Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Jul 30 16:27:13 2020
| Host         : LAPTOP-O58ITAFF running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Lab_10_timing_summary_routed.rpt -pb Lab_10_timing_summary_routed.pb -rpx Lab_10_timing_summary_routed.rpx -warn_on_violation
| Design       : Lab_10
| Device       : 7s15-ftgb196
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 556 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -10.005    -1065.906                    394                 1226        0.060        0.000                      0                 1226       -0.808       -3.370                       9                   569  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                     Waveform(ns)         Period(ns)      Frequency(MHz)
-----                     ------------         ----------      --------------
clk_100MHz                {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0      {0.000 3.367}        6.734           148.500         
    CLKFBIN               {0.000 3.367}        6.734           148.500         
    PixelClkIO            {0.000 3.367}        6.734           148.500         
    SerialClkIO           {0.000 0.673}        1.347           742.500         
    rgb2dvi/U0/SerialClk  {0.000 0.673}        1.347           742.500         
  clkfbout_clk_wiz_0      {0.000 20.000}       40.000          25.000          
sys_clk_pin               {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0_1    {0.000 3.367}        6.734           148.500         
    CLKFBIN_1             {0.000 3.367}        6.734           148.500         
    PixelClkIO_1          {0.000 3.367}        6.734           148.500         
    SerialClkIO_1         {0.000 0.673}        1.347           742.500         
  clkfbout_clk_wiz_0_1    {0.000 20.000}       40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100MHz                                                                                                                                                                3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0        -10.005    -1065.906                    394                 1184        0.174        0.000                      0                 1184        1.367        0.000                       0                   543  
    CLKFBIN                                                                                                                                                               5.485        0.000                       0                     2  
    PixelClkIO                                                                                                                                                            4.579        0.000                       0                    10  
    SerialClkIO                                                                                                                                                          -0.808       -3.370                       9                    10  
  clkfbout_clk_wiz_0                                                                                                                                                     37.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1      -10.003    -1065.194                    394                 1184        0.174        0.000                      0                 1184        1.367        0.000                       0                   543  
    CLKFBIN_1                                                                                                                                                             5.485        0.000                       0                     2  
    PixelClkIO_1                                                                                                                                                          4.579        0.000                       0                    10  
    SerialClkIO_1                                                                                                                                                        -0.808       -3.370                       9                    10  
  clkfbout_clk_wiz_0_1                                                                                                                                                   37.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0        -10.005    -1065.906                    394                 1184        0.060        0.000                      0                 1184  
clk_out1_clk_wiz_0    PixelClkIO                  0.913        0.000                      0                   38        0.178        0.000                      0                   38  
clk_out1_clk_wiz_0_1  PixelClkIO                  0.913        0.000                      0                   38        0.178        0.000                      0                   38  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1      -10.005    -1065.906                    394                 1184        0.060        0.000                      0                 1184  
clk_out1_clk_wiz_0    PixelClkIO_1                0.913        0.000                      0                   38        0.178        0.000                      0                   38  
clk_out1_clk_wiz_0_1  PixelClkIO_1                0.913        0.000                      0                   38        0.178        0.000                      0                   38  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            ----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**     clk_out1_clk_wiz_0    clk_out1_clk_wiz_0          5.015        0.000                      0                    4        0.503        0.000                      0                    4  
**async_default**     clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0          5.015        0.000                      0                    4        0.388        0.000                      0                    4  
**async_default**     clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1        5.015        0.000                      0                    4        0.388        0.000                      0                    4  
**async_default**     clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0_1        5.017        0.000                      0                    4        0.503        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100MHz
  To Clock:  clk_100MHz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100MHz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100MHz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :          394  Failing Endpoints,  Worst Slack      -10.005ns,  Total Violation    -1065.906ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.174ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.367ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -10.005ns  (required time - arrival time)
  Source:                 Video_Generator0/num3_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            Video_Generator0/c_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.636ns  (logic 7.369ns (44.296%)  route 9.267ns (55.704%))
  Logic Levels:           28  (CARRY4=18 LUT3=4 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 5.309 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.804ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         1.615    -0.804    Video_Generator0/clk_out1
    SLICE_X25Y16         FDRE                                         r  Video_Generator0/num3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y16         FDRE (Prop_fdre_C_Q)         0.456    -0.348 r  Video_Generator0/num3_reg[3]/Q
                         net (fo=25, routed)          1.064     0.716    Video_Generator0/num3_reg[3]
    SLICE_X23Y19         LUT3 (Prop_lut3_I0_O)        0.124     0.840 r  Video_Generator0/c[1]_i_162/O
                         net (fo=1, routed)           0.472     1.312    Video_Generator0/c[1]_i_162_n_0
    SLICE_X23Y21         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     1.710 r  Video_Generator0/c_reg[1]_i_115/CO[3]
                         net (fo=1, routed)           0.000     1.710    Video_Generator0/c_reg[1]_i_115_n_0
    SLICE_X23Y22         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.949 r  Video_Generator0/c_reg[1]_i_79/O[2]
                         net (fo=3, routed)           1.007     2.957    Video_Generator0_n_320
    SLICE_X25Y16         LUT3 (Prop_lut3_I2_O)        0.302     3.259 r  c[1]_i_110/O
                         net (fo=2, routed)           0.694     3.952    Video_Generator0/c_reg[1]_i_28_4
    SLICE_X25Y16         LUT5 (Prop_lut5_I0_O)        0.124     4.076 r  Video_Generator0/c[1]_i_66/O
                         net (fo=2, routed)           0.499     4.576    Video_Generator0/c[1]_i_66_n_0
    SLICE_X24Y16         LUT6 (Prop_lut6_I0_O)        0.124     4.700 r  Video_Generator0/c[1]_i_70/O
                         net (fo=1, routed)           0.000     4.700    Video_Generator0/c[1]_i_70_n_0
    SLICE_X24Y16         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     5.080 r  Video_Generator0/c_reg[1]_i_28/CO[3]
                         net (fo=1, routed)           0.000     5.080    Video_Generator0/c_reg[1]_i_28_n_0
    SLICE_X24Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.197 r  Video_Generator0/c_reg[1]_i_12/CO[3]
                         net (fo=1, routed)           0.000     5.197    Video_Generator0/c_reg[1]_i_12_n_0
    SLICE_X24Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.314 r  Video_Generator0/c_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.314    Video_Generator0/c_reg[1]_i_3_n_0
    SLICE_X24Y19         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.629 r  Video_Generator0/c_reg[1]_i_2/O[3]
                         net (fo=15, routed)          0.851     6.480    Video_Generator0_n_345
    SLICE_X27Y18         LUT3 (Prop_lut3_I2_O)        0.307     6.787 r  c[2]_i_204/O
                         net (fo=1, routed)           0.464     7.251    c[2]_i_204_n_0
    SLICE_X25Y19         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.758 r  c_reg[2]_i_183/CO[3]
                         net (fo=1, routed)           0.000     7.758    c_reg[2]_i_183_n_0
    SLICE_X25Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.872 r  c_reg[2]_i_160/CO[3]
                         net (fo=1, routed)           0.000     7.872    c_reg[2]_i_160_n_0
    SLICE_X25Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.986 r  c_reg[2]_i_135/CO[3]
                         net (fo=1, routed)           0.000     7.986    c_reg[2]_i_135_n_0
    SLICE_X25Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.100 r  c_reg[2]_i_112/CO[3]
                         net (fo=1, routed)           0.000     8.100    c_reg[2]_i_112_n_0
    SLICE_X25Y23         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.371 r  c_reg[2]_i_111/CO[0]
                         net (fo=4, routed)           0.576     8.947    c_reg[2]_i_111_n_3
    SLICE_X27Y21         LUT3 (Prop_lut3_I0_O)        0.373     9.320 f  c[2]_i_113/O
                         net (fo=2, routed)           0.654     9.974    c[2]_i_113_n_0
    SLICE_X22Y20         LUT5 (Prop_lut5_I3_O)        0.124    10.098 r  c[2]_i_54/O
                         net (fo=2, routed)           0.498    10.595    c[2]_i_54_n_0
    SLICE_X22Y18         LUT6 (Prop_lut6_I0_O)        0.124    10.719 r  c[2]_i_58/O
                         net (fo=1, routed)           0.000    10.719    c[2]_i_58_n_0
    SLICE_X22Y18         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    11.099 r  c_reg[2]_i_23/CO[3]
                         net (fo=1, routed)           0.000    11.099    c_reg[2]_i_23_n_0
    SLICE_X22Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.422 r  c_reg[2]_i_4/O[1]
                         net (fo=3, routed)           1.124    12.547    Video_Generator0/c_reg[0]_0[1]
    SLICE_X22Y29         LUT4 (Prop_lut4_I1_O)        0.306    12.853 r  Video_Generator0/c[2]_i_20/O
                         net (fo=1, routed)           0.000    12.853    Video_Generator0/c[2]_i_20_n_0
    SLICE_X22Y29         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    13.233 r  Video_Generator0/c_reg[2]_i_3/CO[3]
                         net (fo=27, routed)          1.354    14.587    Video_Generator0/c_reg[2]_i_3_n_0
    SLICE_X21Y23         LUT5 (Prop_lut5_I3_O)        0.124    14.711 r  Video_Generator0/c[6]_i_6/O
                         net (fo=1, routed)           0.000    14.711    Video_Generator0/c[6]_i_6_n_0
    SLICE_X21Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.261 r  Video_Generator0/c_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.261    Video_Generator0/c_reg[6]_i_1_n_0
    SLICE_X21Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.375 r  Video_Generator0/c_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.009    15.384    Video_Generator0/c_reg[10]_i_1_n_0
    SLICE_X21Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.498 r  Video_Generator0/c_reg[14]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.498    Video_Generator0/c_reg[14]_i_1_n_0
    SLICE_X21Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.832 r  Video_Generator0/c_reg[32]_i_1/O[1]
                         net (fo=1, routed)           0.000    15.832    Video_Generator0/c0[16]
    SLICE_X21Y26         FDRE                                         r  Video_Generator0/c_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.734    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.825 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         1.484     5.309    Video_Generator0/clk_out1
    SLICE_X21Y26         FDRE                                         r  Video_Generator0/c_reg[16]/C
                         clock pessimism              0.570     5.879    
                         clock uncertainty           -0.114     5.765    
    SLICE_X21Y26         FDRE (Setup_fdre_C_D)        0.062     5.827    Video_Generator0/c_reg[16]
  -------------------------------------------------------------------
                         required time                          5.827    
                         arrival time                         -15.832    
  -------------------------------------------------------------------
                         slack                                -10.005    

Slack (VIOLATED) :        -9.992ns  (required time - arrival time)
  Source:                 Video_Generator0/num2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            Video_Generator0/b_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.616ns  (logic 7.236ns (43.548%)  route 9.380ns (56.452%))
  Logic Levels:           25  (CARRY4=16 LUT3=4 LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.406ns = ( 5.328 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         1.687    -0.732    Video_Generator0/clk_out1
    SLICE_X36Y28         FDRE                                         r  Video_Generator0/num2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y28         FDRE (Prop_fdre_C_Q)         0.456    -0.276 r  Video_Generator0/num2_reg[7]/Q
                         net (fo=29, routed)          1.025     0.749    Video_Generator0/num2_reg[7]
    SLICE_X37Y25         LUT3 (Prop_lut3_I0_O)        0.124     0.873 r  Video_Generator0/b[1]_i_341/O
                         net (fo=1, routed)           0.465     1.338    Video_Generator0/b[1]_i_341_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     1.888 r  Video_Generator0/b_reg[1]_i_285/CO[3]
                         net (fo=1, routed)           0.000     1.888    Video_Generator0/b_reg[1]_i_285_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.005 r  Video_Generator0/b_reg[1]_i_224/CO[3]
                         net (fo=1, routed)           0.000     2.005    Video_Generator0/b_reg[1]_i_224_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.122 r  Video_Generator0/b_reg[1]_i_160/CO[3]
                         net (fo=1, routed)           0.000     2.122    Video_Generator0/b_reg[1]_i_160_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.361 r  Video_Generator0/b_reg[1]_i_82/O[2]
                         net (fo=3, routed)           0.935     3.296    Video_Generator0_n_153
    SLICE_X32Y28         LUT3 (Prop_lut3_I1_O)        0.301     3.597 r  b[1]_i_85/O
                         net (fo=2, routed)           0.679     4.276    Video_Generator0/b_reg[1]_i_6_0
    SLICE_X32Y28         LUT5 (Prop_lut5_I0_O)        0.124     4.400 r  Video_Generator0/b[1]_i_37/O
                         net (fo=2, routed)           0.604     5.005    Video_Generator0/b[1]_i_37_n_0
    SLICE_X33Y30         LUT6 (Prop_lut6_I0_O)        0.124     5.129 r  Video_Generator0/b[1]_i_41/O
                         net (fo=1, routed)           0.000     5.129    Video_Generator0/b[1]_i_41_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.661 r  Video_Generator0/b_reg[1]_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.661    Video_Generator0/b_reg[1]_i_6_n_0
    SLICE_X33Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.775 r  Video_Generator0/b_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.775    Video_Generator0/b_reg[1]_i_2_n_0
    SLICE_X33Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.889 r  Video_Generator0/b_reg[5]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.889    Video_Generator0/b_reg[5]_i_8_n_0
    SLICE_X33Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.003 r  Video_Generator0/b_reg[9]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.003    Video_Generator0/b_reg[9]_i_8_n_0
    SLICE_X33Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.337 r  Video_Generator0/b_reg[13]_i_10/O[1]
                         net (fo=22, routed)          1.033     7.370    Video_Generator0_n_244
    SLICE_X33Y38         LUT3 (Prop_lut3_I2_O)        0.303     7.673 r  b[1]_i_267/O
                         net (fo=1, routed)           0.775     8.448    b[1]_i_267_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     8.833 r  b_reg[1]_i_204/CO[3]
                         net (fo=1, routed)           0.000     8.833    b_reg[1]_i_204_n_0
    SLICE_X32Y35         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.072 r  b_reg[1]_i_145/O[2]
                         net (fo=3, routed)           0.677     9.749    b_reg[1]_i_145_n_5
    SLICE_X35Y36         LUT3 (Prop_lut3_I1_O)        0.302    10.051 r  b[1]_i_148/O
                         net (fo=2, routed)           0.505    10.556    b[1]_i_148_n_0
    SLICE_X32Y37         LUT5 (Prop_lut5_I4_O)        0.124    10.680 r  b[1]_i_66/O
                         net (fo=2, routed)           0.707    11.386    b[1]_i_66_n_0
    SLICE_X31Y35         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.912 r  b_reg[1]_i_24/CO[3]
                         net (fo=1, routed)           0.000    11.912    b_reg[1]_i_24_n_0
    SLICE_X31Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.246 r  b_reg[1]_i_4/O[1]
                         net (fo=3, routed)           0.862    13.108    Video_Generator0/b_reg[0]_0[1]
    SLICE_X30Y34         LUT4 (Prop_lut4_I1_O)        0.303    13.411 r  Video_Generator0/b[1]_i_21/O
                         net (fo=1, routed)           0.000    13.411    Video_Generator0/b[1]_i_21_n_0
    SLICE_X30Y34         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    13.791 r  Video_Generator0/b_reg[1]_i_3/CO[3]
                         net (fo=28, routed)          1.113    14.904    Video_Generator0/b_reg[1]_i_3_n_0
    SLICE_X30Y37         LUT5 (Prop_lut5_I3_O)        0.124    15.028 r  Video_Generator0/b[13]_i_8/O
                         net (fo=1, routed)           0.000    15.028    Video_Generator0/b[13]_i_8_n_0
    SLICE_X30Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.561 r  Video_Generator0/b_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.561    Video_Generator0/b_reg[13]_i_1_n_0
    SLICE_X30Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.884 r  Video_Generator0/b_reg[32]_i_1/O[1]
                         net (fo=1, routed)           0.000    15.884    Video_Generator0/b0[15]
    SLICE_X30Y38         FDRE                                         r  Video_Generator0/b_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.734    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.825 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         1.503     5.328    Video_Generator0/clk_out1
    SLICE_X30Y38         FDRE                                         r  Video_Generator0/b_reg[15]/C
                         clock pessimism              0.570     5.898    
                         clock uncertainty           -0.114     5.784    
    SLICE_X30Y38         FDRE (Setup_fdre_C_D)        0.109     5.893    Video_Generator0/b_reg[15]
  -------------------------------------------------------------------
                         required time                          5.893    
                         arrival time                         -15.884    
  -------------------------------------------------------------------
                         slack                                 -9.992    

Slack (VIOLATED) :        -9.984ns  (required time - arrival time)
  Source:                 Video_Generator0/num2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            Video_Generator0/b_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.608ns  (logic 7.228ns (43.521%)  route 9.380ns (56.479%))
  Logic Levels:           25  (CARRY4=16 LUT3=4 LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.406ns = ( 5.328 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         1.687    -0.732    Video_Generator0/clk_out1
    SLICE_X36Y28         FDRE                                         r  Video_Generator0/num2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y28         FDRE (Prop_fdre_C_Q)         0.456    -0.276 r  Video_Generator0/num2_reg[7]/Q
                         net (fo=29, routed)          1.025     0.749    Video_Generator0/num2_reg[7]
    SLICE_X37Y25         LUT3 (Prop_lut3_I0_O)        0.124     0.873 r  Video_Generator0/b[1]_i_341/O
                         net (fo=1, routed)           0.465     1.338    Video_Generator0/b[1]_i_341_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     1.888 r  Video_Generator0/b_reg[1]_i_285/CO[3]
                         net (fo=1, routed)           0.000     1.888    Video_Generator0/b_reg[1]_i_285_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.005 r  Video_Generator0/b_reg[1]_i_224/CO[3]
                         net (fo=1, routed)           0.000     2.005    Video_Generator0/b_reg[1]_i_224_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.122 r  Video_Generator0/b_reg[1]_i_160/CO[3]
                         net (fo=1, routed)           0.000     2.122    Video_Generator0/b_reg[1]_i_160_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.361 r  Video_Generator0/b_reg[1]_i_82/O[2]
                         net (fo=3, routed)           0.935     3.296    Video_Generator0_n_153
    SLICE_X32Y28         LUT3 (Prop_lut3_I1_O)        0.301     3.597 r  b[1]_i_85/O
                         net (fo=2, routed)           0.679     4.276    Video_Generator0/b_reg[1]_i_6_0
    SLICE_X32Y28         LUT5 (Prop_lut5_I0_O)        0.124     4.400 r  Video_Generator0/b[1]_i_37/O
                         net (fo=2, routed)           0.604     5.005    Video_Generator0/b[1]_i_37_n_0
    SLICE_X33Y30         LUT6 (Prop_lut6_I0_O)        0.124     5.129 r  Video_Generator0/b[1]_i_41/O
                         net (fo=1, routed)           0.000     5.129    Video_Generator0/b[1]_i_41_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.661 r  Video_Generator0/b_reg[1]_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.661    Video_Generator0/b_reg[1]_i_6_n_0
    SLICE_X33Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.775 r  Video_Generator0/b_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.775    Video_Generator0/b_reg[1]_i_2_n_0
    SLICE_X33Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.889 r  Video_Generator0/b_reg[5]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.889    Video_Generator0/b_reg[5]_i_8_n_0
    SLICE_X33Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.003 r  Video_Generator0/b_reg[9]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.003    Video_Generator0/b_reg[9]_i_8_n_0
    SLICE_X33Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.337 r  Video_Generator0/b_reg[13]_i_10/O[1]
                         net (fo=22, routed)          1.033     7.370    Video_Generator0_n_244
    SLICE_X33Y38         LUT3 (Prop_lut3_I2_O)        0.303     7.673 r  b[1]_i_267/O
                         net (fo=1, routed)           0.775     8.448    b[1]_i_267_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     8.833 r  b_reg[1]_i_204/CO[3]
                         net (fo=1, routed)           0.000     8.833    b_reg[1]_i_204_n_0
    SLICE_X32Y35         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.072 r  b_reg[1]_i_145/O[2]
                         net (fo=3, routed)           0.677     9.749    b_reg[1]_i_145_n_5
    SLICE_X35Y36         LUT3 (Prop_lut3_I1_O)        0.302    10.051 r  b[1]_i_148/O
                         net (fo=2, routed)           0.505    10.556    b[1]_i_148_n_0
    SLICE_X32Y37         LUT5 (Prop_lut5_I4_O)        0.124    10.680 r  b[1]_i_66/O
                         net (fo=2, routed)           0.707    11.386    b[1]_i_66_n_0
    SLICE_X31Y35         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.912 r  b_reg[1]_i_24/CO[3]
                         net (fo=1, routed)           0.000    11.912    b_reg[1]_i_24_n_0
    SLICE_X31Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.246 r  b_reg[1]_i_4/O[1]
                         net (fo=3, routed)           0.862    13.108    Video_Generator0/b_reg[0]_0[1]
    SLICE_X30Y34         LUT4 (Prop_lut4_I1_O)        0.303    13.411 r  Video_Generator0/b[1]_i_21/O
                         net (fo=1, routed)           0.000    13.411    Video_Generator0/b[1]_i_21_n_0
    SLICE_X30Y34         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    13.791 r  Video_Generator0/b_reg[1]_i_3/CO[3]
                         net (fo=28, routed)          1.113    14.904    Video_Generator0/b_reg[1]_i_3_n_0
    SLICE_X30Y37         LUT5 (Prop_lut5_I3_O)        0.124    15.028 r  Video_Generator0/b[13]_i_8/O
                         net (fo=1, routed)           0.000    15.028    Video_Generator0/b[13]_i_8_n_0
    SLICE_X30Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.561 r  Video_Generator0/b_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.561    Video_Generator0/b_reg[13]_i_1_n_0
    SLICE_X30Y38         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    15.876 r  Video_Generator0/b_reg[32]_i_1/O[3]
                         net (fo=1, routed)           0.000    15.876    Video_Generator0/b0[32]
    SLICE_X30Y38         FDRE                                         r  Video_Generator0/b_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.734    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.825 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         1.503     5.328    Video_Generator0/clk_out1
    SLICE_X30Y38         FDRE                                         r  Video_Generator0/b_reg[32]/C
                         clock pessimism              0.570     5.898    
                         clock uncertainty           -0.114     5.784    
    SLICE_X30Y38         FDRE (Setup_fdre_C_D)        0.109     5.893    Video_Generator0/b_reg[32]
  -------------------------------------------------------------------
                         required time                          5.893    
                         arrival time                         -15.876    
  -------------------------------------------------------------------
                         slack                                 -9.984    

Slack (VIOLATED) :        -9.910ns  (required time - arrival time)
  Source:                 Video_Generator0/num3_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            Video_Generator0/c_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.541ns  (logic 7.274ns (43.976%)  route 9.267ns (56.024%))
  Logic Levels:           28  (CARRY4=18 LUT3=4 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 5.309 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.804ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         1.615    -0.804    Video_Generator0/clk_out1
    SLICE_X25Y16         FDRE                                         r  Video_Generator0/num3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y16         FDRE (Prop_fdre_C_Q)         0.456    -0.348 r  Video_Generator0/num3_reg[3]/Q
                         net (fo=25, routed)          1.064     0.716    Video_Generator0/num3_reg[3]
    SLICE_X23Y19         LUT3 (Prop_lut3_I0_O)        0.124     0.840 r  Video_Generator0/c[1]_i_162/O
                         net (fo=1, routed)           0.472     1.312    Video_Generator0/c[1]_i_162_n_0
    SLICE_X23Y21         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     1.710 r  Video_Generator0/c_reg[1]_i_115/CO[3]
                         net (fo=1, routed)           0.000     1.710    Video_Generator0/c_reg[1]_i_115_n_0
    SLICE_X23Y22         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.949 r  Video_Generator0/c_reg[1]_i_79/O[2]
                         net (fo=3, routed)           1.007     2.957    Video_Generator0_n_320
    SLICE_X25Y16         LUT3 (Prop_lut3_I2_O)        0.302     3.259 r  c[1]_i_110/O
                         net (fo=2, routed)           0.694     3.952    Video_Generator0/c_reg[1]_i_28_4
    SLICE_X25Y16         LUT5 (Prop_lut5_I0_O)        0.124     4.076 r  Video_Generator0/c[1]_i_66/O
                         net (fo=2, routed)           0.499     4.576    Video_Generator0/c[1]_i_66_n_0
    SLICE_X24Y16         LUT6 (Prop_lut6_I0_O)        0.124     4.700 r  Video_Generator0/c[1]_i_70/O
                         net (fo=1, routed)           0.000     4.700    Video_Generator0/c[1]_i_70_n_0
    SLICE_X24Y16         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     5.080 r  Video_Generator0/c_reg[1]_i_28/CO[3]
                         net (fo=1, routed)           0.000     5.080    Video_Generator0/c_reg[1]_i_28_n_0
    SLICE_X24Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.197 r  Video_Generator0/c_reg[1]_i_12/CO[3]
                         net (fo=1, routed)           0.000     5.197    Video_Generator0/c_reg[1]_i_12_n_0
    SLICE_X24Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.314 r  Video_Generator0/c_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.314    Video_Generator0/c_reg[1]_i_3_n_0
    SLICE_X24Y19         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.629 r  Video_Generator0/c_reg[1]_i_2/O[3]
                         net (fo=15, routed)          0.851     6.480    Video_Generator0_n_345
    SLICE_X27Y18         LUT3 (Prop_lut3_I2_O)        0.307     6.787 r  c[2]_i_204/O
                         net (fo=1, routed)           0.464     7.251    c[2]_i_204_n_0
    SLICE_X25Y19         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.758 r  c_reg[2]_i_183/CO[3]
                         net (fo=1, routed)           0.000     7.758    c_reg[2]_i_183_n_0
    SLICE_X25Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.872 r  c_reg[2]_i_160/CO[3]
                         net (fo=1, routed)           0.000     7.872    c_reg[2]_i_160_n_0
    SLICE_X25Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.986 r  c_reg[2]_i_135/CO[3]
                         net (fo=1, routed)           0.000     7.986    c_reg[2]_i_135_n_0
    SLICE_X25Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.100 r  c_reg[2]_i_112/CO[3]
                         net (fo=1, routed)           0.000     8.100    c_reg[2]_i_112_n_0
    SLICE_X25Y23         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.371 r  c_reg[2]_i_111/CO[0]
                         net (fo=4, routed)           0.576     8.947    c_reg[2]_i_111_n_3
    SLICE_X27Y21         LUT3 (Prop_lut3_I0_O)        0.373     9.320 f  c[2]_i_113/O
                         net (fo=2, routed)           0.654     9.974    c[2]_i_113_n_0
    SLICE_X22Y20         LUT5 (Prop_lut5_I3_O)        0.124    10.098 r  c[2]_i_54/O
                         net (fo=2, routed)           0.498    10.595    c[2]_i_54_n_0
    SLICE_X22Y18         LUT6 (Prop_lut6_I0_O)        0.124    10.719 r  c[2]_i_58/O
                         net (fo=1, routed)           0.000    10.719    c[2]_i_58_n_0
    SLICE_X22Y18         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    11.099 r  c_reg[2]_i_23/CO[3]
                         net (fo=1, routed)           0.000    11.099    c_reg[2]_i_23_n_0
    SLICE_X22Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.422 r  c_reg[2]_i_4/O[1]
                         net (fo=3, routed)           1.124    12.547    Video_Generator0/c_reg[0]_0[1]
    SLICE_X22Y29         LUT4 (Prop_lut4_I1_O)        0.306    12.853 r  Video_Generator0/c[2]_i_20/O
                         net (fo=1, routed)           0.000    12.853    Video_Generator0/c[2]_i_20_n_0
    SLICE_X22Y29         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    13.233 r  Video_Generator0/c_reg[2]_i_3/CO[3]
                         net (fo=27, routed)          1.354    14.587    Video_Generator0/c_reg[2]_i_3_n_0
    SLICE_X21Y23         LUT5 (Prop_lut5_I3_O)        0.124    14.711 r  Video_Generator0/c[6]_i_6/O
                         net (fo=1, routed)           0.000    14.711    Video_Generator0/c[6]_i_6_n_0
    SLICE_X21Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.261 r  Video_Generator0/c_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.261    Video_Generator0/c_reg[6]_i_1_n_0
    SLICE_X21Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.375 r  Video_Generator0/c_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.009    15.384    Video_Generator0/c_reg[10]_i_1_n_0
    SLICE_X21Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.498 r  Video_Generator0/c_reg[14]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.498    Video_Generator0/c_reg[14]_i_1_n_0
    SLICE_X21Y26         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.737 r  Video_Generator0/c_reg[32]_i_1/O[2]
                         net (fo=1, routed)           0.000    15.737    Video_Generator0/c0[32]
    SLICE_X21Y26         FDRE                                         r  Video_Generator0/c_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.734    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.825 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         1.484     5.309    Video_Generator0/clk_out1
    SLICE_X21Y26         FDRE                                         r  Video_Generator0/c_reg[32]/C
                         clock pessimism              0.570     5.879    
                         clock uncertainty           -0.114     5.765    
    SLICE_X21Y26         FDRE (Setup_fdre_C_D)        0.062     5.827    Video_Generator0/c_reg[32]
  -------------------------------------------------------------------
                         required time                          5.827    
                         arrival time                         -15.737    
  -------------------------------------------------------------------
                         slack                                 -9.910    

Slack (VIOLATED) :        -9.908ns  (required time - arrival time)
  Source:                 Video_Generator0/num2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            Video_Generator0/b_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.532ns  (logic 7.152ns (43.261%)  route 9.380ns (56.739%))
  Logic Levels:           25  (CARRY4=16 LUT3=4 LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.406ns = ( 5.328 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         1.687    -0.732    Video_Generator0/clk_out1
    SLICE_X36Y28         FDRE                                         r  Video_Generator0/num2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y28         FDRE (Prop_fdre_C_Q)         0.456    -0.276 r  Video_Generator0/num2_reg[7]/Q
                         net (fo=29, routed)          1.025     0.749    Video_Generator0/num2_reg[7]
    SLICE_X37Y25         LUT3 (Prop_lut3_I0_O)        0.124     0.873 r  Video_Generator0/b[1]_i_341/O
                         net (fo=1, routed)           0.465     1.338    Video_Generator0/b[1]_i_341_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     1.888 r  Video_Generator0/b_reg[1]_i_285/CO[3]
                         net (fo=1, routed)           0.000     1.888    Video_Generator0/b_reg[1]_i_285_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.005 r  Video_Generator0/b_reg[1]_i_224/CO[3]
                         net (fo=1, routed)           0.000     2.005    Video_Generator0/b_reg[1]_i_224_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.122 r  Video_Generator0/b_reg[1]_i_160/CO[3]
                         net (fo=1, routed)           0.000     2.122    Video_Generator0/b_reg[1]_i_160_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.361 r  Video_Generator0/b_reg[1]_i_82/O[2]
                         net (fo=3, routed)           0.935     3.296    Video_Generator0_n_153
    SLICE_X32Y28         LUT3 (Prop_lut3_I1_O)        0.301     3.597 r  b[1]_i_85/O
                         net (fo=2, routed)           0.679     4.276    Video_Generator0/b_reg[1]_i_6_0
    SLICE_X32Y28         LUT5 (Prop_lut5_I0_O)        0.124     4.400 r  Video_Generator0/b[1]_i_37/O
                         net (fo=2, routed)           0.604     5.005    Video_Generator0/b[1]_i_37_n_0
    SLICE_X33Y30         LUT6 (Prop_lut6_I0_O)        0.124     5.129 r  Video_Generator0/b[1]_i_41/O
                         net (fo=1, routed)           0.000     5.129    Video_Generator0/b[1]_i_41_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.661 r  Video_Generator0/b_reg[1]_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.661    Video_Generator0/b_reg[1]_i_6_n_0
    SLICE_X33Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.775 r  Video_Generator0/b_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.775    Video_Generator0/b_reg[1]_i_2_n_0
    SLICE_X33Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.889 r  Video_Generator0/b_reg[5]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.889    Video_Generator0/b_reg[5]_i_8_n_0
    SLICE_X33Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.003 r  Video_Generator0/b_reg[9]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.003    Video_Generator0/b_reg[9]_i_8_n_0
    SLICE_X33Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.337 r  Video_Generator0/b_reg[13]_i_10/O[1]
                         net (fo=22, routed)          1.033     7.370    Video_Generator0_n_244
    SLICE_X33Y38         LUT3 (Prop_lut3_I2_O)        0.303     7.673 r  b[1]_i_267/O
                         net (fo=1, routed)           0.775     8.448    b[1]_i_267_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     8.833 r  b_reg[1]_i_204/CO[3]
                         net (fo=1, routed)           0.000     8.833    b_reg[1]_i_204_n_0
    SLICE_X32Y35         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.072 r  b_reg[1]_i_145/O[2]
                         net (fo=3, routed)           0.677     9.749    b_reg[1]_i_145_n_5
    SLICE_X35Y36         LUT3 (Prop_lut3_I1_O)        0.302    10.051 r  b[1]_i_148/O
                         net (fo=2, routed)           0.505    10.556    b[1]_i_148_n_0
    SLICE_X32Y37         LUT5 (Prop_lut5_I4_O)        0.124    10.680 r  b[1]_i_66/O
                         net (fo=2, routed)           0.707    11.386    b[1]_i_66_n_0
    SLICE_X31Y35         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.912 r  b_reg[1]_i_24/CO[3]
                         net (fo=1, routed)           0.000    11.912    b_reg[1]_i_24_n_0
    SLICE_X31Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.246 r  b_reg[1]_i_4/O[1]
                         net (fo=3, routed)           0.862    13.108    Video_Generator0/b_reg[0]_0[1]
    SLICE_X30Y34         LUT4 (Prop_lut4_I1_O)        0.303    13.411 r  Video_Generator0/b[1]_i_21/O
                         net (fo=1, routed)           0.000    13.411    Video_Generator0/b[1]_i_21_n_0
    SLICE_X30Y34         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    13.791 r  Video_Generator0/b_reg[1]_i_3/CO[3]
                         net (fo=28, routed)          1.113    14.904    Video_Generator0/b_reg[1]_i_3_n_0
    SLICE_X30Y37         LUT5 (Prop_lut5_I3_O)        0.124    15.028 r  Video_Generator0/b[13]_i_8/O
                         net (fo=1, routed)           0.000    15.028    Video_Generator0/b[13]_i_8_n_0
    SLICE_X30Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.561 r  Video_Generator0/b_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.561    Video_Generator0/b_reg[13]_i_1_n_0
    SLICE_X30Y38         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.800 r  Video_Generator0/b_reg[32]_i_1/O[2]
                         net (fo=1, routed)           0.000    15.800    Video_Generator0/b0[16]
    SLICE_X30Y38         FDRE                                         r  Video_Generator0/b_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.734    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.825 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         1.503     5.328    Video_Generator0/clk_out1
    SLICE_X30Y38         FDRE                                         r  Video_Generator0/b_reg[16]/C
                         clock pessimism              0.570     5.898    
                         clock uncertainty           -0.114     5.784    
    SLICE_X30Y38         FDRE (Setup_fdre_C_D)        0.109     5.893    Video_Generator0/b_reg[16]
  -------------------------------------------------------------------
                         required time                          5.893    
                         arrival time                         -15.800    
  -------------------------------------------------------------------
                         slack                                 -9.908    

Slack (VIOLATED) :        -9.894ns  (required time - arrival time)
  Source:                 Video_Generator0/num3_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            Video_Generator0/c_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.525ns  (logic 7.258ns (43.922%)  route 9.267ns (56.078%))
  Logic Levels:           28  (CARRY4=18 LUT3=4 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 5.309 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.804ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         1.615    -0.804    Video_Generator0/clk_out1
    SLICE_X25Y16         FDRE                                         r  Video_Generator0/num3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y16         FDRE (Prop_fdre_C_Q)         0.456    -0.348 r  Video_Generator0/num3_reg[3]/Q
                         net (fo=25, routed)          1.064     0.716    Video_Generator0/num3_reg[3]
    SLICE_X23Y19         LUT3 (Prop_lut3_I0_O)        0.124     0.840 r  Video_Generator0/c[1]_i_162/O
                         net (fo=1, routed)           0.472     1.312    Video_Generator0/c[1]_i_162_n_0
    SLICE_X23Y21         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     1.710 r  Video_Generator0/c_reg[1]_i_115/CO[3]
                         net (fo=1, routed)           0.000     1.710    Video_Generator0/c_reg[1]_i_115_n_0
    SLICE_X23Y22         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.949 r  Video_Generator0/c_reg[1]_i_79/O[2]
                         net (fo=3, routed)           1.007     2.957    Video_Generator0_n_320
    SLICE_X25Y16         LUT3 (Prop_lut3_I2_O)        0.302     3.259 r  c[1]_i_110/O
                         net (fo=2, routed)           0.694     3.952    Video_Generator0/c_reg[1]_i_28_4
    SLICE_X25Y16         LUT5 (Prop_lut5_I0_O)        0.124     4.076 r  Video_Generator0/c[1]_i_66/O
                         net (fo=2, routed)           0.499     4.576    Video_Generator0/c[1]_i_66_n_0
    SLICE_X24Y16         LUT6 (Prop_lut6_I0_O)        0.124     4.700 r  Video_Generator0/c[1]_i_70/O
                         net (fo=1, routed)           0.000     4.700    Video_Generator0/c[1]_i_70_n_0
    SLICE_X24Y16         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     5.080 r  Video_Generator0/c_reg[1]_i_28/CO[3]
                         net (fo=1, routed)           0.000     5.080    Video_Generator0/c_reg[1]_i_28_n_0
    SLICE_X24Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.197 r  Video_Generator0/c_reg[1]_i_12/CO[3]
                         net (fo=1, routed)           0.000     5.197    Video_Generator0/c_reg[1]_i_12_n_0
    SLICE_X24Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.314 r  Video_Generator0/c_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.314    Video_Generator0/c_reg[1]_i_3_n_0
    SLICE_X24Y19         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.629 r  Video_Generator0/c_reg[1]_i_2/O[3]
                         net (fo=15, routed)          0.851     6.480    Video_Generator0_n_345
    SLICE_X27Y18         LUT3 (Prop_lut3_I2_O)        0.307     6.787 r  c[2]_i_204/O
                         net (fo=1, routed)           0.464     7.251    c[2]_i_204_n_0
    SLICE_X25Y19         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.758 r  c_reg[2]_i_183/CO[3]
                         net (fo=1, routed)           0.000     7.758    c_reg[2]_i_183_n_0
    SLICE_X25Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.872 r  c_reg[2]_i_160/CO[3]
                         net (fo=1, routed)           0.000     7.872    c_reg[2]_i_160_n_0
    SLICE_X25Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.986 r  c_reg[2]_i_135/CO[3]
                         net (fo=1, routed)           0.000     7.986    c_reg[2]_i_135_n_0
    SLICE_X25Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.100 r  c_reg[2]_i_112/CO[3]
                         net (fo=1, routed)           0.000     8.100    c_reg[2]_i_112_n_0
    SLICE_X25Y23         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.371 r  c_reg[2]_i_111/CO[0]
                         net (fo=4, routed)           0.576     8.947    c_reg[2]_i_111_n_3
    SLICE_X27Y21         LUT3 (Prop_lut3_I0_O)        0.373     9.320 f  c[2]_i_113/O
                         net (fo=2, routed)           0.654     9.974    c[2]_i_113_n_0
    SLICE_X22Y20         LUT5 (Prop_lut5_I3_O)        0.124    10.098 r  c[2]_i_54/O
                         net (fo=2, routed)           0.498    10.595    c[2]_i_54_n_0
    SLICE_X22Y18         LUT6 (Prop_lut6_I0_O)        0.124    10.719 r  c[2]_i_58/O
                         net (fo=1, routed)           0.000    10.719    c[2]_i_58_n_0
    SLICE_X22Y18         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    11.099 r  c_reg[2]_i_23/CO[3]
                         net (fo=1, routed)           0.000    11.099    c_reg[2]_i_23_n_0
    SLICE_X22Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.422 r  c_reg[2]_i_4/O[1]
                         net (fo=3, routed)           1.124    12.547    Video_Generator0/c_reg[0]_0[1]
    SLICE_X22Y29         LUT4 (Prop_lut4_I1_O)        0.306    12.853 r  Video_Generator0/c[2]_i_20/O
                         net (fo=1, routed)           0.000    12.853    Video_Generator0/c[2]_i_20_n_0
    SLICE_X22Y29         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    13.233 r  Video_Generator0/c_reg[2]_i_3/CO[3]
                         net (fo=27, routed)          1.354    14.587    Video_Generator0/c_reg[2]_i_3_n_0
    SLICE_X21Y23         LUT5 (Prop_lut5_I3_O)        0.124    14.711 r  Video_Generator0/c[6]_i_6/O
                         net (fo=1, routed)           0.000    14.711    Video_Generator0/c[6]_i_6_n_0
    SLICE_X21Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.261 r  Video_Generator0/c_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.261    Video_Generator0/c_reg[6]_i_1_n_0
    SLICE_X21Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.375 r  Video_Generator0/c_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.009    15.384    Video_Generator0/c_reg[10]_i_1_n_0
    SLICE_X21Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.498 r  Video_Generator0/c_reg[14]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.498    Video_Generator0/c_reg[14]_i_1_n_0
    SLICE_X21Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    15.721 r  Video_Generator0/c_reg[32]_i_1/O[0]
                         net (fo=1, routed)           0.000    15.721    Video_Generator0/c0[15]
    SLICE_X21Y26         FDRE                                         r  Video_Generator0/c_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.734    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.825 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         1.484     5.309    Video_Generator0/clk_out1
    SLICE_X21Y26         FDRE                                         r  Video_Generator0/c_reg[15]/C
                         clock pessimism              0.570     5.879    
                         clock uncertainty           -0.114     5.765    
    SLICE_X21Y26         FDRE (Setup_fdre_C_D)        0.062     5.827    Video_Generator0/c_reg[15]
  -------------------------------------------------------------------
                         required time                          5.827    
                         arrival time                         -15.721    
  -------------------------------------------------------------------
                         slack                                 -9.894    

Slack (VIOLATED) :        -9.893ns  (required time - arrival time)
  Source:                 Video_Generator0/num3_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            Video_Generator0/c_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.522ns  (logic 7.255ns (43.911%)  route 9.267ns (56.089%))
  Logic Levels:           27  (CARRY4=17 LUT3=4 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 5.307 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.804ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         1.615    -0.804    Video_Generator0/clk_out1
    SLICE_X25Y16         FDRE                                         r  Video_Generator0/num3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y16         FDRE (Prop_fdre_C_Q)         0.456    -0.348 r  Video_Generator0/num3_reg[3]/Q
                         net (fo=25, routed)          1.064     0.716    Video_Generator0/num3_reg[3]
    SLICE_X23Y19         LUT3 (Prop_lut3_I0_O)        0.124     0.840 r  Video_Generator0/c[1]_i_162/O
                         net (fo=1, routed)           0.472     1.312    Video_Generator0/c[1]_i_162_n_0
    SLICE_X23Y21         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     1.710 r  Video_Generator0/c_reg[1]_i_115/CO[3]
                         net (fo=1, routed)           0.000     1.710    Video_Generator0/c_reg[1]_i_115_n_0
    SLICE_X23Y22         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.949 r  Video_Generator0/c_reg[1]_i_79/O[2]
                         net (fo=3, routed)           1.007     2.957    Video_Generator0_n_320
    SLICE_X25Y16         LUT3 (Prop_lut3_I2_O)        0.302     3.259 r  c[1]_i_110/O
                         net (fo=2, routed)           0.694     3.952    Video_Generator0/c_reg[1]_i_28_4
    SLICE_X25Y16         LUT5 (Prop_lut5_I0_O)        0.124     4.076 r  Video_Generator0/c[1]_i_66/O
                         net (fo=2, routed)           0.499     4.576    Video_Generator0/c[1]_i_66_n_0
    SLICE_X24Y16         LUT6 (Prop_lut6_I0_O)        0.124     4.700 r  Video_Generator0/c[1]_i_70/O
                         net (fo=1, routed)           0.000     4.700    Video_Generator0/c[1]_i_70_n_0
    SLICE_X24Y16         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     5.080 r  Video_Generator0/c_reg[1]_i_28/CO[3]
                         net (fo=1, routed)           0.000     5.080    Video_Generator0/c_reg[1]_i_28_n_0
    SLICE_X24Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.197 r  Video_Generator0/c_reg[1]_i_12/CO[3]
                         net (fo=1, routed)           0.000     5.197    Video_Generator0/c_reg[1]_i_12_n_0
    SLICE_X24Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.314 r  Video_Generator0/c_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.314    Video_Generator0/c_reg[1]_i_3_n_0
    SLICE_X24Y19         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.629 r  Video_Generator0/c_reg[1]_i_2/O[3]
                         net (fo=15, routed)          0.851     6.480    Video_Generator0_n_345
    SLICE_X27Y18         LUT3 (Prop_lut3_I2_O)        0.307     6.787 r  c[2]_i_204/O
                         net (fo=1, routed)           0.464     7.251    c[2]_i_204_n_0
    SLICE_X25Y19         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.758 r  c_reg[2]_i_183/CO[3]
                         net (fo=1, routed)           0.000     7.758    c_reg[2]_i_183_n_0
    SLICE_X25Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.872 r  c_reg[2]_i_160/CO[3]
                         net (fo=1, routed)           0.000     7.872    c_reg[2]_i_160_n_0
    SLICE_X25Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.986 r  c_reg[2]_i_135/CO[3]
                         net (fo=1, routed)           0.000     7.986    c_reg[2]_i_135_n_0
    SLICE_X25Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.100 r  c_reg[2]_i_112/CO[3]
                         net (fo=1, routed)           0.000     8.100    c_reg[2]_i_112_n_0
    SLICE_X25Y23         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.371 r  c_reg[2]_i_111/CO[0]
                         net (fo=4, routed)           0.576     8.947    c_reg[2]_i_111_n_3
    SLICE_X27Y21         LUT3 (Prop_lut3_I0_O)        0.373     9.320 f  c[2]_i_113/O
                         net (fo=2, routed)           0.654     9.974    c[2]_i_113_n_0
    SLICE_X22Y20         LUT5 (Prop_lut5_I3_O)        0.124    10.098 r  c[2]_i_54/O
                         net (fo=2, routed)           0.498    10.595    c[2]_i_54_n_0
    SLICE_X22Y18         LUT6 (Prop_lut6_I0_O)        0.124    10.719 r  c[2]_i_58/O
                         net (fo=1, routed)           0.000    10.719    c[2]_i_58_n_0
    SLICE_X22Y18         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    11.099 r  c_reg[2]_i_23/CO[3]
                         net (fo=1, routed)           0.000    11.099    c_reg[2]_i_23_n_0
    SLICE_X22Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.422 r  c_reg[2]_i_4/O[1]
                         net (fo=3, routed)           1.124    12.547    Video_Generator0/c_reg[0]_0[1]
    SLICE_X22Y29         LUT4 (Prop_lut4_I1_O)        0.306    12.853 r  Video_Generator0/c[2]_i_20/O
                         net (fo=1, routed)           0.000    12.853    Video_Generator0/c[2]_i_20_n_0
    SLICE_X22Y29         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    13.233 r  Video_Generator0/c_reg[2]_i_3/CO[3]
                         net (fo=27, routed)          1.354    14.587    Video_Generator0/c_reg[2]_i_3_n_0
    SLICE_X21Y23         LUT5 (Prop_lut5_I3_O)        0.124    14.711 r  Video_Generator0/c[6]_i_6/O
                         net (fo=1, routed)           0.000    14.711    Video_Generator0/c[6]_i_6_n_0
    SLICE_X21Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.261 r  Video_Generator0/c_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.261    Video_Generator0/c_reg[6]_i_1_n_0
    SLICE_X21Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.375 r  Video_Generator0/c_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.009    15.384    Video_Generator0/c_reg[10]_i_1_n_0
    SLICE_X21Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.718 r  Video_Generator0/c_reg[14]_i_1/O[1]
                         net (fo=1, routed)           0.000    15.718    Video_Generator0/c0[12]
    SLICE_X21Y25         FDRE                                         r  Video_Generator0/c_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.734    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.825 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         1.482     5.307    Video_Generator0/clk_out1
    SLICE_X21Y25         FDRE                                         r  Video_Generator0/c_reg[12]/C
                         clock pessimism              0.570     5.877    
                         clock uncertainty           -0.114     5.763    
    SLICE_X21Y25         FDRE (Setup_fdre_C_D)        0.062     5.825    Video_Generator0/c_reg[12]
  -------------------------------------------------------------------
                         required time                          5.825    
                         arrival time                         -15.718    
  -------------------------------------------------------------------
                         slack                                 -9.893    

Slack (VIOLATED) :        -9.888ns  (required time - arrival time)
  Source:                 Video_Generator0/num2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            Video_Generator0/b_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.512ns  (logic 7.132ns (43.192%)  route 9.380ns (56.808%))
  Logic Levels:           25  (CARRY4=16 LUT3=4 LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.406ns = ( 5.328 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         1.687    -0.732    Video_Generator0/clk_out1
    SLICE_X36Y28         FDRE                                         r  Video_Generator0/num2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y28         FDRE (Prop_fdre_C_Q)         0.456    -0.276 r  Video_Generator0/num2_reg[7]/Q
                         net (fo=29, routed)          1.025     0.749    Video_Generator0/num2_reg[7]
    SLICE_X37Y25         LUT3 (Prop_lut3_I0_O)        0.124     0.873 r  Video_Generator0/b[1]_i_341/O
                         net (fo=1, routed)           0.465     1.338    Video_Generator0/b[1]_i_341_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     1.888 r  Video_Generator0/b_reg[1]_i_285/CO[3]
                         net (fo=1, routed)           0.000     1.888    Video_Generator0/b_reg[1]_i_285_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.005 r  Video_Generator0/b_reg[1]_i_224/CO[3]
                         net (fo=1, routed)           0.000     2.005    Video_Generator0/b_reg[1]_i_224_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.122 r  Video_Generator0/b_reg[1]_i_160/CO[3]
                         net (fo=1, routed)           0.000     2.122    Video_Generator0/b_reg[1]_i_160_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.361 r  Video_Generator0/b_reg[1]_i_82/O[2]
                         net (fo=3, routed)           0.935     3.296    Video_Generator0_n_153
    SLICE_X32Y28         LUT3 (Prop_lut3_I1_O)        0.301     3.597 r  b[1]_i_85/O
                         net (fo=2, routed)           0.679     4.276    Video_Generator0/b_reg[1]_i_6_0
    SLICE_X32Y28         LUT5 (Prop_lut5_I0_O)        0.124     4.400 r  Video_Generator0/b[1]_i_37/O
                         net (fo=2, routed)           0.604     5.005    Video_Generator0/b[1]_i_37_n_0
    SLICE_X33Y30         LUT6 (Prop_lut6_I0_O)        0.124     5.129 r  Video_Generator0/b[1]_i_41/O
                         net (fo=1, routed)           0.000     5.129    Video_Generator0/b[1]_i_41_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.661 r  Video_Generator0/b_reg[1]_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.661    Video_Generator0/b_reg[1]_i_6_n_0
    SLICE_X33Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.775 r  Video_Generator0/b_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.775    Video_Generator0/b_reg[1]_i_2_n_0
    SLICE_X33Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.889 r  Video_Generator0/b_reg[5]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.889    Video_Generator0/b_reg[5]_i_8_n_0
    SLICE_X33Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.003 r  Video_Generator0/b_reg[9]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.003    Video_Generator0/b_reg[9]_i_8_n_0
    SLICE_X33Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.337 r  Video_Generator0/b_reg[13]_i_10/O[1]
                         net (fo=22, routed)          1.033     7.370    Video_Generator0_n_244
    SLICE_X33Y38         LUT3 (Prop_lut3_I2_O)        0.303     7.673 r  b[1]_i_267/O
                         net (fo=1, routed)           0.775     8.448    b[1]_i_267_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     8.833 r  b_reg[1]_i_204/CO[3]
                         net (fo=1, routed)           0.000     8.833    b_reg[1]_i_204_n_0
    SLICE_X32Y35         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.072 r  b_reg[1]_i_145/O[2]
                         net (fo=3, routed)           0.677     9.749    b_reg[1]_i_145_n_5
    SLICE_X35Y36         LUT3 (Prop_lut3_I1_O)        0.302    10.051 r  b[1]_i_148/O
                         net (fo=2, routed)           0.505    10.556    b[1]_i_148_n_0
    SLICE_X32Y37         LUT5 (Prop_lut5_I4_O)        0.124    10.680 r  b[1]_i_66/O
                         net (fo=2, routed)           0.707    11.386    b[1]_i_66_n_0
    SLICE_X31Y35         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.912 r  b_reg[1]_i_24/CO[3]
                         net (fo=1, routed)           0.000    11.912    b_reg[1]_i_24_n_0
    SLICE_X31Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.246 r  b_reg[1]_i_4/O[1]
                         net (fo=3, routed)           0.862    13.108    Video_Generator0/b_reg[0]_0[1]
    SLICE_X30Y34         LUT4 (Prop_lut4_I1_O)        0.303    13.411 r  Video_Generator0/b[1]_i_21/O
                         net (fo=1, routed)           0.000    13.411    Video_Generator0/b[1]_i_21_n_0
    SLICE_X30Y34         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    13.791 r  Video_Generator0/b_reg[1]_i_3/CO[3]
                         net (fo=28, routed)          1.113    14.904    Video_Generator0/b_reg[1]_i_3_n_0
    SLICE_X30Y37         LUT5 (Prop_lut5_I3_O)        0.124    15.028 r  Video_Generator0/b[13]_i_8/O
                         net (fo=1, routed)           0.000    15.028    Video_Generator0/b[13]_i_8_n_0
    SLICE_X30Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.561 r  Video_Generator0/b_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.561    Video_Generator0/b_reg[13]_i_1_n_0
    SLICE_X30Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.780 r  Video_Generator0/b_reg[32]_i_1/O[0]
                         net (fo=1, routed)           0.000    15.780    Video_Generator0/b0[14]
    SLICE_X30Y38         FDRE                                         r  Video_Generator0/b_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.734    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.825 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         1.503     5.328    Video_Generator0/clk_out1
    SLICE_X30Y38         FDRE                                         r  Video_Generator0/b_reg[14]/C
                         clock pessimism              0.570     5.898    
                         clock uncertainty           -0.114     5.784    
    SLICE_X30Y38         FDRE (Setup_fdre_C_D)        0.109     5.893    Video_Generator0/b_reg[14]
  -------------------------------------------------------------------
                         required time                          5.893    
                         arrival time                         -15.780    
  -------------------------------------------------------------------
                         slack                                 -9.888    

Slack (VIOLATED) :        -9.872ns  (required time - arrival time)
  Source:                 Video_Generator0/num3_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            Video_Generator0/c_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.501ns  (logic 7.234ns (43.840%)  route 9.267ns (56.160%))
  Logic Levels:           27  (CARRY4=17 LUT3=4 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 5.307 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.804ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         1.615    -0.804    Video_Generator0/clk_out1
    SLICE_X25Y16         FDRE                                         r  Video_Generator0/num3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y16         FDRE (Prop_fdre_C_Q)         0.456    -0.348 r  Video_Generator0/num3_reg[3]/Q
                         net (fo=25, routed)          1.064     0.716    Video_Generator0/num3_reg[3]
    SLICE_X23Y19         LUT3 (Prop_lut3_I0_O)        0.124     0.840 r  Video_Generator0/c[1]_i_162/O
                         net (fo=1, routed)           0.472     1.312    Video_Generator0/c[1]_i_162_n_0
    SLICE_X23Y21         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     1.710 r  Video_Generator0/c_reg[1]_i_115/CO[3]
                         net (fo=1, routed)           0.000     1.710    Video_Generator0/c_reg[1]_i_115_n_0
    SLICE_X23Y22         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.949 r  Video_Generator0/c_reg[1]_i_79/O[2]
                         net (fo=3, routed)           1.007     2.957    Video_Generator0_n_320
    SLICE_X25Y16         LUT3 (Prop_lut3_I2_O)        0.302     3.259 r  c[1]_i_110/O
                         net (fo=2, routed)           0.694     3.952    Video_Generator0/c_reg[1]_i_28_4
    SLICE_X25Y16         LUT5 (Prop_lut5_I0_O)        0.124     4.076 r  Video_Generator0/c[1]_i_66/O
                         net (fo=2, routed)           0.499     4.576    Video_Generator0/c[1]_i_66_n_0
    SLICE_X24Y16         LUT6 (Prop_lut6_I0_O)        0.124     4.700 r  Video_Generator0/c[1]_i_70/O
                         net (fo=1, routed)           0.000     4.700    Video_Generator0/c[1]_i_70_n_0
    SLICE_X24Y16         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     5.080 r  Video_Generator0/c_reg[1]_i_28/CO[3]
                         net (fo=1, routed)           0.000     5.080    Video_Generator0/c_reg[1]_i_28_n_0
    SLICE_X24Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.197 r  Video_Generator0/c_reg[1]_i_12/CO[3]
                         net (fo=1, routed)           0.000     5.197    Video_Generator0/c_reg[1]_i_12_n_0
    SLICE_X24Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.314 r  Video_Generator0/c_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.314    Video_Generator0/c_reg[1]_i_3_n_0
    SLICE_X24Y19         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.629 r  Video_Generator0/c_reg[1]_i_2/O[3]
                         net (fo=15, routed)          0.851     6.480    Video_Generator0_n_345
    SLICE_X27Y18         LUT3 (Prop_lut3_I2_O)        0.307     6.787 r  c[2]_i_204/O
                         net (fo=1, routed)           0.464     7.251    c[2]_i_204_n_0
    SLICE_X25Y19         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.758 r  c_reg[2]_i_183/CO[3]
                         net (fo=1, routed)           0.000     7.758    c_reg[2]_i_183_n_0
    SLICE_X25Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.872 r  c_reg[2]_i_160/CO[3]
                         net (fo=1, routed)           0.000     7.872    c_reg[2]_i_160_n_0
    SLICE_X25Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.986 r  c_reg[2]_i_135/CO[3]
                         net (fo=1, routed)           0.000     7.986    c_reg[2]_i_135_n_0
    SLICE_X25Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.100 r  c_reg[2]_i_112/CO[3]
                         net (fo=1, routed)           0.000     8.100    c_reg[2]_i_112_n_0
    SLICE_X25Y23         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.371 r  c_reg[2]_i_111/CO[0]
                         net (fo=4, routed)           0.576     8.947    c_reg[2]_i_111_n_3
    SLICE_X27Y21         LUT3 (Prop_lut3_I0_O)        0.373     9.320 f  c[2]_i_113/O
                         net (fo=2, routed)           0.654     9.974    c[2]_i_113_n_0
    SLICE_X22Y20         LUT5 (Prop_lut5_I3_O)        0.124    10.098 r  c[2]_i_54/O
                         net (fo=2, routed)           0.498    10.595    c[2]_i_54_n_0
    SLICE_X22Y18         LUT6 (Prop_lut6_I0_O)        0.124    10.719 r  c[2]_i_58/O
                         net (fo=1, routed)           0.000    10.719    c[2]_i_58_n_0
    SLICE_X22Y18         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    11.099 r  c_reg[2]_i_23/CO[3]
                         net (fo=1, routed)           0.000    11.099    c_reg[2]_i_23_n_0
    SLICE_X22Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.422 r  c_reg[2]_i_4/O[1]
                         net (fo=3, routed)           1.124    12.547    Video_Generator0/c_reg[0]_0[1]
    SLICE_X22Y29         LUT4 (Prop_lut4_I1_O)        0.306    12.853 r  Video_Generator0/c[2]_i_20/O
                         net (fo=1, routed)           0.000    12.853    Video_Generator0/c[2]_i_20_n_0
    SLICE_X22Y29         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    13.233 r  Video_Generator0/c_reg[2]_i_3/CO[3]
                         net (fo=27, routed)          1.354    14.587    Video_Generator0/c_reg[2]_i_3_n_0
    SLICE_X21Y23         LUT5 (Prop_lut5_I3_O)        0.124    14.711 r  Video_Generator0/c[6]_i_6/O
                         net (fo=1, routed)           0.000    14.711    Video_Generator0/c[6]_i_6_n_0
    SLICE_X21Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.261 r  Video_Generator0/c_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.261    Video_Generator0/c_reg[6]_i_1_n_0
    SLICE_X21Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.375 r  Video_Generator0/c_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.009    15.384    Video_Generator0/c_reg[10]_i_1_n_0
    SLICE_X21Y25         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.697 r  Video_Generator0/c_reg[14]_i_1/O[3]
                         net (fo=1, routed)           0.000    15.697    Video_Generator0/c0[14]
    SLICE_X21Y25         FDRE                                         r  Video_Generator0/c_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.734    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.825 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         1.482     5.307    Video_Generator0/clk_out1
    SLICE_X21Y25         FDRE                                         r  Video_Generator0/c_reg[14]/C
                         clock pessimism              0.570     5.877    
                         clock uncertainty           -0.114     5.763    
    SLICE_X21Y25         FDRE (Setup_fdre_C_D)        0.062     5.825    Video_Generator0/c_reg[14]
  -------------------------------------------------------------------
                         required time                          5.825    
                         arrival time                         -15.697    
  -------------------------------------------------------------------
                         slack                                 -9.872    

Slack (VIOLATED) :        -9.846ns  (required time - arrival time)
  Source:                 Video_Generator0/num2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            Video_Generator0/b_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.469ns  (logic 7.236ns (43.937%)  route 9.233ns (56.063%))
  Logic Levels:           25  (CARRY4=16 LUT3=4 LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.407ns = ( 5.327 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         1.687    -0.732    Video_Generator0/clk_out1
    SLICE_X36Y28         FDRE                                         r  Video_Generator0/num2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y28         FDRE (Prop_fdre_C_Q)         0.456    -0.276 r  Video_Generator0/num2_reg[7]/Q
                         net (fo=29, routed)          1.025     0.749    Video_Generator0/num2_reg[7]
    SLICE_X37Y25         LUT3 (Prop_lut3_I0_O)        0.124     0.873 r  Video_Generator0/b[1]_i_341/O
                         net (fo=1, routed)           0.465     1.338    Video_Generator0/b[1]_i_341_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     1.888 r  Video_Generator0/b_reg[1]_i_285/CO[3]
                         net (fo=1, routed)           0.000     1.888    Video_Generator0/b_reg[1]_i_285_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.005 r  Video_Generator0/b_reg[1]_i_224/CO[3]
                         net (fo=1, routed)           0.000     2.005    Video_Generator0/b_reg[1]_i_224_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.122 r  Video_Generator0/b_reg[1]_i_160/CO[3]
                         net (fo=1, routed)           0.000     2.122    Video_Generator0/b_reg[1]_i_160_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.361 r  Video_Generator0/b_reg[1]_i_82/O[2]
                         net (fo=3, routed)           0.935     3.296    Video_Generator0_n_153
    SLICE_X32Y28         LUT3 (Prop_lut3_I1_O)        0.301     3.597 r  b[1]_i_85/O
                         net (fo=2, routed)           0.679     4.276    Video_Generator0/b_reg[1]_i_6_0
    SLICE_X32Y28         LUT5 (Prop_lut5_I0_O)        0.124     4.400 r  Video_Generator0/b[1]_i_37/O
                         net (fo=2, routed)           0.604     5.005    Video_Generator0/b[1]_i_37_n_0
    SLICE_X33Y30         LUT6 (Prop_lut6_I0_O)        0.124     5.129 r  Video_Generator0/b[1]_i_41/O
                         net (fo=1, routed)           0.000     5.129    Video_Generator0/b[1]_i_41_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.661 r  Video_Generator0/b_reg[1]_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.661    Video_Generator0/b_reg[1]_i_6_n_0
    SLICE_X33Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.775 r  Video_Generator0/b_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.775    Video_Generator0/b_reg[1]_i_2_n_0
    SLICE_X33Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.889 r  Video_Generator0/b_reg[5]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.889    Video_Generator0/b_reg[5]_i_8_n_0
    SLICE_X33Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.003 r  Video_Generator0/b_reg[9]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.003    Video_Generator0/b_reg[9]_i_8_n_0
    SLICE_X33Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.337 r  Video_Generator0/b_reg[13]_i_10/O[1]
                         net (fo=22, routed)          1.033     7.370    Video_Generator0_n_244
    SLICE_X33Y38         LUT3 (Prop_lut3_I2_O)        0.303     7.673 r  b[1]_i_267/O
                         net (fo=1, routed)           0.775     8.448    b[1]_i_267_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     8.833 r  b_reg[1]_i_204/CO[3]
                         net (fo=1, routed)           0.000     8.833    b_reg[1]_i_204_n_0
    SLICE_X32Y35         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.072 r  b_reg[1]_i_145/O[2]
                         net (fo=3, routed)           0.677     9.749    b_reg[1]_i_145_n_5
    SLICE_X35Y36         LUT3 (Prop_lut3_I1_O)        0.302    10.051 r  b[1]_i_148/O
                         net (fo=2, routed)           0.505    10.556    b[1]_i_148_n_0
    SLICE_X32Y37         LUT5 (Prop_lut5_I4_O)        0.124    10.680 r  b[1]_i_66/O
                         net (fo=2, routed)           0.707    11.386    b[1]_i_66_n_0
    SLICE_X31Y35         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.912 r  b_reg[1]_i_24/CO[3]
                         net (fo=1, routed)           0.000    11.912    b_reg[1]_i_24_n_0
    SLICE_X31Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.246 r  b_reg[1]_i_4/O[1]
                         net (fo=3, routed)           0.862    13.108    Video_Generator0/b_reg[0]_0[1]
    SLICE_X30Y34         LUT4 (Prop_lut4_I1_O)        0.303    13.411 r  Video_Generator0/b[1]_i_21/O
                         net (fo=1, routed)           0.000    13.411    Video_Generator0/b[1]_i_21_n_0
    SLICE_X30Y34         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    13.791 r  Video_Generator0/b_reg[1]_i_3/CO[3]
                         net (fo=28, routed)          0.966    14.757    Video_Generator0/b_reg[1]_i_3_n_0
    SLICE_X30Y36         LUT5 (Prop_lut5_I3_O)        0.124    14.881 r  Video_Generator0/b[9]_i_6/O
                         net (fo=1, routed)           0.000    14.881    Video_Generator0/b[9]_i_6_n_0
    SLICE_X30Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.414 r  Video_Generator0/b_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.414    Video_Generator0/b_reg[9]_i_1_n_0
    SLICE_X30Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.737 r  Video_Generator0/b_reg[13]_i_1/O[1]
                         net (fo=1, routed)           0.000    15.737    Video_Generator0/b0[11]
    SLICE_X30Y37         FDRE                                         r  Video_Generator0/b_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.734    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.825 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         1.502     5.327    Video_Generator0/clk_out1
    SLICE_X30Y37         FDRE                                         r  Video_Generator0/b_reg[11]/C
                         clock pessimism              0.570     5.897    
                         clock uncertainty           -0.114     5.783    
    SLICE_X30Y37         FDRE (Setup_fdre_C_D)        0.109     5.892    Video_Generator0/b_reg[11]
  -------------------------------------------------------------------
                         required time                          5.892    
                         arrival time                         -15.737    
  -------------------------------------------------------------------
                         slack                                 -9.846    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.212ns (72.083%)  route 0.082ns (27.917%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         0.590    -0.536    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X38Y37         FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y37         FDRE (Prop_fdre_C_Q)         0.164    -0.372 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2_reg[6]/Q
                         net (fo=1, routed)           0.082    -0.290    rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2_reg_n_0_[6]
    SLICE_X39Y37         LUT2 (Prop_lut2_I0_O)        0.048    -0.242 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw[6]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.242    rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw[6]_i_1__1_n_0
    SLICE_X39Y37         FDSE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         0.860    -0.769    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X39Y37         FDSE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[6]/C
                         clock pessimism              0.246    -0.523    
    SLICE_X39Y37         FDSE (Hold_fdse_C_D)         0.107    -0.416    rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[6]
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         0.589    -0.537    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X38Y36         FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y36         FDRE (Prop_fdre_C_Q)         0.164    -0.373 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2_reg[2]/Q
                         net (fo=1, routed)           0.082    -0.291    rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2_reg_n_0_[2]
    SLICE_X39Y36         LUT2 (Prop_lut2_I0_O)        0.045    -0.246 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw[2]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.246    rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw[2]_i_1__1_n_0
    SLICE_X39Y36         FDSE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         0.859    -0.770    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X39Y36         FDSE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]/C
                         clock pessimism              0.246    -0.524    
    SLICE_X39Y36         FDSE (Hold_fdse_C_D)         0.091    -0.433    rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 Video_Generator0/R_Rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            Video_Generator0/R_Rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.131%)  route 0.129ns (47.869%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         0.581    -0.545    Video_Generator0/R_Rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X32Y23         FDRE                                         r  Video_Generator0/R_Rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.404 r  Video_Generator0/R_Rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=2, routed)           0.129    -0.275    Video_Generator0/R_Rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X33Y23         FDRE                                         r  Video_Generator0/R_Rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         0.848    -0.781    Video_Generator0/R_Rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X33Y23         FDRE                                         r  Video_Generator0/R_Rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism              0.249    -0.532    
    SLICE_X33Y23         FDRE (Hold_fdre_C_D)         0.070    -0.462    Video_Generator0/R_Rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 Video_Generator0/R_Rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            Video_Generator0/R_Rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.559%)  route 0.127ns (47.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         0.564    -0.562    Video_Generator0/R_Rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X31Y39         FDRE                                         r  Video_Generator0/R_Rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  Video_Generator0/R_Rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=2, routed)           0.127    -0.294    Video_Generator0/R_Rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X30Y39         FDRE                                         r  Video_Generator0/R_Rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         0.833    -0.796    Video_Generator0/R_Rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X30Y39         FDRE                                         r  Video_Generator0/R_Rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism              0.247    -0.549    
    SLICE_X30Y39         FDRE (Hold_fdre_C_D)         0.059    -0.490    Video_Generator0/R_Rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pVde_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataEncoder/pVde_2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.141ns (57.511%)  route 0.104ns (42.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         0.591    -0.535    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X35Y38         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pVde_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.394 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pVde_1_reg/Q
                         net (fo=1, routed)           0.104    -0.290    rgb2dvi/U0/DataEncoders[0].DataEncoder/pVde_1
    SLICE_X35Y38         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pVde_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         0.861    -0.768    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X35Y38         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pVde_2_reg/C
                         clock pessimism              0.233    -0.535    
    SLICE_X35Y38         FDRE (Hold_fdre_C_D)         0.047    -0.488    rgb2dvi/U0/DataEncoders[0].DataEncoder/pVde_2_reg
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.209ns (62.480%)  route 0.126ns (37.520%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         0.591    -0.535    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X34Y39         FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y39         FDRE (Prop_fdre_C_Q)         0.164    -0.371 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1_reg[2]/Q
                         net (fo=2, routed)           0.126    -0.246    rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1_reg_n_0_[2]
    SLICE_X36Y38         LUT6 (Prop_lut6_I2_O)        0.045    -0.201 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.201    rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2[1]_i_1_n_0
    SLICE_X36Y38         FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         0.862    -0.767    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X36Y38         FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2_reg[1]/C
                         clock pessimism              0.269    -0.498    
    SLICE_X36Y38         FDRE (Hold_fdre_C_D)         0.092    -0.406    rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.722%)  route 0.119ns (48.278%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         0.570    -0.556    rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]_0
    SLICE_X0Y46          FDRE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDRE (Prop_fdre_C_Q)         0.128    -0.428 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.119    -0.309    rgb2dvi/U0/ClockGenInternal.ClockGenX/oOut
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         0.840    -0.789    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism              0.250    -0.539    
    SLICE_X0Y47          FDPE (Hold_fdpe_C_D)         0.021    -0.518    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.518    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.227ns (74.934%)  route 0.076ns (25.066%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         0.571    -0.555    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y47          FDPE (Prop_fdpe_C_Q)         0.128    -0.427 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/Q
                         net (fo=2, routed)           0.076    -0.351    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg_n_0_[0]
    SLICE_X0Y47          LUT3 (Prop_lut3_I1_O)        0.099    -0.252 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost0/O
                         net (fo=1, routed)           0.000    -0.252    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost0_n_0
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         0.840    -0.789    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism              0.234    -0.555    
    SLICE_X0Y47          FDPE (Hold_fdpe_C_D)         0.091    -0.464    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 Video_Generator0/R_Rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            Video_Generator0/R_Rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.141ns (47.945%)  route 0.153ns (52.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         0.581    -0.545    Video_Generator0/R_Rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X32Y23         FDRE                                         r  Video_Generator0/R_Rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.404 r  Video_Generator0/R_Rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=4, routed)           0.153    -0.251    Video_Generator0/R_Rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X33Y23         FDRE                                         r  Video_Generator0/R_Rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         0.848    -0.781    Video_Generator0/R_Rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X33Y23         FDRE                                         r  Video_Generator0/R_Rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                         clock pessimism              0.249    -0.532    
    SLICE_X33Y23         FDRE (Hold_fdre_C_D)         0.066    -0.466    Video_Generator0/R_Rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 Video_Generator0/R_Rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            Video_Generator0/R_Rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.475%)  route 0.150ns (51.525%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         0.581    -0.545    Video_Generator0/R_Rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X32Y23         FDRE                                         r  Video_Generator0/R_Rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.404 r  Video_Generator0/R_Rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=4, routed)           0.150    -0.255    Video_Generator0/R_Rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X32Y23         FDRE                                         r  Video_Generator0/R_Rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         0.848    -0.781    Video_Generator0/R_Rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X32Y23         FDRE                                         r  Video_Generator0/R_Rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                         clock pessimism              0.236    -0.545    
    SLICE_X32Y23         FDRE (Hold_fdre_C_D)         0.070    -0.475    Video_Generator0/R_Rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.221    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 3.367 }
Period(ns):         6.734
Sources:            { clk_10/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         6.734       4.158      RAMB36_X0Y6      Video_Generator0/R_Rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.734       4.158      RAMB36_X0Y6      Video_Generator0/R_Rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         6.734       4.158      RAMB36_X0Y7      Video_Generator0/R_Rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.734       4.158      RAMB36_X0Y7      Video_Generator0/R_Rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         6.734       4.158      RAMB18_X0Y16     Video_Generator0/R_Rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         6.734       4.158      RAMB18_X0Y16     Video_Generator0/R_Rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         6.734       4.158      RAMB36_X0Y5      Video_Generator0/R_Rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.734       4.158      RAMB36_X0Y5      Video_Generator0/R_Rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         6.734       4.158      RAMB36_X0Y4      Video_Generator0/R_Rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.734       4.158      RAMB36_X0Y4      Video_Generator0/R_Rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKIN1    n/a            52.633        6.734       45.899     PLLE2_ADV_X0Y0   rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       6.734       206.626    MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1    n/a            2.000         3.367       1.367      PLLE2_ADV_X0Y0   rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1    n/a            2.000         3.367       1.367      PLLE2_ADV_X0Y0   rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X21Y26     Video_Generator0/c_reg[32]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X36Y40     rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X37Y42     rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X36Y42     rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X38Y40     rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X38Y41     rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X38Y40     rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X38Y41     rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[7]/C
High Pulse Width  Slow    PLLE2_ADV/CLKIN1    n/a            2.000         3.367       1.367      PLLE2_ADV_X0Y0   rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1    n/a            2.000         3.367       1.367      PLLE2_ADV_X0Y0   rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X22Y39     Video_Generator0/RGB_Data_reg[15]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         3.367       2.867      SLICE_X24Y39     Video_Generator0/RGB_Data_reg[16]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         3.367       2.867      SLICE_X24Y38     Video_Generator0/RGB_Data_reg[17]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         3.367       2.867      SLICE_X24Y39     Video_Generator0/RGB_Data_reg[18]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X21Y26     Video_Generator0/c_reg[32]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X36Y40     rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X38Y40     rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X38Y40     rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[6]/C



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBIN
  To Clock:  CLKFBIN

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.485ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBIN
Waveform(ns):       { 0.000 3.367 }
Period(ns):         6.734
Sources:            { rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         6.734       5.485      PLLE2_ADV_X0Y0  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         6.734       5.485      PLLE2_ADV_X0Y0  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        6.734       45.899     PLLE2_ADV_X0Y0  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       6.734       153.266    PLLE2_ADV_X0Y0  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  PixelClkIO
  To Clock:  PixelClkIO

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.579ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         PixelClkIO
Waveform(ns):       { 0.000 3.367 }
Period(ns):         6.734
Sources:            { rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         6.734       4.579      BUFGCTRL_X0Y0   rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/I
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         6.734       5.067      OLOGIC_X1Y30    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         6.734       5.067      OLOGIC_X1Y29    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         6.734       5.067      OLOGIC_X1Y28    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         6.734       5.067      OLOGIC_X1Y27    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         6.734       5.067      OLOGIC_X1Y26    rgb2dvi/U0/ClockSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         6.734       5.067      OLOGIC_X1Y25    rgb2dvi/U0/ClockSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         6.734       5.067      OLOGIC_X1Y32    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         6.734       5.067      OLOGIC_X1Y31    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         6.734       5.485      PLLE2_ADV_X0Y0  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       6.734       153.266    PLLE2_ADV_X0Y0  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  SerialClkIO
  To Clock:  SerialClkIO

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            9  Failing Endpoints,  Worst Slack       -0.808ns,  Total Violation       -3.370ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         SerialClkIO
Waveform(ns):       { 0.000 0.673 }
Period(ns):         1.347
Sources:            { rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         1.347       -0.808     BUFGCTRL_X0Y1   rgb2dvi/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/I
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         1.347       -0.320     OLOGIC_X1Y30    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         1.347       -0.320     OLOGIC_X1Y29    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         1.347       -0.320     OLOGIC_X1Y28    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         1.347       -0.320     OLOGIC_X1Y27    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         1.347       -0.320     OLOGIC_X1Y26    rgb2dvi/U0/ClockSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         1.347       -0.320     OLOGIC_X1Y25    rgb2dvi/U0/ClockSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         1.347       -0.320     OLOGIC_X1Y32    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         1.347       -0.320     OLOGIC_X1Y31    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLK
Min Period  n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         1.347       0.098      PLLE2_ADV_X0Y0  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       1.347       158.653    PLLE2_ADV_X0Y0  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_10/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y3    clk_10/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100MHz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :          394  Failing Endpoints,  Worst Slack      -10.003ns,  Total Violation    -1065.194ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.174ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.367ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -10.003ns  (required time - arrival time)
  Source:                 Video_Generator0/num3_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            Video_Generator0/c_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.636ns  (logic 7.369ns (44.296%)  route 9.267ns (55.704%))
  Logic Levels:           28  (CARRY4=18 LUT3=4 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 5.309 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.804ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         1.615    -0.804    Video_Generator0/clk_out1
    SLICE_X25Y16         FDRE                                         r  Video_Generator0/num3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y16         FDRE (Prop_fdre_C_Q)         0.456    -0.348 r  Video_Generator0/num3_reg[3]/Q
                         net (fo=25, routed)          1.064     0.716    Video_Generator0/num3_reg[3]
    SLICE_X23Y19         LUT3 (Prop_lut3_I0_O)        0.124     0.840 r  Video_Generator0/c[1]_i_162/O
                         net (fo=1, routed)           0.472     1.312    Video_Generator0/c[1]_i_162_n_0
    SLICE_X23Y21         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     1.710 r  Video_Generator0/c_reg[1]_i_115/CO[3]
                         net (fo=1, routed)           0.000     1.710    Video_Generator0/c_reg[1]_i_115_n_0
    SLICE_X23Y22         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.949 r  Video_Generator0/c_reg[1]_i_79/O[2]
                         net (fo=3, routed)           1.007     2.957    Video_Generator0_n_320
    SLICE_X25Y16         LUT3 (Prop_lut3_I2_O)        0.302     3.259 r  c[1]_i_110/O
                         net (fo=2, routed)           0.694     3.952    Video_Generator0/c_reg[1]_i_28_4
    SLICE_X25Y16         LUT5 (Prop_lut5_I0_O)        0.124     4.076 r  Video_Generator0/c[1]_i_66/O
                         net (fo=2, routed)           0.499     4.576    Video_Generator0/c[1]_i_66_n_0
    SLICE_X24Y16         LUT6 (Prop_lut6_I0_O)        0.124     4.700 r  Video_Generator0/c[1]_i_70/O
                         net (fo=1, routed)           0.000     4.700    Video_Generator0/c[1]_i_70_n_0
    SLICE_X24Y16         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     5.080 r  Video_Generator0/c_reg[1]_i_28/CO[3]
                         net (fo=1, routed)           0.000     5.080    Video_Generator0/c_reg[1]_i_28_n_0
    SLICE_X24Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.197 r  Video_Generator0/c_reg[1]_i_12/CO[3]
                         net (fo=1, routed)           0.000     5.197    Video_Generator0/c_reg[1]_i_12_n_0
    SLICE_X24Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.314 r  Video_Generator0/c_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.314    Video_Generator0/c_reg[1]_i_3_n_0
    SLICE_X24Y19         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.629 r  Video_Generator0/c_reg[1]_i_2/O[3]
                         net (fo=15, routed)          0.851     6.480    Video_Generator0_n_345
    SLICE_X27Y18         LUT3 (Prop_lut3_I2_O)        0.307     6.787 r  c[2]_i_204/O
                         net (fo=1, routed)           0.464     7.251    c[2]_i_204_n_0
    SLICE_X25Y19         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.758 r  c_reg[2]_i_183/CO[3]
                         net (fo=1, routed)           0.000     7.758    c_reg[2]_i_183_n_0
    SLICE_X25Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.872 r  c_reg[2]_i_160/CO[3]
                         net (fo=1, routed)           0.000     7.872    c_reg[2]_i_160_n_0
    SLICE_X25Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.986 r  c_reg[2]_i_135/CO[3]
                         net (fo=1, routed)           0.000     7.986    c_reg[2]_i_135_n_0
    SLICE_X25Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.100 r  c_reg[2]_i_112/CO[3]
                         net (fo=1, routed)           0.000     8.100    c_reg[2]_i_112_n_0
    SLICE_X25Y23         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.371 r  c_reg[2]_i_111/CO[0]
                         net (fo=4, routed)           0.576     8.947    c_reg[2]_i_111_n_3
    SLICE_X27Y21         LUT3 (Prop_lut3_I0_O)        0.373     9.320 f  c[2]_i_113/O
                         net (fo=2, routed)           0.654     9.974    c[2]_i_113_n_0
    SLICE_X22Y20         LUT5 (Prop_lut5_I3_O)        0.124    10.098 r  c[2]_i_54/O
                         net (fo=2, routed)           0.498    10.595    c[2]_i_54_n_0
    SLICE_X22Y18         LUT6 (Prop_lut6_I0_O)        0.124    10.719 r  c[2]_i_58/O
                         net (fo=1, routed)           0.000    10.719    c[2]_i_58_n_0
    SLICE_X22Y18         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    11.099 r  c_reg[2]_i_23/CO[3]
                         net (fo=1, routed)           0.000    11.099    c_reg[2]_i_23_n_0
    SLICE_X22Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.422 r  c_reg[2]_i_4/O[1]
                         net (fo=3, routed)           1.124    12.547    Video_Generator0/c_reg[0]_0[1]
    SLICE_X22Y29         LUT4 (Prop_lut4_I1_O)        0.306    12.853 r  Video_Generator0/c[2]_i_20/O
                         net (fo=1, routed)           0.000    12.853    Video_Generator0/c[2]_i_20_n_0
    SLICE_X22Y29         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    13.233 r  Video_Generator0/c_reg[2]_i_3/CO[3]
                         net (fo=27, routed)          1.354    14.587    Video_Generator0/c_reg[2]_i_3_n_0
    SLICE_X21Y23         LUT5 (Prop_lut5_I3_O)        0.124    14.711 r  Video_Generator0/c[6]_i_6/O
                         net (fo=1, routed)           0.000    14.711    Video_Generator0/c[6]_i_6_n_0
    SLICE_X21Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.261 r  Video_Generator0/c_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.261    Video_Generator0/c_reg[6]_i_1_n_0
    SLICE_X21Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.375 r  Video_Generator0/c_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.009    15.384    Video_Generator0/c_reg[10]_i_1_n_0
    SLICE_X21Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.498 r  Video_Generator0/c_reg[14]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.498    Video_Generator0/c_reg[14]_i_1_n_0
    SLICE_X21Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.832 r  Video_Generator0/c_reg[32]_i_1/O[1]
                         net (fo=1, routed)           0.000    15.832    Video_Generator0/c0[16]
    SLICE_X21Y26         FDRE                                         r  Video_Generator0/c_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.734    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.825 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         1.484     5.309    Video_Generator0/clk_out1
    SLICE_X21Y26         FDRE                                         r  Video_Generator0/c_reg[16]/C
                         clock pessimism              0.570     5.879    
                         clock uncertainty           -0.113     5.767    
    SLICE_X21Y26         FDRE (Setup_fdre_C_D)        0.062     5.829    Video_Generator0/c_reg[16]
  -------------------------------------------------------------------
                         required time                          5.829    
                         arrival time                         -15.832    
  -------------------------------------------------------------------
                         slack                                -10.003    

Slack (VIOLATED) :        -9.990ns  (required time - arrival time)
  Source:                 Video_Generator0/num2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            Video_Generator0/b_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.616ns  (logic 7.236ns (43.548%)  route 9.380ns (56.452%))
  Logic Levels:           25  (CARRY4=16 LUT3=4 LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.406ns = ( 5.328 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         1.687    -0.732    Video_Generator0/clk_out1
    SLICE_X36Y28         FDRE                                         r  Video_Generator0/num2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y28         FDRE (Prop_fdre_C_Q)         0.456    -0.276 r  Video_Generator0/num2_reg[7]/Q
                         net (fo=29, routed)          1.025     0.749    Video_Generator0/num2_reg[7]
    SLICE_X37Y25         LUT3 (Prop_lut3_I0_O)        0.124     0.873 r  Video_Generator0/b[1]_i_341/O
                         net (fo=1, routed)           0.465     1.338    Video_Generator0/b[1]_i_341_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     1.888 r  Video_Generator0/b_reg[1]_i_285/CO[3]
                         net (fo=1, routed)           0.000     1.888    Video_Generator0/b_reg[1]_i_285_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.005 r  Video_Generator0/b_reg[1]_i_224/CO[3]
                         net (fo=1, routed)           0.000     2.005    Video_Generator0/b_reg[1]_i_224_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.122 r  Video_Generator0/b_reg[1]_i_160/CO[3]
                         net (fo=1, routed)           0.000     2.122    Video_Generator0/b_reg[1]_i_160_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.361 r  Video_Generator0/b_reg[1]_i_82/O[2]
                         net (fo=3, routed)           0.935     3.296    Video_Generator0_n_153
    SLICE_X32Y28         LUT3 (Prop_lut3_I1_O)        0.301     3.597 r  b[1]_i_85/O
                         net (fo=2, routed)           0.679     4.276    Video_Generator0/b_reg[1]_i_6_0
    SLICE_X32Y28         LUT5 (Prop_lut5_I0_O)        0.124     4.400 r  Video_Generator0/b[1]_i_37/O
                         net (fo=2, routed)           0.604     5.005    Video_Generator0/b[1]_i_37_n_0
    SLICE_X33Y30         LUT6 (Prop_lut6_I0_O)        0.124     5.129 r  Video_Generator0/b[1]_i_41/O
                         net (fo=1, routed)           0.000     5.129    Video_Generator0/b[1]_i_41_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.661 r  Video_Generator0/b_reg[1]_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.661    Video_Generator0/b_reg[1]_i_6_n_0
    SLICE_X33Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.775 r  Video_Generator0/b_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.775    Video_Generator0/b_reg[1]_i_2_n_0
    SLICE_X33Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.889 r  Video_Generator0/b_reg[5]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.889    Video_Generator0/b_reg[5]_i_8_n_0
    SLICE_X33Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.003 r  Video_Generator0/b_reg[9]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.003    Video_Generator0/b_reg[9]_i_8_n_0
    SLICE_X33Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.337 r  Video_Generator0/b_reg[13]_i_10/O[1]
                         net (fo=22, routed)          1.033     7.370    Video_Generator0_n_244
    SLICE_X33Y38         LUT3 (Prop_lut3_I2_O)        0.303     7.673 r  b[1]_i_267/O
                         net (fo=1, routed)           0.775     8.448    b[1]_i_267_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     8.833 r  b_reg[1]_i_204/CO[3]
                         net (fo=1, routed)           0.000     8.833    b_reg[1]_i_204_n_0
    SLICE_X32Y35         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.072 r  b_reg[1]_i_145/O[2]
                         net (fo=3, routed)           0.677     9.749    b_reg[1]_i_145_n_5
    SLICE_X35Y36         LUT3 (Prop_lut3_I1_O)        0.302    10.051 r  b[1]_i_148/O
                         net (fo=2, routed)           0.505    10.556    b[1]_i_148_n_0
    SLICE_X32Y37         LUT5 (Prop_lut5_I4_O)        0.124    10.680 r  b[1]_i_66/O
                         net (fo=2, routed)           0.707    11.386    b[1]_i_66_n_0
    SLICE_X31Y35         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.912 r  b_reg[1]_i_24/CO[3]
                         net (fo=1, routed)           0.000    11.912    b_reg[1]_i_24_n_0
    SLICE_X31Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.246 r  b_reg[1]_i_4/O[1]
                         net (fo=3, routed)           0.862    13.108    Video_Generator0/b_reg[0]_0[1]
    SLICE_X30Y34         LUT4 (Prop_lut4_I1_O)        0.303    13.411 r  Video_Generator0/b[1]_i_21/O
                         net (fo=1, routed)           0.000    13.411    Video_Generator0/b[1]_i_21_n_0
    SLICE_X30Y34         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    13.791 r  Video_Generator0/b_reg[1]_i_3/CO[3]
                         net (fo=28, routed)          1.113    14.904    Video_Generator0/b_reg[1]_i_3_n_0
    SLICE_X30Y37         LUT5 (Prop_lut5_I3_O)        0.124    15.028 r  Video_Generator0/b[13]_i_8/O
                         net (fo=1, routed)           0.000    15.028    Video_Generator0/b[13]_i_8_n_0
    SLICE_X30Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.561 r  Video_Generator0/b_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.561    Video_Generator0/b_reg[13]_i_1_n_0
    SLICE_X30Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.884 r  Video_Generator0/b_reg[32]_i_1/O[1]
                         net (fo=1, routed)           0.000    15.884    Video_Generator0/b0[15]
    SLICE_X30Y38         FDRE                                         r  Video_Generator0/b_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.734    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.825 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         1.503     5.328    Video_Generator0/clk_out1
    SLICE_X30Y38         FDRE                                         r  Video_Generator0/b_reg[15]/C
                         clock pessimism              0.570     5.898    
                         clock uncertainty           -0.113     5.786    
    SLICE_X30Y38         FDRE (Setup_fdre_C_D)        0.109     5.895    Video_Generator0/b_reg[15]
  -------------------------------------------------------------------
                         required time                          5.895    
                         arrival time                         -15.884    
  -------------------------------------------------------------------
                         slack                                 -9.990    

Slack (VIOLATED) :        -9.982ns  (required time - arrival time)
  Source:                 Video_Generator0/num2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            Video_Generator0/b_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.608ns  (logic 7.228ns (43.521%)  route 9.380ns (56.479%))
  Logic Levels:           25  (CARRY4=16 LUT3=4 LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.406ns = ( 5.328 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         1.687    -0.732    Video_Generator0/clk_out1
    SLICE_X36Y28         FDRE                                         r  Video_Generator0/num2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y28         FDRE (Prop_fdre_C_Q)         0.456    -0.276 r  Video_Generator0/num2_reg[7]/Q
                         net (fo=29, routed)          1.025     0.749    Video_Generator0/num2_reg[7]
    SLICE_X37Y25         LUT3 (Prop_lut3_I0_O)        0.124     0.873 r  Video_Generator0/b[1]_i_341/O
                         net (fo=1, routed)           0.465     1.338    Video_Generator0/b[1]_i_341_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     1.888 r  Video_Generator0/b_reg[1]_i_285/CO[3]
                         net (fo=1, routed)           0.000     1.888    Video_Generator0/b_reg[1]_i_285_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.005 r  Video_Generator0/b_reg[1]_i_224/CO[3]
                         net (fo=1, routed)           0.000     2.005    Video_Generator0/b_reg[1]_i_224_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.122 r  Video_Generator0/b_reg[1]_i_160/CO[3]
                         net (fo=1, routed)           0.000     2.122    Video_Generator0/b_reg[1]_i_160_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.361 r  Video_Generator0/b_reg[1]_i_82/O[2]
                         net (fo=3, routed)           0.935     3.296    Video_Generator0_n_153
    SLICE_X32Y28         LUT3 (Prop_lut3_I1_O)        0.301     3.597 r  b[1]_i_85/O
                         net (fo=2, routed)           0.679     4.276    Video_Generator0/b_reg[1]_i_6_0
    SLICE_X32Y28         LUT5 (Prop_lut5_I0_O)        0.124     4.400 r  Video_Generator0/b[1]_i_37/O
                         net (fo=2, routed)           0.604     5.005    Video_Generator0/b[1]_i_37_n_0
    SLICE_X33Y30         LUT6 (Prop_lut6_I0_O)        0.124     5.129 r  Video_Generator0/b[1]_i_41/O
                         net (fo=1, routed)           0.000     5.129    Video_Generator0/b[1]_i_41_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.661 r  Video_Generator0/b_reg[1]_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.661    Video_Generator0/b_reg[1]_i_6_n_0
    SLICE_X33Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.775 r  Video_Generator0/b_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.775    Video_Generator0/b_reg[1]_i_2_n_0
    SLICE_X33Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.889 r  Video_Generator0/b_reg[5]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.889    Video_Generator0/b_reg[5]_i_8_n_0
    SLICE_X33Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.003 r  Video_Generator0/b_reg[9]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.003    Video_Generator0/b_reg[9]_i_8_n_0
    SLICE_X33Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.337 r  Video_Generator0/b_reg[13]_i_10/O[1]
                         net (fo=22, routed)          1.033     7.370    Video_Generator0_n_244
    SLICE_X33Y38         LUT3 (Prop_lut3_I2_O)        0.303     7.673 r  b[1]_i_267/O
                         net (fo=1, routed)           0.775     8.448    b[1]_i_267_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     8.833 r  b_reg[1]_i_204/CO[3]
                         net (fo=1, routed)           0.000     8.833    b_reg[1]_i_204_n_0
    SLICE_X32Y35         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.072 r  b_reg[1]_i_145/O[2]
                         net (fo=3, routed)           0.677     9.749    b_reg[1]_i_145_n_5
    SLICE_X35Y36         LUT3 (Prop_lut3_I1_O)        0.302    10.051 r  b[1]_i_148/O
                         net (fo=2, routed)           0.505    10.556    b[1]_i_148_n_0
    SLICE_X32Y37         LUT5 (Prop_lut5_I4_O)        0.124    10.680 r  b[1]_i_66/O
                         net (fo=2, routed)           0.707    11.386    b[1]_i_66_n_0
    SLICE_X31Y35         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.912 r  b_reg[1]_i_24/CO[3]
                         net (fo=1, routed)           0.000    11.912    b_reg[1]_i_24_n_0
    SLICE_X31Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.246 r  b_reg[1]_i_4/O[1]
                         net (fo=3, routed)           0.862    13.108    Video_Generator0/b_reg[0]_0[1]
    SLICE_X30Y34         LUT4 (Prop_lut4_I1_O)        0.303    13.411 r  Video_Generator0/b[1]_i_21/O
                         net (fo=1, routed)           0.000    13.411    Video_Generator0/b[1]_i_21_n_0
    SLICE_X30Y34         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    13.791 r  Video_Generator0/b_reg[1]_i_3/CO[3]
                         net (fo=28, routed)          1.113    14.904    Video_Generator0/b_reg[1]_i_3_n_0
    SLICE_X30Y37         LUT5 (Prop_lut5_I3_O)        0.124    15.028 r  Video_Generator0/b[13]_i_8/O
                         net (fo=1, routed)           0.000    15.028    Video_Generator0/b[13]_i_8_n_0
    SLICE_X30Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.561 r  Video_Generator0/b_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.561    Video_Generator0/b_reg[13]_i_1_n_0
    SLICE_X30Y38         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    15.876 r  Video_Generator0/b_reg[32]_i_1/O[3]
                         net (fo=1, routed)           0.000    15.876    Video_Generator0/b0[32]
    SLICE_X30Y38         FDRE                                         r  Video_Generator0/b_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.734    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.825 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         1.503     5.328    Video_Generator0/clk_out1
    SLICE_X30Y38         FDRE                                         r  Video_Generator0/b_reg[32]/C
                         clock pessimism              0.570     5.898    
                         clock uncertainty           -0.113     5.786    
    SLICE_X30Y38         FDRE (Setup_fdre_C_D)        0.109     5.895    Video_Generator0/b_reg[32]
  -------------------------------------------------------------------
                         required time                          5.895    
                         arrival time                         -15.876    
  -------------------------------------------------------------------
                         slack                                 -9.982    

Slack (VIOLATED) :        -9.908ns  (required time - arrival time)
  Source:                 Video_Generator0/num3_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            Video_Generator0/c_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.541ns  (logic 7.274ns (43.976%)  route 9.267ns (56.024%))
  Logic Levels:           28  (CARRY4=18 LUT3=4 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 5.309 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.804ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         1.615    -0.804    Video_Generator0/clk_out1
    SLICE_X25Y16         FDRE                                         r  Video_Generator0/num3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y16         FDRE (Prop_fdre_C_Q)         0.456    -0.348 r  Video_Generator0/num3_reg[3]/Q
                         net (fo=25, routed)          1.064     0.716    Video_Generator0/num3_reg[3]
    SLICE_X23Y19         LUT3 (Prop_lut3_I0_O)        0.124     0.840 r  Video_Generator0/c[1]_i_162/O
                         net (fo=1, routed)           0.472     1.312    Video_Generator0/c[1]_i_162_n_0
    SLICE_X23Y21         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     1.710 r  Video_Generator0/c_reg[1]_i_115/CO[3]
                         net (fo=1, routed)           0.000     1.710    Video_Generator0/c_reg[1]_i_115_n_0
    SLICE_X23Y22         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.949 r  Video_Generator0/c_reg[1]_i_79/O[2]
                         net (fo=3, routed)           1.007     2.957    Video_Generator0_n_320
    SLICE_X25Y16         LUT3 (Prop_lut3_I2_O)        0.302     3.259 r  c[1]_i_110/O
                         net (fo=2, routed)           0.694     3.952    Video_Generator0/c_reg[1]_i_28_4
    SLICE_X25Y16         LUT5 (Prop_lut5_I0_O)        0.124     4.076 r  Video_Generator0/c[1]_i_66/O
                         net (fo=2, routed)           0.499     4.576    Video_Generator0/c[1]_i_66_n_0
    SLICE_X24Y16         LUT6 (Prop_lut6_I0_O)        0.124     4.700 r  Video_Generator0/c[1]_i_70/O
                         net (fo=1, routed)           0.000     4.700    Video_Generator0/c[1]_i_70_n_0
    SLICE_X24Y16         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     5.080 r  Video_Generator0/c_reg[1]_i_28/CO[3]
                         net (fo=1, routed)           0.000     5.080    Video_Generator0/c_reg[1]_i_28_n_0
    SLICE_X24Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.197 r  Video_Generator0/c_reg[1]_i_12/CO[3]
                         net (fo=1, routed)           0.000     5.197    Video_Generator0/c_reg[1]_i_12_n_0
    SLICE_X24Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.314 r  Video_Generator0/c_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.314    Video_Generator0/c_reg[1]_i_3_n_0
    SLICE_X24Y19         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.629 r  Video_Generator0/c_reg[1]_i_2/O[3]
                         net (fo=15, routed)          0.851     6.480    Video_Generator0_n_345
    SLICE_X27Y18         LUT3 (Prop_lut3_I2_O)        0.307     6.787 r  c[2]_i_204/O
                         net (fo=1, routed)           0.464     7.251    c[2]_i_204_n_0
    SLICE_X25Y19         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.758 r  c_reg[2]_i_183/CO[3]
                         net (fo=1, routed)           0.000     7.758    c_reg[2]_i_183_n_0
    SLICE_X25Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.872 r  c_reg[2]_i_160/CO[3]
                         net (fo=1, routed)           0.000     7.872    c_reg[2]_i_160_n_0
    SLICE_X25Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.986 r  c_reg[2]_i_135/CO[3]
                         net (fo=1, routed)           0.000     7.986    c_reg[2]_i_135_n_0
    SLICE_X25Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.100 r  c_reg[2]_i_112/CO[3]
                         net (fo=1, routed)           0.000     8.100    c_reg[2]_i_112_n_0
    SLICE_X25Y23         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.371 r  c_reg[2]_i_111/CO[0]
                         net (fo=4, routed)           0.576     8.947    c_reg[2]_i_111_n_3
    SLICE_X27Y21         LUT3 (Prop_lut3_I0_O)        0.373     9.320 f  c[2]_i_113/O
                         net (fo=2, routed)           0.654     9.974    c[2]_i_113_n_0
    SLICE_X22Y20         LUT5 (Prop_lut5_I3_O)        0.124    10.098 r  c[2]_i_54/O
                         net (fo=2, routed)           0.498    10.595    c[2]_i_54_n_0
    SLICE_X22Y18         LUT6 (Prop_lut6_I0_O)        0.124    10.719 r  c[2]_i_58/O
                         net (fo=1, routed)           0.000    10.719    c[2]_i_58_n_0
    SLICE_X22Y18         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    11.099 r  c_reg[2]_i_23/CO[3]
                         net (fo=1, routed)           0.000    11.099    c_reg[2]_i_23_n_0
    SLICE_X22Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.422 r  c_reg[2]_i_4/O[1]
                         net (fo=3, routed)           1.124    12.547    Video_Generator0/c_reg[0]_0[1]
    SLICE_X22Y29         LUT4 (Prop_lut4_I1_O)        0.306    12.853 r  Video_Generator0/c[2]_i_20/O
                         net (fo=1, routed)           0.000    12.853    Video_Generator0/c[2]_i_20_n_0
    SLICE_X22Y29         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    13.233 r  Video_Generator0/c_reg[2]_i_3/CO[3]
                         net (fo=27, routed)          1.354    14.587    Video_Generator0/c_reg[2]_i_3_n_0
    SLICE_X21Y23         LUT5 (Prop_lut5_I3_O)        0.124    14.711 r  Video_Generator0/c[6]_i_6/O
                         net (fo=1, routed)           0.000    14.711    Video_Generator0/c[6]_i_6_n_0
    SLICE_X21Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.261 r  Video_Generator0/c_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.261    Video_Generator0/c_reg[6]_i_1_n_0
    SLICE_X21Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.375 r  Video_Generator0/c_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.009    15.384    Video_Generator0/c_reg[10]_i_1_n_0
    SLICE_X21Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.498 r  Video_Generator0/c_reg[14]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.498    Video_Generator0/c_reg[14]_i_1_n_0
    SLICE_X21Y26         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.737 r  Video_Generator0/c_reg[32]_i_1/O[2]
                         net (fo=1, routed)           0.000    15.737    Video_Generator0/c0[32]
    SLICE_X21Y26         FDRE                                         r  Video_Generator0/c_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.734    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.825 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         1.484     5.309    Video_Generator0/clk_out1
    SLICE_X21Y26         FDRE                                         r  Video_Generator0/c_reg[32]/C
                         clock pessimism              0.570     5.879    
                         clock uncertainty           -0.113     5.767    
    SLICE_X21Y26         FDRE (Setup_fdre_C_D)        0.062     5.829    Video_Generator0/c_reg[32]
  -------------------------------------------------------------------
                         required time                          5.829    
                         arrival time                         -15.737    
  -------------------------------------------------------------------
                         slack                                 -9.908    

Slack (VIOLATED) :        -9.906ns  (required time - arrival time)
  Source:                 Video_Generator0/num2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            Video_Generator0/b_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.532ns  (logic 7.152ns (43.261%)  route 9.380ns (56.739%))
  Logic Levels:           25  (CARRY4=16 LUT3=4 LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.406ns = ( 5.328 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         1.687    -0.732    Video_Generator0/clk_out1
    SLICE_X36Y28         FDRE                                         r  Video_Generator0/num2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y28         FDRE (Prop_fdre_C_Q)         0.456    -0.276 r  Video_Generator0/num2_reg[7]/Q
                         net (fo=29, routed)          1.025     0.749    Video_Generator0/num2_reg[7]
    SLICE_X37Y25         LUT3 (Prop_lut3_I0_O)        0.124     0.873 r  Video_Generator0/b[1]_i_341/O
                         net (fo=1, routed)           0.465     1.338    Video_Generator0/b[1]_i_341_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     1.888 r  Video_Generator0/b_reg[1]_i_285/CO[3]
                         net (fo=1, routed)           0.000     1.888    Video_Generator0/b_reg[1]_i_285_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.005 r  Video_Generator0/b_reg[1]_i_224/CO[3]
                         net (fo=1, routed)           0.000     2.005    Video_Generator0/b_reg[1]_i_224_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.122 r  Video_Generator0/b_reg[1]_i_160/CO[3]
                         net (fo=1, routed)           0.000     2.122    Video_Generator0/b_reg[1]_i_160_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.361 r  Video_Generator0/b_reg[1]_i_82/O[2]
                         net (fo=3, routed)           0.935     3.296    Video_Generator0_n_153
    SLICE_X32Y28         LUT3 (Prop_lut3_I1_O)        0.301     3.597 r  b[1]_i_85/O
                         net (fo=2, routed)           0.679     4.276    Video_Generator0/b_reg[1]_i_6_0
    SLICE_X32Y28         LUT5 (Prop_lut5_I0_O)        0.124     4.400 r  Video_Generator0/b[1]_i_37/O
                         net (fo=2, routed)           0.604     5.005    Video_Generator0/b[1]_i_37_n_0
    SLICE_X33Y30         LUT6 (Prop_lut6_I0_O)        0.124     5.129 r  Video_Generator0/b[1]_i_41/O
                         net (fo=1, routed)           0.000     5.129    Video_Generator0/b[1]_i_41_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.661 r  Video_Generator0/b_reg[1]_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.661    Video_Generator0/b_reg[1]_i_6_n_0
    SLICE_X33Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.775 r  Video_Generator0/b_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.775    Video_Generator0/b_reg[1]_i_2_n_0
    SLICE_X33Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.889 r  Video_Generator0/b_reg[5]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.889    Video_Generator0/b_reg[5]_i_8_n_0
    SLICE_X33Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.003 r  Video_Generator0/b_reg[9]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.003    Video_Generator0/b_reg[9]_i_8_n_0
    SLICE_X33Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.337 r  Video_Generator0/b_reg[13]_i_10/O[1]
                         net (fo=22, routed)          1.033     7.370    Video_Generator0_n_244
    SLICE_X33Y38         LUT3 (Prop_lut3_I2_O)        0.303     7.673 r  b[1]_i_267/O
                         net (fo=1, routed)           0.775     8.448    b[1]_i_267_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     8.833 r  b_reg[1]_i_204/CO[3]
                         net (fo=1, routed)           0.000     8.833    b_reg[1]_i_204_n_0
    SLICE_X32Y35         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.072 r  b_reg[1]_i_145/O[2]
                         net (fo=3, routed)           0.677     9.749    b_reg[1]_i_145_n_5
    SLICE_X35Y36         LUT3 (Prop_lut3_I1_O)        0.302    10.051 r  b[1]_i_148/O
                         net (fo=2, routed)           0.505    10.556    b[1]_i_148_n_0
    SLICE_X32Y37         LUT5 (Prop_lut5_I4_O)        0.124    10.680 r  b[1]_i_66/O
                         net (fo=2, routed)           0.707    11.386    b[1]_i_66_n_0
    SLICE_X31Y35         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.912 r  b_reg[1]_i_24/CO[3]
                         net (fo=1, routed)           0.000    11.912    b_reg[1]_i_24_n_0
    SLICE_X31Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.246 r  b_reg[1]_i_4/O[1]
                         net (fo=3, routed)           0.862    13.108    Video_Generator0/b_reg[0]_0[1]
    SLICE_X30Y34         LUT4 (Prop_lut4_I1_O)        0.303    13.411 r  Video_Generator0/b[1]_i_21/O
                         net (fo=1, routed)           0.000    13.411    Video_Generator0/b[1]_i_21_n_0
    SLICE_X30Y34         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    13.791 r  Video_Generator0/b_reg[1]_i_3/CO[3]
                         net (fo=28, routed)          1.113    14.904    Video_Generator0/b_reg[1]_i_3_n_0
    SLICE_X30Y37         LUT5 (Prop_lut5_I3_O)        0.124    15.028 r  Video_Generator0/b[13]_i_8/O
                         net (fo=1, routed)           0.000    15.028    Video_Generator0/b[13]_i_8_n_0
    SLICE_X30Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.561 r  Video_Generator0/b_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.561    Video_Generator0/b_reg[13]_i_1_n_0
    SLICE_X30Y38         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.800 r  Video_Generator0/b_reg[32]_i_1/O[2]
                         net (fo=1, routed)           0.000    15.800    Video_Generator0/b0[16]
    SLICE_X30Y38         FDRE                                         r  Video_Generator0/b_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.734    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.825 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         1.503     5.328    Video_Generator0/clk_out1
    SLICE_X30Y38         FDRE                                         r  Video_Generator0/b_reg[16]/C
                         clock pessimism              0.570     5.898    
                         clock uncertainty           -0.113     5.786    
    SLICE_X30Y38         FDRE (Setup_fdre_C_D)        0.109     5.895    Video_Generator0/b_reg[16]
  -------------------------------------------------------------------
                         required time                          5.895    
                         arrival time                         -15.800    
  -------------------------------------------------------------------
                         slack                                 -9.906    

Slack (VIOLATED) :        -9.892ns  (required time - arrival time)
  Source:                 Video_Generator0/num3_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            Video_Generator0/c_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.525ns  (logic 7.258ns (43.922%)  route 9.267ns (56.078%))
  Logic Levels:           28  (CARRY4=18 LUT3=4 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 5.309 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.804ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         1.615    -0.804    Video_Generator0/clk_out1
    SLICE_X25Y16         FDRE                                         r  Video_Generator0/num3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y16         FDRE (Prop_fdre_C_Q)         0.456    -0.348 r  Video_Generator0/num3_reg[3]/Q
                         net (fo=25, routed)          1.064     0.716    Video_Generator0/num3_reg[3]
    SLICE_X23Y19         LUT3 (Prop_lut3_I0_O)        0.124     0.840 r  Video_Generator0/c[1]_i_162/O
                         net (fo=1, routed)           0.472     1.312    Video_Generator0/c[1]_i_162_n_0
    SLICE_X23Y21         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     1.710 r  Video_Generator0/c_reg[1]_i_115/CO[3]
                         net (fo=1, routed)           0.000     1.710    Video_Generator0/c_reg[1]_i_115_n_0
    SLICE_X23Y22         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.949 r  Video_Generator0/c_reg[1]_i_79/O[2]
                         net (fo=3, routed)           1.007     2.957    Video_Generator0_n_320
    SLICE_X25Y16         LUT3 (Prop_lut3_I2_O)        0.302     3.259 r  c[1]_i_110/O
                         net (fo=2, routed)           0.694     3.952    Video_Generator0/c_reg[1]_i_28_4
    SLICE_X25Y16         LUT5 (Prop_lut5_I0_O)        0.124     4.076 r  Video_Generator0/c[1]_i_66/O
                         net (fo=2, routed)           0.499     4.576    Video_Generator0/c[1]_i_66_n_0
    SLICE_X24Y16         LUT6 (Prop_lut6_I0_O)        0.124     4.700 r  Video_Generator0/c[1]_i_70/O
                         net (fo=1, routed)           0.000     4.700    Video_Generator0/c[1]_i_70_n_0
    SLICE_X24Y16         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     5.080 r  Video_Generator0/c_reg[1]_i_28/CO[3]
                         net (fo=1, routed)           0.000     5.080    Video_Generator0/c_reg[1]_i_28_n_0
    SLICE_X24Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.197 r  Video_Generator0/c_reg[1]_i_12/CO[3]
                         net (fo=1, routed)           0.000     5.197    Video_Generator0/c_reg[1]_i_12_n_0
    SLICE_X24Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.314 r  Video_Generator0/c_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.314    Video_Generator0/c_reg[1]_i_3_n_0
    SLICE_X24Y19         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.629 r  Video_Generator0/c_reg[1]_i_2/O[3]
                         net (fo=15, routed)          0.851     6.480    Video_Generator0_n_345
    SLICE_X27Y18         LUT3 (Prop_lut3_I2_O)        0.307     6.787 r  c[2]_i_204/O
                         net (fo=1, routed)           0.464     7.251    c[2]_i_204_n_0
    SLICE_X25Y19         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.758 r  c_reg[2]_i_183/CO[3]
                         net (fo=1, routed)           0.000     7.758    c_reg[2]_i_183_n_0
    SLICE_X25Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.872 r  c_reg[2]_i_160/CO[3]
                         net (fo=1, routed)           0.000     7.872    c_reg[2]_i_160_n_0
    SLICE_X25Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.986 r  c_reg[2]_i_135/CO[3]
                         net (fo=1, routed)           0.000     7.986    c_reg[2]_i_135_n_0
    SLICE_X25Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.100 r  c_reg[2]_i_112/CO[3]
                         net (fo=1, routed)           0.000     8.100    c_reg[2]_i_112_n_0
    SLICE_X25Y23         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.371 r  c_reg[2]_i_111/CO[0]
                         net (fo=4, routed)           0.576     8.947    c_reg[2]_i_111_n_3
    SLICE_X27Y21         LUT3 (Prop_lut3_I0_O)        0.373     9.320 f  c[2]_i_113/O
                         net (fo=2, routed)           0.654     9.974    c[2]_i_113_n_0
    SLICE_X22Y20         LUT5 (Prop_lut5_I3_O)        0.124    10.098 r  c[2]_i_54/O
                         net (fo=2, routed)           0.498    10.595    c[2]_i_54_n_0
    SLICE_X22Y18         LUT6 (Prop_lut6_I0_O)        0.124    10.719 r  c[2]_i_58/O
                         net (fo=1, routed)           0.000    10.719    c[2]_i_58_n_0
    SLICE_X22Y18         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    11.099 r  c_reg[2]_i_23/CO[3]
                         net (fo=1, routed)           0.000    11.099    c_reg[2]_i_23_n_0
    SLICE_X22Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.422 r  c_reg[2]_i_4/O[1]
                         net (fo=3, routed)           1.124    12.547    Video_Generator0/c_reg[0]_0[1]
    SLICE_X22Y29         LUT4 (Prop_lut4_I1_O)        0.306    12.853 r  Video_Generator0/c[2]_i_20/O
                         net (fo=1, routed)           0.000    12.853    Video_Generator0/c[2]_i_20_n_0
    SLICE_X22Y29         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    13.233 r  Video_Generator0/c_reg[2]_i_3/CO[3]
                         net (fo=27, routed)          1.354    14.587    Video_Generator0/c_reg[2]_i_3_n_0
    SLICE_X21Y23         LUT5 (Prop_lut5_I3_O)        0.124    14.711 r  Video_Generator0/c[6]_i_6/O
                         net (fo=1, routed)           0.000    14.711    Video_Generator0/c[6]_i_6_n_0
    SLICE_X21Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.261 r  Video_Generator0/c_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.261    Video_Generator0/c_reg[6]_i_1_n_0
    SLICE_X21Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.375 r  Video_Generator0/c_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.009    15.384    Video_Generator0/c_reg[10]_i_1_n_0
    SLICE_X21Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.498 r  Video_Generator0/c_reg[14]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.498    Video_Generator0/c_reg[14]_i_1_n_0
    SLICE_X21Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    15.721 r  Video_Generator0/c_reg[32]_i_1/O[0]
                         net (fo=1, routed)           0.000    15.721    Video_Generator0/c0[15]
    SLICE_X21Y26         FDRE                                         r  Video_Generator0/c_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.734    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.825 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         1.484     5.309    Video_Generator0/clk_out1
    SLICE_X21Y26         FDRE                                         r  Video_Generator0/c_reg[15]/C
                         clock pessimism              0.570     5.879    
                         clock uncertainty           -0.113     5.767    
    SLICE_X21Y26         FDRE (Setup_fdre_C_D)        0.062     5.829    Video_Generator0/c_reg[15]
  -------------------------------------------------------------------
                         required time                          5.829    
                         arrival time                         -15.721    
  -------------------------------------------------------------------
                         slack                                 -9.892    

Slack (VIOLATED) :        -9.891ns  (required time - arrival time)
  Source:                 Video_Generator0/num3_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            Video_Generator0/c_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.522ns  (logic 7.255ns (43.911%)  route 9.267ns (56.089%))
  Logic Levels:           27  (CARRY4=17 LUT3=4 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 5.307 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.804ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         1.615    -0.804    Video_Generator0/clk_out1
    SLICE_X25Y16         FDRE                                         r  Video_Generator0/num3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y16         FDRE (Prop_fdre_C_Q)         0.456    -0.348 r  Video_Generator0/num3_reg[3]/Q
                         net (fo=25, routed)          1.064     0.716    Video_Generator0/num3_reg[3]
    SLICE_X23Y19         LUT3 (Prop_lut3_I0_O)        0.124     0.840 r  Video_Generator0/c[1]_i_162/O
                         net (fo=1, routed)           0.472     1.312    Video_Generator0/c[1]_i_162_n_0
    SLICE_X23Y21         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     1.710 r  Video_Generator0/c_reg[1]_i_115/CO[3]
                         net (fo=1, routed)           0.000     1.710    Video_Generator0/c_reg[1]_i_115_n_0
    SLICE_X23Y22         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.949 r  Video_Generator0/c_reg[1]_i_79/O[2]
                         net (fo=3, routed)           1.007     2.957    Video_Generator0_n_320
    SLICE_X25Y16         LUT3 (Prop_lut3_I2_O)        0.302     3.259 r  c[1]_i_110/O
                         net (fo=2, routed)           0.694     3.952    Video_Generator0/c_reg[1]_i_28_4
    SLICE_X25Y16         LUT5 (Prop_lut5_I0_O)        0.124     4.076 r  Video_Generator0/c[1]_i_66/O
                         net (fo=2, routed)           0.499     4.576    Video_Generator0/c[1]_i_66_n_0
    SLICE_X24Y16         LUT6 (Prop_lut6_I0_O)        0.124     4.700 r  Video_Generator0/c[1]_i_70/O
                         net (fo=1, routed)           0.000     4.700    Video_Generator0/c[1]_i_70_n_0
    SLICE_X24Y16         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     5.080 r  Video_Generator0/c_reg[1]_i_28/CO[3]
                         net (fo=1, routed)           0.000     5.080    Video_Generator0/c_reg[1]_i_28_n_0
    SLICE_X24Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.197 r  Video_Generator0/c_reg[1]_i_12/CO[3]
                         net (fo=1, routed)           0.000     5.197    Video_Generator0/c_reg[1]_i_12_n_0
    SLICE_X24Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.314 r  Video_Generator0/c_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.314    Video_Generator0/c_reg[1]_i_3_n_0
    SLICE_X24Y19         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.629 r  Video_Generator0/c_reg[1]_i_2/O[3]
                         net (fo=15, routed)          0.851     6.480    Video_Generator0_n_345
    SLICE_X27Y18         LUT3 (Prop_lut3_I2_O)        0.307     6.787 r  c[2]_i_204/O
                         net (fo=1, routed)           0.464     7.251    c[2]_i_204_n_0
    SLICE_X25Y19         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.758 r  c_reg[2]_i_183/CO[3]
                         net (fo=1, routed)           0.000     7.758    c_reg[2]_i_183_n_0
    SLICE_X25Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.872 r  c_reg[2]_i_160/CO[3]
                         net (fo=1, routed)           0.000     7.872    c_reg[2]_i_160_n_0
    SLICE_X25Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.986 r  c_reg[2]_i_135/CO[3]
                         net (fo=1, routed)           0.000     7.986    c_reg[2]_i_135_n_0
    SLICE_X25Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.100 r  c_reg[2]_i_112/CO[3]
                         net (fo=1, routed)           0.000     8.100    c_reg[2]_i_112_n_0
    SLICE_X25Y23         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.371 r  c_reg[2]_i_111/CO[0]
                         net (fo=4, routed)           0.576     8.947    c_reg[2]_i_111_n_3
    SLICE_X27Y21         LUT3 (Prop_lut3_I0_O)        0.373     9.320 f  c[2]_i_113/O
                         net (fo=2, routed)           0.654     9.974    c[2]_i_113_n_0
    SLICE_X22Y20         LUT5 (Prop_lut5_I3_O)        0.124    10.098 r  c[2]_i_54/O
                         net (fo=2, routed)           0.498    10.595    c[2]_i_54_n_0
    SLICE_X22Y18         LUT6 (Prop_lut6_I0_O)        0.124    10.719 r  c[2]_i_58/O
                         net (fo=1, routed)           0.000    10.719    c[2]_i_58_n_0
    SLICE_X22Y18         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    11.099 r  c_reg[2]_i_23/CO[3]
                         net (fo=1, routed)           0.000    11.099    c_reg[2]_i_23_n_0
    SLICE_X22Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.422 r  c_reg[2]_i_4/O[1]
                         net (fo=3, routed)           1.124    12.547    Video_Generator0/c_reg[0]_0[1]
    SLICE_X22Y29         LUT4 (Prop_lut4_I1_O)        0.306    12.853 r  Video_Generator0/c[2]_i_20/O
                         net (fo=1, routed)           0.000    12.853    Video_Generator0/c[2]_i_20_n_0
    SLICE_X22Y29         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    13.233 r  Video_Generator0/c_reg[2]_i_3/CO[3]
                         net (fo=27, routed)          1.354    14.587    Video_Generator0/c_reg[2]_i_3_n_0
    SLICE_X21Y23         LUT5 (Prop_lut5_I3_O)        0.124    14.711 r  Video_Generator0/c[6]_i_6/O
                         net (fo=1, routed)           0.000    14.711    Video_Generator0/c[6]_i_6_n_0
    SLICE_X21Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.261 r  Video_Generator0/c_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.261    Video_Generator0/c_reg[6]_i_1_n_0
    SLICE_X21Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.375 r  Video_Generator0/c_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.009    15.384    Video_Generator0/c_reg[10]_i_1_n_0
    SLICE_X21Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.718 r  Video_Generator0/c_reg[14]_i_1/O[1]
                         net (fo=1, routed)           0.000    15.718    Video_Generator0/c0[12]
    SLICE_X21Y25         FDRE                                         r  Video_Generator0/c_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.734    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.825 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         1.482     5.307    Video_Generator0/clk_out1
    SLICE_X21Y25         FDRE                                         r  Video_Generator0/c_reg[12]/C
                         clock pessimism              0.570     5.877    
                         clock uncertainty           -0.113     5.765    
    SLICE_X21Y25         FDRE (Setup_fdre_C_D)        0.062     5.827    Video_Generator0/c_reg[12]
  -------------------------------------------------------------------
                         required time                          5.827    
                         arrival time                         -15.718    
  -------------------------------------------------------------------
                         slack                                 -9.891    

Slack (VIOLATED) :        -9.886ns  (required time - arrival time)
  Source:                 Video_Generator0/num2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            Video_Generator0/b_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.512ns  (logic 7.132ns (43.192%)  route 9.380ns (56.808%))
  Logic Levels:           25  (CARRY4=16 LUT3=4 LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.406ns = ( 5.328 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         1.687    -0.732    Video_Generator0/clk_out1
    SLICE_X36Y28         FDRE                                         r  Video_Generator0/num2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y28         FDRE (Prop_fdre_C_Q)         0.456    -0.276 r  Video_Generator0/num2_reg[7]/Q
                         net (fo=29, routed)          1.025     0.749    Video_Generator0/num2_reg[7]
    SLICE_X37Y25         LUT3 (Prop_lut3_I0_O)        0.124     0.873 r  Video_Generator0/b[1]_i_341/O
                         net (fo=1, routed)           0.465     1.338    Video_Generator0/b[1]_i_341_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     1.888 r  Video_Generator0/b_reg[1]_i_285/CO[3]
                         net (fo=1, routed)           0.000     1.888    Video_Generator0/b_reg[1]_i_285_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.005 r  Video_Generator0/b_reg[1]_i_224/CO[3]
                         net (fo=1, routed)           0.000     2.005    Video_Generator0/b_reg[1]_i_224_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.122 r  Video_Generator0/b_reg[1]_i_160/CO[3]
                         net (fo=1, routed)           0.000     2.122    Video_Generator0/b_reg[1]_i_160_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.361 r  Video_Generator0/b_reg[1]_i_82/O[2]
                         net (fo=3, routed)           0.935     3.296    Video_Generator0_n_153
    SLICE_X32Y28         LUT3 (Prop_lut3_I1_O)        0.301     3.597 r  b[1]_i_85/O
                         net (fo=2, routed)           0.679     4.276    Video_Generator0/b_reg[1]_i_6_0
    SLICE_X32Y28         LUT5 (Prop_lut5_I0_O)        0.124     4.400 r  Video_Generator0/b[1]_i_37/O
                         net (fo=2, routed)           0.604     5.005    Video_Generator0/b[1]_i_37_n_0
    SLICE_X33Y30         LUT6 (Prop_lut6_I0_O)        0.124     5.129 r  Video_Generator0/b[1]_i_41/O
                         net (fo=1, routed)           0.000     5.129    Video_Generator0/b[1]_i_41_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.661 r  Video_Generator0/b_reg[1]_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.661    Video_Generator0/b_reg[1]_i_6_n_0
    SLICE_X33Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.775 r  Video_Generator0/b_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.775    Video_Generator0/b_reg[1]_i_2_n_0
    SLICE_X33Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.889 r  Video_Generator0/b_reg[5]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.889    Video_Generator0/b_reg[5]_i_8_n_0
    SLICE_X33Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.003 r  Video_Generator0/b_reg[9]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.003    Video_Generator0/b_reg[9]_i_8_n_0
    SLICE_X33Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.337 r  Video_Generator0/b_reg[13]_i_10/O[1]
                         net (fo=22, routed)          1.033     7.370    Video_Generator0_n_244
    SLICE_X33Y38         LUT3 (Prop_lut3_I2_O)        0.303     7.673 r  b[1]_i_267/O
                         net (fo=1, routed)           0.775     8.448    b[1]_i_267_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     8.833 r  b_reg[1]_i_204/CO[3]
                         net (fo=1, routed)           0.000     8.833    b_reg[1]_i_204_n_0
    SLICE_X32Y35         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.072 r  b_reg[1]_i_145/O[2]
                         net (fo=3, routed)           0.677     9.749    b_reg[1]_i_145_n_5
    SLICE_X35Y36         LUT3 (Prop_lut3_I1_O)        0.302    10.051 r  b[1]_i_148/O
                         net (fo=2, routed)           0.505    10.556    b[1]_i_148_n_0
    SLICE_X32Y37         LUT5 (Prop_lut5_I4_O)        0.124    10.680 r  b[1]_i_66/O
                         net (fo=2, routed)           0.707    11.386    b[1]_i_66_n_0
    SLICE_X31Y35         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.912 r  b_reg[1]_i_24/CO[3]
                         net (fo=1, routed)           0.000    11.912    b_reg[1]_i_24_n_0
    SLICE_X31Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.246 r  b_reg[1]_i_4/O[1]
                         net (fo=3, routed)           0.862    13.108    Video_Generator0/b_reg[0]_0[1]
    SLICE_X30Y34         LUT4 (Prop_lut4_I1_O)        0.303    13.411 r  Video_Generator0/b[1]_i_21/O
                         net (fo=1, routed)           0.000    13.411    Video_Generator0/b[1]_i_21_n_0
    SLICE_X30Y34         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    13.791 r  Video_Generator0/b_reg[1]_i_3/CO[3]
                         net (fo=28, routed)          1.113    14.904    Video_Generator0/b_reg[1]_i_3_n_0
    SLICE_X30Y37         LUT5 (Prop_lut5_I3_O)        0.124    15.028 r  Video_Generator0/b[13]_i_8/O
                         net (fo=1, routed)           0.000    15.028    Video_Generator0/b[13]_i_8_n_0
    SLICE_X30Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.561 r  Video_Generator0/b_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.561    Video_Generator0/b_reg[13]_i_1_n_0
    SLICE_X30Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.780 r  Video_Generator0/b_reg[32]_i_1/O[0]
                         net (fo=1, routed)           0.000    15.780    Video_Generator0/b0[14]
    SLICE_X30Y38         FDRE                                         r  Video_Generator0/b_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.734    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.825 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         1.503     5.328    Video_Generator0/clk_out1
    SLICE_X30Y38         FDRE                                         r  Video_Generator0/b_reg[14]/C
                         clock pessimism              0.570     5.898    
                         clock uncertainty           -0.113     5.786    
    SLICE_X30Y38         FDRE (Setup_fdre_C_D)        0.109     5.895    Video_Generator0/b_reg[14]
  -------------------------------------------------------------------
                         required time                          5.895    
                         arrival time                         -15.780    
  -------------------------------------------------------------------
                         slack                                 -9.886    

Slack (VIOLATED) :        -9.870ns  (required time - arrival time)
  Source:                 Video_Generator0/num3_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            Video_Generator0/c_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.501ns  (logic 7.234ns (43.840%)  route 9.267ns (56.160%))
  Logic Levels:           27  (CARRY4=17 LUT3=4 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 5.307 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.804ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         1.615    -0.804    Video_Generator0/clk_out1
    SLICE_X25Y16         FDRE                                         r  Video_Generator0/num3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y16         FDRE (Prop_fdre_C_Q)         0.456    -0.348 r  Video_Generator0/num3_reg[3]/Q
                         net (fo=25, routed)          1.064     0.716    Video_Generator0/num3_reg[3]
    SLICE_X23Y19         LUT3 (Prop_lut3_I0_O)        0.124     0.840 r  Video_Generator0/c[1]_i_162/O
                         net (fo=1, routed)           0.472     1.312    Video_Generator0/c[1]_i_162_n_0
    SLICE_X23Y21         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     1.710 r  Video_Generator0/c_reg[1]_i_115/CO[3]
                         net (fo=1, routed)           0.000     1.710    Video_Generator0/c_reg[1]_i_115_n_0
    SLICE_X23Y22         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.949 r  Video_Generator0/c_reg[1]_i_79/O[2]
                         net (fo=3, routed)           1.007     2.957    Video_Generator0_n_320
    SLICE_X25Y16         LUT3 (Prop_lut3_I2_O)        0.302     3.259 r  c[1]_i_110/O
                         net (fo=2, routed)           0.694     3.952    Video_Generator0/c_reg[1]_i_28_4
    SLICE_X25Y16         LUT5 (Prop_lut5_I0_O)        0.124     4.076 r  Video_Generator0/c[1]_i_66/O
                         net (fo=2, routed)           0.499     4.576    Video_Generator0/c[1]_i_66_n_0
    SLICE_X24Y16         LUT6 (Prop_lut6_I0_O)        0.124     4.700 r  Video_Generator0/c[1]_i_70/O
                         net (fo=1, routed)           0.000     4.700    Video_Generator0/c[1]_i_70_n_0
    SLICE_X24Y16         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     5.080 r  Video_Generator0/c_reg[1]_i_28/CO[3]
                         net (fo=1, routed)           0.000     5.080    Video_Generator0/c_reg[1]_i_28_n_0
    SLICE_X24Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.197 r  Video_Generator0/c_reg[1]_i_12/CO[3]
                         net (fo=1, routed)           0.000     5.197    Video_Generator0/c_reg[1]_i_12_n_0
    SLICE_X24Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.314 r  Video_Generator0/c_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.314    Video_Generator0/c_reg[1]_i_3_n_0
    SLICE_X24Y19         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.629 r  Video_Generator0/c_reg[1]_i_2/O[3]
                         net (fo=15, routed)          0.851     6.480    Video_Generator0_n_345
    SLICE_X27Y18         LUT3 (Prop_lut3_I2_O)        0.307     6.787 r  c[2]_i_204/O
                         net (fo=1, routed)           0.464     7.251    c[2]_i_204_n_0
    SLICE_X25Y19         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.758 r  c_reg[2]_i_183/CO[3]
                         net (fo=1, routed)           0.000     7.758    c_reg[2]_i_183_n_0
    SLICE_X25Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.872 r  c_reg[2]_i_160/CO[3]
                         net (fo=1, routed)           0.000     7.872    c_reg[2]_i_160_n_0
    SLICE_X25Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.986 r  c_reg[2]_i_135/CO[3]
                         net (fo=1, routed)           0.000     7.986    c_reg[2]_i_135_n_0
    SLICE_X25Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.100 r  c_reg[2]_i_112/CO[3]
                         net (fo=1, routed)           0.000     8.100    c_reg[2]_i_112_n_0
    SLICE_X25Y23         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.371 r  c_reg[2]_i_111/CO[0]
                         net (fo=4, routed)           0.576     8.947    c_reg[2]_i_111_n_3
    SLICE_X27Y21         LUT3 (Prop_lut3_I0_O)        0.373     9.320 f  c[2]_i_113/O
                         net (fo=2, routed)           0.654     9.974    c[2]_i_113_n_0
    SLICE_X22Y20         LUT5 (Prop_lut5_I3_O)        0.124    10.098 r  c[2]_i_54/O
                         net (fo=2, routed)           0.498    10.595    c[2]_i_54_n_0
    SLICE_X22Y18         LUT6 (Prop_lut6_I0_O)        0.124    10.719 r  c[2]_i_58/O
                         net (fo=1, routed)           0.000    10.719    c[2]_i_58_n_0
    SLICE_X22Y18         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    11.099 r  c_reg[2]_i_23/CO[3]
                         net (fo=1, routed)           0.000    11.099    c_reg[2]_i_23_n_0
    SLICE_X22Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.422 r  c_reg[2]_i_4/O[1]
                         net (fo=3, routed)           1.124    12.547    Video_Generator0/c_reg[0]_0[1]
    SLICE_X22Y29         LUT4 (Prop_lut4_I1_O)        0.306    12.853 r  Video_Generator0/c[2]_i_20/O
                         net (fo=1, routed)           0.000    12.853    Video_Generator0/c[2]_i_20_n_0
    SLICE_X22Y29         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    13.233 r  Video_Generator0/c_reg[2]_i_3/CO[3]
                         net (fo=27, routed)          1.354    14.587    Video_Generator0/c_reg[2]_i_3_n_0
    SLICE_X21Y23         LUT5 (Prop_lut5_I3_O)        0.124    14.711 r  Video_Generator0/c[6]_i_6/O
                         net (fo=1, routed)           0.000    14.711    Video_Generator0/c[6]_i_6_n_0
    SLICE_X21Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.261 r  Video_Generator0/c_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.261    Video_Generator0/c_reg[6]_i_1_n_0
    SLICE_X21Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.375 r  Video_Generator0/c_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.009    15.384    Video_Generator0/c_reg[10]_i_1_n_0
    SLICE_X21Y25         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.697 r  Video_Generator0/c_reg[14]_i_1/O[3]
                         net (fo=1, routed)           0.000    15.697    Video_Generator0/c0[14]
    SLICE_X21Y25         FDRE                                         r  Video_Generator0/c_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.734    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.825 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         1.482     5.307    Video_Generator0/clk_out1
    SLICE_X21Y25         FDRE                                         r  Video_Generator0/c_reg[14]/C
                         clock pessimism              0.570     5.877    
                         clock uncertainty           -0.113     5.765    
    SLICE_X21Y25         FDRE (Setup_fdre_C_D)        0.062     5.827    Video_Generator0/c_reg[14]
  -------------------------------------------------------------------
                         required time                          5.827    
                         arrival time                         -15.697    
  -------------------------------------------------------------------
                         slack                                 -9.870    

Slack (VIOLATED) :        -9.844ns  (required time - arrival time)
  Source:                 Video_Generator0/num2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            Video_Generator0/b_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.469ns  (logic 7.236ns (43.937%)  route 9.233ns (56.063%))
  Logic Levels:           25  (CARRY4=16 LUT3=4 LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.407ns = ( 5.327 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         1.687    -0.732    Video_Generator0/clk_out1
    SLICE_X36Y28         FDRE                                         r  Video_Generator0/num2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y28         FDRE (Prop_fdre_C_Q)         0.456    -0.276 r  Video_Generator0/num2_reg[7]/Q
                         net (fo=29, routed)          1.025     0.749    Video_Generator0/num2_reg[7]
    SLICE_X37Y25         LUT3 (Prop_lut3_I0_O)        0.124     0.873 r  Video_Generator0/b[1]_i_341/O
                         net (fo=1, routed)           0.465     1.338    Video_Generator0/b[1]_i_341_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     1.888 r  Video_Generator0/b_reg[1]_i_285/CO[3]
                         net (fo=1, routed)           0.000     1.888    Video_Generator0/b_reg[1]_i_285_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.005 r  Video_Generator0/b_reg[1]_i_224/CO[3]
                         net (fo=1, routed)           0.000     2.005    Video_Generator0/b_reg[1]_i_224_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.122 r  Video_Generator0/b_reg[1]_i_160/CO[3]
                         net (fo=1, routed)           0.000     2.122    Video_Generator0/b_reg[1]_i_160_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.361 r  Video_Generator0/b_reg[1]_i_82/O[2]
                         net (fo=3, routed)           0.935     3.296    Video_Generator0_n_153
    SLICE_X32Y28         LUT3 (Prop_lut3_I1_O)        0.301     3.597 r  b[1]_i_85/O
                         net (fo=2, routed)           0.679     4.276    Video_Generator0/b_reg[1]_i_6_0
    SLICE_X32Y28         LUT5 (Prop_lut5_I0_O)        0.124     4.400 r  Video_Generator0/b[1]_i_37/O
                         net (fo=2, routed)           0.604     5.005    Video_Generator0/b[1]_i_37_n_0
    SLICE_X33Y30         LUT6 (Prop_lut6_I0_O)        0.124     5.129 r  Video_Generator0/b[1]_i_41/O
                         net (fo=1, routed)           0.000     5.129    Video_Generator0/b[1]_i_41_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.661 r  Video_Generator0/b_reg[1]_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.661    Video_Generator0/b_reg[1]_i_6_n_0
    SLICE_X33Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.775 r  Video_Generator0/b_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.775    Video_Generator0/b_reg[1]_i_2_n_0
    SLICE_X33Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.889 r  Video_Generator0/b_reg[5]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.889    Video_Generator0/b_reg[5]_i_8_n_0
    SLICE_X33Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.003 r  Video_Generator0/b_reg[9]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.003    Video_Generator0/b_reg[9]_i_8_n_0
    SLICE_X33Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.337 r  Video_Generator0/b_reg[13]_i_10/O[1]
                         net (fo=22, routed)          1.033     7.370    Video_Generator0_n_244
    SLICE_X33Y38         LUT3 (Prop_lut3_I2_O)        0.303     7.673 r  b[1]_i_267/O
                         net (fo=1, routed)           0.775     8.448    b[1]_i_267_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     8.833 r  b_reg[1]_i_204/CO[3]
                         net (fo=1, routed)           0.000     8.833    b_reg[1]_i_204_n_0
    SLICE_X32Y35         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.072 r  b_reg[1]_i_145/O[2]
                         net (fo=3, routed)           0.677     9.749    b_reg[1]_i_145_n_5
    SLICE_X35Y36         LUT3 (Prop_lut3_I1_O)        0.302    10.051 r  b[1]_i_148/O
                         net (fo=2, routed)           0.505    10.556    b[1]_i_148_n_0
    SLICE_X32Y37         LUT5 (Prop_lut5_I4_O)        0.124    10.680 r  b[1]_i_66/O
                         net (fo=2, routed)           0.707    11.386    b[1]_i_66_n_0
    SLICE_X31Y35         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.912 r  b_reg[1]_i_24/CO[3]
                         net (fo=1, routed)           0.000    11.912    b_reg[1]_i_24_n_0
    SLICE_X31Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.246 r  b_reg[1]_i_4/O[1]
                         net (fo=3, routed)           0.862    13.108    Video_Generator0/b_reg[0]_0[1]
    SLICE_X30Y34         LUT4 (Prop_lut4_I1_O)        0.303    13.411 r  Video_Generator0/b[1]_i_21/O
                         net (fo=1, routed)           0.000    13.411    Video_Generator0/b[1]_i_21_n_0
    SLICE_X30Y34         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    13.791 r  Video_Generator0/b_reg[1]_i_3/CO[3]
                         net (fo=28, routed)          0.966    14.757    Video_Generator0/b_reg[1]_i_3_n_0
    SLICE_X30Y36         LUT5 (Prop_lut5_I3_O)        0.124    14.881 r  Video_Generator0/b[9]_i_6/O
                         net (fo=1, routed)           0.000    14.881    Video_Generator0/b[9]_i_6_n_0
    SLICE_X30Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.414 r  Video_Generator0/b_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.414    Video_Generator0/b_reg[9]_i_1_n_0
    SLICE_X30Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.737 r  Video_Generator0/b_reg[13]_i_1/O[1]
                         net (fo=1, routed)           0.000    15.737    Video_Generator0/b0[11]
    SLICE_X30Y37         FDRE                                         r  Video_Generator0/b_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.734    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.825 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         1.502     5.327    Video_Generator0/clk_out1
    SLICE_X30Y37         FDRE                                         r  Video_Generator0/b_reg[11]/C
                         clock pessimism              0.570     5.897    
                         clock uncertainty           -0.113     5.785    
    SLICE_X30Y37         FDRE (Setup_fdre_C_D)        0.109     5.894    Video_Generator0/b_reg[11]
  -------------------------------------------------------------------
                         required time                          5.894    
                         arrival time                         -15.737    
  -------------------------------------------------------------------
                         slack                                 -9.844    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.212ns (72.083%)  route 0.082ns (27.917%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         0.590    -0.536    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X38Y37         FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y37         FDRE (Prop_fdre_C_Q)         0.164    -0.372 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2_reg[6]/Q
                         net (fo=1, routed)           0.082    -0.290    rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2_reg_n_0_[6]
    SLICE_X39Y37         LUT2 (Prop_lut2_I0_O)        0.048    -0.242 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw[6]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.242    rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw[6]_i_1__1_n_0
    SLICE_X39Y37         FDSE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         0.860    -0.769    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X39Y37         FDSE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[6]/C
                         clock pessimism              0.246    -0.523    
    SLICE_X39Y37         FDSE (Hold_fdse_C_D)         0.107    -0.416    rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[6]
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         0.589    -0.537    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X38Y36         FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y36         FDRE (Prop_fdre_C_Q)         0.164    -0.373 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2_reg[2]/Q
                         net (fo=1, routed)           0.082    -0.291    rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2_reg_n_0_[2]
    SLICE_X39Y36         LUT2 (Prop_lut2_I0_O)        0.045    -0.246 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw[2]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.246    rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw[2]_i_1__1_n_0
    SLICE_X39Y36         FDSE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         0.859    -0.770    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X39Y36         FDSE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]/C
                         clock pessimism              0.246    -0.524    
    SLICE_X39Y36         FDSE (Hold_fdse_C_D)         0.091    -0.433    rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 Video_Generator0/R_Rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            Video_Generator0/R_Rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.131%)  route 0.129ns (47.869%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         0.581    -0.545    Video_Generator0/R_Rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X32Y23         FDRE                                         r  Video_Generator0/R_Rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.404 r  Video_Generator0/R_Rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=2, routed)           0.129    -0.275    Video_Generator0/R_Rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X33Y23         FDRE                                         r  Video_Generator0/R_Rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         0.848    -0.781    Video_Generator0/R_Rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X33Y23         FDRE                                         r  Video_Generator0/R_Rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism              0.249    -0.532    
    SLICE_X33Y23         FDRE (Hold_fdre_C_D)         0.070    -0.462    Video_Generator0/R_Rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 Video_Generator0/R_Rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            Video_Generator0/R_Rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.559%)  route 0.127ns (47.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         0.564    -0.562    Video_Generator0/R_Rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X31Y39         FDRE                                         r  Video_Generator0/R_Rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  Video_Generator0/R_Rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=2, routed)           0.127    -0.294    Video_Generator0/R_Rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X30Y39         FDRE                                         r  Video_Generator0/R_Rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         0.833    -0.796    Video_Generator0/R_Rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X30Y39         FDRE                                         r  Video_Generator0/R_Rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism              0.247    -0.549    
    SLICE_X30Y39         FDRE (Hold_fdre_C_D)         0.059    -0.490    Video_Generator0/R_Rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pVde_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataEncoder/pVde_2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.141ns (57.511%)  route 0.104ns (42.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         0.591    -0.535    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X35Y38         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pVde_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.394 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pVde_1_reg/Q
                         net (fo=1, routed)           0.104    -0.290    rgb2dvi/U0/DataEncoders[0].DataEncoder/pVde_1
    SLICE_X35Y38         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pVde_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         0.861    -0.768    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X35Y38         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pVde_2_reg/C
                         clock pessimism              0.233    -0.535    
    SLICE_X35Y38         FDRE (Hold_fdre_C_D)         0.047    -0.488    rgb2dvi/U0/DataEncoders[0].DataEncoder/pVde_2_reg
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.209ns (62.480%)  route 0.126ns (37.520%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         0.591    -0.535    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X34Y39         FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y39         FDRE (Prop_fdre_C_Q)         0.164    -0.371 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1_reg[2]/Q
                         net (fo=2, routed)           0.126    -0.246    rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1_reg_n_0_[2]
    SLICE_X36Y38         LUT6 (Prop_lut6_I2_O)        0.045    -0.201 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.201    rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2[1]_i_1_n_0
    SLICE_X36Y38         FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         0.862    -0.767    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X36Y38         FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2_reg[1]/C
                         clock pessimism              0.269    -0.498    
    SLICE_X36Y38         FDRE (Hold_fdre_C_D)         0.092    -0.406    rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.722%)  route 0.119ns (48.278%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         0.570    -0.556    rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]_0
    SLICE_X0Y46          FDRE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDRE (Prop_fdre_C_Q)         0.128    -0.428 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.119    -0.309    rgb2dvi/U0/ClockGenInternal.ClockGenX/oOut
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         0.840    -0.789    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism              0.250    -0.539    
    SLICE_X0Y47          FDPE (Hold_fdpe_C_D)         0.021    -0.518    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.518    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.227ns (74.934%)  route 0.076ns (25.066%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         0.571    -0.555    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y47          FDPE (Prop_fdpe_C_Q)         0.128    -0.427 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/Q
                         net (fo=2, routed)           0.076    -0.351    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg_n_0_[0]
    SLICE_X0Y47          LUT3 (Prop_lut3_I1_O)        0.099    -0.252 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost0/O
                         net (fo=1, routed)           0.000    -0.252    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost0_n_0
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         0.840    -0.789    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism              0.234    -0.555    
    SLICE_X0Y47          FDPE (Hold_fdpe_C_D)         0.091    -0.464    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 Video_Generator0/R_Rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            Video_Generator0/R_Rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.141ns (47.945%)  route 0.153ns (52.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         0.581    -0.545    Video_Generator0/R_Rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X32Y23         FDRE                                         r  Video_Generator0/R_Rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.404 r  Video_Generator0/R_Rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=4, routed)           0.153    -0.251    Video_Generator0/R_Rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X33Y23         FDRE                                         r  Video_Generator0/R_Rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         0.848    -0.781    Video_Generator0/R_Rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X33Y23         FDRE                                         r  Video_Generator0/R_Rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                         clock pessimism              0.249    -0.532    
    SLICE_X33Y23         FDRE (Hold_fdre_C_D)         0.066    -0.466    Video_Generator0/R_Rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 Video_Generator0/R_Rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            Video_Generator0/R_Rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.475%)  route 0.150ns (51.525%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         0.581    -0.545    Video_Generator0/R_Rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X32Y23         FDRE                                         r  Video_Generator0/R_Rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.404 r  Video_Generator0/R_Rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=4, routed)           0.150    -0.255    Video_Generator0/R_Rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X32Y23         FDRE                                         r  Video_Generator0/R_Rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         0.848    -0.781    Video_Generator0/R_Rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X32Y23         FDRE                                         r  Video_Generator0/R_Rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                         clock pessimism              0.236    -0.545    
    SLICE_X32Y23         FDRE (Hold_fdre_C_D)         0.070    -0.475    Video_Generator0/R_Rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.221    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 3.367 }
Period(ns):         6.734
Sources:            { clk_10/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         6.734       4.158      RAMB36_X0Y6      Video_Generator0/R_Rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.734       4.158      RAMB36_X0Y6      Video_Generator0/R_Rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         6.734       4.158      RAMB36_X0Y7      Video_Generator0/R_Rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.734       4.158      RAMB36_X0Y7      Video_Generator0/R_Rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         6.734       4.158      RAMB18_X0Y16     Video_Generator0/R_Rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         6.734       4.158      RAMB18_X0Y16     Video_Generator0/R_Rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         6.734       4.158      RAMB36_X0Y5      Video_Generator0/R_Rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.734       4.158      RAMB36_X0Y5      Video_Generator0/R_Rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         6.734       4.158      RAMB36_X0Y4      Video_Generator0/R_Rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.734       4.158      RAMB36_X0Y4      Video_Generator0/R_Rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKIN1    n/a            52.633        6.734       45.899     PLLE2_ADV_X0Y0   rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       6.734       206.626    MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1    n/a            2.000         3.367       1.367      PLLE2_ADV_X0Y0   rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1    n/a            2.000         3.367       1.367      PLLE2_ADV_X0Y0   rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X21Y26     Video_Generator0/c_reg[32]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X36Y40     rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X37Y42     rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X36Y42     rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X38Y40     rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X38Y41     rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X38Y40     rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X38Y41     rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[7]/C
High Pulse Width  Slow    PLLE2_ADV/CLKIN1    n/a            2.000         3.367       1.367      PLLE2_ADV_X0Y0   rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1    n/a            2.000         3.367       1.367      PLLE2_ADV_X0Y0   rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X22Y39     Video_Generator0/RGB_Data_reg[15]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         3.367       2.867      SLICE_X24Y39     Video_Generator0/RGB_Data_reg[16]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         3.367       2.867      SLICE_X24Y38     Video_Generator0/RGB_Data_reg[17]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         3.367       2.867      SLICE_X24Y39     Video_Generator0/RGB_Data_reg[18]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X21Y26     Video_Generator0/c_reg[32]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X36Y40     rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X38Y40     rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X38Y40     rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[6]/C



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBIN_1
  To Clock:  CLKFBIN_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.485ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBIN_1
Waveform(ns):       { 0.000 3.367 }
Period(ns):         6.734
Sources:            { rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         6.734       5.485      PLLE2_ADV_X0Y0  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         6.734       5.485      PLLE2_ADV_X0Y0  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        6.734       45.899     PLLE2_ADV_X0Y0  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       6.734       153.266    PLLE2_ADV_X0Y0  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  PixelClkIO_1
  To Clock:  PixelClkIO_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.579ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         PixelClkIO_1
Waveform(ns):       { 0.000 3.367 }
Period(ns):         6.734
Sources:            { rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         6.734       4.579      BUFGCTRL_X0Y0   rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/I
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         6.734       5.067      OLOGIC_X1Y30    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         6.734       5.067      OLOGIC_X1Y29    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         6.734       5.067      OLOGIC_X1Y28    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         6.734       5.067      OLOGIC_X1Y27    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         6.734       5.067      OLOGIC_X1Y26    rgb2dvi/U0/ClockSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         6.734       5.067      OLOGIC_X1Y25    rgb2dvi/U0/ClockSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         6.734       5.067      OLOGIC_X1Y32    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         6.734       5.067      OLOGIC_X1Y31    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         6.734       5.485      PLLE2_ADV_X0Y0  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       6.734       153.266    PLLE2_ADV_X0Y0  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  SerialClkIO_1
  To Clock:  SerialClkIO_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            9  Failing Endpoints,  Worst Slack       -0.808ns,  Total Violation       -3.370ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         SerialClkIO_1
Waveform(ns):       { 0.000 0.673 }
Period(ns):         1.347
Sources:            { rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         1.347       -0.808     BUFGCTRL_X0Y1   rgb2dvi/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/I
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         1.347       -0.320     OLOGIC_X1Y30    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         1.347       -0.320     OLOGIC_X1Y29    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         1.347       -0.320     OLOGIC_X1Y28    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         1.347       -0.320     OLOGIC_X1Y27    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         1.347       -0.320     OLOGIC_X1Y26    rgb2dvi/U0/ClockSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         1.347       -0.320     OLOGIC_X1Y25    rgb2dvi/U0/ClockSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         1.347       -0.320     OLOGIC_X1Y32    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         1.347       -0.320     OLOGIC_X1Y31    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLK
Min Period  n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         1.347       0.098      PLLE2_ADV_X0Y0  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       1.347       158.653    PLLE2_ADV_X0Y0  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_10/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y3    clk_10/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :          394  Failing Endpoints,  Worst Slack      -10.005ns,  Total Violation    -1065.906ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.060ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -10.005ns  (required time - arrival time)
  Source:                 Video_Generator0/num3_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            Video_Generator0/c_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.636ns  (logic 7.369ns (44.296%)  route 9.267ns (55.704%))
  Logic Levels:           28  (CARRY4=18 LUT3=4 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 5.309 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.804ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         1.615    -0.804    Video_Generator0/clk_out1
    SLICE_X25Y16         FDRE                                         r  Video_Generator0/num3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y16         FDRE (Prop_fdre_C_Q)         0.456    -0.348 r  Video_Generator0/num3_reg[3]/Q
                         net (fo=25, routed)          1.064     0.716    Video_Generator0/num3_reg[3]
    SLICE_X23Y19         LUT3 (Prop_lut3_I0_O)        0.124     0.840 r  Video_Generator0/c[1]_i_162/O
                         net (fo=1, routed)           0.472     1.312    Video_Generator0/c[1]_i_162_n_0
    SLICE_X23Y21         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     1.710 r  Video_Generator0/c_reg[1]_i_115/CO[3]
                         net (fo=1, routed)           0.000     1.710    Video_Generator0/c_reg[1]_i_115_n_0
    SLICE_X23Y22         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.949 r  Video_Generator0/c_reg[1]_i_79/O[2]
                         net (fo=3, routed)           1.007     2.957    Video_Generator0_n_320
    SLICE_X25Y16         LUT3 (Prop_lut3_I2_O)        0.302     3.259 r  c[1]_i_110/O
                         net (fo=2, routed)           0.694     3.952    Video_Generator0/c_reg[1]_i_28_4
    SLICE_X25Y16         LUT5 (Prop_lut5_I0_O)        0.124     4.076 r  Video_Generator0/c[1]_i_66/O
                         net (fo=2, routed)           0.499     4.576    Video_Generator0/c[1]_i_66_n_0
    SLICE_X24Y16         LUT6 (Prop_lut6_I0_O)        0.124     4.700 r  Video_Generator0/c[1]_i_70/O
                         net (fo=1, routed)           0.000     4.700    Video_Generator0/c[1]_i_70_n_0
    SLICE_X24Y16         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     5.080 r  Video_Generator0/c_reg[1]_i_28/CO[3]
                         net (fo=1, routed)           0.000     5.080    Video_Generator0/c_reg[1]_i_28_n_0
    SLICE_X24Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.197 r  Video_Generator0/c_reg[1]_i_12/CO[3]
                         net (fo=1, routed)           0.000     5.197    Video_Generator0/c_reg[1]_i_12_n_0
    SLICE_X24Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.314 r  Video_Generator0/c_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.314    Video_Generator0/c_reg[1]_i_3_n_0
    SLICE_X24Y19         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.629 r  Video_Generator0/c_reg[1]_i_2/O[3]
                         net (fo=15, routed)          0.851     6.480    Video_Generator0_n_345
    SLICE_X27Y18         LUT3 (Prop_lut3_I2_O)        0.307     6.787 r  c[2]_i_204/O
                         net (fo=1, routed)           0.464     7.251    c[2]_i_204_n_0
    SLICE_X25Y19         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.758 r  c_reg[2]_i_183/CO[3]
                         net (fo=1, routed)           0.000     7.758    c_reg[2]_i_183_n_0
    SLICE_X25Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.872 r  c_reg[2]_i_160/CO[3]
                         net (fo=1, routed)           0.000     7.872    c_reg[2]_i_160_n_0
    SLICE_X25Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.986 r  c_reg[2]_i_135/CO[3]
                         net (fo=1, routed)           0.000     7.986    c_reg[2]_i_135_n_0
    SLICE_X25Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.100 r  c_reg[2]_i_112/CO[3]
                         net (fo=1, routed)           0.000     8.100    c_reg[2]_i_112_n_0
    SLICE_X25Y23         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.371 r  c_reg[2]_i_111/CO[0]
                         net (fo=4, routed)           0.576     8.947    c_reg[2]_i_111_n_3
    SLICE_X27Y21         LUT3 (Prop_lut3_I0_O)        0.373     9.320 f  c[2]_i_113/O
                         net (fo=2, routed)           0.654     9.974    c[2]_i_113_n_0
    SLICE_X22Y20         LUT5 (Prop_lut5_I3_O)        0.124    10.098 r  c[2]_i_54/O
                         net (fo=2, routed)           0.498    10.595    c[2]_i_54_n_0
    SLICE_X22Y18         LUT6 (Prop_lut6_I0_O)        0.124    10.719 r  c[2]_i_58/O
                         net (fo=1, routed)           0.000    10.719    c[2]_i_58_n_0
    SLICE_X22Y18         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    11.099 r  c_reg[2]_i_23/CO[3]
                         net (fo=1, routed)           0.000    11.099    c_reg[2]_i_23_n_0
    SLICE_X22Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.422 r  c_reg[2]_i_4/O[1]
                         net (fo=3, routed)           1.124    12.547    Video_Generator0/c_reg[0]_0[1]
    SLICE_X22Y29         LUT4 (Prop_lut4_I1_O)        0.306    12.853 r  Video_Generator0/c[2]_i_20/O
                         net (fo=1, routed)           0.000    12.853    Video_Generator0/c[2]_i_20_n_0
    SLICE_X22Y29         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    13.233 r  Video_Generator0/c_reg[2]_i_3/CO[3]
                         net (fo=27, routed)          1.354    14.587    Video_Generator0/c_reg[2]_i_3_n_0
    SLICE_X21Y23         LUT5 (Prop_lut5_I3_O)        0.124    14.711 r  Video_Generator0/c[6]_i_6/O
                         net (fo=1, routed)           0.000    14.711    Video_Generator0/c[6]_i_6_n_0
    SLICE_X21Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.261 r  Video_Generator0/c_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.261    Video_Generator0/c_reg[6]_i_1_n_0
    SLICE_X21Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.375 r  Video_Generator0/c_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.009    15.384    Video_Generator0/c_reg[10]_i_1_n_0
    SLICE_X21Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.498 r  Video_Generator0/c_reg[14]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.498    Video_Generator0/c_reg[14]_i_1_n_0
    SLICE_X21Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.832 r  Video_Generator0/c_reg[32]_i_1/O[1]
                         net (fo=1, routed)           0.000    15.832    Video_Generator0/c0[16]
    SLICE_X21Y26         FDRE                                         r  Video_Generator0/c_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.734    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.825 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         1.484     5.309    Video_Generator0/clk_out1
    SLICE_X21Y26         FDRE                                         r  Video_Generator0/c_reg[16]/C
                         clock pessimism              0.570     5.879    
                         clock uncertainty           -0.114     5.765    
    SLICE_X21Y26         FDRE (Setup_fdre_C_D)        0.062     5.827    Video_Generator0/c_reg[16]
  -------------------------------------------------------------------
                         required time                          5.827    
                         arrival time                         -15.832    
  -------------------------------------------------------------------
                         slack                                -10.005    

Slack (VIOLATED) :        -9.992ns  (required time - arrival time)
  Source:                 Video_Generator0/num2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            Video_Generator0/b_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.616ns  (logic 7.236ns (43.548%)  route 9.380ns (56.452%))
  Logic Levels:           25  (CARRY4=16 LUT3=4 LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.406ns = ( 5.328 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         1.687    -0.732    Video_Generator0/clk_out1
    SLICE_X36Y28         FDRE                                         r  Video_Generator0/num2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y28         FDRE (Prop_fdre_C_Q)         0.456    -0.276 r  Video_Generator0/num2_reg[7]/Q
                         net (fo=29, routed)          1.025     0.749    Video_Generator0/num2_reg[7]
    SLICE_X37Y25         LUT3 (Prop_lut3_I0_O)        0.124     0.873 r  Video_Generator0/b[1]_i_341/O
                         net (fo=1, routed)           0.465     1.338    Video_Generator0/b[1]_i_341_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     1.888 r  Video_Generator0/b_reg[1]_i_285/CO[3]
                         net (fo=1, routed)           0.000     1.888    Video_Generator0/b_reg[1]_i_285_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.005 r  Video_Generator0/b_reg[1]_i_224/CO[3]
                         net (fo=1, routed)           0.000     2.005    Video_Generator0/b_reg[1]_i_224_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.122 r  Video_Generator0/b_reg[1]_i_160/CO[3]
                         net (fo=1, routed)           0.000     2.122    Video_Generator0/b_reg[1]_i_160_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.361 r  Video_Generator0/b_reg[1]_i_82/O[2]
                         net (fo=3, routed)           0.935     3.296    Video_Generator0_n_153
    SLICE_X32Y28         LUT3 (Prop_lut3_I1_O)        0.301     3.597 r  b[1]_i_85/O
                         net (fo=2, routed)           0.679     4.276    Video_Generator0/b_reg[1]_i_6_0
    SLICE_X32Y28         LUT5 (Prop_lut5_I0_O)        0.124     4.400 r  Video_Generator0/b[1]_i_37/O
                         net (fo=2, routed)           0.604     5.005    Video_Generator0/b[1]_i_37_n_0
    SLICE_X33Y30         LUT6 (Prop_lut6_I0_O)        0.124     5.129 r  Video_Generator0/b[1]_i_41/O
                         net (fo=1, routed)           0.000     5.129    Video_Generator0/b[1]_i_41_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.661 r  Video_Generator0/b_reg[1]_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.661    Video_Generator0/b_reg[1]_i_6_n_0
    SLICE_X33Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.775 r  Video_Generator0/b_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.775    Video_Generator0/b_reg[1]_i_2_n_0
    SLICE_X33Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.889 r  Video_Generator0/b_reg[5]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.889    Video_Generator0/b_reg[5]_i_8_n_0
    SLICE_X33Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.003 r  Video_Generator0/b_reg[9]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.003    Video_Generator0/b_reg[9]_i_8_n_0
    SLICE_X33Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.337 r  Video_Generator0/b_reg[13]_i_10/O[1]
                         net (fo=22, routed)          1.033     7.370    Video_Generator0_n_244
    SLICE_X33Y38         LUT3 (Prop_lut3_I2_O)        0.303     7.673 r  b[1]_i_267/O
                         net (fo=1, routed)           0.775     8.448    b[1]_i_267_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     8.833 r  b_reg[1]_i_204/CO[3]
                         net (fo=1, routed)           0.000     8.833    b_reg[1]_i_204_n_0
    SLICE_X32Y35         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.072 r  b_reg[1]_i_145/O[2]
                         net (fo=3, routed)           0.677     9.749    b_reg[1]_i_145_n_5
    SLICE_X35Y36         LUT3 (Prop_lut3_I1_O)        0.302    10.051 r  b[1]_i_148/O
                         net (fo=2, routed)           0.505    10.556    b[1]_i_148_n_0
    SLICE_X32Y37         LUT5 (Prop_lut5_I4_O)        0.124    10.680 r  b[1]_i_66/O
                         net (fo=2, routed)           0.707    11.386    b[1]_i_66_n_0
    SLICE_X31Y35         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.912 r  b_reg[1]_i_24/CO[3]
                         net (fo=1, routed)           0.000    11.912    b_reg[1]_i_24_n_0
    SLICE_X31Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.246 r  b_reg[1]_i_4/O[1]
                         net (fo=3, routed)           0.862    13.108    Video_Generator0/b_reg[0]_0[1]
    SLICE_X30Y34         LUT4 (Prop_lut4_I1_O)        0.303    13.411 r  Video_Generator0/b[1]_i_21/O
                         net (fo=1, routed)           0.000    13.411    Video_Generator0/b[1]_i_21_n_0
    SLICE_X30Y34         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    13.791 r  Video_Generator0/b_reg[1]_i_3/CO[3]
                         net (fo=28, routed)          1.113    14.904    Video_Generator0/b_reg[1]_i_3_n_0
    SLICE_X30Y37         LUT5 (Prop_lut5_I3_O)        0.124    15.028 r  Video_Generator0/b[13]_i_8/O
                         net (fo=1, routed)           0.000    15.028    Video_Generator0/b[13]_i_8_n_0
    SLICE_X30Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.561 r  Video_Generator0/b_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.561    Video_Generator0/b_reg[13]_i_1_n_0
    SLICE_X30Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.884 r  Video_Generator0/b_reg[32]_i_1/O[1]
                         net (fo=1, routed)           0.000    15.884    Video_Generator0/b0[15]
    SLICE_X30Y38         FDRE                                         r  Video_Generator0/b_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.734    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.825 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         1.503     5.328    Video_Generator0/clk_out1
    SLICE_X30Y38         FDRE                                         r  Video_Generator0/b_reg[15]/C
                         clock pessimism              0.570     5.898    
                         clock uncertainty           -0.114     5.784    
    SLICE_X30Y38         FDRE (Setup_fdre_C_D)        0.109     5.893    Video_Generator0/b_reg[15]
  -------------------------------------------------------------------
                         required time                          5.893    
                         arrival time                         -15.884    
  -------------------------------------------------------------------
                         slack                                 -9.992    

Slack (VIOLATED) :        -9.984ns  (required time - arrival time)
  Source:                 Video_Generator0/num2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            Video_Generator0/b_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.608ns  (logic 7.228ns (43.521%)  route 9.380ns (56.479%))
  Logic Levels:           25  (CARRY4=16 LUT3=4 LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.406ns = ( 5.328 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         1.687    -0.732    Video_Generator0/clk_out1
    SLICE_X36Y28         FDRE                                         r  Video_Generator0/num2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y28         FDRE (Prop_fdre_C_Q)         0.456    -0.276 r  Video_Generator0/num2_reg[7]/Q
                         net (fo=29, routed)          1.025     0.749    Video_Generator0/num2_reg[7]
    SLICE_X37Y25         LUT3 (Prop_lut3_I0_O)        0.124     0.873 r  Video_Generator0/b[1]_i_341/O
                         net (fo=1, routed)           0.465     1.338    Video_Generator0/b[1]_i_341_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     1.888 r  Video_Generator0/b_reg[1]_i_285/CO[3]
                         net (fo=1, routed)           0.000     1.888    Video_Generator0/b_reg[1]_i_285_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.005 r  Video_Generator0/b_reg[1]_i_224/CO[3]
                         net (fo=1, routed)           0.000     2.005    Video_Generator0/b_reg[1]_i_224_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.122 r  Video_Generator0/b_reg[1]_i_160/CO[3]
                         net (fo=1, routed)           0.000     2.122    Video_Generator0/b_reg[1]_i_160_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.361 r  Video_Generator0/b_reg[1]_i_82/O[2]
                         net (fo=3, routed)           0.935     3.296    Video_Generator0_n_153
    SLICE_X32Y28         LUT3 (Prop_lut3_I1_O)        0.301     3.597 r  b[1]_i_85/O
                         net (fo=2, routed)           0.679     4.276    Video_Generator0/b_reg[1]_i_6_0
    SLICE_X32Y28         LUT5 (Prop_lut5_I0_O)        0.124     4.400 r  Video_Generator0/b[1]_i_37/O
                         net (fo=2, routed)           0.604     5.005    Video_Generator0/b[1]_i_37_n_0
    SLICE_X33Y30         LUT6 (Prop_lut6_I0_O)        0.124     5.129 r  Video_Generator0/b[1]_i_41/O
                         net (fo=1, routed)           0.000     5.129    Video_Generator0/b[1]_i_41_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.661 r  Video_Generator0/b_reg[1]_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.661    Video_Generator0/b_reg[1]_i_6_n_0
    SLICE_X33Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.775 r  Video_Generator0/b_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.775    Video_Generator0/b_reg[1]_i_2_n_0
    SLICE_X33Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.889 r  Video_Generator0/b_reg[5]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.889    Video_Generator0/b_reg[5]_i_8_n_0
    SLICE_X33Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.003 r  Video_Generator0/b_reg[9]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.003    Video_Generator0/b_reg[9]_i_8_n_0
    SLICE_X33Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.337 r  Video_Generator0/b_reg[13]_i_10/O[1]
                         net (fo=22, routed)          1.033     7.370    Video_Generator0_n_244
    SLICE_X33Y38         LUT3 (Prop_lut3_I2_O)        0.303     7.673 r  b[1]_i_267/O
                         net (fo=1, routed)           0.775     8.448    b[1]_i_267_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     8.833 r  b_reg[1]_i_204/CO[3]
                         net (fo=1, routed)           0.000     8.833    b_reg[1]_i_204_n_0
    SLICE_X32Y35         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.072 r  b_reg[1]_i_145/O[2]
                         net (fo=3, routed)           0.677     9.749    b_reg[1]_i_145_n_5
    SLICE_X35Y36         LUT3 (Prop_lut3_I1_O)        0.302    10.051 r  b[1]_i_148/O
                         net (fo=2, routed)           0.505    10.556    b[1]_i_148_n_0
    SLICE_X32Y37         LUT5 (Prop_lut5_I4_O)        0.124    10.680 r  b[1]_i_66/O
                         net (fo=2, routed)           0.707    11.386    b[1]_i_66_n_0
    SLICE_X31Y35         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.912 r  b_reg[1]_i_24/CO[3]
                         net (fo=1, routed)           0.000    11.912    b_reg[1]_i_24_n_0
    SLICE_X31Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.246 r  b_reg[1]_i_4/O[1]
                         net (fo=3, routed)           0.862    13.108    Video_Generator0/b_reg[0]_0[1]
    SLICE_X30Y34         LUT4 (Prop_lut4_I1_O)        0.303    13.411 r  Video_Generator0/b[1]_i_21/O
                         net (fo=1, routed)           0.000    13.411    Video_Generator0/b[1]_i_21_n_0
    SLICE_X30Y34         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    13.791 r  Video_Generator0/b_reg[1]_i_3/CO[3]
                         net (fo=28, routed)          1.113    14.904    Video_Generator0/b_reg[1]_i_3_n_0
    SLICE_X30Y37         LUT5 (Prop_lut5_I3_O)        0.124    15.028 r  Video_Generator0/b[13]_i_8/O
                         net (fo=1, routed)           0.000    15.028    Video_Generator0/b[13]_i_8_n_0
    SLICE_X30Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.561 r  Video_Generator0/b_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.561    Video_Generator0/b_reg[13]_i_1_n_0
    SLICE_X30Y38         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    15.876 r  Video_Generator0/b_reg[32]_i_1/O[3]
                         net (fo=1, routed)           0.000    15.876    Video_Generator0/b0[32]
    SLICE_X30Y38         FDRE                                         r  Video_Generator0/b_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.734    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.825 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         1.503     5.328    Video_Generator0/clk_out1
    SLICE_X30Y38         FDRE                                         r  Video_Generator0/b_reg[32]/C
                         clock pessimism              0.570     5.898    
                         clock uncertainty           -0.114     5.784    
    SLICE_X30Y38         FDRE (Setup_fdre_C_D)        0.109     5.893    Video_Generator0/b_reg[32]
  -------------------------------------------------------------------
                         required time                          5.893    
                         arrival time                         -15.876    
  -------------------------------------------------------------------
                         slack                                 -9.984    

Slack (VIOLATED) :        -9.910ns  (required time - arrival time)
  Source:                 Video_Generator0/num3_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            Video_Generator0/c_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.541ns  (logic 7.274ns (43.976%)  route 9.267ns (56.024%))
  Logic Levels:           28  (CARRY4=18 LUT3=4 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 5.309 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.804ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         1.615    -0.804    Video_Generator0/clk_out1
    SLICE_X25Y16         FDRE                                         r  Video_Generator0/num3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y16         FDRE (Prop_fdre_C_Q)         0.456    -0.348 r  Video_Generator0/num3_reg[3]/Q
                         net (fo=25, routed)          1.064     0.716    Video_Generator0/num3_reg[3]
    SLICE_X23Y19         LUT3 (Prop_lut3_I0_O)        0.124     0.840 r  Video_Generator0/c[1]_i_162/O
                         net (fo=1, routed)           0.472     1.312    Video_Generator0/c[1]_i_162_n_0
    SLICE_X23Y21         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     1.710 r  Video_Generator0/c_reg[1]_i_115/CO[3]
                         net (fo=1, routed)           0.000     1.710    Video_Generator0/c_reg[1]_i_115_n_0
    SLICE_X23Y22         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.949 r  Video_Generator0/c_reg[1]_i_79/O[2]
                         net (fo=3, routed)           1.007     2.957    Video_Generator0_n_320
    SLICE_X25Y16         LUT3 (Prop_lut3_I2_O)        0.302     3.259 r  c[1]_i_110/O
                         net (fo=2, routed)           0.694     3.952    Video_Generator0/c_reg[1]_i_28_4
    SLICE_X25Y16         LUT5 (Prop_lut5_I0_O)        0.124     4.076 r  Video_Generator0/c[1]_i_66/O
                         net (fo=2, routed)           0.499     4.576    Video_Generator0/c[1]_i_66_n_0
    SLICE_X24Y16         LUT6 (Prop_lut6_I0_O)        0.124     4.700 r  Video_Generator0/c[1]_i_70/O
                         net (fo=1, routed)           0.000     4.700    Video_Generator0/c[1]_i_70_n_0
    SLICE_X24Y16         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     5.080 r  Video_Generator0/c_reg[1]_i_28/CO[3]
                         net (fo=1, routed)           0.000     5.080    Video_Generator0/c_reg[1]_i_28_n_0
    SLICE_X24Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.197 r  Video_Generator0/c_reg[1]_i_12/CO[3]
                         net (fo=1, routed)           0.000     5.197    Video_Generator0/c_reg[1]_i_12_n_0
    SLICE_X24Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.314 r  Video_Generator0/c_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.314    Video_Generator0/c_reg[1]_i_3_n_0
    SLICE_X24Y19         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.629 r  Video_Generator0/c_reg[1]_i_2/O[3]
                         net (fo=15, routed)          0.851     6.480    Video_Generator0_n_345
    SLICE_X27Y18         LUT3 (Prop_lut3_I2_O)        0.307     6.787 r  c[2]_i_204/O
                         net (fo=1, routed)           0.464     7.251    c[2]_i_204_n_0
    SLICE_X25Y19         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.758 r  c_reg[2]_i_183/CO[3]
                         net (fo=1, routed)           0.000     7.758    c_reg[2]_i_183_n_0
    SLICE_X25Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.872 r  c_reg[2]_i_160/CO[3]
                         net (fo=1, routed)           0.000     7.872    c_reg[2]_i_160_n_0
    SLICE_X25Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.986 r  c_reg[2]_i_135/CO[3]
                         net (fo=1, routed)           0.000     7.986    c_reg[2]_i_135_n_0
    SLICE_X25Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.100 r  c_reg[2]_i_112/CO[3]
                         net (fo=1, routed)           0.000     8.100    c_reg[2]_i_112_n_0
    SLICE_X25Y23         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.371 r  c_reg[2]_i_111/CO[0]
                         net (fo=4, routed)           0.576     8.947    c_reg[2]_i_111_n_3
    SLICE_X27Y21         LUT3 (Prop_lut3_I0_O)        0.373     9.320 f  c[2]_i_113/O
                         net (fo=2, routed)           0.654     9.974    c[2]_i_113_n_0
    SLICE_X22Y20         LUT5 (Prop_lut5_I3_O)        0.124    10.098 r  c[2]_i_54/O
                         net (fo=2, routed)           0.498    10.595    c[2]_i_54_n_0
    SLICE_X22Y18         LUT6 (Prop_lut6_I0_O)        0.124    10.719 r  c[2]_i_58/O
                         net (fo=1, routed)           0.000    10.719    c[2]_i_58_n_0
    SLICE_X22Y18         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    11.099 r  c_reg[2]_i_23/CO[3]
                         net (fo=1, routed)           0.000    11.099    c_reg[2]_i_23_n_0
    SLICE_X22Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.422 r  c_reg[2]_i_4/O[1]
                         net (fo=3, routed)           1.124    12.547    Video_Generator0/c_reg[0]_0[1]
    SLICE_X22Y29         LUT4 (Prop_lut4_I1_O)        0.306    12.853 r  Video_Generator0/c[2]_i_20/O
                         net (fo=1, routed)           0.000    12.853    Video_Generator0/c[2]_i_20_n_0
    SLICE_X22Y29         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    13.233 r  Video_Generator0/c_reg[2]_i_3/CO[3]
                         net (fo=27, routed)          1.354    14.587    Video_Generator0/c_reg[2]_i_3_n_0
    SLICE_X21Y23         LUT5 (Prop_lut5_I3_O)        0.124    14.711 r  Video_Generator0/c[6]_i_6/O
                         net (fo=1, routed)           0.000    14.711    Video_Generator0/c[6]_i_6_n_0
    SLICE_X21Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.261 r  Video_Generator0/c_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.261    Video_Generator0/c_reg[6]_i_1_n_0
    SLICE_X21Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.375 r  Video_Generator0/c_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.009    15.384    Video_Generator0/c_reg[10]_i_1_n_0
    SLICE_X21Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.498 r  Video_Generator0/c_reg[14]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.498    Video_Generator0/c_reg[14]_i_1_n_0
    SLICE_X21Y26         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.737 r  Video_Generator0/c_reg[32]_i_1/O[2]
                         net (fo=1, routed)           0.000    15.737    Video_Generator0/c0[32]
    SLICE_X21Y26         FDRE                                         r  Video_Generator0/c_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.734    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.825 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         1.484     5.309    Video_Generator0/clk_out1
    SLICE_X21Y26         FDRE                                         r  Video_Generator0/c_reg[32]/C
                         clock pessimism              0.570     5.879    
                         clock uncertainty           -0.114     5.765    
    SLICE_X21Y26         FDRE (Setup_fdre_C_D)        0.062     5.827    Video_Generator0/c_reg[32]
  -------------------------------------------------------------------
                         required time                          5.827    
                         arrival time                         -15.737    
  -------------------------------------------------------------------
                         slack                                 -9.910    

Slack (VIOLATED) :        -9.908ns  (required time - arrival time)
  Source:                 Video_Generator0/num2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            Video_Generator0/b_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.532ns  (logic 7.152ns (43.261%)  route 9.380ns (56.739%))
  Logic Levels:           25  (CARRY4=16 LUT3=4 LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.406ns = ( 5.328 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         1.687    -0.732    Video_Generator0/clk_out1
    SLICE_X36Y28         FDRE                                         r  Video_Generator0/num2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y28         FDRE (Prop_fdre_C_Q)         0.456    -0.276 r  Video_Generator0/num2_reg[7]/Q
                         net (fo=29, routed)          1.025     0.749    Video_Generator0/num2_reg[7]
    SLICE_X37Y25         LUT3 (Prop_lut3_I0_O)        0.124     0.873 r  Video_Generator0/b[1]_i_341/O
                         net (fo=1, routed)           0.465     1.338    Video_Generator0/b[1]_i_341_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     1.888 r  Video_Generator0/b_reg[1]_i_285/CO[3]
                         net (fo=1, routed)           0.000     1.888    Video_Generator0/b_reg[1]_i_285_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.005 r  Video_Generator0/b_reg[1]_i_224/CO[3]
                         net (fo=1, routed)           0.000     2.005    Video_Generator0/b_reg[1]_i_224_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.122 r  Video_Generator0/b_reg[1]_i_160/CO[3]
                         net (fo=1, routed)           0.000     2.122    Video_Generator0/b_reg[1]_i_160_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.361 r  Video_Generator0/b_reg[1]_i_82/O[2]
                         net (fo=3, routed)           0.935     3.296    Video_Generator0_n_153
    SLICE_X32Y28         LUT3 (Prop_lut3_I1_O)        0.301     3.597 r  b[1]_i_85/O
                         net (fo=2, routed)           0.679     4.276    Video_Generator0/b_reg[1]_i_6_0
    SLICE_X32Y28         LUT5 (Prop_lut5_I0_O)        0.124     4.400 r  Video_Generator0/b[1]_i_37/O
                         net (fo=2, routed)           0.604     5.005    Video_Generator0/b[1]_i_37_n_0
    SLICE_X33Y30         LUT6 (Prop_lut6_I0_O)        0.124     5.129 r  Video_Generator0/b[1]_i_41/O
                         net (fo=1, routed)           0.000     5.129    Video_Generator0/b[1]_i_41_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.661 r  Video_Generator0/b_reg[1]_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.661    Video_Generator0/b_reg[1]_i_6_n_0
    SLICE_X33Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.775 r  Video_Generator0/b_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.775    Video_Generator0/b_reg[1]_i_2_n_0
    SLICE_X33Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.889 r  Video_Generator0/b_reg[5]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.889    Video_Generator0/b_reg[5]_i_8_n_0
    SLICE_X33Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.003 r  Video_Generator0/b_reg[9]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.003    Video_Generator0/b_reg[9]_i_8_n_0
    SLICE_X33Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.337 r  Video_Generator0/b_reg[13]_i_10/O[1]
                         net (fo=22, routed)          1.033     7.370    Video_Generator0_n_244
    SLICE_X33Y38         LUT3 (Prop_lut3_I2_O)        0.303     7.673 r  b[1]_i_267/O
                         net (fo=1, routed)           0.775     8.448    b[1]_i_267_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     8.833 r  b_reg[1]_i_204/CO[3]
                         net (fo=1, routed)           0.000     8.833    b_reg[1]_i_204_n_0
    SLICE_X32Y35         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.072 r  b_reg[1]_i_145/O[2]
                         net (fo=3, routed)           0.677     9.749    b_reg[1]_i_145_n_5
    SLICE_X35Y36         LUT3 (Prop_lut3_I1_O)        0.302    10.051 r  b[1]_i_148/O
                         net (fo=2, routed)           0.505    10.556    b[1]_i_148_n_0
    SLICE_X32Y37         LUT5 (Prop_lut5_I4_O)        0.124    10.680 r  b[1]_i_66/O
                         net (fo=2, routed)           0.707    11.386    b[1]_i_66_n_0
    SLICE_X31Y35         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.912 r  b_reg[1]_i_24/CO[3]
                         net (fo=1, routed)           0.000    11.912    b_reg[1]_i_24_n_0
    SLICE_X31Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.246 r  b_reg[1]_i_4/O[1]
                         net (fo=3, routed)           0.862    13.108    Video_Generator0/b_reg[0]_0[1]
    SLICE_X30Y34         LUT4 (Prop_lut4_I1_O)        0.303    13.411 r  Video_Generator0/b[1]_i_21/O
                         net (fo=1, routed)           0.000    13.411    Video_Generator0/b[1]_i_21_n_0
    SLICE_X30Y34         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    13.791 r  Video_Generator0/b_reg[1]_i_3/CO[3]
                         net (fo=28, routed)          1.113    14.904    Video_Generator0/b_reg[1]_i_3_n_0
    SLICE_X30Y37         LUT5 (Prop_lut5_I3_O)        0.124    15.028 r  Video_Generator0/b[13]_i_8/O
                         net (fo=1, routed)           0.000    15.028    Video_Generator0/b[13]_i_8_n_0
    SLICE_X30Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.561 r  Video_Generator0/b_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.561    Video_Generator0/b_reg[13]_i_1_n_0
    SLICE_X30Y38         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.800 r  Video_Generator0/b_reg[32]_i_1/O[2]
                         net (fo=1, routed)           0.000    15.800    Video_Generator0/b0[16]
    SLICE_X30Y38         FDRE                                         r  Video_Generator0/b_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.734    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.825 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         1.503     5.328    Video_Generator0/clk_out1
    SLICE_X30Y38         FDRE                                         r  Video_Generator0/b_reg[16]/C
                         clock pessimism              0.570     5.898    
                         clock uncertainty           -0.114     5.784    
    SLICE_X30Y38         FDRE (Setup_fdre_C_D)        0.109     5.893    Video_Generator0/b_reg[16]
  -------------------------------------------------------------------
                         required time                          5.893    
                         arrival time                         -15.800    
  -------------------------------------------------------------------
                         slack                                 -9.908    

Slack (VIOLATED) :        -9.894ns  (required time - arrival time)
  Source:                 Video_Generator0/num3_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            Video_Generator0/c_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.525ns  (logic 7.258ns (43.922%)  route 9.267ns (56.078%))
  Logic Levels:           28  (CARRY4=18 LUT3=4 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 5.309 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.804ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         1.615    -0.804    Video_Generator0/clk_out1
    SLICE_X25Y16         FDRE                                         r  Video_Generator0/num3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y16         FDRE (Prop_fdre_C_Q)         0.456    -0.348 r  Video_Generator0/num3_reg[3]/Q
                         net (fo=25, routed)          1.064     0.716    Video_Generator0/num3_reg[3]
    SLICE_X23Y19         LUT3 (Prop_lut3_I0_O)        0.124     0.840 r  Video_Generator0/c[1]_i_162/O
                         net (fo=1, routed)           0.472     1.312    Video_Generator0/c[1]_i_162_n_0
    SLICE_X23Y21         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     1.710 r  Video_Generator0/c_reg[1]_i_115/CO[3]
                         net (fo=1, routed)           0.000     1.710    Video_Generator0/c_reg[1]_i_115_n_0
    SLICE_X23Y22         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.949 r  Video_Generator0/c_reg[1]_i_79/O[2]
                         net (fo=3, routed)           1.007     2.957    Video_Generator0_n_320
    SLICE_X25Y16         LUT3 (Prop_lut3_I2_O)        0.302     3.259 r  c[1]_i_110/O
                         net (fo=2, routed)           0.694     3.952    Video_Generator0/c_reg[1]_i_28_4
    SLICE_X25Y16         LUT5 (Prop_lut5_I0_O)        0.124     4.076 r  Video_Generator0/c[1]_i_66/O
                         net (fo=2, routed)           0.499     4.576    Video_Generator0/c[1]_i_66_n_0
    SLICE_X24Y16         LUT6 (Prop_lut6_I0_O)        0.124     4.700 r  Video_Generator0/c[1]_i_70/O
                         net (fo=1, routed)           0.000     4.700    Video_Generator0/c[1]_i_70_n_0
    SLICE_X24Y16         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     5.080 r  Video_Generator0/c_reg[1]_i_28/CO[3]
                         net (fo=1, routed)           0.000     5.080    Video_Generator0/c_reg[1]_i_28_n_0
    SLICE_X24Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.197 r  Video_Generator0/c_reg[1]_i_12/CO[3]
                         net (fo=1, routed)           0.000     5.197    Video_Generator0/c_reg[1]_i_12_n_0
    SLICE_X24Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.314 r  Video_Generator0/c_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.314    Video_Generator0/c_reg[1]_i_3_n_0
    SLICE_X24Y19         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.629 r  Video_Generator0/c_reg[1]_i_2/O[3]
                         net (fo=15, routed)          0.851     6.480    Video_Generator0_n_345
    SLICE_X27Y18         LUT3 (Prop_lut3_I2_O)        0.307     6.787 r  c[2]_i_204/O
                         net (fo=1, routed)           0.464     7.251    c[2]_i_204_n_0
    SLICE_X25Y19         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.758 r  c_reg[2]_i_183/CO[3]
                         net (fo=1, routed)           0.000     7.758    c_reg[2]_i_183_n_0
    SLICE_X25Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.872 r  c_reg[2]_i_160/CO[3]
                         net (fo=1, routed)           0.000     7.872    c_reg[2]_i_160_n_0
    SLICE_X25Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.986 r  c_reg[2]_i_135/CO[3]
                         net (fo=1, routed)           0.000     7.986    c_reg[2]_i_135_n_0
    SLICE_X25Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.100 r  c_reg[2]_i_112/CO[3]
                         net (fo=1, routed)           0.000     8.100    c_reg[2]_i_112_n_0
    SLICE_X25Y23         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.371 r  c_reg[2]_i_111/CO[0]
                         net (fo=4, routed)           0.576     8.947    c_reg[2]_i_111_n_3
    SLICE_X27Y21         LUT3 (Prop_lut3_I0_O)        0.373     9.320 f  c[2]_i_113/O
                         net (fo=2, routed)           0.654     9.974    c[2]_i_113_n_0
    SLICE_X22Y20         LUT5 (Prop_lut5_I3_O)        0.124    10.098 r  c[2]_i_54/O
                         net (fo=2, routed)           0.498    10.595    c[2]_i_54_n_0
    SLICE_X22Y18         LUT6 (Prop_lut6_I0_O)        0.124    10.719 r  c[2]_i_58/O
                         net (fo=1, routed)           0.000    10.719    c[2]_i_58_n_0
    SLICE_X22Y18         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    11.099 r  c_reg[2]_i_23/CO[3]
                         net (fo=1, routed)           0.000    11.099    c_reg[2]_i_23_n_0
    SLICE_X22Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.422 r  c_reg[2]_i_4/O[1]
                         net (fo=3, routed)           1.124    12.547    Video_Generator0/c_reg[0]_0[1]
    SLICE_X22Y29         LUT4 (Prop_lut4_I1_O)        0.306    12.853 r  Video_Generator0/c[2]_i_20/O
                         net (fo=1, routed)           0.000    12.853    Video_Generator0/c[2]_i_20_n_0
    SLICE_X22Y29         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    13.233 r  Video_Generator0/c_reg[2]_i_3/CO[3]
                         net (fo=27, routed)          1.354    14.587    Video_Generator0/c_reg[2]_i_3_n_0
    SLICE_X21Y23         LUT5 (Prop_lut5_I3_O)        0.124    14.711 r  Video_Generator0/c[6]_i_6/O
                         net (fo=1, routed)           0.000    14.711    Video_Generator0/c[6]_i_6_n_0
    SLICE_X21Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.261 r  Video_Generator0/c_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.261    Video_Generator0/c_reg[6]_i_1_n_0
    SLICE_X21Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.375 r  Video_Generator0/c_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.009    15.384    Video_Generator0/c_reg[10]_i_1_n_0
    SLICE_X21Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.498 r  Video_Generator0/c_reg[14]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.498    Video_Generator0/c_reg[14]_i_1_n_0
    SLICE_X21Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    15.721 r  Video_Generator0/c_reg[32]_i_1/O[0]
                         net (fo=1, routed)           0.000    15.721    Video_Generator0/c0[15]
    SLICE_X21Y26         FDRE                                         r  Video_Generator0/c_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.734    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.825 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         1.484     5.309    Video_Generator0/clk_out1
    SLICE_X21Y26         FDRE                                         r  Video_Generator0/c_reg[15]/C
                         clock pessimism              0.570     5.879    
                         clock uncertainty           -0.114     5.765    
    SLICE_X21Y26         FDRE (Setup_fdre_C_D)        0.062     5.827    Video_Generator0/c_reg[15]
  -------------------------------------------------------------------
                         required time                          5.827    
                         arrival time                         -15.721    
  -------------------------------------------------------------------
                         slack                                 -9.894    

Slack (VIOLATED) :        -9.893ns  (required time - arrival time)
  Source:                 Video_Generator0/num3_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            Video_Generator0/c_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.522ns  (logic 7.255ns (43.911%)  route 9.267ns (56.089%))
  Logic Levels:           27  (CARRY4=17 LUT3=4 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 5.307 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.804ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         1.615    -0.804    Video_Generator0/clk_out1
    SLICE_X25Y16         FDRE                                         r  Video_Generator0/num3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y16         FDRE (Prop_fdre_C_Q)         0.456    -0.348 r  Video_Generator0/num3_reg[3]/Q
                         net (fo=25, routed)          1.064     0.716    Video_Generator0/num3_reg[3]
    SLICE_X23Y19         LUT3 (Prop_lut3_I0_O)        0.124     0.840 r  Video_Generator0/c[1]_i_162/O
                         net (fo=1, routed)           0.472     1.312    Video_Generator0/c[1]_i_162_n_0
    SLICE_X23Y21         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     1.710 r  Video_Generator0/c_reg[1]_i_115/CO[3]
                         net (fo=1, routed)           0.000     1.710    Video_Generator0/c_reg[1]_i_115_n_0
    SLICE_X23Y22         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.949 r  Video_Generator0/c_reg[1]_i_79/O[2]
                         net (fo=3, routed)           1.007     2.957    Video_Generator0_n_320
    SLICE_X25Y16         LUT3 (Prop_lut3_I2_O)        0.302     3.259 r  c[1]_i_110/O
                         net (fo=2, routed)           0.694     3.952    Video_Generator0/c_reg[1]_i_28_4
    SLICE_X25Y16         LUT5 (Prop_lut5_I0_O)        0.124     4.076 r  Video_Generator0/c[1]_i_66/O
                         net (fo=2, routed)           0.499     4.576    Video_Generator0/c[1]_i_66_n_0
    SLICE_X24Y16         LUT6 (Prop_lut6_I0_O)        0.124     4.700 r  Video_Generator0/c[1]_i_70/O
                         net (fo=1, routed)           0.000     4.700    Video_Generator0/c[1]_i_70_n_0
    SLICE_X24Y16         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     5.080 r  Video_Generator0/c_reg[1]_i_28/CO[3]
                         net (fo=1, routed)           0.000     5.080    Video_Generator0/c_reg[1]_i_28_n_0
    SLICE_X24Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.197 r  Video_Generator0/c_reg[1]_i_12/CO[3]
                         net (fo=1, routed)           0.000     5.197    Video_Generator0/c_reg[1]_i_12_n_0
    SLICE_X24Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.314 r  Video_Generator0/c_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.314    Video_Generator0/c_reg[1]_i_3_n_0
    SLICE_X24Y19         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.629 r  Video_Generator0/c_reg[1]_i_2/O[3]
                         net (fo=15, routed)          0.851     6.480    Video_Generator0_n_345
    SLICE_X27Y18         LUT3 (Prop_lut3_I2_O)        0.307     6.787 r  c[2]_i_204/O
                         net (fo=1, routed)           0.464     7.251    c[2]_i_204_n_0
    SLICE_X25Y19         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.758 r  c_reg[2]_i_183/CO[3]
                         net (fo=1, routed)           0.000     7.758    c_reg[2]_i_183_n_0
    SLICE_X25Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.872 r  c_reg[2]_i_160/CO[3]
                         net (fo=1, routed)           0.000     7.872    c_reg[2]_i_160_n_0
    SLICE_X25Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.986 r  c_reg[2]_i_135/CO[3]
                         net (fo=1, routed)           0.000     7.986    c_reg[2]_i_135_n_0
    SLICE_X25Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.100 r  c_reg[2]_i_112/CO[3]
                         net (fo=1, routed)           0.000     8.100    c_reg[2]_i_112_n_0
    SLICE_X25Y23         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.371 r  c_reg[2]_i_111/CO[0]
                         net (fo=4, routed)           0.576     8.947    c_reg[2]_i_111_n_3
    SLICE_X27Y21         LUT3 (Prop_lut3_I0_O)        0.373     9.320 f  c[2]_i_113/O
                         net (fo=2, routed)           0.654     9.974    c[2]_i_113_n_0
    SLICE_X22Y20         LUT5 (Prop_lut5_I3_O)        0.124    10.098 r  c[2]_i_54/O
                         net (fo=2, routed)           0.498    10.595    c[2]_i_54_n_0
    SLICE_X22Y18         LUT6 (Prop_lut6_I0_O)        0.124    10.719 r  c[2]_i_58/O
                         net (fo=1, routed)           0.000    10.719    c[2]_i_58_n_0
    SLICE_X22Y18         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    11.099 r  c_reg[2]_i_23/CO[3]
                         net (fo=1, routed)           0.000    11.099    c_reg[2]_i_23_n_0
    SLICE_X22Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.422 r  c_reg[2]_i_4/O[1]
                         net (fo=3, routed)           1.124    12.547    Video_Generator0/c_reg[0]_0[1]
    SLICE_X22Y29         LUT4 (Prop_lut4_I1_O)        0.306    12.853 r  Video_Generator0/c[2]_i_20/O
                         net (fo=1, routed)           0.000    12.853    Video_Generator0/c[2]_i_20_n_0
    SLICE_X22Y29         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    13.233 r  Video_Generator0/c_reg[2]_i_3/CO[3]
                         net (fo=27, routed)          1.354    14.587    Video_Generator0/c_reg[2]_i_3_n_0
    SLICE_X21Y23         LUT5 (Prop_lut5_I3_O)        0.124    14.711 r  Video_Generator0/c[6]_i_6/O
                         net (fo=1, routed)           0.000    14.711    Video_Generator0/c[6]_i_6_n_0
    SLICE_X21Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.261 r  Video_Generator0/c_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.261    Video_Generator0/c_reg[6]_i_1_n_0
    SLICE_X21Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.375 r  Video_Generator0/c_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.009    15.384    Video_Generator0/c_reg[10]_i_1_n_0
    SLICE_X21Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.718 r  Video_Generator0/c_reg[14]_i_1/O[1]
                         net (fo=1, routed)           0.000    15.718    Video_Generator0/c0[12]
    SLICE_X21Y25         FDRE                                         r  Video_Generator0/c_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.734    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.825 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         1.482     5.307    Video_Generator0/clk_out1
    SLICE_X21Y25         FDRE                                         r  Video_Generator0/c_reg[12]/C
                         clock pessimism              0.570     5.877    
                         clock uncertainty           -0.114     5.763    
    SLICE_X21Y25         FDRE (Setup_fdre_C_D)        0.062     5.825    Video_Generator0/c_reg[12]
  -------------------------------------------------------------------
                         required time                          5.825    
                         arrival time                         -15.718    
  -------------------------------------------------------------------
                         slack                                 -9.893    

Slack (VIOLATED) :        -9.888ns  (required time - arrival time)
  Source:                 Video_Generator0/num2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            Video_Generator0/b_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.512ns  (logic 7.132ns (43.192%)  route 9.380ns (56.808%))
  Logic Levels:           25  (CARRY4=16 LUT3=4 LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.406ns = ( 5.328 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         1.687    -0.732    Video_Generator0/clk_out1
    SLICE_X36Y28         FDRE                                         r  Video_Generator0/num2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y28         FDRE (Prop_fdre_C_Q)         0.456    -0.276 r  Video_Generator0/num2_reg[7]/Q
                         net (fo=29, routed)          1.025     0.749    Video_Generator0/num2_reg[7]
    SLICE_X37Y25         LUT3 (Prop_lut3_I0_O)        0.124     0.873 r  Video_Generator0/b[1]_i_341/O
                         net (fo=1, routed)           0.465     1.338    Video_Generator0/b[1]_i_341_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     1.888 r  Video_Generator0/b_reg[1]_i_285/CO[3]
                         net (fo=1, routed)           0.000     1.888    Video_Generator0/b_reg[1]_i_285_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.005 r  Video_Generator0/b_reg[1]_i_224/CO[3]
                         net (fo=1, routed)           0.000     2.005    Video_Generator0/b_reg[1]_i_224_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.122 r  Video_Generator0/b_reg[1]_i_160/CO[3]
                         net (fo=1, routed)           0.000     2.122    Video_Generator0/b_reg[1]_i_160_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.361 r  Video_Generator0/b_reg[1]_i_82/O[2]
                         net (fo=3, routed)           0.935     3.296    Video_Generator0_n_153
    SLICE_X32Y28         LUT3 (Prop_lut3_I1_O)        0.301     3.597 r  b[1]_i_85/O
                         net (fo=2, routed)           0.679     4.276    Video_Generator0/b_reg[1]_i_6_0
    SLICE_X32Y28         LUT5 (Prop_lut5_I0_O)        0.124     4.400 r  Video_Generator0/b[1]_i_37/O
                         net (fo=2, routed)           0.604     5.005    Video_Generator0/b[1]_i_37_n_0
    SLICE_X33Y30         LUT6 (Prop_lut6_I0_O)        0.124     5.129 r  Video_Generator0/b[1]_i_41/O
                         net (fo=1, routed)           0.000     5.129    Video_Generator0/b[1]_i_41_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.661 r  Video_Generator0/b_reg[1]_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.661    Video_Generator0/b_reg[1]_i_6_n_0
    SLICE_X33Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.775 r  Video_Generator0/b_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.775    Video_Generator0/b_reg[1]_i_2_n_0
    SLICE_X33Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.889 r  Video_Generator0/b_reg[5]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.889    Video_Generator0/b_reg[5]_i_8_n_0
    SLICE_X33Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.003 r  Video_Generator0/b_reg[9]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.003    Video_Generator0/b_reg[9]_i_8_n_0
    SLICE_X33Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.337 r  Video_Generator0/b_reg[13]_i_10/O[1]
                         net (fo=22, routed)          1.033     7.370    Video_Generator0_n_244
    SLICE_X33Y38         LUT3 (Prop_lut3_I2_O)        0.303     7.673 r  b[1]_i_267/O
                         net (fo=1, routed)           0.775     8.448    b[1]_i_267_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     8.833 r  b_reg[1]_i_204/CO[3]
                         net (fo=1, routed)           0.000     8.833    b_reg[1]_i_204_n_0
    SLICE_X32Y35         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.072 r  b_reg[1]_i_145/O[2]
                         net (fo=3, routed)           0.677     9.749    b_reg[1]_i_145_n_5
    SLICE_X35Y36         LUT3 (Prop_lut3_I1_O)        0.302    10.051 r  b[1]_i_148/O
                         net (fo=2, routed)           0.505    10.556    b[1]_i_148_n_0
    SLICE_X32Y37         LUT5 (Prop_lut5_I4_O)        0.124    10.680 r  b[1]_i_66/O
                         net (fo=2, routed)           0.707    11.386    b[1]_i_66_n_0
    SLICE_X31Y35         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.912 r  b_reg[1]_i_24/CO[3]
                         net (fo=1, routed)           0.000    11.912    b_reg[1]_i_24_n_0
    SLICE_X31Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.246 r  b_reg[1]_i_4/O[1]
                         net (fo=3, routed)           0.862    13.108    Video_Generator0/b_reg[0]_0[1]
    SLICE_X30Y34         LUT4 (Prop_lut4_I1_O)        0.303    13.411 r  Video_Generator0/b[1]_i_21/O
                         net (fo=1, routed)           0.000    13.411    Video_Generator0/b[1]_i_21_n_0
    SLICE_X30Y34         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    13.791 r  Video_Generator0/b_reg[1]_i_3/CO[3]
                         net (fo=28, routed)          1.113    14.904    Video_Generator0/b_reg[1]_i_3_n_0
    SLICE_X30Y37         LUT5 (Prop_lut5_I3_O)        0.124    15.028 r  Video_Generator0/b[13]_i_8/O
                         net (fo=1, routed)           0.000    15.028    Video_Generator0/b[13]_i_8_n_0
    SLICE_X30Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.561 r  Video_Generator0/b_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.561    Video_Generator0/b_reg[13]_i_1_n_0
    SLICE_X30Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.780 r  Video_Generator0/b_reg[32]_i_1/O[0]
                         net (fo=1, routed)           0.000    15.780    Video_Generator0/b0[14]
    SLICE_X30Y38         FDRE                                         r  Video_Generator0/b_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.734    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.825 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         1.503     5.328    Video_Generator0/clk_out1
    SLICE_X30Y38         FDRE                                         r  Video_Generator0/b_reg[14]/C
                         clock pessimism              0.570     5.898    
                         clock uncertainty           -0.114     5.784    
    SLICE_X30Y38         FDRE (Setup_fdre_C_D)        0.109     5.893    Video_Generator0/b_reg[14]
  -------------------------------------------------------------------
                         required time                          5.893    
                         arrival time                         -15.780    
  -------------------------------------------------------------------
                         slack                                 -9.888    

Slack (VIOLATED) :        -9.872ns  (required time - arrival time)
  Source:                 Video_Generator0/num3_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            Video_Generator0/c_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.501ns  (logic 7.234ns (43.840%)  route 9.267ns (56.160%))
  Logic Levels:           27  (CARRY4=17 LUT3=4 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 5.307 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.804ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         1.615    -0.804    Video_Generator0/clk_out1
    SLICE_X25Y16         FDRE                                         r  Video_Generator0/num3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y16         FDRE (Prop_fdre_C_Q)         0.456    -0.348 r  Video_Generator0/num3_reg[3]/Q
                         net (fo=25, routed)          1.064     0.716    Video_Generator0/num3_reg[3]
    SLICE_X23Y19         LUT3 (Prop_lut3_I0_O)        0.124     0.840 r  Video_Generator0/c[1]_i_162/O
                         net (fo=1, routed)           0.472     1.312    Video_Generator0/c[1]_i_162_n_0
    SLICE_X23Y21         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     1.710 r  Video_Generator0/c_reg[1]_i_115/CO[3]
                         net (fo=1, routed)           0.000     1.710    Video_Generator0/c_reg[1]_i_115_n_0
    SLICE_X23Y22         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.949 r  Video_Generator0/c_reg[1]_i_79/O[2]
                         net (fo=3, routed)           1.007     2.957    Video_Generator0_n_320
    SLICE_X25Y16         LUT3 (Prop_lut3_I2_O)        0.302     3.259 r  c[1]_i_110/O
                         net (fo=2, routed)           0.694     3.952    Video_Generator0/c_reg[1]_i_28_4
    SLICE_X25Y16         LUT5 (Prop_lut5_I0_O)        0.124     4.076 r  Video_Generator0/c[1]_i_66/O
                         net (fo=2, routed)           0.499     4.576    Video_Generator0/c[1]_i_66_n_0
    SLICE_X24Y16         LUT6 (Prop_lut6_I0_O)        0.124     4.700 r  Video_Generator0/c[1]_i_70/O
                         net (fo=1, routed)           0.000     4.700    Video_Generator0/c[1]_i_70_n_0
    SLICE_X24Y16         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     5.080 r  Video_Generator0/c_reg[1]_i_28/CO[3]
                         net (fo=1, routed)           0.000     5.080    Video_Generator0/c_reg[1]_i_28_n_0
    SLICE_X24Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.197 r  Video_Generator0/c_reg[1]_i_12/CO[3]
                         net (fo=1, routed)           0.000     5.197    Video_Generator0/c_reg[1]_i_12_n_0
    SLICE_X24Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.314 r  Video_Generator0/c_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.314    Video_Generator0/c_reg[1]_i_3_n_0
    SLICE_X24Y19         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.629 r  Video_Generator0/c_reg[1]_i_2/O[3]
                         net (fo=15, routed)          0.851     6.480    Video_Generator0_n_345
    SLICE_X27Y18         LUT3 (Prop_lut3_I2_O)        0.307     6.787 r  c[2]_i_204/O
                         net (fo=1, routed)           0.464     7.251    c[2]_i_204_n_0
    SLICE_X25Y19         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.758 r  c_reg[2]_i_183/CO[3]
                         net (fo=1, routed)           0.000     7.758    c_reg[2]_i_183_n_0
    SLICE_X25Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.872 r  c_reg[2]_i_160/CO[3]
                         net (fo=1, routed)           0.000     7.872    c_reg[2]_i_160_n_0
    SLICE_X25Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.986 r  c_reg[2]_i_135/CO[3]
                         net (fo=1, routed)           0.000     7.986    c_reg[2]_i_135_n_0
    SLICE_X25Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.100 r  c_reg[2]_i_112/CO[3]
                         net (fo=1, routed)           0.000     8.100    c_reg[2]_i_112_n_0
    SLICE_X25Y23         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.371 r  c_reg[2]_i_111/CO[0]
                         net (fo=4, routed)           0.576     8.947    c_reg[2]_i_111_n_3
    SLICE_X27Y21         LUT3 (Prop_lut3_I0_O)        0.373     9.320 f  c[2]_i_113/O
                         net (fo=2, routed)           0.654     9.974    c[2]_i_113_n_0
    SLICE_X22Y20         LUT5 (Prop_lut5_I3_O)        0.124    10.098 r  c[2]_i_54/O
                         net (fo=2, routed)           0.498    10.595    c[2]_i_54_n_0
    SLICE_X22Y18         LUT6 (Prop_lut6_I0_O)        0.124    10.719 r  c[2]_i_58/O
                         net (fo=1, routed)           0.000    10.719    c[2]_i_58_n_0
    SLICE_X22Y18         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    11.099 r  c_reg[2]_i_23/CO[3]
                         net (fo=1, routed)           0.000    11.099    c_reg[2]_i_23_n_0
    SLICE_X22Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.422 r  c_reg[2]_i_4/O[1]
                         net (fo=3, routed)           1.124    12.547    Video_Generator0/c_reg[0]_0[1]
    SLICE_X22Y29         LUT4 (Prop_lut4_I1_O)        0.306    12.853 r  Video_Generator0/c[2]_i_20/O
                         net (fo=1, routed)           0.000    12.853    Video_Generator0/c[2]_i_20_n_0
    SLICE_X22Y29         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    13.233 r  Video_Generator0/c_reg[2]_i_3/CO[3]
                         net (fo=27, routed)          1.354    14.587    Video_Generator0/c_reg[2]_i_3_n_0
    SLICE_X21Y23         LUT5 (Prop_lut5_I3_O)        0.124    14.711 r  Video_Generator0/c[6]_i_6/O
                         net (fo=1, routed)           0.000    14.711    Video_Generator0/c[6]_i_6_n_0
    SLICE_X21Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.261 r  Video_Generator0/c_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.261    Video_Generator0/c_reg[6]_i_1_n_0
    SLICE_X21Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.375 r  Video_Generator0/c_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.009    15.384    Video_Generator0/c_reg[10]_i_1_n_0
    SLICE_X21Y25         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.697 r  Video_Generator0/c_reg[14]_i_1/O[3]
                         net (fo=1, routed)           0.000    15.697    Video_Generator0/c0[14]
    SLICE_X21Y25         FDRE                                         r  Video_Generator0/c_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.734    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.825 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         1.482     5.307    Video_Generator0/clk_out1
    SLICE_X21Y25         FDRE                                         r  Video_Generator0/c_reg[14]/C
                         clock pessimism              0.570     5.877    
                         clock uncertainty           -0.114     5.763    
    SLICE_X21Y25         FDRE (Setup_fdre_C_D)        0.062     5.825    Video_Generator0/c_reg[14]
  -------------------------------------------------------------------
                         required time                          5.825    
                         arrival time                         -15.697    
  -------------------------------------------------------------------
                         slack                                 -9.872    

Slack (VIOLATED) :        -9.846ns  (required time - arrival time)
  Source:                 Video_Generator0/num2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            Video_Generator0/b_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.469ns  (logic 7.236ns (43.937%)  route 9.233ns (56.063%))
  Logic Levels:           25  (CARRY4=16 LUT3=4 LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.407ns = ( 5.327 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         1.687    -0.732    Video_Generator0/clk_out1
    SLICE_X36Y28         FDRE                                         r  Video_Generator0/num2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y28         FDRE (Prop_fdre_C_Q)         0.456    -0.276 r  Video_Generator0/num2_reg[7]/Q
                         net (fo=29, routed)          1.025     0.749    Video_Generator0/num2_reg[7]
    SLICE_X37Y25         LUT3 (Prop_lut3_I0_O)        0.124     0.873 r  Video_Generator0/b[1]_i_341/O
                         net (fo=1, routed)           0.465     1.338    Video_Generator0/b[1]_i_341_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     1.888 r  Video_Generator0/b_reg[1]_i_285/CO[3]
                         net (fo=1, routed)           0.000     1.888    Video_Generator0/b_reg[1]_i_285_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.005 r  Video_Generator0/b_reg[1]_i_224/CO[3]
                         net (fo=1, routed)           0.000     2.005    Video_Generator0/b_reg[1]_i_224_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.122 r  Video_Generator0/b_reg[1]_i_160/CO[3]
                         net (fo=1, routed)           0.000     2.122    Video_Generator0/b_reg[1]_i_160_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.361 r  Video_Generator0/b_reg[1]_i_82/O[2]
                         net (fo=3, routed)           0.935     3.296    Video_Generator0_n_153
    SLICE_X32Y28         LUT3 (Prop_lut3_I1_O)        0.301     3.597 r  b[1]_i_85/O
                         net (fo=2, routed)           0.679     4.276    Video_Generator0/b_reg[1]_i_6_0
    SLICE_X32Y28         LUT5 (Prop_lut5_I0_O)        0.124     4.400 r  Video_Generator0/b[1]_i_37/O
                         net (fo=2, routed)           0.604     5.005    Video_Generator0/b[1]_i_37_n_0
    SLICE_X33Y30         LUT6 (Prop_lut6_I0_O)        0.124     5.129 r  Video_Generator0/b[1]_i_41/O
                         net (fo=1, routed)           0.000     5.129    Video_Generator0/b[1]_i_41_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.661 r  Video_Generator0/b_reg[1]_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.661    Video_Generator0/b_reg[1]_i_6_n_0
    SLICE_X33Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.775 r  Video_Generator0/b_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.775    Video_Generator0/b_reg[1]_i_2_n_0
    SLICE_X33Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.889 r  Video_Generator0/b_reg[5]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.889    Video_Generator0/b_reg[5]_i_8_n_0
    SLICE_X33Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.003 r  Video_Generator0/b_reg[9]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.003    Video_Generator0/b_reg[9]_i_8_n_0
    SLICE_X33Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.337 r  Video_Generator0/b_reg[13]_i_10/O[1]
                         net (fo=22, routed)          1.033     7.370    Video_Generator0_n_244
    SLICE_X33Y38         LUT3 (Prop_lut3_I2_O)        0.303     7.673 r  b[1]_i_267/O
                         net (fo=1, routed)           0.775     8.448    b[1]_i_267_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     8.833 r  b_reg[1]_i_204/CO[3]
                         net (fo=1, routed)           0.000     8.833    b_reg[1]_i_204_n_0
    SLICE_X32Y35         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.072 r  b_reg[1]_i_145/O[2]
                         net (fo=3, routed)           0.677     9.749    b_reg[1]_i_145_n_5
    SLICE_X35Y36         LUT3 (Prop_lut3_I1_O)        0.302    10.051 r  b[1]_i_148/O
                         net (fo=2, routed)           0.505    10.556    b[1]_i_148_n_0
    SLICE_X32Y37         LUT5 (Prop_lut5_I4_O)        0.124    10.680 r  b[1]_i_66/O
                         net (fo=2, routed)           0.707    11.386    b[1]_i_66_n_0
    SLICE_X31Y35         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.912 r  b_reg[1]_i_24/CO[3]
                         net (fo=1, routed)           0.000    11.912    b_reg[1]_i_24_n_0
    SLICE_X31Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.246 r  b_reg[1]_i_4/O[1]
                         net (fo=3, routed)           0.862    13.108    Video_Generator0/b_reg[0]_0[1]
    SLICE_X30Y34         LUT4 (Prop_lut4_I1_O)        0.303    13.411 r  Video_Generator0/b[1]_i_21/O
                         net (fo=1, routed)           0.000    13.411    Video_Generator0/b[1]_i_21_n_0
    SLICE_X30Y34         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    13.791 r  Video_Generator0/b_reg[1]_i_3/CO[3]
                         net (fo=28, routed)          0.966    14.757    Video_Generator0/b_reg[1]_i_3_n_0
    SLICE_X30Y36         LUT5 (Prop_lut5_I3_O)        0.124    14.881 r  Video_Generator0/b[9]_i_6/O
                         net (fo=1, routed)           0.000    14.881    Video_Generator0/b[9]_i_6_n_0
    SLICE_X30Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.414 r  Video_Generator0/b_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.414    Video_Generator0/b_reg[9]_i_1_n_0
    SLICE_X30Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.737 r  Video_Generator0/b_reg[13]_i_1/O[1]
                         net (fo=1, routed)           0.000    15.737    Video_Generator0/b0[11]
    SLICE_X30Y37         FDRE                                         r  Video_Generator0/b_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.734    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.825 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         1.502     5.327    Video_Generator0/clk_out1
    SLICE_X30Y37         FDRE                                         r  Video_Generator0/b_reg[11]/C
                         clock pessimism              0.570     5.897    
                         clock uncertainty           -0.114     5.783    
    SLICE_X30Y37         FDRE (Setup_fdre_C_D)        0.109     5.892    Video_Generator0/b_reg[11]
  -------------------------------------------------------------------
                         required time                          5.892    
                         arrival time                         -15.737    
  -------------------------------------------------------------------
                         slack                                 -9.846    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.212ns (72.083%)  route 0.082ns (27.917%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         0.590    -0.536    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X38Y37         FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y37         FDRE (Prop_fdre_C_Q)         0.164    -0.372 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2_reg[6]/Q
                         net (fo=1, routed)           0.082    -0.290    rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2_reg_n_0_[6]
    SLICE_X39Y37         LUT2 (Prop_lut2_I0_O)        0.048    -0.242 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw[6]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.242    rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw[6]_i_1__1_n_0
    SLICE_X39Y37         FDSE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         0.860    -0.769    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X39Y37         FDSE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[6]/C
                         clock pessimism              0.246    -0.523    
                         clock uncertainty            0.114    -0.409    
    SLICE_X39Y37         FDSE (Hold_fdse_C_D)         0.107    -0.302    rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[6]
  -------------------------------------------------------------------
                         required time                          0.302    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         0.589    -0.537    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X38Y36         FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y36         FDRE (Prop_fdre_C_Q)         0.164    -0.373 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2_reg[2]/Q
                         net (fo=1, routed)           0.082    -0.291    rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2_reg_n_0_[2]
    SLICE_X39Y36         LUT2 (Prop_lut2_I0_O)        0.045    -0.246 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw[2]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.246    rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw[2]_i_1__1_n_0
    SLICE_X39Y36         FDSE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         0.859    -0.770    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X39Y36         FDSE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]/C
                         clock pessimism              0.246    -0.524    
                         clock uncertainty            0.114    -0.410    
    SLICE_X39Y36         FDSE (Hold_fdse_C_D)         0.091    -0.319    rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]
  -------------------------------------------------------------------
                         required time                          0.319    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 Video_Generator0/R_Rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            Video_Generator0/R_Rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.131%)  route 0.129ns (47.869%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         0.581    -0.545    Video_Generator0/R_Rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X32Y23         FDRE                                         r  Video_Generator0/R_Rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.404 r  Video_Generator0/R_Rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=2, routed)           0.129    -0.275    Video_Generator0/R_Rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X33Y23         FDRE                                         r  Video_Generator0/R_Rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         0.848    -0.781    Video_Generator0/R_Rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X33Y23         FDRE                                         r  Video_Generator0/R_Rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism              0.249    -0.532    
                         clock uncertainty            0.114    -0.418    
    SLICE_X33Y23         FDRE (Hold_fdre_C_D)         0.070    -0.348    Video_Generator0/R_Rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.348    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 Video_Generator0/R_Rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            Video_Generator0/R_Rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.559%)  route 0.127ns (47.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         0.564    -0.562    Video_Generator0/R_Rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X31Y39         FDRE                                         r  Video_Generator0/R_Rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  Video_Generator0/R_Rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=2, routed)           0.127    -0.294    Video_Generator0/R_Rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X30Y39         FDRE                                         r  Video_Generator0/R_Rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         0.833    -0.796    Video_Generator0/R_Rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X30Y39         FDRE                                         r  Video_Generator0/R_Rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism              0.247    -0.549    
                         clock uncertainty            0.114    -0.435    
    SLICE_X30Y39         FDRE (Hold_fdre_C_D)         0.059    -0.376    Video_Generator0/R_Rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pVde_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataEncoder/pVde_2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.141ns (57.511%)  route 0.104ns (42.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         0.591    -0.535    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X35Y38         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pVde_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.394 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pVde_1_reg/Q
                         net (fo=1, routed)           0.104    -0.290    rgb2dvi/U0/DataEncoders[0].DataEncoder/pVde_1
    SLICE_X35Y38         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pVde_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         0.861    -0.768    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X35Y38         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pVde_2_reg/C
                         clock pessimism              0.233    -0.535    
                         clock uncertainty            0.114    -0.421    
    SLICE_X35Y38         FDRE (Hold_fdre_C_D)         0.047    -0.374    rgb2dvi/U0/DataEncoders[0].DataEncoder/pVde_2_reg
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.209ns (62.480%)  route 0.126ns (37.520%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         0.591    -0.535    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X34Y39         FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y39         FDRE (Prop_fdre_C_Q)         0.164    -0.371 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1_reg[2]/Q
                         net (fo=2, routed)           0.126    -0.246    rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1_reg_n_0_[2]
    SLICE_X36Y38         LUT6 (Prop_lut6_I2_O)        0.045    -0.201 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.201    rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2[1]_i_1_n_0
    SLICE_X36Y38         FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         0.862    -0.767    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X36Y38         FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2_reg[1]/C
                         clock pessimism              0.269    -0.498    
                         clock uncertainty            0.114    -0.384    
    SLICE_X36Y38         FDRE (Hold_fdre_C_D)         0.092    -0.292    rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.292    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.722%)  route 0.119ns (48.278%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         0.570    -0.556    rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]_0
    SLICE_X0Y46          FDRE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDRE (Prop_fdre_C_Q)         0.128    -0.428 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.119    -0.309    rgb2dvi/U0/ClockGenInternal.ClockGenX/oOut
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         0.840    -0.789    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism              0.250    -0.539    
                         clock uncertainty            0.114    -0.425    
    SLICE_X0Y47          FDPE (Hold_fdpe_C_D)         0.021    -0.404    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.227ns (74.934%)  route 0.076ns (25.066%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         0.571    -0.555    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y47          FDPE (Prop_fdpe_C_Q)         0.128    -0.427 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/Q
                         net (fo=2, routed)           0.076    -0.351    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg_n_0_[0]
    SLICE_X0Y47          LUT3 (Prop_lut3_I1_O)        0.099    -0.252 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost0/O
                         net (fo=1, routed)           0.000    -0.252    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost0_n_0
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         0.840    -0.789    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism              0.234    -0.555    
                         clock uncertainty            0.114    -0.441    
    SLICE_X0Y47          FDPE (Hold_fdpe_C_D)         0.091    -0.350    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                          0.350    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 Video_Generator0/R_Rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            Video_Generator0/R_Rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.141ns (47.945%)  route 0.153ns (52.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         0.581    -0.545    Video_Generator0/R_Rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X32Y23         FDRE                                         r  Video_Generator0/R_Rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.404 r  Video_Generator0/R_Rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=4, routed)           0.153    -0.251    Video_Generator0/R_Rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X33Y23         FDRE                                         r  Video_Generator0/R_Rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         0.848    -0.781    Video_Generator0/R_Rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X33Y23         FDRE                                         r  Video_Generator0/R_Rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                         clock pessimism              0.249    -0.532    
                         clock uncertainty            0.114    -0.418    
    SLICE_X33Y23         FDRE (Hold_fdre_C_D)         0.066    -0.352    Video_Generator0/R_Rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 Video_Generator0/R_Rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            Video_Generator0/R_Rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.475%)  route 0.150ns (51.525%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         0.581    -0.545    Video_Generator0/R_Rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X32Y23         FDRE                                         r  Video_Generator0/R_Rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.404 r  Video_Generator0/R_Rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=4, routed)           0.150    -0.255    Video_Generator0/R_Rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X32Y23         FDRE                                         r  Video_Generator0/R_Rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         0.848    -0.781    Video_Generator0/R_Rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X32Y23         FDRE                                         r  Video_Generator0/R_Rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                         clock pessimism              0.236    -0.545    
                         clock uncertainty            0.114    -0.431    
    SLICE_X32Y23         FDRE (Hold_fdre_C_D)         0.070    -0.361    Video_Generator0/R_Rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.106    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  PixelClkIO

Setup :            0  Failing Endpoints,  Worst Slack        0.913ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.178ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.913ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/ClockSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.491ns  (logic 0.419ns (5.593%)  route 7.072ns (94.407%))
  Logic Levels:           0  
  Clock Path Skew:        3.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.801ns = ( 8.535 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.719ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         1.700    -0.719    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X39Y41         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y41         FDPE (Prop_fdpe_C_Q)         0.419    -0.300 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           7.072     6.772    rgb2dvi/U0/ClockSerializer/aRst
    OLOGIC_X1Y25         OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.734    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.825 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         1.452     5.277    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.360 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538     6.898    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.989 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.546     8.535    rgb2dvi/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y25         OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.490     9.025    
                         clock uncertainty           -0.316     8.709    
    OLOGIC_X1Y25         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024     7.685    rgb2dvi/U0/ClockSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                          7.685    
                         arrival time                          -6.772    
  -------------------------------------------------------------------
                         slack                                  0.913    

Slack (MET) :             1.062ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/ClockSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.342ns  (logic 0.419ns (5.707%)  route 6.923ns (94.293%))
  Logic Levels:           0  
  Clock Path Skew:        3.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.801ns = ( 8.535 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.719ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         1.700    -0.719    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X39Y41         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y41         FDPE (Prop_fdpe_C_Q)         0.419    -0.300 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.923     6.623    rgb2dvi/U0/ClockSerializer/aRst
    OLOGIC_X1Y26         OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.734    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.825 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         1.452     5.277    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.360 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538     6.898    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.989 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.546     8.535    rgb2dvi/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y26         OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.490     9.025    
                         clock uncertainty           -0.316     8.709    
    OLOGIC_X1Y26         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024     7.685    rgb2dvi/U0/ClockSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                          7.685    
                         arrival time                          -6.623    
  -------------------------------------------------------------------
                         slack                                  1.062    

Slack (MET) :             1.113ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.293ns  (logic 0.419ns (5.745%)  route 6.874ns (94.255%))
  Logic Levels:           0  
  Clock Path Skew:        3.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.803ns = ( 8.537 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.719ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         1.700    -0.719    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X39Y41         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y41         FDPE (Prop_fdpe_C_Q)         0.419    -0.300 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.874     6.574    rgb2dvi/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y27         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.734    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.825 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         1.452     5.277    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.360 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538     6.898    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.989 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.548     8.537    rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y27         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.490     9.027    
                         clock uncertainty           -0.316     8.711    
    OLOGIC_X1Y27         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024     7.687    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                          7.687    
                         arrival time                          -6.574    
  -------------------------------------------------------------------
                         slack                                  1.113    

Slack (MET) :             1.224ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.182ns  (logic 0.419ns (5.834%)  route 6.763ns (94.166%))
  Logic Levels:           0  
  Clock Path Skew:        3.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.803ns = ( 8.537 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.719ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         1.700    -0.719    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X39Y41         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y41         FDPE (Prop_fdpe_C_Q)         0.419    -0.300 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.763     6.463    rgb2dvi/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y28         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.734    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.825 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         1.452     5.277    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.360 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538     6.898    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.989 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.548     8.537    rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y28         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.490     9.027    
                         clock uncertainty           -0.316     8.711    
    OLOGIC_X1Y28         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024     7.687    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                          7.687    
                         arrival time                          -6.463    
  -------------------------------------------------------------------
                         slack                                  1.224    

Slack (MET) :             1.274ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.133ns  (logic 0.419ns (5.874%)  route 6.714ns (94.126%))
  Logic Levels:           0  
  Clock Path Skew:        3.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.804ns = ( 8.538 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.719ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         1.700    -0.719    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X39Y41         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y41         FDPE (Prop_fdpe_C_Q)         0.419    -0.300 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.714     6.414    rgb2dvi/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y29         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.734    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.825 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         1.452     5.277    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.360 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538     6.898    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.989 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.549     8.538    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y29         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.490     9.028    
                         clock uncertainty           -0.316     8.712    
    OLOGIC_X1Y29         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024     7.688    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                          7.688    
                         arrival time                          -6.414    
  -------------------------------------------------------------------
                         slack                                  1.274    

Slack (MET) :             1.385ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.021ns  (logic 0.419ns (5.967%)  route 6.602ns (94.033%))
  Logic Levels:           0  
  Clock Path Skew:        3.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.804ns = ( 8.538 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.719ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         1.700    -0.719    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X39Y41         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y41         FDPE (Prop_fdpe_C_Q)         0.419    -0.300 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.602     6.303    rgb2dvi/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.734    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.825 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         1.452     5.277    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.360 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538     6.898    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.989 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.549     8.538    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.490     9.028    
                         clock uncertainty           -0.316     8.712    
    OLOGIC_X1Y30         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024     7.688    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                          7.688    
                         arrival time                          -6.303    
  -------------------------------------------------------------------
                         slack                                  1.385    

Slack (MET) :             1.727ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.684ns  (logic 0.419ns (6.269%)  route 6.265ns (93.731%))
  Logic Levels:           0  
  Clock Path Skew:        3.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.808ns = ( 8.542 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.719ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         1.700    -0.719    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X39Y41         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y41         FDPE (Prop_fdpe_C_Q)         0.419    -0.300 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.265     5.965    rgb2dvi/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y32         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.734    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.825 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         1.452     5.277    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.360 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538     6.898    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.989 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.553     8.542    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y32         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.490     9.032    
                         clock uncertainty           -0.316     8.716    
    OLOGIC_X1Y32         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024     7.692    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                          7.692    
                         arrival time                          -5.965    
  -------------------------------------------------------------------
                         slack                                  1.727    

Slack (MET) :             1.752ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.659ns  (logic 0.419ns (6.293%)  route 6.240ns (93.707%))
  Logic Levels:           0  
  Clock Path Skew:        3.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.808ns = ( 8.542 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.719ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         1.700    -0.719    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X39Y41         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y41         FDPE (Prop_fdpe_C_Q)         0.419    -0.300 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.240     5.940    rgb2dvi/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y31         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.734    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.825 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         1.452     5.277    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.360 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538     6.898    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.989 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.553     8.542    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y31         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.490     9.032    
                         clock uncertainty           -0.316     8.716    
    OLOGIC_X1Y31         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024     7.692    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                          7.692    
                         arrival time                          -5.940    
  -------------------------------------------------------------------
                         slack                                  1.752    

Slack (MET) :             3.106ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D5
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.701ns  (logic 0.456ns (7.998%)  route 5.245ns (92.002%))
  Logic Levels:           0  
  Clock Path Skew:        3.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.803ns = ( 8.537 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.722ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         1.697    -0.722    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X39Y37         FDSE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y37         FDSE (Prop_fdse_C_Q)         0.456    -0.266 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[4]/Q
                         net (fo=1, routed)           5.245     4.979    rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[4]
    OLOGIC_X1Y28         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D5
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.734    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.825 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         1.452     5.277    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.360 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538     6.898    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.989 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.548     8.537    rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y28         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.490     9.027    
                         clock uncertainty           -0.316     8.711    
    OLOGIC_X1Y28         OSERDESE2 (Setup_oserdese2_CLKDIV_D5)
                                                     -0.625     8.086    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                          8.086    
                         arrival time                          -4.979    
  -------------------------------------------------------------------
                         slack                                  3.106    

Slack (MET) :             3.142ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D6
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.495ns  (logic 0.419ns (7.625%)  route 5.076ns (92.375%))
  Logic Levels:           0  
  Clock Path Skew:        3.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.803ns = ( 8.537 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         1.696    -0.723    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X39Y36         FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y36         FDRE (Prop_fdre_C_Q)         0.419    -0.304 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[5]/Q
                         net (fo=1, routed)           5.076     4.772    rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[5]
    OLOGIC_X1Y28         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D6
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.734    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.825 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         1.452     5.277    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.360 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538     6.898    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.989 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.548     8.537    rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y28         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.490     9.027    
                         clock uncertainty           -0.316     8.711    
    OLOGIC_X1Y28         OSERDESE2 (Setup_oserdese2_CLKDIV_D6)
                                                     -0.797     7.914    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                          7.914    
                         arrival time                          -4.772    
  -------------------------------------------------------------------
                         slack                                  3.142    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.170ns  (logic 0.164ns (7.556%)  route 2.006ns (92.444%))
  Logic Levels:           0  
  Clock Path Skew:        1.657ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.619ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         0.591    -0.535    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X38Y39         FDSE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y39         FDSE (Prop_fdse_C_Q)         0.164    -0.371 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/Q
                         net (fo=1, routed)           2.006     1.635    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[8]
    OLOGIC_X1Y29         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         0.795    -0.834    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.781 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521    -0.261    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.232 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.851     0.619    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y29         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.503     1.122    
                         clock uncertainty            0.316     1.438    
    OLOGIC_X1Y29         OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     1.457    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -1.457    
                         arrival time                           1.635    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D1
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.213ns  (logic 0.141ns (6.371%)  route 2.072ns (93.629%))
  Logic Levels:           0  
  Clock Path Skew:        1.660ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.621ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         0.590    -0.536    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X36Y37         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.395 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/Q
                         net (fo=1, routed)           2.072     1.677    rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[0]
    OLOGIC_X1Y32         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D1
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         0.795    -0.834    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.781 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521    -0.261    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.232 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.853     0.621    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y32         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.503     1.124    
                         clock uncertainty            0.316     1.440    
    OLOGIC_X1Y32         OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                      0.019     1.459    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.459    
                         arrival time                           1.677    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.227ns  (logic 0.164ns (7.363%)  route 2.063ns (92.637%))
  Logic Levels:           0  
  Clock Path Skew:        1.655ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.617ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         0.591    -0.535    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X38Y39         FDSE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y39         FDSE (Prop_fdse_C_Q)         0.164    -0.371 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/Q
                         net (fo=1, routed)           2.063     1.692    rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[8]
    OLOGIC_X1Y27         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         0.795    -0.834    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.781 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521    -0.261    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.232 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.849     0.617    rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y27         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.503     1.120    
                         clock uncertainty            0.316     1.436    
    OLOGIC_X1Y27         OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     1.455    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -1.455    
                         arrival time                           1.692    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D2
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.013ns  (logic 0.367ns (9.144%)  route 3.646ns (90.856%))
  Logic Levels:           0  
  Clock Path Skew:        3.488ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.647ns
    Source Clock Delay      (SCD):    -1.331ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     1.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128    -4.606 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605    -3.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.909 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         1.578    -1.331    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X39Y40         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y40         FDRE (Prop_fdre_C_Q)         0.367    -0.964 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[1]/Q
                         net (fo=1, routed)           3.646     2.682    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[1]
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D2
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         1.572    -0.847    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.759 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.616     0.858    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.954 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.694     2.647    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.490     2.157    
                         clock uncertainty            0.316     2.473    
    OLOGIC_X1Y30         OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                     -0.063     2.410    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.410    
                         arrival time                           2.682    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.227ns  (logic 0.128ns (5.747%)  route 2.099ns (94.253%))
  Logic Levels:           0  
  Clock Path Skew:        1.657ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.619ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         0.591    -0.535    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X39Y38         FDSE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y38         FDSE (Prop_fdse_C_Q)         0.128    -0.407 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[9]/Q
                         net (fo=1, routed)           2.099     1.692    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[9]
    OLOGIC_X1Y29         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         0.795    -0.834    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.781 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521    -0.261    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.232 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.851     0.619    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y29         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.503     1.122    
                         clock uncertainty            0.316     1.438    
    OLOGIC_X1Y29         OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                     -0.035     1.403    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -1.403    
                         arrival time                           1.692    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.284ns  (logic 0.141ns (6.173%)  route 2.143ns (93.827%))
  Logic Levels:           0  
  Clock Path Skew:        1.656ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.619ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         0.592    -0.534    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X37Y40         FDSE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y40         FDSE (Prop_fdse_C_Q)         0.141    -0.393 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]/Q
                         net (fo=1, routed)           2.143     1.750    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[2]
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         0.795    -0.834    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.781 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521    -0.261    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.232 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.851     0.619    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.503     1.122    
                         clock uncertainty            0.316     1.438    
    OLOGIC_X1Y30         OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     1.457    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.457    
                         arrival time                           1.750    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.289ns  (logic 0.141ns (6.161%)  route 2.148ns (93.839%))
  Logic Levels:           0  
  Clock Path Skew:        1.660ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.621ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         0.590    -0.536    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X35Y37         FDSE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y37         FDSE (Prop_fdse_C_Q)         0.141    -0.395 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]/Q
                         net (fo=1, routed)           2.148     1.752    rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[2]
    OLOGIC_X1Y32         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         0.795    -0.834    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.781 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521    -0.261    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.232 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.853     0.621    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y32         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.503     1.124    
                         clock uncertainty            0.316     1.440    
    OLOGIC_X1Y32         OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     1.459    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.459    
                         arrival time                           1.752    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.294ns  (logic 0.141ns (6.148%)  route 2.153ns (93.852%))
  Logic Levels:           0  
  Clock Path Skew:        1.657ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.617ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         0.589    -0.537    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X39Y36         FDSE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y36         FDSE (Prop_fdse_C_Q)         0.141    -0.396 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]/Q
                         net (fo=1, routed)           2.153     1.756    rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[2]
    OLOGIC_X1Y28         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         0.795    -0.834    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.781 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521    -0.261    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.232 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.849     0.617    rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y28         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.503     1.120    
                         clock uncertainty            0.316     1.436    
    OLOGIC_X1Y28         OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     1.455    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.455    
                         arrival time                           1.756    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D7
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.244ns  (logic 0.128ns (5.704%)  route 2.116ns (94.296%))
  Logic Levels:           0  
  Clock Path Skew:        1.656ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.617ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         0.590    -0.536    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X39Y37         FDSE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y37         FDSE (Prop_fdse_C_Q)         0.128    -0.408 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[6]/Q
                         net (fo=1, routed)           2.116     1.708    rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[6]
    OLOGIC_X1Y28         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D7
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         0.795    -0.834    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.781 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521    -0.261    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.232 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.849     0.617    rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y28         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.503     1.120    
                         clock uncertainty            0.316     1.436    
    OLOGIC_X1Y28         OSERDESE2 (Hold_oserdese2_CLKDIV_D7)
                                                     -0.035     1.401    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.401    
                         arrival time                           1.708    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D8
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.247ns  (logic 0.128ns (5.696%)  route 2.119ns (94.304%))
  Logic Levels:           0  
  Clock Path Skew:        1.654ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.617ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         0.592    -0.534    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X37Y40         FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y40         FDRE (Prop_fdre_C_Q)         0.128    -0.406 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[7]/Q
                         net (fo=1, routed)           2.119     1.713    rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[7]
    OLOGIC_X1Y28         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D8
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         0.795    -0.834    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.781 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521    -0.261    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.232 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.849     0.617    rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y28         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.503     1.120    
                         clock uncertainty            0.316     1.436    
    OLOGIC_X1Y28         OSERDESE2 (Hold_oserdese2_CLKDIV_D8)
                                                     -0.034     1.402    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.402    
                         arrival time                           1.713    
  -------------------------------------------------------------------
                         slack                                  0.311    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  PixelClkIO

Setup :            0  Failing Endpoints,  Worst Slack        0.913ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.178ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.913ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/ClockSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.491ns  (logic 0.419ns (5.593%)  route 7.072ns (94.407%))
  Logic Levels:           0  
  Clock Path Skew:        3.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.801ns = ( 8.535 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.719ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         1.700    -0.719    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X39Y41         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y41         FDPE (Prop_fdpe_C_Q)         0.419    -0.300 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           7.072     6.772    rgb2dvi/U0/ClockSerializer/aRst
    OLOGIC_X1Y25         OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.734    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.825 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         1.452     5.277    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.360 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538     6.898    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.989 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.546     8.535    rgb2dvi/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y25         OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.490     9.025    
                         clock uncertainty           -0.316     8.709    
    OLOGIC_X1Y25         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024     7.685    rgb2dvi/U0/ClockSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                          7.685    
                         arrival time                          -6.772    
  -------------------------------------------------------------------
                         slack                                  0.913    

Slack (MET) :             1.062ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/ClockSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.342ns  (logic 0.419ns (5.707%)  route 6.923ns (94.293%))
  Logic Levels:           0  
  Clock Path Skew:        3.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.801ns = ( 8.535 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.719ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         1.700    -0.719    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X39Y41         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y41         FDPE (Prop_fdpe_C_Q)         0.419    -0.300 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.923     6.623    rgb2dvi/U0/ClockSerializer/aRst
    OLOGIC_X1Y26         OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.734    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.825 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         1.452     5.277    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.360 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538     6.898    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.989 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.546     8.535    rgb2dvi/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y26         OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.490     9.025    
                         clock uncertainty           -0.316     8.709    
    OLOGIC_X1Y26         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024     7.685    rgb2dvi/U0/ClockSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                          7.685    
                         arrival time                          -6.623    
  -------------------------------------------------------------------
                         slack                                  1.062    

Slack (MET) :             1.113ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.293ns  (logic 0.419ns (5.745%)  route 6.874ns (94.255%))
  Logic Levels:           0  
  Clock Path Skew:        3.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.803ns = ( 8.537 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.719ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         1.700    -0.719    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X39Y41         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y41         FDPE (Prop_fdpe_C_Q)         0.419    -0.300 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.874     6.574    rgb2dvi/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y27         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.734    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.825 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         1.452     5.277    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.360 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538     6.898    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.989 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.548     8.537    rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y27         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.490     9.027    
                         clock uncertainty           -0.316     8.711    
    OLOGIC_X1Y27         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024     7.687    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                          7.687    
                         arrival time                          -6.574    
  -------------------------------------------------------------------
                         slack                                  1.113    

Slack (MET) :             1.224ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.182ns  (logic 0.419ns (5.834%)  route 6.763ns (94.166%))
  Logic Levels:           0  
  Clock Path Skew:        3.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.803ns = ( 8.537 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.719ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         1.700    -0.719    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X39Y41         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y41         FDPE (Prop_fdpe_C_Q)         0.419    -0.300 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.763     6.463    rgb2dvi/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y28         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.734    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.825 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         1.452     5.277    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.360 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538     6.898    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.989 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.548     8.537    rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y28         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.490     9.027    
                         clock uncertainty           -0.316     8.711    
    OLOGIC_X1Y28         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024     7.687    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                          7.687    
                         arrival time                          -6.463    
  -------------------------------------------------------------------
                         slack                                  1.224    

Slack (MET) :             1.274ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.133ns  (logic 0.419ns (5.874%)  route 6.714ns (94.126%))
  Logic Levels:           0  
  Clock Path Skew:        3.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.804ns = ( 8.538 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.719ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         1.700    -0.719    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X39Y41         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y41         FDPE (Prop_fdpe_C_Q)         0.419    -0.300 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.714     6.414    rgb2dvi/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y29         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.734    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.825 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         1.452     5.277    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.360 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538     6.898    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.989 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.549     8.538    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y29         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.490     9.028    
                         clock uncertainty           -0.316     8.712    
    OLOGIC_X1Y29         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024     7.688    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                          7.688    
                         arrival time                          -6.414    
  -------------------------------------------------------------------
                         slack                                  1.274    

Slack (MET) :             1.385ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.021ns  (logic 0.419ns (5.967%)  route 6.602ns (94.033%))
  Logic Levels:           0  
  Clock Path Skew:        3.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.804ns = ( 8.538 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.719ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         1.700    -0.719    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X39Y41         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y41         FDPE (Prop_fdpe_C_Q)         0.419    -0.300 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.602     6.303    rgb2dvi/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.734    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.825 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         1.452     5.277    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.360 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538     6.898    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.989 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.549     8.538    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.490     9.028    
                         clock uncertainty           -0.316     8.712    
    OLOGIC_X1Y30         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024     7.688    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                          7.688    
                         arrival time                          -6.303    
  -------------------------------------------------------------------
                         slack                                  1.385    

Slack (MET) :             1.727ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.684ns  (logic 0.419ns (6.269%)  route 6.265ns (93.731%))
  Logic Levels:           0  
  Clock Path Skew:        3.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.808ns = ( 8.542 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.719ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         1.700    -0.719    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X39Y41         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y41         FDPE (Prop_fdpe_C_Q)         0.419    -0.300 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.265     5.965    rgb2dvi/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y32         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.734    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.825 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         1.452     5.277    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.360 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538     6.898    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.989 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.553     8.542    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y32         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.490     9.032    
                         clock uncertainty           -0.316     8.716    
    OLOGIC_X1Y32         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024     7.692    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                          7.692    
                         arrival time                          -5.965    
  -------------------------------------------------------------------
                         slack                                  1.727    

Slack (MET) :             1.752ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.659ns  (logic 0.419ns (6.293%)  route 6.240ns (93.707%))
  Logic Levels:           0  
  Clock Path Skew:        3.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.808ns = ( 8.542 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.719ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         1.700    -0.719    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X39Y41         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y41         FDPE (Prop_fdpe_C_Q)         0.419    -0.300 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.240     5.940    rgb2dvi/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y31         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.734    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.825 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         1.452     5.277    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.360 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538     6.898    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.989 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.553     8.542    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y31         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.490     9.032    
                         clock uncertainty           -0.316     8.716    
    OLOGIC_X1Y31         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024     7.692    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                          7.692    
                         arrival time                          -5.940    
  -------------------------------------------------------------------
                         slack                                  1.752    

Slack (MET) :             3.106ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D5
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.701ns  (logic 0.456ns (7.998%)  route 5.245ns (92.002%))
  Logic Levels:           0  
  Clock Path Skew:        3.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.803ns = ( 8.537 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.722ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         1.697    -0.722    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X39Y37         FDSE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y37         FDSE (Prop_fdse_C_Q)         0.456    -0.266 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[4]/Q
                         net (fo=1, routed)           5.245     4.979    rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[4]
    OLOGIC_X1Y28         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D5
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.734    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.825 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         1.452     5.277    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.360 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538     6.898    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.989 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.548     8.537    rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y28         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.490     9.027    
                         clock uncertainty           -0.316     8.711    
    OLOGIC_X1Y28         OSERDESE2 (Setup_oserdese2_CLKDIV_D5)
                                                     -0.625     8.086    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                          8.086    
                         arrival time                          -4.979    
  -------------------------------------------------------------------
                         slack                                  3.106    

Slack (MET) :             3.142ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D6
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.495ns  (logic 0.419ns (7.625%)  route 5.076ns (92.375%))
  Logic Levels:           0  
  Clock Path Skew:        3.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.803ns = ( 8.537 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         1.696    -0.723    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X39Y36         FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y36         FDRE (Prop_fdre_C_Q)         0.419    -0.304 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[5]/Q
                         net (fo=1, routed)           5.076     4.772    rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[5]
    OLOGIC_X1Y28         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D6
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.734    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.825 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         1.452     5.277    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.360 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538     6.898    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.989 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.548     8.537    rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y28         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.490     9.027    
                         clock uncertainty           -0.316     8.711    
    OLOGIC_X1Y28         OSERDESE2 (Setup_oserdese2_CLKDIV_D6)
                                                     -0.797     7.914    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                          7.914    
                         arrival time                          -4.772    
  -------------------------------------------------------------------
                         slack                                  3.142    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.170ns  (logic 0.164ns (7.556%)  route 2.006ns (92.444%))
  Logic Levels:           0  
  Clock Path Skew:        1.657ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.619ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         0.591    -0.535    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X38Y39         FDSE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y39         FDSE (Prop_fdse_C_Q)         0.164    -0.371 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/Q
                         net (fo=1, routed)           2.006     1.635    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[8]
    OLOGIC_X1Y29         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         0.795    -0.834    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.781 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521    -0.261    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.232 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.851     0.619    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y29         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.503     1.122    
                         clock uncertainty            0.316     1.438    
    OLOGIC_X1Y29         OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     1.457    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -1.457    
                         arrival time                           1.635    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D1
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.213ns  (logic 0.141ns (6.371%)  route 2.072ns (93.629%))
  Logic Levels:           0  
  Clock Path Skew:        1.660ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.621ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         0.590    -0.536    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X36Y37         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.395 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/Q
                         net (fo=1, routed)           2.072     1.677    rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[0]
    OLOGIC_X1Y32         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D1
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         0.795    -0.834    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.781 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521    -0.261    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.232 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.853     0.621    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y32         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.503     1.124    
                         clock uncertainty            0.316     1.440    
    OLOGIC_X1Y32         OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                      0.019     1.459    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.459    
                         arrival time                           1.677    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.227ns  (logic 0.164ns (7.363%)  route 2.063ns (92.637%))
  Logic Levels:           0  
  Clock Path Skew:        1.655ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.617ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         0.591    -0.535    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X38Y39         FDSE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y39         FDSE (Prop_fdse_C_Q)         0.164    -0.371 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/Q
                         net (fo=1, routed)           2.063     1.692    rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[8]
    OLOGIC_X1Y27         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         0.795    -0.834    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.781 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521    -0.261    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.232 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.849     0.617    rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y27         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.503     1.120    
                         clock uncertainty            0.316     1.436    
    OLOGIC_X1Y27         OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     1.455    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -1.455    
                         arrival time                           1.692    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D2
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.263ns  (logic 0.141ns (6.229%)  route 2.122ns (93.771%))
  Logic Levels:           0  
  Clock Path Skew:        1.656ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.619ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         0.592    -0.534    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X39Y40         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[1]/Q
                         net (fo=1, routed)           2.122     1.729    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[1]
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D2
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         0.795    -0.834    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.781 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521    -0.261    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.232 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.851     0.619    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.503     1.122    
                         clock uncertainty            0.316     1.438    
    OLOGIC_X1Y30         OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     1.457    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.457    
                         arrival time                           1.729    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.227ns  (logic 0.128ns (5.747%)  route 2.099ns (94.253%))
  Logic Levels:           0  
  Clock Path Skew:        1.657ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.619ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         0.591    -0.535    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X39Y38         FDSE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y38         FDSE (Prop_fdse_C_Q)         0.128    -0.407 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[9]/Q
                         net (fo=1, routed)           2.099     1.692    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[9]
    OLOGIC_X1Y29         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         0.795    -0.834    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.781 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521    -0.261    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.232 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.851     0.619    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y29         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.503     1.122    
                         clock uncertainty            0.316     1.438    
    OLOGIC_X1Y29         OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                     -0.035     1.403    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -1.403    
                         arrival time                           1.692    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.284ns  (logic 0.141ns (6.173%)  route 2.143ns (93.827%))
  Logic Levels:           0  
  Clock Path Skew:        1.656ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.619ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         0.592    -0.534    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X37Y40         FDSE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y40         FDSE (Prop_fdse_C_Q)         0.141    -0.393 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]/Q
                         net (fo=1, routed)           2.143     1.750    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[2]
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         0.795    -0.834    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.781 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521    -0.261    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.232 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.851     0.619    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.503     1.122    
                         clock uncertainty            0.316     1.438    
    OLOGIC_X1Y30         OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     1.457    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.457    
                         arrival time                           1.750    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.289ns  (logic 0.141ns (6.161%)  route 2.148ns (93.839%))
  Logic Levels:           0  
  Clock Path Skew:        1.660ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.621ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         0.590    -0.536    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X35Y37         FDSE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y37         FDSE (Prop_fdse_C_Q)         0.141    -0.395 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]/Q
                         net (fo=1, routed)           2.148     1.752    rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[2]
    OLOGIC_X1Y32         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         0.795    -0.834    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.781 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521    -0.261    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.232 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.853     0.621    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y32         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.503     1.124    
                         clock uncertainty            0.316     1.440    
    OLOGIC_X1Y32         OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     1.459    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.459    
                         arrival time                           1.752    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.294ns  (logic 0.141ns (6.148%)  route 2.153ns (93.852%))
  Logic Levels:           0  
  Clock Path Skew:        1.657ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.617ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         0.589    -0.537    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X39Y36         FDSE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y36         FDSE (Prop_fdse_C_Q)         0.141    -0.396 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]/Q
                         net (fo=1, routed)           2.153     1.756    rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[2]
    OLOGIC_X1Y28         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         0.795    -0.834    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.781 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521    -0.261    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.232 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.849     0.617    rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y28         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.503     1.120    
                         clock uncertainty            0.316     1.436    
    OLOGIC_X1Y28         OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     1.455    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.455    
                         arrival time                           1.756    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D7
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.244ns  (logic 0.128ns (5.704%)  route 2.116ns (94.296%))
  Logic Levels:           0  
  Clock Path Skew:        1.656ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.617ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         0.590    -0.536    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X39Y37         FDSE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y37         FDSE (Prop_fdse_C_Q)         0.128    -0.408 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[6]/Q
                         net (fo=1, routed)           2.116     1.708    rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[6]
    OLOGIC_X1Y28         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D7
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         0.795    -0.834    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.781 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521    -0.261    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.232 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.849     0.617    rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y28         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.503     1.120    
                         clock uncertainty            0.316     1.436    
    OLOGIC_X1Y28         OSERDESE2 (Hold_oserdese2_CLKDIV_D7)
                                                     -0.035     1.401    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.401    
                         arrival time                           1.708    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D8
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.247ns  (logic 0.128ns (5.696%)  route 2.119ns (94.304%))
  Logic Levels:           0  
  Clock Path Skew:        1.654ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.617ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         0.592    -0.534    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X37Y40         FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y40         FDRE (Prop_fdre_C_Q)         0.128    -0.406 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[7]/Q
                         net (fo=1, routed)           2.119     1.713    rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[7]
    OLOGIC_X1Y28         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D8
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         0.795    -0.834    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.781 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521    -0.261    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.232 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.849     0.617    rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y28         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.503     1.120    
                         clock uncertainty            0.316     1.436    
    OLOGIC_X1Y28         OSERDESE2 (Hold_oserdese2_CLKDIV_D8)
                                                     -0.034     1.402    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.402    
                         arrival time                           1.713    
  -------------------------------------------------------------------
                         slack                                  0.311    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :          394  Failing Endpoints,  Worst Slack      -10.005ns,  Total Violation    -1065.906ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.060ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -10.005ns  (required time - arrival time)
  Source:                 Video_Generator0/num3_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            Video_Generator0/c_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.636ns  (logic 7.369ns (44.296%)  route 9.267ns (55.704%))
  Logic Levels:           28  (CARRY4=18 LUT3=4 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 5.309 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.804ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         1.615    -0.804    Video_Generator0/clk_out1
    SLICE_X25Y16         FDRE                                         r  Video_Generator0/num3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y16         FDRE (Prop_fdre_C_Q)         0.456    -0.348 r  Video_Generator0/num3_reg[3]/Q
                         net (fo=25, routed)          1.064     0.716    Video_Generator0/num3_reg[3]
    SLICE_X23Y19         LUT3 (Prop_lut3_I0_O)        0.124     0.840 r  Video_Generator0/c[1]_i_162/O
                         net (fo=1, routed)           0.472     1.312    Video_Generator0/c[1]_i_162_n_0
    SLICE_X23Y21         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     1.710 r  Video_Generator0/c_reg[1]_i_115/CO[3]
                         net (fo=1, routed)           0.000     1.710    Video_Generator0/c_reg[1]_i_115_n_0
    SLICE_X23Y22         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.949 r  Video_Generator0/c_reg[1]_i_79/O[2]
                         net (fo=3, routed)           1.007     2.957    Video_Generator0_n_320
    SLICE_X25Y16         LUT3 (Prop_lut3_I2_O)        0.302     3.259 r  c[1]_i_110/O
                         net (fo=2, routed)           0.694     3.952    Video_Generator0/c_reg[1]_i_28_4
    SLICE_X25Y16         LUT5 (Prop_lut5_I0_O)        0.124     4.076 r  Video_Generator0/c[1]_i_66/O
                         net (fo=2, routed)           0.499     4.576    Video_Generator0/c[1]_i_66_n_0
    SLICE_X24Y16         LUT6 (Prop_lut6_I0_O)        0.124     4.700 r  Video_Generator0/c[1]_i_70/O
                         net (fo=1, routed)           0.000     4.700    Video_Generator0/c[1]_i_70_n_0
    SLICE_X24Y16         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     5.080 r  Video_Generator0/c_reg[1]_i_28/CO[3]
                         net (fo=1, routed)           0.000     5.080    Video_Generator0/c_reg[1]_i_28_n_0
    SLICE_X24Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.197 r  Video_Generator0/c_reg[1]_i_12/CO[3]
                         net (fo=1, routed)           0.000     5.197    Video_Generator0/c_reg[1]_i_12_n_0
    SLICE_X24Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.314 r  Video_Generator0/c_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.314    Video_Generator0/c_reg[1]_i_3_n_0
    SLICE_X24Y19         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.629 r  Video_Generator0/c_reg[1]_i_2/O[3]
                         net (fo=15, routed)          0.851     6.480    Video_Generator0_n_345
    SLICE_X27Y18         LUT3 (Prop_lut3_I2_O)        0.307     6.787 r  c[2]_i_204/O
                         net (fo=1, routed)           0.464     7.251    c[2]_i_204_n_0
    SLICE_X25Y19         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.758 r  c_reg[2]_i_183/CO[3]
                         net (fo=1, routed)           0.000     7.758    c_reg[2]_i_183_n_0
    SLICE_X25Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.872 r  c_reg[2]_i_160/CO[3]
                         net (fo=1, routed)           0.000     7.872    c_reg[2]_i_160_n_0
    SLICE_X25Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.986 r  c_reg[2]_i_135/CO[3]
                         net (fo=1, routed)           0.000     7.986    c_reg[2]_i_135_n_0
    SLICE_X25Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.100 r  c_reg[2]_i_112/CO[3]
                         net (fo=1, routed)           0.000     8.100    c_reg[2]_i_112_n_0
    SLICE_X25Y23         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.371 r  c_reg[2]_i_111/CO[0]
                         net (fo=4, routed)           0.576     8.947    c_reg[2]_i_111_n_3
    SLICE_X27Y21         LUT3 (Prop_lut3_I0_O)        0.373     9.320 f  c[2]_i_113/O
                         net (fo=2, routed)           0.654     9.974    c[2]_i_113_n_0
    SLICE_X22Y20         LUT5 (Prop_lut5_I3_O)        0.124    10.098 r  c[2]_i_54/O
                         net (fo=2, routed)           0.498    10.595    c[2]_i_54_n_0
    SLICE_X22Y18         LUT6 (Prop_lut6_I0_O)        0.124    10.719 r  c[2]_i_58/O
                         net (fo=1, routed)           0.000    10.719    c[2]_i_58_n_0
    SLICE_X22Y18         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    11.099 r  c_reg[2]_i_23/CO[3]
                         net (fo=1, routed)           0.000    11.099    c_reg[2]_i_23_n_0
    SLICE_X22Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.422 r  c_reg[2]_i_4/O[1]
                         net (fo=3, routed)           1.124    12.547    Video_Generator0/c_reg[0]_0[1]
    SLICE_X22Y29         LUT4 (Prop_lut4_I1_O)        0.306    12.853 r  Video_Generator0/c[2]_i_20/O
                         net (fo=1, routed)           0.000    12.853    Video_Generator0/c[2]_i_20_n_0
    SLICE_X22Y29         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    13.233 r  Video_Generator0/c_reg[2]_i_3/CO[3]
                         net (fo=27, routed)          1.354    14.587    Video_Generator0/c_reg[2]_i_3_n_0
    SLICE_X21Y23         LUT5 (Prop_lut5_I3_O)        0.124    14.711 r  Video_Generator0/c[6]_i_6/O
                         net (fo=1, routed)           0.000    14.711    Video_Generator0/c[6]_i_6_n_0
    SLICE_X21Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.261 r  Video_Generator0/c_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.261    Video_Generator0/c_reg[6]_i_1_n_0
    SLICE_X21Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.375 r  Video_Generator0/c_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.009    15.384    Video_Generator0/c_reg[10]_i_1_n_0
    SLICE_X21Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.498 r  Video_Generator0/c_reg[14]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.498    Video_Generator0/c_reg[14]_i_1_n_0
    SLICE_X21Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.832 r  Video_Generator0/c_reg[32]_i_1/O[1]
                         net (fo=1, routed)           0.000    15.832    Video_Generator0/c0[16]
    SLICE_X21Y26         FDRE                                         r  Video_Generator0/c_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.734    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.825 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         1.484     5.309    Video_Generator0/clk_out1
    SLICE_X21Y26         FDRE                                         r  Video_Generator0/c_reg[16]/C
                         clock pessimism              0.570     5.879    
                         clock uncertainty           -0.114     5.765    
    SLICE_X21Y26         FDRE (Setup_fdre_C_D)        0.062     5.827    Video_Generator0/c_reg[16]
  -------------------------------------------------------------------
                         required time                          5.827    
                         arrival time                         -15.832    
  -------------------------------------------------------------------
                         slack                                -10.005    

Slack (VIOLATED) :        -9.992ns  (required time - arrival time)
  Source:                 Video_Generator0/num2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            Video_Generator0/b_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.616ns  (logic 7.236ns (43.548%)  route 9.380ns (56.452%))
  Logic Levels:           25  (CARRY4=16 LUT3=4 LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.406ns = ( 5.328 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         1.687    -0.732    Video_Generator0/clk_out1
    SLICE_X36Y28         FDRE                                         r  Video_Generator0/num2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y28         FDRE (Prop_fdre_C_Q)         0.456    -0.276 r  Video_Generator0/num2_reg[7]/Q
                         net (fo=29, routed)          1.025     0.749    Video_Generator0/num2_reg[7]
    SLICE_X37Y25         LUT3 (Prop_lut3_I0_O)        0.124     0.873 r  Video_Generator0/b[1]_i_341/O
                         net (fo=1, routed)           0.465     1.338    Video_Generator0/b[1]_i_341_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     1.888 r  Video_Generator0/b_reg[1]_i_285/CO[3]
                         net (fo=1, routed)           0.000     1.888    Video_Generator0/b_reg[1]_i_285_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.005 r  Video_Generator0/b_reg[1]_i_224/CO[3]
                         net (fo=1, routed)           0.000     2.005    Video_Generator0/b_reg[1]_i_224_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.122 r  Video_Generator0/b_reg[1]_i_160/CO[3]
                         net (fo=1, routed)           0.000     2.122    Video_Generator0/b_reg[1]_i_160_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.361 r  Video_Generator0/b_reg[1]_i_82/O[2]
                         net (fo=3, routed)           0.935     3.296    Video_Generator0_n_153
    SLICE_X32Y28         LUT3 (Prop_lut3_I1_O)        0.301     3.597 r  b[1]_i_85/O
                         net (fo=2, routed)           0.679     4.276    Video_Generator0/b_reg[1]_i_6_0
    SLICE_X32Y28         LUT5 (Prop_lut5_I0_O)        0.124     4.400 r  Video_Generator0/b[1]_i_37/O
                         net (fo=2, routed)           0.604     5.005    Video_Generator0/b[1]_i_37_n_0
    SLICE_X33Y30         LUT6 (Prop_lut6_I0_O)        0.124     5.129 r  Video_Generator0/b[1]_i_41/O
                         net (fo=1, routed)           0.000     5.129    Video_Generator0/b[1]_i_41_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.661 r  Video_Generator0/b_reg[1]_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.661    Video_Generator0/b_reg[1]_i_6_n_0
    SLICE_X33Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.775 r  Video_Generator0/b_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.775    Video_Generator0/b_reg[1]_i_2_n_0
    SLICE_X33Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.889 r  Video_Generator0/b_reg[5]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.889    Video_Generator0/b_reg[5]_i_8_n_0
    SLICE_X33Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.003 r  Video_Generator0/b_reg[9]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.003    Video_Generator0/b_reg[9]_i_8_n_0
    SLICE_X33Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.337 r  Video_Generator0/b_reg[13]_i_10/O[1]
                         net (fo=22, routed)          1.033     7.370    Video_Generator0_n_244
    SLICE_X33Y38         LUT3 (Prop_lut3_I2_O)        0.303     7.673 r  b[1]_i_267/O
                         net (fo=1, routed)           0.775     8.448    b[1]_i_267_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     8.833 r  b_reg[1]_i_204/CO[3]
                         net (fo=1, routed)           0.000     8.833    b_reg[1]_i_204_n_0
    SLICE_X32Y35         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.072 r  b_reg[1]_i_145/O[2]
                         net (fo=3, routed)           0.677     9.749    b_reg[1]_i_145_n_5
    SLICE_X35Y36         LUT3 (Prop_lut3_I1_O)        0.302    10.051 r  b[1]_i_148/O
                         net (fo=2, routed)           0.505    10.556    b[1]_i_148_n_0
    SLICE_X32Y37         LUT5 (Prop_lut5_I4_O)        0.124    10.680 r  b[1]_i_66/O
                         net (fo=2, routed)           0.707    11.386    b[1]_i_66_n_0
    SLICE_X31Y35         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.912 r  b_reg[1]_i_24/CO[3]
                         net (fo=1, routed)           0.000    11.912    b_reg[1]_i_24_n_0
    SLICE_X31Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.246 r  b_reg[1]_i_4/O[1]
                         net (fo=3, routed)           0.862    13.108    Video_Generator0/b_reg[0]_0[1]
    SLICE_X30Y34         LUT4 (Prop_lut4_I1_O)        0.303    13.411 r  Video_Generator0/b[1]_i_21/O
                         net (fo=1, routed)           0.000    13.411    Video_Generator0/b[1]_i_21_n_0
    SLICE_X30Y34         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    13.791 r  Video_Generator0/b_reg[1]_i_3/CO[3]
                         net (fo=28, routed)          1.113    14.904    Video_Generator0/b_reg[1]_i_3_n_0
    SLICE_X30Y37         LUT5 (Prop_lut5_I3_O)        0.124    15.028 r  Video_Generator0/b[13]_i_8/O
                         net (fo=1, routed)           0.000    15.028    Video_Generator0/b[13]_i_8_n_0
    SLICE_X30Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.561 r  Video_Generator0/b_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.561    Video_Generator0/b_reg[13]_i_1_n_0
    SLICE_X30Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.884 r  Video_Generator0/b_reg[32]_i_1/O[1]
                         net (fo=1, routed)           0.000    15.884    Video_Generator0/b0[15]
    SLICE_X30Y38         FDRE                                         r  Video_Generator0/b_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.734    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.825 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         1.503     5.328    Video_Generator0/clk_out1
    SLICE_X30Y38         FDRE                                         r  Video_Generator0/b_reg[15]/C
                         clock pessimism              0.570     5.898    
                         clock uncertainty           -0.114     5.784    
    SLICE_X30Y38         FDRE (Setup_fdre_C_D)        0.109     5.893    Video_Generator0/b_reg[15]
  -------------------------------------------------------------------
                         required time                          5.893    
                         arrival time                         -15.884    
  -------------------------------------------------------------------
                         slack                                 -9.992    

Slack (VIOLATED) :        -9.984ns  (required time - arrival time)
  Source:                 Video_Generator0/num2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            Video_Generator0/b_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.608ns  (logic 7.228ns (43.521%)  route 9.380ns (56.479%))
  Logic Levels:           25  (CARRY4=16 LUT3=4 LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.406ns = ( 5.328 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         1.687    -0.732    Video_Generator0/clk_out1
    SLICE_X36Y28         FDRE                                         r  Video_Generator0/num2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y28         FDRE (Prop_fdre_C_Q)         0.456    -0.276 r  Video_Generator0/num2_reg[7]/Q
                         net (fo=29, routed)          1.025     0.749    Video_Generator0/num2_reg[7]
    SLICE_X37Y25         LUT3 (Prop_lut3_I0_O)        0.124     0.873 r  Video_Generator0/b[1]_i_341/O
                         net (fo=1, routed)           0.465     1.338    Video_Generator0/b[1]_i_341_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     1.888 r  Video_Generator0/b_reg[1]_i_285/CO[3]
                         net (fo=1, routed)           0.000     1.888    Video_Generator0/b_reg[1]_i_285_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.005 r  Video_Generator0/b_reg[1]_i_224/CO[3]
                         net (fo=1, routed)           0.000     2.005    Video_Generator0/b_reg[1]_i_224_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.122 r  Video_Generator0/b_reg[1]_i_160/CO[3]
                         net (fo=1, routed)           0.000     2.122    Video_Generator0/b_reg[1]_i_160_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.361 r  Video_Generator0/b_reg[1]_i_82/O[2]
                         net (fo=3, routed)           0.935     3.296    Video_Generator0_n_153
    SLICE_X32Y28         LUT3 (Prop_lut3_I1_O)        0.301     3.597 r  b[1]_i_85/O
                         net (fo=2, routed)           0.679     4.276    Video_Generator0/b_reg[1]_i_6_0
    SLICE_X32Y28         LUT5 (Prop_lut5_I0_O)        0.124     4.400 r  Video_Generator0/b[1]_i_37/O
                         net (fo=2, routed)           0.604     5.005    Video_Generator0/b[1]_i_37_n_0
    SLICE_X33Y30         LUT6 (Prop_lut6_I0_O)        0.124     5.129 r  Video_Generator0/b[1]_i_41/O
                         net (fo=1, routed)           0.000     5.129    Video_Generator0/b[1]_i_41_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.661 r  Video_Generator0/b_reg[1]_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.661    Video_Generator0/b_reg[1]_i_6_n_0
    SLICE_X33Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.775 r  Video_Generator0/b_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.775    Video_Generator0/b_reg[1]_i_2_n_0
    SLICE_X33Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.889 r  Video_Generator0/b_reg[5]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.889    Video_Generator0/b_reg[5]_i_8_n_0
    SLICE_X33Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.003 r  Video_Generator0/b_reg[9]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.003    Video_Generator0/b_reg[9]_i_8_n_0
    SLICE_X33Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.337 r  Video_Generator0/b_reg[13]_i_10/O[1]
                         net (fo=22, routed)          1.033     7.370    Video_Generator0_n_244
    SLICE_X33Y38         LUT3 (Prop_lut3_I2_O)        0.303     7.673 r  b[1]_i_267/O
                         net (fo=1, routed)           0.775     8.448    b[1]_i_267_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     8.833 r  b_reg[1]_i_204/CO[3]
                         net (fo=1, routed)           0.000     8.833    b_reg[1]_i_204_n_0
    SLICE_X32Y35         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.072 r  b_reg[1]_i_145/O[2]
                         net (fo=3, routed)           0.677     9.749    b_reg[1]_i_145_n_5
    SLICE_X35Y36         LUT3 (Prop_lut3_I1_O)        0.302    10.051 r  b[1]_i_148/O
                         net (fo=2, routed)           0.505    10.556    b[1]_i_148_n_0
    SLICE_X32Y37         LUT5 (Prop_lut5_I4_O)        0.124    10.680 r  b[1]_i_66/O
                         net (fo=2, routed)           0.707    11.386    b[1]_i_66_n_0
    SLICE_X31Y35         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.912 r  b_reg[1]_i_24/CO[3]
                         net (fo=1, routed)           0.000    11.912    b_reg[1]_i_24_n_0
    SLICE_X31Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.246 r  b_reg[1]_i_4/O[1]
                         net (fo=3, routed)           0.862    13.108    Video_Generator0/b_reg[0]_0[1]
    SLICE_X30Y34         LUT4 (Prop_lut4_I1_O)        0.303    13.411 r  Video_Generator0/b[1]_i_21/O
                         net (fo=1, routed)           0.000    13.411    Video_Generator0/b[1]_i_21_n_0
    SLICE_X30Y34         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    13.791 r  Video_Generator0/b_reg[1]_i_3/CO[3]
                         net (fo=28, routed)          1.113    14.904    Video_Generator0/b_reg[1]_i_3_n_0
    SLICE_X30Y37         LUT5 (Prop_lut5_I3_O)        0.124    15.028 r  Video_Generator0/b[13]_i_8/O
                         net (fo=1, routed)           0.000    15.028    Video_Generator0/b[13]_i_8_n_0
    SLICE_X30Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.561 r  Video_Generator0/b_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.561    Video_Generator0/b_reg[13]_i_1_n_0
    SLICE_X30Y38         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    15.876 r  Video_Generator0/b_reg[32]_i_1/O[3]
                         net (fo=1, routed)           0.000    15.876    Video_Generator0/b0[32]
    SLICE_X30Y38         FDRE                                         r  Video_Generator0/b_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.734    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.825 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         1.503     5.328    Video_Generator0/clk_out1
    SLICE_X30Y38         FDRE                                         r  Video_Generator0/b_reg[32]/C
                         clock pessimism              0.570     5.898    
                         clock uncertainty           -0.114     5.784    
    SLICE_X30Y38         FDRE (Setup_fdre_C_D)        0.109     5.893    Video_Generator0/b_reg[32]
  -------------------------------------------------------------------
                         required time                          5.893    
                         arrival time                         -15.876    
  -------------------------------------------------------------------
                         slack                                 -9.984    

Slack (VIOLATED) :        -9.910ns  (required time - arrival time)
  Source:                 Video_Generator0/num3_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            Video_Generator0/c_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.541ns  (logic 7.274ns (43.976%)  route 9.267ns (56.024%))
  Logic Levels:           28  (CARRY4=18 LUT3=4 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 5.309 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.804ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         1.615    -0.804    Video_Generator0/clk_out1
    SLICE_X25Y16         FDRE                                         r  Video_Generator0/num3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y16         FDRE (Prop_fdre_C_Q)         0.456    -0.348 r  Video_Generator0/num3_reg[3]/Q
                         net (fo=25, routed)          1.064     0.716    Video_Generator0/num3_reg[3]
    SLICE_X23Y19         LUT3 (Prop_lut3_I0_O)        0.124     0.840 r  Video_Generator0/c[1]_i_162/O
                         net (fo=1, routed)           0.472     1.312    Video_Generator0/c[1]_i_162_n_0
    SLICE_X23Y21         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     1.710 r  Video_Generator0/c_reg[1]_i_115/CO[3]
                         net (fo=1, routed)           0.000     1.710    Video_Generator0/c_reg[1]_i_115_n_0
    SLICE_X23Y22         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.949 r  Video_Generator0/c_reg[1]_i_79/O[2]
                         net (fo=3, routed)           1.007     2.957    Video_Generator0_n_320
    SLICE_X25Y16         LUT3 (Prop_lut3_I2_O)        0.302     3.259 r  c[1]_i_110/O
                         net (fo=2, routed)           0.694     3.952    Video_Generator0/c_reg[1]_i_28_4
    SLICE_X25Y16         LUT5 (Prop_lut5_I0_O)        0.124     4.076 r  Video_Generator0/c[1]_i_66/O
                         net (fo=2, routed)           0.499     4.576    Video_Generator0/c[1]_i_66_n_0
    SLICE_X24Y16         LUT6 (Prop_lut6_I0_O)        0.124     4.700 r  Video_Generator0/c[1]_i_70/O
                         net (fo=1, routed)           0.000     4.700    Video_Generator0/c[1]_i_70_n_0
    SLICE_X24Y16         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     5.080 r  Video_Generator0/c_reg[1]_i_28/CO[3]
                         net (fo=1, routed)           0.000     5.080    Video_Generator0/c_reg[1]_i_28_n_0
    SLICE_X24Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.197 r  Video_Generator0/c_reg[1]_i_12/CO[3]
                         net (fo=1, routed)           0.000     5.197    Video_Generator0/c_reg[1]_i_12_n_0
    SLICE_X24Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.314 r  Video_Generator0/c_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.314    Video_Generator0/c_reg[1]_i_3_n_0
    SLICE_X24Y19         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.629 r  Video_Generator0/c_reg[1]_i_2/O[3]
                         net (fo=15, routed)          0.851     6.480    Video_Generator0_n_345
    SLICE_X27Y18         LUT3 (Prop_lut3_I2_O)        0.307     6.787 r  c[2]_i_204/O
                         net (fo=1, routed)           0.464     7.251    c[2]_i_204_n_0
    SLICE_X25Y19         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.758 r  c_reg[2]_i_183/CO[3]
                         net (fo=1, routed)           0.000     7.758    c_reg[2]_i_183_n_0
    SLICE_X25Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.872 r  c_reg[2]_i_160/CO[3]
                         net (fo=1, routed)           0.000     7.872    c_reg[2]_i_160_n_0
    SLICE_X25Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.986 r  c_reg[2]_i_135/CO[3]
                         net (fo=1, routed)           0.000     7.986    c_reg[2]_i_135_n_0
    SLICE_X25Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.100 r  c_reg[2]_i_112/CO[3]
                         net (fo=1, routed)           0.000     8.100    c_reg[2]_i_112_n_0
    SLICE_X25Y23         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.371 r  c_reg[2]_i_111/CO[0]
                         net (fo=4, routed)           0.576     8.947    c_reg[2]_i_111_n_3
    SLICE_X27Y21         LUT3 (Prop_lut3_I0_O)        0.373     9.320 f  c[2]_i_113/O
                         net (fo=2, routed)           0.654     9.974    c[2]_i_113_n_0
    SLICE_X22Y20         LUT5 (Prop_lut5_I3_O)        0.124    10.098 r  c[2]_i_54/O
                         net (fo=2, routed)           0.498    10.595    c[2]_i_54_n_0
    SLICE_X22Y18         LUT6 (Prop_lut6_I0_O)        0.124    10.719 r  c[2]_i_58/O
                         net (fo=1, routed)           0.000    10.719    c[2]_i_58_n_0
    SLICE_X22Y18         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    11.099 r  c_reg[2]_i_23/CO[3]
                         net (fo=1, routed)           0.000    11.099    c_reg[2]_i_23_n_0
    SLICE_X22Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.422 r  c_reg[2]_i_4/O[1]
                         net (fo=3, routed)           1.124    12.547    Video_Generator0/c_reg[0]_0[1]
    SLICE_X22Y29         LUT4 (Prop_lut4_I1_O)        0.306    12.853 r  Video_Generator0/c[2]_i_20/O
                         net (fo=1, routed)           0.000    12.853    Video_Generator0/c[2]_i_20_n_0
    SLICE_X22Y29         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    13.233 r  Video_Generator0/c_reg[2]_i_3/CO[3]
                         net (fo=27, routed)          1.354    14.587    Video_Generator0/c_reg[2]_i_3_n_0
    SLICE_X21Y23         LUT5 (Prop_lut5_I3_O)        0.124    14.711 r  Video_Generator0/c[6]_i_6/O
                         net (fo=1, routed)           0.000    14.711    Video_Generator0/c[6]_i_6_n_0
    SLICE_X21Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.261 r  Video_Generator0/c_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.261    Video_Generator0/c_reg[6]_i_1_n_0
    SLICE_X21Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.375 r  Video_Generator0/c_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.009    15.384    Video_Generator0/c_reg[10]_i_1_n_0
    SLICE_X21Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.498 r  Video_Generator0/c_reg[14]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.498    Video_Generator0/c_reg[14]_i_1_n_0
    SLICE_X21Y26         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.737 r  Video_Generator0/c_reg[32]_i_1/O[2]
                         net (fo=1, routed)           0.000    15.737    Video_Generator0/c0[32]
    SLICE_X21Y26         FDRE                                         r  Video_Generator0/c_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.734    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.825 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         1.484     5.309    Video_Generator0/clk_out1
    SLICE_X21Y26         FDRE                                         r  Video_Generator0/c_reg[32]/C
                         clock pessimism              0.570     5.879    
                         clock uncertainty           -0.114     5.765    
    SLICE_X21Y26         FDRE (Setup_fdre_C_D)        0.062     5.827    Video_Generator0/c_reg[32]
  -------------------------------------------------------------------
                         required time                          5.827    
                         arrival time                         -15.737    
  -------------------------------------------------------------------
                         slack                                 -9.910    

Slack (VIOLATED) :        -9.908ns  (required time - arrival time)
  Source:                 Video_Generator0/num2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            Video_Generator0/b_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.532ns  (logic 7.152ns (43.261%)  route 9.380ns (56.739%))
  Logic Levels:           25  (CARRY4=16 LUT3=4 LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.406ns = ( 5.328 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         1.687    -0.732    Video_Generator0/clk_out1
    SLICE_X36Y28         FDRE                                         r  Video_Generator0/num2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y28         FDRE (Prop_fdre_C_Q)         0.456    -0.276 r  Video_Generator0/num2_reg[7]/Q
                         net (fo=29, routed)          1.025     0.749    Video_Generator0/num2_reg[7]
    SLICE_X37Y25         LUT3 (Prop_lut3_I0_O)        0.124     0.873 r  Video_Generator0/b[1]_i_341/O
                         net (fo=1, routed)           0.465     1.338    Video_Generator0/b[1]_i_341_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     1.888 r  Video_Generator0/b_reg[1]_i_285/CO[3]
                         net (fo=1, routed)           0.000     1.888    Video_Generator0/b_reg[1]_i_285_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.005 r  Video_Generator0/b_reg[1]_i_224/CO[3]
                         net (fo=1, routed)           0.000     2.005    Video_Generator0/b_reg[1]_i_224_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.122 r  Video_Generator0/b_reg[1]_i_160/CO[3]
                         net (fo=1, routed)           0.000     2.122    Video_Generator0/b_reg[1]_i_160_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.361 r  Video_Generator0/b_reg[1]_i_82/O[2]
                         net (fo=3, routed)           0.935     3.296    Video_Generator0_n_153
    SLICE_X32Y28         LUT3 (Prop_lut3_I1_O)        0.301     3.597 r  b[1]_i_85/O
                         net (fo=2, routed)           0.679     4.276    Video_Generator0/b_reg[1]_i_6_0
    SLICE_X32Y28         LUT5 (Prop_lut5_I0_O)        0.124     4.400 r  Video_Generator0/b[1]_i_37/O
                         net (fo=2, routed)           0.604     5.005    Video_Generator0/b[1]_i_37_n_0
    SLICE_X33Y30         LUT6 (Prop_lut6_I0_O)        0.124     5.129 r  Video_Generator0/b[1]_i_41/O
                         net (fo=1, routed)           0.000     5.129    Video_Generator0/b[1]_i_41_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.661 r  Video_Generator0/b_reg[1]_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.661    Video_Generator0/b_reg[1]_i_6_n_0
    SLICE_X33Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.775 r  Video_Generator0/b_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.775    Video_Generator0/b_reg[1]_i_2_n_0
    SLICE_X33Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.889 r  Video_Generator0/b_reg[5]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.889    Video_Generator0/b_reg[5]_i_8_n_0
    SLICE_X33Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.003 r  Video_Generator0/b_reg[9]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.003    Video_Generator0/b_reg[9]_i_8_n_0
    SLICE_X33Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.337 r  Video_Generator0/b_reg[13]_i_10/O[1]
                         net (fo=22, routed)          1.033     7.370    Video_Generator0_n_244
    SLICE_X33Y38         LUT3 (Prop_lut3_I2_O)        0.303     7.673 r  b[1]_i_267/O
                         net (fo=1, routed)           0.775     8.448    b[1]_i_267_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     8.833 r  b_reg[1]_i_204/CO[3]
                         net (fo=1, routed)           0.000     8.833    b_reg[1]_i_204_n_0
    SLICE_X32Y35         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.072 r  b_reg[1]_i_145/O[2]
                         net (fo=3, routed)           0.677     9.749    b_reg[1]_i_145_n_5
    SLICE_X35Y36         LUT3 (Prop_lut3_I1_O)        0.302    10.051 r  b[1]_i_148/O
                         net (fo=2, routed)           0.505    10.556    b[1]_i_148_n_0
    SLICE_X32Y37         LUT5 (Prop_lut5_I4_O)        0.124    10.680 r  b[1]_i_66/O
                         net (fo=2, routed)           0.707    11.386    b[1]_i_66_n_0
    SLICE_X31Y35         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.912 r  b_reg[1]_i_24/CO[3]
                         net (fo=1, routed)           0.000    11.912    b_reg[1]_i_24_n_0
    SLICE_X31Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.246 r  b_reg[1]_i_4/O[1]
                         net (fo=3, routed)           0.862    13.108    Video_Generator0/b_reg[0]_0[1]
    SLICE_X30Y34         LUT4 (Prop_lut4_I1_O)        0.303    13.411 r  Video_Generator0/b[1]_i_21/O
                         net (fo=1, routed)           0.000    13.411    Video_Generator0/b[1]_i_21_n_0
    SLICE_X30Y34         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    13.791 r  Video_Generator0/b_reg[1]_i_3/CO[3]
                         net (fo=28, routed)          1.113    14.904    Video_Generator0/b_reg[1]_i_3_n_0
    SLICE_X30Y37         LUT5 (Prop_lut5_I3_O)        0.124    15.028 r  Video_Generator0/b[13]_i_8/O
                         net (fo=1, routed)           0.000    15.028    Video_Generator0/b[13]_i_8_n_0
    SLICE_X30Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.561 r  Video_Generator0/b_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.561    Video_Generator0/b_reg[13]_i_1_n_0
    SLICE_X30Y38         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.800 r  Video_Generator0/b_reg[32]_i_1/O[2]
                         net (fo=1, routed)           0.000    15.800    Video_Generator0/b0[16]
    SLICE_X30Y38         FDRE                                         r  Video_Generator0/b_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.734    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.825 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         1.503     5.328    Video_Generator0/clk_out1
    SLICE_X30Y38         FDRE                                         r  Video_Generator0/b_reg[16]/C
                         clock pessimism              0.570     5.898    
                         clock uncertainty           -0.114     5.784    
    SLICE_X30Y38         FDRE (Setup_fdre_C_D)        0.109     5.893    Video_Generator0/b_reg[16]
  -------------------------------------------------------------------
                         required time                          5.893    
                         arrival time                         -15.800    
  -------------------------------------------------------------------
                         slack                                 -9.908    

Slack (VIOLATED) :        -9.894ns  (required time - arrival time)
  Source:                 Video_Generator0/num3_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            Video_Generator0/c_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.525ns  (logic 7.258ns (43.922%)  route 9.267ns (56.078%))
  Logic Levels:           28  (CARRY4=18 LUT3=4 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 5.309 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.804ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         1.615    -0.804    Video_Generator0/clk_out1
    SLICE_X25Y16         FDRE                                         r  Video_Generator0/num3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y16         FDRE (Prop_fdre_C_Q)         0.456    -0.348 r  Video_Generator0/num3_reg[3]/Q
                         net (fo=25, routed)          1.064     0.716    Video_Generator0/num3_reg[3]
    SLICE_X23Y19         LUT3 (Prop_lut3_I0_O)        0.124     0.840 r  Video_Generator0/c[1]_i_162/O
                         net (fo=1, routed)           0.472     1.312    Video_Generator0/c[1]_i_162_n_0
    SLICE_X23Y21         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     1.710 r  Video_Generator0/c_reg[1]_i_115/CO[3]
                         net (fo=1, routed)           0.000     1.710    Video_Generator0/c_reg[1]_i_115_n_0
    SLICE_X23Y22         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.949 r  Video_Generator0/c_reg[1]_i_79/O[2]
                         net (fo=3, routed)           1.007     2.957    Video_Generator0_n_320
    SLICE_X25Y16         LUT3 (Prop_lut3_I2_O)        0.302     3.259 r  c[1]_i_110/O
                         net (fo=2, routed)           0.694     3.952    Video_Generator0/c_reg[1]_i_28_4
    SLICE_X25Y16         LUT5 (Prop_lut5_I0_O)        0.124     4.076 r  Video_Generator0/c[1]_i_66/O
                         net (fo=2, routed)           0.499     4.576    Video_Generator0/c[1]_i_66_n_0
    SLICE_X24Y16         LUT6 (Prop_lut6_I0_O)        0.124     4.700 r  Video_Generator0/c[1]_i_70/O
                         net (fo=1, routed)           0.000     4.700    Video_Generator0/c[1]_i_70_n_0
    SLICE_X24Y16         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     5.080 r  Video_Generator0/c_reg[1]_i_28/CO[3]
                         net (fo=1, routed)           0.000     5.080    Video_Generator0/c_reg[1]_i_28_n_0
    SLICE_X24Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.197 r  Video_Generator0/c_reg[1]_i_12/CO[3]
                         net (fo=1, routed)           0.000     5.197    Video_Generator0/c_reg[1]_i_12_n_0
    SLICE_X24Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.314 r  Video_Generator0/c_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.314    Video_Generator0/c_reg[1]_i_3_n_0
    SLICE_X24Y19         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.629 r  Video_Generator0/c_reg[1]_i_2/O[3]
                         net (fo=15, routed)          0.851     6.480    Video_Generator0_n_345
    SLICE_X27Y18         LUT3 (Prop_lut3_I2_O)        0.307     6.787 r  c[2]_i_204/O
                         net (fo=1, routed)           0.464     7.251    c[2]_i_204_n_0
    SLICE_X25Y19         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.758 r  c_reg[2]_i_183/CO[3]
                         net (fo=1, routed)           0.000     7.758    c_reg[2]_i_183_n_0
    SLICE_X25Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.872 r  c_reg[2]_i_160/CO[3]
                         net (fo=1, routed)           0.000     7.872    c_reg[2]_i_160_n_0
    SLICE_X25Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.986 r  c_reg[2]_i_135/CO[3]
                         net (fo=1, routed)           0.000     7.986    c_reg[2]_i_135_n_0
    SLICE_X25Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.100 r  c_reg[2]_i_112/CO[3]
                         net (fo=1, routed)           0.000     8.100    c_reg[2]_i_112_n_0
    SLICE_X25Y23         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.371 r  c_reg[2]_i_111/CO[0]
                         net (fo=4, routed)           0.576     8.947    c_reg[2]_i_111_n_3
    SLICE_X27Y21         LUT3 (Prop_lut3_I0_O)        0.373     9.320 f  c[2]_i_113/O
                         net (fo=2, routed)           0.654     9.974    c[2]_i_113_n_0
    SLICE_X22Y20         LUT5 (Prop_lut5_I3_O)        0.124    10.098 r  c[2]_i_54/O
                         net (fo=2, routed)           0.498    10.595    c[2]_i_54_n_0
    SLICE_X22Y18         LUT6 (Prop_lut6_I0_O)        0.124    10.719 r  c[2]_i_58/O
                         net (fo=1, routed)           0.000    10.719    c[2]_i_58_n_0
    SLICE_X22Y18         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    11.099 r  c_reg[2]_i_23/CO[3]
                         net (fo=1, routed)           0.000    11.099    c_reg[2]_i_23_n_0
    SLICE_X22Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.422 r  c_reg[2]_i_4/O[1]
                         net (fo=3, routed)           1.124    12.547    Video_Generator0/c_reg[0]_0[1]
    SLICE_X22Y29         LUT4 (Prop_lut4_I1_O)        0.306    12.853 r  Video_Generator0/c[2]_i_20/O
                         net (fo=1, routed)           0.000    12.853    Video_Generator0/c[2]_i_20_n_0
    SLICE_X22Y29         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    13.233 r  Video_Generator0/c_reg[2]_i_3/CO[3]
                         net (fo=27, routed)          1.354    14.587    Video_Generator0/c_reg[2]_i_3_n_0
    SLICE_X21Y23         LUT5 (Prop_lut5_I3_O)        0.124    14.711 r  Video_Generator0/c[6]_i_6/O
                         net (fo=1, routed)           0.000    14.711    Video_Generator0/c[6]_i_6_n_0
    SLICE_X21Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.261 r  Video_Generator0/c_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.261    Video_Generator0/c_reg[6]_i_1_n_0
    SLICE_X21Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.375 r  Video_Generator0/c_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.009    15.384    Video_Generator0/c_reg[10]_i_1_n_0
    SLICE_X21Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.498 r  Video_Generator0/c_reg[14]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.498    Video_Generator0/c_reg[14]_i_1_n_0
    SLICE_X21Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    15.721 r  Video_Generator0/c_reg[32]_i_1/O[0]
                         net (fo=1, routed)           0.000    15.721    Video_Generator0/c0[15]
    SLICE_X21Y26         FDRE                                         r  Video_Generator0/c_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.734    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.825 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         1.484     5.309    Video_Generator0/clk_out1
    SLICE_X21Y26         FDRE                                         r  Video_Generator0/c_reg[15]/C
                         clock pessimism              0.570     5.879    
                         clock uncertainty           -0.114     5.765    
    SLICE_X21Y26         FDRE (Setup_fdre_C_D)        0.062     5.827    Video_Generator0/c_reg[15]
  -------------------------------------------------------------------
                         required time                          5.827    
                         arrival time                         -15.721    
  -------------------------------------------------------------------
                         slack                                 -9.894    

Slack (VIOLATED) :        -9.893ns  (required time - arrival time)
  Source:                 Video_Generator0/num3_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            Video_Generator0/c_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.522ns  (logic 7.255ns (43.911%)  route 9.267ns (56.089%))
  Logic Levels:           27  (CARRY4=17 LUT3=4 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 5.307 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.804ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         1.615    -0.804    Video_Generator0/clk_out1
    SLICE_X25Y16         FDRE                                         r  Video_Generator0/num3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y16         FDRE (Prop_fdre_C_Q)         0.456    -0.348 r  Video_Generator0/num3_reg[3]/Q
                         net (fo=25, routed)          1.064     0.716    Video_Generator0/num3_reg[3]
    SLICE_X23Y19         LUT3 (Prop_lut3_I0_O)        0.124     0.840 r  Video_Generator0/c[1]_i_162/O
                         net (fo=1, routed)           0.472     1.312    Video_Generator0/c[1]_i_162_n_0
    SLICE_X23Y21         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     1.710 r  Video_Generator0/c_reg[1]_i_115/CO[3]
                         net (fo=1, routed)           0.000     1.710    Video_Generator0/c_reg[1]_i_115_n_0
    SLICE_X23Y22         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.949 r  Video_Generator0/c_reg[1]_i_79/O[2]
                         net (fo=3, routed)           1.007     2.957    Video_Generator0_n_320
    SLICE_X25Y16         LUT3 (Prop_lut3_I2_O)        0.302     3.259 r  c[1]_i_110/O
                         net (fo=2, routed)           0.694     3.952    Video_Generator0/c_reg[1]_i_28_4
    SLICE_X25Y16         LUT5 (Prop_lut5_I0_O)        0.124     4.076 r  Video_Generator0/c[1]_i_66/O
                         net (fo=2, routed)           0.499     4.576    Video_Generator0/c[1]_i_66_n_0
    SLICE_X24Y16         LUT6 (Prop_lut6_I0_O)        0.124     4.700 r  Video_Generator0/c[1]_i_70/O
                         net (fo=1, routed)           0.000     4.700    Video_Generator0/c[1]_i_70_n_0
    SLICE_X24Y16         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     5.080 r  Video_Generator0/c_reg[1]_i_28/CO[3]
                         net (fo=1, routed)           0.000     5.080    Video_Generator0/c_reg[1]_i_28_n_0
    SLICE_X24Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.197 r  Video_Generator0/c_reg[1]_i_12/CO[3]
                         net (fo=1, routed)           0.000     5.197    Video_Generator0/c_reg[1]_i_12_n_0
    SLICE_X24Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.314 r  Video_Generator0/c_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.314    Video_Generator0/c_reg[1]_i_3_n_0
    SLICE_X24Y19         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.629 r  Video_Generator0/c_reg[1]_i_2/O[3]
                         net (fo=15, routed)          0.851     6.480    Video_Generator0_n_345
    SLICE_X27Y18         LUT3 (Prop_lut3_I2_O)        0.307     6.787 r  c[2]_i_204/O
                         net (fo=1, routed)           0.464     7.251    c[2]_i_204_n_0
    SLICE_X25Y19         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.758 r  c_reg[2]_i_183/CO[3]
                         net (fo=1, routed)           0.000     7.758    c_reg[2]_i_183_n_0
    SLICE_X25Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.872 r  c_reg[2]_i_160/CO[3]
                         net (fo=1, routed)           0.000     7.872    c_reg[2]_i_160_n_0
    SLICE_X25Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.986 r  c_reg[2]_i_135/CO[3]
                         net (fo=1, routed)           0.000     7.986    c_reg[2]_i_135_n_0
    SLICE_X25Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.100 r  c_reg[2]_i_112/CO[3]
                         net (fo=1, routed)           0.000     8.100    c_reg[2]_i_112_n_0
    SLICE_X25Y23         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.371 r  c_reg[2]_i_111/CO[0]
                         net (fo=4, routed)           0.576     8.947    c_reg[2]_i_111_n_3
    SLICE_X27Y21         LUT3 (Prop_lut3_I0_O)        0.373     9.320 f  c[2]_i_113/O
                         net (fo=2, routed)           0.654     9.974    c[2]_i_113_n_0
    SLICE_X22Y20         LUT5 (Prop_lut5_I3_O)        0.124    10.098 r  c[2]_i_54/O
                         net (fo=2, routed)           0.498    10.595    c[2]_i_54_n_0
    SLICE_X22Y18         LUT6 (Prop_lut6_I0_O)        0.124    10.719 r  c[2]_i_58/O
                         net (fo=1, routed)           0.000    10.719    c[2]_i_58_n_0
    SLICE_X22Y18         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    11.099 r  c_reg[2]_i_23/CO[3]
                         net (fo=1, routed)           0.000    11.099    c_reg[2]_i_23_n_0
    SLICE_X22Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.422 r  c_reg[2]_i_4/O[1]
                         net (fo=3, routed)           1.124    12.547    Video_Generator0/c_reg[0]_0[1]
    SLICE_X22Y29         LUT4 (Prop_lut4_I1_O)        0.306    12.853 r  Video_Generator0/c[2]_i_20/O
                         net (fo=1, routed)           0.000    12.853    Video_Generator0/c[2]_i_20_n_0
    SLICE_X22Y29         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    13.233 r  Video_Generator0/c_reg[2]_i_3/CO[3]
                         net (fo=27, routed)          1.354    14.587    Video_Generator0/c_reg[2]_i_3_n_0
    SLICE_X21Y23         LUT5 (Prop_lut5_I3_O)        0.124    14.711 r  Video_Generator0/c[6]_i_6/O
                         net (fo=1, routed)           0.000    14.711    Video_Generator0/c[6]_i_6_n_0
    SLICE_X21Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.261 r  Video_Generator0/c_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.261    Video_Generator0/c_reg[6]_i_1_n_0
    SLICE_X21Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.375 r  Video_Generator0/c_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.009    15.384    Video_Generator0/c_reg[10]_i_1_n_0
    SLICE_X21Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.718 r  Video_Generator0/c_reg[14]_i_1/O[1]
                         net (fo=1, routed)           0.000    15.718    Video_Generator0/c0[12]
    SLICE_X21Y25         FDRE                                         r  Video_Generator0/c_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.734    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.825 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         1.482     5.307    Video_Generator0/clk_out1
    SLICE_X21Y25         FDRE                                         r  Video_Generator0/c_reg[12]/C
                         clock pessimism              0.570     5.877    
                         clock uncertainty           -0.114     5.763    
    SLICE_X21Y25         FDRE (Setup_fdre_C_D)        0.062     5.825    Video_Generator0/c_reg[12]
  -------------------------------------------------------------------
                         required time                          5.825    
                         arrival time                         -15.718    
  -------------------------------------------------------------------
                         slack                                 -9.893    

Slack (VIOLATED) :        -9.888ns  (required time - arrival time)
  Source:                 Video_Generator0/num2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            Video_Generator0/b_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.512ns  (logic 7.132ns (43.192%)  route 9.380ns (56.808%))
  Logic Levels:           25  (CARRY4=16 LUT3=4 LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.406ns = ( 5.328 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         1.687    -0.732    Video_Generator0/clk_out1
    SLICE_X36Y28         FDRE                                         r  Video_Generator0/num2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y28         FDRE (Prop_fdre_C_Q)         0.456    -0.276 r  Video_Generator0/num2_reg[7]/Q
                         net (fo=29, routed)          1.025     0.749    Video_Generator0/num2_reg[7]
    SLICE_X37Y25         LUT3 (Prop_lut3_I0_O)        0.124     0.873 r  Video_Generator0/b[1]_i_341/O
                         net (fo=1, routed)           0.465     1.338    Video_Generator0/b[1]_i_341_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     1.888 r  Video_Generator0/b_reg[1]_i_285/CO[3]
                         net (fo=1, routed)           0.000     1.888    Video_Generator0/b_reg[1]_i_285_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.005 r  Video_Generator0/b_reg[1]_i_224/CO[3]
                         net (fo=1, routed)           0.000     2.005    Video_Generator0/b_reg[1]_i_224_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.122 r  Video_Generator0/b_reg[1]_i_160/CO[3]
                         net (fo=1, routed)           0.000     2.122    Video_Generator0/b_reg[1]_i_160_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.361 r  Video_Generator0/b_reg[1]_i_82/O[2]
                         net (fo=3, routed)           0.935     3.296    Video_Generator0_n_153
    SLICE_X32Y28         LUT3 (Prop_lut3_I1_O)        0.301     3.597 r  b[1]_i_85/O
                         net (fo=2, routed)           0.679     4.276    Video_Generator0/b_reg[1]_i_6_0
    SLICE_X32Y28         LUT5 (Prop_lut5_I0_O)        0.124     4.400 r  Video_Generator0/b[1]_i_37/O
                         net (fo=2, routed)           0.604     5.005    Video_Generator0/b[1]_i_37_n_0
    SLICE_X33Y30         LUT6 (Prop_lut6_I0_O)        0.124     5.129 r  Video_Generator0/b[1]_i_41/O
                         net (fo=1, routed)           0.000     5.129    Video_Generator0/b[1]_i_41_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.661 r  Video_Generator0/b_reg[1]_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.661    Video_Generator0/b_reg[1]_i_6_n_0
    SLICE_X33Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.775 r  Video_Generator0/b_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.775    Video_Generator0/b_reg[1]_i_2_n_0
    SLICE_X33Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.889 r  Video_Generator0/b_reg[5]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.889    Video_Generator0/b_reg[5]_i_8_n_0
    SLICE_X33Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.003 r  Video_Generator0/b_reg[9]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.003    Video_Generator0/b_reg[9]_i_8_n_0
    SLICE_X33Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.337 r  Video_Generator0/b_reg[13]_i_10/O[1]
                         net (fo=22, routed)          1.033     7.370    Video_Generator0_n_244
    SLICE_X33Y38         LUT3 (Prop_lut3_I2_O)        0.303     7.673 r  b[1]_i_267/O
                         net (fo=1, routed)           0.775     8.448    b[1]_i_267_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     8.833 r  b_reg[1]_i_204/CO[3]
                         net (fo=1, routed)           0.000     8.833    b_reg[1]_i_204_n_0
    SLICE_X32Y35         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.072 r  b_reg[1]_i_145/O[2]
                         net (fo=3, routed)           0.677     9.749    b_reg[1]_i_145_n_5
    SLICE_X35Y36         LUT3 (Prop_lut3_I1_O)        0.302    10.051 r  b[1]_i_148/O
                         net (fo=2, routed)           0.505    10.556    b[1]_i_148_n_0
    SLICE_X32Y37         LUT5 (Prop_lut5_I4_O)        0.124    10.680 r  b[1]_i_66/O
                         net (fo=2, routed)           0.707    11.386    b[1]_i_66_n_0
    SLICE_X31Y35         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.912 r  b_reg[1]_i_24/CO[3]
                         net (fo=1, routed)           0.000    11.912    b_reg[1]_i_24_n_0
    SLICE_X31Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.246 r  b_reg[1]_i_4/O[1]
                         net (fo=3, routed)           0.862    13.108    Video_Generator0/b_reg[0]_0[1]
    SLICE_X30Y34         LUT4 (Prop_lut4_I1_O)        0.303    13.411 r  Video_Generator0/b[1]_i_21/O
                         net (fo=1, routed)           0.000    13.411    Video_Generator0/b[1]_i_21_n_0
    SLICE_X30Y34         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    13.791 r  Video_Generator0/b_reg[1]_i_3/CO[3]
                         net (fo=28, routed)          1.113    14.904    Video_Generator0/b_reg[1]_i_3_n_0
    SLICE_X30Y37         LUT5 (Prop_lut5_I3_O)        0.124    15.028 r  Video_Generator0/b[13]_i_8/O
                         net (fo=1, routed)           0.000    15.028    Video_Generator0/b[13]_i_8_n_0
    SLICE_X30Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.561 r  Video_Generator0/b_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.561    Video_Generator0/b_reg[13]_i_1_n_0
    SLICE_X30Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.780 r  Video_Generator0/b_reg[32]_i_1/O[0]
                         net (fo=1, routed)           0.000    15.780    Video_Generator0/b0[14]
    SLICE_X30Y38         FDRE                                         r  Video_Generator0/b_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.734    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.825 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         1.503     5.328    Video_Generator0/clk_out1
    SLICE_X30Y38         FDRE                                         r  Video_Generator0/b_reg[14]/C
                         clock pessimism              0.570     5.898    
                         clock uncertainty           -0.114     5.784    
    SLICE_X30Y38         FDRE (Setup_fdre_C_D)        0.109     5.893    Video_Generator0/b_reg[14]
  -------------------------------------------------------------------
                         required time                          5.893    
                         arrival time                         -15.780    
  -------------------------------------------------------------------
                         slack                                 -9.888    

Slack (VIOLATED) :        -9.872ns  (required time - arrival time)
  Source:                 Video_Generator0/num3_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            Video_Generator0/c_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.501ns  (logic 7.234ns (43.840%)  route 9.267ns (56.160%))
  Logic Levels:           27  (CARRY4=17 LUT3=4 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 5.307 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.804ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         1.615    -0.804    Video_Generator0/clk_out1
    SLICE_X25Y16         FDRE                                         r  Video_Generator0/num3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y16         FDRE (Prop_fdre_C_Q)         0.456    -0.348 r  Video_Generator0/num3_reg[3]/Q
                         net (fo=25, routed)          1.064     0.716    Video_Generator0/num3_reg[3]
    SLICE_X23Y19         LUT3 (Prop_lut3_I0_O)        0.124     0.840 r  Video_Generator0/c[1]_i_162/O
                         net (fo=1, routed)           0.472     1.312    Video_Generator0/c[1]_i_162_n_0
    SLICE_X23Y21         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     1.710 r  Video_Generator0/c_reg[1]_i_115/CO[3]
                         net (fo=1, routed)           0.000     1.710    Video_Generator0/c_reg[1]_i_115_n_0
    SLICE_X23Y22         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.949 r  Video_Generator0/c_reg[1]_i_79/O[2]
                         net (fo=3, routed)           1.007     2.957    Video_Generator0_n_320
    SLICE_X25Y16         LUT3 (Prop_lut3_I2_O)        0.302     3.259 r  c[1]_i_110/O
                         net (fo=2, routed)           0.694     3.952    Video_Generator0/c_reg[1]_i_28_4
    SLICE_X25Y16         LUT5 (Prop_lut5_I0_O)        0.124     4.076 r  Video_Generator0/c[1]_i_66/O
                         net (fo=2, routed)           0.499     4.576    Video_Generator0/c[1]_i_66_n_0
    SLICE_X24Y16         LUT6 (Prop_lut6_I0_O)        0.124     4.700 r  Video_Generator0/c[1]_i_70/O
                         net (fo=1, routed)           0.000     4.700    Video_Generator0/c[1]_i_70_n_0
    SLICE_X24Y16         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     5.080 r  Video_Generator0/c_reg[1]_i_28/CO[3]
                         net (fo=1, routed)           0.000     5.080    Video_Generator0/c_reg[1]_i_28_n_0
    SLICE_X24Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.197 r  Video_Generator0/c_reg[1]_i_12/CO[3]
                         net (fo=1, routed)           0.000     5.197    Video_Generator0/c_reg[1]_i_12_n_0
    SLICE_X24Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.314 r  Video_Generator0/c_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.314    Video_Generator0/c_reg[1]_i_3_n_0
    SLICE_X24Y19         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.629 r  Video_Generator0/c_reg[1]_i_2/O[3]
                         net (fo=15, routed)          0.851     6.480    Video_Generator0_n_345
    SLICE_X27Y18         LUT3 (Prop_lut3_I2_O)        0.307     6.787 r  c[2]_i_204/O
                         net (fo=1, routed)           0.464     7.251    c[2]_i_204_n_0
    SLICE_X25Y19         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.758 r  c_reg[2]_i_183/CO[3]
                         net (fo=1, routed)           0.000     7.758    c_reg[2]_i_183_n_0
    SLICE_X25Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.872 r  c_reg[2]_i_160/CO[3]
                         net (fo=1, routed)           0.000     7.872    c_reg[2]_i_160_n_0
    SLICE_X25Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.986 r  c_reg[2]_i_135/CO[3]
                         net (fo=1, routed)           0.000     7.986    c_reg[2]_i_135_n_0
    SLICE_X25Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.100 r  c_reg[2]_i_112/CO[3]
                         net (fo=1, routed)           0.000     8.100    c_reg[2]_i_112_n_0
    SLICE_X25Y23         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.371 r  c_reg[2]_i_111/CO[0]
                         net (fo=4, routed)           0.576     8.947    c_reg[2]_i_111_n_3
    SLICE_X27Y21         LUT3 (Prop_lut3_I0_O)        0.373     9.320 f  c[2]_i_113/O
                         net (fo=2, routed)           0.654     9.974    c[2]_i_113_n_0
    SLICE_X22Y20         LUT5 (Prop_lut5_I3_O)        0.124    10.098 r  c[2]_i_54/O
                         net (fo=2, routed)           0.498    10.595    c[2]_i_54_n_0
    SLICE_X22Y18         LUT6 (Prop_lut6_I0_O)        0.124    10.719 r  c[2]_i_58/O
                         net (fo=1, routed)           0.000    10.719    c[2]_i_58_n_0
    SLICE_X22Y18         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    11.099 r  c_reg[2]_i_23/CO[3]
                         net (fo=1, routed)           0.000    11.099    c_reg[2]_i_23_n_0
    SLICE_X22Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.422 r  c_reg[2]_i_4/O[1]
                         net (fo=3, routed)           1.124    12.547    Video_Generator0/c_reg[0]_0[1]
    SLICE_X22Y29         LUT4 (Prop_lut4_I1_O)        0.306    12.853 r  Video_Generator0/c[2]_i_20/O
                         net (fo=1, routed)           0.000    12.853    Video_Generator0/c[2]_i_20_n_0
    SLICE_X22Y29         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    13.233 r  Video_Generator0/c_reg[2]_i_3/CO[3]
                         net (fo=27, routed)          1.354    14.587    Video_Generator0/c_reg[2]_i_3_n_0
    SLICE_X21Y23         LUT5 (Prop_lut5_I3_O)        0.124    14.711 r  Video_Generator0/c[6]_i_6/O
                         net (fo=1, routed)           0.000    14.711    Video_Generator0/c[6]_i_6_n_0
    SLICE_X21Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.261 r  Video_Generator0/c_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.261    Video_Generator0/c_reg[6]_i_1_n_0
    SLICE_X21Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.375 r  Video_Generator0/c_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.009    15.384    Video_Generator0/c_reg[10]_i_1_n_0
    SLICE_X21Y25         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.697 r  Video_Generator0/c_reg[14]_i_1/O[3]
                         net (fo=1, routed)           0.000    15.697    Video_Generator0/c0[14]
    SLICE_X21Y25         FDRE                                         r  Video_Generator0/c_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.734    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.825 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         1.482     5.307    Video_Generator0/clk_out1
    SLICE_X21Y25         FDRE                                         r  Video_Generator0/c_reg[14]/C
                         clock pessimism              0.570     5.877    
                         clock uncertainty           -0.114     5.763    
    SLICE_X21Y25         FDRE (Setup_fdre_C_D)        0.062     5.825    Video_Generator0/c_reg[14]
  -------------------------------------------------------------------
                         required time                          5.825    
                         arrival time                         -15.697    
  -------------------------------------------------------------------
                         slack                                 -9.872    

Slack (VIOLATED) :        -9.846ns  (required time - arrival time)
  Source:                 Video_Generator0/num2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            Video_Generator0/b_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.469ns  (logic 7.236ns (43.937%)  route 9.233ns (56.063%))
  Logic Levels:           25  (CARRY4=16 LUT3=4 LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.407ns = ( 5.327 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         1.687    -0.732    Video_Generator0/clk_out1
    SLICE_X36Y28         FDRE                                         r  Video_Generator0/num2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y28         FDRE (Prop_fdre_C_Q)         0.456    -0.276 r  Video_Generator0/num2_reg[7]/Q
                         net (fo=29, routed)          1.025     0.749    Video_Generator0/num2_reg[7]
    SLICE_X37Y25         LUT3 (Prop_lut3_I0_O)        0.124     0.873 r  Video_Generator0/b[1]_i_341/O
                         net (fo=1, routed)           0.465     1.338    Video_Generator0/b[1]_i_341_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     1.888 r  Video_Generator0/b_reg[1]_i_285/CO[3]
                         net (fo=1, routed)           0.000     1.888    Video_Generator0/b_reg[1]_i_285_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.005 r  Video_Generator0/b_reg[1]_i_224/CO[3]
                         net (fo=1, routed)           0.000     2.005    Video_Generator0/b_reg[1]_i_224_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.122 r  Video_Generator0/b_reg[1]_i_160/CO[3]
                         net (fo=1, routed)           0.000     2.122    Video_Generator0/b_reg[1]_i_160_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.361 r  Video_Generator0/b_reg[1]_i_82/O[2]
                         net (fo=3, routed)           0.935     3.296    Video_Generator0_n_153
    SLICE_X32Y28         LUT3 (Prop_lut3_I1_O)        0.301     3.597 r  b[1]_i_85/O
                         net (fo=2, routed)           0.679     4.276    Video_Generator0/b_reg[1]_i_6_0
    SLICE_X32Y28         LUT5 (Prop_lut5_I0_O)        0.124     4.400 r  Video_Generator0/b[1]_i_37/O
                         net (fo=2, routed)           0.604     5.005    Video_Generator0/b[1]_i_37_n_0
    SLICE_X33Y30         LUT6 (Prop_lut6_I0_O)        0.124     5.129 r  Video_Generator0/b[1]_i_41/O
                         net (fo=1, routed)           0.000     5.129    Video_Generator0/b[1]_i_41_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.661 r  Video_Generator0/b_reg[1]_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.661    Video_Generator0/b_reg[1]_i_6_n_0
    SLICE_X33Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.775 r  Video_Generator0/b_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.775    Video_Generator0/b_reg[1]_i_2_n_0
    SLICE_X33Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.889 r  Video_Generator0/b_reg[5]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.889    Video_Generator0/b_reg[5]_i_8_n_0
    SLICE_X33Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.003 r  Video_Generator0/b_reg[9]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.003    Video_Generator0/b_reg[9]_i_8_n_0
    SLICE_X33Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.337 r  Video_Generator0/b_reg[13]_i_10/O[1]
                         net (fo=22, routed)          1.033     7.370    Video_Generator0_n_244
    SLICE_X33Y38         LUT3 (Prop_lut3_I2_O)        0.303     7.673 r  b[1]_i_267/O
                         net (fo=1, routed)           0.775     8.448    b[1]_i_267_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     8.833 r  b_reg[1]_i_204/CO[3]
                         net (fo=1, routed)           0.000     8.833    b_reg[1]_i_204_n_0
    SLICE_X32Y35         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.072 r  b_reg[1]_i_145/O[2]
                         net (fo=3, routed)           0.677     9.749    b_reg[1]_i_145_n_5
    SLICE_X35Y36         LUT3 (Prop_lut3_I1_O)        0.302    10.051 r  b[1]_i_148/O
                         net (fo=2, routed)           0.505    10.556    b[1]_i_148_n_0
    SLICE_X32Y37         LUT5 (Prop_lut5_I4_O)        0.124    10.680 r  b[1]_i_66/O
                         net (fo=2, routed)           0.707    11.386    b[1]_i_66_n_0
    SLICE_X31Y35         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.912 r  b_reg[1]_i_24/CO[3]
                         net (fo=1, routed)           0.000    11.912    b_reg[1]_i_24_n_0
    SLICE_X31Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.246 r  b_reg[1]_i_4/O[1]
                         net (fo=3, routed)           0.862    13.108    Video_Generator0/b_reg[0]_0[1]
    SLICE_X30Y34         LUT4 (Prop_lut4_I1_O)        0.303    13.411 r  Video_Generator0/b[1]_i_21/O
                         net (fo=1, routed)           0.000    13.411    Video_Generator0/b[1]_i_21_n_0
    SLICE_X30Y34         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    13.791 r  Video_Generator0/b_reg[1]_i_3/CO[3]
                         net (fo=28, routed)          0.966    14.757    Video_Generator0/b_reg[1]_i_3_n_0
    SLICE_X30Y36         LUT5 (Prop_lut5_I3_O)        0.124    14.881 r  Video_Generator0/b[9]_i_6/O
                         net (fo=1, routed)           0.000    14.881    Video_Generator0/b[9]_i_6_n_0
    SLICE_X30Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.414 r  Video_Generator0/b_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.414    Video_Generator0/b_reg[9]_i_1_n_0
    SLICE_X30Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.737 r  Video_Generator0/b_reg[13]_i_1/O[1]
                         net (fo=1, routed)           0.000    15.737    Video_Generator0/b0[11]
    SLICE_X30Y37         FDRE                                         r  Video_Generator0/b_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.734    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.825 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         1.502     5.327    Video_Generator0/clk_out1
    SLICE_X30Y37         FDRE                                         r  Video_Generator0/b_reg[11]/C
                         clock pessimism              0.570     5.897    
                         clock uncertainty           -0.114     5.783    
    SLICE_X30Y37         FDRE (Setup_fdre_C_D)        0.109     5.892    Video_Generator0/b_reg[11]
  -------------------------------------------------------------------
                         required time                          5.892    
                         arrival time                         -15.737    
  -------------------------------------------------------------------
                         slack                                 -9.846    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.212ns (72.083%)  route 0.082ns (27.917%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         0.590    -0.536    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X38Y37         FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y37         FDRE (Prop_fdre_C_Q)         0.164    -0.372 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2_reg[6]/Q
                         net (fo=1, routed)           0.082    -0.290    rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2_reg_n_0_[6]
    SLICE_X39Y37         LUT2 (Prop_lut2_I0_O)        0.048    -0.242 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw[6]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.242    rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw[6]_i_1__1_n_0
    SLICE_X39Y37         FDSE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         0.860    -0.769    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X39Y37         FDSE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[6]/C
                         clock pessimism              0.246    -0.523    
                         clock uncertainty            0.114    -0.409    
    SLICE_X39Y37         FDSE (Hold_fdse_C_D)         0.107    -0.302    rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[6]
  -------------------------------------------------------------------
                         required time                          0.302    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         0.589    -0.537    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X38Y36         FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y36         FDRE (Prop_fdre_C_Q)         0.164    -0.373 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2_reg[2]/Q
                         net (fo=1, routed)           0.082    -0.291    rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2_reg_n_0_[2]
    SLICE_X39Y36         LUT2 (Prop_lut2_I0_O)        0.045    -0.246 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw[2]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.246    rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw[2]_i_1__1_n_0
    SLICE_X39Y36         FDSE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         0.859    -0.770    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X39Y36         FDSE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]/C
                         clock pessimism              0.246    -0.524    
                         clock uncertainty            0.114    -0.410    
    SLICE_X39Y36         FDSE (Hold_fdse_C_D)         0.091    -0.319    rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]
  -------------------------------------------------------------------
                         required time                          0.319    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 Video_Generator0/R_Rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            Video_Generator0/R_Rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.131%)  route 0.129ns (47.869%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         0.581    -0.545    Video_Generator0/R_Rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X32Y23         FDRE                                         r  Video_Generator0/R_Rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.404 r  Video_Generator0/R_Rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=2, routed)           0.129    -0.275    Video_Generator0/R_Rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X33Y23         FDRE                                         r  Video_Generator0/R_Rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         0.848    -0.781    Video_Generator0/R_Rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X33Y23         FDRE                                         r  Video_Generator0/R_Rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism              0.249    -0.532    
                         clock uncertainty            0.114    -0.418    
    SLICE_X33Y23         FDRE (Hold_fdre_C_D)         0.070    -0.348    Video_Generator0/R_Rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.348    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 Video_Generator0/R_Rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            Video_Generator0/R_Rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.559%)  route 0.127ns (47.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         0.564    -0.562    Video_Generator0/R_Rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X31Y39         FDRE                                         r  Video_Generator0/R_Rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  Video_Generator0/R_Rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=2, routed)           0.127    -0.294    Video_Generator0/R_Rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X30Y39         FDRE                                         r  Video_Generator0/R_Rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         0.833    -0.796    Video_Generator0/R_Rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X30Y39         FDRE                                         r  Video_Generator0/R_Rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism              0.247    -0.549    
                         clock uncertainty            0.114    -0.435    
    SLICE_X30Y39         FDRE (Hold_fdre_C_D)         0.059    -0.376    Video_Generator0/R_Rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pVde_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataEncoder/pVde_2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.141ns (57.511%)  route 0.104ns (42.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         0.591    -0.535    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X35Y38         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pVde_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.394 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pVde_1_reg/Q
                         net (fo=1, routed)           0.104    -0.290    rgb2dvi/U0/DataEncoders[0].DataEncoder/pVde_1
    SLICE_X35Y38         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pVde_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         0.861    -0.768    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X35Y38         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pVde_2_reg/C
                         clock pessimism              0.233    -0.535    
                         clock uncertainty            0.114    -0.421    
    SLICE_X35Y38         FDRE (Hold_fdre_C_D)         0.047    -0.374    rgb2dvi/U0/DataEncoders[0].DataEncoder/pVde_2_reg
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.209ns (62.480%)  route 0.126ns (37.520%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         0.591    -0.535    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X34Y39         FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y39         FDRE (Prop_fdre_C_Q)         0.164    -0.371 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1_reg[2]/Q
                         net (fo=2, routed)           0.126    -0.246    rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1_reg_n_0_[2]
    SLICE_X36Y38         LUT6 (Prop_lut6_I2_O)        0.045    -0.201 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.201    rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2[1]_i_1_n_0
    SLICE_X36Y38         FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         0.862    -0.767    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X36Y38         FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2_reg[1]/C
                         clock pessimism              0.269    -0.498    
                         clock uncertainty            0.114    -0.384    
    SLICE_X36Y38         FDRE (Hold_fdre_C_D)         0.092    -0.292    rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.292    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.722%)  route 0.119ns (48.278%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         0.570    -0.556    rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]_0
    SLICE_X0Y46          FDRE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDRE (Prop_fdre_C_Q)         0.128    -0.428 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.119    -0.309    rgb2dvi/U0/ClockGenInternal.ClockGenX/oOut
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         0.840    -0.789    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism              0.250    -0.539    
                         clock uncertainty            0.114    -0.425    
    SLICE_X0Y47          FDPE (Hold_fdpe_C_D)         0.021    -0.404    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.227ns (74.934%)  route 0.076ns (25.066%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         0.571    -0.555    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y47          FDPE (Prop_fdpe_C_Q)         0.128    -0.427 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/Q
                         net (fo=2, routed)           0.076    -0.351    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg_n_0_[0]
    SLICE_X0Y47          LUT3 (Prop_lut3_I1_O)        0.099    -0.252 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost0/O
                         net (fo=1, routed)           0.000    -0.252    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost0_n_0
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         0.840    -0.789    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism              0.234    -0.555    
                         clock uncertainty            0.114    -0.441    
    SLICE_X0Y47          FDPE (Hold_fdpe_C_D)         0.091    -0.350    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                          0.350    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 Video_Generator0/R_Rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            Video_Generator0/R_Rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.141ns (47.945%)  route 0.153ns (52.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         0.581    -0.545    Video_Generator0/R_Rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X32Y23         FDRE                                         r  Video_Generator0/R_Rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.404 r  Video_Generator0/R_Rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=4, routed)           0.153    -0.251    Video_Generator0/R_Rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X33Y23         FDRE                                         r  Video_Generator0/R_Rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         0.848    -0.781    Video_Generator0/R_Rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X33Y23         FDRE                                         r  Video_Generator0/R_Rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                         clock pessimism              0.249    -0.532    
                         clock uncertainty            0.114    -0.418    
    SLICE_X33Y23         FDRE (Hold_fdre_C_D)         0.066    -0.352    Video_Generator0/R_Rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 Video_Generator0/R_Rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            Video_Generator0/R_Rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.475%)  route 0.150ns (51.525%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         0.581    -0.545    Video_Generator0/R_Rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X32Y23         FDRE                                         r  Video_Generator0/R_Rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.404 r  Video_Generator0/R_Rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=4, routed)           0.150    -0.255    Video_Generator0/R_Rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X32Y23         FDRE                                         r  Video_Generator0/R_Rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         0.848    -0.781    Video_Generator0/R_Rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X32Y23         FDRE                                         r  Video_Generator0/R_Rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                         clock pessimism              0.236    -0.545    
                         clock uncertainty            0.114    -0.431    
    SLICE_X32Y23         FDRE (Hold_fdre_C_D)         0.070    -0.361    Video_Generator0/R_Rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.106    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  PixelClkIO_1

Setup :            0  Failing Endpoints,  Worst Slack        0.913ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.178ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.913ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/ClockSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.491ns  (logic 0.419ns (5.593%)  route 7.072ns (94.407%))
  Logic Levels:           0  
  Clock Path Skew:        3.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.801ns = ( 8.535 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.719ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         1.700    -0.719    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X39Y41         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y41         FDPE (Prop_fdpe_C_Q)         0.419    -0.300 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           7.072     6.772    rgb2dvi/U0/ClockSerializer/aRst
    OLOGIC_X1Y25         OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.734    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.825 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         1.452     5.277    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.360 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538     6.898    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.989 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.546     8.535    rgb2dvi/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y25         OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.490     9.025    
                         clock uncertainty           -0.316     8.709    
    OLOGIC_X1Y25         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024     7.685    rgb2dvi/U0/ClockSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                          7.685    
                         arrival time                          -6.772    
  -------------------------------------------------------------------
                         slack                                  0.913    

Slack (MET) :             1.062ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/ClockSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.342ns  (logic 0.419ns (5.707%)  route 6.923ns (94.293%))
  Logic Levels:           0  
  Clock Path Skew:        3.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.801ns = ( 8.535 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.719ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         1.700    -0.719    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X39Y41         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y41         FDPE (Prop_fdpe_C_Q)         0.419    -0.300 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.923     6.623    rgb2dvi/U0/ClockSerializer/aRst
    OLOGIC_X1Y26         OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.734    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.825 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         1.452     5.277    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.360 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538     6.898    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.989 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.546     8.535    rgb2dvi/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y26         OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.490     9.025    
                         clock uncertainty           -0.316     8.709    
    OLOGIC_X1Y26         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024     7.685    rgb2dvi/U0/ClockSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                          7.685    
                         arrival time                          -6.623    
  -------------------------------------------------------------------
                         slack                                  1.062    

Slack (MET) :             1.113ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.293ns  (logic 0.419ns (5.745%)  route 6.874ns (94.255%))
  Logic Levels:           0  
  Clock Path Skew:        3.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.803ns = ( 8.537 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.719ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         1.700    -0.719    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X39Y41         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y41         FDPE (Prop_fdpe_C_Q)         0.419    -0.300 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.874     6.574    rgb2dvi/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y27         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.734    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.825 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         1.452     5.277    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.360 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538     6.898    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.989 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.548     8.537    rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y27         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.490     9.027    
                         clock uncertainty           -0.316     8.711    
    OLOGIC_X1Y27         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024     7.687    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                          7.687    
                         arrival time                          -6.574    
  -------------------------------------------------------------------
                         slack                                  1.113    

Slack (MET) :             1.224ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.182ns  (logic 0.419ns (5.834%)  route 6.763ns (94.166%))
  Logic Levels:           0  
  Clock Path Skew:        3.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.803ns = ( 8.537 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.719ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         1.700    -0.719    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X39Y41         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y41         FDPE (Prop_fdpe_C_Q)         0.419    -0.300 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.763     6.463    rgb2dvi/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y28         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.734    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.825 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         1.452     5.277    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.360 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538     6.898    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.989 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.548     8.537    rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y28         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.490     9.027    
                         clock uncertainty           -0.316     8.711    
    OLOGIC_X1Y28         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024     7.687    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                          7.687    
                         arrival time                          -6.463    
  -------------------------------------------------------------------
                         slack                                  1.224    

Slack (MET) :             1.274ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.133ns  (logic 0.419ns (5.874%)  route 6.714ns (94.126%))
  Logic Levels:           0  
  Clock Path Skew:        3.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.804ns = ( 8.538 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.719ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         1.700    -0.719    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X39Y41         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y41         FDPE (Prop_fdpe_C_Q)         0.419    -0.300 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.714     6.414    rgb2dvi/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y29         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.734    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.825 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         1.452     5.277    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.360 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538     6.898    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.989 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.549     8.538    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y29         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.490     9.028    
                         clock uncertainty           -0.316     8.712    
    OLOGIC_X1Y29         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024     7.688    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                          7.688    
                         arrival time                          -6.414    
  -------------------------------------------------------------------
                         slack                                  1.274    

Slack (MET) :             1.385ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.021ns  (logic 0.419ns (5.967%)  route 6.602ns (94.033%))
  Logic Levels:           0  
  Clock Path Skew:        3.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.804ns = ( 8.538 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.719ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         1.700    -0.719    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X39Y41         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y41         FDPE (Prop_fdpe_C_Q)         0.419    -0.300 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.602     6.303    rgb2dvi/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.734    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.825 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         1.452     5.277    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.360 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538     6.898    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.989 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.549     8.538    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.490     9.028    
                         clock uncertainty           -0.316     8.712    
    OLOGIC_X1Y30         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024     7.688    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                          7.688    
                         arrival time                          -6.303    
  -------------------------------------------------------------------
                         slack                                  1.385    

Slack (MET) :             1.727ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.684ns  (logic 0.419ns (6.269%)  route 6.265ns (93.731%))
  Logic Levels:           0  
  Clock Path Skew:        3.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.808ns = ( 8.542 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.719ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         1.700    -0.719    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X39Y41         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y41         FDPE (Prop_fdpe_C_Q)         0.419    -0.300 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.265     5.965    rgb2dvi/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y32         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.734    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.825 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         1.452     5.277    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.360 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538     6.898    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.989 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.553     8.542    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y32         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.490     9.032    
                         clock uncertainty           -0.316     8.716    
    OLOGIC_X1Y32         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024     7.692    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                          7.692    
                         arrival time                          -5.965    
  -------------------------------------------------------------------
                         slack                                  1.727    

Slack (MET) :             1.752ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.659ns  (logic 0.419ns (6.293%)  route 6.240ns (93.707%))
  Logic Levels:           0  
  Clock Path Skew:        3.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.808ns = ( 8.542 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.719ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         1.700    -0.719    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X39Y41         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y41         FDPE (Prop_fdpe_C_Q)         0.419    -0.300 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.240     5.940    rgb2dvi/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y31         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.734    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.825 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         1.452     5.277    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.360 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538     6.898    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.989 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.553     8.542    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y31         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.490     9.032    
                         clock uncertainty           -0.316     8.716    
    OLOGIC_X1Y31         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024     7.692    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                          7.692    
                         arrival time                          -5.940    
  -------------------------------------------------------------------
                         slack                                  1.752    

Slack (MET) :             3.106ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D5
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.701ns  (logic 0.456ns (7.998%)  route 5.245ns (92.002%))
  Logic Levels:           0  
  Clock Path Skew:        3.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.803ns = ( 8.537 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.722ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         1.697    -0.722    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X39Y37         FDSE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y37         FDSE (Prop_fdse_C_Q)         0.456    -0.266 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[4]/Q
                         net (fo=1, routed)           5.245     4.979    rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[4]
    OLOGIC_X1Y28         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D5
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.734    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.825 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         1.452     5.277    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.360 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538     6.898    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.989 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.548     8.537    rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y28         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.490     9.027    
                         clock uncertainty           -0.316     8.711    
    OLOGIC_X1Y28         OSERDESE2 (Setup_oserdese2_CLKDIV_D5)
                                                     -0.625     8.086    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                          8.086    
                         arrival time                          -4.979    
  -------------------------------------------------------------------
                         slack                                  3.106    

Slack (MET) :             3.142ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D6
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.495ns  (logic 0.419ns (7.625%)  route 5.076ns (92.375%))
  Logic Levels:           0  
  Clock Path Skew:        3.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.803ns = ( 8.537 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         1.696    -0.723    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X39Y36         FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y36         FDRE (Prop_fdre_C_Q)         0.419    -0.304 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[5]/Q
                         net (fo=1, routed)           5.076     4.772    rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[5]
    OLOGIC_X1Y28         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D6
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.734    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.825 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         1.452     5.277    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.360 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538     6.898    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.989 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.548     8.537    rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y28         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.490     9.027    
                         clock uncertainty           -0.316     8.711    
    OLOGIC_X1Y28         OSERDESE2 (Setup_oserdese2_CLKDIV_D6)
                                                     -0.797     7.914    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                          7.914    
                         arrival time                          -4.772    
  -------------------------------------------------------------------
                         slack                                  3.142    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.170ns  (logic 0.164ns (7.556%)  route 2.006ns (92.444%))
  Logic Levels:           0  
  Clock Path Skew:        1.657ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.619ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         0.591    -0.535    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X38Y39         FDSE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y39         FDSE (Prop_fdse_C_Q)         0.164    -0.371 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/Q
                         net (fo=1, routed)           2.006     1.635    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[8]
    OLOGIC_X1Y29         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         0.795    -0.834    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.781 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521    -0.261    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.232 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.851     0.619    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y29         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.503     1.122    
                         clock uncertainty            0.316     1.438    
    OLOGIC_X1Y29         OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     1.457    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -1.457    
                         arrival time                           1.635    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D1
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.213ns  (logic 0.141ns (6.371%)  route 2.072ns (93.629%))
  Logic Levels:           0  
  Clock Path Skew:        1.660ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.621ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         0.590    -0.536    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X36Y37         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.395 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/Q
                         net (fo=1, routed)           2.072     1.677    rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[0]
    OLOGIC_X1Y32         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D1
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         0.795    -0.834    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.781 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521    -0.261    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.232 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.853     0.621    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y32         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.503     1.124    
                         clock uncertainty            0.316     1.440    
    OLOGIC_X1Y32         OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                      0.019     1.459    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.459    
                         arrival time                           1.677    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.227ns  (logic 0.164ns (7.363%)  route 2.063ns (92.637%))
  Logic Levels:           0  
  Clock Path Skew:        1.655ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.617ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         0.591    -0.535    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X38Y39         FDSE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y39         FDSE (Prop_fdse_C_Q)         0.164    -0.371 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/Q
                         net (fo=1, routed)           2.063     1.692    rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[8]
    OLOGIC_X1Y27         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         0.795    -0.834    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.781 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521    -0.261    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.232 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.849     0.617    rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y27         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.503     1.120    
                         clock uncertainty            0.316     1.436    
    OLOGIC_X1Y27         OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     1.455    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -1.455    
                         arrival time                           1.692    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D2
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.013ns  (logic 0.367ns (9.144%)  route 3.646ns (90.856%))
  Logic Levels:           0  
  Clock Path Skew:        3.488ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.647ns
    Source Clock Delay      (SCD):    -1.331ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     1.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128    -4.606 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605    -3.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.909 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         1.578    -1.331    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X39Y40         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y40         FDRE (Prop_fdre_C_Q)         0.367    -0.964 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[1]/Q
                         net (fo=1, routed)           3.646     2.682    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[1]
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D2
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         1.572    -0.847    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.759 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.616     0.858    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.954 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.694     2.647    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.490     2.157    
                         clock uncertainty            0.316     2.473    
    OLOGIC_X1Y30         OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                     -0.063     2.410    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.410    
                         arrival time                           2.682    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.227ns  (logic 0.128ns (5.747%)  route 2.099ns (94.253%))
  Logic Levels:           0  
  Clock Path Skew:        1.657ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.619ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         0.591    -0.535    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X39Y38         FDSE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y38         FDSE (Prop_fdse_C_Q)         0.128    -0.407 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[9]/Q
                         net (fo=1, routed)           2.099     1.692    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[9]
    OLOGIC_X1Y29         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         0.795    -0.834    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.781 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521    -0.261    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.232 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.851     0.619    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y29         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.503     1.122    
                         clock uncertainty            0.316     1.438    
    OLOGIC_X1Y29         OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                     -0.035     1.403    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -1.403    
                         arrival time                           1.692    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.284ns  (logic 0.141ns (6.173%)  route 2.143ns (93.827%))
  Logic Levels:           0  
  Clock Path Skew:        1.656ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.619ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         0.592    -0.534    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X37Y40         FDSE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y40         FDSE (Prop_fdse_C_Q)         0.141    -0.393 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]/Q
                         net (fo=1, routed)           2.143     1.750    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[2]
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         0.795    -0.834    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.781 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521    -0.261    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.232 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.851     0.619    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.503     1.122    
                         clock uncertainty            0.316     1.438    
    OLOGIC_X1Y30         OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     1.457    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.457    
                         arrival time                           1.750    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.289ns  (logic 0.141ns (6.161%)  route 2.148ns (93.839%))
  Logic Levels:           0  
  Clock Path Skew:        1.660ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.621ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         0.590    -0.536    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X35Y37         FDSE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y37         FDSE (Prop_fdse_C_Q)         0.141    -0.395 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]/Q
                         net (fo=1, routed)           2.148     1.752    rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[2]
    OLOGIC_X1Y32         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         0.795    -0.834    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.781 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521    -0.261    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.232 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.853     0.621    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y32         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.503     1.124    
                         clock uncertainty            0.316     1.440    
    OLOGIC_X1Y32         OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     1.459    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.459    
                         arrival time                           1.752    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.294ns  (logic 0.141ns (6.148%)  route 2.153ns (93.852%))
  Logic Levels:           0  
  Clock Path Skew:        1.657ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.617ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         0.589    -0.537    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X39Y36         FDSE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y36         FDSE (Prop_fdse_C_Q)         0.141    -0.396 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]/Q
                         net (fo=1, routed)           2.153     1.756    rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[2]
    OLOGIC_X1Y28         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         0.795    -0.834    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.781 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521    -0.261    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.232 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.849     0.617    rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y28         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.503     1.120    
                         clock uncertainty            0.316     1.436    
    OLOGIC_X1Y28         OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     1.455    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.455    
                         arrival time                           1.756    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D7
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.244ns  (logic 0.128ns (5.704%)  route 2.116ns (94.296%))
  Logic Levels:           0  
  Clock Path Skew:        1.656ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.617ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         0.590    -0.536    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X39Y37         FDSE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y37         FDSE (Prop_fdse_C_Q)         0.128    -0.408 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[6]/Q
                         net (fo=1, routed)           2.116     1.708    rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[6]
    OLOGIC_X1Y28         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D7
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         0.795    -0.834    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.781 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521    -0.261    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.232 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.849     0.617    rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y28         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.503     1.120    
                         clock uncertainty            0.316     1.436    
    OLOGIC_X1Y28         OSERDESE2 (Hold_oserdese2_CLKDIV_D7)
                                                     -0.035     1.401    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.401    
                         arrival time                           1.708    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D8
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.247ns  (logic 0.128ns (5.696%)  route 2.119ns (94.304%))
  Logic Levels:           0  
  Clock Path Skew:        1.654ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.617ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         0.592    -0.534    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X37Y40         FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y40         FDRE (Prop_fdre_C_Q)         0.128    -0.406 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[7]/Q
                         net (fo=1, routed)           2.119     1.713    rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[7]
    OLOGIC_X1Y28         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D8
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         0.795    -0.834    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.781 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521    -0.261    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.232 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.849     0.617    rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y28         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.503     1.120    
                         clock uncertainty            0.316     1.436    
    OLOGIC_X1Y28         OSERDESE2 (Hold_oserdese2_CLKDIV_D8)
                                                     -0.034     1.402    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.402    
                         arrival time                           1.713    
  -------------------------------------------------------------------
                         slack                                  0.311    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  PixelClkIO_1

Setup :            0  Failing Endpoints,  Worst Slack        0.913ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.178ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.913ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/ClockSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.491ns  (logic 0.419ns (5.593%)  route 7.072ns (94.407%))
  Logic Levels:           0  
  Clock Path Skew:        3.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.801ns = ( 8.535 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.719ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         1.700    -0.719    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X39Y41         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y41         FDPE (Prop_fdpe_C_Q)         0.419    -0.300 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           7.072     6.772    rgb2dvi/U0/ClockSerializer/aRst
    OLOGIC_X1Y25         OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.734    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.825 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         1.452     5.277    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.360 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538     6.898    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.989 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.546     8.535    rgb2dvi/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y25         OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.490     9.025    
                         clock uncertainty           -0.316     8.709    
    OLOGIC_X1Y25         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024     7.685    rgb2dvi/U0/ClockSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                          7.685    
                         arrival time                          -6.772    
  -------------------------------------------------------------------
                         slack                                  0.913    

Slack (MET) :             1.062ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/ClockSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.342ns  (logic 0.419ns (5.707%)  route 6.923ns (94.293%))
  Logic Levels:           0  
  Clock Path Skew:        3.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.801ns = ( 8.535 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.719ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         1.700    -0.719    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X39Y41         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y41         FDPE (Prop_fdpe_C_Q)         0.419    -0.300 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.923     6.623    rgb2dvi/U0/ClockSerializer/aRst
    OLOGIC_X1Y26         OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.734    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.825 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         1.452     5.277    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.360 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538     6.898    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.989 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.546     8.535    rgb2dvi/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y26         OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.490     9.025    
                         clock uncertainty           -0.316     8.709    
    OLOGIC_X1Y26         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024     7.685    rgb2dvi/U0/ClockSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                          7.685    
                         arrival time                          -6.623    
  -------------------------------------------------------------------
                         slack                                  1.062    

Slack (MET) :             1.113ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.293ns  (logic 0.419ns (5.745%)  route 6.874ns (94.255%))
  Logic Levels:           0  
  Clock Path Skew:        3.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.803ns = ( 8.537 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.719ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         1.700    -0.719    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X39Y41         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y41         FDPE (Prop_fdpe_C_Q)         0.419    -0.300 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.874     6.574    rgb2dvi/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y27         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.734    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.825 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         1.452     5.277    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.360 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538     6.898    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.989 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.548     8.537    rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y27         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.490     9.027    
                         clock uncertainty           -0.316     8.711    
    OLOGIC_X1Y27         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024     7.687    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                          7.687    
                         arrival time                          -6.574    
  -------------------------------------------------------------------
                         slack                                  1.113    

Slack (MET) :             1.224ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.182ns  (logic 0.419ns (5.834%)  route 6.763ns (94.166%))
  Logic Levels:           0  
  Clock Path Skew:        3.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.803ns = ( 8.537 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.719ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         1.700    -0.719    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X39Y41         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y41         FDPE (Prop_fdpe_C_Q)         0.419    -0.300 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.763     6.463    rgb2dvi/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y28         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.734    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.825 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         1.452     5.277    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.360 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538     6.898    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.989 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.548     8.537    rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y28         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.490     9.027    
                         clock uncertainty           -0.316     8.711    
    OLOGIC_X1Y28         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024     7.687    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                          7.687    
                         arrival time                          -6.463    
  -------------------------------------------------------------------
                         slack                                  1.224    

Slack (MET) :             1.274ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.133ns  (logic 0.419ns (5.874%)  route 6.714ns (94.126%))
  Logic Levels:           0  
  Clock Path Skew:        3.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.804ns = ( 8.538 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.719ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         1.700    -0.719    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X39Y41         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y41         FDPE (Prop_fdpe_C_Q)         0.419    -0.300 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.714     6.414    rgb2dvi/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y29         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.734    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.825 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         1.452     5.277    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.360 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538     6.898    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.989 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.549     8.538    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y29         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.490     9.028    
                         clock uncertainty           -0.316     8.712    
    OLOGIC_X1Y29         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024     7.688    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                          7.688    
                         arrival time                          -6.414    
  -------------------------------------------------------------------
                         slack                                  1.274    

Slack (MET) :             1.385ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.021ns  (logic 0.419ns (5.967%)  route 6.602ns (94.033%))
  Logic Levels:           0  
  Clock Path Skew:        3.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.804ns = ( 8.538 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.719ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         1.700    -0.719    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X39Y41         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y41         FDPE (Prop_fdpe_C_Q)         0.419    -0.300 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.602     6.303    rgb2dvi/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.734    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.825 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         1.452     5.277    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.360 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538     6.898    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.989 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.549     8.538    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.490     9.028    
                         clock uncertainty           -0.316     8.712    
    OLOGIC_X1Y30         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024     7.688    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                          7.688    
                         arrival time                          -6.303    
  -------------------------------------------------------------------
                         slack                                  1.385    

Slack (MET) :             1.727ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.684ns  (logic 0.419ns (6.269%)  route 6.265ns (93.731%))
  Logic Levels:           0  
  Clock Path Skew:        3.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.808ns = ( 8.542 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.719ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         1.700    -0.719    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X39Y41         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y41         FDPE (Prop_fdpe_C_Q)         0.419    -0.300 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.265     5.965    rgb2dvi/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y32         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.734    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.825 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         1.452     5.277    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.360 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538     6.898    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.989 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.553     8.542    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y32         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.490     9.032    
                         clock uncertainty           -0.316     8.716    
    OLOGIC_X1Y32         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024     7.692    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                          7.692    
                         arrival time                          -5.965    
  -------------------------------------------------------------------
                         slack                                  1.727    

Slack (MET) :             1.752ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.659ns  (logic 0.419ns (6.293%)  route 6.240ns (93.707%))
  Logic Levels:           0  
  Clock Path Skew:        3.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.808ns = ( 8.542 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.719ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         1.700    -0.719    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X39Y41         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y41         FDPE (Prop_fdpe_C_Q)         0.419    -0.300 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.240     5.940    rgb2dvi/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y31         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.734    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.825 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         1.452     5.277    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.360 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538     6.898    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.989 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.553     8.542    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y31         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.490     9.032    
                         clock uncertainty           -0.316     8.716    
    OLOGIC_X1Y31         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024     7.692    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                          7.692    
                         arrival time                          -5.940    
  -------------------------------------------------------------------
                         slack                                  1.752    

Slack (MET) :             3.106ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D5
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.701ns  (logic 0.456ns (7.998%)  route 5.245ns (92.002%))
  Logic Levels:           0  
  Clock Path Skew:        3.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.803ns = ( 8.537 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.722ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         1.697    -0.722    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X39Y37         FDSE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y37         FDSE (Prop_fdse_C_Q)         0.456    -0.266 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[4]/Q
                         net (fo=1, routed)           5.245     4.979    rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[4]
    OLOGIC_X1Y28         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D5
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.734    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.825 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         1.452     5.277    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.360 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538     6.898    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.989 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.548     8.537    rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y28         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.490     9.027    
                         clock uncertainty           -0.316     8.711    
    OLOGIC_X1Y28         OSERDESE2 (Setup_oserdese2_CLKDIV_D5)
                                                     -0.625     8.086    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                          8.086    
                         arrival time                          -4.979    
  -------------------------------------------------------------------
                         slack                                  3.106    

Slack (MET) :             3.142ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D6
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.495ns  (logic 0.419ns (7.625%)  route 5.076ns (92.375%))
  Logic Levels:           0  
  Clock Path Skew:        3.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.803ns = ( 8.537 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         1.696    -0.723    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X39Y36         FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y36         FDRE (Prop_fdre_C_Q)         0.419    -0.304 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[5]/Q
                         net (fo=1, routed)           5.076     4.772    rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[5]
    OLOGIC_X1Y28         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D6
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.734    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.825 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         1.452     5.277    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.360 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538     6.898    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.989 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.548     8.537    rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y28         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.490     9.027    
                         clock uncertainty           -0.316     8.711    
    OLOGIC_X1Y28         OSERDESE2 (Setup_oserdese2_CLKDIV_D6)
                                                     -0.797     7.914    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                          7.914    
                         arrival time                          -4.772    
  -------------------------------------------------------------------
                         slack                                  3.142    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.170ns  (logic 0.164ns (7.556%)  route 2.006ns (92.444%))
  Logic Levels:           0  
  Clock Path Skew:        1.657ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.619ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         0.591    -0.535    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X38Y39         FDSE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y39         FDSE (Prop_fdse_C_Q)         0.164    -0.371 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/Q
                         net (fo=1, routed)           2.006     1.635    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[8]
    OLOGIC_X1Y29         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         0.795    -0.834    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.781 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521    -0.261    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.232 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.851     0.619    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y29         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.503     1.122    
                         clock uncertainty            0.316     1.438    
    OLOGIC_X1Y29         OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     1.457    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -1.457    
                         arrival time                           1.635    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D1
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.213ns  (logic 0.141ns (6.371%)  route 2.072ns (93.629%))
  Logic Levels:           0  
  Clock Path Skew:        1.660ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.621ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         0.590    -0.536    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X36Y37         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.395 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/Q
                         net (fo=1, routed)           2.072     1.677    rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[0]
    OLOGIC_X1Y32         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D1
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         0.795    -0.834    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.781 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521    -0.261    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.232 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.853     0.621    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y32         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.503     1.124    
                         clock uncertainty            0.316     1.440    
    OLOGIC_X1Y32         OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                      0.019     1.459    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.459    
                         arrival time                           1.677    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.227ns  (logic 0.164ns (7.363%)  route 2.063ns (92.637%))
  Logic Levels:           0  
  Clock Path Skew:        1.655ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.617ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         0.591    -0.535    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X38Y39         FDSE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y39         FDSE (Prop_fdse_C_Q)         0.164    -0.371 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/Q
                         net (fo=1, routed)           2.063     1.692    rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[8]
    OLOGIC_X1Y27         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         0.795    -0.834    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.781 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521    -0.261    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.232 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.849     0.617    rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y27         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.503     1.120    
                         clock uncertainty            0.316     1.436    
    OLOGIC_X1Y27         OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     1.455    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -1.455    
                         arrival time                           1.692    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D2
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.263ns  (logic 0.141ns (6.229%)  route 2.122ns (93.771%))
  Logic Levels:           0  
  Clock Path Skew:        1.656ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.619ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         0.592    -0.534    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X39Y40         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[1]/Q
                         net (fo=1, routed)           2.122     1.729    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[1]
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D2
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         0.795    -0.834    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.781 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521    -0.261    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.232 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.851     0.619    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.503     1.122    
                         clock uncertainty            0.316     1.438    
    OLOGIC_X1Y30         OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     1.457    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.457    
                         arrival time                           1.729    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.227ns  (logic 0.128ns (5.747%)  route 2.099ns (94.253%))
  Logic Levels:           0  
  Clock Path Skew:        1.657ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.619ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         0.591    -0.535    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X39Y38         FDSE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y38         FDSE (Prop_fdse_C_Q)         0.128    -0.407 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[9]/Q
                         net (fo=1, routed)           2.099     1.692    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[9]
    OLOGIC_X1Y29         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         0.795    -0.834    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.781 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521    -0.261    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.232 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.851     0.619    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y29         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.503     1.122    
                         clock uncertainty            0.316     1.438    
    OLOGIC_X1Y29         OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                     -0.035     1.403    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -1.403    
                         arrival time                           1.692    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.284ns  (logic 0.141ns (6.173%)  route 2.143ns (93.827%))
  Logic Levels:           0  
  Clock Path Skew:        1.656ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.619ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         0.592    -0.534    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X37Y40         FDSE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y40         FDSE (Prop_fdse_C_Q)         0.141    -0.393 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]/Q
                         net (fo=1, routed)           2.143     1.750    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[2]
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         0.795    -0.834    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.781 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521    -0.261    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.232 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.851     0.619    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.503     1.122    
                         clock uncertainty            0.316     1.438    
    OLOGIC_X1Y30         OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     1.457    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.457    
                         arrival time                           1.750    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.289ns  (logic 0.141ns (6.161%)  route 2.148ns (93.839%))
  Logic Levels:           0  
  Clock Path Skew:        1.660ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.621ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         0.590    -0.536    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X35Y37         FDSE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y37         FDSE (Prop_fdse_C_Q)         0.141    -0.395 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]/Q
                         net (fo=1, routed)           2.148     1.752    rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[2]
    OLOGIC_X1Y32         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         0.795    -0.834    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.781 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521    -0.261    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.232 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.853     0.621    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y32         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.503     1.124    
                         clock uncertainty            0.316     1.440    
    OLOGIC_X1Y32         OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     1.459    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.459    
                         arrival time                           1.752    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.294ns  (logic 0.141ns (6.148%)  route 2.153ns (93.852%))
  Logic Levels:           0  
  Clock Path Skew:        1.657ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.617ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         0.589    -0.537    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X39Y36         FDSE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y36         FDSE (Prop_fdse_C_Q)         0.141    -0.396 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]/Q
                         net (fo=1, routed)           2.153     1.756    rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[2]
    OLOGIC_X1Y28         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         0.795    -0.834    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.781 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521    -0.261    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.232 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.849     0.617    rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y28         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.503     1.120    
                         clock uncertainty            0.316     1.436    
    OLOGIC_X1Y28         OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     1.455    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.455    
                         arrival time                           1.756    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D7
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.244ns  (logic 0.128ns (5.704%)  route 2.116ns (94.296%))
  Logic Levels:           0  
  Clock Path Skew:        1.656ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.617ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         0.590    -0.536    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X39Y37         FDSE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y37         FDSE (Prop_fdse_C_Q)         0.128    -0.408 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[6]/Q
                         net (fo=1, routed)           2.116     1.708    rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[6]
    OLOGIC_X1Y28         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D7
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         0.795    -0.834    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.781 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521    -0.261    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.232 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.849     0.617    rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y28         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.503     1.120    
                         clock uncertainty            0.316     1.436    
    OLOGIC_X1Y28         OSERDESE2 (Hold_oserdese2_CLKDIV_D7)
                                                     -0.035     1.401    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.401    
                         arrival time                           1.708    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D8
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.247ns  (logic 0.128ns (5.696%)  route 2.119ns (94.304%))
  Logic Levels:           0  
  Clock Path Skew:        1.654ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.617ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         0.592    -0.534    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X37Y40         FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y40         FDRE (Prop_fdre_C_Q)         0.128    -0.406 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[7]/Q
                         net (fo=1, routed)           2.119     1.713    rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[7]
    OLOGIC_X1Y28         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D8
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         0.795    -0.834    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.781 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521    -0.261    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.232 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.849     0.617    rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y28         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.503     1.120    
                         clock uncertainty            0.316     1.436    
    OLOGIC_X1Y28         OSERDESE2 (Hold_oserdese2_CLKDIV_D8)
                                                     -0.034     1.402    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.402    
                         arrival time                           1.713    
  -------------------------------------------------------------------
                         slack                                  0.311    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        5.015ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.503ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.015ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.049ns  (logic 0.419ns (39.960%)  route 0.630ns (60.040%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.389ns = ( 5.345 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.779ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         1.640    -0.779    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X1Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDPE (Prop_fdpe_C_Q)         0.419    -0.360 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.630     0.270    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y47          FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.734    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.825 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         1.520     5.345    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism              0.588     5.933    
                         clock uncertainty           -0.114     5.819    
    SLICE_X0Y47          FDPE (Recov_fdpe_C_PRE)     -0.534     5.285    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                          5.285    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  5.015    

Slack (MET) :             5.015ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.049ns  (logic 0.419ns (39.960%)  route 0.630ns (60.040%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.389ns = ( 5.345 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.779ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         1.640    -0.779    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X1Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDPE (Prop_fdpe_C_Q)         0.419    -0.360 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.630     0.270    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y47          FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.734    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.825 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         1.520     5.345    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism              0.588     5.933    
                         clock uncertainty           -0.114     5.819    
    SLICE_X0Y47          FDPE (Recov_fdpe_C_PRE)     -0.534     5.285    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                          5.285    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  5.015    

Slack (MET) :             5.015ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.049ns  (logic 0.419ns (39.960%)  route 0.630ns (60.040%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.389ns = ( 5.345 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.779ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         1.640    -0.779    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X1Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDPE (Prop_fdpe_C_Q)         0.419    -0.360 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.630     0.270    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y47          FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.734    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.825 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         1.520     5.345    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism              0.588     5.933    
                         clock uncertainty           -0.114     5.819    
    SLICE_X0Y47          FDPE (Recov_fdpe_C_PRE)     -0.534     5.285    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                          5.285    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  5.015    

Slack (MET) :             5.015ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.049ns  (logic 0.419ns (39.960%)  route 0.630ns (60.040%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.389ns = ( 5.345 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.779ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         1.640    -0.779    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X1Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDPE (Prop_fdpe_C_Q)         0.419    -0.360 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.630     0.270    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y47          FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.734    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.825 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         1.520     5.345    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism              0.588     5.933    
                         clock uncertainty           -0.114     5.819    
    SLICE_X0Y47          FDPE (Recov_fdpe_C_PRE)     -0.534     5.285    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                          5.285    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  5.015    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.503ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.128ns (34.921%)  route 0.239ns (65.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         0.571    -0.555    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X1Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDPE (Prop_fdpe_C_Q)         0.128    -0.427 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.239    -0.189    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y47          FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         0.840    -0.789    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism              0.247    -0.542    
    SLICE_X0Y47          FDPE (Remov_fdpe_C_PRE)     -0.149    -0.691    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                          0.691    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.503    

Slack (MET) :             0.503ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.128ns (34.921%)  route 0.239ns (65.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         0.571    -0.555    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X1Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDPE (Prop_fdpe_C_Q)         0.128    -0.427 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.239    -0.189    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y47          FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         0.840    -0.789    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism              0.247    -0.542    
    SLICE_X0Y47          FDPE (Remov_fdpe_C_PRE)     -0.149    -0.691    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.691    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.503    

Slack (MET) :             0.503ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.128ns (34.921%)  route 0.239ns (65.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         0.571    -0.555    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X1Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDPE (Prop_fdpe_C_Q)         0.128    -0.427 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.239    -0.189    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y47          FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         0.840    -0.789    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism              0.247    -0.542    
    SLICE_X0Y47          FDPE (Remov_fdpe_C_PRE)     -0.149    -0.691    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.691    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.503    

Slack (MET) :             0.503ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.128ns (34.921%)  route 0.239ns (65.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         0.571    -0.555    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X1Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDPE (Prop_fdpe_C_Q)         0.128    -0.427 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.239    -0.189    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y47          FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         0.840    -0.789    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism              0.247    -0.542    
    SLICE_X0Y47          FDPE (Remov_fdpe_C_PRE)     -0.149    -0.691    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.691    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.503    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        5.015ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.388ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.015ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.049ns  (logic 0.419ns (39.960%)  route 0.630ns (60.040%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.389ns = ( 5.345 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.779ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         1.640    -0.779    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X1Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDPE (Prop_fdpe_C_Q)         0.419    -0.360 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.630     0.270    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y47          FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.734    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.825 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         1.520     5.345    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism              0.588     5.933    
                         clock uncertainty           -0.114     5.819    
    SLICE_X0Y47          FDPE (Recov_fdpe_C_PRE)     -0.534     5.285    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                          5.285    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  5.015    

Slack (MET) :             5.015ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.049ns  (logic 0.419ns (39.960%)  route 0.630ns (60.040%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.389ns = ( 5.345 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.779ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         1.640    -0.779    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X1Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDPE (Prop_fdpe_C_Q)         0.419    -0.360 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.630     0.270    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y47          FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.734    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.825 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         1.520     5.345    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism              0.588     5.933    
                         clock uncertainty           -0.114     5.819    
    SLICE_X0Y47          FDPE (Recov_fdpe_C_PRE)     -0.534     5.285    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                          5.285    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  5.015    

Slack (MET) :             5.015ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.049ns  (logic 0.419ns (39.960%)  route 0.630ns (60.040%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.389ns = ( 5.345 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.779ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         1.640    -0.779    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X1Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDPE (Prop_fdpe_C_Q)         0.419    -0.360 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.630     0.270    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y47          FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.734    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.825 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         1.520     5.345    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism              0.588     5.933    
                         clock uncertainty           -0.114     5.819    
    SLICE_X0Y47          FDPE (Recov_fdpe_C_PRE)     -0.534     5.285    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                          5.285    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  5.015    

Slack (MET) :             5.015ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.049ns  (logic 0.419ns (39.960%)  route 0.630ns (60.040%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.389ns = ( 5.345 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.779ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         1.640    -0.779    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X1Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDPE (Prop_fdpe_C_Q)         0.419    -0.360 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.630     0.270    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y47          FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.734    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.825 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         1.520     5.345    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism              0.588     5.933    
                         clock uncertainty           -0.114     5.819    
    SLICE_X0Y47          FDPE (Recov_fdpe_C_PRE)     -0.534     5.285    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                          5.285    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  5.015    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.388ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.128ns (34.921%)  route 0.239ns (65.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         0.571    -0.555    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X1Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDPE (Prop_fdpe_C_Q)         0.128    -0.427 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.239    -0.189    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y47          FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         0.840    -0.789    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism              0.247    -0.542    
                         clock uncertainty            0.114    -0.428    
    SLICE_X0Y47          FDPE (Remov_fdpe_C_PRE)     -0.149    -0.577    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                          0.577    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.388    

Slack (MET) :             0.388ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.128ns (34.921%)  route 0.239ns (65.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         0.571    -0.555    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X1Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDPE (Prop_fdpe_C_Q)         0.128    -0.427 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.239    -0.189    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y47          FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         0.840    -0.789    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism              0.247    -0.542    
                         clock uncertainty            0.114    -0.428    
    SLICE_X0Y47          FDPE (Remov_fdpe_C_PRE)     -0.149    -0.577    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.577    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.388    

Slack (MET) :             0.388ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.128ns (34.921%)  route 0.239ns (65.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         0.571    -0.555    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X1Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDPE (Prop_fdpe_C_Q)         0.128    -0.427 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.239    -0.189    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y47          FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         0.840    -0.789    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism              0.247    -0.542    
                         clock uncertainty            0.114    -0.428    
    SLICE_X0Y47          FDPE (Remov_fdpe_C_PRE)     -0.149    -0.577    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.577    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.388    

Slack (MET) :             0.388ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.128ns (34.921%)  route 0.239ns (65.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         0.571    -0.555    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X1Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDPE (Prop_fdpe_C_Q)         0.128    -0.427 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.239    -0.189    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y47          FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         0.840    -0.789    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism              0.247    -0.542    
                         clock uncertainty            0.114    -0.428    
    SLICE_X0Y47          FDPE (Remov_fdpe_C_PRE)     -0.149    -0.577    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.577    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.388    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        5.015ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.388ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.015ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.049ns  (logic 0.419ns (39.960%)  route 0.630ns (60.040%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.389ns = ( 5.345 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.779ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         1.640    -0.779    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X1Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDPE (Prop_fdpe_C_Q)         0.419    -0.360 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.630     0.270    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y47          FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.734    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.825 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         1.520     5.345    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism              0.588     5.933    
                         clock uncertainty           -0.114     5.819    
    SLICE_X0Y47          FDPE (Recov_fdpe_C_PRE)     -0.534     5.285    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                          5.285    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  5.015    

Slack (MET) :             5.015ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.049ns  (logic 0.419ns (39.960%)  route 0.630ns (60.040%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.389ns = ( 5.345 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.779ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         1.640    -0.779    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X1Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDPE (Prop_fdpe_C_Q)         0.419    -0.360 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.630     0.270    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y47          FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.734    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.825 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         1.520     5.345    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism              0.588     5.933    
                         clock uncertainty           -0.114     5.819    
    SLICE_X0Y47          FDPE (Recov_fdpe_C_PRE)     -0.534     5.285    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                          5.285    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  5.015    

Slack (MET) :             5.015ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.049ns  (logic 0.419ns (39.960%)  route 0.630ns (60.040%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.389ns = ( 5.345 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.779ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         1.640    -0.779    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X1Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDPE (Prop_fdpe_C_Q)         0.419    -0.360 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.630     0.270    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y47          FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.734    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.825 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         1.520     5.345    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism              0.588     5.933    
                         clock uncertainty           -0.114     5.819    
    SLICE_X0Y47          FDPE (Recov_fdpe_C_PRE)     -0.534     5.285    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                          5.285    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  5.015    

Slack (MET) :             5.015ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.049ns  (logic 0.419ns (39.960%)  route 0.630ns (60.040%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.389ns = ( 5.345 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.779ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         1.640    -0.779    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X1Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDPE (Prop_fdpe_C_Q)         0.419    -0.360 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.630     0.270    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y47          FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.734    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.825 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         1.520     5.345    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism              0.588     5.933    
                         clock uncertainty           -0.114     5.819    
    SLICE_X0Y47          FDPE (Recov_fdpe_C_PRE)     -0.534     5.285    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                          5.285    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  5.015    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.388ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.128ns (34.921%)  route 0.239ns (65.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         0.571    -0.555    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X1Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDPE (Prop_fdpe_C_Q)         0.128    -0.427 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.239    -0.189    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y47          FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         0.840    -0.789    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism              0.247    -0.542    
                         clock uncertainty            0.114    -0.428    
    SLICE_X0Y47          FDPE (Remov_fdpe_C_PRE)     -0.149    -0.577    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                          0.577    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.388    

Slack (MET) :             0.388ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.128ns (34.921%)  route 0.239ns (65.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         0.571    -0.555    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X1Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDPE (Prop_fdpe_C_Q)         0.128    -0.427 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.239    -0.189    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y47          FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         0.840    -0.789    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism              0.247    -0.542    
                         clock uncertainty            0.114    -0.428    
    SLICE_X0Y47          FDPE (Remov_fdpe_C_PRE)     -0.149    -0.577    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.577    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.388    

Slack (MET) :             0.388ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.128ns (34.921%)  route 0.239ns (65.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         0.571    -0.555    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X1Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDPE (Prop_fdpe_C_Q)         0.128    -0.427 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.239    -0.189    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y47          FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         0.840    -0.789    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism              0.247    -0.542    
                         clock uncertainty            0.114    -0.428    
    SLICE_X0Y47          FDPE (Remov_fdpe_C_PRE)     -0.149    -0.577    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.577    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.388    

Slack (MET) :             0.388ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.128ns (34.921%)  route 0.239ns (65.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         0.571    -0.555    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X1Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDPE (Prop_fdpe_C_Q)         0.128    -0.427 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.239    -0.189    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y47          FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         0.840    -0.789    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism              0.247    -0.542    
                         clock uncertainty            0.114    -0.428    
    SLICE_X0Y47          FDPE (Remov_fdpe_C_PRE)     -0.149    -0.577    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.577    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.388    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        5.017ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.503ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.017ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.049ns  (logic 0.419ns (39.960%)  route 0.630ns (60.040%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.389ns = ( 5.345 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.779ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         1.640    -0.779    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X1Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDPE (Prop_fdpe_C_Q)         0.419    -0.360 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.630     0.270    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y47          FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.734    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.825 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         1.520     5.345    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism              0.588     5.933    
                         clock uncertainty           -0.113     5.821    
    SLICE_X0Y47          FDPE (Recov_fdpe_C_PRE)     -0.534     5.287    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                          5.287    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  5.017    

Slack (MET) :             5.017ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.049ns  (logic 0.419ns (39.960%)  route 0.630ns (60.040%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.389ns = ( 5.345 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.779ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         1.640    -0.779    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X1Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDPE (Prop_fdpe_C_Q)         0.419    -0.360 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.630     0.270    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y47          FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.734    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.825 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         1.520     5.345    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism              0.588     5.933    
                         clock uncertainty           -0.113     5.821    
    SLICE_X0Y47          FDPE (Recov_fdpe_C_PRE)     -0.534     5.287    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                          5.287    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  5.017    

Slack (MET) :             5.017ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.049ns  (logic 0.419ns (39.960%)  route 0.630ns (60.040%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.389ns = ( 5.345 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.779ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         1.640    -0.779    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X1Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDPE (Prop_fdpe_C_Q)         0.419    -0.360 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.630     0.270    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y47          FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.734    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.825 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         1.520     5.345    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism              0.588     5.933    
                         clock uncertainty           -0.113     5.821    
    SLICE_X0Y47          FDPE (Recov_fdpe_C_PRE)     -0.534     5.287    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                          5.287    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  5.017    

Slack (MET) :             5.017ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.049ns  (logic 0.419ns (39.960%)  route 0.630ns (60.040%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.389ns = ( 5.345 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.779ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         1.640    -0.779    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X1Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDPE (Prop_fdpe_C_Q)         0.419    -0.360 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.630     0.270    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y47          FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.734    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.825 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         1.520     5.345    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism              0.588     5.933    
                         clock uncertainty           -0.113     5.821    
    SLICE_X0Y47          FDPE (Recov_fdpe_C_PRE)     -0.534     5.287    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                          5.287    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  5.017    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.503ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.128ns (34.921%)  route 0.239ns (65.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         0.571    -0.555    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X1Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDPE (Prop_fdpe_C_Q)         0.128    -0.427 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.239    -0.189    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y47          FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         0.840    -0.789    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism              0.247    -0.542    
    SLICE_X0Y47          FDPE (Remov_fdpe_C_PRE)     -0.149    -0.691    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                          0.691    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.503    

Slack (MET) :             0.503ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.128ns (34.921%)  route 0.239ns (65.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         0.571    -0.555    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X1Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDPE (Prop_fdpe_C_Q)         0.128    -0.427 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.239    -0.189    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y47          FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         0.840    -0.789    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism              0.247    -0.542    
    SLICE_X0Y47          FDPE (Remov_fdpe_C_PRE)     -0.149    -0.691    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.691    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.503    

Slack (MET) :             0.503ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.128ns (34.921%)  route 0.239ns (65.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         0.571    -0.555    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X1Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDPE (Prop_fdpe_C_Q)         0.128    -0.427 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.239    -0.189    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y47          FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         0.840    -0.789    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism              0.247    -0.542    
    SLICE_X0Y47          FDPE (Remov_fdpe_C_PRE)     -0.149    -0.691    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.691    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.503    

Slack (MET) :             0.503ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.128ns (34.921%)  route 0.239ns (65.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         0.571    -0.555    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X1Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDPE (Prop_fdpe_C_Q)         0.128    -0.427 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.239    -0.189    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y47          FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=541, routed)         0.840    -0.789    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism              0.247    -0.542    
    SLICE_X0Y47          FDPE (Remov_fdpe_C_PRE)     -0.149    -0.691    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.691    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.503    





