{
  "name": "core_arch::x86::avx::_mm256_loadu2_m128d",
  "safe": false,
  "callees": {
    "core_arch::x86::sse2::_mm_loadu_pd": {
      "safe": false,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Loads 128-bits (composed of 2 packed double-precision (64-bit)\n floating-point elements) from memory into the returned vector.\n `mem_addr` does not need to be aligned on any particular boundary.\n\n [Intel's documentation](https://www.intel.com/content/www/us/en/docs/intrinsics-guide/index.html#text=_mm_loadu_pd)\n",
      "adt": {
        "core_arch::x86::__m128d": "Constructor"
      }
    },
    "core_arch::x86::avx::_mm256_castpd128_pd256": {
      "safe": false,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Casts vector of type __m128d to type __m256d;\n the upper 128 bits of the result are undefined.\n\n [Intel's documentation](https://www.intel.com/content/www/us/en/docs/intrinsics-guide/index.html#text=_mm256_castpd128_pd256)\n",
      "adt": {
        "core_arch::x86::__m256d": "Constructor"
      }
    },
    "core_arch::x86::avx::_mm256_insertf128_pd": {
      "safe": false,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Copies `a` to result, then inserts 128 bits (composed of 2 packed\n double-precision (64-bit) floating-point elements) from `b` into result\n at the location specified by `imm8`.\n\n [Intel's documentation](https://www.intel.com/content/www/us/en/docs/intrinsics-guide/index.html#text=_mm256_insertf128_pd)\n",
      "adt": {
        "core_arch::x86::__m256d": "Constructor"
      }
    }
  },
  "adts": {
    "core_arch::x86::__m128d": [
      "Plain"
    ],
    "core_arch::x86::__m256d": [
      "Plain"
    ]
  },
  "path": 5911,
  "span": "/home/gh-zjp-CN/.rustup/toolchains/nightly-2025-12-06-aarch64-unknown-linux-gnu/lib/rustlib/src/rust/library/core/src/../../stdarch/crates/core_arch/src/x86/avx.rs:3037:1: 3040:2",
  "src": "pub unsafe fn _mm256_loadu2_m128d(hiaddr: *const f64, loaddr: *const f64) -> __m256d {\n    let a = _mm256_castpd128_pd256(_mm_loadu_pd(loaddr));\n    _mm256_insertf128_pd::<1>(a, _mm_loadu_pd(hiaddr))\n}",
  "mir": "fn core_arch::x86::avx::_mm256_loadu2_m128d(_1: *const f64, _2: *const f64) -> core_arch::x86::__m256d {\n    let mut _0: core_arch::x86::__m256d;\n    let  _3: core_arch::x86::__m256d;\n    let mut _4: core_arch::x86::__m128d;\n    let mut _5: core_arch::x86::__m128d;\n    debug hiaddr => _1;\n    debug loaddr => _2;\n    debug a => _3;\n    bb0: {\n        StorageLive(_4);\n        _4 = core_arch::x86::sse2::_mm_loadu_pd(_2) -> [return: bb1, unwind unreachable];\n    }\n    bb1: {\n        _3 = core_arch::x86::avx::_mm256_castpd128_pd256(move _4) -> [return: bb2, unwind unreachable];\n    }\n    bb2: {\n        StorageDead(_4);\n        StorageLive(_5);\n        _5 = core_arch::x86::sse2::_mm_loadu_pd(_1) -> [return: bb3, unwind unreachable];\n    }\n    bb3: {\n        _0 = core_arch::x86::avx::_mm256_insertf128_pd::<1>(_3, move _5) -> [return: bb4, unwind unreachable];\n    }\n    bb4: {\n        StorageDead(_5);\n        return;\n    }\n}\n",
  "doc": " Loads two 128-bit values (composed of 2 packed double-precision (64-bit)\n floating-point elements) from memory, and combine them into a 256-bit\n value.\n `hiaddr` and `loaddr` do not need to be aligned on any particular boundary.\n\n [Intel's documentation](https://www.intel.com/content/www/us/en/docs/intrinsics-guide/index.html#text=_mm256_loadu2_m128d)\n",
  "tags": {
    "tags": [],
    "spec": {},
    "docs": []
  }
}