TOPLEVEL_LANG ?= verilog

VERILOG_SOURCES = ../src/clk_divider.v
TOPLEVEL := clk_divider
MODULE   := clk_divider_test

include $(shell cocotb-config --makefiles)/Makefile.sim
