Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Fri Dec 29 14:05:27 2023
| Host         : LAPTOP-N5294HBG running 64-bit major release  (build 9200)
| Command      : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
| Design       : design_1_wrapper
| Device       : xc7z020clg484-1
| Speed File   : -1
| Design State : Fully Routed
------------------------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: checkpoint_design_1_wrapper
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 35
+-----------+----------+----------------------------+------------+
| Rule      | Severity | Description                | Violations |
+-----------+----------+----------------------------+------------+
| PDRC-153  | Warning  | Gated clock check          | 19         |
| REQP-1839 | Warning  | RAMB36 async control check | 4          |
| REQP-1840 | Warning  | RAMB18 async control check | 10         |
| RTSTAT-10 | Warning  | No routable loads          | 1          |
| ZPS7-1    | Warning  | PS7 block required         | 1          |
+-----------+----------+----------------------------+------------+

2. REPORT DETAILS
-----------------
PDRC-153#1 Warning
Gated clock check  
Net design_1_i/Processor_0/U0/CONTROL_U/Mean_load_reg_i_2_n_0 is a gated clock net sourced by a combinational pin design_1_i/Processor_0/U0/CONTROL_U/Mean_load_reg_i_2/O, cell design_1_i/Processor_0/U0/CONTROL_U/Mean_load_reg_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#2 Warning
Gated clock check  
Net design_1_i/Processor_0/U0/CONTROL_U/Next_state__0 is a gated clock net sourced by a combinational pin design_1_i/Processor_0/U0/CONTROL_U/FSM_sequential_Next_state_reg[4]_i_2/O, cell design_1_i/Processor_0/U0/CONTROL_U/FSM_sequential_Next_state_reg[4]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#3 Warning
Gated clock check  
Net design_1_i/Processor_0/U0/CONTROL_U/Obuf_load_reg_i_2_n_0 is a gated clock net sourced by a combinational pin design_1_i/Processor_0/U0/CONTROL_U/Obuf_load_reg_i_2/O, cell design_1_i/Processor_0/U0/CONTROL_U/Obuf_load_reg_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#4 Warning
Gated clock check  
Net design_1_i/Processor_0/U0/CONTROL_U/PC_en_reg_i_2_n_0 is a gated clock net sourced by a combinational pin design_1_i/Processor_0/U0/CONTROL_U/PC_en_reg_i_2/O, cell design_1_i/Processor_0/U0/CONTROL_U/PC_en_reg_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#5 Warning
Gated clock check  
Net design_1_i/Processor_0/U0/CONTROL_U/PC_ld_reg_i_2_n_0 is a gated clock net sourced by a combinational pin design_1_i/Processor_0/U0/CONTROL_U/PC_ld_reg_i_2/O, cell design_1_i/Processor_0/U0/CONTROL_U/PC_ld_reg_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#6 Warning
Gated clock check  
Net design_1_i/Processor_0/U0/CONTROL_U/PC_rst_reg_i_2_n_0 is a gated clock net sourced by a combinational pin design_1_i/Processor_0/U0/CONTROL_U/PC_rst_reg_i_2/O, cell design_1_i/Processor_0/U0/CONTROL_U/PC_rst_reg_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#7 Warning
Gated clock check  
Net design_1_i/Processor_0/U0/CONTROL_U/ROM_rd_reg_i_2_n_0 is a gated clock net sourced by a combinational pin design_1_i/Processor_0/U0/CONTROL_U/ROM_rd_reg_i_2/O, cell design_1_i/Processor_0/U0/CONTROL_U/ROM_rd_reg_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#8 Warning
Gated clock check  
Net design_1_i/Processor_0/U0/CONTROL_U/cal_en_reg_i_2_n_0 is a gated clock net sourced by a combinational pin design_1_i/Processor_0/U0/CONTROL_U/cal_en_reg_i_2/O, cell design_1_i/Processor_0/U0/CONTROL_U/cal_en_reg_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#9 Warning
Gated clock check  
Net design_1_i/Processor_0/U0/CONTROL_U/disen_read_block_reg_i_2_n_0 is a gated clock net sourced by a combinational pin design_1_i/Processor_0/U0/CONTROL_U/disen_read_block_reg_i_2/O, cell design_1_i/Processor_0/U0/CONTROL_U/disen_read_block_reg_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#10 Warning
Gated clock check  
Net design_1_i/Processor_0/U0/CONTROL_U/flg_mem_radd_reg[6]_i_1_n_0 is a gated clock net sourced by a combinational pin design_1_i/Processor_0/U0/CONTROL_U/flg_mem_radd_reg[6]_i_1/O, cell design_1_i/Processor_0/U0/CONTROL_U/flg_mem_radd_reg[6]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#11 Warning
Gated clock check  
Net design_1_i/Processor_0/U0/CONTROL_U/flg_wdata_reg_i_1_n_0 is a gated clock net sourced by a combinational pin design_1_i/Processor_0/U0/CONTROL_U/flg_wdata_reg_i_1/O, cell design_1_i/Processor_0/U0/CONTROL_U/flg_wdata_reg_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#12 Warning
Gated clock check  
Net design_1_i/Processor_0/U0/CONTROL_U/flg_wr_reg_i_2_n_0 is a gated clock net sourced by a combinational pin design_1_i/Processor_0/U0/CONTROL_U/flg_wr_reg_i_2/O, cell design_1_i/Processor_0/U0/CONTROL_U/flg_wr_reg_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#13 Warning
Gated clock check  
Net design_1_i/Processor_0/U0/CONTROL_U/idx_reg[4]_i_2_n_0 is a gated clock net sourced by a combinational pin design_1_i/Processor_0/U0/CONTROL_U/idx_reg[4]_i_2/O, cell design_1_i/Processor_0/U0/CONTROL_U/idx_reg[4]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#14 Warning
Gated clock check  
Net design_1_i/Processor_0/U0/CONTROL_U/itm__0 is a gated clock net sourced by a combinational pin design_1_i/Processor_0/U0/CONTROL_U/itm_reg[1]_i_1/O, cell design_1_i/Processor_0/U0/CONTROL_U/itm_reg[1]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#15 Warning
Gated clock check  
Net design_1_i/Processor_0/U0/CONTROL_U/mtep_load_reg_i_2_n_0 is a gated clock net sourced by a combinational pin design_1_i/Processor_0/U0/CONTROL_U/mtep_load_reg_i_2/O, cell design_1_i/Processor_0/U0/CONTROL_U/mtep_load_reg_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#16 Warning
Gated clock check  
Net design_1_i/Processor_0/U0/CONTROL_U/sen_req_itm_reg[1]_i_1_n_0 is a gated clock net sourced by a combinational pin design_1_i/Processor_0/U0/CONTROL_U/sen_req_itm_reg[1]_i_1/O, cell design_1_i/Processor_0/U0/CONTROL_U/sen_req_itm_reg[1]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#17 Warning
Gated clock check  
Net design_1_i/Processor_0/U0/CONTROL_U/spd_add_load_reg_i_2_n_0 is a gated clock net sourced by a combinational pin design_1_i/Processor_0/U0/CONTROL_U/spd_add_load_reg_i_2/O, cell design_1_i/Processor_0/U0/CONTROL_U/spd_add_load_reg_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#18 Warning
Gated clock check  
Net design_1_i/Processor_0/U0/CONTROL_U/spd_wr_reg_i_1_n_0 is a gated clock net sourced by a combinational pin design_1_i/Processor_0/U0/CONTROL_U/spd_wr_reg_i_1/O, cell design_1_i/Processor_0/U0/CONTROL_U/spd_wr_reg_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#19 Warning
Gated clock check  
Net design_1_i/Processor_0/U0/CONTROL_U/timer_ld_reg_i_2_n_0 is a gated clock net sourced by a combinational pin design_1_i/Processor_0/U0/CONTROL_U/timer_ld_reg_i_2/O, cell design_1_i/Processor_0/U0/CONTROL_U/timer_ld_reg_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

REQP-1839#1 Warning
RAMB36 async control check  
The RAMB36E1 design_1_i/Processor_0/U0/No_CTR_sys/Speed_mem/array_reg_reg has an input control pin design_1_i/Processor_0/U0/No_CTR_sys/Speed_mem/array_reg_reg/ADDRBWRADDR[11] (net: design_1_i/Processor_0/U0/No_CTR_sys/Speed_mem/RAdd[7]) which is driven by a register (design_1_i/Processor_0/U0/No_CTR_sys/Ins_reg/Q_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#2 Warning
RAMB36 async control check  
The RAMB36E1 design_1_i/Processor_0/U0/No_CTR_sys/Speed_mem/array_reg_reg has an input control pin design_1_i/Processor_0/U0/No_CTR_sys/Speed_mem/array_reg_reg/ADDRBWRADDR[12] (net: design_1_i/Processor_0/U0/No_CTR_sys/Speed_mem/RAdd[8]) which is driven by a register (design_1_i/Processor_0/U0/No_CTR_sys/Ins_reg/Q_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#3 Warning
RAMB36 async control check  
The RAMB36E1 design_1_i/Processor_0/U0/No_CTR_sys/Speed_mem/array_reg_reg has an input control pin design_1_i/Processor_0/U0/No_CTR_sys/Speed_mem/array_reg_reg/ADDRBWRADDR[13] (net: design_1_i/Processor_0/U0/No_CTR_sys/Speed_mem/RAdd[9]) which is driven by a register (design_1_i/Processor_0/U0/No_CTR_sys/Ins_reg/Q_reg[10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#4 Warning
RAMB36 async control check  
The RAMB36E1 design_1_i/Processor_0/U0/No_CTR_sys/Speed_mem/array_reg_reg has an input control pin design_1_i/Processor_0/U0/No_CTR_sys/Speed_mem/array_reg_reg/ADDRBWRADDR[14] (net: design_1_i/Processor_0/U0/No_CTR_sys/Speed_mem/RAdd[10]) which is driven by a register (design_1_i/Processor_0/U0/No_CTR_sys/Ins_reg/Q_reg[11]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#1 Warning
RAMB18 async control check  
The RAMB18E1 design_1_i/RAM_0/U0/data_reg_reg has an input control pin design_1_i/RAM_0/U0/data_reg_reg/ADDRARDADDR[10] (net: design_1_i/RAM_0/U0/r_add_in[6]) which is driven by a register (design_1_i/Processor_0/U0/No_CTR_sys/PC/Oaddr_TEMP_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#2 Warning
RAMB18 async control check  
The RAMB18E1 design_1_i/RAM_0/U0/data_reg_reg has an input control pin design_1_i/RAM_0/U0/data_reg_reg/ADDRARDADDR[11] (net: design_1_i/RAM_0/U0/r_add_in[7]) which is driven by a register (design_1_i/Processor_0/U0/No_CTR_sys/PC/Oaddr_TEMP_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#3 Warning
RAMB18 async control check  
The RAMB18E1 design_1_i/RAM_0/U0/data_reg_reg has an input control pin design_1_i/RAM_0/U0/data_reg_reg/ADDRARDADDR[12] (net: design_1_i/RAM_0/U0/r_add_in[8]) which is driven by a register (design_1_i/Processor_0/U0/No_CTR_sys/PC/Oaddr_TEMP_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#4 Warning
RAMB18 async control check  
The RAMB18E1 design_1_i/RAM_0/U0/data_reg_reg has an input control pin design_1_i/RAM_0/U0/data_reg_reg/ADDRARDADDR[13] (net: design_1_i/RAM_0/U0/r_add_in[9]) which is driven by a register (design_1_i/Processor_0/U0/No_CTR_sys/PC/Oaddr_TEMP_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#5 Warning
RAMB18 async control check  
The RAMB18E1 design_1_i/RAM_0/U0/data_reg_reg has an input control pin design_1_i/RAM_0/U0/data_reg_reg/ADDRARDADDR[4] (net: design_1_i/RAM_0/U0/r_add_in[0]) which is driven by a register (design_1_i/Processor_0/U0/No_CTR_sys/PC/Oaddr_TEMP_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#6 Warning
RAMB18 async control check  
The RAMB18E1 design_1_i/RAM_0/U0/data_reg_reg has an input control pin design_1_i/RAM_0/U0/data_reg_reg/ADDRARDADDR[5] (net: design_1_i/RAM_0/U0/r_add_in[1]) which is driven by a register (design_1_i/Processor_0/U0/No_CTR_sys/PC/Oaddr_TEMP_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#7 Warning
RAMB18 async control check  
The RAMB18E1 design_1_i/RAM_0/U0/data_reg_reg has an input control pin design_1_i/RAM_0/U0/data_reg_reg/ADDRARDADDR[6] (net: design_1_i/RAM_0/U0/r_add_in[2]) which is driven by a register (design_1_i/Processor_0/U0/No_CTR_sys/PC/Oaddr_TEMP_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#8 Warning
RAMB18 async control check  
The RAMB18E1 design_1_i/RAM_0/U0/data_reg_reg has an input control pin design_1_i/RAM_0/U0/data_reg_reg/ADDRARDADDR[7] (net: design_1_i/RAM_0/U0/r_add_in[3]) which is driven by a register (design_1_i/Processor_0/U0/No_CTR_sys/PC/Oaddr_TEMP_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#9 Warning
RAMB18 async control check  
The RAMB18E1 design_1_i/RAM_0/U0/data_reg_reg has an input control pin design_1_i/RAM_0/U0/data_reg_reg/ADDRARDADDR[8] (net: design_1_i/RAM_0/U0/r_add_in[4]) which is driven by a register (design_1_i/Processor_0/U0/No_CTR_sys/PC/Oaddr_TEMP_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#10 Warning
RAMB18 async control check  
The RAMB18E1 design_1_i/RAM_0/U0/data_reg_reg has an input control pin design_1_i/RAM_0/U0/data_reg_reg/ADDRARDADDR[9] (net: design_1_i/RAM_0/U0/r_add_in[5]) which is driven by a register (design_1_i/Processor_0/U0/No_CTR_sys/PC/Oaddr_TEMP_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

RTSTAT-10#1 Warning
No routable loads  
25 net(s) have no routable loads. The problem bus(es) and/or net(s) are dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2:0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_capture[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_runtest[0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_tms, u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_daddr_o[13], u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_daddr_o[14] (the first 15 of 23 listed).
Related violations: <none>

ZPS7-1#1 Warning
PS7 block required  
The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
Related violations: <none>


