Flow Messages report for top
Thu Feb 11 20:57:09 2021
Quartus Prime Version 19.4.0 Build 64 12/04/2019 SC Pro Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Flow Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2019  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+---------------+
; Flow Messages ;
+---------------+
Info: *******************************************************************
Info: Running Quartus Prime Synthesis
    Info: Version 19.4.0 Build 64 12/04/2019 SC Pro Edition
    Info: Processing started: Thu Feb 11 14:34:23 2021
    Info: System process ID: 247314
Info: Command: quartus_syn --read_settings_files=on --write_settings_files=off quartus_1 -c top
Info: qis_default_flow_script.tcl version: #1
Info: Initializing Synthesis...
Info: Project = "quartus_1"
Info: Revision = "top"
Info: Analyzing source files
Info: Elaborating from top-level entity "top"
Warning (13416): Verilog HDL warning at classificationMNIST.v(585): ignoring unsupported system task "display" File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_1/classificationMNIST.v Line: 585
Warning (13416): Verilog HDL warning at classificationMNIST.v(586): ignoring unsupported system task "finish" File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_1/classificationMNIST.v Line: 586
Warning (13416): Verilog HDL warning at classificationMNIST.v(594): ignoring unsupported system task "display" File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_1/classificationMNIST.v Line: 594
Warning (13416): Verilog HDL warning at classificationMNIST.v(595): ignoring unsupported system task "finish" File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_1/classificationMNIST.v Line: 595
Warning (13416): Verilog HDL warning at classificationMNIST.v(735): ignoring unsupported system task "display" File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_1/classificationMNIST.v Line: 735
Warning (13416): Verilog HDL warning at classificationMNIST.v(736): ignoring unsupported system task "finish" File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_1/classificationMNIST.v Line: 736
Warning (13416): Verilog HDL warning at classificationMNIST.v(744): ignoring unsupported system task "display" File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_1/classificationMNIST.v Line: 744
Warning (13416): Verilog HDL warning at classificationMNIST.v(745): ignoring unsupported system task "finish" File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_1/classificationMNIST.v Line: 745
Warning (17459): Verilog HDL warning at classificationMNIST.v(3101): case equality operator always evaluates to false due to comparison with x or z File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_1/classificationMNIST.v Line: 3101
Warning (17459): Verilog HDL warning at classificationMNIST.v(3107): case equality operator always evaluates to false due to comparison with x or z File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_1/classificationMNIST.v Line: 3107
Warning (17459): Verilog HDL warning at classificationMNIST.v(3120): case equality operator always evaluates to false due to comparison with x or z File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_1/classificationMNIST.v Line: 3120
Warning (17459): Verilog HDL warning at classificationMNIST.v(3140): case equality operator always evaluates to false due to comparison with x or z File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_1/classificationMNIST.v Line: 3140
Warning (17459): Verilog HDL warning at classificationMNIST.v(3146): case equality operator always evaluates to false due to comparison with x or z File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_1/classificationMNIST.v Line: 3146
Warning (17459): Verilog HDL warning at classificationMNIST.v(3166): case equality operator always evaluates to false due to comparison with x or z File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_1/classificationMNIST.v Line: 3166
Warning (17459): Verilog HDL warning at classificationMNIST.v(3172): case equality operator always evaluates to false due to comparison with x or z File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_1/classificationMNIST.v Line: 3172
Warning (17459): Verilog HDL warning at classificationMNIST.v(3203): case equality operator always evaluates to false due to comparison with x or z File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_1/classificationMNIST.v Line: 3203
Warning (17459): Verilog HDL warning at classificationMNIST.v(3209): case equality operator always evaluates to false due to comparison with x or z File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_1/classificationMNIST.v Line: 3209
Warning (17459): Verilog HDL warning at classificationMNIST.v(3215): case equality operator always evaluates to false due to comparison with x or z File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_1/classificationMNIST.v Line: 3215
Warning (17459): Verilog HDL warning at classificationMNIST.v(3221): case equality operator always evaluates to false due to comparison with x or z File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_1/classificationMNIST.v Line: 3221
Warning (17459): Verilog HDL warning at classificationMNIST.v(3227): case equality operator always evaluates to false due to comparison with x or z File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_1/classificationMNIST.v Line: 3227
Warning (17459): Verilog HDL warning at classificationMNIST.v(3238): case equality operator always evaluates to false due to comparison with x or z File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_1/classificationMNIST.v Line: 3238
Warning (17459): Verilog HDL warning at classificationMNIST.v(3244): case equality operator always evaluates to false due to comparison with x or z File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_1/classificationMNIST.v Line: 3244
Warning (17459): Verilog HDL warning at classificationMNIST.v(3250): case equality operator always evaluates to false due to comparison with x or z File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_1/classificationMNIST.v Line: 3250
Warning (17459): Verilog HDL warning at classificationMNIST.v(3256): case equality operator always evaluates to false due to comparison with x or z File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_1/classificationMNIST.v Line: 3256
Warning (17459): Verilog HDL warning at classificationMNIST.v(3262): case equality operator always evaluates to false due to comparison with x or z File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_1/classificationMNIST.v Line: 3262
Warning (17459): Verilog HDL warning at classificationMNIST.v(3268): case equality operator always evaluates to false due to comparison with x or z File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_1/classificationMNIST.v Line: 3268
Warning (17459): Verilog HDL warning at classificationMNIST.v(3274): case equality operator always evaluates to false due to comparison with x or z File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_1/classificationMNIST.v Line: 3274
Warning (17459): Verilog HDL warning at classificationMNIST.v(3280): case equality operator always evaluates to false due to comparison with x or z File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_1/classificationMNIST.v Line: 3280
Warning (17459): Verilog HDL warning at classificationMNIST.v(3286): case equality operator always evaluates to false due to comparison with x or z File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_1/classificationMNIST.v Line: 3286
Warning (17459): Verilog HDL warning at classificationMNIST.v(3292): case equality operator always evaluates to false due to comparison with x or z File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_1/classificationMNIST.v Line: 3292
Warning (17459): Verilog HDL warning at classificationMNIST.v(3298): case equality operator always evaluates to false due to comparison with x or z File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_1/classificationMNIST.v Line: 3298
Warning (17459): Verilog HDL warning at classificationMNIST.v(3304): case equality operator always evaluates to false due to comparison with x or z File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_1/classificationMNIST.v Line: 3304
Warning (17459): Verilog HDL warning at classificationMNIST.v(3317): case equality operator always evaluates to false due to comparison with x or z File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_1/classificationMNIST.v Line: 3317
Warning (17459): Verilog HDL warning at classificationMNIST.v(3330): case equality operator always evaluates to false due to comparison with x or z File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_1/classificationMNIST.v Line: 3330
Warning (17459): Verilog HDL warning at classificationMNIST.v(3343): case equality operator always evaluates to false due to comparison with x or z File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_1/classificationMNIST.v Line: 3343
Warning (17459): Verilog HDL warning at classificationMNIST.v(3356): case equality operator always evaluates to false due to comparison with x or z File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_1/classificationMNIST.v Line: 3356
Warning (17459): Verilog HDL warning at classificationMNIST.v(3376): case equality operator always evaluates to false due to comparison with x or z File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_1/classificationMNIST.v Line: 3376
Warning (17459): Verilog HDL warning at classificationMNIST.v(3382): case equality operator always evaluates to false due to comparison with x or z File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_1/classificationMNIST.v Line: 3382
Warning (17459): Verilog HDL warning at classificationMNIST.v(3395): case equality operator always evaluates to false due to comparison with x or z File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_1/classificationMNIST.v Line: 3395
Warning (17459): Verilog HDL warning at classificationMNIST.v(3431): case equality operator always evaluates to false due to comparison with x or z File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_1/classificationMNIST.v Line: 3431
Warning (17459): Verilog HDL warning at classificationMNIST.v(3444): case equality operator always evaluates to false due to comparison with x or z File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_1/classificationMNIST.v Line: 3444
Warning (17459): Verilog HDL warning at classificationMNIST.v(3464): case equality operator always evaluates to false due to comparison with x or z File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_1/classificationMNIST.v Line: 3464
Warning (17459): Verilog HDL warning at classificationMNIST.v(3470): case equality operator always evaluates to false due to comparison with x or z File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_1/classificationMNIST.v Line: 3470
Warning (17459): Verilog HDL warning at classificationMNIST.v(3490): case equality operator always evaluates to false due to comparison with x or z File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_1/classificationMNIST.v Line: 3490
Warning (17459): Verilog HDL warning at classificationMNIST.v(3496): case equality operator always evaluates to false due to comparison with x or z File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_1/classificationMNIST.v Line: 3496
Warning (17459): Verilog HDL warning at classificationMNIST.v(3514): case equality operator always evaluates to false due to comparison with x or z File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_1/classificationMNIST.v Line: 3514
Warning (17459): Verilog HDL warning at classificationMNIST.v(3528): case equality operator always evaluates to false due to comparison with x or z File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_1/classificationMNIST.v Line: 3528
Warning (17459): Verilog HDL warning at classificationMNIST.v(3534): case equality operator always evaluates to false due to comparison with x or z File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_1/classificationMNIST.v Line: 3534
Warning (17459): Verilog HDL warning at classificationMNIST.v(3552): case equality operator always evaluates to false due to comparison with x or z File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_1/classificationMNIST.v Line: 3552
Warning (17459): Verilog HDL warning at classificationMNIST.v(3565): case equality operator always evaluates to false due to comparison with x or z File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_1/classificationMNIST.v Line: 3565
Warning (17459): Verilog HDL warning at classificationMNIST.v(3578): case equality operator always evaluates to false due to comparison with x or z File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_1/classificationMNIST.v Line: 3578
Warning (17459): Verilog HDL warning at classificationMNIST.v(3598): case equality operator always evaluates to false due to comparison with x or z File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_1/classificationMNIST.v Line: 3598
Warning (17459): Verilog HDL warning at classificationMNIST.v(3604): case equality operator always evaluates to false due to comparison with x or z File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_1/classificationMNIST.v Line: 3604
Warning (17459): Verilog HDL warning at classificationMNIST.v(3624): case equality operator always evaluates to false due to comparison with x or z File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_1/classificationMNIST.v Line: 3624
Warning (17459): Verilog HDL warning at classificationMNIST.v(3630): case equality operator always evaluates to false due to comparison with x or z File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_1/classificationMNIST.v Line: 3630
Warning (17459): Verilog HDL warning at classificationMNIST.v(3650): case equality operator always evaluates to false due to comparison with x or z File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_1/classificationMNIST.v Line: 3650
Warning (17459): Verilog HDL warning at classificationMNIST.v(3656): case equality operator always evaluates to false due to comparison with x or z File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_1/classificationMNIST.v Line: 3656
Warning (17459): Verilog HDL warning at classificationMNIST.v(3669): case equality operator always evaluates to false due to comparison with x or z File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_1/classificationMNIST.v Line: 3669
Warning (17459): Verilog HDL warning at classificationMNIST.v(3703): case equality operator always evaluates to false due to comparison with x or z File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_1/classificationMNIST.v Line: 3703
Warning (17459): Verilog HDL warning at classificationMNIST.v(3709): case equality operator always evaluates to false due to comparison with x or z File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_1/classificationMNIST.v Line: 3709
Warning (17459): Verilog HDL warning at classificationMNIST.v(3715): case equality operator always evaluates to false due to comparison with x or z File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_1/classificationMNIST.v Line: 3715
Warning (17459): Verilog HDL warning at classificationMNIST.v(3721): case equality operator always evaluates to false due to comparison with x or z File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_1/classificationMNIST.v Line: 3721
Warning (17459): Verilog HDL warning at classificationMNIST.v(3727): case equality operator always evaluates to false due to comparison with x or z File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_1/classificationMNIST.v Line: 3727
Warning (17459): Verilog HDL warning at classificationMNIST.v(3733): case equality operator always evaluates to false due to comparison with x or z File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_1/classificationMNIST.v Line: 3733
Warning (17459): Verilog HDL warning at classificationMNIST.v(3746): case equality operator always evaluates to false due to comparison with x or z File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_1/classificationMNIST.v Line: 3746
Warning (17459): Verilog HDL warning at classificationMNIST.v(3759): case equality operator always evaluates to false due to comparison with x or z File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_1/classificationMNIST.v Line: 3759
Warning (17459): Verilog HDL warning at classificationMNIST.v(3772): case equality operator always evaluates to false due to comparison with x or z File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_1/classificationMNIST.v Line: 3772
Warning (17459): Verilog HDL warning at classificationMNIST.v(3868): case equality operator always evaluates to false due to comparison with x or z File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_1/classificationMNIST.v Line: 3868
Warning (17459): Verilog HDL warning at classificationMNIST.v(3894): case equality operator always evaluates to false due to comparison with x or z File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_1/classificationMNIST.v Line: 3894
Warning (17459): Verilog HDL warning at classificationMNIST.v(3908): case equality operator always evaluates to false due to comparison with x or z File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_1/classificationMNIST.v Line: 3908
Warning (17459): Verilog HDL warning at classificationMNIST.v(3914): case equality operator always evaluates to false due to comparison with x or z File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_1/classificationMNIST.v Line: 3914
Warning (17459): Verilog HDL warning at classificationMNIST.v(3925): case equality operator always evaluates to false due to comparison with x or z File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_1/classificationMNIST.v Line: 3925
Warning (17459): Verilog HDL warning at classificationMNIST.v(3931): case equality operator always evaluates to false due to comparison with x or z File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_1/classificationMNIST.v Line: 3931
Warning (17459): Verilog HDL warning at classificationMNIST.v(3942): case equality operator always evaluates to false due to comparison with x or z File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_1/classificationMNIST.v Line: 3942
Warning (17459): Verilog HDL warning at classificationMNIST.v(3948): case equality operator always evaluates to false due to comparison with x or z File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_1/classificationMNIST.v Line: 3948
Warning (17459): Verilog HDL warning at classificationMNIST.v(3954): case equality operator always evaluates to false due to comparison with x or z File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_1/classificationMNIST.v Line: 3954
Warning (17459): Verilog HDL warning at classificationMNIST.v(3960): case equality operator always evaluates to false due to comparison with x or z File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_1/classificationMNIST.v Line: 3960
Warning (17459): Verilog HDL warning at classificationMNIST.v(3966): case equality operator always evaluates to false due to comparison with x or z File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_1/classificationMNIST.v Line: 3966
Warning (17459): Verilog HDL warning at classificationMNIST.v(3972): case equality operator always evaluates to false due to comparison with x or z File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_1/classificationMNIST.v Line: 3972
Warning (17459): Verilog HDL warning at classificationMNIST.v(3978): case equality operator always evaluates to false due to comparison with x or z File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_1/classificationMNIST.v Line: 3978
Warning (17459): Verilog HDL warning at classificationMNIST.v(3989): case equality operator always evaluates to false due to comparison with x or z File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_1/classificationMNIST.v Line: 3989
Warning (17459): Verilog HDL warning at classificationMNIST.v(3995): case equality operator always evaluates to false due to comparison with x or z File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_1/classificationMNIST.v Line: 3995
Warning (17459): Verilog HDL warning at classificationMNIST.v(4001): case equality operator always evaluates to false due to comparison with x or z File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_1/classificationMNIST.v Line: 4001
Warning (17459): Verilog HDL warning at classificationMNIST.v(4021): case equality operator always evaluates to false due to comparison with x or z File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_1/classificationMNIST.v Line: 4021
Warning (17459): Verilog HDL warning at classificationMNIST.v(4027): case equality operator always evaluates to false due to comparison with x or z File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_1/classificationMNIST.v Line: 4027
Warning (17459): Verilog HDL warning at classificationMNIST.v(4047): case equality operator always evaluates to false due to comparison with x or z File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_1/classificationMNIST.v Line: 4047
Warning (17459): Verilog HDL warning at classificationMNIST.v(4053): case equality operator always evaluates to false due to comparison with x or z File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_1/classificationMNIST.v Line: 4053
Warning (17459): Verilog HDL warning at classificationMNIST.v(4073): case equality operator always evaluates to false due to comparison with x or z File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_1/classificationMNIST.v Line: 4073
Warning (17459): Verilog HDL warning at classificationMNIST.v(4079): case equality operator always evaluates to false due to comparison with x or z File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_1/classificationMNIST.v Line: 4079
Warning (17459): Verilog HDL warning at classificationMNIST.v(4098): case equality operator always evaluates to false due to comparison with x or z File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_1/classificationMNIST.v Line: 4098
Warning (17459): Verilog HDL warning at classificationMNIST.v(4104): case equality operator always evaluates to false due to comparison with x or z File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_1/classificationMNIST.v Line: 4104
Warning (17459): Verilog HDL warning at classificationMNIST.v(4110): case equality operator always evaluates to false due to comparison with x or z File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_1/classificationMNIST.v Line: 4110
Warning (17459): Verilog HDL warning at classificationMNIST.v(4123): case equality operator always evaluates to false due to comparison with x or z File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_1/classificationMNIST.v Line: 4123
Warning (17459): Verilog HDL warning at classificationMNIST.v(4157): case equality operator always evaluates to false due to comparison with x or z File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_1/classificationMNIST.v Line: 4157
Warning (17459): Verilog HDL warning at classificationMNIST.v(4163): case equality operator always evaluates to false due to comparison with x or z File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_1/classificationMNIST.v Line: 4163
Warning (17459): Verilog HDL warning at classificationMNIST.v(4183): case equality operator always evaluates to false due to comparison with x or z File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_1/classificationMNIST.v Line: 4183
Warning (17459): Verilog HDL warning at classificationMNIST.v(4189): case equality operator always evaluates to false due to comparison with x or z File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_1/classificationMNIST.v Line: 4189
Warning (17459): Verilog HDL warning at classificationMNIST.v(4209): case equality operator always evaluates to false due to comparison with x or z File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_1/classificationMNIST.v Line: 4209
Warning (17459): Verilog HDL warning at classificationMNIST.v(4215): case equality operator always evaluates to false due to comparison with x or z File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_1/classificationMNIST.v Line: 4215
Warning (17459): Verilog HDL warning at classificationMNIST.v(4235): case equality operator always evaluates to false due to comparison with x or z File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_1/classificationMNIST.v Line: 4235
Warning (17459): Verilog HDL warning at classificationMNIST.v(4241): case equality operator always evaluates to false due to comparison with x or z File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_1/classificationMNIST.v Line: 4241
Warning (17459): Verilog HDL warning at classificationMNIST.v(4297): case equality operator always evaluates to false due to comparison with x or z File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_1/classificationMNIST.v Line: 4297
Warning (17459): Verilog HDL warning at classificationMNIST.v(4337): case equality operator always evaluates to false due to comparison with x or z File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_1/classificationMNIST.v Line: 4337
Warning (17459): Verilog HDL warning at classificationMNIST.v(4343): case equality operator always evaluates to false due to comparison with x or z File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_1/classificationMNIST.v Line: 4343
Warning (17459): Verilog HDL warning at classificationMNIST.v(4349): case equality operator always evaluates to false due to comparison with x or z File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_1/classificationMNIST.v Line: 4349
Warning (17459): Verilog HDL warning at classificationMNIST.v(4355): case equality operator always evaluates to false due to comparison with x or z File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_1/classificationMNIST.v Line: 4355
Warning (17459): Verilog HDL warning at classificationMNIST.v(4371): case equality operator always evaluates to false due to comparison with x or z File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_1/classificationMNIST.v Line: 4371
Warning (17459): Verilog HDL warning at classificationMNIST.v(4384): case equality operator always evaluates to false due to comparison with x or z File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_1/classificationMNIST.v Line: 4384
Warning (17459): Verilog HDL warning at classificationMNIST.v(4397): case equality operator always evaluates to false due to comparison with x or z File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_1/classificationMNIST.v Line: 4397
Warning (17459): Verilog HDL warning at classificationMNIST.v(4475): case equality operator always evaluates to false due to comparison with x or z File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_1/classificationMNIST.v Line: 4475
Warning (17459): Verilog HDL warning at classificationMNIST.v(4481): case equality operator always evaluates to false due to comparison with x or z File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_1/classificationMNIST.v Line: 4481
Warning (17459): Verilog HDL warning at classificationMNIST.v(4487): case equality operator always evaluates to false due to comparison with x or z File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_1/classificationMNIST.v Line: 4487
Warning (17459): Verilog HDL warning at classificationMNIST.v(4493): case equality operator always evaluates to false due to comparison with x or z File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_1/classificationMNIST.v Line: 4493
Warning (17459): Verilog HDL warning at classificationMNIST.v(4499): case equality operator always evaluates to false due to comparison with x or z File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_1/classificationMNIST.v Line: 4499
Warning (17459): Verilog HDL warning at classificationMNIST.v(4505): case equality operator always evaluates to false due to comparison with x or z File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_1/classificationMNIST.v Line: 4505
Warning (17459): Verilog HDL warning at classificationMNIST.v(4511): case equality operator always evaluates to false due to comparison with x or z File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_1/classificationMNIST.v Line: 4511
Warning (17459): Verilog HDL warning at classificationMNIST.v(4517): case equality operator always evaluates to false due to comparison with x or z File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_1/classificationMNIST.v Line: 4517
Warning (17459): Verilog HDL warning at classificationMNIST.v(4567): case equality operator always evaluates to false due to comparison with x or z File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_1/classificationMNIST.v Line: 4567
Warning (17459): Verilog HDL warning at classificationMNIST.v(4573): case equality operator always evaluates to false due to comparison with x or z File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_1/classificationMNIST.v Line: 4573
Warning (17459): Verilog HDL warning at classificationMNIST.v(4579): case equality operator always evaluates to false due to comparison with x or z File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_1/classificationMNIST.v Line: 4579
Warning (17459): Verilog HDL warning at classificationMNIST.v(4585): case equality operator always evaluates to false due to comparison with x or z File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_1/classificationMNIST.v Line: 4585
Warning (17459): Verilog HDL warning at classificationMNIST.v(4591): case equality operator always evaluates to false due to comparison with x or z File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_1/classificationMNIST.v Line: 4591
Warning (17459): Verilog HDL warning at classificationMNIST.v(4597): case equality operator always evaluates to false due to comparison with x or z File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_1/classificationMNIST.v Line: 4597
Warning (17459): Verilog HDL warning at classificationMNIST.v(4603): case equality operator always evaluates to false due to comparison with x or z File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_1/classificationMNIST.v Line: 4603
Warning (17459): Verilog HDL warning at classificationMNIST.v(4609): case equality operator always evaluates to false due to comparison with x or z File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_1/classificationMNIST.v Line: 4609
Warning (17459): Verilog HDL warning at classificationMNIST.v(4659): case equality operator always evaluates to false due to comparison with x or z File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_1/classificationMNIST.v Line: 4659
Warning (17459): Verilog HDL warning at classificationMNIST.v(4665): case equality operator always evaluates to false due to comparison with x or z File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_1/classificationMNIST.v Line: 4665
Warning (17459): Verilog HDL warning at classificationMNIST.v(4671): case equality operator always evaluates to false due to comparison with x or z File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_1/classificationMNIST.v Line: 4671
Warning (17459): Verilog HDL warning at classificationMNIST.v(4677): case equality operator always evaluates to false due to comparison with x or z File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_1/classificationMNIST.v Line: 4677
Warning (17459): Verilog HDL warning at classificationMNIST.v(4683): case equality operator always evaluates to false due to comparison with x or z File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_1/classificationMNIST.v Line: 4683
Warning (17459): Verilog HDL warning at classificationMNIST.v(4689): case equality operator always evaluates to false due to comparison with x or z File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_1/classificationMNIST.v Line: 4689
Warning (17459): Verilog HDL warning at classificationMNIST.v(4695): case equality operator always evaluates to false due to comparison with x or z File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_1/classificationMNIST.v Line: 4695
Warning (17459): Verilog HDL warning at classificationMNIST.v(4701): case equality operator always evaluates to false due to comparison with x or z File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_1/classificationMNIST.v Line: 4701
Warning (17459): Verilog HDL warning at classificationMNIST.v(4714): case equality operator always evaluates to false due to comparison with x or z File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_1/classificationMNIST.v Line: 4714
Warning (17459): Verilog HDL warning at classificationMNIST.v(4727): case equality operator always evaluates to false due to comparison with x or z File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_1/classificationMNIST.v Line: 4727
Warning (17459): Verilog HDL warning at classificationMNIST.v(4747): case equality operator always evaluates to false due to comparison with x or z File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_1/classificationMNIST.v Line: 4747
Warning (17459): Verilog HDL warning at classificationMNIST.v(4753): case equality operator always evaluates to false due to comparison with x or z File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_1/classificationMNIST.v Line: 4753
Warning (17459): Verilog HDL warning at classificationMNIST.v(4773): case equality operator always evaluates to false due to comparison with x or z File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_1/classificationMNIST.v Line: 4773
Warning (17459): Verilog HDL warning at classificationMNIST.v(4779): case equality operator always evaluates to false due to comparison with x or z File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_1/classificationMNIST.v Line: 4779
Warning (17459): Verilog HDL warning at classificationMNIST.v(4800): case equality operator always evaluates to false due to comparison with x or z File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_1/classificationMNIST.v Line: 4800
Warning (17459): Verilog HDL warning at classificationMNIST.v(4806): case equality operator always evaluates to false due to comparison with x or z File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_1/classificationMNIST.v Line: 4806
Warning (17459): Verilog HDL warning at classificationMNIST.v(4819): case equality operator always evaluates to false due to comparison with x or z File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_1/classificationMNIST.v Line: 4819
Warning (17459): Verilog HDL warning at classificationMNIST.v(4832): case equality operator always evaluates to false due to comparison with x or z File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_1/classificationMNIST.v Line: 4832
Warning (17459): Verilog HDL warning at classificationMNIST.v(4852): case equality operator always evaluates to false due to comparison with x or z File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_1/classificationMNIST.v Line: 4852
Warning (17459): Verilog HDL warning at classificationMNIST.v(4858): case equality operator always evaluates to false due to comparison with x or z File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_1/classificationMNIST.v Line: 4858
Warning (17459): Verilog HDL warning at classificationMNIST.v(4871): case equality operator always evaluates to false due to comparison with x or z File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_1/classificationMNIST.v Line: 4871
Warning (17459): Verilog HDL warning at classificationMNIST.v(4897): case equality operator always evaluates to false due to comparison with x or z File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_1/classificationMNIST.v Line: 4897
Warning (17459): Verilog HDL warning at classificationMNIST.v(4910): case equality operator always evaluates to false due to comparison with x or z File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_1/classificationMNIST.v Line: 4910
Warning (17459): Verilog HDL warning at classificationMNIST.v(5372): case equality operator always evaluates to false due to comparison with x or z File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_1/classificationMNIST.v Line: 5372
Warning (17459): Verilog HDL warning at classificationMNIST.v(5378): case equality operator always evaluates to false due to comparison with x or z File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_1/classificationMNIST.v Line: 5378
Warning (17459): Verilog HDL warning at classificationMNIST.v(5804): case equality operator always evaluates to false due to comparison with x or z File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_1/classificationMNIST.v Line: 5804
Warning (17459): Verilog HDL warning at classificationMNIST.v(5810): case equality operator always evaluates to false due to comparison with x or z File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_1/classificationMNIST.v Line: 5810
Warning (16788): Net "memory_controller_waitrequest" does not have a driver at classificationMNIST.v(61) File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_1/classificationMNIST.v Line: 61
Warning (16788): Net "clk2x" does not have a driver at classificationMNIST.v(99) File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_1/classificationMNIST.v Line: 99
Warning (16788): Net "clk1x_follower" does not have a driver at classificationMNIST.v(100) File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_1/classificationMNIST.v Line: 100
Info: Found 319 design entities
Info: There are 946 partitions after elaboration.
Info: Creating instance-specific data models and dissolving soft partitions
Info (18299): Expanding entity and wildcard assignments.
Info (18300): Expanded entity and wildcard assignments. Elapsed time: 00:00:00
Info: found pre-synthesis snapshots for 1 partition(s)
Info: Synthesizing partition "root_partition"
Info (286030): Timing-Driven Synthesis is running
Info (276014): Found 3 instances of uninferred RAM logic
    Info (276004): RAM logic "memory_controller_inst|ln2HI31|ram" is uninferred due to inappropriate RAM size File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_1/classificationMNIST.v Line: 5957
    Info (276004): RAM logic "memory_controller_inst|ln2LO32|ram" is uninferred due to inappropriate RAM size File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_1/classificationMNIST.v Line: 5957
    Info (276004): RAM logic "memory_controller_inst|halF33|ram" is uninferred due to inappropriate RAM size File: /home/projects/ljohn/aarora1/tpu_like_design/LeFlow/examples/classificationMNIST/classificationMNIST_files/quartus_1/classificationMNIST.v Line: 5957
Info (19000): Inferred 17 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "memory_controller_inst|temp3|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to BIDIR_DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_A set to 4
        Info (286033): Parameter WIDTHAD_B set to 4
        Info (286033): Parameter NUMWORDS_A set to 10
        Info (286033): Parameter NUMWORDS_B set to 10
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_REG_B set to CLOCK0
        Info (286033): Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter INIT_FILE set to temp3.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "memory_controller_inst|temp1|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to BIDIR_DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_A set to 4
        Info (286033): Parameter WIDTHAD_B set to 4
        Info (286033): Parameter NUMWORDS_A set to 10
        Info (286033): Parameter NUMWORDS_B set to 10
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_REG_B set to CLOCK0
        Info (286033): Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter INIT_FILE set to temp1.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "memory_controller_inst|temp0|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to BIDIR_DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_A set to 4
        Info (286033): Parameter WIDTHAD_B set to 4
        Info (286033): Parameter NUMWORDS_A set to 10
        Info (286033): Parameter NUMWORDS_B set to 10
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_REG_B set to CLOCK0
        Info (286033): Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter INIT_FILE set to temp0.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "memory_controller_inst|param2|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to BIDIR_DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_A set to 784
        Info (286033): Parameter NUMWORDS_B set to 784
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_REG_B set to CLOCK0
        Info (286033): Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter INIT_FILE set to param2.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "memory_controller_inst|param1|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to BIDIR_DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_A set to 13
        Info (286033): Parameter WIDTHAD_B set to 13
        Info (286033): Parameter NUMWORDS_A set to 7840
        Info (286033): Parameter NUMWORDS_B set to 7840
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_REG_B set to CLOCK0
        Info (286033): Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter INIT_FILE set to param1.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "memory_controller_inst|param0|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to BIDIR_DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_A set to 4
        Info (286033): Parameter WIDTHAD_B set to 4
        Info (286033): Parameter NUMWORDS_A set to 10
        Info (286033): Parameter NUMWORDS_B set to 10
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_REG_B set to CLOCK0
        Info (286033): Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter INIT_FILE set to param0.mif
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "main_inst|altfp_divider_33_main_fusionloop_bodydim0_108|altfp_divider_altfp_div_kth_component|and_or_dffe_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 31
        Info (286033): Parameter WIDTH set to 7
        Info (286033): Parameter POWER_UP_STATE set to DONT_CARE
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "main_inst|altfp_divider_33_main_fusionloop_bodydim0_108|altfp_divider_altfp_div_kth_component|and_or_dffe_rtl_1"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 29
        Info (286033): Parameter WIDTH set to 2
        Info (286033): Parameter POWER_UP_STATE set to DONT_CARE
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "main_inst|altfp_divider_33_main_fusionloop_bodydim0_108|altfp_divider_altfp_div_kth_component|exp_pipeline0c_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 28
        Info (286033): Parameter WIDTH set to 9
        Info (286033): Parameter POWER_UP_STATE set to DONT_CARE
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "main_inst|altfp_divider_33_main_fusionloop_bodydim0_108|altfp_divider_altfp_div_kth_component|altfp_div_srt_ext1|srt_block_int12|rom_out_dffe_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 23
        Info (286033): Parameter WIDTH set to 3
        Info (286033): Parameter POWER_UP_STATE set to DONT_CARE
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "main_inst|altfp_divider_33_main_fusionloop_bodydim0_108|altfp_divider_altfp_div_kth_component|altfp_div_srt_ext1|srt_block_int13|rom_out_dffe_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 21
        Info (286033): Parameter WIDTH set to 3
        Info (286033): Parameter POWER_UP_STATE set to DONT_CARE
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "main_inst|altfp_divider_33_main_fusionloop_bodydim0_108|altfp_divider_altfp_div_kth_component|altfp_div_srt_ext1|srt_block_int14|rom_out_dffe_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 19
        Info (286033): Parameter WIDTH set to 3
        Info (286033): Parameter POWER_UP_STATE set to DONT_CARE
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "main_inst|altfp_divider_33_main_fusionloop_bodydim0_108|altfp_divider_altfp_div_kth_component|altfp_div_srt_ext1|srt_block_int15|rom_out_dffe_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 17
        Info (286033): Parameter WIDTH set to 3
        Info (286033): Parameter POWER_UP_STATE set to DONT_CARE
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "main_inst|altfp_divider_33_main_fusionloop_bodydim0_108|altfp_divider_altfp_div_kth_component|altfp_div_srt_ext1|srt_block_int16|rom_out_dffe_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 15
        Info (286033): Parameter WIDTH set to 3
        Info (286033): Parameter POWER_UP_STATE set to DONT_CARE
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "main_inst|altfp_divider_33_main_fusionloop_bodydim0_108|altfp_divider_altfp_div_kth_component|altfp_div_srt_ext1|srt_block_int17|rom_out_dffe_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 13
        Info (286033): Parameter WIDTH set to 3
        Info (286033): Parameter POWER_UP_STATE set to DONT_CARE
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "main_inst|altfp_adder_14_main_dotloop_bodyreduction_4|altfp_adder_altfp_add_sub_dmj_component|data_exp_dffe1_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 5
        Info (286033): Parameter WIDTH set to 8
        Info (286033): Parameter POWER_UP_STATE set to DONT_CARE
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "main_inst|altfp_subtractor_14_main_fusion1loop_bodydim1_21|altfp_subtractor_altfp_add_sub_enj_component|data_exp_dffe1_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 5
        Info (286033): Parameter WIDTH set to 8
        Info (286033): Parameter POWER_UP_STATE set to DONT_CARE
Info (17049): 590 registers lost all their fanouts during netlist optimizations.
Info (21057): Implemented 13278 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 4 input pins
    Info (21059): Implemented 33 output pins
    Info (21061): Implemented 12996 logic cells
    Info (21064): Implemented 244 RAM segments
    Info (21062): Implemented 1 DSP elements
Info: Successfully synthesized partition
Info: Saving post-synthesis snapshots for 1 partition(s)
Info: Quartus Prime Synthesis was successful. 0 errors, 155 warnings
    Info: Peak virtual memory: 1890 megabytes
    Info: Processing ended: Thu Feb 11 14:35:12 2021
    Info: Elapsed time: 00:00:49
    Info: System process ID: 247314
Info (20030): Parallel compilation is enabled and will use 16 of the 32 processors detected
Info: *******************************************************************
Info: Running Quartus Prime Fitter
    Info: Version 19.4.0 Build 64 12/04/2019 SC Pro Edition
    Info: Processing started: Thu Feb 11 14:35:15 2021
    Info: System process ID: 280908
Info: Command: quartus_fit --read_settings_files=on --write_settings_files=off quartus_1 -c top
Info (16677): Loading synthesized database
Info (16734): Loading "synthesized" snapshot for partition "root_partition".
Info (16678): Successfully loaded synthesized database: elapsed time is 00:00:02
Info (119006): Selected device 10CX085YU484I5G for design "top"
Info (21077): Low junction temperature is -40 degrees C
Info (21077): High junction temperature is 100 degrees C
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Info (12262): Starting Fitter periphery placement operations
Info (12290): Loading the periphery placement data.
Info (12291): Periphery placement data loaded: elapsed time is 00:00:07
Info (12627): Pin ~ALTERA_DATA0~ is reserved at location V7
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Critical Warning (12677): No exact pin location assignment(s) for 37 pins of 37 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Info (16210): Plan updated with currently enabled project assignments.
Info (12295): Periphery placement of all unplaced cells complete: elapsed time is 00:00:00
Critical Warning (17951): There are 6 unused RX channels in the design.
    Info (19540): Add the QSF assignment 'set_instance_assignment -name PRESERVE_UNUSED_XCVR_CHANNEL ON -to <pin_name>' for each unused channel that will be used in future.
    Info (19541): The above QSF assignment will preserve the performance of specified channels over time, and works only if the design uses at least 1 transceiver channel.
Critical Warning (18655): There are 6 unused TX channels in the design.
    Info (19540): Add the QSF assignment 'set_instance_assignment -name PRESERVE_UNUSED_XCVR_CHANNEL ON -to <pin_name>' for each unused channel that will be used in future.
    Info (19541): The above QSF assignment will preserve the performance of specified channels over time, and works only if the design uses at least 1 transceiver channel.
Info (11191): Automatically promoted 1 clock (1 global)
    Info (13173): clk~inputCLKENA0 (8909 fanout) drives Global Clock Region, with the buffer placed at CLKCTRL_2J_G_I22
Info (19539): Reading the HDL-embedded SDC files elapsed 00:00:00.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'top.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (19449): Reading SDC files elapsed 00:00:00.
Info (332144): No user constrained base clocks found in the design. They will be automatically derived.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332130): Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time.
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176218): Packed 96 registers into blocks of type DSP block
Warning (16228): One or more registers failed to be packed into a DSP bank due to VCC inputs
Warning (16067): 1 out of 1 DSP block(s) in the design are not fully utilizing recommended internal DSP register banks. Design performance may be limited. To take full advantage of device resources, you should either enable the register banks directly (if using WYSIWYG entry) or provide additional registers in your design that the Quartus register packing optimization algorithm can convert to internal DSP register banks. The "Fixed Point DSP Register Packing Details" Fitter report indicates which DSP blocks are affected.
    Warning (16069): 1 DSP block(s) are partially registered - they use some, but not all of the recommended internal DSP register banks. Intel advises using all the recommended internal DSP register banks for high performance designs.
Info (20273): Intermediate fitter snapshots will not be committed because ENABLE_INTERMEDIATE_SNAPSHOTS QSF assignment is disabled during compilation.
Info (12517): Periphery placement operations ending: elapsed time is 00:00:25
Info (11165): Fitter preparation operations ending: elapsed time is 00:00:20
Info (170189): Fitter placement preparation operations beginning
Info (14951): The Fitter is using Advanced Physical Optimization.
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:17
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:09
Info (11888): Total time spent on timing analysis during Placement is 1.62 seconds.
Info (170193): Fitter routing operations beginning
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (11888): Total time spent on timing analysis during Routing is 2.51 seconds.
Info (16607): Fitter routing operations ending: elapsed time is 00:00:37
Info (11888): Total time spent on timing analysis during Post-Routing is 0.00 seconds.
Info (16557): Fitter post-fit operations ending: elapsed time is 00:00:13
Info (20274): Successfully committed final database.
Info: Quartus Prime Fitter was successful. 0 errors, 8 warnings
    Info: Peak virtual memory: 6579 megabytes
    Info: Processing ended: Thu Feb 11 14:37:21 2021
    Info: Elapsed time: 00:02:06
    Info: System process ID: 280908
Info (20030): Parallel compilation is enabled and will use 16 of the 32 processors detected
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 19.4.0 Build 64 12/04/2019 SC Pro Edition
    Info: Processing started: Thu Feb 11 14:37:25 2021
    Info: System process ID: 64649
Info: Command: quartus_sta quartus_1 -c top --mode=finalize
Info: qsta_default_script.tcl version: #1
Info (16677): Loading final database
Info (16734): Loading "final" snapshot for partition "root_partition".
Info (16678): Successfully loaded final database: elapsed time is 00:00:02
Info (21077): Low junction temperature is -40 degrees C
Info (21077): High junction temperature is 100 degrees C
Info (19539): Reading the HDL-embedded SDC files elapsed 00:00:00.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'top.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (19449): Reading SDC files elapsed 00:00:00.
Critical Warning (19317): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk clk
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 900mV 100C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -5.093
    Info (332119):     Slack       End Point TNS      Clock 
    Info (332119): ========= =================== ========== 
    Info (332119):    -5.093           -7867.097        clk 
Info (332146): Worst-case hold slack is 0.055
    Info (332119):     Slack       End Point TNS      Clock 
    Info (332119): ========= =================== ========== 
    Info (332119):     0.055               0.000        clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.180
    Info (332119):     Slack       End Point TNS      Clock 
    Info (332119): ========= =================== ========== 
    Info (332119):    -1.180            -169.002        clk 
Info: Analyzing Slow 900mV -40C Model
Info (332146): Worst-case setup slack is -5.187
    Info (332119):     Slack       End Point TNS      Clock 
    Info (332119): ========= =================== ========== 
    Info (332119):    -5.187           -7544.456        clk 
Info (332146): Worst-case hold slack is 0.045
    Info (332119):     Slack       End Point TNS      Clock 
    Info (332119): ========= =================== ========== 
    Info (332119):     0.045               0.000        clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.270
    Info (332119):     Slack       End Point TNS      Clock 
    Info (332119): ========= =================== ========== 
    Info (332119):    -1.270            -169.092        clk 
Info: Analyzing Fast 900mV 100C Model
Info (332146): Worst-case setup slack is -2.734
    Info (332119):     Slack       End Point TNS      Clock 
    Info (332119): ========= =================== ========== 
    Info (332119):    -2.734           -2945.953        clk 
Info (332146): Worst-case hold slack is 0.019
    Info (332119):     Slack       End Point TNS      Clock 
    Info (332119): ========= =================== ========== 
    Info (332119):     0.019               0.000        clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -0.550
    Info (332119):     Slack       End Point TNS      Clock 
    Info (332119): ========= =================== ========== 
    Info (332119):    -0.550             -94.428        clk 
Info: Analyzing Fast 900mV -40C Model
Info (332146): Worst-case setup slack is -2.174
    Info (332119):     Slack       End Point TNS      Clock 
    Info (332119): ========= =================== ========== 
    Info (332119):    -2.174           -1697.909        clk 
Info (332146): Worst-case hold slack is 0.015
    Info (332119):     Slack       End Point TNS      Clock 
    Info (332119): ========= =================== ========== 
    Info (332119):     0.015               0.000        clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -0.570
    Info (332119):     Slack       End Point TNS      Clock 
    Info (332119): ========= =================== ========== 
    Info (332119):    -0.570            -109.636        clk 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 3504 megabytes
    Info: Processing ended: Thu Feb 11 14:37:35 2021
    Info: Elapsed time: 00:00:10
    Info: System process ID: 64649
Info: *******************************************************************
Info: Running Quartus Prime Assembler
    Info: Version 19.4.0 Build 64 12/04/2019 SC Pro Edition
    Info: Processing started: Thu Feb 11 14:37:39 2021
    Info: System process ID: 72990
Info: Command: quartus_asm --read_settings_files=on --write_settings_files=off quartus_1 -c top
Info (16677): Loading final database
Info (16734): Loading "final" snapshot for partition "root_partition".
Info (16678): Successfully loaded final database: elapsed time is 00:00:02
Info: Quartus Prime Assembler was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 2811 megabytes
    Info: Processing ended: Thu Feb 11 14:37:56 2021
    Info: Elapsed time: 00:00:17
    Info: System process ID: 72990


