Analysis & Synthesis report for Project_Flappy_V1
Thu May 25 09:36:54 2023
Quartus II 64-Bit Version 13.0.0 Build 156 04/24/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |Project_Flappy_V1|MOUSE:mouse_design|mouse_state
  9. User-Specified and Inferred Latches
 10. Registers Removed During Synthesis
 11. General Register Statistics
 12. Inverted Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Source assignments for SPRITE_PRINTER:sprite_design|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated
 15. Parameter Settings for User Entity Instance: SPRITE_PRINTER:sprite_design|char_rom:SPRITE_ROM|altsyncram:altsyncram_component
 16. altsyncram Parameter Settings by Entity Instance
 17. Port Connectivity Checks: "SPRITE_PRINTER:sprite_design"
 18. Port Connectivity Checks: "Two_Digit_Counter:seg|Four_bit_Counter:first_counter"
 19. Port Connectivity Checks: "Two_Digit_Counter:seg|Four_bit_Counter:tenth_counter"
 20. Port Connectivity Checks: "Two_Digit_Counter:seg"
 21. Port Connectivity Checks: "Pipes_V2:pipe3"
 22. Port Connectivity Checks: "Pipes_V2:pipe2"
 23. Port Connectivity Checks: "Pipes_V2:pipe1"
 24. Port Connectivity Checks: "MOUSE:mouse_design"
 25. Elapsed Time Per Partition
 26. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                      ;
+-------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status         ; Successful - Thu May 25 09:36:54 2023       ;
; Quartus II 64-Bit Version           ; 13.0.0 Build 156 04/24/2013 SJ Full Version ;
; Revision Name                       ; Project_Flappy_V1                           ;
; Top-level Entity Name               ; Project_Flappy_V1                           ;
; Family                              ; Cyclone V                                   ;
; Logic utilization (in ALMs)         ; N/A                                         ;
; Total registers                     ; 307                                         ;
; Total pins                          ; 28                                          ;
; Total virtual pins                  ; 0                                           ;
; Total block memory bits             ; 0                                           ;
; Total DSP Blocks                    ; 0                                           ;
; Total HSSI RX PCSs                  ; 0                                           ;
; Total HSSI PMA RX Deserializers     ; 0                                           ;
; Total HSSI PMA RX ATT Deserializers ; 0                                           ;
; Total HSSI TX PCSs                  ; 0                                           ;
; Total HSSI PMA TX Serializers       ; 0                                           ;
; Total HSSI PMA TX ATT Serializers   ; 0                                           ;
; Total PLLs                          ; 0                                           ;
; Total DLLs                          ; 0                                           ;
+-------------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CEFA4F23C7        ;                    ;
; Top-level entity name                                                           ; Project_Flappy_V1  ; Project_Flappy_V1  ;
; Family name                                                                     ; Cyclone V          ; Cyclone IV GX      ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                ; Off                ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization                                                    ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Synthesis Seed                                                                  ; 1                  ; 1                  ;
; Automatic Parallel Synthesis                                                    ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 6           ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-6         ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                        ;
+----------------------------------+-----------------+----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                                                                          ; Library ;
+----------------------------------+-----------------+----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+---------+
; vga_sync.vhd                     ; yes             ; User VHDL File                         ; C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/CS305_Project_Flappy/Project_Flappy_V1/vga_sync.vhd           ;         ;
; Two_Digit_Counter.vhd            ; yes             ; User VHDL File                         ; C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/CS305_Project_Flappy/Project_Flappy_V1/Two_Digit_Counter.vhd  ;         ;
; sprite_printer.vhd               ; yes             ; User VHDL File                         ; C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/CS305_Project_Flappy/Project_Flappy_V1/sprite_printer.vhd     ;         ;
; Psudo_Gen.vhd                    ; yes             ; User VHDL File                         ; C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/CS305_Project_Flappy/Project_Flappy_V1/Psudo_Gen.vhd          ;         ;
; Project_Flappy_V1.vhd            ; yes             ; User VHDL File                         ; C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/CS305_Project_Flappy/Project_Flappy_V1/Project_Flappy_V1.vhd  ;         ;
; pipes_V2.vhd                     ; yes             ; User VHDL File                         ; C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/CS305_Project_Flappy/Project_Flappy_V1/pipes_V2.vhd           ;         ;
; pipe_difficulty.vhd              ; yes             ; User VHDL File                         ; C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/CS305_Project_Flappy/Project_Flappy_V1/pipe_difficulty.vhd    ;         ;
; move_mouse.vhd                   ; yes             ; User VHDL File                         ; C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/CS305_Project_Flappy/Project_Flappy_V1/move_mouse.vhd         ;         ;
; mouse.vhd                        ; yes             ; User VHDL File                         ; C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/CS305_Project_Flappy/Project_Flappy_V1/mouse.vhd              ;         ;
; Four_bit_Counter.vhd             ; yes             ; User VHDL File                         ; C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/CS305_Project_Flappy/Project_Flappy_V1/Four_bit_Counter.vhd   ;         ;
; Div.vhd                          ; yes             ; User VHDL File                         ; C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/CS305_Project_Flappy/Project_Flappy_V1/Div.vhd                ;         ;
; char_rom.vhd                     ; yes             ; User VHDL File                         ; C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/CS305_Project_Flappy/Project_Flappy_V1/char_rom.vhd           ;         ;
; bouncy_ball.vhd                  ; yes             ; User VHDL File                         ; C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/CS305_Project_Flappy/Project_Flappy_V1/bouncy_ball.vhd        ;         ;
; BCD_to_7Seg.vhd                  ; yes             ; User VHDL File                         ; C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/CS305_Project_Flappy/Project_Flappy_V1/BCD_to_7Seg.vhd        ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                           ; c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf                                                                         ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                           ; c:/altera/13.0/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                  ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                           ; c:/altera/13.0/quartus/libraries/megafunctions/lpm_mux.inc                                                                            ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                           ; c:/altera/13.0/quartus/libraries/megafunctions/lpm_decode.inc                                                                         ;         ;
; aglobal130.inc                   ; yes             ; Megafunction                           ; c:/altera/13.0/quartus/libraries/megafunctions/aglobal130.inc                                                                         ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                           ; c:/altera/13.0/quartus/libraries/megafunctions/a_rdenreg.inc                                                                          ;         ;
; altrom.inc                       ; yes             ; Megafunction                           ; c:/altera/13.0/quartus/libraries/megafunctions/altrom.inc                                                                             ;         ;
; altram.inc                       ; yes             ; Megafunction                           ; c:/altera/13.0/quartus/libraries/megafunctions/altram.inc                                                                             ;         ;
; altdpram.inc                     ; yes             ; Megafunction                           ; c:/altera/13.0/quartus/libraries/megafunctions/altdpram.inc                                                                           ;         ;
; db/altsyncram_d5g1.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/CS305_Project_Flappy/Project_Flappy_V1/db/altsyncram_d5g1.tdf ;         ;
; tcgrom.mif                       ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/iros084/OneDrive - The University of Auckland/Documents/GitHub/CS305_Project_Flappy/Project_Flappy_V1/tcgrom.mif             ;         ;
+----------------------------------+-----------------+----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimate of Logic utilization (ALMs needed) ; 392       ;
;                                             ;           ;
; Combinational ALUT usage for logic          ; 650       ;
;     -- 7 input functions                    ; 1         ;
;     -- 6 input functions                    ; 123       ;
;     -- 5 input functions                    ; 108       ;
;     -- 4 input functions                    ; 89        ;
;     -- <=3 input functions                  ; 329       ;
;                                             ;           ;
; Dedicated logic registers                   ; 307       ;
;                                             ;           ;
; I/O pins                                    ; 28        ;
; Total DSP Blocks                            ; 0         ;
; Maximum fan-out node                        ; pb3~input ;
; Maximum fan-out                             ; 128       ;
; Total fan-out                               ; 3412      ;
; Average fan-out                             ; 3.36      ;
+---------------------------------------------+-----------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                       ;
+----------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node             ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                     ; Library Name ;
+----------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------+--------------+
; |Project_Flappy_V1                     ; 650 (14)          ; 307 (0)      ; 0                 ; 0          ; 28   ; 0            ; |Project_Flappy_V1                                                      ;              ;
;    |Div:div_design|                    ; 1 (1)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |Project_Flappy_V1|Div:div_design                                       ;              ;
;    |MOUSE:mouse_design|                ; 104 (104)         ; 118 (118)    ; 0                 ; 0          ; 0    ; 0            ; |Project_Flappy_V1|MOUSE:mouse_design                                   ;              ;
;    |Pipes_V2:pipe1|                    ; 78 (78)           ; 31 (31)      ; 0                 ; 0          ; 0    ; 0            ; |Project_Flappy_V1|Pipes_V2:pipe1                                       ;              ;
;    |Pipes_V2:pipe2|                    ; 75 (75)           ; 21 (21)      ; 0                 ; 0          ; 0    ; 0            ; |Project_Flappy_V1|Pipes_V2:pipe2                                       ;              ;
;    |Pipes_V2:pipe3|                    ; 77 (77)           ; 21 (21)      ; 0                 ; 0          ; 0    ; 0            ; |Project_Flappy_V1|Pipes_V2:pipe3                                       ;              ;
;    |Psudo_Gen:psudo_rand_design|       ; 37 (37)           ; 18 (18)      ; 0                 ; 0          ; 0    ; 0            ; |Project_Flappy_V1|Psudo_Gen:psudo_rand_design                          ;              ;
;    |Two_Digit_Counter:seg|             ; 29 (2)            ; 12 (2)       ; 0                 ; 0          ; 0    ; 0            ; |Project_Flappy_V1|Two_Digit_Counter:seg                                ;              ;
;       |BCD_to_7Seg:d_1|                ; 8 (8)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Project_Flappy_V1|Two_Digit_Counter:seg|BCD_to_7Seg:d_1                ;              ;
;       |BCD_to_7Seg:d_2|                ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Project_Flappy_V1|Two_Digit_Counter:seg|BCD_to_7Seg:d_2                ;              ;
;       |Four_bit_Counter:first_counter| ; 6 (6)             ; 5 (5)        ; 0                 ; 0          ; 0    ; 0            ; |Project_Flappy_V1|Two_Digit_Counter:seg|Four_bit_Counter:first_counter ;              ;
;       |Four_bit_Counter:tenth_counter| ; 6 (6)             ; 5 (5)        ; 0                 ; 0          ; 0    ; 0            ; |Project_Flappy_V1|Two_Digit_Counter:seg|Four_bit_Counter:tenth_counter ;              ;
;    |VGA_SYNC:vga_design|               ; 42 (42)           ; 48 (48)      ; 0                 ; 0          ; 0    ; 0            ; |Project_Flappy_V1|VGA_SYNC:vga_design                                  ;              ;
;    |bouncy_ball:ball_design|           ; 120 (120)         ; 25 (25)      ; 0                 ; 0          ; 0    ; 0            ; |Project_Flappy_V1|bouncy_ball:ball_design                              ;              ;
;    |move_mouse:move_mouse_design|      ; 53 (53)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Project_Flappy_V1|move_mouse:move_mouse_design                         ;              ;
;    |pipe_difficulty:difficulty|        ; 20 (20)           ; 12 (12)      ; 0                 ; 0          ; 0    ; 0            ; |Project_Flappy_V1|pipe_difficulty:difficulty                           ;              ;
+----------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Project_Flappy_V1|MOUSE:mouse_design|mouse_state                                                                                                                                       ;
+-------------------------------+---------------------------+--------------------------+-------------------------------+---------------------------+--------------------------+---------------------------+
; Name                          ; mouse_state.INPUT_PACKETS ; mouse_state.WAIT_CMD_ACK ; mouse_state.WAIT_OUTPUT_READY ; mouse_state.LOAD_COMMAND2 ; mouse_state.LOAD_COMMAND ; mouse_state.INHIBIT_TRANS ;
+-------------------------------+---------------------------+--------------------------+-------------------------------+---------------------------+--------------------------+---------------------------+
; mouse_state.INHIBIT_TRANS     ; 0                         ; 0                        ; 0                             ; 0                         ; 0                        ; 0                         ;
; mouse_state.LOAD_COMMAND      ; 0                         ; 0                        ; 0                             ; 0                         ; 1                        ; 1                         ;
; mouse_state.LOAD_COMMAND2     ; 0                         ; 0                        ; 0                             ; 1                         ; 0                        ; 1                         ;
; mouse_state.WAIT_OUTPUT_READY ; 0                         ; 0                        ; 1                             ; 0                         ; 0                        ; 1                         ;
; mouse_state.WAIT_CMD_ACK      ; 0                         ; 1                        ; 0                             ; 0                         ; 0                        ; 1                         ;
; mouse_state.INPUT_PACKETS     ; 1                         ; 0                        ; 0                             ; 0                         ; 0                        ; 1                         ;
+-------------------------------+---------------------------+--------------------------+-------------------------------+---------------------------+--------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                               ;
+----------------------------------------------------+---------------------+------------------------+
; Latch Name                                         ; Latch Enable Signal ; Free of Timing Hazards ;
+----------------------------------------------------+---------------------+------------------------+
; t_enable                                           ; GND                 ; yes                    ;
; t_reset_latch                                      ; GND                 ; yes                    ;
; Number of user-specified and inferred latches = 2  ;                     ;                        ;
+----------------------------------------------------+---------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                      ;
+-------------------------------------------------------------+---------------------------------------------------------------------------+
; Register name                                               ; Reason for Removal                                                        ;
+-------------------------------------------------------------+---------------------------------------------------------------------------+
; MOUSE:mouse_design|CHAROUT[4..7]                            ; Stuck at VCC due to stuck port data_in                                    ;
; MOUSE:mouse_design|CHAROUT[3]                               ; Stuck at GND due to stuck port data_in                                    ;
; MOUSE:mouse_design|CHAROUT[2]                               ; Stuck at VCC due to stuck port data_in                                    ;
; MOUSE:mouse_design|CHAROUT[0,1]                             ; Stuck at GND due to stuck port data_in                                    ;
; MOUSE:mouse_design|SHIFTOUT[10]                             ; Stuck at VCC due to stuck port data_in                                    ;
; Two_Digit_Counter:seg|Four_bit_Counter:first_counter|v_Q[3] ; Merged with Two_Digit_Counter:seg|Four_bit_Counter:first_counter|Q_out[3] ;
; Two_Digit_Counter:seg|Four_bit_Counter:first_counter|v_Q[2] ; Merged with Two_Digit_Counter:seg|Four_bit_Counter:first_counter|Q_out[2] ;
; Two_Digit_Counter:seg|Four_bit_Counter:first_counter|v_Q[1] ; Merged with Two_Digit_Counter:seg|Four_bit_Counter:first_counter|Q_out[1] ;
; Two_Digit_Counter:seg|Four_bit_Counter:first_counter|v_Q[0] ; Merged with Two_Digit_Counter:seg|Four_bit_Counter:first_counter|Q_out[0] ;
; Two_Digit_Counter:seg|Four_bit_Counter:tenth_counter|v_Q[3] ; Merged with Two_Digit_Counter:seg|Four_bit_Counter:tenth_counter|Q_out[3] ;
; Two_Digit_Counter:seg|Four_bit_Counter:tenth_counter|v_Q[2] ; Merged with Two_Digit_Counter:seg|Four_bit_Counter:tenth_counter|Q_out[2] ;
; Two_Digit_Counter:seg|Four_bit_Counter:tenth_counter|v_Q[1] ; Merged with Two_Digit_Counter:seg|Four_bit_Counter:tenth_counter|Q_out[1] ;
; Two_Digit_Counter:seg|Four_bit_Counter:tenth_counter|v_Q[0] ; Merged with Two_Digit_Counter:seg|Four_bit_Counter:tenth_counter|Q_out[0] ;
; Pipes_V2:pipe2|timer[9]                                     ; Merged with Pipes_V2:pipe1|timer[9]                                       ;
; Pipes_V2:pipe3|timer[9]                                     ; Merged with Pipes_V2:pipe1|timer[9]                                       ;
; Pipes_V2:pipe2|timer[8]                                     ; Merged with Pipes_V2:pipe1|timer[8]                                       ;
; Pipes_V2:pipe3|timer[8]                                     ; Merged with Pipes_V2:pipe1|timer[8]                                       ;
; Pipes_V2:pipe2|timer[7]                                     ; Merged with Pipes_V2:pipe1|timer[7]                                       ;
; Pipes_V2:pipe3|timer[7]                                     ; Merged with Pipes_V2:pipe1|timer[7]                                       ;
; Pipes_V2:pipe2|timer[6]                                     ; Merged with Pipes_V2:pipe1|timer[6]                                       ;
; Pipes_V2:pipe3|timer[6]                                     ; Merged with Pipes_V2:pipe1|timer[6]                                       ;
; Pipes_V2:pipe2|timer[5]                                     ; Merged with Pipes_V2:pipe1|timer[5]                                       ;
; Pipes_V2:pipe3|timer[5]                                     ; Merged with Pipes_V2:pipe1|timer[5]                                       ;
; Pipes_V2:pipe2|timer[4]                                     ; Merged with Pipes_V2:pipe1|timer[4]                                       ;
; Pipes_V2:pipe3|timer[4]                                     ; Merged with Pipes_V2:pipe1|timer[4]                                       ;
; Pipes_V2:pipe2|timer[3]                                     ; Merged with Pipes_V2:pipe1|timer[3]                                       ;
; Pipes_V2:pipe3|timer[3]                                     ; Merged with Pipes_V2:pipe1|timer[3]                                       ;
; Pipes_V2:pipe2|timer[2]                                     ; Merged with Pipes_V2:pipe1|timer[2]                                       ;
; Pipes_V2:pipe3|timer[2]                                     ; Merged with Pipes_V2:pipe1|timer[2]                                       ;
; Pipes_V2:pipe2|timer[1]                                     ; Merged with Pipes_V2:pipe1|timer[1]                                       ;
; Pipes_V2:pipe3|timer[1]                                     ; Merged with Pipes_V2:pipe1|timer[1]                                       ;
; Pipes_V2:pipe2|timer[0]                                     ; Merged with Pipes_V2:pipe1|timer[0]                                       ;
; Pipes_V2:pipe3|timer[0]                                     ; Merged with Pipes_V2:pipe1|timer[0]                                       ;
; MOUSE:mouse_design|cursor_row[9]                            ; Stuck at GND due to stuck port data_in                                    ;
; pipe_difficulty:difficulty|t_speed[0]                       ; Stuck at GND due to stuck port data_in                                    ;
; VGA_SYNC:vga_design|pixel_row[9]                            ; Stuck at GND due to stuck port data_in                                    ;
; Total Number of Removed Registers = 40                      ;                                                                           ;
+-------------------------------------------------------------+---------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 307   ;
; Number of registers using Synchronous Clear  ; 48    ;
; Number of registers using Synchronous Load   ; 40    ;
; Number of registers using Asynchronous Clear ; 52    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 238   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------+
; Inverted Register Statistics                      ;
+-----------------------------------------+---------+
; Inverted Register                       ; Fan out ;
+-----------------------------------------+---------+
; bouncy_ball:ball_design|m_ground_strike ; 2       ;
; MOUSE:mouse_design|send_char            ; 3       ;
; bouncy_ball:ball_design|dir             ; 14      ;
; bouncy_ball:ball_design|m_rst           ; 3       ;
; bouncy_ball:ball_design|rst             ; 1       ;
; MOUSE:mouse_design|SHIFTOUT[3]          ; 1       ;
; MOUSE:mouse_design|SHIFTOUT[5]          ; 1       ;
; MOUSE:mouse_design|SHIFTOUT[6]          ; 1       ;
; MOUSE:mouse_design|SHIFTOUT[7]          ; 1       ;
; MOUSE:mouse_design|SHIFTOUT[8]          ; 1       ;
; Total number of inverted registers = 10 ;         ;
+-----------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------+
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |Project_Flappy_V1|Two_Digit_Counter:seg|Four_bit_Counter:first_counter|Q_out[3] ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |Project_Flappy_V1|Two_Digit_Counter:seg|Four_bit_Counter:tenth_counter|Q_out[2] ;
; 3:1                ; 20 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |Project_Flappy_V1|MOUSE:mouse_design|new_cursor_column[6]                       ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |Project_Flappy_V1|VGA_SYNC:vga_design|v_count[1]                                ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |Project_Flappy_V1|bouncy_ball:ball_design|ball_y_pos[6]                         ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Project_Flappy_V1|pipe_difficulty:difficulty|t_speed[5]                         ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |Project_Flappy_V1|Pipes_V2:pipe3|pipe_1_h[8]                                    ;
; 5:1                ; 6 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; Yes        ; |Project_Flappy_V1|Pipes_V2:pipe3|pipe_1_x_pos[0]                                ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |Project_Flappy_V1|Pipes_V2:pipe3|pipe_1_h[2]                                    ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |Project_Flappy_V1|Pipes_V2:pipe3|pipe_1_x_pos[9]                                ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |Project_Flappy_V1|Pipes_V2:pipe2|pipe_1_h[0]                                    ;
; 5:1                ; 7 bits    ; 21 LEs        ; 14 LEs               ; 7 LEs                  ; Yes        ; |Project_Flappy_V1|Pipes_V2:pipe2|pipe_1_x_pos[0]                                ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |Project_Flappy_V1|Pipes_V2:pipe2|pipe_1_h[3]                                    ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |Project_Flappy_V1|Pipes_V2:pipe2|pipe_1_x_pos[2]                                ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |Project_Flappy_V1|Pipes_V2:pipe1|pipe_1_h[0]                                    ;
; 5:1                ; 7 bits    ; 21 LEs        ; 14 LEs               ; 7 LEs                  ; Yes        ; |Project_Flappy_V1|Pipes_V2:pipe1|pipe_1_x_pos[0]                                ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |Project_Flappy_V1|Pipes_V2:pipe1|pipe_1_h[3]                                    ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |Project_Flappy_V1|Pipes_V2:pipe1|pipe_1_x_pos[6]                                ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |Project_Flappy_V1|MOUSE:mouse_design|cursor_column[7]                           ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |Project_Flappy_V1|MOUSE:mouse_design|cursor_column[8]                           ;
; 5:1                ; 6 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; Yes        ; |Project_Flappy_V1|MOUSE:mouse_design|cursor_row[2]                              ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |Project_Flappy_V1|MOUSE:mouse_design|cursor_row[7]                              ;
; 7:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |Project_Flappy_V1|bouncy_ball:ball_design|ball_y_motion[9]                      ;
; 5:1                ; 4 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |Project_Flappy_V1|Two_Digit_Counter:seg|BCD_to_7Seg:d_1|SevenSeg_out[2]         ;
; 5:1                ; 4 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |Project_Flappy_V1|Two_Digit_Counter:seg|BCD_to_7Seg:d_2|SevenSeg_out[0]         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SPRITE_PRINTER:sprite_design|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                       ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                        ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SPRITE_PRINTER:sprite_design|char_rom:SPRITE_ROM|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                              ;
+------------------------------------+----------------------+-------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                           ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                           ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                    ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                                                    ;
; NUMWORDS_A                         ; 512                  ; Signed Integer                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                           ;
; WIDTH_B                            ; 1                    ; Untyped                                                           ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                           ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                           ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                           ;
; INIT_FILE                          ; tcgrom.mif           ; Untyped                                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                           ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                           ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                           ;
; CBXI_PARAMETER                     ; altsyncram_d5g1      ; Untyped                                                           ;
+------------------------------------+----------------------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                             ;
+-------------------------------------------+----------------------------------------------------------------------------------+
; Name                                      ; Value                                                                            ;
+-------------------------------------------+----------------------------------------------------------------------------------+
; Number of entity instances                ; 1                                                                                ;
; Entity Instance                           ; SPRITE_PRINTER:sprite_design|char_rom:SPRITE_ROM|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                              ;
;     -- WIDTH_A                            ; 8                                                                                ;
;     -- NUMWORDS_A                         ; 512                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                     ;
;     -- WIDTH_B                            ; 1                                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                        ;
+-------------------------------------------+----------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SPRITE_PRINTER:sprite_design"                                                                   ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; anchor_row[9..4] ; Input  ; Info     ; Stuck at GND                                                                        ;
; anchor_row[2..0] ; Input  ; Info     ; Stuck at GND                                                                        ;
; anchor_row[3]    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; anchor_col[4..3] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; anchor_col[8..7] ; Input  ; Info     ; Stuck at GND                                                                        ;
; anchor_col[2..0] ; Input  ; Info     ; Stuck at GND                                                                        ;
; anchor_col[9]    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; anchor_col[6]    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; anchor_col[5]    ; Input  ; Info     ; Stuck at GND                                                                        ;
; sprite_red       ; Input  ; Info     ; Stuck at GND                                                                        ;
; sprite_green     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; sprite_blue      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; multiplier[1..0] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; multiplier[2]    ; Input  ; Info     ; Stuck at GND                                                                        ;
; address[5..3]    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; address[2]       ; Input  ; Info     ; Stuck at GND                                                                        ;
; address[1]       ; Input  ; Info     ; Stuck at VCC                                                                        ;
; address[0]       ; Input  ; Info     ; Stuck at GND                                                                        ;
; enable           ; Input  ; Info     ; Stuck at VCC                                                                        ;
; red_out          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; green_out        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; blue_out         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------+
; Port Connectivity Checks: "Two_Digit_Counter:seg|Four_bit_Counter:first_counter" ;
+-----------+-------+----------+---------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                           ;
+-----------+-------+----------+---------------------------------------------------+
; direction ; Input ; Info     ; Stuck at VCC                                      ;
+-----------+-------+----------+---------------------------------------------------+


+----------------------------------------------------------------------------------+
; Port Connectivity Checks: "Two_Digit_Counter:seg|Four_bit_Counter:tenth_counter" ;
+-----------+-------+----------+---------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                           ;
+-----------+-------+----------+---------------------------------------------------+
; direction ; Input ; Info     ; Stuck at VCC                                      ;
+-----------+-------+----------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Two_Digit_Counter:seg"                                                                   ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; tenth_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; first_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------+
; Port Connectivity Checks: "Pipes_V2:pipe3"      ;
+---------------+-------+----------+--------------+
; Port          ; Type  ; Severity ; Details      ;
+---------------+-------+----------+--------------+
; pipe_h[9]     ; Input ; Info     ; Stuck at GND ;
; initial[2..1] ; Input ; Info     ; Stuck at VCC ;
; initial[4..3] ; Input ; Info     ; Stuck at GND ;
; initial[10]   ; Input ; Info     ; Stuck at GND ;
; initial[9]    ; Input ; Info     ; Stuck at VCC ;
; initial[8]    ; Input ; Info     ; Stuck at GND ;
; initial[7]    ; Input ; Info     ; Stuck at VCC ;
; initial[6]    ; Input ; Info     ; Stuck at GND ;
; initial[5]    ; Input ; Info     ; Stuck at VCC ;
; initial[0]    ; Input ; Info     ; Stuck at GND ;
+---------------+-------+----------+--------------+


+--------------------------------------------------+
; Port Connectivity Checks: "Pipes_V2:pipe2"       ;
+----------------+-------+----------+--------------+
; Port           ; Type  ; Severity ; Details      ;
+----------------+-------+----------+--------------+
; pipe_h[9]      ; Input ; Info     ; Stuck at GND ;
; initial[8..6]  ; Input ; Info     ; Stuck at VCC ;
; initial[10..9] ; Input ; Info     ; Stuck at GND ;
; initial[5..3]  ; Input ; Info     ; Stuck at GND ;
; initial[1..0]  ; Input ; Info     ; Stuck at GND ;
; initial[2]     ; Input ; Info     ; Stuck at VCC ;
+----------------+-------+----------+--------------+


+--------------------------------------------------+
; Port Connectivity Checks: "Pipes_V2:pipe1"       ;
+----------------+-------+----------+--------------+
; Port           ; Type  ; Severity ; Details      ;
+----------------+-------+----------+--------------+
; pipe_h[9]      ; Input ; Info     ; Stuck at GND ;
; initial[7..5]  ; Input ; Info     ; Stuck at VCC ;
; initial[10..8] ; Input ; Info     ; Stuck at GND ;
; initial[4..2]  ; Input ; Info     ; Stuck at GND ;
; initial[1]     ; Input ; Info     ; Stuck at VCC ;
; initial[0]     ; Input ; Info     ; Stuck at GND ;
+----------------+-------+----------+--------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MOUSE:mouse_design"                                                                         ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; right_button ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.0 Build 156 04/24/2013 SJ Full Version
    Info: Processing started: Thu May 25 09:36:51 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Project_Flappy_V1 -c Project_Flappy_V1
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file vga_sync.vhd
    Info (12022): Found design unit 1: VGA_SYNC-a
    Info (12023): Found entity 1: VGA_SYNC
Info (12021): Found 2 design units, including 1 entities, in source file two_digit_counter.vhd
    Info (12022): Found design unit 1: Two_Digit_Counter-behaviour
    Info (12023): Found entity 1: Two_Digit_Counter
Info (12021): Found 2 design units, including 1 entities, in source file test_test_vga_sync.vhd
    Info (12022): Found design unit 1: test_test_vga_sync-test
    Info (12023): Found entity 1: test_test_vga_sync
Info (12021): Found 2 design units, including 1 entities, in source file test_sprite_printer.vhd
    Info (12022): Found design unit 1: test_sprite_printer-a1
    Info (12023): Found entity 1: test_sprite_printer
Info (12021): Found 2 design units, including 1 entities, in source file test_score_counter.vhd
    Info (12022): Found design unit 1: test_score_counter-a1
    Info (12023): Found entity 1: test_score_counter
Info (12021): Found 2 design units, including 1 entities, in source file sprite_printer.vhd
    Info (12022): Found design unit 1: SPRITE_PRINTER-a
    Info (12023): Found entity 1: SPRITE_PRINTER
Info (12021): Found 2 design units, including 1 entities, in source file score_counter.vhd
    Info (12022): Found design unit 1: Score_Counter-a1
    Info (12023): Found entity 1: Score_Counter
Info (12021): Found 2 design units, including 1 entities, in source file psudo_gen.vhd
    Info (12022): Found design unit 1: Psudo_Gen-Behaviour
    Info (12023): Found entity 1: Psudo_Gen
Info (12021): Found 2 design units, including 1 entities, in source file project_flappy_v1.vhd
    Info (12022): Found design unit 1: Project_Flappy_V1-game
    Info (12023): Found entity 1: Project_Flappy_V1
Info (12021): Found 2 design units, including 1 entities, in source file pipes_v2.vhd
    Info (12022): Found design unit 1: Pipes_V2-behaviour
    Info (12023): Found entity 1: Pipes_V2
Info (12021): Found 2 design units, including 1 entities, in source file pipe_difficulty.vhd
    Info (12022): Found design unit 1: pipe_difficulty-Behaviour
    Info (12023): Found entity 1: pipe_difficulty
Info (12021): Found 2 design units, including 1 entities, in source file move_mouse.vhd
    Info (12022): Found design unit 1: move_mouse-behavior
    Info (12023): Found entity 1: move_mouse
Info (12021): Found 2 design units, including 1 entities, in source file mouse.vhd
    Info (12022): Found design unit 1: MOUSE-behavior
    Info (12023): Found entity 1: MOUSE
Info (12021): Found 2 design units, including 1 entities, in source file four_bit_counter.vhd
    Info (12022): Found design unit 1: Four_bit_Counter-behaviour
    Info (12023): Found entity 1: Four_bit_Counter
Info (12021): Found 2 design units, including 1 entities, in source file div.vhd
    Info (12022): Found design unit 1: Div-behaviour
    Info (12023): Found entity 1: Div
Info (12021): Found 2 design units, including 1 entities, in source file char_rom.vhd
    Info (12022): Found design unit 1: char_rom-SYN
    Info (12023): Found entity 1: char_rom
Info (12021): Found 2 design units, including 1 entities, in source file bouncy_ball.vhd
    Info (12022): Found design unit 1: bouncy_ball-behavior
    Info (12023): Found entity 1: bouncy_ball
Info (12021): Found 2 design units, including 1 entities, in source file bcd_to_7seg.vhd
    Info (12022): Found design unit 1: BCD_to_7Seg-arc1
    Info (12023): Found entity 1: BCD_to_7Seg
Info (12127): Elaborating entity "Project_Flappy_V1" for the top level hierarchy
Warning (10541): VHDL Signal Declaration warning at Project_Flappy_V1.vhd(8): used implicit default value for signal "collision" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10036): Verilog HDL or VHDL warning at Project_Flappy_V1.vhd(23): object "t_right_button" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at Project_Flappy_V1.vhd(26): object "t_tenth_out" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at Project_Flappy_V1.vhd(26): object "t_first_out" assigned a value but never read
Warning (10540): VHDL Signal Declaration warning at Project_Flappy_V1.vhd(33): used explicit default value for signal "t_pipe_initial_1" because signal was never assigned a value
Warning (10540): VHDL Signal Declaration warning at Project_Flappy_V1.vhd(34): used explicit default value for signal "t_pipe_initial_2" because signal was never assigned a value
Warning (10540): VHDL Signal Declaration warning at Project_Flappy_V1.vhd(35): used explicit default value for signal "t_pipe_initial_3" because signal was never assigned a value
Warning (10540): VHDL Signal Declaration warning at Project_Flappy_V1.vhd(38): used explicit default value for signal "t_sprite_anchor_row" because signal was never assigned a value
Warning (10540): VHDL Signal Declaration warning at Project_Flappy_V1.vhd(39): used explicit default value for signal "t_sprite_anchor_col" because signal was never assigned a value
Warning (10540): VHDL Signal Declaration warning at Project_Flappy_V1.vhd(40): used explicit default value for signal "t_sprite_red" because signal was never assigned a value
Warning (10540): VHDL Signal Declaration warning at Project_Flappy_V1.vhd(41): used explicit default value for signal "t_sprite_green" because signal was never assigned a value
Warning (10540): VHDL Signal Declaration warning at Project_Flappy_V1.vhd(42): used explicit default value for signal "t_sprite_blue" because signal was never assigned a value
Warning (10540): VHDL Signal Declaration warning at Project_Flappy_V1.vhd(43): used explicit default value for signal "t_sprite_multiplier" because signal was never assigned a value
Warning (10540): VHDL Signal Declaration warning at Project_Flappy_V1.vhd(44): used explicit default value for signal "t_sprite_address" because signal was never assigned a value
Warning (10540): VHDL Signal Declaration warning at Project_Flappy_V1.vhd(45): used explicit default value for signal "t_sprite_enable" because signal was never assigned a value
Warning (10036): Verilog HDL or VHDL warning at Project_Flappy_V1.vhd(46): object "t_sprite_red_out" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at Project_Flappy_V1.vhd(46): object "t_sprite_green_out" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at Project_Flappy_V1.vhd(46): object "t_sprite_blue_out" assigned a value but never read
Info (10041): Inferred latch for "t_reset_latch" at Project_Flappy_V1.vhd(132)
Info (10041): Inferred latch for "t_enable" at Project_Flappy_V1.vhd(127)
Info (12128): Elaborating entity "MOUSE" for hierarchy "MOUSE:mouse_design"
Warning (10036): Verilog HDL or VHDL warning at mouse.vhd(25): object "CHARIN" assigned a value but never read
Warning (10492): VHDL Process Statement warning at mouse.vhd(151): signal "CHAROUT" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at mouse.vhd(155): signal "CHAROUT" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at mouse.vhd(156): signal "CHAROUT" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at mouse.vhd(157): signal "CHAROUT" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (12128): Elaborating entity "move_mouse" for hierarchy "move_mouse:move_mouse_design"
Info (12128): Elaborating entity "VGA_SYNC" for hierarchy "VGA_SYNC:vga_design"
Info (12128): Elaborating entity "bouncy_ball" for hierarchy "bouncy_ball:ball_design"
Info (12128): Elaborating entity "Div" for hierarchy "Div:div_design"
Info (12128): Elaborating entity "Psudo_Gen" for hierarchy "Psudo_Gen:psudo_rand_design"
Warning (10492): VHDL Process Statement warning at Psudo_Gen.vhd(26): signal "seed" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (12128): Elaborating entity "Pipes_V2" for hierarchy "Pipes_V2:pipe1"
Info (12128): Elaborating entity "pipe_difficulty" for hierarchy "pipe_difficulty:difficulty"
Warning (10036): Verilog HDL or VHDL warning at pipe_difficulty.vhd(17): object "level_latch" assigned a value but never read
Warning (10492): VHDL Process Statement warning at pipe_difficulty.vhd(25): signal "clk" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (12128): Elaborating entity "Two_Digit_Counter" for hierarchy "Two_Digit_Counter:seg"
Warning (10540): VHDL Signal Declaration warning at Two_Digit_Counter.vhd(14): used explicit default value for signal "f_direction" because signal was never assigned a value
Info (12128): Elaborating entity "Four_bit_Counter" for hierarchy "Two_Digit_Counter:seg|Four_bit_Counter:tenth_counter"
Info (12128): Elaborating entity "BCD_to_7Seg" for hierarchy "Two_Digit_Counter:seg|BCD_to_7Seg:d_1"
Info (12128): Elaborating entity "SPRITE_PRINTER" for hierarchy "SPRITE_PRINTER:sprite_design"
Warning (10492): VHDL Process Statement warning at sprite_printer.vhd(43): signal "enable" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at sprite_printer.vhd(44): signal "multiplier" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at sprite_printer.vhd(54): signal "multiplier" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at sprite_printer.vhd(55): signal "multiplier" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10631): VHDL Process Statement warning at sprite_printer.vhd(39): inferring latch(es) for signal or variable "s_font_row", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at sprite_printer.vhd(39): inferring latch(es) for signal or variable "s_font_col", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "s_font_col[0]" at sprite_printer.vhd(39)
Info (10041): Inferred latch for "s_font_col[1]" at sprite_printer.vhd(39)
Info (10041): Inferred latch for "s_font_col[2]" at sprite_printer.vhd(39)
Info (10041): Inferred latch for "s_font_row[0]" at sprite_printer.vhd(39)
Info (10041): Inferred latch for "s_font_row[1]" at sprite_printer.vhd(39)
Info (10041): Inferred latch for "s_font_row[2]" at sprite_printer.vhd(39)
Info (12128): Elaborating entity "char_rom" for hierarchy "SPRITE_PRINTER:sprite_design|char_rom:SPRITE_ROM"
Info (12128): Elaborating entity "altsyncram" for hierarchy "SPRITE_PRINTER:sprite_design|char_rom:SPRITE_ROM|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "SPRITE_PRINTER:sprite_design|char_rom:SPRITE_ROM|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "SPRITE_PRINTER:sprite_design|char_rom:SPRITE_ROM|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "tcgrom.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "512"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "9"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_d5g1.tdf
    Info (12023): Found entity 1: altsyncram_d5g1
Info (12128): Elaborating entity "altsyncram_d5g1" for hierarchy "SPRITE_PRINTER:sprite_design|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated"
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "SPRITE_PRINTER:sprite_design|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated|q_a[0]"
        Warning (14320): Synthesized away node "SPRITE_PRINTER:sprite_design|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated|q_a[1]"
        Warning (14320): Synthesized away node "SPRITE_PRINTER:sprite_design|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated|q_a[2]"
        Warning (14320): Synthesized away node "SPRITE_PRINTER:sprite_design|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated|q_a[3]"
        Warning (14320): Synthesized away node "SPRITE_PRINTER:sprite_design|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated|q_a[4]"
        Warning (14320): Synthesized away node "SPRITE_PRINTER:sprite_design|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated|q_a[5]"
        Warning (14320): Synthesized away node "SPRITE_PRINTER:sprite_design|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated|q_a[6]"
        Warning (14320): Synthesized away node "SPRITE_PRINTER:sprite_design|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated|q_a[7]"
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13004): Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state.
    Warning (13310): Register "Psudo_Gen:psudo_rand_design|t_psudo_rand[5]" is converted into an equivalent circuit using register "Psudo_Gen:psudo_rand_design|t_psudo_rand[5]~_emulated" and latch "Psudo_Gen:psudo_rand_design|t_psudo_rand[5]~1"
    Warning (13310): Register "Psudo_Gen:psudo_rand_design|t_psudo_rand[8]" is converted into an equivalent circuit using register "Psudo_Gen:psudo_rand_design|t_psudo_rand[8]~_emulated" and latch "Psudo_Gen:psudo_rand_design|t_psudo_rand[8]~5"
    Warning (13310): Register "Psudo_Gen:psudo_rand_design|t_psudo_rand[7]" is converted into an equivalent circuit using register "Psudo_Gen:psudo_rand_design|t_psudo_rand[7]~_emulated" and latch "Psudo_Gen:psudo_rand_design|t_psudo_rand[7]~9"
    Warning (13310): Register "Psudo_Gen:psudo_rand_design|t_psudo_rand[6]" is converted into an equivalent circuit using register "Psudo_Gen:psudo_rand_design|t_psudo_rand[6]~_emulated" and latch "Psudo_Gen:psudo_rand_design|t_psudo_rand[6]~13"
    Warning (13310): Register "Psudo_Gen:psudo_rand_design|t_psudo_rand[4]" is converted into an equivalent circuit using register "Psudo_Gen:psudo_rand_design|t_psudo_rand[4]~_emulated" and latch "Psudo_Gen:psudo_rand_design|t_psudo_rand[4]~17"
    Warning (13310): Register "Psudo_Gen:psudo_rand_design|t_psudo_rand[3]" is converted into an equivalent circuit using register "Psudo_Gen:psudo_rand_design|t_psudo_rand[3]~_emulated" and latch "Psudo_Gen:psudo_rand_design|t_psudo_rand[3]~21"
    Warning (13310): Register "Psudo_Gen:psudo_rand_design|t_psudo_rand[2]" is converted into an equivalent circuit using register "Psudo_Gen:psudo_rand_design|t_psudo_rand[2]~_emulated" and latch "Psudo_Gen:psudo_rand_design|t_psudo_rand[2]~25"
    Warning (13310): Register "Psudo_Gen:psudo_rand_design|t_psudo_rand[1]" is converted into an equivalent circuit using register "Psudo_Gen:psudo_rand_design|t_psudo_rand[1]~_emulated" and latch "Psudo_Gen:psudo_rand_design|t_psudo_rand[1]~29"
    Warning (13310): Register "Psudo_Gen:psudo_rand_design|t_psudo_rand[0]" is converted into an equivalent circuit using register "Psudo_Gen:psudo_rand_design|t_psudo_rand[0]~_emulated" and latch "Psudo_Gen:psudo_rand_design|t_psudo_rand[0]~33"
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "collision" is stuck at GND
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 3 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "pb1"
    Warning (15610): No output dependent on input pin "pb2"
    Warning (15610): No output dependent on input pin "pb4"
Info (21057): Implemented 778 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 6 input pins
    Info (21059): Implemented 20 output pins
    Info (21060): Implemented 2 bidirectional pins
    Info (21061): Implemented 750 logic cells
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 59 warnings
    Info: Peak virtual memory: 4726 megabytes
    Info: Processing ended: Thu May 25 09:36:54 2023
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03


