============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.18-s082_1
  Generated on:           Oct 01 2025  12:33:20 am
  Module:                 BubbleSort
  Operating conditions:   PVT_0P9V_125C 
  Operating conditions:   PVT_1P32V_0C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (0 ps) Setup Check with Pin DATA_PATH_SF_0_s_reg[22]/CK->D
          Group: clk
     Startpoint: (R) DATA_PATH_Last_s_reg[22]/CK
          Clock: (R) clk
       Endpoint: (F) DATA_PATH_SF_0_s_reg[22]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     500            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=     600          100     
                                              
             Setup:-      11                  
       Uncertainty:-      50                  
     Required Time:=     539                  
      Launch Clock:-     100                  
         Data Path:-     439                  
             Slack:=       0                  

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge    Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  DATA_PATH_Last_s_reg[22]/CK -       -     R     (arrival)     393    -     0     0     100    (-,-) 
  DATA_PATH_Last_s_reg[22]/Q  -       CK->Q R     DFFRHQX1        3  7.3    43    62     162    (-,-) 
  g9374__5115/Y               -       A0->Y F     OAI22X1         1  3.4    49    41     203    (-,-) 
  g9343__6131/Y               -       A->Y  R     NOR2X1          1  4.9    61    43     246    (-,-) 
  g8999__6783/Y               -       D->Y  F     NAND4X4         1  4.9    50    38     285    (-,-) 
  g8700__6161/Y               -       A->Y  R     NOR3X4          1  4.2    34    27     312    (-,-) 
  g8699__4733/Y               -       B->Y  R     CLKAND2X6       4 13.1    17    25     336    (-,-) 
  g8696__1881/Y               -       B0->Y F     AOI2BB1X2       1  5.6    22    17     354    (-,-) 
  g8691__5122/Y               -       A->Y  R     NAND2X6         3 13.4    20    15     369    (-,-) 
  g8690/Y                     -       A->Y  F     CLKINVX12      34 72.8    42    28     397    (-,-) 
  g8683__8428/Y               -       B->Y  F     CLKAND2X12     32 61.5    38    41     439    (-,-) 
  g8511__1705/Y               -       A1->Y R     AOI222X1        1  3.4    80    60     499    (-,-) 
  g8509__1617/Y               -       B0->Y F     OAI2BB1X1       1  3.3    44    40     539    (-,-) 
  DATA_PATH_SF_0_s_reg[22]/D  <<<     -     F     DFFRHQX1        1    -     -     0     539    (-,-) 
#-----------------------------------------------------------------------------------------------------

