#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Mon Jun  4 19:40:54 2018
# Process ID: 79660
# Current directory: C:/Users/Sofs/Documents/Projeto/streamtest/streamtest.runs/synth_1
# Command line: vivado.exe -log design_1_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl
# Log file: C:/Users/Sofs/Documents/Projeto/streamtest/streamtest.runs/synth_1/design_1_wrapper.vds
# Journal file: C:/Users/Sofs/Documents/Projeto/streamtest/streamtest.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
add_files: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 276.223 ; gain = 49.367
Command: synth_design -top design_1_wrapper -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 94676 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 385.191 ; gain = 102.043
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_wrapper' [C:/Users/Sofs/Documents/Projeto/streamtest/streamtest.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:23]
INFO: [Synth 8-3491] module 'design_1' declared at 'C:/Users/Sofs/Documents/Projeto/streamtest/streamtest.srcs/sources_1/bd/design_1/synth/design_1.vhd:1366' bound to instance 'design_1_i' of component 'design_1' [C:/Users/Sofs/Documents/Projeto/streamtest/streamtest.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:33]
INFO: [Synth 8-638] synthesizing module 'design_1' [C:/Users/Sofs/Documents/Projeto/streamtest/streamtest.srcs/sources_1/bd/design_1/synth/design_1.vhd:1379]
INFO: [Synth 8-3491] module 'design_1_StreamCopIPCore_v1_0_0_0' declared at 'C:/Users/Sofs/Documents/Projeto/streamtest/streamtest.runs/synth_1/.Xil/Vivado-79660-DESKTOP-CV3V2L5/realtime/design_1_StreamCopIPCore_v1_0_0_0_stub.vhdl:5' bound to instance 'StreamCopIPCore_0' of component 'design_1_StreamCopIPCore_v1_0_0_0' [C:/Users/Sofs/Documents/Projeto/streamtest/streamtest.srcs/sources_1/bd/design_1/synth/design_1.vhd:1677]
INFO: [Synth 8-638] synthesizing module 'design_1_StreamCopIPCore_v1_0_0_0' [C:/Users/Sofs/Documents/Projeto/streamtest/streamtest.runs/synth_1/.Xil/Vivado-79660-DESKTOP-CV3V2L5/realtime/design_1_StreamCopIPCore_v1_0_0_0_stub.vhdl:25]
INFO: [Synth 8-3491] module 'design_1_axi_intc_1_0' declared at 'C:/Users/Sofs/Documents/Projeto/streamtest/streamtest.runs/synth_1/.Xil/Vivado-79660-DESKTOP-CV3V2L5/realtime/design_1_axi_intc_1_0_stub.vhdl:5' bound to instance 'axi_intc_0' of component 'design_1_axi_intc_1_0' [C:/Users/Sofs/Documents/Projeto/streamtest/streamtest.srcs/sources_1/bd/design_1/synth/design_1.vhd:1694]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_intc_1_0' [C:/Users/Sofs/Documents/Projeto/streamtest/streamtest.runs/synth_1/.Xil/Vivado-79660-DESKTOP-CV3V2L5/realtime/design_1_axi_intc_1_0_stub.vhdl:32]
INFO: [Synth 8-3491] module 'design_1_axi_uartlite_0_0' declared at 'C:/Users/Sofs/Documents/Projeto/streamtest/streamtest.runs/synth_1/.Xil/Vivado-79660-DESKTOP-CV3V2L5/realtime/design_1_axi_uartlite_0_0_stub.vhdl:5' bound to instance 'axi_uartlite_0' of component 'design_1_axi_uartlite_0_0' [C:/Users/Sofs/Documents/Projeto/streamtest/streamtest.srcs/sources_1/bd/design_1/synth/design_1.vhd:1718]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_uartlite_0_0' [C:/Users/Sofs/Documents/Projeto/streamtest/streamtest.runs/synth_1/.Xil/Vivado-79660-DESKTOP-CV3V2L5/realtime/design_1_axi_uartlite_0_0_stub.vhdl:33]
INFO: [Synth 8-3491] module 'design_1_clk_wiz_0_0' declared at 'C:/Users/Sofs/Documents/Projeto/streamtest/streamtest.runs/synth_1/.Xil/Vivado-79660-DESKTOP-CV3V2L5/realtime/design_1_clk_wiz_0_0_stub.vhdl:5' bound to instance 'clk_wiz_0' of component 'design_1_clk_wiz_0_0' [C:/Users/Sofs/Documents/Projeto/streamtest/streamtest.srcs/sources_1/bd/design_1/synth/design_1.vhd:1743]
INFO: [Synth 8-638] synthesizing module 'design_1_clk_wiz_0_0' [C:/Users/Sofs/Documents/Projeto/streamtest/streamtest.runs/synth_1/.Xil/Vivado-79660-DESKTOP-CV3V2L5/realtime/design_1_clk_wiz_0_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'design_1_mdm_1_0' declared at 'C:/Users/Sofs/Documents/Projeto/streamtest/streamtest.runs/synth_1/.Xil/Vivado-79660-DESKTOP-CV3V2L5/realtime/design_1_mdm_1_0_stub.vhdl:5' bound to instance 'mdm_1' of component 'design_1_mdm_1_0' [C:/Users/Sofs/Documents/Projeto/streamtest/streamtest.srcs/sources_1/bd/design_1/synth/design_1.vhd:1750]
INFO: [Synth 8-638] synthesizing module 'design_1_mdm_1_0' [C:/Users/Sofs/Documents/Projeto/streamtest/streamtest.runs/synth_1/.Xil/Vivado-79660-DESKTOP-CV3V2L5/realtime/design_1_mdm_1_0_stub.vhdl:21]
INFO: [Synth 8-3491] module 'design_1_microblaze_0_0' declared at 'C:/Users/Sofs/Documents/Projeto/streamtest/streamtest.runs/synth_1/.Xil/Vivado-79660-DESKTOP-CV3V2L5/realtime/design_1_microblaze_0_0_stub.vhdl:5' bound to instance 'microblaze_0' of component 'design_1_microblaze_0_0' [C:/Users/Sofs/Documents/Projeto/streamtest/streamtest.srcs/sources_1/bd/design_1/synth/design_1.vhd:1763]
INFO: [Synth 8-638] synthesizing module 'design_1_microblaze_0_0' [C:/Users/Sofs/Documents/Projeto/streamtest/streamtest.runs/synth_1/.Xil/Vivado-79660-DESKTOP-CV3V2L5/realtime/design_1_microblaze_0_0_stub.vhdl:71]
INFO: [Synth 8-638] synthesizing module 'design_1_microblaze_0_axi_periph_0' [C:/Users/Sofs/Documents/Projeto/streamtest/streamtest.srcs/sources_1/bd/design_1/synth/design_1.vhd:951]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_8RVYHO' [C:/Users/Sofs/Documents/Projeto/streamtest/streamtest.srcs/sources_1/bd/design_1/synth/design_1.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_8RVYHO' (1#1) [C:/Users/Sofs/Documents/Projeto/streamtest/streamtest.srcs/sources_1/bd/design_1/synth/design_1.vhd:57]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_1UTB3Y5' [C:/Users/Sofs/Documents/Projeto/streamtest/streamtest.srcs/sources_1/bd/design_1/synth/design_1.vhd:158]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_1UTB3Y5' (2#1) [C:/Users/Sofs/Documents/Projeto/streamtest/streamtest.srcs/sources_1/bd/design_1/synth/design_1.vhd:158]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_1RZP34U' [C:/Users/Sofs/Documents/Projeto/streamtest/streamtest.srcs/sources_1/bd/design_1/synth/design_1.vhd:821]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_1RZP34U' (3#1) [C:/Users/Sofs/Documents/Projeto/streamtest/streamtest.srcs/sources_1/bd/design_1/synth/design_1.vhd:821]
INFO: [Synth 8-3491] module 'design_1_xbar_0' declared at 'C:/Users/Sofs/Documents/Projeto/streamtest/streamtest.runs/synth_1/.Xil/Vivado-79660-DESKTOP-CV3V2L5/realtime/design_1_xbar_0_stub.vhdl:5' bound to instance 'xbar' of component 'design_1_xbar_0' [C:/Users/Sofs/Documents/Projeto/streamtest/streamtest.srcs/sources_1/bd/design_1/synth/design_1.vhd:1301]
INFO: [Synth 8-638] synthesizing module 'design_1_xbar_0' [C:/Users/Sofs/Documents/Projeto/streamtest/streamtest.runs/synth_1/.Xil/Vivado-79660-DESKTOP-CV3V2L5/realtime/design_1_xbar_0_stub.vhdl:51]
INFO: [Synth 8-256] done synthesizing module 'design_1_microblaze_0_axi_periph_0' (4#1) [C:/Users/Sofs/Documents/Projeto/streamtest/streamtest.srcs/sources_1/bd/design_1/synth/design_1.vhd:951]
INFO: [Synth 8-638] synthesizing module 'microblaze_0_local_memory_imp_1K0VQXK' [C:/Users/Sofs/Documents/Projeto/streamtest/streamtest.srcs/sources_1/bd/design_1/synth/design_1.vhd:242]
INFO: [Synth 8-3491] module 'design_1_dlmb_bram_if_cntlr_0' declared at 'C:/Users/Sofs/Documents/Projeto/streamtest/streamtest.runs/synth_1/.Xil/Vivado-79660-DESKTOP-CV3V2L5/realtime/design_1_dlmb_bram_if_cntlr_0_stub.vhdl:5' bound to instance 'dlmb_bram_if_cntlr' of component 'design_1_dlmb_bram_if_cntlr_0' [C:/Users/Sofs/Documents/Projeto/streamtest/streamtest.srcs/sources_1/bd/design_1/synth/design_1.vhd:456]
INFO: [Synth 8-638] synthesizing module 'design_1_dlmb_bram_if_cntlr_0' [C:/Users/Sofs/Documents/Projeto/streamtest/streamtest.runs/synth_1/.Xil/Vivado-79660-DESKTOP-CV3V2L5/realtime/design_1_dlmb_bram_if_cntlr_0_stub.vhdl:31]
INFO: [Synth 8-3491] module 'design_1_dlmb_v10_0' declared at 'C:/Users/Sofs/Documents/Projeto/streamtest/streamtest.runs/synth_1/.Xil/Vivado-79660-DESKTOP-CV3V2L5/realtime/design_1_dlmb_v10_0_stub.vhdl:5' bound to instance 'dlmb_v10' of component 'design_1_dlmb_v10_0' [C:/Users/Sofs/Documents/Projeto/streamtest/streamtest.srcs/sources_1/bd/design_1/synth/design_1.vhd:510]
INFO: [Synth 8-638] synthesizing module 'design_1_dlmb_v10_0' [C:/Users/Sofs/Documents/Projeto/streamtest/streamtest.runs/synth_1/.Xil/Vivado-79660-DESKTOP-CV3V2L5/realtime/design_1_dlmb_v10_0_stub.vhdl:36]
INFO: [Synth 8-3491] module 'design_1_ilmb_bram_if_cntlr_0' declared at 'C:/Users/Sofs/Documents/Projeto/streamtest/streamtest.runs/synth_1/.Xil/Vivado-79660-DESKTOP-CV3V2L5/realtime/design_1_ilmb_bram_if_cntlr_0_stub.vhdl:5' bound to instance 'ilmb_bram_if_cntlr' of component 'design_1_ilmb_bram_if_cntlr_0' [C:/Users/Sofs/Documents/Projeto/streamtest/streamtest.srcs/sources_1/bd/design_1/synth/design_1.vhd:538]
INFO: [Synth 8-638] synthesizing module 'design_1_ilmb_bram_if_cntlr_0' [C:/Users/Sofs/Documents/Projeto/streamtest/streamtest.runs/synth_1/.Xil/Vivado-79660-DESKTOP-CV3V2L5/realtime/design_1_ilmb_bram_if_cntlr_0_stub.vhdl:31]
INFO: [Synth 8-3491] module 'design_1_ilmb_v10_0' declared at 'C:/Users/Sofs/Documents/Projeto/streamtest/streamtest.runs/synth_1/.Xil/Vivado-79660-DESKTOP-CV3V2L5/realtime/design_1_ilmb_v10_0_stub.vhdl:5' bound to instance 'ilmb_v10' of component 'design_1_ilmb_v10_0' [C:/Users/Sofs/Documents/Projeto/streamtest/streamtest.srcs/sources_1/bd/design_1/synth/design_1.vhd:592]
INFO: [Synth 8-638] synthesizing module 'design_1_ilmb_v10_0' [C:/Users/Sofs/Documents/Projeto/streamtest/streamtest.runs/synth_1/.Xil/Vivado-79660-DESKTOP-CV3V2L5/realtime/design_1_ilmb_v10_0_stub.vhdl:36]
INFO: [Synth 8-3491] module 'design_1_lmb_bram_0' declared at 'C:/Users/Sofs/Documents/Projeto/streamtest/streamtest.runs/synth_1/.Xil/Vivado-79660-DESKTOP-CV3V2L5/realtime/design_1_lmb_bram_0_stub.vhdl:5' bound to instance 'lmb_bram' of component 'design_1_lmb_bram_0' [C:/Users/Sofs/Documents/Projeto/streamtest/streamtest.srcs/sources_1/bd/design_1/synth/design_1.vhd:620]
INFO: [Synth 8-638] synthesizing module 'design_1_lmb_bram_0' [C:/Users/Sofs/Documents/Projeto/streamtest/streamtest.runs/synth_1/.Xil/Vivado-79660-DESKTOP-CV3V2L5/realtime/design_1_lmb_bram_0_stub.vhdl:27]
INFO: [Synth 8-256] done synthesizing module 'microblaze_0_local_memory_imp_1K0VQXK' (5#1) [C:/Users/Sofs/Documents/Projeto/streamtest/streamtest.srcs/sources_1/bd/design_1/synth/design_1.vhd:242]
INFO: [Synth 8-3491] module 'design_1_rst_clk_wiz_1_100M_0' declared at 'C:/Users/Sofs/Documents/Projeto/streamtest/streamtest.runs/synth_1/.Xil/Vivado-79660-DESKTOP-CV3V2L5/realtime/design_1_rst_clk_wiz_1_100M_0_stub.vhdl:5' bound to instance 'rst_clk_wiz_1_100M' of component 'design_1_rst_clk_wiz_1_100M_0' [C:/Users/Sofs/Documents/Projeto/streamtest/streamtest.srcs/sources_1/bd/design_1/synth/design_1.vhd:1914]
INFO: [Synth 8-638] synthesizing module 'design_1_rst_clk_wiz_1_100M_0' [C:/Users/Sofs/Documents/Projeto/streamtest/streamtest.runs/synth_1/.Xil/Vivado-79660-DESKTOP-CV3V2L5/realtime/design_1_rst_clk_wiz_1_100M_0_stub.vhdl:21]
INFO: [Synth 8-3491] module 'design_1_xlconstant_0_0' declared at 'C:/Users/Sofs/Documents/Projeto/streamtest/streamtest.runs/synth_1/.Xil/Vivado-79660-DESKTOP-CV3V2L5/realtime/design_1_xlconstant_0_0_stub.vhdl:5' bound to instance 'xlconstant_0' of component 'design_1_xlconstant_0_0' [C:/Users/Sofs/Documents/Projeto/streamtest/streamtest.srcs/sources_1/bd/design_1/synth/design_1.vhd:1927]
INFO: [Synth 8-638] synthesizing module 'design_1_xlconstant_0_0' [C:/Users/Sofs/Documents/Projeto/streamtest/streamtest.runs/synth_1/.Xil/Vivado-79660-DESKTOP-CV3V2L5/realtime/design_1_xlconstant_0_0_stub.vhdl:12]
INFO: [Synth 8-256] done synthesizing module 'design_1' (6#1) [C:/Users/Sofs/Documents/Projeto/streamtest/streamtest.srcs/sources_1/bd/design_1/synth/design_1.vhd:1379]
INFO: [Synth 8-256] done synthesizing module 'design_1_wrapper' (7#1) [C:/Users/Sofs/Documents/Projeto/streamtest/streamtest.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:23]
WARNING: [Synth 8-3331] design s00_couplers_imp_1RZP34U has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_1RZP34U has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_1RZP34U has unconnected port S_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_1RZP34U has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_1UTB3Y5 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_1UTB3Y5 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_1UTB3Y5 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_1UTB3Y5 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_8RVYHO has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_8RVYHO has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_8RVYHO has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_8RVYHO has unconnected port S_ARESETN
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 439.129 ; gain = 155.980
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 439.129 ; gain = 155.980
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Sofs/Documents/Projeto/streamtest/streamtest.runs/synth_1/.Xil/Vivado-79660-DESKTOP-CV3V2L5/dcp14/design_1_microblaze_0_0_in_context.xdc] for cell 'design_1_i/microblaze_0'
Finished Parsing XDC File [C:/Users/Sofs/Documents/Projeto/streamtest/streamtest.runs/synth_1/.Xil/Vivado-79660-DESKTOP-CV3V2L5/dcp14/design_1_microblaze_0_0_in_context.xdc] for cell 'design_1_i/microblaze_0'
Parsing XDC File [C:/Users/Sofs/Documents/Projeto/streamtest/streamtest.runs/synth_1/.Xil/Vivado-79660-DESKTOP-CV3V2L5/dcp15/design_1_mdm_1_0_in_context.xdc] for cell 'design_1_i/mdm_1'
Finished Parsing XDC File [C:/Users/Sofs/Documents/Projeto/streamtest/streamtest.runs/synth_1/.Xil/Vivado-79660-DESKTOP-CV3V2L5/dcp15/design_1_mdm_1_0_in_context.xdc] for cell 'design_1_i/mdm_1'
Parsing XDC File [C:/Users/Sofs/Documents/Projeto/streamtest/streamtest.runs/synth_1/.Xil/Vivado-79660-DESKTOP-CV3V2L5/dcp16/design_1_rst_clk_wiz_1_100M_0_in_context.xdc] for cell 'design_1_i/rst_clk_wiz_1_100M'
Finished Parsing XDC File [C:/Users/Sofs/Documents/Projeto/streamtest/streamtest.runs/synth_1/.Xil/Vivado-79660-DESKTOP-CV3V2L5/dcp16/design_1_rst_clk_wiz_1_100M_0_in_context.xdc] for cell 'design_1_i/rst_clk_wiz_1_100M'
Parsing XDC File [C:/Users/Sofs/Documents/Projeto/streamtest/streamtest.runs/synth_1/.Xil/Vivado-79660-DESKTOP-CV3V2L5/dcp17/design_1_axi_uartlite_0_0_in_context.xdc] for cell 'design_1_i/axi_uartlite_0'
Finished Parsing XDC File [C:/Users/Sofs/Documents/Projeto/streamtest/streamtest.runs/synth_1/.Xil/Vivado-79660-DESKTOP-CV3V2L5/dcp17/design_1_axi_uartlite_0_0_in_context.xdc] for cell 'design_1_i/axi_uartlite_0'
Parsing XDC File [C:/Users/Sofs/Documents/Projeto/streamtest/streamtest.runs/synth_1/.Xil/Vivado-79660-DESKTOP-CV3V2L5/dcp18/design_1_xlconstant_0_0_in_context.xdc] for cell 'design_1_i/xlconstant_0'
Finished Parsing XDC File [C:/Users/Sofs/Documents/Projeto/streamtest/streamtest.runs/synth_1/.Xil/Vivado-79660-DESKTOP-CV3V2L5/dcp18/design_1_xlconstant_0_0_in_context.xdc] for cell 'design_1_i/xlconstant_0'
Parsing XDC File [C:/Users/Sofs/Documents/Projeto/streamtest/streamtest.runs/synth_1/.Xil/Vivado-79660-DESKTOP-CV3V2L5/dcp19/design_1_axi_intc_1_0_in_context.xdc] for cell 'design_1_i/axi_intc_0'
Finished Parsing XDC File [C:/Users/Sofs/Documents/Projeto/streamtest/streamtest.runs/synth_1/.Xil/Vivado-79660-DESKTOP-CV3V2L5/dcp19/design_1_axi_intc_1_0_in_context.xdc] for cell 'design_1_i/axi_intc_0'
Parsing XDC File [C:/Users/Sofs/Documents/Projeto/streamtest/streamtest.runs/synth_1/.Xil/Vivado-79660-DESKTOP-CV3V2L5/dcp20/design_1_xbar_0_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/xbar'
Finished Parsing XDC File [C:/Users/Sofs/Documents/Projeto/streamtest/streamtest.runs/synth_1/.Xil/Vivado-79660-DESKTOP-CV3V2L5/dcp20/design_1_xbar_0_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/xbar'
Parsing XDC File [C:/Users/Sofs/Documents/Projeto/streamtest/streamtest.runs/synth_1/.Xil/Vivado-79660-DESKTOP-CV3V2L5/dcp21/design_1_dlmb_v10_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/dlmb_v10'
Finished Parsing XDC File [C:/Users/Sofs/Documents/Projeto/streamtest/streamtest.runs/synth_1/.Xil/Vivado-79660-DESKTOP-CV3V2L5/dcp21/design_1_dlmb_v10_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/dlmb_v10'
Parsing XDC File [C:/Users/Sofs/Documents/Projeto/streamtest/streamtest.runs/synth_1/.Xil/Vivado-79660-DESKTOP-CV3V2L5/dcp22/design_1_dlmb_v10_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/ilmb_v10'
Finished Parsing XDC File [C:/Users/Sofs/Documents/Projeto/streamtest/streamtest.runs/synth_1/.Xil/Vivado-79660-DESKTOP-CV3V2L5/dcp22/design_1_dlmb_v10_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/ilmb_v10'
Parsing XDC File [C:/Users/Sofs/Documents/Projeto/streamtest/streamtest.runs/synth_1/.Xil/Vivado-79660-DESKTOP-CV3V2L5/dcp23/design_1_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Finished Parsing XDC File [C:/Users/Sofs/Documents/Projeto/streamtest/streamtest.runs/synth_1/.Xil/Vivado-79660-DESKTOP-CV3V2L5/dcp23/design_1_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Parsing XDC File [C:/Users/Sofs/Documents/Projeto/streamtest/streamtest.runs/synth_1/.Xil/Vivado-79660-DESKTOP-CV3V2L5/dcp24/design_1_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Finished Parsing XDC File [C:/Users/Sofs/Documents/Projeto/streamtest/streamtest.runs/synth_1/.Xil/Vivado-79660-DESKTOP-CV3V2L5/dcp24/design_1_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Parsing XDC File [C:/Users/Sofs/Documents/Projeto/streamtest/streamtest.runs/synth_1/.Xil/Vivado-79660-DESKTOP-CV3V2L5/dcp25/design_1_lmb_bram_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/lmb_bram'
Finished Parsing XDC File [C:/Users/Sofs/Documents/Projeto/streamtest/streamtest.runs/synth_1/.Xil/Vivado-79660-DESKTOP-CV3V2L5/dcp25/design_1_lmb_bram_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/lmb_bram'
Parsing XDC File [C:/Users/Sofs/Documents/Projeto/streamtest/streamtest.runs/synth_1/.Xil/Vivado-79660-DESKTOP-CV3V2L5/dcp26/design_1_StreamCopIPCore_v1_0_0_0_in_context.xdc] for cell 'design_1_i/StreamCopIPCore_0'
Finished Parsing XDC File [C:/Users/Sofs/Documents/Projeto/streamtest/streamtest.runs/synth_1/.Xil/Vivado-79660-DESKTOP-CV3V2L5/dcp26/design_1_StreamCopIPCore_v1_0_0_0_in_context.xdc] for cell 'design_1_i/StreamCopIPCore_0'
Parsing XDC File [C:/Users/Sofs/Documents/Projeto/streamtest/streamtest.runs/synth_1/.Xil/Vivado-79660-DESKTOP-CV3V2L5/dcp27/design_1_clk_wiz_0_0_in_context.xdc] for cell 'design_1_i/clk_wiz_0'
Finished Parsing XDC File [C:/Users/Sofs/Documents/Projeto/streamtest/streamtest.runs/synth_1/.Xil/Vivado-79660-DESKTOP-CV3V2L5/dcp27/design_1_clk_wiz_0_0_in_context.xdc] for cell 'design_1_i/clk_wiz_0'
Parsing XDC File [C:/Users/Sofs/Documents/Projeto/Nexys4_Master.xdc]
Finished Parsing XDC File [C:/Users/Sofs/Documents/Projeto/Nexys4_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Sofs/Documents/Projeto/Nexys4_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/Sofs/Documents/Projeto/streamtest/streamtest.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/Sofs/Documents/Projeto/streamtest/streamtest.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.076 . Memory (MB): peak = 761.629 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'design_1_i/microblaze_0_local_memory/lmb_bram' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 761.629 ; gain = 478.480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 761.629 ; gain = 478.480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk_100MHz. (constraint file  C:/Users/Sofs/Documents/Projeto/streamtest/streamtest.runs/synth_1/.Xil/Vivado-79660-DESKTOP-CV3V2L5/dcp27/design_1_clk_wiz_0_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk_100MHz. (constraint file  C:/Users/Sofs/Documents/Projeto/streamtest/streamtest.runs/synth_1/.Xil/Vivado-79660-DESKTOP-CV3V2L5/dcp27/design_1_clk_wiz_0_0_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/StreamCopIPCore_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_intc_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_uartlite_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/clk_wiz_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/mdm_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_local_memory/dlmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_local_memory/ilmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_local_memory/lmb_bram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/rst_clk_wiz_1_100M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/xlconstant_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 761.629 ; gain = 478.480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 761.629 ; gain = 478.480
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port M00_ARESETN
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port M01_ACLK
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port M01_ARESETN
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port S00_ACLK
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port S00_ARESETN
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 761.629 ; gain = 478.480
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/mdm_1/Dbg_Clk_0' to pin 'design_1_i/mdm_1/bbstub_Dbg_Clk_0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/mdm_1/Dbg_Update_0' to pin 'design_1_i/mdm_1/bbstub_Dbg_Update_0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/BRAM_Clk_A' to pin 'design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/bbstub_BRAM_Clk_A/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/BRAM_Clk_A' to pin 'design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/bbstub_BRAM_Clk_A/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/clk_wiz_0/clk_out1' to pin 'design_1_i/clk_wiz_0/bbstub_clk_out1/O'
INFO: [Synth 8-5819] Moved 5 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:34 ; elapsed = 00:00:38 . Memory (MB): peak = 761.629 ; gain = 478.480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:00:38 . Memory (MB): peak = 761.629 ; gain = 478.480
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:34 ; elapsed = 00:00:38 . Memory (MB): peak = 770.156 ; gain = 487.008
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:35 ; elapsed = 00:00:39 . Memory (MB): peak = 770.156 ; gain = 487.008
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:35 ; elapsed = 00:00:39 . Memory (MB): peak = 770.156 ; gain = 487.008
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:35 ; elapsed = 00:00:39 . Memory (MB): peak = 770.156 ; gain = 487.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:35 ; elapsed = 00:00:39 . Memory (MB): peak = 770.156 ; gain = 487.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:36 ; elapsed = 00:00:39 . Memory (MB): peak = 770.156 ; gain = 487.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:36 ; elapsed = 00:00:39 . Memory (MB): peak = 770.156 ; gain = 487.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------------------------+----------+
|      |BlackBox name                     |Instances |
+------+----------------------------------+----------+
|1     |design_1_xbar_0                   |         1|
|2     |design_1_StreamCopIPCore_v1_0_0_0 |         1|
|3     |design_1_axi_intc_1_0             |         1|
|4     |design_1_axi_uartlite_0_0         |         1|
|5     |design_1_clk_wiz_0_0              |         1|
|6     |design_1_mdm_1_0                  |         1|
|7     |design_1_microblaze_0_0           |         1|
|8     |design_1_rst_clk_wiz_1_100M_0     |         1|
|9     |design_1_xlconstant_0_0           |         1|
|10    |design_1_dlmb_bram_if_cntlr_0     |         1|
|11    |design_1_dlmb_v10_0               |         1|
|12    |design_1_ilmb_bram_if_cntlr_0     |         1|
|13    |design_1_ilmb_v10_0               |         1|
|14    |design_1_lmb_bram_0               |         1|
+------+----------------------------------+----------+

Report Cell Usage: 
+------+-----------------------------------------+------+
|      |Cell                                     |Count |
+------+-----------------------------------------+------+
|1     |design_1_StreamCopIPCore_v1_0_0_0_bbox_0 |     1|
|2     |design_1_axi_intc_1_0_bbox_1             |     1|
|3     |design_1_axi_uartlite_0_0_bbox_2         |     1|
|4     |design_1_clk_wiz_0_0_bbox_3              |     1|
|5     |design_1_dlmb_bram_if_cntlr_0_bbox_7     |     1|
|6     |design_1_dlmb_v10_0_bbox_8               |     1|
|7     |design_1_ilmb_bram_if_cntlr_0_bbox_9     |     1|
|8     |design_1_ilmb_v10_0_bbox_10              |     1|
|9     |design_1_lmb_bram_0_bbox_11              |     1|
|10    |design_1_mdm_1_0_bbox_4                  |     1|
|11    |design_1_microblaze_0_0_bbox_5           |     1|
|12    |design_1_rst_clk_wiz_1_100M_0_bbox_12    |     1|
|13    |design_1_xbar_0_bbox_6                   |     1|
|14    |design_1_xlconstant_0_0_bbox_13          |     1|
|15    |IBUF                                     |     2|
|16    |OBUF                                     |     1|
+------+-----------------------------------------+------+

Report Instance Areas: 
+------+------------------------------+--------------------------------------+------+
|      |Instance                      |Module                                |Cells |
+------+------------------------------+--------------------------------------+------+
|1     |top                           |                                      |  1164|
|2     |  design_1_i                  |design_1                              |  1161|
|3     |    microblaze_0_axi_periph   |design_1_microblaze_0_axi_periph_0    |   263|
|4     |    microblaze_0_local_memory |microblaze_0_local_memory_imp_1K0VQXK |   496|
+------+------------------------------+--------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:36 ; elapsed = 00:00:39 . Memory (MB): peak = 770.156 ; gain = 487.008
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:27 . Memory (MB): peak = 770.156 ; gain = 164.508
Synthesis Optimization Complete : Time (s): cpu = 00:00:36 ; elapsed = 00:00:39 . Memory (MB): peak = 770.156 ; gain = 487.008
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
64 Infos, 21 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:38 ; elapsed = 00:00:46 . Memory (MB): peak = 778.148 ; gain = 501.926
INFO: [Common 17-1381] The checkpoint 'C:/Users/Sofs/Documents/Projeto/streamtest/streamtest.runs/synth_1/design_1_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.091 . Memory (MB): peak = 778.148 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Jun  4 19:41:52 2018...
