#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Wed May 18 14:28:01 2022
# Process ID: 16240
# Current directory: D:/Privat/EDS/Projects/Labor/Labor3
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8812 D:\Privat\EDS\Projects\Labor\Labor3\Labor3.xpr
# Log file: D:/Privat/EDS/Projects/Labor/Labor3/vivado.log
# Journal file: D:/Privat/EDS/Projects/Labor/Labor3\vivado.jou
# Running On: md3hhm5c, OS: Windows, CPU Frequency: 2592 MHz, CPU Physical cores: 6, Host memory: 51341 MB
#-----------------------------------------------------------
start_gui
open_project D:/Privat/EDS/Projects/Labor/Labor3/Labor3.xpr
update_compile_order -fileset sources_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
refresh_design
reset_run synth_1
launch_runs synth_1 -jobs 12
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 12
wait_on_run synth_1
open_run synth_1 -name synth_1
current_design rtl_1
refresh_design
reset_run synth_1
launch_runs synth_1 -jobs 12
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 12
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 12
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 12
wait_on_run synth_1
refresh_design
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 12
wait_on_run synth_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 12
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 12
wait_on_run synth_1
refresh_design
close [ open D:/Privat/EDS/Projects/Labor/Labor3/Labor3.srcs/sources_1/new/XOR.vhd w ]
add_files D:/Privat/EDS/Projects/Labor/Labor3/Labor3.srcs/sources_1/new/XOR.vhd
update_compile_order -fileset sources_1
close [ open D:/Privat/EDS/Projects/Labor/Labor3/Labor3.srcs/sources_1/new/AND_eigen.vhd w ]
add_files D:/Privat/EDS/Projects/Labor/Labor3/Labor3.srcs/sources_1/new/AND_eigen.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 12
wait_on_run synth_1
refresh_design
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/Privat/EDS/Projects/Labor/Labor3/Labor3.srcs/sim_1/new/tb_Testaufbau.vhd w ]
add_files -fileset sim_1 D:/Privat/EDS/Projects/Labor/Labor3/Labor3.srcs/sim_1/new/tb_Testaufbau.vhd
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
source tb_Testaufbau.tcl
run 20 us
close_sim
launch_simulation
source tb_Testaufbau.tcl
run 20 us
run 20 us
refresh_design
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/Privat/EDS/Projects/Labor/Labor3/Labor3.srcs/sim_1/new/tb_Zufallsgenerator_galois.vhd w ]
add_files -fileset sim_1 D:/Privat/EDS/Projects/Labor/Labor3/Labor3.srcs/sim_1/new/tb_Zufallsgenerator_galois.vhd
update_compile_order -fileset sim_1
set_property is_enabled false [get_files  D:/Privat/EDS/Projects/Labor/Labor3/Labor3.srcs/sim_1/new/tb_Testaufbau.vhd]
update_compile_order -fileset sim_1
close_design
close_design
update_compile_order -fileset sim_1
reset_simulation -simset sim_1 -mode behavioral
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top tb_Zufallsgenerator_galois [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
reset_simulation -simset sim_1 -mode behavioral
current_wave_config {Untitled 2}
add_wave {{/tb_Testaufbau/DUT/PRNG/\PRNG_GEN(2)\/PRNGs/clk}} 
current_wave_config {Untitled 2}
add_wave {{/tb_Testaufbau/DUT/PRNG/\PRNG_GEN(2)\/PRNGs/input}} {{/tb_Testaufbau/DUT/PRNG/\PRNG_GEN(2)\/PRNGs/k_in}} {{/tb_Testaufbau/DUT/PRNG/\PRNG_GEN(2)\/PRNGs/output}} {{/tb_Testaufbau/DUT/PRNG/\PRNG_GEN(2)\/PRNGs/feedback_in}} {{/tb_Testaufbau/DUT/PRNG/\PRNG_GEN(2)\/PRNGs/reset}} {{/tb_Testaufbau/DUT/PRNG/\PRNG_GEN(2)\/PRNGs/after_xor}} {{/tb_Testaufbau/DUT/PRNG/\PRNG_GEN(2)\/PRNGs/after_and}} 
relaunch_sim
