ISim log file
Running: /home/ise/Desktop/Lab1/FPCVT/testbench_305176399_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb /home/ise/Desktop/Lab1/FPCVT/testbench_305176399_isim_beh.wdb 
ISim P.20131013 (signature 0xfbc00daa)
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
Time resolution is 1 ps
# onerror resume
# wave add /
# run all
Simulator is doing circuit initialization process.
Finished circuit initialization process.
Passed
Passed
Passed
Passed
Passed
Passed
Passed
Passed
Passed
Passed
Passed
Passed
Passed
Passed
Passed
Passed
Passed
Failures: 0
Stopped at time : 460 ns : File "/home/ise/Desktop/Lab1/src/testbench_305176399.v" Line 94
ISim P.20131013 (signature 0xfbc00daa)
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
# run all
Simulator is doing circuit initialization process.
Finished circuit initialization process.
Passed
Passed
Passed
Passed
Passed
Passed
Passed
Passed
Passed
Passed
Passed
Passed
Fail for D: 1111100000011
	S: 1 vs 1
	E: 101 vs 100
	F: 10000 vs 10000
Passed
Passed
Passed
Passed
Failures: 1
Stopped at time : 460 ns : File "/home/ise/Desktop/Lab1/src/testbench_305176399.v" Line 94
ISim P.20131013 (signature 0xfbc00daa)
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
# run all
Simulator is doing circuit initialization process.
Finished circuit initialization process.
Passed
Passed
Passed
Passed
Passed
Passed
Passed
Passed
Passed
Passed
Passed
Passed
Passed
Passed
Passed
Passed
Passed
Failures: 0
Stopped at time : 460 ns : File "/home/ise/Desktop/Lab1/src/testbench_305176399.v" Line 96
