static int\r\nF_1 ( struct V_1 * V_2 , unsigned int V_3 , int V_4 ,\r\nunsigned long * V_5 , unsigned char * V_6 )\r\n{\r\nunsigned long V_7 ;\r\nT_1 V_8 = V_2 -> V_9 ;\r\nF_2 ( ( L_1\r\nL_2 ,\r\nV_8 , V_3 , V_4 , V_5 , V_6 ) ) ;\r\n* V_6 = ( V_8 != 0 ) ;\r\nV_7 = ( V_8 << 16 ) | ( V_3 << 8 ) | V_4 ;\r\nV_7 |= V_10 ;\r\n* V_5 = V_7 ;\r\nF_2 ( ( L_3 , V_7 ) ) ;\r\nreturn 0 ;\r\n}\r\nstatic int\r\nF_3 ( struct V_1 * V_8 , unsigned int V_11 , int V_4 ,\r\nint V_12 , T_2 * V_13 )\r\n{\r\nunsigned long V_7 ;\r\nunsigned char V_6 ;\r\nif ( F_1 ( V_8 , V_11 , V_4 , & V_7 , & V_6 ) )\r\nreturn V_14 ;\r\nswitch ( V_12 ) {\r\ncase 1 :\r\n* V_13 = F_4 ( * ( V_15 ) V_7 ) ;\r\nbreak;\r\ncase 2 :\r\n* V_13 = F_5 ( * ( V_16 ) V_7 ) ;\r\nbreak;\r\ncase 4 :\r\n* V_13 = * ( V_17 ) V_7 ;\r\nbreak;\r\n}\r\nreturn V_18 ;\r\n}\r\nstatic int\r\nF_6 ( struct V_1 * V_8 , unsigned int V_11 , int V_4 ,\r\nint V_12 , T_2 V_13 )\r\n{\r\nunsigned long V_7 ;\r\nunsigned char V_6 ;\r\nif ( F_1 ( V_8 , V_11 , V_4 , & V_7 , & V_6 ) )\r\nreturn V_14 ;\r\nswitch ( V_12 ) {\r\ncase 1 :\r\nF_7 ( V_13 , * ( V_15 ) V_7 ) ;\r\nF_8 () ;\r\nF_4 ( * ( V_15 ) V_7 ) ;\r\nbreak;\r\ncase 2 :\r\nF_9 ( V_13 , * ( V_16 ) V_7 ) ;\r\nF_8 () ;\r\nF_5 ( * ( V_16 ) V_7 ) ;\r\nbreak;\r\ncase 4 :\r\n* ( V_17 ) V_7 = V_13 ;\r\nF_8 () ;\r\n* ( V_17 ) V_7 ;\r\nbreak;\r\n}\r\nreturn V_18 ;\r\n}\r\nint\r\nF_10 ( void )\r\n{\r\nunsigned int V_19 = 0 ;\r\nunsigned int V_20 ;\r\nV_21:\r\nV_20 = V_22 -> V_23 ;\r\nF_11 ( L_4 , V_20 ) ;\r\nV_22 -> V_23 = V_20 ;\r\nF_8 () ;\r\nV_20 = V_22 -> V_23 ;\r\nV_20 = * V_24 ;\r\nF_11 ( L_5 , V_20 ) ;\r\n* V_24 = V_20 ;\r\nF_8 () ;\r\nV_20 = * V_24 ;\r\nV_19 = F_12 ( 0x61 ) ;\r\nV_19 |= 0x0c ;\r\nF_13 ( V_19 , 0x61 ) ;\r\nV_19 &= ~ 0x0c ;\r\nF_13 ( V_19 , 0x61 ) ;\r\nV_20 = * V_24 ;\r\nif ( V_20 & 0x300 ) goto V_21;\r\nreturn 0 ;\r\n}\r\nstatic void T_3\r\nF_14 ( void )\r\n{\r\nunsigned long V_25 = V_26 << V_27 ;\r\nunsigned long V_28 = ( V_25 + 0x1000000UL ) & ~ 0xffffffUL ;\r\nstruct V_29 * V_30 ;\r\nint V_31 , V_32 ;\r\nV_30 = (struct V_29 * ) ( ( char * ) V_33 + V_33 -> V_34 ) ;\r\nV_31 = V_30 -> V_35 & 0xffff ;\r\nV_32 = ( V_30 -> V_35 >> 16 ) & 0xff ;\r\nif ( V_36 &&\r\n( V_31 < 0x13e || ( V_31 == 0x13e && V_32 < 2 ) ) )\r\nF_11 ( V_37 L_6\r\nL_7 ) ;\r\nif ( V_28 > V_38 )\r\nV_28 = V_38 ;\r\nV_22 -> V_28 = V_28 ;\r\nV_39 . V_40 = V_28 ;\r\nif ( V_25 > V_28 ) {\r\n#ifdef F_15\r\nextern unsigned long V_41 , V_42 ;\r\nextern void * V_43 ( unsigned long ) ;\r\nif ( V_42 && F_16 ( V_42 ) > V_28 ) {\r\nunsigned long V_12 ;\r\nV_12 = V_42 - V_41 ;\r\nF_17 ( F_18 ( 0 ) , F_16 ( V_41 ) ,\r\nF_19 ( V_12 ) ) ;\r\nif ( ! V_43 ( V_28 ) )\r\nF_11 ( L_8\r\nL_9 ,\r\nV_12 / 1024 ) ;\r\n}\r\n#endif\r\nF_20 ( F_18 ( 0 ) , V_28 , V_25 -\r\nV_28 , V_44 ) ;\r\nF_11 ( L_10\r\nL_11 , V_28 , V_25 - 1 ) ;\r\n}\r\n}\r\nstatic void T_3\r\nF_21 ( void )\r\n{\r\nV_22 -> V_45 = V_22 -> V_45 & ~ 0xf ;\r\nV_46 = 0 ;\r\n}\r\nvoid T_3\r\nF_22 ( void )\r\n{\r\nstruct V_47 * V_48 ;\r\nint V_49 = ( V_22 -> V_50 >> 16 ) > 0x7006 ;\r\nV_24 = V_49 ? & V_22 -> V_51 : & V_22 -> V_52 ;\r\nF_10 () ;\r\nif ( V_49 )\r\nF_14 () ;\r\nF_21 () ;\r\nV_53 = V_48 = F_23 () ;\r\nV_48 -> V_54 = & V_55 ;\r\nV_48 -> V_56 = & V_57 ;\r\nV_48 -> V_58 = 0 ;\r\nV_48 -> V_59 = 0 ;\r\nV_48 -> V_60 = 0 ;\r\nV_48 -> V_61\r\n= ( V_62 & 0xffffffffffUL ) | 0x80000000000UL ;\r\nV_48 -> V_63\r\n= ( V_64 & 0xffffffffffUL ) | 0x80000000000UL ;\r\nV_48 -> V_65 = V_48 -> V_66 = NULL ;\r\nV_67 = 0 ;\r\nV_68 = 0xffffffff ;\r\n}\r\nvoid T_4 *\r\nF_24 ( unsigned long V_7 , unsigned long V_12 )\r\n{\r\nstruct V_69 * V_70 ;\r\nunsigned long V_71 ;\r\nunsigned long V_72 , V_73 ;\r\nT_2 * V_74 , * V_75 , * V_76 , V_77 ;\r\nunsigned long V_78 ;\r\nif ( ! V_46 )\r\nreturn ( void T_4 * ) ( V_7 + V_62 ) ;\r\nV_78 = ( unsigned long ) V_22 -> V_79 &\r\nV_80 ;\r\ndo {\r\nif ( V_7 >= V_78 && V_7 + V_12 - 1 <\r\nV_78 + V_46 )\r\nbreak;\r\nreturn ( void T_4 * ) ( V_7 + V_62 ) ;\r\n} while( 0 );\r\nV_74 = ( T_2 * ) ( ( ( unsigned long ) V_22 -> V_81 &\r\nV_80 ) + V_62 ) ;\r\nV_75 = ( T_2 * ) ( F_25 ( V_74 [ 1 ] ) ) ;\r\nif ( V_7 & ~ V_82 ) {\r\nF_11 ( L_12 ,\r\nV_7 ) ;\r\nreturn ( void T_4 * ) ( V_7 + V_62 ) ;\r\n}\r\nV_73 = V_7 + V_12 - 1 ;\r\nV_12 = F_19 ( V_73 ) - V_7 ;\r\n#if 0\r\nprintk("irongate_ioremap(0x%lx, 0x%lx)\n", addr, size);\r\nprintk("irongate_ioremap: gart_bus_addr 0x%lx\n", gart_bus_addr);\r\nprintk("irongate_ioremap: gart_aper_size 0x%lx\n", gart_aper_size);\r\nprintk("irongate_ioremap: mmio_regs %p\n", mmio_regs);\r\nprintk("irongate_ioremap: gatt_pages %p\n", gatt_pages);\r\nfor(baddr = addr; baddr <= last; baddr += PAGE_SIZE)\r\n{\r\ncur_gatt = phys_to_virt(GET_GATT(baddr) & ~1);\r\npte = cur_gatt[GET_GATT_OFF(baddr)] & ~1;\r\nprintk("irongate_ioremap: cur_gatt %p pte 0x%x\n",\r\ncur_gatt, pte);\r\n}\r\n#endif\r\nV_70 = F_26 ( V_12 , V_83 ) ;\r\nif ( ! V_70 ) return NULL ;\r\nfor( V_72 = V_7 , V_71 = ( unsigned long ) V_70 -> V_7 ;\r\nV_72 <= V_73 ;\r\nV_72 += V_84 , V_71 += V_84 )\r\n{\r\nV_76 = F_25 ( F_27 ( V_72 ) & ~ 1 ) ;\r\nV_77 = V_76 [ F_28 ( V_72 ) ] & ~ 1 ;\r\nif ( F_29 ( V_71 ,\r\nV_77 , V_84 , 0 ) ) {\r\nF_11 ( L_13 ) ;\r\nF_30 ( V_70 -> V_7 ) ;\r\nreturn NULL ;\r\n}\r\n}\r\nF_31 () ;\r\nV_71 = ( unsigned long ) V_70 -> V_7 + ( V_7 & ~ V_82 ) ;\r\n#if 0\r\nprintk("irongate_ioremap(0x%lx, 0x%lx) returning 0x%lx\n",\r\naddr, size, vaddr);\r\n#endif\r\nreturn ( void T_4 * ) V_71 ;\r\n}\r\nvoid\r\nF_32 ( volatile void T_4 * V_85 )\r\n{\r\nunsigned long V_7 = ( unsigned long ) V_85 ;\r\nif ( ( ( long ) V_7 >> 41 ) == - 2 )\r\nreturn;\r\nif ( V_7 )\r\nreturn F_30 ( ( void * ) ( V_82 & V_7 ) ) ;\r\n}
