{'mem': {'CDeps': [[[], [], ['w_ena']]],
         'CLines': [[None, None, '49:C']],
         'Clocked': True,
         'DDeps': [['w_data']],
         'DLines': ['49:D'],
         'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f02a04df850>]},
 'r_data': {'CDeps': [[[], [], ['r_ena']]],
            'CLines': [[None, None, '50:C']],
            'Clocked': True,
            'DDeps': [['mem', 'r_addr']],
            'DLines': ['50:D'],
            'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f02a041ea10>]}}
