// Seed: 1030970239
module module_0 (
    input supply1 id_0,
    input supply1 id_1,
    input supply0 id_2,
    input wire id_3
);
  logic id_5;
  always id_5 <= -1;
  assign module_1.id_0 = 0;
endmodule
module module_1 #(
    parameter id_4 = 32'd54,
    parameter id_5 = 32'd28
) (
    input wand id_0,
    output wire id_1,
    input supply0 id_2,
    input wor id_3,
    input tri _id_4,
    input wand _id_5,
    input tri0 id_6
);
  wire [-1 'b0 : id_5] id_8;
  logic id_9;
  supply1 id_10 = 1;
  logic id_11, id_12 = -1;
  module_0 modCall_1 (
      id_6,
      id_3,
      id_2,
      id_6
  );
  wire [1 : id_4] id_13, id_14, id_15;
  wire id_16;
endmodule
