Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed May 15 22:41:26 2024
| Host         : DESKTOP-TJMPVE6 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file platfomer_top_timing_summary_routed.rpt -pb platfomer_top_timing_summary_routed.pb -rpx platfomer_top_timing_summary_routed.rpx -warn_on_violation
| Design       : platfomer_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2 register/latch pins with no clock driven by root clock pin: menu_unit/debounce_open_menu/rise_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: menu_unit/debounce_up/rise_reg/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: menu_unit/paused_reg/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: vga_timing_unit/h_pos_reg[0]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: vga_timing_unit/h_pos_reg[1]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: vga_timing_unit/h_pos_reg[2]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: vga_timing_unit/h_pos_reg[3]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: vga_timing_unit/h_pos_reg[4]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: vga_timing_unit/h_pos_reg[5]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: vga_timing_unit/h_pos_reg[6]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: vga_timing_unit/h_pos_reg[7]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: vga_timing_unit/h_pos_reg[8]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: vga_timing_unit/h_pos_reg[9]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: vga_timing_unit/v_pos_reg[1]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: vga_timing_unit/v_pos_reg[2]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: vga_timing_unit/v_pos_reg[3]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: vga_timing_unit/v_pos_reg[4]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: vga_timing_unit/v_pos_reg[5]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: vga_timing_unit/v_pos_reg[6]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: vga_timing_unit/v_pos_reg[7]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: vga_timing_unit/v_pos_reg[8]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: vga_timing_unit/v_pos_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 32 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 99 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.460        0.000                      0                  215        0.111        0.000                      0                  215        3.000        0.000                       0                   107  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                     Waveform(ns)       Period(ns)      Frequency(MHz)
-----                     ------------       ----------      --------------
clk_b                     {0.000 5.000}      10.000          100.000         
  clk_100mhz_clk_wiz_0    {0.000 5.000}      10.000          100.000         
  clk_25mhz_clk_wiz_0     {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0      {0.000 5.000}      10.000          100.000         
sys_clk_pin               {0.000 5.000}      10.000          100.000         
  clk_100mhz_clk_wiz_0_1  {0.000 5.000}      10.000          100.000         
  clk_25mhz_clk_wiz_0_1   {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0_1    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_b                                                                                                                                                                       3.000        0.000                       0                     1  
  clk_100mhz_clk_wiz_0          3.929        0.000                      0                  175        0.192        0.000                      0                  175        4.500        0.000                       0                    81  
  clk_25mhz_clk_wiz_0          35.550        0.000                      0                   30        0.234        0.000                      0                   30       19.500        0.000                       0                    22  
  clkfbout_clk_wiz_0                                                                                                                                                        7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                 3.000        0.000                       0                     1  
  clk_100mhz_clk_wiz_0_1        3.930        0.000                      0                  175        0.192        0.000                      0                  175        4.500        0.000                       0                    81  
  clk_25mhz_clk_wiz_0_1        35.553        0.000                      0                   30        0.234        0.000                      0                   30       19.500        0.000                       0                    22  
  clkfbout_clk_wiz_0_1                                                                                                                                                      7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock              To Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------              --------                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_25mhz_clk_wiz_0     clk_100mhz_clk_wiz_0          3.460        0.000                      0                   52        0.111        0.000                      0                   52  
clk_100mhz_clk_wiz_0_1  clk_100mhz_clk_wiz_0          3.929        0.000                      0                  175        0.114        0.000                      0                  175  
clk_25mhz_clk_wiz_0_1   clk_100mhz_clk_wiz_0          3.463        0.000                      0                   52        0.114        0.000                      0                   52  
clk_25mhz_clk_wiz_0_1   clk_25mhz_clk_wiz_0          35.550        0.000                      0                   30        0.136        0.000                      0                   30  
clk_100mhz_clk_wiz_0    clk_100mhz_clk_wiz_0_1        3.929        0.000                      0                  175        0.114        0.000                      0                  175  
clk_25mhz_clk_wiz_0     clk_100mhz_clk_wiz_0_1        3.460        0.000                      0                   52        0.111        0.000                      0                   52  
clk_25mhz_clk_wiz_0_1   clk_100mhz_clk_wiz_0_1        3.463        0.000                      0                   52        0.114        0.000                      0                   52  
clk_25mhz_clk_wiz_0     clk_25mhz_clk_wiz_0_1        35.550        0.000                      0                   30        0.136        0.000                      0                   30  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_b
  To Clock:  clk_b

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_b
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_b }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  clock_instance/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  clock_instance/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clock_instance/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clock_instance/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clock_instance/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clock_instance/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_100mhz_clk_wiz_0
  To Clock:  clk_100mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        3.929ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.192ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.929ns  (required time - arrival time)
  Source:                 player_unit/player_pos_x_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sel__2/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.368ns  (logic 1.687ns (31.425%)  route 3.681ns (68.575%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.033ns = ( 7.967 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.399ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=79, routed)          1.620    -2.399    player_unit/CLK
    SLICE_X2Y26          FDCE                                         r  player_unit/player_pos_x_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDCE (Prop_fdce_C_Q)         0.518    -1.881 r  player_unit/player_pos_x_reg[7]/Q
                         net (fo=13, routed)          1.498    -0.383    player_unit/player_pos_x_reg[9]_0[7]
    SLICE_X4Y25          LUT4 (Prop_lut4_I0_O)        0.124    -0.259 r  player_unit/i__carry_i_5/O
                         net (fo=1, routed)           0.000    -0.259    player_unit/i__carry_i_5_n_0
    SLICE_X4Y25          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     0.142 r  player_unit/player_on4_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     0.142    player_unit/player_on4_inferred__0/i__carry_n_0
    SLICE_X4Y26          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     0.413 r  player_unit/player_on4_inferred__0/i__carry__0/CO[0]
                         net (fo=14, routed)          1.599     2.012    player_unit/player_on46_in
    SLICE_X8Y27          LUT5 (Prop_lut5_I4_O)        0.373     2.385 r  player_unit/sel__2_i_10/O
                         net (fo=1, routed)           0.585     2.970    player_col[2]
    RAMB36_X0Y5          RAMB36E1                                     r  sel__2/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=79, routed)          1.481     7.967    clk_100mhz
    RAMB36_X0Y5          RAMB36E1                                     r  sel__2/CLKARDCLK
                         clock pessimism             -0.425     7.542    
                         clock uncertainty           -0.077     7.465    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566     6.899    sel__2
  -------------------------------------------------------------------
                         required time                          6.899    
                         arrival time                          -2.970    
  -------------------------------------------------------------------
                         slack                                  3.929    

Slack (MET) :             4.007ns  (required time - arrival time)
  Source:                 player_unit/player_pos_x_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sel__2/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.292ns  (logic 1.560ns (29.476%)  route 3.732ns (70.524%))
  Logic Levels:           4  (CARRY4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.033ns = ( 7.967 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.401ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=79, routed)          1.618    -2.401    player_unit/CLK
    SLICE_X2Y25          FDPE                                         r  player_unit/player_pos_x_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y25          FDPE (Prop_fdpe_C_Q)         0.518    -1.883 f  player_unit/player_pos_x_reg[4]/Q
                         net (fo=12, routed)          1.340    -0.543    player_unit/player_pos_x_reg[9]_0[4]
    SLICE_X3Y26          LUT6 (Prop_lut6_I0_O)        0.124    -0.419 r  player_unit/player_on4_carry__0_i_5/O
                         net (fo=4, routed)           0.450     0.031    player_unit/player_on4_carry__0_i_5_n_0
    SLICE_X4Y27          LUT6 (Prop_lut6_I1_O)        0.124     0.155 r  player_unit/player_on4_carry__0_i_2/O
                         net (fo=1, routed)           0.471     0.625    player_unit/player_on4_carry__0_i_2_n_0
    SLICE_X5Y26          CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465     1.090 r  player_unit/player_on4_carry__0/CO[1]
                         net (fo=14, routed)          0.889     1.979    player_unit/player_on4
    SLICE_X8Y26          LUT5 (Prop_lut5_I3_O)        0.329     2.308 r  player_unit/sel__2_i_9/O
                         net (fo=1, routed)           0.584     2.892    player_col[3]
    RAMB36_X0Y5          RAMB36E1                                     r  sel__2/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=79, routed)          1.481     7.967    clk_100mhz
    RAMB36_X0Y5          RAMB36E1                                     r  sel__2/CLKARDCLK
                         clock pessimism             -0.425     7.542    
                         clock uncertainty           -0.077     7.465    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566     6.899    sel__2
  -------------------------------------------------------------------
                         required time                          6.899    
                         arrival time                          -2.892    
  -------------------------------------------------------------------
                         slack                                  4.007    

Slack (MET) :             4.014ns  (required time - arrival time)
  Source:                 player_unit/player_pos_x_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sel__2/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.285ns  (logic 1.560ns (29.518%)  route 3.725ns (70.482%))
  Logic Levels:           4  (CARRY4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.033ns = ( 7.967 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.401ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=79, routed)          1.618    -2.401    player_unit/CLK
    SLICE_X2Y25          FDPE                                         r  player_unit/player_pos_x_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y25          FDPE (Prop_fdpe_C_Q)         0.518    -1.883 f  player_unit/player_pos_x_reg[4]/Q
                         net (fo=12, routed)          1.340    -0.543    player_unit/player_pos_x_reg[9]_0[4]
    SLICE_X3Y26          LUT6 (Prop_lut6_I0_O)        0.124    -0.419 r  player_unit/player_on4_carry__0_i_5/O
                         net (fo=4, routed)           0.450     0.031    player_unit/player_on4_carry__0_i_5_n_0
    SLICE_X4Y27          LUT6 (Prop_lut6_I1_O)        0.124     0.155 r  player_unit/player_on4_carry__0_i_2/O
                         net (fo=1, routed)           0.471     0.625    player_unit/player_on4_carry__0_i_2_n_0
    SLICE_X5Y26          CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465     1.090 r  player_unit/player_on4_carry__0/CO[1]
                         net (fo=14, routed)          0.881     1.971    player_unit/player_on4
    SLICE_X8Y27          LUT5 (Prop_lut5_I3_O)        0.329     2.300 r  player_unit/sel__2_i_1/O
                         net (fo=1, routed)           0.584     2.884    player_row[5]
    RAMB36_X0Y5          RAMB36E1                                     r  sel__2/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=79, routed)          1.481     7.967    clk_100mhz
    RAMB36_X0Y5          RAMB36E1                                     r  sel__2/CLKARDCLK
                         clock pessimism             -0.425     7.542    
                         clock uncertainty           -0.077     7.465    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.566     6.899    sel__2
  -------------------------------------------------------------------
                         required time                          6.899    
                         arrival time                          -2.884    
  -------------------------------------------------------------------
                         slack                                  4.014    

Slack (MET) :             4.118ns  (required time - arrival time)
  Source:                 player_unit/player_pos_x_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sel__2/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.181ns  (logic 1.560ns (30.112%)  route 3.621ns (69.888%))
  Logic Levels:           4  (CARRY4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.033ns = ( 7.967 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.401ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=79, routed)          1.618    -2.401    player_unit/CLK
    SLICE_X2Y25          FDPE                                         r  player_unit/player_pos_x_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y25          FDPE (Prop_fdpe_C_Q)         0.518    -1.883 f  player_unit/player_pos_x_reg[4]/Q
                         net (fo=12, routed)          1.340    -0.543    player_unit/player_pos_x_reg[9]_0[4]
    SLICE_X3Y26          LUT6 (Prop_lut6_I0_O)        0.124    -0.419 r  player_unit/player_on4_carry__0_i_5/O
                         net (fo=4, routed)           0.450     0.031    player_unit/player_on4_carry__0_i_5_n_0
    SLICE_X4Y27          LUT6 (Prop_lut6_I1_O)        0.124     0.155 r  player_unit/player_on4_carry__0_i_2/O
                         net (fo=1, routed)           0.471     0.625    player_unit/player_on4_carry__0_i_2_n_0
    SLICE_X5Y26          CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465     1.090 r  player_unit/player_on4_carry__0/CO[1]
                         net (fo=14, routed)          0.710     1.801    player_unit/player_on4
    SLICE_X8Y25          LUT5 (Prop_lut5_I3_O)        0.329     2.130 r  player_unit/sel__2_i_2/O
                         net (fo=1, routed)           0.650     2.780    player_row[4]
    RAMB36_X0Y5          RAMB36E1                                     r  sel__2/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=79, routed)          1.481     7.967    clk_100mhz
    RAMB36_X0Y5          RAMB36E1                                     r  sel__2/CLKARDCLK
                         clock pessimism             -0.425     7.542    
                         clock uncertainty           -0.077     7.465    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566     6.899    sel__2
  -------------------------------------------------------------------
                         required time                          6.899    
                         arrival time                          -2.780    
  -------------------------------------------------------------------
                         slack                                  4.118    

Slack (MET) :             4.122ns  (required time - arrival time)
  Source:                 player_unit/player_pos_x_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sel__2/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.177ns  (logic 1.560ns (30.131%)  route 3.617ns (69.869%))
  Logic Levels:           4  (CARRY4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.033ns = ( 7.967 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.401ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=79, routed)          1.618    -2.401    player_unit/CLK
    SLICE_X2Y25          FDPE                                         r  player_unit/player_pos_x_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y25          FDPE (Prop_fdpe_C_Q)         0.518    -1.883 f  player_unit/player_pos_x_reg[4]/Q
                         net (fo=12, routed)          1.340    -0.543    player_unit/player_pos_x_reg[9]_0[4]
    SLICE_X3Y26          LUT6 (Prop_lut6_I0_O)        0.124    -0.419 r  player_unit/player_on4_carry__0_i_5/O
                         net (fo=4, routed)           0.450     0.031    player_unit/player_on4_carry__0_i_5_n_0
    SLICE_X4Y27          LUT6 (Prop_lut6_I1_O)        0.124     0.155 r  player_unit/player_on4_carry__0_i_2/O
                         net (fo=1, routed)           0.471     0.625    player_unit/player_on4_carry__0_i_2_n_0
    SLICE_X5Y26          CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465     1.090 r  player_unit/player_on4_carry__0/CO[1]
                         net (fo=14, routed)          0.591     1.681    player_unit/player_on4
    SLICE_X7Y25          LUT5 (Prop_lut5_I3_O)        0.329     2.010 r  player_unit/sel__2_i_4/O
                         net (fo=1, routed)           0.767     2.777    player_row[2]
    RAMB36_X0Y5          RAMB36E1                                     r  sel__2/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=79, routed)          1.481     7.967    clk_100mhz
    RAMB36_X0Y5          RAMB36E1                                     r  sel__2/CLKARDCLK
                         clock pessimism             -0.425     7.542    
                         clock uncertainty           -0.077     7.465    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566     6.899    sel__2
  -------------------------------------------------------------------
                         required time                          6.899    
                         arrival time                          -2.777    
  -------------------------------------------------------------------
                         slack                                  4.122    

Slack (MET) :             4.143ns  (required time - arrival time)
  Source:                 player_unit/player_pos_x_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sel__2/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.156ns  (logic 1.560ns (30.254%)  route 3.596ns (69.746%))
  Logic Levels:           4  (CARRY4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.033ns = ( 7.967 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.401ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=79, routed)          1.618    -2.401    player_unit/CLK
    SLICE_X2Y25          FDPE                                         r  player_unit/player_pos_x_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y25          FDPE (Prop_fdpe_C_Q)         0.518    -1.883 f  player_unit/player_pos_x_reg[4]/Q
                         net (fo=12, routed)          1.340    -0.543    player_unit/player_pos_x_reg[9]_0[4]
    SLICE_X3Y26          LUT6 (Prop_lut6_I0_O)        0.124    -0.419 r  player_unit/player_on4_carry__0_i_5/O
                         net (fo=4, routed)           0.450     0.031    player_unit/player_on4_carry__0_i_5_n_0
    SLICE_X4Y27          LUT6 (Prop_lut6_I1_O)        0.124     0.155 r  player_unit/player_on4_carry__0_i_2/O
                         net (fo=1, routed)           0.471     0.625    player_unit/player_on4_carry__0_i_2_n_0
    SLICE_X5Y26          CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465     1.090 r  player_unit/player_on4_carry__0/CO[1]
                         net (fo=14, routed)          0.735     1.826    player_unit/player_on4
    SLICE_X8Y26          LUT5 (Prop_lut5_I3_O)        0.329     2.155 r  player_unit/sel__2_i_6/O
                         net (fo=1, routed)           0.601     2.756    player_row[0]
    RAMB36_X0Y5          RAMB36E1                                     r  sel__2/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=79, routed)          1.481     7.967    clk_100mhz
    RAMB36_X0Y5          RAMB36E1                                     r  sel__2/CLKARDCLK
                         clock pessimism             -0.425     7.542    
                         clock uncertainty           -0.077     7.465    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566     6.899    sel__2
  -------------------------------------------------------------------
                         required time                          6.899    
                         arrival time                          -2.756    
  -------------------------------------------------------------------
                         slack                                  4.143    

Slack (MET) :             4.143ns  (required time - arrival time)
  Source:                 player_unit/player_pos_x_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sel__2/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.156ns  (logic 1.560ns (30.257%)  route 3.596ns (69.743%))
  Logic Levels:           4  (CARRY4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.033ns = ( 7.967 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.401ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=79, routed)          1.618    -2.401    player_unit/CLK
    SLICE_X2Y25          FDPE                                         r  player_unit/player_pos_x_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y25          FDPE (Prop_fdpe_C_Q)         0.518    -1.883 f  player_unit/player_pos_x_reg[4]/Q
                         net (fo=12, routed)          1.340    -0.543    player_unit/player_pos_x_reg[9]_0[4]
    SLICE_X3Y26          LUT6 (Prop_lut6_I0_O)        0.124    -0.419 r  player_unit/player_on4_carry__0_i_5/O
                         net (fo=4, routed)           0.450     0.031    player_unit/player_on4_carry__0_i_5_n_0
    SLICE_X4Y27          LUT6 (Prop_lut6_I1_O)        0.124     0.155 r  player_unit/player_on4_carry__0_i_2/O
                         net (fo=1, routed)           0.471     0.625    player_unit/player_on4_carry__0_i_2_n_0
    SLICE_X5Y26          CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465     1.090 r  player_unit/player_on4_carry__0/CO[1]
                         net (fo=14, routed)          0.737     1.828    player_unit/player_on4
    SLICE_X8Y25          LUT5 (Prop_lut5_I3_O)        0.329     2.157 r  player_unit/sel__2_i_11/O
                         net (fo=1, routed)           0.599     2.755    player_col[1]
    RAMB36_X0Y5          RAMB36E1                                     r  sel__2/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=79, routed)          1.481     7.967    clk_100mhz
    RAMB36_X0Y5          RAMB36E1                                     r  sel__2/CLKARDCLK
                         clock pessimism             -0.425     7.542    
                         clock uncertainty           -0.077     7.465    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566     6.899    sel__2
  -------------------------------------------------------------------
                         required time                          6.899    
                         arrival time                          -2.755    
  -------------------------------------------------------------------
                         slack                                  4.143    

Slack (MET) :             4.145ns  (required time - arrival time)
  Source:                 player_unit/player_pos_x_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sel__2/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.154ns  (logic 1.560ns (30.270%)  route 3.594ns (69.730%))
  Logic Levels:           4  (CARRY4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.033ns = ( 7.967 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.401ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=79, routed)          1.618    -2.401    player_unit/CLK
    SLICE_X2Y25          FDPE                                         r  player_unit/player_pos_x_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y25          FDPE (Prop_fdpe_C_Q)         0.518    -1.883 f  player_unit/player_pos_x_reg[4]/Q
                         net (fo=12, routed)          1.340    -0.543    player_unit/player_pos_x_reg[9]_0[4]
    SLICE_X3Y26          LUT6 (Prop_lut6_I0_O)        0.124    -0.419 r  player_unit/player_on4_carry__0_i_5/O
                         net (fo=4, routed)           0.450     0.031    player_unit/player_on4_carry__0_i_5_n_0
    SLICE_X4Y27          LUT6 (Prop_lut6_I1_O)        0.124     0.155 r  player_unit/player_on4_carry__0_i_2/O
                         net (fo=1, routed)           0.471     0.625    player_unit/player_on4_carry__0_i_2_n_0
    SLICE_X5Y26          CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465     1.090 r  player_unit/player_on4_carry__0/CO[1]
                         net (fo=14, routed)          0.734     1.825    player_unit/player_on4
    SLICE_X8Y25          LUT5 (Prop_lut5_I3_O)        0.329     2.154 r  player_unit/sel__2_i_12/O
                         net (fo=1, routed)           0.600     2.753    player_col[0]
    RAMB36_X0Y5          RAMB36E1                                     r  sel__2/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=79, routed)          1.481     7.967    clk_100mhz
    RAMB36_X0Y5          RAMB36E1                                     r  sel__2/CLKARDCLK
                         clock pessimism             -0.425     7.542    
                         clock uncertainty           -0.077     7.465    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566     6.899    sel__2
  -------------------------------------------------------------------
                         required time                          6.899    
                         arrival time                          -2.753    
  -------------------------------------------------------------------
                         slack                                  4.145    

Slack (MET) :             4.153ns  (required time - arrival time)
  Source:                 sel__2/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.786ns  (logic 3.022ns (52.225%)  route 2.764ns (47.775%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.008ns = ( 7.992 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.421ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=79, routed)          1.598    -2.421    clk_100mhz
    RAMB36_X0Y5          RAMB36E1                                     r  sel__2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     0.033 r  sel__2/DOADO[0]
                         net (fo=2, routed)           1.406     1.439    player_color_data[2]
    SLICE_X6Y27          LUT6 (Prop_lut6_I2_O)        0.124     1.563 r  rgb_reg[11]_i_8/O
                         net (fo=2, routed)           0.495     2.058    player_unit/rgb_reg_reg[5]_1
    SLICE_X6Y27          LUT5 (Prop_lut5_I4_O)        0.116     2.174 f  player_unit/rgb_reg[11]_i_4/O
                         net (fo=9, routed)           0.863     3.037    player_unit/v_pos_reg[8]
    SLICE_X5Y28          LUT6 (Prop_lut6_I2_O)        0.328     3.365 r  player_unit/rgb_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     3.365    rgb_next[5]
    SLICE_X5Y28          FDCE                                         r  rgb_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=79, routed)          1.505     7.992    clk_100mhz
    SLICE_X5Y28          FDCE                                         r  rgb_reg_reg[5]/C
                         clock pessimism             -0.425     7.566    
                         clock uncertainty           -0.077     7.489    
    SLICE_X5Y28          FDCE (Setup_fdce_C_D)        0.029     7.518    rgb_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          7.518    
                         arrival time                          -3.365    
  -------------------------------------------------------------------
                         slack                                  4.153    

Slack (MET) :             4.164ns  (required time - arrival time)
  Source:                 player_unit/player_pos_x_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sel__2/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.136ns  (logic 1.560ns (30.377%)  route 3.576ns (69.623%))
  Logic Levels:           4  (CARRY4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.033ns = ( 7.967 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.401ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=79, routed)          1.618    -2.401    player_unit/CLK
    SLICE_X2Y25          FDPE                                         r  player_unit/player_pos_x_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y25          FDPE (Prop_fdpe_C_Q)         0.518    -1.883 f  player_unit/player_pos_x_reg[4]/Q
                         net (fo=12, routed)          1.340    -0.543    player_unit/player_pos_x_reg[9]_0[4]
    SLICE_X3Y26          LUT6 (Prop_lut6_I0_O)        0.124    -0.419 r  player_unit/player_on4_carry__0_i_5/O
                         net (fo=4, routed)           0.450     0.031    player_unit/player_on4_carry__0_i_5_n_0
    SLICE_X4Y27          LUT6 (Prop_lut6_I1_O)        0.124     0.155 r  player_unit/player_on4_carry__0_i_2/O
                         net (fo=1, routed)           0.471     0.625    player_unit/player_on4_carry__0_i_2_n_0
    SLICE_X5Y26          CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465     1.090 r  player_unit/player_on4_carry__0/CO[1]
                         net (fo=14, routed)          0.588     1.678    player_unit/player_on4
    SLICE_X8Y26          LUT5 (Prop_lut5_I3_O)        0.329     2.007 r  player_unit/sel__2_i_3/O
                         net (fo=1, routed)           0.728     2.735    player_row[3]
    RAMB36_X0Y5          RAMB36E1                                     r  sel__2/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=79, routed)          1.481     7.967    clk_100mhz
    RAMB36_X0Y5          RAMB36E1                                     r  sel__2/CLKARDCLK
                         clock pessimism             -0.425     7.542    
                         clock uncertainty           -0.077     7.465    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566     6.899    sel__2
  -------------------------------------------------------------------
                         required time                          6.899    
                         arrival time                          -2.735    
  -------------------------------------------------------------------
                         slack                                  4.164    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 menu_unit/b2/sync_buffer_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            menu_unit/b2/sync_buffer_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.141ns (47.854%)  route 0.154ns (52.146%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.319ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=79, routed)          0.583    -0.546    menu_unit/b2/clk_100mhz
    SLICE_X0Y23          FDRE                                         r  menu_unit/b2/sync_buffer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y23          FDRE (Prop_fdre_C_Q)         0.141    -0.405 r  menu_unit/b2/sync_buffer_reg[1]/Q
                         net (fo=1, routed)           0.154    -0.252    menu_unit/b2/sync_buffer_reg_n_0_[1]
    SLICE_X0Y25          FDRE                                         r  menu_unit/b2/sync_buffer_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=79, routed)          0.850    -0.319    menu_unit/b2/clk_100mhz
    SLICE_X0Y25          FDRE                                         r  menu_unit/b2/sync_buffer_reg[2]/C
                         clock pessimism             -0.195    -0.513    
    SLICE_X0Y25          FDRE (Hold_fdre_C_D)         0.070    -0.443    menu_unit/b2/sync_buffer_reg[2]
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 menu_unit/debounce_up/out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            menu_unit/debounce_up/rise_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.207ns (54.301%)  route 0.174ns (45.699%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.315ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=79, routed)          0.585    -0.544    menu_unit/debounce_up/clk_100mhz
    SLICE_X2Y28          FDRE                                         r  menu_unit/debounce_up/out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y28          FDRE (Prop_fdre_C_Q)         0.164    -0.380 f  menu_unit/debounce_up/out_reg/Q
                         net (fo=3, routed)           0.174    -0.206    menu_unit/debounce_up/out_reg_0
    SLICE_X2Y28          LUT3 (Prop_lut3_I2_O)        0.043    -0.163 r  menu_unit/debounce_up/rise_i_1__0/O
                         net (fo=1, routed)           0.000    -0.163    menu_unit/debounce_up/rise_i_1__0_n_0
    SLICE_X2Y28          FDRE                                         r  menu_unit/debounce_up/rise_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=79, routed)          0.854    -0.315    menu_unit/debounce_up/clk_100mhz
    SLICE_X2Y28          FDRE                                         r  menu_unit/debounce_up/rise_reg/C
                         clock pessimism             -0.230    -0.544    
    SLICE_X2Y28          FDRE (Hold_fdre_C_D)         0.131    -0.413    menu_unit/debounce_up/rise_reg
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                          -0.163    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 menu_unit/debounce_up/out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            menu_unit/debounce_up/out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.540%)  route 0.174ns (45.460%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.315ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=79, routed)          0.585    -0.544    menu_unit/debounce_up/clk_100mhz
    SLICE_X2Y28          FDRE                                         r  menu_unit/debounce_up/out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y28          FDRE (Prop_fdre_C_Q)         0.164    -0.380 r  menu_unit/debounce_up/out_reg/Q
                         net (fo=3, routed)           0.174    -0.206    menu_unit/debounce_up/out_reg_0
    SLICE_X2Y28          LUT3 (Prop_lut3_I2_O)        0.045    -0.161 r  menu_unit/debounce_up/out_i_1__0/O
                         net (fo=1, routed)           0.000    -0.161    menu_unit/debounce_up/out_i_1__0_n_0
    SLICE_X2Y28          FDRE                                         r  menu_unit/debounce_up/out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=79, routed)          0.854    -0.315    menu_unit/debounce_up/clk_100mhz
    SLICE_X2Y28          FDRE                                         r  menu_unit/debounce_up/out_reg/C
                         clock pessimism             -0.230    -0.544    
    SLICE_X2Y28          FDRE (Hold_fdre_C_D)         0.120    -0.424    menu_unit/debounce_up/out_reg
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                          -0.161    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 menu_unit/debounce_up/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            menu_unit/debounce_up/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.316ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=79, routed)          0.585    -0.544    menu_unit/debounce_up/clk_100mhz
    SLICE_X1Y27          FDRE                                         r  menu_unit/debounce_up/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y27          FDRE (Prop_fdre_C_Q)         0.141    -0.403 r  menu_unit/debounce_up/counter_reg[8]/Q
                         net (fo=2, routed)           0.119    -0.284    menu_unit/debounce_up/counter_reg_n_0_[8]
    SLICE_X1Y27          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.176 r  menu_unit/debounce_up/counter0_inferred__0/i__carry__0/O[3]
                         net (fo=1, routed)           0.000    -0.176    menu_unit/debounce_up/counter0_inferred__0/i__carry__0_n_4
    SLICE_X1Y27          FDRE                                         r  menu_unit/debounce_up/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=79, routed)          0.853    -0.316    menu_unit/debounce_up/clk_100mhz
    SLICE_X1Y27          FDRE                                         r  menu_unit/debounce_up/counter_reg[8]/C
                         clock pessimism             -0.229    -0.544    
    SLICE_X1Y27          FDRE (Hold_fdre_C_D)         0.105    -0.439    menu_unit/debounce_up/counter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.439    
                         arrival time                          -0.176    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 menu_unit/debounce_open_menu/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            menu_unit/debounce_open_menu/counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.310ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=79, routed)          0.590    -0.539    menu_unit/debounce_open_menu/clk_100mhz
    SLICE_X3Y33          FDRE                                         r  menu_unit/debounce_open_menu/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDRE (Prop_fdre_C_Q)         0.141    -0.398 r  menu_unit/debounce_open_menu/counter_reg[16]/Q
                         net (fo=2, routed)           0.119    -0.279    menu_unit/debounce_open_menu/counter[16]
    SLICE_X3Y33          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.171 r  menu_unit/debounce_open_menu/counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.171    menu_unit/debounce_open_menu/counter_reg[16]_i_1_n_4
    SLICE_X3Y33          FDRE                                         r  menu_unit/debounce_open_menu/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=79, routed)          0.859    -0.310    menu_unit/debounce_open_menu/clk_100mhz
    SLICE_X3Y33          FDRE                                         r  menu_unit/debounce_open_menu/counter_reg[16]/C
                         clock pessimism             -0.230    -0.539    
    SLICE_X3Y33          FDRE (Hold_fdre_C_D)         0.105    -0.434    menu_unit/debounce_open_menu/counter_reg[16]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.171    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 menu_unit/debounce_open_menu/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            menu_unit/debounce_open_menu/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.312ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=79, routed)          0.588    -0.541    menu_unit/debounce_open_menu/clk_100mhz
    SLICE_X3Y31          FDRE                                         r  menu_unit/debounce_open_menu/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDRE (Prop_fdre_C_Q)         0.141    -0.400 r  menu_unit/debounce_open_menu/counter_reg[8]/Q
                         net (fo=2, routed)           0.119    -0.281    menu_unit/debounce_open_menu/counter[8]
    SLICE_X3Y31          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.173 r  menu_unit/debounce_open_menu/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.173    menu_unit/debounce_open_menu/counter_reg[8]_i_1_n_4
    SLICE_X3Y31          FDRE                                         r  menu_unit/debounce_open_menu/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=79, routed)          0.857    -0.312    menu_unit/debounce_open_menu/clk_100mhz
    SLICE_X3Y31          FDRE                                         r  menu_unit/debounce_open_menu/counter_reg[8]/C
                         clock pessimism             -0.230    -0.541    
    SLICE_X3Y31          FDRE (Hold_fdre_C_D)         0.105    -0.436    menu_unit/debounce_open_menu/counter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 menu_unit/debounce_open_menu/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            menu_unit/debounce_open_menu/counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.311ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=79, routed)          0.589    -0.540    menu_unit/debounce_open_menu/clk_100mhz
    SLICE_X3Y32          FDRE                                         r  menu_unit/debounce_open_menu/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y32          FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  menu_unit/debounce_open_menu/counter_reg[12]/Q
                         net (fo=2, routed)           0.120    -0.279    menu_unit/debounce_open_menu/counter[12]
    SLICE_X3Y32          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.171 r  menu_unit/debounce_open_menu/counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.171    menu_unit/debounce_open_menu/counter_reg[12]_i_1_n_4
    SLICE_X3Y32          FDRE                                         r  menu_unit/debounce_open_menu/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=79, routed)          0.858    -0.311    menu_unit/debounce_open_menu/clk_100mhz
    SLICE_X3Y32          FDRE                                         r  menu_unit/debounce_open_menu/counter_reg[12]/C
                         clock pessimism             -0.230    -0.540    
    SLICE_X3Y32          FDRE (Hold_fdre_C_D)         0.105    -0.435    menu_unit/debounce_open_menu/counter_reg[12]
  -------------------------------------------------------------------
                         required time                          0.435    
                         arrival time                          -0.171    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 menu_unit/debounce_open_menu/counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            menu_unit/debounce_open_menu/counter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.309ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=79, routed)          0.591    -0.538    menu_unit/debounce_open_menu/clk_100mhz
    SLICE_X3Y34          FDRE                                         r  menu_unit/debounce_open_menu/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y34          FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  menu_unit/debounce_open_menu/counter_reg[20]/Q
                         net (fo=2, routed)           0.120    -0.277    menu_unit/debounce_open_menu/counter[20]
    SLICE_X3Y34          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.169 r  menu_unit/debounce_open_menu/counter_reg[20]_i_3/O[3]
                         net (fo=1, routed)           0.000    -0.169    menu_unit/debounce_open_menu/counter_reg[20]_i_3_n_4
    SLICE_X3Y34          FDRE                                         r  menu_unit/debounce_open_menu/counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=79, routed)          0.860    -0.309    menu_unit/debounce_open_menu/clk_100mhz
    SLICE_X3Y34          FDRE                                         r  menu_unit/debounce_open_menu/counter_reg[20]/C
                         clock pessimism             -0.230    -0.538    
    SLICE_X3Y34          FDRE (Hold_fdre_C_D)         0.105    -0.433    menu_unit/debounce_open_menu/counter_reg[20]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.169    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 menu_unit/debounce_open_menu/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            menu_unit/debounce_open_menu/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.313ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=79, routed)          0.587    -0.542    menu_unit/debounce_open_menu/clk_100mhz
    SLICE_X3Y30          FDRE                                         r  menu_unit/debounce_open_menu/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y30          FDRE (Prop_fdre_C_Q)         0.141    -0.401 r  menu_unit/debounce_open_menu/counter_reg[4]/Q
                         net (fo=2, routed)           0.120    -0.281    menu_unit/debounce_open_menu/counter[4]
    SLICE_X3Y30          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.173 r  menu_unit/debounce_open_menu/counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.173    menu_unit/debounce_open_menu/counter_reg[4]_i_1_n_4
    SLICE_X3Y30          FDRE                                         r  menu_unit/debounce_open_menu/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=79, routed)          0.856    -0.313    menu_unit/debounce_open_menu/clk_100mhz
    SLICE_X3Y30          FDRE                                         r  menu_unit/debounce_open_menu/counter_reg[4]/C
                         clock pessimism             -0.230    -0.542    
    SLICE_X3Y30          FDRE (Hold_fdre_C_D)         0.105    -0.437    menu_unit/debounce_open_menu/counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 menu_unit/debounce_up/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            menu_unit/debounce_up/counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.314ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=79, routed)          0.586    -0.543    menu_unit/debounce_up/clk_100mhz
    SLICE_X1Y29          FDRE                                         r  menu_unit/debounce_up/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y29          FDRE (Prop_fdre_C_Q)         0.141    -0.402 r  menu_unit/debounce_up/counter_reg[16]/Q
                         net (fo=2, routed)           0.120    -0.282    menu_unit/debounce_up/counter_reg_n_0_[16]
    SLICE_X1Y29          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.174 r  menu_unit/debounce_up/counter0_inferred__0/i__carry__2/O[3]
                         net (fo=1, routed)           0.000    -0.174    menu_unit/debounce_up/counter0_inferred__0/i__carry__2_n_4
    SLICE_X1Y29          FDRE                                         r  menu_unit/debounce_up/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=79, routed)          0.855    -0.314    menu_unit/debounce_up/clk_100mhz
    SLICE_X1Y29          FDRE                                         r  menu_unit/debounce_up/counter_reg[16]/C
                         clock pessimism             -0.230    -0.543    
    SLICE_X1Y29          FDRE (Hold_fdre_C_D)         0.105    -0.438    menu_unit/debounce_up/counter_reg[16]
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100mhz_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock_instance/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y8     sel__1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y6     sel__0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y5     sel__2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y7     sel/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0   clock_instance/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  clock_instance/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y23     menu_unit/b1/sync_buffer_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X3Y27     menu_unit/debounce_up/counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X1Y28     menu_unit/debounce_up/counter_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X1Y28     menu_unit/debounce_up/counter_reg[11]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y0  clock_instance/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y29     menu_unit/debounce_up/counter_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y29     menu_unit/debounce_up/counter_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y29     menu_unit/debounce_up/counter_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y29     menu_unit/debounce_up/counter_reg[16]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y30     menu_unit/debounce_up/counter_reg[17]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y30     menu_unit/debounce_up/counter_reg[18]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y30     menu_unit/debounce_up/counter_reg[19]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y30     menu_unit/debounce_up/counter_reg[20]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y30     menu_unit/debounce_open_menu/counter_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X3Y29     menu_unit/paused_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y28     menu_unit/debounce_up/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y28     menu_unit/debounce_up/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y28     menu_unit/debounce_up/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y28     menu_unit/debounce_up/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y28     menu_unit/debounce_up/counter_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y28     menu_unit/debounce_up/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y28     menu_unit/b1/sync_buffer_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y28     menu_unit/b1/sync_buffer_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y21     menu_unit/b2/sync_buffer_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y21     menu_unit/b2/sync_buffer_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_25mhz_clk_wiz_0
  To Clock:  clk_25mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       35.550ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.234ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.550ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/h_pos_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25mhz_clk_wiz_0 rise@40.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.126ns  (logic 0.854ns (20.698%)  route 3.272ns (79.302%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.008ns = ( 37.992 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.463ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.556    -2.463    vga_timing_unit/CLK
    SLICE_X9Y29          FDCE                                         r  vga_timing_unit/h_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y29          FDCE (Prop_fdce_C_Q)         0.456    -2.007 f  vga_timing_unit/h_pos_reg[3]/Q
                         net (fo=18, routed)          1.175    -0.831    vga_timing_unit/h_pos_reg[9]_1[3]
    SLICE_X6Y29          LUT5 (Prop_lut5_I0_O)        0.124    -0.707 f  vga_timing_unit/h_pos[5]_i_2/O
                         net (fo=2, routed)           1.026     0.318    vga_timing_unit/h_pos[5]_i_2_n_0
    SLICE_X7Y27          LUT6 (Prop_lut6_I4_O)        0.124     0.442 f  vga_timing_unit/v_pos[9]_i_1/O
                         net (fo=11, routed)          0.596     1.039    vga_timing_unit/v_pos[9]_i_1_n_0
    SLICE_X7Y28          LUT5 (Prop_lut5_I4_O)        0.150     1.189 r  vga_timing_unit/h_pos[8]_i_1/O
                         net (fo=1, routed)           0.475     1.663    vga_timing_unit/h_pos[8]
    SLICE_X7Y28          FDCE                                         r  vga_timing_unit/h_pos_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.505    37.992    vga_timing_unit/CLK
    SLICE_X7Y28          FDCE                                         r  vga_timing_unit/h_pos_reg[8]/C
                         clock pessimism             -0.425    37.566    
                         clock uncertainty           -0.098    37.468    
    SLICE_X7Y28          FDCE (Setup_fdce_C_D)       -0.255    37.213    vga_timing_unit/h_pos_reg[8]
  -------------------------------------------------------------------
                         required time                         37.213    
                         arrival time                          -1.663    
  -------------------------------------------------------------------
                         slack                                 35.550    

Slack (MET) :             35.834ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/h_pos_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25mhz_clk_wiz_0 rise@40.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.993ns  (logic 0.994ns (24.892%)  route 2.999ns (75.108%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.008ns = ( 37.992 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.404ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.615    -2.404    vga_timing_unit/CLK
    SLICE_X6Y24          FDCE                                         r  vga_timing_unit/h_pos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y24          FDCE (Prop_fdce_C_Q)         0.518    -1.886 r  vga_timing_unit/h_pos_reg[1]/Q
                         net (fo=22, routed)          1.040    -0.846    vga_timing_unit/h_pos_reg[9]_1[1]
    SLICE_X7Y29          LUT4 (Prop_lut4_I2_O)        0.150    -0.696 r  vga_timing_unit/h_pos[9]_i_3/O
                         net (fo=5, routed)           0.995     0.299    vga_timing_unit/h_pos[9]_i_3_n_0
    SLICE_X6Y28          LUT5 (Prop_lut5_I4_O)        0.326     0.625 r  vga_timing_unit/h_pos[7]_i_1/O
                         net (fo=1, routed)           0.964     1.590    vga_timing_unit/h_pos[7]
    SLICE_X6Y28          FDCE                                         r  vga_timing_unit/h_pos_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.505    37.992    vga_timing_unit/CLK
    SLICE_X6Y28          FDCE                                         r  vga_timing_unit/h_pos_reg[7]/C
                         clock pessimism             -0.425    37.566    
                         clock uncertainty           -0.098    37.468    
    SLICE_X6Y28          FDCE (Setup_fdce_C_D)       -0.045    37.423    vga_timing_unit/h_pos_reg[7]
  -------------------------------------------------------------------
                         required time                         37.423    
                         arrival time                          -1.590    
  -------------------------------------------------------------------
                         slack                                 35.834    

Slack (MET) :             36.033ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/v_pos_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25mhz_clk_wiz_0 rise@40.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.661ns  (logic 0.704ns (19.231%)  route 2.957ns (80.769%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.076ns = ( 37.924 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.463ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.556    -2.463    vga_timing_unit/CLK
    SLICE_X9Y29          FDCE                                         r  vga_timing_unit/h_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y29          FDCE (Prop_fdce_C_Q)         0.456    -2.007 r  vga_timing_unit/h_pos_reg[3]/Q
                         net (fo=18, routed)          1.175    -0.831    vga_timing_unit/h_pos_reg[9]_1[3]
    SLICE_X6Y29          LUT5 (Prop_lut5_I0_O)        0.124    -0.707 r  vga_timing_unit/h_pos[5]_i_2/O
                         net (fo=2, routed)           1.026     0.318    vga_timing_unit/h_pos[5]_i_2_n_0
    SLICE_X7Y27          LUT6 (Prop_lut6_I4_O)        0.124     0.442 r  vga_timing_unit/v_pos[9]_i_1/O
                         net (fo=11, routed)          0.756     1.198    vga_timing_unit/v_pos[9]_i_1_n_0
    SLICE_X10Y27         FDCE                                         r  vga_timing_unit/v_pos_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.437    37.924    vga_timing_unit/CLK
    SLICE_X10Y27         FDCE                                         r  vga_timing_unit/v_pos_reg[4]/C
                         clock pessimism             -0.425    37.498    
                         clock uncertainty           -0.098    37.400    
    SLICE_X10Y27         FDCE (Setup_fdce_C_CE)      -0.169    37.231    vga_timing_unit/v_pos_reg[4]
  -------------------------------------------------------------------
                         required time                         37.231    
                         arrival time                          -1.198    
  -------------------------------------------------------------------
                         slack                                 36.033    

Slack (MET) :             36.033ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/v_pos_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25mhz_clk_wiz_0 rise@40.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.661ns  (logic 0.704ns (19.231%)  route 2.957ns (80.769%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.076ns = ( 37.924 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.463ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.556    -2.463    vga_timing_unit/CLK
    SLICE_X9Y29          FDCE                                         r  vga_timing_unit/h_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y29          FDCE (Prop_fdce_C_Q)         0.456    -2.007 r  vga_timing_unit/h_pos_reg[3]/Q
                         net (fo=18, routed)          1.175    -0.831    vga_timing_unit/h_pos_reg[9]_1[3]
    SLICE_X6Y29          LUT5 (Prop_lut5_I0_O)        0.124    -0.707 r  vga_timing_unit/h_pos[5]_i_2/O
                         net (fo=2, routed)           1.026     0.318    vga_timing_unit/h_pos[5]_i_2_n_0
    SLICE_X7Y27          LUT6 (Prop_lut6_I4_O)        0.124     0.442 r  vga_timing_unit/v_pos[9]_i_1/O
                         net (fo=11, routed)          0.756     1.198    vga_timing_unit/v_pos[9]_i_1_n_0
    SLICE_X10Y27         FDCE                                         r  vga_timing_unit/v_pos_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.437    37.924    vga_timing_unit/CLK
    SLICE_X10Y27         FDCE                                         r  vga_timing_unit/v_pos_reg[5]/C
                         clock pessimism             -0.425    37.498    
                         clock uncertainty           -0.098    37.400    
    SLICE_X10Y27         FDCE (Setup_fdce_C_CE)      -0.169    37.231    vga_timing_unit/v_pos_reg[5]
  -------------------------------------------------------------------
                         required time                         37.231    
                         arrival time                          -1.198    
  -------------------------------------------------------------------
                         slack                                 36.033    

Slack (MET) :             36.033ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/v_pos_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25mhz_clk_wiz_0 rise@40.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.661ns  (logic 0.704ns (19.231%)  route 2.957ns (80.769%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.076ns = ( 37.924 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.463ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.556    -2.463    vga_timing_unit/CLK
    SLICE_X9Y29          FDCE                                         r  vga_timing_unit/h_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y29          FDCE (Prop_fdce_C_Q)         0.456    -2.007 r  vga_timing_unit/h_pos_reg[3]/Q
                         net (fo=18, routed)          1.175    -0.831    vga_timing_unit/h_pos_reg[9]_1[3]
    SLICE_X6Y29          LUT5 (Prop_lut5_I0_O)        0.124    -0.707 r  vga_timing_unit/h_pos[5]_i_2/O
                         net (fo=2, routed)           1.026     0.318    vga_timing_unit/h_pos[5]_i_2_n_0
    SLICE_X7Y27          LUT6 (Prop_lut6_I4_O)        0.124     0.442 r  vga_timing_unit/v_pos[9]_i_1/O
                         net (fo=11, routed)          0.756     1.198    vga_timing_unit/v_pos[9]_i_1_n_0
    SLICE_X10Y27         FDCE                                         r  vga_timing_unit/v_pos_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.437    37.924    vga_timing_unit/CLK
    SLICE_X10Y27         FDCE                                         r  vga_timing_unit/v_pos_reg[9]/C
                         clock pessimism             -0.425    37.498    
                         clock uncertainty           -0.098    37.400    
    SLICE_X10Y27         FDCE (Setup_fdce_C_CE)      -0.169    37.231    vga_timing_unit/v_pos_reg[9]
  -------------------------------------------------------------------
                         required time                         37.231    
                         arrival time                          -1.198    
  -------------------------------------------------------------------
                         slack                                 36.033    

Slack (MET) :             36.123ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/v_pos_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25mhz_clk_wiz_0 rise@40.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.548ns  (logic 0.704ns (19.841%)  route 2.844ns (80.159%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.077ns = ( 37.923 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.463ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.556    -2.463    vga_timing_unit/CLK
    SLICE_X9Y29          FDCE                                         r  vga_timing_unit/h_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y29          FDCE (Prop_fdce_C_Q)         0.456    -2.007 r  vga_timing_unit/h_pos_reg[3]/Q
                         net (fo=18, routed)          1.175    -0.831    vga_timing_unit/h_pos_reg[9]_1[3]
    SLICE_X6Y29          LUT5 (Prop_lut5_I0_O)        0.124    -0.707 r  vga_timing_unit/h_pos[5]_i_2/O
                         net (fo=2, routed)           1.026     0.318    vga_timing_unit/h_pos[5]_i_2_n_0
    SLICE_X7Y27          LUT6 (Prop_lut6_I4_O)        0.124     0.442 r  vga_timing_unit/v_pos[9]_i_1/O
                         net (fo=11, routed)          0.643     1.086    vga_timing_unit/v_pos[9]_i_1_n_0
    SLICE_X9Y27          FDCE                                         r  vga_timing_unit/v_pos_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.436    37.923    vga_timing_unit/CLK
    SLICE_X9Y27          FDCE                                         r  vga_timing_unit/v_pos_reg[0]/C
                         clock pessimism             -0.411    37.511    
                         clock uncertainty           -0.098    37.413    
    SLICE_X9Y27          FDCE (Setup_fdce_C_CE)      -0.205    37.208    vga_timing_unit/v_pos_reg[0]
  -------------------------------------------------------------------
                         required time                         37.208    
                         arrival time                          -1.086    
  -------------------------------------------------------------------
                         slack                                 36.123    

Slack (MET) :             36.123ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/v_pos_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25mhz_clk_wiz_0 rise@40.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.548ns  (logic 0.704ns (19.841%)  route 2.844ns (80.159%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.077ns = ( 37.923 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.463ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.556    -2.463    vga_timing_unit/CLK
    SLICE_X9Y29          FDCE                                         r  vga_timing_unit/h_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y29          FDCE (Prop_fdce_C_Q)         0.456    -2.007 r  vga_timing_unit/h_pos_reg[3]/Q
                         net (fo=18, routed)          1.175    -0.831    vga_timing_unit/h_pos_reg[9]_1[3]
    SLICE_X6Y29          LUT5 (Prop_lut5_I0_O)        0.124    -0.707 r  vga_timing_unit/h_pos[5]_i_2/O
                         net (fo=2, routed)           1.026     0.318    vga_timing_unit/h_pos[5]_i_2_n_0
    SLICE_X7Y27          LUT6 (Prop_lut6_I4_O)        0.124     0.442 r  vga_timing_unit/v_pos[9]_i_1/O
                         net (fo=11, routed)          0.643     1.086    vga_timing_unit/v_pos[9]_i_1_n_0
    SLICE_X9Y27          FDCE                                         r  vga_timing_unit/v_pos_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.436    37.923    vga_timing_unit/CLK
    SLICE_X9Y27          FDCE                                         r  vga_timing_unit/v_pos_reg[2]/C
                         clock pessimism             -0.411    37.511    
                         clock uncertainty           -0.098    37.413    
    SLICE_X9Y27          FDCE (Setup_fdce_C_CE)      -0.205    37.208    vga_timing_unit/v_pos_reg[2]
  -------------------------------------------------------------------
                         required time                         37.208    
                         arrival time                          -1.086    
  -------------------------------------------------------------------
                         slack                                 36.123    

Slack (MET) :             36.123ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/v_pos_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25mhz_clk_wiz_0 rise@40.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.548ns  (logic 0.704ns (19.841%)  route 2.844ns (80.159%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.077ns = ( 37.923 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.463ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.556    -2.463    vga_timing_unit/CLK
    SLICE_X9Y29          FDCE                                         r  vga_timing_unit/h_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y29          FDCE (Prop_fdce_C_Q)         0.456    -2.007 r  vga_timing_unit/h_pos_reg[3]/Q
                         net (fo=18, routed)          1.175    -0.831    vga_timing_unit/h_pos_reg[9]_1[3]
    SLICE_X6Y29          LUT5 (Prop_lut5_I0_O)        0.124    -0.707 r  vga_timing_unit/h_pos[5]_i_2/O
                         net (fo=2, routed)           1.026     0.318    vga_timing_unit/h_pos[5]_i_2_n_0
    SLICE_X7Y27          LUT6 (Prop_lut6_I4_O)        0.124     0.442 r  vga_timing_unit/v_pos[9]_i_1/O
                         net (fo=11, routed)          0.643     1.086    vga_timing_unit/v_pos[9]_i_1_n_0
    SLICE_X9Y27          FDCE                                         r  vga_timing_unit/v_pos_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.436    37.923    vga_timing_unit/CLK
    SLICE_X9Y27          FDCE                                         r  vga_timing_unit/v_pos_reg[3]/C
                         clock pessimism             -0.411    37.511    
                         clock uncertainty           -0.098    37.413    
    SLICE_X9Y27          FDCE (Setup_fdce_C_CE)      -0.205    37.208    vga_timing_unit/v_pos_reg[3]
  -------------------------------------------------------------------
                         required time                         37.208    
                         arrival time                          -1.086    
  -------------------------------------------------------------------
                         slack                                 36.123    

Slack (MET) :             36.187ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/v_pos_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25mhz_clk_wiz_0 rise@40.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.508ns  (logic 0.704ns (20.067%)  route 2.804ns (79.933%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.074ns = ( 37.926 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.463ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.556    -2.463    vga_timing_unit/CLK
    SLICE_X9Y29          FDCE                                         r  vga_timing_unit/h_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y29          FDCE (Prop_fdce_C_Q)         0.456    -2.007 r  vga_timing_unit/h_pos_reg[3]/Q
                         net (fo=18, routed)          1.175    -0.831    vga_timing_unit/h_pos_reg[9]_1[3]
    SLICE_X6Y29          LUT5 (Prop_lut5_I0_O)        0.124    -0.707 r  vga_timing_unit/h_pos[5]_i_2/O
                         net (fo=2, routed)           1.026     0.318    vga_timing_unit/h_pos[5]_i_2_n_0
    SLICE_X7Y27          LUT6 (Prop_lut6_I4_O)        0.124     0.442 r  vga_timing_unit/v_pos[9]_i_1/O
                         net (fo=11, routed)          0.603     1.046    vga_timing_unit/v_pos[9]_i_1_n_0
    SLICE_X10Y28         FDCE                                         r  vga_timing_unit/v_pos_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.439    37.926    vga_timing_unit/CLK
    SLICE_X10Y28         FDCE                                         r  vga_timing_unit/v_pos_reg[6]/C
                         clock pessimism             -0.425    37.500    
                         clock uncertainty           -0.098    37.402    
    SLICE_X10Y28         FDCE (Setup_fdce_C_CE)      -0.169    37.233    vga_timing_unit/v_pos_reg[6]
  -------------------------------------------------------------------
                         required time                         37.233    
                         arrival time                          -1.046    
  -------------------------------------------------------------------
                         slack                                 36.187    

Slack (MET) :             36.187ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/v_pos_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25mhz_clk_wiz_0 rise@40.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.508ns  (logic 0.704ns (20.067%)  route 2.804ns (79.933%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.074ns = ( 37.926 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.463ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.556    -2.463    vga_timing_unit/CLK
    SLICE_X9Y29          FDCE                                         r  vga_timing_unit/h_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y29          FDCE (Prop_fdce_C_Q)         0.456    -2.007 r  vga_timing_unit/h_pos_reg[3]/Q
                         net (fo=18, routed)          1.175    -0.831    vga_timing_unit/h_pos_reg[9]_1[3]
    SLICE_X6Y29          LUT5 (Prop_lut5_I0_O)        0.124    -0.707 r  vga_timing_unit/h_pos[5]_i_2/O
                         net (fo=2, routed)           1.026     0.318    vga_timing_unit/h_pos[5]_i_2_n_0
    SLICE_X7Y27          LUT6 (Prop_lut6_I4_O)        0.124     0.442 r  vga_timing_unit/v_pos[9]_i_1/O
                         net (fo=11, routed)          0.603     1.046    vga_timing_unit/v_pos[9]_i_1_n_0
    SLICE_X10Y28         FDCE                                         r  vga_timing_unit/v_pos_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.439    37.926    vga_timing_unit/CLK
    SLICE_X10Y28         FDCE                                         r  vga_timing_unit/v_pos_reg[7]/C
                         clock pessimism             -0.425    37.500    
                         clock uncertainty           -0.098    37.402    
    SLICE_X10Y28         FDCE (Setup_fdce_C_CE)      -0.169    37.233    vga_timing_unit/v_pos_reg[7]
  -------------------------------------------------------------------
                         required time                         37.233    
                         arrival time                          -1.046    
  -------------------------------------------------------------------
                         slack                                 36.187    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/h_pos_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.186ns (50.481%)  route 0.182ns (49.519%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.318ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.583    -0.546    vga_timing_unit/CLK
    SLICE_X7Y28          FDCE                                         r  vga_timing_unit/h_pos_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y28          FDCE (Prop_fdce_C_Q)         0.141    -0.405 f  vga_timing_unit/h_pos_reg[9]/Q
                         net (fo=24, routed)          0.182    -0.223    vga_timing_unit/h_pos_reg[9]_1[9]
    SLICE_X6Y27          LUT6 (Prop_lut6_I0_O)        0.045    -0.178 r  vga_timing_unit/h_pos[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.178    vga_timing_unit/h_pos[5]
    SLICE_X6Y27          FDCE                                         r  vga_timing_unit/h_pos_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.851    -0.318    vga_timing_unit/CLK
    SLICE_X6Y27          FDCE                                         r  vga_timing_unit/h_pos_reg[5]/C
                         clock pessimism             -0.216    -0.533    
    SLICE_X6Y27          FDCE (Hold_fdce_C_D)         0.121    -0.412    vga_timing_unit/h_pos_reg[5]
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 vga_timing_unit/v_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/v_pos_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.186ns (44.890%)  route 0.228ns (55.110%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.346ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.556    -0.573    vga_timing_unit/CLK
    SLICE_X9Y27          FDCE                                         r  vga_timing_unit/v_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y27          FDCE (Prop_fdce_C_Q)         0.141    -0.432 r  vga_timing_unit/v_pos_reg[0]/Q
                         net (fo=20, routed)          0.228    -0.204    vga_timing_unit/Q[0]
    SLICE_X10Y27         LUT6 (Prop_lut6_I2_O)        0.045    -0.159 r  vga_timing_unit/v_pos[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.159    vga_timing_unit/v_pos[5]_i_1_n_0
    SLICE_X10Y27         FDCE                                         r  vga_timing_unit/v_pos_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.823    -0.346    vga_timing_unit/CLK
    SLICE_X10Y27         FDCE                                         r  vga_timing_unit/v_pos_reg[5]/C
                         clock pessimism             -0.195    -0.540    
    SLICE_X10Y27         FDCE (Hold_fdce_C_D)         0.121    -0.419    vga_timing_unit/v_pos_reg[5]
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.159    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/h_pos_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.207ns (52.480%)  route 0.187ns (47.520%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.321ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.580    -0.549    vga_timing_unit/CLK
    SLICE_X6Y24          FDCE                                         r  vga_timing_unit/h_pos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y24          FDCE (Prop_fdce_C_Q)         0.164    -0.385 r  vga_timing_unit/h_pos_reg[1]/Q
                         net (fo=22, routed)          0.187    -0.198    vga_timing_unit/h_pos_reg[9]_1[1]
    SLICE_X6Y24          LUT2 (Prop_lut2_I1_O)        0.043    -0.155 r  vga_timing_unit/h_pos[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.155    vga_timing_unit/h_pos[1]
    SLICE_X6Y24          FDCE                                         r  vga_timing_unit/h_pos_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.848    -0.321    vga_timing_unit/CLK
    SLICE_X6Y24          FDCE                                         r  vga_timing_unit/h_pos_reg[1]/C
                         clock pessimism             -0.229    -0.549    
    SLICE_X6Y24          FDCE (Hold_fdce_C_D)         0.133    -0.416    vga_timing_unit/h_pos_reg[1]
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                          -0.155    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 vga_timing_unit/v_pos_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/v_pos_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.212ns (54.600%)  route 0.176ns (45.400%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.346ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.556    -0.573    vga_timing_unit/CLK
    SLICE_X8Y27          FDCE                                         r  vga_timing_unit/v_pos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y27          FDCE (Prop_fdce_C_Q)         0.164    -0.409 r  vga_timing_unit/v_pos_reg[1]/Q
                         net (fo=31, routed)          0.176    -0.233    vga_timing_unit/Q[1]
    SLICE_X9Y27          LUT5 (Prop_lut5_I0_O)        0.048    -0.185 r  vga_timing_unit/v_pos[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.185    vga_timing_unit/v_pos[2]_i_1_n_0
    SLICE_X9Y27          FDCE                                         r  vga_timing_unit/v_pos_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.823    -0.346    vga_timing_unit/CLK
    SLICE_X9Y27          FDCE                                         r  vga_timing_unit/v_pos_reg[2]/C
                         clock pessimism             -0.215    -0.560    
    SLICE_X9Y27          FDCE (Hold_fdce_C_D)         0.107    -0.453    vga_timing_unit/v_pos_reg[2]
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                          -0.185    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 vga_timing_unit/v_pos_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/v_pos_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.209ns (54.246%)  route 0.176ns (45.754%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.346ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.556    -0.573    vga_timing_unit/CLK
    SLICE_X8Y27          FDCE                                         r  vga_timing_unit/v_pos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y27          FDCE (Prop_fdce_C_Q)         0.164    -0.409 r  vga_timing_unit/v_pos_reg[1]/Q
                         net (fo=31, routed)          0.176    -0.233    vga_timing_unit/Q[1]
    SLICE_X9Y27          LUT5 (Prop_lut5_I1_O)        0.045    -0.188 r  vga_timing_unit/v_pos[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.188    vga_timing_unit/v_pos[0]_i_1_n_0
    SLICE_X9Y27          FDCE                                         r  vga_timing_unit/v_pos_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.823    -0.346    vga_timing_unit/CLK
    SLICE_X9Y27          FDCE                                         r  vga_timing_unit/v_pos_reg[0]/C
                         clock pessimism             -0.215    -0.560    
    SLICE_X9Y27          FDCE (Hold_fdce_C_D)         0.091    -0.469    vga_timing_unit/v_pos_reg[0]
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/h_pos_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.186ns (49.266%)  route 0.192ns (50.734%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.317ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.583    -0.546    vga_timing_unit/CLK
    SLICE_X7Y28          FDCE                                         r  vga_timing_unit/h_pos_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y28          FDCE (Prop_fdce_C_Q)         0.141    -0.405 r  vga_timing_unit/h_pos_reg[9]/Q
                         net (fo=24, routed)          0.192    -0.214    vga_timing_unit/h_pos_reg[9]_1[9]
    SLICE_X7Y28          LUT6 (Prop_lut6_I4_O)        0.045    -0.169 r  vga_timing_unit/h_pos[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.169    vga_timing_unit/h_pos[9]
    SLICE_X7Y28          FDCE                                         r  vga_timing_unit/h_pos_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.852    -0.317    vga_timing_unit/CLK
    SLICE_X7Y28          FDCE                                         r  vga_timing_unit/h_pos_reg[9]/C
                         clock pessimism             -0.230    -0.546    
    SLICE_X7Y28          FDCE (Hold_fdce_C_D)         0.091    -0.455    vga_timing_unit/h_pos_reg[9]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.169    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 vga_timing_unit/v_pos_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/v_pos_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.209ns (48.760%)  route 0.220ns (51.240%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.345ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.556    -0.573    vga_timing_unit/CLK
    SLICE_X10Y27         FDCE                                         r  vga_timing_unit/v_pos_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y27         FDCE (Prop_fdce_C_Q)         0.164    -0.409 r  vga_timing_unit/v_pos_reg[5]/Q
                         net (fo=22, routed)          0.220    -0.190    vga_timing_unit/y[5]
    SLICE_X10Y28         LUT5 (Prop_lut5_I4_O)        0.045    -0.145 r  vga_timing_unit/v_pos[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.145    vga_timing_unit/v_pos[7]_i_1_n_0
    SLICE_X10Y28         FDCE                                         r  vga_timing_unit/v_pos_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.824    -0.345    vga_timing_unit/CLK
    SLICE_X10Y28         FDCE                                         r  vga_timing_unit/v_pos_reg[7]/C
                         clock pessimism             -0.215    -0.559    
    SLICE_X10Y28         FDCE (Hold_fdce_C_D)         0.121    -0.438    vga_timing_unit/v_pos_reg[7]
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                          -0.145    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 vga_timing_unit/v_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/v_pos_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.186ns (48.143%)  route 0.200ns (51.857%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.346ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.556    -0.573    vga_timing_unit/CLK
    SLICE_X9Y27          FDCE                                         r  vga_timing_unit/v_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y27          FDCE (Prop_fdce_C_Q)         0.141    -0.432 r  vga_timing_unit/v_pos_reg[0]/Q
                         net (fo=20, routed)          0.200    -0.232    vga_timing_unit/Q[0]
    SLICE_X9Y27          LUT6 (Prop_lut6_I3_O)        0.045    -0.187 r  vga_timing_unit/v_pos[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.187    vga_timing_unit/v_pos[3]_i_1_n_0
    SLICE_X9Y27          FDCE                                         r  vga_timing_unit/v_pos_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.823    -0.346    vga_timing_unit/CLK
    SLICE_X9Y27          FDCE                                         r  vga_timing_unit/v_pos_reg[3]/C
                         clock pessimism             -0.228    -0.573    
    SLICE_X9Y27          FDCE (Hold_fdce_C_D)         0.092    -0.481    vga_timing_unit/v_pos_reg[3]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/h_pos_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.207ns (47.073%)  route 0.233ns (52.927%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.316ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.584    -0.545    vga_timing_unit/CLK
    SLICE_X6Y29          FDCE                                         r  vga_timing_unit/h_pos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y29          FDCE (Prop_fdce_C_Q)         0.164    -0.381 r  vga_timing_unit/h_pos_reg[4]/Q
                         net (fo=21, routed)          0.233    -0.149    vga_timing_unit/h_pos_reg[9]_1[4]
    SLICE_X6Y29          LUT5 (Prop_lut5_I0_O)        0.043    -0.106 r  vga_timing_unit/h_pos[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.106    vga_timing_unit/h_pos[4]
    SLICE_X6Y29          FDCE                                         r  vga_timing_unit/h_pos_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.853    -0.316    vga_timing_unit/CLK
    SLICE_X6Y29          FDCE                                         r  vga_timing_unit/h_pos_reg[4]/C
                         clock pessimism             -0.230    -0.545    
    SLICE_X6Y29          FDCE (Hold_fdce_C_D)         0.133    -0.412    vga_timing_unit/h_pos_reg[4]
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.106    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 vga_timing_unit/v_pos_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/v_pos_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.209ns (48.230%)  route 0.224ns (51.770%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.345ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.556    -0.573    vga_timing_unit/CLK
    SLICE_X10Y28         FDCE                                         r  vga_timing_unit/v_pos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y28         FDCE (Prop_fdce_C_Q)         0.164    -0.409 r  vga_timing_unit/v_pos_reg[7]/Q
                         net (fo=15, routed)          0.224    -0.185    vga_timing_unit/Q[6]
    SLICE_X10Y28         LUT6 (Prop_lut6_I3_O)        0.045    -0.140 r  vga_timing_unit/v_pos[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.140    vga_timing_unit/v_pos[8]_i_1_n_0
    SLICE_X10Y28         FDCE                                         r  vga_timing_unit/v_pos_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.824    -0.345    vga_timing_unit/CLK
    SLICE_X10Y28         FDCE                                         r  vga_timing_unit/v_pos_reg[8]/C
                         clock pessimism             -0.229    -0.573    
    SLICE_X10Y28         FDCE (Hold_fdce_C_D)         0.121    -0.452    vga_timing_unit/v_pos_reg[8]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.140    
  -------------------------------------------------------------------
                         slack                                  0.312    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_25mhz_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clock_instance/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         40.000      37.845     BUFGCTRL_X0Y1   clock_instance/inst/clkout2_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         40.000      38.751     PLLE2_ADV_X1Y0  clock_instance/inst/plle2_adv_inst/CLKOUT1
Min Period        n/a     FDCE/C             n/a            1.000         40.000      39.000     SLICE_X10Y28    vga_timing_unit/v_pos_reg[6]/C
Min Period        n/a     FDCE/C             n/a            1.000         40.000      39.000     SLICE_X10Y28    vga_timing_unit/v_pos_reg[7]/C
Min Period        n/a     FDCE/C             n/a            1.000         40.000      39.000     SLICE_X10Y28    vga_timing_unit/v_pos_reg[8]/C
Min Period        n/a     FDCE/C             n/a            1.000         40.000      39.000     SLICE_X10Y27    vga_timing_unit/v_pos_reg[9]/C
Min Period        n/a     FDCE/C             n/a            1.000         40.000      39.000     SLICE_X9Y29     vga_timing_unit/h_pos_reg[0]/C
Min Period        n/a     FDCE/C             n/a            1.000         40.000      39.000     SLICE_X6Y24     vga_timing_unit/h_pos_reg[1]/C
Min Period        n/a     FDCE/C             n/a            1.000         40.000      39.000     SLICE_X9Y29     vga_timing_unit/h_pos_reg[2]/C
Min Period        n/a     FDCE/C             n/a            1.000         40.000      39.000     SLICE_X9Y29     vga_timing_unit/h_pos_reg[3]/C
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       40.000      120.000    PLLE2_ADV_X1Y0  clock_instance/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X9Y29     vga_timing_unit/h_pos_reg[0]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X9Y29     vga_timing_unit/h_pos_reg[2]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X9Y29     vga_timing_unit/h_pos_reg[3]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X10Y28    vga_timing_unit/v_pos_reg[6]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X10Y28    vga_timing_unit/v_pos_reg[7]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X10Y28    vga_timing_unit/v_pos_reg[8]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X10Y27    vga_timing_unit/v_pos_reg[9]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X10Y27    vga_timing_unit/v_pos_reg[9]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X6Y24     vga_timing_unit/h_pos_reg[1]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X6Y29     vga_timing_unit/h_pos_reg[4]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X10Y28    vga_timing_unit/v_pos_reg[6]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X10Y28    vga_timing_unit/v_pos_reg[7]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X10Y28    vga_timing_unit/v_pos_reg[8]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X6Y24     vga_timing_unit/h_pos_reg[1]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X10Y27    vga_timing_unit/v_pos_reg[9]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X9Y29     vga_timing_unit/h_pos_reg[0]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X9Y29     vga_timing_unit/h_pos_reg[2]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X9Y29     vga_timing_unit/h_pos_reg[3]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X6Y29     vga_timing_unit/h_pos_reg[4]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X6Y27     vga_timing_unit/h_pos_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock_instance/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2   clock_instance/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  clock_instance/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  clock_instance/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  clock_instance/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y0  clock_instance/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_b }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  clock_instance/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  clock_instance/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clock_instance/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clock_instance/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clock_instance/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clock_instance/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_100mhz_clk_wiz_0_1
  To Clock:  clk_100mhz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        3.930ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.192ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.930ns  (required time - arrival time)
  Source:                 player_unit/player_pos_x_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sel__2/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.368ns  (logic 1.687ns (31.425%)  route 3.681ns (68.575%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.033ns = ( 7.967 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.399ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=79, routed)          1.620    -2.399    player_unit/CLK
    SLICE_X2Y26          FDCE                                         r  player_unit/player_pos_x_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDCE (Prop_fdce_C_Q)         0.518    -1.881 r  player_unit/player_pos_x_reg[7]/Q
                         net (fo=13, routed)          1.498    -0.383    player_unit/player_pos_x_reg[9]_0[7]
    SLICE_X4Y25          LUT4 (Prop_lut4_I0_O)        0.124    -0.259 r  player_unit/i__carry_i_5/O
                         net (fo=1, routed)           0.000    -0.259    player_unit/i__carry_i_5_n_0
    SLICE_X4Y25          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     0.142 r  player_unit/player_on4_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     0.142    player_unit/player_on4_inferred__0/i__carry_n_0
    SLICE_X4Y26          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     0.413 r  player_unit/player_on4_inferred__0/i__carry__0/CO[0]
                         net (fo=14, routed)          1.599     2.012    player_unit/player_on46_in
    SLICE_X8Y27          LUT5 (Prop_lut5_I4_O)        0.373     2.385 r  player_unit/sel__2_i_10/O
                         net (fo=1, routed)           0.585     2.970    player_col[2]
    RAMB36_X0Y5          RAMB36E1                                     r  sel__2/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=79, routed)          1.481     7.967    clk_100mhz
    RAMB36_X0Y5          RAMB36E1                                     r  sel__2/CLKARDCLK
                         clock pessimism             -0.425     7.542    
                         clock uncertainty           -0.077     7.465    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566     6.899    sel__2
  -------------------------------------------------------------------
                         required time                          6.899    
                         arrival time                          -2.970    
  -------------------------------------------------------------------
                         slack                                  3.930    

Slack (MET) :             4.008ns  (required time - arrival time)
  Source:                 player_unit/player_pos_x_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sel__2/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.292ns  (logic 1.560ns (29.476%)  route 3.732ns (70.524%))
  Logic Levels:           4  (CARRY4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.033ns = ( 7.967 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.401ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=79, routed)          1.618    -2.401    player_unit/CLK
    SLICE_X2Y25          FDPE                                         r  player_unit/player_pos_x_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y25          FDPE (Prop_fdpe_C_Q)         0.518    -1.883 f  player_unit/player_pos_x_reg[4]/Q
                         net (fo=12, routed)          1.340    -0.543    player_unit/player_pos_x_reg[9]_0[4]
    SLICE_X3Y26          LUT6 (Prop_lut6_I0_O)        0.124    -0.419 r  player_unit/player_on4_carry__0_i_5/O
                         net (fo=4, routed)           0.450     0.031    player_unit/player_on4_carry__0_i_5_n_0
    SLICE_X4Y27          LUT6 (Prop_lut6_I1_O)        0.124     0.155 r  player_unit/player_on4_carry__0_i_2/O
                         net (fo=1, routed)           0.471     0.625    player_unit/player_on4_carry__0_i_2_n_0
    SLICE_X5Y26          CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465     1.090 r  player_unit/player_on4_carry__0/CO[1]
                         net (fo=14, routed)          0.889     1.979    player_unit/player_on4
    SLICE_X8Y26          LUT5 (Prop_lut5_I3_O)        0.329     2.308 r  player_unit/sel__2_i_9/O
                         net (fo=1, routed)           0.584     2.892    player_col[3]
    RAMB36_X0Y5          RAMB36E1                                     r  sel__2/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=79, routed)          1.481     7.967    clk_100mhz
    RAMB36_X0Y5          RAMB36E1                                     r  sel__2/CLKARDCLK
                         clock pessimism             -0.425     7.542    
                         clock uncertainty           -0.077     7.465    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566     6.899    sel__2
  -------------------------------------------------------------------
                         required time                          6.899    
                         arrival time                          -2.892    
  -------------------------------------------------------------------
                         slack                                  4.008    

Slack (MET) :             4.015ns  (required time - arrival time)
  Source:                 player_unit/player_pos_x_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sel__2/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.285ns  (logic 1.560ns (29.518%)  route 3.725ns (70.482%))
  Logic Levels:           4  (CARRY4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.033ns = ( 7.967 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.401ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=79, routed)          1.618    -2.401    player_unit/CLK
    SLICE_X2Y25          FDPE                                         r  player_unit/player_pos_x_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y25          FDPE (Prop_fdpe_C_Q)         0.518    -1.883 f  player_unit/player_pos_x_reg[4]/Q
                         net (fo=12, routed)          1.340    -0.543    player_unit/player_pos_x_reg[9]_0[4]
    SLICE_X3Y26          LUT6 (Prop_lut6_I0_O)        0.124    -0.419 r  player_unit/player_on4_carry__0_i_5/O
                         net (fo=4, routed)           0.450     0.031    player_unit/player_on4_carry__0_i_5_n_0
    SLICE_X4Y27          LUT6 (Prop_lut6_I1_O)        0.124     0.155 r  player_unit/player_on4_carry__0_i_2/O
                         net (fo=1, routed)           0.471     0.625    player_unit/player_on4_carry__0_i_2_n_0
    SLICE_X5Y26          CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465     1.090 r  player_unit/player_on4_carry__0/CO[1]
                         net (fo=14, routed)          0.881     1.971    player_unit/player_on4
    SLICE_X8Y27          LUT5 (Prop_lut5_I3_O)        0.329     2.300 r  player_unit/sel__2_i_1/O
                         net (fo=1, routed)           0.584     2.884    player_row[5]
    RAMB36_X0Y5          RAMB36E1                                     r  sel__2/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=79, routed)          1.481     7.967    clk_100mhz
    RAMB36_X0Y5          RAMB36E1                                     r  sel__2/CLKARDCLK
                         clock pessimism             -0.425     7.542    
                         clock uncertainty           -0.077     7.465    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.566     6.899    sel__2
  -------------------------------------------------------------------
                         required time                          6.899    
                         arrival time                          -2.884    
  -------------------------------------------------------------------
                         slack                                  4.015    

Slack (MET) :             4.119ns  (required time - arrival time)
  Source:                 player_unit/player_pos_x_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sel__2/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.181ns  (logic 1.560ns (30.112%)  route 3.621ns (69.888%))
  Logic Levels:           4  (CARRY4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.033ns = ( 7.967 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.401ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=79, routed)          1.618    -2.401    player_unit/CLK
    SLICE_X2Y25          FDPE                                         r  player_unit/player_pos_x_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y25          FDPE (Prop_fdpe_C_Q)         0.518    -1.883 f  player_unit/player_pos_x_reg[4]/Q
                         net (fo=12, routed)          1.340    -0.543    player_unit/player_pos_x_reg[9]_0[4]
    SLICE_X3Y26          LUT6 (Prop_lut6_I0_O)        0.124    -0.419 r  player_unit/player_on4_carry__0_i_5/O
                         net (fo=4, routed)           0.450     0.031    player_unit/player_on4_carry__0_i_5_n_0
    SLICE_X4Y27          LUT6 (Prop_lut6_I1_O)        0.124     0.155 r  player_unit/player_on4_carry__0_i_2/O
                         net (fo=1, routed)           0.471     0.625    player_unit/player_on4_carry__0_i_2_n_0
    SLICE_X5Y26          CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465     1.090 r  player_unit/player_on4_carry__0/CO[1]
                         net (fo=14, routed)          0.710     1.801    player_unit/player_on4
    SLICE_X8Y25          LUT5 (Prop_lut5_I3_O)        0.329     2.130 r  player_unit/sel__2_i_2/O
                         net (fo=1, routed)           0.650     2.780    player_row[4]
    RAMB36_X0Y5          RAMB36E1                                     r  sel__2/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=79, routed)          1.481     7.967    clk_100mhz
    RAMB36_X0Y5          RAMB36E1                                     r  sel__2/CLKARDCLK
                         clock pessimism             -0.425     7.542    
                         clock uncertainty           -0.077     7.465    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566     6.899    sel__2
  -------------------------------------------------------------------
                         required time                          6.899    
                         arrival time                          -2.780    
  -------------------------------------------------------------------
                         slack                                  4.119    

Slack (MET) :             4.123ns  (required time - arrival time)
  Source:                 player_unit/player_pos_x_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sel__2/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.177ns  (logic 1.560ns (30.131%)  route 3.617ns (69.869%))
  Logic Levels:           4  (CARRY4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.033ns = ( 7.967 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.401ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=79, routed)          1.618    -2.401    player_unit/CLK
    SLICE_X2Y25          FDPE                                         r  player_unit/player_pos_x_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y25          FDPE (Prop_fdpe_C_Q)         0.518    -1.883 f  player_unit/player_pos_x_reg[4]/Q
                         net (fo=12, routed)          1.340    -0.543    player_unit/player_pos_x_reg[9]_0[4]
    SLICE_X3Y26          LUT6 (Prop_lut6_I0_O)        0.124    -0.419 r  player_unit/player_on4_carry__0_i_5/O
                         net (fo=4, routed)           0.450     0.031    player_unit/player_on4_carry__0_i_5_n_0
    SLICE_X4Y27          LUT6 (Prop_lut6_I1_O)        0.124     0.155 r  player_unit/player_on4_carry__0_i_2/O
                         net (fo=1, routed)           0.471     0.625    player_unit/player_on4_carry__0_i_2_n_0
    SLICE_X5Y26          CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465     1.090 r  player_unit/player_on4_carry__0/CO[1]
                         net (fo=14, routed)          0.591     1.681    player_unit/player_on4
    SLICE_X7Y25          LUT5 (Prop_lut5_I3_O)        0.329     2.010 r  player_unit/sel__2_i_4/O
                         net (fo=1, routed)           0.767     2.777    player_row[2]
    RAMB36_X0Y5          RAMB36E1                                     r  sel__2/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=79, routed)          1.481     7.967    clk_100mhz
    RAMB36_X0Y5          RAMB36E1                                     r  sel__2/CLKARDCLK
                         clock pessimism             -0.425     7.542    
                         clock uncertainty           -0.077     7.465    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566     6.899    sel__2
  -------------------------------------------------------------------
                         required time                          6.899    
                         arrival time                          -2.777    
  -------------------------------------------------------------------
                         slack                                  4.123    

Slack (MET) :             4.144ns  (required time - arrival time)
  Source:                 player_unit/player_pos_x_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sel__2/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.156ns  (logic 1.560ns (30.254%)  route 3.596ns (69.746%))
  Logic Levels:           4  (CARRY4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.033ns = ( 7.967 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.401ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=79, routed)          1.618    -2.401    player_unit/CLK
    SLICE_X2Y25          FDPE                                         r  player_unit/player_pos_x_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y25          FDPE (Prop_fdpe_C_Q)         0.518    -1.883 f  player_unit/player_pos_x_reg[4]/Q
                         net (fo=12, routed)          1.340    -0.543    player_unit/player_pos_x_reg[9]_0[4]
    SLICE_X3Y26          LUT6 (Prop_lut6_I0_O)        0.124    -0.419 r  player_unit/player_on4_carry__0_i_5/O
                         net (fo=4, routed)           0.450     0.031    player_unit/player_on4_carry__0_i_5_n_0
    SLICE_X4Y27          LUT6 (Prop_lut6_I1_O)        0.124     0.155 r  player_unit/player_on4_carry__0_i_2/O
                         net (fo=1, routed)           0.471     0.625    player_unit/player_on4_carry__0_i_2_n_0
    SLICE_X5Y26          CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465     1.090 r  player_unit/player_on4_carry__0/CO[1]
                         net (fo=14, routed)          0.735     1.826    player_unit/player_on4
    SLICE_X8Y26          LUT5 (Prop_lut5_I3_O)        0.329     2.155 r  player_unit/sel__2_i_6/O
                         net (fo=1, routed)           0.601     2.756    player_row[0]
    RAMB36_X0Y5          RAMB36E1                                     r  sel__2/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=79, routed)          1.481     7.967    clk_100mhz
    RAMB36_X0Y5          RAMB36E1                                     r  sel__2/CLKARDCLK
                         clock pessimism             -0.425     7.542    
                         clock uncertainty           -0.077     7.465    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566     6.899    sel__2
  -------------------------------------------------------------------
                         required time                          6.899    
                         arrival time                          -2.756    
  -------------------------------------------------------------------
                         slack                                  4.144    

Slack (MET) :             4.144ns  (required time - arrival time)
  Source:                 player_unit/player_pos_x_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sel__2/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.156ns  (logic 1.560ns (30.257%)  route 3.596ns (69.743%))
  Logic Levels:           4  (CARRY4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.033ns = ( 7.967 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.401ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=79, routed)          1.618    -2.401    player_unit/CLK
    SLICE_X2Y25          FDPE                                         r  player_unit/player_pos_x_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y25          FDPE (Prop_fdpe_C_Q)         0.518    -1.883 f  player_unit/player_pos_x_reg[4]/Q
                         net (fo=12, routed)          1.340    -0.543    player_unit/player_pos_x_reg[9]_0[4]
    SLICE_X3Y26          LUT6 (Prop_lut6_I0_O)        0.124    -0.419 r  player_unit/player_on4_carry__0_i_5/O
                         net (fo=4, routed)           0.450     0.031    player_unit/player_on4_carry__0_i_5_n_0
    SLICE_X4Y27          LUT6 (Prop_lut6_I1_O)        0.124     0.155 r  player_unit/player_on4_carry__0_i_2/O
                         net (fo=1, routed)           0.471     0.625    player_unit/player_on4_carry__0_i_2_n_0
    SLICE_X5Y26          CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465     1.090 r  player_unit/player_on4_carry__0/CO[1]
                         net (fo=14, routed)          0.737     1.828    player_unit/player_on4
    SLICE_X8Y25          LUT5 (Prop_lut5_I3_O)        0.329     2.157 r  player_unit/sel__2_i_11/O
                         net (fo=1, routed)           0.599     2.755    player_col[1]
    RAMB36_X0Y5          RAMB36E1                                     r  sel__2/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=79, routed)          1.481     7.967    clk_100mhz
    RAMB36_X0Y5          RAMB36E1                                     r  sel__2/CLKARDCLK
                         clock pessimism             -0.425     7.542    
                         clock uncertainty           -0.077     7.465    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566     6.899    sel__2
  -------------------------------------------------------------------
                         required time                          6.899    
                         arrival time                          -2.755    
  -------------------------------------------------------------------
                         slack                                  4.144    

Slack (MET) :             4.146ns  (required time - arrival time)
  Source:                 player_unit/player_pos_x_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sel__2/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.154ns  (logic 1.560ns (30.270%)  route 3.594ns (69.730%))
  Logic Levels:           4  (CARRY4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.033ns = ( 7.967 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.401ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=79, routed)          1.618    -2.401    player_unit/CLK
    SLICE_X2Y25          FDPE                                         r  player_unit/player_pos_x_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y25          FDPE (Prop_fdpe_C_Q)         0.518    -1.883 f  player_unit/player_pos_x_reg[4]/Q
                         net (fo=12, routed)          1.340    -0.543    player_unit/player_pos_x_reg[9]_0[4]
    SLICE_X3Y26          LUT6 (Prop_lut6_I0_O)        0.124    -0.419 r  player_unit/player_on4_carry__0_i_5/O
                         net (fo=4, routed)           0.450     0.031    player_unit/player_on4_carry__0_i_5_n_0
    SLICE_X4Y27          LUT6 (Prop_lut6_I1_O)        0.124     0.155 r  player_unit/player_on4_carry__0_i_2/O
                         net (fo=1, routed)           0.471     0.625    player_unit/player_on4_carry__0_i_2_n_0
    SLICE_X5Y26          CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465     1.090 r  player_unit/player_on4_carry__0/CO[1]
                         net (fo=14, routed)          0.734     1.825    player_unit/player_on4
    SLICE_X8Y25          LUT5 (Prop_lut5_I3_O)        0.329     2.154 r  player_unit/sel__2_i_12/O
                         net (fo=1, routed)           0.600     2.753    player_col[0]
    RAMB36_X0Y5          RAMB36E1                                     r  sel__2/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=79, routed)          1.481     7.967    clk_100mhz
    RAMB36_X0Y5          RAMB36E1                                     r  sel__2/CLKARDCLK
                         clock pessimism             -0.425     7.542    
                         clock uncertainty           -0.077     7.465    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566     6.899    sel__2
  -------------------------------------------------------------------
                         required time                          6.899    
                         arrival time                          -2.753    
  -------------------------------------------------------------------
                         slack                                  4.146    

Slack (MET) :             4.154ns  (required time - arrival time)
  Source:                 sel__2/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.786ns  (logic 3.022ns (52.225%)  route 2.764ns (47.775%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.008ns = ( 7.992 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.421ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=79, routed)          1.598    -2.421    clk_100mhz
    RAMB36_X0Y5          RAMB36E1                                     r  sel__2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     0.033 r  sel__2/DOADO[0]
                         net (fo=2, routed)           1.406     1.439    player_color_data[2]
    SLICE_X6Y27          LUT6 (Prop_lut6_I2_O)        0.124     1.563 r  rgb_reg[11]_i_8/O
                         net (fo=2, routed)           0.495     2.058    player_unit/rgb_reg_reg[5]_1
    SLICE_X6Y27          LUT5 (Prop_lut5_I4_O)        0.116     2.174 f  player_unit/rgb_reg[11]_i_4/O
                         net (fo=9, routed)           0.863     3.037    player_unit/v_pos_reg[8]
    SLICE_X5Y28          LUT6 (Prop_lut6_I2_O)        0.328     3.365 r  player_unit/rgb_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     3.365    rgb_next[5]
    SLICE_X5Y28          FDCE                                         r  rgb_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=79, routed)          1.505     7.992    clk_100mhz
    SLICE_X5Y28          FDCE                                         r  rgb_reg_reg[5]/C
                         clock pessimism             -0.425     7.566    
                         clock uncertainty           -0.077     7.490    
    SLICE_X5Y28          FDCE (Setup_fdce_C_D)        0.029     7.519    rgb_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          7.519    
                         arrival time                          -3.365    
  -------------------------------------------------------------------
                         slack                                  4.154    

Slack (MET) :             4.164ns  (required time - arrival time)
  Source:                 player_unit/player_pos_x_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sel__2/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.136ns  (logic 1.560ns (30.377%)  route 3.576ns (69.623%))
  Logic Levels:           4  (CARRY4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.033ns = ( 7.967 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.401ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=79, routed)          1.618    -2.401    player_unit/CLK
    SLICE_X2Y25          FDPE                                         r  player_unit/player_pos_x_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y25          FDPE (Prop_fdpe_C_Q)         0.518    -1.883 f  player_unit/player_pos_x_reg[4]/Q
                         net (fo=12, routed)          1.340    -0.543    player_unit/player_pos_x_reg[9]_0[4]
    SLICE_X3Y26          LUT6 (Prop_lut6_I0_O)        0.124    -0.419 r  player_unit/player_on4_carry__0_i_5/O
                         net (fo=4, routed)           0.450     0.031    player_unit/player_on4_carry__0_i_5_n_0
    SLICE_X4Y27          LUT6 (Prop_lut6_I1_O)        0.124     0.155 r  player_unit/player_on4_carry__0_i_2/O
                         net (fo=1, routed)           0.471     0.625    player_unit/player_on4_carry__0_i_2_n_0
    SLICE_X5Y26          CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465     1.090 r  player_unit/player_on4_carry__0/CO[1]
                         net (fo=14, routed)          0.588     1.678    player_unit/player_on4
    SLICE_X8Y26          LUT5 (Prop_lut5_I3_O)        0.329     2.007 r  player_unit/sel__2_i_3/O
                         net (fo=1, routed)           0.728     2.735    player_row[3]
    RAMB36_X0Y5          RAMB36E1                                     r  sel__2/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=79, routed)          1.481     7.967    clk_100mhz
    RAMB36_X0Y5          RAMB36E1                                     r  sel__2/CLKARDCLK
                         clock pessimism             -0.425     7.542    
                         clock uncertainty           -0.077     7.465    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566     6.899    sel__2
  -------------------------------------------------------------------
                         required time                          6.899    
                         arrival time                          -2.735    
  -------------------------------------------------------------------
                         slack                                  4.164    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 menu_unit/b2/sync_buffer_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            menu_unit/b2/sync_buffer_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.141ns (47.854%)  route 0.154ns (52.146%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.319ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=79, routed)          0.583    -0.546    menu_unit/b2/clk_100mhz
    SLICE_X0Y23          FDRE                                         r  menu_unit/b2/sync_buffer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y23          FDRE (Prop_fdre_C_Q)         0.141    -0.405 r  menu_unit/b2/sync_buffer_reg[1]/Q
                         net (fo=1, routed)           0.154    -0.252    menu_unit/b2/sync_buffer_reg_n_0_[1]
    SLICE_X0Y25          FDRE                                         r  menu_unit/b2/sync_buffer_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=79, routed)          0.850    -0.319    menu_unit/b2/clk_100mhz
    SLICE_X0Y25          FDRE                                         r  menu_unit/b2/sync_buffer_reg[2]/C
                         clock pessimism             -0.195    -0.513    
    SLICE_X0Y25          FDRE (Hold_fdre_C_D)         0.070    -0.443    menu_unit/b2/sync_buffer_reg[2]
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 menu_unit/debounce_up/out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            menu_unit/debounce_up/rise_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.207ns (54.301%)  route 0.174ns (45.699%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.315ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=79, routed)          0.585    -0.544    menu_unit/debounce_up/clk_100mhz
    SLICE_X2Y28          FDRE                                         r  menu_unit/debounce_up/out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y28          FDRE (Prop_fdre_C_Q)         0.164    -0.380 f  menu_unit/debounce_up/out_reg/Q
                         net (fo=3, routed)           0.174    -0.206    menu_unit/debounce_up/out_reg_0
    SLICE_X2Y28          LUT3 (Prop_lut3_I2_O)        0.043    -0.163 r  menu_unit/debounce_up/rise_i_1__0/O
                         net (fo=1, routed)           0.000    -0.163    menu_unit/debounce_up/rise_i_1__0_n_0
    SLICE_X2Y28          FDRE                                         r  menu_unit/debounce_up/rise_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=79, routed)          0.854    -0.315    menu_unit/debounce_up/clk_100mhz
    SLICE_X2Y28          FDRE                                         r  menu_unit/debounce_up/rise_reg/C
                         clock pessimism             -0.230    -0.544    
    SLICE_X2Y28          FDRE (Hold_fdre_C_D)         0.131    -0.413    menu_unit/debounce_up/rise_reg
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                          -0.163    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 menu_unit/debounce_up/out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            menu_unit/debounce_up/out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.540%)  route 0.174ns (45.460%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.315ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=79, routed)          0.585    -0.544    menu_unit/debounce_up/clk_100mhz
    SLICE_X2Y28          FDRE                                         r  menu_unit/debounce_up/out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y28          FDRE (Prop_fdre_C_Q)         0.164    -0.380 r  menu_unit/debounce_up/out_reg/Q
                         net (fo=3, routed)           0.174    -0.206    menu_unit/debounce_up/out_reg_0
    SLICE_X2Y28          LUT3 (Prop_lut3_I2_O)        0.045    -0.161 r  menu_unit/debounce_up/out_i_1__0/O
                         net (fo=1, routed)           0.000    -0.161    menu_unit/debounce_up/out_i_1__0_n_0
    SLICE_X2Y28          FDRE                                         r  menu_unit/debounce_up/out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=79, routed)          0.854    -0.315    menu_unit/debounce_up/clk_100mhz
    SLICE_X2Y28          FDRE                                         r  menu_unit/debounce_up/out_reg/C
                         clock pessimism             -0.230    -0.544    
    SLICE_X2Y28          FDRE (Hold_fdre_C_D)         0.120    -0.424    menu_unit/debounce_up/out_reg
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                          -0.161    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 menu_unit/debounce_up/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            menu_unit/debounce_up/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.316ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=79, routed)          0.585    -0.544    menu_unit/debounce_up/clk_100mhz
    SLICE_X1Y27          FDRE                                         r  menu_unit/debounce_up/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y27          FDRE (Prop_fdre_C_Q)         0.141    -0.403 r  menu_unit/debounce_up/counter_reg[8]/Q
                         net (fo=2, routed)           0.119    -0.284    menu_unit/debounce_up/counter_reg_n_0_[8]
    SLICE_X1Y27          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.176 r  menu_unit/debounce_up/counter0_inferred__0/i__carry__0/O[3]
                         net (fo=1, routed)           0.000    -0.176    menu_unit/debounce_up/counter0_inferred__0/i__carry__0_n_4
    SLICE_X1Y27          FDRE                                         r  menu_unit/debounce_up/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=79, routed)          0.853    -0.316    menu_unit/debounce_up/clk_100mhz
    SLICE_X1Y27          FDRE                                         r  menu_unit/debounce_up/counter_reg[8]/C
                         clock pessimism             -0.229    -0.544    
    SLICE_X1Y27          FDRE (Hold_fdre_C_D)         0.105    -0.439    menu_unit/debounce_up/counter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.439    
                         arrival time                          -0.176    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 menu_unit/debounce_open_menu/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            menu_unit/debounce_open_menu/counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.310ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=79, routed)          0.590    -0.539    menu_unit/debounce_open_menu/clk_100mhz
    SLICE_X3Y33          FDRE                                         r  menu_unit/debounce_open_menu/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDRE (Prop_fdre_C_Q)         0.141    -0.398 r  menu_unit/debounce_open_menu/counter_reg[16]/Q
                         net (fo=2, routed)           0.119    -0.279    menu_unit/debounce_open_menu/counter[16]
    SLICE_X3Y33          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.171 r  menu_unit/debounce_open_menu/counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.171    menu_unit/debounce_open_menu/counter_reg[16]_i_1_n_4
    SLICE_X3Y33          FDRE                                         r  menu_unit/debounce_open_menu/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=79, routed)          0.859    -0.310    menu_unit/debounce_open_menu/clk_100mhz
    SLICE_X3Y33          FDRE                                         r  menu_unit/debounce_open_menu/counter_reg[16]/C
                         clock pessimism             -0.230    -0.539    
    SLICE_X3Y33          FDRE (Hold_fdre_C_D)         0.105    -0.434    menu_unit/debounce_open_menu/counter_reg[16]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.171    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 menu_unit/debounce_open_menu/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            menu_unit/debounce_open_menu/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.312ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=79, routed)          0.588    -0.541    menu_unit/debounce_open_menu/clk_100mhz
    SLICE_X3Y31          FDRE                                         r  menu_unit/debounce_open_menu/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDRE (Prop_fdre_C_Q)         0.141    -0.400 r  menu_unit/debounce_open_menu/counter_reg[8]/Q
                         net (fo=2, routed)           0.119    -0.281    menu_unit/debounce_open_menu/counter[8]
    SLICE_X3Y31          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.173 r  menu_unit/debounce_open_menu/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.173    menu_unit/debounce_open_menu/counter_reg[8]_i_1_n_4
    SLICE_X3Y31          FDRE                                         r  menu_unit/debounce_open_menu/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=79, routed)          0.857    -0.312    menu_unit/debounce_open_menu/clk_100mhz
    SLICE_X3Y31          FDRE                                         r  menu_unit/debounce_open_menu/counter_reg[8]/C
                         clock pessimism             -0.230    -0.541    
    SLICE_X3Y31          FDRE (Hold_fdre_C_D)         0.105    -0.436    menu_unit/debounce_open_menu/counter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 menu_unit/debounce_open_menu/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            menu_unit/debounce_open_menu/counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.311ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=79, routed)          0.589    -0.540    menu_unit/debounce_open_menu/clk_100mhz
    SLICE_X3Y32          FDRE                                         r  menu_unit/debounce_open_menu/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y32          FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  menu_unit/debounce_open_menu/counter_reg[12]/Q
                         net (fo=2, routed)           0.120    -0.279    menu_unit/debounce_open_menu/counter[12]
    SLICE_X3Y32          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.171 r  menu_unit/debounce_open_menu/counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.171    menu_unit/debounce_open_menu/counter_reg[12]_i_1_n_4
    SLICE_X3Y32          FDRE                                         r  menu_unit/debounce_open_menu/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=79, routed)          0.858    -0.311    menu_unit/debounce_open_menu/clk_100mhz
    SLICE_X3Y32          FDRE                                         r  menu_unit/debounce_open_menu/counter_reg[12]/C
                         clock pessimism             -0.230    -0.540    
    SLICE_X3Y32          FDRE (Hold_fdre_C_D)         0.105    -0.435    menu_unit/debounce_open_menu/counter_reg[12]
  -------------------------------------------------------------------
                         required time                          0.435    
                         arrival time                          -0.171    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 menu_unit/debounce_open_menu/counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            menu_unit/debounce_open_menu/counter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.309ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=79, routed)          0.591    -0.538    menu_unit/debounce_open_menu/clk_100mhz
    SLICE_X3Y34          FDRE                                         r  menu_unit/debounce_open_menu/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y34          FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  menu_unit/debounce_open_menu/counter_reg[20]/Q
                         net (fo=2, routed)           0.120    -0.277    menu_unit/debounce_open_menu/counter[20]
    SLICE_X3Y34          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.169 r  menu_unit/debounce_open_menu/counter_reg[20]_i_3/O[3]
                         net (fo=1, routed)           0.000    -0.169    menu_unit/debounce_open_menu/counter_reg[20]_i_3_n_4
    SLICE_X3Y34          FDRE                                         r  menu_unit/debounce_open_menu/counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=79, routed)          0.860    -0.309    menu_unit/debounce_open_menu/clk_100mhz
    SLICE_X3Y34          FDRE                                         r  menu_unit/debounce_open_menu/counter_reg[20]/C
                         clock pessimism             -0.230    -0.538    
    SLICE_X3Y34          FDRE (Hold_fdre_C_D)         0.105    -0.433    menu_unit/debounce_open_menu/counter_reg[20]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.169    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 menu_unit/debounce_open_menu/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            menu_unit/debounce_open_menu/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.313ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=79, routed)          0.587    -0.542    menu_unit/debounce_open_menu/clk_100mhz
    SLICE_X3Y30          FDRE                                         r  menu_unit/debounce_open_menu/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y30          FDRE (Prop_fdre_C_Q)         0.141    -0.401 r  menu_unit/debounce_open_menu/counter_reg[4]/Q
                         net (fo=2, routed)           0.120    -0.281    menu_unit/debounce_open_menu/counter[4]
    SLICE_X3Y30          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.173 r  menu_unit/debounce_open_menu/counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.173    menu_unit/debounce_open_menu/counter_reg[4]_i_1_n_4
    SLICE_X3Y30          FDRE                                         r  menu_unit/debounce_open_menu/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=79, routed)          0.856    -0.313    menu_unit/debounce_open_menu/clk_100mhz
    SLICE_X3Y30          FDRE                                         r  menu_unit/debounce_open_menu/counter_reg[4]/C
                         clock pessimism             -0.230    -0.542    
    SLICE_X3Y30          FDRE (Hold_fdre_C_D)         0.105    -0.437    menu_unit/debounce_open_menu/counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 menu_unit/debounce_up/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            menu_unit/debounce_up/counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.314ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=79, routed)          0.586    -0.543    menu_unit/debounce_up/clk_100mhz
    SLICE_X1Y29          FDRE                                         r  menu_unit/debounce_up/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y29          FDRE (Prop_fdre_C_Q)         0.141    -0.402 r  menu_unit/debounce_up/counter_reg[16]/Q
                         net (fo=2, routed)           0.120    -0.282    menu_unit/debounce_up/counter_reg_n_0_[16]
    SLICE_X1Y29          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.174 r  menu_unit/debounce_up/counter0_inferred__0/i__carry__2/O[3]
                         net (fo=1, routed)           0.000    -0.174    menu_unit/debounce_up/counter0_inferred__0/i__carry__2_n_4
    SLICE_X1Y29          FDRE                                         r  menu_unit/debounce_up/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=79, routed)          0.855    -0.314    menu_unit/debounce_up/clk_100mhz
    SLICE_X1Y29          FDRE                                         r  menu_unit/debounce_up/counter_reg[16]/C
                         clock pessimism             -0.230    -0.543    
    SLICE_X1Y29          FDRE (Hold_fdre_C_D)         0.105    -0.438    menu_unit/debounce_up/counter_reg[16]
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100mhz_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock_instance/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y8     sel__1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y6     sel__0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y5     sel__2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y7     sel/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0   clock_instance/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  clock_instance/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y23     menu_unit/b1/sync_buffer_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X3Y27     menu_unit/debounce_up/counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X1Y28     menu_unit/debounce_up/counter_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X1Y28     menu_unit/debounce_up/counter_reg[11]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y0  clock_instance/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y29     menu_unit/debounce_up/counter_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y29     menu_unit/debounce_up/counter_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y29     menu_unit/debounce_up/counter_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y29     menu_unit/debounce_up/counter_reg[16]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y30     menu_unit/debounce_up/counter_reg[17]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y30     menu_unit/debounce_up/counter_reg[18]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y30     menu_unit/debounce_up/counter_reg[19]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y30     menu_unit/debounce_up/counter_reg[20]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y30     menu_unit/debounce_open_menu/counter_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X3Y29     menu_unit/paused_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y28     menu_unit/debounce_up/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y28     menu_unit/debounce_up/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y28     menu_unit/debounce_up/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y28     menu_unit/debounce_up/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y28     menu_unit/debounce_up/counter_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y28     menu_unit/debounce_up/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y28     menu_unit/b1/sync_buffer_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y28     menu_unit/b1/sync_buffer_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y21     menu_unit/b2/sync_buffer_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y21     menu_unit/b2/sync_buffer_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_25mhz_clk_wiz_0_1
  To Clock:  clk_25mhz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       35.553ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.234ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.553ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/h_pos_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25mhz_clk_wiz_0_1 rise@40.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.126ns  (logic 0.854ns (20.698%)  route 3.272ns (79.302%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.008ns = ( 37.992 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.463ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.556    -2.463    vga_timing_unit/CLK
    SLICE_X9Y29          FDCE                                         r  vga_timing_unit/h_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y29          FDCE (Prop_fdce_C_Q)         0.456    -2.007 f  vga_timing_unit/h_pos_reg[3]/Q
                         net (fo=18, routed)          1.175    -0.831    vga_timing_unit/h_pos_reg[9]_1[3]
    SLICE_X6Y29          LUT5 (Prop_lut5_I0_O)        0.124    -0.707 f  vga_timing_unit/h_pos[5]_i_2/O
                         net (fo=2, routed)           1.026     0.318    vga_timing_unit/h_pos[5]_i_2_n_0
    SLICE_X7Y27          LUT6 (Prop_lut6_I4_O)        0.124     0.442 f  vga_timing_unit/v_pos[9]_i_1/O
                         net (fo=11, routed)          0.596     1.039    vga_timing_unit/v_pos[9]_i_1_n_0
    SLICE_X7Y28          LUT5 (Prop_lut5_I4_O)        0.150     1.189 r  vga_timing_unit/h_pos[8]_i_1/O
                         net (fo=1, routed)           0.475     1.663    vga_timing_unit/h_pos[8]
    SLICE_X7Y28          FDCE                                         r  vga_timing_unit/h_pos_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.505    37.992    vga_timing_unit/CLK
    SLICE_X7Y28          FDCE                                         r  vga_timing_unit/h_pos_reg[8]/C
                         clock pessimism             -0.425    37.566    
                         clock uncertainty           -0.095    37.471    
    SLICE_X7Y28          FDCE (Setup_fdce_C_D)       -0.255    37.216    vga_timing_unit/h_pos_reg[8]
  -------------------------------------------------------------------
                         required time                         37.216    
                         arrival time                          -1.663    
  -------------------------------------------------------------------
                         slack                                 35.553    

Slack (MET) :             35.837ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/h_pos_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25mhz_clk_wiz_0_1 rise@40.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.993ns  (logic 0.994ns (24.892%)  route 2.999ns (75.108%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.008ns = ( 37.992 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.404ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.615    -2.404    vga_timing_unit/CLK
    SLICE_X6Y24          FDCE                                         r  vga_timing_unit/h_pos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y24          FDCE (Prop_fdce_C_Q)         0.518    -1.886 r  vga_timing_unit/h_pos_reg[1]/Q
                         net (fo=22, routed)          1.040    -0.846    vga_timing_unit/h_pos_reg[9]_1[1]
    SLICE_X7Y29          LUT4 (Prop_lut4_I2_O)        0.150    -0.696 r  vga_timing_unit/h_pos[9]_i_3/O
                         net (fo=5, routed)           0.995     0.299    vga_timing_unit/h_pos[9]_i_3_n_0
    SLICE_X6Y28          LUT5 (Prop_lut5_I4_O)        0.326     0.625 r  vga_timing_unit/h_pos[7]_i_1/O
                         net (fo=1, routed)           0.964     1.590    vga_timing_unit/h_pos[7]
    SLICE_X6Y28          FDCE                                         r  vga_timing_unit/h_pos_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.505    37.992    vga_timing_unit/CLK
    SLICE_X6Y28          FDCE                                         r  vga_timing_unit/h_pos_reg[7]/C
                         clock pessimism             -0.425    37.566    
                         clock uncertainty           -0.095    37.471    
    SLICE_X6Y28          FDCE (Setup_fdce_C_D)       -0.045    37.426    vga_timing_unit/h_pos_reg[7]
  -------------------------------------------------------------------
                         required time                         37.426    
                         arrival time                          -1.590    
  -------------------------------------------------------------------
                         slack                                 35.837    

Slack (MET) :             36.036ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/v_pos_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25mhz_clk_wiz_0_1 rise@40.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.661ns  (logic 0.704ns (19.231%)  route 2.957ns (80.769%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.076ns = ( 37.924 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.463ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.556    -2.463    vga_timing_unit/CLK
    SLICE_X9Y29          FDCE                                         r  vga_timing_unit/h_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y29          FDCE (Prop_fdce_C_Q)         0.456    -2.007 r  vga_timing_unit/h_pos_reg[3]/Q
                         net (fo=18, routed)          1.175    -0.831    vga_timing_unit/h_pos_reg[9]_1[3]
    SLICE_X6Y29          LUT5 (Prop_lut5_I0_O)        0.124    -0.707 r  vga_timing_unit/h_pos[5]_i_2/O
                         net (fo=2, routed)           1.026     0.318    vga_timing_unit/h_pos[5]_i_2_n_0
    SLICE_X7Y27          LUT6 (Prop_lut6_I4_O)        0.124     0.442 r  vga_timing_unit/v_pos[9]_i_1/O
                         net (fo=11, routed)          0.756     1.198    vga_timing_unit/v_pos[9]_i_1_n_0
    SLICE_X10Y27         FDCE                                         r  vga_timing_unit/v_pos_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.437    37.924    vga_timing_unit/CLK
    SLICE_X10Y27         FDCE                                         r  vga_timing_unit/v_pos_reg[4]/C
                         clock pessimism             -0.425    37.498    
                         clock uncertainty           -0.095    37.403    
    SLICE_X10Y27         FDCE (Setup_fdce_C_CE)      -0.169    37.234    vga_timing_unit/v_pos_reg[4]
  -------------------------------------------------------------------
                         required time                         37.234    
                         arrival time                          -1.198    
  -------------------------------------------------------------------
                         slack                                 36.036    

Slack (MET) :             36.036ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/v_pos_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25mhz_clk_wiz_0_1 rise@40.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.661ns  (logic 0.704ns (19.231%)  route 2.957ns (80.769%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.076ns = ( 37.924 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.463ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.556    -2.463    vga_timing_unit/CLK
    SLICE_X9Y29          FDCE                                         r  vga_timing_unit/h_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y29          FDCE (Prop_fdce_C_Q)         0.456    -2.007 r  vga_timing_unit/h_pos_reg[3]/Q
                         net (fo=18, routed)          1.175    -0.831    vga_timing_unit/h_pos_reg[9]_1[3]
    SLICE_X6Y29          LUT5 (Prop_lut5_I0_O)        0.124    -0.707 r  vga_timing_unit/h_pos[5]_i_2/O
                         net (fo=2, routed)           1.026     0.318    vga_timing_unit/h_pos[5]_i_2_n_0
    SLICE_X7Y27          LUT6 (Prop_lut6_I4_O)        0.124     0.442 r  vga_timing_unit/v_pos[9]_i_1/O
                         net (fo=11, routed)          0.756     1.198    vga_timing_unit/v_pos[9]_i_1_n_0
    SLICE_X10Y27         FDCE                                         r  vga_timing_unit/v_pos_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.437    37.924    vga_timing_unit/CLK
    SLICE_X10Y27         FDCE                                         r  vga_timing_unit/v_pos_reg[5]/C
                         clock pessimism             -0.425    37.498    
                         clock uncertainty           -0.095    37.403    
    SLICE_X10Y27         FDCE (Setup_fdce_C_CE)      -0.169    37.234    vga_timing_unit/v_pos_reg[5]
  -------------------------------------------------------------------
                         required time                         37.234    
                         arrival time                          -1.198    
  -------------------------------------------------------------------
                         slack                                 36.036    

Slack (MET) :             36.036ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/v_pos_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25mhz_clk_wiz_0_1 rise@40.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.661ns  (logic 0.704ns (19.231%)  route 2.957ns (80.769%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.076ns = ( 37.924 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.463ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.556    -2.463    vga_timing_unit/CLK
    SLICE_X9Y29          FDCE                                         r  vga_timing_unit/h_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y29          FDCE (Prop_fdce_C_Q)         0.456    -2.007 r  vga_timing_unit/h_pos_reg[3]/Q
                         net (fo=18, routed)          1.175    -0.831    vga_timing_unit/h_pos_reg[9]_1[3]
    SLICE_X6Y29          LUT5 (Prop_lut5_I0_O)        0.124    -0.707 r  vga_timing_unit/h_pos[5]_i_2/O
                         net (fo=2, routed)           1.026     0.318    vga_timing_unit/h_pos[5]_i_2_n_0
    SLICE_X7Y27          LUT6 (Prop_lut6_I4_O)        0.124     0.442 r  vga_timing_unit/v_pos[9]_i_1/O
                         net (fo=11, routed)          0.756     1.198    vga_timing_unit/v_pos[9]_i_1_n_0
    SLICE_X10Y27         FDCE                                         r  vga_timing_unit/v_pos_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.437    37.924    vga_timing_unit/CLK
    SLICE_X10Y27         FDCE                                         r  vga_timing_unit/v_pos_reg[9]/C
                         clock pessimism             -0.425    37.498    
                         clock uncertainty           -0.095    37.403    
    SLICE_X10Y27         FDCE (Setup_fdce_C_CE)      -0.169    37.234    vga_timing_unit/v_pos_reg[9]
  -------------------------------------------------------------------
                         required time                         37.234    
                         arrival time                          -1.198    
  -------------------------------------------------------------------
                         slack                                 36.036    

Slack (MET) :             36.126ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/v_pos_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25mhz_clk_wiz_0_1 rise@40.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.548ns  (logic 0.704ns (19.841%)  route 2.844ns (80.159%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.077ns = ( 37.923 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.463ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.556    -2.463    vga_timing_unit/CLK
    SLICE_X9Y29          FDCE                                         r  vga_timing_unit/h_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y29          FDCE (Prop_fdce_C_Q)         0.456    -2.007 r  vga_timing_unit/h_pos_reg[3]/Q
                         net (fo=18, routed)          1.175    -0.831    vga_timing_unit/h_pos_reg[9]_1[3]
    SLICE_X6Y29          LUT5 (Prop_lut5_I0_O)        0.124    -0.707 r  vga_timing_unit/h_pos[5]_i_2/O
                         net (fo=2, routed)           1.026     0.318    vga_timing_unit/h_pos[5]_i_2_n_0
    SLICE_X7Y27          LUT6 (Prop_lut6_I4_O)        0.124     0.442 r  vga_timing_unit/v_pos[9]_i_1/O
                         net (fo=11, routed)          0.643     1.086    vga_timing_unit/v_pos[9]_i_1_n_0
    SLICE_X9Y27          FDCE                                         r  vga_timing_unit/v_pos_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.436    37.923    vga_timing_unit/CLK
    SLICE_X9Y27          FDCE                                         r  vga_timing_unit/v_pos_reg[0]/C
                         clock pessimism             -0.411    37.511    
                         clock uncertainty           -0.095    37.416    
    SLICE_X9Y27          FDCE (Setup_fdce_C_CE)      -0.205    37.211    vga_timing_unit/v_pos_reg[0]
  -------------------------------------------------------------------
                         required time                         37.211    
                         arrival time                          -1.086    
  -------------------------------------------------------------------
                         slack                                 36.126    

Slack (MET) :             36.126ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/v_pos_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25mhz_clk_wiz_0_1 rise@40.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.548ns  (logic 0.704ns (19.841%)  route 2.844ns (80.159%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.077ns = ( 37.923 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.463ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.556    -2.463    vga_timing_unit/CLK
    SLICE_X9Y29          FDCE                                         r  vga_timing_unit/h_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y29          FDCE (Prop_fdce_C_Q)         0.456    -2.007 r  vga_timing_unit/h_pos_reg[3]/Q
                         net (fo=18, routed)          1.175    -0.831    vga_timing_unit/h_pos_reg[9]_1[3]
    SLICE_X6Y29          LUT5 (Prop_lut5_I0_O)        0.124    -0.707 r  vga_timing_unit/h_pos[5]_i_2/O
                         net (fo=2, routed)           1.026     0.318    vga_timing_unit/h_pos[5]_i_2_n_0
    SLICE_X7Y27          LUT6 (Prop_lut6_I4_O)        0.124     0.442 r  vga_timing_unit/v_pos[9]_i_1/O
                         net (fo=11, routed)          0.643     1.086    vga_timing_unit/v_pos[9]_i_1_n_0
    SLICE_X9Y27          FDCE                                         r  vga_timing_unit/v_pos_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.436    37.923    vga_timing_unit/CLK
    SLICE_X9Y27          FDCE                                         r  vga_timing_unit/v_pos_reg[2]/C
                         clock pessimism             -0.411    37.511    
                         clock uncertainty           -0.095    37.416    
    SLICE_X9Y27          FDCE (Setup_fdce_C_CE)      -0.205    37.211    vga_timing_unit/v_pos_reg[2]
  -------------------------------------------------------------------
                         required time                         37.211    
                         arrival time                          -1.086    
  -------------------------------------------------------------------
                         slack                                 36.126    

Slack (MET) :             36.126ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/v_pos_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25mhz_clk_wiz_0_1 rise@40.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.548ns  (logic 0.704ns (19.841%)  route 2.844ns (80.159%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.077ns = ( 37.923 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.463ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.556    -2.463    vga_timing_unit/CLK
    SLICE_X9Y29          FDCE                                         r  vga_timing_unit/h_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y29          FDCE (Prop_fdce_C_Q)         0.456    -2.007 r  vga_timing_unit/h_pos_reg[3]/Q
                         net (fo=18, routed)          1.175    -0.831    vga_timing_unit/h_pos_reg[9]_1[3]
    SLICE_X6Y29          LUT5 (Prop_lut5_I0_O)        0.124    -0.707 r  vga_timing_unit/h_pos[5]_i_2/O
                         net (fo=2, routed)           1.026     0.318    vga_timing_unit/h_pos[5]_i_2_n_0
    SLICE_X7Y27          LUT6 (Prop_lut6_I4_O)        0.124     0.442 r  vga_timing_unit/v_pos[9]_i_1/O
                         net (fo=11, routed)          0.643     1.086    vga_timing_unit/v_pos[9]_i_1_n_0
    SLICE_X9Y27          FDCE                                         r  vga_timing_unit/v_pos_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.436    37.923    vga_timing_unit/CLK
    SLICE_X9Y27          FDCE                                         r  vga_timing_unit/v_pos_reg[3]/C
                         clock pessimism             -0.411    37.511    
                         clock uncertainty           -0.095    37.416    
    SLICE_X9Y27          FDCE (Setup_fdce_C_CE)      -0.205    37.211    vga_timing_unit/v_pos_reg[3]
  -------------------------------------------------------------------
                         required time                         37.211    
                         arrival time                          -1.086    
  -------------------------------------------------------------------
                         slack                                 36.126    

Slack (MET) :             36.191ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/v_pos_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25mhz_clk_wiz_0_1 rise@40.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.508ns  (logic 0.704ns (20.067%)  route 2.804ns (79.933%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.074ns = ( 37.926 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.463ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.556    -2.463    vga_timing_unit/CLK
    SLICE_X9Y29          FDCE                                         r  vga_timing_unit/h_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y29          FDCE (Prop_fdce_C_Q)         0.456    -2.007 r  vga_timing_unit/h_pos_reg[3]/Q
                         net (fo=18, routed)          1.175    -0.831    vga_timing_unit/h_pos_reg[9]_1[3]
    SLICE_X6Y29          LUT5 (Prop_lut5_I0_O)        0.124    -0.707 r  vga_timing_unit/h_pos[5]_i_2/O
                         net (fo=2, routed)           1.026     0.318    vga_timing_unit/h_pos[5]_i_2_n_0
    SLICE_X7Y27          LUT6 (Prop_lut6_I4_O)        0.124     0.442 r  vga_timing_unit/v_pos[9]_i_1/O
                         net (fo=11, routed)          0.603     1.046    vga_timing_unit/v_pos[9]_i_1_n_0
    SLICE_X10Y28         FDCE                                         r  vga_timing_unit/v_pos_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.439    37.926    vga_timing_unit/CLK
    SLICE_X10Y28         FDCE                                         r  vga_timing_unit/v_pos_reg[6]/C
                         clock pessimism             -0.425    37.500    
                         clock uncertainty           -0.095    37.405    
    SLICE_X10Y28         FDCE (Setup_fdce_C_CE)      -0.169    37.236    vga_timing_unit/v_pos_reg[6]
  -------------------------------------------------------------------
                         required time                         37.236    
                         arrival time                          -1.046    
  -------------------------------------------------------------------
                         slack                                 36.191    

Slack (MET) :             36.191ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/v_pos_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25mhz_clk_wiz_0_1 rise@40.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.508ns  (logic 0.704ns (20.067%)  route 2.804ns (79.933%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.074ns = ( 37.926 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.463ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.556    -2.463    vga_timing_unit/CLK
    SLICE_X9Y29          FDCE                                         r  vga_timing_unit/h_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y29          FDCE (Prop_fdce_C_Q)         0.456    -2.007 r  vga_timing_unit/h_pos_reg[3]/Q
                         net (fo=18, routed)          1.175    -0.831    vga_timing_unit/h_pos_reg[9]_1[3]
    SLICE_X6Y29          LUT5 (Prop_lut5_I0_O)        0.124    -0.707 r  vga_timing_unit/h_pos[5]_i_2/O
                         net (fo=2, routed)           1.026     0.318    vga_timing_unit/h_pos[5]_i_2_n_0
    SLICE_X7Y27          LUT6 (Prop_lut6_I4_O)        0.124     0.442 r  vga_timing_unit/v_pos[9]_i_1/O
                         net (fo=11, routed)          0.603     1.046    vga_timing_unit/v_pos[9]_i_1_n_0
    SLICE_X10Y28         FDCE                                         r  vga_timing_unit/v_pos_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.439    37.926    vga_timing_unit/CLK
    SLICE_X10Y28         FDCE                                         r  vga_timing_unit/v_pos_reg[7]/C
                         clock pessimism             -0.425    37.500    
                         clock uncertainty           -0.095    37.405    
    SLICE_X10Y28         FDCE (Setup_fdce_C_CE)      -0.169    37.236    vga_timing_unit/v_pos_reg[7]
  -------------------------------------------------------------------
                         required time                         37.236    
                         arrival time                          -1.046    
  -------------------------------------------------------------------
                         slack                                 36.191    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/h_pos_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0_1 rise@0.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.186ns (50.481%)  route 0.182ns (49.519%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.318ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.583    -0.546    vga_timing_unit/CLK
    SLICE_X7Y28          FDCE                                         r  vga_timing_unit/h_pos_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y28          FDCE (Prop_fdce_C_Q)         0.141    -0.405 f  vga_timing_unit/h_pos_reg[9]/Q
                         net (fo=24, routed)          0.182    -0.223    vga_timing_unit/h_pos_reg[9]_1[9]
    SLICE_X6Y27          LUT6 (Prop_lut6_I0_O)        0.045    -0.178 r  vga_timing_unit/h_pos[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.178    vga_timing_unit/h_pos[5]
    SLICE_X6Y27          FDCE                                         r  vga_timing_unit/h_pos_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.851    -0.318    vga_timing_unit/CLK
    SLICE_X6Y27          FDCE                                         r  vga_timing_unit/h_pos_reg[5]/C
                         clock pessimism             -0.216    -0.533    
    SLICE_X6Y27          FDCE (Hold_fdce_C_D)         0.121    -0.412    vga_timing_unit/h_pos_reg[5]
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 vga_timing_unit/v_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/v_pos_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0_1 rise@0.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.186ns (44.890%)  route 0.228ns (55.110%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.346ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.556    -0.573    vga_timing_unit/CLK
    SLICE_X9Y27          FDCE                                         r  vga_timing_unit/v_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y27          FDCE (Prop_fdce_C_Q)         0.141    -0.432 r  vga_timing_unit/v_pos_reg[0]/Q
                         net (fo=20, routed)          0.228    -0.204    vga_timing_unit/Q[0]
    SLICE_X10Y27         LUT6 (Prop_lut6_I2_O)        0.045    -0.159 r  vga_timing_unit/v_pos[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.159    vga_timing_unit/v_pos[5]_i_1_n_0
    SLICE_X10Y27         FDCE                                         r  vga_timing_unit/v_pos_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.823    -0.346    vga_timing_unit/CLK
    SLICE_X10Y27         FDCE                                         r  vga_timing_unit/v_pos_reg[5]/C
                         clock pessimism             -0.195    -0.540    
    SLICE_X10Y27         FDCE (Hold_fdce_C_D)         0.121    -0.419    vga_timing_unit/v_pos_reg[5]
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.159    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/h_pos_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0_1 rise@0.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.207ns (52.480%)  route 0.187ns (47.520%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.321ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.580    -0.549    vga_timing_unit/CLK
    SLICE_X6Y24          FDCE                                         r  vga_timing_unit/h_pos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y24          FDCE (Prop_fdce_C_Q)         0.164    -0.385 r  vga_timing_unit/h_pos_reg[1]/Q
                         net (fo=22, routed)          0.187    -0.198    vga_timing_unit/h_pos_reg[9]_1[1]
    SLICE_X6Y24          LUT2 (Prop_lut2_I1_O)        0.043    -0.155 r  vga_timing_unit/h_pos[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.155    vga_timing_unit/h_pos[1]
    SLICE_X6Y24          FDCE                                         r  vga_timing_unit/h_pos_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.848    -0.321    vga_timing_unit/CLK
    SLICE_X6Y24          FDCE                                         r  vga_timing_unit/h_pos_reg[1]/C
                         clock pessimism             -0.229    -0.549    
    SLICE_X6Y24          FDCE (Hold_fdce_C_D)         0.133    -0.416    vga_timing_unit/h_pos_reg[1]
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                          -0.155    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 vga_timing_unit/v_pos_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/v_pos_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0_1 rise@0.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.212ns (54.600%)  route 0.176ns (45.400%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.346ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.556    -0.573    vga_timing_unit/CLK
    SLICE_X8Y27          FDCE                                         r  vga_timing_unit/v_pos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y27          FDCE (Prop_fdce_C_Q)         0.164    -0.409 r  vga_timing_unit/v_pos_reg[1]/Q
                         net (fo=31, routed)          0.176    -0.233    vga_timing_unit/Q[1]
    SLICE_X9Y27          LUT5 (Prop_lut5_I0_O)        0.048    -0.185 r  vga_timing_unit/v_pos[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.185    vga_timing_unit/v_pos[2]_i_1_n_0
    SLICE_X9Y27          FDCE                                         r  vga_timing_unit/v_pos_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.823    -0.346    vga_timing_unit/CLK
    SLICE_X9Y27          FDCE                                         r  vga_timing_unit/v_pos_reg[2]/C
                         clock pessimism             -0.215    -0.560    
    SLICE_X9Y27          FDCE (Hold_fdce_C_D)         0.107    -0.453    vga_timing_unit/v_pos_reg[2]
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                          -0.185    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 vga_timing_unit/v_pos_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/v_pos_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0_1 rise@0.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.209ns (54.246%)  route 0.176ns (45.754%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.346ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.556    -0.573    vga_timing_unit/CLK
    SLICE_X8Y27          FDCE                                         r  vga_timing_unit/v_pos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y27          FDCE (Prop_fdce_C_Q)         0.164    -0.409 r  vga_timing_unit/v_pos_reg[1]/Q
                         net (fo=31, routed)          0.176    -0.233    vga_timing_unit/Q[1]
    SLICE_X9Y27          LUT5 (Prop_lut5_I1_O)        0.045    -0.188 r  vga_timing_unit/v_pos[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.188    vga_timing_unit/v_pos[0]_i_1_n_0
    SLICE_X9Y27          FDCE                                         r  vga_timing_unit/v_pos_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.823    -0.346    vga_timing_unit/CLK
    SLICE_X9Y27          FDCE                                         r  vga_timing_unit/v_pos_reg[0]/C
                         clock pessimism             -0.215    -0.560    
    SLICE_X9Y27          FDCE (Hold_fdce_C_D)         0.091    -0.469    vga_timing_unit/v_pos_reg[0]
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/h_pos_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0_1 rise@0.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.186ns (49.266%)  route 0.192ns (50.734%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.317ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.583    -0.546    vga_timing_unit/CLK
    SLICE_X7Y28          FDCE                                         r  vga_timing_unit/h_pos_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y28          FDCE (Prop_fdce_C_Q)         0.141    -0.405 r  vga_timing_unit/h_pos_reg[9]/Q
                         net (fo=24, routed)          0.192    -0.214    vga_timing_unit/h_pos_reg[9]_1[9]
    SLICE_X7Y28          LUT6 (Prop_lut6_I4_O)        0.045    -0.169 r  vga_timing_unit/h_pos[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.169    vga_timing_unit/h_pos[9]
    SLICE_X7Y28          FDCE                                         r  vga_timing_unit/h_pos_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.852    -0.317    vga_timing_unit/CLK
    SLICE_X7Y28          FDCE                                         r  vga_timing_unit/h_pos_reg[9]/C
                         clock pessimism             -0.230    -0.546    
    SLICE_X7Y28          FDCE (Hold_fdce_C_D)         0.091    -0.455    vga_timing_unit/h_pos_reg[9]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.169    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 vga_timing_unit/v_pos_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/v_pos_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0_1 rise@0.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.209ns (48.760%)  route 0.220ns (51.240%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.345ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.556    -0.573    vga_timing_unit/CLK
    SLICE_X10Y27         FDCE                                         r  vga_timing_unit/v_pos_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y27         FDCE (Prop_fdce_C_Q)         0.164    -0.409 r  vga_timing_unit/v_pos_reg[5]/Q
                         net (fo=22, routed)          0.220    -0.190    vga_timing_unit/y[5]
    SLICE_X10Y28         LUT5 (Prop_lut5_I4_O)        0.045    -0.145 r  vga_timing_unit/v_pos[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.145    vga_timing_unit/v_pos[7]_i_1_n_0
    SLICE_X10Y28         FDCE                                         r  vga_timing_unit/v_pos_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.824    -0.345    vga_timing_unit/CLK
    SLICE_X10Y28         FDCE                                         r  vga_timing_unit/v_pos_reg[7]/C
                         clock pessimism             -0.215    -0.559    
    SLICE_X10Y28         FDCE (Hold_fdce_C_D)         0.121    -0.438    vga_timing_unit/v_pos_reg[7]
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                          -0.145    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 vga_timing_unit/v_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/v_pos_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0_1 rise@0.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.186ns (48.143%)  route 0.200ns (51.857%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.346ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.556    -0.573    vga_timing_unit/CLK
    SLICE_X9Y27          FDCE                                         r  vga_timing_unit/v_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y27          FDCE (Prop_fdce_C_Q)         0.141    -0.432 r  vga_timing_unit/v_pos_reg[0]/Q
                         net (fo=20, routed)          0.200    -0.232    vga_timing_unit/Q[0]
    SLICE_X9Y27          LUT6 (Prop_lut6_I3_O)        0.045    -0.187 r  vga_timing_unit/v_pos[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.187    vga_timing_unit/v_pos[3]_i_1_n_0
    SLICE_X9Y27          FDCE                                         r  vga_timing_unit/v_pos_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.823    -0.346    vga_timing_unit/CLK
    SLICE_X9Y27          FDCE                                         r  vga_timing_unit/v_pos_reg[3]/C
                         clock pessimism             -0.228    -0.573    
    SLICE_X9Y27          FDCE (Hold_fdce_C_D)         0.092    -0.481    vga_timing_unit/v_pos_reg[3]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/h_pos_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0_1 rise@0.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.207ns (47.073%)  route 0.233ns (52.927%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.316ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.584    -0.545    vga_timing_unit/CLK
    SLICE_X6Y29          FDCE                                         r  vga_timing_unit/h_pos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y29          FDCE (Prop_fdce_C_Q)         0.164    -0.381 r  vga_timing_unit/h_pos_reg[4]/Q
                         net (fo=21, routed)          0.233    -0.149    vga_timing_unit/h_pos_reg[9]_1[4]
    SLICE_X6Y29          LUT5 (Prop_lut5_I0_O)        0.043    -0.106 r  vga_timing_unit/h_pos[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.106    vga_timing_unit/h_pos[4]
    SLICE_X6Y29          FDCE                                         r  vga_timing_unit/h_pos_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.853    -0.316    vga_timing_unit/CLK
    SLICE_X6Y29          FDCE                                         r  vga_timing_unit/h_pos_reg[4]/C
                         clock pessimism             -0.230    -0.545    
    SLICE_X6Y29          FDCE (Hold_fdce_C_D)         0.133    -0.412    vga_timing_unit/h_pos_reg[4]
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.106    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 vga_timing_unit/v_pos_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/v_pos_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0_1 rise@0.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.209ns (48.230%)  route 0.224ns (51.770%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.345ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.556    -0.573    vga_timing_unit/CLK
    SLICE_X10Y28         FDCE                                         r  vga_timing_unit/v_pos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y28         FDCE (Prop_fdce_C_Q)         0.164    -0.409 r  vga_timing_unit/v_pos_reg[7]/Q
                         net (fo=15, routed)          0.224    -0.185    vga_timing_unit/Q[6]
    SLICE_X10Y28         LUT6 (Prop_lut6_I3_O)        0.045    -0.140 r  vga_timing_unit/v_pos[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.140    vga_timing_unit/v_pos[8]_i_1_n_0
    SLICE_X10Y28         FDCE                                         r  vga_timing_unit/v_pos_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.824    -0.345    vga_timing_unit/CLK
    SLICE_X10Y28         FDCE                                         r  vga_timing_unit/v_pos_reg[8]/C
                         clock pessimism             -0.229    -0.573    
    SLICE_X10Y28         FDCE (Hold_fdce_C_D)         0.121    -0.452    vga_timing_unit/v_pos_reg[8]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.140    
  -------------------------------------------------------------------
                         slack                                  0.312    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_25mhz_clk_wiz_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clock_instance/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         40.000      37.845     BUFGCTRL_X0Y1   clock_instance/inst/clkout2_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         40.000      38.751     PLLE2_ADV_X1Y0  clock_instance/inst/plle2_adv_inst/CLKOUT1
Min Period        n/a     FDCE/C             n/a            1.000         40.000      39.000     SLICE_X10Y28    vga_timing_unit/v_pos_reg[6]/C
Min Period        n/a     FDCE/C             n/a            1.000         40.000      39.000     SLICE_X10Y28    vga_timing_unit/v_pos_reg[7]/C
Min Period        n/a     FDCE/C             n/a            1.000         40.000      39.000     SLICE_X10Y28    vga_timing_unit/v_pos_reg[8]/C
Min Period        n/a     FDCE/C             n/a            1.000         40.000      39.000     SLICE_X10Y27    vga_timing_unit/v_pos_reg[9]/C
Min Period        n/a     FDCE/C             n/a            1.000         40.000      39.000     SLICE_X9Y29     vga_timing_unit/h_pos_reg[0]/C
Min Period        n/a     FDCE/C             n/a            1.000         40.000      39.000     SLICE_X6Y24     vga_timing_unit/h_pos_reg[1]/C
Min Period        n/a     FDCE/C             n/a            1.000         40.000      39.000     SLICE_X9Y29     vga_timing_unit/h_pos_reg[2]/C
Min Period        n/a     FDCE/C             n/a            1.000         40.000      39.000     SLICE_X9Y29     vga_timing_unit/h_pos_reg[3]/C
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       40.000      120.000    PLLE2_ADV_X1Y0  clock_instance/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X9Y29     vga_timing_unit/h_pos_reg[0]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X9Y29     vga_timing_unit/h_pos_reg[2]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X9Y29     vga_timing_unit/h_pos_reg[3]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X10Y28    vga_timing_unit/v_pos_reg[6]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X10Y28    vga_timing_unit/v_pos_reg[7]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X10Y28    vga_timing_unit/v_pos_reg[8]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X10Y27    vga_timing_unit/v_pos_reg[9]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X10Y27    vga_timing_unit/v_pos_reg[9]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X6Y24     vga_timing_unit/h_pos_reg[1]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X6Y29     vga_timing_unit/h_pos_reg[4]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X10Y28    vga_timing_unit/v_pos_reg[6]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X10Y28    vga_timing_unit/v_pos_reg[7]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X10Y28    vga_timing_unit/v_pos_reg[8]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X6Y24     vga_timing_unit/h_pos_reg[1]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X10Y27    vga_timing_unit/v_pos_reg[9]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X9Y29     vga_timing_unit/h_pos_reg[0]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X9Y29     vga_timing_unit/h_pos_reg[2]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X9Y29     vga_timing_unit/h_pos_reg[3]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X6Y29     vga_timing_unit/h_pos_reg[4]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X6Y27     vga_timing_unit/h_pos_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock_instance/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2   clock_instance/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  clock_instance/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  clock_instance/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  clock_instance/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y0  clock_instance/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_25mhz_clk_wiz_0
  To Clock:  clk_100mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        3.460ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.111ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.460ns  (required time - arrival time)
  Source:                 vga_timing_unit/v_pos_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sel__1/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.597ns  (logic 0.890ns (15.901%)  route 4.707ns (84.099%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.036ns = ( 7.964 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.552    -2.467    vga_timing_unit/CLK
    SLICE_X10Y27         FDCE                                         r  vga_timing_unit/v_pos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y27         FDCE (Prop_fdce_C_Q)         0.518    -1.949 r  vga_timing_unit/v_pos_reg[4]/Q
                         net (fo=28, routed)          1.453    -0.495    vga_timing_unit/Q[4]
    SLICE_X7Y28          LUT6 (Prop_lut6_I2_O)        0.124    -0.371 r  vga_timing_unit/sel__1_i_10/O
                         net (fo=1, routed)           0.813     0.441    vga_timing_unit/sel__1_i_10_n_0
    SLICE_X8Y28          LUT5 (Prop_lut5_I0_O)        0.124     0.565 r  vga_timing_unit/sel__1_i_1/O
                         net (fo=19, routed)          1.600     2.165    vga_timing_unit/v_pos_reg[5]_0
    SLICE_X8Y21          LUT2 (Prop_lut2_I0_O)        0.124     2.289 r  vga_timing_unit/sel__1_i_4/O
                         net (fo=1, routed)           0.842     3.131    vga_timing_unit_n_49
    RAMB18_X0Y8          RAMB18E1                                     r  sel__1/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=79, routed)          1.478     7.964    clk_100mhz
    RAMB18_X0Y8          RAMB18E1                                     r  sel__1/CLKARDCLK
                         clock pessimism             -0.590     7.375    
                         clock uncertainty           -0.218     7.156    
    RAMB18_X0Y8          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566     6.590    sel__1
  -------------------------------------------------------------------
                         required time                          6.590    
                         arrival time                          -3.131    
  -------------------------------------------------------------------
                         slack                                  3.460    

Slack (MET) :             3.521ns  (required time - arrival time)
  Source:                 vga_timing_unit/v_pos_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sel__1/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.536ns  (logic 0.890ns (16.076%)  route 4.646ns (83.924%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.036ns = ( 7.964 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.552    -2.467    vga_timing_unit/CLK
    SLICE_X10Y27         FDCE                                         r  vga_timing_unit/v_pos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y27         FDCE (Prop_fdce_C_Q)         0.518    -1.949 r  vga_timing_unit/v_pos_reg[4]/Q
                         net (fo=28, routed)          1.453    -0.495    vga_timing_unit/Q[4]
    SLICE_X7Y28          LUT6 (Prop_lut6_I2_O)        0.124    -0.371 r  vga_timing_unit/sel__1_i_10/O
                         net (fo=1, routed)           0.813     0.441    vga_timing_unit/sel__1_i_10_n_0
    SLICE_X8Y28          LUT5 (Prop_lut5_I0_O)        0.124     0.565 r  vga_timing_unit/sel__1_i_1/O
                         net (fo=19, routed)          1.029     1.594    vga_timing_unit/v_pos_reg[5]_0
    SLICE_X8Y22          LUT2 (Prop_lut2_I0_O)        0.124     1.718 r  vga_timing_unit/sel__1_i_9/O
                         net (fo=1, routed)           1.351     3.070    vga_timing_unit_n_54
    RAMB18_X0Y8          RAMB18E1                                     r  sel__1/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=79, routed)          1.478     7.964    clk_100mhz
    RAMB18_X0Y8          RAMB18E1                                     r  sel__1/CLKARDCLK
                         clock pessimism             -0.590     7.375    
                         clock uncertainty           -0.218     7.156    
    RAMB18_X0Y8          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[2])
                                                     -0.566     6.590    sel__1
  -------------------------------------------------------------------
                         required time                          6.590    
                         arrival time                          -3.070    
  -------------------------------------------------------------------
                         slack                                  3.521    

Slack (MET) :             3.529ns  (required time - arrival time)
  Source:                 vga_timing_unit/v_pos_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sel__1/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.527ns  (logic 0.890ns (16.101%)  route 4.637ns (83.899%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.036ns = ( 7.964 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.552    -2.467    vga_timing_unit/CLK
    SLICE_X10Y27         FDCE                                         r  vga_timing_unit/v_pos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y27         FDCE (Prop_fdce_C_Q)         0.518    -1.949 r  vga_timing_unit/v_pos_reg[4]/Q
                         net (fo=28, routed)          1.453    -0.495    vga_timing_unit/Q[4]
    SLICE_X7Y28          LUT6 (Prop_lut6_I2_O)        0.124    -0.371 r  vga_timing_unit/sel__1_i_10/O
                         net (fo=1, routed)           0.813     0.441    vga_timing_unit/sel__1_i_10_n_0
    SLICE_X8Y28          LUT5 (Prop_lut5_I0_O)        0.124     0.565 r  vga_timing_unit/sel__1_i_1/O
                         net (fo=19, routed)          1.020     1.585    vga_timing_unit/v_pos_reg[5]_0
    SLICE_X8Y22          LUT2 (Prop_lut2_I0_O)        0.124     1.709 r  vga_timing_unit/sel__1_i_7/O
                         net (fo=1, routed)           1.352     3.061    vga_timing_unit_n_52
    RAMB18_X0Y8          RAMB18E1                                     r  sel__1/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=79, routed)          1.478     7.964    clk_100mhz
    RAMB18_X0Y8          RAMB18E1                                     r  sel__1/CLKARDCLK
                         clock pessimism             -0.590     7.375    
                         clock uncertainty           -0.218     7.156    
    RAMB18_X0Y8          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566     6.590    sel__1
  -------------------------------------------------------------------
                         required time                          6.590    
                         arrival time                          -3.061    
  -------------------------------------------------------------------
                         slack                                  3.529    

Slack (MET) :             3.615ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sel__2/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.440ns  (logic 1.774ns (32.608%)  route 3.666ns (67.392%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.033ns = ( 7.967 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.463ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.556    -2.463    vga_timing_unit/CLK
    SLICE_X9Y29          FDCE                                         r  vga_timing_unit/h_pos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y29          FDCE (Prop_fdce_C_Q)         0.456    -2.007 r  vga_timing_unit/h_pos_reg[2]/Q
                         net (fo=20, routed)          1.483    -0.524    vga_timing_unit/h_pos_reg[9]_1[2]
    SLICE_X4Y25          LUT4 (Prop_lut4_I2_O)        0.124    -0.400 r  vga_timing_unit/i__carry_i_7/O
                         net (fo=1, routed)           0.000    -0.400    player_unit/player_on4_inferred__0/i__carry__0_1[0]
    SLICE_X4Y25          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.150 r  player_unit/player_on4_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     0.150    player_unit/player_on4_inferred__0/i__carry_n_0
    SLICE_X4Y26          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     0.421 r  player_unit/player_on4_inferred__0/i__carry__0/CO[0]
                         net (fo=14, routed)          1.599     2.020    player_unit/player_on46_in
    SLICE_X8Y27          LUT5 (Prop_lut5_I4_O)        0.373     2.393 r  player_unit/sel__2_i_10/O
                         net (fo=1, routed)           0.585     2.978    player_col[2]
    RAMB36_X0Y5          RAMB36E1                                     r  sel__2/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=79, routed)          1.481     7.967    clk_100mhz
    RAMB36_X0Y5          RAMB36E1                                     r  sel__2/CLKARDCLK
                         clock pessimism             -0.590     7.378    
                         clock uncertainty           -0.218     7.159    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566     6.593    sel__2
  -------------------------------------------------------------------
                         required time                          6.593    
                         arrival time                          -2.978    
  -------------------------------------------------------------------
                         slack                                  3.615    

Slack (MET) :             3.636ns  (required time - arrival time)
  Source:                 vga_timing_unit/v_pos_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sel__1/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.421ns  (logic 0.890ns (16.418%)  route 4.531ns (83.582%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.036ns = ( 7.964 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.552    -2.467    vga_timing_unit/CLK
    SLICE_X10Y27         FDCE                                         r  vga_timing_unit/v_pos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y27         FDCE (Prop_fdce_C_Q)         0.518    -1.949 r  vga_timing_unit/v_pos_reg[4]/Q
                         net (fo=28, routed)          1.453    -0.495    vga_timing_unit/Q[4]
    SLICE_X7Y28          LUT6 (Prop_lut6_I2_O)        0.124    -0.371 r  vga_timing_unit/sel__1_i_10/O
                         net (fo=1, routed)           0.813     0.441    vga_timing_unit/sel__1_i_10_n_0
    SLICE_X8Y28          LUT5 (Prop_lut5_I0_O)        0.124     0.565 r  vga_timing_unit/sel__1_i_1/O
                         net (fo=19, routed)          0.932     1.498    vga_timing_unit/v_pos_reg[5]_0
    SLICE_X8Y21          LUT2 (Prop_lut2_I0_O)        0.124     1.622 r  vga_timing_unit/sel__1_i_6/O
                         net (fo=1, routed)           1.333     2.954    vga_timing_unit_n_51
    RAMB18_X0Y8          RAMB18E1                                     r  sel__1/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=79, routed)          1.478     7.964    clk_100mhz
    RAMB18_X0Y8          RAMB18E1                                     r  sel__1/CLKARDCLK
                         clock pessimism             -0.590     7.375    
                         clock uncertainty           -0.218     7.156    
    RAMB18_X0Y8          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566     6.590    sel__1
  -------------------------------------------------------------------
                         required time                          6.590    
                         arrival time                          -2.954    
  -------------------------------------------------------------------
                         slack                                  3.636    

Slack (MET) :             3.725ns  (required time - arrival time)
  Source:                 vga_timing_unit/v_pos_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sel__1/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.332ns  (logic 0.890ns (16.691%)  route 4.442ns (83.309%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.036ns = ( 7.964 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.552    -2.467    vga_timing_unit/CLK
    SLICE_X10Y27         FDCE                                         r  vga_timing_unit/v_pos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y27         FDCE (Prop_fdce_C_Q)         0.518    -1.949 r  vga_timing_unit/v_pos_reg[4]/Q
                         net (fo=28, routed)          1.453    -0.495    vga_timing_unit/Q[4]
    SLICE_X7Y28          LUT6 (Prop_lut6_I2_O)        0.124    -0.371 r  vga_timing_unit/sel__1_i_10/O
                         net (fo=1, routed)           0.813     0.441    vga_timing_unit/sel__1_i_10_n_0
    SLICE_X8Y28          LUT5 (Prop_lut5_I0_O)        0.124     0.565 r  vga_timing_unit/sel__1_i_1/O
                         net (fo=19, routed)          0.912     1.478    vga_timing_unit/v_pos_reg[5]_0
    SLICE_X8Y21          LUT2 (Prop_lut2_I0_O)        0.124     1.602 r  vga_timing_unit/sel__1_i_3/O
                         net (fo=1, routed)           1.264     2.866    vga_timing_unit_n_48
    RAMB18_X0Y8          RAMB18E1                                     r  sel__1/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=79, routed)          1.478     7.964    clk_100mhz
    RAMB18_X0Y8          RAMB18E1                                     r  sel__1/CLKARDCLK
                         clock pessimism             -0.590     7.375    
                         clock uncertainty           -0.218     7.156    
    RAMB18_X0Y8          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566     6.590    sel__1
  -------------------------------------------------------------------
                         required time                          6.590    
                         arrival time                          -2.866    
  -------------------------------------------------------------------
                         slack                                  3.725    

Slack (MET) :             3.734ns  (required time - arrival time)
  Source:                 vga_timing_unit/v_pos_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sel__1/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.322ns  (logic 0.890ns (16.721%)  route 4.432ns (83.279%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.036ns = ( 7.964 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.552    -2.467    vga_timing_unit/CLK
    SLICE_X10Y27         FDCE                                         r  vga_timing_unit/v_pos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y27         FDCE (Prop_fdce_C_Q)         0.518    -1.949 r  vga_timing_unit/v_pos_reg[4]/Q
                         net (fo=28, routed)          1.453    -0.495    vga_timing_unit/Q[4]
    SLICE_X7Y28          LUT6 (Prop_lut6_I2_O)        0.124    -0.371 r  vga_timing_unit/sel__1_i_10/O
                         net (fo=1, routed)           0.813     0.441    vga_timing_unit/sel__1_i_10_n_0
    SLICE_X8Y28          LUT5 (Prop_lut5_I0_O)        0.124     0.565 r  vga_timing_unit/sel__1_i_1/O
                         net (fo=19, routed)          1.023     1.588    vga_timing_unit/v_pos_reg[5]_0
    SLICE_X8Y22          LUT2 (Prop_lut2_I0_O)        0.124     1.712 r  vga_timing_unit/sel__1_i_2/O
                         net (fo=1, routed)           1.144     2.856    vga_timing_unit_n_47
    RAMB18_X0Y8          RAMB18E1                                     r  sel__1/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=79, routed)          1.478     7.964    clk_100mhz
    RAMB18_X0Y8          RAMB18E1                                     r  sel__1/CLKARDCLK
                         clock pessimism             -0.590     7.375    
                         clock uncertainty           -0.218     7.156    
    RAMB18_X0Y8          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566     6.590    sel__1
  -------------------------------------------------------------------
                         required time                          6.590    
                         arrival time                          -2.856    
  -------------------------------------------------------------------
                         slack                                  3.734    

Slack (MET) :             3.805ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sel__2/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.251ns  (logic 1.774ns (33.786%)  route 3.477ns (66.214%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.033ns = ( 7.967 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.463ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.556    -2.463    vga_timing_unit/CLK
    SLICE_X9Y29          FDCE                                         r  vga_timing_unit/h_pos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y29          FDCE (Prop_fdce_C_Q)         0.456    -2.007 r  vga_timing_unit/h_pos_reg[2]/Q
                         net (fo=20, routed)          1.483    -0.524    vga_timing_unit/h_pos_reg[9]_1[2]
    SLICE_X4Y25          LUT4 (Prop_lut4_I2_O)        0.124    -0.400 r  vga_timing_unit/i__carry_i_7/O
                         net (fo=1, routed)           0.000    -0.400    player_unit/player_on4_inferred__0/i__carry__0_1[0]
    SLICE_X4Y25          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.150 r  player_unit/player_on4_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     0.150    player_unit/player_on4_inferred__0/i__carry_n_0
    SLICE_X4Y26          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     0.421 r  player_unit/player_on4_inferred__0/i__carry__0/CO[0]
                         net (fo=14, routed)          1.410     1.831    player_unit/player_on46_in
    SLICE_X8Y27          LUT5 (Prop_lut5_I4_O)        0.373     2.204 r  player_unit/sel__2_i_1/O
                         net (fo=1, routed)           0.584     2.788    player_row[5]
    RAMB36_X0Y5          RAMB36E1                                     r  sel__2/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=79, routed)          1.481     7.967    clk_100mhz
    RAMB36_X0Y5          RAMB36E1                                     r  sel__2/CLKARDCLK
                         clock pessimism             -0.590     7.378    
                         clock uncertainty           -0.218     7.159    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.566     6.593    sel__2
  -------------------------------------------------------------------
                         required time                          6.593    
                         arrival time                          -2.788    
  -------------------------------------------------------------------
                         slack                                  3.805    

Slack (MET) :             3.815ns  (required time - arrival time)
  Source:                 vga_timing_unit/v_pos_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sel__2/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.245ns  (logic 1.684ns (32.108%)  route 3.561ns (67.892%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.033ns = ( 7.967 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.552    -2.467    vga_timing_unit/CLK
    SLICE_X10Y27         FDCE                                         r  vga_timing_unit/v_pos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y27         FDCE (Prop_fdce_C_Q)         0.518    -1.949 f  vga_timing_unit/v_pos_reg[4]/Q
                         net (fo=28, routed)          1.046    -0.903    vga_timing_unit/Q[4]
    SLICE_X11Y28         LUT2 (Prop_lut2_I1_O)        0.124    -0.779 r  vga_timing_unit/player_on3_carry_i_4/O
                         net (fo=1, routed)           0.000    -0.779    player_unit/S[2]
    SLICE_X11Y28         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    -0.381 r  player_unit/player_on3_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.381    player_unit/player_on3_carry_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    -0.110 r  player_unit/player_on3_carry__0/CO[0]
                         net (fo=14, routed)          1.748     1.639    player_unit/player_on3
    SLICE_X7Y25          LUT5 (Prop_lut5_I2_O)        0.373     2.012 r  player_unit/sel__2_i_4/O
                         net (fo=1, routed)           0.767     2.778    player_row[2]
    RAMB36_X0Y5          RAMB36E1                                     r  sel__2/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=79, routed)          1.481     7.967    clk_100mhz
    RAMB36_X0Y5          RAMB36E1                                     r  sel__2/CLKARDCLK
                         clock pessimism             -0.590     7.378    
                         clock uncertainty           -0.218     7.159    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566     6.593    sel__2
  -------------------------------------------------------------------
                         required time                          6.593    
                         arrival time                          -2.778    
  -------------------------------------------------------------------
                         slack                                  3.815    

Slack (MET) :             3.884ns  (required time - arrival time)
  Source:                 vga_timing_unit/v_pos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.794ns  (logic 1.312ns (22.646%)  route 4.482ns (77.354%))
  Logic Levels:           5  (LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.010ns = ( 7.990 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.552    -2.467    vga_timing_unit/CLK
    SLICE_X9Y27          FDCE                                         r  vga_timing_unit/v_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y27          FDCE (Prop_fdce_C_Q)         0.456    -2.011 f  vga_timing_unit/v_pos_reg[3]/Q
                         net (fo=25, routed)          1.289    -0.722    vga_timing_unit/Q[3]
    SLICE_X9Y27          LUT5 (Prop_lut5_I2_O)        0.152    -0.570 r  vga_timing_unit/resume_row_reg[6]_i_9/O
                         net (fo=2, routed)           0.819     0.249    vga_timing_unit/resume_row_reg[6]_i_9_n_0
    SLICE_X9Y28          LUT5 (Prop_lut5_I0_O)        0.332     0.581 r  vga_timing_unit/resume_row_reg[6]_i_7/O
                         net (fo=1, routed)           0.424     1.005    vga_timing_unit/resume_row_reg[6]_i_7_n_0
    SLICE_X8Y29          LUT6 (Prop_lut6_I5_O)        0.124     1.129 f  vga_timing_unit/resume_row_reg[6]_i_2/O
                         net (fo=16, routed)          0.617     1.746    vga_timing_unit/E[0]
    SLICE_X8Y30          LUT4 (Prop_lut4_I3_O)        0.124     1.870 r  vga_timing_unit/rgb_reg[10]_i_2/O
                         net (fo=5, routed)           1.333     3.203    vga_timing_unit/rgb_reg[10]_i_2_n_0
    SLICE_X5Y27          LUT5 (Prop_lut5_I2_O)        0.124     3.327 r  vga_timing_unit/rgb_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     3.327    rgb_next[2]
    SLICE_X5Y27          FDCE                                         r  rgb_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=79, routed)          1.503     7.990    clk_100mhz
    SLICE_X5Y27          FDCE                                         r  rgb_reg_reg[2]/C
                         clock pessimism             -0.590     7.400    
                         clock uncertainty           -0.218     7.182    
    SLICE_X5Y27          FDCE (Setup_fdce_C_D)        0.029     7.211    rgb_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          7.211    
                         arrival time                          -3.327    
  -------------------------------------------------------------------
                         slack                                  3.884    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            player_unit/player_pos_x_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.778ns  (logic 0.324ns (41.636%)  route 0.454ns (58.364%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.319ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.583    -0.546    vga_timing_unit/CLK
    SLICE_X6Y27          FDCE                                         r  vga_timing_unit/h_pos_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y27          FDCE (Prop_fdce_C_Q)         0.164    -0.382 f  vga_timing_unit/h_pos_reg[5]/Q
                         net (fo=19, routed)          0.183    -0.200    vga_timing_unit/h_pos_reg[9]_1[5]
    SLICE_X7Y27          LUT6 (Prop_lut6_I2_O)        0.045    -0.155 r  vga_timing_unit/player_pos_x[9]_i_5/O
                         net (fo=2, routed)           0.272     0.117    player_unit/player_pos_x_reg[9]_1
    SLICE_X2Y25          LUT3 (Prop_lut3_I0_O)        0.045     0.162 r  player_unit/player_pos_x[4]_i_6/O
                         net (fo=1, routed)           0.000     0.162    player_unit/player_pos_x[4]_i_6_n_0
    SLICE_X2Y25          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.232 r  player_unit/player_pos_x_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.232    player_unit/player_pos_x_reg[4]_i_1_n_7
    SLICE_X2Y25          FDPE                                         r  player_unit/player_pos_x_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=79, routed)          0.850    -0.319    player_unit/CLK
    SLICE_X2Y25          FDPE                                         r  player_unit/player_pos_x_reg[1]/C
                         clock pessimism              0.087    -0.232    
                         clock uncertainty            0.218    -0.013    
    SLICE_X2Y25          FDPE (Hold_fdpe_C_D)         0.134     0.121    player_unit/player_pos_x_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.121    
                         arrival time                           0.232    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            player_unit/player_pos_x_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.813ns  (logic 0.359ns (44.148%)  route 0.454ns (55.852%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.319ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.583    -0.546    vga_timing_unit/CLK
    SLICE_X6Y27          FDCE                                         r  vga_timing_unit/h_pos_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y27          FDCE (Prop_fdce_C_Q)         0.164    -0.382 f  vga_timing_unit/h_pos_reg[5]/Q
                         net (fo=19, routed)          0.183    -0.200    vga_timing_unit/h_pos_reg[9]_1[5]
    SLICE_X7Y27          LUT6 (Prop_lut6_I2_O)        0.045    -0.155 r  vga_timing_unit/player_pos_x[9]_i_5/O
                         net (fo=2, routed)           0.272     0.117    player_unit/player_pos_x_reg[9]_1
    SLICE_X2Y25          LUT3 (Prop_lut3_I0_O)        0.045     0.162 r  player_unit/player_pos_x[4]_i_6/O
                         net (fo=1, routed)           0.000     0.162    player_unit/player_pos_x[4]_i_6_n_0
    SLICE_X2Y25          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.105     0.267 r  player_unit/player_pos_x_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.267    player_unit/player_pos_x_reg[4]_i_1_n_6
    SLICE_X2Y25          FDPE                                         r  player_unit/player_pos_x_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=79, routed)          0.850    -0.319    player_unit/CLK
    SLICE_X2Y25          FDPE                                         r  player_unit/player_pos_x_reg[2]/C
                         clock pessimism              0.087    -0.232    
                         clock uncertainty            0.218    -0.013    
    SLICE_X2Y25          FDPE (Hold_fdpe_C_D)         0.134     0.121    player_unit/player_pos_x_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.121    
                         arrival time                           0.267    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 vga_timing_unit/v_pos_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sel__2/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.925ns  (logic 0.458ns (49.540%)  route 0.467ns (50.460%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT5=1)
  Clock Path Skew:        0.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.302ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.556    -0.573    vga_timing_unit/CLK
    SLICE_X10Y27         FDCE                                         r  vga_timing_unit/v_pos_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y27         FDCE (Prop_fdce_C_Q)         0.164    -0.409 r  vga_timing_unit/v_pos_reg[9]/Q
                         net (fo=24, routed)          0.086    -0.324    vga_timing_unit/Q[8]
    SLICE_X11Y27         LUT2 (Prop_lut2_I1_O)        0.045    -0.279 r  vga_timing_unit/_carry__1_i_1/O
                         net (fo=1, routed)           0.000    -0.279    player_unit/sel__2_2[1]
    SLICE_X11Y27         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.135    -0.144 f  player_unit/_carry__1/CO[1]
                         net (fo=14, routed)          0.170     0.027    player_unit/_carry__1_n_2
    SLICE_X8Y27          LUT5 (Prop_lut5_I1_O)        0.114     0.141 r  player_unit/sel__2_i_10/O
                         net (fo=1, routed)           0.211     0.351    player_col[2]
    RAMB36_X0Y5          RAMB36E1                                     r  sel__2/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=79, routed)          0.866    -0.302    clk_100mhz
    RAMB36_X0Y5          RAMB36E1                                     r  sel__2/CLKARDCLK
                         clock pessimism              0.087    -0.215    
                         clock uncertainty            0.218     0.003    
    RAMB36_X0Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     0.186    sel__2
  -------------------------------------------------------------------
                         required time                         -0.186    
                         arrival time                           0.351    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 vga_timing_unit/v_pos_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sel__2/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.936ns  (logic 0.458ns (48.913%)  route 0.478ns (51.087%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT5=1)
  Clock Path Skew:        0.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.302ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.556    -0.573    vga_timing_unit/CLK
    SLICE_X10Y27         FDCE                                         r  vga_timing_unit/v_pos_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y27         FDCE (Prop_fdce_C_Q)         0.164    -0.409 r  vga_timing_unit/v_pos_reg[9]/Q
                         net (fo=24, routed)          0.086    -0.324    vga_timing_unit/Q[8]
    SLICE_X11Y27         LUT2 (Prop_lut2_I1_O)        0.045    -0.279 r  vga_timing_unit/_carry__1_i_1/O
                         net (fo=1, routed)           0.000    -0.279    player_unit/sel__2_2[1]
    SLICE_X11Y27         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.135    -0.144 f  player_unit/_carry__1/CO[1]
                         net (fo=14, routed)          0.179     0.036    player_unit/_carry__1_n_2
    SLICE_X8Y27          LUT5 (Prop_lut5_I1_O)        0.114     0.150 r  player_unit/sel__2_i_1/O
                         net (fo=1, routed)           0.213     0.363    player_row[5]
    RAMB36_X0Y5          RAMB36E1                                     r  sel__2/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=79, routed)          0.866    -0.302    clk_100mhz
    RAMB36_X0Y5          RAMB36E1                                     r  sel__2/CLKARDCLK
                         clock pessimism              0.087    -0.215    
                         clock uncertainty            0.218     0.003    
    RAMB36_X0Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183     0.186    sel__2
  -------------------------------------------------------------------
                         required time                         -0.186    
                         arrival time                           0.363    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            player_unit/player_pos_x_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.853ns  (logic 0.399ns (46.767%)  route 0.454ns (53.233%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.319ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.583    -0.546    vga_timing_unit/CLK
    SLICE_X6Y27          FDCE                                         r  vga_timing_unit/h_pos_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y27          FDCE (Prop_fdce_C_Q)         0.164    -0.382 f  vga_timing_unit/h_pos_reg[5]/Q
                         net (fo=19, routed)          0.183    -0.200    vga_timing_unit/h_pos_reg[9]_1[5]
    SLICE_X7Y27          LUT6 (Prop_lut6_I2_O)        0.045    -0.155 r  vga_timing_unit/player_pos_x[9]_i_5/O
                         net (fo=2, routed)           0.272     0.117    player_unit/player_pos_x_reg[9]_1
    SLICE_X2Y25          LUT3 (Prop_lut3_I0_O)        0.045     0.162 r  player_unit/player_pos_x[4]_i_6/O
                         net (fo=1, routed)           0.000     0.162    player_unit/player_pos_x[4]_i_6_n_0
    SLICE_X2Y25          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.145     0.307 r  player_unit/player_pos_x_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.307    player_unit/player_pos_x_reg[4]_i_1_n_5
    SLICE_X2Y25          FDPE                                         r  player_unit/player_pos_x_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=79, routed)          0.850    -0.319    player_unit/CLK
    SLICE_X2Y25          FDPE                                         r  player_unit/player_pos_x_reg[3]/C
                         clock pessimism              0.087    -0.232    
                         clock uncertainty            0.218    -0.013    
    SLICE_X2Y25          FDPE (Hold_fdpe_C_D)         0.134     0.121    player_unit/player_pos_x_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.121    
                         arrival time                           0.307    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 vga_timing_unit/v_pos_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sel__2/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.948ns  (logic 0.458ns (48.287%)  route 0.490ns (51.713%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT5=1)
  Clock Path Skew:        0.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.302ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.556    -0.573    vga_timing_unit/CLK
    SLICE_X10Y27         FDCE                                         r  vga_timing_unit/v_pos_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y27         FDCE (Prop_fdce_C_Q)         0.164    -0.409 r  vga_timing_unit/v_pos_reg[9]/Q
                         net (fo=24, routed)          0.086    -0.324    vga_timing_unit/Q[8]
    SLICE_X11Y27         LUT2 (Prop_lut2_I1_O)        0.045    -0.279 r  vga_timing_unit/_carry__1_i_1/O
                         net (fo=1, routed)           0.000    -0.279    player_unit/sel__2_2[1]
    SLICE_X11Y27         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.135    -0.144 f  player_unit/_carry__1/CO[1]
                         net (fo=14, routed)          0.191     0.048    player_unit/_carry__1_n_2
    SLICE_X8Y26          LUT5 (Prop_lut5_I1_O)        0.114     0.162 r  player_unit/sel__2_i_9/O
                         net (fo=1, routed)           0.214     0.375    player_col[3]
    RAMB36_X0Y5          RAMB36E1                                     r  sel__2/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=79, routed)          0.866    -0.302    clk_100mhz
    RAMB36_X0Y5          RAMB36E1                                     r  sel__2/CLKARDCLK
                         clock pessimism              0.087    -0.215    
                         clock uncertainty            0.218     0.003    
    RAMB36_X0Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     0.186    sel__2
  -------------------------------------------------------------------
                         required time                         -0.186    
                         arrival time                           0.375    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 vga_timing_unit/v_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sel__2/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.953ns  (logic 0.372ns (39.027%)  route 0.581ns (60.973%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.302ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.556    -0.573    vga_timing_unit/CLK
    SLICE_X9Y27          FDCE                                         r  vga_timing_unit/v_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y27          FDCE (Prop_fdce_C_Q)         0.141    -0.432 r  vga_timing_unit/v_pos_reg[0]/Q
                         net (fo=20, routed)          0.171    -0.262    vga_timing_unit/Q[0]
    SLICE_X9Y25          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124    -0.138 r  vga_timing_unit/sel__2_i_14/O[1]
                         net (fo=1, routed)           0.197     0.059    player_unit/O[0]
    SLICE_X8Y26          LUT5 (Prop_lut5_I0_O)        0.107     0.166 r  player_unit/sel__2_i_5/O
                         net (fo=1, routed)           0.213     0.380    player_row[1]
    RAMB36_X0Y5          RAMB36E1                                     r  sel__2/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=79, routed)          0.866    -0.302    clk_100mhz
    RAMB36_X0Y5          RAMB36E1                                     r  sel__2/CLKARDCLK
                         clock pessimism              0.087    -0.215    
                         clock uncertainty            0.218     0.003    
    RAMB36_X0Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     0.186    sel__2
  -------------------------------------------------------------------
                         required time                         -0.186    
                         arrival time                           0.380    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 vga_timing_unit/v_pos_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sel__2/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.958ns  (logic 0.458ns (47.820%)  route 0.500ns (52.180%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT5=1)
  Clock Path Skew:        0.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.302ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.556    -0.573    vga_timing_unit/CLK
    SLICE_X10Y27         FDCE                                         r  vga_timing_unit/v_pos_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y27         FDCE (Prop_fdce_C_Q)         0.164    -0.409 r  vga_timing_unit/v_pos_reg[9]/Q
                         net (fo=24, routed)          0.086    -0.324    vga_timing_unit/Q[8]
    SLICE_X11Y27         LUT2 (Prop_lut2_I1_O)        0.045    -0.279 r  vga_timing_unit/_carry__1_i_1/O
                         net (fo=1, routed)           0.000    -0.279    player_unit/sel__2_2[1]
    SLICE_X11Y27         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.135    -0.144 f  player_unit/_carry__1/CO[1]
                         net (fo=14, routed)          0.200     0.057    player_unit/_carry__1_n_2
    SLICE_X8Y26          LUT5 (Prop_lut5_I1_O)        0.114     0.171 r  player_unit/sel__2_i_6/O
                         net (fo=1, routed)           0.214     0.384    player_row[0]
    RAMB36_X0Y5          RAMB36E1                                     r  sel__2/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=79, routed)          0.866    -0.302    clk_100mhz
    RAMB36_X0Y5          RAMB36E1                                     r  sel__2/CLKARDCLK
                         clock pessimism              0.087    -0.215    
                         clock uncertainty            0.218     0.003    
    RAMB36_X0Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     0.186    sel__2
  -------------------------------------------------------------------
                         required time                         -0.186    
                         arrival time                           0.384    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            player_unit/player_pos_x_reg[4]/D
                            (rising edge-triggered cell FDPE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.873ns  (logic 0.419ns (47.986%)  route 0.454ns (52.014%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.319ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.583    -0.546    vga_timing_unit/CLK
    SLICE_X6Y27          FDCE                                         r  vga_timing_unit/h_pos_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y27          FDCE (Prop_fdce_C_Q)         0.164    -0.382 f  vga_timing_unit/h_pos_reg[5]/Q
                         net (fo=19, routed)          0.183    -0.200    vga_timing_unit/h_pos_reg[9]_1[5]
    SLICE_X7Y27          LUT6 (Prop_lut6_I2_O)        0.045    -0.155 r  vga_timing_unit/player_pos_x[9]_i_5/O
                         net (fo=2, routed)           0.272     0.117    player_unit/player_pos_x_reg[9]_1
    SLICE_X2Y25          LUT3 (Prop_lut3_I0_O)        0.045     0.162 r  player_unit/player_pos_x[4]_i_6/O
                         net (fo=1, routed)           0.000     0.162    player_unit/player_pos_x[4]_i_6_n_0
    SLICE_X2Y25          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.165     0.327 r  player_unit/player_pos_x_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.327    player_unit/player_pos_x_reg[4]_i_1_n_4
    SLICE_X2Y25          FDPE                                         r  player_unit/player_pos_x_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=79, routed)          0.850    -0.319    player_unit/CLK
    SLICE_X2Y25          FDPE                                         r  player_unit/player_pos_x_reg[4]/C
                         clock pessimism              0.087    -0.232    
                         clock uncertainty            0.218    -0.013    
    SLICE_X2Y25          FDPE (Hold_fdpe_C_D)         0.134     0.121    player_unit/player_pos_x_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.121    
                         arrival time                           0.327    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            player_unit/player_pos_x_reg[5]/CE
                            (rising edge-triggered cell FDPE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.751ns  (logic 0.254ns (33.839%)  route 0.497ns (66.161%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.318ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.583    -0.546    vga_timing_unit/CLK
    SLICE_X6Y27          FDCE                                         r  vga_timing_unit/h_pos_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y27          FDCE (Prop_fdce_C_Q)         0.164    -0.382 f  vga_timing_unit/h_pos_reg[5]/Q
                         net (fo=19, routed)          0.183    -0.200    vga_timing_unit/h_pos_reg[9]_1[5]
    SLICE_X7Y27          LUT6 (Prop_lut6_I2_O)        0.045    -0.155 r  vga_timing_unit/player_pos_x[9]_i_5/O
                         net (fo=2, routed)           0.184     0.029    player_unit/player_pos_x_reg[9]_1
    SLICE_X3Y25          LUT3 (Prop_lut3_I2_O)        0.045     0.074 r  player_unit/player_pos_x[9]_i_1/O
                         net (fo=10, routed)          0.130     0.204    player_unit/player_pos_x[9]_i_1_n_0
    SLICE_X2Y26          FDPE                                         r  player_unit/player_pos_x_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=79, routed)          0.851    -0.318    player_unit/CLK
    SLICE_X2Y26          FDPE                                         r  player_unit/player_pos_x_reg[5]/C
                         clock pessimism              0.087    -0.231    
                         clock uncertainty            0.218    -0.012    
    SLICE_X2Y26          FDPE (Hold_fdpe_C_CE)       -0.016    -0.028    player_unit/player_pos_x_reg[5]
  -------------------------------------------------------------------
                         required time                          0.028    
                         arrival time                           0.204    
  -------------------------------------------------------------------
                         slack                                  0.233    





---------------------------------------------------------------------------------------------------
From Clock:  clk_100mhz_clk_wiz_0_1
  To Clock:  clk_100mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        3.929ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.114ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.929ns  (required time - arrival time)
  Source:                 player_unit/player_pos_x_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sel__2/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.368ns  (logic 1.687ns (31.425%)  route 3.681ns (68.575%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.033ns = ( 7.967 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.399ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=79, routed)          1.620    -2.399    player_unit/CLK
    SLICE_X2Y26          FDCE                                         r  player_unit/player_pos_x_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDCE (Prop_fdce_C_Q)         0.518    -1.881 r  player_unit/player_pos_x_reg[7]/Q
                         net (fo=13, routed)          1.498    -0.383    player_unit/player_pos_x_reg[9]_0[7]
    SLICE_X4Y25          LUT4 (Prop_lut4_I0_O)        0.124    -0.259 r  player_unit/i__carry_i_5/O
                         net (fo=1, routed)           0.000    -0.259    player_unit/i__carry_i_5_n_0
    SLICE_X4Y25          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     0.142 r  player_unit/player_on4_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     0.142    player_unit/player_on4_inferred__0/i__carry_n_0
    SLICE_X4Y26          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     0.413 r  player_unit/player_on4_inferred__0/i__carry__0/CO[0]
                         net (fo=14, routed)          1.599     2.012    player_unit/player_on46_in
    SLICE_X8Y27          LUT5 (Prop_lut5_I4_O)        0.373     2.385 r  player_unit/sel__2_i_10/O
                         net (fo=1, routed)           0.585     2.970    player_col[2]
    RAMB36_X0Y5          RAMB36E1                                     r  sel__2/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=79, routed)          1.481     7.967    clk_100mhz
    RAMB36_X0Y5          RAMB36E1                                     r  sel__2/CLKARDCLK
                         clock pessimism             -0.425     7.542    
                         clock uncertainty           -0.077     7.465    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566     6.899    sel__2
  -------------------------------------------------------------------
                         required time                          6.899    
                         arrival time                          -2.970    
  -------------------------------------------------------------------
                         slack                                  3.929    

Slack (MET) :             4.007ns  (required time - arrival time)
  Source:                 player_unit/player_pos_x_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sel__2/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.292ns  (logic 1.560ns (29.476%)  route 3.732ns (70.524%))
  Logic Levels:           4  (CARRY4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.033ns = ( 7.967 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.401ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=79, routed)          1.618    -2.401    player_unit/CLK
    SLICE_X2Y25          FDPE                                         r  player_unit/player_pos_x_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y25          FDPE (Prop_fdpe_C_Q)         0.518    -1.883 f  player_unit/player_pos_x_reg[4]/Q
                         net (fo=12, routed)          1.340    -0.543    player_unit/player_pos_x_reg[9]_0[4]
    SLICE_X3Y26          LUT6 (Prop_lut6_I0_O)        0.124    -0.419 r  player_unit/player_on4_carry__0_i_5/O
                         net (fo=4, routed)           0.450     0.031    player_unit/player_on4_carry__0_i_5_n_0
    SLICE_X4Y27          LUT6 (Prop_lut6_I1_O)        0.124     0.155 r  player_unit/player_on4_carry__0_i_2/O
                         net (fo=1, routed)           0.471     0.625    player_unit/player_on4_carry__0_i_2_n_0
    SLICE_X5Y26          CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465     1.090 r  player_unit/player_on4_carry__0/CO[1]
                         net (fo=14, routed)          0.889     1.979    player_unit/player_on4
    SLICE_X8Y26          LUT5 (Prop_lut5_I3_O)        0.329     2.308 r  player_unit/sel__2_i_9/O
                         net (fo=1, routed)           0.584     2.892    player_col[3]
    RAMB36_X0Y5          RAMB36E1                                     r  sel__2/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=79, routed)          1.481     7.967    clk_100mhz
    RAMB36_X0Y5          RAMB36E1                                     r  sel__2/CLKARDCLK
                         clock pessimism             -0.425     7.542    
                         clock uncertainty           -0.077     7.465    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566     6.899    sel__2
  -------------------------------------------------------------------
                         required time                          6.899    
                         arrival time                          -2.892    
  -------------------------------------------------------------------
                         slack                                  4.007    

Slack (MET) :             4.014ns  (required time - arrival time)
  Source:                 player_unit/player_pos_x_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sel__2/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.285ns  (logic 1.560ns (29.518%)  route 3.725ns (70.482%))
  Logic Levels:           4  (CARRY4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.033ns = ( 7.967 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.401ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=79, routed)          1.618    -2.401    player_unit/CLK
    SLICE_X2Y25          FDPE                                         r  player_unit/player_pos_x_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y25          FDPE (Prop_fdpe_C_Q)         0.518    -1.883 f  player_unit/player_pos_x_reg[4]/Q
                         net (fo=12, routed)          1.340    -0.543    player_unit/player_pos_x_reg[9]_0[4]
    SLICE_X3Y26          LUT6 (Prop_lut6_I0_O)        0.124    -0.419 r  player_unit/player_on4_carry__0_i_5/O
                         net (fo=4, routed)           0.450     0.031    player_unit/player_on4_carry__0_i_5_n_0
    SLICE_X4Y27          LUT6 (Prop_lut6_I1_O)        0.124     0.155 r  player_unit/player_on4_carry__0_i_2/O
                         net (fo=1, routed)           0.471     0.625    player_unit/player_on4_carry__0_i_2_n_0
    SLICE_X5Y26          CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465     1.090 r  player_unit/player_on4_carry__0/CO[1]
                         net (fo=14, routed)          0.881     1.971    player_unit/player_on4
    SLICE_X8Y27          LUT5 (Prop_lut5_I3_O)        0.329     2.300 r  player_unit/sel__2_i_1/O
                         net (fo=1, routed)           0.584     2.884    player_row[5]
    RAMB36_X0Y5          RAMB36E1                                     r  sel__2/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=79, routed)          1.481     7.967    clk_100mhz
    RAMB36_X0Y5          RAMB36E1                                     r  sel__2/CLKARDCLK
                         clock pessimism             -0.425     7.542    
                         clock uncertainty           -0.077     7.465    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.566     6.899    sel__2
  -------------------------------------------------------------------
                         required time                          6.899    
                         arrival time                          -2.884    
  -------------------------------------------------------------------
                         slack                                  4.014    

Slack (MET) :             4.118ns  (required time - arrival time)
  Source:                 player_unit/player_pos_x_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sel__2/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.181ns  (logic 1.560ns (30.112%)  route 3.621ns (69.888%))
  Logic Levels:           4  (CARRY4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.033ns = ( 7.967 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.401ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=79, routed)          1.618    -2.401    player_unit/CLK
    SLICE_X2Y25          FDPE                                         r  player_unit/player_pos_x_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y25          FDPE (Prop_fdpe_C_Q)         0.518    -1.883 f  player_unit/player_pos_x_reg[4]/Q
                         net (fo=12, routed)          1.340    -0.543    player_unit/player_pos_x_reg[9]_0[4]
    SLICE_X3Y26          LUT6 (Prop_lut6_I0_O)        0.124    -0.419 r  player_unit/player_on4_carry__0_i_5/O
                         net (fo=4, routed)           0.450     0.031    player_unit/player_on4_carry__0_i_5_n_0
    SLICE_X4Y27          LUT6 (Prop_lut6_I1_O)        0.124     0.155 r  player_unit/player_on4_carry__0_i_2/O
                         net (fo=1, routed)           0.471     0.625    player_unit/player_on4_carry__0_i_2_n_0
    SLICE_X5Y26          CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465     1.090 r  player_unit/player_on4_carry__0/CO[1]
                         net (fo=14, routed)          0.710     1.801    player_unit/player_on4
    SLICE_X8Y25          LUT5 (Prop_lut5_I3_O)        0.329     2.130 r  player_unit/sel__2_i_2/O
                         net (fo=1, routed)           0.650     2.780    player_row[4]
    RAMB36_X0Y5          RAMB36E1                                     r  sel__2/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=79, routed)          1.481     7.967    clk_100mhz
    RAMB36_X0Y5          RAMB36E1                                     r  sel__2/CLKARDCLK
                         clock pessimism             -0.425     7.542    
                         clock uncertainty           -0.077     7.465    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566     6.899    sel__2
  -------------------------------------------------------------------
                         required time                          6.899    
                         arrival time                          -2.780    
  -------------------------------------------------------------------
                         slack                                  4.118    

Slack (MET) :             4.122ns  (required time - arrival time)
  Source:                 player_unit/player_pos_x_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sel__2/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.177ns  (logic 1.560ns (30.131%)  route 3.617ns (69.869%))
  Logic Levels:           4  (CARRY4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.033ns = ( 7.967 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.401ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=79, routed)          1.618    -2.401    player_unit/CLK
    SLICE_X2Y25          FDPE                                         r  player_unit/player_pos_x_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y25          FDPE (Prop_fdpe_C_Q)         0.518    -1.883 f  player_unit/player_pos_x_reg[4]/Q
                         net (fo=12, routed)          1.340    -0.543    player_unit/player_pos_x_reg[9]_0[4]
    SLICE_X3Y26          LUT6 (Prop_lut6_I0_O)        0.124    -0.419 r  player_unit/player_on4_carry__0_i_5/O
                         net (fo=4, routed)           0.450     0.031    player_unit/player_on4_carry__0_i_5_n_0
    SLICE_X4Y27          LUT6 (Prop_lut6_I1_O)        0.124     0.155 r  player_unit/player_on4_carry__0_i_2/O
                         net (fo=1, routed)           0.471     0.625    player_unit/player_on4_carry__0_i_2_n_0
    SLICE_X5Y26          CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465     1.090 r  player_unit/player_on4_carry__0/CO[1]
                         net (fo=14, routed)          0.591     1.681    player_unit/player_on4
    SLICE_X7Y25          LUT5 (Prop_lut5_I3_O)        0.329     2.010 r  player_unit/sel__2_i_4/O
                         net (fo=1, routed)           0.767     2.777    player_row[2]
    RAMB36_X0Y5          RAMB36E1                                     r  sel__2/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=79, routed)          1.481     7.967    clk_100mhz
    RAMB36_X0Y5          RAMB36E1                                     r  sel__2/CLKARDCLK
                         clock pessimism             -0.425     7.542    
                         clock uncertainty           -0.077     7.465    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566     6.899    sel__2
  -------------------------------------------------------------------
                         required time                          6.899    
                         arrival time                          -2.777    
  -------------------------------------------------------------------
                         slack                                  4.122    

Slack (MET) :             4.143ns  (required time - arrival time)
  Source:                 player_unit/player_pos_x_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sel__2/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.156ns  (logic 1.560ns (30.254%)  route 3.596ns (69.746%))
  Logic Levels:           4  (CARRY4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.033ns = ( 7.967 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.401ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=79, routed)          1.618    -2.401    player_unit/CLK
    SLICE_X2Y25          FDPE                                         r  player_unit/player_pos_x_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y25          FDPE (Prop_fdpe_C_Q)         0.518    -1.883 f  player_unit/player_pos_x_reg[4]/Q
                         net (fo=12, routed)          1.340    -0.543    player_unit/player_pos_x_reg[9]_0[4]
    SLICE_X3Y26          LUT6 (Prop_lut6_I0_O)        0.124    -0.419 r  player_unit/player_on4_carry__0_i_5/O
                         net (fo=4, routed)           0.450     0.031    player_unit/player_on4_carry__0_i_5_n_0
    SLICE_X4Y27          LUT6 (Prop_lut6_I1_O)        0.124     0.155 r  player_unit/player_on4_carry__0_i_2/O
                         net (fo=1, routed)           0.471     0.625    player_unit/player_on4_carry__0_i_2_n_0
    SLICE_X5Y26          CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465     1.090 r  player_unit/player_on4_carry__0/CO[1]
                         net (fo=14, routed)          0.735     1.826    player_unit/player_on4
    SLICE_X8Y26          LUT5 (Prop_lut5_I3_O)        0.329     2.155 r  player_unit/sel__2_i_6/O
                         net (fo=1, routed)           0.601     2.756    player_row[0]
    RAMB36_X0Y5          RAMB36E1                                     r  sel__2/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=79, routed)          1.481     7.967    clk_100mhz
    RAMB36_X0Y5          RAMB36E1                                     r  sel__2/CLKARDCLK
                         clock pessimism             -0.425     7.542    
                         clock uncertainty           -0.077     7.465    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566     6.899    sel__2
  -------------------------------------------------------------------
                         required time                          6.899    
                         arrival time                          -2.756    
  -------------------------------------------------------------------
                         slack                                  4.143    

Slack (MET) :             4.143ns  (required time - arrival time)
  Source:                 player_unit/player_pos_x_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sel__2/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.156ns  (logic 1.560ns (30.257%)  route 3.596ns (69.743%))
  Logic Levels:           4  (CARRY4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.033ns = ( 7.967 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.401ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=79, routed)          1.618    -2.401    player_unit/CLK
    SLICE_X2Y25          FDPE                                         r  player_unit/player_pos_x_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y25          FDPE (Prop_fdpe_C_Q)         0.518    -1.883 f  player_unit/player_pos_x_reg[4]/Q
                         net (fo=12, routed)          1.340    -0.543    player_unit/player_pos_x_reg[9]_0[4]
    SLICE_X3Y26          LUT6 (Prop_lut6_I0_O)        0.124    -0.419 r  player_unit/player_on4_carry__0_i_5/O
                         net (fo=4, routed)           0.450     0.031    player_unit/player_on4_carry__0_i_5_n_0
    SLICE_X4Y27          LUT6 (Prop_lut6_I1_O)        0.124     0.155 r  player_unit/player_on4_carry__0_i_2/O
                         net (fo=1, routed)           0.471     0.625    player_unit/player_on4_carry__0_i_2_n_0
    SLICE_X5Y26          CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465     1.090 r  player_unit/player_on4_carry__0/CO[1]
                         net (fo=14, routed)          0.737     1.828    player_unit/player_on4
    SLICE_X8Y25          LUT5 (Prop_lut5_I3_O)        0.329     2.157 r  player_unit/sel__2_i_11/O
                         net (fo=1, routed)           0.599     2.755    player_col[1]
    RAMB36_X0Y5          RAMB36E1                                     r  sel__2/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=79, routed)          1.481     7.967    clk_100mhz
    RAMB36_X0Y5          RAMB36E1                                     r  sel__2/CLKARDCLK
                         clock pessimism             -0.425     7.542    
                         clock uncertainty           -0.077     7.465    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566     6.899    sel__2
  -------------------------------------------------------------------
                         required time                          6.899    
                         arrival time                          -2.755    
  -------------------------------------------------------------------
                         slack                                  4.143    

Slack (MET) :             4.145ns  (required time - arrival time)
  Source:                 player_unit/player_pos_x_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sel__2/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.154ns  (logic 1.560ns (30.270%)  route 3.594ns (69.730%))
  Logic Levels:           4  (CARRY4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.033ns = ( 7.967 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.401ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=79, routed)          1.618    -2.401    player_unit/CLK
    SLICE_X2Y25          FDPE                                         r  player_unit/player_pos_x_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y25          FDPE (Prop_fdpe_C_Q)         0.518    -1.883 f  player_unit/player_pos_x_reg[4]/Q
                         net (fo=12, routed)          1.340    -0.543    player_unit/player_pos_x_reg[9]_0[4]
    SLICE_X3Y26          LUT6 (Prop_lut6_I0_O)        0.124    -0.419 r  player_unit/player_on4_carry__0_i_5/O
                         net (fo=4, routed)           0.450     0.031    player_unit/player_on4_carry__0_i_5_n_0
    SLICE_X4Y27          LUT6 (Prop_lut6_I1_O)        0.124     0.155 r  player_unit/player_on4_carry__0_i_2/O
                         net (fo=1, routed)           0.471     0.625    player_unit/player_on4_carry__0_i_2_n_0
    SLICE_X5Y26          CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465     1.090 r  player_unit/player_on4_carry__0/CO[1]
                         net (fo=14, routed)          0.734     1.825    player_unit/player_on4
    SLICE_X8Y25          LUT5 (Prop_lut5_I3_O)        0.329     2.154 r  player_unit/sel__2_i_12/O
                         net (fo=1, routed)           0.600     2.753    player_col[0]
    RAMB36_X0Y5          RAMB36E1                                     r  sel__2/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=79, routed)          1.481     7.967    clk_100mhz
    RAMB36_X0Y5          RAMB36E1                                     r  sel__2/CLKARDCLK
                         clock pessimism             -0.425     7.542    
                         clock uncertainty           -0.077     7.465    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566     6.899    sel__2
  -------------------------------------------------------------------
                         required time                          6.899    
                         arrival time                          -2.753    
  -------------------------------------------------------------------
                         slack                                  4.145    

Slack (MET) :             4.153ns  (required time - arrival time)
  Source:                 sel__2/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.786ns  (logic 3.022ns (52.225%)  route 2.764ns (47.775%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.008ns = ( 7.992 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.421ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=79, routed)          1.598    -2.421    clk_100mhz
    RAMB36_X0Y5          RAMB36E1                                     r  sel__2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     0.033 r  sel__2/DOADO[0]
                         net (fo=2, routed)           1.406     1.439    player_color_data[2]
    SLICE_X6Y27          LUT6 (Prop_lut6_I2_O)        0.124     1.563 r  rgb_reg[11]_i_8/O
                         net (fo=2, routed)           0.495     2.058    player_unit/rgb_reg_reg[5]_1
    SLICE_X6Y27          LUT5 (Prop_lut5_I4_O)        0.116     2.174 f  player_unit/rgb_reg[11]_i_4/O
                         net (fo=9, routed)           0.863     3.037    player_unit/v_pos_reg[8]
    SLICE_X5Y28          LUT6 (Prop_lut6_I2_O)        0.328     3.365 r  player_unit/rgb_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     3.365    rgb_next[5]
    SLICE_X5Y28          FDCE                                         r  rgb_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=79, routed)          1.505     7.992    clk_100mhz
    SLICE_X5Y28          FDCE                                         r  rgb_reg_reg[5]/C
                         clock pessimism             -0.425     7.566    
                         clock uncertainty           -0.077     7.489    
    SLICE_X5Y28          FDCE (Setup_fdce_C_D)        0.029     7.518    rgb_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          7.518    
                         arrival time                          -3.365    
  -------------------------------------------------------------------
                         slack                                  4.153    

Slack (MET) :             4.164ns  (required time - arrival time)
  Source:                 player_unit/player_pos_x_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sel__2/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.136ns  (logic 1.560ns (30.377%)  route 3.576ns (69.623%))
  Logic Levels:           4  (CARRY4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.033ns = ( 7.967 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.401ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=79, routed)          1.618    -2.401    player_unit/CLK
    SLICE_X2Y25          FDPE                                         r  player_unit/player_pos_x_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y25          FDPE (Prop_fdpe_C_Q)         0.518    -1.883 f  player_unit/player_pos_x_reg[4]/Q
                         net (fo=12, routed)          1.340    -0.543    player_unit/player_pos_x_reg[9]_0[4]
    SLICE_X3Y26          LUT6 (Prop_lut6_I0_O)        0.124    -0.419 r  player_unit/player_on4_carry__0_i_5/O
                         net (fo=4, routed)           0.450     0.031    player_unit/player_on4_carry__0_i_5_n_0
    SLICE_X4Y27          LUT6 (Prop_lut6_I1_O)        0.124     0.155 r  player_unit/player_on4_carry__0_i_2/O
                         net (fo=1, routed)           0.471     0.625    player_unit/player_on4_carry__0_i_2_n_0
    SLICE_X5Y26          CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465     1.090 r  player_unit/player_on4_carry__0/CO[1]
                         net (fo=14, routed)          0.588     1.678    player_unit/player_on4
    SLICE_X8Y26          LUT5 (Prop_lut5_I3_O)        0.329     2.007 r  player_unit/sel__2_i_3/O
                         net (fo=1, routed)           0.728     2.735    player_row[3]
    RAMB36_X0Y5          RAMB36E1                                     r  sel__2/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=79, routed)          1.481     7.967    clk_100mhz
    RAMB36_X0Y5          RAMB36E1                                     r  sel__2/CLKARDCLK
                         clock pessimism             -0.425     7.542    
                         clock uncertainty           -0.077     7.465    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566     6.899    sel__2
  -------------------------------------------------------------------
                         required time                          6.899    
                         arrival time                          -2.735    
  -------------------------------------------------------------------
                         slack                                  4.164    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 menu_unit/b2/sync_buffer_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            menu_unit/b2/sync_buffer_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.141ns (47.854%)  route 0.154ns (52.146%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.319ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=79, routed)          0.583    -0.546    menu_unit/b2/clk_100mhz
    SLICE_X0Y23          FDRE                                         r  menu_unit/b2/sync_buffer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y23          FDRE (Prop_fdre_C_Q)         0.141    -0.405 r  menu_unit/b2/sync_buffer_reg[1]/Q
                         net (fo=1, routed)           0.154    -0.252    menu_unit/b2/sync_buffer_reg_n_0_[1]
    SLICE_X0Y25          FDRE                                         r  menu_unit/b2/sync_buffer_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=79, routed)          0.850    -0.319    menu_unit/b2/clk_100mhz
    SLICE_X0Y25          FDRE                                         r  menu_unit/b2/sync_buffer_reg[2]/C
                         clock pessimism             -0.195    -0.513    
                         clock uncertainty            0.077    -0.436    
    SLICE_X0Y25          FDRE (Hold_fdre_C_D)         0.070    -0.366    menu_unit/b2/sync_buffer_reg[2]
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 menu_unit/debounce_up/out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            menu_unit/debounce_up/rise_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.207ns (54.301%)  route 0.174ns (45.699%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.315ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=79, routed)          0.585    -0.544    menu_unit/debounce_up/clk_100mhz
    SLICE_X2Y28          FDRE                                         r  menu_unit/debounce_up/out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y28          FDRE (Prop_fdre_C_Q)         0.164    -0.380 f  menu_unit/debounce_up/out_reg/Q
                         net (fo=3, routed)           0.174    -0.206    menu_unit/debounce_up/out_reg_0
    SLICE_X2Y28          LUT3 (Prop_lut3_I2_O)        0.043    -0.163 r  menu_unit/debounce_up/rise_i_1__0/O
                         net (fo=1, routed)           0.000    -0.163    menu_unit/debounce_up/rise_i_1__0_n_0
    SLICE_X2Y28          FDRE                                         r  menu_unit/debounce_up/rise_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=79, routed)          0.854    -0.315    menu_unit/debounce_up/clk_100mhz
    SLICE_X2Y28          FDRE                                         r  menu_unit/debounce_up/rise_reg/C
                         clock pessimism             -0.230    -0.544    
                         clock uncertainty            0.077    -0.467    
    SLICE_X2Y28          FDRE (Hold_fdre_C_D)         0.131    -0.336    menu_unit/debounce_up/rise_reg
  -------------------------------------------------------------------
                         required time                          0.336    
                         arrival time                          -0.163    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 menu_unit/debounce_up/out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            menu_unit/debounce_up/out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.540%)  route 0.174ns (45.460%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.315ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=79, routed)          0.585    -0.544    menu_unit/debounce_up/clk_100mhz
    SLICE_X2Y28          FDRE                                         r  menu_unit/debounce_up/out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y28          FDRE (Prop_fdre_C_Q)         0.164    -0.380 r  menu_unit/debounce_up/out_reg/Q
                         net (fo=3, routed)           0.174    -0.206    menu_unit/debounce_up/out_reg_0
    SLICE_X2Y28          LUT3 (Prop_lut3_I2_O)        0.045    -0.161 r  menu_unit/debounce_up/out_i_1__0/O
                         net (fo=1, routed)           0.000    -0.161    menu_unit/debounce_up/out_i_1__0_n_0
    SLICE_X2Y28          FDRE                                         r  menu_unit/debounce_up/out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=79, routed)          0.854    -0.315    menu_unit/debounce_up/clk_100mhz
    SLICE_X2Y28          FDRE                                         r  menu_unit/debounce_up/out_reg/C
                         clock pessimism             -0.230    -0.544    
                         clock uncertainty            0.077    -0.467    
    SLICE_X2Y28          FDRE (Hold_fdre_C_D)         0.120    -0.347    menu_unit/debounce_up/out_reg
  -------------------------------------------------------------------
                         required time                          0.347    
                         arrival time                          -0.161    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 menu_unit/debounce_up/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            menu_unit/debounce_up/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.316ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=79, routed)          0.585    -0.544    menu_unit/debounce_up/clk_100mhz
    SLICE_X1Y27          FDRE                                         r  menu_unit/debounce_up/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y27          FDRE (Prop_fdre_C_Q)         0.141    -0.403 r  menu_unit/debounce_up/counter_reg[8]/Q
                         net (fo=2, routed)           0.119    -0.284    menu_unit/debounce_up/counter_reg_n_0_[8]
    SLICE_X1Y27          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.176 r  menu_unit/debounce_up/counter0_inferred__0/i__carry__0/O[3]
                         net (fo=1, routed)           0.000    -0.176    menu_unit/debounce_up/counter0_inferred__0/i__carry__0_n_4
    SLICE_X1Y27          FDRE                                         r  menu_unit/debounce_up/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=79, routed)          0.853    -0.316    menu_unit/debounce_up/clk_100mhz
    SLICE_X1Y27          FDRE                                         r  menu_unit/debounce_up/counter_reg[8]/C
                         clock pessimism             -0.229    -0.544    
                         clock uncertainty            0.077    -0.467    
    SLICE_X1Y27          FDRE (Hold_fdre_C_D)         0.105    -0.362    menu_unit/debounce_up/counter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.362    
                         arrival time                          -0.176    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 menu_unit/debounce_open_menu/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            menu_unit/debounce_open_menu/counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.310ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=79, routed)          0.590    -0.539    menu_unit/debounce_open_menu/clk_100mhz
    SLICE_X3Y33          FDRE                                         r  menu_unit/debounce_open_menu/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDRE (Prop_fdre_C_Q)         0.141    -0.398 r  menu_unit/debounce_open_menu/counter_reg[16]/Q
                         net (fo=2, routed)           0.119    -0.279    menu_unit/debounce_open_menu/counter[16]
    SLICE_X3Y33          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.171 r  menu_unit/debounce_open_menu/counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.171    menu_unit/debounce_open_menu/counter_reg[16]_i_1_n_4
    SLICE_X3Y33          FDRE                                         r  menu_unit/debounce_open_menu/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=79, routed)          0.859    -0.310    menu_unit/debounce_open_menu/clk_100mhz
    SLICE_X3Y33          FDRE                                         r  menu_unit/debounce_open_menu/counter_reg[16]/C
                         clock pessimism             -0.230    -0.539    
                         clock uncertainty            0.077    -0.462    
    SLICE_X3Y33          FDRE (Hold_fdre_C_D)         0.105    -0.357    menu_unit/debounce_open_menu/counter_reg[16]
  -------------------------------------------------------------------
                         required time                          0.357    
                         arrival time                          -0.171    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 menu_unit/debounce_open_menu/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            menu_unit/debounce_open_menu/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.312ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=79, routed)          0.588    -0.541    menu_unit/debounce_open_menu/clk_100mhz
    SLICE_X3Y31          FDRE                                         r  menu_unit/debounce_open_menu/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDRE (Prop_fdre_C_Q)         0.141    -0.400 r  menu_unit/debounce_open_menu/counter_reg[8]/Q
                         net (fo=2, routed)           0.119    -0.281    menu_unit/debounce_open_menu/counter[8]
    SLICE_X3Y31          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.173 r  menu_unit/debounce_open_menu/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.173    menu_unit/debounce_open_menu/counter_reg[8]_i_1_n_4
    SLICE_X3Y31          FDRE                                         r  menu_unit/debounce_open_menu/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=79, routed)          0.857    -0.312    menu_unit/debounce_open_menu/clk_100mhz
    SLICE_X3Y31          FDRE                                         r  menu_unit/debounce_open_menu/counter_reg[8]/C
                         clock pessimism             -0.230    -0.541    
                         clock uncertainty            0.077    -0.464    
    SLICE_X3Y31          FDRE (Hold_fdre_C_D)         0.105    -0.359    menu_unit/debounce_open_menu/counter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.359    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 menu_unit/debounce_open_menu/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            menu_unit/debounce_open_menu/counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.311ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=79, routed)          0.589    -0.540    menu_unit/debounce_open_menu/clk_100mhz
    SLICE_X3Y32          FDRE                                         r  menu_unit/debounce_open_menu/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y32          FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  menu_unit/debounce_open_menu/counter_reg[12]/Q
                         net (fo=2, routed)           0.120    -0.279    menu_unit/debounce_open_menu/counter[12]
    SLICE_X3Y32          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.171 r  menu_unit/debounce_open_menu/counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.171    menu_unit/debounce_open_menu/counter_reg[12]_i_1_n_4
    SLICE_X3Y32          FDRE                                         r  menu_unit/debounce_open_menu/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=79, routed)          0.858    -0.311    menu_unit/debounce_open_menu/clk_100mhz
    SLICE_X3Y32          FDRE                                         r  menu_unit/debounce_open_menu/counter_reg[12]/C
                         clock pessimism             -0.230    -0.540    
                         clock uncertainty            0.077    -0.463    
    SLICE_X3Y32          FDRE (Hold_fdre_C_D)         0.105    -0.358    menu_unit/debounce_open_menu/counter_reg[12]
  -------------------------------------------------------------------
                         required time                          0.358    
                         arrival time                          -0.171    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 menu_unit/debounce_open_menu/counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            menu_unit/debounce_open_menu/counter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.309ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=79, routed)          0.591    -0.538    menu_unit/debounce_open_menu/clk_100mhz
    SLICE_X3Y34          FDRE                                         r  menu_unit/debounce_open_menu/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y34          FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  menu_unit/debounce_open_menu/counter_reg[20]/Q
                         net (fo=2, routed)           0.120    -0.277    menu_unit/debounce_open_menu/counter[20]
    SLICE_X3Y34          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.169 r  menu_unit/debounce_open_menu/counter_reg[20]_i_3/O[3]
                         net (fo=1, routed)           0.000    -0.169    menu_unit/debounce_open_menu/counter_reg[20]_i_3_n_4
    SLICE_X3Y34          FDRE                                         r  menu_unit/debounce_open_menu/counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=79, routed)          0.860    -0.309    menu_unit/debounce_open_menu/clk_100mhz
    SLICE_X3Y34          FDRE                                         r  menu_unit/debounce_open_menu/counter_reg[20]/C
                         clock pessimism             -0.230    -0.538    
                         clock uncertainty            0.077    -0.461    
    SLICE_X3Y34          FDRE (Hold_fdre_C_D)         0.105    -0.356    menu_unit/debounce_open_menu/counter_reg[20]
  -------------------------------------------------------------------
                         required time                          0.356    
                         arrival time                          -0.169    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 menu_unit/debounce_open_menu/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            menu_unit/debounce_open_menu/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.313ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=79, routed)          0.587    -0.542    menu_unit/debounce_open_menu/clk_100mhz
    SLICE_X3Y30          FDRE                                         r  menu_unit/debounce_open_menu/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y30          FDRE (Prop_fdre_C_Q)         0.141    -0.401 r  menu_unit/debounce_open_menu/counter_reg[4]/Q
                         net (fo=2, routed)           0.120    -0.281    menu_unit/debounce_open_menu/counter[4]
    SLICE_X3Y30          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.173 r  menu_unit/debounce_open_menu/counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.173    menu_unit/debounce_open_menu/counter_reg[4]_i_1_n_4
    SLICE_X3Y30          FDRE                                         r  menu_unit/debounce_open_menu/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=79, routed)          0.856    -0.313    menu_unit/debounce_open_menu/clk_100mhz
    SLICE_X3Y30          FDRE                                         r  menu_unit/debounce_open_menu/counter_reg[4]/C
                         clock pessimism             -0.230    -0.542    
                         clock uncertainty            0.077    -0.465    
    SLICE_X3Y30          FDRE (Hold_fdre_C_D)         0.105    -0.360    menu_unit/debounce_open_menu/counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 menu_unit/debounce_up/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            menu_unit/debounce_up/counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.314ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=79, routed)          0.586    -0.543    menu_unit/debounce_up/clk_100mhz
    SLICE_X1Y29          FDRE                                         r  menu_unit/debounce_up/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y29          FDRE (Prop_fdre_C_Q)         0.141    -0.402 r  menu_unit/debounce_up/counter_reg[16]/Q
                         net (fo=2, routed)           0.120    -0.282    menu_unit/debounce_up/counter_reg_n_0_[16]
    SLICE_X1Y29          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.174 r  menu_unit/debounce_up/counter0_inferred__0/i__carry__2/O[3]
                         net (fo=1, routed)           0.000    -0.174    menu_unit/debounce_up/counter0_inferred__0/i__carry__2_n_4
    SLICE_X1Y29          FDRE                                         r  menu_unit/debounce_up/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=79, routed)          0.855    -0.314    menu_unit/debounce_up/clk_100mhz
    SLICE_X1Y29          FDRE                                         r  menu_unit/debounce_up/counter_reg[16]/C
                         clock pessimism             -0.230    -0.543    
                         clock uncertainty            0.077    -0.466    
    SLICE_X1Y29          FDRE (Hold_fdre_C_D)         0.105    -0.361    menu_unit/debounce_up/counter_reg[16]
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.187    





---------------------------------------------------------------------------------------------------
From Clock:  clk_25mhz_clk_wiz_0_1
  To Clock:  clk_100mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        3.463ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.114ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.463ns  (required time - arrival time)
  Source:                 vga_timing_unit/v_pos_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sel__1/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.597ns  (logic 0.890ns (15.901%)  route 4.707ns (84.099%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.036ns = ( 7.964 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.552    -2.467    vga_timing_unit/CLK
    SLICE_X10Y27         FDCE                                         r  vga_timing_unit/v_pos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y27         FDCE (Prop_fdce_C_Q)         0.518    -1.949 r  vga_timing_unit/v_pos_reg[4]/Q
                         net (fo=28, routed)          1.453    -0.495    vga_timing_unit/Q[4]
    SLICE_X7Y28          LUT6 (Prop_lut6_I2_O)        0.124    -0.371 r  vga_timing_unit/sel__1_i_10/O
                         net (fo=1, routed)           0.813     0.441    vga_timing_unit/sel__1_i_10_n_0
    SLICE_X8Y28          LUT5 (Prop_lut5_I0_O)        0.124     0.565 r  vga_timing_unit/sel__1_i_1/O
                         net (fo=19, routed)          1.600     2.165    vga_timing_unit/v_pos_reg[5]_0
    SLICE_X8Y21          LUT2 (Prop_lut2_I0_O)        0.124     2.289 r  vga_timing_unit/sel__1_i_4/O
                         net (fo=1, routed)           0.842     3.131    vga_timing_unit_n_49
    RAMB18_X0Y8          RAMB18E1                                     r  sel__1/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=79, routed)          1.478     7.964    clk_100mhz
    RAMB18_X0Y8          RAMB18E1                                     r  sel__1/CLKARDCLK
                         clock pessimism             -0.590     7.375    
                         clock uncertainty           -0.215     7.159    
    RAMB18_X0Y8          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566     6.593    sel__1
  -------------------------------------------------------------------
                         required time                          6.593    
                         arrival time                          -3.131    
  -------------------------------------------------------------------
                         slack                                  3.463    

Slack (MET) :             3.524ns  (required time - arrival time)
  Source:                 vga_timing_unit/v_pos_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sel__1/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.536ns  (logic 0.890ns (16.076%)  route 4.646ns (83.924%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.036ns = ( 7.964 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.552    -2.467    vga_timing_unit/CLK
    SLICE_X10Y27         FDCE                                         r  vga_timing_unit/v_pos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y27         FDCE (Prop_fdce_C_Q)         0.518    -1.949 r  vga_timing_unit/v_pos_reg[4]/Q
                         net (fo=28, routed)          1.453    -0.495    vga_timing_unit/Q[4]
    SLICE_X7Y28          LUT6 (Prop_lut6_I2_O)        0.124    -0.371 r  vga_timing_unit/sel__1_i_10/O
                         net (fo=1, routed)           0.813     0.441    vga_timing_unit/sel__1_i_10_n_0
    SLICE_X8Y28          LUT5 (Prop_lut5_I0_O)        0.124     0.565 r  vga_timing_unit/sel__1_i_1/O
                         net (fo=19, routed)          1.029     1.594    vga_timing_unit/v_pos_reg[5]_0
    SLICE_X8Y22          LUT2 (Prop_lut2_I0_O)        0.124     1.718 r  vga_timing_unit/sel__1_i_9/O
                         net (fo=1, routed)           1.351     3.070    vga_timing_unit_n_54
    RAMB18_X0Y8          RAMB18E1                                     r  sel__1/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=79, routed)          1.478     7.964    clk_100mhz
    RAMB18_X0Y8          RAMB18E1                                     r  sel__1/CLKARDCLK
                         clock pessimism             -0.590     7.375    
                         clock uncertainty           -0.215     7.159    
    RAMB18_X0Y8          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[2])
                                                     -0.566     6.593    sel__1
  -------------------------------------------------------------------
                         required time                          6.593    
                         arrival time                          -3.070    
  -------------------------------------------------------------------
                         slack                                  3.524    

Slack (MET) :             3.532ns  (required time - arrival time)
  Source:                 vga_timing_unit/v_pos_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sel__1/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.527ns  (logic 0.890ns (16.101%)  route 4.637ns (83.899%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.036ns = ( 7.964 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.552    -2.467    vga_timing_unit/CLK
    SLICE_X10Y27         FDCE                                         r  vga_timing_unit/v_pos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y27         FDCE (Prop_fdce_C_Q)         0.518    -1.949 r  vga_timing_unit/v_pos_reg[4]/Q
                         net (fo=28, routed)          1.453    -0.495    vga_timing_unit/Q[4]
    SLICE_X7Y28          LUT6 (Prop_lut6_I2_O)        0.124    -0.371 r  vga_timing_unit/sel__1_i_10/O
                         net (fo=1, routed)           0.813     0.441    vga_timing_unit/sel__1_i_10_n_0
    SLICE_X8Y28          LUT5 (Prop_lut5_I0_O)        0.124     0.565 r  vga_timing_unit/sel__1_i_1/O
                         net (fo=19, routed)          1.020     1.585    vga_timing_unit/v_pos_reg[5]_0
    SLICE_X8Y22          LUT2 (Prop_lut2_I0_O)        0.124     1.709 r  vga_timing_unit/sel__1_i_7/O
                         net (fo=1, routed)           1.352     3.061    vga_timing_unit_n_52
    RAMB18_X0Y8          RAMB18E1                                     r  sel__1/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=79, routed)          1.478     7.964    clk_100mhz
    RAMB18_X0Y8          RAMB18E1                                     r  sel__1/CLKARDCLK
                         clock pessimism             -0.590     7.375    
                         clock uncertainty           -0.215     7.159    
    RAMB18_X0Y8          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566     6.593    sel__1
  -------------------------------------------------------------------
                         required time                          6.593    
                         arrival time                          -3.061    
  -------------------------------------------------------------------
                         slack                                  3.532    

Slack (MET) :             3.619ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sel__2/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.440ns  (logic 1.774ns (32.608%)  route 3.666ns (67.392%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.033ns = ( 7.967 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.463ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.556    -2.463    vga_timing_unit/CLK
    SLICE_X9Y29          FDCE                                         r  vga_timing_unit/h_pos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y29          FDCE (Prop_fdce_C_Q)         0.456    -2.007 r  vga_timing_unit/h_pos_reg[2]/Q
                         net (fo=20, routed)          1.483    -0.524    vga_timing_unit/h_pos_reg[9]_1[2]
    SLICE_X4Y25          LUT4 (Prop_lut4_I2_O)        0.124    -0.400 r  vga_timing_unit/i__carry_i_7/O
                         net (fo=1, routed)           0.000    -0.400    player_unit/player_on4_inferred__0/i__carry__0_1[0]
    SLICE_X4Y25          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.150 r  player_unit/player_on4_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     0.150    player_unit/player_on4_inferred__0/i__carry_n_0
    SLICE_X4Y26          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     0.421 r  player_unit/player_on4_inferred__0/i__carry__0/CO[0]
                         net (fo=14, routed)          1.599     2.020    player_unit/player_on46_in
    SLICE_X8Y27          LUT5 (Prop_lut5_I4_O)        0.373     2.393 r  player_unit/sel__2_i_10/O
                         net (fo=1, routed)           0.585     2.978    player_col[2]
    RAMB36_X0Y5          RAMB36E1                                     r  sel__2/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=79, routed)          1.481     7.967    clk_100mhz
    RAMB36_X0Y5          RAMB36E1                                     r  sel__2/CLKARDCLK
                         clock pessimism             -0.590     7.378    
                         clock uncertainty           -0.215     7.162    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566     6.596    sel__2
  -------------------------------------------------------------------
                         required time                          6.596    
                         arrival time                          -2.978    
  -------------------------------------------------------------------
                         slack                                  3.619    

Slack (MET) :             3.639ns  (required time - arrival time)
  Source:                 vga_timing_unit/v_pos_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sel__1/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.421ns  (logic 0.890ns (16.418%)  route 4.531ns (83.582%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.036ns = ( 7.964 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.552    -2.467    vga_timing_unit/CLK
    SLICE_X10Y27         FDCE                                         r  vga_timing_unit/v_pos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y27         FDCE (Prop_fdce_C_Q)         0.518    -1.949 r  vga_timing_unit/v_pos_reg[4]/Q
                         net (fo=28, routed)          1.453    -0.495    vga_timing_unit/Q[4]
    SLICE_X7Y28          LUT6 (Prop_lut6_I2_O)        0.124    -0.371 r  vga_timing_unit/sel__1_i_10/O
                         net (fo=1, routed)           0.813     0.441    vga_timing_unit/sel__1_i_10_n_0
    SLICE_X8Y28          LUT5 (Prop_lut5_I0_O)        0.124     0.565 r  vga_timing_unit/sel__1_i_1/O
                         net (fo=19, routed)          0.932     1.498    vga_timing_unit/v_pos_reg[5]_0
    SLICE_X8Y21          LUT2 (Prop_lut2_I0_O)        0.124     1.622 r  vga_timing_unit/sel__1_i_6/O
                         net (fo=1, routed)           1.333     2.954    vga_timing_unit_n_51
    RAMB18_X0Y8          RAMB18E1                                     r  sel__1/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=79, routed)          1.478     7.964    clk_100mhz
    RAMB18_X0Y8          RAMB18E1                                     r  sel__1/CLKARDCLK
                         clock pessimism             -0.590     7.375    
                         clock uncertainty           -0.215     7.159    
    RAMB18_X0Y8          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566     6.593    sel__1
  -------------------------------------------------------------------
                         required time                          6.593    
                         arrival time                          -2.954    
  -------------------------------------------------------------------
                         slack                                  3.639    

Slack (MET) :             3.728ns  (required time - arrival time)
  Source:                 vga_timing_unit/v_pos_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sel__1/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.332ns  (logic 0.890ns (16.691%)  route 4.442ns (83.309%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.036ns = ( 7.964 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.552    -2.467    vga_timing_unit/CLK
    SLICE_X10Y27         FDCE                                         r  vga_timing_unit/v_pos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y27         FDCE (Prop_fdce_C_Q)         0.518    -1.949 r  vga_timing_unit/v_pos_reg[4]/Q
                         net (fo=28, routed)          1.453    -0.495    vga_timing_unit/Q[4]
    SLICE_X7Y28          LUT6 (Prop_lut6_I2_O)        0.124    -0.371 r  vga_timing_unit/sel__1_i_10/O
                         net (fo=1, routed)           0.813     0.441    vga_timing_unit/sel__1_i_10_n_0
    SLICE_X8Y28          LUT5 (Prop_lut5_I0_O)        0.124     0.565 r  vga_timing_unit/sel__1_i_1/O
                         net (fo=19, routed)          0.912     1.478    vga_timing_unit/v_pos_reg[5]_0
    SLICE_X8Y21          LUT2 (Prop_lut2_I0_O)        0.124     1.602 r  vga_timing_unit/sel__1_i_3/O
                         net (fo=1, routed)           1.264     2.866    vga_timing_unit_n_48
    RAMB18_X0Y8          RAMB18E1                                     r  sel__1/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=79, routed)          1.478     7.964    clk_100mhz
    RAMB18_X0Y8          RAMB18E1                                     r  sel__1/CLKARDCLK
                         clock pessimism             -0.590     7.375    
                         clock uncertainty           -0.215     7.159    
    RAMB18_X0Y8          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566     6.593    sel__1
  -------------------------------------------------------------------
                         required time                          6.593    
                         arrival time                          -2.866    
  -------------------------------------------------------------------
                         slack                                  3.728    

Slack (MET) :             3.737ns  (required time - arrival time)
  Source:                 vga_timing_unit/v_pos_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sel__1/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.322ns  (logic 0.890ns (16.721%)  route 4.432ns (83.279%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.036ns = ( 7.964 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.552    -2.467    vga_timing_unit/CLK
    SLICE_X10Y27         FDCE                                         r  vga_timing_unit/v_pos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y27         FDCE (Prop_fdce_C_Q)         0.518    -1.949 r  vga_timing_unit/v_pos_reg[4]/Q
                         net (fo=28, routed)          1.453    -0.495    vga_timing_unit/Q[4]
    SLICE_X7Y28          LUT6 (Prop_lut6_I2_O)        0.124    -0.371 r  vga_timing_unit/sel__1_i_10/O
                         net (fo=1, routed)           0.813     0.441    vga_timing_unit/sel__1_i_10_n_0
    SLICE_X8Y28          LUT5 (Prop_lut5_I0_O)        0.124     0.565 r  vga_timing_unit/sel__1_i_1/O
                         net (fo=19, routed)          1.023     1.588    vga_timing_unit/v_pos_reg[5]_0
    SLICE_X8Y22          LUT2 (Prop_lut2_I0_O)        0.124     1.712 r  vga_timing_unit/sel__1_i_2/O
                         net (fo=1, routed)           1.144     2.856    vga_timing_unit_n_47
    RAMB18_X0Y8          RAMB18E1                                     r  sel__1/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=79, routed)          1.478     7.964    clk_100mhz
    RAMB18_X0Y8          RAMB18E1                                     r  sel__1/CLKARDCLK
                         clock pessimism             -0.590     7.375    
                         clock uncertainty           -0.215     7.159    
    RAMB18_X0Y8          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566     6.593    sel__1
  -------------------------------------------------------------------
                         required time                          6.593    
                         arrival time                          -2.856    
  -------------------------------------------------------------------
                         slack                                  3.737    

Slack (MET) :             3.808ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sel__2/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.251ns  (logic 1.774ns (33.786%)  route 3.477ns (66.214%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.033ns = ( 7.967 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.463ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.556    -2.463    vga_timing_unit/CLK
    SLICE_X9Y29          FDCE                                         r  vga_timing_unit/h_pos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y29          FDCE (Prop_fdce_C_Q)         0.456    -2.007 r  vga_timing_unit/h_pos_reg[2]/Q
                         net (fo=20, routed)          1.483    -0.524    vga_timing_unit/h_pos_reg[9]_1[2]
    SLICE_X4Y25          LUT4 (Prop_lut4_I2_O)        0.124    -0.400 r  vga_timing_unit/i__carry_i_7/O
                         net (fo=1, routed)           0.000    -0.400    player_unit/player_on4_inferred__0/i__carry__0_1[0]
    SLICE_X4Y25          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.150 r  player_unit/player_on4_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     0.150    player_unit/player_on4_inferred__0/i__carry_n_0
    SLICE_X4Y26          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     0.421 r  player_unit/player_on4_inferred__0/i__carry__0/CO[0]
                         net (fo=14, routed)          1.410     1.831    player_unit/player_on46_in
    SLICE_X8Y27          LUT5 (Prop_lut5_I4_O)        0.373     2.204 r  player_unit/sel__2_i_1/O
                         net (fo=1, routed)           0.584     2.788    player_row[5]
    RAMB36_X0Y5          RAMB36E1                                     r  sel__2/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=79, routed)          1.481     7.967    clk_100mhz
    RAMB36_X0Y5          RAMB36E1                                     r  sel__2/CLKARDCLK
                         clock pessimism             -0.590     7.378    
                         clock uncertainty           -0.215     7.162    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.566     6.596    sel__2
  -------------------------------------------------------------------
                         required time                          6.596    
                         arrival time                          -2.788    
  -------------------------------------------------------------------
                         slack                                  3.808    

Slack (MET) :             3.818ns  (required time - arrival time)
  Source:                 vga_timing_unit/v_pos_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sel__2/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.245ns  (logic 1.684ns (32.108%)  route 3.561ns (67.892%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.033ns = ( 7.967 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.552    -2.467    vga_timing_unit/CLK
    SLICE_X10Y27         FDCE                                         r  vga_timing_unit/v_pos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y27         FDCE (Prop_fdce_C_Q)         0.518    -1.949 f  vga_timing_unit/v_pos_reg[4]/Q
                         net (fo=28, routed)          1.046    -0.903    vga_timing_unit/Q[4]
    SLICE_X11Y28         LUT2 (Prop_lut2_I1_O)        0.124    -0.779 r  vga_timing_unit/player_on3_carry_i_4/O
                         net (fo=1, routed)           0.000    -0.779    player_unit/S[2]
    SLICE_X11Y28         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    -0.381 r  player_unit/player_on3_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.381    player_unit/player_on3_carry_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    -0.110 r  player_unit/player_on3_carry__0/CO[0]
                         net (fo=14, routed)          1.748     1.639    player_unit/player_on3
    SLICE_X7Y25          LUT5 (Prop_lut5_I2_O)        0.373     2.012 r  player_unit/sel__2_i_4/O
                         net (fo=1, routed)           0.767     2.778    player_row[2]
    RAMB36_X0Y5          RAMB36E1                                     r  sel__2/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=79, routed)          1.481     7.967    clk_100mhz
    RAMB36_X0Y5          RAMB36E1                                     r  sel__2/CLKARDCLK
                         clock pessimism             -0.590     7.378    
                         clock uncertainty           -0.215     7.162    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566     6.596    sel__2
  -------------------------------------------------------------------
                         required time                          6.596    
                         arrival time                          -2.778    
  -------------------------------------------------------------------
                         slack                                  3.818    

Slack (MET) :             3.887ns  (required time - arrival time)
  Source:                 vga_timing_unit/v_pos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.794ns  (logic 1.312ns (22.646%)  route 4.482ns (77.354%))
  Logic Levels:           5  (LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.010ns = ( 7.990 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.552    -2.467    vga_timing_unit/CLK
    SLICE_X9Y27          FDCE                                         r  vga_timing_unit/v_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y27          FDCE (Prop_fdce_C_Q)         0.456    -2.011 f  vga_timing_unit/v_pos_reg[3]/Q
                         net (fo=25, routed)          1.289    -0.722    vga_timing_unit/Q[3]
    SLICE_X9Y27          LUT5 (Prop_lut5_I2_O)        0.152    -0.570 r  vga_timing_unit/resume_row_reg[6]_i_9/O
                         net (fo=2, routed)           0.819     0.249    vga_timing_unit/resume_row_reg[6]_i_9_n_0
    SLICE_X9Y28          LUT5 (Prop_lut5_I0_O)        0.332     0.581 r  vga_timing_unit/resume_row_reg[6]_i_7/O
                         net (fo=1, routed)           0.424     1.005    vga_timing_unit/resume_row_reg[6]_i_7_n_0
    SLICE_X8Y29          LUT6 (Prop_lut6_I5_O)        0.124     1.129 f  vga_timing_unit/resume_row_reg[6]_i_2/O
                         net (fo=16, routed)          0.617     1.746    vga_timing_unit/E[0]
    SLICE_X8Y30          LUT4 (Prop_lut4_I3_O)        0.124     1.870 r  vga_timing_unit/rgb_reg[10]_i_2/O
                         net (fo=5, routed)           1.333     3.203    vga_timing_unit/rgb_reg[10]_i_2_n_0
    SLICE_X5Y27          LUT5 (Prop_lut5_I2_O)        0.124     3.327 r  vga_timing_unit/rgb_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     3.327    rgb_next[2]
    SLICE_X5Y27          FDCE                                         r  rgb_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=79, routed)          1.503     7.990    clk_100mhz
    SLICE_X5Y27          FDCE                                         r  rgb_reg_reg[2]/C
                         clock pessimism             -0.590     7.400    
                         clock uncertainty           -0.215     7.185    
    SLICE_X5Y27          FDCE (Setup_fdce_C_D)        0.029     7.214    rgb_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          7.214    
                         arrival time                          -3.327    
  -------------------------------------------------------------------
                         slack                                  3.887    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            player_unit/player_pos_x_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.778ns  (logic 0.324ns (41.636%)  route 0.454ns (58.364%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.319ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.583    -0.546    vga_timing_unit/CLK
    SLICE_X6Y27          FDCE                                         r  vga_timing_unit/h_pos_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y27          FDCE (Prop_fdce_C_Q)         0.164    -0.382 f  vga_timing_unit/h_pos_reg[5]/Q
                         net (fo=19, routed)          0.183    -0.200    vga_timing_unit/h_pos_reg[9]_1[5]
    SLICE_X7Y27          LUT6 (Prop_lut6_I2_O)        0.045    -0.155 r  vga_timing_unit/player_pos_x[9]_i_5/O
                         net (fo=2, routed)           0.272     0.117    player_unit/player_pos_x_reg[9]_1
    SLICE_X2Y25          LUT3 (Prop_lut3_I0_O)        0.045     0.162 r  player_unit/player_pos_x[4]_i_6/O
                         net (fo=1, routed)           0.000     0.162    player_unit/player_pos_x[4]_i_6_n_0
    SLICE_X2Y25          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.232 r  player_unit/player_pos_x_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.232    player_unit/player_pos_x_reg[4]_i_1_n_7
    SLICE_X2Y25          FDPE                                         r  player_unit/player_pos_x_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=79, routed)          0.850    -0.319    player_unit/CLK
    SLICE_X2Y25          FDPE                                         r  player_unit/player_pos_x_reg[1]/C
                         clock pessimism              0.087    -0.232    
                         clock uncertainty            0.215    -0.016    
    SLICE_X2Y25          FDPE (Hold_fdpe_C_D)         0.134     0.118    player_unit/player_pos_x_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.118    
                         arrival time                           0.232    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            player_unit/player_pos_x_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.813ns  (logic 0.359ns (44.148%)  route 0.454ns (55.852%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.319ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.583    -0.546    vga_timing_unit/CLK
    SLICE_X6Y27          FDCE                                         r  vga_timing_unit/h_pos_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y27          FDCE (Prop_fdce_C_Q)         0.164    -0.382 f  vga_timing_unit/h_pos_reg[5]/Q
                         net (fo=19, routed)          0.183    -0.200    vga_timing_unit/h_pos_reg[9]_1[5]
    SLICE_X7Y27          LUT6 (Prop_lut6_I2_O)        0.045    -0.155 r  vga_timing_unit/player_pos_x[9]_i_5/O
                         net (fo=2, routed)           0.272     0.117    player_unit/player_pos_x_reg[9]_1
    SLICE_X2Y25          LUT3 (Prop_lut3_I0_O)        0.045     0.162 r  player_unit/player_pos_x[4]_i_6/O
                         net (fo=1, routed)           0.000     0.162    player_unit/player_pos_x[4]_i_6_n_0
    SLICE_X2Y25          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.105     0.267 r  player_unit/player_pos_x_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.267    player_unit/player_pos_x_reg[4]_i_1_n_6
    SLICE_X2Y25          FDPE                                         r  player_unit/player_pos_x_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=79, routed)          0.850    -0.319    player_unit/CLK
    SLICE_X2Y25          FDPE                                         r  player_unit/player_pos_x_reg[2]/C
                         clock pessimism              0.087    -0.232    
                         clock uncertainty            0.215    -0.016    
    SLICE_X2Y25          FDPE (Hold_fdpe_C_D)         0.134     0.118    player_unit/player_pos_x_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.118    
                         arrival time                           0.267    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 vga_timing_unit/v_pos_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sel__2/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.925ns  (logic 0.458ns (49.540%)  route 0.467ns (50.460%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT5=1)
  Clock Path Skew:        0.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.302ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.556    -0.573    vga_timing_unit/CLK
    SLICE_X10Y27         FDCE                                         r  vga_timing_unit/v_pos_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y27         FDCE (Prop_fdce_C_Q)         0.164    -0.409 r  vga_timing_unit/v_pos_reg[9]/Q
                         net (fo=24, routed)          0.086    -0.324    vga_timing_unit/Q[8]
    SLICE_X11Y27         LUT2 (Prop_lut2_I1_O)        0.045    -0.279 r  vga_timing_unit/_carry__1_i_1/O
                         net (fo=1, routed)           0.000    -0.279    player_unit/sel__2_2[1]
    SLICE_X11Y27         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.135    -0.144 f  player_unit/_carry__1/CO[1]
                         net (fo=14, routed)          0.170     0.027    player_unit/_carry__1_n_2
    SLICE_X8Y27          LUT5 (Prop_lut5_I1_O)        0.114     0.141 r  player_unit/sel__2_i_10/O
                         net (fo=1, routed)           0.211     0.351    player_col[2]
    RAMB36_X0Y5          RAMB36E1                                     r  sel__2/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=79, routed)          0.866    -0.302    clk_100mhz
    RAMB36_X0Y5          RAMB36E1                                     r  sel__2/CLKARDCLK
                         clock pessimism              0.087    -0.215    
                         clock uncertainty            0.215     0.000    
    RAMB36_X0Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     0.183    sel__2
  -------------------------------------------------------------------
                         required time                         -0.183    
                         arrival time                           0.351    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 vga_timing_unit/v_pos_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sel__2/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.936ns  (logic 0.458ns (48.913%)  route 0.478ns (51.087%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT5=1)
  Clock Path Skew:        0.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.302ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.556    -0.573    vga_timing_unit/CLK
    SLICE_X10Y27         FDCE                                         r  vga_timing_unit/v_pos_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y27         FDCE (Prop_fdce_C_Q)         0.164    -0.409 r  vga_timing_unit/v_pos_reg[9]/Q
                         net (fo=24, routed)          0.086    -0.324    vga_timing_unit/Q[8]
    SLICE_X11Y27         LUT2 (Prop_lut2_I1_O)        0.045    -0.279 r  vga_timing_unit/_carry__1_i_1/O
                         net (fo=1, routed)           0.000    -0.279    player_unit/sel__2_2[1]
    SLICE_X11Y27         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.135    -0.144 f  player_unit/_carry__1/CO[1]
                         net (fo=14, routed)          0.179     0.036    player_unit/_carry__1_n_2
    SLICE_X8Y27          LUT5 (Prop_lut5_I1_O)        0.114     0.150 r  player_unit/sel__2_i_1/O
                         net (fo=1, routed)           0.213     0.363    player_row[5]
    RAMB36_X0Y5          RAMB36E1                                     r  sel__2/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=79, routed)          0.866    -0.302    clk_100mhz
    RAMB36_X0Y5          RAMB36E1                                     r  sel__2/CLKARDCLK
                         clock pessimism              0.087    -0.215    
                         clock uncertainty            0.215     0.000    
    RAMB36_X0Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183     0.183    sel__2
  -------------------------------------------------------------------
                         required time                         -0.183    
                         arrival time                           0.363    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            player_unit/player_pos_x_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.853ns  (logic 0.399ns (46.767%)  route 0.454ns (53.233%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.319ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.583    -0.546    vga_timing_unit/CLK
    SLICE_X6Y27          FDCE                                         r  vga_timing_unit/h_pos_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y27          FDCE (Prop_fdce_C_Q)         0.164    -0.382 f  vga_timing_unit/h_pos_reg[5]/Q
                         net (fo=19, routed)          0.183    -0.200    vga_timing_unit/h_pos_reg[9]_1[5]
    SLICE_X7Y27          LUT6 (Prop_lut6_I2_O)        0.045    -0.155 r  vga_timing_unit/player_pos_x[9]_i_5/O
                         net (fo=2, routed)           0.272     0.117    player_unit/player_pos_x_reg[9]_1
    SLICE_X2Y25          LUT3 (Prop_lut3_I0_O)        0.045     0.162 r  player_unit/player_pos_x[4]_i_6/O
                         net (fo=1, routed)           0.000     0.162    player_unit/player_pos_x[4]_i_6_n_0
    SLICE_X2Y25          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.145     0.307 r  player_unit/player_pos_x_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.307    player_unit/player_pos_x_reg[4]_i_1_n_5
    SLICE_X2Y25          FDPE                                         r  player_unit/player_pos_x_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=79, routed)          0.850    -0.319    player_unit/CLK
    SLICE_X2Y25          FDPE                                         r  player_unit/player_pos_x_reg[3]/C
                         clock pessimism              0.087    -0.232    
                         clock uncertainty            0.215    -0.016    
    SLICE_X2Y25          FDPE (Hold_fdpe_C_D)         0.134     0.118    player_unit/player_pos_x_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.118    
                         arrival time                           0.307    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 vga_timing_unit/v_pos_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sel__2/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.948ns  (logic 0.458ns (48.287%)  route 0.490ns (51.713%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT5=1)
  Clock Path Skew:        0.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.302ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.556    -0.573    vga_timing_unit/CLK
    SLICE_X10Y27         FDCE                                         r  vga_timing_unit/v_pos_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y27         FDCE (Prop_fdce_C_Q)         0.164    -0.409 r  vga_timing_unit/v_pos_reg[9]/Q
                         net (fo=24, routed)          0.086    -0.324    vga_timing_unit/Q[8]
    SLICE_X11Y27         LUT2 (Prop_lut2_I1_O)        0.045    -0.279 r  vga_timing_unit/_carry__1_i_1/O
                         net (fo=1, routed)           0.000    -0.279    player_unit/sel__2_2[1]
    SLICE_X11Y27         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.135    -0.144 f  player_unit/_carry__1/CO[1]
                         net (fo=14, routed)          0.191     0.048    player_unit/_carry__1_n_2
    SLICE_X8Y26          LUT5 (Prop_lut5_I1_O)        0.114     0.162 r  player_unit/sel__2_i_9/O
                         net (fo=1, routed)           0.214     0.375    player_col[3]
    RAMB36_X0Y5          RAMB36E1                                     r  sel__2/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=79, routed)          0.866    -0.302    clk_100mhz
    RAMB36_X0Y5          RAMB36E1                                     r  sel__2/CLKARDCLK
                         clock pessimism              0.087    -0.215    
                         clock uncertainty            0.215     0.000    
    RAMB36_X0Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     0.183    sel__2
  -------------------------------------------------------------------
                         required time                         -0.183    
                         arrival time                           0.375    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 vga_timing_unit/v_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sel__2/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.953ns  (logic 0.372ns (39.027%)  route 0.581ns (60.973%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.302ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.556    -0.573    vga_timing_unit/CLK
    SLICE_X9Y27          FDCE                                         r  vga_timing_unit/v_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y27          FDCE (Prop_fdce_C_Q)         0.141    -0.432 r  vga_timing_unit/v_pos_reg[0]/Q
                         net (fo=20, routed)          0.171    -0.262    vga_timing_unit/Q[0]
    SLICE_X9Y25          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124    -0.138 r  vga_timing_unit/sel__2_i_14/O[1]
                         net (fo=1, routed)           0.197     0.059    player_unit/O[0]
    SLICE_X8Y26          LUT5 (Prop_lut5_I0_O)        0.107     0.166 r  player_unit/sel__2_i_5/O
                         net (fo=1, routed)           0.213     0.380    player_row[1]
    RAMB36_X0Y5          RAMB36E1                                     r  sel__2/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=79, routed)          0.866    -0.302    clk_100mhz
    RAMB36_X0Y5          RAMB36E1                                     r  sel__2/CLKARDCLK
                         clock pessimism              0.087    -0.215    
                         clock uncertainty            0.215     0.000    
    RAMB36_X0Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     0.183    sel__2
  -------------------------------------------------------------------
                         required time                         -0.183    
                         arrival time                           0.380    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 vga_timing_unit/v_pos_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sel__2/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.958ns  (logic 0.458ns (47.820%)  route 0.500ns (52.180%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT5=1)
  Clock Path Skew:        0.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.302ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.556    -0.573    vga_timing_unit/CLK
    SLICE_X10Y27         FDCE                                         r  vga_timing_unit/v_pos_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y27         FDCE (Prop_fdce_C_Q)         0.164    -0.409 r  vga_timing_unit/v_pos_reg[9]/Q
                         net (fo=24, routed)          0.086    -0.324    vga_timing_unit/Q[8]
    SLICE_X11Y27         LUT2 (Prop_lut2_I1_O)        0.045    -0.279 r  vga_timing_unit/_carry__1_i_1/O
                         net (fo=1, routed)           0.000    -0.279    player_unit/sel__2_2[1]
    SLICE_X11Y27         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.135    -0.144 f  player_unit/_carry__1/CO[1]
                         net (fo=14, routed)          0.200     0.057    player_unit/_carry__1_n_2
    SLICE_X8Y26          LUT5 (Prop_lut5_I1_O)        0.114     0.171 r  player_unit/sel__2_i_6/O
                         net (fo=1, routed)           0.214     0.384    player_row[0]
    RAMB36_X0Y5          RAMB36E1                                     r  sel__2/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=79, routed)          0.866    -0.302    clk_100mhz
    RAMB36_X0Y5          RAMB36E1                                     r  sel__2/CLKARDCLK
                         clock pessimism              0.087    -0.215    
                         clock uncertainty            0.215     0.000    
    RAMB36_X0Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     0.183    sel__2
  -------------------------------------------------------------------
                         required time                         -0.183    
                         arrival time                           0.384    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            player_unit/player_pos_x_reg[4]/D
                            (rising edge-triggered cell FDPE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.873ns  (logic 0.419ns (47.986%)  route 0.454ns (52.014%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.319ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.583    -0.546    vga_timing_unit/CLK
    SLICE_X6Y27          FDCE                                         r  vga_timing_unit/h_pos_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y27          FDCE (Prop_fdce_C_Q)         0.164    -0.382 f  vga_timing_unit/h_pos_reg[5]/Q
                         net (fo=19, routed)          0.183    -0.200    vga_timing_unit/h_pos_reg[9]_1[5]
    SLICE_X7Y27          LUT6 (Prop_lut6_I2_O)        0.045    -0.155 r  vga_timing_unit/player_pos_x[9]_i_5/O
                         net (fo=2, routed)           0.272     0.117    player_unit/player_pos_x_reg[9]_1
    SLICE_X2Y25          LUT3 (Prop_lut3_I0_O)        0.045     0.162 r  player_unit/player_pos_x[4]_i_6/O
                         net (fo=1, routed)           0.000     0.162    player_unit/player_pos_x[4]_i_6_n_0
    SLICE_X2Y25          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.165     0.327 r  player_unit/player_pos_x_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.327    player_unit/player_pos_x_reg[4]_i_1_n_4
    SLICE_X2Y25          FDPE                                         r  player_unit/player_pos_x_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=79, routed)          0.850    -0.319    player_unit/CLK
    SLICE_X2Y25          FDPE                                         r  player_unit/player_pos_x_reg[4]/C
                         clock pessimism              0.087    -0.232    
                         clock uncertainty            0.215    -0.016    
    SLICE_X2Y25          FDPE (Hold_fdpe_C_D)         0.134     0.118    player_unit/player_pos_x_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.118    
                         arrival time                           0.327    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            player_unit/player_pos_x_reg[5]/CE
                            (rising edge-triggered cell FDPE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.751ns  (logic 0.254ns (33.839%)  route 0.497ns (66.161%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.318ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.583    -0.546    vga_timing_unit/CLK
    SLICE_X6Y27          FDCE                                         r  vga_timing_unit/h_pos_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y27          FDCE (Prop_fdce_C_Q)         0.164    -0.382 f  vga_timing_unit/h_pos_reg[5]/Q
                         net (fo=19, routed)          0.183    -0.200    vga_timing_unit/h_pos_reg[9]_1[5]
    SLICE_X7Y27          LUT6 (Prop_lut6_I2_O)        0.045    -0.155 r  vga_timing_unit/player_pos_x[9]_i_5/O
                         net (fo=2, routed)           0.184     0.029    player_unit/player_pos_x_reg[9]_1
    SLICE_X3Y25          LUT3 (Prop_lut3_I2_O)        0.045     0.074 r  player_unit/player_pos_x[9]_i_1/O
                         net (fo=10, routed)          0.130     0.204    player_unit/player_pos_x[9]_i_1_n_0
    SLICE_X2Y26          FDPE                                         r  player_unit/player_pos_x_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=79, routed)          0.851    -0.318    player_unit/CLK
    SLICE_X2Y26          FDPE                                         r  player_unit/player_pos_x_reg[5]/C
                         clock pessimism              0.087    -0.231    
                         clock uncertainty            0.215    -0.015    
    SLICE_X2Y26          FDPE (Hold_fdpe_C_CE)       -0.016    -0.031    player_unit/player_pos_x_reg[5]
  -------------------------------------------------------------------
                         required time                          0.031    
                         arrival time                           0.204    
  -------------------------------------------------------------------
                         slack                                  0.236    





---------------------------------------------------------------------------------------------------
From Clock:  clk_25mhz_clk_wiz_0_1
  To Clock:  clk_25mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       35.550ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.136ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.550ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/h_pos_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25mhz_clk_wiz_0 rise@40.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.126ns  (logic 0.854ns (20.698%)  route 3.272ns (79.302%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.008ns = ( 37.992 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.463ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.556    -2.463    vga_timing_unit/CLK
    SLICE_X9Y29          FDCE                                         r  vga_timing_unit/h_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y29          FDCE (Prop_fdce_C_Q)         0.456    -2.007 f  vga_timing_unit/h_pos_reg[3]/Q
                         net (fo=18, routed)          1.175    -0.831    vga_timing_unit/h_pos_reg[9]_1[3]
    SLICE_X6Y29          LUT5 (Prop_lut5_I0_O)        0.124    -0.707 f  vga_timing_unit/h_pos[5]_i_2/O
                         net (fo=2, routed)           1.026     0.318    vga_timing_unit/h_pos[5]_i_2_n_0
    SLICE_X7Y27          LUT6 (Prop_lut6_I4_O)        0.124     0.442 f  vga_timing_unit/v_pos[9]_i_1/O
                         net (fo=11, routed)          0.596     1.039    vga_timing_unit/v_pos[9]_i_1_n_0
    SLICE_X7Y28          LUT5 (Prop_lut5_I4_O)        0.150     1.189 r  vga_timing_unit/h_pos[8]_i_1/O
                         net (fo=1, routed)           0.475     1.663    vga_timing_unit/h_pos[8]
    SLICE_X7Y28          FDCE                                         r  vga_timing_unit/h_pos_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.505    37.992    vga_timing_unit/CLK
    SLICE_X7Y28          FDCE                                         r  vga_timing_unit/h_pos_reg[8]/C
                         clock pessimism             -0.425    37.566    
                         clock uncertainty           -0.098    37.468    
    SLICE_X7Y28          FDCE (Setup_fdce_C_D)       -0.255    37.213    vga_timing_unit/h_pos_reg[8]
  -------------------------------------------------------------------
                         required time                         37.213    
                         arrival time                          -1.663    
  -------------------------------------------------------------------
                         slack                                 35.550    

Slack (MET) :             35.834ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/h_pos_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25mhz_clk_wiz_0 rise@40.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.993ns  (logic 0.994ns (24.892%)  route 2.999ns (75.108%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.008ns = ( 37.992 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.404ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.615    -2.404    vga_timing_unit/CLK
    SLICE_X6Y24          FDCE                                         r  vga_timing_unit/h_pos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y24          FDCE (Prop_fdce_C_Q)         0.518    -1.886 r  vga_timing_unit/h_pos_reg[1]/Q
                         net (fo=22, routed)          1.040    -0.846    vga_timing_unit/h_pos_reg[9]_1[1]
    SLICE_X7Y29          LUT4 (Prop_lut4_I2_O)        0.150    -0.696 r  vga_timing_unit/h_pos[9]_i_3/O
                         net (fo=5, routed)           0.995     0.299    vga_timing_unit/h_pos[9]_i_3_n_0
    SLICE_X6Y28          LUT5 (Prop_lut5_I4_O)        0.326     0.625 r  vga_timing_unit/h_pos[7]_i_1/O
                         net (fo=1, routed)           0.964     1.590    vga_timing_unit/h_pos[7]
    SLICE_X6Y28          FDCE                                         r  vga_timing_unit/h_pos_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.505    37.992    vga_timing_unit/CLK
    SLICE_X6Y28          FDCE                                         r  vga_timing_unit/h_pos_reg[7]/C
                         clock pessimism             -0.425    37.566    
                         clock uncertainty           -0.098    37.468    
    SLICE_X6Y28          FDCE (Setup_fdce_C_D)       -0.045    37.423    vga_timing_unit/h_pos_reg[7]
  -------------------------------------------------------------------
                         required time                         37.423    
                         arrival time                          -1.590    
  -------------------------------------------------------------------
                         slack                                 35.834    

Slack (MET) :             36.033ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/v_pos_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25mhz_clk_wiz_0 rise@40.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.661ns  (logic 0.704ns (19.231%)  route 2.957ns (80.769%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.076ns = ( 37.924 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.463ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.556    -2.463    vga_timing_unit/CLK
    SLICE_X9Y29          FDCE                                         r  vga_timing_unit/h_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y29          FDCE (Prop_fdce_C_Q)         0.456    -2.007 r  vga_timing_unit/h_pos_reg[3]/Q
                         net (fo=18, routed)          1.175    -0.831    vga_timing_unit/h_pos_reg[9]_1[3]
    SLICE_X6Y29          LUT5 (Prop_lut5_I0_O)        0.124    -0.707 r  vga_timing_unit/h_pos[5]_i_2/O
                         net (fo=2, routed)           1.026     0.318    vga_timing_unit/h_pos[5]_i_2_n_0
    SLICE_X7Y27          LUT6 (Prop_lut6_I4_O)        0.124     0.442 r  vga_timing_unit/v_pos[9]_i_1/O
                         net (fo=11, routed)          0.756     1.198    vga_timing_unit/v_pos[9]_i_1_n_0
    SLICE_X10Y27         FDCE                                         r  vga_timing_unit/v_pos_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.437    37.924    vga_timing_unit/CLK
    SLICE_X10Y27         FDCE                                         r  vga_timing_unit/v_pos_reg[4]/C
                         clock pessimism             -0.425    37.498    
                         clock uncertainty           -0.098    37.400    
    SLICE_X10Y27         FDCE (Setup_fdce_C_CE)      -0.169    37.231    vga_timing_unit/v_pos_reg[4]
  -------------------------------------------------------------------
                         required time                         37.231    
                         arrival time                          -1.198    
  -------------------------------------------------------------------
                         slack                                 36.033    

Slack (MET) :             36.033ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/v_pos_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25mhz_clk_wiz_0 rise@40.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.661ns  (logic 0.704ns (19.231%)  route 2.957ns (80.769%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.076ns = ( 37.924 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.463ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.556    -2.463    vga_timing_unit/CLK
    SLICE_X9Y29          FDCE                                         r  vga_timing_unit/h_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y29          FDCE (Prop_fdce_C_Q)         0.456    -2.007 r  vga_timing_unit/h_pos_reg[3]/Q
                         net (fo=18, routed)          1.175    -0.831    vga_timing_unit/h_pos_reg[9]_1[3]
    SLICE_X6Y29          LUT5 (Prop_lut5_I0_O)        0.124    -0.707 r  vga_timing_unit/h_pos[5]_i_2/O
                         net (fo=2, routed)           1.026     0.318    vga_timing_unit/h_pos[5]_i_2_n_0
    SLICE_X7Y27          LUT6 (Prop_lut6_I4_O)        0.124     0.442 r  vga_timing_unit/v_pos[9]_i_1/O
                         net (fo=11, routed)          0.756     1.198    vga_timing_unit/v_pos[9]_i_1_n_0
    SLICE_X10Y27         FDCE                                         r  vga_timing_unit/v_pos_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.437    37.924    vga_timing_unit/CLK
    SLICE_X10Y27         FDCE                                         r  vga_timing_unit/v_pos_reg[5]/C
                         clock pessimism             -0.425    37.498    
                         clock uncertainty           -0.098    37.400    
    SLICE_X10Y27         FDCE (Setup_fdce_C_CE)      -0.169    37.231    vga_timing_unit/v_pos_reg[5]
  -------------------------------------------------------------------
                         required time                         37.231    
                         arrival time                          -1.198    
  -------------------------------------------------------------------
                         slack                                 36.033    

Slack (MET) :             36.033ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/v_pos_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25mhz_clk_wiz_0 rise@40.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.661ns  (logic 0.704ns (19.231%)  route 2.957ns (80.769%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.076ns = ( 37.924 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.463ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.556    -2.463    vga_timing_unit/CLK
    SLICE_X9Y29          FDCE                                         r  vga_timing_unit/h_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y29          FDCE (Prop_fdce_C_Q)         0.456    -2.007 r  vga_timing_unit/h_pos_reg[3]/Q
                         net (fo=18, routed)          1.175    -0.831    vga_timing_unit/h_pos_reg[9]_1[3]
    SLICE_X6Y29          LUT5 (Prop_lut5_I0_O)        0.124    -0.707 r  vga_timing_unit/h_pos[5]_i_2/O
                         net (fo=2, routed)           1.026     0.318    vga_timing_unit/h_pos[5]_i_2_n_0
    SLICE_X7Y27          LUT6 (Prop_lut6_I4_O)        0.124     0.442 r  vga_timing_unit/v_pos[9]_i_1/O
                         net (fo=11, routed)          0.756     1.198    vga_timing_unit/v_pos[9]_i_1_n_0
    SLICE_X10Y27         FDCE                                         r  vga_timing_unit/v_pos_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.437    37.924    vga_timing_unit/CLK
    SLICE_X10Y27         FDCE                                         r  vga_timing_unit/v_pos_reg[9]/C
                         clock pessimism             -0.425    37.498    
                         clock uncertainty           -0.098    37.400    
    SLICE_X10Y27         FDCE (Setup_fdce_C_CE)      -0.169    37.231    vga_timing_unit/v_pos_reg[9]
  -------------------------------------------------------------------
                         required time                         37.231    
                         arrival time                          -1.198    
  -------------------------------------------------------------------
                         slack                                 36.033    

Slack (MET) :             36.123ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/v_pos_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25mhz_clk_wiz_0 rise@40.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.548ns  (logic 0.704ns (19.841%)  route 2.844ns (80.159%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.077ns = ( 37.923 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.463ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.556    -2.463    vga_timing_unit/CLK
    SLICE_X9Y29          FDCE                                         r  vga_timing_unit/h_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y29          FDCE (Prop_fdce_C_Q)         0.456    -2.007 r  vga_timing_unit/h_pos_reg[3]/Q
                         net (fo=18, routed)          1.175    -0.831    vga_timing_unit/h_pos_reg[9]_1[3]
    SLICE_X6Y29          LUT5 (Prop_lut5_I0_O)        0.124    -0.707 r  vga_timing_unit/h_pos[5]_i_2/O
                         net (fo=2, routed)           1.026     0.318    vga_timing_unit/h_pos[5]_i_2_n_0
    SLICE_X7Y27          LUT6 (Prop_lut6_I4_O)        0.124     0.442 r  vga_timing_unit/v_pos[9]_i_1/O
                         net (fo=11, routed)          0.643     1.086    vga_timing_unit/v_pos[9]_i_1_n_0
    SLICE_X9Y27          FDCE                                         r  vga_timing_unit/v_pos_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.436    37.923    vga_timing_unit/CLK
    SLICE_X9Y27          FDCE                                         r  vga_timing_unit/v_pos_reg[0]/C
                         clock pessimism             -0.411    37.511    
                         clock uncertainty           -0.098    37.413    
    SLICE_X9Y27          FDCE (Setup_fdce_C_CE)      -0.205    37.208    vga_timing_unit/v_pos_reg[0]
  -------------------------------------------------------------------
                         required time                         37.208    
                         arrival time                          -1.086    
  -------------------------------------------------------------------
                         slack                                 36.123    

Slack (MET) :             36.123ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/v_pos_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25mhz_clk_wiz_0 rise@40.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.548ns  (logic 0.704ns (19.841%)  route 2.844ns (80.159%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.077ns = ( 37.923 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.463ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.556    -2.463    vga_timing_unit/CLK
    SLICE_X9Y29          FDCE                                         r  vga_timing_unit/h_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y29          FDCE (Prop_fdce_C_Q)         0.456    -2.007 r  vga_timing_unit/h_pos_reg[3]/Q
                         net (fo=18, routed)          1.175    -0.831    vga_timing_unit/h_pos_reg[9]_1[3]
    SLICE_X6Y29          LUT5 (Prop_lut5_I0_O)        0.124    -0.707 r  vga_timing_unit/h_pos[5]_i_2/O
                         net (fo=2, routed)           1.026     0.318    vga_timing_unit/h_pos[5]_i_2_n_0
    SLICE_X7Y27          LUT6 (Prop_lut6_I4_O)        0.124     0.442 r  vga_timing_unit/v_pos[9]_i_1/O
                         net (fo=11, routed)          0.643     1.086    vga_timing_unit/v_pos[9]_i_1_n_0
    SLICE_X9Y27          FDCE                                         r  vga_timing_unit/v_pos_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.436    37.923    vga_timing_unit/CLK
    SLICE_X9Y27          FDCE                                         r  vga_timing_unit/v_pos_reg[2]/C
                         clock pessimism             -0.411    37.511    
                         clock uncertainty           -0.098    37.413    
    SLICE_X9Y27          FDCE (Setup_fdce_C_CE)      -0.205    37.208    vga_timing_unit/v_pos_reg[2]
  -------------------------------------------------------------------
                         required time                         37.208    
                         arrival time                          -1.086    
  -------------------------------------------------------------------
                         slack                                 36.123    

Slack (MET) :             36.123ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/v_pos_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25mhz_clk_wiz_0 rise@40.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.548ns  (logic 0.704ns (19.841%)  route 2.844ns (80.159%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.077ns = ( 37.923 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.463ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.556    -2.463    vga_timing_unit/CLK
    SLICE_X9Y29          FDCE                                         r  vga_timing_unit/h_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y29          FDCE (Prop_fdce_C_Q)         0.456    -2.007 r  vga_timing_unit/h_pos_reg[3]/Q
                         net (fo=18, routed)          1.175    -0.831    vga_timing_unit/h_pos_reg[9]_1[3]
    SLICE_X6Y29          LUT5 (Prop_lut5_I0_O)        0.124    -0.707 r  vga_timing_unit/h_pos[5]_i_2/O
                         net (fo=2, routed)           1.026     0.318    vga_timing_unit/h_pos[5]_i_2_n_0
    SLICE_X7Y27          LUT6 (Prop_lut6_I4_O)        0.124     0.442 r  vga_timing_unit/v_pos[9]_i_1/O
                         net (fo=11, routed)          0.643     1.086    vga_timing_unit/v_pos[9]_i_1_n_0
    SLICE_X9Y27          FDCE                                         r  vga_timing_unit/v_pos_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.436    37.923    vga_timing_unit/CLK
    SLICE_X9Y27          FDCE                                         r  vga_timing_unit/v_pos_reg[3]/C
                         clock pessimism             -0.411    37.511    
                         clock uncertainty           -0.098    37.413    
    SLICE_X9Y27          FDCE (Setup_fdce_C_CE)      -0.205    37.208    vga_timing_unit/v_pos_reg[3]
  -------------------------------------------------------------------
                         required time                         37.208    
                         arrival time                          -1.086    
  -------------------------------------------------------------------
                         slack                                 36.123    

Slack (MET) :             36.187ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/v_pos_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25mhz_clk_wiz_0 rise@40.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.508ns  (logic 0.704ns (20.067%)  route 2.804ns (79.933%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.074ns = ( 37.926 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.463ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.556    -2.463    vga_timing_unit/CLK
    SLICE_X9Y29          FDCE                                         r  vga_timing_unit/h_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y29          FDCE (Prop_fdce_C_Q)         0.456    -2.007 r  vga_timing_unit/h_pos_reg[3]/Q
                         net (fo=18, routed)          1.175    -0.831    vga_timing_unit/h_pos_reg[9]_1[3]
    SLICE_X6Y29          LUT5 (Prop_lut5_I0_O)        0.124    -0.707 r  vga_timing_unit/h_pos[5]_i_2/O
                         net (fo=2, routed)           1.026     0.318    vga_timing_unit/h_pos[5]_i_2_n_0
    SLICE_X7Y27          LUT6 (Prop_lut6_I4_O)        0.124     0.442 r  vga_timing_unit/v_pos[9]_i_1/O
                         net (fo=11, routed)          0.603     1.046    vga_timing_unit/v_pos[9]_i_1_n_0
    SLICE_X10Y28         FDCE                                         r  vga_timing_unit/v_pos_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.439    37.926    vga_timing_unit/CLK
    SLICE_X10Y28         FDCE                                         r  vga_timing_unit/v_pos_reg[6]/C
                         clock pessimism             -0.425    37.500    
                         clock uncertainty           -0.098    37.402    
    SLICE_X10Y28         FDCE (Setup_fdce_C_CE)      -0.169    37.233    vga_timing_unit/v_pos_reg[6]
  -------------------------------------------------------------------
                         required time                         37.233    
                         arrival time                          -1.046    
  -------------------------------------------------------------------
                         slack                                 36.187    

Slack (MET) :             36.187ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/v_pos_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25mhz_clk_wiz_0 rise@40.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.508ns  (logic 0.704ns (20.067%)  route 2.804ns (79.933%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.074ns = ( 37.926 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.463ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.556    -2.463    vga_timing_unit/CLK
    SLICE_X9Y29          FDCE                                         r  vga_timing_unit/h_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y29          FDCE (Prop_fdce_C_Q)         0.456    -2.007 r  vga_timing_unit/h_pos_reg[3]/Q
                         net (fo=18, routed)          1.175    -0.831    vga_timing_unit/h_pos_reg[9]_1[3]
    SLICE_X6Y29          LUT5 (Prop_lut5_I0_O)        0.124    -0.707 r  vga_timing_unit/h_pos[5]_i_2/O
                         net (fo=2, routed)           1.026     0.318    vga_timing_unit/h_pos[5]_i_2_n_0
    SLICE_X7Y27          LUT6 (Prop_lut6_I4_O)        0.124     0.442 r  vga_timing_unit/v_pos[9]_i_1/O
                         net (fo=11, routed)          0.603     1.046    vga_timing_unit/v_pos[9]_i_1_n_0
    SLICE_X10Y28         FDCE                                         r  vga_timing_unit/v_pos_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.439    37.926    vga_timing_unit/CLK
    SLICE_X10Y28         FDCE                                         r  vga_timing_unit/v_pos_reg[7]/C
                         clock pessimism             -0.425    37.500    
                         clock uncertainty           -0.098    37.402    
    SLICE_X10Y28         FDCE (Setup_fdce_C_CE)      -0.169    37.233    vga_timing_unit/v_pos_reg[7]
  -------------------------------------------------------------------
                         required time                         37.233    
                         arrival time                          -1.046    
  -------------------------------------------------------------------
                         slack                                 36.187    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/h_pos_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.186ns (50.481%)  route 0.182ns (49.519%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.318ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.583    -0.546    vga_timing_unit/CLK
    SLICE_X7Y28          FDCE                                         r  vga_timing_unit/h_pos_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y28          FDCE (Prop_fdce_C_Q)         0.141    -0.405 f  vga_timing_unit/h_pos_reg[9]/Q
                         net (fo=24, routed)          0.182    -0.223    vga_timing_unit/h_pos_reg[9]_1[9]
    SLICE_X6Y27          LUT6 (Prop_lut6_I0_O)        0.045    -0.178 r  vga_timing_unit/h_pos[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.178    vga_timing_unit/h_pos[5]
    SLICE_X6Y27          FDCE                                         r  vga_timing_unit/h_pos_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.851    -0.318    vga_timing_unit/CLK
    SLICE_X6Y27          FDCE                                         r  vga_timing_unit/h_pos_reg[5]/C
                         clock pessimism             -0.216    -0.533    
                         clock uncertainty            0.098    -0.435    
    SLICE_X6Y27          FDCE (Hold_fdce_C_D)         0.121    -0.314    vga_timing_unit/h_pos_reg[5]
  -------------------------------------------------------------------
                         required time                          0.314    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 vga_timing_unit/v_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/v_pos_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.186ns (44.890%)  route 0.228ns (55.110%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.346ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.556    -0.573    vga_timing_unit/CLK
    SLICE_X9Y27          FDCE                                         r  vga_timing_unit/v_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y27          FDCE (Prop_fdce_C_Q)         0.141    -0.432 r  vga_timing_unit/v_pos_reg[0]/Q
                         net (fo=20, routed)          0.228    -0.204    vga_timing_unit/Q[0]
    SLICE_X10Y27         LUT6 (Prop_lut6_I2_O)        0.045    -0.159 r  vga_timing_unit/v_pos[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.159    vga_timing_unit/v_pos[5]_i_1_n_0
    SLICE_X10Y27         FDCE                                         r  vga_timing_unit/v_pos_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.823    -0.346    vga_timing_unit/CLK
    SLICE_X10Y27         FDCE                                         r  vga_timing_unit/v_pos_reg[5]/C
                         clock pessimism             -0.195    -0.540    
                         clock uncertainty            0.098    -0.442    
    SLICE_X10Y27         FDCE (Hold_fdce_C_D)         0.121    -0.321    vga_timing_unit/v_pos_reg[5]
  -------------------------------------------------------------------
                         required time                          0.321    
                         arrival time                          -0.159    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/h_pos_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.207ns (52.480%)  route 0.187ns (47.520%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.321ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.580    -0.549    vga_timing_unit/CLK
    SLICE_X6Y24          FDCE                                         r  vga_timing_unit/h_pos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y24          FDCE (Prop_fdce_C_Q)         0.164    -0.385 r  vga_timing_unit/h_pos_reg[1]/Q
                         net (fo=22, routed)          0.187    -0.198    vga_timing_unit/h_pos_reg[9]_1[1]
    SLICE_X6Y24          LUT2 (Prop_lut2_I1_O)        0.043    -0.155 r  vga_timing_unit/h_pos[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.155    vga_timing_unit/h_pos[1]
    SLICE_X6Y24          FDCE                                         r  vga_timing_unit/h_pos_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.848    -0.321    vga_timing_unit/CLK
    SLICE_X6Y24          FDCE                                         r  vga_timing_unit/h_pos_reg[1]/C
                         clock pessimism             -0.229    -0.549    
                         clock uncertainty            0.098    -0.451    
    SLICE_X6Y24          FDCE (Hold_fdce_C_D)         0.133    -0.318    vga_timing_unit/h_pos_reg[1]
  -------------------------------------------------------------------
                         required time                          0.318    
                         arrival time                          -0.155    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 vga_timing_unit/v_pos_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/v_pos_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.212ns (54.600%)  route 0.176ns (45.400%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.346ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.556    -0.573    vga_timing_unit/CLK
    SLICE_X8Y27          FDCE                                         r  vga_timing_unit/v_pos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y27          FDCE (Prop_fdce_C_Q)         0.164    -0.409 r  vga_timing_unit/v_pos_reg[1]/Q
                         net (fo=31, routed)          0.176    -0.233    vga_timing_unit/Q[1]
    SLICE_X9Y27          LUT5 (Prop_lut5_I0_O)        0.048    -0.185 r  vga_timing_unit/v_pos[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.185    vga_timing_unit/v_pos[2]_i_1_n_0
    SLICE_X9Y27          FDCE                                         r  vga_timing_unit/v_pos_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.823    -0.346    vga_timing_unit/CLK
    SLICE_X9Y27          FDCE                                         r  vga_timing_unit/v_pos_reg[2]/C
                         clock pessimism             -0.215    -0.560    
                         clock uncertainty            0.098    -0.462    
    SLICE_X9Y27          FDCE (Hold_fdce_C_D)         0.107    -0.355    vga_timing_unit/v_pos_reg[2]
  -------------------------------------------------------------------
                         required time                          0.355    
                         arrival time                          -0.185    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 vga_timing_unit/v_pos_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/v_pos_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.209ns (54.246%)  route 0.176ns (45.754%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.346ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.556    -0.573    vga_timing_unit/CLK
    SLICE_X8Y27          FDCE                                         r  vga_timing_unit/v_pos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y27          FDCE (Prop_fdce_C_Q)         0.164    -0.409 r  vga_timing_unit/v_pos_reg[1]/Q
                         net (fo=31, routed)          0.176    -0.233    vga_timing_unit/Q[1]
    SLICE_X9Y27          LUT5 (Prop_lut5_I1_O)        0.045    -0.188 r  vga_timing_unit/v_pos[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.188    vga_timing_unit/v_pos[0]_i_1_n_0
    SLICE_X9Y27          FDCE                                         r  vga_timing_unit/v_pos_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.823    -0.346    vga_timing_unit/CLK
    SLICE_X9Y27          FDCE                                         r  vga_timing_unit/v_pos_reg[0]/C
                         clock pessimism             -0.215    -0.560    
                         clock uncertainty            0.098    -0.462    
    SLICE_X9Y27          FDCE (Hold_fdce_C_D)         0.091    -0.371    vga_timing_unit/v_pos_reg[0]
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/h_pos_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.186ns (49.266%)  route 0.192ns (50.734%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.317ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.583    -0.546    vga_timing_unit/CLK
    SLICE_X7Y28          FDCE                                         r  vga_timing_unit/h_pos_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y28          FDCE (Prop_fdce_C_Q)         0.141    -0.405 r  vga_timing_unit/h_pos_reg[9]/Q
                         net (fo=24, routed)          0.192    -0.214    vga_timing_unit/h_pos_reg[9]_1[9]
    SLICE_X7Y28          LUT6 (Prop_lut6_I4_O)        0.045    -0.169 r  vga_timing_unit/h_pos[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.169    vga_timing_unit/h_pos[9]
    SLICE_X7Y28          FDCE                                         r  vga_timing_unit/h_pos_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.852    -0.317    vga_timing_unit/CLK
    SLICE_X7Y28          FDCE                                         r  vga_timing_unit/h_pos_reg[9]/C
                         clock pessimism             -0.230    -0.546    
                         clock uncertainty            0.098    -0.448    
    SLICE_X7Y28          FDCE (Hold_fdce_C_D)         0.091    -0.357    vga_timing_unit/h_pos_reg[9]
  -------------------------------------------------------------------
                         required time                          0.357    
                         arrival time                          -0.169    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 vga_timing_unit/v_pos_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/v_pos_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.209ns (48.760%)  route 0.220ns (51.240%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.345ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.556    -0.573    vga_timing_unit/CLK
    SLICE_X10Y27         FDCE                                         r  vga_timing_unit/v_pos_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y27         FDCE (Prop_fdce_C_Q)         0.164    -0.409 r  vga_timing_unit/v_pos_reg[5]/Q
                         net (fo=22, routed)          0.220    -0.190    vga_timing_unit/y[5]
    SLICE_X10Y28         LUT5 (Prop_lut5_I4_O)        0.045    -0.145 r  vga_timing_unit/v_pos[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.145    vga_timing_unit/v_pos[7]_i_1_n_0
    SLICE_X10Y28         FDCE                                         r  vga_timing_unit/v_pos_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.824    -0.345    vga_timing_unit/CLK
    SLICE_X10Y28         FDCE                                         r  vga_timing_unit/v_pos_reg[7]/C
                         clock pessimism             -0.215    -0.559    
                         clock uncertainty            0.098    -0.461    
    SLICE_X10Y28         FDCE (Hold_fdce_C_D)         0.121    -0.340    vga_timing_unit/v_pos_reg[7]
  -------------------------------------------------------------------
                         required time                          0.340    
                         arrival time                          -0.145    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 vga_timing_unit/v_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/v_pos_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.186ns (48.143%)  route 0.200ns (51.857%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.346ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.556    -0.573    vga_timing_unit/CLK
    SLICE_X9Y27          FDCE                                         r  vga_timing_unit/v_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y27          FDCE (Prop_fdce_C_Q)         0.141    -0.432 r  vga_timing_unit/v_pos_reg[0]/Q
                         net (fo=20, routed)          0.200    -0.232    vga_timing_unit/Q[0]
    SLICE_X9Y27          LUT6 (Prop_lut6_I3_O)        0.045    -0.187 r  vga_timing_unit/v_pos[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.187    vga_timing_unit/v_pos[3]_i_1_n_0
    SLICE_X9Y27          FDCE                                         r  vga_timing_unit/v_pos_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.823    -0.346    vga_timing_unit/CLK
    SLICE_X9Y27          FDCE                                         r  vga_timing_unit/v_pos_reg[3]/C
                         clock pessimism             -0.228    -0.573    
                         clock uncertainty            0.098    -0.475    
    SLICE_X9Y27          FDCE (Hold_fdce_C_D)         0.092    -0.383    vga_timing_unit/v_pos_reg[3]
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/h_pos_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.207ns (47.073%)  route 0.233ns (52.927%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.316ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.584    -0.545    vga_timing_unit/CLK
    SLICE_X6Y29          FDCE                                         r  vga_timing_unit/h_pos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y29          FDCE (Prop_fdce_C_Q)         0.164    -0.381 r  vga_timing_unit/h_pos_reg[4]/Q
                         net (fo=21, routed)          0.233    -0.149    vga_timing_unit/h_pos_reg[9]_1[4]
    SLICE_X6Y29          LUT5 (Prop_lut5_I0_O)        0.043    -0.106 r  vga_timing_unit/h_pos[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.106    vga_timing_unit/h_pos[4]
    SLICE_X6Y29          FDCE                                         r  vga_timing_unit/h_pos_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.853    -0.316    vga_timing_unit/CLK
    SLICE_X6Y29          FDCE                                         r  vga_timing_unit/h_pos_reg[4]/C
                         clock pessimism             -0.230    -0.545    
                         clock uncertainty            0.098    -0.447    
    SLICE_X6Y29          FDCE (Hold_fdce_C_D)         0.133    -0.314    vga_timing_unit/h_pos_reg[4]
  -------------------------------------------------------------------
                         required time                          0.314    
                         arrival time                          -0.106    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 vga_timing_unit/v_pos_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/v_pos_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.209ns (48.230%)  route 0.224ns (51.770%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.345ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.556    -0.573    vga_timing_unit/CLK
    SLICE_X10Y28         FDCE                                         r  vga_timing_unit/v_pos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y28         FDCE (Prop_fdce_C_Q)         0.164    -0.409 r  vga_timing_unit/v_pos_reg[7]/Q
                         net (fo=15, routed)          0.224    -0.185    vga_timing_unit/Q[6]
    SLICE_X10Y28         LUT6 (Prop_lut6_I3_O)        0.045    -0.140 r  vga_timing_unit/v_pos[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.140    vga_timing_unit/v_pos[8]_i_1_n_0
    SLICE_X10Y28         FDCE                                         r  vga_timing_unit/v_pos_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.824    -0.345    vga_timing_unit/CLK
    SLICE_X10Y28         FDCE                                         r  vga_timing_unit/v_pos_reg[8]/C
                         clock pessimism             -0.229    -0.573    
                         clock uncertainty            0.098    -0.475    
    SLICE_X10Y28         FDCE (Hold_fdce_C_D)         0.121    -0.354    vga_timing_unit/v_pos_reg[8]
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                          -0.140    
  -------------------------------------------------------------------
                         slack                                  0.214    





---------------------------------------------------------------------------------------------------
From Clock:  clk_100mhz_clk_wiz_0
  To Clock:  clk_100mhz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        3.929ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.114ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.929ns  (required time - arrival time)
  Source:                 player_unit/player_pos_x_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sel__2/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.368ns  (logic 1.687ns (31.425%)  route 3.681ns (68.575%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.033ns = ( 7.967 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.399ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=79, routed)          1.620    -2.399    player_unit/CLK
    SLICE_X2Y26          FDCE                                         r  player_unit/player_pos_x_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDCE (Prop_fdce_C_Q)         0.518    -1.881 r  player_unit/player_pos_x_reg[7]/Q
                         net (fo=13, routed)          1.498    -0.383    player_unit/player_pos_x_reg[9]_0[7]
    SLICE_X4Y25          LUT4 (Prop_lut4_I0_O)        0.124    -0.259 r  player_unit/i__carry_i_5/O
                         net (fo=1, routed)           0.000    -0.259    player_unit/i__carry_i_5_n_0
    SLICE_X4Y25          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     0.142 r  player_unit/player_on4_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     0.142    player_unit/player_on4_inferred__0/i__carry_n_0
    SLICE_X4Y26          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     0.413 r  player_unit/player_on4_inferred__0/i__carry__0/CO[0]
                         net (fo=14, routed)          1.599     2.012    player_unit/player_on46_in
    SLICE_X8Y27          LUT5 (Prop_lut5_I4_O)        0.373     2.385 r  player_unit/sel__2_i_10/O
                         net (fo=1, routed)           0.585     2.970    player_col[2]
    RAMB36_X0Y5          RAMB36E1                                     r  sel__2/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=79, routed)          1.481     7.967    clk_100mhz
    RAMB36_X0Y5          RAMB36E1                                     r  sel__2/CLKARDCLK
                         clock pessimism             -0.425     7.542    
                         clock uncertainty           -0.077     7.465    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566     6.899    sel__2
  -------------------------------------------------------------------
                         required time                          6.899    
                         arrival time                          -2.970    
  -------------------------------------------------------------------
                         slack                                  3.929    

Slack (MET) :             4.007ns  (required time - arrival time)
  Source:                 player_unit/player_pos_x_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sel__2/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.292ns  (logic 1.560ns (29.476%)  route 3.732ns (70.524%))
  Logic Levels:           4  (CARRY4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.033ns = ( 7.967 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.401ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=79, routed)          1.618    -2.401    player_unit/CLK
    SLICE_X2Y25          FDPE                                         r  player_unit/player_pos_x_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y25          FDPE (Prop_fdpe_C_Q)         0.518    -1.883 f  player_unit/player_pos_x_reg[4]/Q
                         net (fo=12, routed)          1.340    -0.543    player_unit/player_pos_x_reg[9]_0[4]
    SLICE_X3Y26          LUT6 (Prop_lut6_I0_O)        0.124    -0.419 r  player_unit/player_on4_carry__0_i_5/O
                         net (fo=4, routed)           0.450     0.031    player_unit/player_on4_carry__0_i_5_n_0
    SLICE_X4Y27          LUT6 (Prop_lut6_I1_O)        0.124     0.155 r  player_unit/player_on4_carry__0_i_2/O
                         net (fo=1, routed)           0.471     0.625    player_unit/player_on4_carry__0_i_2_n_0
    SLICE_X5Y26          CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465     1.090 r  player_unit/player_on4_carry__0/CO[1]
                         net (fo=14, routed)          0.889     1.979    player_unit/player_on4
    SLICE_X8Y26          LUT5 (Prop_lut5_I3_O)        0.329     2.308 r  player_unit/sel__2_i_9/O
                         net (fo=1, routed)           0.584     2.892    player_col[3]
    RAMB36_X0Y5          RAMB36E1                                     r  sel__2/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=79, routed)          1.481     7.967    clk_100mhz
    RAMB36_X0Y5          RAMB36E1                                     r  sel__2/CLKARDCLK
                         clock pessimism             -0.425     7.542    
                         clock uncertainty           -0.077     7.465    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566     6.899    sel__2
  -------------------------------------------------------------------
                         required time                          6.899    
                         arrival time                          -2.892    
  -------------------------------------------------------------------
                         slack                                  4.007    

Slack (MET) :             4.014ns  (required time - arrival time)
  Source:                 player_unit/player_pos_x_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sel__2/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.285ns  (logic 1.560ns (29.518%)  route 3.725ns (70.482%))
  Logic Levels:           4  (CARRY4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.033ns = ( 7.967 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.401ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=79, routed)          1.618    -2.401    player_unit/CLK
    SLICE_X2Y25          FDPE                                         r  player_unit/player_pos_x_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y25          FDPE (Prop_fdpe_C_Q)         0.518    -1.883 f  player_unit/player_pos_x_reg[4]/Q
                         net (fo=12, routed)          1.340    -0.543    player_unit/player_pos_x_reg[9]_0[4]
    SLICE_X3Y26          LUT6 (Prop_lut6_I0_O)        0.124    -0.419 r  player_unit/player_on4_carry__0_i_5/O
                         net (fo=4, routed)           0.450     0.031    player_unit/player_on4_carry__0_i_5_n_0
    SLICE_X4Y27          LUT6 (Prop_lut6_I1_O)        0.124     0.155 r  player_unit/player_on4_carry__0_i_2/O
                         net (fo=1, routed)           0.471     0.625    player_unit/player_on4_carry__0_i_2_n_0
    SLICE_X5Y26          CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465     1.090 r  player_unit/player_on4_carry__0/CO[1]
                         net (fo=14, routed)          0.881     1.971    player_unit/player_on4
    SLICE_X8Y27          LUT5 (Prop_lut5_I3_O)        0.329     2.300 r  player_unit/sel__2_i_1/O
                         net (fo=1, routed)           0.584     2.884    player_row[5]
    RAMB36_X0Y5          RAMB36E1                                     r  sel__2/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=79, routed)          1.481     7.967    clk_100mhz
    RAMB36_X0Y5          RAMB36E1                                     r  sel__2/CLKARDCLK
                         clock pessimism             -0.425     7.542    
                         clock uncertainty           -0.077     7.465    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.566     6.899    sel__2
  -------------------------------------------------------------------
                         required time                          6.899    
                         arrival time                          -2.884    
  -------------------------------------------------------------------
                         slack                                  4.014    

Slack (MET) :             4.118ns  (required time - arrival time)
  Source:                 player_unit/player_pos_x_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sel__2/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.181ns  (logic 1.560ns (30.112%)  route 3.621ns (69.888%))
  Logic Levels:           4  (CARRY4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.033ns = ( 7.967 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.401ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=79, routed)          1.618    -2.401    player_unit/CLK
    SLICE_X2Y25          FDPE                                         r  player_unit/player_pos_x_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y25          FDPE (Prop_fdpe_C_Q)         0.518    -1.883 f  player_unit/player_pos_x_reg[4]/Q
                         net (fo=12, routed)          1.340    -0.543    player_unit/player_pos_x_reg[9]_0[4]
    SLICE_X3Y26          LUT6 (Prop_lut6_I0_O)        0.124    -0.419 r  player_unit/player_on4_carry__0_i_5/O
                         net (fo=4, routed)           0.450     0.031    player_unit/player_on4_carry__0_i_5_n_0
    SLICE_X4Y27          LUT6 (Prop_lut6_I1_O)        0.124     0.155 r  player_unit/player_on4_carry__0_i_2/O
                         net (fo=1, routed)           0.471     0.625    player_unit/player_on4_carry__0_i_2_n_0
    SLICE_X5Y26          CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465     1.090 r  player_unit/player_on4_carry__0/CO[1]
                         net (fo=14, routed)          0.710     1.801    player_unit/player_on4
    SLICE_X8Y25          LUT5 (Prop_lut5_I3_O)        0.329     2.130 r  player_unit/sel__2_i_2/O
                         net (fo=1, routed)           0.650     2.780    player_row[4]
    RAMB36_X0Y5          RAMB36E1                                     r  sel__2/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=79, routed)          1.481     7.967    clk_100mhz
    RAMB36_X0Y5          RAMB36E1                                     r  sel__2/CLKARDCLK
                         clock pessimism             -0.425     7.542    
                         clock uncertainty           -0.077     7.465    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566     6.899    sel__2
  -------------------------------------------------------------------
                         required time                          6.899    
                         arrival time                          -2.780    
  -------------------------------------------------------------------
                         slack                                  4.118    

Slack (MET) :             4.122ns  (required time - arrival time)
  Source:                 player_unit/player_pos_x_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sel__2/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.177ns  (logic 1.560ns (30.131%)  route 3.617ns (69.869%))
  Logic Levels:           4  (CARRY4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.033ns = ( 7.967 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.401ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=79, routed)          1.618    -2.401    player_unit/CLK
    SLICE_X2Y25          FDPE                                         r  player_unit/player_pos_x_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y25          FDPE (Prop_fdpe_C_Q)         0.518    -1.883 f  player_unit/player_pos_x_reg[4]/Q
                         net (fo=12, routed)          1.340    -0.543    player_unit/player_pos_x_reg[9]_0[4]
    SLICE_X3Y26          LUT6 (Prop_lut6_I0_O)        0.124    -0.419 r  player_unit/player_on4_carry__0_i_5/O
                         net (fo=4, routed)           0.450     0.031    player_unit/player_on4_carry__0_i_5_n_0
    SLICE_X4Y27          LUT6 (Prop_lut6_I1_O)        0.124     0.155 r  player_unit/player_on4_carry__0_i_2/O
                         net (fo=1, routed)           0.471     0.625    player_unit/player_on4_carry__0_i_2_n_0
    SLICE_X5Y26          CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465     1.090 r  player_unit/player_on4_carry__0/CO[1]
                         net (fo=14, routed)          0.591     1.681    player_unit/player_on4
    SLICE_X7Y25          LUT5 (Prop_lut5_I3_O)        0.329     2.010 r  player_unit/sel__2_i_4/O
                         net (fo=1, routed)           0.767     2.777    player_row[2]
    RAMB36_X0Y5          RAMB36E1                                     r  sel__2/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=79, routed)          1.481     7.967    clk_100mhz
    RAMB36_X0Y5          RAMB36E1                                     r  sel__2/CLKARDCLK
                         clock pessimism             -0.425     7.542    
                         clock uncertainty           -0.077     7.465    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566     6.899    sel__2
  -------------------------------------------------------------------
                         required time                          6.899    
                         arrival time                          -2.777    
  -------------------------------------------------------------------
                         slack                                  4.122    

Slack (MET) :             4.143ns  (required time - arrival time)
  Source:                 player_unit/player_pos_x_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sel__2/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.156ns  (logic 1.560ns (30.254%)  route 3.596ns (69.746%))
  Logic Levels:           4  (CARRY4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.033ns = ( 7.967 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.401ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=79, routed)          1.618    -2.401    player_unit/CLK
    SLICE_X2Y25          FDPE                                         r  player_unit/player_pos_x_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y25          FDPE (Prop_fdpe_C_Q)         0.518    -1.883 f  player_unit/player_pos_x_reg[4]/Q
                         net (fo=12, routed)          1.340    -0.543    player_unit/player_pos_x_reg[9]_0[4]
    SLICE_X3Y26          LUT6 (Prop_lut6_I0_O)        0.124    -0.419 r  player_unit/player_on4_carry__0_i_5/O
                         net (fo=4, routed)           0.450     0.031    player_unit/player_on4_carry__0_i_5_n_0
    SLICE_X4Y27          LUT6 (Prop_lut6_I1_O)        0.124     0.155 r  player_unit/player_on4_carry__0_i_2/O
                         net (fo=1, routed)           0.471     0.625    player_unit/player_on4_carry__0_i_2_n_0
    SLICE_X5Y26          CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465     1.090 r  player_unit/player_on4_carry__0/CO[1]
                         net (fo=14, routed)          0.735     1.826    player_unit/player_on4
    SLICE_X8Y26          LUT5 (Prop_lut5_I3_O)        0.329     2.155 r  player_unit/sel__2_i_6/O
                         net (fo=1, routed)           0.601     2.756    player_row[0]
    RAMB36_X0Y5          RAMB36E1                                     r  sel__2/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=79, routed)          1.481     7.967    clk_100mhz
    RAMB36_X0Y5          RAMB36E1                                     r  sel__2/CLKARDCLK
                         clock pessimism             -0.425     7.542    
                         clock uncertainty           -0.077     7.465    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566     6.899    sel__2
  -------------------------------------------------------------------
                         required time                          6.899    
                         arrival time                          -2.756    
  -------------------------------------------------------------------
                         slack                                  4.143    

Slack (MET) :             4.143ns  (required time - arrival time)
  Source:                 player_unit/player_pos_x_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sel__2/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.156ns  (logic 1.560ns (30.257%)  route 3.596ns (69.743%))
  Logic Levels:           4  (CARRY4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.033ns = ( 7.967 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.401ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=79, routed)          1.618    -2.401    player_unit/CLK
    SLICE_X2Y25          FDPE                                         r  player_unit/player_pos_x_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y25          FDPE (Prop_fdpe_C_Q)         0.518    -1.883 f  player_unit/player_pos_x_reg[4]/Q
                         net (fo=12, routed)          1.340    -0.543    player_unit/player_pos_x_reg[9]_0[4]
    SLICE_X3Y26          LUT6 (Prop_lut6_I0_O)        0.124    -0.419 r  player_unit/player_on4_carry__0_i_5/O
                         net (fo=4, routed)           0.450     0.031    player_unit/player_on4_carry__0_i_5_n_0
    SLICE_X4Y27          LUT6 (Prop_lut6_I1_O)        0.124     0.155 r  player_unit/player_on4_carry__0_i_2/O
                         net (fo=1, routed)           0.471     0.625    player_unit/player_on4_carry__0_i_2_n_0
    SLICE_X5Y26          CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465     1.090 r  player_unit/player_on4_carry__0/CO[1]
                         net (fo=14, routed)          0.737     1.828    player_unit/player_on4
    SLICE_X8Y25          LUT5 (Prop_lut5_I3_O)        0.329     2.157 r  player_unit/sel__2_i_11/O
                         net (fo=1, routed)           0.599     2.755    player_col[1]
    RAMB36_X0Y5          RAMB36E1                                     r  sel__2/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=79, routed)          1.481     7.967    clk_100mhz
    RAMB36_X0Y5          RAMB36E1                                     r  sel__2/CLKARDCLK
                         clock pessimism             -0.425     7.542    
                         clock uncertainty           -0.077     7.465    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566     6.899    sel__2
  -------------------------------------------------------------------
                         required time                          6.899    
                         arrival time                          -2.755    
  -------------------------------------------------------------------
                         slack                                  4.143    

Slack (MET) :             4.145ns  (required time - arrival time)
  Source:                 player_unit/player_pos_x_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sel__2/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.154ns  (logic 1.560ns (30.270%)  route 3.594ns (69.730%))
  Logic Levels:           4  (CARRY4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.033ns = ( 7.967 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.401ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=79, routed)          1.618    -2.401    player_unit/CLK
    SLICE_X2Y25          FDPE                                         r  player_unit/player_pos_x_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y25          FDPE (Prop_fdpe_C_Q)         0.518    -1.883 f  player_unit/player_pos_x_reg[4]/Q
                         net (fo=12, routed)          1.340    -0.543    player_unit/player_pos_x_reg[9]_0[4]
    SLICE_X3Y26          LUT6 (Prop_lut6_I0_O)        0.124    -0.419 r  player_unit/player_on4_carry__0_i_5/O
                         net (fo=4, routed)           0.450     0.031    player_unit/player_on4_carry__0_i_5_n_0
    SLICE_X4Y27          LUT6 (Prop_lut6_I1_O)        0.124     0.155 r  player_unit/player_on4_carry__0_i_2/O
                         net (fo=1, routed)           0.471     0.625    player_unit/player_on4_carry__0_i_2_n_0
    SLICE_X5Y26          CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465     1.090 r  player_unit/player_on4_carry__0/CO[1]
                         net (fo=14, routed)          0.734     1.825    player_unit/player_on4
    SLICE_X8Y25          LUT5 (Prop_lut5_I3_O)        0.329     2.154 r  player_unit/sel__2_i_12/O
                         net (fo=1, routed)           0.600     2.753    player_col[0]
    RAMB36_X0Y5          RAMB36E1                                     r  sel__2/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=79, routed)          1.481     7.967    clk_100mhz
    RAMB36_X0Y5          RAMB36E1                                     r  sel__2/CLKARDCLK
                         clock pessimism             -0.425     7.542    
                         clock uncertainty           -0.077     7.465    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566     6.899    sel__2
  -------------------------------------------------------------------
                         required time                          6.899    
                         arrival time                          -2.753    
  -------------------------------------------------------------------
                         slack                                  4.145    

Slack (MET) :             4.153ns  (required time - arrival time)
  Source:                 sel__2/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.786ns  (logic 3.022ns (52.225%)  route 2.764ns (47.775%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.008ns = ( 7.992 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.421ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=79, routed)          1.598    -2.421    clk_100mhz
    RAMB36_X0Y5          RAMB36E1                                     r  sel__2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     0.033 r  sel__2/DOADO[0]
                         net (fo=2, routed)           1.406     1.439    player_color_data[2]
    SLICE_X6Y27          LUT6 (Prop_lut6_I2_O)        0.124     1.563 r  rgb_reg[11]_i_8/O
                         net (fo=2, routed)           0.495     2.058    player_unit/rgb_reg_reg[5]_1
    SLICE_X6Y27          LUT5 (Prop_lut5_I4_O)        0.116     2.174 f  player_unit/rgb_reg[11]_i_4/O
                         net (fo=9, routed)           0.863     3.037    player_unit/v_pos_reg[8]
    SLICE_X5Y28          LUT6 (Prop_lut6_I2_O)        0.328     3.365 r  player_unit/rgb_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     3.365    rgb_next[5]
    SLICE_X5Y28          FDCE                                         r  rgb_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=79, routed)          1.505     7.992    clk_100mhz
    SLICE_X5Y28          FDCE                                         r  rgb_reg_reg[5]/C
                         clock pessimism             -0.425     7.566    
                         clock uncertainty           -0.077     7.489    
    SLICE_X5Y28          FDCE (Setup_fdce_C_D)        0.029     7.518    rgb_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          7.518    
                         arrival time                          -3.365    
  -------------------------------------------------------------------
                         slack                                  4.153    

Slack (MET) :             4.164ns  (required time - arrival time)
  Source:                 player_unit/player_pos_x_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sel__2/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.136ns  (logic 1.560ns (30.377%)  route 3.576ns (69.623%))
  Logic Levels:           4  (CARRY4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.033ns = ( 7.967 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.401ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=79, routed)          1.618    -2.401    player_unit/CLK
    SLICE_X2Y25          FDPE                                         r  player_unit/player_pos_x_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y25          FDPE (Prop_fdpe_C_Q)         0.518    -1.883 f  player_unit/player_pos_x_reg[4]/Q
                         net (fo=12, routed)          1.340    -0.543    player_unit/player_pos_x_reg[9]_0[4]
    SLICE_X3Y26          LUT6 (Prop_lut6_I0_O)        0.124    -0.419 r  player_unit/player_on4_carry__0_i_5/O
                         net (fo=4, routed)           0.450     0.031    player_unit/player_on4_carry__0_i_5_n_0
    SLICE_X4Y27          LUT6 (Prop_lut6_I1_O)        0.124     0.155 r  player_unit/player_on4_carry__0_i_2/O
                         net (fo=1, routed)           0.471     0.625    player_unit/player_on4_carry__0_i_2_n_0
    SLICE_X5Y26          CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465     1.090 r  player_unit/player_on4_carry__0/CO[1]
                         net (fo=14, routed)          0.588     1.678    player_unit/player_on4
    SLICE_X8Y26          LUT5 (Prop_lut5_I3_O)        0.329     2.007 r  player_unit/sel__2_i_3/O
                         net (fo=1, routed)           0.728     2.735    player_row[3]
    RAMB36_X0Y5          RAMB36E1                                     r  sel__2/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=79, routed)          1.481     7.967    clk_100mhz
    RAMB36_X0Y5          RAMB36E1                                     r  sel__2/CLKARDCLK
                         clock pessimism             -0.425     7.542    
                         clock uncertainty           -0.077     7.465    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566     6.899    sel__2
  -------------------------------------------------------------------
                         required time                          6.899    
                         arrival time                          -2.735    
  -------------------------------------------------------------------
                         slack                                  4.164    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 menu_unit/b2/sync_buffer_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            menu_unit/b2/sync_buffer_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.141ns (47.854%)  route 0.154ns (52.146%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.319ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=79, routed)          0.583    -0.546    menu_unit/b2/clk_100mhz
    SLICE_X0Y23          FDRE                                         r  menu_unit/b2/sync_buffer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y23          FDRE (Prop_fdre_C_Q)         0.141    -0.405 r  menu_unit/b2/sync_buffer_reg[1]/Q
                         net (fo=1, routed)           0.154    -0.252    menu_unit/b2/sync_buffer_reg_n_0_[1]
    SLICE_X0Y25          FDRE                                         r  menu_unit/b2/sync_buffer_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=79, routed)          0.850    -0.319    menu_unit/b2/clk_100mhz
    SLICE_X0Y25          FDRE                                         r  menu_unit/b2/sync_buffer_reg[2]/C
                         clock pessimism             -0.195    -0.513    
                         clock uncertainty            0.077    -0.436    
    SLICE_X0Y25          FDRE (Hold_fdre_C_D)         0.070    -0.366    menu_unit/b2/sync_buffer_reg[2]
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 menu_unit/debounce_up/out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            menu_unit/debounce_up/rise_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.207ns (54.301%)  route 0.174ns (45.699%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.315ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=79, routed)          0.585    -0.544    menu_unit/debounce_up/clk_100mhz
    SLICE_X2Y28          FDRE                                         r  menu_unit/debounce_up/out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y28          FDRE (Prop_fdre_C_Q)         0.164    -0.380 f  menu_unit/debounce_up/out_reg/Q
                         net (fo=3, routed)           0.174    -0.206    menu_unit/debounce_up/out_reg_0
    SLICE_X2Y28          LUT3 (Prop_lut3_I2_O)        0.043    -0.163 r  menu_unit/debounce_up/rise_i_1__0/O
                         net (fo=1, routed)           0.000    -0.163    menu_unit/debounce_up/rise_i_1__0_n_0
    SLICE_X2Y28          FDRE                                         r  menu_unit/debounce_up/rise_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=79, routed)          0.854    -0.315    menu_unit/debounce_up/clk_100mhz
    SLICE_X2Y28          FDRE                                         r  menu_unit/debounce_up/rise_reg/C
                         clock pessimism             -0.230    -0.544    
                         clock uncertainty            0.077    -0.467    
    SLICE_X2Y28          FDRE (Hold_fdre_C_D)         0.131    -0.336    menu_unit/debounce_up/rise_reg
  -------------------------------------------------------------------
                         required time                          0.336    
                         arrival time                          -0.163    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 menu_unit/debounce_up/out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            menu_unit/debounce_up/out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.540%)  route 0.174ns (45.460%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.315ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=79, routed)          0.585    -0.544    menu_unit/debounce_up/clk_100mhz
    SLICE_X2Y28          FDRE                                         r  menu_unit/debounce_up/out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y28          FDRE (Prop_fdre_C_Q)         0.164    -0.380 r  menu_unit/debounce_up/out_reg/Q
                         net (fo=3, routed)           0.174    -0.206    menu_unit/debounce_up/out_reg_0
    SLICE_X2Y28          LUT3 (Prop_lut3_I2_O)        0.045    -0.161 r  menu_unit/debounce_up/out_i_1__0/O
                         net (fo=1, routed)           0.000    -0.161    menu_unit/debounce_up/out_i_1__0_n_0
    SLICE_X2Y28          FDRE                                         r  menu_unit/debounce_up/out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=79, routed)          0.854    -0.315    menu_unit/debounce_up/clk_100mhz
    SLICE_X2Y28          FDRE                                         r  menu_unit/debounce_up/out_reg/C
                         clock pessimism             -0.230    -0.544    
                         clock uncertainty            0.077    -0.467    
    SLICE_X2Y28          FDRE (Hold_fdre_C_D)         0.120    -0.347    menu_unit/debounce_up/out_reg
  -------------------------------------------------------------------
                         required time                          0.347    
                         arrival time                          -0.161    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 menu_unit/debounce_up/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            menu_unit/debounce_up/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.316ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=79, routed)          0.585    -0.544    menu_unit/debounce_up/clk_100mhz
    SLICE_X1Y27          FDRE                                         r  menu_unit/debounce_up/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y27          FDRE (Prop_fdre_C_Q)         0.141    -0.403 r  menu_unit/debounce_up/counter_reg[8]/Q
                         net (fo=2, routed)           0.119    -0.284    menu_unit/debounce_up/counter_reg_n_0_[8]
    SLICE_X1Y27          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.176 r  menu_unit/debounce_up/counter0_inferred__0/i__carry__0/O[3]
                         net (fo=1, routed)           0.000    -0.176    menu_unit/debounce_up/counter0_inferred__0/i__carry__0_n_4
    SLICE_X1Y27          FDRE                                         r  menu_unit/debounce_up/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=79, routed)          0.853    -0.316    menu_unit/debounce_up/clk_100mhz
    SLICE_X1Y27          FDRE                                         r  menu_unit/debounce_up/counter_reg[8]/C
                         clock pessimism             -0.229    -0.544    
                         clock uncertainty            0.077    -0.467    
    SLICE_X1Y27          FDRE (Hold_fdre_C_D)         0.105    -0.362    menu_unit/debounce_up/counter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.362    
                         arrival time                          -0.176    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 menu_unit/debounce_open_menu/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            menu_unit/debounce_open_menu/counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.310ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=79, routed)          0.590    -0.539    menu_unit/debounce_open_menu/clk_100mhz
    SLICE_X3Y33          FDRE                                         r  menu_unit/debounce_open_menu/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDRE (Prop_fdre_C_Q)         0.141    -0.398 r  menu_unit/debounce_open_menu/counter_reg[16]/Q
                         net (fo=2, routed)           0.119    -0.279    menu_unit/debounce_open_menu/counter[16]
    SLICE_X3Y33          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.171 r  menu_unit/debounce_open_menu/counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.171    menu_unit/debounce_open_menu/counter_reg[16]_i_1_n_4
    SLICE_X3Y33          FDRE                                         r  menu_unit/debounce_open_menu/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=79, routed)          0.859    -0.310    menu_unit/debounce_open_menu/clk_100mhz
    SLICE_X3Y33          FDRE                                         r  menu_unit/debounce_open_menu/counter_reg[16]/C
                         clock pessimism             -0.230    -0.539    
                         clock uncertainty            0.077    -0.462    
    SLICE_X3Y33          FDRE (Hold_fdre_C_D)         0.105    -0.357    menu_unit/debounce_open_menu/counter_reg[16]
  -------------------------------------------------------------------
                         required time                          0.357    
                         arrival time                          -0.171    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 menu_unit/debounce_open_menu/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            menu_unit/debounce_open_menu/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.312ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=79, routed)          0.588    -0.541    menu_unit/debounce_open_menu/clk_100mhz
    SLICE_X3Y31          FDRE                                         r  menu_unit/debounce_open_menu/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDRE (Prop_fdre_C_Q)         0.141    -0.400 r  menu_unit/debounce_open_menu/counter_reg[8]/Q
                         net (fo=2, routed)           0.119    -0.281    menu_unit/debounce_open_menu/counter[8]
    SLICE_X3Y31          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.173 r  menu_unit/debounce_open_menu/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.173    menu_unit/debounce_open_menu/counter_reg[8]_i_1_n_4
    SLICE_X3Y31          FDRE                                         r  menu_unit/debounce_open_menu/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=79, routed)          0.857    -0.312    menu_unit/debounce_open_menu/clk_100mhz
    SLICE_X3Y31          FDRE                                         r  menu_unit/debounce_open_menu/counter_reg[8]/C
                         clock pessimism             -0.230    -0.541    
                         clock uncertainty            0.077    -0.464    
    SLICE_X3Y31          FDRE (Hold_fdre_C_D)         0.105    -0.359    menu_unit/debounce_open_menu/counter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.359    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 menu_unit/debounce_open_menu/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            menu_unit/debounce_open_menu/counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.311ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=79, routed)          0.589    -0.540    menu_unit/debounce_open_menu/clk_100mhz
    SLICE_X3Y32          FDRE                                         r  menu_unit/debounce_open_menu/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y32          FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  menu_unit/debounce_open_menu/counter_reg[12]/Q
                         net (fo=2, routed)           0.120    -0.279    menu_unit/debounce_open_menu/counter[12]
    SLICE_X3Y32          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.171 r  menu_unit/debounce_open_menu/counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.171    menu_unit/debounce_open_menu/counter_reg[12]_i_1_n_4
    SLICE_X3Y32          FDRE                                         r  menu_unit/debounce_open_menu/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=79, routed)          0.858    -0.311    menu_unit/debounce_open_menu/clk_100mhz
    SLICE_X3Y32          FDRE                                         r  menu_unit/debounce_open_menu/counter_reg[12]/C
                         clock pessimism             -0.230    -0.540    
                         clock uncertainty            0.077    -0.463    
    SLICE_X3Y32          FDRE (Hold_fdre_C_D)         0.105    -0.358    menu_unit/debounce_open_menu/counter_reg[12]
  -------------------------------------------------------------------
                         required time                          0.358    
                         arrival time                          -0.171    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 menu_unit/debounce_open_menu/counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            menu_unit/debounce_open_menu/counter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.309ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=79, routed)          0.591    -0.538    menu_unit/debounce_open_menu/clk_100mhz
    SLICE_X3Y34          FDRE                                         r  menu_unit/debounce_open_menu/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y34          FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  menu_unit/debounce_open_menu/counter_reg[20]/Q
                         net (fo=2, routed)           0.120    -0.277    menu_unit/debounce_open_menu/counter[20]
    SLICE_X3Y34          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.169 r  menu_unit/debounce_open_menu/counter_reg[20]_i_3/O[3]
                         net (fo=1, routed)           0.000    -0.169    menu_unit/debounce_open_menu/counter_reg[20]_i_3_n_4
    SLICE_X3Y34          FDRE                                         r  menu_unit/debounce_open_menu/counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=79, routed)          0.860    -0.309    menu_unit/debounce_open_menu/clk_100mhz
    SLICE_X3Y34          FDRE                                         r  menu_unit/debounce_open_menu/counter_reg[20]/C
                         clock pessimism             -0.230    -0.538    
                         clock uncertainty            0.077    -0.461    
    SLICE_X3Y34          FDRE (Hold_fdre_C_D)         0.105    -0.356    menu_unit/debounce_open_menu/counter_reg[20]
  -------------------------------------------------------------------
                         required time                          0.356    
                         arrival time                          -0.169    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 menu_unit/debounce_open_menu/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            menu_unit/debounce_open_menu/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.313ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=79, routed)          0.587    -0.542    menu_unit/debounce_open_menu/clk_100mhz
    SLICE_X3Y30          FDRE                                         r  menu_unit/debounce_open_menu/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y30          FDRE (Prop_fdre_C_Q)         0.141    -0.401 r  menu_unit/debounce_open_menu/counter_reg[4]/Q
                         net (fo=2, routed)           0.120    -0.281    menu_unit/debounce_open_menu/counter[4]
    SLICE_X3Y30          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.173 r  menu_unit/debounce_open_menu/counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.173    menu_unit/debounce_open_menu/counter_reg[4]_i_1_n_4
    SLICE_X3Y30          FDRE                                         r  menu_unit/debounce_open_menu/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=79, routed)          0.856    -0.313    menu_unit/debounce_open_menu/clk_100mhz
    SLICE_X3Y30          FDRE                                         r  menu_unit/debounce_open_menu/counter_reg[4]/C
                         clock pessimism             -0.230    -0.542    
                         clock uncertainty            0.077    -0.465    
    SLICE_X3Y30          FDRE (Hold_fdre_C_D)         0.105    -0.360    menu_unit/debounce_open_menu/counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 menu_unit/debounce_up/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            menu_unit/debounce_up/counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.314ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=79, routed)          0.586    -0.543    menu_unit/debounce_up/clk_100mhz
    SLICE_X1Y29          FDRE                                         r  menu_unit/debounce_up/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y29          FDRE (Prop_fdre_C_Q)         0.141    -0.402 r  menu_unit/debounce_up/counter_reg[16]/Q
                         net (fo=2, routed)           0.120    -0.282    menu_unit/debounce_up/counter_reg_n_0_[16]
    SLICE_X1Y29          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.174 r  menu_unit/debounce_up/counter0_inferred__0/i__carry__2/O[3]
                         net (fo=1, routed)           0.000    -0.174    menu_unit/debounce_up/counter0_inferred__0/i__carry__2_n_4
    SLICE_X1Y29          FDRE                                         r  menu_unit/debounce_up/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=79, routed)          0.855    -0.314    menu_unit/debounce_up/clk_100mhz
    SLICE_X1Y29          FDRE                                         r  menu_unit/debounce_up/counter_reg[16]/C
                         clock pessimism             -0.230    -0.543    
                         clock uncertainty            0.077    -0.466    
    SLICE_X1Y29          FDRE (Hold_fdre_C_D)         0.105    -0.361    menu_unit/debounce_up/counter_reg[16]
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.187    





---------------------------------------------------------------------------------------------------
From Clock:  clk_25mhz_clk_wiz_0
  To Clock:  clk_100mhz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        3.460ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.111ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.460ns  (required time - arrival time)
  Source:                 vga_timing_unit/v_pos_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sel__1/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.597ns  (logic 0.890ns (15.901%)  route 4.707ns (84.099%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.036ns = ( 7.964 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.552    -2.467    vga_timing_unit/CLK
    SLICE_X10Y27         FDCE                                         r  vga_timing_unit/v_pos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y27         FDCE (Prop_fdce_C_Q)         0.518    -1.949 r  vga_timing_unit/v_pos_reg[4]/Q
                         net (fo=28, routed)          1.453    -0.495    vga_timing_unit/Q[4]
    SLICE_X7Y28          LUT6 (Prop_lut6_I2_O)        0.124    -0.371 r  vga_timing_unit/sel__1_i_10/O
                         net (fo=1, routed)           0.813     0.441    vga_timing_unit/sel__1_i_10_n_0
    SLICE_X8Y28          LUT5 (Prop_lut5_I0_O)        0.124     0.565 r  vga_timing_unit/sel__1_i_1/O
                         net (fo=19, routed)          1.600     2.165    vga_timing_unit/v_pos_reg[5]_0
    SLICE_X8Y21          LUT2 (Prop_lut2_I0_O)        0.124     2.289 r  vga_timing_unit/sel__1_i_4/O
                         net (fo=1, routed)           0.842     3.131    vga_timing_unit_n_49
    RAMB18_X0Y8          RAMB18E1                                     r  sel__1/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=79, routed)          1.478     7.964    clk_100mhz
    RAMB18_X0Y8          RAMB18E1                                     r  sel__1/CLKARDCLK
                         clock pessimism             -0.590     7.375    
                         clock uncertainty           -0.218     7.156    
    RAMB18_X0Y8          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566     6.590    sel__1
  -------------------------------------------------------------------
                         required time                          6.590    
                         arrival time                          -3.131    
  -------------------------------------------------------------------
                         slack                                  3.460    

Slack (MET) :             3.521ns  (required time - arrival time)
  Source:                 vga_timing_unit/v_pos_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sel__1/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.536ns  (logic 0.890ns (16.076%)  route 4.646ns (83.924%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.036ns = ( 7.964 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.552    -2.467    vga_timing_unit/CLK
    SLICE_X10Y27         FDCE                                         r  vga_timing_unit/v_pos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y27         FDCE (Prop_fdce_C_Q)         0.518    -1.949 r  vga_timing_unit/v_pos_reg[4]/Q
                         net (fo=28, routed)          1.453    -0.495    vga_timing_unit/Q[4]
    SLICE_X7Y28          LUT6 (Prop_lut6_I2_O)        0.124    -0.371 r  vga_timing_unit/sel__1_i_10/O
                         net (fo=1, routed)           0.813     0.441    vga_timing_unit/sel__1_i_10_n_0
    SLICE_X8Y28          LUT5 (Prop_lut5_I0_O)        0.124     0.565 r  vga_timing_unit/sel__1_i_1/O
                         net (fo=19, routed)          1.029     1.594    vga_timing_unit/v_pos_reg[5]_0
    SLICE_X8Y22          LUT2 (Prop_lut2_I0_O)        0.124     1.718 r  vga_timing_unit/sel__1_i_9/O
                         net (fo=1, routed)           1.351     3.070    vga_timing_unit_n_54
    RAMB18_X0Y8          RAMB18E1                                     r  sel__1/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=79, routed)          1.478     7.964    clk_100mhz
    RAMB18_X0Y8          RAMB18E1                                     r  sel__1/CLKARDCLK
                         clock pessimism             -0.590     7.375    
                         clock uncertainty           -0.218     7.156    
    RAMB18_X0Y8          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[2])
                                                     -0.566     6.590    sel__1
  -------------------------------------------------------------------
                         required time                          6.590    
                         arrival time                          -3.070    
  -------------------------------------------------------------------
                         slack                                  3.521    

Slack (MET) :             3.529ns  (required time - arrival time)
  Source:                 vga_timing_unit/v_pos_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sel__1/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.527ns  (logic 0.890ns (16.101%)  route 4.637ns (83.899%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.036ns = ( 7.964 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.552    -2.467    vga_timing_unit/CLK
    SLICE_X10Y27         FDCE                                         r  vga_timing_unit/v_pos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y27         FDCE (Prop_fdce_C_Q)         0.518    -1.949 r  vga_timing_unit/v_pos_reg[4]/Q
                         net (fo=28, routed)          1.453    -0.495    vga_timing_unit/Q[4]
    SLICE_X7Y28          LUT6 (Prop_lut6_I2_O)        0.124    -0.371 r  vga_timing_unit/sel__1_i_10/O
                         net (fo=1, routed)           0.813     0.441    vga_timing_unit/sel__1_i_10_n_0
    SLICE_X8Y28          LUT5 (Prop_lut5_I0_O)        0.124     0.565 r  vga_timing_unit/sel__1_i_1/O
                         net (fo=19, routed)          1.020     1.585    vga_timing_unit/v_pos_reg[5]_0
    SLICE_X8Y22          LUT2 (Prop_lut2_I0_O)        0.124     1.709 r  vga_timing_unit/sel__1_i_7/O
                         net (fo=1, routed)           1.352     3.061    vga_timing_unit_n_52
    RAMB18_X0Y8          RAMB18E1                                     r  sel__1/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=79, routed)          1.478     7.964    clk_100mhz
    RAMB18_X0Y8          RAMB18E1                                     r  sel__1/CLKARDCLK
                         clock pessimism             -0.590     7.375    
                         clock uncertainty           -0.218     7.156    
    RAMB18_X0Y8          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566     6.590    sel__1
  -------------------------------------------------------------------
                         required time                          6.590    
                         arrival time                          -3.061    
  -------------------------------------------------------------------
                         slack                                  3.529    

Slack (MET) :             3.615ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sel__2/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.440ns  (logic 1.774ns (32.608%)  route 3.666ns (67.392%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.033ns = ( 7.967 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.463ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.556    -2.463    vga_timing_unit/CLK
    SLICE_X9Y29          FDCE                                         r  vga_timing_unit/h_pos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y29          FDCE (Prop_fdce_C_Q)         0.456    -2.007 r  vga_timing_unit/h_pos_reg[2]/Q
                         net (fo=20, routed)          1.483    -0.524    vga_timing_unit/h_pos_reg[9]_1[2]
    SLICE_X4Y25          LUT4 (Prop_lut4_I2_O)        0.124    -0.400 r  vga_timing_unit/i__carry_i_7/O
                         net (fo=1, routed)           0.000    -0.400    player_unit/player_on4_inferred__0/i__carry__0_1[0]
    SLICE_X4Y25          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.150 r  player_unit/player_on4_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     0.150    player_unit/player_on4_inferred__0/i__carry_n_0
    SLICE_X4Y26          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     0.421 r  player_unit/player_on4_inferred__0/i__carry__0/CO[0]
                         net (fo=14, routed)          1.599     2.020    player_unit/player_on46_in
    SLICE_X8Y27          LUT5 (Prop_lut5_I4_O)        0.373     2.393 r  player_unit/sel__2_i_10/O
                         net (fo=1, routed)           0.585     2.978    player_col[2]
    RAMB36_X0Y5          RAMB36E1                                     r  sel__2/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=79, routed)          1.481     7.967    clk_100mhz
    RAMB36_X0Y5          RAMB36E1                                     r  sel__2/CLKARDCLK
                         clock pessimism             -0.590     7.378    
                         clock uncertainty           -0.218     7.159    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566     6.593    sel__2
  -------------------------------------------------------------------
                         required time                          6.593    
                         arrival time                          -2.978    
  -------------------------------------------------------------------
                         slack                                  3.615    

Slack (MET) :             3.636ns  (required time - arrival time)
  Source:                 vga_timing_unit/v_pos_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sel__1/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.421ns  (logic 0.890ns (16.418%)  route 4.531ns (83.582%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.036ns = ( 7.964 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.552    -2.467    vga_timing_unit/CLK
    SLICE_X10Y27         FDCE                                         r  vga_timing_unit/v_pos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y27         FDCE (Prop_fdce_C_Q)         0.518    -1.949 r  vga_timing_unit/v_pos_reg[4]/Q
                         net (fo=28, routed)          1.453    -0.495    vga_timing_unit/Q[4]
    SLICE_X7Y28          LUT6 (Prop_lut6_I2_O)        0.124    -0.371 r  vga_timing_unit/sel__1_i_10/O
                         net (fo=1, routed)           0.813     0.441    vga_timing_unit/sel__1_i_10_n_0
    SLICE_X8Y28          LUT5 (Prop_lut5_I0_O)        0.124     0.565 r  vga_timing_unit/sel__1_i_1/O
                         net (fo=19, routed)          0.932     1.498    vga_timing_unit/v_pos_reg[5]_0
    SLICE_X8Y21          LUT2 (Prop_lut2_I0_O)        0.124     1.622 r  vga_timing_unit/sel__1_i_6/O
                         net (fo=1, routed)           1.333     2.954    vga_timing_unit_n_51
    RAMB18_X0Y8          RAMB18E1                                     r  sel__1/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=79, routed)          1.478     7.964    clk_100mhz
    RAMB18_X0Y8          RAMB18E1                                     r  sel__1/CLKARDCLK
                         clock pessimism             -0.590     7.375    
                         clock uncertainty           -0.218     7.156    
    RAMB18_X0Y8          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566     6.590    sel__1
  -------------------------------------------------------------------
                         required time                          6.590    
                         arrival time                          -2.954    
  -------------------------------------------------------------------
                         slack                                  3.636    

Slack (MET) :             3.725ns  (required time - arrival time)
  Source:                 vga_timing_unit/v_pos_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sel__1/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.332ns  (logic 0.890ns (16.691%)  route 4.442ns (83.309%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.036ns = ( 7.964 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.552    -2.467    vga_timing_unit/CLK
    SLICE_X10Y27         FDCE                                         r  vga_timing_unit/v_pos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y27         FDCE (Prop_fdce_C_Q)         0.518    -1.949 r  vga_timing_unit/v_pos_reg[4]/Q
                         net (fo=28, routed)          1.453    -0.495    vga_timing_unit/Q[4]
    SLICE_X7Y28          LUT6 (Prop_lut6_I2_O)        0.124    -0.371 r  vga_timing_unit/sel__1_i_10/O
                         net (fo=1, routed)           0.813     0.441    vga_timing_unit/sel__1_i_10_n_0
    SLICE_X8Y28          LUT5 (Prop_lut5_I0_O)        0.124     0.565 r  vga_timing_unit/sel__1_i_1/O
                         net (fo=19, routed)          0.912     1.478    vga_timing_unit/v_pos_reg[5]_0
    SLICE_X8Y21          LUT2 (Prop_lut2_I0_O)        0.124     1.602 r  vga_timing_unit/sel__1_i_3/O
                         net (fo=1, routed)           1.264     2.866    vga_timing_unit_n_48
    RAMB18_X0Y8          RAMB18E1                                     r  sel__1/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=79, routed)          1.478     7.964    clk_100mhz
    RAMB18_X0Y8          RAMB18E1                                     r  sel__1/CLKARDCLK
                         clock pessimism             -0.590     7.375    
                         clock uncertainty           -0.218     7.156    
    RAMB18_X0Y8          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566     6.590    sel__1
  -------------------------------------------------------------------
                         required time                          6.590    
                         arrival time                          -2.866    
  -------------------------------------------------------------------
                         slack                                  3.725    

Slack (MET) :             3.734ns  (required time - arrival time)
  Source:                 vga_timing_unit/v_pos_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sel__1/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.322ns  (logic 0.890ns (16.721%)  route 4.432ns (83.279%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.036ns = ( 7.964 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.552    -2.467    vga_timing_unit/CLK
    SLICE_X10Y27         FDCE                                         r  vga_timing_unit/v_pos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y27         FDCE (Prop_fdce_C_Q)         0.518    -1.949 r  vga_timing_unit/v_pos_reg[4]/Q
                         net (fo=28, routed)          1.453    -0.495    vga_timing_unit/Q[4]
    SLICE_X7Y28          LUT6 (Prop_lut6_I2_O)        0.124    -0.371 r  vga_timing_unit/sel__1_i_10/O
                         net (fo=1, routed)           0.813     0.441    vga_timing_unit/sel__1_i_10_n_0
    SLICE_X8Y28          LUT5 (Prop_lut5_I0_O)        0.124     0.565 r  vga_timing_unit/sel__1_i_1/O
                         net (fo=19, routed)          1.023     1.588    vga_timing_unit/v_pos_reg[5]_0
    SLICE_X8Y22          LUT2 (Prop_lut2_I0_O)        0.124     1.712 r  vga_timing_unit/sel__1_i_2/O
                         net (fo=1, routed)           1.144     2.856    vga_timing_unit_n_47
    RAMB18_X0Y8          RAMB18E1                                     r  sel__1/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=79, routed)          1.478     7.964    clk_100mhz
    RAMB18_X0Y8          RAMB18E1                                     r  sel__1/CLKARDCLK
                         clock pessimism             -0.590     7.375    
                         clock uncertainty           -0.218     7.156    
    RAMB18_X0Y8          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566     6.590    sel__1
  -------------------------------------------------------------------
                         required time                          6.590    
                         arrival time                          -2.856    
  -------------------------------------------------------------------
                         slack                                  3.734    

Slack (MET) :             3.805ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sel__2/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.251ns  (logic 1.774ns (33.786%)  route 3.477ns (66.214%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.033ns = ( 7.967 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.463ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.556    -2.463    vga_timing_unit/CLK
    SLICE_X9Y29          FDCE                                         r  vga_timing_unit/h_pos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y29          FDCE (Prop_fdce_C_Q)         0.456    -2.007 r  vga_timing_unit/h_pos_reg[2]/Q
                         net (fo=20, routed)          1.483    -0.524    vga_timing_unit/h_pos_reg[9]_1[2]
    SLICE_X4Y25          LUT4 (Prop_lut4_I2_O)        0.124    -0.400 r  vga_timing_unit/i__carry_i_7/O
                         net (fo=1, routed)           0.000    -0.400    player_unit/player_on4_inferred__0/i__carry__0_1[0]
    SLICE_X4Y25          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.150 r  player_unit/player_on4_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     0.150    player_unit/player_on4_inferred__0/i__carry_n_0
    SLICE_X4Y26          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     0.421 r  player_unit/player_on4_inferred__0/i__carry__0/CO[0]
                         net (fo=14, routed)          1.410     1.831    player_unit/player_on46_in
    SLICE_X8Y27          LUT5 (Prop_lut5_I4_O)        0.373     2.204 r  player_unit/sel__2_i_1/O
                         net (fo=1, routed)           0.584     2.788    player_row[5]
    RAMB36_X0Y5          RAMB36E1                                     r  sel__2/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=79, routed)          1.481     7.967    clk_100mhz
    RAMB36_X0Y5          RAMB36E1                                     r  sel__2/CLKARDCLK
                         clock pessimism             -0.590     7.378    
                         clock uncertainty           -0.218     7.159    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.566     6.593    sel__2
  -------------------------------------------------------------------
                         required time                          6.593    
                         arrival time                          -2.788    
  -------------------------------------------------------------------
                         slack                                  3.805    

Slack (MET) :             3.815ns  (required time - arrival time)
  Source:                 vga_timing_unit/v_pos_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sel__2/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.245ns  (logic 1.684ns (32.108%)  route 3.561ns (67.892%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.033ns = ( 7.967 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.552    -2.467    vga_timing_unit/CLK
    SLICE_X10Y27         FDCE                                         r  vga_timing_unit/v_pos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y27         FDCE (Prop_fdce_C_Q)         0.518    -1.949 f  vga_timing_unit/v_pos_reg[4]/Q
                         net (fo=28, routed)          1.046    -0.903    vga_timing_unit/Q[4]
    SLICE_X11Y28         LUT2 (Prop_lut2_I1_O)        0.124    -0.779 r  vga_timing_unit/player_on3_carry_i_4/O
                         net (fo=1, routed)           0.000    -0.779    player_unit/S[2]
    SLICE_X11Y28         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    -0.381 r  player_unit/player_on3_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.381    player_unit/player_on3_carry_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    -0.110 r  player_unit/player_on3_carry__0/CO[0]
                         net (fo=14, routed)          1.748     1.639    player_unit/player_on3
    SLICE_X7Y25          LUT5 (Prop_lut5_I2_O)        0.373     2.012 r  player_unit/sel__2_i_4/O
                         net (fo=1, routed)           0.767     2.778    player_row[2]
    RAMB36_X0Y5          RAMB36E1                                     r  sel__2/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=79, routed)          1.481     7.967    clk_100mhz
    RAMB36_X0Y5          RAMB36E1                                     r  sel__2/CLKARDCLK
                         clock pessimism             -0.590     7.378    
                         clock uncertainty           -0.218     7.159    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566     6.593    sel__2
  -------------------------------------------------------------------
                         required time                          6.593    
                         arrival time                          -2.778    
  -------------------------------------------------------------------
                         slack                                  3.815    

Slack (MET) :             3.884ns  (required time - arrival time)
  Source:                 vga_timing_unit/v_pos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.794ns  (logic 1.312ns (22.646%)  route 4.482ns (77.354%))
  Logic Levels:           5  (LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.010ns = ( 7.990 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.552    -2.467    vga_timing_unit/CLK
    SLICE_X9Y27          FDCE                                         r  vga_timing_unit/v_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y27          FDCE (Prop_fdce_C_Q)         0.456    -2.011 f  vga_timing_unit/v_pos_reg[3]/Q
                         net (fo=25, routed)          1.289    -0.722    vga_timing_unit/Q[3]
    SLICE_X9Y27          LUT5 (Prop_lut5_I2_O)        0.152    -0.570 r  vga_timing_unit/resume_row_reg[6]_i_9/O
                         net (fo=2, routed)           0.819     0.249    vga_timing_unit/resume_row_reg[6]_i_9_n_0
    SLICE_X9Y28          LUT5 (Prop_lut5_I0_O)        0.332     0.581 r  vga_timing_unit/resume_row_reg[6]_i_7/O
                         net (fo=1, routed)           0.424     1.005    vga_timing_unit/resume_row_reg[6]_i_7_n_0
    SLICE_X8Y29          LUT6 (Prop_lut6_I5_O)        0.124     1.129 f  vga_timing_unit/resume_row_reg[6]_i_2/O
                         net (fo=16, routed)          0.617     1.746    vga_timing_unit/E[0]
    SLICE_X8Y30          LUT4 (Prop_lut4_I3_O)        0.124     1.870 r  vga_timing_unit/rgb_reg[10]_i_2/O
                         net (fo=5, routed)           1.333     3.203    vga_timing_unit/rgb_reg[10]_i_2_n_0
    SLICE_X5Y27          LUT5 (Prop_lut5_I2_O)        0.124     3.327 r  vga_timing_unit/rgb_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     3.327    rgb_next[2]
    SLICE_X5Y27          FDCE                                         r  rgb_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=79, routed)          1.503     7.990    clk_100mhz
    SLICE_X5Y27          FDCE                                         r  rgb_reg_reg[2]/C
                         clock pessimism             -0.590     7.400    
                         clock uncertainty           -0.218     7.182    
    SLICE_X5Y27          FDCE (Setup_fdce_C_D)        0.029     7.211    rgb_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          7.211    
                         arrival time                          -3.327    
  -------------------------------------------------------------------
                         slack                                  3.884    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            player_unit/player_pos_x_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.778ns  (logic 0.324ns (41.636%)  route 0.454ns (58.364%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.319ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.583    -0.546    vga_timing_unit/CLK
    SLICE_X6Y27          FDCE                                         r  vga_timing_unit/h_pos_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y27          FDCE (Prop_fdce_C_Q)         0.164    -0.382 f  vga_timing_unit/h_pos_reg[5]/Q
                         net (fo=19, routed)          0.183    -0.200    vga_timing_unit/h_pos_reg[9]_1[5]
    SLICE_X7Y27          LUT6 (Prop_lut6_I2_O)        0.045    -0.155 r  vga_timing_unit/player_pos_x[9]_i_5/O
                         net (fo=2, routed)           0.272     0.117    player_unit/player_pos_x_reg[9]_1
    SLICE_X2Y25          LUT3 (Prop_lut3_I0_O)        0.045     0.162 r  player_unit/player_pos_x[4]_i_6/O
                         net (fo=1, routed)           0.000     0.162    player_unit/player_pos_x[4]_i_6_n_0
    SLICE_X2Y25          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.232 r  player_unit/player_pos_x_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.232    player_unit/player_pos_x_reg[4]_i_1_n_7
    SLICE_X2Y25          FDPE                                         r  player_unit/player_pos_x_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=79, routed)          0.850    -0.319    player_unit/CLK
    SLICE_X2Y25          FDPE                                         r  player_unit/player_pos_x_reg[1]/C
                         clock pessimism              0.087    -0.232    
                         clock uncertainty            0.218    -0.013    
    SLICE_X2Y25          FDPE (Hold_fdpe_C_D)         0.134     0.121    player_unit/player_pos_x_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.121    
                         arrival time                           0.232    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            player_unit/player_pos_x_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.813ns  (logic 0.359ns (44.148%)  route 0.454ns (55.852%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.319ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.583    -0.546    vga_timing_unit/CLK
    SLICE_X6Y27          FDCE                                         r  vga_timing_unit/h_pos_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y27          FDCE (Prop_fdce_C_Q)         0.164    -0.382 f  vga_timing_unit/h_pos_reg[5]/Q
                         net (fo=19, routed)          0.183    -0.200    vga_timing_unit/h_pos_reg[9]_1[5]
    SLICE_X7Y27          LUT6 (Prop_lut6_I2_O)        0.045    -0.155 r  vga_timing_unit/player_pos_x[9]_i_5/O
                         net (fo=2, routed)           0.272     0.117    player_unit/player_pos_x_reg[9]_1
    SLICE_X2Y25          LUT3 (Prop_lut3_I0_O)        0.045     0.162 r  player_unit/player_pos_x[4]_i_6/O
                         net (fo=1, routed)           0.000     0.162    player_unit/player_pos_x[4]_i_6_n_0
    SLICE_X2Y25          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.105     0.267 r  player_unit/player_pos_x_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.267    player_unit/player_pos_x_reg[4]_i_1_n_6
    SLICE_X2Y25          FDPE                                         r  player_unit/player_pos_x_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=79, routed)          0.850    -0.319    player_unit/CLK
    SLICE_X2Y25          FDPE                                         r  player_unit/player_pos_x_reg[2]/C
                         clock pessimism              0.087    -0.232    
                         clock uncertainty            0.218    -0.013    
    SLICE_X2Y25          FDPE (Hold_fdpe_C_D)         0.134     0.121    player_unit/player_pos_x_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.121    
                         arrival time                           0.267    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 vga_timing_unit/v_pos_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sel__2/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.925ns  (logic 0.458ns (49.540%)  route 0.467ns (50.460%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT5=1)
  Clock Path Skew:        0.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.302ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.556    -0.573    vga_timing_unit/CLK
    SLICE_X10Y27         FDCE                                         r  vga_timing_unit/v_pos_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y27         FDCE (Prop_fdce_C_Q)         0.164    -0.409 r  vga_timing_unit/v_pos_reg[9]/Q
                         net (fo=24, routed)          0.086    -0.324    vga_timing_unit/Q[8]
    SLICE_X11Y27         LUT2 (Prop_lut2_I1_O)        0.045    -0.279 r  vga_timing_unit/_carry__1_i_1/O
                         net (fo=1, routed)           0.000    -0.279    player_unit/sel__2_2[1]
    SLICE_X11Y27         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.135    -0.144 f  player_unit/_carry__1/CO[1]
                         net (fo=14, routed)          0.170     0.027    player_unit/_carry__1_n_2
    SLICE_X8Y27          LUT5 (Prop_lut5_I1_O)        0.114     0.141 r  player_unit/sel__2_i_10/O
                         net (fo=1, routed)           0.211     0.351    player_col[2]
    RAMB36_X0Y5          RAMB36E1                                     r  sel__2/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=79, routed)          0.866    -0.302    clk_100mhz
    RAMB36_X0Y5          RAMB36E1                                     r  sel__2/CLKARDCLK
                         clock pessimism              0.087    -0.215    
                         clock uncertainty            0.218     0.003    
    RAMB36_X0Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     0.186    sel__2
  -------------------------------------------------------------------
                         required time                         -0.186    
                         arrival time                           0.351    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 vga_timing_unit/v_pos_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sel__2/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.936ns  (logic 0.458ns (48.913%)  route 0.478ns (51.087%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT5=1)
  Clock Path Skew:        0.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.302ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.556    -0.573    vga_timing_unit/CLK
    SLICE_X10Y27         FDCE                                         r  vga_timing_unit/v_pos_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y27         FDCE (Prop_fdce_C_Q)         0.164    -0.409 r  vga_timing_unit/v_pos_reg[9]/Q
                         net (fo=24, routed)          0.086    -0.324    vga_timing_unit/Q[8]
    SLICE_X11Y27         LUT2 (Prop_lut2_I1_O)        0.045    -0.279 r  vga_timing_unit/_carry__1_i_1/O
                         net (fo=1, routed)           0.000    -0.279    player_unit/sel__2_2[1]
    SLICE_X11Y27         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.135    -0.144 f  player_unit/_carry__1/CO[1]
                         net (fo=14, routed)          0.179     0.036    player_unit/_carry__1_n_2
    SLICE_X8Y27          LUT5 (Prop_lut5_I1_O)        0.114     0.150 r  player_unit/sel__2_i_1/O
                         net (fo=1, routed)           0.213     0.363    player_row[5]
    RAMB36_X0Y5          RAMB36E1                                     r  sel__2/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=79, routed)          0.866    -0.302    clk_100mhz
    RAMB36_X0Y5          RAMB36E1                                     r  sel__2/CLKARDCLK
                         clock pessimism              0.087    -0.215    
                         clock uncertainty            0.218     0.003    
    RAMB36_X0Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183     0.186    sel__2
  -------------------------------------------------------------------
                         required time                         -0.186    
                         arrival time                           0.363    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            player_unit/player_pos_x_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.853ns  (logic 0.399ns (46.767%)  route 0.454ns (53.233%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.319ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.583    -0.546    vga_timing_unit/CLK
    SLICE_X6Y27          FDCE                                         r  vga_timing_unit/h_pos_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y27          FDCE (Prop_fdce_C_Q)         0.164    -0.382 f  vga_timing_unit/h_pos_reg[5]/Q
                         net (fo=19, routed)          0.183    -0.200    vga_timing_unit/h_pos_reg[9]_1[5]
    SLICE_X7Y27          LUT6 (Prop_lut6_I2_O)        0.045    -0.155 r  vga_timing_unit/player_pos_x[9]_i_5/O
                         net (fo=2, routed)           0.272     0.117    player_unit/player_pos_x_reg[9]_1
    SLICE_X2Y25          LUT3 (Prop_lut3_I0_O)        0.045     0.162 r  player_unit/player_pos_x[4]_i_6/O
                         net (fo=1, routed)           0.000     0.162    player_unit/player_pos_x[4]_i_6_n_0
    SLICE_X2Y25          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.145     0.307 r  player_unit/player_pos_x_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.307    player_unit/player_pos_x_reg[4]_i_1_n_5
    SLICE_X2Y25          FDPE                                         r  player_unit/player_pos_x_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=79, routed)          0.850    -0.319    player_unit/CLK
    SLICE_X2Y25          FDPE                                         r  player_unit/player_pos_x_reg[3]/C
                         clock pessimism              0.087    -0.232    
                         clock uncertainty            0.218    -0.013    
    SLICE_X2Y25          FDPE (Hold_fdpe_C_D)         0.134     0.121    player_unit/player_pos_x_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.121    
                         arrival time                           0.307    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 vga_timing_unit/v_pos_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sel__2/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.948ns  (logic 0.458ns (48.287%)  route 0.490ns (51.713%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT5=1)
  Clock Path Skew:        0.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.302ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.556    -0.573    vga_timing_unit/CLK
    SLICE_X10Y27         FDCE                                         r  vga_timing_unit/v_pos_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y27         FDCE (Prop_fdce_C_Q)         0.164    -0.409 r  vga_timing_unit/v_pos_reg[9]/Q
                         net (fo=24, routed)          0.086    -0.324    vga_timing_unit/Q[8]
    SLICE_X11Y27         LUT2 (Prop_lut2_I1_O)        0.045    -0.279 r  vga_timing_unit/_carry__1_i_1/O
                         net (fo=1, routed)           0.000    -0.279    player_unit/sel__2_2[1]
    SLICE_X11Y27         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.135    -0.144 f  player_unit/_carry__1/CO[1]
                         net (fo=14, routed)          0.191     0.048    player_unit/_carry__1_n_2
    SLICE_X8Y26          LUT5 (Prop_lut5_I1_O)        0.114     0.162 r  player_unit/sel__2_i_9/O
                         net (fo=1, routed)           0.214     0.375    player_col[3]
    RAMB36_X0Y5          RAMB36E1                                     r  sel__2/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=79, routed)          0.866    -0.302    clk_100mhz
    RAMB36_X0Y5          RAMB36E1                                     r  sel__2/CLKARDCLK
                         clock pessimism              0.087    -0.215    
                         clock uncertainty            0.218     0.003    
    RAMB36_X0Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     0.186    sel__2
  -------------------------------------------------------------------
                         required time                         -0.186    
                         arrival time                           0.375    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 vga_timing_unit/v_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sel__2/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.953ns  (logic 0.372ns (39.027%)  route 0.581ns (60.973%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.302ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.556    -0.573    vga_timing_unit/CLK
    SLICE_X9Y27          FDCE                                         r  vga_timing_unit/v_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y27          FDCE (Prop_fdce_C_Q)         0.141    -0.432 r  vga_timing_unit/v_pos_reg[0]/Q
                         net (fo=20, routed)          0.171    -0.262    vga_timing_unit/Q[0]
    SLICE_X9Y25          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124    -0.138 r  vga_timing_unit/sel__2_i_14/O[1]
                         net (fo=1, routed)           0.197     0.059    player_unit/O[0]
    SLICE_X8Y26          LUT5 (Prop_lut5_I0_O)        0.107     0.166 r  player_unit/sel__2_i_5/O
                         net (fo=1, routed)           0.213     0.380    player_row[1]
    RAMB36_X0Y5          RAMB36E1                                     r  sel__2/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=79, routed)          0.866    -0.302    clk_100mhz
    RAMB36_X0Y5          RAMB36E1                                     r  sel__2/CLKARDCLK
                         clock pessimism              0.087    -0.215    
                         clock uncertainty            0.218     0.003    
    RAMB36_X0Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     0.186    sel__2
  -------------------------------------------------------------------
                         required time                         -0.186    
                         arrival time                           0.380    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 vga_timing_unit/v_pos_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sel__2/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.958ns  (logic 0.458ns (47.820%)  route 0.500ns (52.180%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT5=1)
  Clock Path Skew:        0.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.302ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.556    -0.573    vga_timing_unit/CLK
    SLICE_X10Y27         FDCE                                         r  vga_timing_unit/v_pos_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y27         FDCE (Prop_fdce_C_Q)         0.164    -0.409 r  vga_timing_unit/v_pos_reg[9]/Q
                         net (fo=24, routed)          0.086    -0.324    vga_timing_unit/Q[8]
    SLICE_X11Y27         LUT2 (Prop_lut2_I1_O)        0.045    -0.279 r  vga_timing_unit/_carry__1_i_1/O
                         net (fo=1, routed)           0.000    -0.279    player_unit/sel__2_2[1]
    SLICE_X11Y27         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.135    -0.144 f  player_unit/_carry__1/CO[1]
                         net (fo=14, routed)          0.200     0.057    player_unit/_carry__1_n_2
    SLICE_X8Y26          LUT5 (Prop_lut5_I1_O)        0.114     0.171 r  player_unit/sel__2_i_6/O
                         net (fo=1, routed)           0.214     0.384    player_row[0]
    RAMB36_X0Y5          RAMB36E1                                     r  sel__2/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=79, routed)          0.866    -0.302    clk_100mhz
    RAMB36_X0Y5          RAMB36E1                                     r  sel__2/CLKARDCLK
                         clock pessimism              0.087    -0.215    
                         clock uncertainty            0.218     0.003    
    RAMB36_X0Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     0.186    sel__2
  -------------------------------------------------------------------
                         required time                         -0.186    
                         arrival time                           0.384    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            player_unit/player_pos_x_reg[4]/D
                            (rising edge-triggered cell FDPE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.873ns  (logic 0.419ns (47.986%)  route 0.454ns (52.014%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.319ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.583    -0.546    vga_timing_unit/CLK
    SLICE_X6Y27          FDCE                                         r  vga_timing_unit/h_pos_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y27          FDCE (Prop_fdce_C_Q)         0.164    -0.382 f  vga_timing_unit/h_pos_reg[5]/Q
                         net (fo=19, routed)          0.183    -0.200    vga_timing_unit/h_pos_reg[9]_1[5]
    SLICE_X7Y27          LUT6 (Prop_lut6_I2_O)        0.045    -0.155 r  vga_timing_unit/player_pos_x[9]_i_5/O
                         net (fo=2, routed)           0.272     0.117    player_unit/player_pos_x_reg[9]_1
    SLICE_X2Y25          LUT3 (Prop_lut3_I0_O)        0.045     0.162 r  player_unit/player_pos_x[4]_i_6/O
                         net (fo=1, routed)           0.000     0.162    player_unit/player_pos_x[4]_i_6_n_0
    SLICE_X2Y25          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.165     0.327 r  player_unit/player_pos_x_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.327    player_unit/player_pos_x_reg[4]_i_1_n_4
    SLICE_X2Y25          FDPE                                         r  player_unit/player_pos_x_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=79, routed)          0.850    -0.319    player_unit/CLK
    SLICE_X2Y25          FDPE                                         r  player_unit/player_pos_x_reg[4]/C
                         clock pessimism              0.087    -0.232    
                         clock uncertainty            0.218    -0.013    
    SLICE_X2Y25          FDPE (Hold_fdpe_C_D)         0.134     0.121    player_unit/player_pos_x_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.121    
                         arrival time                           0.327    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            player_unit/player_pos_x_reg[5]/CE
                            (rising edge-triggered cell FDPE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.751ns  (logic 0.254ns (33.839%)  route 0.497ns (66.161%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.318ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.583    -0.546    vga_timing_unit/CLK
    SLICE_X6Y27          FDCE                                         r  vga_timing_unit/h_pos_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y27          FDCE (Prop_fdce_C_Q)         0.164    -0.382 f  vga_timing_unit/h_pos_reg[5]/Q
                         net (fo=19, routed)          0.183    -0.200    vga_timing_unit/h_pos_reg[9]_1[5]
    SLICE_X7Y27          LUT6 (Prop_lut6_I2_O)        0.045    -0.155 r  vga_timing_unit/player_pos_x[9]_i_5/O
                         net (fo=2, routed)           0.184     0.029    player_unit/player_pos_x_reg[9]_1
    SLICE_X3Y25          LUT3 (Prop_lut3_I2_O)        0.045     0.074 r  player_unit/player_pos_x[9]_i_1/O
                         net (fo=10, routed)          0.130     0.204    player_unit/player_pos_x[9]_i_1_n_0
    SLICE_X2Y26          FDPE                                         r  player_unit/player_pos_x_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=79, routed)          0.851    -0.318    player_unit/CLK
    SLICE_X2Y26          FDPE                                         r  player_unit/player_pos_x_reg[5]/C
                         clock pessimism              0.087    -0.231    
                         clock uncertainty            0.218    -0.012    
    SLICE_X2Y26          FDPE (Hold_fdpe_C_CE)       -0.016    -0.028    player_unit/player_pos_x_reg[5]
  -------------------------------------------------------------------
                         required time                          0.028    
                         arrival time                           0.204    
  -------------------------------------------------------------------
                         slack                                  0.233    





---------------------------------------------------------------------------------------------------
From Clock:  clk_25mhz_clk_wiz_0_1
  To Clock:  clk_100mhz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        3.463ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.114ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.463ns  (required time - arrival time)
  Source:                 vga_timing_unit/v_pos_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sel__1/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.597ns  (logic 0.890ns (15.901%)  route 4.707ns (84.099%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.036ns = ( 7.964 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.552    -2.467    vga_timing_unit/CLK
    SLICE_X10Y27         FDCE                                         r  vga_timing_unit/v_pos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y27         FDCE (Prop_fdce_C_Q)         0.518    -1.949 r  vga_timing_unit/v_pos_reg[4]/Q
                         net (fo=28, routed)          1.453    -0.495    vga_timing_unit/Q[4]
    SLICE_X7Y28          LUT6 (Prop_lut6_I2_O)        0.124    -0.371 r  vga_timing_unit/sel__1_i_10/O
                         net (fo=1, routed)           0.813     0.441    vga_timing_unit/sel__1_i_10_n_0
    SLICE_X8Y28          LUT5 (Prop_lut5_I0_O)        0.124     0.565 r  vga_timing_unit/sel__1_i_1/O
                         net (fo=19, routed)          1.600     2.165    vga_timing_unit/v_pos_reg[5]_0
    SLICE_X8Y21          LUT2 (Prop_lut2_I0_O)        0.124     2.289 r  vga_timing_unit/sel__1_i_4/O
                         net (fo=1, routed)           0.842     3.131    vga_timing_unit_n_49
    RAMB18_X0Y8          RAMB18E1                                     r  sel__1/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=79, routed)          1.478     7.964    clk_100mhz
    RAMB18_X0Y8          RAMB18E1                                     r  sel__1/CLKARDCLK
                         clock pessimism             -0.590     7.375    
                         clock uncertainty           -0.215     7.159    
    RAMB18_X0Y8          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566     6.593    sel__1
  -------------------------------------------------------------------
                         required time                          6.593    
                         arrival time                          -3.131    
  -------------------------------------------------------------------
                         slack                                  3.463    

Slack (MET) :             3.524ns  (required time - arrival time)
  Source:                 vga_timing_unit/v_pos_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sel__1/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.536ns  (logic 0.890ns (16.076%)  route 4.646ns (83.924%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.036ns = ( 7.964 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.552    -2.467    vga_timing_unit/CLK
    SLICE_X10Y27         FDCE                                         r  vga_timing_unit/v_pos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y27         FDCE (Prop_fdce_C_Q)         0.518    -1.949 r  vga_timing_unit/v_pos_reg[4]/Q
                         net (fo=28, routed)          1.453    -0.495    vga_timing_unit/Q[4]
    SLICE_X7Y28          LUT6 (Prop_lut6_I2_O)        0.124    -0.371 r  vga_timing_unit/sel__1_i_10/O
                         net (fo=1, routed)           0.813     0.441    vga_timing_unit/sel__1_i_10_n_0
    SLICE_X8Y28          LUT5 (Prop_lut5_I0_O)        0.124     0.565 r  vga_timing_unit/sel__1_i_1/O
                         net (fo=19, routed)          1.029     1.594    vga_timing_unit/v_pos_reg[5]_0
    SLICE_X8Y22          LUT2 (Prop_lut2_I0_O)        0.124     1.718 r  vga_timing_unit/sel__1_i_9/O
                         net (fo=1, routed)           1.351     3.070    vga_timing_unit_n_54
    RAMB18_X0Y8          RAMB18E1                                     r  sel__1/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=79, routed)          1.478     7.964    clk_100mhz
    RAMB18_X0Y8          RAMB18E1                                     r  sel__1/CLKARDCLK
                         clock pessimism             -0.590     7.375    
                         clock uncertainty           -0.215     7.159    
    RAMB18_X0Y8          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[2])
                                                     -0.566     6.593    sel__1
  -------------------------------------------------------------------
                         required time                          6.593    
                         arrival time                          -3.070    
  -------------------------------------------------------------------
                         slack                                  3.524    

Slack (MET) :             3.532ns  (required time - arrival time)
  Source:                 vga_timing_unit/v_pos_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sel__1/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.527ns  (logic 0.890ns (16.101%)  route 4.637ns (83.899%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.036ns = ( 7.964 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.552    -2.467    vga_timing_unit/CLK
    SLICE_X10Y27         FDCE                                         r  vga_timing_unit/v_pos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y27         FDCE (Prop_fdce_C_Q)         0.518    -1.949 r  vga_timing_unit/v_pos_reg[4]/Q
                         net (fo=28, routed)          1.453    -0.495    vga_timing_unit/Q[4]
    SLICE_X7Y28          LUT6 (Prop_lut6_I2_O)        0.124    -0.371 r  vga_timing_unit/sel__1_i_10/O
                         net (fo=1, routed)           0.813     0.441    vga_timing_unit/sel__1_i_10_n_0
    SLICE_X8Y28          LUT5 (Prop_lut5_I0_O)        0.124     0.565 r  vga_timing_unit/sel__1_i_1/O
                         net (fo=19, routed)          1.020     1.585    vga_timing_unit/v_pos_reg[5]_0
    SLICE_X8Y22          LUT2 (Prop_lut2_I0_O)        0.124     1.709 r  vga_timing_unit/sel__1_i_7/O
                         net (fo=1, routed)           1.352     3.061    vga_timing_unit_n_52
    RAMB18_X0Y8          RAMB18E1                                     r  sel__1/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=79, routed)          1.478     7.964    clk_100mhz
    RAMB18_X0Y8          RAMB18E1                                     r  sel__1/CLKARDCLK
                         clock pessimism             -0.590     7.375    
                         clock uncertainty           -0.215     7.159    
    RAMB18_X0Y8          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566     6.593    sel__1
  -------------------------------------------------------------------
                         required time                          6.593    
                         arrival time                          -3.061    
  -------------------------------------------------------------------
                         slack                                  3.532    

Slack (MET) :             3.619ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sel__2/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.440ns  (logic 1.774ns (32.608%)  route 3.666ns (67.392%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.033ns = ( 7.967 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.463ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.556    -2.463    vga_timing_unit/CLK
    SLICE_X9Y29          FDCE                                         r  vga_timing_unit/h_pos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y29          FDCE (Prop_fdce_C_Q)         0.456    -2.007 r  vga_timing_unit/h_pos_reg[2]/Q
                         net (fo=20, routed)          1.483    -0.524    vga_timing_unit/h_pos_reg[9]_1[2]
    SLICE_X4Y25          LUT4 (Prop_lut4_I2_O)        0.124    -0.400 r  vga_timing_unit/i__carry_i_7/O
                         net (fo=1, routed)           0.000    -0.400    player_unit/player_on4_inferred__0/i__carry__0_1[0]
    SLICE_X4Y25          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.150 r  player_unit/player_on4_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     0.150    player_unit/player_on4_inferred__0/i__carry_n_0
    SLICE_X4Y26          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     0.421 r  player_unit/player_on4_inferred__0/i__carry__0/CO[0]
                         net (fo=14, routed)          1.599     2.020    player_unit/player_on46_in
    SLICE_X8Y27          LUT5 (Prop_lut5_I4_O)        0.373     2.393 r  player_unit/sel__2_i_10/O
                         net (fo=1, routed)           0.585     2.978    player_col[2]
    RAMB36_X0Y5          RAMB36E1                                     r  sel__2/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=79, routed)          1.481     7.967    clk_100mhz
    RAMB36_X0Y5          RAMB36E1                                     r  sel__2/CLKARDCLK
                         clock pessimism             -0.590     7.378    
                         clock uncertainty           -0.215     7.162    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566     6.596    sel__2
  -------------------------------------------------------------------
                         required time                          6.596    
                         arrival time                          -2.978    
  -------------------------------------------------------------------
                         slack                                  3.619    

Slack (MET) :             3.639ns  (required time - arrival time)
  Source:                 vga_timing_unit/v_pos_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sel__1/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.421ns  (logic 0.890ns (16.418%)  route 4.531ns (83.582%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.036ns = ( 7.964 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.552    -2.467    vga_timing_unit/CLK
    SLICE_X10Y27         FDCE                                         r  vga_timing_unit/v_pos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y27         FDCE (Prop_fdce_C_Q)         0.518    -1.949 r  vga_timing_unit/v_pos_reg[4]/Q
                         net (fo=28, routed)          1.453    -0.495    vga_timing_unit/Q[4]
    SLICE_X7Y28          LUT6 (Prop_lut6_I2_O)        0.124    -0.371 r  vga_timing_unit/sel__1_i_10/O
                         net (fo=1, routed)           0.813     0.441    vga_timing_unit/sel__1_i_10_n_0
    SLICE_X8Y28          LUT5 (Prop_lut5_I0_O)        0.124     0.565 r  vga_timing_unit/sel__1_i_1/O
                         net (fo=19, routed)          0.932     1.498    vga_timing_unit/v_pos_reg[5]_0
    SLICE_X8Y21          LUT2 (Prop_lut2_I0_O)        0.124     1.622 r  vga_timing_unit/sel__1_i_6/O
                         net (fo=1, routed)           1.333     2.954    vga_timing_unit_n_51
    RAMB18_X0Y8          RAMB18E1                                     r  sel__1/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=79, routed)          1.478     7.964    clk_100mhz
    RAMB18_X0Y8          RAMB18E1                                     r  sel__1/CLKARDCLK
                         clock pessimism             -0.590     7.375    
                         clock uncertainty           -0.215     7.159    
    RAMB18_X0Y8          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566     6.593    sel__1
  -------------------------------------------------------------------
                         required time                          6.593    
                         arrival time                          -2.954    
  -------------------------------------------------------------------
                         slack                                  3.639    

Slack (MET) :             3.728ns  (required time - arrival time)
  Source:                 vga_timing_unit/v_pos_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sel__1/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.332ns  (logic 0.890ns (16.691%)  route 4.442ns (83.309%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.036ns = ( 7.964 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.552    -2.467    vga_timing_unit/CLK
    SLICE_X10Y27         FDCE                                         r  vga_timing_unit/v_pos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y27         FDCE (Prop_fdce_C_Q)         0.518    -1.949 r  vga_timing_unit/v_pos_reg[4]/Q
                         net (fo=28, routed)          1.453    -0.495    vga_timing_unit/Q[4]
    SLICE_X7Y28          LUT6 (Prop_lut6_I2_O)        0.124    -0.371 r  vga_timing_unit/sel__1_i_10/O
                         net (fo=1, routed)           0.813     0.441    vga_timing_unit/sel__1_i_10_n_0
    SLICE_X8Y28          LUT5 (Prop_lut5_I0_O)        0.124     0.565 r  vga_timing_unit/sel__1_i_1/O
                         net (fo=19, routed)          0.912     1.478    vga_timing_unit/v_pos_reg[5]_0
    SLICE_X8Y21          LUT2 (Prop_lut2_I0_O)        0.124     1.602 r  vga_timing_unit/sel__1_i_3/O
                         net (fo=1, routed)           1.264     2.866    vga_timing_unit_n_48
    RAMB18_X0Y8          RAMB18E1                                     r  sel__1/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=79, routed)          1.478     7.964    clk_100mhz
    RAMB18_X0Y8          RAMB18E1                                     r  sel__1/CLKARDCLK
                         clock pessimism             -0.590     7.375    
                         clock uncertainty           -0.215     7.159    
    RAMB18_X0Y8          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566     6.593    sel__1
  -------------------------------------------------------------------
                         required time                          6.593    
                         arrival time                          -2.866    
  -------------------------------------------------------------------
                         slack                                  3.728    

Slack (MET) :             3.737ns  (required time - arrival time)
  Source:                 vga_timing_unit/v_pos_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sel__1/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.322ns  (logic 0.890ns (16.721%)  route 4.432ns (83.279%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.036ns = ( 7.964 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.552    -2.467    vga_timing_unit/CLK
    SLICE_X10Y27         FDCE                                         r  vga_timing_unit/v_pos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y27         FDCE (Prop_fdce_C_Q)         0.518    -1.949 r  vga_timing_unit/v_pos_reg[4]/Q
                         net (fo=28, routed)          1.453    -0.495    vga_timing_unit/Q[4]
    SLICE_X7Y28          LUT6 (Prop_lut6_I2_O)        0.124    -0.371 r  vga_timing_unit/sel__1_i_10/O
                         net (fo=1, routed)           0.813     0.441    vga_timing_unit/sel__1_i_10_n_0
    SLICE_X8Y28          LUT5 (Prop_lut5_I0_O)        0.124     0.565 r  vga_timing_unit/sel__1_i_1/O
                         net (fo=19, routed)          1.023     1.588    vga_timing_unit/v_pos_reg[5]_0
    SLICE_X8Y22          LUT2 (Prop_lut2_I0_O)        0.124     1.712 r  vga_timing_unit/sel__1_i_2/O
                         net (fo=1, routed)           1.144     2.856    vga_timing_unit_n_47
    RAMB18_X0Y8          RAMB18E1                                     r  sel__1/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=79, routed)          1.478     7.964    clk_100mhz
    RAMB18_X0Y8          RAMB18E1                                     r  sel__1/CLKARDCLK
                         clock pessimism             -0.590     7.375    
                         clock uncertainty           -0.215     7.159    
    RAMB18_X0Y8          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566     6.593    sel__1
  -------------------------------------------------------------------
                         required time                          6.593    
                         arrival time                          -2.856    
  -------------------------------------------------------------------
                         slack                                  3.737    

Slack (MET) :             3.808ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sel__2/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.251ns  (logic 1.774ns (33.786%)  route 3.477ns (66.214%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.033ns = ( 7.967 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.463ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.556    -2.463    vga_timing_unit/CLK
    SLICE_X9Y29          FDCE                                         r  vga_timing_unit/h_pos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y29          FDCE (Prop_fdce_C_Q)         0.456    -2.007 r  vga_timing_unit/h_pos_reg[2]/Q
                         net (fo=20, routed)          1.483    -0.524    vga_timing_unit/h_pos_reg[9]_1[2]
    SLICE_X4Y25          LUT4 (Prop_lut4_I2_O)        0.124    -0.400 r  vga_timing_unit/i__carry_i_7/O
                         net (fo=1, routed)           0.000    -0.400    player_unit/player_on4_inferred__0/i__carry__0_1[0]
    SLICE_X4Y25          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.150 r  player_unit/player_on4_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     0.150    player_unit/player_on4_inferred__0/i__carry_n_0
    SLICE_X4Y26          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     0.421 r  player_unit/player_on4_inferred__0/i__carry__0/CO[0]
                         net (fo=14, routed)          1.410     1.831    player_unit/player_on46_in
    SLICE_X8Y27          LUT5 (Prop_lut5_I4_O)        0.373     2.204 r  player_unit/sel__2_i_1/O
                         net (fo=1, routed)           0.584     2.788    player_row[5]
    RAMB36_X0Y5          RAMB36E1                                     r  sel__2/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=79, routed)          1.481     7.967    clk_100mhz
    RAMB36_X0Y5          RAMB36E1                                     r  sel__2/CLKARDCLK
                         clock pessimism             -0.590     7.378    
                         clock uncertainty           -0.215     7.162    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.566     6.596    sel__2
  -------------------------------------------------------------------
                         required time                          6.596    
                         arrival time                          -2.788    
  -------------------------------------------------------------------
                         slack                                  3.808    

Slack (MET) :             3.818ns  (required time - arrival time)
  Source:                 vga_timing_unit/v_pos_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sel__2/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.245ns  (logic 1.684ns (32.108%)  route 3.561ns (67.892%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.033ns = ( 7.967 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.552    -2.467    vga_timing_unit/CLK
    SLICE_X10Y27         FDCE                                         r  vga_timing_unit/v_pos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y27         FDCE (Prop_fdce_C_Q)         0.518    -1.949 f  vga_timing_unit/v_pos_reg[4]/Q
                         net (fo=28, routed)          1.046    -0.903    vga_timing_unit/Q[4]
    SLICE_X11Y28         LUT2 (Prop_lut2_I1_O)        0.124    -0.779 r  vga_timing_unit/player_on3_carry_i_4/O
                         net (fo=1, routed)           0.000    -0.779    player_unit/S[2]
    SLICE_X11Y28         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    -0.381 r  player_unit/player_on3_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.381    player_unit/player_on3_carry_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    -0.110 r  player_unit/player_on3_carry__0/CO[0]
                         net (fo=14, routed)          1.748     1.639    player_unit/player_on3
    SLICE_X7Y25          LUT5 (Prop_lut5_I2_O)        0.373     2.012 r  player_unit/sel__2_i_4/O
                         net (fo=1, routed)           0.767     2.778    player_row[2]
    RAMB36_X0Y5          RAMB36E1                                     r  sel__2/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=79, routed)          1.481     7.967    clk_100mhz
    RAMB36_X0Y5          RAMB36E1                                     r  sel__2/CLKARDCLK
                         clock pessimism             -0.590     7.378    
                         clock uncertainty           -0.215     7.162    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566     6.596    sel__2
  -------------------------------------------------------------------
                         required time                          6.596    
                         arrival time                          -2.778    
  -------------------------------------------------------------------
                         slack                                  3.818    

Slack (MET) :             3.887ns  (required time - arrival time)
  Source:                 vga_timing_unit/v_pos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.794ns  (logic 1.312ns (22.646%)  route 4.482ns (77.354%))
  Logic Levels:           5  (LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.010ns = ( 7.990 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.552    -2.467    vga_timing_unit/CLK
    SLICE_X9Y27          FDCE                                         r  vga_timing_unit/v_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y27          FDCE (Prop_fdce_C_Q)         0.456    -2.011 f  vga_timing_unit/v_pos_reg[3]/Q
                         net (fo=25, routed)          1.289    -0.722    vga_timing_unit/Q[3]
    SLICE_X9Y27          LUT5 (Prop_lut5_I2_O)        0.152    -0.570 r  vga_timing_unit/resume_row_reg[6]_i_9/O
                         net (fo=2, routed)           0.819     0.249    vga_timing_unit/resume_row_reg[6]_i_9_n_0
    SLICE_X9Y28          LUT5 (Prop_lut5_I0_O)        0.332     0.581 r  vga_timing_unit/resume_row_reg[6]_i_7/O
                         net (fo=1, routed)           0.424     1.005    vga_timing_unit/resume_row_reg[6]_i_7_n_0
    SLICE_X8Y29          LUT6 (Prop_lut6_I5_O)        0.124     1.129 f  vga_timing_unit/resume_row_reg[6]_i_2/O
                         net (fo=16, routed)          0.617     1.746    vga_timing_unit/E[0]
    SLICE_X8Y30          LUT4 (Prop_lut4_I3_O)        0.124     1.870 r  vga_timing_unit/rgb_reg[10]_i_2/O
                         net (fo=5, routed)           1.333     3.203    vga_timing_unit/rgb_reg[10]_i_2_n_0
    SLICE_X5Y27          LUT5 (Prop_lut5_I2_O)        0.124     3.327 r  vga_timing_unit/rgb_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     3.327    rgb_next[2]
    SLICE_X5Y27          FDCE                                         r  rgb_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=79, routed)          1.503     7.990    clk_100mhz
    SLICE_X5Y27          FDCE                                         r  rgb_reg_reg[2]/C
                         clock pessimism             -0.590     7.400    
                         clock uncertainty           -0.215     7.185    
    SLICE_X5Y27          FDCE (Setup_fdce_C_D)        0.029     7.214    rgb_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          7.214    
                         arrival time                          -3.327    
  -------------------------------------------------------------------
                         slack                                  3.887    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            player_unit/player_pos_x_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.778ns  (logic 0.324ns (41.636%)  route 0.454ns (58.364%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.319ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.583    -0.546    vga_timing_unit/CLK
    SLICE_X6Y27          FDCE                                         r  vga_timing_unit/h_pos_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y27          FDCE (Prop_fdce_C_Q)         0.164    -0.382 f  vga_timing_unit/h_pos_reg[5]/Q
                         net (fo=19, routed)          0.183    -0.200    vga_timing_unit/h_pos_reg[9]_1[5]
    SLICE_X7Y27          LUT6 (Prop_lut6_I2_O)        0.045    -0.155 r  vga_timing_unit/player_pos_x[9]_i_5/O
                         net (fo=2, routed)           0.272     0.117    player_unit/player_pos_x_reg[9]_1
    SLICE_X2Y25          LUT3 (Prop_lut3_I0_O)        0.045     0.162 r  player_unit/player_pos_x[4]_i_6/O
                         net (fo=1, routed)           0.000     0.162    player_unit/player_pos_x[4]_i_6_n_0
    SLICE_X2Y25          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.232 r  player_unit/player_pos_x_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.232    player_unit/player_pos_x_reg[4]_i_1_n_7
    SLICE_X2Y25          FDPE                                         r  player_unit/player_pos_x_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=79, routed)          0.850    -0.319    player_unit/CLK
    SLICE_X2Y25          FDPE                                         r  player_unit/player_pos_x_reg[1]/C
                         clock pessimism              0.087    -0.232    
                         clock uncertainty            0.215    -0.016    
    SLICE_X2Y25          FDPE (Hold_fdpe_C_D)         0.134     0.118    player_unit/player_pos_x_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.118    
                         arrival time                           0.232    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            player_unit/player_pos_x_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.813ns  (logic 0.359ns (44.148%)  route 0.454ns (55.852%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.319ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.583    -0.546    vga_timing_unit/CLK
    SLICE_X6Y27          FDCE                                         r  vga_timing_unit/h_pos_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y27          FDCE (Prop_fdce_C_Q)         0.164    -0.382 f  vga_timing_unit/h_pos_reg[5]/Q
                         net (fo=19, routed)          0.183    -0.200    vga_timing_unit/h_pos_reg[9]_1[5]
    SLICE_X7Y27          LUT6 (Prop_lut6_I2_O)        0.045    -0.155 r  vga_timing_unit/player_pos_x[9]_i_5/O
                         net (fo=2, routed)           0.272     0.117    player_unit/player_pos_x_reg[9]_1
    SLICE_X2Y25          LUT3 (Prop_lut3_I0_O)        0.045     0.162 r  player_unit/player_pos_x[4]_i_6/O
                         net (fo=1, routed)           0.000     0.162    player_unit/player_pos_x[4]_i_6_n_0
    SLICE_X2Y25          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.105     0.267 r  player_unit/player_pos_x_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.267    player_unit/player_pos_x_reg[4]_i_1_n_6
    SLICE_X2Y25          FDPE                                         r  player_unit/player_pos_x_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=79, routed)          0.850    -0.319    player_unit/CLK
    SLICE_X2Y25          FDPE                                         r  player_unit/player_pos_x_reg[2]/C
                         clock pessimism              0.087    -0.232    
                         clock uncertainty            0.215    -0.016    
    SLICE_X2Y25          FDPE (Hold_fdpe_C_D)         0.134     0.118    player_unit/player_pos_x_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.118    
                         arrival time                           0.267    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 vga_timing_unit/v_pos_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sel__2/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.925ns  (logic 0.458ns (49.540%)  route 0.467ns (50.460%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT5=1)
  Clock Path Skew:        0.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.302ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.556    -0.573    vga_timing_unit/CLK
    SLICE_X10Y27         FDCE                                         r  vga_timing_unit/v_pos_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y27         FDCE (Prop_fdce_C_Q)         0.164    -0.409 r  vga_timing_unit/v_pos_reg[9]/Q
                         net (fo=24, routed)          0.086    -0.324    vga_timing_unit/Q[8]
    SLICE_X11Y27         LUT2 (Prop_lut2_I1_O)        0.045    -0.279 r  vga_timing_unit/_carry__1_i_1/O
                         net (fo=1, routed)           0.000    -0.279    player_unit/sel__2_2[1]
    SLICE_X11Y27         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.135    -0.144 f  player_unit/_carry__1/CO[1]
                         net (fo=14, routed)          0.170     0.027    player_unit/_carry__1_n_2
    SLICE_X8Y27          LUT5 (Prop_lut5_I1_O)        0.114     0.141 r  player_unit/sel__2_i_10/O
                         net (fo=1, routed)           0.211     0.351    player_col[2]
    RAMB36_X0Y5          RAMB36E1                                     r  sel__2/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=79, routed)          0.866    -0.302    clk_100mhz
    RAMB36_X0Y5          RAMB36E1                                     r  sel__2/CLKARDCLK
                         clock pessimism              0.087    -0.215    
                         clock uncertainty            0.215     0.000    
    RAMB36_X0Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     0.183    sel__2
  -------------------------------------------------------------------
                         required time                         -0.183    
                         arrival time                           0.351    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 vga_timing_unit/v_pos_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sel__2/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.936ns  (logic 0.458ns (48.913%)  route 0.478ns (51.087%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT5=1)
  Clock Path Skew:        0.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.302ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.556    -0.573    vga_timing_unit/CLK
    SLICE_X10Y27         FDCE                                         r  vga_timing_unit/v_pos_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y27         FDCE (Prop_fdce_C_Q)         0.164    -0.409 r  vga_timing_unit/v_pos_reg[9]/Q
                         net (fo=24, routed)          0.086    -0.324    vga_timing_unit/Q[8]
    SLICE_X11Y27         LUT2 (Prop_lut2_I1_O)        0.045    -0.279 r  vga_timing_unit/_carry__1_i_1/O
                         net (fo=1, routed)           0.000    -0.279    player_unit/sel__2_2[1]
    SLICE_X11Y27         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.135    -0.144 f  player_unit/_carry__1/CO[1]
                         net (fo=14, routed)          0.179     0.036    player_unit/_carry__1_n_2
    SLICE_X8Y27          LUT5 (Prop_lut5_I1_O)        0.114     0.150 r  player_unit/sel__2_i_1/O
                         net (fo=1, routed)           0.213     0.363    player_row[5]
    RAMB36_X0Y5          RAMB36E1                                     r  sel__2/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=79, routed)          0.866    -0.302    clk_100mhz
    RAMB36_X0Y5          RAMB36E1                                     r  sel__2/CLKARDCLK
                         clock pessimism              0.087    -0.215    
                         clock uncertainty            0.215     0.000    
    RAMB36_X0Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183     0.183    sel__2
  -------------------------------------------------------------------
                         required time                         -0.183    
                         arrival time                           0.363    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            player_unit/player_pos_x_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.853ns  (logic 0.399ns (46.767%)  route 0.454ns (53.233%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.319ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.583    -0.546    vga_timing_unit/CLK
    SLICE_X6Y27          FDCE                                         r  vga_timing_unit/h_pos_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y27          FDCE (Prop_fdce_C_Q)         0.164    -0.382 f  vga_timing_unit/h_pos_reg[5]/Q
                         net (fo=19, routed)          0.183    -0.200    vga_timing_unit/h_pos_reg[9]_1[5]
    SLICE_X7Y27          LUT6 (Prop_lut6_I2_O)        0.045    -0.155 r  vga_timing_unit/player_pos_x[9]_i_5/O
                         net (fo=2, routed)           0.272     0.117    player_unit/player_pos_x_reg[9]_1
    SLICE_X2Y25          LUT3 (Prop_lut3_I0_O)        0.045     0.162 r  player_unit/player_pos_x[4]_i_6/O
                         net (fo=1, routed)           0.000     0.162    player_unit/player_pos_x[4]_i_6_n_0
    SLICE_X2Y25          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.145     0.307 r  player_unit/player_pos_x_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.307    player_unit/player_pos_x_reg[4]_i_1_n_5
    SLICE_X2Y25          FDPE                                         r  player_unit/player_pos_x_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=79, routed)          0.850    -0.319    player_unit/CLK
    SLICE_X2Y25          FDPE                                         r  player_unit/player_pos_x_reg[3]/C
                         clock pessimism              0.087    -0.232    
                         clock uncertainty            0.215    -0.016    
    SLICE_X2Y25          FDPE (Hold_fdpe_C_D)         0.134     0.118    player_unit/player_pos_x_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.118    
                         arrival time                           0.307    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 vga_timing_unit/v_pos_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sel__2/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.948ns  (logic 0.458ns (48.287%)  route 0.490ns (51.713%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT5=1)
  Clock Path Skew:        0.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.302ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.556    -0.573    vga_timing_unit/CLK
    SLICE_X10Y27         FDCE                                         r  vga_timing_unit/v_pos_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y27         FDCE (Prop_fdce_C_Q)         0.164    -0.409 r  vga_timing_unit/v_pos_reg[9]/Q
                         net (fo=24, routed)          0.086    -0.324    vga_timing_unit/Q[8]
    SLICE_X11Y27         LUT2 (Prop_lut2_I1_O)        0.045    -0.279 r  vga_timing_unit/_carry__1_i_1/O
                         net (fo=1, routed)           0.000    -0.279    player_unit/sel__2_2[1]
    SLICE_X11Y27         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.135    -0.144 f  player_unit/_carry__1/CO[1]
                         net (fo=14, routed)          0.191     0.048    player_unit/_carry__1_n_2
    SLICE_X8Y26          LUT5 (Prop_lut5_I1_O)        0.114     0.162 r  player_unit/sel__2_i_9/O
                         net (fo=1, routed)           0.214     0.375    player_col[3]
    RAMB36_X0Y5          RAMB36E1                                     r  sel__2/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=79, routed)          0.866    -0.302    clk_100mhz
    RAMB36_X0Y5          RAMB36E1                                     r  sel__2/CLKARDCLK
                         clock pessimism              0.087    -0.215    
                         clock uncertainty            0.215     0.000    
    RAMB36_X0Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     0.183    sel__2
  -------------------------------------------------------------------
                         required time                         -0.183    
                         arrival time                           0.375    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 vga_timing_unit/v_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sel__2/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.953ns  (logic 0.372ns (39.027%)  route 0.581ns (60.973%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.302ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.556    -0.573    vga_timing_unit/CLK
    SLICE_X9Y27          FDCE                                         r  vga_timing_unit/v_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y27          FDCE (Prop_fdce_C_Q)         0.141    -0.432 r  vga_timing_unit/v_pos_reg[0]/Q
                         net (fo=20, routed)          0.171    -0.262    vga_timing_unit/Q[0]
    SLICE_X9Y25          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124    -0.138 r  vga_timing_unit/sel__2_i_14/O[1]
                         net (fo=1, routed)           0.197     0.059    player_unit/O[0]
    SLICE_X8Y26          LUT5 (Prop_lut5_I0_O)        0.107     0.166 r  player_unit/sel__2_i_5/O
                         net (fo=1, routed)           0.213     0.380    player_row[1]
    RAMB36_X0Y5          RAMB36E1                                     r  sel__2/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=79, routed)          0.866    -0.302    clk_100mhz
    RAMB36_X0Y5          RAMB36E1                                     r  sel__2/CLKARDCLK
                         clock pessimism              0.087    -0.215    
                         clock uncertainty            0.215     0.000    
    RAMB36_X0Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     0.183    sel__2
  -------------------------------------------------------------------
                         required time                         -0.183    
                         arrival time                           0.380    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 vga_timing_unit/v_pos_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sel__2/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.958ns  (logic 0.458ns (47.820%)  route 0.500ns (52.180%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT5=1)
  Clock Path Skew:        0.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.302ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.556    -0.573    vga_timing_unit/CLK
    SLICE_X10Y27         FDCE                                         r  vga_timing_unit/v_pos_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y27         FDCE (Prop_fdce_C_Q)         0.164    -0.409 r  vga_timing_unit/v_pos_reg[9]/Q
                         net (fo=24, routed)          0.086    -0.324    vga_timing_unit/Q[8]
    SLICE_X11Y27         LUT2 (Prop_lut2_I1_O)        0.045    -0.279 r  vga_timing_unit/_carry__1_i_1/O
                         net (fo=1, routed)           0.000    -0.279    player_unit/sel__2_2[1]
    SLICE_X11Y27         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.135    -0.144 f  player_unit/_carry__1/CO[1]
                         net (fo=14, routed)          0.200     0.057    player_unit/_carry__1_n_2
    SLICE_X8Y26          LUT5 (Prop_lut5_I1_O)        0.114     0.171 r  player_unit/sel__2_i_6/O
                         net (fo=1, routed)           0.214     0.384    player_row[0]
    RAMB36_X0Y5          RAMB36E1                                     r  sel__2/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=79, routed)          0.866    -0.302    clk_100mhz
    RAMB36_X0Y5          RAMB36E1                                     r  sel__2/CLKARDCLK
                         clock pessimism              0.087    -0.215    
                         clock uncertainty            0.215     0.000    
    RAMB36_X0Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     0.183    sel__2
  -------------------------------------------------------------------
                         required time                         -0.183    
                         arrival time                           0.384    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            player_unit/player_pos_x_reg[4]/D
                            (rising edge-triggered cell FDPE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.873ns  (logic 0.419ns (47.986%)  route 0.454ns (52.014%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.319ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.583    -0.546    vga_timing_unit/CLK
    SLICE_X6Y27          FDCE                                         r  vga_timing_unit/h_pos_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y27          FDCE (Prop_fdce_C_Q)         0.164    -0.382 f  vga_timing_unit/h_pos_reg[5]/Q
                         net (fo=19, routed)          0.183    -0.200    vga_timing_unit/h_pos_reg[9]_1[5]
    SLICE_X7Y27          LUT6 (Prop_lut6_I2_O)        0.045    -0.155 r  vga_timing_unit/player_pos_x[9]_i_5/O
                         net (fo=2, routed)           0.272     0.117    player_unit/player_pos_x_reg[9]_1
    SLICE_X2Y25          LUT3 (Prop_lut3_I0_O)        0.045     0.162 r  player_unit/player_pos_x[4]_i_6/O
                         net (fo=1, routed)           0.000     0.162    player_unit/player_pos_x[4]_i_6_n_0
    SLICE_X2Y25          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.165     0.327 r  player_unit/player_pos_x_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.327    player_unit/player_pos_x_reg[4]_i_1_n_4
    SLICE_X2Y25          FDPE                                         r  player_unit/player_pos_x_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=79, routed)          0.850    -0.319    player_unit/CLK
    SLICE_X2Y25          FDPE                                         r  player_unit/player_pos_x_reg[4]/C
                         clock pessimism              0.087    -0.232    
                         clock uncertainty            0.215    -0.016    
    SLICE_X2Y25          FDPE (Hold_fdpe_C_D)         0.134     0.118    player_unit/player_pos_x_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.118    
                         arrival time                           0.327    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            player_unit/player_pos_x_reg[5]/CE
                            (rising edge-triggered cell FDPE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.751ns  (logic 0.254ns (33.839%)  route 0.497ns (66.161%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.318ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.583    -0.546    vga_timing_unit/CLK
    SLICE_X6Y27          FDCE                                         r  vga_timing_unit/h_pos_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y27          FDCE (Prop_fdce_C_Q)         0.164    -0.382 f  vga_timing_unit/h_pos_reg[5]/Q
                         net (fo=19, routed)          0.183    -0.200    vga_timing_unit/h_pos_reg[9]_1[5]
    SLICE_X7Y27          LUT6 (Prop_lut6_I2_O)        0.045    -0.155 r  vga_timing_unit/player_pos_x[9]_i_5/O
                         net (fo=2, routed)           0.184     0.029    player_unit/player_pos_x_reg[9]_1
    SLICE_X3Y25          LUT3 (Prop_lut3_I2_O)        0.045     0.074 r  player_unit/player_pos_x[9]_i_1/O
                         net (fo=10, routed)          0.130     0.204    player_unit/player_pos_x[9]_i_1_n_0
    SLICE_X2Y26          FDPE                                         r  player_unit/player_pos_x_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=79, routed)          0.851    -0.318    player_unit/CLK
    SLICE_X2Y26          FDPE                                         r  player_unit/player_pos_x_reg[5]/C
                         clock pessimism              0.087    -0.231    
                         clock uncertainty            0.215    -0.015    
    SLICE_X2Y26          FDPE (Hold_fdpe_C_CE)       -0.016    -0.031    player_unit/player_pos_x_reg[5]
  -------------------------------------------------------------------
                         required time                          0.031    
                         arrival time                           0.204    
  -------------------------------------------------------------------
                         slack                                  0.236    





---------------------------------------------------------------------------------------------------
From Clock:  clk_25mhz_clk_wiz_0
  To Clock:  clk_25mhz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       35.550ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.136ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.550ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/h_pos_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25mhz_clk_wiz_0_1 rise@40.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.126ns  (logic 0.854ns (20.698%)  route 3.272ns (79.302%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.008ns = ( 37.992 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.463ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.556    -2.463    vga_timing_unit/CLK
    SLICE_X9Y29          FDCE                                         r  vga_timing_unit/h_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y29          FDCE (Prop_fdce_C_Q)         0.456    -2.007 f  vga_timing_unit/h_pos_reg[3]/Q
                         net (fo=18, routed)          1.175    -0.831    vga_timing_unit/h_pos_reg[9]_1[3]
    SLICE_X6Y29          LUT5 (Prop_lut5_I0_O)        0.124    -0.707 f  vga_timing_unit/h_pos[5]_i_2/O
                         net (fo=2, routed)           1.026     0.318    vga_timing_unit/h_pos[5]_i_2_n_0
    SLICE_X7Y27          LUT6 (Prop_lut6_I4_O)        0.124     0.442 f  vga_timing_unit/v_pos[9]_i_1/O
                         net (fo=11, routed)          0.596     1.039    vga_timing_unit/v_pos[9]_i_1_n_0
    SLICE_X7Y28          LUT5 (Prop_lut5_I4_O)        0.150     1.189 r  vga_timing_unit/h_pos[8]_i_1/O
                         net (fo=1, routed)           0.475     1.663    vga_timing_unit/h_pos[8]
    SLICE_X7Y28          FDCE                                         r  vga_timing_unit/h_pos_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.505    37.992    vga_timing_unit/CLK
    SLICE_X7Y28          FDCE                                         r  vga_timing_unit/h_pos_reg[8]/C
                         clock pessimism             -0.425    37.566    
                         clock uncertainty           -0.098    37.468    
    SLICE_X7Y28          FDCE (Setup_fdce_C_D)       -0.255    37.213    vga_timing_unit/h_pos_reg[8]
  -------------------------------------------------------------------
                         required time                         37.213    
                         arrival time                          -1.663    
  -------------------------------------------------------------------
                         slack                                 35.550    

Slack (MET) :             35.834ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/h_pos_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25mhz_clk_wiz_0_1 rise@40.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.993ns  (logic 0.994ns (24.892%)  route 2.999ns (75.108%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.008ns = ( 37.992 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.404ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.615    -2.404    vga_timing_unit/CLK
    SLICE_X6Y24          FDCE                                         r  vga_timing_unit/h_pos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y24          FDCE (Prop_fdce_C_Q)         0.518    -1.886 r  vga_timing_unit/h_pos_reg[1]/Q
                         net (fo=22, routed)          1.040    -0.846    vga_timing_unit/h_pos_reg[9]_1[1]
    SLICE_X7Y29          LUT4 (Prop_lut4_I2_O)        0.150    -0.696 r  vga_timing_unit/h_pos[9]_i_3/O
                         net (fo=5, routed)           0.995     0.299    vga_timing_unit/h_pos[9]_i_3_n_0
    SLICE_X6Y28          LUT5 (Prop_lut5_I4_O)        0.326     0.625 r  vga_timing_unit/h_pos[7]_i_1/O
                         net (fo=1, routed)           0.964     1.590    vga_timing_unit/h_pos[7]
    SLICE_X6Y28          FDCE                                         r  vga_timing_unit/h_pos_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.505    37.992    vga_timing_unit/CLK
    SLICE_X6Y28          FDCE                                         r  vga_timing_unit/h_pos_reg[7]/C
                         clock pessimism             -0.425    37.566    
                         clock uncertainty           -0.098    37.468    
    SLICE_X6Y28          FDCE (Setup_fdce_C_D)       -0.045    37.423    vga_timing_unit/h_pos_reg[7]
  -------------------------------------------------------------------
                         required time                         37.423    
                         arrival time                          -1.590    
  -------------------------------------------------------------------
                         slack                                 35.834    

Slack (MET) :             36.033ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/v_pos_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25mhz_clk_wiz_0_1 rise@40.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.661ns  (logic 0.704ns (19.231%)  route 2.957ns (80.769%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.076ns = ( 37.924 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.463ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.556    -2.463    vga_timing_unit/CLK
    SLICE_X9Y29          FDCE                                         r  vga_timing_unit/h_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y29          FDCE (Prop_fdce_C_Q)         0.456    -2.007 r  vga_timing_unit/h_pos_reg[3]/Q
                         net (fo=18, routed)          1.175    -0.831    vga_timing_unit/h_pos_reg[9]_1[3]
    SLICE_X6Y29          LUT5 (Prop_lut5_I0_O)        0.124    -0.707 r  vga_timing_unit/h_pos[5]_i_2/O
                         net (fo=2, routed)           1.026     0.318    vga_timing_unit/h_pos[5]_i_2_n_0
    SLICE_X7Y27          LUT6 (Prop_lut6_I4_O)        0.124     0.442 r  vga_timing_unit/v_pos[9]_i_1/O
                         net (fo=11, routed)          0.756     1.198    vga_timing_unit/v_pos[9]_i_1_n_0
    SLICE_X10Y27         FDCE                                         r  vga_timing_unit/v_pos_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.437    37.924    vga_timing_unit/CLK
    SLICE_X10Y27         FDCE                                         r  vga_timing_unit/v_pos_reg[4]/C
                         clock pessimism             -0.425    37.498    
                         clock uncertainty           -0.098    37.400    
    SLICE_X10Y27         FDCE (Setup_fdce_C_CE)      -0.169    37.231    vga_timing_unit/v_pos_reg[4]
  -------------------------------------------------------------------
                         required time                         37.231    
                         arrival time                          -1.198    
  -------------------------------------------------------------------
                         slack                                 36.033    

Slack (MET) :             36.033ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/v_pos_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25mhz_clk_wiz_0_1 rise@40.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.661ns  (logic 0.704ns (19.231%)  route 2.957ns (80.769%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.076ns = ( 37.924 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.463ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.556    -2.463    vga_timing_unit/CLK
    SLICE_X9Y29          FDCE                                         r  vga_timing_unit/h_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y29          FDCE (Prop_fdce_C_Q)         0.456    -2.007 r  vga_timing_unit/h_pos_reg[3]/Q
                         net (fo=18, routed)          1.175    -0.831    vga_timing_unit/h_pos_reg[9]_1[3]
    SLICE_X6Y29          LUT5 (Prop_lut5_I0_O)        0.124    -0.707 r  vga_timing_unit/h_pos[5]_i_2/O
                         net (fo=2, routed)           1.026     0.318    vga_timing_unit/h_pos[5]_i_2_n_0
    SLICE_X7Y27          LUT6 (Prop_lut6_I4_O)        0.124     0.442 r  vga_timing_unit/v_pos[9]_i_1/O
                         net (fo=11, routed)          0.756     1.198    vga_timing_unit/v_pos[9]_i_1_n_0
    SLICE_X10Y27         FDCE                                         r  vga_timing_unit/v_pos_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.437    37.924    vga_timing_unit/CLK
    SLICE_X10Y27         FDCE                                         r  vga_timing_unit/v_pos_reg[5]/C
                         clock pessimism             -0.425    37.498    
                         clock uncertainty           -0.098    37.400    
    SLICE_X10Y27         FDCE (Setup_fdce_C_CE)      -0.169    37.231    vga_timing_unit/v_pos_reg[5]
  -------------------------------------------------------------------
                         required time                         37.231    
                         arrival time                          -1.198    
  -------------------------------------------------------------------
                         slack                                 36.033    

Slack (MET) :             36.033ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/v_pos_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25mhz_clk_wiz_0_1 rise@40.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.661ns  (logic 0.704ns (19.231%)  route 2.957ns (80.769%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.076ns = ( 37.924 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.463ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.556    -2.463    vga_timing_unit/CLK
    SLICE_X9Y29          FDCE                                         r  vga_timing_unit/h_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y29          FDCE (Prop_fdce_C_Q)         0.456    -2.007 r  vga_timing_unit/h_pos_reg[3]/Q
                         net (fo=18, routed)          1.175    -0.831    vga_timing_unit/h_pos_reg[9]_1[3]
    SLICE_X6Y29          LUT5 (Prop_lut5_I0_O)        0.124    -0.707 r  vga_timing_unit/h_pos[5]_i_2/O
                         net (fo=2, routed)           1.026     0.318    vga_timing_unit/h_pos[5]_i_2_n_0
    SLICE_X7Y27          LUT6 (Prop_lut6_I4_O)        0.124     0.442 r  vga_timing_unit/v_pos[9]_i_1/O
                         net (fo=11, routed)          0.756     1.198    vga_timing_unit/v_pos[9]_i_1_n_0
    SLICE_X10Y27         FDCE                                         r  vga_timing_unit/v_pos_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.437    37.924    vga_timing_unit/CLK
    SLICE_X10Y27         FDCE                                         r  vga_timing_unit/v_pos_reg[9]/C
                         clock pessimism             -0.425    37.498    
                         clock uncertainty           -0.098    37.400    
    SLICE_X10Y27         FDCE (Setup_fdce_C_CE)      -0.169    37.231    vga_timing_unit/v_pos_reg[9]
  -------------------------------------------------------------------
                         required time                         37.231    
                         arrival time                          -1.198    
  -------------------------------------------------------------------
                         slack                                 36.033    

Slack (MET) :             36.123ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/v_pos_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25mhz_clk_wiz_0_1 rise@40.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.548ns  (logic 0.704ns (19.841%)  route 2.844ns (80.159%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.077ns = ( 37.923 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.463ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.556    -2.463    vga_timing_unit/CLK
    SLICE_X9Y29          FDCE                                         r  vga_timing_unit/h_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y29          FDCE (Prop_fdce_C_Q)         0.456    -2.007 r  vga_timing_unit/h_pos_reg[3]/Q
                         net (fo=18, routed)          1.175    -0.831    vga_timing_unit/h_pos_reg[9]_1[3]
    SLICE_X6Y29          LUT5 (Prop_lut5_I0_O)        0.124    -0.707 r  vga_timing_unit/h_pos[5]_i_2/O
                         net (fo=2, routed)           1.026     0.318    vga_timing_unit/h_pos[5]_i_2_n_0
    SLICE_X7Y27          LUT6 (Prop_lut6_I4_O)        0.124     0.442 r  vga_timing_unit/v_pos[9]_i_1/O
                         net (fo=11, routed)          0.643     1.086    vga_timing_unit/v_pos[9]_i_1_n_0
    SLICE_X9Y27          FDCE                                         r  vga_timing_unit/v_pos_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.436    37.923    vga_timing_unit/CLK
    SLICE_X9Y27          FDCE                                         r  vga_timing_unit/v_pos_reg[0]/C
                         clock pessimism             -0.411    37.511    
                         clock uncertainty           -0.098    37.413    
    SLICE_X9Y27          FDCE (Setup_fdce_C_CE)      -0.205    37.208    vga_timing_unit/v_pos_reg[0]
  -------------------------------------------------------------------
                         required time                         37.208    
                         arrival time                          -1.086    
  -------------------------------------------------------------------
                         slack                                 36.123    

Slack (MET) :             36.123ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/v_pos_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25mhz_clk_wiz_0_1 rise@40.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.548ns  (logic 0.704ns (19.841%)  route 2.844ns (80.159%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.077ns = ( 37.923 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.463ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.556    -2.463    vga_timing_unit/CLK
    SLICE_X9Y29          FDCE                                         r  vga_timing_unit/h_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y29          FDCE (Prop_fdce_C_Q)         0.456    -2.007 r  vga_timing_unit/h_pos_reg[3]/Q
                         net (fo=18, routed)          1.175    -0.831    vga_timing_unit/h_pos_reg[9]_1[3]
    SLICE_X6Y29          LUT5 (Prop_lut5_I0_O)        0.124    -0.707 r  vga_timing_unit/h_pos[5]_i_2/O
                         net (fo=2, routed)           1.026     0.318    vga_timing_unit/h_pos[5]_i_2_n_0
    SLICE_X7Y27          LUT6 (Prop_lut6_I4_O)        0.124     0.442 r  vga_timing_unit/v_pos[9]_i_1/O
                         net (fo=11, routed)          0.643     1.086    vga_timing_unit/v_pos[9]_i_1_n_0
    SLICE_X9Y27          FDCE                                         r  vga_timing_unit/v_pos_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.436    37.923    vga_timing_unit/CLK
    SLICE_X9Y27          FDCE                                         r  vga_timing_unit/v_pos_reg[2]/C
                         clock pessimism             -0.411    37.511    
                         clock uncertainty           -0.098    37.413    
    SLICE_X9Y27          FDCE (Setup_fdce_C_CE)      -0.205    37.208    vga_timing_unit/v_pos_reg[2]
  -------------------------------------------------------------------
                         required time                         37.208    
                         arrival time                          -1.086    
  -------------------------------------------------------------------
                         slack                                 36.123    

Slack (MET) :             36.123ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/v_pos_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25mhz_clk_wiz_0_1 rise@40.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.548ns  (logic 0.704ns (19.841%)  route 2.844ns (80.159%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.077ns = ( 37.923 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.463ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.556    -2.463    vga_timing_unit/CLK
    SLICE_X9Y29          FDCE                                         r  vga_timing_unit/h_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y29          FDCE (Prop_fdce_C_Q)         0.456    -2.007 r  vga_timing_unit/h_pos_reg[3]/Q
                         net (fo=18, routed)          1.175    -0.831    vga_timing_unit/h_pos_reg[9]_1[3]
    SLICE_X6Y29          LUT5 (Prop_lut5_I0_O)        0.124    -0.707 r  vga_timing_unit/h_pos[5]_i_2/O
                         net (fo=2, routed)           1.026     0.318    vga_timing_unit/h_pos[5]_i_2_n_0
    SLICE_X7Y27          LUT6 (Prop_lut6_I4_O)        0.124     0.442 r  vga_timing_unit/v_pos[9]_i_1/O
                         net (fo=11, routed)          0.643     1.086    vga_timing_unit/v_pos[9]_i_1_n_0
    SLICE_X9Y27          FDCE                                         r  vga_timing_unit/v_pos_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.436    37.923    vga_timing_unit/CLK
    SLICE_X9Y27          FDCE                                         r  vga_timing_unit/v_pos_reg[3]/C
                         clock pessimism             -0.411    37.511    
                         clock uncertainty           -0.098    37.413    
    SLICE_X9Y27          FDCE (Setup_fdce_C_CE)      -0.205    37.208    vga_timing_unit/v_pos_reg[3]
  -------------------------------------------------------------------
                         required time                         37.208    
                         arrival time                          -1.086    
  -------------------------------------------------------------------
                         slack                                 36.123    

Slack (MET) :             36.187ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/v_pos_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25mhz_clk_wiz_0_1 rise@40.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.508ns  (logic 0.704ns (20.067%)  route 2.804ns (79.933%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.074ns = ( 37.926 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.463ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.556    -2.463    vga_timing_unit/CLK
    SLICE_X9Y29          FDCE                                         r  vga_timing_unit/h_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y29          FDCE (Prop_fdce_C_Q)         0.456    -2.007 r  vga_timing_unit/h_pos_reg[3]/Q
                         net (fo=18, routed)          1.175    -0.831    vga_timing_unit/h_pos_reg[9]_1[3]
    SLICE_X6Y29          LUT5 (Prop_lut5_I0_O)        0.124    -0.707 r  vga_timing_unit/h_pos[5]_i_2/O
                         net (fo=2, routed)           1.026     0.318    vga_timing_unit/h_pos[5]_i_2_n_0
    SLICE_X7Y27          LUT6 (Prop_lut6_I4_O)        0.124     0.442 r  vga_timing_unit/v_pos[9]_i_1/O
                         net (fo=11, routed)          0.603     1.046    vga_timing_unit/v_pos[9]_i_1_n_0
    SLICE_X10Y28         FDCE                                         r  vga_timing_unit/v_pos_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.439    37.926    vga_timing_unit/CLK
    SLICE_X10Y28         FDCE                                         r  vga_timing_unit/v_pos_reg[6]/C
                         clock pessimism             -0.425    37.500    
                         clock uncertainty           -0.098    37.402    
    SLICE_X10Y28         FDCE (Setup_fdce_C_CE)      -0.169    37.233    vga_timing_unit/v_pos_reg[6]
  -------------------------------------------------------------------
                         required time                         37.233    
                         arrival time                          -1.046    
  -------------------------------------------------------------------
                         slack                                 36.187    

Slack (MET) :             36.187ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/v_pos_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25mhz_clk_wiz_0_1 rise@40.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.508ns  (logic 0.704ns (20.067%)  route 2.804ns (79.933%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.074ns = ( 37.926 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.463ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.556    -2.463    vga_timing_unit/CLK
    SLICE_X9Y29          FDCE                                         r  vga_timing_unit/h_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y29          FDCE (Prop_fdce_C_Q)         0.456    -2.007 r  vga_timing_unit/h_pos_reg[3]/Q
                         net (fo=18, routed)          1.175    -0.831    vga_timing_unit/h_pos_reg[9]_1[3]
    SLICE_X6Y29          LUT5 (Prop_lut5_I0_O)        0.124    -0.707 r  vga_timing_unit/h_pos[5]_i_2/O
                         net (fo=2, routed)           1.026     0.318    vga_timing_unit/h_pos[5]_i_2_n_0
    SLICE_X7Y27          LUT6 (Prop_lut6_I4_O)        0.124     0.442 r  vga_timing_unit/v_pos[9]_i_1/O
                         net (fo=11, routed)          0.603     1.046    vga_timing_unit/v_pos[9]_i_1_n_0
    SLICE_X10Y28         FDCE                                         r  vga_timing_unit/v_pos_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.439    37.926    vga_timing_unit/CLK
    SLICE_X10Y28         FDCE                                         r  vga_timing_unit/v_pos_reg[7]/C
                         clock pessimism             -0.425    37.500    
                         clock uncertainty           -0.098    37.402    
    SLICE_X10Y28         FDCE (Setup_fdce_C_CE)      -0.169    37.233    vga_timing_unit/v_pos_reg[7]
  -------------------------------------------------------------------
                         required time                         37.233    
                         arrival time                          -1.046    
  -------------------------------------------------------------------
                         slack                                 36.187    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/h_pos_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0_1 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.186ns (50.481%)  route 0.182ns (49.519%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.318ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.583    -0.546    vga_timing_unit/CLK
    SLICE_X7Y28          FDCE                                         r  vga_timing_unit/h_pos_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y28          FDCE (Prop_fdce_C_Q)         0.141    -0.405 f  vga_timing_unit/h_pos_reg[9]/Q
                         net (fo=24, routed)          0.182    -0.223    vga_timing_unit/h_pos_reg[9]_1[9]
    SLICE_X6Y27          LUT6 (Prop_lut6_I0_O)        0.045    -0.178 r  vga_timing_unit/h_pos[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.178    vga_timing_unit/h_pos[5]
    SLICE_X6Y27          FDCE                                         r  vga_timing_unit/h_pos_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.851    -0.318    vga_timing_unit/CLK
    SLICE_X6Y27          FDCE                                         r  vga_timing_unit/h_pos_reg[5]/C
                         clock pessimism             -0.216    -0.533    
                         clock uncertainty            0.098    -0.435    
    SLICE_X6Y27          FDCE (Hold_fdce_C_D)         0.121    -0.314    vga_timing_unit/h_pos_reg[5]
  -------------------------------------------------------------------
                         required time                          0.314    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 vga_timing_unit/v_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/v_pos_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0_1 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.186ns (44.890%)  route 0.228ns (55.110%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.346ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.556    -0.573    vga_timing_unit/CLK
    SLICE_X9Y27          FDCE                                         r  vga_timing_unit/v_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y27          FDCE (Prop_fdce_C_Q)         0.141    -0.432 r  vga_timing_unit/v_pos_reg[0]/Q
                         net (fo=20, routed)          0.228    -0.204    vga_timing_unit/Q[0]
    SLICE_X10Y27         LUT6 (Prop_lut6_I2_O)        0.045    -0.159 r  vga_timing_unit/v_pos[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.159    vga_timing_unit/v_pos[5]_i_1_n_0
    SLICE_X10Y27         FDCE                                         r  vga_timing_unit/v_pos_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.823    -0.346    vga_timing_unit/CLK
    SLICE_X10Y27         FDCE                                         r  vga_timing_unit/v_pos_reg[5]/C
                         clock pessimism             -0.195    -0.540    
                         clock uncertainty            0.098    -0.442    
    SLICE_X10Y27         FDCE (Hold_fdce_C_D)         0.121    -0.321    vga_timing_unit/v_pos_reg[5]
  -------------------------------------------------------------------
                         required time                          0.321    
                         arrival time                          -0.159    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/h_pos_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0_1 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.207ns (52.480%)  route 0.187ns (47.520%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.321ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.580    -0.549    vga_timing_unit/CLK
    SLICE_X6Y24          FDCE                                         r  vga_timing_unit/h_pos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y24          FDCE (Prop_fdce_C_Q)         0.164    -0.385 r  vga_timing_unit/h_pos_reg[1]/Q
                         net (fo=22, routed)          0.187    -0.198    vga_timing_unit/h_pos_reg[9]_1[1]
    SLICE_X6Y24          LUT2 (Prop_lut2_I1_O)        0.043    -0.155 r  vga_timing_unit/h_pos[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.155    vga_timing_unit/h_pos[1]
    SLICE_X6Y24          FDCE                                         r  vga_timing_unit/h_pos_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.848    -0.321    vga_timing_unit/CLK
    SLICE_X6Y24          FDCE                                         r  vga_timing_unit/h_pos_reg[1]/C
                         clock pessimism             -0.229    -0.549    
                         clock uncertainty            0.098    -0.451    
    SLICE_X6Y24          FDCE (Hold_fdce_C_D)         0.133    -0.318    vga_timing_unit/h_pos_reg[1]
  -------------------------------------------------------------------
                         required time                          0.318    
                         arrival time                          -0.155    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 vga_timing_unit/v_pos_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/v_pos_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0_1 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.212ns (54.600%)  route 0.176ns (45.400%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.346ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.556    -0.573    vga_timing_unit/CLK
    SLICE_X8Y27          FDCE                                         r  vga_timing_unit/v_pos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y27          FDCE (Prop_fdce_C_Q)         0.164    -0.409 r  vga_timing_unit/v_pos_reg[1]/Q
                         net (fo=31, routed)          0.176    -0.233    vga_timing_unit/Q[1]
    SLICE_X9Y27          LUT5 (Prop_lut5_I0_O)        0.048    -0.185 r  vga_timing_unit/v_pos[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.185    vga_timing_unit/v_pos[2]_i_1_n_0
    SLICE_X9Y27          FDCE                                         r  vga_timing_unit/v_pos_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.823    -0.346    vga_timing_unit/CLK
    SLICE_X9Y27          FDCE                                         r  vga_timing_unit/v_pos_reg[2]/C
                         clock pessimism             -0.215    -0.560    
                         clock uncertainty            0.098    -0.462    
    SLICE_X9Y27          FDCE (Hold_fdce_C_D)         0.107    -0.355    vga_timing_unit/v_pos_reg[2]
  -------------------------------------------------------------------
                         required time                          0.355    
                         arrival time                          -0.185    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 vga_timing_unit/v_pos_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/v_pos_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0_1 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.209ns (54.246%)  route 0.176ns (45.754%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.346ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.556    -0.573    vga_timing_unit/CLK
    SLICE_X8Y27          FDCE                                         r  vga_timing_unit/v_pos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y27          FDCE (Prop_fdce_C_Q)         0.164    -0.409 r  vga_timing_unit/v_pos_reg[1]/Q
                         net (fo=31, routed)          0.176    -0.233    vga_timing_unit/Q[1]
    SLICE_X9Y27          LUT5 (Prop_lut5_I1_O)        0.045    -0.188 r  vga_timing_unit/v_pos[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.188    vga_timing_unit/v_pos[0]_i_1_n_0
    SLICE_X9Y27          FDCE                                         r  vga_timing_unit/v_pos_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.823    -0.346    vga_timing_unit/CLK
    SLICE_X9Y27          FDCE                                         r  vga_timing_unit/v_pos_reg[0]/C
                         clock pessimism             -0.215    -0.560    
                         clock uncertainty            0.098    -0.462    
    SLICE_X9Y27          FDCE (Hold_fdce_C_D)         0.091    -0.371    vga_timing_unit/v_pos_reg[0]
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/h_pos_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0_1 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.186ns (49.266%)  route 0.192ns (50.734%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.317ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.583    -0.546    vga_timing_unit/CLK
    SLICE_X7Y28          FDCE                                         r  vga_timing_unit/h_pos_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y28          FDCE (Prop_fdce_C_Q)         0.141    -0.405 r  vga_timing_unit/h_pos_reg[9]/Q
                         net (fo=24, routed)          0.192    -0.214    vga_timing_unit/h_pos_reg[9]_1[9]
    SLICE_X7Y28          LUT6 (Prop_lut6_I4_O)        0.045    -0.169 r  vga_timing_unit/h_pos[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.169    vga_timing_unit/h_pos[9]
    SLICE_X7Y28          FDCE                                         r  vga_timing_unit/h_pos_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.852    -0.317    vga_timing_unit/CLK
    SLICE_X7Y28          FDCE                                         r  vga_timing_unit/h_pos_reg[9]/C
                         clock pessimism             -0.230    -0.546    
                         clock uncertainty            0.098    -0.448    
    SLICE_X7Y28          FDCE (Hold_fdce_C_D)         0.091    -0.357    vga_timing_unit/h_pos_reg[9]
  -------------------------------------------------------------------
                         required time                          0.357    
                         arrival time                          -0.169    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 vga_timing_unit/v_pos_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/v_pos_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0_1 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.209ns (48.760%)  route 0.220ns (51.240%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.345ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.556    -0.573    vga_timing_unit/CLK
    SLICE_X10Y27         FDCE                                         r  vga_timing_unit/v_pos_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y27         FDCE (Prop_fdce_C_Q)         0.164    -0.409 r  vga_timing_unit/v_pos_reg[5]/Q
                         net (fo=22, routed)          0.220    -0.190    vga_timing_unit/y[5]
    SLICE_X10Y28         LUT5 (Prop_lut5_I4_O)        0.045    -0.145 r  vga_timing_unit/v_pos[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.145    vga_timing_unit/v_pos[7]_i_1_n_0
    SLICE_X10Y28         FDCE                                         r  vga_timing_unit/v_pos_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.824    -0.345    vga_timing_unit/CLK
    SLICE_X10Y28         FDCE                                         r  vga_timing_unit/v_pos_reg[7]/C
                         clock pessimism             -0.215    -0.559    
                         clock uncertainty            0.098    -0.461    
    SLICE_X10Y28         FDCE (Hold_fdce_C_D)         0.121    -0.340    vga_timing_unit/v_pos_reg[7]
  -------------------------------------------------------------------
                         required time                          0.340    
                         arrival time                          -0.145    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 vga_timing_unit/v_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/v_pos_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0_1 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.186ns (48.143%)  route 0.200ns (51.857%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.346ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.556    -0.573    vga_timing_unit/CLK
    SLICE_X9Y27          FDCE                                         r  vga_timing_unit/v_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y27          FDCE (Prop_fdce_C_Q)         0.141    -0.432 r  vga_timing_unit/v_pos_reg[0]/Q
                         net (fo=20, routed)          0.200    -0.232    vga_timing_unit/Q[0]
    SLICE_X9Y27          LUT6 (Prop_lut6_I3_O)        0.045    -0.187 r  vga_timing_unit/v_pos[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.187    vga_timing_unit/v_pos[3]_i_1_n_0
    SLICE_X9Y27          FDCE                                         r  vga_timing_unit/v_pos_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.823    -0.346    vga_timing_unit/CLK
    SLICE_X9Y27          FDCE                                         r  vga_timing_unit/v_pos_reg[3]/C
                         clock pessimism             -0.228    -0.573    
                         clock uncertainty            0.098    -0.475    
    SLICE_X9Y27          FDCE (Hold_fdce_C_D)         0.092    -0.383    vga_timing_unit/v_pos_reg[3]
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/h_pos_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0_1 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.207ns (47.073%)  route 0.233ns (52.927%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.316ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.584    -0.545    vga_timing_unit/CLK
    SLICE_X6Y29          FDCE                                         r  vga_timing_unit/h_pos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y29          FDCE (Prop_fdce_C_Q)         0.164    -0.381 r  vga_timing_unit/h_pos_reg[4]/Q
                         net (fo=21, routed)          0.233    -0.149    vga_timing_unit/h_pos_reg[9]_1[4]
    SLICE_X6Y29          LUT5 (Prop_lut5_I0_O)        0.043    -0.106 r  vga_timing_unit/h_pos[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.106    vga_timing_unit/h_pos[4]
    SLICE_X6Y29          FDCE                                         r  vga_timing_unit/h_pos_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.853    -0.316    vga_timing_unit/CLK
    SLICE_X6Y29          FDCE                                         r  vga_timing_unit/h_pos_reg[4]/C
                         clock pessimism             -0.230    -0.545    
                         clock uncertainty            0.098    -0.447    
    SLICE_X6Y29          FDCE (Hold_fdce_C_D)         0.133    -0.314    vga_timing_unit/h_pos_reg[4]
  -------------------------------------------------------------------
                         required time                          0.314    
                         arrival time                          -0.106    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 vga_timing_unit/v_pos_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/v_pos_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0_1 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.209ns (48.230%)  route 0.224ns (51.770%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.345ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.556    -0.573    vga_timing_unit/CLK
    SLICE_X10Y28         FDCE                                         r  vga_timing_unit/v_pos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y28         FDCE (Prop_fdce_C_Q)         0.164    -0.409 r  vga_timing_unit/v_pos_reg[7]/Q
                         net (fo=15, routed)          0.224    -0.185    vga_timing_unit/Q[6]
    SLICE_X10Y28         LUT6 (Prop_lut6_I3_O)        0.045    -0.140 r  vga_timing_unit/v_pos[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.140    vga_timing_unit/v_pos[8]_i_1_n_0
    SLICE_X10Y28         FDCE                                         r  vga_timing_unit/v_pos_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.824    -0.345    vga_timing_unit/CLK
    SLICE_X10Y28         FDCE                                         r  vga_timing_unit/v_pos_reg[8]/C
                         clock pessimism             -0.229    -0.573    
                         clock uncertainty            0.098    -0.475    
    SLICE_X10Y28         FDCE (Hold_fdce_C_D)         0.121    -0.354    vga_timing_unit/v_pos_reg[8]
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                          -0.140    
  -------------------------------------------------------------------
                         slack                                  0.214    





