Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.1 (lin64) Build 1846317 Fri Apr 14 18:54:47 MDT 2017
| Date         : Mon Apr 23 12:37:40 2018
| Host         : mohamad-N43SL running 64-bit Ubuntu 16.04.4 LTS
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file vta_wrapper_timing_summary_routed.rpt -rpx vta_wrapper_timing_summary_routed.rpx
| Design       : vta_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.121        0.000                      0               136062        0.010        0.000                      0               136062        3.750        0.000                       0                 37856  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)         Period(ns)      Frequency(MHz)
-----       ------------         ----------      --------------
clk_fpga_0  {0.000 5.000}        10.000          100.000         
clk_fpga_1  {0.000 3.500}        7.000           142.857         
clk_fpga_2  {0.000 2.500}        5.000           200.000         
clk_fpga_3  {0.000 3.000}        6.000           166.667         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          0.121        0.000                      0               136062        0.010        0.000                      0               136062        3.750        0.000                       0                 37856  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (required time - arrival time)
  Source:                 vta_i/vta_0/inst/ap_reg_pp5_iter10_acc_mem_0_V_addr_2_reg_8870_reg[7]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vta_i/vta_0/inst/acc_mem_0_V_U/vta_acc_mem_0_V_ram_U/ram_reg_14/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.903ns  (logic 0.478ns (5.369%)  route 8.425ns (94.631%))
  Logic Levels:           0  
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.797ns = ( 12.797 - 10.000 ) 
    Source Clock Delay      (SCD):    2.994ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  vta_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    vta_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  vta_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37857, routed)       1.700     2.994    vta_i/vta_0/inst/ap_clk
    SLICE_X30Y97         FDRE                                         r  vta_i/vta_0/inst/ap_reg_pp5_iter10_acc_mem_0_V_addr_2_reg_8870_reg[7]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y97         FDRE (Prop_fdre_C_Q)         0.478     3.472 r  vta_i/vta_0/inst/ap_reg_pp5_iter10_acc_mem_0_V_addr_2_reg_8870_reg[7]__0/Q
                         net (fo=29, routed)          8.425    11.897    vta_i/vta_0/inst/acc_mem_0_V_U/vta_acc_mem_0_V_ram_U/ADDRBWRADDR[7]
    RAMB36_X0Y7          RAMB36E1                                     r  vta_i/vta_0/inst/acc_mem_0_V_U/vta_acc_mem_0_V_ram_U/ram_reg_14/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  vta_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    vta_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  vta_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37857, routed)       1.618    12.797    vta_i/vta_0/inst/acc_mem_0_V_U/vta_acc_mem_0_V_ram_U/ap_clk
    RAMB36_X0Y7          RAMB36E1                                     r  vta_i/vta_0/inst/acc_mem_0_V_U/vta_acc_mem_0_V_ram_U/ram_reg_14/CLKBWRCLK
                         clock pessimism              0.115    12.912    
                         clock uncertainty           -0.154    12.758    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.740    12.018    vta_i/vta_0/inst/acc_mem_0_V_U/vta_acc_mem_0_V_ram_U/ram_reg_14
  -------------------------------------------------------------------
                         required time                         12.018    
                         arrival time                         -11.897    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.181ns  (required time - arrival time)
  Source:                 vta_i/vta_0/inst/ap_reg_pp5_iter10_acc_mem_0_V_addr_2_reg_8870_reg[7]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vta_i/vta_0/inst/acc_mem_0_V_U/vta_acc_mem_0_V_ram_U/ram_reg_7/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.845ns  (logic 0.478ns (5.404%)  route 8.367ns (94.596%))
  Logic Levels:           0  
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.799ns = ( 12.799 - 10.000 ) 
    Source Clock Delay      (SCD):    2.994ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  vta_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    vta_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  vta_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37857, routed)       1.700     2.994    vta_i/vta_0/inst/ap_clk
    SLICE_X30Y97         FDRE                                         r  vta_i/vta_0/inst/ap_reg_pp5_iter10_acc_mem_0_V_addr_2_reg_8870_reg[7]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y97         FDRE (Prop_fdre_C_Q)         0.478     3.472 r  vta_i/vta_0/inst/ap_reg_pp5_iter10_acc_mem_0_V_addr_2_reg_8870_reg[7]__0/Q
                         net (fo=29, routed)          8.367    11.839    vta_i/vta_0/inst/acc_mem_0_V_U/vta_acc_mem_0_V_ram_U/ADDRBWRADDR[7]
    RAMB36_X0Y2          RAMB36E1                                     r  vta_i/vta_0/inst/acc_mem_0_V_U/vta_acc_mem_0_V_ram_U/ram_reg_7/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  vta_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    vta_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  vta_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37857, routed)       1.620    12.799    vta_i/vta_0/inst/acc_mem_0_V_U/vta_acc_mem_0_V_ram_U/ap_clk
    RAMB36_X0Y2          RAMB36E1                                     r  vta_i/vta_0/inst/acc_mem_0_V_U/vta_acc_mem_0_V_ram_U/ram_reg_7/CLKBWRCLK
                         clock pessimism              0.115    12.914    
                         clock uncertainty           -0.154    12.760    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.740    12.020    vta_i/vta_0/inst/acc_mem_0_V_U/vta_acc_mem_0_V_ram_U/ram_reg_7
  -------------------------------------------------------------------
                         required time                         12.020    
                         arrival time                         -11.839    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.216ns  (required time - arrival time)
  Source:                 vta_i/vta_0/inst/ap_reg_pp5_iter10_acc_mem_0_V_addr_2_reg_8870_reg[0]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vta_i/vta_0/inst/acc_mem_0_V_U/vta_acc_mem_0_V_ram_U/ram_reg_7/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.984ns  (logic 0.518ns (5.766%)  route 8.466ns (94.234%))
  Logic Levels:           0  
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.799ns = ( 12.799 - 10.000 ) 
    Source Clock Delay      (SCD):    2.994ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  vta_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    vta_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  vta_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37857, routed)       1.700     2.994    vta_i/vta_0/inst/ap_clk
    SLICE_X30Y97         FDRE                                         r  vta_i/vta_0/inst/ap_reg_pp5_iter10_acc_mem_0_V_addr_2_reg_8870_reg[0]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y97         FDRE (Prop_fdre_C_Q)         0.518     3.512 r  vta_i/vta_0/inst/ap_reg_pp5_iter10_acc_mem_0_V_addr_2_reg_8870_reg[0]__0/Q
                         net (fo=29, routed)          8.466    11.978    vta_i/vta_0/inst/acc_mem_0_V_U/vta_acc_mem_0_V_ram_U/ADDRBWRADDR[0]
    RAMB36_X0Y2          RAMB36E1                                     r  vta_i/vta_0/inst/acc_mem_0_V_U/vta_acc_mem_0_V_ram_U/ram_reg_7/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  vta_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    vta_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  vta_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37857, routed)       1.620    12.799    vta_i/vta_0/inst/acc_mem_0_V_U/vta_acc_mem_0_V_ram_U/ap_clk
    RAMB36_X0Y2          RAMB36E1                                     r  vta_i/vta_0/inst/acc_mem_0_V_U/vta_acc_mem_0_V_ram_U/ram_reg_7/CLKBWRCLK
                         clock pessimism              0.115    12.914    
                         clock uncertainty           -0.154    12.760    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.566    12.194    vta_i/vta_0/inst/acc_mem_0_V_U/vta_acc_mem_0_V_ram_U/ram_reg_7
  -------------------------------------------------------------------
                         required time                         12.194    
                         arrival time                         -11.978    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.275ns  (required time - arrival time)
  Source:                 vta_i/vta_0/inst/ap_reg_pp5_iter10_acc_mem_0_V_addr_2_reg_8870_reg[4]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vta_i/vta_0/inst/acc_mem_0_V_U/vta_acc_mem_0_V_ram_U/ram_reg_7/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.753ns  (logic 0.478ns (5.461%)  route 8.275ns (94.539%))
  Logic Levels:           0  
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.799ns = ( 12.799 - 10.000 ) 
    Source Clock Delay      (SCD):    2.994ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  vta_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    vta_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  vta_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37857, routed)       1.700     2.994    vta_i/vta_0/inst/ap_clk
    SLICE_X30Y97         FDRE                                         r  vta_i/vta_0/inst/ap_reg_pp5_iter10_acc_mem_0_V_addr_2_reg_8870_reg[4]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y97         FDRE (Prop_fdre_C_Q)         0.478     3.472 r  vta_i/vta_0/inst/ap_reg_pp5_iter10_acc_mem_0_V_addr_2_reg_8870_reg[4]__0/Q
                         net (fo=29, routed)          8.275    11.747    vta_i/vta_0/inst/acc_mem_0_V_U/vta_acc_mem_0_V_ram_U/ADDRBWRADDR[4]
    RAMB36_X0Y2          RAMB36E1                                     r  vta_i/vta_0/inst/acc_mem_0_V_U/vta_acc_mem_0_V_ram_U/ram_reg_7/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  vta_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    vta_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  vta_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37857, routed)       1.620    12.799    vta_i/vta_0/inst/acc_mem_0_V_U/vta_acc_mem_0_V_ram_U/ap_clk
    RAMB36_X0Y2          RAMB36E1                                     r  vta_i/vta_0/inst/acc_mem_0_V_U/vta_acc_mem_0_V_ram_U/ram_reg_7/CLKBWRCLK
                         clock pessimism              0.115    12.914    
                         clock uncertainty           -0.154    12.760    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.737    12.023    vta_i/vta_0/inst/acc_mem_0_V_U/vta_acc_mem_0_V_ram_U/ram_reg_7
  -------------------------------------------------------------------
                         required time                         12.023    
                         arrival time                         -11.747    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.286ns  (required time - arrival time)
  Source:                 vta_i/vta_0/inst/ap_reg_pp5_iter10_acc_mem_0_V_addr_2_reg_8870_reg[5]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vta_i/vta_0/inst/acc_mem_0_V_U/vta_acc_mem_0_V_ram_U/ram_reg_18/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.652ns  (logic 0.478ns (5.525%)  route 8.174ns (94.475%))
  Logic Levels:           0  
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.714ns = ( 12.714 - 10.000 ) 
    Source Clock Delay      (SCD):    2.994ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  vta_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    vta_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  vta_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37857, routed)       1.700     2.994    vta_i/vta_0/inst/ap_clk
    SLICE_X30Y97         FDRE                                         r  vta_i/vta_0/inst/ap_reg_pp5_iter10_acc_mem_0_V_addr_2_reg_8870_reg[5]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y97         FDRE (Prop_fdre_C_Q)         0.478     3.472 r  vta_i/vta_0/inst/ap_reg_pp5_iter10_acc_mem_0_V_addr_2_reg_8870_reg[5]__0/Q
                         net (fo=29, routed)          8.174    11.646    vta_i/vta_0/inst/acc_mem_0_V_U/vta_acc_mem_0_V_ram_U/ADDRBWRADDR[5]
    RAMB36_X2Y2          RAMB36E1                                     r  vta_i/vta_0/inst/acc_mem_0_V_U/vta_acc_mem_0_V_ram_U/ram_reg_18/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  vta_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    vta_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  vta_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37857, routed)       1.535    12.714    vta_i/vta_0/inst/acc_mem_0_V_U/vta_acc_mem_0_V_ram_U/ap_clk
    RAMB36_X2Y2          RAMB36E1                                     r  vta_i/vta_0/inst/acc_mem_0_V_U/vta_acc_mem_0_V_ram_U/ram_reg_18/CLKBWRCLK
                         clock pessimism              0.115    12.829    
                         clock uncertainty           -0.154    12.675    
    RAMB36_X2Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.743    11.932    vta_i/vta_0/inst/acc_mem_0_V_U/vta_acc_mem_0_V_ram_U/ram_reg_18
  -------------------------------------------------------------------
                         required time                         11.932    
                         arrival time                         -11.646    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.300ns  (required time - arrival time)
  Source:                 vta_i/vta_0/inst/vta_wide_port_m_axi_U/bus_read/buff_rdata/waddr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vta_i/vta_0/inst/vta_wide_port_m_axi_U/bus_read/buff_rdata/mem_reg_0/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.463ns  (logic 0.419ns (4.951%)  route 8.044ns (95.049%))
  Logic Levels:           0  
  Clock Path Skew:        -0.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.707ns = ( 12.707 - 10.000 ) 
    Source Clock Delay      (SCD):    3.164ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  vta_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    vta_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  vta_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37857, routed)       1.870     3.164    vta_i/vta_0/inst/vta_wide_port_m_axi_U/bus_read/buff_rdata/ap_clk
    SLICE_X27Y122        FDRE                                         r  vta_i/vta_0/inst/vta_wide_port_m_axi_U/bus_read/buff_rdata/waddr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y122        FDRE (Prop_fdre_C_Q)         0.419     3.583 r  vta_i/vta_0/inst/vta_wide_port_m_axi_U/bus_read/buff_rdata/waddr_reg[4]/Q
                         net (fo=11, routed)          8.044    11.627    vta_i/vta_0/inst/vta_wide_port_m_axi_U/bus_read/buff_rdata/waddr[4]
    RAMB36_X2Y6          RAMB36E1                                     r  vta_i/vta_0/inst/vta_wide_port_m_axi_U/bus_read/buff_rdata/mem_reg_0/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  vta_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    vta_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  vta_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37857, routed)       1.528    12.707    vta_i/vta_0/inst/vta_wide_port_m_axi_U/bus_read/buff_rdata/ap_clk
    RAMB36_X2Y6          RAMB36E1                                     r  vta_i/vta_0/inst/vta_wide_port_m_axi_U/bus_read/buff_rdata/mem_reg_0/CLKBWRCLK
                         clock pessimism              0.115    12.822    
                         clock uncertainty           -0.154    12.668    
    RAMB36_X2Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.741    11.927    vta_i/vta_0/inst/vta_wide_port_m_axi_U/bus_read/buff_rdata/mem_reg_0
  -------------------------------------------------------------------
                         required time                         11.927    
                         arrival time                         -11.627    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.303ns  (required time - arrival time)
  Source:                 vta_i/vta_0/inst/reg_968_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vta_i/vta_0/inst/wgt_mem_12_V_U/vta_wgt_mem_0_V_ram_U/ram_reg_0/DIADI[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.489ns  (logic 0.456ns (5.372%)  route 8.033ns (94.628%))
  Logic Levels:           0  
  Clock Path Skew:        -0.317ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.775ns = ( 12.775 - 10.000 ) 
    Source Clock Delay      (SCD):    3.207ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  vta_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    vta_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  vta_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37857, routed)       1.913     3.207    vta_i/vta_0/inst/ap_clk
    SLICE_X87Y108        FDRE                                         r  vta_i/vta_0/inst/reg_968_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y108        FDRE (Prop_fdre_C_Q)         0.456     3.663 r  vta_i/vta_0/inst/reg_968_reg[11]/Q
                         net (fo=17, routed)          8.033    11.696    vta_i/vta_0/inst/wgt_mem_12_V_U/vta_wgt_mem_0_V_ram_U/Q[11]
    RAMB36_X3Y0          RAMB36E1                                     r  vta_i/vta_0/inst/wgt_mem_12_V_U/vta_wgt_mem_0_V_ram_U/ram_reg_0/DIADI[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  vta_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    vta_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  vta_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37857, routed)       1.596    12.775    vta_i/vta_0/inst/wgt_mem_12_V_U/vta_wgt_mem_0_V_ram_U/ap_clk
    RAMB36_X3Y0          RAMB36E1                                     r  vta_i/vta_0/inst/wgt_mem_12_V_U/vta_wgt_mem_0_V_ram_U/ram_reg_0/CLKARDCLK
                         clock pessimism              0.115    12.890    
                         clock uncertainty           -0.154    12.736    
    RAMB36_X3Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[11])
                                                     -0.737    11.999    vta_i/vta_0/inst/wgt_mem_12_V_U/vta_wgt_mem_0_V_ram_U/ram_reg_0
  -------------------------------------------------------------------
                         required time                         11.999    
                         arrival time                         -11.696    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.340ns  (required time - arrival time)
  Source:                 vta_i/vta_0/inst/inp_mem_0_V_U/vta_inp_mem_0_V_ram_U/ram_reg_6/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vta_i/vta_0/inst/r_V_4_0_14_13_reg_11626_reg/B[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.838ns  (logic 0.882ns (9.980%)  route 7.956ns (90.020%))
  Logic Levels:           0  
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.847ns = ( 12.847 - 10.000 ) 
    Source Clock Delay      (SCD):    3.180ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  vta_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    vta_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  vta_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37857, routed)       1.886     3.180    vta_i/vta_0/inst/inp_mem_0_V_U/vta_inp_mem_0_V_ram_U/ap_clk
    RAMB36_X2Y20         RAMB36E1                                     r  vta_i/vta_0/inst/inp_mem_0_V_U/vta_inp_mem_0_V_ram_U/ram_reg_6/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y20         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[11])
                                                      0.882     4.062 r  vta_i/vta_0/inst/inp_mem_0_V_U/vta_inp_mem_0_V_ram_U/ram_reg_6/DOADO[11]
                         net (fo=176, routed)         7.956    12.018    vta_i/vta_0/inst/vta_mul_8s_8s_16_3_U90_n_8
    DSP48_X1Y3           DSP48E1                                      r  vta_i/vta_0/inst/r_V_4_0_14_13_reg_11626_reg/B[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  vta_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    vta_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  vta_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37857, routed)       1.668    12.847    vta_i/vta_0/inst/ap_clk
    DSP48_X1Y3           DSP48E1                                      r  vta_i/vta_0/inst/r_V_4_0_14_13_reg_11626_reg/CLK
                         clock pessimism              0.115    12.962    
                         clock uncertainty           -0.154    12.808    
    DSP48_X1Y3           DSP48E1 (Setup_dsp48e1_CLK_B[12])
                                                     -0.450    12.358    vta_i/vta_0/inst/r_V_4_0_14_13_reg_11626_reg
  -------------------------------------------------------------------
                         required time                         12.358    
                         arrival time                         -12.018    
  -------------------------------------------------------------------
                         slack                                  0.340    

Slack (MET) :             0.340ns  (required time - arrival time)
  Source:                 vta_i/vta_0/inst/inp_mem_0_V_U/vta_inp_mem_0_V_ram_U/ram_reg_6/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vta_i/vta_0/inst/r_V_4_0_14_13_reg_11626_reg/B[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.838ns  (logic 0.882ns (9.980%)  route 7.956ns (90.020%))
  Logic Levels:           0  
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.847ns = ( 12.847 - 10.000 ) 
    Source Clock Delay      (SCD):    3.180ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  vta_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    vta_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  vta_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37857, routed)       1.886     3.180    vta_i/vta_0/inst/inp_mem_0_V_U/vta_inp_mem_0_V_ram_U/ap_clk
    RAMB36_X2Y20         RAMB36E1                                     r  vta_i/vta_0/inst/inp_mem_0_V_U/vta_inp_mem_0_V_ram_U/ram_reg_6/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y20         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[11])
                                                      0.882     4.062 r  vta_i/vta_0/inst/inp_mem_0_V_U/vta_inp_mem_0_V_ram_U/ram_reg_6/DOADO[11]
                         net (fo=176, routed)         7.956    12.018    vta_i/vta_0/inst/vta_mul_8s_8s_16_3_U90_n_8
    DSP48_X1Y3           DSP48E1                                      r  vta_i/vta_0/inst/r_V_4_0_14_13_reg_11626_reg/B[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  vta_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    vta_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  vta_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37857, routed)       1.668    12.847    vta_i/vta_0/inst/ap_clk
    DSP48_X1Y3           DSP48E1                                      r  vta_i/vta_0/inst/r_V_4_0_14_13_reg_11626_reg/CLK
                         clock pessimism              0.115    12.962    
                         clock uncertainty           -0.154    12.808    
    DSP48_X1Y3           DSP48E1 (Setup_dsp48e1_CLK_B[13])
                                                     -0.450    12.358    vta_i/vta_0/inst/r_V_4_0_14_13_reg_11626_reg
  -------------------------------------------------------------------
                         required time                         12.358    
                         arrival time                         -12.018    
  -------------------------------------------------------------------
                         slack                                  0.340    

Slack (MET) :             0.340ns  (required time - arrival time)
  Source:                 vta_i/vta_0/inst/inp_mem_0_V_U/vta_inp_mem_0_V_ram_U/ram_reg_6/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vta_i/vta_0/inst/r_V_4_0_14_13_reg_11626_reg/B[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.838ns  (logic 0.882ns (9.980%)  route 7.956ns (90.020%))
  Logic Levels:           0  
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.847ns = ( 12.847 - 10.000 ) 
    Source Clock Delay      (SCD):    3.180ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  vta_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    vta_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  vta_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37857, routed)       1.886     3.180    vta_i/vta_0/inst/inp_mem_0_V_U/vta_inp_mem_0_V_ram_U/ap_clk
    RAMB36_X2Y20         RAMB36E1                                     r  vta_i/vta_0/inst/inp_mem_0_V_U/vta_inp_mem_0_V_ram_U/ram_reg_6/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y20         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[11])
                                                      0.882     4.062 r  vta_i/vta_0/inst/inp_mem_0_V_U/vta_inp_mem_0_V_ram_U/ram_reg_6/DOADO[11]
                         net (fo=176, routed)         7.956    12.018    vta_i/vta_0/inst/vta_mul_8s_8s_16_3_U90_n_8
    DSP48_X1Y3           DSP48E1                                      r  vta_i/vta_0/inst/r_V_4_0_14_13_reg_11626_reg/B[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  vta_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    vta_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  vta_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37857, routed)       1.668    12.847    vta_i/vta_0/inst/ap_clk
    DSP48_X1Y3           DSP48E1                                      r  vta_i/vta_0/inst/r_V_4_0_14_13_reg_11626_reg/CLK
                         clock pessimism              0.115    12.962    
                         clock uncertainty           -0.154    12.808    
    DSP48_X1Y3           DSP48E1 (Setup_dsp48e1_CLK_B[14])
                                                     -0.450    12.358    vta_i/vta_0/inst/r_V_4_0_14_13_reg_11626_reg
  -------------------------------------------------------------------
                         required time                         12.358    
                         arrival time                         -12.018    
  -------------------------------------------------------------------
                         slack                                  0.340    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 vta_i/vta_0/inst/ap_reg_pp5_iter9_tmp17_reg_12246_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vta_i/vta_0/inst/temp_V_1_0_1_s_reg_12706_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.249ns (63.759%)  route 0.142ns (36.241%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.225ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  vta_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    vta_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  vta_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37857, routed)       0.584     0.920    vta_i/vta_0/inst/ap_clk
    SLICE_X87Y50         FDRE                                         r  vta_i/vta_0/inst/ap_reg_pp5_iter9_tmp17_reg_12246_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y50         FDRE (Prop_fdre_C_Q)         0.141     1.061 r  vta_i/vta_0/inst/ap_reg_pp5_iter9_tmp17_reg_12246_reg[31]/Q
                         net (fo=1, routed)           0.142     1.202    vta_i/vta_0/inst/ap_reg_pp5_iter9_tmp17_reg_12246[31]
    SLICE_X87Y49         LUT2 (Prop_lut2_I1_O)        0.045     1.247 r  vta_i/vta_0/inst/temp_V_1_0_1_s_reg_12706[31]_i_2/O
                         net (fo=1, routed)           0.000     1.247    vta_i/vta_0/inst/temp_V_1_0_1_s_reg_12706[31]_i_2_n_0
    SLICE_X87Y49         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.310 r  vta_i/vta_0/inst/temp_V_1_0_1_s_reg_12706_reg[31]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.310    vta_i/vta_0/inst/temp_V_1_0_1_s_fu_7107_p2[31]
    SLICE_X87Y49         FDRE                                         r  vta_i/vta_0/inst/temp_V_1_0_1_s_reg_12706_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  vta_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    vta_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  vta_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37857, routed)       0.859     1.225    vta_i/vta_0/inst/ap_clk
    SLICE_X87Y49         FDRE                                         r  vta_i/vta_0/inst/temp_V_1_0_1_s_reg_12706_reg[31]/C
                         clock pessimism             -0.030     1.195    
    SLICE_X87Y49         FDRE (Hold_fdre_C_D)         0.105     1.300    vta_i/vta_0/inst/temp_V_1_0_1_s_reg_12706_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.300    
                         arrival time                           1.310    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 vta_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum_reg[bytes][24][userdata][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vta_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.638%)  route 0.175ns (55.362%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  vta_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    vta_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  vta_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37857, routed)       0.641     0.977    vta_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/s_sc_aclk
    SLICE_X33Y100        FDRE                                         r  vta_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum_reg[bytes][24][userdata][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y100        FDRE (Prop_fdre_C_Q)         0.141     1.118 r  vta_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum_reg[bytes][24][userdata][2]/Q
                         net (fo=1, routed)           0.175     1.293    vta_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41/DIB1
    SLICE_X32Y99         RAMD32                                       r  vta_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  vta_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    vta_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  vta_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37857, routed)       0.826     1.192    vta_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41/WCLK
    SLICE_X32Y99         RAMD32                                       r  vta_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41/RAMB_D1/CLK
                         clock pessimism             -0.035     1.157    
    SLICE_X32Y99         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.124     1.281    vta_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.281    
                         arrival time                           1.293    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 vta_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/m_vector_i_reg[1066]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vta_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/skid_buffer_reg[1066]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.141ns (39.935%)  route 0.212ns (60.065%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  vta_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    vta_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  vta_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37857, routed)       0.558     0.894    vta_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/aclk
    SLICE_X52Y43         FDRE                                         r  vta_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/m_vector_i_reg[1066]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y43         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  vta_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/m_vector_i_reg[1066]/Q
                         net (fo=2, routed)           0.212     1.247    vta_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/D[5]
    SLICE_X49Y45         FDRE                                         r  vta_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/skid_buffer_reg[1066]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  vta_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    vta_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  vta_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37857, routed)       0.829     1.195    vta_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/aclk
    SLICE_X49Y45         FDRE                                         r  vta_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/skid_buffer_reg[1066]/C
                         clock pessimism             -0.035     1.160    
    SLICE_X49Y45         FDRE (Hold_fdre_C_D)         0.070     1.230    vta_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/skid_buffer_reg[1066]
  -------------------------------------------------------------------
                         required time                         -1.230    
                         arrival time                           1.247    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 vta_i/axi_smc/inst/s03_entry_pipeline/s03_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/skid_buffer_reg[1125]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vta_i/axi_smc/inst/s03_entry_pipeline/s03_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/m_vector_i_reg[1125]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.226ns (58.187%)  route 0.162ns (41.813%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  vta_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    vta_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  vta_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37857, routed)       0.580     0.916    vta_i/axi_smc/inst/s03_entry_pipeline/s03_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/aclk
    SLICE_X64Y50         FDRE                                         r  vta_i/axi_smc/inst/s03_entry_pipeline/s03_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/skid_buffer_reg[1125]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y50         FDRE (Prop_fdre_C_Q)         0.128     1.044 r  vta_i/axi_smc/inst/s03_entry_pipeline/s03_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/skid_buffer_reg[1125]/Q
                         net (fo=1, routed)           0.162     1.206    vta_i/axi_smc/inst/s03_entry_pipeline/s03_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/skid_buffer_reg_n_0_[1125]
    SLICE_X64Y49         LUT4 (Prop_lut4_I0_O)        0.098     1.304 r  vta_i/axi_smc/inst/s03_entry_pipeline/s03_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/m_vector_i[1125]_i_1/O
                         net (fo=1, routed)           0.000     1.304    vta_i/axi_smc/inst/s03_entry_pipeline/s03_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/m_vector_i[1125]_i_1_n_0
    SLICE_X64Y49         FDRE                                         r  vta_i/axi_smc/inst/s03_entry_pipeline/s03_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/m_vector_i_reg[1125]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  vta_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    vta_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  vta_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37857, routed)       0.854     1.220    vta_i/axi_smc/inst/s03_entry_pipeline/s03_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/aclk
    SLICE_X64Y49         FDRE                                         r  vta_i/axi_smc/inst/s03_entry_pipeline/s03_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/m_vector_i_reg[1125]/C
                         clock pessimism             -0.030     1.190    
    SLICE_X64Y49         FDRE (Hold_fdre_C_D)         0.092     1.282    vta_i/axi_smc/inst/s03_entry_pipeline/s03_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/m_vector_i_reg[1125]
  -------------------------------------------------------------------
                         required time                         -1.282    
                         arrival time                           1.304    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 vta_i/vta_0/inst/ap_reg_pp5_iter9_tmp17_reg_12246_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vta_i/vta_0/inst/temp_V_1_0_1_s_reg_12706_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.279ns (69.048%)  route 0.125ns (30.952%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.225ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  vta_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    vta_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  vta_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37857, routed)       0.584     0.920    vta_i/vta_0/inst/ap_clk
    SLICE_X86Y50         FDRE                                         r  vta_i/vta_0/inst/ap_reg_pp5_iter9_tmp17_reg_12246_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y50         FDRE (Prop_fdre_C_Q)         0.164     1.084 r  vta_i/vta_0/inst/ap_reg_pp5_iter9_tmp17_reg_12246_reg[27]/Q
                         net (fo=3, routed)           0.125     1.209    vta_i/vta_0/inst/ap_reg_pp5_iter9_tmp17_reg_12246[27]
    SLICE_X87Y49         LUT2 (Prop_lut2_I0_O)        0.045     1.254 r  vta_i/vta_0/inst/temp_V_1_0_1_s_reg_12706[31]_i_5/O
                         net (fo=1, routed)           0.000     1.254    vta_i/vta_0/inst/temp_V_1_0_1_s_reg_12706[31]_i_5_n_0
    SLICE_X87Y49         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.324 r  vta_i/vta_0/inst/temp_V_1_0_1_s_reg_12706_reg[31]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.324    vta_i/vta_0/inst/temp_V_1_0_1_s_fu_7107_p2[28]
    SLICE_X87Y49         FDRE                                         r  vta_i/vta_0/inst/temp_V_1_0_1_s_reg_12706_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  vta_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    vta_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  vta_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37857, routed)       0.859     1.225    vta_i/vta_0/inst/ap_clk
    SLICE_X87Y49         FDRE                                         r  vta_i/vta_0/inst/temp_V_1_0_1_s_reg_12706_reg[28]/C
                         clock pessimism             -0.030     1.195    
    SLICE_X87Y49         FDRE (Hold_fdre_C_D)         0.105     1.300    vta_i/vta_0/inst/temp_V_1_0_1_s_reg_12706_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.300    
                         arrival time                           1.324    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 vta_i/vta_0/inst/vta_uop_port_m_axi_U/bus_read/start_addr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vta_i/vta_0/inst/vta_uop_port_m_axi_U/bus_read/start_addr_buf_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.628%)  route 0.224ns (61.373%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  vta_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    vta_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  vta_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37857, routed)       0.559     0.895    vta_i/vta_0/inst/vta_uop_port_m_axi_U/bus_read/ap_clk
    SLICE_X35Y50         FDRE                                         r  vta_i/vta_0/inst/vta_uop_port_m_axi_U/bus_read/start_addr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y50         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  vta_i/vta_0/inst/vta_uop_port_m_axi_U/bus_read/start_addr_reg[15]/Q
                         net (fo=4, routed)           0.224     1.260    vta_i/vta_0/inst/vta_uop_port_m_axi_U/bus_read/data[3]
    SLICE_X38Y48         FDRE                                         r  vta_i/vta_0/inst/vta_uop_port_m_axi_U/bus_read/start_addr_buf_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  vta_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    vta_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  vta_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37857, routed)       0.830     1.196    vta_i/vta_0/inst/vta_uop_port_m_axi_U/bus_read/ap_clk
    SLICE_X38Y48         FDRE                                         r  vta_i/vta_0/inst/vta_uop_port_m_axi_U/bus_read/start_addr_buf_reg[15]/C
                         clock pessimism             -0.030     1.166    
    SLICE_X38Y48         FDRE (Hold_fdre_C_D)         0.064     1.230    vta_i/vta_0/inst/vta_uop_port_m_axi_U/bus_read/start_addr_buf_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.230    
                         arrival time                           1.260    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 vta_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[2].inst_opipe_payld/gen_pipe[1].pipe_reg[1][339]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vta_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_150_155/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.128ns (42.384%)  route 0.174ns (57.616%))
  Logic Levels:           0  
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    0.998ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  vta_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    vta_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  vta_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37857, routed)       0.662     0.998    vta_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[2].inst_opipe_payld/aclk
    SLICE_X67Y100        FDRE                                         r  vta_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[2].inst_opipe_payld/gen_pipe[1].pipe_reg[1][339]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y100        FDRE (Prop_fdre_C_Q)         0.128     1.126 r  vta_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[2].inst_opipe_payld/gen_pipe[1].pipe_reg[1][339]/Q
                         net (fo=1, routed)           0.174     1.300    vta_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_150_155/DIC0
    SLICE_X66Y97         RAMD32                                       r  vta_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_150_155/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  vta_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    vta_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  vta_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37857, routed)       0.849     1.215    vta_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_150_155/WCLK
    SLICE_X66Y97         RAMD32                                       r  vta_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_150_155/RAMC/CLK
                         clock pessimism             -0.035     1.180    
    SLICE_X66Y97         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.090     1.270    vta_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_150_155/RAMC
  -------------------------------------------------------------------
                         required time                         -1.270    
                         arrival time                           1.300    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 vta_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[1].inst_opipe_payld/gen_pipe[1].pipe_reg[1][238]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vta_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.128ns (42.383%)  route 0.174ns (57.617%))
  Logic Levels:           0  
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  vta_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    vta_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  vta_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37857, routed)       0.639     0.975    vta_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[1].inst_opipe_payld/aclk
    SLICE_X37Y100        FDRE                                         r  vta_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[1].inst_opipe_payld/gen_pipe[1].pipe_reg[1][238]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y100        FDRE (Prop_fdre_C_Q)         0.128     1.103 r  vta_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[1].inst_opipe_payld/gen_pipe[1].pipe_reg[1][238]/Q
                         net (fo=1, routed)           0.174     1.277    vta_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53/DIC0
    SLICE_X34Y99         RAMD32                                       r  vta_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  vta_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    vta_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  vta_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37857, routed)       0.826     1.192    vta_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53/WCLK
    SLICE_X34Y99         RAMD32                                       r  vta_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53/RAMC/CLK
                         clock pessimism             -0.035     1.157    
    SLICE_X34Y99         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.090     1.247    vta_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53/RAMC
  -------------------------------------------------------------------
                         required time                         -1.247    
                         arrival time                           1.277    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 vta_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][137]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vta_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.128ns (35.545%)  route 0.232ns (64.455%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.177ns
    Source Clock Delay      (SCD):    0.875ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  vta_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    vta_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  vta_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37857, routed)       0.539     0.875    vta_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X52Y75         FDRE                                         r  vta_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][137]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y75         FDRE (Prop_fdre_C_Q)         0.128     1.003 r  vta_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][137]/Q
                         net (fo=1, routed)           0.232     1.235    vta_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137/DIC1
    SLICE_X46Y77         RAMD32                                       r  vta_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  vta_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    vta_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  vta_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37857, routed)       0.811     1.177    vta_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137/WCLK
    SLICE_X46Y77         RAMD32                                       r  vta_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137/RAMC_D1/CLK
                         clock pessimism             -0.035     1.142    
    SLICE_X46Y77         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.060     1.202    vta_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.202    
                         arrival time                           1.235    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 vta_i/vta_0/inst/vta_wide_port_m_axi_U/bus_write/bus_equal_gen.data_buf_reg[391]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vta_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/w_sreg/skid_buffer_reg[1416]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.141ns (38.474%)  route 0.225ns (61.526%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    0.970ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  vta_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    vta_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  vta_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37857, routed)       0.634     0.970    vta_i/vta_0/inst/vta_wide_port_m_axi_U/bus_write/ap_clk
    SLICE_X51Y143        FDRE                                         r  vta_i/vta_0/inst/vta_wide_port_m_axi_U/bus_write/bus_equal_gen.data_buf_reg[391]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y143        FDRE (Prop_fdre_C_Q)         0.141     1.111 r  vta_i/vta_0/inst/vta_wide_port_m_axi_U/bus_write/bus_equal_gen.data_buf_reg[391]/Q
                         net (fo=2, routed)           0.225     1.336    vta_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/w_sreg/D[392]
    SLICE_X47Y144        FDRE                                         r  vta_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/w_sreg/skid_buffer_reg[1416]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  vta_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    vta_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  vta_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37857, routed)       0.910     1.276    vta_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/w_sreg/aclk
    SLICE_X47Y144        FDRE                                         r  vta_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/w_sreg/skid_buffer_reg[1416]/C
                         clock pessimism             -0.039     1.237    
    SLICE_X47Y144        FDRE (Hold_fdre_C_D)         0.066     1.303    vta_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/w_sreg/skid_buffer_reg[1416]
  -------------------------------------------------------------------
                         required time                         -1.303    
                         arrival time                           1.336    
  -------------------------------------------------------------------
                         slack                                  0.033    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { vta_i/processing_system7_1/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X4Y22   vta_i/vta_0/inst/tmp168_reg_10936_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X4Y28   vta_i/vta_0/inst/tmp153_reg_10901_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X4Y4    vta_i/vta_0/inst/tmp63_reg_10691_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X4Y12   vta_i/vta_0/inst/tmp18_reg_10586_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X4Y59   vta_i/vta_0/inst/tmp64_reg_11806_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X4Y2    vta_i/vta_0/inst/tmp138_reg_10866_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X4Y20   vta_i/vta_0/inst/tmp48_reg_10656_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X4Y9    vta_i/vta_0/inst/tmp228_reg_11076_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X4Y31   vta_i/vta_0/inst/tmp49_reg_11771_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X4Y48   vta_i/vta_0/inst/tmp4_reg_11666_reg/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X86Y75  vta_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_156_161/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X86Y75  vta_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_156_161/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X86Y75  vta_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_156_161/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X86Y75  vta_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_156_161/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X86Y75  vta_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_156_161/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X86Y75  vta_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_156_161/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X86Y75  vta_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_156_161/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X86Y75  vta_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_156_161/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X58Y73  vta_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X58Y73  vta_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X42Y64  vta_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X42Y64  vta_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X42Y64  vta_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X42Y64  vta_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X42Y64  vta_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X42Y64  vta_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X42Y64  vta_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X42Y64  vta_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X94Y77  vta_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X94Y77  vta_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA_D1/CLK



