TimeQuest Timing Analyzer report for test
Fri Oct 10 01:11:26 2014
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'inst1|altpll_component|pll|clk[0]'
 12. Slow Model Setup: 'pin_name1'
 13. Slow Model Setup: 'inst1|altpll_component|pll|clk[1]'
 14. Slow Model Hold: 'pin_name1'
 15. Slow Model Hold: 'inst1|altpll_component|pll|clk[0]'
 16. Slow Model Hold: 'inst1|altpll_component|pll|clk[1]'
 17. Slow Model Minimum Pulse Width: 'pin_name1'
 18. Slow Model Minimum Pulse Width: 'inst1|altpll_component|pll|clk[0]'
 19. Slow Model Minimum Pulse Width: 'clksrc'
 20. Slow Model Minimum Pulse Width: 'inst1|altpll_component|pll|clk[1]'
 21. Clock to Output Times
 22. Minimum Clock to Output Times
 23. Fast Model Setup Summary
 24. Fast Model Hold Summary
 25. Fast Model Recovery Summary
 26. Fast Model Removal Summary
 27. Fast Model Minimum Pulse Width Summary
 28. Fast Model Setup: 'pin_name1'
 29. Fast Model Setup: 'inst1|altpll_component|pll|clk[0]'
 30. Fast Model Setup: 'inst1|altpll_component|pll|clk[1]'
 31. Fast Model Hold: 'pin_name1'
 32. Fast Model Hold: 'inst1|altpll_component|pll|clk[0]'
 33. Fast Model Hold: 'inst1|altpll_component|pll|clk[1]'
 34. Fast Model Minimum Pulse Width: 'pin_name1'
 35. Fast Model Minimum Pulse Width: 'inst1|altpll_component|pll|clk[0]'
 36. Fast Model Minimum Pulse Width: 'clksrc'
 37. Fast Model Minimum Pulse Width: 'inst1|altpll_component|pll|clk[1]'
 38. Clock to Output Times
 39. Minimum Clock to Output Times
 40. Multicorner Timing Analysis Summary
 41. Clock to Output Times
 42. Minimum Clock to Output Times
 43. Setup Transfers
 44. Hold Transfers
 45. Report TCCS
 46. Report RSKM
 47. Unconstrained Paths
 48. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; test                                                              ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C5T144C8                                                       ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                   ;
+-----------------------------------+-----------+---------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-------------------------------------+---------------------------------------+
; Clock Name                        ; Type      ; Period  ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                              ; Targets                               ;
+-----------------------------------+-----------+---------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-------------------------------------+---------------------------------------+
; clksrc                            ; Base      ; 20.000  ; 50.0 MHz   ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                     ; { clksrc }                            ;
; inst1|altpll_component|pll|clk[0] ; Generated ; 3.333   ; 300.03 MHz ; 0.000 ; 1.666  ; 50.00      ; 1         ; 6           ;       ;        ;           ;            ; false    ; clksrc ; inst1|altpll_component|pll|inclk[0] ; { inst1|altpll_component|pll|clk[0] } ;
; inst1|altpll_component|pll|clk[1] ; Generated ; 100.000 ; 10.0 MHz   ; 0.000 ; 50.000 ; 50.00      ; 5         ; 1           ;       ;        ;           ;            ; false    ; clksrc ; inst1|altpll_component|pll|inclk[0] ; { inst1|altpll_component|pll|clk[1] } ;
; pin_name1                         ; Base      ; 1.000   ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                     ; { pin_name1 }                         ;
+-----------------------------------+-----------+---------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-------------------------------------+---------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                                                          ;
+------------+-----------------+-----------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                        ; Note                                                          ;
+------------+-----------------+-----------------------------------+---------------------------------------------------------------+
; 113.57 MHz ; 113.57 MHz      ; inst1|altpll_component|pll|clk[1] ;                                                               ;
; 130.57 MHz ; 130.57 MHz      ; inst1|altpll_component|pll|clk[0] ;                                                               ;
; 672.49 MHz ; 360.1 MHz       ; pin_name1                         ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+-----------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------------------+
; Slow Model Setup Summary                                   ;
+-----------------------------------+--------+---------------+
; Clock                             ; Slack  ; End Point TNS ;
+-----------------------------------+--------+---------------+
; inst1|altpll_component|pll|clk[0] ; -4.326 ; -62.208       ;
; pin_name1                         ; -0.487 ; -0.984        ;
; inst1|altpll_component|pll|clk[1] ; 91.195 ; 0.000         ;
+-----------------------------------+--------+---------------+


+-----------------------------------------------------------+
; Slow Model Hold Summary                                   ;
+-----------------------------------+-------+---------------+
; Clock                             ; Slack ; End Point TNS ;
+-----------------------------------+-------+---------------+
; pin_name1                         ; 0.499 ; 0.000         ;
; inst1|altpll_component|pll|clk[0] ; 0.745 ; 0.000         ;
; inst1|altpll_component|pll|clk[1] ; 0.745 ; 0.000         ;
+-----------------------------------+-------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                     ;
+-----------------------------------+--------+---------------+
; Clock                             ; Slack  ; End Point TNS ;
+-----------------------------------+--------+---------------+
; pin_name1                         ; -1.777 ; -7.713        ;
; inst1|altpll_component|pll|clk[0] ; 0.424  ; 0.000         ;
; clksrc                            ; 10.000 ; 0.000         ;
; inst1|altpll_component|pll|clk[1] ; 48.758 ; 0.000         ;
+-----------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'inst1|altpll_component|pll|clk[0]'                                                                                                                                 ;
+--------+------------------------------+------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                      ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; -4.326 ; counter32:inst6|\b:count[7]  ; counter32:inst6|o            ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 3.333        ; -0.001     ; 7.698      ;
; -4.322 ; counter32:inst6|\b:count[7]  ; counter32:inst6|\b:count[22] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 3.333        ; -0.001     ; 7.694      ;
; -4.321 ; counter32:inst6|\b:count[7]  ; counter32:inst6|\b:count[21] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 3.333        ; -0.001     ; 7.693      ;
; -4.318 ; counter32:inst6|\b:count[7]  ; counter32:inst6|\b:count[20] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 3.333        ; -0.001     ; 7.690      ;
; -4.318 ; counter32:inst6|\b:count[7]  ; counter32:inst6|\b:count[23] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 3.333        ; -0.001     ; 7.690      ;
; -4.316 ; counter32:inst6|\b:count[7]  ; counter32:inst6|\b:count[25] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 3.333        ; -0.001     ; 7.688      ;
; -4.278 ; counter32:inst6|\b:count[0]  ; counter32:inst6|o            ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 3.333        ; -0.016     ; 7.635      ;
; -4.274 ; counter32:inst6|\b:count[0]  ; counter32:inst6|\b:count[22] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 3.333        ; -0.016     ; 7.631      ;
; -4.273 ; counter32:inst6|\b:count[0]  ; counter32:inst6|\b:count[21] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 3.333        ; -0.016     ; 7.630      ;
; -4.270 ; counter32:inst6|\b:count[0]  ; counter32:inst6|\b:count[20] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 3.333        ; -0.016     ; 7.627      ;
; -4.270 ; counter32:inst6|\b:count[0]  ; counter32:inst6|\b:count[23] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 3.333        ; -0.016     ; 7.627      ;
; -4.268 ; counter32:inst6|\b:count[0]  ; counter32:inst6|\b:count[25] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 3.333        ; -0.016     ; 7.625      ;
; -4.196 ; counter32:inst6|\b:count[1]  ; counter32:inst6|o            ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 3.333        ; -0.016     ; 7.553      ;
; -4.192 ; counter32:inst6|\b:count[1]  ; counter32:inst6|\b:count[22] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 3.333        ; -0.016     ; 7.549      ;
; -4.191 ; counter32:inst6|\b:count[1]  ; counter32:inst6|\b:count[21] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 3.333        ; -0.016     ; 7.548      ;
; -4.188 ; counter32:inst6|\b:count[1]  ; counter32:inst6|\b:count[20] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 3.333        ; -0.016     ; 7.545      ;
; -4.188 ; counter32:inst6|\b:count[1]  ; counter32:inst6|\b:count[23] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 3.333        ; -0.016     ; 7.545      ;
; -4.186 ; counter32:inst6|\b:count[1]  ; counter32:inst6|\b:count[25] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 3.333        ; -0.016     ; 7.543      ;
; -4.107 ; counter32:inst6|\b:count[2]  ; counter32:inst6|o            ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 3.333        ; -0.016     ; 7.464      ;
; -4.103 ; counter32:inst6|\b:count[2]  ; counter32:inst6|\b:count[22] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 3.333        ; -0.016     ; 7.460      ;
; -4.102 ; counter32:inst6|\b:count[2]  ; counter32:inst6|\b:count[21] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 3.333        ; -0.016     ; 7.459      ;
; -4.099 ; counter32:inst6|\b:count[2]  ; counter32:inst6|\b:count[20] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 3.333        ; -0.016     ; 7.456      ;
; -4.099 ; counter32:inst6|\b:count[2]  ; counter32:inst6|\b:count[23] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 3.333        ; -0.016     ; 7.456      ;
; -4.097 ; counter32:inst6|\b:count[2]  ; counter32:inst6|\b:count[25] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 3.333        ; -0.016     ; 7.454      ;
; -4.075 ; counter32:inst6|\b:count[3]  ; counter32:inst6|o            ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 3.333        ; -0.016     ; 7.432      ;
; -4.071 ; counter32:inst6|\b:count[3]  ; counter32:inst6|\b:count[22] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 3.333        ; -0.016     ; 7.428      ;
; -4.070 ; counter32:inst6|\b:count[3]  ; counter32:inst6|\b:count[21] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 3.333        ; -0.016     ; 7.427      ;
; -4.067 ; counter32:inst6|\b:count[3]  ; counter32:inst6|\b:count[20] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 3.333        ; -0.016     ; 7.424      ;
; -4.067 ; counter32:inst6|\b:count[3]  ; counter32:inst6|\b:count[23] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 3.333        ; -0.016     ; 7.424      ;
; -4.065 ; counter32:inst6|\b:count[3]  ; counter32:inst6|\b:count[25] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 3.333        ; -0.016     ; 7.422      ;
; -3.935 ; counter32:inst6|\b:count[4]  ; counter32:inst6|o            ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 3.333        ; -0.016     ; 7.292      ;
; -3.931 ; counter32:inst6|\b:count[4]  ; counter32:inst6|\b:count[22] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 3.333        ; -0.016     ; 7.288      ;
; -3.930 ; counter32:inst6|\b:count[4]  ; counter32:inst6|\b:count[21] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 3.333        ; -0.016     ; 7.287      ;
; -3.927 ; counter32:inst6|\b:count[4]  ; counter32:inst6|\b:count[20] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 3.333        ; -0.016     ; 7.284      ;
; -3.927 ; counter32:inst6|\b:count[4]  ; counter32:inst6|\b:count[23] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 3.333        ; -0.016     ; 7.284      ;
; -3.925 ; counter32:inst6|\b:count[4]  ; counter32:inst6|\b:count[25] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 3.333        ; -0.016     ; 7.282      ;
; -3.904 ; counter32:inst6|\b:count[5]  ; counter32:inst6|o            ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 3.333        ; -0.016     ; 7.261      ;
; -3.900 ; counter32:inst6|\b:count[5]  ; counter32:inst6|\b:count[22] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 3.333        ; -0.016     ; 7.257      ;
; -3.899 ; counter32:inst6|\b:count[5]  ; counter32:inst6|\b:count[21] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 3.333        ; -0.016     ; 7.256      ;
; -3.896 ; counter32:inst6|\b:count[5]  ; counter32:inst6|\b:count[20] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 3.333        ; -0.016     ; 7.253      ;
; -3.896 ; counter32:inst6|\b:count[5]  ; counter32:inst6|\b:count[23] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 3.333        ; -0.016     ; 7.253      ;
; -3.894 ; counter32:inst6|\b:count[5]  ; counter32:inst6|\b:count[25] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 3.333        ; -0.016     ; 7.251      ;
; -3.884 ; counter32:inst6|\b:count[7]  ; counter32:inst6|\b:count[7]  ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 3.333        ; 0.000      ; 7.257      ;
; -3.883 ; counter32:inst6|\b:count[7]  ; counter32:inst6|\b:count[15] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 3.333        ; 0.000      ; 7.256      ;
; -3.883 ; counter32:inst6|\b:count[7]  ; counter32:inst6|\b:count[12] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 3.333        ; 0.000      ; 7.256      ;
; -3.882 ; counter32:inst6|\b:count[7]  ; counter32:inst6|\b:count[14] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 3.333        ; 0.000      ; 7.255      ;
; -3.881 ; counter32:inst6|\b:count[7]  ; counter32:inst6|\b:count[17] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 3.333        ; 0.000      ; 7.254      ;
; -3.879 ; counter32:inst6|\b:count[7]  ; counter32:inst6|\b:count[19] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 3.333        ; 0.000      ; 7.252      ;
; -3.877 ; counter32:inst6|\b:count[7]  ; counter32:inst6|\b:count[13] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 3.333        ; 0.000      ; 7.250      ;
; -3.839 ; counter32:inst6|\b:count[12] ; counter32:inst6|o            ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 3.333        ; -0.001     ; 7.211      ;
; -3.836 ; counter32:inst6|\b:count[0]  ; counter32:inst6|\b:count[7]  ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 3.333        ; -0.015     ; 7.194      ;
; -3.835 ; counter32:inst6|\b:count[12] ; counter32:inst6|\b:count[22] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 3.333        ; -0.001     ; 7.207      ;
; -3.835 ; counter32:inst6|\b:count[0]  ; counter32:inst6|\b:count[15] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 3.333        ; -0.015     ; 7.193      ;
; -3.835 ; counter32:inst6|\b:count[0]  ; counter32:inst6|\b:count[12] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 3.333        ; -0.015     ; 7.193      ;
; -3.834 ; counter32:inst6|\b:count[12] ; counter32:inst6|\b:count[21] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 3.333        ; -0.001     ; 7.206      ;
; -3.834 ; counter32:inst6|\b:count[0]  ; counter32:inst6|\b:count[14] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 3.333        ; -0.015     ; 7.192      ;
; -3.833 ; counter32:inst6|\b:count[0]  ; counter32:inst6|\b:count[17] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 3.333        ; -0.015     ; 7.191      ;
; -3.831 ; counter32:inst6|\b:count[12] ; counter32:inst6|\b:count[20] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 3.333        ; -0.001     ; 7.203      ;
; -3.831 ; counter32:inst6|\b:count[12] ; counter32:inst6|\b:count[23] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 3.333        ; -0.001     ; 7.203      ;
; -3.831 ; counter32:inst6|\b:count[0]  ; counter32:inst6|\b:count[19] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 3.333        ; -0.015     ; 7.189      ;
; -3.829 ; counter32:inst6|\b:count[12] ; counter32:inst6|\b:count[25] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 3.333        ; -0.001     ; 7.201      ;
; -3.829 ; counter32:inst6|\b:count[0]  ; counter32:inst6|\b:count[13] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 3.333        ; -0.015     ; 7.187      ;
; -3.818 ; counter32:inst6|\b:count[6]  ; counter32:inst6|o            ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 3.333        ; -0.016     ; 7.175      ;
; -3.814 ; counter32:inst6|\b:count[6]  ; counter32:inst6|\b:count[22] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 3.333        ; -0.016     ; 7.171      ;
; -3.813 ; counter32:inst6|\b:count[6]  ; counter32:inst6|\b:count[21] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 3.333        ; -0.016     ; 7.170      ;
; -3.810 ; counter32:inst6|\b:count[6]  ; counter32:inst6|\b:count[20] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 3.333        ; -0.016     ; 7.167      ;
; -3.810 ; counter32:inst6|\b:count[6]  ; counter32:inst6|\b:count[23] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 3.333        ; -0.016     ; 7.167      ;
; -3.808 ; counter32:inst6|\b:count[6]  ; counter32:inst6|\b:count[25] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 3.333        ; -0.016     ; 7.165      ;
; -3.754 ; counter32:inst6|\b:count[13] ; counter32:inst6|o            ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 3.333        ; -0.001     ; 7.126      ;
; -3.754 ; counter32:inst6|\b:count[1]  ; counter32:inst6|\b:count[7]  ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 3.333        ; -0.015     ; 7.112      ;
; -3.753 ; counter32:inst6|\b:count[1]  ; counter32:inst6|\b:count[15] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 3.333        ; -0.015     ; 7.111      ;
; -3.753 ; counter32:inst6|\b:count[1]  ; counter32:inst6|\b:count[12] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 3.333        ; -0.015     ; 7.111      ;
; -3.752 ; counter32:inst6|\b:count[1]  ; counter32:inst6|\b:count[14] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 3.333        ; -0.015     ; 7.110      ;
; -3.751 ; counter32:inst6|\b:count[1]  ; counter32:inst6|\b:count[17] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 3.333        ; -0.015     ; 7.109      ;
; -3.750 ; counter32:inst6|\b:count[13] ; counter32:inst6|\b:count[22] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 3.333        ; -0.001     ; 7.122      ;
; -3.749 ; counter32:inst6|\b:count[13] ; counter32:inst6|\b:count[21] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 3.333        ; -0.001     ; 7.121      ;
; -3.749 ; counter32:inst6|\b:count[1]  ; counter32:inst6|\b:count[19] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 3.333        ; -0.015     ; 7.107      ;
; -3.747 ; counter32:inst6|\b:count[1]  ; counter32:inst6|\b:count[13] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 3.333        ; -0.015     ; 7.105      ;
; -3.746 ; counter32:inst6|\b:count[13] ; counter32:inst6|\b:count[20] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 3.333        ; -0.001     ; 7.118      ;
; -3.746 ; counter32:inst6|\b:count[13] ; counter32:inst6|\b:count[23] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 3.333        ; -0.001     ; 7.118      ;
; -3.744 ; counter32:inst6|\b:count[13] ; counter32:inst6|\b:count[25] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 3.333        ; -0.001     ; 7.116      ;
; -3.666 ; counter32:inst6|\b:count[14] ; counter32:inst6|o            ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 3.333        ; -0.001     ; 7.038      ;
; -3.665 ; counter32:inst6|\b:count[2]  ; counter32:inst6|\b:count[7]  ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 3.333        ; -0.015     ; 7.023      ;
; -3.664 ; counter32:inst6|\b:count[2]  ; counter32:inst6|\b:count[15] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 3.333        ; -0.015     ; 7.022      ;
; -3.664 ; counter32:inst6|\b:count[2]  ; counter32:inst6|\b:count[12] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 3.333        ; -0.015     ; 7.022      ;
; -3.663 ; counter32:inst6|\b:count[2]  ; counter32:inst6|\b:count[14] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 3.333        ; -0.015     ; 7.021      ;
; -3.662 ; counter32:inst6|\b:count[14] ; counter32:inst6|\b:count[22] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 3.333        ; -0.001     ; 7.034      ;
; -3.662 ; counter32:inst6|\b:count[2]  ; counter32:inst6|\b:count[17] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 3.333        ; -0.015     ; 7.020      ;
; -3.661 ; counter32:inst6|\b:count[14] ; counter32:inst6|\b:count[21] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 3.333        ; -0.001     ; 7.033      ;
; -3.660 ; counter32:inst6|\b:count[2]  ; counter32:inst6|\b:count[19] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 3.333        ; -0.015     ; 7.018      ;
; -3.658 ; counter32:inst6|\b:count[14] ; counter32:inst6|\b:count[20] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 3.333        ; -0.001     ; 7.030      ;
; -3.658 ; counter32:inst6|\b:count[14] ; counter32:inst6|\b:count[23] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 3.333        ; -0.001     ; 7.030      ;
; -3.658 ; counter32:inst6|\b:count[2]  ; counter32:inst6|\b:count[13] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 3.333        ; -0.015     ; 7.016      ;
; -3.656 ; counter32:inst6|\b:count[14] ; counter32:inst6|\b:count[25] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 3.333        ; -0.001     ; 7.028      ;
; -3.633 ; counter32:inst6|\b:count[3]  ; counter32:inst6|\b:count[7]  ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 3.333        ; -0.015     ; 6.991      ;
; -3.632 ; counter32:inst6|\b:count[3]  ; counter32:inst6|\b:count[15] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 3.333        ; -0.015     ; 6.990      ;
; -3.632 ; counter32:inst6|\b:count[3]  ; counter32:inst6|\b:count[12] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 3.333        ; -0.015     ; 6.990      ;
; -3.631 ; counter32:inst6|\b:count[3]  ; counter32:inst6|\b:count[14] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 3.333        ; -0.015     ; 6.989      ;
; -3.630 ; counter32:inst6|\b:count[3]  ; counter32:inst6|\b:count[17] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 3.333        ; -0.015     ; 6.988      ;
; -3.628 ; counter32:inst6|\b:count[3]  ; counter32:inst6|\b:count[19] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 3.333        ; -0.015     ; 6.986      ;
+--------+------------------------------+------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'pin_name1'                                                                                                    ;
+--------+-------------------------+-------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node               ; To Node                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------+-------------------------+--------------+-------------+--------------+------------+------------+
; -0.487 ; test_block:inst|out1[2] ; test_block:inst|out1[3] ; pin_name1    ; pin_name1   ; 1.000        ; 0.000      ; 1.527      ;
; -0.459 ; test_block:inst|out1[1] ; test_block:inst|out1[2] ; pin_name1    ; pin_name1   ; 1.000        ; 0.000      ; 1.499      ;
; -0.457 ; test_block:inst|out1[1] ; test_block:inst|out1[3] ; pin_name1    ; pin_name1   ; 1.000        ; 0.000      ; 1.497      ;
; -0.039 ; test_block:inst|out1[0] ; test_block:inst|out1[3] ; pin_name1    ; pin_name1   ; 1.000        ; 0.000      ; 1.079      ;
; -0.039 ; test_block:inst|out1[0] ; test_block:inst|out1[2] ; pin_name1    ; pin_name1   ; 1.000        ; 0.000      ; 1.079      ;
; -0.038 ; test_block:inst|out1[0] ; test_block:inst|out1[1] ; pin_name1    ; pin_name1   ; 1.000        ; 0.000      ; 1.078      ;
; 0.235  ; test_block:inst|out1[0] ; test_block:inst|out1[0] ; pin_name1    ; pin_name1   ; 1.000        ; 0.000      ; 0.805      ;
; 0.235  ; test_block:inst|out1[3] ; test_block:inst|out1[3] ; pin_name1    ; pin_name1   ; 1.000        ; 0.000      ; 0.805      ;
; 0.235  ; test_block:inst|out1[2] ; test_block:inst|out1[2] ; pin_name1    ; pin_name1   ; 1.000        ; 0.000      ; 0.805      ;
; 0.235  ; test_block:inst|out1[1] ; test_block:inst|out1[1] ; pin_name1    ; pin_name1   ; 1.000        ; 0.000      ; 0.805      ;
+--------+-------------------------+-------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'inst1|altpll_component|pll|clk[1]'                                                                                                                                 ;
+--------+------------------------------+------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                      ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; 91.195 ; counter32:inst3|\b:count[0]  ; counter32:inst3|o            ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 100.000      ; -0.031     ; 8.814      ;
; 91.281 ; counter32:inst3|\b:count[1]  ; counter32:inst3|o            ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 100.000      ; -0.031     ; 8.728      ;
; 91.366 ; counter32:inst3|\b:count[2]  ; counter32:inst3|o            ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 100.000      ; -0.031     ; 8.643      ;
; 91.398 ; counter32:inst3|\b:count[3]  ; counter32:inst3|o            ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 100.000      ; -0.031     ; 8.611      ;
; 91.527 ; counter32:inst3|\b:count[7]  ; counter32:inst3|o            ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 100.000      ; -0.031     ; 8.482      ;
; 91.538 ; counter32:inst3|\b:count[4]  ; counter32:inst3|o            ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 100.000      ; -0.031     ; 8.471      ;
; 91.569 ; counter32:inst3|\b:count[5]  ; counter32:inst3|o            ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 100.000      ; -0.031     ; 8.440      ;
; 91.655 ; counter32:inst3|\b:count[6]  ; counter32:inst3|o            ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 100.000      ; -0.031     ; 8.354      ;
; 91.703 ; counter32:inst3|\b:count[0]  ; counter32:inst3|\b:count[15] ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 100.000      ; 0.000      ; 8.337      ;
; 91.705 ; counter32:inst3|\b:count[0]  ; counter32:inst3|\b:count[9]  ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 100.000      ; 0.000      ; 8.335      ;
; 91.705 ; counter32:inst3|\b:count[0]  ; counter32:inst3|\b:count[12] ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 100.000      ; 0.000      ; 8.335      ;
; 91.710 ; counter32:inst3|\b:count[0]  ; counter32:inst3|\b:count[10] ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 100.000      ; 0.000      ; 8.330      ;
; 91.789 ; counter32:inst3|\b:count[1]  ; counter32:inst3|\b:count[15] ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 100.000      ; 0.000      ; 8.251      ;
; 91.791 ; counter32:inst3|\b:count[1]  ; counter32:inst3|\b:count[9]  ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 100.000      ; 0.000      ; 8.249      ;
; 91.791 ; counter32:inst3|\b:count[1]  ; counter32:inst3|\b:count[12] ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 100.000      ; 0.000      ; 8.249      ;
; 91.796 ; counter32:inst3|\b:count[1]  ; counter32:inst3|\b:count[10] ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 100.000      ; 0.000      ; 8.244      ;
; 91.812 ; counter32:inst3|\b:count[9]  ; counter32:inst3|o            ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 100.000      ; -0.031     ; 8.197      ;
; 91.868 ; counter32:inst3|\b:count[10] ; counter32:inst3|o            ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 100.000      ; -0.031     ; 8.141      ;
; 91.874 ; counter32:inst3|\b:count[2]  ; counter32:inst3|\b:count[15] ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 100.000      ; 0.000      ; 8.166      ;
; 91.876 ; counter32:inst3|\b:count[2]  ; counter32:inst3|\b:count[9]  ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 100.000      ; 0.000      ; 8.164      ;
; 91.876 ; counter32:inst3|\b:count[2]  ; counter32:inst3|\b:count[12] ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 100.000      ; 0.000      ; 8.164      ;
; 91.881 ; counter32:inst3|\b:count[2]  ; counter32:inst3|\b:count[10] ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 100.000      ; 0.000      ; 8.159      ;
; 91.906 ; counter32:inst3|\b:count[3]  ; counter32:inst3|\b:count[15] ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 100.000      ; 0.000      ; 8.134      ;
; 91.908 ; counter32:inst3|\b:count[3]  ; counter32:inst3|\b:count[9]  ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 100.000      ; 0.000      ; 8.132      ;
; 91.908 ; counter32:inst3|\b:count[3]  ; counter32:inst3|\b:count[12] ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 100.000      ; 0.000      ; 8.132      ;
; 91.913 ; counter32:inst3|\b:count[3]  ; counter32:inst3|\b:count[10] ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 100.000      ; 0.000      ; 8.127      ;
; 91.945 ; counter32:inst3|\b:count[8]  ; counter32:inst3|o            ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 100.000      ; -0.031     ; 8.064      ;
; 92.013 ; counter32:inst3|\b:count[0]  ; counter32:inst3|\b:count[7]  ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 100.000      ; 0.000      ; 8.027      ;
; 92.027 ; counter32:inst3|\b:count[12] ; counter32:inst3|o            ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 100.000      ; -0.031     ; 7.982      ;
; 92.035 ; counter32:inst3|\b:count[7]  ; counter32:inst3|\b:count[15] ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 100.000      ; 0.000      ; 8.005      ;
; 92.037 ; counter32:inst3|\b:count[7]  ; counter32:inst3|\b:count[9]  ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 100.000      ; 0.000      ; 8.003      ;
; 92.037 ; counter32:inst3|\b:count[7]  ; counter32:inst3|\b:count[12] ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 100.000      ; 0.000      ; 8.003      ;
; 92.042 ; counter32:inst3|\b:count[7]  ; counter32:inst3|\b:count[10] ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 100.000      ; 0.000      ; 7.998      ;
; 92.046 ; counter32:inst3|\b:count[4]  ; counter32:inst3|\b:count[15] ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 100.000      ; 0.000      ; 7.994      ;
; 92.048 ; counter32:inst3|\b:count[4]  ; counter32:inst3|\b:count[9]  ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 100.000      ; 0.000      ; 7.992      ;
; 92.048 ; counter32:inst3|\b:count[4]  ; counter32:inst3|\b:count[12] ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 100.000      ; 0.000      ; 7.992      ;
; 92.050 ; counter32:inst3|\b:count[0]  ; counter32:inst3|\b:count[19] ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 100.000      ; -0.002     ; 7.988      ;
; 92.053 ; counter32:inst3|\b:count[4]  ; counter32:inst3|\b:count[10] ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 100.000      ; 0.000      ; 7.987      ;
; 92.077 ; counter32:inst3|\b:count[5]  ; counter32:inst3|\b:count[15] ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 100.000      ; 0.000      ; 7.963      ;
; 92.079 ; counter32:inst3|\b:count[5]  ; counter32:inst3|\b:count[9]  ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 100.000      ; 0.000      ; 7.961      ;
; 92.079 ; counter32:inst3|\b:count[5]  ; counter32:inst3|\b:count[12] ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 100.000      ; 0.000      ; 7.961      ;
; 92.084 ; counter32:inst3|\b:count[5]  ; counter32:inst3|\b:count[10] ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 100.000      ; 0.000      ; 7.956      ;
; 92.099 ; counter32:inst3|\b:count[1]  ; counter32:inst3|\b:count[7]  ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 100.000      ; 0.000      ; 7.941      ;
; 92.136 ; counter32:inst3|\b:count[1]  ; counter32:inst3|\b:count[19] ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 100.000      ; -0.002     ; 7.902      ;
; 92.163 ; counter32:inst3|\b:count[6]  ; counter32:inst3|\b:count[15] ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 100.000      ; 0.000      ; 7.877      ;
; 92.165 ; counter32:inst3|\b:count[6]  ; counter32:inst3|\b:count[9]  ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 100.000      ; 0.000      ; 7.875      ;
; 92.165 ; counter32:inst3|\b:count[6]  ; counter32:inst3|\b:count[12] ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 100.000      ; 0.000      ; 7.875      ;
; 92.170 ; counter32:inst3|\b:count[6]  ; counter32:inst3|\b:count[10] ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 100.000      ; 0.000      ; 7.870      ;
; 92.184 ; counter32:inst3|\b:count[2]  ; counter32:inst3|\b:count[7]  ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 100.000      ; 0.000      ; 7.856      ;
; 92.216 ; counter32:inst3|\b:count[3]  ; counter32:inst3|\b:count[7]  ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 100.000      ; 0.000      ; 7.824      ;
; 92.221 ; counter32:inst3|\b:count[2]  ; counter32:inst3|\b:count[19] ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 100.000      ; -0.002     ; 7.817      ;
; 92.229 ; counter32:inst3|\b:count[15] ; counter32:inst3|o            ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 100.000      ; -0.031     ; 7.780      ;
; 92.244 ; counter32:inst3|\b:count[11] ; counter32:inst3|o            ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 100.000      ; -0.031     ; 7.765      ;
; 92.253 ; counter32:inst3|\b:count[3]  ; counter32:inst3|\b:count[19] ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 100.000      ; -0.002     ; 7.785      ;
; 92.320 ; counter32:inst3|\b:count[9]  ; counter32:inst3|\b:count[15] ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 100.000      ; 0.000      ; 7.720      ;
; 92.322 ; counter32:inst3|\b:count[9]  ; counter32:inst3|\b:count[9]  ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 100.000      ; 0.000      ; 7.718      ;
; 92.322 ; counter32:inst3|\b:count[9]  ; counter32:inst3|\b:count[12] ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 100.000      ; 0.000      ; 7.718      ;
; 92.327 ; counter32:inst3|\b:count[9]  ; counter32:inst3|\b:count[10] ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 100.000      ; 0.000      ; 7.713      ;
; 92.345 ; counter32:inst3|\b:count[7]  ; counter32:inst3|\b:count[7]  ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 100.000      ; 0.000      ; 7.695      ;
; 92.356 ; counter32:inst3|\b:count[0]  ; counter32:inst3|\b:count[23] ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 100.000      ; -0.002     ; 7.682      ;
; 92.356 ; counter32:inst3|\b:count[4]  ; counter32:inst3|\b:count[7]  ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 100.000      ; 0.000      ; 7.684      ;
; 92.357 ; counter32:inst3|\b:count[0]  ; counter32:inst3|\b:count[20] ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 100.000      ; -0.002     ; 7.681      ;
; 92.376 ; counter32:inst3|\b:count[10] ; counter32:inst3|\b:count[15] ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 100.000      ; 0.000      ; 7.664      ;
; 92.378 ; counter32:inst3|\b:count[10] ; counter32:inst3|\b:count[9]  ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 100.000      ; 0.000      ; 7.662      ;
; 92.378 ; counter32:inst3|\b:count[10] ; counter32:inst3|\b:count[12] ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 100.000      ; 0.000      ; 7.662      ;
; 92.382 ; counter32:inst3|\b:count[7]  ; counter32:inst3|\b:count[19] ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 100.000      ; -0.002     ; 7.656      ;
; 92.383 ; counter32:inst3|\b:count[10] ; counter32:inst3|\b:count[10] ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 100.000      ; 0.000      ; 7.657      ;
; 92.387 ; counter32:inst3|\b:count[5]  ; counter32:inst3|\b:count[7]  ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 100.000      ; 0.000      ; 7.653      ;
; 92.393 ; counter32:inst3|\b:count[4]  ; counter32:inst3|\b:count[19] ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 100.000      ; -0.002     ; 7.645      ;
; 92.416 ; counter32:inst3|\b:count[13] ; counter32:inst3|o            ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 100.000      ; -0.031     ; 7.593      ;
; 92.424 ; counter32:inst3|\b:count[5]  ; counter32:inst3|\b:count[19] ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 100.000      ; -0.002     ; 7.614      ;
; 92.442 ; counter32:inst3|\b:count[1]  ; counter32:inst3|\b:count[23] ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 100.000      ; -0.002     ; 7.596      ;
; 92.443 ; counter32:inst3|\b:count[1]  ; counter32:inst3|\b:count[20] ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 100.000      ; -0.002     ; 7.595      ;
; 92.453 ; counter32:inst3|\b:count[8]  ; counter32:inst3|\b:count[15] ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 100.000      ; 0.000      ; 7.587      ;
; 92.455 ; counter32:inst3|\b:count[8]  ; counter32:inst3|\b:count[9]  ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 100.000      ; 0.000      ; 7.585      ;
; 92.455 ; counter32:inst3|\b:count[8]  ; counter32:inst3|\b:count[12] ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 100.000      ; 0.000      ; 7.585      ;
; 92.460 ; counter32:inst3|\b:count[8]  ; counter32:inst3|\b:count[10] ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 100.000      ; 0.000      ; 7.580      ;
; 92.473 ; counter32:inst3|\b:count[6]  ; counter32:inst3|\b:count[7]  ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 100.000      ; 0.000      ; 7.567      ;
; 92.502 ; counter32:inst3|\b:count[14] ; counter32:inst3|o            ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 100.000      ; -0.031     ; 7.507      ;
; 92.510 ; counter32:inst3|\b:count[6]  ; counter32:inst3|\b:count[19] ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 100.000      ; -0.002     ; 7.528      ;
; 92.527 ; counter32:inst3|\b:count[2]  ; counter32:inst3|\b:count[23] ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 100.000      ; -0.002     ; 7.511      ;
; 92.528 ; counter32:inst3|\b:count[2]  ; counter32:inst3|\b:count[20] ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 100.000      ; -0.002     ; 7.510      ;
; 92.535 ; counter32:inst3|\b:count[12] ; counter32:inst3|\b:count[15] ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 100.000      ; 0.000      ; 7.505      ;
; 92.537 ; counter32:inst3|\b:count[12] ; counter32:inst3|\b:count[9]  ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 100.000      ; 0.000      ; 7.503      ;
; 92.537 ; counter32:inst3|\b:count[12] ; counter32:inst3|\b:count[12] ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 100.000      ; 0.000      ; 7.503      ;
; 92.542 ; counter32:inst3|\b:count[12] ; counter32:inst3|\b:count[10] ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 100.000      ; 0.000      ; 7.498      ;
; 92.559 ; counter32:inst3|\b:count[3]  ; counter32:inst3|\b:count[23] ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 100.000      ; -0.002     ; 7.479      ;
; 92.560 ; counter32:inst3|\b:count[3]  ; counter32:inst3|\b:count[20] ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 100.000      ; -0.002     ; 7.478      ;
; 92.630 ; counter32:inst3|\b:count[9]  ; counter32:inst3|\b:count[7]  ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 100.000      ; 0.000      ; 7.410      ;
; 92.667 ; counter32:inst3|\b:count[9]  ; counter32:inst3|\b:count[19] ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 100.000      ; -0.002     ; 7.371      ;
; 92.678 ; counter32:inst3|\b:count[19] ; counter32:inst3|o            ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 100.000      ; -0.029     ; 7.333      ;
; 92.686 ; counter32:inst3|\b:count[10] ; counter32:inst3|\b:count[7]  ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 100.000      ; 0.000      ; 7.354      ;
; 92.688 ; counter32:inst3|\b:count[7]  ; counter32:inst3|\b:count[23] ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 100.000      ; -0.002     ; 7.350      ;
; 92.689 ; counter32:inst3|\b:count[7]  ; counter32:inst3|\b:count[20] ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 100.000      ; -0.002     ; 7.349      ;
; 92.699 ; counter32:inst3|\b:count[4]  ; counter32:inst3|\b:count[23] ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 100.000      ; -0.002     ; 7.339      ;
; 92.700 ; counter32:inst3|\b:count[4]  ; counter32:inst3|\b:count[20] ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 100.000      ; -0.002     ; 7.338      ;
; 92.723 ; counter32:inst3|\b:count[10] ; counter32:inst3|\b:count[19] ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 100.000      ; -0.002     ; 7.315      ;
; 92.730 ; counter32:inst3|\b:count[5]  ; counter32:inst3|\b:count[23] ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 100.000      ; -0.002     ; 7.308      ;
; 92.731 ; counter32:inst3|\b:count[5]  ; counter32:inst3|\b:count[20] ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 100.000      ; -0.002     ; 7.307      ;
; 92.737 ; counter32:inst3|\b:count[15] ; counter32:inst3|\b:count[15] ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 100.000      ; 0.000      ; 7.303      ;
+--------+------------------------------+------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'pin_name1'                                                                                                    ;
+-------+-------------------------+-------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node               ; To Node                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------+-------------------------+--------------+-------------+--------------+------------+------------+
; 0.499 ; test_block:inst|out1[0] ; test_block:inst|out1[0] ; pin_name1    ; pin_name1   ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; test_block:inst|out1[1] ; test_block:inst|out1[1] ; pin_name1    ; pin_name1   ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; test_block:inst|out1[2] ; test_block:inst|out1[2] ; pin_name1    ; pin_name1   ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; test_block:inst|out1[3] ; test_block:inst|out1[3] ; pin_name1    ; pin_name1   ; 0.000        ; 0.000      ; 0.805      ;
; 0.772 ; test_block:inst|out1[0] ; test_block:inst|out1[1] ; pin_name1    ; pin_name1   ; 0.000        ; 0.000      ; 1.078      ;
; 0.773 ; test_block:inst|out1[0] ; test_block:inst|out1[2] ; pin_name1    ; pin_name1   ; 0.000        ; 0.000      ; 1.079      ;
; 0.773 ; test_block:inst|out1[0] ; test_block:inst|out1[3] ; pin_name1    ; pin_name1   ; 0.000        ; 0.000      ; 1.079      ;
; 1.191 ; test_block:inst|out1[1] ; test_block:inst|out1[3] ; pin_name1    ; pin_name1   ; 0.000        ; 0.000      ; 1.497      ;
; 1.193 ; test_block:inst|out1[1] ; test_block:inst|out1[2] ; pin_name1    ; pin_name1   ; 0.000        ; 0.000      ; 1.499      ;
; 1.221 ; test_block:inst|out1[2] ; test_block:inst|out1[3] ; pin_name1    ; pin_name1   ; 0.000        ; 0.000      ; 1.527      ;
+-------+-------------------------+-------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'inst1|altpll_component|pll|clk[0]'                                                                                                                                 ;
+-------+------------------------------+------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                      ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; 0.745 ; counter32:inst6|\b:count[31] ; counter32:inst6|\b:count[31] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.051      ;
; 1.155 ; counter32:inst6|\b:count[27] ; counter32:inst6|\b:count[27] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.461      ;
; 1.155 ; counter32:inst6|\b:count[18] ; counter32:inst6|\b:count[18] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.461      ;
; 1.163 ; counter32:inst6|\b:count[16] ; counter32:inst6|\b:count[16] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.469      ;
; 1.164 ; counter32:inst6|\b:count[0]  ; counter32:inst6|\b:count[0]  ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.470      ;
; 1.164 ; counter32:inst6|\b:count[2]  ; counter32:inst6|\b:count[2]  ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.470      ;
; 1.164 ; counter32:inst6|\b:count[4]  ; counter32:inst6|\b:count[4]  ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.470      ;
; 1.167 ; counter32:inst6|\b:count[1]  ; counter32:inst6|\b:count[1]  ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.473      ;
; 1.168 ; counter32:inst6|\b:count[9]  ; counter32:inst6|\b:count[9]  ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.474      ;
; 1.169 ; counter32:inst6|\b:count[11] ; counter32:inst6|\b:count[11] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.475      ;
; 1.169 ; counter32:inst6|\b:count[29] ; counter32:inst6|\b:count[29] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.475      ;
; 1.169 ; counter32:inst6|\b:count[30] ; counter32:inst6|\b:count[30] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.475      ;
; 1.212 ; counter32:inst6|\b:count[8]  ; counter32:inst6|\b:count[8]  ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.518      ;
; 1.213 ; counter32:inst6|\b:count[10] ; counter32:inst6|\b:count[10] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.519      ;
; 1.217 ; counter32:inst6|\b:count[3]  ; counter32:inst6|\b:count[3]  ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.523      ;
; 1.217 ; counter32:inst6|\b:count[24] ; counter32:inst6|\b:count[24] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.523      ;
; 1.217 ; counter32:inst6|\b:count[26] ; counter32:inst6|\b:count[26] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.523      ;
; 1.218 ; counter32:inst6|\b:count[5]  ; counter32:inst6|\b:count[5]  ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.524      ;
; 1.218 ; counter32:inst6|\b:count[6]  ; counter32:inst6|\b:count[6]  ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.524      ;
; 1.218 ; counter32:inst6|\b:count[28] ; counter32:inst6|\b:count[28] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.524      ;
; 1.634 ; counter32:inst6|\b:count[27] ; counter32:inst6|\b:count[28] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.940      ;
; 1.642 ; counter32:inst6|\b:count[0]  ; counter32:inst6|\b:count[1]  ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.948      ;
; 1.643 ; counter32:inst6|\b:count[2]  ; counter32:inst6|\b:count[3]  ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.949      ;
; 1.643 ; counter32:inst6|\b:count[4]  ; counter32:inst6|\b:count[5]  ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.949      ;
; 1.646 ; counter32:inst6|\b:count[1]  ; counter32:inst6|\b:count[2]  ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.952      ;
; 1.647 ; counter32:inst6|\b:count[9]  ; counter32:inst6|\b:count[10] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.953      ;
; 1.648 ; counter32:inst6|\b:count[30] ; counter32:inst6|\b:count[31] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.954      ;
; 1.648 ; counter32:inst6|\b:count[29] ; counter32:inst6|\b:count[30] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.954      ;
; 1.692 ; counter32:inst6|\b:count[8]  ; counter32:inst6|\b:count[9]  ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.998      ;
; 1.693 ; counter32:inst6|\b:count[10] ; counter32:inst6|\b:count[11] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.999      ;
; 1.697 ; counter32:inst6|\b:count[26] ; counter32:inst6|\b:count[27] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.003      ;
; 1.697 ; counter32:inst6|\b:count[3]  ; counter32:inst6|\b:count[4]  ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.003      ;
; 1.698 ; counter32:inst6|\b:count[28] ; counter32:inst6|\b:count[29] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.004      ;
; 1.698 ; counter32:inst6|\b:count[5]  ; counter32:inst6|\b:count[6]  ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.004      ;
; 1.720 ; counter32:inst6|\b:count[27] ; counter32:inst6|\b:count[29] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.026      ;
; 1.728 ; counter32:inst6|\b:count[16] ; counter32:inst6|\b:count[18] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.034      ;
; 1.728 ; counter32:inst6|\b:count[0]  ; counter32:inst6|\b:count[2]  ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.034      ;
; 1.729 ; counter32:inst6|\b:count[2]  ; counter32:inst6|\b:count[4]  ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.035      ;
; 1.729 ; counter32:inst6|\b:count[4]  ; counter32:inst6|\b:count[6]  ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.035      ;
; 1.732 ; counter32:inst6|\b:count[1]  ; counter32:inst6|\b:count[3]  ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.038      ;
; 1.733 ; counter32:inst6|\b:count[9]  ; counter32:inst6|\b:count[11] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.039      ;
; 1.734 ; counter32:inst6|\b:count[29] ; counter32:inst6|\b:count[31] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.040      ;
; 1.778 ; counter32:inst6|\b:count[8]  ; counter32:inst6|\b:count[10] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.084      ;
; 1.783 ; counter32:inst6|\b:count[24] ; counter32:inst6|\b:count[26] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.089      ;
; 1.783 ; counter32:inst6|\b:count[26] ; counter32:inst6|\b:count[28] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.089      ;
; 1.783 ; counter32:inst6|\b:count[3]  ; counter32:inst6|\b:count[5]  ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.089      ;
; 1.784 ; counter32:inst6|\b:count[28] ; counter32:inst6|\b:count[30] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.090      ;
; 1.806 ; counter32:inst6|\b:count[27] ; counter32:inst6|\b:count[30] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.112      ;
; 1.814 ; counter32:inst6|\b:count[0]  ; counter32:inst6|\b:count[3]  ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.120      ;
; 1.815 ; counter32:inst6|\b:count[2]  ; counter32:inst6|\b:count[5]  ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.121      ;
; 1.818 ; counter32:inst6|\b:count[1]  ; counter32:inst6|\b:count[4]  ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.124      ;
; 1.864 ; counter32:inst6|\b:count[8]  ; counter32:inst6|\b:count[11] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.170      ;
; 1.869 ; counter32:inst6|\b:count[24] ; counter32:inst6|\b:count[27] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.175      ;
; 1.869 ; counter32:inst6|\b:count[26] ; counter32:inst6|\b:count[29] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.175      ;
; 1.869 ; counter32:inst6|\b:count[3]  ; counter32:inst6|\b:count[6]  ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.175      ;
; 1.870 ; counter32:inst6|\b:count[28] ; counter32:inst6|\b:count[31] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.176      ;
; 1.888 ; counter32:inst6|\b:count[6]  ; counter32:inst6|\b:count[8]  ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.194      ;
; 1.892 ; counter32:inst6|\b:count[27] ; counter32:inst6|\b:count[31] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.198      ;
; 1.900 ; counter32:inst6|\b:count[0]  ; counter32:inst6|\b:count[4]  ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.206      ;
; 1.901 ; counter32:inst6|\b:count[2]  ; counter32:inst6|\b:count[6]  ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.207      ;
; 1.904 ; counter32:inst6|\b:count[1]  ; counter32:inst6|\b:count[5]  ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.210      ;
; 1.955 ; counter32:inst6|\b:count[24] ; counter32:inst6|\b:count[28] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.261      ;
; 1.955 ; counter32:inst6|\b:count[26] ; counter32:inst6|\b:count[30] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.261      ;
; 1.974 ; counter32:inst6|\b:count[6]  ; counter32:inst6|\b:count[9]  ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.280      ;
; 1.974 ; counter32:inst6|\b:count[5]  ; counter32:inst6|\b:count[8]  ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.280      ;
; 1.986 ; counter32:inst6|\b:count[0]  ; counter32:inst6|\b:count[5]  ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.292      ;
; 1.987 ; counter32:inst6|\b:count[17] ; counter32:inst6|\b:count[18] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 2.294      ;
; 1.990 ; counter32:inst6|\b:count[1]  ; counter32:inst6|\b:count[6]  ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.296      ;
; 2.005 ; counter32:inst6|\b:count[4]  ; counter32:inst6|\b:count[8]  ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.311      ;
; 2.041 ; counter32:inst6|\b:count[24] ; counter32:inst6|\b:count[29] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.347      ;
; 2.041 ; counter32:inst6|\b:count[26] ; counter32:inst6|\b:count[31] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.347      ;
; 2.060 ; counter32:inst6|\b:count[6]  ; counter32:inst6|\b:count[10] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.366      ;
; 2.060 ; counter32:inst6|\b:count[5]  ; counter32:inst6|\b:count[9]  ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.366      ;
; 2.072 ; counter32:inst6|\b:count[0]  ; counter32:inst6|\b:count[6]  ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.378      ;
; 2.091 ; counter32:inst6|\b:count[4]  ; counter32:inst6|\b:count[9]  ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.397      ;
; 2.095 ; counter32:inst6|\b:count[11] ; counter32:inst6|\b:count[16] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; -0.014     ; 2.387      ;
; 2.127 ; counter32:inst6|\b:count[24] ; counter32:inst6|\b:count[30] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.433      ;
; 2.145 ; counter32:inst6|\b:count[3]  ; counter32:inst6|\b:count[8]  ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.451      ;
; 2.146 ; counter32:inst6|\b:count[6]  ; counter32:inst6|\b:count[11] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.452      ;
; 2.146 ; counter32:inst6|\b:count[5]  ; counter32:inst6|\b:count[10] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.452      ;
; 2.168 ; counter32:inst6|\b:count[18] ; counter32:inst6|\b:count[24] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.474      ;
; 2.177 ; counter32:inst6|\b:count[2]  ; counter32:inst6|\b:count[8]  ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.483      ;
; 2.177 ; counter32:inst6|\b:count[4]  ; counter32:inst6|\b:count[10] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.483      ;
; 2.213 ; counter32:inst6|\b:count[24] ; counter32:inst6|\b:count[31] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.519      ;
; 2.226 ; counter32:inst6|\b:count[10] ; counter32:inst6|\b:count[16] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; -0.014     ; 2.518      ;
; 2.231 ; counter32:inst6|\b:count[3]  ; counter32:inst6|\b:count[9]  ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.537      ;
; 2.232 ; counter32:inst6|\b:count[5]  ; counter32:inst6|\b:count[11] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.538      ;
; 2.263 ; counter32:inst6|\b:count[2]  ; counter32:inst6|\b:count[9]  ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.569      ;
; 2.263 ; counter32:inst6|\b:count[4]  ; counter32:inst6|\b:count[11] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.569      ;
; 2.266 ; counter32:inst6|\b:count[1]  ; counter32:inst6|\b:count[8]  ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.572      ;
; 2.266 ; counter32:inst6|\b:count[9]  ; counter32:inst6|\b:count[16] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; -0.014     ; 2.558      ;
; 2.267 ; counter32:inst6|\b:count[11] ; counter32:inst6|\b:count[18] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; -0.014     ; 2.559      ;
; 2.301 ; counter32:inst6|\b:count[25] ; counter32:inst6|\b:count[26] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 2.609      ;
; 2.317 ; counter32:inst6|\b:count[3]  ; counter32:inst6|\b:count[10] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.623      ;
; 2.340 ; counter32:inst6|\b:count[18] ; counter32:inst6|\b:count[26] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.646      ;
; 2.348 ; counter32:inst6|\b:count[16] ; counter32:inst6|\b:count[24] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.654      ;
; 2.348 ; counter32:inst6|\b:count[0]  ; counter32:inst6|\b:count[8]  ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.654      ;
; 2.349 ; counter32:inst6|\b:count[2]  ; counter32:inst6|\b:count[10] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.655      ;
; 2.350 ; counter32:inst6|\b:count[19] ; counter32:inst6|\b:count[24] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 2.657      ;
; 2.352 ; counter32:inst6|\b:count[1]  ; counter32:inst6|\b:count[9]  ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.658      ;
+-------+------------------------------+------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'inst1|altpll_component|pll|clk[1]'                                                                                                                                 ;
+-------+------------------------------+------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                      ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; 0.745 ; counter32:inst3|\b:count[31] ; counter32:inst3|\b:count[31] ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.051      ;
; 1.155 ; counter32:inst3|\b:count[18] ; counter32:inst3|\b:count[18] ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.461      ;
; 1.158 ; counter32:inst3|\b:count[16] ; counter32:inst3|\b:count[16] ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.464      ;
; 1.163 ; counter32:inst3|\b:count[1]  ; counter32:inst3|\b:count[1]  ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.469      ;
; 1.164 ; counter32:inst3|\b:count[0]  ; counter32:inst3|\b:count[0]  ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.470      ;
; 1.164 ; counter32:inst3|\b:count[2]  ; counter32:inst3|\b:count[2]  ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.470      ;
; 1.164 ; counter32:inst3|\b:count[4]  ; counter32:inst3|\b:count[4]  ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.470      ;
; 1.164 ; counter32:inst3|\b:count[11] ; counter32:inst3|\b:count[11] ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.470      ;
; 1.164 ; counter32:inst3|\b:count[13] ; counter32:inst3|\b:count[13] ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.470      ;
; 1.164 ; counter32:inst3|\b:count[14] ; counter32:inst3|\b:count[14] ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.470      ;
; 1.167 ; counter32:inst3|\b:count[17] ; counter32:inst3|\b:count[17] ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.473      ;
; 1.168 ; counter32:inst3|\b:count[25] ; counter32:inst3|\b:count[25] ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.474      ;
; 1.169 ; counter32:inst3|\b:count[27] ; counter32:inst3|\b:count[27] ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.475      ;
; 1.169 ; counter32:inst3|\b:count[29] ; counter32:inst3|\b:count[29] ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.475      ;
; 1.169 ; counter32:inst3|\b:count[30] ; counter32:inst3|\b:count[30] ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.475      ;
; 1.204 ; counter32:inst3|\b:count[8]  ; counter32:inst3|\b:count[8]  ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.510      ;
; 1.213 ; counter32:inst3|\b:count[21] ; counter32:inst3|\b:count[21] ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.519      ;
; 1.213 ; counter32:inst3|\b:count[22] ; counter32:inst3|\b:count[22] ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.519      ;
; 1.217 ; counter32:inst3|\b:count[3]  ; counter32:inst3|\b:count[3]  ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.523      ;
; 1.217 ; counter32:inst3|\b:count[24] ; counter32:inst3|\b:count[24] ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.523      ;
; 1.217 ; counter32:inst3|\b:count[26] ; counter32:inst3|\b:count[26] ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.523      ;
; 1.218 ; counter32:inst3|\b:count[5]  ; counter32:inst3|\b:count[5]  ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.524      ;
; 1.218 ; counter32:inst3|\b:count[6]  ; counter32:inst3|\b:count[6]  ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.524      ;
; 1.218 ; counter32:inst3|\b:count[28] ; counter32:inst3|\b:count[28] ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.524      ;
; 1.637 ; counter32:inst3|\b:count[16] ; counter32:inst3|\b:count[17] ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.943      ;
; 1.642 ; counter32:inst3|\b:count[0]  ; counter32:inst3|\b:count[1]  ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.948      ;
; 1.642 ; counter32:inst3|\b:count[1]  ; counter32:inst3|\b:count[2]  ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.948      ;
; 1.643 ; counter32:inst3|\b:count[13] ; counter32:inst3|\b:count[14] ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.949      ;
; 1.643 ; counter32:inst3|\b:count[2]  ; counter32:inst3|\b:count[3]  ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.949      ;
; 1.643 ; counter32:inst3|\b:count[4]  ; counter32:inst3|\b:count[5]  ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.949      ;
; 1.646 ; counter32:inst3|\b:count[17] ; counter32:inst3|\b:count[18] ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.952      ;
; 1.647 ; counter32:inst3|\b:count[25] ; counter32:inst3|\b:count[26] ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.953      ;
; 1.648 ; counter32:inst3|\b:count[30] ; counter32:inst3|\b:count[31] ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.954      ;
; 1.648 ; counter32:inst3|\b:count[29] ; counter32:inst3|\b:count[30] ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.954      ;
; 1.648 ; counter32:inst3|\b:count[27] ; counter32:inst3|\b:count[28] ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.954      ;
; 1.693 ; counter32:inst3|\b:count[21] ; counter32:inst3|\b:count[22] ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.999      ;
; 1.697 ; counter32:inst3|\b:count[3]  ; counter32:inst3|\b:count[4]  ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.003      ;
; 1.697 ; counter32:inst3|\b:count[24] ; counter32:inst3|\b:count[25] ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.003      ;
; 1.697 ; counter32:inst3|\b:count[26] ; counter32:inst3|\b:count[27] ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.003      ;
; 1.698 ; counter32:inst3|\b:count[28] ; counter32:inst3|\b:count[29] ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.004      ;
; 1.698 ; counter32:inst3|\b:count[5]  ; counter32:inst3|\b:count[6]  ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.004      ;
; 1.723 ; counter32:inst3|\b:count[16] ; counter32:inst3|\b:count[18] ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.029      ;
; 1.728 ; counter32:inst3|\b:count[0]  ; counter32:inst3|\b:count[2]  ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.034      ;
; 1.728 ; counter32:inst3|\b:count[1]  ; counter32:inst3|\b:count[3]  ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.034      ;
; 1.729 ; counter32:inst3|\b:count[11] ; counter32:inst3|\b:count[13] ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.035      ;
; 1.729 ; counter32:inst3|\b:count[2]  ; counter32:inst3|\b:count[4]  ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.035      ;
; 1.729 ; counter32:inst3|\b:count[4]  ; counter32:inst3|\b:count[6]  ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.035      ;
; 1.733 ; counter32:inst3|\b:count[25] ; counter32:inst3|\b:count[27] ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.039      ;
; 1.734 ; counter32:inst3|\b:count[29] ; counter32:inst3|\b:count[31] ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.040      ;
; 1.734 ; counter32:inst3|\b:count[27] ; counter32:inst3|\b:count[29] ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.040      ;
; 1.783 ; counter32:inst3|\b:count[3]  ; counter32:inst3|\b:count[5]  ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.089      ;
; 1.783 ; counter32:inst3|\b:count[24] ; counter32:inst3|\b:count[26] ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.089      ;
; 1.783 ; counter32:inst3|\b:count[26] ; counter32:inst3|\b:count[28] ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.089      ;
; 1.784 ; counter32:inst3|\b:count[28] ; counter32:inst3|\b:count[30] ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.090      ;
; 1.806 ; counter32:inst3|\b:count[18] ; counter32:inst3|\b:count[21] ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.112      ;
; 1.814 ; counter32:inst3|\b:count[0]  ; counter32:inst3|\b:count[3]  ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.120      ;
; 1.814 ; counter32:inst3|\b:count[1]  ; counter32:inst3|\b:count[4]  ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.120      ;
; 1.815 ; counter32:inst3|\b:count[11] ; counter32:inst3|\b:count[14] ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.121      ;
; 1.815 ; counter32:inst3|\b:count[2]  ; counter32:inst3|\b:count[5]  ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.121      ;
; 1.819 ; counter32:inst3|\b:count[25] ; counter32:inst3|\b:count[28] ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.125      ;
; 1.820 ; counter32:inst3|\b:count[27] ; counter32:inst3|\b:count[30] ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.126      ;
; 1.821 ; counter32:inst3|\b:count[14] ; counter32:inst3|\b:count[16] ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; -0.003     ; 2.124      ;
; 1.856 ; counter32:inst3|\b:count[8]  ; counter32:inst3|\b:count[11] ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.162      ;
; 1.869 ; counter32:inst3|\b:count[3]  ; counter32:inst3|\b:count[6]  ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.175      ;
; 1.869 ; counter32:inst3|\b:count[24] ; counter32:inst3|\b:count[27] ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.175      ;
; 1.869 ; counter32:inst3|\b:count[26] ; counter32:inst3|\b:count[29] ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.175      ;
; 1.870 ; counter32:inst3|\b:count[28] ; counter32:inst3|\b:count[31] ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.176      ;
; 1.883 ; counter32:inst3|\b:count[22] ; counter32:inst3|\b:count[24] ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.189      ;
; 1.888 ; counter32:inst3|\b:count[6]  ; counter32:inst3|\b:count[8]  ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.194      ;
; 1.892 ; counter32:inst3|\b:count[18] ; counter32:inst3|\b:count[22] ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.198      ;
; 1.900 ; counter32:inst3|\b:count[0]  ; counter32:inst3|\b:count[4]  ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.206      ;
; 1.900 ; counter32:inst3|\b:count[1]  ; counter32:inst3|\b:count[5]  ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.206      ;
; 1.901 ; counter32:inst3|\b:count[2]  ; counter32:inst3|\b:count[6]  ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.207      ;
; 1.904 ; counter32:inst3|\b:count[17] ; counter32:inst3|\b:count[21] ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.210      ;
; 1.905 ; counter32:inst3|\b:count[25] ; counter32:inst3|\b:count[29] ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.211      ;
; 1.906 ; counter32:inst3|\b:count[27] ; counter32:inst3|\b:count[31] ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.212      ;
; 1.907 ; counter32:inst3|\b:count[14] ; counter32:inst3|\b:count[17] ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; -0.003     ; 2.210      ;
; 1.907 ; counter32:inst3|\b:count[13] ; counter32:inst3|\b:count[16] ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; -0.003     ; 2.210      ;
; 1.933 ; counter32:inst3|\b:count[10] ; counter32:inst3|\b:count[11] ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.239      ;
; 1.941 ; counter32:inst3|\b:count[20] ; counter32:inst3|\b:count[21] ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 2.246      ;
; 1.946 ; counter32:inst3|\b:count[12] ; counter32:inst3|\b:count[13] ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.252      ;
; 1.955 ; counter32:inst3|\b:count[24] ; counter32:inst3|\b:count[28] ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.261      ;
; 1.955 ; counter32:inst3|\b:count[26] ; counter32:inst3|\b:count[30] ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.261      ;
; 1.969 ; counter32:inst3|\b:count[22] ; counter32:inst3|\b:count[25] ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.275      ;
; 1.969 ; counter32:inst3|\b:count[21] ; counter32:inst3|\b:count[24] ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.275      ;
; 1.974 ; counter32:inst3|\b:count[5]  ; counter32:inst3|\b:count[8]  ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.280      ;
; 1.981 ; counter32:inst3|\b:count[16] ; counter32:inst3|\b:count[21] ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.287      ;
; 1.986 ; counter32:inst3|\b:count[0]  ; counter32:inst3|\b:count[5]  ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.292      ;
; 1.986 ; counter32:inst3|\b:count[1]  ; counter32:inst3|\b:count[6]  ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.292      ;
; 1.989 ; counter32:inst3|\b:count[9]  ; counter32:inst3|\b:count[11] ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.295      ;
; 1.990 ; counter32:inst3|\b:count[17] ; counter32:inst3|\b:count[22] ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.296      ;
; 1.991 ; counter32:inst3|\b:count[25] ; counter32:inst3|\b:count[30] ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.297      ;
; 1.993 ; counter32:inst3|\b:count[14] ; counter32:inst3|\b:count[18] ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; -0.003     ; 2.296      ;
; 1.993 ; counter32:inst3|\b:count[13] ; counter32:inst3|\b:count[17] ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; -0.003     ; 2.296      ;
; 2.005 ; counter32:inst3|\b:count[4]  ; counter32:inst3|\b:count[8]  ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.311      ;
; 2.016 ; counter32:inst3|\b:count[7]  ; counter32:inst3|\b:count[8]  ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.322      ;
; 2.027 ; counter32:inst3|\b:count[20] ; counter32:inst3|\b:count[22] ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 2.332      ;
; 2.028 ; counter32:inst3|\b:count[8]  ; counter32:inst3|\b:count[13] ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.334      ;
; 2.032 ; counter32:inst3|\b:count[12] ; counter32:inst3|\b:count[14] ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.338      ;
; 2.041 ; counter32:inst3|\b:count[24] ; counter32:inst3|\b:count[29] ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.347      ;
+-------+------------------------------+------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'pin_name1'                                                                      ;
+--------+--------------+----------------+------------------+-----------+------------+-----------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock     ; Clock Edge ; Target                      ;
+--------+--------------+----------------+------------------+-----------+------------+-----------------------------+
; -1.777 ; 1.000        ; 2.777          ; Port Rate        ; pin_name1 ; Rise       ; pin_name1                   ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; pin_name1 ; Rise       ; test_block:inst|out1[0]     ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; pin_name1 ; Rise       ; test_block:inst|out1[0]     ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; pin_name1 ; Rise       ; test_block:inst|out1[1]     ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; pin_name1 ; Rise       ; test_block:inst|out1[1]     ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; pin_name1 ; Rise       ; test_block:inst|out1[2]     ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; pin_name1 ; Rise       ; test_block:inst|out1[2]     ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; pin_name1 ; Rise       ; test_block:inst|out1[3]     ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; pin_name1 ; Rise       ; test_block:inst|out1[3]     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; pin_name1 ; Rise       ; inst5|out1|combout          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; pin_name1 ; Rise       ; inst5|out1|combout          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; pin_name1 ; Rise       ; inst5|out1|datab            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; pin_name1 ; Rise       ; inst5|out1|datab            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; pin_name1 ; Rise       ; inst5|out1~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; pin_name1 ; Rise       ; inst5|out1~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; pin_name1 ; Rise       ; inst5|out1~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; pin_name1 ; Rise       ; inst5|out1~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; pin_name1 ; Rise       ; inst|out1[0]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; pin_name1 ; Rise       ; inst|out1[0]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; pin_name1 ; Rise       ; inst|out1[1]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; pin_name1 ; Rise       ; inst|out1[1]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; pin_name1 ; Rise       ; inst|out1[2]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; pin_name1 ; Rise       ; inst|out1[2]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; pin_name1 ; Rise       ; inst|out1[3]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; pin_name1 ; Rise       ; inst|out1[3]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; pin_name1 ; Rise       ; pin_name1|combout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; pin_name1 ; Rise       ; pin_name1|combout           ;
+--------+--------------+----------------+------------------+-----------+------------+-----------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'inst1|altpll_component|pll|clk[0]'                                                                                       ;
+-------+--------------+----------------+------------------+-----------------------------------+------------+-----------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                             ; Clock Edge ; Target                                        ;
+-------+--------------+----------------+------------------+-----------------------------------+------------+-----------------------------------------------+
; 0.424 ; 1.666        ; 1.242          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; counter32:inst6|\b:count[0]                   ;
; 0.424 ; 1.666        ; 1.242          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; counter32:inst6|\b:count[10]                  ;
; 0.424 ; 1.666        ; 1.242          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; counter32:inst6|\b:count[11]                  ;
; 0.424 ; 1.666        ; 1.242          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; counter32:inst6|\b:count[12]                  ;
; 0.424 ; 1.666        ; 1.242          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; counter32:inst6|\b:count[13]                  ;
; 0.424 ; 1.666        ; 1.242          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; counter32:inst6|\b:count[14]                  ;
; 0.424 ; 1.666        ; 1.242          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; counter32:inst6|\b:count[15]                  ;
; 0.424 ; 1.666        ; 1.242          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; counter32:inst6|\b:count[16]                  ;
; 0.424 ; 1.666        ; 1.242          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; counter32:inst6|\b:count[17]                  ;
; 0.424 ; 1.666        ; 1.242          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; counter32:inst6|\b:count[18]                  ;
; 0.424 ; 1.666        ; 1.242          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; counter32:inst6|\b:count[19]                  ;
; 0.424 ; 1.666        ; 1.242          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; counter32:inst6|\b:count[1]                   ;
; 0.424 ; 1.666        ; 1.242          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; counter32:inst6|\b:count[20]                  ;
; 0.424 ; 1.666        ; 1.242          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; counter32:inst6|\b:count[21]                  ;
; 0.424 ; 1.666        ; 1.242          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; counter32:inst6|\b:count[22]                  ;
; 0.424 ; 1.666        ; 1.242          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; counter32:inst6|\b:count[23]                  ;
; 0.424 ; 1.666        ; 1.242          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; counter32:inst6|\b:count[24]                  ;
; 0.424 ; 1.666        ; 1.242          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; counter32:inst6|\b:count[25]                  ;
; 0.424 ; 1.666        ; 1.242          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; counter32:inst6|\b:count[26]                  ;
; 0.424 ; 1.666        ; 1.242          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; counter32:inst6|\b:count[27]                  ;
; 0.424 ; 1.666        ; 1.242          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; counter32:inst6|\b:count[28]                  ;
; 0.424 ; 1.666        ; 1.242          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; counter32:inst6|\b:count[29]                  ;
; 0.424 ; 1.666        ; 1.242          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; counter32:inst6|\b:count[2]                   ;
; 0.424 ; 1.666        ; 1.242          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; counter32:inst6|\b:count[30]                  ;
; 0.424 ; 1.666        ; 1.242          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; counter32:inst6|\b:count[31]                  ;
; 0.424 ; 1.666        ; 1.242          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; counter32:inst6|\b:count[3]                   ;
; 0.424 ; 1.666        ; 1.242          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; counter32:inst6|\b:count[4]                   ;
; 0.424 ; 1.666        ; 1.242          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; counter32:inst6|\b:count[5]                   ;
; 0.424 ; 1.666        ; 1.242          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; counter32:inst6|\b:count[6]                   ;
; 0.424 ; 1.666        ; 1.242          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; counter32:inst6|\b:count[7]                   ;
; 0.424 ; 1.666        ; 1.242          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; counter32:inst6|\b:count[8]                   ;
; 0.424 ; 1.666        ; 1.242          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; counter32:inst6|\b:count[9]                   ;
; 0.424 ; 1.666        ; 1.242          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; counter32:inst6|o                             ;
; 0.425 ; 1.667        ; 1.242          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; counter32:inst6|\b:count[0]                   ;
; 0.425 ; 1.667        ; 1.242          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; counter32:inst6|\b:count[10]                  ;
; 0.425 ; 1.667        ; 1.242          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; counter32:inst6|\b:count[11]                  ;
; 0.425 ; 1.667        ; 1.242          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; counter32:inst6|\b:count[12]                  ;
; 0.425 ; 1.667        ; 1.242          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; counter32:inst6|\b:count[13]                  ;
; 0.425 ; 1.667        ; 1.242          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; counter32:inst6|\b:count[14]                  ;
; 0.425 ; 1.667        ; 1.242          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; counter32:inst6|\b:count[15]                  ;
; 0.425 ; 1.667        ; 1.242          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; counter32:inst6|\b:count[16]                  ;
; 0.425 ; 1.667        ; 1.242          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; counter32:inst6|\b:count[17]                  ;
; 0.425 ; 1.667        ; 1.242          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; counter32:inst6|\b:count[18]                  ;
; 0.425 ; 1.667        ; 1.242          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; counter32:inst6|\b:count[19]                  ;
; 0.425 ; 1.667        ; 1.242          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; counter32:inst6|\b:count[1]                   ;
; 0.425 ; 1.667        ; 1.242          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; counter32:inst6|\b:count[20]                  ;
; 0.425 ; 1.667        ; 1.242          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; counter32:inst6|\b:count[21]                  ;
; 0.425 ; 1.667        ; 1.242          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; counter32:inst6|\b:count[22]                  ;
; 0.425 ; 1.667        ; 1.242          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; counter32:inst6|\b:count[23]                  ;
; 0.425 ; 1.667        ; 1.242          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; counter32:inst6|\b:count[24]                  ;
; 0.425 ; 1.667        ; 1.242          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; counter32:inst6|\b:count[25]                  ;
; 0.425 ; 1.667        ; 1.242          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; counter32:inst6|\b:count[26]                  ;
; 0.425 ; 1.667        ; 1.242          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; counter32:inst6|\b:count[27]                  ;
; 0.425 ; 1.667        ; 1.242          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; counter32:inst6|\b:count[28]                  ;
; 0.425 ; 1.667        ; 1.242          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; counter32:inst6|\b:count[29]                  ;
; 0.425 ; 1.667        ; 1.242          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; counter32:inst6|\b:count[2]                   ;
; 0.425 ; 1.667        ; 1.242          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; counter32:inst6|\b:count[30]                  ;
; 0.425 ; 1.667        ; 1.242          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; counter32:inst6|\b:count[31]                  ;
; 0.425 ; 1.667        ; 1.242          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; counter32:inst6|\b:count[3]                   ;
; 0.425 ; 1.667        ; 1.242          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; counter32:inst6|\b:count[4]                   ;
; 0.425 ; 1.667        ; 1.242          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; counter32:inst6|\b:count[5]                   ;
; 0.425 ; 1.667        ; 1.242          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; counter32:inst6|\b:count[6]                   ;
; 0.425 ; 1.667        ; 1.242          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; counter32:inst6|\b:count[7]                   ;
; 0.425 ; 1.667        ; 1.242          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; counter32:inst6|\b:count[8]                   ;
; 0.425 ; 1.667        ; 1.242          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; counter32:inst6|\b:count[9]                   ;
; 0.425 ; 1.667        ; 1.242          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; counter32:inst6|o                             ;
; 1.666 ; 1.666        ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst1|altpll_component|_clk0~clkctrl|inclk[0] ;
; 1.666 ; 1.666        ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst1|altpll_component|_clk0~clkctrl|outclk   ;
; 1.666 ; 1.666        ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst6|\b:count[0]|clk                         ;
; 1.666 ; 1.666        ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst6|\b:count[10]|clk                        ;
; 1.666 ; 1.666        ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst6|\b:count[11]|clk                        ;
; 1.666 ; 1.666        ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst6|\b:count[12]|clk                        ;
; 1.666 ; 1.666        ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst6|\b:count[13]|clk                        ;
; 1.666 ; 1.666        ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst6|\b:count[14]|clk                        ;
; 1.666 ; 1.666        ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst6|\b:count[15]|clk                        ;
; 1.666 ; 1.666        ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst6|\b:count[16]|clk                        ;
; 1.666 ; 1.666        ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst6|\b:count[17]|clk                        ;
; 1.666 ; 1.666        ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst6|\b:count[18]|clk                        ;
; 1.666 ; 1.666        ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst6|\b:count[19]|clk                        ;
; 1.666 ; 1.666        ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst6|\b:count[1]|clk                         ;
; 1.666 ; 1.666        ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst6|\b:count[20]|clk                        ;
; 1.666 ; 1.666        ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst6|\b:count[21]|clk                        ;
; 1.666 ; 1.666        ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst6|\b:count[22]|clk                        ;
; 1.666 ; 1.666        ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst6|\b:count[23]|clk                        ;
; 1.666 ; 1.666        ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst6|\b:count[24]|clk                        ;
; 1.666 ; 1.666        ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst6|\b:count[25]|clk                        ;
; 1.666 ; 1.666        ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst6|\b:count[26]|clk                        ;
; 1.666 ; 1.666        ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst6|\b:count[27]|clk                        ;
; 1.666 ; 1.666        ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst6|\b:count[28]|clk                        ;
; 1.666 ; 1.666        ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst6|\b:count[29]|clk                        ;
; 1.666 ; 1.666        ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst6|\b:count[2]|clk                         ;
; 1.666 ; 1.666        ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst6|\b:count[30]|clk                        ;
; 1.666 ; 1.666        ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst6|\b:count[31]|clk                        ;
; 1.666 ; 1.666        ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst6|\b:count[3]|clk                         ;
; 1.666 ; 1.666        ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst6|\b:count[4]|clk                         ;
; 1.666 ; 1.666        ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst6|\b:count[5]|clk                         ;
; 1.666 ; 1.666        ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst6|\b:count[6]|clk                         ;
; 1.666 ; 1.666        ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst6|\b:count[7]|clk                         ;
; 1.666 ; 1.666        ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst6|\b:count[8]|clk                         ;
; 1.666 ; 1.666        ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst6|\b:count[9]|clk                         ;
+-------+--------------+----------------+------------------+-----------------------------------+------------+-----------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clksrc'                                                                              ;
+--------+--------------+----------------+------------------+--------+------------+-------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                              ;
+--------+--------------+----------------+------------------+--------+------------+-------------------------------------+
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clksrc ; Rise       ; clksrc|combout                      ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clksrc ; Rise       ; clksrc|combout                      ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clksrc ; Rise       ; inst1|altpll_component|pll|clk[0]   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clksrc ; Rise       ; inst1|altpll_component|pll|clk[0]   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clksrc ; Rise       ; inst1|altpll_component|pll|clk[1]   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clksrc ; Rise       ; inst1|altpll_component|pll|clk[1]   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clksrc ; Rise       ; inst1|altpll_component|pll|inclk[0] ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clksrc ; Rise       ; inst1|altpll_component|pll|inclk[0] ;
; 17.059 ; 20.000       ; 2.941          ; Port Rate        ; clksrc ; Rise       ; clksrc                              ;
+--------+--------------+----------------+------------------+--------+------------+-------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'inst1|altpll_component|pll|clk[1]'                                                                                        ;
+--------+--------------+----------------+------------------+-----------------------------------+------------+-----------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                             ; Clock Edge ; Target                                        ;
+--------+--------------+----------------+------------------+-----------------------------------+------------+-----------------------------------------------+
; 48.758 ; 50.000       ; 1.242          ; High Pulse Width ; inst1|altpll_component|pll|clk[1] ; Rise       ; counter32:inst3|\b:count[0]                   ;
; 48.758 ; 50.000       ; 1.242          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[1] ; Rise       ; counter32:inst3|\b:count[0]                   ;
; 48.758 ; 50.000       ; 1.242          ; High Pulse Width ; inst1|altpll_component|pll|clk[1] ; Rise       ; counter32:inst3|\b:count[10]                  ;
; 48.758 ; 50.000       ; 1.242          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[1] ; Rise       ; counter32:inst3|\b:count[10]                  ;
; 48.758 ; 50.000       ; 1.242          ; High Pulse Width ; inst1|altpll_component|pll|clk[1] ; Rise       ; counter32:inst3|\b:count[11]                  ;
; 48.758 ; 50.000       ; 1.242          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[1] ; Rise       ; counter32:inst3|\b:count[11]                  ;
; 48.758 ; 50.000       ; 1.242          ; High Pulse Width ; inst1|altpll_component|pll|clk[1] ; Rise       ; counter32:inst3|\b:count[12]                  ;
; 48.758 ; 50.000       ; 1.242          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[1] ; Rise       ; counter32:inst3|\b:count[12]                  ;
; 48.758 ; 50.000       ; 1.242          ; High Pulse Width ; inst1|altpll_component|pll|clk[1] ; Rise       ; counter32:inst3|\b:count[13]                  ;
; 48.758 ; 50.000       ; 1.242          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[1] ; Rise       ; counter32:inst3|\b:count[13]                  ;
; 48.758 ; 50.000       ; 1.242          ; High Pulse Width ; inst1|altpll_component|pll|clk[1] ; Rise       ; counter32:inst3|\b:count[14]                  ;
; 48.758 ; 50.000       ; 1.242          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[1] ; Rise       ; counter32:inst3|\b:count[14]                  ;
; 48.758 ; 50.000       ; 1.242          ; High Pulse Width ; inst1|altpll_component|pll|clk[1] ; Rise       ; counter32:inst3|\b:count[15]                  ;
; 48.758 ; 50.000       ; 1.242          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[1] ; Rise       ; counter32:inst3|\b:count[15]                  ;
; 48.758 ; 50.000       ; 1.242          ; High Pulse Width ; inst1|altpll_component|pll|clk[1] ; Rise       ; counter32:inst3|\b:count[16]                  ;
; 48.758 ; 50.000       ; 1.242          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[1] ; Rise       ; counter32:inst3|\b:count[16]                  ;
; 48.758 ; 50.000       ; 1.242          ; High Pulse Width ; inst1|altpll_component|pll|clk[1] ; Rise       ; counter32:inst3|\b:count[17]                  ;
; 48.758 ; 50.000       ; 1.242          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[1] ; Rise       ; counter32:inst3|\b:count[17]                  ;
; 48.758 ; 50.000       ; 1.242          ; High Pulse Width ; inst1|altpll_component|pll|clk[1] ; Rise       ; counter32:inst3|\b:count[18]                  ;
; 48.758 ; 50.000       ; 1.242          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[1] ; Rise       ; counter32:inst3|\b:count[18]                  ;
; 48.758 ; 50.000       ; 1.242          ; High Pulse Width ; inst1|altpll_component|pll|clk[1] ; Rise       ; counter32:inst3|\b:count[19]                  ;
; 48.758 ; 50.000       ; 1.242          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[1] ; Rise       ; counter32:inst3|\b:count[19]                  ;
; 48.758 ; 50.000       ; 1.242          ; High Pulse Width ; inst1|altpll_component|pll|clk[1] ; Rise       ; counter32:inst3|\b:count[1]                   ;
; 48.758 ; 50.000       ; 1.242          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[1] ; Rise       ; counter32:inst3|\b:count[1]                   ;
; 48.758 ; 50.000       ; 1.242          ; High Pulse Width ; inst1|altpll_component|pll|clk[1] ; Rise       ; counter32:inst3|\b:count[20]                  ;
; 48.758 ; 50.000       ; 1.242          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[1] ; Rise       ; counter32:inst3|\b:count[20]                  ;
; 48.758 ; 50.000       ; 1.242          ; High Pulse Width ; inst1|altpll_component|pll|clk[1] ; Rise       ; counter32:inst3|\b:count[21]                  ;
; 48.758 ; 50.000       ; 1.242          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[1] ; Rise       ; counter32:inst3|\b:count[21]                  ;
; 48.758 ; 50.000       ; 1.242          ; High Pulse Width ; inst1|altpll_component|pll|clk[1] ; Rise       ; counter32:inst3|\b:count[22]                  ;
; 48.758 ; 50.000       ; 1.242          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[1] ; Rise       ; counter32:inst3|\b:count[22]                  ;
; 48.758 ; 50.000       ; 1.242          ; High Pulse Width ; inst1|altpll_component|pll|clk[1] ; Rise       ; counter32:inst3|\b:count[23]                  ;
; 48.758 ; 50.000       ; 1.242          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[1] ; Rise       ; counter32:inst3|\b:count[23]                  ;
; 48.758 ; 50.000       ; 1.242          ; High Pulse Width ; inst1|altpll_component|pll|clk[1] ; Rise       ; counter32:inst3|\b:count[24]                  ;
; 48.758 ; 50.000       ; 1.242          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[1] ; Rise       ; counter32:inst3|\b:count[24]                  ;
; 48.758 ; 50.000       ; 1.242          ; High Pulse Width ; inst1|altpll_component|pll|clk[1] ; Rise       ; counter32:inst3|\b:count[25]                  ;
; 48.758 ; 50.000       ; 1.242          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[1] ; Rise       ; counter32:inst3|\b:count[25]                  ;
; 48.758 ; 50.000       ; 1.242          ; High Pulse Width ; inst1|altpll_component|pll|clk[1] ; Rise       ; counter32:inst3|\b:count[26]                  ;
; 48.758 ; 50.000       ; 1.242          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[1] ; Rise       ; counter32:inst3|\b:count[26]                  ;
; 48.758 ; 50.000       ; 1.242          ; High Pulse Width ; inst1|altpll_component|pll|clk[1] ; Rise       ; counter32:inst3|\b:count[27]                  ;
; 48.758 ; 50.000       ; 1.242          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[1] ; Rise       ; counter32:inst3|\b:count[27]                  ;
; 48.758 ; 50.000       ; 1.242          ; High Pulse Width ; inst1|altpll_component|pll|clk[1] ; Rise       ; counter32:inst3|\b:count[28]                  ;
; 48.758 ; 50.000       ; 1.242          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[1] ; Rise       ; counter32:inst3|\b:count[28]                  ;
; 48.758 ; 50.000       ; 1.242          ; High Pulse Width ; inst1|altpll_component|pll|clk[1] ; Rise       ; counter32:inst3|\b:count[29]                  ;
; 48.758 ; 50.000       ; 1.242          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[1] ; Rise       ; counter32:inst3|\b:count[29]                  ;
; 48.758 ; 50.000       ; 1.242          ; High Pulse Width ; inst1|altpll_component|pll|clk[1] ; Rise       ; counter32:inst3|\b:count[2]                   ;
; 48.758 ; 50.000       ; 1.242          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[1] ; Rise       ; counter32:inst3|\b:count[2]                   ;
; 48.758 ; 50.000       ; 1.242          ; High Pulse Width ; inst1|altpll_component|pll|clk[1] ; Rise       ; counter32:inst3|\b:count[30]                  ;
; 48.758 ; 50.000       ; 1.242          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[1] ; Rise       ; counter32:inst3|\b:count[30]                  ;
; 48.758 ; 50.000       ; 1.242          ; High Pulse Width ; inst1|altpll_component|pll|clk[1] ; Rise       ; counter32:inst3|\b:count[31]                  ;
; 48.758 ; 50.000       ; 1.242          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[1] ; Rise       ; counter32:inst3|\b:count[31]                  ;
; 48.758 ; 50.000       ; 1.242          ; High Pulse Width ; inst1|altpll_component|pll|clk[1] ; Rise       ; counter32:inst3|\b:count[3]                   ;
; 48.758 ; 50.000       ; 1.242          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[1] ; Rise       ; counter32:inst3|\b:count[3]                   ;
; 48.758 ; 50.000       ; 1.242          ; High Pulse Width ; inst1|altpll_component|pll|clk[1] ; Rise       ; counter32:inst3|\b:count[4]                   ;
; 48.758 ; 50.000       ; 1.242          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[1] ; Rise       ; counter32:inst3|\b:count[4]                   ;
; 48.758 ; 50.000       ; 1.242          ; High Pulse Width ; inst1|altpll_component|pll|clk[1] ; Rise       ; counter32:inst3|\b:count[5]                   ;
; 48.758 ; 50.000       ; 1.242          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[1] ; Rise       ; counter32:inst3|\b:count[5]                   ;
; 48.758 ; 50.000       ; 1.242          ; High Pulse Width ; inst1|altpll_component|pll|clk[1] ; Rise       ; counter32:inst3|\b:count[6]                   ;
; 48.758 ; 50.000       ; 1.242          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[1] ; Rise       ; counter32:inst3|\b:count[6]                   ;
; 48.758 ; 50.000       ; 1.242          ; High Pulse Width ; inst1|altpll_component|pll|clk[1] ; Rise       ; counter32:inst3|\b:count[7]                   ;
; 48.758 ; 50.000       ; 1.242          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[1] ; Rise       ; counter32:inst3|\b:count[7]                   ;
; 48.758 ; 50.000       ; 1.242          ; High Pulse Width ; inst1|altpll_component|pll|clk[1] ; Rise       ; counter32:inst3|\b:count[8]                   ;
; 48.758 ; 50.000       ; 1.242          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[1] ; Rise       ; counter32:inst3|\b:count[8]                   ;
; 48.758 ; 50.000       ; 1.242          ; High Pulse Width ; inst1|altpll_component|pll|clk[1] ; Rise       ; counter32:inst3|\b:count[9]                   ;
; 48.758 ; 50.000       ; 1.242          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[1] ; Rise       ; counter32:inst3|\b:count[9]                   ;
; 48.758 ; 50.000       ; 1.242          ; High Pulse Width ; inst1|altpll_component|pll|clk[1] ; Rise       ; counter32:inst3|o                             ;
; 48.758 ; 50.000       ; 1.242          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[1] ; Rise       ; counter32:inst3|o                             ;
; 50.000 ; 50.000       ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[1] ; Rise       ; inst1|altpll_component|_clk1~clkctrl|inclk[0] ;
; 50.000 ; 50.000       ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[1] ; Rise       ; inst1|altpll_component|_clk1~clkctrl|inclk[0] ;
; 50.000 ; 50.000       ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[1] ; Rise       ; inst1|altpll_component|_clk1~clkctrl|outclk   ;
; 50.000 ; 50.000       ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[1] ; Rise       ; inst1|altpll_component|_clk1~clkctrl|outclk   ;
; 50.000 ; 50.000       ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[1] ; Rise       ; inst3|\b:count[0]|clk                         ;
; 50.000 ; 50.000       ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[1] ; Rise       ; inst3|\b:count[0]|clk                         ;
; 50.000 ; 50.000       ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[1] ; Rise       ; inst3|\b:count[10]|clk                        ;
; 50.000 ; 50.000       ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[1] ; Rise       ; inst3|\b:count[10]|clk                        ;
; 50.000 ; 50.000       ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[1] ; Rise       ; inst3|\b:count[11]|clk                        ;
; 50.000 ; 50.000       ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[1] ; Rise       ; inst3|\b:count[11]|clk                        ;
; 50.000 ; 50.000       ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[1] ; Rise       ; inst3|\b:count[12]|clk                        ;
; 50.000 ; 50.000       ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[1] ; Rise       ; inst3|\b:count[12]|clk                        ;
; 50.000 ; 50.000       ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[1] ; Rise       ; inst3|\b:count[13]|clk                        ;
; 50.000 ; 50.000       ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[1] ; Rise       ; inst3|\b:count[13]|clk                        ;
; 50.000 ; 50.000       ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[1] ; Rise       ; inst3|\b:count[14]|clk                        ;
; 50.000 ; 50.000       ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[1] ; Rise       ; inst3|\b:count[14]|clk                        ;
; 50.000 ; 50.000       ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[1] ; Rise       ; inst3|\b:count[15]|clk                        ;
; 50.000 ; 50.000       ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[1] ; Rise       ; inst3|\b:count[15]|clk                        ;
; 50.000 ; 50.000       ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[1] ; Rise       ; inst3|\b:count[16]|clk                        ;
; 50.000 ; 50.000       ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[1] ; Rise       ; inst3|\b:count[16]|clk                        ;
; 50.000 ; 50.000       ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[1] ; Rise       ; inst3|\b:count[17]|clk                        ;
; 50.000 ; 50.000       ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[1] ; Rise       ; inst3|\b:count[17]|clk                        ;
; 50.000 ; 50.000       ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[1] ; Rise       ; inst3|\b:count[18]|clk                        ;
; 50.000 ; 50.000       ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[1] ; Rise       ; inst3|\b:count[18]|clk                        ;
; 50.000 ; 50.000       ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[1] ; Rise       ; inst3|\b:count[19]|clk                        ;
; 50.000 ; 50.000       ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[1] ; Rise       ; inst3|\b:count[19]|clk                        ;
; 50.000 ; 50.000       ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[1] ; Rise       ; inst3|\b:count[1]|clk                         ;
; 50.000 ; 50.000       ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[1] ; Rise       ; inst3|\b:count[1]|clk                         ;
; 50.000 ; 50.000       ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[1] ; Rise       ; inst3|\b:count[20]|clk                        ;
; 50.000 ; 50.000       ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[1] ; Rise       ; inst3|\b:count[20]|clk                        ;
; 50.000 ; 50.000       ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[1] ; Rise       ; inst3|\b:count[21]|clk                        ;
; 50.000 ; 50.000       ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[1] ; Rise       ; inst3|\b:count[21]|clk                        ;
; 50.000 ; 50.000       ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[1] ; Rise       ; inst3|\b:count[22]|clk                        ;
; 50.000 ; 50.000       ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[1] ; Rise       ; inst3|\b:count[22]|clk                        ;
+--------+--------------+----------------+------------------+-----------------------------------+------------+-----------------------------------------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; out[*]    ; pin_name1  ; 9.807 ; 9.807 ; Rise       ; pin_name1       ;
;  out[0]   ; pin_name1  ; 9.807 ; 9.807 ; Rise       ; pin_name1       ;
;  out[1]   ; pin_name1  ; 9.490 ; 9.490 ; Rise       ; pin_name1       ;
;  out[2]   ; pin_name1  ; 9.502 ; 9.502 ; Rise       ; pin_name1       ;
;  out[3]   ; pin_name1  ; 9.494 ; 9.494 ; Rise       ; pin_name1       ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; out[*]    ; pin_name1  ; 9.490 ; 9.490 ; Rise       ; pin_name1       ;
;  out[0]   ; pin_name1  ; 9.807 ; 9.807 ; Rise       ; pin_name1       ;
;  out[1]   ; pin_name1  ; 9.490 ; 9.490 ; Rise       ; pin_name1       ;
;  out[2]   ; pin_name1  ; 9.502 ; 9.502 ; Rise       ; pin_name1       ;
;  out[3]   ; pin_name1  ; 9.494 ; 9.494 ; Rise       ; pin_name1       ;
+-----------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------+
; Fast Model Setup Summary                                   ;
+-----------------------------------+--------+---------------+
; Clock                             ; Slack  ; End Point TNS ;
+-----------------------------------+--------+---------------+
; pin_name1                         ; 0.511  ; 0.000         ;
; inst1|altpll_component|pll|clk[0] ; 0.682  ; 0.000         ;
; inst1|altpll_component|pll|clk[1] ; 96.867 ; 0.000         ;
+-----------------------------------+--------+---------------+


+-----------------------------------------------------------+
; Fast Model Hold Summary                                   ;
+-----------------------------------+-------+---------------+
; Clock                             ; Slack ; End Point TNS ;
+-----------------------------------+-------+---------------+
; pin_name1                         ; 0.215 ; 0.000         ;
; inst1|altpll_component|pll|clk[0] ; 0.241 ; 0.000         ;
; inst1|altpll_component|pll|clk[1] ; 0.241 ; 0.000         ;
+-----------------------------------+-------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                     ;
+-----------------------------------+--------+---------------+
; Clock                             ; Slack  ; End Point TNS ;
+-----------------------------------+--------+---------------+
; pin_name1                         ; -1.222 ; -5.222        ;
; inst1|altpll_component|pll|clk[0] ; 0.666  ; 0.000         ;
; clksrc                            ; 10.000 ; 0.000         ;
; inst1|altpll_component|pll|clk[1] ; 49.000 ; 0.000         ;
+-----------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'pin_name1'                                                                                                   ;
+-------+-------------------------+-------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node               ; To Node                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------+-------------------------+--------------+-------------+--------------+------------+------------+
; 0.511 ; test_block:inst|out1[1] ; test_block:inst|out1[2] ; pin_name1    ; pin_name1   ; 1.000        ; 0.000      ; 0.521      ;
; 0.511 ; test_block:inst|out1[2] ; test_block:inst|out1[3] ; pin_name1    ; pin_name1   ; 1.000        ; 0.000      ; 0.521      ;
; 0.513 ; test_block:inst|out1[1] ; test_block:inst|out1[3] ; pin_name1    ; pin_name1   ; 1.000        ; 0.000      ; 0.519      ;
; 0.627 ; test_block:inst|out1[0] ; test_block:inst|out1[2] ; pin_name1    ; pin_name1   ; 1.000        ; 0.000      ; 0.405      ;
; 0.627 ; test_block:inst|out1[0] ; test_block:inst|out1[3] ; pin_name1    ; pin_name1   ; 1.000        ; 0.000      ; 0.405      ;
; 0.628 ; test_block:inst|out1[0] ; test_block:inst|out1[1] ; pin_name1    ; pin_name1   ; 1.000        ; 0.000      ; 0.404      ;
; 0.665 ; test_block:inst|out1[0] ; test_block:inst|out1[0] ; pin_name1    ; pin_name1   ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; test_block:inst|out1[2] ; test_block:inst|out1[2] ; pin_name1    ; pin_name1   ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; test_block:inst|out1[3] ; test_block:inst|out1[3] ; pin_name1    ; pin_name1   ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; test_block:inst|out1[1] ; test_block:inst|out1[1] ; pin_name1    ; pin_name1   ; 1.000        ; 0.000      ; 0.367      ;
+-------+-------------------------+-------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'inst1|altpll_component|pll|clk[0]'                                                                                                                                ;
+-------+------------------------------+------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                      ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; 0.682 ; counter32:inst6|\b:count[0]  ; counter32:inst6|\b:count[22] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 3.333        ; -0.011     ; 2.672      ;
; 0.682 ; counter32:inst6|\b:count[0]  ; counter32:inst6|o            ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 3.333        ; -0.011     ; 2.672      ;
; 0.683 ; counter32:inst6|\b:count[0]  ; counter32:inst6|\b:count[21] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 3.333        ; -0.011     ; 2.671      ;
; 0.686 ; counter32:inst6|\b:count[0]  ; counter32:inst6|\b:count[20] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 3.333        ; -0.011     ; 2.668      ;
; 0.686 ; counter32:inst6|\b:count[0]  ; counter32:inst6|\b:count[23] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 3.333        ; -0.011     ; 2.668      ;
; 0.688 ; counter32:inst6|\b:count[0]  ; counter32:inst6|\b:count[25] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 3.333        ; -0.011     ; 2.666      ;
; 0.715 ; counter32:inst6|\b:count[1]  ; counter32:inst6|\b:count[22] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 3.333        ; -0.011     ; 2.639      ;
; 0.715 ; counter32:inst6|\b:count[1]  ; counter32:inst6|o            ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 3.333        ; -0.011     ; 2.639      ;
; 0.716 ; counter32:inst6|\b:count[1]  ; counter32:inst6|\b:count[21] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 3.333        ; -0.011     ; 2.638      ;
; 0.719 ; counter32:inst6|\b:count[1]  ; counter32:inst6|\b:count[20] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 3.333        ; -0.011     ; 2.635      ;
; 0.719 ; counter32:inst6|\b:count[1]  ; counter32:inst6|\b:count[23] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 3.333        ; -0.011     ; 2.635      ;
; 0.721 ; counter32:inst6|\b:count[1]  ; counter32:inst6|\b:count[25] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 3.333        ; -0.011     ; 2.633      ;
; 0.751 ; counter32:inst6|\b:count[2]  ; counter32:inst6|\b:count[22] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 3.333        ; -0.011     ; 2.603      ;
; 0.751 ; counter32:inst6|\b:count[2]  ; counter32:inst6|o            ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 3.333        ; -0.011     ; 2.603      ;
; 0.752 ; counter32:inst6|\b:count[2]  ; counter32:inst6|\b:count[21] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 3.333        ; -0.011     ; 2.602      ;
; 0.755 ; counter32:inst6|\b:count[7]  ; counter32:inst6|\b:count[22] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 3.333        ; -0.001     ; 2.609      ;
; 0.755 ; counter32:inst6|\b:count[7]  ; counter32:inst6|o            ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 3.333        ; -0.001     ; 2.609      ;
; 0.755 ; counter32:inst6|\b:count[2]  ; counter32:inst6|\b:count[20] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 3.333        ; -0.011     ; 2.599      ;
; 0.755 ; counter32:inst6|\b:count[2]  ; counter32:inst6|\b:count[23] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 3.333        ; -0.011     ; 2.599      ;
; 0.756 ; counter32:inst6|\b:count[7]  ; counter32:inst6|\b:count[21] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 3.333        ; -0.001     ; 2.608      ;
; 0.757 ; counter32:inst6|\b:count[2]  ; counter32:inst6|\b:count[25] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 3.333        ; -0.011     ; 2.597      ;
; 0.759 ; counter32:inst6|\b:count[7]  ; counter32:inst6|\b:count[20] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 3.333        ; -0.001     ; 2.605      ;
; 0.759 ; counter32:inst6|\b:count[7]  ; counter32:inst6|\b:count[23] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 3.333        ; -0.001     ; 2.605      ;
; 0.761 ; counter32:inst6|\b:count[7]  ; counter32:inst6|\b:count[25] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 3.333        ; -0.001     ; 2.603      ;
; 0.771 ; counter32:inst6|\b:count[3]  ; counter32:inst6|\b:count[22] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 3.333        ; -0.011     ; 2.583      ;
; 0.771 ; counter32:inst6|\b:count[3]  ; counter32:inst6|o            ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 3.333        ; -0.011     ; 2.583      ;
; 0.772 ; counter32:inst6|\b:count[3]  ; counter32:inst6|\b:count[21] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 3.333        ; -0.011     ; 2.582      ;
; 0.775 ; counter32:inst6|\b:count[3]  ; counter32:inst6|\b:count[20] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 3.333        ; -0.011     ; 2.579      ;
; 0.775 ; counter32:inst6|\b:count[3]  ; counter32:inst6|\b:count[23] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 3.333        ; -0.011     ; 2.579      ;
; 0.777 ; counter32:inst6|\b:count[3]  ; counter32:inst6|\b:count[25] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 3.333        ; -0.011     ; 2.577      ;
; 0.798 ; counter32:inst6|\b:count[0]  ; counter32:inst6|\b:count[7]  ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 3.333        ; -0.010     ; 2.557      ;
; 0.799 ; counter32:inst6|\b:count[0]  ; counter32:inst6|\b:count[15] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 3.333        ; -0.010     ; 2.556      ;
; 0.799 ; counter32:inst6|\b:count[0]  ; counter32:inst6|\b:count[14] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 3.333        ; -0.010     ; 2.556      ;
; 0.799 ; counter32:inst6|\b:count[0]  ; counter32:inst6|\b:count[12] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 3.333        ; -0.010     ; 2.556      ;
; 0.801 ; counter32:inst6|\b:count[0]  ; counter32:inst6|\b:count[17] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 3.333        ; -0.010     ; 2.554      ;
; 0.803 ; counter32:inst6|\b:count[0]  ; counter32:inst6|\b:count[19] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 3.333        ; -0.010     ; 2.552      ;
; 0.805 ; counter32:inst6|\b:count[0]  ; counter32:inst6|\b:count[13] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 3.333        ; -0.010     ; 2.550      ;
; 0.821 ; counter32:inst6|\b:count[4]  ; counter32:inst6|\b:count[22] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 3.333        ; -0.011     ; 2.533      ;
; 0.821 ; counter32:inst6|\b:count[4]  ; counter32:inst6|o            ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 3.333        ; -0.011     ; 2.533      ;
; 0.822 ; counter32:inst6|\b:count[4]  ; counter32:inst6|\b:count[21] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 3.333        ; -0.011     ; 2.532      ;
; 0.825 ; counter32:inst6|\b:count[4]  ; counter32:inst6|\b:count[20] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 3.333        ; -0.011     ; 2.529      ;
; 0.825 ; counter32:inst6|\b:count[4]  ; counter32:inst6|\b:count[23] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 3.333        ; -0.011     ; 2.529      ;
; 0.827 ; counter32:inst6|\b:count[4]  ; counter32:inst6|\b:count[25] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 3.333        ; -0.011     ; 2.527      ;
; 0.831 ; counter32:inst6|\b:count[1]  ; counter32:inst6|\b:count[7]  ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 3.333        ; -0.010     ; 2.524      ;
; 0.832 ; counter32:inst6|\b:count[1]  ; counter32:inst6|\b:count[15] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 3.333        ; -0.010     ; 2.523      ;
; 0.832 ; counter32:inst6|\b:count[1]  ; counter32:inst6|\b:count[14] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 3.333        ; -0.010     ; 2.523      ;
; 0.832 ; counter32:inst6|\b:count[1]  ; counter32:inst6|\b:count[12] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 3.333        ; -0.010     ; 2.523      ;
; 0.834 ; counter32:inst6|\b:count[1]  ; counter32:inst6|\b:count[17] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 3.333        ; -0.010     ; 2.521      ;
; 0.836 ; counter32:inst6|\b:count[1]  ; counter32:inst6|\b:count[19] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 3.333        ; -0.010     ; 2.519      ;
; 0.838 ; counter32:inst6|\b:count[1]  ; counter32:inst6|\b:count[13] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 3.333        ; -0.010     ; 2.517      ;
; 0.840 ; counter32:inst6|\b:count[5]  ; counter32:inst6|\b:count[22] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 3.333        ; -0.011     ; 2.514      ;
; 0.840 ; counter32:inst6|\b:count[5]  ; counter32:inst6|o            ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 3.333        ; -0.011     ; 2.514      ;
; 0.841 ; counter32:inst6|\b:count[5]  ; counter32:inst6|\b:count[21] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 3.333        ; -0.011     ; 2.513      ;
; 0.844 ; counter32:inst6|\b:count[5]  ; counter32:inst6|\b:count[20] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 3.333        ; -0.011     ; 2.510      ;
; 0.844 ; counter32:inst6|\b:count[5]  ; counter32:inst6|\b:count[23] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 3.333        ; -0.011     ; 2.510      ;
; 0.846 ; counter32:inst6|\b:count[5]  ; counter32:inst6|\b:count[25] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 3.333        ; -0.011     ; 2.508      ;
; 0.867 ; counter32:inst6|\b:count[2]  ; counter32:inst6|\b:count[7]  ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 3.333        ; -0.010     ; 2.488      ;
; 0.868 ; counter32:inst6|\b:count[2]  ; counter32:inst6|\b:count[15] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 3.333        ; -0.010     ; 2.487      ;
; 0.868 ; counter32:inst6|\b:count[2]  ; counter32:inst6|\b:count[14] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 3.333        ; -0.010     ; 2.487      ;
; 0.868 ; counter32:inst6|\b:count[2]  ; counter32:inst6|\b:count[12] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 3.333        ; -0.010     ; 2.487      ;
; 0.870 ; counter32:inst6|\b:count[2]  ; counter32:inst6|\b:count[17] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 3.333        ; -0.010     ; 2.485      ;
; 0.871 ; counter32:inst6|\b:count[7]  ; counter32:inst6|\b:count[7]  ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 3.333        ; 0.000      ; 2.494      ;
; 0.872 ; counter32:inst6|\b:count[7]  ; counter32:inst6|\b:count[15] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 3.333        ; 0.000      ; 2.493      ;
; 0.872 ; counter32:inst6|\b:count[7]  ; counter32:inst6|\b:count[14] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 3.333        ; 0.000      ; 2.493      ;
; 0.872 ; counter32:inst6|\b:count[7]  ; counter32:inst6|\b:count[12] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 3.333        ; 0.000      ; 2.493      ;
; 0.872 ; counter32:inst6|\b:count[2]  ; counter32:inst6|\b:count[19] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 3.333        ; -0.010     ; 2.483      ;
; 0.874 ; counter32:inst6|\b:count[7]  ; counter32:inst6|\b:count[17] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 3.333        ; 0.000      ; 2.491      ;
; 0.874 ; counter32:inst6|\b:count[2]  ; counter32:inst6|\b:count[13] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 3.333        ; -0.010     ; 2.481      ;
; 0.875 ; counter32:inst6|\b:count[6]  ; counter32:inst6|\b:count[22] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 3.333        ; -0.011     ; 2.479      ;
; 0.875 ; counter32:inst6|\b:count[6]  ; counter32:inst6|o            ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 3.333        ; -0.011     ; 2.479      ;
; 0.876 ; counter32:inst6|\b:count[6]  ; counter32:inst6|\b:count[21] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 3.333        ; -0.011     ; 2.478      ;
; 0.876 ; counter32:inst6|\b:count[7]  ; counter32:inst6|\b:count[19] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 3.333        ; 0.000      ; 2.489      ;
; 0.878 ; counter32:inst6|\b:count[7]  ; counter32:inst6|\b:count[13] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 3.333        ; 0.000      ; 2.487      ;
; 0.879 ; counter32:inst6|\b:count[6]  ; counter32:inst6|\b:count[20] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 3.333        ; -0.011     ; 2.475      ;
; 0.879 ; counter32:inst6|\b:count[6]  ; counter32:inst6|\b:count[23] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 3.333        ; -0.011     ; 2.475      ;
; 0.881 ; counter32:inst6|\b:count[6]  ; counter32:inst6|\b:count[25] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 3.333        ; -0.011     ; 2.473      ;
; 0.887 ; counter32:inst6|\b:count[3]  ; counter32:inst6|\b:count[7]  ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 3.333        ; -0.010     ; 2.468      ;
; 0.888 ; counter32:inst6|\b:count[3]  ; counter32:inst6|\b:count[15] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 3.333        ; -0.010     ; 2.467      ;
; 0.888 ; counter32:inst6|\b:count[3]  ; counter32:inst6|\b:count[14] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 3.333        ; -0.010     ; 2.467      ;
; 0.888 ; counter32:inst6|\b:count[3]  ; counter32:inst6|\b:count[12] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 3.333        ; -0.010     ; 2.467      ;
; 0.890 ; counter32:inst6|\b:count[3]  ; counter32:inst6|\b:count[17] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 3.333        ; -0.010     ; 2.465      ;
; 0.892 ; counter32:inst6|\b:count[3]  ; counter32:inst6|\b:count[19] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 3.333        ; -0.010     ; 2.463      ;
; 0.894 ; counter32:inst6|\b:count[3]  ; counter32:inst6|\b:count[13] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 3.333        ; -0.010     ; 2.461      ;
; 0.937 ; counter32:inst6|\b:count[4]  ; counter32:inst6|\b:count[7]  ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 3.333        ; -0.010     ; 2.418      ;
; 0.938 ; counter32:inst6|\b:count[4]  ; counter32:inst6|\b:count[15] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 3.333        ; -0.010     ; 2.417      ;
; 0.938 ; counter32:inst6|\b:count[4]  ; counter32:inst6|\b:count[14] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 3.333        ; -0.010     ; 2.417      ;
; 0.938 ; counter32:inst6|\b:count[4]  ; counter32:inst6|\b:count[12] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 3.333        ; -0.010     ; 2.417      ;
; 0.940 ; counter32:inst6|\b:count[4]  ; counter32:inst6|\b:count[17] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 3.333        ; -0.010     ; 2.415      ;
; 0.942 ; counter32:inst6|\b:count[4]  ; counter32:inst6|\b:count[19] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 3.333        ; -0.010     ; 2.413      ;
; 0.944 ; counter32:inst6|\b:count[4]  ; counter32:inst6|\b:count[13] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 3.333        ; -0.010     ; 2.411      ;
; 0.956 ; counter32:inst6|\b:count[5]  ; counter32:inst6|\b:count[7]  ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 3.333        ; -0.010     ; 2.399      ;
; 0.957 ; counter32:inst6|\b:count[5]  ; counter32:inst6|\b:count[15] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 3.333        ; -0.010     ; 2.398      ;
; 0.957 ; counter32:inst6|\b:count[5]  ; counter32:inst6|\b:count[14] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 3.333        ; -0.010     ; 2.398      ;
; 0.957 ; counter32:inst6|\b:count[5]  ; counter32:inst6|\b:count[12] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 3.333        ; -0.010     ; 2.398      ;
; 0.959 ; counter32:inst6|\b:count[12] ; counter32:inst6|\b:count[22] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 3.333        ; -0.001     ; 2.405      ;
; 0.959 ; counter32:inst6|\b:count[12] ; counter32:inst6|o            ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 3.333        ; -0.001     ; 2.405      ;
; 0.959 ; counter32:inst6|\b:count[5]  ; counter32:inst6|\b:count[17] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 3.333        ; -0.010     ; 2.396      ;
; 0.960 ; counter32:inst6|\b:count[12] ; counter32:inst6|\b:count[21] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 3.333        ; -0.001     ; 2.404      ;
; 0.961 ; counter32:inst6|\b:count[5]  ; counter32:inst6|\b:count[19] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 3.333        ; -0.010     ; 2.394      ;
; 0.963 ; counter32:inst6|\b:count[12] ; counter32:inst6|\b:count[20] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 3.333        ; -0.001     ; 2.401      ;
+-------+------------------------------+------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'inst1|altpll_component|pll|clk[1]'                                                                                                                                 ;
+--------+------------------------------+------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                      ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; 96.867 ; counter32:inst3|\b:count[0]  ; counter32:inst3|o            ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 100.000      ; -0.030     ; 3.135      ;
; 96.902 ; counter32:inst3|\b:count[1]  ; counter32:inst3|o            ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 100.000      ; -0.030     ; 3.100      ;
; 96.936 ; counter32:inst3|\b:count[2]  ; counter32:inst3|o            ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 100.000      ; -0.030     ; 3.066      ;
; 96.956 ; counter32:inst3|\b:count[3]  ; counter32:inst3|o            ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 100.000      ; -0.030     ; 3.046      ;
; 97.006 ; counter32:inst3|\b:count[4]  ; counter32:inst3|o            ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 100.000      ; -0.030     ; 2.996      ;
; 97.025 ; counter32:inst3|\b:count[5]  ; counter32:inst3|o            ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 100.000      ; -0.030     ; 2.977      ;
; 97.035 ; counter32:inst3|\b:count[7]  ; counter32:inst3|o            ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 100.000      ; -0.030     ; 2.967      ;
; 97.060 ; counter32:inst3|\b:count[6]  ; counter32:inst3|o            ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 100.000      ; -0.030     ; 2.942      ;
; 97.117 ; counter32:inst3|\b:count[0]  ; counter32:inst3|\b:count[15] ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 100.000      ; 0.000      ; 2.915      ;
; 97.119 ; counter32:inst3|\b:count[0]  ; counter32:inst3|\b:count[9]  ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 100.000      ; 0.000      ; 2.913      ;
; 97.120 ; counter32:inst3|\b:count[0]  ; counter32:inst3|\b:count[12] ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 100.000      ; 0.000      ; 2.912      ;
; 97.126 ; counter32:inst3|\b:count[0]  ; counter32:inst3|\b:count[10] ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 100.000      ; 0.000      ; 2.906      ;
; 97.152 ; counter32:inst3|\b:count[1]  ; counter32:inst3|\b:count[15] ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 100.000      ; 0.000      ; 2.880      ;
; 97.154 ; counter32:inst3|\b:count[1]  ; counter32:inst3|\b:count[9]  ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 100.000      ; 0.000      ; 2.878      ;
; 97.155 ; counter32:inst3|\b:count[1]  ; counter32:inst3|\b:count[12] ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 100.000      ; 0.000      ; 2.877      ;
; 97.158 ; counter32:inst3|\b:count[9]  ; counter32:inst3|o            ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 100.000      ; -0.030     ; 2.844      ;
; 97.161 ; counter32:inst3|\b:count[1]  ; counter32:inst3|\b:count[10] ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 100.000      ; 0.000      ; 2.871      ;
; 97.186 ; counter32:inst3|\b:count[2]  ; counter32:inst3|\b:count[15] ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 100.000      ; 0.000      ; 2.846      ;
; 97.188 ; counter32:inst3|\b:count[2]  ; counter32:inst3|\b:count[9]  ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 100.000      ; 0.000      ; 2.844      ;
; 97.189 ; counter32:inst3|\b:count[2]  ; counter32:inst3|\b:count[12] ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 100.000      ; 0.000      ; 2.843      ;
; 97.195 ; counter32:inst3|\b:count[8]  ; counter32:inst3|o            ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 100.000      ; -0.030     ; 2.807      ;
; 97.195 ; counter32:inst3|\b:count[2]  ; counter32:inst3|\b:count[10] ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 100.000      ; 0.000      ; 2.837      ;
; 97.198 ; counter32:inst3|\b:count[10] ; counter32:inst3|o            ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 100.000      ; -0.030     ; 2.804      ;
; 97.206 ; counter32:inst3|\b:count[3]  ; counter32:inst3|\b:count[15] ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 100.000      ; 0.000      ; 2.826      ;
; 97.208 ; counter32:inst3|\b:count[3]  ; counter32:inst3|\b:count[9]  ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 100.000      ; 0.000      ; 2.824      ;
; 97.209 ; counter32:inst3|\b:count[3]  ; counter32:inst3|\b:count[12] ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 100.000      ; 0.000      ; 2.823      ;
; 97.215 ; counter32:inst3|\b:count[3]  ; counter32:inst3|\b:count[10] ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 100.000      ; 0.000      ; 2.817      ;
; 97.225 ; counter32:inst3|\b:count[0]  ; counter32:inst3|\b:count[19] ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 100.000      ; -0.002     ; 2.805      ;
; 97.236 ; counter32:inst3|\b:count[0]  ; counter32:inst3|\b:count[7]  ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 100.000      ; 0.000      ; 2.796      ;
; 97.256 ; counter32:inst3|\b:count[4]  ; counter32:inst3|\b:count[15] ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 100.000      ; 0.000      ; 2.776      ;
; 97.258 ; counter32:inst3|\b:count[4]  ; counter32:inst3|\b:count[9]  ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 100.000      ; 0.000      ; 2.774      ;
; 97.259 ; counter32:inst3|\b:count[4]  ; counter32:inst3|\b:count[12] ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 100.000      ; 0.000      ; 2.773      ;
; 97.260 ; counter32:inst3|\b:count[1]  ; counter32:inst3|\b:count[19] ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 100.000      ; -0.002     ; 2.770      ;
; 97.262 ; counter32:inst3|\b:count[12] ; counter32:inst3|o            ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 100.000      ; -0.030     ; 2.740      ;
; 97.265 ; counter32:inst3|\b:count[4]  ; counter32:inst3|\b:count[10] ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 100.000      ; 0.000      ; 2.767      ;
; 97.271 ; counter32:inst3|\b:count[1]  ; counter32:inst3|\b:count[7]  ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 100.000      ; 0.000      ; 2.761      ;
; 97.275 ; counter32:inst3|\b:count[5]  ; counter32:inst3|\b:count[15] ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 100.000      ; 0.000      ; 2.757      ;
; 97.277 ; counter32:inst3|\b:count[5]  ; counter32:inst3|\b:count[9]  ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 100.000      ; 0.000      ; 2.755      ;
; 97.278 ; counter32:inst3|\b:count[5]  ; counter32:inst3|\b:count[12] ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 100.000      ; 0.000      ; 2.754      ;
; 97.284 ; counter32:inst3|\b:count[5]  ; counter32:inst3|\b:count[10] ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 100.000      ; 0.000      ; 2.748      ;
; 97.285 ; counter32:inst3|\b:count[7]  ; counter32:inst3|\b:count[15] ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 100.000      ; 0.000      ; 2.747      ;
; 97.287 ; counter32:inst3|\b:count[7]  ; counter32:inst3|\b:count[9]  ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 100.000      ; 0.000      ; 2.745      ;
; 97.288 ; counter32:inst3|\b:count[7]  ; counter32:inst3|\b:count[12] ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 100.000      ; 0.000      ; 2.744      ;
; 97.294 ; counter32:inst3|\b:count[7]  ; counter32:inst3|\b:count[10] ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 100.000      ; 0.000      ; 2.738      ;
; 97.294 ; counter32:inst3|\b:count[2]  ; counter32:inst3|\b:count[19] ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 100.000      ; -0.002     ; 2.736      ;
; 97.305 ; counter32:inst3|\b:count[2]  ; counter32:inst3|\b:count[7]  ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 100.000      ; 0.000      ; 2.727      ;
; 97.310 ; counter32:inst3|\b:count[11] ; counter32:inst3|o            ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 100.000      ; -0.030     ; 2.692      ;
; 97.310 ; counter32:inst3|\b:count[6]  ; counter32:inst3|\b:count[15] ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 100.000      ; 0.000      ; 2.722      ;
; 97.312 ; counter32:inst3|\b:count[6]  ; counter32:inst3|\b:count[9]  ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 100.000      ; 0.000      ; 2.720      ;
; 97.313 ; counter32:inst3|\b:count[6]  ; counter32:inst3|\b:count[12] ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 100.000      ; 0.000      ; 2.719      ;
; 97.314 ; counter32:inst3|\b:count[3]  ; counter32:inst3|\b:count[19] ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 100.000      ; -0.002     ; 2.716      ;
; 97.319 ; counter32:inst3|\b:count[6]  ; counter32:inst3|\b:count[10] ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 100.000      ; 0.000      ; 2.713      ;
; 97.325 ; counter32:inst3|\b:count[3]  ; counter32:inst3|\b:count[7]  ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 100.000      ; 0.000      ; 2.707      ;
; 97.339 ; counter32:inst3|\b:count[0]  ; counter32:inst3|\b:count[23] ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 100.000      ; -0.002     ; 2.691      ;
; 97.340 ; counter32:inst3|\b:count[0]  ; counter32:inst3|\b:count[20] ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 100.000      ; -0.002     ; 2.690      ;
; 97.364 ; counter32:inst3|\b:count[15] ; counter32:inst3|o            ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 100.000      ; -0.030     ; 2.638      ;
; 97.364 ; counter32:inst3|\b:count[4]  ; counter32:inst3|\b:count[19] ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 100.000      ; -0.002     ; 2.666      ;
; 97.374 ; counter32:inst3|\b:count[1]  ; counter32:inst3|\b:count[23] ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 100.000      ; -0.002     ; 2.656      ;
; 97.375 ; counter32:inst3|\b:count[4]  ; counter32:inst3|\b:count[7]  ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 100.000      ; 0.000      ; 2.657      ;
; 97.375 ; counter32:inst3|\b:count[1]  ; counter32:inst3|\b:count[20] ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 100.000      ; -0.002     ; 2.655      ;
; 97.380 ; counter32:inst3|\b:count[13] ; counter32:inst3|o            ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 100.000      ; -0.030     ; 2.622      ;
; 97.383 ; counter32:inst3|\b:count[5]  ; counter32:inst3|\b:count[19] ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 100.000      ; -0.002     ; 2.647      ;
; 97.393 ; counter32:inst3|\b:count[7]  ; counter32:inst3|\b:count[19] ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 100.000      ; -0.002     ; 2.637      ;
; 97.394 ; counter32:inst3|\b:count[5]  ; counter32:inst3|\b:count[7]  ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 100.000      ; 0.000      ; 2.638      ;
; 97.404 ; counter32:inst3|\b:count[7]  ; counter32:inst3|\b:count[7]  ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 100.000      ; 0.000      ; 2.628      ;
; 97.408 ; counter32:inst3|\b:count[9]  ; counter32:inst3|\b:count[15] ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 100.000      ; 0.000      ; 2.624      ;
; 97.408 ; counter32:inst3|\b:count[2]  ; counter32:inst3|\b:count[23] ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 100.000      ; -0.002     ; 2.622      ;
; 97.409 ; counter32:inst3|\b:count[2]  ; counter32:inst3|\b:count[20] ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 100.000      ; -0.002     ; 2.621      ;
; 97.410 ; counter32:inst3|\b:count[9]  ; counter32:inst3|\b:count[9]  ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 100.000      ; 0.000      ; 2.622      ;
; 97.411 ; counter32:inst3|\b:count[9]  ; counter32:inst3|\b:count[12] ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 100.000      ; 0.000      ; 2.621      ;
; 97.415 ; counter32:inst3|\b:count[14] ; counter32:inst3|o            ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 100.000      ; -0.030     ; 2.587      ;
; 97.417 ; counter32:inst3|\b:count[9]  ; counter32:inst3|\b:count[10] ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 100.000      ; 0.000      ; 2.615      ;
; 97.418 ; counter32:inst3|\b:count[6]  ; counter32:inst3|\b:count[19] ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 100.000      ; -0.002     ; 2.612      ;
; 97.428 ; counter32:inst3|\b:count[3]  ; counter32:inst3|\b:count[23] ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 100.000      ; -0.002     ; 2.602      ;
; 97.429 ; counter32:inst3|\b:count[6]  ; counter32:inst3|\b:count[7]  ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 100.000      ; 0.000      ; 2.603      ;
; 97.429 ; counter32:inst3|\b:count[3]  ; counter32:inst3|\b:count[20] ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 100.000      ; -0.002     ; 2.601      ;
; 97.445 ; counter32:inst3|\b:count[8]  ; counter32:inst3|\b:count[15] ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 100.000      ; 0.000      ; 2.587      ;
; 97.447 ; counter32:inst3|\b:count[8]  ; counter32:inst3|\b:count[9]  ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 100.000      ; 0.000      ; 2.585      ;
; 97.448 ; counter32:inst3|\b:count[10] ; counter32:inst3|\b:count[15] ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 100.000      ; 0.000      ; 2.584      ;
; 97.448 ; counter32:inst3|\b:count[8]  ; counter32:inst3|\b:count[12] ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 100.000      ; 0.000      ; 2.584      ;
; 97.450 ; counter32:inst3|\b:count[10] ; counter32:inst3|\b:count[9]  ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 100.000      ; 0.000      ; 2.582      ;
; 97.451 ; counter32:inst3|\b:count[10] ; counter32:inst3|\b:count[12] ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 100.000      ; 0.000      ; 2.581      ;
; 97.454 ; counter32:inst3|\b:count[8]  ; counter32:inst3|\b:count[10] ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 100.000      ; 0.000      ; 2.578      ;
; 97.457 ; counter32:inst3|\b:count[10] ; counter32:inst3|\b:count[10] ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 100.000      ; 0.000      ; 2.575      ;
; 97.478 ; counter32:inst3|\b:count[4]  ; counter32:inst3|\b:count[23] ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 100.000      ; -0.002     ; 2.552      ;
; 97.479 ; counter32:inst3|\b:count[4]  ; counter32:inst3|\b:count[20] ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 100.000      ; -0.002     ; 2.551      ;
; 97.497 ; counter32:inst3|\b:count[5]  ; counter32:inst3|\b:count[23] ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 100.000      ; -0.002     ; 2.533      ;
; 97.498 ; counter32:inst3|\b:count[5]  ; counter32:inst3|\b:count[20] ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 100.000      ; -0.002     ; 2.532      ;
; 97.507 ; counter32:inst3|\b:count[7]  ; counter32:inst3|\b:count[23] ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 100.000      ; -0.002     ; 2.523      ;
; 97.508 ; counter32:inst3|\b:count[7]  ; counter32:inst3|\b:count[20] ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 100.000      ; -0.002     ; 2.522      ;
; 97.512 ; counter32:inst3|\b:count[12] ; counter32:inst3|\b:count[15] ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 100.000      ; 0.000      ; 2.520      ;
; 97.514 ; counter32:inst3|\b:count[12] ; counter32:inst3|\b:count[9]  ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 100.000      ; 0.000      ; 2.518      ;
; 97.515 ; counter32:inst3|\b:count[12] ; counter32:inst3|\b:count[12] ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 100.000      ; 0.000      ; 2.517      ;
; 97.516 ; counter32:inst3|\b:count[9]  ; counter32:inst3|\b:count[19] ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 100.000      ; -0.002     ; 2.514      ;
; 97.521 ; counter32:inst3|\b:count[12] ; counter32:inst3|\b:count[10] ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 100.000      ; 0.000      ; 2.511      ;
; 97.527 ; counter32:inst3|\b:count[9]  ; counter32:inst3|\b:count[7]  ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 100.000      ; 0.000      ; 2.505      ;
; 97.532 ; counter32:inst3|\b:count[6]  ; counter32:inst3|\b:count[23] ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 100.000      ; -0.002     ; 2.498      ;
; 97.533 ; counter32:inst3|\b:count[6]  ; counter32:inst3|\b:count[20] ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 100.000      ; -0.002     ; 2.497      ;
; 97.542 ; counter32:inst3|\b:count[16] ; counter32:inst3|o            ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 100.000      ; -0.028     ; 2.462      ;
; 97.552 ; counter32:inst3|\b:count[19] ; counter32:inst3|o            ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 100.000      ; -0.028     ; 2.452      ;
+--------+------------------------------+------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'pin_name1'                                                                                                    ;
+-------+-------------------------+-------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node               ; To Node                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------+-------------------------+--------------+-------------+--------------+------------+------------+
; 0.215 ; test_block:inst|out1[0] ; test_block:inst|out1[0] ; pin_name1    ; pin_name1   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; test_block:inst|out1[1] ; test_block:inst|out1[1] ; pin_name1    ; pin_name1   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; test_block:inst|out1[2] ; test_block:inst|out1[2] ; pin_name1    ; pin_name1   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; test_block:inst|out1[3] ; test_block:inst|out1[3] ; pin_name1    ; pin_name1   ; 0.000        ; 0.000      ; 0.367      ;
; 0.252 ; test_block:inst|out1[0] ; test_block:inst|out1[1] ; pin_name1    ; pin_name1   ; 0.000        ; 0.000      ; 0.404      ;
; 0.253 ; test_block:inst|out1[0] ; test_block:inst|out1[2] ; pin_name1    ; pin_name1   ; 0.000        ; 0.000      ; 0.405      ;
; 0.253 ; test_block:inst|out1[0] ; test_block:inst|out1[3] ; pin_name1    ; pin_name1   ; 0.000        ; 0.000      ; 0.405      ;
; 0.367 ; test_block:inst|out1[1] ; test_block:inst|out1[3] ; pin_name1    ; pin_name1   ; 0.000        ; 0.000      ; 0.519      ;
; 0.369 ; test_block:inst|out1[1] ; test_block:inst|out1[2] ; pin_name1    ; pin_name1   ; 0.000        ; 0.000      ; 0.521      ;
; 0.369 ; test_block:inst|out1[2] ; test_block:inst|out1[3] ; pin_name1    ; pin_name1   ; 0.000        ; 0.000      ; 0.521      ;
+-------+-------------------------+-------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'inst1|altpll_component|pll|clk[0]'                                                                                                                                 ;
+-------+------------------------------+------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                      ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; 0.241 ; counter32:inst6|\b:count[31] ; counter32:inst6|\b:count[31] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.393      ;
; 0.354 ; counter32:inst6|\b:count[27] ; counter32:inst6|\b:count[27] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.506      ;
; 0.354 ; counter32:inst6|\b:count[18] ; counter32:inst6|\b:count[18] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.506      ;
; 0.355 ; counter32:inst6|\b:count[0]  ; counter32:inst6|\b:count[0]  ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.507      ;
; 0.355 ; counter32:inst6|\b:count[16] ; counter32:inst6|\b:count[16] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.507      ;
; 0.356 ; counter32:inst6|\b:count[2]  ; counter32:inst6|\b:count[2]  ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.508      ;
; 0.356 ; counter32:inst6|\b:count[4]  ; counter32:inst6|\b:count[4]  ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.508      ;
; 0.357 ; counter32:inst6|\b:count[1]  ; counter32:inst6|\b:count[1]  ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.509      ;
; 0.358 ; counter32:inst6|\b:count[9]  ; counter32:inst6|\b:count[9]  ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.510      ;
; 0.358 ; counter32:inst6|\b:count[11] ; counter32:inst6|\b:count[11] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.510      ;
; 0.359 ; counter32:inst6|\b:count[29] ; counter32:inst6|\b:count[29] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.511      ;
; 0.359 ; counter32:inst6|\b:count[30] ; counter32:inst6|\b:count[30] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.511      ;
; 0.367 ; counter32:inst6|\b:count[8]  ; counter32:inst6|\b:count[8]  ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.519      ;
; 0.367 ; counter32:inst6|\b:count[10] ; counter32:inst6|\b:count[10] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.519      ;
; 0.369 ; counter32:inst6|\b:count[3]  ; counter32:inst6|\b:count[3]  ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.521      ;
; 0.369 ; counter32:inst6|\b:count[24] ; counter32:inst6|\b:count[24] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.521      ;
; 0.369 ; counter32:inst6|\b:count[26] ; counter32:inst6|\b:count[26] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.521      ;
; 0.370 ; counter32:inst6|\b:count[5]  ; counter32:inst6|\b:count[5]  ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.522      ;
; 0.370 ; counter32:inst6|\b:count[6]  ; counter32:inst6|\b:count[6]  ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.522      ;
; 0.370 ; counter32:inst6|\b:count[28] ; counter32:inst6|\b:count[28] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.522      ;
; 0.492 ; counter32:inst6|\b:count[27] ; counter32:inst6|\b:count[28] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.644      ;
; 0.493 ; counter32:inst6|\b:count[0]  ; counter32:inst6|\b:count[1]  ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.645      ;
; 0.494 ; counter32:inst6|\b:count[2]  ; counter32:inst6|\b:count[3]  ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.646      ;
; 0.494 ; counter32:inst6|\b:count[4]  ; counter32:inst6|\b:count[5]  ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.646      ;
; 0.495 ; counter32:inst6|\b:count[1]  ; counter32:inst6|\b:count[2]  ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.647      ;
; 0.496 ; counter32:inst6|\b:count[9]  ; counter32:inst6|\b:count[10] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.648      ;
; 0.497 ; counter32:inst6|\b:count[30] ; counter32:inst6|\b:count[31] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.649      ;
; 0.497 ; counter32:inst6|\b:count[29] ; counter32:inst6|\b:count[30] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.649      ;
; 0.507 ; counter32:inst6|\b:count[8]  ; counter32:inst6|\b:count[9]  ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.659      ;
; 0.507 ; counter32:inst6|\b:count[10] ; counter32:inst6|\b:count[11] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.659      ;
; 0.509 ; counter32:inst6|\b:count[26] ; counter32:inst6|\b:count[27] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.661      ;
; 0.509 ; counter32:inst6|\b:count[3]  ; counter32:inst6|\b:count[4]  ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.661      ;
; 0.510 ; counter32:inst6|\b:count[28] ; counter32:inst6|\b:count[29] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.662      ;
; 0.510 ; counter32:inst6|\b:count[5]  ; counter32:inst6|\b:count[6]  ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.662      ;
; 0.527 ; counter32:inst6|\b:count[27] ; counter32:inst6|\b:count[29] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.679      ;
; 0.528 ; counter32:inst6|\b:count[16] ; counter32:inst6|\b:count[18] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.680      ;
; 0.528 ; counter32:inst6|\b:count[0]  ; counter32:inst6|\b:count[2]  ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.680      ;
; 0.529 ; counter32:inst6|\b:count[2]  ; counter32:inst6|\b:count[4]  ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.681      ;
; 0.529 ; counter32:inst6|\b:count[4]  ; counter32:inst6|\b:count[6]  ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.681      ;
; 0.530 ; counter32:inst6|\b:count[1]  ; counter32:inst6|\b:count[3]  ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.682      ;
; 0.531 ; counter32:inst6|\b:count[9]  ; counter32:inst6|\b:count[11] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.683      ;
; 0.532 ; counter32:inst6|\b:count[29] ; counter32:inst6|\b:count[31] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.684      ;
; 0.542 ; counter32:inst6|\b:count[8]  ; counter32:inst6|\b:count[10] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.694      ;
; 0.544 ; counter32:inst6|\b:count[24] ; counter32:inst6|\b:count[26] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.696      ;
; 0.544 ; counter32:inst6|\b:count[26] ; counter32:inst6|\b:count[28] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.696      ;
; 0.544 ; counter32:inst6|\b:count[3]  ; counter32:inst6|\b:count[5]  ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.696      ;
; 0.545 ; counter32:inst6|\b:count[28] ; counter32:inst6|\b:count[30] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.697      ;
; 0.562 ; counter32:inst6|\b:count[27] ; counter32:inst6|\b:count[30] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.714      ;
; 0.563 ; counter32:inst6|\b:count[0]  ; counter32:inst6|\b:count[3]  ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.715      ;
; 0.564 ; counter32:inst6|\b:count[2]  ; counter32:inst6|\b:count[5]  ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.716      ;
; 0.565 ; counter32:inst6|\b:count[1]  ; counter32:inst6|\b:count[4]  ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.717      ;
; 0.577 ; counter32:inst6|\b:count[8]  ; counter32:inst6|\b:count[11] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.729      ;
; 0.579 ; counter32:inst6|\b:count[24] ; counter32:inst6|\b:count[27] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.579 ; counter32:inst6|\b:count[26] ; counter32:inst6|\b:count[29] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.579 ; counter32:inst6|\b:count[3]  ; counter32:inst6|\b:count[6]  ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.580 ; counter32:inst6|\b:count[28] ; counter32:inst6|\b:count[31] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.732      ;
; 0.585 ; counter32:inst6|\b:count[17] ; counter32:inst6|\b:count[18] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.738      ;
; 0.597 ; counter32:inst6|\b:count[27] ; counter32:inst6|\b:count[31] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.749      ;
; 0.598 ; counter32:inst6|\b:count[0]  ; counter32:inst6|\b:count[4]  ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.750      ;
; 0.599 ; counter32:inst6|\b:count[2]  ; counter32:inst6|\b:count[6]  ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.751      ;
; 0.600 ; counter32:inst6|\b:count[1]  ; counter32:inst6|\b:count[5]  ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.752      ;
; 0.604 ; counter32:inst6|\b:count[6]  ; counter32:inst6|\b:count[8]  ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.756      ;
; 0.614 ; counter32:inst6|\b:count[24] ; counter32:inst6|\b:count[28] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.766      ;
; 0.614 ; counter32:inst6|\b:count[26] ; counter32:inst6|\b:count[30] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.766      ;
; 0.633 ; counter32:inst6|\b:count[0]  ; counter32:inst6|\b:count[5]  ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.785      ;
; 0.635 ; counter32:inst6|\b:count[1]  ; counter32:inst6|\b:count[6]  ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.787      ;
; 0.639 ; counter32:inst6|\b:count[6]  ; counter32:inst6|\b:count[9]  ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.791      ;
; 0.639 ; counter32:inst6|\b:count[5]  ; counter32:inst6|\b:count[8]  ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.791      ;
; 0.649 ; counter32:inst6|\b:count[24] ; counter32:inst6|\b:count[29] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.801      ;
; 0.649 ; counter32:inst6|\b:count[26] ; counter32:inst6|\b:count[31] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.801      ;
; 0.658 ; counter32:inst6|\b:count[4]  ; counter32:inst6|\b:count[8]  ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.810      ;
; 0.668 ; counter32:inst6|\b:count[0]  ; counter32:inst6|\b:count[6]  ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.820      ;
; 0.674 ; counter32:inst6|\b:count[6]  ; counter32:inst6|\b:count[10] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.826      ;
; 0.674 ; counter32:inst6|\b:count[5]  ; counter32:inst6|\b:count[9]  ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.826      ;
; 0.681 ; counter32:inst6|\b:count[25] ; counter32:inst6|\b:count[26] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 0.835      ;
; 0.684 ; counter32:inst6|\b:count[24] ; counter32:inst6|\b:count[30] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.836      ;
; 0.693 ; counter32:inst6|\b:count[4]  ; counter32:inst6|\b:count[9]  ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.845      ;
; 0.697 ; counter32:inst6|\b:count[11] ; counter32:inst6|\b:count[16] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; -0.009     ; 0.840      ;
; 0.708 ; counter32:inst6|\b:count[3]  ; counter32:inst6|\b:count[8]  ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.860      ;
; 0.709 ; counter32:inst6|\b:count[6]  ; counter32:inst6|\b:count[11] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.861      ;
; 0.709 ; counter32:inst6|\b:count[5]  ; counter32:inst6|\b:count[10] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.861      ;
; 0.716 ; counter32:inst6|\b:count[25] ; counter32:inst6|\b:count[27] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 0.870      ;
; 0.719 ; counter32:inst6|\b:count[24] ; counter32:inst6|\b:count[31] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.871      ;
; 0.724 ; counter32:inst6|\b:count[7]  ; counter32:inst6|\b:count[8]  ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.010      ; 0.886      ;
; 0.726 ; counter32:inst6|\b:count[18] ; counter32:inst6|\b:count[24] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.878      ;
; 0.728 ; counter32:inst6|\b:count[2]  ; counter32:inst6|\b:count[8]  ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.880      ;
; 0.728 ; counter32:inst6|\b:count[4]  ; counter32:inst6|\b:count[10] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.880      ;
; 0.736 ; counter32:inst6|\b:count[23] ; counter32:inst6|\b:count[24] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 0.890      ;
; 0.743 ; counter32:inst6|\b:count[3]  ; counter32:inst6|\b:count[9]  ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.895      ;
; 0.743 ; counter32:inst6|\b:count[10] ; counter32:inst6|\b:count[16] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; -0.009     ; 0.886      ;
; 0.744 ; counter32:inst6|\b:count[5]  ; counter32:inst6|\b:count[11] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.896      ;
; 0.750 ; counter32:inst6|\b:count[15] ; counter32:inst6|\b:count[16] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.903      ;
; 0.751 ; counter32:inst6|\b:count[25] ; counter32:inst6|\b:count[28] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 0.905      ;
; 0.759 ; counter32:inst6|\b:count[7]  ; counter32:inst6|\b:count[9]  ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.010      ; 0.921      ;
; 0.763 ; counter32:inst6|\b:count[2]  ; counter32:inst6|\b:count[9]  ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.915      ;
; 0.763 ; counter32:inst6|\b:count[4]  ; counter32:inst6|\b:count[11] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.915      ;
; 0.764 ; counter32:inst6|\b:count[1]  ; counter32:inst6|\b:count[8]  ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.916      ;
; 0.767 ; counter32:inst6|\b:count[11] ; counter32:inst6|\b:count[18] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; -0.009     ; 0.910      ;
; 0.767 ; counter32:inst6|\b:count[9]  ; counter32:inst6|\b:count[16] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; -0.009     ; 0.910      ;
; 0.774 ; counter32:inst6|\b:count[19] ; counter32:inst6|\b:count[24] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.927      ;
+-------+------------------------------+------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'inst1|altpll_component|pll|clk[1]'                                                                                                                                 ;
+-------+------------------------------+------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                      ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; 0.241 ; counter32:inst3|\b:count[31] ; counter32:inst3|\b:count[31] ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.393      ;
; 0.353 ; counter32:inst3|\b:count[16] ; counter32:inst3|\b:count[16] ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.505      ;
; 0.354 ; counter32:inst3|\b:count[18] ; counter32:inst3|\b:count[18] ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.506      ;
; 0.355 ; counter32:inst3|\b:count[0]  ; counter32:inst3|\b:count[0]  ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.507      ;
; 0.355 ; counter32:inst3|\b:count[1]  ; counter32:inst3|\b:count[1]  ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.507      ;
; 0.356 ; counter32:inst3|\b:count[2]  ; counter32:inst3|\b:count[2]  ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.508      ;
; 0.356 ; counter32:inst3|\b:count[4]  ; counter32:inst3|\b:count[4]  ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.508      ;
; 0.356 ; counter32:inst3|\b:count[11] ; counter32:inst3|\b:count[11] ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.508      ;
; 0.356 ; counter32:inst3|\b:count[13] ; counter32:inst3|\b:count[13] ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.508      ;
; 0.356 ; counter32:inst3|\b:count[14] ; counter32:inst3|\b:count[14] ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.508      ;
; 0.357 ; counter32:inst3|\b:count[17] ; counter32:inst3|\b:count[17] ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.509      ;
; 0.358 ; counter32:inst3|\b:count[25] ; counter32:inst3|\b:count[25] ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.510      ;
; 0.358 ; counter32:inst3|\b:count[27] ; counter32:inst3|\b:count[27] ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.510      ;
; 0.359 ; counter32:inst3|\b:count[29] ; counter32:inst3|\b:count[29] ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.511      ;
; 0.359 ; counter32:inst3|\b:count[30] ; counter32:inst3|\b:count[30] ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.511      ;
; 0.364 ; counter32:inst3|\b:count[8]  ; counter32:inst3|\b:count[8]  ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.516      ;
; 0.367 ; counter32:inst3|\b:count[21] ; counter32:inst3|\b:count[21] ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.519      ;
; 0.367 ; counter32:inst3|\b:count[22] ; counter32:inst3|\b:count[22] ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.519      ;
; 0.369 ; counter32:inst3|\b:count[3]  ; counter32:inst3|\b:count[3]  ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.521      ;
; 0.369 ; counter32:inst3|\b:count[24] ; counter32:inst3|\b:count[24] ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.521      ;
; 0.369 ; counter32:inst3|\b:count[26] ; counter32:inst3|\b:count[26] ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.521      ;
; 0.370 ; counter32:inst3|\b:count[5]  ; counter32:inst3|\b:count[5]  ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.522      ;
; 0.370 ; counter32:inst3|\b:count[6]  ; counter32:inst3|\b:count[6]  ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.522      ;
; 0.370 ; counter32:inst3|\b:count[28] ; counter32:inst3|\b:count[28] ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.522      ;
; 0.491 ; counter32:inst3|\b:count[16] ; counter32:inst3|\b:count[17] ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.643      ;
; 0.493 ; counter32:inst3|\b:count[0]  ; counter32:inst3|\b:count[1]  ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.645      ;
; 0.493 ; counter32:inst3|\b:count[1]  ; counter32:inst3|\b:count[2]  ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.645      ;
; 0.494 ; counter32:inst3|\b:count[13] ; counter32:inst3|\b:count[14] ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.646      ;
; 0.494 ; counter32:inst3|\b:count[2]  ; counter32:inst3|\b:count[3]  ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.646      ;
; 0.494 ; counter32:inst3|\b:count[4]  ; counter32:inst3|\b:count[5]  ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.646      ;
; 0.495 ; counter32:inst3|\b:count[17] ; counter32:inst3|\b:count[18] ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.647      ;
; 0.496 ; counter32:inst3|\b:count[25] ; counter32:inst3|\b:count[26] ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.648      ;
; 0.496 ; counter32:inst3|\b:count[27] ; counter32:inst3|\b:count[28] ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.648      ;
; 0.497 ; counter32:inst3|\b:count[30] ; counter32:inst3|\b:count[31] ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.649      ;
; 0.497 ; counter32:inst3|\b:count[29] ; counter32:inst3|\b:count[30] ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.649      ;
; 0.507 ; counter32:inst3|\b:count[21] ; counter32:inst3|\b:count[22] ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.659      ;
; 0.509 ; counter32:inst3|\b:count[3]  ; counter32:inst3|\b:count[4]  ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.661      ;
; 0.509 ; counter32:inst3|\b:count[24] ; counter32:inst3|\b:count[25] ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.661      ;
; 0.509 ; counter32:inst3|\b:count[26] ; counter32:inst3|\b:count[27] ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.661      ;
; 0.510 ; counter32:inst3|\b:count[28] ; counter32:inst3|\b:count[29] ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.662      ;
; 0.510 ; counter32:inst3|\b:count[5]  ; counter32:inst3|\b:count[6]  ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.662      ;
; 0.526 ; counter32:inst3|\b:count[16] ; counter32:inst3|\b:count[18] ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.678      ;
; 0.528 ; counter32:inst3|\b:count[0]  ; counter32:inst3|\b:count[2]  ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.680      ;
; 0.528 ; counter32:inst3|\b:count[1]  ; counter32:inst3|\b:count[3]  ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.680      ;
; 0.529 ; counter32:inst3|\b:count[11] ; counter32:inst3|\b:count[13] ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.681      ;
; 0.529 ; counter32:inst3|\b:count[2]  ; counter32:inst3|\b:count[4]  ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.681      ;
; 0.529 ; counter32:inst3|\b:count[4]  ; counter32:inst3|\b:count[6]  ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.681      ;
; 0.531 ; counter32:inst3|\b:count[25] ; counter32:inst3|\b:count[27] ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.683      ;
; 0.531 ; counter32:inst3|\b:count[27] ; counter32:inst3|\b:count[29] ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.683      ;
; 0.532 ; counter32:inst3|\b:count[29] ; counter32:inst3|\b:count[31] ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.684      ;
; 0.544 ; counter32:inst3|\b:count[3]  ; counter32:inst3|\b:count[5]  ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.696      ;
; 0.544 ; counter32:inst3|\b:count[24] ; counter32:inst3|\b:count[26] ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.696      ;
; 0.544 ; counter32:inst3|\b:count[26] ; counter32:inst3|\b:count[28] ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.696      ;
; 0.545 ; counter32:inst3|\b:count[28] ; counter32:inst3|\b:count[30] ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.697      ;
; 0.562 ; counter32:inst3|\b:count[18] ; counter32:inst3|\b:count[21] ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.714      ;
; 0.563 ; counter32:inst3|\b:count[0]  ; counter32:inst3|\b:count[3]  ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.715      ;
; 0.563 ; counter32:inst3|\b:count[1]  ; counter32:inst3|\b:count[4]  ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.715      ;
; 0.564 ; counter32:inst3|\b:count[11] ; counter32:inst3|\b:count[14] ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.716      ;
; 0.564 ; counter32:inst3|\b:count[2]  ; counter32:inst3|\b:count[5]  ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.716      ;
; 0.566 ; counter32:inst3|\b:count[25] ; counter32:inst3|\b:count[28] ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.718      ;
; 0.566 ; counter32:inst3|\b:count[27] ; counter32:inst3|\b:count[30] ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.718      ;
; 0.571 ; counter32:inst3|\b:count[10] ; counter32:inst3|\b:count[11] ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.723      ;
; 0.574 ; counter32:inst3|\b:count[20] ; counter32:inst3|\b:count[21] ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.726      ;
; 0.574 ; counter32:inst3|\b:count[8]  ; counter32:inst3|\b:count[11] ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.726      ;
; 0.577 ; counter32:inst3|\b:count[12] ; counter32:inst3|\b:count[13] ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.729      ;
; 0.579 ; counter32:inst3|\b:count[3]  ; counter32:inst3|\b:count[6]  ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.579 ; counter32:inst3|\b:count[24] ; counter32:inst3|\b:count[27] ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.579 ; counter32:inst3|\b:count[26] ; counter32:inst3|\b:count[29] ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.580 ; counter32:inst3|\b:count[28] ; counter32:inst3|\b:count[31] ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.732      ;
; 0.583 ; counter32:inst3|\b:count[14] ; counter32:inst3|\b:count[16] ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 0.733      ;
; 0.597 ; counter32:inst3|\b:count[18] ; counter32:inst3|\b:count[22] ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.749      ;
; 0.598 ; counter32:inst3|\b:count[0]  ; counter32:inst3|\b:count[4]  ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.750      ;
; 0.598 ; counter32:inst3|\b:count[1]  ; counter32:inst3|\b:count[5]  ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.750      ;
; 0.599 ; counter32:inst3|\b:count[2]  ; counter32:inst3|\b:count[6]  ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.751      ;
; 0.600 ; counter32:inst3|\b:count[17] ; counter32:inst3|\b:count[21] ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.752      ;
; 0.601 ; counter32:inst3|\b:count[22] ; counter32:inst3|\b:count[24] ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.753      ;
; 0.601 ; counter32:inst3|\b:count[25] ; counter32:inst3|\b:count[29] ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.753      ;
; 0.601 ; counter32:inst3|\b:count[27] ; counter32:inst3|\b:count[31] ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.753      ;
; 0.604 ; counter32:inst3|\b:count[6]  ; counter32:inst3|\b:count[8]  ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.756      ;
; 0.609 ; counter32:inst3|\b:count[20] ; counter32:inst3|\b:count[22] ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.761      ;
; 0.611 ; counter32:inst3|\b:count[9]  ; counter32:inst3|\b:count[11] ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.763      ;
; 0.612 ; counter32:inst3|\b:count[12] ; counter32:inst3|\b:count[14] ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.764      ;
; 0.614 ; counter32:inst3|\b:count[24] ; counter32:inst3|\b:count[28] ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.766      ;
; 0.614 ; counter32:inst3|\b:count[26] ; counter32:inst3|\b:count[30] ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.766      ;
; 0.618 ; counter32:inst3|\b:count[14] ; counter32:inst3|\b:count[17] ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 0.768      ;
; 0.618 ; counter32:inst3|\b:count[13] ; counter32:inst3|\b:count[16] ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 0.768      ;
; 0.621 ; counter32:inst3|\b:count[19] ; counter32:inst3|\b:count[21] ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.773      ;
; 0.627 ; counter32:inst3|\b:count[23] ; counter32:inst3|\b:count[24] ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.779      ;
; 0.629 ; counter32:inst3|\b:count[7]  ; counter32:inst3|\b:count[8]  ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.781      ;
; 0.631 ; counter32:inst3|\b:count[16] ; counter32:inst3|\b:count[21] ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.783      ;
; 0.633 ; counter32:inst3|\b:count[0]  ; counter32:inst3|\b:count[5]  ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.785      ;
; 0.633 ; counter32:inst3|\b:count[1]  ; counter32:inst3|\b:count[6]  ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.785      ;
; 0.634 ; counter32:inst3|\b:count[15] ; counter32:inst3|\b:count[16] ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 0.784      ;
; 0.635 ; counter32:inst3|\b:count[17] ; counter32:inst3|\b:count[22] ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.787      ;
; 0.636 ; counter32:inst3|\b:count[22] ; counter32:inst3|\b:count[25] ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.788      ;
; 0.636 ; counter32:inst3|\b:count[21] ; counter32:inst3|\b:count[24] ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.788      ;
; 0.636 ; counter32:inst3|\b:count[25] ; counter32:inst3|\b:count[30] ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.788      ;
; 0.639 ; counter32:inst3|\b:count[5]  ; counter32:inst3|\b:count[8]  ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.791      ;
; 0.641 ; counter32:inst3|\b:count[10] ; counter32:inst3|\b:count[13] ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.793      ;
; 0.644 ; counter32:inst3|\b:count[8]  ; counter32:inst3|\b:count[13] ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.796      ;
+-------+------------------------------+------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'pin_name1'                                                                      ;
+--------+--------------+----------------+------------------+-----------+------------+-----------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock     ; Clock Edge ; Target                      ;
+--------+--------------+----------------+------------------+-----------+------------+-----------------------------+
; -1.222 ; 1.000        ; 2.222          ; Port Rate        ; pin_name1 ; Rise       ; pin_name1                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; pin_name1 ; Rise       ; test_block:inst|out1[0]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; pin_name1 ; Rise       ; test_block:inst|out1[0]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; pin_name1 ; Rise       ; test_block:inst|out1[1]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; pin_name1 ; Rise       ; test_block:inst|out1[1]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; pin_name1 ; Rise       ; test_block:inst|out1[2]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; pin_name1 ; Rise       ; test_block:inst|out1[2]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; pin_name1 ; Rise       ; test_block:inst|out1[3]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; pin_name1 ; Rise       ; test_block:inst|out1[3]     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; pin_name1 ; Rise       ; inst5|out1|combout          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; pin_name1 ; Rise       ; inst5|out1|combout          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; pin_name1 ; Rise       ; inst5|out1|datab            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; pin_name1 ; Rise       ; inst5|out1|datab            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; pin_name1 ; Rise       ; inst5|out1~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; pin_name1 ; Rise       ; inst5|out1~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; pin_name1 ; Rise       ; inst5|out1~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; pin_name1 ; Rise       ; inst5|out1~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; pin_name1 ; Rise       ; inst|out1[0]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; pin_name1 ; Rise       ; inst|out1[0]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; pin_name1 ; Rise       ; inst|out1[1]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; pin_name1 ; Rise       ; inst|out1[1]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; pin_name1 ; Rise       ; inst|out1[2]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; pin_name1 ; Rise       ; inst|out1[2]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; pin_name1 ; Rise       ; inst|out1[3]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; pin_name1 ; Rise       ; inst|out1[3]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; pin_name1 ; Rise       ; pin_name1|combout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; pin_name1 ; Rise       ; pin_name1|combout           ;
+--------+--------------+----------------+------------------+-----------+------------+-----------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'inst1|altpll_component|pll|clk[0]'                                                                                       ;
+-------+--------------+----------------+------------------+-----------------------------------+------------+-----------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                             ; Clock Edge ; Target                                        ;
+-------+--------------+----------------+------------------+-----------------------------------+------------+-----------------------------------------------+
; 0.666 ; 1.666        ; 1.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; counter32:inst6|\b:count[0]                   ;
; 0.666 ; 1.666        ; 1.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; counter32:inst6|\b:count[10]                  ;
; 0.666 ; 1.666        ; 1.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; counter32:inst6|\b:count[11]                  ;
; 0.666 ; 1.666        ; 1.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; counter32:inst6|\b:count[12]                  ;
; 0.666 ; 1.666        ; 1.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; counter32:inst6|\b:count[13]                  ;
; 0.666 ; 1.666        ; 1.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; counter32:inst6|\b:count[14]                  ;
; 0.666 ; 1.666        ; 1.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; counter32:inst6|\b:count[15]                  ;
; 0.666 ; 1.666        ; 1.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; counter32:inst6|\b:count[16]                  ;
; 0.666 ; 1.666        ; 1.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; counter32:inst6|\b:count[17]                  ;
; 0.666 ; 1.666        ; 1.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; counter32:inst6|\b:count[18]                  ;
; 0.666 ; 1.666        ; 1.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; counter32:inst6|\b:count[19]                  ;
; 0.666 ; 1.666        ; 1.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; counter32:inst6|\b:count[1]                   ;
; 0.666 ; 1.666        ; 1.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; counter32:inst6|\b:count[20]                  ;
; 0.666 ; 1.666        ; 1.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; counter32:inst6|\b:count[21]                  ;
; 0.666 ; 1.666        ; 1.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; counter32:inst6|\b:count[22]                  ;
; 0.666 ; 1.666        ; 1.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; counter32:inst6|\b:count[23]                  ;
; 0.666 ; 1.666        ; 1.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; counter32:inst6|\b:count[24]                  ;
; 0.666 ; 1.666        ; 1.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; counter32:inst6|\b:count[25]                  ;
; 0.666 ; 1.666        ; 1.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; counter32:inst6|\b:count[26]                  ;
; 0.666 ; 1.666        ; 1.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; counter32:inst6|\b:count[27]                  ;
; 0.666 ; 1.666        ; 1.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; counter32:inst6|\b:count[28]                  ;
; 0.666 ; 1.666        ; 1.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; counter32:inst6|\b:count[29]                  ;
; 0.666 ; 1.666        ; 1.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; counter32:inst6|\b:count[2]                   ;
; 0.666 ; 1.666        ; 1.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; counter32:inst6|\b:count[30]                  ;
; 0.666 ; 1.666        ; 1.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; counter32:inst6|\b:count[31]                  ;
; 0.666 ; 1.666        ; 1.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; counter32:inst6|\b:count[3]                   ;
; 0.666 ; 1.666        ; 1.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; counter32:inst6|\b:count[4]                   ;
; 0.666 ; 1.666        ; 1.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; counter32:inst6|\b:count[5]                   ;
; 0.666 ; 1.666        ; 1.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; counter32:inst6|\b:count[6]                   ;
; 0.666 ; 1.666        ; 1.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; counter32:inst6|\b:count[7]                   ;
; 0.666 ; 1.666        ; 1.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; counter32:inst6|\b:count[8]                   ;
; 0.666 ; 1.666        ; 1.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; counter32:inst6|\b:count[9]                   ;
; 0.666 ; 1.666        ; 1.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; counter32:inst6|o                             ;
; 0.667 ; 1.667        ; 1.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; counter32:inst6|\b:count[0]                   ;
; 0.667 ; 1.667        ; 1.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; counter32:inst6|\b:count[10]                  ;
; 0.667 ; 1.667        ; 1.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; counter32:inst6|\b:count[11]                  ;
; 0.667 ; 1.667        ; 1.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; counter32:inst6|\b:count[12]                  ;
; 0.667 ; 1.667        ; 1.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; counter32:inst6|\b:count[13]                  ;
; 0.667 ; 1.667        ; 1.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; counter32:inst6|\b:count[14]                  ;
; 0.667 ; 1.667        ; 1.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; counter32:inst6|\b:count[15]                  ;
; 0.667 ; 1.667        ; 1.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; counter32:inst6|\b:count[16]                  ;
; 0.667 ; 1.667        ; 1.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; counter32:inst6|\b:count[17]                  ;
; 0.667 ; 1.667        ; 1.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; counter32:inst6|\b:count[18]                  ;
; 0.667 ; 1.667        ; 1.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; counter32:inst6|\b:count[19]                  ;
; 0.667 ; 1.667        ; 1.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; counter32:inst6|\b:count[1]                   ;
; 0.667 ; 1.667        ; 1.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; counter32:inst6|\b:count[20]                  ;
; 0.667 ; 1.667        ; 1.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; counter32:inst6|\b:count[21]                  ;
; 0.667 ; 1.667        ; 1.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; counter32:inst6|\b:count[22]                  ;
; 0.667 ; 1.667        ; 1.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; counter32:inst6|\b:count[23]                  ;
; 0.667 ; 1.667        ; 1.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; counter32:inst6|\b:count[24]                  ;
; 0.667 ; 1.667        ; 1.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; counter32:inst6|\b:count[25]                  ;
; 0.667 ; 1.667        ; 1.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; counter32:inst6|\b:count[26]                  ;
; 0.667 ; 1.667        ; 1.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; counter32:inst6|\b:count[27]                  ;
; 0.667 ; 1.667        ; 1.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; counter32:inst6|\b:count[28]                  ;
; 0.667 ; 1.667        ; 1.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; counter32:inst6|\b:count[29]                  ;
; 0.667 ; 1.667        ; 1.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; counter32:inst6|\b:count[2]                   ;
; 0.667 ; 1.667        ; 1.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; counter32:inst6|\b:count[30]                  ;
; 0.667 ; 1.667        ; 1.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; counter32:inst6|\b:count[31]                  ;
; 0.667 ; 1.667        ; 1.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; counter32:inst6|\b:count[3]                   ;
; 0.667 ; 1.667        ; 1.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; counter32:inst6|\b:count[4]                   ;
; 0.667 ; 1.667        ; 1.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; counter32:inst6|\b:count[5]                   ;
; 0.667 ; 1.667        ; 1.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; counter32:inst6|\b:count[6]                   ;
; 0.667 ; 1.667        ; 1.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; counter32:inst6|\b:count[7]                   ;
; 0.667 ; 1.667        ; 1.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; counter32:inst6|\b:count[8]                   ;
; 0.667 ; 1.667        ; 1.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; counter32:inst6|\b:count[9]                   ;
; 0.667 ; 1.667        ; 1.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; counter32:inst6|o                             ;
; 1.666 ; 1.666        ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst1|altpll_component|_clk0~clkctrl|inclk[0] ;
; 1.666 ; 1.666        ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst1|altpll_component|_clk0~clkctrl|outclk   ;
; 1.666 ; 1.666        ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst6|\b:count[0]|clk                         ;
; 1.666 ; 1.666        ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst6|\b:count[10]|clk                        ;
; 1.666 ; 1.666        ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst6|\b:count[11]|clk                        ;
; 1.666 ; 1.666        ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst6|\b:count[12]|clk                        ;
; 1.666 ; 1.666        ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst6|\b:count[13]|clk                        ;
; 1.666 ; 1.666        ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst6|\b:count[14]|clk                        ;
; 1.666 ; 1.666        ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst6|\b:count[15]|clk                        ;
; 1.666 ; 1.666        ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst6|\b:count[16]|clk                        ;
; 1.666 ; 1.666        ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst6|\b:count[17]|clk                        ;
; 1.666 ; 1.666        ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst6|\b:count[18]|clk                        ;
; 1.666 ; 1.666        ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst6|\b:count[19]|clk                        ;
; 1.666 ; 1.666        ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst6|\b:count[1]|clk                         ;
; 1.666 ; 1.666        ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst6|\b:count[20]|clk                        ;
; 1.666 ; 1.666        ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst6|\b:count[21]|clk                        ;
; 1.666 ; 1.666        ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst6|\b:count[22]|clk                        ;
; 1.666 ; 1.666        ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst6|\b:count[23]|clk                        ;
; 1.666 ; 1.666        ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst6|\b:count[24]|clk                        ;
; 1.666 ; 1.666        ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst6|\b:count[25]|clk                        ;
; 1.666 ; 1.666        ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst6|\b:count[26]|clk                        ;
; 1.666 ; 1.666        ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst6|\b:count[27]|clk                        ;
; 1.666 ; 1.666        ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst6|\b:count[28]|clk                        ;
; 1.666 ; 1.666        ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst6|\b:count[29]|clk                        ;
; 1.666 ; 1.666        ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst6|\b:count[2]|clk                         ;
; 1.666 ; 1.666        ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst6|\b:count[30]|clk                        ;
; 1.666 ; 1.666        ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst6|\b:count[31]|clk                        ;
; 1.666 ; 1.666        ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst6|\b:count[3]|clk                         ;
; 1.666 ; 1.666        ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst6|\b:count[4]|clk                         ;
; 1.666 ; 1.666        ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst6|\b:count[5]|clk                         ;
; 1.666 ; 1.666        ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst6|\b:count[6]|clk                         ;
; 1.666 ; 1.666        ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst6|\b:count[7]|clk                         ;
; 1.666 ; 1.666        ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst6|\b:count[8]|clk                         ;
; 1.666 ; 1.666        ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst6|\b:count[9]|clk                         ;
+-------+--------------+----------------+------------------+-----------------------------------+------------+-----------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clksrc'                                                                              ;
+--------+--------------+----------------+------------------+--------+------------+-------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                              ;
+--------+--------------+----------------+------------------+--------+------------+-------------------------------------+
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clksrc ; Rise       ; clksrc|combout                      ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clksrc ; Rise       ; clksrc|combout                      ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clksrc ; Rise       ; inst1|altpll_component|pll|clk[0]   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clksrc ; Rise       ; inst1|altpll_component|pll|clk[0]   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clksrc ; Rise       ; inst1|altpll_component|pll|clk[1]   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clksrc ; Rise       ; inst1|altpll_component|pll|clk[1]   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clksrc ; Rise       ; inst1|altpll_component|pll|inclk[0] ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clksrc ; Rise       ; inst1|altpll_component|pll|inclk[0] ;
; 17.620 ; 20.000       ; 2.380          ; Port Rate        ; clksrc ; Rise       ; clksrc                              ;
+--------+--------------+----------------+------------------+--------+------------+-------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'inst1|altpll_component|pll|clk[1]'                                                                                        ;
+--------+--------------+----------------+------------------+-----------------------------------+------------+-----------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                             ; Clock Edge ; Target                                        ;
+--------+--------------+----------------+------------------+-----------------------------------+------------+-----------------------------------------------+
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[1] ; Rise       ; counter32:inst3|\b:count[0]                   ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[1] ; Rise       ; counter32:inst3|\b:count[0]                   ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[1] ; Rise       ; counter32:inst3|\b:count[10]                  ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[1] ; Rise       ; counter32:inst3|\b:count[10]                  ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[1] ; Rise       ; counter32:inst3|\b:count[11]                  ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[1] ; Rise       ; counter32:inst3|\b:count[11]                  ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[1] ; Rise       ; counter32:inst3|\b:count[12]                  ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[1] ; Rise       ; counter32:inst3|\b:count[12]                  ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[1] ; Rise       ; counter32:inst3|\b:count[13]                  ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[1] ; Rise       ; counter32:inst3|\b:count[13]                  ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[1] ; Rise       ; counter32:inst3|\b:count[14]                  ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[1] ; Rise       ; counter32:inst3|\b:count[14]                  ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[1] ; Rise       ; counter32:inst3|\b:count[15]                  ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[1] ; Rise       ; counter32:inst3|\b:count[15]                  ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[1] ; Rise       ; counter32:inst3|\b:count[16]                  ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[1] ; Rise       ; counter32:inst3|\b:count[16]                  ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[1] ; Rise       ; counter32:inst3|\b:count[17]                  ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[1] ; Rise       ; counter32:inst3|\b:count[17]                  ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[1] ; Rise       ; counter32:inst3|\b:count[18]                  ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[1] ; Rise       ; counter32:inst3|\b:count[18]                  ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[1] ; Rise       ; counter32:inst3|\b:count[19]                  ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[1] ; Rise       ; counter32:inst3|\b:count[19]                  ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[1] ; Rise       ; counter32:inst3|\b:count[1]                   ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[1] ; Rise       ; counter32:inst3|\b:count[1]                   ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[1] ; Rise       ; counter32:inst3|\b:count[20]                  ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[1] ; Rise       ; counter32:inst3|\b:count[20]                  ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[1] ; Rise       ; counter32:inst3|\b:count[21]                  ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[1] ; Rise       ; counter32:inst3|\b:count[21]                  ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[1] ; Rise       ; counter32:inst3|\b:count[22]                  ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[1] ; Rise       ; counter32:inst3|\b:count[22]                  ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[1] ; Rise       ; counter32:inst3|\b:count[23]                  ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[1] ; Rise       ; counter32:inst3|\b:count[23]                  ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[1] ; Rise       ; counter32:inst3|\b:count[24]                  ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[1] ; Rise       ; counter32:inst3|\b:count[24]                  ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[1] ; Rise       ; counter32:inst3|\b:count[25]                  ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[1] ; Rise       ; counter32:inst3|\b:count[25]                  ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[1] ; Rise       ; counter32:inst3|\b:count[26]                  ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[1] ; Rise       ; counter32:inst3|\b:count[26]                  ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[1] ; Rise       ; counter32:inst3|\b:count[27]                  ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[1] ; Rise       ; counter32:inst3|\b:count[27]                  ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[1] ; Rise       ; counter32:inst3|\b:count[28]                  ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[1] ; Rise       ; counter32:inst3|\b:count[28]                  ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[1] ; Rise       ; counter32:inst3|\b:count[29]                  ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[1] ; Rise       ; counter32:inst3|\b:count[29]                  ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[1] ; Rise       ; counter32:inst3|\b:count[2]                   ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[1] ; Rise       ; counter32:inst3|\b:count[2]                   ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[1] ; Rise       ; counter32:inst3|\b:count[30]                  ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[1] ; Rise       ; counter32:inst3|\b:count[30]                  ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[1] ; Rise       ; counter32:inst3|\b:count[31]                  ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[1] ; Rise       ; counter32:inst3|\b:count[31]                  ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[1] ; Rise       ; counter32:inst3|\b:count[3]                   ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[1] ; Rise       ; counter32:inst3|\b:count[3]                   ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[1] ; Rise       ; counter32:inst3|\b:count[4]                   ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[1] ; Rise       ; counter32:inst3|\b:count[4]                   ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[1] ; Rise       ; counter32:inst3|\b:count[5]                   ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[1] ; Rise       ; counter32:inst3|\b:count[5]                   ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[1] ; Rise       ; counter32:inst3|\b:count[6]                   ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[1] ; Rise       ; counter32:inst3|\b:count[6]                   ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[1] ; Rise       ; counter32:inst3|\b:count[7]                   ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[1] ; Rise       ; counter32:inst3|\b:count[7]                   ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[1] ; Rise       ; counter32:inst3|\b:count[8]                   ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[1] ; Rise       ; counter32:inst3|\b:count[8]                   ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[1] ; Rise       ; counter32:inst3|\b:count[9]                   ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[1] ; Rise       ; counter32:inst3|\b:count[9]                   ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[1] ; Rise       ; counter32:inst3|o                             ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[1] ; Rise       ; counter32:inst3|o                             ;
; 50.000 ; 50.000       ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[1] ; Rise       ; inst1|altpll_component|_clk1~clkctrl|inclk[0] ;
; 50.000 ; 50.000       ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[1] ; Rise       ; inst1|altpll_component|_clk1~clkctrl|inclk[0] ;
; 50.000 ; 50.000       ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[1] ; Rise       ; inst1|altpll_component|_clk1~clkctrl|outclk   ;
; 50.000 ; 50.000       ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[1] ; Rise       ; inst1|altpll_component|_clk1~clkctrl|outclk   ;
; 50.000 ; 50.000       ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[1] ; Rise       ; inst3|\b:count[0]|clk                         ;
; 50.000 ; 50.000       ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[1] ; Rise       ; inst3|\b:count[0]|clk                         ;
; 50.000 ; 50.000       ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[1] ; Rise       ; inst3|\b:count[10]|clk                        ;
; 50.000 ; 50.000       ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[1] ; Rise       ; inst3|\b:count[10]|clk                        ;
; 50.000 ; 50.000       ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[1] ; Rise       ; inst3|\b:count[11]|clk                        ;
; 50.000 ; 50.000       ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[1] ; Rise       ; inst3|\b:count[11]|clk                        ;
; 50.000 ; 50.000       ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[1] ; Rise       ; inst3|\b:count[12]|clk                        ;
; 50.000 ; 50.000       ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[1] ; Rise       ; inst3|\b:count[12]|clk                        ;
; 50.000 ; 50.000       ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[1] ; Rise       ; inst3|\b:count[13]|clk                        ;
; 50.000 ; 50.000       ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[1] ; Rise       ; inst3|\b:count[13]|clk                        ;
; 50.000 ; 50.000       ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[1] ; Rise       ; inst3|\b:count[14]|clk                        ;
; 50.000 ; 50.000       ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[1] ; Rise       ; inst3|\b:count[14]|clk                        ;
; 50.000 ; 50.000       ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[1] ; Rise       ; inst3|\b:count[15]|clk                        ;
; 50.000 ; 50.000       ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[1] ; Rise       ; inst3|\b:count[15]|clk                        ;
; 50.000 ; 50.000       ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[1] ; Rise       ; inst3|\b:count[16]|clk                        ;
; 50.000 ; 50.000       ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[1] ; Rise       ; inst3|\b:count[16]|clk                        ;
; 50.000 ; 50.000       ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[1] ; Rise       ; inst3|\b:count[17]|clk                        ;
; 50.000 ; 50.000       ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[1] ; Rise       ; inst3|\b:count[17]|clk                        ;
; 50.000 ; 50.000       ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[1] ; Rise       ; inst3|\b:count[18]|clk                        ;
; 50.000 ; 50.000       ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[1] ; Rise       ; inst3|\b:count[18]|clk                        ;
; 50.000 ; 50.000       ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[1] ; Rise       ; inst3|\b:count[19]|clk                        ;
; 50.000 ; 50.000       ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[1] ; Rise       ; inst3|\b:count[19]|clk                        ;
; 50.000 ; 50.000       ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[1] ; Rise       ; inst3|\b:count[1]|clk                         ;
; 50.000 ; 50.000       ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[1] ; Rise       ; inst3|\b:count[1]|clk                         ;
; 50.000 ; 50.000       ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[1] ; Rise       ; inst3|\b:count[20]|clk                        ;
; 50.000 ; 50.000       ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[1] ; Rise       ; inst3|\b:count[20]|clk                        ;
; 50.000 ; 50.000       ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[1] ; Rise       ; inst3|\b:count[21]|clk                        ;
; 50.000 ; 50.000       ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[1] ; Rise       ; inst3|\b:count[21]|clk                        ;
; 50.000 ; 50.000       ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[1] ; Rise       ; inst3|\b:count[22]|clk                        ;
; 50.000 ; 50.000       ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[1] ; Rise       ; inst3|\b:count[22]|clk                        ;
+--------+--------------+----------------+------------------+-----------------------------------+------------+-----------------------------------------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; out[*]    ; pin_name1  ; 4.315 ; 4.315 ; Rise       ; pin_name1       ;
;  out[0]   ; pin_name1  ; 4.315 ; 4.315 ; Rise       ; pin_name1       ;
;  out[1]   ; pin_name1  ; 4.229 ; 4.229 ; Rise       ; pin_name1       ;
;  out[2]   ; pin_name1  ; 4.239 ; 4.239 ; Rise       ; pin_name1       ;
;  out[3]   ; pin_name1  ; 4.237 ; 4.237 ; Rise       ; pin_name1       ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; out[*]    ; pin_name1  ; 4.229 ; 4.229 ; Rise       ; pin_name1       ;
;  out[0]   ; pin_name1  ; 4.315 ; 4.315 ; Rise       ; pin_name1       ;
;  out[1]   ; pin_name1  ; 4.229 ; 4.229 ; Rise       ; pin_name1       ;
;  out[2]   ; pin_name1  ; 4.239 ; 4.239 ; Rise       ; pin_name1       ;
;  out[3]   ; pin_name1  ; 4.237 ; 4.237 ; Rise       ; pin_name1       ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                             ;
+------------------------------------+---------+-------+----------+---------+---------------------+
; Clock                              ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack                   ; -4.326  ; 0.215 ; N/A      ; N/A     ; -1.777              ;
;  clksrc                            ; N/A     ; N/A   ; N/A      ; N/A     ; 10.000              ;
;  inst1|altpll_component|pll|clk[0] ; -4.326  ; 0.241 ; N/A      ; N/A     ; 0.424               ;
;  inst1|altpll_component|pll|clk[1] ; 91.195  ; 0.241 ; N/A      ; N/A     ; 48.758              ;
;  pin_name1                         ; -0.487  ; 0.215 ; N/A      ; N/A     ; -1.777              ;
; Design-wide TNS                    ; -63.192 ; 0.0   ; 0.0      ; 0.0     ; -7.713              ;
;  clksrc                            ; N/A     ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  inst1|altpll_component|pll|clk[0] ; -62.208 ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  inst1|altpll_component|pll|clk[1] ; 0.000   ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  pin_name1                         ; -0.984  ; 0.000 ; N/A      ; N/A     ; -7.713              ;
+------------------------------------+---------+-------+----------+---------+---------------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; out[*]    ; pin_name1  ; 9.807 ; 9.807 ; Rise       ; pin_name1       ;
;  out[0]   ; pin_name1  ; 9.807 ; 9.807 ; Rise       ; pin_name1       ;
;  out[1]   ; pin_name1  ; 9.490 ; 9.490 ; Rise       ; pin_name1       ;
;  out[2]   ; pin_name1  ; 9.502 ; 9.502 ; Rise       ; pin_name1       ;
;  out[3]   ; pin_name1  ; 9.494 ; 9.494 ; Rise       ; pin_name1       ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; out[*]    ; pin_name1  ; 4.229 ; 4.229 ; Rise       ; pin_name1       ;
;  out[0]   ; pin_name1  ; 4.315 ; 4.315 ; Rise       ; pin_name1       ;
;  out[1]   ; pin_name1  ; 4.229 ; 4.229 ; Rise       ; pin_name1       ;
;  out[2]   ; pin_name1  ; 4.239 ; 4.239 ; Rise       ; pin_name1       ;
;  out[3]   ; pin_name1  ; 4.237 ; 4.237 ; Rise       ; pin_name1       ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                   ;
+-----------------------------------+-----------------------------------+----------+----------+----------+----------+
; From Clock                        ; To Clock                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------+-----------------------------------+----------+----------+----------+----------+
; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 7392     ; 0        ; 0        ; 0        ;
; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 5280     ; 0        ; 0        ; 0        ;
; pin_name1                         ; pin_name1                         ; 10       ; 0        ; 0        ; 0        ;
+-----------------------------------+-----------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                    ;
+-----------------------------------+-----------------------------------+----------+----------+----------+----------+
; From Clock                        ; To Clock                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------+-----------------------------------+----------+----------+----------+----------+
; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 7392     ; 0        ; 0        ; 0        ;
; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 5280     ; 0        ; 0        ; 0        ;
; pin_name1                         ; pin_name1                         ; 10       ; 0        ; 0        ; 0        ;
+-----------------------------------+-----------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 0     ; 0    ;
; Unconstrained Input Port Paths  ; 0     ; 0    ;
; Unconstrained Output Ports      ; 4     ; 4    ;
; Unconstrained Output Port Paths ; 4     ; 4    ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Fri Oct 10 01:11:26 2014
Info: Command: quartus_sta test -c test
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'test.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name clksrc clksrc
    Info (332110): create_generated_clock -source {inst1|altpll_component|pll|inclk[0]} -multiply_by 6 -duty_cycle 50.00 -name {inst1|altpll_component|pll|clk[0]} {inst1|altpll_component|pll|clk[0]}
    Info (332110): create_generated_clock -source {inst1|altpll_component|pll|inclk[0]} -divide_by 5 -duty_cycle 50.00 -name {inst1|altpll_component|pll|clk[1]} {inst1|altpll_component|pll|clk[1]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name pin_name1 pin_name1
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: inst5|out1  from: datab  to: combout
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -4.326
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -4.326       -62.208 inst1|altpll_component|pll|clk[0] 
    Info (332119):    -0.487        -0.984 pin_name1 
    Info (332119):    91.195         0.000 inst1|altpll_component|pll|clk[1] 
Info (332146): Worst-case hold slack is 0.499
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.499         0.000 pin_name1 
    Info (332119):     0.745         0.000 inst1|altpll_component|pll|clk[0] 
    Info (332119):     0.745         0.000 inst1|altpll_component|pll|clk[1] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.777
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.777        -7.713 pin_name1 
    Info (332119):     0.424         0.000 inst1|altpll_component|pll|clk[0] 
    Info (332119):    10.000         0.000 clksrc 
    Info (332119):    48.758         0.000 inst1|altpll_component|pll|clk[1] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: inst5|out1  from: datab  to: combout
Info (332146): Worst-case setup slack is 0.511
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.511         0.000 pin_name1 
    Info (332119):     0.682         0.000 inst1|altpll_component|pll|clk[0] 
    Info (332119):    96.867         0.000 inst1|altpll_component|pll|clk[1] 
Info (332146): Worst-case hold slack is 0.215
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.215         0.000 pin_name1 
    Info (332119):     0.241         0.000 inst1|altpll_component|pll|clk[0] 
    Info (332119):     0.241         0.000 inst1|altpll_component|pll|clk[1] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case minimum pulse width slack is -1.222
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.222        -5.222 pin_name1 
    Info (332119):     0.666         0.000 inst1|altpll_component|pll|clk[0] 
    Info (332119):    10.000         0.000 clksrc 
    Info (332119):    49.000         0.000 inst1|altpll_component|pll|clk[1] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 395 megabytes
    Info: Processing ended: Fri Oct 10 01:11:26 2014
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:01


