Analysis & Synthesis report for Topmodule
Wed Apr 30 17:34:18 2025
Quartus Prime Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages
  6. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2024  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                 ;
+-----------------------------+------------------------------------------------+
; Analysis & Synthesis Status ; Failed - Wed Apr 30 17:34:18 2025              ;
; Quartus Prime Version       ; 23.1std.1 Build 993 05/14/2024 SC Lite Edition ;
; Revision Name               ; Topmodule                                      ;
; Top-level Entity Name       ; Topmodule                                      ;
; Family                      ; Cyclone V                                      ;
; Logic utilization (in ALMs) ; N/A until Partition Merge                      ;
; Total registers             ; N/A until Partition Merge                      ;
; Total pins                  ; N/A until Partition Merge                      ;
; Total virtual pins          ; N/A until Partition Merge                      ;
; Total block memory bits     ; N/A until Partition Merge                      ;
; Total PLLs                  ; N/A until Partition Merge                      ;
; Total DLLs                  ; N/A until Partition Merge                      ;
+-----------------------------+------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CGXFC7C7F23C8     ;                    ;
; Top-level entity name                                                           ; Topmodule          ; Topmodule          ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition
    Info: Processing started: Wed Apr 30 17:34:06 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Game -c Topmodule
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file board_manager.sv
    Info (12023): Found entity 1: Board_Manager File: C:/Users/joseb/Documents/GitHub/Laboratorios-CE3201/Laboratorio #3/Game/Board_Manager.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file tb_board_manager.sv
    Info (12023): Found entity 1: tb_Board_Manager File: C:/Users/joseb/Documents/GitHub/Laboratorios-CE3201/Laboratorio #3/Game/tb_Board_Manager.sv Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file player1_input.sv
    Info (12023): Found entity 1: Player1_Input File: C:/Users/joseb/Documents/GitHub/Laboratorios-CE3201/Laboratorio #3/Game/Player1_Input.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file tb_player1_input.sv
    Info (12023): Found entity 1: tb_Player1_Input File: C:/Users/joseb/Documents/GitHub/Laboratorios-CE3201/Laboratorio #3/Game/tb_Player1_Input.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file tb_win_checker.sv
    Info (12023): Found entity 1: tb_Win_Checker File: C:/Users/joseb/Documents/GitHub/Laboratorios-CE3201/Laboratorio #3/Game/tb_Win_Checker.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file win_checker.sv
    Info (12023): Found entity 1: Win_Checker File: C:/Users/joseb/Documents/GitHub/Laboratorios-CE3201/Laboratorio #3/Game/Win_Checker.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file turn_timer.sv
    Info (12023): Found entity 1: Turn_Timer File: C:/Users/joseb/Documents/GitHub/Laboratorios-CE3201/Laboratorio #3/Game/Turn_Timer.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file tb_turn_timer.sv
    Info (12023): Found entity 1: tb_Turn_Timer File: C:/Users/joseb/Documents/GitHub/Laboratorios-CE3201/Laboratorio #3/Game/tb_Turn_Timer.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file random_move_generator.sv
    Info (12023): Found entity 1: Random_Move_Generator File: C:/Users/joseb/Documents/GitHub/Laboratorios-CE3201/Laboratorio #3/Game/Random_Move_Generator.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file tb_random_move_generator.sv
    Info (12023): Found entity 1: tb_Random_Move_Generator File: C:/Users/joseb/Documents/GitHub/Laboratorios-CE3201/Laboratorio #3/Game/tb_Random_Move_Generator.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file sevenseg_controller.sv
    Info (12023): Found entity 1: SevenSeg_Controller File: C:/Users/joseb/Documents/GitHub/Laboratorios-CE3201/Laboratorio #3/Game/SevenSeg_Controller.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file tb_sevenseg_controller.sv
    Info (12023): Found entity 1: tb_SevenSeg_Controller File: C:/Users/joseb/Documents/GitHub/Laboratorios-CE3201/Laboratorio #3/Game/tb_SevenSeg_Controller.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file vga_controller.sv
    Info (12023): Found entity 1: VGA_Controller File: C:/Users/joseb/Documents/GitHub/Laboratorios-CE3201/Laboratorio #3/Game/VGA_Controller.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file status_register.sv
    Info (12023): Found entity 1: Status_Register File: C:/Users/joseb/Documents/GitHub/Laboratorios-CE3201/Laboratorio #3/Game/Status_Register.sv Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file tb_status_register.sv
    Info (12023): Found entity 1: tb_Status_Register File: C:/Users/joseb/Documents/GitHub/Laboratorios-CE3201/Laboratorio #3/Game/tb_Status_Register.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file player2_input.sv
    Info (12023): Found entity 1: Player2_Input File: C:/Users/joseb/Documents/GitHub/Laboratorios-CE3201/Laboratorio #3/Game/Player2_Input.sv Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file fsm_game_controller.sv
    Info (12023): Found entity 1: FSM_Game_Controller File: C:/Users/joseb/Documents/GitHub/Laboratorios-CE3201/Laboratorio #3/Game/FSM_Game_Controller.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file tb_fsm_game_controller.sv
    Info (12023): Found entity 1: tb_FSM_Game_Controller File: C:/Users/joseb/Documents/GitHub/Laboratorios-CE3201/Laboratorio #3/Game/tb_FSM_Game_Controller.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file topmodule.sv
    Info (12023): Found entity 1: Topmodule File: C:/Users/joseb/Documents/GitHub/Laboratorios-CE3201/Laboratorio #3/Game/Topmodule.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file tb_topmodule.sv
    Info (12023): Found entity 1: tb_TopModule File: C:/Users/joseb/Documents/GitHub/Laboratorios-CE3201/Laboratorio #3/Game/tb_Topmodule.sv Line: 9
Info (12127): Elaborating entity "Topmodule" for the top level hierarchy
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "board" into its bus
Info (12128): Elaborating entity "Player1_Input" for hierarchy "Player1_Input:p1_input" File: C:/Users/joseb/Documents/GitHub/Laboratorios-CE3201/Laboratorio #3/Game/Topmodule.sv Line: 51
Info (12128): Elaborating entity "Player2_Input" for hierarchy "Player2_Input:p2_input" File: C:/Users/joseb/Documents/GitHub/Laboratorios-CE3201/Laboratorio #3/Game/Topmodule.sv Line: 61
Warning (10230): Verilog HDL assignment warning at Player2_Input.sv(40): truncated value with size 32 to match size of target (3) File: C:/Users/joseb/Documents/GitHub/Laboratorios-CE3201/Laboratorio #3/Game/Player2_Input.sv Line: 40
Info (12128): Elaborating entity "Turn_Timer" for hierarchy "Turn_Timer:timer" File: C:/Users/joseb/Documents/GitHub/Laboratorios-CE3201/Laboratorio #3/Game/Topmodule.sv Line: 70
Warning (10230): Verilog HDL assignment warning at Turn_Timer.sv(26): truncated value with size 32 to match size of target (26) File: C:/Users/joseb/Documents/GitHub/Laboratorios-CE3201/Laboratorio #3/Game/Turn_Timer.sv Line: 26
Warning (10230): Verilog HDL assignment warning at Turn_Timer.sv(40): truncated value with size 32 to match size of target (4) File: C:/Users/joseb/Documents/GitHub/Laboratorios-CE3201/Laboratorio #3/Game/Turn_Timer.sv Line: 40
Info (12128): Elaborating entity "Board_Manager" for hierarchy "Board_Manager:board_logic" File: C:/Users/joseb/Documents/GitHub/Laboratorios-CE3201/Laboratorio #3/Game/Topmodule.sv Line: 80
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "board" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "board" into its bus
Info (12128): Elaborating entity "Win_Checker" for hierarchy "Win_Checker:win_check" File: C:/Users/joseb/Documents/GitHub/Laboratorios-CE3201/Laboratorio #3/Game/Topmodule.sv Line: 89
Warning (10036): Verilog HDL or VHDL warning at Win_Checker.sv(13): object "found" assigned a value but never read File: C:/Users/joseb/Documents/GitHub/Laboratorios-CE3201/Laboratorio #3/Game/Win_Checker.sv Line: 13
Error (10251): Verilog HDL error at Win_Checker.sv(61): index -1 cannot fall outside the declared range [0:5] for dimension 0 of array "board" File: C:/Users/joseb/Documents/GitHub/Laboratorios-CE3201/Laboratorio #3/Game/Win_Checker.sv Line: 61
Error (10828): SystemVerilog error at Win_Checker.sv(61): expression has 7 elements ; expected 2 File: C:/Users/joseb/Documents/GitHub/Laboratorios-CE3201/Laboratorio #3/Game/Win_Checker.sv Line: 61
Error (12152): Can't elaborate user hierarchy "Win_Checker:win_check" File: C:/Users/joseb/Documents/GitHub/Laboratorios-CE3201/Laboratorio #3/Game/Topmodule.sv Line: 89
Info (144001): Generated suppressed messages file C:/Users/joseb/Documents/GitHub/Laboratorios-CE3201/Laboratorio #3/Game/output_files/Topmodule.map.smsg
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 5 warnings
    Error: Peak virtual memory: 4779 megabytes
    Error: Processing ended: Wed Apr 30 17:34:18 2025
    Error: Elapsed time: 00:00:12
    Error: Total CPU time (on all processors): 00:00:29


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/joseb/Documents/GitHub/Laboratorios-CE3201/Laboratorio #3/Game/output_files/Topmodule.map.smsg.


