`timescale 1ns/1ps
module pc(
    input clk,
    input reset,
    input pc_write,
    input [31:0] pc_next,
    output reg [31:0] pc_out
);

    always @(posedge clk or posedge reset) begin
        if (reset)
            pc_out <= 32'b0;
        else if (pc_write)
            pc_out <= pc_next;
    end

endmodule
