Analysis & Elaboration report for DE1_SoC
Mon Feb 26 13:47:46 2018
Quartus Prime Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Elaboration Summary
  3. Parallel Compilation
  4. Analysis & Elaboration Settings
  5. Analysis & Elaboration Messages
  6. Analysis & Elaboration Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-----------------------------------------------------------------------------+
; Analysis & Elaboration Summary                                              ;
+-------------------------------+---------------------------------------------+
; Analysis & Elaboration Status ; Failed - Mon Feb 26 13:47:45 2018           ;
; Quartus Prime Version         ; 17.0.0 Build 595 04/25/2017 SJ Lite Edition ;
; Revision Name                 ; DE1_SoC                                     ;
; Top-level Entity Name         ; cpu                                         ;
; Family                        ; Cyclone V                                   ;
; Logic utilization (in ALMs)   ; N/A until Partition Merge                   ;
; Total registers               ; N/A until Partition Merge                   ;
; Total pins                    ; N/A until Partition Merge                   ;
; Total virtual pins            ; N/A until Partition Merge                   ;
; Total block memory bits       ; N/A until Partition Merge                   ;
; Total PLLs                    ; N/A until Partition Merge                   ;
; Total DLLs                    ; N/A until Partition Merge                   ;
+-------------------------------+---------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration Settings                                                                                           ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; cpu                ; DE1_SoC            ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; State Machine Processing                                                        ; User-Encoded       ; Auto               ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; OpenCore Plus hardware evaluation                                               ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+---------------------------------+
; Analysis & Elaboration Messages ;
+---------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Elaboration
    Info: Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition
    Info: Processing started: Mon Feb 26 13:47:34 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC --analysis_and_elaboration
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 2 entities, in source file memwbreg.sv
    Info (12023): Found entity 1: MEMWBReg File: C:/Users/Nguyen/Documents/EE-469/Lab4/MEMWBReg.sv Line: 11
    Info (12023): Found entity 2: MEMWBReg_testbench File: C:/Users/Nguyen/Documents/EE-469/Lab4/MEMWBReg.sv Line: 64
Info (12021): Found 2 design units, including 2 entities, in source file exmemreg.sv
    Info (12023): Found entity 1: EXMEMReg File: C:/Users/Nguyen/Documents/EE-469/Lab4/EXMEMReg.sv Line: 9
    Info (12023): Found entity 2: EXMEMReg_testbench File: C:/Users/Nguyen/Documents/EE-469/Lab4/EXMEMReg.sv Line: 85
Info (12021): Found 1 design units, including 1 entities, in source file parameterized_register.sv
    Info (12023): Found entity 1: parameterized_register File: C:/Users/Nguyen/Documents/EE-469/Lab4/parameterized_register.sv Line: 12
Warning (10229): Verilog HDL Expression warning at IDEXreg.sv(289): truncated literal to match 8 bits File: C:/Users/Nguyen/Documents/EE-469/Lab4/IDEXreg.sv Line: 289
Warning (10229): Verilog HDL Expression warning at IDEXreg.sv(291): truncated literal to match 16 bits File: C:/Users/Nguyen/Documents/EE-469/Lab4/IDEXreg.sv Line: 291
Warning (10229): Verilog HDL Expression warning at IDEXreg.sv(292): truncated literal to match 16 bits File: C:/Users/Nguyen/Documents/EE-469/Lab4/IDEXreg.sv Line: 292
Warning (10229): Verilog HDL Expression warning at IDEXreg.sv(293): truncated literal to match 16 bits File: C:/Users/Nguyen/Documents/EE-469/Lab4/IDEXreg.sv Line: 293
Warning (10229): Verilog HDL Expression warning at IDEXreg.sv(294): truncated literal to match 16 bits File: C:/Users/Nguyen/Documents/EE-469/Lab4/IDEXreg.sv Line: 294
Warning (10229): Verilog HDL Expression warning at IDEXreg.sv(295): truncated literal to match 16 bits File: C:/Users/Nguyen/Documents/EE-469/Lab4/IDEXreg.sv Line: 295
Info (12021): Found 2 design units, including 2 entities, in source file idexreg.sv
    Info (12023): Found entity 1: IDEXreg File: C:/Users/Nguyen/Documents/EE-469/Lab4/IDEXreg.sv Line: 14
    Info (12023): Found entity 2: IDEXreg_testbench File: C:/Users/Nguyen/Documents/EE-469/Lab4/IDEXreg.sv Line: 178
Info (12021): Found 4 design units, including 4 entities, in source file math.sv
    Info (12023): Found entity 1: mult File: C:/Users/Nguyen/Documents/EE-469/Lab4/math.sv Line: 3
    Info (12023): Found entity 2: shifter File: C:/Users/Nguyen/Documents/EE-469/Lab4/math.sv Line: 33
    Info (12023): Found entity 3: shifter_testbench File: C:/Users/Nguyen/Documents/EE-469/Lab4/math.sv Line: 48
    Info (12023): Found entity 4: mult_testbench File: C:/Users/Nguyen/Documents/EE-469/Lab4/math.sv Line: 68
Info (12021): Found 2 design units, including 2 entities, in source file instructmem.sv
    Info (12023): Found entity 1: instructmem File: C:/Users/Nguyen/Documents/EE-469/Lab4/instructmem.sv Line: 17
    Info (12023): Found entity 2: instructmem_testbench File: C:/Users/Nguyen/Documents/EE-469/Lab4/instructmem.sv Line: 57
Info (12021): Found 2 design units, including 2 entities, in source file datamem.sv
    Info (12023): Found entity 1: datamem File: C:/Users/Nguyen/Documents/EE-469/Lab4/datamem.sv Line: 12
    Info (12023): Found entity 2: datamem_testbench File: C:/Users/Nguyen/Documents/EE-469/Lab4/datamem.sv Line: 70
Info (12021): Found 2 design units, including 2 entities, in source file register.sv
    Info (12023): Found entity 1: register File: C:/Users/Nguyen/Documents/EE-469/Lab4/register.sv Line: 10
    Info (12023): Found entity 2: register_testbench File: C:/Users/Nguyen/Documents/EE-469/Lab4/register.sv Line: 33
Info (12021): Found 2 design units, including 2 entities, in source file regfile.sv
    Info (12023): Found entity 1: regfile File: C:/Users/Nguyen/Documents/EE-469/Lab4/regfile.sv Line: 28
    Info (12023): Found entity 2: regstim File: C:/Users/Nguyen/Documents/EE-469/Lab4/regfile.sv Line: 61
Info (12021): Found 2 design units, including 2 entities, in source file mux_64x32to1.sv
    Info (12023): Found entity 1: mux_64x32to1 File: C:/Users/Nguyen/Documents/EE-469/Lab4/mux_64x32to1.sv Line: 14
    Info (12023): Found entity 2: mux_64x32to1_testbench File: C:/Users/Nguyen/Documents/EE-469/Lab4/mux_64x32to1.sv Line: 40
Info (12021): Found 2 design units, including 2 entities, in source file mux_32to1.sv
    Info (12023): Found entity 1: mux_32to1 File: C:/Users/Nguyen/Documents/EE-469/Lab4/mux_32to1.sv Line: 14
    Info (12023): Found entity 2: mux_32to1_testbench File: C:/Users/Nguyen/Documents/EE-469/Lab4/mux_32to1.sv Line: 29
Info (12021): Found 2 design units, including 2 entities, in source file mux_16to1.sv
    Info (12023): Found entity 1: mux_16to1 File: C:/Users/Nguyen/Documents/EE-469/Lab4/mux_16to1.sv Line: 14
    Info (12023): Found entity 2: mux_16to1_testbench File: C:/Users/Nguyen/Documents/EE-469/Lab4/mux_16to1.sv Line: 29
Info (12021): Found 2 design units, including 2 entities, in source file decoder_5to32.sv
    Info (12023): Found entity 1: decoder_5to32 File: C:/Users/Nguyen/Documents/EE-469/Lab4/decoder_5to32.sv Line: 14
    Info (12023): Found entity 2: decoder_5to32_testbench File: C:/Users/Nguyen/Documents/EE-469/Lab4/decoder_5to32.sv Line: 32
Info (12021): Found 2 design units, including 2 entities, in source file decoder_3to8.sv
    Info (12023): Found entity 1: decoder_3to8 File: C:/Users/Nguyen/Documents/EE-469/Lab4/decoder_3to8.sv Line: 13
    Info (12023): Found entity 2: decoder_3to8_testbench File: C:/Users/Nguyen/Documents/EE-469/Lab4/decoder_3to8.sv Line: 32
Info (12021): Found 2 design units, including 2 entities, in source file decoder_2to4.sv
    Info (12023): Found entity 1: decoder_2to4 File: C:/Users/Nguyen/Documents/EE-469/Lab4/decoder_2to4.sv Line: 13
    Info (12023): Found entity 2: decoder_2to4_testbench File: C:/Users/Nguyen/Documents/EE-469/Lab4/decoder_2to4.sv Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file d_ff.sv
    Info (12023): Found entity 1: D_FF File: C:/Users/Nguyen/Documents/EE-469/Lab4/D_FF.sv Line: 4
Info (12021): Found 2 design units, including 2 entities, in source file mux_8to1.sv
    Info (12023): Found entity 1: mux_8to1 File: C:/Users/Nguyen/Documents/EE-469/Lab4/mux_8to1.sv Line: 14
    Info (12023): Found entity 2: mux_8to1_testbench File: C:/Users/Nguyen/Documents/EE-469/Lab4/mux_8to1.sv Line: 29
Info (12021): Found 2 design units, including 2 entities, in source file mux_2to1.sv
    Info (12023): Found entity 1: mux_2to1 File: C:/Users/Nguyen/Documents/EE-469/Lab4/mux_2to1.sv Line: 13
    Info (12023): Found entity 2: mux_2to1_testbench File: C:/Users/Nguyen/Documents/EE-469/Lab4/mux_2to1.sv Line: 28
Info (12021): Found 2 design units, including 2 entities, in source file mux_4to1.sv
    Info (12023): Found entity 1: mux_4to1 File: C:/Users/Nguyen/Documents/EE-469/Lab4/mux_4to1.sv Line: 14
    Info (12023): Found entity 2: mux_4to1_testbench File: C:/Users/Nguyen/Documents/EE-469/Lab4/mux_4to1.sv Line: 29
Info (12021): Found 2 design units, including 2 entities, in source file alu1bit.sv
    Info (12023): Found entity 1: alu1bit File: C:/Users/Nguyen/Documents/EE-469/Lab4/alu1bit.sv Line: 23
    Info (12023): Found entity 2: alu1bit_testbench File: C:/Users/Nguyen/Documents/EE-469/Lab4/alu1bit.sv Line: 59
Info (12021): Found 2 design units, including 2 entities, in source file fulladder.sv
    Info (12023): Found entity 1: fulladder File: C:/Users/Nguyen/Documents/EE-469/Lab4/fulladder.sv Line: 15
    Info (12023): Found entity 2: fulladder_testbench File: C:/Users/Nguyen/Documents/EE-469/Lab4/fulladder.sv Line: 32
Info (12021): Found 3 design units, including 3 entities, in source file alu.sv
    Info (12023): Found entity 1: alu File: C:/Users/Nguyen/Documents/EE-469/Lab4/alu.sv Line: 25
    Info (12023): Found entity 2: alu_testbench File: C:/Users/Nguyen/Documents/EE-469/Lab4/alu.sv Line: 60
    Info (12023): Found entity 3: alustim File: C:/Users/Nguyen/Documents/EE-469/Lab4/alu.sv Line: 117
Info (12021): Found 2 design units, including 2 entities, in source file norgate_64input.sv
    Info (12023): Found entity 1: norGate_64input File: C:/Users/Nguyen/Documents/EE-469/Lab4/norGate_64input.sv Line: 11
    Info (12023): Found entity 2: norGate_64input_testbench File: C:/Users/Nguyen/Documents/EE-469/Lab4/norGate_64input.sv Line: 37
Info (12021): Found 2 design units, including 2 entities, in source file signextend.sv
    Info (12023): Found entity 1: signExtend File: C:/Users/Nguyen/Documents/EE-469/Lab4/signExtend.sv Line: 2
    Info (12023): Found entity 2: signExtend_testbench File: C:/Users/Nguyen/Documents/EE-469/Lab4/signExtend.sv Line: 8
Info (12021): Found 2 design units, including 2 entities, in source file instructfetch.sv
    Info (12023): Found entity 1: instructFetch File: C:/Users/Nguyen/Documents/EE-469/Lab4/instructFetch.sv Line: 12
    Info (12023): Found entity 2: instructFetch_testbench File: C:/Users/Nguyen/Documents/EE-469/Lab4/instructFetch.sv Line: 59
Info (12021): Found 2 design units, including 2 entities, in source file addressadder.sv
    Info (12023): Found entity 1: addressAdder File: C:/Users/Nguyen/Documents/EE-469/Lab4/addressAdder.sv Line: 2
    Info (12023): Found entity 2: addressAdder_testbench File: C:/Users/Nguyen/Documents/EE-469/Lab4/addressAdder.sv Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file pc.sv
    Info (12023): Found entity 1: PC File: C:/Users/Nguyen/Documents/EE-469/Lab4/PC.sv Line: 3
Info (12021): Found 2 design units, including 2 entities, in source file controlsignals.sv
    Info (12023): Found entity 1: controlSignals File: C:/Users/Nguyen/Documents/EE-469/Lab4/controlSignals.sv Line: 12
    Info (12023): Found entity 2: controlSignals_testbench File: C:/Users/Nguyen/Documents/EE-469/Lab4/controlSignals.sv Line: 223
Info (12021): Found 1 design units, including 1 entities, in source file mux_64x2to1.sv
    Info (12023): Found entity 1: mux_64x2to1 File: C:/Users/Nguyen/Documents/EE-469/Lab4/mux_64x2to1.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux_5x2to1.sv
    Info (12023): Found entity 1: mux_5x2to1 File: C:/Users/Nguyen/Documents/EE-469/Lab4/mux_5x2to1.sv Line: 1
Info (12021): Found 2 design units, including 2 entities, in source file zeroextend.sv
    Info (12023): Found entity 1: zeroExtend File: C:/Users/Nguyen/Documents/EE-469/Lab4/zeroExtend.sv Line: 2
    Info (12023): Found entity 2: zeroExtend_testbench File: C:/Users/Nguyen/Documents/EE-469/Lab4/zeroExtend.sv Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file flagregister.sv
    Info (12023): Found entity 1: flagRegister File: C:/Users/Nguyen/Documents/EE-469/Lab4/flagRegister.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file register_32.sv
    Info (12023): Found entity 1: register_32 File: C:/Users/Nguyen/Documents/EE-469/Lab4/register_32.sv Line: 10
Info (12021): Found 2 design units, including 2 entities, in source file ifid_register.sv
    Info (12023): Found entity 1: IFID_register File: C:/Users/Nguyen/Documents/EE-469/Lab4/IFID_register.sv Line: 13
    Info (12023): Found entity 2: IFID_register_testbench File: C:/Users/Nguyen/Documents/EE-469/Lab4/IFID_register.sv Line: 25
Info (12021): Found 2 design units, including 2 entities, in source file instructdecode.sv
    Info (12023): Found entity 1: instructDecode File: C:/Users/Nguyen/Documents/EE-469/Lab4/instructDecode.sv Line: 2
    Info (12023): Found entity 2: instructDecode_testbench File: C:/Users/Nguyen/Documents/EE-469/Lab4/instructDecode.sv Line: 71
Info (12021): Found 1 design units, including 1 entities, in source file exec.sv
    Info (12023): Found entity 1: exec File: C:/Users/Nguyen/Documents/EE-469/Lab4/exec.sv Line: 2
Info (12021): Found 2 design units, including 2 entities, in source file mux_64x4to1.sv
    Info (12023): Found entity 1: mux_64x4to1 File: C:/Users/Nguyen/Documents/EE-469/Lab4/mux_64x4to1.sv Line: 2
    Info (12023): Found entity 2: mux_64x4to1_testbench File: C:/Users/Nguyen/Documents/EE-469/Lab4/mux_64x4to1.sv Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file forwardingunit.sv
    Info (12023): Found entity 1: forwardingUnit File: C:/Users/Nguyen/Documents/EE-469/Lab4/forwardingUnit.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mem.sv
    Info (12023): Found entity 1: mem File: C:/Users/Nguyen/Documents/EE-469/Lab4/mem.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file writeback.sv
    Info (12023): Found entity 1: writeback File: C:/Users/Nguyen/Documents/EE-469/Lab4/writeback.sv Line: 1
Info (12021): Found 2 design units, including 2 entities, in source file cpu.sv
    Info (12023): Found entity 1: cpu File: C:/Users/Nguyen/Documents/EE-469/Lab4/cpu.sv Line: 2
    Info (12023): Found entity 2: cpu_testbench File: C:/Users/Nguyen/Documents/EE-469/Lab4/cpu.sv Line: 163
Warning (10236): Verilog HDL Implicit Net warning at cpu.sv(158): created implicit net for "MEM_Write" File: C:/Users/Nguyen/Documents/EE-469/Lab4/cpu.sv Line: 158
Info (12127): Elaborating entity "cpu" for the top level hierarchy
Info (12128): Elaborating entity "instructFetch" for hierarchy "instructFetch:theIFStage" File: C:/Users/Nguyen/Documents/EE-469/Lab4/cpu.sv Line: 8
Info (12128): Elaborating entity "instructmem" for hierarchy "instructFetch:theIFStage|instructmem:fecthInstruct" File: C:/Users/Nguyen/Documents/EE-469/Lab4/instructFetch.sv Line: 19
Warning (10175): Verilog HDL warning at instructmem.sv(24): ignoring unsupported system task File: C:/Users/Nguyen/Documents/EE-469/Lab4/instructmem.sv Line: 24
Error (10170): Verilog HDL syntax error at test01_AddiB.arm(25) near text: _. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/Users/Nguyen/Documents/EE-469/Lab4/benchmarks/test01_AddiB.arm Line: 25
Info (10648): Verilog HDL Display System Task info at instructmem.sv(43): Running benchmark:  File: C:/Users/Nguyen/Documents/EE-469/Lab4/instructmem.sv Line: 43
Error (12152): Can't elaborate user hierarchy "instructFetch:theIFStage|instructmem:fecthInstruct" File: C:/Users/Nguyen/Documents/EE-469/Lab4/instructFetch.sv Line: 19
Info (144001): Generated suppressed messages file C:/Users/Nguyen/Documents/EE-469/Lab4/output_files/DE1_SoC.map.smsg
Error: Quartus Prime Analysis & Elaboration was unsuccessful. 2 errors, 8 warnings
    Error: Peak virtual memory: 660 megabytes
    Error: Processing ended: Mon Feb 26 13:47:46 2018
    Error: Elapsed time: 00:00:12
    Error: Total CPU time (on all processors): 00:00:21


+--------------------------------------------+
; Analysis & Elaboration Suppressed Messages ;
+--------------------------------------------+
The suppressed messages can be found in C:/Users/Nguyen/Documents/EE-469/Lab4/output_files/DE1_SoC.map.smsg.


