#======================================================
#
# Synopsys Synthesis Scripts (Design Vision dctcl mode)
#
#======================================================
#======================================================
# (A) Global Parameters
#======================================================
set DESIGN "CC"
CC
set CYCLE 20
20
set INPUT_DLY [expr 0.5*$CYCLE]
10.0
set OUTPUT_DLY [expr 0.5*$CYCLE]
10.0
#======================================================
# (B) Read RTL Code
#======================================================
# (B-1) analyze + elaborate
set hdlin_auto_save_templates TRUE
TRUE
analyze -f sverilog $DESIGN\.v 
Running PRESTO HDLC
Compiling source file ../01_RTL/CC.v
Presto compilation completed successfully.
Loading db file '/RAID2/COURSE/BackUp/2023_Spring/iclab/iclabta01/umc018/Synthesis/slow.db'
Loading db file '/RAID2/COURSE/BackUp/2023_Spring/iclab/iclabta01/umc018/Synthesis/fast.db'
Loading db file '/RAID2/COURSE/BackUp/2023_Spring/iclab/iclabta01/umc018/Synthesis/umc18io3v5v_slow.db'
Loading db file '/RAID2/COURSE/BackUp/2023_Spring/iclab/iclabta01/umc018/Synthesis/umc18io3v5v_fast.db'
Loading db file '/usr/cad/synopsys/synthesis/cur/libraries/syn/dw_foundation.sldb'
Loading db file '/usr/cad/synopsys/synthesis/cur/libraries/syn/standard.sldb'
1
elaborate $DESIGN  
Loading db file '/usr/cad/synopsys/synthesis/2022.03/libraries/syn/gtech.db'
Loading db file '/usr/cad/synopsys/synthesis/2022.03/libraries/syn/standard.sldb'
  Loading link library 'slow'
  Loading link library 'fast'
  Loading link library 'umc18io3v5v_slow'
  Loading link library 'umc18io3v5v_fast'
  Loading link library 'gtech'
Running PRESTO HDLC
Warning:  ../01_RTL/CC.v:62: unsigned to signed assignment occurs. (VER-318)
Warning:  ../01_RTL/CC.v:63: unsigned to signed assignment occurs. (VER-318)
Warning:  ../01_RTL/CC.v:64: unsigned to signed assignment occurs. (VER-318)
Warning:  ../01_RTL/CC.v:65: unsigned to signed assignment occurs. (VER-318)
Warning:  ../01_RTL/CC.v:66: unsigned to signed assignment occurs. (VER-318)
Warning:  ../01_RTL/CC.v:70: unsigned to signed assignment occurs. (VER-318)
Warning:  ../01_RTL/CC.v:71: unsigned to signed assignment occurs. (VER-318)
Warning:  ../01_RTL/CC.v:72: unsigned to signed assignment occurs. (VER-318)
Warning:  ../01_RTL/CC.v:73: unsigned to signed assignment occurs. (VER-318)
Warning:  ../01_RTL/CC.v:74: unsigned to signed assignment occurs. (VER-318)
Warning:  ../01_RTL/CC.v:86: signed to unsigned assignment occurs. (VER-318)
Warning:  ../01_RTL/CC.v:90: signed to unsigned assignment occurs. (VER-318)

Statistics for case statements in always block at line 58 in file
        '../01_RTL/CC.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            59            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 82 in file
        '../01_RTL/CC.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            83            |    auto/auto     |
===============================================
Presto compilation completed successfully. (CC)
Elaborated 1 design.
Current design is now 'CC'.
Information: Building the design 'Sort'. (HDL-193)
Presto compilation completed successfully. (Sort)
Information: Building the design 'Compare'. (HDL-193)
Presto compilation completed successfully. (Compare)
1
# (B-2) read_sverilog
#read_sverilog $DESIGN\.v
# (B-3) set current design
current_design $DESIGN
Current design is 'CC'.
{CC}
link

  Linking design 'CC'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (3 designs)               /RAID2/COURSE/iclab/iclab069/Lab01/Exercise/02_SYN/CC.db, etc
  slow (library)              /RAID2/COURSE/BackUp/2023_Spring/iclab/iclabta01/umc018/Synthesis/slow.db
  fast (library)              /RAID2/COURSE/BackUp/2023_Spring/iclab/iclabta01/umc018/Synthesis/fast.db
  umc18io3v5v_slow (library)  /RAID2/COURSE/BackUp/2023_Spring/iclab/iclabta01/umc018/Synthesis/umc18io3v5v_slow.db
  umc18io3v5v_fast (library)  /RAID2/COURSE/BackUp/2023_Spring/iclab/iclabta01/umc018/Synthesis/umc18io3v5v_fast.db
  dw_foundation.sldb (library) /usr/cad/synopsys/synthesis/cur/libraries/syn/dw_foundation.sldb

1
#======================================================
#  (C) Global Setting
#======================================================
set_wire_load_mode top
1
set_wire_load_model -name umc18_wl10 -library slow
1
set_operating_conditions -min fast  -max slow
Using operating conditions 'slow' found in library 'slow'.
Using operating conditions 'fast' found in library 'fast'.
1
#======================================================
#  (D) Set Design Constraints
#======================================================
set_max_delay $CYCLE -from [all_inputs] -to [all_outputs]
1
set_load 0.05 [all_outputs]
1
# # (D-1) Setting Clock Constraints
# create_clock -name clk -period $CYCLE [get_ports clk] 
# set_dont_touch_network             [get_clocks clk]
# set_fix_hold                       [get_clocks clk]
# set_clock_uncertainty       0.1    [get_clocks clk]
# set_clock_latency   -source 0      [get_clocks clk]
# set_clock_latency           1      [get_clocks clk] 
# set_input_transition        0.5    [all_inputs] 
# set_clock_transition        0.1    [all_clocks] 
# # (D-2) Setting in/out Constraints
# set_input_delay   -max  $INPUT_DLY  -clock clk   [all_inputs] ;  # set_up time check 
# set_input_delay   -min  0           -clock clk   [all_inputs] ;  # hold   time check 
# set_output_delay  -max  $OUTPUT_DLY -clock clk   [all_outputs] ; # set_up time check 
# set_output_delay  -min  0           -clock clk   [all_outputs] ; # hold   time check 
# set_input_delay 0 -clock clk clk
# set_input_delay 0 -clock clk rst_n
# #set_max_delay $CYCLE -from [all_inputs] -to [all_outputs]
# # (D-3) Setting Design Environment
# set_driving_cell -library umc18io3v5v_slow -lib_cell P2C    -pin {Y}  [get_ports clk]
# set_driving_cell -library umc18io3v5v_slow -lib_cell P2C    -pin {Y}  [remove_from_collection [all_inputs] [get_ports clk]]
# set_load  [load_of "umc18io3v5v_slow/P8C/A"]       [all_outputs] ; # ~= 0.038
# #set_load 0.05 [all_outputs]
# # (D-4) Setting DRC Constraint
# #set_max_delay           0     ; # Optimize delay max effort                 
# #set_max_area            0      ; # Optimize area max effort           
# set_max_transition      3       [all_inputs]   ; # U18 LUT Max Transition Value  
# set_max_capacitance     0.15    [all_inputs]   ; # U18 LUT Max Capacitance Value
# set_max_fanout          10      [all_inputs]
# set_dont_use slow/JKFF*
# #set_dont_touch [get_cells core_reg_macro]
# #set hdlin_ff_always_sync_set_reset true
# # (D-5) Report Clock skew
# report_clock -skew clk
# check_timing
#======================================================
#  (E) Optimization
#======================================================
check_design > Report/$DESIGN\.check
set_fix_multiple_port_nets -all -buffer_constants [get_designs *]
1
# set_fix_hold [all_clocks]
compile_ultra
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Running optimization using a maximum of 4 cores. (OPT-1500)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | S-2021.06-DWBB_202106.0 |     *     |
| Licensed DW Building Blocks        | S-2021.06-DWBB_202106.0 |     *     |
============================================================================

====================================================================================================
| Flow Information                                                                                 |
----------------------------------------------------------------------------------------------------
| Flow         | Design Compiler NXT WLM                                                           |
| Comand line  | compile_ultra                                                                     |
====================================================================================================
| Design Information                                      | Value                                  |
====================================================================================================
| Number of Scenarios                                     | 0                                      |
| Leaf Cell Count                                         | 79                                     |
| Number of User Hierarchies                              | 10                                     |
| Sequential Cell Count                                   | 0                                      |
| Macro Count                                             | 0                                      |
| Number of Power Domains                                 | 0                                      |
| Number of Path Groups                                   | 1                                      |
| Number of VT class                                      | 0                                      |
| Number of Clocks                                        | 0                                      |
| Number of Dont Touch cells                              | 30                                     |
| Number of Dont Touch nets                               | 0                                      |
| Number of size only cells                               | 0                                      |
| Design with UPF Data                                    | false                                  |
----------------------------------------------------------------------------------------------------
| Variables                                               | Value                                  |
----------------------------------------------------------------------------------------------------
| set_fix_multiple_port_nets                              | -all -buffer_constants                 |
====================================================================================================
Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 3 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

Information: Uniquified 9 instances of design 'Compare'. (OPT-1056)
  Simplifying Design 'CC'

  Loading target library 'fast'
  Loading target library 'umc18io3v5v_slow'
  Loading target library 'umc18io3v5v_fast'
Warning: IO pad 'P8C' is unusable: unknown logic function.  (OPT-1022)
Warning: IO pad 'P8B' is unusable: unknown logic function.  (OPT-1022)
Warning: IO pad 'P8A' is unusable: unknown logic function.  (OPT-1022)
Warning: IO pad 'P4C' is unusable: unknown logic function.  (OPT-1022)
Warning: IO pad 'P4A' is unusable: unknown logic function.  (OPT-1022)
Warning: IO pad 'P2C' is unusable: unknown logic function.  (OPT-1022)
Warning: IO pad 'P2A' is unusable: unknown logic function.  (OPT-1022)
Warning: IO pad 'P24C' is unusable: unknown logic function.  (OPT-1022)
Warning: IO pad 'P24B' is unusable: unknown logic function.  (OPT-1022)
Warning: IO pad 'P24A' is unusable: unknown logic function.  (OPT-1022)
Warning: IO pad 'P16C' is unusable: unknown logic function.  (OPT-1022)
Warning: IO pad 'P16B' is unusable: unknown logic function.  (OPT-1022)
Warning: IO pad 'P16A' is unusable: unknown logic function.  (OPT-1022)
Loaded alib file './alib-52/slow.db.alib'
Loaded alib file './alib-52/fast.db.alib'
Loaded alib file './alib-52/umc18io3v5v_slow.db.alib' (placeholder)
Loaded alib file './alib-52/umc18io3v5v_fast.db.alib' (placeholder)
Warning: Operating condition slow set on design CC has different process,
voltage and temperatures parameters than the parameters at which target library 
fast is characterized. Delays may be inaccurate as a result. (OPT-998)
  Building model 'DW01_NAND2'
Information: Ungrouping hierarchy sort1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy sort1/cmp0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy sort1/cmp8 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy sort1/cmp7 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy sort1/cmp6 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy sort1/cmp5 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy sort1/cmp4 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy sort1/cmp3 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy sort1/cmp2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy sort1/cmp1 before Pass 1 (OPT-776)
Information: Ungrouping 10 of 11 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'CC'
Information: Added key list 'DesignWare' to design 'CC'. (DDB-72)
 Implement Synthetic for 'CC'.
  Processing 'CC_DW_div_tc_J1_0'
  Processing 'CC_DW01_absval_J1_0'
  Processing 'CC_DW01_inc_J1_0'
  Processing 'CC_DW_div_tc_J1_1'
  Processing 'CC_DW01_absval_J1_1'
  Processing 'CC_DW01_inc_J1_1'

  Updating timing information
Information: Updating design information... (UID-85)
Information: The library cell 'HOLDX1' in the library 'slow' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
Information: Updating design information... (UID-85)
  Mapping Optimization (Phase 1)
  Mapping Optimization (Phase 2)
  Mapping Optimization (Phase 3)
  Mapping Optimization (Phase 4)
  Mapping Optimization (Phase 5)
  Mapping Optimization (Phase 6)
  Mapping Optimization (Phase 7)
  Mapping Optimization (Phase 8)
  Mapping Optimization (Phase 9)
  Mapping Optimization (Phase 10)
  Mapping Optimization (Phase 11)
  Mapping Optimization (Phase 12)
  Mapping Optimization (Phase 13)
  Mapping Optimization (Phase 14)
  Mapping Optimization (Phase 15)
  Mapping Optimization (Phase 16)
  Mapping Optimization (Phase 17)
  Mapping Optimization (Phase 18)
  Mapping Optimization (Phase 19)

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:21   42278.5      0.00       0.0       0.0                           6498720.0000
    0:00:21   42069.0      0.00       0.0       0.0                           6467360.0000

  Beginning Constant Register Removal
  -----------------------------------
    0:00:21   42069.0      0.00       0.0       0.0                           6467360.0000
    0:00:21   42069.0      0.00       0.0       0.0                           6467360.0000

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Mapping 'CC_DP_OP_99J1_124_4508_2'
  Mapping 'CC_DP_OP_100J1_125_7573_2'

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------
    0:00:22   32661.9      0.82       6.8       0.0                           4541809.0000
    0:00:22   33307.2      0.00       0.0       0.0                           4657167.5000
    0:00:22   33307.2      0.00       0.0       0.0                           4657167.5000
    0:00:22   33307.2      0.00       0.0       0.0                           4657167.5000
    0:00:22   33024.5      0.05       0.2       0.0                           4634313.5000
    0:00:22   32971.3      0.00       0.0       0.0                           4628217.0000

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:23   32252.8      0.00       0.0       0.0                           4501048.5000
    0:00:23   32252.8      0.00       0.0       0.0                           4501048.5000
    0:00:23   32252.8      0.00       0.0       0.0                           4501048.5000
    0:00:23   32146.3      0.00       0.0       0.0                           4457983.5000
    0:00:23   32146.3      0.00       0.0       0.0                           4457983.5000
    0:00:23   32146.3      0.00       0.0       0.0                           4457983.5000
    0:00:23   32146.3      0.00       0.0       0.0                           4457983.5000
    0:00:23   32146.3      0.00       0.0       0.0                           4457983.5000
    0:00:23   32146.3      0.00       0.0       0.0                           4457983.5000
    0:00:23   32146.3      0.00       0.0       0.0                           4457983.5000
    0:00:23   32146.3      0.00       0.0       0.0                           4457983.5000
    0:00:23   32146.3      0.00       0.0       0.0                           4457983.5000
    0:00:23   32146.3      0.00       0.0       0.0                           4457983.5000
    0:00:23   32146.3      0.00       0.0       0.0                           4457983.5000
    0:00:23   32146.3      0.00       0.0       0.0                           4457983.5000
    0:00:23   32146.3      0.00       0.0       0.0                           4457983.5000
    0:00:23   32146.3      0.00       0.0       0.0                           4457983.5000
    0:00:23   32146.3      0.00       0.0       0.0                           4457983.5000
    0:00:23   32146.3      0.00       0.0       0.0                           4457983.5000
    0:00:23   32146.3      0.00       0.0       0.0                           4457983.5000
    0:00:23   32146.3      0.00       0.0       0.0                           4457983.5000
    0:00:23   32146.3      0.00       0.0       0.0                           4457983.5000
    0:00:23   32146.3      0.00       0.0       0.0                           4457983.5000
    0:00:23   32146.3      0.00       0.0       0.0                           4457983.5000


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:23   32146.3      0.00       0.0       0.0                           4457983.5000
  Global Optimization (Phase 31)
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
    0:00:23   30313.5      0.00       0.0       0.0                           3978259.0000
    0:00:23   30313.5      0.00       0.0       0.0                           3978259.0000
    0:00:23   30313.5      0.00       0.0       0.0                           3978259.0000
    0:00:23   30313.5      0.00       0.0       0.0                           3980428.0000
    0:00:23   30313.5      0.00       0.0       0.0                           3980428.0000
    0:00:23   30313.5      0.00       0.0       0.0                           3980428.0000
    0:00:23   30313.5      0.00       0.0       0.0                           3980428.0000
    0:00:23   30313.5      0.00       0.0       0.0                           3980428.0000
    0:00:23   30313.5      0.00       0.0       0.0                           3980428.0000
    0:00:23   30313.5      0.00       0.0       0.0                           3980428.0000
    0:00:23   30313.5      0.00       0.0       0.0                           3980428.0000
    0:00:23   30313.5      0.00       0.0       0.0                           3980428.0000
    0:00:23   30313.5      0.00       0.0       0.0                           3980428.0000
    0:00:23   30313.5      0.00       0.0       0.0                           3980428.0000
    0:00:23   30313.5      0.00       0.0       0.0                           3980428.0000
    0:00:23   30313.5      0.00       0.0       0.0                           3980428.0000
    0:00:23   30313.5      0.00       0.0       0.0                           3980428.0000
    0:00:23   30313.5      0.00       0.0       0.0                           3980428.0000
    0:00:23   30313.5      0.00       0.0       0.0                           3980428.0000
    0:00:23   30313.5      0.00       0.0       0.0                           3980428.0000
    0:00:23   30313.5      0.00       0.0       0.0                           3980428.0000
    0:00:23   30313.5      0.00       0.0       0.0                           3980428.0000

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:23   30313.5      0.00       0.0       0.0                           3980428.0000
    0:00:23   28680.2      0.00       0.0       0.0                           3753318.0000
    0:00:23   28680.2      0.00       0.0       0.0                           3753318.0000
    0:00:23   28680.2      0.00       0.0       0.0                           3753318.0000
    0:00:24   28680.2      0.00       0.0       0.0                           3753318.0000
    0:00:24   28597.1      0.00       0.0       0.0                           3730050.2500
    0:00:24   28597.1      0.00       0.0       0.0                           3730050.2500
    0:00:24   28597.1      0.00       0.0       0.0                           3730050.2500
    0:00:24   28597.1      0.00       0.0       0.0                           3730050.2500
    0:00:24   28597.1      0.00       0.0       0.0                           3730050.2500
    0:00:24   28597.1      0.00       0.0       0.0                           3730050.2500
    0:00:24   27885.2      0.00       0.0       0.0                           3604667.2500
Loading db file '/RAID2/COURSE/BackUp/2023_Spring/iclab/iclabta01/umc018/Synthesis/slow.db'
Loading db file '/RAID2/COURSE/BackUp/2023_Spring/iclab/iclabta01/umc018/Synthesis/fast.db'
Loading db file '/RAID2/COURSE/BackUp/2023_Spring/iclab/iclabta01/umc018/Synthesis/umc18io3v5v_slow.db'
Loading db file '/RAID2/COURSE/BackUp/2023_Spring/iclab/iclabta01/umc018/Synthesis/umc18io3v5v_fast.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
  Loading target library 'fast'
  Loading target library 'umc18io3v5v_slow'
  Loading target library 'umc18io3v5v_fast'
Warning: IO pad 'P8C' is unusable: unknown logic function.  (OPT-1022)
Warning: IO pad 'P8B' is unusable: unknown logic function.  (OPT-1022)
Warning: IO pad 'P8A' is unusable: unknown logic function.  (OPT-1022)
Warning: IO pad 'P4C' is unusable: unknown logic function.  (OPT-1022)
Warning: IO pad 'P4A' is unusable: unknown logic function.  (OPT-1022)
Warning: IO pad 'P2C' is unusable: unknown logic function.  (OPT-1022)
Warning: IO pad 'P2A' is unusable: unknown logic function.  (OPT-1022)
Warning: IO pad 'P24C' is unusable: unknown logic function.  (OPT-1022)
Warning: IO pad 'P24B' is unusable: unknown logic function.  (OPT-1022)
Warning: IO pad 'P24A' is unusable: unknown logic function.  (OPT-1022)
Warning: IO pad 'P16C' is unusable: unknown logic function.  (OPT-1022)
Warning: IO pad 'P16B' is unusable: unknown logic function.  (OPT-1022)
Warning: IO pad 'P16A' is unusable: unknown logic function.  (OPT-1022)
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: There is no defined clock in the design. (PWR-80)
1
#uniquify
#compile
#======================================================
#  (F) Output Reports 
#======================================================
report_design  >  Report/$DESIGN\.design
report_resource >  Report/$DESIGN\.resource
report_timing -max_paths 3 >  Report/$DESIGN\.timing
report_area >  Report/$DESIGN\.area
report_power > Report/$DESIGN\.power
report_clock > Report/$DESIGN\.clock
report_port >  Report/$DESIGN\.port
report_power >  Report/$DESIGN\.power
#report_reference > Report/$DESIGN\.reference
#======================================================
#  (G) Change Naming Rule
#======================================================
set bus_inference_style "%s\[%d\]"
%s[%d]
set bus_naming_style "%s\[%d\]"
%s[%d]
set hdlout_internal_busses true
true
change_names -hierarchy -rule verilog
1
define_name_rules name_rule -allowed "a-z A-Z 0-9 _" -max_length 255 -type cell
1
define_name_rules name_rule -allowed "a-z A-Z 0-9 _[]" -max_length 255 -type net
1
define_name_rules name_rule -map {{"\\*cell\\*" "cell"}}
1
define_name_rules name_rule -case_insensitive
1
change_names -hierarchy -rules name_rule
1
#======================================================
#  (H) Output Results
#======================================================
set verilogout_higher_designs_first true
true
write -format verilog -output Netlist/$DESIGN\_SYN.v -hierarchy
Writing verilog file '/RAID2/COURSE/iclab/iclab069/Lab01/Exercise/02_SYN/Netlist/CC_SYN.v'.
1
write -format ddc     -hierarchy -output $DESIGN\_SYN.ddc
Writing ddc file 'CC_SYN.ddc'.
1
write_sdf -version 3.0 -context verilog -load_delay cell Netlist/$DESIGN\_SYN.sdf -significant_digits 6
Information: Writing timing information to file '/RAID2/COURSE/iclab/iclab069/Lab01/Exercise/02_SYN/Netlist/CC_SYN.sdf'. (WT-3)
Information: Updating design information... (UID-85)
1
write_sdc Netlist/$DESIGN\_SYN.sdc
1
#======================================================
#  (I) Finish and Quit
#======================================================
report_area
 
****************************************
Report : area
Design : CC
Version: T-2022.03
Date   : Sat May 11 23:46:02 2024
****************************************

Library(s) Used:

    slow (File: /RAID2/COURSE/BackUp/2023_Spring/iclab/iclabta01/umc018/Synthesis/slow.db)

Number of ports:                           33
Number of nets:                          1221
Number of cells:                         1107
Number of combinational cells:           1107
Number of sequential cells:                 0
Number of macros/black boxes:               0
Number of buf/inv:                        238
Number of references:                     118

Combinational area:              27885.211389
Buf/Inv area:                     2780.870474
Noncombinational area:               0.000000
Macro/Black Box area:                0.000000
Net Interconnect area:          115220.576691

Total cell area:                 27885.211389
Total area:                     143105.788079
1
report_timing 
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : CC
Version: T-2022.03
Date   : Sat May 11 23:46:02 2024
****************************************

Operating Conditions: slow   Library: slow
Wire Load Model Mode: top

  Startpoint: in_n0[1] (input port)
  Endpoint: out_n[9] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  CC                 umc18_wl10            slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  in_n0[1] (in)                                           0.00       0.00 r
  U328/Y (INVX2)                                          0.09       0.09 f
  U905/Y (NAND2X1)                                        0.25       0.34 r
  U906/Y (INVX1)                                          0.14       0.48 f
  U909/Y (AOI2BB1X2)                                      0.29       0.77 f
  U485/Y (NAND2X2)                                        0.18       0.95 r
  U910/Y (NAND2X4)                                        0.11       1.06 f
  U324/Y (NOR2X2)                                         0.22       1.28 r
  U933/Y (AOI21X4)                                        0.20       1.48 f
  U937/Y (INVX8)                                          0.19       1.67 r
  U707/Y (NAND2X2)                                        0.11       1.78 f
  U704/Y (NAND3X2)                                        0.19       1.97 r
  U941/Y (NAND2X4)                                        0.10       2.07 f
  U942/Y (NAND2X4)                                        0.23       2.30 r
  U742/Y (MXI2X2)                                         0.35       2.65 f
  U960/Y (OAI22X4)                                        0.21       2.86 r
  U961/Y (NAND3X2)                                        0.17       3.03 f
  U964/Y (NAND2X4)                                        0.31       3.34 r
  U803/Y (MXI2X2)                                         0.34       3.67 r
  U697/Y (MXI2X2)                                         0.28       3.96 f
  U467/Y (INVX4)                                          0.31       4.27 r
  U687/S (ADDFHX2)                                        0.48       4.75 f
  U1033/Y (OR2X4)                                         0.28       5.03 f
  U762/Y (OAI2BB1XL)                                      0.34       5.38 f
  U673/Y (XOR2X1)                                         0.44       5.82 r
  U1062/Y (MXI2X4)                                        0.26       6.09 f
  U458/CO (ADDHX1)                                        0.40       6.48 f
  U659/S (ADDFHX2)                                        0.40       6.89 r
  U1104/S (ADDFHX4)                                       0.50       7.38 f
  U1292/S (ADDFHX4)                                       0.43       7.82 f
  U1293/Y (NOR2X2)                                        0.18       8.00 r
  DP_OP_100J1_125_7573_U9/S (AFCSHCINX2)                  0.54       8.54 f
  U288/Y (BUFX4)                                          0.32       8.86 f
  U1130/Y (AND2X1)                                        0.34       9.20 f
  U364/Y (OAI21X1)                                        0.29       9.49 r
  U582/Y (AOI2BB1X1)                                      0.20       9.69 f
  U363/Y (NAND2X2)                                        0.20       9.89 r
  U745/Y (INVX2)                                          0.17      10.05 f
  U1131/Y (NOR2X4)                                        0.17      10.22 r
  U361/Y (INVX2)                                          0.12      10.34 f
  U1135/Y (OAI21X4)                                       0.33      10.67 r
  U280/Y (NAND2X1)                                        0.18      10.85 f
  U569/Y (OAI211X1)                                       0.26      11.11 r
  U565/Y (NAND2X2)                                        0.14      11.25 f
  U1148/Y (XOR2X2)                                        0.47      11.71 r
  U1149/Y (NOR2X4)                                        0.17      11.89 f
  U1289/Y (AOI31X4)                                       0.46      12.34 r
  U868/Y (XNOR2X4)                                        0.31      12.66 f
  U885/Y (OR2X2)                                          0.29      12.94 f
  DP_OP_99J1_124_4508_U86/ICO (CMPR42X2)                  0.28      13.22 f
  DP_OP_99J1_124_4508_U83/S (CMPR42X2)                    0.81      14.02 r
  U1158/Y (NAND2X4)                                       0.17      14.20 f
  U262/Y (OAI21X2)                                        0.29      14.49 r
  U1159/Y (AOI21X4)                                       0.16      14.64 f
  U1160/Y (OAI21X4)                                       0.18      14.82 r
  U257/Y (INVX3)                                          0.11      14.93 f
  U548/Y (BUFX20)                                         0.24      15.17 f
  U400/Y (NAND2X1)                                        0.19      15.36 r
  U347/Y (XOR2X1)                                         1.13      16.49 r
  U543/Y (INVX2)                                          0.30      16.79 f
  U533/Y (NAND2X1)                                        0.39      17.18 r
  U245/Y (OAI22X1)                                        0.24      17.42 f
  U1218/Y (AOI2BB1X2)                                     0.21      17.63 r
  U837/Y (MXI2X2)                                         0.25      17.88 f
  U520/Y (INVX2)                                          0.15      18.03 r
  U237/Y (NAND2XL)                                        0.33      18.36 f
  U1231/Y (OR3X4)                                         0.44      18.81 f
  U384/Y (INVX2)                                          0.12      18.93 r
  U1278/Y (NAND4BBX4)                                     0.22      19.14 r
  U772/Y (INVX8)                                          0.13      19.27 f
  U231/Y (OAI21X1)                                        0.72      20.00 r
  out_n[9] (out)                                          0.00      20.00 r
  data arrival time                                                 20.00

  max_delay                                              20.00      20.00
  output external delay                                   0.00      20.00
  data required time                                                20.00
  --------------------------------------------------------------------------
  data required time                                                20.00
  data arrival time                                                -20.00
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


1
exit

Memory usage for this session 304 Mbytes.
Memory usage for this session including child processes 542 Mbytes.
CPU usage for this session 56 seconds ( 0.02 hours ).
Elapsed time for this session 32 seconds ( 0.01 hours ).

Thank you...

