0.6
2018.2
Jun 14 2018
20:41:02
C:/Users/xiang/ee2026_Project/project_shit/sim_vga_simple/sim_vga_simple.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
C:/Users/xiang/ee2026_Project/project_shit/sim_vga_simple/sim_vga_simple.srcs/sources_1/ip/blk_mem_gen_font/sim/blk_mem_gen_font.v,1760790893,verilog,,C:/Users/xiang/ee2026_Project/project_vivado/Submodules/calc_mode_module.v,,blk_mem_gen_font,,,,,,,,
C:/Users/xiang/ee2026_Project/project_vivado/Submodules/calc_mode_module.v,1760790518,verilog,,C:/Users/xiang/ee2026_Project/project_vivado/features/parser/data_parser_accumulator.v,,calc_mode_module,,,,,,,,
C:/Users/xiang/ee2026_Project/project_vivado/features/parser/data_parser_accumulator.v,1760788630,verilog,,C:/Users/xiang/ee2026_Project/project_vivado/sim/tb_vga_simple.v,,data_parser_accumulator,,,,,,,,
C:/Users/xiang/ee2026_Project/project_vivado/sim/tb_vga_simple.v,1760790802,verilog,,,,tb_vga_rendering,,,,,,,,
