sourcing C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\message_override.tcl


Starting:    C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\bin64\mbin\synbatch.exe
Install:     C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3
Hostname:    NIKELLANJILO
Date:        Wed Mar 02 20:14:13 2016
Version:     J-2015.03M-3

Arguments:   -product synplify_pro -licensetype synplifypro_actel -batch -log synplify.log led_igloo_syn.tcl
ProductType: synplify_pro

License checkout: synplifypro_actel
License: synplifypro_actel node-locked 
Licensed Vendor: actel
License Option: actel_oem

Running in Vendor Mode


auto_infer_blackbox is not supported in current product.

log file: "C:\Projects\Verilog\led_IGLOO\led_2\led_2\synthesis\led_igloo.srr"

Running: synthesis in foreground



Running led_igloo_syn|synthesis


Running: compile (Compile) on led_igloo_syn|synthesis


Running: compile_flow (Compile Process) on led_igloo_syn|synthesis


Running: compiler (Compile Input) on led_igloo_syn|synthesis

Copied C:\Projects\Verilog\led_IGLOO\led_2\led_2\synthesis\synwork\led_igloo_comp.srs to C:\Projects\Verilog\led_IGLOO\led_2\led_2\synthesis\led_igloo.srs


compiler Completed
Return Code: 0
Run Time:0h:00m:01s


Running: multi_srs_gen (Multi-srs Generator) on led_igloo_syn|synthesis

Copied C:\Projects\Verilog\led_IGLOO\led_2\led_2\synthesis\synwork\led_igloo_comp.srs to C:\Projects\Verilog\led_IGLOO\led_2\led_2\synthesis\synwork\led_igloo_s.srs


multi_srs_gen Completed
Return Code: 0
Run Time:0h:00m:00s

Copied C:\Projects\Verilog\led_IGLOO\led_2\led_2\synthesis\synwork\led_igloo_mult.srs to C:\Projects\Verilog\led_IGLOO\led_2\led_2\synthesis\led_igloo.srs

Complete: Compile Process on led_igloo_syn|synthesis


Running: premap (Pre-mapping) on led_igloo_syn|synthesis

Copied C:\Projects\Verilog\led_IGLOO\led_2\led_2\synthesis\led_igloo.sap to C:\Projects\Verilog\led_IGLOO\led_2\led_2\synthesis\synwork\led_igloo_s.sap

Copied C:\Projects\Verilog\led_IGLOO\led_2\led_2\synthesis\led_igloo.fse to C:\Projects\Verilog\led_IGLOO\led_2\led_2\synthesis\synwork\led_igloo_s.fse


premap Completed with warnings
Return Code: 1
Run Time:0h:00m:01s

Complete: Compile on led_igloo_syn|synthesis


Running: map (Map) on led_igloo_syn|synthesis


Running: fpga_mapper (Map & Optimize) on led_igloo_syn|synthesis

Copied C:\Projects\Verilog\led_IGLOO\led_2\led_2\synthesis\synwork\led_igloo_m.srm to C:\Projects\Verilog\led_IGLOO\led_2\led_2\synthesis\led_igloo.srm


fpga_mapper Completed with warnings
Return Code: 1
Run Time:0h:00m:02s

Complete: Map on led_igloo_syn|synthesis

Complete: Logic Synthesis on led_igloo_syn|synthesis

TCL script complete: "led_igloo_syn.tcl"

exit status=0

exit status=0

License checkin: synplifypro_actel

