                   SYNTHESIS REPORT
====================Information====================
commit date: Thu_Dec_30_20:22:50_2021_-0800
top_name: ysyx_210746
foundry: SMIC (110nm)
corner: MAX
track: 8T
voltage channel: LVT40
====================ERROR & WARNING====================
Errors
Warnings
****** Message Summary: 0 Error(s), 0 Warning(s) ******
#========================================================================
# Area
#========================================================================
total     std       mem  ipio  sub_harden
355866.4  355866.4  0.0  0.0   0.0 
#========================================================================
# Cell Count
#========================================================================
total  std    mem  ipio  sub_harden
33820  33820  0    0     0 
#========================================================================
f=100MHz PASS!!!
======================AREA REPORT======================
 
****************************************
Report : area
Design : ysyx_210746
Date   : Fri Dec 31 12:34:01 2021
****************************************
    
Number of ports:                        12117
Number of nets:                         45144
Number of cells:                        34066
Number of combinational cells:          28201
Number of sequential cells:              5619
Number of macros/black boxes:               0
Number of buf/inv:                       4059
Number of references:                      47
Combinational area:             212193.301706
Buf/Inv area:                    18663.134352
Noncombinational area:          143673.057602
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)
Total cell area:                355866.359308
Total area:                 undefined
Hierarchical area distribution
------------------------------
                                  Global cell area              Local cell area
                                  --------------------  -------------------------------- 
Hierarchical cell                 Absolute     Percent  Combi-       Noncombi-    Black-
                                  Total        Total    national     national     boxes   Design
--------------------------------  -----------  -------  -----------  -----------  ------  ---------------------------------
ysyx_210746                       355866.3593    100.0    1703.8616    1779.1704  0.0000  ysyx_210746
Id_stage                            1667.5520      0.5    1667.5520       0.0000  0.0000  ysyx_210746_id_stage_0
If_stage                            5459.8881      1.5    2189.3344    3270.5537  0.0000  ysyx_210746_if_stage_0
Regfile                            99048.5560     27.8   48354.9734   50693.5825  0.0000  ysyx_210746_reg_file_0
u_Csr_data_mux                     12136.8200      3.4   12136.8200       0.0000  0.0000  ysyx_210746_csr_data_mux_0
u_Pause_gen                          180.2032      0.1      77.9984     102.2048  0.0000  ysyx_210746_pause_gen_0
u_axi_ctrl                          7575.2585      2.1    3979.2632    3423.8609  0.0000  ysyx_210746_axi_ctrl_0
u_axi_ctrl/u_axi_size_ctrl           172.1344      0.0     172.1344       0.0000  0.0000  ysyx_210746_axi_size_ctrl_0
u_bubble_gen                         199.0304      0.1     199.0304       0.0000  0.0000  ysyx_210746_bubble_gen_0
u_clint                            13098.3521      3.7    8192.5216    4905.8306  0.0000  ysyx_210746_clint_0
u_continuous                          49.7576      0.0      24.2064      25.5512  0.0000  ysyx_210746_continuous_0
u_csr_exe_bypass                    1040.8752      0.3    1040.8752       0.0000  0.0000  ysyx_210746_csr_exe_bypass_0
u_csr_exe_data_mux                  3035.2136      0.9    3035.2136       0.0000  0.0000  ysyx_210746_csr_exe_data_mux_0
u_csr_exe_stage                     5034.9312      1.4    5034.9312       0.0000  0.0000  ysyx_210746_csr_exe_stage_0
u_csr_reg                          30943.8484      8.7   16175.2543   14768.5941  0.0000  ysyx_210746_csr_reg_0
u_dmem_ctrl                         3323.0009      0.9    1611.0704    1711.9305  0.0000  ysyx_210746_dmem_ctrl_0
u_dmem_rdata_mux                    1456.4184      0.4    1456.4184       0.0000  0.0000  ysyx_210746_dmem_rdata_mux_0
u_dmem_wdata_mux                    1441.6256      0.4    1441.6256       0.0000  0.0000  ysyx_210746_dmem_wdata_mux_0
u_exe_mem_reg                      20829.6077      5.9    6776.4472   14053.1605  0.0000  ysyx_210746_exe_mem_reg_0
u_exe_op2_mux                        950.7736      0.3     950.7736       0.0000  0.0000  ysyx_210746_exe_op2_mux_0
u_exe_stage                        30385.7559      8.5   30385.7559       0.0000  0.0000  ysyx_210746_exe_stage_0
u_id_exe_reg                       21144.2909      5.9    6886.7208   14257.5701  0.0000  ysyx_210746_id_exe_reg_0
u_if_addr_data_bypass                761.1568      0.2     761.1568       0.0000  0.0000  ysyx_210746_if_addr_data_bypass_0
u_if_addr_gen                      18422.4152      5.2   16779.0696    1643.3456  0.0000  ysyx_210746_if_addr_gen_0
u_if_addr_rdata_mux                 6577.4168      1.8    6577.4168       0.0000  0.0000  ysyx_210746_if_addr_rdata_mux_0
u_if_id_reg                         3893.1961      1.1    1389.1784    2504.0177  0.0000  ysyx_210746_if_id_reg_0
u_intr_excp_hold                      40.3440      0.0      14.7928      25.5512  0.0000  ysyx_210746_intr_excp_hold_0
u_ld_data_mux                        891.6024      0.3     891.6024       0.0000  0.0000  ysyx_210746_ld_data_mux_0
u_mem_wb_reg                       20801.3669      5.8    6799.3088   14002.0581  0.0000  ysyx_210746_mem_wb_reg_0
u_record_commit_pc                 40729.9581     11.4   24223.8823   16506.0758  0.0000  ysyx_210746_record_commit_pc_0
u_reg_wdata_mux                     1264.1120      0.4    1264.1120       0.0000  0.0000  ysyx_210746_reg_wdata_mux_0
--------------------------------  -----------  -------  -----------  -----------  ------  ---------------------------------
Total                                                   212193.3017  143673.0576  0.0000
=====================TIMING REPORT====================
 
****************************************
Report : timing
        -path full
        -delay max
        -input_pins
        -nets
        -max_paths 3
        -transition_time
Design : ysyx_210746
Date   : Fri Dec 31 12:33:58 2021
****************************************
 # A fanout number of 1000 was used for high fanout net computations.
 scc011ums_hd_lvt_ss_v1p08_125c_ccs
  Startpoint: u_id_exe_reg/exe_rd_w_addr_reg_3_
              (rising edge-triggered flip-flop clocked by CLK_clock)
  Endpoint: u_if_addr_gen/if_addr_reg_63_
            (rising edge-triggered flip-flop clocked by CLK_clock)
  Path Group: CLK_clock
  Path Type: max
  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock CLK_clock (rise edge)                                     0.0000     0.0000
  clock network delay (ideal)                                     0.0000     0.0000
  u_id_exe_reg/exe_rd_w_addr_reg_3_/CK (LVT_DQHDV1)     0.0000    0.0000 #   0.0000 r
  u_id_exe_reg/exe_rd_w_addr_reg_3_/Q (LVT_DQHDV1)      0.1907    0.3302     0.3302 f
  u_id_exe_reg/exe_rd_w_addr[3] (net)           8                 0.0000     0.3302 f
  u_id_exe_reg/exe_rd_w_addr[3] (ysyx_210746_id_exe_reg_0)        0.0000     0.3302 f
  exe_rd_w_addr[3] (net)                                          0.0000     0.3302 f
  u_if_addr_data_bypass/exe_rd_w_addr[3] (ysyx_210746_if_addr_data_bypass_0)
                                                                  0.0000     0.3302 f
  u_if_addr_data_bypass/exe_rd_w_addr[3] (net)                    0.0000     0.3302 f
  u_if_addr_data_bypass/U46/A1 (LVT_OR3HDV1)            0.1907    0.0000     0.3302 f
  u_if_addr_data_bypass/U46/Z (LVT_OR3HDV1)             0.0922    0.2702     0.6004 f
  u_if_addr_data_bypass/n13 (net)               1                 0.0000     0.6004 f
  u_if_addr_data_bypass/U47/A1 (LVT_OA31HDV4)           0.0922    0.0000     0.6004 f
  u_if_addr_data_bypass/U47/Z (LVT_OA31HDV4)            0.0718    0.2205     0.8209 f
  u_if_addr_data_bypass/n42 (net)               2                 0.0000     0.8209 f
  u_if_addr_data_bypass/U64/A1 (LVT_AND4HDV4)           0.0718    0.0000     0.8209 f
  u_if_addr_data_bypass/U64/Z (LVT_AND4HDV4)            0.0393    0.1036     0.9246 f
  u_if_addr_data_bypass/n45 (net)               1                 0.0000     0.9246 f
  u_if_addr_data_bypass/U3/A1 (LVT_NAND4HDV2)           0.0393    0.0000     0.9246 f
  u_if_addr_data_bypass/U3/ZN (LVT_NAND4HDV2)           0.1163    0.0627     0.9873 r
  u_if_addr_data_bypass/n71 (net)               3                 0.0000     0.9873 r
  u_if_addr_data_bypass/U77/I (LVT_INHDV1)              0.1163    0.0000     0.9873 r
  u_if_addr_data_bypass/U77/ZN (LVT_INHDV1)             0.0659    0.0574     1.0447 f
  u_if_addr_data_bypass/n66 (net)               2                 0.0000     1.0447 f
  u_if_addr_data_bypass/U79/A1 (LVT_AOI21HDV2)          0.0659    0.0000     1.0447 f
  u_if_addr_data_bypass/U79/ZN (LVT_AOI21HDV2)          0.1637    0.1125     1.1572 r
  u_if_addr_data_bypass/n67 (net)               1                 0.0000     1.1572 r
  u_if_addr_data_bypass/U80/B (LVT_OAI31HDV4)           0.1637    0.0000     1.1572 r
  u_if_addr_data_bypass/U80/ZN (LVT_OAI31HDV4)          0.1263    0.1106     1.2678 f
  u_if_addr_data_bypass/r_data1_mux[0] (net)
                                                7                 0.0000     1.2678 f
  u_if_addr_data_bypass/r_data1_mux[0] (ysyx_210746_if_addr_data_bypass_0)
                                                                  0.0000     1.2678 f
  r_data1_mux[0] (net)                                            0.0000     1.2678 f
  u_if_addr_rdata_mux/r_data1_mux[0] (ysyx_210746_if_addr_rdata_mux_0)
                                                                  0.0000     1.2678 f
  u_if_addr_rdata_mux/r_data1_mux[0] (net)                        0.0000     1.2678 f
  u_if_addr_rdata_mux/U300/B1 (LVT_INOR3HDV2)           0.1263    0.0000     1.2678 f
  u_if_addr_rdata_mux/U300/ZN (LVT_INOR3HDV2)           0.4528    0.2857     1.5536 r
  u_if_addr_rdata_mux/n522 (net)                7                 0.0000     1.5536 r
  u_if_addr_rdata_mux/U301/I (LVT_BUFHDV2)              0.4528    0.0000     1.5536 r
  u_if_addr_rdata_mux/U301/Z (LVT_BUFHDV2)              0.4906    0.3746     1.9282 r
  u_if_addr_rdata_mux/n506 (net)               28                 0.0000     1.9282 r
  u_if_addr_rdata_mux/U302/I (LVT_BUFHDV4)              0.4906    0.0000     1.9282 r
  u_if_addr_rdata_mux/U302/Z (LVT_BUFHDV4)              0.2771    0.2630     2.1912 r
  u_if_addr_rdata_mux/n811 (net)               31                 0.0000     2.1912 r
  u_if_addr_rdata_mux/U788/B1 (LVT_AOI22HDV1)           0.2771    0.0000     2.1912 r
  u_if_addr_rdata_mux/U788/ZN (LVT_AOI22HDV1)           0.1658    0.0859     2.2770 f
  u_if_addr_rdata_mux/n532 (net)                1                 0.0000     2.2770 f
  u_if_addr_rdata_mux/U790/B (LVT_OAI211HDV1)           0.1658    0.0000     2.2770 f
  u_if_addr_rdata_mux/U790/ZN (LVT_OAI211HDV1)          0.1930    0.0785     2.3555 r
  u_if_addr_rdata_mux/n534 (net)                1                 0.0000     2.3555 r
  u_if_addr_rdata_mux/U791/B (LVT_AOI21HDV1)            0.1930    0.0000     2.3555 r
  u_if_addr_rdata_mux/U791/ZN (LVT_AOI21HDV1)           0.1174    0.0543     2.4098 f
  u_if_addr_rdata_mux/n535 (net)                1                 0.0000     2.4098 f
  u_if_addr_rdata_mux/U269/C (LVT_OAI211HDV1)           0.1174    0.0000     2.4098 f
  u_if_addr_rdata_mux/U269/ZN (LVT_OAI211HDV1)          0.3797    0.1290     2.5388 r
  u_if_addr_rdata_mux/r_data1_o[7] (net)        5                 0.0000     2.5388 r
  u_if_addr_rdata_mux/r_data1_o[7] (ysyx_210746_if_addr_rdata_mux_0)
                                                                  0.0000     2.5388 r
  r_data1_o[7] (net)                                              0.0000     2.5388 r
  u_if_addr_gen/r_data1[7] (ysyx_210746_if_addr_gen_0)            0.0000     2.5388 r
  u_if_addr_gen/r_data1[7] (net)                                  0.0000     2.5388 r
  u_if_addr_gen/U609/A1 (LVT_NOR2HDV2)                  0.3797    0.0000     2.5388 r
  u_if_addr_gen/U609/ZN (LVT_NOR2HDV2)                  0.1121    0.0787     2.6174 f
  u_if_addr_gen/n1606 (net)                     3                 0.0000     2.6174 f
  u_if_addr_gen/U1060/A2 (LVT_NOR2HDV1)                 0.1121    0.0000     2.6174 f
  u_if_addr_gen/U1060/ZN (LVT_NOR2HDV1)                 0.1563    0.1156     2.7330 r
  u_if_addr_gen/n772 (net)                      2                 0.0000     2.7330 r
  u_if_addr_gen/U1073/A1 (LVT_AOI21HDV1)                0.1563    0.0000     2.7330 r
  u_if_addr_gen/U1073/ZN (LVT_AOI21HDV1)                0.1150    0.0999     2.8329 f
  u_if_addr_gen/n1623 (net)                     2                 0.0000     2.8329 f
  u_if_addr_gen/U1079/A1 (LVT_OAI21HDV1)                0.1150    0.0000     2.8329 f
  u_if_addr_gen/U1079/ZN (LVT_OAI21HDV1)                0.1639    0.1225     2.9553 r
  u_if_addr_gen/n776 (net)                      1                 0.0000     2.9553 r
  u_if_addr_gen/U1080/B (LVT_AOI21HDV2)                 0.1639    0.0000     2.9553 r
  u_if_addr_gen/U1080/ZN (LVT_AOI21HDV2)                0.1107    0.0575     3.0128 f
  u_if_addr_gen/n1255 (net)                     2                 0.0000     3.0128 f
  u_if_addr_gen/U476/A1 (LVT_OAI21HDV2)                 0.1107    0.0000     3.0128 f
  u_if_addr_gen/U476/ZN (LVT_OAI21HDV2)                 0.1583    0.1181     3.1309 r
  u_if_addr_gen/n982 (net)                      2                 0.0000     3.1309 r
  u_if_addr_gen/U1137/A1 (LVT_AOI21HDV1)                0.1583    0.0000     3.1309 r
  u_if_addr_gen/U1137/ZN (LVT_AOI21HDV1)                0.1140    0.0992     3.2301 f
  u_if_addr_gen/n1086 (net)                     2                 0.0000     3.2301 f
  u_if_addr_gen/U1177/A1 (LVT_OAI21HDV1)                0.1140    0.0000     3.2301 f
  u_if_addr_gen/U1177/ZN (LVT_OAI21HDV1)                0.1924    0.1383     3.3684 r
  u_if_addr_gen/n1174 (net)                     2                 0.0000     3.3684 r
  u_if_addr_gen/U1225/A1 (LVT_AOI21HDV1)                0.1924    0.0000     3.3684 r
  u_if_addr_gen/U1225/ZN (LVT_AOI21HDV1)                0.1202    0.1059     3.4744 f
  u_if_addr_gen/n1022 (net)                     2                 0.0000     3.4744 f
  u_if_addr_gen/U1243/A1 (LVT_OAI21HDV1)                0.1202    0.0000     3.4744 f
  u_if_addr_gen/U1243/ZN (LVT_OAI21HDV1)                0.2293    0.1606     3.6349 r
  u_if_addr_gen/n1891 (net)                     2                 0.0000     3.6349 r
  u_if_addr_gen/U1247/A1 (LVT_AOI21HDV2)                0.2293    0.0000     3.6349 r
  u_if_addr_gen/U1247/ZN (LVT_AOI21HDV2)                0.1219    0.1066     3.7415 f
  u_if_addr_gen/n1907 (net)                     2                 0.0000     3.7415 f
  u_if_addr_gen/U1250/A1 (LVT_OAI21HDV2)                0.1219    0.0000     3.7415 f
  u_if_addr_gen/U1250/ZN (LVT_OAI21HDV2)                0.2228    0.1568     3.8984 r
  u_if_addr_gen/n1923 (net)                     2                 0.0000     3.8984 r
  u_if_addr_gen/U606/A1 (LVT_AOI21HDV4)                 0.2228    0.0000     3.8984 r
  u_if_addr_gen/U606/ZN (LVT_AOI21HDV4)                 0.1061    0.0925     3.9908 f
  u_if_addr_gen/n1939 (net)                     2                 0.0000     3.9908 f
  u_if_addr_gen/U605/A1 (LVT_OAI21HDV4)                 0.1061    0.0000     3.9908 f
  u_if_addr_gen/U605/ZN (LVT_OAI21HDV4)                 0.1562    0.1133     4.1041 r
  u_if_addr_gen/n1955 (net)                     2                 0.0000     4.1041 r
  u_if_addr_gen/U604/A1 (LVT_AOI21HDV4)                 0.1562    0.0000     4.1041 r
  u_if_addr_gen/U604/ZN (LVT_AOI21HDV4)                 0.0849    0.0764     4.1805 f
  u_if_addr_gen/n1977 (net)                     2                 0.0000     4.1805 f
  u_if_addr_gen/U518/A1 (LVT_OAI21HDV2)                 0.0849    0.0000     4.1805 f
  u_if_addr_gen/U518/ZN (LVT_OAI21HDV2)                 0.1850    0.1258     4.3063 r
  u_if_addr_gen/n2151 (net)                     2                 0.0000     4.3063 r
  u_if_addr_gen/U1263/A1 (LVT_AOI21HDV2)                0.1850    0.0000     4.3063 r
  u_if_addr_gen/U1263/ZN (LVT_AOI21HDV2)                0.1129    0.1009     4.4072 f
  u_if_addr_gen/n2167 (net)                     2                 0.0000     4.4072 f
  u_if_addr_gen/U1265/A1 (LVT_OAI21HDV2)                0.1129    0.0000     4.4072 f
  u_if_addr_gen/U1265/ZN (LVT_OAI21HDV2)                0.2229    0.1544     4.5617 r
  u_if_addr_gen/n2005 (net)                     2                 0.0000     4.5617 r
  u_if_addr_gen/U608/A1 (LVT_AOI21HDV4)                 0.2229    0.0000     4.5617 r
  u_if_addr_gen/U608/ZN (LVT_AOI21HDV4)                 0.1061    0.0925     4.6541 f
  u_if_addr_gen/n2021 (net)                     2                 0.0000     4.6541 f
  u_if_addr_gen/U607/A1 (LVT_OAI21HDV4)                 0.1061    0.0000     4.6541 f
  u_if_addr_gen/U607/ZN (LVT_OAI21HDV4)                 0.1369    0.1025     4.7567 r
  u_if_addr_gen/n2079 (net)                     2                 0.0000     4.7567 r
  u_if_addr_gen/U531/A1 (LVT_AOI21HDV2)                 0.1369    0.0000     4.7567 r
  u_if_addr_gen/U531/ZN (LVT_AOI21HDV2)                 0.1042    0.0906     4.8473 f
  u_if_addr_gen/n2038 (net)                     2                 0.0000     4.8473 f
  u_if_addr_gen/U532/A1 (LVT_OAI21HDV2)                 0.1042    0.0000     4.8473 f
  u_if_addr_gen/U532/ZN (LVT_OAI21HDV2)                 0.1867    0.1320     4.9793 r
  u_if_addr_gen/n2066 (net)                     2                 0.0000     4.9793 r
  u_if_addr_gen/U1277/A1 (LVT_AO21HDV4)                 0.1867    0.0000     4.9793 r
  u_if_addr_gen/U1277/Z (LVT_AO21HDV4)                  0.0458    0.1370     5.1163 r
  u_if_addr_gen/n2051 (net)                     1                 0.0000     5.1163 r
  u_if_addr_gen/U2223/CI (LVT_AD1HDV1)                  0.0458    0.0000     5.1163 r
  u_if_addr_gen/U2223/CO (LVT_AD1HDV1)                  0.1300    0.1794     5.2957 r
  u_if_addr_gen/n1994 (net)                     1                 0.0000     5.2957 r
  u_if_addr_gen/U2194/CI (LVT_AD1HDV1)                  0.1300    0.0000     5.2957 r
  u_if_addr_gen/U2194/CO (LVT_AD1HDV1)                  0.1337    0.2004     5.4961 r
  u_if_addr_gen/n834 (net)                      1                 0.0000     5.4961 r
  u_if_addr_gen/U71/A1 (LVT_XOR2HDV2)                   0.1337    0.0000     5.4961 r
  u_if_addr_gen/U71/Z (LVT_XOR2HDV2)                    0.0836    0.1643     5.6604 f
  u_if_addr_gen/n927 (net)                      1                 0.0000     5.6604 f
  u_if_addr_gen/U1518/A2 (LVT_AOI22HDV4)                0.0836    0.0000     5.6604 f
  u_if_addr_gen/U1518/ZN (LVT_AOI22HDV4)                0.1476    0.1278     5.7882 r
  u_if_addr_gen/n935 (net)                      1                 0.0000     5.7882 r
  u_if_addr_gen/U1522/B1 (LVT_IOA22HDV4)                0.1476    0.0000     5.7882 r
  u_if_addr_gen/U1522/ZN (LVT_IOA22HDV4)                0.0960    0.0656     5.8538 f
  u_if_addr_gen/n936 (net)                      1                 0.0000     5.8538 f
  u_if_addr_gen/U1523/B (LVT_AOI21HDV4)                 0.0960    0.0000     5.8538 f
  u_if_addr_gen/U1523/ZN (LVT_AOI21HDV4)                0.1106    0.0835     5.9374 r
  u_if_addr_gen/n939 (net)                      1                 0.0000     5.9374 r
  u_if_addr_gen/U1524/A1 (LVT_NAND2HDV4)                0.1106    0.0000     5.9374 r
  u_if_addr_gen/U1524/ZN (LVT_NAND2HDV4)                0.0703    0.0627     6.0001 f
  u_if_addr_gen/if_addr_o[63] (net)             4                 0.0000     6.0001 f
  u_if_addr_gen/U2456/A2 (LVT_XOR2HDV4)                 0.0703    0.0000     6.0001 f
  u_if_addr_gen/U2456/Z (LVT_XOR2HDV4)                  0.0445    0.1671     6.1672 r
  u_if_addr_gen/n2397 (net)                     1                 0.0000     6.1672 r
  u_if_addr_gen/U2458/A1 (LVT_OAI21HDV2)                0.0445    0.0000     6.1672 r
  u_if_addr_gen/U2458/ZN (LVT_OAI21HDV2)                0.1055    0.0492     6.2164 f
  u_if_addr_gen/n413 (net)                      1                 0.0000     6.2164 f
  u_if_addr_gen/if_addr_reg_63_/D (LVT_DQHDV4)          0.1055    0.0000     6.2164 f
  data arrival time                                                          6.2164
  clock CLK_clock (rise edge)                                     6.5000     6.5000
  clock network delay (ideal)                                     0.0000     6.5000
  clock uncertainty                                              -0.1500     6.3500
  u_if_addr_gen/if_addr_reg_63_/CK (LVT_DQHDV4)                   0.0000     6.3500 r
  library setup time                                             -0.1336     6.2164
  data required time                                                         6.2164
  ------------------------------------------------------------------------------------
  data required time                                                         6.2164
  data arrival time                                                         -6.2164
  ------------------------------------------------------------------------------------
  slack (MET)                                                                0.0000
  Startpoint: u_id_exe_reg/exe_inst_type_reg_1_
              (rising edge-triggered flip-flop clocked by CLK_clock)
  Endpoint: u_if_addr_gen/if_addr_reg_61_
            (rising edge-triggered flip-flop clocked by CLK_clock)
  Path Group: CLK_clock
  Path Type: max
  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock CLK_clock (rise edge)                                     0.0000     0.0000
  clock network delay (ideal)                                     0.0000     0.0000
  u_id_exe_reg/exe_inst_type_reg_1_/CK (LVT_DQHDV2)     0.0000    0.0000 #   0.0000 r
  u_id_exe_reg/exe_inst_type_reg_1_/Q (LVT_DQHDV2)      0.1125    0.2625     0.2625 f
  u_id_exe_reg/exe_inst_type[1] (net)           4                 0.0000     0.2625 f
  u_id_exe_reg/exe_inst_type[1] (ysyx_210746_id_exe_reg_0)        0.0000     0.2625 f
  exe_inst_type[1] (net)                                          0.0000     0.2625 f
  u_exe_op2_mux/inst_type[1] (ysyx_210746_exe_op2_mux_0)          0.0000     0.2625 f
  u_exe_op2_mux/inst_type[1] (net)                                0.0000     0.2625 f
  u_exe_op2_mux/U57/A1 (LVT_INAND3HDV4)                 0.1125    0.0000     0.2625 f
  u_exe_op2_mux/U57/ZN (LVT_INAND3HDV4)                 0.1650    0.1820     0.4445 f
  u_exe_op2_mux/n14 (net)                       5                 0.0000     0.4445 f
  u_exe_op2_mux/U65/I (LVT_BUFHDV4)                     0.1650    0.0000     0.4445 f
  u_exe_op2_mux/U65/Z (LVT_BUFHDV4)                     0.0512    0.1267     0.5712 f
  u_exe_op2_mux/n17 (net)                       3                 0.0000     0.5712 f
  u_exe_op2_mux/U73/B1 (LVT_OAI22HDV2)                  0.0512    0.0000     0.5712 f
  u_exe_op2_mux/U73/ZN (LVT_OAI22HDV2)                  0.2673    0.1504     0.7216 r
  u_exe_op2_mux/op2[3] (net)                    3                 0.0000     0.7216 r
  u_exe_op2_mux/op2[3] (ysyx_210746_exe_op2_mux_0)                0.0000     0.7216 r
  op2[3] (net)                                                    0.0000     0.7216 r
  u_exe_stage/op2[3] (ysyx_210746_exe_stage_0)                    0.0000     0.7216 r
  u_exe_stage/op2[3] (net)                                        0.0000     0.7216 r
  u_exe_stage/U458/I (LVT_INHDV2)                       0.2673    0.0000     0.7216 r
  u_exe_stage/U458/ZN (LVT_INHDV2)                      0.2421    0.2064     0.9281 f
  u_exe_stage/n114 (net)                       16                 0.0000     0.9281 f
  u_exe_stage/U438/A1 (LVT_NOR2HDV4)                    0.2421    0.0000     0.9281 f
  u_exe_stage/U438/ZN (LVT_NOR2HDV4)                    0.1195    0.1015     1.0296 r
  u_exe_stage/n418 (net)                        1                 0.0000     1.0296 r
  u_exe_stage/U60/I (LVT_INHDV4)                        0.1195    0.0000     1.0296 r
  u_exe_stage/U60/ZN (LVT_INHDV4)                       0.0794    0.0693     1.0988 f
  u_exe_stage/n3583 (net)                       9                 0.0000     1.0988 f
  u_exe_stage/U442/I (LVT_INHDV4)                       0.0794    0.0000     1.0988 f
  u_exe_stage/U442/ZN (LVT_INHDV4)                      0.3636    0.2172     1.3161 r
  u_exe_stage/n4039 (net)                      42                 0.0000     1.3161 r
  u_exe_stage/U2535/A4 (LVT_NAND4HDV1)                  0.3636    0.0000     1.3161 r
  u_exe_stage/U2535/ZN (LVT_NAND4HDV1)                  0.1616    0.1337     1.4498 f
  u_exe_stage/n1531 (net)                       1                 0.0000     1.4498 f
  u_exe_stage/U2538/A1 (LVT_OAI211HDV1)                 0.1616    0.0000     1.4498 f
  u_exe_stage/U2538/ZN (LVT_OAI211HDV1)                 0.1689    0.1372     1.5869 r
  u_exe_stage/n1537 (net)                       1                 0.0000     1.5869 r
  u_exe_stage/U2543/A1 (LVT_INAND3HDV1)                 0.1689    0.0000     1.5869 r
  u_exe_stage/U2543/ZN (LVT_INAND3HDV1)                 0.1136    0.1311     1.7181 r
  u_exe_stage/n1574 (net)                       2                 0.0000     1.7181 r
  u_exe_stage/U2581/A1 (LVT_IAO21HDV1)                  0.1136    0.0000     1.7181 r
  u_exe_stage/U2581/ZN (LVT_IAO21HDV1)                  0.1082    0.1340     1.8520 r
  u_exe_stage/n1575 (net)                       1                 0.0000     1.8520 r
  u_exe_stage/U2582/A2 (LVT_NAND2HDV1)                  0.1082    0.0000     1.8520 r
  u_exe_stage/U2582/ZN (LVT_NAND2HDV1)                  0.0748    0.0591     1.9111 f
  u_exe_stage/n1577 (net)                       1                 0.0000     1.9111 f
  u_exe_stage/U497/A2 (LVT_NOR2HDV1)                    0.0748    0.0000     1.9111 f
  u_exe_stage/U497/ZN (LVT_NOR2HDV1)                    0.0918    0.0738     1.9849 r
  u_exe_stage/n1579 (net)                       1                 0.0000     1.9849 r
  u_exe_stage/U2583/A2 (LVT_AND2HDV1)                   0.0918    0.0000     1.9849 r
  u_exe_stage/U2583/Z (LVT_AND2HDV1)                    0.0622    0.1234     2.1083 r
  u_exe_stage/n1599 (net)                       1                 0.0000     2.1083 r
  u_exe_stage/U2592/A2 (LVT_NAND3HDV1)                  0.0622    0.0000     2.1083 r
  u_exe_stage/U2592/ZN (LVT_NAND3HDV1)                  0.1574    0.1137     2.2220 f
  u_exe_stage/exe_data_o[0] (net)               3                 0.0000     2.2220 f
  u_exe_stage/exe_data_o[0] (ysyx_210746_exe_stage_0)             0.0000     2.2220 f
  exe_data[0] (net)                                               0.0000     2.2220 f
  u_if_addr_rdata_mux/exe_data[0] (ysyx_210746_if_addr_rdata_mux_0)
                                                                  0.0000     2.2220 f
  u_if_addr_rdata_mux/exe_data[0] (net)                           0.0000     2.2220 f
  u_if_addr_rdata_mux/U750/A1 (LVT_NAND2HDV1)           0.1574    0.0000     2.2220 f
  u_if_addr_rdata_mux/U750/ZN (LVT_NAND2HDV1)           0.1044    0.0718     2.2938 r
  u_if_addr_rdata_mux/n477 (net)                1                 0.0000     2.2938 r
  u_if_addr_rdata_mux/U755/B (LVT_OAI211HDV2)           0.1044    0.0000     2.2938 r
  u_if_addr_rdata_mux/U755/ZN (LVT_OAI211HDV2)          0.1752    0.1283     2.4221 f
  u_if_addr_rdata_mux/r_data1_o[0] (net)        5                 0.0000     2.4221 f
  u_if_addr_rdata_mux/r_data1_o[0] (ysyx_210746_if_addr_rdata_mux_0)
                                                                  0.0000     2.4221 f
  r_data1_o[0] (net)                                              0.0000     2.4221 f
  u_if_addr_gen/r_data1[0] (ysyx_210746_if_addr_gen_0)            0.0000     2.4221 f
  u_if_addr_gen/r_data1[0] (net)                                  0.0000     2.4221 f
  u_if_addr_gen/U622/I (LVT_INHDV1)                     0.1752    0.0000     2.4221 f
  u_if_addr_gen/U622/ZN (LVT_INHDV1)                    0.0735    0.0635     2.4856 r
  u_if_addr_gen/n29 (net)                       1                 0.0000     2.4856 r
  u_if_addr_gen/U621/A2 (LVT_NAND2HDV1)                 0.0735    0.0000     2.4856 r
  u_if_addr_gen/U621/ZN (LVT_NAND2HDV1)                 0.1008    0.0597     2.5453 f
  u_if_addr_gen/n28 (net)                       1                 0.0000     2.5453 f
  u_if_addr_gen/U620/A2 (LVT_OAI22HDV2)                 0.1008    0.0000     2.5453 f
  u_if_addr_gen/U620/ZN (LVT_OAI22HDV2)                 0.1998    0.0912     2.6365 r
  u_if_addr_gen/n53 (net)                       1                 0.0000     2.6365 r
  u_if_addr_gen/U671/A1 (LVT_AOI21HDV2)                 0.1998    0.0000     2.6365 r
  u_if_addr_gen/U671/ZN (LVT_AOI21HDV2)                 0.0959    0.0851     2.7216 f
  u_if_addr_gen/n60 (net)                       1                 0.0000     2.7216 f
  u_if_addr_gen/U675/A2 (LVT_OAI21HDV2)                 0.0959    0.0000     2.7216 f
  u_if_addr_gen/U675/ZN (LVT_OAI21HDV2)                 0.1348    0.1072     2.8289 r
  u_if_addr_gen/n68 (net)                       1                 0.0000     2.8289 r
  u_if_addr_gen/U682/A2 (LVT_AOI21HDV2)                 0.1348    0.0000     2.8289 r
  u_if_addr_gen/U682/ZN (LVT_AOI21HDV2)                 0.1080    0.0820     2.9109 f
  u_if_addr_gen/n264 (net)                      2                 0.0000     2.9109 f
  u_if_addr_gen/U87/A1 (LVT_OAI21HDV2)                  0.1080    0.0000     2.9109 f
  u_if_addr_gen/U87/ZN (LVT_OAI21HDV2)                  0.1351    0.1046     3.0155 r
  u_if_addr_gen/n25 (net)                       1                 0.0000     3.0155 r
  u_if_addr_gen/U197/A1 (LVT_NAND2HDV2)                 0.1351    0.0000     3.0155 r
  u_if_addr_gen/U197/ZN (LVT_NAND2HDV2)                 0.0715    0.0578     3.0733 f
  u_if_addr_gen/n81 (net)                       1                 0.0000     3.0733 f
  u_if_addr_gen/U691/A1 (LVT_NAND2HDV2)                 0.0715    0.0000     3.0733 f
  u_if_addr_gen/U691/ZN (LVT_NAND2HDV2)                 0.0565    0.0467     3.1200 r
  u_if_addr_gen/n84 (net)                       1                 0.0000     3.1200 r
  u_if_addr_gen/U695/B (LVT_OAI211HDV2)                 0.0565    0.0000     3.1200 r
  u_if_addr_gen/U695/ZN (LVT_OAI211HDV2)                0.1185    0.0777     3.1977 f
  u_if_addr_gen/n94 (net)                       1                 0.0000     3.1977 f
  u_if_addr_gen/U709/A1 (LVT_NAND2HDV2)                 0.1185    0.0000     3.1977 f
  u_if_addr_gen/U709/ZN (LVT_NAND2HDV2)                 0.0615    0.0530     3.2507 r
  u_if_addr_gen/n112 (net)                      1                 0.0000     3.2507 r
  u_if_addr_gen/U727/A1 (LVT_NAND4HDV2)                 0.0615    0.0000     3.2507 r
  u_if_addr_gen/U727/ZN (LVT_NAND4HDV2)                 0.1356    0.0828     3.3335 f
  u_if_addr_gen/n134 (net)                      1                 0.0000     3.3335 f
  u_if_addr_gen/U749/A1 (LVT_AOI21HDV2)                 0.1356    0.0000     3.3335 f
  u_if_addr_gen/U749/ZN (LVT_AOI21HDV2)                 0.1303    0.0999     3.4333 r
  u_if_addr_gen/n152 (net)                      1                 0.0000     3.4333 r
  u_if_addr_gen/U766/A1 (LVT_OAI21HDV2)                 0.1303    0.0000     3.4333 r
  u_if_addr_gen/U766/ZN (LVT_OAI21HDV2)                 0.0931    0.0666     3.5000 f
  u_if_addr_gen/n156 (net)                      1                 0.0000     3.5000 f
  u_if_addr_gen/U768/B (LVT_OAI211HDV2)                 0.0931    0.0000     3.5000 f
  u_if_addr_gen/U768/ZN (LVT_OAI211HDV2)                0.1647    0.0564     3.5563 r
  u_if_addr_gen/n159 (net)                      1                 0.0000     3.5563 r
  u_if_addr_gen/U769/B1 (LVT_INAND2HDV1)                0.1647    0.0000     3.5563 r
  u_if_addr_gen/U769/ZN (LVT_INAND2HDV1)                0.0814    0.0730     3.6293 f
  u_if_addr_gen/n181 (net)                      1                 0.0000     3.6293 f
  u_if_addr_gen/U784/A1 (LVT_AOI21HDV2)                 0.0814    0.0000     3.6293 f
  u_if_addr_gen/U784/ZN (LVT_AOI21HDV2)                 0.1304    0.0920     3.7213 r
  u_if_addr_gen/n201 (net)                      1                 0.0000     3.7213 r
  u_if_addr_gen/U806/A1 (LVT_OAI21HDV2)                 0.1304    0.0000     3.7213 r
  u_if_addr_gen/U806/ZN (LVT_OAI21HDV2)                 0.0747    0.0652     3.7865 f
  u_if_addr_gen/n214 (net)                      1                 0.0000     3.7865 f
  u_if_addr_gen/U816/B1 (LVT_AOI22HDV2)                 0.0747    0.0000     3.7865 f
  u_if_addr_gen/U816/ZN (LVT_AOI22HDV2)                 0.1564    0.0871     3.8737 r
  u_if_addr_gen/n216 (net)                      1                 0.0000     3.8737 r
  u_if_addr_gen/U817/A1 (LVT_OAI22HDV2)                 0.1564    0.0000     3.8737 r
  u_if_addr_gen/U817/ZN (LVT_OAI22HDV2)                 0.1094    0.0765     3.9502 f
  u_if_addr_gen/n218 (net)                      1                 0.0000     3.9502 f
  u_if_addr_gen/U818/B1 (LVT_AOI22HDV2)                 0.1094    0.0000     3.9502 f
  u_if_addr_gen/U818/ZN (LVT_AOI22HDV2)                 0.1558    0.0969     4.0471 r
  u_if_addr_gen/n221 (net)                      1                 0.0000     4.0471 r
  u_if_addr_gen/U624/B1 (LVT_IOA22HDV2)                 0.1558    0.0000     4.0471 r
  u_if_addr_gen/U624/ZN (LVT_IOA22HDV2)                 0.0896    0.0707     4.1178 f
  u_if_addr_gen/n222 (net)                      1                 0.0000     4.1178 f
  u_if_addr_gen/U184/A1 (LVT_NAND2HDV2)                 0.0896    0.0000     4.1178 f
  u_if_addr_gen/U184/ZN (LVT_NAND2HDV2)                 0.0678    0.0493     4.1671 r
  u_if_addr_gen/n16 (net)                       1                 0.0000     4.1671 r
  u_if_addr_gen/U76/A1 (LVT_NAND2HDV2)                  0.0678    0.0000     4.1671 r
  u_if_addr_gen/U76/ZN (LVT_NAND2HDV2)                  0.0596    0.0480     4.2152 f
  u_if_addr_gen/n14 (net)                       1                 0.0000     4.2152 f
  u_if_addr_gen/U75/A1 (LVT_NAND2HDV2)                  0.0596    0.0000     4.2152 f
  u_if_addr_gen/U75/ZN (LVT_NAND2HDV2)                  0.1013    0.0663     4.2814 r
  u_if_addr_gen/n948 (net)                      2                 0.0000     4.2814 r
  u_if_addr_gen/U610/A1 (LVT_NAND2HDV4)                 0.1013    0.0000     4.2814 r
  u_if_addr_gen/U610/ZN (LVT_NAND2HDV4)                 0.0616    0.0519     4.3334 f
  u_if_addr_gen/n981 (net)                      1                 0.0000     4.3334 f
  u_if_addr_gen/U74/A1 (LVT_NAND4HDV4)                  0.0616    0.0000     4.3334 f
  u_if_addr_gen/U74/ZN (LVT_NAND4HDV4)                  0.1486    0.0794     4.4128 r
  u_if_addr_gen/jump_success (net)              4                 0.0000     4.4128 r
  u_if_addr_gen/jump_success (ysyx_210746_if_addr_gen_0)          0.0000     4.4128 r
  jump_success (net)                                              0.0000     4.4128 r
  u_record_commit_pc/jump_success (ysyx_210746_record_commit_pc_0)
                                                                  0.0000     4.4128 r
  u_record_commit_pc/jump_success (net)                           0.0000     4.4128 r
  u_record_commit_pc/U673/A1 (LVT_NOR2HDV8)             0.1486    0.0000     4.4128 r
  u_record_commit_pc/U673/ZN (LVT_NOR2HDV8)             0.0784    0.0547     4.4675 f
  u_record_commit_pc/n401 (net)                 4                 0.0000     4.4675 f
  u_record_commit_pc/U74/A1 (LVT_NOR2HDV2)              0.0784    0.0000     4.4675 f
  u_record_commit_pc/U74/ZN (LVT_NOR2HDV2)              0.1861    0.1208     4.5883 r
  u_record_commit_pc/n406 (net)                 3                 0.0000     4.5883 r
  u_record_commit_pc/U77/I (LVT_BUFHDV2)                0.1861    0.0000     4.5883 r
  u_record_commit_pc/U77/Z (LVT_BUFHDV2)                0.2487    0.2228     4.8111 r
  u_record_commit_pc/n2771 (net)               14                 0.0000     4.8111 r
  u_record_commit_pc/U250/A1 (LVT_AOI22HDV1)            0.2487    0.0000     4.8111 r
  u_record_commit_pc/U250/ZN (LVT_AOI22HDV1)            0.1432    0.1155     4.9266 f
  u_record_commit_pc/n2621 (net)                1                 0.0000     4.9266 f
  u_record_commit_pc/U57/A2 (LVT_NAND3HDV1)             0.1432    0.0000     4.9266 f
  u_record_commit_pc/U57/ZN (LVT_NAND3HDV1)             0.1185    0.0990     5.0256 r
  u_record_commit_pc/intr_pc[46] (net)          2                 0.0000     5.0256 r
  u_record_commit_pc/intr_pc[46] (ysyx_210746_record_commit_pc_0)
                                                                  0.0000     5.0256 r
  intr_pc[46] (net)                                               0.0000     5.0256 r
  u_csr_reg/intr_pc[46] (ysyx_210746_csr_reg_0)                   0.0000     5.0256 r
  u_csr_reg/intr_pc[46] (net)                                     0.0000     5.0256 r
  u_csr_reg/U68/A1 (LVT_NAND2HDV2)                      0.1185    0.0000     5.0256 r
  u_csr_reg/U68/ZN (LVT_NAND2HDV2)                      0.0861    0.0514     5.0770 f
  u_csr_reg/n1668 (net)                         1                 0.0000     5.0770 f
  u_csr_reg/U117/A1 (LVT_NAND2HDV1)                     0.0861    0.0000     5.0770 f
  u_csr_reg/U117/ZN (LVT_NAND2HDV1)                     0.1073    0.0677     5.1447 r
  u_csr_reg/mepc_r_o[46] (net)                  2                 0.0000     5.1447 r
  u_csr_reg/mepc_r_o[46] (ysyx_210746_csr_reg_0)                  0.0000     5.1447 r
  mepc_r[46] (net)                                                0.0000     5.1447 r
  u_if_addr_gen/mepc_r[46] (ysyx_210746_if_addr_gen_0)            0.0000     5.1447 r
  u_if_addr_gen/mepc_r[46] (net)                                  0.0000     5.1447 r
  u_if_addr_gen/U596/A1 (LVT_NAND2HDV1)                 0.1073    0.0000     5.1447 r
  u_if_addr_gen/U596/ZN (LVT_NAND2HDV1)                 0.1045    0.0638     5.2085 f
  u_if_addr_gen/n1044 (net)                     1                 0.0000     5.2085 f
  u_if_addr_gen/U39/A1 (LVT_NAND2HDV2)                  0.1045    0.0000     5.2085 f
  u_if_addr_gen/U39/ZN (LVT_NAND2HDV2)                  0.1280    0.0921     5.3006 r
  u_if_addr_gen/if_addr_o[46] (net)             6                 0.0000     5.3006 r
  u_if_addr_gen/U602/A1 (LVT_AND2HDV2)                  0.1280    0.0000     5.3006 r
  u_if_addr_gen/U602/Z (LVT_AND2HDV2)                   0.0712    0.1286     5.4292 r
  u_if_addr_gen/n13 (net)                       2                 0.0000     5.4292 r
  u_if_addr_gen/U2177/A1 (LVT_NAND2HDV2)                0.0712    0.0000     5.4292 r
  u_if_addr_gen/U2177/ZN (LVT_NAND2HDV2)                0.0738    0.0586     5.4878 f
  u_if_addr_gen/n2335 (net)                     2                 0.0000     5.4878 f
  u_if_addr_gen/U6/A1 (LVT_NOR2HDV2)                    0.0738    0.0000     5.4878 f
  u_if_addr_gen/U6/ZN (LVT_NOR2HDV2)                    0.2808    0.1712     5.6590 r
  u_if_addr_gen/n2352 (net)                     5                 0.0000     5.6590 r
  u_if_addr_gen/U2414/A2 (LVT_NAND3HDV4)                0.2808    0.0000     5.6590 r
  u_if_addr_gen/U2414/ZN (LVT_NAND3HDV4)                0.1414    0.1196     5.7786 f
  u_if_addr_gen/n2354 (net)                     1                 0.0000     5.7786 f
  u_if_addr_gen/U2415/A2 (LVT_NOR2HDV8)                 0.1414    0.0000     5.7786 f
  u_if_addr_gen/U2415/ZN (LVT_NOR2HDV8)                 0.1496    0.1158     5.8944 r
  u_if_addr_gen/n2394 (net)                    10                 0.0000     5.8944 r
  u_if_addr_gen/U2445/A1 (LVT_NAND3HDV1)                0.1496    0.0000     5.8944 r
  u_if_addr_gen/U2445/ZN (LVT_NAND3HDV1)                0.1283    0.1035     5.9979 f
  u_if_addr_gen/n2383 (net)                     1                 0.0000     5.9979 f
  u_if_addr_gen/U2447/A1 (LVT_XNOR2HDV2)                0.1283    0.0000     5.9979 f
  u_if_addr_gen/U2447/ZN (LVT_XNOR2HDV2)                0.0617    0.1656     6.1635 r
  u_if_addr_gen/n2385 (net)                     1                 0.0000     6.1635 r
  u_if_addr_gen/U2449/A1 (LVT_OAI21HDV2)                0.0617    0.0000     6.1635 r
  u_if_addr_gen/U2449/ZN (LVT_OAI21HDV2)                0.1055    0.0524     6.2158 f
  u_if_addr_gen/n416 (net)                      1                 0.0000     6.2158 f
  u_if_addr_gen/if_addr_reg_61_/D (LVT_DQHDV4)          0.1055    0.0000     6.2158 f
  data arrival time                                                          6.2158
  clock CLK_clock (rise edge)                                     6.5000     6.5000
  clock network delay (ideal)                                     0.0000     6.5000
  clock uncertainty                                              -0.1500     6.3500
  u_if_addr_gen/if_addr_reg_61_/CK (LVT_DQHDV4)                   0.0000     6.3500 r
  library setup time                                             -0.1336     6.2164
  data required time                                                         6.2164
  ------------------------------------------------------------------------------------
  data required time                                                         6.2164
  data arrival time                                                         -6.2158
  ------------------------------------------------------------------------------------
  slack (MET)                                                                0.0005
  Startpoint: u_id_exe_reg/exe_inst_type_reg_1_
              (rising edge-triggered flip-flop clocked by CLK_clock)
  Endpoint: u_if_addr_gen/if_addr_reg_59_
            (rising edge-triggered flip-flop clocked by CLK_clock)
  Path Group: CLK_clock
  Path Type: max
  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock CLK_clock (rise edge)                                     0.0000     0.0000
  clock network delay (ideal)                                     0.0000     0.0000
  u_id_exe_reg/exe_inst_type_reg_1_/CK (LVT_DQHDV2)     0.0000    0.0000 #   0.0000 r
  u_id_exe_reg/exe_inst_type_reg_1_/Q (LVT_DQHDV2)      0.1125    0.2625     0.2625 f
  u_id_exe_reg/exe_inst_type[1] (net)           4                 0.0000     0.2625 f
  u_id_exe_reg/exe_inst_type[1] (ysyx_210746_id_exe_reg_0)        0.0000     0.2625 f
  exe_inst_type[1] (net)                                          0.0000     0.2625 f
  u_exe_op2_mux/inst_type[1] (ysyx_210746_exe_op2_mux_0)          0.0000     0.2625 f
  u_exe_op2_mux/inst_type[1] (net)                                0.0000     0.2625 f
  u_exe_op2_mux/U57/A1 (LVT_INAND3HDV4)                 0.1125    0.0000     0.2625 f
  u_exe_op2_mux/U57/ZN (LVT_INAND3HDV4)                 0.1650    0.1820     0.4445 f
  u_exe_op2_mux/n14 (net)                       5                 0.0000     0.4445 f
  u_exe_op2_mux/U65/I (LVT_BUFHDV4)                     0.1650    0.0000     0.4445 f
  u_exe_op2_mux/U65/Z (LVT_BUFHDV4)                     0.0512    0.1267     0.5712 f
  u_exe_op2_mux/n17 (net)                       3                 0.0000     0.5712 f
  u_exe_op2_mux/U73/B1 (LVT_OAI22HDV2)                  0.0512    0.0000     0.5712 f
  u_exe_op2_mux/U73/ZN (LVT_OAI22HDV2)                  0.2673    0.1504     0.7216 r
  u_exe_op2_mux/op2[3] (net)                    3                 0.0000     0.7216 r
  u_exe_op2_mux/op2[3] (ysyx_210746_exe_op2_mux_0)                0.0000     0.7216 r
  op2[3] (net)                                                    0.0000     0.7216 r
  u_exe_stage/op2[3] (ysyx_210746_exe_stage_0)                    0.0000     0.7216 r
  u_exe_stage/op2[3] (net)                                        0.0000     0.7216 r
  u_exe_stage/U458/I (LVT_INHDV2)                       0.2673    0.0000     0.7216 r
  u_exe_stage/U458/ZN (LVT_INHDV2)                      0.2421    0.2064     0.9281 f
  u_exe_stage/n114 (net)                       16                 0.0000     0.9281 f
  u_exe_stage/U438/A1 (LVT_NOR2HDV4)                    0.2421    0.0000     0.9281 f
  u_exe_stage/U438/ZN (LVT_NOR2HDV4)                    0.1195    0.1015     1.0296 r
  u_exe_stage/n418 (net)                        1                 0.0000     1.0296 r
  u_exe_stage/U60/I (LVT_INHDV4)                        0.1195    0.0000     1.0296 r
  u_exe_stage/U60/ZN (LVT_INHDV4)                       0.0794    0.0693     1.0988 f
  u_exe_stage/n3583 (net)                       9                 0.0000     1.0988 f
  u_exe_stage/U442/I (LVT_INHDV4)                       0.0794    0.0000     1.0988 f
  u_exe_stage/U442/ZN (LVT_INHDV4)                      0.3636    0.2172     1.3161 r
  u_exe_stage/n4039 (net)                      42                 0.0000     1.3161 r
  u_exe_stage/U2535/A4 (LVT_NAND4HDV1)                  0.3636    0.0000     1.3161 r
  u_exe_stage/U2535/ZN (LVT_NAND4HDV1)                  0.1616    0.1337     1.4498 f
  u_exe_stage/n1531 (net)                       1                 0.0000     1.4498 f
  u_exe_stage/U2538/A1 (LVT_OAI211HDV1)                 0.1616    0.0000     1.4498 f
  u_exe_stage/U2538/ZN (LVT_OAI211HDV1)                 0.1689    0.1372     1.5869 r
  u_exe_stage/n1537 (net)                       1                 0.0000     1.5869 r
  u_exe_stage/U2543/A1 (LVT_INAND3HDV1)                 0.1689    0.0000     1.5869 r
  u_exe_stage/U2543/ZN (LVT_INAND3HDV1)                 0.1136    0.1311     1.7181 r
  u_exe_stage/n1574 (net)                       2                 0.0000     1.7181 r
  u_exe_stage/U2581/A1 (LVT_IAO21HDV1)                  0.1136    0.0000     1.7181 r
  u_exe_stage/U2581/ZN (LVT_IAO21HDV1)                  0.1082    0.1340     1.8520 r
  u_exe_stage/n1575 (net)                       1                 0.0000     1.8520 r
  u_exe_stage/U2582/A2 (LVT_NAND2HDV1)                  0.1082    0.0000     1.8520 r
  u_exe_stage/U2582/ZN (LVT_NAND2HDV1)                  0.0748    0.0591     1.9111 f
  u_exe_stage/n1577 (net)                       1                 0.0000     1.9111 f
  u_exe_stage/U497/A2 (LVT_NOR2HDV1)                    0.0748    0.0000     1.9111 f
  u_exe_stage/U497/ZN (LVT_NOR2HDV1)                    0.0918    0.0738     1.9849 r
  u_exe_stage/n1579 (net)                       1                 0.0000     1.9849 r
  u_exe_stage/U2583/A2 (LVT_AND2HDV1)                   0.0918    0.0000     1.9849 r
  u_exe_stage/U2583/Z (LVT_AND2HDV1)                    0.0622    0.1234     2.1083 r
  u_exe_stage/n1599 (net)                       1                 0.0000     2.1083 r
  u_exe_stage/U2592/A2 (LVT_NAND3HDV1)                  0.0622    0.0000     2.1083 r
  u_exe_stage/U2592/ZN (LVT_NAND3HDV1)                  0.1574    0.1137     2.2220 f
  u_exe_stage/exe_data_o[0] (net)               3                 0.0000     2.2220 f
  u_exe_stage/exe_data_o[0] (ysyx_210746_exe_stage_0)             0.0000     2.2220 f
  exe_data[0] (net)                                               0.0000     2.2220 f
  u_if_addr_rdata_mux/exe_data[0] (ysyx_210746_if_addr_rdata_mux_0)
                                                                  0.0000     2.2220 f
  u_if_addr_rdata_mux/exe_data[0] (net)                           0.0000     2.2220 f
  u_if_addr_rdata_mux/U750/A1 (LVT_NAND2HDV1)           0.1574    0.0000     2.2220 f
  u_if_addr_rdata_mux/U750/ZN (LVT_NAND2HDV1)           0.1044    0.0718     2.2938 r
  u_if_addr_rdata_mux/n477 (net)                1                 0.0000     2.2938 r
  u_if_addr_rdata_mux/U755/B (LVT_OAI211HDV2)           0.1044    0.0000     2.2938 r
  u_if_addr_rdata_mux/U755/ZN (LVT_OAI211HDV2)          0.1752    0.1283     2.4221 f
  u_if_addr_rdata_mux/r_data1_o[0] (net)        5                 0.0000     2.4221 f
  u_if_addr_rdata_mux/r_data1_o[0] (ysyx_210746_if_addr_rdata_mux_0)
                                                                  0.0000     2.4221 f
  r_data1_o[0] (net)                                              0.0000     2.4221 f
  u_if_addr_gen/r_data1[0] (ysyx_210746_if_addr_gen_0)            0.0000     2.4221 f
  u_if_addr_gen/r_data1[0] (net)                                  0.0000     2.4221 f
  u_if_addr_gen/U622/I (LVT_INHDV1)                     0.1752    0.0000     2.4221 f
  u_if_addr_gen/U622/ZN (LVT_INHDV1)                    0.0735    0.0635     2.4856 r
  u_if_addr_gen/n29 (net)                       1                 0.0000     2.4856 r
  u_if_addr_gen/U621/A2 (LVT_NAND2HDV1)                 0.0735    0.0000     2.4856 r
  u_if_addr_gen/U621/ZN (LVT_NAND2HDV1)                 0.1008    0.0597     2.5453 f
  u_if_addr_gen/n28 (net)                       1                 0.0000     2.5453 f
  u_if_addr_gen/U620/A2 (LVT_OAI22HDV2)                 0.1008    0.0000     2.5453 f
  u_if_addr_gen/U620/ZN (LVT_OAI22HDV2)                 0.1998    0.0912     2.6365 r
  u_if_addr_gen/n53 (net)                       1                 0.0000     2.6365 r
  u_if_addr_gen/U671/A1 (LVT_AOI21HDV2)                 0.1998    0.0000     2.6365 r
  u_if_addr_gen/U671/ZN (LVT_AOI21HDV2)                 0.0959    0.0851     2.7216 f
  u_if_addr_gen/n60 (net)                       1                 0.0000     2.7216 f
  u_if_addr_gen/U675/A2 (LVT_OAI21HDV2)                 0.0959    0.0000     2.7216 f
  u_if_addr_gen/U675/ZN (LVT_OAI21HDV2)                 0.1348    0.1072     2.8289 r
  u_if_addr_gen/n68 (net)                       1                 0.0000     2.8289 r
  u_if_addr_gen/U682/A2 (LVT_AOI21HDV2)                 0.1348    0.0000     2.8289 r
  u_if_addr_gen/U682/ZN (LVT_AOI21HDV2)                 0.1080    0.0820     2.9109 f
  u_if_addr_gen/n264 (net)                      2                 0.0000     2.9109 f
  u_if_addr_gen/U87/A1 (LVT_OAI21HDV2)                  0.1080    0.0000     2.9109 f
  u_if_addr_gen/U87/ZN (LVT_OAI21HDV2)                  0.1351    0.1046     3.0155 r
  u_if_addr_gen/n25 (net)                       1                 0.0000     3.0155 r
  u_if_addr_gen/U197/A1 (LVT_NAND2HDV2)                 0.1351    0.0000     3.0155 r
  u_if_addr_gen/U197/ZN (LVT_NAND2HDV2)                 0.0715    0.0578     3.0733 f
  u_if_addr_gen/n81 (net)                       1                 0.0000     3.0733 f
  u_if_addr_gen/U691/A1 (LVT_NAND2HDV2)                 0.0715    0.0000     3.0733 f
  u_if_addr_gen/U691/ZN (LVT_NAND2HDV2)                 0.0565    0.0467     3.1200 r
  u_if_addr_gen/n84 (net)                       1                 0.0000     3.1200 r
  u_if_addr_gen/U695/B (LVT_OAI211HDV2)                 0.0565    0.0000     3.1200 r
  u_if_addr_gen/U695/ZN (LVT_OAI211HDV2)                0.1185    0.0777     3.1977 f
  u_if_addr_gen/n94 (net)                       1                 0.0000     3.1977 f
  u_if_addr_gen/U709/A1 (LVT_NAND2HDV2)                 0.1185    0.0000     3.1977 f
  u_if_addr_gen/U709/ZN (LVT_NAND2HDV2)                 0.0615    0.0530     3.2507 r
  u_if_addr_gen/n112 (net)                      1                 0.0000     3.2507 r
  u_if_addr_gen/U727/A1 (LVT_NAND4HDV2)                 0.0615    0.0000     3.2507 r
  u_if_addr_gen/U727/ZN (LVT_NAND4HDV2)                 0.1356    0.0828     3.3335 f
  u_if_addr_gen/n134 (net)                      1                 0.0000     3.3335 f
  u_if_addr_gen/U749/A1 (LVT_AOI21HDV2)                 0.1356    0.0000     3.3335 f
  u_if_addr_gen/U749/ZN (LVT_AOI21HDV2)                 0.1303    0.0999     3.4333 r
  u_if_addr_gen/n152 (net)                      1                 0.0000     3.4333 r
  u_if_addr_gen/U766/A1 (LVT_OAI21HDV2)                 0.1303    0.0000     3.4333 r
  u_if_addr_gen/U766/ZN (LVT_OAI21HDV2)                 0.0931    0.0666     3.5000 f
  u_if_addr_gen/n156 (net)                      1                 0.0000     3.5000 f
  u_if_addr_gen/U768/B (LVT_OAI211HDV2)                 0.0931    0.0000     3.5000 f
  u_if_addr_gen/U768/ZN (LVT_OAI211HDV2)                0.1647    0.0564     3.5563 r
  u_if_addr_gen/n159 (net)                      1                 0.0000     3.5563 r
  u_if_addr_gen/U769/B1 (LVT_INAND2HDV1)                0.1647    0.0000     3.5563 r
  u_if_addr_gen/U769/ZN (LVT_INAND2HDV1)                0.0814    0.0730     3.6293 f
  u_if_addr_gen/n181 (net)                      1                 0.0000     3.6293 f
  u_if_addr_gen/U784/A1 (LVT_AOI21HDV2)                 0.0814    0.0000     3.6293 f
  u_if_addr_gen/U784/ZN (LVT_AOI21HDV2)                 0.1304    0.0920     3.7213 r
  u_if_addr_gen/n201 (net)                      1                 0.0000     3.7213 r
  u_if_addr_gen/U806/A1 (LVT_OAI21HDV2)                 0.1304    0.0000     3.7213 r
  u_if_addr_gen/U806/ZN (LVT_OAI21HDV2)                 0.0747    0.0652     3.7865 f
  u_if_addr_gen/n214 (net)                      1                 0.0000     3.7865 f
  u_if_addr_gen/U816/B1 (LVT_AOI22HDV2)                 0.0747    0.0000     3.7865 f
  u_if_addr_gen/U816/ZN (LVT_AOI22HDV2)                 0.1564    0.0871     3.8737 r
  u_if_addr_gen/n216 (net)                      1                 0.0000     3.8737 r
  u_if_addr_gen/U817/A1 (LVT_OAI22HDV2)                 0.1564    0.0000     3.8737 r
  u_if_addr_gen/U817/ZN (LVT_OAI22HDV2)                 0.1094    0.0765     3.9502 f
  u_if_addr_gen/n218 (net)                      1                 0.0000     3.9502 f
  u_if_addr_gen/U818/B1 (LVT_AOI22HDV2)                 0.1094    0.0000     3.9502 f
  u_if_addr_gen/U818/ZN (LVT_AOI22HDV2)                 0.1558    0.0969     4.0471 r
  u_if_addr_gen/n221 (net)                      1                 0.0000     4.0471 r
  u_if_addr_gen/U624/B1 (LVT_IOA22HDV2)                 0.1558    0.0000     4.0471 r
  u_if_addr_gen/U624/ZN (LVT_IOA22HDV2)                 0.0896    0.0707     4.1178 f
  u_if_addr_gen/n222 (net)                      1                 0.0000     4.1178 f
  u_if_addr_gen/U184/A1 (LVT_NAND2HDV2)                 0.0896    0.0000     4.1178 f
  u_if_addr_gen/U184/ZN (LVT_NAND2HDV2)                 0.0678    0.0493     4.1671 r
  u_if_addr_gen/n16 (net)                       1                 0.0000     4.1671 r
  u_if_addr_gen/U76/A1 (LVT_NAND2HDV2)                  0.0678    0.0000     4.1671 r
  u_if_addr_gen/U76/ZN (LVT_NAND2HDV2)                  0.0596    0.0480     4.2152 f
  u_if_addr_gen/n14 (net)                       1                 0.0000     4.2152 f
  u_if_addr_gen/U75/A1 (LVT_NAND2HDV2)                  0.0596    0.0000     4.2152 f
  u_if_addr_gen/U75/ZN (LVT_NAND2HDV2)                  0.1013    0.0663     4.2814 r
  u_if_addr_gen/n948 (net)                      2                 0.0000     4.2814 r
  u_if_addr_gen/U610/A1 (LVT_NAND2HDV4)                 0.1013    0.0000     4.2814 r
  u_if_addr_gen/U610/ZN (LVT_NAND2HDV4)                 0.0616    0.0519     4.3334 f
  u_if_addr_gen/n981 (net)                      1                 0.0000     4.3334 f
  u_if_addr_gen/U74/A1 (LVT_NAND4HDV4)                  0.0616    0.0000     4.3334 f
  u_if_addr_gen/U74/ZN (LVT_NAND4HDV4)                  0.1486    0.0794     4.4128 r
  u_if_addr_gen/jump_success (net)              4                 0.0000     4.4128 r
  u_if_addr_gen/jump_success (ysyx_210746_if_addr_gen_0)          0.0000     4.4128 r
  jump_success (net)                                              0.0000     4.4128 r
  u_record_commit_pc/jump_success (ysyx_210746_record_commit_pc_0)
                                                                  0.0000     4.4128 r
  u_record_commit_pc/jump_success (net)                           0.0000     4.4128 r
  u_record_commit_pc/U673/A1 (LVT_NOR2HDV8)             0.1486    0.0000     4.4128 r
  u_record_commit_pc/U673/ZN (LVT_NOR2HDV8)             0.0784    0.0547     4.4675 f
  u_record_commit_pc/n401 (net)                 4                 0.0000     4.4675 f
  u_record_commit_pc/U74/A1 (LVT_NOR2HDV2)              0.0784    0.0000     4.4675 f
  u_record_commit_pc/U74/ZN (LVT_NOR2HDV2)              0.1861    0.1208     4.5883 r
  u_record_commit_pc/n406 (net)                 3                 0.0000     4.5883 r
  u_record_commit_pc/U77/I (LVT_BUFHDV2)                0.1861    0.0000     4.5883 r
  u_record_commit_pc/U77/Z (LVT_BUFHDV2)                0.2487    0.2228     4.8111 r
  u_record_commit_pc/n2771 (net)               14                 0.0000     4.8111 r
  u_record_commit_pc/U250/A1 (LVT_AOI22HDV1)            0.2487    0.0000     4.8111 r
  u_record_commit_pc/U250/ZN (LVT_AOI22HDV1)            0.1432    0.1155     4.9266 f
  u_record_commit_pc/n2621 (net)                1                 0.0000     4.9266 f
  u_record_commit_pc/U57/A2 (LVT_NAND3HDV1)             0.1432    0.0000     4.9266 f
  u_record_commit_pc/U57/ZN (LVT_NAND3HDV1)             0.1185    0.0990     5.0256 r
  u_record_commit_pc/intr_pc[46] (net)          2                 0.0000     5.0256 r
  u_record_commit_pc/intr_pc[46] (ysyx_210746_record_commit_pc_0)
                                                                  0.0000     5.0256 r
  intr_pc[46] (net)                                               0.0000     5.0256 r
  u_csr_reg/intr_pc[46] (ysyx_210746_csr_reg_0)                   0.0000     5.0256 r
  u_csr_reg/intr_pc[46] (net)                                     0.0000     5.0256 r
  u_csr_reg/U68/A1 (LVT_NAND2HDV2)                      0.1185    0.0000     5.0256 r
  u_csr_reg/U68/ZN (LVT_NAND2HDV2)                      0.0861    0.0514     5.0770 f
  u_csr_reg/n1668 (net)                         1                 0.0000     5.0770 f
  u_csr_reg/U117/A1 (LVT_NAND2HDV1)                     0.0861    0.0000     5.0770 f
  u_csr_reg/U117/ZN (LVT_NAND2HDV1)                     0.1073    0.0677     5.1447 r
  u_csr_reg/mepc_r_o[46] (net)                  2                 0.0000     5.1447 r
  u_csr_reg/mepc_r_o[46] (ysyx_210746_csr_reg_0)                  0.0000     5.1447 r
  mepc_r[46] (net)                                                0.0000     5.1447 r
  u_if_addr_gen/mepc_r[46] (ysyx_210746_if_addr_gen_0)            0.0000     5.1447 r
  u_if_addr_gen/mepc_r[46] (net)                                  0.0000     5.1447 r
  u_if_addr_gen/U596/A1 (LVT_NAND2HDV1)                 0.1073    0.0000     5.1447 r
  u_if_addr_gen/U596/ZN (LVT_NAND2HDV1)                 0.1045    0.0638     5.2085 f
  u_if_addr_gen/n1044 (net)                     1                 0.0000     5.2085 f
  u_if_addr_gen/U39/A1 (LVT_NAND2HDV2)                  0.1045    0.0000     5.2085 f
  u_if_addr_gen/U39/ZN (LVT_NAND2HDV2)                  0.1280    0.0921     5.3006 r
  u_if_addr_gen/if_addr_o[46] (net)             6                 0.0000     5.3006 r
  u_if_addr_gen/U602/A1 (LVT_AND2HDV2)                  0.1280    0.0000     5.3006 r
  u_if_addr_gen/U602/Z (LVT_AND2HDV2)                   0.0712    0.1286     5.4292 r
  u_if_addr_gen/n13 (net)                       2                 0.0000     5.4292 r
  u_if_addr_gen/U2177/A1 (LVT_NAND2HDV2)                0.0712    0.0000     5.4292 r
  u_if_addr_gen/U2177/ZN (LVT_NAND2HDV2)                0.0738    0.0586     5.4878 f
  u_if_addr_gen/n2335 (net)                     2                 0.0000     5.4878 f
  u_if_addr_gen/U6/A1 (LVT_NOR2HDV2)                    0.0738    0.0000     5.4878 f
  u_if_addr_gen/U6/ZN (LVT_NOR2HDV2)                    0.2808    0.1712     5.6590 r
  u_if_addr_gen/n2352 (net)                     5                 0.0000     5.6590 r
  u_if_addr_gen/U2414/A2 (LVT_NAND3HDV4)                0.2808    0.0000     5.6590 r
  u_if_addr_gen/U2414/ZN (LVT_NAND3HDV4)                0.1414    0.1196     5.7786 f
  u_if_addr_gen/n2354 (net)                     1                 0.0000     5.7786 f
  u_if_addr_gen/U2415/A2 (LVT_NOR2HDV8)                 0.1414    0.0000     5.7786 f
  u_if_addr_gen/U2415/ZN (LVT_NOR2HDV8)                 0.1496    0.1158     5.8944 r
  u_if_addr_gen/n2394 (net)                    10                 0.0000     5.8944 r
  u_if_addr_gen/U2435/A1 (LVT_NAND3HDV1)                0.1496    0.0000     5.8944 r
  u_if_addr_gen/U2435/ZN (LVT_NAND3HDV1)                0.1283    0.1035     5.9979 f
  u_if_addr_gen/n2375 (net)                     1                 0.0000     5.9979 f
  u_if_addr_gen/U2437/A1 (LVT_XNOR2HDV2)                0.1283    0.0000     5.9979 f
  u_if_addr_gen/U2437/ZN (LVT_XNOR2HDV2)                0.0617    0.1656     6.1635 r
  u_if_addr_gen/n2377 (net)                     1                 0.0000     6.1635 r
  u_if_addr_gen/U2439/A1 (LVT_OAI21HDV2)                0.0617    0.0000     6.1635 r
  u_if_addr_gen/U2439/ZN (LVT_OAI21HDV2)                0.1055    0.0524     6.2158 f
  u_if_addr_gen/n418 (net)                      1                 0.0000     6.2158 f
  u_if_addr_gen/if_addr_reg_59_/D (LVT_DQHDV4)          0.1055    0.0000     6.2158 f
  data arrival time                                                          6.2158
  clock CLK_clock (rise edge)                                     6.5000     6.5000
  clock network delay (ideal)                                     0.0000     6.5000
  clock uncertainty                                              -0.1500     6.3500
  u_if_addr_gen/if_addr_reg_59_/CK (LVT_DQHDV4)                   0.0000     6.3500 r
  library setup time                                             -0.1336     6.2164
  data required time                                                         6.2164
  ------------------------------------------------------------------------------------
  data required time                                                         6.2164
  data arrival time                                                         -6.2158
  ------------------------------------------------------------------------------------
  slack (MET)                                                                0.0005
=====================CHECK DESIGN REPORT====================
 
****************************************
****************************************
                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                    936
    Unconnected ports (LINT-28)                                   287
    Feedthrough (LINT-29)                                         219
    Shorted outputs (LINT-31)                                     246
    Constant outputs (LINT-52)                                    184
Cells                                                              42
    Cells do not drive (LINT-1)                                    39
    Connected to power or ground (LINT-32)                          2
    Nets connected to multiple pins on same cell (LINT-33)          1
Nets                                                               25
    Unloaded nets (LINT-2)                                         25
--------------------------------------------------------------------------------
Warning: In design 'ysyx_210746_axi_ctrl', cell 'C1066' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210746_if_addr_gen', cell 'C1606' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210746_if_addr_gen', cell 'C1607' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210746_if_addr_gen', cell 'C1611' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210746_if_addr_gen', cell 'C1615' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210746_if_addr_gen', cell 'C1616' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210746_if_addr_gen', cell 'C1620' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210746_if_addr_gen', cell 'C1621' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210746_if_addr_gen', cell 'C1625' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210746_if_addr_gen', cell 'C1626' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210746_if_addr_gen', cell 'C1630' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210746_if_addr_gen', cell 'C1631' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210746_if_addr_gen', cell 'C1635' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210746_if_addr_gen', cell 'C1636' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210746_if_addr_gen', cell 'C1644' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210746_if_addr_gen', cell 'C1666' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210746_if_addr_gen', cell 'C1674' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210746_if_addr_gen', cell 'C1681' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210746_clint', cell 'B_11' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210746_clint', cell 'C1512' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210746_csr_exe_bypass', cell 'B_14' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210746_exe_stage', cell 'C953' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210746_exe_stage', cell 'C954' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210746_exe_stage', cell 'C956' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210746_exe_stage', cell 'C1150' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210746_exe_stage', cell 'C1151' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210746_exe_stage', cell 'C1152' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210746_exe_stage', cell 'C1153' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210746_exe_stage', cell 'C1154' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210746_exe_stage', cell 'C1155' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210746_exe_stage', cell 'C1156' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210746_exe_stage', cell 'C1157' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210746_exe_stage', cell 'C1158' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210746_exe_stage', cell 'C1159' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210746_exe_stage', cell 'C1160' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210746_dmem_ctrl', cell 'B_9' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210746_dmem_ctrl', cell 'B_10' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210746_record_commit_pc', cell 'C1874' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210746_record_commit_pc', cell 'C1906' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210746', net 'wb_inst[7]' driven by pin 'u_mem_wb_reg/wb_inst[7]' has no loads. (LINT-2)
Warning: In design 'ysyx_210746', net 'wb_inst[8]' driven by pin 'u_mem_wb_reg/wb_inst[8]' has no loads. (LINT-2)
Warning: In design 'ysyx_210746', net 'wb_inst[9]' driven by pin 'u_mem_wb_reg/wb_inst[9]' has no loads. (LINT-2)
Warning: In design 'ysyx_210746', net 'wb_inst[10]' driven by pin 'u_mem_wb_reg/wb_inst[10]' has no loads. (LINT-2)
Warning: In design 'ysyx_210746', net 'wb_inst[11]' driven by pin 'u_mem_wb_reg/wb_inst[11]' has no loads. (LINT-2)
Warning: In design 'ysyx_210746', net 'wb_inst[12]' driven by pin 'u_mem_wb_reg/wb_inst[12]' has no loads. (LINT-2)
Warning: In design 'ysyx_210746', net 'wb_inst[13]' driven by pin 'u_mem_wb_reg/wb_inst[13]' has no loads. (LINT-2)
Warning: In design 'ysyx_210746', net 'wb_inst[14]' driven by pin 'u_mem_wb_reg/wb_inst[14]' has no loads. (LINT-2)
Warning: In design 'ysyx_210746', net 'wb_inst[15]' driven by pin 'u_mem_wb_reg/wb_inst[15]' has no loads. (LINT-2)
Warning: In design 'ysyx_210746', net 'wb_inst[16]' driven by pin 'u_mem_wb_reg/wb_inst[16]' has no loads. (LINT-2)
Warning: In design 'ysyx_210746', net 'wb_inst[17]' driven by pin 'u_mem_wb_reg/wb_inst[17]' has no loads. (LINT-2)
Warning: In design 'ysyx_210746', net 'wb_inst[18]' driven by pin 'u_mem_wb_reg/wb_inst[18]' has no loads. (LINT-2)
Warning: In design 'ysyx_210746', net 'wb_inst[19]' driven by pin 'u_mem_wb_reg/wb_inst[19]' has no loads. (LINT-2)
Warning: In design 'ysyx_210746', net 'wb_inst[20]' driven by pin 'u_mem_wb_reg/wb_inst[20]' has no loads. (LINT-2)
Warning: In design 'ysyx_210746', net 'wb_inst[21]' driven by pin 'u_mem_wb_reg/wb_inst[21]' has no loads. (LINT-2)
Warning: In design 'ysyx_210746', net 'wb_inst[22]' driven by pin 'u_mem_wb_reg/wb_inst[22]' has no loads. (LINT-2)
Warning: In design 'ysyx_210746', net 'wb_inst[23]' driven by pin 'u_mem_wb_reg/wb_inst[23]' has no loads. (LINT-2)
Warning: In design 'ysyx_210746', net 'wb_inst[24]' driven by pin 'u_mem_wb_reg/wb_inst[24]' has no loads. (LINT-2)
Warning: In design 'ysyx_210746', net 'wb_inst[25]' driven by pin 'u_mem_wb_reg/wb_inst[25]' has no loads. (LINT-2)
Warning: In design 'ysyx_210746', net 'wb_inst[26]' driven by pin 'u_mem_wb_reg/wb_inst[26]' has no loads. (LINT-2)
Warning: In design 'ysyx_210746', net 'wb_inst[27]' driven by pin 'u_mem_wb_reg/wb_inst[27]' has no loads. (LINT-2)
Warning: In design 'ysyx_210746', net 'wb_inst[28]' driven by pin 'u_mem_wb_reg/wb_inst[28]' has no loads. (LINT-2)
Warning: In design 'ysyx_210746', net 'wb_inst[29]' driven by pin 'u_mem_wb_reg/wb_inst[29]' has no loads. (LINT-2)
Warning: In design 'ysyx_210746', net 'wb_inst[30]' driven by pin 'u_mem_wb_reg/wb_inst[30]' has no loads. (LINT-2)
Warning: In design 'ysyx_210746', net 'wb_inst[31]' driven by pin 'u_mem_wb_reg/wb_inst[31]' has no loads. (LINT-2)
Warning: In design 'ysyx_210746', port 'io_interrupt' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_awvalid' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_awaddr[31]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_awaddr[30]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_awaddr[29]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_awaddr[28]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_awaddr[27]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_awaddr[26]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_awaddr[25]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_awaddr[24]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_awaddr[23]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_awaddr[22]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_awaddr[21]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_awaddr[20]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_awaddr[19]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_awaddr[18]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_awaddr[17]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_awaddr[16]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_awaddr[15]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_awaddr[14]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_awaddr[13]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_awaddr[12]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_awaddr[11]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_awaddr[10]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_awaddr[9]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_awaddr[8]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_awaddr[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_awaddr[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_awaddr[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_awaddr[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_awaddr[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_awaddr[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_awaddr[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_awaddr[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_awid[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_awid[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_awid[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_awid[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_awlen[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_awlen[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_awlen[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_awlen[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_awlen[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_awlen[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_awlen[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_awlen[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_awsize[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_awsize[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_awsize[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_awburst[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_awburst[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_wvalid' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_wdata[63]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_wdata[62]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_wdata[61]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_wdata[60]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_wdata[59]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_wdata[58]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_wdata[57]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_wdata[56]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_wdata[55]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_wdata[54]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_wdata[53]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_wdata[52]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_wdata[51]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_wdata[50]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_wdata[49]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_wdata[48]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_wdata[47]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_wdata[46]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_wdata[45]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_wdata[44]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_wdata[43]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_wdata[42]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_wdata[41]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_wdata[40]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_wdata[39]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_wdata[38]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_wdata[37]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_wdata[36]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_wdata[35]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_wdata[34]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_wdata[33]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_wdata[32]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_wdata[31]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_wdata[30]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_wdata[29]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_wdata[28]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_wdata[27]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_wdata[26]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_wdata[25]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_wdata[24]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_wdata[23]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_wdata[22]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_wdata[21]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_wdata[20]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_wdata[19]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_wdata[18]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_wdata[17]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_wdata[16]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_wdata[15]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_wdata[14]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_wdata[13]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_wdata[12]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_wdata[11]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_wdata[10]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_wdata[9]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_wdata[8]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_wdata[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_wdata[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_wdata[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_wdata[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_wdata[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_wdata[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_wdata[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_wdata[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_wstrb[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_wstrb[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_wstrb[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_wstrb[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_wstrb[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_wstrb[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_wstrb[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_wstrb[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_wlast' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_bready' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_arvalid' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_araddr[31]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_araddr[30]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_araddr[29]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_araddr[28]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_araddr[27]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_araddr[26]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_araddr[25]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_araddr[24]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_araddr[23]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_araddr[22]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_araddr[21]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_araddr[20]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_araddr[19]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_araddr[18]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_araddr[17]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_araddr[16]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_araddr[15]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_araddr[14]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_araddr[13]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_araddr[12]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_araddr[11]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_araddr[10]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_araddr[9]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_araddr[8]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_araddr[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_araddr[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_araddr[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_araddr[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_araddr[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_araddr[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_araddr[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_araddr[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_arid[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_arid[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_arid[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_arid[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_arlen[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_arlen[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_arlen[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_arlen[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_arlen[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_arlen[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_arlen[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_arlen[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_arsize[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_arsize[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_arsize[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_arburst[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_arburst[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_rready' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746_axi_ctrl', port 'if_addr[63]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746_axi_ctrl', port 'if_addr[62]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746_axi_ctrl', port 'if_addr[61]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746_axi_ctrl', port 'if_addr[60]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746_axi_ctrl', port 'if_addr[59]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746_axi_ctrl', port 'if_addr[58]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746_axi_ctrl', port 'if_addr[57]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746_axi_ctrl', port 'if_addr[56]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746_axi_ctrl', port 'if_addr[55]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746_axi_ctrl', port 'if_addr[54]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746_axi_ctrl', port 'if_addr[53]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746_axi_ctrl', port 'if_addr[52]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746_axi_ctrl', port 'if_addr[51]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746_axi_ctrl', port 'if_addr[50]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746_axi_ctrl', port 'if_addr[49]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746_axi_ctrl', port 'if_addr[48]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746_axi_ctrl', port 'if_addr[47]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746_axi_ctrl', port 'if_addr[46]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746_axi_ctrl', port 'if_addr[45]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746_axi_ctrl', port 'if_addr[44]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746_axi_ctrl', port 'if_addr[43]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746_axi_ctrl', port 'if_addr[42]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746_axi_ctrl', port 'if_addr[41]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746_axi_ctrl', port 'if_addr[40]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746_axi_ctrl', port 'if_addr[39]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746_axi_ctrl', port 'if_addr[38]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746_axi_ctrl', port 'if_addr[37]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746_axi_ctrl', port 'if_addr[36]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746_axi_ctrl', port 'if_addr[35]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746_axi_ctrl', port 'if_addr[34]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746_axi_ctrl', port 'if_addr[33]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746_axi_ctrl', port 'if_addr[32]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746_axi_ctrl', port 'ld_addr[63]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746_axi_ctrl', port 'ld_addr[62]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746_axi_ctrl', port 'ld_addr[61]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746_axi_ctrl', port 'ld_addr[60]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746_axi_ctrl', port 'ld_addr[59]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746_axi_ctrl', port 'ld_addr[58]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746_axi_ctrl', port 'ld_addr[57]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746_axi_ctrl', port 'ld_addr[56]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746_axi_ctrl', port 'ld_addr[55]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746_axi_ctrl', port 'ld_addr[54]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746_axi_ctrl', port 'ld_addr[53]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746_axi_ctrl', port 'ld_addr[52]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746_axi_ctrl', port 'ld_addr[51]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746_axi_ctrl', port 'ld_addr[50]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746_axi_ctrl', port 'ld_addr[49]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746_axi_ctrl', port 'ld_addr[48]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746_axi_ctrl', port 'ld_addr[47]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746_axi_ctrl', port 'ld_addr[46]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746_axi_ctrl', port 'ld_addr[45]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746_axi_ctrl', port 'ld_addr[44]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746_axi_ctrl', port 'ld_addr[43]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746_axi_ctrl', port 'ld_addr[42]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746_axi_ctrl', port 'ld_addr[41]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746_axi_ctrl', port 'ld_addr[40]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746_axi_ctrl', port 'ld_addr[39]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746_axi_ctrl', port 'ld_addr[38]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746_axi_ctrl', port 'ld_addr[37]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746_axi_ctrl', port 'ld_addr[36]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746_axi_ctrl', port 'ld_addr[35]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746_axi_ctrl', port 'ld_addr[34]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746_axi_ctrl', port 'ld_addr[33]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746_axi_ctrl', port 'ld_addr[32]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746_axi_ctrl', port 'sd_addr[63]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746_axi_ctrl', port 'sd_addr[62]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746_axi_ctrl', port 'sd_addr[61]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746_axi_ctrl', port 'sd_addr[60]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746_axi_ctrl', port 'sd_addr[59]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746_axi_ctrl', port 'sd_addr[58]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746_axi_ctrl', port 'sd_addr[57]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746_axi_ctrl', port 'sd_addr[56]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746_axi_ctrl', port 'sd_addr[55]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746_axi_ctrl', port 'sd_addr[54]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746_axi_ctrl', port 'sd_addr[53]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746_axi_ctrl', port 'sd_addr[52]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746_axi_ctrl', port 'sd_addr[51]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746_axi_ctrl', port 'sd_addr[50]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746_axi_ctrl', port 'sd_addr[49]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746_axi_ctrl', port 'sd_addr[48]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746_axi_ctrl', port 'sd_addr[47]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746_axi_ctrl', port 'sd_addr[46]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746_axi_ctrl', port 'sd_addr[45]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746_axi_ctrl', port 'sd_addr[44]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746_axi_ctrl', port 'sd_addr[43]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746_axi_ctrl', port 'sd_addr[42]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746_axi_ctrl', port 'sd_addr[41]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746_axi_ctrl', port 'sd_addr[40]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746_axi_ctrl', port 'sd_addr[39]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746_axi_ctrl', port 'sd_addr[38]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746_axi_ctrl', port 'sd_addr[37]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746_axi_ctrl', port 'sd_addr[36]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746_axi_ctrl', port 'sd_addr[35]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746_axi_ctrl', port 'sd_addr[34]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746_axi_ctrl', port 'sd_addr[33]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746_axi_ctrl', port 'sd_addr[32]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746_axi_ctrl', port 'axi_b_resp_i[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746_axi_ctrl', port 'axi_b_resp_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746_axi_ctrl', port 'axi_b_id_i[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746_axi_ctrl', port 'axi_b_id_i[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746_axi_ctrl', port 'axi_b_id_i[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746_axi_ctrl', port 'axi_b_id_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746_axi_ctrl', port 'axi_b_user_i' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746_axi_ctrl', port 'axi_r_id_i[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746_axi_ctrl', port 'axi_r_id_i[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746_axi_ctrl', port 'axi_r_id_i[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746_axi_ctrl', port 'axi_r_id_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746_axi_ctrl', port 'axi_r_user_i' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746_if_addr_gen', port 'if_resp[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746_if_addr_gen', port 'if_resp[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746_id_stage', input port 'inst[31]' is connected directly to output port 'imm[11]'. (LINT-29)
Warning: In design 'ysyx_210746_id_stage', input port 'inst[30]' is connected directly to output port 'imm[10]'. (LINT-29)
Warning: In design 'ysyx_210746_id_stage', input port 'inst[29]' is connected directly to output port 'imm[9]'. (LINT-29)
Warning: In design 'ysyx_210746_id_stage', input port 'inst[28]' is connected directly to output port 'imm[8]'. (LINT-29)
Warning: In design 'ysyx_210746_id_stage', input port 'inst[27]' is connected directly to output port 'imm[7]'. (LINT-29)
Warning: In design 'ysyx_210746_id_stage', input port 'inst[26]' is connected directly to output port 'imm[6]'. (LINT-29)
Warning: In design 'ysyx_210746_id_stage', input port 'inst[25]' is connected directly to output port 'imm[5]'. (LINT-29)
Warning: In design 'ysyx_210746_id_stage', input port 'inst[24]' is connected directly to output port 'imm[4]'. (LINT-29)
Warning: In design 'ysyx_210746_id_stage', input port 'inst[24]' is connected directly to output port 'rs2_r_addr[4]'. (LINT-29)
Warning: In design 'ysyx_210746_id_stage', input port 'inst[23]' is connected directly to output port 'imm[3]'. (LINT-29)
Warning: In design 'ysyx_210746_id_stage', input port 'inst[23]' is connected directly to output port 'rs2_r_addr[3]'. (LINT-29)
Warning: In design 'ysyx_210746_id_stage', input port 'inst[22]' is connected directly to output port 'imm[2]'. (LINT-29)
Warning: In design 'ysyx_210746_id_stage', input port 'inst[22]' is connected directly to output port 'rs2_r_addr[2]'. (LINT-29)
Warning: In design 'ysyx_210746_id_stage', input port 'inst[21]' is connected directly to output port 'imm[1]'. (LINT-29)
Warning: In design 'ysyx_210746_id_stage', input port 'inst[21]' is connected directly to output port 'rs2_r_addr[1]'. (LINT-29)
Warning: In design 'ysyx_210746_id_stage', input port 'inst[20]' is connected directly to output port 'imm[0]'. (LINT-29)
Warning: In design 'ysyx_210746_id_stage', input port 'inst[20]' is connected directly to output port 'rs2_r_addr[0]'. (LINT-29)
Warning: In design 'ysyx_210746_id_stage', input port 'inst[19]' is connected directly to output port 'rs1_r_addr[4]'. (LINT-29)
Warning: In design 'ysyx_210746_id_stage', input port 'inst[18]' is connected directly to output port 'rs1_r_addr[3]'. (LINT-29)
Warning: In design 'ysyx_210746_id_stage', input port 'inst[17]' is connected directly to output port 'rs1_r_addr[2]'. (LINT-29)
Warning: In design 'ysyx_210746_id_stage', input port 'inst[16]' is connected directly to output port 'rs1_r_addr[1]'. (LINT-29)
Warning: In design 'ysyx_210746_id_stage', input port 'inst[15]' is connected directly to output port 'rs1_r_addr[0]'. (LINT-29)
Warning: In design 'ysyx_210746_id_stage', input port 'inst[11]' is connected directly to output port 'rd_w_addr[4]'. (LINT-29)
Warning: In design 'ysyx_210746_id_stage', input port 'inst[10]' is connected directly to output port 'rd_w_addr[3]'. (LINT-29)
Warning: In design 'ysyx_210746_id_stage', input port 'inst[9]' is connected directly to output port 'rd_w_addr[2]'. (LINT-29)
Warning: In design 'ysyx_210746_id_stage', input port 'inst[8]' is connected directly to output port 'rd_w_addr[1]'. (LINT-29)
Warning: In design 'ysyx_210746_id_stage', input port 'inst[7]' is connected directly to output port 'rd_w_addr[0]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_wdata_mux', input port 'exe_data[63]' is connected directly to output port 'dmem_addr[63]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_wdata_mux', input port 'exe_data[62]' is connected directly to output port 'dmem_addr[62]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_wdata_mux', input port 'exe_data[61]' is connected directly to output port 'dmem_addr[61]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_wdata_mux', input port 'exe_data[60]' is connected directly to output port 'dmem_addr[60]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_wdata_mux', input port 'exe_data[59]' is connected directly to output port 'dmem_addr[59]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_wdata_mux', input port 'exe_data[58]' is connected directly to output port 'dmem_addr[58]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_wdata_mux', input port 'exe_data[57]' is connected directly to output port 'dmem_addr[57]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_wdata_mux', input port 'exe_data[56]' is connected directly to output port 'dmem_addr[56]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_wdata_mux', input port 'exe_data[55]' is connected directly to output port 'dmem_addr[55]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_wdata_mux', input port 'exe_data[54]' is connected directly to output port 'dmem_addr[54]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_wdata_mux', input port 'exe_data[53]' is connected directly to output port 'dmem_addr[53]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_wdata_mux', input port 'exe_data[52]' is connected directly to output port 'dmem_addr[52]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_wdata_mux', input port 'exe_data[51]' is connected directly to output port 'dmem_addr[51]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_wdata_mux', input port 'exe_data[50]' is connected directly to output port 'dmem_addr[50]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_wdata_mux', input port 'exe_data[49]' is connected directly to output port 'dmem_addr[49]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_wdata_mux', input port 'exe_data[48]' is connected directly to output port 'dmem_addr[48]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_wdata_mux', input port 'exe_data[47]' is connected directly to output port 'dmem_addr[47]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_wdata_mux', input port 'exe_data[46]' is connected directly to output port 'dmem_addr[46]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_wdata_mux', input port 'exe_data[45]' is connected directly to output port 'dmem_addr[45]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_wdata_mux', input port 'exe_data[44]' is connected directly to output port 'dmem_addr[44]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_wdata_mux', input port 'exe_data[43]' is connected directly to output port 'dmem_addr[43]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_wdata_mux', input port 'exe_data[42]' is connected directly to output port 'dmem_addr[42]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_wdata_mux', input port 'exe_data[41]' is connected directly to output port 'dmem_addr[41]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_wdata_mux', input port 'exe_data[40]' is connected directly to output port 'dmem_addr[40]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_wdata_mux', input port 'exe_data[39]' is connected directly to output port 'dmem_addr[39]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_wdata_mux', input port 'exe_data[38]' is connected directly to output port 'dmem_addr[38]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_wdata_mux', input port 'exe_data[37]' is connected directly to output port 'dmem_addr[37]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_wdata_mux', input port 'exe_data[36]' is connected directly to output port 'dmem_addr[36]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_wdata_mux', input port 'exe_data[35]' is connected directly to output port 'dmem_addr[35]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_wdata_mux', input port 'exe_data[34]' is connected directly to output port 'dmem_addr[34]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_wdata_mux', input port 'exe_data[33]' is connected directly to output port 'dmem_addr[33]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_wdata_mux', input port 'exe_data[32]' is connected directly to output port 'dmem_addr[32]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_wdata_mux', input port 'exe_data[31]' is connected directly to output port 'dmem_addr[31]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_wdata_mux', input port 'exe_data[30]' is connected directly to output port 'dmem_addr[30]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_wdata_mux', input port 'exe_data[29]' is connected directly to output port 'dmem_addr[29]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_wdata_mux', input port 'exe_data[28]' is connected directly to output port 'dmem_addr[28]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_wdata_mux', input port 'exe_data[27]' is connected directly to output port 'dmem_addr[27]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_wdata_mux', input port 'exe_data[26]' is connected directly to output port 'dmem_addr[26]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_wdata_mux', input port 'exe_data[25]' is connected directly to output port 'dmem_addr[25]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_wdata_mux', input port 'exe_data[24]' is connected directly to output port 'dmem_addr[24]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_wdata_mux', input port 'exe_data[23]' is connected directly to output port 'dmem_addr[23]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_wdata_mux', input port 'exe_data[22]' is connected directly to output port 'dmem_addr[22]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_wdata_mux', input port 'exe_data[21]' is connected directly to output port 'dmem_addr[21]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_wdata_mux', input port 'exe_data[20]' is connected directly to output port 'dmem_addr[20]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_wdata_mux', input port 'exe_data[19]' is connected directly to output port 'dmem_addr[19]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_wdata_mux', input port 'exe_data[18]' is connected directly to output port 'dmem_addr[18]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_wdata_mux', input port 'exe_data[17]' is connected directly to output port 'dmem_addr[17]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_wdata_mux', input port 'exe_data[16]' is connected directly to output port 'dmem_addr[16]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_wdata_mux', input port 'exe_data[15]' is connected directly to output port 'dmem_addr[15]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_wdata_mux', input port 'exe_data[14]' is connected directly to output port 'dmem_addr[14]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_wdata_mux', input port 'exe_data[13]' is connected directly to output port 'dmem_addr[13]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_wdata_mux', input port 'exe_data[12]' is connected directly to output port 'dmem_addr[12]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_wdata_mux', input port 'exe_data[11]' is connected directly to output port 'dmem_addr[11]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_wdata_mux', input port 'exe_data[10]' is connected directly to output port 'dmem_addr[10]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_wdata_mux', input port 'exe_data[9]' is connected directly to output port 'dmem_addr[9]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_wdata_mux', input port 'exe_data[8]' is connected directly to output port 'dmem_addr[8]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_wdata_mux', input port 'exe_data[7]' is connected directly to output port 'dmem_addr[7]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_wdata_mux', input port 'exe_data[6]' is connected directly to output port 'dmem_addr[6]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_wdata_mux', input port 'exe_data[5]' is connected directly to output port 'dmem_addr[5]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_wdata_mux', input port 'exe_data[4]' is connected directly to output port 'dmem_addr[4]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_wdata_mux', input port 'exe_data[3]' is connected directly to output port 'dmem_addr[3]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_wdata_mux', input port 'exe_data[2]' is connected directly to output port 'dmem_addr[2]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_wdata_mux', input port 'exe_data[1]' is connected directly to output port 'dmem_addr[1]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_wdata_mux', input port 'exe_data[0]' is connected directly to output port 'dmem_addr[0]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[63]' is connected directly to output port 'sd_addr[63]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[63]' is connected directly to output port 'ld_addr[63]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[62]' is connected directly to output port 'sd_addr[62]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[62]' is connected directly to output port 'ld_addr[62]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[61]' is connected directly to output port 'sd_addr[61]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[61]' is connected directly to output port 'ld_addr[61]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[60]' is connected directly to output port 'sd_addr[60]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[60]' is connected directly to output port 'ld_addr[60]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[59]' is connected directly to output port 'sd_addr[59]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[59]' is connected directly to output port 'ld_addr[59]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[58]' is connected directly to output port 'sd_addr[58]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[58]' is connected directly to output port 'ld_addr[58]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[57]' is connected directly to output port 'sd_addr[57]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[57]' is connected directly to output port 'ld_addr[57]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[56]' is connected directly to output port 'sd_addr[56]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[56]' is connected directly to output port 'ld_addr[56]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[55]' is connected directly to output port 'sd_addr[55]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[55]' is connected directly to output port 'ld_addr[55]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[54]' is connected directly to output port 'sd_addr[54]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[54]' is connected directly to output port 'ld_addr[54]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[53]' is connected directly to output port 'sd_addr[53]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[53]' is connected directly to output port 'ld_addr[53]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[52]' is connected directly to output port 'sd_addr[52]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[52]' is connected directly to output port 'ld_addr[52]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[51]' is connected directly to output port 'sd_addr[51]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[51]' is connected directly to output port 'ld_addr[51]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[50]' is connected directly to output port 'sd_addr[50]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[50]' is connected directly to output port 'ld_addr[50]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[49]' is connected directly to output port 'sd_addr[49]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[49]' is connected directly to output port 'ld_addr[49]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[48]' is connected directly to output port 'sd_addr[48]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[48]' is connected directly to output port 'ld_addr[48]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[47]' is connected directly to output port 'sd_addr[47]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[47]' is connected directly to output port 'ld_addr[47]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[46]' is connected directly to output port 'sd_addr[46]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[46]' is connected directly to output port 'ld_addr[46]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[45]' is connected directly to output port 'sd_addr[45]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[45]' is connected directly to output port 'ld_addr[45]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[44]' is connected directly to output port 'sd_addr[44]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[44]' is connected directly to output port 'ld_addr[44]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[43]' is connected directly to output port 'sd_addr[43]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[43]' is connected directly to output port 'ld_addr[43]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[42]' is connected directly to output port 'sd_addr[42]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[42]' is connected directly to output port 'ld_addr[42]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[41]' is connected directly to output port 'sd_addr[41]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[41]' is connected directly to output port 'ld_addr[41]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[40]' is connected directly to output port 'sd_addr[40]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[40]' is connected directly to output port 'ld_addr[40]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[39]' is connected directly to output port 'sd_addr[39]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[39]' is connected directly to output port 'ld_addr[39]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[38]' is connected directly to output port 'sd_addr[38]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[38]' is connected directly to output port 'ld_addr[38]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[37]' is connected directly to output port 'sd_addr[37]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[37]' is connected directly to output port 'ld_addr[37]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[36]' is connected directly to output port 'sd_addr[36]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[36]' is connected directly to output port 'ld_addr[36]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[35]' is connected directly to output port 'sd_addr[35]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[35]' is connected directly to output port 'ld_addr[35]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[34]' is connected directly to output port 'sd_addr[34]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[34]' is connected directly to output port 'ld_addr[34]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[33]' is connected directly to output port 'sd_addr[33]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[33]' is connected directly to output port 'ld_addr[33]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[32]' is connected directly to output port 'sd_addr[32]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[32]' is connected directly to output port 'ld_addr[32]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[31]' is connected directly to output port 'sd_addr[31]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[31]' is connected directly to output port 'ld_addr[31]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[30]' is connected directly to output port 'sd_addr[30]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[30]' is connected directly to output port 'ld_addr[30]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[29]' is connected directly to output port 'sd_addr[29]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[29]' is connected directly to output port 'ld_addr[29]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[28]' is connected directly to output port 'sd_addr[28]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[28]' is connected directly to output port 'ld_addr[28]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[27]' is connected directly to output port 'sd_addr[27]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[27]' is connected directly to output port 'ld_addr[27]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[26]' is connected directly to output port 'sd_addr[26]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[26]' is connected directly to output port 'ld_addr[26]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[25]' is connected directly to output port 'sd_addr[25]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[25]' is connected directly to output port 'ld_addr[25]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[24]' is connected directly to output port 'sd_addr[24]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[24]' is connected directly to output port 'ld_addr[24]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[23]' is connected directly to output port 'sd_addr[23]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[23]' is connected directly to output port 'ld_addr[23]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[22]' is connected directly to output port 'sd_addr[22]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[22]' is connected directly to output port 'ld_addr[22]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[21]' is connected directly to output port 'sd_addr[21]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[21]' is connected directly to output port 'ld_addr[21]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[20]' is connected directly to output port 'sd_addr[20]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[20]' is connected directly to output port 'ld_addr[20]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[19]' is connected directly to output port 'sd_addr[19]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[19]' is connected directly to output port 'ld_addr[19]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[18]' is connected directly to output port 'sd_addr[18]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[18]' is connected directly to output port 'ld_addr[18]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[17]' is connected directly to output port 'sd_addr[17]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[17]' is connected directly to output port 'ld_addr[17]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[16]' is connected directly to output port 'sd_addr[16]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[16]' is connected directly to output port 'ld_addr[16]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[15]' is connected directly to output port 'sd_addr[15]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[15]' is connected directly to output port 'ld_addr[15]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[14]' is connected directly to output port 'sd_addr[14]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[14]' is connected directly to output port 'ld_addr[14]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[13]' is connected directly to output port 'sd_addr[13]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[13]' is connected directly to output port 'ld_addr[13]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[12]' is connected directly to output port 'sd_addr[12]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[12]' is connected directly to output port 'ld_addr[12]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[11]' is connected directly to output port 'sd_addr[11]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[11]' is connected directly to output port 'ld_addr[11]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[10]' is connected directly to output port 'sd_addr[10]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[10]' is connected directly to output port 'ld_addr[10]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[9]' is connected directly to output port 'sd_addr[9]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[9]' is connected directly to output port 'ld_addr[9]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[8]' is connected directly to output port 'sd_addr[8]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[8]' is connected directly to output port 'ld_addr[8]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[7]' is connected directly to output port 'sd_addr[7]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[7]' is connected directly to output port 'ld_addr[7]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[6]' is connected directly to output port 'sd_addr[6]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[6]' is connected directly to output port 'ld_addr[6]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[5]' is connected directly to output port 'sd_addr[5]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[5]' is connected directly to output port 'ld_addr[5]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[4]' is connected directly to output port 'sd_addr[4]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[4]' is connected directly to output port 'ld_addr[4]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[3]' is connected directly to output port 'sd_addr[3]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[3]' is connected directly to output port 'ld_addr[3]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[2]' is connected directly to output port 'sd_addr[2]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[2]' is connected directly to output port 'ld_addr[2]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[1]' is connected directly to output port 'sd_addr[1]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[1]' is connected directly to output port 'ld_addr[1]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[0]' is connected directly to output port 'sd_addr[0]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[0]' is connected directly to output port 'ld_addr[0]'. (LINT-29)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_rid[0]'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_rid[1]'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_rid[2]'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_rid[3]'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_rlast'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[0]'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[1]'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[2]'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[3]'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[4]'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[5]'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[6]'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[7]'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[8]'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[9]'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[10]'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[11]'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[12]'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[13]'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[14]'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[15]'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[16]'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[17]'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[18]'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[19]'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[20]'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[21]'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[22]'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[23]'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[24]'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[25]'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[26]'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[27]'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[28]'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[29]'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[30]'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[31]'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[32]'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[33]'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[34]'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[35]'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[36]'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[37]'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[38]'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[39]'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[40]'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[41]'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[42]'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[43]'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[44]'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[45]'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[46]'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[47]'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[48]'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[49]'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[50]'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[51]'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[52]'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[53]'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[54]'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[55]'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[56]'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[57]'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[58]'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[59]'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[60]'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[61]'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[62]'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[63]'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_rresp[0]'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_rresp[1]'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_rvalid'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_arready'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_bid[0]'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_bid[1]'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_bid[2]'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_bid[3]'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_bresp[0]'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_bresp[1]'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_bvalid'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_wready'. (LINT-31)
Warning: In design 'ysyx_210746_axi_ctrl', output port 'axi_aw_id_o[3]' is connected directly to output port 'axi_ar_burst_o[1]'. (LINT-31)
Warning: In design 'ysyx_210746_axi_ctrl', output port 'axi_aw_id_o[3]' is connected directly to output port 'axi_ar_len_o[0]'. (LINT-31)
Warning: In design 'ysyx_210746_axi_ctrl', output port 'axi_aw_id_o[3]' is connected directly to output port 'axi_ar_len_o[1]'. (LINT-31)
Warning: In design 'ysyx_210746_axi_ctrl', output port 'axi_aw_id_o[3]' is connected directly to output port 'axi_ar_len_o[2]'. (LINT-31)
Warning: In design 'ysyx_210746_axi_ctrl', output port 'axi_aw_id_o[3]' is connected directly to output port 'axi_ar_len_o[3]'. (LINT-31)
Warning: In design 'ysyx_210746_axi_ctrl', output port 'axi_aw_id_o[3]' is connected directly to output port 'axi_ar_len_o[4]'. (LINT-31)
Warning: In design 'ysyx_210746_axi_ctrl', output port 'axi_aw_id_o[3]' is connected directly to output port 'axi_ar_len_o[5]'. (LINT-31)
Warning: In design 'ysyx_210746_axi_ctrl', output port 'axi_aw_id_o[3]' is connected directly to output port 'axi_ar_len_o[6]'. (LINT-31)
Warning: In design 'ysyx_210746_axi_ctrl', output port 'axi_aw_id_o[3]' is connected directly to output port 'axi_ar_len_o[7]'. (LINT-31)
Warning: In design 'ysyx_210746_axi_ctrl', output port 'axi_aw_id_o[3]' is connected directly to output port 'axi_ar_id_o[0]'. (LINT-31)
Warning: In design 'ysyx_210746_axi_ctrl', output port 'axi_aw_id_o[3]' is connected directly to output port 'axi_ar_id_o[1]'. (LINT-31)
Warning: In design 'ysyx_210746_axi_ctrl', output port 'axi_aw_id_o[3]' is connected directly to output port 'axi_ar_id_o[2]'. (LINT-31)
Warning: In design 'ysyx_210746_axi_ctrl', output port 'axi_aw_id_o[3]' is connected directly to output port 'axi_ar_id_o[3]'. (LINT-31)
Warning: In design 'ysyx_210746_axi_ctrl', output port 'axi_aw_id_o[3]' is connected directly to output port 'axi_aw_burst_o[1]'. (LINT-31)
Warning: In design 'ysyx_210746_axi_ctrl', output port 'axi_aw_id_o[3]' is connected directly to output port 'axi_aw_len_o[0]'. (LINT-31)
Warning: In design 'ysyx_210746_axi_ctrl', output port 'axi_aw_id_o[3]' is connected directly to output port 'axi_aw_len_o[1]'. (LINT-31)
Warning: In design 'ysyx_210746_axi_ctrl', output port 'axi_aw_id_o[3]' is connected directly to output port 'axi_aw_len_o[2]'. (LINT-31)
Warning: In design 'ysyx_210746_axi_ctrl', output port 'axi_aw_id_o[3]' is connected directly to output port 'axi_aw_len_o[3]'. (LINT-31)
Warning: In design 'ysyx_210746_axi_ctrl', output port 'axi_aw_id_o[3]' is connected directly to output port 'axi_aw_len_o[4]'. (LINT-31)
Warning: In design 'ysyx_210746_axi_ctrl', output port 'axi_aw_id_o[3]' is connected directly to output port 'axi_aw_len_o[5]'. (LINT-31)
Warning: In design 'ysyx_210746_axi_ctrl', output port 'axi_aw_id_o[3]' is connected directly to output port 'axi_aw_len_o[6]'. (LINT-31)
Warning: In design 'ysyx_210746_axi_ctrl', output port 'axi_aw_id_o[3]' is connected directly to output port 'axi_aw_len_o[7]'. (LINT-31)
Warning: In design 'ysyx_210746_axi_ctrl', output port 'axi_aw_id_o[3]' is connected directly to output port 'axi_aw_id_o[0]'. (LINT-31)
Warning: In design 'ysyx_210746_axi_ctrl', output port 'axi_aw_id_o[3]' is connected directly to output port 'axi_aw_id_o[1]'. (LINT-31)
Warning: In design 'ysyx_210746_axi_ctrl', output port 'axi_aw_id_o[3]' is connected directly to output port 'axi_aw_id_o[2]'. (LINT-31)
Warning: In design 'ysyx_210746_axi_ctrl', output port 'axi_aw_burst_o[0]' is connected directly to output port 'axi_ar_burst_o[0]'. (LINT-31)
Warning: In design 'ysyx_210746_id_stage', output port 'rs2_r_addr[4]' is connected directly to output port 'imm[4]'. (LINT-31)
Warning: In design 'ysyx_210746_id_stage', output port 'rs2_r_addr[3]' is connected directly to output port 'imm[3]'. (LINT-31)
Warning: In design 'ysyx_210746_id_stage', output port 'rs2_r_addr[2]' is connected directly to output port 'imm[2]'. (LINT-31)
Warning: In design 'ysyx_210746_id_stage', output port 'rs2_r_addr[1]' is connected directly to output port 'imm[1]'. (LINT-31)
Warning: In design 'ysyx_210746_id_stage', output port 'rs2_r_addr[0]' is connected directly to output port 'imm[0]'. (LINT-31)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[63]' is connected directly to output port 'csr_mstatus_r[0]'. (LINT-31)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[63]' is connected directly to output port 'csr_mstatus_r[1]'. (LINT-31)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[63]' is connected directly to output port 'csr_mstatus_r[2]'. (LINT-31)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[63]' is connected directly to output port 'csr_mstatus_r[4]'. (LINT-31)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[63]' is connected directly to output port 'csr_mstatus_r[5]'. (LINT-31)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[63]' is connected directly to output port 'csr_mstatus_r[6]'. (LINT-31)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[63]' is connected directly to output port 'csr_mstatus_r[8]'. (LINT-31)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[63]' is connected directly to output port 'csr_mstatus_r[9]'. (LINT-31)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[63]' is connected directly to output port 'csr_mstatus_r[10]'. (LINT-31)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[63]' is connected directly to output port 'csr_mcause_r[2]'. (LINT-31)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[63]' is connected directly to output port 'csr_mcause_r[4]'. (LINT-31)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[63]' is connected directly to output port 'csr_mcause_r[5]'. (LINT-31)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[63]' is connected directly to output port 'csr_mcause_r[6]'. (LINT-31)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[63]' is connected directly to output port 'csr_mcause_r[7]'. (LINT-31)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[63]' is connected directly to output port 'csr_mcause_r[8]'. (LINT-31)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[63]' is connected directly to output port 'csr_mcause_r[9]'. (LINT-31)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[63]' is connected directly to output port 'csr_mcause_r[10]'. (LINT-31)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[63]' is connected directly to output port 'csr_mcause_r[11]'. (LINT-31)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[63]' is connected directly to output port 'csr_mcause_r[12]'. (LINT-31)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[63]' is connected directly to output port 'csr_mcause_r[13]'. (LINT-31)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[63]' is connected directly to output port 'csr_mcause_r[14]'. (LINT-31)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[63]' is connected directly to output port 'csr_mcause_r[15]'. (LINT-31)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[63]' is connected directly to output port 'csr_mcause_r[16]'. (LINT-31)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[63]' is connected directly to output port 'csr_mcause_r[17]'. (LINT-31)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[63]' is connected directly to output port 'csr_mcause_r[18]'. (LINT-31)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[63]' is connected directly to output port 'csr_mcause_r[19]'. (LINT-31)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[63]' is connected directly to output port 'csr_mcause_r[20]'. (LINT-31)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[63]' is connected directly to output port 'csr_mcause_r[21]'. (LINT-31)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[63]' is connected directly to output port 'csr_mcause_r[22]'. (LINT-31)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[63]' is connected directly to output port 'csr_mcause_r[23]'. (LINT-31)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[63]' is connected directly to output port 'csr_mcause_r[24]'. (LINT-31)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[63]' is connected directly to output port 'csr_mcause_r[25]'. (LINT-31)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[63]' is connected directly to output port 'csr_mcause_r[26]'. (LINT-31)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[63]' is connected directly to output port 'csr_mcause_r[27]'. (LINT-31)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[63]' is connected directly to output port 'csr_mcause_r[28]'. (LINT-31)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[63]' is connected directly to output port 'csr_mcause_r[29]'. (LINT-31)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[63]' is connected directly to output port 'csr_mcause_r[30]'. (LINT-31)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[63]' is connected directly to output port 'csr_mcause_r[31]'. (LINT-31)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[63]' is connected directly to output port 'csr_mcause_r[32]'. (LINT-31)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[63]' is connected directly to output port 'csr_mcause_r[33]'. (LINT-31)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[63]' is connected directly to output port 'csr_mcause_r[34]'. (LINT-31)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[63]' is connected directly to output port 'csr_mcause_r[35]'. (LINT-31)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[63]' is connected directly to output port 'csr_mcause_r[36]'. (LINT-31)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[63]' is connected directly to output port 'csr_mcause_r[37]'. (LINT-31)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[63]' is connected directly to output port 'csr_mcause_r[38]'. (LINT-31)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[63]' is connected directly to output port 'csr_mcause_r[39]'. (LINT-31)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[63]' is connected directly to output port 'csr_mcause_r[40]'. (LINT-31)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[63]' is connected directly to output port 'csr_mcause_r[41]'. (LINT-31)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[63]' is connected directly to output port 'csr_mcause_r[42]'. (LINT-31)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[63]' is connected directly to output port 'csr_mcause_r[43]'. (LINT-31)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[63]' is connected directly to output port 'csr_mcause_r[44]'. (LINT-31)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[63]' is connected directly to output port 'csr_mcause_r[45]'. (LINT-31)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[63]' is connected directly to output port 'csr_mcause_r[46]'. (LINT-31)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[63]' is connected directly to output port 'csr_mcause_r[47]'. (LINT-31)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[63]' is connected directly to output port 'csr_mcause_r[48]'. (LINT-31)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[63]' is connected directly to output port 'csr_mcause_r[49]'. (LINT-31)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[63]' is connected directly to output port 'csr_mcause_r[50]'. (LINT-31)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[63]' is connected directly to output port 'csr_mcause_r[51]'. (LINT-31)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[63]' is connected directly to output port 'csr_mcause_r[52]'. (LINT-31)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[63]' is connected directly to output port 'csr_mcause_r[53]'. (LINT-31)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[63]' is connected directly to output port 'csr_mcause_r[54]'. (LINT-31)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[63]' is connected directly to output port 'csr_mcause_r[55]'. (LINT-31)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[63]' is connected directly to output port 'csr_mcause_r[56]'. (LINT-31)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[63]' is connected directly to output port 'csr_mcause_r[57]'. (LINT-31)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[63]' is connected directly to output port 'csr_mcause_r[58]'. (LINT-31)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[63]' is connected directly to output port 'csr_mcause_r[59]'. (LINT-31)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[63]' is connected directly to output port 'csr_mcause_r[60]'. (LINT-31)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[63]' is connected directly to output port 'csr_mcause_r[61]'. (LINT-31)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[63]' is connected directly to output port 'csr_mcause_r[62]'. (LINT-31)
Warning: In design 'ysyx_210746_dmem_ctrl', output port 'ld_addr[63]' is connected directly to output port 'sd_addr[63]'. (LINT-31)
Warning: In design 'ysyx_210746_dmem_ctrl', output port 'ld_addr[62]' is connected directly to output port 'sd_addr[62]'. (LINT-31)
Warning: In design 'ysyx_210746_dmem_ctrl', output port 'ld_addr[61]' is connected directly to output port 'sd_addr[61]'. (LINT-31)
Warning: In design 'ysyx_210746_dmem_ctrl', output port 'ld_addr[60]' is connected directly to output port 'sd_addr[60]'. (LINT-31)
Warning: In design 'ysyx_210746_dmem_ctrl', output port 'ld_addr[59]' is connected directly to output port 'sd_addr[59]'. (LINT-31)
Warning: In design 'ysyx_210746_dmem_ctrl', output port 'ld_addr[58]' is connected directly to output port 'sd_addr[58]'. (LINT-31)
Warning: In design 'ysyx_210746_dmem_ctrl', output port 'ld_addr[57]' is connected directly to output port 'sd_addr[57]'. (LINT-31)
Warning: In design 'ysyx_210746_dmem_ctrl', output port 'ld_addr[56]' is connected directly to output port 'sd_addr[56]'. (LINT-31)
Warning: In design 'ysyx_210746_dmem_ctrl', output port 'ld_addr[55]' is connected directly to output port 'sd_addr[55]'. (LINT-31)
Warning: In design 'ysyx_210746_dmem_ctrl', output port 'ld_addr[54]' is connected directly to output port 'sd_addr[54]'. (LINT-31)
Warning: In design 'ysyx_210746_dmem_ctrl', output port 'ld_addr[53]' is connected directly to output port 'sd_addr[53]'. (LINT-31)
Warning: In design 'ysyx_210746_dmem_ctrl', output port 'ld_addr[52]' is connected directly to output port 'sd_addr[52]'. (LINT-31)
Warning: In design 'ysyx_210746_dmem_ctrl', output port 'ld_addr[51]' is connected directly to output port 'sd_addr[51]'. (LINT-31)
Warning: In design 'ysyx_210746_dmem_ctrl', output port 'ld_addr[50]' is connected directly to output port 'sd_addr[50]'. (LINT-31)
Warning: In design 'ysyx_210746_dmem_ctrl', output port 'ld_addr[49]' is connected directly to output port 'sd_addr[49]'. (LINT-31)
Warning: In design 'ysyx_210746_dmem_ctrl', output port 'ld_addr[48]' is connected directly to output port 'sd_addr[48]'. (LINT-31)
Warning: In design 'ysyx_210746_dmem_ctrl', output port 'ld_addr[47]' is connected directly to output port 'sd_addr[47]'. (LINT-31)
Warning: In design 'ysyx_210746_dmem_ctrl', output port 'ld_addr[46]' is connected directly to output port 'sd_addr[46]'. (LINT-31)
Warning: In design 'ysyx_210746_dmem_ctrl', output port 'ld_addr[45]' is connected directly to output port 'sd_addr[45]'. (LINT-31)
Warning: In design 'ysyx_210746_dmem_ctrl', output port 'ld_addr[44]' is connected directly to output port 'sd_addr[44]'. (LINT-31)
Warning: In design 'ysyx_210746_dmem_ctrl', output port 'ld_addr[43]' is connected directly to output port 'sd_addr[43]'. (LINT-31)
Warning: In design 'ysyx_210746_dmem_ctrl', output port 'ld_addr[42]' is connected directly to output port 'sd_addr[42]'. (LINT-31)
Warning: In design 'ysyx_210746_dmem_ctrl', output port 'ld_addr[41]' is connected directly to output port 'sd_addr[41]'. (LINT-31)
Warning: In design 'ysyx_210746_dmem_ctrl', output port 'ld_addr[40]' is connected directly to output port 'sd_addr[40]'. (LINT-31)
Warning: In design 'ysyx_210746_dmem_ctrl', output port 'ld_addr[39]' is connected directly to output port 'sd_addr[39]'. (LINT-31)
Warning: In design 'ysyx_210746_dmem_ctrl', output port 'ld_addr[38]' is connected directly to output port 'sd_addr[38]'. (LINT-31)
Warning: In design 'ysyx_210746_dmem_ctrl', output port 'ld_addr[37]' is connected directly to output port 'sd_addr[37]'. (LINT-31)
Warning: In design 'ysyx_210746_dmem_ctrl', output port 'ld_addr[36]' is connected directly to output port 'sd_addr[36]'. (LINT-31)
Warning: In design 'ysyx_210746_dmem_ctrl', output port 'ld_addr[35]' is connected directly to output port 'sd_addr[35]'. (LINT-31)
Warning: In design 'ysyx_210746_dmem_ctrl', output port 'ld_addr[34]' is connected directly to output port 'sd_addr[34]'. (LINT-31)
Warning: In design 'ysyx_210746_dmem_ctrl', output port 'ld_addr[33]' is connected directly to output port 'sd_addr[33]'. (LINT-31)
Warning: In design 'ysyx_210746_dmem_ctrl', output port 'ld_addr[32]' is connected directly to output port 'sd_addr[32]'. (LINT-31)
Warning: In design 'ysyx_210746_dmem_ctrl', output port 'ld_addr[31]' is connected directly to output port 'sd_addr[31]'. (LINT-31)
Warning: In design 'ysyx_210746_dmem_ctrl', output port 'ld_addr[30]' is connected directly to output port 'sd_addr[30]'. (LINT-31)
Warning: In design 'ysyx_210746_dmem_ctrl', output port 'ld_addr[29]' is connected directly to output port 'sd_addr[29]'. (LINT-31)
Warning: In design 'ysyx_210746_dmem_ctrl', output port 'ld_addr[28]' is connected directly to output port 'sd_addr[28]'. (LINT-31)
Warning: In design 'ysyx_210746_dmem_ctrl', output port 'ld_addr[27]' is connected directly to output port 'sd_addr[27]'. (LINT-31)
Warning: In design 'ysyx_210746_dmem_ctrl', output port 'ld_addr[26]' is connected directly to output port 'sd_addr[26]'. (LINT-31)
Warning: In design 'ysyx_210746_dmem_ctrl', output port 'ld_addr[25]' is connected directly to output port 'sd_addr[25]'. (LINT-31)
Warning: In design 'ysyx_210746_dmem_ctrl', output port 'ld_addr[24]' is connected directly to output port 'sd_addr[24]'. (LINT-31)
Warning: In design 'ysyx_210746_dmem_ctrl', output port 'ld_addr[23]' is connected directly to output port 'sd_addr[23]'. (LINT-31)
Warning: In design 'ysyx_210746_dmem_ctrl', output port 'ld_addr[22]' is connected directly to output port 'sd_addr[22]'. (LINT-31)
Warning: In design 'ysyx_210746_dmem_ctrl', output port 'ld_addr[21]' is connected directly to output port 'sd_addr[21]'. (LINT-31)
Warning: In design 'ysyx_210746_dmem_ctrl', output port 'ld_addr[20]' is connected directly to output port 'sd_addr[20]'. (LINT-31)
Warning: In design 'ysyx_210746_dmem_ctrl', output port 'ld_addr[19]' is connected directly to output port 'sd_addr[19]'. (LINT-31)
Warning: In design 'ysyx_210746_dmem_ctrl', output port 'ld_addr[18]' is connected directly to output port 'sd_addr[18]'. (LINT-31)
Warning: In design 'ysyx_210746_dmem_ctrl', output port 'ld_addr[17]' is connected directly to output port 'sd_addr[17]'. (LINT-31)
Warning: In design 'ysyx_210746_dmem_ctrl', output port 'ld_addr[16]' is connected directly to output port 'sd_addr[16]'. (LINT-31)
Warning: In design 'ysyx_210746_dmem_ctrl', output port 'ld_addr[15]' is connected directly to output port 'sd_addr[15]'. (LINT-31)
Warning: In design 'ysyx_210746_dmem_ctrl', output port 'ld_addr[14]' is connected directly to output port 'sd_addr[14]'. (LINT-31)
Warning: In design 'ysyx_210746_dmem_ctrl', output port 'ld_addr[13]' is connected directly to output port 'sd_addr[13]'. (LINT-31)
Warning: In design 'ysyx_210746_dmem_ctrl', output port 'ld_addr[12]' is connected directly to output port 'sd_addr[12]'. (LINT-31)
Warning: In design 'ysyx_210746_dmem_ctrl', output port 'ld_addr[11]' is connected directly to output port 'sd_addr[11]'. (LINT-31)
Warning: In design 'ysyx_210746_dmem_ctrl', output port 'ld_addr[10]' is connected directly to output port 'sd_addr[10]'. (LINT-31)
Warning: In design 'ysyx_210746_dmem_ctrl', output port 'ld_addr[9]' is connected directly to output port 'sd_addr[9]'. (LINT-31)
Warning: In design 'ysyx_210746_dmem_ctrl', output port 'ld_addr[8]' is connected directly to output port 'sd_addr[8]'. (LINT-31)
Warning: In design 'ysyx_210746_dmem_ctrl', output port 'ld_addr[7]' is connected directly to output port 'sd_addr[7]'. (LINT-31)
Warning: In design 'ysyx_210746_dmem_ctrl', output port 'ld_addr[6]' is connected directly to output port 'sd_addr[6]'. (LINT-31)
Warning: In design 'ysyx_210746_dmem_ctrl', output port 'ld_addr[5]' is connected directly to output port 'sd_addr[5]'. (LINT-31)
Warning: In design 'ysyx_210746_dmem_ctrl', output port 'ld_addr[4]' is connected directly to output port 'sd_addr[4]'. (LINT-31)
Warning: In design 'ysyx_210746_dmem_ctrl', output port 'ld_addr[3]' is connected directly to output port 'sd_addr[3]'. (LINT-31)
Warning: In design 'ysyx_210746_dmem_ctrl', output port 'ld_addr[2]' is connected directly to output port 'sd_addr[2]'. (LINT-31)
Warning: In design 'ysyx_210746_dmem_ctrl', output port 'ld_addr[1]' is connected directly to output port 'sd_addr[1]'. (LINT-31)
Warning: In design 'ysyx_210746_dmem_ctrl', output port 'ld_addr[0]' is connected directly to output port 'sd_addr[0]'. (LINT-31)
Warning: In design 'ysyx_210746_axi_size_ctrl', output port 'axi_ar_size[2]' is connected directly to output port 'axi_aw_size[2]'. (LINT-31)
Warning: In design 'ysyx_210746', a pin on submodule 'u_axi_ctrl' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'axi_b_user_i' is connected to logic 0. 
Warning: In design 'ysyx_210746', a pin on submodule 'u_axi_ctrl' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'axi_r_user_i' is connected to logic 0. 
Warning: In design 'ysyx_210746', the same net is connected to more than one pin on submodule 'u_axi_ctrl'. (LINT-33)
   Net '*Logic0*' is connected to pins 'axi_b_user_i', 'axi_r_user_i''.
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_wready' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_bvalid' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_bresp[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_bresp[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_bid[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_bid[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_bid[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_bid[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_arready' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_rvalid' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_rresp[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_rresp[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_rdata[63]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_rdata[62]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_rdata[61]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_rdata[60]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_rdata[59]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_rdata[58]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_rdata[57]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_rdata[56]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_rdata[55]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_rdata[54]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_rdata[53]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_rdata[52]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_rdata[51]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_rdata[50]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_rdata[49]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_rdata[48]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_rdata[47]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_rdata[46]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_rdata[45]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_rdata[44]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_rdata[43]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_rdata[42]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_rdata[41]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_rdata[40]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_rdata[39]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_rdata[38]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_rdata[37]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_rdata[36]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_rdata[35]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_rdata[34]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_rdata[33]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_rdata[32]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_rdata[31]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_rdata[30]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_rdata[29]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_rdata[28]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_rdata[27]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_rdata[26]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_rdata[25]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_rdata[24]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_rdata[23]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_rdata[22]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_rdata[21]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_rdata[20]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_rdata[19]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_rdata[18]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_rdata[17]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_rdata[16]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_rdata[15]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_rdata[14]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_rdata[13]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_rdata[12]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_rdata[11]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_rdata[10]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_rdata[9]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_rdata[8]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_rdata[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_rdata[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_rdata[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_rdata[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_rdata[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_rdata[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_rdata[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_rdata[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_rlast' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_rid[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_rid[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_rid[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_rid[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_axi_ctrl', output port 'axi_aw_id_o[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_axi_ctrl', output port 'axi_aw_id_o[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_axi_ctrl', output port 'axi_aw_id_o[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_axi_ctrl', output port 'axi_aw_id_o[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_axi_ctrl', output port 'axi_aw_len_o[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_axi_ctrl', output port 'axi_aw_len_o[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_axi_ctrl', output port 'axi_aw_len_o[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_axi_ctrl', output port 'axi_aw_len_o[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_axi_ctrl', output port 'axi_aw_len_o[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_axi_ctrl', output port 'axi_aw_len_o[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_axi_ctrl', output port 'axi_aw_len_o[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_axi_ctrl', output port 'axi_aw_len_o[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_axi_ctrl', output port 'axi_aw_burst_o[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_axi_ctrl', output port 'axi_aw_burst_o[0]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'ysyx_210746_axi_ctrl', output port 'axi_ar_id_o[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_axi_ctrl', output port 'axi_ar_id_o[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_axi_ctrl', output port 'axi_ar_id_o[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_axi_ctrl', output port 'axi_ar_id_o[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_axi_ctrl', output port 'axi_ar_len_o[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_axi_ctrl', output port 'axi_ar_len_o[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_axi_ctrl', output port 'axi_ar_len_o[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_axi_ctrl', output port 'axi_ar_len_o[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_axi_ctrl', output port 'axi_ar_len_o[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_axi_ctrl', output port 'axi_ar_len_o[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_axi_ctrl', output port 'axi_ar_len_o[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_axi_ctrl', output port 'axi_ar_len_o[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_axi_ctrl', output port 'axi_ar_burst_o[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_axi_ctrl', output port 'axi_ar_burst_o[0]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'ysyx_210746_if_addr_gen', output port 'if_valid' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'ysyx_210746_id_stage', output port 'inst_data[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[63]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[62]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[61]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[60]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[59]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[58]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[57]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[56]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[55]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[54]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[53]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[52]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[51]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[50]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[49]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[48]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[47]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[46]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[45]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[44]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[43]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[42]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[41]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[40]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[39]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[38]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[37]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[36]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[35]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[34]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[33]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[32]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[31]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[30]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[29]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[28]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[27]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[26]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[25]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[24]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[23]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[22]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[21]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[20]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[19]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[18]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[17]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[16]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[15]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[14]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[13]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[12]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[11]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[10]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[9]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[8]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mstatus_r[10]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mstatus_r[9]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mstatus_r[8]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mstatus_r[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mstatus_r[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mstatus_r[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mstatus_r[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mstatus_r[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mstatus_r[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_axi_size_ctrl', output port 'axi_ar_size[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_axi_size_ctrl', output port 'axi_aw_size[2]' is connected directly to 'logic 0'. (LINT-52)
1
