// Seed: 3525242349
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  uwire id_4 = 1 & id_2;
  tri0  id_5;
  assign id_5 = id_4;
  wire id_6;
endmodule
module module_1 (
    input  tri  id_0,
    output wire id_1,
    input  tri  id_2,
    input  tri  id_3,
    input  wor  id_4,
    output tri1 id_5,
    output tri0 id_6,
    output tri  id_7,
    input  tri0 id_8
);
  wire id_10;
  module_0(
      id_10, id_10, id_10
  );
  wire id_11;
endmodule
