// Seed: 2312841275
module module_0 (
    input  wand  id_0,
    output tri1  id_1,
    input  uwire id_2
);
  logic id_4;
  ;
  initial $signed(73);
  ;
  wire id_5;
  always_latch @(negedge id_0)
    if (1) id_4 <= id_4;
    else begin : LABEL_0
      #1;
      assert (id_5);
    end
  assign module_1.id_2 = 0;
endmodule
module module_1 #(
    parameter id_0 = 32'd94
) (
    input  wire _id_0,
    output tri  id_1,
    input  tri0 id_2
);
  logic [-1 : id_0] id_4;
  always @(posedge id_0 or posedge id_0) id_4 = id_4;
  module_0 modCall_1 (
      id_2,
      id_1,
      id_2
  );
endmodule
