strict digraph "" {
	node [label="\N"];
	"Leaf_1516:AL"	 [def_var="['dma_out_buf_avail']",
		label="Leaf_1516:AL"];
	"1517:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0a38da5d50>",
		fillcolor=firebrick,
		label="1517:NS
dma_out_buf_avail <= dma_out_left >= { 3'h0, max_pl_sz[10:2] };",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0a38da5d50>]",
		style=filled,
		typ=NonblockingSubstitution];
	"1517:NS" -> "Leaf_1516:AL"	 [cond="[]",
		lineno=None];
	"1516:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f0a38da30d0>",
		clk_sens=True,
		fillcolor=gold,
		label="1516:AL",
		sens="['clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['max_pl_sz', 'dma_out_left']"];
	"1516:AL" -> "1517:NS"	 [cond="[]",
		lineno=None];
}
