# Reading C:/intelFPGA/17.0/modelsim_ase/tcl/vsim/pref.tcl
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:25:12 on Nov 21,2019
# vlog -reportprogress 300 ./D_FF.sv ./D_FF_en.sv ./alu.sv ./branch_accel.sv ./control.sv ./datamem.sv ./datapath.sv ./de_1_2.sv ./de_2_4.sv ./de_4_16.sv ./de_5_32.sv ./flag_register.sv ./forwarding_unit.sv ./full_adder.sv ./instructmem.sv ./mux16_1.sv ./mux2_1.sv ./mux32_1.sv ./mux4_1.sv ./mux8_1.sv ./n_bit_adder.sv ./nth_alu.sv ./processor.sv ./processorstim.sv ./program_counter.sv ./regfile.sv ./register.sv ./shift_left.sv ./sign_extend.sv ./zero_flag.sv 
# -- Compiling module D_FF
# -- Compiling module D_FF_en
# -- Compiling module D_FF_en_testbench
# -- Compiling module alu
# -- Compiling module branch_accel
# -- Compiling module accel_stim
# -- Compiling module control
# -- Compiling module control_testbench
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# -- Compiling module datapath
# -- Compiling module datapath_testbench
# -- Compiling module de_1_2
# -- Compiling module de_1_2_testbench
# -- Compiling module de_2_4
# -- Compiling module de_2_4_testbench
# -- Compiling module de_4_16
# -- Compiling module de_4_16_testbench
# -- Compiling module de_5_32
# -- Compiling module de_5_32_testbench
# -- Compiling module flag_register
# -- Compiling module flag_register_testbench
# -- Compiling module forwarding_unit
# -- Compiling module forwarding_unit_testbench
# -- Compiling module full_adder
# -- Compiling module full_adder_testbench
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# -- Compiling module mux16_1
# -- Compiling module mux16_1_testbench
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# -- Compiling module mux8_1
# -- Compiling module mux8_1_testbench
# -- Compiling module n_bit_adder
# -- Compiling module nth_alu
# -- Compiling module nth_alu_testbench
# -- Compiling module processor
# -- Compiling module processorstim
# -- Compiling module program_counter
# -- Compiling module program_counter_testbench
# -- Compiling module regfile
# -- Compiling module regstim
# -- Compiling module register
# -- Compiling module register_testbench
# -- Compiling module shift_left
# -- Compiling module shift_left_testbench
# -- Compiling module sign_extend
# -- Compiling module sign_extend_testbench
# -- Compiling module zero_flag
# -- Compiling module zero_flag_testbench
# 
# Top level modules:
# 	D_FF_en_testbench
# 	accel_stim
# 	control_testbench
# 	datamem_testbench
# 	datapath_testbench
# 	de_1_2_testbench
# 	de_2_4_testbench
# 	de_4_16_testbench
# 	de_5_32_testbench
# 	flag_register_testbench
# 	forwarding_unit_testbench
# 	full_adder_testbench
# 	instructmem_testbench
# 	mux16_1_testbench
# 	mux2_1_testbench
# 	mux32_1_testbench
# 	mux4_1_testbench
# 	mux8_1_testbench
# 	nth_alu_testbench
# 	processorstim
# 	program_counter_testbench
# 	regstim
# 	register_testbench
# 	shift_left_testbench
# 	sign_extend_testbench
# 	zero_flag_testbench
# End time: 16:25:16 on Nov 21,2019, Elapsed time: 0:00:04
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work forwarding_unit_testbench 
# Start time: 16:25:16 on Nov 21,2019
# Loading sv_std.std
# Loading work.forwarding_unit_testbench
# Loading work.forwarding_unit
# Loading work.register
# Loading work.mux4_1
# Loading work.D_FF_en
# Loading work.mux2_1
# Loading work.D_FF
# ** Warning: (vsim-3015) ./forwarding_unit.sv(14): [PCDPC] - Port size (5) does not match connection size (1) for port 'in'. The port definition is at: ./register.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /forwarding_unit_testbench/dut/r2 File: ./register.sv
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Error: Assertion error.
#    Time: 50 ns  Scope: forwarding_unit_testbench File: ./forwarding_unit.sv Line: 60
# ** Error: Assertion error.
#    Time: 350 ns  Scope: forwarding_unit_testbench File: ./forwarding_unit.sv Line: 66
# ** Note: $stop    : ./forwarding_unit.sv(71)
#    Time: 550 ns  Iteration: 1  Instance: /forwarding_unit_testbench
# Break in Module forwarding_unit_testbench at ./forwarding_unit.sv line 71
restart -f; run -all
# ** Warning: (vsim-3015) ./forwarding_unit.sv(14): [PCDPC] - Port size (5) does not match connection size (1) for port 'in'. The port definition is at: ./register.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /forwarding_unit_testbench/dut/r2 File: ./register.sv
# ** Error: Assertion error.
#    Time: 50 ns  Scope: forwarding_unit_testbench File: ./forwarding_unit.sv Line: 60
# ** Error: Assertion error.
#    Time: 350 ns  Scope: forwarding_unit_testbench File: ./forwarding_unit.sv Line: 66
# ** Note: $stop    : ./forwarding_unit.sv(71)
#    Time: 550 ns  Iteration: 1  Instance: /forwarding_unit_testbench
# Break in Module forwarding_unit_testbench at ./forwarding_unit.sv line 71
vlog forwarding_unit.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:35:49 on Nov 21,2019
# vlog -reportprogress 300 forwarding_unit.sv 
# -- Compiling module forwarding_unit
# -- Compiling module forwarding_unit_testbench
# 
# Top level modules:
# 	forwarding_unit_testbench
# End time: 16:35:52 on Nov 21,2019, Elapsed time: 0:00:03
# Errors: 0, Warnings: 0
restart -f; run -all
# Loading work.forwarding_unit_testbench
# Loading work.forwarding_unit
# ** Warning: (vsim-3015) forwarding_unit.sv(14): [PCDPC] - Port size (5) does not match connection size (1) for port 'in'. The port definition is at: ./register.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /forwarding_unit_testbench/dut/r2 File: ./register.sv
# ** Error: Assertion error.
#    Time: 50 ns  Scope: forwarding_unit_testbench File: forwarding_unit.sv Line: 72
# ** Error: Assertion error.
#    Time: 150 ns  Scope: forwarding_unit_testbench File: forwarding_unit.sv Line: 74
# ** Error: Assertion error.
#    Time: 250 ns  Scope: forwarding_unit_testbench File: forwarding_unit.sv Line: 76
# ** Error: Assertion error.
#    Time: 350 ns  Scope: forwarding_unit_testbench File: forwarding_unit.sv Line: 78
# ** Error: Assertion error.
#    Time: 450 ns  Scope: forwarding_unit_testbench File: forwarding_unit.sv Line: 80
# ** Error: Assertion error.
#    Time: 550 ns  Scope: forwarding_unit_testbench File: forwarding_unit.sv Line: 82
# ** Note: $stop    : forwarding_unit.sv(83)
#    Time: 550 ns  Iteration: 1  Instance: /forwarding_unit_testbench
# Break in Module forwarding_unit_testbench at forwarding_unit.sv line 83
vlog forwarding_unit.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:36:54 on Nov 21,2019
# vlog -reportprogress 300 forwarding_unit.sv 
# -- Compiling module forwarding_unit
# -- Compiling module forwarding_unit_testbench
# 
# Top level modules:
# 	forwarding_unit_testbench
# End time: 16:36:55 on Nov 21,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
restart -f; run -all
# Loading work.forwarding_unit_testbench
# Loading work.forwarding_unit
# ** Warning: (vsim-3015) forwarding_unit.sv(14): [PCDPC] - Port size (5) does not match connection size (1) for port 'in'. The port definition is at: ./register.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /forwarding_unit_testbench/dut/r2 File: ./register.sv
# ** Error: Assertion error.
#    Time: 350 ns  Scope: forwarding_unit_testbench File: forwarding_unit.sv Line: 78
# ** Note: $stop    : forwarding_unit.sv(83)
#    Time: 550 ns  Iteration: 1  Instance: /forwarding_unit_testbench
# Break in Module forwarding_unit_testbench at forwarding_unit.sv line 83
restart -f; run -all
# ** Warning: (vsim-3015) forwarding_unit.sv(14): [PCDPC] - Port size (5) does not match connection size (1) for port 'in'. The port definition is at: ./register.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /forwarding_unit_testbench/dut/r2 File: ./register.sv
# ** Error: Assertion error.
#    Time: 350 ns  Scope: forwarding_unit_testbench File: forwarding_unit.sv Line: 78
# ** Note: $stop    : forwarding_unit.sv(83)
#    Time: 550 ns  Iteration: 1  Instance: /forwarding_unit_testbench
# Break in Module forwarding_unit_testbench at forwarding_unit.sv line 83
add wave -position end  sim:/forwarding_unit_testbench/dut/Aw_1cyc
add wave -position end  sim:/forwarding_unit_testbench/dut/Aw_2cyc
restart -f; run -all
# ** Warning: (vsim-3015) forwarding_unit.sv(14): [PCDPC] - Port size (5) does not match connection size (1) for port 'in'. The port definition is at: ./register.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /forwarding_unit_testbench/dut/r2 File: ./register.sv
# ** Error: Assertion error.
#    Time: 350 ns  Scope: forwarding_unit_testbench File: forwarding_unit.sv Line: 78
# ** Note: $stop    : forwarding_unit.sv(83)
#    Time: 550 ns  Iteration: 1  Instance: /forwarding_unit_testbench
# Break in Module forwarding_unit_testbench at forwarding_unit.sv line 83
vlog forwarding_unit.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:42:45 on Nov 21,2019
# vlog -reportprogress 300 forwarding_unit.sv 
# -- Compiling module forwarding_unit
# -- Compiling module forwarding_unit_testbench
# 
# Top level modules:
# 	forwarding_unit_testbench
# End time: 16:42:46 on Nov 21,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
restart -f; run -all
# Loading work.forwarding_unit_testbench
# Loading work.forwarding_unit
# ** Warning: (vsim-3015) forwarding_unit.sv(14): [PCDPC] - Port size (5) does not match connection size (1) for port 'in'. The port definition is at: ./register.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /forwarding_unit_testbench/dut/r2 File: ./register.sv
# ** Error: Assertion error.
#    Time: 350 ns  Scope: forwarding_unit_testbench File: forwarding_unit.sv Line: 78
# ** Note: $stop    : forwarding_unit.sv(83)
#    Time: 550 ns  Iteration: 1  Instance: /forwarding_unit_testbench
# Break in Module forwarding_unit_testbench at forwarding_unit.sv line 83
vlog forwarding_unit.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:45:57 on Nov 21,2019
# vlog -reportprogress 300 forwarding_unit.sv 
# -- Compiling module forwarding_unit
# -- Compiling module forwarding_unit_testbench
# 
# Top level modules:
# 	forwarding_unit_testbench
# End time: 16:45:57 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f; run -all
# Loading work.forwarding_unit_testbench
# Loading work.forwarding_unit
# ** Error: Assertion error.
#    Time: 150 ns  Scope: forwarding_unit_testbench File: forwarding_unit.sv Line: 74
# ** Note: $stop    : forwarding_unit.sv(83)
#    Time: 550 ns  Iteration: 1  Instance: /forwarding_unit_testbench
# Break in Module forwarding_unit_testbench at forwarding_unit.sv line 83
vlog forwarding_unit.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:49:56 on Nov 21,2019
# vlog -reportprogress 300 forwarding_unit.sv 
# -- Compiling module forwarding_unit
# -- Compiling module forwarding_unit_testbench
# 
# Top level modules:
# 	forwarding_unit_testbench
# End time: 16:49:57 on Nov 21,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
restart -f; run -all
# Loading work.forwarding_unit_testbench
# Loading work.forwarding_unit
# ** Note: $stop    : forwarding_unit.sv(87)
#    Time: 550 ns  Iteration: 1  Instance: /forwarding_unit_testbench
# Break in Module forwarding_unit_testbench at forwarding_unit.sv line 87
vlog reg_dec_staged.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:58:38 on Nov 21,2019
# vlog -reportprogress 300 reg_dec_staged.sv 
# -- Compiling module reg_dec_staged
# ** Error (suppressible): reg_dec_staged.sv(21): (vlog-2388) 'MemToReg' already declared in this scope (reg_dec_staged).
# ** Error (suppressible): reg_dec_staged.sv(21): (vlog-2388) 'RegWrite' already declared in this scope (reg_dec_staged).
# ** Error (suppressible): reg_dec_staged.sv(21): (vlog-2388) 'MemWrite' already declared in this scope (reg_dec_staged).
# ** Error (suppressible): reg_dec_staged.sv(23): (vlog-2388) 'flag_wr_en' already declared in this scope (reg_dec_staged).
# ** Error (suppressible): reg_dec_staged.sv(23): (vlog-2388) 'Rd_X30' already declared in this scope (reg_dec_staged).
# ** Error: reg_dec_staged.sv(29): (vlog-2730) Undefined variable: 'Reg2Loc_in0'.
# ** Error: reg_dec_staged.sv(32): (vlog-2730) Undefined variable: 'Rd_X30_in0'.
# ** Error: reg_dec_staged.sv(33): (vlog-2730) Undefined variable: 'X30'.
# ** Error: reg_dec_staged.sv(35): (vlog-2730) Undefined variable: 'Reg2Loc_in1'.
# ** Error: reg_dec_staged.sv(35): (vlog-2730) Undefined variable: 'DAddr9_se'.
# ** Error: reg_dec_staged.sv(36): (vlog-2730) Undefined variable: 'ALUImm12_se'.
# ** Error: reg_dec_staged.sv(38): (vlog-2730) Undefined variable: 'ALUSrc_in'.
# ** Error: reg_dec_staged.sv(38): (vlog-2730) Undefined variable: 'Db'.
# ** Error: reg_dec_staged.sv(39): (vlog-2730) Undefined variable: 'Reg2Loc_out1'.
# ** Error: reg_dec_staged.sv(52): (vlog-2730) Undefined variable: 'Rd_X30_out1'.
# ** Error: reg_dec_staged.sv(3): (vlog-2730) Undefined variable: 'Daddr9'.
# ** Error: reg_dec_staged.sv(3): Identifier must be declared with a port mode: Daddr9.
# ** Error: reg_dec_staged.sv(7): Identifier must be declared with a port mode: Aw_out.
# End time: 17:58:39 on Nov 21,2019, Elapsed time: 0:00:01
# Errors: 18, Warnings: 0
# C:/intelFPGA/17.0/modelsim_ase/win32aloem/vlog failed.
vlog reg_dec_staged.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:02:22 on Nov 21,2019
# vlog -reportprogress 300 reg_dec_staged.sv 
# -- Compiling module reg_dec_staged
# ** Error (suppressible): reg_dec_staged.sv(21): (vlog-2388) 'MemToReg' already declared in this scope (reg_dec_staged).
# ** Error (suppressible): reg_dec_staged.sv(21): (vlog-2388) 'RegWrite' already declared in this scope (reg_dec_staged).
# ** Error (suppressible): reg_dec_staged.sv(21): (vlog-2388) 'MemWrite' already declared in this scope (reg_dec_staged).
# ** Error (suppressible): reg_dec_staged.sv(23): (vlog-2388) 'flag_wr_en' already declared in this scope (reg_dec_staged).
# ** Error (suppressible): reg_dec_staged.sv(23): (vlog-2388) 'Rd_X30' already declared in this scope (reg_dec_staged).
# ** Error: reg_dec_staged.sv(40): (vlog-2730) Undefined variable: 'X30'.
# ** Error: reg_dec_staged.sv(42): (vlog-2730) Undefined variable: 'DAddr9_se'.
# ** Error: reg_dec_staged.sv(43): (vlog-2730) Undefined variable: 'ALUImm12_se'.
# ** Error: reg_dec_staged.sv(46): (vlog-2730) Undefined variable: 'Reg2Loc_out1'.
# ** Error: reg_dec_staged.sv(58): (vlog-2730) Undefined variable: 'Rd_X30_out1'.
# ** Error: reg_dec_staged.sv(3): (vlog-2730) Undefined variable: 'Daddr9'.
# ** Error: reg_dec_staged.sv(3): Identifier must be declared with a port mode: Daddr9.
# ** Error: reg_dec_staged.sv(7): Identifier must be declared with a port mode: Aw_out.
# End time: 18:02:22 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 13, Warnings: 0
# C:/intelFPGA/17.0/modelsim_ase/win32aloem/vlog failed.
vlog reg_dec_staged.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:04:24 on Nov 21,2019
# vlog -reportprogress 300 reg_dec_staged.sv 
# -- Compiling module reg_dec_staged
# ** Error (suppressible): reg_dec_staged.sv(21): (vlog-2388) 'MemToReg' already declared in this scope (reg_dec_staged).
# ** Error (suppressible): reg_dec_staged.sv(21): (vlog-2388) 'RegWrite' already declared in this scope (reg_dec_staged).
# ** Error (suppressible): reg_dec_staged.sv(21): (vlog-2388) 'MemWrite' already declared in this scope (reg_dec_staged).
# ** Error (suppressible): reg_dec_staged.sv(23): (vlog-2388) 'flag_wr_en' already declared in this scope (reg_dec_staged).
# ** Error (suppressible): reg_dec_staged.sv(23): (vlog-2388) 'Rd_X30' already declared in this scope (reg_dec_staged).
# ** Error: reg_dec_staged.sv(45): (vlog-2730) Undefined variable: 'DAddr9_se'.
# ** Error: reg_dec_staged.sv(46): (vlog-2730) Undefined variable: 'ALUImm12_se'.
# ** Error: reg_dec_staged.sv(3): (vlog-2730) Undefined variable: 'Daddr9'.
# ** Error: reg_dec_staged.sv(3): Identifier must be declared with a port mode: Daddr9.
# ** Error: reg_dec_staged.sv(7): Identifier must be declared with a port mode: Aw_out.
# End time: 18:04:24 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 10, Warnings: 0
# C:/intelFPGA/17.0/modelsim_ase/win32aloem/vlog failed.
vlog reg_dec_staged.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:05:58 on Nov 21,2019
# vlog -reportprogress 300 reg_dec_staged.sv 
# -- Compiling module reg_dec_staged
# ** Error: (vlog-13069) reg_dec_staged.sv(7): near ";": syntax error, unexpected ';', expecting ')'.
# End time: 18:05:59 on Nov 21,2019, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
# C:/intelFPGA/17.0/modelsim_ase/win32aloem/vlog failed.
vlog reg_dec_staged.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:06:19 on Nov 21,2019
# vlog -reportprogress 300 reg_dec_staged.sv 
# -- Compiling module reg_dec_staged
# ** Error (suppressible): reg_dec_staged.sv(21): (vlog-2388) 'MemToReg' already declared in this scope (reg_dec_staged).
# ** Error (suppressible): reg_dec_staged.sv(21): (vlog-2388) 'RegWrite' already declared in this scope (reg_dec_staged).
# ** Error (suppressible): reg_dec_staged.sv(21): (vlog-2388) 'MemWrite' already declared in this scope (reg_dec_staged).
# ** Error (suppressible): reg_dec_staged.sv(23): (vlog-2388) 'flag_wr_en' already declared in this scope (reg_dec_staged).
# ** Error (suppressible): reg_dec_staged.sv(23): (vlog-2388) 'Rd_X30' already declared in this scope (reg_dec_staged).
# ** Error: reg_dec_staged.sv(7): Identifier must be declared with a port mode: Aw_out.
# End time: 18:06:19 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 6, Warnings: 0
# C:/intelFPGA/17.0/modelsim_ase/win32aloem/vlog failed.
vlog reg_dec_staged.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:06:46 on Nov 21,2019
# vlog -reportprogress 300 reg_dec_staged.sv 
# -- Compiling module reg_dec_staged
# ** Error (suppressible): reg_dec_staged.sv(21): (vlog-2388) 'MemToReg' already declared in this scope (reg_dec_staged).
# ** Error (suppressible): reg_dec_staged.sv(21): (vlog-2388) 'RegWrite' already declared in this scope (reg_dec_staged).
# ** Error (suppressible): reg_dec_staged.sv(21): (vlog-2388) 'MemWrite' already declared in this scope (reg_dec_staged).
# ** Error (suppressible): reg_dec_staged.sv(23): (vlog-2388) 'flag_wr_en' already declared in this scope (reg_dec_staged).
# ** Error (suppressible): reg_dec_staged.sv(23): (vlog-2388) 'Rd_X30' already declared in this scope (reg_dec_staged).
# End time: 18:06:47 on Nov 21,2019, Elapsed time: 0:00:01
# Errors: 5, Warnings: 0
# C:/intelFPGA/17.0/modelsim_ase/win32aloem/vlog failed.
vlog reg_dec_staged.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:11:24 on Nov 21,2019
# vlog -reportprogress 300 reg_dec_staged.sv 
# -- Compiling module reg_dec_staged
# ** Error: reg_dec_staged.sv(2): Identifier must be declared with a port mode: PCPlusFour.
# ** Error: reg_dec_staged.sv(6): Identifier must be declared with a port mode: PCPlusFour_out.
# End time: 18:11:24 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# C:/intelFPGA/17.0/modelsim_ase/win32aloem/vlog failed.
vlog reg_dec_staged.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:12:18 on Nov 21,2019
# vlog -reportprogress 300 reg_dec_staged.sv 
# -- Compiling module reg_dec_staged
# ** Error: reg_dec_staged.sv(6): Identifier must be declared with a port mode: PCPlusFour_out.
# End time: 18:12:18 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# C:/intelFPGA/17.0/modelsim_ase/win32aloem/vlog failed.
vlog reg_dec_staged.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:16:34 on Nov 21,2019
# vlog -reportprogress 300 reg_dec_staged.sv 
# -- Compiling module reg_dec_staged
# 
# Top level modules:
# 	reg_dec_staged
# End time: 18:16:36 on Nov 21,2019, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# End time: 18:17:56 on Nov 21,2019, Elapsed time: 1:52:40
# Errors: 54, Warnings: 7
