// Seed: 3477354010
module module_0 #(
    parameter id_2 = 32'd32,
    parameter id_3 = 32'd51,
    parameter id_4 = 32'd37,
    parameter id_6 = 32'd28,
    parameter id_7 = 32'd75,
    parameter id_8 = 32'd7,
    parameter id_9 = 32'd74
) (
    output logic _id_2,
    input  logic _id_3,
    output logic _id_4
);
  assign id_2 = 1;
  always @(id_2 or posedge 1) begin
    id_2[1] <= id_1;
  end
  reg id_5 = id_5 | 1;
  assign id_5[1] = 1;
  assign id_1 = {
    1, id_2, id_3, id_4, id_3, id_3, id_3, id_3, id_3, 1 & id_4, 1, id_4, id_5, id_4[1'b0]
  };
  reg _id_6 = id_5;
  type_17 _id_7 (
      .id_0(1 == 1'd0),
      .id_1(),
      .id_2(id_1),
      .id_3(1 !== id_1)
  );
  assign id_6 = 1;
  type_18(
      1'b0, id_2, id_4 / id_4[id_3]
  );
  assign id_4[id_3] = id_4;
  assign id_2[id_6[id_2[id_3[id_4]]]] = id_2 && id_2 ? 1 : id_6#(.id_7(1));
  always @(negedge 1'b0) begin
    if (id_6)
      if (1 + 1)
        if (id_6 && id_3) begin
          id_2 <= 1 == 1;
          SystemTFIdentifier(id_7, 1);
        end else begin
          if (id_4 << id_3) begin
            @(posedge "");
            casez ("")
              1: id_3 = 1;
              id_4: id_3 <= id_4;
              1: id_4#(id_4 ^ id_4, id_4) = 1;
              default: id_5[id_3 : 1] <= id_3;
            endcase
          end else id_3 <= id_2;
        end
      else begin
        id_1[1] <= 1'b0;
      end
  end
  assign id_2 = 1;
  assign id_3 = "";
  logic _id_8 = 1;
  assign id_5 = 1;
  assign id_5 = 1;
  always @(posedge {
    1,
    id_8[1]
  })
    if (id_4) id_4 <= 1;
    else begin
      forever begin
        if (1)
          if (id_7[id_2 : (id_7=='h0)]) {id_4} <= 1'b0;
          else id_6 <= 1'h0;
        else begin
          id_4 <= id_4;
        end
      end
    end
  type_20(
      1, 1'b0, ((1'b0 || id_6) ? 1 : 1 ? 1 : 1 ? id_5 - 1 : 1 ? 1 : 1)
  );
  string _id_9 = id_1, id_10;
  assign id_7[id_9 : 1] = 1;
  logic id_11;
  assign id_9[(1)] = id_9;
  logic id_12;
  assign id_9[id_8[1]] = 1 ^ 1;
endmodule
module module_1 (
    input logic id_1,
    output id_2,
    output logic id_3,
    input id_4
    , id_5,
    output logic id_6,
    output logic id_7
);
  logic id_8;
  type_16 id_9 (
      .id_0((1)),
      .id_1(1),
      .id_2(1'h0),
      .id_3(id_1)
  );
  logic id_10;
endmodule
