# Generated by Yosys 0.41+101 (git sha1 83a8e5de4, g++ 13.2.0 -fPIC -Os)
autoidx 1
module \gold
  wire width 3 input 1 \A
  wire width 8 output 2 \Y
  cell $logic_not \UUT
    parameter \A_SIGNED 1
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 8
    connect \A \A
    connect \Y \Y
  end
end
