<div id="pf13f" class="pf w0 h0" data-page-no="13f"><div class="pc pc13f w0 h0"><img class="bi x0 y8 w3 h5" alt="" src="bg13f.png"/><div class="t m0 x9 he y1c7 ff1 fs1 fc0 sc0 ls0 ws0">19.32.3<span class="_ _b"> </span>MTB_DWT Comparator Mask Register</div><div class="t m0 xac he y1c96 ff1 fs1 fc0 sc0 ls0 ws300">(MTBDWT_MASK<span class="ff7">n</span>)</div><div class="t m0 x9 hf y9fd ff3 fs5 fc0 sc0 ls0 ws0">The MTBDWT_MASKn registers define the size of the ignore mask applied to the</div><div class="t m0 x9 hf y9fe ff3 fs5 fc0 sc0 ls0 ws0">reference address for address range matching by comparator n. Note the format of this</div><div class="t m0 x9 hf y1c97 ff3 fs5 fc0 sc0 ls0 ws0">mask field is different than the MTB_MASTER[MASK].</div><div class="t m0 x9 h7 y1c98 ff2 fs4 fc0 sc0 ls0 ws0">Address: F000_1000h base + 24h offset + (16d × i), where i=0d to 1d</div><div class="t m0 x2c h1d y1c99 ff2 fsd fc0 sc0 ls0 ws1ab">Bit<span class="_ _68"> </span>31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10<span class="_ _8f"> </span>9<span class="_ _7"> </span>8<span class="_ _7"> </span>7<span class="_ _7"> </span>6<span class="_ _28"> </span>5<span class="_ _7"> </span>4<span class="_ _7"> </span>3<span class="_ _7"> </span>2<span class="_ _28"> </span>1<span class="_ _7"> </span>0</div><div class="t m0 x9a h71 y1c9a ff2 fsd fc0 sc0 ls1e6">R<span class="fs4 ls1e7 v11">0<span class="ls0 ve">MASK</span></span></div><div class="t m0 x89 h1d y1c9b ff2 fsd fc0 sc0 ls0">W</div><div class="t m0 x11d h73 y1c9c ff2 fsd fc0 sc0 ls0 ws27e">Reset <span class="fs4 ws25e v10">0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0</span></div><div class="t m0 x7a h9 y1c9d ff1 fs2 fc0 sc0 ls0 ws20b">MTBDWT_MASK<span class="ff7">n</span><span class="ws0"> field descriptions</span></div><div class="t m0 x12c h10 y1c9e ff1 fs4 fc0 sc0 ls0 ws259">Field Description</div><div class="t m0 x3a h7 y1c9f ff2 fs4 fc0 sc0 ls0">31–5</div><div class="t m0 x91 h7 y1ca0 ff2 fs4 fc0 sc0 ls0">Reserved</div><div class="t m0 x83 h7 y1c9f ff2 fs4 fc0 sc0 ls0 ws0">This field is reserved.</div><div class="t m0 x83 h7 y1ca0 ff2 fs4 fc0 sc0 ls0 ws0">This read-only field is reserved and always has the value 0.</div><div class="t m0 x1 h7 y1ca1 ff2 fs4 fc0 sc0 ls0">4–0</div><div class="t m0 x95 h7 y1ca2 ff2 fs4 fc0 sc0 ls0">MASK</div><div class="t m0 x83 h7 y1ca1 ff2 fs4 fc0 sc0 ls0">MASK</div><div class="t m0 x83 h7 y1ca3 ff2 fs4 fc0 sc0 ls0 ws0">The value of the ignore mask, 0-31 bits, is applied to address range matching. MASK = 0 is used to</div><div class="t m0 x83 h7 y1bf2 ff2 fs4 fc0 sc0 ls0 ws0">include all bits of the address in the comparison, except if MASK = 0 and the comparator is configured to</div><div class="t m0 x83 h7 y1ca4 ff2 fs4 fc0 sc0 ls0 ws0">watch instruction fetch addresses, address bit [0] is ignored by the hardware since all fetches must be at</div><div class="t m0 x83 h7 y1ca5 ff2 fs4 fc0 sc0 ls0 ws0">least halfword aligned. For MASK != 0 and regardless of watch type, address bits [x-1:0] are ignored in the</div><div class="t m0 x83 h7 y1ca6 ff2 fs4 fc0 sc0 ls0 ws0">address comparison.</div><div class="t m0 x83 h7 y1ca7 ff2 fs4 fc0 sc0 ls0 ws0">Using a mask means the comparator matches on a range of addresses, defined by the unmasked most</div><div class="t m0 x83 h7 y1ca8 ff2 fs4 fc0 sc0 ls0 ws0">significant bits of the address, bits [31:x]. The maximum MASK value is 24, producing a 16 Mbyte mask.</div><div class="t m0 x83 h7 y1ca9 ff2 fs4 fc0 sc0 ls0 ws0">An attempted write of a MASK value &gt; 24 is limited by the MTBDWT hardware to 24.</div><div class="t m0 x83 h7 y1caa ff2 fs4 fc0 sc0 ls0 ws0">If MTBDWT_COMP0 is used as a data value comparator, then MTBDWT_MASK0 should be programmed</div><div class="t m0 x83 h7 y1cab ff2 fs4 fc0 sc0 ls0 ws0">to zero.</div><div class="t m0 x80 h10 y17b ff1 fs4 fc0 sc0 ls0 ws0">Chapter 19 Micro Trace Buffer (MTB)</div><div class="t m0 x8 h6 y9 ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ya ff2 fs4 fc0 sc0 ls0 ws0">Freescale Semiconductor, Inc.<span class="_ _113"> </span>319</div><a class="l" href="#pf13f" data-dest-detail='[319,"XYZ",null,480.2,null]'><div class="d m1" style="border-style:none;position:absolute;left:272.953000px;bottom:553.700000px;width:5.004000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf13f" data-dest-detail='[319,"XYZ",null,453.7,null]'><div class="d m1" style="border-style:none;position:absolute;left:507.065000px;bottom:549.200000px;width:25.506000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
