#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri Jun 14 16:20:05 2019
# Process ID: 2999
# Current directory: /home/yordan/Music/software_package/in4073
# Command line: vivado
# Log file: /home/yordan/Music/software_package/in4073/vivado.log
# Journal file: /home/yordan/Music/software_package/in4073/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/yordan/Music/PDP/fpga/zynq_fpga/zynq_fpga.xpr
open_run impl_1
update_compile_order -fileset sources_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
report_utilization -name utilization_1
open_bd_design {/home/yordan/Music/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/design_2.bd}
startgroup
set_property -dict [list CONFIG.cache_offset_width {3}] [get_bd_cells cpu_0]
endgroup
update_module_reference design_2_cpu_0_0
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_2
refresh_design
report_utilization -name utilization_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {/home/yordan/Music/PDP/fpga/zynq_fpga/zynq_fpga.runs/impl_1/design_2_wrapper.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
file copy -force /home/yordan/Music/PDP/fpga/zynq_fpga/zynq_fpga.runs/impl_1/design_2_wrapper.sysdef /home/yordan/Downloads/design_2_wrapper.hdf

launch_sdk -workspace /home/yordan/Music/PDP/fpga/zynq_fpga/zynq_fpga.sdk -hwspec /home/yordan/Downloads/design_2_wrapper.hdf
open_bd_design {/home/yordan/Music/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/design_2.bd}
startgroup
set_property -dict [list CONFIG.PCW_FPGA0_PERIPHERAL_FREQMHZ {40}] [get_bd_cells processing_system7_0]
endgroup
startgroup
set_property -dict [list CONFIG.clock_frequency {40000000}] [get_bd_cells uart_0]
endgroup
update_module_reference design_2_uart_0_0
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
refresh_design
open_bd_design {/home/yordan/Music/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/design_2.bd}
startgroup
set_property -dict [list CONFIG.PCW_FPGA0_PERIPHERAL_FREQMHZ {35}] [get_bd_cells processing_system7_0]
endgroup
startgroup
set_property -dict [list CONFIG.clock_frequency {35000000}] [get_bd_cells uart_0]
endgroup
update_module_reference design_2_uart_0_0
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
refresh_design
report_utilization -name utilization_1
file copy -force /home/yordan/Music/PDP/fpga/zynq_fpga/zynq_fpga.runs/impl_1/design_2_wrapper.sysdef /home/yordan/Downloads/design_2_wrapper.hdf

launch_sdk -workspace /home/yordan/Music/PDP/fpga/zynq_fpga/zynq_fpga.sdk -hwspec /home/yordan/Downloads/design_2_wrapper.hdf
