<profile>

<section name = "Vitis HLS Report for 'yuv2rgb_1'" level="0">
<item name = "Date">Mon Nov  1 17:43:38 2021
</item>
<item name = "Version">2021.1.1 (Build 3286242 on Wed Jul 28 13:10:47 MDT 2021)</item>
<item name = "Project">yuv_filter.prj</item>
<item name = "Solution">solution2 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 6.960 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">40013, 2457613, 0.400 ms, 24.576 ms, 40013, 2457613, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y">40008, 2457608, 10, 1, 1, 40000 ~ 2457600, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, 5, -, -, -</column>
<column name="Expression">-, -, 0, 339, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 82, -</column>
<column name="Register">-, -, 283, 32, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 2, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="mac_muladd_8s_8s_18s_18_4_1_U40">mac_muladd_8s_8s_18s_18_4_1, i0 + i1 * i2</column>
<column name="mac_muladd_8s_9ns_18s_18_4_1_U38">mac_muladd_8s_9ns_18s_18_4_1, i0 * i1 + i2</column>
<column name="mac_muladd_8s_9s_18s_18_4_1_U39">mac_muladd_8s_9s_18s_18_4_1, i0 + i1 * i2</column>
<column name="mac_muladd_9s_9ns_8ns_18_4_1_U37">mac_muladd_9s_9ns_8ns_18_4_1, i0 * i1 + i2</column>
<column name="mul_mul_16ns_16ns_32_4_1_U36">mul_mul_16ns_16ns_32_4_1, i0 * i1</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="C_fu_351_p2">+, 0, 0, 14, 9, 6</column>
<column name="add_ln102_1_fu_407_p2">+, 0, 0, 25, 18, 18</column>
<column name="add_ln102_fu_416_p2">+, 0, 0, 26, 19, 19</column>
<column name="add_ln89_fu_245_p2">+, 0, 0, 39, 32, 1</column>
<column name="add_ln94_1_fu_332_p2">+, 0, 0, 22, 22, 22</column>
<column name="add_ln94_fu_323_p2">+, 0, 0, 22, 22, 22</column>
<column name="x_4_fu_286_p2">+, 0, 0, 23, 16, 1</column>
<column name="y_2_fu_267_p2">+, 0, 0, 23, 16, 1</column>
<column name="icmp_ln100_fu_441_p2">icmp, 0, 0, 8, 2, 1</column>
<column name="icmp_ln101_fu_538_p2">icmp, 0, 0, 8, 2, 1</column>
<column name="icmp_ln102_fu_485_p2">icmp, 0, 0, 8, 3, 1</column>
<column name="icmp_ln89_fu_240_p2">icmp, 0, 0, 18, 32, 32</column>
<column name="icmp_ln92_fu_254_p2">icmp, 0, 0, 13, 16, 16</column>
<column name="or_ln100_fu_471_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln101_fu_568_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln102_fu_514_p2">or, 0, 0, 2, 1, 1</column>
<column name="G_fu_574_p3">select, 0, 0, 8, 1, 8</column>
<column name="R_fu_477_p3">select, 0, 0, 8, 1, 8</column>
<column name="out_channels_ch3_d0">select, 0, 0, 8, 1, 8</column>
<column name="select_ln100_fu_463_p3">select, 0, 0, 2, 1, 2</column>
<column name="select_ln101_fu_560_p3">select, 0, 0, 2, 1, 2</column>
<column name="select_ln102_fu_506_p3">select, 0, 0, 2, 1, 2</column>
<column name="select_ln72_1_fu_292_p3">select, 0, 0, 16, 1, 16</column>
<column name="select_ln72_fu_259_p3">select, 0, 0, 16, 1, 1</column>
<column name="D_fu_375_p2">xor, 0, 0, 9, 8, 9</column>
<column name="E_fu_361_p2">xor, 0, 0, 9, 8, 9</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">xor, 0, 0, 2, 2, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">37, 7, 1, 7</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter9">9, 2, 1, 2</column>
<column name="indvar_flatten_fu_120">9, 2, 32, 64</column>
<column name="x_fu_116">9, 2, 16, 32</column>
<column name="y_fu_112">9, 2, 16, 32</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="D_reg_741">8, 0, 8, 0</column>
<column name="G_reg_779">8, 0, 8, 0</column>
<column name="R_reg_769">8, 0, 8, 0</column>
<column name="add_ln102_reg_758">19, 0, 19, 0</column>
<column name="add_ln94_1_reg_697">22, 0, 22, 0</column>
<column name="ap_CS_fsm">6, 0, 6, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter5">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter6">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter7">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter8">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter9">1, 0, 1, 0</column>
<column name="bound_reg_679">32, 0, 32, 0</column>
<column name="icmp_ln92_reg_687">1, 0, 1, 0</column>
<column name="indvar_flatten_fu_120">32, 0, 32, 0</column>
<column name="select_ln72_reg_692">16, 0, 16, 0</column>
<column name="tmp_4_reg_764">3, 0, 3, 0</column>
<column name="x_fu_116">16, 0, 16, 0</column>
<column name="y_fu_112">16, 0, 16, 0</column>
<column name="zext_ln94_1_reg_702">22, 0, 64, 42</column>
<column name="zext_ln94_1_reg_702">64, 32, 64, 42</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, yuv2rgb.1, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, yuv2rgb.1, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, yuv2rgb.1, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, yuv2rgb.1, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, yuv2rgb.1, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, yuv2rgb.1, return value</column>
<column name="ap_return_0">out, 16, ap_ctrl_hs, yuv2rgb.1, return value</column>
<column name="ap_return_1">out, 16, ap_ctrl_hs, yuv2rgb.1, return value</column>
<column name="in_channels_ch1_address0">out, 22, ap_memory, in_channels_ch1, array</column>
<column name="in_channels_ch1_ce0">out, 1, ap_memory, in_channels_ch1, array</column>
<column name="in_channels_ch1_q0">in, 8, ap_memory, in_channels_ch1, array</column>
<column name="in_channels_ch2_address0">out, 22, ap_memory, in_channels_ch2, array</column>
<column name="in_channels_ch2_ce0">out, 1, ap_memory, in_channels_ch2, array</column>
<column name="in_channels_ch2_q0">in, 8, ap_memory, in_channels_ch2, array</column>
<column name="in_channels_ch3_address0">out, 22, ap_memory, in_channels_ch3, array</column>
<column name="in_channels_ch3_ce0">out, 1, ap_memory, in_channels_ch3, array</column>
<column name="in_channels_ch3_q0">in, 8, ap_memory, in_channels_ch3, array</column>
<column name="p_read">in, 16, ap_none, p_read, scalar</column>
<column name="p_read1">in, 16, ap_none, p_read1, scalar</column>
<column name="out_channels_ch1_address0">out, 22, ap_memory, out_channels_ch1, array</column>
<column name="out_channels_ch1_ce0">out, 1, ap_memory, out_channels_ch1, array</column>
<column name="out_channels_ch1_we0">out, 1, ap_memory, out_channels_ch1, array</column>
<column name="out_channels_ch1_d0">out, 8, ap_memory, out_channels_ch1, array</column>
<column name="out_channels_ch2_address0">out, 22, ap_memory, out_channels_ch2, array</column>
<column name="out_channels_ch2_ce0">out, 1, ap_memory, out_channels_ch2, array</column>
<column name="out_channels_ch2_we0">out, 1, ap_memory, out_channels_ch2, array</column>
<column name="out_channels_ch2_d0">out, 8, ap_memory, out_channels_ch2, array</column>
<column name="out_channels_ch3_address0">out, 22, ap_memory, out_channels_ch3, array</column>
<column name="out_channels_ch3_ce0">out, 1, ap_memory, out_channels_ch3, array</column>
<column name="out_channels_ch3_we0">out, 1, ap_memory, out_channels_ch3, array</column>
<column name="out_channels_ch3_d0">out, 8, ap_memory, out_channels_ch3, array</column>
</table>
</item>
</section>
</profile>
