[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of ADS1298IPAGR production of TEXAS INSTRUMENTS from the text:ControlCLK\nGPIO□AND□CONTROLOscillatorSPIT est□Signals□and\nMonitors\nPACESPI\nRLDWilson\nT erminalWCTReferenceREF\nADC7\nADC8ADC1\nADC2\nADC3\nADC4\nADC5\nADC6\nA7\nA8A1\nA2\nA3\nA4\nA5\nA6MUX\nINPUTS\n/c188 /c188\n/c188To□Channel\nRESP\nRespRESP\nDEMODADS129xR\nADS129xR\nProduct\nFolder\nSample &\nBuy\nTechnical\nDocuments\nTools &\nSoftware\nSupport &\nCommunity\nReference\nDesign\nADS1294 ,ADS1294R ,ADS1296 ,ADS1296R ,ADS1298 ,ADS1298R\nSBAS459K –JANUARY 2010 –REVISED AUGUST 2015\nADS129x Low-Power, 8-Channel, 24-Bit Analog Front-End forBiopotential Measurements\n1Features 3Description\nThe ADS1294, ADS1296, ADS1298 (ADS129x) and\n1•Eight Low-Noise PGAs andEight High-Resolution\nADS1294R, ADS1296R ADS1298R (ADS129xR) areADCs (ADS1298, ADS1298R)afamily ofmultichannel, simultaneous sampling,•Low Power: 0.75 mW/channel24-bit, delta-sigma (ΔΣ)analog-to-digital converters\n•Input-Referred Noise: 4μVPP(150 HzBW, G=6) (ADCs) with built-in programmable gain amplifiers\n(PGAs), internal reference, andanonboard oscillator. •Input Bias Current: 200pA\nThe ADS129x and ADS129xR incorporate allofthe•Data Rate: 250SPS to32kSPSfeatures that are commonly required inmedical\n•CMRR: –115dB electrocardiogram (ECG) and electroencephalogram\n(EEG) applications. With high levels ofintegration •Programmable Gain: 1,2,3,4,6,8,or12\nand exceptional performance, the ADS129x and•Supports systems meeting AAMI EC11, EC13,ADS129xR enables the development ofscalableIEC60601-1, IEC60601-2-27, andIEC60601-2-51medical instrumentation systems atsignificantlyStandardsreduced size, power, andoverall cost.\n•Unipolar orBipolar Supplies:The ADS129x and ADS129xR have aflexible input–AVDD =2.7Vto5.25 Vmultiplexer (mux) per channel that can be\n–DVDD =1.65 Vto3.6V independently connected totheinternally-generated\nsignals fortest, temperature, and lead-off detection. •Built-In Right LegDrive Amplifier, Lead-Off\nAdditionally, any configuration ofinput channels canDetection, Wilson Center Terminal, Pacebeselected forderivation oftheright legdrive (RLD)Detection, Test Signalsoutput signal. The ADS129x and ADS129xR operate•Integrated Respiration Impedance Measurementatdata rates ashigh as32kSPS, thereby allowing\ntheimplementation ofsoftware pace detection. Lead- •Digital Pace Detection Capability\noffdetection can beimplemented internal tothe•Built-In Oscillator andReferencedevice, either with apullup orpulldown resistor, oran•SPI™-Compatible Serial Interfaceexcitation current sink orsource. Three integrated\namplifiers generate theWilson central terminal (WCT)2Applications and theGoldberger central terminals (GCT) required\nforastandard 12-lead ECG. TheADS129xR versions •Medical Instrumentation (ECG, EMG, andEEG):\ninclude afully integrated, respiration impedancePatient Monitoring; Holter, Event, Stress, andVitalmeasurement function. Multiple ADS129x andSigns Including ECG, AED, TelemedicineADS129xR devices canbecascaded inhigh channelBispectral Index (BIS), Evoked Audio Potentialcount systems inadaisy-chain configuration.(EAP), Sleep Study Monitor\nPackage options include atiny 8-mm ×8-mm,\n64-ball BGA, and aTQFP-64. The ADS129x BGA Simplified Schematic\nversion isspecified over thecommercial temperature\nrange of0°Cto70°C.The ADS129xR BGA and\nADS129x TQFP versions are specified over the\nindustrial temperature range of–40°Cto+85°C.\nDevice Information(1)\nPART NUMBER PACKAGE BODY SIZE (NOM)\nNFBGA (64) 8.00 mm×8.00 mm ADS129x,\nADS129xR TQFP (64) 10.00 mm×10.00 mm\n(1)Forallavailable packages, seethepackage option addendum\nattheendofthedata sheet.\n1\nAnIMPORTANT NOTICE attheend ofthisdata sheet addresses availability, warranty, changes, useinsafety-critical applications,\nintellectual property matters andother important disclaimers. PRODUCTION DATA.\nADS1294 ,ADS1294R ,ADS1296 ,ADS1296R ,ADS1298 ,ADS1298R\nSBAS459K –JANUARY 2010 –REVISED AUGUST 2015 www.ti.com\nTable ofContents\n9.4 Device Functional Modes ........................................ 51 1Features .................................................................. 1\n9.5 Programming ........................................................... 59 2Applications ........................................................... 1\n9.6 Register Maps ......................................................... 653Description ............................................................. 1\n10Application andImplementation ........................ 844Revision History ..................................................... 2\n10.1 Application Information .......................................... 845Device Comparison ............................................... 5\n10.2 Typical Applications .............................................. 896PinConfiguration andFunctions ......................... 6\n11Power Supply Recommendations ..................... 967Specifications ....................................................... 1211.1 Power-Up Sequencing .......................................... 967.1 Absolute Maximum Ratings .................................... 1211.2 Connecting toUnipolar (3Vor1.8V)Supplies ....977.2 ESD Ratings ............................................................ 1211.3 Connecting toBipolar (±1.5Vor±1.8V)7.3 Recommended Operating Conditions ..................... 12Supplies ................................................................... 97\n7.4 Thermal Information ................................................ 1312Layout ................................................................... 987.5 Electrical Characteristics ......................................... 1312.1 Layout Guidelines ................................................. 987.6 Timing Requirements: Serial Interface .................... 1712.2 Layout Example .................................................... 997.7 Switching Characteristics: Serial Interface .............. 1713Device andDocumentation Support ............... 1007.8 Typical Characteristics ............................................ 1813.1 Related Links ...................................................... 1008Parameter Measurement Information ................ 2213.2 Community Resources ........................................ 1008.1 Noise Measurements .............................................. 2213.3 Trademarks ......................................................... 1009Detailed Description ............................................ 2413.4 Electrostatic Discharge Caution .......................... 100\n9.1 Overview ................................................................. 2413.5 Glossary .............................................................. 100\n9.2 Functional Block Diagram ....................................... 2514Mechanical, Packaging, andOrderable9.3 Feature Description ................................................. 26Information ......................................................... 100\n4Revision History\nNOTE: Page numbers forprevious revisions may differ from page numbers inthecurrent version.\nChanges from Revision J(January 2014) toRevision K Page\n•Added ESD Ratings table, Feature Description section, Device Functional Modes ,Application andImplementation\nsection, Power Supply Recommendations section, Layout section, Device andDocumentation Support section, and\nMechanical, Packaging, andOrderable Information section ................................................................................................. 1\n•Changed textthroughout data sheet forclarity ...................................................................................................................... 1\n•Added note toDAISY_IN pin................................................................................................................................................. 8\n•Added note toDAISY_IN pin............................................................................................................................................... 10\n•Changed Equation 3............................................................................................................................................................ 32\nChanges from Revision I(January 2012) toRevision J Page\n•Changed NCpindiscription inPinAssignments table ......................................................................................................... 10\n•Changed NCpindiscription inPinAssignments table ......................................................................................................... 10\n•Added graph ofINTERNAL VREFDRIFT vsTEMPERATURE ............................................................................................. 21\n•Changed order ofsubsections intheTheory ofOperation section ...................................................................................... 26\n•Changed single-ended input description tocorrect input range values ............................................................................... 30\n•Changed Figure 27toshow correct input range forsingle-ended inputs ............................................................................ 30\n•Changed Figure 28toshow correct input range forsingle-ended inputs ............................................................................ 30\n•Deleted textregarding large scale signal ............................................................................................................................. 31\n•Changed Figure 32toprovide amore stable external reference driver circuit .................................................................... 33\n•Updated Figure 57............................................................................................................................................................... 51\n•Added Figure 58.................................................................................................................................................................. 52\n•Added discussion ofSCLK/ DRDY busbehavior toData Ready (DRDY) section ................................................................ 53\n•Added Figure 60.................................................................................................................................................................. 53\n2 Submit Documentation Feedback Copyright ©2010 –2015, Texas Instruments Incorporated\nProduct Folder Links: ADS1294 ADS1294R ADS1296 ADS1296R ADS1298 ADS1298R\nADS1294 ,ADS1294R ,ADS1296 ,ADS1296R ,ADS1298 ,ADS1298R\nwww.ti.com SBAS459K –JANUARY 2010 –REVISED AUGUST 2015\n•Added status Word section andFigure 61todiscuss thestatus word ................................................................................ 53\n•Added Readback Length section .......................................................................................................................................... 53\n•Added SCLK Clocking Methods section ............................................................................................................................... 60\n•Changed units inTEST_AMP bitdescription inCONFIG2 register ..................................................................................... 68\n•Changed Figure 93toclarify Initial Flow atPower-Up ......................................................................................................... 85\n•Changed Power-Up Sequencing section texttoclarify start-up timing ................................................................................ 96\n•Changed Figure 105 ............................................................................................................................................................ 96\n•Changed power-up reset wait time inTable 38................................................................................................................... 96\nChanges from Revision H(October 2011) toRevision I Page\n•Added eighth Features bullet (listofstandards supported) .................................................................................................... 1\n•Updated BGA pinout.............................................................................................................................................................. 6\n•Deleted duplicate Digital input voltage andDigital output voltage rows from Absolute Maximum Ratings table ................. 12\n•Changed parameter name ofChannel Performance, Common-mode rejection ratio andPower-supply rejection ratio\nparameters inElectrical Characteristics table ...................................................................................................................... 14\n•Updated Functional Block Diagram ..................................................................................................................................... 25\n•Updated description ofAnalog Input section ........................................................................................................................ 30\n•Updated Figure 30............................................................................................................................................................... 32\n•Updated Figure 33............................................................................................................................................................... 34\n•Updated Figure 34............................................................................................................................................................... 35\n•Changed description ofSTART pininSTART section ......................................................................................................... 51\n•Changed description ofData Ready (DRDY) section .......................................................................................................... 52\n•Changed conversion description inSingle-Shot Mode section ............................................................................................ 54\n•Changed conversion description inContinuous Mode section ............................................................................................. 55\n•Changed Unit column inTable 14........................................................................................................................................ 55\n•Added power-down recommendation tobit7description ofCHnSET: Individual Channel Settings section ....................... 71\n•Changed description ofbit5inRESP: Respiration Control Register section ...................................................................... 80\n•Corrected name ofbit6inWCT2: Wilson Central Terminal Control Register section ......................................................... 83\nChanges from Revision G(February 2011) toRevision H Page\n•Changed footnote 1ofBGA PinAssignments table .............................................................................................................. 7\n•Added footnote 1cross-reference toRLDIN ,TESTP_PACE_OUT1 ,andTESTP_PACE_OUT inBGA Pin\nAssignments table .................................................................................................................................................................. 7\n•Changed footnote 1ofPAG PinAssignments table ............................................................................................................ 10\n•Added footnote 1cross-reference toTESTP_PACE_OUT1 ,TESTP_PACE_OUT2 ,andRLDIN inPAG Pin\nAssignments table ................................................................................................................................................................ 10\n•Changed description ofAVSS andAVDD inPAG PinAssignments table .......................................................................... 11\n•Added (ADS1298) toHigh-Resolution mode andLow-Power mode testconditions ofSupply Current section in\nElectrical Characteristics table ............................................................................................................................................. 16\n•Changed 3-VPower Dissipation, Quiescent channel power testconditions inElectrical Characteristics table .................. 16\n•Changed 5-VPower Dissipation, Quiescent channel power testconditions inElectrical Characteristics table .................. 16\n•Changed titleofFigure 20................................................................................................................................................... 20\n•Updated Figure 42............................................................................................................................................................... 41\n•Added new paragraph toRespiration section ...................................................................................................................... 46\n•Updated Equation 5............................................................................................................................................................. 49\n•Changed titleofTable 13.................................................................................................................................................... 54\nCopyright ©2010 –2015, Texas Instruments Incorporated Submit Documentation Feedback 3\nProduct Folder Links: ADS1294 ADS1294R ADS1296 ADS1296R ADS1298 ADS1298R\nADS1294 ,ADS1294R ,ADS1296 ,ADS1296R ,ADS1298 ,ADS1298R\nSBAS459K –JANUARY 2010 –REVISED AUGUST 2015 www.ti.com\n•Updated Figure 66............................................................................................................................................................... 57\n•Changed description ofSTANDBY: Enter STANDBY Mode section ................................................................................... 61\n•Changed bitname forbits5,6,and7inIDregister ofTable 16........................................................................................ 65\n•Changed bitname forbits5,6,and7inID:IDControl Register section ............................................................................ 66\n•Added footnote toFigure 97................................................................................................................................................ 89\n•Changed description ofsolid ceramic capacitor inPower Supplies andGrounding section ............................................... 96\n•Changed description ofConnecting theDevice toBipolar (±1.5V/1.8 V)Supplies section ................................................ 97\n4 Submit Documentation Feedback Copyright ©2010 –2015, Texas Instruments Incorporated\nProduct Folder Links: ADS1294 ADS1294R ADS1296 ADS1296R ADS1298 ADS1298R\nADS1294 ,ADS1294R ,ADS1296 ,ADS1296R ,ADS1298 ,ADS1298R\nwww.ti.com SBAS459K –JANUARY 2010 –REVISED AUGUST 2015\n5Device Comparison\nOPERATING MAXIMUM\nPACKAGE TEMPERATURE RESPIRATION ADC SAMPLING\nPRODUCT OPTIONS RANGE CIRCUITRY CHANNELS RESOLUTION RATE\nTQFP-64 0°Cto70°C\nADS1194 No 4 16 8kSPS\nNFBGA-64 0°Cto70°C\nTQFP-64 0°Cto70°C\nADS1196 No 6 16 8kSPS\nNFBGA-64 0°Cto70°C\nTQFP-64 0°Cto70°C\nADS1198 No 8 16 8kSPS\nNFBGA-64 0°Cto70°C\nTQFP-64 –40°Cto+85°C\nADS1294 External\nNFBGA-64 0°Cto70°C 4 24 32kSPS\nADS1294R NFBGA-64 –40°Cto+85°C Yes\nTQFP-64 –40°Cto+85°C\nADS1296 External\nNFBGA-64 0°Cto70°C 6 24 32kSPS\nADS1296R NFBGA-64 –40°Cto+85°C Yes\nTQFP-64 –40°Cto+85°C\nADS1298 External\nNFBGA-64 0°Cto70°C 8 24 32kSPS\nADS1298R NFBGA-64 –40°Cto+85°C Yes\nCopyright ©2010 –2015, Texas Instruments Incorporated Submit Documentation Feedback 5\nProduct Folder Links: ADS1294 ADS1294R ADS1296 ADS1296R ADS1298 ADS1298R\n1\n2\n3\n4\n5\n6\n7\n8H G F E D C B A\nIN8P IN7P IN6P IN5P IN4P IN3P IN2P IN1P\nIN8N IN7N IN6N IN5N IN4N IN3N IN2N IN1N\nRLDIN RLDOUT RLDINV WCTTESTP_\nPACE_OUT1TESTN_\nPACE_OUT2 VCAP4 VREFP\nAVDD AVDD RLDREF AVSS RESV1RESP_\nMODNRESP_\nMODP VREFN\nAVSS AVSS AVSS AVSS GPIO4 GPIO1 PWDN VCAP1\nAVDD AVDD AVDD DRDY GPIO3 DAISY_IN RESET VCAP2\nAVDD1 VCAP3 DGND DGND GPIO2 CS START DGND\nAVSS1 CLKSEL DVDD DVDD DOUT SCLK CLK DIN\nADS1294 ,ADS1294R ,ADS1296 ,ADS1296R ,ADS1298 ,ADS1298R\nSBAS459K –JANUARY 2010 –REVISED AUGUST 2015 www.ti.com\n6PinConfiguration andFunctions\nZXG Package\n64-Pin NFBGA\nTopView, Solder Bumps onBottom Side\n6 Submit Documentation Feedback Copyright ©2010 –2015, Texas Instruments Incorporated\nProduct Folder Links: ADS1294 ADS1294R ADS1296 ADS1296R ADS1298 ADS1298R\nADS1294 ,ADS1294R ,ADS1296 ,ADS1296R ,ADS1298 ,ADS1298R\nwww.ti.com SBAS459K –JANUARY 2010 –REVISED AUGUST 2015\nPinFunction: NFBGA Package\nPIN\nTYPE DESCRIPTION\nNO. NAME\n1A IN8P(1)Analog input Differential analog positive input 8(ADS1298 andADS1298R)\n1B IN7P(1)Analog input Differential analog positive input 7(ADS1298 andADS1298R)\n1C IN6P(1)Analog input Differential analog positive input 6(ADS1296, ADS1298, ADS1296R, ADS1298R)\n1D IN5P(1)Analog input Differential analog positive input 5(ADS1296, ADS1298, ADS1296R, ADS1298R)\n1E IN4P(1)Analog input Differential analog positive input 4\n1F IN3P(1)Analog input Differential analog positive input 3\n1G IN2P(1)Analog input Differential analog positive input 2\n1H IN1P(1)Analog input Differential analog positive input 1\n2A IN8N(1)Analog input Differential analog negative input 8(ADS1298, ADS1298R)\n2B IN7N(1)Analog input Differential analog negative input (ADS1298, ADS1298R)\n2C IN6N(1)Analog input Differential analog negative input 6(ADS1296, ADS1298, ADS1296R, ADS1298R)\n2D IN5N(1)Analog input Differential analog negative input 5(ADS1296, ADS1298, ADS1296R, ADS1298R)\n2E IN4N(1)Analog input Differential analog negative input 4\n2F IN3N(1)Analog input Differential analog negative input 3\n2G IN2N(1)Analog input Differential analog negative input 2\n2H IN1N(1)Analog input Differential analog negative input 1\n3A RLDIN(1)Analog input Right legdrive input tomux\n3B RLDOUT Analog output Right legdrive output\nAnalog3C RLDINV Right legdrive inverting inputinput/output\n3D WCT Analog output Wilson central terminal output\nAnalog\n3E TESTP_PACE_OUT1(1)input/buffer Internal testsignal orsingle-ended buffer output based onregister settings\noutput\nAnalog3F TESTN_PACE_OUT2(1)Internal testsignal orsingle-ended buffer output based onregister settingsinput/output\n3G VCAP4 — Analog bypass capacitor; connect 1-μFcapacitor toAVSS\nAnalog3H VREFP Positive reference input/output voltageinput/output\n4A AVDD Supply Analog supply\n4B AVDD Supply Analog supply\n4C RLDREF Analog input Right legdrive noninverting input\n4D AVSS Supply Analog ground\n4E RESV1 Digital input Reserved forfuture use; must tietologic low(DGND).\nADS129xR: modulation clock forrespiration measurement, negative side.4F RESP_MODN Analog outputADS129x: leave floating.\nADS129xR: modulation clock forrespiration measurement, positive side.4G RESP_MODP Analog outputADS129x: leave floating.\n4H VREFN Analog input Negative reference voltage\n5A AVSS Supply Analog ground\n5B AVSS Supply Analog ground\n5C AVSS Supply Analog ground\n5D AVSS Supply Analog ground\nDigital5E GPIO4 General-purpose input/output pin4input/output\nDigital5F GPIO1 General-purpose input/output pin1input/output\n5G PWDN Digital input Power-down pin;active low\n(1) Connect unused pins toAVDD.\nCopyright ©2010 –2015, Texas Instruments Incorporated Submit Documentation Feedback 7\nProduct Folder Links: ADS1294 ADS1294R ADS1296 ADS1296R ADS1298 ADS1298R\nADS1294 ,ADS1294R ,ADS1296 ,ADS1296R ,ADS1298 ,ADS1298R\nSBAS459K –JANUARY 2010 –REVISED AUGUST 2015 www.ti.com\nPinFunction: NFBGA Package (continued)\nPIN\nTYPE DESCRIPTION\nNO. NAME\n5H VCAP1 — Analog bypass capacitor; connect 22-μFcapacitor toAVSS\n6A AVDD Supply Analog supply\n6B AVDD Supply Analog supply\n6C AVDD Supply Analog supply\n6D DRDY Digital output Data ready; active low\nDigital6E GPIO3 General purpose input/output pin3input/output\n6F DAISY_IN(2)Digital input Daisy-chain input; ifnotused, short toDGND.\n6G RESET Digital input System-reset pin;active low\n6H VCAP2 — Analog bypass capacitor; connect 1-μFcapacitor toAVSS\n7A AVDD1 Supply Analog supply forcharge pump\nAnalog bypass capacitor; internally generated AVDD +1.9V;connect 1-μF7B VCAP3 —capacitor toAVSS\n7C DGND Supply Digital ground\n7D DGND Supply Digital ground\nDigital7E GPIO2 General-purpose input/output pin2input/output\n7F CS Digital input SPIchip select; active low\n7G START Digital input Start conversion\n7H DGND Supply Digital ground\n8A AVSS1 Supply Analog ground forcharge pump\n8B CLKSEL Digital input Master clock select\n8C DVDD Supply Digital power supply\n8D DVDD Supply Digital power supply\n8E DOUT Digital output SPIdata output\n8F SCLK Digital input SPIclock\nDigital8G CLK External Master clock input orinternal clock output.input/output\n8H DIN Digital input SPIdata input\n(2) When DAISY_IN isnotused, tietologic 0.\n8 Submit Documentation Feedback Copyright ©2010 –2015, Texas Instruments Incorporated\nProduct Folder Links: ADS1294 ADS1294R ADS1296 ADS1296R ADS1298 ADS1298R\n48\n47\n46\n45\n44\n43\n42\n41\n40\n39\n38\n37\n36\n35\n34\n33DVDD\nGPIO4\nGPIO3\nGPIO2\nDOUT\nGPIO1\nDAISY_IN\nSCLK\nSTART\nCLK\nDIN\nDGNDDRDY\nCS\nRESET\nPWDN1\n2\n3\n4\n5\n6\n7\n8\n9\n10\n11\n12\n13\n14\n15\n16IN8N\nIN8P\nIN7N\nIN7P\nIN6N\nIN6P\nIN5N\nIN5P\nIN4N\nIN4P\nIN3N\nIN3P\nIN2N\nIN2P\nIN1N\nIN1PWCT\nRLDOUT\nRLDIN\nRLDINV\nRLDREF\nAVDD\nAVSS\nAVSS\nAVDD\nVCAP3\nAVDD1\nAVSS1\nCLKSEL\nDGND\nDVDD\nDGND\nTESTP_PACE_OUT1 TESTN_PACE_OUT2AVDD AVSS AVDD\nAVDD AVSSVREFP VREFN VCAP4NC\nVCAP1NC\nVCAP2\nRESV1AVSS17\n18\n19\n20\n21\n22\n23\n24\n25\n26\n27\n28\n29\n30\n31\n3264\n63\n62\n61\n60\n59\n58\n57\n56\n55\n54\n53\n52\n51\n50\n49\nADS1294 ,ADS1294R ,ADS1296 ,ADS1296R ,ADS1298 ,ADS1298R\nwww.ti.com SBAS459K –JANUARY 2010 –REVISED AUGUST 2015\nPAG PACKAGE\n64-Pin TQFP\nTopView\nCopyright ©2010 –2015, Texas Instruments Incorporated Submit Documentation Feedback 9\nProduct Folder Links: ADS1294 ADS1294R ADS1296 ADS1296R ADS1298 ADS1298R\nADS1294 ,ADS1294R ,ADS1296 ,ADS1296R ,ADS1298 ,ADS1298R\nSBAS459K –JANUARY 2010 –REVISED AUGUST 2015 www.ti.com\nPinFunctions: TQFP Package\nPIN\nTYPE DESCRIPTION\nNO. NAME\n1 IN8N(1)Analog input Differential analog negative input 8(ADS1298)\n2 IN8P(1)Analog input Differential analog positive input 8(ADS1298)\n3 IN7N(1)Analog input Differential analog negative input 7(ADS1298)\n4 IN7P(1)Analog input Differential analog positive input 7(ADS1298)\n5 IN6N(1)Analog input Differential analog negative input 6(ADS1296, ADS1298)\n6 IN6P(1)Analog input Differential analog positive input 6(ADS1296, ADS1298)\n7 IN5N(1)Analog input Differential analog negative input 5(ADS1296, ADS1298)\n8 IN5P(1)Analog input Differential analog positive input 5(ADS1296, ADS1298)\n9 IN4N(1)Analog input Differential analog negative input 4\n10 IN4P(1)Analog input Differential analog positive input 4\n11 IN3N(1)Analog input Differential analog negative input 3\n12 IN3P(1)Analog input Differential analog positive input 3\n13 IN2N(1)Analog input Differential analog negative input 2\n14 IN2P(1)Analog input Differential analog positive input 2\n15 IN1N(1)Analog input Differential analog negative input 1\n16 IN1P(1)Analog input Differential analog positive input 1\nAnalog\n17 TESTP_PACE_OUT1(1)input/buffer Internal testsignal/single-ended buffer output based onregister settings\noutput\nAnalog18 TESTN_PACE_OUT2(1)Internal testsignal/single-ended buffer output based onregister settingsinput/output\n19 AVDD Supply Analog supply\n20 AVSS Supply Analog ground\n21 AVDD Supply Analog supply\n22 AVDD Supply Analog supply\n23 AVSS Supply Analog ground\nAnalog24 VREFP Positive reference input/output voltageinput/output\n25 VREFN Analog input Negative reference voltage\n26 VCAP4 — Analog bypass capacitor; connect 1-μFcapacitor toAVSS\n27 NC — Noconnection, canbeconnected toAVDD orAVSS with a10-kΩresistor\n28 VCAP1 — Analog bypass capacitor; connect 22-μFcapacitor toAVSS\n29 NC — Noconnection, canbeconnected toAVDD orAVSS with a10-kΩresistor\n30 VCAP2 — Analog bypass capacitor; connect 1-μFcapacitor toAVSS\n31 RESV1 Digital input Reserved forfuture use; must tietologic low(DGND).\n32 AVSS Supply Analog ground\n33 DGND Supply Digital ground\n34 DIN Digital input SPIdata input\n35 PWDN Digital input Power-down pin;active low\n36 RESET Digital input System-reset pin;active low\nDigital37 CLK External Master clock input orinternal clock output.input/output\n38 START Digital input Start conversion\n39 CS Digital input SPIchip select; active low\n40 SCLK Digital input SPIclock\n41 DAISY_IN(2)Digital input Daisy-chain input; ifnotused, short toDGND.\n(1) Connect unused pins toAVDD.\n(2) When DAISY_IN isnotused, tietologic 0.\n10 Submit Documentation Feedback Copyright ©2010 –2015, Texas Instruments Incorporated\nProduct Folder Links: ADS1294 ADS1294R ADS1296 ADS1296R ADS1298 ADS1298R\nADS1294 ,ADS1294R ,ADS1296 ,ADS1296R ,ADS1298 ,ADS1298R\nwww.ti.com SBAS459K –JANUARY 2010 –REVISED AUGUST 2015\nPinFunctions: TQFP Package (continued)\nPIN\nTYPE DESCRIPTION\nNO. NAME\nDigital42 GPIO1 General-purpose input/output pin1input/output\n43 DOUT Digital output SPIdata output\nDigital44 GPIO2 General-purpose input/output pin2input/output\nDigital45 GPIO3 General-purpose input/output pin3input/output\nDigital46 GPIO4 General-purpose input/output pin4input/output\n47 DRDY Digital output Data ready; active low\n48 DVDD Supply Digital power supply\n49 DGND Supply Digital ground\n50 DVDD Supply Digital power supply\n51 DGND Supply Digital ground\n52 CLKSEL Digital input Master clock select\n53 AVSS1 Supply Analog ground\n54 AVDD1 Supply Analog supply\nAnalog bypass capacitor; internally generated AVDD +1.9V;connect 1-μF55 VCAP3 —capacitor toAVSS\n56 AVDD Supply Analog supply\n57 AVSS Supply Analog ground\n58 AVSS Supply Analog ground\n59 AVDD Supply Analog supply\n60 RLDREF Analog input Right legdrive noninverting input\nAnalog61 RLDINV Right legdrive inverting inputinput/output\n62 RLDIN(1)Analog input Right legdrive input tomux\n63 RLDOUT Analog output Right legdrive output\n64 WCT Analog output Wilson Central Terminal output\nCopyright ©2010 –2015, Texas Instruments Incorporated Submit Documentation Feedback 11\nProduct Folder Links: ADS1294 ADS1294R ADS1296 ADS1296R ADS1298 ADS1298R\nADS1294 ,ADS1294R ,ADS1296 ,ADS1296R ,ADS1298 ,ADS1298R\nSBAS459K –JANUARY 2010 –REVISED AUGUST 2015 www.ti.com\n7Specifications\n7.1 Absolute Maximum Ratings\nover operating free-air temperature range (unless otherwise noted)(1)\nMIN MAX UNIT\nAVDD toAVSS –0.3 5.5 V\nDVDD toDGND –0.3 3.9 V\nAVSS toDGND –3 0.2 V\nVREFP input toAVSS AVSS –0.3 AVDD +0.3 V\nAnalog input voltage AVSS –0.3 AVDD +0.3 V\nDigital input voltage DGND –0.3 DVDD +0.3 V\nDigital output voltage DGND –0.3 DVDD +0.3 V\nInput current (momentary) 100 mA\nInput current (continuous) 10 mA\nJunction temperature, TJ –40 150 °C\nStorage temperature, Tstg –60 150 °C\n(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage tothedevice. These arestress ratings\nonly, which donotimply functional operation ofthedevice atthese oranyother conditions beyond those indicated under Recommended\nOperating Conditions .Exposure toabsolute-maximum-rated conditions forextended periods may affect device reliability.\n7.2 ESD Ratings\nVALUE UNIT\nHuman body model (HBM), perANSI/ESDA/JEDEC JS-001, allpins(1)±2000 ElectrostaticV(ESD) Vdischarge Charged device model (CDM), perJEDEC specification JESD22-C101, allpins(2)±500\n(1) JEDEC document JEP155 states that500-V HBM allows safe manufacturing with astandard ESD control process.\n(2) JEDEC document JEP157 states that250-V CDM allows safe manufacturing with astandard ESD control process.\n7.3 Recommended Operating Conditions\nover operating ambient temperature range (unless otherwise noted)\nMIN NOM MAX UNIT\nPOWER SUPPLY\nAnalog power supply (AVDD –AVSS) 2.7 3 5.25 V\nDigital power supply (DVDD) 1.65 1.8 3.6 V\nAVDD –DVDD –2.1 3.6 V\nANALOG INPUTS\nFull-scale differential input voltage range (AINP –AINN) ±VREF/Gain V\nSee theInput Common-Mode Range\nCommon-mode input voltage subsection ofthePGA Settings andInput\nRange section\nVOLTAGE REFERENCE INPUTS\n3-Vsupply VREF=(VREFP –VREFN) 2.5 V\nDifferential reference voltage\n5-Vsupply VREF=(VREFP –VREFN) 4 V\nNegative input (VREFN) AVSS V\nPositive input (VREFP) AVSS +2.5 V\nCLOCK INPUT\nExternal clock input frequency CLKSEL pin=0 1.94 2.048 2.25 MHz\nDIGITAL INPUTS\nInput Voltage DGND DVDD V\nTEMPERATURE RANGE\nCommercial grade 0 70 °C\nOperating temperature range\nIndustrial grade –40 85 °C\n12 Submit Documentation Feedback Copyright ©2010 –2015, Texas Instruments Incorporated\nProduct Folder Links: ADS1294 ADS1294R ADS1296 ADS1296R ADS1298 ADS1298R\nADS1294 ,ADS1294R ,ADS1296 ,ADS1296R ,ADS1298 ,ADS1298R\nwww.ti.com SBAS459K –JANUARY 2010 –REVISED AUGUST 2015\n7.4 Thermal Information\nADS129x, ADS129xR\nTHERMAL METRIC(1)PAG (TQFP) ZXG (NFBGA) UNIT\n64PINS 64PINS\nRθJA Junction-to-ambient thermal resistance 35 48 °C/W\nRθJC(top) Junction-to-case (top) thermal resistance 31 8 °C/W\nRθJB Junction-to-board thermal resistance 26 25 °C/W\nψJT Junction-to-top characterization parameter 0.1 0.5 °C/W\nψJB Junction-to-board characterization parameter N/A 22 °C/W\n(1) Formore information about traditional andnew thermal metrics, seetheSemiconductor andICPackage Thermal Metrics application\nreport, SPRA953 .\n7.5 Electrical Characteristics\nMinandmax specifications apply forallcommercial grade (TA=0°Cto70°C)devices, andfrom TA=–40°Cto+85°Cfor\nindustrial-grade devices. Typical specifications atTA=25°C.Allspecifications atDVDD =1.8V,AVDD –AVSS =3V(1),\nVREF=2.4V,external fCLK=2.048 MHz, data rate=500SPS, HRmode(2),andgain =6(unless otherwise noted).\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nANALOG INPUTS\nInput capacitance 20 pF\nTA=25°C,input =1.5V ±200 pA\nInput bias current TA=0°Cto70°C,input =1.5V ±1 nA\nTA=–40°Cto+85°C,input =1.5V ±1.2 nA\nNolead-off 1000 MΩ\nDCinput impedance Current source lead-off detection 500 MΩ\nPullup resistor lead-off detection 10 MΩ\nPGA PERFORMANCE\nGain settings 1,2,3,4,6,8,12\nBandwidth See Table 5\nADC PERFORMANCE\nData rates upto8kSPS, nomissing codes 24 Bits\nResolution 16-kSPS data rate 19 Bits\n32-kSPS data rate 17 Bits\nfCLK=2.048 MHz, HRmode 500 32000 SPS\nData rate\nfCLK=2.048 MHz, LPmode 250 16000 SPS\nDCCHANNEL PERFORMANCE\nGain =6(3),10seconds ofdata 5 μVPP\nInput-referred noise Gain =6,256points, 0.5seconds ofdata 4 7μVPP\nGain settings≠6,data rates≠500SPS See Noise Measurements section\nFull-scale with gain =6,best fit 8 ppm\nFull-scale with gain =6,best fit,40 ppmIntegral nonlinearity(4)ADS129xR channel 1\n–20dBFS with gain =6,best fit,8 ppmADS129xR channel 1\nOffset error ±500 µV\nOffset error drift 2 µV/°C\nGain error Excluding voltage reference error ±0.2 ±0.5 %ofFS\nGain drift Excluding voltage reference drift 5 ppm/ °C\nGain match between channels 0.3 %ofFS\n(1) Performance isapplicable for5-Voperation aswell. Production testing forlimits isperformed at3V.\n(2) LPmode =low-power mode.\n(3) Noise data measured ina10-second interval. Test notperformed inproduction. Input-referred noise iscalculated with input shorted\n(without electrode resistance) over a10-second interval.\n(4) Thepresence ofinternal demodulation circuitry onchannel 1causes degradation ofINLandTHD. Theeffect ispronounced forfull-scale\nsignals andisless forsmall ECG-type signals.\nCopyright ©2010 –2015, Texas Instruments Incorporated Submit Documentation Feedback 13\nProduct Folder Links: ADS1294 ADS1294R ADS1296 ADS1296R ADS1298 ADS1298R\nADS1294 ,ADS1294R ,ADS1296 ,ADS1296R ,ADS1298 ,ADS1298R\nSBAS459K –JANUARY 2010 –REVISED AUGUST 2015 www.ti.com\nElectrical Characteristics (continued)\nMinandmax specifications apply forallcommercial grade (TA=0°Cto70°C)devices, andfrom TA=–40°Cto+85°Cfor\nindustrial-grade devices. Typical specifications atTA=25°C.Allspecifications atDVDD =1.8V,AVDD –AVSS =3V(1),\nVREF=2.4V,external fCLK=2.048 MHz, data rate=500SPS, HRmode(2),andgain =6(unless otherwise noted).\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nACCHANNEL PERFORMANCE\nCMRR Common-mode rejection ratio fCM=50Hz,60Hz(5)–105 –115 dB\nPSRR Power-supply rejection ratio fPS=50Hz,60Hz 90 dB\nCrosstalk fIN=50Hz,60Hz –126 dB\nSNR Signal-to-noise ratio fIN=10Hzinput, gain =6 112 dB\n10Hz,–0.5dBFs –98 dB\nADS129xR channel 1,10Hz,–0.5dBFs –70 dB\nTHD Total harmonic distortion(4)100Hz,–0.5dBFs(6)–100 dB\nADS129xR channel 1,100Hz,–0.5dBFs(6)–68 dB\nADS129xR channel 1,100Hz,–20dBFs(6)–86 dB\nDIGITAL FILTER\n–3-dB bandwidth 0.262 fDR Hz\nDigital filter settling Fullsetting 4 Conversions\nRIGHT LEG DRIVE (RLD) AMPLIFIER AND PACE AMPLIFIERS\nRLD integrated noise BW=150Hz 7 μVRMS\nPace integrated noise BW=8kHz 20 µVRMS\nPace-amplifier crosstalk Crosstalk between pace amplifiers 60 dB\nGain bandwidth product 50kΩ||10pFload, gain =1 100 kHz\nSlew rate 50kΩ||10pFload, gain =1 0.25 V/μs\nShort circuit toGND (AVDD =3V) 270 μA\nShort circuit tosupply (AVDD =3V) 550 μAPace andRLD amplifier drive\nstrengthShort circuit toGND (AVDD =5V) 490 μA\nShort circuit tosupply (AVDD =5V) 810 μA\nPeak swing (AVSS +0.3VtoAVDD +0.3V)50 μAatAVDD =3V\nPace andRLD current\nPeak swing (AVSS +0.3VtoAVDD +0.3V)75 μAatAVDD =5V\nPace-amplifier output resistance 100 Ω\nTotal harmonic distortion fIN=100Hz,gain =1 –70 dB\nCommon-mode input range AVSS +0.7 AVDD –0.3 V\nCommon-mode resistor matching Internal 200-kΩresistor matching 0.1%\nShort-circuit current ±0.25 mA\nQuiescent power consumption Either RLD orpace amplifier 20 μA\nWILSON CENTRAL TERMINAL (WCT) AMPLIFIER\nIntegrated noise BW=150Hz See Table 6 nV/√Hz\nGain bandwidth product See Table 6 kHz\nSlew rate See Table 6 V/s\nTotal harmonic distortion fIN=100Hz 90 dB\nCommon-mode input range AVSS +0.3 AVDD –0.3 V\nShort-circuit current Through internal 30-kΩresistor ±0.25 mA\nQuiescent power consumption See Table 6 μA\n(5) CMRR ismeasured with acommon-mode signal ofAVSS +0.3VtoAVDD –0.3V.Thevalues indicated arethemaximum oftheeight\nchannels.\n(6) Harmonics above thesecond harmonic areattenuated bythedigital filter.\n14 Submit Documentation Feedback Copyright ©2010 –2015, Texas Instruments Incorporated\nProduct Folder Links: ADS1294 ADS1294R ADS1296 ADS1296R ADS1298 ADS1298R\nADS1294 ,ADS1294R ,ADS1296 ,ADS1296R ,ADS1298 ,ADS1298R\nwww.ti.com SBAS459K –JANUARY 2010 –REVISED AUGUST 2015\nElectrical Characteristics (continued)\nMinandmax specifications apply forallcommercial grade (TA=0°Cto70°C)devices, andfrom TA=–40°Cto+85°Cfor\nindustrial-grade devices. Typical specifications atTA=25°C.Allspecifications atDVDD =1.8V,AVDD –AVSS =3V(1),\nVREF=2.4V,external fCLK=2.048 MHz, data rate=500SPS, HRmode(2),andgain =6(unless otherwise noted).\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nLEAD-OFF DETECT\nFrequency See Table 16forsettings 0,fDR/4 kHz\nCurrent See Table 16forsettings 6,12,18,24 nA\nCurrent accuracy ±20%\nComparator threshold accuracy ±30 mV\nRESPIRATION (ADS129xR ONLY)\nInternal source 32,64 kHz\nFrequency\nExternal source 32 64 kHz\nPhase shift See Table 16forsettings 22.5 90 157.5 Degrees\nImpedance range IRESP =30μA 10 kΩ\n0.05-Hz to2-Hz brick wallfilter, 32-kHz modulation\nImpedance measurement noise clock, phase =112.5, IRESP =30μAwith 2-kΩbaseline 20 mΩPP\nload, gain =4\ninternal reference, signal path =82kΩ,Modulator current 29 µAbaseline =2.21 kΩ\nEXTERNAL REFERENCE\nInput impedance 10 kΩ\nINTERNAL REFERENCE\nRegister bitCONFIG3.VREF_4V =0,2.4 VAVDD≥2.7V\nOutput voltage\nRegister bitCONFIG3.VREF_4V =1,4 VAVDD≥4.4V\nVREFaccuracy ±0.2%\nTA=25°C 35 ppm/ °C\nInternal reference drift Commercial grade, 0°Cto70°C 35 ppm\nIndustrial grade, –40°Cto85°C 45 ppm\nStart-up time 150 ms\nSYSTEM MONITORS\nAnalog-supply reading error 2%\nDigital-supply reading error 2%\nFrom power uptoDRDY low 150 ms\nDevice wakeup\nSTANDBY mode 9 ms\nTemperature-sensor reading,TA=25°C 145 mVvoltage\nTemperature-sensor reading,490 μV/°Ccoefficient\nTest-signal frequency See Table 16forsettings Hz fCLK/221,fCLK/220\nTest-signal voltage See Table 16forsettings ±1,±2 mV\nTest-signal accuracy ±2%\nCLOCK\nInternal-oscillator clockNominal frequency 2.048 MHzfrequency\nTA=25°C ±0.5%\nInternal clock accuracy 0°C≤TA≤70°C ±2%\n–40°C≤TA≤85°C,industrial grade versions only ±2.5%\nInternal-oscillator start-up time 20 μs\nInternal-oscillator power120 μWconsumption\nCopyright ©2010 –2015, Texas Instruments Incorporated Submit Documentation Feedback 15\nProduct Folder Links: ADS1294 ADS1294R ADS1296 ADS1296R ADS1298 ADS1298R\nADS1294 ,ADS1294R ,ADS1296 ,ADS1296R ,ADS1298 ,ADS1298R\nSBAS459K –JANUARY 2010 –REVISED AUGUST 2015 www.ti.com\nElectrical Characteristics (continued)\nMinandmax specifications apply forallcommercial grade (TA=0°Cto70°C)devices, andfrom TA=–40°Cto+85°Cfor\nindustrial-grade devices. Typical specifications atTA=25°C.Allspecifications atDVDD =1.8V,AVDD –AVSS =3V(1),\nVREF=2.4V,external fCLK=2.048 MHz, data rate=500SPS, HRmode(2),andgain =6(unless otherwise noted).\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nDIGITAL INPUT/OUTPUT (DVDD =1.65 Vto3.6V)\nVIH High-level inpout voltage 0.8DVDD DVDD +0.1 V\nVIL Low-level input voltage –0.1 0.2DVDD V\nVOH High-level output voltage IOH=–500μA DVDD –0.4 V\nVOL Low-level output voltage IOL=500μA 0.4 V\nIIN Input current 0V<VDigitalInput <DVDD –10 10 μA\nPOWER SUPPLY (RLD, WCT, AND PACE AMPLIFIERS TURNED OFF)\nHRmode (ADS1298) 2.75 mA\nAVDD –AVSS =3V\nLPmode(2)(ADS1298) 1.8 mA\nIAVDD AVDD current\nHRmode (ADS1298) 3.1 mA\nAVDD –AVSS =5V\nLPmode (ADS1298) 2.1 mA\nHRmode (ADS1298) 0.3 mA\nDVDD =1.8V\nLPmode (ADS1298) 0.3 mA\nIDVDD DVDD current\nHRmode (ADS1298) 0.5 mA\nDVDD =3V\nLPmode (ADS1298) 0.5 mA\nHRmode 8.8 9.5 mWADS1298, ADS1298R,\nAVDD –AVSS =3VLPmode (250 SPS) 6.0 7.0 mW\nHRmode 7.2 7.9 mW ADS1296, ADS1296R,\nAVDD –AVSS =3VLPmode (250 SPS) 5.3 6.6 mW\nHRmode 5.4 6 mWADS1294, ADS1294R,\nAVDD –AVSS =3V LPmode (250 SPS) 4.1 4.4 mW\nPower dissipation\nHRmode 17.5 mW ADS1298, ADS1298R,\nAVDD –AVSS =5VLPmode (250 SPS) 12.5 mW\nHRmode 14.1 mWADS1296, ADS1296R,\nAVDD –AVSS =5V LPmode (250 SPS) 10 mW\nHRmode 10.1 mWADS1294, ADS1294R,\nAVDD –AVSS =5VLPmode (250 SPS) 8.3 mW\nAVDD –AVSS =3V 10 μW\nPower-down\nAVDD –AVSS =5V 20 μW\nAVDD –AVSS =3V 2 mW\nStandby mode\nAVDD –AVSS =5V 4 mW\nAVDD –AVSS =3V,PGA +ADC 818 μW\nQuiescent channel power\nAVDD –AVSS =5V,PGA +ADC 1.5 mW\n16 Submit Documentation Feedback Copyright ©2010 –2015, Texas Instruments Incorporated\nProduct Folder Links: ADS1294 ADS1294R ADS1296 ADS1296R ADS1298 ADS1298R\nD ISY_INA\nDOUTSCLKMSBD1tDISCK2ST\nMSB2 1 3 216 217 218\nMSBD1 LSBtDISCK2HT\ntDOPD\nDon’t□CareLSBD1\n219\n1CS\nSCLK\nDIN\nDOUT2 3 8 1 2 8 3tCSSC\ntDISTtDIHD tDOHDtCSH\ntDOPDtSPWHtSPWL tSCCS\nHi-ZtCSDOZ tCSDOD\nHi-ZtSCLKtSDECODECLKtCLK\nADS1294 ,ADS1294R ,ADS1296 ,ADS1296R ,ADS1298 ,ADS1298R\nwww.ti.com SBAS459K –JANUARY 2010 –REVISED AUGUST 2015\n7.6 Timing Requirements: Serial Interface\nspecifications apply from TA=–40°Cto+85°C(unless otherwise noted); load onDOUT=20pF||100kΩ\n2.7V≤DVDD≤3.6V 1.65 V≤DVDD≤2V\nMIN MAX MIN MAX UNIT\ntCLK Master clock period 414 514 414 514 ns\ntCSSC CSlowtofirstSCLK, setup time 6 17 ns\ntSCLK SCLK period 50 66.6 ns\ntSPWH, L SCLK pulse width, high andlow 15 25 ns\ntDIST DINvalid toSCLK falling edge: setup time 10 10 ns\ntDIHD Valid DINafter SCLK falling edge: hold time 10 11 ns\ntCSH CShigh pulse 2 2 tCLK\ntSCCS Eighth SCLK falling edge toCShigh 4 4 tCLK\ntSDECODE Command decode time 4 4 tCLK\ntDISCK2ST DAISY_IN valid toSCLK rising edge: setup time 10 10 ns\ntDISCK2HT DAISY_IN valid after SCLK rising edge: hold time 10 10 ns\n7.7 Switching Characteristics: Serial Interface\nspecifications apply from TA=–40°Cto+85°C(unless otherwise noted). Load onDOUT=20pF||100kΩ.\n2.7V≤DVDD≤3.6V 1.65 V≤DVDD≤2V\nPARAMETER\nMIN MAX MIN MAX UNIT\ntDOHD SCLK falling edge toinvalid DOUT: hold time 10 10 ns\ntDOPD SCLK rising edge toDOUT valid: setup time 17 32 ns\ntCSDOD CSlowtoDOUT driven 10 20 ns\ntCSDOZ CShigh toDOUT Hi-Z 10 20 ns\nNOTE: SPIsettings areCPOL =0andCPHA =1.\nFigure 1.Serial Interface Timing\nNOTE: Daisy-chain timing shown foreight-channel ADS1298 andADS1298R.\nFigure 2.Daisy-Chain Interface Timing\nCopyright ©2010 –2015, Texas Instruments Incorporated Submit Documentation Feedback 17\nProduct Folder Links: ADS1294 ADS1294R ADS1296 ADS1296R ADS1298 ADS1298R\n0.18\n0.16\n0.14\n0.12\n0.10\n0.08\n0.06\n0.04\n0.02\n0\n0.3 4.8\nInput□Voltage□(V)Input□Leakage□Current□(nA)\n2.3AVDD AVSS□=□5V\nPGA□=□1/c45\n1.8 1.3 0.8 2.8 3.3 3.8 4.3\n1200\n1000\n800\n600\n400\n200\n0\n/c4540 85\nT emperature□( C) /c176Leakage□Current□(pA)\n35 10 /c4515 60\n2.408\n2.406\n2.404\n2.402\n2.4\n2.398\n2.396\n/c4540 85\nT emperature□( C) /c176Internal□Reference□(V)\n/c4515 10 60 35\n/c45130\n125\n120\n115\n110\n105\n100\n95\n90\n85/c45\n/c45\n/c45\n/c45\n/c45\n/c45\n/c45\n/c45\n/c45\n10 1k\nFrequency□(Hz)Common-Mode□Rejection□Ratio□(dB)\n100Gain□=□1\nData□Rate□=□4kSPS\nAIN□=□AVDD 0.3V□to□AVSS□+□0.3V /c45Gain□=□2\nGain□=□3\nGain□=□4\nGain□=□6\nGain□=□8\nGain□=□12\n1600\n1400\n1200\n1000\n800\n600\n400\n200\n0\nInput-Referred□Noise□( V) /c109Occurrences\n/c452.88/c452.35/c451.85/c451.35/c450.84/c450.34 0.17 1.17 2.18 0.67 1.68\n3\n2\n1\n0\n1\n2\n3/c45\n/c45\n/c45\nTime□(sec)Input-Referred□Noise□( V)/c109\n1 2 0 10 3 4 5 6 7 8 9Peak-to-Peak□Over□10sec□=□5 V /c109\nADS1294 ,ADS1294R ,ADS1296 ,ADS1296R ,ADS1298 ,ADS1298R\nSBAS459K –JANUARY 2010 –REVISED AUGUST 2015 www.ti.com\n7.8 Typical Characteristics\natTA=25°C,AVDD =3V,AVSS =0V,DVDD =1.8V,internal VREFP =2.4V,VREFN =AVSS, external clock =2.048\nMHz, data rate=500SPS, high-resolution mode, andgain =6(unless otherwise noted)\nFigure 4.Noise HistogramFigure 3.Input-Referred Noise\nFigure 5.Internal Reference vsTemperature Figure 6.CMRR vsFrequency\nFigure 7.Leakage Current vsInput Voltage Figure 8.Leakage Current vsTemperature\n18 Submit Documentation Feedback Copyright ©2010 –2015, Texas Instruments Incorporated\nProduct Folder Links: ADS1294 ADS1294R ADS1296 ADS1296R ADS1298 ADS1298R\n0\n20\n40\n60\n80\n100\n120\n140\n160\n180/c45\n/c45\n/c45\n/c45\n/c45\n/c45\n/c45\n/c45\n/c45\nFrequency□(Hz)Amplitude□(dBFS)\n50 0 250 100 150 200PGA□Gain□=□1\nTHD□= 102dB\nSNR□=□115dB\nf =□500SPS\nf =□External□Clock/c45\nDR\nCLK\n0\n20\n40\n60\n80\n100\n120\n140\n160\n180/c45\n/c45\n/c45\n/c45\n/c45\n/c45\n/c45\n/c45\n/c45\nFrequency□(kHz)Amplitude□(dBFS)\n2 0 16 4 6 8PGA□Gain□=□6\nTHD□= 104dB\nSNR□=□74.5dB/c45\nf =□32kSPSDR\n10 12 14\n10\n8\n6\n4\n2\n0\n2\n4\n6\n8\n10/c45\n/c45\n/c45\n/c45\n/c45\nInput□(Normalized□to□Full-Scale)Integral□Nonlinearity□(ppm)\n/c450.8 /c451.0 1.0 /c450.2 0.2 0.6 /c450.6 0.8 /c450.4 0 0.4Gain□=□6\nGain□=□8\nGain□=□12Gain□=□1\nGain□=□2\nGain□=□3\nGain□=□4\n8\n6\n4\n2\n0\n2\n4\n6\n8/c45\n/c45\n/c45\n/c45\n/c451 1\nInput□Range□(Normalized□to□Full-Scale)Integral□Nonlinearity□(ppm)\n/c450.5 0.5 0/c4540 C/c176\n/c4520 C/c176\n0 C/c176\n+25 C/c176\n+40 C/c176\n+60 C/c176+70 C/c176\n+85 C/c176\n110\n105\n100\n95\n90\n85\n80\n75\n70\n10 1k\nFrequency□(Hz)Power-Supply□Rejection□Ratio□(dB)\n100Data□Rate□=□4kSPSGain□=□2Gain□=□4\nGain□=□1Gain□=□12\nGain□=□3Gain□=□8\nGain□=□6\n/c45105\n100\n95\n90\n85\n80\n75\n70/c45\n/c45\n/c45\n/c45\n/c45\n/c45\n/c45\n10 1k\nFrequency□(Hz)Total□Harmonic□Distortion□(dB)\n100Data□Rate□=□4kSPS\nAIN□=□0.5dBFSGain□=□1Gain□=□2\nGain□=□4\nGain□=□12Gain□=□3\nGain□=□8Gain□=□6\nADS1294 ,ADS1294R ,ADS1296 ,ADS1296R ,ADS1298 ,ADS1298R\nwww.ti.com SBAS459K –JANUARY 2010 –REVISED AUGUST 2015\nTypical Characteristics (continued)\natTA=25°C,AVDD =3V,AVSS =0V,DVDD =1.8V,internal VREFP =2.4V,VREFN =AVSS, external clock =2.048\nMHz, data rate=500SPS, high-resolution mode, andgain =6(unless otherwise noted)\nFigure 9.PSRR vsFrequency Figure 10.THD vsFrequency\nFigure 12.INLvsTemperature Figure 11.INLvsPGA Gain\nFigure 13.THD FFTPlot (60-Hz Signal) Figure 14.FFTPlot (60-Hz Signal)\nCopyright ©2010 –2015, Texas Instruments Incorporated Submit Documentation Feedback 19\nProduct Folder Links: ADS1294 ADS1294R ADS1296 ADS1296R ADS1298 ADS1298R\n40\n30\n20\n10\n0\n10\n20\n30\n40\n50/c45\n/c45\n/c45\n/c45\n/c45\nInput□Range□(Normalized□to□Full-Scale)Integral□Nonlinearity□(ppm)\n/c450.8 /c451 1 /c450.2 0.2 /c450.6 /c450.4 0 0.4 0.8 0.6Channel□1\nChannel□2\nChannel□3\nChannel□4\nChannel□5\nChannel□6\nChannel□7\nChannel□8\n17.5\n15.5\n13.5\n11.5\n9.5\n7.5\n5.5\n3.5\n1.5\nNumber of Channels DisabledPower (mW)\n1 0 8 4 6 2 3 5 7AVDD = 3V\nAVDD = 5V\n120\n100\n80\n60\n40\n20\n0\n/c452.70\nError□in□Current□Magnitude□(nA)Number□of□Bins\n/c452.14/c451.01 0.12 1.24 2.37 2.93 1.80 0.68/c450.45/c451.57Data□From□31□Devices,□Two□Lots\nCurrent□Setting□=□24nA\n80\n70\n60\n50\n40\n30\n20\n10\n0\n/c4520\nThreshold□Error□(mV)Number□of□Bins\n/c4515010\n20 30 35 25 155\n/c4510Data□From□31□Devices,□Two□Lots\n70\n60\n50\n40\n30\n20\n10\n0\n/c450.53\nError□(%)Number□of□Bins\n/c450.41/c450.18 0.06 0.30 0.54 0.66 0.42 0.18/c450.06/c450.29Data□From□31□Devices,□Two□Lots\n800\n700\n600\n500\n400\n300\n200\n100\n0\n1 12\nPGA□GainOffset□( V)/c109\n8 6 4 2 10 9 7 5 3 11\nADS1294 ,ADS1294R ,ADS1296 ,ADS1296R ,ADS1298 ,ADS1298R\nSBAS459K –JANUARY 2010 –REVISED AUGUST 2015 www.ti.com\nTypical Characteristics (continued)\natTA=25°C,AVDD =3V,AVSS =0V,DVDD =1.8V,internal VREFP =2.4V,VREFN =AVSS, external clock =2.048\nMHz, data rate=500SPS, high-resolution mode, andgain =6(unless otherwise noted)\nFigure 16.Test-Signal Amplitude Accuracy Figure 15.Offset vsPGA Gain (Absolute Value)\nFigure 17.Lead-Off Comparator Threshold AccuracyFigure 18.Lead-Off Current-Source Accuracy Distribution\nFigure 20.ADS1298 andADS1298R Channel PowerFigure 19.ADS129xR Nonlinearity\n20 Submit Documentation Feedback Copyright ©2010 –2015, Texas Instruments Incorporated\nProduct Folder Links: ADS1294 ADS1294R ADS1296 ADS1296R ADS1298 ADS1298R\n2.3922.3942.3962.3982.4002.4022.4042.406\n/cb140 /cb115 10 35 60 85 110Vref (V) \nTemperature ( /c83C) C001 \n120\n110\n100\n90\n80\n70\n60\n50\nInput□Amplitude□(dBFS)Signal-to-Noise□Ratio□(dB)\n/c4550 /c4560 /c450.5 /c4520 /c455 /c4540 /c4530 /c4512 /c452Internal□Master□Clock,□AVDD□=□3V\nExternal□Master□Clock,□AVDD□=□3V\nExternal□Master□Clock,□AVDD□=□5VInternal□Master□Clock,□AVDD□=□5V\n110\n105\n100\n95\n90\n85\n80\n75\n70\n65\n60\nChannelTotal□Harmonic□Distortion□(dBc)\n1 8 4 6 2 3 5 7f =□10Hz, 0.5dBFS /c45IN\nADS1294 ,ADS1294R ,ADS1296 ,ADS1296R ,ADS1298 ,ADS1298R\nwww.ti.com SBAS459K –JANUARY 2010 –REVISED AUGUST 2015\nTypical Characteristics (continued)\natTA=25°C,AVDD =3V,AVSS =0V,DVDD =1.8V,internal VREFP =2.4V,VREFN =AVSS, external clock =2.048\nMHz, data rate=500SPS, high-resolution mode, andgain =6(unless otherwise noted)\nFigure 21.ADS129xR THD Figure 22.SNR vsInput Amplitude\n(10-Hz Sine Wave)\nFigure 23.Internal VREFDrift vsTemperature\nCopyright ©2010 –2015, Texas Instruments Incorporated Submit Documentation Feedback 21\nProduct Folder Links: ADS1294 ADS1294R ADS1296 ADS1296R ADS1298 ADS1298R\nADS1294 ,ADS1294R ,ADS1296 ,ADS1296R ,ADS1298 ,ADS1298R\nSBAS459K –JANUARY 2010 –REVISED AUGUST 2015 www.ti.com\n8Parameter Measurement Information\n8.1 Noise Measurements\nNOTE\nThe ADS129xR channel performance differs from theADS129x inregards torespiration\ncircuitry found onchannel one. Unless otherwise noted, ADS129x refers toall\nspecifications and functional descriptions ofthe ADS1294, ADS1296, ADS1298,\nADS1294R, ADS1296R, and ADS1298R. ADS129xR refers toallspecifications and\nfunctional descriptions ofonly theADS1294R, ADS1296R, andADS1298R.\nOptimize theADS129x noise performance byadjusting thedata rate and PGA setting. Reduce thedata rate to\nincrease theaveraging, and thenoise drops correspondingly. Increase thePGA value toreduce theinput-\nreferred noise. This lowered noise level isparticularly useful when measuring low-level biopotential signals.\nTable 1and Table 2summarize thenoise performance oftheADS129x inhigh-resolution (HR) mode and low-\npower (LP) mode, respectively, with a3-Vanalog power supply. Table 3and Table 4summarize thenoise\nperformance oftheADS129x inHRandLPmodes, respectively, with a5-Vanalog power supply. The data are\nrepresentative oftypical noise performance atTA=25°C.The data shown aretheresult ofaveraging the\nreadings from multiple devices and are measured with theinputs shorted together. Aminimum of1000\nconsecutive readings areused tocalculate theRMS and peak-to-peak noise foreach reading. Forthetwo\nhighest data rates, thenoise islimited byquantization noise oftheADC and does nothave agaussian\ndistribution. Thus, theratio between rms noise and peak-to-peak noise isapproximately 10.Forthelower data\nrates, theratio isapproximately 6.6.\nTable 1toTable 4show measurements taken with aninternal reference. The data arealso representative ofthe\nADS129x noise performance when using alow-noise external reference such astheREF5025 .\nTable 1.Input-Referred NoiseμVRMS(μVPP)inHigh-Resolution Mode\n3-VAnalog Supply and2.4-V Reference(1)\nDRBITS OF OUTPUT –3-dB\nCONFIG1 DATA RATE BANDWIDTH PGA PGA PGA PGA PGA PGA PGA\nREGISTER (SPS) (Hz) GAIN =1 GAIN =2 GAIN =3 GAIN =4 GAIN =6 GAIN =8 GAIN =12\n000 32000 8398 335(3553) 168(1701) 112(1100) 85(823) 58(529) 42.5 (378) 28.6 (248)\n001 16000 4193 56(613) 28(295) 18.8 (188) 14.3 (143) 9.7(94) 7.4(69) 5.2(44.3)\n010 8000 2096 12.4 (111) 6.5(54) 4.5(37.9) 3.5(29.7) 2.6(21.7) 2.2(17.8) 1.8(13.8)\n011 4000 1048 6.1(44.8) 3.2(23.3) 2.4(17.1) 1.9(14) 1.5(11.1) 1.3(9.7) 1.2(8.5)\n100 2000 524 4.1(27.8) 2.2(15.4) 1.6(11) 1.3(9.1) 1.1(7.3) 1(6.5) 0.9(6)\n101 1000 262 2.9(19) 1.6(10.1) 1.2(7.5) 1(6.2) 0.8(5) 0.7(4.6) 0.6(4.1)\n110 500 131 2.1(12.5) 1.1(6.8) 0.9(5.1) 0.7(4.3) 0.6(3.5) 0.5(3.1) 0.5(2.9)\n(1) Atleast 1000 consecutive readings used tocalculate theRMS andpeak-to-peak noise values inthistable.\nTable 2.Input-Referred NoiseμVRMS(μVPP)inLow-Power Mode\n3-VAnalog Supply and2.4-V Reference(1)\nDRBITS OF OUTPUT –3-dB\nCONFIG1 DATA RATE BANDWIDTH PGA PGA PGA PGA PGA PGA PGA\nREGISTER (SPS) (Hz) GAIN =1 GAIN =2 GAIN =3 GAIN =4 GAIN =6 GAIN =8 GAIN =12\n000 16000 4193 333(3481) 166(1836) 111(1168) 84(834) 56(576) 42(450) 28(284)\n001 8000 2096 56(554) 28(272) 19(177) 14.3 (133) 9.7(85) 7.4(64) 5(42.4)\n010 4000 1048 12.5 (99) 6.5(51) 4.5(35) 3.4(25.9) 2.4(18.8) 2(14.5) 1.5(11.3)\n011 2000 524 6.1(41.8) 3.2(22.2) 2.3(15.9) 1.8(12.1) 1.4(9.3) 1.2(7.8) 1(6.7)\n100 1000 262 4.1(26.3) 2.2(14.6) 1.6(9.9) 1.3(8.1) 1(6.2) 0.8(5.4) 0.7(4.7)\n101 500 131 3(17.9) 1.6(9.8) 1.1(6.8) 0.9(5.7) 0.7(4.2) 0.6(3.6) 0.5(3.4)\n110 250 65 2.1(11.9) 1.1(6.3) 0.8(4.6) 0.7(4) 0.5(3) 0.5(2.6) 0.4(2.4)\n(1) Atleast 1000 consecutive readings used tocalculate theRMS andpeak-to-peak noise values inthistable.\n22 Submit Documentation Feedback Copyright ©2010 –2015, Texas Instruments Incorporated\nProduct Folder Links: ADS1294 ADS1294R ADS1296 ADS1296R ADS1298 ADS1298R\nADS1294 ,ADS1294R ,ADS1296 ,ADS1296R ,ADS1298 ,ADS1298R\nwww.ti.com SBAS459K –JANUARY 2010 –REVISED AUGUST 2015\nTable 3.Input-Referred NoiseμVRMS(μVPP)inHigh-Resolution Mode\n5-VAnalog Supply and4-VReference(1)\nDRBITS OF OUTPUT –3-dB\nCONFIG1 DATA RATE BANDWIDTH PGA PGA PGA PGA PGA PGA PGA\nREGISTER (SPS) (Hz) GAIN =1 GAIN =2 GAIN =3 GAIN =4 GAIN =6 GAIN =8 GAIN =12\n000 32000 8398 521(5388) 260(2900) 173(1946) 130(1403) 87(917) 65(692) 44(483)\n001 16000 4193 86(1252) 43(633) 29(402) 22(298) 15(206) 11(141) 7(91)\n010 8000 2096 17(207) 9(112) 6(71) 4(57) 3(36) 3(29) 2(18)\n011 4000 1048 6.4(48.2) 3.4(25.9) 2.417.7) 1.9(15.4) 1.5(11.2) 1.3(9.6) 1.1(8.2)\n100 2000 524 4.2(29.9) 2.3(15.9) 1.6(11.1) 1.3(9.3) 1(7.5) 0.9(6.6) 0.8(5.8)\n101 1000 262 2.9(18.8) 1.6(10.4) 1.1(7.8) 0.9(6.1) 0.7(4.9) 0.6(4.7) 0.6(3.9)\n110 500 131 2(12.8) 1.1(7.2) 0.8(5.2) 0.7(4) 0.5(3.3) 0.5(3.3) 0.4(2.7)\n(1) Atleast 1000 consecutive readings used tocalculate theRMS andpeak-to-peak noise values inthistable.\nTable 4.Input-Referred NoiseμVRMS(μVPP)inLow-Power Mode\n5-VAnalog Supply and4-VReference(1)\nDRBITS OF OUTPUT –3-dB\nCONFIG1 DATA RATE BANDWIDTH PGA PGA PGA PGA PGA PGA PGA\nREGISTER (SPS) (Hz) GAIN =1 GAIN =2 GAIN =3 GAIN =4 GAIN =6 GAIN =8 GAIN =12\n000 16000 4193 526(5985) 263(2953) 175(1918) 132(1410) 88(896) 66(681) 44(458)\n001 8000 2096 88(1201) 44(619) 29(411) 22(280) 15(191) 11(139) 7(83)\n010 4000 1048 17(208) 9(103) 6(62) 4(52) 3(37) 2(25) 2(16)\n011 2000 524 6(41.1) 3.3(23.3) 2.2(15.5) 1.8(12.3) 1.3(9.8) 1.1(7.8) 0.9(6.5)\n100 1000 262 4.1(27.1) 2.3(14.8) 1.5(10.1) 1.2(8.1) 0.9(6) 0.8(5.4) 0.7(4.4)\n101 500 131 2.9(17.4) 1.6(9.6) 1.1(6.6) 0.9(5.9) 0.7(4.3) 0.6(3.4) 0.5(3.2)\n110 250 65 2.1(11.9) 1.1(6.6) 0.8(4.6) 0.6(3.7) 0.5(3) 0.4(2.5) 0.4(2.2)\n(1) Atleast 1000 consecutive readings used tocalculate theRMS andpeak-to-peak noise values inthistable.\nCopyright ©2010 –2015, Texas Instruments Incorporated Submit Documentation Feedback 23\nProduct Folder Links: ADS1294 ADS1294R ADS1296 ADS1296R ADS1298 ADS1298R\nADS1294 ,ADS1294R ,ADS1296 ,ADS1296R ,ADS1298 ,ADS1298R\nSBAS459K –JANUARY 2010 –REVISED AUGUST 2015 www.ti.com\n9Detailed Description\n9.1 Overview\nNOTE\nThe ADS129xR channel performance differs from theADS129x inregards torespiration\ncircuitry found onchannel one. Unless otherwise noted, ADS129x refers toall\nspecifications and functional descriptions ofthe ADS1294, ADS1296, ADS1298,\nADS1294R, ADS1296R, and ADS1298R. ADS129xR refers toallspecifications and\nfunctional descriptions ofonly theADS1294R, ADS1296R, andADS1298R.\nThe ADS129x arelow-power, multichannel, simultaneously-sampling, 24-bit delta-sigma (ΔΣ)analog-to-digital\nconverters (ADCs) with integrated programmable gain amplifiers (PGAs). These devices incorporate various\nECG-specific functions that make them well-suited for scalable electrocardiogram (ECG),\nelectroencephalography (EEG), andelectromyography (EMG) applications. These devices arealso used inhigh-\nperformance, multichannel data acquisition systems bypowering down theECG-specific circuitry.\nThe ADS129x have ahighly-programmable multiplexer (mux) that allows fortemperature, supply, input short,\nand RLD measurements. Additionally, themux allows any oftheinput electrodes tobeprogrammed asthe\npatient reference drive. The PGA gain ischosen from oneofseven settings: 1,2,3,4,6,8,or12.The ADCs in\nthedevice offer data rates from 250SPS to32kSPS. Communicate with thedevice byusing anSPI-compatible\ninterface. Thedevice provides fourGPIO pins forgeneral use. Synchronize multiple devices byusing theSTART\npin.\nProgram theinternal reference toeither 2.4Vor4V.The internal oscillator generates a2.048-MHz clock. The\nversatile right-leg drive (RLD) block allows forchoosing theaverage ofanycombination ofelectrodes togenerate\nthepatient drive signal. Lead-off detection isaccomplished either byusing apullup orpulldown resistor, ora\ncurrent source orsink. Aninternal aclead-off detection feature isalso available. These devices support both\nhardware pace detection andsoftware pace detection. Use theWilson central terminal (WCT) block togenerate\ntheWCT point ofthestandard 12-lead ECG.\nAdditionally, theADS129xR provide options foraninternal respiration modulator andademodulator circuit inthe\nsignal path ofchannel 1.\n24 Submit Documentation Feedback Copyright ©2010 –2015, Texas Instruments Incorporated\nProduct Folder Links: ADS1294 ADS1294R ADS1296 ADS1296R ADS1298 ADS1298R\nDRDY\nCLKCLKSEL\nSTARTMUXOscillatorPower-Supply Signal\nSPIDVDD\nDGND RL D\nINVRLD\nOUTRLD\nRE FLead-Off Excitation Source\nPACE\nOUT2GPIO1\nGPIO4/RCLKO\nGPIO3/RCLKO\nRESP\nCLK\nPACE\nOUT1CS\nSCLK\nDIN\nDOUT\nRLD\nINADS1298/8RADS1296/6R/8/8R\nGPIO2AVDD\nAVSSIN8P\nIN8NIN7P\nIN7NIN6P\nIN6NIN5P\nIN5NIN4P\nIN4NIN3P\nIN3NIN2P\nIN2NIN1P\nIN1NPGA1ΔΣ\nADC1\nPGA2\nPGA3\nPGA4\nPGA5\nPGA6\nPGA7\nPGA8EMI\nFilter\nEMI\nFilterEMI\nFilterEMI\nFilterEMI\nFilterEMI\nFilterEMI\nFilterEMI\nFilterTemperature Sensor Input\nRLD\nAmplifierPACE\nAmplifier 2\nPACE\nAmplifier 1\nWCTBC\nAFrom\nWmuxc\nFrom\nWmuxaFrom\nWmuxbWCTReferenceVREFP VREFN\nControl\nPWDN\nRESETΔΣ\nADC2\nΔΣ\nADC3\nΔΣ\nADC4\nΔΣ\nADC5\nΔΣ\nADC6\nΔΣ\nADC7\nΔΣ\nADC8AVDD1\nAVSS1Test SignalInternal Respiration\nModulator\n( )ADS129xRRESP\nDEMODRESP_DEMOD_ENADS129xRADS129xRRESP_MODP\nRESP_MODN\nG = 0.4\nG = 0.4\nADS1294 ,ADS1294R ,ADS1296 ,ADS1296R ,ADS1298 ,ADS1298R\nwww.ti.com SBAS459K –JANUARY 2010 –REVISED AUGUST 2015\n9.2 Functional Block Diagram\nCopyright ©2010 –2015, Texas Instruments Incorporated Submit Documentation Feedback 25\nProduct Folder Links: ADS1294 ADS1294R ADS1296 ADS1296R ADS1298 ADS1298R\n5k/c87\n10pF\nAVSSAVDD\nINxP ,\nINxN\nADS1294 ,ADS1294R ,ADS1296 ,ADS1296R ,ADS1298 ,ADS1298R\nSBAS459K –JANUARY 2010 –REVISED AUGUST 2015 www.ti.com\n9.3 Feature Description\nThis section discusses thedetails oftheADS129x internal functional elements. The analog blocks arereviewed\nfirst, followed bythedigital interface. Blocks implementing ECG-specific functions arecovered attheend.\nThroughout thisdocument, fCLKdenotes thefrequency ofthesignal attheCLK pin,tCLKdenotes theperiod ofthe\nsignal attheCLK pin,fDRdenotes theoutput data rate, tDRdenotes thetime period oftheoutput data, andfMOD\ndenotes themodulator input sampling frequency.\n9.3.1 Analog Functionality\n9.3.1.1 EMIFilter\nAnRCfilter attheinput acts asanEMI filter onallchannels. The–3-dB filter bandwidth isapproximately 3MHz.\n9.3.1.2 Analog Input Structure\nTheanalog input oftheADS129x isshown inFigure 24.\nFigure 24.Analog Input Protection Circuit\n26 Submit Documentation Feedback Copyright ©2010 –2015, Texas Instruments Incorporated\nProduct Folder Links: ADS1294 ADS1294R ADS1296 ADS1296R ADS1298 ADS1298R\nMUX[2:0] = 101\nTempPMUX[2:0] = 100\nMvddP(1) MUX[2:0] = 011\nFrom LoffP\nMUX[2:0] = 000\nMUX[2:0] = 110\nMUX[2:0] = 001To PgaP\nTo PgaNMUX[2:0] = 001\nRLDINMUX[2:0] = 010\nRLD_MEASAND\nMUX[2:0] = 111VINP\nVINNMUX[2:0] = 000\nFrom LoffN\nRLD_REFMUX[2:0] = 010\nRLD_MEASAND\nMvddN(1)\nTempNMUX[2:0] = 100\nMUX[2:0] = 101ADS129x\nMUX\nTestP\nTestNTESTP_PACE_OUT1\nINT_TESTINT_TEST\nTESTN_PACE_OUT2INT_TEST\nINT_TESTMUX[2:0] = 011EMI\nFilter(AVDD + AVSS)\n2\nADS1294 ,ADS1294R ,ADS1296 ,ADS1296R ,ADS1298 ,ADS1298R\nwww.ti.com SBAS459K –JANUARY 2010 –REVISED AUGUST 2015\nFeature Description (continued)\n9.3.1.3 Input Multiplexer\nThe ADS129x input multiplexers arevery flexible and provide many configurable signal-switching options.\nFigure 25shows themultiplexer onasingle channel ofthedevice. The device haseight blocks, one foreach\nchannel. TEST_PACE_OUT1, TEST_PACE_OUT2, andRLD_IN arecommon toalleight blocks. VINP andVINN\nareseparate foreach oftheeight blocks. This flexibility allows forsignificant device andsubsystem diagnostics,\ncalibration, andconfiguration. Select theswitch settings foreach channel bywriting 1totheappropriate values to\ntheCHnSET[2:0] register (see theCHnSET register fordetails) andtheRLD_MEAS bitintheCONFIG3 register\n(see theCONFIG3 register fordetails). More details oftheECG-specific features ofthemultiplexer arepresented\nintheInput Multiplexer (Rerouting TheRight LegDrive Signal) subsection oftheECG-Specific Functions section.\n(1) MVDD monitor voltage supply depends onchannel number; see theSupply Measurements (MVDDP, MVDDN)\nsection.\nFigure 25.Input Multiplexer Block forOne Channel\nCopyright ©2010 –2015, Texas Instruments Incorporated Submit Documentation Feedback 27\nProduct Folder Links: ADS1294 ADS1294R ADS1296 ADS1296R ADS1298 ADS1298R\nTemperature ( C) = /c176Temperature Reading ( V) 145,300 V /c109 /c45 /c109\n490 V/ C /c109 /c176+ 25 C /c176\n2x\n1x1x\n8xAVDD\nAVSST emperature□Sensor□Monitor\nTo□MUX□T empP\nTo□MUX□T empN\nADS1294 ,ADS1294R ,ADS1296 ,ADS1296R ,ADS1298 ,ADS1298R\nSBAS459K –JANUARY 2010 –REVISED AUGUST 2015 www.ti.com\nFeature Description (continued)\n9.3.1.3.1 Device Noise Measurements\nSetting CHnSET[2:0] =001sets thecommon-mode voltage of(AVDD –AVSS) /2toboth inputs ofthechannel.\nUse thissetting totesttheinherent noise ofthedevice.\n9.3.1.3.2 Test Signals (TestP andTestN)\nSetting CHnSET[2:0] =101provides internally-generated testsignals foruseinsubsystem verification atpower\nup.This functionality allows theentire signal chain tobetested. Although thetestsignals aresimilar totheCAL\nsignals described intheIEC60601-2-51 specification, thisfeature isnotintended foruseincompliance testing.\nUse register settings tocontrol thetest signals (see theCONFIG2: Configuration Register 2(address =02h)\n(reset =40h) section fordetails). The TEST_AMP bitcontrols thesignal amplitude, and theTEST_FREQ bits\ncontrol switching attherequired frequency.\nThe test signals are multiplexed and transmitted out ofthe device atthe TESTP_PACE_OUT1 and\nTESTN_PACE_OUT2 pins. Abitregister (CONFIG2.INT_TEST =0)deactivates theinternal testsignals sothat\nthetest signal can bedriven externally. This feature allows thecalibration ofmultiple devices with thesame\nsignal. The testsignal feature cannot beused inconjunction with theexternal hardware pace feature (see the\nExternal Hardware Approach section fordetails).\n9.3.1.3.3 Auxiliary Differential Input (TESTP_PACE_OUT1, TESTN_PACE_OUT2)\nWhen hardware pace detection isnotused, theTESTP_PACE_OUT1 andTESPN_PACE_OUT2 signals canbe\nused asamultiplexed differential input channel. These inputs canbemultiplexed toanyoftheeight channels.\nThe performance ofthedifferential input signal fedthrough these pins isidentical tothenormal channel\nperformance.\n9.3.1.3.4 Temperature Sensor (TempP, TempN)\nThe ADS129x contain anon-chip temperature sensor. This sensor uses two internal diodes with one diode\nhaving acurrent density 16xthat oftheother, asshown inFigure 26.The difference incurrent densities ofthe\ndiodes yields adifference involtage thatisproportional toabsolute temperature.\nFigure 26.Measurement oftheTemperature Sensor intheInput\nAsaresult ofthelowthermal resistance ofthepackage totheprinted circuit board (PCB), theinternal sensor\ntracks thePCB temperature closely. Self-heating oftheADS129x causes ahigher reading than thetemperature\nofthesurrounding PCB.\nThe scale factor ofEquation 1converts thetemperature reading to°C.Before using thisequation, scale thethe\ntemperature reading code toμV.\n(1)\n28 Submit Documentation Feedback Copyright ©2010 –2015, Texas Instruments Incorporated\nProduct Folder Links: ADS1294 ADS1294R ADS1296 ADS1296R ADS1298 ADS1298R\nADS1294 ,ADS1294R ,ADS1296 ,ADS1296R ,ADS1298 ,ADS1298R\nwww.ti.com SBAS459K –JANUARY 2010 –REVISED AUGUST 2015\nFeature Description (continued)\n9.3.1.3.5 Supply Measurements (MVDDP, MVDDN)\nSetting CHnSET[2:0] =011sets thechannel inputs todifferent supply voltages ofthedevice.\nForchannels 1,2,5,6,7,and8,(MVDDP –MVDDN) =[0.5×(AVDD –AVSS)]\nForchannels 3and4,(MVDDP –MVDDN) =DVDD /4.\nToavoid saturating thePGA while measuring power supplies, setthegain to1.\nForexample, ifAVDD =2.5VandAVSS =–2.5V,then themeasurement result is2.5V.\n9.3.1.3.6 Lead-Off Excitation Signals (LoffP, LoffN)\nThe lead-off excitation signals arefedintothemultiplexer before theswitches. The comparators that detect the\nlead-off condition arealso connected tothemultiplexer block before theswitches. Foradetailed description of\nthelead-off block, refer totheLead-Off Detection section.\n9.3.1.3.7 Auxiliary Single-Ended Input\nThe RLD_IN pinisprimarily used forrouting theright legdrive (RLD) signal toanyoftheelectrodes incase the\nRLD electrode falls off.However, theRLD_IN pincanbeused asamultiple single-ended input channel. The\nsignal attheRLD_IN pincanbemeasured with respect tothevoltage attheRLD_REF pinusing anyoftheeight\nchannels. This measurement isdone bysetting thechannel multiplexer setting to010, andtheRLD_MEAS bitof\ntheCONFIG3 register to1.\nCopyright ©2010 –2015, Texas Instruments Incorporated Submit Documentation Feedback 29\nProduct Folder Links: ADS1294 ADS1294R ADS1296 ADS1296R ADS1298 ADS1298R\n+VREF\n/cb1VREF \nSingle-Ended InputstINP\nCM Voltage\nDifferential InputstINP\nINNCM Voltage+VREF\n/cb1VREF\nCommon-Mode Voltage (Differential Mode) = (INP) + (INN)\n2, Common-Mode Voltage (Single-Ended Mode) = INNINN = CM VoltageCM + V REF\nCM /cb1 VREF\nCM /cb1 1/2 VREFCM + 1/2 V REF\nInput Range (Differential Mode) = (AINP /cb1 AINN) = 2 V REF\na) Single-Ended Input b) Differential InputDevice\nCommon\nVoltage/cb1VREF\nto\n+VREF\nDevice\nV\nPeak-to-PeakREFV\nPeak-to-PeakREF\nCommon\nVoltage\nADS1294 ,ADS1294R ,ADS1296 ,ADS1296R ,ADS1298 ,ADS1298R\nSBAS459K –JANUARY 2010 –REVISED AUGUST 2015 www.ti.com\nFeature Description (continued)\n9.3.1.4 Analog Input\nThe analog input totheADS129x isfully differential. Assuming PGA =1,thedifferential input (INP –INN) can\nspan between –VREFtoVREF.The absolute range forINPandINN must bebetween AVSS –0.3VandAVDD +\n0.3V.See Table 13foranexplanation ofthecorrelation between theanalog input and thedigital codes. As\nshown inFigure 27and Figure 28,there aretwogeneral methods ofdriving theanalog input oftheADS129x:\nsingle-ended ordifferential. INPandINNare180°out-of-phase inthedifferential input method. When theinput is\nsingle-ended, theINN input isheld atthecommon-mode voltage (CM), preferably atmidsupply. The INP input\nswings around thesame common-mode voltage andthepeak-to-peak amplitude swings from CM–VREFtoCM\n+VREF.When theinput isdifferential, thecommon-mode isgiven by(INP +INN) /2.Both theINP and INN\ninputs swing from CM+½VREFtoCM–½VREF.Foroptimal performance, use theADS129x devices ina\ndifferential configuration.\nFigure 27.Methods ofDriving theADS129x: Single-Ended orDifferential\nFigure 28.Using theADS129x inSingle-Ended andDifferential Input Modes\n30 Submit Documentation Feedback Copyright ©2010 –2015, Texas Instruments Incorporated\nProduct Folder Links: ADS1294 ADS1294R ADS1296 ADS1296R ADS1298 ADS1298R\nPGAp\nR\n50kΩ2\nR\n20k\n(for Gain = 6)Ω1\nR\n50kΩ2From MuxP\nPGAn\nFrom MuxNT o ADC\nADS1294 ,ADS1294R ,ADS1296 ,ADS1296R ,ADS1298 ,ADS1298R\nwww.ti.com SBAS459K –JANUARY 2010 –REVISED AUGUST 2015\n9.3.1.5 PGA Settings andInput Range\nThe PGA isadifferential input anddifferential output amplifier, asshown inFigure 29.The PGA hasseven gain\nsettings (1,2,3,4,6,8,and 12)that aresetbywriting totheCHnSET register (see theCHnSET: Individual\nChannel Settings (n=1to8)(address =05hto0Ch) (reset =00h) section). The ADS129x have CMOS inputs,\nand therefore have negligible current noise. Table 5shows thetypical values ofbandwidths forvarious gain\nsettings. Table 5shows thesmall-signal bandwidth.\nFigure 29.PGA Implementation\nTable 5.PGA Gain versus Small-Signal Bandwidth\nNOMINAL BANDWIDTH ATROOM\nGAIN TEMPERATURE (kHz)\n1 237\n2 146\n3 127\n4 96\n6 64\n8 48\n12 32\nThe resistor string ofthePGA thatimplements thegain has120kΩofresistance foragain of6.This resistance\nprovides acurrent path across theoutputs ofthePGA inthepresence ofadifferential input signal. This current\nisinaddition tothequiescent current specified forthedevice inthepresence ofadifferential signal attheinput.\nCopyright ©2010 –2015, Texas Instruments Incorporated Submit Documentation Feedback 31\nProduct Folder Links: ADS1294 ADS1294R ADS1296 ADS1296R ADS1298 ADS1298R\n−160−150−140−130−120−110−100−90−80−70−60−50−40−30−20−100\n0.001 0.01 0.1 1\nNormalized Frequency (f IN/fMOD)Power Spectral Density (dB)\nG001 \nREF REFV 2VFull-Scale RangeGain Gain/c177/c61 /c61\nMAX _DIFF MAX _DIFF Gain V Gain V\nAVDD 0.2 V CM AVSS 0.2 V2 2/c180 /c180 /c230 /c246 /c230 /c246/c45 /c45 /c62 /c62 /c43 /c43 /c231 /c247 /c231 /c247/c231 /c247 /c231 /c247/c232 /c248 /c232 /c248\nADS1294 ,ADS1294R ,ADS1296 ,ADS1296R ,ADS1298 ,ADS1298R\nSBAS459K –JANUARY 2010 –REVISED AUGUST 2015 www.ti.com\n9.3.1.5.1 Input Common-Mode Range\nThe usable input common-mode range ofthefront enddepends onvarious parameters, including themaximum\ndifferential input signal, supply voltage, PGA gain, andmore. This range isdescribed inEquation 2:\nwhere\n•VMAX_DIFF =maximum differential signal attheinput ofthePGA\n•CM=common-mode range (2)\nForexample, IfVDD=3V,gain =6,andVMAX_DIFF =350mV, then 1.25 V<CM<1.75 V.\n9.3.1.5.2 Input Differential Dynamic Range\nThe differential (INP –INN) signal range depends ontheanalog supply andreference used inthesystem. This\nrange isshown inEquation 3.\n(3)\nThe 3-Vsupply, with areference of2.4Vand again of6forECGs, isoptimized forpower with adifferential\ninput signal ofapproximately 300mV. Forhigher dynamic range, usea5-Vsupply with areference of4V(setby\ntheVREF_4V bitoftheCONFIG3 register) toincrease thedifferential dynamic range.\n9.3.1.5.3 ADC Delta-Sigma Modulator\nEach channel oftheADS129x has a24-bit, delta-sigma ADC. This converter uses asecond-order modulator\noptimized forlow-power applications. The modulator samples theinput signal attherate offMOD =fCLK/4for\nhigh-resolution (HR) mode and fMOD =fCLK/8forlow-power (LP) mode. Asinthecase ofany delta-sigma\nmodulator, thenoise oftheADS129x isshaped until fMOD /2,asshown inFigure 30.Use theon-chip digital\ndecimation filters, explained intheDigital Decimation Filter section, tofilter outthenoise athigher frequencies.\nThese on-chip decimation filters also provide antialias filtering. This feature ofthedelta-sigma converters\ndrastically reduces thecomplexity oftheanalog antialiasing filters thataretypically needed with Nyquist ADCs.\nFigure 30.Modulator Noise Spectrum upto0.5×fMOD\n32 Submit Documentation Feedback Copyright ©2010 –2015, Texas Instruments Incorporated\nProduct Folder Links: ADS1294 ADS1294R ADS1296 ADS1296R ADS1298 ADS1298R\n100 /c0d100 k/c0d\n10 /c0d\nOPA35022 nF\n0.1 /c1dF+5 V\n0.1 /c1dF 10 /c1dF\n100 /c1dF 10 /c1dFOUTVIN 5 V\nTRIM1 /c1dFREF5025To VREFP \nPin\n22 F/c109\nTo□ADC□Reference□InputsVCAP1\n10 F/c109VREFP\nVREFNBandgap2.4V□or□4V\nAVSSR1(1)\nR3(1)\nR2(1)\nADS1294 ,ADS1294R ,ADS1296 ,ADS1296R ,ADS1298 ,ADS1298R\nwww.ti.com SBAS459K –JANUARY 2010 –REVISED AUGUST 2015\n9.3.1.6 Reference\nFigure 31shows asimplified block diagram oftheADS129x internal reference. The reference voltage is\ngenerated with respect toAVSS. When using theinternal voltage reference, connect VREFN toAVSS.\n(1) ForVREF=2.4V:R1=12.5 kΩ,R2=25kΩ,andR3=25kΩ.ForVREF=4V:R1=10.5 kΩ,R2=15kΩ,andR3=\n35kΩ.\nFigure 31.Internal Reference\nThe external band-limiting capacitors determine theamount ofreference noise contribution. Forhigh-end ECG\nsystems, choose capacitor values with abandwidth thatislimited toless than 10Hz, sothatthereference noise\ndoes notdominate thesystem noise. When using a3-Vanalog supply, settheinternal reference to2.4V.Fora\n5-Vanalog supply, settheinternal reference to4Vbysetting theVREF_4V bitintheCONFIG2 register.\nAlternatively, theinternal reference buffer canbepowered down andVREFP canbeapplied externally. Figure 32\nshows atypical external reference drive circuitry. Power down iscontrolled bythePD_REFBUF bitinthe\nCONFIG3 register. Bydefault, thedevice wakes upinexternal reference mode.\nFigure 32.External Reference Driver\nCopyright ©2010 –2015, Texas Instruments Incorporated Submit Documentation Feedback 33\nProduct Folder Links: ADS1294 ADS1294R ADS1296 ADS1296R ADS1298 ADS1298R\nMUX1[2:0] = 000RLD_SENSP[0] = 1\nRLD_SENSN[0] = 1\nMUX2[2:0] = 000\nMUX3[2:0] = 000\nMUX8[2:0] = 111PGA1\nRLD_SENSP[1] = 1\nRLD_SENSN[1] = 1 PGA2\nRLD_SENSP[2] = 1\nRLD_SENSN[2] = 1 PGA3\nRLD_AMPRLD_SENSP[7] = 0\nRLD_SENSN[7] = 0PGA8\nRLDOUT RLDINV RLDREF RLDIN\nFilter or\nFeedthroughADS1298/c188 /c188\nMUXEMI\nFilter\nEMI\nFilterEMI\nFilter\nEMI\nFilterIN1P\n/c188IN1N\nIN2P\nIN3P\nIN8PIN2N\nIN3N\nIN8N\n1M/c87(1)\n1.5nF(1)RLDREF_INT\n(AVDD + AVSS)/2RLDREF_INT\nADS1294 ,ADS1294R ,ADS1296 ,ADS1296R ,ADS1298 ,ADS1298R\nSBAS459K –JANUARY 2010 –REVISED AUGUST 2015 www.ti.com\n9.3.1.7 ECG-Specific Functions\n9.3.1.7.1 Input Multiplexer (Rerouting TheRight LegDrive Signal)\nThe input multiplexer hasECG-specific functions fortheright legdrive (RLD) signal. The RLD signal isavailable\nattheRLDOUT pinafter theappropriate channels areselected fortheRLD derivation, feedback elements are\ninstalled external tothechip, andtheloop isclosed. This signal canbefedafter filtering, orfeddirectly intothe\nRLDIN pinasshown inFigure 33.Multiplex theRLDIN signal intoanyoneoftheinput electrodes bysetting the\nmux bitsoftheappropriate channel setregisters to110 forP-side or111 forN-side. Figure 33shows theRLD\nsignal generated from channels 1,2,and 3routed totheN-side ofchannel 8.Use thisfeature todynamically\nchange theelectrode that isused asthereference signal todrive thepatient body. The corresponding channel\ncannot beused andcanbepowered down.\n(1) Typical values forexample only.\nFigure 33.Example ofRLDOUT Signal Configured tobeRouted toIN8N\n34 Submit Documentation Feedback Copyright ©2010 –2015, Texas Instruments Incorporated\nProduct Folder Links: ADS1294 ADS1294R ADS1296 ADS1296R ADS1298 ADS1298R\nMUX1[2:0] = 000RLD_SENSP[0] = 1\nRLD_SENSN[0] = 1\nMUX2[2:0] = 000\nMUX3[2:0] = 000\nMUX8[2:0] = 010\nRLD_MEAS = 1ANDPGA1\nRLD_SENSP[1] = 1\nRLD_SENSN[1] = 1 PGA2\nRLD_SENSP[2] = 1\nRLD_SENSN[2] = 1 PGA3\nRLD_AMPRLD_SENSP[7] = 0\nRLD_SENSN[7] = 0PGA8\nRLD_OUT RLD_INV RLD_REF RLD_IN\nFilter or\nFeedthroughADS1298/c188 /c188IN1P\nIN1NEMI\nFilter\nMUXEMI\nFilter\nEMI\nFilter\nEMI\nFilter/c188IN2N\nIN3N\nIN8NIN2P\nIN3P\nIN8P\nMUX8 010 [2:0] =\n1M/c87(1)\n1.5nF(1)RLDREF_INTRLDREF_INT\n(AVDD + AVSS)/2\nADS1294 ,ADS1294R ,ADS1296 ,ADS1296R ,ADS1298 ,ADS1298R\nwww.ti.com SBAS459K –JANUARY 2010 –REVISED AUGUST 2015\n9.3.1.7.2 Input Multiplexer (Measuring TheRight LegDrive Signal)\nThe RLDOUT signal can also berouted toachannel (that isnotused forthecalculation ofRLD) for\nmeasurement. Figure 34shows theregister settings toroute theRLDIN signal tochannel 8.Themeasurement is\ndone with respect tothevoltage ontheRLDREF pin.IfRLDREF issettointernal, itisat(AVDD +AVSS) /2.\nThis feature isuseful fordebugging purposes during product development.\n(1) Typical values forexample only.\nFigure 34.RLDOUT Signal Configured tobeRead Back byChannel 8\nCopyright ©2010 –2015, Texas Instruments Incorporated Submit Documentation Feedback 35\nProduct Folder Links: ADS1294 ADS1294R ADS1296 ADS1296R ADS1298 ADS1298R\nWCTa8:1 MUX\nWCT1[2:0]IN4NIN4PIN3NIN3PIN2NIN2P\nWCTIN1NIN1P\nWCTb8:1 MUX\nWCT2[5:3]\nWCTc8:1 MUX\nWCT2[2:0]T o Channel\nPGAs\nADS1294/6/830kΩ 30kΩ 30kΩ\n80pF\nAVSS\nADS1294 ,ADS1294R ,ADS1296 ,ADS1296R ,ADS1298 ,ADS1298R\nSBAS459K –JANUARY 2010 –REVISED AUGUST 2015 www.ti.com\n9.3.1.7.3 Wilson Central Terminal (WCT) andChest Leads\nInthestandard 12-lead ECG, WCT voltage isdefined astheaverage ofright arm(RA), leftarm(LA), andleftleg\n(LL) electrodes. This voltage isused asthereference voltage forthemeasurement ofthechest leads. The\nADS129x hasthree integrated low-noise amplifiers that generate theWCT voltage. Figure 35shows theblock\ndiagram oftheimplementation.\nFigure 35.WCT Voltage\nThese devices provide theflexibility toroute anyoneoftheeight signals (IN1P toIN4N) toeach oftheamplifiers\ntogenerate theaverage. This flexibility allows theRA,LA,andLLelectrodes tobeconnected toanyinput ofthe\nfirstfourchannels, depending onthelead configuration.\nEach ofthethree amplifiers intheWCT circuitry can bepowered down individually with register settings. By\npowering uptwoamplifiers, theaverage ofanytwoelectrodes isgenerated attheWCT pin.Powering upone\namplifier provides thebuffered electrode voltage attheWCT pin.TheWCT amplifiers have limited drive strength,\nandthus, should bebuffered ifused todrive alow-impedance load.\nTable 6shows thetypical WCT performance when using any1,2,or3oftheWCT buffers.\nTable 6.Typical WCT Performance\nANY ONE ANY TWO ALL THREE\nPARAMETER (A,B,orC) (A+B, A+C, orB+C) (A+B+C) UNIT\nIntegrated noise 540 382 312 nVRMS\nPower 53 59 65 μW\n–3-dB BW 30 59 89 kHz\nSlew rate BWlimited BWlimited BWlimited V/μs\n36 Submit Documentation Feedback Copyright ©2010 –2015, Texas Instruments Incorporated\nProduct Folder Links: ADS1294 ADS1294R ADS1296 ADS1296R ADS1298 ADS1298R\n200\n180\n160\n140\n120\n100\n80\n60\n40\n20\n0\n0.3 2.8\nInput□Common-Mode□Voltage□(V)WCT□Input□Leakage□Current□(pA)\n0.8T =□+25 C /c176A\n1.3 1.8 2.3DR□=□0.5kSPS,□0.25kSPS\nDR□=□1kSPS\nDR□=□2kSPS\nDR□=□4kSPS\nDR□=□8kSPS\nDR□=□16kSPS\nDR□=□32kSPS\n200\n180\n160\n140\n120\n100\n80\n60\n40\n20\n0\n0.3 2.8\nInput□Common-Mode□Voltage□(V)WCT□Input□Leakage□Current□(pA)\n0.8T =□+25 C /c176ALP□Mode\nHR□Mode\n1.3 1.8 2.3\nADS1294 ,ADS1294R ,ADS1296 ,ADS1296R ,ADS1298 ,ADS1298R\nwww.ti.com SBAS459K –JANUARY 2010 –REVISED AUGUST 2015\nAsshown inTable 6,theoverall noise reduces when more than one WCT amplifier ispowered up.This noise\nreduction isaresult ofthefact that noise isaveraged bythepassive summing network attheoutput ofthe\namplifiers. Powering down individual buffers gives negligible power savings because asignificant portion ofthe\ncircuitry isshared between thethree amplifiers. The bandwidth oftheWCT node islimited bytheRCnetwork.\nThe internal summing network consists ofthree 30-kΩresistors anda80-pF capacitor. Foroptimal performance,\nadd anexternal 100-pF capacitor. The effective bandwidth depends onthenumber ofamplifiers that are\npowered up,asshown inTable 6.\nOnly use theWCT node todrive very high input impedances (typically greater than 500 MΩ).Atypical\napplication connects thisWCT signal tothenegative inputs ofaADS129x foruseasareference signal forthe\nchest leads.\nAsmentioned, allthree WCT amplifiers canbeconnected toone ofeight analog input pins. The inputs ofthe\namplifiers arechopped, andthechop frequency varies with thedata rates oftheADS129x. The chop frequency\nforthethree highest data rates scale 1:1.Forexample, ata32-kSPS data rate, thechop frequency is32kHz in\nHRmode with WCT_CHOP =0.The chop frequency ofthefour lower data rates isfixed at4kHz. When\nWCT_CHOP =1,thechop frequency isfixed tohighest data rate frequency (that is,fMOD /16), asshown in\nTable 7.The chop frequency appears attheoutput oftheWCT amplifiers asasmall square wave riding ondc.\nThe amplitude ofthesquare wave istheoffset oftheamplifier andistypically 5mV PP.Asaresult ofout-of-band\nchopping, thisartifact does notinterfere with ECG-related measurements. Asaresult ofthechopping function,\ntheinput current leakage onthepins with theconnected WCT amplifiers increases athigher data rates and as\ntheinput common voltage swings closer to0V(AVSS), asdescribed inFigure 36.\nIftheoutput ofachannel connected totheWCT amplifier (forexample, theV-lead channels) isconnected toone\nofthepace amplifiers forexternal pace detection, thechopping artifact appears atthepace amplifier output.\nFigure 36.WCT Input Leakage Current vsInput Voltage Figure 37.WCT Input Leakage Current vsInput Voltage\n(WCT_CHOP =0) (WCT_CHOP =1)\nTable 7.WCT Amplifiers Chop Frequency\nCONFIG1.DR[2:0] BIT CONFIG2.WCT_CHOP =0 CONFIG2.WCT_CHOP =1\n000 fMOD/16 fMOD/16\n001 fMOD /32 fMOD /16\n010 fMOD /64 fMOD /16\n011 fMOD /128 fMOD /16\n100 fMOD /128 fMOD /16\n101 fMOD /128 fMOD /16\n110 fMOD /128 fMOD /16\nCopyright ©2010 –2015, Texas Instruments Incorporated Submit Documentation Feedback 37\nProduct Folder Links: ADS1294 ADS1294R ADS1296 ADS1296R ADS1298 ADS1298R\nWCTa8:1 MUX\nWCT1[2:0]IN4NIN4PIN3NIN3PIN2NIN2P\nIN7NIN7PIN6NIN6PIN5NIN5PIN1NIN1P\nWCTb8:1 MUX\nWCT2[5:3]\nWCTc8:1 MUX\nWCT2[2:0]T o Channel\nPGAs\nADS1298\navF_ch6 avF_ch5 avF_ch7avF_ch4\nT o Channel\nPGAs\nADS1294 ,ADS1294R ,ADS1296 ,ADS1296R ,ADS1298 ,ADS1298R\nSBAS459K –JANUARY 2010 –REVISED AUGUST 2015 www.ti.com\n9.3.1.7.3.1 Augmented Leads\nInatypical implementation ofthe12-lead ECG with eight channels, theaugmented leads arecalculated digitally.\nIncertain applications, itmay berequired that allleads arederived inanalog rather than digital. The ADS1298\nandADS1298R provide theoption togenerate theaugmented leads byrouting appropriate averages tochannels\n5,6,and7.The same three amplifiers thatareused togenerate theWCT signal arealso used togenerate the\nGoldberger central terminal (GCT) signals. Figure 38shows anexample ofgenerating theaugmented leads in\nanalog domain. Inthisimplementation, more than eight channels areused togenerate thestandard 12leads.\nThis feature isnotavailable intheADS1294, ADS1294R, ADS1296 andADS1296R.\nFigure 38.Analog Domain Augmented Leads\n9.3.1.7.3.2 Right LegDrive with theWCT Point\nIncertain applications, theout-of-phase version oftheWCT isused astheRLD reference. The ADS1298\nprovides theoption tohave abuffered version oftheWCT terminal attheRLD_OUT pin. This signal can be\ninverted inphase using anexternal amplifier and then used astheright legdrive. Refer totheRight Leg Drive\n(RLD DCBias Circuit) section formore details.\n38 Submit Documentation Feedback Copyright ©2010 –2015, Texas Instruments Incorporated\nProduct Folder Links: ADS1294 ADS1294R ADS1296 ADS1296R ADS1298 ADS1298R\n51kΩ\n51kΩ100kΩ\n100kΩ47nF\n51kΩ 100kΩ47nF47nF\n4-Bit\nDACSkin,\nElectrode Contact\nModelPatient\nProtection\nResistor\nAVDDLOFF_SENSP\nVLEAD_OFF_ENAND\nAVSSLOFF_SENSN\nVLEAD_OFF_ENANDLOFF_SENSP\nVLEAD_OFF_ENAND LOFF_SENSN\nVLEAD_OFF_ENAND\nRLD OUTFLEAD_OFF[1:0]Vx\n3.3MΩ\n3.3MΩ\n3.3MΩ3.3MΩ\n3.3MΩ\n3.3MΩAnti-Aliasing Filter\n< 512kHzFLEAD_OFF[1:0]AVDD AVSS\nT o ADCLOFF_STATP\nLOFF_STATN\nCOMP_TH[2:0]VINP\nVINN(AVDD + AVSS)/27M 7MΩ Ω10pF 10pF\nPGAEMI\nFilter12pF\n12pFPatient\nADS1294 ,ADS1294R ,ADS1296 ,ADS1296R ,ADS1298 ,ADS1298R\nwww.ti.com SBAS459K –JANUARY 2010 –REVISED AUGUST 2015\n9.3.1.7.4 Lead-Off Detection\nPatient electrode impedances decay over time; therefore, these electrode connections must becontinuously\nmonitored toverify that asuitable connection ispresent. The ADS129x lead-off detection functional block\nprovides significant flexibility tochoose from various lead-off detection strategies. Although called lead-off\ndetection, thisfeature isinfactelectrode-off detection.\nThe basic principle istoinject anexcitation signal andmeasure theresponse todetermine iftheelectrode isoff.\nAsshown inthelead-off detection functional block diagram inFigure 39,this circuit provides two different\nmethods ofdetermining thestate ofthepatient electrode. The methods differ inthefrequency content ofthe\nexcitation signal. Lead-off can beselectively done onaper channel basis using theLOFF_SENSP and\nLOFF_SENSN registers. Theinternal excitation circuitry canbedisabled while thesensing circuitry isenabled.\nFigure 39.Lead-Off Detection\nCopyright ©2010 –2015, Texas Instruments Incorporated Submit Documentation Feedback 39\nProduct Folder Links: ADS1294 ADS1294R ADS1296 ADS1296R ADS1298 ADS1298R\na)□Pull-Up/Pull-Down□Resistors b)□Current□SourcePGA\n10M /c8710M /c87AVDD\nINP\nINNPGAAVDD\nINP\nINNADS129x ADS129x\na)□LOFF_FLIP□=□0 a)□LOFF_FLIP□=□1PGA\n10M /c8710M /c87AVDD\nINP\nINNPGA\n10M /c8710M /c87AVDD\nINP\nINNADS129x ADS129x\nADS1294 ,ADS1294R ,ADS1296 ,ADS1296R ,ADS1298 ,ADS1298R\nSBAS459K –JANUARY 2010 –REVISED AUGUST 2015 www.ti.com\n9.3.1.7.4.1 DCLead-Off\nInthisapproach, thelead-off excitation isaccomplished with adcsignal. Choose adcexcitation signal from\neither apullup orpulldown resistor, orfrom acurrent source orsink system, asshown inFigure 40.Select by\nsetting theVLEAD_OFF_EN bitintheLOFF register. One side ofthechannel ispulled tosupply, andtheother\nside ispulled toground. Swap thepullup resistor and pulldown resistor bysetting thebitsintheLOFF_FLIP\nregister, asshown inFigure 41.Ifusing acurrent source orsink, setthemagnitude ofthecurrent byusing the\nILEAD_OFF[1:0] bitsintheLOFF register. The current source orsink gives larger input impedance compared to\nthe10-MΩpullup orpulldown resistor.\nFigure 41.LOFF_FLIP Usage Figure 40.DCLead-Off Excitation Options\nResponse sensing isachieved either bylooking atthedigital output code from thedevice, orbymonitoring the\ninput voltages with on-chip comparators. Ifeither oftheelectrodes isoff,thepullup orpulldown resistors saturate\nthechannel. Look attheoutput code todetermine ifeither theP-side ortheN-side isoff.Topinpoint which side\nisoff,check thecomparator outputs. During conversion, theinput voltage issimultaneously monitored byusing a\ncomparator and a4-bit DAC with levels that aresetbytheCOMP_TH[2:0] bits intheLOFF register. The\ncomparator outputs arestored intheLOFF_STATP and LOFF_STATN registers. These two registers are\navailable asapartoftheoutput data stream (see theData Output Pin(DOUT) section). Ifdclead-off isnotused,\nthelead-off comparators canbepowered down bysetting thePD_LOFF_COMP bitintheCONFIG4 register.\nAnexample procedure toturnondclead-off isgiven intheLead-Off section.\n9.3.1.7.4.2 ACLead-Off\nThis method uses anout-of-band acsignal forexcitation. The acsignal isgenerated byproviding pullup and\npulldown resistors attheinput with afixed frequency. The acsignal ispassed through anantialiasing filter to\nprevent aliasing. Select thefrequency with theFLEAD_OFF[1:0] bits intheLOFF register. The excitation\nfrequency isafunction oftheoutput data rate andisfDR/4.This out-of-band excitation signal ispassed through\nthechannel andmeasured attheoutput.\nACsignal sensing isachieved bypassing thesignal through thechannel todigitize thesignal, andmeasuring the\noutput. The acexcitation signals areintroduced atafrequency thatisabove theband ofinterest, generating an\nout-of-band differential signal thatcanbefiltered outseparately andprocessed. Bymeasuring themagnitude of\ntheexcitation signal attheoutput spectrum, thelead-off status iscalculated. Therefore, theaclead-off detection\nisaccomplished simultaneously with theECG signal acquisition.\n40 Submit Documentation Feedback Copyright ©2010 –2015, Texas Instruments Incorporated\nProduct Folder Links: ADS1294 ADS1294R ADS1296 ADS1296R ADS1298 ADS1298R\n51k/c87 100k /c8747nFSkin,\nElectrode□Contact\nModelPatient\nProtection\nResistor\nAVSSRLD_SENS\nVLEAD_OFF_ENAND\nAVSSRLD_STATPatient\nRLD_SENS\nVLEAD_OFF_ENANDTo□ADC□input□(through□V\nconnection□to□any□of□the□channels).REF\nILGND_OFF[1:0]\nADS1294 ,ADS1294R ,ADS1296 ,ADS1296R ,ADS1298 ,ADS1298R\nwww.ti.com SBAS459K –JANUARY 2010 –REVISED AUGUST 2015\n9.3.1.7.5 RLD Lead-Off\nDetermine iftheRLD electrode isconnected intheADS129x bypowering down theRLD amplifier. After power\ndown, there aretwo measurement procedures todetermine theRLD electrode connect status: apullup or\npulldown resistor, orasink orsource current source, asshown inFigure 42.Setthereference level ofthe\ncomparator todetermine theacceptable RLD impedance threshold.\nFigure 42.RLD Lead-Off Detection atPower Up\nThecurrent source, orpullup orpulldown resistor method hasnofunction when theRLD amplifier ispowered on.\nUse thecomparator tosense thevoltage attheoutput oftheRLD amplifier. The comparator threshold issetby\nthesame LOFF[7:5] bitsthatareused tosetthethresholds fortheother negative inputs.\n9.3.1.7.6 Right LegDrive (RLD) DCBias Circuit\nUse theright legdrive (RLD) circuitry tocounter thecommon-mode interference inaECG system asaresult of\npower lines andother sources, including fluorescent lights. The RLD circuit senses thecommon-mode voltage of\naselected setofelectrodes andcreates anegative feedback loop bydriving thebody with aninverted common-\nmode signal. The negative feedback loop restricts thecommon-mode movement toanarrow range, depending\nontheloop gain. Stabilizing theentire loop isspecific totheindividual system, based onthevarious poles inthe\nloop. The ADS129x incorporate muxes that areused toselect thechannel totheoperational amplifier. Allthe\namplifier terminals areavailable atthepins, allowing selection ofthecomponents forthefeedback loop. The\ncircuit shown inFigure 43shows theoverall functional connectivity fortheRLD bias circuit.\nSetthereference voltage fortheRLD tobegenerated internally ([AVDD +AVSS] /2),orprovided externally with\naresistive divider. The selection ofaninternal versus external reference voltage fortheRLD loop isdefined by\nwriting theappropriate value totheRLDREF_INT bitintheCONFIG3 register.\nIfthe RLD function isnot used, power down the amplifier using the PD_RLD bit(see the CONFIG3:\nConfiguration Register 3(address =03h) (reset =40h) section fordetails). This bitisalso used indaisy-chain\nmode topower down allbutoneoftheRLD amplifiers.\nThe functionality oftheRLDIN pinisexplained intheInput Multiplexer section. Anexample procedure tousethe\nRLD amplifier isshown intheRight LegDrive section ofthePower-Supply Recommendations .\nCopyright ©2010 –2015, Texas Instruments Incorporated Submit Documentation Feedback 41\nProduct Folder Links: ADS1294 ADS1294R ADS1296 ADS1296R ADS1298 ADS1298R\n220k /c87\n50k/c87\n50k/c87RLD1P\n220k /c8720k/c87\nRLD1N220k /c87\n50k/c87\n50k/c87RLD2P\n20k/c87\n220k /c87\nRLD2NFrom\nMUX1P\nFrom\nMUX2P\nFrom\nMUX2NFrom\nMUX1N\n220k /c87\n50k/c87\n50k/c87RLD3P\n220k /c8720k/c87\nRLD3N220k /c87\n50k/c87\n50k/c87RLD4P\n20k/c87\n220k /c87\nRLD4NFrom\nMUX3P\nFrom\nMUX4P\nFrom\nMUX4NFrom\nMUX3N\n220k /c87\n50k/c87\n50k/c87RLD5P\n220k /c8720k/c87\nRLD5N220k /c87\n50k/c87\n50k/c87RLD6P\n20k/c87\n220k /c87\nRLD6NFrom\nMUX5P\nFrom\nMUX6P\nFrom\nMUX6N\n(AVDD□+□AVSS)/2RLDOUTFrom\nMUX5N\n220k /c87\n50k/c87\n50k/c87\nR(1)\nEXT\n1M/c87C(1)\nEXT\n1.5nFRLD7P\n220k /c8720k/c87\nRLD7N220k /c87\n50k/c87\n50k/c87RLD8P\n20k/c87\n220k /c87\nRLD8N\nRLDREF_INTFrom\nMUX7P\nFrom\nMUX8P\nFrom\nMUX8NFrom\nMUX7N\nRLD\nAmpRLDINV\nRLDREF\nRLDREF_INTPGA1P\nPGA1N\nPGA3P\nPGA3N\nPGA5P\nPGA5N\nPGA7P\nPGA7N\nPGA8NPGA8PPGA6NPGA6PPGA4NPGA4PPGA2NPGA2P\nADS1294 ,ADS1294R ,ADS1296 ,ADS1296R ,ADS1298 ,ADS1298R\nSBAS459K –JANUARY 2010 –REVISED AUGUST 2015 www.ti.com\n(1) Typical values.\n(2) When CONFIG3 bitRLDREF_INT =0,theRLDREF_INT switch isclosed and theRLDREF_INT switch isopen.\nWhen CONFIG3 bitRLDREF_INT =1,theRLDREF_INT switch isopen andtheRLDREF_INT switch isclosed.\nFigure 43.RLD Channel Selection(2)\n42 Submit Documentation Feedback Copyright ©2010 –2015, Texas Instruments Incorporated\nProduct Folder Links: ADS1294 ADS1294R ADS1296 ADS1296R ADS1298 ADS1298R\nRLDINV RLD\nOUTRLD\nREFRLDINVA1-8Device□2\nVA1-8\nRLDINV RLD\nOUTRLD\nREFRLDINVA1-8Device□N\nVA1-8Power-Down Power-Down\nRLDINV RLD\nOUTRLD\nREFRLDINVA1-8Device□1\nVA1-8\nTo□Input□MUX To□Input□MUX To□Input□MUX\nRLD\nAmp\n(AVDD□+□AVSS)/2\nRLDREF_INT\nRLDREF_INTRLD_REFRLD_OUTRLD_INV\nRLDADS129x\nWCT_TO_RLDFrom□WCT□AmplifiersRLD_REF\nWCT\nADS1294 ,ADS1294R ,ADS1296 ,ADS1296R ,ADS1298 ,ADS1298R\nwww.ti.com SBAS459K –JANUARY 2010 –REVISED AUGUST 2015\n9.3.1.7.6.1 WCT asRLD\nIncertain applications, theRLD isderived astheaverage ofRA,LA,andLL.This level isthesame astheWCT\nvoltage. The WCT amplifier has limited drive strength; therefore, only use theWCT todrive very high\nimpedances directly. The ADS129x provide anoption tointernally buffer theWCT signal bysetting the\nWCT_TO_RLD bitintheCONFIG4 register. Short theRLD_OUT and RLD_INV pins external tothedevice.\nBefore theRLD_OUT signal isconnected totheRLD electrode, useanexternal amplifier toinvert thephase of\nthesignal fornegative feedback.\nFigure 44.Using theWCT astheRight LegDrive (RLD)\n9.3.1.7.6.2 RLD Configuration with Multiple Devices\nFigure 45shows multiple devices connected toanRLD.\nFigure 45.RLD Connection forMultiple Devices\nCopyright ©2010 –2015, Texas Instruments Incorporated Submit Documentation Feedback 43\nProduct Folder Links: ADS1294 ADS1294R ADS1296 ADS1296R ADS1298 ADS1298R\nADS1294 ,ADS1294R ,ADS1296 ,ADS1296R ,ADS1298 ,ADS1298R\nSBAS459K –JANUARY 2010 –REVISED AUGUST 2015 www.ti.com\n9.3.1.7.7 Pace Detect\nThe ADS129x provide flexibility forpace detection byusing either software orexternal hardware. The software\napproach ismade possible byproviding sampling rates upto32kSPS. Theexternal hardware approach ismade\npossible bybringing outtheoutput ofthePGA attwopins: TESTP_PACE_OUT1 and TESTN_PACE_OUT2. If\ntheWCT amplifier isconnected tothesignal path, switching noise occurs asaresult ofchopping; seetheWilson\nCentral Terminal (WCT) andChest Leads section fordetails.\n9.3.1.7.7.1 Software Approach\nTousethesoftware approach, operate thedevice at8kSPS ormore tocapture thefastest pulse. Afterwards,\ndigital signal processing isused toidentify thepresence ofthepacemaker pulse. The software approach gives\ntheutmost flexibility toprogram thepace detect threshold on-the-fly (dynamically) using software. This flexibility\nisincreasingly important aspacemakers evolve over time. Two parameters must beconsidered while measuring\nfastpace pulses:\n1.PGA bandwidth: determines thegain setting thatcanbeused; shown inTable 5.\n2.Settling time: determines theoperating data rate forthedevice. Forastep change ininput, thedigital\ndecimation filter takes 3×tDRtosettle.\n9.3.1.7.7.2 External Hardware Approach\nOne ofthedrawbacks ofusing thesoftware approach isthat allchannels onasingle device must operate at\nhigher data rates. For systems where high data rates areaproblem, theADS129x provide theoption of\nconnecting external hardware totheoutput ofthePGA todetect thepresence ofthepulse. The output ofthe\npace detection logic isthen fedintothedevice through one oftheGPIO pins. The GPIO data aretransmitted\nthrough theSPIport and loaded 2tCLKsbefore DRDY goes low. Two oftheeight channels areselected using\nregister bitsinthePACE register: onefrom theodd-numbered channels, andtheother from theeven-numbered\nchannels. During thedifferential tosingle-ended conversion, there isanattenuation of0.4; therefore, thetotal\ngain inthepace path isequal to(0.4 ×PGA_GAIN). The pace output signals aremultiplexed with theTESTP\nand TESTN signals through theTESTP_PACE_OUT1 and TESTN_PACE_OUT2 pins, respectively. Channel\nselection isachieved bysetting bits[4:1] ofthePACE register. Ifthepace circuitry isnotused, turn offthepace\namplifiers byusing thePD_PACE bitinthePACE register.\nIftheoutput ofachannel connected totheWCT amplifier (forexample, theV-lead channels) isconnected toone\nofthepace amplifiers forexternal pace detection, chopping artifacts appear atthepace amplifier output. See the\nWilson Central Terminal (WCT) andChest Leads section formore details.\n44 Submit Documentation Feedback Copyright ©2010 –2015, Texas Instruments Incorporated\nProduct Folder Links: ADS1294 ADS1294R ADS1296 ADS1296R ADS1298 ADS1298R\n50kΩ\n50kΩ00PACE[2:1]\n20kΩ\n0050kΩ\n50kΩ00PACE[4:3]\n00From\nMUX1P\nFrom\nMUX2P\nFrom\nMUX2NFrom\nMUX1N\n50kΩ\n50kΩ01\n0150kΩ\n50kΩ01\n01From\nMUX3P\nFrom\nMUX4P\nFrom\nMUX4NFrom\nMUX3N\n50kΩ\n50kΩ10\n1050kΩ\n50kΩ10\n10From\nMUX5P\nFrom\nMUX6P\nFrom\nMUX6N\nPACE_IN (GPIO1)(1)GPIO1From\nMUX5N\n50kΩ\n50kΩ\n200kΩ11\n200kΩ1150kΩ\n50kΩ11\n11From\nMUX7P\nFrom\nMUX8P\nFrom\nMUX8NFrom\nMUX7N\nTESTN_PACE_OUT2PACE\nAmpPDB_PACE\n200kΩ\n200kΩTESTP_PACE_OUT1PACE\nAmpPDB_PACE20kΩ\n20kΩ\n20kΩ20kΩ\n20kΩ\n20kΩ\n20kΩPGA1P\nPGA2P\nPGA1N\nPGA3P\nPGA7NPGA7PPGA5NPGA5PPGA3NPGA2N\nPGA4P\nPGA4N\nPGA6P\nPGA6N\nPGA8P\nPGA8N+ (AVDD AVSS)\n2\n+ (AVDD AVSS)\n2500kΩ\n500kΩ500kΩ\n500kΩ\nADS1294 ,ADS1294R ,ADS1296 ,ADS1296R ,ADS1298 ,ADS1298R\nwww.ti.com SBAS459K –JANUARY 2010 –REVISED AUGUST 2015\n(1) GPIO1 canbeused asthePACE_IN signal.\nFigure 46.Hardware Pace Detection Option\nCopyright ©2010 –2015, Texas Instruments Incorporated Submit Documentation Feedback 45\nProduct Folder Links: ADS1294 ADS1294R ADS1296 ADS1296R ADS1298 ADS1298R\nRespiration\nModulation\nGenerator\nRESP_PH[2:0]CLK\n(2.048MHz)\nModulation□Clock\nDemodulation□ClockGPIO4\nGPIO3\nGPIO2\nGPIO3\nGPIO4\nGPIO2tBLKDL Y(Demodulation□Clock)\n(Blocki g n Si n l) g atPHASE(Modulation□Cl ck) o\nADS1294 ,ADS1294R ,ADS1296 ,ADS1296R ,ADS1298 ,ADS1298R\nSBAS459K –JANUARY 2010 –REVISED AUGUST 2015 www.ti.com\n9.3.1.7.8 Respiration\nAsshown inTable 8,theADS129xR provide three options forrespiration impedance measurement: external\nrespiration, internal respiration using on-chip modulation signals, and internal respiration using user-generated\nmodulation signals. TheADS129x provides only external respiration impedance measurement.\nTable 8.Respiration Control\nRESP.RESP_CTRL[1] RESP.RESP_CTRL[0] DESCRIPTION MODE AVAILABLE\n0 0 Respiration disabled ADS129x, ADS129xR\nGenerates modulation anddemodulation signals forexternal\n0 1 respiration circuitry. RESP_CLK signals onGPIO2, GPIO3, ADS129x, ADS129xR\nandGPIO4.\nRespiration measurement using internally-generated1 0 ADS129xRRESP_MOD signals.\nRespiration measurement using user-generated modulation1 1 ADS129xR(1)\nandblocking signal.\n(1) DonotsetRESP_CTRL[1:0] =11ifCLKSEL =1(internal master clock).\nFor more information onrespiration impedance measurement, see Respiration Rate Measurement Using\nImpedance Pneumography ,SBAA181 .\n9.3.1.7.8.1 External Respiration Circuitry (RESP_CTRL =01b)\nWith thisoption, GPIO2, GPIO3, and GPIO4 areautomatically configured asoutputs. The phase relationship\nbetween thesignals isshown inFigure 47.GPIO2 istheexclusive-OR ofGPIO3 and GPIO4, asshown in\nFigure 48.GPIO3 isthemodulation signal, and GPIO4 isthedemodulation signal. While using thisoption, the\ngeneral-purpose pinfunctions ofGPIO2, GPIO3, andGPIO4 arenotavailable. The modulation frequency isset\ntoeither 64kHz or32kHz byusing theRESP_FREQ[2:0] bitsintheCONFIG4 register. The remaining bit\noptions ofRESP_FREQ[2:0] generate square waves onGPIO3 andGPIO4. The exclusive-OR outonGPIO2 is\nonly available in64-kHz or32-kHz. The phase ofGPIO4, relative toGPIO3, issetbyRESP_PH[2:0] bitsinthe\nRESP register.\nUse thisoption toimplement custom respiration impedance circuitry external totheADS129x.\nFigure 47.External Respiration (RESP_CTRL =01b)Figure 48.External Respiration (RESP_CTRL =01b) Block\nTimingDiagram\nTable 9.Switching Characteristics forFigure 47(1)\n2.7V≤DVDD≤3.6V 1.65 V≤DVDD≤2V\nPARAMETER MIN TYP MAX MIN TYP MAX UNIT\ntPHASE Respiration phase delay, setbyRESP.RESP_PH[2:0] 22.5 157.5 22.5 157.5 Degrees\ntBLKDLY Modulation clock rising edge toXOR signal 1 5 ns\n(1) Specifications apply from –40°Cto85°C.\n46 Submit Documentation Feedback Copyright ©2010 –2015, Texas Instruments Incorporated\nProduct Folder Links: ADS1294 ADS1294R ADS1296 ADS1296R ADS1298 ADS1298R\nGPIO4\nGPIO2tBLKDL Y\n(Blocki g n Si n l) g atPHASE(Modulation□Cl ck) o\nCh1\nADCModulation\nBlock\nDemodulation\nBlockRESP_CTRL[1:0]\nCh1\nPGARespiration□Clock\nGeneratorCLK\nI/OI/OI/ORESP_CTRL[1:0]\nGPIO3\nGPIO4\nGPIO2RESP_MODP\nRESP_MODN\nIN1P\nIN1NEMI\nFilterMUXBlockingDemodulationClock\nModulationClock\nMod.□Clock\nADS1294 ,ADS1294R ,ADS1296 ,ADS1296R ,ADS1298 ,ADS1298R\nwww.ti.com SBAS459K –JANUARY 2010 –REVISED AUGUST 2015\n9.3.1.7.8.2 Internal Respiration Circuitry with Internal Clock (RESP_CTRL =10b, ADS129xR Only)\nFigure 49shows ablock diagram oftheinternal respiration circuitry. The internal modulation and demodulator\ncircuitry canbeselectively used.\nThe modulation block iscontrolled bytheRESP_MOD_EN bitand thedemodulation block iscontrolled bythe\nRESP_DEMOD_EN bit.The modulation signal isasquare wave ofmagnitude VREFP –AVSS. Using this\noption, theoutput ofthemodulation circuitry isavailable attheRESP_MODP and RESP_MODN pins ofthe\ndevice. This availability allows custom filtering tobeadded tothesquare-wave modulation signal. Using this\noption, GPIO2, GPIO3, andGPIO4 canbeused forother purposes. The modulation frequency iseither 64kHz\nor32kHz, assetbytheRESP_FREQ[2:0] bitsintheCONFIG4 register. The phase oftheinternal demodulation\nsignal issetbytheRESP_PH[2:0] bitsintheRESP register.\nWhen thisrespiration option isenabled, ADS129xR channel 1cannot beused toacquire ECG signals. IftheRA\nand LAleads areintended tomeasure respiration and ECG signals, wire thetwo leads into channel 1for\nrespiration andchannel 2forECG signals.\nFigure 49.Internal Respiration Block Diagram\n9.3.1.7.8.3 Internal Respiration Circuitry With User-Generated Signals (RESP_CTRL =11b, ADS129xR Only)\nInthismode GPIO2, GPIO3, and GPIO4 areautomatically configured asinputs and cannot beused forother\npurposes. The signals must beprovided asdescribed inFigure 50.Donotusetheinternal master clock inthis\nmode.\nFigure 50.Internal Respiration (RESP_CTRL =11b) Timing Diagram\nTable 10.Swtiching Characteristics forFigure 50(1)\n1.65 V≤DVDD≤3.6V\nUNIT\nPARAMETER MIN TYP MAX\ntPHASE Respiration phase delay 0 157.5 Degrees\ntBLKDLY Modulation clock rising edge toXOR signal 0 5 ns\n(1) Specifications apply from –40°Cto85°C.\nCopyright ©2010 –2015, Texas Instruments Incorporated Submit Documentation Feedback 47\nProduct Folder Links: ADS1294 ADS1294R ADS1296 ADS1296R ADS1298 ADS1298R\nGPIO□PinGPIO□Data□(read)\nGPIO□Data□(write)\nGPIO□Control\nADS1294 ,ADS1294R ,ADS1296 ,ADS1296R ,ADS1298 ,ADS1298R\nSBAS459K –JANUARY 2010 –REVISED AUGUST 2015 www.ti.com\n9.3.2 Digital Functionality\n9.3.2.1 GPIO Pins (GPIO[4:1])\nThe ADS129x have atotal offour general-purpose digital input/output (GPIO) pins available innormal operation.\nThe digital I/Opins areindividually configurable aseither inputs orasoutputs through theGPIOC bitsofthe\nGPIO register. The GPIOD bitsintheGPIO register control thelevel ofthepins. When reading theGPIOD bits,\nthedata returned arethelogic level ofthepins, whether they areprogrammed asinputs oroutputs. When the\nGPIO pinisconfigured asaninput, awrite tothecorresponding GPIOD bithasnoeffect. When configured asan\noutput, awrite totheGPIOD bitsets theoutput value.\nIfconfigured asinputs, these pins must bedriven; donotfloat these pins. The GPIO pins aresetasinputs after\npower-on orafter areset. Figure 51shows theGPIO portstructure. Ifnotused, short these pins toDGND.\nForexample, oneconfiguration istouseGPIO1 asthePACEIN signal, multiplex GPIO2 with RESP_BLK signal,\nmultiplex GPIO3 with theRESP signal, andmultiplex GPIO4 with theRESP_PH signal.\nFigure 51.GPIO Port Pin\n9.3.2.2 Power-Down Pin(PWDN)\nWhen PWDN ispulled low, allon-chip circuitry ispowered down. Toexitpower-down mode, take thePWDN pin\nhigh. Upon exiting from power-down mode, theinternal oscillator and thereference require time towakeup.\nDuring power down, shut down theexternal clock tosave power.\n9.3.2.3 Reset (RESET PinandReset Command)\nThere aretwomethods toreset theADS129x: pulltheRESET pinlow, orsend theRESET opcode command\n(see theRESET: Reset Registers toDefault Values section). Take theRESET pinlowtoforce areset. Make\nsure tofollow theminimum pulse width timing specifications before taking theRESET pinback high. TheRESET\ncommand takes effect ontheeighth SCLK falling edge oftheopcode command. Atreset, 18tCLKcycles are\nrequired tocomplete initialization oftheconfiguration registers tothedefault states and start theconversion\ncycle. Formore information, see theRESET: Reset Registers toDefault Values section. Aninternal reset is\nautomatically issued tothedigital filter whenever registers CONFIG1 and RESP aresettonew values with a\nWREG command.\n48 Submit Documentation Feedback Copyright ©2010 –2015, Texas Instruments Incorporated\nProduct Folder Links: ADS1294 ADS1294R ADS1296 ADS1296R ADS1298 ADS1298R\n0\n/c4520\n/c4540\n/c4560\n/c4580\n/c45100\n/c45120\n/c45140\nNormalized Frequency (f / f )IN DRGain (dB)\n1 2 0 3 4 5 0.5 4.5 3.5 2.5 1.5\n0\n0.5\n1\n1.5\n2\n2.5\n3/c45\n/c45\n/c45\n/c45\n/c45\n/c45\nNormalized Frequency (f / f )IN DRGain (dB)\n0.05 0.1 0 0.15 0.35 0.2 0.25 0.3\n/c189H(f) =/c1893\nsinN f/c112\nfMOD\nN sin/c180/c112f\nfMOD\n/c189H(z) = /c1893\n1 Z/c45/c45N\n1 Z/c45/c451\nADS1294 ,ADS1294R ,ADS1296 ,ADS1296R ,ADS1298 ,ADS1298R\nwww.ti.com SBAS459K –JANUARY 2010 –REVISED AUGUST 2015\n9.3.2.4 Digital Decimation Filter\nThe digital filter receives themodulator output and decimates thedata stream. Byadjusting theamount of\nfiltering, tradeoffs aremade between resolution and data rate: filter more forhigher resolution, filter less for\nhigher data rates. Higher data rates aretypically used inECG applications toimplement software pace detection\nandaclead-off detection.\nThe digital filter oneach channel consists ofathird-order sinc filter. The decimation ratio onthesinc filters is\nadjusted bytheDRbitsintheCONFIG1 register (see Table 16fordetails). This setting isaglobal setting that\naffects allchannels; therefore, inthese devices, allchannels operate atthesame data rate.\n9.3.2.4.1 Sinc Filter Stage (sinx /x)\nThe sinc filter isavariable-decimation rate, third-order, low-pass filter. Data aresupplied tothissection ofthe\nfilter from themodulator attherate offMOD.The sinc filter attenuates thehigh-frequency noise ofthemodulator,\nthen decimates thedata stream into parallel data. The decimation rate affects theoverall data rate ofthe\nconverter.\nEquation 4shows thescaled Z-domain transfer function ofthesinc filter.\n(4)\nThefrequency-domain transfer function ofthesinc filter isshown inEquation 5.\nwhere\n•N=decimation ratio (5)\nThe sinc filter hasnotches (orzeroes) thatoccur attheoutput data rate multiples. Atthese frequencies, thefilter\nhasinfinite attenuation. Figure 52shows thefrequency response ofthesinc filter andFigure 53shows therolloff\nofthesinc filter. With astep change atinput, thefilter requires 3×tDRconversion cycles tosettle. After arising\nedge oftheSTART pinorcompletion oftheSTART command, thefilter takes tSETTLE periods togive thefirst\ndata output. Thesettling time ofthefilters atvarious data rates arediscussed intheStart Mode subsection ofthe\nSPI Interface section. Figure 54and Figure 55show thefilter transfer function tofMOD /2and fMOD /16,\nrespectively, atdifferent data rates. Figure 56shows thetransfer function extended outto4×fMOD.Asshown in\nthefigures, thepassband oftheADS129x repeats itself atevery fMOD muiltple. Choose input R-C antialiasing\nfilters forthesystem thatsufficiently attenuate anyinterference infrequencies around multiples offMOD.\nFigure 52.Sinc Filter Frequency Response Figure 53.Sinc Filter Roll-Off\nCopyright ©2010 –2015, Texas Instruments Incorporated Submit Documentation Feedback 49\nProduct Folder Links: ADS1294 ADS1294R ADS1296 ADS1296R ADS1298 ADS1298R\n10\n10\n30\n50\n70\n90\n110\n130/c45\n/c45\n/c45\n/c45\n/c45\n/c45\n/c45\nNormalized□Frequency□(f /f )IN MODGain□(dB)\n0.5 0 4.0 1.0 1.5 2.0 2.5 3.0 3.5DR[2:0]□=□110 DR[2:0]□=□000\n0\n20\n40\n60\n80\n100\n120\n140/c45\n/c45\n/c45\n/c45\n/c45\n/c45\n/c45\nNormalized□Frequency□(f /f )IN MODGain□(dB)\n0.05 0.100 0.50 0.15 0.20 0.25 0.30 0.35 0.40 0.45DR[2:0]□=□110\nDR[2:0]□=□000\n0\n20\n40\n60\n80\n100\n120\n140/c45\n/c45\n/c45\n/c45\n/c45\n/c45\n/c45\nNormalized□Frequency□(f /f )IN MODGain□(dB)\n0.01 0 0.07 0.02 0.03 0.04 0.05 0.06DR[2:0]□=□000DR[2:0]□=□110\nADS1294 ,ADS1294R ,ADS1296 ,ADS1296R ,ADS1298 ,ADS1298R\nSBAS459K –JANUARY 2010 –REVISED AUGUST 2015 www.ti.com\nFigure 54.Transfer Function ofOn-Chip Decimation Filters Figure 55.Transfer Function ofOn-Chip Decimation Filters\ntofMOD/2 tofMOD/16\nFigure 56.Transfer Function ofOn-Chip Decimation Filters\nto4×fMODforDR[2:0] =000andDR[2:0] =110\n9.3.2.5 Clock\nThe ADS129x provide twodifferent methods fordevice clocking: internal andexternal. Internal clocking isideally\nsuited forlow-power, battery-powered systems. The internal oscillator istrimmed foraccuracy atroom\ntemperature. The accuracy varies over thespecified temperature range; seetheElectrical Characteristics .Clock\nselection iscontrolled bytheCLKSEL pinandtheCLK_EN register bit.\nUse theCLKSEL pintoselect either theinternal orexternal clock. The CLK_EN bitintheCONFIG1 register\nenables anddisables theoscillator clock tobeoutput intheCLK pin.Atruth table forthese twopins isshown in\nTable 11.Use theCLK_EN bitiswhen multiple devices areconnected inadaisy-chain configuration. During\npower down, shut down theexternal clock tosave power.\nTable 11.CLKSEL PinandCLK_EN Bit\nCLKSEL PIN CONFIG1.CLK_EN BIT CLOCK SOURCE CLK PINSTATUS\n0 X External clock Input: external clock\n1 0 Internal clock oscillator Tri-state\n1 1 Internal clock oscillator Output: internal clock oscillator\n50 Submit Documentation Feedback Copyright ©2010 –2015, Texas Instruments Incorporated\nProduct Folder Links: ADS1294 ADS1294R ADS1296 ADS1296R ADS1298 ADS1298R\nDIN\nDRDYSTART/ca7/c03/ca7/c03\n/ca7/c03/ca7/c03START\ntSETTLE\nADS1294 ,ADS1294R ,ADS1296 ,ADS1296R ,ADS1298 ,ADS1298R\nwww.ti.com SBAS459K –JANUARY 2010 –REVISED AUGUST 2015\n9.4 Device Functional Modes\n9.4.1 Data Acquisition\nThis section describes thedata acquisition process inrelation totheSTART and DRDY pins, settled data, and\ndata readback.\n9.4.1.1 Start Mode\nPull theSTART pinhigh foratleast 2tCLKperiods, orsend theSTART command tobegin conversions. When\ntheSTART pinislow, oriftheSTART command hasnotbeen sent, thedevice does notissue aDRDY signal\n(conversions arehalted).\nWhen using theSTART opcode tobegin conversions, hold theSTART pinlow. TheADS129x feature twomodes\ntocontrol conversion: continous andsingle-shot. Themode isselected bySINGLE_SHOT (bit3oftheCONFIG4\nregister). Inmultiple device configurations, theSTART pinisused tosynchronize devices (see theMultiple-\nDevice Configuration section formore details).\n9.4.1.1.1 Settling Time\nThe settling time (tSETTLE )isthetime ittakes fortheconverter tooutput fully-settled data when theSTART signal\nispulled high.\nWhen theSTART pinispulled high, orwhen theSTART command issent, thedevice ADCs convert theinput\nsignals andDRDY ispulled high. The next falling edge ofDRDY indicates thatdata areready. Figure 57shows\nthetiming diagram andTable 12shows thesettling time fordifferent data rates asafunction oftCLK.The settling\ntime depends onfCLKandthedecimation ratio (controlled bytheDR[2:0] bitsintheCONFIG1 register).\nFigure 57.Settling Time forInitial Conversion\nTable 12.Settling Times forDifferent Data Rates (tSETTLE )\nSETTLING TIME (tCLKPeriods)\nDR[2:0]\nHIGH-RESOLUTION MODE LOW-POWER MODE\n000 296 584\n001 584 1160\n010 1160 2312\n011 2312 4616\n100 4616 9224\n101 9224 18440\n110 18440 36872\nCopyright ©2010 –2015, Texas Instruments Incorporated Submit Documentation Feedback 51\nProduct Folder Links: ADS1294 ADS1294R ADS1296 ADS1296R ADS1298 ADS1298R\nSCLK\nDOUT MSB MSB-1DRDYCS\nMSB-2\nAnalog \nInput\nDRDYInput Transient\n/ca7/c03START\n4 x tDR\nADS1294 ,ADS1294R ,ADS1296 ,ADS1296R ,ADS1298 ,ADS1298R\nSBAS459K –JANUARY 2010 –REVISED AUGUST 2015 www.ti.com\nWhen theSTART pinisheld high and there isastep change intheinput signal, 3×tDRconversion cycles are\nrequired forthefilter tosettle tothenew value, asshown inFigure 58.Settled data areavailable onthefourth\nDRDY pulse. This settling time must beconsidered when trying tomeasure narrow pace pulses forpace\ndetection. Data areavailable toread ateach DRDY high-to-low transition, butcanbeignored.\nFigure 58.Settling Time forInput Transient\n9.4.1.2 Data Ready Pin(DRDY)\nDRDY isanoutput. When DRDY transitions low, new conversion data areready. TheCSsignal hasnoeffect on\nthedata ready signal. Regardless ofthestatus oftheCSsignal, arising edge onSCLK pulls DRDY high. Thus,\nwhen using multiple devices intheSPIbus, gate SCLK with CS.Thebehavior ofDRDY depends onifthedevice\nisinRDATAC mode oriftheRDATA command isbeing used toread data ondemand. See theRDATAC: Read\nData Continuous andRDATA: Read Data sections forfurther details.\nWhen reading data with theRDATA command, theread operation canoverlap theoccurrence ofthenext DRDY\nwithout data corruption.\nUse theSTART pinortheSTART command toplace thedevice either innormal data capture mode orpulse\ndata capture mode.\nFigure 59shows therelationship among DRDY, DOUT, and SCLK during data retrieval (inthecase ofan\nADS129x with aselected data rate that gives 24-bit resolution). DOUT latches attherising edge ofSCLK. The\ndevice pulls DRDY high atthefirstfalling edge ofSCLK, regardless ofwhether data arebeing retrieved from the\ndevice oracommand isbeing sent through theDIN pin.The data starts from theMSB ofthestatus word and\nthen proceeds totheADC channel data insequential order (that is,channel 1,channel 2,...,channel x).\nChannels thatarepowered down stillhave aposition inthedata stream; however, thedata arenotvalid andcan\nbeignored.\nFigure 59.DRDY with Data Retrieval (CS=0)\n52 Submit Documentation Feedback Copyright ©2010 –2015, Texas Instruments Incorporated\nProduct Folder Links: ADS1294 ADS1294R ADS1296 ADS1296R ADS1298 ADS1298R\nSCLK\nDOUT 1 1 0 0LOFF_STATP[7:0] LOFF_STATN[7:0] GPIO[7:4]\n/ca7/c03/ca7/c03/ca7/c03/ca7/c03/ca7/c03/ca7/c03/ca7/c03/ca7/c03/ca7/c03\nSCLKDRDYCS\nADS1294 ,ADS1294R ,ADS1296 ,ADS1296R ,ADS1298 ,ADS1298R\nwww.ti.com SBAS459K –JANUARY 2010 –REVISED AUGUST 2015\nThe DRDY signal iscleared onthefirstSCLK falling edge, regardless ofthestate ofCS. Even ifnodata are\nclocked out, theDRDY signal isstillcleared. Take thiscondition into consideration iftheSPI bus isused to\ncommunicate with other devices onthesame bus. Figure 60shows atiming diagram forthismultiplexing.\nFigure 60.DRDY andSCLK Behavior forSPIBus Multiplexing\n9.4.1.3 Data Retrieval\nData retrieval isaccomplished inoneoftwomethods:\n1.RDATAC: theread data continuous command sets thedevice mode that reads data continuously without\nsending opcodes. See theRDATAC: Read Data Continuous section formore details.\n2.RDATA: theread data command reads justone data output from thedevice. See theRDATA: Read Data\nsection formore details.\nSee theSPICommand Definitions section formore details.\nTheconversion data areread byshifting thedata outonDOUT. TheMSB ofthedata onDOUT isclocked outon\nthefirstSCLK rising edge. DRDY returns tohigh onthefirstSCLK falling edge. Keep DIN lowfortheentire read\noperation.\n9.4.1.3.1 Status Word\nThe ADS129x data readback ispreceded byastatus word that provides information onthestate oftheADC.\nThe status word is24bitslong andcontains thevalues forLOFF_STATP, LOFF_STATN, andpart oftheGPIO\nregisters. Thecontent alignment isshown inFigure 61.\nFigure 61.Status Word Content\n9.4.1.3.2 Readback Length\nThe number ofbitsinthedata output depends onthenumber ofchannels andthenumber ofbitsperchannel.\nThe data format foreach channel data istwos complement and MSB first. FortheADS129x with 32-kSPS and\n64-kSPS data rates, thenumber ofdata bitsis24status bits+16bitsperchannel ×8channels =152bits. For\nallother data rates, thenumber ofdata bitsis24status bits+24bitsperchannel ×8channels =216bits. When\nchannels arepowered down using theuser-register setting, thecorresponding channel output issetto0.\nHowever, thesequence ofchannel outputs remains thesame. TheADS1294 outputs fourchannels ofdatam and\ntheADS1296 outputs sixchannels ofdata.\nThe ADS129x also provide amultiple-readback feature. SettheDAISY_IN bitintheCONFIG1 register to1for\nmultiple readbacks. Simply provide additional SCLKs toread data multiple times; theMSB data byte repeats\nafter reading thelastbyte.\nCopyright ©2010 –2015, Texas Instruments Incorporated Submit Documentation Feedback 53\nProduct Folder Links: ADS1294 ADS1294R ADS1296 ADS1296R ADS1298 ADS1298R\nSTART\nDRDY4 / fCLK 4 / fCLK Data UpdatingtSETTLE\nADS1294 ,ADS1294R ,ADS1296 ,ADS1296R ,ADS1298 ,ADS1298R\nSBAS459K –JANUARY 2010 –REVISED AUGUST 2015 www.ti.com\n9.4.1.3.3 Data Format\nThe ADS129x output 24bitsofdata perchannel inbinary twos complement format, MSB first. The LSB hasa\nweight ofVREF/(223–1).Apositive full-scale input produces anoutput code of7FFFFFh andthenegative full-\nscale input produces anoutput code of800000h. Theoutput clips atthese codes forsignals exceeding full-scale.\nTable 13summarizes theideal output codes fordifferent input signals. ForDR[2:0] =000 and 001, thedevice\nhasonly 17and 19bitsofresolution, respectively. The lastseven (in17-bit mode) orfive(in19-bit mode) bits\ncanbeignored.\nTable 13.Ideal Output Code versus Input Signal(1)\nINPUT SIGNAL, VIN\n(INxP –INxN) IDEAL OUTPUT CODE(2)\n≥VREF 7FFFFFh\nVREF/(223–1) 000001h\n0 000000h\n–VREF/(223–1) FFFFFFh\n≤–VREF(223/(223–1)) 800000h\n(1) Only valid for24-bit resolution data rates, with gain =1.\n(2) Excludes effects ofnoise, linearity, offset, andgain error.\n9.4.1.4 Single-Shot Mode\nEnable single-shot mode bysetting theSINGLE_SHOT bitinCONFIG4 register to1.Insingle-shot mode, the\nADS129x perform asingle conversion when theSTART pinistaken high, orwhen theSTART opcode command\nissent. Asseen inFigure 62,when aconversion completes, DRDY goes lowand further conversions are\nstopped. Regardless ofwhether theconversion data areread ornot, DRDY remains low. Tobegin anew\nconversion, take theSTART pinlowand then back high foratleast twotCLKs,ortransmit theSTART opcode\nagain. When switching from continous conversion mode tosingle-shot mode, make sure theSTART signal is\npulsed, orissue aSTOP command followed byaSTART command.\nFigure 62.DRDY With NoData Retrieval inSingle-Shot Mode\nSingle-shot conversion mode isprovided forapplications that require nonstandard ornoncontinuous data rates.\nIssue aSTART command ortoggle theSTART pinhigh toreset thedigital filter, effectively dropping thedata\nrate byafactor offour. This mode leaves thesystem more susceptible toaliasing effects, thus requiring more\ncomplex analog ordigital filtering. Loading onthehost processor increases because itmust toggle theSTART\npinorsend aSTART command toinitiate anew conversion cycle.\n54 Submit Documentation Feedback Copyright ©2010 –2015, Texas Instruments Incorporated\nProduct Folder Links: ADS1294 ADS1294R ADS1296 ADS1296R ADS1298 ADS1298R\ntSDSU\ntDSHD\nSTOP□OpcodeDRDY and□DOUT\nSTART□Pin\nor\nSTOP(1)STOP(1)\nSTART\nOpcode(1)S RT□PinTA\nDIN\ntDR\ntSETTLEDRDYSTOP\nOpcode(1)or or\nADS1294 ,ADS1294R ,ADS1296 ,ADS1296R ,ADS1298 ,ADS1298R\nwww.ti.com SBAS459K –JANUARY 2010 –REVISED AUGUST 2015\n9.4.1.5 Continuous Conversion Mode\nConversions begin when theSTART pinistaken high foratleast two tCLKs,orwhen theSTART opcode\ncommand issent. Asseen inFigure 63,theDRDY output goes high when conversions arestarted andgoes low\nwhen data areready. Conversions continue indefinitely until theSTART pinistaken lowortheSTOP opcode\ncommand istransmitted. When theSTART pinispulled loworthestop command isissued, theconversion in\nprogress isallowed tocomplete. Figure 64and Table 14show therequired timing ofDRDY totheSTART pin\nandtheSTART andSTOP opcode commands when controlling conversions inthismode. Tokeep theconverter\nrunning continuously, permanently tietheSTART pinhigh. When switching from single-shot mode tocontinous-\nconversion mode, pulse theSTART signal oraissue aSTOP command followed byaSTART command. This\nconversion mode isideal forapplications thatrequire acontinuous stream ofconversions results.\n(1) START andSTOP opcode commands take effect ontheseventh SCLK falling edge.\nFigure 63.Continuous Conversion Mode\n(1) START andSTOP commands take effect ontheseventh SCLK falling edge attheendoftheopcode transmission.\nFigure 64.START toDRDY Timing\nTable 14.Timing Requirements forFigure 64(1)\nMIN MAX UNIT\ntSDSU START pinloworSTOP opcode toDRDY setup time tohaltfurther conversions 16 tCLK\ntDSHD START pinloworSTOP opcode tocomplete current conversion 16 tCLK\n(1) START andSTOP commands take effect ontheseventh SCLK falling edge attheendoftheopcode transmission.\nCopyright ©2010 –2015, Texas Instruments Incorporated Submit Documentation Feedback 55\nProduct Folder Links: ADS1294 ADS1294R ADS1296 ADS1296R ADS1298 ADS1298R\nSTART1ADS12981\nCLKDRDY DRDY1START\nCLK\nSTART2ADS12982\nCLKDRDY DRDY2\nSTARTCLK\nDRDY1\nDRDY2\nADS1294 ,ADS1294R ,ADS1296 ,ADS1296R ,ADS1298 ,ADS1298R\nSBAS459K –JANUARY 2010 –REVISED AUGUST 2015 www.ti.com\n9.4.2 Multiple-Device Configuration\nThe ADS129x provide configuration flexibility when multiple devices areconnected inasystem. The serial\ninterface typically requires four signals: DIN, DOUT, SCLK, and CS. With one additional chip select signal per\ndevice, multiple devices canbeconnected together. The number ofsignals required tointerface ndevices is3+\nn.\nDaisy-chain theRLD amplifiers asexplained intheRLD Configuration with Multiple Devices section. Tousethe\ninternal oscillator inadaisy-chain configuration, setone ofthedevices asthemaster fortheclock source with\ntheinternal oscillator enabled (CLKSEL pin=1)and theinternal oscillator clock brought outofthedevice by\nsetting theCLK_EN register bitto1.Use thismaster device clock astheexternal clock source fortheother\ndevices.\nWhen using multiple devices, synchronize thedevices with theSTART signal. The delay from theSTART signal\ntotheDRDY signal isfixed forafixed data rate (see theStart Mode section formore details onthesettling\ntimes). Asanexample, Figure 65shows thebehavior oftwodevices when synchronized with theSTART signal.\nThere aretwoconfigurations used toconnect multiple devices with aoptimal number ofinterface pins: cascade\nordaisy-chain.\nFigure 65.Synchronizing Multiple Converters\n56 Submit Documentation Feedback Copyright ©2010 –2015, Texas Instruments Incorporated\nProduct Folder Links: ADS1294 ADS1294R ADS1296 ADS1296R ADS1298 ADS1298R\nDOUT\nDAISY_IN1\n0\nDO T U 0SCLKMSB1\nMSB02 1 3 216 217 218\nMSB1 LSB0LSB1\n219 338\nLSB1\nDa□a□f t rom□first□d ce□( evi ADS1298) Da□a□f t rom□second vi de ce□(ADS1294)XX\nSTARTDRDY\nCS\nSCLK\nDIN\nDOUTADS1298\n(Device□1)\nSTARTDRDY\nCS\nSCLK\nDIN\nDOUTADS1294\n(Device□2)START(1)\na)□Cascaded□ConfigurationCLK\nCLKINT\nGPO0\nGPO1\nSCLK\nMOSI\nHost□ProcessorMISOCLKSTARTDRDY\nCS\nSCLK\nDIN\nDOUT1ADS1298\n(Device□1)\nSTARTDRDY\nCS\nSCLK\nDIN\nDAISY_IN2ADS1294\n(Device□2)START(1)\nb)□Daisy-Chain□ConfigurationCLK\nCLKINT\nGPO\nSCLK\nMOSI\nHost□ProcessorMISOCLK\n0DOUT2DAISY_IN1\nADS1294 ,ADS1294R ,ADS1296 ,ADS1296R ,ADS1298 ,ADS1298R\nwww.ti.com SBAS459K –JANUARY 2010 –REVISED AUGUST 2015\n9.4.2.1 Cascade Configuration\nFigure 66(a)shows aconfiguration with twodevices cascaded together. One ofthedevices isanADS1298\n(eight channels) andtheother isanADS1294 (four channels). Together, they create asystem with 12channels.\nDOUT, SCLK, and DIN areshared. Each device hasitsown chip select. When adevice isnotselected bythe\ncorresponding CSbeing driven tologic 1,theDOUT ofthisdevice ishigh-impedance. This structure allows the\nother device totake control oftheDOUT bus. This configuration method issuitable forthemajority of\napplications.\n9.4.2.2 Daisy-Chain Configuration\nEnable daisy-chain mode bysetting theDAISY_EN bitintheCONFIG1 register. Figure 66(b)shows thedaisy-\nchain configuration. Inthisconfiguration, SCLK, DIN, and CSareshared across multiple devices. Connect the\nDOUT pinofthefirstdevice totheDAISY_IN pinofthenext device, thereby creating achain. Issue one extra\nSCLK between each data set. Note that when using daisy-chain mode, themultiple readback feature isnot\navailable. Short theDAISY_IN pintodigital ground ifnotused. Figure 2describes therequired timing forthe\nADS1298 shown inFigure 67.Data from theADS1298 appear firstonDOUT, followed byadon’tcare bit,and\nfinally bythestatus anddata words from theADS1294.\n(1) Toreduce pincount, settheSTART pinlow and use theSTART opcode command tosynchronize and start\nconversions.\nFigure 66.Multiple Device Configurations\nFigure 67.Daisy-Chain Timing forFigure 66(b)\nImportant reminders when using daisy-chain mode:\n1.Issue oneextra SCLK between each data set(see Figure 67).\n2.Alldevices areconfigured tothesame register values because CSisshared.\n3.Device register readback (RREG) isonly valid fordevice 0inthedaisy chain. Only conversion data canbe\nread from device 1todevice N,where Nisthelastdevice inthechain; register data cannot beread.\nCopyright ©2010 –2015, Texas Instruments Incorporated Submit Documentation Feedback 57\nProduct Folder Links: ADS1294 ADS1294R ADS1296 ADS1296R ADS1298 ADS1298R\nfSCLK\nf (N )(NDR BITS CHANNELS )□+□24N =DEVICES\nADS1294 ,ADS1294R ,ADS1296 ,ADS1296R ,ADS1298 ,ADS1298R\nSBAS459K –JANUARY 2010 –REVISED AUGUST 2015 www.ti.com\nIfalldevices inthechain operate inthesame register setting, DIN can beshared, thereby reducing theSPI\ncommunication signals tofour, regardless ofthenumber ofdevices. However, theindividual devices cannot be\nprogrammed; therefore, theRLD driver cannot beshared among themultiple devices. Furthermore, anexternal\nclock must beused.\nAsshown inFigure 2,theSCLK rising edge shifts data outoftheADS129x onDOUT. The SCLK rising edge is\nalso used tolatch data intothedevice DAISY_IN pindown thechain. This architecture allows forafaster SCLK\nrate speed, butitalso makes theinterface sensitive toboard-level signal delays. The more devices inthechain,\nthemore challenging itbecomes toadhere tosetup and hold times. Astar-pattern connection ofSCLK toall\ndevices, minimizing length ofDOUT, and other PCB layout techniques help. Placing delay circuits such as\nbuffers between DOUT andDAISY_IN isanother way tomitigate thischallenge. One other option istoinsert aD\nflip-flop between DOUT and DAISY_IN clocked onaninverted SCLK. Inaddition, note that daisy-chain mode\nrequires some software overhead torecombine data bitsspread across byte boundaries.\nThe maximum number ofdaisy-chained devices depends onthedata rate atwhich thedevice isoperated. The\nmaximum number ofdevices canbeestimated with Equation 6:\nwhere\n•NBITS=device resolution (depends ondata rate)\n•NCHANNELS =number ofchannels inthedevice (4,6,or8) (6)\nForexample, when theADS1298 (eight-channel, 24-bit version) isoperated ata2-kSPS data rate with a4-MHz\nfSCLK,uptotendevices canbedaisy-chained.\n58 Submit Documentation Feedback Copyright ©2010 –2015, Texas Instruments Incorporated\nProduct Folder Links: ADS1294 ADS1294R ADS1296 ADS1296R ADS1298 ADS1298R\nADS1294 ,ADS1294R ,ADS1296 ,ADS1296R ,ADS1298 ,ADS1298R\nwww.ti.com SBAS459K –JANUARY 2010 –REVISED AUGUST 2015\n9.5 Programming\n9.5.1 SPIInterface\nThe SPI-compatible serial interface consists offour signals: CS, SCLK, DIN, and DOUT. The interface reads\nconversion data, reads andwrites registers, andcontrols theADS129x operation. The DRDY output isused asa\nstatus signal toindicate when data areready. DRDY goes lowwhen new data areavailable.\n9.5.1.1 Chip Select Pin(CS)\nChip select (CS) selects theADS129x devices forSPIcommunication. While CSislow, theserial interface is\nactive. CSmust remain lowfortheentire duration oftheserial communication. After theserial communication is\nfinished, always wait fourormore tCLKperiods before taking CShigh. When CSistaken high, theserial interface\nresets, SCLK and DIN areignored, and DOUT enters ahigh-impedance state. DRDY asserts when data\nconversion iscomplete, regardless ofwhether CSishigh orlow.\nWhile ADS129x isselected, thedevice attempts todecode and execute commands every eight serial clocks. If\nthedevice ceases toexecute serial commands, itispossible extra clock pulses were presented thatplaced the\nserial interface intoanunknown state. Toreset theserial interface toaknown state, take CShigh andback low\nagain.\n9.5.1.2 Serial Clock (SCLK)\nSCLK istheserial peripheral interface (SPI) serial clock. Itisused toshift incommands andshift outdata from\nthedevice. The serial clock (SCLK) features aSchmitt-triggered input, and clocks data ontheDIN and DOUT\npins intoand outoftheADS129x. Even though theinput hashysteresis, keep SCLK asclean aspossible to\nprevent glitches from accidentally forcing aclock event. The absolute maximum limit forSCLK isspecified inthe\nTiming Requirements: Serial Interface table.\nWhile ADS129x isselected (CS=low), thedevice attempts todecode andexecute commands every eight serial\nclocks. Therefore, present multiples ofeight SCLKs every serial transfer tokeep theinterface inanormal\noperating mode. Iftheinterface ceases tofunction because ofextra serial clocks, reset bytoggling CShigh and\nback low.\nForasingle device, theminimum speed required forSCLK depends onthenumber ofchannels, number ofbits\nofresolution, and output data rate. Formultiple cascaded devices, see theCascade Configuration section.\nEquation 7shows thecalculation forminimum SCLK speed.\ntSCLK<(tDR–4tCLK)/(NBITS×NCHANNELS +24) (7)\nForexample, iftheADS1298 isused at500-SPS (eight channels, 24-bit resolution), theminimum SCLK speed is\n110kHz.\nRetrieve data either byputting thedevice inRDATAC mode orbyissuing aRDATA command fordata on\ndemand. The SCLK rate limitation ofEquation 7also applies toRDATAC. FortheRDATA command, the\nlimitation applies ifdata must beread between twoconsecutive DRDY signals. Equation 7assumes that there\narenoother commands issued between data captures.\nCopyright ©2010 –2015, Texas Instruments Incorporated Submit Documentation Feedback 59\nProduct Folder Links: ADS1294 ADS1294R ADS1296 ADS1296R ADS1298 ADS1298R\nCS\nSCLKDRDY\nDOUT STAT\n24-Bit 24-Bit 24-Bit 24-Bit 24-Bit 24-Bit 24-Bit 24-Bit 24-BitCH1 CH2 CH3 CH4 CH5 CH6 CH7 CH8216□SCLKs\nDIN\nSCLKCS Burst MethodSCLKCS Continuous Stream Method\nADS1294 ,ADS1294R ,ADS1296 ,ADS1296R ,ADS1298 ,ADS1298R\nSBAS459K –JANUARY 2010 –REVISED AUGUST 2015 www.ti.com\nProgramming (continued)\n9.5.1.2.1 SCLK Clocking Methods\nAsshown inFigure 68,there aretwodifferent SCLK clocking methods tosatisfy thedecode timing specification\nshown inFigure 1formultiple-byte commands.\nForSCLK speeds that meet thetSDECODE timing requirement shown inFigure 1,transmit SCLK inacontinuous\nstream when CSislow. This method isnottobeconfused with afree-running SCLK, where SCLK operates\nwhen CSishigh. Free-running SCLK operation isnotsupported bythisdevice.\nForfaster SCLK speeds that donotmeet thetSDECODE timing requirement, SCLK istransmitted in8-bit bursts\nwith adelay between bursts. The absolute maximum SCLK limit isspecified intheTiming Requirements: Serial\nInterface table. Figure 68shows thedifference between thetwoSCLK clocking methods forthisdevice.\nFigure 68.SCLK Clocking Methods\n9.5.1.3 Data Input Pin(DIN)\nThe data input pin(DIN) isused along with SCLK tocommunicate with theADS129x (opcode commands and\nregister data). Thedevice latches data onDINonthefalling edge ofSCLK.\n9.5.1.4 Data Output Pin(DOUT)\nThe data output pin(DOUT) isused with SCLK toread conversion andregister data from theADS129x. Data on\nDOUT areshifted outontherising edge ofSCLK. DOUT goes toahigh-impedance state when CSishigh. In\nread data continuous mode (see theSPICommand Definitions section formore details), theDOUT output line\nalso indicates when new data areavailable. Use thisfeature tominimize thenumber ofconnections between the\ndevice andthesystem controller.\nFigure 69shows thedata output protocol forADS1298.\nFigure 69.SPIBus Data Output fortheADS1298 (Eight Channels)\n60 Submit Documentation Feedback Copyright ©2010 –2015, Texas Instruments Incorporated\nProduct Folder Links: ADS1294 ADS1294R ADS1296 ADS1296R ADS1298 ADS1298R\nADS1294 ,ADS1294R ,ADS1296 ,ADS1296R ,ADS1298 ,ADS1298R\nwww.ti.com SBAS459K –JANUARY 2010 –REVISED AUGUST 2015\nProgramming (continued)\n9.5.2 SPICommand Definitions\nThe ADS129x provide flexible configuration control. The opcode commands, summarized inTable 15,control\nand configure theoperation oftheADS129x. The opcode commands arestand-alone, except fortheregister\nread andregister write operations thatrequire asecond command byte plus data. CScanbetaken high orheld\nlowbetween opcode commands, butmust stay lowfortheentire command operation (especially formultibyte\ncommands). System opcode commands andtheRDATA command aredecoded bytheADS129x ontheseventh\nfalling edge ofSCLK. Theregister read andwrite opcodes aredecoded ontheeighth SCLK falling edge. Besure\ntofollow SPItiming requirements when pulling CShigh after issuing acommand.\nTable 15.Opcode Command Definitions\nCOMMAND DESCRIPTION FIRST BYTE SECOND BYTE\nSYSTEM COMMANDS\nWAKEUP Wakeup from standby mode 0000 0010 (02h) —\nSTANDBY Enter standby mode 0000 0100 (04h) —\nRESET Reset thedevice 0000 0110 (06h) —\nSTART Start/restart (synchronize) conversions 0000 1000 (08h) —\nSTOP Stop conversion 0000 1010 (0Ah) —\nDATA READ COMMANDS\nEnable Read Data Continuous mode.RDATAC 0001 0000 (10h) —This mode isthedefault mode atpower up.(1)\nSDATAC Stop Read Data Continuously mode 0001 0001 (11h) —\nRDATA Read data bycommand; supports multiple read back. 0001 0010 (12h) —\nREGISTER READ COMMANDS\nRREG Read nnnnn registers starting ataddress rrrrr 001rrrrr(2xh)(2)000nnnnn(2)\nWREG Write nnnnn registers starting ataddress rrrrr 010rrrrr(4xh)(2)000nnnnn(2)\n(1) When inRDATAC mode, theRREG command isignored.\n(2) nnnnn =number ofregisters toberead/written –1.Forexample, toread/write three registers, setnnnnn =0(0010). rrrrr=starting\nregister address forread/write opcodes.\n9.5.2.1 WAKEUP: Exit Standby Mode\nThe WAKEUP opcode exits low-power standby mode; seetheSTANDBY: Enter Standby Mode section. Time is\nrequired when exiting standby mode (see theElectrical Characteristics fordetails). There arenorestrictions on\ntheSCLK rate forthiscommand; issue thiscommand atanytime. Any subsequent command must besent after\n4tCLKcycles.\n9.5.2.2 STANDBY: Enter Standby Mode\nThe STANDBY opcode command enters low-power standby mode. Allparts ofthecircuit areshut down except\nforthereference section. Standby mode power consumption isspecified intheElectrical Characteristics .There\narenorestrictions ontheSCLK rate forthis command; issue this command atany time. Send aWAKEUP\ncommand toreturn device tonormal operation. Serial interface isactive; therefore, register read and write\ncommands arepermitted while inthismode.\nCopyright ©2010 –2015, Texas Instruments Incorporated Submit Documentation Feedback 61\nProduct Folder Links: ADS1294 ADS1294R ADS1296 ADS1296R ADS1298 ADS1298R\nSTART\nDRDY\nCS\nSCLK\nDINtUPDATE\nDOUTHi-ZRDATAC□Opcode\nStatus□Register□+□8-Channel□Data□(216□Bits) Next□Data\nADS1294 ,ADS1294R ,ADS1296 ,ADS1296R ,ADS1298 ,ADS1298R\nSBAS459K –JANUARY 2010 –REVISED AUGUST 2015 www.ti.com\n9.5.2.3 RESET: Reset Registers toDefault Values\nThe RESET command resets thedigital filter cycle and returns allregister settings totherespective default\nvalues. See theReset (RESET PinandReset Command) section formore details. There arenorestrictions on\ntheSCLK rate forthiscommand; issue thiscommand atany time. 18tCLKcycles arerequired toexecute the\nRESET command. Donotsend anycommands during thistime.\n9.5.2.4 START: Start Conversions\nThis opcode starts data conversions. TietheSTART pinlowtocontrol conversions bycommand. Ifconversions\nareinprogress thiscommand hasnoeffect. The STOP opcode command isused tostop conversions. Ifthe\nSTART command isimmediately followed byaSTOP command, there must beagapof4tCLKcycles between\nthetwocommands. When theSTART opcode issent tothedevice, keep theSTART pinlowuntil theSTOP\ncommand isissued. (See theStart Mode subsection oftheSPIInterface section formore details.) There areno\nrestrictions ontheSCLK rateforthiscommand anditcanbeissued anytime.\n9.5.2.5 STOP: Stop Conversions\nThe STOP opcode stops conversions. TietheSTART pinlowtocontrol conversions bycommand. When the\nSTOP command issent, the conversion inprogress completes and further conversions are stopped. If\nconversions arealready stopped, thiscommand hasnoeffect. There arenorestrictions ontheSCLK rateforthis\ncommand; issue thiscommand atanytime.\n9.5.2.6 RDATAC: Read Data Continuous\nThe RDATAC opcode enables theoutput ofconversion data oneach DRDY without theneed toissue\nsubsequent read data opcodes. This opcode places theconversion data intheoutput register where itmay be\nshifted outdirectly. The read data continuous mode isthedefault mode ofthedevice andthedevice defaults to\nthismode onpower upandreset.\nRDATAC mode iscancelled bythestop read data continuous command (SDATAC). Ifthedevice isinRDATAC\nmode, anSDATAC command must beissued before anyother commands canbesent tothedevice. There isno\nrestriction ontheSCLK rate forthis command. However, subsequent data retrieval SCLKs ortheSDATAC\nopcode command must wait atleast 4tCLKcycles. Asshown inFigure 70,thetiming forRDATAC illustrates the\nkeep-out zone of4tCLKperiods around theDRDY pulse when thiscommand cannot beissued. Ifnodata are\nretrieved from thedevice, DOUT andDRDY behave similarly inthismode. Toretrieve data from thedevice after\nRDATAC command isissued, make sure that either theSTART pinishigh ortheSTART command isissued.\nFigure 70shows the recommended way touse the RDATAC command. RDATAC isideally suited for\napplications such asdata loggers orrecorders, where registers aresetonce anddonotneed tobereconfigured.\n(1) tUPDATE =4/fCLK(where fCLK=1/tCLK).Donotread data during thistime.\nFigure 70.RDATAC Usage\n62 Submit Documentation Feedback Copyright ©2010 –2015, Texas Instruments Incorporated\nProduct Folder Links: ADS1294 ADS1294R ADS1296 ADS1296R ADS1298 ADS1298R\nHi-ZSTART\nDRDY\nCS\nSCLK\nDIN\nDOUTRDATA□Opcode\nStatus Register+□8-Channel□Data□(216□Bits)RDATA□Opcode\nADS1294 ,ADS1294R ,ADS1296 ,ADS1296R ,ADS1298 ,ADS1298R\nwww.ti.com SBAS459K –JANUARY 2010 –REVISED AUGUST 2015\n9.5.2.7 SDATAC: Stop Read Data Continuous\nThis SDATAC opcode command cancels read data continuous (RDATAC) mode. There isnorestriction onthe\nSCLK rateforthiscommand, butthenext command must wait for4tCLKcycles.\n9.5.2.8 RDATA: Read Data\nIssue theRDATA command after DRDY goes lowtoread theconversion result (inSDATAC mode). There isno\nrestriction ontheSCLK rate forthiscommand, andthere isnowait time needed forthesubsequent commands\nordata retrieval SCLKs. Toretrieve data from thedevice after RDATA command isissued, make sure thateither\ntheSTART pinishigh ortheSTART command isissued. When reading data with theRDATA command, the\nread operation can overlap theoccurrence ofthenext DRDY without data corruption. Figure 71shows the\nrecommended way tousetheRDATA command. RDATA isbest suited forECG- andEEG-type systems, where\nregister settings must beread orchanged often between conversion cycles.\nFigure 71.RDATA Usage\n9.5.2.9 Sending Multibyte Commands\nThe ADS129x serial interface decodes commands inbytes, andrequires 4tCLKperiods todecode andexecute.\nTherefore, when sending multibyte commands, a4tCLKperiod must separate theend ofone byte (oropcode)\nandthenext.\nForexample, ifCLK is2.048 MHz, then tSDECODE (4×tCLK)is1.96 µs.When SCLK is16MHz, themaximum\ntransfer speed foronebyte is500ns.This byte transfer time does notmeet thetSDECODE specification; therefore,\nadelay must beinserted sothat theend ofthesecond byte arrives 1.46 µslater. However, ifSCLK is4MHz,\nonebyte istransferred in2µs.Because thistransfer time exceeds thetSDECODE specification, theprocessor can\nsend subsequent bytes without delay. Inthesecond scenario, theserial portcanbeprogrammed tousemultiple-\nbyte transfers instead ofthesingle-byte transfers required tomeet thetiming ofthefirstscenario .\nCopyright ©2010 –2015, Texas Instruments Incorporated Submit Documentation Feedback 63\nProduct Folder Links: ADS1294 ADS1294R ADS1296 ADS1296R ADS1298 ADS1298R\n1 9 17 25CS\nSCLK\nDIN OPCODE□1 OPCODE□2 REG□DATA□1 REG□DATA□2\nDOUT\n1 9 17 25CS\nSCLK\nDIN OPCODE□1 OPCODE□2\nDOUT REG□DATA REG□DATA□+□1\nADS1294 ,ADS1294R ,ADS1296 ,ADS1296R ,ADS1298 ,ADS1298R\nSBAS459K –JANUARY 2010 –REVISED AUGUST 2015 www.ti.com\n9.5.2.10 RREG: Read From Register\nThe RREG opcode command reads register data. The RREG command isatwo-byte opcode followed bythe\noutput oftheregister data. The firstbyte contains thecommand opcode and theregister address. The second\nbyte oftheopcode specifies thenumber ofregisters toread –1.\nFirst opcode byte: 001rrrrr,where rrrrristhestarting register address.\nSecond opcode byte: 000nnnnn ,where nnnnn isthenumber ofregisters toread –1.\nThe17th SCLK rising edge oftheoperation clocks outtheMSB ofthefirstregister, asshown inFigure 72.When\nthedevice isinread data continuous mode, itisnecessary toissue aSDATAC command before aRREG\ncommand canbeissued. AnRREG command canbeissued anytime. However, because thiscommand isa\nmultibyte command, there arerestrictions ontheSCLK rate depending ontheway theSCLKs areissued. See\ntheSerial Clock (SCLK) section formore details. CSmust belowfortheentire command.\nFigure 72.RREG Command Example: Read Two Registers Starting from Register 00h(IDRegister)\n(OPCODE 1=0010 0000, OPCODE 2=0000 0001)\n9.5.2.11 WREG: Write toRegister\nThe WREG opcode command writes register data. The WREG command isatwo-byte opcode followed bythe\ninput oftheregister data. The firstbyte contains thecommand opcode and theregister address. The second\nbyte oftheopcode specifies thenumber ofregisters towrite –1.\nFirst opcode byte: 010rrrrr,where rrrrristhestarting register address.\nSecond opcode byte: 000nnnnn ,where nnnnn isthenumber ofregisters towrite –1.\nAfter theopcode bytes, theregister data follows (inMSB-first format), asshown inFigure 73.The WREG\ncommand can beissued any time. However, because this command isamultibyte command, there are\nrestrictions ontheSCLK rate depending ontheway theSCLKs areissued. See theSerial Clock (SCLK) section\nformore details. CSmust belowfortheentire command.\nFigure 73.WREG Command Example: Write Two Registers Starting from 00h(IDRegister)\n(OPCODE 1=0100 0000, OPCODE 2=0000 0001)\n64 Submit Documentation Feedback Copyright ©2010 –2015, Texas Instruments Incorporated\nProduct Folder Links: ADS1294 ADS1294R ADS1296 ADS1296R ADS1298 ADS1298R\nADS1294 ,ADS1294R ,ADS1296 ,ADS1296R ,ADS1298 ,ADS1298R\nwww.ti.com SBAS459K –JANUARY 2010 –REVISED AUGUST 2015\n9.6 Register Maps\nTable 16liststhevarious ADS129x registers.\nTable 16.Register Assignments\nRESET\nVALUE\nADDRESS REGISTER (Hex) BIT7 BIT6 BIT5 BIT4 BIT3 BIT2 BIT1 BIT0\nDEVICE SETTINGS (READ-ONLY REGISTERS)\n00h ID xx DEV_ID7 DEV_ID6 DEV_ID5 1 0 DEV_ID2 DEV_ID1 DEV_ID0\nGLOBAL SETTINGS ACROSS CHANNELS\n01h CONFIG1 06 HR DAISY_EN CLK_EN 0 0 DR2 DR1 DR0\n02h CONFIG2 40 0 0 WCT_CHOP INT_TEST 0 TEST_AMP TEST_FREQ1 TEST_FREQ0\nRLD_LOFF_03h CONFIG3 40 PD_REFBUF 1 VREF_4V RLD_MEAS RLDREF_INT PD_RLD RLD_STATSENS\nVLEAD_OFF_04h LOFF 00 COMP_TH2 COMP_TH1 COMP_TH0 ILEAD_OFF1 ILEAD_OFF0 FLEAD_OFF1 FLEAD_OFF0EN\nCHANNEL-SPECIFIC SETTINGS\n05h CH1SET 00 PD1 GAIN12 GAIN11 GAIN10 0 MUX12 MUX11 MUX10\n06h CH2SET 00 PD2 GAIN22 GAIN21 GAIN20 0 MUX22 MUX21 MUX20\n07h CH3SET 00 PD3 GAIN32 GAIN31 GAIN30 0 MUX32 MUX31 MUX30\n08h CH4SET 00 PD4 GAIN42 GAIN41 GAIN40 0 MUX42 MUX41 MUX40\n09h CH5SET(1)00 PD5 GAIN52 GAIN51 GAIN50 0 MUX52 MUX51 MUX50\n0Ah CH6SET(1)00 PD6 GAIN62 GAIN61 GAIN60 0 MUX62 MUX61 MUX60\n0Bh CH7SET(1)00 PD7 GAIN72 GAIN71 GAIN70 0 MUX72 MUX71 MUX70\n0Ch CH8SET(1)00 PD8 GAIN82 GAIN81 GAIN80 0 MUX82 MUX81 MUX80\n0Dh RLD_SENSP(2)00 RLD8P(1)RLD7P(1)RLD6P(1)RLD5P(1)RLD4P RLD3P RLD2P RLD1P\n0Eh RLD_SENSN(2)00 RLD8N(1)RLD7N(1)RLD6N(1)RLD5N(1)RLD4N RLD3N RLD2N RLD1N\n0Fh LOFF_SENSP(2)00 LOFF8P LOFF7P LOFF6P LOFF5P LOFF4P LOFF3P LOFF2P LOFF1P\n10h LOFF_SENSN(2)00 LOFF8N LOFF7N LOFF6N LOFF5N LOFF4N LOFF3N LOFF2N LOFF1N\n11h LOFF_FLIP 00 LOFF_FLIP8 LOFF_FLIP7 LOFF_FLIP6 LOFF_FLIP5 LOFF_FLIP4 LOFF_FLIP3 LOFF_FLIP2 LOFF_FLIP1\nLEAD-OFF STATUS REGISTERS (READ-ONLY REGISTERS)\n12h LOFF_STATP 00 IN8P_OFF IN7P_OFF IN6P_OFF IN5P_OFF IN4P_OFF IN3P_OFF IN2P_OFF IN1P_OFF\n13h LOFF_STATN 00 IN8N_OFF IN7N_OFF IN6N_OFF IN5N_OFF IN4N_OFF IN3N_OFF IN2N_OFF IN1N_OFF\nGPIO AND OTHER REGISTERS\n14h GPIO 0F GPIOD4 GPIOD3 GPIOD2 GPIOD1 GPIOC4 GPIOC3 GPIOC2 GPIOC1\n15h PACE 00 0 0 0 PACEE1 PACEE0 PACEO1 PACEO0 PD_PACE\nRESP_ RESP_MOD_16h RESP 00 1 RESP_PH2 RESP_PH1 RESP_PH0 RESP_CTRL1 RESP_CTRL0DEMOD_EN1 EN1\nSINGLE_ WCT_TO_ PD_LOFF_17h CONFIG4 00 RESP_FREQ2 RESP_FREQ1 RESP_FREQ0 0 0SHOT RLD COMP\n18h WCT1 00 aVF_CH6 aVL_CH5 aVR_CH7 avR_CH4 PD_WCTA WCTA2 WCTA1 WCTA0\n19h WCT2 00 PD_WCTC PD_WCTB WCTB2 WCTB1 WCTB0 WCTC2 WCTC1 WCTC0\n(1) CH5SET andCH6SET arenotavailable fortheADS1294 andADS1294R. CH7SET andCH8SET registers arenotavailable forthe\nADS1294, ADS1294R, ADS1296, andADS1296R.\n(2) TheRLD_SENSP, PACE_SENSP, LOFF_SENSP, LOFF_SENSN, andLOFF_FLIP registers bits[5:4] arenotavailable fortheADS1294\nandADS1294R. Bits[7:6] arenotavailable fortheADS1294, ADS1296, ADS1294R, andADS1296R.\nCopyright ©2010 –2015, Texas Instruments Incorporated Submit Documentation Feedback 65\nProduct Folder Links: ADS1294 ADS1294R ADS1296 ADS1296R ADS1298 ADS1298R\nADS1294 ,ADS1294R ,ADS1296 ,ADS1296R ,ADS1298 ,ADS1298R\nSBAS459K –JANUARY 2010 –REVISED AUGUST 2015 www.ti.com\n9.6.1 Register Descriptions\nTheread-only IDcontrol register isprogrammed during device manufacture toindicate device characteristics.\n9.6.1.1 ID:IDControl Register (address =00h) (reset =xxh)\nFigure 74.IDControl Register\n7 6 5 4 3 2 1 0\nDEV_ID[7:5] 1 0 DEV_ID[2:0]\nR-x R-2h R-x\nLEGEND: R/W =Read/Write; R=Read only; -n=value after reset\nTable 17.IDControl Register Field Descriptions\nBit Field Type Reset Description\n7:5 DEV_ID[7:5] R xh Device ID\nThese bitsindicate thedevice family.\n000=Reserved\n011=Reserved\n100=ADS129x device family\n101=Reserved\n110=ADS129xR device family\n111=Reserved\n4:3 RESERVED R 2h Reserved\nAlways read back 2h\n2:0 DEV_ID[2:0] R xh Channel ID\nThese bitsindicates number ofchannels.\n000=4-channel ADS1294 orADS1294R\n001=6-channel ADS1296 orADS1296R\n010=8-channel ADS1298 orADS1298R\n011=Reserved\n111=Reserved\n66 Submit Documentation Feedback Copyright ©2010 –2015, Texas Instruments Incorporated\nProduct Folder Links: ADS1294 ADS1294R ADS1296 ADS1296R ADS1298 ADS1298R\nADS1294 ,ADS1294R ,ADS1296 ,ADS1296R ,ADS1298 ,ADS1298R\nwww.ti.com SBAS459K –JANUARY 2010 –REVISED AUGUST 2015\n9.6.1.2 CONFIG1: Configuration Register 1(address =01h) (reset =06h)\nFigure 75.CONFIG1: Configuration Register 1\n7 6 5 4 3 2 1 0\nHR DAISY_EN CLK_EN 0 0 DR[2:0]\nR/W-0h R/W-0h R/W-0h R/W-0h R/W-6h\nLEGEND: R/W =Read/Write; R=Read only; -n=value after reset\nTable 18.Configuration Register 1Field Descriptions\nBit Field Type Reset Description\n7 HR R/W 0h High-resolution orlow-power mode\nThis bitdetermines whether thedevice runs inlow-power or\nhigh-resolution mode.\n0=LPmode\n1=HRmode\n6 DAISY_EN R/W 0h Daisy-chain ormultiple readback mode\nThis bitdetermines which mode isenabled.\n0=Daisy-chain mode\n1=Multiple readback mode\n5 CLK_EN R/W 0h CLK connection(1)\nThis bitdetermines iftheinternal oscillator signal isconnected to\ntheCLK pinwhen theCLKSEL pin=1.\n0=Oscillator clock output disabled\n1=Oscillator clock output enabled\n4:3 RESERVED R/W 0h Reserved\nAlways write 0h\n2:0 DR[2:0] R/W 6h Output data rate\nForHigh-Resolution mode, fMOD =fCLK/4.Forlowpower mode,\nfMOD =fCLK/8.\nThese bitsdetermine theoutput data rateofthedevice.\n000: fMOD /16(HR Mode: 32kSPS, LPMode: 16kSPS)\n001: fMOD /32(HR Mode: 16kSPS, LPMode: 8kSPS)\n010: fMOD /64(HR Mode: 8kSPS, LPMode: 4kSPS)\n011: fMOD /128(HR Mode: 4kSPS, LPMode: 2kSPS)\n100: fMOD /256(HR Mode: 2kSPS, LPMode: 1kSPS)\n101: fMOD /512(HR Mode: 1kSPS, LPMode: 500SPS)\n110: fMOD /1024 (HR Mode: 500SPS, LPMode: 250SPS)\n111: Reserved (donotuse)\n(1) Additional power isconsumed when driving external devices.\nCopyright ©2010 –2015, Texas Instruments Incorporated Submit Documentation Feedback 67\nProduct Folder Links: ADS1294 ADS1294R ADS1296 ADS1296R ADS1298 ADS1298R\nADS1294 ,ADS1294R ,ADS1296 ,ADS1296R ,ADS1298 ,ADS1298R\nSBAS459K –JANUARY 2010 –REVISED AUGUST 2015 www.ti.com\n9.6.1.3 CONFIG2: Configuration Register 2(address =02h) (reset =40h)\nConfiguration register 2configures thetestsignal generation. See theInput Multiplexer section formore details.\nFigure 76.CONFIG2: Configuration Register 2\n7 6 5 4 3 2 1 0\n0 0 WCT_CHOP INT_TEST 0 TEST_AMP TEST_FREQ[1:0]\nR/W-1h R/W-0h R/W-0h R/W-0h R/W-0h R/W-0h\nLEGEND: R/W =Read/Write; R=Read only; -n=value after reset\nTable 19.Configuration Register 2Field Descriptions\nBit Field Type Reset Description\n7:6 RESERVED R/W 1h Reserved\nAlways write 0h\n5 WCT_CHOP R/W 0h WCT chopping scheme\nThis bitdetermines whether thechopping frequency ofWCT\namplifiers isvariable orfixed.\n0=Chopping frequency varies, seeTable 7\n1=Chopping frequency constant atfMOD /16\n4 INT_TEST R/W 0h TEST source\nThis bitdetermines thesource forthetestsignal.\n0=Test signals aredriven externally\n1=Test signals aregenerated internally\n3 RESERVED R/W 0h Reserved\nAlways write 0h\n2 TEST_AMP R/W 0h Test signal amplitude\nThese bitsdetermine thecalibration signal amplitude.\n0=1×–(VREFP –VREFN) /2400 V\n1=2×–(VREFP –VREFN) /2400 V\n1:0 TEST_FREQ[1:0] R/W 0h Test signal frequency\nThese bitsdetermine thecalibration signal frequency.\n00=Pulsed atfCLK/221\n01=Pulsed atfCLK/220\n10=Notused\n11=Atdc\n68 Submit Documentation Feedback Copyright ©2010 –2015, Texas Instruments Incorporated\nProduct Folder Links: ADS1294 ADS1294R ADS1296 ADS1296R ADS1298 ADS1298R\nADS1294 ,ADS1294R ,ADS1296 ,ADS1296R ,ADS1298 ,ADS1298R\nwww.ti.com SBAS459K –JANUARY 2010 –REVISED AUGUST 2015\n9.6.1.4 CONFIG3: Configuration Register 3(address =03h) (reset =40h)\nConfiguration register 3configures multireference andRLD operation.\nFigure 77.CONFIG3: Configuration Register 3\n7 6 5 4 3 2 1 0\nPD_REFBUF 1 VREF_4V RLD_MEAS RLDREF_INT PD_RLD RLD_LOFF_SE RLD_STAT\nNS\nR/W-0h R/W-1h R/W-0h R/W-0h R/W-0h R/W-0h R/W-0h R-0h\nLEGEND: R/W =Read/Write; R=Read only; -n=value after reset\nTable 20.Configuration Register 3Field Descriptions\nBit Field Type Reset Description\n7 PD_REFBUF R/W 0hPower-down reference buffer\nThis bitdetermines thepower-down reference buffer state.\n0=Power-down internal reference buffer\n1=Enable internal reference buffer\n6 RESERVED R/W 1h Reserved\nAlways write 1h\n5 VREF_4V R/W 0h Reference voltage\nThis bitdetermines thereference voltage, VREFP.\n0=VREFP issetto2.4V\n1=VREFP issetto4V(use only with a5-Vanalog supply)\n4 RLD_MEAS R/W 0h RLD measurement\nThis bitenables RLD measurement. TheRLD signal may be\nmeasured with anychannel.\n0=Open\n1=RLD_IN signal isrouted tothechannel thathasthe\nMUX_Setting 010(VREF)\n3 RLDREF_INT R/W 0h RLDREF signal\nThis bitdetermines theRLDREF signal source.\n0=RLDREF signal fedexternally\n1=RLDREF signal (AVDD –AVSS) /2generated internally\n2 PD_RLD R/W 0h RLD buffer power\nThis bitdetermines theRLD buffer power state.\n0=RLD buffer ispowered down\n1=RLD buffer isenabled\n1 RLD_LOFF_SENS R/W 0h RLD sense function\nThis bitenables theRLD sense function.\n0=RLD sense isdisabled\n1=RLD sense isenabled\n0 RLD_STAT R 0h RLD lead-off status\nThis bitdetermines theRLD status.\n0=RLD isconnected\n1=RLD isnotconnected\nCopyright ©2010 –2015, Texas Instruments Incorporated Submit Documentation Feedback 69\nProduct Folder Links: ADS1294 ADS1294R ADS1296 ADS1296R ADS1298 ADS1298R\nADS1294 ,ADS1294R ,ADS1296 ,ADS1296R ,ADS1298 ,ADS1298R\nSBAS459K –JANUARY 2010 –REVISED AUGUST 2015 www.ti.com\n9.6.1.5 LOFF: Lead-Off Control Register (address =04h) (reset =00h)\nThelead-off control register configures thelead-off detection operation.\nFigure 78.LOFF: Lead-Off Control Register\n7 6 5 4 3 2 1 0\nCOMP_TH2[2:0] VLEAD_OFF_E ILEAD_OFF[1:0] FLEAD_OFF[1:0]\nN\nR/W-0h R/W-0h R/W-0h R/W-0h\nLEGEND: R/W =Read/Write; R=Read only; -n=value after reset\nTable 21.Lead-Off Control Register Field Descriptions\nBit Field Type Reset Description\n7:5 COMP_TH[2:0] R/W 0hLead-off comparator threshold\nComparator positive side\n000=95%\n001=92.5%\n010=90%\n011=87.5%\n100=85%\n101=80%\n110=75%\n111=70%\nComparator negative side\n000=5%\n001=7.5%\n010=10%\n011=12.5%\n100=15%\n101=20%\n110=25%\n111=30%\n4 VLEAD_OFF_EN R/W 0h Lead-off detection mode\nThis bitdetermines thelead-off detection mode.\n0=Current source mode lead-off\n1=pullup orpulldown resistor mode lead-off\n3:2 ILEAD_OFF[1:0] R/W 0h Lead-off current magnitude\nThese bitsdetermine themagnitude ofcurrent forthecurrent\nlead-off mode.\n00=6nA\n01=12nA\n10=18nA\n11=24nA\n1:0 FLEAD_OFF[1:0] R/W 0h Lead-off frequency\nThese bitsdetermine thefrequency oflead-off detect foreach\nchannel.\n00=When anybitsoftheLOFF_SENSP orLOFF_SENSN\nregisters areturned on,make sure thatFLEAD[1:0] areeither\nsetto01or11\n01=AClead-off detection atfDR/4\n10=Donotuse\n11=DClead-off detection turned on\n70 Submit Documentation Feedback Copyright ©2010 –2015, Texas Instruments Incorporated\nProduct Folder Links: ADS1294 ADS1294R ADS1296 ADS1296R ADS1298 ADS1298R\nADS1294 ,ADS1294R ,ADS1296 ,ADS1296R ,ADS1298 ,ADS1298R\nwww.ti.com SBAS459K –JANUARY 2010 –REVISED AUGUST 2015\n9.6.1.6 CHnSET: Individual Channel Settings (n=1to8)(address =05hto0Ch) (reset =00h)\nThe CH[1:8]SET control register configures thepower mode, PGA gain, and multiplexer settings channels. See\ntheInput Multiplexer section fordetails. CH[2:8]SET aresimilar toCH1SET, corresponding totherespective\nchannels.\nFigure 79.CHnSET: Individual Channel Settings Register\n7 6 5 4 3 2 1 0\nPDn GAIN n[2:0] 0 MUX n[2:0]\nR/W-0h R/W-0h R/W-0h R/W-0h\nLEGEND: R/W =Read/Write; R=Read only; -n=value after reset\nTable 22.Individual Channel Settings (n=1to8)Field Descriptions\nBit Field Type Reset Description\n7 PDn R/W 0hPower-down\nThis bitdetermines thechannel power mode forthe\ncorresponding channel.\n0=Normal operation\n1=Channel power-down.\nWhen powering down achannel, TIrecommends thatthe\nchannel besettoinput short bysetting theappropriate\nMUXn[2:0] =001oftheCHnSET register.\n6:4 GAIN n[2:0] R/W 0h PGA gain\nThese bitsdetermine thePGA gain setting.\n000=6\n001=1\n010=2\n011=3\n100=4\n101=8\n110=12\n3 RESERVED R/W 0h Reserved\nAlways write 0h\n2:0 MUX n[2:0] R/W 0h Channel input\nThese bitsdetermine thechannel input selection.\n000=Normal electrode input\n001=Input shorted (foroffset ornoise measurements)\n010=Used inconjunction with RLD_MEAS bitforRLD\nmeasurements. See theRight LegDrive (RLD) DCBias Circuit\nsubsection oftheECG-Specific Functions section formore\ndetails.\n011=MVDD forsupply measurement\n100=Temperature sensor\n101=Test signal\n110=RLD_DRP (positive electrode isthedriver)\n111=RLD_DRN (negative electrode isthedriver)\nCopyright ©2010 –2015, Texas Instruments Incorporated Submit Documentation Feedback 71\nProduct Folder Links: ADS1294 ADS1294R ADS1296 ADS1296R ADS1298 ADS1298R\nADS1294 ,ADS1294R ,ADS1296 ,ADS1296R ,ADS1298 ,ADS1298R\nSBAS459K –JANUARY 2010 –REVISED AUGUST 2015 www.ti.com\n9.6.1.7 RLD_SENSP: RLD Positive Signal Derivation Register (address =0Dh) (reset =00h)\nThis register controls theselection ofthepositive signals from each channel forright legdrive (RLD) derivation.\nSee theRight LegDrive (RLD) DCBias Circuit section fordetails.\nRegisters bits[5:4] arenotavailable fortheADS1294 orADS1294R. Bits[7:6] arenotavailable fortheADS1294,\nADS1294R, ADS1296, orADS1296R.\nFigure 80.RLD_SENSP: RLD Positive Signal Derivation Register\n7 6 5 4 3 2 1 0\nRLD8P RLD7P RLD6P RLD5P RLD4P RLD3P RLD2P RLD1P\nR/W-0h R/W-0h R/W-0h R/W-0h R/W-0h R/W-0h R/W-0h R/W-0h\nLEGEND: R/W =Read/Write; R=Read only; -n=value after reset\nTable 23.RLD Positive Signal Derivation Field Descriptions\nBit Field Type Reset Description\n7 RLD8P R/W 0h IN8P toRLD\nRoute channel 8positive signal intoRLD derivation\n0:Disabled\n1:Enabled\n6 RLD7P R/W 0h IN7P toRLD\nRoute channel 7positive signal intoRLD derivation\n0:Disabled\n1:Enabled\n5 RLD6P R/W 0h IN6P toRLD\nRoute channel 6positive signal intoRLD derivation\n0:Disabled\n1:Enabled\n4 RLD5P R/W 0h IN5P toRLD\nRoute channel 5positive signal intoRLD derivation\n0:Disabled\n1:Enabled\n3 RLD4P R/W 0h IN4P toRLD\nRoute channel 4positive signal intoRLD derivation\n0:Disabled\n1:Enabled\n2 RLD3P R/W 0h IN3P toRLD\nRoute channel 3positive signal intoRLD derivation\n0:Disabled\n1:Enabled\n1 RLD2P R/W 0h IN2P toRLD\nRoute channel 2positive signal intoRLD channel\n0:Disabled\n1:Enabled\n0 RLD1P R/W 0h IN1P toRLD\nRoute channel 1positive signal intoRLD channel\n0:Disabled\n1:Enabled\n72 Submit Documentation Feedback Copyright ©2010 –2015, Texas Instruments Incorporated\nProduct Folder Links: ADS1294 ADS1294R ADS1296 ADS1296R ADS1298 ADS1298R\nADS1294 ,ADS1294R ,ADS1296 ,ADS1296R ,ADS1298 ,ADS1298R\nwww.ti.com SBAS459K –JANUARY 2010 –REVISED AUGUST 2015\n9.6.1.8 RLD_SENSN: RLD Negative Signal Derivation Register (address =0Eh) (reset =00h)\nThis register controls theselection ofthenegative signals from each channel forright legdrive derivation. See\ntheRight LegDrive (RLD) DCBias Circuit section fordetails.\nRegisters bits[5:4] are notavailable fortheADS1294 and ADS1294R. Bits[7:6] are notavailable forthe\nADS1294, ADS1294R, ADS1296, orADS1296R.\nFigure 81.RLD_SENSN: RLD Negative Signal Derivation Register\n7 6 5 4 3 2 1 0\nRLD8N RLD7N RLD6N RLD5N RLD4N RLD3N RLD2N RLD1N\nR/W-0h R/W-0h R/W-0h R/W-0h R/W-0h R/W-0h R/W-0h R/W-0h\nLEGEND: R/W =Read/Write; R=Read only; -n=value after reset\nTable 24.RLD Negative Signal Derivation Field Descriptions\nBit Field Type Reset Description\n7 RLD8N R/W 0h IN8N toRLD\nRoute channel 8negative signal intoRLD derivation\n0:Disabled\n1:Enabled\n6 RLD7N R/W 0h IN7N toRLD\nRoute channel 7negative signal intoRLD derivation\n0:Disabled\n1:Enabled\n5 RLD6N R/W 0h IN6N toRLD\nRoute channel 6negative signal intoRLD derivation\n0:Disabled\n1:Enabled\n4 RLD5N R/W 0h IN5N toRLD\nRoute channel 5negative signal intoRLD derivation\n0:Disabled\n1:Enabled\n3 RLD4N R/W 0h IN4N toRLD\nRoute channel 4negative signal intoRLD derivation\n0:Disabled\n1:Enabled\n2 RLD3N R/W 0h IN3N toRLD\nRoute channel 3negative signal intoRLD derivation\n0:Disabled\n1:Enabled\n1 RLD2N R/W 0h IN2N toRLD\nRoute channel 2negative signal intoRLD derivation\n0:Disabled\n1:Enabled\n0 RLD1N R/W 0h IN1N toRLD\nRoute channel 1negative signal intoRLD derivation\n0:Disabled\n1:Enabled\nCopyright ©2010 –2015, Texas Instruments Incorporated Submit Documentation Feedback 73\nProduct Folder Links: ADS1294 ADS1294R ADS1296 ADS1296R ADS1298 ADS1298R\nADS1294 ,ADS1294R ,ADS1296 ,ADS1296R ,ADS1298 ,ADS1298R\nSBAS459K –JANUARY 2010 –REVISED AUGUST 2015 www.ti.com\n9.6.1.9 LOFF_SENSP: Positive Signal Lead-Off Detection Register (address =0Fh) (reset =00h)\nThis register selects thepositive side from each channel forlead-off detection. See theLead-Off Detection\nsection fordetails. The LOFF_STATP register bitsareonly valid ifthecorresponding LOFF_SENSP bitsareset\nto1.\nRegisters bits[5:4] arenotavailable fortheADS1294 orADS1294R. Bits[7:6] arenotavailable fortheADS1294,\nADS1294R, ADS1296, orADS1296R.\nFigure 82.LOFF_SENSP: Positive Signal Lead-Off Detection Register\n7 6 5 4 3 2 1 0\nLOFF8P LOFF7P LOFF6P LOFF5P LOFF4P LOFF3P LOFF2P LOFF1P\nR/W-0h R/W-0h R/W-0h R/W-0h R/W-0h R/W-0h R/W-0h R/W-0h\nLEGEND: R/W =Read/Write; R=Read only; -n=value after reset\nTable 25.Positive Signal Lead-Off Detection Field Descriptions\nBit Field Type Reset Description\n7 LOFF8P R/W 0h IN8P lead off\nEnable lead-off detection onIN8P\n0:Disabled\n1:Enabled\n6 LOFF7P R/W 0h IN7P lead off\nEnable lead-off detection onIN7P\n0:Disabled\n1:Enabled\n5 LOFF6P R/W 0h IN6P lead off\nEnable lead-off detection onIN6P\n0:Disabled\n1:Enabled\n4 LOFF5P R/W 0h IN5P lead off\nEnable lead-off detection onIN5P\n0:Disabled\n1:Enabled\n3 LOFF4P R/W 0h IN4P lead off\nEnable lead-off detection onIN4P\n0:Disabled\n1:Enabled\n2 LOFF3P R/W 0h IN3P lead off\nEnable lead-off detection onIN3P\n0:Disabled\n1:Enabled\n1 LOFF2P R/W 0h IN2P lead off\nEnable lead-off detection onIN2P\n0:Disabled\n1:Enabled\n0 LOFF1P R/W 0h IN1P lead off\nEnable lead-off detection onIN1P\n0:Disabled\n1:Enabled\n74 Submit Documentation Feedback Copyright ©2010 –2015, Texas Instruments Incorporated\nProduct Folder Links: ADS1294 ADS1294R ADS1296 ADS1296R ADS1298 ADS1298R\nADS1294 ,ADS1294R ,ADS1296 ,ADS1296R ,ADS1298 ,ADS1298R\nwww.ti.com SBAS459K –JANUARY 2010 –REVISED AUGUST 2015\n9.6.1.10 LOFF_SENSN: Negative Signal Lead-Off Detection Register (address =10h) (reset =00h)\nThis register selects thenegative side from each channel forlead-off detection. See theLead-Off Detection\nsection fordetails. The LOFF_STATN register bitsareonly valid ifthecorresponding LOFF_SENSN bitsareset\nto1.\nRegisters bits[5:4] arenotavailable fortheADS1294 orADS1294R. Bits[7:6] arenotavailable fortheADS1294,\nADS1294R, ADS1296, orADS1296R.\nFigure 83.LOFF_SENSN: Negative Signal Lead-Off Detection Register\n7 6 5 4 3 2 1 0\nLOFF8N LOFF7N LOFF6N LOFF5N LOFF4N LOFF3N LOFF2N LOFF1N\nR/W-0h R/W-0h R/W-0h R/W-0h R/W-0h R/W-0h R/W-0h R/W-0h\nLEGEND: R/W =Read/Write; R=Read only; -n=value after reset\nTable 26.Negative Signal Lead-Off Detection Field Descriptions\nBit Field Type Reset Description\n7 LOFF8N R/W 0h IN8N lead off\nEnable lead-off detection onIN8N\n0:Disabled\n1:Enabled\n6 LOFF7N R/W 0h IN7N lead off\nEnable lead-off detection onIN7N\n0:Disabled\n1:Enabled\n5 LOFF6N R/W 0h IN6N lead off\nEnable lead-off detection onIN6N\n0:Disabled\n1:Enabled\n4 LOFF5N R/W 0h IN5N lead off\nEnable lead-off detection onIN5N\n0:Disabled\n1:Enabled\n3 LOFF4N R/W 0h IN4N lead off\nEnable lead-off detectionn onIN4N\n0:Disabled\n1:Enabled\n2 LOFF3N R/W 0h IN3N lead off\nEnable lead-off detectionion onIN3N\n0:Disabled\n1:Enabled\n1 LOFF2N R/W 0h IN2N lead off\nEnable lead-off detectionction onIN2N\n0:Disabled\n1:Enabled\n0 LOFF1N R/W 0h IN1N lead off\nEnable lead-off detectionction onIN1N\n0:Disabled\n1:Enabled\nCopyright ©2010 –2015, Texas Instruments Incorporated Submit Documentation Feedback 75\nProduct Folder Links: ADS1294 ADS1294R ADS1296 ADS1296R ADS1298 ADS1298R\nADS1294 ,ADS1294R ,ADS1296 ,ADS1296R ,ADS1298 ,ADS1298R\nSBAS459K –JANUARY 2010 –REVISED AUGUST 2015 www.ti.com\n9.6.1.11 LOFF_FLIP: Lead-Off FlipRegister (address =11h) (reset =00h)\nThis register controls thedirection ofthecurrent used forlead-off derivation. See theLead-Off Detection section\nfordetails.\nFigure 84.LOFF_FLIP: Lead-Off FlipRegister\n7 6 5 4 3 2 1 0\nLOFF_FLIP8 LOFF_FLIP7 LOFF_FLIP6 LOFF_FLIP5 LOFF_FLIP4 LOFF_FLIP3 LOFF_FLIP2 LOFF_FLIP1\nR/W-0h R/W-0h R/W-0h R/W-0h R/W-0h R/W-0h R/W-0h R/W-0h\nLEGEND: R/W =Read/Write; R=Read only; -n=value after reset\nTable 27.Lead-Off FlipRegister Field Descriptions\nBit Field Type Reset Description\n7 LOFF_FLIP8 R/W 0h Channel 8LOFF polarity flip\nFlipthepullup/pulldown polarity ofthecurrent source orresistor\nonchannel 8forlead-off derivation.\n0:NoFlip: IN8P ispulled toAVDD andIN8N pulled toAVSS\n1:Flipped: IN8P ispulled toAVSS andIN8N pulled toAVDD\n6 LOFF_FLIP7 R/W 0h Channel 7LOFF polarity flip\nFlipthepullup/pulldown polarity ofthecurrent source orresistor\nonchannel 7forlead-off derivation.\n0:NoFlip: IN7P ispulled toAVDD andIN7N pulled toAVSS\n1:Flipped: IN7P ispulled toAVSS andIN7N pulled toAVDD\n5 LOFF_FLIP6 R/W 0h Channel 6LOFF polarity flip\nFlipthepullup/pulldown polarity ofthecurrent source orresistor\nonchannel 6forlead-off derivation.\n0:NoFlip: IN6P ispulled toAVDD andIN6N pulled toAVSS\n1:Flipped: IN6P ispulled toAVSS andIN6N pulled toAVDD\n4 LOFF_FLIP5 R/W 0h Channel 5LOFF polarity flip\nFlipthepullup/pulldown polarity ofthecurrent source orresistor\nonchannel 5forlead-off derivation.\n0:NoFlip: IN5P ispulled toAVDD andIN5N pulled toAVSS\n1:Flipped: IN5P ispulled toAVSS andIN5N pulled toAVDD\n3 LOFF_FLIP4 R/W 0h Channel 4LOFF polarity flip\nFlipthepullup/pulldown polarity ofthecurrent source orresistor\nonchannel 4forlead-off derivation.\n0:NoFlip: IN4P ispulled toAVDD andIN4N pulled toAVSS\n1:Flipped: IN4P ispulled toAVSS andIN4N pulled toAVDD\n2 LOFF_FLIP3 R/W 0h Channel 3LOFF polarity flip\nFlipthepullup/pulldown polarity ofthecurrent source orresistor\nonchannel 3forlead-off derivation.\n0:NoFlip: IN3P ispulled toAVDD andIN3N pulled toAVSS\n1:Flipped: IN3P ispulled toAVSS andIN3N pulled toAVDD\n1 LOFF_FLIP2 R/W 0h Channel 2LOFF Polarity Flip\nFlipthepullup/pulldown polarity ofthecurrent source orresistor\nonchannel 2forlead-off derivation.\n0:NoFlip: IN2P ispulled toAVDD andIN2N pulled toAVSS\n1:Flipped: IN2P ispulled toAVSS andIN2N pulled toAVDD\n0 LOFF_FLIP1 R/W 0h Channel 1LOFF Polarity Flip\nFlipthepullup/pulldown polarity ofthecurrent source orresistor\nonchannel 1forlead-off derivation.\n0:NoFlip: IN1P ispulled toAVDD andIN1N pulled toAVSS\n1:Flipped: IN1P ispulled toAVSS andIN1N pulled toAVDD\n76 Submit Documentation Feedback Copyright ©2010 –2015, Texas Instruments Incorporated\nProduct Folder Links: ADS1294 ADS1294R ADS1296 ADS1296R ADS1298 ADS1298R\nADS1294 ,ADS1294R ,ADS1296 ,ADS1296R ,ADS1298 ,ADS1298R\nwww.ti.com SBAS459K –JANUARY 2010 –REVISED AUGUST 2015\n9.6.1.12 LOFF_STATP: Lead-Off Positive Signal Status Register (address =12h) (reset =00h)\nThis register stores thestatus ofwhether thepositive electrode oneach channel isonoroff.See theLead-Off\nDetection section fordetails. Ignore theLOFF_STATP values ifthecorresponding LOFF_SENSP bitsarenotset\nto1.\nWhen theLOFF_SENSEP bitsare0,theLOFF_STATP bitsshould beignored.\nFigure 85.LOFF_STATP: Lead-Off Positive Signal Status Register (Read-Only)\n7 6 5 4 3 2 1 0\nIN8P_OFF IN7P_OFF IN6P_OFF IN5P_OFF IN4P_OFF IN3P_OFF IN2P_OFF IN1P_OFF\nR-0h R-0h R-0h R-0h R-0h R-0h R-0h R-0h\nLEGEND: R/W =Read/Write; R=Read only; -n=value after reset\nTable 28.Lead-Off Positive Signal Status Field Descriptions\nBit Field Type Reset Description\n7 IN8P_OFF R 0h Channel 8positive channel lead-off status\nStatus ofwhether IN8P electrode isonoroff\n0:Electrode ison\n1:Electrode isoff\n6 IN7P_OFF R 0h Channel 7positive channel lead-off status\nStatus ofwhether IN7P electrode isonoroff\n0:Electrode ison\n1:Electrode isoff\n5 IN6P_OFF R 0h Channel 6positive channel lead-off status\nStatus ofwhether IN6P electrode isonoroff\n0:Electrode ison\n1:Electrode isoff\n4 IN5P_OFF R 0h Channel 5positive channel lead-off status\nStatus ofwhether IN5P electrode isonoroff\n0:Electrode ison\n1:Electrode isoff\n3 IN4P_OFF R 0h Channel 4positive channel lead-off status\nStatus ofwhether IN4P electrode isonoroff\n0:Electrode ison\n1:Electrode isoff\n2 IN3P_OFF R 0h Channel 3positive channel lead-off status\nStatus ofwhether IN3P electrode isonoroff\n0:Electrode ison\n1:Electrode isoff\n1 IN2P_OFF R 0h Channel 2positive channel lead-off status\nStatus ofwhether IN2P electrode isonoroff\n0:Electrode ison\n1:Electrode isoff\n0 IN1P_OFF R 0h Channel 1positive channel lead-off status\nStatus ofwhether IN1P electrode isonoroff\n0:Electrode ison\n1:Electrode isoff\nCopyright ©2010 –2015, Texas Instruments Incorporated Submit Documentation Feedback 77\nProduct Folder Links: ADS1294 ADS1294R ADS1296 ADS1296R ADS1298 ADS1298R\nADS1294 ,ADS1294R ,ADS1296 ,ADS1296R ,ADS1298 ,ADS1298R\nSBAS459K –JANUARY 2010 –REVISED AUGUST 2015 www.ti.com\n9.6.1.13 LOFF_STATN: Lead-Off Negative Signal Status Register (address =13h) (reset =00h)\nThis register stores thestatus ofwhether thenegative electrode oneach channel isonoroff.See theLead-Off\nDetection section fordetails. Ignore theLOFF_STATN values ifthecorresponding LOFF_SENSN bitsarenotset\nto1.\nWhen theLOFF_SENSEN bitsare0,theLOFF_STATP bitsshould beignored.\nFigure 86.LOFF_STATN: Lead-Off Negative Signal Status Register (Read-Only)\n7 6 5 4 3 2 1 0\nIN8N_OFF IN7N_OFF IN6N_OFF IN5N_OFF IN4N_OFF IN3N_OFF IN2N_OFF IN1N_OFF\nR-0h R-0h R-0h R-0h R-0h R-0h R-0h R-0h\nLEGEND: R/W =Read/Write; R=Read only; -n=value after reset\nTable 29.Lead-Off Negative Signal Status Field Descriptions\nBit Field Type Reset Description\n7 IN8N_OFF R 0h Channel 8negative channel lead-off status\nStatus ofwhether IN8N electrode isonoroff\n0:Electrode ison\n1:Electrode isoff\n6 IN7N_OFF R 0h Channel 7negative channel lead-off status\nStatus ofwhether IN7N electrode isonoroff\n0:Electrode ison\n1:Electrode isoff\n5 IN6N_OFF R 0h Channel 6negative channel lead-off status\nStatus ofwhether IN6N electrode isonoroff\n0:Electrode ison\n1:Electrode isoff\n4 IN5N_OFF R 0h Channel 5negative channel lead-off status\nStatus ofwhether IN5N electrode isonoroff\n0:Electrode ison\n1:Electrode isoff\n3 IN4N_OFF R 0h Channel 4negative channel lead-off status\nStatus ofwhether IN4N electrode isonoroff\n0:Electrode ison\n1:Electrode isoff\n2 IN3N_OFF R 0h Channel 3negative channel lead-off status\nStatus ofwhether IN3N electrode isonoroff\n0:Electrode ison\n1:Electrode isoff\n1 IN2N_OFF R 0h Channel 2negative channel lead-off status\nStatus ofwhether IN2N electrode isonoroff\n0:Electrode ison\n1:Electrode isoff\n0 IN1N_OFF R 0h Channel 1negative channel lead-off status\nStatus ofwhether IN1N electrode isonoroff\n0:Electrode ison\n1:Electrode isoff\n78 Submit Documentation Feedback Copyright ©2010 –2015, Texas Instruments Incorporated\nProduct Folder Links: ADS1294 ADS1294R ADS1296 ADS1296R ADS1298 ADS1298R\nADS1294 ,ADS1294R ,ADS1296 ,ADS1296R ,ADS1298 ,ADS1298R\nwww.ti.com SBAS459K –JANUARY 2010 –REVISED AUGUST 2015\n9.6.1.14 GPIO: General-Purpose I/ORegister (address =14h) (reset =0Fh)\nThe general-purpose I/Oregister controls theaction ofthethree GPIO pins. When RESP_CTRL[1:0] isinmode\n01and11,theGPIO2, GPIO3, andGPIO4 pins arenotavailable foruse.\nFigure 87.GPIO: General-Purpose I/ORegister\n7 6 5 4 3 2 1 0\nGPIOD[4:1] GPIOC[4:1]\nR/W-0h R/W-Fh\nLEGEND: R/W =Read/Write; R=Read only; -n=value after reset\nTable 30.General-Purpose I/OField Descriptions\nBit Field Type Reset Description\n7:4 GPIOD[4:1] R/W 0h GPIO data\nThese bitsareused toread andwrite data totheGPIO ports.\nWhen reading theregister, thedata returned correspond tothe\nstate oftheGPIO external pins, whether they areprogrammed\nasinputs orasoutputs. Asoutputs, awrite totheGPIOD sets\ntheoutput value. Asinputs, awrite totheGPIOD hasnoeffect.\nGPIO isnotavailable incertain respiration modes.\n3:0 GPIOC[4:1] R/W Fh GPIO control (corresponding GPIOD)\nThese bitsdetermine ifthecorresponding GPIOD pinisaninput\noroutput.\n0=Output\n1=Input\n9.6.1.15 PACE: Pace Detect Register (address =15h) (reset =00h)\nThis register provides thepace controls thatconfigure thechannel signal used tofeed theexternal pace detect\ncircuitry. See thePace Detect section fordetails.\nFigure 88.PACE: Pace Detect Register\n7 6 5 4 3 2 1 0\n0 0 0 PACEE[1:0] PACEO[1:0] PD_PACE\nR/W-0h R/W-0h R/W-0h R/W-0h R/W-0h R/W-0h\nLEGEND: R/W =Read/Write; R=Read only; -n=value after reset\nTable 31.(For example, CONTROL_REVISION Register) Field Descriptions\nBit Field Type Reset Description\n7:5 RESERVED R/W 0h Reserved\nAlways write 0h\n4:3 PACEE[1:0] R/W 0h Pace even channels\nThese bitscontrol theselection oftheeven number channels\navailable onTEST_PACE_OUT1. Only onechannel may be\nselected atanytime.\n00=Channel 2\n01=Channel 4\n10=Channel 6(ADS1296, ADS1296R, ADS1298, ADS1298R)\n11=Channel 8(ADS1298 andADS1298R)\n2:1 PACEO[1:0] R/W 0h Pace oddchannels\nThese bitscontrol theselection oftheoddnumber channels\navailable onTEST_PACE_OUT2. Only onechannel may be\nselected atanytime.\n00=Channel 1\n01=Channel 3\n10=Channel 5(ADS1296, ADS1296R, ADS1298, ADS1298R)\n11=Channel 7(ADS1298, ADS1298R)\n0 PD_PACE R/W 0h Pace detect buffer\nThis bitisused toenable/disable thepace detect buffer.\n0=Pace detect buffer turned off\n1=Pace detect buffer turned on\nCopyright ©2010 –2015, Texas Instruments Incorporated Submit Documentation Feedback 79\nProduct Folder Links: ADS1294 ADS1294R ADS1296 ADS1296R ADS1298 ADS1298R\nADS1294 ,ADS1294R ,ADS1296 ,ADS1296R ,ADS1298 ,ADS1298R\nSBAS459K –JANUARY 2010 –REVISED AUGUST 2015 www.ti.com\n9.6.1.16 RESP: Respiration Control Register (address =16h) (reset =00h)\nThis register provides thecontrols fortherespiration circuitry; seetheRespiration section fordetails.\nFigure 89.RESP: Respiration Control Register\n7 6 5 4 3 2 1 0\nRESP_ DEMOD_EN1 RESP_MOD_ EN1 1 RESP_PH[2:0] RESP_CTRL[1:0]\nR/W-0h R/W-0h R/W-0h R/W-0h R/W-0h\nLEGEND: R/W =Read/Write; R=Read only; -n=value after reset\nTable 32.Respiration Control Register Field Descriptions\nBit Field Type Reset Description\n7 RESP_DEMOD_EN1 R/W 0h Enables respiration demodulation circuitry (ADS129xR only;\nforADS129x always write 0)\nThis bitenables anddisables thedemodulation circuitry on\nchannel 1.\n0=RESP demodulation circuitry turned off\n1=RESP demodulation circuitry turned on\n6 RESP_MOD_EN1 R/W 0h RESP_MOD_EN1: Enables respiration modulation circuitry\n(ADS129xR only; forADS129x always write 0)\nThis bitenables anddisables themodulation circuitry onchannel\n1.\n0=RESP modulation circuitry turned off\n1=RESP modulation circuitry turned on\n5 RESERVED R/W 0h Reserved\nAlways write 1h\n4:2 RESP_PH[2:0] R/W 0h Respiration phase(1)\n000=22.5°\n001=45°\n010=67.5°\n011=90°\n100=112.5 °\n101=135°\n110=157.5 °\n111=N/A\n1:0 RESP_CTRL[1:0] R/W 0h Respiration control\nThese bitssetthemode oftherespiration circuitry.\n00=Norespiration\n01=External respiration\n10=Internal respiration with internal signals\n11=Internal respiration with user-generated signals\n(1) RESP_PH[2:0] phase control bitsonly forinternal respiration (RESP_CTRL =10)andexternal respiration (RESP_CTRL =01)modes\nwhen theCONFIG4.RESP_FREQ[2:0] register bitsare000b or001b.\n80 Submit Documentation Feedback Copyright ©2010 –2015, Texas Instruments Incorporated\nProduct Folder Links: ADS1294 ADS1294R ADS1296 ADS1296R ADS1298 ADS1298R\nADS1294 ,ADS1294R ,ADS1296 ,ADS1296R ,ADS1298 ,ADS1298R\nwww.ti.com SBAS459K –JANUARY 2010 –REVISED AUGUST 2015\n9.6.1.17 CONFIG4: Configuration Register 4(address =17h) (reset =00h)\nFigure 90.CONFIG4: Configuration Register 4\n7 6 5 4 3 2 1 0\nRESP_FREQ[2:0] 0 SINGLE_SHOT WCT_TO_RLD PD_LOFF_CO 0\nMP\nR/W-0h R/W-0h R/W-0h R/W-0h R/W-0h R/W-0h\nLEGEND: R/W =Read/Write; R=Read only; -n=value after reset\nTable 33.Configuration Register 4Field Descriptions\nBit Field Type Reset Description\n7:5 RESP_FREQ[2:0] R/W 0h Respiration modulation frequency\nThese bitscontrol therespiration control frequency when\nRESP_CTRL[1:0] =10orRESP_CTRL[1:0] =10(1).\n000=64kHzmodulation clock\n001=32kHzmodulation clock\n010=16kHz square wave onGPIO3 andGPIO04. Output on\nGPIO4 is180degree outofphase with GPIO3.\n011=8kHz square wave onGPIO3 andGPIO04. Output on\nGPIO4 is180degree outofphase with GPIO3.\n100=4kHz square wave onGPIO3 andGPIO04. Output on\nGPIO4 is180degree outofphase with GPIO3.\n101=2kHz square wave onGPIO3 andGPIO04. Output on\nGPIO4 is180degree outofphase with GPIO3.\n110=1kHz square wave onGPIO3 andGPIO04. Output on\nGPIO4 is180degree outofphase with GPIO3.\n111=500Hz square wave onGPIO3 andGPIO04. Output on\nGPIO4 is180degree outofphase with GPIO3.\nModes 000and001aremodulation frequencies ininternal and\nexternal respiration modes. Ininternal respiration mode, the\ncontrol signals appear attheRESP_MODP andRESP_MODN\nterminals. Allother bitsettings generate square waves as\ndescribed above onGPIO4 andGPIO3.\n4 RESERVED R/W 0h Reserved\nAlways write 0h\n3 SINGLE_SHOT R/W 0h Single-shot conversion\nThis bitsets theconversion mode.\n0=Continuous conversion mode\n1=Single-shot mode\n2 WCT_TO_RLD R/W 0h Connects theWCT totheRLD\nThis bitconnects WCT toRLD.\n0=WCT toRLD connection off\n1=WCT toRLD connection on\n1 PD_LOFF_COMP R/W 0h Lead-off comparator power-down\nThis bitpowers down thelead-off comparators.\n0=Lead-off comparators disabled\n1=Lead-off comparators enabled\n0 RESERVED R/W 0h Reserved\nAlways write 0h\n(1) These frequencies assume fCLK=2.048 MHz.\nCopyright ©2010 –2015, Texas Instruments Incorporated Submit Documentation Feedback 81\nProduct Folder Links: ADS1294 ADS1294R ADS1296 ADS1296R ADS1298 ADS1298R\nADS1294 ,ADS1294R ,ADS1296 ,ADS1296R ,ADS1298 ,ADS1298R\nSBAS459K –JANUARY 2010 –REVISED AUGUST 2015 www.ti.com\n9.6.1.18 WCT1: Wilson Central Terminal andAugmented Lead Control Register (address =18h) (reset =\n00h)\nTheWCT1 control register configures thedevice WCT circuit channel selection andtheaugmented leads.\nFigure 91.WCT1: Wilson Central Terminal andAugmented Lead Control Register\n7 6 5 4 3 2 1 0\naVF_CH6 aVL_CH5 aVR_CH7 aVR_CH4 PD_WCTA WCTA[2:0]\nR/W-0h R/W-0h R/W-0h R/W-0h R/W-0h R/W-0h\nLEGEND: R/W =Read/Write; R=Read only; -n=value after reset\nTable 34.Wilson Central Terminal andAugmented Lead Control Field Descriptions\nBit Field Type Reset Description\n7 aVF_CH6 R/W 0h Enable (WCTA +WCTB)/2 tothenegative input ofchannel 6\n(ADS1296, ADS1296R, ADS1298, andADS1298R)\n0=Disabled\n1=Enabled\n6 aVL_CH5 R/W 0h Enable (WCTA +WCTC)/2 tothenegative input ofchannel 5\n(ADS1296, ADS1296R, ADS1298, andADS1298R)\n0=Disabled\n1=Enabled\n5 aVR_CH7 R/W 0h Enable (WCTB +WCTC)/2 tothenegative input ofchannel 7\n(ADS1298 andADS1298R)\n0=Disabled\n1=Enabled\n4 aVR_CH4 R/W 0h Enable (WCTB +WCTC)/2 tothenegative input ofchannel 4\n0=Disabled\n1=Enabled\n3 PD_WCTA R/W 0h Power-down WCTA\n0=Powered down\n1=Powered on\n2:0 WCTA[2:0] R/W 0h WCT Amplifier Achannel selection, typically connected to\nRAelectrode\nThese bitsselect oneoftheeight electrode inputs ofchannels 1\nto4.\n000=Channel 1positive input connected toWCTA amplifier\n001=Channel 1negative input connected toWCTA amplifier\n010=Channel 2positive input connected toWCTA amplifier\n011=Channel 2negative input connected toWCTA amplifier\n100=Channel 3positive input connected toWCTA amplifier\n101=Channel 3negative input connected toWCTA amplifier\n110=Channel 4positive input connected toWCTA amplifier\n111=Channel 4negative input connected toWCTA amplifier\n82 Submit Documentation Feedback Copyright ©2010 –2015, Texas Instruments Incorporated\nProduct Folder Links: ADS1294 ADS1294R ADS1296 ADS1296R ADS1298 ADS1298R\nADS1294 ,ADS1294R ,ADS1296 ,ADS1296R ,ADS1298 ,ADS1298R\nwww.ti.com SBAS459K –JANUARY 2010 –REVISED AUGUST 2015\n9.6.1.19 WCT2: Wilson Central Terminal Control Register (address =18h) (reset =00h)\nTheWCT2 configuration register configures thedevice WCT circuit channel selection.\nFigure 92.WCT2: Wilson Central Terminal Control Register\n7 6 5 4 3 2 1 0\nPD_WCTC PD_WCTB WCTB[2:0] WCTC[2:0]\nR/W-0h R/W-0h R/W-0h R/W-0h\nLEGEND: R/W =Read/Write; R=Read only; -n=value after reset\nTable 35.Wilson Central Terminal Control Field Descriptions\nBit Field Type Reset Description\n7 PD_WCTC R/W 0h Power-down WCTC\n0=Powered down\n1=Powered on\n6 PD_WCTB R/W 0h Power-down WCTB\n0=Powered down\n1=Powered on\n5:3 WCTB[2:0] R/W 0h WCT amplifier Bchannel selection, typically connected to\nLAelectrode.\nThese bitsselect oneoftheeight electrode inputs ofchannels 1\nto4.\n000=Channel 1positive input connected toWCTB amplifier\n001=Channel 1negative input connected toWCTB amplifier\n010=Channel 2positive input connected toWCTB amplifier\n011=Channel 2negative input connected toWCTB amplifier\n100=Channel 3positive input connected toWCTB amplifier\n101=Channel 3negative input connected toWCTB amplifier\n110=Channel 4positive input connected toWCTB amplifier\n111=Channel 4negative input connected toWCTB amplifier\n2:0 WCTC[2:0] R/W 0h WCT amplifier Cchannel selection, typically connected to\nLLelectrode.\nThese bitsselect oneoftheeight electrode inputs ofchannels 1\nto4.\n000=Channel 1positive input connected toWCTC amplifier\n001=Channel 1negative input connected toWCTC amplifier\n010=Channel 2positive input connected toWCTC amplifier\n011=Channel 2negative input connected toWCTC amplifier\n100=Channel 3positive input connected toWCTC amplifier\n101=Channel 3negative input connected toWCTC amplifier\n110=Channel 4positive input connected toWCTC amplifier\n111=Channel 4negative input connected toWCTC amplifier\nCopyright ©2010 –2015, Texas Instruments Incorporated Submit Documentation Feedback 83\nProduct Folder Links: ADS1294 ADS1294R ADS1296 ADS1296R ADS1298 ADS1298R\nADS1294 ,ADS1294R ,ADS1296 ,ADS1296R ,ADS1298 ,ADS1298R\nSBAS459K –JANUARY 2010 –REVISED AUGUST 2015 www.ti.com\n10Application andImplementation\nNOTE\nInformation inthe following applications sections isnot part ofthe TIcomponent\nspecification, and TIdoes notwarrant itsaccuracy orcompleteness. TI’scustomers are\nresponsible fordetermining suitability ofcomponents fortheir purposes. Customers should\nvalidate andtesttheir design implementation toconfirm system functionality.\n10.1 Application Information\n10.1.1 Setting theDevice forBasic Data Capture\nFigure 93outlines theprocedure toconfigure thedevice inabasic state andcapture data. This procedure puts\nthedevice intoaconfiguration thatmatches theparameters listed intheSpecifications section, inorder tocheck\nifthedevice isworking properly intheuser system. Follow thisprocedure initially until familiar with thedevice\nsettings. After thisprocedure has been verified, thedevice can beconfigured asneeded. Fordetails onthe\ntimings forcommands, refer totheappropriate sections inthedata sheet. Sample programming codes areadded\nfortheECG-specific functions.\n84 Submit Documentation Feedback Copyright ©2010 –2015, Texas Instruments Incorporated\nProduct Folder Links: ADS1294 ADS1294R ADS1296 ADS1296R ADS1298 ADS1298R\nSet = 1\nSet = 1PDWN\nRESET\nWait at least t for\nPower-On ResetPOR// If START is Tied High, After This Step\n// Toggles at f /8192\n// (LP Mode with DR = f /1024)DRDYCLK\nMODSet CLKSEL Pin = 1\nand Wait for Oscillator\nto Wake UpNoAnalog/Digital Power-Up // Follow Power-Up Sequencing\nExternal\nClockSet CLKSEL Pin = 0\nand Provide External Clock\nf = 2.048MHzCLKYes\nSet PDB_REFBUF = 1\nand Wait for Internal Reference\nto Settle\nWrite Certain Registers,\nIncluding Input Short\nSet START = 1// Activate Conversion\n// After This Point Should Toggle at\n// f /4096DRDY\nCLK// Set Device in HR Mode and DR = f /1024\nWREG CONFIG1 0x86\nWREG CONFIG2 0x00\n// Set All Channels to Input Short\nWREG CHnSET 0x01MODYes\nRDATAC// Put the Device Back in RDATAC Mode\nRDATAC\nCapture Data\nand Check Noise// Look for and Issu s DRDY e 24 + n 24 SCLK /c180\nSet Test Signals\nCapture Data\nand Test Signal// Activate a (1mV V /2. /c180 4) Square-Wave Test Signal\n// On All Channels\nSDATAC\nWREG CONFIG2  0x10\nWREG CHnSET 0x05\nRDATACREF\n// Look for and Issu s DRDY e 24 + n 24 SCLK /c180External\nReference// If Using Internal Reference, Send This Command\nWREG CONFIG3 0xC0NoSend SDATAC\nCommand// Device Wakes Up in RDATAC Mode, so Send\n// SDATAC Command so Registers can be Written\nSDATACIssue Reset Pulse,\nWait for 18 t sCLK// Activate DUT\n// can be Either Tied Permanently Low\n// Or Selectively Pulled Low Before Sending\n// Commands or Reading/Sending Data from/to DeviceCSVCAP1 1.1V /c179No// Delay for Power-On Reset and Oscillator Start-Up\n// If VCAP1 < 1.1V at t , continue waiting until VCAP1 1.1VPOR/c179\nYes\nADS1294 ,ADS1294R ,ADS1296 ,ADS1296R ,ADS1298 ,ADS1298R\nwww.ti.com SBAS459K –JANUARY 2010 –REVISED AUGUST 2015\nApplication Information (continued)\nFigure 93.Initial Flow atPower Up\nCopyright ©2010 –2015, Texas Instruments Incorporated Submit Documentation Feedback 85\nProduct Folder Links: ADS1294 ADS1294R ADS1296 ADS1296R ADS1298 ADS1298R\nADS1294 ,ADS1294R ,ADS1296 ,ADS1296R ,ADS1298 ,ADS1298R\nSBAS459K –JANUARY 2010 –REVISED AUGUST 2015 www.ti.com\nApplication Information (continued)\n10.1.1.1 Lead-Off\nSample code tosetdclead-off with pullup orpulldown resistors onallchannels:\nWREG LOFF 0x13 //Comparator threshold at95% and 5%, pullup orpulldown resistor\n//dclead-off\nWREG CONFIG4 0x02 //Turn ondclead-off comparators\nWREG LOFF_SENSP 0xFF //Turn onthe P-side ofall channels for lead-off sensing\nWREG LOFF_SENSN 0xFF //Turn onthe N-side ofall channels for lead-off sensing\nObserve thestatus bitsoftheoutput data stream tomonitor lead-off status.\n10.1.1.2 Right LegDrive\nSample code tochoose RLD asanaverage ofthefirstthree channels.\nWREG RLD_SENSP 0x07 //Select channel 1-3 P-side for RLD sensing\nWREG RLD_SENSN 0x07 //Select channel 1-3 N-side for RLD sensing\nWREG CONFIG3 b’x1xx 1100 //Turn onRLD amplifier, set internal RLDREF voltage\nSample code toroute theRLD_OUT signal through channel 4N-side and measure RLD with channel 5.Make\nsure theexternal side tothechip RLDOUT isconnected toRLDIN.\nWREG CONFIG3 b’xxx1 1100 //Turn onRLD amp, set internal RLDREF voltage, set RLD measurement bit\nWREG CH4SET b’1xxx 0111 //Route RLDIN tochannel 4N-side\nWREG CH5SET b’1xxx 0010 //Route RLDIN tobemeasured atchannel 5w.r.t RLDREF\n10.1.1.3 Pace Detection\nSample code toselect channel 5and6outputs forpace:\nWREG PACE b’0001 0101 //Power-up pace amplifier and select channel 5and 6for pace out\n10.1.2 Establishing theInput Common-Mode\nThe ADS129x measures fully-differential signals where thecommon-mode voltage point isthemidpoint ofthe\npositive and negative analog input. The internal PGA restricts thecommon-mode input range because ofthe\nheadroom required foroperation. Thehuman body isprone tocommon-mode drifts because noise easily couples\nonto thehuman body, similar toanantenna. These common-mode drifts may push theADS129x input common-\nmode voltage outofthemeasurable range oftheADC.\nIfapatient-drive electrode isused bythesystem, theADS129x includes anon-chip right legdrive (RLD)\namplifier thatconnects tothepatient drive electrode. The RLD amplifier function istobias thepatient tomaintain\ntheother electrode common-mode voltages within thevalid range. When powered on,theamplifier uses either\ntheanalog midsupply voltage, orthevoltage present attheRLDREF pin,asareference input tostabilize the\noutput near thatvoltage.\n86 Submit Documentation Feedback Copyright ©2010 –2015, Texas Instruments Incorporated\nProduct Folder Links: ADS1294 ADS1294R ADS1296 ADS1296R ADS1298 ADS1298R\nINxP\nINxN\nRLDOUTRLDINVADS129xCBlock\nRPull-up RPull-upCBlockAnti-aliasing/\nProtection\nAnti-aliasing/\nProtectionRA\nLA\nINxP\nINxN\nRLDOUTRLDINV\n1 M/c0d/c03ADS129x\n1.5 nFAnti-aliasing/\nProtection\nAnti-aliasing/\nProtection\nProtectionRA\nLA\nRL\nADS1294 ,ADS1294R ,ADS1296 ,ADS1296R ,ADS1298 ,ADS1298R\nwww.ti.com SBAS459K –JANUARY 2010 –REVISED AUGUST 2015\nApplication Information (continued)\nThe ADS129x provide theoption touseinput electrode voltages asfeedback totheamplifier tomore effectively\nstabilize theoutput totheamplifier reference voltage bysetting corresponding bits intheRLD_SENSP and\nRLD_SENSN registers. See toFigure 94foranexample ofathree-electrode system that leverages this\ntechnique.\nFigure 94.Setting Common-Mode Using RLD Electrode\nAsecond strategy formaintaining avalid common-mode voltage istoac-couple theanalog inputs, which is\nespecially useful when apatient-drive electrode isnotinuse. Adcblocking capacitor combined with avoltage\ndivider between theanalog power supplies, orapullup resistor tosettheDCbias toaknown point, effectively\nmakes sure thatthedccommon-mode voltage never drifts. Applications thatdonotuseapatient-drive electrode\nmay stillusetheRLD amplifier ontheADS129x asabuffered midsupply voltage tobias theinputs. Take care\nwhen choosing thepassive components because thecapacitor and theresistors form anRChigh-pass filter. If\npassive components arechosen poorly, thefilter undesirably attenuates frequencies atthelower end ofthe\nsignal band. Figure 95shows anexample ofthisconfiguration.\nFigure 95.Setting Common-Mode Without Using RLD Electrode\nCopyright ©2010 –2015, Texas Instruments Incorporated Submit Documentation Feedback 87\nProduct Folder Links: ADS1294 ADS1294R ADS1296 ADS1296R ADS1298 ADS1298R\n)ff(log20)C/c2f/c26\nR/c2f/c35(log20CMR\nc/c0e/c0e /c20\nINxP\nINxNADS129x \nVPR\nR + /c2fR C\nC + /c2fC\nADS1294 ,ADS1294R ,ADS1296 ,ADS1296R ,ADS1298 ,ADS1298R\nSBAS459K –JANUARY 2010 –REVISED AUGUST 2015 www.ti.com\nApplication Information (continued)\n10.1.3 Antialiasing\nAswith allanalog-to-digital systems, take care toprevent undesired aliasing effects. The ADS129x modulator\nsamples theinput ateither 256kHz or512kHz, depending onwhether thedevice isinlow-power (LP) mode or\nhigh-resolution (HR) mode, respectively. Asisthecase with alldigital filters, theresponse oftheon-chip digital\ndecimation filter ontheADS129x repeats atinteger multiples ofthemodulator frequency. Abenefit tousing the\ndelta-sigma architecture isthatthedigital decimation filter significantly attenuates frequencies between thesignal\nband andthealias ofthesignal band near themodulator frequency. This attenuation, combined with thelimited\nbandwidth ofthePGA (see Table 5),makes therequirement onthesteepness oftheresponse oftheanalog\nantialiasing filter much less stringent. Inmany cases, acceptable attenuation atthemodulator frequency is\nprovided byeither asingle ordouble-pole RClowpass filter.\nAlso take care when choosing components forantialiasing. Common-mode todifferential-mode conversion asa\nresult ofcomponent mismatch, including antialiasing components, causes common-mode rejection degradation.\nFigure 96shows atypical front-end configuration.\nFigure 96.Typical Front-End Configuration\nVPisthecommon-mode signal tothesystem. Ifthevalues ofRand Cmodeled inthedifferential signal are\nperfectly matched, then thesystem exhibits avery large CMR. IfδRandδCinresistor Rand capacitor C,\nrespectively, aremismatched, theCMR oftheentire system isapproximated toEquation 8.\nwhere\n•fCisthe–3-dB frequency oftheRCfilter. (8)\nIf1%-precision external components areused and thebandwidth oftheRCfilter isapproximately 6kHz, the\nsystem then hasonly 74dBofCMR at60Hz.Intherealworld, thefront-end oftheECG does notcontain only\nfirst-order RCfilters; electrodes, cables, andsecond- orthird-order RCfilters arealso included. Considering allof\nthese components, mismatch caneasily accumulate, and thus contribute upto20% ormore ofthesignal. This\ndegree ofmismatch degrades theCMR ofthesystem toless than 60dBat60Hz.Therefore, itisnecessary to\nconsider different techniques toimprove CMR.\nThere isatradeoff when placing thebandwidth oftheantialiasing filter infront ofthemodulator. Considering the\nmismatch between thediscrete components, itisbetter toselect thelarge bandwidth; theupper limit ofthe\nbandwidth isdetermined bythesampling frequency ofthemodulator. Formore information onways toprevent\ncommon-mode rejection, see Improving Common-Mode Rejection Using the Right-Leg Drive Amplifier ,\nSBAA188 .\n88 Submit Documentation Feedback Copyright ©2010 –2015, Texas Instruments Incorporated\nProduct Folder Links: ADS1294 ADS1294R ADS1296 ADS1296R ADS1298 ADS1298R\nR\n10MΩ6\nR\n10MΩ5\nC\n470pF1\nR\n40.2kΩ2C\n0.1µF2 C\n2.2nF3AVDD\nAVSS\nLeft Arm Lead RESP_MODPIN1P\nIN2P\nRight Arm Lead RESP_MODNIN2N\nR\n40.2kΩ1C\n0.1µF6 C\n2.2nF4\nC\n470pF5 R\n10MΩ4\nR\n10MΩ3AVDD\nAVSSIN1NADS1294R/6R/8R\nADS1294 ,ADS1294R ,ADS1296 ,ADS1296R ,ADS1298 ,ADS1298R\nwww.ti.com SBAS459K –JANUARY 2010 –REVISED AUGUST 2015\n10.2 Typical Applications\n10.2.1 ADS129xR Respiration Measurement Using Internal Modulation Circuitry\nThe respiration measurement circuitry onthe ADS129xR employs out-of-band amplitude modulation and\ndemodulation tomeasure changes inthoracic impedance thatcorrespond tobreathing. When respiration mode is\nenabled, channel 1cannot beused toacquire ECG signals because theinternal demodulation circuitry isunique\ntothatchannel. ECG signals canstillbeacquired with thesame electrodes used forrespiration measurement if\nthey arealso connected toanother channel. Note theconfiguration shown inFigure 97.\nNOTE: Patient andinput protection circuitry notshown.\nFigure 97.Typical Respiration Circuitry\n10.2.1.1 Design Requirements\nTable 36shows thedesign requirements forthecomponents shown inFigure 97.\nTable 36.Respiration Design Requirements\nDESIGN PARAMETER VALUE\nModulation frequency 32kHzor64kHz\nInput high-pass filter cutoff ≈68Hz\nADC reference voltage 2.4V\nMaximum acbody current 100μA\nMinimum resistance R1+R2 24kΩ\n10.2.1.2 Detailed Design Procedure\nToconfigure theADS129xR touseitsinternal modulation circuitry, setRESP register bits[6:7] toenable both the\ninternal modulation anddemodulation circuitry. RESP register bits[4:2] determine thephase ofthedemodulation\nblocking signal. Toconfigure the device touse the internally generated signals forinternal respiration\nmeasurement, configure RESP register bits[1:0] to10b.\nThe RESP_MODP and RESP_MODN pins produce a32kHz or64kHz square wave depending onthe\nCONFIG4 regsiter bits[7:5] when configured tousetheinternal circuitry. The REP_MODP andRESP_MODN pin\nvoltages toggle between VREFP andVREFN atopposite phases atthespecified frequency.\nCopyright ©2010 –2015, Texas Instruments Incorporated Submit Documentation Feedback 89\nProduct Folder Links: ADS1294 ADS1294R ADS1296 ADS1296R ADS1298 ADS1298R\nRESP MOD PGAV I R G/c20 /c75 /c27 /c75\nREF\nMOD\n1 2 VIR R /c7c/c0e\nIN1P\nIN1NVREFR2 Rpp RElectrode\nR1 Rpp RElectrodeRBaseline\n/cfbR IMOD\nADS1294 ,ADS1294R ,ADS1296 ,ADS1296R ,ADS1298 ,ADS1298R\nSBAS459K –JANUARY 2010 –REVISED AUGUST 2015 www.ti.com\nChoosing R1andR2involves firstrecognizing theideal behavior ofthiscircuit. Ideally, alloftheseries capacitors\nappear asshort-circuits tothehigh-frequency modulation signal, and there isnononideal shunt capacitance\nanywhere inthecircuit. Figure 98shows anequivalent circuit representing these assumptions.\nFigure 98.Ideal Behavior oftheRespiration Modulation Circuit.\nThe voltage appearing atthechannel 1input issetbythevoltage divider formed bytheresistors inthecircuit.\nResistor RPPrepresents anypatient protection resistance inthecable; RElectrode represents theelectrode-to-body\ninterface resistance; RBaseline represents thebaseline body impedance; andΔRisthechange inthoracic\nimpedance due torespiration. Assume that R1and R2aresignificantly larger than alltheother resistors inthe\ncircuit, andthen approximate theRESP_MOD pins astheterminals ofanaccurrent source with magnitude IMOD\naccording toEquation 9:\nwhere\n•VREFisthesquare wave with theamplitude VREFP –VREFN thatisproduced attheRESP_MOD pins. (9)\nAccording toIEC60601, patient current atafrequency of32kHz must belimited toless than 100μA;this\nlimitation places aminimum value onthecombination ofR1andR2.\nFor best performance, theinputs totheADS129xR must beaccoupled and biased tomidsupply. The\ncomponents thatperform thisfunction correspond toC1,C5,R3,R4,R5,andR6inFigure 97.Itispossible for\nECG interference tocouple intochannel 1.Asaresult ofthispossibility, itisadvisable tomake thehigh-pass\nfilter cutoff ofthose components large enough toattenuate theECG bandwidth significantly. Conversely, ifthe\ncutoff issettohigh, thecarrier signal may attenuate.\nThesignal thatappears atthechannel 1input isamplified bythePGA, andthen fedtotheinternal demodulation\nblock. The demodulation block removes thesquare wave from theinput leaving only thevery low-frequency\nwaveform corresponding totheΔRdue torespiration, and theoffset due toRPP,RElectrode ,and RBaseline .\nEquation 10describes themodulator output voltage corresponding tothechange inbody impedance.\n(10)\nMeasure therate ofrespiration byusing theperiod atwhich VRESP oscillates asaresult ofΔR.Make sure that\nthemagnitude ofVRESP remains greater than thenoise-free resolution oftheADS129x. This magnitude imposes\nupper limits onthesizes ofR1andR2,aswell asthecable impedance RPP,anddemands thatthequality ofthe\nelectrode-to-body connection ishigh.\nParasitic shunt capacitance tends toattenuate high frequencies andtheoutputs from thePGA arelimited bythe\nbandwidth oftheamplifiers. The result isthat thesquare edges ofthecarrier arerounded. Toaccount forthis\nerror, theADS129xR allows configuration oftheRESP_PH[2:0] bitsintheRESP regsiter. Those bitscontrol the\ndemodulation phase thatintroduces aphase delay between themodulation anddemodulation clocks toaccount\nforthedelay introduced bylow-pass elements inthecircuit.\nChoosing theoptimal phase depends onthesystem characteristics. The time constant introduced bythe\nresistance inthepath oftheinput andthecable capacitance isanexample ofasystem level characteristic that\ninfluences theamount ofphase required foroptimal respiration ratemeasurement.\n90 Submit Documentation Feedback Copyright ©2010 –2015, Texas Instruments Incorporated\nProduct Folder Links: ADS1294 ADS1294R ADS1296 ADS1296R ADS1298 ADS1298R\nR =NORMALIZEDR I /c180ACTUAL ACTUAL\n29 A/c109\n10\n9.5\n9\n8.5\n8\n7.5\n7\n6.5\n6\nNormalized□Baseline□Respiration□Impedance□( ) /c87Channel□1□Noise□( V )/c109PP\n3690 4845 2214 15258 8076 9155Phase□=□112.5,□PGA□=□4\nPhase□=□112.5,□PGA□=□3\nPhase□=□135,□PGA□=□4\nPhase□=□135,□PGA□=□3\n20\n18\n16\n14\n12\n10\n8\n6\nNormalized□Baseline□Respiration□Impedance□( ) /c87Channel□1□Noise□( V )/c109PP\n3690 4845 2214 15258 8076 9155Phase□=□135,□PGA□=□3\nPhase□=□135,□PGA□=□2\nPhase□=□157,□PGA□=□3\nPhase□=□157,□PGA□=□2\nR\n40.2 k /c872\nR\n2.21 kBASELINE\n/c87\nR\n40.2 k /c872IN1P\nRESP_MODP\nRESP_MODN\nIN1NADS129xR\nADS1294 ,ADS1294R ,ADS1296 ,ADS1296R ,ADS1298 ,ADS1298R\nwww.ti.com SBAS459K –JANUARY 2010 –REVISED AUGUST 2015\nFigure 99shows arespiration testcircuit. Figure 100andFigure 101plotnoise onchannel 1fortheADS129xR\nasbaseline impedance, gain, andphase areswept. Thex-axis isthebaseline impedance, normalized toa29-μA\nmodulation current (see Equation 11).\nFigure 99.Respiration-Noise Test Circuit\nBW=150Hz,respiration modulation clock =32kHz BW=150Hz,respiration modulation clock =64kHz\nFigure 100. Channel-1 Noise vsImpedance for32-kHz Figure 101. Channel-1 Noise vsImpedance for64-kHz\nModulation Clock andPhase Modulation Clock andPhase\nwhere\n•RACTUAL isthebaseline body impedance.\n•IACTUAL isthemodulation current, ascalculated by(VREFP –VREFN) divided bytheimpedance ofthe\nmodulation circuit. (11)\nForexample, assume that:\n•Modulation frequency =32kHz\n•RACTUAL =3kΩ\n•IACTUAL =50μA\n•RNORMALIZED =(3kΩ×50μA)/29μA=5.1kΩ\nReferring toFigure 100 and Figure 101,gain =4and phase =112.5 °yield thebest performance at6.4μVPP.\nLow-pass filtering this signal with ahigh-order, 2-Hz cutoff reduces thenoise toless than 600 nVPP.The\nimpedance resolution is600 nVPP/29μA=20mΩ.When themodulation frequency is32kHz, usegains of3\nand 4,and aphase of112.5 °and 135°forbest performance. When themodulation frequency is64kHz, use\ngains of2and3andphase of135°and157°forbest performance.\nCopyright ©2010 –2015, Texas Instruments Incorporated Submit Documentation Feedback 91\nProduct Folder Links: ADS1294 ADS1294R ADS1296 ADS1296R ADS1298 ADS1298R\nTime (s)Voltage (mV)\n2345678910111213141516171819 2015.7615.7715.7815.7915.815.8115.8215.8315.8415.8515.8615.8715.8815.8915.9\nADS1294 ,ADS1294R ,ADS1296 ,ADS1296R ,ADS1298 ,ADS1298R\nSBAS459K –JANUARY 2010 –REVISED AUGUST 2015 www.ti.com\n10.2.1.3 Application Curve\nFigure 102 shows respiration data taken with theADS1298RECGFE-PDK using theFluke medSim 300b. The\ndata was then low-pass filtered toattenuate noise outside oftheband ofinterest. Amodulation frequency of\n32kHzwas used along with aPGA gain of3andaRESP_PH setting of112.5 °.\nFigure 102. Respiration Impedance Taken With ADS1298R\n92 Submit Documentation Feedback Copyright ©2010 –2015, Texas Instruments Incorporated\nProduct Folder Links: ADS1294 ADS1294R ADS1296 ADS1296R ADS1298 ADS1298R\nVCC\nVCC\nVCC\nR1 R2 R 3 \nR6 R7 \nC5 C4 C1 ADS129xIN1\nIN2\nIN3\nIN4\nIN5\nIN6\nIN7\nIN8\nRESPMODAVDD\nAVSS\nOPA320+\n/ced/c03CLKSPI\nADS7042AINP\nAINNAVDD\nAVSSSPIMicrocontrollerSPI 1\nSPI 2GPIO\nVCAP2 PACEOUT\nR5 C3 C2\nR4 \nADS1294 ,ADS1294R ,ADS1296 ,ADS1296R ,ADS1298 ,ADS1298R\nwww.ti.com SBAS459K –JANUARY 2010 –REVISED AUGUST 2015\n10.2.2 Software-Based Artificial Pacemaker Detection Using thePACEOUT Pins ontheADS129x\nThe electrical pulses produced byanartificial pacemaker areused toregulate thebeating oftheheart, andhave\navery small duration (width) when measured onthescale ofother biopotential signals. According tothestandard\nlisted inAAMI EC11, medical instrumentation must becapable ofcapturing pacemaker pulses with durations as\nnarrow as0.5ms.The ADS129x iscapable ofcapturing data at32kSPS; ideally, fastenough tocapture even\nthenarrowest pulse. However, thedata rate setting ontheADS129x isglobal forallchannels. Using the\nADS129x todigitize aninput channel fastenough forrobust pacemaker detection dictates thatallchannels must\nbeconverted asquickly; acondition thatmay beundesirable.\nAnalternative topology istouse theADS129x internal pace buffers toroute asingle-ended version ofany\nparticular channel input outtoafast-sampling SAR ADC todigitize thedetection channel signal separately.\nDetection ofapacemaker pulse isthen performed inthedigital domain. Refer toFigure 103 forthebasic block\ndiagram forthisarchitecture. The example features thecombination oftheOPA320 and theADS7042 .The\nOPA320 isused todrive theinput sampling structure oftheADS7042, butprovides corollary flexibility toadd\nanother gain stage andactive antialias filtering before thepace output isdigitized.\nFigure 103. Block Diagram oftheSoftware Pacemaker Detection Topology\n10.2.2.1 Design Requirements\nTable 37shows thedesign requirements forthecomponents shown inFigure 103.\nTable 37.Software Pace Design Requirements\nDESIGN PARAMETER VALUE\nAnalog supply voltage 3.3V\nMinimum pacemaker signal bandwidth 0.5ms\nMinimum pacemaker signal amplitude 2mV\nFeedback network R4+R5(nonunity gain) ≈100kΩ\nCopyright ©2010 –2015, Texas Instruments Incorporated Submit Documentation Feedback 93\nProduct Folder Links: ADS1294 ADS1294R ADS1296 ADS1296R ADS1298 ADS1298R\n)RR(1vv\n23\nio/c0e/c20\nADS1294 ,ADS1294R ,ADS1296 ,ADS1296R ,ADS1298 ,ADS1298R\nSBAS459K –JANUARY 2010 –REVISED AUGUST 2015 www.ti.com\n10.2.2.2 Detailed Design Procedure\nThepace amplifiers ontheADS129x provides differential tosingle-ended conversion andamplification of0.4V/V\ntowhatever voltage appears attheoutput ofthePGA ofthechannel from which thepace amplifier isrouted.\nSelecting which channels arerouted tothepace amplifiers isperformed inthepace detect register ofthe\nADS129x. The voltage that appears attheoutput ofthepace amplifier istobetaken with respect toanalog\nmidsupply.\nBefore thesignal isconverted bytheADS7042, thesignal must bebuffered byahigh-speed opamp because\ntheinputs oftheADS7042 represent aswitch-capacitor type load. The OPA320 isideal toperform thisfunction\nbecause ofthelowinput bias current and20-MHz unity gain bandwidth. The opamp also provides theflexibility\ntoprovide anextra gain stage before theSAR ADC, isolate filter stages, ortoprovide simple buffering. The\npurpose ofC1and R1aretoprovide accoupling tothepacemaker detection signal. This coupling may be\nnecessary because electrode offset andthepacemaker pulse canboth be,insome cases, uptoafewhundred\nmillivolts.\nAnactively-driven signal ground isrequired tosetthedcbias oftheopamp atmidsupply. Itispossible touse\nthevoltage provided atVCAP2 ontheADS129x asabuffered midsupply voltage. The voltage attheVCAP2 pin\nmay benoisy, butusing ittodrive thecommon-mode voltage forboth inverting andnoninverting inputs totheop\namp causes theopamp tocancel thatnoise significantly because itiscommon toboth inputs.\nOpamp feedback resistors R4andR5setthegain fortheOPA320. The transfer function forthisconfiguration is\nthatofthenoninverting opamp configuration shown inEquation 12.\n(12)\nResistors R4andR5arechosen tosetthedesired gain. Theseries combination isapproximately 100kΩ,sothat\nboth thefeedback current islimited towithin theADS129x VCAP2 internal regulator drive strength, and the\nJohnson-Nyquist noise oftheresistors remains negligible.\nIftheOPA320 istobeused only asabuffer, remove R4removed toprovide unity gain. Ifaccoupling isnot\ndesired, forbest performance, replace C1with a0-Ωresistor anddepopulate R1.\nThe RCnetwork ofR2,C2,R3,C3,R6,C4,R7,andC5form isolated two-pole RCantialiasing filters fortheSAR\nADC. The component values ofthefilter are settoprovide significant attenuation attheADC sampling\nfrequency, butstillprovide enough bandwidth todetect apacemaker pulse. Abandwidth ofgreater than 2kHz is\nenough tocapture anarrow 0.5-ms pacemaker pulse.\nInareal-time system, data must becollected andanalyzed forapacemaker with each incoming sample. Digitally\nfilter data that arecollected from theADS7042 toremove out-of-band noise. Unlike adelta-sigma converter, a\nSAR converter does notapply afilter tothedata before itissent tothehost. There areanumber offactors that\ndrive adecision ondigital-filter implementation. Some ofthose factors include steepness oftheresponse, phase\nlinearity, and thenumber oftaps. When using thistopology with anADS129xR device simultaneously with the\nrespiration measurement circuitry, take special care toremove noise generated bytherespiration modulation\ncircuitry.\nThe keytodetecting apacemaker pulse isthedetection ofasteep transition intheinput voltage. Tomeasure\nthemagnitude ofthetransitions ininput voltages, apply adigital differentiator algorithm. The algorithm measures\nthechange involtage magnitude over thespan ofafewsamples and compares thechange toathreshold\nrequired totrigger detection. Thefollowing pseudocode exemplifies some oftheprocessing steps required touse\nthistopology:\nnewDataPoint =collectFromADS7042( ); //Collect data from the ADS7042\n//Apply combined low-pass filter and differentiator\ninputRateOfChange =LPFandDifferentiator( newDataPoint );\nif( abs( inputRateOfChange )>thresholdValue )//Check ifaquick edge occurred\n{\npacemakerFlag =true; //Edge detected\n}\n94 Submit Documentation Feedback Copyright ©2010 –2015, Texas Instruments Incorporated\nProduct Folder Links: ADS1294 ADS1294R ADS1296 ADS1296R ADS1298 ADS1298R\nTime (s)Voltage (V)\n0.330.360.390.420.450.480.510.540.570.60.63 0.66-0.06-0.04-0.0200.020.040.060.080.10.12\nD001\nADS1294 ,ADS1294R ,ADS1296 ,ADS1296R ,ADS1298 ,ADS1298R\nwww.ti.com SBAS459K –JANUARY 2010 –REVISED AUGUST 2015\n10.2.2.3 Application Curve\nFigure 104shows data thatwas collected from thePACEOUT pinoftheADS1298R (using theOPA320 andthe\nADS7042), andthen filtered. Thepacemaker pulse canbeclearly identified.\nNOTE: Forillustration purposes, plotdata were notprocessed inrealtime. Asaresult ofthelack ofshielding inthis\nparticular configuration, data were also high-pass filtered toattenuate theutility noise.\nFigure 104. Filtered ADS7042 Output Data With Pacemaker Pulse\nCopyright ©2010 –2015, Texas Instruments Incorporated Submit Documentation Feedback 95\nProduct Folder Links: ADS1294 ADS1294R ADS1296 ADS1296R ADS1298 ADS1298R\nVCAP1SuppliestPOR(1)(2)\nVCAP = 1.1V1.1VtBG(1)\ntRST18 × tCLKStart using \ndevice\nRESET\nADS1294 ,ADS1294R ,ADS1296 ,ADS1296R ,ADS1298 ,ADS1298R\nSBAS459K –JANUARY 2010 –REVISED AUGUST 2015 www.ti.com\n11Power Supply Recommendations\nThe ADS129x have three power supplies: AVDD, AVDD1, and DVDD. Forbest performance, both AVDD and\nAVDD1 must beasquiet aspossible. AVDD1 provides thesupply tothecharge pump block andhastransients\natfCLK.Therefore, star connect AVDD1 and AVSS1 toAVDD and AVSS. Itisimportant toeliminate noise from\nAVDD and AVDD1 that isnonsynchronous with ADS129x operation. Bypass each ADS129x supply with 1-μF\nand 0.1-μFsolid ceramic capacitors. Forbest performance, place thedigital circuits (DSP, microcontrollers,\nFPGAs, andsoforth) inthesystem sothatthereturn currents onthose devices donotcross theanalog return\npath oftheADS129x. Power theADS129x from unipolar orbipolar supplies.\nUse surface-mount, low-cost, low-profile, multilayer ceramic-type capacitors fordecoupling. Inmost cases, the\nVCAP1 capacitor isalso amultilayer ceramic; however, insystems where theboard issubjected tohigh- orlow-\nfrequency vibration, install anonferroelectric capacitor, such asatantalum orclass 1capacitor (C0G orNPO).\nEIAclass 2and class 3dielectrics such as(X7R, X5R, X8R, and soforth) areferroelectric. The piezoelectric\nproperty ofthese capacitors can appear aselectrical noise coming from thecapacitor. When using internal\nreference, noise ontheVCAP1 node results inperformance degradation.\n11.1 Power-Up Sequencing\nBefore device power up,alldigital and analog inputs must below. Atthetime ofpower up,keep allofthese\nsignals lowuntil thepower supplies have stabilized, asshown inFigure 105.\nAllow time forthesupply voltages toreach their final value, andthen begin supplying themaster clock signal to\ntheCLK pin.Wait fortime tPOR,then transmit areset pulse using either theRESET pinorRESET command to\ninitialize thedigital portion ofthechip. Issue thereset after tPORorafter theVCAP1 voltage isgreater than 1.1V,\nwhichever time islonger. Note that:\n•tPORisdescribed inTable 38.\n•TheVCAP1 pincharge time issetbytheRCtime constant; seeFigure 31.\nAfter releasing theRESET pin,program theconfiguration registers; seetheCONFIG1: Configuration Register 1\n(address =01h) (reset =06h) section fordetails. Thepower-up sequence timing isshown inTable 38.\n(1) Timing toreset pulse istPORorafter tBG,whichever islonger.\n(2) When using anexternal clock, tPORtiming does notstart until CLK isvalid.\nFigure 105. Power-Up Timing Diagram\nTable 38.Timing Requirements forFigure 105\nMIN MAX UNIT\ntPOR Wait after power upuntil reset 218tCLK\ntRST Reset lowduration 2 tCLK\n96 Submit Documentation Feedback Copyright ©2010 –2015, Texas Instruments Incorporated\nProduct Folder Links: ADS1294 ADS1294R ADS1296 ADS1296R ADS1298 ADS1298R\nADS12980.1 F/c109 1 F/c109\nAVDD AVDD1\n0.1 F/c109 1 F/c109\n/c451.5VAVSS AVSS1 DGNDDVDD+1.5V\n+1.8V\n0.1 F/c109 1 F/c109\nVCAP1\nVCAP2\nVCAP30.1 F/c109VREFP\nVREFN10 F/c109\nVCAP4\nWCT\n1 F/c109 1 F/c109 1nF 1 F/c109/c451.5V\n22 F/c109 0.1 F/c109RESV1\nADS1298AVDD0.1 F/c109 1 F/c109+3V\nAVDD1\nAVSS AVSS1 DGNDDVDD+1.8V\n0.1 F/c109 1 F/c109\n0.1 F/c109VREFP\nVREFN\nVCAP1\nVCAP2\nVCAP3\nVCAP4\nWCT\n1nF 1 F/c109 1 F/c109 1 F/c10910 F/c109\n22 F/c109 0.1 F/c109RESV1\nADS1294 ,ADS1294R ,ADS1296 ,ADS1296R ,ADS1298 ,ADS1298R\nwww.ti.com SBAS459K –JANUARY 2010 –REVISED AUGUST 2015\n11.2 Connecting toUnipolar (3Vor1.8V)Supplies\nFigure 106 illustrates theADS129x connected toaunipolar supply. Inthisexample, analog supply (AVDD) is\nreferenced toanalog ground (AVSS) anddigital supplies (DVDD) arereferenced todigital ground (DGND).\nNOTE: Place thecapacitors forsupply, reference, WCT, andVCAP1 toVCAP4 asclose tothepackage aspossible.\nFigure 106. Single-Supply Operation\n11.3 Connecting toBipolar (±1.5Vor±1.8V)Supplies\nFigure 107illustrates theADS129x connected toabipolar supply. Inthisexample, theanalog supplies connect\ntothedevice analog supply (AVDD). This supply isreferenced tothedevice analog return (AVSS), and the\ndigital supply (DVDD) isreferenced tothedevice digital ground return (DGND).\nNOTE: Place thecapacitors forsupply, reference, WCT, andVCAP1 toVCAP4 asclose tothepackage aspossible.\nFigure 107. Bipolar Supply Operation\nCopyright ©2010 –2015, Texas Instruments Incorporated Submit Documentation Feedback 97\nProduct Folder Links: ADS1294 ADS1294R ADS1296 ADS1296R ADS1298 ADS1298R\nDevice MicrocontrollerSignal\nConditioning\n(RC Filters\nand\nAmplifiers)Supply\nGeneration\nConnector\nor AntennaGround Fill or\nGround Plane\nOptional: SplitGround CutGround Fill or\nGround Plane\nOptional: SplitGround CutInterface\nTransceiver\nGround Fill or\nGround PlaneGround Fill or\nGround Plane\nADS1294 ,ADS1294R ,ADS1296 ,ADS1296R ,ADS1298 ,ADS1298R\nSBAS459K –JANUARY 2010 –REVISED AUGUST 2015 www.ti.com\n12Layout\n12.1 Layout Guidelines\nUse aalow-impedance connection forground, sothat return currents flow undisturbed back totheir respective\nsources. Forbest performance, dedicate anentire PCB layer toaground plane androute noother signal traces\nonthislayer. Keep connections totheground plane asshort anddirect aspossible. When using vias toconnect\ntotheground layer, usemultiple vias inparallel toreduce impedance toground.\nAmixed signal layout sometimes incorporates separate analog anddigital ground planes thataretiedtogether at\none location; however, separating theground planes isnotnecessary when analog, digital and power supply\ncomponents areproperly placed. Proper placement ofcomponents partitions theanalog, digital and power\nsupply circuitry intodifferent PCB regions toprevent digital return currents from coupling intosensitive analog\ncircuitry. Ifground plane separation isnecessary, then make theconnection attheADC. Connecting individual\nground planes atmultiple locations creates ground loops, and isnotrecommended. Asingle ground plane for\nanalog anddigital avoids ground loops.\nBypass supply pins with alow-ESR ceramic capacitor. Theplacement ofthebypass capacitors must beasclose\naspossible tothesupply pins using short, direct traces. Foroptimum performance, theground-side connections\nofthebypass capacitors must also below-impedance connections. The supply current flows through thebypass\ncapacitor pinfirst and then tothesupply pintomake thebypassing most effective (also known asaKelvin\nconnection). Ifmultiple ADCs areonthesame PCB, usewide power-supply traces ordedicated power-supply\nplanes tominimize thepotential ofcrosstalk between ADCs.\nIfexternal filtering isused fortheanalog inputs, use C0G-type ceramic capacitors when possible. C0G\ncapacitors have stable properties and low-noise characteristics. Ideally, route differential signals aspairs to\nminimize theloop area between thetraces. Route digital circuit traces (such asclock signals) away from all\nanalog pins. Note theinternal reference output return shares thesame pinastheAVSS power supply. To\nminimize coupling between thepower-supply trace and reference return trace, route thetwotraces separately;\nideally, asastarconnection attheAVSS pin.\nItisessential tomake short, direct interconnections onanalog input lines and avoid stray wiring capacitance,\nparticularly between theanalog input pins and AVSS. These analog input pins are high-impedance and\nextremely sensitive toextraneous noise. Treat theAVSS pinasasensitive analog signal andconnect directly to\nthesupply ground with proper shielding. Leakage currents between thePCB traces canexceed theinput bias\ncurrent oftheADS129x ifshielding isnotimplemented. Keep digital signals asfaraspossible from theanalog\ninput signals onthePCB.\nItisimportant theSCLK input oftheserial interface isfree from noise and glitches. Even with relatively slow\nSCLK frequencies, short digital signal rise and falltimes may cause excessive ringing and noise. Forbest\nperformance, keep thedigital signal traces short, using termination resistors asneeded, andmake sure alldigital\nsignals arerouted directly above theground plane with minimal useofvias.\nFigure 108. System Component Placement\n98 Submit Documentation Feedback Copyright ©2010 –2015, Texas Instruments Incorporated\nProduct Folder Links: ADS1294 ADS1294R ADS1296 ADS1296R ADS1298 ADS1298R\nADS129x1: IN8N\n2: IN8P\n3: IN7N\n4: IN7P\n5: IN6N\n6: IN6P\n7: IN5N\n8: IN5P\n9: IN4N\n10: IN4P\n11: IN3N\n12: IN3P \n13: IN2N\n14: IN2P\n15: IN1N\n16: IN1P\n17: TESTP_PACE_OUT118: TESTN_PACE_OUT219: AVDD20: AVSS21: AVDD22: AVDD23: AVSS24: VREFP\n25: VREFN26: VCAP427: NC28: VCAP129: NC30: VCAP231: RESV132: AVSS48: DVDD\n47: DRDY\n46: GPIO4\n45: GPIO3\n44: GPIO2\n43: DOUT\n42: GPIO1\n41: DAISY_\nIN\n40: SCLK\n39: CS\n38: START\n37: CLK\n36: RESET\n35:PWDN\n34: DIN\n33: DGND64: WCT63: RLDOUT62: RLDIN61: RLDINV60: RLDREF59: AVDD58: AVSS57: AVSS\n56: AVDD\n55: VCAP354: AVDD153: AVSS152: CLKSEL51: DGND50: DVDD49: DGND\nReference, VCAP, and \npower supply decoupling \ncapacitors close to pinsInput filtered with \ndifferential and \ncommon-mode \ncapacitorsVia to AVSS pour \nor plane\nVia to digital ground \npour or plane\nLong digital input lines \nterminated with resistors \nto prevent reflection\nADS1294 ,ADS1294R ,ADS1296 ,ADS1296R ,ADS1298 ,ADS1298R\nwww.ti.com SBAS459K –JANUARY 2010 –REVISED AUGUST 2015\n12.2 Layout Example\nFigure 109isanexample layout oftheADS129x requiring aminimum oftwoPCB layers. The example circuit is\nshown foreither asingle analog supply orabipolar-supply connection. Inthisexample, polygon pours areused\nassupply connections around thedevice. Ifathree- orfour-layer PCB isused, theadditional inner layers canbe\ndedicated toroute power traces. The PCB ispartitioned with analog signals routed from theleft,digital signals\nrouted totheright, andpower routed above andbelow thedevice.\nFigure 109. ADS129x Layout Example\nCopyright ©2010 –2015, Texas Instruments Incorporated Submit Documentation Feedback 99\nProduct Folder Links: ADS1294 ADS1294R ADS1296 ADS1296R ADS1298 ADS1298R\nADS1294 ,ADS1294R ,ADS1296 ,ADS1296R ,ADS1298 ,ADS1298R\nSBAS459K –JANUARY 2010 –REVISED AUGUST 2015 www.ti.com\n13Device andDocumentation Support\n13.1 Related Links\nTable 39lists quick access links. Categories include technical documents, support and community resources,\ntools andsoftware, andquick access tosample orbuy.\nTable 39.Related Links\nTECHNICAL TOOLS & SUPPORT &PARTS PRODUCT FOLDER SAMPLE &BUYDOCUMENTS SOFTWARE COMMUNITY\nADS1294 Click here Click here Click here Click here Click here\nADS1294R Click here Click here Click here Click here Click here\nADS1296 Click here Click here Click here Click here Click here\nADS1296R Click here Click here Click here Click here Click here\nADS1298 Click here Click here Click here Click here Click here\nADS1298R Click here Click here Click here Click here Click here\n13.2 Community Resources\nThe following links connect toTIcommunity resources. Linked contents areprovided "AS IS"bytherespective\ncontributors. They donotconstitute TIspecifications anddonotnecessarily reflect TI\'sviews; seeTI\'sTerms of\nUse.\nTIE2E™Online Community TI\'sEngineer-to-Engineer (E2E) Community. Created tofoster collaboration\namong engineers. Ate2e.ti.com, youcanaskquestions, share knowledge, explore ideas andhelp\nsolve problems with fellow engineers.\nDesign Support TI\'sDesign Support Quickly findhelpful E2E forums along with design support tools and\ncontact information fortechnical support.\n13.3 Trademarks\nE2E isatrademark ofTexas Instruments.\nSPIisatrademark ofMotorola Inc.\nAllother trademarks aretheproperty oftheir respective owners.\n13.4 Electrostatic Discharge Caution\nThese devices have limited built-in ESD protection. The leads should beshorted together orthedevice placed inconductive foam\nduring storage orhandling toprevent electrostatic damage totheMOS gates.\n13.5 Glossary\nSLYZ022 —TIGlossary .\nThis glossary listsandexplains terms, acronyms, anddefinitions.\n14Mechanical, Packaging, andOrderable Information\nThe following pages include mechanical, packaging, and orderable information. This information isthemost\ncurrent data available forthedesignated devices. This data issubject tochange without notice and revision of\nthisdocument. Forbrowser-based versions ofthisdata sheet, refer totheleft-hand navigation.\n100 Submit Documentation Feedback Copyright ©2010 –2015, Texas Instruments Incorporated\nProduct Folder Links: ADS1294 ADS1294R ADS1296 ADS1296R ADS1298 ADS1298R\nPACKAGE OPTION ADDENDUM\nwww.ti.com 10-Dec-2020\nAddendum-Page 1PACKAGING INFORMATION\nOrderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead finish/\nBall material\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\nADS1294CZXGR ACTIVE NFBGA ZXG 641000RoHS & Green SNAGCU Level-3-260C-168 HR 0 to 70 ADS1294\nADS1294CZXGT ACTIVE NFBGA ZXG 64250RoHS & Green SNAGCU Level-3-260C-168 HR 0 to 70 ADS1294\nADS1294IPAG ACTIVE TQFP PAG 64160RoHS & Green NIPDAU Level-3-260C-168 HR -40 to 85 ADS1294\nADS1294IPAGR ACTIVE TQFP PAG 641500RoHS & Green NIPDAU Level-3-260C-168 HR -40 to 85 ADS1294\nADS1294RIZXGR ACTIVE NFBGA ZXG 641000RoHS & Green SNAGCU Level-3-260C-168 HR -40 to 85 ADS1294R\nADS1294RIZXGT ACTIVE NFBGA ZXG 64250RoHS & Green SNAGCU Level-3-260C-168 HR -40 to 85 ADS1294R\nADS1296CZXGR ACTIVE NFBGA ZXG 641000RoHS & Green SNAGCU Level-3-260C-168 HR 0 to 70 ADS1296\nADS1296CZXGT ACTIVE NFBGA ZXG 64250RoHS & Green SNAGCU Level-3-260C-168 HR 0 to 70 ADS1296\nADS1296IPAG ACTIVE TQFP PAG 64160RoHS & Green NIPDAU Level-3-260C-168 HR -40 to 85 ADS1296\nADS1296IPAGR ACTIVE TQFP PAG 641500RoHS & Green NIPDAU Level-3-260C-168 HR -40 to 85 ADS1296\nADS1296RIZXGR ACTIVE NFBGA ZXG 641000RoHS & Green SNAGCU Level-3-260C-168 HR -40 to 85 ADS1296R\nADS1296RIZXGT ACTIVE NFBGA ZXG 64250RoHS & Green SNAGCU Level-3-260C-168 HR -40 to 85 ADS1296R\nADS1298CZXGR ACTIVE NFBGA ZXG 641000RoHS & Green SNAGCU Level-3-260C-168 HR 0 to 70 ADS1298\nADS1298CZXGT ACTIVE NFBGA ZXG 64250RoHS & Green SNAGCU Level-3-260C-168 HR 0 to 70 ADS1298\nADS1298IPAG ACTIVE TQFP PAG 64160RoHS & Green NIPDAU Level-3-260C-168 HR -40 to 85 ADS1298\nADS1298IPAGR ACTIVE TQFP PAG 641500RoHS & Green NIPDAU Level-3-260C-168 HR -40 to 85 ADS1298\nADS1298RIZXGR ACTIVE NFBGA ZXG 641000RoHS & Green SNAGCU Level-3-260C-168 HR -40 to 85 ADS1298R\nADS1298RIZXGT ACTIVE NFBGA ZXG 64250RoHS & Green SNAGCU Level-3-260C-168 HR -40 to 85 ADS1298R\n \n(1) The marketing status values are defined as follows:\nACTIVE: Product device recommended for new designs.\nLIFEBUY:  TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.\nPACKAGE OPTION ADDENDUM\nwww.ti.com 10-Dec-2020\nAddendum-Page 2NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.\nPREVIEW:  Device has been announced but is not in production. Samples may or may not be available.\nOBSOLETE:  TI has discontinued the production of the device.\n \n(2) RoHS:  TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances,  including the requirement that RoHS substance\ndo not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may\nreference these types of products as "Pb-Free".\nRoHS Exempt:  TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.\nGreen: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold.  Antimony trioxide based\nflame retardants must also meet the <=1000ppm threshold requirement.\n \n(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.\n \n(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.\n \n(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation\nof the previous line and the two combined represent the entire Device Marking for that device.\n \n(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two\nlines if the finish value exceeds the maximum column width.\n \nImportant Information and Disclaimer: The information provided on this page represents TI\'s knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information\nprovided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and\ncontinues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.\nTI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.\n \nIn no event shall TI\'s liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.\n \nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 5-Dec-2023\nTAPE AND REEL INFORMATION\nReel Width (W1)REEL DIMENSIONS\nA0\nB0\nK0\nWDimension designed to accommodate the component length\nDimension designed to accommodate the component thickness\nOverall width of the carrier tape\nPitch between successive cavity centersDimension designed to accommodate the component widthTAPE DIMENSIONS\nK0 P1\nB0W\nA0 Cavity\nQUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE\nPocket QuadrantsSprocket Holes\nQ1 Q1 Q2 Q2\nQ3 Q3 Q4 Q4 User Direction of FeedP1Reel\nDiameter\n \n*All dimensions are nominal\nDevice Package\nTypePackage\nDrawingPinsSPQ Reel\nDiameter\n(mm)Reel\nWidth\nW1 (mm)A0\n(mm)B0\n(mm)K0\n(mm)P1\n(mm)W\n(mm)Pin1\nQuadrant\nADS1294CZXGR NFBGA ZXG 641000 330.0 16.4 8.38.32.2512.016.0 Q1\nADS1294IPAGR TQFP PAG 641500 330.0 24.413.013.01.516.024.0 Q2\nADS1294RIZXGR NFBGA ZXG 641000 330.0 16.4 8.38.32.2512.016.0 Q1\nADS1296CZXGR NFBGA ZXG 641000 330.0 16.4 8.38.32.2512.016.0 Q1\nADS1296IPAGR TQFP PAG 641500 330.0 24.413.013.01.516.024.0 Q2\nADS1296RIZXGR NFBGA ZXG 641000 330.0 16.4 8.38.32.2512.016.0 Q1\nADS1298CZXGR NFBGA ZXG 641000 330.0 16.4 8.38.32.2512.016.0 Q1\nADS1298IPAGR TQFP PAG 641500 330.0 24.413.013.01.516.024.0 Q2\nADS1298RIZXGR NFBGA ZXG 641000 330.0 16.4 8.38.32.2512.016.0 Q1\nPack Materials-Page 1\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 5-Dec-2023\nTAPE AND REEL BOX DIMENSIONS\nWidth (mm)\nWLH\n \n*All dimensions are nominal\nDevice Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)\nADS1294CZXGR NFBGA ZXG 641000 350.0 350.0 43.0\nADS1294IPAGR TQFP PAG 641500 350.0 350.0 43.0\nADS1294RIZXGR NFBGA ZXG 641000 350.0 350.0 43.0\nADS1296CZXGR NFBGA ZXG 641000 350.0 350.0 43.0\nADS1296IPAGR TQFP PAG 641500 350.0 350.0 43.0\nADS1296RIZXGR NFBGA ZXG 641000 350.0 350.0 43.0\nADS1298CZXGR NFBGA ZXG 641000 350.0 350.0 43.0\nADS1298IPAGR TQFP PAG 641500 350.0 350.0 43.0\nADS1298RIZXGR NFBGA ZXG 641000 350.0 350.0 43.0\nPack Materials-Page 2\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 5-Dec-2023\nTRAY\n \n \nL - Outer tray length without tabs KO - \nOuter \ntray \nheight\nW - \nOuter \ntray \nwidth\nP1 - Tray unit pocket pitch\nCW - Measurement for tray edge (Y direction) to corner pocket center\nCL - Measurement for tray edge (X direction) to corner pocket centerText\n \n \nChamfer on Tray corner indicates Pin 1 orientation of packed units.\n \n \n*All dimensions are nominal\nDevice Package\nNamePackage\nTypePinsSPQUnit array\nmatrixMax\ntemperature\n(°C)L (mm) W\n(mm)K0\n(µm)P1\n(mm)CL\n(mm)CW\n(mm)\nADS1294IPAG PAG TQFP 641608 x 20 150 315135.9762015.213.113\nADS1296IPAG PAG TQFP 641608 x 20 150 315135.9762015.213.113\nADS1298IPAG PAG TQFP 641608 x 20 150 315135.9762015.213.113\nPack Materials-Page 3\nwww.ti.comPACKAGE OUTLINE\nC1.45\n1.27\n0.410.31 TYP\n5.6\nTYP5.6   TYP\n0.8   TYP\n0.8   TYP64X 0.510.41A8.17.9 B\n8.17.9\n(1.2) TYP\n(1.2) TYPNFBGA - 1.45 mm max height ZXG0064A\nPLASTIC BALL GRID ARRAY\n4220377/A   03/2023\nNOTES:  1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing    per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This package is lead-free.BALL A1 CORNER\nSEATING PLANE\nBALL TYP0.12 C\n0.15 C A B\n0.08 CSYMM\nSYMM\nBALL A1 CORNER1A\n2 3 4 5 6 7 8BCDEFGHSCALE  1.500\nwww.ti.comEXAMPLE BOARD LAYOUT\n64X ( 0.4)(0.8) TYP\n(0.8) TYP\n(0.4)\nMETAL0.05 MAX\nSOLDER MASK\nOPENINGMETAL UNDER\nSOLDER MASK\n(0.4)\nSOLDER MASKOPENING0.05 MINNFBGA - 1.45 mm max height ZXG0064A\nPLASTIC BALL GRID ARRAY\n4220377/A   03/2023\nNOTES: (continued) 4. Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints.    For information, see Texas Instruments literature number SPRAA99 (www.ti.com/lit/spraa99). SYMM\nSYMM\nLAND PATTERN EXAMPLE\nEXPOSED METAL SHOWN\nSCALE:12X1\nA2 3 4 5 6 7 8\nB\nC\nD\nE\nF\nG\nH\nNON-SOLDER MASK\nDEFINED\n(PREFERRED)\nSOLDER MASK DETAILS\nNOT TO SCALEEXPOSED\nMETAL\nSOLDER MASK\nDEFINEDEXPOSED\nMETAL\nwww.ti.comEXAMPLE STENCIL DESIGN\n(0.8) TYP(0.8) TYP\n(0.4) TYPNFBGA - 1.45 mm max height ZXG0064A\nPLASTIC BALL GRID ARRAY\n4220377/A   03/2023\nNOTES: (continued)\n 5. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.SYMM\nSOLDER PASTE EXAMPLE\nBASED ON 0.125 mm THICK STENCIL\nSCALE:12XSYMM1\nA2 3 4 5 6 7 8\nB\nC\nD\nE\nF\nG\nH\n MECHANICAL DATA\n \n \n MTQF006A – JANUARY 1995 – REVISED DECEMBER 1996\nPOST OFFICE BOX 655303 • DALLAS, TEXAS 75265PAG (S-PQFP-G64)   PLASTIC QUAD FLATPACK\n0,13 NOM\n0,25\n0,450,75\nSeating Plane0,05 MIN\n4040282/C 11/96Gage Plane330,170,27\n1648\n1\n7,50 TYP49\n64\nSQ9,80\n1,05\n0,9511,8012,20\n1,20 MAX10,20SQ1732\n0,080,50 M0,08\n0°–7°\nNOTES: A. All linear dimensions are in millimeters.\nB. This drawing is subject to change without notice.\nC. Falls within JEDEC MS-026\n\n\nIMPORTANT NOTICE AND DISCLAIMER\nTI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE \nDESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” \nAND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY \nIMPLIED WARRANTIES OF MERCHANTABILIT Y, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD \nPARTY INTELLECTUAL PROPERTY RIGHTS.\nThese resources are intended for skilled developers designing with TI products. Y ou are solely responsible for (1) selecting the appropriate \nTI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable \nstandards, and any other safety, security, regulatory or other requirements.\nThese resources are subject to change without notice. TI grants you permission to use these resources only for development of an \napplication that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license \nis granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for , and you \nwill fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these \nresources.\nTI’s products are provided subject to TI’s Terms of Sale or other applicable terms available either on ti.com  or provided in conjunction with \nsuch TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for \nTI products.\nTI objects to and rejects any additional or different terms you may have proposed. IMPORTANT NOTICE\nMailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265\nCopyright © 202 3, Texas Instruments Incorporated\n'}]
!==============================================================================!
### Component Summary: ADS1298IPAGR

**Key Characteristics and Specifications:**

- **Voltage Ratings:**
  - Analog Supply Voltage (AVDD): 2.7V to 5.25V
  - Digital Supply Voltage (DVDD): 1.65V to 3.6V

- **Current Ratings:**
  - Power consumption: 
    - High-Resolution Mode: 8.8 mW (AVDD = 3V)
    - Low-Power Mode: 6.0 mW (AVDD = 3V)

- **Power Consumption:**
  - Quiescent power consumption: 818 µW (AVDD = 3V, PGA + ADC)

- **Operating Temperature Range:**
  - Commercial: 0°C to 70°C
  - Industrial: -40°C to +85°C

- **Package Type:**
  - 64-ball NFBGA (ZXG) or TQFP (PAG)

- **Special Features:**
  - 8-channel, 24-bit delta-sigma ADC with integrated programmable gain amplifiers (PGAs)
  - Built-in right leg drive (RLD) amplifier and lead-off detection
  - Supports ECG, EMG, and EEG applications
  - SPI-compatible serial interface
  - Internal oscillator and reference
  - Respiration impedance measurement capability (ADS1298R variant)

- **Moisture Sensitive Level (MSL):**
  - MSL Level 3 per JEDEC J-STD-020E

**Description:**
The ADS1298IPAGR is a low-power, multichannel, simultaneous sampling, 24-bit analog-to-digital converter (ADC) designed specifically for biopotential measurements, such as electrocardiogram (ECG) and electroencephalogram (EEG) applications. It features eight low-noise programmable gain amplifiers (PGAs) and high-resolution ADCs, making it suitable for medical instrumentation systems that require high accuracy and low power consumption.

**Typical Applications:**
- **Medical Instrumentation:** Used in devices for ECG, EMG, and EEG monitoring, enabling patient monitoring, Holter, event, stress, and vital signs detection.
- **Respiration Monitoring:** The ADS1298R variant includes features for respiration impedance measurement, making it suitable for sleep study monitors and telemedicine applications.
- **Data Acquisition Systems:** The device can be used in high-performance, multichannel data acquisition systems, providing flexibility in channel configuration and data processing.

This summary encapsulates the essential specifications and applications of the ADS1298IPAGR, highlighting its role in medical and data acquisition systems.