{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1547315320235 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1547315320237 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 13 01:48:39 2019 " "Processing started: Sun Jan 13 01:48:39 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1547315320237 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1547315320237 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta DSO -c DSO " "Command: quartus_sta DSO -c DSO" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1547315320238 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1547315320377 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1547315322373 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1547315322436 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1547315322436 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "59 " "TimeQuest Timing Analyzer is analyzing 59 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1547315324283 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_p3r1 " "Entity dcfifo_p3r1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_te9:dffpipe11\|dffe12a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_te9:dffpipe11\|dffe12a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1547315324485 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1547315324485 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Quartus II" 0 -1 1547315324485 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "DSO.sdc " "Synopsys Design Constraints File file not found: 'DSO.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1547315324519 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1547315324521 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name 50Mclk 50Mclk " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name 50Mclk 50Mclk" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1547315324523 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{DSO_PLL\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 8 -duty_cycle 50.00 -name \{DSO_PLL\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{DSO_PLL\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{DSO_PLL\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 8 -duty_cycle 50.00 -name \{DSO_PLL\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{DSO_PLL\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1547315324523 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{DSO_PLL\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 10 -duty_cycle 50.00 -name \{DSO_PLL\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{DSO_PLL\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{DSO_PLL\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 10 -duty_cycle 50.00 -name \{DSO_PLL\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{DSO_PLL\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1547315324523 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{DSO_PLL\|pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 16 -duty_cycle 50.00 -name \{DSO_PLL\|pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{DSO_PLL\|pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{DSO_PLL\|pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 16 -duty_cycle 50.00 -name \{DSO_PLL\|pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{DSO_PLL\|pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1547315324523 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{DSO_PLL\|pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 500 -duty_cycle 50.00 -name \{DSO_PLL\|pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{DSO_PLL\|pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{DSO_PLL\|pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 500 -duty_cycle 50.00 -name \{DSO_PLL\|pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{DSO_PLL\|pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1547315324523 ""}  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1547315324523 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1547315324523 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name vga_ctr:DSO_VGA\|clk_25M vga_ctr:DSO_VGA\|clk_25M " "create_clock -period 1.000 -name vga_ctr:DSO_VGA\|clk_25M vga_ctr:DSO_VGA\|clk_25M" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1547315324529 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name AD_ctr:DSO_AD_ctr\|state.s2 AD_ctr:DSO_AD_ctr\|state.s2 " "create_clock -period 1.000 -name AD_ctr:DSO_AD_ctr\|state.s2 AD_ctr:DSO_AD_ctr\|state.s2" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1547315324529 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name AD_ctr:DSO_AD_ctr\|ADC_CONVS AD_ctr:DSO_AD_ctr\|ADC_CONVS " "create_clock -period 1.000 -name AD_ctr:DSO_AD_ctr\|ADC_CONVS AD_ctr:DSO_AD_ctr\|ADC_CONVS" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1547315324529 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name AD_ctr:DSO_AD_ctr\|state.s5 AD_ctr:DSO_AD_ctr\|state.s5 " "create_clock -period 1.000 -name AD_ctr:DSO_AD_ctr\|state.s5 AD_ctr:DSO_AD_ctr\|state.s5" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1547315324529 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name save save " "create_clock -period 1.000 -name save save" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1547315324529 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name trigger_sec:DSO_trigger_sec\|state.s4 trigger_sec:DSO_trigger_sec\|state.s4 " "create_clock -period 1.000 -name trigger_sec:DSO_trigger_sec\|state.s4 trigger_sec:DSO_trigger_sec\|state.s4" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1547315324529 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name vga_ctr:DSO_VGA\|clk_25hz vga_ctr:DSO_VGA\|clk_25hz " "create_clock -period 1.000 -name vga_ctr:DSO_VGA\|clk_25hz vga_ctr:DSO_VGA\|clk_25hz" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1547315324529 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name AD_ctr:DSO_AD_ctr\|state.s0 AD_ctr:DSO_AD_ctr\|state.s0 " "create_clock -period 1.000 -name AD_ctr:DSO_AD_ctr\|state.s0 AD_ctr:DSO_AD_ctr\|state.s0" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1547315324529 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1547315324529 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: DSO_PLL\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: DSO_PLL\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547315324551 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: DSO_PLL\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: DSO_PLL\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547315324551 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: DSO_PLL\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: DSO_PLL\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547315324551 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: DSO_PLL\|pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: DSO_PLL\|pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547315324551 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: DSO_PLL\|pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: DSO_PLL\|pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547315324551 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1547315324551 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1547315324581 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1547315324624 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1547315324629 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Quartus II" 0 0 1547315324644 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1547315325471 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1547315325471 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -81.698 " "Worst-case setup slack is -81.698" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547315325477 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547315325477 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -81.698           -4308.090 AD_ctr:DSO_AD_ctr\|ADC_CONVS  " "  -81.698           -4308.090 AD_ctr:DSO_AD_ctr\|ADC_CONVS " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547315325477 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -38.214            -823.978 vga_ctr:DSO_VGA\|clk_25M  " "  -38.214            -823.978 vga_ctr:DSO_VGA\|clk_25M " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547315325477 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.946             -91.231 trigger_sec:DSO_trigger_sec\|state.s4  " "   -8.946             -91.231 trigger_sec:DSO_trigger_sec\|state.s4 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547315325477 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.407              -8.407 AD_ctr:DSO_AD_ctr\|state.s0  " "   -8.407              -8.407 AD_ctr:DSO_AD_ctr\|state.s0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547315325477 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.210             -70.580 AD_ctr:DSO_AD_ctr\|state.s5  " "   -7.210             -70.580 AD_ctr:DSO_AD_ctr\|state.s5 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547315325477 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.052             -34.549 vga_ctr:DSO_VGA\|clk_25hz  " "   -3.052             -34.549 vga_ctr:DSO_VGA\|clk_25hz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547315325477 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.492             -74.626 save  " "   -2.492             -74.626 save " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547315325477 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.453             -83.168 DSO_PLL\|pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -1.453             -83.168 DSO_PLL\|pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547315325477 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.949             -75.642 DSO_PLL\|pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -0.949             -75.642 DSO_PLL\|pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547315325477 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.322              -0.322 AD_ctr:DSO_AD_ctr\|state.s2  " "   -0.322              -0.322 AD_ctr:DSO_AD_ctr\|state.s2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547315325477 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.260              -1.188 DSO_PLL\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -0.260              -1.188 DSO_PLL\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547315325477 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.071              -0.071 50Mclk  " "   -0.071              -0.071 50Mclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547315325477 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1547315325477 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -4.017 " "Worst-case hold slack is -4.017" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547315325528 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547315325528 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.017            -442.559 DSO_PLL\|pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -4.017            -442.559 DSO_PLL\|pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547315325528 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.765            -187.847 AD_ctr:DSO_AD_ctr\|ADC_CONVS  " "   -3.765            -187.847 AD_ctr:DSO_AD_ctr\|ADC_CONVS " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547315325528 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.197            -469.990 DSO_PLL\|pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -3.197            -469.990 DSO_PLL\|pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547315325528 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.065             -17.247 DSO_PLL\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -3.065             -17.247 DSO_PLL\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547315325528 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.150              -1.150 50Mclk  " "   -1.150              -1.150 50Mclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547315325528 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.727             -18.790 save  " "   -0.727             -18.790 save " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547315325528 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.495              -0.495 vga_ctr:DSO_VGA\|clk_25M  " "   -0.495              -0.495 vga_ctr:DSO_VGA\|clk_25M " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547315325528 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.284              -0.284 AD_ctr:DSO_AD_ctr\|state.s2  " "   -0.284              -0.284 AD_ctr:DSO_AD_ctr\|state.s2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547315325528 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.076               0.000 AD_ctr:DSO_AD_ctr\|state.s0  " "    0.076               0.000 AD_ctr:DSO_AD_ctr\|state.s0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547315325528 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.368               0.000 vga_ctr:DSO_VGA\|clk_25hz  " "    0.368               0.000 vga_ctr:DSO_VGA\|clk_25hz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547315325528 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.419               0.000 AD_ctr:DSO_AD_ctr\|state.s5  " "    5.419               0.000 AD_ctr:DSO_AD_ctr\|state.s5 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547315325528 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.364               0.000 trigger_sec:DSO_trigger_sec\|state.s4  " "    6.364               0.000 trigger_sec:DSO_trigger_sec\|state.s4 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547315325528 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1547315325528 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1547315325539 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1547315325544 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.225 " "Worst-case minimum pulse width slack is -2.225" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547315325548 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547315325548 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.225            -819.317 AD_ctr:DSO_AD_ctr\|ADC_CONVS  " "   -2.225            -819.317 AD_ctr:DSO_AD_ctr\|ADC_CONVS " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547315325548 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.415             -51.467 vga_ctr:DSO_VGA\|clk_25M  " "   -0.415             -51.467 vga_ctr:DSO_VGA\|clk_25M " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547315325548 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -6.376 vga_ctr:DSO_VGA\|clk_25hz  " "   -0.394              -6.376 vga_ctr:DSO_VGA\|clk_25hz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547315325548 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.019               0.000 save  " "    0.019               0.000 save " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547315325548 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.288               0.000 AD_ctr:DSO_AD_ctr\|state.s5  " "    0.288               0.000 AD_ctr:DSO_AD_ctr\|state.s5 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547315325548 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401               0.000 trigger_sec:DSO_trigger_sec\|state.s4  " "    0.401               0.000 trigger_sec:DSO_trigger_sec\|state.s4 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547315325548 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.436               0.000 AD_ctr:DSO_AD_ctr\|state.s2  " "    0.436               0.000 AD_ctr:DSO_AD_ctr\|state.s2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547315325548 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.464               0.000 AD_ctr:DSO_AD_ctr\|state.s0  " "    0.464               0.000 AD_ctr:DSO_AD_ctr\|state.s0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547315325548 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.250               0.000 DSO_PLL\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.250               0.000 DSO_PLL\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547315325548 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.899               0.000 50Mclk  " "    8.899               0.000 50Mclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547315325548 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.658               0.000 DSO_PLL\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   11.658               0.000 DSO_PLL\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547315325548 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.781               0.000 DSO_PLL\|pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   18.781               0.000 DSO_PLL\|pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547315325548 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  623.776               0.000 DSO_PLL\|pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "  623.776               0.000 DSO_PLL\|pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547315325548 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1547315325548 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Quartus II" 0 0 1547315325764 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1547315325834 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "5CSEMA5F31C6 " "Timing characteristics of device 5CSEMA5F31C6 are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Quartus II" 0 -1 1547315325835 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1547315331420 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: DSO_PLL\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: DSO_PLL\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547315332026 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: DSO_PLL\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: DSO_PLL\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547315332026 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: DSO_PLL\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: DSO_PLL\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547315332026 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: DSO_PLL\|pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: DSO_PLL\|pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547315332026 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: DSO_PLL\|pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: DSO_PLL\|pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547315332026 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1547315332026 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1547315332066 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1547315332199 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1547315332199 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -84.577 " "Worst-case setup slack is -84.577" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547315332204 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547315332204 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -84.577           -4411.362 AD_ctr:DSO_AD_ctr\|ADC_CONVS  " "  -84.577           -4411.362 AD_ctr:DSO_AD_ctr\|ADC_CONVS " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547315332204 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -39.832            -842.869 vga_ctr:DSO_VGA\|clk_25M  " "  -39.832            -842.869 vga_ctr:DSO_VGA\|clk_25M " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547315332204 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.905             -91.205 trigger_sec:DSO_trigger_sec\|state.s4  " "   -8.905             -91.205 trigger_sec:DSO_trigger_sec\|state.s4 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547315332204 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.425              -8.425 AD_ctr:DSO_AD_ctr\|state.s0  " "   -8.425              -8.425 AD_ctr:DSO_AD_ctr\|state.s0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547315332204 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.239             -70.334 AD_ctr:DSO_AD_ctr\|state.s5  " "   -7.239             -70.334 AD_ctr:DSO_AD_ctr\|state.s5 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547315332204 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.070             -34.841 vga_ctr:DSO_VGA\|clk_25hz  " "   -3.070             -34.841 vga_ctr:DSO_VGA\|clk_25hz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547315332204 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.565             -78.206 save  " "   -2.565             -78.206 save " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547315332204 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.342             -68.399 DSO_PLL\|pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -1.342             -68.399 DSO_PLL\|pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547315332204 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.823             -56.214 DSO_PLL\|pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -0.823             -56.214 DSO_PLL\|pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547315332204 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.320              -0.320 AD_ctr:DSO_AD_ctr\|state.s2  " "   -0.320              -0.320 AD_ctr:DSO_AD_ctr\|state.s2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547315332204 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.281              -0.997 DSO_PLL\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -0.281              -0.997 DSO_PLL\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547315332204 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.181              -0.181 50Mclk  " "   -0.181              -0.181 50Mclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547315332204 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1547315332204 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -4.211 " "Worst-case hold slack is -4.211" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547315332259 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547315332259 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.211            -463.657 DSO_PLL\|pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -4.211            -463.657 DSO_PLL\|pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547315332259 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.762            -191.898 AD_ctr:DSO_AD_ctr\|ADC_CONVS  " "   -3.762            -191.898 AD_ctr:DSO_AD_ctr\|ADC_CONVS " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547315332259 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.182            -488.545 DSO_PLL\|pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -3.182            -488.545 DSO_PLL\|pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547315332259 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.167             -17.642 DSO_PLL\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -3.167             -17.642 DSO_PLL\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547315332259 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.072              -1.072 50Mclk  " "   -1.072              -1.072 50Mclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547315332259 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.628             -13.739 save  " "   -0.628             -13.739 save " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547315332259 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.400              -0.400 vga_ctr:DSO_VGA\|clk_25M  " "   -0.400              -0.400 vga_ctr:DSO_VGA\|clk_25M " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547315332259 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.303              -0.303 AD_ctr:DSO_AD_ctr\|state.s2  " "   -0.303              -0.303 AD_ctr:DSO_AD_ctr\|state.s2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547315332259 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.051               0.000 AD_ctr:DSO_AD_ctr\|state.s0  " "    0.051               0.000 AD_ctr:DSO_AD_ctr\|state.s0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547315332259 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.333               0.000 vga_ctr:DSO_VGA\|clk_25hz  " "    0.333               0.000 vga_ctr:DSO_VGA\|clk_25hz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547315332259 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.520               0.000 AD_ctr:DSO_AD_ctr\|state.s5  " "    5.520               0.000 AD_ctr:DSO_AD_ctr\|state.s5 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547315332259 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.346               0.000 trigger_sec:DSO_trigger_sec\|state.s4  " "    6.346               0.000 trigger_sec:DSO_trigger_sec\|state.s4 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547315332259 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1547315332259 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1547315332264 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1547315332269 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.225 " "Worst-case minimum pulse width slack is -2.225" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547315332274 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547315332274 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.225            -837.484 AD_ctr:DSO_AD_ctr\|ADC_CONVS  " "   -2.225            -837.484 AD_ctr:DSO_AD_ctr\|ADC_CONVS " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547315332274 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.458             -52.418 vga_ctr:DSO_VGA\|clk_25M  " "   -0.458             -52.418 vga_ctr:DSO_VGA\|clk_25M " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547315332274 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -6.407 vga_ctr:DSO_VGA\|clk_25hz  " "   -0.394              -6.407 vga_ctr:DSO_VGA\|clk_25hz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547315332274 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.005               0.000 save  " "    0.005               0.000 save " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547315332274 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.306               0.000 AD_ctr:DSO_AD_ctr\|state.s5  " "    0.306               0.000 AD_ctr:DSO_AD_ctr\|state.s5 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547315332274 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.364               0.000 trigger_sec:DSO_trigger_sec\|state.s4  " "    0.364               0.000 trigger_sec:DSO_trigger_sec\|state.s4 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547315332274 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.395               0.000 AD_ctr:DSO_AD_ctr\|state.s2  " "    0.395               0.000 AD_ctr:DSO_AD_ctr\|state.s2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547315332274 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.458               0.000 AD_ctr:DSO_AD_ctr\|state.s0  " "    0.458               0.000 AD_ctr:DSO_AD_ctr\|state.s0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547315332274 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.250               0.000 DSO_PLL\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.250               0.000 DSO_PLL\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547315332274 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.898               0.000 50Mclk  " "    8.898               0.000 50Mclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547315332274 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.674               0.000 DSO_PLL\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   11.674               0.000 DSO_PLL\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547315332274 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.758               0.000 DSO_PLL\|pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   18.758               0.000 DSO_PLL\|pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547315332274 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  623.751               0.000 DSO_PLL\|pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "  623.751               0.000 DSO_PLL\|pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547315332274 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1547315332274 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Quartus II" 0 0 1547315332400 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1547315332601 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "5CSEMA5F31C6 " "Timing characteristics of device 5CSEMA5F31C6 are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Quartus II" 0 -1 1547315332601 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1547315338054 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: DSO_PLL\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: DSO_PLL\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547315338661 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: DSO_PLL\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: DSO_PLL\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547315338661 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: DSO_PLL\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: DSO_PLL\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547315338661 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: DSO_PLL\|pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: DSO_PLL\|pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547315338661 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: DSO_PLL\|pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: DSO_PLL\|pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547315338661 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1547315338661 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1547315338702 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1547315338751 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1547315338751 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -44.981 " "Worst-case setup slack is -44.981" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547315338755 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547315338755 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -44.981           -2377.789 AD_ctr:DSO_AD_ctr\|ADC_CONVS  " "  -44.981           -2377.789 AD_ctr:DSO_AD_ctr\|ADC_CONVS " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547315338755 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -19.711            -434.034 vga_ctr:DSO_VGA\|clk_25M  " "  -19.711            -434.034 vga_ctr:DSO_VGA\|clk_25M " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547315338755 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.586             -45.561 trigger_sec:DSO_trigger_sec\|state.s4  " "   -4.586             -45.561 trigger_sec:DSO_trigger_sec\|state.s4 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547315338755 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.379              -4.379 AD_ctr:DSO_AD_ctr\|state.s0  " "   -4.379              -4.379 AD_ctr:DSO_AD_ctr\|state.s0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547315338755 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.455             -33.753 AD_ctr:DSO_AD_ctr\|state.s5  " "   -3.455             -33.753 AD_ctr:DSO_AD_ctr\|state.s5 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547315338755 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.557            -139.159 DSO_PLL\|pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -1.557            -139.159 DSO_PLL\|pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547315338755 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.523             -16.954 vga_ctr:DSO_VGA\|clk_25hz  " "   -1.523             -16.954 vga_ctr:DSO_VGA\|clk_25hz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547315338755 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.052              -5.490 DSO_PLL\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -1.052              -5.490 DSO_PLL\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547315338755 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.696             -15.737 save  " "   -0.696             -15.737 save " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547315338755 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.657             -26.405 DSO_PLL\|pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -0.657             -26.405 DSO_PLL\|pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547315338755 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.315              -0.315 50Mclk  " "   -0.315              -0.315 50Mclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547315338755 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.075               0.000 AD_ctr:DSO_AD_ctr\|state.s2  " "    0.075               0.000 AD_ctr:DSO_AD_ctr\|state.s2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547315338755 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1547315338755 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.333 " "Worst-case hold slack is -2.333" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547315338814 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547315338814 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.333            -251.504 DSO_PLL\|pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -2.333            -251.504 DSO_PLL\|pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547315338814 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.820             -66.245 AD_ctr:DSO_AD_ctr\|ADC_CONVS  " "   -1.820             -66.245 AD_ctr:DSO_AD_ctr\|ADC_CONVS " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547315338814 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.811            -176.385 DSO_PLL\|pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -1.811            -176.385 DSO_PLL\|pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547315338814 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.346              -6.932 DSO_PLL\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -1.346              -6.932 DSO_PLL\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547315338814 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.575             -16.651 save  " "   -0.575             -16.651 save " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547315338814 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.490              -0.490 50Mclk  " "   -0.490              -0.490 50Mclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547315338814 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.468              -0.468 vga_ctr:DSO_VGA\|clk_25M  " "   -0.468              -0.468 vga_ctr:DSO_VGA\|clk_25M " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547315338814 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.147              -0.147 AD_ctr:DSO_AD_ctr\|state.s2  " "   -0.147              -0.147 AD_ctr:DSO_AD_ctr\|state.s2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547315338814 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.073               0.000 AD_ctr:DSO_AD_ctr\|state.s0  " "    0.073               0.000 AD_ctr:DSO_AD_ctr\|state.s0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547315338814 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.166               0.000 vga_ctr:DSO_VGA\|clk_25hz  " "    0.166               0.000 vga_ctr:DSO_VGA\|clk_25hz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547315338814 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.052               0.000 AD_ctr:DSO_AD_ctr\|state.s5  " "    3.052               0.000 AD_ctr:DSO_AD_ctr\|state.s5 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547315338814 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.654               0.000 trigger_sec:DSO_trigger_sec\|state.s4  " "    3.654               0.000 trigger_sec:DSO_trigger_sec\|state.s4 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547315338814 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1547315338814 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1547315338820 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1547315338827 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547315338832 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547315338832 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -617.457 AD_ctr:DSO_AD_ctr\|ADC_CONVS  " "   -2.174            -617.457 AD_ctr:DSO_AD_ctr\|ADC_CONVS " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547315338832 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.195              -9.103 save  " "   -0.195              -9.103 save " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547315338832 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.152              -3.151 vga_ctr:DSO_VGA\|clk_25M  " "   -0.152              -3.151 vga_ctr:DSO_VGA\|clk_25M " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547315338832 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.050               0.000 vga_ctr:DSO_VGA\|clk_25hz  " "    0.050               0.000 vga_ctr:DSO_VGA\|clk_25hz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547315338832 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.345               0.000 AD_ctr:DSO_AD_ctr\|state.s5  " "    0.345               0.000 AD_ctr:DSO_AD_ctr\|state.s5 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547315338832 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.420               0.000 trigger_sec:DSO_trigger_sec\|state.s4  " "    0.420               0.000 trigger_sec:DSO_trigger_sec\|state.s4 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547315338832 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.471               0.000 AD_ctr:DSO_AD_ctr\|state.s2  " "    0.471               0.000 AD_ctr:DSO_AD_ctr\|state.s2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547315338832 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.478               0.000 AD_ctr:DSO_AD_ctr\|state.s0  " "    0.478               0.000 AD_ctr:DSO_AD_ctr\|state.s0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547315338832 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.250               0.000 DSO_PLL\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.250               0.000 DSO_PLL\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547315338832 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.958               0.000 50Mclk  " "    8.958               0.000 50Mclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547315338832 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.025               0.000 DSO_PLL\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   12.025               0.000 DSO_PLL\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547315338832 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.890               0.000 DSO_PLL\|pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   18.890               0.000 DSO_PLL\|pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547315338832 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  623.884               0.000 DSO_PLL\|pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "  623.884               0.000 DSO_PLL\|pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547315338832 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1547315338832 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Quartus II" 0 0 1547315338963 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: DSO_PLL\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: DSO_PLL\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547315339803 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: DSO_PLL\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: DSO_PLL\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547315339803 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: DSO_PLL\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: DSO_PLL\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547315339803 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: DSO_PLL\|pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: DSO_PLL\|pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547315339803 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: DSO_PLL\|pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: DSO_PLL\|pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547315339803 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1547315339803 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1547315339843 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1547315339900 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1547315339900 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -43.290 " "Worst-case setup slack is -43.290" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547315339907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547315339907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -43.290           -2223.732 AD_ctr:DSO_AD_ctr\|ADC_CONVS  " "  -43.290           -2223.732 AD_ctr:DSO_AD_ctr\|ADC_CONVS " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547315339907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -18.942            -409.805 vga_ctr:DSO_VGA\|clk_25M  " "  -18.942            -409.805 vga_ctr:DSO_VGA\|clk_25M " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547315339907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.372             -43.684 trigger_sec:DSO_trigger_sec\|state.s4  " "   -4.372             -43.684 trigger_sec:DSO_trigger_sec\|state.s4 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547315339907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.248              -4.248 AD_ctr:DSO_AD_ctr\|state.s0  " "   -4.248              -4.248 AD_ctr:DSO_AD_ctr\|state.s0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547315339907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.350             -32.645 AD_ctr:DSO_AD_ctr\|state.s5  " "   -3.350             -32.645 AD_ctr:DSO_AD_ctr\|state.s5 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547315339907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.377             -15.349 vga_ctr:DSO_VGA\|clk_25hz  " "   -1.377             -15.349 vga_ctr:DSO_VGA\|clk_25hz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547315339907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.111             -70.804 DSO_PLL\|pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -1.111             -70.804 DSO_PLL\|pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547315339907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.750              -3.552 DSO_PLL\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -0.750              -3.552 DSO_PLL\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547315339907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.697             -17.131 save  " "   -0.697             -17.131 save " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547315339907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.427              -1.207 DSO_PLL\|pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -0.427              -1.207 DSO_PLL\|pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547315339907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.270              -0.270 50Mclk  " "   -0.270              -0.270 50Mclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547315339907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.098               0.000 AD_ctr:DSO_AD_ctr\|state.s2  " "    0.098               0.000 AD_ctr:DSO_AD_ctr\|state.s2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547315339907 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1547315339907 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.461 " "Worst-case hold slack is -2.461" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547315339959 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547315339959 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.461            -268.133 DSO_PLL\|pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -2.461            -268.133 DSO_PLL\|pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547315339959 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.816            -202.666 DSO_PLL\|pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -1.816            -202.666 DSO_PLL\|pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547315339959 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.810             -72.999 AD_ctr:DSO_AD_ctr\|ADC_CONVS  " "   -1.810             -72.999 AD_ctr:DSO_AD_ctr\|ADC_CONVS " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547315339959 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.466              -7.399 DSO_PLL\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -1.466              -7.399 DSO_PLL\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547315339959 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.539              -0.539 50Mclk  " "   -0.539              -0.539 50Mclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547315339959 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.473             -13.906 save  " "   -0.473             -13.906 save " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547315339959 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.430              -0.430 vga_ctr:DSO_VGA\|clk_25M  " "   -0.430              -0.430 vga_ctr:DSO_VGA\|clk_25M " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547315339959 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.142              -0.142 AD_ctr:DSO_AD_ctr\|state.s2  " "   -0.142              -0.142 AD_ctr:DSO_AD_ctr\|state.s2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547315339959 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.063               0.000 AD_ctr:DSO_AD_ctr\|state.s0  " "    0.063               0.000 AD_ctr:DSO_AD_ctr\|state.s0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547315339959 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.141               0.000 vga_ctr:DSO_VGA\|clk_25hz  " "    0.141               0.000 vga_ctr:DSO_VGA\|clk_25hz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547315339959 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.041               0.000 AD_ctr:DSO_AD_ctr\|state.s5  " "    3.041               0.000 AD_ctr:DSO_AD_ctr\|state.s5 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547315339959 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.562               0.000 trigger_sec:DSO_trigger_sec\|state.s4  " "    3.562               0.000 trigger_sec:DSO_trigger_sec\|state.s4 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547315339959 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1547315339959 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1547315339965 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1547315339970 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547315339975 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547315339975 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -617.487 AD_ctr:DSO_AD_ctr\|ADC_CONVS  " "   -2.174            -617.487 AD_ctr:DSO_AD_ctr\|ADC_CONVS " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547315339975 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.187              -9.593 save  " "   -0.187              -9.593 save " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547315339975 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.130              -2.268 vga_ctr:DSO_VGA\|clk_25M  " "   -0.130              -2.268 vga_ctr:DSO_VGA\|clk_25M " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547315339975 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.067               0.000 vga_ctr:DSO_VGA\|clk_25hz  " "    0.067               0.000 vga_ctr:DSO_VGA\|clk_25hz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547315339975 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.371               0.000 AD_ctr:DSO_AD_ctr\|state.s5  " "    0.371               0.000 AD_ctr:DSO_AD_ctr\|state.s5 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547315339975 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.435               0.000 trigger_sec:DSO_trigger_sec\|state.s4  " "    0.435               0.000 trigger_sec:DSO_trigger_sec\|state.s4 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547315339975 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.463               0.000 AD_ctr:DSO_AD_ctr\|state.s2  " "    0.463               0.000 AD_ctr:DSO_AD_ctr\|state.s2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547315339975 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.480               0.000 AD_ctr:DSO_AD_ctr\|state.s0  " "    0.480               0.000 AD_ctr:DSO_AD_ctr\|state.s0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547315339975 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.250               0.000 DSO_PLL\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.250               0.000 DSO_PLL\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547315339975 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.977               0.000 50Mclk  " "    8.977               0.000 50Mclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547315339975 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.028               0.000 DSO_PLL\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   12.028               0.000 DSO_PLL\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547315339975 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.888               0.000 DSO_PLL\|pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   18.888               0.000 DSO_PLL\|pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547315339975 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  623.886               0.000 DSO_PLL\|pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "  623.886               0.000 DSO_PLL\|pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547315339975 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1547315339975 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1547315341495 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1547315341496 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 8 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5178 " "Peak virtual memory: 5178 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1547315341777 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 13 01:49:01 2019 " "Processing ended: Sun Jan 13 01:49:01 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1547315341777 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1547315341777 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:46 " "Total CPU time (on all processors): 00:00:46" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1547315341777 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1547315341777 ""}
