INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/projects/hw1/hw1.srcs/sources_1/new/MultiplierBehavior.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MultiplierBehavior
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/projects/hw1/hw1.srcs/sources_1/new/MultiplierExpressions.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MultiplierExpressions
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/projects/hw1/hw1.srcs/sources_1/new/MultiplierGates.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MultiplierGates
INFO: [VRFC 10-2458] undeclared symbol AND2out, assumed default net type wire [C:/Xilinx/projects/hw1/hw1.srcs/sources_1/new/MultiplierGates.v:33]
INFO: [VRFC 10-2458] undeclared symbol AND3out, assumed default net type wire [C:/Xilinx/projects/hw1/hw1.srcs/sources_1/new/MultiplierGates.v:34]
INFO: [VRFC 10-2458] undeclared symbol AND4out, assumed default net type wire [C:/Xilinx/projects/hw1/hw1.srcs/sources_1/new/MultiplierGates.v:35]
INFO: [VRFC 10-2458] undeclared symbol AND5out, assumed default net type wire [C:/Xilinx/projects/hw1/hw1.srcs/sources_1/new/MultiplierGates.v:36]
INFO: [VRFC 10-2458] undeclared symbol AND6out, assumed default net type wire [C:/Xilinx/projects/hw1/hw1.srcs/sources_1/new/MultiplierGates.v:39]
INFO: [VRFC 10-2458] undeclared symbol AND7out, assumed default net type wire [C:/Xilinx/projects/hw1/hw1.srcs/sources_1/new/MultiplierGates.v:40]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/projects/hw1/hw1.srcs/sources_1/new/MultiplierTruthTable.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MultiplierTruthTable
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/projects/hw1/hw1.srcs/sim_1/new/MultiplierTB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MultiplierTB
