INFO: [HLS 200-10] Running '/opt/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'goossens' on host 'goossens-Precision-5530' (Linux_x86_64 version 5.15.0-47-generic) on Tue Sep 13 08:57:31 CEST 2022
INFO: [HLS 200-10] On os Ubuntu 22.04.1 LTS
INFO: [HLS 200-10] In directory '/home/goossens/goossens-springer-github/2022.1/fetching_ip'
Sourcing Tcl script '/home/goossens/goossens-springer-github/2022.1/fetching_ip/fetching_ip/solution1/csim.tcl'
INFO: [HLS 200-1510] Running: source /home/goossens/goossens-springer-github/2022.1/fetching_ip/fetching_ip/solution1/csim.tcl
INFO: [HLS 200-1510] Running: open_project fetching_ip 
INFO: [HLS 200-10] Opening project '/home/goossens/goossens-springer-github/2022.1/fetching_ip/fetching_ip'.
INFO: [HLS 200-1510] Running: set_top fetching_ip 
INFO: [HLS 200-1510] Running: add_files fetching_ip.cpp 
INFO: [HLS 200-10] Adding design file 'fetching_ip.cpp' to the project
INFO: [HLS 200-1510] Running: add_files fetch.cpp 
INFO: [HLS 200-10] Adding design file 'fetch.cpp' to the project
INFO: [HLS 200-1510] Running: add_files execute.cpp 
INFO: [HLS 200-10] Adding design file 'execute.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb testbench_fetching_ip.cpp 
INFO: [HLS 200-10] Adding test bench file 'testbench_fetching_ip.cpp' to the project
INFO: [HLS 200-1510] Running: open_solution solution1 -flow_target vivado 
INFO: [HLS 200-10] Opening solution '/home/goossens/goossens-springer-github/2022.1/fetching_ip/fetching_ip/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./fetching_ip/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name fetching_ip fetching_ip 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
make: 'csim.exe' is up to date.
0000: 00500593
0004: 00158613
0008: 00c67693
0012: fff68713
0016: 00576793
0020: 00c7c813
0024: 00d83893
0028: 00b83293
0032: 01c81313
0036: ff632393
0040: 7e633e13
0044: 01c35e93
0048: 41c35f13
0052: 00008067
done
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0.29 seconds. CPU system time: 0.21 seconds. Elapsed time: 0.25 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 3.08 seconds. Total CPU system time: 0.75 seconds. Total elapsed time: 2.15 seconds; peak allocated memory: 1.461 GB.
