vhdl work "C:/Users/lamphejw/Desktop/Project 3/Project 3.srcs/sources_1/new/FullAdder.vhd"
vhdl work "C:/Users/lamphejw/Desktop/Project 3/Project 3.srcs/sources_1/new/my_4bit_FA.vhd"
vhdl work "C:/Users/lamphejw/Desktop/Project 3/Project 3.srcs/sim_1/imports/Downloads/my_4bit_FA_Testbench.vhd"
verilog work C:/Xilinx/14.6/ISE_DS/PlanAhead/data/verilog/src/glbl.v
