$date
	Sun Sep 22 17:23:39 2013
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module ultra2_indirect $end
$var reg 16 ! ALU [15:0] $end
$var reg 16 " IR [15:0] $end
$var reg 16 # MA [15:0] $end
$var reg 16 $ MD [15:0] $end
$var reg 16 % PC [15:0] $end
$var reg 2 & opcode [1:0] $end
$var reg 2 ' rd [1:0] $end
$var reg 2 ( rs [1:0] $end
$var reg 2 ) rt [1:0] $end
$scope begin stop_at $end
$upscope $end
$scope begin Init $end
$upscope $end
$scope begin main_process $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 )
b0 (
b0 '
b0 &
b1011 %
b0 $
b0 #
b11000000000001 "
b0 !
$end
#1
b1 #
b11 '
#2
b1 !
#3
b10 $
#5
b1100 %
b10110000000010 "
#6
b10 #
b11 (
b10 '
#7
b100 !
#8
b1110 $
#10
b1101 %
b1010101000000000 "
#11
b0 #
b10 )
b10 (
b10 &
#12
b11100 !
#14
b1110 %
b110000000000110 "
#15
b110 #
b0 )
b0 (
b1 &
#16
b110 !
#17
b11100 $
#18
b1111 %
b110 "
#19
b0 '
b0 &
#23
b10000 %
b110110000000110 "
#24
b11 (
b10 '
b1 &
#25
b1000 !
#27
b10001 %
b1100110000001010 "
#28
b1010 #
b0 '
b11 &
#29
b1100 %
b1100 !
#30
b1101 %
b1010101000000000 "
#31
b0 #
b10 )
b10 (
b10 '
b10 &
#32
b111000 !
#34
b1110 %
b110000000000110 "
#35
b110 #
b0 )
b0 (
b1 &
#36
b110 !
#37
b111000 $
#38
b1111 %
b110 "
#39
b0 '
b0 &
#43
b10000 %
b110110000000110 "
#44
b11 (
b10 '
b1 &
#45
b1000 !
#47
b10001 %
b1100110000001010 "
#48
b1010 #
b0 '
b11 &
#49
b1100 %
b1100 !
#50
b1101 %
b1010101000000000 "
