<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog>
        <logs message="ERROR: [HLS 200-70] Wrong solution format: D:/1111HLS/LabB/dft_256/dft_256/solution1/solution1.aps: error &quot;not well-formed (invalid token)&quot; at line 1 character 0&#xD;&#xA;&quot;� &lt;--Error-- ���������������������������������������&quot;&#xD;&#xA;Wrong solution format: D:/1111HLS/LabB/dft_256/dft_256/solution1/solution1.aps: error &quot;not well-formed (invalid token)&quot; at line 1 character 0&#xD;&#xA;&quot;� &lt;--Error-- ���������������������������������������&quot;&#xD;&#xA;    while executing&#xD;&#xA;&quot;source D:/1111HLS/LabB/dft_256/dft_256/solution1/csim.tcl&quot;&#xD;&#xA;    invoked from within&#xD;&#xA;&quot;hls::main D:/1111HLS/LabB/dft_256/dft_256/solution1/csim.tcl&quot;&#xD;&#xA;    (&quot;uplevel&quot; body line 1)&#xD;&#xA;    invoked from within&#xD;&#xA;&quot;uplevel 1 hls::main {*}$newargs&quot;&#xD;&#xA;    (procedure &quot;hls_proc&quot; line 16)&#xD;&#xA;    invoked from within&#xD;&#xA;&quot;hls_proc [info nameofexecutable] $argv&quot;" projectName="dft_256" solutionName="solution1" date="2022-10-21T15:23:24.169+0800"/>
      </csimLog>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog/>
      <simLog>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 3307645 ns  Iteration: 11  Process: /apatb_dft_top/AESL_inst_dft/grp_dft_Pipeline_VITIS_LOOP_17_3_fu_94/fadd_32ns_32ns_32_5_full_dsp_1_U3/dft_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: D:/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd&#xD;&#xA;// RTL Simulation : 1 / 1 [100.00%] @ &quot;3307685000&quot;&#xD;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;$finish called at time : 3307745 ns : File &quot;D:/1111HLS/LabB/dft_256/dft_256/solution3/sim/verilog/dft.autotb.v&quot; Line 369&#xD;&#xA;run: Time (s): cpu = 00:00:31 ; elapsed = 00:07:25 . Memory (MB): peak = 1224.379 ; gain = 0.000&#xD;&#xA;## quit" projectName="dft_256" solutionName="solution3" date="2022-10-21T13:26:14.637+0800" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 3307595 ns  Iteration: 11  Process: /apatb_dft_top/AESL_inst_dft/grp_dft_Pipeline_VITIS_LOOP_17_3_fu_94/fadd_32ns_32ns_32_5_full_dsp_1_U3/dft_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: D:/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="dft_256" solutionName="solution3" date="2022-10-21T13:26:14.423+0800" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 3307545 ns  Iteration: 11  Process: /apatb_dft_top/AESL_inst_dft/grp_dft_Pipeline_VITIS_LOOP_17_3_fu_94/fadd_32ns_32ns_32_5_full_dsp_1_U3/dft_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: D:/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="dft_256" solutionName="solution3" date="2022-10-21T13:26:14.422+0800" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 3307495 ns  Iteration: 11  Process: /apatb_dft_top/AESL_inst_dft/grp_dft_Pipeline_VITIS_LOOP_17_3_fu_94/fadd_32ns_32ns_32_5_full_dsp_1_U3/dft_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: D:/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="dft_256" solutionName="solution3" date="2022-10-21T13:26:14.421+0800" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 3307445 ns  Iteration: 11  Process: /apatb_dft_top/AESL_inst_dft/grp_dft_Pipeline_VITIS_LOOP_17_3_fu_94/fadd_32ns_32ns_32_5_full_dsp_1_U3/dft_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: D:/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="dft_256" solutionName="solution3" date="2022-10-21T13:26:14.419+0800" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 3307395 ns  Iteration: 11  Process: /apatb_dft_top/AESL_inst_dft/grp_dft_Pipeline_VITIS_LOOP_17_3_fu_94/fadd_32ns_32ns_32_5_full_dsp_1_U3/dft_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: D:/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="dft_256" solutionName="solution3" date="2022-10-21T13:26:14.418+0800" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 3307345 ns  Iteration: 11  Process: /apatb_dft_top/AESL_inst_dft/grp_dft_Pipeline_VITIS_LOOP_17_3_fu_94/fadd_32ns_32ns_32_5_full_dsp_1_U3/dft_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: D:/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="dft_256" solutionName="solution3" date="2022-10-21T13:26:14.417+0800" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 3307295 ns  Iteration: 11  Process: /apatb_dft_top/AESL_inst_dft/grp_dft_Pipeline_VITIS_LOOP_17_3_fu_94/fadd_32ns_32ns_32_5_full_dsp_1_U3/dft_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: D:/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="dft_256" solutionName="solution3" date="2022-10-21T13:26:14.416+0800" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 3307245 ns  Iteration: 11  Process: /apatb_dft_top/AESL_inst_dft/grp_dft_Pipeline_VITIS_LOOP_17_3_fu_94/fadd_32ns_32ns_32_5_full_dsp_1_U3/dft_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: D:/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="dft_256" solutionName="solution3" date="2022-10-21T13:26:14.414+0800" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 3307195 ns  Iteration: 11  Process: /apatb_dft_top/AESL_inst_dft/grp_dft_Pipeline_VITIS_LOOP_17_3_fu_94/fadd_32ns_32ns_32_5_full_dsp_1_U3/dft_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: D:/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="dft_256" solutionName="solution3" date="2022-10-21T13:26:14.413+0800" type="Warning"/>
      </simLog>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
