

================================================================
== Vivado HLS Report for 'counterip'
================================================================
* Date:           Thu Feb  8 16:40:34 2018

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        counterip
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      3.04|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                    |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- counterip_label0  |    ?|    ?|         3|          1|          1|     ?|    yes   |
        +--------------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	5  / (!tmp_3)
	3  / (tmp_3)
3 --> 
	4  / true
4 --> 
	2  / true
5 --> 

* FSM state operations: 

 <State 1> : 3.04ns
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %data_out_data_V), !map !59"
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %data_out_keep_V), !map !63"
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %data_out_strb_V), !map !67"
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %data_out_user_V), !map !71"
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %data_out_last_V), !map !75"
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %data_out_id_V), !map !79"
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %data_out_dest_V), !map !83"
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %beats), !map !87"
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %start_V), !map !93"
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @counterip_str) nounwind"
ST_1 : Operation 16 [1/1] (1.00ns)   --->   "%start_V_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %start_V)"   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 17 [1/1] (1.00ns)   --->   "%beats_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %beats)"   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %start_V, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [7 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../../ccall/hls/incr_des/incr_des.cpp:10]
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %beats, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [7 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../../ccall/hls/incr_des/incr_des.cpp:11]
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [7 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../../ccall/hls/incr_des/incr_des.cpp:12]
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %data_out_data_V, i4* %data_out_keep_V, i4* %data_out_strb_V, i1* %data_out_user_V, i1* %data_out_last_V, i1* %data_out_id_V, i1* %data_out_dest_V, [5 x i8]* @p_str3, i32 1, i32 1, [5 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../../ccall/hls/incr_des/incr_des.cpp:13]
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%rhs_V = sext i32 %beats_read to i34" [../../ccall/hls/incr_des/incr_des.cpp:21]
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%lhs_V = zext i32 %start_V_read to i34" [../../ccall/hls/incr_des/incr_des.cpp:21]
ST_1 : Operation 24 [1/1] (1.01ns)   --->   "%r_V = add nsw i34 %lhs_V, %rhs_V" [../../ccall/hls/incr_des/incr_des.cpp:21]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (1.02ns)   --->   "%r_V_1 = add i34 %r_V, -1" [../../ccall/hls/incr_des/incr_des.cpp:25]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.65ns)   --->   "br label %1" [../../ccall/hls/incr_des/incr_des.cpp:21]

 <State 2> : 1.44ns
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%val_assign = phi i32 [ %start_V_read, %0 ], [ %i, %2 ]"
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_1_cast = sext i32 %val_assign to i34" [../../ccall/hls/incr_des/incr_des.cpp:21]
ST_2 : Operation 29 [1/1] (1.02ns)   --->   "%tmp_3 = icmp slt i34 %tmp_1_cast, %r_V" [../../ccall/hls/incr_des/incr_des.cpp:21]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "br i1 %tmp_3, label %2, label %3" [../../ccall/hls/incr_des/incr_des.cpp:21]
ST_2 : Operation 31 [1/1] (1.02ns)   --->   "%val_assign_1 = icmp eq i34 %tmp_1_cast, %r_V_1" [../../ccall/hls/incr_des/incr_des.cpp:25]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (1.01ns)   --->   "%i = add nsw i32 %val_assign, 1" [../../ccall/hls/incr_des/incr_des.cpp:21]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

 <State 3> : 0.00ns
ST_3 : Operation 33 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P.i4P.i4P.i1P.i1P.i1P.i1P(i32* %data_out_data_V, i4* %data_out_keep_V, i4* %data_out_strb_V, i1* %data_out_user_V, i1* %data_out_last_V, i1* %data_out_id_V, i1* %data_out_dest_V, i32 %val_assign, i4 -1, i4 0, i1 false, i1 %val_assign_1, i1 false, i1 false)" [../../ccall/hls/incr_des/incr_des.cpp:21]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

 <State 4> : 0.00ns
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str5) nounwind" [../../ccall/hls/incr_des/incr_des.cpp:21]
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @p_str5)" [../../ccall/hls/incr_des/incr_des.cpp:21]
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [../../ccall/hls/incr_des/incr_des.cpp:22]
ST_4 : Operation 37 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P.i4P.i4P.i1P.i1P.i1P.i1P(i32* %data_out_data_V, i4* %data_out_keep_V, i4* %data_out_strb_V, i1* %data_out_user_V, i1* %data_out_last_V, i1* %data_out_id_V, i1* %data_out_dest_V, i32 %val_assign, i4 -1, i4 0, i1 false, i1 %val_assign_1, i1 false, i1 false)" [../../ccall/hls/incr_des/incr_des.cpp:21]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @p_str5, i32 %tmp_2)" [../../ccall/hls/incr_des/incr_des.cpp:33]
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "br label %1" [../../ccall/hls/incr_des/incr_des.cpp:21]

 <State 5> : 0.00ns
ST_5 : Operation 40 [1/1] (0.00ns)   --->   "ret void" [../../ccall/hls/incr_des/incr_des.cpp:35]


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data_out_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ data_out_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ data_out_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ data_out_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ data_out_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ data_out_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ data_out_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ beats]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ start_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_6   (specbitsmap    ) [ 000000]
StgValue_7   (specbitsmap    ) [ 000000]
StgValue_8   (specbitsmap    ) [ 000000]
StgValue_9   (specbitsmap    ) [ 000000]
StgValue_10  (specbitsmap    ) [ 000000]
StgValue_11  (specbitsmap    ) [ 000000]
StgValue_12  (specbitsmap    ) [ 000000]
StgValue_13  (specbitsmap    ) [ 000000]
StgValue_14  (specbitsmap    ) [ 000000]
StgValue_15  (spectopmodule  ) [ 000000]
start_V_read (read           ) [ 011110]
beats_read   (read           ) [ 000000]
StgValue_18  (specinterface  ) [ 000000]
StgValue_19  (specinterface  ) [ 000000]
StgValue_20  (specinterface  ) [ 000000]
StgValue_21  (specinterface  ) [ 000000]
rhs_V        (sext           ) [ 000000]
lhs_V        (zext           ) [ 000000]
r_V          (add            ) [ 001110]
r_V_1        (add            ) [ 001110]
StgValue_26  (br             ) [ 011110]
val_assign   (phi            ) [ 001110]
tmp_1_cast   (sext           ) [ 000000]
tmp_3        (icmp           ) [ 001110]
StgValue_30  (br             ) [ 000000]
val_assign_1 (icmp           ) [ 001110]
i            (add            ) [ 011110]
StgValue_34  (specloopname   ) [ 000000]
tmp_2        (specregionbegin) [ 000000]
StgValue_36  (specpipeline   ) [ 000000]
StgValue_37  (write          ) [ 000000]
empty        (specregionend  ) [ 000000]
StgValue_39  (br             ) [ 011110]
StgValue_40  (ret            ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data_out_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_out_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="data_out_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_out_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="data_out_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_out_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="data_out_user_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_out_user_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="data_out_last_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_out_last_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="data_out_id_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_out_id_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="data_out_dest_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_out_dest_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="beats">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="beats"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="start_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="start_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="counterip_str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i32P.i4P.i4P.i1P.i1P.i1P.i1P"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="62" class="1004" name="start_V_read_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="32" slack="0"/>
<pin id="64" dir="0" index="1" bw="32" slack="0"/>
<pin id="65" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="start_V_read/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="beats_read_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="32" slack="0"/>
<pin id="70" dir="0" index="1" bw="32" slack="0"/>
<pin id="71" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="beats_read/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="grp_write_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="0" slack="0"/>
<pin id="76" dir="0" index="1" bw="32" slack="0"/>
<pin id="77" dir="0" index="2" bw="4" slack="0"/>
<pin id="78" dir="0" index="3" bw="4" slack="0"/>
<pin id="79" dir="0" index="4" bw="1" slack="0"/>
<pin id="80" dir="0" index="5" bw="1" slack="0"/>
<pin id="81" dir="0" index="6" bw="1" slack="0"/>
<pin id="82" dir="0" index="7" bw="1" slack="0"/>
<pin id="83" dir="0" index="8" bw="32" slack="1"/>
<pin id="84" dir="0" index="9" bw="1" slack="0"/>
<pin id="85" dir="0" index="10" bw="1" slack="0"/>
<pin id="86" dir="0" index="11" bw="1" slack="0"/>
<pin id="87" dir="0" index="12" bw="1" slack="1"/>
<pin id="88" dir="0" index="13" bw="1" slack="0"/>
<pin id="89" dir="0" index="14" bw="1" slack="0"/>
<pin id="90" dir="1" index="15" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_33/3 "/>
</bind>
</comp>

<comp id="104" class="1005" name="val_assign_reg_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="32" slack="1"/>
<pin id="106" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="val_assign (phireg) "/>
</bind>
</comp>

<comp id="108" class="1004" name="val_assign_phi_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="32" slack="1"/>
<pin id="110" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="111" dir="0" index="2" bw="32" slack="0"/>
<pin id="112" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="113" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="val_assign/2 "/>
</bind>
</comp>

<comp id="115" class="1004" name="rhs_V_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="32" slack="0"/>
<pin id="117" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="rhs_V/1 "/>
</bind>
</comp>

<comp id="119" class="1004" name="lhs_V_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="32" slack="0"/>
<pin id="121" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="lhs_V/1 "/>
</bind>
</comp>

<comp id="123" class="1004" name="r_V_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="32" slack="0"/>
<pin id="125" dir="0" index="1" bw="32" slack="0"/>
<pin id="126" dir="1" index="2" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_V/1 "/>
</bind>
</comp>

<comp id="129" class="1004" name="r_V_1_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="34" slack="0"/>
<pin id="131" dir="0" index="1" bw="1" slack="0"/>
<pin id="132" dir="1" index="2" bw="34" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_V_1/1 "/>
</bind>
</comp>

<comp id="135" class="1004" name="tmp_1_cast_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="32" slack="0"/>
<pin id="137" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_1_cast/2 "/>
</bind>
</comp>

<comp id="139" class="1004" name="tmp_3_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="32" slack="0"/>
<pin id="141" dir="0" index="1" bw="34" slack="1"/>
<pin id="142" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="144" class="1004" name="val_assign_1_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="32" slack="0"/>
<pin id="146" dir="0" index="1" bw="34" slack="1"/>
<pin id="147" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="val_assign_1/2 "/>
</bind>
</comp>

<comp id="149" class="1004" name="i_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="32" slack="0"/>
<pin id="151" dir="0" index="1" bw="1" slack="0"/>
<pin id="152" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="155" class="1005" name="start_V_read_reg_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="32" slack="1"/>
<pin id="157" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="start_V_read "/>
</bind>
</comp>

<comp id="160" class="1005" name="r_V_reg_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="34" slack="1"/>
<pin id="162" dir="1" index="1" bw="34" slack="1"/>
</pin_list>
<bind>
<opset="r_V "/>
</bind>
</comp>

<comp id="165" class="1005" name="r_V_1_reg_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="34" slack="1"/>
<pin id="167" dir="1" index="1" bw="34" slack="1"/>
</pin_list>
<bind>
<opset="r_V_1 "/>
</bind>
</comp>

<comp id="170" class="1005" name="tmp_3_reg_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="1"/>
<pin id="172" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="174" class="1005" name="val_assign_1_reg_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="1"/>
<pin id="176" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="val_assign_1 "/>
</bind>
</comp>

<comp id="179" class="1005" name="i_reg_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="32" slack="0"/>
<pin id="181" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="66"><net_src comp="24" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="16" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="72"><net_src comp="24" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="14" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="91"><net_src comp="44" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="92"><net_src comp="0" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="93"><net_src comp="2" pin="0"/><net_sink comp="74" pin=2"/></net>

<net id="94"><net_src comp="4" pin="0"/><net_sink comp="74" pin=3"/></net>

<net id="95"><net_src comp="6" pin="0"/><net_sink comp="74" pin=4"/></net>

<net id="96"><net_src comp="8" pin="0"/><net_sink comp="74" pin=5"/></net>

<net id="97"><net_src comp="10" pin="0"/><net_sink comp="74" pin=6"/></net>

<net id="98"><net_src comp="12" pin="0"/><net_sink comp="74" pin=7"/></net>

<net id="99"><net_src comp="46" pin="0"/><net_sink comp="74" pin=9"/></net>

<net id="100"><net_src comp="48" pin="0"/><net_sink comp="74" pin=10"/></net>

<net id="101"><net_src comp="50" pin="0"/><net_sink comp="74" pin=11"/></net>

<net id="102"><net_src comp="50" pin="0"/><net_sink comp="74" pin=13"/></net>

<net id="103"><net_src comp="50" pin="0"/><net_sink comp="74" pin=14"/></net>

<net id="107"><net_src comp="104" pin="1"/><net_sink comp="74" pin=8"/></net>

<net id="114"><net_src comp="108" pin="4"/><net_sink comp="104" pin=0"/></net>

<net id="118"><net_src comp="68" pin="2"/><net_sink comp="115" pin=0"/></net>

<net id="122"><net_src comp="62" pin="2"/><net_sink comp="119" pin=0"/></net>

<net id="127"><net_src comp="119" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="128"><net_src comp="115" pin="1"/><net_sink comp="123" pin=1"/></net>

<net id="133"><net_src comp="123" pin="2"/><net_sink comp="129" pin=0"/></net>

<net id="134"><net_src comp="42" pin="0"/><net_sink comp="129" pin=1"/></net>

<net id="138"><net_src comp="108" pin="4"/><net_sink comp="135" pin=0"/></net>

<net id="143"><net_src comp="135" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="148"><net_src comp="135" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="153"><net_src comp="108" pin="4"/><net_sink comp="149" pin=0"/></net>

<net id="154"><net_src comp="38" pin="0"/><net_sink comp="149" pin=1"/></net>

<net id="158"><net_src comp="62" pin="2"/><net_sink comp="155" pin=0"/></net>

<net id="159"><net_src comp="155" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="163"><net_src comp="123" pin="2"/><net_sink comp="160" pin=0"/></net>

<net id="164"><net_src comp="160" pin="1"/><net_sink comp="139" pin=1"/></net>

<net id="168"><net_src comp="129" pin="2"/><net_sink comp="165" pin=0"/></net>

<net id="169"><net_src comp="165" pin="1"/><net_sink comp="144" pin=1"/></net>

<net id="173"><net_src comp="139" pin="2"/><net_sink comp="170" pin=0"/></net>

<net id="177"><net_src comp="144" pin="2"/><net_sink comp="174" pin=0"/></net>

<net id="178"><net_src comp="174" pin="1"/><net_sink comp="74" pin=12"/></net>

<net id="182"><net_src comp="149" pin="2"/><net_sink comp="179" pin=0"/></net>

<net id="183"><net_src comp="179" pin="1"/><net_sink comp="108" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: data_out_data_V | {4 }
	Port: data_out_keep_V | {4 }
	Port: data_out_strb_V | {4 }
	Port: data_out_user_V | {4 }
	Port: data_out_last_V | {4 }
	Port: data_out_id_V | {4 }
	Port: data_out_dest_V | {4 }
 - Input state : 
	Port: counterip : beats | {1 }
	Port: counterip : start_V | {1 }
  - Chain level:
	State 1
		r_V : 1
		r_V_1 : 2
	State 2
		tmp_1_cast : 1
		tmp_3 : 2
		StgValue_30 : 3
		val_assign_1 : 2
		i : 1
	State 3
	State 4
		empty : 1
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|
| Operation|     Functional Unit     |    FF   |   LUT   |
|----------|-------------------------|---------|---------|
|          |        r_V_fu_123       |    0    |    39   |
|    add   |       r_V_1_fu_129      |    0    |    41   |
|          |         i_fu_149        |    0    |    39   |
|----------|-------------------------|---------|---------|
|   icmp   |       tmp_3_fu_139      |    0    |    21   |
|          |   val_assign_1_fu_144   |    0    |    21   |
|----------|-------------------------|---------|---------|
|   read   | start_V_read_read_fu_62 |    0    |    0    |
|          |  beats_read_read_fu_68  |    0    |    0    |
|----------|-------------------------|---------|---------|
|   write  |     grp_write_fu_74     |    0    |    0    |
|----------|-------------------------|---------|---------|
|   sext   |       rhs_V_fu_115      |    0    |    0    |
|          |    tmp_1_cast_fu_135    |    0    |    0    |
|----------|-------------------------|---------|---------|
|   zext   |       lhs_V_fu_119      |    0    |    0    |
|----------|-------------------------|---------|---------|
|   Total  |                         |    0    |   161   |
|----------|-------------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|      i_reg_179     |   32   |
|    r_V_1_reg_165   |   34   |
|     r_V_reg_160    |   34   |
|start_V_read_reg_155|   32   |
|    tmp_3_reg_170   |    1   |
|val_assign_1_reg_174|    1   |
| val_assign_reg_104 |   32   |
+--------------------+--------+
|        Total       |   166  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   161  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   166  |    -   |
+-----------+--------+--------+
|   Total   |   166  |   161  |
+-----------+--------+--------+
