<module name="ECC_AGGR1_ECC_AGGR" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="CBASS_ECC_REV" acronym="CBASS_ECC_REV" offset="0x0" width="32" description="Return to the . Revision parameters">
    <bitfield id="SCHEME" width="2" begin="31" end="30" resetval="0x1" description="Scheme" range="" rwaccess="R"/>
    <bitfield id="BU" width="2" begin="29" end="28" resetval="0x2" description="bu" range="" rwaccess="R"/>
    <bitfield id="MODULE_ID" width="12" begin="27" end="16" resetval="0x6A0" description="Module ID" range="" rwaccess="R"/>
    <bitfield id="REVRTL" width="5" begin="15" end="11" resetval="0x1C" description="RTL version" range="" rwaccess="R"/>
    <bitfield id="REVMAJ" width="3" begin="10" end="8" resetval="0x2" description="Major version" range="" rwaccess="R"/>
    <bitfield id="CUSTOM" width="2" begin="7" end="6" resetval="0x0" description="Custom version" range="" rwaccess="R"/>
    <bitfield id="REVMIN" width="6" begin="5" end="0" resetval="0x0" description="Minor version" range="" rwaccess="R"/>
  </register>
  <register id="CBASS_ECC_VECTOR" acronym="CBASS_ECC_VECTOR" offset="0x8" width="32" description="Return to the . ECC Vector Register">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RD_SVBUS_DONE" width="1" begin="24" end="24" resetval="0x0" description="Status to indicate if read on serial VBUS is complete, write of any value will clear this bit." range="" rwaccess="RW1C"/>
    <bitfield id="RD_SVBUS_ADDRESS" width="8" begin="23" end="16" resetval="0x0" description="Read address" range="" rwaccess="RW"/>
    <bitfield id="RD_SVBUS" width="1" begin="15" end="15" resetval="0x0" description="Write 1 to trigger a read on the serial VBUS" range="" rwaccess="RW1S"/>
    <bitfield id="RESERVED" width="4" begin="14" end="11" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="ECC_VECTOR" width="11" begin="10" end="0" resetval="0x0" description="Value written to select the corresponding ECC RAM for control or status" range="" rwaccess="RW"/>
  </register>
  <register id="CBASS_ECC_STAT" acronym="CBASS_ECC_STAT" offset="0xC" width="32" description="Return to the . Misc Status">
    <bitfield id="RESERVED" width="21" begin="31" end="11" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="NUM_RAMS" width="11" begin="10" end="0" resetval="0x7A" description="Indicates the number of RAMS serviced by the ECC aggregator" range="" rwaccess="R"/>
  </register>
  <register id="CBASS_ECC_SEC_EOI_REG" acronym="CBASS_ECC_SEC_EOI_REG" offset="0x3C" width="32" description="Return to the . EOI Register">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="EOI_WR" width="1" begin="0" end="0" resetval="0x0" description="EOI Register" range="" rwaccess="RW1S"/>
  </register>
  <register id="CBASS_ECC_SEC_STATUS_REG0" acronym="CBASS_ECC_SEC_STATUS_REG0" offset="0x40" width="32" description="Return to the . Interrupt Status Register 0">
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_CBASS_LPSC_PER_COMMON_MMRS_M4_MAIN_CBASS_CBASS_LPSC_PER_COMMON_MMRS_EDC_CTRL_BUSECC_1_PEND" width="1" begin="31" end="31" resetval="0x0" description="Interrupt Pending Status for m4_main_cbass_main_0_m4_main_cbass_cbass_LPSC_per_common_mmrs_m4_main_cbass_cbass_LPSC_per_common_mmrs_edc_ctrl_busecc_1__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_BR_SCR1M_32B_MCLK2_MAIN_TO_SCR9P_32B_MCLK2_MSIO_L0_M2P_BRIDGE_BR_SCR1M_32B_MCLK2_MAIN_TO_SCR9P_32B_MCLK2_MSIO_L0_BRIDGE_DST_BUSECC_PEND" width="1" begin="30" end="30" resetval="0x0" description="Interrupt Pending Status for m4_main_cbass_main_0_m4_main_cbass_br_SCR1M_32b_MCLK2_main_to_SCR9P_32b_MCLK2_MSIO_l0_m2p_bridge_br_SCR1M_32b_MCLK2_main_to_SCR9P_32b_MCLK2_MSIO_l0_bridge_dst_busecc__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_BR_SCR15M_128B_MCLK2_MAIN_TO_SCR7P_64B_MCLK2_MAIN_DEMUX_L0_M2P_BRIDGE_BR_SCR15M_128B_MCLK2_MAIN_TO_SCR7P_64B_MCLK2_MAIN_DEMUX_L0_BRIDGE_SRC_BUSECC_PEND" width="1" begin="29" end="29" resetval="0x0" description="Interrupt Pending Status for m4_main_cbass_main_0_m4_main_cbass_br_SCR15M_128b_MCLK2_main_to_SCR7P_64b_MCLK2_main_demux_l0_m2p_bridge_br_SCR15M_128b_MCLK2_main_to_SCR7P_64b_MCLK2_main_demux_l0_bridge_src_busecc__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_BR_SCR15M_128B_MCLK2_MAIN_TO_SCR8P_32B_MCLK2_CFG_L0_M2P_BRIDGE_BR_SCR15M_128B_MCLK2_MAIN_TO_SCR8P_32B_MCLK2_CFG_L0_BRIDGE_DST_BUSECC_PEND" width="1" begin="28" end="28" resetval="0x0" description="Interrupt Pending Status for m4_main_cbass_main_0_m4_main_cbass_br_SCR15M_128b_MCLK2_main_to_SCR8P_32b_MCLK2_CFG_l0_m2p_bridge_br_SCR15M_128b_MCLK2_main_to_SCR8P_32b_MCLK2_CFG_l0_bridge_dst_busecc__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR9P_32B_MCLK2_MSIO_SCR_M4_MAIN_CBASS_SCR9P_32B_MCLK2_MSIO_SCR_EDC_CTRL_BUSECC_0_PEND" width="1" begin="27" end="27" resetval="0x0" description="Interrupt Pending Status for m4_main_cbass_main_0_m4_main_cbass_SCR9P_32b_MCLK2_MSIO_scr_m4_main_cbass_SCR9P_32b_MCLK2_MSIO_scr_edc_ctrl_busecc_0__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR8P_32B_MCLK2_CFG_SCR_M4_MAIN_CBASS_SCR8P_32B_MCLK2_CFG_SCR_EDC_CTRL_BUSECC_0_PEND" width="1" begin="26" end="26" resetval="0x0" description="Interrupt Pending Status for m4_main_cbass_main_0_m4_main_cbass_SCR8P_32b_MCLK2_CFG_scr_m4_main_cbass_SCR8P_32b_MCLK2_CFG_scr_edc_ctrl_busecc_0__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR8P_32B_MCLK2_CFG_SCR_M4_MAIN_CBASS_SCR8P_32B_MCLK2_CFG_SCR_EDC_CTRL_BUSECC_2_PEND" width="1" begin="25" end="25" resetval="0x0" description="Interrupt Pending Status for m4_main_cbass_main_0_m4_main_cbass_SCR8P_32b_MCLK2_CFG_scr_m4_main_cbass_SCR8P_32b_MCLK2_CFG_scr_edc_ctrl_busecc_2__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR5M_256B_MCLK2_RT_SCR_M4_MAIN_CBASS_SCR5M_256B_MCLK2_RT_SCR_EDC_CTRL_BUSECC_1_PEND" width="1" begin="24" end="24" resetval="0x0" description="Interrupt Pending Status for m4_main_cbass_main_0_m4_main_cbass_SCR5M_256b_MCLK2_RT_scr_m4_main_cbass_SCR5M_256b_MCLK2_RT_scr_edc_ctrl_busecc_1__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR5M_256B_MCLK2_RT_SCR_M4_MAIN_CBASS_SCR5M_256B_MCLK2_RT_SCR_EDC_CTRL_BUSECC_0_PEND" width="1" begin="23" end="23" resetval="0x0" description="Interrupt Pending Status for m4_main_cbass_main_0_m4_main_cbass_SCR5M_256b_MCLK2_RT_scr_m4_main_cbass_SCR5M_256b_MCLK2_RT_scr_edc_ctrl_busecc_0__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR9P_32B_MCLK2_MSIO_SCR_M4_MAIN_CBASS_SCR9P_32B_MCLK2_MSIO_SCR_EDC_CTRL_BUSECC_1_PEND" width="1" begin="22" end="22" resetval="0x0" description="Interrupt Pending Status for m4_main_cbass_main_0_m4_main_cbass_SCR9P_32b_MCLK2_MSIO_scr_m4_main_cbass_SCR9P_32b_MCLK2_MSIO_scr_edc_ctrl_busecc_1__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR15M_128B_MCLK2_MAIN_SCR_M4_MAIN_CBASS_SCR15M_128B_MCLK2_MAIN_SCR_EDC_CTRL_BUSECC_6_PEND" width="1" begin="21" end="21" resetval="0x0" description="Interrupt Pending Status for m4_main_cbass_main_0_m4_main_cbass_SCR15M_128b_MCLK2_main_scr_m4_main_cbass_SCR15M_128b_MCLK2_main_scr_edc_ctrl_busecc_6__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR15M_128B_MCLK2_MAIN_SCR_M4_MAIN_CBASS_SCR15M_128B_MCLK2_MAIN_SCR_EDC_CTRL_BUSECC_5_PEND" width="1" begin="20" end="20" resetval="0x0" description="Interrupt Pending Status for m4_main_cbass_main_0_m4_main_cbass_SCR15M_128b_MCLK2_main_scr_m4_main_cbass_SCR15M_128b_MCLK2_main_scr_edc_ctrl_busecc_5__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR15M_128B_MCLK2_MAIN_SCR_M4_MAIN_CBASS_SCR15M_128B_MCLK2_MAIN_SCR_EDC_CTRL_BUSECC_4_PEND" width="1" begin="19" end="19" resetval="0x0" description="Interrupt Pending Status for m4_main_cbass_main_0_m4_main_cbass_SCR15M_128b_MCLK2_main_scr_m4_main_cbass_SCR15M_128b_MCLK2_main_scr_edc_ctrl_busecc_4__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR15M_128B_MCLK2_MAIN_SCR_M4_MAIN_CBASS_SCR15M_128B_MCLK2_MAIN_SCR_EDC_CTRL_BUSECC_3_PEND" width="1" begin="18" end="18" resetval="0x0" description="Interrupt Pending Status for m4_main_cbass_main_0_m4_main_cbass_SCR15M_128b_MCLK2_main_scr_m4_main_cbass_SCR15M_128b_MCLK2_main_scr_edc_ctrl_busecc_3__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR15M_128B_MCLK2_MAIN_SCR_M4_MAIN_CBASS_SCR15M_128B_MCLK2_MAIN_SCR_EDC_CTRL_BUSECC_2_PEND" width="1" begin="17" end="17" resetval="0x0" description="Interrupt Pending Status for m4_main_cbass_main_0_m4_main_cbass_SCR15M_128b_MCLK2_main_scr_m4_main_cbass_SCR15M_128b_MCLK2_main_scr_edc_ctrl_busecc_2__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR15M_128B_MCLK2_MAIN_SCR_M4_MAIN_CBASS_SCR15M_128B_MCLK2_MAIN_SCR_EDC_CTRL_BUSECC_0_PEND" width="1" begin="16" end="16" resetval="0x0" description="Interrupt Pending Status for m4_main_cbass_main_0_m4_main_cbass_SCR15M_128b_MCLK2_main_scr_m4_main_cbass_SCR15M_128b_MCLK2_main_scr_edc_ctrl_busecc_0__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR15M_128B_MCLK2_MAIN_SCR_M4_MAIN_CBASS_SCR15M_128B_MCLK2_MAIN_SCR_EDC_CTRL_BUSECC_1_PEND" width="1" begin="15" end="15" resetval="0x0" description="Interrupt Pending Status for m4_main_cbass_main_0_m4_main_cbass_SCR15M_128b_MCLK2_main_scr_m4_main_cbass_SCR15M_128b_MCLK2_main_scr_edc_ctrl_busecc_1__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR14M_64B_MCLK2_SCR_M4_MAIN_CBASS_SCR14M_64B_MCLK2_SCR_EDC_CTRL_BUSECC_3_PEND" width="1" begin="14" end="14" resetval="0x0" description="Interrupt Pending Status for m4_main_cbass_main_0_m4_main_cbass_SCR14M_64b_MCLK2_scr_m4_main_cbass_SCR14M_64b_MCLK2_scr_edc_ctrl_busecc_3__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR14M_64B_MCLK2_SCR_M4_MAIN_CBASS_SCR14M_64B_MCLK2_SCR_EDC_CTRL_BUSECC_2_PEND" width="1" begin="13" end="13" resetval="0x0" description="Interrupt Pending Status for m4_main_cbass_main_0_m4_main_cbass_SCR14M_64b_MCLK2_scr_m4_main_cbass_SCR14M_64b_MCLK2_scr_edc_ctrl_busecc_2__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR14M_64B_MCLK2_SCR_M4_MAIN_CBASS_SCR14M_64B_MCLK2_SCR_EDC_CTRL_BUSECC_1_PEND" width="1" begin="12" end="12" resetval="0x0" description="Interrupt Pending Status for m4_main_cbass_main_0_m4_main_cbass_SCR14M_64b_MCLK2_scr_m4_main_cbass_SCR14M_64b_MCLK2_scr_edc_ctrl_busecc_1__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR14M_64B_MCLK2_SCR_M4_MAIN_CBASS_SCR14M_64B_MCLK2_SCR_EDC_CTRL_BUSECC_0_PEND" width="1" begin="11" end="11" resetval="0x0" description="Interrupt Pending Status for m4_main_cbass_main_0_m4_main_cbass_SCR14M_64b_MCLK2_scr_m4_main_cbass_SCR14M_64b_MCLK2_scr_edc_ctrl_busecc_0__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_BR_SCR1M_32B_MCLK2_MAIN_TO_SCR9P_32B_MCLK2_MSIO_L0_M2P_BRIDGE_BR_SCR1M_32B_MCLK2_MAIN_TO_SCR9P_32B_MCLK2_MSIO_L0_BRIDGE_SRC_BUSECC_PEND" width="1" begin="10" end="10" resetval="0x0" description="Interrupt Pending Status for m4_main_cbass_main_0_m4_main_cbass_br_SCR1M_32b_MCLK2_main_to_SCR9P_32b_MCLK2_MSIO_l0_m2p_bridge_br_SCR1M_32b_MCLK2_main_to_SCR9P_32b_MCLK2_MSIO_l0_bridge_src_busecc__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_BR_SCR2M_128B_MCLK2_PH_TO_SCR5M_256B_MCLK2_RT_L0_M2M_BRIDGE_M4_MAIN_CBASS_BR_SCR2M_128B_MCLK2_PH_TO_SCR5M_256B_MCLK2_RT_L0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_PEND" width="1" begin="9" end="9" resetval="0x0" description="Interrupt Pending Status for m4_main_cbass_main_0_m4_main_cbass_br_SCR2M_128b_MCLK2_PH_to_SCR5M_256b_MCLK2_RT_l0_m2m_bridge_m4_main_cbass_br_SCR2M_128b_MCLK2_PH_to_SCR5M_256b_MCLK2_RT_l0_m2m_bridge_src_edc_ctrl_busecc__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_BR_SCR15M_128B_MCLK2_MAIN_TO_SCR8P_32B_MCLK2_CFG_L0_M2P_BRIDGE_BR_SCR15M_128B_MCLK2_MAIN_TO_SCR8P_32B_MCLK2_CFG_L0_BRIDGE_SRC_BUSECC_PEND" width="1" begin="8" end="8" resetval="0x0" description="Interrupt Pending Status for m4_main_cbass_main_0_m4_main_cbass_br_SCR15M_128b_MCLK2_main_to_SCR8P_32b_MCLK2_CFG_l0_m2p_bridge_br_SCR15M_128b_MCLK2_main_to_SCR8P_32b_MCLK2_CFG_l0_bridge_src_busecc__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_BR_SCR14M_64B_MCLK2_TO_SCR5M_256B_MCLK2_RT_L0_M2M_BRIDGE_M4_MAIN_CBASS_BR_SCR14M_64B_MCLK2_TO_SCR5M_256B_MCLK2_RT_L0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_PEND" width="1" begin="7" end="7" resetval="0x0" description="Interrupt Pending Status for m4_main_cbass_main_0_m4_main_cbass_br_SCR14M_64b_MCLK2_to_SCR5M_256b_MCLK2_RT_l0_m2m_bridge_m4_main_cbass_br_SCR14M_64b_MCLK2_to_SCR5M_256b_MCLK2_RT_l0_m2m_bridge_src_edc_ctrl_busecc__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_CBASS_LPSC_PER_COMMON_MMRS_M4_MAIN_CBASS_CBASS_LPSC_PER_COMMON_MMRS_EDC_CTRL_BUSECC_0_PEND" width="1" begin="6" end="6" resetval="0x0" description="Interrupt Pending Status for m4_main_cbass_main_0_m4_main_cbass_cbass_LPSC_per_common_mmrs_m4_main_cbass_cbass_LPSC_per_common_mmrs_edc_ctrl_busecc_0__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_BR_SCR15M_128B_MCLK2_MAIN_TO_SCR7P_64B_MCLK2_MAIN_DEMUX_L0_M2P_BRIDGE_BR_SCR15M_128B_MCLK2_MAIN_TO_SCR7P_64B_MCLK2_MAIN_DEMUX_L0_BRIDGE_DST_BUSECC_PEND" width="1" begin="5" end="5" resetval="0x0" description="Interrupt Pending Status for m4_main_cbass_main_0_m4_main_cbass_br_SCR15M_128b_MCLK2_main_to_SCR7P_64b_MCLK2_main_demux_l0_m2p_bridge_br_SCR15M_128b_MCLK2_main_to_SCR7P_64b_MCLK2_main_demux_l0_bridge_dst_busecc__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_BR_SCR15M_128B_MCLK2_MAIN_TO_SCR5M_256B_MCLK2_RT_L0_M2M_BRIDGE_M4_MAIN_CBASS_BR_SCR15M_128B_MCLK2_MAIN_TO_SCR5M_256B_MCLK2_RT_L0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_PEND" width="1" begin="4" end="4" resetval="0x0" description="Interrupt Pending Status for m4_main_cbass_main_0_m4_main_cbass_br_SCR15M_128b_MCLK2_main_to_SCR5M_256b_MCLK2_RT_l0_m2m_bridge_m4_main_cbass_br_SCR15M_128b_MCLK2_main_to_SCR5M_256b_MCLK2_RT_l0_m2m_bridge_src_edc_ctrl_busecc__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_BR_SCR14M_64B_MCLK2_TO_SCR1M_32B_MCLK2_MAIN_L0_M2M_BRIDGE_M4_MAIN_CBASS_BR_SCR14M_64B_MCLK2_TO_SCR1M_32B_MCLK2_MAIN_L0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_PEND" width="1" begin="3" end="3" resetval="0x0" description="Interrupt Pending Status for m4_main_cbass_main_0_m4_main_cbass_br_SCR14M_64b_MCLK2_to_SCR1M_32b_MCLK2_main_l0_m2m_bridge_m4_main_cbass_br_SCR14M_64b_MCLK2_to_SCR1M_32b_MCLK2_main_l0_m2m_bridge_src_edc_ctrl_busecc__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_BR_SCR15M_128B_MCLK2_MAIN_TO_SCR1M_32B_MCLK2_MAIN_L0_M2M_BRIDGE_M4_MAIN_CBASS_BR_SCR15M_128B_MCLK2_MAIN_TO_SCR1M_32B_MCLK2_MAIN_L0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_PEND" width="1" begin="2" end="2" resetval="0x0" description="Interrupt Pending Status for m4_main_cbass_main_0_m4_main_cbass_br_SCR15M_128b_MCLK2_main_to_SCR1M_32b_MCLK2_main_l0_m2m_bridge_m4_main_cbass_br_SCR15M_128b_MCLK2_main_to_SCR1M_32b_MCLK2_main_l0_m2m_bridge_src_edc_ctrl_busecc__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_BR_SCR15M_128B_MCLK2_MAIN_TO_SCR14M_64B_MCLK2_L0_M2M_BRIDGE_M4_MAIN_CBASS_BR_SCR15M_128B_MCLK2_MAIN_TO_SCR14M_64B_MCLK2_L0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_PEND" width="1" begin="1" end="1" resetval="0x0" description="Interrupt Pending Status for m4_main_cbass_main_0_m4_main_cbass_br_SCR15M_128b_MCLK2_main_to_SCR14M_64b_MCLK2_l0_m2m_bridge_m4_main_cbass_br_SCR15M_128b_MCLK2_main_to_SCR14M_64b_MCLK2_l0_m2m_bridge_src_edc_ctrl_busecc__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_BR_SCR14M_64B_MCLK2_TO_SCR15M_128B_MCLK2_MAIN_L0_M2M_BRIDGE_M4_MAIN_CBASS_BR_SCR14M_64B_MCLK2_TO_SCR15M_128B_MCLK2_MAIN_L0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_PEND" width="1" begin="0" end="0" resetval="0x0" description="Interrupt Pending Status for m4_main_cbass_main_0_m4_main_cbass_br_SCR14M_64b_MCLK2_to_SCR15M_128b_MCLK2_main_l0_m2m_bridge_m4_main_cbass_br_SCR14M_64b_MCLK2_to_SCR15M_128b_MCLK2_main_l0_m2m_bridge_src_edc_ctrl_busecc__pend" range="" rwaccess="RW1S"/>
  </register>
  <register id="CBASS_ECC_SEC_STATUS_REG1" acronym="CBASS_ECC_SEC_STATUS_REG1" offset="0x44" width="32" description="Return to the . Interrupt Status Register 1">
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR14M_64B_MCLK2_SCR_M4_MAIN_CBASS_SCR14M_64B_MCLK2_SCR_EDC_CTRL_BUSECC_4_PEND" width="1" begin="31" end="31" resetval="0x0" description="Interrupt Pending Status for m4_main_cbass_main_0_m4_main_cbass_SCR14M_64b_MCLK2_scr_m4_main_cbass_SCR14M_64b_MCLK2_scr_edc_ctrl_busecc_4__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_CBASS_LPSC_PER_COMMON_ERR_M4_MAIN_CBASS_CBASS_LPSC_PER_COMMON_ERR_EDC_CTRL_BUSECC_PEND" width="1" begin="30" end="30" resetval="0x0" description="Interrupt Pending Status for m4_main_cbass_main_0_m4_main_cbass_cbass_LPSC_per_common_err_m4_main_cbass_cbass_LPSC_per_common_err_edc_ctrl_busecc__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_INAVSS256L_MAIN_0_NAV_SRAM_LO_NRT_M2M_BRIDGE_M4_MAIN_CBASS_INAVSS256L_MAIN_0_NAV_SRAM_LO_NRT_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_PEND" width="1" begin="29" end="29" resetval="0x0" description="Interrupt Pending Status for m4_main_cbass_main_0_m4_main_cbass_Inavss256l_main_0_nav_sram_lo_nrt_m2m_bridge_m4_main_cbass_Inavss256l_main_0_nav_sram_lo_nrt_m2m_bridge_src_edc_ctrl_busecc__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_INAVSS256L_MAIN_0_NAV_NB0_BP_M2M_BRIDGE_M4_MAIN_CBASS_INAVSS256L_MAIN_0_NAV_NB0_BP_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_PEND" width="1" begin="28" end="28" resetval="0x0" description="Interrupt Pending Status for m4_main_cbass_main_0_m4_main_cbass_Inavss256l_main_0_nav_nb0_bp_m2m_bridge_m4_main_cbass_Inavss256l_main_0_nav_nb0_bp_m2m_bridge_src_edc_ctrl_busecc__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_IGIC500SS_MAIN_0_SLV_CFG_P2M_BRIDGE_IGIC500SS_MAIN_0_SLV_CFG_BRIDGE_BUSECC_PEND" width="1" begin="27" end="27" resetval="0x0" description="Interrupt Pending Status for m4_main_cbass_main_0_m4_main_cbass_Igic500ss_main_0_slv_cfg_p2m_bridge_Igic500ss_main_0_slv_cfg_bridge_busecc__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_IEXPORT_VBUSP_32B_SLV_MAIN_0_SLV_M2P_BRIDGE_IEXPORT_VBUSP_32B_SLV_MAIN_0_SLV_BRIDGE_SRC_BUSECC_PEND" width="1" begin="26" end="26" resetval="0x0" description="Interrupt Pending Status for m4_main_cbass_main_0_m4_main_cbass_Iexport_vbusp_32b_slv_main_0_slv_m2p_bridge_Iexport_vbusp_32b_slv_main_0_slv_bridge_src_busecc__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_IEXPORT_VBUSP_32B_SLV_MAIN_0_SLV_M2P_BRIDGE_IEXPORT_VBUSP_32B_SLV_MAIN_0_SLV_BRIDGE_DST_BUSECC_PEND" width="1" begin="25" end="25" resetval="0x0" description="Interrupt Pending Status for m4_main_cbass_main_0_m4_main_cbass_Iexport_vbusp_32b_slv_main_0_slv_m2p_bridge_Iexport_vbusp_32b_slv_main_0_slv_bridge_dst_busecc__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR9P_32B_MCLK2_MSIO_SCR_M4_MAIN_CBASS_SCR9P_32B_MCLK2_MSIO_SCR_EDC_CTRL_BUSECC_2_PEND" width="1" begin="24" end="24" resetval="0x0" description="Interrupt Pending Status for m4_main_cbass_main_0_m4_main_cbass_SCR9P_32b_MCLK2_MSIO_scr_m4_main_cbass_SCR9P_32b_MCLK2_MSIO_scr_edc_ctrl_busecc_2__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR8P_32B_MCLK2_CFG_SCR_M4_MAIN_CBASS_SCR8P_32B_MCLK2_CFG_SCR_EDC_CTRL_BUSECC_4_PEND" width="1" begin="23" end="23" resetval="0x0" description="Interrupt Pending Status for m4_main_cbass_main_0_m4_main_cbass_SCR8P_32b_MCLK2_CFG_scr_m4_main_cbass_SCR8P_32b_MCLK2_CFG_scr_edc_ctrl_busecc_4__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR8P_32B_MCLK2_CFG_SCR_M4_MAIN_CBASS_SCR8P_32B_MCLK2_CFG_SCR_EDC_CTRL_BUSECC_3_PEND" width="1" begin="22" end="22" resetval="0x0" description="Interrupt Pending Status for m4_main_cbass_main_0_m4_main_cbass_SCR8P_32b_MCLK2_CFG_scr_m4_main_cbass_SCR8P_32b_MCLK2_CFG_scr_edc_ctrl_busecc_3__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR7P_64B_MCLK2_MAIN_DEMUX_SCR_M4_MAIN_CBASS_SCR7P_64B_MCLK2_MAIN_DEMUX_SCR_EDC_CTRL_BUSECC_1_PEND" width="1" begin="21" end="21" resetval="0x0" description="Interrupt Pending Status for m4_main_cbass_main_0_m4_main_cbass_SCR7P_64b_MCLK2_main_demux_scr_m4_main_cbass_SCR7P_64b_MCLK2_main_demux_scr_edc_ctrl_busecc_1__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR7P_64B_MCLK2_MAIN_DEMUX_SCR_M4_MAIN_CBASS_SCR7P_64B_MCLK2_MAIN_DEMUX_SCR_EDC_CTRL_BUSECC_0_PEND" width="1" begin="20" end="20" resetval="0x0" description="Interrupt Pending Status for m4_main_cbass_main_0_m4_main_cbass_SCR7P_64b_MCLK2_main_demux_scr_m4_main_cbass_SCR7P_64b_MCLK2_main_demux_scr_edc_ctrl_busecc_0__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR5M_256B_MCLK2_RT_SCR_M4_MAIN_CBASS_SCR5M_256B_MCLK2_RT_SCR_EDC_CTRL_BUSECC_4_PEND" width="1" begin="19" end="19" resetval="0x0" description="Interrupt Pending Status for m4_main_cbass_main_0_m4_main_cbass_SCR5M_256b_MCLK2_RT_scr_m4_main_cbass_SCR5M_256b_MCLK2_RT_scr_edc_ctrl_busecc_4__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR5M_256B_MCLK2_RT_SCR_M4_MAIN_CBASS_SCR5M_256B_MCLK2_RT_SCR_EDC_CTRL_BUSECC_3_PEND" width="1" begin="18" end="18" resetval="0x0" description="Interrupt Pending Status for m4_main_cbass_main_0_m4_main_cbass_SCR5M_256b_MCLK2_RT_scr_m4_main_cbass_SCR5M_256b_MCLK2_RT_scr_edc_ctrl_busecc_3__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR5M_256B_MCLK2_RT_SCR_M4_MAIN_CBASS_SCR5M_256B_MCLK2_RT_SCR_EDC_CTRL_BUSECC_2_PEND" width="1" begin="17" end="17" resetval="0x0" description="Interrupt Pending Status for m4_main_cbass_main_0_m4_main_cbass_SCR5M_256b_MCLK2_RT_scr_m4_main_cbass_SCR5M_256b_MCLK2_RT_scr_edc_ctrl_busecc_2__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR1M_32B_MCLK2_MAIN_SCR_M4_MAIN_CBASS_SCR1M_32B_MCLK2_MAIN_SCR_EDC_CTRL_BUSECC_1_PEND" width="1" begin="16" end="16" resetval="0x0" description="Interrupt Pending Status for m4_main_cbass_main_0_m4_main_cbass_SCR1M_32b_MCLK2_main_scr_m4_main_cbass_SCR1M_32b_MCLK2_main_scr_edc_ctrl_busecc_1__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR8P_32B_MCLK2_CFG_SCR_M4_MAIN_CBASS_SCR8P_32B_MCLK2_CFG_SCR_EDC_CTRL_BUSECC_1_PEND" width="1" begin="15" end="15" resetval="0x0" description="Interrupt Pending Status for m4_main_cbass_main_0_m4_main_cbass_SCR8P_32b_MCLK2_CFG_scr_m4_main_cbass_SCR8P_32b_MCLK2_CFG_scr_edc_ctrl_busecc_1__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR2M_128B_MCLK2_PH_SCR_M4_MAIN_CBASS_SCR2M_128B_MCLK2_PH_SCR_EDC_CTRL_BUSECC_1_PEND" width="1" begin="14" end="14" resetval="0x0" description="Interrupt Pending Status for m4_main_cbass_main_0_m4_main_cbass_SCR2M_128b_MCLK2_PH_scr_m4_main_cbass_SCR2M_128b_MCLK2_PH_scr_edc_ctrl_busecc_1__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR1M_32B_MCLK2_MAIN_SCR_M4_MAIN_CBASS_SCR1M_32B_MCLK2_MAIN_SCR_EDC_CTRL_BUSECC_2_PEND" width="1" begin="13" end="13" resetval="0x0" description="Interrupt Pending Status for m4_main_cbass_main_0_m4_main_cbass_SCR1M_32b_MCLK2_main_scr_m4_main_cbass_SCR1M_32b_MCLK2_main_scr_edc_ctrl_busecc_2__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR2M_128B_MCLK2_PH_SCR_M4_MAIN_CBASS_SCR2M_128B_MCLK2_PH_SCR_EDC_CTRL_BUSECC_0_PEND" width="1" begin="12" end="12" resetval="0x0" description="Interrupt Pending Status for m4_main_cbass_main_0_m4_main_cbass_SCR2M_128b_MCLK2_PH_scr_m4_main_cbass_SCR2M_128b_MCLK2_PH_scr_edc_ctrl_busecc_0__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR1M_32B_MCLK2_MAIN_SCR_M4_MAIN_CBASS_SCR1M_32B_MCLK2_MAIN_SCR_EDC_CTRL_BUSECC_0_PEND" width="1" begin="11" end="11" resetval="0x0" description="Interrupt Pending Status for m4_main_cbass_main_0_m4_main_cbass_SCR1M_32b_MCLK2_main_scr_m4_main_cbass_SCR1M_32b_MCLK2_main_scr_edc_ctrl_busecc_0__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR15M_128B_MCLK2_MAIN_SCR_M4_MAIN_CBASS_SCR15M_128B_MCLK2_MAIN_SCR_EDC_CTRL_BUSECC_9_PEND" width="1" begin="10" end="10" resetval="0x0" description="Interrupt Pending Status for m4_main_cbass_main_0_m4_main_cbass_SCR15M_128b_MCLK2_main_scr_m4_main_cbass_SCR15M_128b_MCLK2_main_scr_edc_ctrl_busecc_9__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR15M_128B_MCLK2_MAIN_SCR_M4_MAIN_CBASS_SCR15M_128B_MCLK2_MAIN_SCR_EDC_CTRL_BUSECC_8_PEND" width="1" begin="9" end="9" resetval="0x0" description="Interrupt Pending Status for m4_main_cbass_main_0_m4_main_cbass_SCR15M_128b_MCLK2_main_scr_m4_main_cbass_SCR15M_128b_MCLK2_main_scr_edc_ctrl_busecc_8__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR15M_128B_MCLK2_MAIN_SCR_M4_MAIN_CBASS_SCR15M_128B_MCLK2_MAIN_SCR_EDC_CTRL_BUSECC_7_PEND" width="1" begin="8" end="8" resetval="0x0" description="Interrupt Pending Status for m4_main_cbass_main_0_m4_main_cbass_SCR15M_128b_MCLK2_main_scr_m4_main_cbass_SCR15M_128b_MCLK2_main_scr_edc_ctrl_busecc_7__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR15M_128B_MCLK2_MAIN_SCR_M4_MAIN_CBASS_SCR15M_128B_MCLK2_MAIN_SCR_EDC_CTRL_BUSECC_12_PEND" width="1" begin="7" end="7" resetval="0x0" description="Interrupt Pending Status for m4_main_cbass_main_0_m4_main_cbass_SCR15M_128b_MCLK2_main_scr_m4_main_cbass_SCR15M_128b_MCLK2_main_scr_edc_ctrl_busecc_12__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR15M_128B_MCLK2_MAIN_SCR_M4_MAIN_CBASS_SCR15M_128B_MCLK2_MAIN_SCR_EDC_CTRL_BUSECC_11_PEND" width="1" begin="6" end="6" resetval="0x0" description="Interrupt Pending Status for m4_main_cbass_main_0_m4_main_cbass_SCR15M_128b_MCLK2_main_scr_m4_main_cbass_SCR15M_128b_MCLK2_main_scr_edc_ctrl_busecc_11__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR15M_128B_MCLK2_MAIN_SCR_M4_MAIN_CBASS_SCR15M_128B_MCLK2_MAIN_SCR_EDC_CTRL_BUSECC_10_PEND" width="1" begin="5" end="5" resetval="0x0" description="Interrupt Pending Status for m4_main_cbass_main_0_m4_main_cbass_SCR15M_128b_MCLK2_main_scr_m4_main_cbass_SCR15M_128b_MCLK2_main_scr_edc_ctrl_busecc_10__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR14M_64B_MCLK2_SCR_M4_MAIN_CBASS_SCR14M_64B_MCLK2_SCR_EDC_CTRL_BUSECC_7_PEND" width="1" begin="4" end="4" resetval="0x0" description="Interrupt Pending Status for m4_main_cbass_main_0_m4_main_cbass_SCR14M_64b_MCLK2_scr_m4_main_cbass_SCR14M_64b_MCLK2_scr_edc_ctrl_busecc_7__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR14M_64B_MCLK2_SCR_M4_MAIN_CBASS_SCR14M_64B_MCLK2_SCR_EDC_CTRL_BUSECC_6_PEND" width="1" begin="3" end="3" resetval="0x0" description="Interrupt Pending Status for m4_main_cbass_main_0_m4_main_cbass_SCR14M_64b_MCLK2_scr_m4_main_cbass_SCR14M_64b_MCLK2_scr_edc_ctrl_busecc_6__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR14M_64B_MCLK2_SCR_M4_MAIN_CBASS_SCR14M_64B_MCLK2_SCR_EDC_CTRL_BUSECC_5_PEND" width="1" begin="2" end="2" resetval="0x0" description="Interrupt Pending Status for m4_main_cbass_main_0_m4_main_cbass_SCR14M_64b_MCLK2_scr_m4_main_cbass_SCR14M_64b_MCLK2_scr_edc_ctrl_busecc_5__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_CBASS_LPSC_PER_COMMON_MMRS_M4_MAIN_CBASS_CBASS_LPSC_PER_COMMON_MMRS_EDC_CTRL_BUSECC_3_PEND" width="1" begin="1" end="1" resetval="0x0" description="Interrupt Pending Status for m4_main_cbass_main_0_m4_main_cbass_cbass_LPSC_per_common_mmrs_m4_main_cbass_cbass_LPSC_per_common_mmrs_edc_ctrl_busecc_3__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_CBASS_LPSC_PER_COMMON_MMRS_M4_MAIN_CBASS_CBASS_LPSC_PER_COMMON_MMRS_EDC_CTRL_BUSECC_2_PEND" width="1" begin="0" end="0" resetval="0x0" description="Interrupt Pending Status for m4_main_cbass_main_0_m4_main_cbass_cbass_LPSC_per_common_mmrs_m4_main_cbass_cbass_LPSC_per_common_mmrs_edc_ctrl_busecc_2__pend" range="" rwaccess="RW1S"/>
  </register>
  <register id="CBASS_ECC_SEC_STATUS_REG2" acronym="CBASS_ECC_SEC_STATUS_REG2" offset="0x48" width="32" description="Return to the . Interrupt Status Register 2">
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_IGIC500SS_MAIN_0_MEM_WR_VBUSM_M2M_BRIDGE_M4_MAIN_CBASS_IGIC500SS_MAIN_0_MEM_WR_VBUSM_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_PEND" width="1" begin="31" end="31" resetval="0x0" description="Interrupt Pending Status for m4_main_cbass_main_0_m4_main_cbass_Igic500ss_main_0_mem_wr_vbusm_m2m_bridge_m4_main_cbass_Igic500ss_main_0_mem_wr_vbusm_m2m_bridge_src_edc_ctrl_busecc__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_IGIC500SS_MAIN_0_MEM_RD_VBUSM_M2M_BRIDGE_M4_MAIN_CBASS_IGIC500SS_MAIN_0_MEM_RD_VBUSM_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_PEND" width="1" begin="30" end="30" resetval="0x0" description="Interrupt Pending Status for m4_main_cbass_main_0_m4_main_cbass_Igic500ss_main_0_mem_rd_vbusm_m2m_bridge_m4_main_cbass_Igic500ss_main_0_mem_rd_vbusm_m2m_bridge_src_edc_ctrl_busecc__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_M2M_BRIDGE_M4_MAIN_CBASS_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_PEND" width="1" begin="29" end="29" resetval="0x0" description="Interrupt Pending Status for m4_main_cbass_main_0_m4_main_cbass_Iexport_vbusm_64b_slv_main_0_slv_m2m_bridge_m4_main_cbass_Iexport_vbusm_64b_slv_main_0_slv_m2m_bridge_src_edc_ctrl_busecc__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_IEXPORT_VBUSM_64B_MST_MAIN_0_MST_M2M_BRIDGE_M4_MAIN_CBASS_IEXPORT_VBUSM_64B_MST_MAIN_0_MST_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_PEND" width="1" begin="28" end="28" resetval="0x0" description="Interrupt Pending Status for m4_main_cbass_main_0_m4_main_cbass_Iexport_vbusm_64b_mst_main_0_mst_m2m_bridge_m4_main_cbass_Iexport_vbusm_64b_mst_main_0_mst_m2m_bridge_src_edc_ctrl_busecc__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_ICOMPUTE_CLUSTER_MAXWELL_TB_VDC_MAIN_0_VBUSP_CFG_P2P_BRIDGE_ICOMPUTE_CLUSTER_MAXWELL_TB_VDC_MAIN_0_VBUSP_CFG_BRIDGE_BUSECC_PEND" width="1" begin="27" end="27" resetval="0x0" description="Interrupt Pending Status for m4_main_cbass_main_0_m4_main_cbass_Icompute_cluster_maxwell_tb_vdc_main_0_vbusp_cfg_p2p_bridge_Icompute_cluster_maxwell_tb_vdc_main_0_vbusp_cfg_bridge_busecc__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_DMSC_SLV_P2P_BRIDGE_DMSC_SLV_BRIDGE_SRC_BUSECC_PEND" width="1" begin="26" end="26" resetval="0x0" description="Interrupt Pending Status for m4_main_cbass_main_0_m4_main_cbass_dmsc_slv_p2p_bridge_dmsc_slv_bridge_src_busecc__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_DMSC_SLV_P2P_BRIDGE_DMSC_SLV_BRIDGE_DST_BUSECC_PEND" width="1" begin="25" end="25" resetval="0x0" description="Interrupt Pending Status for m4_main_cbass_main_0_m4_main_cbass_dmsc_slv_p2p_bridge_dmsc_slv_bridge_dst_busecc__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_CBASS_INT_DMSC_SCR_M4_MAIN_CBASS_CBASS_INT_DMSC_SCR_EDC_CTRL_BUSECC_PEND" width="1" begin="24" end="24" resetval="0x0" description="Interrupt Pending Status for m4_main_cbass_main_0_m4_main_cbass_cbass_int_dmsc_scr_m4_main_cbass_cbass_int_dmsc_scr_edc_ctrl_busecc__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR8P_32B_MCLK2_CFG_SCR_M4_MAIN_CBASS_SCR8P_32B_MCLK2_CFG_SCR_EDC_CTRL_BUSECC_5_PEND" width="1" begin="23" end="23" resetval="0x0" description="Interrupt Pending Status for m4_main_cbass_main_0_m4_main_cbass_SCR8P_32b_MCLK2_CFG_scr_m4_main_cbass_SCR8P_32b_MCLK2_CFG_scr_edc_ctrl_busecc_5__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR11P_32B_MCLK4_CFG_SCR_M4_MAIN_CBASS_SCR11P_32B_MCLK4_CFG_SCR_EDC_CTRL_BUSECC_2_PEND" width="1" begin="22" end="22" resetval="0x0" description="Interrupt Pending Status for m4_main_cbass_main_0_m4_main_cbass_SCR11P_32b_MCLK4_CFG_scr_m4_main_cbass_SCR11P_32b_MCLK4_CFG_scr_edc_ctrl_busecc_2__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR11P_32B_MCLK4_CFG_SCR_M4_MAIN_CBASS_SCR11P_32B_MCLK4_CFG_SCR_EDC_CTRL_BUSECC_0_PEND" width="1" begin="21" end="21" resetval="0x0" description="Interrupt Pending Status for m4_main_cbass_main_0_m4_main_cbass_SCR11P_32b_MCLK4_CFG_scr_m4_main_cbass_SCR11P_32b_MCLK4_CFG_scr_edc_ctrl_busecc_0__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR16P_32B_MCLK4_MSIO_SCR_M4_MAIN_CBASS_SCR16P_32B_MCLK4_MSIO_SCR_EDC_CTRL_BUSECC_4_PEND" width="1" begin="20" end="20" resetval="0x0" description="Interrupt Pending Status for m4_main_cbass_main_0_m4_main_cbass_SCR16P_32b_MCLK4_MSIO_scr_m4_main_cbass_SCR16P_32b_MCLK4_MSIO_scr_edc_ctrl_busecc_4__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR16P_32B_MCLK4_MSIO_SCR_M4_MAIN_CBASS_SCR16P_32B_MCLK4_MSIO_SCR_EDC_CTRL_BUSECC_3_PEND" width="1" begin="19" end="19" resetval="0x0" description="Interrupt Pending Status for m4_main_cbass_main_0_m4_main_cbass_SCR16P_32b_MCLK4_MSIO_scr_m4_main_cbass_SCR16P_32b_MCLK4_MSIO_scr_edc_ctrl_busecc_3__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_BR_SCR1M_32B_MCLK2_MAIN_TO_SCR12P_32B_MCLK4_TIMER_L0_M2P_BRIDGE_BR_SCR1M_32B_MCLK2_MAIN_TO_SCR12P_32B_MCLK4_TIMER_L0_BRIDGE_SRC_BUSECC_PEND" width="1" begin="18" end="18" resetval="0x0" description="Interrupt Pending Status for m4_main_cbass_main_0_m4_main_cbass_br_SCR1M_32b_MCLK2_main_to_SCR12P_32b_MCLK4_timer_l0_m2p_bridge_br_SCR1M_32b_MCLK2_main_to_SCR12P_32b_MCLK4_timer_l0_bridge_src_busecc__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_BR_SCR9P_32B_MCLK2_MSIO_TO_SCR16P_32B_MCLK4_MSIO_L0_P2P_BRIDGE_BR_SCR9P_32B_MCLK2_MSIO_TO_SCR16P_32B_MCLK4_MSIO_L0_BRIDGE_SRC_BUSECC_PEND" width="1" begin="17" end="17" resetval="0x0" description="Interrupt Pending Status for m4_main_cbass_main_0_m4_main_cbass_br_SCR9P_32b_MCLK2_MSIO_to_SCR16P_32b_MCLK4_MSIO_l0_p2p_bridge_br_SCR9P_32b_MCLK2_MSIO_to_SCR16P_32b_MCLK4_MSIO_l0_bridge_src_busecc__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_BR_SCR9P_32B_MCLK2_MSIO_TO_SCR16P_32B_MCLK4_MSIO_L0_P2P_BRIDGE_BR_SCR9P_32B_MCLK2_MSIO_TO_SCR16P_32B_MCLK4_MSIO_L0_BRIDGE_DST_BUSECC_PEND" width="1" begin="16" end="16" resetval="0x0" description="Interrupt Pending Status for m4_main_cbass_main_0_m4_main_cbass_br_SCR9P_32b_MCLK2_MSIO_to_SCR16P_32b_MCLK4_MSIO_l0_p2p_bridge_br_SCR9P_32b_MCLK2_MSIO_to_SCR16P_32b_MCLK4_MSIO_l0_bridge_dst_busecc__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_BR_SCR5M_256B_MCLK2_RT_TO_SCR15M_128B_MCLK2_MAIN_L0_M2M_BRIDGE_M4_MAIN_CBASS_BR_SCR5M_256B_MCLK2_RT_TO_SCR15M_128B_MCLK2_MAIN_L0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_PEND" width="1" begin="15" end="15" resetval="0x0" description="Interrupt Pending Status for m4_main_cbass_main_0_m4_main_cbass_br_SCR5M_256b_MCLK2_RT_to_SCR15M_128b_MCLK2_main_l0_m2m_bridge_m4_main_cbass_br_SCR5M_256b_MCLK2_RT_to_SCR15M_128b_MCLK2_main_l0_m2m_bridge_src_edc_ctrl_busecc__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_BR_SCR1M_32B_MCLK2_MAIN_TO_SCR12P_32B_MCLK4_TIMER_L0_M2P_BRIDGE_BR_SCR1M_32B_MCLK2_MAIN_TO_SCR12P_32B_MCLK4_TIMER_L0_BRIDGE_DST_BUSECC_PEND" width="1" begin="14" end="14" resetval="0x0" description="Interrupt Pending Status for m4_main_cbass_main_0_m4_main_cbass_br_SCR1M_32b_MCLK2_main_to_SCR12P_32b_MCLK4_timer_l0_m2p_bridge_br_SCR1M_32b_MCLK2_main_to_SCR12P_32b_MCLK4_timer_l0_bridge_dst_busecc__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_BR_SCR1M_32B_MCLK2_MAIN_TO_SCR11P_32B_MCLK4_CFG_L0_M2P_BRIDGE_BR_SCR1M_32B_MCLK2_MAIN_TO_SCR11P_32B_MCLK4_CFG_L0_BRIDGE_SRC_BUSECC_PEND" width="1" begin="13" end="13" resetval="0x0" description="Interrupt Pending Status for m4_main_cbass_main_0_m4_main_cbass_br_SCR1M_32b_MCLK2_main_to_SCR11P_32b_MCLK4_CFG_l0_m2p_bridge_br_SCR1M_32b_MCLK2_main_to_SCR11P_32b_MCLK4_CFG_l0_bridge_src_busecc__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_BR_SCR1M_32B_MCLK2_MAIN_TO_SCR11P_32B_MCLK4_CFG_L0_M2P_BRIDGE_BR_SCR1M_32B_MCLK2_MAIN_TO_SCR11P_32B_MCLK4_CFG_L0_BRIDGE_DST_BUSECC_PEND" width="1" begin="12" end="12" resetval="0x0" description="Interrupt Pending Status for m4_main_cbass_main_0_m4_main_cbass_br_SCR1M_32b_MCLK2_main_to_SCR11P_32b_MCLK4_CFG_l0_m2p_bridge_br_SCR1M_32b_MCLK2_main_to_SCR11P_32b_MCLK4_CFG_l0_bridge_dst_busecc__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR11P_32B_MCLK4_CFG_SCR_M4_MAIN_CBASS_SCR11P_32B_MCLK4_CFG_SCR_EDC_CTRL_BUSECC_1_PEND" width="1" begin="11" end="11" resetval="0x0" description="Interrupt Pending Status for m4_main_cbass_main_0_m4_main_cbass_SCR11P_32b_MCLK4_CFG_scr_m4_main_cbass_SCR11P_32b_MCLK4_CFG_scr_edc_ctrl_busecc_1__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR11P_32B_MCLK4_CFG_SCR_M4_MAIN_CBASS_SCR11P_32B_MCLK4_CFG_SCR_EDC_CTRL_BUSECC_3_PEND" width="1" begin="10" end="10" resetval="0x0" description="Interrupt Pending Status for m4_main_cbass_main_0_m4_main_cbass_SCR11P_32b_MCLK4_CFG_scr_m4_main_cbass_SCR11P_32b_MCLK4_CFG_scr_edc_ctrl_busecc_3__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR12P_32B_MCLK4_TIMER_SCR_M4_MAIN_CBASS_SCR12P_32B_MCLK4_TIMER_SCR_EDC_CTRL_BUSECC_0_PEND" width="1" begin="9" end="9" resetval="0x0" description="Interrupt Pending Status for m4_main_cbass_main_0_m4_main_cbass_SCR12P_32b_MCLK4_timer_scr_m4_main_cbass_SCR12P_32b_MCLK4_timer_scr_edc_ctrl_busecc_0__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR12P_32B_MCLK4_TIMER_SCR_M4_MAIN_CBASS_SCR12P_32B_MCLK4_TIMER_SCR_EDC_CTRL_BUSECC_1_PEND" width="1" begin="8" end="8" resetval="0x0" description="Interrupt Pending Status for m4_main_cbass_main_0_m4_main_cbass_SCR12P_32b_MCLK4_timer_scr_m4_main_cbass_SCR12P_32b_MCLK4_timer_scr_edc_ctrl_busecc_1__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR16P_32B_MCLK4_MSIO_SCR_M4_MAIN_CBASS_SCR16P_32B_MCLK4_MSIO_SCR_EDC_CTRL_BUSECC_0_PEND" width="1" begin="7" end="7" resetval="0x0" description="Interrupt Pending Status for m4_main_cbass_main_0_m4_main_cbass_SCR16P_32b_MCLK4_MSIO_scr_m4_main_cbass_SCR16P_32b_MCLK4_MSIO_scr_edc_ctrl_busecc_0__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR16P_32B_MCLK4_MSIO_SCR_M4_MAIN_CBASS_SCR16P_32B_MCLK4_MSIO_SCR_EDC_CTRL_BUSECC_1_PEND" width="1" begin="6" end="6" resetval="0x0" description="Interrupt Pending Status for m4_main_cbass_main_0_m4_main_cbass_SCR16P_32b_MCLK4_MSIO_scr_m4_main_cbass_SCR16P_32b_MCLK4_MSIO_scr_edc_ctrl_busecc_1__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR16P_32B_MCLK4_MSIO_SCR_M4_MAIN_CBASS_SCR16P_32B_MCLK4_MSIO_SCR_EDC_CTRL_BUSECC_2_PEND" width="1" begin="5" end="5" resetval="0x0" description="Interrupt Pending Status for m4_main_cbass_main_0_m4_main_cbass_SCR16P_32b_MCLK4_MSIO_scr_m4_main_cbass_SCR16P_32b_MCLK4_MSIO_scr_edc_ctrl_busecc_2__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR12P_32B_MCLK4_TIMER_SCR_M4_MAIN_CBASS_SCR12P_32B_MCLK4_TIMER_SCR_EDC_CTRL_BUSECC_3_PEND" width="1" begin="4" end="4" resetval="0x0" description="Interrupt Pending Status for m4_main_cbass_main_0_m4_main_cbass_SCR12P_32b_MCLK4_timer_scr_m4_main_cbass_SCR12P_32b_MCLK4_timer_scr_edc_ctrl_busecc_3__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR12P_32B_MCLK4_TIMER_SCR_M4_MAIN_CBASS_SCR12P_32B_MCLK4_TIMER_SCR_EDC_CTRL_BUSECC_2_PEND" width="1" begin="3" end="3" resetval="0x0" description="Interrupt Pending Status for m4_main_cbass_main_0_m4_main_cbass_SCR12P_32b_MCLK4_timer_scr_m4_main_cbass_SCR12P_32b_MCLK4_timer_scr_edc_ctrl_busecc_2__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR11P_32B_MCLK4_CFG_SCR_M4_MAIN_CBASS_SCR11P_32B_MCLK4_CFG_SCR_EDC_CTRL_BUSECC_6_PEND" width="1" begin="2" end="2" resetval="0x0" description="Interrupt Pending Status for m4_main_cbass_main_0_m4_main_cbass_SCR11P_32b_MCLK4_CFG_scr_m4_main_cbass_SCR11P_32b_MCLK4_CFG_scr_edc_ctrl_busecc_6__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR11P_32B_MCLK4_CFG_SCR_M4_MAIN_CBASS_SCR11P_32B_MCLK4_CFG_SCR_EDC_CTRL_BUSECC_5_PEND" width="1" begin="1" end="1" resetval="0x0" description="Interrupt Pending Status for m4_main_cbass_main_0_m4_main_cbass_SCR11P_32b_MCLK4_CFG_scr_m4_main_cbass_SCR11P_32b_MCLK4_CFG_scr_edc_ctrl_busecc_5__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR11P_32B_MCLK4_CFG_SCR_M4_MAIN_CBASS_SCR11P_32B_MCLK4_CFG_SCR_EDC_CTRL_BUSECC_4_PEND" width="1" begin="0" end="0" resetval="0x0" description="Interrupt Pending Status for m4_main_cbass_main_0_m4_main_cbass_SCR11P_32b_MCLK4_CFG_scr_m4_main_cbass_SCR11P_32b_MCLK4_CFG_scr_edc_ctrl_busecc_4__pend" range="" rwaccess="RW1S"/>
  </register>
  <register id="CBASS_ECC_SEC_STATUS_REG3" acronym="CBASS_ECC_SEC_STATUS_REG3" offset="0x4C" width="32" description="Return to the . Interrupt Status Register 3">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="VDC_DATA_VBUSM_64B_REF_MCU2MAIN_DST_VBUSS_PEND" width="1" begin="25" end="25" resetval="0x0" description="Interrupt Pending Status for vdc_data_vbusm_64b_ref_mcu2main_dst_vbuss__pend" range="" rwaccess="RW1S"/>
    <bitfield id="VDC_DATA_VBUSM_64B_REF_MCU2MAIN_M2M_VBUSS_PEND" width="1" begin="24" end="24" resetval="0x0" description="Interrupt Pending Status for vdc_data_vbusm_64b_ref_mcu2main_m2m_vbuss__pend" range="" rwaccess="RW1S"/>
    <bitfield id="VDC_DATA_VBUSM_64B_REF_MAIN2MCU_SRC_VBUSS_PEND" width="1" begin="23" end="23" resetval="0x0" description="Interrupt Pending Status for vdc_data_vbusm_64b_ref_main2mcu_src_vbuss__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCRM_32B_DEBUGSS_MCLK4_SCR_M4_MAIN_CBASS_SCRM_32B_DEBUGSS_MCLK4_SCR_EDC_CTRL_BUSECC_1_PEND" width="1" begin="22" end="22" resetval="0x0" description="Interrupt Pending Status for m4_main_cbass_main_0_m4_main_cbass_SCRM_32b_debugss_MCLK4_scr_m4_main_cbass_SCRM_32b_debugss_MCLK4_scr_edc_ctrl_busecc_1__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCRM_32B_DEBUGSS_MCLK4_SCR_M4_MAIN_CBASS_SCRM_32B_DEBUGSS_MCLK4_SCR_EDC_CTRL_BUSECC_0_PEND" width="1" begin="21" end="21" resetval="0x0" description="Interrupt Pending Status for m4_main_cbass_main_0_m4_main_cbass_SCRM_32b_debugss_MCLK4_scr_m4_main_cbass_SCRM_32b_debugss_MCLK4_scr_edc_ctrl_busecc_0__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_IM4_MAIN_CBASS_MAIN_0_CBASS_ERR_SLV_P2P_BRIDGE_IM4_MAIN_CBASS_MAIN_0_CBASS_ERR_SLV_BRIDGE_BUSECC_PEND" width="1" begin="20" end="20" resetval="0x0" description="Interrupt Pending Status for m4_main_cbass_main_0_m4_main_cbass_Im4_main_cbass_main_0_cbass_err_slv_p2p_bridge_Im4_main_cbass_main_0_cbass_err_slv_bridge_busecc__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_BR_SCRM_32B_DEBUGSS_MCLK4_TO_SCR14M_64B_MCLK2_L0_M2M_BRIDGE_M4_MAIN_CBASS_BR_SCRM_32B_DEBUGSS_MCLK4_TO_SCR14M_64B_MCLK2_L0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_PEND" width="1" begin="19" end="19" resetval="0x0" description="Interrupt Pending Status for m4_main_cbass_main_0_m4_main_cbass_br_SCRM_32b_debugss_MCLK4_to_SCR14M_64b_MCLK2_l0_m2m_bridge_m4_main_cbass_br_SCRM_32b_debugss_MCLK4_to_SCR14M_64b_MCLK2_l0_m2m_bridge_src_edc_ctrl_busecc__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_BR_SCRM_32B_DEBUGSS_MCLK4_TO_SCR14M_64B_MCLK2_L0_M2M_BRIDGE_M4_MAIN_CBASS_BR_SCRM_32B_DEBUGSS_MCLK4_TO_SCR14M_64B_MCLK2_L0_M2M_BRIDGE_DST_EDC_CTRL_BUSECC_PEND" width="1" begin="18" end="18" resetval="0x0" description="Interrupt Pending Status for m4_main_cbass_main_0_m4_main_cbass_br_SCRM_32b_debugss_MCLK4_to_SCR14M_64b_MCLK2_l0_m2m_bridge_m4_main_cbass_br_SCRM_32b_debugss_MCLK4_to_SCR14M_64b_MCLK2_l0_m2m_bridge_dst_edc_ctrl_busecc__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_MAIN_SYSCLK0_4_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_4_BUSECC_5_PEND" width="1" begin="17" end="17" resetval="0x0" description="Interrupt Pending Status for m4_main_cbass_main_0_m4_main_cbass_main_sysclk0_4_clk_edc_ctrl_cbass_int_main_sysclk0_4_busecc_5__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_MAIN_SYSCLK0_4_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_4_BUSECC_4_PEND" width="1" begin="16" end="16" resetval="0x0" description="Interrupt Pending Status for m4_main_cbass_main_0_m4_main_cbass_main_sysclk0_4_clk_edc_ctrl_cbass_int_main_sysclk0_4_busecc_4__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_MAIN_SYSCLK0_4_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_4_BUSECC_3_PEND" width="1" begin="15" end="15" resetval="0x0" description="Interrupt Pending Status for m4_main_cbass_main_0_m4_main_cbass_main_sysclk0_4_clk_edc_ctrl_cbass_int_main_sysclk0_4_busecc_3__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_MAIN_SYSCLK0_4_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_4_BUSECC_2_PEND" width="1" begin="14" end="14" resetval="0x0" description="Interrupt Pending Status for m4_main_cbass_main_0_m4_main_cbass_main_sysclk0_4_clk_edc_ctrl_cbass_int_main_sysclk0_4_busecc_2__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_MAIN_SYSCLK0_4_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_4_BUSECC_1_PEND" width="1" begin="13" end="13" resetval="0x0" description="Interrupt Pending Status for m4_main_cbass_main_0_m4_main_cbass_main_sysclk0_4_clk_edc_ctrl_cbass_int_main_sysclk0_4_busecc_1__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_MAIN_SYSCLK0_4_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_4_BUSECC_0_PEND" width="1" begin="12" end="12" resetval="0x0" description="Interrupt Pending Status for m4_main_cbass_main_0_m4_main_cbass_main_sysclk0_4_clk_edc_ctrl_cbass_int_main_sysclk0_4_busecc_0__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_MAIN_SYSCLK0_2_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_2_BUSECC_6_PEND" width="1" begin="11" end="11" resetval="0x0" description="Interrupt Pending Status for m4_main_cbass_main_0_m4_main_cbass_main_sysclk0_2_clk_edc_ctrl_cbass_int_main_sysclk0_2_busecc_6__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_MAIN_SYSCLK0_2_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_2_BUSECC_5_PEND" width="1" begin="10" end="10" resetval="0x0" description="Interrupt Pending Status for m4_main_cbass_main_0_m4_main_cbass_main_sysclk0_2_clk_edc_ctrl_cbass_int_main_sysclk0_2_busecc_5__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_MAIN_SYSCLK0_2_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_2_BUSECC_4_PEND" width="1" begin="9" end="9" resetval="0x0" description="Interrupt Pending Status for m4_main_cbass_main_0_m4_main_cbass_main_sysclk0_2_clk_edc_ctrl_cbass_int_main_sysclk0_2_busecc_4__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_MAIN_SYSCLK0_2_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_2_BUSECC_3_PEND" width="1" begin="8" end="8" resetval="0x0" description="Interrupt Pending Status for m4_main_cbass_main_0_m4_main_cbass_main_sysclk0_2_clk_edc_ctrl_cbass_int_main_sysclk0_2_busecc_3__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_MAIN_SYSCLK0_2_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_2_BUSECC_2_PEND" width="1" begin="7" end="7" resetval="0x0" description="Interrupt Pending Status for m4_main_cbass_main_0_m4_main_cbass_main_sysclk0_2_clk_edc_ctrl_cbass_int_main_sysclk0_2_busecc_2__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_MAIN_SYSCLK0_2_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_2_BUSECC_1_PEND" width="1" begin="6" end="6" resetval="0x0" description="Interrupt Pending Status for m4_main_cbass_main_0_m4_main_cbass_main_sysclk0_2_clk_edc_ctrl_cbass_int_main_sysclk0_2_busecc_1__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_MAIN_SYSCLK0_2_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_2_BUSECC_0_PEND" width="1" begin="5" end="5" resetval="0x0" description="Interrupt Pending Status for m4_main_cbass_main_0_m4_main_cbass_main_sysclk0_2_clk_edc_ctrl_cbass_int_main_sysclk0_2_busecc_0__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_INAVSS256L_MAIN_0_NAV_MST_LO_M2M_BRIDGE_M4_MAIN_CBASS_INAVSS256L_MAIN_0_NAV_MST_LO_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_PEND" width="1" begin="4" end="4" resetval="0x0" description="Interrupt Pending Status for m4_main_cbass_main_0_m4_main_cbass_Inavss256l_main_0_nav_mst_lo_m2m_bridge_m4_main_cbass_Inavss256l_main_0_nav_mst_lo_m2m_bridge_src_edc_ctrl_busecc__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_INAVSS256L_MAIN_0_NAV_MST_HI_M2M_BRIDGE_M4_MAIN_CBASS_INAVSS256L_MAIN_0_NAV_MST_HI_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_PEND" width="1" begin="3" end="3" resetval="0x0" description="Interrupt Pending Status for m4_main_cbass_main_0_m4_main_cbass_Inavss256l_main_0_nav_mst_hi_m2m_bridge_m4_main_cbass_Inavss256l_main_0_nav_mst_hi_m2m_bridge_src_edc_ctrl_busecc__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_INAVSS256L_MAIN_0_NAV_DDR_LO_M2M_BRIDGE_M4_MAIN_CBASS_INAVSS256L_MAIN_0_NAV_DDR_LO_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_PEND" width="1" begin="2" end="2" resetval="0x0" description="Interrupt Pending Status for m4_main_cbass_main_0_m4_main_cbass_Inavss256l_main_0_nav_ddr_lo_m2m_bridge_m4_main_cbass_Inavss256l_main_0_nav_ddr_lo_m2m_bridge_src_edc_ctrl_busecc__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_INAVSS256L_MAIN_0_NAV_DDR_HI_M2M_BRIDGE_M4_MAIN_CBASS_INAVSS256L_MAIN_0_NAV_DDR_HI_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_PEND" width="1" begin="1" end="1" resetval="0x0" description="Interrupt Pending Status for m4_main_cbass_main_0_m4_main_cbass_Inavss256l_main_0_nav_ddr_hi_m2m_bridge_m4_main_cbass_Inavss256l_main_0_nav_ddr_hi_m2m_bridge_src_edc_ctrl_busecc__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_IGIC500SS_MAIN_0_SLV_CFG_P2M_BRIDGE_IGIC500SS_MAIN_0_SLV_CFG_BRIDGE_REASSEMBLY_BUSECC_PEND" width="1" begin="0" end="0" resetval="0x0" description="Interrupt Pending Status for m4_main_cbass_main_0_m4_main_cbass_Igic500ss_main_0_slv_cfg_p2m_bridge_Igic500ss_main_0_slv_cfg_bridge_reassembly_busecc__pend" range="" rwaccess="RW1S"/>
  </register>
  <register id="CBASS_ECC_SEC_ENABLE_SET_REG0" acronym="CBASS_ECC_SEC_ENABLE_SET_REG0" offset="0x80" width="32" description="Return to the . Interrupt Enable Set Register 0">
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_CBASS_LPSC_PER_COMMON_MMRS_M4_MAIN_CBASS_CBASS_LPSC_PER_COMMON_MMRS_EDC_CTRL_BUSECC_1_ENABLE_SET" width="1" begin="31" end="31" resetval="0x0" description="Interrupt Enable Set Register for m4_main_cbass_main_0_m4_main_cbass_cbass_LPSC_per_common_mmrs_m4_main_cbass_cbass_LPSC_per_common_mmrs_edc_ctrl_busecc_1__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_BR_SCR1M_32B_MCLK2_MAIN_TO_SCR9P_32B_MCLK2_MSIO_L0_M2P_BRIDGE_BR_SCR1M_32B_MCLK2_MAIN_TO_SCR9P_32B_MCLK2_MSIO_L0_BRIDGE_DST_BUSECC_ENABLE_SET" width="1" begin="30" end="30" resetval="0x0" description="Interrupt Enable Set Register for m4_main_cbass_main_0_m4_main_cbass_br_SCR1M_32b_MCLK2_main_to_SCR9P_32b_MCLK2_MSIO_l0_m2p_bridge_br_SCR1M_32b_MCLK2_main_to_SCR9P_32b_MCLK2_MSIO_l0_bridge_dst_busecc__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_BR_SCR15M_128B_MCLK2_MAIN_TO_SCR7P_64B_MCLK2_MAIN_DEMUX_L0_M2P_BRIDGE_BR_SCR15M_128B_MCLK2_MAIN_TO_SCR7P_64B_MCLK2_MAIN_DEMUX_L0_BRIDGE_SRC_BUSECC_ENABLE_SET" width="1" begin="29" end="29" resetval="0x0" description="Interrupt Enable Set Register for m4_main_cbass_main_0_m4_main_cbass_br_SCR15M_128b_MCLK2_main_to_SCR7P_64b_MCLK2_main_demux_l0_m2p_bridge_br_SCR15M_128b_MCLK2_main_to_SCR7P_64b_MCLK2_main_demux_l0_bridge_src_busecc__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_BR_SCR15M_128B_MCLK2_MAIN_TO_SCR8P_32B_MCLK2_CFG_L0_M2P_BRIDGE_BR_SCR15M_128B_MCLK2_MAIN_TO_SCR8P_32B_MCLK2_CFG_L0_BRIDGE_DST_BUSECC_ENABLE_SET" width="1" begin="28" end="28" resetval="0x0" description="Interrupt Enable Set Register for m4_main_cbass_main_0_m4_main_cbass_br_SCR15M_128b_MCLK2_main_to_SCR8P_32b_MCLK2_CFG_l0_m2p_bridge_br_SCR15M_128b_MCLK2_main_to_SCR8P_32b_MCLK2_CFG_l0_bridge_dst_busecc__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR9P_32B_MCLK2_MSIO_SCR_M4_MAIN_CBASS_SCR9P_32B_MCLK2_MSIO_SCR_EDC_CTRL_BUSECC_0_ENABLE_SET" width="1" begin="27" end="27" resetval="0x0" description="Interrupt Enable Set Register for m4_main_cbass_main_0_m4_main_cbass_SCR9P_32b_MCLK2_MSIO_scr_m4_main_cbass_SCR9P_32b_MCLK2_MSIO_scr_edc_ctrl_busecc_0__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR8P_32B_MCLK2_CFG_SCR_M4_MAIN_CBASS_SCR8P_32B_MCLK2_CFG_SCR_EDC_CTRL_BUSECC_0_ENABLE_SET" width="1" begin="26" end="26" resetval="0x0" description="Interrupt Enable Set Register for m4_main_cbass_main_0_m4_main_cbass_SCR8P_32b_MCLK2_CFG_scr_m4_main_cbass_SCR8P_32b_MCLK2_CFG_scr_edc_ctrl_busecc_0__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR8P_32B_MCLK2_CFG_SCR_M4_MAIN_CBASS_SCR8P_32B_MCLK2_CFG_SCR_EDC_CTRL_BUSECC_2_ENABLE_SET" width="1" begin="25" end="25" resetval="0x0" description="Interrupt Enable Set Register for m4_main_cbass_main_0_m4_main_cbass_SCR8P_32b_MCLK2_CFG_scr_m4_main_cbass_SCR8P_32b_MCLK2_CFG_scr_edc_ctrl_busecc_2__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR5M_256B_MCLK2_RT_SCR_M4_MAIN_CBASS_SCR5M_256B_MCLK2_RT_SCR_EDC_CTRL_BUSECC_1_ENABLE_SET" width="1" begin="24" end="24" resetval="0x0" description="Interrupt Enable Set Register for m4_main_cbass_main_0_m4_main_cbass_SCR5M_256b_MCLK2_RT_scr_m4_main_cbass_SCR5M_256b_MCLK2_RT_scr_edc_ctrl_busecc_1__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR5M_256B_MCLK2_RT_SCR_M4_MAIN_CBASS_SCR5M_256B_MCLK2_RT_SCR_EDC_CTRL_BUSECC_0_ENABLE_SET" width="1" begin="23" end="23" resetval="0x0" description="Interrupt Enable Set Register for m4_main_cbass_main_0_m4_main_cbass_SCR5M_256b_MCLK2_RT_scr_m4_main_cbass_SCR5M_256b_MCLK2_RT_scr_edc_ctrl_busecc_0__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR9P_32B_MCLK2_MSIO_SCR_M4_MAIN_CBASS_SCR9P_32B_MCLK2_MSIO_SCR_EDC_CTRL_BUSECC_1_ENABLE_SET" width="1" begin="22" end="22" resetval="0x0" description="Interrupt Enable Set Register for m4_main_cbass_main_0_m4_main_cbass_SCR9P_32b_MCLK2_MSIO_scr_m4_main_cbass_SCR9P_32b_MCLK2_MSIO_scr_edc_ctrl_busecc_1__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR15M_128B_MCLK2_MAIN_SCR_M4_MAIN_CBASS_SCR15M_128B_MCLK2_MAIN_SCR_EDC_CTRL_BUSECC_6_ENABLE_SET" width="1" begin="21" end="21" resetval="0x0" description="Interrupt Enable Set Register for m4_main_cbass_main_0_m4_main_cbass_SCR15M_128b_MCLK2_main_scr_m4_main_cbass_SCR15M_128b_MCLK2_main_scr_edc_ctrl_busecc_6__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR15M_128B_MCLK2_MAIN_SCR_M4_MAIN_CBASS_SCR15M_128B_MCLK2_MAIN_SCR_EDC_CTRL_BUSECC_5_ENABLE_SET" width="1" begin="20" end="20" resetval="0x0" description="Interrupt Enable Set Register for m4_main_cbass_main_0_m4_main_cbass_SCR15M_128b_MCLK2_main_scr_m4_main_cbass_SCR15M_128b_MCLK2_main_scr_edc_ctrl_busecc_5__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR15M_128B_MCLK2_MAIN_SCR_M4_MAIN_CBASS_SCR15M_128B_MCLK2_MAIN_SCR_EDC_CTRL_BUSECC_4_ENABLE_SET" width="1" begin="19" end="19" resetval="0x0" description="Interrupt Enable Set Register for m4_main_cbass_main_0_m4_main_cbass_SCR15M_128b_MCLK2_main_scr_m4_main_cbass_SCR15M_128b_MCLK2_main_scr_edc_ctrl_busecc_4__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR15M_128B_MCLK2_MAIN_SCR_M4_MAIN_CBASS_SCR15M_128B_MCLK2_MAIN_SCR_EDC_CTRL_BUSECC_3_ENABLE_SET" width="1" begin="18" end="18" resetval="0x0" description="Interrupt Enable Set Register for m4_main_cbass_main_0_m4_main_cbass_SCR15M_128b_MCLK2_main_scr_m4_main_cbass_SCR15M_128b_MCLK2_main_scr_edc_ctrl_busecc_3__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR15M_128B_MCLK2_MAIN_SCR_M4_MAIN_CBASS_SCR15M_128B_MCLK2_MAIN_SCR_EDC_CTRL_BUSECC_2_ENABLE_SET" width="1" begin="17" end="17" resetval="0x0" description="Interrupt Enable Set Register for m4_main_cbass_main_0_m4_main_cbass_SCR15M_128b_MCLK2_main_scr_m4_main_cbass_SCR15M_128b_MCLK2_main_scr_edc_ctrl_busecc_2__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR15M_128B_MCLK2_MAIN_SCR_M4_MAIN_CBASS_SCR15M_128B_MCLK2_MAIN_SCR_EDC_CTRL_BUSECC_0_ENABLE_SET" width="1" begin="16" end="16" resetval="0x0" description="Interrupt Enable Set Register for m4_main_cbass_main_0_m4_main_cbass_SCR15M_128b_MCLK2_main_scr_m4_main_cbass_SCR15M_128b_MCLK2_main_scr_edc_ctrl_busecc_0__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR15M_128B_MCLK2_MAIN_SCR_M4_MAIN_CBASS_SCR15M_128B_MCLK2_MAIN_SCR_EDC_CTRL_BUSECC_1_ENABLE_SET" width="1" begin="15" end="15" resetval="0x0" description="Interrupt Enable Set Register for m4_main_cbass_main_0_m4_main_cbass_SCR15M_128b_MCLK2_main_scr_m4_main_cbass_SCR15M_128b_MCLK2_main_scr_edc_ctrl_busecc_1__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR14M_64B_MCLK2_SCR_M4_MAIN_CBASS_SCR14M_64B_MCLK2_SCR_EDC_CTRL_BUSECC_3_ENABLE_SET" width="1" begin="14" end="14" resetval="0x0" description="Interrupt Enable Set Register for m4_main_cbass_main_0_m4_main_cbass_SCR14M_64b_MCLK2_scr_m4_main_cbass_SCR14M_64b_MCLK2_scr_edc_ctrl_busecc_3__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR14M_64B_MCLK2_SCR_M4_MAIN_CBASS_SCR14M_64B_MCLK2_SCR_EDC_CTRL_BUSECC_2_ENABLE_SET" width="1" begin="13" end="13" resetval="0x0" description="Interrupt Enable Set Register for m4_main_cbass_main_0_m4_main_cbass_SCR14M_64b_MCLK2_scr_m4_main_cbass_SCR14M_64b_MCLK2_scr_edc_ctrl_busecc_2__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR14M_64B_MCLK2_SCR_M4_MAIN_CBASS_SCR14M_64B_MCLK2_SCR_EDC_CTRL_BUSECC_1_ENABLE_SET" width="1" begin="12" end="12" resetval="0x0" description="Interrupt Enable Set Register for m4_main_cbass_main_0_m4_main_cbass_SCR14M_64b_MCLK2_scr_m4_main_cbass_SCR14M_64b_MCLK2_scr_edc_ctrl_busecc_1__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR14M_64B_MCLK2_SCR_M4_MAIN_CBASS_SCR14M_64B_MCLK2_SCR_EDC_CTRL_BUSECC_0_ENABLE_SET" width="1" begin="11" end="11" resetval="0x0" description="Interrupt Enable Set Register for m4_main_cbass_main_0_m4_main_cbass_SCR14M_64b_MCLK2_scr_m4_main_cbass_SCR14M_64b_MCLK2_scr_edc_ctrl_busecc_0__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_BR_SCR1M_32B_MCLK2_MAIN_TO_SCR9P_32B_MCLK2_MSIO_L0_M2P_BRIDGE_BR_SCR1M_32B_MCLK2_MAIN_TO_SCR9P_32B_MCLK2_MSIO_L0_BRIDGE_SRC_BUSECC_ENABLE_SET" width="1" begin="10" end="10" resetval="0x0" description="Interrupt Enable Set Register for m4_main_cbass_main_0_m4_main_cbass_br_SCR1M_32b_MCLK2_main_to_SCR9P_32b_MCLK2_MSIO_l0_m2p_bridge_br_SCR1M_32b_MCLK2_main_to_SCR9P_32b_MCLK2_MSIO_l0_bridge_src_busecc__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_BR_SCR2M_128B_MCLK2_PH_TO_SCR5M_256B_MCLK2_RT_L0_M2M_BRIDGE_M4_MAIN_CBASS_BR_SCR2M_128B_MCLK2_PH_TO_SCR5M_256B_MCLK2_RT_L0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="9" end="9" resetval="0x0" description="Interrupt Enable Set Register for m4_main_cbass_main_0_m4_main_cbass_br_SCR2M_128b_MCLK2_PH_to_SCR5M_256b_MCLK2_RT_l0_m2m_bridge_m4_main_cbass_br_SCR2M_128b_MCLK2_PH_to_SCR5M_256b_MCLK2_RT_l0_m2m_bridge_src_edc_ctrl_busecc__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_BR_SCR15M_128B_MCLK2_MAIN_TO_SCR8P_32B_MCLK2_CFG_L0_M2P_BRIDGE_BR_SCR15M_128B_MCLK2_MAIN_TO_SCR8P_32B_MCLK2_CFG_L0_BRIDGE_SRC_BUSECC_ENABLE_SET" width="1" begin="8" end="8" resetval="0x0" description="Interrupt Enable Set Register for m4_main_cbass_main_0_m4_main_cbass_br_SCR15M_128b_MCLK2_main_to_SCR8P_32b_MCLK2_CFG_l0_m2p_bridge_br_SCR15M_128b_MCLK2_main_to_SCR8P_32b_MCLK2_CFG_l0_bridge_src_busecc__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_BR_SCR14M_64B_MCLK2_TO_SCR5M_256B_MCLK2_RT_L0_M2M_BRIDGE_M4_MAIN_CBASS_BR_SCR14M_64B_MCLK2_TO_SCR5M_256B_MCLK2_RT_L0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="7" end="7" resetval="0x0" description="Interrupt Enable Set Register for m4_main_cbass_main_0_m4_main_cbass_br_SCR14M_64b_MCLK2_to_SCR5M_256b_MCLK2_RT_l0_m2m_bridge_m4_main_cbass_br_SCR14M_64b_MCLK2_to_SCR5M_256b_MCLK2_RT_l0_m2m_bridge_src_edc_ctrl_busecc__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_CBASS_LPSC_PER_COMMON_MMRS_M4_MAIN_CBASS_CBASS_LPSC_PER_COMMON_MMRS_EDC_CTRL_BUSECC_0_ENABLE_SET" width="1" begin="6" end="6" resetval="0x0" description="Interrupt Enable Set Register for m4_main_cbass_main_0_m4_main_cbass_cbass_LPSC_per_common_mmrs_m4_main_cbass_cbass_LPSC_per_common_mmrs_edc_ctrl_busecc_0__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_BR_SCR15M_128B_MCLK2_MAIN_TO_SCR7P_64B_MCLK2_MAIN_DEMUX_L0_M2P_BRIDGE_BR_SCR15M_128B_MCLK2_MAIN_TO_SCR7P_64B_MCLK2_MAIN_DEMUX_L0_BRIDGE_DST_BUSECC_ENABLE_SET" width="1" begin="5" end="5" resetval="0x0" description="Interrupt Enable Set Register for m4_main_cbass_main_0_m4_main_cbass_br_SCR15M_128b_MCLK2_main_to_SCR7P_64b_MCLK2_main_demux_l0_m2p_bridge_br_SCR15M_128b_MCLK2_main_to_SCR7P_64b_MCLK2_main_demux_l0_bridge_dst_busecc__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_BR_SCR15M_128B_MCLK2_MAIN_TO_SCR5M_256B_MCLK2_RT_L0_M2M_BRIDGE_M4_MAIN_CBASS_BR_SCR15M_128B_MCLK2_MAIN_TO_SCR5M_256B_MCLK2_RT_L0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="4" end="4" resetval="0x0" description="Interrupt Enable Set Register for m4_main_cbass_main_0_m4_main_cbass_br_SCR15M_128b_MCLK2_main_to_SCR5M_256b_MCLK2_RT_l0_m2m_bridge_m4_main_cbass_br_SCR15M_128b_MCLK2_main_to_SCR5M_256b_MCLK2_RT_l0_m2m_bridge_src_edc_ctrl_busecc__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_BR_SCR14M_64B_MCLK2_TO_SCR1M_32B_MCLK2_MAIN_L0_M2M_BRIDGE_M4_MAIN_CBASS_BR_SCR14M_64B_MCLK2_TO_SCR1M_32B_MCLK2_MAIN_L0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="3" end="3" resetval="0x0" description="Interrupt Enable Set Register for m4_main_cbass_main_0_m4_main_cbass_br_SCR14M_64b_MCLK2_to_SCR1M_32b_MCLK2_main_l0_m2m_bridge_m4_main_cbass_br_SCR14M_64b_MCLK2_to_SCR1M_32b_MCLK2_main_l0_m2m_bridge_src_edc_ctrl_busecc__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_BR_SCR15M_128B_MCLK2_MAIN_TO_SCR1M_32B_MCLK2_MAIN_L0_M2M_BRIDGE_M4_MAIN_CBASS_BR_SCR15M_128B_MCLK2_MAIN_TO_SCR1M_32B_MCLK2_MAIN_L0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="2" end="2" resetval="0x0" description="Interrupt Enable Set Register for m4_main_cbass_main_0_m4_main_cbass_br_SCR15M_128b_MCLK2_main_to_SCR1M_32b_MCLK2_main_l0_m2m_bridge_m4_main_cbass_br_SCR15M_128b_MCLK2_main_to_SCR1M_32b_MCLK2_main_l0_m2m_bridge_src_edc_ctrl_busecc__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_BR_SCR15M_128B_MCLK2_MAIN_TO_SCR14M_64B_MCLK2_L0_M2M_BRIDGE_M4_MAIN_CBASS_BR_SCR15M_128B_MCLK2_MAIN_TO_SCR14M_64B_MCLK2_L0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="1" end="1" resetval="0x0" description="Interrupt Enable Set Register for m4_main_cbass_main_0_m4_main_cbass_br_SCR15M_128b_MCLK2_main_to_SCR14M_64b_MCLK2_l0_m2m_bridge_m4_main_cbass_br_SCR15M_128b_MCLK2_main_to_SCR14M_64b_MCLK2_l0_m2m_bridge_src_edc_ctrl_busecc__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_BR_SCR14M_64B_MCLK2_TO_SCR15M_128B_MCLK2_MAIN_L0_M2M_BRIDGE_M4_MAIN_CBASS_BR_SCR14M_64B_MCLK2_TO_SCR15M_128B_MCLK2_MAIN_L0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="0" end="0" resetval="0x0" description="Interrupt Enable Set Register for m4_main_cbass_main_0_m4_main_cbass_br_SCR14M_64b_MCLK2_to_SCR15M_128b_MCLK2_main_l0_m2m_bridge_m4_main_cbass_br_SCR14M_64b_MCLK2_to_SCR15M_128b_MCLK2_main_l0_m2m_bridge_src_edc_ctrl_busecc__pend" range="" rwaccess="RW1S"/>
  </register>
  <register id="CBASS_ECC_SEC_ENABLE_SET_REG1" acronym="CBASS_ECC_SEC_ENABLE_SET_REG1" offset="0x84" width="32" description="Return to the . Interrupt Enable Set Register 1">
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR14M_64B_MCLK2_SCR_M4_MAIN_CBASS_SCR14M_64B_MCLK2_SCR_EDC_CTRL_BUSECC_4_ENABLE_SET" width="1" begin="31" end="31" resetval="0x0" description="Interrupt Enable Set Register for m4_main_cbass_main_0_m4_main_cbass_SCR14M_64b_MCLK2_scr_m4_main_cbass_SCR14M_64b_MCLK2_scr_edc_ctrl_busecc_4__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_CBASS_LPSC_PER_COMMON_ERR_M4_MAIN_CBASS_CBASS_LPSC_PER_COMMON_ERR_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="30" end="30" resetval="0x0" description="Interrupt Enable Set Register for m4_main_cbass_main_0_m4_main_cbass_cbass_LPSC_per_common_err_m4_main_cbass_cbass_LPSC_per_common_err_edc_ctrl_busecc__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_INAVSS256L_MAIN_0_NAV_SRAM_LO_NRT_M2M_BRIDGE_M4_MAIN_CBASS_INAVSS256L_MAIN_0_NAV_SRAM_LO_NRT_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="29" end="29" resetval="0x0" description="Interrupt Enable Set Register for m4_main_cbass_main_0_m4_main_cbass_Inavss256l_main_0_nav_sram_lo_nrt_m2m_bridge_m4_main_cbass_Inavss256l_main_0_nav_sram_lo_nrt_m2m_bridge_src_edc_ctrl_busecc__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_INAVSS256L_MAIN_0_NAV_NB0_BP_M2M_BRIDGE_M4_MAIN_CBASS_INAVSS256L_MAIN_0_NAV_NB0_BP_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="28" end="28" resetval="0x0" description="Interrupt Enable Set Register for m4_main_cbass_main_0_m4_main_cbass_Inavss256l_main_0_nav_nb0_bp_m2m_bridge_m4_main_cbass_Inavss256l_main_0_nav_nb0_bp_m2m_bridge_src_edc_ctrl_busecc__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_IGIC500SS_MAIN_0_SLV_CFG_P2M_BRIDGE_IGIC500SS_MAIN_0_SLV_CFG_BRIDGE_BUSECC_ENABLE_SET" width="1" begin="27" end="27" resetval="0x0" description="Interrupt Enable Set Register for m4_main_cbass_main_0_m4_main_cbass_Igic500ss_main_0_slv_cfg_p2m_bridge_Igic500ss_main_0_slv_cfg_bridge_busecc__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_IEXPORT_VBUSP_32B_SLV_MAIN_0_SLV_M2P_BRIDGE_IEXPORT_VBUSP_32B_SLV_MAIN_0_SLV_BRIDGE_SRC_BUSECC_ENABLE_SET" width="1" begin="26" end="26" resetval="0x0" description="Interrupt Enable Set Register for m4_main_cbass_main_0_m4_main_cbass_Iexport_vbusp_32b_slv_main_0_slv_m2p_bridge_Iexport_vbusp_32b_slv_main_0_slv_bridge_src_busecc__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_IEXPORT_VBUSP_32B_SLV_MAIN_0_SLV_M2P_BRIDGE_IEXPORT_VBUSP_32B_SLV_MAIN_0_SLV_BRIDGE_DST_BUSECC_ENABLE_SET" width="1" begin="25" end="25" resetval="0x0" description="Interrupt Enable Set Register for m4_main_cbass_main_0_m4_main_cbass_Iexport_vbusp_32b_slv_main_0_slv_m2p_bridge_Iexport_vbusp_32b_slv_main_0_slv_bridge_dst_busecc__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR9P_32B_MCLK2_MSIO_SCR_M4_MAIN_CBASS_SCR9P_32B_MCLK2_MSIO_SCR_EDC_CTRL_BUSECC_2_ENABLE_SET" width="1" begin="24" end="24" resetval="0x0" description="Interrupt Enable Set Register for m4_main_cbass_main_0_m4_main_cbass_SCR9P_32b_MCLK2_MSIO_scr_m4_main_cbass_SCR9P_32b_MCLK2_MSIO_scr_edc_ctrl_busecc_2__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR8P_32B_MCLK2_CFG_SCR_M4_MAIN_CBASS_SCR8P_32B_MCLK2_CFG_SCR_EDC_CTRL_BUSECC_4_ENABLE_SET" width="1" begin="23" end="23" resetval="0x0" description="Interrupt Enable Set Register for m4_main_cbass_main_0_m4_main_cbass_SCR8P_32b_MCLK2_CFG_scr_m4_main_cbass_SCR8P_32b_MCLK2_CFG_scr_edc_ctrl_busecc_4__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR8P_32B_MCLK2_CFG_SCR_M4_MAIN_CBASS_SCR8P_32B_MCLK2_CFG_SCR_EDC_CTRL_BUSECC_3_ENABLE_SET" width="1" begin="22" end="22" resetval="0x0" description="Interrupt Enable Set Register for m4_main_cbass_main_0_m4_main_cbass_SCR8P_32b_MCLK2_CFG_scr_m4_main_cbass_SCR8P_32b_MCLK2_CFG_scr_edc_ctrl_busecc_3__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR7P_64B_MCLK2_MAIN_DEMUX_SCR_M4_MAIN_CBASS_SCR7P_64B_MCLK2_MAIN_DEMUX_SCR_EDC_CTRL_BUSECC_1_ENABLE_SET" width="1" begin="21" end="21" resetval="0x0" description="Interrupt Enable Set Register for m4_main_cbass_main_0_m4_main_cbass_SCR7P_64b_MCLK2_main_demux_scr_m4_main_cbass_SCR7P_64b_MCLK2_main_demux_scr_edc_ctrl_busecc_1__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR7P_64B_MCLK2_MAIN_DEMUX_SCR_M4_MAIN_CBASS_SCR7P_64B_MCLK2_MAIN_DEMUX_SCR_EDC_CTRL_BUSECC_0_ENABLE_SET" width="1" begin="20" end="20" resetval="0x0" description="Interrupt Enable Set Register for m4_main_cbass_main_0_m4_main_cbass_SCR7P_64b_MCLK2_main_demux_scr_m4_main_cbass_SCR7P_64b_MCLK2_main_demux_scr_edc_ctrl_busecc_0__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR5M_256B_MCLK2_RT_SCR_M4_MAIN_CBASS_SCR5M_256B_MCLK2_RT_SCR_EDC_CTRL_BUSECC_4_ENABLE_SET" width="1" begin="19" end="19" resetval="0x0" description="Interrupt Enable Set Register for m4_main_cbass_main_0_m4_main_cbass_SCR5M_256b_MCLK2_RT_scr_m4_main_cbass_SCR5M_256b_MCLK2_RT_scr_edc_ctrl_busecc_4__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR5M_256B_MCLK2_RT_SCR_M4_MAIN_CBASS_SCR5M_256B_MCLK2_RT_SCR_EDC_CTRL_BUSECC_3_ENABLE_SET" width="1" begin="18" end="18" resetval="0x0" description="Interrupt Enable Set Register for m4_main_cbass_main_0_m4_main_cbass_SCR5M_256b_MCLK2_RT_scr_m4_main_cbass_SCR5M_256b_MCLK2_RT_scr_edc_ctrl_busecc_3__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR5M_256B_MCLK2_RT_SCR_M4_MAIN_CBASS_SCR5M_256B_MCLK2_RT_SCR_EDC_CTRL_BUSECC_2_ENABLE_SET" width="1" begin="17" end="17" resetval="0x0" description="Interrupt Enable Set Register for m4_main_cbass_main_0_m4_main_cbass_SCR5M_256b_MCLK2_RT_scr_m4_main_cbass_SCR5M_256b_MCLK2_RT_scr_edc_ctrl_busecc_2__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR1M_32B_MCLK2_MAIN_SCR_M4_MAIN_CBASS_SCR1M_32B_MCLK2_MAIN_SCR_EDC_CTRL_BUSECC_1_ENABLE_SET" width="1" begin="16" end="16" resetval="0x0" description="Interrupt Enable Set Register for m4_main_cbass_main_0_m4_main_cbass_SCR1M_32b_MCLK2_main_scr_m4_main_cbass_SCR1M_32b_MCLK2_main_scr_edc_ctrl_busecc_1__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR8P_32B_MCLK2_CFG_SCR_M4_MAIN_CBASS_SCR8P_32B_MCLK2_CFG_SCR_EDC_CTRL_BUSECC_1_ENABLE_SET" width="1" begin="15" end="15" resetval="0x0" description="Interrupt Enable Set Register for m4_main_cbass_main_0_m4_main_cbass_SCR8P_32b_MCLK2_CFG_scr_m4_main_cbass_SCR8P_32b_MCLK2_CFG_scr_edc_ctrl_busecc_1__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR2M_128B_MCLK2_PH_SCR_M4_MAIN_CBASS_SCR2M_128B_MCLK2_PH_SCR_EDC_CTRL_BUSECC_1_ENABLE_SET" width="1" begin="14" end="14" resetval="0x0" description="Interrupt Enable Set Register for m4_main_cbass_main_0_m4_main_cbass_SCR2M_128b_MCLK2_PH_scr_m4_main_cbass_SCR2M_128b_MCLK2_PH_scr_edc_ctrl_busecc_1__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR1M_32B_MCLK2_MAIN_SCR_M4_MAIN_CBASS_SCR1M_32B_MCLK2_MAIN_SCR_EDC_CTRL_BUSECC_2_ENABLE_SET" width="1" begin="13" end="13" resetval="0x0" description="Interrupt Enable Set Register for m4_main_cbass_main_0_m4_main_cbass_SCR1M_32b_MCLK2_main_scr_m4_main_cbass_SCR1M_32b_MCLK2_main_scr_edc_ctrl_busecc_2__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR2M_128B_MCLK2_PH_SCR_M4_MAIN_CBASS_SCR2M_128B_MCLK2_PH_SCR_EDC_CTRL_BUSECC_0_ENABLE_SET" width="1" begin="12" end="12" resetval="0x0" description="Interrupt Enable Set Register for m4_main_cbass_main_0_m4_main_cbass_SCR2M_128b_MCLK2_PH_scr_m4_main_cbass_SCR2M_128b_MCLK2_PH_scr_edc_ctrl_busecc_0__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR1M_32B_MCLK2_MAIN_SCR_M4_MAIN_CBASS_SCR1M_32B_MCLK2_MAIN_SCR_EDC_CTRL_BUSECC_0_ENABLE_SET" width="1" begin="11" end="11" resetval="0x0" description="Interrupt Enable Set Register for m4_main_cbass_main_0_m4_main_cbass_SCR1M_32b_MCLK2_main_scr_m4_main_cbass_SCR1M_32b_MCLK2_main_scr_edc_ctrl_busecc_0__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR15M_128B_MCLK2_MAIN_SCR_M4_MAIN_CBASS_SCR15M_128B_MCLK2_MAIN_SCR_EDC_CTRL_BUSECC_9_ENABLE_SET" width="1" begin="10" end="10" resetval="0x0" description="Interrupt Enable Set Register for m4_main_cbass_main_0_m4_main_cbass_SCR15M_128b_MCLK2_main_scr_m4_main_cbass_SCR15M_128b_MCLK2_main_scr_edc_ctrl_busecc_9__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR15M_128B_MCLK2_MAIN_SCR_M4_MAIN_CBASS_SCR15M_128B_MCLK2_MAIN_SCR_EDC_CTRL_BUSECC_8_ENABLE_SET" width="1" begin="9" end="9" resetval="0x0" description="Interrupt Enable Set Register for m4_main_cbass_main_0_m4_main_cbass_SCR15M_128b_MCLK2_main_scr_m4_main_cbass_SCR15M_128b_MCLK2_main_scr_edc_ctrl_busecc_8__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR15M_128B_MCLK2_MAIN_SCR_M4_MAIN_CBASS_SCR15M_128B_MCLK2_MAIN_SCR_EDC_CTRL_BUSECC_7_ENABLE_SET" width="1" begin="8" end="8" resetval="0x0" description="Interrupt Enable Set Register for m4_main_cbass_main_0_m4_main_cbass_SCR15M_128b_MCLK2_main_scr_m4_main_cbass_SCR15M_128b_MCLK2_main_scr_edc_ctrl_busecc_7__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR15M_128B_MCLK2_MAIN_SCR_M4_MAIN_CBASS_SCR15M_128B_MCLK2_MAIN_SCR_EDC_CTRL_BUSECC_12_ENABLE_SET" width="1" begin="7" end="7" resetval="0x0" description="Interrupt Enable Set Register for m4_main_cbass_main_0_m4_main_cbass_SCR15M_128b_MCLK2_main_scr_m4_main_cbass_SCR15M_128b_MCLK2_main_scr_edc_ctrl_busecc_12__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR15M_128B_MCLK2_MAIN_SCR_M4_MAIN_CBASS_SCR15M_128B_MCLK2_MAIN_SCR_EDC_CTRL_BUSECC_11_ENABLE_SET" width="1" begin="6" end="6" resetval="0x0" description="Interrupt Enable Set Register for m4_main_cbass_main_0_m4_main_cbass_SCR15M_128b_MCLK2_main_scr_m4_main_cbass_SCR15M_128b_MCLK2_main_scr_edc_ctrl_busecc_11__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR15M_128B_MCLK2_MAIN_SCR_M4_MAIN_CBASS_SCR15M_128B_MCLK2_MAIN_SCR_EDC_CTRL_BUSECC_10_ENABLE_SET" width="1" begin="5" end="5" resetval="0x0" description="Interrupt Enable Set Register for m4_main_cbass_main_0_m4_main_cbass_SCR15M_128b_MCLK2_main_scr_m4_main_cbass_SCR15M_128b_MCLK2_main_scr_edc_ctrl_busecc_10__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR14M_64B_MCLK2_SCR_M4_MAIN_CBASS_SCR14M_64B_MCLK2_SCR_EDC_CTRL_BUSECC_7_ENABLE_SET" width="1" begin="4" end="4" resetval="0x0" description="Interrupt Enable Set Register for m4_main_cbass_main_0_m4_main_cbass_SCR14M_64b_MCLK2_scr_m4_main_cbass_SCR14M_64b_MCLK2_scr_edc_ctrl_busecc_7__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR14M_64B_MCLK2_SCR_M4_MAIN_CBASS_SCR14M_64B_MCLK2_SCR_EDC_CTRL_BUSECC_6_ENABLE_SET" width="1" begin="3" end="3" resetval="0x0" description="Interrupt Enable Set Register for m4_main_cbass_main_0_m4_main_cbass_SCR14M_64b_MCLK2_scr_m4_main_cbass_SCR14M_64b_MCLK2_scr_edc_ctrl_busecc_6__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR14M_64B_MCLK2_SCR_M4_MAIN_CBASS_SCR14M_64B_MCLK2_SCR_EDC_CTRL_BUSECC_5_ENABLE_SET" width="1" begin="2" end="2" resetval="0x0" description="Interrupt Enable Set Register for m4_main_cbass_main_0_m4_main_cbass_SCR14M_64b_MCLK2_scr_m4_main_cbass_SCR14M_64b_MCLK2_scr_edc_ctrl_busecc_5__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_CBASS_LPSC_PER_COMMON_MMRS_M4_MAIN_CBASS_CBASS_LPSC_PER_COMMON_MMRS_EDC_CTRL_BUSECC_3_ENABLE_SET" width="1" begin="1" end="1" resetval="0x0" description="Interrupt Enable Set Register for m4_main_cbass_main_0_m4_main_cbass_cbass_LPSC_per_common_mmrs_m4_main_cbass_cbass_LPSC_per_common_mmrs_edc_ctrl_busecc_3__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_CBASS_LPSC_PER_COMMON_MMRS_M4_MAIN_CBASS_CBASS_LPSC_PER_COMMON_MMRS_EDC_CTRL_BUSECC_2_ENABLE_SET" width="1" begin="0" end="0" resetval="0x0" description="Interrupt Enable Set Register for m4_main_cbass_main_0_m4_main_cbass_cbass_LPSC_per_common_mmrs_m4_main_cbass_cbass_LPSC_per_common_mmrs_edc_ctrl_busecc_2__pend" range="" rwaccess="RW1S"/>
  </register>
  <register id="CBASS_ECC_SEC_ENABLE_SET_REG2" acronym="CBASS_ECC_SEC_ENABLE_SET_REG2" offset="0x88" width="32" description="Return to the . Interrupt Enable Set Register 2">
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_IGIC500SS_MAIN_0_MEM_WR_VBUSM_M2M_BRIDGE_M4_MAIN_CBASS_IGIC500SS_MAIN_0_MEM_WR_VBUSM_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="31" end="31" resetval="0x0" description="Interrupt Enable Set Register for m4_main_cbass_main_0_m4_main_cbass_Igic500ss_main_0_mem_wr_vbusm_m2m_bridge_m4_main_cbass_Igic500ss_main_0_mem_wr_vbusm_m2m_bridge_src_edc_ctrl_busecc__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_IGIC500SS_MAIN_0_MEM_RD_VBUSM_M2M_BRIDGE_M4_MAIN_CBASS_IGIC500SS_MAIN_0_MEM_RD_VBUSM_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="30" end="30" resetval="0x0" description="Interrupt Enable Set Register for m4_main_cbass_main_0_m4_main_cbass_Igic500ss_main_0_mem_rd_vbusm_m2m_bridge_m4_main_cbass_Igic500ss_main_0_mem_rd_vbusm_m2m_bridge_src_edc_ctrl_busecc__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_M2M_BRIDGE_M4_MAIN_CBASS_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="29" end="29" resetval="0x0" description="Interrupt Enable Set Register for m4_main_cbass_main_0_m4_main_cbass_Iexport_vbusm_64b_slv_main_0_slv_m2m_bridge_m4_main_cbass_Iexport_vbusm_64b_slv_main_0_slv_m2m_bridge_src_edc_ctrl_busecc__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_IEXPORT_VBUSM_64B_MST_MAIN_0_MST_M2M_BRIDGE_M4_MAIN_CBASS_IEXPORT_VBUSM_64B_MST_MAIN_0_MST_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="28" end="28" resetval="0x0" description="Interrupt Enable Set Register for m4_main_cbass_main_0_m4_main_cbass_Iexport_vbusm_64b_mst_main_0_mst_m2m_bridge_m4_main_cbass_Iexport_vbusm_64b_mst_main_0_mst_m2m_bridge_src_edc_ctrl_busecc__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_ICOMPUTE_CLUSTER_MAXWELL_TB_VDC_MAIN_0_VBUSP_CFG_P2P_BRIDGE_ICOMPUTE_CLUSTER_MAXWELL_TB_VDC_MAIN_0_VBUSP_CFG_BRIDGE_BUSECC_ENABLE_SET" width="1" begin="27" end="27" resetval="0x0" description="Interrupt Enable Set Register for m4_main_cbass_main_0_m4_main_cbass_Icompute_cluster_maxwell_tb_vdc_main_0_vbusp_cfg_p2p_bridge_Icompute_cluster_maxwell_tb_vdc_main_0_vbusp_cfg_bridge_busecc__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_DMSC_SLV_P2P_BRIDGE_DMSC_SLV_BRIDGE_SRC_BUSECC_ENABLE_SET" width="1" begin="26" end="26" resetval="0x0" description="Interrupt Enable Set Register for m4_main_cbass_main_0_m4_main_cbass_dmsc_slv_p2p_bridge_dmsc_slv_bridge_src_busecc__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_DMSC_SLV_P2P_BRIDGE_DMSC_SLV_BRIDGE_DST_BUSECC_ENABLE_SET" width="1" begin="25" end="25" resetval="0x0" description="Interrupt Enable Set Register for m4_main_cbass_main_0_m4_main_cbass_dmsc_slv_p2p_bridge_dmsc_slv_bridge_dst_busecc__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_CBASS_INT_DMSC_SCR_M4_MAIN_CBASS_CBASS_INT_DMSC_SCR_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="24" end="24" resetval="0x0" description="Interrupt Enable Set Register for m4_main_cbass_main_0_m4_main_cbass_cbass_int_dmsc_scr_m4_main_cbass_cbass_int_dmsc_scr_edc_ctrl_busecc__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR8P_32B_MCLK2_CFG_SCR_M4_MAIN_CBASS_SCR8P_32B_MCLK2_CFG_SCR_EDC_CTRL_BUSECC_5_ENABLE_SET" width="1" begin="23" end="23" resetval="0x0" description="Interrupt Enable Set Register for m4_main_cbass_main_0_m4_main_cbass_SCR8P_32b_MCLK2_CFG_scr_m4_main_cbass_SCR8P_32b_MCLK2_CFG_scr_edc_ctrl_busecc_5__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR11P_32B_MCLK4_CFG_SCR_M4_MAIN_CBASS_SCR11P_32B_MCLK4_CFG_SCR_EDC_CTRL_BUSECC_2_ENABLE_SET" width="1" begin="22" end="22" resetval="0x0" description="Interrupt Enable Set Register for m4_main_cbass_main_0_m4_main_cbass_SCR11P_32b_MCLK4_CFG_scr_m4_main_cbass_SCR11P_32b_MCLK4_CFG_scr_edc_ctrl_busecc_2__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR11P_32B_MCLK4_CFG_SCR_M4_MAIN_CBASS_SCR11P_32B_MCLK4_CFG_SCR_EDC_CTRL_BUSECC_0_ENABLE_SET" width="1" begin="21" end="21" resetval="0x0" description="Interrupt Enable Set Register for m4_main_cbass_main_0_m4_main_cbass_SCR11P_32b_MCLK4_CFG_scr_m4_main_cbass_SCR11P_32b_MCLK4_CFG_scr_edc_ctrl_busecc_0__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR16P_32B_MCLK4_MSIO_SCR_M4_MAIN_CBASS_SCR16P_32B_MCLK4_MSIO_SCR_EDC_CTRL_BUSECC_4_ENABLE_SET" width="1" begin="20" end="20" resetval="0x0" description="Interrupt Enable Set Register for m4_main_cbass_main_0_m4_main_cbass_SCR16P_32b_MCLK4_MSIO_scr_m4_main_cbass_SCR16P_32b_MCLK4_MSIO_scr_edc_ctrl_busecc_4__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR16P_32B_MCLK4_MSIO_SCR_M4_MAIN_CBASS_SCR16P_32B_MCLK4_MSIO_SCR_EDC_CTRL_BUSECC_3_ENABLE_SET" width="1" begin="19" end="19" resetval="0x0" description="Interrupt Enable Set Register for m4_main_cbass_main_0_m4_main_cbass_SCR16P_32b_MCLK4_MSIO_scr_m4_main_cbass_SCR16P_32b_MCLK4_MSIO_scr_edc_ctrl_busecc_3__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_BR_SCR1M_32B_MCLK2_MAIN_TO_SCR12P_32B_MCLK4_TIMER_L0_M2P_BRIDGE_BR_SCR1M_32B_MCLK2_MAIN_TO_SCR12P_32B_MCLK4_TIMER_L0_BRIDGE_SRC_BUSECC_ENABLE_SET" width="1" begin="18" end="18" resetval="0x0" description="Interrupt Enable Set Register for m4_main_cbass_main_0_m4_main_cbass_br_SCR1M_32b_MCLK2_main_to_SCR12P_32b_MCLK4_timer_l0_m2p_bridge_br_SCR1M_32b_MCLK2_main_to_SCR12P_32b_MCLK4_timer_l0_bridge_src_busecc__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_BR_SCR9P_32B_MCLK2_MSIO_TO_SCR16P_32B_MCLK4_MSIO_L0_P2P_BRIDGE_BR_SCR9P_32B_MCLK2_MSIO_TO_SCR16P_32B_MCLK4_MSIO_L0_BRIDGE_SRC_BUSECC_ENABLE_SET" width="1" begin="17" end="17" resetval="0x0" description="Interrupt Enable Set Register for m4_main_cbass_main_0_m4_main_cbass_br_SCR9P_32b_MCLK2_MSIO_to_SCR16P_32b_MCLK4_MSIO_l0_p2p_bridge_br_SCR9P_32b_MCLK2_MSIO_to_SCR16P_32b_MCLK4_MSIO_l0_bridge_src_busecc__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_BR_SCR9P_32B_MCLK2_MSIO_TO_SCR16P_32B_MCLK4_MSIO_L0_P2P_BRIDGE_BR_SCR9P_32B_MCLK2_MSIO_TO_SCR16P_32B_MCLK4_MSIO_L0_BRIDGE_DST_BUSECC_ENABLE_SET" width="1" begin="16" end="16" resetval="0x0" description="Interrupt Enable Set Register for m4_main_cbass_main_0_m4_main_cbass_br_SCR9P_32b_MCLK2_MSIO_to_SCR16P_32b_MCLK4_MSIO_l0_p2p_bridge_br_SCR9P_32b_MCLK2_MSIO_to_SCR16P_32b_MCLK4_MSIO_l0_bridge_dst_busecc__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_BR_SCR5M_256B_MCLK2_RT_TO_SCR15M_128B_MCLK2_MAIN_L0_M2M_BRIDGE_M4_MAIN_CBASS_BR_SCR5M_256B_MCLK2_RT_TO_SCR15M_128B_MCLK2_MAIN_L0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="15" end="15" resetval="0x0" description="Interrupt Enable Set Register for m4_main_cbass_main_0_m4_main_cbass_br_SCR5M_256b_MCLK2_RT_to_SCR15M_128b_MCLK2_main_l0_m2m_bridge_m4_main_cbass_br_SCR5M_256b_MCLK2_RT_to_SCR15M_128b_MCLK2_main_l0_m2m_bridge_src_edc_ctrl_busecc__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_BR_SCR1M_32B_MCLK2_MAIN_TO_SCR12P_32B_MCLK4_TIMER_L0_M2P_BRIDGE_BR_SCR1M_32B_MCLK2_MAIN_TO_SCR12P_32B_MCLK4_TIMER_L0_BRIDGE_DST_BUSECC_ENABLE_SET" width="1" begin="14" end="14" resetval="0x0" description="Interrupt Enable Set Register for m4_main_cbass_main_0_m4_main_cbass_br_SCR1M_32b_MCLK2_main_to_SCR12P_32b_MCLK4_timer_l0_m2p_bridge_br_SCR1M_32b_MCLK2_main_to_SCR12P_32b_MCLK4_timer_l0_bridge_dst_busecc__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_BR_SCR1M_32B_MCLK2_MAIN_TO_SCR11P_32B_MCLK4_CFG_L0_M2P_BRIDGE_BR_SCR1M_32B_MCLK2_MAIN_TO_SCR11P_32B_MCLK4_CFG_L0_BRIDGE_SRC_BUSECC_ENABLE_SET" width="1" begin="13" end="13" resetval="0x0" description="Interrupt Enable Set Register for m4_main_cbass_main_0_m4_main_cbass_br_SCR1M_32b_MCLK2_main_to_SCR11P_32b_MCLK4_CFG_l0_m2p_bridge_br_SCR1M_32b_MCLK2_main_to_SCR11P_32b_MCLK4_CFG_l0_bridge_src_busecc__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_BR_SCR1M_32B_MCLK2_MAIN_TO_SCR11P_32B_MCLK4_CFG_L0_M2P_BRIDGE_BR_SCR1M_32B_MCLK2_MAIN_TO_SCR11P_32B_MCLK4_CFG_L0_BRIDGE_DST_BUSECC_ENABLE_SET" width="1" begin="12" end="12" resetval="0x0" description="Interrupt Enable Set Register for m4_main_cbass_main_0_m4_main_cbass_br_SCR1M_32b_MCLK2_main_to_SCR11P_32b_MCLK4_CFG_l0_m2p_bridge_br_SCR1M_32b_MCLK2_main_to_SCR11P_32b_MCLK4_CFG_l0_bridge_dst_busecc__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR11P_32B_MCLK4_CFG_SCR_M4_MAIN_CBASS_SCR11P_32B_MCLK4_CFG_SCR_EDC_CTRL_BUSECC_1_ENABLE_SET" width="1" begin="11" end="11" resetval="0x0" description="Interrupt Enable Set Register for m4_main_cbass_main_0_m4_main_cbass_SCR11P_32b_MCLK4_CFG_scr_m4_main_cbass_SCR11P_32b_MCLK4_CFG_scr_edc_ctrl_busecc_1__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR11P_32B_MCLK4_CFG_SCR_M4_MAIN_CBASS_SCR11P_32B_MCLK4_CFG_SCR_EDC_CTRL_BUSECC_3_ENABLE_SET" width="1" begin="10" end="10" resetval="0x0" description="Interrupt Enable Set Register for m4_main_cbass_main_0_m4_main_cbass_SCR11P_32b_MCLK4_CFG_scr_m4_main_cbass_SCR11P_32b_MCLK4_CFG_scr_edc_ctrl_busecc_3__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR12P_32B_MCLK4_TIMER_SCR_M4_MAIN_CBASS_SCR12P_32B_MCLK4_TIMER_SCR_EDC_CTRL_BUSECC_0_ENABLE_SET" width="1" begin="9" end="9" resetval="0x0" description="Interrupt Enable Set Register for m4_main_cbass_main_0_m4_main_cbass_SCR12P_32b_MCLK4_timer_scr_m4_main_cbass_SCR12P_32b_MCLK4_timer_scr_edc_ctrl_busecc_0__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR12P_32B_MCLK4_TIMER_SCR_M4_MAIN_CBASS_SCR12P_32B_MCLK4_TIMER_SCR_EDC_CTRL_BUSECC_1_ENABLE_SET" width="1" begin="8" end="8" resetval="0x0" description="Interrupt Enable Set Register for m4_main_cbass_main_0_m4_main_cbass_SCR12P_32b_MCLK4_timer_scr_m4_main_cbass_SCR12P_32b_MCLK4_timer_scr_edc_ctrl_busecc_1__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR16P_32B_MCLK4_MSIO_SCR_M4_MAIN_CBASS_SCR16P_32B_MCLK4_MSIO_SCR_EDC_CTRL_BUSECC_0_ENABLE_SET" width="1" begin="7" end="7" resetval="0x0" description="Interrupt Enable Set Register for m4_main_cbass_main_0_m4_main_cbass_SCR16P_32b_MCLK4_MSIO_scr_m4_main_cbass_SCR16P_32b_MCLK4_MSIO_scr_edc_ctrl_busecc_0__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR16P_32B_MCLK4_MSIO_SCR_M4_MAIN_CBASS_SCR16P_32B_MCLK4_MSIO_SCR_EDC_CTRL_BUSECC_1_ENABLE_SET" width="1" begin="6" end="6" resetval="0x0" description="Interrupt Enable Set Register for m4_main_cbass_main_0_m4_main_cbass_SCR16P_32b_MCLK4_MSIO_scr_m4_main_cbass_SCR16P_32b_MCLK4_MSIO_scr_edc_ctrl_busecc_1__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR16P_32B_MCLK4_MSIO_SCR_M4_MAIN_CBASS_SCR16P_32B_MCLK4_MSIO_SCR_EDC_CTRL_BUSECC_2_ENABLE_SET" width="1" begin="5" end="5" resetval="0x0" description="Interrupt Enable Set Register for m4_main_cbass_main_0_m4_main_cbass_SCR16P_32b_MCLK4_MSIO_scr_m4_main_cbass_SCR16P_32b_MCLK4_MSIO_scr_edc_ctrl_busecc_2__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR12P_32B_MCLK4_TIMER_SCR_M4_MAIN_CBASS_SCR12P_32B_MCLK4_TIMER_SCR_EDC_CTRL_BUSECC_3_ENABLE_SET" width="1" begin="4" end="4" resetval="0x0" description="Interrupt Enable Set Register for m4_main_cbass_main_0_m4_main_cbass_SCR12P_32b_MCLK4_timer_scr_m4_main_cbass_SCR12P_32b_MCLK4_timer_scr_edc_ctrl_busecc_3__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR12P_32B_MCLK4_TIMER_SCR_M4_MAIN_CBASS_SCR12P_32B_MCLK4_TIMER_SCR_EDC_CTRL_BUSECC_2_ENABLE_SET" width="1" begin="3" end="3" resetval="0x0" description="Interrupt Enable Set Register for m4_main_cbass_main_0_m4_main_cbass_SCR12P_32b_MCLK4_timer_scr_m4_main_cbass_SCR12P_32b_MCLK4_timer_scr_edc_ctrl_busecc_2__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR11P_32B_MCLK4_CFG_SCR_M4_MAIN_CBASS_SCR11P_32B_MCLK4_CFG_SCR_EDC_CTRL_BUSECC_6_ENABLE_SET" width="1" begin="2" end="2" resetval="0x0" description="Interrupt Enable Set Register for m4_main_cbass_main_0_m4_main_cbass_SCR11P_32b_MCLK4_CFG_scr_m4_main_cbass_SCR11P_32b_MCLK4_CFG_scr_edc_ctrl_busecc_6__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR11P_32B_MCLK4_CFG_SCR_M4_MAIN_CBASS_SCR11P_32B_MCLK4_CFG_SCR_EDC_CTRL_BUSECC_5_ENABLE_SET" width="1" begin="1" end="1" resetval="0x0" description="Interrupt Enable Set Register for m4_main_cbass_main_0_m4_main_cbass_SCR11P_32b_MCLK4_CFG_scr_m4_main_cbass_SCR11P_32b_MCLK4_CFG_scr_edc_ctrl_busecc_5__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR11P_32B_MCLK4_CFG_SCR_M4_MAIN_CBASS_SCR11P_32B_MCLK4_CFG_SCR_EDC_CTRL_BUSECC_4_ENABLE_SET" width="1" begin="0" end="0" resetval="0x0" description="Interrupt Enable Set Register for m4_main_cbass_main_0_m4_main_cbass_SCR11P_32b_MCLK4_CFG_scr_m4_main_cbass_SCR11P_32b_MCLK4_CFG_scr_edc_ctrl_busecc_4__pend" range="" rwaccess="RW1S"/>
  </register>
  <register id="CBASS_ECC_SEC_ENABLE_SET_REG3" acronym="CBASS_ECC_SEC_ENABLE_SET_REG3" offset="0x8C" width="32" description="Return to the . Interrupt Enable Set Register 3">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="VDC_DATA_VBUSM_64B_REF_MCU2MAIN_DST_VBUSS_ENABLE_SET" width="1" begin="25" end="25" resetval="0x0" description="Interrupt Enable Set Register for vdc_data_vbusm_64b_ref_mcu2main_dst_vbuss__pend" range="" rwaccess="RW1S"/>
    <bitfield id="VDC_DATA_VBUSM_64B_REF_MCU2MAIN_M2M_VBUSS_ENABLE_SET" width="1" begin="24" end="24" resetval="0x0" description="Interrupt Enable Set Register for vdc_data_vbusm_64b_ref_mcu2main_m2m_vbuss__pend" range="" rwaccess="RW1S"/>
    <bitfield id="VDC_DATA_VBUSM_64B_REF_MAIN2MCU_SRC_VBUSS_ENABLE_SET" width="1" begin="23" end="23" resetval="0x0" description="Interrupt Enable Set Register for vdc_data_vbusm_64b_ref_main2mcu_src_vbuss__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCRM_32B_DEBUGSS_MCLK4_SCR_M4_MAIN_CBASS_SCRM_32B_DEBUGSS_MCLK4_SCR_EDC_CTRL_BUSECC_1_ENABLE_SET" width="1" begin="22" end="22" resetval="0x0" description="Interrupt Enable Set Register for m4_main_cbass_main_0_m4_main_cbass_SCRM_32b_debugss_MCLK4_scr_m4_main_cbass_SCRM_32b_debugss_MCLK4_scr_edc_ctrl_busecc_1__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCRM_32B_DEBUGSS_MCLK4_SCR_M4_MAIN_CBASS_SCRM_32B_DEBUGSS_MCLK4_SCR_EDC_CTRL_BUSECC_0_ENABLE_SET" width="1" begin="21" end="21" resetval="0x0" description="Interrupt Enable Set Register for m4_main_cbass_main_0_m4_main_cbass_SCRM_32b_debugss_MCLK4_scr_m4_main_cbass_SCRM_32b_debugss_MCLK4_scr_edc_ctrl_busecc_0__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_IM4_MAIN_CBASS_MAIN_0_CBASS_ERR_SLV_P2P_BRIDGE_IM4_MAIN_CBASS_MAIN_0_CBASS_ERR_SLV_BRIDGE_BUSECC_ENABLE_SET" width="1" begin="20" end="20" resetval="0x0" description="Interrupt Enable Set Register for m4_main_cbass_main_0_m4_main_cbass_Im4_main_cbass_main_0_cbass_err_slv_p2p_bridge_Im4_main_cbass_main_0_cbass_err_slv_bridge_busecc__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_BR_SCRM_32B_DEBUGSS_MCLK4_TO_SCR14M_64B_MCLK2_L0_M2M_BRIDGE_M4_MAIN_CBASS_BR_SCRM_32B_DEBUGSS_MCLK4_TO_SCR14M_64B_MCLK2_L0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="19" end="19" resetval="0x0" description="Interrupt Enable Set Register for m4_main_cbass_main_0_m4_main_cbass_br_SCRM_32b_debugss_MCLK4_to_SCR14M_64b_MCLK2_l0_m2m_bridge_m4_main_cbass_br_SCRM_32b_debugss_MCLK4_to_SCR14M_64b_MCLK2_l0_m2m_bridge_src_edc_ctrl_busecc__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_BR_SCRM_32B_DEBUGSS_MCLK4_TO_SCR14M_64B_MCLK2_L0_M2M_BRIDGE_M4_MAIN_CBASS_BR_SCRM_32B_DEBUGSS_MCLK4_TO_SCR14M_64B_MCLK2_L0_M2M_BRIDGE_DST_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="18" end="18" resetval="0x0" description="Interrupt Enable Set Register for m4_main_cbass_main_0_m4_main_cbass_br_SCRM_32b_debugss_MCLK4_to_SCR14M_64b_MCLK2_l0_m2m_bridge_m4_main_cbass_br_SCRM_32b_debugss_MCLK4_to_SCR14M_64b_MCLK2_l0_m2m_bridge_dst_edc_ctrl_busecc__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_MAIN_SYSCLK0_4_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_4_BUSECC_5_ENABLE_SET" width="1" begin="17" end="17" resetval="0x0" description="Interrupt Enable Set Register for m4_main_cbass_main_0_m4_main_cbass_main_sysclk0_4_clk_edc_ctrl_cbass_int_main_sysclk0_4_busecc_5__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_MAIN_SYSCLK0_4_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_4_BUSECC_4_ENABLE_SET" width="1" begin="16" end="16" resetval="0x0" description="Interrupt Enable Set Register for m4_main_cbass_main_0_m4_main_cbass_main_sysclk0_4_clk_edc_ctrl_cbass_int_main_sysclk0_4_busecc_4__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_MAIN_SYSCLK0_4_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_4_BUSECC_3_ENABLE_SET" width="1" begin="15" end="15" resetval="0x0" description="Interrupt Enable Set Register for m4_main_cbass_main_0_m4_main_cbass_main_sysclk0_4_clk_edc_ctrl_cbass_int_main_sysclk0_4_busecc_3__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_MAIN_SYSCLK0_4_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_4_BUSECC_2_ENABLE_SET" width="1" begin="14" end="14" resetval="0x0" description="Interrupt Enable Set Register for m4_main_cbass_main_0_m4_main_cbass_main_sysclk0_4_clk_edc_ctrl_cbass_int_main_sysclk0_4_busecc_2__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_MAIN_SYSCLK0_4_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_4_BUSECC_1_ENABLE_SET" width="1" begin="13" end="13" resetval="0x0" description="Interrupt Enable Set Register for m4_main_cbass_main_0_m4_main_cbass_main_sysclk0_4_clk_edc_ctrl_cbass_int_main_sysclk0_4_busecc_1__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_MAIN_SYSCLK0_4_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_4_BUSECC_0_ENABLE_SET" width="1" begin="12" end="12" resetval="0x0" description="Interrupt Enable Set Register for m4_main_cbass_main_0_m4_main_cbass_main_sysclk0_4_clk_edc_ctrl_cbass_int_main_sysclk0_4_busecc_0__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_MAIN_SYSCLK0_2_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_2_BUSECC_6_ENABLE_SET" width="1" begin="11" end="11" resetval="0x0" description="Interrupt Enable Set Register for m4_main_cbass_main_0_m4_main_cbass_main_sysclk0_2_clk_edc_ctrl_cbass_int_main_sysclk0_2_busecc_6__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_MAIN_SYSCLK0_2_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_2_BUSECC_5_ENABLE_SET" width="1" begin="10" end="10" resetval="0x0" description="Interrupt Enable Set Register for m4_main_cbass_main_0_m4_main_cbass_main_sysclk0_2_clk_edc_ctrl_cbass_int_main_sysclk0_2_busecc_5__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_MAIN_SYSCLK0_2_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_2_BUSECC_4_ENABLE_SET" width="1" begin="9" end="9" resetval="0x0" description="Interrupt Enable Set Register for m4_main_cbass_main_0_m4_main_cbass_main_sysclk0_2_clk_edc_ctrl_cbass_int_main_sysclk0_2_busecc_4__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_MAIN_SYSCLK0_2_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_2_BUSECC_3_ENABLE_SET" width="1" begin="8" end="8" resetval="0x0" description="Interrupt Enable Set Register for m4_main_cbass_main_0_m4_main_cbass_main_sysclk0_2_clk_edc_ctrl_cbass_int_main_sysclk0_2_busecc_3__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_MAIN_SYSCLK0_2_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_2_BUSECC_2_ENABLE_SET" width="1" begin="7" end="7" resetval="0x0" description="Interrupt Enable Set Register for m4_main_cbass_main_0_m4_main_cbass_main_sysclk0_2_clk_edc_ctrl_cbass_int_main_sysclk0_2_busecc_2__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_MAIN_SYSCLK0_2_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_2_BUSECC_1_ENABLE_SET" width="1" begin="6" end="6" resetval="0x0" description="Interrupt Enable Set Register for m4_main_cbass_main_0_m4_main_cbass_main_sysclk0_2_clk_edc_ctrl_cbass_int_main_sysclk0_2_busecc_1__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_MAIN_SYSCLK0_2_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_2_BUSECC_0_ENABLE_SET" width="1" begin="5" end="5" resetval="0x0" description="Interrupt Enable Set Register for m4_main_cbass_main_0_m4_main_cbass_main_sysclk0_2_clk_edc_ctrl_cbass_int_main_sysclk0_2_busecc_0__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_INAVSS256L_MAIN_0_NAV_MST_LO_M2M_BRIDGE_M4_MAIN_CBASS_INAVSS256L_MAIN_0_NAV_MST_LO_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="4" end="4" resetval="0x0" description="Interrupt Enable Set Register for m4_main_cbass_main_0_m4_main_cbass_Inavss256l_main_0_nav_mst_lo_m2m_bridge_m4_main_cbass_Inavss256l_main_0_nav_mst_lo_m2m_bridge_src_edc_ctrl_busecc__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_INAVSS256L_MAIN_0_NAV_MST_HI_M2M_BRIDGE_M4_MAIN_CBASS_INAVSS256L_MAIN_0_NAV_MST_HI_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="3" end="3" resetval="0x0" description="Interrupt Enable Set Register for m4_main_cbass_main_0_m4_main_cbass_Inavss256l_main_0_nav_mst_hi_m2m_bridge_m4_main_cbass_Inavss256l_main_0_nav_mst_hi_m2m_bridge_src_edc_ctrl_busecc__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_INAVSS256L_MAIN_0_NAV_DDR_LO_M2M_BRIDGE_M4_MAIN_CBASS_INAVSS256L_MAIN_0_NAV_DDR_LO_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="2" end="2" resetval="0x0" description="Interrupt Enable Set Register for m4_main_cbass_main_0_m4_main_cbass_Inavss256l_main_0_nav_ddr_lo_m2m_bridge_m4_main_cbass_Inavss256l_main_0_nav_ddr_lo_m2m_bridge_src_edc_ctrl_busecc__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_INAVSS256L_MAIN_0_NAV_DDR_HI_M2M_BRIDGE_M4_MAIN_CBASS_INAVSS256L_MAIN_0_NAV_DDR_HI_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="1" end="1" resetval="0x0" description="Interrupt Enable Set Register for m4_main_cbass_main_0_m4_main_cbass_Inavss256l_main_0_nav_ddr_hi_m2m_bridge_m4_main_cbass_Inavss256l_main_0_nav_ddr_hi_m2m_bridge_src_edc_ctrl_busecc__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_IGIC500SS_MAIN_0_SLV_CFG_P2M_BRIDGE_IGIC500SS_MAIN_0_SLV_CFG_BRIDGE_REASSEMBLY_BUSECC_ENABLE_SET" width="1" begin="0" end="0" resetval="0x0" description="Interrupt Enable Set Register for m4_main_cbass_main_0_m4_main_cbass_Igic500ss_main_0_slv_cfg_p2m_bridge_Igic500ss_main_0_slv_cfg_bridge_reassembly_busecc__pend" range="" rwaccess="RW1S"/>
  </register>
  <register id="CBASS_ECC_SEC_ENABLE_CLR_REG0" acronym="CBASS_ECC_SEC_ENABLE_CLR_REG0" offset="0xC0" width="32" description="Return to the . Interrupt Enable Clear Register 0">
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_CBASS_LPSC_PER_COMMON_MMRS_M4_MAIN_CBASS_CBASS_LPSC_PER_COMMON_MMRS_EDC_CTRL_BUSECC_1_ENABLE_CLR" width="1" begin="31" end="31" resetval="0x0" description="Interrupt Enable Clear Register for m4_main_cbass_main_0_m4_main_cbass_cbass_LPSC_per_common_mmrs_m4_main_cbass_cbass_LPSC_per_common_mmrs_edc_ctrl_busecc_1__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_BR_SCR1M_32B_MCLK2_MAIN_TO_SCR9P_32B_MCLK2_MSIO_L0_M2P_BRIDGE_BR_SCR1M_32B_MCLK2_MAIN_TO_SCR9P_32B_MCLK2_MSIO_L0_BRIDGE_DST_BUSECC_ENABLE_CLR" width="1" begin="30" end="30" resetval="0x0" description="Interrupt Enable Clear Register for m4_main_cbass_main_0_m4_main_cbass_br_SCR1M_32b_MCLK2_main_to_SCR9P_32b_MCLK2_MSIO_l0_m2p_bridge_br_SCR1M_32b_MCLK2_main_to_SCR9P_32b_MCLK2_MSIO_l0_bridge_dst_busecc__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_BR_SCR15M_128B_MCLK2_MAIN_TO_SCR7P_64B_MCLK2_MAIN_DEMUX_L0_M2P_BRIDGE_BR_SCR15M_128B_MCLK2_MAIN_TO_SCR7P_64B_MCLK2_MAIN_DEMUX_L0_BRIDGE_SRC_BUSECC_ENABLE_CLR" width="1" begin="29" end="29" resetval="0x0" description="Interrupt Enable Clear Register for m4_main_cbass_main_0_m4_main_cbass_br_SCR15M_128b_MCLK2_main_to_SCR7P_64b_MCLK2_main_demux_l0_m2p_bridge_br_SCR15M_128b_MCLK2_main_to_SCR7P_64b_MCLK2_main_demux_l0_bridge_src_busecc__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_BR_SCR15M_128B_MCLK2_MAIN_TO_SCR8P_32B_MCLK2_CFG_L0_M2P_BRIDGE_BR_SCR15M_128B_MCLK2_MAIN_TO_SCR8P_32B_MCLK2_CFG_L0_BRIDGE_DST_BUSECC_ENABLE_CLR" width="1" begin="28" end="28" resetval="0x0" description="Interrupt Enable Clear Register for m4_main_cbass_main_0_m4_main_cbass_br_SCR15M_128b_MCLK2_main_to_SCR8P_32b_MCLK2_CFG_l0_m2p_bridge_br_SCR15M_128b_MCLK2_main_to_SCR8P_32b_MCLK2_CFG_l0_bridge_dst_busecc__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR9P_32B_MCLK2_MSIO_SCR_M4_MAIN_CBASS_SCR9P_32B_MCLK2_MSIO_SCR_EDC_CTRL_BUSECC_0_ENABLE_CLR" width="1" begin="27" end="27" resetval="0x0" description="Interrupt Enable Clear Register for m4_main_cbass_main_0_m4_main_cbass_SCR9P_32b_MCLK2_MSIO_scr_m4_main_cbass_SCR9P_32b_MCLK2_MSIO_scr_edc_ctrl_busecc_0__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR8P_32B_MCLK2_CFG_SCR_M4_MAIN_CBASS_SCR8P_32B_MCLK2_CFG_SCR_EDC_CTRL_BUSECC_0_ENABLE_CLR" width="1" begin="26" end="26" resetval="0x0" description="Interrupt Enable Clear Register for m4_main_cbass_main_0_m4_main_cbass_SCR8P_32b_MCLK2_CFG_scr_m4_main_cbass_SCR8P_32b_MCLK2_CFG_scr_edc_ctrl_busecc_0__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR8P_32B_MCLK2_CFG_SCR_M4_MAIN_CBASS_SCR8P_32B_MCLK2_CFG_SCR_EDC_CTRL_BUSECC_2_ENABLE_CLR" width="1" begin="25" end="25" resetval="0x0" description="Interrupt Enable Clear Register for m4_main_cbass_main_0_m4_main_cbass_SCR8P_32b_MCLK2_CFG_scr_m4_main_cbass_SCR8P_32b_MCLK2_CFG_scr_edc_ctrl_busecc_2__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR5M_256B_MCLK2_RT_SCR_M4_MAIN_CBASS_SCR5M_256B_MCLK2_RT_SCR_EDC_CTRL_BUSECC_1_ENABLE_CLR" width="1" begin="24" end="24" resetval="0x0" description="Interrupt Enable Clear Register for m4_main_cbass_main_0_m4_main_cbass_SCR5M_256b_MCLK2_RT_scr_m4_main_cbass_SCR5M_256b_MCLK2_RT_scr_edc_ctrl_busecc_1__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR5M_256B_MCLK2_RT_SCR_M4_MAIN_CBASS_SCR5M_256B_MCLK2_RT_SCR_EDC_CTRL_BUSECC_0_ENABLE_CLR" width="1" begin="23" end="23" resetval="0x0" description="Interrupt Enable Clear Register for m4_main_cbass_main_0_m4_main_cbass_SCR5M_256b_MCLK2_RT_scr_m4_main_cbass_SCR5M_256b_MCLK2_RT_scr_edc_ctrl_busecc_0__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR9P_32B_MCLK2_MSIO_SCR_M4_MAIN_CBASS_SCR9P_32B_MCLK2_MSIO_SCR_EDC_CTRL_BUSECC_1_ENABLE_CLR" width="1" begin="22" end="22" resetval="0x0" description="Interrupt Enable Clear Register for m4_main_cbass_main_0_m4_main_cbass_SCR9P_32b_MCLK2_MSIO_scr_m4_main_cbass_SCR9P_32b_MCLK2_MSIO_scr_edc_ctrl_busecc_1__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR15M_128B_MCLK2_MAIN_SCR_M4_MAIN_CBASS_SCR15M_128B_MCLK2_MAIN_SCR_EDC_CTRL_BUSECC_6_ENABLE_CLR" width="1" begin="21" end="21" resetval="0x0" description="Interrupt Enable Clear Register for m4_main_cbass_main_0_m4_main_cbass_SCR15M_128b_MCLK2_main_scr_m4_main_cbass_SCR15M_128b_MCLK2_main_scr_edc_ctrl_busecc_6__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR15M_128B_MCLK2_MAIN_SCR_M4_MAIN_CBASS_SCR15M_128B_MCLK2_MAIN_SCR_EDC_CTRL_BUSECC_5_ENABLE_CLR" width="1" begin="20" end="20" resetval="0x0" description="Interrupt Enable Clear Register for m4_main_cbass_main_0_m4_main_cbass_SCR15M_128b_MCLK2_main_scr_m4_main_cbass_SCR15M_128b_MCLK2_main_scr_edc_ctrl_busecc_5__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR15M_128B_MCLK2_MAIN_SCR_M4_MAIN_CBASS_SCR15M_128B_MCLK2_MAIN_SCR_EDC_CTRL_BUSECC_4_ENABLE_CLR" width="1" begin="19" end="19" resetval="0x0" description="Interrupt Enable Clear Register for m4_main_cbass_main_0_m4_main_cbass_SCR15M_128b_MCLK2_main_scr_m4_main_cbass_SCR15M_128b_MCLK2_main_scr_edc_ctrl_busecc_4__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR15M_128B_MCLK2_MAIN_SCR_M4_MAIN_CBASS_SCR15M_128B_MCLK2_MAIN_SCR_EDC_CTRL_BUSECC_3_ENABLE_CLR" width="1" begin="18" end="18" resetval="0x0" description="Interrupt Enable Clear Register for m4_main_cbass_main_0_m4_main_cbass_SCR15M_128b_MCLK2_main_scr_m4_main_cbass_SCR15M_128b_MCLK2_main_scr_edc_ctrl_busecc_3__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR15M_128B_MCLK2_MAIN_SCR_M4_MAIN_CBASS_SCR15M_128B_MCLK2_MAIN_SCR_EDC_CTRL_BUSECC_2_ENABLE_CLR" width="1" begin="17" end="17" resetval="0x0" description="Interrupt Enable Clear Register for m4_main_cbass_main_0_m4_main_cbass_SCR15M_128b_MCLK2_main_scr_m4_main_cbass_SCR15M_128b_MCLK2_main_scr_edc_ctrl_busecc_2__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR15M_128B_MCLK2_MAIN_SCR_M4_MAIN_CBASS_SCR15M_128B_MCLK2_MAIN_SCR_EDC_CTRL_BUSECC_0_ENABLE_CLR" width="1" begin="16" end="16" resetval="0x0" description="Interrupt Enable Clear Register for m4_main_cbass_main_0_m4_main_cbass_SCR15M_128b_MCLK2_main_scr_m4_main_cbass_SCR15M_128b_MCLK2_main_scr_edc_ctrl_busecc_0__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR15M_128B_MCLK2_MAIN_SCR_M4_MAIN_CBASS_SCR15M_128B_MCLK2_MAIN_SCR_EDC_CTRL_BUSECC_1_ENABLE_CLR" width="1" begin="15" end="15" resetval="0x0" description="Interrupt Enable Clear Register for m4_main_cbass_main_0_m4_main_cbass_SCR15M_128b_MCLK2_main_scr_m4_main_cbass_SCR15M_128b_MCLK2_main_scr_edc_ctrl_busecc_1__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR14M_64B_MCLK2_SCR_M4_MAIN_CBASS_SCR14M_64B_MCLK2_SCR_EDC_CTRL_BUSECC_3_ENABLE_CLR" width="1" begin="14" end="14" resetval="0x0" description="Interrupt Enable Clear Register for m4_main_cbass_main_0_m4_main_cbass_SCR14M_64b_MCLK2_scr_m4_main_cbass_SCR14M_64b_MCLK2_scr_edc_ctrl_busecc_3__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR14M_64B_MCLK2_SCR_M4_MAIN_CBASS_SCR14M_64B_MCLK2_SCR_EDC_CTRL_BUSECC_2_ENABLE_CLR" width="1" begin="13" end="13" resetval="0x0" description="Interrupt Enable Clear Register for m4_main_cbass_main_0_m4_main_cbass_SCR14M_64b_MCLK2_scr_m4_main_cbass_SCR14M_64b_MCLK2_scr_edc_ctrl_busecc_2__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR14M_64B_MCLK2_SCR_M4_MAIN_CBASS_SCR14M_64B_MCLK2_SCR_EDC_CTRL_BUSECC_1_ENABLE_CLR" width="1" begin="12" end="12" resetval="0x0" description="Interrupt Enable Clear Register for m4_main_cbass_main_0_m4_main_cbass_SCR14M_64b_MCLK2_scr_m4_main_cbass_SCR14M_64b_MCLK2_scr_edc_ctrl_busecc_1__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR14M_64B_MCLK2_SCR_M4_MAIN_CBASS_SCR14M_64B_MCLK2_SCR_EDC_CTRL_BUSECC_0_ENABLE_CLR" width="1" begin="11" end="11" resetval="0x0" description="Interrupt Enable Clear Register for m4_main_cbass_main_0_m4_main_cbass_SCR14M_64b_MCLK2_scr_m4_main_cbass_SCR14M_64b_MCLK2_scr_edc_ctrl_busecc_0__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_BR_SCR1M_32B_MCLK2_MAIN_TO_SCR9P_32B_MCLK2_MSIO_L0_M2P_BRIDGE_BR_SCR1M_32B_MCLK2_MAIN_TO_SCR9P_32B_MCLK2_MSIO_L0_BRIDGE_SRC_BUSECC_ENABLE_CLR" width="1" begin="10" end="10" resetval="0x0" description="Interrupt Enable Clear Register for m4_main_cbass_main_0_m4_main_cbass_br_SCR1M_32b_MCLK2_main_to_SCR9P_32b_MCLK2_MSIO_l0_m2p_bridge_br_SCR1M_32b_MCLK2_main_to_SCR9P_32b_MCLK2_MSIO_l0_bridge_src_busecc__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_BR_SCR2M_128B_MCLK2_PH_TO_SCR5M_256B_MCLK2_RT_L0_M2M_BRIDGE_M4_MAIN_CBASS_BR_SCR2M_128B_MCLK2_PH_TO_SCR5M_256B_MCLK2_RT_L0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="9" end="9" resetval="0x0" description="Interrupt Enable Clear Register for m4_main_cbass_main_0_m4_main_cbass_br_SCR2M_128b_MCLK2_PH_to_SCR5M_256b_MCLK2_RT_l0_m2m_bridge_m4_main_cbass_br_SCR2M_128b_MCLK2_PH_to_SCR5M_256b_MCLK2_RT_l0_m2m_bridge_src_edc_ctrl_busecc__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_BR_SCR15M_128B_MCLK2_MAIN_TO_SCR8P_32B_MCLK2_CFG_L0_M2P_BRIDGE_BR_SCR15M_128B_MCLK2_MAIN_TO_SCR8P_32B_MCLK2_CFG_L0_BRIDGE_SRC_BUSECC_ENABLE_CLR" width="1" begin="8" end="8" resetval="0x0" description="Interrupt Enable Clear Register for m4_main_cbass_main_0_m4_main_cbass_br_SCR15M_128b_MCLK2_main_to_SCR8P_32b_MCLK2_CFG_l0_m2p_bridge_br_SCR15M_128b_MCLK2_main_to_SCR8P_32b_MCLK2_CFG_l0_bridge_src_busecc__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_BR_SCR14M_64B_MCLK2_TO_SCR5M_256B_MCLK2_RT_L0_M2M_BRIDGE_M4_MAIN_CBASS_BR_SCR14M_64B_MCLK2_TO_SCR5M_256B_MCLK2_RT_L0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="7" end="7" resetval="0x0" description="Interrupt Enable Clear Register for m4_main_cbass_main_0_m4_main_cbass_br_SCR14M_64b_MCLK2_to_SCR5M_256b_MCLK2_RT_l0_m2m_bridge_m4_main_cbass_br_SCR14M_64b_MCLK2_to_SCR5M_256b_MCLK2_RT_l0_m2m_bridge_src_edc_ctrl_busecc__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_CBASS_LPSC_PER_COMMON_MMRS_M4_MAIN_CBASS_CBASS_LPSC_PER_COMMON_MMRS_EDC_CTRL_BUSECC_0_ENABLE_CLR" width="1" begin="6" end="6" resetval="0x0" description="Interrupt Enable Clear Register for m4_main_cbass_main_0_m4_main_cbass_cbass_LPSC_per_common_mmrs_m4_main_cbass_cbass_LPSC_per_common_mmrs_edc_ctrl_busecc_0__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_BR_SCR15M_128B_MCLK2_MAIN_TO_SCR7P_64B_MCLK2_MAIN_DEMUX_L0_M2P_BRIDGE_BR_SCR15M_128B_MCLK2_MAIN_TO_SCR7P_64B_MCLK2_MAIN_DEMUX_L0_BRIDGE_DST_BUSECC_ENABLE_CLR" width="1" begin="5" end="5" resetval="0x0" description="Interrupt Enable Clear Register for m4_main_cbass_main_0_m4_main_cbass_br_SCR15M_128b_MCLK2_main_to_SCR7P_64b_MCLK2_main_demux_l0_m2p_bridge_br_SCR15M_128b_MCLK2_main_to_SCR7P_64b_MCLK2_main_demux_l0_bridge_dst_busecc__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_BR_SCR15M_128B_MCLK2_MAIN_TO_SCR5M_256B_MCLK2_RT_L0_M2M_BRIDGE_M4_MAIN_CBASS_BR_SCR15M_128B_MCLK2_MAIN_TO_SCR5M_256B_MCLK2_RT_L0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="4" end="4" resetval="0x0" description="Interrupt Enable Clear Register for m4_main_cbass_main_0_m4_main_cbass_br_SCR15M_128b_MCLK2_main_to_SCR5M_256b_MCLK2_RT_l0_m2m_bridge_m4_main_cbass_br_SCR15M_128b_MCLK2_main_to_SCR5M_256b_MCLK2_RT_l0_m2m_bridge_src_edc_ctrl_busecc__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_BR_SCR14M_64B_MCLK2_TO_SCR1M_32B_MCLK2_MAIN_L0_M2M_BRIDGE_M4_MAIN_CBASS_BR_SCR14M_64B_MCLK2_TO_SCR1M_32B_MCLK2_MAIN_L0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="3" end="3" resetval="0x0" description="Interrupt Enable Clear Register for m4_main_cbass_main_0_m4_main_cbass_br_SCR14M_64b_MCLK2_to_SCR1M_32b_MCLK2_main_l0_m2m_bridge_m4_main_cbass_br_SCR14M_64b_MCLK2_to_SCR1M_32b_MCLK2_main_l0_m2m_bridge_src_edc_ctrl_busecc__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_BR_SCR15M_128B_MCLK2_MAIN_TO_SCR1M_32B_MCLK2_MAIN_L0_M2M_BRIDGE_M4_MAIN_CBASS_BR_SCR15M_128B_MCLK2_MAIN_TO_SCR1M_32B_MCLK2_MAIN_L0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="2" end="2" resetval="0x0" description="Interrupt Enable Clear Register for m4_main_cbass_main_0_m4_main_cbass_br_SCR15M_128b_MCLK2_main_to_SCR1M_32b_MCLK2_main_l0_m2m_bridge_m4_main_cbass_br_SCR15M_128b_MCLK2_main_to_SCR1M_32b_MCLK2_main_l0_m2m_bridge_src_edc_ctrl_busecc__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_BR_SCR15M_128B_MCLK2_MAIN_TO_SCR14M_64B_MCLK2_L0_M2M_BRIDGE_M4_MAIN_CBASS_BR_SCR15M_128B_MCLK2_MAIN_TO_SCR14M_64B_MCLK2_L0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="1" end="1" resetval="0x0" description="Interrupt Enable Clear Register for m4_main_cbass_main_0_m4_main_cbass_br_SCR15M_128b_MCLK2_main_to_SCR14M_64b_MCLK2_l0_m2m_bridge_m4_main_cbass_br_SCR15M_128b_MCLK2_main_to_SCR14M_64b_MCLK2_l0_m2m_bridge_src_edc_ctrl_busecc__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_BR_SCR14M_64B_MCLK2_TO_SCR15M_128B_MCLK2_MAIN_L0_M2M_BRIDGE_M4_MAIN_CBASS_BR_SCR14M_64B_MCLK2_TO_SCR15M_128B_MCLK2_MAIN_L0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="0" end="0" resetval="0x0" description="Interrupt Enable Clear Register for m4_main_cbass_main_0_m4_main_cbass_br_SCR14M_64b_MCLK2_to_SCR15M_128b_MCLK2_main_l0_m2m_bridge_m4_main_cbass_br_SCR14M_64b_MCLK2_to_SCR15M_128b_MCLK2_main_l0_m2m_bridge_src_edc_ctrl_busecc__pend" range="" rwaccess="RW1C"/>
  </register>
  <register id="CBASS_ECC_SEC_ENABLE_CLR_REG1" acronym="CBASS_ECC_SEC_ENABLE_CLR_REG1" offset="0xC4" width="32" description="Return to the . Interrupt Enable Clear Register 1">
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR14M_64B_MCLK2_SCR_M4_MAIN_CBASS_SCR14M_64B_MCLK2_SCR_EDC_CTRL_BUSECC_4_ENABLE_CLR" width="1" begin="31" end="31" resetval="0x0" description="Interrupt Enable Clear Register for m4_main_cbass_main_0_m4_main_cbass_SCR14M_64b_MCLK2_scr_m4_main_cbass_SCR14M_64b_MCLK2_scr_edc_ctrl_busecc_4__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_CBASS_LPSC_PER_COMMON_ERR_M4_MAIN_CBASS_CBASS_LPSC_PER_COMMON_ERR_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="30" end="30" resetval="0x0" description="Interrupt Enable Clear Register for m4_main_cbass_main_0_m4_main_cbass_cbass_LPSC_per_common_err_m4_main_cbass_cbass_LPSC_per_common_err_edc_ctrl_busecc__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_INAVSS256L_MAIN_0_NAV_SRAM_LO_NRT_M2M_BRIDGE_M4_MAIN_CBASS_INAVSS256L_MAIN_0_NAV_SRAM_LO_NRT_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="29" end="29" resetval="0x0" description="Interrupt Enable Clear Register for m4_main_cbass_main_0_m4_main_cbass_Inavss256l_main_0_nav_sram_lo_nrt_m2m_bridge_m4_main_cbass_Inavss256l_main_0_nav_sram_lo_nrt_m2m_bridge_src_edc_ctrl_busecc__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_INAVSS256L_MAIN_0_NAV_NB0_BP_M2M_BRIDGE_M4_MAIN_CBASS_INAVSS256L_MAIN_0_NAV_NB0_BP_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="28" end="28" resetval="0x0" description="Interrupt Enable Clear Register for m4_main_cbass_main_0_m4_main_cbass_Inavss256l_main_0_nav_nb0_bp_m2m_bridge_m4_main_cbass_Inavss256l_main_0_nav_nb0_bp_m2m_bridge_src_edc_ctrl_busecc__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_IGIC500SS_MAIN_0_SLV_CFG_P2M_BRIDGE_IGIC500SS_MAIN_0_SLV_CFG_BRIDGE_BUSECC_ENABLE_CLR" width="1" begin="27" end="27" resetval="0x0" description="Interrupt Enable Clear Register for m4_main_cbass_main_0_m4_main_cbass_Igic500ss_main_0_slv_cfg_p2m_bridge_Igic500ss_main_0_slv_cfg_bridge_busecc__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_IEXPORT_VBUSP_32B_SLV_MAIN_0_SLV_M2P_BRIDGE_IEXPORT_VBUSP_32B_SLV_MAIN_0_SLV_BRIDGE_SRC_BUSECC_ENABLE_CLR" width="1" begin="26" end="26" resetval="0x0" description="Interrupt Enable Clear Register for m4_main_cbass_main_0_m4_main_cbass_Iexport_vbusp_32b_slv_main_0_slv_m2p_bridge_Iexport_vbusp_32b_slv_main_0_slv_bridge_src_busecc__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_IEXPORT_VBUSP_32B_SLV_MAIN_0_SLV_M2P_BRIDGE_IEXPORT_VBUSP_32B_SLV_MAIN_0_SLV_BRIDGE_DST_BUSECC_ENABLE_CLR" width="1" begin="25" end="25" resetval="0x0" description="Interrupt Enable Clear Register for m4_main_cbass_main_0_m4_main_cbass_Iexport_vbusp_32b_slv_main_0_slv_m2p_bridge_Iexport_vbusp_32b_slv_main_0_slv_bridge_dst_busecc__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR9P_32B_MCLK2_MSIO_SCR_M4_MAIN_CBASS_SCR9P_32B_MCLK2_MSIO_SCR_EDC_CTRL_BUSECC_2_ENABLE_CLR" width="1" begin="24" end="24" resetval="0x0" description="Interrupt Enable Clear Register for m4_main_cbass_main_0_m4_main_cbass_SCR9P_32b_MCLK2_MSIO_scr_m4_main_cbass_SCR9P_32b_MCLK2_MSIO_scr_edc_ctrl_busecc_2__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR8P_32B_MCLK2_CFG_SCR_M4_MAIN_CBASS_SCR8P_32B_MCLK2_CFG_SCR_EDC_CTRL_BUSECC_4_ENABLE_CLR" width="1" begin="23" end="23" resetval="0x0" description="Interrupt Enable Clear Register for m4_main_cbass_main_0_m4_main_cbass_SCR8P_32b_MCLK2_CFG_scr_m4_main_cbass_SCR8P_32b_MCLK2_CFG_scr_edc_ctrl_busecc_4__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR8P_32B_MCLK2_CFG_SCR_M4_MAIN_CBASS_SCR8P_32B_MCLK2_CFG_SCR_EDC_CTRL_BUSECC_3_ENABLE_CLR" width="1" begin="22" end="22" resetval="0x0" description="Interrupt Enable Clear Register for m4_main_cbass_main_0_m4_main_cbass_SCR8P_32b_MCLK2_CFG_scr_m4_main_cbass_SCR8P_32b_MCLK2_CFG_scr_edc_ctrl_busecc_3__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR7P_64B_MCLK2_MAIN_DEMUX_SCR_M4_MAIN_CBASS_SCR7P_64B_MCLK2_MAIN_DEMUX_SCR_EDC_CTRL_BUSECC_1_ENABLE_CLR" width="1" begin="21" end="21" resetval="0x0" description="Interrupt Enable Clear Register for m4_main_cbass_main_0_m4_main_cbass_SCR7P_64b_MCLK2_main_demux_scr_m4_main_cbass_SCR7P_64b_MCLK2_main_demux_scr_edc_ctrl_busecc_1__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR7P_64B_MCLK2_MAIN_DEMUX_SCR_M4_MAIN_CBASS_SCR7P_64B_MCLK2_MAIN_DEMUX_SCR_EDC_CTRL_BUSECC_0_ENABLE_CLR" width="1" begin="20" end="20" resetval="0x0" description="Interrupt Enable Clear Register for m4_main_cbass_main_0_m4_main_cbass_SCR7P_64b_MCLK2_main_demux_scr_m4_main_cbass_SCR7P_64b_MCLK2_main_demux_scr_edc_ctrl_busecc_0__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR5M_256B_MCLK2_RT_SCR_M4_MAIN_CBASS_SCR5M_256B_MCLK2_RT_SCR_EDC_CTRL_BUSECC_4_ENABLE_CLR" width="1" begin="19" end="19" resetval="0x0" description="Interrupt Enable Clear Register for m4_main_cbass_main_0_m4_main_cbass_SCR5M_256b_MCLK2_RT_scr_m4_main_cbass_SCR5M_256b_MCLK2_RT_scr_edc_ctrl_busecc_4__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR5M_256B_MCLK2_RT_SCR_M4_MAIN_CBASS_SCR5M_256B_MCLK2_RT_SCR_EDC_CTRL_BUSECC_3_ENABLE_CLR" width="1" begin="18" end="18" resetval="0x0" description="Interrupt Enable Clear Register for m4_main_cbass_main_0_m4_main_cbass_SCR5M_256b_MCLK2_RT_scr_m4_main_cbass_SCR5M_256b_MCLK2_RT_scr_edc_ctrl_busecc_3__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR5M_256B_MCLK2_RT_SCR_M4_MAIN_CBASS_SCR5M_256B_MCLK2_RT_SCR_EDC_CTRL_BUSECC_2_ENABLE_CLR" width="1" begin="17" end="17" resetval="0x0" description="Interrupt Enable Clear Register for m4_main_cbass_main_0_m4_main_cbass_SCR5M_256b_MCLK2_RT_scr_m4_main_cbass_SCR5M_256b_MCLK2_RT_scr_edc_ctrl_busecc_2__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR1M_32B_MCLK2_MAIN_SCR_M4_MAIN_CBASS_SCR1M_32B_MCLK2_MAIN_SCR_EDC_CTRL_BUSECC_1_ENABLE_CLR" width="1" begin="16" end="16" resetval="0x0" description="Interrupt Enable Clear Register for m4_main_cbass_main_0_m4_main_cbass_SCR1M_32b_MCLK2_main_scr_m4_main_cbass_SCR1M_32b_MCLK2_main_scr_edc_ctrl_busecc_1__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR8P_32B_MCLK2_CFG_SCR_M4_MAIN_CBASS_SCR8P_32B_MCLK2_CFG_SCR_EDC_CTRL_BUSECC_1_ENABLE_CLR" width="1" begin="15" end="15" resetval="0x0" description="Interrupt Enable Clear Register for m4_main_cbass_main_0_m4_main_cbass_SCR8P_32b_MCLK2_CFG_scr_m4_main_cbass_SCR8P_32b_MCLK2_CFG_scr_edc_ctrl_busecc_1__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR2M_128B_MCLK2_PH_SCR_M4_MAIN_CBASS_SCR2M_128B_MCLK2_PH_SCR_EDC_CTRL_BUSECC_1_ENABLE_CLR" width="1" begin="14" end="14" resetval="0x0" description="Interrupt Enable Clear Register for m4_main_cbass_main_0_m4_main_cbass_SCR2M_128b_MCLK2_PH_scr_m4_main_cbass_SCR2M_128b_MCLK2_PH_scr_edc_ctrl_busecc_1__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR1M_32B_MCLK2_MAIN_SCR_M4_MAIN_CBASS_SCR1M_32B_MCLK2_MAIN_SCR_EDC_CTRL_BUSECC_2_ENABLE_CLR" width="1" begin="13" end="13" resetval="0x0" description="Interrupt Enable Clear Register for m4_main_cbass_main_0_m4_main_cbass_SCR1M_32b_MCLK2_main_scr_m4_main_cbass_SCR1M_32b_MCLK2_main_scr_edc_ctrl_busecc_2__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR2M_128B_MCLK2_PH_SCR_M4_MAIN_CBASS_SCR2M_128B_MCLK2_PH_SCR_EDC_CTRL_BUSECC_0_ENABLE_CLR" width="1" begin="12" end="12" resetval="0x0" description="Interrupt Enable Clear Register for m4_main_cbass_main_0_m4_main_cbass_SCR2M_128b_MCLK2_PH_scr_m4_main_cbass_SCR2M_128b_MCLK2_PH_scr_edc_ctrl_busecc_0__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR1M_32B_MCLK2_MAIN_SCR_M4_MAIN_CBASS_SCR1M_32B_MCLK2_MAIN_SCR_EDC_CTRL_BUSECC_0_ENABLE_CLR" width="1" begin="11" end="11" resetval="0x0" description="Interrupt Enable Clear Register for m4_main_cbass_main_0_m4_main_cbass_SCR1M_32b_MCLK2_main_scr_m4_main_cbass_SCR1M_32b_MCLK2_main_scr_edc_ctrl_busecc_0__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR15M_128B_MCLK2_MAIN_SCR_M4_MAIN_CBASS_SCR15M_128B_MCLK2_MAIN_SCR_EDC_CTRL_BUSECC_9_ENABLE_CLR" width="1" begin="10" end="10" resetval="0x0" description="Interrupt Enable Clear Register for m4_main_cbass_main_0_m4_main_cbass_SCR15M_128b_MCLK2_main_scr_m4_main_cbass_SCR15M_128b_MCLK2_main_scr_edc_ctrl_busecc_9__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR15M_128B_MCLK2_MAIN_SCR_M4_MAIN_CBASS_SCR15M_128B_MCLK2_MAIN_SCR_EDC_CTRL_BUSECC_8_ENABLE_CLR" width="1" begin="9" end="9" resetval="0x0" description="Interrupt Enable Clear Register for m4_main_cbass_main_0_m4_main_cbass_SCR15M_128b_MCLK2_main_scr_m4_main_cbass_SCR15M_128b_MCLK2_main_scr_edc_ctrl_busecc_8__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR15M_128B_MCLK2_MAIN_SCR_M4_MAIN_CBASS_SCR15M_128B_MCLK2_MAIN_SCR_EDC_CTRL_BUSECC_7_ENABLE_CLR" width="1" begin="8" end="8" resetval="0x0" description="Interrupt Enable Clear Register for m4_main_cbass_main_0_m4_main_cbass_SCR15M_128b_MCLK2_main_scr_m4_main_cbass_SCR15M_128b_MCLK2_main_scr_edc_ctrl_busecc_7__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR15M_128B_MCLK2_MAIN_SCR_M4_MAIN_CBASS_SCR15M_128B_MCLK2_MAIN_SCR_EDC_CTRL_BUSECC_12_ENABLE_CLR" width="1" begin="7" end="7" resetval="0x0" description="Interrupt Enable Clear Register for m4_main_cbass_main_0_m4_main_cbass_SCR15M_128b_MCLK2_main_scr_m4_main_cbass_SCR15M_128b_MCLK2_main_scr_edc_ctrl_busecc_12__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR15M_128B_MCLK2_MAIN_SCR_M4_MAIN_CBASS_SCR15M_128B_MCLK2_MAIN_SCR_EDC_CTRL_BUSECC_11_ENABLE_CLR" width="1" begin="6" end="6" resetval="0x0" description="Interrupt Enable Clear Register for m4_main_cbass_main_0_m4_main_cbass_SCR15M_128b_MCLK2_main_scr_m4_main_cbass_SCR15M_128b_MCLK2_main_scr_edc_ctrl_busecc_11__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR15M_128B_MCLK2_MAIN_SCR_M4_MAIN_CBASS_SCR15M_128B_MCLK2_MAIN_SCR_EDC_CTRL_BUSECC_10_ENABLE_CLR" width="1" begin="5" end="5" resetval="0x0" description="Interrupt Enable Clear Register for m4_main_cbass_main_0_m4_main_cbass_SCR15M_128b_MCLK2_main_scr_m4_main_cbass_SCR15M_128b_MCLK2_main_scr_edc_ctrl_busecc_10__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR14M_64B_MCLK2_SCR_M4_MAIN_CBASS_SCR14M_64B_MCLK2_SCR_EDC_CTRL_BUSECC_7_ENABLE_CLR" width="1" begin="4" end="4" resetval="0x0" description="Interrupt Enable Clear Register for m4_main_cbass_main_0_m4_main_cbass_SCR14M_64b_MCLK2_scr_m4_main_cbass_SCR14M_64b_MCLK2_scr_edc_ctrl_busecc_7__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR14M_64B_MCLK2_SCR_M4_MAIN_CBASS_SCR14M_64B_MCLK2_SCR_EDC_CTRL_BUSECC_6_ENABLE_CLR" width="1" begin="3" end="3" resetval="0x0" description="Interrupt Enable Clear Register for m4_main_cbass_main_0_m4_main_cbass_SCR14M_64b_MCLK2_scr_m4_main_cbass_SCR14M_64b_MCLK2_scr_edc_ctrl_busecc_6__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR14M_64B_MCLK2_SCR_M4_MAIN_CBASS_SCR14M_64B_MCLK2_SCR_EDC_CTRL_BUSECC_5_ENABLE_CLR" width="1" begin="2" end="2" resetval="0x0" description="Interrupt Enable Clear Register for m4_main_cbass_main_0_m4_main_cbass_SCR14M_64b_MCLK2_scr_m4_main_cbass_SCR14M_64b_MCLK2_scr_edc_ctrl_busecc_5__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_CBASS_LPSC_PER_COMMON_MMRS_M4_MAIN_CBASS_CBASS_LPSC_PER_COMMON_MMRS_EDC_CTRL_BUSECC_3_ENABLE_CLR" width="1" begin="1" end="1" resetval="0x0" description="Interrupt Enable Clear Register for m4_main_cbass_main_0_m4_main_cbass_cbass_LPSC_per_common_mmrs_m4_main_cbass_cbass_LPSC_per_common_mmrs_edc_ctrl_busecc_3__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_CBASS_LPSC_PER_COMMON_MMRS_M4_MAIN_CBASS_CBASS_LPSC_PER_COMMON_MMRS_EDC_CTRL_BUSECC_2_ENABLE_CLR" width="1" begin="0" end="0" resetval="0x0" description="Interrupt Enable Clear Register for m4_main_cbass_main_0_m4_main_cbass_cbass_LPSC_per_common_mmrs_m4_main_cbass_cbass_LPSC_per_common_mmrs_edc_ctrl_busecc_2__pend" range="" rwaccess="RW1C"/>
  </register>
  <register id="CBASS_ECC_SEC_ENABLE_CLR_REG2" acronym="CBASS_ECC_SEC_ENABLE_CLR_REG2" offset="0xC8" width="32" description="Return to the . Interrupt Enable Clear Register 2">
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_IGIC500SS_MAIN_0_MEM_WR_VBUSM_M2M_BRIDGE_M4_MAIN_CBASS_IGIC500SS_MAIN_0_MEM_WR_VBUSM_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="31" end="31" resetval="0x0" description="Interrupt Enable Clear Register for m4_main_cbass_main_0_m4_main_cbass_Igic500ss_main_0_mem_wr_vbusm_m2m_bridge_m4_main_cbass_Igic500ss_main_0_mem_wr_vbusm_m2m_bridge_src_edc_ctrl_busecc__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_IGIC500SS_MAIN_0_MEM_RD_VBUSM_M2M_BRIDGE_M4_MAIN_CBASS_IGIC500SS_MAIN_0_MEM_RD_VBUSM_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="30" end="30" resetval="0x0" description="Interrupt Enable Clear Register for m4_main_cbass_main_0_m4_main_cbass_Igic500ss_main_0_mem_rd_vbusm_m2m_bridge_m4_main_cbass_Igic500ss_main_0_mem_rd_vbusm_m2m_bridge_src_edc_ctrl_busecc__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_M2M_BRIDGE_M4_MAIN_CBASS_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="29" end="29" resetval="0x0" description="Interrupt Enable Clear Register for m4_main_cbass_main_0_m4_main_cbass_Iexport_vbusm_64b_slv_main_0_slv_m2m_bridge_m4_main_cbass_Iexport_vbusm_64b_slv_main_0_slv_m2m_bridge_src_edc_ctrl_busecc__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_IEXPORT_VBUSM_64B_MST_MAIN_0_MST_M2M_BRIDGE_M4_MAIN_CBASS_IEXPORT_VBUSM_64B_MST_MAIN_0_MST_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="28" end="28" resetval="0x0" description="Interrupt Enable Clear Register for m4_main_cbass_main_0_m4_main_cbass_Iexport_vbusm_64b_mst_main_0_mst_m2m_bridge_m4_main_cbass_Iexport_vbusm_64b_mst_main_0_mst_m2m_bridge_src_edc_ctrl_busecc__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_ICOMPUTE_CLUSTER_MAXWELL_TB_VDC_MAIN_0_VBUSP_CFG_P2P_BRIDGE_ICOMPUTE_CLUSTER_MAXWELL_TB_VDC_MAIN_0_VBUSP_CFG_BRIDGE_BUSECC_ENABLE_CLR" width="1" begin="27" end="27" resetval="0x0" description="Interrupt Enable Clear Register for m4_main_cbass_main_0_m4_main_cbass_Icompute_cluster_maxwell_tb_vdc_main_0_vbusp_cfg_p2p_bridge_Icompute_cluster_maxwell_tb_vdc_main_0_vbusp_cfg_bridge_busecc__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_DMSC_SLV_P2P_BRIDGE_DMSC_SLV_BRIDGE_SRC_BUSECC_ENABLE_CLR" width="1" begin="26" end="26" resetval="0x0" description="Interrupt Enable Clear Register for m4_main_cbass_main_0_m4_main_cbass_dmsc_slv_p2p_bridge_dmsc_slv_bridge_src_busecc__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_DMSC_SLV_P2P_BRIDGE_DMSC_SLV_BRIDGE_DST_BUSECC_ENABLE_CLR" width="1" begin="25" end="25" resetval="0x0" description="Interrupt Enable Clear Register for m4_main_cbass_main_0_m4_main_cbass_dmsc_slv_p2p_bridge_dmsc_slv_bridge_dst_busecc__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_CBASS_INT_DMSC_SCR_M4_MAIN_CBASS_CBASS_INT_DMSC_SCR_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="24" end="24" resetval="0x0" description="Interrupt Enable Clear Register for m4_main_cbass_main_0_m4_main_cbass_cbass_int_dmsc_scr_m4_main_cbass_cbass_int_dmsc_scr_edc_ctrl_busecc__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR8P_32B_MCLK2_CFG_SCR_M4_MAIN_CBASS_SCR8P_32B_MCLK2_CFG_SCR_EDC_CTRL_BUSECC_5_ENABLE_CLR" width="1" begin="23" end="23" resetval="0x0" description="Interrupt Enable Clear Register for m4_main_cbass_main_0_m4_main_cbass_SCR8P_32b_MCLK2_CFG_scr_m4_main_cbass_SCR8P_32b_MCLK2_CFG_scr_edc_ctrl_busecc_5__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR11P_32B_MCLK4_CFG_SCR_M4_MAIN_CBASS_SCR11P_32B_MCLK4_CFG_SCR_EDC_CTRL_BUSECC_2_ENABLE_CLR" width="1" begin="22" end="22" resetval="0x0" description="Interrupt Enable Clear Register for m4_main_cbass_main_0_m4_main_cbass_SCR11P_32b_MCLK4_CFG_scr_m4_main_cbass_SCR11P_32b_MCLK4_CFG_scr_edc_ctrl_busecc_2__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR11P_32B_MCLK4_CFG_SCR_M4_MAIN_CBASS_SCR11P_32B_MCLK4_CFG_SCR_EDC_CTRL_BUSECC_0_ENABLE_CLR" width="1" begin="21" end="21" resetval="0x0" description="Interrupt Enable Clear Register for m4_main_cbass_main_0_m4_main_cbass_SCR11P_32b_MCLK4_CFG_scr_m4_main_cbass_SCR11P_32b_MCLK4_CFG_scr_edc_ctrl_busecc_0__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR16P_32B_MCLK4_MSIO_SCR_M4_MAIN_CBASS_SCR16P_32B_MCLK4_MSIO_SCR_EDC_CTRL_BUSECC_4_ENABLE_CLR" width="1" begin="20" end="20" resetval="0x0" description="Interrupt Enable Clear Register for m4_main_cbass_main_0_m4_main_cbass_SCR16P_32b_MCLK4_MSIO_scr_m4_main_cbass_SCR16P_32b_MCLK4_MSIO_scr_edc_ctrl_busecc_4__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR16P_32B_MCLK4_MSIO_SCR_M4_MAIN_CBASS_SCR16P_32B_MCLK4_MSIO_SCR_EDC_CTRL_BUSECC_3_ENABLE_CLR" width="1" begin="19" end="19" resetval="0x0" description="Interrupt Enable Clear Register for m4_main_cbass_main_0_m4_main_cbass_SCR16P_32b_MCLK4_MSIO_scr_m4_main_cbass_SCR16P_32b_MCLK4_MSIO_scr_edc_ctrl_busecc_3__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_BR_SCR1M_32B_MCLK2_MAIN_TO_SCR12P_32B_MCLK4_TIMER_L0_M2P_BRIDGE_BR_SCR1M_32B_MCLK2_MAIN_TO_SCR12P_32B_MCLK4_TIMER_L0_BRIDGE_SRC_BUSECC_ENABLE_CLR" width="1" begin="18" end="18" resetval="0x0" description="Interrupt Enable Clear Register for m4_main_cbass_main_0_m4_main_cbass_br_SCR1M_32b_MCLK2_main_to_SCR12P_32b_MCLK4_timer_l0_m2p_bridge_br_SCR1M_32b_MCLK2_main_to_SCR12P_32b_MCLK4_timer_l0_bridge_src_busecc__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_BR_SCR9P_32B_MCLK2_MSIO_TO_SCR16P_32B_MCLK4_MSIO_L0_P2P_BRIDGE_BR_SCR9P_32B_MCLK2_MSIO_TO_SCR16P_32B_MCLK4_MSIO_L0_BRIDGE_SRC_BUSECC_ENABLE_CLR" width="1" begin="17" end="17" resetval="0x0" description="Interrupt Enable Clear Register for m4_main_cbass_main_0_m4_main_cbass_br_SCR9P_32b_MCLK2_MSIO_to_SCR16P_32b_MCLK4_MSIO_l0_p2p_bridge_br_SCR9P_32b_MCLK2_MSIO_to_SCR16P_32b_MCLK4_MSIO_l0_bridge_src_busecc__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_BR_SCR9P_32B_MCLK2_MSIO_TO_SCR16P_32B_MCLK4_MSIO_L0_P2P_BRIDGE_BR_SCR9P_32B_MCLK2_MSIO_TO_SCR16P_32B_MCLK4_MSIO_L0_BRIDGE_DST_BUSECC_ENABLE_CLR" width="1" begin="16" end="16" resetval="0x0" description="Interrupt Enable Clear Register for m4_main_cbass_main_0_m4_main_cbass_br_SCR9P_32b_MCLK2_MSIO_to_SCR16P_32b_MCLK4_MSIO_l0_p2p_bridge_br_SCR9P_32b_MCLK2_MSIO_to_SCR16P_32b_MCLK4_MSIO_l0_bridge_dst_busecc__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_BR_SCR5M_256B_MCLK2_RT_TO_SCR15M_128B_MCLK2_MAIN_L0_M2M_BRIDGE_M4_MAIN_CBASS_BR_SCR5M_256B_MCLK2_RT_TO_SCR15M_128B_MCLK2_MAIN_L0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="15" end="15" resetval="0x0" description="Interrupt Enable Clear Register for m4_main_cbass_main_0_m4_main_cbass_br_SCR5M_256b_MCLK2_RT_to_SCR15M_128b_MCLK2_main_l0_m2m_bridge_m4_main_cbass_br_SCR5M_256b_MCLK2_RT_to_SCR15M_128b_MCLK2_main_l0_m2m_bridge_src_edc_ctrl_busecc__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_BR_SCR1M_32B_MCLK2_MAIN_TO_SCR12P_32B_MCLK4_TIMER_L0_M2P_BRIDGE_BR_SCR1M_32B_MCLK2_MAIN_TO_SCR12P_32B_MCLK4_TIMER_L0_BRIDGE_DST_BUSECC_ENABLE_CLR" width="1" begin="14" end="14" resetval="0x0" description="Interrupt Enable Clear Register for m4_main_cbass_main_0_m4_main_cbass_br_SCR1M_32b_MCLK2_main_to_SCR12P_32b_MCLK4_timer_l0_m2p_bridge_br_SCR1M_32b_MCLK2_main_to_SCR12P_32b_MCLK4_timer_l0_bridge_dst_busecc__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_BR_SCR1M_32B_MCLK2_MAIN_TO_SCR11P_32B_MCLK4_CFG_L0_M2P_BRIDGE_BR_SCR1M_32B_MCLK2_MAIN_TO_SCR11P_32B_MCLK4_CFG_L0_BRIDGE_SRC_BUSECC_ENABLE_CLR" width="1" begin="13" end="13" resetval="0x0" description="Interrupt Enable Clear Register for m4_main_cbass_main_0_m4_main_cbass_br_SCR1M_32b_MCLK2_main_to_SCR11P_32b_MCLK4_CFG_l0_m2p_bridge_br_SCR1M_32b_MCLK2_main_to_SCR11P_32b_MCLK4_CFG_l0_bridge_src_busecc__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_BR_SCR1M_32B_MCLK2_MAIN_TO_SCR11P_32B_MCLK4_CFG_L0_M2P_BRIDGE_BR_SCR1M_32B_MCLK2_MAIN_TO_SCR11P_32B_MCLK4_CFG_L0_BRIDGE_DST_BUSECC_ENABLE_CLR" width="1" begin="12" end="12" resetval="0x0" description="Interrupt Enable Clear Register for m4_main_cbass_main_0_m4_main_cbass_br_SCR1M_32b_MCLK2_main_to_SCR11P_32b_MCLK4_CFG_l0_m2p_bridge_br_SCR1M_32b_MCLK2_main_to_SCR11P_32b_MCLK4_CFG_l0_bridge_dst_busecc__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR11P_32B_MCLK4_CFG_SCR_M4_MAIN_CBASS_SCR11P_32B_MCLK4_CFG_SCR_EDC_CTRL_BUSECC_1_ENABLE_CLR" width="1" begin="11" end="11" resetval="0x0" description="Interrupt Enable Clear Register for m4_main_cbass_main_0_m4_main_cbass_SCR11P_32b_MCLK4_CFG_scr_m4_main_cbass_SCR11P_32b_MCLK4_CFG_scr_edc_ctrl_busecc_1__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR11P_32B_MCLK4_CFG_SCR_M4_MAIN_CBASS_SCR11P_32B_MCLK4_CFG_SCR_EDC_CTRL_BUSECC_3_ENABLE_CLR" width="1" begin="10" end="10" resetval="0x0" description="Interrupt Enable Clear Register for m4_main_cbass_main_0_m4_main_cbass_SCR11P_32b_MCLK4_CFG_scr_m4_main_cbass_SCR11P_32b_MCLK4_CFG_scr_edc_ctrl_busecc_3__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR12P_32B_MCLK4_TIMER_SCR_M4_MAIN_CBASS_SCR12P_32B_MCLK4_TIMER_SCR_EDC_CTRL_BUSECC_0_ENABLE_CLR" width="1" begin="9" end="9" resetval="0x0" description="Interrupt Enable Clear Register for m4_main_cbass_main_0_m4_main_cbass_SCR12P_32b_MCLK4_timer_scr_m4_main_cbass_SCR12P_32b_MCLK4_timer_scr_edc_ctrl_busecc_0__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR12P_32B_MCLK4_TIMER_SCR_M4_MAIN_CBASS_SCR12P_32B_MCLK4_TIMER_SCR_EDC_CTRL_BUSECC_1_ENABLE_CLR" width="1" begin="8" end="8" resetval="0x0" description="Interrupt Enable Clear Register for m4_main_cbass_main_0_m4_main_cbass_SCR12P_32b_MCLK4_timer_scr_m4_main_cbass_SCR12P_32b_MCLK4_timer_scr_edc_ctrl_busecc_1__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR16P_32B_MCLK4_MSIO_SCR_M4_MAIN_CBASS_SCR16P_32B_MCLK4_MSIO_SCR_EDC_CTRL_BUSECC_0_ENABLE_CLR" width="1" begin="7" end="7" resetval="0x0" description="Interrupt Enable Clear Register for m4_main_cbass_main_0_m4_main_cbass_SCR16P_32b_MCLK4_MSIO_scr_m4_main_cbass_SCR16P_32b_MCLK4_MSIO_scr_edc_ctrl_busecc_0__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR16P_32B_MCLK4_MSIO_SCR_M4_MAIN_CBASS_SCR16P_32B_MCLK4_MSIO_SCR_EDC_CTRL_BUSECC_1_ENABLE_CLR" width="1" begin="6" end="6" resetval="0x0" description="Interrupt Enable Clear Register for m4_main_cbass_main_0_m4_main_cbass_SCR16P_32b_MCLK4_MSIO_scr_m4_main_cbass_SCR16P_32b_MCLK4_MSIO_scr_edc_ctrl_busecc_1__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR16P_32B_MCLK4_MSIO_SCR_M4_MAIN_CBASS_SCR16P_32B_MCLK4_MSIO_SCR_EDC_CTRL_BUSECC_2_ENABLE_CLR" width="1" begin="5" end="5" resetval="0x0" description="Interrupt Enable Clear Register for m4_main_cbass_main_0_m4_main_cbass_SCR16P_32b_MCLK4_MSIO_scr_m4_main_cbass_SCR16P_32b_MCLK4_MSIO_scr_edc_ctrl_busecc_2__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR12P_32B_MCLK4_TIMER_SCR_M4_MAIN_CBASS_SCR12P_32B_MCLK4_TIMER_SCR_EDC_CTRL_BUSECC_3_ENABLE_CLR" width="1" begin="4" end="4" resetval="0x0" description="Interrupt Enable Clear Register for m4_main_cbass_main_0_m4_main_cbass_SCR12P_32b_MCLK4_timer_scr_m4_main_cbass_SCR12P_32b_MCLK4_timer_scr_edc_ctrl_busecc_3__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR12P_32B_MCLK4_TIMER_SCR_M4_MAIN_CBASS_SCR12P_32B_MCLK4_TIMER_SCR_EDC_CTRL_BUSECC_2_ENABLE_CLR" width="1" begin="3" end="3" resetval="0x0" description="Interrupt Enable Clear Register for m4_main_cbass_main_0_m4_main_cbass_SCR12P_32b_MCLK4_timer_scr_m4_main_cbass_SCR12P_32b_MCLK4_timer_scr_edc_ctrl_busecc_2__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR11P_32B_MCLK4_CFG_SCR_M4_MAIN_CBASS_SCR11P_32B_MCLK4_CFG_SCR_EDC_CTRL_BUSECC_6_ENABLE_CLR" width="1" begin="2" end="2" resetval="0x0" description="Interrupt Enable Clear Register for m4_main_cbass_main_0_m4_main_cbass_SCR11P_32b_MCLK4_CFG_scr_m4_main_cbass_SCR11P_32b_MCLK4_CFG_scr_edc_ctrl_busecc_6__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR11P_32B_MCLK4_CFG_SCR_M4_MAIN_CBASS_SCR11P_32B_MCLK4_CFG_SCR_EDC_CTRL_BUSECC_5_ENABLE_CLR" width="1" begin="1" end="1" resetval="0x0" description="Interrupt Enable Clear Register for m4_main_cbass_main_0_m4_main_cbass_SCR11P_32b_MCLK4_CFG_scr_m4_main_cbass_SCR11P_32b_MCLK4_CFG_scr_edc_ctrl_busecc_5__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR11P_32B_MCLK4_CFG_SCR_M4_MAIN_CBASS_SCR11P_32B_MCLK4_CFG_SCR_EDC_CTRL_BUSECC_4_ENABLE_CLR" width="1" begin="0" end="0" resetval="0x0" description="Interrupt Enable Clear Register for m4_main_cbass_main_0_m4_main_cbass_SCR11P_32b_MCLK4_CFG_scr_m4_main_cbass_SCR11P_32b_MCLK4_CFG_scr_edc_ctrl_busecc_4__pend" range="" rwaccess="RW1C"/>
  </register>
  <register id="CBASS_ECC_SEC_ENABLE_CLR_REG3" acronym="CBASS_ECC_SEC_ENABLE_CLR_REG3" offset="0xCC" width="32" description="Return to the . Interrupt Enable Clear Register 3">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="VDC_DATA_VBUSM_64B_REF_MCU2MAIN_DST_VBUSS_ENABLE_CLR" width="1" begin="25" end="25" resetval="0x0" description="Interrupt Enable Clear Register for vdc_data_vbusm_64b_ref_mcu2main_dst_vbuss__pend" range="" rwaccess="RW1C"/>
    <bitfield id="VDC_DATA_VBUSM_64B_REF_MCU2MAIN_M2M_VBUSS_ENABLE_CLR" width="1" begin="24" end="24" resetval="0x0" description="Interrupt Enable Clear Register for vdc_data_vbusm_64b_ref_mcu2main_m2m_vbuss__pend" range="" rwaccess="RW1C"/>
    <bitfield id="VDC_DATA_VBUSM_64B_REF_MAIN2MCU_SRC_VBUSS_ENABLE_CLR" width="1" begin="23" end="23" resetval="0x0" description="Interrupt Enable Clear Register for vdc_data_vbusm_64b_ref_main2mcu_src_vbuss__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCRM_32B_DEBUGSS_MCLK4_SCR_M4_MAIN_CBASS_SCRM_32B_DEBUGSS_MCLK4_SCR_EDC_CTRL_BUSECC_1_ENABLE_CLR" width="1" begin="22" end="22" resetval="0x0" description="Interrupt Enable Clear Register for m4_main_cbass_main_0_m4_main_cbass_SCRM_32b_debugss_MCLK4_scr_m4_main_cbass_SCRM_32b_debugss_MCLK4_scr_edc_ctrl_busecc_1__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCRM_32B_DEBUGSS_MCLK4_SCR_M4_MAIN_CBASS_SCRM_32B_DEBUGSS_MCLK4_SCR_EDC_CTRL_BUSECC_0_ENABLE_CLR" width="1" begin="21" end="21" resetval="0x0" description="Interrupt Enable Clear Register for m4_main_cbass_main_0_m4_main_cbass_SCRM_32b_debugss_MCLK4_scr_m4_main_cbass_SCRM_32b_debugss_MCLK4_scr_edc_ctrl_busecc_0__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_IM4_MAIN_CBASS_MAIN_0_CBASS_ERR_SLV_P2P_BRIDGE_IM4_MAIN_CBASS_MAIN_0_CBASS_ERR_SLV_BRIDGE_BUSECC_ENABLE_CLR" width="1" begin="20" end="20" resetval="0x0" description="Interrupt Enable Clear Register for m4_main_cbass_main_0_m4_main_cbass_Im4_main_cbass_main_0_cbass_err_slv_p2p_bridge_Im4_main_cbass_main_0_cbass_err_slv_bridge_busecc__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_BR_SCRM_32B_DEBUGSS_MCLK4_TO_SCR14M_64B_MCLK2_L0_M2M_BRIDGE_M4_MAIN_CBASS_BR_SCRM_32B_DEBUGSS_MCLK4_TO_SCR14M_64B_MCLK2_L0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="19" end="19" resetval="0x0" description="Interrupt Enable Clear Register for m4_main_cbass_main_0_m4_main_cbass_br_SCRM_32b_debugss_MCLK4_to_SCR14M_64b_MCLK2_l0_m2m_bridge_m4_main_cbass_br_SCRM_32b_debugss_MCLK4_to_SCR14M_64b_MCLK2_l0_m2m_bridge_src_edc_ctrl_busecc__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_BR_SCRM_32B_DEBUGSS_MCLK4_TO_SCR14M_64B_MCLK2_L0_M2M_BRIDGE_M4_MAIN_CBASS_BR_SCRM_32B_DEBUGSS_MCLK4_TO_SCR14M_64B_MCLK2_L0_M2M_BRIDGE_DST_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="18" end="18" resetval="0x0" description="Interrupt Enable Clear Register for m4_main_cbass_main_0_m4_main_cbass_br_SCRM_32b_debugss_MCLK4_to_SCR14M_64b_MCLK2_l0_m2m_bridge_m4_main_cbass_br_SCRM_32b_debugss_MCLK4_to_SCR14M_64b_MCLK2_l0_m2m_bridge_dst_edc_ctrl_busecc__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_MAIN_SYSCLK0_4_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_4_BUSECC_5_ENABLE_CLR" width="1" begin="17" end="17" resetval="0x0" description="Interrupt Enable Clear Register for m4_main_cbass_main_0_m4_main_cbass_main_sysclk0_4_clk_edc_ctrl_cbass_int_main_sysclk0_4_busecc_5__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_MAIN_SYSCLK0_4_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_4_BUSECC_4_ENABLE_CLR" width="1" begin="16" end="16" resetval="0x0" description="Interrupt Enable Clear Register for m4_main_cbass_main_0_m4_main_cbass_main_sysclk0_4_clk_edc_ctrl_cbass_int_main_sysclk0_4_busecc_4__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_MAIN_SYSCLK0_4_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_4_BUSECC_3_ENABLE_CLR" width="1" begin="15" end="15" resetval="0x0" description="Interrupt Enable Clear Register for m4_main_cbass_main_0_m4_main_cbass_main_sysclk0_4_clk_edc_ctrl_cbass_int_main_sysclk0_4_busecc_3__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_MAIN_SYSCLK0_4_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_4_BUSECC_2_ENABLE_CLR" width="1" begin="14" end="14" resetval="0x0" description="Interrupt Enable Clear Register for m4_main_cbass_main_0_m4_main_cbass_main_sysclk0_4_clk_edc_ctrl_cbass_int_main_sysclk0_4_busecc_2__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_MAIN_SYSCLK0_4_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_4_BUSECC_1_ENABLE_CLR" width="1" begin="13" end="13" resetval="0x0" description="Interrupt Enable Clear Register for m4_main_cbass_main_0_m4_main_cbass_main_sysclk0_4_clk_edc_ctrl_cbass_int_main_sysclk0_4_busecc_1__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_MAIN_SYSCLK0_4_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_4_BUSECC_0_ENABLE_CLR" width="1" begin="12" end="12" resetval="0x0" description="Interrupt Enable Clear Register for m4_main_cbass_main_0_m4_main_cbass_main_sysclk0_4_clk_edc_ctrl_cbass_int_main_sysclk0_4_busecc_0__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_MAIN_SYSCLK0_2_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_2_BUSECC_6_ENABLE_CLR" width="1" begin="11" end="11" resetval="0x0" description="Interrupt Enable Clear Register for m4_main_cbass_main_0_m4_main_cbass_main_sysclk0_2_clk_edc_ctrl_cbass_int_main_sysclk0_2_busecc_6__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_MAIN_SYSCLK0_2_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_2_BUSECC_5_ENABLE_CLR" width="1" begin="10" end="10" resetval="0x0" description="Interrupt Enable Clear Register for m4_main_cbass_main_0_m4_main_cbass_main_sysclk0_2_clk_edc_ctrl_cbass_int_main_sysclk0_2_busecc_5__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_MAIN_SYSCLK0_2_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_2_BUSECC_4_ENABLE_CLR" width="1" begin="9" end="9" resetval="0x0" description="Interrupt Enable Clear Register for m4_main_cbass_main_0_m4_main_cbass_main_sysclk0_2_clk_edc_ctrl_cbass_int_main_sysclk0_2_busecc_4__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_MAIN_SYSCLK0_2_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_2_BUSECC_3_ENABLE_CLR" width="1" begin="8" end="8" resetval="0x0" description="Interrupt Enable Clear Register for m4_main_cbass_main_0_m4_main_cbass_main_sysclk0_2_clk_edc_ctrl_cbass_int_main_sysclk0_2_busecc_3__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_MAIN_SYSCLK0_2_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_2_BUSECC_2_ENABLE_CLR" width="1" begin="7" end="7" resetval="0x0" description="Interrupt Enable Clear Register for m4_main_cbass_main_0_m4_main_cbass_main_sysclk0_2_clk_edc_ctrl_cbass_int_main_sysclk0_2_busecc_2__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_MAIN_SYSCLK0_2_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_2_BUSECC_1_ENABLE_CLR" width="1" begin="6" end="6" resetval="0x0" description="Interrupt Enable Clear Register for m4_main_cbass_main_0_m4_main_cbass_main_sysclk0_2_clk_edc_ctrl_cbass_int_main_sysclk0_2_busecc_1__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_MAIN_SYSCLK0_2_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_2_BUSECC_0_ENABLE_CLR" width="1" begin="5" end="5" resetval="0x0" description="Interrupt Enable Clear Register for m4_main_cbass_main_0_m4_main_cbass_main_sysclk0_2_clk_edc_ctrl_cbass_int_main_sysclk0_2_busecc_0__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_INAVSS256L_MAIN_0_NAV_MST_LO_M2M_BRIDGE_M4_MAIN_CBASS_INAVSS256L_MAIN_0_NAV_MST_LO_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="4" end="4" resetval="0x0" description="Interrupt Enable Clear Register for m4_main_cbass_main_0_m4_main_cbass_Inavss256l_main_0_nav_mst_lo_m2m_bridge_m4_main_cbass_Inavss256l_main_0_nav_mst_lo_m2m_bridge_src_edc_ctrl_busecc__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_INAVSS256L_MAIN_0_NAV_MST_HI_M2M_BRIDGE_M4_MAIN_CBASS_INAVSS256L_MAIN_0_NAV_MST_HI_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="3" end="3" resetval="0x0" description="Interrupt Enable Clear Register for m4_main_cbass_main_0_m4_main_cbass_Inavss256l_main_0_nav_mst_hi_m2m_bridge_m4_main_cbass_Inavss256l_main_0_nav_mst_hi_m2m_bridge_src_edc_ctrl_busecc__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_INAVSS256L_MAIN_0_NAV_DDR_LO_M2M_BRIDGE_M4_MAIN_CBASS_INAVSS256L_MAIN_0_NAV_DDR_LO_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="2" end="2" resetval="0x0" description="Interrupt Enable Clear Register for m4_main_cbass_main_0_m4_main_cbass_Inavss256l_main_0_nav_ddr_lo_m2m_bridge_m4_main_cbass_Inavss256l_main_0_nav_ddr_lo_m2m_bridge_src_edc_ctrl_busecc__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_INAVSS256L_MAIN_0_NAV_DDR_HI_M2M_BRIDGE_M4_MAIN_CBASS_INAVSS256L_MAIN_0_NAV_DDR_HI_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="1" end="1" resetval="0x0" description="Interrupt Enable Clear Register for m4_main_cbass_main_0_m4_main_cbass_Inavss256l_main_0_nav_ddr_hi_m2m_bridge_m4_main_cbass_Inavss256l_main_0_nav_ddr_hi_m2m_bridge_src_edc_ctrl_busecc__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_IGIC500SS_MAIN_0_SLV_CFG_P2M_BRIDGE_IGIC500SS_MAIN_0_SLV_CFG_BRIDGE_REASSEMBLY_BUSECC_ENABLE_CLR" width="1" begin="0" end="0" resetval="0x0" description="Interrupt Enable Clear Register for m4_main_cbass_main_0_m4_main_cbass_Igic500ss_main_0_slv_cfg_p2m_bridge_Igic500ss_main_0_slv_cfg_bridge_reassembly_busecc__pend" range="" rwaccess="RW1C"/>
  </register>
  <register id="CBASS_ECC_DED_EOI_REG" acronym="CBASS_ECC_DED_EOI_REG" offset="0x13C" width="32" description="Return to the . EOI Register">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="EOI_WR" width="1" begin="0" end="0" resetval="0x0" description="EOI Register" range="" rwaccess="RW1S"/>
  </register>
  <register id="CBASS_ECC_DED_STATUS_REG0" acronym="CBASS_ECC_DED_STATUS_REG0" offset="0x140" width="32" description="Return to the . Interrupt Status Register 0">
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_CBASS_LPSC_PER_COMMON_MMRS_M4_MAIN_CBASS_CBASS_LPSC_PER_COMMON_MMRS_EDC_CTRL_BUSECC_1_PEND" width="1" begin="31" end="31" resetval="0x0" description="Interrupt Pending Status for m4_main_cbass_main_0_m4_main_cbass_cbass_LPSC_per_common_mmrs_m4_main_cbass_cbass_LPSC_per_common_mmrs_edc_ctrl_busecc_1__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_BR_SCR1M_32B_MCLK2_MAIN_TO_SCR9P_32B_MCLK2_MSIO_L0_M2P_BRIDGE_BR_SCR1M_32B_MCLK2_MAIN_TO_SCR9P_32B_MCLK2_MSIO_L0_BRIDGE_DST_BUSECC_PEND" width="1" begin="30" end="30" resetval="0x0" description="Interrupt Pending Status for m4_main_cbass_main_0_m4_main_cbass_br_SCR1M_32b_MCLK2_main_to_SCR9P_32b_MCLK2_MSIO_l0_m2p_bridge_br_SCR1M_32b_MCLK2_main_to_SCR9P_32b_MCLK2_MSIO_l0_bridge_dst_busecc__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_BR_SCR15M_128B_MCLK2_MAIN_TO_SCR7P_64B_MCLK2_MAIN_DEMUX_L0_M2P_BRIDGE_BR_SCR15M_128B_MCLK2_MAIN_TO_SCR7P_64B_MCLK2_MAIN_DEMUX_L0_BRIDGE_SRC_BUSECC_PEND" width="1" begin="29" end="29" resetval="0x0" description="Interrupt Pending Status for m4_main_cbass_main_0_m4_main_cbass_br_SCR15M_128b_MCLK2_main_to_SCR7P_64b_MCLK2_main_demux_l0_m2p_bridge_br_SCR15M_128b_MCLK2_main_to_SCR7P_64b_MCLK2_main_demux_l0_bridge_src_busecc__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_BR_SCR15M_128B_MCLK2_MAIN_TO_SCR8P_32B_MCLK2_CFG_L0_M2P_BRIDGE_BR_SCR15M_128B_MCLK2_MAIN_TO_SCR8P_32B_MCLK2_CFG_L0_BRIDGE_DST_BUSECC_PEND" width="1" begin="28" end="28" resetval="0x0" description="Interrupt Pending Status for m4_main_cbass_main_0_m4_main_cbass_br_SCR15M_128b_MCLK2_main_to_SCR8P_32b_MCLK2_CFG_l0_m2p_bridge_br_SCR15M_128b_MCLK2_main_to_SCR8P_32b_MCLK2_CFG_l0_bridge_dst_busecc__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR9P_32B_MCLK2_MSIO_SCR_M4_MAIN_CBASS_SCR9P_32B_MCLK2_MSIO_SCR_EDC_CTRL_BUSECC_0_PEND" width="1" begin="27" end="27" resetval="0x0" description="Interrupt Pending Status for m4_main_cbass_main_0_m4_main_cbass_SCR9P_32b_MCLK2_MSIO_scr_m4_main_cbass_SCR9P_32b_MCLK2_MSIO_scr_edc_ctrl_busecc_0__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR8P_32B_MCLK2_CFG_SCR_M4_MAIN_CBASS_SCR8P_32B_MCLK2_CFG_SCR_EDC_CTRL_BUSECC_0_PEND" width="1" begin="26" end="26" resetval="0x0" description="Interrupt Pending Status for m4_main_cbass_main_0_m4_main_cbass_SCR8P_32b_MCLK2_CFG_scr_m4_main_cbass_SCR8P_32b_MCLK2_CFG_scr_edc_ctrl_busecc_0__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR8P_32B_MCLK2_CFG_SCR_M4_MAIN_CBASS_SCR8P_32B_MCLK2_CFG_SCR_EDC_CTRL_BUSECC_2_PEND" width="1" begin="25" end="25" resetval="0x0" description="Interrupt Pending Status for m4_main_cbass_main_0_m4_main_cbass_SCR8P_32b_MCLK2_CFG_scr_m4_main_cbass_SCR8P_32b_MCLK2_CFG_scr_edc_ctrl_busecc_2__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR5M_256B_MCLK2_RT_SCR_M4_MAIN_CBASS_SCR5M_256B_MCLK2_RT_SCR_EDC_CTRL_BUSECC_1_PEND" width="1" begin="24" end="24" resetval="0x0" description="Interrupt Pending Status for m4_main_cbass_main_0_m4_main_cbass_SCR5M_256b_MCLK2_RT_scr_m4_main_cbass_SCR5M_256b_MCLK2_RT_scr_edc_ctrl_busecc_1__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR5M_256B_MCLK2_RT_SCR_M4_MAIN_CBASS_SCR5M_256B_MCLK2_RT_SCR_EDC_CTRL_BUSECC_0_PEND" width="1" begin="23" end="23" resetval="0x0" description="Interrupt Pending Status for m4_main_cbass_main_0_m4_main_cbass_SCR5M_256b_MCLK2_RT_scr_m4_main_cbass_SCR5M_256b_MCLK2_RT_scr_edc_ctrl_busecc_0__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR9P_32B_MCLK2_MSIO_SCR_M4_MAIN_CBASS_SCR9P_32B_MCLK2_MSIO_SCR_EDC_CTRL_BUSECC_1_PEND" width="1" begin="22" end="22" resetval="0x0" description="Interrupt Pending Status for m4_main_cbass_main_0_m4_main_cbass_SCR9P_32b_MCLK2_MSIO_scr_m4_main_cbass_SCR9P_32b_MCLK2_MSIO_scr_edc_ctrl_busecc_1__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR15M_128B_MCLK2_MAIN_SCR_M4_MAIN_CBASS_SCR15M_128B_MCLK2_MAIN_SCR_EDC_CTRL_BUSECC_6_PEND" width="1" begin="21" end="21" resetval="0x0" description="Interrupt Pending Status for m4_main_cbass_main_0_m4_main_cbass_SCR15M_128b_MCLK2_main_scr_m4_main_cbass_SCR15M_128b_MCLK2_main_scr_edc_ctrl_busecc_6__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR15M_128B_MCLK2_MAIN_SCR_M4_MAIN_CBASS_SCR15M_128B_MCLK2_MAIN_SCR_EDC_CTRL_BUSECC_5_PEND" width="1" begin="20" end="20" resetval="0x0" description="Interrupt Pending Status for m4_main_cbass_main_0_m4_main_cbass_SCR15M_128b_MCLK2_main_scr_m4_main_cbass_SCR15M_128b_MCLK2_main_scr_edc_ctrl_busecc_5__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR15M_128B_MCLK2_MAIN_SCR_M4_MAIN_CBASS_SCR15M_128B_MCLK2_MAIN_SCR_EDC_CTRL_BUSECC_4_PEND" width="1" begin="19" end="19" resetval="0x0" description="Interrupt Pending Status for m4_main_cbass_main_0_m4_main_cbass_SCR15M_128b_MCLK2_main_scr_m4_main_cbass_SCR15M_128b_MCLK2_main_scr_edc_ctrl_busecc_4__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR15M_128B_MCLK2_MAIN_SCR_M4_MAIN_CBASS_SCR15M_128B_MCLK2_MAIN_SCR_EDC_CTRL_BUSECC_3_PEND" width="1" begin="18" end="18" resetval="0x0" description="Interrupt Pending Status for m4_main_cbass_main_0_m4_main_cbass_SCR15M_128b_MCLK2_main_scr_m4_main_cbass_SCR15M_128b_MCLK2_main_scr_edc_ctrl_busecc_3__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR15M_128B_MCLK2_MAIN_SCR_M4_MAIN_CBASS_SCR15M_128B_MCLK2_MAIN_SCR_EDC_CTRL_BUSECC_2_PEND" width="1" begin="17" end="17" resetval="0x0" description="Interrupt Pending Status for m4_main_cbass_main_0_m4_main_cbass_SCR15M_128b_MCLK2_main_scr_m4_main_cbass_SCR15M_128b_MCLK2_main_scr_edc_ctrl_busecc_2__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR15M_128B_MCLK2_MAIN_SCR_M4_MAIN_CBASS_SCR15M_128B_MCLK2_MAIN_SCR_EDC_CTRL_BUSECC_0_PEND" width="1" begin="16" end="16" resetval="0x0" description="Interrupt Pending Status for m4_main_cbass_main_0_m4_main_cbass_SCR15M_128b_MCLK2_main_scr_m4_main_cbass_SCR15M_128b_MCLK2_main_scr_edc_ctrl_busecc_0__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR15M_128B_MCLK2_MAIN_SCR_M4_MAIN_CBASS_SCR15M_128B_MCLK2_MAIN_SCR_EDC_CTRL_BUSECC_1_PEND" width="1" begin="15" end="15" resetval="0x0" description="Interrupt Pending Status for m4_main_cbass_main_0_m4_main_cbass_SCR15M_128b_MCLK2_main_scr_m4_main_cbass_SCR15M_128b_MCLK2_main_scr_edc_ctrl_busecc_1__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR14M_64B_MCLK2_SCR_M4_MAIN_CBASS_SCR14M_64B_MCLK2_SCR_EDC_CTRL_BUSECC_3_PEND" width="1" begin="14" end="14" resetval="0x0" description="Interrupt Pending Status for m4_main_cbass_main_0_m4_main_cbass_SCR14M_64b_MCLK2_scr_m4_main_cbass_SCR14M_64b_MCLK2_scr_edc_ctrl_busecc_3__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR14M_64B_MCLK2_SCR_M4_MAIN_CBASS_SCR14M_64B_MCLK2_SCR_EDC_CTRL_BUSECC_2_PEND" width="1" begin="13" end="13" resetval="0x0" description="Interrupt Pending Status for m4_main_cbass_main_0_m4_main_cbass_SCR14M_64b_MCLK2_scr_m4_main_cbass_SCR14M_64b_MCLK2_scr_edc_ctrl_busecc_2__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR14M_64B_MCLK2_SCR_M4_MAIN_CBASS_SCR14M_64B_MCLK2_SCR_EDC_CTRL_BUSECC_1_PEND" width="1" begin="12" end="12" resetval="0x0" description="Interrupt Pending Status for m4_main_cbass_main_0_m4_main_cbass_SCR14M_64b_MCLK2_scr_m4_main_cbass_SCR14M_64b_MCLK2_scr_edc_ctrl_busecc_1__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR14M_64B_MCLK2_SCR_M4_MAIN_CBASS_SCR14M_64B_MCLK2_SCR_EDC_CTRL_BUSECC_0_PEND" width="1" begin="11" end="11" resetval="0x0" description="Interrupt Pending Status for m4_main_cbass_main_0_m4_main_cbass_SCR14M_64b_MCLK2_scr_m4_main_cbass_SCR14M_64b_MCLK2_scr_edc_ctrl_busecc_0__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_BR_SCR1M_32B_MCLK2_MAIN_TO_SCR9P_32B_MCLK2_MSIO_L0_M2P_BRIDGE_BR_SCR1M_32B_MCLK2_MAIN_TO_SCR9P_32B_MCLK2_MSIO_L0_BRIDGE_SRC_BUSECC_PEND" width="1" begin="10" end="10" resetval="0x0" description="Interrupt Pending Status for m4_main_cbass_main_0_m4_main_cbass_br_SCR1M_32b_MCLK2_main_to_SCR9P_32b_MCLK2_MSIO_l0_m2p_bridge_br_SCR1M_32b_MCLK2_main_to_SCR9P_32b_MCLK2_MSIO_l0_bridge_src_busecc__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_BR_SCR2M_128B_MCLK2_PH_TO_SCR5M_256B_MCLK2_RT_L0_M2M_BRIDGE_M4_MAIN_CBASS_BR_SCR2M_128B_MCLK2_PH_TO_SCR5M_256B_MCLK2_RT_L0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_PEND" width="1" begin="9" end="9" resetval="0x0" description="Interrupt Pending Status for m4_main_cbass_main_0_m4_main_cbass_br_SCR2M_128b_MCLK2_PH_to_SCR5M_256b_MCLK2_RT_l0_m2m_bridge_m4_main_cbass_br_SCR2M_128b_MCLK2_PH_to_SCR5M_256b_MCLK2_RT_l0_m2m_bridge_src_edc_ctrl_busecc__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_BR_SCR15M_128B_MCLK2_MAIN_TO_SCR8P_32B_MCLK2_CFG_L0_M2P_BRIDGE_BR_SCR15M_128B_MCLK2_MAIN_TO_SCR8P_32B_MCLK2_CFG_L0_BRIDGE_SRC_BUSECC_PEND" width="1" begin="8" end="8" resetval="0x0" description="Interrupt Pending Status for m4_main_cbass_main_0_m4_main_cbass_br_SCR15M_128b_MCLK2_main_to_SCR8P_32b_MCLK2_CFG_l0_m2p_bridge_br_SCR15M_128b_MCLK2_main_to_SCR8P_32b_MCLK2_CFG_l0_bridge_src_busecc__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_BR_SCR14M_64B_MCLK2_TO_SCR5M_256B_MCLK2_RT_L0_M2M_BRIDGE_M4_MAIN_CBASS_BR_SCR14M_64B_MCLK2_TO_SCR5M_256B_MCLK2_RT_L0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_PEND" width="1" begin="7" end="7" resetval="0x0" description="Interrupt Pending Status for m4_main_cbass_main_0_m4_main_cbass_br_SCR14M_64b_MCLK2_to_SCR5M_256b_MCLK2_RT_l0_m2m_bridge_m4_main_cbass_br_SCR14M_64b_MCLK2_to_SCR5M_256b_MCLK2_RT_l0_m2m_bridge_src_edc_ctrl_busecc__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_CBASS_LPSC_PER_COMMON_MMRS_M4_MAIN_CBASS_CBASS_LPSC_PER_COMMON_MMRS_EDC_CTRL_BUSECC_0_PEND" width="1" begin="6" end="6" resetval="0x0" description="Interrupt Pending Status for m4_main_cbass_main_0_m4_main_cbass_cbass_LPSC_per_common_mmrs_m4_main_cbass_cbass_LPSC_per_common_mmrs_edc_ctrl_busecc_0__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_BR_SCR15M_128B_MCLK2_MAIN_TO_SCR7P_64B_MCLK2_MAIN_DEMUX_L0_M2P_BRIDGE_BR_SCR15M_128B_MCLK2_MAIN_TO_SCR7P_64B_MCLK2_MAIN_DEMUX_L0_BRIDGE_DST_BUSECC_PEND" width="1" begin="5" end="5" resetval="0x0" description="Interrupt Pending Status for m4_main_cbass_main_0_m4_main_cbass_br_SCR15M_128b_MCLK2_main_to_SCR7P_64b_MCLK2_main_demux_l0_m2p_bridge_br_SCR15M_128b_MCLK2_main_to_SCR7P_64b_MCLK2_main_demux_l0_bridge_dst_busecc__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_BR_SCR15M_128B_MCLK2_MAIN_TO_SCR5M_256B_MCLK2_RT_L0_M2M_BRIDGE_M4_MAIN_CBASS_BR_SCR15M_128B_MCLK2_MAIN_TO_SCR5M_256B_MCLK2_RT_L0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_PEND" width="1" begin="4" end="4" resetval="0x0" description="Interrupt Pending Status for m4_main_cbass_main_0_m4_main_cbass_br_SCR15M_128b_MCLK2_main_to_SCR5M_256b_MCLK2_RT_l0_m2m_bridge_m4_main_cbass_br_SCR15M_128b_MCLK2_main_to_SCR5M_256b_MCLK2_RT_l0_m2m_bridge_src_edc_ctrl_busecc__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_BR_SCR14M_64B_MCLK2_TO_SCR1M_32B_MCLK2_MAIN_L0_M2M_BRIDGE_M4_MAIN_CBASS_BR_SCR14M_64B_MCLK2_TO_SCR1M_32B_MCLK2_MAIN_L0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_PEND" width="1" begin="3" end="3" resetval="0x0" description="Interrupt Pending Status for m4_main_cbass_main_0_m4_main_cbass_br_SCR14M_64b_MCLK2_to_SCR1M_32b_MCLK2_main_l0_m2m_bridge_m4_main_cbass_br_SCR14M_64b_MCLK2_to_SCR1M_32b_MCLK2_main_l0_m2m_bridge_src_edc_ctrl_busecc__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_BR_SCR15M_128B_MCLK2_MAIN_TO_SCR1M_32B_MCLK2_MAIN_L0_M2M_BRIDGE_M4_MAIN_CBASS_BR_SCR15M_128B_MCLK2_MAIN_TO_SCR1M_32B_MCLK2_MAIN_L0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_PEND" width="1" begin="2" end="2" resetval="0x0" description="Interrupt Pending Status for m4_main_cbass_main_0_m4_main_cbass_br_SCR15M_128b_MCLK2_main_to_SCR1M_32b_MCLK2_main_l0_m2m_bridge_m4_main_cbass_br_SCR15M_128b_MCLK2_main_to_SCR1M_32b_MCLK2_main_l0_m2m_bridge_src_edc_ctrl_busecc__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_BR_SCR15M_128B_MCLK2_MAIN_TO_SCR14M_64B_MCLK2_L0_M2M_BRIDGE_M4_MAIN_CBASS_BR_SCR15M_128B_MCLK2_MAIN_TO_SCR14M_64B_MCLK2_L0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_PEND" width="1" begin="1" end="1" resetval="0x0" description="Interrupt Pending Status for m4_main_cbass_main_0_m4_main_cbass_br_SCR15M_128b_MCLK2_main_to_SCR14M_64b_MCLK2_l0_m2m_bridge_m4_main_cbass_br_SCR15M_128b_MCLK2_main_to_SCR14M_64b_MCLK2_l0_m2m_bridge_src_edc_ctrl_busecc__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_BR_SCR14M_64B_MCLK2_TO_SCR15M_128B_MCLK2_MAIN_L0_M2M_BRIDGE_M4_MAIN_CBASS_BR_SCR14M_64B_MCLK2_TO_SCR15M_128B_MCLK2_MAIN_L0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_PEND" width="1" begin="0" end="0" resetval="0x0" description="Interrupt Pending Status for m4_main_cbass_main_0_m4_main_cbass_br_SCR14M_64b_MCLK2_to_SCR15M_128b_MCLK2_main_l0_m2m_bridge_m4_main_cbass_br_SCR14M_64b_MCLK2_to_SCR15M_128b_MCLK2_main_l0_m2m_bridge_src_edc_ctrl_busecc__pend" range="" rwaccess="RW1S"/>
  </register>
  <register id="CBASS_ECC_DED_STATUS_REG1" acronym="CBASS_ECC_DED_STATUS_REG1" offset="0x144" width="32" description="Return to the . Interrupt Status Register 1">
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR14M_64B_MCLK2_SCR_M4_MAIN_CBASS_SCR14M_64B_MCLK2_SCR_EDC_CTRL_BUSECC_4_PEND" width="1" begin="31" end="31" resetval="0x0" description="Interrupt Pending Status for m4_main_cbass_main_0_m4_main_cbass_SCR14M_64b_MCLK2_scr_m4_main_cbass_SCR14M_64b_MCLK2_scr_edc_ctrl_busecc_4__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_CBASS_LPSC_PER_COMMON_ERR_M4_MAIN_CBASS_CBASS_LPSC_PER_COMMON_ERR_EDC_CTRL_BUSECC_PEND" width="1" begin="30" end="30" resetval="0x0" description="Interrupt Pending Status for m4_main_cbass_main_0_m4_main_cbass_cbass_LPSC_per_common_err_m4_main_cbass_cbass_LPSC_per_common_err_edc_ctrl_busecc__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_INAVSS256L_MAIN_0_NAV_SRAM_LO_NRT_M2M_BRIDGE_M4_MAIN_CBASS_INAVSS256L_MAIN_0_NAV_SRAM_LO_NRT_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_PEND" width="1" begin="29" end="29" resetval="0x0" description="Interrupt Pending Status for m4_main_cbass_main_0_m4_main_cbass_Inavss256l_main_0_nav_sram_lo_nrt_m2m_bridge_m4_main_cbass_Inavss256l_main_0_nav_sram_lo_nrt_m2m_bridge_src_edc_ctrl_busecc__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_INAVSS256L_MAIN_0_NAV_NB0_BP_M2M_BRIDGE_M4_MAIN_CBASS_INAVSS256L_MAIN_0_NAV_NB0_BP_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_PEND" width="1" begin="28" end="28" resetval="0x0" description="Interrupt Pending Status for m4_main_cbass_main_0_m4_main_cbass_Inavss256l_main_0_nav_nb0_bp_m2m_bridge_m4_main_cbass_Inavss256l_main_0_nav_nb0_bp_m2m_bridge_src_edc_ctrl_busecc__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_IGIC500SS_MAIN_0_SLV_CFG_P2M_BRIDGE_IGIC500SS_MAIN_0_SLV_CFG_BRIDGE_BUSECC_PEND" width="1" begin="27" end="27" resetval="0x0" description="Interrupt Pending Status for m4_main_cbass_main_0_m4_main_cbass_Igic500ss_main_0_slv_cfg_p2m_bridge_Igic500ss_main_0_slv_cfg_bridge_busecc__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_IEXPORT_VBUSP_32B_SLV_MAIN_0_SLV_M2P_BRIDGE_IEXPORT_VBUSP_32B_SLV_MAIN_0_SLV_BRIDGE_SRC_BUSECC_PEND" width="1" begin="26" end="26" resetval="0x0" description="Interrupt Pending Status for m4_main_cbass_main_0_m4_main_cbass_Iexport_vbusp_32b_slv_main_0_slv_m2p_bridge_Iexport_vbusp_32b_slv_main_0_slv_bridge_src_busecc__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_IEXPORT_VBUSP_32B_SLV_MAIN_0_SLV_M2P_BRIDGE_IEXPORT_VBUSP_32B_SLV_MAIN_0_SLV_BRIDGE_DST_BUSECC_PEND" width="1" begin="25" end="25" resetval="0x0" description="Interrupt Pending Status for m4_main_cbass_main_0_m4_main_cbass_Iexport_vbusp_32b_slv_main_0_slv_m2p_bridge_Iexport_vbusp_32b_slv_main_0_slv_bridge_dst_busecc__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR9P_32B_MCLK2_MSIO_SCR_M4_MAIN_CBASS_SCR9P_32B_MCLK2_MSIO_SCR_EDC_CTRL_BUSECC_2_PEND" width="1" begin="24" end="24" resetval="0x0" description="Interrupt Pending Status for m4_main_cbass_main_0_m4_main_cbass_SCR9P_32b_MCLK2_MSIO_scr_m4_main_cbass_SCR9P_32b_MCLK2_MSIO_scr_edc_ctrl_busecc_2__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR8P_32B_MCLK2_CFG_SCR_M4_MAIN_CBASS_SCR8P_32B_MCLK2_CFG_SCR_EDC_CTRL_BUSECC_4_PEND" width="1" begin="23" end="23" resetval="0x0" description="Interrupt Pending Status for m4_main_cbass_main_0_m4_main_cbass_SCR8P_32b_MCLK2_CFG_scr_m4_main_cbass_SCR8P_32b_MCLK2_CFG_scr_edc_ctrl_busecc_4__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR8P_32B_MCLK2_CFG_SCR_M4_MAIN_CBASS_SCR8P_32B_MCLK2_CFG_SCR_EDC_CTRL_BUSECC_3_PEND" width="1" begin="22" end="22" resetval="0x0" description="Interrupt Pending Status for m4_main_cbass_main_0_m4_main_cbass_SCR8P_32b_MCLK2_CFG_scr_m4_main_cbass_SCR8P_32b_MCLK2_CFG_scr_edc_ctrl_busecc_3__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR7P_64B_MCLK2_MAIN_DEMUX_SCR_M4_MAIN_CBASS_SCR7P_64B_MCLK2_MAIN_DEMUX_SCR_EDC_CTRL_BUSECC_1_PEND" width="1" begin="21" end="21" resetval="0x0" description="Interrupt Pending Status for m4_main_cbass_main_0_m4_main_cbass_SCR7P_64b_MCLK2_main_demux_scr_m4_main_cbass_SCR7P_64b_MCLK2_main_demux_scr_edc_ctrl_busecc_1__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR7P_64B_MCLK2_MAIN_DEMUX_SCR_M4_MAIN_CBASS_SCR7P_64B_MCLK2_MAIN_DEMUX_SCR_EDC_CTRL_BUSECC_0_PEND" width="1" begin="20" end="20" resetval="0x0" description="Interrupt Pending Status for m4_main_cbass_main_0_m4_main_cbass_SCR7P_64b_MCLK2_main_demux_scr_m4_main_cbass_SCR7P_64b_MCLK2_main_demux_scr_edc_ctrl_busecc_0__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR5M_256B_MCLK2_RT_SCR_M4_MAIN_CBASS_SCR5M_256B_MCLK2_RT_SCR_EDC_CTRL_BUSECC_4_PEND" width="1" begin="19" end="19" resetval="0x0" description="Interrupt Pending Status for m4_main_cbass_main_0_m4_main_cbass_SCR5M_256b_MCLK2_RT_scr_m4_main_cbass_SCR5M_256b_MCLK2_RT_scr_edc_ctrl_busecc_4__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR5M_256B_MCLK2_RT_SCR_M4_MAIN_CBASS_SCR5M_256B_MCLK2_RT_SCR_EDC_CTRL_BUSECC_3_PEND" width="1" begin="18" end="18" resetval="0x0" description="Interrupt Pending Status for m4_main_cbass_main_0_m4_main_cbass_SCR5M_256b_MCLK2_RT_scr_m4_main_cbass_SCR5M_256b_MCLK2_RT_scr_edc_ctrl_busecc_3__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR5M_256B_MCLK2_RT_SCR_M4_MAIN_CBASS_SCR5M_256B_MCLK2_RT_SCR_EDC_CTRL_BUSECC_2_PEND" width="1" begin="17" end="17" resetval="0x0" description="Interrupt Pending Status for m4_main_cbass_main_0_m4_main_cbass_SCR5M_256b_MCLK2_RT_scr_m4_main_cbass_SCR5M_256b_MCLK2_RT_scr_edc_ctrl_busecc_2__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR1M_32B_MCLK2_MAIN_SCR_M4_MAIN_CBASS_SCR1M_32B_MCLK2_MAIN_SCR_EDC_CTRL_BUSECC_1_PEND" width="1" begin="16" end="16" resetval="0x0" description="Interrupt Pending Status for m4_main_cbass_main_0_m4_main_cbass_SCR1M_32b_MCLK2_main_scr_m4_main_cbass_SCR1M_32b_MCLK2_main_scr_edc_ctrl_busecc_1__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR8P_32B_MCLK2_CFG_SCR_M4_MAIN_CBASS_SCR8P_32B_MCLK2_CFG_SCR_EDC_CTRL_BUSECC_1_PEND" width="1" begin="15" end="15" resetval="0x0" description="Interrupt Pending Status for m4_main_cbass_main_0_m4_main_cbass_SCR8P_32b_MCLK2_CFG_scr_m4_main_cbass_SCR8P_32b_MCLK2_CFG_scr_edc_ctrl_busecc_1__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR2M_128B_MCLK2_PH_SCR_M4_MAIN_CBASS_SCR2M_128B_MCLK2_PH_SCR_EDC_CTRL_BUSECC_1_PEND" width="1" begin="14" end="14" resetval="0x0" description="Interrupt Pending Status for m4_main_cbass_main_0_m4_main_cbass_SCR2M_128b_MCLK2_PH_scr_m4_main_cbass_SCR2M_128b_MCLK2_PH_scr_edc_ctrl_busecc_1__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR1M_32B_MCLK2_MAIN_SCR_M4_MAIN_CBASS_SCR1M_32B_MCLK2_MAIN_SCR_EDC_CTRL_BUSECC_2_PEND" width="1" begin="13" end="13" resetval="0x0" description="Interrupt Pending Status for m4_main_cbass_main_0_m4_main_cbass_SCR1M_32b_MCLK2_main_scr_m4_main_cbass_SCR1M_32b_MCLK2_main_scr_edc_ctrl_busecc_2__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR2M_128B_MCLK2_PH_SCR_M4_MAIN_CBASS_SCR2M_128B_MCLK2_PH_SCR_EDC_CTRL_BUSECC_0_PEND" width="1" begin="12" end="12" resetval="0x0" description="Interrupt Pending Status for m4_main_cbass_main_0_m4_main_cbass_SCR2M_128b_MCLK2_PH_scr_m4_main_cbass_SCR2M_128b_MCLK2_PH_scr_edc_ctrl_busecc_0__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR1M_32B_MCLK2_MAIN_SCR_M4_MAIN_CBASS_SCR1M_32B_MCLK2_MAIN_SCR_EDC_CTRL_BUSECC_0_PEND" width="1" begin="11" end="11" resetval="0x0" description="Interrupt Pending Status for m4_main_cbass_main_0_m4_main_cbass_SCR1M_32b_MCLK2_main_scr_m4_main_cbass_SCR1M_32b_MCLK2_main_scr_edc_ctrl_busecc_0__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR15M_128B_MCLK2_MAIN_SCR_M4_MAIN_CBASS_SCR15M_128B_MCLK2_MAIN_SCR_EDC_CTRL_BUSECC_9_PEND" width="1" begin="10" end="10" resetval="0x0" description="Interrupt Pending Status for m4_main_cbass_main_0_m4_main_cbass_SCR15M_128b_MCLK2_main_scr_m4_main_cbass_SCR15M_128b_MCLK2_main_scr_edc_ctrl_busecc_9__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR15M_128B_MCLK2_MAIN_SCR_M4_MAIN_CBASS_SCR15M_128B_MCLK2_MAIN_SCR_EDC_CTRL_BUSECC_8_PEND" width="1" begin="9" end="9" resetval="0x0" description="Interrupt Pending Status for m4_main_cbass_main_0_m4_main_cbass_SCR15M_128b_MCLK2_main_scr_m4_main_cbass_SCR15M_128b_MCLK2_main_scr_edc_ctrl_busecc_8__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR15M_128B_MCLK2_MAIN_SCR_M4_MAIN_CBASS_SCR15M_128B_MCLK2_MAIN_SCR_EDC_CTRL_BUSECC_7_PEND" width="1" begin="8" end="8" resetval="0x0" description="Interrupt Pending Status for m4_main_cbass_main_0_m4_main_cbass_SCR15M_128b_MCLK2_main_scr_m4_main_cbass_SCR15M_128b_MCLK2_main_scr_edc_ctrl_busecc_7__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR15M_128B_MCLK2_MAIN_SCR_M4_MAIN_CBASS_SCR15M_128B_MCLK2_MAIN_SCR_EDC_CTRL_BUSECC_12_PEND" width="1" begin="7" end="7" resetval="0x0" description="Interrupt Pending Status for m4_main_cbass_main_0_m4_main_cbass_SCR15M_128b_MCLK2_main_scr_m4_main_cbass_SCR15M_128b_MCLK2_main_scr_edc_ctrl_busecc_12__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR15M_128B_MCLK2_MAIN_SCR_M4_MAIN_CBASS_SCR15M_128B_MCLK2_MAIN_SCR_EDC_CTRL_BUSECC_11_PEND" width="1" begin="6" end="6" resetval="0x0" description="Interrupt Pending Status for m4_main_cbass_main_0_m4_main_cbass_SCR15M_128b_MCLK2_main_scr_m4_main_cbass_SCR15M_128b_MCLK2_main_scr_edc_ctrl_busecc_11__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR15M_128B_MCLK2_MAIN_SCR_M4_MAIN_CBASS_SCR15M_128B_MCLK2_MAIN_SCR_EDC_CTRL_BUSECC_10_PEND" width="1" begin="5" end="5" resetval="0x0" description="Interrupt Pending Status for m4_main_cbass_main_0_m4_main_cbass_SCR15M_128b_MCLK2_main_scr_m4_main_cbass_SCR15M_128b_MCLK2_main_scr_edc_ctrl_busecc_10__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR14M_64B_MCLK2_SCR_M4_MAIN_CBASS_SCR14M_64B_MCLK2_SCR_EDC_CTRL_BUSECC_7_PEND" width="1" begin="4" end="4" resetval="0x0" description="Interrupt Pending Status for m4_main_cbass_main_0_m4_main_cbass_SCR14M_64b_MCLK2_scr_m4_main_cbass_SCR14M_64b_MCLK2_scr_edc_ctrl_busecc_7__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR14M_64B_MCLK2_SCR_M4_MAIN_CBASS_SCR14M_64B_MCLK2_SCR_EDC_CTRL_BUSECC_6_PEND" width="1" begin="3" end="3" resetval="0x0" description="Interrupt Pending Status for m4_main_cbass_main_0_m4_main_cbass_SCR14M_64b_MCLK2_scr_m4_main_cbass_SCR14M_64b_MCLK2_scr_edc_ctrl_busecc_6__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR14M_64B_MCLK2_SCR_M4_MAIN_CBASS_SCR14M_64B_MCLK2_SCR_EDC_CTRL_BUSECC_5_PEND" width="1" begin="2" end="2" resetval="0x0" description="Interrupt Pending Status for m4_main_cbass_main_0_m4_main_cbass_SCR14M_64b_MCLK2_scr_m4_main_cbass_SCR14M_64b_MCLK2_scr_edc_ctrl_busecc_5__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_CBASS_LPSC_PER_COMMON_MMRS_M4_MAIN_CBASS_CBASS_LPSC_PER_COMMON_MMRS_EDC_CTRL_BUSECC_3_PEND" width="1" begin="1" end="1" resetval="0x0" description="Interrupt Pending Status for m4_main_cbass_main_0_m4_main_cbass_cbass_LPSC_per_common_mmrs_m4_main_cbass_cbass_LPSC_per_common_mmrs_edc_ctrl_busecc_3__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_CBASS_LPSC_PER_COMMON_MMRS_M4_MAIN_CBASS_CBASS_LPSC_PER_COMMON_MMRS_EDC_CTRL_BUSECC_2_PEND" width="1" begin="0" end="0" resetval="0x0" description="Interrupt Pending Status for m4_main_cbass_main_0_m4_main_cbass_cbass_LPSC_per_common_mmrs_m4_main_cbass_cbass_LPSC_per_common_mmrs_edc_ctrl_busecc_2__pend" range="" rwaccess="RW1S"/>
  </register>
  <register id="CBASS_ECC_DED_STATUS_REG2" acronym="CBASS_ECC_DED_STATUS_REG2" offset="0x148" width="32" description="Return to the . Interrupt Status Register 2">
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_IGIC500SS_MAIN_0_MEM_WR_VBUSM_M2M_BRIDGE_M4_MAIN_CBASS_IGIC500SS_MAIN_0_MEM_WR_VBUSM_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_PEND" width="1" begin="31" end="31" resetval="0x0" description="Interrupt Pending Status for m4_main_cbass_main_0_m4_main_cbass_Igic500ss_main_0_mem_wr_vbusm_m2m_bridge_m4_main_cbass_Igic500ss_main_0_mem_wr_vbusm_m2m_bridge_src_edc_ctrl_busecc__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_IGIC500SS_MAIN_0_MEM_RD_VBUSM_M2M_BRIDGE_M4_MAIN_CBASS_IGIC500SS_MAIN_0_MEM_RD_VBUSM_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_PEND" width="1" begin="30" end="30" resetval="0x0" description="Interrupt Pending Status for m4_main_cbass_main_0_m4_main_cbass_Igic500ss_main_0_mem_rd_vbusm_m2m_bridge_m4_main_cbass_Igic500ss_main_0_mem_rd_vbusm_m2m_bridge_src_edc_ctrl_busecc__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_M2M_BRIDGE_M4_MAIN_CBASS_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_PEND" width="1" begin="29" end="29" resetval="0x0" description="Interrupt Pending Status for m4_main_cbass_main_0_m4_main_cbass_Iexport_vbusm_64b_slv_main_0_slv_m2m_bridge_m4_main_cbass_Iexport_vbusm_64b_slv_main_0_slv_m2m_bridge_src_edc_ctrl_busecc__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_IEXPORT_VBUSM_64B_MST_MAIN_0_MST_M2M_BRIDGE_M4_MAIN_CBASS_IEXPORT_VBUSM_64B_MST_MAIN_0_MST_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_PEND" width="1" begin="28" end="28" resetval="0x0" description="Interrupt Pending Status for m4_main_cbass_main_0_m4_main_cbass_Iexport_vbusm_64b_mst_main_0_mst_m2m_bridge_m4_main_cbass_Iexport_vbusm_64b_mst_main_0_mst_m2m_bridge_src_edc_ctrl_busecc__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_ICOMPUTE_CLUSTER_MAXWELL_TB_VDC_MAIN_0_VBUSP_CFG_P2P_BRIDGE_ICOMPUTE_CLUSTER_MAXWELL_TB_VDC_MAIN_0_VBUSP_CFG_BRIDGE_BUSECC_PEND" width="1" begin="27" end="27" resetval="0x0" description="Interrupt Pending Status for m4_main_cbass_main_0_m4_main_cbass_Icompute_cluster_maxwell_tb_vdc_main_0_vbusp_cfg_p2p_bridge_Icompute_cluster_maxwell_tb_vdc_main_0_vbusp_cfg_bridge_busecc__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_DMSC_SLV_P2P_BRIDGE_DMSC_SLV_BRIDGE_SRC_BUSECC_PEND" width="1" begin="26" end="26" resetval="0x0" description="Interrupt Pending Status for m4_main_cbass_main_0_m4_main_cbass_dmsc_slv_p2p_bridge_dmsc_slv_bridge_src_busecc__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_DMSC_SLV_P2P_BRIDGE_DMSC_SLV_BRIDGE_DST_BUSECC_PEND" width="1" begin="25" end="25" resetval="0x0" description="Interrupt Pending Status for m4_main_cbass_main_0_m4_main_cbass_dmsc_slv_p2p_bridge_dmsc_slv_bridge_dst_busecc__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_CBASS_INT_DMSC_SCR_M4_MAIN_CBASS_CBASS_INT_DMSC_SCR_EDC_CTRL_BUSECC_PEND" width="1" begin="24" end="24" resetval="0x0" description="Interrupt Pending Status for m4_main_cbass_main_0_m4_main_cbass_cbass_int_dmsc_scr_m4_main_cbass_cbass_int_dmsc_scr_edc_ctrl_busecc__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR8P_32B_MCLK2_CFG_SCR_M4_MAIN_CBASS_SCR8P_32B_MCLK2_CFG_SCR_EDC_CTRL_BUSECC_5_PEND" width="1" begin="23" end="23" resetval="0x0" description="Interrupt Pending Status for m4_main_cbass_main_0_m4_main_cbass_SCR8P_32b_MCLK2_CFG_scr_m4_main_cbass_SCR8P_32b_MCLK2_CFG_scr_edc_ctrl_busecc_5__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR11P_32B_MCLK4_CFG_SCR_M4_MAIN_CBASS_SCR11P_32B_MCLK4_CFG_SCR_EDC_CTRL_BUSECC_2_PEND" width="1" begin="22" end="22" resetval="0x0" description="Interrupt Pending Status for m4_main_cbass_main_0_m4_main_cbass_SCR11P_32b_MCLK4_CFG_scr_m4_main_cbass_SCR11P_32b_MCLK4_CFG_scr_edc_ctrl_busecc_2__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR11P_32B_MCLK4_CFG_SCR_M4_MAIN_CBASS_SCR11P_32B_MCLK4_CFG_SCR_EDC_CTRL_BUSECC_0_PEND" width="1" begin="21" end="21" resetval="0x0" description="Interrupt Pending Status for m4_main_cbass_main_0_m4_main_cbass_SCR11P_32b_MCLK4_CFG_scr_m4_main_cbass_SCR11P_32b_MCLK4_CFG_scr_edc_ctrl_busecc_0__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR16P_32B_MCLK4_MSIO_SCR_M4_MAIN_CBASS_SCR16P_32B_MCLK4_MSIO_SCR_EDC_CTRL_BUSECC_4_PEND" width="1" begin="20" end="20" resetval="0x0" description="Interrupt Pending Status for m4_main_cbass_main_0_m4_main_cbass_SCR16P_32b_MCLK4_MSIO_scr_m4_main_cbass_SCR16P_32b_MCLK4_MSIO_scr_edc_ctrl_busecc_4__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR16P_32B_MCLK4_MSIO_SCR_M4_MAIN_CBASS_SCR16P_32B_MCLK4_MSIO_SCR_EDC_CTRL_BUSECC_3_PEND" width="1" begin="19" end="19" resetval="0x0" description="Interrupt Pending Status for m4_main_cbass_main_0_m4_main_cbass_SCR16P_32b_MCLK4_MSIO_scr_m4_main_cbass_SCR16P_32b_MCLK4_MSIO_scr_edc_ctrl_busecc_3__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_BR_SCR1M_32B_MCLK2_MAIN_TO_SCR12P_32B_MCLK4_TIMER_L0_M2P_BRIDGE_BR_SCR1M_32B_MCLK2_MAIN_TO_SCR12P_32B_MCLK4_TIMER_L0_BRIDGE_SRC_BUSECC_PEND" width="1" begin="18" end="18" resetval="0x0" description="Interrupt Pending Status for m4_main_cbass_main_0_m4_main_cbass_br_SCR1M_32b_MCLK2_main_to_SCR12P_32b_MCLK4_timer_l0_m2p_bridge_br_SCR1M_32b_MCLK2_main_to_SCR12P_32b_MCLK4_timer_l0_bridge_src_busecc__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_BR_SCR9P_32B_MCLK2_MSIO_TO_SCR16P_32B_MCLK4_MSIO_L0_P2P_BRIDGE_BR_SCR9P_32B_MCLK2_MSIO_TO_SCR16P_32B_MCLK4_MSIO_L0_BRIDGE_SRC_BUSECC_PEND" width="1" begin="17" end="17" resetval="0x0" description="Interrupt Pending Status for m4_main_cbass_main_0_m4_main_cbass_br_SCR9P_32b_MCLK2_MSIO_to_SCR16P_32b_MCLK4_MSIO_l0_p2p_bridge_br_SCR9P_32b_MCLK2_MSIO_to_SCR16P_32b_MCLK4_MSIO_l0_bridge_src_busecc__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_BR_SCR9P_32B_MCLK2_MSIO_TO_SCR16P_32B_MCLK4_MSIO_L0_P2P_BRIDGE_BR_SCR9P_32B_MCLK2_MSIO_TO_SCR16P_32B_MCLK4_MSIO_L0_BRIDGE_DST_BUSECC_PEND" width="1" begin="16" end="16" resetval="0x0" description="Interrupt Pending Status for m4_main_cbass_main_0_m4_main_cbass_br_SCR9P_32b_MCLK2_MSIO_to_SCR16P_32b_MCLK4_MSIO_l0_p2p_bridge_br_SCR9P_32b_MCLK2_MSIO_to_SCR16P_32b_MCLK4_MSIO_l0_bridge_dst_busecc__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_BR_SCR5M_256B_MCLK2_RT_TO_SCR15M_128B_MCLK2_MAIN_L0_M2M_BRIDGE_M4_MAIN_CBASS_BR_SCR5M_256B_MCLK2_RT_TO_SCR15M_128B_MCLK2_MAIN_L0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_PEND" width="1" begin="15" end="15" resetval="0x0" description="Interrupt Pending Status for m4_main_cbass_main_0_m4_main_cbass_br_SCR5M_256b_MCLK2_RT_to_SCR15M_128b_MCLK2_main_l0_m2m_bridge_m4_main_cbass_br_SCR5M_256b_MCLK2_RT_to_SCR15M_128b_MCLK2_main_l0_m2m_bridge_src_edc_ctrl_busecc__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_BR_SCR1M_32B_MCLK2_MAIN_TO_SCR12P_32B_MCLK4_TIMER_L0_M2P_BRIDGE_BR_SCR1M_32B_MCLK2_MAIN_TO_SCR12P_32B_MCLK4_TIMER_L0_BRIDGE_DST_BUSECC_PEND" width="1" begin="14" end="14" resetval="0x0" description="Interrupt Pending Status for m4_main_cbass_main_0_m4_main_cbass_br_SCR1M_32b_MCLK2_main_to_SCR12P_32b_MCLK4_timer_l0_m2p_bridge_br_SCR1M_32b_MCLK2_main_to_SCR12P_32b_MCLK4_timer_l0_bridge_dst_busecc__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_BR_SCR1M_32B_MCLK2_MAIN_TO_SCR11P_32B_MCLK4_CFG_L0_M2P_BRIDGE_BR_SCR1M_32B_MCLK2_MAIN_TO_SCR11P_32B_MCLK4_CFG_L0_BRIDGE_SRC_BUSECC_PEND" width="1" begin="13" end="13" resetval="0x0" description="Interrupt Pending Status for m4_main_cbass_main_0_m4_main_cbass_br_SCR1M_32b_MCLK2_main_to_SCR11P_32b_MCLK4_CFG_l0_m2p_bridge_br_SCR1M_32b_MCLK2_main_to_SCR11P_32b_MCLK4_CFG_l0_bridge_src_busecc__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_BR_SCR1M_32B_MCLK2_MAIN_TO_SCR11P_32B_MCLK4_CFG_L0_M2P_BRIDGE_BR_SCR1M_32B_MCLK2_MAIN_TO_SCR11P_32B_MCLK4_CFG_L0_BRIDGE_DST_BUSECC_PEND" width="1" begin="12" end="12" resetval="0x0" description="Interrupt Pending Status for m4_main_cbass_main_0_m4_main_cbass_br_SCR1M_32b_MCLK2_main_to_SCR11P_32b_MCLK4_CFG_l0_m2p_bridge_br_SCR1M_32b_MCLK2_main_to_SCR11P_32b_MCLK4_CFG_l0_bridge_dst_busecc__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR11P_32B_MCLK4_CFG_SCR_M4_MAIN_CBASS_SCR11P_32B_MCLK4_CFG_SCR_EDC_CTRL_BUSECC_1_PEND" width="1" begin="11" end="11" resetval="0x0" description="Interrupt Pending Status for m4_main_cbass_main_0_m4_main_cbass_SCR11P_32b_MCLK4_CFG_scr_m4_main_cbass_SCR11P_32b_MCLK4_CFG_scr_edc_ctrl_busecc_1__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR11P_32B_MCLK4_CFG_SCR_M4_MAIN_CBASS_SCR11P_32B_MCLK4_CFG_SCR_EDC_CTRL_BUSECC_3_PEND" width="1" begin="10" end="10" resetval="0x0" description="Interrupt Pending Status for m4_main_cbass_main_0_m4_main_cbass_SCR11P_32b_MCLK4_CFG_scr_m4_main_cbass_SCR11P_32b_MCLK4_CFG_scr_edc_ctrl_busecc_3__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR12P_32B_MCLK4_TIMER_SCR_M4_MAIN_CBASS_SCR12P_32B_MCLK4_TIMER_SCR_EDC_CTRL_BUSECC_0_PEND" width="1" begin="9" end="9" resetval="0x0" description="Interrupt Pending Status for m4_main_cbass_main_0_m4_main_cbass_SCR12P_32b_MCLK4_timer_scr_m4_main_cbass_SCR12P_32b_MCLK4_timer_scr_edc_ctrl_busecc_0__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR12P_32B_MCLK4_TIMER_SCR_M4_MAIN_CBASS_SCR12P_32B_MCLK4_TIMER_SCR_EDC_CTRL_BUSECC_1_PEND" width="1" begin="8" end="8" resetval="0x0" description="Interrupt Pending Status for m4_main_cbass_main_0_m4_main_cbass_SCR12P_32b_MCLK4_timer_scr_m4_main_cbass_SCR12P_32b_MCLK4_timer_scr_edc_ctrl_busecc_1__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR16P_32B_MCLK4_MSIO_SCR_M4_MAIN_CBASS_SCR16P_32B_MCLK4_MSIO_SCR_EDC_CTRL_BUSECC_0_PEND" width="1" begin="7" end="7" resetval="0x0" description="Interrupt Pending Status for m4_main_cbass_main_0_m4_main_cbass_SCR16P_32b_MCLK4_MSIO_scr_m4_main_cbass_SCR16P_32b_MCLK4_MSIO_scr_edc_ctrl_busecc_0__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR16P_32B_MCLK4_MSIO_SCR_M4_MAIN_CBASS_SCR16P_32B_MCLK4_MSIO_SCR_EDC_CTRL_BUSECC_1_PEND" width="1" begin="6" end="6" resetval="0x0" description="Interrupt Pending Status for m4_main_cbass_main_0_m4_main_cbass_SCR16P_32b_MCLK4_MSIO_scr_m4_main_cbass_SCR16P_32b_MCLK4_MSIO_scr_edc_ctrl_busecc_1__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR16P_32B_MCLK4_MSIO_SCR_M4_MAIN_CBASS_SCR16P_32B_MCLK4_MSIO_SCR_EDC_CTRL_BUSECC_2_PEND" width="1" begin="5" end="5" resetval="0x0" description="Interrupt Pending Status for m4_main_cbass_main_0_m4_main_cbass_SCR16P_32b_MCLK4_MSIO_scr_m4_main_cbass_SCR16P_32b_MCLK4_MSIO_scr_edc_ctrl_busecc_2__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR12P_32B_MCLK4_TIMER_SCR_M4_MAIN_CBASS_SCR12P_32B_MCLK4_TIMER_SCR_EDC_CTRL_BUSECC_3_PEND" width="1" begin="4" end="4" resetval="0x0" description="Interrupt Pending Status for m4_main_cbass_main_0_m4_main_cbass_SCR12P_32b_MCLK4_timer_scr_m4_main_cbass_SCR12P_32b_MCLK4_timer_scr_edc_ctrl_busecc_3__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR12P_32B_MCLK4_TIMER_SCR_M4_MAIN_CBASS_SCR12P_32B_MCLK4_TIMER_SCR_EDC_CTRL_BUSECC_2_PEND" width="1" begin="3" end="3" resetval="0x0" description="Interrupt Pending Status for m4_main_cbass_main_0_m4_main_cbass_SCR12P_32b_MCLK4_timer_scr_m4_main_cbass_SCR12P_32b_MCLK4_timer_scr_edc_ctrl_busecc_2__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR11P_32B_MCLK4_CFG_SCR_M4_MAIN_CBASS_SCR11P_32B_MCLK4_CFG_SCR_EDC_CTRL_BUSECC_6_PEND" width="1" begin="2" end="2" resetval="0x0" description="Interrupt Pending Status for m4_main_cbass_main_0_m4_main_cbass_SCR11P_32b_MCLK4_CFG_scr_m4_main_cbass_SCR11P_32b_MCLK4_CFG_scr_edc_ctrl_busecc_6__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR11P_32B_MCLK4_CFG_SCR_M4_MAIN_CBASS_SCR11P_32B_MCLK4_CFG_SCR_EDC_CTRL_BUSECC_5_PEND" width="1" begin="1" end="1" resetval="0x0" description="Interrupt Pending Status for m4_main_cbass_main_0_m4_main_cbass_SCR11P_32b_MCLK4_CFG_scr_m4_main_cbass_SCR11P_32b_MCLK4_CFG_scr_edc_ctrl_busecc_5__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR11P_32B_MCLK4_CFG_SCR_M4_MAIN_CBASS_SCR11P_32B_MCLK4_CFG_SCR_EDC_CTRL_BUSECC_4_PEND" width="1" begin="0" end="0" resetval="0x0" description="Interrupt Pending Status for m4_main_cbass_main_0_m4_main_cbass_SCR11P_32b_MCLK4_CFG_scr_m4_main_cbass_SCR11P_32b_MCLK4_CFG_scr_edc_ctrl_busecc_4__pend" range="" rwaccess="RW1S"/>
  </register>
  <register id="CBASS_ECC_DED_STATUS_REG3" acronym="CBASS_ECC_DED_STATUS_REG3" offset="0x14C" width="32" description="Return to the . Interrupt Status Register 3">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="VDC_DATA_VBUSM_64B_REF_MCU2MAIN_DST_VBUSS_PEND" width="1" begin="25" end="25" resetval="0x0" description="Interrupt Pending Status for vdc_data_vbusm_64b_ref_mcu2main_dst_vbuss__pend" range="" rwaccess="RW1S"/>
    <bitfield id="VDC_DATA_VBUSM_64B_REF_MCU2MAIN_M2M_VBUSS_PEND" width="1" begin="24" end="24" resetval="0x0" description="Interrupt Pending Status for vdc_data_vbusm_64b_ref_mcu2main_m2m_vbuss__pend" range="" rwaccess="RW1S"/>
    <bitfield id="VDC_DATA_VBUSM_64B_REF_MAIN2MCU_SRC_VBUSS_PEND" width="1" begin="23" end="23" resetval="0x0" description="Interrupt Pending Status for vdc_data_vbusm_64b_ref_main2mcu_src_vbuss__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCRM_32B_DEBUGSS_MCLK4_SCR_M4_MAIN_CBASS_SCRM_32B_DEBUGSS_MCLK4_SCR_EDC_CTRL_BUSECC_1_PEND" width="1" begin="22" end="22" resetval="0x0" description="Interrupt Pending Status for m4_main_cbass_main_0_m4_main_cbass_SCRM_32b_debugss_MCLK4_scr_m4_main_cbass_SCRM_32b_debugss_MCLK4_scr_edc_ctrl_busecc_1__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCRM_32B_DEBUGSS_MCLK4_SCR_M4_MAIN_CBASS_SCRM_32B_DEBUGSS_MCLK4_SCR_EDC_CTRL_BUSECC_0_PEND" width="1" begin="21" end="21" resetval="0x0" description="Interrupt Pending Status for m4_main_cbass_main_0_m4_main_cbass_SCRM_32b_debugss_MCLK4_scr_m4_main_cbass_SCRM_32b_debugss_MCLK4_scr_edc_ctrl_busecc_0__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_IM4_MAIN_CBASS_MAIN_0_CBASS_ERR_SLV_P2P_BRIDGE_IM4_MAIN_CBASS_MAIN_0_CBASS_ERR_SLV_BRIDGE_BUSECC_PEND" width="1" begin="20" end="20" resetval="0x0" description="Interrupt Pending Status for m4_main_cbass_main_0_m4_main_cbass_Im4_main_cbass_main_0_cbass_err_slv_p2p_bridge_Im4_main_cbass_main_0_cbass_err_slv_bridge_busecc__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_BR_SCRM_32B_DEBUGSS_MCLK4_TO_SCR14M_64B_MCLK2_L0_M2M_BRIDGE_M4_MAIN_CBASS_BR_SCRM_32B_DEBUGSS_MCLK4_TO_SCR14M_64B_MCLK2_L0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_PEND" width="1" begin="19" end="19" resetval="0x0" description="Interrupt Pending Status for m4_main_cbass_main_0_m4_main_cbass_br_SCRM_32b_debugss_MCLK4_to_SCR14M_64b_MCLK2_l0_m2m_bridge_m4_main_cbass_br_SCRM_32b_debugss_MCLK4_to_SCR14M_64b_MCLK2_l0_m2m_bridge_src_edc_ctrl_busecc__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_BR_SCRM_32B_DEBUGSS_MCLK4_TO_SCR14M_64B_MCLK2_L0_M2M_BRIDGE_M4_MAIN_CBASS_BR_SCRM_32B_DEBUGSS_MCLK4_TO_SCR14M_64B_MCLK2_L0_M2M_BRIDGE_DST_EDC_CTRL_BUSECC_PEND" width="1" begin="18" end="18" resetval="0x0" description="Interrupt Pending Status for m4_main_cbass_main_0_m4_main_cbass_br_SCRM_32b_debugss_MCLK4_to_SCR14M_64b_MCLK2_l0_m2m_bridge_m4_main_cbass_br_SCRM_32b_debugss_MCLK4_to_SCR14M_64b_MCLK2_l0_m2m_bridge_dst_edc_ctrl_busecc__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_MAIN_SYSCLK0_4_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_4_BUSECC_5_PEND" width="1" begin="17" end="17" resetval="0x0" description="Interrupt Pending Status for m4_main_cbass_main_0_m4_main_cbass_main_sysclk0_4_clk_edc_ctrl_cbass_int_main_sysclk0_4_busecc_5__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_MAIN_SYSCLK0_4_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_4_BUSECC_4_PEND" width="1" begin="16" end="16" resetval="0x0" description="Interrupt Pending Status for m4_main_cbass_main_0_m4_main_cbass_main_sysclk0_4_clk_edc_ctrl_cbass_int_main_sysclk0_4_busecc_4__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_MAIN_SYSCLK0_4_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_4_BUSECC_3_PEND" width="1" begin="15" end="15" resetval="0x0" description="Interrupt Pending Status for m4_main_cbass_main_0_m4_main_cbass_main_sysclk0_4_clk_edc_ctrl_cbass_int_main_sysclk0_4_busecc_3__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_MAIN_SYSCLK0_4_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_4_BUSECC_2_PEND" width="1" begin="14" end="14" resetval="0x0" description="Interrupt Pending Status for m4_main_cbass_main_0_m4_main_cbass_main_sysclk0_4_clk_edc_ctrl_cbass_int_main_sysclk0_4_busecc_2__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_MAIN_SYSCLK0_4_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_4_BUSECC_1_PEND" width="1" begin="13" end="13" resetval="0x0" description="Interrupt Pending Status for m4_main_cbass_main_0_m4_main_cbass_main_sysclk0_4_clk_edc_ctrl_cbass_int_main_sysclk0_4_busecc_1__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_MAIN_SYSCLK0_4_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_4_BUSECC_0_PEND" width="1" begin="12" end="12" resetval="0x0" description="Interrupt Pending Status for m4_main_cbass_main_0_m4_main_cbass_main_sysclk0_4_clk_edc_ctrl_cbass_int_main_sysclk0_4_busecc_0__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_MAIN_SYSCLK0_2_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_2_BUSECC_6_PEND" width="1" begin="11" end="11" resetval="0x0" description="Interrupt Pending Status for m4_main_cbass_main_0_m4_main_cbass_main_sysclk0_2_clk_edc_ctrl_cbass_int_main_sysclk0_2_busecc_6__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_MAIN_SYSCLK0_2_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_2_BUSECC_5_PEND" width="1" begin="10" end="10" resetval="0x0" description="Interrupt Pending Status for m4_main_cbass_main_0_m4_main_cbass_main_sysclk0_2_clk_edc_ctrl_cbass_int_main_sysclk0_2_busecc_5__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_MAIN_SYSCLK0_2_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_2_BUSECC_4_PEND" width="1" begin="9" end="9" resetval="0x0" description="Interrupt Pending Status for m4_main_cbass_main_0_m4_main_cbass_main_sysclk0_2_clk_edc_ctrl_cbass_int_main_sysclk0_2_busecc_4__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_MAIN_SYSCLK0_2_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_2_BUSECC_3_PEND" width="1" begin="8" end="8" resetval="0x0" description="Interrupt Pending Status for m4_main_cbass_main_0_m4_main_cbass_main_sysclk0_2_clk_edc_ctrl_cbass_int_main_sysclk0_2_busecc_3__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_MAIN_SYSCLK0_2_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_2_BUSECC_2_PEND" width="1" begin="7" end="7" resetval="0x0" description="Interrupt Pending Status for m4_main_cbass_main_0_m4_main_cbass_main_sysclk0_2_clk_edc_ctrl_cbass_int_main_sysclk0_2_busecc_2__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_MAIN_SYSCLK0_2_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_2_BUSECC_1_PEND" width="1" begin="6" end="6" resetval="0x0" description="Interrupt Pending Status for m4_main_cbass_main_0_m4_main_cbass_main_sysclk0_2_clk_edc_ctrl_cbass_int_main_sysclk0_2_busecc_1__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_MAIN_SYSCLK0_2_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_2_BUSECC_0_PEND" width="1" begin="5" end="5" resetval="0x0" description="Interrupt Pending Status for m4_main_cbass_main_0_m4_main_cbass_main_sysclk0_2_clk_edc_ctrl_cbass_int_main_sysclk0_2_busecc_0__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_INAVSS256L_MAIN_0_NAV_MST_LO_M2M_BRIDGE_M4_MAIN_CBASS_INAVSS256L_MAIN_0_NAV_MST_LO_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_PEND" width="1" begin="4" end="4" resetval="0x0" description="Interrupt Pending Status for m4_main_cbass_main_0_m4_main_cbass_Inavss256l_main_0_nav_mst_lo_m2m_bridge_m4_main_cbass_Inavss256l_main_0_nav_mst_lo_m2m_bridge_src_edc_ctrl_busecc__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_INAVSS256L_MAIN_0_NAV_MST_HI_M2M_BRIDGE_M4_MAIN_CBASS_INAVSS256L_MAIN_0_NAV_MST_HI_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_PEND" width="1" begin="3" end="3" resetval="0x0" description="Interrupt Pending Status for m4_main_cbass_main_0_m4_main_cbass_Inavss256l_main_0_nav_mst_hi_m2m_bridge_m4_main_cbass_Inavss256l_main_0_nav_mst_hi_m2m_bridge_src_edc_ctrl_busecc__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_INAVSS256L_MAIN_0_NAV_DDR_LO_M2M_BRIDGE_M4_MAIN_CBASS_INAVSS256L_MAIN_0_NAV_DDR_LO_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_PEND" width="1" begin="2" end="2" resetval="0x0" description="Interrupt Pending Status for m4_main_cbass_main_0_m4_main_cbass_Inavss256l_main_0_nav_ddr_lo_m2m_bridge_m4_main_cbass_Inavss256l_main_0_nav_ddr_lo_m2m_bridge_src_edc_ctrl_busecc__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_INAVSS256L_MAIN_0_NAV_DDR_HI_M2M_BRIDGE_M4_MAIN_CBASS_INAVSS256L_MAIN_0_NAV_DDR_HI_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_PEND" width="1" begin="1" end="1" resetval="0x0" description="Interrupt Pending Status for m4_main_cbass_main_0_m4_main_cbass_Inavss256l_main_0_nav_ddr_hi_m2m_bridge_m4_main_cbass_Inavss256l_main_0_nav_ddr_hi_m2m_bridge_src_edc_ctrl_busecc__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_IGIC500SS_MAIN_0_SLV_CFG_P2M_BRIDGE_IGIC500SS_MAIN_0_SLV_CFG_BRIDGE_REASSEMBLY_BUSECC_PEND" width="1" begin="0" end="0" resetval="0x0" description="Interrupt Pending Status for m4_main_cbass_main_0_m4_main_cbass_Igic500ss_main_0_slv_cfg_p2m_bridge_Igic500ss_main_0_slv_cfg_bridge_reassembly_busecc__pend" range="" rwaccess="RW1S"/>
  </register>
  <register id="CBASS_ECC_DED_ENABLE_SET_REG0" acronym="CBASS_ECC_DED_ENABLE_SET_REG0" offset="0x180" width="32" description="Return to the . Interrupt Enable Set Register 0">
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_CBASS_LPSC_PER_COMMON_MMRS_M4_MAIN_CBASS_CBASS_LPSC_PER_COMMON_MMRS_EDC_CTRL_BUSECC_1_ENABLE_SET" width="1" begin="31" end="31" resetval="0x0" description="Interrupt Enable Set Register for m4_main_cbass_main_0_m4_main_cbass_cbass_LPSC_per_common_mmrs_m4_main_cbass_cbass_LPSC_per_common_mmrs_edc_ctrl_busecc_1__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_BR_SCR1M_32B_MCLK2_MAIN_TO_SCR9P_32B_MCLK2_MSIO_L0_M2P_BRIDGE_BR_SCR1M_32B_MCLK2_MAIN_TO_SCR9P_32B_MCLK2_MSIO_L0_BRIDGE_DST_BUSECC_ENABLE_SET" width="1" begin="30" end="30" resetval="0x0" description="Interrupt Enable Set Register for m4_main_cbass_main_0_m4_main_cbass_br_SCR1M_32b_MCLK2_main_to_SCR9P_32b_MCLK2_MSIO_l0_m2p_bridge_br_SCR1M_32b_MCLK2_main_to_SCR9P_32b_MCLK2_MSIO_l0_bridge_dst_busecc__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_BR_SCR15M_128B_MCLK2_MAIN_TO_SCR7P_64B_MCLK2_MAIN_DEMUX_L0_M2P_BRIDGE_BR_SCR15M_128B_MCLK2_MAIN_TO_SCR7P_64B_MCLK2_MAIN_DEMUX_L0_BRIDGE_SRC_BUSECC_ENABLE_SET" width="1" begin="29" end="29" resetval="0x0" description="Interrupt Enable Set Register for m4_main_cbass_main_0_m4_main_cbass_br_SCR15M_128b_MCLK2_main_to_SCR7P_64b_MCLK2_main_demux_l0_m2p_bridge_br_SCR15M_128b_MCLK2_main_to_SCR7P_64b_MCLK2_main_demux_l0_bridge_src_busecc__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_BR_SCR15M_128B_MCLK2_MAIN_TO_SCR8P_32B_MCLK2_CFG_L0_M2P_BRIDGE_BR_SCR15M_128B_MCLK2_MAIN_TO_SCR8P_32B_MCLK2_CFG_L0_BRIDGE_DST_BUSECC_ENABLE_SET" width="1" begin="28" end="28" resetval="0x0" description="Interrupt Enable Set Register for m4_main_cbass_main_0_m4_main_cbass_br_SCR15M_128b_MCLK2_main_to_SCR8P_32b_MCLK2_CFG_l0_m2p_bridge_br_SCR15M_128b_MCLK2_main_to_SCR8P_32b_MCLK2_CFG_l0_bridge_dst_busecc__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR9P_32B_MCLK2_MSIO_SCR_M4_MAIN_CBASS_SCR9P_32B_MCLK2_MSIO_SCR_EDC_CTRL_BUSECC_0_ENABLE_SET" width="1" begin="27" end="27" resetval="0x0" description="Interrupt Enable Set Register for m4_main_cbass_main_0_m4_main_cbass_SCR9P_32b_MCLK2_MSIO_scr_m4_main_cbass_SCR9P_32b_MCLK2_MSIO_scr_edc_ctrl_busecc_0__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR8P_32B_MCLK2_CFG_SCR_M4_MAIN_CBASS_SCR8P_32B_MCLK2_CFG_SCR_EDC_CTRL_BUSECC_0_ENABLE_SET" width="1" begin="26" end="26" resetval="0x0" description="Interrupt Enable Set Register for m4_main_cbass_main_0_m4_main_cbass_SCR8P_32b_MCLK2_CFG_scr_m4_main_cbass_SCR8P_32b_MCLK2_CFG_scr_edc_ctrl_busecc_0__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR8P_32B_MCLK2_CFG_SCR_M4_MAIN_CBASS_SCR8P_32B_MCLK2_CFG_SCR_EDC_CTRL_BUSECC_2_ENABLE_SET" width="1" begin="25" end="25" resetval="0x0" description="Interrupt Enable Set Register for m4_main_cbass_main_0_m4_main_cbass_SCR8P_32b_MCLK2_CFG_scr_m4_main_cbass_SCR8P_32b_MCLK2_CFG_scr_edc_ctrl_busecc_2__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR5M_256B_MCLK2_RT_SCR_M4_MAIN_CBASS_SCR5M_256B_MCLK2_RT_SCR_EDC_CTRL_BUSECC_1_ENABLE_SET" width="1" begin="24" end="24" resetval="0x0" description="Interrupt Enable Set Register for m4_main_cbass_main_0_m4_main_cbass_SCR5M_256b_MCLK2_RT_scr_m4_main_cbass_SCR5M_256b_MCLK2_RT_scr_edc_ctrl_busecc_1__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR5M_256B_MCLK2_RT_SCR_M4_MAIN_CBASS_SCR5M_256B_MCLK2_RT_SCR_EDC_CTRL_BUSECC_0_ENABLE_SET" width="1" begin="23" end="23" resetval="0x0" description="Interrupt Enable Set Register for m4_main_cbass_main_0_m4_main_cbass_SCR5M_256b_MCLK2_RT_scr_m4_main_cbass_SCR5M_256b_MCLK2_RT_scr_edc_ctrl_busecc_0__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR9P_32B_MCLK2_MSIO_SCR_M4_MAIN_CBASS_SCR9P_32B_MCLK2_MSIO_SCR_EDC_CTRL_BUSECC_1_ENABLE_SET" width="1" begin="22" end="22" resetval="0x0" description="Interrupt Enable Set Register for m4_main_cbass_main_0_m4_main_cbass_SCR9P_32b_MCLK2_MSIO_scr_m4_main_cbass_SCR9P_32b_MCLK2_MSIO_scr_edc_ctrl_busecc_1__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR15M_128B_MCLK2_MAIN_SCR_M4_MAIN_CBASS_SCR15M_128B_MCLK2_MAIN_SCR_EDC_CTRL_BUSECC_6_ENABLE_SET" width="1" begin="21" end="21" resetval="0x0" description="Interrupt Enable Set Register for m4_main_cbass_main_0_m4_main_cbass_SCR15M_128b_MCLK2_main_scr_m4_main_cbass_SCR15M_128b_MCLK2_main_scr_edc_ctrl_busecc_6__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR15M_128B_MCLK2_MAIN_SCR_M4_MAIN_CBASS_SCR15M_128B_MCLK2_MAIN_SCR_EDC_CTRL_BUSECC_5_ENABLE_SET" width="1" begin="20" end="20" resetval="0x0" description="Interrupt Enable Set Register for m4_main_cbass_main_0_m4_main_cbass_SCR15M_128b_MCLK2_main_scr_m4_main_cbass_SCR15M_128b_MCLK2_main_scr_edc_ctrl_busecc_5__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR15M_128B_MCLK2_MAIN_SCR_M4_MAIN_CBASS_SCR15M_128B_MCLK2_MAIN_SCR_EDC_CTRL_BUSECC_4_ENABLE_SET" width="1" begin="19" end="19" resetval="0x0" description="Interrupt Enable Set Register for m4_main_cbass_main_0_m4_main_cbass_SCR15M_128b_MCLK2_main_scr_m4_main_cbass_SCR15M_128b_MCLK2_main_scr_edc_ctrl_busecc_4__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR15M_128B_MCLK2_MAIN_SCR_M4_MAIN_CBASS_SCR15M_128B_MCLK2_MAIN_SCR_EDC_CTRL_BUSECC_3_ENABLE_SET" width="1" begin="18" end="18" resetval="0x0" description="Interrupt Enable Set Register for m4_main_cbass_main_0_m4_main_cbass_SCR15M_128b_MCLK2_main_scr_m4_main_cbass_SCR15M_128b_MCLK2_main_scr_edc_ctrl_busecc_3__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR15M_128B_MCLK2_MAIN_SCR_M4_MAIN_CBASS_SCR15M_128B_MCLK2_MAIN_SCR_EDC_CTRL_BUSECC_2_ENABLE_SET" width="1" begin="17" end="17" resetval="0x0" description="Interrupt Enable Set Register for m4_main_cbass_main_0_m4_main_cbass_SCR15M_128b_MCLK2_main_scr_m4_main_cbass_SCR15M_128b_MCLK2_main_scr_edc_ctrl_busecc_2__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR15M_128B_MCLK2_MAIN_SCR_M4_MAIN_CBASS_SCR15M_128B_MCLK2_MAIN_SCR_EDC_CTRL_BUSECC_0_ENABLE_SET" width="1" begin="16" end="16" resetval="0x0" description="Interrupt Enable Set Register for m4_main_cbass_main_0_m4_main_cbass_SCR15M_128b_MCLK2_main_scr_m4_main_cbass_SCR15M_128b_MCLK2_main_scr_edc_ctrl_busecc_0__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR15M_128B_MCLK2_MAIN_SCR_M4_MAIN_CBASS_SCR15M_128B_MCLK2_MAIN_SCR_EDC_CTRL_BUSECC_1_ENABLE_SET" width="1" begin="15" end="15" resetval="0x0" description="Interrupt Enable Set Register for m4_main_cbass_main_0_m4_main_cbass_SCR15M_128b_MCLK2_main_scr_m4_main_cbass_SCR15M_128b_MCLK2_main_scr_edc_ctrl_busecc_1__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR14M_64B_MCLK2_SCR_M4_MAIN_CBASS_SCR14M_64B_MCLK2_SCR_EDC_CTRL_BUSECC_3_ENABLE_SET" width="1" begin="14" end="14" resetval="0x0" description="Interrupt Enable Set Register for m4_main_cbass_main_0_m4_main_cbass_SCR14M_64b_MCLK2_scr_m4_main_cbass_SCR14M_64b_MCLK2_scr_edc_ctrl_busecc_3__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR14M_64B_MCLK2_SCR_M4_MAIN_CBASS_SCR14M_64B_MCLK2_SCR_EDC_CTRL_BUSECC_2_ENABLE_SET" width="1" begin="13" end="13" resetval="0x0" description="Interrupt Enable Set Register for m4_main_cbass_main_0_m4_main_cbass_SCR14M_64b_MCLK2_scr_m4_main_cbass_SCR14M_64b_MCLK2_scr_edc_ctrl_busecc_2__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR14M_64B_MCLK2_SCR_M4_MAIN_CBASS_SCR14M_64B_MCLK2_SCR_EDC_CTRL_BUSECC_1_ENABLE_SET" width="1" begin="12" end="12" resetval="0x0" description="Interrupt Enable Set Register for m4_main_cbass_main_0_m4_main_cbass_SCR14M_64b_MCLK2_scr_m4_main_cbass_SCR14M_64b_MCLK2_scr_edc_ctrl_busecc_1__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR14M_64B_MCLK2_SCR_M4_MAIN_CBASS_SCR14M_64B_MCLK2_SCR_EDC_CTRL_BUSECC_0_ENABLE_SET" width="1" begin="11" end="11" resetval="0x0" description="Interrupt Enable Set Register for m4_main_cbass_main_0_m4_main_cbass_SCR14M_64b_MCLK2_scr_m4_main_cbass_SCR14M_64b_MCLK2_scr_edc_ctrl_busecc_0__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_BR_SCR1M_32B_MCLK2_MAIN_TO_SCR9P_32B_MCLK2_MSIO_L0_M2P_BRIDGE_BR_SCR1M_32B_MCLK2_MAIN_TO_SCR9P_32B_MCLK2_MSIO_L0_BRIDGE_SRC_BUSECC_ENABLE_SET" width="1" begin="10" end="10" resetval="0x0" description="Interrupt Enable Set Register for m4_main_cbass_main_0_m4_main_cbass_br_SCR1M_32b_MCLK2_main_to_SCR9P_32b_MCLK2_MSIO_l0_m2p_bridge_br_SCR1M_32b_MCLK2_main_to_SCR9P_32b_MCLK2_MSIO_l0_bridge_src_busecc__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_BR_SCR2M_128B_MCLK2_PH_TO_SCR5M_256B_MCLK2_RT_L0_M2M_BRIDGE_M4_MAIN_CBASS_BR_SCR2M_128B_MCLK2_PH_TO_SCR5M_256B_MCLK2_RT_L0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="9" end="9" resetval="0x0" description="Interrupt Enable Set Register for m4_main_cbass_main_0_m4_main_cbass_br_SCR2M_128b_MCLK2_PH_to_SCR5M_256b_MCLK2_RT_l0_m2m_bridge_m4_main_cbass_br_SCR2M_128b_MCLK2_PH_to_SCR5M_256b_MCLK2_RT_l0_m2m_bridge_src_edc_ctrl_busecc__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_BR_SCR15M_128B_MCLK2_MAIN_TO_SCR8P_32B_MCLK2_CFG_L0_M2P_BRIDGE_BR_SCR15M_128B_MCLK2_MAIN_TO_SCR8P_32B_MCLK2_CFG_L0_BRIDGE_SRC_BUSECC_ENABLE_SET" width="1" begin="8" end="8" resetval="0x0" description="Interrupt Enable Set Register for m4_main_cbass_main_0_m4_main_cbass_br_SCR15M_128b_MCLK2_main_to_SCR8P_32b_MCLK2_CFG_l0_m2p_bridge_br_SCR15M_128b_MCLK2_main_to_SCR8P_32b_MCLK2_CFG_l0_bridge_src_busecc__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_BR_SCR14M_64B_MCLK2_TO_SCR5M_256B_MCLK2_RT_L0_M2M_BRIDGE_M4_MAIN_CBASS_BR_SCR14M_64B_MCLK2_TO_SCR5M_256B_MCLK2_RT_L0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="7" end="7" resetval="0x0" description="Interrupt Enable Set Register for m4_main_cbass_main_0_m4_main_cbass_br_SCR14M_64b_MCLK2_to_SCR5M_256b_MCLK2_RT_l0_m2m_bridge_m4_main_cbass_br_SCR14M_64b_MCLK2_to_SCR5M_256b_MCLK2_RT_l0_m2m_bridge_src_edc_ctrl_busecc__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_CBASS_LPSC_PER_COMMON_MMRS_M4_MAIN_CBASS_CBASS_LPSC_PER_COMMON_MMRS_EDC_CTRL_BUSECC_0_ENABLE_SET" width="1" begin="6" end="6" resetval="0x0" description="Interrupt Enable Set Register for m4_main_cbass_main_0_m4_main_cbass_cbass_LPSC_per_common_mmrs_m4_main_cbass_cbass_LPSC_per_common_mmrs_edc_ctrl_busecc_0__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_BR_SCR15M_128B_MCLK2_MAIN_TO_SCR7P_64B_MCLK2_MAIN_DEMUX_L0_M2P_BRIDGE_BR_SCR15M_128B_MCLK2_MAIN_TO_SCR7P_64B_MCLK2_MAIN_DEMUX_L0_BRIDGE_DST_BUSECC_ENABLE_SET" width="1" begin="5" end="5" resetval="0x0" description="Interrupt Enable Set Register for m4_main_cbass_main_0_m4_main_cbass_br_SCR15M_128b_MCLK2_main_to_SCR7P_64b_MCLK2_main_demux_l0_m2p_bridge_br_SCR15M_128b_MCLK2_main_to_SCR7P_64b_MCLK2_main_demux_l0_bridge_dst_busecc__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_BR_SCR15M_128B_MCLK2_MAIN_TO_SCR5M_256B_MCLK2_RT_L0_M2M_BRIDGE_M4_MAIN_CBASS_BR_SCR15M_128B_MCLK2_MAIN_TO_SCR5M_256B_MCLK2_RT_L0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="4" end="4" resetval="0x0" description="Interrupt Enable Set Register for m4_main_cbass_main_0_m4_main_cbass_br_SCR15M_128b_MCLK2_main_to_SCR5M_256b_MCLK2_RT_l0_m2m_bridge_m4_main_cbass_br_SCR15M_128b_MCLK2_main_to_SCR5M_256b_MCLK2_RT_l0_m2m_bridge_src_edc_ctrl_busecc__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_BR_SCR14M_64B_MCLK2_TO_SCR1M_32B_MCLK2_MAIN_L0_M2M_BRIDGE_M4_MAIN_CBASS_BR_SCR14M_64B_MCLK2_TO_SCR1M_32B_MCLK2_MAIN_L0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="3" end="3" resetval="0x0" description="Interrupt Enable Set Register for m4_main_cbass_main_0_m4_main_cbass_br_SCR14M_64b_MCLK2_to_SCR1M_32b_MCLK2_main_l0_m2m_bridge_m4_main_cbass_br_SCR14M_64b_MCLK2_to_SCR1M_32b_MCLK2_main_l0_m2m_bridge_src_edc_ctrl_busecc__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_BR_SCR15M_128B_MCLK2_MAIN_TO_SCR1M_32B_MCLK2_MAIN_L0_M2M_BRIDGE_M4_MAIN_CBASS_BR_SCR15M_128B_MCLK2_MAIN_TO_SCR1M_32B_MCLK2_MAIN_L0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="2" end="2" resetval="0x0" description="Interrupt Enable Set Register for m4_main_cbass_main_0_m4_main_cbass_br_SCR15M_128b_MCLK2_main_to_SCR1M_32b_MCLK2_main_l0_m2m_bridge_m4_main_cbass_br_SCR15M_128b_MCLK2_main_to_SCR1M_32b_MCLK2_main_l0_m2m_bridge_src_edc_ctrl_busecc__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_BR_SCR15M_128B_MCLK2_MAIN_TO_SCR14M_64B_MCLK2_L0_M2M_BRIDGE_M4_MAIN_CBASS_BR_SCR15M_128B_MCLK2_MAIN_TO_SCR14M_64B_MCLK2_L0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="1" end="1" resetval="0x0" description="Interrupt Enable Set Register for m4_main_cbass_main_0_m4_main_cbass_br_SCR15M_128b_MCLK2_main_to_SCR14M_64b_MCLK2_l0_m2m_bridge_m4_main_cbass_br_SCR15M_128b_MCLK2_main_to_SCR14M_64b_MCLK2_l0_m2m_bridge_src_edc_ctrl_busecc__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_BR_SCR14M_64B_MCLK2_TO_SCR15M_128B_MCLK2_MAIN_L0_M2M_BRIDGE_M4_MAIN_CBASS_BR_SCR14M_64B_MCLK2_TO_SCR15M_128B_MCLK2_MAIN_L0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="0" end="0" resetval="0x0" description="Interrupt Enable Set Register for m4_main_cbass_main_0_m4_main_cbass_br_SCR14M_64b_MCLK2_to_SCR15M_128b_MCLK2_main_l0_m2m_bridge_m4_main_cbass_br_SCR14M_64b_MCLK2_to_SCR15M_128b_MCLK2_main_l0_m2m_bridge_src_edc_ctrl_busecc__pend" range="" rwaccess="RW1S"/>
  </register>
  <register id="CBASS_ECC_DED_ENABLE_SET_REG1" acronym="CBASS_ECC_DED_ENABLE_SET_REG1" offset="0x184" width="32" description="Return to the . Interrupt Enable Set Register 1">
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR14M_64B_MCLK2_SCR_M4_MAIN_CBASS_SCR14M_64B_MCLK2_SCR_EDC_CTRL_BUSECC_4_ENABLE_SET" width="1" begin="31" end="31" resetval="0x0" description="Interrupt Enable Set Register for m4_main_cbass_main_0_m4_main_cbass_SCR14M_64b_MCLK2_scr_m4_main_cbass_SCR14M_64b_MCLK2_scr_edc_ctrl_busecc_4__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_CBASS_LPSC_PER_COMMON_ERR_M4_MAIN_CBASS_CBASS_LPSC_PER_COMMON_ERR_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="30" end="30" resetval="0x0" description="Interrupt Enable Set Register for m4_main_cbass_main_0_m4_main_cbass_cbass_LPSC_per_common_err_m4_main_cbass_cbass_LPSC_per_common_err_edc_ctrl_busecc__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_INAVSS256L_MAIN_0_NAV_SRAM_LO_NRT_M2M_BRIDGE_M4_MAIN_CBASS_INAVSS256L_MAIN_0_NAV_SRAM_LO_NRT_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="29" end="29" resetval="0x0" description="Interrupt Enable Set Register for m4_main_cbass_main_0_m4_main_cbass_Inavss256l_main_0_nav_sram_lo_nrt_m2m_bridge_m4_main_cbass_Inavss256l_main_0_nav_sram_lo_nrt_m2m_bridge_src_edc_ctrl_busecc__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_INAVSS256L_MAIN_0_NAV_NB0_BP_M2M_BRIDGE_M4_MAIN_CBASS_INAVSS256L_MAIN_0_NAV_NB0_BP_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="28" end="28" resetval="0x0" description="Interrupt Enable Set Register for m4_main_cbass_main_0_m4_main_cbass_Inavss256l_main_0_nav_nb0_bp_m2m_bridge_m4_main_cbass_Inavss256l_main_0_nav_nb0_bp_m2m_bridge_src_edc_ctrl_busecc__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_IGIC500SS_MAIN_0_SLV_CFG_P2M_BRIDGE_IGIC500SS_MAIN_0_SLV_CFG_BRIDGE_BUSECC_ENABLE_SET" width="1" begin="27" end="27" resetval="0x0" description="Interrupt Enable Set Register for m4_main_cbass_main_0_m4_main_cbass_Igic500ss_main_0_slv_cfg_p2m_bridge_Igic500ss_main_0_slv_cfg_bridge_busecc__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_IEXPORT_VBUSP_32B_SLV_MAIN_0_SLV_M2P_BRIDGE_IEXPORT_VBUSP_32B_SLV_MAIN_0_SLV_BRIDGE_SRC_BUSECC_ENABLE_SET" width="1" begin="26" end="26" resetval="0x0" description="Interrupt Enable Set Register for m4_main_cbass_main_0_m4_main_cbass_Iexport_vbusp_32b_slv_main_0_slv_m2p_bridge_Iexport_vbusp_32b_slv_main_0_slv_bridge_src_busecc__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_IEXPORT_VBUSP_32B_SLV_MAIN_0_SLV_M2P_BRIDGE_IEXPORT_VBUSP_32B_SLV_MAIN_0_SLV_BRIDGE_DST_BUSECC_ENABLE_SET" width="1" begin="25" end="25" resetval="0x0" description="Interrupt Enable Set Register for m4_main_cbass_main_0_m4_main_cbass_Iexport_vbusp_32b_slv_main_0_slv_m2p_bridge_Iexport_vbusp_32b_slv_main_0_slv_bridge_dst_busecc__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR9P_32B_MCLK2_MSIO_SCR_M4_MAIN_CBASS_SCR9P_32B_MCLK2_MSIO_SCR_EDC_CTRL_BUSECC_2_ENABLE_SET" width="1" begin="24" end="24" resetval="0x0" description="Interrupt Enable Set Register for m4_main_cbass_main_0_m4_main_cbass_SCR9P_32b_MCLK2_MSIO_scr_m4_main_cbass_SCR9P_32b_MCLK2_MSIO_scr_edc_ctrl_busecc_2__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR8P_32B_MCLK2_CFG_SCR_M4_MAIN_CBASS_SCR8P_32B_MCLK2_CFG_SCR_EDC_CTRL_BUSECC_4_ENABLE_SET" width="1" begin="23" end="23" resetval="0x0" description="Interrupt Enable Set Register for m4_main_cbass_main_0_m4_main_cbass_SCR8P_32b_MCLK2_CFG_scr_m4_main_cbass_SCR8P_32b_MCLK2_CFG_scr_edc_ctrl_busecc_4__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR8P_32B_MCLK2_CFG_SCR_M4_MAIN_CBASS_SCR8P_32B_MCLK2_CFG_SCR_EDC_CTRL_BUSECC_3_ENABLE_SET" width="1" begin="22" end="22" resetval="0x0" description="Interrupt Enable Set Register for m4_main_cbass_main_0_m4_main_cbass_SCR8P_32b_MCLK2_CFG_scr_m4_main_cbass_SCR8P_32b_MCLK2_CFG_scr_edc_ctrl_busecc_3__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR7P_64B_MCLK2_MAIN_DEMUX_SCR_M4_MAIN_CBASS_SCR7P_64B_MCLK2_MAIN_DEMUX_SCR_EDC_CTRL_BUSECC_1_ENABLE_SET" width="1" begin="21" end="21" resetval="0x0" description="Interrupt Enable Set Register for m4_main_cbass_main_0_m4_main_cbass_SCR7P_64b_MCLK2_main_demux_scr_m4_main_cbass_SCR7P_64b_MCLK2_main_demux_scr_edc_ctrl_busecc_1__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR7P_64B_MCLK2_MAIN_DEMUX_SCR_M4_MAIN_CBASS_SCR7P_64B_MCLK2_MAIN_DEMUX_SCR_EDC_CTRL_BUSECC_0_ENABLE_SET" width="1" begin="20" end="20" resetval="0x0" description="Interrupt Enable Set Register for m4_main_cbass_main_0_m4_main_cbass_SCR7P_64b_MCLK2_main_demux_scr_m4_main_cbass_SCR7P_64b_MCLK2_main_demux_scr_edc_ctrl_busecc_0__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR5M_256B_MCLK2_RT_SCR_M4_MAIN_CBASS_SCR5M_256B_MCLK2_RT_SCR_EDC_CTRL_BUSECC_4_ENABLE_SET" width="1" begin="19" end="19" resetval="0x0" description="Interrupt Enable Set Register for m4_main_cbass_main_0_m4_main_cbass_SCR5M_256b_MCLK2_RT_scr_m4_main_cbass_SCR5M_256b_MCLK2_RT_scr_edc_ctrl_busecc_4__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR5M_256B_MCLK2_RT_SCR_M4_MAIN_CBASS_SCR5M_256B_MCLK2_RT_SCR_EDC_CTRL_BUSECC_3_ENABLE_SET" width="1" begin="18" end="18" resetval="0x0" description="Interrupt Enable Set Register for m4_main_cbass_main_0_m4_main_cbass_SCR5M_256b_MCLK2_RT_scr_m4_main_cbass_SCR5M_256b_MCLK2_RT_scr_edc_ctrl_busecc_3__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR5M_256B_MCLK2_RT_SCR_M4_MAIN_CBASS_SCR5M_256B_MCLK2_RT_SCR_EDC_CTRL_BUSECC_2_ENABLE_SET" width="1" begin="17" end="17" resetval="0x0" description="Interrupt Enable Set Register for m4_main_cbass_main_0_m4_main_cbass_SCR5M_256b_MCLK2_RT_scr_m4_main_cbass_SCR5M_256b_MCLK2_RT_scr_edc_ctrl_busecc_2__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR1M_32B_MCLK2_MAIN_SCR_M4_MAIN_CBASS_SCR1M_32B_MCLK2_MAIN_SCR_EDC_CTRL_BUSECC_1_ENABLE_SET" width="1" begin="16" end="16" resetval="0x0" description="Interrupt Enable Set Register for m4_main_cbass_main_0_m4_main_cbass_SCR1M_32b_MCLK2_main_scr_m4_main_cbass_SCR1M_32b_MCLK2_main_scr_edc_ctrl_busecc_1__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR8P_32B_MCLK2_CFG_SCR_M4_MAIN_CBASS_SCR8P_32B_MCLK2_CFG_SCR_EDC_CTRL_BUSECC_1_ENABLE_SET" width="1" begin="15" end="15" resetval="0x0" description="Interrupt Enable Set Register for m4_main_cbass_main_0_m4_main_cbass_SCR8P_32b_MCLK2_CFG_scr_m4_main_cbass_SCR8P_32b_MCLK2_CFG_scr_edc_ctrl_busecc_1__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR2M_128B_MCLK2_PH_SCR_M4_MAIN_CBASS_SCR2M_128B_MCLK2_PH_SCR_EDC_CTRL_BUSECC_1_ENABLE_SET" width="1" begin="14" end="14" resetval="0x0" description="Interrupt Enable Set Register for m4_main_cbass_main_0_m4_main_cbass_SCR2M_128b_MCLK2_PH_scr_m4_main_cbass_SCR2M_128b_MCLK2_PH_scr_edc_ctrl_busecc_1__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR1M_32B_MCLK2_MAIN_SCR_M4_MAIN_CBASS_SCR1M_32B_MCLK2_MAIN_SCR_EDC_CTRL_BUSECC_2_ENABLE_SET" width="1" begin="13" end="13" resetval="0x0" description="Interrupt Enable Set Register for m4_main_cbass_main_0_m4_main_cbass_SCR1M_32b_MCLK2_main_scr_m4_main_cbass_SCR1M_32b_MCLK2_main_scr_edc_ctrl_busecc_2__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR2M_128B_MCLK2_PH_SCR_M4_MAIN_CBASS_SCR2M_128B_MCLK2_PH_SCR_EDC_CTRL_BUSECC_0_ENABLE_SET" width="1" begin="12" end="12" resetval="0x0" description="Interrupt Enable Set Register for m4_main_cbass_main_0_m4_main_cbass_SCR2M_128b_MCLK2_PH_scr_m4_main_cbass_SCR2M_128b_MCLK2_PH_scr_edc_ctrl_busecc_0__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR1M_32B_MCLK2_MAIN_SCR_M4_MAIN_CBASS_SCR1M_32B_MCLK2_MAIN_SCR_EDC_CTRL_BUSECC_0_ENABLE_SET" width="1" begin="11" end="11" resetval="0x0" description="Interrupt Enable Set Register for m4_main_cbass_main_0_m4_main_cbass_SCR1M_32b_MCLK2_main_scr_m4_main_cbass_SCR1M_32b_MCLK2_main_scr_edc_ctrl_busecc_0__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR15M_128B_MCLK2_MAIN_SCR_M4_MAIN_CBASS_SCR15M_128B_MCLK2_MAIN_SCR_EDC_CTRL_BUSECC_9_ENABLE_SET" width="1" begin="10" end="10" resetval="0x0" description="Interrupt Enable Set Register for m4_main_cbass_main_0_m4_main_cbass_SCR15M_128b_MCLK2_main_scr_m4_main_cbass_SCR15M_128b_MCLK2_main_scr_edc_ctrl_busecc_9__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR15M_128B_MCLK2_MAIN_SCR_M4_MAIN_CBASS_SCR15M_128B_MCLK2_MAIN_SCR_EDC_CTRL_BUSECC_8_ENABLE_SET" width="1" begin="9" end="9" resetval="0x0" description="Interrupt Enable Set Register for m4_main_cbass_main_0_m4_main_cbass_SCR15M_128b_MCLK2_main_scr_m4_main_cbass_SCR15M_128b_MCLK2_main_scr_edc_ctrl_busecc_8__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR15M_128B_MCLK2_MAIN_SCR_M4_MAIN_CBASS_SCR15M_128B_MCLK2_MAIN_SCR_EDC_CTRL_BUSECC_7_ENABLE_SET" width="1" begin="8" end="8" resetval="0x0" description="Interrupt Enable Set Register for m4_main_cbass_main_0_m4_main_cbass_SCR15M_128b_MCLK2_main_scr_m4_main_cbass_SCR15M_128b_MCLK2_main_scr_edc_ctrl_busecc_7__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR15M_128B_MCLK2_MAIN_SCR_M4_MAIN_CBASS_SCR15M_128B_MCLK2_MAIN_SCR_EDC_CTRL_BUSECC_12_ENABLE_SET" width="1" begin="7" end="7" resetval="0x0" description="Interrupt Enable Set Register for m4_main_cbass_main_0_m4_main_cbass_SCR15M_128b_MCLK2_main_scr_m4_main_cbass_SCR15M_128b_MCLK2_main_scr_edc_ctrl_busecc_12__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR15M_128B_MCLK2_MAIN_SCR_M4_MAIN_CBASS_SCR15M_128B_MCLK2_MAIN_SCR_EDC_CTRL_BUSECC_11_ENABLE_SET" width="1" begin="6" end="6" resetval="0x0" description="Interrupt Enable Set Register for m4_main_cbass_main_0_m4_main_cbass_SCR15M_128b_MCLK2_main_scr_m4_main_cbass_SCR15M_128b_MCLK2_main_scr_edc_ctrl_busecc_11__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR15M_128B_MCLK2_MAIN_SCR_M4_MAIN_CBASS_SCR15M_128B_MCLK2_MAIN_SCR_EDC_CTRL_BUSECC_10_ENABLE_SET" width="1" begin="5" end="5" resetval="0x0" description="Interrupt Enable Set Register for m4_main_cbass_main_0_m4_main_cbass_SCR15M_128b_MCLK2_main_scr_m4_main_cbass_SCR15M_128b_MCLK2_main_scr_edc_ctrl_busecc_10__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR14M_64B_MCLK2_SCR_M4_MAIN_CBASS_SCR14M_64B_MCLK2_SCR_EDC_CTRL_BUSECC_7_ENABLE_SET" width="1" begin="4" end="4" resetval="0x0" description="Interrupt Enable Set Register for m4_main_cbass_main_0_m4_main_cbass_SCR14M_64b_MCLK2_scr_m4_main_cbass_SCR14M_64b_MCLK2_scr_edc_ctrl_busecc_7__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR14M_64B_MCLK2_SCR_M4_MAIN_CBASS_SCR14M_64B_MCLK2_SCR_EDC_CTRL_BUSECC_6_ENABLE_SET" width="1" begin="3" end="3" resetval="0x0" description="Interrupt Enable Set Register for m4_main_cbass_main_0_m4_main_cbass_SCR14M_64b_MCLK2_scr_m4_main_cbass_SCR14M_64b_MCLK2_scr_edc_ctrl_busecc_6__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR14M_64B_MCLK2_SCR_M4_MAIN_CBASS_SCR14M_64B_MCLK2_SCR_EDC_CTRL_BUSECC_5_ENABLE_SET" width="1" begin="2" end="2" resetval="0x0" description="Interrupt Enable Set Register for m4_main_cbass_main_0_m4_main_cbass_SCR14M_64b_MCLK2_scr_m4_main_cbass_SCR14M_64b_MCLK2_scr_edc_ctrl_busecc_5__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_CBASS_LPSC_PER_COMMON_MMRS_M4_MAIN_CBASS_CBASS_LPSC_PER_COMMON_MMRS_EDC_CTRL_BUSECC_3_ENABLE_SET" width="1" begin="1" end="1" resetval="0x0" description="Interrupt Enable Set Register for m4_main_cbass_main_0_m4_main_cbass_cbass_LPSC_per_common_mmrs_m4_main_cbass_cbass_LPSC_per_common_mmrs_edc_ctrl_busecc_3__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_CBASS_LPSC_PER_COMMON_MMRS_M4_MAIN_CBASS_CBASS_LPSC_PER_COMMON_MMRS_EDC_CTRL_BUSECC_2_ENABLE_SET" width="1" begin="0" end="0" resetval="0x0" description="Interrupt Enable Set Register for m4_main_cbass_main_0_m4_main_cbass_cbass_LPSC_per_common_mmrs_m4_main_cbass_cbass_LPSC_per_common_mmrs_edc_ctrl_busecc_2__pend" range="" rwaccess="RW1S"/>
  </register>
  <register id="CBASS_ECC_DED_ENABLE_SET_REG2" acronym="CBASS_ECC_DED_ENABLE_SET_REG2" offset="0x188" width="32" description="Return to the . Interrupt Enable Set Register 2">
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_IGIC500SS_MAIN_0_MEM_WR_VBUSM_M2M_BRIDGE_M4_MAIN_CBASS_IGIC500SS_MAIN_0_MEM_WR_VBUSM_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="31" end="31" resetval="0x0" description="Interrupt Enable Set Register for m4_main_cbass_main_0_m4_main_cbass_Igic500ss_main_0_mem_wr_vbusm_m2m_bridge_m4_main_cbass_Igic500ss_main_0_mem_wr_vbusm_m2m_bridge_src_edc_ctrl_busecc__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_IGIC500SS_MAIN_0_MEM_RD_VBUSM_M2M_BRIDGE_M4_MAIN_CBASS_IGIC500SS_MAIN_0_MEM_RD_VBUSM_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="30" end="30" resetval="0x0" description="Interrupt Enable Set Register for m4_main_cbass_main_0_m4_main_cbass_Igic500ss_main_0_mem_rd_vbusm_m2m_bridge_m4_main_cbass_Igic500ss_main_0_mem_rd_vbusm_m2m_bridge_src_edc_ctrl_busecc__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_M2M_BRIDGE_M4_MAIN_CBASS_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="29" end="29" resetval="0x0" description="Interrupt Enable Set Register for m4_main_cbass_main_0_m4_main_cbass_Iexport_vbusm_64b_slv_main_0_slv_m2m_bridge_m4_main_cbass_Iexport_vbusm_64b_slv_main_0_slv_m2m_bridge_src_edc_ctrl_busecc__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_IEXPORT_VBUSM_64B_MST_MAIN_0_MST_M2M_BRIDGE_M4_MAIN_CBASS_IEXPORT_VBUSM_64B_MST_MAIN_0_MST_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="28" end="28" resetval="0x0" description="Interrupt Enable Set Register for m4_main_cbass_main_0_m4_main_cbass_Iexport_vbusm_64b_mst_main_0_mst_m2m_bridge_m4_main_cbass_Iexport_vbusm_64b_mst_main_0_mst_m2m_bridge_src_edc_ctrl_busecc__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_ICOMPUTE_CLUSTER_MAXWELL_TB_VDC_MAIN_0_VBUSP_CFG_P2P_BRIDGE_ICOMPUTE_CLUSTER_MAXWELL_TB_VDC_MAIN_0_VBUSP_CFG_BRIDGE_BUSECC_ENABLE_SET" width="1" begin="27" end="27" resetval="0x0" description="Interrupt Enable Set Register for m4_main_cbass_main_0_m4_main_cbass_Icompute_cluster_maxwell_tb_vdc_main_0_vbusp_cfg_p2p_bridge_Icompute_cluster_maxwell_tb_vdc_main_0_vbusp_cfg_bridge_busecc__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_DMSC_SLV_P2P_BRIDGE_DMSC_SLV_BRIDGE_SRC_BUSECC_ENABLE_SET" width="1" begin="26" end="26" resetval="0x0" description="Interrupt Enable Set Register for m4_main_cbass_main_0_m4_main_cbass_dmsc_slv_p2p_bridge_dmsc_slv_bridge_src_busecc__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_DMSC_SLV_P2P_BRIDGE_DMSC_SLV_BRIDGE_DST_BUSECC_ENABLE_SET" width="1" begin="25" end="25" resetval="0x0" description="Interrupt Enable Set Register for m4_main_cbass_main_0_m4_main_cbass_dmsc_slv_p2p_bridge_dmsc_slv_bridge_dst_busecc__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_CBASS_INT_DMSC_SCR_M4_MAIN_CBASS_CBASS_INT_DMSC_SCR_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="24" end="24" resetval="0x0" description="Interrupt Enable Set Register for m4_main_cbass_main_0_m4_main_cbass_cbass_int_dmsc_scr_m4_main_cbass_cbass_int_dmsc_scr_edc_ctrl_busecc__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR8P_32B_MCLK2_CFG_SCR_M4_MAIN_CBASS_SCR8P_32B_MCLK2_CFG_SCR_EDC_CTRL_BUSECC_5_ENABLE_SET" width="1" begin="23" end="23" resetval="0x0" description="Interrupt Enable Set Register for m4_main_cbass_main_0_m4_main_cbass_SCR8P_32b_MCLK2_CFG_scr_m4_main_cbass_SCR8P_32b_MCLK2_CFG_scr_edc_ctrl_busecc_5__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR11P_32B_MCLK4_CFG_SCR_M4_MAIN_CBASS_SCR11P_32B_MCLK4_CFG_SCR_EDC_CTRL_BUSECC_2_ENABLE_SET" width="1" begin="22" end="22" resetval="0x0" description="Interrupt Enable Set Register for m4_main_cbass_main_0_m4_main_cbass_SCR11P_32b_MCLK4_CFG_scr_m4_main_cbass_SCR11P_32b_MCLK4_CFG_scr_edc_ctrl_busecc_2__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR11P_32B_MCLK4_CFG_SCR_M4_MAIN_CBASS_SCR11P_32B_MCLK4_CFG_SCR_EDC_CTRL_BUSECC_0_ENABLE_SET" width="1" begin="21" end="21" resetval="0x0" description="Interrupt Enable Set Register for m4_main_cbass_main_0_m4_main_cbass_SCR11P_32b_MCLK4_CFG_scr_m4_main_cbass_SCR11P_32b_MCLK4_CFG_scr_edc_ctrl_busecc_0__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR16P_32B_MCLK4_MSIO_SCR_M4_MAIN_CBASS_SCR16P_32B_MCLK4_MSIO_SCR_EDC_CTRL_BUSECC_4_ENABLE_SET" width="1" begin="20" end="20" resetval="0x0" description="Interrupt Enable Set Register for m4_main_cbass_main_0_m4_main_cbass_SCR16P_32b_MCLK4_MSIO_scr_m4_main_cbass_SCR16P_32b_MCLK4_MSIO_scr_edc_ctrl_busecc_4__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR16P_32B_MCLK4_MSIO_SCR_M4_MAIN_CBASS_SCR16P_32B_MCLK4_MSIO_SCR_EDC_CTRL_BUSECC_3_ENABLE_SET" width="1" begin="19" end="19" resetval="0x0" description="Interrupt Enable Set Register for m4_main_cbass_main_0_m4_main_cbass_SCR16P_32b_MCLK4_MSIO_scr_m4_main_cbass_SCR16P_32b_MCLK4_MSIO_scr_edc_ctrl_busecc_3__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_BR_SCR1M_32B_MCLK2_MAIN_TO_SCR12P_32B_MCLK4_TIMER_L0_M2P_BRIDGE_BR_SCR1M_32B_MCLK2_MAIN_TO_SCR12P_32B_MCLK4_TIMER_L0_BRIDGE_SRC_BUSECC_ENABLE_SET" width="1" begin="18" end="18" resetval="0x0" description="Interrupt Enable Set Register for m4_main_cbass_main_0_m4_main_cbass_br_SCR1M_32b_MCLK2_main_to_SCR12P_32b_MCLK4_timer_l0_m2p_bridge_br_SCR1M_32b_MCLK2_main_to_SCR12P_32b_MCLK4_timer_l0_bridge_src_busecc__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_BR_SCR9P_32B_MCLK2_MSIO_TO_SCR16P_32B_MCLK4_MSIO_L0_P2P_BRIDGE_BR_SCR9P_32B_MCLK2_MSIO_TO_SCR16P_32B_MCLK4_MSIO_L0_BRIDGE_SRC_BUSECC_ENABLE_SET" width="1" begin="17" end="17" resetval="0x0" description="Interrupt Enable Set Register for m4_main_cbass_main_0_m4_main_cbass_br_SCR9P_32b_MCLK2_MSIO_to_SCR16P_32b_MCLK4_MSIO_l0_p2p_bridge_br_SCR9P_32b_MCLK2_MSIO_to_SCR16P_32b_MCLK4_MSIO_l0_bridge_src_busecc__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_BR_SCR9P_32B_MCLK2_MSIO_TO_SCR16P_32B_MCLK4_MSIO_L0_P2P_BRIDGE_BR_SCR9P_32B_MCLK2_MSIO_TO_SCR16P_32B_MCLK4_MSIO_L0_BRIDGE_DST_BUSECC_ENABLE_SET" width="1" begin="16" end="16" resetval="0x0" description="Interrupt Enable Set Register for m4_main_cbass_main_0_m4_main_cbass_br_SCR9P_32b_MCLK2_MSIO_to_SCR16P_32b_MCLK4_MSIO_l0_p2p_bridge_br_SCR9P_32b_MCLK2_MSIO_to_SCR16P_32b_MCLK4_MSIO_l0_bridge_dst_busecc__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_BR_SCR5M_256B_MCLK2_RT_TO_SCR15M_128B_MCLK2_MAIN_L0_M2M_BRIDGE_M4_MAIN_CBASS_BR_SCR5M_256B_MCLK2_RT_TO_SCR15M_128B_MCLK2_MAIN_L0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="15" end="15" resetval="0x0" description="Interrupt Enable Set Register for m4_main_cbass_main_0_m4_main_cbass_br_SCR5M_256b_MCLK2_RT_to_SCR15M_128b_MCLK2_main_l0_m2m_bridge_m4_main_cbass_br_SCR5M_256b_MCLK2_RT_to_SCR15M_128b_MCLK2_main_l0_m2m_bridge_src_edc_ctrl_busecc__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_BR_SCR1M_32B_MCLK2_MAIN_TO_SCR12P_32B_MCLK4_TIMER_L0_M2P_BRIDGE_BR_SCR1M_32B_MCLK2_MAIN_TO_SCR12P_32B_MCLK4_TIMER_L0_BRIDGE_DST_BUSECC_ENABLE_SET" width="1" begin="14" end="14" resetval="0x0" description="Interrupt Enable Set Register for m4_main_cbass_main_0_m4_main_cbass_br_SCR1M_32b_MCLK2_main_to_SCR12P_32b_MCLK4_timer_l0_m2p_bridge_br_SCR1M_32b_MCLK2_main_to_SCR12P_32b_MCLK4_timer_l0_bridge_dst_busecc__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_BR_SCR1M_32B_MCLK2_MAIN_TO_SCR11P_32B_MCLK4_CFG_L0_M2P_BRIDGE_BR_SCR1M_32B_MCLK2_MAIN_TO_SCR11P_32B_MCLK4_CFG_L0_BRIDGE_SRC_BUSECC_ENABLE_SET" width="1" begin="13" end="13" resetval="0x0" description="Interrupt Enable Set Register for m4_main_cbass_main_0_m4_main_cbass_br_SCR1M_32b_MCLK2_main_to_SCR11P_32b_MCLK4_CFG_l0_m2p_bridge_br_SCR1M_32b_MCLK2_main_to_SCR11P_32b_MCLK4_CFG_l0_bridge_src_busecc__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_BR_SCR1M_32B_MCLK2_MAIN_TO_SCR11P_32B_MCLK4_CFG_L0_M2P_BRIDGE_BR_SCR1M_32B_MCLK2_MAIN_TO_SCR11P_32B_MCLK4_CFG_L0_BRIDGE_DST_BUSECC_ENABLE_SET" width="1" begin="12" end="12" resetval="0x0" description="Interrupt Enable Set Register for m4_main_cbass_main_0_m4_main_cbass_br_SCR1M_32b_MCLK2_main_to_SCR11P_32b_MCLK4_CFG_l0_m2p_bridge_br_SCR1M_32b_MCLK2_main_to_SCR11P_32b_MCLK4_CFG_l0_bridge_dst_busecc__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR11P_32B_MCLK4_CFG_SCR_M4_MAIN_CBASS_SCR11P_32B_MCLK4_CFG_SCR_EDC_CTRL_BUSECC_1_ENABLE_SET" width="1" begin="11" end="11" resetval="0x0" description="Interrupt Enable Set Register for m4_main_cbass_main_0_m4_main_cbass_SCR11P_32b_MCLK4_CFG_scr_m4_main_cbass_SCR11P_32b_MCLK4_CFG_scr_edc_ctrl_busecc_1__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR11P_32B_MCLK4_CFG_SCR_M4_MAIN_CBASS_SCR11P_32B_MCLK4_CFG_SCR_EDC_CTRL_BUSECC_3_ENABLE_SET" width="1" begin="10" end="10" resetval="0x0" description="Interrupt Enable Set Register for m4_main_cbass_main_0_m4_main_cbass_SCR11P_32b_MCLK4_CFG_scr_m4_main_cbass_SCR11P_32b_MCLK4_CFG_scr_edc_ctrl_busecc_3__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR12P_32B_MCLK4_TIMER_SCR_M4_MAIN_CBASS_SCR12P_32B_MCLK4_TIMER_SCR_EDC_CTRL_BUSECC_0_ENABLE_SET" width="1" begin="9" end="9" resetval="0x0" description="Interrupt Enable Set Register for m4_main_cbass_main_0_m4_main_cbass_SCR12P_32b_MCLK4_timer_scr_m4_main_cbass_SCR12P_32b_MCLK4_timer_scr_edc_ctrl_busecc_0__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR12P_32B_MCLK4_TIMER_SCR_M4_MAIN_CBASS_SCR12P_32B_MCLK4_TIMER_SCR_EDC_CTRL_BUSECC_1_ENABLE_SET" width="1" begin="8" end="8" resetval="0x0" description="Interrupt Enable Set Register for m4_main_cbass_main_0_m4_main_cbass_SCR12P_32b_MCLK4_timer_scr_m4_main_cbass_SCR12P_32b_MCLK4_timer_scr_edc_ctrl_busecc_1__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR16P_32B_MCLK4_MSIO_SCR_M4_MAIN_CBASS_SCR16P_32B_MCLK4_MSIO_SCR_EDC_CTRL_BUSECC_0_ENABLE_SET" width="1" begin="7" end="7" resetval="0x0" description="Interrupt Enable Set Register for m4_main_cbass_main_0_m4_main_cbass_SCR16P_32b_MCLK4_MSIO_scr_m4_main_cbass_SCR16P_32b_MCLK4_MSIO_scr_edc_ctrl_busecc_0__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR16P_32B_MCLK4_MSIO_SCR_M4_MAIN_CBASS_SCR16P_32B_MCLK4_MSIO_SCR_EDC_CTRL_BUSECC_1_ENABLE_SET" width="1" begin="6" end="6" resetval="0x0" description="Interrupt Enable Set Register for m4_main_cbass_main_0_m4_main_cbass_SCR16P_32b_MCLK4_MSIO_scr_m4_main_cbass_SCR16P_32b_MCLK4_MSIO_scr_edc_ctrl_busecc_1__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR16P_32B_MCLK4_MSIO_SCR_M4_MAIN_CBASS_SCR16P_32B_MCLK4_MSIO_SCR_EDC_CTRL_BUSECC_2_ENABLE_SET" width="1" begin="5" end="5" resetval="0x0" description="Interrupt Enable Set Register for m4_main_cbass_main_0_m4_main_cbass_SCR16P_32b_MCLK4_MSIO_scr_m4_main_cbass_SCR16P_32b_MCLK4_MSIO_scr_edc_ctrl_busecc_2__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR12P_32B_MCLK4_TIMER_SCR_M4_MAIN_CBASS_SCR12P_32B_MCLK4_TIMER_SCR_EDC_CTRL_BUSECC_3_ENABLE_SET" width="1" begin="4" end="4" resetval="0x0" description="Interrupt Enable Set Register for m4_main_cbass_main_0_m4_main_cbass_SCR12P_32b_MCLK4_timer_scr_m4_main_cbass_SCR12P_32b_MCLK4_timer_scr_edc_ctrl_busecc_3__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR12P_32B_MCLK4_TIMER_SCR_M4_MAIN_CBASS_SCR12P_32B_MCLK4_TIMER_SCR_EDC_CTRL_BUSECC_2_ENABLE_SET" width="1" begin="3" end="3" resetval="0x0" description="Interrupt Enable Set Register for m4_main_cbass_main_0_m4_main_cbass_SCR12P_32b_MCLK4_timer_scr_m4_main_cbass_SCR12P_32b_MCLK4_timer_scr_edc_ctrl_busecc_2__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR11P_32B_MCLK4_CFG_SCR_M4_MAIN_CBASS_SCR11P_32B_MCLK4_CFG_SCR_EDC_CTRL_BUSECC_6_ENABLE_SET" width="1" begin="2" end="2" resetval="0x0" description="Interrupt Enable Set Register for m4_main_cbass_main_0_m4_main_cbass_SCR11P_32b_MCLK4_CFG_scr_m4_main_cbass_SCR11P_32b_MCLK4_CFG_scr_edc_ctrl_busecc_6__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR11P_32B_MCLK4_CFG_SCR_M4_MAIN_CBASS_SCR11P_32B_MCLK4_CFG_SCR_EDC_CTRL_BUSECC_5_ENABLE_SET" width="1" begin="1" end="1" resetval="0x0" description="Interrupt Enable Set Register for m4_main_cbass_main_0_m4_main_cbass_SCR11P_32b_MCLK4_CFG_scr_m4_main_cbass_SCR11P_32b_MCLK4_CFG_scr_edc_ctrl_busecc_5__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR11P_32B_MCLK4_CFG_SCR_M4_MAIN_CBASS_SCR11P_32B_MCLK4_CFG_SCR_EDC_CTRL_BUSECC_4_ENABLE_SET" width="1" begin="0" end="0" resetval="0x0" description="Interrupt Enable Set Register for m4_main_cbass_main_0_m4_main_cbass_SCR11P_32b_MCLK4_CFG_scr_m4_main_cbass_SCR11P_32b_MCLK4_CFG_scr_edc_ctrl_busecc_4__pend" range="" rwaccess="RW1S"/>
  </register>
  <register id="CBASS_ECC_DED_ENABLE_SET_REG3" acronym="CBASS_ECC_DED_ENABLE_SET_REG3" offset="0x18C" width="32" description="Return to the . Interrupt Enable Set Register 3">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="VDC_DATA_VBUSM_64B_REF_MCU2MAIN_DST_VBUSS_ENABLE_SET" width="1" begin="25" end="25" resetval="0x0" description="Interrupt Enable Set Register for vdc_data_vbusm_64b_ref_mcu2main_dst_vbuss__pend" range="" rwaccess="RW1S"/>
    <bitfield id="VDC_DATA_VBUSM_64B_REF_MCU2MAIN_M2M_VBUSS_ENABLE_SET" width="1" begin="24" end="24" resetval="0x0" description="Interrupt Enable Set Register for vdc_data_vbusm_64b_ref_mcu2main_m2m_vbuss__pend" range="" rwaccess="RW1S"/>
    <bitfield id="VDC_DATA_VBUSM_64B_REF_MAIN2MCU_SRC_VBUSS_ENABLE_SET" width="1" begin="23" end="23" resetval="0x0" description="Interrupt Enable Set Register for vdc_data_vbusm_64b_ref_main2mcu_src_vbuss__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCRM_32B_DEBUGSS_MCLK4_SCR_M4_MAIN_CBASS_SCRM_32B_DEBUGSS_MCLK4_SCR_EDC_CTRL_BUSECC_1_ENABLE_SET" width="1" begin="22" end="22" resetval="0x0" description="Interrupt Enable Set Register for m4_main_cbass_main_0_m4_main_cbass_SCRM_32b_debugss_MCLK4_scr_m4_main_cbass_SCRM_32b_debugss_MCLK4_scr_edc_ctrl_busecc_1__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCRM_32B_DEBUGSS_MCLK4_SCR_M4_MAIN_CBASS_SCRM_32B_DEBUGSS_MCLK4_SCR_EDC_CTRL_BUSECC_0_ENABLE_SET" width="1" begin="21" end="21" resetval="0x0" description="Interrupt Enable Set Register for m4_main_cbass_main_0_m4_main_cbass_SCRM_32b_debugss_MCLK4_scr_m4_main_cbass_SCRM_32b_debugss_MCLK4_scr_edc_ctrl_busecc_0__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_IM4_MAIN_CBASS_MAIN_0_CBASS_ERR_SLV_P2P_BRIDGE_IM4_MAIN_CBASS_MAIN_0_CBASS_ERR_SLV_BRIDGE_BUSECC_ENABLE_SET" width="1" begin="20" end="20" resetval="0x0" description="Interrupt Enable Set Register for m4_main_cbass_main_0_m4_main_cbass_Im4_main_cbass_main_0_cbass_err_slv_p2p_bridge_Im4_main_cbass_main_0_cbass_err_slv_bridge_busecc__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_BR_SCRM_32B_DEBUGSS_MCLK4_TO_SCR14M_64B_MCLK2_L0_M2M_BRIDGE_M4_MAIN_CBASS_BR_SCRM_32B_DEBUGSS_MCLK4_TO_SCR14M_64B_MCLK2_L0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="19" end="19" resetval="0x0" description="Interrupt Enable Set Register for m4_main_cbass_main_0_m4_main_cbass_br_SCRM_32b_debugss_MCLK4_to_SCR14M_64b_MCLK2_l0_m2m_bridge_m4_main_cbass_br_SCRM_32b_debugss_MCLK4_to_SCR14M_64b_MCLK2_l0_m2m_bridge_src_edc_ctrl_busecc__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_BR_SCRM_32B_DEBUGSS_MCLK4_TO_SCR14M_64B_MCLK2_L0_M2M_BRIDGE_M4_MAIN_CBASS_BR_SCRM_32B_DEBUGSS_MCLK4_TO_SCR14M_64B_MCLK2_L0_M2M_BRIDGE_DST_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="18" end="18" resetval="0x0" description="Interrupt Enable Set Register for m4_main_cbass_main_0_m4_main_cbass_br_SCRM_32b_debugss_MCLK4_to_SCR14M_64b_MCLK2_l0_m2m_bridge_m4_main_cbass_br_SCRM_32b_debugss_MCLK4_to_SCR14M_64b_MCLK2_l0_m2m_bridge_dst_edc_ctrl_busecc__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_MAIN_SYSCLK0_4_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_4_BUSECC_5_ENABLE_SET" width="1" begin="17" end="17" resetval="0x0" description="Interrupt Enable Set Register for m4_main_cbass_main_0_m4_main_cbass_main_sysclk0_4_clk_edc_ctrl_cbass_int_main_sysclk0_4_busecc_5__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_MAIN_SYSCLK0_4_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_4_BUSECC_4_ENABLE_SET" width="1" begin="16" end="16" resetval="0x0" description="Interrupt Enable Set Register for m4_main_cbass_main_0_m4_main_cbass_main_sysclk0_4_clk_edc_ctrl_cbass_int_main_sysclk0_4_busecc_4__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_MAIN_SYSCLK0_4_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_4_BUSECC_3_ENABLE_SET" width="1" begin="15" end="15" resetval="0x0" description="Interrupt Enable Set Register for m4_main_cbass_main_0_m4_main_cbass_main_sysclk0_4_clk_edc_ctrl_cbass_int_main_sysclk0_4_busecc_3__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_MAIN_SYSCLK0_4_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_4_BUSECC_2_ENABLE_SET" width="1" begin="14" end="14" resetval="0x0" description="Interrupt Enable Set Register for m4_main_cbass_main_0_m4_main_cbass_main_sysclk0_4_clk_edc_ctrl_cbass_int_main_sysclk0_4_busecc_2__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_MAIN_SYSCLK0_4_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_4_BUSECC_1_ENABLE_SET" width="1" begin="13" end="13" resetval="0x0" description="Interrupt Enable Set Register for m4_main_cbass_main_0_m4_main_cbass_main_sysclk0_4_clk_edc_ctrl_cbass_int_main_sysclk0_4_busecc_1__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_MAIN_SYSCLK0_4_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_4_BUSECC_0_ENABLE_SET" width="1" begin="12" end="12" resetval="0x0" description="Interrupt Enable Set Register for m4_main_cbass_main_0_m4_main_cbass_main_sysclk0_4_clk_edc_ctrl_cbass_int_main_sysclk0_4_busecc_0__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_MAIN_SYSCLK0_2_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_2_BUSECC_6_ENABLE_SET" width="1" begin="11" end="11" resetval="0x0" description="Interrupt Enable Set Register for m4_main_cbass_main_0_m4_main_cbass_main_sysclk0_2_clk_edc_ctrl_cbass_int_main_sysclk0_2_busecc_6__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_MAIN_SYSCLK0_2_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_2_BUSECC_5_ENABLE_SET" width="1" begin="10" end="10" resetval="0x0" description="Interrupt Enable Set Register for m4_main_cbass_main_0_m4_main_cbass_main_sysclk0_2_clk_edc_ctrl_cbass_int_main_sysclk0_2_busecc_5__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_MAIN_SYSCLK0_2_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_2_BUSECC_4_ENABLE_SET" width="1" begin="9" end="9" resetval="0x0" description="Interrupt Enable Set Register for m4_main_cbass_main_0_m4_main_cbass_main_sysclk0_2_clk_edc_ctrl_cbass_int_main_sysclk0_2_busecc_4__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_MAIN_SYSCLK0_2_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_2_BUSECC_3_ENABLE_SET" width="1" begin="8" end="8" resetval="0x0" description="Interrupt Enable Set Register for m4_main_cbass_main_0_m4_main_cbass_main_sysclk0_2_clk_edc_ctrl_cbass_int_main_sysclk0_2_busecc_3__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_MAIN_SYSCLK0_2_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_2_BUSECC_2_ENABLE_SET" width="1" begin="7" end="7" resetval="0x0" description="Interrupt Enable Set Register for m4_main_cbass_main_0_m4_main_cbass_main_sysclk0_2_clk_edc_ctrl_cbass_int_main_sysclk0_2_busecc_2__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_MAIN_SYSCLK0_2_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_2_BUSECC_1_ENABLE_SET" width="1" begin="6" end="6" resetval="0x0" description="Interrupt Enable Set Register for m4_main_cbass_main_0_m4_main_cbass_main_sysclk0_2_clk_edc_ctrl_cbass_int_main_sysclk0_2_busecc_1__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_MAIN_SYSCLK0_2_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_2_BUSECC_0_ENABLE_SET" width="1" begin="5" end="5" resetval="0x0" description="Interrupt Enable Set Register for m4_main_cbass_main_0_m4_main_cbass_main_sysclk0_2_clk_edc_ctrl_cbass_int_main_sysclk0_2_busecc_0__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_INAVSS256L_MAIN_0_NAV_MST_LO_M2M_BRIDGE_M4_MAIN_CBASS_INAVSS256L_MAIN_0_NAV_MST_LO_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="4" end="4" resetval="0x0" description="Interrupt Enable Set Register for m4_main_cbass_main_0_m4_main_cbass_Inavss256l_main_0_nav_mst_lo_m2m_bridge_m4_main_cbass_Inavss256l_main_0_nav_mst_lo_m2m_bridge_src_edc_ctrl_busecc__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_INAVSS256L_MAIN_0_NAV_MST_HI_M2M_BRIDGE_M4_MAIN_CBASS_INAVSS256L_MAIN_0_NAV_MST_HI_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="3" end="3" resetval="0x0" description="Interrupt Enable Set Register for m4_main_cbass_main_0_m4_main_cbass_Inavss256l_main_0_nav_mst_hi_m2m_bridge_m4_main_cbass_Inavss256l_main_0_nav_mst_hi_m2m_bridge_src_edc_ctrl_busecc__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_INAVSS256L_MAIN_0_NAV_DDR_LO_M2M_BRIDGE_M4_MAIN_CBASS_INAVSS256L_MAIN_0_NAV_DDR_LO_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="2" end="2" resetval="0x0" description="Interrupt Enable Set Register for m4_main_cbass_main_0_m4_main_cbass_Inavss256l_main_0_nav_ddr_lo_m2m_bridge_m4_main_cbass_Inavss256l_main_0_nav_ddr_lo_m2m_bridge_src_edc_ctrl_busecc__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_INAVSS256L_MAIN_0_NAV_DDR_HI_M2M_BRIDGE_M4_MAIN_CBASS_INAVSS256L_MAIN_0_NAV_DDR_HI_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="1" end="1" resetval="0x0" description="Interrupt Enable Set Register for m4_main_cbass_main_0_m4_main_cbass_Inavss256l_main_0_nav_ddr_hi_m2m_bridge_m4_main_cbass_Inavss256l_main_0_nav_ddr_hi_m2m_bridge_src_edc_ctrl_busecc__pend" range="" rwaccess="RW1S"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_IGIC500SS_MAIN_0_SLV_CFG_P2M_BRIDGE_IGIC500SS_MAIN_0_SLV_CFG_BRIDGE_REASSEMBLY_BUSECC_ENABLE_SET" width="1" begin="0" end="0" resetval="0x0" description="Interrupt Enable Set Register for m4_main_cbass_main_0_m4_main_cbass_Igic500ss_main_0_slv_cfg_p2m_bridge_Igic500ss_main_0_slv_cfg_bridge_reassembly_busecc__pend" range="" rwaccess="RW1S"/>
  </register>
  <register id="CBASS_ECC_DED_ENABLE_CLR_REG0" acronym="CBASS_ECC_DED_ENABLE_CLR_REG0" offset="0x1C0" width="32" description="Return to the . Interrupt Enable Clear Register 0">
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_CBASS_LPSC_PER_COMMON_MMRS_M4_MAIN_CBASS_CBASS_LPSC_PER_COMMON_MMRS_EDC_CTRL_BUSECC_1_ENABLE_CLR" width="1" begin="31" end="31" resetval="0x0" description="Interrupt Enable Clear Register for m4_main_cbass_main_0_m4_main_cbass_cbass_LPSC_per_common_mmrs_m4_main_cbass_cbass_LPSC_per_common_mmrs_edc_ctrl_busecc_1__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_BR_SCR1M_32B_MCLK2_MAIN_TO_SCR9P_32B_MCLK2_MSIO_L0_M2P_BRIDGE_BR_SCR1M_32B_MCLK2_MAIN_TO_SCR9P_32B_MCLK2_MSIO_L0_BRIDGE_DST_BUSECC_ENABLE_CLR" width="1" begin="30" end="30" resetval="0x0" description="Interrupt Enable Clear Register for m4_main_cbass_main_0_m4_main_cbass_br_SCR1M_32b_MCLK2_main_to_SCR9P_32b_MCLK2_MSIO_l0_m2p_bridge_br_SCR1M_32b_MCLK2_main_to_SCR9P_32b_MCLK2_MSIO_l0_bridge_dst_busecc__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_BR_SCR15M_128B_MCLK2_MAIN_TO_SCR7P_64B_MCLK2_MAIN_DEMUX_L0_M2P_BRIDGE_BR_SCR15M_128B_MCLK2_MAIN_TO_SCR7P_64B_MCLK2_MAIN_DEMUX_L0_BRIDGE_SRC_BUSECC_ENABLE_CLR" width="1" begin="29" end="29" resetval="0x0" description="Interrupt Enable Clear Register for m4_main_cbass_main_0_m4_main_cbass_br_SCR15M_128b_MCLK2_main_to_SCR7P_64b_MCLK2_main_demux_l0_m2p_bridge_br_SCR15M_128b_MCLK2_main_to_SCR7P_64b_MCLK2_main_demux_l0_bridge_src_busecc__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_BR_SCR15M_128B_MCLK2_MAIN_TO_SCR8P_32B_MCLK2_CFG_L0_M2P_BRIDGE_BR_SCR15M_128B_MCLK2_MAIN_TO_SCR8P_32B_MCLK2_CFG_L0_BRIDGE_DST_BUSECC_ENABLE_CLR" width="1" begin="28" end="28" resetval="0x0" description="Interrupt Enable Clear Register for m4_main_cbass_main_0_m4_main_cbass_br_SCR15M_128b_MCLK2_main_to_SCR8P_32b_MCLK2_CFG_l0_m2p_bridge_br_SCR15M_128b_MCLK2_main_to_SCR8P_32b_MCLK2_CFG_l0_bridge_dst_busecc__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR9P_32B_MCLK2_MSIO_SCR_M4_MAIN_CBASS_SCR9P_32B_MCLK2_MSIO_SCR_EDC_CTRL_BUSECC_0_ENABLE_CLR" width="1" begin="27" end="27" resetval="0x0" description="Interrupt Enable Clear Register for m4_main_cbass_main_0_m4_main_cbass_SCR9P_32b_MCLK2_MSIO_scr_m4_main_cbass_SCR9P_32b_MCLK2_MSIO_scr_edc_ctrl_busecc_0__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR8P_32B_MCLK2_CFG_SCR_M4_MAIN_CBASS_SCR8P_32B_MCLK2_CFG_SCR_EDC_CTRL_BUSECC_0_ENABLE_CLR" width="1" begin="26" end="26" resetval="0x0" description="Interrupt Enable Clear Register for m4_main_cbass_main_0_m4_main_cbass_SCR8P_32b_MCLK2_CFG_scr_m4_main_cbass_SCR8P_32b_MCLK2_CFG_scr_edc_ctrl_busecc_0__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR8P_32B_MCLK2_CFG_SCR_M4_MAIN_CBASS_SCR8P_32B_MCLK2_CFG_SCR_EDC_CTRL_BUSECC_2_ENABLE_CLR" width="1" begin="25" end="25" resetval="0x0" description="Interrupt Enable Clear Register for m4_main_cbass_main_0_m4_main_cbass_SCR8P_32b_MCLK2_CFG_scr_m4_main_cbass_SCR8P_32b_MCLK2_CFG_scr_edc_ctrl_busecc_2__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR5M_256B_MCLK2_RT_SCR_M4_MAIN_CBASS_SCR5M_256B_MCLK2_RT_SCR_EDC_CTRL_BUSECC_1_ENABLE_CLR" width="1" begin="24" end="24" resetval="0x0" description="Interrupt Enable Clear Register for m4_main_cbass_main_0_m4_main_cbass_SCR5M_256b_MCLK2_RT_scr_m4_main_cbass_SCR5M_256b_MCLK2_RT_scr_edc_ctrl_busecc_1__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR5M_256B_MCLK2_RT_SCR_M4_MAIN_CBASS_SCR5M_256B_MCLK2_RT_SCR_EDC_CTRL_BUSECC_0_ENABLE_CLR" width="1" begin="23" end="23" resetval="0x0" description="Interrupt Enable Clear Register for m4_main_cbass_main_0_m4_main_cbass_SCR5M_256b_MCLK2_RT_scr_m4_main_cbass_SCR5M_256b_MCLK2_RT_scr_edc_ctrl_busecc_0__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR9P_32B_MCLK2_MSIO_SCR_M4_MAIN_CBASS_SCR9P_32B_MCLK2_MSIO_SCR_EDC_CTRL_BUSECC_1_ENABLE_CLR" width="1" begin="22" end="22" resetval="0x0" description="Interrupt Enable Clear Register for m4_main_cbass_main_0_m4_main_cbass_SCR9P_32b_MCLK2_MSIO_scr_m4_main_cbass_SCR9P_32b_MCLK2_MSIO_scr_edc_ctrl_busecc_1__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR15M_128B_MCLK2_MAIN_SCR_M4_MAIN_CBASS_SCR15M_128B_MCLK2_MAIN_SCR_EDC_CTRL_BUSECC_6_ENABLE_CLR" width="1" begin="21" end="21" resetval="0x0" description="Interrupt Enable Clear Register for m4_main_cbass_main_0_m4_main_cbass_SCR15M_128b_MCLK2_main_scr_m4_main_cbass_SCR15M_128b_MCLK2_main_scr_edc_ctrl_busecc_6__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR15M_128B_MCLK2_MAIN_SCR_M4_MAIN_CBASS_SCR15M_128B_MCLK2_MAIN_SCR_EDC_CTRL_BUSECC_5_ENABLE_CLR" width="1" begin="20" end="20" resetval="0x0" description="Interrupt Enable Clear Register for m4_main_cbass_main_0_m4_main_cbass_SCR15M_128b_MCLK2_main_scr_m4_main_cbass_SCR15M_128b_MCLK2_main_scr_edc_ctrl_busecc_5__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR15M_128B_MCLK2_MAIN_SCR_M4_MAIN_CBASS_SCR15M_128B_MCLK2_MAIN_SCR_EDC_CTRL_BUSECC_4_ENABLE_CLR" width="1" begin="19" end="19" resetval="0x0" description="Interrupt Enable Clear Register for m4_main_cbass_main_0_m4_main_cbass_SCR15M_128b_MCLK2_main_scr_m4_main_cbass_SCR15M_128b_MCLK2_main_scr_edc_ctrl_busecc_4__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR15M_128B_MCLK2_MAIN_SCR_M4_MAIN_CBASS_SCR15M_128B_MCLK2_MAIN_SCR_EDC_CTRL_BUSECC_3_ENABLE_CLR" width="1" begin="18" end="18" resetval="0x0" description="Interrupt Enable Clear Register for m4_main_cbass_main_0_m4_main_cbass_SCR15M_128b_MCLK2_main_scr_m4_main_cbass_SCR15M_128b_MCLK2_main_scr_edc_ctrl_busecc_3__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR15M_128B_MCLK2_MAIN_SCR_M4_MAIN_CBASS_SCR15M_128B_MCLK2_MAIN_SCR_EDC_CTRL_BUSECC_2_ENABLE_CLR" width="1" begin="17" end="17" resetval="0x0" description="Interrupt Enable Clear Register for m4_main_cbass_main_0_m4_main_cbass_SCR15M_128b_MCLK2_main_scr_m4_main_cbass_SCR15M_128b_MCLK2_main_scr_edc_ctrl_busecc_2__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR15M_128B_MCLK2_MAIN_SCR_M4_MAIN_CBASS_SCR15M_128B_MCLK2_MAIN_SCR_EDC_CTRL_BUSECC_0_ENABLE_CLR" width="1" begin="16" end="16" resetval="0x0" description="Interrupt Enable Clear Register for m4_main_cbass_main_0_m4_main_cbass_SCR15M_128b_MCLK2_main_scr_m4_main_cbass_SCR15M_128b_MCLK2_main_scr_edc_ctrl_busecc_0__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR15M_128B_MCLK2_MAIN_SCR_M4_MAIN_CBASS_SCR15M_128B_MCLK2_MAIN_SCR_EDC_CTRL_BUSECC_1_ENABLE_CLR" width="1" begin="15" end="15" resetval="0x0" description="Interrupt Enable Clear Register for m4_main_cbass_main_0_m4_main_cbass_SCR15M_128b_MCLK2_main_scr_m4_main_cbass_SCR15M_128b_MCLK2_main_scr_edc_ctrl_busecc_1__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR14M_64B_MCLK2_SCR_M4_MAIN_CBASS_SCR14M_64B_MCLK2_SCR_EDC_CTRL_BUSECC_3_ENABLE_CLR" width="1" begin="14" end="14" resetval="0x0" description="Interrupt Enable Clear Register for m4_main_cbass_main_0_m4_main_cbass_SCR14M_64b_MCLK2_scr_m4_main_cbass_SCR14M_64b_MCLK2_scr_edc_ctrl_busecc_3__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR14M_64B_MCLK2_SCR_M4_MAIN_CBASS_SCR14M_64B_MCLK2_SCR_EDC_CTRL_BUSECC_2_ENABLE_CLR" width="1" begin="13" end="13" resetval="0x0" description="Interrupt Enable Clear Register for m4_main_cbass_main_0_m4_main_cbass_SCR14M_64b_MCLK2_scr_m4_main_cbass_SCR14M_64b_MCLK2_scr_edc_ctrl_busecc_2__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR14M_64B_MCLK2_SCR_M4_MAIN_CBASS_SCR14M_64B_MCLK2_SCR_EDC_CTRL_BUSECC_1_ENABLE_CLR" width="1" begin="12" end="12" resetval="0x0" description="Interrupt Enable Clear Register for m4_main_cbass_main_0_m4_main_cbass_SCR14M_64b_MCLK2_scr_m4_main_cbass_SCR14M_64b_MCLK2_scr_edc_ctrl_busecc_1__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR14M_64B_MCLK2_SCR_M4_MAIN_CBASS_SCR14M_64B_MCLK2_SCR_EDC_CTRL_BUSECC_0_ENABLE_CLR" width="1" begin="11" end="11" resetval="0x0" description="Interrupt Enable Clear Register for m4_main_cbass_main_0_m4_main_cbass_SCR14M_64b_MCLK2_scr_m4_main_cbass_SCR14M_64b_MCLK2_scr_edc_ctrl_busecc_0__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_BR_SCR1M_32B_MCLK2_MAIN_TO_SCR9P_32B_MCLK2_MSIO_L0_M2P_BRIDGE_BR_SCR1M_32B_MCLK2_MAIN_TO_SCR9P_32B_MCLK2_MSIO_L0_BRIDGE_SRC_BUSECC_ENABLE_CLR" width="1" begin="10" end="10" resetval="0x0" description="Interrupt Enable Clear Register for m4_main_cbass_main_0_m4_main_cbass_br_SCR1M_32b_MCLK2_main_to_SCR9P_32b_MCLK2_MSIO_l0_m2p_bridge_br_SCR1M_32b_MCLK2_main_to_SCR9P_32b_MCLK2_MSIO_l0_bridge_src_busecc__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_BR_SCR2M_128B_MCLK2_PH_TO_SCR5M_256B_MCLK2_RT_L0_M2M_BRIDGE_M4_MAIN_CBASS_BR_SCR2M_128B_MCLK2_PH_TO_SCR5M_256B_MCLK2_RT_L0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="9" end="9" resetval="0x0" description="Interrupt Enable Clear Register for m4_main_cbass_main_0_m4_main_cbass_br_SCR2M_128b_MCLK2_PH_to_SCR5M_256b_MCLK2_RT_l0_m2m_bridge_m4_main_cbass_br_SCR2M_128b_MCLK2_PH_to_SCR5M_256b_MCLK2_RT_l0_m2m_bridge_src_edc_ctrl_busecc__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_BR_SCR15M_128B_MCLK2_MAIN_TO_SCR8P_32B_MCLK2_CFG_L0_M2P_BRIDGE_BR_SCR15M_128B_MCLK2_MAIN_TO_SCR8P_32B_MCLK2_CFG_L0_BRIDGE_SRC_BUSECC_ENABLE_CLR" width="1" begin="8" end="8" resetval="0x0" description="Interrupt Enable Clear Register for m4_main_cbass_main_0_m4_main_cbass_br_SCR15M_128b_MCLK2_main_to_SCR8P_32b_MCLK2_CFG_l0_m2p_bridge_br_SCR15M_128b_MCLK2_main_to_SCR8P_32b_MCLK2_CFG_l0_bridge_src_busecc__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_BR_SCR14M_64B_MCLK2_TO_SCR5M_256B_MCLK2_RT_L0_M2M_BRIDGE_M4_MAIN_CBASS_BR_SCR14M_64B_MCLK2_TO_SCR5M_256B_MCLK2_RT_L0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="7" end="7" resetval="0x0" description="Interrupt Enable Clear Register for m4_main_cbass_main_0_m4_main_cbass_br_SCR14M_64b_MCLK2_to_SCR5M_256b_MCLK2_RT_l0_m2m_bridge_m4_main_cbass_br_SCR14M_64b_MCLK2_to_SCR5M_256b_MCLK2_RT_l0_m2m_bridge_src_edc_ctrl_busecc__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_CBASS_LPSC_PER_COMMON_MMRS_M4_MAIN_CBASS_CBASS_LPSC_PER_COMMON_MMRS_EDC_CTRL_BUSECC_0_ENABLE_CLR" width="1" begin="6" end="6" resetval="0x0" description="Interrupt Enable Clear Register for m4_main_cbass_main_0_m4_main_cbass_cbass_LPSC_per_common_mmrs_m4_main_cbass_cbass_LPSC_per_common_mmrs_edc_ctrl_busecc_0__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_BR_SCR15M_128B_MCLK2_MAIN_TO_SCR7P_64B_MCLK2_MAIN_DEMUX_L0_M2P_BRIDGE_BR_SCR15M_128B_MCLK2_MAIN_TO_SCR7P_64B_MCLK2_MAIN_DEMUX_L0_BRIDGE_DST_BUSECC_ENABLE_CLR" width="1" begin="5" end="5" resetval="0x0" description="Interrupt Enable Clear Register for m4_main_cbass_main_0_m4_main_cbass_br_SCR15M_128b_MCLK2_main_to_SCR7P_64b_MCLK2_main_demux_l0_m2p_bridge_br_SCR15M_128b_MCLK2_main_to_SCR7P_64b_MCLK2_main_demux_l0_bridge_dst_busecc__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_BR_SCR15M_128B_MCLK2_MAIN_TO_SCR5M_256B_MCLK2_RT_L0_M2M_BRIDGE_M4_MAIN_CBASS_BR_SCR15M_128B_MCLK2_MAIN_TO_SCR5M_256B_MCLK2_RT_L0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="4" end="4" resetval="0x0" description="Interrupt Enable Clear Register for m4_main_cbass_main_0_m4_main_cbass_br_SCR15M_128b_MCLK2_main_to_SCR5M_256b_MCLK2_RT_l0_m2m_bridge_m4_main_cbass_br_SCR15M_128b_MCLK2_main_to_SCR5M_256b_MCLK2_RT_l0_m2m_bridge_src_edc_ctrl_busecc__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_BR_SCR14M_64B_MCLK2_TO_SCR1M_32B_MCLK2_MAIN_L0_M2M_BRIDGE_M4_MAIN_CBASS_BR_SCR14M_64B_MCLK2_TO_SCR1M_32B_MCLK2_MAIN_L0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="3" end="3" resetval="0x0" description="Interrupt Enable Clear Register for m4_main_cbass_main_0_m4_main_cbass_br_SCR14M_64b_MCLK2_to_SCR1M_32b_MCLK2_main_l0_m2m_bridge_m4_main_cbass_br_SCR14M_64b_MCLK2_to_SCR1M_32b_MCLK2_main_l0_m2m_bridge_src_edc_ctrl_busecc__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_BR_SCR15M_128B_MCLK2_MAIN_TO_SCR1M_32B_MCLK2_MAIN_L0_M2M_BRIDGE_M4_MAIN_CBASS_BR_SCR15M_128B_MCLK2_MAIN_TO_SCR1M_32B_MCLK2_MAIN_L0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="2" end="2" resetval="0x0" description="Interrupt Enable Clear Register for m4_main_cbass_main_0_m4_main_cbass_br_SCR15M_128b_MCLK2_main_to_SCR1M_32b_MCLK2_main_l0_m2m_bridge_m4_main_cbass_br_SCR15M_128b_MCLK2_main_to_SCR1M_32b_MCLK2_main_l0_m2m_bridge_src_edc_ctrl_busecc__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_BR_SCR15M_128B_MCLK2_MAIN_TO_SCR14M_64B_MCLK2_L0_M2M_BRIDGE_M4_MAIN_CBASS_BR_SCR15M_128B_MCLK2_MAIN_TO_SCR14M_64B_MCLK2_L0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="1" end="1" resetval="0x0" description="Interrupt Enable Clear Register for m4_main_cbass_main_0_m4_main_cbass_br_SCR15M_128b_MCLK2_main_to_SCR14M_64b_MCLK2_l0_m2m_bridge_m4_main_cbass_br_SCR15M_128b_MCLK2_main_to_SCR14M_64b_MCLK2_l0_m2m_bridge_src_edc_ctrl_busecc__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_BR_SCR14M_64B_MCLK2_TO_SCR15M_128B_MCLK2_MAIN_L0_M2M_BRIDGE_M4_MAIN_CBASS_BR_SCR14M_64B_MCLK2_TO_SCR15M_128B_MCLK2_MAIN_L0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="0" end="0" resetval="0x0" description="Interrupt Enable Clear Register for m4_main_cbass_main_0_m4_main_cbass_br_SCR14M_64b_MCLK2_to_SCR15M_128b_MCLK2_main_l0_m2m_bridge_m4_main_cbass_br_SCR14M_64b_MCLK2_to_SCR15M_128b_MCLK2_main_l0_m2m_bridge_src_edc_ctrl_busecc__pend" range="" rwaccess="RW1C"/>
  </register>
  <register id="CBASS_ECC_DED_ENABLE_CLR_REG1" acronym="CBASS_ECC_DED_ENABLE_CLR_REG1" offset="0x1C4" width="32" description="Return to the . Interrupt Enable Clear Register 1">
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR14M_64B_MCLK2_SCR_M4_MAIN_CBASS_SCR14M_64B_MCLK2_SCR_EDC_CTRL_BUSECC_4_ENABLE_CLR" width="1" begin="31" end="31" resetval="0x0" description="Interrupt Enable Clear Register for m4_main_cbass_main_0_m4_main_cbass_SCR14M_64b_MCLK2_scr_m4_main_cbass_SCR14M_64b_MCLK2_scr_edc_ctrl_busecc_4__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_CBASS_LPSC_PER_COMMON_ERR_M4_MAIN_CBASS_CBASS_LPSC_PER_COMMON_ERR_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="30" end="30" resetval="0x0" description="Interrupt Enable Clear Register for m4_main_cbass_main_0_m4_main_cbass_cbass_LPSC_per_common_err_m4_main_cbass_cbass_LPSC_per_common_err_edc_ctrl_busecc__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_INAVSS256L_MAIN_0_NAV_SRAM_LO_NRT_M2M_BRIDGE_M4_MAIN_CBASS_INAVSS256L_MAIN_0_NAV_SRAM_LO_NRT_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="29" end="29" resetval="0x0" description="Interrupt Enable Clear Register for m4_main_cbass_main_0_m4_main_cbass_Inavss256l_main_0_nav_sram_lo_nrt_m2m_bridge_m4_main_cbass_Inavss256l_main_0_nav_sram_lo_nrt_m2m_bridge_src_edc_ctrl_busecc__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_INAVSS256L_MAIN_0_NAV_NB0_BP_M2M_BRIDGE_M4_MAIN_CBASS_INAVSS256L_MAIN_0_NAV_NB0_BP_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="28" end="28" resetval="0x0" description="Interrupt Enable Clear Register for m4_main_cbass_main_0_m4_main_cbass_Inavss256l_main_0_nav_nb0_bp_m2m_bridge_m4_main_cbass_Inavss256l_main_0_nav_nb0_bp_m2m_bridge_src_edc_ctrl_busecc__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_IGIC500SS_MAIN_0_SLV_CFG_P2M_BRIDGE_IGIC500SS_MAIN_0_SLV_CFG_BRIDGE_BUSECC_ENABLE_CLR" width="1" begin="27" end="27" resetval="0x0" description="Interrupt Enable Clear Register for m4_main_cbass_main_0_m4_main_cbass_Igic500ss_main_0_slv_cfg_p2m_bridge_Igic500ss_main_0_slv_cfg_bridge_busecc__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_IEXPORT_VBUSP_32B_SLV_MAIN_0_SLV_M2P_BRIDGE_IEXPORT_VBUSP_32B_SLV_MAIN_0_SLV_BRIDGE_SRC_BUSECC_ENABLE_CLR" width="1" begin="26" end="26" resetval="0x0" description="Interrupt Enable Clear Register for m4_main_cbass_main_0_m4_main_cbass_Iexport_vbusp_32b_slv_main_0_slv_m2p_bridge_Iexport_vbusp_32b_slv_main_0_slv_bridge_src_busecc__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_IEXPORT_VBUSP_32B_SLV_MAIN_0_SLV_M2P_BRIDGE_IEXPORT_VBUSP_32B_SLV_MAIN_0_SLV_BRIDGE_DST_BUSECC_ENABLE_CLR" width="1" begin="25" end="25" resetval="0x0" description="Interrupt Enable Clear Register for m4_main_cbass_main_0_m4_main_cbass_Iexport_vbusp_32b_slv_main_0_slv_m2p_bridge_Iexport_vbusp_32b_slv_main_0_slv_bridge_dst_busecc__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR9P_32B_MCLK2_MSIO_SCR_M4_MAIN_CBASS_SCR9P_32B_MCLK2_MSIO_SCR_EDC_CTRL_BUSECC_2_ENABLE_CLR" width="1" begin="24" end="24" resetval="0x0" description="Interrupt Enable Clear Register for m4_main_cbass_main_0_m4_main_cbass_SCR9P_32b_MCLK2_MSIO_scr_m4_main_cbass_SCR9P_32b_MCLK2_MSIO_scr_edc_ctrl_busecc_2__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR8P_32B_MCLK2_CFG_SCR_M4_MAIN_CBASS_SCR8P_32B_MCLK2_CFG_SCR_EDC_CTRL_BUSECC_4_ENABLE_CLR" width="1" begin="23" end="23" resetval="0x0" description="Interrupt Enable Clear Register for m4_main_cbass_main_0_m4_main_cbass_SCR8P_32b_MCLK2_CFG_scr_m4_main_cbass_SCR8P_32b_MCLK2_CFG_scr_edc_ctrl_busecc_4__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR8P_32B_MCLK2_CFG_SCR_M4_MAIN_CBASS_SCR8P_32B_MCLK2_CFG_SCR_EDC_CTRL_BUSECC_3_ENABLE_CLR" width="1" begin="22" end="22" resetval="0x0" description="Interrupt Enable Clear Register for m4_main_cbass_main_0_m4_main_cbass_SCR8P_32b_MCLK2_CFG_scr_m4_main_cbass_SCR8P_32b_MCLK2_CFG_scr_edc_ctrl_busecc_3__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR7P_64B_MCLK2_MAIN_DEMUX_SCR_M4_MAIN_CBASS_SCR7P_64B_MCLK2_MAIN_DEMUX_SCR_EDC_CTRL_BUSECC_1_ENABLE_CLR" width="1" begin="21" end="21" resetval="0x0" description="Interrupt Enable Clear Register for m4_main_cbass_main_0_m4_main_cbass_SCR7P_64b_MCLK2_main_demux_scr_m4_main_cbass_SCR7P_64b_MCLK2_main_demux_scr_edc_ctrl_busecc_1__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR7P_64B_MCLK2_MAIN_DEMUX_SCR_M4_MAIN_CBASS_SCR7P_64B_MCLK2_MAIN_DEMUX_SCR_EDC_CTRL_BUSECC_0_ENABLE_CLR" width="1" begin="20" end="20" resetval="0x0" description="Interrupt Enable Clear Register for m4_main_cbass_main_0_m4_main_cbass_SCR7P_64b_MCLK2_main_demux_scr_m4_main_cbass_SCR7P_64b_MCLK2_main_demux_scr_edc_ctrl_busecc_0__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR5M_256B_MCLK2_RT_SCR_M4_MAIN_CBASS_SCR5M_256B_MCLK2_RT_SCR_EDC_CTRL_BUSECC_4_ENABLE_CLR" width="1" begin="19" end="19" resetval="0x0" description="Interrupt Enable Clear Register for m4_main_cbass_main_0_m4_main_cbass_SCR5M_256b_MCLK2_RT_scr_m4_main_cbass_SCR5M_256b_MCLK2_RT_scr_edc_ctrl_busecc_4__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR5M_256B_MCLK2_RT_SCR_M4_MAIN_CBASS_SCR5M_256B_MCLK2_RT_SCR_EDC_CTRL_BUSECC_3_ENABLE_CLR" width="1" begin="18" end="18" resetval="0x0" description="Interrupt Enable Clear Register for m4_main_cbass_main_0_m4_main_cbass_SCR5M_256b_MCLK2_RT_scr_m4_main_cbass_SCR5M_256b_MCLK2_RT_scr_edc_ctrl_busecc_3__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR5M_256B_MCLK2_RT_SCR_M4_MAIN_CBASS_SCR5M_256B_MCLK2_RT_SCR_EDC_CTRL_BUSECC_2_ENABLE_CLR" width="1" begin="17" end="17" resetval="0x0" description="Interrupt Enable Clear Register for m4_main_cbass_main_0_m4_main_cbass_SCR5M_256b_MCLK2_RT_scr_m4_main_cbass_SCR5M_256b_MCLK2_RT_scr_edc_ctrl_busecc_2__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR1M_32B_MCLK2_MAIN_SCR_M4_MAIN_CBASS_SCR1M_32B_MCLK2_MAIN_SCR_EDC_CTRL_BUSECC_1_ENABLE_CLR" width="1" begin="16" end="16" resetval="0x0" description="Interrupt Enable Clear Register for m4_main_cbass_main_0_m4_main_cbass_SCR1M_32b_MCLK2_main_scr_m4_main_cbass_SCR1M_32b_MCLK2_main_scr_edc_ctrl_busecc_1__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR8P_32B_MCLK2_CFG_SCR_M4_MAIN_CBASS_SCR8P_32B_MCLK2_CFG_SCR_EDC_CTRL_BUSECC_1_ENABLE_CLR" width="1" begin="15" end="15" resetval="0x0" description="Interrupt Enable Clear Register for m4_main_cbass_main_0_m4_main_cbass_SCR8P_32b_MCLK2_CFG_scr_m4_main_cbass_SCR8P_32b_MCLK2_CFG_scr_edc_ctrl_busecc_1__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR2M_128B_MCLK2_PH_SCR_M4_MAIN_CBASS_SCR2M_128B_MCLK2_PH_SCR_EDC_CTRL_BUSECC_1_ENABLE_CLR" width="1" begin="14" end="14" resetval="0x0" description="Interrupt Enable Clear Register for m4_main_cbass_main_0_m4_main_cbass_SCR2M_128b_MCLK2_PH_scr_m4_main_cbass_SCR2M_128b_MCLK2_PH_scr_edc_ctrl_busecc_1__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR1M_32B_MCLK2_MAIN_SCR_M4_MAIN_CBASS_SCR1M_32B_MCLK2_MAIN_SCR_EDC_CTRL_BUSECC_2_ENABLE_CLR" width="1" begin="13" end="13" resetval="0x0" description="Interrupt Enable Clear Register for m4_main_cbass_main_0_m4_main_cbass_SCR1M_32b_MCLK2_main_scr_m4_main_cbass_SCR1M_32b_MCLK2_main_scr_edc_ctrl_busecc_2__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR2M_128B_MCLK2_PH_SCR_M4_MAIN_CBASS_SCR2M_128B_MCLK2_PH_SCR_EDC_CTRL_BUSECC_0_ENABLE_CLR" width="1" begin="12" end="12" resetval="0x0" description="Interrupt Enable Clear Register for m4_main_cbass_main_0_m4_main_cbass_SCR2M_128b_MCLK2_PH_scr_m4_main_cbass_SCR2M_128b_MCLK2_PH_scr_edc_ctrl_busecc_0__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR1M_32B_MCLK2_MAIN_SCR_M4_MAIN_CBASS_SCR1M_32B_MCLK2_MAIN_SCR_EDC_CTRL_BUSECC_0_ENABLE_CLR" width="1" begin="11" end="11" resetval="0x0" description="Interrupt Enable Clear Register for m4_main_cbass_main_0_m4_main_cbass_SCR1M_32b_MCLK2_main_scr_m4_main_cbass_SCR1M_32b_MCLK2_main_scr_edc_ctrl_busecc_0__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR15M_128B_MCLK2_MAIN_SCR_M4_MAIN_CBASS_SCR15M_128B_MCLK2_MAIN_SCR_EDC_CTRL_BUSECC_9_ENABLE_CLR" width="1" begin="10" end="10" resetval="0x0" description="Interrupt Enable Clear Register for m4_main_cbass_main_0_m4_main_cbass_SCR15M_128b_MCLK2_main_scr_m4_main_cbass_SCR15M_128b_MCLK2_main_scr_edc_ctrl_busecc_9__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR15M_128B_MCLK2_MAIN_SCR_M4_MAIN_CBASS_SCR15M_128B_MCLK2_MAIN_SCR_EDC_CTRL_BUSECC_8_ENABLE_CLR" width="1" begin="9" end="9" resetval="0x0" description="Interrupt Enable Clear Register for m4_main_cbass_main_0_m4_main_cbass_SCR15M_128b_MCLK2_main_scr_m4_main_cbass_SCR15M_128b_MCLK2_main_scr_edc_ctrl_busecc_8__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR15M_128B_MCLK2_MAIN_SCR_M4_MAIN_CBASS_SCR15M_128B_MCLK2_MAIN_SCR_EDC_CTRL_BUSECC_7_ENABLE_CLR" width="1" begin="8" end="8" resetval="0x0" description="Interrupt Enable Clear Register for m4_main_cbass_main_0_m4_main_cbass_SCR15M_128b_MCLK2_main_scr_m4_main_cbass_SCR15M_128b_MCLK2_main_scr_edc_ctrl_busecc_7__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR15M_128B_MCLK2_MAIN_SCR_M4_MAIN_CBASS_SCR15M_128B_MCLK2_MAIN_SCR_EDC_CTRL_BUSECC_12_ENABLE_CLR" width="1" begin="7" end="7" resetval="0x0" description="Interrupt Enable Clear Register for m4_main_cbass_main_0_m4_main_cbass_SCR15M_128b_MCLK2_main_scr_m4_main_cbass_SCR15M_128b_MCLK2_main_scr_edc_ctrl_busecc_12__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR15M_128B_MCLK2_MAIN_SCR_M4_MAIN_CBASS_SCR15M_128B_MCLK2_MAIN_SCR_EDC_CTRL_BUSECC_11_ENABLE_CLR" width="1" begin="6" end="6" resetval="0x0" description="Interrupt Enable Clear Register for m4_main_cbass_main_0_m4_main_cbass_SCR15M_128b_MCLK2_main_scr_m4_main_cbass_SCR15M_128b_MCLK2_main_scr_edc_ctrl_busecc_11__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR15M_128B_MCLK2_MAIN_SCR_M4_MAIN_CBASS_SCR15M_128B_MCLK2_MAIN_SCR_EDC_CTRL_BUSECC_10_ENABLE_CLR" width="1" begin="5" end="5" resetval="0x0" description="Interrupt Enable Clear Register for m4_main_cbass_main_0_m4_main_cbass_SCR15M_128b_MCLK2_main_scr_m4_main_cbass_SCR15M_128b_MCLK2_main_scr_edc_ctrl_busecc_10__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR14M_64B_MCLK2_SCR_M4_MAIN_CBASS_SCR14M_64B_MCLK2_SCR_EDC_CTRL_BUSECC_7_ENABLE_CLR" width="1" begin="4" end="4" resetval="0x0" description="Interrupt Enable Clear Register for m4_main_cbass_main_0_m4_main_cbass_SCR14M_64b_MCLK2_scr_m4_main_cbass_SCR14M_64b_MCLK2_scr_edc_ctrl_busecc_7__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR14M_64B_MCLK2_SCR_M4_MAIN_CBASS_SCR14M_64B_MCLK2_SCR_EDC_CTRL_BUSECC_6_ENABLE_CLR" width="1" begin="3" end="3" resetval="0x0" description="Interrupt Enable Clear Register for m4_main_cbass_main_0_m4_main_cbass_SCR14M_64b_MCLK2_scr_m4_main_cbass_SCR14M_64b_MCLK2_scr_edc_ctrl_busecc_6__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR14M_64B_MCLK2_SCR_M4_MAIN_CBASS_SCR14M_64B_MCLK2_SCR_EDC_CTRL_BUSECC_5_ENABLE_CLR" width="1" begin="2" end="2" resetval="0x0" description="Interrupt Enable Clear Register for m4_main_cbass_main_0_m4_main_cbass_SCR14M_64b_MCLK2_scr_m4_main_cbass_SCR14M_64b_MCLK2_scr_edc_ctrl_busecc_5__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_CBASS_LPSC_PER_COMMON_MMRS_M4_MAIN_CBASS_CBASS_LPSC_PER_COMMON_MMRS_EDC_CTRL_BUSECC_3_ENABLE_CLR" width="1" begin="1" end="1" resetval="0x0" description="Interrupt Enable Clear Register for m4_main_cbass_main_0_m4_main_cbass_cbass_LPSC_per_common_mmrs_m4_main_cbass_cbass_LPSC_per_common_mmrs_edc_ctrl_busecc_3__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_CBASS_LPSC_PER_COMMON_MMRS_M4_MAIN_CBASS_CBASS_LPSC_PER_COMMON_MMRS_EDC_CTRL_BUSECC_2_ENABLE_CLR" width="1" begin="0" end="0" resetval="0x0" description="Interrupt Enable Clear Register for m4_main_cbass_main_0_m4_main_cbass_cbass_LPSC_per_common_mmrs_m4_main_cbass_cbass_LPSC_per_common_mmrs_edc_ctrl_busecc_2__pend" range="" rwaccess="RW1C"/>
  </register>
  <register id="CBASS_ECC_DED_ENABLE_CLR_REG2" acronym="CBASS_ECC_DED_ENABLE_CLR_REG2" offset="0x1C8" width="32" description="Return to the . Interrupt Enable Clear Register 2">
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_IGIC500SS_MAIN_0_MEM_WR_VBUSM_M2M_BRIDGE_M4_MAIN_CBASS_IGIC500SS_MAIN_0_MEM_WR_VBUSM_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="31" end="31" resetval="0x0" description="Interrupt Enable Clear Register for m4_main_cbass_main_0_m4_main_cbass_Igic500ss_main_0_mem_wr_vbusm_m2m_bridge_m4_main_cbass_Igic500ss_main_0_mem_wr_vbusm_m2m_bridge_src_edc_ctrl_busecc__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_IGIC500SS_MAIN_0_MEM_RD_VBUSM_M2M_BRIDGE_M4_MAIN_CBASS_IGIC500SS_MAIN_0_MEM_RD_VBUSM_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="30" end="30" resetval="0x0" description="Interrupt Enable Clear Register for m4_main_cbass_main_0_m4_main_cbass_Igic500ss_main_0_mem_rd_vbusm_m2m_bridge_m4_main_cbass_Igic500ss_main_0_mem_rd_vbusm_m2m_bridge_src_edc_ctrl_busecc__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_M2M_BRIDGE_M4_MAIN_CBASS_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="29" end="29" resetval="0x0" description="Interrupt Enable Clear Register for m4_main_cbass_main_0_m4_main_cbass_Iexport_vbusm_64b_slv_main_0_slv_m2m_bridge_m4_main_cbass_Iexport_vbusm_64b_slv_main_0_slv_m2m_bridge_src_edc_ctrl_busecc__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_IEXPORT_VBUSM_64B_MST_MAIN_0_MST_M2M_BRIDGE_M4_MAIN_CBASS_IEXPORT_VBUSM_64B_MST_MAIN_0_MST_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="28" end="28" resetval="0x0" description="Interrupt Enable Clear Register for m4_main_cbass_main_0_m4_main_cbass_Iexport_vbusm_64b_mst_main_0_mst_m2m_bridge_m4_main_cbass_Iexport_vbusm_64b_mst_main_0_mst_m2m_bridge_src_edc_ctrl_busecc__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_ICOMPUTE_CLUSTER_MAXWELL_TB_VDC_MAIN_0_VBUSP_CFG_P2P_BRIDGE_ICOMPUTE_CLUSTER_MAXWELL_TB_VDC_MAIN_0_VBUSP_CFG_BRIDGE_BUSECC_ENABLE_CLR" width="1" begin="27" end="27" resetval="0x0" description="Interrupt Enable Clear Register for m4_main_cbass_main_0_m4_main_cbass_Icompute_cluster_maxwell_tb_vdc_main_0_vbusp_cfg_p2p_bridge_Icompute_cluster_maxwell_tb_vdc_main_0_vbusp_cfg_bridge_busecc__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_DMSC_SLV_P2P_BRIDGE_DMSC_SLV_BRIDGE_SRC_BUSECC_ENABLE_CLR" width="1" begin="26" end="26" resetval="0x0" description="Interrupt Enable Clear Register for m4_main_cbass_main_0_m4_main_cbass_dmsc_slv_p2p_bridge_dmsc_slv_bridge_src_busecc__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_DMSC_SLV_P2P_BRIDGE_DMSC_SLV_BRIDGE_DST_BUSECC_ENABLE_CLR" width="1" begin="25" end="25" resetval="0x0" description="Interrupt Enable Clear Register for m4_main_cbass_main_0_m4_main_cbass_dmsc_slv_p2p_bridge_dmsc_slv_bridge_dst_busecc__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_CBASS_INT_DMSC_SCR_M4_MAIN_CBASS_CBASS_INT_DMSC_SCR_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="24" end="24" resetval="0x0" description="Interrupt Enable Clear Register for m4_main_cbass_main_0_m4_main_cbass_cbass_int_dmsc_scr_m4_main_cbass_cbass_int_dmsc_scr_edc_ctrl_busecc__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR8P_32B_MCLK2_CFG_SCR_M4_MAIN_CBASS_SCR8P_32B_MCLK2_CFG_SCR_EDC_CTRL_BUSECC_5_ENABLE_CLR" width="1" begin="23" end="23" resetval="0x0" description="Interrupt Enable Clear Register for m4_main_cbass_main_0_m4_main_cbass_SCR8P_32b_MCLK2_CFG_scr_m4_main_cbass_SCR8P_32b_MCLK2_CFG_scr_edc_ctrl_busecc_5__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR11P_32B_MCLK4_CFG_SCR_M4_MAIN_CBASS_SCR11P_32B_MCLK4_CFG_SCR_EDC_CTRL_BUSECC_2_ENABLE_CLR" width="1" begin="22" end="22" resetval="0x0" description="Interrupt Enable Clear Register for m4_main_cbass_main_0_m4_main_cbass_SCR11P_32b_MCLK4_CFG_scr_m4_main_cbass_SCR11P_32b_MCLK4_CFG_scr_edc_ctrl_busecc_2__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR11P_32B_MCLK4_CFG_SCR_M4_MAIN_CBASS_SCR11P_32B_MCLK4_CFG_SCR_EDC_CTRL_BUSECC_0_ENABLE_CLR" width="1" begin="21" end="21" resetval="0x0" description="Interrupt Enable Clear Register for m4_main_cbass_main_0_m4_main_cbass_SCR11P_32b_MCLK4_CFG_scr_m4_main_cbass_SCR11P_32b_MCLK4_CFG_scr_edc_ctrl_busecc_0__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR16P_32B_MCLK4_MSIO_SCR_M4_MAIN_CBASS_SCR16P_32B_MCLK4_MSIO_SCR_EDC_CTRL_BUSECC_4_ENABLE_CLR" width="1" begin="20" end="20" resetval="0x0" description="Interrupt Enable Clear Register for m4_main_cbass_main_0_m4_main_cbass_SCR16P_32b_MCLK4_MSIO_scr_m4_main_cbass_SCR16P_32b_MCLK4_MSIO_scr_edc_ctrl_busecc_4__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR16P_32B_MCLK4_MSIO_SCR_M4_MAIN_CBASS_SCR16P_32B_MCLK4_MSIO_SCR_EDC_CTRL_BUSECC_3_ENABLE_CLR" width="1" begin="19" end="19" resetval="0x0" description="Interrupt Enable Clear Register for m4_main_cbass_main_0_m4_main_cbass_SCR16P_32b_MCLK4_MSIO_scr_m4_main_cbass_SCR16P_32b_MCLK4_MSIO_scr_edc_ctrl_busecc_3__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_BR_SCR1M_32B_MCLK2_MAIN_TO_SCR12P_32B_MCLK4_TIMER_L0_M2P_BRIDGE_BR_SCR1M_32B_MCLK2_MAIN_TO_SCR12P_32B_MCLK4_TIMER_L0_BRIDGE_SRC_BUSECC_ENABLE_CLR" width="1" begin="18" end="18" resetval="0x0" description="Interrupt Enable Clear Register for m4_main_cbass_main_0_m4_main_cbass_br_SCR1M_32b_MCLK2_main_to_SCR12P_32b_MCLK4_timer_l0_m2p_bridge_br_SCR1M_32b_MCLK2_main_to_SCR12P_32b_MCLK4_timer_l0_bridge_src_busecc__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_BR_SCR9P_32B_MCLK2_MSIO_TO_SCR16P_32B_MCLK4_MSIO_L0_P2P_BRIDGE_BR_SCR9P_32B_MCLK2_MSIO_TO_SCR16P_32B_MCLK4_MSIO_L0_BRIDGE_SRC_BUSECC_ENABLE_CLR" width="1" begin="17" end="17" resetval="0x0" description="Interrupt Enable Clear Register for m4_main_cbass_main_0_m4_main_cbass_br_SCR9P_32b_MCLK2_MSIO_to_SCR16P_32b_MCLK4_MSIO_l0_p2p_bridge_br_SCR9P_32b_MCLK2_MSIO_to_SCR16P_32b_MCLK4_MSIO_l0_bridge_src_busecc__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_BR_SCR9P_32B_MCLK2_MSIO_TO_SCR16P_32B_MCLK4_MSIO_L0_P2P_BRIDGE_BR_SCR9P_32B_MCLK2_MSIO_TO_SCR16P_32B_MCLK4_MSIO_L0_BRIDGE_DST_BUSECC_ENABLE_CLR" width="1" begin="16" end="16" resetval="0x0" description="Interrupt Enable Clear Register for m4_main_cbass_main_0_m4_main_cbass_br_SCR9P_32b_MCLK2_MSIO_to_SCR16P_32b_MCLK4_MSIO_l0_p2p_bridge_br_SCR9P_32b_MCLK2_MSIO_to_SCR16P_32b_MCLK4_MSIO_l0_bridge_dst_busecc__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_BR_SCR5M_256B_MCLK2_RT_TO_SCR15M_128B_MCLK2_MAIN_L0_M2M_BRIDGE_M4_MAIN_CBASS_BR_SCR5M_256B_MCLK2_RT_TO_SCR15M_128B_MCLK2_MAIN_L0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="15" end="15" resetval="0x0" description="Interrupt Enable Clear Register for m4_main_cbass_main_0_m4_main_cbass_br_SCR5M_256b_MCLK2_RT_to_SCR15M_128b_MCLK2_main_l0_m2m_bridge_m4_main_cbass_br_SCR5M_256b_MCLK2_RT_to_SCR15M_128b_MCLK2_main_l0_m2m_bridge_src_edc_ctrl_busecc__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_BR_SCR1M_32B_MCLK2_MAIN_TO_SCR12P_32B_MCLK4_TIMER_L0_M2P_BRIDGE_BR_SCR1M_32B_MCLK2_MAIN_TO_SCR12P_32B_MCLK4_TIMER_L0_BRIDGE_DST_BUSECC_ENABLE_CLR" width="1" begin="14" end="14" resetval="0x0" description="Interrupt Enable Clear Register for m4_main_cbass_main_0_m4_main_cbass_br_SCR1M_32b_MCLK2_main_to_SCR12P_32b_MCLK4_timer_l0_m2p_bridge_br_SCR1M_32b_MCLK2_main_to_SCR12P_32b_MCLK4_timer_l0_bridge_dst_busecc__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_BR_SCR1M_32B_MCLK2_MAIN_TO_SCR11P_32B_MCLK4_CFG_L0_M2P_BRIDGE_BR_SCR1M_32B_MCLK2_MAIN_TO_SCR11P_32B_MCLK4_CFG_L0_BRIDGE_SRC_BUSECC_ENABLE_CLR" width="1" begin="13" end="13" resetval="0x0" description="Interrupt Enable Clear Register for m4_main_cbass_main_0_m4_main_cbass_br_SCR1M_32b_MCLK2_main_to_SCR11P_32b_MCLK4_CFG_l0_m2p_bridge_br_SCR1M_32b_MCLK2_main_to_SCR11P_32b_MCLK4_CFG_l0_bridge_src_busecc__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_BR_SCR1M_32B_MCLK2_MAIN_TO_SCR11P_32B_MCLK4_CFG_L0_M2P_BRIDGE_BR_SCR1M_32B_MCLK2_MAIN_TO_SCR11P_32B_MCLK4_CFG_L0_BRIDGE_DST_BUSECC_ENABLE_CLR" width="1" begin="12" end="12" resetval="0x0" description="Interrupt Enable Clear Register for m4_main_cbass_main_0_m4_main_cbass_br_SCR1M_32b_MCLK2_main_to_SCR11P_32b_MCLK4_CFG_l0_m2p_bridge_br_SCR1M_32b_MCLK2_main_to_SCR11P_32b_MCLK4_CFG_l0_bridge_dst_busecc__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR11P_32B_MCLK4_CFG_SCR_M4_MAIN_CBASS_SCR11P_32B_MCLK4_CFG_SCR_EDC_CTRL_BUSECC_1_ENABLE_CLR" width="1" begin="11" end="11" resetval="0x0" description="Interrupt Enable Clear Register for m4_main_cbass_main_0_m4_main_cbass_SCR11P_32b_MCLK4_CFG_scr_m4_main_cbass_SCR11P_32b_MCLK4_CFG_scr_edc_ctrl_busecc_1__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR11P_32B_MCLK4_CFG_SCR_M4_MAIN_CBASS_SCR11P_32B_MCLK4_CFG_SCR_EDC_CTRL_BUSECC_3_ENABLE_CLR" width="1" begin="10" end="10" resetval="0x0" description="Interrupt Enable Clear Register for m4_main_cbass_main_0_m4_main_cbass_SCR11P_32b_MCLK4_CFG_scr_m4_main_cbass_SCR11P_32b_MCLK4_CFG_scr_edc_ctrl_busecc_3__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR12P_32B_MCLK4_TIMER_SCR_M4_MAIN_CBASS_SCR12P_32B_MCLK4_TIMER_SCR_EDC_CTRL_BUSECC_0_ENABLE_CLR" width="1" begin="9" end="9" resetval="0x0" description="Interrupt Enable Clear Register for m4_main_cbass_main_0_m4_main_cbass_SCR12P_32b_MCLK4_timer_scr_m4_main_cbass_SCR12P_32b_MCLK4_timer_scr_edc_ctrl_busecc_0__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR12P_32B_MCLK4_TIMER_SCR_M4_MAIN_CBASS_SCR12P_32B_MCLK4_TIMER_SCR_EDC_CTRL_BUSECC_1_ENABLE_CLR" width="1" begin="8" end="8" resetval="0x0" description="Interrupt Enable Clear Register for m4_main_cbass_main_0_m4_main_cbass_SCR12P_32b_MCLK4_timer_scr_m4_main_cbass_SCR12P_32b_MCLK4_timer_scr_edc_ctrl_busecc_1__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR16P_32B_MCLK4_MSIO_SCR_M4_MAIN_CBASS_SCR16P_32B_MCLK4_MSIO_SCR_EDC_CTRL_BUSECC_0_ENABLE_CLR" width="1" begin="7" end="7" resetval="0x0" description="Interrupt Enable Clear Register for m4_main_cbass_main_0_m4_main_cbass_SCR16P_32b_MCLK4_MSIO_scr_m4_main_cbass_SCR16P_32b_MCLK4_MSIO_scr_edc_ctrl_busecc_0__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR16P_32B_MCLK4_MSIO_SCR_M4_MAIN_CBASS_SCR16P_32B_MCLK4_MSIO_SCR_EDC_CTRL_BUSECC_1_ENABLE_CLR" width="1" begin="6" end="6" resetval="0x0" description="Interrupt Enable Clear Register for m4_main_cbass_main_0_m4_main_cbass_SCR16P_32b_MCLK4_MSIO_scr_m4_main_cbass_SCR16P_32b_MCLK4_MSIO_scr_edc_ctrl_busecc_1__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR16P_32B_MCLK4_MSIO_SCR_M4_MAIN_CBASS_SCR16P_32B_MCLK4_MSIO_SCR_EDC_CTRL_BUSECC_2_ENABLE_CLR" width="1" begin="5" end="5" resetval="0x0" description="Interrupt Enable Clear Register for m4_main_cbass_main_0_m4_main_cbass_SCR16P_32b_MCLK4_MSIO_scr_m4_main_cbass_SCR16P_32b_MCLK4_MSIO_scr_edc_ctrl_busecc_2__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR12P_32B_MCLK4_TIMER_SCR_M4_MAIN_CBASS_SCR12P_32B_MCLK4_TIMER_SCR_EDC_CTRL_BUSECC_3_ENABLE_CLR" width="1" begin="4" end="4" resetval="0x0" description="Interrupt Enable Clear Register for m4_main_cbass_main_0_m4_main_cbass_SCR12P_32b_MCLK4_timer_scr_m4_main_cbass_SCR12P_32b_MCLK4_timer_scr_edc_ctrl_busecc_3__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR12P_32B_MCLK4_TIMER_SCR_M4_MAIN_CBASS_SCR12P_32B_MCLK4_TIMER_SCR_EDC_CTRL_BUSECC_2_ENABLE_CLR" width="1" begin="3" end="3" resetval="0x0" description="Interrupt Enable Clear Register for m4_main_cbass_main_0_m4_main_cbass_SCR12P_32b_MCLK4_timer_scr_m4_main_cbass_SCR12P_32b_MCLK4_timer_scr_edc_ctrl_busecc_2__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR11P_32B_MCLK4_CFG_SCR_M4_MAIN_CBASS_SCR11P_32B_MCLK4_CFG_SCR_EDC_CTRL_BUSECC_6_ENABLE_CLR" width="1" begin="2" end="2" resetval="0x0" description="Interrupt Enable Clear Register for m4_main_cbass_main_0_m4_main_cbass_SCR11P_32b_MCLK4_CFG_scr_m4_main_cbass_SCR11P_32b_MCLK4_CFG_scr_edc_ctrl_busecc_6__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR11P_32B_MCLK4_CFG_SCR_M4_MAIN_CBASS_SCR11P_32B_MCLK4_CFG_SCR_EDC_CTRL_BUSECC_5_ENABLE_CLR" width="1" begin="1" end="1" resetval="0x0" description="Interrupt Enable Clear Register for m4_main_cbass_main_0_m4_main_cbass_SCR11P_32b_MCLK4_CFG_scr_m4_main_cbass_SCR11P_32b_MCLK4_CFG_scr_edc_ctrl_busecc_5__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCR11P_32B_MCLK4_CFG_SCR_M4_MAIN_CBASS_SCR11P_32B_MCLK4_CFG_SCR_EDC_CTRL_BUSECC_4_ENABLE_CLR" width="1" begin="0" end="0" resetval="0x0" description="Interrupt Enable Clear Register for m4_main_cbass_main_0_m4_main_cbass_SCR11P_32b_MCLK4_CFG_scr_m4_main_cbass_SCR11P_32b_MCLK4_CFG_scr_edc_ctrl_busecc_4__pend" range="" rwaccess="RW1C"/>
  </register>
  <register id="CBASS_ECC_DED_ENABLE_CLR_REG3" acronym="CBASS_ECC_DED_ENABLE_CLR_REG3" offset="0x1CC" width="32" description="Return to the . Interrupt Enable Clear Register 3">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="VDC_DATA_VBUSM_64B_REF_MCU2MAIN_DST_VBUSS_ENABLE_CLR" width="1" begin="25" end="25" resetval="0x0" description="Interrupt Enable Clear Register for vdc_data_vbusm_64b_ref_mcu2main_dst_vbuss__pend" range="" rwaccess="RW1C"/>
    <bitfield id="VDC_DATA_VBUSM_64B_REF_MCU2MAIN_M2M_VBUSS_ENABLE_CLR" width="1" begin="24" end="24" resetval="0x0" description="Interrupt Enable Clear Register for vdc_data_vbusm_64b_ref_mcu2main_m2m_vbuss__pend" range="" rwaccess="RW1C"/>
    <bitfield id="VDC_DATA_VBUSM_64B_REF_MAIN2MCU_SRC_VBUSS_ENABLE_CLR" width="1" begin="23" end="23" resetval="0x0" description="Interrupt Enable Clear Register for vdc_data_vbusm_64b_ref_main2mcu_src_vbuss__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCRM_32B_DEBUGSS_MCLK4_SCR_M4_MAIN_CBASS_SCRM_32B_DEBUGSS_MCLK4_SCR_EDC_CTRL_BUSECC_1_ENABLE_CLR" width="1" begin="22" end="22" resetval="0x0" description="Interrupt Enable Clear Register for m4_main_cbass_main_0_m4_main_cbass_SCRM_32b_debugss_MCLK4_scr_m4_main_cbass_SCRM_32b_debugss_MCLK4_scr_edc_ctrl_busecc_1__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_SCRM_32B_DEBUGSS_MCLK4_SCR_M4_MAIN_CBASS_SCRM_32B_DEBUGSS_MCLK4_SCR_EDC_CTRL_BUSECC_0_ENABLE_CLR" width="1" begin="21" end="21" resetval="0x0" description="Interrupt Enable Clear Register for m4_main_cbass_main_0_m4_main_cbass_SCRM_32b_debugss_MCLK4_scr_m4_main_cbass_SCRM_32b_debugss_MCLK4_scr_edc_ctrl_busecc_0__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_IM4_MAIN_CBASS_MAIN_0_CBASS_ERR_SLV_P2P_BRIDGE_IM4_MAIN_CBASS_MAIN_0_CBASS_ERR_SLV_BRIDGE_BUSECC_ENABLE_CLR" width="1" begin="20" end="20" resetval="0x0" description="Interrupt Enable Clear Register for m4_main_cbass_main_0_m4_main_cbass_Im4_main_cbass_main_0_cbass_err_slv_p2p_bridge_Im4_main_cbass_main_0_cbass_err_slv_bridge_busecc__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_BR_SCRM_32B_DEBUGSS_MCLK4_TO_SCR14M_64B_MCLK2_L0_M2M_BRIDGE_M4_MAIN_CBASS_BR_SCRM_32B_DEBUGSS_MCLK4_TO_SCR14M_64B_MCLK2_L0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="19" end="19" resetval="0x0" description="Interrupt Enable Clear Register for m4_main_cbass_main_0_m4_main_cbass_br_SCRM_32b_debugss_MCLK4_to_SCR14M_64b_MCLK2_l0_m2m_bridge_m4_main_cbass_br_SCRM_32b_debugss_MCLK4_to_SCR14M_64b_MCLK2_l0_m2m_bridge_src_edc_ctrl_busecc__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_BR_SCRM_32B_DEBUGSS_MCLK4_TO_SCR14M_64B_MCLK2_L0_M2M_BRIDGE_M4_MAIN_CBASS_BR_SCRM_32B_DEBUGSS_MCLK4_TO_SCR14M_64B_MCLK2_L0_M2M_BRIDGE_DST_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="18" end="18" resetval="0x0" description="Interrupt Enable Clear Register for m4_main_cbass_main_0_m4_main_cbass_br_SCRM_32b_debugss_MCLK4_to_SCR14M_64b_MCLK2_l0_m2m_bridge_m4_main_cbass_br_SCRM_32b_debugss_MCLK4_to_SCR14M_64b_MCLK2_l0_m2m_bridge_dst_edc_ctrl_busecc__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_MAIN_SYSCLK0_4_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_4_BUSECC_5_ENABLE_CLR" width="1" begin="17" end="17" resetval="0x0" description="Interrupt Enable Clear Register for m4_main_cbass_main_0_m4_main_cbass_main_sysclk0_4_clk_edc_ctrl_cbass_int_main_sysclk0_4_busecc_5__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_MAIN_SYSCLK0_4_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_4_BUSECC_4_ENABLE_CLR" width="1" begin="16" end="16" resetval="0x0" description="Interrupt Enable Clear Register for m4_main_cbass_main_0_m4_main_cbass_main_sysclk0_4_clk_edc_ctrl_cbass_int_main_sysclk0_4_busecc_4__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_MAIN_SYSCLK0_4_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_4_BUSECC_3_ENABLE_CLR" width="1" begin="15" end="15" resetval="0x0" description="Interrupt Enable Clear Register for m4_main_cbass_main_0_m4_main_cbass_main_sysclk0_4_clk_edc_ctrl_cbass_int_main_sysclk0_4_busecc_3__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_MAIN_SYSCLK0_4_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_4_BUSECC_2_ENABLE_CLR" width="1" begin="14" end="14" resetval="0x0" description="Interrupt Enable Clear Register for m4_main_cbass_main_0_m4_main_cbass_main_sysclk0_4_clk_edc_ctrl_cbass_int_main_sysclk0_4_busecc_2__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_MAIN_SYSCLK0_4_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_4_BUSECC_1_ENABLE_CLR" width="1" begin="13" end="13" resetval="0x0" description="Interrupt Enable Clear Register for m4_main_cbass_main_0_m4_main_cbass_main_sysclk0_4_clk_edc_ctrl_cbass_int_main_sysclk0_4_busecc_1__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_MAIN_SYSCLK0_4_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_4_BUSECC_0_ENABLE_CLR" width="1" begin="12" end="12" resetval="0x0" description="Interrupt Enable Clear Register for m4_main_cbass_main_0_m4_main_cbass_main_sysclk0_4_clk_edc_ctrl_cbass_int_main_sysclk0_4_busecc_0__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_MAIN_SYSCLK0_2_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_2_BUSECC_6_ENABLE_CLR" width="1" begin="11" end="11" resetval="0x0" description="Interrupt Enable Clear Register for m4_main_cbass_main_0_m4_main_cbass_main_sysclk0_2_clk_edc_ctrl_cbass_int_main_sysclk0_2_busecc_6__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_MAIN_SYSCLK0_2_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_2_BUSECC_5_ENABLE_CLR" width="1" begin="10" end="10" resetval="0x0" description="Interrupt Enable Clear Register for m4_main_cbass_main_0_m4_main_cbass_main_sysclk0_2_clk_edc_ctrl_cbass_int_main_sysclk0_2_busecc_5__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_MAIN_SYSCLK0_2_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_2_BUSECC_4_ENABLE_CLR" width="1" begin="9" end="9" resetval="0x0" description="Interrupt Enable Clear Register for m4_main_cbass_main_0_m4_main_cbass_main_sysclk0_2_clk_edc_ctrl_cbass_int_main_sysclk0_2_busecc_4__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_MAIN_SYSCLK0_2_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_2_BUSECC_3_ENABLE_CLR" width="1" begin="8" end="8" resetval="0x0" description="Interrupt Enable Clear Register for m4_main_cbass_main_0_m4_main_cbass_main_sysclk0_2_clk_edc_ctrl_cbass_int_main_sysclk0_2_busecc_3__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_MAIN_SYSCLK0_2_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_2_BUSECC_2_ENABLE_CLR" width="1" begin="7" end="7" resetval="0x0" description="Interrupt Enable Clear Register for m4_main_cbass_main_0_m4_main_cbass_main_sysclk0_2_clk_edc_ctrl_cbass_int_main_sysclk0_2_busecc_2__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_MAIN_SYSCLK0_2_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_2_BUSECC_1_ENABLE_CLR" width="1" begin="6" end="6" resetval="0x0" description="Interrupt Enable Clear Register for m4_main_cbass_main_0_m4_main_cbass_main_sysclk0_2_clk_edc_ctrl_cbass_int_main_sysclk0_2_busecc_1__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_MAIN_SYSCLK0_2_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_2_BUSECC_0_ENABLE_CLR" width="1" begin="5" end="5" resetval="0x0" description="Interrupt Enable Clear Register for m4_main_cbass_main_0_m4_main_cbass_main_sysclk0_2_clk_edc_ctrl_cbass_int_main_sysclk0_2_busecc_0__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_INAVSS256L_MAIN_0_NAV_MST_LO_M2M_BRIDGE_M4_MAIN_CBASS_INAVSS256L_MAIN_0_NAV_MST_LO_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="4" end="4" resetval="0x0" description="Interrupt Enable Clear Register for m4_main_cbass_main_0_m4_main_cbass_Inavss256l_main_0_nav_mst_lo_m2m_bridge_m4_main_cbass_Inavss256l_main_0_nav_mst_lo_m2m_bridge_src_edc_ctrl_busecc__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_INAVSS256L_MAIN_0_NAV_MST_HI_M2M_BRIDGE_M4_MAIN_CBASS_INAVSS256L_MAIN_0_NAV_MST_HI_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="3" end="3" resetval="0x0" description="Interrupt Enable Clear Register for m4_main_cbass_main_0_m4_main_cbass_Inavss256l_main_0_nav_mst_hi_m2m_bridge_m4_main_cbass_Inavss256l_main_0_nav_mst_hi_m2m_bridge_src_edc_ctrl_busecc__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_INAVSS256L_MAIN_0_NAV_DDR_LO_M2M_BRIDGE_M4_MAIN_CBASS_INAVSS256L_MAIN_0_NAV_DDR_LO_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="2" end="2" resetval="0x0" description="Interrupt Enable Clear Register for m4_main_cbass_main_0_m4_main_cbass_Inavss256l_main_0_nav_ddr_lo_m2m_bridge_m4_main_cbass_Inavss256l_main_0_nav_ddr_lo_m2m_bridge_src_edc_ctrl_busecc__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_INAVSS256L_MAIN_0_NAV_DDR_HI_M2M_BRIDGE_M4_MAIN_CBASS_INAVSS256L_MAIN_0_NAV_DDR_HI_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="1" end="1" resetval="0x0" description="Interrupt Enable Clear Register for m4_main_cbass_main_0_m4_main_cbass_Inavss256l_main_0_nav_ddr_hi_m2m_bridge_m4_main_cbass_Inavss256l_main_0_nav_ddr_hi_m2m_bridge_src_edc_ctrl_busecc__pend" range="" rwaccess="RW1C"/>
    <bitfield id="M4_MAIN_CBASS_MAIN_0_M4_MAIN_CBASS_IGIC500SS_MAIN_0_SLV_CFG_P2M_BRIDGE_IGIC500SS_MAIN_0_SLV_CFG_BRIDGE_REASSEMBLY_BUSECC_ENABLE_CLR" width="1" begin="0" end="0" resetval="0x0" description="Interrupt Enable Clear Register for m4_main_cbass_main_0_m4_main_cbass_Igic500ss_main_0_slv_cfg_p2m_bridge_Igic500ss_main_0_slv_cfg_bridge_reassembly_busecc__pend" range="" rwaccess="RW1C"/>
  </register>
  <register id="CBASS_ECC_AGGR_ENABLE_SET" acronym="CBASS_ECC_AGGR_ENABLE_SET" offset="0x200" width="32" description="Return to the . AGGR interrupt enable set Register">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TIMEOUT" width="1" begin="1" end="1" resetval="0x0" description="interrupt enable set for svbus timeout errors" range="" rwaccess="RW1S"/>
    <bitfield id="PARITY" width="1" begin="0" end="0" resetval="0x0" description="interrupt enable set for parity errors" range="" rwaccess="RW1S"/>
  </register>
  <register id="CBASS_ECC_AGGR_ENABLE_CLR" acronym="CBASS_ECC_AGGR_ENABLE_CLR" offset="0x204" width="32" description="Return to the . AGGR interrupt enable clear Register">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TIMEOUT" width="1" begin="1" end="1" resetval="0x0" description="interrupt enable clear for svbus timeout errors" range="" rwaccess="RW1C"/>
    <bitfield id="PARITY" width="1" begin="0" end="0" resetval="0x0" description="interrupt enable clear for parity errors" range="" rwaccess="RW1C"/>
  </register>
  <register id="CBASS_ECC_AGGR_STATUS_SET" acronym="CBASS_ECC_AGGR_STATUS_SET" offset="0x208" width="32" description="Return to the . AGGR interrupt status set Register">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TIMEOUT" width="2" begin="3" end="2" resetval="0x0" description="interrupt status set for svbus timeout errors" range="" rwaccess="RW"/>
    <bitfield id="PARITY" width="2" begin="1" end="0" resetval="0x0" description="interrupt status set for parity errors" range="" rwaccess="RW"/>
  </register>
  <register id="CBASS_ECC_AGGR_STATUS_CLR" acronym="CBASS_ECC_AGGR_STATUS_CLR" offset="0x20C" width="32" description="Return to the . AGGR interrupt status clear Register">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TIMEOUT" width="2" begin="3" end="2" resetval="0x0" description="interrupt status clear for svbus timeout errors" range="" rwaccess="RW"/>
    <bitfield id="PARITY" width="2" begin="1" end="0" resetval="0x0" description="interrupt status clear for parity errors" range="" rwaccess="RW"/>
  </register>
</module>
