INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/Adder8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder8bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/FullAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/LSFR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LSFR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/Mux2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m2_1x8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/RingCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ring_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/Selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Selector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/SignChanger.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignChanger
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/StateMachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SMachine_Logic
INFO: [VRFC 10-311] analyzing module State_Machine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/Target.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Target
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/Time_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Time_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/count4bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count4bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/countUD4L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD4L
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/hex7seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hex7seg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/inputDecoder2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inputDecoder2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/imports/Desktop/qsec_clks.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module qsec_clks
INFO: [VRFC 10-2458] undeclared symbol dummy, assumed default net type wire [C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/imports/Desktop/qsec_clks.v:41]
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clkcntrl4
INFO: [VRFC 10-311] analyzing module count4_MSCLK_clkcntrl4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/TopLevel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopLevel
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/m8_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m8_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/Score_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Score_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sim_1/imports/Desktop/testTC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopTB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sim_1/new/StateMachineTest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StateMachineTest
