======
Cores:
======
Name:  "P"
Register Files:
  Name:  "GPR"
  Size:  32
  Prefix:  r
  Usage:  read, written
  Width:  32
  Documention:

      General purpose registers.
      
  -------------------------------
Registers:
  Name:  "pc"
  Usage:  read, written
  Width:  32
  Attributes:  cia nia
  -------------------------------
Current-instruction-address register:  pc
Next-instruction-address register:  pc
Real-address Mask:
  Initial mask:  0xffffffff (constant)
Effective-address Mask:
  Initial mask:  0xffffffff (constant)
Instruction Fields:
  E: [16,16] [not used] 
        Immediate field used to specify a 1-bit value used by *wrteei* to place in the
    EE (External Input Enable) bit of the Machine State Register.
    
  OPCD: [0,5] 
        Primary opcode.
    
  RA: [11,15] 
        Field used to specify a General Purpose Register to be used as a source.
    
  RB: [16,20] 
        Field used to specify a General Purpose Register to be used as a source.
    
  RS: [6,10] [not used] 
        Field used to specify a General Purpose Register as a target.
    
  RT: [6,10] 
        Field used to specify a General Purpose Register to be used as a target.
    
  SPRN: [16,20] [11,15] [not used] 
        Field used to specify a Special Purpose Register for the *mtspr* and *mfspr* instructions.
    
  XO: [21,30] 
        Extended opcode.
    
Instructions:
  Name:  add1 (rank: 100)
  Width:  32
  Fields:  OPCD(31) RT RA RB XO(266)
  Action:  {
    foo ( RT , RA ) ;
}
  Source Registers:  GPR(0) GPR(RA) 
  Target Registers:  GPR(RT) 
  Helper Functions:  foo 
  -------------------------------
  Name:  add2 (rank: 100)
  Width:  32
  Fields:  OPCD(32) RT RA RB XO(266)
  Action:  {
    foo ( RT , RA , RB ) ;
}
  Source Registers:  GPR(RA) GPR(RB) 
  Target Registers:  GPR(RT) 
  Helper Functions:  foo 
  -------------------------------

Instruction Tables:
other:
    Mask:  0xfc0007fe
    1040187658(7c000214):  add1
    1073742090(80000214):  add2

Helper Functions:
  foo:
 void foo ( unsigned rt , unsigned ra , unsigned rb = 0 ) {
    GPR ( rt ) = GPR ( ra ) + GPR ( rb ) ;
}
    Source Registers:  GPR(ra [parm #1]) GPR(rb [parm #2]) 
    Target Registers:  GPR(rt [parm #0]) 
-------------------------------

