module pip
#(parameter DATA_WIDTH=16, parameter ADDR_WIDTH=13) // 8192
	(
	input [(DATA_WIDTH-1):0] data,
	input [(ADDR_WIDTH-1):0] read_addr, write_addr,
	input we, clk,
	output reg [(DATA_WIDTH-1):0] q
	);

(*ramstyle = "M4K"*)reg [DATA_WIDTH-1:0] ram[2**ADDR_WIDTH-1:0];

always @ (posedge clk)
begin
	q <= ram[read_addr];
	if (we)
		ram[write_addr] <= data;
end

endmodule
