INFO: [SIM 2] *************** CSIM start ***************
INFO: [SIM 4] CSIM will launch CLANG as the compiler.
   Compiling ../../../../../../../../HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/drive_head_phase_tb.cpp in debug mode
   Compiling ../../../../../../../../HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp in debug mode
   Generating csim.exe
cycle |h0_phase    |hstrt|rdy |done|start |op    |h1_phase    |hstrt|rdy |done|start |op    
0     |Q           |1   |-   |-   |-     |-     |Q           |1   |-   |-   |-     |-     
1     |Q           |-   |1   |-   |1     |Q     |Q           |-   |1   |-   |1     |Q     
2     |Q           |-   |-   |-   |-     |-     |Q           |-   |-   |-   |-     |-     
3     |Q           |-   |-   |-   |-     |-     |Q           |-   |-   |-   |-     |-     
4     |K           |-   |-   |1   |-     |-     |K           |-   |-   |1   |-     |-     
5     |K           |-   |1   |-   |1     |K     |K           |-   |1   |-   |1     |K     
6     |K           |-   |-   |-   |-     |-     |K           |-   |-   |-   |-     |-     
7     |K           |-   |-   |-   |-     |-     |K           |-   |-   |-   |-     |-     
8     |K_RQ        |-   |-   |1   |-     |-     |K_RQ        |-   |-   |1   |-     |-     
9     |K_WB        |-   |1   |-   |-     |-     |K_WB        |-   |1   |-   |-     |-     
10    |V           |-   |1   |-   |-     |-     |V           |-   |1   |-   |-     |-     
11    |V           |-   |1   |-   |1     |V     |V           |-   |1   |-   |1     |V     
12    |V           |-   |-   |-   |-     |-     |V           |-   |-   |-   |-     |-     
13    |V           |-   |-   |-   |-     |-     |V           |-   |-   |-   |-     |-     
14    |V_RQ        |-   |-   |1   |-     |-     |V_RQ        |-   |-   |1   |-     |-     
15    |V_WB        |-   |1   |-   |-     |-     |V_WB        |-   |1   |-   |-     |-     
16    |RQ_Q        |-   |1   |-   |-     |-     |RQ_Q        |-   |1   |-   |-     |-     
17    |ATT_SCO     |-   |1   |-   |-     |-     |ATT_SCO     |-   |1   |-   |-     |-     
18    |ATT_SCO     |-   |1   |-   |1     |SCO   |ATT_SCO     |-   |1   |-   |1     |SCO   
19    |ATT_SCO     |-   |-   |-   |-     |-     |ATT_SCO     |-   |-   |-   |-     |-     
20    |ATT_SCO     |-   |-   |-   |-     |-     |ATT_SCO     |-   |-   |-   |-     |-     
21    |VAL_SCL     |-   |-   |1   |-     |-     |VAL_SCL     |-   |-   |1   |-     |-     
22    |VAL_SCL     |-   |1   |-   |1     |SCL   |VAL_SCL     |-   |1   |-   |1     |SCL   
23    |VAL_SCL     |-   |-   |-   |-     |-     |VAL_SCL     |-   |-   |-   |-     |-     
24    |VAL_SCL     |-   |-   |-   |-     |-     |VAL_SCL     |-   |-   |-   |-     |-     
25    |SOFT        |-   |-   |1   |-     |-     |SOFT        |-   |-   |1   |-     |-     
26    |SOFT        |-   |1   |-   |1     |SFM   |SOFT        |-   |1   |-   |1     |SFM   
27    |SOFT        |-   |-   |-   |-     |-     |SOFT        |-   |-   |-   |-     |-     
28    |SOFT        |-   |-   |-   |-     |-     |SOFT        |-   |-   |-   |-     |-     
29    |ATT_VAL     |-   |-   |1   |-     |-     |ATT_VAL     |-   |-   |1   |-     |-     
30    |ATT_VAL     |-   |1   |-   |1     |VAL   |ATT_VAL     |-   |1   |-   |1     |VAL   
31    |ATT_VAL     |-   |-   |-   |-     |-     |ATT_VAL     |-   |-   |-   |-     |-     
32    |ATT_VAL     |-   |-   |-   |-     |-     |ATT_VAL     |-   |-   |-   |-     |-     
33    |RQ2         |-   |-   |1   |-     |-     |RQ2         |-   |-   |1   |-     |-     
34    |DONE        |-   |1   |-   |-     |-     |DONE        |-   |1   |-   |-     |-     
drive_head_phase test complete.
INFO: [SIM 1] CSim done with 0 errors.
INFO: [SIM 3] *************** CSIM finish ***************
