
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000012                       # Number of seconds simulated
sim_ticks                                    11751000                       # Number of ticks simulated
final_tick                                   11751000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  11642                       # Simulator instruction rate (inst/s)
host_op_rate                                    15020                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               29186328                       # Simulator tick rate (ticks/s)
host_mem_usage                                 653140                       # Number of bytes of host memory used
host_seconds                                     0.40                       # Real time elapsed on the host
sim_insts                                        4687                       # Number of instructions simulated
sim_ops                                          6047                       # Number of ops (including micro ops) simulated
system.mem_ctrls.bytes_read::cpu.inst           15872                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data            9600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              25472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        15872                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         15872                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::cpu.inst              248                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data              150                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 398                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst         1350693558                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          816951749                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2167645307                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst    1350693558                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total       1350693558                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst        1350693558                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         816951749                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2167645307                       # Total bandwidth to/from this memory (bytes/s)
system.membus.throughput                   2162198962                       # Throughput (bytes/s)
system.membus.trans_dist::ReadReq                 352                       # Transaction distribution
system.membus.trans_dist::ReadResp                351                       # Transaction distribution
system.membus.trans_dist::ReadExReq                46                       # Transaction distribution
system.membus.trans_dist::ReadExResp               46                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port          495                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port          300                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                    795                       # Packet count per connected master and slave (bytes)
system.membus.tot_pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port        15808                       # Cumulative packet size per connected master and slave (bytes)
system.membus.tot_pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port         9600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.tot_pkt_size::total               25408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.data_through_bus                  25408                       # Total data (bytes)
system.membus.snoop_data_through_bus                0                       # Total snoop data (bytes)
system.membus.reqLayer0.occupancy              679832                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               5.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy            2287060                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             19.5                       # Layer utilization (%)
system.membus.respLayer2.occupancy            1384856                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization             11.8                       # Layer utilization (%)
system.cpu.branchPred.lookups                    1944                       # Number of BP lookups
system.cpu.branchPred.condPredicted              1426                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect               427                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                 1505                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                     658                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             43.720930                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                     203                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                 51                       # Number of incorrect RAS predictions.
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.num_syscalls                    9                       # Number of system calls
system.cpu.numCycles                            23503                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles               5761                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                           9322                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                        1944                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches                861                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                          5386                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                    1088                       # Number of cycles fetch has spent squashing
system.cpu.fetch.BlockedCycles                   2466                       # Number of cycles fetch has spent blocked
system.cpu.fetch.MiscStallCycles                   87                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.IcacheWaitRetryStallCycles          163                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                      3319                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                   163                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples              14505                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.828266                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.209883                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                     9119     62.87%     62.87% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     1714     11.82%     74.68% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                      716      4.94%     79.62% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                     2956     20.38%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                3                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total                14505                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.082713                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.396630                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                     6530                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                  2412                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                      4848                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                   204                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                    511                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved                  311                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                   132                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts                  10166                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                  1179                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                    511                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                     7427                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                     872                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           1164                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                      4140                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                   391                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                   9353                       # Number of instructions processed by rename
system.cpu.rename.SquashedInsts                   310                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents                    39                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                      6                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LSQFullEvents                   210                       # Number of times rename has blocked due to LSQ full
system.cpu.rename.RenamedOperands                9497                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups                 42764                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups            39033                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups                16                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps                  6100                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                     3397                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 24                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             25                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                       688                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads                 2177                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                1323                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads                 5                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores                5                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                       8954                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                  36                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                      7884                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued               195                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined            2776                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined         7329                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved              4                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples         14505                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.543537                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.897872                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0                9846     67.88%     67.88% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                2218     15.29%     83.17% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2                1695     11.69%     94.86% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                 708      4.88%     99.74% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                  38      0.26%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total           14505                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                     531     27.98%     27.98% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     27.98% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     27.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     27.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     27.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     27.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     27.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     27.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     27.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     27.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     27.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     27.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     27.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     27.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     27.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     27.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     27.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     27.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     27.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     27.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     27.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     27.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     27.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     27.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     27.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     27.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     27.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     27.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     27.98% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                    834     43.94%     71.92% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   533     28.08%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                 0      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                  4789     60.74%     60.74% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    5      0.06%     60.81% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     60.81% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     60.81% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     60.81% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     60.81% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     60.81% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     60.81% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     60.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     60.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     60.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     60.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     60.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     60.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     60.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     60.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     60.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     60.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     60.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     60.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     60.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     60.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     60.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     60.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     60.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     60.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     60.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     60.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     60.81% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                 1869     23.71%     84.51% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                1221     15.49%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                   7884                       # Type of FU issued
system.cpu.iq.rate                           0.335447                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                        1898                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.240741                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads              32319                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes             11758                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses         7309                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                  47                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                 16                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses           16                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                   9751                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                      31                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads               24                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads          849                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation            8                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores          341                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked            23                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                    511                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                     362                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                    22                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts                8990                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                  2177                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts                 1323                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                 24                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                      2                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents              8                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect             90                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect          220                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                  310                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts                  7508                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                  1691                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts               376                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                         2851                       # number of memory reference insts executed
system.cpu.iew.exec_branches                     1256                       # Number of branches executed
system.cpu.iew.exec_stores                       1160                       # Number of stores executed
system.cpu.iew.exec_rate                     0.319449                       # Inst execution rate
system.cpu.iew.wb_sent                           7375                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                          7325                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                      3271                       # num instructions producing a value
system.cpu.iew.wb_consumers                      6157                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       0.311662                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.531265                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts            2563                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              32                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts               296                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples        13994                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.432114                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.054778                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        10746     76.79%     76.79% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1         1924     13.75%     90.54% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2          659      4.71%     95.25% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3          316      2.26%     97.51% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4          177      1.26%     98.77% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5           45      0.32%     99.09% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6           36      0.26%     99.35% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7           20      0.14%     99.49% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8           71      0.51%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total        13994                       # Number of insts commited each cycle
system.cpu.commit.committedInsts                 4687                       # Number of instructions committed
system.cpu.commit.committedOps                   6047                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                           2310                       # Number of memory references committed
system.cpu.commit.loads                          1328                       # Number of loads committed
system.cpu.commit.membars                          12                       # Number of memory barriers committed
system.cpu.commit.branches                       1011                       # Number of branches committed
system.cpu.commit.fp_insts                         16                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                      5283                       # Number of committed integer instructions.
system.cpu.commit.function_calls                   90                       # Number of function calls committed.
system.cpu.commit.bw_lim_events                    71                       # number cycles where commit BW limit reached
system.cpu.commit.bw_limited                        0                       # number of insts not committed due to BW limits
system.cpu.rob.rob_reads                        22429                       # The number of ROB reads
system.cpu.rob.rob_writes                       17733                       # The number of ROB writes
system.cpu.timesIdled                             222                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                            8998                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                        4687                       # Number of Instructions Simulated
system.cpu.committedOps                          6047                       # Number of Ops (including micro ops) Simulated
system.cpu.committedInsts_total                  4687                       # Number of Instructions Simulated
system.cpu.cpi                               5.014508                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         5.014508                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.199421                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.199421                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                    34590                       # number of integer regfile reads
system.cpu.int_regfile_writes                    7283                       # number of integer regfile writes
system.cpu.fp_regfile_reads                        16                       # number of floating regfile reads
system.cpu.misc_regfile_reads                    2605                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     23                       # number of misc regfile writes
system.cpu.icache.tags.replacements                42                       # number of replacements
system.cpu.icache.tags.tagsinuse           119.155703                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                3036                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               247                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             12.291498                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   119.155703                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.232726                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.232726                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::cpu.inst         3036                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total            3036                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst          3036                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total             3036                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst         3036                       # number of overall hits
system.cpu.icache.overall_hits::total            3036                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          281                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           281                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          281                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            281                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          281                       # number of overall misses
system.cpu.icache.overall_misses::total           281                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst      9294540                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      9294540                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst      9294540                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      9294540                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst      9294540                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      9294540                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst         3317                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total         3317                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst         3317                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total         3317                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst         3317                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total         3317                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.084715                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.084715                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.084715                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.084715                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.084715                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.084715                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 33076.654804                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 33076.654804                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 33076.654804                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 33076.654804                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 33076.654804                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 33076.654804                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         2774                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                59                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    47.016949                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst           33                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           33                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst           33                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           33                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst           33                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           33                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          248                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          248                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          248                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          248                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          248                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          248                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst      7871936                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      7871936                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst      7871936                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      7871936                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst      7871936                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      7871936                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.074766                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.074766                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.074766                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.074766                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.074766                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.074766                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 31741.677419                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 31741.677419                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 31741.677419                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 31741.677419                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 31741.677419                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 31741.677419                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.tags.replacements                 0                       # number of replacements
system.cpu.dcache.tags.tagsinuse            83.621813                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                2075                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               150                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             13.833333                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data    83.621813                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.081662                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.081662                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::cpu.data         1278                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            1278                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data          777                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total            777                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data            9                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total            9                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data           11                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           11                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data          2055                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total             2055                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data         2055                       # number of overall hits
system.cpu.dcache.overall_hits::total            2055                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data          184                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           184                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data          183                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          183                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data            3                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data          367                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            367                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data          367                       # number of overall misses
system.cpu.dcache.overall_misses::total           367                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data      6749464                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      6749464                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data      6357828                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      6357828                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data        83328                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        83328                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data     13107292                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     13107292                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data     13107292                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     13107292                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data         1462                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total         1462                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data          960                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total          960                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data           12                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           12                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data           11                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           11                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data         2422                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total         2422                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data         2422                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total         2422                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.125855                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.125855                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.190625                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.190625                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.151528                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.151528                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.151528                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.151528                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 36681.869565                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 36681.869565                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 34742.229508                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 34742.229508                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data        27776                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        27776                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 35714.692098                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 35714.692098                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 35714.692098                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 35714.692098                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          715                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              18                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    39.722222                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.ReadReq_mshr_hits::cpu.data           80                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           80                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data          137                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          137                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data            3                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            3                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data          217                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          217                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data          217                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          217                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data          104                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          104                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data           46                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           46                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data          150                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          150                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data          150                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          150                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data      3424472                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      3424472                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data      1495172                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      1495172                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data      4919644                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      4919644                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data      4919644                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      4919644                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.071135                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.071135                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.047917                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.047917                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.061932                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.061932                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.061932                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.061932                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 32927.615385                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 32927.615385                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 32503.739130                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 32503.739130                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 32797.626667                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 32797.626667                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 32797.626667                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 32797.626667                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
