[13:40:23.156] <TB1>     INFO: *** Welcome to pxar ***
[13:40:23.156] <TB1>     INFO: *** Today: 2016/06/28
[13:40:23.162] <TB1>     INFO: *** Version: b2a7-dirty
[13:40:23.162] <TB1>     INFO: readRocDacs: /home/silpix5/allTestResults/M-P-3-40_FPIXTest-17C-Nebraska-160628-1338_2016-06-28_13h38m_1467139113//000_FPIXTest_p17//dacParameters_C0.dat .. /home/silpix5/allTestResults/M-P-3-40_FPIXTest-17C-Nebraska-160628-1338_2016-06-28_13h38m_1467139113//000_FPIXTest_p17//dacParameters_C15.dat
[13:40:23.163] <TB1>     INFO: readTbmDacs: /home/silpix5/allTestResults/M-P-3-40_FPIXTest-17C-Nebraska-160628-1338_2016-06-28_13h38m_1467139113//000_FPIXTest_p17//tbmParameters_C0a.dat .. /home/silpix5/allTestResults/M-P-3-40_FPIXTest-17C-Nebraska-160628-1338_2016-06-28_13h38m_1467139113//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:40:23.163] <TB1>     INFO: readMaskFile: /home/silpix5/allTestResults/M-P-3-40_FPIXTest-17C-Nebraska-160628-1338_2016-06-28_13h38m_1467139113//000_FPIXTest_p17//defaultMaskFile.dat
[13:40:23.163] <TB1>     INFO: readTrimFile: /home/silpix5/allTestResults/M-P-3-40_FPIXTest-17C-Nebraska-160628-1338_2016-06-28_13h38m_1467139113//000_FPIXTest_p17//trimParameters_C0.dat .. /home/silpix5/allTestResults/M-P-3-40_FPIXTest-17C-Nebraska-160628-1338_2016-06-28_13h38m_1467139113//000_FPIXTest_p17//trimParameters_C15.dat
[13:40:23.237] <TB1>     INFO:         clk: 4
[13:40:23.237] <TB1>     INFO:         ctr: 4
[13:40:23.237] <TB1>     INFO:         sda: 19
[13:40:23.237] <TB1>     INFO:         tin: 9
[13:40:23.237] <TB1>     INFO:         level: 15
[13:40:23.237] <TB1>     INFO:         triggerdelay: 0
[13:40:23.237] <TB1>    QUIET: Instanciating API for pxar v1.9.0+788~g8b11555
[13:40:23.237] <TB1>     INFO: Log level: DEBUG
[13:40:23.245] <TB1>     INFO: Found DTB DTB_WRECOM
[13:40:23.254] <TB1>    QUIET: Connection to board DTB_WRECOM opened.
[13:40:23.257] <TB1>     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    26
HW version:  DTB1.2
FW version:  4.2
SW version:  4.5
USB id:      DTB_WRECOM
MAC address: 40D85511801A
Hostname:    pixelDTB026
Comment:     
------------------------------------------------------
[13:40:23.260] <TB1>     INFO: RPC call hashes of host and DTB match: 398089610
[13:40:24.813] <TB1>     INFO: DUT info: 
[13:40:24.813] <TB1>     INFO: The DUT currently contains the following objects:
[13:40:24.813] <TB1>     INFO:  2 TBM Cores tbm08c (2 ON)
[13:40:24.813] <TB1>     INFO: 	TBM Core alpha (0): 7 registers set
[13:40:24.813] <TB1>     INFO: 	TBM Core beta  (1): 7 registers set
[13:40:24.813] <TB1>     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[13:40:24.813] <TB1>     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[13:40:24.813] <TB1>     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[13:40:24.813] <TB1>     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[13:40:24.813] <TB1>     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[13:40:24.813] <TB1>     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[13:40:24.813] <TB1>     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[13:40:24.813] <TB1>     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[13:40:24.813] <TB1>     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[13:40:24.813] <TB1>     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[13:40:24.813] <TB1>     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[13:40:24.813] <TB1>     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[13:40:24.813] <TB1>     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[13:40:24.813] <TB1>     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[13:40:24.813] <TB1>     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[13:40:24.813] <TB1>     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[13:40:24.813] <TB1>     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[13:40:24.813] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB<-
[13:40:24.813] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:40:24.813] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:40:24.813] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:40:24.813] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[13:40:24.813] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB2<-
[13:40:24.813] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:40:24.813] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 222
[13:40:24.814] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   plwidth: 35
[13:40:24.814] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:40:24.814] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[13:40:24.814] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB3<-
[13:40:24.814] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:40:24.814] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:40:24.814] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:40:24.814] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[13:40:24.814] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB4<-
[13:40:24.814] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   savecaldelscan: checkbox(0)
[13:40:24.814] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 100
[13:40:24.814] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   cals: 1
[13:40:24.814] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   caldello: 80
[13:40:24.814] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelhi: 200
[13:40:24.814] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelstep: 10
[13:40:24.814] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomplo: 70
[13:40:24.814] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomphi: 130
[13:40:24.814] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompstep: 5
[13:40:24.814] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   noisypixels: 10
[13:40:24.814] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 255
[13:40:24.814] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   cut: 0.5
[13:40:24.814] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Cmd<-
[13:40:24.814] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacDacScan<-
[13:40:24.814] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox
[13:40:24.814] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:40:24.814] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1: caldel
[13:40:24.814] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1lo: 0
[13:40:24.814] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1hi: 255
[13:40:24.814] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2: vthrcomp
[13:40:24.814] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2lo: 0
[13:40:24.814] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2hi: 255
[13:40:24.814] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:40:24.814] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacScan<-
[13:40:24.814] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox(1)
[13:40:24.814] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   allpixels: checkbox(0)
[13:40:24.814] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   unmasked: checkbox(0)
[13:40:24.814] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:40:24.814] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: vcal
[13:40:24.814] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:40:24.814] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 255
[13:40:24.814] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:40:24.814] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->GainPedestal<-
[13:40:24.814] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   showfits: checkbox(0)
[13:40:24.814] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   extended: checkbox(0)
[13:40:24.814] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumphists: checkbox(0)
[13:40:24.814] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:40:24.814] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcalstep: 10
[13:40:24.814] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   measure: button
[13:40:24.814] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   fit: button
[13:40:24.814] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   save: button
[13:40:24.814] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->HighRate<-
[13:40:24.814] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:40:24.814] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixels: button
[13:40:24.814] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixelthr: 200
[13:40:24.814] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   runsecondshotpixels: 10
[13:40:24.814] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   savetrimbits: checkbox(1)
[13:40:24.814] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   maskuntrimmable: checkbox(1)
[13:40:24.814] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[13:40:24.814] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[13:40:24.814] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[13:40:24.814] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelscan: button
[13:40:24.814] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   xpixelalive: button
[13:40:24.814] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[13:40:24.814] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[13:40:24.814] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   xnoisemaps: button
[13:40:24.814] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:40:24.814] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 100
[13:40:24.814] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: 20
[13:40:24.814] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   rundaq: button
[13:40:24.814] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 20
[13:40:24.814] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 2
[13:40:24.814] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   triggerdelay: 20
[13:40:24.814] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[13:40:24.814] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[13:40:24.814] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->IV<-
[13:40:24.814] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   port: /dev/FIXME
[13:40:24.814] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestart: 0
[13:40:24.814] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestop: 600
[13:40:24.814] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestep: 5
[13:40:24.814] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   delay: 1
[13:40:24.814] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   compliance(ua): 100
[13:40:24.814] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PhOptimization<-
[13:40:24.815] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:40:24.815] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   safetymarginlow: 20
[13:40:24.815] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   saturationvcal: 100
[13:40:24.815] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   quantilesaturation: 0.98
[13:40:24.815] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PixelAlive<-
[13:40:24.815] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:40:24.815] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[13:40:24.815] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   alivetest: button
[13:40:24.815] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   masktest: button
[13:40:24.815] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   addressdecodingtest: button
[13:40:24.815] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Pretest<-
[13:40:24.815] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   programroc: button
[13:40:24.815] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[13:40:24.815] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[13:40:24.815] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   iterations: 100
[13:40:24.815] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   settimings: button
[13:40:24.815] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   findtiming: button
[13:40:24.815] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   findworkingpixel: button
[13:40:24.815] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   setvthrcompcaldel: button
[13:40:24.815] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:40:24.815] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 250
[13:40:24.815] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   deltavthrcomp: 50
[13:40:24.815] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   fraccaldel: 0.5
[13:40:24.815] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:40:24.815] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   savedacs: button
[13:40:24.815] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Readback<-
[13:40:24.815] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   calibratevd: button
[13:40:24.815] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateva: button
[13:40:24.815] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateia: button
[13:40:24.815] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   readbackvbg: button
[13:40:24.815] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   getcalibratedvbg: button
[13:40:24.815] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalvd: checkbox(1)
[13:40:24.815] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalva: checkbox(0)
[13:40:24.815] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[13:40:24.815] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Scurves<-
[13:40:24.815] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   adjustvcal: checkbox(0)
[13:40:24.815] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:40:24.815] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:40:24.815] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpoutputfile: checkbox(0)
[13:40:24.815] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[13:40:24.815] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: Vcal
[13:40:24.815] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:40:24.815] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 200
[13:40:24.815] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: -1
[13:40:24.815] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig/step: -1
[13:40:24.815] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   scurves: button
[13:40:24.815] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Timing<-
[13:40:24.815] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   targetclk: 4
[13:40:24.815] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:40:24.815] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   clocksdascan: button
[13:40:24.815] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   notokenpass: checkbox(0)
[13:40:24.815] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   phasescan: button
[13:40:24.815] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   levelscan: button
[13:40:24.815] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   tbmphasescan: button
[13:40:24.815] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   rocdelayscan: button
[13:40:24.815] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   timingtest: button
[13:40:24.815] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   saveparameters: button
[13:40:24.815] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Trim<-
[13:40:24.815] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trim: button
[13:40:24.815] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 8
[13:40:24.815] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 35
[13:40:24.815] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trimbits: button
[13:40:24.815] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Xray<-
[13:40:24.815] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[13:40:24.815] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[13:40:24.815] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[13:40:24.815] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   source: Ag
[13:40:24.815] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   phrun: button
[13:40:24.815] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 100
[13:40:24.815] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 100
[13:40:24.815] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ratescan: button
[13:40:24.815] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmin: 10
[13:40:24.815] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmax: 80
[13:40:24.815] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   stepseconds: 5
[13:40:24.815] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[13:40:24.815] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[13:40:24.817] <TB1>    DEBUG: <PixSetup.cc/init:L81> PixSetup init start; getCurrentRSS() = 28495872
[13:40:24.817] <TB1>    DEBUG: <PixSetup.cc/init:L87> fPixTestParameters = 0x12243b0
[13:40:24.817] <TB1>    DEBUG: <PixSetup.cc/init:L88>  fConfigParameters = 0xff9770
[13:40:24.818] <TB1>    DEBUG: <PixSetup.cc/init:L89>        fPxarMemory = 0x7f2c1dd94010
[13:40:24.818] <TB1>    DEBUG: <PixSetup.cc/init:L90>         fPxarMemHi = 0x7f2c23fff510
[13:40:24.818] <TB1>    DEBUG: <PixSetup.cc/init:L106> PixSetup init done;  getCurrentRSS() = 28561408 fPxarMemory = 0x7f2c1dd94010
[13:40:24.821] <TB1>    DEBUG: <pXar.cc/main:L223> Initial Analog Current: 366.6mA
[13:40:24.822] <TB1>    DEBUG: <pXar.cc/main:L224> Initial Digital Current: 467.1mA
[13:40:24.822] <TB1>    DEBUG: <pXar.cc/main:L225> Initial Module Temperature: 14.8 C
[13:40:24.822] <TB1>    DEBUG: <PixTestFactory.cc/PixTestFactory:L53> PixTestFactory::PixTestFactory()
[13:40:25.223] <TB1>     INFO: enter 'restricted' command line mode
[13:40:25.223] <TB1>     INFO: enter test to run
[13:40:25.223] <TB1>     INFO:   test: FPIXTest no parameter change
[13:40:25.223] <TB1>     INFO:   running: fpixtest
[13:40:25.223] <TB1>    DEBUG: <PixTestFPIXTest.cc/init:L49> PixTestFPIXTest::init()
[13:40:25.226] <TB1>    DEBUG: <PixTestFPIXTest.cc/PixTestFPIXTest:L20> PixTestFPIXTest ctor(PixSetup &a, string, TGTab *)
[13:40:25.226] <TB1>     INFO: ######################################################################
[13:40:25.226] <TB1>     INFO: PixTestFPIXTest::doTest()
[13:40:25.226] <TB1>     INFO: ######################################################################
[13:40:25.229] <TB1>     INFO: ######################################################################
[13:40:25.229] <TB1>     INFO: PixTestPretest::doTest()
[13:40:25.229] <TB1>     INFO: ######################################################################
[13:40:25.232] <TB1>     INFO:    ----------------------------------------------------------------------
[13:40:25.232] <TB1>     INFO:    PixTestPretest::programROC() 
[13:40:25.232] <TB1>     INFO:    ----------------------------------------------------------------------
[13:40:43.249] <TB1>     INFO: PixTestPretest::programROC() done: ROCs are all programmable
[13:40:43.249] <TB1>     INFO: IA differences per ROC:  17.7 16.9 19.3 16.9 17.7 18.5 16.9 20.1 20.9 20.9 18.5 18.5 16.9 17.7 17.7 19.3
[13:40:43.315] <TB1>     INFO:    ----------------------------------------------------------------------
[13:40:43.315] <TB1>     INFO:    PixTestPretest::checkIdig() 
[13:40:43.315] <TB1>     INFO:    ----------------------------------------------------------------------
[13:40:44.568] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC0: 1.6 mA
[13:40:45.070] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC1: 1.6 mA
[13:40:45.572] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC2: 1.6 mA
[13:40:46.074] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC3: 1.6 mA
[13:40:46.575] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC4: 1.6 mA
[13:40:47.077] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC5: 1.6 mA
[13:40:47.579] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC6: 1.6 mA
[13:40:48.080] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC7: 1.6 mA
[13:40:48.582] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC8: 1.6 mA
[13:40:49.084] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC9: 1.6 mA
[13:40:49.586] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC10: 1.6 mA
[13:40:50.088] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC11: 1.6 mA
[13:40:50.589] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC12: 1.6 mA
[13:40:51.091] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC13: 1.6 mA
[13:40:51.593] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC14: 1.6 mA
[13:40:52.095] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC15: 2.4 mA
[13:40:52.348] <TB1>     INFO: Idig [mA/ROC]: 1.6 1.6 1.6 1.6 1.6 1.6 1.6 1.6 1.6 1.6 1.6 1.6 1.6 1.6 1.6 2.4 
[13:40:52.348] <TB1>     INFO: Test took 9035 ms.
[13:40:52.348] <TB1>     INFO: PixTestPretest::checkIdig() done.
[13:40:52.382] <TB1>     INFO:    ----------------------------------------------------------------------
[13:40:52.382] <TB1>     INFO:    PixTestPretest::setVana() target Ia = 24 mA/ROC
[13:40:52.382] <TB1>     INFO:    ----------------------------------------------------------------------
[13:40:52.485] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L291> offset current from other 15 ROCs is 66.2812 mA
[13:40:52.586] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 0 iter 0 Vana 78 Ia 22.1188 mA
[13:40:52.687] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  1 Vana  89 Ia 24.5188 mA
[13:40:52.788] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  2 Vana  87 Ia 24.5188 mA
[13:40:52.888] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  3 Vana  85 Ia 24.5188 mA
[13:40:52.989] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  4 Vana  83 Ia 23.7188 mA
[13:40:53.089] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  5 Vana  85 Ia 24.5188 mA
[13:40:53.190] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  6 Vana  83 Ia 23.7188 mA
[13:40:53.291] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  7 Vana  85 Ia 24.5188 mA
[13:40:53.392] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  8 Vana  83 Ia 23.7188 mA
[13:40:53.493] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  9 Vana  85 Ia 24.5188 mA
[13:40:53.593] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter 10 Vana  83 Ia 23.7188 mA
[13:40:53.694] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter 11 Vana  85 Ia 24.5188 mA
[13:40:53.796] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 1 iter 0 Vana 78 Ia 21.3187 mA
[13:40:53.897] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  1 Vana  94 Ia 25.3187 mA
[13:40:53.997] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  2 Vana  87 Ia 24.5188 mA
[13:40:54.098] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  3 Vana  85 Ia 23.7188 mA
[13:40:54.199] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  4 Vana  87 Ia 23.7188 mA
[13:40:54.301] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  5 Vana  89 Ia 24.5188 mA
[13:40:54.402] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  6 Vana  87 Ia 23.7188 mA
[13:40:54.502] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  7 Vana  89 Ia 23.7188 mA
[13:40:54.603] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  8 Vana  91 Ia 24.5188 mA
[13:40:54.704] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  9 Vana  89 Ia 24.5188 mA
[13:40:54.804] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter 10 Vana  87 Ia 23.7188 mA
[13:40:54.905] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter 11 Vana  89 Ia 24.5188 mA
[13:40:55.007] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 2 iter 0 Vana 78 Ia 23.7188 mA
[13:40:55.107] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  1 Vana  80 Ia 24.5188 mA
[13:40:55.208] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  2 Vana  78 Ia 23.7188 mA
[13:40:55.309] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  3 Vana  80 Ia 25.3187 mA
[13:40:55.409] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  4 Vana  73 Ia 22.1188 mA
[13:40:55.510] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  5 Vana  84 Ia 25.3187 mA
[13:40:55.611] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  6 Vana  77 Ia 23.7188 mA
[13:40:55.711] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  7 Vana  79 Ia 23.7188 mA
[13:40:55.812] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  8 Vana  81 Ia 25.3187 mA
[13:40:55.912] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  9 Vana  74 Ia 22.9188 mA
[13:40:56.013] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter 10 Vana  81 Ia 25.3187 mA
[13:40:56.114] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter 11 Vana  74 Ia 22.9188 mA
[13:40:56.216] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 3 iter 0 Vana 78 Ia 22.1188 mA
[13:40:56.316] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  1 Vana  89 Ia 25.3187 mA
[13:40:56.417] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  2 Vana  82 Ia 23.7188 mA
[13:40:56.518] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  3 Vana  84 Ia 23.7188 mA
[13:40:56.619] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  4 Vana  86 Ia 25.3187 mA
[13:40:56.720] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  5 Vana  79 Ia 22.9188 mA
[13:40:56.821] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  6 Vana  86 Ia 24.5188 mA
[13:40:56.922] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  7 Vana  84 Ia 24.5188 mA
[13:40:57.022] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  8 Vana  82 Ia 23.7188 mA
[13:40:57.123] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  9 Vana  84 Ia 23.7188 mA
[13:40:57.224] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter 10 Vana  86 Ia 24.5188 mA
[13:40:57.325] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter 11 Vana  84 Ia 24.5188 mA
[13:40:57.427] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 4 iter 0 Vana 78 Ia 22.1188 mA
[13:40:57.528] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  1 Vana  89 Ia 24.5188 mA
[13:40:57.629] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  2 Vana  87 Ia 24.5188 mA
[13:40:57.730] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  3 Vana  85 Ia 23.7188 mA
[13:40:57.830] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  4 Vana  87 Ia 24.5188 mA
[13:40:57.931] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  5 Vana  85 Ia 24.5188 mA
[13:40:58.032] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  6 Vana  83 Ia 23.7188 mA
[13:40:58.133] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  7 Vana  85 Ia 23.7188 mA
[13:40:58.233] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  8 Vana  87 Ia 24.5188 mA
[13:40:58.334] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  9 Vana  85 Ia 23.7188 mA
[13:40:58.435] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter 10 Vana  87 Ia 24.5188 mA
[13:40:58.536] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter 11 Vana  85 Ia 23.7188 mA
[13:40:58.637] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 5 iter 0 Vana 78 Ia 22.9188 mA
[13:40:58.738] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  1 Vana  85 Ia 24.5188 mA
[13:40:58.839] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  2 Vana  83 Ia 24.5188 mA
[13:40:58.940] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  3 Vana  81 Ia 23.7188 mA
[13:40:59.041] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  4 Vana  83 Ia 24.5188 mA
[13:40:59.142] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  5 Vana  81 Ia 23.7188 mA
[13:40:59.242] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  6 Vana  83 Ia 24.5188 mA
[13:40:59.343] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  7 Vana  81 Ia 23.7188 mA
[13:40:59.444] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  8 Vana  83 Ia 24.5188 mA
[13:40:59.544] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  9 Vana  81 Ia 23.7188 mA
[13:40:59.646] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter 10 Vana  83 Ia 24.5188 mA
[13:40:59.746] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter 11 Vana  81 Ia 23.7188 mA
[13:40:59.848] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 6 iter 0 Vana 78 Ia 21.3187 mA
[13:40:59.949] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  1 Vana  94 Ia 24.5188 mA
[13:41:00.050] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  2 Vana  92 Ia 23.7188 mA
[13:41:00.151] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  3 Vana  94 Ia 24.5188 mA
[13:41:00.252] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  4 Vana  92 Ia 23.7188 mA
[13:41:00.352] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  5 Vana  94 Ia 24.5188 mA
[13:41:00.452] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  6 Vana  92 Ia 23.7188 mA
[13:41:00.553] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  7 Vana  94 Ia 24.5188 mA
[13:41:00.654] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  8 Vana  92 Ia 23.7188 mA
[13:41:00.754] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  9 Vana  94 Ia 24.5188 mA
[13:41:00.855] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter 10 Vana  92 Ia 23.7188 mA
[13:41:00.956] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter 11 Vana  94 Ia 24.5188 mA
[13:41:01.058] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 7 iter 0 Vana 78 Ia 24.5188 mA
[13:41:01.158] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  1 Vana  76 Ia 23.7188 mA
[13:41:01.259] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  2 Vana  78 Ia 24.5188 mA
[13:41:01.360] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  3 Vana  76 Ia 23.7188 mA
[13:41:01.461] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  4 Vana  78 Ia 24.5188 mA
[13:41:01.562] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  5 Vana  76 Ia 23.7188 mA
[13:41:01.662] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  6 Vana  78 Ia 24.5188 mA
[13:41:01.763] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  7 Vana  76 Ia 23.7188 mA
[13:41:01.864] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  8 Vana  78 Ia 24.5188 mA
[13:41:01.964] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  9 Vana  76 Ia 23.7188 mA
[13:41:02.065] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter 10 Vana  78 Ia 24.5188 mA
[13:41:02.166] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter 11 Vana  76 Ia 23.7188 mA
[13:41:02.268] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 8 iter 0 Vana 78 Ia 25.3187 mA
[13:41:02.369] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  1 Vana  71 Ia 23.7188 mA
[13:41:02.470] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  2 Vana  73 Ia 24.5188 mA
[13:41:02.570] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  3 Vana  71 Ia 24.5188 mA
[13:41:02.671] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  4 Vana  69 Ia 23.7188 mA
[13:41:02.772] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  5 Vana  71 Ia 24.5188 mA
[13:41:02.873] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  6 Vana  69 Ia 23.7188 mA
[13:41:02.973] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  7 Vana  71 Ia 23.7188 mA
[13:41:03.074] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  8 Vana  73 Ia 24.5188 mA
[13:41:03.176] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  9 Vana  71 Ia 23.7188 mA
[13:41:03.277] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter 10 Vana  73 Ia 24.5188 mA
[13:41:03.377] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter 11 Vana  71 Ia 24.5188 mA
[13:41:03.478] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 9 iter 0 Vana 78 Ia 25.3187 mA
[13:41:03.579] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  1 Vana  71 Ia 24.5188 mA
[13:41:03.680] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  2 Vana  69 Ia 23.7188 mA
[13:41:03.781] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  3 Vana  71 Ia 24.5188 mA
[13:41:03.882] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  4 Vana  69 Ia 22.9188 mA
[13:41:03.983] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  5 Vana  76 Ia 24.5188 mA
[13:41:04.084] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  6 Vana  74 Ia 24.5188 mA
[13:41:04.185] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  7 Vana  72 Ia 24.5188 mA
[13:41:04.285] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  8 Vana  70 Ia 23.7188 mA
[13:41:04.386] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  9 Vana  72 Ia 23.7188 mA
[13:41:04.486] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter 10 Vana  74 Ia 24.5188 mA
[13:41:04.587] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter 11 Vana  72 Ia 23.7188 mA
[13:41:04.689] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 10 iter 0 Vana 78 Ia 22.9188 mA
[13:41:04.789] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  1 Vana  85 Ia 25.3187 mA
[13:41:04.890] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  2 Vana  78 Ia 22.9188 mA
[13:41:04.991] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  3 Vana  85 Ia 25.3187 mA
[13:41:05.091] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  4 Vana  78 Ia 22.9188 mA
[13:41:05.192] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  5 Vana  85 Ia 25.3187 mA
[13:41:05.293] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  6 Vana  78 Ia 22.9188 mA
[13:41:05.394] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  7 Vana  85 Ia 25.3187 mA
[13:41:05.494] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  8 Vana  78 Ia 22.9188 mA
[13:41:05.595] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  9 Vana  85 Ia 25.3187 mA
[13:41:05.696] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter 10 Vana  78 Ia 22.9188 mA
[13:41:05.797] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter 11 Vana  85 Ia 25.3187 mA
[13:41:05.899] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 11 iter 0 Vana 78 Ia 22.9188 mA
[13:41:05.000] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  1 Vana  85 Ia 25.3187 mA
[13:41:06.101] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  2 Vana  78 Ia 22.9188 mA
[13:41:06.202] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  3 Vana  85 Ia 25.3187 mA
[13:41:06.302] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  4 Vana  78 Ia 22.9188 mA
[13:41:06.403] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  5 Vana  85 Ia 24.5188 mA
[13:41:06.503] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  6 Vana  83 Ia 24.5188 mA
[13:41:06.604] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  7 Vana  81 Ia 23.7188 mA
[13:41:06.705] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  8 Vana  83 Ia 24.5188 mA
[13:41:06.805] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  9 Vana  81 Ia 23.7188 mA
[13:41:06.905] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter 10 Vana  83 Ia 24.5188 mA
[13:41:07.006] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter 11 Vana  81 Ia 23.7188 mA
[13:41:07.108] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 12 iter 0 Vana 78 Ia 21.3187 mA
[13:41:07.208] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  1 Vana  94 Ia 24.5188 mA
[13:41:07.309] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  2 Vana  92 Ia 24.5188 mA
[13:41:07.411] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  3 Vana  90 Ia 23.7188 mA
[13:41:07.511] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  4 Vana  92 Ia 24.5188 mA
[13:41:07.612] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  5 Vana  90 Ia 23.7188 mA
[13:41:07.713] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  6 Vana  92 Ia 23.7188 mA
[13:41:07.814] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  7 Vana  94 Ia 24.5188 mA
[13:41:07.915] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  8 Vana  92 Ia 24.5188 mA
[13:41:08.015] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  9 Vana  90 Ia 23.7188 mA
[13:41:08.116] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter 10 Vana  92 Ia 24.5188 mA
[13:41:08.217] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter 11 Vana  90 Ia 23.7188 mA
[13:41:08.318] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 13 iter 0 Vana 78 Ia 22.1188 mA
[13:41:08.419] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  1 Vana  89 Ia 25.3187 mA
[13:41:08.520] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  2 Vana  82 Ia 23.7188 mA
[13:41:08.620] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  3 Vana  84 Ia 23.7188 mA
[13:41:08.721] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  4 Vana  86 Ia 24.5188 mA
[13:41:08.822] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  5 Vana  84 Ia 23.7188 mA
[13:41:08.922] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  6 Vana  86 Ia 24.5188 mA
[13:41:09.023] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  7 Vana  84 Ia 23.7188 mA
[13:41:09.124] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  8 Vana  86 Ia 24.5188 mA
[13:41:09.224] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  9 Vana  84 Ia 23.7188 mA
[13:41:09.325] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter 10 Vana  86 Ia 24.5188 mA
[13:41:09.426] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter 11 Vana  84 Ia 23.7188 mA
[13:41:09.528] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 14 iter 0 Vana 78 Ia 22.1188 mA
[13:41:09.628] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  1 Vana  89 Ia 25.3187 mA
[13:41:09.729] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  2 Vana  82 Ia 23.7188 mA
[13:41:09.830] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  3 Vana  84 Ia 24.5188 mA
[13:41:09.931] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  4 Vana  82 Ia 23.7188 mA
[13:41:10.031] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  5 Vana  84 Ia 23.7188 mA
[13:41:10.132] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  6 Vana  86 Ia 24.5188 mA
[13:41:10.233] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  7 Vana  84 Ia 23.7188 mA
[13:41:10.333] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  8 Vana  86 Ia 24.5188 mA
[13:41:10.434] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  9 Vana  84 Ia 24.5188 mA
[13:41:10.535] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter 10 Vana  82 Ia 23.7188 mA
[13:41:10.635] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter 11 Vana  84 Ia 23.7188 mA
[13:41:10.737] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 15 iter 0 Vana 78 Ia 23.7188 mA
[13:41:10.838] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  1 Vana  80 Ia 24.5188 mA
[13:41:10.939] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  2 Vana  78 Ia 23.7188 mA
[13:41:11.039] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  3 Vana  80 Ia 24.5188 mA
[13:41:11.140] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  4 Vana  78 Ia 23.7188 mA
[13:41:11.241] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  5 Vana  80 Ia 24.5188 mA
[13:41:11.342] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  6 Vana  78 Ia 23.7188 mA
[13:41:11.442] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  7 Vana  80 Ia 24.5188 mA
[13:41:11.543] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  8 Vana  78 Ia 23.7188 mA
[13:41:11.644] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  9 Vana  80 Ia 24.5188 mA
[13:41:11.745] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter 10 Vana  78 Ia 23.7188 mA
[13:41:11.846] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter 11 Vana  80 Ia 24.5188 mA
[13:41:11.875] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  0 Vana  85
[13:41:11.875] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  1 Vana  89
[13:41:11.875] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  2 Vana  74
[13:41:11.875] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  3 Vana  84
[13:41:11.875] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  4 Vana  85
[13:41:11.875] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  5 Vana  81
[13:41:11.876] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  6 Vana  94
[13:41:11.877] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  7 Vana  76
[13:41:11.878] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  8 Vana  71
[13:41:11.878] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  9 Vana  72
[13:41:11.879] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 10 Vana  85
[13:41:11.879] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 11 Vana  81
[13:41:11.879] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 12 Vana  90
[13:41:11.879] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 13 Vana  84
[13:41:11.879] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 14 Vana  84
[13:41:11.879] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 15 Vana  80
[13:41:13.705] <TB1>     INFO: PixTestPretest::setVana() done, Module Ia 384.3 mA = 24.0187 mA/ROC
[13:41:13.705] <TB1>     INFO: i(loss) [mA/ROC]:     20.1  19.3  18.5  19.3  19.3  19.3  20.1  19.3  19.3  19.3  20.1  19.3  19.3  19.3  19.3  19.3
[13:41:13.741] <TB1>     INFO:    ----------------------------------------------------------------------
[13:41:13.741] <TB1>     INFO:    PixTestPretest::findWorkingPixel()
[13:41:13.741] <TB1>     INFO:    ----------------------------------------------------------------------
[13:41:13.876] <TB1>     INFO: Expecting 231680 events.
[13:41:22.177] <TB1>     INFO: 231680 events read in total (7584ms).
[13:41:22.319] <TB1>     INFO: Test took 8576ms.
[13:41:22.522] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C0 OK, with vthrComp = 104 and Delta(CalDel) = 55
[13:41:22.526] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C1 OK, with vthrComp = 105 and Delta(CalDel) = 57
[13:41:22.530] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C2 OK, with vthrComp = 113 and Delta(CalDel) = 61
[13:41:22.533] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C3 OK, with vthrComp = 89 and Delta(CalDel) = 62
[13:41:22.540] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C4 OK, with vthrComp = 91 and Delta(CalDel) = 63
[13:41:22.544] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C5 OK, with vthrComp = 96 and Delta(CalDel) = 62
[13:41:22.547] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C6 OK, with vthrComp = 89 and Delta(CalDel) = 61
[13:41:22.551] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C7 OK, with vthrComp = 100 and Delta(CalDel) = 62
[13:41:22.554] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C8 OK, with vthrComp = 108 and Delta(CalDel) = 66
[13:41:22.559] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C9 OK, with vthrComp = 98 and Delta(CalDel) = 62
[13:41:22.563] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C10 OK, with vthrComp = 102 and Delta(CalDel) = 64
[13:41:22.567] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C11 OK, with vthrComp = 105 and Delta(CalDel) = 61
[13:41:22.573] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C12 OK, with vthrComp = 92 and Delta(CalDel) = 61
[13:41:22.577] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C13 OK, with vthrComp = 64 and Delta(CalDel) = 62
[13:41:22.581] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C14 OK, with vthrComp = 97 and Delta(CalDel) = 65
[13:41:22.584] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C15 OK, with vthrComp = 95 and Delta(CalDel) = 62
[13:41:22.625] <TB1>     INFO: Found working pixel in all ROCs: col/row = 12/22
[13:41:22.657] <TB1>     INFO:    ----------------------------------------------------------------------
[13:41:22.657] <TB1>     INFO:    PixTestPretest::setVthrCompCalDel()
[13:41:22.657] <TB1>     INFO:    ----------------------------------------------------------------------
[13:41:22.794] <TB1>     INFO: Expecting 231680 events.
[13:41:31.072] <TB1>     INFO: 231680 events read in total (7563ms).
[13:41:31.077] <TB1>     INFO: Test took 8416ms.
[13:41:31.100] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 110 +/- 29.5
[13:41:31.414] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 115 +/- 29
[13:41:31.423] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 128 +/- 31
[13:41:31.426] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 152 +/- 31
[13:41:31.430] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 149 +/- 31
[13:41:31.437] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 134 +/- 30.5
[13:41:31.441] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 142 +/- 30.5
[13:41:31.444] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 142 +/- 31
[13:41:31.448] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 160 +/- 33
[13:41:31.455] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 140 +/- 31.5
[13:41:31.459] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 146 +/- 32
[13:41:31.463] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 128 +/- 31
[13:41:31.470] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 149 +/- 31
[13:41:31.473] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 148 +/- 30
[13:41:31.477] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 146 +/- 32
[13:41:31.482] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 146 +/- 31
[13:41:31.522] <TB1>     INFO: PixTestPretest::setVthrCompCalDel() done
[13:41:31.522] <TB1>     INFO: CalDel:      110   115   128   152   149   134   142   142   160   140   146   128   149   148   146   146
[13:41:31.522] <TB1>     INFO: VthrComp:     51    51    51    51    51    51    51    51    51    51    51    51    51    51    51    51
[13:41:31.527] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-40_FPIXTest-17C-Nebraska-160628-1338_2016-06-28_13h38m_1467139113//000_FPIXTest_p17//dacParameters_C0.dat
[13:41:31.527] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-40_FPIXTest-17C-Nebraska-160628-1338_2016-06-28_13h38m_1467139113//000_FPIXTest_p17//dacParameters_C1.dat
[13:41:31.528] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-40_FPIXTest-17C-Nebraska-160628-1338_2016-06-28_13h38m_1467139113//000_FPIXTest_p17//dacParameters_C2.dat
[13:41:31.528] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-40_FPIXTest-17C-Nebraska-160628-1338_2016-06-28_13h38m_1467139113//000_FPIXTest_p17//dacParameters_C3.dat
[13:41:31.528] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-40_FPIXTest-17C-Nebraska-160628-1338_2016-06-28_13h38m_1467139113//000_FPIXTest_p17//dacParameters_C4.dat
[13:41:31.528] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-40_FPIXTest-17C-Nebraska-160628-1338_2016-06-28_13h38m_1467139113//000_FPIXTest_p17//dacParameters_C5.dat
[13:41:31.528] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-40_FPIXTest-17C-Nebraska-160628-1338_2016-06-28_13h38m_1467139113//000_FPIXTest_p17//dacParameters_C6.dat
[13:41:31.528] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-40_FPIXTest-17C-Nebraska-160628-1338_2016-06-28_13h38m_1467139113//000_FPIXTest_p17//dacParameters_C7.dat
[13:41:31.528] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-40_FPIXTest-17C-Nebraska-160628-1338_2016-06-28_13h38m_1467139113//000_FPIXTest_p17//dacParameters_C8.dat
[13:41:31.528] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-40_FPIXTest-17C-Nebraska-160628-1338_2016-06-28_13h38m_1467139113//000_FPIXTest_p17//dacParameters_C9.dat
[13:41:31.528] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-40_FPIXTest-17C-Nebraska-160628-1338_2016-06-28_13h38m_1467139113//000_FPIXTest_p17//dacParameters_C10.dat
[13:41:31.529] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-40_FPIXTest-17C-Nebraska-160628-1338_2016-06-28_13h38m_1467139113//000_FPIXTest_p17//dacParameters_C11.dat
[13:41:31.529] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-40_FPIXTest-17C-Nebraska-160628-1338_2016-06-28_13h38m_1467139113//000_FPIXTest_p17//dacParameters_C12.dat
[13:41:31.529] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-40_FPIXTest-17C-Nebraska-160628-1338_2016-06-28_13h38m_1467139113//000_FPIXTest_p17//dacParameters_C13.dat
[13:41:31.529] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-40_FPIXTest-17C-Nebraska-160628-1338_2016-06-28_13h38m_1467139113//000_FPIXTest_p17//dacParameters_C14.dat
[13:41:31.529] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-40_FPIXTest-17C-Nebraska-160628-1338_2016-06-28_13h38m_1467139113//000_FPIXTest_p17//dacParameters_C15.dat
[13:41:31.529] <TB1>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-P-3-40_FPIXTest-17C-Nebraska-160628-1338_2016-06-28_13h38m_1467139113//000_FPIXTest_p17//tbmParameters_C0a.dat
[13:41:31.529] <TB1>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-P-3-40_FPIXTest-17C-Nebraska-160628-1338_2016-06-28_13h38m_1467139113//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:41:31.529] <TB1>     INFO: PixTestPretest::doTest() done, duration: 66 seconds
[13:41:31.529] <TB1>    DEBUG: <PixTestPretest.cc/~PixTestPretest:L136> PixTestPretest dtor
[13:41:31.615] <TB1>    DEBUG: <PixTestTiming.cc/setParameter:L61> PixTestTiming::PixTest() targetclk = 4
[13:41:31.615] <TB1>    DEBUG: <PixTestTiming.cc/setParameter:L65> PixTestTiming::PixTest() ntrig = 10
[13:41:31.615] <TB1>    DEBUG: <PixTestTiming.cc/setParameter:L49> fNoTokenPass: 0
[13:41:31.615] <TB1>    DEBUG: <PixTestTiming.cc/init:L75> PixTestTiming::init()
[13:41:31.617] <TB1>     INFO: ######################################################################
[13:41:31.617] <TB1>     INFO: PixTestTiming::doTest()
[13:41:31.617] <TB1>     INFO: ######################################################################
[13:41:31.618] <TB1>     INFO:    ----------------------------------------------------------------------
[13:41:31.618] <TB1>     INFO:    PixTestTiming::TBMPhaseScan()
[13:41:31.618] <TB1>     INFO:    ----------------------------------------------------------------------
[13:41:31.618] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[13:41:33.516] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[13:41:35.790] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[13:41:38.064] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[13:41:40.337] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[13:41:42.612] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[13:41:44.885] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[13:41:47.158] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[13:41:49.432] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[13:41:51.706] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[13:41:53.981] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[13:41:56.255] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[13:41:58.528] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[13:42:00.802] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[13:42:03.075] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[13:42:05.348] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[13:42:07.621] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[13:42:09.144] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[13:42:10.664] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[13:42:12.187] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[13:42:13.707] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[13:42:15.227] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[13:42:16.750] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[13:42:18.270] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[13:42:19.789] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[13:42:21.312] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[13:42:22.835] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[13:42:24.358] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[13:42:25.881] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[13:42:27.405] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[13:42:28.927] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[13:42:30.450] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[13:42:31.973] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[13:42:33.505] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[13:42:35.025] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[13:42:36.545] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[13:42:38.065] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[13:42:39.586] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[13:42:41.107] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[13:42:42.627] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[13:42:44.148] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[13:42:46.232] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[13:42:48.504] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[13:42:50.777] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[13:42:53.050] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[13:42:55.326] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[13:42:57.601] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[13:42:59.874] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[13:43:02.149] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[13:43:04.422] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[13:43:06.695] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[13:43:08.969] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[13:43:11.242] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[13:43:13.516] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[13:43:15.789] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[13:43:18.062] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[13:43:20.336] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[13:43:22.610] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[13:43:24.887] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[13:43:27.161] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[13:43:29.434] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[13:43:31.708] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[13:43:33.981] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[13:43:36.254] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[13:43:38.527] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[13:43:40.804] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[13:43:43.077] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[13:43:45.351] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[13:43:47.624] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[13:43:49.898] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[13:43:52.172] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[13:43:54.446] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[13:43:56.723] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[13:43:58.995] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[13:44:01.269] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[13:44:03.541] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[13:44:05.815] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[13:44:08.088] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[13:44:10.362] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[13:44:12.635] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[13:44:14.910] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[13:44:27.329] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[13:44:28.855] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[13:44:30.376] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[13:44:31.897] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[13:44:33.419] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[13:44:34.943] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[13:44:36.462] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[13:44:37.984] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[13:44:39.505] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[13:44:41.028] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[13:44:42.551] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[13:44:44.074] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[13:44:45.596] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[13:44:47.119] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[13:44:48.643] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[13:44:50.165] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[13:44:51.685] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[13:44:53.206] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[13:44:54.726] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[13:44:56.247] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[13:44:57.774] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[13:44:59.293] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[13:45:00.814] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[13:45:02.335] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[13:45:04.611] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[13:45:06.884] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[13:45:09.158] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[13:45:11.431] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[13:45:13.704] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[13:45:15.977] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[13:45:18.250] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[13:45:20.523] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[13:45:22.801] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[13:45:25.075] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[13:45:27.349] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[13:45:29.623] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[13:45:31.896] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[13:45:34.169] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[13:45:36.444] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[13:45:38.717] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[13:45:40.990] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[13:45:43.263] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[13:45:45.537] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[13:45:47.809] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[13:45:50.083] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[13:45:52.355] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[13:45:54.629] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[13:45:57.287] <TB1>     INFO: TBM Phase Settings: 240
[13:45:57.287] <TB1>     INFO: 400MHz Phase: 4
[13:45:57.287] <TB1>     INFO: 160MHz Phase: 7
[13:45:57.287] <TB1>     INFO: Functional Phase Area: 5
[13:45:57.291] <TB1>     INFO: Test took 265673 ms.
[13:45:57.291] <TB1>     INFO: PixTestTiming::TBMPhaseScan() done.
[13:45:57.291] <TB1>     INFO:    ----------------------------------------------------------------------
[13:45:57.291] <TB1>     INFO:    PixTestTiming::ROCDelayScan()
[13:45:57.291] <TB1>     INFO:    ----------------------------------------------------------------------
[13:45:57.291] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 0 ROCDelay Setting: 11000000
[13:45:58.433] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 1 ROCDelay Setting: 11000001
[13:46:02.209] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 2 ROCDelay Setting: 11000010
[13:46:05.986] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 3 ROCDelay Setting: 11000011
[13:46:09.760] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 4 ROCDelay Setting: 11000100
[13:46:13.538] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 5 ROCDelay Setting: 11000101
[13:46:17.313] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 6 ROCDelay Setting: 11000110
[13:46:21.089] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 7 ROCDelay Setting: 11000111
[13:46:24.865] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 0 ROCDelay Setting: 11001000
[13:46:26.385] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 1 ROCDelay Setting: 11001001
[13:46:27.905] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 2 ROCDelay Setting: 11001010
[13:46:29.429] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 3 ROCDelay Setting: 11001011
[13:46:30.947] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 4 ROCDelay Setting: 11001100
[13:46:32.467] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 5 ROCDelay Setting: 11001101
[13:46:33.987] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 6 ROCDelay Setting: 11001110
[13:46:35.508] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 7 ROCDelay Setting: 11001111
[13:46:37.029] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 0 ROCDelay Setting: 11010000
[13:46:38.549] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 1 ROCDelay Setting: 11010001
[13:46:40.069] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 2 ROCDelay Setting: 11010010
[13:46:42.342] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 3 ROCDelay Setting: 11010011
[13:46:44.615] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 4 ROCDelay Setting: 11010100
[13:46:46.889] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 5 ROCDelay Setting: 11010101
[13:46:49.163] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 6 ROCDelay Setting: 11010110
[13:46:51.437] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 7 ROCDelay Setting: 11010111
[13:46:52.957] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 0 ROCDelay Setting: 11011000
[13:46:54.476] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 1 ROCDelay Setting: 11011001
[13:46:55.997] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 2 ROCDelay Setting: 11011010
[13:46:58.270] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 3 ROCDelay Setting: 11011011
[13:47:00.547] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 4 ROCDelay Setting: 11011100
[13:47:02.822] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 5 ROCDelay Setting: 11011101
[13:47:05.095] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 6 ROCDelay Setting: 11011110
[13:47:07.368] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 7 ROCDelay Setting: 11011111
[13:47:08.890] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 0 ROCDelay Setting: 11100000
[13:47:10.410] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 1 ROCDelay Setting: 11100001
[13:47:11.929] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 2 ROCDelay Setting: 11100010
[13:47:14.204] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 3 ROCDelay Setting: 11100011
[13:47:16.478] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 4 ROCDelay Setting: 11100100
[13:47:18.751] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 5 ROCDelay Setting: 11100101
[13:47:21.024] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 6 ROCDelay Setting: 11100110
[13:47:23.298] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 7 ROCDelay Setting: 11100111
[13:47:24.817] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 0 ROCDelay Setting: 11101000
[13:47:26.337] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 1 ROCDelay Setting: 11101001
[13:47:27.857] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 2 ROCDelay Setting: 11101010
[13:47:30.130] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 3 ROCDelay Setting: 11101011
[13:47:32.404] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 4 ROCDelay Setting: 11101100
[13:47:34.677] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 5 ROCDelay Setting: 11101101
[13:47:36.951] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 6 ROCDelay Setting: 11101110
[13:47:39.224] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 7 ROCDelay Setting: 11101111
[13:47:40.744] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 0 ROCDelay Setting: 11110000
[13:47:42.263] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 1 ROCDelay Setting: 11110001
[13:47:43.782] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 2 ROCDelay Setting: 11110010
[13:47:46.058] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 3 ROCDelay Setting: 11110011
[13:47:48.332] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 4 ROCDelay Setting: 11110100
[13:47:50.608] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 5 ROCDelay Setting: 11110101
[13:47:52.882] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 6 ROCDelay Setting: 11110110
[13:47:55.156] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 7 ROCDelay Setting: 11110111
[13:47:56.675] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 0 ROCDelay Setting: 11111000
[13:47:58.195] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 1 ROCDelay Setting: 11111001
[13:47:59.715] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 2 ROCDelay Setting: 11111010
[13:48:01.237] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 3 ROCDelay Setting: 11111011
[13:48:02.756] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 4 ROCDelay Setting: 11111100
[13:48:04.276] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 5 ROCDelay Setting: 11111101
[13:48:05.796] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 6 ROCDelay Setting: 11111110
[13:48:07.317] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 7 ROCDelay Setting: 11111111
[13:48:09.220] <TB1>     INFO: ROC Delay Settings: 228
[13:48:09.220] <TB1>     INFO: ROC Header-Trailer/Token Delay: 11
[13:48:09.220] <TB1>     INFO: ROC Port 0 Delay: 4
[13:48:09.220] <TB1>     INFO: ROC Port 1 Delay: 4
[13:48:09.220] <TB1>     INFO: Functional ROC Area: 5
[13:48:09.225] <TB1>     INFO: Test took 131934 ms.
[13:48:09.225] <TB1>     INFO: PixTestTiming::ROCDelayScan() done.
[13:48:09.225] <TB1>     INFO:    ----------------------------------------------------------------------
[13:48:09.225] <TB1>     INFO:    PixTestTiming::TimingTest()
[13:48:09.225] <TB1>     INFO:    ----------------------------------------------------------------------
[13:48:10.364] <TB1>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a001 80c0 4e18 4e18 4e18 4e18 4e19 4e19 4e19 4e19 e062 c000 a101 8000 4e19 4e19 4e19 4e19 4e19 4e19 4e19 4e19 e062 c000 
[13:48:10.364] <TB1>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a002 8000 4e18 4e18 4e19 4e19 4e18 4e18 4e19 4e19 e022 c000 a102 8040 4e1b 4e1b 4e1b 4e1b 4e1b 4e1b 4e1b 4e1b e022 c000 
[13:48:10.364] <TB1>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a003 8040 4e18 4e19 4e18 4e19 4e18 4e19 4e18 4e19 e022 c000 a103 80b1 4e19 4e19 4e19 4e19 4e19 4e19 4e19 4e19 e022 c000 
[13:48:10.364] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 1000000/10000000 Triggers
[13:48:24.803] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:48:24.803] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 2000000/10000000 Triggers
[13:48:39.167] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:48:39.167] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 3000000/10000000 Triggers
[13:48:53.583] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:48:53.583] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 4000000/10000000 Triggers
[13:49:07.964] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:49:07.964] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 5000000/10000000 Triggers
[13:49:22.430] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:49:22.430] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 6000000/10000000 Triggers
[13:49:36.651] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:49:36.651] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 7000000/10000000 Triggers
[13:49:50.853] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:49:50.853] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 8000000/10000000 Triggers
[13:50:05.037] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:50:05.037] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 9000000/10000000 Triggers
[13:50:19.235] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:50:19.235] <TB1>    DEBUG: <PixTest.cc/getEvents:L2470> Collecting 10000000/10000000 Triggers
[13:50:33.455] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:50:33.833] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:50:33.845] <TB1>     INFO: Decoding statistics:
[13:50:33.845] <TB1>     INFO:   General information:
[13:50:33.845] <TB1>     INFO: 	 16bit words read:         240000000
[13:50:33.845] <TB1>     INFO: 	 valid events total:       20000000
[13:50:33.845] <TB1>     INFO: 	 empty events:             20000000
[13:50:33.845] <TB1>     INFO: 	 valid events with pixels: 0
[13:50:33.845] <TB1>     INFO: 	 valid pixel hits:         0
[13:50:33.845] <TB1>     INFO:   Event errors: 	           0
[13:50:33.845] <TB1>     INFO: 	 start marker:             0
[13:50:33.845] <TB1>     INFO: 	 stop marker:              0
[13:50:33.845] <TB1>     INFO: 	 overflow:                 0
[13:50:33.845] <TB1>     INFO: 	 invalid 5bit words:       0
[13:50:33.845] <TB1>     INFO: 	 invalid XOR eye diagram:  0
[13:50:33.845] <TB1>     INFO:   TBM errors: 		           0
[13:50:33.845] <TB1>     INFO: 	 flawed TBM headers:       0
[13:50:33.845] <TB1>     INFO: 	 flawed TBM trailers:      0
[13:50:33.845] <TB1>     INFO: 	 event ID mismatches:      0
[13:50:33.845] <TB1>     INFO:   ROC errors: 		           0
[13:50:33.845] <TB1>     INFO: 	 missing ROC header(s):    0
[13:50:33.845] <TB1>     INFO: 	 misplaced readback start: 0
[13:50:33.845] <TB1>     INFO:   Pixel decoding errors:	   0
[13:50:33.845] <TB1>     INFO: 	 pixel data incomplete:    0
[13:50:33.845] <TB1>     INFO: 	 pixel address:            0
[13:50:33.845] <TB1>     INFO: 	 pulse height fill bit:    0
[13:50:33.845] <TB1>     INFO: 	 buffer corruption:        0
[13:50:33.845] <TB1>     INFO:    ----------------------------------------------------------------------
[13:50:33.845] <TB1>     INFO:    The fraction of properly decoded events is 100.00%: 10000000/10000000
[13:50:33.845] <TB1>     INFO:    ----------------------------------------------------------------------
[13:50:33.845] <TB1>     INFO:    ----------------------------------------------------------------------
[13:50:33.845] <TB1>     INFO:    Read back bit status: 1
[13:50:33.845] <TB1>     INFO:    ----------------------------------------------------------------------
[13:50:33.845] <TB1>     INFO:    ----------------------------------------------------------------------
[13:50:33.845] <TB1>     INFO:    Timings are good!
[13:50:33.846] <TB1>     INFO:    ----------------------------------------------------------------------
[13:50:33.846] <TB1>     INFO: Test took 144621 ms.
[13:50:33.846] <TB1>     INFO: PixTestTiming::TimingTest() done.
[13:50:33.846] <TB1>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-P-3-40_FPIXTest-17C-Nebraska-160628-1338_2016-06-28_13h38m_1467139113//000_FPIXTest_p17//tbmParameters_C0a.dat
[13:50:33.846] <TB1>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-P-3-40_FPIXTest-17C-Nebraska-160628-1338_2016-06-28_13h38m_1467139113//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:50:33.846] <TB1>     INFO: PixTestTiming::doTest took 542231 ms.
[13:50:33.846] <TB1>     INFO: PixTestTiming::doTest() done
[13:50:33.846] <TB1>    DEBUG: <PixTestTiming.cc/~PixTestTiming:L98> PixTestTiming dtor
[13:50:33.846] <TB1>     INFO: Write out TBMPhaseScan_0_V0
[13:50:33.846] <TB1>     INFO: Write out TBMPhaseScan_1_V0
[13:50:33.846] <TB1>     INFO: Write out CombinedTBMPhaseScan_V0
[13:50:33.846] <TB1>     INFO: Write out ROCDelayScan3_V0
[13:50:33.847] <TB1>    DEBUG: <PixTestAlive.cc/init:L83> PixTestAlive::init()
[13:50:33.847] <TB1>    DEBUG: <PixTestAlive.cc/PixTestAlive:L21> PixTestAlive ctor(PixSetup &a, string, TGTab *)
[13:50:34.200] <TB1>     INFO: ######################################################################
[13:50:34.200] <TB1>     INFO: PixTestAlive::doTest()
[13:50:34.200] <TB1>     INFO: ######################################################################
[13:50:34.203] <TB1>     INFO:    ----------------------------------------------------------------------
[13:50:34.203] <TB1>     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[13:50:34.203] <TB1>     INFO:    ----------------------------------------------------------------------
[13:50:34.205] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:50:34.547] <TB1>     INFO: Expecting 41600 events.
[13:50:38.641] <TB1>     INFO: 41600 events read in total (3379ms).
[13:50:38.641] <TB1>     INFO: Test took 4436ms.
[13:50:38.650] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:50:38.650] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66559
[13:50:38.650] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[13:50:39.027] <TB1>     INFO: PixTestAlive::aliveTest() done
[13:50:39.027] <TB1>     INFO: number of dead pixels (per ROC):     0    0    0    0    0    0    0    1    0    0    0    0    0    0    0    0
[13:50:39.027] <TB1>    DEBUG: <PixTestAlive.cc/aliveTest:L199> number of red-efficiency pixels:     0    0    0    0    0    0    0    1    0    0    0    0    0    0    0    0
[13:50:39.031] <TB1>     INFO:    ----------------------------------------------------------------------
[13:50:39.031] <TB1>     INFO:    PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[13:50:39.031] <TB1>     INFO:    ----------------------------------------------------------------------
[13:50:39.032] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:50:39.375] <TB1>     INFO: Expecting 41600 events.
[13:50:42.338] <TB1>     INFO: 41600 events read in total (2248ms).
[13:50:42.339] <TB1>     INFO: Test took 3307ms.
[13:50:42.339] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:50:42.339] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 0
[13:50:42.339] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists MaskTest_C0 .. MaskTest_C15
[13:50:42.340] <TB1>     INFO: mask vs. old pixelAlive PixelAlive_C0_V0 ..  PixelAlive_C15_V0
[13:50:42.743] <TB1>     INFO: PixTestAlive::maskTest() done
[13:50:42.743] <TB1>     INFO: number of mask-defect pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[13:50:42.745] <TB1>     INFO:    ----------------------------------------------------------------------
[13:50:42.746] <TB1>     INFO:    PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[13:50:42.746] <TB1>     INFO:    ----------------------------------------------------------------------
[13:50:42.747] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:50:43.092] <TB1>     INFO: Expecting 41600 events.
[13:50:47.181] <TB1>     INFO: 41600 events read in total (3374ms).
[13:50:47.181] <TB1>     INFO: Test took 4434ms.
[13:50:47.189] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:50:47.189] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66559
[13:50:47.189] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists AddressDecodingTest_C0 .. AddressDecodingTest_C15
[13:50:47.568] <TB1>     INFO: PixTestAlive::addressDecodingTest() done
[13:50:47.568] <TB1>     INFO: number of address-decoding pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[13:50:47.568] <TB1>     INFO: PixTestAlive::doTest() done, duration: 13 seconds
[13:50:47.568] <TB1>    DEBUG: <PixTestAlive.cc/~PixTestAlive:L115> PixTestAlive dtor
[13:50:47.577] <TB1>     INFO: ######################################################################
[13:50:47.577] <TB1>     INFO: PixTestTrim::doTest()
[13:50:47.577] <TB1>     INFO: ######################################################################
[13:50:47.580] <TB1>     INFO:    ----------------------------------------------------------------------
[13:50:47.580] <TB1>     INFO:    PixTestTrim::trimTest() ntrig = 8, vcal = 35
[13:50:47.580] <TB1>     INFO:    ----------------------------------------------------------------------
[13:50:47.656] <TB1>     INFO: ---> VthrComp thr map (minimal VthrComp)
[13:50:47.656] <TB1>     INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[13:50:47.680] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:50:47.680] <TB1>     INFO:     run 1 of 1
[13:50:47.680] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:50:48.024] <TB1>     INFO: Expecting 5025280 events.
[13:51:32.861] <TB1>     INFO: 1387880 events read in total (44122ms).
[13:52:17.098] <TB1>     INFO: 2763008 events read in total (88359ms).
[13:53:01.489] <TB1>     INFO: 4149272 events read in total (132751ms).
[13:53:29.560] <TB1>     INFO: 5025280 events read in total (160821ms).
[13:53:29.604] <TB1>     INFO: Test took 161923ms.
[13:53:29.664] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:53:29.779] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:53:31.265] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:53:32.693] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:53:34.124] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:53:35.519] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:53:36.900] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:53:38.300] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:53:39.684] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:53:41.063] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:53:42.460] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:53:43.783] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:53:45.165] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:53:46.540] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:53:47.823] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:53:49.128] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:53:50.501] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:53:51.820] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 230338560
[13:53:51.825] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 93.1045 minThrLimit = 93.0983 minThrNLimit = 120.77 -> result = 93.1045 -> 93
[13:53:51.825] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 98.5939 minThrLimit = 98.5465 minThrNLimit = 122.867 -> result = 98.5939 -> 98
[13:53:51.826] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 100.464 minThrLimit = 100.463 minThrNLimit = 123.27 -> result = 100.464 -> 100
[13:53:51.826] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 90.3599 minThrLimit = 90.3547 minThrNLimit = 116.006 -> result = 90.3599 -> 90
[13:53:51.826] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 86.0199 minThrLimit = 86.0106 minThrNLimit = 109.809 -> result = 86.0199 -> 86
[13:53:51.827] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 98.637 minThrLimit = 98.6248 minThrNLimit = 120.353 -> result = 98.637 -> 98
[13:53:51.827] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 87.4264 minThrLimit = 87.3719 minThrNLimit = 112.925 -> result = 87.4264 -> 87
[13:53:51.828] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 91.9984 minThrLimit = 91.9911 minThrNLimit = 115.603 -> result = 91.9984 -> 91
[13:53:51.828] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 98.9232 minThrLimit = 98.8803 minThrNLimit = 121.413 -> result = 98.9232 -> 98
[13:53:51.828] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 93.3264 minThrLimit = 93.3148 minThrNLimit = 114.727 -> result = 93.3264 -> 93
[13:53:51.829] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 93.0102 minThrLimit = 93.005 minThrNLimit = 120.376 -> result = 93.0102 -> 93
[13:53:51.829] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 101.703 minThrLimit = 101.689 minThrNLimit = 124.798 -> result = 101.703 -> 101
[13:53:51.830] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 86.5284 minThrLimit = 86.5094 minThrNLimit = 105.275 -> result = 86.5284 -> 86
[13:53:51.830] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 86.2197 minThrLimit = 86.1938 minThrNLimit = 108.696 -> result = 86.2197 -> 86
[13:53:51.830] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 97.4794 minThrLimit = 97.4483 minThrNLimit = 120.95 -> result = 97.4794 -> 97
[13:53:51.831] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 86.7555 minThrLimit = 86.7398 minThrNLimit = 108.525 -> result = 86.7555 -> 86
[13:53:51.831] <TB1>     INFO: ROC 0 VthrComp = 93
[13:53:51.831] <TB1>     INFO: ROC 1 VthrComp = 98
[13:53:51.831] <TB1>     INFO: ROC 2 VthrComp = 100
[13:53:51.831] <TB1>     INFO: ROC 3 VthrComp = 90
[13:53:51.831] <TB1>     INFO: ROC 4 VthrComp = 86
[13:53:51.831] <TB1>     INFO: ROC 5 VthrComp = 98
[13:53:51.831] <TB1>     INFO: ROC 6 VthrComp = 87
[13:53:51.831] <TB1>     INFO: ROC 7 VthrComp = 91
[13:53:51.831] <TB1>     INFO: ROC 8 VthrComp = 98
[13:53:51.832] <TB1>     INFO: ROC 9 VthrComp = 93
[13:53:51.832] <TB1>     INFO: ROC 10 VthrComp = 93
[13:53:51.832] <TB1>     INFO: ROC 11 VthrComp = 101
[13:53:51.832] <TB1>     INFO: ROC 12 VthrComp = 86
[13:53:51.832] <TB1>     INFO: ROC 13 VthrComp = 86
[13:53:51.833] <TB1>     INFO: ROC 14 VthrComp = 97
[13:53:51.833] <TB1>     INFO: ROC 15 VthrComp = 86
[13:53:51.833] <TB1>     INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[13:53:51.833] <TB1>     INFO: ---> dac: vcal name: TrimThr1 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[13:53:51.854] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:53:51.854] <TB1>     INFO:     run 1 of 1
[13:53:51.854] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:53:52.198] <TB1>     INFO: Expecting 5025280 events.
[13:54:28.669] <TB1>     INFO: 884312 events read in total (35756ms).
[13:55:02.728] <TB1>     INFO: 1766880 events read in total (69815ms).
[13:55:38.164] <TB1>     INFO: 2648432 events read in total (105251ms).
[13:56:12.567] <TB1>     INFO: 3521000 events read in total (139654ms).
[13:56:47.721] <TB1>     INFO: 4389624 events read in total (174808ms).
[13:57:13.549] <TB1>     INFO: 5025280 events read in total (200636ms).
[13:57:13.629] <TB1>     INFO: Test took 201775ms.
[13:57:13.810] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:57:14.176] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:57:15.735] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:57:17.322] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:57:18.903] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:57:20.465] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:57:22.035] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:57:23.613] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:57:25.189] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:57:26.751] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:57:28.322] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:57:29.893] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:57:31.432] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:57:33.015] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:57:34.589] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:57:36.162] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:57:37.738] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:57:39.304] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 278507520
[13:57:39.309] <TB1>     INFO:    roc 0 with ID = 0  has maximal Vcal 53.6055 for pixel 0/28 mean/min/max = 43.9316/33.7198/54.1433
[13:57:39.310] <TB1>     INFO:    roc 1 with ID = 1  has maximal Vcal 57.4614 for pixel 4/2 mean/min/max = 44.9722/32.4412/57.5033
[13:57:39.310] <TB1>     INFO:    roc 2 with ID = 2  has maximal Vcal 55.7447 for pixel 4/0 mean/min/max = 44.4025/32.4506/56.3543
[13:57:39.311] <TB1>     INFO:    roc 3 with ID = 3  has maximal Vcal 55.6204 for pixel 2/20 mean/min/max = 44.8978/33.6936/56.102
[13:57:39.311] <TB1>     INFO:    roc 4 with ID = 4  has maximal Vcal 57.1871 for pixel 15/9 mean/min/max = 44.5846/31.8328/57.3365
[13:57:39.312] <TB1>     INFO:    roc 5 with ID = 5  has maximal Vcal 56.2413 for pixel 45/79 mean/min/max = 44.2422/32.1965/56.2879
[13:57:39.312] <TB1>     INFO:    roc 6 with ID = 6  has maximal Vcal 56.0578 for pixel 21/10 mean/min/max = 44.2335/32.2789/56.1882
[13:57:39.312] <TB1>     INFO:    roc 7 with ID = 7  has maximal Vcal 56.8387 for pixel 20/25 mean/min/max = 45.6034/34.3554/56.8513
[13:57:39.313] <TB1>     INFO:    roc 8 with ID = 8  has maximal Vcal 55.7155 for pixel 14/65 mean/min/max = 44.4674/32.568/56.3668
[13:57:39.313] <TB1>     INFO:    roc 9 with ID = 9  has maximal Vcal 56.7589 for pixel 1/7 mean/min/max = 45.0446/33.2086/56.8807
[13:57:39.314] <TB1>     INFO:    roc 10 with ID = 10  has maximal Vcal 55.9443 for pixel 3/79 mean/min/max = 44.4392/32.8599/56.0185
[13:57:39.314] <TB1>     INFO:    roc 11 with ID = 11  has maximal Vcal 58.6921 for pixel 12/42 mean/min/max = 45.4939/32.2313/58.7565
[13:57:39.315] <TB1>     INFO:    roc 12 with ID = 12  has maximal Vcal 58.4253 for pixel 24/71 mean/min/max = 45.3943/32.185/58.6036
[13:57:39.315] <TB1>     INFO:    roc 13 with ID = 13  has maximal Vcal 53.9713 for pixel 11/79 mean/min/max = 43.3007/31.887/54.7144
[13:57:39.315] <TB1>     INFO:    roc 14 with ID = 14  has maximal Vcal 57.4446 for pixel 10/79 mean/min/max = 44.7277/31.932/57.5234
[13:57:39.316] <TB1>     INFO:    roc 15 with ID = 15  has maximal Vcal 56.7875 for pixel 17/28 mean/min/max = 44.7948/32.7005/56.8891
[13:57:39.316] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:57:39.449] <TB1>     INFO: Expecting 411648 events.
[13:57:47.159] <TB1>     INFO: 411648 events read in total (6995ms).
[13:57:47.165] <TB1>     INFO: Expecting 411648 events.
[13:57:54.788] <TB1>     INFO: 411648 events read in total (6959ms).
[13:57:54.799] <TB1>     INFO: Expecting 411648 events.
[13:58:02.431] <TB1>     INFO: 411648 events read in total (6975ms).
[13:58:02.443] <TB1>     INFO: Expecting 411648 events.
[13:58:10.060] <TB1>     INFO: 411648 events read in total (6958ms).
[13:58:10.074] <TB1>     INFO: Expecting 411648 events.
[13:58:17.757] <TB1>     INFO: 411648 events read in total (7026ms).
[13:58:17.774] <TB1>     INFO: Expecting 411648 events.
[13:58:25.196] <TB1>     INFO: 411648 events read in total (6775ms).
[13:58:25.215] <TB1>     INFO: Expecting 411648 events.
[13:58:32.727] <TB1>     INFO: 411648 events read in total (6854ms).
[13:58:32.749] <TB1>     INFO: Expecting 411648 events.
[13:58:40.238] <TB1>     INFO: 411648 events read in total (6845ms).
[13:58:40.265] <TB1>     INFO: Expecting 411648 events.
[13:58:47.840] <TB1>     INFO: 411648 events read in total (6932ms).
[13:58:47.867] <TB1>     INFO: Expecting 411648 events.
[13:58:55.454] <TB1>     INFO: 411648 events read in total (6946ms).
[13:58:55.484] <TB1>     INFO: Expecting 411648 events.
[13:59:03.128] <TB1>     INFO: 411648 events read in total (7001ms).
[13:59:03.160] <TB1>     INFO: Expecting 411648 events.
[13:59:10.773] <TB1>     INFO: 411648 events read in total (6976ms).
[13:59:10.808] <TB1>     INFO: Expecting 411648 events.
[13:59:18.457] <TB1>     INFO: 411648 events read in total (7015ms).
[13:59:18.492] <TB1>     INFO: Expecting 411648 events.
[13:59:26.119] <TB1>     INFO: 411648 events read in total (6990ms).
[13:59:26.160] <TB1>     INFO: Expecting 411648 events.
[13:59:33.738] <TB1>     INFO: 411648 events read in total (6947ms).
[13:59:33.779] <TB1>     INFO: Expecting 411648 events.
[13:59:41.326] <TB1>     INFO: 411648 events read in total (6915ms).
[13:59:41.370] <TB1>     INFO: Test took 122054ms.
[13:59:41.880] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.5936 < 35 for itrim = 96; old thr = 34.1509 ... break
[13:59:41.921] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2284 < 35 for itrim = 108; old thr = 34.3444 ... break
[13:59:41.958] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.5529 < 35 for itrim+1 = 102; old thr = 34.5744 ... break
[13:59:41.994] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1373 < 35 for itrim = 101; old thr = 34.0607 ... break
[13:59:42.041] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.2218 < 35 for itrim+1 = 115; old thr = 34.8486 ... break
[13:59:42.072] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.23 < 35 for itrim = 93; old thr = 34.1641 ... break
[13:59:42.123] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0057 < 35 for itrim = 113; old thr = 33.9762 ... break
[13:59:42.166] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.4175 < 35 for itrim+1 = 110; old thr = 34.6576 ... break
[13:59:42.202] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.3371 < 35 for itrim+1 = 105; old thr = 34.9106 ... break
[13:59:42.233] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.162 < 35 for itrim = 98; old thr = 34.1242 ... break
[13:59:42.274] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1164 < 35 for itrim = 105; old thr = 34.4157 ... break
[13:59:42.311] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0734 < 35 for itrim = 107; old thr = 33.5336 ... break
[13:59:42.347] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.4813 < 35 for itrim+1 = 98; old thr = 34.5525 ... break
[13:59:42.384] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0228 < 35 for itrim = 92; old thr = 34.2936 ... break
[13:59:42.415] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1009 < 35 for itrim = 99; old thr = 34.2545 ... break
[13:59:42.456] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.261 < 35 for itrim+1 = 102; old thr = 34.8855 ... break
[13:59:42.531] <TB1>     INFO: ---> dac: vcal name: TrimThr2 ntrig: 8 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[13:59:42.542] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:59:42.542] <TB1>     INFO:     run 1 of 1
[13:59:42.542] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:59:42.885] <TB1>     INFO: Expecting 5025280 events.
[14:00:18.024] <TB1>     INFO: 869456 events read in total (34425ms).
[14:00:53.239] <TB1>     INFO: 1737360 events read in total (69640ms).
[14:01:28.434] <TB1>     INFO: 2605096 events read in total (104835ms).
[14:02:03.291] <TB1>     INFO: 3463088 events read in total (139692ms).
[14:02:38.243] <TB1>     INFO: 4317600 events read in total (174644ms).
[14:03:07.146] <TB1>     INFO: 5025280 events read in total (203547ms).
[14:03:07.236] <TB1>     INFO: Test took 204694ms.
[14:03:07.433] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:03:07.825] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:03:09.411] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:03:11.030] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:03:12.643] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:03:14.221] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:03:15.800] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:03:17.398] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:03:18.987] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:03:20.557] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:03:22.143] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:03:23.728] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:03:25.293] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:03:26.894] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:03:28.494] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:03:30.048] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:03:31.635] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:03:33.217] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 272441344
[14:03:33.219] <TB1>     INFO: ---> TrimStepCorr4 extremal thresholds: 10.740516 .. 48.762831
[14:03:33.294] <TB1>     INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 8 dacrange: 0 .. 58 (-1/-1) hits flags = 528 (plus default)
[14:03:33.304] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:03:33.305] <TB1>     INFO:     run 1 of 1
[14:03:33.305] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:03:33.651] <TB1>     INFO: Expecting 1963520 events.
[14:04:15.044] <TB1>     INFO: 1184488 events read in total (40678ms).
[14:04:41.230] <TB1>     INFO: 1963520 events read in total (66864ms).
[14:04:41.254] <TB1>     INFO: Test took 67949ms.
[14:04:41.293] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:04:41.373] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:04:42.371] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:04:43.369] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:04:44.365] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:04:45.360] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:04:46.358] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:04:47.353] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:04:48.351] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:04:49.345] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:04:50.344] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:04:51.337] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:04:52.334] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:04:53.330] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:04:54.324] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:04:55.328] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:04:56.325] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:04:57.323] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 254009344
[14:04:57.405] <TB1>     INFO: ---> TrimStepCorr2 extremal thresholds: 17.098738 .. 45.009762
[14:04:57.481] <TB1>     INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 8 dacrange: 7 .. 55 (-1/-1) hits flags = 528 (plus default)
[14:04:57.491] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:04:57.491] <TB1>     INFO:     run 1 of 1
[14:04:57.491] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:04:57.834] <TB1>     INFO: Expecting 1630720 events.
[14:05:38.522] <TB1>     INFO: 1149168 events read in total (39973ms).
[14:05:56.040] <TB1>     INFO: 1630720 events read in total (57491ms).
[14:05:56.056] <TB1>     INFO: Test took 58565ms.
[14:05:56.094] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:05:56.182] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:05:57.208] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:05:58.182] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:05:59.147] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:06:00.118] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:06:01.090] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:06:02.058] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:06:03.035] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:06:03.003] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:06:04.976] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:06:05.950] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:06:06.928] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:06:07.900] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:06:08.874] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:06:09.866] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:06:10.853] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:06:11.845] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 295444480
[14:06:11.926] <TB1>     INFO: ---> TrimStepCorr1a extremal thresholds: 20.764163 .. 41.243892
[14:06:11.001] <TB1>     INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 8 dacrange: 10 .. 51 (-1/-1) hits flags = 528 (plus default)
[14:06:12.012] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:06:12.012] <TB1>     INFO:     run 1 of 1
[14:06:12.012] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:06:12.354] <TB1>     INFO: Expecting 1397760 events.
[14:06:54.515] <TB1>     INFO: 1177920 events read in total (41446ms).
[14:07:02.380] <TB1>     INFO: 1397760 events read in total (49311ms).
[14:07:02.400] <TB1>     INFO: Test took 50388ms.
[14:07:02.433] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:07:02.499] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:07:03.546] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:07:04.750] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:07:05.767] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:07:06.791] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:07:07.893] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:07:08.989] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:07:10.193] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:07:11.346] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:07:12.422] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:07:13.385] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:07:14.347] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:07:15.306] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:07:16.264] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:07:17.226] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:07:18.183] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:07:19.140] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 309420032
[14:07:19.222] <TB1>     INFO: ---> TrimStepCorr1b extremal thresholds: 22.909268 .. 40.988756
[14:07:19.297] <TB1>     INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 8 dacrange: 12 .. 50 (-1/-1) hits flags = 528 (plus default)
[14:07:19.307] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:07:19.307] <TB1>     INFO:     run 1 of 1
[14:07:19.307] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:07:19.653] <TB1>     INFO: Expecting 1297920 events.
[14:08:01.906] <TB1>     INFO: 1175608 events read in total (41538ms).
[14:08:06.337] <TB1>     INFO: 1297920 events read in total (45969ms).
[14:08:06.355] <TB1>     INFO: Test took 47049ms.
[14:08:06.388] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:08:06.449] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:08:07.403] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:08:08.349] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:08:09.295] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:08:10.248] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:08:11.201] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:08:12.172] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:08:13.128] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:08:14.085] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:08:15.040] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:08:15.003] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:08:16.961] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:08:17.915] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:08:18.866] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:08:19.820] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:08:20.770] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:08:21.726] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 313393152
[14:08:21.807] <TB1>     INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[14:08:21.807] <TB1>     INFO: ---> dac: vcal name: TrimThrFinal ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[14:08:21.818] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:08:21.818] <TB1>     INFO:     run 1 of 1
[14:08:21.818] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:08:22.164] <TB1>     INFO: Expecting 1364480 events.
[14:09:02.267] <TB1>     INFO: 1076264 events read in total (39389ms).
[14:09:12.874] <TB1>     INFO: 1364480 events read in total (49996ms).
[14:09:12.888] <TB1>     INFO: Test took 51070ms.
[14:09:12.922] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:09:12.996] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:09:13.975] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:09:14.956] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:09:15.931] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:09:16.903] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:09:17.877] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:09:18.846] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:09:19.814] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:09:20.785] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:09:21.753] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:09:22.729] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:09:23.704] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:09:24.677] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:09:25.651] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:09:26.628] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:09:27.596] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:09:28.578] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 354697216
[14:09:28.612] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-40_FPIXTest-17C-Nebraska-160628-1338_2016-06-28_13h38m_1467139113//000_FPIXTest_p17//dacParameters35_C0.dat
[14:09:28.612] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-40_FPIXTest-17C-Nebraska-160628-1338_2016-06-28_13h38m_1467139113//000_FPIXTest_p17//dacParameters35_C1.dat
[14:09:28.612] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-40_FPIXTest-17C-Nebraska-160628-1338_2016-06-28_13h38m_1467139113//000_FPIXTest_p17//dacParameters35_C2.dat
[14:09:28.612] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-40_FPIXTest-17C-Nebraska-160628-1338_2016-06-28_13h38m_1467139113//000_FPIXTest_p17//dacParameters35_C3.dat
[14:09:28.613] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-40_FPIXTest-17C-Nebraska-160628-1338_2016-06-28_13h38m_1467139113//000_FPIXTest_p17//dacParameters35_C4.dat
[14:09:28.613] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-40_FPIXTest-17C-Nebraska-160628-1338_2016-06-28_13h38m_1467139113//000_FPIXTest_p17//dacParameters35_C5.dat
[14:09:28.614] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-40_FPIXTest-17C-Nebraska-160628-1338_2016-06-28_13h38m_1467139113//000_FPIXTest_p17//dacParameters35_C6.dat
[14:09:28.614] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-40_FPIXTest-17C-Nebraska-160628-1338_2016-06-28_13h38m_1467139113//000_FPIXTest_p17//dacParameters35_C7.dat
[14:09:28.614] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-40_FPIXTest-17C-Nebraska-160628-1338_2016-06-28_13h38m_1467139113//000_FPIXTest_p17//dacParameters35_C8.dat
[14:09:28.614] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-40_FPIXTest-17C-Nebraska-160628-1338_2016-06-28_13h38m_1467139113//000_FPIXTest_p17//dacParameters35_C9.dat
[14:09:28.614] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-40_FPIXTest-17C-Nebraska-160628-1338_2016-06-28_13h38m_1467139113//000_FPIXTest_p17//dacParameters35_C10.dat
[14:09:28.614] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-40_FPIXTest-17C-Nebraska-160628-1338_2016-06-28_13h38m_1467139113//000_FPIXTest_p17//dacParameters35_C11.dat
[14:09:28.615] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-40_FPIXTest-17C-Nebraska-160628-1338_2016-06-28_13h38m_1467139113//000_FPIXTest_p17//dacParameters35_C12.dat
[14:09:28.615] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-40_FPIXTest-17C-Nebraska-160628-1338_2016-06-28_13h38m_1467139113//000_FPIXTest_p17//dacParameters35_C13.dat
[14:09:28.615] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-40_FPIXTest-17C-Nebraska-160628-1338_2016-06-28_13h38m_1467139113//000_FPIXTest_p17//dacParameters35_C14.dat
[14:09:28.615] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-40_FPIXTest-17C-Nebraska-160628-1338_2016-06-28_13h38m_1467139113//000_FPIXTest_p17//dacParameters35_C15.dat
[14:09:28.615] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-3-40_FPIXTest-17C-Nebraska-160628-1338_2016-06-28_13h38m_1467139113//000_FPIXTest_p17//trimParameters35_C0.dat
[14:09:28.622] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-3-40_FPIXTest-17C-Nebraska-160628-1338_2016-06-28_13h38m_1467139113//000_FPIXTest_p17//trimParameters35_C1.dat
[14:09:28.629] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-3-40_FPIXTest-17C-Nebraska-160628-1338_2016-06-28_13h38m_1467139113//000_FPIXTest_p17//trimParameters35_C2.dat
[14:09:28.636] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-3-40_FPIXTest-17C-Nebraska-160628-1338_2016-06-28_13h38m_1467139113//000_FPIXTest_p17//trimParameters35_C3.dat
[14:09:28.642] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-3-40_FPIXTest-17C-Nebraska-160628-1338_2016-06-28_13h38m_1467139113//000_FPIXTest_p17//trimParameters35_C4.dat
[14:09:28.649] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-3-40_FPIXTest-17C-Nebraska-160628-1338_2016-06-28_13h38m_1467139113//000_FPIXTest_p17//trimParameters35_C5.dat
[14:09:28.656] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-3-40_FPIXTest-17C-Nebraska-160628-1338_2016-06-28_13h38m_1467139113//000_FPIXTest_p17//trimParameters35_C6.dat
[14:09:28.663] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-3-40_FPIXTest-17C-Nebraska-160628-1338_2016-06-28_13h38m_1467139113//000_FPIXTest_p17//trimParameters35_C7.dat
[14:09:28.669] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-3-40_FPIXTest-17C-Nebraska-160628-1338_2016-06-28_13h38m_1467139113//000_FPIXTest_p17//trimParameters35_C8.dat
[14:09:28.676] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-3-40_FPIXTest-17C-Nebraska-160628-1338_2016-06-28_13h38m_1467139113//000_FPIXTest_p17//trimParameters35_C9.dat
[14:09:28.683] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-3-40_FPIXTest-17C-Nebraska-160628-1338_2016-06-28_13h38m_1467139113//000_FPIXTest_p17//trimParameters35_C10.dat
[14:09:28.690] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-3-40_FPIXTest-17C-Nebraska-160628-1338_2016-06-28_13h38m_1467139113//000_FPIXTest_p17//trimParameters35_C11.dat
[14:09:28.697] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-3-40_FPIXTest-17C-Nebraska-160628-1338_2016-06-28_13h38m_1467139113//000_FPIXTest_p17//trimParameters35_C12.dat
[14:09:28.703] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-3-40_FPIXTest-17C-Nebraska-160628-1338_2016-06-28_13h38m_1467139113//000_FPIXTest_p17//trimParameters35_C13.dat
[14:09:28.710] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-3-40_FPIXTest-17C-Nebraska-160628-1338_2016-06-28_13h38m_1467139113//000_FPIXTest_p17//trimParameters35_C14.dat
[14:09:28.717] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-3-40_FPIXTest-17C-Nebraska-160628-1338_2016-06-28_13h38m_1467139113//000_FPIXTest_p17//trimParameters35_C15.dat
[14:09:28.724] <TB1>     INFO: PixTestTrim::trimTest() done
[14:09:28.724] <TB1>     INFO: vtrim:      96 108 102 101 115  93 113 110 105  98 105 107  98  92  99 102 
[14:09:28.724] <TB1>     INFO: vthrcomp:   93  98 100  90  86  98  87  91  98  93  93 101  86  86  97  86 
[14:09:28.724] <TB1>     INFO: vcal mean:  35.01  34.98  34.95  35.00  34.94  34.97  34.99  35.02  34.98  34.88  35.02  34.98  35.01  35.00  35.00  35.01 
[14:09:28.724] <TB1>     INFO: vcal RMS:    0.74   0.87   0.87   0.78   0.87   0.83   0.81   0.97   0.83   0.82   0.77   0.86   0.85   0.80   0.85   0.81 
[14:09:28.724] <TB1>     INFO: bits mean:   9.77   9.54  10.01   9.61  10.28   9.65   9.97   9.40   9.87   9.64   9.31   9.52   9.61  10.10   9.82   9.78 
[14:09:28.724] <TB1>     INFO: bits RMS:    2.47   2.74   2.53   2.47   2.46   2.73   2.58   2.48   2.57   2.50   2.74   2.68   2.67   2.61   2.65   2.59 
[14:09:28.736] <TB1>     INFO:    ----------------------------------------------------------------------
[14:09:28.736] <TB1>     INFO:    PixTestTrim::trimBitTest() ntrig = 5, vtrims = 254 126 63 32
[14:09:28.736] <TB1>     INFO:    ----------------------------------------------------------------------
[14:09:28.739] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L520> trimBitTest determine threshold map without trims 
[14:09:28.739] <TB1>     INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 5 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[14:09:28.749] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:09:28.749] <TB1>     INFO:     run 1 of 1
[14:09:28.749] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:09:29.091] <TB1>     INFO: Expecting 4160000 events.
[14:10:15.170] <TB1>     INFO: 1124360 events read in total (45363ms).
[14:11:00.827] <TB1>     INFO: 2239800 events read in total (91020ms).
[14:11:45.310] <TB1>     INFO: 3342840 events read in total (135504ms).
[14:12:19.209] <TB1>     INFO: 4160000 events read in total (169402ms).
[14:12:19.286] <TB1>     INFO: Test took 170537ms.
[14:12:19.426] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:12:19.701] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:12:21.556] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:12:23.457] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:12:25.364] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:12:27.258] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:12:29.183] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:12:31.106] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:12:33.012] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:12:34.880] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:12:36.764] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:12:38.659] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:12:40.513] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:12:42.395] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:12:44.282] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:12:46.192] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:12:48.103] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:12:49.996] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 290746368
[14:12:49.997] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 14
[14:12:50.071] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 14
[14:12:50.071] <TB1>     INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 5 dacrange: 0 .. 169 (-1/-1) hits flags = 528 (plus default)
[14:12:50.082] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:12:50.082] <TB1>     INFO:     run 1 of 1
[14:12:50.082] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:12:50.425] <TB1>     INFO: Expecting 3536000 events.
[14:13:35.775] <TB1>     INFO: 1172605 events read in total (44635ms).
[14:14:22.192] <TB1>     INFO: 2328060 events read in total (91052ms).
[14:15:07.314] <TB1>     INFO: 3476440 events read in total (136174ms).
[14:15:10.058] <TB1>     INFO: 3536000 events read in total (138918ms).
[14:15:10.110] <TB1>     INFO: Test took 140028ms.
[14:15:10.222] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:15:10.431] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:15:12.236] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:15:13.003] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:15:15.769] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:15:17.567] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:15:19.363] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:15:21.111] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:15:22.905] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:15:24.685] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:15:26.412] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:15:28.181] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:15:29.945] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:15:31.688] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:15:33.481] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:15:35.283] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:15:37.044] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:15:38.847] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 271872000
[14:15:38.848] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 13
[14:15:38.924] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 13
[14:15:38.924] <TB1>     INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 5 dacrange: 0 .. 158 (-1/-1) hits flags = 528 (plus default)
[14:15:38.934] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:15:38.934] <TB1>     INFO:     run 1 of 1
[14:15:38.934] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:15:39.277] <TB1>     INFO: Expecting 3307200 events.
[14:16:26.240] <TB1>     INFO: 1216575 events read in total (46248ms).
[14:17:13.851] <TB1>     INFO: 2413085 events read in total (93860ms).
[14:17:48.565] <TB1>     INFO: 3307200 events read in total (128574ms).
[14:17:48.624] <TB1>     INFO: Test took 129691ms.
[14:17:48.723] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:17:48.900] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:17:50.567] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:17:52.188] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:17:53.814] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:17:55.492] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:17:57.167] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:17:58.796] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:18:00.472] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:18:02.126] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:18:03.749] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:18:05.396] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:18:07.046] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:18:08.655] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:18:10.314] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:18:11.988] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:18:13.609] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:18:15.286] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 266067968
[14:18:15.287] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 11
[14:18:15.360] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 11
[14:18:15.360] <TB1>     INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 5 dacrange: 0 .. 156 (-1/-1) hits flags = 528 (plus default)
[14:18:15.371] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:18:15.371] <TB1>     INFO:     run 1 of 1
[14:18:15.371] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:18:15.715] <TB1>     INFO: Expecting 3265600 events.
[14:19:03.173] <TB1>     INFO: 1225260 events read in total (46743ms).
[14:19:50.763] <TB1>     INFO: 2430210 events read in total (94333ms).
[14:20:24.017] <TB1>     INFO: 3265600 events read in total (127588ms).
[14:20:24.067] <TB1>     INFO: Test took 128696ms.
[14:20:24.157] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:20:24.331] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:20:25.987] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:20:27.595] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:20:29.218] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:20:30.882] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:20:32.545] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:20:34.148] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:20:35.813] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:20:37.466] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:20:39.069] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:20:40.698] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:20:42.340] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:20:43.925] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:20:45.571] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:20:47.229] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:20:48.873] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:20:50.535] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 289255424
[14:20:50.536] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 7
[14:20:50.610] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 7
[14:20:50.610] <TB1>     INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 5 dacrange: 0 .. 151 (-1/-1) hits flags = 528 (plus default)
[14:20:50.621] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:20:50.621] <TB1>     INFO:     run 1 of 1
[14:20:50.621] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:20:50.963] <TB1>     INFO: Expecting 3161600 events.
[14:21:39.207] <TB1>     INFO: 1249950 events read in total (47529ms).
[14:22:27.642] <TB1>     INFO: 2476810 events read in total (95964ms).
[14:22:55.208] <TB1>     INFO: 3161600 events read in total (123531ms).
[14:22:55.252] <TB1>     INFO: Test took 124631ms.
[14:22:55.332] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:22:55.487] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:22:57.160] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:22:58.783] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:23:00.419] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:23:02.091] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:23:03.769] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:23:05.401] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:23:07.096] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:23:08.780] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:23:10.409] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:23:12.062] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:23:13.723] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:23:15.339] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:23:17.009] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:23:18.698] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:23:20.333] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:23:22.047] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 271192064
[14:23:22.048] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 0: thr difference mean: 8.93299, thr difference RMS: 1.3937
[14:23:22.048] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 0: thr difference mean: 7.8446, thr difference RMS: 1.72703
[14:23:22.048] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 0: thr difference mean: 8.4822, thr difference RMS: 1.64085
[14:23:22.048] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 0: thr difference mean: 9.07413, thr difference RMS: 1.40082
[14:23:22.049] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 0: thr difference mean: 8.74121, thr difference RMS: 1.42583
[14:23:22.049] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 0: thr difference mean: 8.4487, thr difference RMS: 1.60803
[14:23:22.049] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 0: thr difference mean: 8.39591, thr difference RMS: 1.36127
[14:23:22.049] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 0: thr difference mean: 8.47959, thr difference RMS: 1.47853
[14:23:22.049] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 0: thr difference mean: 7.76928, thr difference RMS: 1.61478
[14:23:22.050] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 0: thr difference mean: 8.54029, thr difference RMS: 1.4421
[14:23:22.050] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 0: thr difference mean: 7.68274, thr difference RMS: 1.46905
[14:23:22.050] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 0: thr difference mean: 10.173, thr difference RMS: 1.37098
[14:23:22.050] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 0: thr difference mean: 9.10124, thr difference RMS: 1.44977
[14:23:22.050] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 0: thr difference mean: 9.05863, thr difference RMS: 1.44171
[14:23:22.051] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 0: thr difference mean: 9.00059, thr difference RMS: 1.62734
[14:23:22.051] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 0: thr difference mean: 9.12662, thr difference RMS: 1.36142
[14:23:22.051] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 1: thr difference mean: 9.03012, thr difference RMS: 1.35185
[14:23:22.051] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 1: thr difference mean: 7.80012, thr difference RMS: 1.743
[14:23:22.051] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 1: thr difference mean: 8.42584, thr difference RMS: 1.65045
[14:23:22.051] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 1: thr difference mean: 9.06138, thr difference RMS: 1.40152
[14:23:22.052] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 1: thr difference mean: 8.7468, thr difference RMS: 1.45232
[14:23:22.052] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 1: thr difference mean: 8.54267, thr difference RMS: 1.63824
[14:23:22.052] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 1: thr difference mean: 8.33172, thr difference RMS: 1.33415
[14:23:22.052] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 1: thr difference mean: 8.4437, thr difference RMS: 1.44565
[14:23:22.052] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 1: thr difference mean: 7.74533, thr difference RMS: 1.60236
[14:23:22.053] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 1: thr difference mean: 8.61976, thr difference RMS: 1.44696
[14:23:22.053] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 1: thr difference mean: 7.68265, thr difference RMS: 1.45083
[14:23:22.053] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 1: thr difference mean: 10.2118, thr difference RMS: 1.37815
[14:23:22.053] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 1: thr difference mean: 9.11007, thr difference RMS: 1.44756
[14:23:22.053] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 1: thr difference mean: 9.00531, thr difference RMS: 1.40876
[14:23:22.054] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 1: thr difference mean: 9.13214, thr difference RMS: 1.65395
[14:23:22.054] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 1: thr difference mean: 9.1043, thr difference RMS: 1.33491
[14:23:22.054] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 2: thr difference mean: 9.14118, thr difference RMS: 1.33705
[14:23:22.054] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 2: thr difference mean: 7.87344, thr difference RMS: 1.75294
[14:23:22.054] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 2: thr difference mean: 8.46898, thr difference RMS: 1.64881
[14:23:22.054] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 2: thr difference mean: 9.06937, thr difference RMS: 1.38636
[14:23:22.055] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 2: thr difference mean: 8.7774, thr difference RMS: 1.45531
[14:23:22.055] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 2: thr difference mean: 8.66395, thr difference RMS: 1.63392
[14:23:22.055] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 2: thr difference mean: 8.34048, thr difference RMS: 1.33284
[14:23:22.055] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 2: thr difference mean: 8.50262, thr difference RMS: 1.42466
[14:23:22.055] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 2: thr difference mean: 7.7604, thr difference RMS: 1.61757
[14:23:22.056] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 2: thr difference mean: 8.80409, thr difference RMS: 2.74804
[14:23:22.056] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 2: thr difference mean: 7.79498, thr difference RMS: 1.4263
[14:23:22.056] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 2: thr difference mean: 10.3889, thr difference RMS: 1.36592
[14:23:22.056] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 2: thr difference mean: 9.34575, thr difference RMS: 1.42457
[14:23:22.056] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 2: thr difference mean: 9.11145, thr difference RMS: 1.39587
[14:23:22.057] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 2: thr difference mean: 9.24337, thr difference RMS: 1.63758
[14:23:22.057] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 2: thr difference mean: 9.13302, thr difference RMS: 1.32632
[14:23:22.057] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 3: thr difference mean: 9.30777, thr difference RMS: 1.34751
[14:23:22.057] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 3: thr difference mean: 7.86967, thr difference RMS: 1.72831
[14:23:22.057] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 3: thr difference mean: 8.56115, thr difference RMS: 1.61068
[14:23:22.058] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 3: thr difference mean: 9.04929, thr difference RMS: 1.38786
[14:23:22.058] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 3: thr difference mean: 8.7728, thr difference RMS: 1.41732
[14:23:22.058] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 3: thr difference mean: 8.68274, thr difference RMS: 1.62903
[14:23:22.058] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 3: thr difference mean: 8.45373, thr difference RMS: 1.34455
[14:23:22.058] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 3: thr difference mean: 8.52813, thr difference RMS: 1.44208
[14:23:22.059] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 3: thr difference mean: 7.78847, thr difference RMS: 1.61131
[14:23:22.059] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 3: thr difference mean: 8.79001, thr difference RMS: 2.74547
[14:23:22.059] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 3: thr difference mean: 7.82463, thr difference RMS: 1.43632
[14:23:22.059] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 3: thr difference mean: 10.4579, thr difference RMS: 1.36458
[14:23:22.059] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 3: thr difference mean: 9.36713, thr difference RMS: 1.42879
[14:23:22.059] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 3: thr difference mean: 9.14785, thr difference RMS: 1.40027
[14:23:22.060] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 3: thr difference mean: 9.3551, thr difference RMS: 1.60741
[14:23:22.060] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 3: thr difference mean: 9.22042, thr difference RMS: 1.2978
[14:23:22.171] <TB1>     INFO: PixTestTrim::trimBitTest() done 
[14:23:22.175] <TB1>     INFO: PixTestTrim::doTest() done, duration: 1954 seconds
[14:23:22.175] <TB1>    DEBUG: <PixTestTrim.cc/~PixTestTrim:L103> PixTestTrim dtor
[14:23:22.886] <TB1>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = 
[14:23:22.886] <TB1>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = SCurveData
[14:23:22.890] <TB1>     INFO: ######################################################################
[14:23:22.891] <TB1>     INFO: PixTestScurves::doTest() ntrig = 200
[14:23:22.891] <TB1>     INFO: ######################################################################
[14:23:22.891] <TB1>     INFO:    ----------------------------------------------------------------------
[14:23:22.891] <TB1>     INFO:    PixTestScurves::scurves(Vcal), ntrig = 200, dacs/step = -1, ntrig/step = -1
[14:23:22.891] <TB1>     INFO:    ----------------------------------------------------------------------
[14:23:22.891] <TB1>     INFO: ---> dac: Vcal name: scurveVcal ntrig: 200 dacrange: 0 .. 70 (-1/-1) hits flags = 528 (plus default)
[14:23:22.903] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 200
[14:23:22.903] <TB1>     INFO:     run 1 of 1
[14:23:22.903] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:23:23.250] <TB1>     INFO: Expecting 59072000 events.
[14:23:51.069] <TB1>     INFO: 1073400 events read in total (27103ms).
[14:24:17.785] <TB1>     INFO: 2142400 events read in total (53819ms).
[14:24:45.979] <TB1>     INFO: 3214200 events read in total (82013ms).
[14:25:14.329] <TB1>     INFO: 4284200 events read in total (110363ms).
[14:25:42.883] <TB1>     INFO: 5352800 events read in total (138917ms).
[14:26:10.858] <TB1>     INFO: 6424600 events read in total (166892ms).
[14:26:38.154] <TB1>     INFO: 7494200 events read in total (194188ms).
[14:27:06.371] <TB1>     INFO: 8563800 events read in total (222405ms).
[14:27:34.676] <TB1>     INFO: 9635600 events read in total (250710ms).
[14:28:02.959] <TB1>     INFO: 10704000 events read in total (278993ms).
[14:28:31.228] <TB1>     INFO: 11774200 events read in total (307262ms).
[14:28:59.469] <TB1>     INFO: 12846400 events read in total (335503ms).
[14:29:27.593] <TB1>     INFO: 13915200 events read in total (363627ms).
[14:29:55.797] <TB1>     INFO: 14986600 events read in total (391831ms).
[14:30:24.093] <TB1>     INFO: 16055800 events read in total (420127ms).
[14:30:52.419] <TB1>     INFO: 17124800 events read in total (448453ms).
[14:31:20.621] <TB1>     INFO: 18198400 events read in total (476655ms).
[14:31:48.936] <TB1>     INFO: 19267400 events read in total (504970ms).
[14:32:17.221] <TB1>     INFO: 20337200 events read in total (533255ms).
[14:32:45.478] <TB1>     INFO: 21407800 events read in total (561512ms).
[14:33:13.737] <TB1>     INFO: 22476800 events read in total (589771ms).
[14:33:42.044] <TB1>     INFO: 23548600 events read in total (618078ms).
[14:34:10.453] <TB1>     INFO: 24618600 events read in total (646487ms).
[14:34:38.818] <TB1>     INFO: 25686800 events read in total (674852ms).
[14:35:07.183] <TB1>     INFO: 26757800 events read in total (703217ms).
[14:35:35.479] <TB1>     INFO: 27827800 events read in total (731513ms).
[14:36:03.883] <TB1>     INFO: 28896800 events read in total (759917ms).
[14:36:32.350] <TB1>     INFO: 29969400 events read in total (788384ms).
[14:37:00.566] <TB1>     INFO: 31037400 events read in total (816600ms).
[14:37:28.888] <TB1>     INFO: 32105200 events read in total (844922ms).
[14:37:57.140] <TB1>     INFO: 33177000 events read in total (873174ms).
[14:38:25.552] <TB1>     INFO: 34246800 events read in total (901586ms).
[14:38:53.897] <TB1>     INFO: 35316000 events read in total (929931ms).
[14:39:22.075] <TB1>     INFO: 36387200 events read in total (958109ms).
[14:39:50.509] <TB1>     INFO: 37455600 events read in total (986543ms).
[14:40:18.769] <TB1>     INFO: 38524200 events read in total (1014803ms).
[14:40:47.171] <TB1>     INFO: 39597000 events read in total (1043205ms).
[14:41:15.371] <TB1>     INFO: 40665800 events read in total (1071405ms).
[14:41:43.521] <TB1>     INFO: 41733200 events read in total (1099555ms).
[14:42:11.748] <TB1>     INFO: 42803600 events read in total (1127782ms).
[14:42:40.051] <TB1>     INFO: 43872800 events read in total (1156085ms).
[14:43:08.218] <TB1>     INFO: 44941200 events read in total (1184252ms).
[14:43:36.409] <TB1>     INFO: 46010400 events read in total (1212443ms).
[14:44:04.594] <TB1>     INFO: 47080400 events read in total (1240628ms).
[14:44:32.820] <TB1>     INFO: 48148000 events read in total (1268854ms).
[14:45:00.998] <TB1>     INFO: 49216200 events read in total (1297032ms).
[14:45:29.193] <TB1>     INFO: 50286600 events read in total (1325227ms).
[14:45:57.429] <TB1>     INFO: 51355400 events read in total (1353463ms).
[14:46:25.681] <TB1>     INFO: 52422800 events read in total (1381715ms).
[14:46:53.913] <TB1>     INFO: 53490800 events read in total (1409947ms).
[14:47:22.143] <TB1>     INFO: 54561000 events read in total (1438177ms).
[14:47:50.415] <TB1>     INFO: 55630200 events read in total (1466449ms).
[14:48:18.650] <TB1>     INFO: 56697400 events read in total (1494684ms).
[14:48:46.926] <TB1>     INFO: 57764000 events read in total (1522960ms).
[14:49:15.194] <TB1>     INFO: 58834400 events read in total (1551228ms).
[14:49:21.791] <TB1>     INFO: 59072000 events read in total (1557825ms).
[14:49:21.812] <TB1>     INFO: Test took 1558909ms.
[14:49:21.872] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:49:21.001] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:49:21.001] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[14:49:23.184] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:49:23.184] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[14:49:24.336] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:49:24.336] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[14:49:25.512] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:49:25.512] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[14:49:26.659] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:49:26.659] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[14:49:27.819] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:49:27.819] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[14:49:28.981] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:49:28.981] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[14:49:30.151] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:49:30.151] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[14:49:31.309] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:49:31.309] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[14:49:32.480] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:49:32.480] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[14:49:33.650] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:49:33.650] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[14:49:34.821] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:49:34.821] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[14:49:35.985] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:49:35.985] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[14:49:37.158] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:49:37.158] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[14:49:38.297] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:49:38.297] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[14:49:39.456] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:49:39.456] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[14:49:40.629] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 443142144
[14:49:40.660] <TB1>     INFO: PixTestScurves::scurves() done 
[14:49:40.660] <TB1>     INFO: Vcal mean:  35.07  35.11  35.10  35.11  35.08  35.10  35.10  35.13  35.07  35.12  35.06  35.03  35.09  35.05  35.11  35.05 
[14:49:40.660] <TB1>     INFO: Vcal RMS:    0.61   0.73   0.74   0.65   0.76   0.69   0.70   0.86   0.71   0.70   0.64   0.73   0.74   0.65   0.71   0.67 
[14:49:40.660] <TB1>    DEBUG: <PixTestScurves.cc/~PixTestScurves:L142> PixTestScurves dtor
[14:49:40.735] <TB1>    DEBUG: <PixTest.cc/setTestParameter:L637>  setting  ntrig to new value 10
[14:49:40.735] <TB1>    DEBUG: <PixTestPhOptimization.cc/setParameter:L37>   setting fParNtrig  ->10<- from sval = 10
[14:49:40.735] <TB1>    DEBUG: <PixTestPhOptimization.cc/setParameter:L42>   setting fSafetyMarginLow  ->20<- from sval = 20
[14:49:40.735] <TB1>    DEBUG: <PixTestPhOptimization.cc/setParameter:L48>   setting fVcalMax  ->100<- from sval = 100
[14:49:40.735] <TB1>    DEBUG: <PixTestPhOptimization.cc/setParameter:L53>   setting fQuantMax  ->0.98<- from sval = 0.98
[14:49:40.746] <TB1>     INFO: ######################################################################
[14:49:40.746] <TB1>     INFO: PixTestPhOptimization::doTest() Ntrig = 10
[14:49:40.746] <TB1>     INFO: ######################################################################
[14:49:40.749] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:49:41.095] <TB1>     INFO: Expecting 41600 events.
[14:49:45.184] <TB1>     INFO: 41600 events read in total (3359ms).
[14:49:45.185] <TB1>     INFO: Test took 4436ms.
[14:49:45.193] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:49:45.193] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66559
[14:49:45.193] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[14:49:45.198] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [7, 6, 0] has eff 0/10
[14:49:45.198] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [7, 6, 0]
[14:49:45.201] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L239> Number of bad pixels found: 1
[14:49:45.201] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L124> **********Ph range will be optimised on the whole ROC***********
[14:49:45.201] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L276> ROC type is newer than digv2
[14:49:45.201] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L277> ROC type is psi46digv21respin
[14:49:45.538] <TB1>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[14:49:45.886] <TB1>     INFO: Expecting 41600 events.
[14:49:50.029] <TB1>     INFO: 41600 events read in total (3428ms).
[14:49:50.030] <TB1>     INFO: Test took 4492ms.
[14:49:50.038] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:49:50.038] <TB1>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66559
[14:49:50.038] <TB1>    DEBUG: <PixTest.cc/phMaps:L349> Create hists maxphmap_C0 .. maxphmap_C15
[14:49:50.043] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 193.531
[14:49:50.043] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 194
[14:49:50.043] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 180.858
[14:49:50.043] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [5 ,17] phvalue 180
[14:49:50.043] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 188.39
[14:49:50.043] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 188
[14:49:50.044] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 195.249
[14:49:50.044] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [5 ,5] phvalue 195
[14:49:50.044] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 192.464
[14:49:50.044] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 193
[14:49:50.044] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 185.454
[14:49:50.044] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,16] phvalue 185
[14:49:50.044] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 187.311
[14:49:50.044] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,6] phvalue 188
[14:49:50.044] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 188.254
[14:49:50.044] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,15] phvalue 188
[14:49:50.044] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 191.855
[14:49:50.044] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 191
[14:49:50.045] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 183.538
[14:49:50.045] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 183
[14:49:50.045] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 174.416
[14:49:50.045] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,16] phvalue 175
[14:49:50.045] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 172.791
[14:49:50.045] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 172
[14:49:50.045] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 189.238
[14:49:50.045] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,16] phvalue 189
[14:49:50.045] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 198.669
[14:49:50.045] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [7 ,15] phvalue 198
[14:49:50.045] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 185.043
[14:49:50.045] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 185
[14:49:50.046] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 172.659
[14:49:50.046] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 173
[14:49:50.046] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L427> ROC type is newer than digv2
[14:49:50.046] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L428> ROC type is psi46digv21respin
[14:49:50.046] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L450> init_phScale=150, flag_minPh = 0, minph = 0
[14:49:50.127] <TB1>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[14:49:50.474] <TB1>     INFO: Expecting 41600 events.
[14:49:54.635] <TB1>     INFO: 41600 events read in total (3447ms).
[14:49:54.636] <TB1>     INFO: Test took 4509ms.
[14:49:54.644] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:49:54.644] <TB1>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66559
[14:49:54.644] <TB1>    DEBUG: <PixTest.cc/phMaps:L349> Create hists minphmap_C0 .. minphmap_C15
[14:49:54.648] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L457> result size 0

[14:49:54.649] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L484> done. init_phScale=155, flag_minPh = 1, minph = 54minph_roc = 11
[14:49:54.649] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 81.6011
[14:49:54.649] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,42] phvalue 82
[14:49:54.649] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 71.2201
[14:49:54.649] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,7] phvalue 72
[14:49:54.649] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 75.9044
[14:49:54.649] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,61] phvalue 76
[14:49:54.649] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 86.2005
[14:49:54.649] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,26] phvalue 87
[14:49:54.649] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 76.1907
[14:49:54.649] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [12 ,8] phvalue 77
[14:49:54.649] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 68.2733
[14:49:54.650] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [10 ,31] phvalue 68
[14:49:54.650] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 77.9892
[14:49:54.650] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,24] phvalue 78
[14:49:54.650] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 81.4481
[14:49:54.650] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,12] phvalue 82
[14:49:54.650] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 83.8572
[14:49:54.650] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,24] phvalue 84
[14:49:54.650] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 82.5414
[14:49:54.650] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [14 ,13] phvalue 82
[14:49:54.650] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 69.4918
[14:49:54.650] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,32] phvalue 70
[14:49:54.650] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 59.6559
[14:49:54.651] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,50] phvalue 60
[14:49:54.651] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 84.0976
[14:49:54.651] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,43] phvalue 85
[14:49:54.651] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 97.7935
[14:49:54.651] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,48] phvalue 98
[14:49:54.651] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 80.6367
[14:49:54.651] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,7] phvalue 80
[14:49:54.651] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 66.0175
[14:49:54.651] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,44] phvalue 67
[14:49:54.653] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 42, 0 0
[14:49:55.052] <TB1>     INFO: Expecting 2560 events.
[14:49:56.011] <TB1>     INFO: 2560 events read in total (244ms).
[14:49:56.011] <TB1>     INFO: Test took 1358ms.
[14:49:56.011] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:49:56.011] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 7, 1 1
[14:49:56.519] <TB1>     INFO: Expecting 2560 events.
[14:49:57.477] <TB1>     INFO: 2560 events read in total (244ms).
[14:49:57.478] <TB1>     INFO: Test took 1467ms.
[14:49:57.478] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:49:57.478] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 61, 2 2
[14:49:57.985] <TB1>     INFO: Expecting 2560 events.
[14:49:58.943] <TB1>     INFO: 2560 events read in total (243ms).
[14:49:58.943] <TB1>     INFO: Test took 1465ms.
[14:49:58.943] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:49:58.944] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 26, 3 3
[14:49:59.451] <TB1>     INFO: Expecting 2560 events.
[14:50:00.409] <TB1>     INFO: 2560 events read in total (243ms).
[14:50:00.410] <TB1>     INFO: Test took 1466ms.
[14:50:00.410] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:50:00.410] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 12, 8, 4 4
[14:50:00.917] <TB1>     INFO: Expecting 2560 events.
[14:50:01.874] <TB1>     INFO: 2560 events read in total (242ms).
[14:50:01.875] <TB1>     INFO: Test took 1465ms.
[14:50:01.875] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:50:01.875] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 10, 31, 5 5
[14:50:02.383] <TB1>     INFO: Expecting 2560 events.
[14:50:03.342] <TB1>     INFO: 2560 events read in total (244ms).
[14:50:03.342] <TB1>     INFO: Test took 1467ms.
[14:50:03.342] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:50:03.342] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 24, 6 6
[14:50:03.849] <TB1>     INFO: Expecting 2560 events.
[14:50:04.807] <TB1>     INFO: 2560 events read in total (242ms).
[14:50:04.807] <TB1>     INFO: Test took 1465ms.
[14:50:04.807] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:50:04.807] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 12, 7 7
[14:50:05.315] <TB1>     INFO: Expecting 2560 events.
[14:50:06.272] <TB1>     INFO: 2560 events read in total (243ms).
[14:50:06.272] <TB1>     INFO: Test took 1465ms.
[14:50:06.273] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:50:06.273] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 24, 8 8
[14:50:06.780] <TB1>     INFO: Expecting 2560 events.
[14:50:07.737] <TB1>     INFO: 2560 events read in total (242ms).
[14:50:07.738] <TB1>     INFO: Test took 1465ms.
[14:50:07.738] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:50:07.738] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 14, 13, 9 9
[14:50:08.247] <TB1>     INFO: Expecting 2560 events.
[14:50:09.205] <TB1>     INFO: 2560 events read in total (243ms).
[14:50:09.205] <TB1>     INFO: Test took 1467ms.
[14:50:09.205] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:50:09.205] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 32, 10 10
[14:50:09.713] <TB1>     INFO: Expecting 2560 events.
[14:50:10.672] <TB1>     INFO: 2560 events read in total (244ms).
[14:50:10.672] <TB1>     INFO: Test took 1467ms.
[14:50:10.673] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:50:10.673] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 50, 11 11
[14:50:11.180] <TB1>     INFO: Expecting 2560 events.
[14:50:12.139] <TB1>     INFO: 2560 events read in total (244ms).
[14:50:12.139] <TB1>     INFO: Test took 1466ms.
[14:50:12.139] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:50:12.140] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 43, 12 12
[14:50:12.647] <TB1>     INFO: Expecting 2560 events.
[14:50:13.605] <TB1>     INFO: 2560 events read in total (244ms).
[14:50:13.605] <TB1>     INFO: Test took 1465ms.
[14:50:13.606] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:50:13.606] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 48, 13 13
[14:50:14.113] <TB1>     INFO: Expecting 2560 events.
[14:50:15.071] <TB1>     INFO: 2560 events read in total (242ms).
[14:50:15.072] <TB1>     INFO: Test took 1466ms.
[14:50:15.072] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:50:15.072] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 7, 14 14
[14:50:15.580] <TB1>     INFO: Expecting 2560 events.
[14:50:16.537] <TB1>     INFO: 2560 events read in total (243ms).
[14:50:16.538] <TB1>     INFO: Test took 1466ms.
[14:50:16.538] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:50:16.538] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 44, 15 15
[14:50:17.045] <TB1>     INFO: Expecting 2560 events.
[14:50:17.001] <TB1>     INFO: 2560 events read in total (241ms).
[14:50:17.002] <TB1>     INFO: Test took 1464ms.
[14:50:17.002] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:50:17.002] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC0
[14:50:17.002] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC1
[14:50:17.002] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC2
[14:50:17.002] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC3
[14:50:17.002] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC4
[14:50:17.002] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC5
[14:50:17.002] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC6
[14:50:17.002] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC7
[14:50:17.002] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC8
[14:50:17.002] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC9
[14:50:17.002] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC10
[14:50:17.002] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC11
[14:50:17.002] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC12
[14:50:17.002] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC13
[14:50:17.002] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC14
[14:50:17.002] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC15
[14:50:18.005] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:50:18.511] <TB1>     INFO: Expecting 655360 events.
[14:50:30.374] <TB1>     INFO: 655360 events read in total (11148ms).
[14:50:30.385] <TB1>     INFO: Expecting 655360 events.
[14:50:41.687] <TB1>     INFO: 655360 events read in total (10741ms).
[14:50:41.702] <TB1>     INFO: Expecting 655360 events.
[14:50:53.066] <TB1>     INFO: 655360 events read in total (10809ms).
[14:50:53.085] <TB1>     INFO: Expecting 655360 events.
[14:51:04.726] <TB1>     INFO: 655360 events read in total (11087ms).
[14:51:04.749] <TB1>     INFO: Expecting 655360 events.
[14:51:16.465] <TB1>     INFO: 655360 events read in total (11168ms).
[14:51:16.493] <TB1>     INFO: Expecting 655360 events.
[14:51:28.111] <TB1>     INFO: 655360 events read in total (11080ms).
[14:51:28.143] <TB1>     INFO: Expecting 655360 events.
[14:51:39.837] <TB1>     INFO: 655360 events read in total (11154ms).
[14:51:39.874] <TB1>     INFO: Expecting 655360 events.
[14:51:51.533] <TB1>     INFO: 655360 events read in total (11124ms).
[14:51:51.573] <TB1>     INFO: Expecting 655360 events.
[14:52:03.190] <TB1>     INFO: 655360 events read in total (11086ms).
[14:52:03.235] <TB1>     INFO: Expecting 655360 events.
[14:52:14.885] <TB1>     INFO: 655360 events read in total (11124ms).
[14:52:14.933] <TB1>     INFO: Expecting 655360 events.
[14:52:26.575] <TB1>     INFO: 655360 events read in total (11115ms).
[14:52:26.627] <TB1>     INFO: Expecting 655360 events.
[14:52:38.271] <TB1>     INFO: 655360 events read in total (11117ms).
[14:52:38.330] <TB1>     INFO: Expecting 655360 events.
[14:52:49.707] <TB1>     INFO: 655360 events read in total (10850ms).
[14:52:49.774] <TB1>     INFO: Expecting 655360 events.
[14:53:01.433] <TB1>     INFO: 655360 events read in total (11132ms).
[14:53:01.499] <TB1>     INFO: Expecting 655360 events.
[14:53:13.232] <TB1>     INFO: 655360 events read in total (11207ms).
[14:53:13.301] <TB1>     INFO: Expecting 655360 events.
[14:53:25.027] <TB1>     INFO: 655360 events read in total (11199ms).
[14:53:25.241] <TB1>     INFO: Test took 187236ms.
[14:53:25.336] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:53:25.641] <TB1>     INFO: Expecting 655360 events.
[14:53:37.493] <TB1>     INFO: 655360 events read in total (11137ms).
[14:53:37.504] <TB1>     INFO: Expecting 655360 events.
[14:53:49.123] <TB1>     INFO: 655360 events read in total (11064ms).
[14:53:49.137] <TB1>     INFO: Expecting 655360 events.
[14:54:00.722] <TB1>     INFO: 655360 events read in total (11031ms).
[14:54:00.741] <TB1>     INFO: Expecting 655360 events.
[14:54:12.356] <TB1>     INFO: 655360 events read in total (11088ms).
[14:54:12.381] <TB1>     INFO: Expecting 655360 events.
[14:54:23.982] <TB1>     INFO: 655360 events read in total (11062ms).
[14:54:24.010] <TB1>     INFO: Expecting 655360 events.
[14:54:35.629] <TB1>     INFO: 655360 events read in total (11081ms).
[14:54:35.662] <TB1>     INFO: Expecting 655360 events.
[14:54:47.277] <TB1>     INFO: 655360 events read in total (11080ms).
[14:54:47.318] <TB1>     INFO: Expecting 655360 events.
[14:54:58.878] <TB1>     INFO: 655360 events read in total (11033ms).
[14:54:58.919] <TB1>     INFO: Expecting 655360 events.
[14:55:10.594] <TB1>     INFO: 655360 events read in total (11148ms).
[14:55:10.639] <TB1>     INFO: Expecting 655360 events.
[14:55:22.318] <TB1>     INFO: 655360 events read in total (11152ms).
[14:55:22.366] <TB1>     INFO: Expecting 655360 events.
[14:55:34.043] <TB1>     INFO: 655360 events read in total (11150ms).
[14:55:34.097] <TB1>     INFO: Expecting 655360 events.
[14:55:45.805] <TB1>     INFO: 655360 events read in total (11182ms).
[14:55:45.865] <TB1>     INFO: Expecting 655360 events.
[14:55:57.544] <TB1>     INFO: 655360 events read in total (11153ms).
[14:55:57.606] <TB1>     INFO: Expecting 655360 events.
[14:56:09.258] <TB1>     INFO: 655360 events read in total (11126ms).
[14:56:09.323] <TB1>     INFO: Expecting 655360 events.
[14:56:20.975] <TB1>     INFO: 655360 events read in total (11125ms).
[14:56:21.050] <TB1>     INFO: Expecting 655360 events.
[14:56:32.690] <TB1>     INFO: 655360 events read in total (11114ms).
[14:56:32.764] <TB1>     INFO: Test took 187428ms.
[14:56:32.945] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:56:32.946] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip0
[14:56:32.946] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:56:32.946] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip1
[14:56:32.946] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:56:32.946] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip2
[14:56:32.946] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:56:32.947] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip3
[14:56:32.947] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:56:32.947] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip4
[14:56:32.947] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:56:32.948] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip5
[14:56:32.948] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:56:32.948] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip6
[14:56:32.948] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:56:32.949] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip7
[14:56:32.949] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:56:32.949] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip8
[14:56:32.949] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:56:32.950] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip9
[14:56:32.950] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:56:32.950] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip10
[14:56:32.950] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:56:32.951] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip11
[14:56:32.951] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:56:32.951] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip12
[14:56:32.951] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:56:32.951] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip13
[14:56:32.952] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:56:32.952] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip14
[14:56:32.952] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:56:32.952] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip15
[14:56:32.952] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:56:32.960] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:56:32.967] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:56:32.974] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:56:32.981] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:56:32.988] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:56:32.995] <TB1>     INFO: safety margin for low PH: adding 1, margin is now 21
[14:56:32.002] <TB1>     INFO: safety margin for low PH: adding 2, margin is now 22
[14:56:33.009] <TB1>     INFO: safety margin for low PH: adding 3, margin is now 23
[14:56:33.016] <TB1>     INFO: safety margin for low PH: adding 4, margin is now 24
[14:56:33.023] <TB1>     INFO: safety margin for low PH: adding 5, margin is now 25
[14:56:33.030] <TB1>     INFO: safety margin for low PH: adding 6, margin is now 26
[14:56:33.037] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:56:33.044] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:56:33.051] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:56:33.058] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:56:33.065] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:56:33.072] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:56:33.079] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:56:33.086] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:56:33.094] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:56:33.101] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:56:33.108] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L172> optimisation done
[14:56:33.137] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-40_FPIXTest-17C-Nebraska-160628-1338_2016-06-28_13h38m_1467139113//000_FPIXTest_p17//dacParameters35_C0.dat
[14:56:33.138] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-40_FPIXTest-17C-Nebraska-160628-1338_2016-06-28_13h38m_1467139113//000_FPIXTest_p17//dacParameters35_C1.dat
[14:56:33.138] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-40_FPIXTest-17C-Nebraska-160628-1338_2016-06-28_13h38m_1467139113//000_FPIXTest_p17//dacParameters35_C2.dat
[14:56:33.138] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-40_FPIXTest-17C-Nebraska-160628-1338_2016-06-28_13h38m_1467139113//000_FPIXTest_p17//dacParameters35_C3.dat
[14:56:33.138] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-40_FPIXTest-17C-Nebraska-160628-1338_2016-06-28_13h38m_1467139113//000_FPIXTest_p17//dacParameters35_C4.dat
[14:56:33.138] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-40_FPIXTest-17C-Nebraska-160628-1338_2016-06-28_13h38m_1467139113//000_FPIXTest_p17//dacParameters35_C5.dat
[14:56:33.138] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-40_FPIXTest-17C-Nebraska-160628-1338_2016-06-28_13h38m_1467139113//000_FPIXTest_p17//dacParameters35_C6.dat
[14:56:33.139] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-40_FPIXTest-17C-Nebraska-160628-1338_2016-06-28_13h38m_1467139113//000_FPIXTest_p17//dacParameters35_C7.dat
[14:56:33.139] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-40_FPIXTest-17C-Nebraska-160628-1338_2016-06-28_13h38m_1467139113//000_FPIXTest_p17//dacParameters35_C8.dat
[14:56:33.139] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-40_FPIXTest-17C-Nebraska-160628-1338_2016-06-28_13h38m_1467139113//000_FPIXTest_p17//dacParameters35_C9.dat
[14:56:33.139] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-40_FPIXTest-17C-Nebraska-160628-1338_2016-06-28_13h38m_1467139113//000_FPIXTest_p17//dacParameters35_C10.dat
[14:56:33.139] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-40_FPIXTest-17C-Nebraska-160628-1338_2016-06-28_13h38m_1467139113//000_FPIXTest_p17//dacParameters35_C11.dat
[14:56:33.139] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-40_FPIXTest-17C-Nebraska-160628-1338_2016-06-28_13h38m_1467139113//000_FPIXTest_p17//dacParameters35_C12.dat
[14:56:33.139] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-40_FPIXTest-17C-Nebraska-160628-1338_2016-06-28_13h38m_1467139113//000_FPIXTest_p17//dacParameters35_C13.dat
[14:56:33.140] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-40_FPIXTest-17C-Nebraska-160628-1338_2016-06-28_13h38m_1467139113//000_FPIXTest_p17//dacParameters35_C14.dat
[14:56:33.140] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-40_FPIXTest-17C-Nebraska-160628-1338_2016-06-28_13h38m_1467139113//000_FPIXTest_p17//dacParameters35_C15.dat
[14:56:33.486] <TB1>     INFO: Expecting 41600 events.
[14:56:37.343] <TB1>     INFO: 41600 events read in total (3142ms).
[14:56:37.343] <TB1>     INFO: Test took 4200ms.
[14:56:37.991] <TB1>     INFO: Expecting 41600 events.
[14:56:41.837] <TB1>     INFO: 41600 events read in total (3131ms).
[14:56:41.838] <TB1>     INFO: Test took 4194ms.
[14:56:42.488] <TB1>     INFO: Expecting 41600 events.
[14:56:46.353] <TB1>     INFO: 41600 events read in total (3150ms).
[14:56:46.354] <TB1>     INFO: Test took 4217ms.
[14:56:46.655] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:56:46.786] <TB1>     INFO: Expecting 2560 events.
[14:56:47.748] <TB1>     INFO: 2560 events read in total (247ms).
[14:56:47.748] <TB1>     INFO: Test took 1093ms.
[14:56:47.750] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:56:48.259] <TB1>     INFO: Expecting 2560 events.
[14:56:49.218] <TB1>     INFO: 2560 events read in total (245ms).
[14:56:49.219] <TB1>     INFO: Test took 1469ms.
[14:56:49.221] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:56:49.728] <TB1>     INFO: Expecting 2560 events.
[14:56:50.687] <TB1>     INFO: 2560 events read in total (244ms).
[14:56:50.687] <TB1>     INFO: Test took 1466ms.
[14:56:50.689] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:56:51.196] <TB1>     INFO: Expecting 2560 events.
[14:56:52.153] <TB1>     INFO: 2560 events read in total (242ms).
[14:56:52.154] <TB1>     INFO: Test took 1465ms.
[14:56:52.156] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:56:52.662] <TB1>     INFO: Expecting 2560 events.
[14:56:53.619] <TB1>     INFO: 2560 events read in total (242ms).
[14:56:53.620] <TB1>     INFO: Test took 1464ms.
[14:56:53.622] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:56:54.132] <TB1>     INFO: Expecting 2560 events.
[14:56:55.090] <TB1>     INFO: 2560 events read in total (244ms).
[14:56:55.091] <TB1>     INFO: Test took 1469ms.
[14:56:55.093] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:56:55.600] <TB1>     INFO: Expecting 2560 events.
[14:56:56.561] <TB1>     INFO: 2560 events read in total (246ms).
[14:56:56.562] <TB1>     INFO: Test took 1469ms.
[14:56:56.565] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:56:57.069] <TB1>     INFO: Expecting 2560 events.
[14:56:58.028] <TB1>     INFO: 2560 events read in total (244ms).
[14:56:58.028] <TB1>     INFO: Test took 1463ms.
[14:56:58.030] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:56:58.537] <TB1>     INFO: Expecting 2560 events.
[14:56:59.496] <TB1>     INFO: 2560 events read in total (244ms).
[14:56:59.497] <TB1>     INFO: Test took 1467ms.
[14:56:59.500] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:57:00.005] <TB1>     INFO: Expecting 2560 events.
[14:57:00.964] <TB1>     INFO: 2560 events read in total (244ms).
[14:57:00.965] <TB1>     INFO: Test took 1465ms.
[14:57:00.967] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:57:01.474] <TB1>     INFO: Expecting 2560 events.
[14:57:02.433] <TB1>     INFO: 2560 events read in total (244ms).
[14:57:02.433] <TB1>     INFO: Test took 1466ms.
[14:57:02.435] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:57:02.941] <TB1>     INFO: Expecting 2560 events.
[14:57:03.900] <TB1>     INFO: 2560 events read in total (243ms).
[14:57:03.900] <TB1>     INFO: Test took 1465ms.
[14:57:03.904] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:57:04.411] <TB1>     INFO: Expecting 2560 events.
[14:57:05.368] <TB1>     INFO: 2560 events read in total (243ms).
[14:57:05.369] <TB1>     INFO: Test took 1466ms.
[14:57:05.371] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:57:05.882] <TB1>     INFO: Expecting 2560 events.
[14:57:06.841] <TB1>     INFO: 2560 events read in total (244ms).
[14:57:06.841] <TB1>     INFO: Test took 1471ms.
[14:57:06.844] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:57:07.350] <TB1>     INFO: Expecting 2560 events.
[14:57:08.309] <TB1>     INFO: 2560 events read in total (244ms).
[14:57:08.309] <TB1>     INFO: Test took 1465ms.
[14:57:08.311] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:57:08.821] <TB1>     INFO: Expecting 2560 events.
[14:57:09.781] <TB1>     INFO: 2560 events read in total (245ms).
[14:57:09.782] <TB1>     INFO: Test took 1471ms.
[14:57:09.784] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:57:10.290] <TB1>     INFO: Expecting 2560 events.
[14:57:11.252] <TB1>     INFO: 2560 events read in total (247ms).
[14:57:11.253] <TB1>     INFO: Test took 1469ms.
[14:57:11.257] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:57:11.761] <TB1>     INFO: Expecting 2560 events.
[14:57:12.720] <TB1>     INFO: 2560 events read in total (244ms).
[14:57:12.721] <TB1>     INFO: Test took 1464ms.
[14:57:12.723] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:57:13.229] <TB1>     INFO: Expecting 2560 events.
[14:57:14.189] <TB1>     INFO: 2560 events read in total (245ms).
[14:57:14.189] <TB1>     INFO: Test took 1466ms.
[14:57:14.192] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:57:14.698] <TB1>     INFO: Expecting 2560 events.
[14:57:15.658] <TB1>     INFO: 2560 events read in total (246ms).
[14:57:15.659] <TB1>     INFO: Test took 1468ms.
[14:57:15.661] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:57:16.167] <TB1>     INFO: Expecting 2560 events.
[14:57:17.126] <TB1>     INFO: 2560 events read in total (245ms).
[14:57:17.127] <TB1>     INFO: Test took 1466ms.
[14:57:17.131] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:57:17.637] <TB1>     INFO: Expecting 2560 events.
[14:57:18.595] <TB1>     INFO: 2560 events read in total (243ms).
[14:57:18.595] <TB1>     INFO: Test took 1464ms.
[14:57:18.597] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:57:19.104] <TB1>     INFO: Expecting 2560 events.
[14:57:20.063] <TB1>     INFO: 2560 events read in total (244ms).
[14:57:20.064] <TB1>     INFO: Test took 1467ms.
[14:57:20.066] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:57:20.573] <TB1>     INFO: Expecting 2560 events.
[14:57:21.534] <TB1>     INFO: 2560 events read in total (246ms).
[14:57:21.534] <TB1>     INFO: Test took 1468ms.
[14:57:21.537] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:57:22.043] <TB1>     INFO: Expecting 2560 events.
[14:57:23.004] <TB1>     INFO: 2560 events read in total (246ms).
[14:57:23.005] <TB1>     INFO: Test took 1469ms.
[14:57:23.007] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:57:23.515] <TB1>     INFO: Expecting 2560 events.
[14:57:24.474] <TB1>     INFO: 2560 events read in total (244ms).
[14:57:24.474] <TB1>     INFO: Test took 1467ms.
[14:57:24.477] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:57:24.983] <TB1>     INFO: Expecting 2560 events.
[14:57:25.942] <TB1>     INFO: 2560 events read in total (244ms).
[14:57:25.943] <TB1>     INFO: Test took 1466ms.
[14:57:25.945] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:57:26.451] <TB1>     INFO: Expecting 2560 events.
[14:57:27.409] <TB1>     INFO: 2560 events read in total (243ms).
[14:57:27.409] <TB1>     INFO: Test took 1464ms.
[14:57:27.412] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:57:27.918] <TB1>     INFO: Expecting 2560 events.
[14:57:28.877] <TB1>     INFO: 2560 events read in total (244ms).
[14:57:28.878] <TB1>     INFO: Test took 1467ms.
[14:57:28.880] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:57:29.387] <TB1>     INFO: Expecting 2560 events.
[14:57:30.344] <TB1>     INFO: 2560 events read in total (242ms).
[14:57:30.344] <TB1>     INFO: Test took 1464ms.
[14:57:30.346] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:57:30.853] <TB1>     INFO: Expecting 2560 events.
[14:57:31.811] <TB1>     INFO: 2560 events read in total (244ms).
[14:57:31.811] <TB1>     INFO: Test took 1465ms.
[14:57:31.815] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:57:32.321] <TB1>     INFO: Expecting 2560 events.
[14:57:33.280] <TB1>     INFO: 2560 events read in total (244ms).
[14:57:33.280] <TB1>     INFO: Test took 1465ms.
[14:57:34.306] <TB1>     INFO: PixTestPhOptimization::doTest() done, duration: 473 seconds
[14:57:34.306] <TB1>     INFO: PH scale (per ROC):    91  77  82  90  94  85  88  79  78  74  79  74  75  84  77  79
[14:57:34.307] <TB1>     INFO: PH offset (per ROC):  161 176 171 158 163 176 165 167 167 171 176 189 166 150 171 177
[14:57:34.479] <TB1>    DEBUG: <PixTestGainPedestal.cc/setParameter:L83> PixTestGainPedestal::PixTest() fVcalStep = 10
[14:57:34.482] <TB1>     INFO: ######################################################################
[14:57:34.482] <TB1>     INFO: PixTestGainPedestal::doTest() ntrig = 10
[14:57:34.482] <TB1>     INFO: ######################################################################
[14:57:34.482] <TB1>    DEBUG: <PixTestGainPedestal.cc/measure:L192>  using FLAGS = 16
[14:57:34.494] <TB1>     INFO: scanning low vcal = 10
[14:57:34.837] <TB1>     INFO: Expecting 41600 events.
[14:57:38.555] <TB1>     INFO: 41600 events read in total (3003ms).
[14:57:38.555] <TB1>     INFO: Test took 4061ms.
[14:57:38.556] <TB1>     INFO: scanning low vcal = 20
[14:57:39.061] <TB1>     INFO: Expecting 41600 events.
[14:57:42.789] <TB1>     INFO: 41600 events read in total (3013ms).
[14:57:42.789] <TB1>     INFO: Test took 4233ms.
[14:57:42.790] <TB1>     INFO: scanning low vcal = 30
[14:57:43.300] <TB1>     INFO: Expecting 41600 events.
[14:57:47.028] <TB1>     INFO: 41600 events read in total (3014ms).
[14:57:47.028] <TB1>     INFO: Test took 4237ms.
[14:57:47.030] <TB1>     INFO: scanning low vcal = 40
[14:57:47.532] <TB1>     INFO: Expecting 41600 events.
[14:57:51.790] <TB1>     INFO: 41600 events read in total (3544ms).
[14:57:51.791] <TB1>     INFO: Test took 4761ms.
[14:57:51.794] <TB1>     INFO: scanning low vcal = 50
[14:57:52.209] <TB1>     INFO: Expecting 41600 events.
[14:57:56.490] <TB1>     INFO: 41600 events read in total (3566ms).
[14:57:56.491] <TB1>     INFO: Test took 4697ms.
[14:57:56.494] <TB1>     INFO: scanning low vcal = 60
[14:57:56.911] <TB1>     INFO: Expecting 41600 events.
[14:58:01.171] <TB1>     INFO: 41600 events read in total (3545ms).
[14:58:01.171] <TB1>     INFO: Test took 4677ms.
[14:58:01.174] <TB1>     INFO: scanning low vcal = 70
[14:58:01.591] <TB1>     INFO: Expecting 41600 events.
[14:58:05.881] <TB1>     INFO: 41600 events read in total (3575ms).
[14:58:05.882] <TB1>     INFO: Test took 4708ms.
[14:58:05.885] <TB1>     INFO: scanning low vcal = 80
[14:58:06.303] <TB1>     INFO: Expecting 41600 events.
[14:58:10.576] <TB1>     INFO: 41600 events read in total (3558ms).
[14:58:10.577] <TB1>     INFO: Test took 4692ms.
[14:58:10.580] <TB1>     INFO: scanning low vcal = 90
[14:58:10.000] <TB1>     INFO: Expecting 41600 events.
[14:58:15.247] <TB1>     INFO: 41600 events read in total (3532ms).
[14:58:15.248] <TB1>     INFO: Test took 4668ms.
[14:58:15.252] <TB1>     INFO: scanning low vcal = 100
[14:58:15.663] <TB1>     INFO: Expecting 41600 events.
[14:58:20.079] <TB1>     INFO: 41600 events read in total (3701ms).
[14:58:20.080] <TB1>     INFO: Test took 4828ms.
[14:58:20.083] <TB1>     INFO: scanning low vcal = 110
[14:58:20.501] <TB1>     INFO: Expecting 41600 events.
[14:58:24.786] <TB1>     INFO: 41600 events read in total (3570ms).
[14:58:24.787] <TB1>     INFO: Test took 4704ms.
[14:58:24.790] <TB1>     INFO: scanning low vcal = 120
[14:58:25.206] <TB1>     INFO: Expecting 41600 events.
[14:58:29.494] <TB1>     INFO: 41600 events read in total (3573ms).
[14:58:29.495] <TB1>     INFO: Test took 4705ms.
[14:58:29.498] <TB1>     INFO: scanning low vcal = 130
[14:58:29.913] <TB1>     INFO: Expecting 41600 events.
[14:58:34.188] <TB1>     INFO: 41600 events read in total (3560ms).
[14:58:34.189] <TB1>     INFO: Test took 4691ms.
[14:58:34.192] <TB1>     INFO: scanning low vcal = 140
[14:58:34.608] <TB1>     INFO: Expecting 41600 events.
[14:58:38.868] <TB1>     INFO: 41600 events read in total (3545ms).
[14:58:38.869] <TB1>     INFO: Test took 4677ms.
[14:58:38.872] <TB1>     INFO: scanning low vcal = 150
[14:58:39.291] <TB1>     INFO: Expecting 41600 events.
[14:58:43.584] <TB1>     INFO: 41600 events read in total (3578ms).
[14:58:43.585] <TB1>     INFO: Test took 4713ms.
[14:58:43.588] <TB1>     INFO: scanning low vcal = 160
[14:58:44.005] <TB1>     INFO: Expecting 41600 events.
[14:58:48.279] <TB1>     INFO: 41600 events read in total (3559ms).
[14:58:48.280] <TB1>     INFO: Test took 4692ms.
[14:58:48.284] <TB1>     INFO: scanning low vcal = 170
[14:58:48.699] <TB1>     INFO: Expecting 41600 events.
[14:58:52.982] <TB1>     INFO: 41600 events read in total (3568ms).
[14:58:52.983] <TB1>     INFO: Test took 4699ms.
[14:58:52.988] <TB1>     INFO: scanning low vcal = 180
[14:58:53.405] <TB1>     INFO: Expecting 41600 events.
[14:58:57.675] <TB1>     INFO: 41600 events read in total (3555ms).
[14:58:57.676] <TB1>     INFO: Test took 4688ms.
[14:58:57.679] <TB1>     INFO: scanning low vcal = 190
[14:58:58.097] <TB1>     INFO: Expecting 41600 events.
[14:59:02.354] <TB1>     INFO: 41600 events read in total (3542ms).
[14:59:02.355] <TB1>     INFO: Test took 4676ms.
[14:59:02.359] <TB1>     INFO: scanning low vcal = 200
[14:59:02.774] <TB1>     INFO: Expecting 41600 events.
[14:59:07.058] <TB1>     INFO: 41600 events read in total (3569ms).
[14:59:07.059] <TB1>     INFO: Test took 4700ms.
[14:59:07.062] <TB1>     INFO: scanning low vcal = 210
[14:59:07.480] <TB1>     INFO: Expecting 41600 events.
[14:59:11.744] <TB1>     INFO: 41600 events read in total (3549ms).
[14:59:11.745] <TB1>     INFO: Test took 4683ms.
[14:59:11.748] <TB1>     INFO: scanning low vcal = 220
[14:59:12.163] <TB1>     INFO: Expecting 41600 events.
[14:59:16.459] <TB1>     INFO: 41600 events read in total (3581ms).
[14:59:16.460] <TB1>     INFO: Test took 4712ms.
[14:59:16.463] <TB1>     INFO: scanning low vcal = 230
[14:59:16.876] <TB1>     INFO: Expecting 41600 events.
[14:59:21.158] <TB1>     INFO: 41600 events read in total (3567ms).
[14:59:21.158] <TB1>     INFO: Test took 4695ms.
[14:59:21.161] <TB1>     INFO: scanning low vcal = 240
[14:59:21.578] <TB1>     INFO: Expecting 41600 events.
[14:59:25.848] <TB1>     INFO: 41600 events read in total (3555ms).
[14:59:25.848] <TB1>     INFO: Test took 4687ms.
[14:59:25.851] <TB1>     INFO: scanning low vcal = 250
[14:59:26.266] <TB1>     INFO: Expecting 41600 events.
[14:59:30.555] <TB1>     INFO: 41600 events read in total (3574ms).
[14:59:30.558] <TB1>     INFO: Test took 4707ms.
[14:59:30.562] <TB1>     INFO: scanning high vcal = 30 (= 210 in low range)
[14:59:30.978] <TB1>     INFO: Expecting 41600 events.
[14:59:35.240] <TB1>     INFO: 41600 events read in total (3545ms).
[14:59:35.241] <TB1>     INFO: Test took 4679ms.
[14:59:35.245] <TB1>     INFO: scanning high vcal = 50 (= 350 in low range)
[14:59:35.657] <TB1>     INFO: Expecting 41600 events.
[14:59:39.927] <TB1>     INFO: 41600 events read in total (3555ms).
[14:59:39.927] <TB1>     INFO: Test took 4682ms.
[14:59:39.930] <TB1>     INFO: scanning high vcal = 70 (= 490 in low range)
[14:59:40.345] <TB1>     INFO: Expecting 41600 events.
[14:59:44.639] <TB1>     INFO: 41600 events read in total (3579ms).
[14:59:44.640] <TB1>     INFO: Test took 4710ms.
[14:59:44.643] <TB1>     INFO: scanning high vcal = 90 (= 630 in low range)
[14:59:45.066] <TB1>     INFO: Expecting 41600 events.
[14:59:49.331] <TB1>     INFO: 41600 events read in total (3550ms).
[14:59:49.332] <TB1>     INFO: Test took 4689ms.
[14:59:49.334] <TB1>     INFO: scanning high vcal = 200 (= 1400 in low range)
[14:59:49.751] <TB1>     INFO: Expecting 41600 events.
[14:59:54.057] <TB1>     INFO: 41600 events read in total (3591ms).
[14:59:54.057] <TB1>     INFO: Test took 4722ms.
[14:59:54.629] <TB1>     INFO: PixTestGainPedestal::measure() done 
[14:59:54.632] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C0
[14:59:54.632] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C1
[14:59:54.632] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C2
[14:59:54.633] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C3
[14:59:54.633] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C4
[14:59:54.633] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C5
[14:59:54.633] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C6
[14:59:54.633] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C7
[14:59:54.633] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C8
[14:59:54.634] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C9
[14:59:54.634] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C10
[14:59:54.634] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C11
[14:59:54.634] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C12
[14:59:54.634] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C13
[14:59:54.634] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C14
[14:59:54.635] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C15
[15:00:31.857] <TB1>     INFO: PixTestGainPedestal::fit() done
[15:00:31.857] <TB1>     INFO: non-linearity mean:  0.950 0.953 0.952 0.951 0.955 0.965 0.951 0.951 0.956 0.960 0.952 0.956 0.953 0.952 0.957 0.950
[15:00:31.857] <TB1>     INFO: non-linearity RMS:   0.008 0.007 0.007 0.006 0.006 0.005 0.006 0.006 0.007 0.006 0.007 0.006 0.007 0.007 0.006 0.007
[15:00:31.857] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-3-40_FPIXTest-17C-Nebraska-160628-1338_2016-06-28_13h38m_1467139113//000_FPIXTest_p17//phCalibrationFitErr35_C0.dat
[15:00:31.881] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-3-40_FPIXTest-17C-Nebraska-160628-1338_2016-06-28_13h38m_1467139113//000_FPIXTest_p17//phCalibrationFitErr35_C1.dat
[15:00:31.905] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-3-40_FPIXTest-17C-Nebraska-160628-1338_2016-06-28_13h38m_1467139113//000_FPIXTest_p17//phCalibrationFitErr35_C2.dat
[15:00:31.928] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-3-40_FPIXTest-17C-Nebraska-160628-1338_2016-06-28_13h38m_1467139113//000_FPIXTest_p17//phCalibrationFitErr35_C3.dat
[15:00:31.952] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-3-40_FPIXTest-17C-Nebraska-160628-1338_2016-06-28_13h38m_1467139113//000_FPIXTest_p17//phCalibrationFitErr35_C4.dat
[15:00:31.976] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-3-40_FPIXTest-17C-Nebraska-160628-1338_2016-06-28_13h38m_1467139113//000_FPIXTest_p17//phCalibrationFitErr35_C5.dat
[15:00:31.999] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-3-40_FPIXTest-17C-Nebraska-160628-1338_2016-06-28_13h38m_1467139113//000_FPIXTest_p17//phCalibrationFitErr35_C6.dat
[15:00:32.023] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-3-40_FPIXTest-17C-Nebraska-160628-1338_2016-06-28_13h38m_1467139113//000_FPIXTest_p17//phCalibrationFitErr35_C7.dat
[15:00:32.047] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-3-40_FPIXTest-17C-Nebraska-160628-1338_2016-06-28_13h38m_1467139113//000_FPIXTest_p17//phCalibrationFitErr35_C8.dat
[15:00:32.070] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-3-40_FPIXTest-17C-Nebraska-160628-1338_2016-06-28_13h38m_1467139113//000_FPIXTest_p17//phCalibrationFitErr35_C9.dat
[15:00:32.094] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-3-40_FPIXTest-17C-Nebraska-160628-1338_2016-06-28_13h38m_1467139113//000_FPIXTest_p17//phCalibrationFitErr35_C10.dat
[15:00:32.117] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-3-40_FPIXTest-17C-Nebraska-160628-1338_2016-06-28_13h38m_1467139113//000_FPIXTest_p17//phCalibrationFitErr35_C11.dat
[15:00:32.141] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-3-40_FPIXTest-17C-Nebraska-160628-1338_2016-06-28_13h38m_1467139113//000_FPIXTest_p17//phCalibrationFitErr35_C12.dat
[15:00:32.165] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-3-40_FPIXTest-17C-Nebraska-160628-1338_2016-06-28_13h38m_1467139113//000_FPIXTest_p17//phCalibrationFitErr35_C13.dat
[15:00:32.188] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-3-40_FPIXTest-17C-Nebraska-160628-1338_2016-06-28_13h38m_1467139113//000_FPIXTest_p17//phCalibrationFitErr35_C14.dat
[15:00:32.211] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-3-40_FPIXTest-17C-Nebraska-160628-1338_2016-06-28_13h38m_1467139113//000_FPIXTest_p17//phCalibrationFitErr35_C15.dat
[15:00:32.235] <TB1>     INFO: PixTestGainPedestal::doTest() done, duration: 177 seconds
[15:00:32.235] <TB1>    DEBUG: <PixTestGainPedestal.cc/~PixTestGainPedestal:L125> PixTestGainPedestal dtor
[15:00:32.242] <TB1>    DEBUG: <PixTestBB3Map.cc/init:L81> PixTestBB3Map::init()
[15:00:32.242] <TB1>    DEBUG: <PixTestBB3Map.cc/PixTestBB3Map:L29> PixTestBB3Map ctor(PixSetup &a, string, TGTab *)
[15:00:32.253] <TB1>     INFO: ######################################################################
[15:00:32.254] <TB1>     INFO: PixTestBB3Map::doTest() Ntrig = 5, VcalS = 250 (high range)
[15:00:32.254] <TB1>     INFO: ######################################################################
[15:00:32.256] <TB1>     INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 514 (plus default)
[15:00:32.267] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:00:32.267] <TB1>     INFO:     run 1 of 1
[15:00:32.267] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:00:32.611] <TB1>     INFO: Expecting 3120000 events.
[15:01:21.016] <TB1>     INFO: 1262165 events read in total (47690ms).
[15:02:10.674] <TB1>     INFO: 2521965 events read in total (97348ms).
[15:02:34.067] <TB1>     INFO: 3120000 events read in total (120742ms).
[15:02:34.111] <TB1>     INFO: Test took 121845ms.
[15:02:34.189] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:02:34.336] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:02:35.826] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:02:37.338] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:02:38.860] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:02:40.312] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:02:41.727] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:02:43.229] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:02:44.669] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:02:46.087] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:02:47.577] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:02:48.994] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:02:50.485] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:02:51.986] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:02:53.359] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:02:54.756] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:02:56.247] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:02:57.637] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 389644288
[15:02:57.706] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C0_V0
[15:02:57.706] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.9278, RMS = 1.04638
[15:02:57.706] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[15:02:57.706] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C0_V0
[15:02:57.706] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.0299, RMS = 0.970659
[15:02:57.706] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[15:02:57.707] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C1_V0
[15:02:57.707] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.2747, RMS = 1.09636
[15:02:57.707] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[15:02:57.707] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C1_V0
[15:02:57.707] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.3086, RMS = 1.23305
[15:02:57.707] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[15:02:57.709] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C2_V0
[15:02:57.709] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 80.4542, RMS = 1.27171
[15:02:57.709] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 87
[15:02:57.709] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C2_V0
[15:02:57.709] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.8025, RMS = 1.18109
[15:02:57.709] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[15:02:57.710] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C3_V0
[15:02:57.710] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 72.9598, RMS = 2.02729
[15:02:57.710] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[15:02:57.710] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C3_V0
[15:02:57.710] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 73.7557, RMS = 1.82294
[15:02:57.710] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[15:02:57.711] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C4_V0
[15:02:57.711] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 73.7522, RMS = 2.18037
[15:02:57.711] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[15:02:57.711] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C4_V0
[15:02:57.711] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 73.8168, RMS = 1.99467
[15:02:57.711] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[15:02:57.712] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C5_V0
[15:02:57.712] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 81.2087, RMS = 1.70925
[15:02:57.712] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 90
[15:02:57.712] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C5_V0
[15:02:57.712] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 80.8126, RMS = 1.59833
[15:02:57.712] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 89
[15:02:57.714] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C6_V0
[15:02:57.714] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 74.191, RMS = 1.78187
[15:02:57.714] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[15:02:57.714] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C6_V0
[15:02:57.714] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 74.3093, RMS = 1.67444
[15:02:57.714] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[15:02:57.715] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C7_V0
[15:02:57.715] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.6762, RMS = 1.48374
[15:02:57.715] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[15:02:57.715] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C7_V0
[15:02:57.715] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.2618, RMS = 1.28159
[15:02:57.715] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[15:02:57.716] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C8_V0
[15:02:57.716] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 83.0944, RMS = 1.82007
[15:02:57.716] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 93
[15:02:57.716] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C8_V0
[15:02:57.716] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 80.9013, RMS = 1.50707
[15:02:57.716] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 89
[15:02:57.717] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C9_V0
[15:02:57.717] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.5233, RMS = 1.30445
[15:02:57.717] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[15:02:57.717] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C9_V0
[15:02:57.717] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.0652, RMS = 1.29257
[15:02:57.717] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[15:02:57.718] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C10_V0
[15:02:57.718] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 82.6365, RMS = 1.44211
[15:02:57.718] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 90
[15:02:57.718] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C10_V0
[15:02:57.718] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 80.4894, RMS = 1.28137
[15:02:57.718] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 87
[15:02:57.719] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C11_V0
[15:02:57.719] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 84.8771, RMS = 1.88757
[15:02:57.719] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 95
[15:02:57.719] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C11_V0
[15:02:57.719] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 82.9839, RMS = 1.68316
[15:02:57.719] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 92
[15:02:57.720] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C12_V0
[15:02:57.721] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 75.4782, RMS = 1.38791
[15:02:57.721] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[15:02:57.721] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C12_V0
[15:02:57.721] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 73.3899, RMS = 1.51132
[15:02:57.721] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 81
[15:02:57.722] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C13_V0
[15:02:57.722] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.3586, RMS = 1.27598
[15:02:57.722] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[15:02:57.722] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C13_V0
[15:02:57.722] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 75.984, RMS = 1.42789
[15:02:57.722] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[15:02:57.723] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C14_V0
[15:02:57.723] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 80.3175, RMS = 1.21991
[15:02:57.723] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 87
[15:02:57.723] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C14_V0
[15:02:57.723] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.0821, RMS = 1.24149
[15:02:57.723] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[15:02:57.724] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C15_V0
[15:02:57.724] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.6495, RMS = 1.30961
[15:02:57.724] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[15:02:57.724] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C15_V0
[15:02:57.724] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 74.6648, RMS = 1.48903
[15:02:57.724] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[15:02:57.728] <TB1>     INFO: PixTestBB3Map::doTest() done, duration: 145 seconds
[15:02:57.728] <TB1>     INFO: number of dead bumps (per ROC):     0    6    6    0    0    0    0    0    0    0    0    0    0    0    0    0
[15:02:57.728] <TB1>    DEBUG: <PixTestBB3Map.cc/~PixTestBB3Map:L99> PixTestBB3Map dtor
[15:02:57.824] <TB1>    DEBUG: <PixTestFPIXTest.cc/~PixTestFPIXTest:L78> PixTestFPIXTest dtor
[15:02:57.824] <TB1>     INFO: enter test to run
[15:02:57.824] <TB1>     INFO:   test:  no parameter change
[15:02:57.825] <TB1>    DEBUG: <pXar.cc/main:L340> Final Analog Current: 386.7mA
[15:02:57.826] <TB1>    DEBUG: <pXar.cc/main:L341> Final Digital Current: 469.5mA
[15:02:57.826] <TB1>    DEBUG: <pXar.cc/main:L342> Final Module Temperature: 20.3 C
[15:02:57.826] <TB1>    DEBUG: <PixMonitor.cc/dumpSummaries:L39> PixMonitor::dumpSummaries
[15:02:58.292] <TB1>    QUIET: Connection to board 26 closed.
[15:02:58.301] <TB1>     INFO: pXar: this is the end, my friend
[15:02:58.301] <TB1>    DEBUG: <PixSetup.cc/~PixSetup:L68> PixSetup free fPxarMemory
