# DESCRIPTION: Verilator output: Timestamp data for --skip-identical.  Delete at will.
C "-cc --assert -Wall -Wno-DECLFILENAME -Wno-UNUSEDSIGNAL -Wno-TIMESCALEMOD -Wno-WIDTH -Wno-fatal -Wno-BLKANDNBLK --timing --trace-fst --top-module co_sim_dsp_multiplier_accum_with_add_neg -I../../../../.././rtl -I/nfs_scratch/scratch/CompilerValidation/abdul_hameed/5th-march/dsp_multiplier_accum_with_add_neg/results_dir/.././rtl -I/nfs_scratch/scratch/CompilerValidation/abdul_hameed/5th-march/dsp_multiplier_accum_with_add_neg/results_dir/.././sim/co_sim_tb -y ../../../../.././rtl +libext+.v +libext+.sv +1800-2012ext+.v +1800-2012ext+.sv /nfs_scratch/scratch/CompilerValidation/abdul_hameed/5th-march/dsp_multiplier_accum_with_add_neg/results_dir/.././sim/co_sim_tb/co_sim_dsp_multiplier_accum_with_add_neg.v /nfs_scratch/scratch/CompilerValidation/abdul_hameed/5th-march/dsp_multiplier_accum_with_add_neg/results_dir/.././rtl/dsp_multiplier_accum_with_add_neg.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/simlib.v --binary dsp_multiplier_accum_with_add_neg_post_synth_EDITED.v"
S  11989888 28836681  1709615491   774649839  1709216092           0 "/nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/bin/HDL_simulator/verilator/bin/verilator_bin"
S      4942 28836696  1709615492   980206616  1709216092           0 "/nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/bin/HDL_simulator/verilator/include/verilated_std.sv"
S       384 28874399  1709615689   327110446  1709614351           0 "/nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v"
S       511 28874298  1709615689   273331814  1709614351           0 "/nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v"
S      9217 28874295  1709615689   250130537  1709614351           0 "/nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v"
S       430 28874400  1709615689   332102143  1709614351           0 "/nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v"
S       431 28873315  1709615689   307443697  1709614351           0 "/nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v"
S       439 28874632  1709615689   241164871  1709614351           0 "/nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v"
S       433 28873309  1709615689   189388729  1709614351           0 "/nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v"
S       448 28874293  1709615689   162252035  1709614351           0 "/nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v"
S     62327 28875045  1709615690   429801618  1709614612           0 "/nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/simlib.v"
S       668 144665148  1709638708   522542975  1709638708   522542975 "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/5th-march/dsp_multiplier_accum_with_add_neg/results_dir/.././rtl/dsp_multiplier_accum_with_add_neg.v"
S      4181 144666037  1709640108    60124761  1709640108    60124761 "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/5th-march/dsp_multiplier_accum_with_add_neg/results_dir/.././sim/co_sim_tb/co_sim_dsp_multiplier_accum_with_add_neg.v"
S    218126 142877001  1709640392   594801776  1709640392   594801776 "dsp_multiplier_accum_with_add_neg_post_synth_EDITED.v"
T     29646 144344701  1709641522   942071946  1709641522   942071946 "obj_dir/Vco_sim_dsp_multiplier_accum_with_add_neg.cpp"
T     18538 144344700  1709641522   938794155  1709641522   938794155 "obj_dir/Vco_sim_dsp_multiplier_accum_with_add_neg.h"
T      2207 144345856  1709641523   117835914  1709641523   117835914 "obj_dir/Vco_sim_dsp_multiplier_accum_with_add_neg.mk"
T      1840 144345538  1709641522   958784965  1709641522   958784965 "obj_dir/Vco_sim_dsp_multiplier_accum_with_add_neg_LUT3__Iz2.h"
T      1691 144345733  1709641523    17649712  1709641523    17649712 "obj_dir/Vco_sim_dsp_multiplier_accum_with_add_neg_LUT3__Iz2__DepSet_h022dbe45__0__Slow.cpp"
T      1101 144345732  1709641523    14489254  1709641523    14489254 "obj_dir/Vco_sim_dsp_multiplier_accum_with_add_neg_LUT3__Iz2__Slow.cpp"
T      2984 144345537  1709641522   955521421  1709641522   955521421 "obj_dir/Vco_sim_dsp_multiplier_accum_with_add_neg_LUT4__Iz1.h"
T      2963 144345731  1709641523    11509825  1709641523    11509825 "obj_dir/Vco_sim_dsp_multiplier_accum_with_add_neg_LUT4__Iz1__DepSet_h52bbc385__0__Slow.cpp"
T      1101 144345730  1709641523     8015247  1709641523     8015247 "obj_dir/Vco_sim_dsp_multiplier_accum_with_add_neg_LUT4__Iz1__Slow.cpp"
T     56705 144344698  1709641522   850212780  1709641522   850212780 "obj_dir/Vco_sim_dsp_multiplier_accum_with_add_neg__Syms.cpp"
T     16322 144344699  1709641522   934900923  1709641522   934900923 "obj_dir/Vco_sim_dsp_multiplier_accum_with_add_neg__Syms.h"
T       401 144345737  1709641523    94768735  1709641523    94768735 "obj_dir/Vco_sim_dsp_multiplier_accum_with_add_neg__TraceDecls__0__Slow.cpp"
T    505895 144345395  1709641523   107620928  1709641523   107620928 "obj_dir/Vco_sim_dsp_multiplier_accum_with_add_neg__Trace__0.cpp"
T   2766224 144345736  1709641523    90021204  1709641523    90021204 "obj_dir/Vco_sim_dsp_multiplier_accum_with_add_neg__Trace__0__Slow.cpp"
T     11648 144345539  1709641522   961663543  1709641522   961663543 "obj_dir/Vco_sim_dsp_multiplier_accum_with_add_neg___024bmux__W1_S6.h"
T     12022 144345735  1709641523    24166183  1709641523    24166183 "obj_dir/Vco_sim_dsp_multiplier_accum_with_add_neg___024bmux__W1_S6__DepSet_h70af9fe0__0__Slow.cpp"
T      1164 144345734  1709641523    20787262  1709641523    20787262 "obj_dir/Vco_sim_dsp_multiplier_accum_with_add_neg___024bmux__W1_S6__Slow.cpp"
T    235893 144344703  1709641522   951602767  1709641522   951602767 "obj_dir/Vco_sim_dsp_multiplier_accum_with_add_neg___024root.h"
T      9998 144345728  1709641522   988093719  1709641522   988093719 "obj_dir/Vco_sim_dsp_multiplier_accum_with_add_neg___024root__DepSet_h90fff48d__0.cpp"
T      6849 144345541  1709641522   969527392  1709641522   969527392 "obj_dir/Vco_sim_dsp_multiplier_accum_with_add_neg___024root__DepSet_h90fff48d__0__Slow.cpp"
T    859198 144345729  1709641523     3276935  1709641523     3276935 "obj_dir/Vco_sim_dsp_multiplier_accum_with_add_neg___024root__DepSet_hf5f8a789__0.cpp"
T    493448 144345542  1709641522   981699331  1709641522   981699331 "obj_dir/Vco_sim_dsp_multiplier_accum_with_add_neg___024root__DepSet_hf5f8a789__0__Slow.cpp"
T      1143 144345540  1709641522   965125715  1709641522   965125715 "obj_dir/Vco_sim_dsp_multiplier_accum_with_add_neg___024root__Slow.cpp"
T      1109 144345575  1709641523   111696586  1709641523   111696586 "obj_dir/Vco_sim_dsp_multiplier_accum_with_add_neg__main.cpp"
T       869 144344702  1709641522   944775083  1709641522   944775083 "obj_dir/Vco_sim_dsp_multiplier_accum_with_add_neg__pch.h"
T      3950 144345857  1709641523   120824562  1709641523   120824562 "obj_dir/Vco_sim_dsp_multiplier_accum_with_add_neg__ver.d"
T         0        0  1709641523   145455906  1709641523   145455906 "obj_dir/Vco_sim_dsp_multiplier_accum_with_add_neg__verFiles.dat"
T      2632 144343679  1709641523   114678250  1709641523   114678250 "obj_dir/Vco_sim_dsp_multiplier_accum_with_add_neg_classes.mk"
