set verilog_files {\
	rc6_core.v\
	rc6_dpc.v\
	rc6_keyex.v\
	rc6_rol.v\
}

set clk i_clk

set top_des_name rc6_core

set dont_touch_module_name TSC
