/*
 * Generated by Bluespec Compiler, version 2025.07 (build 282e82e)
 * 
 * On Wed Feb 25 00:25:48 CST 2026
 * 
 */

/* Generation options: */
#ifndef __mkTimerArray_h__
#define __mkTimerArray_h__

#include "bluesim_types.h"
#include "bs_module.h"
#include "bluesim_primitives.h"
#include "bs_vcd.h"


/* Class declaration for the mkTimerArray module */
class MOD_mkTimerArray : public Module {
 
 /* Clock handles */
 private:
  tClock __clk_handle_0;
 
 /* Clock gate handles */
 public:
  tUInt8 *clk_gate[0];
 
 /* Instantiation parameters */
 public:
 
 /* Module state */
 public:
  MOD_Fifo<tUWide> INST_cmd_q;
  MOD_Reg<tUInt8> INST_scan_active;
  MOD_Reg<tUInt32> INST_scan_idx;
  MOD_Fifo<tUWide> INST_timeout_q;
  MOD_RegFile<tUInt32,tUWide> INST_timer_sram;
 
 /* Constructor */
 public:
  MOD_mkTimerArray(tSimStateHdl simHdl, char const *name, Module *parent);
 
 /* Symbol init methods */
 private:
  void init_symbols_0();
 
 /* Reset signal definitions */
 private:
  tUInt8 PORT_RST_N;
 
 /* Port definitions */
 public:
  tUWide PORT_timeout_event_out_get;
 
 /* Publicly accessible definitions */
 public:
  tUInt8 DEF_scan_active__h551;
  tUInt8 DEF_cmd_q_i_notFull____d36;
 
 /* Local definitions */
 private:
  tUWide DEF_cmd_q_first____d4;
  tUWide DEF_timer_sram_sub_cmd_q_first_BITS_18_TO_10___d8;
  tUWide DEF_timer_sram_sub_scan_idx_0___d21;
  tUWide DEF_timer_sram_sub_cmd_q_first_BITS_18_TO_10_BITS__ETC___d9;
  tUWide DEF_IF_cmd_q_first_BIT_75_THEN_timer_sram_sub_cmd__ETC___d13;
  tUWide DEF_cmd_q_first_BITS_9_TO_0_0_CONCAT_cmd_q_first_B_ETC___d12;
  tUWide DEF__1_CONCAT_stop_timer_kid_CONCAT_stop_timer_way__ETC___d38;
  tUWide DEF__0_CONCAT_start_timer_kid_CONCAT_start_timer_wa_ETC___d35;
  tUWide DEF_NOT_cmd_q_first_BIT_75_CONCAT_IF_cmd_q_first_B_ETC___d14;
  tUWide DEF_NOT_timer_sram_sub_scan_idx_0_1_BITS_73_TO_64__ETC___d31;
  tUWide DEF_timer_sram_sub_scan_idx_0_1_BITS_63_TO_0_6_CON_ETC___d27;
  tUWide DEF_timeout_event_out_get__avValue1;
 
 /* Rules */
 public:
  void RL_rl_process_cmds();
  void RL_rl_scan_timers();
 
 /* Methods */
 public:
  void METH_start_timer(tUInt64 ARG_start_timer_kid,
			tUInt8 ARG_start_timer_way_idx,
			tUInt32 ARG_start_timer_timeout_ms);
  tUInt8 METH_RDY_start_timer();
  void METH_stop_timer(tUInt64 ARG_stop_timer_kid, tUInt8 ARG_stop_timer_way_idx);
  tUInt8 METH_RDY_stop_timer();
  void METH_tick_1ms();
  tUInt8 METH_RDY_tick_1ms();
  tUWide METH_timeout_event_out_get();
  tUInt8 METH_RDY_timeout_event_out_get();
 
 /* Reset routines */
 public:
  void reset_RST_N(tUInt8 ARG_rst_in);
 
 /* Static handles to reset routines */
 public:
 
 /* Pointers to reset fns in parent module for asserting output resets */
 private:
 
 /* Functions for the parent module to register its reset fns */
 public:
 
 /* Functions to set the elaborated clock id */
 public:
  void set_clk_0(char const *s);
 
 /* State dumping routine */
 public:
  void dump_state(unsigned int indent);
 
 /* VCD dumping routines */
 public:
  unsigned int dump_VCD_defs(unsigned int levels);
  void dump_VCD(tVCDDumpType dt, unsigned int levels, MOD_mkTimerArray &backing);
  void vcd_defs(tVCDDumpType dt, MOD_mkTimerArray &backing);
  void vcd_prims(tVCDDumpType dt, MOD_mkTimerArray &backing);
};

#endif /* ifndef __mkTimerArray_h__ */
