

================================================================
== Vivado HLS Report for 'awgn_top'
================================================================
* Date:           Mon Aug 07 09:05:28 2017

* Version:        2016.4 (Build 1733598 on Wed Dec 14 22:59:20 MST 2016)
* Project:        sty_awgn
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z045ffg900-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      7.95|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   54|   54|   55|   55|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------+------------+-----+-----+-----+-----+---------+
        |                      |            |  Latency  |  Interval | Pipeline|
        |       Instance       |   Module   | min | max | min | max |   Type  |
        +----------------------+------------+-----+-----+-----+-----+---------+
        |grp_operator_s_fu_49  |operator_s  |   52|   52|   52|   52|   none  |
        +----------------------+------------+-----+-----+-----+-----+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 3
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
* FSM state operations: 

 <State 1>: 4.38ns
ST_1: tmp_V_1 (12)  [1/1] 4.38ns  loc: awgn.cpp:41
codeRepl:5  %tmp_V_1 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %snr_V_V)

ST_1: noiseSample_V (13)  [2/2] 0.00ns  loc: awgn.cpp:42
codeRepl:6  %noiseSample_V = call fastcc i16 @"operator()"(i8 %tmp_V_1)


 <State 2>: 5.48ns
ST_2: noiseSample_V (13)  [1/2] 5.48ns  loc: awgn.cpp:42
codeRepl:6  %noiseSample_V = call fastcc i16 @"operator()"(i8 %tmp_V_1)


 <State 3>: 4.38ns
ST_3: empty (7)  [1/1] 0.00ns
codeRepl:0  %empty = call i32 (...)* @_ssdm_op_SpecInterface(i16* %noise_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_3: empty_15 (8)  [1/1] 0.00ns
codeRepl:1  %empty_15 = call i32 (...)* @_ssdm_op_SpecInterface(i8* %snr_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_3: StgValue_9 (9)  [1/1] 0.00ns
codeRepl:2  call void (...)* @_ssdm_op_SpecBitsMap(i8* %snr_V_V), !map !235

ST_3: StgValue_10 (10)  [1/1] 0.00ns
codeRepl:3  call void (...)* @_ssdm_op_SpecBitsMap(i16* %noise_V_V), !map !239

ST_3: StgValue_11 (11)  [1/1] 0.00ns
codeRepl:4  call void (...)* @_ssdm_op_SpecTopModule([9 x i8]* @awgn_top_str) nounwind

ST_3: StgValue_12 (14)  [1/1] 4.38ns  loc: awgn.cpp:43
codeRepl:7  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %noise_V_V, i16 %noiseSample_V)

ST_3: StgValue_13 (15)  [1/1] 0.00ns  loc: awgn.cpp:45
codeRepl:8  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ snr_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ noise_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ uut_lfsr128_V]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ coarseContents]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ gradientContents]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ scaleLookup]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
tmp_V_1       (read         ) [ 0010]
noiseSample_V (call         ) [ 0001]
empty         (specinterface) [ 0000]
empty_15      (specinterface) [ 0000]
StgValue_9    (specbitsmap  ) [ 0000]
StgValue_10   (specbitsmap  ) [ 0000]
StgValue_11   (spectopmodule) [ 0000]
StgValue_12   (write        ) [ 0000]
StgValue_13   (ret          ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="snr_V_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="snr_V_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="noise_V_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="noise_V_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="uut_lfsr128_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="uut_lfsr128_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="coarseContents">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="coarseContents"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="gradientContents">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gradientContents"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="scaleLookup">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="scaleLookup"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="operator()"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="awgn_top_str"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i16P"/></StgValue>
</bind>
</comp>

<comp id="36" class="1004" name="tmp_V_1_read_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="8" slack="0"/>
<pin id="38" dir="0" index="1" bw="8" slack="0"/>
<pin id="39" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V_1/1 "/>
</bind>
</comp>

<comp id="42" class="1004" name="StgValue_12_write_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="0" slack="0"/>
<pin id="44" dir="0" index="1" bw="16" slack="0"/>
<pin id="45" dir="0" index="2" bw="16" slack="1"/>
<pin id="46" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_12/3 "/>
</bind>
</comp>

<comp id="49" class="1004" name="grp_operator_s_fu_49">
<pin_list>
<pin id="50" dir="0" index="0" bw="16" slack="0"/>
<pin id="51" dir="0" index="1" bw="8" slack="0"/>
<pin id="52" dir="0" index="2" bw="128" slack="0"/>
<pin id="53" dir="0" index="3" bw="17" slack="0"/>
<pin id="54" dir="0" index="4" bw="13" slack="0"/>
<pin id="55" dir="0" index="5" bw="17" slack="0"/>
<pin id="56" dir="1" index="6" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="noiseSample_V/1 "/>
</bind>
</comp>

<comp id="63" class="1005" name="tmp_V_1_reg_63">
<pin_list>
<pin id="64" dir="0" index="0" bw="8" slack="1"/>
<pin id="65" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_1 "/>
</bind>
</comp>

<comp id="68" class="1005" name="noiseSample_V_reg_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="16" slack="1"/>
<pin id="70" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="noiseSample_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="40"><net_src comp="12" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="41"><net_src comp="0" pin="0"/><net_sink comp="36" pin=1"/></net>

<net id="47"><net_src comp="34" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="48"><net_src comp="2" pin="0"/><net_sink comp="42" pin=1"/></net>

<net id="57"><net_src comp="14" pin="0"/><net_sink comp="49" pin=0"/></net>

<net id="58"><net_src comp="36" pin="2"/><net_sink comp="49" pin=1"/></net>

<net id="59"><net_src comp="4" pin="0"/><net_sink comp="49" pin=2"/></net>

<net id="60"><net_src comp="6" pin="0"/><net_sink comp="49" pin=3"/></net>

<net id="61"><net_src comp="8" pin="0"/><net_sink comp="49" pin=4"/></net>

<net id="62"><net_src comp="10" pin="0"/><net_sink comp="49" pin=5"/></net>

<net id="66"><net_src comp="36" pin="2"/><net_sink comp="63" pin=0"/></net>

<net id="67"><net_src comp="63" pin="1"/><net_sink comp="49" pin=1"/></net>

<net id="71"><net_src comp="49" pin="6"/><net_sink comp="68" pin=0"/></net>

<net id="72"><net_src comp="68" pin="1"/><net_sink comp="42" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: noise_V_V | {3 }
	Port: uut_lfsr128_V | {1 2 }
 - Input state : 
	Port: awgn_top : snr_V_V | {1 }
	Port: awgn_top : uut_lfsr128_V | {1 2 }
	Port: awgn_top : coarseContents | {1 2 }
	Port: awgn_top : gradientContents | {1 2 }
	Port: awgn_top : scaleLookup | {1 2 }
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|---------|---------|---------|
| Operation|     Functional Unit     |   BRAM  |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|-------------------------|---------|---------|---------|---------|---------|
|   call   |   grp_operator_s_fu_49  |    0    |    3    |  13.418 |   769   |   2027  |
|----------|-------------------------|---------|---------|---------|---------|---------|
|   read   |    tmp_V_1_read_fu_36   |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|---------|---------|
|   write  | StgValue_12_write_fu_42 |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|---------|---------|
|   Total  |                         |    0    |    3    |  13.418 |   769   |   2027  |
|----------|-------------------------|---------|---------|---------|---------|---------|

Memories:
+----------------+--------+--------+--------+
|                |  BRAM  |   FF   |   LUT  |
+----------------+--------+--------+--------+
| coarseContents |    1   |    0   |    0   |
|gradientContents|    1   |    0   |    0   |
|   scaleLookup  |    1   |    0   |    0   |
+----------------+--------+--------+--------+
|      Total     |    3   |    0   |    0   |
+----------------+--------+--------+--------+

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|noiseSample_V_reg_68|   16   |
|   tmp_V_1_reg_63   |    8   |
+--------------------+--------+
|        Total       |   24   |
+--------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------|------|------|------|--------||---------||---------|
| grp_operator_s_fu_49 |  p1  |   2  |   8  |   16   ||    8    |
|----------------------|------|------|------|--------||---------||---------|
|         Total        |      |      |      |   16   ||  1.311  ||    8    |
|----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    0   |    3   |   13   |   769  |  2027  |
|   Memory  |    3   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |    1   |    -   |    8   |
|  Register |    -   |    -   |    -   |   24   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    3   |    3   |   14   |   793  |  2035  |
+-----------+--------+--------+--------+--------+--------+
