<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Sat Dec 15 17:01:45 2018" VIVADOVERSION="2018.2">

  <SYSTEMINFO ARCH="zynq" DEVICE="7z010" NAME="design_1" PACKAGE="clg400" SPEEDGRADE="-1"/>

  <EXTERNALPORTS>
    <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
      <CONNECTIONS>
        <CONNECTION INSTANCE="clock_div_25_0" PORT="clock"/>
        <CONNECTION INSTANCE="pixel_pusher_0" PORT="clk"/>
        <CONNECTION INSTANCE="vga_ctrl_0" PORT="clk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="vga_vs" SIGIS="undef" SIGNAME="vga_ctrl_0_vs">
      <CONNECTIONS>
        <CONNECTION INSTANCE="vga_ctrl_0" PORT="vs"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="vga_hs" SIGIS="undef" SIGNAME="vga_ctrl_0_hs">
      <CONNECTIONS>
        <CONNECTION INSTANCE="vga_ctrl_0" PORT="hs"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="4" NAME="vga_r" RIGHT="0" SIGIS="undef" SIGNAME="pixel_pusher_0_R">
      <CONNECTIONS>
        <CONNECTION INSTANCE="pixel_pusher_0" PORT="R"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="4" NAME="vga_b" RIGHT="0" SIGIS="undef" SIGNAME="pixel_pusher_0_B">
      <CONNECTIONS>
        <CONNECTION INSTANCE="pixel_pusher_0" PORT="B"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="5" NAME="vga_g" RIGHT="0" SIGIS="undef" SIGNAME="pixel_pusher_0_G">
      <CONNECTIONS>
        <CONNECTION INSTANCE="pixel_pusher_0" PORT="G"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES/>

  <MODULES>
    <MODULE FULLNAME="/clock_div_25_0" HWVERSION="1.0" INSTANCE="clock_div_25_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="clock_div_25" VLNV="xilinx.com:module_ref:clock_div_25:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_1_clock_div_25_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clock" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="clk_div" SIGIS="undef" SIGNAME="clock_div_25_0_clk_div">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pixel_pusher_0" PORT="en"/>
            <CONNECTION INSTANCE="vga_ctrl_0" PORT="en"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/pixel_pusher_0" HWVERSION="1.0" INSTANCE="pixel_pusher_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="pixel_pusher" VLNV="xilinx.com:module_ref:pixel_pusher:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_1_pixel_pusher_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="en" SIGIS="undef" SIGNAME="clock_div_25_0_clk_div">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clock_div_25_0" PORT="clk_div"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="9" NAME="hcount" RIGHT="0" SIGIS="undef" SIGNAME="vga_ctrl_0_hcount">
          <CONNECTIONS>
            <CONNECTION INSTANCE="vga_ctrl_0" PORT="hcount"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="9" NAME="vcount" RIGHT="0" SIGIS="undef" SIGNAME="vga_ctrl_0_vcount">
          <CONNECTIONS>
            <CONNECTION INSTANCE="vga_ctrl_0" PORT="vcount"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="R" RIGHT="0" SIGIS="undef" SIGNAME="pixel_pusher_0_R">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="vga_r"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="B" RIGHT="0" SIGIS="undef" SIGNAME="pixel_pusher_0_B">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="vga_b"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="G" RIGHT="0" SIGIS="undef" SIGNAME="pixel_pusher_0_G">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="vga_g"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/vga_ctrl_0" HWVERSION="1.0" INSTANCE="vga_ctrl_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="vga_ctrl" VLNV="xilinx.com:module_ref:vga_ctrl:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_1_vga_ctrl_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="en" SIGIS="undef" SIGNAME="clock_div_25_0_clk_div">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clock_div_25_0" PORT="clk_div"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="9" NAME="hcount" RIGHT="0" SIGIS="undef" SIGNAME="vga_ctrl_0_hcount">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pixel_pusher_0" PORT="hcount"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="9" NAME="vcount" RIGHT="0" SIGIS="undef" SIGNAME="vga_ctrl_0_vcount">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pixel_pusher_0" PORT="vcount"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="hs" SIGIS="undef" SIGNAME="vga_ctrl_0_hs">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="vga_hs"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="vs" SIGIS="undef" SIGNAME="vga_ctrl_0_vs">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="vga_vs"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
