Test case 336

Optimisations:
  Iverilog: 
  Verilator: -fno-const -O3
  CXXRTL: -O2
  CXXSLG: -O4
  Xcelium: 
  CXXSLG_SV2V: -O4

Inputs:
  bus_in = 405e2af6
  clk = 0
  inj_in_data_1755349247825_180 = 0
  rst = 0

Mismatched outputs:
  bus_out:
    Verilator=11110110000000000101111001000000
    Iverilog=11110110001010100101111001000000
    CXXRTL=11110110001010100101111001000000
    CXXSLG=11110110001010100101111001000000
    CXXSLG_SV2V=11110110001010100101111001000000
    Xcelium=11110110001010100101111001000000
