                    /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM18KX2.v:435:7: ... Expected indentation matching this earlier statement's line:
  435 |       if (collision_b2_write_flag && (collision_a2_address == collision_b2_address))
      |       ^~
%Warning-MISINDENT: /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM36K.v:237:29: Misleading indentation
  237 |       collision_a_read_flag = 0;
      |                             ^
                    /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM36K.v:235:5: ... Expected indentation matching this earlier statement's line:
  235 |     if (collision_b_write_flag && (collision_a_address == collision_b_address))
      |     ^~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_SERDES.v:102:27: Unnamed generate block 'genblk1' (IEEE 1800-2017 27.6)
                                                                                                                                                                                         : ... Suggest assign a label with 'begin : gen_<label_name>'
  102 |    generate if (MEM_TYPE) begin
      |                           ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_SERDES.v:118:10: Unnamed generate block 'genblk1' (IEEE 1800-2017 27.6)
                                                                                                                                                                                         : ... Suggest assign a label with 'begin : gen_<label_name>'
  118 |     else begin 
      |          ^~~~~
%Warning-UNDRIVEN: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/5th-march/dsp_multiplier_accum_with_add_neg/results_dir/dsp_multiplier_accum_with_add_neg/run_1/synth_1_1/synthesis/dsp_multiplier_accum_with_add_neg_post_synth.v:828:15: Bits of signal are not driven: '$auto$alumacc.cc:485:replace_alu$50.S'[16]
                                                                                                                                                                                                                                                 : ... note: In instance 'co_sim_dsp_multiplier_accum_with_add_neg.netlist'
  828 |   wire [16:0] \$auto$alumacc.cc:485:replace_alu$50.S ;
      |               ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-COMBDLY: /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v:195:20: Non-blocking assignment '<=' in combinational logic process
                                                                                                                                                                                   : ... This will be executed as a blocking assignment '='!
  195 |             mult_a <= COEFF_3;
      |                    ^~
                  *** See https://verilator.org/warn/COMBDLY before disabling this,
                  else you may end up with different sim results.
%Warning-COMBDLY: /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v:196:20: Non-blocking assignment '<=' in combinational logic process
                                                                                                                                                                                   : ... This will be executed as a blocking assignment '='!
  196 |             mult_b <= b_int;
      |                    ^~
%Warning-SYNCASYNCNET: /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v:21:15: Signal flopped as both synchronous and async: 'co_sim_dsp_multiplier_accum_with_add_neg.netlist.$mul$/nfs_scratch__0__VhshRsIAIIIM5c5x3TN6CYqkhfPgfejD7BI7P3Aa0HPc.ACC_FIR'
                       /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v:292:7: ... Location of async usage
  292 |   if (ACC_FIR > 43)
      |       ^~~~~~~
                       /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v:104:19: ... Location of sync usage
  104 |    acc_fir_reg <= ACC_FIR;
      |                   ^~~~~~~
%Warning-UNOPTFLAT: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/5th-march/dsp_multiplier_accum_with_add_neg/results_dir/dsp_multiplier_accum_with_add_neg/run_1/synth_1_1/synthesis/dsp_multiplier_accum_with_add_neg_post_synth.v:824:15: Signal unoptimizable: Circular combinational logic: 'co_sim_dsp_multiplier_accum_with_add_neg.netlist.$auto$alumacc.cc:485:replace_alu$50.C'
  824 |   wire [17:0] \$auto$alumacc.cc:485:replace_alu$50.C ;
      |               ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
                    /nfs_scratch/scratch/CompilerValidation/abdul_hameed/5th-march/dsp_multiplier_accum_with_add_neg/results_dir/dsp_multiplier_accum_with_add_neg/run_1/synth_1_1/synthesis/dsp_multiplier_accum_with_add_neg_post_synth.v:824:15:      Example path: co_sim_dsp_multiplier_accum_with_add_neg.netlist.$auto$alumacc.cc:485:replace_alu$50.C
                    /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v:14:10:      Example path: ASSIGNW
                    /nfs_scratch/scratch/CompilerValidation/abdul_hameed/5th-march/dsp_multiplier_accum_with_add_neg/results_dir/dsp_multiplier_accum_with_add_neg/run_1/synth_1_1/synthesis/dsp_multiplier_accum_with_add_neg_post_synth.v:853:15:      Example path: co_sim_dsp_multiplier_accum_with_add_neg.netlist.add
                    /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v:14:10:      Example path: ASSIGNW
%Warning-UNOPTFLAT: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/5th-march/dsp_multiplier_accum_with_add_neg/results_dir/dsp_multiplier_accum_with_add_neg/run_1/synth_1_1/synthesis/dsp_multiplier_accum_with_add_neg_post_synth.v:853:15: Signal unoptimizable: Circular combinational logic: 'co_sim_dsp_multiplier_accum_with_add_neg.netlist.add'
  853 |   wire [31:0] add;
      |               ^~~
                    /nfs_scratch/scratch/CompilerValidation/abdul_hameed/5th-march/dsp_multiplier_accum_with_add_neg/results_dir/dsp_multiplier_accum_with_add_neg/run_1/synth_1_1/synthesis/dsp_multiplier_accum_with_add_neg_post_synth.v:853:15:      Example path: co_sim_dsp_multiplier_accum_with_add_neg.netlist.add
                    /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v:14:10:      Example path: ASSIGNW
                    /nfs_scratch/scratch/CompilerValidation/abdul_hameed/5th-march/dsp_multiplier_accum_with_add_neg/results_dir/dsp_multiplier_accum_with_add_neg/run_1/synth_1_1/synthesis/dsp_multiplier_accum_with_add_neg_post_synth.v:853:15:      Example path: co_sim_dsp_multiplier_accum_with_add_neg.netlist.add
%Warning-UNOPTFLAT: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/5th-march/dsp_multiplier_accum_with_add_neg/results_dir/dsp_multiplier_accum_with_add_neg/run_1/synth_1_1/synthesis/dsp_multiplier_accum_with_add_neg_post_synth.v:828:15: Signal unoptimizable: Circular combinational logic: 'co_sim_dsp_multiplier_accum_with_add_neg.netlist.$auto$alumacc.cc:485:replace_alu$50.S'
  828 |   wire [16:0] \$auto$alumacc.cc:485:replace_alu$50.S ;
      |               ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
                    /nfs_scratch/scratch/CompilerValidation/abdul_hameed/5th-march/dsp_multiplier_accum_with_add_neg/results_dir/dsp_multiplier_accum_with_add_neg/run_1/synth_1_1/synthesis/dsp_multiplier_accum_with_add_neg_post_synth.v:828:15:      Example path: co_sim_dsp_multiplier_accum_with_add_neg.netlist.$auto$alumacc.cc:485:replace_alu$50.S
                    /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v:14:10:      Example path: ASSIGNW
                    /nfs_scratch/scratch/CompilerValidation/abdul_hameed/5th-march/dsp_multiplier_accum_with_add_neg/results_dir/dsp_multiplier_accum_with_add_neg/run_1/synth_1_1/synthesis/dsp_multiplier_accum_with_add_neg_post_synth.v:853:15:      Example path: co_sim_dsp_multiplier_accum_with_add_neg.netlist.add
                    /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v:14:10:      Example path: ASSIGNW
%Warning-UNOPTFLAT: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/5th-march/dsp_multiplier_accum_with_add_neg/results_dir/dsp_multiplier_accum_with_add_neg/run_1/synth_1_1/synthesis/dsp_multiplier_accum_with_add_neg_post_synth.v:816:15: Signal unoptimizable: Circular combinational logic: 'co_sim_dsp_multiplier_accum_with_add_neg.netlist.$auto$alumacc.cc:485:replace_alu$47.C'
  816 |   wire [32:0] \$auto$alumacc.cc:485:replace_alu$47.C ;
      |               ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
                    /nfs_scratch/scratch/CompilerValidation/abdul_hameed/5th-march/dsp_multiplier_accum_with_add_neg/results_dir/dsp_multiplier_accum_with_add_neg/run_1/synth_1_1/synthesis/dsp_multiplier_accum_with_add_neg_post_synth.v:816:15:      Example path: co_sim_dsp_multiplier_accum_with_add_neg.netlist.$auto$alumacc.cc:485:replace_alu$47.C
                    /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v:18:20:      Example path: ASSIGNW
                    /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v:15:10:      Example path: co_sim_dsp_multiplier_accum_with_add_neg.netlist.__Vcellout__$auto$alumacc.cc:485:replace_alu$47.genblk1.slice[29].genblk1.my_adder__COUT
                    /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v:15:10:      Example path: ASSIGNW
                    /nfs_scratch/scratch/CompilerValidation/abdul_hameed/5th-march/dsp_multiplier_accum_with_add_neg/results_dir/dsp_multiplier_accum_with_add_neg/run_1/synth_1_1/synthesis/dsp_multiplier_accum_with_add_neg_post_synth.v:816:15:      Example path: co_sim_dsp_multiplier_accum_with_add_neg.netlist.$auto$alumacc.cc:485:replace_alu$47.C
make: Entering directory `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/5th-march/dsp_multiplier_accum_with_add_neg/results_dir/dsp_multiplier_accum_with_add_neg/run_1/synth_1_1/simulate_gate/obj_dir'
g++ -Os  -I.  -MMD -I/nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/bin/HDL_simulator/verilator/include -I/nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/bin/HDL_simulator/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated.o /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/bin/HDL_simulator/verilator/include/verilated.cpp
g++ -Os  -I.  -MMD -I/nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/bin/HDL_simulator/verilator/include -I/nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/bin/HDL_simulator/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated_fst_c.o /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/bin/HDL_simulator/verilator/include/verilated_fst_c.cpp
g++ -Os  -I.  -MMD -I/nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/bin/HDL_simulator/verilator/include -I/nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/bin/HDL_simulator/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated_timing.o /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/bin/HDL_simulator/verilator/include/verilated_timing.cpp
g++ -Os  -I.  -MMD -I/nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/bin/HDL_simulator/verilator/include -I/nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/bin/HDL_simulator/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated_threads.o /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/bin/HDL_simulator/verilator/include/verilated_threads.cpp
/usr/bin/python3 /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/bin/HDL_simulator/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vco_sim_dsp_multiplier_accum_with_add_neg.cpp Vco_sim_dsp_multiplier_accum_with_add_neg___024root__DepSet_h90fff48d__0.cpp Vco_sim_dsp_multiplier_accum_with_add_neg___024root__DepSet_hf5f8a789__0.cpp Vco_sim_dsp_multiplier_accum_with_add_neg__main.cpp Vco_sim_dsp_multiplier_accum_with_add_neg__Trace__0.cpp Vco_sim_dsp_multiplier_accum_with_add_neg___024root__Slow.cpp Vco_sim_dsp_multiplier_accum_with_add_neg___024root__DepSet_h90fff48d__0__Slow.cpp Vco_sim_dsp_multiplier_accum_with_add_neg___024root__DepSet_hf5f8a789__0__Slow.cpp Vco_sim_dsp_multiplier_accum_with_add_neg_LUT4__Iz1__Slow.cpp Vco_sim_dsp_multiplier_accum_with_add_neg_LUT4__Iz1__DepSet_h52bbc385__0__Slow.cpp Vco_sim_dsp_multiplier_accum_with_add_neg_LUT3__Iz2__Slow.cpp Vco_sim_dsp_multiplier_accum_with_add_neg_LUT3__Iz2__DepSet_h022dbe45__0__Slow.cpp Vco_sim_dsp_multiplier_accum_with_add_neg___024bmux__W1_S6__Slow.cpp Vco_sim_dsp_multiplier_accum_with_add_neg___024bmux__W1_S6__DepSet_h70af9fe0__0__Slow.cpp Vco_sim_dsp_multiplier_accum_with_add_neg__Syms.cpp Vco_sim_dsp_multiplier_accum_with_add_neg__Trace__0__Slow.cpp Vco_sim_dsp_multiplier_accum_with_add_neg__TraceDecls__0__Slow.cpp > Vco_sim_dsp_multiplier_accum_with_add_neg__ALL.cpp
g++ -Os  -I.  -MMD -I/nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/bin/HDL_simulator/verilator/include -I/nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/bin/HDL_simulator/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVL_TIME_CONTEXT   -fcoroutines -c -o Vco_sim_dsp_multiplier_accum_with_add_neg__ALL.o Vco_sim_dsp_multiplier_accum_with_add_neg__ALL.cpp
In file included from Vco_sim_dsp_multiplier_accum_with_add_neg__ALL.cpp:17:
Vco_sim_dsp_multiplier_accum_with_add_neg__Syms.cpp: In constructor ‘Vco_sim_dsp_multiplier_accum_with_add_neg__Syms::Vco_sim_dsp_multiplier_accum_with_add_neg__Syms(VerilatedContext*, const char*, Vco_sim_dsp_multiplier_accum_with_add_neg*)’:
Vco_sim_dsp_multiplier_accum_with_add_neg__Syms.cpp:243:287: error: cannot convert ‘std::__cxx11::basic_string<char>’ to ‘const char*’
  243 |     __Vscope_co_sim_dsp_multiplier_accum_with_add_neg__netlist____024mul__024__02fnfs_scratch__0__VhshRsIAIIIM5c5x3TN6CYqkhfPgfejD7BI7P3Aa0HPc.configure(this, name(), "co_sim_dsp_multiplier_accum_with_add_neg.netlist.$mul$/nfs_scratch__0__VhshRsIAIIIM5c5x3TN6CYqkhfPgfejD7BI7P3Aa0HPc", "$mul$/nfs_scratch\000VhshRsIAIIIM5c5x3TN6CYqkhfPgfejD7BI7P3Aa0HPc"s, -9, VerilatedScope::SCOPE_OTHER);
      |                                                                                                                                                                                                                                                                                               ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
      |                                                                                                                                                                                                                                                                                               |
      |                                                                                                                                                                                                                                                                                               std::__cxx11::basic_string<char>
In file included from Vco_sim_dsp_multiplier_accum_with_add_neg__pch.h:21,
                 from Vco_sim_dsp_multiplier_accum_with_add_neg.cpp:4,
                 from Vco_sim_dsp_multiplier_accum_with_add_neg__ALL.cpp:3:
/nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/bin/HDL_simulator/verilator/include/verilated.h:656:32: note:   initializing argument 4 of ‘void VerilatedScope::configure(VerilatedSyms*, const char*, const char*, const char*, int8_t, const VerilatedScope::Type&)’
  656 |                    const char* identifier, int8_t timeunit, const Type& type) VL_MT_UNSAFE;
      |                    ~~~~~~~~~~~~^~~~~~~~~~
make: *** [Vco_sim_dsp_multiplier_accum_with_add_neg__ALL.o] Error 1
make: Leaving directory `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/5th-march/dsp_multiplier_accum_with_add_neg/results_dir/dsp_multiplier_accum_with_add_neg/run_1/synth_1_1/simulate_gate/obj_dir'
%Error: make -C obj_dir -f Vco_sim_dsp_multiplier_accum_with_add_neg.mk -j 1 exited with 2
%Error: Command Failed ulimit -s unlimited 2>/dev/null; exec /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/bin/HDL_simulator/verilator/bin/verilator_bin -cc --assert -Wall -Wno-DECLFILENAME -Wno-UNUSEDSIGNAL -Wno-TIMESCALEMOD -Wno-WIDTH -Wno-fatal -Wno-BLKANDNBLK --timing --trace-fst --main --top-module co_sim_dsp_multiplier_accum_with_add_neg -I../../../../.././rtl -I/nfs_scratch/scratch/CompilerValidation/abdul_hameed/5th-march/dsp_multiplier_accum_with_add_neg/results_dir/.././rtl -I/nfs_scratch/scratch/CompilerValidation/abdul_hameed/5th-march/dsp_multiplier_accum_with_add_neg/results_dir/.././sim/co_sim_tb -y ../../../../.././rtl +libext+.v +libext+.sv +1800-2012ext+.v +1800-2012ext+.sv /nfs_scratch/scratch/CompilerValidation/abdul_hameed/5th-march/dsp_multiplier_accum_with_add_neg/results_dir/.././sim/co_sim_tb/co_sim_dsp_multiplier_accum_with_add_neg.v /nfs_scratch/scratch/CompilerValidation/abdul_hameed/5th-march/dsp_multiplier_accum_with_add_neg/results_dir/.././rtl/dsp_multiplier_accum_with_add_neg.v --binary /nfs_scratch/scratch/CompilerValidation/abdul_hameed/5th-march/dsp_multiplier_accum_with_add_neg/results_dir/dsp_multiplier_accum_with_add_neg/run_1/synth_1_1/synthesis/dsp_multiplier_accum_with_add_neg_post_synth.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/simlib.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/llatches_sim.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_DELAY.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_SERDES_CLK.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUFT_DS.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF_DS.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM36K.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUFT.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_DDR.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/BOOT_CLOCK.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/PLL.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP19X2.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_BUF_DS.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_BUF.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/SOC_FPGA_TEMPERATURE.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_DDR.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_SERDES.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/FIFO36K.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/FIFO18KX2.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_DELAY.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_SERDES.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/SOC_FPGA_INTF_JTAG.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM18KX2.v
ERROR: SGT: Design dsp_multiplier_accum_with_add_neg simulation compilation failed!

ERROR: SGT: Design dsp_multiplier_accum_with_add_neg simulation failed!

Design dsp_multiplier_accum_with_add_neg simulation compilation failed!
Design dsp_multiplier_accum_with_add_neg simulation failed!

    while executing
"simulate gate verilator"
    (file "../raptor_tcl.tcl" line 27)
