5 18 1fd81 4 5 ffffffff *
8 /Users/trevorw/projects/covered/diags/verilog 2 -t (main) 2 -vcd (slist3.2.vcd) 2 -o (slist3.2.cdd) 2 -v (slist3.2.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1 
3 0 main "main" 0 slist3.2.v 1 26 1 
2 1 4 4 4 90009 2 1 100c 0 0 1 1 c
2 2 4 4 4 50005 0 1 1410 0 0 1 1 b
2 3 4 4 4 50009 3 36 e 1 2
2 4 0 0 0 0 0 1 1000 0 0 1 1 foo.x
2 5 0 0 0 0 0 29 1000 4 0 1 18 0 1 0 0 0 0
2 6 0 0 0 0 2 1 100c 0 0 1 1 b
2 7 0 0 0 0 2 29 1008 6 0 1 18 0 1 0 0 0 0
2 8 0 0 0 0 0 1 1000 0 0 1 1 bar.a
2 9 0 0 0 0 0 29 1000 8 0 1 18 0 1 0 0 0 0
2 10 0 0 0 0 2 2b 1008 7 9 1 18 0 1 0 0 0 0
2 11 0 0 0 0 2 2b 1008 5 10 1 18 0 1 0 0 0 0
2 12 6 6 6 70008 5 45 100a 11 0 1 18 0 1 0 0 0 0
2 13 7 7 7 20006 2 3d 5002 0 0 1 18 0 1 0 0 0 0 foo
1 a 1 3 1070005 1 0 0 0 1 17 0 1 0 0 0 0
1 c 2 3 70008 1 0 0 0 1 17 0 1 0 1 0 0
1 b 3 4 60005 1 0 0 0 1 17 1 1 0 1 0 0
4 3 f 3 3 3
4 12 1 13 0 12
4 13 6 12 0 12
3 1 main.foo "main.foo" 0 slist3.2.v 7 10 1 
2 14 9 9 9 100014 0 1 1000 0 0 1 1 bar.a
2 15 9 9 9 c000c 2 1 100c 0 0 1 1 b
2 16 9 9 9 80008 0 1 1000 0 0 1 1 x
2 17 9 9 9 8000c 2 9 1088 15 16 1 18 0 1 0 1 0 0
2 18 9 9 9 80014 2 9 1108 14 17 1 18 0 1 1 0 0 0
2 19 9 9 9 40004 0 1 1410 0 0 1 1 a
2 20 9 9 9 40014 2 37 1a 18 19
1 x 4 8 70008 1 0 0 0 1 17 0 1 0 0 0 0
4 20 11 0 0 20
3 0 foobar "main.bar" 0 slist3.2.v 30 34 1 
1 a 5 32 70004 1 0 0 0 1 17 0 1 0 0 0 0
3 1 main.u$0 "main.u$0" 0 slist3.2.v 14 24 1 
