
Wdg_reset.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000490  08000188  08000188  00001188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  08000618  08000618  00002004  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  08000618  08000618  00002004  2**0
                  CONTENTS
  4 .ARM          00000000  08000618  08000618  00002004  2**0
                  CONTENTS
  5 .preinit_array 00000000  08000618  08000618  00002004  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08000618  08000618  00001618  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800061c  0800061c  0000161c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000004  20000000  08000620  00002000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00002004  2**0
                  CONTENTS
 10 .bss          0000001c  20000004  20000004  00002004  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000020  20000020  00002004  2**0
                  ALLOC
 12 .ARM.attributes 0000002a  00000000  00000000  00002004  2**0
                  CONTENTS, READONLY
 13 .debug_info   000012ef  00000000  00000000  0000202e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000005dc  00000000  00000000  0000331d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000120  00000000  00000000  00003900  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000000bc  00000000  00000000  00003a20  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000181ec  00000000  00000000  00003adc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00001882  00000000  00000000  0001bcc8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0008b813  00000000  00000000  0001d54a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  000a8d5d  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000002a4  00000000  00000000  000a8da0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_loclists 0000001f  00000000  00000000  000a9044  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_line_str 0000005e  00000000  00000000  000a9063  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000004 	.word	0x20000004
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08000600 	.word	0x08000600

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000008 	.word	0x20000008
 80001c4:	08000600 	.word	0x08000600

080001c8 <DelayMs>:
uint32_t DWT_Init(void);

#ifndef DELAY_MS
#define DELAY_MS

static inline void DelayMs(volatile uint32_t ms) {
 80001c8:	b480      	push	{r7}
 80001ca:	b085      	sub	sp, #20
 80001cc:	af00      	add	r7, sp, #0
 80001ce:	6078      	str	r0, [r7, #4]
	uint32_t init_ticks = DWT->CYCCNT;
 80001d0:	4b0e      	ldr	r3, [pc, #56]	@ (800020c <DelayMs+0x44>)
 80001d2:	685b      	ldr	r3, [r3, #4]
 80001d4:	60fb      	str	r3, [r7, #12]
	uint32_t ticks = (SystemCoreClock / 1000);
 80001d6:	4b0e      	ldr	r3, [pc, #56]	@ (8000210 <DelayMs+0x48>)
 80001d8:	681b      	ldr	r3, [r3, #0]
 80001da:	4a0e      	ldr	r2, [pc, #56]	@ (8000214 <DelayMs+0x4c>)
 80001dc:	fba2 2303 	umull	r2, r3, r2, r3
 80001e0:	099b      	lsrs	r3, r3, #6
 80001e2:	60bb      	str	r3, [r7, #8]
	ms *= ticks;
 80001e4:	687b      	ldr	r3, [r7, #4]
 80001e6:	68ba      	ldr	r2, [r7, #8]
 80001e8:	fb02 f303 	mul.w	r3, r2, r3
 80001ec:	607b      	str	r3, [r7, #4]
	while ((DWT->CYCCNT - init_ticks) < ms);
 80001ee:	bf00      	nop
 80001f0:	4b06      	ldr	r3, [pc, #24]	@ (800020c <DelayMs+0x44>)
 80001f2:	685a      	ldr	r2, [r3, #4]
 80001f4:	68fb      	ldr	r3, [r7, #12]
 80001f6:	1ad2      	subs	r2, r2, r3
 80001f8:	687b      	ldr	r3, [r7, #4]
 80001fa:	429a      	cmp	r2, r3
 80001fc:	d3f8      	bcc.n	80001f0 <DelayMs+0x28>
}
 80001fe:	bf00      	nop
 8000200:	bf00      	nop
 8000202:	3714      	adds	r7, #20
 8000204:	46bd      	mov	sp, r7
 8000206:	bc80      	pop	{r7}
 8000208:	4770      	bx	lr
 800020a:	bf00      	nop
 800020c:	e0001000 	.word	0xe0001000
 8000210:	20000000 	.word	0x20000000
 8000214:	10624dd3 	.word	0x10624dd3

08000218 <LedInit>:

#include "led.h"

void LedInit(uint32_t pin) {
 8000218:	b480      	push	{r7}
 800021a:	b083      	sub	sp, #12
 800021c:	af00      	add	r7, sp, #0
 800021e:	6078      	str	r0, [r7, #4]
	// enable GPIOD clock -- RCC AHB1ENR[GPIO_CLKEN] = 1
	RCC->AHB1ENR |= BV(GPIO_LED_CLKEN);
 8000220:	4b28      	ldr	r3, [pc, #160]	@ (80002c4 <LedInit+0xac>)
 8000222:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000224:	4a27      	ldr	r2, [pc, #156]	@ (80002c4 <LedInit+0xac>)
 8000226:	f043 0308 	orr.w	r3, r3, #8
 800022a:	6313      	str	r3, [r2, #48]	@ 0x30
	// config GPIOD.pin as output -- MODER[2*pin+1:2*pin] - 01
	GPIO_LED->MODER &= ~BV(pin*2+1);
 800022c:	4b26      	ldr	r3, [pc, #152]	@ (80002c8 <LedInit+0xb0>)
 800022e:	681b      	ldr	r3, [r3, #0]
 8000230:	687a      	ldr	r2, [r7, #4]
 8000232:	0052      	lsls	r2, r2, #1
 8000234:	3201      	adds	r2, #1
 8000236:	2101      	movs	r1, #1
 8000238:	fa01 f202 	lsl.w	r2, r1, r2
 800023c:	43d2      	mvns	r2, r2
 800023e:	4611      	mov	r1, r2
 8000240:	4a21      	ldr	r2, [pc, #132]	@ (80002c8 <LedInit+0xb0>)
 8000242:	400b      	ands	r3, r1
 8000244:	6013      	str	r3, [r2, #0]
	GPIO_LED->MODER |= BV(pin*2);
 8000246:	4b20      	ldr	r3, [pc, #128]	@ (80002c8 <LedInit+0xb0>)
 8000248:	681b      	ldr	r3, [r3, #0]
 800024a:	687a      	ldr	r2, [r7, #4]
 800024c:	0052      	lsls	r2, r2, #1
 800024e:	2101      	movs	r1, #1
 8000250:	fa01 f202 	lsl.w	r2, r1, r2
 8000254:	4611      	mov	r1, r2
 8000256:	4a1c      	ldr	r2, [pc, #112]	@ (80002c8 <LedInit+0xb0>)
 8000258:	430b      	orrs	r3, r1
 800025a:	6013      	str	r3, [r2, #0]
	// config GPIOD.pin as pushpull -- OTYPER[pin] - 0
	GPIO_LED->OTYPER &= ~BV(pin);
 800025c:	4b1a      	ldr	r3, [pc, #104]	@ (80002c8 <LedInit+0xb0>)
 800025e:	685b      	ldr	r3, [r3, #4]
 8000260:	2101      	movs	r1, #1
 8000262:	687a      	ldr	r2, [r7, #4]
 8000264:	fa01 f202 	lsl.w	r2, r1, r2
 8000268:	43d2      	mvns	r2, r2
 800026a:	4611      	mov	r1, r2
 800026c:	4a16      	ldr	r2, [pc, #88]	@ (80002c8 <LedInit+0xb0>)
 800026e:	400b      	ands	r3, r1
 8000270:	6053      	str	r3, [r2, #4]
	// config GPIOD.pin as low-speed -- OSPEEDR[2*pin+1:2*pin] - 00
	GPIO_LED->OSPEEDR &= ~(BV(pin*2+1) | BV(pin*2));
 8000272:	4b15      	ldr	r3, [pc, #84]	@ (80002c8 <LedInit+0xb0>)
 8000274:	689b      	ldr	r3, [r3, #8]
 8000276:	687a      	ldr	r2, [r7, #4]
 8000278:	0052      	lsls	r2, r2, #1
 800027a:	3201      	adds	r2, #1
 800027c:	2101      	movs	r1, #1
 800027e:	4091      	lsls	r1, r2
 8000280:	687a      	ldr	r2, [r7, #4]
 8000282:	0052      	lsls	r2, r2, #1
 8000284:	2001      	movs	r0, #1
 8000286:	fa00 f202 	lsl.w	r2, r0, r2
 800028a:	430a      	orrs	r2, r1
 800028c:	43d2      	mvns	r2, r2
 800028e:	4611      	mov	r1, r2
 8000290:	4a0d      	ldr	r2, [pc, #52]	@ (80002c8 <LedInit+0xb0>)
 8000292:	400b      	ands	r3, r1
 8000294:	6093      	str	r3, [r2, #8]
	// config GPIOD.pin with no pullup & pulldown resistor PUPDR[2*pin+1:2*pin] -- 00
	GPIO_LED->PUPDR &= ~(BV(pin*2+1) | BV(pin*2));
 8000296:	4b0c      	ldr	r3, [pc, #48]	@ (80002c8 <LedInit+0xb0>)
 8000298:	68db      	ldr	r3, [r3, #12]
 800029a:	687a      	ldr	r2, [r7, #4]
 800029c:	0052      	lsls	r2, r2, #1
 800029e:	3201      	adds	r2, #1
 80002a0:	2101      	movs	r1, #1
 80002a2:	4091      	lsls	r1, r2
 80002a4:	687a      	ldr	r2, [r7, #4]
 80002a6:	0052      	lsls	r2, r2, #1
 80002a8:	2001      	movs	r0, #1
 80002aa:	fa00 f202 	lsl.w	r2, r0, r2
 80002ae:	430a      	orrs	r2, r1
 80002b0:	43d2      	mvns	r2, r2
 80002b2:	4611      	mov	r1, r2
 80002b4:	4a04      	ldr	r2, [pc, #16]	@ (80002c8 <LedInit+0xb0>)
 80002b6:	400b      	ands	r3, r1
 80002b8:	60d3      	str	r3, [r2, #12]
}
 80002ba:	bf00      	nop
 80002bc:	370c      	adds	r7, #12
 80002be:	46bd      	mov	sp, r7
 80002c0:	bc80      	pop	{r7}
 80002c2:	4770      	bx	lr
 80002c4:	40023800 	.word	0x40023800
 80002c8:	40020c00 	.word	0x40020c00

080002cc <LedOn>:

void LedOn(uint32_t pin) {
 80002cc:	b480      	push	{r7}
 80002ce:	b083      	sub	sp, #12
 80002d0:	af00      	add	r7, sp, #0
 80002d2:	6078      	str	r0, [r7, #4]
	// GPIOD.pin -- ODR[pin] = 1
	GPIO_LED->ODR |= BV(pin);
 80002d4:	4b07      	ldr	r3, [pc, #28]	@ (80002f4 <LedOn+0x28>)
 80002d6:	695b      	ldr	r3, [r3, #20]
 80002d8:	2101      	movs	r1, #1
 80002da:	687a      	ldr	r2, [r7, #4]
 80002dc:	fa01 f202 	lsl.w	r2, r1, r2
 80002e0:	4611      	mov	r1, r2
 80002e2:	4a04      	ldr	r2, [pc, #16]	@ (80002f4 <LedOn+0x28>)
 80002e4:	430b      	orrs	r3, r1
 80002e6:	6153      	str	r3, [r2, #20]
}
 80002e8:	bf00      	nop
 80002ea:	370c      	adds	r7, #12
 80002ec:	46bd      	mov	sp, r7
 80002ee:	bc80      	pop	{r7}
 80002f0:	4770      	bx	lr
 80002f2:	bf00      	nop
 80002f4:	40020c00 	.word	0x40020c00

080002f8 <LedOff>:

void LedOff(uint32_t pin) {
 80002f8:	b480      	push	{r7}
 80002fa:	b083      	sub	sp, #12
 80002fc:	af00      	add	r7, sp, #0
 80002fe:	6078      	str	r0, [r7, #4]
	// GPIOD.pin -- ODR[pin] = 0
	GPIO_LED->ODR &= ~BV(pin);
 8000300:	4b07      	ldr	r3, [pc, #28]	@ (8000320 <LedOff+0x28>)
 8000302:	695b      	ldr	r3, [r3, #20]
 8000304:	2101      	movs	r1, #1
 8000306:	687a      	ldr	r2, [r7, #4]
 8000308:	fa01 f202 	lsl.w	r2, r1, r2
 800030c:	43d2      	mvns	r2, r2
 800030e:	4611      	mov	r1, r2
 8000310:	4a03      	ldr	r2, [pc, #12]	@ (8000320 <LedOff+0x28>)
 8000312:	400b      	ands	r3, r1
 8000314:	6153      	str	r3, [r2, #20]
}
 8000316:	bf00      	nop
 8000318:	370c      	adds	r7, #12
 800031a:	46bd      	mov	sp, r7
 800031c:	bc80      	pop	{r7}
 800031e:	4770      	bx	lr
 8000320:	40020c00 	.word	0x40020c00

08000324 <LedBlink>:

void LedBlink(uint32_t pin, uint32_t delayMs) {
 8000324:	b580      	push	{r7, lr}
 8000326:	b082      	sub	sp, #8
 8000328:	af00      	add	r7, sp, #0
 800032a:	6078      	str	r0, [r7, #4]
 800032c:	6039      	str	r1, [r7, #0]
	LedOn(pin);
 800032e:	6878      	ldr	r0, [r7, #4]
 8000330:	f7ff ffcc 	bl	80002cc <LedOn>
	DelayMs(delayMs);
 8000334:	6838      	ldr	r0, [r7, #0]
 8000336:	f7ff ff47 	bl	80001c8 <DelayMs>
	LedOff(pin);
 800033a:	6878      	ldr	r0, [r7, #4]
 800033c:	f7ff ffdc 	bl	80002f8 <LedOff>
}
 8000340:	bf00      	nop
 8000342:	3708      	adds	r7, #8
 8000344:	46bd      	mov	sp, r7
 8000346:	bd80      	pop	{r7, pc}

08000348 <DelayMs>:
static inline void DelayMs(volatile uint32_t ms) {
 8000348:	b480      	push	{r7}
 800034a:	b085      	sub	sp, #20
 800034c:	af00      	add	r7, sp, #0
 800034e:	6078      	str	r0, [r7, #4]
	uint32_t init_ticks = DWT->CYCCNT;
 8000350:	4b0e      	ldr	r3, [pc, #56]	@ (800038c <DelayMs+0x44>)
 8000352:	685b      	ldr	r3, [r3, #4]
 8000354:	60fb      	str	r3, [r7, #12]
	uint32_t ticks = (SystemCoreClock / 1000);
 8000356:	4b0e      	ldr	r3, [pc, #56]	@ (8000390 <DelayMs+0x48>)
 8000358:	681b      	ldr	r3, [r3, #0]
 800035a:	4a0e      	ldr	r2, [pc, #56]	@ (8000394 <DelayMs+0x4c>)
 800035c:	fba2 2303 	umull	r2, r3, r2, r3
 8000360:	099b      	lsrs	r3, r3, #6
 8000362:	60bb      	str	r3, [r7, #8]
	ms *= ticks;
 8000364:	687b      	ldr	r3, [r7, #4]
 8000366:	68ba      	ldr	r2, [r7, #8]
 8000368:	fb02 f303 	mul.w	r3, r2, r3
 800036c:	607b      	str	r3, [r7, #4]
	while ((DWT->CYCCNT - init_ticks) < ms);
 800036e:	bf00      	nop
 8000370:	4b06      	ldr	r3, [pc, #24]	@ (800038c <DelayMs+0x44>)
 8000372:	685a      	ldr	r2, [r3, #4]
 8000374:	68fb      	ldr	r3, [r7, #12]
 8000376:	1ad2      	subs	r2, r2, r3
 8000378:	687b      	ldr	r3, [r7, #4]
 800037a:	429a      	cmp	r2, r3
 800037c:	d3f8      	bcc.n	8000370 <DelayMs+0x28>
}
 800037e:	bf00      	nop
 8000380:	bf00      	nop
 8000382:	3714      	adds	r7, #20
 8000384:	46bd      	mov	sp, r7
 8000386:	bc80      	pop	{r7}
 8000388:	4770      	bx	lr
 800038a:	bf00      	nop
 800038c:	e0001000 	.word	0xe0001000
 8000390:	20000000 	.word	0x20000000
 8000394:	10624dd3 	.word	0x10624dd3

08000398 <main>:
#if !defined(__SOFT_FP__) && defined(__ARM_FP)
  #warning "FPU is not initialized, but the project is compiling for an FPU. Please initialize the FPU before use."
#endif

int main(void)
{
 8000398:	b580      	push	{r7, lr}
 800039a:	af00      	add	r7, sp, #0
	SystemInit();
 800039c:	f000 f85a 	bl	8000454 <SystemInit>
	// if reset due to wdt, report error (red led)
	if(IWDG_IsReset()) {
 80003a0:	f000 f8ce 	bl	8000540 <IWDG_IsReset>
 80003a4:	4603      	mov	r3, r0
 80003a6:	2b00      	cmp	r3, #0
 80003a8:	d00b      	beq.n	80003c2 <main+0x2a>
		LedInit(LED_RED_PIN);
 80003aa:	200e      	movs	r0, #14
 80003ac:	f7ff ff34 	bl	8000218 <LedInit>
		while(1) {
			LedBlink(LED_RED_PIN, 200);
 80003b0:	21c8      	movs	r1, #200	@ 0xc8
 80003b2:	200e      	movs	r0, #14
 80003b4:	f7ff ffb6 	bl	8000324 <LedBlink>
			DelayMs(200);
 80003b8:	20c8      	movs	r0, #200	@ 0xc8
 80003ba:	f7ff ffc5 	bl	8000348 <DelayMs>
			LedBlink(LED_RED_PIN, 200);
 80003be:	bf00      	nop
 80003c0:	e7f6      	b.n	80003b0 <main+0x18>
		}
	}
	SwitchInit();
 80003c2:	f000 f815 	bl	80003f0 <SwitchInit>
	LedInit(LED_BLUE_PIN);
 80003c6:	200f      	movs	r0, #15
 80003c8:	f7ff ff26 	bl	8000218 <LedInit>
	// initialize WDT for required time
	IWDG_Init(5000);
 80003cc:	f241 3088 	movw	r0, #5000	@ 0x1388
 80003d0:	f000 f876 	bl	80004c0 <IWDG_Init>
	while(1) {
		// wait until switch is pressed
		while(SwitchIsPressed() == 0)
 80003d4:	bf00      	nop
 80003d6:	f000 f827 	bl	8000428 <SwitchIsPressed>
 80003da:	4603      	mov	r3, r0
 80003dc:	2b00      	cmp	r3, #0
 80003de:	d0fa      	beq.n	80003d6 <main+0x3e>
			; // empty loop -- do nothing
		// then blink a led for a second
		LedBlink(LED_BLUE_PIN, 1000);
 80003e0:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 80003e4:	200f      	movs	r0, #15
 80003e6:	f7ff ff9d 	bl	8000324 <LedBlink>
		// Refresh WDT periodically (before delay i.e. 5000ms);
		IWDG_Refresh();
 80003ea:	f000 f89d 	bl	8000528 <IWDG_Refresh>
		while(SwitchIsPressed() == 0)
 80003ee:	e7f1      	b.n	80003d4 <main+0x3c>

080003f0 <SwitchInit>:


#include "switch.h"

void SwitchInit(void) {
 80003f0:	b480      	push	{r7}
 80003f2:	af00      	add	r7, sp, #0
	// enable GPIOA clock -- RCC AHB1ENR[GPIO_CLKEN] = 1
	RCC->AHB1ENR |= BV(GPIO_SWITCH_CLKEN);
 80003f4:	4b0a      	ldr	r3, [pc, #40]	@ (8000420 <SwitchInit+0x30>)
 80003f6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80003f8:	4a09      	ldr	r2, [pc, #36]	@ (8000420 <SwitchInit+0x30>)
 80003fa:	f043 0301 	orr.w	r3, r3, #1
 80003fe:	6313      	str	r3, [r2, #48]	@ 0x30
	// config GPIOA.pin as input -- MODER[2*pin+1:2*pin] - 00
	GPIO_SWITCH->MODER &= ~(BV(SWITCH_PIN*2) | BV(SWITCH_PIN*2+1));
 8000400:	4b08      	ldr	r3, [pc, #32]	@ (8000424 <SwitchInit+0x34>)
 8000402:	681b      	ldr	r3, [r3, #0]
 8000404:	4a07      	ldr	r2, [pc, #28]	@ (8000424 <SwitchInit+0x34>)
 8000406:	f023 0303 	bic.w	r3, r3, #3
 800040a:	6013      	str	r3, [r2, #0]
	// no need to configure OSPEEDR and OTYPER
	// config GPIOA.pin with no pullup & pulldown resistor PUPDR[2*pin+1:2*pin] -- 00
	GPIO_SWITCH->PUPDR &= ~(BV(SWITCH_PIN*2+1) | BV(SWITCH_PIN*2));
 800040c:	4b05      	ldr	r3, [pc, #20]	@ (8000424 <SwitchInit+0x34>)
 800040e:	68db      	ldr	r3, [r3, #12]
 8000410:	4a04      	ldr	r2, [pc, #16]	@ (8000424 <SwitchInit+0x34>)
 8000412:	f023 0303 	bic.w	r3, r3, #3
 8000416:	60d3      	str	r3, [r2, #12]
}
 8000418:	bf00      	nop
 800041a:	46bd      	mov	sp, r7
 800041c:	bc80      	pop	{r7}
 800041e:	4770      	bx	lr
 8000420:	40023800 	.word	0x40023800
 8000424:	40020000 	.word	0x40020000

08000428 <SwitchIsPressed>:

int SwitchIsPressed(void) {
 8000428:	b480      	push	{r7}
 800042a:	b083      	sub	sp, #12
 800042c:	af00      	add	r7, sp, #0
	// read switch gpio pin -- IDR[0]
	uint32_t idr = GPIO_SWITCH->IDR;
 800042e:	4b08      	ldr	r3, [pc, #32]	@ (8000450 <SwitchIsPressed+0x28>)
 8000430:	691b      	ldr	r3, [r3, #16]
 8000432:	607b      	str	r3, [r7, #4]
	// check if pin0 is 0 or 1
	if((idr & BV(SWITCH_PIN)) == 0)
 8000434:	687b      	ldr	r3, [r7, #4]
 8000436:	f003 0301 	and.w	r3, r3, #1
 800043a:	2b00      	cmp	r3, #0
 800043c:	d101      	bne.n	8000442 <SwitchIsPressed+0x1a>
		return 0; // false i.e. swicth not pressed
 800043e:	2300      	movs	r3, #0
 8000440:	e000      	b.n	8000444 <SwitchIsPressed+0x1c>
	return 1; // true i.e. switch is pressed
 8000442:	2301      	movs	r3, #1
}
 8000444:	4618      	mov	r0, r3
 8000446:	370c      	adds	r7, #12
 8000448:	46bd      	mov	sp, r7
 800044a:	bc80      	pop	{r7}
 800044c:	4770      	bx	lr
 800044e:	bf00      	nop
 8000450:	40020000 	.word	0x40020000

08000454 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000454:	b580      	push	{r7, lr}
 8000456:	af00      	add	r7, sp, #0
  DWT_Init();
 8000458:	f000 f802 	bl	8000460 <DWT_Init>
}
 800045c:	bf00      	nop
 800045e:	bd80      	pop	{r7, pc}

08000460 <DWT_Init>:
}
#pragma GCC pop_options


uint32_t DWT_Init(void)
{
 8000460:	b480      	push	{r7}
 8000462:	af00      	add	r7, sp, #0
    /* Disable TRC */
    CoreDebug->DEMCR &= ~CoreDebug_DEMCR_TRCENA_Msk; // ~0x01000000;
 8000464:	4b14      	ldr	r3, [pc, #80]	@ (80004b8 <DWT_Init+0x58>)
 8000466:	68db      	ldr	r3, [r3, #12]
 8000468:	4a13      	ldr	r2, [pc, #76]	@ (80004b8 <DWT_Init+0x58>)
 800046a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800046e:	60d3      	str	r3, [r2, #12]
    /* Enable TRC */
    CoreDebug->DEMCR |=  CoreDebug_DEMCR_TRCENA_Msk; // 0x01000000;
 8000470:	4b11      	ldr	r3, [pc, #68]	@ (80004b8 <DWT_Init+0x58>)
 8000472:	68db      	ldr	r3, [r3, #12]
 8000474:	4a10      	ldr	r2, [pc, #64]	@ (80004b8 <DWT_Init+0x58>)
 8000476:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800047a:	60d3      	str	r3, [r2, #12]
    /* Disable clock cycle counter */
    DWT->CTRL &= ~DWT_CTRL_CYCCNTENA_Msk; //~0x00000001;
 800047c:	4b0f      	ldr	r3, [pc, #60]	@ (80004bc <DWT_Init+0x5c>)
 800047e:	681b      	ldr	r3, [r3, #0]
 8000480:	4a0e      	ldr	r2, [pc, #56]	@ (80004bc <DWT_Init+0x5c>)
 8000482:	f023 0301 	bic.w	r3, r3, #1
 8000486:	6013      	str	r3, [r2, #0]
    /* Enable  clock cycle counter */
    DWT->CTRL |=  DWT_CTRL_CYCCNTENA_Msk; //0x00000001;
 8000488:	4b0c      	ldr	r3, [pc, #48]	@ (80004bc <DWT_Init+0x5c>)
 800048a:	681b      	ldr	r3, [r3, #0]
 800048c:	4a0b      	ldr	r2, [pc, #44]	@ (80004bc <DWT_Init+0x5c>)
 800048e:	f043 0301 	orr.w	r3, r3, #1
 8000492:	6013      	str	r3, [r2, #0]
    /* Reset the clock cycle counter value */
    DWT->CYCCNT = 0;
 8000494:	4b09      	ldr	r3, [pc, #36]	@ (80004bc <DWT_Init+0x5c>)
 8000496:	2200      	movs	r2, #0
 8000498:	605a      	str	r2, [r3, #4]
    /* 3 NO OPERATION instructions */
    __ASM volatile ("NOP");
 800049a:	bf00      	nop
    __ASM volatile ("NOP");
 800049c:	bf00      	nop
    __ASM volatile ("NOP");
 800049e:	bf00      	nop
    /* Check if clock cycle counter has started: 0 on success */
    return !(DWT->CYCCNT);
 80004a0:	4b06      	ldr	r3, [pc, #24]	@ (80004bc <DWT_Init+0x5c>)
 80004a2:	685b      	ldr	r3, [r3, #4]
 80004a4:	2b00      	cmp	r3, #0
 80004a6:	bf0c      	ite	eq
 80004a8:	2301      	moveq	r3, #1
 80004aa:	2300      	movne	r3, #0
 80004ac:	b2db      	uxtb	r3, r3
}
 80004ae:	4618      	mov	r0, r3
 80004b0:	46bd      	mov	sp, r7
 80004b2:	bc80      	pop	{r7}
 80004b4:	4770      	bx	lr
 80004b6:	bf00      	nop
 80004b8:	e000edf0 	.word	0xe000edf0
 80004bc:	e0001000 	.word	0xe0001000

080004c0 <IWDG_Init>:

#include "wdt.h"

void IWDG_Init(uint32_t ms) {
 80004c0:	b580      	push	{r7, lr}
 80004c2:	b084      	sub	sp, #16
 80004c4:	af00      	add	r7, sp, #0
 80004c6:	6078      	str	r0, [r7, #4]
	//* step 0. Enable LSI clock.
	RCC->CSR |= RCC_CSR_LSION;				//enable LSI (stm32 manual 7.3.21)
 80004c8:	4b15      	ldr	r3, [pc, #84]	@ (8000520 <IWDG_Init+0x60>)
 80004ca:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80004cc:	4a14      	ldr	r2, [pc, #80]	@ (8000520 <IWDG_Init+0x60>)
 80004ce:	f043 0301 	orr.w	r3, r3, #1
 80004d2:	6753      	str	r3, [r2, #116]	@ 0x74
	while(!(RCC->CSR & RCC_CSR_LSIRDY));	//wait for LSI ready flag
 80004d4:	bf00      	nop
 80004d6:	4b12      	ldr	r3, [pc, #72]	@ (8000520 <IWDG_Init+0x60>)
 80004d8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80004da:	f003 0302 	and.w	r3, r3, #2
 80004de:	2b00      	cmp	r3, #0
 80004e0:	d0f9      	beq.n	80004d6 <IWDG_Init+0x16>
	//* step 1. Enable IWDG by writing 0xCCCC into IWDG_KR.
	IWDG->KR = 0xCCCC;
 80004e2:	4b10      	ldr	r3, [pc, #64]	@ (8000524 <IWDG_Init+0x64>)
 80004e4:	f64c 42cc 	movw	r2, #52428	@ 0xcccc
 80004e8:	601a      	str	r2, [r3, #0]
	//* step 2. Enable register access by writing 0x5555 into IWDG_KR.
	IWDG->KR = 0x5555;
 80004ea:	4b0e      	ldr	r3, [pc, #56]	@ (8000524 <IWDG_Init+0x64>)
 80004ec:	f245 5255 	movw	r2, #21845	@ 0x5555
 80004f0:	601a      	str	r2, [r3, #0]
	//* step 3. Set Prescalar value in IWDG_PR.
	IWDG->PR = IWDG_PR_PR_2;
 80004f2:	4b0c      	ldr	r3, [pc, #48]	@ (8000524 <IWDG_Init+0x64>)
 80004f4:	2204      	movs	r2, #4
 80004f6:	605a      	str	r2, [r3, #4]
	//* step 4. Set Reload value in IWDG_RLR.
	int cnt = (LSI_CLK / 1000) * ms / WDT_PR;
 80004f8:	687b      	ldr	r3, [r7, #4]
 80004fa:	015b      	lsls	r3, r3, #5
 80004fc:	099b      	lsrs	r3, r3, #6
 80004fe:	60fb      	str	r3, [r7, #12]
	IWDG->RLR = cnt - 1;
 8000500:	68fb      	ldr	r3, [r7, #12]
 8000502:	1e5a      	subs	r2, r3, #1
 8000504:	4b07      	ldr	r3, [pc, #28]	@ (8000524 <IWDG_Init+0x64>)
 8000506:	609a      	str	r2, [r3, #8]
	//* step 5. Wait for registers to be updated i.e. IWDG_SR == 0x00000000;
	while(IWDG->SR);
 8000508:	bf00      	nop
 800050a:	4b06      	ldr	r3, [pc, #24]	@ (8000524 <IWDG_Init+0x64>)
 800050c:	68db      	ldr	r3, [r3, #12]
 800050e:	2b00      	cmp	r3, #0
 8000510:	d1fb      	bne.n	800050a <IWDG_Init+0x4a>
	// Refresh WDT
	IWDG_Refresh();
 8000512:	f000 f809 	bl	8000528 <IWDG_Refresh>
}
 8000516:	bf00      	nop
 8000518:	3710      	adds	r7, #16
 800051a:	46bd      	mov	sp, r7
 800051c:	bd80      	pop	{r7, pc}
 800051e:	bf00      	nop
 8000520:	40023800 	.word	0x40023800
 8000524:	40003000 	.word	0x40003000

08000528 <IWDG_Refresh>:

void IWDG_Refresh(void) {
 8000528:	b480      	push	{r7}
 800052a:	af00      	add	r7, sp, #0
	// Refresh counter by writing 0xAAAA into IWDG_KR.
	IWDG->KR = 0xAAAA;
 800052c:	4b03      	ldr	r3, [pc, #12]	@ (800053c <IWDG_Refresh+0x14>)
 800052e:	f64a 22aa 	movw	r2, #43690	@ 0xaaaa
 8000532:	601a      	str	r2, [r3, #0]
}
 8000534:	bf00      	nop
 8000536:	46bd      	mov	sp, r7
 8000538:	bc80      	pop	{r7}
 800053a:	4770      	bx	lr
 800053c:	40003000 	.word	0x40003000

08000540 <IWDG_IsReset>:

int IWDG_IsReset(void) {
 8000540:	b480      	push	{r7}
 8000542:	af00      	add	r7, sp, #0
	// If reset due to IWDG, Bit 29 in RCC_CSR is set.
	if(RCC->CSR & RCC_CSR_IWDGRSTF)
 8000544:	4b06      	ldr	r3, [pc, #24]	@ (8000560 <IWDG_IsReset+0x20>)
 8000546:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8000548:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800054c:	2b00      	cmp	r3, #0
 800054e:	d001      	beq.n	8000554 <IWDG_IsReset+0x14>
		return 1;
 8000550:	2301      	movs	r3, #1
 8000552:	e000      	b.n	8000556 <IWDG_IsReset+0x16>
	return 0;
 8000554:	2300      	movs	r3, #0
}
 8000556:	4618      	mov	r0, r3
 8000558:	46bd      	mov	sp, r7
 800055a:	bc80      	pop	{r7}
 800055c:	4770      	bx	lr
 800055e:	bf00      	nop
 8000560:	40023800 	.word	0x40023800

08000564 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000564:	480d      	ldr	r0, [pc, #52]	@ (800059c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000566:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000568:	f7ff ff74 	bl	8000454 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800056c:	480c      	ldr	r0, [pc, #48]	@ (80005a0 <LoopForever+0x6>)
  ldr r1, =_edata
 800056e:	490d      	ldr	r1, [pc, #52]	@ (80005a4 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000570:	4a0d      	ldr	r2, [pc, #52]	@ (80005a8 <LoopForever+0xe>)
  movs r3, #0
 8000572:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000574:	e002      	b.n	800057c <LoopCopyDataInit>

08000576 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000576:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000578:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800057a:	3304      	adds	r3, #4

0800057c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800057c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800057e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000580:	d3f9      	bcc.n	8000576 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000582:	4a0a      	ldr	r2, [pc, #40]	@ (80005ac <LoopForever+0x12>)
  ldr r4, =_ebss
 8000584:	4c0a      	ldr	r4, [pc, #40]	@ (80005b0 <LoopForever+0x16>)
  movs r3, #0
 8000586:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000588:	e001      	b.n	800058e <LoopFillZerobss>

0800058a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800058a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800058c:	3204      	adds	r2, #4

0800058e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800058e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000590:	d3fb      	bcc.n	800058a <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000592:	f000 f811 	bl	80005b8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000596:	f7ff feff 	bl	8000398 <main>

0800059a <LoopForever>:

LoopForever:
  b LoopForever
 800059a:	e7fe      	b.n	800059a <LoopForever>
  ldr   r0, =_estack
 800059c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80005a0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80005a4:	20000004 	.word	0x20000004
  ldr r2, =_sidata
 80005a8:	08000620 	.word	0x08000620
  ldr r2, =_sbss
 80005ac:	20000004 	.word	0x20000004
  ldr r4, =_ebss
 80005b0:	20000020 	.word	0x20000020

080005b4 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80005b4:	e7fe      	b.n	80005b4 <ADC_IRQHandler>
	...

080005b8 <__libc_init_array>:
 80005b8:	b570      	push	{r4, r5, r6, lr}
 80005ba:	4d0d      	ldr	r5, [pc, #52]	@ (80005f0 <__libc_init_array+0x38>)
 80005bc:	4c0d      	ldr	r4, [pc, #52]	@ (80005f4 <__libc_init_array+0x3c>)
 80005be:	1b64      	subs	r4, r4, r5
 80005c0:	10a4      	asrs	r4, r4, #2
 80005c2:	2600      	movs	r6, #0
 80005c4:	42a6      	cmp	r6, r4
 80005c6:	d109      	bne.n	80005dc <__libc_init_array+0x24>
 80005c8:	4d0b      	ldr	r5, [pc, #44]	@ (80005f8 <__libc_init_array+0x40>)
 80005ca:	4c0c      	ldr	r4, [pc, #48]	@ (80005fc <__libc_init_array+0x44>)
 80005cc:	f000 f818 	bl	8000600 <_init>
 80005d0:	1b64      	subs	r4, r4, r5
 80005d2:	10a4      	asrs	r4, r4, #2
 80005d4:	2600      	movs	r6, #0
 80005d6:	42a6      	cmp	r6, r4
 80005d8:	d105      	bne.n	80005e6 <__libc_init_array+0x2e>
 80005da:	bd70      	pop	{r4, r5, r6, pc}
 80005dc:	f855 3b04 	ldr.w	r3, [r5], #4
 80005e0:	4798      	blx	r3
 80005e2:	3601      	adds	r6, #1
 80005e4:	e7ee      	b.n	80005c4 <__libc_init_array+0xc>
 80005e6:	f855 3b04 	ldr.w	r3, [r5], #4
 80005ea:	4798      	blx	r3
 80005ec:	3601      	adds	r6, #1
 80005ee:	e7f2      	b.n	80005d6 <__libc_init_array+0x1e>
 80005f0:	08000618 	.word	0x08000618
 80005f4:	08000618 	.word	0x08000618
 80005f8:	08000618 	.word	0x08000618
 80005fc:	0800061c 	.word	0x0800061c

08000600 <_init>:
 8000600:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000602:	bf00      	nop
 8000604:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000606:	bc08      	pop	{r3}
 8000608:	469e      	mov	lr, r3
 800060a:	4770      	bx	lr

0800060c <_fini>:
 800060c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800060e:	bf00      	nop
 8000610:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000612:	bc08      	pop	{r3}
 8000614:	469e      	mov	lr, r3
 8000616:	4770      	bx	lr
