Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2016.4 (lin64) Build 1756540 Mon Jan 23 19:11:19 MST 2017
| Date              : Thu Aug  2 17:07:19 2018
| Host              : yang-linux running 64-bit Ubuntu 16.04.4 LTS
| Command           : report_timing_summary -warn_on_violation -max_paths 10 -file U500VCU118DevKitFPGAChip_timing_summary_routed.rpt -rpx U500VCU118DevKitFPGAChip_timing_summary_routed.rpx
| Design            : U500VCU118DevKitFPGAChip
| Device            : xcvu9p-flga2104
| Speed File        : -2L  ADVANCE 1.03 09-04-2016
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 306 register/latch pins with no clock driven by root clock pin: jtag_TCK (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 733 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.743        0.000                      0               204531        0.026        0.000                      0               203845        0.163        0.000                       0                 89926  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                             Waveform(ns)           Period(ns)      Frequency(MHz)
-----                                                                             ------------           ----------      --------------
dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {0.000 25.000}         50.000          20.000          
sys_diff_clk                                                                      {0.000 2.000}          4.000           250.000         
  mmcm_clkout0                                                                    {0.000 2.500}          5.000           200.000         
    pll_clk[0]                                                                    {0.000 0.312}          0.625           1600.000        
      pll_clk[0]_DIV                                                              {0.000 2.500}          5.000           200.000         
    pll_clk[1]                                                                    {0.000 0.312}          0.625           1600.000        
      pll_clk[1]_DIV                                                              {0.000 2.500}          5.000           200.000         
    pll_clk[2]                                                                    {0.000 0.312}          0.625           1600.000        
      pll_clk[2]_DIV                                                              {0.000 2.500}          5.000           200.000         
  mmcm_clkout5                                                                    {0.000 10.000}         20.000          50.000          
  mmcm_clkout6                                                                    {0.000 5.000}          10.000          100.000         
vcu118_sys_clock_mmcm0/inst/clk_in1                                               {0.000 5.000}          10.000          100.000         
  clk_out4_clk_wiz_0                                                              {0.000 5.000}          10.000          100.000         
  clkfbout_clk_wiz_0                                                              {0.000 5.000}          10.000          100.000         
vcu118_sys_clock_mmcm1/inst/clk_in1                                               {0.000 5.000}          10.000          100.000         
  clkfbout_clk_wiz_1                                                              {0.000 5.000}          10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK       12.255        0.000                      0                  761        0.041        0.000                      0                  761       24.468        0.000                       0                   391  
sys_diff_clk                                                                            2.579        0.000                      0                   23        0.063        0.000                      0                   23        1.550        0.000                       0                    19  
  mmcm_clkout0                                                                          0.743        0.000                      0                48080        0.033        0.000                      0                48080        1.738        0.000                       0                 22008  
    pll_clk[0]                                                                                                                                                                                                                      0.163        0.000                       0                     9  
      pll_clk[0]_DIV                                                                                                                                                                                                                1.300        0.000                       0                    35  
    pll_clk[1]                                                                                                                                                                                                                      0.163        0.000                       0                     7  
      pll_clk[1]_DIV                                                                                                                                                                                                                1.300        0.000                       0                    30  
    pll_clk[2]                                                                                                                                                                                                                      0.163        0.000                       0                     9  
      pll_clk[2]_DIV                                                                                                                                                                                                                1.300        0.000                       0                    40  
  mmcm_clkout5                                                                         17.779        0.000                      0                  746        0.036        0.000                      0                  746        9.468        0.000                       0                   435  
  mmcm_clkout6                                                                          4.994        0.000                      0                 5514        0.033        0.000                      0                 5030        3.269        0.000                       0                  1687  
vcu118_sys_clock_mmcm0/inst/clk_in1                                                                                                                                                                                                 4.550        0.000                       0                     1  
  clk_out4_clk_wiz_0                                                                    1.572        0.000                      0               148689        0.030        0.000                      0               148689        3.562        0.000                       0                 65248  
  clkfbout_clk_wiz_0                                                                                                                                                                                                                8.710        0.000                       0                     3  
vcu118_sys_clock_mmcm1/inst/clk_in1                                                                                                                                                                                                 4.550        0.000                       0                     1  
  clkfbout_clk_wiz_1                                                                                                                                                                                                                8.710        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
mmcm_clkout5        mmcm_clkout0              2.476        0.000                      0                   28                                                                        
mmcm_clkout6        mmcm_clkout0              2.105        0.000                      0                  129                                                                        
clk_out4_clk_wiz_0  mmcm_clkout0              1.411        0.000                      0                  184        0.057        0.000                      0                  184  
mmcm_clkout0        mmcm_clkout5             11.492        0.000                      0                   10                                                                        
mmcm_clkout0        mmcm_clkout6              4.424        0.000                      0                   35                                                                        
mmcm_clkout0        clk_out4_clk_wiz_0        2.382        0.000                      0                   95        0.026        0.000                      0                   95  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                        From Clock                                                                        To Clock                                                                              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                        ----------                                                                        --------                                                                              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                 clk_out4_clk_wiz_0                                                                clk_out4_clk_wiz_0                                                                      5.442        0.000                      0                  167        0.140        0.000                      0                  167  
**async_default**                                                                 mmcm_clkout0                                                                      clk_out4_clk_wiz_0                                                                      2.667        0.000                      0                    9        0.108        0.000                      0                    9  
**async_default**                                                                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK       48.497        0.000                      0                  100        0.105        0.000                      0                  100  
**async_default**                                                                 clk_out4_clk_wiz_0                                                                mmcm_clkout0                                                                            1.207        0.000                      0                    5        0.765        0.000                      0                    5  
**async_default**                                                                 mmcm_clkout0                                                                      mmcm_clkout0                                                                            1.970        0.000                      0                  112        0.264        0.000                      0                  112  
**async_default**                                                                 mmcm_clkout5                                                                      mmcm_clkout5                                                                           17.766        0.000                      0                   91        0.092        0.000                      0                   91  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  To Clock:  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK

Setup :            0  Failing Endpoints,  Worst Slack       12.255ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.041ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       24.468ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.255ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDO
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        4.683ns  (logic 0.170ns (3.630%)  route 4.513ns (96.370%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -7.827ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    7.827ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      2.719ns (routing 1.691ns, distribution 1.028ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      3.900     3.900 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.184     5.084    dbg_hub/inst/tck_bs
    BUFGCE_X1Y147        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.108 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y13 (CLOCK_ROOT)   net (fo=390, routed)         2.719     7.827    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLR Crossing[1->2]   
    SLICE_X142Y840       FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y840       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     7.903 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=57, routed)          0.559     8.462    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X145Y818       LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.094     8.556 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tdo_INST_0/O
                         net (fo=1, routed)           3.954    12.510    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_tdo
    SLR Crossing[2->1]   
    CONFIG_SITE_X0Y1     BSCANE2                                      r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDO
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000    25.000 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.235    24.765    
    CONFIG_SITE_X0Y1     BSCANE2 (Setup_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TDO)
                                                      0.000    24.765    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst
  -------------------------------------------------------------------
                         required time                         24.765    
                         arrival time                         -12.510    
  -------------------------------------------------------------------
                         slack                                 12.255    

Slack (MET) :             17.376ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        8.677ns  (logic 5.286ns (60.920%)  route 3.391ns (39.080%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        2.567ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.567ns = ( 52.567 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Inter-SLR Compensation: 1.302ns  (DPD * DF)
    Data Path Delay         (DPD):    8.677ns
    Derating Factor          (DF):    0.150
  Clock Net Delay (Destination): 1.459ns (routing 0.946ns, distribution 0.513ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000    25.000 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    30.100 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=2, routed)           2.978    33.078    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_update
    SLR Crossing[1->2]   
    SLICE_X143Y818       LUT3 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.092    33.170 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=17, routed)          0.360    33.530    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X142Y836       LUT5 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.094    33.624 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp[6]_i_1/O
                         net (fo=1, routed)           0.053    33.677    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/p_0_in__0[6]
    SLICE_X142Y836       FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000    50.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.629    51.094    dbg_hub/inst/tck_bs
    BUFGCE_X1Y147        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.014    51.108 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y13 (CLOCK_ROOT)   net (fo=390, routed)         1.459    52.567    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLR Crossing[1->2]   
    SLICE_X142Y836       FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp_reg[6]/C
                         clock pessimism              0.000    52.567    
                         inter-SLR compensation      -1.302    51.265    
                         clock uncertainty           -0.235    51.030    
    SLICE_X142Y836       FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.023    51.053    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp_reg[6]
  -------------------------------------------------------------------
                         required time                         51.053    
                         arrival time                         -33.677    
  -------------------------------------------------------------------
                         slack                                 17.376    

Slack (MET) :             17.387ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        8.719ns  (logic 5.284ns (60.603%)  route 3.435ns (39.397%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        2.626ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.626ns = ( 52.626 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Inter-SLR Compensation: 1.308ns  (DPD * DF)
    Data Path Delay         (DPD):    8.719ns
    Derating Factor          (DF):    0.150
  Clock Net Delay (Destination): 1.518ns (routing 0.946ns, distribution 0.572ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000    25.000 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    30.100 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=2, routed)           2.978    33.078    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_update
    SLR Crossing[1->2]   
    SLICE_X143Y818       LUT3 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.092    33.170 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=17, routed)          0.395    33.565    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X142Y840       LUT5 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.092    33.657 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1/O
                         net (fo=1, routed)           0.062    33.719    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1_n_0
    SLICE_X142Y840       FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000    50.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.629    51.094    dbg_hub/inst/tck_bs
    BUFGCE_X1Y147        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.014    51.108 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y13 (CLOCK_ROOT)   net (fo=390, routed)         1.518    52.626    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLR Crossing[1->2]   
    SLICE_X142Y840       FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/C
                         clock pessimism              0.000    52.626    
                         inter-SLR compensation      -1.308    51.318    
                         clock uncertainty           -0.235    51.083    
    SLICE_X142Y840       FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.023    51.106    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         51.106    
                         arrival time                         -33.719    
  -------------------------------------------------------------------
                         slack                                 17.387    

Slack (MET) :             17.407ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        8.650ns  (logic 5.286ns (61.110%)  route 3.364ns (38.890%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        2.567ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.567ns = ( 52.567 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Inter-SLR Compensation: 1.297ns  (DPD * DF)
    Data Path Delay         (DPD):    8.650ns
    Derating Factor          (DF):    0.150
  Clock Net Delay (Destination): 1.459ns (routing 0.946ns, distribution 0.513ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000    25.000 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    30.100 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=2, routed)           2.978    33.078    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_update
    SLR Crossing[1->2]   
    SLICE_X143Y818       LUT3 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.092    33.170 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=17, routed)          0.333    33.503    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X142Y838       LUT5 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.094    33.597 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp[5]_i_1/O
                         net (fo=1, routed)           0.053    33.650    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/p_0_in__0[5]
    SLICE_X142Y838       FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000    50.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.629    51.094    dbg_hub/inst/tck_bs
    BUFGCE_X1Y147        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.014    51.108 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y13 (CLOCK_ROOT)   net (fo=390, routed)         1.459    52.567    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLR Crossing[1->2]   
    SLICE_X142Y838       FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp_reg[5]/C
                         clock pessimism              0.000    52.567    
                         inter-SLR compensation      -1.297    51.269    
                         clock uncertainty           -0.235    51.034    
    SLICE_X142Y838       FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.023    51.057    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp_reg[5]
  -------------------------------------------------------------------
                         required time                         51.057    
                         arrival time                         -33.650    
  -------------------------------------------------------------------
                         slack                                 17.407    

Slack (MET) :             17.412ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        8.646ns  (logic 5.286ns (61.138%)  route 3.360ns (38.862%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        2.567ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.567ns = ( 52.567 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Inter-SLR Compensation: 1.297ns  (DPD * DF)
    Data Path Delay         (DPD):    8.646ns
    Derating Factor          (DF):    0.150
  Clock Net Delay (Destination): 1.459ns (routing 0.946ns, distribution 0.513ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000    25.000 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    30.100 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=2, routed)           2.978    33.078    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_update
    SLR Crossing[1->2]   
    SLICE_X143Y818       LUT3 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.092    33.170 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=17, routed)          0.333    33.503    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X142Y838       LUT5 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.094    33.597 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp[7]_i_1/O
                         net (fo=1, routed)           0.049    33.646    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/p_0_in__0[7]
    SLICE_X142Y838       FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000    50.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.629    51.094    dbg_hub/inst/tck_bs
    BUFGCE_X1Y147        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.014    51.108 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y13 (CLOCK_ROOT)   net (fo=390, routed)         1.459    52.567    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLR Crossing[1->2]   
    SLICE_X142Y838       FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp_reg[7]/C
                         clock pessimism              0.000    52.567    
                         inter-SLR compensation      -1.297    51.270    
                         clock uncertainty           -0.235    51.035    
    SLICE_X142Y838       FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.023    51.058    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp_reg[7]
  -------------------------------------------------------------------
                         required time                         51.058    
                         arrival time                         -33.646    
  -------------------------------------------------------------------
                         slack                                 17.412    

Slack (MET) :             17.429ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        8.631ns  (logic 5.268ns (61.036%)  route 3.363ns (38.964%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        2.567ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.567ns = ( 52.567 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Inter-SLR Compensation: 1.295ns  (DPD * DF)
    Data Path Delay         (DPD):    8.631ns
    Derating Factor          (DF):    0.150
  Clock Net Delay (Destination): 1.459ns (routing 0.946ns, distribution 0.513ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000    25.000 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    30.100 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=2, routed)           2.978    33.078    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_update
    SLR Crossing[1->2]   
    SLICE_X143Y818       LUT3 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.092    33.170 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=17, routed)          0.323    33.493    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X142Y838       LUT5 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.076    33.569 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp[1]_i_1/O
                         net (fo=1, routed)           0.062    33.631    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/p_0_in__0[1]
    SLICE_X142Y838       FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000    50.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.629    51.094    dbg_hub/inst/tck_bs
    BUFGCE_X1Y147        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.014    51.108 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y13 (CLOCK_ROOT)   net (fo=390, routed)         1.459    52.567    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLR Crossing[1->2]   
    SLICE_X142Y838       FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp_reg[1]/C
                         clock pessimism              0.000    52.567    
                         inter-SLR compensation      -1.295    51.272    
                         clock uncertainty           -0.235    51.037    
    SLICE_X142Y838       FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.023    51.060    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         51.060    
                         arrival time                         -33.631    
  -------------------------------------------------------------------
                         slack                                 17.429    

Slack (MET) :             17.431ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        8.629ns  (logic 5.268ns (61.050%)  route 3.361ns (38.950%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        2.567ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.567ns = ( 52.567 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Inter-SLR Compensation: 1.294ns  (DPD * DF)
    Data Path Delay         (DPD):    8.629ns
    Derating Factor          (DF):    0.150
  Clock Net Delay (Destination): 1.459ns (routing 0.946ns, distribution 0.513ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000    25.000 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    30.100 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=2, routed)           2.978    33.078    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_update
    SLR Crossing[1->2]   
    SLICE_X143Y818       LUT3 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.092    33.170 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=17, routed)          0.324    33.494    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X142Y838       LUT5 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.076    33.570 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp[4]_i_1/O
                         net (fo=1, routed)           0.059    33.629    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/p_0_in__0[4]
    SLICE_X142Y838       FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000    50.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.629    51.094    dbg_hub/inst/tck_bs
    BUFGCE_X1Y147        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.014    51.108 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y13 (CLOCK_ROOT)   net (fo=390, routed)         1.459    52.567    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLR Crossing[1->2]   
    SLICE_X142Y838       FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp_reg[4]/C
                         clock pessimism              0.000    52.567    
                         inter-SLR compensation      -1.294    51.273    
                         clock uncertainty           -0.235    51.037    
    SLICE_X142Y838       FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.023    51.060    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp_reg[4]
  -------------------------------------------------------------------
                         required time                         51.060    
                         arrival time                         -33.629    
  -------------------------------------------------------------------
                         slack                                 17.431    

Slack (MET) :             17.435ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        8.631ns  (logic 5.253ns (60.862%)  route 3.378ns (39.138%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        2.573ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.573ns = ( 52.573 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Inter-SLR Compensation: 1.295ns  (DPD * DF)
    Data Path Delay         (DPD):    8.631ns
    Derating Factor          (DF):    0.150
  Clock Net Delay (Destination): 1.465ns (routing 0.946ns, distribution 0.519ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000    25.000 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    30.100 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=2, routed)           2.978    33.078    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_update
    SLR Crossing[1->2]   
    SLICE_X143Y818       LUT3 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.092    33.170 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=17, routed)          0.347    33.517    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X142Y837       LUT5 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.061    33.578 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1/O
                         net (fo=1, routed)           0.053    33.631    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1_n_0
    SLICE_X142Y837       FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000    50.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.629    51.094    dbg_hub/inst/tck_bs
    BUFGCE_X1Y147        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.014    51.108 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y13 (CLOCK_ROOT)   net (fo=390, routed)         1.465    52.573    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLR Crossing[1->2]   
    SLICE_X142Y837       FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/C
                         clock pessimism              0.000    52.573    
                         inter-SLR compensation      -1.295    51.278    
                         clock uncertainty           -0.235    51.043    
    SLICE_X142Y837       FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.023    51.066    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]
  -------------------------------------------------------------------
                         required time                         51.066    
                         arrival time                         -33.631    
  -------------------------------------------------------------------
                         slack                                 17.435    

Slack (MET) :             17.436ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        8.675ns  (logic 5.268ns (60.726%)  route 3.407ns (39.274%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        2.625ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.625ns = ( 52.625 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Inter-SLR Compensation: 1.301ns  (DPD * DF)
    Data Path Delay         (DPD):    8.675ns
    Derating Factor          (DF):    0.150
  Clock Net Delay (Destination): 1.517ns (routing 0.946ns, distribution 0.571ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000    25.000 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    30.100 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=2, routed)           2.978    33.078    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_update
    SLR Crossing[1->2]   
    SLICE_X143Y818       LUT3 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.092    33.170 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=17, routed)          0.383    33.553    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X143Y840       LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.076    33.629 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1/O
                         net (fo=1, routed)           0.046    33.675    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1_n_0
    SLICE_X143Y840       FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000    50.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.629    51.094    dbg_hub/inst/tck_bs
    BUFGCE_X1Y147        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.014    51.108 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y13 (CLOCK_ROOT)   net (fo=390, routed)         1.517    52.625    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLR Crossing[1->2]   
    SLICE_X143Y840       FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/C
                         clock pessimism              0.000    52.625    
                         inter-SLR compensation      -1.301    51.324    
                         clock uncertainty           -0.235    51.088    
    SLICE_X143Y840       FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.023    51.111    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         51.111    
                         arrival time                         -33.675    
  -------------------------------------------------------------------
                         slack                                 17.436    

Slack (MET) :             17.438ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        8.628ns  (logic 5.253ns (60.883%)  route 3.375ns (39.117%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        2.573ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.573ns = ( 52.573 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Inter-SLR Compensation: 1.294ns  (DPD * DF)
    Data Path Delay         (DPD):    8.628ns
    Derating Factor          (DF):    0.150
  Clock Net Delay (Destination): 1.465ns (routing 0.946ns, distribution 0.519ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000    25.000 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    30.100 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=2, routed)           2.978    33.078    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_update
    SLR Crossing[1->2]   
    SLICE_X143Y818       LUT3 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.092    33.170 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=17, routed)          0.348    33.518    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X142Y837       LUT5 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.061    33.579 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1/O
                         net (fo=1, routed)           0.049    33.628    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1_n_0
    SLICE_X142Y837       FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000    50.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.629    51.094    dbg_hub/inst/tck_bs
    BUFGCE_X1Y147        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.014    51.108 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y13 (CLOCK_ROOT)   net (fo=390, routed)         1.465    52.573    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLR Crossing[1->2]   
    SLICE_X142Y837       FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/C
                         clock pessimism              0.000    52.573    
                         inter-SLR compensation      -1.294    51.279    
                         clock uncertainty           -0.235    51.043    
    SLICE_X142Y837       FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.023    51.066    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]
  -------------------------------------------------------------------
                         required time                         51.066    
                         arrival time                         -33.628    
  -------------------------------------------------------------------
                         slack                                 17.438    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.082ns  (logic 0.039ns (47.561%)  route 0.043ns (52.439%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.698ns
    Source Clock Delay      (SCD):    2.558ns
    Clock Pessimism Removal (CPR):    4.134ns
  Clock Net Delay (Source):      1.450ns (routing 0.946ns, distribution 0.504ns)
  Clock Net Delay (Destination): 1.596ns (routing 1.017ns, distribution 0.579ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.629     1.094    dbg_hub/inst/tck_bs
    BUFGCE_X1Y147        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.014     1.108 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y13 (CLOCK_ROOT)   net (fo=390, routed)         1.450     2.558    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/m_bscan_tck[0]
    SLR Crossing[1->2]   
    SLICE_X125Y833       FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y833       FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     2.597 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]/Q
                         net (fo=1, routed)           0.043     2.640    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm_n_10
    SLICE_X125Y833       FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.786     5.086    dbg_hub/inst/tck_bs
    BUFGCE_X1Y147        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.016     5.102 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y13 (CLOCK_ROOT)   net (fo=390, routed)         1.596     6.698    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/m_bscan_tck[0]
    SLR Crossing[1->2]   
    SLICE_X125Y833       FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[5]/C
                         clock pessimism             -4.134     2.564    
    SLICE_X125Y833       FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.035     2.599    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.599    
                         arrival time                           2.640    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.086ns  (logic 0.037ns (43.023%)  route 0.049ns (56.977%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.690ns
    Source Clock Delay      (SCD):    2.554ns
    Clock Pessimism Removal (CPR):    4.130ns
  Clock Net Delay (Source):      1.446ns (routing 0.946ns, distribution 0.500ns)
  Clock Net Delay (Destination): 1.588ns (routing 1.017ns, distribution 0.571ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.629     1.094    dbg_hub/inst/tck_bs
    BUFGCE_X1Y147        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.014     1.108 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y13 (CLOCK_ROOT)   net (fo=390, routed)         1.446     2.554    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/m_bscan_tck[0]
    SLR Crossing[1->2]   
    SLICE_X142Y810       FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y810       FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     2.591 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[2]/Q
                         net (fo=2, routed)           0.049     2.640    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD[2]
    SLICE_X142Y810       FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.786     5.086    dbg_hub/inst/tck_bs
    BUFGCE_X1Y147        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.016     5.102 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y13 (CLOCK_ROOT)   net (fo=390, routed)         1.588     6.690    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/m_bscan_tck[0]
    SLR Crossing[1->2]   
    SLICE_X142Y810       FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[1]/C
                         clock pessimism             -4.130     2.560    
    SLICE_X142Y810       FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.035     2.595    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.595    
                         arrival time                           2.640    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_din_temp_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.105ns  (logic 0.039ns (37.143%)  route 0.066ns (62.857%))
  Logic Levels:           0  
  Clock Path Skew:        0.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.664ns
    Source Clock Delay      (SCD):    2.528ns
    Clock Pessimism Removal (CPR):    4.112ns
  Clock Net Delay (Source):      1.420ns (routing 0.946ns, distribution 0.474ns)
  Clock Net Delay (Destination): 1.562ns (routing 1.017ns, distribution 0.545ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.629     1.094    dbg_hub/inst/tck_bs
    BUFGCE_X1Y147        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.014     1.108 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y13 (CLOCK_ROOT)   net (fo=390, routed)         1.420     2.528    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/m_bscan_tck[0]
    SLR Crossing[1->2]   
    SLICE_X128Y806       FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_din_temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y806       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     2.567 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_din_temp_reg/Q
                         net (fo=1, routed)           0.066     2.633    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_din_temp
    SLICE_X128Y804       FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.786     5.086    dbg_hub/inst/tck_bs
    BUFGCE_X1Y147        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.016     5.102 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y13 (CLOCK_ROOT)   net (fo=390, routed)         1.562     6.664    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/m_bscan_tck[0]
    SLR Crossing[1->2]   
    SLICE_X128Y804       FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[2]/C
                         clock pessimism             -4.112     2.552    
    SLICE_X128Y804       FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.035     2.587    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.587    
                         arrival time                           2.633    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.087ns  (logic 0.037ns (42.529%)  route 0.050ns (57.471%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.705ns
    Source Clock Delay      (SCD):    2.567ns
    Clock Pessimism Removal (CPR):    4.132ns
  Clock Net Delay (Source):      1.459ns (routing 0.946ns, distribution 0.513ns)
  Clock Net Delay (Destination): 1.603ns (routing 1.017ns, distribution 0.586ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.629     1.094    dbg_hub/inst/tck_bs
    BUFGCE_X1Y147        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.014     1.108 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y13 (CLOCK_ROOT)   net (fo=390, routed)         1.459     2.567    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLR Crossing[1->2]   
    SLICE_X142Y811       FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y811       FDCE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     2.604 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/Q
                         net (fo=5, routed)           0.050     2.654    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/Q[2]
    SLICE_X142Y811       FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.786     5.086    dbg_hub/inst/tck_bs
    BUFGCE_X1Y147        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.016     5.102 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y13 (CLOCK_ROOT)   net (fo=390, routed)         1.603     6.705    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLR Crossing[1->2]   
    SLICE_X142Y811       FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism             -4.132     2.573    
    SLICE_X142Y811       FDCE (Hold_EFF2_SLICEM_C_D)
                                                      0.035     2.608    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.608    
                         arrival time                           2.654    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.039ns (26.897%)  route 0.106ns (73.103%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.681ns
    Source Clock Delay      (SCD):    2.538ns
    Clock Pessimism Removal (CPR):    4.083ns
  Clock Net Delay (Source):      1.430ns (routing 0.946ns, distribution 0.484ns)
  Clock Net Delay (Destination): 1.579ns (routing 1.017ns, distribution 0.562ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.629     1.094    dbg_hub/inst/tck_bs
    BUFGCE_X1Y147        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.014     1.108 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y13 (CLOCK_ROOT)   net (fo=390, routed)         1.430     2.538    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/m_bscan_tck[0]
    SLR Crossing[1->2]   
    SLICE_X133Y834       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y834       FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     2.577 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/Q
                         net (fo=4, routed)           0.106     2.683    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_pntr_plus1[2]
    SLICE_X130Y834       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.786     5.086    dbg_hub/inst/tck_bs
    BUFGCE_X1Y147        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.016     5.102 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y13 (CLOCK_ROOT)   net (fo=390, routed)         1.579     6.681    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/m_bscan_tck[0]
    SLR Crossing[1->2]   
    SLICE_X130Y834       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism             -4.083     2.598    
    SLICE_X130Y834       FDCE (Hold_FFF_SLICEL_C_D)
                                                      0.034     2.632    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.632    
                         arrival time                           2.683    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.120ns  (logic 0.060ns (50.000%)  route 0.060ns (50.000%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.681ns
    Source Clock Delay      (SCD):    2.536ns
    Clock Pessimism Removal (CPR):    4.111ns
  Clock Net Delay (Source):      1.428ns (routing 0.946ns, distribution 0.482ns)
  Clock Net Delay (Destination): 1.579ns (routing 1.017ns, distribution 0.562ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.629     1.094    dbg_hub/inst/tck_bs
    BUFGCE_X1Y147        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.014     1.108 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y13 (CLOCK_ROOT)   net (fo=390, routed)         1.428     2.536    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/m_bscan_tck[0]
    SLR Crossing[1->2]   
    SLICE_X130Y836       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y836       FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.040     2.576 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/Q
                         net (fo=4, routed)           0.054     2.630    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/p_5_out[3]
    SLICE_X130Y834       LUT4 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.020     2.650 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx//O
                         net (fo=1, routed)           0.006     2.656    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[1][0]
    SLICE_X130Y834       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.786     5.086    dbg_hub/inst/tck_bs
    BUFGCE_X1Y147        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.016     5.102 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y13 (CLOCK_ROOT)   net (fo=390, routed)         1.579     6.681    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/m_bscan_tck[0]
    SLR Crossing[1->2]   
    SLICE_X130Y834       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/C
                         clock pessimism             -4.111     2.570    
    SLICE_X130Y834       FDCE (Hold_DFF2_SLICEL_C_D)
                                                      0.035     2.605    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.605    
                         arrival time                           2.656    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.120ns  (logic 0.060ns (50.000%)  route 0.060ns (50.000%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.681ns
    Source Clock Delay      (SCD):    2.536ns
    Clock Pessimism Removal (CPR):    4.111ns
  Clock Net Delay (Source):      1.428ns (routing 0.946ns, distribution 0.482ns)
  Clock Net Delay (Destination): 1.579ns (routing 1.017ns, distribution 0.562ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.629     1.094    dbg_hub/inst/tck_bs
    BUFGCE_X1Y147        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.014     1.108 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y13 (CLOCK_ROOT)   net (fo=390, routed)         1.428     2.536    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/m_bscan_tck[0]
    SLR Crossing[1->2]   
    SLICE_X130Y836       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y836       FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.040     2.576 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/Q
                         net (fo=4, routed)           0.054     2.630    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/out[3]
    SLICE_X130Y834       LUT3 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.020     2.650 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/_inferred__0/i_/O
                         net (fo=1, routed)           0.006     2.656    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/_inferred__0/i__n_0
    SLICE_X130Y834       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.786     5.086    dbg_hub/inst/tck_bs
    BUFGCE_X1Y147        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.016     5.102 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y13 (CLOCK_ROOT)   net (fo=390, routed)         1.579     6.681    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/m_bscan_tck[0]
    SLR Crossing[1->2]   
    SLICE_X130Y834       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/C
                         clock pessimism             -4.111     2.570    
    SLICE_X130Y834       FDCE (Hold_CFF2_SLICEL_C_D)
                                                      0.035     2.605    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.605    
                         arrival time                           2.656    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/stat_addr_bit_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/stat_addr_bit_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.093ns  (logic 0.059ns (63.441%)  route 0.034ns (36.559%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.700ns
    Source Clock Delay      (SCD):    2.562ns
    Clock Pessimism Removal (CPR):    4.132ns
  Clock Net Delay (Source):      1.454ns (routing 0.946ns, distribution 0.508ns)
  Clock Net Delay (Destination): 1.598ns (routing 1.017ns, distribution 0.581ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.629     1.094    dbg_hub/inst/tck_bs
    BUFGCE_X1Y147        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.014     1.108 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y13 (CLOCK_ROOT)   net (fo=390, routed)         1.454     2.562    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/m_bscan_tck[0]
    SLR Crossing[1->2]   
    SLICE_X143Y813       FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/stat_addr_bit_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y813       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     2.601 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/stat_addr_bit_cnt_reg[2]/Q
                         net (fo=7, routed)           0.028     2.629    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/stat_addr_bit_cnt_reg__0[2]
    SLICE_X143Y813       LUT4 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.020     2.649 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/stat_addr_bit_cnt[3]_i_1/O
                         net (fo=1, routed)           0.006     2.655    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/p_0_in[3]
    SLICE_X143Y813       FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/stat_addr_bit_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.786     5.086    dbg_hub/inst/tck_bs
    BUFGCE_X1Y147        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.016     5.102 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y13 (CLOCK_ROOT)   net (fo=390, routed)         1.598     6.700    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/m_bscan_tck[0]
    SLR Crossing[1->2]   
    SLICE_X143Y813       FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/stat_addr_bit_cnt_reg[3]/C
                         clock pessimism             -4.132     2.568    
    SLICE_X143Y813       FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.035     2.603    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/stat_addr_bit_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.603    
                         arrival time                           2.655    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.060ns (63.830%)  route 0.034ns (36.170%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.679ns
    Source Clock Delay      (SCD):    2.542ns
    Clock Pessimism Removal (CPR):    4.131ns
  Clock Net Delay (Source):      1.434ns (routing 0.946ns, distribution 0.488ns)
  Clock Net Delay (Destination): 1.577ns (routing 1.017ns, distribution 0.560ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.629     1.094    dbg_hub/inst/tck_bs
    BUFGCE_X1Y147        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.014     1.108 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y13 (CLOCK_ROOT)   net (fo=390, routed)         1.434     2.542    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/m_bscan_tck[0]
    SLR Crossing[1->2]   
    SLICE_X128Y832       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y832       FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     2.581 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[1]/Q
                         net (fo=1, routed)           0.027     2.608    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/Q[1]
    SLICE_X128Y832       LUT3 (Prop_B5LUT_SLICEL_I2_O)
                                                      0.021     2.629 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/shift_reg_in[0]_i_1/O
                         net (fo=1, routed)           0.007     2.636    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO_n_17
    SLICE_X128Y832       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.786     5.086    dbg_hub/inst/tck_bs
    BUFGCE_X1Y147        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.016     5.102 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y13 (CLOCK_ROOT)   net (fo=390, routed)         1.577     6.679    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/m_bscan_tck[0]
    SLR Crossing[1->2]   
    SLICE_X128Y832       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[0]/C
                         clock pessimism             -4.131     2.548    
    SLICE_X128Y832       FDCE (Hold_BFF2_SLICEL_C_D)
                                                      0.035     2.583    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.583    
                         arrival time                           2.636    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/stat_addr_bit_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/stat_addr_bit_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.095ns  (logic 0.060ns (63.158%)  route 0.035ns (36.842%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.701ns
    Source Clock Delay      (SCD):    2.562ns
    Clock Pessimism Removal (CPR):    4.133ns
  Clock Net Delay (Source):      1.454ns (routing 0.946ns, distribution 0.508ns)
  Clock Net Delay (Destination): 1.599ns (routing 1.017ns, distribution 0.582ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.629     1.094    dbg_hub/inst/tck_bs
    BUFGCE_X1Y147        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.014     1.108 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y13 (CLOCK_ROOT)   net (fo=390, routed)         1.454     2.562    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/m_bscan_tck[0]
    SLR Crossing[1->2]   
    SLICE_X143Y813       FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/stat_addr_bit_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y813       FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     2.601 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/stat_addr_bit_cnt_reg[0]/Q
                         net (fo=9, routed)           0.028     2.629    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/stat_addr_bit_cnt_reg__0[0]
    SLICE_X143Y813       LUT2 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.021     2.650 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/stat_addr_bit_cnt[1]_i_1/O
                         net (fo=1, routed)           0.007     2.657    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/p_0_in[1]
    SLICE_X143Y813       FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/stat_addr_bit_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.786     5.086    dbg_hub/inst/tck_bs
    BUFGCE_X1Y147        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.016     5.102 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y13 (CLOCK_ROOT)   net (fo=390, routed)         1.599     6.701    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/m_bscan_tck[0]
    SLR Crossing[1->2]   
    SLICE_X143Y813       FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/stat_addr_bit_cnt_reg[1]/C
                         clock pessimism             -4.133     2.568    
    SLICE_X143Y813       FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.035     2.603    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/stat_addr_bit_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.603    
                         arrival time                           2.657    
  -------------------------------------------------------------------
                         slack                                  0.054    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I    n/a            1.290         50.000      48.710     BUFGCE_X1Y147   dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X125Y815  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X125Y815  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X125Y815  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X125Y815  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X125Y815  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X125Y815  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X125Y815  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X125Y815  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X125Y815  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAME/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X125Y815  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X125Y815  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X125Y815  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X125Y815  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X125Y815  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X125Y815  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X125Y815  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X125Y815  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X125Y815  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAME/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X125Y815  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAME_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X125Y814  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X125Y814  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X125Y814  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X125Y814  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X125Y814  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X125Y814  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X125Y814  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X125Y814  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X125Y814  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X125Y814  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  sys_diff_clk
  To Clock:  sys_diff_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.579ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.063ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.550ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.579ns  (required time - arrival time)
  Source:                 dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_diff_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_diff_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             sys_diff_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (sys_diff_clk rise@4.000ns - sys_diff_clk rise@0.000ns)
  Data Path Delay:        1.214ns  (logic 0.132ns (10.873%)  route 1.082ns (89.127%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.850ns = ( 5.850 - 4.000 ) 
    Source Clock Delay      (SCD):    2.125ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.043ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.050ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.050ns (routing 0.160ns, distribution 0.890ns)
  Clock Net Delay (Destination): 0.940ns (routing 0.148ns, distribution 0.792ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_diff_clk rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.471     0.471 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000     0.471    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.471 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.580     1.051    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.075 r  sys_clk_ibufds_O_BUFGCE_inst/O
    X4Y12 (CLOCK_ROOT)   net (fo=20, routed)          1.050     2.125    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/sys_clk_in
    SLICE_X115Y721       FDRE                                         r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y721       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     2.206 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[3]/Q
                         net (fo=4, routed)           0.944     3.150    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/rst_input_sync_r[3]
    SLICE_X113Y812       LUT2 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.051     3.201 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_1/O
                         net (fo=4, routed)           0.138     3.339    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_1_n_0
    SLICE_X113Y812       FDRE                                         r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_diff_clk rise edge)
                                                      4.000     4.000 r  
    E12                                               0.000     4.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     4.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.392     4.392 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000     4.392    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.392 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.497     4.889    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.021     4.910 r  sys_clk_ibufds_O_BUFGCE_inst/O
    X4Y12 (CLOCK_ROOT)   net (fo=20, routed)          0.940     5.850    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/sys_clk_in
    SLICE_X113Y812       FDRE                                         r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]/C
                         clock pessimism              0.176     6.027    
                         clock uncertainty           -0.043     5.983    
    SLICE_X113Y812       FDRE (Setup_CFF2_SLICEM_C_R)
                                                     -0.066     5.917    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]
  -------------------------------------------------------------------
                         required time                          5.917    
                         arrival time                          -3.339    
  -------------------------------------------------------------------
                         slack                                  2.579    

Slack (MET) :             2.579ns  (required time - arrival time)
  Source:                 dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_diff_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/counter_input_rst_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_diff_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             sys_diff_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (sys_diff_clk rise@4.000ns - sys_diff_clk rise@0.000ns)
  Data Path Delay:        1.214ns  (logic 0.132ns (10.873%)  route 1.082ns (89.127%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.850ns = ( 5.850 - 4.000 ) 
    Source Clock Delay      (SCD):    2.125ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.043ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.050ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.050ns (routing 0.160ns, distribution 0.890ns)
  Clock Net Delay (Destination): 0.940ns (routing 0.148ns, distribution 0.792ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_diff_clk rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.471     0.471 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000     0.471    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.471 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.580     1.051    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.075 r  sys_clk_ibufds_O_BUFGCE_inst/O
    X4Y12 (CLOCK_ROOT)   net (fo=20, routed)          1.050     2.125    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/sys_clk_in
    SLICE_X115Y721       FDRE                                         r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y721       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     2.206 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[3]/Q
                         net (fo=4, routed)           0.944     3.150    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/rst_input_sync_r[3]
    SLICE_X113Y812       LUT2 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.051     3.201 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_1/O
                         net (fo=4, routed)           0.138     3.339    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_1_n_0
    SLICE_X113Y812       FDRE                                         r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/counter_input_rst_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_diff_clk rise edge)
                                                      4.000     4.000 r  
    E12                                               0.000     4.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     4.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.392     4.392 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000     4.392    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.392 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.497     4.889    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.021     4.910 r  sys_clk_ibufds_O_BUFGCE_inst/O
    X4Y12 (CLOCK_ROOT)   net (fo=20, routed)          0.940     5.850    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/sys_clk_in
    SLICE_X113Y812       FDRE                                         r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/counter_input_rst_reg[2]/C
                         clock pessimism              0.176     6.027    
                         clock uncertainty           -0.043     5.983    
    SLICE_X113Y812       FDRE (Setup_DFF_SLICEM_C_R)
                                                     -0.066     5.917    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/counter_input_rst_reg[2]
  -------------------------------------------------------------------
                         required time                          5.917    
                         arrival time                          -3.339    
  -------------------------------------------------------------------
                         slack                                  2.579    

Slack (MET) :             2.579ns  (required time - arrival time)
  Source:                 dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_diff_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/counter_input_rst_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_diff_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             sys_diff_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (sys_diff_clk rise@4.000ns - sys_diff_clk rise@0.000ns)
  Data Path Delay:        1.214ns  (logic 0.132ns (10.873%)  route 1.082ns (89.127%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.850ns = ( 5.850 - 4.000 ) 
    Source Clock Delay      (SCD):    2.125ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.043ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.050ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.050ns (routing 0.160ns, distribution 0.890ns)
  Clock Net Delay (Destination): 0.940ns (routing 0.148ns, distribution 0.792ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_diff_clk rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.471     0.471 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000     0.471    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.471 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.580     1.051    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.075 r  sys_clk_ibufds_O_BUFGCE_inst/O
    X4Y12 (CLOCK_ROOT)   net (fo=20, routed)          1.050     2.125    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/sys_clk_in
    SLICE_X115Y721       FDRE                                         r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y721       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     2.206 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[3]/Q
                         net (fo=4, routed)           0.944     3.150    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/rst_input_sync_r[3]
    SLICE_X113Y812       LUT2 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.051     3.201 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_1/O
                         net (fo=4, routed)           0.138     3.339    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_1_n_0
    SLICE_X113Y812       FDRE                                         r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/counter_input_rst_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_diff_clk rise edge)
                                                      4.000     4.000 r  
    E12                                               0.000     4.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     4.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.392     4.392 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000     4.392    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.392 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.497     4.889    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.021     4.910 r  sys_clk_ibufds_O_BUFGCE_inst/O
    X4Y12 (CLOCK_ROOT)   net (fo=20, routed)          0.940     5.850    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/sys_clk_in
    SLICE_X113Y812       FDRE                                         r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/counter_input_rst_reg[3]/C
                         clock pessimism              0.176     6.027    
                         clock uncertainty           -0.043     5.983    
    SLICE_X113Y812       FDRE (Setup_DFF2_SLICEM_C_R)
                                                     -0.066     5.917    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/counter_input_rst_reg[3]
  -------------------------------------------------------------------
                         required time                          5.917    
                         arrival time                          -3.339    
  -------------------------------------------------------------------
                         slack                                  2.579    

Slack (MET) :             2.579ns  (required time - arrival time)
  Source:                 dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_diff_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/counter_input_rst_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_diff_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             sys_diff_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (sys_diff_clk rise@4.000ns - sys_diff_clk rise@0.000ns)
  Data Path Delay:        1.214ns  (logic 0.132ns (10.873%)  route 1.082ns (89.127%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.850ns = ( 5.850 - 4.000 ) 
    Source Clock Delay      (SCD):    2.125ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.043ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.050ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.050ns (routing 0.160ns, distribution 0.890ns)
  Clock Net Delay (Destination): 0.940ns (routing 0.148ns, distribution 0.792ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_diff_clk rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.471     0.471 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000     0.471    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.471 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.580     1.051    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.075 r  sys_clk_ibufds_O_BUFGCE_inst/O
    X4Y12 (CLOCK_ROOT)   net (fo=20, routed)          1.050     2.125    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/sys_clk_in
    SLICE_X115Y721       FDRE                                         r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y721       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     2.206 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[3]/Q
                         net (fo=4, routed)           0.944     3.150    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/rst_input_sync_r[3]
    SLICE_X113Y812       LUT2 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.051     3.201 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_1/O
                         net (fo=4, routed)           0.138     3.339    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_1_n_0
    SLICE_X113Y812       FDRE                                         r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/counter_input_rst_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_diff_clk rise edge)
                                                      4.000     4.000 r  
    E12                                               0.000     4.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     4.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.392     4.392 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000     4.392    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.392 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.497     4.889    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.021     4.910 r  sys_clk_ibufds_O_BUFGCE_inst/O
    X4Y12 (CLOCK_ROOT)   net (fo=20, routed)          0.940     5.850    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/sys_clk_in
    SLICE_X113Y812       FDRE                                         r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/counter_input_rst_reg[6]/C
                         clock pessimism              0.176     6.027    
                         clock uncertainty           -0.043     5.983    
    SLICE_X113Y812       FDRE (Setup_BFF_SLICEM_C_R)
                                                     -0.066     5.917    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/counter_input_rst_reg[6]
  -------------------------------------------------------------------
                         required time                          5.917    
                         arrival time                          -3.339    
  -------------------------------------------------------------------
                         slack                                  2.579    

Slack (MET) :             2.682ns  (required time - arrival time)
  Source:                 dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_diff_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/counter_input_rst_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by sys_diff_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             sys_diff_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (sys_diff_clk rise@4.000ns - sys_diff_clk rise@0.000ns)
  Data Path Delay:        1.110ns  (logic 0.081ns (7.297%)  route 1.029ns (92.703%))
  Logic Levels:           0  
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.849ns = ( 5.849 - 4.000 ) 
    Source Clock Delay      (SCD):    2.125ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.043ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.050ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.050ns (routing 0.160ns, distribution 0.890ns)
  Clock Net Delay (Destination): 0.939ns (routing 0.148ns, distribution 0.791ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_diff_clk rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.471     0.471 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000     0.471    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.471 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.580     1.051    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.075 r  sys_clk_ibufds_O_BUFGCE_inst/O
    X4Y12 (CLOCK_ROOT)   net (fo=20, routed)          1.050     2.125    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/sys_clk_in
    SLICE_X115Y721       FDRE                                         r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y721       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     2.206 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[3]/Q
                         net (fo=4, routed)           1.029     3.235    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/rst_input_sync_r[3]
    SLICE_X113Y812       FDSE                                         r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/counter_input_rst_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_diff_clk rise edge)
                                                      4.000     4.000 r  
    E12                                               0.000     4.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     4.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.392     4.392 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000     4.392    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.392 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.497     4.889    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.021     4.910 r  sys_clk_ibufds_O_BUFGCE_inst/O
    X4Y12 (CLOCK_ROOT)   net (fo=20, routed)          0.939     5.849    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/sys_clk_in
    SLICE_X113Y812       FDSE                                         r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/counter_input_rst_reg[1]/C
                         clock pessimism              0.176     6.026    
                         clock uncertainty           -0.043     5.982    
    SLICE_X113Y812       FDSE (Setup_EFF_SLICEM_C_S)
                                                     -0.066     5.916    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/counter_input_rst_reg[1]
  -------------------------------------------------------------------
                         required time                          5.916    
                         arrival time                          -3.235    
  -------------------------------------------------------------------
                         slack                                  2.682    

Slack (MET) :             2.682ns  (required time - arrival time)
  Source:                 dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_diff_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/counter_input_rst_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by sys_diff_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             sys_diff_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (sys_diff_clk rise@4.000ns - sys_diff_clk rise@0.000ns)
  Data Path Delay:        1.110ns  (logic 0.081ns (7.297%)  route 1.029ns (92.703%))
  Logic Levels:           0  
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.849ns = ( 5.849 - 4.000 ) 
    Source Clock Delay      (SCD):    2.125ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.043ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.050ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.050ns (routing 0.160ns, distribution 0.890ns)
  Clock Net Delay (Destination): 0.939ns (routing 0.148ns, distribution 0.791ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_diff_clk rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.471     0.471 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000     0.471    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.471 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.580     1.051    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.075 r  sys_clk_ibufds_O_BUFGCE_inst/O
    X4Y12 (CLOCK_ROOT)   net (fo=20, routed)          1.050     2.125    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/sys_clk_in
    SLICE_X115Y721       FDRE                                         r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y721       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     2.206 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[3]/Q
                         net (fo=4, routed)           1.029     3.235    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/rst_input_sync_r[3]
    SLICE_X113Y812       FDSE                                         r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/counter_input_rst_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_diff_clk rise edge)
                                                      4.000     4.000 r  
    E12                                               0.000     4.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     4.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.392     4.392 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000     4.392    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.392 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.497     4.889    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.021     4.910 r  sys_clk_ibufds_O_BUFGCE_inst/O
    X4Y12 (CLOCK_ROOT)   net (fo=20, routed)          0.939     5.849    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/sys_clk_in
    SLICE_X113Y812       FDSE                                         r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/counter_input_rst_reg[4]/C
                         clock pessimism              0.176     6.026    
                         clock uncertainty           -0.043     5.982    
    SLICE_X113Y812       FDSE (Setup_GFF_SLICEM_C_S)
                                                     -0.066     5.916    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/counter_input_rst_reg[4]
  -------------------------------------------------------------------
                         required time                          5.916    
                         arrival time                          -3.235    
  -------------------------------------------------------------------
                         slack                                  2.682    

Slack (MET) :             2.682ns  (required time - arrival time)
  Source:                 dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_diff_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/counter_input_rst_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by sys_diff_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             sys_diff_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (sys_diff_clk rise@4.000ns - sys_diff_clk rise@0.000ns)
  Data Path Delay:        1.110ns  (logic 0.081ns (7.297%)  route 1.029ns (92.703%))
  Logic Levels:           0  
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.849ns = ( 5.849 - 4.000 ) 
    Source Clock Delay      (SCD):    2.125ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.043ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.050ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.050ns (routing 0.160ns, distribution 0.890ns)
  Clock Net Delay (Destination): 0.939ns (routing 0.148ns, distribution 0.791ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_diff_clk rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.471     0.471 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000     0.471    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.471 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.580     1.051    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.075 r  sys_clk_ibufds_O_BUFGCE_inst/O
    X4Y12 (CLOCK_ROOT)   net (fo=20, routed)          1.050     2.125    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/sys_clk_in
    SLICE_X115Y721       FDRE                                         r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y721       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     2.206 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[3]/Q
                         net (fo=4, routed)           1.029     3.235    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/rst_input_sync_r[3]
    SLICE_X113Y812       FDSE                                         r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/counter_input_rst_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_diff_clk rise edge)
                                                      4.000     4.000 r  
    E12                                               0.000     4.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     4.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.392     4.392 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000     4.392    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.392 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.497     4.889    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.021     4.910 r  sys_clk_ibufds_O_BUFGCE_inst/O
    X4Y12 (CLOCK_ROOT)   net (fo=20, routed)          0.939     5.849    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/sys_clk_in
    SLICE_X113Y812       FDSE                                         r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/counter_input_rst_reg[5]/C
                         clock pessimism              0.176     6.026    
                         clock uncertainty           -0.043     5.982    
    SLICE_X113Y812       FDSE (Setup_HFF_SLICEM_C_S)
                                                     -0.066     5.916    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/counter_input_rst_reg[5]
  -------------------------------------------------------------------
                         required time                          5.916    
                         arrival time                          -3.235    
  -------------------------------------------------------------------
                         slack                                  2.682    

Slack (MET) :             2.821ns  (required time - arrival time)
  Source:                 dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_diff_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/input_rst_design_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_diff_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             sys_diff_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (sys_diff_clk rise@4.000ns - sys_diff_clk rise@0.000ns)
  Data Path Delay:        1.080ns  (logic 0.330ns (30.556%)  route 0.750ns (69.444%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.844ns = ( 5.844 - 4.000 ) 
    Source Clock Delay      (SCD):    2.144ns
    Clock Pessimism Removal (CPR):    0.209ns
  Clock Uncertainty:      0.043ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.050ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.069ns (routing 0.160ns, distribution 0.909ns)
  Clock Net Delay (Destination): 0.934ns (routing 0.148ns, distribution 0.786ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_diff_clk rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.471     0.471 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000     0.471    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.471 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.580     1.051    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.075 r  sys_clk_ibufds_O_BUFGCE_inst/O
    X4Y12 (CLOCK_ROOT)   net (fo=20, routed)          1.069     2.144    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/sys_clk_in
    SLICE_X113Y812       FDRE                                         r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y812       FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     2.221 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]/Q
                         net (fo=7, routed)           0.193     2.414    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/counter_input_rst[0]
    SLICE_X112Y812       LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.110     2.524 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_3/O
                         net (fo=3, routed)           0.143     2.667    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_3_n_0
    SLICE_X113Y812       LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.143     2.810 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/input_rst_design_i_1/O
                         net (fo=4, routed)           0.414     3.224    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/input_rst_design_i_1_n_0
    SLICE_X112Y802       FDRE                                         r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/input_rst_design_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_diff_clk rise edge)
                                                      4.000     4.000 r  
    E12                                               0.000     4.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     4.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.392     4.392 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000     4.392    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.392 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.497     4.889    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.021     4.910 r  sys_clk_ibufds_O_BUFGCE_inst/O
    X4Y12 (CLOCK_ROOT)   net (fo=20, routed)          0.934     5.844    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/sys_clk_in
    SLICE_X112Y802       FDRE                                         r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/input_rst_design_reg/C
                         clock pessimism              0.209     6.054    
                         clock uncertainty           -0.043     6.010    
    SLICE_X112Y802       FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.034     6.044    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/input_rst_design_reg
  -------------------------------------------------------------------
                         required time                          6.044    
                         arrival time                          -3.224    
  -------------------------------------------------------------------
                         slack                                  2.821    

Slack (MET) :             2.943ns  (required time - arrival time)
  Source:                 dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_diff_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/counter_input_rst_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by sys_diff_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             sys_diff_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (sys_diff_clk rise@4.000ns - sys_diff_clk rise@0.000ns)
  Data Path Delay:        1.027ns  (logic 0.381ns (37.098%)  route 0.646ns (62.902%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.849ns = ( 5.849 - 4.000 ) 
    Source Clock Delay      (SCD):    2.144ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.043ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.050ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.069ns (routing 0.160ns, distribution 0.909ns)
  Clock Net Delay (Destination): 0.939ns (routing 0.148ns, distribution 0.791ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_diff_clk rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.471     0.471 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000     0.471    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.471 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.580     1.051    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.075 r  sys_clk_ibufds_O_BUFGCE_inst/O
    X4Y12 (CLOCK_ROOT)   net (fo=20, routed)          1.069     2.144    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/sys_clk_in
    SLICE_X113Y812       FDRE                                         r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y812       FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     2.221 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]/Q
                         net (fo=7, routed)           0.193     2.414    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/counter_input_rst[0]
    SLICE_X112Y812       LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.110     2.524 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_3/O
                         net (fo=3, routed)           0.143     2.667    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_3_n_0
    SLICE_X113Y812       LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.143     2.810 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/input_rst_design_i_1/O
                         net (fo=4, routed)           0.143     2.953    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/input_rst_design_i_1_n_0
    SLICE_X112Y812       LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.051     3.004 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/counter_input_rst[1]_i_1/O
                         net (fo=1, routed)           0.167     3.171    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/counter_input_rst[1]_i_1_n_0
    SLICE_X113Y812       FDSE                                         r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/counter_input_rst_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_diff_clk rise edge)
                                                      4.000     4.000 r  
    E12                                               0.000     4.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     4.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.392     4.392 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000     4.392    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.392 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.497     4.889    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.021     4.910 r  sys_clk_ibufds_O_BUFGCE_inst/O
    X4Y12 (CLOCK_ROOT)   net (fo=20, routed)          0.939     5.849    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/sys_clk_in
    SLICE_X113Y812       FDSE                                         r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/counter_input_rst_reg[1]/C
                         clock pessimism              0.274     6.123    
                         clock uncertainty           -0.043     6.080    
    SLICE_X113Y812       FDSE (Setup_EFF_SLICEM_C_D)
                                                      0.034     6.114    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/counter_input_rst_reg[1]
  -------------------------------------------------------------------
                         required time                          6.114    
                         arrival time                          -3.171    
  -------------------------------------------------------------------
                         slack                                  2.943    

Slack (MET) :             2.981ns  (required time - arrival time)
  Source:                 dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/input_rst_design_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_diff_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/rst_async_riu_div_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_diff_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             sys_diff_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (sys_diff_clk rise@4.000ns - sys_diff_clk rise@0.000ns)
  Data Path Delay:        0.989ns  (logic 0.224ns (22.649%)  route 0.765ns (77.351%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.906ns = ( 5.906 - 4.000 ) 
    Source Clock Delay      (SCD):    2.137ns
    Clock Pessimism Removal (CPR):    0.209ns
  Clock Uncertainty:      0.043ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.050ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.062ns (routing 0.160ns, distribution 0.902ns)
  Clock Net Delay (Destination): 0.996ns (routing 0.148ns, distribution 0.848ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_diff_clk rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.471     0.471 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000     0.471    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.471 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.580     1.051    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.075 r  sys_clk_ibufds_O_BUFGCE_inst/O
    X4Y12 (CLOCK_ROOT)   net (fo=20, routed)          1.062     2.137    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/sys_clk_in
    SLICE_X112Y802       FDRE                                         r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/input_rst_design_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y802       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.216 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/input_rst_design_reg/Q
                         net (fo=2, routed)           0.117     2.333    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/input_rst_design
    SLICE_X112Y802       LUT3 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.145     2.478 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/rst_async_riu_div_i_1/O
                         net (fo=1, routed)           0.648     3.126    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/rst_async_riu_div_i_1_n_0
    SLICE_X141Y799       FDRE                                         r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/rst_async_riu_div_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_diff_clk rise edge)
                                                      4.000     4.000 r  
    E12                                               0.000     4.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     4.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.392     4.392 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000     4.392    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.392 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.497     4.889    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.021     4.910 r  sys_clk_ibufds_O_BUFGCE_inst/O
    X4Y12 (CLOCK_ROOT)   net (fo=20, routed)          0.996     5.906    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/sys_clk_in
    SLICE_X141Y799       FDRE                                         r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/rst_async_riu_div_reg/C
                         clock pessimism              0.209     6.115    
                         clock uncertainty           -0.043     6.072    
    SLICE_X141Y799       FDRE (Setup_AFF2_SLICEM_C_D)
                                                      0.035     6.107    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/rst_async_riu_div_reg
  -------------------------------------------------------------------
                         required time                          6.107    
                         arrival time                          -3.126    
  -------------------------------------------------------------------
                         slack                                  2.981    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/counter_input_rst_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_diff_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/counter_input_rst_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_diff_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             sys_diff_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_diff_clk rise@0.000ns - sys_diff_clk rise@0.000ns)
  Data Path Delay:        0.103ns  (logic 0.052ns (50.485%)  route 0.051ns (49.515%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.437ns
    Source Clock Delay      (SCD):    1.247ns
    Clock Pessimism Removal (CPR):    0.183ns
  Clock Net Delay (Source):      0.597ns (routing 0.090ns, distribution 0.507ns)
  Clock Net Delay (Destination): 0.680ns (routing 0.097ns, distribution 0.583ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_diff_clk rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.317     0.317 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000     0.317    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.317 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.319     0.636    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.014     0.650 r  sys_clk_ibufds_O_BUFGCE_inst/O
    X4Y12 (CLOCK_ROOT)   net (fo=20, routed)          0.597     1.247    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/sys_clk_in
    SLICE_X113Y812       FDRE                                         r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/counter_input_rst_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y812       FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     1.285 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/counter_input_rst_reg[6]/Q
                         net (fo=4, routed)           0.030     1.315    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/counter_input_rst[6]
    SLICE_X113Y812       LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.014     1.329 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_2/O
                         net (fo=1, routed)           0.021     1.350    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_2_n_0
    SLICE_X113Y812       FDRE                                         r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/counter_input_rst_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_diff_clk rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.369     0.369 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000     0.369    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.369 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.372     0.741    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.016     0.757 r  sys_clk_ibufds_O_BUFGCE_inst/O
    X4Y12 (CLOCK_ROOT)   net (fo=20, routed)          0.680     1.437    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/sys_clk_in
    SLICE_X113Y812       FDRE                                         r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/counter_input_rst_reg[6]/C
                         clock pessimism             -0.183     1.253    
    SLICE_X113Y812       FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.034     1.287    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/counter_input_rst_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.287    
                         arrival time                           1.350    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/rst_input_async_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_diff_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_diff_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             sys_diff_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_diff_clk rise@0.000ns - sys_diff_clk rise@0.000ns)
  Data Path Delay:        0.127ns  (logic 0.040ns (31.496%)  route 0.087ns (68.504%))
  Logic Levels:           0  
  Clock Path Skew:        0.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.424ns
    Source Clock Delay      (SCD):    1.236ns
    Clock Pessimism Removal (CPR):    0.163ns
  Clock Net Delay (Source):      0.586ns (routing 0.090ns, distribution 0.496ns)
  Clock Net Delay (Destination): 0.667ns (routing 0.097ns, distribution 0.570ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_diff_clk rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.317     0.317 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000     0.317    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.317 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.319     0.636    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.014     0.650 r  sys_clk_ibufds_O_BUFGCE_inst/O
    X4Y12 (CLOCK_ROOT)   net (fo=20, routed)          0.586     1.236    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/sys_clk_in
    SLICE_X115Y720       FDPE                                         r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/rst_input_async_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y720       FDPE (Prop_BFF2_SLICEL_C_Q)
                                                      0.040     1.276 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/rst_input_async_reg[1]/Q
                         net (fo=1, routed)           0.087     1.363    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/rst_input_async[1]
    SLICE_X115Y721       FDRE                                         r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_diff_clk rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.369     0.369 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000     0.369    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.369 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.372     0.741    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.016     0.757 r  sys_clk_ibufds_O_BUFGCE_inst/O
    X4Y12 (CLOCK_ROOT)   net (fo=20, routed)          0.667     1.424    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/sys_clk_in
    SLICE_X115Y721       FDRE                                         r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[0]/C
                         clock pessimism             -0.163     1.261    
    SLICE_X115Y721       FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.035     1.296    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.296    
                         arrival time                           1.363    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/counter_input_rst_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by sys_diff_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/counter_input_rst_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by sys_diff_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             sys_diff_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_diff_clk rise@0.000ns - sys_diff_clk rise@0.000ns)
  Data Path Delay:        0.110ns  (logic 0.054ns (49.091%)  route 0.056ns (50.909%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.436ns
    Source Clock Delay      (SCD):    1.246ns
    Clock Pessimism Removal (CPR):    0.183ns
  Clock Net Delay (Source):      0.596ns (routing 0.090ns, distribution 0.506ns)
  Clock Net Delay (Destination): 0.679ns (routing 0.097ns, distribution 0.582ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_diff_clk rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.317     0.317 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000     0.317    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.317 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.319     0.636    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.014     0.650 r  sys_clk_ibufds_O_BUFGCE_inst/O
    X4Y12 (CLOCK_ROOT)   net (fo=20, routed)          0.596     1.246    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/sys_clk_in
    SLICE_X113Y812       FDSE                                         r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/counter_input_rst_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y812       FDSE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.285 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/counter_input_rst_reg[5]/Q
                         net (fo=4, routed)           0.035     1.320    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/counter_input_rst[5]
    SLICE_X113Y812       LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.015     1.335 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/counter_input_rst[5]_i_1/O
                         net (fo=1, routed)           0.021     1.356    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/counter_input_rst[5]_i_1_n_0
    SLICE_X113Y812       FDSE                                         r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/counter_input_rst_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_diff_clk rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.369     0.369 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000     0.369    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.369 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.372     0.741    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.016     0.757 r  sys_clk_ibufds_O_BUFGCE_inst/O
    X4Y12 (CLOCK_ROOT)   net (fo=20, routed)          0.679     1.436    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/sys_clk_in
    SLICE_X113Y812       FDSE                                         r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/counter_input_rst_reg[5]/C
                         clock pessimism             -0.183     1.252    
    SLICE_X113Y812       FDSE (Hold_HFF_SLICEM_C_D)
                                                      0.034     1.286    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/counter_input_rst_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.286    
                         arrival time                           1.356    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/counter_input_rst_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_diff_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/counter_input_rst_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_diff_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             sys_diff_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_diff_clk rise@0.000ns - sys_diff_clk rise@0.000ns)
  Data Path Delay:        0.115ns  (logic 0.076ns (66.087%)  route 0.039ns (33.913%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.437ns
    Source Clock Delay      (SCD):    1.247ns
    Clock Pessimism Removal (CPR):    0.183ns
  Clock Net Delay (Source):      0.597ns (routing 0.090ns, distribution 0.507ns)
  Clock Net Delay (Destination): 0.680ns (routing 0.097ns, distribution 0.583ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_diff_clk rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.317     0.317 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000     0.317    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.317 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.319     0.636    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.014     0.650 r  sys_clk_ibufds_O_BUFGCE_inst/O
    X4Y12 (CLOCK_ROOT)   net (fo=20, routed)          0.597     1.247    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/sys_clk_in
    SLICE_X113Y812       FDRE                                         r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/counter_input_rst_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y812       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.286 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/counter_input_rst_reg[2]/Q
                         net (fo=7, routed)           0.030     1.316    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/counter_input_rst[2]
    SLICE_X113Y812       LUT4 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.037     1.353 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/counter_input_rst[3]_i_1/O
                         net (fo=1, routed)           0.009     1.362    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/counter_input_rst[3]_i_1_n_0
    SLICE_X113Y812       FDRE                                         r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/counter_input_rst_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_diff_clk rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.369     0.369 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000     0.369    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.369 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.372     0.741    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.016     0.757 r  sys_clk_ibufds_O_BUFGCE_inst/O
    X4Y12 (CLOCK_ROOT)   net (fo=20, routed)          0.680     1.437    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/sys_clk_in
    SLICE_X113Y812       FDRE                                         r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/counter_input_rst_reg[3]/C
                         clock pessimism             -0.183     1.253    
    SLICE_X113Y812       FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.035     1.288    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/counter_input_rst_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.288    
                         arrival time                           1.362    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/counter_input_rst_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by sys_diff_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/counter_input_rst_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by sys_diff_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             sys_diff_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_diff_clk rise@0.000ns - sys_diff_clk rise@0.000ns)
  Data Path Delay:        0.120ns  (logic 0.061ns (50.833%)  route 0.059ns (49.167%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.436ns
    Source Clock Delay      (SCD):    1.246ns
    Clock Pessimism Removal (CPR):    0.183ns
  Clock Net Delay (Source):      0.596ns (routing 0.090ns, distribution 0.506ns)
  Clock Net Delay (Destination): 0.679ns (routing 0.097ns, distribution 0.582ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_diff_clk rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.317     0.317 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000     0.317    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.317 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.319     0.636    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.014     0.650 r  sys_clk_ibufds_O_BUFGCE_inst/O
    X4Y12 (CLOCK_ROOT)   net (fo=20, routed)          0.596     1.246    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/sys_clk_in
    SLICE_X113Y812       FDSE                                         r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/counter_input_rst_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y812       FDSE (Prop_GFF_SLICEM_C_Q)
                                                      0.039     1.285 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/counter_input_rst_reg[4]/Q
                         net (fo=5, routed)           0.038     1.323    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/counter_input_rst[4]
    SLICE_X113Y812       LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.022     1.345 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/counter_input_rst[4]_i_1/O
                         net (fo=1, routed)           0.021     1.366    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/counter_input_rst[4]_i_1_n_0
    SLICE_X113Y812       FDSE                                         r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/counter_input_rst_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_diff_clk rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.369     0.369 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000     0.369    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.369 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.372     0.741    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.016     0.757 r  sys_clk_ibufds_O_BUFGCE_inst/O
    X4Y12 (CLOCK_ROOT)   net (fo=20, routed)          0.679     1.436    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/sys_clk_in
    SLICE_X113Y812       FDSE                                         r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/counter_input_rst_reg[4]/C
                         clock pessimism             -0.183     1.252    
    SLICE_X113Y812       FDSE (Hold_GFF_SLICEM_C_D)
                                                      0.034     1.286    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/counter_input_rst_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.286    
                         arrival time                           1.366    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/rst_input_async_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_diff_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/rst_input_async_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by sys_diff_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             sys_diff_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_diff_clk rise@0.000ns - sys_diff_clk rise@0.000ns)
  Data Path Delay:        0.127ns  (logic 0.040ns (31.496%)  route 0.087ns (68.504%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.424ns
    Source Clock Delay      (SCD):    1.236ns
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Net Delay (Source):      0.586ns (routing 0.090ns, distribution 0.496ns)
  Clock Net Delay (Destination): 0.667ns (routing 0.097ns, distribution 0.570ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_diff_clk rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.317     0.317 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000     0.317    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.317 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.319     0.636    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.014     0.650 r  sys_clk_ibufds_O_BUFGCE_inst/O
    X4Y12 (CLOCK_ROOT)   net (fo=20, routed)          0.586     1.236    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/sys_clk_in
    SLICE_X115Y720       FDPE                                         r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/rst_input_async_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y720       FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.276 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/rst_input_async_reg[0]/Q
                         net (fo=1, routed)           0.087     1.363    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/rst_input_async[0]
    SLICE_X115Y720       FDPE                                         r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/rst_input_async_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_diff_clk rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.369     0.369 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000     0.369    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.369 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.372     0.741    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.016     0.757 r  sys_clk_ibufds_O_BUFGCE_inst/O
    X4Y12 (CLOCK_ROOT)   net (fo=20, routed)          0.667     1.424    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/sys_clk_in
    SLICE_X115Y720       FDPE                                         r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/rst_input_async_reg[1]/C
                         clock pessimism             -0.181     1.242    
    SLICE_X115Y720       FDPE (Hold_BFF2_SLICEL_C_D)
                                                      0.035     1.277    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/rst_input_async_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.277    
                         arrival time                           1.363    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_diff_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_diff_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             sys_diff_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_diff_clk rise@0.000ns - sys_diff_clk rise@0.000ns)
  Data Path Delay:        0.130ns  (logic 0.040ns (30.769%)  route 0.090ns (69.231%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.424ns
    Source Clock Delay      (SCD):    1.236ns
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Net Delay (Source):      0.586ns (routing 0.090ns, distribution 0.496ns)
  Clock Net Delay (Destination): 0.667ns (routing 0.097ns, distribution 0.570ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_diff_clk rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.317     0.317 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000     0.317    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.317 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.319     0.636    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.014     0.650 r  sys_clk_ibufds_O_BUFGCE_inst/O
    X4Y12 (CLOCK_ROOT)   net (fo=20, routed)          0.586     1.236    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/sys_clk_in
    SLICE_X115Y721       FDRE                                         r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y721       FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.040     1.276 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[2]/Q
                         net (fo=1, routed)           0.090     1.366    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/rst_input_sync_r[2]
    SLICE_X115Y721       FDRE                                         r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_diff_clk rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.369     0.369 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000     0.369    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.369 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.372     0.741    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.016     0.757 r  sys_clk_ibufds_O_BUFGCE_inst/O
    X4Y12 (CLOCK_ROOT)   net (fo=20, routed)          0.667     1.424    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/sys_clk_in
    SLICE_X115Y721       FDRE                                         r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[3]/C
                         clock pessimism             -0.181     1.242    
    SLICE_X115Y721       FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.035     1.277    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.277    
                         arrival time                           1.366    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/counter_input_rst_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_diff_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/counter_input_rst_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_diff_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             sys_diff_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_diff_clk rise@0.000ns - sys_diff_clk rise@0.000ns)
  Data Path Delay:        0.130ns  (logic 0.074ns (56.923%)  route 0.056ns (43.077%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.437ns
    Source Clock Delay      (SCD):    1.247ns
    Clock Pessimism Removal (CPR):    0.183ns
  Clock Net Delay (Source):      0.597ns (routing 0.090ns, distribution 0.507ns)
  Clock Net Delay (Destination): 0.680ns (routing 0.097ns, distribution 0.583ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_diff_clk rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.317     0.317 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000     0.317    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.317 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.319     0.636    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.014     0.650 r  sys_clk_ibufds_O_BUFGCE_inst/O
    X4Y12 (CLOCK_ROOT)   net (fo=20, routed)          0.597     1.247    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/sys_clk_in
    SLICE_X113Y812       FDRE                                         r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/counter_input_rst_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y812       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.286 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/counter_input_rst_reg[2]/Q
                         net (fo=7, routed)           0.030     1.316    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/counter_input_rst[2]
    SLICE_X113Y812       LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.035     1.351 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/counter_input_rst[2]_i_1/O
                         net (fo=1, routed)           0.026     1.377    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/counter_input_rst[2]_i_1_n_0
    SLICE_X113Y812       FDRE                                         r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/counter_input_rst_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_diff_clk rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.369     0.369 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000     0.369    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.369 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.372     0.741    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.016     0.757 r  sys_clk_ibufds_O_BUFGCE_inst/O
    X4Y12 (CLOCK_ROOT)   net (fo=20, routed)          0.680     1.437    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/sys_clk_in
    SLICE_X113Y812       FDRE                                         r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/counter_input_rst_reg[2]/C
                         clock pessimism             -0.183     1.253    
    SLICE_X113Y812       FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.034     1.287    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/counter_input_rst_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.287    
                         arrival time                           1.377    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/counter_input_rst_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by sys_diff_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/input_rst_mmcm_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_diff_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             sys_diff_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_diff_clk rise@0.000ns - sys_diff_clk rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.074ns (46.250%)  route 0.086ns (53.750%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.428ns
    Source Clock Delay      (SCD):    1.246ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Net Delay (Source):      0.596ns (routing 0.090ns, distribution 0.506ns)
  Clock Net Delay (Destination): 0.671ns (routing 0.097ns, distribution 0.574ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_diff_clk rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.317     0.317 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000     0.317    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.317 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.319     0.636    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.014     0.650 r  sys_clk_ibufds_O_BUFGCE_inst/O
    X4Y12 (CLOCK_ROOT)   net (fo=20, routed)          0.596     1.246    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/sys_clk_in
    SLICE_X113Y812       FDSE                                         r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/counter_input_rst_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y812       FDSE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.285 f  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/counter_input_rst_reg[5]/Q
                         net (fo=4, routed)           0.060     1.345    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/counter_input_rst[5]
    SLICE_X113Y813       LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.035     1.380 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/input_rst_mmcm_i_1/O
                         net (fo=1, routed)           0.026     1.406    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/input_rst_mmcm_i_1_n_0
    SLICE_X113Y813       FDRE                                         r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/input_rst_mmcm_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_diff_clk rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.369     0.369 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000     0.369    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.369 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.372     0.741    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.016     0.757 r  sys_clk_ibufds_O_BUFGCE_inst/O
    X4Y12 (CLOCK_ROOT)   net (fo=20, routed)          0.671     1.428    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/sys_clk_in
    SLICE_X113Y813       FDRE                                         r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/input_rst_mmcm_reg/C
                         clock pessimism             -0.165     1.263    
    SLICE_X113Y813       FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.034     1.297    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/input_rst_mmcm_reg
  -------------------------------------------------------------------
                         required time                         -1.297    
                         arrival time                           1.406    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_diff_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_diff_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             sys_diff_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_diff_clk rise@0.000ns - sys_diff_clk rise@0.000ns)
  Data Path Delay:        0.154ns  (logic 0.040ns (25.974%)  route 0.114ns (74.026%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.424ns
    Source Clock Delay      (SCD):    1.236ns
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Net Delay (Source):      0.586ns (routing 0.090ns, distribution 0.496ns)
  Clock Net Delay (Destination): 0.667ns (routing 0.097ns, distribution 0.570ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_diff_clk rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.317     0.317 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000     0.317    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.317 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.319     0.636    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.014     0.650 r  sys_clk_ibufds_O_BUFGCE_inst/O
    X4Y12 (CLOCK_ROOT)   net (fo=20, routed)          0.586     1.236    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/sys_clk_in
    SLICE_X115Y721       FDRE                                         r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y721       FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.040     1.276 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[1]/Q
                         net (fo=1, routed)           0.114     1.390    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/rst_input_sync_r[1]
    SLICE_X115Y721       FDRE                                         r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_diff_clk rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.369     0.369 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000     0.369    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.369 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.372     0.741    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.016     0.757 r  sys_clk_ibufds_O_BUFGCE_inst/O
    X4Y12 (CLOCK_ROOT)   net (fo=20, routed)          0.667     1.424    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/sys_clk_in
    SLICE_X115Y721       FDRE                                         r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[2]/C
                         clock pessimism             -0.181     1.242    
    SLICE_X115Y721       FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.035     1.277    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.277    
                         arrival time                           1.390    
  -------------------------------------------------------------------
                         slack                                  0.113    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_diff_clk
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { sys_diff_clock_clk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I           n/a            1.290         4.000       2.710      BUFGCE_X1Y292   sys_clk_ibufds_O_BUFGCE_inst/I
Min Period        n/a     MMCME4_ADV/CLKIN1  n/a            1.071         4.000       2.929      MMCM_X1Y13      dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
Min Period        n/a     FDRE/C             n/a            0.550         4.000       3.450      SLICE_X113Y812  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]/C
Min Period        n/a     FDSE/C             n/a            0.550         4.000       3.450      SLICE_X113Y812  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/counter_input_rst_reg[1]/C
Min Period        n/a     FDRE/C             n/a            0.550         4.000       3.450      SLICE_X113Y812  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/counter_input_rst_reg[2]/C
Min Period        n/a     FDRE/C             n/a            0.550         4.000       3.450      SLICE_X113Y812  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/counter_input_rst_reg[3]/C
Min Period        n/a     FDSE/C             n/a            0.550         4.000       3.450      SLICE_X113Y812  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/counter_input_rst_reg[4]/C
Min Period        n/a     FDSE/C             n/a            0.550         4.000       3.450      SLICE_X113Y812  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/counter_input_rst_reg[5]/C
Min Period        n/a     FDRE/C             n/a            0.550         4.000       3.450      SLICE_X113Y812  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/counter_input_rst_reg[6]/C
Min Period        n/a     FDRE/C             n/a            0.550         4.000       3.450      SLICE_X112Y802  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/input_rst_design_reg/C
Low Pulse Width   Fast    MMCME4_ADV/CLKIN1  n/a            0.450         2.000       1.550      MMCM_X1Y13      dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME4_ADV/CLKIN1  n/a            0.450         2.000       1.550      MMCM_X1Y13      dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
Low Pulse Width   Fast    FDRE/C             n/a            0.275         2.000       1.725      SLICE_X113Y812  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.275         2.000       1.725      SLICE_X113Y812  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/counter_input_rst_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.275         2.000       1.725      SLICE_X113Y812  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/counter_input_rst_reg[2]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.275         2.000       1.725      SLICE_X113Y812  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/counter_input_rst_reg[3]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.275         2.000       1.725      SLICE_X113Y812  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/counter_input_rst_reg[4]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.275         2.000       1.725      SLICE_X113Y812  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/counter_input_rst_reg[5]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.275         2.000       1.725      SLICE_X113Y812  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/counter_input_rst_reg[6]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.275         2.000       1.725      SLICE_X112Y802  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/input_rst_design_reg/C
High Pulse Width  Slow    MMCME4_ADV/CLKIN1  n/a            0.450         2.000       1.550      MMCM_X1Y13      dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME4_ADV/CLKIN1  n/a            0.450         2.000       1.550      MMCM_X1Y13      dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
High Pulse Width  Slow    FDRE/C             n/a            0.275         2.000       1.725      SLICE_X113Y812  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]/C
High Pulse Width  Slow    FDSE/C             n/a            0.275         2.000       1.725      SLICE_X113Y812  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/counter_input_rst_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.275         2.000       1.725      SLICE_X113Y812  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/counter_input_rst_reg[2]/C
High Pulse Width  Slow    FDRE/C             n/a            0.275         2.000       1.725      SLICE_X113Y812  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/counter_input_rst_reg[3]/C
High Pulse Width  Slow    FDSE/C             n/a            0.275         2.000       1.725      SLICE_X113Y812  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/counter_input_rst_reg[4]/C
High Pulse Width  Slow    FDSE/C             n/a            0.275         2.000       1.725      SLICE_X113Y812  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/counter_input_rst_reg[5]/C
High Pulse Width  Slow    FDRE/C             n/a            0.275         2.000       1.725      SLICE_X113Y812  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/counter_input_rst_reg[6]/C
High Pulse Width  Slow    FDRE/C             n/a            0.275         2.000       1.725      SLICE_X112Y802  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/input_rst_design_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkout0
  To Clock:  mmcm_clkout0

Setup :            0  Failing Endpoints,  Worst Slack        0.743ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.033ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.738ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.743ns  (required time - arrival time)
  Source:                 dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/mc_clb2phy_fifo_rden_nxt_reg[103]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_clb2phy_fifo_rden_reg[62]/D
                            (rising edge-triggered cell FDSE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (mmcm_clkout0 rise@5.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        4.022ns  (logic 0.079ns (1.964%)  route 3.943ns (98.036%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.157ns = ( 8.157 - 5.000 ) 
    Source Clock Delay      (SCD):    3.773ns
    Clock Pessimism Removal (CPR):    0.411ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.330ns (routing 0.160ns, distribution 1.170ns)
  Clock Net Delay (Destination): 1.114ns (routing 0.148ns, distribution 0.966ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.471     0.471 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000     0.471    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.471 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.580     1.051    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.075 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.824     1.899    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.293     2.192 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227     2.419    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y326        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.443 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y13 (CLOCK_ROOT)   net (fo=22006, routed)       1.330     3.773    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/input_rst_mmcm_reg
    SLICE_X130Y749       FDRE                                         r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/mc_clb2phy_fifo_rden_nxt_reg[103]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y749       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     3.852 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/mc_clb2phy_fifo_rden_nxt_reg[103]/Q
                         net (fo=81, routed)          3.943     7.795    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mc_clb2phy_fifo_rden_nxt[103]
    SLICE_X112Y897       FDSE                                         r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_clb2phy_fifo_rden_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      5.000     5.000 r  
    E12                                               0.000     5.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.392     5.392 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000     5.392    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.392 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.497     5.889    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.021     5.910 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.729     6.639    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.190     6.829 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.193     7.022    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y326        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.021     7.043 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y13 (CLOCK_ROOT)   net (fo=22006, routed)       1.114     8.157    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/input_rst_mmcm_reg
    SLICE_X112Y897       FDSE                                         r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_clb2phy_fifo_rden_reg[62]/C
                         clock pessimism              0.411     8.569    
                         clock uncertainty           -0.065     8.504    
    SLICE_X112Y897       FDSE (Setup_AFF_SLICEL_C_D)
                                                      0.034     8.538    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_clb2phy_fifo_rden_reg[62]
  -------------------------------------------------------------------
                         required time                          8.538    
                         arrival time                          -7.795    
  -------------------------------------------------------------------
                         slack                                  0.743    

Slack (MET) :             0.767ns  (required time - arrival time)
  Source:                 dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/USE_REGISTER.S_AXI_RVALID_q_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource/mem_0_data_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (mmcm_clkout0 rise@5.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        4.032ns  (logic 0.233ns (5.779%)  route 3.799ns (94.221%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.237ns = ( 8.237 - 5.000 ) 
    Source Clock Delay      (SCD):    3.748ns
    Clock Pessimism Removal (CPR):    0.411ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.305ns (routing 0.160ns, distribution 1.145ns)
  Clock Net Delay (Destination): 1.194ns (routing 0.148ns, distribution 1.046ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.471     0.471 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000     0.471    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.471 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.580     1.051    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.075 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.824     1.899    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.293     2.192 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227     2.419    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y326        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.443 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y13 (CLOCK_ROOT)   net (fo=22006, routed)       1.305     3.748    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/input_rst_mmcm_reg
    SLICE_X137Y780       FDRE                                         r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/USE_REGISTER.S_AXI_RVALID_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y780       FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     3.826 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/USE_REGISTER.S_AXI_RVALID_q_reg/Q
                         net (fo=10, routed)          1.387     5.213    dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSink_1/AsyncValidSync_2/sink_valid/sync_0/reg_0/c0_ddr4_s_axi_rvalid
    SLICE_X111Y748       LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.051     5.264 r  dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSink_1/AsyncValidSync_2/sink_valid/sync_0/reg_0/mem_0_id[3]_i_2/O
                         net (fo=10, routed)          0.543     5.807    dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource/widx_gray/reg_2/_GEN_64
    SLICE_X111Y790       LUT5 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.104     5.911 r  dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource/widx_gray/reg_2/mem_0_id[3]_i_1/O
                         net (fo=70, routed)          1.869     7.780    dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource/mem_0_id
    SLICE_X124Y862       FDRE                                         r  dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource/mem_0_data_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      5.000     5.000 r  
    E12                                               0.000     5.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.392     5.392 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000     5.392    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.392 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.497     5.889    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.021     5.910 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.729     6.639    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.190     6.829 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.193     7.022    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y326        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.021     7.043 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y13 (CLOCK_ROOT)   net (fo=22006, routed)       1.194     8.237    dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource/c0_ddr4_ui_clk
    SLICE_X124Y862       FDRE                                         r  dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource/mem_0_data_reg[23]/C
                         clock pessimism              0.411     8.649    
                         clock uncertainty           -0.065     8.584    
    SLICE_X124Y862       FDRE (Setup_DFF2_SLICEL_C_CE)
                                                     -0.037     8.547    dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource/mem_0_data_reg[23]
  -------------------------------------------------------------------
                         required time                          8.547    
                         arrival time                          -7.780    
  -------------------------------------------------------------------
                         slack                                  0.767    

Slack (MET) :             0.820ns  (required time - arrival time)
  Source:                 dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/mc_clb2phy_fifo_rden_nxt_reg[103]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_clb2phy_fifo_rden_reg[63]/D
                            (rising edge-triggered cell FDSE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (mmcm_clkout0 rise@5.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        3.946ns  (logic 0.079ns (2.002%)  route 3.867ns (97.998%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.157ns = ( 8.157 - 5.000 ) 
    Source Clock Delay      (SCD):    3.773ns
    Clock Pessimism Removal (CPR):    0.411ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.330ns (routing 0.160ns, distribution 1.170ns)
  Clock Net Delay (Destination): 1.114ns (routing 0.148ns, distribution 0.966ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.471     0.471 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000     0.471    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.471 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.580     1.051    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.075 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.824     1.899    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.293     2.192 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227     2.419    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y326        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.443 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y13 (CLOCK_ROOT)   net (fo=22006, routed)       1.330     3.773    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/input_rst_mmcm_reg
    SLICE_X130Y749       FDRE                                         r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/mc_clb2phy_fifo_rden_nxt_reg[103]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y749       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     3.852 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/mc_clb2phy_fifo_rden_nxt_reg[103]/Q
                         net (fo=81, routed)          3.867     7.719    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mc_clb2phy_fifo_rden_nxt[103]
    SLICE_X112Y897       FDSE                                         r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_clb2phy_fifo_rden_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      5.000     5.000 r  
    E12                                               0.000     5.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.392     5.392 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000     5.392    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.392 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.497     5.889    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.021     5.910 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.729     6.639    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.190     6.829 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.193     7.022    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y326        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.021     7.043 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y13 (CLOCK_ROOT)   net (fo=22006, routed)       1.114     8.157    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/input_rst_mmcm_reg
    SLICE_X112Y897       FDSE                                         r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_clb2phy_fifo_rden_reg[63]/C
                         clock pessimism              0.411     8.569    
                         clock uncertainty           -0.065     8.504    
    SLICE_X112Y897       FDSE (Setup_AFF2_SLICEL_C_D)
                                                      0.035     8.539    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_clb2phy_fifo_rden_reg[63]
  -------------------------------------------------------------------
                         required time                          8.539    
                         arrival time                          -7.719    
  -------------------------------------------------------------------
                         slack                                  0.820    

Slack (MET) :             0.824ns  (required time - arrival time)
  Source:                 dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/mc_clb2phy_fifo_rden_nxt_reg[103]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_clb2phy_fifo_rden_reg[52]/D
                            (rising edge-triggered cell FDSE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (mmcm_clkout0 rise@5.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        3.936ns  (logic 0.079ns (2.007%)  route 3.857ns (97.993%))
  Logic Levels:           0  
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.152ns = ( 8.152 - 5.000 ) 
    Source Clock Delay      (SCD):    3.773ns
    Clock Pessimism Removal (CPR):    0.411ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.330ns (routing 0.160ns, distribution 1.170ns)
  Clock Net Delay (Destination): 1.109ns (routing 0.148ns, distribution 0.961ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.471     0.471 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000     0.471    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.471 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.580     1.051    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.075 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.824     1.899    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.293     2.192 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227     2.419    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y326        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.443 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y13 (CLOCK_ROOT)   net (fo=22006, routed)       1.330     3.773    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/input_rst_mmcm_reg
    SLICE_X130Y749       FDRE                                         r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/mc_clb2phy_fifo_rden_nxt_reg[103]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y749       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     3.852 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/mc_clb2phy_fifo_rden_nxt_reg[103]/Q
                         net (fo=81, routed)          3.857     7.709    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mc_clb2phy_fifo_rden_nxt[103]
    SLICE_X112Y885       FDSE                                         r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_clb2phy_fifo_rden_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      5.000     5.000 r  
    E12                                               0.000     5.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.392     5.392 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000     5.392    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.392 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.497     5.889    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.021     5.910 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.729     6.639    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.190     6.829 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.193     7.022    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y326        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.021     7.043 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y13 (CLOCK_ROOT)   net (fo=22006, routed)       1.109     8.152    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/input_rst_mmcm_reg
    SLICE_X112Y885       FDSE                                         r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_clb2phy_fifo_rden_reg[52]/C
                         clock pessimism              0.411     8.564    
                         clock uncertainty           -0.065     8.499    
    SLICE_X112Y885       FDSE (Setup_AFF_SLICEL_C_D)
                                                      0.034     8.533    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_clb2phy_fifo_rden_reg[52]
  -------------------------------------------------------------------
                         required time                          8.533    
                         arrival time                          -7.709    
  -------------------------------------------------------------------
                         slack                                  0.824    

Slack (MET) :             0.838ns  (required time - arrival time)
  Source:                 dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/USE_REGISTER.S_AXI_RVALID_q_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource/mem_4_data_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (mmcm_clkout0 rise@5.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        3.959ns  (logic 0.227ns (5.734%)  route 3.732ns (94.266%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.236ns = ( 8.236 - 5.000 ) 
    Source Clock Delay      (SCD):    3.748ns
    Clock Pessimism Removal (CPR):    0.411ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.305ns (routing 0.160ns, distribution 1.145ns)
  Clock Net Delay (Destination): 1.193ns (routing 0.148ns, distribution 1.045ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.471     0.471 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000     0.471    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.471 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.580     1.051    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.075 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.824     1.899    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.293     2.192 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227     2.419    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y326        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.443 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y13 (CLOCK_ROOT)   net (fo=22006, routed)       1.305     3.748    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/input_rst_mmcm_reg
    SLICE_X137Y780       FDRE                                         r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/USE_REGISTER.S_AXI_RVALID_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y780       FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     3.826 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/USE_REGISTER.S_AXI_RVALID_q_reg/Q
                         net (fo=10, routed)          1.387     5.213    dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSink_1/AsyncValidSync_2/sink_valid/sync_0/reg_0/c0_ddr4_s_axi_rvalid
    SLICE_X111Y748       LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.051     5.264 r  dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSink_1/AsyncValidSync_2/sink_valid/sync_0/reg_0/mem_0_id[3]_i_2/O
                         net (fo=10, routed)          0.493     5.757    dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource/widx_gray/reg_1/_GEN_64
    SLICE_X111Y790       LUT5 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.098     5.855 r  dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource/widx_gray/reg_1/mem_4_id[3]_i_1/O
                         net (fo=70, routed)          1.852     7.707    dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource/mem_4_id
    SLICE_X124Y862       FDRE                                         r  dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource/mem_4_data_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      5.000     5.000 r  
    E12                                               0.000     5.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.392     5.392 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000     5.392    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.392 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.497     5.889    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.021     5.910 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.729     6.639    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.190     6.829 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.193     7.022    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y326        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.021     7.043 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y13 (CLOCK_ROOT)   net (fo=22006, routed)       1.193     8.236    dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource/c0_ddr4_ui_clk
    SLICE_X124Y862       FDRE                                         r  dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource/mem_4_data_reg[23]/C
                         clock pessimism              0.411     8.648    
                         clock uncertainty           -0.065     8.583    
    SLICE_X124Y862       FDRE (Setup_HFF2_SLICEL_C_CE)
                                                     -0.038     8.545    dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource/mem_4_data_reg[23]
  -------------------------------------------------------------------
                         required time                          8.545    
                         arrival time                          -7.707    
  -------------------------------------------------------------------
                         slack                                  0.838    

Slack (MET) :             0.839ns  (required time - arrival time)
  Source:                 dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/mc_clb2phy_fifo_rden_nxt_reg[103]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_clb2phy_fifo_rden_reg[61]/D
                            (rising edge-triggered cell FDSE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (mmcm_clkout0 rise@5.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        3.925ns  (logic 0.079ns (2.013%)  route 3.846ns (97.987%))
  Logic Levels:           0  
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.156ns = ( 8.156 - 5.000 ) 
    Source Clock Delay      (SCD):    3.773ns
    Clock Pessimism Removal (CPR):    0.411ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.330ns (routing 0.160ns, distribution 1.170ns)
  Clock Net Delay (Destination): 1.113ns (routing 0.148ns, distribution 0.965ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.471     0.471 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000     0.471    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.471 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.580     1.051    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.075 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.824     1.899    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.293     2.192 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227     2.419    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y326        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.443 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y13 (CLOCK_ROOT)   net (fo=22006, routed)       1.330     3.773    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/input_rst_mmcm_reg
    SLICE_X130Y749       FDRE                                         r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/mc_clb2phy_fifo_rden_nxt_reg[103]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y749       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     3.852 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/mc_clb2phy_fifo_rden_nxt_reg[103]/Q
                         net (fo=81, routed)          3.846     7.698    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mc_clb2phy_fifo_rden_nxt[103]
    SLICE_X112Y896       FDSE                                         r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_clb2phy_fifo_rden_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      5.000     5.000 r  
    E12                                               0.000     5.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.392     5.392 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000     5.392    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.392 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.497     5.889    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.021     5.910 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.729     6.639    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.190     6.829 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.193     7.022    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y326        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.021     7.043 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y13 (CLOCK_ROOT)   net (fo=22006, routed)       1.113     8.156    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/input_rst_mmcm_reg
    SLICE_X112Y896       FDSE                                         r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_clb2phy_fifo_rden_reg[61]/C
                         clock pessimism              0.411     8.568    
                         clock uncertainty           -0.065     8.503    
    SLICE_X112Y896       FDSE (Setup_EFF_SLICEL_C_D)
                                                      0.034     8.537    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_clb2phy_fifo_rden_reg[61]
  -------------------------------------------------------------------
                         required time                          8.537    
                         arrival time                          -7.698    
  -------------------------------------------------------------------
                         slack                                  0.839    

Slack (MET) :             0.843ns  (required time - arrival time)
  Source:                 dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/mc_clb2phy_fifo_rden_nxt_reg[103]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_clb2phy_fifo_rden_reg[49]/D
                            (rising edge-triggered cell FDSE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (mmcm_clkout0 rise@5.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        3.915ns  (logic 0.079ns (2.018%)  route 3.836ns (97.982%))
  Logic Levels:           0  
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.150ns = ( 8.150 - 5.000 ) 
    Source Clock Delay      (SCD):    3.773ns
    Clock Pessimism Removal (CPR):    0.411ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.330ns (routing 0.160ns, distribution 1.170ns)
  Clock Net Delay (Destination): 1.107ns (routing 0.148ns, distribution 0.959ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.471     0.471 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000     0.471    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.471 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.580     1.051    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.075 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.824     1.899    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.293     2.192 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227     2.419    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y326        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.443 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y13 (CLOCK_ROOT)   net (fo=22006, routed)       1.330     3.773    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/input_rst_mmcm_reg
    SLICE_X130Y749       FDRE                                         r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/mc_clb2phy_fifo_rden_nxt_reg[103]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y749       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     3.852 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/mc_clb2phy_fifo_rden_nxt_reg[103]/Q
                         net (fo=81, routed)          3.836     7.688    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mc_clb2phy_fifo_rden_nxt[103]
    SLICE_X112Y882       FDSE                                         r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_clb2phy_fifo_rden_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      5.000     5.000 r  
    E12                                               0.000     5.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.392     5.392 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000     5.392    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.392 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.497     5.889    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.021     5.910 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.729     6.639    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.190     6.829 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.193     7.022    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y326        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.021     7.043 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y13 (CLOCK_ROOT)   net (fo=22006, routed)       1.107     8.150    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/input_rst_mmcm_reg
    SLICE_X112Y882       FDSE                                         r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_clb2phy_fifo_rden_reg[49]/C
                         clock pessimism              0.411     8.562    
                         clock uncertainty           -0.065     8.497    
    SLICE_X112Y882       FDSE (Setup_AFF_SLICEL_C_D)
                                                      0.034     8.531    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_clb2phy_fifo_rden_reg[49]
  -------------------------------------------------------------------
                         required time                          8.531    
                         arrival time                          -7.688    
  -------------------------------------------------------------------
                         slack                                  0.843    

Slack (MET) :             0.856ns  (required time - arrival time)
  Source:                 dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/calDone_reg_rep__11/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[45].RAM32M0/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (mmcm_clkout0 rise@5.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        3.826ns  (logic 0.320ns (8.364%)  route 3.506ns (91.636%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.226ns = ( 8.226 - 5.000 ) 
    Source Clock Delay      (SCD):    3.711ns
    Clock Pessimism Removal (CPR):    0.411ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.268ns (routing 0.160ns, distribution 1.108ns)
  Clock Net Delay (Destination): 1.183ns (routing 0.148ns, distribution 1.035ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.471     0.471 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000     0.471    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.471 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.580     1.051    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.075 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.824     1.899    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.293     2.192 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227     2.419    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y326        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.443 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y13 (CLOCK_ROOT)   net (fo=22006, routed)       1.268     3.711    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/input_rst_mmcm_reg
    SLICE_X112Y765       FDRE                                         r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/calDone_reg_rep__11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y765       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     3.792 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/calDone_reg_rep__11/Q
                         net (fo=49, routed)          0.703     4.495    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/calDone_reg_rep__11
    SLICE_X119Y744       LUT4 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.145     4.640 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.status_ram_0.rd_buf_we_r1_i_1/O
                         net (fo=181, routed)         2.424     7.064    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.status_ram_0.rd_buf_we_r1_reg_0
    SLICE_X122Y870       LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.094     7.158 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/rd_buf_we_inferred_i_41/O
                         net (fo=8, routed)           0.379     7.537    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[45].RAM32M0/WE
    SLICE_X123Y870       RAMD32                                       r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[45].RAM32M0/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      5.000     5.000 r  
    E12                                               0.000     5.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.392     5.392 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000     5.392    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.392 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.497     5.889    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.021     5.910 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.729     6.639    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.190     6.829 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.193     7.022    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y326        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.021     7.043 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y13 (CLOCK_ROOT)   net (fo=22006, routed)       1.183     8.226    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[45].RAM32M0/WCLK
    SLICE_X123Y870       RAMD32                                       r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[45].RAM32M0/RAMA/CLK
                         clock pessimism              0.411     8.638    
                         clock uncertainty           -0.065     8.573    
    SLICE_X123Y870       RAMD32 (Setup_E5LUT_SLICEM_CLK_WE)
                                                     -0.180     8.393    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[45].RAM32M0/RAMA
  -------------------------------------------------------------------
                         required time                          8.393    
                         arrival time                          -7.537    
  -------------------------------------------------------------------
                         slack                                  0.856    

Slack (MET) :             0.856ns  (required time - arrival time)
  Source:                 dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/calDone_reg_rep__11/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[45].RAM32M0/RAMA_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (mmcm_clkout0 rise@5.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        3.826ns  (logic 0.320ns (8.364%)  route 3.506ns (91.636%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.226ns = ( 8.226 - 5.000 ) 
    Source Clock Delay      (SCD):    3.711ns
    Clock Pessimism Removal (CPR):    0.411ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.268ns (routing 0.160ns, distribution 1.108ns)
  Clock Net Delay (Destination): 1.183ns (routing 0.148ns, distribution 1.035ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.471     0.471 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000     0.471    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.471 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.580     1.051    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.075 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.824     1.899    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.293     2.192 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227     2.419    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y326        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.443 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y13 (CLOCK_ROOT)   net (fo=22006, routed)       1.268     3.711    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/input_rst_mmcm_reg
    SLICE_X112Y765       FDRE                                         r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/calDone_reg_rep__11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y765       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     3.792 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/calDone_reg_rep__11/Q
                         net (fo=49, routed)          0.703     4.495    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/calDone_reg_rep__11
    SLICE_X119Y744       LUT4 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.145     4.640 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.status_ram_0.rd_buf_we_r1_i_1/O
                         net (fo=181, routed)         2.424     7.064    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.status_ram_0.rd_buf_we_r1_reg_0
    SLICE_X122Y870       LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.094     7.158 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/rd_buf_we_inferred_i_41/O
                         net (fo=8, routed)           0.379     7.537    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[45].RAM32M0/WE
    SLICE_X123Y870       RAMD32                                       r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[45].RAM32M0/RAMA_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      5.000     5.000 r  
    E12                                               0.000     5.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.392     5.392 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000     5.392    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.392 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.497     5.889    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.021     5.910 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.729     6.639    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.190     6.829 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.193     7.022    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y326        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.021     7.043 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y13 (CLOCK_ROOT)   net (fo=22006, routed)       1.183     8.226    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[45].RAM32M0/WCLK
    SLICE_X123Y870       RAMD32                                       r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[45].RAM32M0/RAMA_D1/CLK
                         clock pessimism              0.411     8.638    
                         clock uncertainty           -0.065     8.573    
    SLICE_X123Y870       RAMD32 (Setup_E6LUT_SLICEM_CLK_WE)
                                                     -0.180     8.393    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[45].RAM32M0/RAMA_D1
  -------------------------------------------------------------------
                         required time                          8.393    
                         arrival time                          -7.537    
  -------------------------------------------------------------------
                         slack                                  0.856    

Slack (MET) :             0.856ns  (required time - arrival time)
  Source:                 dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/calDone_reg_rep__11/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[45].RAM32M0/RAMB/WE
                            (rising edge-triggered cell RAMD32 clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (mmcm_clkout0 rise@5.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        3.826ns  (logic 0.320ns (8.364%)  route 3.506ns (91.636%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.226ns = ( 8.226 - 5.000 ) 
    Source Clock Delay      (SCD):    3.711ns
    Clock Pessimism Removal (CPR):    0.411ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.268ns (routing 0.160ns, distribution 1.108ns)
  Clock Net Delay (Destination): 1.183ns (routing 0.148ns, distribution 1.035ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.471     0.471 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000     0.471    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.471 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.580     1.051    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.075 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.824     1.899    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.293     2.192 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227     2.419    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y326        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.443 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y13 (CLOCK_ROOT)   net (fo=22006, routed)       1.268     3.711    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/input_rst_mmcm_reg
    SLICE_X112Y765       FDRE                                         r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/calDone_reg_rep__11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y765       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     3.792 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/calDone_reg_rep__11/Q
                         net (fo=49, routed)          0.703     4.495    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/calDone_reg_rep__11
    SLICE_X119Y744       LUT4 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.145     4.640 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.status_ram_0.rd_buf_we_r1_i_1/O
                         net (fo=181, routed)         2.424     7.064    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.status_ram_0.rd_buf_we_r1_reg_0
    SLICE_X122Y870       LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.094     7.158 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/rd_buf_we_inferred_i_41/O
                         net (fo=8, routed)           0.379     7.537    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[45].RAM32M0/WE
    SLICE_X123Y870       RAMD32                                       r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[45].RAM32M0/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      5.000     5.000 r  
    E12                                               0.000     5.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.392     5.392 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000     5.392    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.392 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.497     5.889    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.021     5.910 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.729     6.639    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.190     6.829 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.193     7.022    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y326        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.021     7.043 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y13 (CLOCK_ROOT)   net (fo=22006, routed)       1.183     8.226    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[45].RAM32M0/WCLK
    SLICE_X123Y870       RAMD32                                       r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[45].RAM32M0/RAMB/CLK
                         clock pessimism              0.411     8.638    
                         clock uncertainty           -0.065     8.573    
    SLICE_X123Y870       RAMD32 (Setup_F5LUT_SLICEM_CLK_WE)
                                                     -0.180     8.393    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[45].RAM32M0/RAMB
  -------------------------------------------------------------------
                         required time                          8.393    
                         arrival time                          -7.537    
  -------------------------------------------------------------------
                         slack                                  0.856    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_DQOut_reg[428]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_DQOut_reg[428]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             mmcm_clkout0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mmcm_clkout0 rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.093ns (47.449%)  route 0.103ns (52.551%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.113ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.724ns
    Source Clock Delay      (SCD):    3.199ns
    Clock Pessimism Removal (CPR):    0.411ns
  Clock Net Delay (Source):      1.156ns (routing 0.148ns, distribution 1.008ns)
  Clock Net Delay (Destination): 1.281ns (routing 0.160ns, distribution 1.121ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.392     0.392 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000     0.392    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.392 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.497     0.889    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.021     0.910 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.729     1.639    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.190     1.829 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.193     2.022    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y326        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.021     2.043 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y13 (CLOCK_ROOT)   net (fo=22006, routed)       1.156     3.199    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/input_rst_mmcm_reg
    SLICE_X117Y781       FDRE                                         r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_DQOut_reg[428]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y781       FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.058     3.257 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_DQOut_reg[428]/Q
                         net (fo=1, routed)           0.074     3.331    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_DQOut[428]
    SLICE_X117Y779       LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.035     3.366 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cal_DQOut[428]_i_1/O
                         net (fo=1, routed)           0.029     3.395    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_DQOut_nxt[428]
    SLICE_X117Y779       FDRE                                         r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_DQOut_reg[428]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.471     0.471 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000     0.471    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.471 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.580     1.051    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.075 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.824     1.899    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.293     2.192 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227     2.419    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y326        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.443 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y13 (CLOCK_ROOT)   net (fo=22006, routed)       1.281     3.724    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/input_rst_mmcm_reg
    SLICE_X117Y779       FDRE                                         r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_DQOut_reg[428]/C
                         clock pessimism             -0.411     3.312    
    SLICE_X117Y779       FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.050     3.362    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_DQOut_reg[428]
  -------------------------------------------------------------------
                         required time                         -3.362    
                         arrival time                           3.395    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/cmd_row_cas_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/pageInfo_reg[0][0][3][16]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             mmcm_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout0 rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.137ns  (logic 0.061ns (44.526%)  route 0.076ns (55.474%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.455ns
    Source Clock Delay      (SCD):    2.124ns
    Clock Pessimism Removal (CPR):    0.261ns
  Clock Net Delay (Source):      0.751ns (routing 0.090ns, distribution 0.661ns)
  Clock Net Delay (Destination): 0.858ns (routing 0.097ns, distribution 0.761ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.317     0.317 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000     0.317    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.317 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.319     0.636    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.014     0.650 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.456     1.106    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.130     1.236 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.123     1.359    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y326        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.014     1.373 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y13 (CLOCK_ROOT)   net (fo=22006, routed)       0.751     2.124    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/input_rst_mmcm_reg
    SLICE_X124Y731       FDRE                                         r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/cmd_row_cas_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y731       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     2.163 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/cmd_row_cas_reg[14]/Q
                         net (fo=4, routed)           0.060     2.223    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/data0[16]
    SLICE_X126Y731       LUT4 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.022     2.245 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/pageInfo[0][0][3][16]_i_2/O
                         net (fo=1, routed)           0.016     2.261    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/pageInfo[0][0][3][16]_i_2_n_0
    SLICE_X126Y731       FDRE                                         r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/pageInfo_reg[0][0][3][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.369     0.369 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000     0.369    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.369 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.372     0.741    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.016     0.757 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.510     1.267    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.170     1.437 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.144     1.581    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y326        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.016     1.597 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y13 (CLOCK_ROOT)   net (fo=22006, routed)       0.858     2.455    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/input_rst_mmcm_reg
    SLICE_X126Y731       FDRE                                         r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/pageInfo_reg[0][0][3][16]/C
                         clock pessimism             -0.261     2.194    
    SLICE_X126Y731       FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.034     2.228    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/pageInfo_reg[0][0][3][16]
  -------------------------------------------------------------------
                         required time                         -2.228    
                         arrival time                           2.261    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/txn_fifo_output_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/cas_pend_fifo_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             mmcm_clkout0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mmcm_clkout0 rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.058ns (29.293%)  route 0.140ns (70.707%))
  Logic Levels:           0  
  Clock Path Skew:        0.112ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.818ns
    Source Clock Delay      (SCD):    3.245ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Net Delay (Source):      1.202ns (routing 0.148ns, distribution 1.054ns)
  Clock Net Delay (Destination): 1.375ns (routing 0.160ns, distribution 1.215ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.392     0.392 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000     0.392    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.392 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.497     0.889    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.021     0.910 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.729     1.639    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.190     1.829 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.193     2.022    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y326        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.021     2.043 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y13 (CLOCK_ROOT)   net (fo=22006, routed)       1.202     3.245    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/input_rst_mmcm_reg
    SLICE_X125Y738       FDRE                                         r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/txn_fifo_output_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y738       FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.058     3.303 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/txn_fifo_output_reg[2]/Q
                         net (fo=7, routed)           0.140     3.443    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/Q[2]
    SLICE_X127Y735       FDRE                                         r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/cas_pend_fifo_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.471     0.471 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000     0.471    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.471 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.580     1.051    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.075 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.824     1.899    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.293     2.192 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227     2.419    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y326        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.443 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y13 (CLOCK_ROOT)   net (fo=22006, routed)       1.375     3.818    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/input_rst_mmcm_reg
    SLICE_X127Y735       FDRE                                         r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/cas_pend_fifo_reg[0][2]/C
                         clock pessimism             -0.460     3.357    
    SLICE_X127Y735       FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.052     3.409    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/cas_pend_fifo_reg[0][2]
  -------------------------------------------------------------------
                         required time                         -3.409    
                         arrival time                           3.443    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[383]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[380]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             mmcm_clkout0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mmcm_clkout0 rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.058ns (26.244%)  route 0.163ns (73.756%))
  Logic Levels:           0  
  Clock Path Skew:        0.136ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.747ns
    Source Clock Delay      (SCD):    3.151ns
    Clock Pessimism Removal (CPR):    0.459ns
  Clock Net Delay (Source):      1.108ns (routing 0.148ns, distribution 0.960ns)
  Clock Net Delay (Destination): 1.304ns (routing 0.160ns, distribution 1.144ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.392     0.392 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000     0.392    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.392 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.497     0.889    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.021     0.910 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.729     1.639    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.190     1.829 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.193     2.022    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y326        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.021     2.043 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y13 (CLOCK_ROOT)   net (fo=22006, routed)       1.108     3.151    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/input_rst_mmcm_reg
    SLICE_X121Y831       FDRE                                         r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[383]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y831       FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.058     3.209 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[383]/Q
                         net (fo=2, routed)           0.163     3.372    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/Q[382]
    SLICE_X120Y832       FDRE                                         r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[380]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.471     0.471 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000     0.471    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.471 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.580     1.051    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.075 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.824     1.899    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.293     2.192 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227     2.419    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y326        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.443 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y13 (CLOCK_ROOT)   net (fo=22006, routed)       1.304     3.747    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/input_rst_mmcm_reg
    SLICE_X120Y832       FDRE                                         r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[380]/C
                         clock pessimism             -0.459     3.288    
    SLICE_X120Y832       FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.050     3.338    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[380]
  -------------------------------------------------------------------
                         required time                         -3.338    
                         arrival time                           3.372    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSink/widx_gray/sync_1/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSink/widx_gray/sync_0/reg_0/q_reg/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             mmcm_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout0 rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.078ns  (logic 0.039ns (50.000%)  route 0.039ns (50.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.398ns
    Source Clock Delay      (SCD):    2.084ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Net Delay (Source):      0.711ns (routing 0.090ns, distribution 0.621ns)
  Clock Net Delay (Destination): 0.801ns (routing 0.097ns, distribution 0.704ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.317     0.317 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000     0.317    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.317 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.319     0.636    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.014     0.650 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.456     1.106    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.130     1.236 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.123     1.359    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y326        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.014     1.373 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y13 (CLOCK_ROOT)   net (fo=22006, routed)       0.711     2.084    dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSink/widx_gray/sync_1/reg_0/c0_ddr4_ui_clk
    SLICE_X118Y760       FDCE                                         r  dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSink/widx_gray/sync_1/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y760       FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     2.123 r  dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSink/widx_gray/sync_1/reg_0/q_reg/Q
                         net (fo=1, routed)           0.039     2.162    dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSink/widx_gray/sync_0/reg_0/q_reg_0
    SLICE_X118Y760       FDCE                                         r  dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSink/widx_gray/sync_0/reg_0/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.369     0.369 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000     0.369    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.369 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.372     0.741    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.016     0.757 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.510     1.267    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.170     1.437 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.144     1.581    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y326        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.016     1.597 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y13 (CLOCK_ROOT)   net (fo=22006, routed)       0.801     2.398    dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSink/widx_gray/sync_0/reg_0/c0_ddr4_ui_clk
    SLICE_X118Y760       FDCE                                         r  dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSink/widx_gray/sync_0/reg_0/q_reg/C
                         clock pessimism             -0.307     2.090    
    SLICE_X118Y760       FDCE (Hold_EFF2_SLICEL_C_D)
                                                      0.035     2.125    dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSink/widx_gray/sync_0/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                         -2.125    
                         arrival time                           2.162    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/xsdb_wr_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/DDR_XSDB_BRAM/mem_inst/gen_mem[0].inst/mem_reg_bram_0/DINADIN[0]
                            (rising edge-triggered cell RAMB36E2 clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             mmcm_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout0 rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.136ns  (logic 0.039ns (28.676%)  route 0.097ns (71.324%))
  Logic Levels:           0  
  Clock Path Skew:        0.129ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.492ns
    Source Clock Delay      (SCD):    2.102ns
    Clock Pessimism Removal (CPR):    0.261ns
  Clock Net Delay (Source):      0.729ns (routing 0.090ns, distribution 0.639ns)
  Clock Net Delay (Destination): 0.895ns (routing 0.097ns, distribution 0.798ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.317     0.317 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000     0.317    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.317 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.319     0.636    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.014     0.650 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.456     1.106    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.130     1.236 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.123     1.359    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y326        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.014     1.373 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y13 (CLOCK_ROOT)   net (fo=22006, routed)       0.729     2.102    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/input_rst_mmcm_reg
    SLICE_X139Y830       FDRE                                         r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/xsdb_wr_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y830       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     2.141 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/xsdb_wr_data_reg[0]/Q
                         net (fo=1, routed)           0.097     2.238    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/DDR_XSDB_BRAM/mem_inst/gen_mem[0].inst/dina[0]
    RAMB36_X9Y166        RAMB36E2                                     r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/DDR_XSDB_BRAM/mem_inst/gen_mem[0].inst/mem_reg_bram_0/DINADIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.369     0.369 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000     0.369    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.369 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.372     0.741    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.016     0.757 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.510     1.267    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.170     1.437 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.144     1.581    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y326        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.016     1.597 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y13 (CLOCK_ROOT)   net (fo=22006, routed)       0.895     2.492    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/DDR_XSDB_BRAM/mem_inst/gen_mem[0].inst/clka
    RAMB36_X9Y166        RAMB36E2                                     r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/DDR_XSDB_BRAM/mem_inst/gen_mem[0].inst/mem_reg_bram_0/CLKARDCLK
                         clock pessimism             -0.261     2.231    
    RAMB36_X9Y166        RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[0])
                                                     -0.030     2.201    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/DDR_XSDB_BRAM/mem_inst/gen_mem[0].inst/mem_reg_bram_0
  -------------------------------------------------------------------
                         required time                         -2.201    
                         arrival time                           2.238    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[86]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[83]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             mmcm_clkout0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mmcm_clkout0 rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.059ns (32.065%)  route 0.125ns (67.935%))
  Logic Levels:           0  
  Clock Path Skew:        0.095ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.800ns
    Source Clock Delay      (SCD):    3.243ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Net Delay (Source):      1.200ns (routing 0.148ns, distribution 1.052ns)
  Clock Net Delay (Destination): 1.357ns (routing 0.160ns, distribution 1.197ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.392     0.392 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000     0.392    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.392 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.497     0.889    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.021     0.910 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.729     1.639    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.190     1.829 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.193     2.022    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y326        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.021     2.043 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y13 (CLOCK_ROOT)   net (fo=22006, routed)       1.200     3.243    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/input_rst_mmcm_reg
    SLICE_X126Y868       FDRE                                         r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[86]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y868       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     3.302 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[86]/Q
                         net (fo=2, routed)           0.125     3.427    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/Q[85]
    SLICE_X128Y868       FDRE                                         r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[83]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.471     0.471 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000     0.471    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.471 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.580     1.051    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.075 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.824     1.899    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.293     2.192 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227     2.419    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y326        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.443 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y13 (CLOCK_ROOT)   net (fo=22006, routed)       1.357     3.800    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/input_rst_mmcm_reg
    SLICE_X128Y868       FDRE                                         r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[83]/C
                         clock pessimism             -0.462     3.338    
    SLICE_X128Y868       FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.052     3.390    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[83]
  -------------------------------------------------------------------
                         required time                         -3.390    
                         arrival time                           3.427    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[5].u_ddr_mc_wr_byte/genBit[0].u_ddr_mc_wr_bit/dReg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[5].u_ddr_mc_wr_byte/genBit[0].u_ddr_mc_wr_bit/dReg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             mmcm_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout0 rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.102ns  (logic 0.052ns (50.980%)  route 0.050ns (49.020%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.432ns
    Source Clock Delay      (SCD):    2.111ns
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Net Delay (Source):      0.738ns (routing 0.090ns, distribution 0.648ns)
  Clock Net Delay (Destination): 0.835ns (routing 0.097ns, distribution 0.738ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.317     0.317 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000     0.317    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.317 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.319     0.636    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.014     0.650 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.456     1.106    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.130     1.236 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.123     1.359    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y326        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.014     1.373 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y13 (CLOCK_ROOT)   net (fo=22006, routed)       0.738     2.111    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[5].u_ddr_mc_wr_byte/genBit[0].u_ddr_mc_wr_bit/input_rst_mmcm_reg
    SLICE_X117Y782       FDRE                                         r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[5].u_ddr_mc_wr_byte/genBit[0].u_ddr_mc_wr_bit/dReg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y782       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     2.149 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[5].u_ddr_mc_wr_byte/genBit[0].u_ddr_mc_wr_bit/dReg_reg[13]/Q
                         net (fo=1, routed)           0.029     2.178    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[5].u_ddr_mc_wr_byte/genBit[0].u_ddr_mc_wr_bit/dReg__0[13]
    SLICE_X117Y783       LUT6 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.014     2.192 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[5].u_ddr_mc_wr_byte/genBit[0].u_ddr_mc_wr_bit/dReg[5]_i_1__22/O
                         net (fo=1, routed)           0.021     2.213    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[5].u_ddr_mc_wr_byte/genBit[0].u_ddr_mc_wr_bit/dReg[5]_i_1__22_n_0
    SLICE_X117Y783       FDRE                                         r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[5].u_ddr_mc_wr_byte/genBit[0].u_ddr_mc_wr_bit/dReg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.369     0.369 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000     0.369    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.369 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.372     0.741    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.016     0.757 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.510     1.267    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.170     1.437 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.144     1.581    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y326        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.016     1.597 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y13 (CLOCK_ROOT)   net (fo=22006, routed)       0.835     2.432    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[5].u_ddr_mc_wr_byte/genBit[0].u_ddr_mc_wr_bit/input_rst_mmcm_reg
    SLICE_X117Y783       FDRE                                         r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[5].u_ddr_mc_wr_byte/genBit[0].u_ddr_mc_wr_bit/dReg_reg[5]/C
                         clock pessimism             -0.290     2.142    
    SLICE_X117Y783       FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.034     2.176    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[5].u_ddr_mc_wr_byte/genBit[0].u_ddr_mc_wr_bit/dReg_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.176    
                         arrival time                           2.213    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_ACT_n_B_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_ACT_n_pre_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             mmcm_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout0 rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.090ns  (logic 0.059ns (65.556%)  route 0.031ns (34.444%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.452ns
    Source Clock Delay      (SCD):    2.130ns
    Clock Pessimism Removal (CPR):    0.304ns
  Clock Net Delay (Source):      0.757ns (routing 0.090ns, distribution 0.667ns)
  Clock Net Delay (Destination): 0.855ns (routing 0.097ns, distribution 0.758ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.317     0.317 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000     0.317    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.317 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.319     0.636    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.014     0.650 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.456     1.106    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.130     1.236 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.123     1.359    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y326        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.014     1.373 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y13 (CLOCK_ROOT)   net (fo=22006, routed)       0.757     2.130    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/input_rst_mmcm_reg
    SLICE_X134Y789       FDRE                                         r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_ACT_n_B_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y789       FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     2.169 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_ACT_n_B_reg[6]/Q
                         net (fo=1, routed)           0.025     2.194    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_ACT_n_B_reg_n_0_[6]
    SLICE_X134Y789       LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.020     2.214 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_ACT_n_pre[6]_i_1/O
                         net (fo=1, routed)           0.006     2.220    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_ACT_n_pre_nxt[6]
    SLICE_X134Y789       FDSE                                         r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_ACT_n_pre_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.369     0.369 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000     0.369    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.369 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.372     0.741    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.016     0.757 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.510     1.267    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.170     1.437 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.144     1.581    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y326        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.016     1.597 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y13 (CLOCK_ROOT)   net (fo=22006, routed)       0.855     2.452    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/input_rst_mmcm_reg
    SLICE_X134Y789       FDSE                                         r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_ACT_n_pre_reg[6]/C
                         clock pessimism             -0.304     2.147    
    SLICE_X134Y789       FDSE (Hold_DFF2_SLICEL_C_D)
                                                      0.035     2.182    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_ACT_n_pre_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.182    
                         arrival time                           2.220    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_ACT_n_A_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_ACT_n_pre_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             mmcm_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout0 rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.090ns  (logic 0.059ns (65.556%)  route 0.031ns (34.444%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.452ns
    Source Clock Delay      (SCD):    2.131ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Net Delay (Source):      0.758ns (routing 0.090ns, distribution 0.668ns)
  Clock Net Delay (Destination): 0.855ns (routing 0.097ns, distribution 0.758ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.317     0.317 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000     0.317    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.317 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.319     0.636    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.014     0.650 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.456     1.106    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.130     1.236 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.123     1.359    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y326        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.014     1.373 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y13 (CLOCK_ROOT)   net (fo=22006, routed)       0.758     2.131    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/input_rst_mmcm_reg
    SLICE_X136Y790       FDRE                                         r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_ACT_n_A_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y790       FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     2.170 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_ACT_n_A_reg[1]/Q
                         net (fo=1, routed)           0.025     2.195    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_ACT_n_A_reg_n_0_[1]
    SLICE_X136Y790       LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.020     2.215 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_ACT_n_pre[1]_i_1/O
                         net (fo=1, routed)           0.006     2.221    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_ACT_n_pre_nxt[1]
    SLICE_X136Y790       FDSE                                         r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_ACT_n_pre_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.369     0.369 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000     0.369    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.369 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.372     0.741    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.016     0.757 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.510     1.267    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.170     1.437 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.144     1.581    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y326        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.016     1.597 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y13 (CLOCK_ROOT)   net (fo=22006, routed)       0.855     2.452    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/input_rst_mmcm_reg
    SLICE_X136Y790       FDSE                                         r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_ACT_n_pre_reg[1]/C
                         clock pessimism             -0.303     2.148    
    SLICE_X136Y790       FDSE (Hold_DFF2_SLICEL_C_D)
                                                      0.035     2.183    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_ACT_n_pre_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.183    
                         arrival time                           2.221    
  -------------------------------------------------------------------
                         slack                                  0.038    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm_clkout0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin                    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location               Pin
Min Period        n/a     RXTX_BITSLICE/FIFO_RD_CLK  n/a            1.694         5.000       3.306      BITSLICE_RX_TX_X1Y624  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/FIFO_RD_CLK
Min Period        n/a     RXTX_BITSLICE/FIFO_RD_CLK  n/a            1.694         5.000       3.306      BITSLICE_RX_TX_X1Y626  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/FIFO_RD_CLK
Min Period        n/a     RXTX_BITSLICE/FIFO_RD_CLK  n/a            1.694         5.000       3.306      BITSLICE_RX_TX_X1Y627  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/FIFO_RD_CLK
Min Period        n/a     RXTX_BITSLICE/FIFO_RD_CLK  n/a            1.694         5.000       3.306      BITSLICE_RX_TX_X1Y628  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/FIFO_RD_CLK
Min Period        n/a     RXTX_BITSLICE/FIFO_RD_CLK  n/a            1.694         5.000       3.306      BITSLICE_RX_TX_X1Y629  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/FIFO_RD_CLK
Min Period        n/a     RXTX_BITSLICE/FIFO_RD_CLK  n/a            1.694         5.000       3.306      BITSLICE_RX_TX_X1Y630  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/FIFO_RD_CLK
Min Period        n/a     RXTX_BITSLICE/FIFO_RD_CLK  n/a            1.694         5.000       3.306      BITSLICE_RX_TX_X1Y632  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/FIFO_RD_CLK
Min Period        n/a     RXTX_BITSLICE/FIFO_RD_CLK  n/a            1.694         5.000       3.306      BITSLICE_RX_TX_X1Y633  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/FIFO_RD_CLK
Min Period        n/a     RXTX_BITSLICE/FIFO_RD_CLK  n/a            1.694         5.000       3.306      BITSLICE_RX_TX_X1Y634  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/FIFO_RD_CLK
Min Period        n/a     RXTX_BITSLICE/FIFO_RD_CLK  n/a            1.694         5.000       3.306      BITSLICE_RX_TX_X1Y635  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/FIFO_RD_CLK
Low Pulse Width   Slow    RXTX_BITSLICE/FIFO_RD_CLK  n/a            0.762         2.500       1.738      BITSLICE_RX_TX_X1Y629  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/FIFO_RD_CLK
Low Pulse Width   Slow    RXTX_BITSLICE/FIFO_RD_CLK  n/a            0.762         2.500       1.738      BITSLICE_RX_TX_X1Y634  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/FIFO_RD_CLK
Low Pulse Width   Slow    RXTX_BITSLICE/FIFO_RD_CLK  n/a            0.762         2.500       1.738      BITSLICE_RX_TX_X1Y754  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/FIFO_RD_CLK
Low Pulse Width   Slow    RXTX_BITSLICE/FIFO_RD_CLK  n/a            0.762         2.500       1.738      BITSLICE_RX_TX_X1Y756  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/FIFO_RD_CLK
Low Pulse Width   Slow    RXTX_BITSLICE/FIFO_RD_CLK  n/a            0.762         2.500       1.738      BITSLICE_RX_TX_X1Y764  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/FIFO_RD_CLK
Low Pulse Width   Slow    RXTX_BITSLICE/FIFO_RD_CLK  n/a            0.762         2.500       1.738      BITSLICE_RX_TX_X1Y767  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/FIFO_RD_CLK
Low Pulse Width   Slow    RXTX_BITSLICE/FIFO_RD_CLK  n/a            0.762         2.500       1.738      BITSLICE_RX_TX_X1Y777  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/FIFO_RD_CLK
Low Pulse Width   Slow    RXTX_BITSLICE/FIFO_RD_CLK  n/a            0.762         2.500       1.738      BITSLICE_RX_TX_X1Y653  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/FIFO_RD_CLK
Low Pulse Width   Slow    RXTX_BITSLICE/FIFO_RD_CLK  n/a            0.762         2.500       1.738      BITSLICE_RX_TX_X1Y661  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/FIFO_RD_CLK
Low Pulse Width   Slow    RXTX_BITSLICE/FIFO_RD_CLK  n/a            0.762         2.500       1.738      BITSLICE_RX_TX_X1Y669  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/FIFO_RD_CLK
High Pulse Width  Fast    RXTX_BITSLICE/FIFO_RD_CLK  n/a            0.762         2.500       1.738      BITSLICE_RX_TX_X1Y624  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/FIFO_RD_CLK
High Pulse Width  Fast    RXTX_BITSLICE/FIFO_RD_CLK  n/a            0.762         2.500       1.738      BITSLICE_RX_TX_X1Y632  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/FIFO_RD_CLK
High Pulse Width  Fast    RXTX_BITSLICE/FIFO_RD_CLK  n/a            0.762         2.500       1.738      BITSLICE_RX_TX_X1Y635  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/FIFO_RD_CLK
High Pulse Width  Fast    RXTX_BITSLICE/FIFO_RD_CLK  n/a            0.762         2.500       1.738      BITSLICE_RX_TX_X1Y758  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/FIFO_RD_CLK
High Pulse Width  Fast    RXTX_BITSLICE/FIFO_RD_CLK  n/a            0.762         2.500       1.738      BITSLICE_RX_TX_X1Y772  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/FIFO_RD_CLK
High Pulse Width  Fast    RXTX_BITSLICE/FIFO_RD_CLK  n/a            0.762         2.500       1.738      BITSLICE_RX_TX_X1Y773  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/FIFO_RD_CLK
High Pulse Width  Fast    RXTX_BITSLICE/FIFO_RD_CLK  n/a            0.762         2.500       1.738      BITSLICE_RX_TX_X1Y775  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/FIFO_RD_CLK
High Pulse Width  Fast    RXTX_BITSLICE/FIFO_RD_CLK  n/a            0.762         2.500       1.738      BITSLICE_RX_TX_X1Y776  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/FIFO_RD_CLK
High Pulse Width  Fast    RXTX_BITSLICE/FIFO_RD_CLK  n/a            0.762         2.500       1.738      BITSLICE_RX_TX_X1Y665  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/FIFO_RD_CLK
High Pulse Width  Fast    RXTX_BITSLICE/FIFO_RD_CLK  n/a            0.762         2.500       1.738      BITSLICE_RX_TX_X1Y668  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/FIFO_RD_CLK



---------------------------------------------------------------------------------------------------
From Clock:  pll_clk[0]
  To Clock:  pll_clk[0]

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.163ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clk[0]
Waveform(ns):       { 0.000 0.312 }
Period(ns):         0.625
Sources:            { dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/mmcm_pll_loop[0].PLLE3_BASE_INST_OTHER/CLKOUTPHY }

Check Type        Corner  Lib Pin                   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location                 Pin
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a            0.333         0.625       0.292      BITSLICE_CONTROL_X1Y96   dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a            0.333         0.625       0.292      BITSLICE_CONTROL_X1Y97   dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a            0.333         0.625       0.292      BITSLICE_CONTROL_X1Y98   dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a            0.333         0.625       0.292      BITSLICE_CONTROL_X1Y99   dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a            0.333         0.625       0.292      BITSLICE_CONTROL_X1Y100  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a            0.333         0.625       0.292      BITSLICE_CONTROL_X1Y101  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a            0.333         0.625       0.292      BITSLICE_CONTROL_X1Y102  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a            0.333         0.625       0.292      BITSLICE_CONTROL_X1Y103  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Min Period        n/a     PLLE4_ADV/CLKOUTPHY       n/a            0.333         0.625       0.292      PLL_X1Y24                dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/mmcm_pll_loop[0].PLLE3_BASE_INST_OTHER/CLKOUTPHY
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.150         0.313       0.163      BITSLICE_CONTROL_X1Y96   dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/PLL_CLK  n/a            0.150         0.313       0.163      BITSLICE_CONTROL_X1Y96   dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.150         0.313       0.163      BITSLICE_CONTROL_X1Y97   dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/PLL_CLK  n/a            0.150         0.313       0.163      BITSLICE_CONTROL_X1Y97   dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.150         0.313       0.163      BITSLICE_CONTROL_X1Y98   dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/PLL_CLK  n/a            0.150         0.313       0.163      BITSLICE_CONTROL_X1Y98   dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.150         0.313       0.163      BITSLICE_CONTROL_X1Y99   dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/PLL_CLK  n/a            0.150         0.313       0.163      BITSLICE_CONTROL_X1Y99   dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.150         0.313       0.163      BITSLICE_CONTROL_X1Y100  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/PLL_CLK  n/a            0.150         0.313       0.163      BITSLICE_CONTROL_X1Y100  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.150         0.313       0.163      BITSLICE_CONTROL_X1Y96   dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/PLL_CLK  n/a            0.150         0.313       0.163      BITSLICE_CONTROL_X1Y96   dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.150         0.313       0.163      BITSLICE_CONTROL_X1Y97   dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/PLL_CLK  n/a            0.150         0.313       0.163      BITSLICE_CONTROL_X1Y97   dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.150         0.313       0.163      BITSLICE_CONTROL_X1Y98   dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/PLL_CLK  n/a            0.150         0.313       0.163      BITSLICE_CONTROL_X1Y98   dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.150         0.313       0.163      BITSLICE_CONTROL_X1Y99   dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/PLL_CLK  n/a            0.150         0.313       0.163      BITSLICE_CONTROL_X1Y99   dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.150         0.313       0.163      BITSLICE_CONTROL_X1Y100  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/PLL_CLK  n/a            0.150         0.313       0.163      BITSLICE_CONTROL_X1Y100  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK



---------------------------------------------------------------------------------------------------
From Clock:  pll_clk[0]_DIV
  To Clock:  pll_clk[0]_DIV

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.300ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clk[0]_DIV
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q }

Check Type        Corner  Lib Pin                           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location               Pin
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            2.667         5.000       2.333      BITSLICE_RX_TX_X1Y624  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            2.667         5.000       2.333      BITSLICE_RX_TX_X1Y626  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            2.667         5.000       2.333      BITSLICE_RX_TX_X1Y627  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            2.667         5.000       2.333      BITSLICE_RX_TX_X1Y628  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            2.667         5.000       2.333      BITSLICE_RX_TX_X1Y629  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            2.667         5.000       2.333      BITSLICE_RX_TX_X1Y630  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            2.667         5.000       2.333      BITSLICE_RX_TX_X1Y632  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            2.667         5.000       2.333      BITSLICE_RX_TX_X1Y633  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            2.667         5.000       2.333      BITSLICE_RX_TX_X1Y634  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            2.667         5.000       2.333      BITSLICE_RX_TX_X1Y635  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         2.500       1.300      BITSLICE_RX_TX_X1Y630  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         2.500       1.300      BITSLICE_RX_TX_X1Y633  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         2.500       1.300      BITSLICE_RX_TX_X1Y635  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         2.500       1.300      BITSLICE_RX_TX_X1Y656  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         2.500       1.300      BITSLICE_RX_TX_X1Y659  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         2.500       1.300      BITSLICE_RX_TX_X1Y661  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         2.500       1.300      BITSLICE_RX_TX_X1Y669  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         2.500       1.300      BITSLICE_RX_TX_X1Y672  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         2.500       1.300      BITSLICE_RX_TX_X1Y674  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         2.500       1.300      BITSLICE_RX_TX_X1Y624  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         2.500       1.300      BITSLICE_RX_TX_X1Y626  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         2.500       1.300      BITSLICE_RX_TX_X1Y652  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         2.500       1.300      BITSLICE_RX_TX_X1Y665  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         2.500       1.300      BITSLICE_RX_TX_X1Y627  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         2.500       1.300      BITSLICE_RX_TX_X1Y653  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         2.500       1.300      BITSLICE_RX_TX_X1Y666  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         2.500       1.300      BITSLICE_RX_TX_X1Y626  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         2.500       1.300      BITSLICE_RX_TX_X1Y629  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         2.500       1.300      BITSLICE_RX_TX_X1Y632  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         2.500       1.300      BITSLICE_RX_TX_X1Y632  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]



---------------------------------------------------------------------------------------------------
From Clock:  pll_clk[1]
  To Clock:  pll_clk[1]

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.163ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clk[1]
Waveform(ns):       { 0.000 0.312 }
Period(ns):         0.625
Sources:            { dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/mmcm_pll_loop[1].PLLE3_BASE_INST_OTHER/CLKOUTPHY }

Check Type        Corner  Lib Pin                   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location                 Pin
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a            0.333         0.625       0.292      BITSLICE_CONTROL_X1Y104  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a            0.333         0.625       0.292      BITSLICE_CONTROL_X1Y105  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a            0.333         0.625       0.292      BITSLICE_CONTROL_X1Y106  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a            0.333         0.625       0.292      BITSLICE_CONTROL_X1Y107  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a            0.333         0.625       0.292      BITSLICE_CONTROL_X1Y108  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a            0.333         0.625       0.292      BITSLICE_CONTROL_X1Y109  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Min Period        n/a     PLLE4_ADV/CLKOUTPHY       n/a            0.333         0.625       0.292      PLL_X1Y26                dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/mmcm_pll_loop[1].PLLE3_BASE_INST_OTHER/CLKOUTPHY
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.150         0.313       0.163      BITSLICE_CONTROL_X1Y104  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/PLL_CLK  n/a            0.150         0.313       0.163      BITSLICE_CONTROL_X1Y104  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.150         0.313       0.163      BITSLICE_CONTROL_X1Y105  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/PLL_CLK  n/a            0.150         0.313       0.163      BITSLICE_CONTROL_X1Y105  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.150         0.313       0.163      BITSLICE_CONTROL_X1Y106  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/PLL_CLK  n/a            0.150         0.313       0.163      BITSLICE_CONTROL_X1Y106  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.150         0.313       0.163      BITSLICE_CONTROL_X1Y107  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/PLL_CLK  n/a            0.150         0.313       0.163      BITSLICE_CONTROL_X1Y107  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.150         0.313       0.163      BITSLICE_CONTROL_X1Y108  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/PLL_CLK  n/a            0.150         0.313       0.163      BITSLICE_CONTROL_X1Y108  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.150         0.313       0.163      BITSLICE_CONTROL_X1Y104  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/PLL_CLK  n/a            0.150         0.313       0.163      BITSLICE_CONTROL_X1Y104  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.150         0.313       0.163      BITSLICE_CONTROL_X1Y105  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/PLL_CLK  n/a            0.150         0.313       0.163      BITSLICE_CONTROL_X1Y105  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.150         0.313       0.163      BITSLICE_CONTROL_X1Y106  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/PLL_CLK  n/a            0.150         0.313       0.163      BITSLICE_CONTROL_X1Y106  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.150         0.313       0.163      BITSLICE_CONTROL_X1Y107  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/PLL_CLK  n/a            0.150         0.313       0.163      BITSLICE_CONTROL_X1Y107  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.150         0.313       0.163      BITSLICE_CONTROL_X1Y108  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/PLL_CLK  n/a            0.150         0.313       0.163      BITSLICE_CONTROL_X1Y108  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK



---------------------------------------------------------------------------------------------------
From Clock:  pll_clk[1]_DIV
  To Clock:  pll_clk[1]_DIV

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.300ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clk[1]_DIV
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q }

Check Type        Corner  Lib Pin                           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location               Pin
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            2.667         5.000       2.333      BITSLICE_RX_TX_X1Y676  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            2.667         5.000       2.333      BITSLICE_RX_TX_X1Y678  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            2.667         5.000       2.333      BITSLICE_RX_TX_X1Y679  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            2.667         5.000       2.333      BITSLICE_RX_TX_X1Y680  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            2.667         5.000       2.333      BITSLICE_RX_TX_X1Y681  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            2.667         5.000       2.333      BITSLICE_RX_TX_X1Y682  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            2.667         5.000       2.333      BITSLICE_RX_TX_X1Y684  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            2.667         5.000       2.333      BITSLICE_RX_TX_X1Y685  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            2.667         5.000       2.333      BITSLICE_RX_TX_X1Y686  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            2.667         5.000       2.333      BITSLICE_RX_TX_X1Y687  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         2.500       1.300      BITSLICE_RX_TX_X1Y680  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         2.500       1.300      BITSLICE_RX_TX_X1Y693  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         2.500       1.300      BITSLICE_RX_TX_X1Y706  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         2.500       1.300      BITSLICE_RX_TX_X1Y682  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         2.500       1.300      BITSLICE_RX_TX_X1Y695  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         2.500       1.300      BITSLICE_RX_TX_X1Y708  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         2.500       1.300      BITSLICE_RX_TX_X1Y676  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         2.500       1.300      BITSLICE_RX_TX_X1Y676  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         2.500       1.300      BITSLICE_RX_TX_X1Y681  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         2.500       1.300      BITSLICE_RX_TX_X1Y682  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         2.500       1.300      BITSLICE_RX_TX_X1Y678  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         2.500       1.300      BITSLICE_RX_TX_X1Y684  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         2.500       1.300      BITSLICE_RX_TX_X1Y691  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         2.500       1.300      BITSLICE_RX_TX_X1Y697  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         2.500       1.300      BITSLICE_RX_TX_X1Y704  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         2.500       1.300      BITSLICE_RX_TX_X1Y710  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         2.500       1.300      BITSLICE_RX_TX_X1Y678  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         2.500       1.300      BITSLICE_RX_TX_X1Y679  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         2.500       1.300      BITSLICE_RX_TX_X1Y684  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         2.500       1.300      BITSLICE_RX_TX_X1Y691  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]



---------------------------------------------------------------------------------------------------
From Clock:  pll_clk[2]
  To Clock:  pll_clk[2]

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.163ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clk[2]
Waveform(ns):       { 0.000 0.312 }
Period(ns):         0.625
Sources:            { dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/mmcm_pll_loop[2].PLLE3_BASE_INST_OTHER/CLKOUTPHY }

Check Type        Corner  Lib Pin                   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location                 Pin
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a            0.333         0.625       0.292      BITSLICE_CONTROL_X1Y116  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a            0.333         0.625       0.292      BITSLICE_CONTROL_X1Y117  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a            0.333         0.625       0.292      BITSLICE_CONTROL_X1Y118  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a            0.333         0.625       0.292      BITSLICE_CONTROL_X1Y119  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a            0.333         0.625       0.292      BITSLICE_CONTROL_X1Y112  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a            0.333         0.625       0.292      BITSLICE_CONTROL_X1Y113  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a            0.333         0.625       0.292      BITSLICE_CONTROL_X1Y114  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a            0.333         0.625       0.292      BITSLICE_CONTROL_X1Y115  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Min Period        n/a     PLLE4_ADV/CLKOUTPHY       n/a            0.333         0.625       0.292      PLL_X1Y28                dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/mmcm_pll_loop[2].PLLE3_BASE_INST_OTHER/CLKOUTPHY
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.150         0.313       0.163      BITSLICE_CONTROL_X1Y116  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/PLL_CLK  n/a            0.150         0.313       0.163      BITSLICE_CONTROL_X1Y116  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.150         0.313       0.163      BITSLICE_CONTROL_X1Y117  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/PLL_CLK  n/a            0.150         0.313       0.163      BITSLICE_CONTROL_X1Y117  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.150         0.313       0.163      BITSLICE_CONTROL_X1Y118  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/PLL_CLK  n/a            0.150         0.313       0.163      BITSLICE_CONTROL_X1Y118  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.150         0.313       0.163      BITSLICE_CONTROL_X1Y119  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/PLL_CLK  n/a            0.150         0.313       0.163      BITSLICE_CONTROL_X1Y119  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.150         0.313       0.163      BITSLICE_CONTROL_X1Y112  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/PLL_CLK  n/a            0.150         0.313       0.163      BITSLICE_CONTROL_X1Y112  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.150         0.313       0.163      BITSLICE_CONTROL_X1Y116  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/PLL_CLK  n/a            0.150         0.313       0.163      BITSLICE_CONTROL_X1Y116  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.150         0.313       0.163      BITSLICE_CONTROL_X1Y117  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/PLL_CLK  n/a            0.150         0.313       0.163      BITSLICE_CONTROL_X1Y117  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.150         0.313       0.163      BITSLICE_CONTROL_X1Y118  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/PLL_CLK  n/a            0.150         0.313       0.163      BITSLICE_CONTROL_X1Y118  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.150         0.313       0.163      BITSLICE_CONTROL_X1Y119  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/PLL_CLK  n/a            0.150         0.313       0.163      BITSLICE_CONTROL_X1Y119  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.150         0.313       0.163      BITSLICE_CONTROL_X1Y112  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/PLL_CLK  n/a            0.150         0.313       0.163      BITSLICE_CONTROL_X1Y112  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK



---------------------------------------------------------------------------------------------------
From Clock:  pll_clk[2]_DIV
  To Clock:  pll_clk[2]_DIV

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.300ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clk[2]_DIV
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q }

Check Type        Corner  Lib Pin                           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location               Pin
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            2.667         5.000       2.333      BITSLICE_RX_TX_X1Y754  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            2.667         5.000       2.333      BITSLICE_RX_TX_X1Y756  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            2.667         5.000       2.333      BITSLICE_RX_TX_X1Y757  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            2.667         5.000       2.333      BITSLICE_RX_TX_X1Y758  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            2.667         5.000       2.333      BITSLICE_RX_TX_X1Y759  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            2.667         5.000       2.333      BITSLICE_RX_TX_X1Y760  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            2.667         5.000       2.333      BITSLICE_RX_TX_X1Y762  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            2.667         5.000       2.333      BITSLICE_RX_TX_X1Y763  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            2.667         5.000       2.333      BITSLICE_RX_TX_X1Y764  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            2.667         5.000       2.333      BITSLICE_RX_TX_X1Y765  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         2.500       1.300      BITSLICE_RX_TX_X1Y758  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         2.500       1.300      BITSLICE_RX_TX_X1Y760  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         2.500       1.300      BITSLICE_RX_TX_X1Y771  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         2.500       1.300      BITSLICE_RX_TX_X1Y773  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         2.500       1.300      BITSLICE_RX_TX_X1Y732  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         2.500       1.300      BITSLICE_RX_TX_X1Y734  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         2.500       1.300      BITSLICE_RX_TX_X1Y745  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         2.500       1.300      BITSLICE_RX_TX_X1Y747  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         2.500       1.300      BITSLICE_RX_TX_X1Y754  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         2.500       1.300      BITSLICE_RX_TX_X1Y764  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         2.500       1.300      BITSLICE_RX_TX_X1Y762  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         2.500       1.300      BITSLICE_RX_TX_X1Y775  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         2.500       1.300      BITSLICE_RX_TX_X1Y736  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         2.500       1.300      BITSLICE_RX_TX_X1Y749  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         2.500       1.300      BITSLICE_RX_TX_X1Y756  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         2.500       1.300      BITSLICE_RX_TX_X1Y756  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         2.500       1.300      BITSLICE_RX_TX_X1Y762  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         2.500       1.300      BITSLICE_RX_TX_X1Y764  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         2.500       1.300      BITSLICE_RX_TX_X1Y769  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         2.500       1.300      BITSLICE_RX_TX_X1Y769  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkout5
  To Clock:  mmcm_clkout5

Setup :            0  Failing Endpoints,  Worst Slack       17.779ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.036ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.468ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.779ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/timeout_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (mmcm_clkout5 rise@20.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        2.008ns  (logic 0.588ns (29.283%)  route 1.420ns (70.717%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.017ns = ( 23.017 - 20.000 ) 
    Source Clock Delay      (SCD):    3.554ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.112ns (routing 0.160ns, distribution 0.952ns)
  Clock Net Delay (Destination): 0.975ns (routing 0.148ns, distribution 0.827ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.471     0.471 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000     0.471    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.471 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.580     1.051    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.075 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.824     1.899    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.293     2.192 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.226     2.418    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y320        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.442 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X4Y13 (CLOCK_ROOT)   net (fo=433, routed)         1.112     3.554    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/clk
    SLICE_X123Y826       FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/timeout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y826       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     3.632 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/timeout_reg/Q
                         net (fo=10, routed)          0.371     4.003    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/ack_timeout
    SLICE_X136Y834       LUT4 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.051     4.054 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[0]_i_2/O
                         net (fo=2, routed)           0.210     4.264    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[0]_i_2_n_0
    SLICE_X136Y835       LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.144     4.408 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_4/O
                         net (fo=1, routed)           0.043     4.451    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_4_n_0
    SLICE_X136Y835       LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.081     4.532 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_3/O
                         net (fo=1, routed)           0.092     4.624    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_3_n_0
    SLICE_X136Y835       LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.091     4.715 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_1/O
                         net (fo=25, routed)          0.267     4.982    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/D[0]
    SLICE_X134Y831       LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.143     5.125 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/sl_rst_r[0]_i_1/O
                         net (fo=2, routed)           0.437     5.562    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode
    SLICE_X134Y826       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                     20.000    20.000 r  
    E12                                               0.000    20.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    20.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.392    20.392 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000    20.392    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    20.392 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.497    20.889    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.021    20.910 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.729    21.639    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.190    21.829 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.192    22.021    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y320        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.021    22.042 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X4Y13 (CLOCK_ROOT)   net (fo=433, routed)         0.975    23.017    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X134Y826       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/C
                         clock pessimism              0.441    23.458    
                         clock uncertainty           -0.080    23.378    
    SLICE_X134Y826       FDCE (Setup_DFF2_SLICEL_C_CE)
                                                     -0.037    23.341    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]
  -------------------------------------------------------------------
                         required time                         23.341    
                         arrival time                          -5.562    
  -------------------------------------------------------------------
                         slack                                 17.779    

Slack (MET) :             17.963ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/timeout_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (mmcm_clkout5 rise@20.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        1.898ns  (logic 0.693ns (36.512%)  route 1.205ns (63.488%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.019ns = ( 23.019 - 20.000 ) 
    Source Clock Delay      (SCD):    3.554ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.112ns (routing 0.160ns, distribution 0.952ns)
  Clock Net Delay (Destination): 0.977ns (routing 0.148ns, distribution 0.829ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.471     0.471 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000     0.471    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.471 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.580     1.051    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.075 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.824     1.899    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.293     2.192 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.226     2.418    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y320        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.442 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X4Y13 (CLOCK_ROOT)   net (fo=433, routed)         1.112     3.554    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/clk
    SLICE_X123Y826       FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/timeout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y826       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     3.632 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/timeout_reg/Q
                         net (fo=10, routed)          0.371     4.003    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/ack_timeout
    SLICE_X136Y834       LUT4 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.051     4.054 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[0]_i_2/O
                         net (fo=2, routed)           0.210     4.264    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[0]_i_2_n_0
    SLICE_X136Y835       LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.144     4.408 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_4/O
                         net (fo=1, routed)           0.043     4.451    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_4_n_0
    SLICE_X136Y835       LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.081     4.532 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_3/O
                         net (fo=1, routed)           0.092     4.624    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_3_n_0
    SLICE_X136Y835       LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.091     4.715 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_1/O
                         net (fo=25, routed)          0.260     4.975    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/D[0]
    SLICE_X134Y830       LUT5 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.110     5.085 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__0/O
                         net (fo=1, routed)           0.212     5.297    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__0_n_0
    SLICE_X134Y830       LUT3 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.138     5.435 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/auto_sl_drdy_i_1/O
                         net (fo=1, routed)           0.017     5.452    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER_n_10
    SLICE_X134Y830       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                     20.000    20.000 r  
    E12                                               0.000    20.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    20.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.392    20.392 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000    20.392    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    20.392 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.497    20.889    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.021    20.910 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.729    21.639    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.190    21.829 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.192    22.021    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y320        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.021    22.042 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X4Y13 (CLOCK_ROOT)   net (fo=433, routed)         0.977    23.019    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X134Y830       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/C
                         clock pessimism              0.441    23.460    
                         clock uncertainty           -0.080    23.380    
    SLICE_X134Y830       FDCE (Setup_AFF2_SLICEL_C_D)
                                                      0.035    23.415    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg
  -------------------------------------------------------------------
                         required time                         23.415    
                         arrival time                          -5.452    
  -------------------------------------------------------------------
                         slack                                 17.963    

Slack (MET) :             17.971ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/timeout_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg/CE
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (mmcm_clkout5 rise@20.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        1.814ns  (logic 0.588ns (32.415%)  route 1.226ns (67.585%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.016ns = ( 23.016 - 20.000 ) 
    Source Clock Delay      (SCD):    3.554ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.112ns (routing 0.160ns, distribution 0.952ns)
  Clock Net Delay (Destination): 0.974ns (routing 0.148ns, distribution 0.826ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.471     0.471 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000     0.471    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.471 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.580     1.051    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.075 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.824     1.899    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.293     2.192 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.226     2.418    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y320        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.442 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X4Y13 (CLOCK_ROOT)   net (fo=433, routed)         1.112     3.554    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/clk
    SLICE_X123Y826       FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/timeout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y826       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     3.632 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/timeout_reg/Q
                         net (fo=10, routed)          0.371     4.003    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/ack_timeout
    SLICE_X136Y834       LUT4 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.051     4.054 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[0]_i_2/O
                         net (fo=2, routed)           0.210     4.264    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[0]_i_2_n_0
    SLICE_X136Y835       LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.144     4.408 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_4/O
                         net (fo=1, routed)           0.043     4.451    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_4_n_0
    SLICE_X136Y835       LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.081     4.532 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_3/O
                         net (fo=1, routed)           0.092     4.624    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_3_n_0
    SLICE_X136Y835       LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.091     4.715 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_1/O
                         net (fo=25, routed)          0.267     4.982    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/D[0]
    SLICE_X134Y831       LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.143     5.125 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/sl_rst_r[0]_i_1/O
                         net (fo=2, routed)           0.243     5.368    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode
    SLICE_X134Y826       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                     20.000    20.000 r  
    E12                                               0.000    20.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    20.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.392    20.392 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000    20.392    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    20.392 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.497    20.889    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.021    20.910 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.729    21.639    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.190    21.829 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.192    22.021    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y320        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.021    22.042 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X4Y13 (CLOCK_ROOT)   net (fo=433, routed)         0.974    23.016    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X134Y826       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg/C
                         clock pessimism              0.441    23.457    
                         clock uncertainty           -0.080    23.377    
    SLICE_X134Y826       FDCE (Setup_HFF2_SLICEL_C_CE)
                                                     -0.038    23.339    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg
  -------------------------------------------------------------------
                         required time                         23.339    
                         arrival time                          -5.368    
  -------------------------------------------------------------------
                         slack                                 17.971    

Slack (MET) :             17.986ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/timeout_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (mmcm_clkout5 rise@20.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        1.863ns  (logic 0.661ns (35.480%)  route 1.202ns (64.520%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.008ns = ( 23.008 - 20.000 ) 
    Source Clock Delay      (SCD):    3.554ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.112ns (routing 0.160ns, distribution 0.952ns)
  Clock Net Delay (Destination): 0.966ns (routing 0.148ns, distribution 0.818ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.471     0.471 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000     0.471    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.471 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.580     1.051    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.075 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.824     1.899    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.293     2.192 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.226     2.418    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y320        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.442 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X4Y13 (CLOCK_ROOT)   net (fo=433, routed)         1.112     3.554    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/clk
    SLICE_X123Y826       FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/timeout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y826       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     3.632 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/timeout_reg/Q
                         net (fo=10, routed)          0.371     4.003    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/ack_timeout
    SLICE_X136Y834       LUT4 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.051     4.054 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[0]_i_2/O
                         net (fo=2, routed)           0.210     4.264    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[0]_i_2_n_0
    SLICE_X136Y835       LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.144     4.408 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_4/O
                         net (fo=1, routed)           0.043     4.451    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_4_n_0
    SLICE_X136Y835       LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.081     4.532 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_3/O
                         net (fo=1, routed)           0.092     4.624    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_3_n_0
    SLICE_X136Y835       LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.091     4.715 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_1/O
                         net (fo=25, routed)          0.267     4.982    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/D[0]
    SLICE_X134Y831       LUT5 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.165     5.147 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__4/O
                         net (fo=1, routed)           0.170     5.317    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__4_n_0
    SLICE_X134Y831       LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.051     5.368 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/dec_wdc_r_i_1/O
                         net (fo=1, routed)           0.049     5.417    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER_n_12
    SLICE_X134Y831       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                     20.000    20.000 r  
    E12                                               0.000    20.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    20.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.392    20.392 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000    20.392    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    20.392 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.497    20.889    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.021    20.910 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.729    21.639    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.190    21.829 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.192    22.021    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y320        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.021    22.042 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X4Y13 (CLOCK_ROOT)   net (fo=433, routed)         0.966    23.008    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X134Y831       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/C
                         clock pessimism              0.441    23.449    
                         clock uncertainty           -0.080    23.369    
    SLICE_X134Y831       FDCE (Setup_DFF_SLICEL_C_D)
                                                      0.034    23.403    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg
  -------------------------------------------------------------------
                         required time                         23.403    
                         arrival time                          -5.417    
  -------------------------------------------------------------------
                         slack                                 17.986    

Slack (MET) :             18.008ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/timeout_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (mmcm_clkout5 rise@20.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        1.851ns  (logic 0.699ns (37.763%)  route 1.152ns (62.237%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.018ns = ( 23.018 - 20.000 ) 
    Source Clock Delay      (SCD):    3.554ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.112ns (routing 0.160ns, distribution 0.952ns)
  Clock Net Delay (Destination): 0.976ns (routing 0.148ns, distribution 0.828ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.471     0.471 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000     0.471    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.471 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.580     1.051    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.075 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.824     1.899    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.293     2.192 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.226     2.418    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y320        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.442 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X4Y13 (CLOCK_ROOT)   net (fo=433, routed)         1.112     3.554    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/clk
    SLICE_X123Y826       FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/timeout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y826       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     3.632 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/timeout_reg/Q
                         net (fo=10, routed)          0.371     4.003    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/ack_timeout
    SLICE_X136Y834       LUT4 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.051     4.054 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[0]_i_2/O
                         net (fo=2, routed)           0.210     4.264    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[0]_i_2_n_0
    SLICE_X136Y835       LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.144     4.408 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_4/O
                         net (fo=1, routed)           0.043     4.451    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_4_n_0
    SLICE_X136Y835       LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.081     4.532 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_3/O
                         net (fo=1, routed)           0.092     4.624    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_3_n_0
    SLICE_X136Y835       LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.091     4.715 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_1/O
                         net (fo=25, routed)          0.257     4.972    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/D[0]
    SLICE_X134Y830       LUT5 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.110     5.082 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__3/O
                         net (fo=1, routed)           0.131     5.213    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__3_n_0
    SLICE_X134Y830       LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.144     5.357 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/inc_addr_r_i_1/O
                         net (fo=1, routed)           0.048     5.405    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER_n_11
    SLICE_X134Y830       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                     20.000    20.000 r  
    E12                                               0.000    20.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    20.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.392    20.392 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000    20.392    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    20.392 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.497    20.889    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.021    20.910 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.729    21.639    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.190    21.829 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.192    22.021    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y320        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.021    22.042 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X4Y13 (CLOCK_ROOT)   net (fo=433, routed)         0.976    23.018    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X134Y830       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg/C
                         clock pessimism              0.441    23.459    
                         clock uncertainty           -0.080    23.379    
    SLICE_X134Y830       FDCE (Setup_GFF_SLICEL_C_D)
                                                      0.034    23.413    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg
  -------------------------------------------------------------------
                         required time                         23.413    
                         arrival time                          -5.405    
  -------------------------------------------------------------------
                         slack                                 18.008    

Slack (MET) :             18.050ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/timeout_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (mmcm_clkout5 rise@20.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        1.799ns  (logic 0.620ns (34.464%)  route 1.179ns (65.536%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.008ns = ( 23.008 - 20.000 ) 
    Source Clock Delay      (SCD):    3.554ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.112ns (routing 0.160ns, distribution 0.952ns)
  Clock Net Delay (Destination): 0.966ns (routing 0.148ns, distribution 0.818ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.471     0.471 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000     0.471    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.471 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.580     1.051    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.075 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.824     1.899    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.293     2.192 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.226     2.418    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y320        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.442 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X4Y13 (CLOCK_ROOT)   net (fo=433, routed)         1.112     3.554    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/clk
    SLICE_X123Y826       FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/timeout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y826       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     3.632 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/timeout_reg/Q
                         net (fo=10, routed)          0.371     4.003    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/ack_timeout
    SLICE_X136Y834       LUT4 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.051     4.054 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[0]_i_2/O
                         net (fo=2, routed)           0.210     4.264    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[0]_i_2_n_0
    SLICE_X136Y835       LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.144     4.408 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_4/O
                         net (fo=1, routed)           0.043     4.451    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_4_n_0
    SLICE_X136Y835       LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.081     4.532 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_3/O
                         net (fo=1, routed)           0.092     4.624    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_3_n_0
    SLICE_X136Y835       LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.091     4.715 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_1/O
                         net (fo=25, routed)          0.250     4.965    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/D[0]
    SLICE_X134Y831       LUT5 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.096     5.061 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0/O
                         net (fo=1, routed)           0.163     5.224    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0_n_0
    SLICE_X134Y831       LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.079     5.303 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/sl_berr_r[0]_i_1/O
                         net (fo=1, routed)           0.050     5.353    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER_n_7
    SLICE_X134Y831       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                     20.000    20.000 r  
    E12                                               0.000    20.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    20.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.392    20.392 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000    20.392    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    20.392 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.497    20.889    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.021    20.910 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.729    21.639    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.190    21.829 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.192    22.021    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y320        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.021    22.042 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X4Y13 (CLOCK_ROOT)   net (fo=433, routed)         0.966    23.008    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X134Y831       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]/C
                         clock pessimism              0.441    23.449    
                         clock uncertainty           -0.080    23.369    
    SLICE_X134Y831       FDCE (Setup_CFF_SLICEL_C_D)
                                                      0.034    23.403    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]
  -------------------------------------------------------------------
                         required time                         23.403    
                         arrival time                          -5.353    
  -------------------------------------------------------------------
                         slack                                 18.050    

Slack (MET) :             18.085ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/timeout_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (mmcm_clkout5 rise@20.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        1.772ns  (logic 0.592ns (33.409%)  route 1.180ns (66.591%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.016ns = ( 23.016 - 20.000 ) 
    Source Clock Delay      (SCD):    3.554ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.112ns (routing 0.160ns, distribution 0.952ns)
  Clock Net Delay (Destination): 0.974ns (routing 0.148ns, distribution 0.826ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.471     0.471 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000     0.471    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.471 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.580     1.051    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.075 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.824     1.899    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.293     2.192 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.226     2.418    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y320        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.442 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X4Y13 (CLOCK_ROOT)   net (fo=433, routed)         1.112     3.554    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/clk
    SLICE_X123Y826       FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/timeout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y826       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     3.632 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/timeout_reg/Q
                         net (fo=10, routed)          0.371     4.003    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/ack_timeout
    SLICE_X136Y834       LUT4 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.051     4.054 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[0]_i_2/O
                         net (fo=2, routed)           0.210     4.264    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[0]_i_2_n_0
    SLICE_X136Y835       LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.144     4.408 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_4/O
                         net (fo=1, routed)           0.043     4.451    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_4_n_0
    SLICE_X136Y835       LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.081     4.532 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_3/O
                         net (fo=1, routed)           0.092     4.624    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_3_n_0
    SLICE_X136Y835       LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.091     4.715 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_1/O
                         net (fo=25, routed)          0.406     5.121    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/D[0]
    SLICE_X131Y827       LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.147     5.268 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/clr_abort_rd_i_1/O
                         net (fo=1, routed)           0.058     5.326    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER_n_9
    SLICE_X131Y827       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                     20.000    20.000 r  
    E12                                               0.000    20.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    20.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.392    20.392 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000    20.392    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    20.392 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.497    20.889    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.021    20.910 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.729    21.639    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.190    21.829 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.192    22.021    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y320        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.021    22.042 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X4Y13 (CLOCK_ROOT)   net (fo=433, routed)         0.974    23.016    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X131Y827       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
                         clock pessimism              0.441    23.457    
                         clock uncertainty           -0.080    23.377    
    SLICE_X131Y827       FDCE (Setup_HFF_SLICEM_C_D)
                                                      0.034    23.411    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg
  -------------------------------------------------------------------
                         required time                         23.411    
                         arrival time                          -5.326    
  -------------------------------------------------------------------
                         slack                                 18.085    

Slack (MET) :             18.092ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/timeout_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (mmcm_clkout5 rise@20.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        1.765ns  (logic 0.526ns (29.802%)  route 1.239ns (70.198%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.016ns = ( 23.016 - 20.000 ) 
    Source Clock Delay      (SCD):    3.554ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.112ns (routing 0.160ns, distribution 0.952ns)
  Clock Net Delay (Destination): 0.974ns (routing 0.148ns, distribution 0.826ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.471     0.471 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000     0.471    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.471 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.580     1.051    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.075 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.824     1.899    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.293     2.192 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.226     2.418    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y320        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.442 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X4Y13 (CLOCK_ROOT)   net (fo=433, routed)         1.112     3.554    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/clk
    SLICE_X123Y826       FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/timeout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y826       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     3.632 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/timeout_reg/Q
                         net (fo=10, routed)          0.371     4.003    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/ack_timeout
    SLICE_X136Y834       LUT4 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.051     4.054 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[0]_i_2/O
                         net (fo=2, routed)           0.210     4.264    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[0]_i_2_n_0
    SLICE_X136Y835       LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.144     4.408 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_4/O
                         net (fo=1, routed)           0.043     4.451    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_4_n_0
    SLICE_X136Y835       LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.081     4.532 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_3/O
                         net (fo=1, routed)           0.092     4.624    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_3_n_0
    SLICE_X136Y835       LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.091     4.715 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_1/O
                         net (fo=25, routed)          0.465     5.180    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/D[0]
    SLICE_X131Y826       LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.081     5.261 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/in_idle_mode_i_1/O
                         net (fo=1, routed)           0.058     5.319    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER_n_4
    SLICE_X131Y826       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                     20.000    20.000 r  
    E12                                               0.000    20.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    20.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.392    20.392 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000    20.392    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    20.392 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.497    20.889    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.021    20.910 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.729    21.639    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.190    21.829 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.192    22.021    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y320        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.021    22.042 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X4Y13 (CLOCK_ROOT)   net (fo=433, routed)         0.974    23.016    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X131Y826       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg/C
                         clock pessimism              0.441    23.457    
                         clock uncertainty           -0.080    23.377    
    SLICE_X131Y826       FDCE (Setup_HFF_SLICEM_C_D)
                                                      0.034    23.411    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg
  -------------------------------------------------------------------
                         required time                         23.411    
                         arrival time                          -5.319    
  -------------------------------------------------------------------
                         slack                                 18.092    

Slack (MET) :             18.093ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/timeout_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_read_mode_reg/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (mmcm_clkout5 rise@20.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        1.764ns  (logic 0.526ns (29.819%)  route 1.238ns (70.181%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.016ns = ( 23.016 - 20.000 ) 
    Source Clock Delay      (SCD):    3.554ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.112ns (routing 0.160ns, distribution 0.952ns)
  Clock Net Delay (Destination): 0.974ns (routing 0.148ns, distribution 0.826ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.471     0.471 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000     0.471    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.471 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.580     1.051    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.075 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.824     1.899    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.293     2.192 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.226     2.418    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y320        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.442 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X4Y13 (CLOCK_ROOT)   net (fo=433, routed)         1.112     3.554    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/clk
    SLICE_X123Y826       FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/timeout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y826       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     3.632 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/timeout_reg/Q
                         net (fo=10, routed)          0.371     4.003    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/ack_timeout
    SLICE_X136Y834       LUT4 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.051     4.054 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[0]_i_2/O
                         net (fo=2, routed)           0.210     4.264    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[0]_i_2_n_0
    SLICE_X136Y835       LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.144     4.408 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_4/O
                         net (fo=1, routed)           0.043     4.451    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_4_n_0
    SLICE_X136Y835       LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.081     4.532 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_3/O
                         net (fo=1, routed)           0.092     4.624    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_3_n_0
    SLICE_X136Y835       LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.091     4.715 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_1/O
                         net (fo=25, routed)          0.463     5.178    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/D[0]
    SLICE_X131Y826       LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.081     5.259 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/in_read_mode_i_1/O
                         net (fo=1, routed)           0.059     5.318    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER_n_5
    SLICE_X131Y826       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_read_mode_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                     20.000    20.000 r  
    E12                                               0.000    20.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    20.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.392    20.392 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000    20.392    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    20.392 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.497    20.889    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.021    20.910 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.729    21.639    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.190    21.829 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.192    22.021    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y320        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.021    22.042 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X4Y13 (CLOCK_ROOT)   net (fo=433, routed)         0.974    23.016    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X131Y826       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_read_mode_reg/C
                         clock pessimism              0.441    23.457    
                         clock uncertainty           -0.080    23.377    
    SLICE_X131Y826       FDCE (Setup_GFF_SLICEM_C_D)
                                                      0.034    23.411    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_read_mode_reg
  -------------------------------------------------------------------
                         required time                         23.411    
                         arrival time                          -5.318    
  -------------------------------------------------------------------
                         slack                                 18.093    

Slack (MET) :             18.105ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/timeout_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (mmcm_clkout5 rise@20.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        1.754ns  (logic 0.670ns (38.198%)  route 1.084ns (61.802%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.018ns = ( 23.018 - 20.000 ) 
    Source Clock Delay      (SCD):    3.554ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.112ns (routing 0.160ns, distribution 0.952ns)
  Clock Net Delay (Destination): 0.976ns (routing 0.148ns, distribution 0.828ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.471     0.471 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000     0.471    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.471 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.580     1.051    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.075 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.824     1.899    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.293     2.192 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.226     2.418    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y320        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.442 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X4Y13 (CLOCK_ROOT)   net (fo=433, routed)         1.112     3.554    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/clk
    SLICE_X123Y826       FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/timeout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y826       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     3.632 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/timeout_reg/Q
                         net (fo=10, routed)          0.371     4.003    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/ack_timeout
    SLICE_X136Y834       LUT4 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.051     4.054 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[0]_i_2/O
                         net (fo=2, routed)           0.210     4.264    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[0]_i_2_n_0
    SLICE_X136Y835       LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.144     4.408 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_4/O
                         net (fo=1, routed)           0.043     4.451    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_4_n_0
    SLICE_X136Y835       LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.081     4.532 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_3/O
                         net (fo=1, routed)           0.092     4.624    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_3_n_0
    SLICE_X136Y835       LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.091     4.715 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_1/O
                         net (fo=25, routed)          0.277     4.992    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/D[0]
    SLICE_X134Y830       LUT5 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.145     5.137 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__6/O
                         net (fo=1, routed)           0.040     5.177    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__6_n_0
    SLICE_X134Y830       LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.080     5.257 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/sl_den_r[0]_i_1/O
                         net (fo=1, routed)           0.051     5.308    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER_n_14
    SLICE_X134Y830       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                     20.000    20.000 r  
    E12                                               0.000    20.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    20.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.392    20.392 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000    20.392    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    20.392 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.497    20.889    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.021    20.910 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.729    21.639    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.190    21.829 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.192    22.021    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y320        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.021    22.042 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X4Y13 (CLOCK_ROOT)   net (fo=433, routed)         0.976    23.018    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X134Y830       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/C
                         clock pessimism              0.441    23.459    
                         clock uncertainty           -0.080    23.379    
    SLICE_X134Y830       FDCE (Setup_FFF_SLICEL_C_D)
                                                      0.034    23.413    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]
  -------------------------------------------------------------------
                         required time                         23.413    
                         arrival time                          -5.308    
  -------------------------------------------------------------------
                         slack                                 18.105    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             mmcm_clkout5
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mmcm_clkout5 rise@0.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.235ns  (logic 0.108ns (45.957%)  route 0.127ns (54.043%))
  Logic Levels:           2  (CARRY8=1 LUT3=1)
  Clock Path Skew:        0.149ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.581ns
    Source Clock Delay      (SCD):    3.020ns
    Clock Pessimism Removal (CPR):    0.411ns
  Clock Net Delay (Source):      0.978ns (routing 0.148ns, distribution 0.830ns)
  Clock Net Delay (Destination): 1.139ns (routing 0.160ns, distribution 0.979ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.392     0.392 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000     0.392    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.392 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.497     0.889    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.021     0.910 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.729     1.639    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.190     1.829 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.192     2.021    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y320        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.021     2.042 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X4Y13 (CLOCK_ROOT)   net (fo=433, routed)         0.978     3.020    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X134Y838       FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y838       FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.058     3.078 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[16]/Q
                         net (fo=2, routed)           0.108     3.186    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/ctl_reg_reg[16][16]
    SLICE_X134Y841       LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.022     3.208 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd[16]_i_2/O
                         net (fo=1, routed)           0.010     3.218    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd[16]_i_2_n_0
    SLICE_X134Y841       CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[0])
                                                      0.028     3.246 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.009     3.255    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[16]_i_1_n_15
    SLICE_X134Y841       FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.471     0.471 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000     0.471    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.471 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.580     1.051    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.075 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.824     1.899    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.293     2.192 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.226     2.418    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y320        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.442 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X4Y13 (CLOCK_ROOT)   net (fo=433, routed)         1.139     3.581    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/clk
    SLICE_X134Y841       FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[16]/C
                         clock pessimism             -0.411     3.169    
    SLICE_X134Y841       FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.050     3.219    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[16]
  -------------------------------------------------------------------
                         required time                         -3.219    
                         arrival time                           3.255    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMF_D1/I
                            (rising edge-triggered cell RAMD32 clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             mmcm_clkout5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout5 rise@0.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.118ns  (logic 0.037ns (31.356%)  route 0.081ns (68.644%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.312ns
    Source Clock Delay      (SCD):    1.996ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Net Delay (Source):      0.624ns (routing 0.090ns, distribution 0.534ns)
  Clock Net Delay (Destination): 0.716ns (routing 0.097ns, distribution 0.619ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.317     0.317 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000     0.317    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.317 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.319     0.636    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.014     0.650 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.456     1.106    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.130     1.236 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.122     1.358    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y320        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.014     1.372 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X4Y13 (CLOCK_ROOT)   net (fo=433, routed)         0.624     1.996    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X129Y831       FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y831       FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     2.033 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[11]/Q
                         net (fo=1, routed)           0.081     2.114    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIF1
    SLICE_X129Y833       RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMF_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.369     0.369 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000     0.369    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.369 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.372     0.741    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.016     0.757 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.510     1.267    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.170     1.437 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.143     1.580    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y320        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.016     1.596 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X4Y13 (CLOCK_ROOT)   net (fo=433, routed)         0.716     2.312    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X129Y833       RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMF_D1/CLK
                         clock pessimism             -0.281     2.030    
    SLICE_X129Y833       RAMD32 (Hold_F6LUT_SLICEM_CLK_I)
                                                      0.044     2.074    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMF_D1
  -------------------------------------------------------------------
                         required time                         -2.074    
                         arrival time                           2.114    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             mmcm_clkout5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout5 rise@0.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.102ns  (logic 0.037ns (36.275%)  route 0.065ns (63.726%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.315ns
    Source Clock Delay      (SCD):    2.005ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Net Delay (Source):      0.633ns (routing 0.090ns, distribution 0.543ns)
  Clock Net Delay (Destination): 0.719ns (routing 0.097ns, distribution 0.622ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.317     0.317 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000     0.317    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.317 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.319     0.636    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.014     0.650 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.456     1.106    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.130     1.236 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.122     1.358    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y320        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.014     1.372 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X4Y13 (CLOCK_ROOT)   net (fo=433, routed)         0.633     2.005    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X127Y837       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y837       FDCE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     2.042 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/Q
                         net (fo=2, routed)           0.065     2.107    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/p_13_out[2]
    SLICE_X128Y837       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.369     0.369 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000     0.369    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.369 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.372     0.741    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.016     0.757 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.510     1.267    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.170     1.437 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.143     1.580    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y320        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.016     1.596 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X4Y13 (CLOCK_ROOT)   net (fo=433, routed)         0.719     2.315    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X128Y837       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism             -0.292     2.022    
    SLICE_X128Y837       FDCE (Hold_EFF2_SLICEL_C_D)
                                                      0.035     2.057    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.057    
                         arrival time                           2.107    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMG/I
                            (rising edge-triggered cell RAMD32 clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             mmcm_clkout5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout5 rise@0.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.180ns  (logic 0.038ns (21.111%)  route 0.142ns (78.889%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.312ns
    Source Clock Delay      (SCD):    1.988ns
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Net Delay (Source):      0.616ns (routing 0.090ns, distribution 0.526ns)
  Clock Net Delay (Destination): 0.716ns (routing 0.097ns, distribution 0.619ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.317     0.317 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000     0.317    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.317 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.319     0.636    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.014     0.650 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.456     1.106    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.130     1.236 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.122     1.358    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y320        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.014     1.372 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X4Y13 (CLOCK_ROOT)   net (fo=433, routed)         0.616     1.988    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X127Y832       FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y832       FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     2.026 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[12]/Q
                         net (fo=1, routed)           0.142     2.168    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIG0
    SLICE_X129Y833       RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMG/I
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.369     0.369 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000     0.369    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.369 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.372     0.741    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.016     0.757 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.510     1.267    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.170     1.437 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.143     1.580    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y320        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.016     1.596 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X4Y13 (CLOCK_ROOT)   net (fo=433, routed)         0.716     2.312    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X129Y833       RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMG/CLK
                         clock pessimism             -0.250     2.062    
    SLICE_X129Y833       RAMD32 (Hold_G5LUT_SLICEM_CLK_I)
                                                      0.055     2.117    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMG
  -------------------------------------------------------------------
                         required time                         -2.117    
                         arrival time                           2.168    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             mmcm_clkout5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout5 rise@0.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.153ns  (logic 0.041ns (26.797%)  route 0.112ns (73.203%))
  Logic Levels:           0  
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.305ns
    Source Clock Delay      (SCD):    1.989ns
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Net Delay (Source):      0.617ns (routing 0.090ns, distribution 0.527ns)
  Clock Net Delay (Destination): 0.709ns (routing 0.097ns, distribution 0.612ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.317     0.317 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000     0.317    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.317 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.319     0.636    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.014     0.650 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.456     1.106    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.130     1.236 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.122     1.358    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y320        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.014     1.372 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X4Y13 (CLOCK_ROOT)   net (fo=433, routed)         0.617     1.989    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X132Y830       FDRE                                         r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y830       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     2.030 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[5]/Q
                         net (fo=1, routed)           0.112     2.142    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/sl_oport0_i[6]
    SLICE_X129Y831       FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.369     0.369 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000     0.369    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.369 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.372     0.741    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.016     0.757 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.510     1.267    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.170     1.437 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.143     1.580    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y320        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.016     1.596 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X4Y13 (CLOCK_ROOT)   net (fo=433, routed)         0.709     2.305    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X129Y831       FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[5]/C
                         clock pessimism             -0.250     2.055    
    SLICE_X129Y831       FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.035     2.090    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.090    
                         arrival time                           2.142    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/reg_drdy_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             mmcm_clkout5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout5 rise@0.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.154ns  (logic 0.059ns (38.312%)  route 0.095ns (61.688%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.296ns
    Source Clock Delay      (SCD):    1.979ns
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Net Delay (Source):      0.607ns (routing 0.090ns, distribution 0.517ns)
  Clock Net Delay (Destination): 0.700ns (routing 0.097ns, distribution 0.603ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.317     0.317 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000     0.317    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.317 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.319     0.636    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.014     0.650 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.456     1.106    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.130     1.236 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.122     1.358    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y320        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.014     1.372 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X4Y13 (CLOCK_ROOT)   net (fo=433, routed)         0.607     1.979    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X134Y825       FDRE                                         r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/reg_drdy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y825       FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     2.018 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/reg_drdy_reg/Q
                         net (fo=17, routed)          0.089     2.107    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/reg_drdy
    SLICE_X132Y827       LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.020     2.127 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r[9]_i_1/O
                         net (fo=1, routed)           0.006     2.133    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/p_0_in[9]
    SLICE_X132Y827       FDRE                                         r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.369     0.369 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000     0.369    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.369 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.372     0.741    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.016     0.757 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.510     1.267    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.170     1.437 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.143     1.580    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y320        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.016     1.596 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X4Y13 (CLOCK_ROOT)   net (fo=433, routed)         0.700     2.296    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X132Y827       FDRE                                         r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[9]/C
                         clock pessimism             -0.250     2.046    
    SLICE_X132Y827       FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.035     2.081    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.081    
                         arrival time                           2.133    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             mmcm_clkout5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout5 rise@0.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.053ns (56.383%)  route 0.041ns (43.617%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.288ns
    Source Clock Delay      (SCD):    1.981ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Net Delay (Source):      0.609ns (routing 0.090ns, distribution 0.519ns)
  Clock Net Delay (Destination): 0.692ns (routing 0.097ns, distribution 0.595ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.317     0.317 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000     0.317    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.317 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.319     0.636    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.014     0.650 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.456     1.106    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.130     1.236 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.122     1.358    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y320        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.014     1.372 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X4Y13 (CLOCK_ROOT)   net (fo=433, routed)         0.609     1.981    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X134Y831       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y831       FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     2.020 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/Q
                         net (fo=2, routed)           0.025     2.045    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/dec_wdc
    SLICE_X134Y831       LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.014     2.059 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/dec_wdc_r_i_1/O
                         net (fo=1, routed)           0.016     2.075    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER_n_12
    SLICE_X134Y831       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.369     0.369 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000     0.369    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.369 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.372     0.741    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.016     0.757 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.510     1.267    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.170     1.437 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.143     1.580    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y320        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.016     1.596 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X4Y13 (CLOCK_ROOT)   net (fo=433, routed)         0.692     2.288    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X134Y831       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/C
                         clock pessimism             -0.300     1.987    
    SLICE_X134Y831       FDCE (Hold_DFF_SLICEL_C_D)
                                                      0.034     2.021    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg
  -------------------------------------------------------------------
                         required time                         -2.021    
                         arrival time                           2.075    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[7].sync_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             mmcm_clkout5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout5 rise@0.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.154ns  (logic 0.059ns (38.312%)  route 0.095ns (61.688%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.297ns
    Source Clock Delay      (SCD):    1.982ns
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Net Delay (Source):      0.610ns (routing 0.090ns, distribution 0.520ns)
  Clock Net Delay (Destination): 0.701ns (routing 0.097ns, distribution 0.604ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.317     0.317 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000     0.317    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.317 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.319     0.636    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.014     0.650 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.456     1.106    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.130     1.236 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.122     1.358    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y320        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.014     1.372 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X4Y13 (CLOCK_ROOT)   net (fo=433, routed)         0.610     1.982    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/CLK
    SLICE_X135Y830       FDRE                                         r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[7].sync_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y830       FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     2.021 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[7].sync_reg_reg[1]/Q
                         net (fo=1, routed)           0.089     2.110    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/s_do_i[7]
    SLICE_X132Y830       LUT3 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.020     2.130 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r[7]_i_1/O
                         net (fo=1, routed)           0.006     2.136    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/p_0_in[7]
    SLICE_X132Y830       FDRE                                         r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.369     0.369 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000     0.369    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.369 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.372     0.741    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.016     0.757 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.510     1.267    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.170     1.437 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.143     1.580    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y320        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.016     1.596 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X4Y13 (CLOCK_ROOT)   net (fo=433, routed)         0.701     2.297    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X132Y830       FDRE                                         r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[7]/C
                         clock pessimism             -0.250     2.047    
    SLICE_X132Y830       FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.035     2.082    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.082    
                         arrival time                           2.136    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             mmcm_clkout5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout5 rise@0.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.095ns  (logic 0.039ns (41.053%)  route 0.056ns (58.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.282ns
    Source Clock Delay      (SCD):    1.975ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Net Delay (Source):      0.603ns (routing 0.090ns, distribution 0.513ns)
  Clock Net Delay (Destination): 0.686ns (routing 0.097ns, distribution 0.589ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.317     0.317 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000     0.317    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.317 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.319     0.636    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.014     0.650 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.456     1.106    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.130     1.236 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.122     1.358    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y320        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.014     1.372 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X4Y13 (CLOCK_ROOT)   net (fo=433, routed)         0.603     1.975    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/clk
    SLICE_X124Y811       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y811       FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     2.014 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/Q
                         net (fo=1, routed)           0.056     2.070    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[2]
    SLICE_X124Y811       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.369     0.369 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000     0.369    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.369 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.372     0.741    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.016     0.757 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.510     1.267    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.170     1.437 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.143     1.580    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y320        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.016     1.596 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X4Y13 (CLOCK_ROOT)   net (fo=433, routed)         0.686     2.282    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/clk
    SLICE_X124Y811       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.300     1.981    
    SLICE_X124Y811       FDCE (Hold_AFF_SLICEL_C_D)
                                                      0.034     2.015    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.015    
                         arrival time                           2.070    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAME/I
                            (rising edge-triggered cell RAMD32 clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             mmcm_clkout5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout5 rise@0.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.039ns (21.196%)  route 0.145ns (78.804%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.312ns
    Source Clock Delay      (SCD):    1.987ns
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Net Delay (Source):      0.615ns (routing 0.090ns, distribution 0.525ns)
  Clock Net Delay (Destination): 0.716ns (routing 0.097ns, distribution 0.619ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.317     0.317 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000     0.317    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.317 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.319     0.636    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.014     0.650 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.456     1.106    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.130     1.236 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.122     1.358    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y320        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.014     1.372 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X4Y13 (CLOCK_ROOT)   net (fo=433, routed)         0.615     1.987    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X128Y829       FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y829       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     2.026 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[8]/Q
                         net (fo=1, routed)           0.145     2.171    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIE0
    SLICE_X129Y833       RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAME/I
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.369     0.369 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000     0.369    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.369 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.372     0.741    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.016     0.757 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.510     1.267    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.170     1.437 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.143     1.580    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y320        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.016     1.596 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X4Y13 (CLOCK_ROOT)   net (fo=433, routed)         0.716     2.312    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X129Y833       RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAME/CLK
                         clock pessimism             -0.250     2.062    
    SLICE_X129Y833       RAMD32 (Hold_E5LUT_SLICEM_CLK_I)
                                                      0.054     2.116    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAME
  -------------------------------------------------------------------
                         required time                         -2.116    
                         arrival time                           2.171    
  -------------------------------------------------------------------
                         slack                                  0.055    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm_clkout5
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I            n/a            1.290         20.000      18.710     BUFGCE_X1Y320   dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/I
Min Period        n/a     MMCME4_ADV/CLKOUT5  n/a            1.071         20.000      18.929     MMCM_X1Y13      dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
Min Period        n/a     RAMD32/CLK          n/a            1.064         20.000      18.936     SLICE_X129Y833  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Min Period        n/a     RAMD32/CLK          n/a            1.064         20.000      18.936     SLICE_X129Y833  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Min Period        n/a     RAMD32/CLK          n/a            1.064         20.000      18.936     SLICE_X129Y833  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Min Period        n/a     RAMD32/CLK          n/a            1.064         20.000      18.936     SLICE_X129Y833  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Min Period        n/a     RAMD32/CLK          n/a            1.064         20.000      18.936     SLICE_X129Y833  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Min Period        n/a     RAMD32/CLK          n/a            1.064         20.000      18.936     SLICE_X129Y833  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
Min Period        n/a     RAMD32/CLK          n/a            1.064         20.000      18.936     SLICE_X129Y833  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
Min Period        n/a     RAMD32/CLK          n/a            1.064         20.000      18.936     SLICE_X129Y833  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.532         10.000      9.468      SLICE_X129Y833  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.532         10.000      9.468      SLICE_X129Y833  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.532         10.000      9.468      SLICE_X129Y833  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.532         10.000      9.468      SLICE_X129Y833  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.532         10.000      9.468      SLICE_X129Y833  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.532         10.000      9.468      SLICE_X129Y833  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.532         10.000      9.468      SLICE_X129Y833  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.532         10.000      9.468      SLICE_X129Y833  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.532         10.000      9.468      SLICE_X129Y833  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAME/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.532         10.000      9.468      SLICE_X129Y833  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAME_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.532         10.000      9.468      SLICE_X129Y833  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.532         10.000      9.468      SLICE_X129Y833  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.532         10.000      9.468      SLICE_X129Y833  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.532         10.000      9.468      SLICE_X129Y833  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.532         10.000      9.468      SLICE_X129Y833  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.532         10.000      9.468      SLICE_X129Y833  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.532         10.000      9.468      SLICE_X129Y833  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.532         10.000      9.468      SLICE_X129Y833  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.532         10.000      9.468      SLICE_X129Y833  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.532         10.000      9.468      SLICE_X129Y833  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkout6
  To Clock:  mmcm_clkout6

Setup :            0  Failing Endpoints,  Worst Slack        4.994ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.033ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.269ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.994ns  (required time - arrival time)
  Source:                 dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mmcm_clkout6 rise@10.000ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        4.807ns  (logic 0.483ns (10.048%)  route 4.324ns (89.952%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.125ns = ( 13.125 - 10.000 ) 
    Source Clock Delay      (SCD):    3.745ns
    Clock Pessimism Removal (CPR):    0.459ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.301ns (routing 0.160ns, distribution 1.141ns)
  Clock Net Delay (Destination): 1.081ns (routing 0.148ns, distribution 0.933ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.471     0.471 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000     0.471    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.471 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.580     1.051    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.075 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.824     1.899    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                      0.293     2.192 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.228     2.420    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X1Y332        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.444 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X4Y13 (CLOCK_ROOT)   net (fo=1701, routed)        1.301     3.745    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/CLK
    SLICE_X133Y810       FDRE                                         r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y810       FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.079     3.824 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[16]/Q
                         net (fo=58, routed)          1.058     4.882    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/io_address_riuclk[16]
    SLICE_X128Y816       LUT5 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.066     4.948 f  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_18/O
                         net (fo=1, routed)           0.116     5.064    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_18_n_0
    SLICE_X129Y816       LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.093     5.157 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_7/O
                         net (fo=1, routed)           0.053     5.210    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_7_n_0
    SLICE_X129Y816       LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.094     5.304 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_1/O
                         net (fo=82, routed)          1.898     7.202    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2riu_wr_en_reg[11]_0
    SLICE_X112Y758       LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.120     7.322 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[15]_i_3/O
                         net (fo=1, routed)           1.133     8.455    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[15]_i_3_n_0
    SLICE_X113Y814       LUT5 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.031     8.486 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[15]_i_1/O
                         net (fo=1, routed)           0.066     8.552    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[15]_i_1_n_0
    SLICE_X113Y814       FDRE                                         r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout6 rise edge)
                                                     10.000    10.000 r  
    E12                                               0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.392    10.392 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000    10.392    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.392 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.497    10.889    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.021    10.910 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.729    11.639    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                      0.190    11.829 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.194    12.023    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X1Y332        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.021    12.044 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X4Y13 (CLOCK_ROOT)   net (fo=1701, routed)        1.081    13.125    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_clk
    SLICE_X113Y814       FDRE                                         r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[15]/C
                         clock pessimism              0.459    13.584    
                         clock uncertainty           -0.072    13.513    
    SLICE_X113Y814       FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.033    13.546    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[15]
  -------------------------------------------------------------------
                         required time                         13.546    
                         arrival time                          -8.552    
  -------------------------------------------------------------------
                         slack                                  4.994    

Slack (MET) :             5.223ns  (required time - arrival time)
  Source:                 dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mmcm_clkout6 rise@10.000ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        4.560ns  (logic 0.474ns (10.395%)  route 4.086ns (89.605%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.106ns = ( 13.106 - 10.000 ) 
    Source Clock Delay      (SCD):    3.745ns
    Clock Pessimism Removal (CPR):    0.459ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.301ns (routing 0.160ns, distribution 1.141ns)
  Clock Net Delay (Destination): 1.062ns (routing 0.148ns, distribution 0.914ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.471     0.471 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000     0.471    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.471 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.580     1.051    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.075 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.824     1.899    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                      0.293     2.192 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.228     2.420    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X1Y332        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.444 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X4Y13 (CLOCK_ROOT)   net (fo=1701, routed)        1.301     3.745    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/CLK
    SLICE_X133Y810       FDRE                                         r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y810       FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.079     3.824 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[16]/Q
                         net (fo=58, routed)          1.058     4.882    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/io_address_riuclk[16]
    SLICE_X128Y816       LUT5 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.066     4.948 f  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_18/O
                         net (fo=1, routed)           0.116     5.064    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_18_n_0
    SLICE_X129Y816       LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.093     5.157 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_7/O
                         net (fo=1, routed)           0.053     5.210    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_7_n_0
    SLICE_X129Y816       LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.094     5.304 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_1/O
                         net (fo=82, routed)          1.828     7.132    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2riu_wr_en_reg[11]_0
    SLICE_X112Y858       LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.051     7.183 f  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[7]_i_4/O
                         net (fo=1, routed)           0.981     8.164    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[7]_i_4_n_0
    SLICE_X112Y810       LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.091     8.255 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[7]_i_1/O
                         net (fo=1, routed)           0.050     8.305    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[7]_i_1_n_0
    SLICE_X112Y810       FDRE                                         r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout6 rise edge)
                                                     10.000    10.000 r  
    E12                                               0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.392    10.392 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000    10.392    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.392 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.497    10.889    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.021    10.910 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.729    11.639    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                      0.190    11.829 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.194    12.023    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X1Y332        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.021    12.044 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X4Y13 (CLOCK_ROOT)   net (fo=1701, routed)        1.062    13.106    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_clk
    SLICE_X112Y810       FDRE                                         r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[7]/C
                         clock pessimism              0.459    13.565    
                         clock uncertainty           -0.072    13.494    
    SLICE_X112Y810       FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.034    13.528    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[7]
  -------------------------------------------------------------------
                         required time                         13.528    
                         arrival time                          -8.305    
  -------------------------------------------------------------------
                         slack                                  5.223    

Slack (MET) :             5.317ns  (required time - arrival time)
  Source:                 dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mmcm_clkout6 rise@10.000ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        4.464ns  (logic 0.493ns (11.044%)  route 3.971ns (88.956%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.104ns = ( 13.104 - 10.000 ) 
    Source Clock Delay      (SCD):    3.745ns
    Clock Pessimism Removal (CPR):    0.459ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.301ns (routing 0.160ns, distribution 1.141ns)
  Clock Net Delay (Destination): 1.060ns (routing 0.148ns, distribution 0.912ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.471     0.471 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000     0.471    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.471 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.580     1.051    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.075 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.824     1.899    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                      0.293     2.192 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.228     2.420    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X1Y332        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.444 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X4Y13 (CLOCK_ROOT)   net (fo=1701, routed)        1.301     3.745    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/CLK
    SLICE_X133Y810       FDRE                                         r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y810       FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.079     3.824 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[16]/Q
                         net (fo=58, routed)          1.058     4.882    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/io_address_riuclk[16]
    SLICE_X128Y816       LUT5 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.066     4.948 f  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_18/O
                         net (fo=1, routed)           0.116     5.064    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_18_n_0
    SLICE_X129Y816       LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.093     5.157 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_7/O
                         net (fo=1, routed)           0.053     5.210    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_7_n_0
    SLICE_X129Y816       LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.094     5.304 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_1/O
                         net (fo=82, routed)          1.996     7.300    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2riu_wr_en_reg[11]_0
    SLICE_X112Y754       LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.080     7.380 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[12]_i_3/O
                         net (fo=1, routed)           0.690     8.070    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[12]_i_3_n_0
    SLICE_X113Y813       LUT5 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.081     8.151 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[12]_i_1/O
                         net (fo=1, routed)           0.058     8.209    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[12]_i_1_n_0
    SLICE_X113Y813       FDRE                                         r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout6 rise edge)
                                                     10.000    10.000 r  
    E12                                               0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.392    10.392 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000    10.392    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.392 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.497    10.889    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.021    10.910 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.729    11.639    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                      0.190    11.829 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.194    12.023    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X1Y332        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.021    12.044 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X4Y13 (CLOCK_ROOT)   net (fo=1701, routed)        1.060    13.104    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_clk
    SLICE_X113Y813       FDRE                                         r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[12]/C
                         clock pessimism              0.459    13.563    
                         clock uncertainty           -0.072    13.492    
    SLICE_X113Y813       FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.034    13.526    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[12]
  -------------------------------------------------------------------
                         required time                         13.526    
                         arrival time                          -8.209    
  -------------------------------------------------------------------
                         slack                                  5.317    

Slack (MET) :             5.329ns  (required time - arrival time)
  Source:                 dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mmcm_clkout6 rise@10.000ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        4.459ns  (logic 0.557ns (12.492%)  route 3.902ns (87.508%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.111ns = ( 13.111 - 10.000 ) 
    Source Clock Delay      (SCD):    3.745ns
    Clock Pessimism Removal (CPR):    0.459ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.301ns (routing 0.160ns, distribution 1.141ns)
  Clock Net Delay (Destination): 1.067ns (routing 0.148ns, distribution 0.919ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.471     0.471 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000     0.471    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.471 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.580     1.051    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.075 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.824     1.899    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                      0.293     2.192 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.228     2.420    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X1Y332        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.444 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X4Y13 (CLOCK_ROOT)   net (fo=1701, routed)        1.301     3.745    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/CLK
    SLICE_X133Y810       FDRE                                         r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y810       FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.079     3.824 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[16]/Q
                         net (fo=58, routed)          1.058     4.882    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/io_address_riuclk[16]
    SLICE_X128Y816       LUT5 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.066     4.948 f  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_18/O
                         net (fo=1, routed)           0.116     5.064    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_18_n_0
    SLICE_X129Y816       LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.093     5.157 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_7/O
                         net (fo=1, routed)           0.053     5.210    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_7_n_0
    SLICE_X129Y816       LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.094     5.304 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_1/O
                         net (fo=82, routed)          1.944     7.248    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2riu_wr_en_reg[11]_0
    SLICE_X112Y756       LUT6 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.081     7.329 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[9]_i_3/O
                         net (fo=1, routed)           0.683     8.012    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[9]_i_3_n_0
    SLICE_X112Y814       LUT5 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.144     8.156 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[9]_i_1/O
                         net (fo=1, routed)           0.048     8.204    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[9]_i_1_n_0
    SLICE_X112Y814       FDRE                                         r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout6 rise edge)
                                                     10.000    10.000 r  
    E12                                               0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.392    10.392 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000    10.392    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.392 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.497    10.889    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.021    10.910 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.729    11.639    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                      0.190    11.829 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.194    12.023    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X1Y332        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.021    12.044 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X4Y13 (CLOCK_ROOT)   net (fo=1701, routed)        1.067    13.111    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_clk
    SLICE_X112Y814       FDRE                                         r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[9]/C
                         clock pessimism              0.459    13.570    
                         clock uncertainty           -0.072    13.499    
    SLICE_X112Y814       FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.034    13.533    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[9]
  -------------------------------------------------------------------
                         required time                         13.533    
                         arrival time                          -8.204    
  -------------------------------------------------------------------
                         slack                                  5.329    

Slack (MET) :             5.336ns  (required time - arrival time)
  Source:                 dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mmcm_clkout6 rise@10.000ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        4.465ns  (logic 0.414ns (9.272%)  route 4.051ns (90.728%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.125ns = ( 13.125 - 10.000 ) 
    Source Clock Delay      (SCD):    3.745ns
    Clock Pessimism Removal (CPR):    0.459ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.301ns (routing 0.160ns, distribution 1.141ns)
  Clock Net Delay (Destination): 1.081ns (routing 0.148ns, distribution 0.933ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.471     0.471 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000     0.471    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.471 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.580     1.051    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.075 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.824     1.899    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                      0.293     2.192 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.228     2.420    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X1Y332        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.444 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X4Y13 (CLOCK_ROOT)   net (fo=1701, routed)        1.301     3.745    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/CLK
    SLICE_X133Y810       FDRE                                         r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y810       FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.079     3.824 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[16]/Q
                         net (fo=58, routed)          1.058     4.882    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/io_address_riuclk[16]
    SLICE_X128Y816       LUT5 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.066     4.948 f  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_18/O
                         net (fo=1, routed)           0.116     5.064    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_18_n_0
    SLICE_X129Y816       LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.093     5.157 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_7/O
                         net (fo=1, routed)           0.053     5.210    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_7_n_0
    SLICE_X129Y816       LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.094     5.304 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_1/O
                         net (fo=82, routed)          1.999     7.303    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2riu_wr_en_reg[11]_0
    SLICE_X112Y754       LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.032     7.335 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[10]_i_3/O
                         net (fo=1, routed)           0.753     8.088    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[10]_i_3_n_0
    SLICE_X113Y814       LUT5 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.050     8.138 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[10]_i_1/O
                         net (fo=1, routed)           0.072     8.210    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[10]_i_1_n_0
    SLICE_X113Y814       FDRE                                         r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout6 rise edge)
                                                     10.000    10.000 r  
    E12                                               0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.392    10.392 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000    10.392    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.392 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.497    10.889    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.021    10.910 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.729    11.639    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                      0.190    11.829 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.194    12.023    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X1Y332        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.021    12.044 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X4Y13 (CLOCK_ROOT)   net (fo=1701, routed)        1.081    13.125    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_clk
    SLICE_X113Y814       FDRE                                         r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[10]/C
                         clock pessimism              0.459    13.584    
                         clock uncertainty           -0.072    13.513    
    SLICE_X113Y814       FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.033    13.546    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[10]
  -------------------------------------------------------------------
                         required time                         13.546    
                         arrival time                          -8.210    
  -------------------------------------------------------------------
                         slack                                  5.336    

Slack (MET) :             5.463ns  (required time - arrival time)
  Source:                 dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mmcm_clkout6 rise@10.000ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        4.319ns  (logic 0.504ns (11.669%)  route 3.815ns (88.331%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.105ns = ( 13.105 - 10.000 ) 
    Source Clock Delay      (SCD):    3.745ns
    Clock Pessimism Removal (CPR):    0.459ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.301ns (routing 0.160ns, distribution 1.141ns)
  Clock Net Delay (Destination): 1.061ns (routing 0.148ns, distribution 0.913ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.471     0.471 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000     0.471    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.471 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.580     1.051    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.075 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.824     1.899    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                      0.293     2.192 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.228     2.420    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X1Y332        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.444 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X4Y13 (CLOCK_ROOT)   net (fo=1701, routed)        1.301     3.745    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/CLK
    SLICE_X133Y810       FDRE                                         r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y810       FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.079     3.824 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[16]/Q
                         net (fo=58, routed)          1.058     4.882    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/io_address_riuclk[16]
    SLICE_X128Y816       LUT5 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.066     4.948 f  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_18/O
                         net (fo=1, routed)           0.116     5.064    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_18_n_0
    SLICE_X129Y816       LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.093     5.157 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_7/O
                         net (fo=1, routed)           0.053     5.210    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_7_n_0
    SLICE_X129Y816       LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.094     5.304 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_1/O
                         net (fo=82, routed)          1.942     7.246    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2riu_wr_en_reg[11]_0
    SLICE_X112Y756       LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.080     7.326 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[2]_i_3/O
                         net (fo=1, routed)           0.595     7.921    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[2]_i_3_n_0
    SLICE_X112Y810       LUT5 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.092     8.013 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[2]_i_1/O
                         net (fo=1, routed)           0.051     8.064    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[2]_i_1_n_0
    SLICE_X112Y810       FDRE                                         r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout6 rise edge)
                                                     10.000    10.000 r  
    E12                                               0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.392    10.392 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000    10.392    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.392 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.497    10.889    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.021    10.910 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.729    11.639    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                      0.190    11.829 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.194    12.023    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X1Y332        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.021    12.044 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X4Y13 (CLOCK_ROOT)   net (fo=1701, routed)        1.061    13.105    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_clk
    SLICE_X112Y810       FDRE                                         r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[2]/C
                         clock pessimism              0.459    13.564    
                         clock uncertainty           -0.072    13.493    
    SLICE_X112Y810       FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.034    13.527    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[2]
  -------------------------------------------------------------------
                         required time                         13.527    
                         arrival time                          -8.064    
  -------------------------------------------------------------------
                         slack                                  5.463    

Slack (MET) :             5.471ns  (required time - arrival time)
  Source:                 dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mmcm_clkout6 rise@10.000ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        4.304ns  (logic 0.458ns (10.641%)  route 3.846ns (89.359%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.098ns = ( 13.098 - 10.000 ) 
    Source Clock Delay      (SCD):    3.745ns
    Clock Pessimism Removal (CPR):    0.459ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.301ns (routing 0.160ns, distribution 1.141ns)
  Clock Net Delay (Destination): 1.054ns (routing 0.148ns, distribution 0.906ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.471     0.471 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000     0.471    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.471 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.580     1.051    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.075 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.824     1.899    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                      0.293     2.192 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.228     2.420    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X1Y332        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.444 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X4Y13 (CLOCK_ROOT)   net (fo=1701, routed)        1.301     3.745    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/CLK
    SLICE_X133Y810       FDRE                                         r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y810       FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.079     3.824 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[16]/Q
                         net (fo=58, routed)          1.058     4.882    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/io_address_riuclk[16]
    SLICE_X128Y816       LUT5 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.066     4.948 f  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_18/O
                         net (fo=1, routed)           0.116     5.064    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_18_n_0
    SLICE_X129Y816       LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.093     5.157 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_7/O
                         net (fo=1, routed)           0.053     5.210    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_7_n_0
    SLICE_X129Y816       LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.094     5.304 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_1/O
                         net (fo=82, routed)          1.943     7.247    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2riu_wr_en_reg[11]_0
    SLICE_X112Y756       LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.032     7.279 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[14]_i_3/O
                         net (fo=1, routed)           0.625     7.904    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[14]_i_3_n_0
    SLICE_X112Y812       LUT5 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.094     7.998 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[14]_i_1/O
                         net (fo=1, routed)           0.051     8.049    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[14]_i_1_n_0
    SLICE_X112Y812       FDRE                                         r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout6 rise edge)
                                                     10.000    10.000 r  
    E12                                               0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.392    10.392 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000    10.392    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.392 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.497    10.889    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.021    10.910 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.729    11.639    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                      0.190    11.829 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.194    12.023    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X1Y332        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.021    12.044 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X4Y13 (CLOCK_ROOT)   net (fo=1701, routed)        1.054    13.098    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_clk
    SLICE_X112Y812       FDRE                                         r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[14]/C
                         clock pessimism              0.459    13.557    
                         clock uncertainty           -0.072    13.486    
    SLICE_X112Y812       FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.034    13.520    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[14]
  -------------------------------------------------------------------
                         required time                         13.520    
                         arrival time                          -8.049    
  -------------------------------------------------------------------
                         slack                                  5.471    

Slack (MET) :             5.475ns  (required time - arrival time)
  Source:                 dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mmcm_clkout6 rise@10.000ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        4.313ns  (logic 0.527ns (12.219%)  route 3.786ns (87.781%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.111ns = ( 13.111 - 10.000 ) 
    Source Clock Delay      (SCD):    3.745ns
    Clock Pessimism Removal (CPR):    0.459ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.301ns (routing 0.160ns, distribution 1.141ns)
  Clock Net Delay (Destination): 1.067ns (routing 0.148ns, distribution 0.919ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.471     0.471 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000     0.471    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.471 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.580     1.051    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.075 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.824     1.899    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                      0.293     2.192 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.228     2.420    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X1Y332        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.444 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X4Y13 (CLOCK_ROOT)   net (fo=1701, routed)        1.301     3.745    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/CLK
    SLICE_X133Y810       FDRE                                         r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y810       FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.079     3.824 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[16]/Q
                         net (fo=58, routed)          1.058     4.882    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/io_address_riuclk[16]
    SLICE_X128Y816       LUT5 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.066     4.948 f  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_18/O
                         net (fo=1, routed)           0.116     5.064    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_18_n_0
    SLICE_X129Y816       LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.093     5.157 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_7/O
                         net (fo=1, routed)           0.053     5.210    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_7_n_0
    SLICE_X129Y816       LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.094     5.304 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_1/O
                         net (fo=82, routed)          1.935     7.239    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2riu_wr_en_reg[11]_0
    SLICE_X112Y757       LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.052     7.291 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[5]_i_3/O
                         net (fo=1, routed)           0.575     7.866    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[5]_i_3_n_0
    SLICE_X112Y814       LUT5 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.143     8.009 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[5]_i_1/O
                         net (fo=1, routed)           0.049     8.058    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[5]_i_1_n_0
    SLICE_X112Y814       FDRE                                         r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout6 rise edge)
                                                     10.000    10.000 r  
    E12                                               0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.392    10.392 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000    10.392    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.392 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.497    10.889    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.021    10.910 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.729    11.639    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                      0.190    11.829 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.194    12.023    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X1Y332        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.021    12.044 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X4Y13 (CLOCK_ROOT)   net (fo=1701, routed)        1.067    13.111    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_clk
    SLICE_X112Y814       FDRE                                         r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[5]/C
                         clock pessimism              0.459    13.570    
                         clock uncertainty           -0.072    13.499    
    SLICE_X112Y814       FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.034    13.533    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[5]
  -------------------------------------------------------------------
                         required time                         13.533    
                         arrival time                          -8.058    
  -------------------------------------------------------------------
                         slack                                  5.475    

Slack (MET) :             5.485ns  (required time - arrival time)
  Source:                 dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mmcm_clkout6 rise@10.000ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        4.297ns  (logic 0.444ns (10.333%)  route 3.853ns (89.667%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.105ns = ( 13.105 - 10.000 ) 
    Source Clock Delay      (SCD):    3.745ns
    Clock Pessimism Removal (CPR):    0.459ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.301ns (routing 0.160ns, distribution 1.141ns)
  Clock Net Delay (Destination): 1.061ns (routing 0.148ns, distribution 0.913ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.471     0.471 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000     0.471    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.471 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.580     1.051    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.075 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.824     1.899    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                      0.293     2.192 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.228     2.420    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X1Y332        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.444 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X4Y13 (CLOCK_ROOT)   net (fo=1701, routed)        1.301     3.745    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/CLK
    SLICE_X133Y810       FDRE                                         r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y810       FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.079     3.824 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[16]/Q
                         net (fo=58, routed)          1.058     4.882    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/io_address_riuclk[16]
    SLICE_X128Y816       LUT5 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.066     4.948 f  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_18/O
                         net (fo=1, routed)           0.116     5.064    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_18_n_0
    SLICE_X129Y816       LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.093     5.157 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_7/O
                         net (fo=1, routed)           0.053     5.210    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_7_n_0
    SLICE_X129Y816       LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.094     5.304 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_1/O
                         net (fo=82, routed)          1.942     7.246    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2riu_wr_en_reg[11]_0
    SLICE_X112Y756       LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.031     7.277 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[6]_i_3/O
                         net (fo=1, routed)           0.638     7.915    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[6]_i_3_n_0
    SLICE_X112Y810       LUT5 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.081     7.996 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[6]_i_1/O
                         net (fo=1, routed)           0.046     8.042    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[6]_i_1_n_0
    SLICE_X112Y810       FDRE                                         r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout6 rise edge)
                                                     10.000    10.000 r  
    E12                                               0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.392    10.392 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000    10.392    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.392 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.497    10.889    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.021    10.910 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.729    11.639    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                      0.190    11.829 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.194    12.023    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X1Y332        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.021    12.044 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X4Y13 (CLOCK_ROOT)   net (fo=1701, routed)        1.061    13.105    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_clk
    SLICE_X112Y810       FDRE                                         r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[6]/C
                         clock pessimism              0.459    13.564    
                         clock uncertainty           -0.072    13.493    
    SLICE_X112Y810       FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.034    13.527    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[6]
  -------------------------------------------------------------------
                         required time                         13.527    
                         arrival time                          -8.042    
  -------------------------------------------------------------------
                         slack                                  5.485    

Slack (MET) :             5.494ns  (required time - arrival time)
  Source:                 dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mmcm_clkout6 rise@10.000ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        4.296ns  (logic 0.395ns (9.195%)  route 3.901ns (90.805%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.113ns = ( 13.113 - 10.000 ) 
    Source Clock Delay      (SCD):    3.745ns
    Clock Pessimism Removal (CPR):    0.459ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.301ns (routing 0.160ns, distribution 1.141ns)
  Clock Net Delay (Destination): 1.069ns (routing 0.148ns, distribution 0.921ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.471     0.471 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000     0.471    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.471 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.580     1.051    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.075 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.824     1.899    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                      0.293     2.192 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.228     2.420    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X1Y332        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.444 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X4Y13 (CLOCK_ROOT)   net (fo=1701, routed)        1.301     3.745    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/CLK
    SLICE_X133Y810       FDRE                                         r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y810       FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.079     3.824 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[16]/Q
                         net (fo=58, routed)          1.058     4.882    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/io_address_riuclk[16]
    SLICE_X128Y816       LUT5 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.066     4.948 f  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_18/O
                         net (fo=1, routed)           0.116     5.064    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_18_n_0
    SLICE_X129Y816       LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.093     5.157 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_7/O
                         net (fo=1, routed)           0.053     5.210    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_7_n_0
    SLICE_X129Y816       LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.094     5.304 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_1/O
                         net (fo=82, routed)          1.998     7.302    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2riu_wr_en_reg[11]_0
    SLICE_X112Y754       LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.031     7.333 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[11]_i_3/O
                         net (fo=1, routed)           0.627     7.960    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[11]_i_3_n_0
    SLICE_X112Y816       LUT5 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.032     7.992 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[11]_i_1/O
                         net (fo=1, routed)           0.049     8.041    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[11]_i_1_n_0
    SLICE_X112Y816       FDRE                                         r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout6 rise edge)
                                                     10.000    10.000 r  
    E12                                               0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.392    10.392 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000    10.392    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.392 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.497    10.889    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.021    10.910 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.729    11.639    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                      0.190    11.829 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.194    12.023    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X1Y332        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.021    12.044 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X4Y13 (CLOCK_ROOT)   net (fo=1701, routed)        1.069    13.113    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_clk
    SLICE_X112Y816       FDRE                                         r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[11]/C
                         clock pessimism              0.459    13.572    
                         clock uncertainty           -0.072    13.501    
    SLICE_X112Y816       FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.034    13.535    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[11]
  -------------------------------------------------------------------
                         required time                         13.535    
                         arrival time                          -8.041    
  -------------------------------------------------------------------
                         slack                                  5.494    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[22].Gen_Instr_DFF/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/imm_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mmcm_clkout6
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mmcm_clkout6 rise@0.000ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        0.191ns  (logic 0.058ns (30.366%)  route 0.133ns (69.633%))
  Logic Levels:           0  
  Clock Path Skew:        0.106ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.752ns
    Source Clock Delay      (SCD):    3.187ns
    Clock Pessimism Removal (CPR):    0.459ns
  Clock Net Delay (Source):      1.143ns (routing 0.148ns, distribution 0.995ns)
  Clock Net Delay (Destination): 1.308ns (routing 0.160ns, distribution 1.148ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.392     0.392 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000     0.392    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.392 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.497     0.889    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.021     0.910 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.729     1.639    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                      0.190     1.829 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.194     2.023    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X1Y332        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.021     2.044 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X4Y13 (CLOCK_ROOT)   net (fo=1701, routed)        1.143     3.187    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[22].Gen_Instr_DFF/Clk
    SLICE_X137Y815       FDRE                                         r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[22].Gen_Instr_DFF/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y815       FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.058     3.245 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[22].Gen_Instr_DFF/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.133     3.378    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/of_imm_data[6]
    SLICE_X135Y813       FDRE                                         r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/imm_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.471     0.471 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000     0.471    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.471 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.580     1.051    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.075 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.824     1.899    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                      0.293     2.192 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.228     2.420    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X1Y332        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.444 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X4Y13 (CLOCK_ROOT)   net (fo=1701, routed)        1.308     3.752    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X135Y813       FDRE                                         r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/imm_reg_reg[6]/C
                         clock pessimism             -0.459     3.293    
    SLICE_X135Y813       FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.052     3.345    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/imm_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.345    
                         arrival time                           3.378    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_read_data_ub_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0/Using_IO_Bus.io_bus_read_data_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mmcm_clkout6
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mmcm_clkout6 rise@0.000ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.058ns (30.208%)  route 0.134ns (69.792%))
  Logic Levels:           0  
  Clock Path Skew:        0.107ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.742ns
    Source Clock Delay      (SCD):    3.175ns
    Clock Pessimism Removal (CPR):    0.459ns
  Clock Net Delay (Source):      1.131ns (routing 0.148ns, distribution 0.983ns)
  Clock Net Delay (Destination): 1.298ns (routing 0.160ns, distribution 1.138ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.392     0.392 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000     0.392    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.392 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.497     0.889    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.021     0.910 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.729     1.639    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                      0.190     1.829 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.194     2.023    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X1Y332        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.021     2.044 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X4Y13 (CLOCK_ROOT)   net (fo=1701, routed)        1.131     3.175    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/CLK
    SLICE_X129Y818       FDRE                                         r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_read_data_ub_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y818       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     3.233 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_read_data_ub_reg[22]/Q
                         net (fo=1, routed)           0.134     3.367    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0/IO_Read_Data[22]
    SLICE_X132Y818       FDRE                                         r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0/Using_IO_Bus.io_bus_read_data_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.471     0.471 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000     0.471    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.471 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.580     1.051    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.075 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.824     1.899    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                      0.293     2.192 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.228     2.420    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X1Y332        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.444 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X4Y13 (CLOCK_ROOT)   net (fo=1701, routed)        1.298     3.742    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0/Clk
    SLICE_X132Y818       FDRE                                         r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0/Using_IO_Bus.io_bus_read_data_reg[22]/C
                         clock pessimism             -0.459     3.283    
    SLICE_X132Y818       FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.050     3.333    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0/Using_IO_Bus.io_bus_read_data_reg[22]
  -------------------------------------------------------------------
                         required time                         -3.333    
                         arrival time                           3.367    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_read_data_ub_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0/Using_IO_Bus.io_bus_read_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mmcm_clkout6
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mmcm_clkout6 rise@0.000ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        0.185ns  (logic 0.058ns (31.351%)  route 0.127ns (68.649%))
  Logic Levels:           0  
  Clock Path Skew:        0.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.714ns
    Source Clock Delay      (SCD):    3.157ns
    Clock Pessimism Removal (CPR):    0.459ns
  Clock Net Delay (Source):      1.113ns (routing 0.148ns, distribution 0.965ns)
  Clock Net Delay (Destination): 1.270ns (routing 0.160ns, distribution 1.110ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.392     0.392 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000     0.392    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.392 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.497     0.889    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.021     0.910 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.729     1.639    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                      0.190     1.829 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.194     2.023    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X1Y332        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.021     2.044 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X4Y13 (CLOCK_ROOT)   net (fo=1701, routed)        1.113     3.157    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/CLK
    SLICE_X124Y810       FDRE                                         r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_read_data_ub_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y810       FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.058     3.215 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_read_data_ub_reg[7]/Q
                         net (fo=1, routed)           0.127     3.342    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0/IO_Read_Data[7]
    SLICE_X125Y810       FDRE                                         r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0/Using_IO_Bus.io_bus_read_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.471     0.471 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000     0.471    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.471 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.580     1.051    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.075 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.824     1.899    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                      0.293     2.192 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.228     2.420    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X1Y332        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.444 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X4Y13 (CLOCK_ROOT)   net (fo=1701, routed)        1.270     3.714    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0/Clk
    SLICE_X125Y810       FDRE                                         r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0/Using_IO_Bus.io_bus_read_data_reg[7]/C
                         clock pessimism             -0.459     3.255    
    SLICE_X125Y810       FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.052     3.307    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0/Using_IO_Bus.io_bus_read_data_reg[7]
  -------------------------------------------------------------------
                         required time                         -3.307    
                         arrival time                           3.342    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[18]/C
                            (rising edge-triggered cell FDSE clocked by mmcm_clkout6  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][13]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by mmcm_clkout6  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mmcm_clkout6
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout6 rise@0.000ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        0.106ns  (logic 0.041ns (38.679%)  route 0.065ns (61.321%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.447ns
    Source Clock Delay      (SCD):    2.108ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Net Delay (Source):      0.735ns (routing 0.090ns, distribution 0.645ns)
  Clock Net Delay (Destination): 0.850ns (routing 0.097ns, distribution 0.753ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.317     0.317 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000     0.317    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.317 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.319     0.636    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.014     0.650 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.456     1.106    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                      0.130     1.236 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.123     1.359    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X1Y332        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.014     1.373 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X4Y13 (CLOCK_ROOT)   net (fo=1701, routed)        0.735     2.108    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X133Y809       FDSE                                         r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y809       FDSE (Prop_DFF2_SLICEM_C_Q)
                                                      0.041     2.149 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[18]/Q
                         net (fo=4, routed)           0.065     2.214    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/S62_in
    SLICE_X133Y808       SRL16E                                       r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][13]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.369     0.369 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000     0.369    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.369 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.372     0.741    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.016     0.757 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.510     1.267    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                      0.170     1.437 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.144     1.581    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X1Y332        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.016     1.597 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X4Y13 (CLOCK_ROOT)   net (fo=1701, routed)        0.850     2.447    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X133Y808       SRL16E                                       r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][13]_srl4/CLK
                         clock pessimism             -0.294     2.152    
    SLICE_X133Y808       SRL16E (Hold_F5LUT_SLICEM_CLK_D)
                                                      0.024     2.176    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][13]_srl4
  -------------------------------------------------------------------
                         required time                         -2.176    
                         arrival time                           2.214    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[24]/C
                            (rising edge-triggered cell FDSE clocked by mmcm_clkout6  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][7]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by mmcm_clkout6  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mmcm_clkout6
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout6 rise@0.000ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        0.104ns  (logic 0.039ns (37.500%)  route 0.065ns (62.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.447ns
    Source Clock Delay      (SCD):    2.107ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Net Delay (Source):      0.734ns (routing 0.090ns, distribution 0.644ns)
  Clock Net Delay (Destination): 0.850ns (routing 0.097ns, distribution 0.753ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.317     0.317 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000     0.317    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.317 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.319     0.636    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.014     0.650 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.456     1.106    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                      0.130     1.236 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.123     1.359    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X1Y332        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.014     1.373 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X4Y13 (CLOCK_ROOT)   net (fo=1701, routed)        0.734     2.107    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X133Y809       FDSE                                         r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y809       FDSE (Prop_GFF_SLICEM_C_Q)
                                                      0.039     2.146 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[24]/Q
                         net (fo=4, routed)           0.065     2.211    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/S32_in
    SLICE_X133Y808       SRL16E                                       r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][7]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.369     0.369 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000     0.369    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.369 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.372     0.741    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.016     0.757 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.510     1.267    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                      0.170     1.437 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.144     1.581    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X1Y332        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.016     1.597 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X4Y13 (CLOCK_ROOT)   net (fo=1701, routed)        0.850     2.447    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X133Y808       SRL16E                                       r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][7]_srl4/CLK
                         clock pessimism             -0.294     2.152    
    SLICE_X133Y808       SRL16E (Hold_H6LUT_SLICEM_CLK_D)
                                                      0.018     2.170    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][7]_srl4
  -------------------------------------------------------------------
                         required time                         -2.170    
                         arrival time                           2.211    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i/Using_FPGA.Native/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by mmcm_clkout6  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mmcm_clkout6
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mmcm_clkout6 rise@0.000ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.060ns (23.437%)  route 0.196ns (76.562%))
  Logic Levels:           0  
  Clock Path Skew:        0.129ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.779ns
    Source Clock Delay      (SCD):    3.191ns
    Clock Pessimism Removal (CPR):    0.459ns
  Clock Net Delay (Source):      1.147ns (routing 0.148ns, distribution 0.999ns)
  Clock Net Delay (Destination): 1.335ns (routing 0.160ns, distribution 1.175ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.392     0.392 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000     0.392    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.392 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.497     0.889    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.021     0.910 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.729     1.639    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                      0.190     1.829 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.194     2.023    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X1Y332        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.021     2.044 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X4Y13 (CLOCK_ROOT)   net (fo=1701, routed)        1.147     3.191    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X137Y818       FDRE                                         r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y818       FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.060     3.251 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[4]/Q
                         net (fo=132, routed)         0.196     3.447    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i/Using_FPGA.Native/ADDRD0
    SLICE_X138Y812       RAMD32                                       r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i/Using_FPGA.Native/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.471     0.471 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000     0.471    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.471 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.580     1.051    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.075 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.824     1.899    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                      0.293     2.192 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.228     2.420    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X1Y332        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.444 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X4Y13 (CLOCK_ROOT)   net (fo=1701, routed)        1.335     3.779    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i/Using_FPGA.Native/WCLK
    SLICE_X138Y812       RAMD32                                       r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i/Using_FPGA.Native/RAMA/CLK
                         clock pessimism             -0.459     3.320    
    SLICE_X138Y812       RAMD32 (Hold_E5LUT_SLICEM_CLK_WADR0)
                                                      0.085     3.405    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i/Using_FPGA.Native/RAMA
  -------------------------------------------------------------------
                         required time                         -3.405    
                         arrival time                           3.447    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i/Using_FPGA.Native/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by mmcm_clkout6  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mmcm_clkout6
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mmcm_clkout6 rise@0.000ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.060ns (23.437%)  route 0.196ns (76.562%))
  Logic Levels:           0  
  Clock Path Skew:        0.129ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.779ns
    Source Clock Delay      (SCD):    3.191ns
    Clock Pessimism Removal (CPR):    0.459ns
  Clock Net Delay (Source):      1.147ns (routing 0.148ns, distribution 0.999ns)
  Clock Net Delay (Destination): 1.335ns (routing 0.160ns, distribution 1.175ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.392     0.392 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000     0.392    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.392 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.497     0.889    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.021     0.910 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.729     1.639    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                      0.190     1.829 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.194     2.023    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X1Y332        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.021     2.044 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X4Y13 (CLOCK_ROOT)   net (fo=1701, routed)        1.147     3.191    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X137Y818       FDRE                                         r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y818       FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.060     3.251 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[4]/Q
                         net (fo=132, routed)         0.196     3.447    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i/Using_FPGA.Native/ADDRD0
    SLICE_X138Y812       RAMD32                                       r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i/Using_FPGA.Native/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.471     0.471 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000     0.471    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.471 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.580     1.051    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.075 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.824     1.899    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                      0.293     2.192 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.228     2.420    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X1Y332        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.444 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X4Y13 (CLOCK_ROOT)   net (fo=1701, routed)        1.335     3.779    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i/Using_FPGA.Native/WCLK
    SLICE_X138Y812       RAMD32                                       r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
                         clock pessimism             -0.459     3.320    
    SLICE_X138Y812       RAMD32 (Hold_E6LUT_SLICEM_CLK_WADR0)
                                                      0.085     3.405    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i/Using_FPGA.Native/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -3.405    
                         arrival time                           3.447    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i/Using_FPGA.Native/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by mmcm_clkout6  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mmcm_clkout6
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mmcm_clkout6 rise@0.000ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.060ns (23.437%)  route 0.196ns (76.562%))
  Logic Levels:           0  
  Clock Path Skew:        0.129ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.779ns
    Source Clock Delay      (SCD):    3.191ns
    Clock Pessimism Removal (CPR):    0.459ns
  Clock Net Delay (Source):      1.147ns (routing 0.148ns, distribution 0.999ns)
  Clock Net Delay (Destination): 1.335ns (routing 0.160ns, distribution 1.175ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.392     0.392 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000     0.392    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.392 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.497     0.889    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.021     0.910 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.729     1.639    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                      0.190     1.829 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.194     2.023    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X1Y332        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.021     2.044 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X4Y13 (CLOCK_ROOT)   net (fo=1701, routed)        1.147     3.191    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X137Y818       FDRE                                         r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y818       FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.060     3.251 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[4]/Q
                         net (fo=132, routed)         0.196     3.447    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i/Using_FPGA.Native/ADDRD0
    SLICE_X138Y812       RAMD32                                       r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i/Using_FPGA.Native/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.471     0.471 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000     0.471    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.471 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.580     1.051    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.075 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.824     1.899    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                      0.293     2.192 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.228     2.420    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X1Y332        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.444 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X4Y13 (CLOCK_ROOT)   net (fo=1701, routed)        1.335     3.779    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i/Using_FPGA.Native/WCLK
    SLICE_X138Y812       RAMD32                                       r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i/Using_FPGA.Native/RAMB/CLK
                         clock pessimism             -0.459     3.320    
    SLICE_X138Y812       RAMD32 (Hold_F5LUT_SLICEM_CLK_WADR0)
                                                      0.085     3.405    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i/Using_FPGA.Native/RAMB
  -------------------------------------------------------------------
                         required time                         -3.405    
                         arrival time                           3.447    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i/Using_FPGA.Native/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by mmcm_clkout6  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mmcm_clkout6
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mmcm_clkout6 rise@0.000ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.060ns (23.437%)  route 0.196ns (76.562%))
  Logic Levels:           0  
  Clock Path Skew:        0.129ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.779ns
    Source Clock Delay      (SCD):    3.191ns
    Clock Pessimism Removal (CPR):    0.459ns
  Clock Net Delay (Source):      1.147ns (routing 0.148ns, distribution 0.999ns)
  Clock Net Delay (Destination): 1.335ns (routing 0.160ns, distribution 1.175ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.392     0.392 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000     0.392    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.392 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.497     0.889    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.021     0.910 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.729     1.639    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                      0.190     1.829 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.194     2.023    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X1Y332        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.021     2.044 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X4Y13 (CLOCK_ROOT)   net (fo=1701, routed)        1.147     3.191    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X137Y818       FDRE                                         r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y818       FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.060     3.251 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[4]/Q
                         net (fo=132, routed)         0.196     3.447    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i/Using_FPGA.Native/ADDRD0
    SLICE_X138Y812       RAMD32                                       r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i/Using_FPGA.Native/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.471     0.471 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000     0.471    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.471 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.580     1.051    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.075 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.824     1.899    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                      0.293     2.192 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.228     2.420    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X1Y332        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.444 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X4Y13 (CLOCK_ROOT)   net (fo=1701, routed)        1.335     3.779    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i/Using_FPGA.Native/WCLK
    SLICE_X138Y812       RAMD32                                       r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
                         clock pessimism             -0.459     3.320    
    SLICE_X138Y812       RAMD32 (Hold_F6LUT_SLICEM_CLK_WADR0)
                                                      0.085     3.405    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i/Using_FPGA.Native/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -3.405    
                         arrival time                           3.447    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i/Using_FPGA.Native/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by mmcm_clkout6  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mmcm_clkout6
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mmcm_clkout6 rise@0.000ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.060ns (23.437%)  route 0.196ns (76.562%))
  Logic Levels:           0  
  Clock Path Skew:        0.129ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.779ns
    Source Clock Delay      (SCD):    3.191ns
    Clock Pessimism Removal (CPR):    0.459ns
  Clock Net Delay (Source):      1.147ns (routing 0.148ns, distribution 0.999ns)
  Clock Net Delay (Destination): 1.335ns (routing 0.160ns, distribution 1.175ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.392     0.392 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000     0.392    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.392 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.497     0.889    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.021     0.910 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.729     1.639    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                      0.190     1.829 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.194     2.023    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X1Y332        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.021     2.044 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X4Y13 (CLOCK_ROOT)   net (fo=1701, routed)        1.147     3.191    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X137Y818       FDRE                                         r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y818       FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.060     3.251 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[4]/Q
                         net (fo=132, routed)         0.196     3.447    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i/Using_FPGA.Native/ADDRD0
    SLICE_X138Y812       RAMD32                                       r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i/Using_FPGA.Native/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.471     0.471 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000     0.471    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.471 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.580     1.051    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.075 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.824     1.899    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                      0.293     2.192 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.228     2.420    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X1Y332        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.444 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X4Y13 (CLOCK_ROOT)   net (fo=1701, routed)        1.335     3.779    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i/Using_FPGA.Native/WCLK
    SLICE_X138Y812       RAMD32                                       r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i/Using_FPGA.Native/RAMC/CLK
                         clock pessimism             -0.459     3.320    
    SLICE_X138Y812       RAMD32 (Hold_G5LUT_SLICEM_CLK_WADR0)
                                                      0.085     3.405    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i/Using_FPGA.Native/RAMC
  -------------------------------------------------------------------
                         required time                         -3.405    
                         arrival time                           3.447    
  -------------------------------------------------------------------
                         slack                                  0.042    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm_clkout6
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6 }

Check Type        Corner  Lib Pin                   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location                 Pin
Min Period        n/a     BITSLICE_CONTROL/RIU_CLK  n/a            3.846         10.000      6.154      BITSLICE_CONTROL_X1Y96   dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Min Period        n/a     BITSLICE_CONTROL/RIU_CLK  n/a            3.846         10.000      6.154      BITSLICE_CONTROL_X1Y97   dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Min Period        n/a     BITSLICE_CONTROL/RIU_CLK  n/a            3.846         10.000      6.154      BITSLICE_CONTROL_X1Y116  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Min Period        n/a     BITSLICE_CONTROL/RIU_CLK  n/a            3.846         10.000      6.154      BITSLICE_CONTROL_X1Y117  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Min Period        n/a     BITSLICE_CONTROL/RIU_CLK  n/a            3.846         10.000      6.154      BITSLICE_CONTROL_X1Y118  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Min Period        n/a     BITSLICE_CONTROL/RIU_CLK  n/a            3.846         10.000      6.154      BITSLICE_CONTROL_X1Y119  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Min Period        n/a     BITSLICE_CONTROL/RIU_CLK  n/a            3.846         10.000      6.154      BITSLICE_CONTROL_X1Y98   dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Min Period        n/a     BITSLICE_CONTROL/RIU_CLK  n/a            3.846         10.000      6.154      BITSLICE_CONTROL_X1Y99   dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Min Period        n/a     BITSLICE_CONTROL/RIU_CLK  n/a            3.846         10.000      6.154      BITSLICE_CONTROL_X1Y100  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Min Period        n/a     BITSLICE_CONTROL/RIU_CLK  n/a            3.846         10.000      6.154      BITSLICE_CONTROL_X1Y101  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/RIU_CLK  n/a            1.731         5.000       3.269      BITSLICE_CONTROL_X1Y107  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/RIU_CLK  n/a            1.731         5.000       3.269      BITSLICE_CONTROL_X1Y109  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/RIU_CLK  n/a            1.731         5.000       3.269      BITSLICE_CONTROL_X1Y112  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/RIU_CLK  n/a            1.731         5.000       3.269      BITSLICE_CONTROL_X1Y97   dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/RIU_CLK  n/a            1.731         5.000       3.269      BITSLICE_CONTROL_X1Y98   dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/RIU_CLK  n/a            1.731         5.000       3.269      BITSLICE_CONTROL_X1Y101  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/RIU_CLK  n/a            1.731         5.000       3.269      BITSLICE_CONTROL_X1Y102  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/RIU_CLK  n/a            1.731         5.000       3.269      BITSLICE_CONTROL_X1Y102  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/RIU_CLK  n/a            1.731         5.000       3.269      BITSLICE_CONTROL_X1Y103  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/RIU_CLK  n/a            1.731         5.000       3.269      BITSLICE_CONTROL_X1Y104  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/RIU_CLK  n/a            1.731         5.000       3.269      BITSLICE_CONTROL_X1Y118  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/RIU_CLK  n/a            1.731         5.000       3.269      BITSLICE_CONTROL_X1Y101  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/RIU_CLK  n/a            1.731         5.000       3.269      BITSLICE_CONTROL_X1Y106  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/RIU_CLK  n/a            1.731         5.000       3.269      BITSLICE_CONTROL_X1Y114  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/RIU_CLK  n/a            1.731         5.000       3.269      BITSLICE_CONTROL_X1Y96   dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/RIU_CLK  n/a            1.731         5.000       3.269      BITSLICE_CONTROL_X1Y116  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/RIU_CLK  n/a            1.731         5.000       3.269      BITSLICE_CONTROL_X1Y117  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/RIU_CLK  n/a            1.731         5.000       3.269      BITSLICE_CONTROL_X1Y117  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/RIU_CLK  n/a            1.731         5.000       3.269      BITSLICE_CONTROL_X1Y119  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/RIU_CLK  n/a            1.731         5.000       3.269      BITSLICE_CONTROL_X1Y99   dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK



---------------------------------------------------------------------------------------------------
From Clock:  vcu118_sys_clock_mmcm0/inst/clk_in1
  To Clock:  vcu118_sys_clock_mmcm0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.550ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vcu118_sys_clock_mmcm0/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { vcu118_sys_clock_mmcm0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location    Pin
Min Period        n/a     MMCME4_ADV/CLKIN1  n/a            1.071         10.000      8.929      MMCM_X1Y11  vcu118_sys_clock_mmcm0/inst/mmcme3_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME4_ADV/CLKIN1  n/a            0.450         5.000       4.550      MMCM_X1Y11  vcu118_sys_clock_mmcm0/inst/mmcme3_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME4_ADV/CLKIN1  n/a            0.450         5.000       4.550      MMCM_X1Y11  vcu118_sys_clock_mmcm0/inst/mmcme3_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME4_ADV/CLKIN1  n/a            0.450         5.000       4.550      MMCM_X1Y11  vcu118_sys_clock_mmcm0/inst/mmcme3_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME4_ADV/CLKIN1  n/a            0.450         5.000       4.550      MMCM_X1Y11  vcu118_sys_clock_mmcm0/inst/mmcme3_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out4_clk_wiz_0
  To Clock:  clk_out4_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.572ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.030ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.562ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.572ns  (required time - arrival time)
  Source:                 safe_reset/sync_clock4/gen_reset_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rxd_sync/sync_1_reg/S
                            (rising edge-triggered cell FDSE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out4_clk_wiz_0 rise@10.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.782ns  (logic 0.079ns (1.015%)  route 7.703ns (98.985%))
  Logic Levels:           0  
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.684ns = ( 12.684 - 10.000 ) 
    Source Clock Delay      (SCD):    3.189ns
    Clock Pessimism Removal (CPR):    0.320ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.216ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    2.684ns
    Common Clock Delay      (CCD):    1.244ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      2.709ns (routing 1.084ns, distribution 1.625ns)
  Clock Net Delay (Destination): 2.443ns (routing 1.003ns, distribution 1.440ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X1Y292        BUFGCE                       0.000     0.000 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.914     0.914    vcu118_sys_clock_mmcm0/inst/clk_in1
    MMCM_X1Y11           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.686     0.228 r  vcu118_sys_clock_mmcm0/inst/mmcme3_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.228     0.456    vcu118_sys_clock_mmcm0/inst/clk_out4_clk_wiz_0
    BUFGCE_X1Y266        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.480 r  vcu118_sys_clock_mmcm0/inst/clkout4_buf/O
    X3Y9 (CLOCK_ROOT)    net (fo=65582, routed)       2.709     3.189    safe_reset/sync_clock4/clk_out4
    SLICE_X111Y745       FDPE                                         r  safe_reset/sync_clock4/gen_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y745       FDPE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     3.268 r  safe_reset/sync_clock4/gen_reset_reg[0]/Q
                         net (fo=3178, routed)        7.703    10.971    uart_rxd_sync/Q[0]
    SLR Crossing[2->1]   
    BITSLICE_RX_TX_X1Y277
                         FDSE                                         r  uart_rxd_sync/sync_1_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCE_X1Y292        BUFGCE                       0.000    10.000 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.812    10.812    vcu118_sys_clock_mmcm0/inst/clk_in1
    MMCM_X1Y11           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.785    10.027 r  vcu118_sys_clock_mmcm0/inst/mmcme3_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.193    10.220    vcu118_sys_clock_mmcm0/inst/clk_out4_clk_wiz_0
    BUFGCE_X1Y266        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.021    10.241 r  vcu118_sys_clock_mmcm0/inst/clkout4_buf/O
    X3Y9 (CLOCK_ROOT)    net (fo=65582, routed)       2.443    12.684    uart_rxd_sync/clk_out4
    SLR Crossing[2->1]   
    BITSLICE_RX_TX_X1Y277
                         FDSE                                         r  uart_rxd_sync/sync_1_reg/C
                         clock pessimism              0.320    13.004    
                         inter-SLR compensation      -0.216    12.788    
                         clock uncertainty           -0.068    12.720    
    BITSLICE_RX_TX_X1Y277
                         FDSE (Setup_IN_FF_BITSLICE_COMPONENT_RX_TX_C_S)
                                                     -0.177    12.543    uart_rxd_sync/sync_1_reg
  -------------------------------------------------------------------
                         required time                         12.543    
                         arrival time                         -10.971    
  -------------------------------------------------------------------
                         slack                                  1.572    

Slack (MET) :             1.818ns  (required time - arrival time)
  Source:                 dut_/tile/frontend/s1_pc_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut_/tile/frontend/icache/s2_tl_error_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out4_clk_wiz_0 rise@10.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.039ns  (logic 1.000ns (12.439%)  route 7.039ns (87.561%))
  Logic Levels:           11  (CARRY8=1 LUT4=4 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.758ns = ( 12.758 - 10.000 ) 
    Source Clock Delay      (SCD):    3.280ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.800ns (routing 1.084ns, distribution 1.716ns)
  Clock Net Delay (Destination): 2.517ns (routing 1.003ns, distribution 1.514ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X1Y292        BUFGCE                       0.000     0.000 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.914     0.914    vcu118_sys_clock_mmcm0/inst/clk_in1
    MMCM_X1Y11           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.686     0.228 r  vcu118_sys_clock_mmcm0/inst/mmcme3_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.228     0.456    vcu118_sys_clock_mmcm0/inst/clk_out4_clk_wiz_0
    BUFGCE_X1Y266        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.480 r  vcu118_sys_clock_mmcm0/inst/clkout4_buf/O
    X3Y9 (CLOCK_ROOT)    net (fo=65582, routed)       2.800     3.280    dut_/tile/frontend/clk_out4
    SLICE_X113Y622       FDRE                                         r  dut_/tile/frontend/s1_pc_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y622       FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     3.358 r  dut_/tile/frontend/s1_pc_reg[18]/Q
                         net (fo=47, routed)          1.793     5.151    dut_/tile/frontend/tlb/s1_pc_reg[39][16]
    SLICE_X167Y644       LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.081     5.232 r  dut_/tile/frontend/tlb/valid[25]_i_10/O
                         net (fo=1, routed)           0.044     5.276    dut_/tile/frontend/tlb/valid[25]_i_10_n_0
    SLICE_X167Y644       LUT4 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.081     5.357 f  dut_/tile/frontend/tlb/valid[25]_i_5/O
                         net (fo=2, routed)           0.137     5.494    dut_/tile/frontend/tlb/valid[25]_i_5_n_0
    SLICE_X166Y646       LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.092     5.586 r  dut_/tile/frontend/tlb/_T_1969[0]_i_17/O
                         net (fo=29, routed)          1.034     6.620    dut_/tile/frontend/tlb/_T_1969[0]_i_17_n_0
    SLICE_X138Y661       LUT4 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.031     6.651 r  dut_/tile/frontend/tlb/refill_addr[30]_i_12/O
                         net (fo=1, routed)           0.137     6.788    dut_/tile/frontend/tlb/refill_addr[30]_i_12_n_0
    SLICE_X138Y662       LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.081     6.869 r  dut_/tile/frontend/tlb/refill_addr[30]_i_6/O
                         net (fo=1, routed)           0.763     7.632    dut_/tile/frontend/tlb/refill_addr[30]_i_6_n_0
    SLICE_X157Y659       LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.080     7.712 r  dut_/tile/frontend/tlb/refill_addr[30]_i_2/O
                         net (fo=1, routed)           0.657     8.369    dut_/tile/core/csr/reg_entries_4_reg[60]
    SLICE_X140Y654       LUT4 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.080     8.449 r  dut_/tile/core/csr/refill_addr[30]_i_1/O
                         net (fo=5, routed)           0.411     8.860    dut_/tile/frontend/icache/reg_mstatus_prv_reg[1][0]
    SLICE_X140Y629       LUT4 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.051     8.911 r  dut_/tile/frontend/icache/s2_tag_hit_3_i_6/O
                         net (fo=1, routed)           0.008     8.919    dut_/tile/frontend/icache/s2_tag_hit_3_i_6_n_0
    SLICE_X140Y629       CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[6])
                                                      0.058     8.977 r  dut_/tile/frontend/icache/s2_tag_hit_3_reg_i_2/CO[6]
                         net (fo=1, routed)           1.247    10.224    dut_/tile/frontend/icache/_T_412
    SLICE_X105Y663       LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.144    10.368 r  dut_/tile/frontend/icache/s2_tag_hit_3_i_1/O
                         net (fo=3, routed)           0.782    11.150    dut_/tile/frontend/icache/s1_tag_hit_3
    SLICE_X113Y644       LUT5 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.143    11.293 r  dut_/tile/frontend/icache/s2_tl_error_i_1/O
                         net (fo=1, routed)           0.026    11.319    dut_/tile/frontend/icache/_T_708
    SLICE_X113Y644       FDRE                                         r  dut_/tile/frontend/icache/s2_tl_error_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCE_X1Y292        BUFGCE                       0.000    10.000 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.812    10.812    vcu118_sys_clock_mmcm0/inst/clk_in1
    MMCM_X1Y11           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.785    10.027 r  vcu118_sys_clock_mmcm0/inst/mmcme3_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.193    10.220    vcu118_sys_clock_mmcm0/inst/clk_out4_clk_wiz_0
    BUFGCE_X1Y266        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.021    10.241 r  vcu118_sys_clock_mmcm0/inst/clkout4_buf/O
    X3Y9 (CLOCK_ROOT)    net (fo=65582, routed)       2.517    12.758    dut_/tile/frontend/icache/clk_out4
    SLICE_X113Y644       FDRE                                         r  dut_/tile/frontend/icache/s2_tl_error_reg/C
                         clock pessimism              0.412    13.170    
                         clock uncertainty           -0.068    13.102    
    SLICE_X113Y644       FDRE (Setup_BFF2_SLICEM_C_D)
                                                      0.035    13.137    dut_/tile/frontend/icache/s2_tl_error_reg
  -------------------------------------------------------------------
                         required time                         13.137    
                         arrival time                         -11.319    
  -------------------------------------------------------------------
                         slack                                  1.818    

Slack (MET) :             1.968ns  (required time - arrival time)
  Source:                 dut_/tile/frontend/s1_pc_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut_/tile/frontend/icache/s2_hit_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out4_clk_wiz_0 rise@10.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.844ns  (logic 0.928ns (11.831%)  route 6.916ns (88.169%))
  Logic Levels:           11  (CARRY8=1 LUT4=5 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.798ns = ( 12.798 - 10.000 ) 
    Source Clock Delay      (SCD):    3.280ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.800ns (routing 1.084ns, distribution 1.716ns)
  Clock Net Delay (Destination): 2.557ns (routing 1.003ns, distribution 1.554ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X1Y292        BUFGCE                       0.000     0.000 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.914     0.914    vcu118_sys_clock_mmcm0/inst/clk_in1
    MMCM_X1Y11           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.686     0.228 r  vcu118_sys_clock_mmcm0/inst/mmcme3_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.228     0.456    vcu118_sys_clock_mmcm0/inst/clk_out4_clk_wiz_0
    BUFGCE_X1Y266        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.480 r  vcu118_sys_clock_mmcm0/inst/clkout4_buf/O
    X3Y9 (CLOCK_ROOT)    net (fo=65582, routed)       2.800     3.280    dut_/tile/frontend/clk_out4
    SLICE_X113Y622       FDRE                                         r  dut_/tile/frontend/s1_pc_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y622       FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     3.358 r  dut_/tile/frontend/s1_pc_reg[18]/Q
                         net (fo=47, routed)          1.793     5.151    dut_/tile/frontend/tlb/s1_pc_reg[39][16]
    SLICE_X167Y644       LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.081     5.232 r  dut_/tile/frontend/tlb/valid[25]_i_10/O
                         net (fo=1, routed)           0.044     5.276    dut_/tile/frontend/tlb/valid[25]_i_10_n_0
    SLICE_X167Y644       LUT4 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.081     5.357 f  dut_/tile/frontend/tlb/valid[25]_i_5/O
                         net (fo=2, routed)           0.137     5.494    dut_/tile/frontend/tlb/valid[25]_i_5_n_0
    SLICE_X166Y646       LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.092     5.586 r  dut_/tile/frontend/tlb/_T_1969[0]_i_17/O
                         net (fo=29, routed)          1.034     6.620    dut_/tile/frontend/tlb/_T_1969[0]_i_17_n_0
    SLICE_X138Y661       LUT4 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.031     6.651 r  dut_/tile/frontend/tlb/refill_addr[30]_i_12/O
                         net (fo=1, routed)           0.137     6.788    dut_/tile/frontend/tlb/refill_addr[30]_i_12_n_0
    SLICE_X138Y662       LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.081     6.869 r  dut_/tile/frontend/tlb/refill_addr[30]_i_6/O
                         net (fo=1, routed)           0.763     7.632    dut_/tile/frontend/tlb/refill_addr[30]_i_6_n_0
    SLICE_X157Y659       LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.080     7.712 r  dut_/tile/frontend/tlb/refill_addr[30]_i_2/O
                         net (fo=1, routed)           0.657     8.369    dut_/tile/core/csr/reg_entries_4_reg[60]
    SLICE_X140Y654       LUT4 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.080     8.449 r  dut_/tile/core/csr/refill_addr[30]_i_1/O
                         net (fo=5, routed)           0.364     8.813    dut_/tile/frontend/icache/reg_mstatus_prv_reg[1][0]
    SLICE_X140Y631       LUT4 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.080     8.893 r  dut_/tile/frontend/icache/s2_tag_hit_0_i_6/O
                         net (fo=1, routed)           0.008     8.901    dut_/tile/frontend/icache/s2_tag_hit_0_i_6_n_0
    SLICE_X140Y631       CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[6])
                                                      0.058     8.959 r  dut_/tile/frontend/icache/s2_tag_hit_0_reg_i_2/CO[6]
                         net (fo=1, routed)           1.254    10.213    dut_/tile/frontend/icache/_T_328
    SLICE_X106Y666       LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.092    10.305 r  dut_/tile/frontend/icache/s2_tag_hit_0_i_1/O
                         net (fo=3, routed)           0.667    10.972    dut_/tile/frontend/icache/s1_tag_hit_0
    SLICE_X113Y660       LUT4 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.094    11.066 r  dut_/tile/frontend/icache/s2_hit_i_1/O
                         net (fo=1, routed)           0.058    11.124    dut_/tile/frontend/icache/s2_hit0
    SLICE_X113Y660       FDRE                                         r  dut_/tile/frontend/icache/s2_hit_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCE_X1Y292        BUFGCE                       0.000    10.000 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.812    10.812    vcu118_sys_clock_mmcm0/inst/clk_in1
    MMCM_X1Y11           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.785    10.027 r  vcu118_sys_clock_mmcm0/inst/mmcme3_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.193    10.220    vcu118_sys_clock_mmcm0/inst/clk_out4_clk_wiz_0
    BUFGCE_X1Y266        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.021    10.241 r  vcu118_sys_clock_mmcm0/inst/clkout4_buf/O
    X3Y9 (CLOCK_ROOT)    net (fo=65582, routed)       2.557    12.798    dut_/tile/frontend/icache/clk_out4
    SLICE_X113Y660       FDRE                                         r  dut_/tile/frontend/icache/s2_hit_reg/C
                         clock pessimism              0.328    13.126    
                         clock uncertainty           -0.068    13.058    
    SLICE_X113Y660       FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.034    13.092    dut_/tile/frontend/icache/s2_hit_reg
  -------------------------------------------------------------------
                         required time                         13.092    
                         arrival time                         -11.124    
  -------------------------------------------------------------------
                         slack                                  1.968    

Slack (MET) :             2.184ns  (required time - arrival time)
  Source:                 dut_/tile_2/frontend/s1_pc_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut_/tile_2/frontend/icache/s2_tl_error_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out4_clk_wiz_0 rise@10.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.634ns  (logic 1.112ns (14.566%)  route 6.522ns (85.434%))
  Logic Levels:           12  (CARRY8=1 LUT4=4 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.661ns = ( 12.661 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.658ns (routing 1.084ns, distribution 1.574ns)
  Clock Net Delay (Destination): 2.420ns (routing 1.003ns, distribution 1.417ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X1Y292        BUFGCE                       0.000     0.000 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.914     0.914    vcu118_sys_clock_mmcm0/inst/clk_in1
    MMCM_X1Y11           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.686     0.228 r  vcu118_sys_clock_mmcm0/inst/mmcme3_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.228     0.456    vcu118_sys_clock_mmcm0/inst/clk_out4_clk_wiz_0
    BUFGCE_X1Y266        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.480 r  vcu118_sys_clock_mmcm0/inst/clkout4_buf/O
    X3Y9 (CLOCK_ROOT)    net (fo=65582, routed)       2.658     3.138    dut_/tile_2/frontend/clk_out4
    SLICE_X97Y644        FDRE                                         r  dut_/tile_2/frontend/s1_pc_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y644        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     3.216 r  dut_/tile_2/frontend/s1_pc_reg[19]/Q
                         net (fo=54, routed)          2.112     5.328    dut_/tile_2/frontend/tlb/s1_pc_reg[39][17]
    SLICE_X42Y655        LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.145     5.473 r  dut_/tile_2/frontend/tlb/valid[26]_i_11__3/O
                         net (fo=1, routed)           0.053     5.526    dut_/tile_2/frontend/tlb/valid[26]_i_11__3_n_0
    SLICE_X42Y655        LUT4 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.093     5.619 f  dut_/tile_2/frontend/tlb/valid[26]_i_5__3/O
                         net (fo=2, routed)           0.403     6.022    dut_/tile_2/frontend/tlb/valid[26]_i_5__3_n_0
    SLICE_X51Y654        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.033     6.055 f  dut_/tile_2/frontend/tlb/_T_1969[30]_i_9__3/O
                         net (fo=30, routed)          0.814     6.869    dut_/tile_2/frontend/tlb/_T_1969[30]_i_9__3_n_0
    SLICE_X62Y673        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.147     7.016 r  dut_/tile_2/frontend/tlb/refill_addr[30]_i_11__1/O
                         net (fo=1, routed)           0.044     7.060    dut_/tile_2/frontend/tlb/refill_addr[30]_i_11__1_n_0
    SLICE_X62Y673        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.051     7.111 r  dut_/tile_2/frontend/tlb/refill_addr[30]_i_6__1/O
                         net (fo=1, routed)           0.727     7.838    dut_/tile_2/frontend/tlb/refill_addr[30]_i_6__1_n_0
    SLICE_X52Y672        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.094     7.932 r  dut_/tile_2/frontend/tlb/refill_addr[30]_i_2__1/O
                         net (fo=1, routed)           0.092     8.024    dut_/tile_2/core/csr/reg_entries_4_reg[60]
    SLICE_X53Y673        LUT4 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.092     8.116 r  dut_/tile_2/core/csr/refill_addr[30]_i_1__1/O
                         net (fo=5, routed)           1.107     9.223    dut_/tile_2/frontend/icache/reg_mstatus_prv_reg[1][0]
    SLICE_X85Y672        LUT4 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.051     9.274 r  dut_/tile_2/frontend/icache/s2_tag_hit_0_i_6__1/O
                         net (fo=1, routed)           0.008     9.282    dut_/tile_2/frontend/icache/s2_tag_hit_0_i_6__1_n_0
    SLICE_X85Y672        CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[6])
                                                      0.058     9.340 r  dut_/tile_2/frontend/icache/s2_tag_hit_0_reg_i_2__1/CO[6]
                         net (fo=1, routed)           0.584     9.924    dut_/tile_2/frontend/icache/_T_328
    SLICE_X97Y678        LUT6 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.093    10.017 r  dut_/tile_2/frontend/icache/s2_tag_hit_0_i_1__1/O
                         net (fo=3, routed)           0.473    10.490    dut_/tile_2/frontend/icache/s1_tag_hit_0
    SLICE_X94Y671        LUT4 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.081    10.571 r  dut_/tile_2/frontend/icache/s2_tl_error_i_2__1/O
                         net (fo=1, routed)           0.090    10.661    dut_/tile_2/frontend/icache/s2_tl_error_i_2__1_n_0
    SLICE_X94Y671        LUT5 (Prop_H5LUT_SLICEL_I4_O)
                                                      0.096    10.757 r  dut_/tile_2/frontend/icache/s2_tl_error_i_1__1/O
                         net (fo=1, routed)           0.015    10.772    dut_/tile_2/frontend/icache/_T_708
    SLICE_X94Y671        FDRE                                         r  dut_/tile_2/frontend/icache/s2_tl_error_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCE_X1Y292        BUFGCE                       0.000    10.000 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.812    10.812    vcu118_sys_clock_mmcm0/inst/clk_in1
    MMCM_X1Y11           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.785    10.027 r  vcu118_sys_clock_mmcm0/inst/mmcme3_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.193    10.220    vcu118_sys_clock_mmcm0/inst/clk_out4_clk_wiz_0
    BUFGCE_X1Y266        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.021    10.241 r  vcu118_sys_clock_mmcm0/inst/clkout4_buf/O
    X3Y9 (CLOCK_ROOT)    net (fo=65582, routed)       2.420    12.661    dut_/tile_2/frontend/icache/clk_out4
    SLICE_X94Y671        FDRE                                         r  dut_/tile_2/frontend/icache/s2_tl_error_reg/C
                         clock pessimism              0.328    12.989    
                         clock uncertainty           -0.068    12.921    
    SLICE_X94Y671        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.035    12.956    dut_/tile_2/frontend/icache/s2_tl_error_reg
  -------------------------------------------------------------------
                         required time                         12.956    
                         arrival time                         -10.772    
  -------------------------------------------------------------------
                         slack                                  2.184    

Slack (MET) :             2.243ns  (required time - arrival time)
  Source:                 dut_/tile/dcache/s1_req_addr_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut_/tile/dcache/s2_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out4_clk_wiz_0 rise@10.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.628ns  (logic 1.360ns (17.829%)  route 6.268ns (82.171%))
  Logic Levels:           13  (CARRY8=1 LUT2=1 LUT4=1 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.760ns = ( 12.760 - 10.000 ) 
    Source Clock Delay      (SCD):    3.266ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.786ns (routing 1.084ns, distribution 1.702ns)
  Clock Net Delay (Destination): 2.519ns (routing 1.003ns, distribution 1.516ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X1Y292        BUFGCE                       0.000     0.000 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.914     0.914    vcu118_sys_clock_mmcm0/inst/clk_in1
    MMCM_X1Y11           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.686     0.228 r  vcu118_sys_clock_mmcm0/inst/mmcme3_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.228     0.456    vcu118_sys_clock_mmcm0/inst/clk_out4_clk_wiz_0
    BUFGCE_X1Y266        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.480 r  vcu118_sys_clock_mmcm0/inst/clkout4_buf/O
    X3Y9 (CLOCK_ROOT)    net (fo=65582, routed)       2.786     3.266    dut_/tile/dcache/clk_out4
    SLICE_X115Y647       FDRE                                         r  dut_/tile/dcache/s1_req_addr_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y647       FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     3.346 r  dut_/tile/dcache/s1_req_addr_reg[36]/Q
                         net (fo=56, routed)          1.647     4.993    dut_/tile/dcache/tlb/s1_req_addr_reg[39][30]
    SLICE_X163Y664       LUT6 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.140     5.133 r  dut_/tile/dcache/tlb/valid[21]_i_13/O
                         net (fo=1, routed)           0.079     5.212    dut_/tile/dcache/tlb/valid[21]_i_13_n_0
    SLICE_X163Y664       LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.145     5.357 r  dut_/tile/dcache/tlb/valid[21]_i_7/O
                         net (fo=1, routed)           0.389     5.746    dut_/tile/dcache/tlb/valid[21]_i_7_n_0
    SLICE_X157Y670       LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.144     5.890 r  dut_/tile/dcache/tlb/valid[21]_i_2__0/O
                         net (fo=2, routed)           0.661     6.551    dut_/tile/dcache/tlb/valid[21]_i_2__0_n_0
    SLICE_X153Y675       LUT2 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.051     6.602 f  dut_/tile/dcache/tlb/_T_1969[0]_i_12__0/O
                         net (fo=35, routed)          0.515     7.117    dut_/tile/dcache/tlb/_T_1969_reg[0]_2
    SLICE_X157Y673       LUT4 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.142     7.259 f  dut_/tile/dcache/tlb/s2_req_addr[29]_i_27/O
                         net (fo=1, routed)           0.136     7.395    dut_/tile/dcache/tlb/s2_req_addr[29]_i_27_n_0
    SLICE_X157Y673       LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.032     7.427 f  dut_/tile/dcache/tlb/s2_req_addr[29]_i_10/O
                         net (fo=1, routed)           0.507     7.934    dut_/tile/dcache/tlb/s2_req_addr[29]_i_10_n_0
    SLICE_X150Y679       LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.093     8.027 f  dut_/tile/dcache/tlb/s2_req_addr[29]_i_2/O
                         net (fo=9, routed)           0.449     8.476    dut_/tile/dcache/tlb/s2_req_addr[29]_i_2_n_0
    SLICE_X137Y686       LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.079     8.555 r  dut_/tile/dcache/tlb/s2_req_addr[22]_i_1/O
                         net (fo=5, routed)           0.428     8.983    dut_/tile/dcache/tlb/tlb_io_resp_paddr[10]
    SLICE_X141Y679       LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.050     9.033 r  dut_/tile/dcache/tlb/s2_probe_state_state[1]_i_8/O
                         net (fo=1, routed)           0.025     9.058    dut_/tile/dcache/tlb/s2_probe_state_state[1]_i_8_n_0
    SLICE_X141Y679       CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[6])
                                                      0.162     9.220 r  dut_/tile/dcache/tlb/s2_probe_state_state_reg[1]_i_2/CO[6]
                         net (fo=4, routed)           0.264     9.484    dut_/tile/dcache/tlb/s2_hit_state_state_reg[0][0]
    SLICE_X139Y680       LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.051     9.535 f  dut_/tile/dcache/tlb/s2_data[63]_i_8/O
                         net (fo=64, routed)          1.020    10.555    dut_/tile/dcache/data/tag_array_0_reg_1
    SLICE_X114Y646       LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.141    10.696 r  dut_/tile/dcache/data/s2_data[1]_i_2/O
                         net (fo=1, routed)           0.082    10.778    dut_/tile/dcache/data/s2_data[1]_i_2_n_0
    SLICE_X113Y646       LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.050    10.828 r  dut_/tile/dcache/data/s2_data[1]_i_1/O
                         net (fo=1, routed)           0.066    10.894    dut_/tile/dcache/_T_739[1]
    SLICE_X113Y646       FDRE                                         r  dut_/tile/dcache/s2_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCE_X1Y292        BUFGCE                       0.000    10.000 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.812    10.812    vcu118_sys_clock_mmcm0/inst/clk_in1
    MMCM_X1Y11           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.785    10.027 r  vcu118_sys_clock_mmcm0/inst/mmcme3_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.193    10.220    vcu118_sys_clock_mmcm0/inst/clk_out4_clk_wiz_0
    BUFGCE_X1Y266        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.021    10.241 r  vcu118_sys_clock_mmcm0/inst/clkout4_buf/O
    X3Y9 (CLOCK_ROOT)    net (fo=65582, routed)       2.519    12.760    dut_/tile/dcache/clk_out4
    SLICE_X113Y646       FDRE                                         r  dut_/tile/dcache/s2_data_reg[1]/C
                         clock pessimism              0.412    13.172    
                         clock uncertainty           -0.068    13.104    
    SLICE_X113Y646       FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.033    13.137    dut_/tile/dcache/s2_data_reg[1]
  -------------------------------------------------------------------
                         required time                         13.137    
                         arrival time                         -10.894    
  -------------------------------------------------------------------
                         slack                                  2.243    

Slack (MET) :             2.252ns  (required time - arrival time)
  Source:                 dut_/tile/dcache/s1_req_addr_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut_/tile/dcache/s2_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out4_clk_wiz_0 rise@10.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.620ns  (logic 1.319ns (17.310%)  route 6.301ns (82.690%))
  Logic Levels:           13  (CARRY8=1 LUT2=1 LUT4=1 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.760ns = ( 12.760 - 10.000 ) 
    Source Clock Delay      (SCD):    3.266ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.786ns (routing 1.084ns, distribution 1.702ns)
  Clock Net Delay (Destination): 2.519ns (routing 1.003ns, distribution 1.516ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X1Y292        BUFGCE                       0.000     0.000 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.914     0.914    vcu118_sys_clock_mmcm0/inst/clk_in1
    MMCM_X1Y11           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.686     0.228 r  vcu118_sys_clock_mmcm0/inst/mmcme3_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.228     0.456    vcu118_sys_clock_mmcm0/inst/clk_out4_clk_wiz_0
    BUFGCE_X1Y266        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.480 r  vcu118_sys_clock_mmcm0/inst/clkout4_buf/O
    X3Y9 (CLOCK_ROOT)    net (fo=65582, routed)       2.786     3.266    dut_/tile/dcache/clk_out4
    SLICE_X115Y647       FDRE                                         r  dut_/tile/dcache/s1_req_addr_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y647       FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     3.346 r  dut_/tile/dcache/s1_req_addr_reg[36]/Q
                         net (fo=56, routed)          1.647     4.993    dut_/tile/dcache/tlb/s1_req_addr_reg[39][30]
    SLICE_X163Y664       LUT6 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.140     5.133 r  dut_/tile/dcache/tlb/valid[21]_i_13/O
                         net (fo=1, routed)           0.079     5.212    dut_/tile/dcache/tlb/valid[21]_i_13_n_0
    SLICE_X163Y664       LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.145     5.357 r  dut_/tile/dcache/tlb/valid[21]_i_7/O
                         net (fo=1, routed)           0.389     5.746    dut_/tile/dcache/tlb/valid[21]_i_7_n_0
    SLICE_X157Y670       LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.144     5.890 r  dut_/tile/dcache/tlb/valid[21]_i_2__0/O
                         net (fo=2, routed)           0.661     6.551    dut_/tile/dcache/tlb/valid[21]_i_2__0_n_0
    SLICE_X153Y675       LUT2 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.051     6.602 f  dut_/tile/dcache/tlb/_T_1969[0]_i_12__0/O
                         net (fo=35, routed)          0.515     7.117    dut_/tile/dcache/tlb/_T_1969_reg[0]_2
    SLICE_X157Y673       LUT4 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.142     7.259 f  dut_/tile/dcache/tlb/s2_req_addr[29]_i_27/O
                         net (fo=1, routed)           0.136     7.395    dut_/tile/dcache/tlb/s2_req_addr[29]_i_27_n_0
    SLICE_X157Y673       LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.032     7.427 f  dut_/tile/dcache/tlb/s2_req_addr[29]_i_10/O
                         net (fo=1, routed)           0.507     7.934    dut_/tile/dcache/tlb/s2_req_addr[29]_i_10_n_0
    SLICE_X150Y679       LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.093     8.027 f  dut_/tile/dcache/tlb/s2_req_addr[29]_i_2/O
                         net (fo=9, routed)           0.449     8.476    dut_/tile/dcache/tlb/s2_req_addr[29]_i_2_n_0
    SLICE_X137Y686       LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.079     8.555 r  dut_/tile/dcache/tlb/s2_req_addr[22]_i_1/O
                         net (fo=5, routed)           0.428     8.983    dut_/tile/dcache/tlb/tlb_io_resp_paddr[10]
    SLICE_X141Y679       LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.050     9.033 r  dut_/tile/dcache/tlb/s2_probe_state_state[1]_i_8/O
                         net (fo=1, routed)           0.025     9.058    dut_/tile/dcache/tlb/s2_probe_state_state[1]_i_8_n_0
    SLICE_X141Y679       CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[6])
                                                      0.162     9.220 r  dut_/tile/dcache/tlb/s2_probe_state_state_reg[1]_i_2/CO[6]
                         net (fo=4, routed)           0.264     9.484    dut_/tile/dcache/tlb/s2_hit_state_state_reg[0][0]
    SLICE_X139Y680       LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.051     9.535 f  dut_/tile/dcache/tlb/s2_data[63]_i_8/O
                         net (fo=64, routed)          0.928    10.463    dut_/tile/dcache/data/tag_array_0_reg_1
    SLICE_X115Y647       LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.119    10.582 r  dut_/tile/dcache/data/s2_data[7]_i_2/O
                         net (fo=1, routed)           0.214    10.796    dut_/tile/dcache/data/s2_data[7]_i_2_n_0
    SLICE_X113Y646       LUT5 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.031    10.827 r  dut_/tile/dcache/data/s2_data[7]_i_1/O
                         net (fo=1, routed)           0.059    10.886    dut_/tile/dcache/_T_739[7]
    SLICE_X113Y646       FDRE                                         r  dut_/tile/dcache/s2_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCE_X1Y292        BUFGCE                       0.000    10.000 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.812    10.812    vcu118_sys_clock_mmcm0/inst/clk_in1
    MMCM_X1Y11           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.785    10.027 r  vcu118_sys_clock_mmcm0/inst/mmcme3_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.193    10.220    vcu118_sys_clock_mmcm0/inst/clk_out4_clk_wiz_0
    BUFGCE_X1Y266        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.021    10.241 r  vcu118_sys_clock_mmcm0/inst/clkout4_buf/O
    X3Y9 (CLOCK_ROOT)    net (fo=65582, routed)       2.519    12.760    dut_/tile/dcache/clk_out4
    SLICE_X113Y646       FDRE                                         r  dut_/tile/dcache/s2_data_reg[7]/C
                         clock pessimism              0.412    13.172    
                         clock uncertainty           -0.068    13.104    
    SLICE_X113Y646       FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.034    13.138    dut_/tile/dcache/s2_data_reg[7]
  -------------------------------------------------------------------
                         required time                         13.138    
                         arrival time                         -10.886    
  -------------------------------------------------------------------
                         slack                                  2.252    

Slack (MET) :             2.268ns  (required time - arrival time)
  Source:                 dut_/tile/frontend/s1_pc_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut_/tile/frontend/icache/s2_tag_hit_3_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out4_clk_wiz_0 rise@10.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.461ns  (logic 0.857ns (11.486%)  route 6.604ns (88.514%))
  Logic Levels:           10  (CARRY8=1 LUT4=4 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.637ns = ( 12.637 - 10.000 ) 
    Source Clock Delay      (SCD):    3.280ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.800ns (routing 1.084ns, distribution 1.716ns)
  Clock Net Delay (Destination): 2.396ns (routing 1.003ns, distribution 1.393ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X1Y292        BUFGCE                       0.000     0.000 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.914     0.914    vcu118_sys_clock_mmcm0/inst/clk_in1
    MMCM_X1Y11           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.686     0.228 r  vcu118_sys_clock_mmcm0/inst/mmcme3_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.228     0.456    vcu118_sys_clock_mmcm0/inst/clk_out4_clk_wiz_0
    BUFGCE_X1Y266        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.480 r  vcu118_sys_clock_mmcm0/inst/clkout4_buf/O
    X3Y9 (CLOCK_ROOT)    net (fo=65582, routed)       2.800     3.280    dut_/tile/frontend/clk_out4
    SLICE_X113Y622       FDRE                                         r  dut_/tile/frontend/s1_pc_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y622       FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     3.358 r  dut_/tile/frontend/s1_pc_reg[18]/Q
                         net (fo=47, routed)          1.793     5.151    dut_/tile/frontend/tlb/s1_pc_reg[39][16]
    SLICE_X167Y644       LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.081     5.232 r  dut_/tile/frontend/tlb/valid[25]_i_10/O
                         net (fo=1, routed)           0.044     5.276    dut_/tile/frontend/tlb/valid[25]_i_10_n_0
    SLICE_X167Y644       LUT4 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.081     5.357 f  dut_/tile/frontend/tlb/valid[25]_i_5/O
                         net (fo=2, routed)           0.137     5.494    dut_/tile/frontend/tlb/valid[25]_i_5_n_0
    SLICE_X166Y646       LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.092     5.586 r  dut_/tile/frontend/tlb/_T_1969[0]_i_17/O
                         net (fo=29, routed)          1.034     6.620    dut_/tile/frontend/tlb/_T_1969[0]_i_17_n_0
    SLICE_X138Y661       LUT4 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.031     6.651 r  dut_/tile/frontend/tlb/refill_addr[30]_i_12/O
                         net (fo=1, routed)           0.137     6.788    dut_/tile/frontend/tlb/refill_addr[30]_i_12_n_0
    SLICE_X138Y662       LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.081     6.869 r  dut_/tile/frontend/tlb/refill_addr[30]_i_6/O
                         net (fo=1, routed)           0.763     7.632    dut_/tile/frontend/tlb/refill_addr[30]_i_6_n_0
    SLICE_X157Y659       LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.080     7.712 r  dut_/tile/frontend/tlb/refill_addr[30]_i_2/O
                         net (fo=1, routed)           0.657     8.369    dut_/tile/core/csr/reg_entries_4_reg[60]
    SLICE_X140Y654       LUT4 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.080     8.449 r  dut_/tile/core/csr/refill_addr[30]_i_1/O
                         net (fo=5, routed)           0.411     8.860    dut_/tile/frontend/icache/reg_mstatus_prv_reg[1][0]
    SLICE_X140Y629       LUT4 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.051     8.911 r  dut_/tile/frontend/icache/s2_tag_hit_3_i_6/O
                         net (fo=1, routed)           0.008     8.919    dut_/tile/frontend/icache/s2_tag_hit_3_i_6_n_0
    SLICE_X140Y629       CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[6])
                                                      0.058     8.977 r  dut_/tile/frontend/icache/s2_tag_hit_3_reg_i_2/CO[6]
                         net (fo=1, routed)           1.247    10.224    dut_/tile/frontend/icache/_T_412
    SLICE_X105Y663       LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.144    10.368 r  dut_/tile/frontend/icache/s2_tag_hit_3_i_1/O
                         net (fo=3, routed)           0.373    10.741    dut_/tile/frontend/icache/s1_tag_hit_3
    SLICE_X105Y637       FDRE                                         r  dut_/tile/frontend/icache/s2_tag_hit_3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCE_X1Y292        BUFGCE                       0.000    10.000 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.812    10.812    vcu118_sys_clock_mmcm0/inst/clk_in1
    MMCM_X1Y11           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.785    10.027 r  vcu118_sys_clock_mmcm0/inst/mmcme3_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.193    10.220    vcu118_sys_clock_mmcm0/inst/clk_out4_clk_wiz_0
    BUFGCE_X1Y266        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.021    10.241 r  vcu118_sys_clock_mmcm0/inst/clkout4_buf/O
    X3Y9 (CLOCK_ROOT)    net (fo=65582, routed)       2.396    12.637    dut_/tile/frontend/icache/clk_out4
    SLICE_X105Y637       FDRE                                         r  dut_/tile/frontend/icache/s2_tag_hit_3_reg/C
                         clock pessimism              0.406    13.043    
                         clock uncertainty           -0.068    12.975    
    SLICE_X105Y637       FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.034    13.009    dut_/tile/frontend/icache/s2_tag_hit_3_reg
  -------------------------------------------------------------------
                         required time                         13.009    
                         arrival time                         -10.741    
  -------------------------------------------------------------------
                         slack                                  2.268    

Slack (MET) :             2.273ns  (required time - arrival time)
  Source:                 dut_/tile_2/frontend/s1_pc_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut_/tile_2/frontend/icache/s2_hit_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out4_clk_wiz_0 rise@10.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.546ns  (logic 1.054ns (13.968%)  route 6.492ns (86.032%))
  Logic Levels:           11  (CARRY8=1 LUT4=4 LUT6=6)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.663ns = ( 12.663 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.658ns (routing 1.084ns, distribution 1.574ns)
  Clock Net Delay (Destination): 2.422ns (routing 1.003ns, distribution 1.419ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X1Y292        BUFGCE                       0.000     0.000 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.914     0.914    vcu118_sys_clock_mmcm0/inst/clk_in1
    MMCM_X1Y11           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.686     0.228 r  vcu118_sys_clock_mmcm0/inst/mmcme3_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.228     0.456    vcu118_sys_clock_mmcm0/inst/clk_out4_clk_wiz_0
    BUFGCE_X1Y266        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.480 r  vcu118_sys_clock_mmcm0/inst/clkout4_buf/O
    X3Y9 (CLOCK_ROOT)    net (fo=65582, routed)       2.658     3.138    dut_/tile_2/frontend/clk_out4
    SLICE_X97Y644        FDRE                                         r  dut_/tile_2/frontend/s1_pc_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y644        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     3.216 r  dut_/tile_2/frontend/s1_pc_reg[19]/Q
                         net (fo=54, routed)          2.112     5.328    dut_/tile_2/frontend/tlb/s1_pc_reg[39][17]
    SLICE_X42Y655        LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.145     5.473 r  dut_/tile_2/frontend/tlb/valid[26]_i_11__3/O
                         net (fo=1, routed)           0.053     5.526    dut_/tile_2/frontend/tlb/valid[26]_i_11__3_n_0
    SLICE_X42Y655        LUT4 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.093     5.619 f  dut_/tile_2/frontend/tlb/valid[26]_i_5__3/O
                         net (fo=2, routed)           0.403     6.022    dut_/tile_2/frontend/tlb/valid[26]_i_5__3_n_0
    SLICE_X51Y654        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.033     6.055 f  dut_/tile_2/frontend/tlb/_T_1969[30]_i_9__3/O
                         net (fo=30, routed)          0.814     6.869    dut_/tile_2/frontend/tlb/_T_1969[30]_i_9__3_n_0
    SLICE_X62Y673        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.147     7.016 r  dut_/tile_2/frontend/tlb/refill_addr[30]_i_11__1/O
                         net (fo=1, routed)           0.044     7.060    dut_/tile_2/frontend/tlb/refill_addr[30]_i_11__1_n_0
    SLICE_X62Y673        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.051     7.111 r  dut_/tile_2/frontend/tlb/refill_addr[30]_i_6__1/O
                         net (fo=1, routed)           0.727     7.838    dut_/tile_2/frontend/tlb/refill_addr[30]_i_6__1_n_0
    SLICE_X52Y672        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.094     7.932 r  dut_/tile_2/frontend/tlb/refill_addr[30]_i_2__1/O
                         net (fo=1, routed)           0.092     8.024    dut_/tile_2/core/csr/reg_entries_4_reg[60]
    SLICE_X53Y673        LUT4 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.092     8.116 r  dut_/tile_2/core/csr/refill_addr[30]_i_1__1/O
                         net (fo=5, routed)           1.107     9.223    dut_/tile_2/frontend/icache/reg_mstatus_prv_reg[1][0]
    SLICE_X85Y672        LUT4 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.051     9.274 r  dut_/tile_2/frontend/icache/s2_tag_hit_0_i_6__1/O
                         net (fo=1, routed)           0.008     9.282    dut_/tile_2/frontend/icache/s2_tag_hit_0_i_6__1_n_0
    SLICE_X85Y672        CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[6])
                                                      0.058     9.340 r  dut_/tile_2/frontend/icache/s2_tag_hit_0_reg_i_2__1/CO[6]
                         net (fo=1, routed)           0.584     9.924    dut_/tile_2/frontend/icache/_T_328
    SLICE_X97Y678        LUT6 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.093    10.017 r  dut_/tile_2/frontend/icache/s2_tag_hit_0_i_1__1/O
                         net (fo=3, routed)           0.497    10.514    dut_/tile_2/frontend/icache/s1_tag_hit_0
    SLICE_X94Y667        LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.119    10.633 r  dut_/tile_2/frontend/icache/s2_hit_i_1__1/O
                         net (fo=1, routed)           0.051    10.684    dut_/tile_2/frontend/icache/s2_hit0
    SLICE_X94Y667        FDRE                                         r  dut_/tile_2/frontend/icache/s2_hit_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCE_X1Y292        BUFGCE                       0.000    10.000 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.812    10.812    vcu118_sys_clock_mmcm0/inst/clk_in1
    MMCM_X1Y11           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.785    10.027 r  vcu118_sys_clock_mmcm0/inst/mmcme3_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.193    10.220    vcu118_sys_clock_mmcm0/inst/clk_out4_clk_wiz_0
    BUFGCE_X1Y266        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.021    10.241 r  vcu118_sys_clock_mmcm0/inst/clkout4_buf/O
    X3Y9 (CLOCK_ROOT)    net (fo=65582, routed)       2.422    12.663    dut_/tile_2/frontend/icache/clk_out4
    SLICE_X94Y667        FDRE                                         r  dut_/tile_2/frontend/icache/s2_hit_reg/C
                         clock pessimism              0.328    12.991    
                         clock uncertainty           -0.068    12.923    
    SLICE_X94Y667        FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.034    12.957    dut_/tile_2/frontend/icache/s2_hit_reg
  -------------------------------------------------------------------
                         required time                         12.957    
                         arrival time                         -10.684    
  -------------------------------------------------------------------
                         slack                                  2.273    

Slack (MET) :             2.293ns  (required time - arrival time)
  Source:                 dut_/tile/frontend/s1_pc_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut_/tile/frontend/icache/s2_tag_hit_0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out4_clk_wiz_0 rise@10.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.447ns  (logic 0.834ns (11.199%)  route 6.613ns (88.801%))
  Logic Levels:           10  (CARRY8=1 LUT4=4 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.648ns = ( 12.648 - 10.000 ) 
    Source Clock Delay      (SCD):    3.280ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.800ns (routing 1.084ns, distribution 1.716ns)
  Clock Net Delay (Destination): 2.407ns (routing 1.003ns, distribution 1.404ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X1Y292        BUFGCE                       0.000     0.000 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.914     0.914    vcu118_sys_clock_mmcm0/inst/clk_in1
    MMCM_X1Y11           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.686     0.228 r  vcu118_sys_clock_mmcm0/inst/mmcme3_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.228     0.456    vcu118_sys_clock_mmcm0/inst/clk_out4_clk_wiz_0
    BUFGCE_X1Y266        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.480 r  vcu118_sys_clock_mmcm0/inst/clkout4_buf/O
    X3Y9 (CLOCK_ROOT)    net (fo=65582, routed)       2.800     3.280    dut_/tile/frontend/clk_out4
    SLICE_X113Y622       FDRE                                         r  dut_/tile/frontend/s1_pc_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y622       FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     3.358 r  dut_/tile/frontend/s1_pc_reg[18]/Q
                         net (fo=47, routed)          1.793     5.151    dut_/tile/frontend/tlb/s1_pc_reg[39][16]
    SLICE_X167Y644       LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.081     5.232 r  dut_/tile/frontend/tlb/valid[25]_i_10/O
                         net (fo=1, routed)           0.044     5.276    dut_/tile/frontend/tlb/valid[25]_i_10_n_0
    SLICE_X167Y644       LUT4 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.081     5.357 f  dut_/tile/frontend/tlb/valid[25]_i_5/O
                         net (fo=2, routed)           0.137     5.494    dut_/tile/frontend/tlb/valid[25]_i_5_n_0
    SLICE_X166Y646       LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.092     5.586 r  dut_/tile/frontend/tlb/_T_1969[0]_i_17/O
                         net (fo=29, routed)          1.034     6.620    dut_/tile/frontend/tlb/_T_1969[0]_i_17_n_0
    SLICE_X138Y661       LUT4 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.031     6.651 r  dut_/tile/frontend/tlb/refill_addr[30]_i_12/O
                         net (fo=1, routed)           0.137     6.788    dut_/tile/frontend/tlb/refill_addr[30]_i_12_n_0
    SLICE_X138Y662       LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.081     6.869 r  dut_/tile/frontend/tlb/refill_addr[30]_i_6/O
                         net (fo=1, routed)           0.763     7.632    dut_/tile/frontend/tlb/refill_addr[30]_i_6_n_0
    SLICE_X157Y659       LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.080     7.712 r  dut_/tile/frontend/tlb/refill_addr[30]_i_2/O
                         net (fo=1, routed)           0.657     8.369    dut_/tile/core/csr/reg_entries_4_reg[60]
    SLICE_X140Y654       LUT4 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.080     8.449 r  dut_/tile/core/csr/refill_addr[30]_i_1/O
                         net (fo=5, routed)           0.364     8.813    dut_/tile/frontend/icache/reg_mstatus_prv_reg[1][0]
    SLICE_X140Y631       LUT4 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.080     8.893 r  dut_/tile/frontend/icache/s2_tag_hit_0_i_6/O
                         net (fo=1, routed)           0.008     8.901    dut_/tile/frontend/icache/s2_tag_hit_0_i_6_n_0
    SLICE_X140Y631       CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[6])
                                                      0.058     8.959 r  dut_/tile/frontend/icache/s2_tag_hit_0_reg_i_2/CO[6]
                         net (fo=1, routed)           1.254    10.213    dut_/tile/frontend/icache/_T_328
    SLICE_X106Y666       LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.092    10.305 r  dut_/tile/frontend/icache/s2_tag_hit_0_i_1/O
                         net (fo=3, routed)           0.422    10.727    dut_/tile/frontend/icache/s1_tag_hit_0
    SLICE_X106Y640       FDRE                                         r  dut_/tile/frontend/icache/s2_tag_hit_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCE_X1Y292        BUFGCE                       0.000    10.000 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.812    10.812    vcu118_sys_clock_mmcm0/inst/clk_in1
    MMCM_X1Y11           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.785    10.027 r  vcu118_sys_clock_mmcm0/inst/mmcme3_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.193    10.220    vcu118_sys_clock_mmcm0/inst/clk_out4_clk_wiz_0
    BUFGCE_X1Y266        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.021    10.241 r  vcu118_sys_clock_mmcm0/inst/clkout4_buf/O
    X3Y9 (CLOCK_ROOT)    net (fo=65582, routed)       2.407    12.648    dut_/tile/frontend/icache/clk_out4
    SLICE_X106Y640       FDRE                                         r  dut_/tile/frontend/icache/s2_tag_hit_0_reg/C
                         clock pessimism              0.406    13.054    
                         clock uncertainty           -0.068    12.986    
    SLICE_X106Y640       FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.034    13.020    dut_/tile/frontend/icache/s2_tag_hit_0_reg
  -------------------------------------------------------------------
                         required time                         13.020    
                         arrival time                         -10.727    
  -------------------------------------------------------------------
                         slack                                  2.293    

Slack (MET) :             2.299ns  (required time - arrival time)
  Source:                 dut_/tile/dcache/s1_req_addr_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut_/tile/dcache/s2_data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out4_clk_wiz_0 rise@10.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.562ns  (logic 1.296ns (17.138%)  route 6.266ns (82.862%))
  Logic Levels:           13  (CARRY8=1 LUT2=1 LUT4=1 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.749ns = ( 12.749 - 10.000 ) 
    Source Clock Delay      (SCD):    3.266ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.786ns (routing 1.084ns, distribution 1.702ns)
  Clock Net Delay (Destination): 2.508ns (routing 1.003ns, distribution 1.505ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X1Y292        BUFGCE                       0.000     0.000 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.914     0.914    vcu118_sys_clock_mmcm0/inst/clk_in1
    MMCM_X1Y11           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.686     0.228 r  vcu118_sys_clock_mmcm0/inst/mmcme3_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.228     0.456    vcu118_sys_clock_mmcm0/inst/clk_out4_clk_wiz_0
    BUFGCE_X1Y266        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.480 r  vcu118_sys_clock_mmcm0/inst/clkout4_buf/O
    X3Y9 (CLOCK_ROOT)    net (fo=65582, routed)       2.786     3.266    dut_/tile/dcache/clk_out4
    SLICE_X115Y647       FDRE                                         r  dut_/tile/dcache/s1_req_addr_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y647       FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     3.346 r  dut_/tile/dcache/s1_req_addr_reg[36]/Q
                         net (fo=56, routed)          1.647     4.993    dut_/tile/dcache/tlb/s1_req_addr_reg[39][30]
    SLICE_X163Y664       LUT6 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.140     5.133 r  dut_/tile/dcache/tlb/valid[21]_i_13/O
                         net (fo=1, routed)           0.079     5.212    dut_/tile/dcache/tlb/valid[21]_i_13_n_0
    SLICE_X163Y664       LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.145     5.357 r  dut_/tile/dcache/tlb/valid[21]_i_7/O
                         net (fo=1, routed)           0.389     5.746    dut_/tile/dcache/tlb/valid[21]_i_7_n_0
    SLICE_X157Y670       LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.144     5.890 r  dut_/tile/dcache/tlb/valid[21]_i_2__0/O
                         net (fo=2, routed)           0.661     6.551    dut_/tile/dcache/tlb/valid[21]_i_2__0_n_0
    SLICE_X153Y675       LUT2 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.051     6.602 f  dut_/tile/dcache/tlb/_T_1969[0]_i_12__0/O
                         net (fo=35, routed)          0.515     7.117    dut_/tile/dcache/tlb/_T_1969_reg[0]_2
    SLICE_X157Y673       LUT4 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.142     7.259 f  dut_/tile/dcache/tlb/s2_req_addr[29]_i_27/O
                         net (fo=1, routed)           0.136     7.395    dut_/tile/dcache/tlb/s2_req_addr[29]_i_27_n_0
    SLICE_X157Y673       LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.032     7.427 f  dut_/tile/dcache/tlb/s2_req_addr[29]_i_10/O
                         net (fo=1, routed)           0.507     7.934    dut_/tile/dcache/tlb/s2_req_addr[29]_i_10_n_0
    SLICE_X150Y679       LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.093     8.027 f  dut_/tile/dcache/tlb/s2_req_addr[29]_i_2/O
                         net (fo=9, routed)           0.449     8.476    dut_/tile/dcache/tlb/s2_req_addr[29]_i_2_n_0
    SLICE_X137Y686       LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.079     8.555 r  dut_/tile/dcache/tlb/s2_req_addr[22]_i_1/O
                         net (fo=5, routed)           0.428     8.983    dut_/tile/dcache/tlb/tlb_io_resp_paddr[10]
    SLICE_X141Y679       LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.050     9.033 r  dut_/tile/dcache/tlb/s2_probe_state_state[1]_i_8/O
                         net (fo=1, routed)           0.025     9.058    dut_/tile/dcache/tlb/s2_probe_state_state[1]_i_8_n_0
    SLICE_X141Y679       CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[6])
                                                      0.162     9.220 r  dut_/tile/dcache/tlb/s2_probe_state_state_reg[1]_i_2/CO[6]
                         net (fo=4, routed)           0.264     9.484    dut_/tile/dcache/tlb/s2_hit_state_state_reg[0][0]
    SLICE_X139Y680       LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.051     9.535 f  dut_/tile/dcache/tlb/s2_data[63]_i_8/O
                         net (fo=64, routed)          0.886    10.421    dut_/tile/dcache/data/tag_array_0_reg_1
    SLICE_X115Y646       LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.094    10.515 r  dut_/tile/dcache/data/s2_data[6]_i_2/O
                         net (fo=1, routed)           0.222    10.737    dut_/tile/dcache/data/s2_data[6]_i_2_n_0
    SLICE_X113Y645       LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.033    10.770 r  dut_/tile/dcache/data/s2_data[6]_i_1/O
                         net (fo=1, routed)           0.058    10.828    dut_/tile/dcache/_T_739[6]
    SLICE_X113Y645       FDRE                                         r  dut_/tile/dcache/s2_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCE_X1Y292        BUFGCE                       0.000    10.000 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.812    10.812    vcu118_sys_clock_mmcm0/inst/clk_in1
    MMCM_X1Y11           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.785    10.027 r  vcu118_sys_clock_mmcm0/inst/mmcme3_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.193    10.220    vcu118_sys_clock_mmcm0/inst/clk_out4_clk_wiz_0
    BUFGCE_X1Y266        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.021    10.241 r  vcu118_sys_clock_mmcm0/inst/clkout4_buf/O
    X3Y9 (CLOCK_ROOT)    net (fo=65582, routed)       2.508    12.749    dut_/tile/dcache/clk_out4
    SLICE_X113Y645       FDRE                                         r  dut_/tile/dcache/s2_data_reg[6]/C
                         clock pessimism              0.412    13.161    
                         clock uncertainty           -0.068    13.093    
    SLICE_X113Y645       FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.034    13.127    dut_/tile/dcache/s2_data_reg[6]
  -------------------------------------------------------------------
                         required time                         13.127    
                         arrival time                         -10.828    
  -------------------------------------------------------------------
                         slack                                  2.299    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 dut_/tile_2/core/mem_ctrl_mem_type_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut_/tile_2/core/wb_ctrl_mem_type_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.188ns  (logic 0.060ns (31.915%)  route 0.128ns (68.085%))
  Logic Levels:           0  
  Clock Path Skew:        0.106ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.269ns
    Source Clock Delay      (SCD):    2.753ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Net Delay (Source):      2.512ns (routing 1.003ns, distribution 1.509ns)
  Clock Net Delay (Destination): 2.789ns (routing 1.084ns, distribution 1.705ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X1Y292        BUFGCE                       0.000     0.000 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.812     0.812    vcu118_sys_clock_mmcm0/inst/clk_in1
    MMCM_X1Y11           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.785     0.027 r  vcu118_sys_clock_mmcm0/inst/mmcme3_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.193     0.220    vcu118_sys_clock_mmcm0/inst/clk_out4_clk_wiz_0
    BUFGCE_X1Y266        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.021     0.241 r  vcu118_sys_clock_mmcm0/inst/clkout4_buf/O
    X3Y9 (CLOCK_ROOT)    net (fo=65582, routed)       2.512     2.753    dut_/tile_2/core/clk_out4
    SLICE_X78Y667        FDRE                                         r  dut_/tile_2/core/mem_ctrl_mem_type_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y667        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.060     2.813 r  dut_/tile_2/core/mem_ctrl_mem_type_reg[1]/Q
                         net (fo=1, routed)           0.128     2.941    dut_/tile_2/core/mem_ctrl_mem_type_reg_n_0_[1]
    SLICE_X76Y666        FDRE                                         r  dut_/tile_2/core/wb_ctrl_mem_type_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X1Y292        BUFGCE                       0.000     0.000 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.914     0.914    vcu118_sys_clock_mmcm0/inst/clk_in1
    MMCM_X1Y11           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.686     0.228 r  vcu118_sys_clock_mmcm0/inst/mmcme3_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.228     0.456    vcu118_sys_clock_mmcm0/inst/clk_out4_clk_wiz_0
    BUFGCE_X1Y266        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.480 r  vcu118_sys_clock_mmcm0/inst/clkout4_buf/O
    X3Y9 (CLOCK_ROOT)    net (fo=65582, routed)       2.789     3.269    dut_/tile_2/core/clk_out4
    SLICE_X76Y666        FDRE                                         r  dut_/tile_2/core/wb_ctrl_mem_type_reg[1]/C
                         clock pessimism             -0.410     2.859    
    SLICE_X76Y666        FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.052     2.911    dut_/tile_2/core/wb_ctrl_mem_type_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.911    
                         arrival time                           2.941    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 dut_/tile_1/dcache/tlb/r_refill_tag_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut_/tile_1/dcache/tlb/reg_entries_12_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.059ns (30.729%)  route 0.133ns (69.271%))
  Logic Levels:           0  
  Clock Path Skew:        0.109ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.474ns
    Source Clock Delay      (SCD):    2.939ns
    Clock Pessimism Removal (CPR):    0.426ns
  Clock Net Delay (Source):      2.698ns (routing 1.003ns, distribution 1.695ns)
  Clock Net Delay (Destination): 2.994ns (routing 1.084ns, distribution 1.910ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X1Y292        BUFGCE                       0.000     0.000 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.812     0.812    vcu118_sys_clock_mmcm0/inst/clk_in1
    MMCM_X1Y11           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.785     0.027 r  vcu118_sys_clock_mmcm0/inst/mmcme3_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.193     0.220    vcu118_sys_clock_mmcm0/inst/clk_out4_clk_wiz_0
    BUFGCE_X1Y266        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.021     0.241 r  vcu118_sys_clock_mmcm0/inst/clkout4_buf/O
    X3Y9 (CLOCK_ROOT)    net (fo=65582, routed)       2.698     2.939    dut_/tile_1/dcache/tlb/clk_out4
    SLICE_X160Y700       FDRE                                         r  dut_/tile_1/dcache/tlb/r_refill_tag_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y700       FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.059     2.998 r  dut_/tile_1/dcache/tlb/r_refill_tag_reg[23]/Q
                         net (fo=34, routed)          0.133     3.131    dut_/tile_1/dcache/tlb/reg_entries_0_reg[41]_0[24]
    SLICE_X162Y701       FDRE                                         r  dut_/tile_1/dcache/tlb/reg_entries_12_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X1Y292        BUFGCE                       0.000     0.000 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.914     0.914    vcu118_sys_clock_mmcm0/inst/clk_in1
    MMCM_X1Y11           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.686     0.228 r  vcu118_sys_clock_mmcm0/inst/mmcme3_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.228     0.456    vcu118_sys_clock_mmcm0/inst/clk_out4_clk_wiz_0
    BUFGCE_X1Y266        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.480 r  vcu118_sys_clock_mmcm0/inst/clkout4_buf/O
    X3Y9 (CLOCK_ROOT)    net (fo=65582, routed)       2.994     3.474    dut_/tile_1/dcache/tlb/clk_out4
    SLICE_X162Y701       FDRE                                         r  dut_/tile_1/dcache/tlb/reg_entries_12_reg[38]/C
                         clock pessimism             -0.426     3.048    
    SLICE_X162Y701       FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.052     3.100    dut_/tile_1/dcache/tlb/reg_entries_12_reg[38]
  -------------------------------------------------------------------
                         required time                         -3.100    
                         arrival time                           3.131    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 dut_/tile_2/frontend/icache/refill_addr_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut_/tile_2/frontend/icache/tag_array_1_reg/DINADIN[7]
                            (rising edge-triggered cell RAMB18E2 clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.123ns  (logic 0.040ns (32.520%)  route 0.083ns (67.480%))
  Logic Levels:           0  
  Clock Path Skew:        0.118ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.093ns
    Source Clock Delay      (SCD):    1.704ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Net Delay (Source):      1.553ns (routing 0.605ns, distribution 0.948ns)
  Clock Net Delay (Destination): 1.804ns (routing 0.654ns, distribution 1.150ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X1Y292        BUFGCE                       0.000     0.000 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.506     0.506    vcu118_sys_clock_mmcm0/inst/clk_in1
    MMCM_X1Y11           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.492     0.014 r  vcu118_sys_clock_mmcm0/inst/mmcme3_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.123     0.137    vcu118_sys_clock_mmcm0/inst/clk_out4_clk_wiz_0
    BUFGCE_X1Y266        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.014     0.151 r  vcu118_sys_clock_mmcm0/inst/clkout4_buf/O
    X3Y9 (CLOCK_ROOT)    net (fo=65582, routed)       1.553     1.704    dut_/tile_2/frontend/icache/clk_out4
    SLICE_X86Y672        FDRE                                         r  dut_/tile_2/frontend/icache/refill_addr_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y672        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.040     1.744 r  dut_/tile_2/frontend/icache/refill_addr_reg[19]/Q
                         net (fo=5, routed)           0.083     1.827    dut_/tile_2/frontend/icache/Q[13]
    RAMB18_X6Y268        RAMB18E2                                     r  dut_/tile_2/frontend/icache/tag_array_1_reg/DINADIN[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X1Y292        BUFGCE                       0.000     0.000 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.563     0.563    vcu118_sys_clock_mmcm0/inst/clk_in1
    MMCM_X1Y11           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.434     0.129 r  vcu118_sys_clock_mmcm0/inst/mmcme3_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.144     0.273    vcu118_sys_clock_mmcm0/inst/clk_out4_clk_wiz_0
    BUFGCE_X1Y266        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.016     0.289 r  vcu118_sys_clock_mmcm0/inst/clkout4_buf/O
    X3Y9 (CLOCK_ROOT)    net (fo=65582, routed)       1.804     2.093    dut_/tile_2/frontend/icache/clk_out4
    RAMB18_X6Y268        RAMB18E2                                     r  dut_/tile_2/frontend/icache/tag_array_1_reg/CLKBWRCLK
                         clock pessimism             -0.271     1.822    
    RAMB18_X6Y268        RAMB18E2 (Hold_RAMB18E2_L_RAMB180_CLKBWRCLK_DINADIN[7])
                                                     -0.026     1.796    dut_/tile_2/frontend/icache/tag_array_1_reg
  -------------------------------------------------------------------
                         required time                         -1.796    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 dut_/tile_2/core/mem_reg_pc_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut_/tile_2/core/wb_reg_pc_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.059ns (19.218%)  route 0.248ns (80.782%))
  Logic Levels:           0  
  Clock Path Skew:        0.223ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.162ns
    Source Clock Delay      (SCD):    2.611ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Net Delay (Source):      2.370ns (routing 1.003ns, distribution 1.367ns)
  Clock Net Delay (Destination): 2.682ns (routing 1.084ns, distribution 1.598ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X1Y292        BUFGCE                       0.000     0.000 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.812     0.812    vcu118_sys_clock_mmcm0/inst/clk_in1
    MMCM_X1Y11           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.785     0.027 r  vcu118_sys_clock_mmcm0/inst/mmcme3_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.193     0.220    vcu118_sys_clock_mmcm0/inst/clk_out4_clk_wiz_0
    BUFGCE_X1Y266        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.021     0.241 r  vcu118_sys_clock_mmcm0/inst/clkout4_buf/O
    X3Y9 (CLOCK_ROOT)    net (fo=65582, routed)       2.370     2.611    dut_/tile_2/core/clk_out4
    SLICE_X91Y657        FDRE                                         r  dut_/tile_2/core/mem_reg_pc_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y657        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     2.670 r  dut_/tile_2/core/mem_reg_pc_reg[16]/Q
                         net (fo=4, routed)           0.248     2.918    dut_/tile_2/core/mem_reg_pc_reg_n_0_[16]
    SLICE_X89Y665        FDRE                                         r  dut_/tile_2/core/wb_reg_pc_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X1Y292        BUFGCE                       0.000     0.000 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.914     0.914    vcu118_sys_clock_mmcm0/inst/clk_in1
    MMCM_X1Y11           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.686     0.228 r  vcu118_sys_clock_mmcm0/inst/mmcme3_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.228     0.456    vcu118_sys_clock_mmcm0/inst/clk_out4_clk_wiz_0
    BUFGCE_X1Y266        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.480 r  vcu118_sys_clock_mmcm0/inst/clkout4_buf/O
    X3Y9 (CLOCK_ROOT)    net (fo=65582, routed)       2.682     3.162    dut_/tile_2/core/clk_out4
    SLICE_X89Y665        FDRE                                         r  dut_/tile_2/core/wb_reg_pc_reg[16]/C
                         clock pessimism             -0.328     2.834    
    SLICE_X89Y665        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.052     2.886    dut_/tile_2/core/wb_reg_pc_reg[16]
  -------------------------------------------------------------------
                         required time                         -2.886    
                         arrival time                           2.918    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 dut_/xilinxvcu118mig_1/deint/Queue_8/value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut_/xilinxvcu118mig_1/deint/Queue_8/_T_35_user_reg_0_7_0_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.061ns (31.122%)  route 0.135ns (68.878%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.232ns
    Source Clock Delay      (SCD):    2.747ns
    Clock Pessimism Removal (CPR):    0.407ns
  Clock Net Delay (Source):      2.506ns (routing 1.003ns, distribution 1.503ns)
  Clock Net Delay (Destination): 2.752ns (routing 1.084ns, distribution 1.668ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X1Y292        BUFGCE                       0.000     0.000 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.812     0.812    vcu118_sys_clock_mmcm0/inst/clk_in1
    MMCM_X1Y11           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.785     0.027 r  vcu118_sys_clock_mmcm0/inst/mmcme3_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.193     0.220    vcu118_sys_clock_mmcm0/inst/clk_out4_clk_wiz_0
    BUFGCE_X1Y266        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.021     0.241 r  vcu118_sys_clock_mmcm0/inst/clkout4_buf/O
    X3Y9 (CLOCK_ROOT)    net (fo=65582, routed)       2.506     2.747    dut_/xilinxvcu118mig_1/deint/Queue_8/clk_out4
    SLICE_X103Y721       FDRE                                         r  dut_/xilinxvcu118mig_1/deint/Queue_8/value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y721       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     2.808 r  dut_/xilinxvcu118mig_1/deint/Queue_8/value_reg[0]/Q
                         net (fo=125, routed)         0.135     2.943    dut_/xilinxvcu118mig_1/deint/Queue_8/_T_35_user_reg_0_7_0_5/ADDRH0
    SLICE_X100Y722       RAMD32                                       r  dut_/xilinxvcu118mig_1/deint/Queue_8/_T_35_user_reg_0_7_0_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X1Y292        BUFGCE                       0.000     0.000 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.914     0.914    vcu118_sys_clock_mmcm0/inst/clk_in1
    MMCM_X1Y11           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.686     0.228 r  vcu118_sys_clock_mmcm0/inst/mmcme3_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.228     0.456    vcu118_sys_clock_mmcm0/inst/clk_out4_clk_wiz_0
    BUFGCE_X1Y266        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.480 r  vcu118_sys_clock_mmcm0/inst/clkout4_buf/O
    X3Y9 (CLOCK_ROOT)    net (fo=65582, routed)       2.752     3.232    dut_/xilinxvcu118mig_1/deint/Queue_8/_T_35_user_reg_0_7_0_5/WCLK
    SLICE_X100Y722       RAMD32                                       r  dut_/xilinxvcu118mig_1/deint/Queue_8/_T_35_user_reg_0_7_0_5/RAMA/CLK
                         clock pessimism             -0.407     2.825    
    SLICE_X100Y722       RAMD32 (Hold_A5LUT_SLICEM_CLK_WADR0)
                                                      0.085     2.910    dut_/xilinxvcu118mig_1/deint/Queue_8/_T_35_user_reg_0_7_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -2.910    
                         arrival time                           2.943    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 dut_/xilinxvcu118mig_1/deint/Queue_8/value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut_/xilinxvcu118mig_1/deint/Queue_8/_T_35_user_reg_0_7_0_5/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.061ns (31.122%)  route 0.135ns (68.878%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.232ns
    Source Clock Delay      (SCD):    2.747ns
    Clock Pessimism Removal (CPR):    0.407ns
  Clock Net Delay (Source):      2.506ns (routing 1.003ns, distribution 1.503ns)
  Clock Net Delay (Destination): 2.752ns (routing 1.084ns, distribution 1.668ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X1Y292        BUFGCE                       0.000     0.000 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.812     0.812    vcu118_sys_clock_mmcm0/inst/clk_in1
    MMCM_X1Y11           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.785     0.027 r  vcu118_sys_clock_mmcm0/inst/mmcme3_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.193     0.220    vcu118_sys_clock_mmcm0/inst/clk_out4_clk_wiz_0
    BUFGCE_X1Y266        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.021     0.241 r  vcu118_sys_clock_mmcm0/inst/clkout4_buf/O
    X3Y9 (CLOCK_ROOT)    net (fo=65582, routed)       2.506     2.747    dut_/xilinxvcu118mig_1/deint/Queue_8/clk_out4
    SLICE_X103Y721       FDRE                                         r  dut_/xilinxvcu118mig_1/deint/Queue_8/value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y721       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     2.808 r  dut_/xilinxvcu118mig_1/deint/Queue_8/value_reg[0]/Q
                         net (fo=125, routed)         0.135     2.943    dut_/xilinxvcu118mig_1/deint/Queue_8/_T_35_user_reg_0_7_0_5/ADDRH0
    SLICE_X100Y722       RAMD32                                       r  dut_/xilinxvcu118mig_1/deint/Queue_8/_T_35_user_reg_0_7_0_5/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X1Y292        BUFGCE                       0.000     0.000 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.914     0.914    vcu118_sys_clock_mmcm0/inst/clk_in1
    MMCM_X1Y11           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.686     0.228 r  vcu118_sys_clock_mmcm0/inst/mmcme3_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.228     0.456    vcu118_sys_clock_mmcm0/inst/clk_out4_clk_wiz_0
    BUFGCE_X1Y266        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.480 r  vcu118_sys_clock_mmcm0/inst/clkout4_buf/O
    X3Y9 (CLOCK_ROOT)    net (fo=65582, routed)       2.752     3.232    dut_/xilinxvcu118mig_1/deint/Queue_8/_T_35_user_reg_0_7_0_5/WCLK
    SLICE_X100Y722       RAMD32                                       r  dut_/xilinxvcu118mig_1/deint/Queue_8/_T_35_user_reg_0_7_0_5/RAMA_D1/CLK
                         clock pessimism             -0.407     2.825    
    SLICE_X100Y722       RAMD32 (Hold_A6LUT_SLICEM_CLK_WADR0)
                                                      0.085     2.910    dut_/xilinxvcu118mig_1/deint/Queue_8/_T_35_user_reg_0_7_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.910    
                         arrival time                           2.943    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 dut_/xilinxvcu118mig_1/deint/Queue_8/value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut_/xilinxvcu118mig_1/deint/Queue_8/_T_35_user_reg_0_7_0_5/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.061ns (31.122%)  route 0.135ns (68.878%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.232ns
    Source Clock Delay      (SCD):    2.747ns
    Clock Pessimism Removal (CPR):    0.407ns
  Clock Net Delay (Source):      2.506ns (routing 1.003ns, distribution 1.503ns)
  Clock Net Delay (Destination): 2.752ns (routing 1.084ns, distribution 1.668ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X1Y292        BUFGCE                       0.000     0.000 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.812     0.812    vcu118_sys_clock_mmcm0/inst/clk_in1
    MMCM_X1Y11           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.785     0.027 r  vcu118_sys_clock_mmcm0/inst/mmcme3_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.193     0.220    vcu118_sys_clock_mmcm0/inst/clk_out4_clk_wiz_0
    BUFGCE_X1Y266        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.021     0.241 r  vcu118_sys_clock_mmcm0/inst/clkout4_buf/O
    X3Y9 (CLOCK_ROOT)    net (fo=65582, routed)       2.506     2.747    dut_/xilinxvcu118mig_1/deint/Queue_8/clk_out4
    SLICE_X103Y721       FDRE                                         r  dut_/xilinxvcu118mig_1/deint/Queue_8/value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y721       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     2.808 r  dut_/xilinxvcu118mig_1/deint/Queue_8/value_reg[0]/Q
                         net (fo=125, routed)         0.135     2.943    dut_/xilinxvcu118mig_1/deint/Queue_8/_T_35_user_reg_0_7_0_5/ADDRH0
    SLICE_X100Y722       RAMD32                                       r  dut_/xilinxvcu118mig_1/deint/Queue_8/_T_35_user_reg_0_7_0_5/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X1Y292        BUFGCE                       0.000     0.000 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.914     0.914    vcu118_sys_clock_mmcm0/inst/clk_in1
    MMCM_X1Y11           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.686     0.228 r  vcu118_sys_clock_mmcm0/inst/mmcme3_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.228     0.456    vcu118_sys_clock_mmcm0/inst/clk_out4_clk_wiz_0
    BUFGCE_X1Y266        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.480 r  vcu118_sys_clock_mmcm0/inst/clkout4_buf/O
    X3Y9 (CLOCK_ROOT)    net (fo=65582, routed)       2.752     3.232    dut_/xilinxvcu118mig_1/deint/Queue_8/_T_35_user_reg_0_7_0_5/WCLK
    SLICE_X100Y722       RAMD32                                       r  dut_/xilinxvcu118mig_1/deint/Queue_8/_T_35_user_reg_0_7_0_5/RAMB/CLK
                         clock pessimism             -0.407     2.825    
    SLICE_X100Y722       RAMD32 (Hold_B5LUT_SLICEM_CLK_WADR0)
                                                      0.085     2.910    dut_/xilinxvcu118mig_1/deint/Queue_8/_T_35_user_reg_0_7_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -2.910    
                         arrival time                           2.943    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 dut_/xilinxvcu118mig_1/deint/Queue_8/value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut_/xilinxvcu118mig_1/deint/Queue_8/_T_35_user_reg_0_7_0_5/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.061ns (31.122%)  route 0.135ns (68.878%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.232ns
    Source Clock Delay      (SCD):    2.747ns
    Clock Pessimism Removal (CPR):    0.407ns
  Clock Net Delay (Source):      2.506ns (routing 1.003ns, distribution 1.503ns)
  Clock Net Delay (Destination): 2.752ns (routing 1.084ns, distribution 1.668ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X1Y292        BUFGCE                       0.000     0.000 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.812     0.812    vcu118_sys_clock_mmcm0/inst/clk_in1
    MMCM_X1Y11           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.785     0.027 r  vcu118_sys_clock_mmcm0/inst/mmcme3_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.193     0.220    vcu118_sys_clock_mmcm0/inst/clk_out4_clk_wiz_0
    BUFGCE_X1Y266        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.021     0.241 r  vcu118_sys_clock_mmcm0/inst/clkout4_buf/O
    X3Y9 (CLOCK_ROOT)    net (fo=65582, routed)       2.506     2.747    dut_/xilinxvcu118mig_1/deint/Queue_8/clk_out4
    SLICE_X103Y721       FDRE                                         r  dut_/xilinxvcu118mig_1/deint/Queue_8/value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y721       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     2.808 r  dut_/xilinxvcu118mig_1/deint/Queue_8/value_reg[0]/Q
                         net (fo=125, routed)         0.135     2.943    dut_/xilinxvcu118mig_1/deint/Queue_8/_T_35_user_reg_0_7_0_5/ADDRH0
    SLICE_X100Y722       RAMD32                                       r  dut_/xilinxvcu118mig_1/deint/Queue_8/_T_35_user_reg_0_7_0_5/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X1Y292        BUFGCE                       0.000     0.000 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.914     0.914    vcu118_sys_clock_mmcm0/inst/clk_in1
    MMCM_X1Y11           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.686     0.228 r  vcu118_sys_clock_mmcm0/inst/mmcme3_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.228     0.456    vcu118_sys_clock_mmcm0/inst/clk_out4_clk_wiz_0
    BUFGCE_X1Y266        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.480 r  vcu118_sys_clock_mmcm0/inst/clkout4_buf/O
    X3Y9 (CLOCK_ROOT)    net (fo=65582, routed)       2.752     3.232    dut_/xilinxvcu118mig_1/deint/Queue_8/_T_35_user_reg_0_7_0_5/WCLK
    SLICE_X100Y722       RAMD32                                       r  dut_/xilinxvcu118mig_1/deint/Queue_8/_T_35_user_reg_0_7_0_5/RAMB_D1/CLK
                         clock pessimism             -0.407     2.825    
    SLICE_X100Y722       RAMD32 (Hold_B6LUT_SLICEM_CLK_WADR0)
                                                      0.085     2.910    dut_/xilinxvcu118mig_1/deint/Queue_8/_T_35_user_reg_0_7_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.910    
                         arrival time                           2.943    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 dut_/xilinxvcu118mig_1/deint/Queue_8/value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut_/xilinxvcu118mig_1/deint/Queue_8/_T_35_user_reg_0_7_0_5/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.061ns (31.122%)  route 0.135ns (68.878%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.232ns
    Source Clock Delay      (SCD):    2.747ns
    Clock Pessimism Removal (CPR):    0.407ns
  Clock Net Delay (Source):      2.506ns (routing 1.003ns, distribution 1.503ns)
  Clock Net Delay (Destination): 2.752ns (routing 1.084ns, distribution 1.668ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X1Y292        BUFGCE                       0.000     0.000 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.812     0.812    vcu118_sys_clock_mmcm0/inst/clk_in1
    MMCM_X1Y11           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.785     0.027 r  vcu118_sys_clock_mmcm0/inst/mmcme3_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.193     0.220    vcu118_sys_clock_mmcm0/inst/clk_out4_clk_wiz_0
    BUFGCE_X1Y266        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.021     0.241 r  vcu118_sys_clock_mmcm0/inst/clkout4_buf/O
    X3Y9 (CLOCK_ROOT)    net (fo=65582, routed)       2.506     2.747    dut_/xilinxvcu118mig_1/deint/Queue_8/clk_out4
    SLICE_X103Y721       FDRE                                         r  dut_/xilinxvcu118mig_1/deint/Queue_8/value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y721       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     2.808 r  dut_/xilinxvcu118mig_1/deint/Queue_8/value_reg[0]/Q
                         net (fo=125, routed)         0.135     2.943    dut_/xilinxvcu118mig_1/deint/Queue_8/_T_35_user_reg_0_7_0_5/ADDRH0
    SLICE_X100Y722       RAMD32                                       r  dut_/xilinxvcu118mig_1/deint/Queue_8/_T_35_user_reg_0_7_0_5/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X1Y292        BUFGCE                       0.000     0.000 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.914     0.914    vcu118_sys_clock_mmcm0/inst/clk_in1
    MMCM_X1Y11           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.686     0.228 r  vcu118_sys_clock_mmcm0/inst/mmcme3_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.228     0.456    vcu118_sys_clock_mmcm0/inst/clk_out4_clk_wiz_0
    BUFGCE_X1Y266        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.480 r  vcu118_sys_clock_mmcm0/inst/clkout4_buf/O
    X3Y9 (CLOCK_ROOT)    net (fo=65582, routed)       2.752     3.232    dut_/xilinxvcu118mig_1/deint/Queue_8/_T_35_user_reg_0_7_0_5/WCLK
    SLICE_X100Y722       RAMD32                                       r  dut_/xilinxvcu118mig_1/deint/Queue_8/_T_35_user_reg_0_7_0_5/RAMC/CLK
                         clock pessimism             -0.407     2.825    
    SLICE_X100Y722       RAMD32 (Hold_C5LUT_SLICEM_CLK_WADR0)
                                                      0.085     2.910    dut_/xilinxvcu118mig_1/deint/Queue_8/_T_35_user_reg_0_7_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -2.910    
                         arrival time                           2.943    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 dut_/xilinxvcu118mig_1/deint/Queue_8/value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut_/xilinxvcu118mig_1/deint/Queue_8/_T_35_user_reg_0_7_0_5/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.061ns (31.122%)  route 0.135ns (68.878%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.232ns
    Source Clock Delay      (SCD):    2.747ns
    Clock Pessimism Removal (CPR):    0.407ns
  Clock Net Delay (Source):      2.506ns (routing 1.003ns, distribution 1.503ns)
  Clock Net Delay (Destination): 2.752ns (routing 1.084ns, distribution 1.668ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X1Y292        BUFGCE                       0.000     0.000 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.812     0.812    vcu118_sys_clock_mmcm0/inst/clk_in1
    MMCM_X1Y11           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.785     0.027 r  vcu118_sys_clock_mmcm0/inst/mmcme3_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.193     0.220    vcu118_sys_clock_mmcm0/inst/clk_out4_clk_wiz_0
    BUFGCE_X1Y266        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.021     0.241 r  vcu118_sys_clock_mmcm0/inst/clkout4_buf/O
    X3Y9 (CLOCK_ROOT)    net (fo=65582, routed)       2.506     2.747    dut_/xilinxvcu118mig_1/deint/Queue_8/clk_out4
    SLICE_X103Y721       FDRE                                         r  dut_/xilinxvcu118mig_1/deint/Queue_8/value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y721       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     2.808 r  dut_/xilinxvcu118mig_1/deint/Queue_8/value_reg[0]/Q
                         net (fo=125, routed)         0.135     2.943    dut_/xilinxvcu118mig_1/deint/Queue_8/_T_35_user_reg_0_7_0_5/ADDRH0
    SLICE_X100Y722       RAMD32                                       r  dut_/xilinxvcu118mig_1/deint/Queue_8/_T_35_user_reg_0_7_0_5/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X1Y292        BUFGCE                       0.000     0.000 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.914     0.914    vcu118_sys_clock_mmcm0/inst/clk_in1
    MMCM_X1Y11           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.686     0.228 r  vcu118_sys_clock_mmcm0/inst/mmcme3_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.228     0.456    vcu118_sys_clock_mmcm0/inst/clk_out4_clk_wiz_0
    BUFGCE_X1Y266        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.480 r  vcu118_sys_clock_mmcm0/inst/clkout4_buf/O
    X3Y9 (CLOCK_ROOT)    net (fo=65582, routed)       2.752     3.232    dut_/xilinxvcu118mig_1/deint/Queue_8/_T_35_user_reg_0_7_0_5/WCLK
    SLICE_X100Y722       RAMD32                                       r  dut_/xilinxvcu118mig_1/deint/Queue_8/_T_35_user_reg_0_7_0_5/RAMC_D1/CLK
                         clock pessimism             -0.407     2.825    
    SLICE_X100Y722       RAMD32 (Hold_C6LUT_SLICEM_CLK_WADR0)
                                                      0.085     2.910    dut_/xilinxvcu118mig_1/deint/Queue_8/_T_35_user_reg_0_7_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -2.910    
                         arrival time                           2.943    
  -------------------------------------------------------------------
                         slack                                  0.033    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out4_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { vcu118_sys_clock_mmcm0/inst/mmcme3_adv_inst/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location               Pin
Min Period        n/a     FDRE/C              n/a            3.195         10.000      6.805      BITSLICE_RX_TX_X1Y434  sdio_spi_bridge/miso_sync_reg[0]/C
Min Period        n/a     FDSE/C              n/a            3.195         10.000      6.805      BITSLICE_RX_TX_X1Y277  uart_rxd_sync/sync_1_reg/C
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.569         10.000      8.431      RAMB18_X7Y267          dut_/tile_2/frontend/icache/data_arrays_1_3_reg/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.569         10.000      8.431      RAMB18_X7Y267          dut_/tile_2/frontend/icache/data_arrays_1_3_reg/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.569         10.000      8.431      RAMB18_X5Y265          dut_/tile_2/dcache/data/data_arrays_0_8_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.569         10.000      8.431      RAMB18_X5Y263          dut_/tile_2/dcache/data/data_arrays_0_9_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.569         10.000      8.431      RAMB18_X6Y269          dut_/tile_2/frontend/icache/tag_array_0_reg/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.569         10.000      8.431      RAMB18_X6Y269          dut_/tile_2/frontend/icache/tag_array_0_reg/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.569         10.000      8.431      RAMB18_X5Y277          dut_/tile_2/dcache/tag_array_0_reg/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.569         10.000      8.431      RAMB18_X5Y277          dut_/tile_2/dcache/tag_array_0_reg/CLKBWRCLK
Low Pulse Width   Slow    FDSE/C              n/a            1.438         5.000       3.562      BITSLICE_RX_TX_X1Y277  uart_rxd_sync/sync_1_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            1.438         5.000       3.562      BITSLICE_RX_TX_X1Y434  sdio_spi_bridge/miso_sync_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            1.438         5.000       3.562      BITSLICE_RX_TX_X1Y434  sdio_spi_bridge/miso_sync_reg[0]/C
Low Pulse Width   Fast    FDSE/C              n/a            1.438         5.000       3.562      BITSLICE_RX_TX_X1Y277  uart_rxd_sync/sync_1_reg/C
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB18_X5Y277          dut_/tile_2/dcache/tag_array_0_reg/CLKARDCLK
Low Pulse Width   Fast    RAMB18E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB18_X5Y277          dut_/tile_2/dcache/tag_array_0_reg/CLKBWRCLK
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB18_X6Y268          dut_/tile_2/frontend/icache/tag_array_1_reg/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB18_X5Y276          dut_/tile_2/dcache/tag_array_1_reg/CLKARDCLK
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB18_X5Y276          dut_/tile_2/dcache/tag_array_1_reg/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB18_X5Y276          dut_/tile_2/dcache/tag_array_1_reg/CLKBWRCLK
High Pulse Width  Slow    FDRE/C              n/a            1.438         5.000       3.562      BITSLICE_RX_TX_X1Y434  sdio_spi_bridge/miso_sync_reg[0]/C
High Pulse Width  Slow    FDSE/C              n/a            1.438         5.000       3.562      BITSLICE_RX_TX_X1Y277  uart_rxd_sync/sync_1_reg/C
High Pulse Width  Fast    FDRE/C              n/a            1.438         5.000       3.562      BITSLICE_RX_TX_X1Y434  sdio_spi_bridge/miso_sync_reg[0]/C
High Pulse Width  Fast    FDSE/C              n/a            1.438         5.000       3.562      BITSLICE_RX_TX_X1Y277  uart_rxd_sync/sync_1_reg/C
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB18_X7Y267          dut_/tile_2/frontend/icache/data_arrays_1_3_reg/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB18_X7Y267          dut_/tile_2/frontend/icache/data_arrays_1_3_reg/CLKBWRCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB18_X5Y265          dut_/tile_2/dcache/data/data_arrays_0_8_reg_bram_0/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB18_X5Y265          dut_/tile_2/dcache/data/data_arrays_0_8_reg_bram_0/CLKBWRCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB18_X5Y263          dut_/tile_2/dcache/data/data_arrays_0_9_reg_bram_0/CLKARDCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB18_X5Y263          dut_/tile_2/dcache/data/data_arrays_0_9_reg_bram_0/CLKARDCLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.710ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { vcu118_sys_clock_mmcm0/inst/mmcme3_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     BUFGCE/I             n/a            1.290         10.000      8.710      BUFGCE_X1Y265  vcu118_sys_clock_mmcm0/inst/clkf_buf/I
Min Period  n/a     MMCME4_ADV/CLKFBOUT  n/a            1.071         10.000      8.929      MMCM_X1Y11     vcu118_sys_clock_mmcm0/inst/mmcme3_adv_inst/CLKFBOUT
Min Period  n/a     MMCME4_ADV/CLKFBIN   n/a            1.071         10.000      8.929      MMCM_X1Y11     vcu118_sys_clock_mmcm0/inst/mmcme3_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  vcu118_sys_clock_mmcm1/inst/clk_in1
  To Clock:  vcu118_sys_clock_mmcm1/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.550ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vcu118_sys_clock_mmcm1/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { vcu118_sys_clock_mmcm1/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location    Pin
Min Period        n/a     MMCME4_ADV/CLKIN1  n/a            1.071         10.000      8.929      MMCM_X1Y12  vcu118_sys_clock_mmcm1/inst/mmcme3_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME4_ADV/CLKIN1  n/a            0.450         5.000       4.550      MMCM_X1Y12  vcu118_sys_clock_mmcm1/inst/mmcme3_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME4_ADV/CLKIN1  n/a            0.450         5.000       4.550      MMCM_X1Y12  vcu118_sys_clock_mmcm1/inst/mmcme3_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME4_ADV/CLKIN1  n/a            0.450         5.000       4.550      MMCM_X1Y12  vcu118_sys_clock_mmcm1/inst/mmcme3_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME4_ADV/CLKIN1  n/a            0.450         5.000       4.550      MMCM_X1Y12  vcu118_sys_clock_mmcm1/inst/mmcme3_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_1
  To Clock:  clkfbout_clk_wiz_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.710ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { vcu118_sys_clock_mmcm1/inst/mmcme3_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     BUFGCE/I             n/a            1.290         10.000      8.710      BUFGCE_X1Y288  vcu118_sys_clock_mmcm1/inst/clkf_buf/I
Min Period  n/a     MMCME4_ADV/CLKFBOUT  n/a            1.071         10.000      8.929      MMCM_X1Y12     vcu118_sys_clock_mmcm1/inst/mmcme3_adv_inst/CLKFBOUT
Min Period  n/a     MMCME4_ADV/CLKFBIN   n/a            1.071         10.000      8.929      MMCM_X1Y12     vcu118_sys_clock_mmcm1/inst/mmcme3_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkout5
  To Clock:  mmcm_clkout0

Setup :            0  Failing Endpoints,  Worst Slack        2.476ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.476ns  (required time - arrival time)
  Source:                 dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_en_lvl_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_en_sync/SYNC[0].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        0.559ns  (logic 0.081ns (14.490%)  route 0.478ns (85.510%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.160ns (routing 0.160ns, distribution 0.000ns)
  Clock Net Delay (Destination): 1.138ns (routing 0.148ns, distribution 0.990ns)
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y827                                    0.000     0.000 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_en_lvl_reg/C
    SLICE_X139Y827       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     0.081 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_en_lvl_reg/Q
                         net (fo=2, routed)           0.478     0.559    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_en_sync/D[0]
    SLICE_X140Y827       FDRE                                         r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_en_sync/SYNC[0].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
    SLICE_X140Y827       FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.035     3.035    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_en_sync/SYNC[0].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.035    
                         arrival time                          -0.559    
  -------------------------------------------------------------------
                         slack                                  2.476    

Slack (MET) :             2.523ns  (required time - arrival time)
  Source:                 dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_addr_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[9].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        0.512ns  (logic 0.079ns (15.430%)  route 0.433ns (84.570%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.160ns (routing 0.160ns, distribution 0.000ns)
  Clock Net Delay (Destination): 1.138ns (routing 0.148ns, distribution 0.990ns)
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y825                                    0.000     0.000 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_addr_r_reg[9]/C
    SLICE_X137Y825       FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.079     0.079 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_addr_r_reg[9]/Q
                         net (fo=1, routed)           0.433     0.512    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/out[9]
    SLICE_X140Y828       FDRE                                         r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[9].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
    SLICE_X140Y828       FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.035     3.035    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[9].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.035    
                         arrival time                          -0.512    
  -------------------------------------------------------------------
                         slack                                  2.523    

Slack (MET) :             2.571ns  (required time - arrival time)
  Source:                 dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_addr_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[7].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        0.464ns  (logic 0.081ns (17.457%)  route 0.383ns (82.543%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.160ns (routing 0.160ns, distribution 0.000ns)
  Clock Net Delay (Destination): 1.137ns (routing 0.148ns, distribution 0.989ns)
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y823                                    0.000     0.000 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_addr_r_reg[7]/C
    SLICE_X136Y823       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     0.081 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_addr_r_reg[7]/Q
                         net (fo=1, routed)           0.383     0.464    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/out[7]
    SLICE_X140Y826       FDRE                                         r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[7].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
    SLICE_X140Y826       FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.035     3.035    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[7].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.035    
                         arrival time                          -0.464    
  -------------------------------------------------------------------
                         slack                                  2.571    

Slack (MET) :             2.575ns  (required time - arrival time)
  Source:                 dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_di_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_di_sync/SYNC[4].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        0.460ns  (logic 0.076ns (16.522%)  route 0.384ns (83.478%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.160ns (routing 0.160ns, distribution 0.000ns)
  Clock Net Delay (Destination): 1.123ns (routing 0.148ns, distribution 0.975ns)
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y823                                    0.000     0.000 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_di_r_reg[4]/C
    SLICE_X127Y823       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     0.076 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_di_r_reg[4]/Q
                         net (fo=1, routed)           0.384     0.460    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_di_sync/out[4]
    SLICE_X136Y823       FDRE                                         r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_di_sync/SYNC[4].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
    SLICE_X136Y823       FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.035     3.035    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_di_sync/SYNC[4].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.035    
                         arrival time                          -0.460    
  -------------------------------------------------------------------
                         slack                                  2.575    

Slack (MET) :             2.589ns  (required time - arrival time)
  Source:                 dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_di_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_di_sync/SYNC[2].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        0.446ns  (logic 0.081ns (18.161%)  route 0.365ns (81.839%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.160ns (routing 0.160ns, distribution 0.000ns)
  Clock Net Delay (Destination): 1.139ns (routing 0.148ns, distribution 0.991ns)
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y824                                    0.000     0.000 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_di_r_reg[2]/C
    SLICE_X139Y824       FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     0.081 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_di_r_reg[2]/Q
                         net (fo=1, routed)           0.365     0.446    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_di_sync/out[2]
    SLICE_X140Y829       FDRE                                         r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_di_sync/SYNC[2].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
    SLICE_X140Y829       FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.035     3.035    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_di_sync/SYNC[2].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.035    
                         arrival time                          -0.446    
  -------------------------------------------------------------------
                         slack                                  2.589    

Slack (MET) :             2.589ns  (required time - arrival time)
  Source:                 dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_di_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_di_sync/SYNC[1].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        0.446ns  (logic 0.081ns (18.161%)  route 0.365ns (81.839%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.160ns (routing 0.160ns, distribution 0.000ns)
  Clock Net Delay (Destination): 1.144ns (routing 0.148ns, distribution 0.996ns)
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y819                                    0.000     0.000 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_di_r_reg[1]/C
    SLICE_X136Y819       FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     0.081 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_di_r_reg[1]/Q
                         net (fo=1, routed)           0.365     0.446    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_di_sync/out[1]
    SLICE_X139Y826       FDRE                                         r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_di_sync/SYNC[1].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
    SLICE_X139Y826       FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.035     3.035    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_di_sync/SYNC[1].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.035    
                         arrival time                          -0.446    
  -------------------------------------------------------------------
                         slack                                  2.589    

Slack (MET) :             2.590ns  (required time - arrival time)
  Source:                 dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_di_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_di_sync/SYNC[7].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        0.445ns  (logic 0.079ns (17.753%)  route 0.366ns (82.247%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.160ns (routing 0.160ns, distribution 0.000ns)
  Clock Net Delay (Destination): 1.139ns (routing 0.148ns, distribution 0.991ns)
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y823                                    0.000     0.000 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_di_r_reg[7]/C
    SLICE_X136Y823       FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     0.079 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_di_r_reg[7]/Q
                         net (fo=1, routed)           0.366     0.445    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_di_sync/out[7]
    SLICE_X140Y829       FDRE                                         r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_di_sync/SYNC[7].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
    SLICE_X140Y829       FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.035     3.035    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_di_sync/SYNC[7].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.035    
                         arrival time                          -0.445    
  -------------------------------------------------------------------
                         slack                                  2.590    

Slack (MET) :             2.599ns  (required time - arrival time)
  Source:                 dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_di_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_di_sync/SYNC[6].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        0.436ns  (logic 0.078ns (17.890%)  route 0.358ns (82.110%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.160ns (routing 0.160ns, distribution 0.000ns)
  Clock Net Delay (Destination): 1.136ns (routing 0.148ns, distribution 0.988ns)
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y822                                    0.000     0.000 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_di_r_reg[6]/C
    SLICE_X137Y822       FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     0.078 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_di_r_reg[6]/Q
                         net (fo=1, routed)           0.358     0.436    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_di_sync/out[6]
    SLICE_X140Y825       FDRE                                         r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_di_sync/SYNC[6].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
    SLICE_X140Y825       FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.035     3.035    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_di_sync/SYNC[6].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.035    
                         arrival time                          -0.436    
  -------------------------------------------------------------------
                         slack                                  2.599    

Slack (MET) :             2.605ns  (required time - arrival time)
  Source:                 dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_addr_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[11].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        0.430ns  (logic 0.079ns (18.372%)  route 0.351ns (81.628%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.160ns (routing 0.160ns, distribution 0.000ns)
  Clock Net Delay (Destination): 1.138ns (routing 0.148ns, distribution 0.990ns)
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y823                                    0.000     0.000 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_addr_r_reg[11]/C
    SLICE_X136Y823       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.079 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_addr_r_reg[11]/Q
                         net (fo=1, routed)           0.351     0.430    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/out[11]
    SLICE_X140Y828       FDRE                                         r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[11].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
    SLICE_X140Y828       FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.035     3.035    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[11].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.035    
                         arrival time                          -0.430    
  -------------------------------------------------------------------
                         slack                                  2.605    

Slack (MET) :             2.618ns  (required time - arrival time)
  Source:                 dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_addr_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[1].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        0.417ns  (logic 0.078ns (18.705%)  route 0.339ns (81.295%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.160ns (routing 0.160ns, distribution 0.000ns)
  Clock Net Delay (Destination): 1.137ns (routing 0.148ns, distribution 0.989ns)
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y822                                    0.000     0.000 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_addr_r_reg[1]/C
    SLICE_X137Y822       FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.078     0.078 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_addr_r_reg[1]/Q
                         net (fo=1, routed)           0.339     0.417    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/out[1]
    SLICE_X140Y826       FDRE                                         r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[1].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
    SLICE_X140Y826       FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.035     3.035    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[1].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.035    
                         arrival time                          -0.417    
  -------------------------------------------------------------------
                         slack                                  2.618    





---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkout6
  To Clock:  mmcm_clkout0

Setup :            0  Failing Endpoints,  Worst Slack        2.105ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.105ns  (required time - arrival time)
  Source:                 dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[8].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        0.930ns  (logic 0.078ns (8.387%)  route 0.852ns (91.613%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.160ns (routing 0.160ns, distribution 0.000ns)
  Clock Net Delay (Destination): 1.139ns (routing 0.148ns, distribution 0.991ns)
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y810                                    0.000     0.000 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[8]/C
    SLICE_X133Y810       FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     0.078 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[8]/Q
                         net (fo=60, routed)          0.852     0.930    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_io_addr_sync/UNCONN_IN[8]
    SLICE_X126Y814       FDRE                                         r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[8].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
    SLICE_X126Y814       FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.035     3.035    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[8].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.035    
                         arrival time                          -0.930    
  -------------------------------------------------------------------
                         slack                                  2.105    

Slack (MET) :             2.111ns  (required time - arrival time)
  Source:                 dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[16].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        0.924ns  (logic 0.079ns (8.550%)  route 0.845ns (91.450%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.160ns (routing 0.160ns, distribution 0.000ns)
  Clock Net Delay (Destination): 1.126ns (routing 0.148ns, distribution 0.978ns)
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y810                                    0.000     0.000 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[16]/C
    SLICE_X133Y810       FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.079     0.079 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[16]/Q
                         net (fo=58, routed)          0.845     0.924    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_io_addr_sync/UNCONN_IN[16]
    SLICE_X131Y819       FDRE                                         r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[16].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
    SLICE_X131Y819       FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.035     3.035    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[16].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.035    
                         arrival time                          -0.924    
  -------------------------------------------------------------------
                         slack                                  2.111    

Slack (MET) :             2.111ns  (required time - arrival time)
  Source:                 dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[5].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        0.924ns  (logic 0.079ns (8.550%)  route 0.845ns (91.450%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.160ns (routing 0.160ns, distribution 0.000ns)
  Clock Net Delay (Destination): 1.140ns (routing 0.148ns, distribution 0.992ns)
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y810                                    0.000     0.000 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[5]/C
    SLICE_X133Y810       FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     0.079 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[5]/Q
                         net (fo=37, routed)          0.845     0.924    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_io_addr_sync/UNCONN_IN[5]
    SLICE_X126Y814       FDRE                                         r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[5].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
    SLICE_X126Y814       FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.035     3.035    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[5].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.035    
                         arrival time                          -0.924    
  -------------------------------------------------------------------
                         slack                                  2.111    

Slack (MET) :             2.299ns  (required time - arrival time)
  Source:                 dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[4].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        0.736ns  (logic 0.079ns (10.734%)  route 0.657ns (89.266%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.160ns (routing 0.160ns, distribution 0.000ns)
  Clock Net Delay (Destination): 1.111ns (routing 0.148ns, distribution 0.963ns)
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y807                                    0.000     0.000 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[4]/C
    SLICE_X131Y807       FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.079     0.079 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[4]/Q
                         net (fo=47, routed)          0.657     0.736    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_io_addr_sync/UNCONN_IN[4]
    SLICE_X128Y811       FDRE                                         r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[4].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
    SLICE_X128Y811       FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.035     3.035    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[4].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.035    
                         arrival time                          -0.736    
  -------------------------------------------------------------------
                         slack                                  2.299    

Slack (MET) :             2.325ns  (required time - arrival time)
  Source:                 dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[15].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        0.710ns  (logic 0.076ns (10.704%)  route 0.634ns (89.296%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.160ns (routing 0.160ns, distribution 0.000ns)
  Clock Net Delay (Destination): 1.127ns (routing 0.148ns, distribution 0.979ns)
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y810                                    0.000     0.000 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[15]/C
    SLICE_X133Y810       FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.076     0.076 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[15]/Q
                         net (fo=57, routed)          0.634     0.710    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_io_addr_sync/UNCONN_IN[15]
    SLICE_X133Y818       FDRE                                         r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[15].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
    SLICE_X133Y818       FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.035     3.035    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[15].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.035    
                         arrival time                          -0.710    
  -------------------------------------------------------------------
                         slack                                  2.325    

Slack (MET) :             2.388ns  (required time - arrival time)
  Source:                 dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[2].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        0.647ns  (logic 0.079ns (12.210%)  route 0.568ns (87.790%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.160ns (routing 0.160ns, distribution 0.000ns)
  Clock Net Delay (Destination): 1.126ns (routing 0.148ns, distribution 0.978ns)
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y810                                    0.000     0.000 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[2]/C
    SLICE_X133Y810       FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.079     0.079 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[2]/Q
                         net (fo=40, routed)          0.568     0.647    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_io_addr_sync/UNCONN_IN[2]
    SLICE_X131Y819       FDRE                                         r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[2].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
    SLICE_X131Y819       FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.035     3.035    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[2].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.035    
                         arrival time                          -0.647    
  -------------------------------------------------------------------
                         slack                                  2.388    

Slack (MET) :             2.394ns  (required time - arrival time)
  Source:                 dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[12].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        0.641ns  (logic 0.076ns (11.856%)  route 0.565ns (88.144%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.160ns (routing 0.160ns, distribution 0.000ns)
  Clock Net Delay (Destination): 1.123ns (routing 0.148ns, distribution 0.975ns)
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y810                                    0.000     0.000 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[12]/C
    SLICE_X133Y810       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     0.076 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[12]/Q
                         net (fo=41, routed)          0.565     0.641    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_io_addr_sync/UNCONN_IN[12]
    SLICE_X130Y818       FDRE                                         r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[12].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
    SLICE_X130Y818       FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.035     3.035    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[12].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.035    
                         arrival time                          -0.641    
  -------------------------------------------------------------------
                         slack                                  2.394    

Slack (MET) :             2.398ns  (required time - arrival time)
  Source:                 dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[14].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        0.637ns  (logic 0.079ns (12.402%)  route 0.558ns (87.598%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.160ns (routing 0.160ns, distribution 0.000ns)
  Clock Net Delay (Destination): 1.131ns (routing 0.148ns, distribution 0.983ns)
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y810                                    0.000     0.000 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[14]/C
    SLICE_X133Y810       FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     0.079 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[14]/Q
                         net (fo=78, routed)          0.558     0.637    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_io_addr_sync/UNCONN_IN[14]
    SLICE_X129Y817       FDRE                                         r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[14].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
    SLICE_X129Y817       FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.035     3.035    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[14].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.035    
                         arrival time                          -0.637    
  -------------------------------------------------------------------
                         slack                                  2.398    

Slack (MET) :             2.445ns  (required time - arrival time)
  Source:                 dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[3].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        0.590ns  (logic 0.076ns (12.881%)  route 0.514ns (87.119%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.160ns (routing 0.160ns, distribution 0.000ns)
  Clock Net Delay (Destination): 1.123ns (routing 0.148ns, distribution 0.975ns)
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y807                                    0.000     0.000 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[3]/C
    SLICE_X131Y807       FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.076     0.076 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[3]/Q
                         net (fo=42, routed)          0.514     0.590    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_io_addr_sync/UNCONN_IN[3]
    SLICE_X130Y818       FDRE                                         r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[3].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
    SLICE_X130Y818       FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.035     3.035    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[3].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.035    
                         arrival time                          -0.590    
  -------------------------------------------------------------------
                         slack                                  2.445    

Slack (MET) :             2.456ns  (required time - arrival time)
  Source:                 dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_write_strobe_riuclk_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_io_write_strobe_sync/SYNC[0].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        0.579ns  (logic 0.079ns (13.644%)  route 0.500ns (86.356%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.160ns (routing 0.160ns, distribution 0.000ns)
  Clock Net Delay (Destination): 1.102ns (routing 0.148ns, distribution 0.954ns)
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y815                                    0.000     0.000 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_write_strobe_riuclk_reg/C
    SLICE_X128Y815       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.079 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_write_strobe_riuclk_reg/Q
                         net (fo=15, routed)          0.500     0.579    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_io_write_strobe_sync/D[0]
    SLICE_X117Y817       FDRE                                         r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_io_write_strobe_sync/SYNC[0].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
    SLICE_X117Y817       FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.035     3.035    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_io_write_strobe_sync/SYNC[0].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.035    
                         arrival time                          -0.579    
  -------------------------------------------------------------------
                         slack                                  2.456    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out4_clk_wiz_0
  To Clock:  mmcm_clkout0

Setup :            0  Failing Endpoints,  Worst Slack        1.411ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.057ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.411ns  (required time - arrival time)
  Source:                 dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSource/mem_2_addr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSink/deq_bits_reg/sync_0_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (mmcm_clkout0 rise@5.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.432ns  (logic 0.260ns (7.576%)  route 3.172ns (92.424%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.249ns = ( 8.249 - 5.000 ) 
    Source Clock Delay      (SCD):    3.204ns
    Clock Pessimism Removal (CPR):    0.012ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.130ns
  Clock Net Delay (Source):      2.724ns (routing 1.084ns, distribution 1.640ns)
  Clock Net Delay (Destination): 1.206ns (routing 0.148ns, distribution 1.058ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X1Y292        BUFGCE                       0.000     0.000 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.914     0.914    vcu118_sys_clock_mmcm0/inst/clk_in1
    MMCM_X1Y11           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.686     0.228 r  vcu118_sys_clock_mmcm0/inst/mmcme3_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.228     0.456    vcu118_sys_clock_mmcm0/inst/clk_out4_clk_wiz_0
    BUFGCE_X1Y266        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.480 r  vcu118_sys_clock_mmcm0/inst/clkout4_buf/O
    X3Y9 (CLOCK_ROOT)    net (fo=65582, routed)       2.724     3.204    dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSource/clk_out4
    SLICE_X111Y729       FDRE                                         r  dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSource/mem_2_addr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y729       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     3.283 r  dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSource/mem_2_addr_reg[15]/Q
                         net (fo=1, routed)           3.132     6.415    dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSource/island_auto_axi4_async_xing_sink_in_ar_mem_2_addr[15]
    SLICE_X111Y730       LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.118     6.533 r  dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSource/sync_0[40]_i_2/O
                         net (fo=1, routed)           0.009     6.542    dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSource/sync_0[40]_i_2_n_0
    SLICE_X111Y730       MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.063     6.605 r  dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSource/sync_0_reg[40]_i_1/O
                         net (fo=1, routed)           0.031     6.636    dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSink/deq_bits_reg/q_reg_18
    SLICE_X111Y730       FDRE                                         r  dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSink/deq_bits_reg/sync_0_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      5.000     5.000 r  
    E12                                               0.000     5.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.392     5.392 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000     5.392    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.392 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.497     5.889    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.021     5.910 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.729     6.639    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.190     6.829 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.193     7.022    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y326        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.021     7.043 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y13 (CLOCK_ROOT)   net (fo=22006, routed)       1.206     8.249    dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSink/deq_bits_reg/c0_ddr4_ui_clk
    SLICE_X111Y730       FDRE                                         r  dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSink/deq_bits_reg/sync_0_reg[40]/C
                         clock pessimism              0.012     8.261    
                         clock uncertainty           -0.248     8.013    
    SLICE_X111Y730       FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.034     8.047    dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSink/deq_bits_reg/sync_0_reg[40]
  -------------------------------------------------------------------
                         required time                          8.047    
                         arrival time                          -6.636    
  -------------------------------------------------------------------
                         slack                                  1.411    

Slack (MET) :             1.464ns  (required time - arrival time)
  Source:                 dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSource/mem_2_addr_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSink/deq_bits_reg/sync_0_reg[48]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (mmcm_clkout0 rise@5.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.199ns  (logic 0.235ns (7.346%)  route 2.964ns (92.654%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.209ns = ( 8.209 - 5.000 ) 
    Source Clock Delay      (SCD):    3.344ns
    Clock Pessimism Removal (CPR):    0.012ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.130ns
  Clock Net Delay (Source):      2.864ns (routing 1.084ns, distribution 1.780ns)
  Clock Net Delay (Destination): 1.166ns (routing 0.148ns, distribution 1.018ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X1Y292        BUFGCE                       0.000     0.000 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.914     0.914    vcu118_sys_clock_mmcm0/inst/clk_in1
    MMCM_X1Y11           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.686     0.228 r  vcu118_sys_clock_mmcm0/inst/mmcme3_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.228     0.456    vcu118_sys_clock_mmcm0/inst/clk_out4_clk_wiz_0
    BUFGCE_X1Y266        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.480 r  vcu118_sys_clock_mmcm0/inst/clkout4_buf/O
    X3Y9 (CLOCK_ROOT)    net (fo=65582, routed)       2.864     3.344    dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSource/clk_out4
    SLICE_X122Y728       FDRE                                         r  dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSource/mem_2_addr_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y728       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     3.423 r  dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSource/mem_2_addr_reg[23]/Q
                         net (fo=1, routed)           2.925     6.348    dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSource/island_auto_axi4_async_xing_sink_in_ar_mem_2_addr[23]
    SLICE_X122Y727       LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.093     6.441 r  dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSource/sync_0[48]_i_2/O
                         net (fo=1, routed)           0.009     6.450    dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSource/sync_0[48]_i_2_n_0
    SLICE_X122Y727       MUXF7 (Prop_F7MUX_AB_SLICEL_I0_O)
                                                      0.063     6.513 r  dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSource/sync_0_reg[48]_i_1/O
                         net (fo=1, routed)           0.030     6.543    dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSink/deq_bits_reg/q_reg_10
    SLICE_X122Y727       FDRE                                         r  dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSink/deq_bits_reg/sync_0_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      5.000     5.000 r  
    E12                                               0.000     5.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.392     5.392 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000     5.392    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.392 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.497     5.889    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.021     5.910 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.729     6.639    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.190     6.829 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.193     7.022    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y326        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.021     7.043 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y13 (CLOCK_ROOT)   net (fo=22006, routed)       1.166     8.209    dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSink/deq_bits_reg/c0_ddr4_ui_clk
    SLICE_X122Y727       FDRE                                         r  dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSink/deq_bits_reg/sync_0_reg[48]/C
                         clock pessimism              0.012     8.221    
                         clock uncertainty           -0.248     7.973    
    SLICE_X122Y727       FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.034     8.007    dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSink/deq_bits_reg/sync_0_reg[48]
  -------------------------------------------------------------------
                         required time                          8.007    
                         arrival time                          -6.543    
  -------------------------------------------------------------------
                         slack                                  1.464    

Slack (MET) :             1.492ns  (required time - arrival time)
  Source:                 dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSource_2/mem_3_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSink_2/deq_bits_reg/sync_0_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (mmcm_clkout0 rise@5.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.318ns  (logic 0.236ns (7.113%)  route 3.082ns (92.887%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.238ns = ( 8.238 - 5.000 ) 
    Source Clock Delay      (SCD):    3.226ns
    Clock Pessimism Removal (CPR):    0.012ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.130ns
  Clock Net Delay (Source):      2.746ns (routing 1.084ns, distribution 1.662ns)
  Clock Net Delay (Destination): 1.195ns (routing 0.148ns, distribution 1.047ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X1Y292        BUFGCE                       0.000     0.000 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.914     0.914    vcu118_sys_clock_mmcm0/inst/clk_in1
    MMCM_X1Y11           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.686     0.228 r  vcu118_sys_clock_mmcm0/inst/mmcme3_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.228     0.456    vcu118_sys_clock_mmcm0/inst/clk_out4_clk_wiz_0
    BUFGCE_X1Y266        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.480 r  vcu118_sys_clock_mmcm0/inst/clkout4_buf/O
    X3Y9 (CLOCK_ROOT)    net (fo=65582, routed)       2.746     3.226    dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSource_2/clk_out4
    SLICE_X111Y787       FDRE                                         r  dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSource_2/mem_3_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y787       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     3.305 r  dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSource_2/mem_3_data_reg[3]/Q
                         net (fo=1, routed)           3.042     6.347    dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSource_2/island_auto_axi4_async_xing_sink_in_w_mem_3_data[3]
    SLICE_X111Y787       LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.094     6.441 r  dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSource_2/sync_0[12]_i_2__1/O
                         net (fo=1, routed)           0.009     6.450    dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSource_2/sync_0[12]_i_2__1_n_0
    SLICE_X111Y787       MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.063     6.513 r  dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSource_2/sync_0_reg[12]_i_1/O
                         net (fo=1, routed)           0.031     6.544    dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSink_2/deq_bits_reg/q_reg_60
    SLICE_X111Y787       FDRE                                         r  dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSink_2/deq_bits_reg/sync_0_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      5.000     5.000 r  
    E12                                               0.000     5.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.392     5.392 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000     5.392    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.392 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.497     5.889    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.021     5.910 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.729     6.639    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.190     6.829 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.193     7.022    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y326        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.021     7.043 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y13 (CLOCK_ROOT)   net (fo=22006, routed)       1.195     8.238    dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSink_2/deq_bits_reg/c0_ddr4_ui_clk
    SLICE_X111Y787       FDRE                                         r  dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSink_2/deq_bits_reg/sync_0_reg[12]/C
                         clock pessimism              0.012     8.250    
                         clock uncertainty           -0.248     8.002    
    SLICE_X111Y787       FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.034     8.036    dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSink_2/deq_bits_reg/sync_0_reg[12]
  -------------------------------------------------------------------
                         required time                          8.036    
                         arrival time                          -6.544    
  -------------------------------------------------------------------
                         slack                                  1.492    

Slack (MET) :             1.682ns  (required time - arrival time)
  Source:                 dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSource_2/mem_3_strb_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSink_2/deq_bits_reg/sync_0_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (mmcm_clkout0 rise@5.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.967ns  (logic 0.284ns (9.572%)  route 2.683ns (90.428%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.146ns = ( 8.146 - 5.000 ) 
    Source Clock Delay      (SCD):    3.295ns
    Clock Pessimism Removal (CPR):    0.012ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.130ns
  Clock Net Delay (Source):      2.815ns (routing 1.084ns, distribution 1.731ns)
  Clock Net Delay (Destination): 1.103ns (routing 0.148ns, distribution 0.955ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X1Y292        BUFGCE                       0.000     0.000 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.914     0.914    vcu118_sys_clock_mmcm0/inst/clk_in1
    MMCM_X1Y11           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.686     0.228 r  vcu118_sys_clock_mmcm0/inst/mmcme3_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.228     0.456    vcu118_sys_clock_mmcm0/inst/clk_out4_clk_wiz_0
    BUFGCE_X1Y266        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.480 r  vcu118_sys_clock_mmcm0/inst/clkout4_buf/O
    X3Y9 (CLOCK_ROOT)    net (fo=65582, routed)       2.815     3.295    dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSource_2/clk_out4
    SLICE_X114Y769       FDRE                                         r  dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSource_2/mem_3_strb_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y769       FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     3.375 r  dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSource_2/mem_3_strb_reg[6]/Q
                         net (fo=1, routed)           2.643     6.018    dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSource_2/island_auto_axi4_async_xing_sink_in_w_mem_3_strb[6]
    SLICE_X114Y769       LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.141     6.159 r  dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSource_2/sync_0[7]_i_2/O
                         net (fo=1, routed)           0.009     6.168    dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSource_2/sync_0[7]_i_2_n_0
    SLICE_X114Y769       MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.063     6.231 r  dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSource_2/sync_0_reg[7]_i_1/O
                         net (fo=1, routed)           0.031     6.262    dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSink_2/deq_bits_reg/q_reg_65
    SLICE_X114Y769       FDRE                                         r  dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSink_2/deq_bits_reg/sync_0_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      5.000     5.000 r  
    E12                                               0.000     5.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.392     5.392 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000     5.392    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.392 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.497     5.889    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.021     5.910 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.729     6.639    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.190     6.829 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.193     7.022    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y326        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.021     7.043 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y13 (CLOCK_ROOT)   net (fo=22006, routed)       1.103     8.146    dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSink_2/deq_bits_reg/c0_ddr4_ui_clk
    SLICE_X114Y769       FDRE                                         r  dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSink_2/deq_bits_reg/sync_0_reg[7]/C
                         clock pessimism              0.012     8.158    
                         clock uncertainty           -0.248     7.910    
    SLICE_X114Y769       FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.034     7.944    dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSink_2/deq_bits_reg/sync_0_reg[7]
  -------------------------------------------------------------------
                         required time                          7.944    
                         arrival time                          -6.262    
  -------------------------------------------------------------------
                         slack                                  1.682    

Slack (MET) :             1.695ns  (required time - arrival time)
  Source:                 dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSource_1/mem_6_addr_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSink_1/deq_bits_reg/sync_0_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (mmcm_clkout0 rise@5.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.966ns  (logic 0.237ns (7.991%)  route 2.729ns (92.009%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.191ns = ( 8.191 - 5.000 ) 
    Source Clock Delay      (SCD):    3.327ns
    Clock Pessimism Removal (CPR):    0.012ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.130ns
  Clock Net Delay (Source):      2.847ns (routing 1.084ns, distribution 1.763ns)
  Clock Net Delay (Destination): 1.148ns (routing 0.148ns, distribution 1.000ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X1Y292        BUFGCE                       0.000     0.000 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.914     0.914    vcu118_sys_clock_mmcm0/inst/clk_in1
    MMCM_X1Y11           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.686     0.228 r  vcu118_sys_clock_mmcm0/inst/mmcme3_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.228     0.456    vcu118_sys_clock_mmcm0/inst/clk_out4_clk_wiz_0
    BUFGCE_X1Y266        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.480 r  vcu118_sys_clock_mmcm0/inst/clkout4_buf/O
    X3Y9 (CLOCK_ROOT)    net (fo=65582, routed)       2.847     3.327    dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSource_1/clk_out4
    SLICE_X119Y718       FDRE                                         r  dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSource_1/mem_6_addr_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y718       FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     3.405 r  dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSource_1/mem_6_addr_reg[17]/Q
                         net (fo=1, routed)           2.676     6.081    dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSource_1/island_auto_axi4_async_xing_sink_in_aw_mem_6_addr[17]
    SLICE_X119Y717       LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.091     6.172 r  dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSource_1/sync_0[42]_i_3__0/O
                         net (fo=1, routed)           0.021     6.193    dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSource_1/sync_0[42]_i_3__0_n_0
    SLICE_X119Y717       MUXF7 (Prop_F7MUX_CD_SLICEM_I1_O)
                                                      0.068     6.261 r  dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSource_1/sync_0_reg[42]_i_1__0/O
                         net (fo=1, routed)           0.032     6.293    dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSink_1/deq_bits_reg/q_reg_16
    SLICE_X119Y717       FDRE                                         r  dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSink_1/deq_bits_reg/sync_0_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      5.000     5.000 r  
    E12                                               0.000     5.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.392     5.392 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000     5.392    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.392 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.497     5.889    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.021     5.910 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.729     6.639    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.190     6.829 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.193     7.022    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y326        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.021     7.043 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y13 (CLOCK_ROOT)   net (fo=22006, routed)       1.148     8.191    dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSink_1/deq_bits_reg/c0_ddr4_ui_clk
    SLICE_X119Y717       FDRE                                         r  dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSink_1/deq_bits_reg/sync_0_reg[42]/C
                         clock pessimism              0.012     8.203    
                         clock uncertainty           -0.248     7.955    
    SLICE_X119Y717       FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.033     7.988    dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSink_1/deq_bits_reg/sync_0_reg[42]
  -------------------------------------------------------------------
                         required time                          7.988    
                         arrival time                          -6.293    
  -------------------------------------------------------------------
                         slack                                  1.695    

Slack (MET) :             1.738ns  (required time - arrival time)
  Source:                 dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSource_2/mem_0_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSink_2/deq_bits_reg/sync_0_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (mmcm_clkout0 rise@5.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.059ns  (logic 0.265ns (8.663%)  route 2.794ns (91.337%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.226ns = ( 8.226 - 5.000 ) 
    Source Clock Delay      (SCD):    3.226ns
    Clock Pessimism Removal (CPR):    0.012ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.130ns
  Clock Net Delay (Source):      2.746ns (routing 1.084ns, distribution 1.662ns)
  Clock Net Delay (Destination): 1.183ns (routing 0.148ns, distribution 1.035ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X1Y292        BUFGCE                       0.000     0.000 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.914     0.914    vcu118_sys_clock_mmcm0/inst/clk_in1
    MMCM_X1Y11           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.686     0.228 r  vcu118_sys_clock_mmcm0/inst/mmcme3_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.228     0.456    vcu118_sys_clock_mmcm0/inst/clk_out4_clk_wiz_0
    BUFGCE_X1Y266        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.480 r  vcu118_sys_clock_mmcm0/inst/clkout4_buf/O
    X3Y9 (CLOCK_ROOT)    net (fo=65582, routed)       2.746     3.226    dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSource_2/clk_out4
    SLICE_X110Y788       FDRE                                         r  dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSource_2/mem_0_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y788       FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.078     3.304 r  dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSource_2/mem_0_data_reg[2]/Q
                         net (fo=1, routed)           2.737     6.041    dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSource_2/island_auto_axi4_async_xing_sink_in_w_mem_0_data[2]
    SLICE_X110Y788       LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.118     6.159 r  dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSource_2/sync_0[11]_i_2/O
                         net (fo=1, routed)           0.025     6.184    dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSource_2/sync_0[11]_i_2_n_0
    SLICE_X110Y788       MUXF7 (Prop_F7MUX_CD_SLICEM_I0_O)
                                                      0.069     6.253 r  dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSource_2/sync_0_reg[11]_i_1/O
                         net (fo=1, routed)           0.032     6.285    dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSink_2/deq_bits_reg/q_reg_61
    SLICE_X110Y788       FDRE                                         r  dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSink_2/deq_bits_reg/sync_0_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      5.000     5.000 r  
    E12                                               0.000     5.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.392     5.392 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000     5.392    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.392 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.497     5.889    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.021     5.910 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.729     6.639    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.190     6.829 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.193     7.022    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y326        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.021     7.043 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y13 (CLOCK_ROOT)   net (fo=22006, routed)       1.183     8.226    dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSink_2/deq_bits_reg/c0_ddr4_ui_clk
    SLICE_X110Y788       FDRE                                         r  dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSink_2/deq_bits_reg/sync_0_reg[11]/C
                         clock pessimism              0.012     8.238    
                         clock uncertainty           -0.248     7.990    
    SLICE_X110Y788       FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.033     8.023    dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSink_2/deq_bits_reg/sync_0_reg[11]
  -------------------------------------------------------------------
                         required time                          8.023    
                         arrival time                          -6.285    
  -------------------------------------------------------------------
                         slack                                  1.738    

Slack (MET) :             1.758ns  (required time - arrival time)
  Source:                 dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSource_2/mem_1_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSink_2/deq_bits_reg/sync_0_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (mmcm_clkout0 rise@5.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.045ns  (logic 0.260ns (8.539%)  route 2.785ns (91.461%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.227ns = ( 8.227 - 5.000 ) 
    Source Clock Delay      (SCD):    3.222ns
    Clock Pessimism Removal (CPR):    0.012ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.130ns
  Clock Net Delay (Source):      2.742ns (routing 1.084ns, distribution 1.658ns)
  Clock Net Delay (Destination): 1.184ns (routing 0.148ns, distribution 1.036ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X1Y292        BUFGCE                       0.000     0.000 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.914     0.914    vcu118_sys_clock_mmcm0/inst/clk_in1
    MMCM_X1Y11           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.686     0.228 r  vcu118_sys_clock_mmcm0/inst/mmcme3_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.228     0.456    vcu118_sys_clock_mmcm0/inst/clk_out4_clk_wiz_0
    BUFGCE_X1Y266        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.480 r  vcu118_sys_clock_mmcm0/inst/clkout4_buf/O
    X3Y9 (CLOCK_ROOT)    net (fo=65582, routed)       2.742     3.222    dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSource_2/clk_out4
    SLICE_X110Y795       FDRE                                         r  dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSource_2/mem_1_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y795       FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     3.301 r  dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSource_2/mem_1_data_reg[5]/Q
                         net (fo=1, routed)           2.745     6.046    dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSource_2/island_auto_axi4_async_xing_sink_in_w_mem_1_data[5]
    SLICE_X109Y795       LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.118     6.164 r  dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSource_2/sync_0[14]_i_2__1/O
                         net (fo=1, routed)           0.009     6.173    dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSource_2/sync_0[14]_i_2__1_n_0
    SLICE_X109Y795       MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.063     6.236 r  dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSource_2/sync_0_reg[14]_i_1__1/O
                         net (fo=1, routed)           0.031     6.267    dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSink_2/deq_bits_reg/q_reg_58
    SLICE_X109Y795       FDRE                                         r  dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSink_2/deq_bits_reg/sync_0_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      5.000     5.000 r  
    E12                                               0.000     5.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.392     5.392 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000     5.392    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.392 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.497     5.889    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.021     5.910 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.729     6.639    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.190     6.829 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.193     7.022    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y326        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.021     7.043 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y13 (CLOCK_ROOT)   net (fo=22006, routed)       1.184     8.227    dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSink_2/deq_bits_reg/c0_ddr4_ui_clk
    SLICE_X109Y795       FDRE                                         r  dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSink_2/deq_bits_reg/sync_0_reg[14]/C
                         clock pessimism              0.012     8.239    
                         clock uncertainty           -0.248     7.991    
    SLICE_X109Y795       FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.034     8.025    dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSink_2/deq_bits_reg/sync_0_reg[14]
  -------------------------------------------------------------------
                         required time                          8.025    
                         arrival time                          -6.267    
  -------------------------------------------------------------------
                         slack                                  1.758    

Slack (MET) :             1.765ns  (required time - arrival time)
  Source:                 dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSource/mem_1_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSink/deq_bits_reg/sync_0_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (mmcm_clkout0 rise@5.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.888ns  (logic 0.222ns (7.687%)  route 2.666ns (92.313%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.200ns = ( 8.200 - 5.000 ) 
    Source Clock Delay      (SCD):    3.345ns
    Clock Pessimism Removal (CPR):    0.012ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.130ns
  Clock Net Delay (Source):      2.865ns (routing 1.084ns, distribution 1.781ns)
  Clock Net Delay (Destination): 1.157ns (routing 0.148ns, distribution 1.009ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X1Y292        BUFGCE                       0.000     0.000 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.914     0.914    vcu118_sys_clock_mmcm0/inst/clk_in1
    MMCM_X1Y11           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.686     0.228 r  vcu118_sys_clock_mmcm0/inst/mmcme3_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.228     0.456    vcu118_sys_clock_mmcm0/inst/clk_out4_clk_wiz_0
    BUFGCE_X1Y266        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.480 r  vcu118_sys_clock_mmcm0/inst/clkout4_buf/O
    X3Y9 (CLOCK_ROOT)    net (fo=65582, routed)       2.865     3.345    dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSource/clk_out4
    SLICE_X127Y746       FDRE                                         r  dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSource/mem_1_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y746       FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     3.423 r  dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSource/mem_1_addr_reg[3]/Q
                         net (fo=1, routed)           2.627     6.050    dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSource/island_auto_axi4_async_xing_sink_in_ar_mem_1_addr[3]
    SLICE_X128Y746       LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.081     6.131 r  dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSource/sync_0[28]_i_2/O
                         net (fo=1, routed)           0.009     6.140    dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSource/sync_0[28]_i_2_n_0
    SLICE_X128Y746       MUXF7 (Prop_F7MUX_AB_SLICEL_I0_O)
                                                      0.063     6.203 r  dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSource/sync_0_reg[28]_i_1/O
                         net (fo=1, routed)           0.030     6.233    dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSink/deq_bits_reg/q_reg_30
    SLICE_X128Y746       FDRE                                         r  dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSink/deq_bits_reg/sync_0_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      5.000     5.000 r  
    E12                                               0.000     5.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.392     5.392 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000     5.392    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.392 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.497     5.889    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.021     5.910 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.729     6.639    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.190     6.829 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.193     7.022    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y326        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.021     7.043 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y13 (CLOCK_ROOT)   net (fo=22006, routed)       1.157     8.200    dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSink/deq_bits_reg/c0_ddr4_ui_clk
    SLICE_X128Y746       FDRE                                         r  dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSink/deq_bits_reg/sync_0_reg[28]/C
                         clock pessimism              0.012     8.212    
                         clock uncertainty           -0.248     7.964    
    SLICE_X128Y746       FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.034     7.998    dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSink/deq_bits_reg/sync_0_reg[28]
  -------------------------------------------------------------------
                         required time                          7.998    
                         arrival time                          -6.233    
  -------------------------------------------------------------------
                         slack                                  1.765    

Slack (MET) :             1.782ns  (required time - arrival time)
  Source:                 dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSource_2/mem_0_data_reg[51]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSink_2/deq_bits_reg/sync_0_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (mmcm_clkout0 rise@5.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.013ns  (logic 0.266ns (8.828%)  route 2.747ns (91.172%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.233ns = ( 8.233 - 5.000 ) 
    Source Clock Delay      (SCD):    3.236ns
    Clock Pessimism Removal (CPR):    0.012ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.130ns
  Clock Net Delay (Source):      2.756ns (routing 1.084ns, distribution 1.672ns)
  Clock Net Delay (Destination): 1.190ns (routing 0.148ns, distribution 1.042ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X1Y292        BUFGCE                       0.000     0.000 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.914     0.914    vcu118_sys_clock_mmcm0/inst/clk_in1
    MMCM_X1Y11           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.686     0.228 r  vcu118_sys_clock_mmcm0/inst/mmcme3_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.228     0.456    vcu118_sys_clock_mmcm0/inst/clk_out4_clk_wiz_0
    BUFGCE_X1Y266        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.480 r  vcu118_sys_clock_mmcm0/inst/clkout4_buf/O
    X3Y9 (CLOCK_ROOT)    net (fo=65582, routed)       2.756     3.236    dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSource_2/clk_out4
    SLICE_X108Y781       FDRE                                         r  dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSource_2/mem_0_data_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y781       FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.078     3.314 r  dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSource_2/mem_0_data_reg[51]/Q
                         net (fo=1, routed)           2.699     6.013    dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSource_2/island_auto_axi4_async_xing_sink_in_w_mem_0_data[51]
    SLICE_X108Y781       LUT6 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.121     6.134 r  dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSource_2/sync_0[60]_i_2/O
                         net (fo=1, routed)           0.017     6.151    dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSource_2/sync_0[60]_i_2_n_0
    SLICE_X108Y781       MUXF7 (Prop_F7MUX_AB_SLICEM_I0_O)
                                                      0.067     6.218 r  dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSource_2/sync_0_reg[60]_i_1/O
                         net (fo=1, routed)           0.031     6.249    dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSink_2/deq_bits_reg/q_reg_12
    SLICE_X108Y781       FDRE                                         r  dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSink_2/deq_bits_reg/sync_0_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      5.000     5.000 r  
    E12                                               0.000     5.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.392     5.392 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000     5.392    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.392 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.497     5.889    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.021     5.910 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.729     6.639    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.190     6.829 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.193     7.022    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y326        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.021     7.043 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y13 (CLOCK_ROOT)   net (fo=22006, routed)       1.190     8.233    dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSink_2/deq_bits_reg/c0_ddr4_ui_clk
    SLICE_X108Y781       FDRE                                         r  dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSink_2/deq_bits_reg/sync_0_reg[60]/C
                         clock pessimism              0.012     8.245    
                         clock uncertainty           -0.248     7.997    
    SLICE_X108Y781       FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.034     8.031    dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSink_2/deq_bits_reg/sync_0_reg[60]
  -------------------------------------------------------------------
                         required time                          8.031    
                         arrival time                          -6.249    
  -------------------------------------------------------------------
                         slack                                  1.782    

Slack (MET) :             1.784ns  (required time - arrival time)
  Source:                 dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSource/mem_0_addr_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSink/deq_bits_reg/sync_0_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (mmcm_clkout0 rise@5.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.887ns  (logic 0.240ns (8.313%)  route 2.647ns (91.687%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.186ns = ( 8.186 - 5.000 ) 
    Source Clock Delay      (SCD):    3.312ns
    Clock Pessimism Removal (CPR):    0.012ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.130ns
  Clock Net Delay (Source):      2.832ns (routing 1.084ns, distribution 1.748ns)
  Clock Net Delay (Destination): 1.143ns (routing 0.148ns, distribution 0.995ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X1Y292        BUFGCE                       0.000     0.000 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.914     0.914    vcu118_sys_clock_mmcm0/inst/clk_in1
    MMCM_X1Y11           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.686     0.228 r  vcu118_sys_clock_mmcm0/inst/mmcme3_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.228     0.456    vcu118_sys_clock_mmcm0/inst/clk_out4_clk_wiz_0
    BUFGCE_X1Y266        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.480 r  vcu118_sys_clock_mmcm0/inst/clkout4_buf/O
    X3Y9 (CLOCK_ROOT)    net (fo=65582, routed)       2.832     3.312    dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSource/clk_out4
    SLICE_X117Y719       FDRE                                         r  dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSource/mem_0_addr_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y719       FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     3.391 r  dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSource/mem_0_addr_reg[17]/Q
                         net (fo=1, routed)           2.590     5.981    dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSource/island_auto_axi4_async_xing_sink_in_ar_mem_0_addr[17]
    SLICE_X117Y719       LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.092     6.073 r  dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSource/sync_0[42]_i_2/O
                         net (fo=1, routed)           0.025     6.098    dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSource/sync_0[42]_i_2_n_0
    SLICE_X117Y719       MUXF7 (Prop_F7MUX_CD_SLICEM_I0_O)
                                                      0.069     6.167 r  dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSource/sync_0_reg[42]_i_1/O
                         net (fo=1, routed)           0.032     6.199    dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSink/deq_bits_reg/q_reg_16
    SLICE_X117Y719       FDRE                                         r  dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSink/deq_bits_reg/sync_0_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      5.000     5.000 r  
    E12                                               0.000     5.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.392     5.392 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000     5.392    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.392 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.497     5.889    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.021     5.910 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.729     6.639    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.190     6.829 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.193     7.022    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y326        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.021     7.043 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y13 (CLOCK_ROOT)   net (fo=22006, routed)       1.143     8.186    dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSink/deq_bits_reg/c0_ddr4_ui_clk
    SLICE_X117Y719       FDRE                                         r  dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSink/deq_bits_reg/sync_0_reg[42]/C
                         clock pessimism              0.012     8.198    
                         clock uncertainty           -0.248     7.950    
    SLICE_X117Y719       FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.033     7.983    dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSink/deq_bits_reg/sync_0_reg[42]
  -------------------------------------------------------------------
                         required time                          7.983    
                         arrival time                          -6.199    
  -------------------------------------------------------------------
                         slack                                  1.784    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSource_1/mem_0_addr_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSink_1/deq_bits_reg/sync_0_reg[41]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             mmcm_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.992ns  (logic 0.083ns (8.367%)  route 0.909ns (91.633%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.653ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.405ns
    Source Clock Delay      (SCD):    1.745ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.130ns
  Clock Net Delay (Source):      1.594ns (routing 0.605ns, distribution 0.989ns)
  Clock Net Delay (Destination): 0.808ns (routing 0.097ns, distribution 0.711ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X1Y292        BUFGCE                       0.000     0.000 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.506     0.506    vcu118_sys_clock_mmcm0/inst/clk_in1
    MMCM_X1Y11           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.492     0.014 r  vcu118_sys_clock_mmcm0/inst/mmcme3_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.123     0.137    vcu118_sys_clock_mmcm0/inst/clk_out4_clk_wiz_0
    BUFGCE_X1Y266        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.014     0.151 r  vcu118_sys_clock_mmcm0/inst/clkout4_buf/O
    X3Y9 (CLOCK_ROOT)    net (fo=65582, routed)       1.594     1.745    dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSource_1/clk_out4
    SLICE_X116Y733       FDRE                                         r  dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSource_1/mem_0_addr_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y733       FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     1.783 r  dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSource_1/mem_0_addr_reg[16]/Q
                         net (fo=1, routed)           0.890     2.673    dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSource_1/island_auto_axi4_async_xing_sink_in_aw_mem_0_addr[16]
    SLICE_X116Y734       LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.035     2.708 r  dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSource_1/sync_0[41]_i_2__0/O
                         net (fo=1, routed)           0.012     2.720    dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSource_1/sync_0[41]_i_2__0_n_0
    SLICE_X116Y734       MUXF7 (Prop_F7MUX_AB_SLICEM_I0_O)
                                                      0.010     2.730 r  dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSource_1/sync_0_reg[41]_i_1__0/O
                         net (fo=1, routed)           0.007     2.737    dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSink_1/deq_bits_reg/q_reg_17
    SLICE_X116Y734       FDRE                                         r  dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSink_1/deq_bits_reg/sync_0_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.369     0.369 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000     0.369    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.369 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.372     0.741    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.016     0.757 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.510     1.267    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.170     1.437 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.144     1.581    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y326        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.016     1.597 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y13 (CLOCK_ROOT)   net (fo=22006, routed)       0.808     2.405    dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSink_1/deq_bits_reg/c0_ddr4_ui_clk
    SLICE_X116Y734       FDRE                                         r  dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSink_1/deq_bits_reg/sync_0_reg[41]/C
                         clock pessimism             -0.007     2.398    
                         clock uncertainty            0.248     2.646    
    SLICE_X116Y734       FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.034     2.680    dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSink_1/deq_bits_reg/sync_0_reg[41]
  -------------------------------------------------------------------
                         required time                         -2.680    
                         arrival time                           2.737    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSource_2/mem_2_data_reg[45]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSink_2/deq_bits_reg/sync_0_reg[54]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             mmcm_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.107ns  (logic 0.071ns (6.414%)  route 1.036ns (93.586%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.762ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.452ns
    Source Clock Delay      (SCD):    1.683ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.130ns
  Clock Net Delay (Source):      1.532ns (routing 0.605ns, distribution 0.927ns)
  Clock Net Delay (Destination): 0.855ns (routing 0.097ns, distribution 0.758ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X1Y292        BUFGCE                       0.000     0.000 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.506     0.506    vcu118_sys_clock_mmcm0/inst/clk_in1
    MMCM_X1Y11           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.492     0.014 r  vcu118_sys_clock_mmcm0/inst/mmcme3_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.123     0.137    vcu118_sys_clock_mmcm0/inst/clk_out4_clk_wiz_0
    BUFGCE_X1Y266        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.014     0.151 r  vcu118_sys_clock_mmcm0/inst/clkout4_buf/O
    X3Y9 (CLOCK_ROOT)    net (fo=65582, routed)       1.532     1.683    dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSource_2/clk_out4
    SLICE_X107Y791       FDRE                                         r  dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSource_2/mem_2_data_reg[45]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y791       FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.039     1.722 r  dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSource_2/mem_2_data_reg[45]/Q
                         net (fo=1, routed)           1.022     2.744    dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSource_2/island_auto_axi4_async_xing_sink_in_w_mem_2_data[45]
    SLICE_X106Y791       LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.022     2.766 r  dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSource_2/sync_0[54]_i_2__1/O
                         net (fo=1, routed)           0.007     2.773    dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSource_2/sync_0[54]_i_2__1_n_0
    SLICE_X106Y791       MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.010     2.783 r  dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSource_2/sync_0_reg[54]_i_1__1/O
                         net (fo=1, routed)           0.007     2.790    dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSink_2/deq_bits_reg/q_reg_18
    SLICE_X106Y791       FDRE                                         r  dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSink_2/deq_bits_reg/sync_0_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.369     0.369 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000     0.369    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.369 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.372     0.741    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.016     0.757 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.510     1.267    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.170     1.437 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.144     1.581    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y326        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.016     1.597 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y13 (CLOCK_ROOT)   net (fo=22006, routed)       0.855     2.452    dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSink_2/deq_bits_reg/c0_ddr4_ui_clk
    SLICE_X106Y791       FDRE                                         r  dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSink_2/deq_bits_reg/sync_0_reg[54]/C
                         clock pessimism             -0.007     2.445    
                         clock uncertainty            0.248     2.693    
    SLICE_X106Y791       FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.034     2.727    dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSink_2/deq_bits_reg/sync_0_reg[54]
  -------------------------------------------------------------------
                         required time                         -2.727    
                         arrival time                           2.790    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSource_2/mem_1_strb_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSink_2/deq_bits_reg/sync_0_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             mmcm_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.083ns  (logic 0.071ns (6.556%)  route 1.012ns (93.444%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.737ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.431ns
    Source Clock Delay      (SCD):    1.687ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.130ns
  Clock Net Delay (Source):      1.536ns (routing 0.605ns, distribution 0.931ns)
  Clock Net Delay (Destination): 0.834ns (routing 0.097ns, distribution 0.737ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X1Y292        BUFGCE                       0.000     0.000 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.506     0.506    vcu118_sys_clock_mmcm0/inst/clk_in1
    MMCM_X1Y11           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.492     0.014 r  vcu118_sys_clock_mmcm0/inst/mmcme3_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.123     0.137    vcu118_sys_clock_mmcm0/inst/clk_out4_clk_wiz_0
    BUFGCE_X1Y266        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.014     0.151 r  vcu118_sys_clock_mmcm0/inst/clkout4_buf/O
    X3Y9 (CLOCK_ROOT)    net (fo=65582, routed)       1.536     1.687    dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSource_2/clk_out4
    SLICE_X111Y768       FDRE                                         r  dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSource_2/mem_1_strb_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y768       FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     1.726 r  dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSource_2/mem_1_strb_reg[1]/Q
                         net (fo=1, routed)           0.998     2.724    dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSource_2/island_auto_axi4_async_xing_sink_in_w_mem_1_strb[1]
    SLICE_X111Y768       LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.022     2.746 r  dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSource_2/sync_0[2]_i_2/O
                         net (fo=1, routed)           0.007     2.753    dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSource_2/sync_0[2]_i_2_n_0
    SLICE_X111Y768       MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.010     2.763 r  dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSource_2/sync_0_reg[2]_i_1/O
                         net (fo=1, routed)           0.007     2.770    dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSink_2/deq_bits_reg/q_reg_70
    SLICE_X111Y768       FDRE                                         r  dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSink_2/deq_bits_reg/sync_0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.369     0.369 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000     0.369    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.369 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.372     0.741    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.016     0.757 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.510     1.267    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.170     1.437 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.144     1.581    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y326        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.016     1.597 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y13 (CLOCK_ROOT)   net (fo=22006, routed)       0.834     2.431    dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSink_2/deq_bits_reg/c0_ddr4_ui_clk
    SLICE_X111Y768       FDRE                                         r  dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSink_2/deq_bits_reg/sync_0_reg[2]/C
                         clock pessimism             -0.007     2.424    
                         clock uncertainty            0.248     2.672    
    SLICE_X111Y768       FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.034     2.706    dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSink_2/deq_bits_reg/sync_0_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.706    
                         arrival time                           2.770    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSource_2/mem_3_data_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSink_2/deq_bits_reg/sync_0_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             mmcm_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.092ns  (logic 0.063ns (5.769%)  route 1.029ns (94.231%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.746ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.446ns
    Source Clock Delay      (SCD):    1.693ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.130ns
  Clock Net Delay (Source):      1.542ns (routing 0.605ns, distribution 0.937ns)
  Clock Net Delay (Destination): 0.849ns (routing 0.097ns, distribution 0.752ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X1Y292        BUFGCE                       0.000     0.000 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.506     0.506    vcu118_sys_clock_mmcm0/inst/clk_in1
    MMCM_X1Y11           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.492     0.014 r  vcu118_sys_clock_mmcm0/inst/mmcme3_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.123     0.137    vcu118_sys_clock_mmcm0/inst/clk_out4_clk_wiz_0
    BUFGCE_X1Y266        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.014     0.151 r  vcu118_sys_clock_mmcm0/inst/clkout4_buf/O
    X3Y9 (CLOCK_ROOT)    net (fo=65582, routed)       1.542     1.693    dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSource_2/clk_out4
    SLICE_X110Y780       FDRE                                         r  dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSource_2/mem_3_data_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y780       FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     1.731 r  dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSource_2/mem_3_data_reg[21]/Q
                         net (fo=1, routed)           1.006     2.737    dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSource_2/island_auto_axi4_async_xing_sink_in_w_mem_3_data[21]
    SLICE_X110Y781       LUT6 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.014     2.751 r  dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSource_2/sync_0[30]_i_2__1/O
                         net (fo=1, routed)           0.016     2.767    dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSource_2/sync_0[30]_i_2__1_n_0
    SLICE_X110Y781       MUXF7 (Prop_F7MUX_CD_SLICEM_I0_O)
                                                      0.011     2.778 r  dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSource_2/sync_0_reg[30]_i_1__1/O
                         net (fo=1, routed)           0.007     2.785    dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSink_2/deq_bits_reg/q_reg_42
    SLICE_X110Y781       FDRE                                         r  dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSink_2/deq_bits_reg/sync_0_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.369     0.369 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000     0.369    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.369 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.372     0.741    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.016     0.757 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.510     1.267    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.170     1.437 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.144     1.581    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y326        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.016     1.597 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y13 (CLOCK_ROOT)   net (fo=22006, routed)       0.849     2.446    dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSink_2/deq_bits_reg/c0_ddr4_ui_clk
    SLICE_X110Y781       FDRE                                         r  dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSink_2/deq_bits_reg/sync_0_reg[30]/C
                         clock pessimism             -0.007     2.439    
                         clock uncertainty            0.248     2.687    
    SLICE_X110Y781       FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.034     2.721    dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSink_2/deq_bits_reg/sync_0_reg[30]
  -------------------------------------------------------------------
                         required time                         -2.721    
                         arrival time                           2.785    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSource_2/mem_6_data_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSink_2/deq_bits_reg/sync_0_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             mmcm_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.095ns  (logic 0.073ns (6.667%)  route 1.022ns (93.333%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.748ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.447ns
    Source Clock Delay      (SCD):    1.692ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.130ns
  Clock Net Delay (Source):      1.541ns (routing 0.605ns, distribution 0.936ns)
  Clock Net Delay (Destination): 0.850ns (routing 0.097ns, distribution 0.753ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X1Y292        BUFGCE                       0.000     0.000 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.506     0.506    vcu118_sys_clock_mmcm0/inst/clk_in1
    MMCM_X1Y11           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.492     0.014 r  vcu118_sys_clock_mmcm0/inst/mmcme3_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.123     0.137    vcu118_sys_clock_mmcm0/inst/clk_out4_clk_wiz_0
    BUFGCE_X1Y266        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.014     0.151 r  vcu118_sys_clock_mmcm0/inst/clkout4_buf/O
    X3Y9 (CLOCK_ROOT)    net (fo=65582, routed)       1.541     1.692    dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSource_2/clk_out4
    SLICE_X108Y787       FDRE                                         r  dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSource_2/mem_6_data_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y787       FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.041     1.733 r  dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSource_2/mem_6_data_reg[12]/Q
                         net (fo=1, routed)           1.007     2.740    dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSource_2/island_auto_axi4_async_xing_sink_in_w_mem_6_data[12]
    SLICE_X109Y787       LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.022     2.762 r  dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSource_2/sync_0[21]_i_3__1/O
                         net (fo=1, routed)           0.008     2.770    dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSource_2/sync_0[21]_i_3__1_n_0
    SLICE_X109Y787       MUXF7 (Prop_F7MUX_CD_SLICEL_I1_O)
                                                      0.010     2.780 r  dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSource_2/sync_0_reg[21]_i_1__1/O
                         net (fo=1, routed)           0.007     2.787    dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSink_2/deq_bits_reg/q_reg_51
    SLICE_X109Y787       FDRE                                         r  dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSink_2/deq_bits_reg/sync_0_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.369     0.369 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000     0.369    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.369 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.372     0.741    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.016     0.757 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.510     1.267    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.170     1.437 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.144     1.581    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y326        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.016     1.597 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y13 (CLOCK_ROOT)   net (fo=22006, routed)       0.850     2.447    dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSink_2/deq_bits_reg/c0_ddr4_ui_clk
    SLICE_X109Y787       FDRE                                         r  dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSink_2/deq_bits_reg/sync_0_reg[21]/C
                         clock pessimism             -0.007     2.440    
                         clock uncertainty            0.248     2.688    
    SLICE_X109Y787       FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.034     2.722    dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSink_2/deq_bits_reg/sync_0_reg[21]
  -------------------------------------------------------------------
                         required time                         -2.722    
                         arrival time                           2.787    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSource/mem_2_len_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSink/deq_bits_reg/sync_0_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             mmcm_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 0.066ns (6.600%)  route 0.934ns (93.400%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.650ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.401ns
    Source Clock Delay      (SCD):    1.744ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.130ns
  Clock Net Delay (Source):      1.593ns (routing 0.605ns, distribution 0.988ns)
  Clock Net Delay (Destination): 0.804ns (routing 0.097ns, distribution 0.707ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X1Y292        BUFGCE                       0.000     0.000 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.506     0.506    vcu118_sys_clock_mmcm0/inst/clk_in1
    MMCM_X1Y11           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.492     0.014 r  vcu118_sys_clock_mmcm0/inst/mmcme3_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.123     0.137    vcu118_sys_clock_mmcm0/inst/clk_out4_clk_wiz_0
    BUFGCE_X1Y266        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.014     0.151 r  vcu118_sys_clock_mmcm0/inst/clkout4_buf/O
    X3Y9 (CLOCK_ROOT)    net (fo=65582, routed)       1.593     1.744    dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSource/clk_out4
    SLICE_X119Y759       FDRE                                         r  dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSource/mem_2_len_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y759       FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.041     1.785 r  dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSource/mem_2_len_reg[0]/Q
                         net (fo=1, routed)           0.911     2.696    dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSource/island_auto_axi4_async_xing_sink_in_ar_mem_2_len[0]
    SLICE_X119Y758       LUT6 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.014     2.710 r  dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSource/sync_0[17]_i_2/O
                         net (fo=1, routed)           0.016     2.726    dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSource/sync_0[17]_i_2_n_0
    SLICE_X119Y758       MUXF7 (Prop_F7MUX_CD_SLICEM_I0_O)
                                                      0.011     2.737 r  dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSource/sync_0_reg[17]_i_1/O
                         net (fo=1, routed)           0.007     2.744    dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSink/deq_bits_reg/q_reg_41
    SLICE_X119Y758       FDRE                                         r  dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSink/deq_bits_reg/sync_0_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.369     0.369 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000     0.369    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.369 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.372     0.741    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.016     0.757 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.510     1.267    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.170     1.437 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.144     1.581    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y326        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.016     1.597 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y13 (CLOCK_ROOT)   net (fo=22006, routed)       0.804     2.401    dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSink/deq_bits_reg/c0_ddr4_ui_clk
    SLICE_X119Y758       FDRE                                         r  dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSink/deq_bits_reg/sync_0_reg[17]/C
                         clock pessimism             -0.007     2.394    
                         clock uncertainty            0.248     2.642    
    SLICE_X119Y758       FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.034     2.676    dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSink/deq_bits_reg/sync_0_reg[17]
  -------------------------------------------------------------------
                         required time                         -2.676    
                         arrival time                           2.744    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSource_2/mem_1_data_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSink_2/deq_bits_reg/sync_0_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             mmcm_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.097ns  (logic 0.071ns (6.472%)  route 1.026ns (93.528%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.746ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.445ns
    Source Clock Delay      (SCD):    1.692ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.130ns
  Clock Net Delay (Source):      1.541ns (routing 0.605ns, distribution 0.936ns)
  Clock Net Delay (Destination): 0.848ns (routing 0.097ns, distribution 0.751ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X1Y292        BUFGCE                       0.000     0.000 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.506     0.506    vcu118_sys_clock_mmcm0/inst/clk_in1
    MMCM_X1Y11           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.492     0.014 r  vcu118_sys_clock_mmcm0/inst/mmcme3_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.123     0.137    vcu118_sys_clock_mmcm0/inst/clk_out4_clk_wiz_0
    BUFGCE_X1Y266        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.014     0.151 r  vcu118_sys_clock_mmcm0/inst/clkout4_buf/O
    X3Y9 (CLOCK_ROOT)    net (fo=65582, routed)       1.541     1.692    dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSource_2/clk_out4
    SLICE_X111Y783       FDRE                                         r  dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSource_2/mem_1_data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y783       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.731 r  dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSource_2/mem_1_data_reg[8]/Q
                         net (fo=1, routed)           1.012     2.743    dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSource_2/island_auto_axi4_async_xing_sink_in_w_mem_1_data[8]
    SLICE_X111Y784       LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.022     2.765 r  dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSource_2/sync_0[17]_i_2__1/O
                         net (fo=1, routed)           0.007     2.772    dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSource_2/sync_0[17]_i_2__1_n_0
    SLICE_X111Y784       MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.010     2.782 r  dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSource_2/sync_0_reg[17]_i_1__1/O
                         net (fo=1, routed)           0.007     2.789    dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSink_2/deq_bits_reg/q_reg_55
    SLICE_X111Y784       FDRE                                         r  dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSink_2/deq_bits_reg/sync_0_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.369     0.369 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000     0.369    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.369 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.372     0.741    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.016     0.757 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.510     1.267    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.170     1.437 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.144     1.581    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y326        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.016     1.597 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y13 (CLOCK_ROOT)   net (fo=22006, routed)       0.848     2.445    dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSink_2/deq_bits_reg/c0_ddr4_ui_clk
    SLICE_X111Y784       FDRE                                         r  dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSink_2/deq_bits_reg/sync_0_reg[17]/C
                         clock pessimism             -0.007     2.438    
                         clock uncertainty            0.248     2.686    
    SLICE_X111Y784       FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.034     2.720    dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSink_2/deq_bits_reg/sync_0_reg[17]
  -------------------------------------------------------------------
                         required time                         -2.720    
                         arrival time                           2.789    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSource_2/mem_5_data_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSink_2/deq_bits_reg/sync_0_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             mmcm_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.108ns  (logic 0.091ns (8.213%)  route 1.017ns (91.787%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.756ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.448ns
    Source Clock Delay      (SCD):    1.685ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.130ns
  Clock Net Delay (Source):      1.534ns (routing 0.605ns, distribution 0.929ns)
  Clock Net Delay (Destination): 0.851ns (routing 0.097ns, distribution 0.754ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X1Y292        BUFGCE                       0.000     0.000 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.506     0.506    vcu118_sys_clock_mmcm0/inst/clk_in1
    MMCM_X1Y11           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.492     0.014 r  vcu118_sys_clock_mmcm0/inst/mmcme3_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.123     0.137    vcu118_sys_clock_mmcm0/inst/clk_out4_clk_wiz_0
    BUFGCE_X1Y266        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.014     0.151 r  vcu118_sys_clock_mmcm0/inst/clkout4_buf/O
    X3Y9 (CLOCK_ROOT)    net (fo=65582, routed)       1.534     1.685    dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSource_2/clk_out4
    SLICE_X109Y783       FDRE                                         r  dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSource_2/mem_5_data_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y783       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     1.726 r  dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSource_2/mem_5_data_reg[27]/Q
                         net (fo=1, routed)           1.002     2.728    dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSource_2/island_auto_axi4_async_xing_sink_in_w_mem_5_data[27]
    SLICE_X109Y782       LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.040     2.768 r  dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSource_2/sync_0[36]_i_3__1/O
                         net (fo=1, routed)           0.008     2.776    dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSource_2/sync_0[36]_i_3__1_n_0
    SLICE_X109Y782       MUXF7 (Prop_F7MUX_CD_SLICEL_I1_O)
                                                      0.010     2.786 r  dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSource_2/sync_0_reg[36]_i_1__1/O
                         net (fo=1, routed)           0.007     2.793    dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSink_2/deq_bits_reg/q_reg_36
    SLICE_X109Y782       FDRE                                         r  dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSink_2/deq_bits_reg/sync_0_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.369     0.369 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000     0.369    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.369 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.372     0.741    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.016     0.757 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.510     1.267    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.170     1.437 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.144     1.581    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y326        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.016     1.597 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y13 (CLOCK_ROOT)   net (fo=22006, routed)       0.851     2.448    dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSink_2/deq_bits_reg/c0_ddr4_ui_clk
    SLICE_X109Y782       FDRE                                         r  dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSink_2/deq_bits_reg/sync_0_reg[36]/C
                         clock pessimism             -0.007     2.441    
                         clock uncertainty            0.248     2.689    
    SLICE_X109Y782       FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.034     2.723    dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSink_2/deq_bits_reg/sync_0_reg[36]
  -------------------------------------------------------------------
                         required time                         -2.723    
                         arrival time                           2.793    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSource_2/mem_2_data_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSink_2/deq_bits_reg/sync_0_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             mmcm_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.093ns  (logic 0.071ns (6.496%)  route 1.022ns (93.504%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.741ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.435ns
    Source Clock Delay      (SCD):    1.687ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.130ns
  Clock Net Delay (Source):      1.536ns (routing 0.605ns, distribution 0.931ns)
  Clock Net Delay (Destination): 0.838ns (routing 0.097ns, distribution 0.741ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X1Y292        BUFGCE                       0.000     0.000 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.506     0.506    vcu118_sys_clock_mmcm0/inst/clk_in1
    MMCM_X1Y11           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.492     0.014 r  vcu118_sys_clock_mmcm0/inst/mmcme3_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.123     0.137    vcu118_sys_clock_mmcm0/inst/clk_out4_clk_wiz_0
    BUFGCE_X1Y266        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.014     0.151 r  vcu118_sys_clock_mmcm0/inst/clkout4_buf/O
    X3Y9 (CLOCK_ROOT)    net (fo=65582, routed)       1.536     1.687    dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSource_2/clk_out4
    SLICE_X108Y772       FDRE                                         r  dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSource_2/mem_2_data_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y772       FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.039     1.726 r  dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSource_2/mem_2_data_reg[33]/Q
                         net (fo=1, routed)           1.008     2.734    dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSource_2/island_auto_axi4_async_xing_sink_in_w_mem_2_data[33]
    SLICE_X109Y772       LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.022     2.756 r  dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSource_2/sync_0[42]_i_2__1/O
                         net (fo=1, routed)           0.007     2.763    dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSource_2/sync_0[42]_i_2__1_n_0
    SLICE_X109Y772       MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.010     2.773 r  dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSource_2/sync_0_reg[42]_i_1__1/O
                         net (fo=1, routed)           0.007     2.780    dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSink_2/deq_bits_reg/q_reg_30
    SLICE_X109Y772       FDRE                                         r  dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSink_2/deq_bits_reg/sync_0_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.369     0.369 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000     0.369    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.369 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.372     0.741    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.016     0.757 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.510     1.267    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.170     1.437 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.144     1.581    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y326        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.016     1.597 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y13 (CLOCK_ROOT)   net (fo=22006, routed)       0.838     2.435    dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSink_2/deq_bits_reg/c0_ddr4_ui_clk
    SLICE_X109Y772       FDRE                                         r  dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSink_2/deq_bits_reg/sync_0_reg[42]/C
                         clock pessimism             -0.007     2.428    
                         clock uncertainty            0.248     2.676    
    SLICE_X109Y772       FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.034     2.710    dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSink_2/deq_bits_reg/sync_0_reg[42]
  -------------------------------------------------------------------
                         required time                         -2.710    
                         arrival time                           2.780    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSource_2/mem_2_data_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSink_2/deq_bits_reg/sync_0_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             mmcm_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.098ns  (logic 0.064ns (5.829%)  route 1.034ns (94.171%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.745ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.434ns
    Source Clock Delay      (SCD):    1.682ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.130ns
  Clock Net Delay (Source):      1.531ns (routing 0.605ns, distribution 0.926ns)
  Clock Net Delay (Destination): 0.837ns (routing 0.097ns, distribution 0.740ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X1Y292        BUFGCE                       0.000     0.000 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.506     0.506    vcu118_sys_clock_mmcm0/inst/clk_in1
    MMCM_X1Y11           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.492     0.014 r  vcu118_sys_clock_mmcm0/inst/mmcme3_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.123     0.137    vcu118_sys_clock_mmcm0/inst/clk_out4_clk_wiz_0
    BUFGCE_X1Y266        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.014     0.151 r  vcu118_sys_clock_mmcm0/inst/clkout4_buf/O
    X3Y9 (CLOCK_ROOT)    net (fo=65582, routed)       1.531     1.682    dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSource_2/clk_out4
    SLICE_X110Y773       FDRE                                         r  dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSource_2/mem_2_data_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y773       FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.721 r  dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSource_2/mem_2_data_reg[17]/Q
                         net (fo=1, routed)           1.011     2.732    dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSource_2/island_auto_axi4_async_xing_sink_in_w_mem_2_data[17]
    SLICE_X110Y774       LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.014     2.746 r  dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSource_2/sync_0[26]_i_2__1/O
                         net (fo=1, routed)           0.016     2.762    dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSource_2/sync_0[26]_i_2__1_n_0
    SLICE_X110Y774       MUXF7 (Prop_F7MUX_CD_SLICEM_I0_O)
                                                      0.011     2.773 r  dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSource_2/sync_0_reg[26]_i_1__1/O
                         net (fo=1, routed)           0.007     2.780    dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSink_2/deq_bits_reg/q_reg_46
    SLICE_X110Y774       FDRE                                         r  dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSink_2/deq_bits_reg/sync_0_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.369     0.369 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000     0.369    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.369 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.372     0.741    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.016     0.757 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.510     1.267    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.170     1.437 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.144     1.581    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y326        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.016     1.597 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y13 (CLOCK_ROOT)   net (fo=22006, routed)       0.837     2.434    dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSink_2/deq_bits_reg/c0_ddr4_ui_clk
    SLICE_X110Y774       FDRE                                         r  dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSink_2/deq_bits_reg/sync_0_reg[26]/C
                         clock pessimism             -0.007     2.427    
                         clock uncertainty            0.248     2.675    
    SLICE_X110Y774       FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.034     2.709    dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSink_2/deq_bits_reg/sync_0_reg[26]
  -------------------------------------------------------------------
                         required time                         -2.709    
                         arrival time                           2.780    
  -------------------------------------------------------------------
                         slack                                  0.071    





---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkout0
  To Clock:  mmcm_clkout5

Setup :            0  Failing Endpoints,  Worst Slack       11.492ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.492ns  (required time - arrival time)
  Source:                 dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[4].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (MaxDelay Path 12.000ns)
  Data Path Delay:        0.543ns  (logic 0.080ns (14.733%)  route 0.463ns (85.267%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.160ns (routing 0.160ns, distribution 0.000ns)
  Clock Net Delay (Destination): 0.972ns (routing 0.148ns, distribution 0.824ns)
  Timing Exception:       MaxDelay Path 12.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y830                                    0.000     0.000 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[4]/C
    SLICE_X138Y830       FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.080     0.080 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[4]/Q
                         net (fo=1, routed)           0.463     0.543    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/out[4]
    SLICE_X127Y828       FDRE                                         r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[4].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   12.000    12.000    
    SLICE_X127Y828       FDRE (Setup_BFF2_SLICEM_C_D)
                                                      0.035    12.035    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[4].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.035    
                         arrival time                          -0.543    
  -------------------------------------------------------------------
                         slack                                 11.492    

Slack (MET) :             11.507ns  (required time - arrival time)
  Source:                 dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[2].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (MaxDelay Path 12.000ns)
  Data Path Delay:        0.528ns  (logic 0.080ns (15.152%)  route 0.448ns (84.848%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.160ns (routing 0.160ns, distribution 0.000ns)
  Clock Net Delay (Destination): 0.971ns (routing 0.148ns, distribution 0.823ns)
  Timing Exception:       MaxDelay Path 12.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y830                                    0.000     0.000 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[2]/C
    SLICE_X138Y830       FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     0.080 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[2]/Q
                         net (fo=1, routed)           0.448     0.528    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/out[2]
    SLICE_X128Y828       FDRE                                         r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[2].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   12.000    12.000    
    SLICE_X128Y828       FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.035    12.035    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[2].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.035    
                         arrival time                          -0.528    
  -------------------------------------------------------------------
                         slack                                 11.507    

Slack (MET) :             11.589ns  (required time - arrival time)
  Source:                 dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[1].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (MaxDelay Path 12.000ns)
  Data Path Delay:        0.446ns  (logic 0.076ns (17.040%)  route 0.370ns (82.960%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.160ns (routing 0.160ns, distribution 0.000ns)
  Clock Net Delay (Destination): 0.987ns (routing 0.148ns, distribution 0.839ns)
  Timing Exception:       MaxDelay Path 12.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y831                                    0.000     0.000 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[1]/C
    SLICE_X138Y831       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     0.076 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[1]/Q
                         net (fo=1, routed)           0.370     0.446    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/out[1]
    SLICE_X130Y831       FDRE                                         r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[1].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   12.000    12.000    
    SLICE_X130Y831       FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.035    12.035    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[1].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.035    
                         arrival time                          -0.446    
  -------------------------------------------------------------------
                         slack                                 11.589    

Slack (MET) :             11.627ns  (required time - arrival time)
  Source:                 dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[0].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (MaxDelay Path 12.000ns)
  Data Path Delay:        0.408ns  (logic 0.077ns (18.873%)  route 0.331ns (81.127%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.160ns (routing 0.160ns, distribution 0.000ns)
  Clock Net Delay (Destination): 0.966ns (routing 0.148ns, distribution 0.818ns)
  Timing Exception:       MaxDelay Path 12.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y830                                    0.000     0.000 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[0]/C
    SLICE_X138Y830       FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     0.077 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[0]/Q
                         net (fo=1, routed)           0.331     0.408    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/out[0]
    SLICE_X131Y831       FDRE                                         r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[0].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   12.000    12.000    
    SLICE_X131Y831       FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.035    12.035    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[0].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.035    
                         arrival time                          -0.408    
  -------------------------------------------------------------------
                         slack                                 11.627    

Slack (MET) :             11.650ns  (required time - arrival time)
  Source:                 dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[3].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (MaxDelay Path 12.000ns)
  Data Path Delay:        0.385ns  (logic 0.078ns (20.260%)  route 0.307ns (79.740%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.160ns (routing 0.160ns, distribution 0.000ns)
  Clock Net Delay (Destination): 0.975ns (routing 0.148ns, distribution 0.827ns)
  Timing Exception:       MaxDelay Path 12.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y830                                    0.000     0.000 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[3]/C
    SLICE_X138Y830       FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     0.078 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[3]/Q
                         net (fo=1, routed)           0.307     0.385    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/out[3]
    SLICE_X132Y830       FDRE                                         r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[3].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   12.000    12.000    
    SLICE_X132Y830       FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.035    12.035    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[3].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.035    
                         arrival time                          -0.385    
  -------------------------------------------------------------------
                         slack                                 11.650    

Slack (MET) :             11.677ns  (required time - arrival time)
  Source:                 dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[6].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (MaxDelay Path 12.000ns)
  Data Path Delay:        0.358ns  (logic 0.077ns (21.508%)  route 0.281ns (78.492%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.160ns (routing 0.160ns, distribution 0.000ns)
  Clock Net Delay (Destination): 0.975ns (routing 0.148ns, distribution 0.827ns)
  Timing Exception:       MaxDelay Path 12.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y830                                    0.000     0.000 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[6]/C
    SLICE_X138Y830       FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     0.077 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[6]/Q
                         net (fo=1, routed)           0.281     0.358    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/out[6]
    SLICE_X132Y830       FDRE                                         r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[6].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   12.000    12.000    
    SLICE_X132Y830       FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.035    12.035    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[6].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.035    
                         arrival time                          -0.358    
  -------------------------------------------------------------------
                         slack                                 11.677    

Slack (MET) :             11.694ns  (required time - arrival time)
  Source:                 dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[5].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (MaxDelay Path 12.000ns)
  Data Path Delay:        0.341ns  (logic 0.078ns (22.874%)  route 0.263ns (77.126%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.160ns (routing 0.160ns, distribution 0.000ns)
  Clock Net Delay (Destination): 0.976ns (routing 0.148ns, distribution 0.828ns)
  Timing Exception:       MaxDelay Path 12.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y830                                    0.000     0.000 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[5]/C
    SLICE_X138Y830       FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     0.078 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[5]/Q
                         net (fo=1, routed)           0.263     0.341    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/out[5]
    SLICE_X132Y830       FDRE                                         r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[5].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   12.000    12.000    
    SLICE_X132Y830       FDRE (Setup_BFF2_SLICEL_C_D)
                                                      0.035    12.035    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[5].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.035    
                         arrival time                          -0.341    
  -------------------------------------------------------------------
                         slack                                 11.694    

Slack (MET) :             11.701ns  (required time - arrival time)
  Source:                 dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[7].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (MaxDelay Path 12.000ns)
  Data Path Delay:        0.334ns  (logic 0.078ns (23.353%)  route 0.256ns (76.647%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.160ns (routing 0.160ns, distribution 0.000ns)
  Clock Net Delay (Destination): 0.966ns (routing 0.148ns, distribution 0.818ns)
  Timing Exception:       MaxDelay Path 12.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y830                                    0.000     0.000 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[7]/C
    SLICE_X138Y830       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     0.078 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[7]/Q
                         net (fo=1, routed)           0.256     0.334    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/out[7]
    SLICE_X135Y830       FDRE                                         r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[7].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   12.000    12.000    
    SLICE_X135Y830       FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.035    12.035    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[7].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.035    
                         arrival time                          -0.334    
  -------------------------------------------------------------------
                         slack                                 11.701    

Slack (MET) :             11.747ns  (required time - arrival time)
  Source:                 dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[8].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (MaxDelay Path 12.000ns)
  Data Path Delay:        0.288ns  (logic 0.076ns (26.389%)  route 0.212ns (73.611%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.160ns (routing 0.160ns, distribution 0.000ns)
  Clock Net Delay (Destination): 0.966ns (routing 0.148ns, distribution 0.818ns)
  Timing Exception:       MaxDelay Path 12.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y830                                    0.000     0.000 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[8]/C
    SLICE_X138Y830       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     0.076 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[8]/Q
                         net (fo=1, routed)           0.212     0.288    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/out[8]
    SLICE_X135Y830       FDRE                                         r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[8].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   12.000    12.000    
    SLICE_X135Y830       FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.035    12.035    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[8].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.035    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                 11.747    

Slack (MET) :             11.776ns  (required time - arrival time)
  Source:                 dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_rdy_lvl_fclk_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_rdy_sync/SYNC[0].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (MaxDelay Path 12.000ns)
  Data Path Delay:        0.259ns  (logic 0.080ns (30.888%)  route 0.179ns (69.112%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.160ns (routing 0.160ns, distribution 0.000ns)
  Clock Net Delay (Destination): 0.983ns (routing 0.148ns, distribution 0.835ns)
  Timing Exception:       MaxDelay Path 12.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y831                                    0.000     0.000 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_rdy_lvl_fclk_reg/C
    SLICE_X140Y831       FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     0.080 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_rdy_lvl_fclk_reg/Q
                         net (fo=2, routed)           0.179     0.259    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_rdy_sync/D[0]
    SLICE_X140Y833       FDRE                                         r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_rdy_sync/SYNC[0].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   12.000    12.000    
    SLICE_X140Y833       FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.035    12.035    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_rdy_sync/SYNC[0].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.035    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                 11.776    





---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkout0
  To Clock:  mmcm_clkout6

Setup :            0  Failing Endpoints,  Worst Slack        4.424ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.424ns  (required time - arrival time)
  Source:                 dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[13].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.611ns  (logic 0.079ns (12.930%)  route 0.532ns (87.070%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.160ns (routing 0.160ns, distribution 0.000ns)
  Clock Net Delay (Destination): 1.126ns (routing 0.148ns, distribution 0.978ns)
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y819                                    0.000     0.000 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[13]/C
    SLICE_X128Y819       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.079 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[13]/Q
                         net (fo=1, routed)           0.532     0.611    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_io_read_data_sync/io_read_data_reg[31][13]
    SLICE_X125Y810       FDRE                                         r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[13].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X125Y810       FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.035     5.035    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[13].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.035    
                         arrival time                          -0.611    
  -------------------------------------------------------------------
                         slack                                  4.424    

Slack (MET) :             4.502ns  (required time - arrival time)
  Source:                 dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[24].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.533ns  (logic 0.081ns (15.197%)  route 0.452ns (84.803%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.160ns (routing 0.160ns, distribution 0.000ns)
  Clock Net Delay (Destination): 1.157ns (routing 0.148ns, distribution 1.009ns)
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y824                                    0.000     0.000 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[24]/C
    SLICE_X126Y824       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     0.081 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[24]/Q
                         net (fo=1, routed)           0.452     0.533    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_io_read_data_sync/io_read_data_reg[31][24]
    SLICE_X131Y816       FDRE                                         r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[24].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X131Y816       FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.035     5.035    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[24].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.035    
                         arrival time                          -0.533    
  -------------------------------------------------------------------
                         slack                                  4.502    

Slack (MET) :             4.538ns  (required time - arrival time)
  Source:                 dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[0].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.497ns  (logic 0.076ns (15.292%)  route 0.421ns (84.708%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.160ns (routing 0.160ns, distribution 0.000ns)
  Clock Net Delay (Destination): 1.129ns (routing 0.148ns, distribution 0.981ns)
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y819                                    0.000     0.000 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[0]/C
    SLICE_X123Y819       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     0.076 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[0]/Q
                         net (fo=1, routed)           0.421     0.497    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_io_read_data_sync/io_read_data_reg[31][0]
    SLICE_X127Y811       FDRE                                         r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[0].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X127Y811       FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.035     5.035    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[0].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.035    
                         arrival time                          -0.497    
  -------------------------------------------------------------------
                         slack                                  4.538    

Slack (MET) :             4.570ns  (required time - arrival time)
  Source:                 dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[15].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.465ns  (logic 0.079ns (16.989%)  route 0.386ns (83.011%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.160ns (routing 0.160ns, distribution 0.000ns)
  Clock Net Delay (Destination): 1.139ns (routing 0.148ns, distribution 0.991ns)
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y819                                    0.000     0.000 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[15]/C
    SLICE_X128Y819       FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     0.079 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[15]/Q
                         net (fo=1, routed)           0.386     0.465    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_io_read_data_sync/io_read_data_reg[31][15]
    SLICE_X127Y819       FDRE                                         r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[15].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X127Y819       FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.035     5.035    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[15].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.035    
                         arrival time                          -0.465    
  -------------------------------------------------------------------
                         slack                                  4.570    

Slack (MET) :             4.599ns  (required time - arrival time)
  Source:                 dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[30].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.436ns  (logic 0.079ns (18.119%)  route 0.357ns (81.881%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.160ns (routing 0.160ns, distribution 0.000ns)
  Clock Net Delay (Destination): 1.144ns (routing 0.148ns, distribution 0.996ns)
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y821                                    0.000     0.000 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[30]/C
    SLICE_X130Y821       FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     0.079 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[30]/Q
                         net (fo=1, routed)           0.357     0.436    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_io_read_data_sync/io_read_data_reg[31][30]
    SLICE_X127Y816       FDRE                                         r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[30].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X127Y816       FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.035     5.035    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[30].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.035    
                         arrival time                          -0.436    
  -------------------------------------------------------------------
                         slack                                  4.599    

Slack (MET) :             4.600ns  (required time - arrival time)
  Source:                 dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[29].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.435ns  (logic 0.081ns (18.621%)  route 0.354ns (81.379%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.160ns (routing 0.160ns, distribution 0.000ns)
  Clock Net Delay (Destination): 1.157ns (routing 0.148ns, distribution 1.009ns)
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y822                                    0.000     0.000 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[29]/C
    SLICE_X132Y822       FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     0.081 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[29]/Q
                         net (fo=1, routed)           0.354     0.435    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_io_read_data_sync/io_read_data_reg[31][29]
    SLICE_X131Y816       FDRE                                         r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[29].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X131Y816       FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.035     5.035    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[29].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.035    
                         arrival time                          -0.435    
  -------------------------------------------------------------------
                         slack                                  4.600    

Slack (MET) :             4.608ns  (required time - arrival time)
  Source:                 dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[23].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.427ns  (logic 0.078ns (18.267%)  route 0.349ns (81.733%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.160ns (routing 0.160ns, distribution 0.000ns)
  Clock Net Delay (Destination): 1.143ns (routing 0.148ns, distribution 0.995ns)
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y823                                    0.000     0.000 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[23]/C
    SLICE_X125Y823       FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     0.078 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[23]/Q
                         net (fo=1, routed)           0.349     0.427    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_io_read_data_sync/io_read_data_reg[31][23]
    SLICE_X125Y817       FDRE                                         r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[23].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X125Y817       FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.035     5.035    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[23].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.035    
                         arrival time                          -0.427    
  -------------------------------------------------------------------
                         slack                                  4.608    

Slack (MET) :             4.612ns  (required time - arrival time)
  Source:                 dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[19].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.423ns  (logic 0.080ns (18.913%)  route 0.343ns (81.087%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.160ns (routing 0.160ns, distribution 0.000ns)
  Clock Net Delay (Destination): 1.135ns (routing 0.148ns, distribution 0.987ns)
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y822                                    0.000     0.000 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[19]/C
    SLICE_X132Y822       FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     0.080 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[19]/Q
                         net (fo=1, routed)           0.343     0.423    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_io_read_data_sync/io_read_data_reg[31][19]
    SLICE_X129Y824       FDRE                                         r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[19].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X129Y824       FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.035     5.035    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[19].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.035    
                         arrival time                          -0.423    
  -------------------------------------------------------------------
                         slack                                  4.612    

Slack (MET) :             4.647ns  (required time - arrival time)
  Source:                 dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[16].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.388ns  (logic 0.079ns (20.361%)  route 0.309ns (79.639%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.160ns (routing 0.160ns, distribution 0.000ns)
  Clock Net Delay (Destination): 1.132ns (routing 0.148ns, distribution 0.984ns)
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y821                                    0.000     0.000 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[16]/C
    SLICE_X124Y821       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.079 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[16]/Q
                         net (fo=1, routed)           0.309     0.388    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_io_read_data_sync/io_read_data_reg[31][16]
    SLICE_X127Y821       FDRE                                         r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[16].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X127Y821       FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.035     5.035    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[16].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.035    
                         arrival time                          -0.388    
  -------------------------------------------------------------------
                         slack                                  4.647    

Slack (MET) :             4.685ns  (required time - arrival time)
  Source:                 dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[4].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.350ns  (logic 0.076ns (21.714%)  route 0.274ns (78.286%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.160ns (routing 0.160ns, distribution 0.000ns)
  Clock Net Delay (Destination): 1.143ns (routing 0.148ns, distribution 0.995ns)
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y820                                    0.000     0.000 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[4]/C
    SLICE_X123Y820       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     0.076 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[4]/Q
                         net (fo=1, routed)           0.274     0.350    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_io_read_data_sync/io_read_data_reg[31][4]
    SLICE_X127Y816       FDRE                                         r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[4].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X127Y816       FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.035     5.035    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[4].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.035    
                         arrival time                          -0.350    
  -------------------------------------------------------------------
                         slack                                  4.685    





---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkout0
  To Clock:  clk_out4_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        2.382ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.026ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.382ns  (required time - arrival time)
  Source:                 dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource/mem_2_data_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSink/deq_bits_reg/sync_0_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out4_clk_wiz_0 rise@10.000ns - mmcm_clkout0 rise@5.000ns)
  Data Path Delay:        1.368ns  (logic 0.283ns (20.687%)  route 1.085ns (79.313%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -1.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.716ns = ( 12.716 - 10.000 ) 
    Source Clock Delay      (SCD):    3.764ns = ( 8.764 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.012ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.130ns
  Clock Net Delay (Source):      1.321ns (routing 0.160ns, distribution 1.161ns)
  Clock Net Delay (Destination): 2.475ns (routing 1.003ns, distribution 1.472ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      5.000     5.000 r  
    E12                                               0.000     5.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.471     5.471 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000     5.471    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.471 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.580     6.051    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.075 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.824     6.899    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.293     7.192 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227     7.419    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y326        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.443 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y13 (CLOCK_ROOT)   net (fo=22006, routed)       1.321     8.764    dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource/c0_ddr4_ui_clk
    SLICE_X109Y835       FDRE                                         r  dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource/mem_2_data_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y835       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     8.843 r  dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource/mem_2_data_reg[12]/Q
                         net (fo=1, routed)           1.045     9.888    dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource/island_auto_axi4_async_xing_sink_in_r_mem_2_data[12]
    SLICE_X109Y836       LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.141    10.029 r  dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource/sync_0[15]_i_2__2/O
                         net (fo=1, routed)           0.009    10.038    dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource/sync_0[15]_i_2__2_n_0
    SLICE_X109Y836       MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.063    10.101 r  dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource/sync_0_reg[15]_i_1__2/O
                         net (fo=1, routed)           0.031    10.132    dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSink/deq_bits_reg/q_reg_58
    SLICE_X109Y836       FDRE                                         r  dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSink/deq_bits_reg/sync_0_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCE_X1Y292        BUFGCE                       0.000    10.000 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.812    10.812    vcu118_sys_clock_mmcm0/inst/clk_in1
    MMCM_X1Y11           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.785    10.027 r  vcu118_sys_clock_mmcm0/inst/mmcme3_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.193    10.220    vcu118_sys_clock_mmcm0/inst/clk_out4_clk_wiz_0
    BUFGCE_X1Y266        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.021    10.241 r  vcu118_sys_clock_mmcm0/inst/clkout4_buf/O
    X3Y9 (CLOCK_ROOT)    net (fo=65582, routed)       2.475    12.716    dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSink/deq_bits_reg/clk_out4
    SLICE_X109Y836       FDRE                                         r  dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSink/deq_bits_reg/sync_0_reg[15]/C
                         clock pessimism              0.012    12.728    
                         clock uncertainty           -0.248    12.480    
    SLICE_X109Y836       FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.034    12.514    dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSink/deq_bits_reg/sync_0_reg[15]
  -------------------------------------------------------------------
                         required time                         12.514    
                         arrival time                         -10.132    
  -------------------------------------------------------------------
                         slack                                  2.382    

Slack (MET) :             2.393ns  (required time - arrival time)
  Source:                 dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource/mem_4_data_reg[40]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSink/deq_bits_reg/sync_0_reg[43]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out4_clk_wiz_0 rise@10.000ns - mmcm_clkout0 rise@5.000ns)
  Data Path Delay:        1.366ns  (logic 0.234ns (17.130%)  route 1.132ns (82.870%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -1.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.713ns = ( 12.713 - 10.000 ) 
    Source Clock Delay      (SCD):    3.752ns = ( 8.752 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.012ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.130ns
  Clock Net Delay (Source):      1.309ns (routing 0.160ns, distribution 1.149ns)
  Clock Net Delay (Destination): 2.472ns (routing 1.003ns, distribution 1.469ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      5.000     5.000 r  
    E12                                               0.000     5.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.471     5.471 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000     5.471    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.471 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.580     6.051    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.075 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.824     6.899    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.293     7.192 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227     7.419    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y326        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.443 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y13 (CLOCK_ROOT)   net (fo=22006, routed)       1.309     8.752    dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource/c0_ddr4_ui_clk
    SLICE_X109Y830       FDRE                                         r  dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource/mem_4_data_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y830       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     8.831 r  dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource/mem_4_data_reg[40]/Q
                         net (fo=1, routed)           1.093     9.924    dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource/island_auto_axi4_async_xing_sink_in_r_mem_4_data[40]
    SLICE_X109Y830       LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.092    10.016 r  dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource/sync_0[43]_i_3__2/O
                         net (fo=1, routed)           0.008    10.024    dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource/sync_0[43]_i_3__2_n_0
    SLICE_X109Y830       MUXF7 (Prop_F7MUX_GH_SLICEL_I1_O)
                                                      0.063    10.087 r  dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource/sync_0_reg[43]_i_1__2/O
                         net (fo=1, routed)           0.031    10.118    dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSink/deq_bits_reg/q_reg_30
    SLICE_X109Y830       FDRE                                         r  dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSink/deq_bits_reg/sync_0_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCE_X1Y292        BUFGCE                       0.000    10.000 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.812    10.812    vcu118_sys_clock_mmcm0/inst/clk_in1
    MMCM_X1Y11           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.785    10.027 r  vcu118_sys_clock_mmcm0/inst/mmcme3_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.193    10.220    vcu118_sys_clock_mmcm0/inst/clk_out4_clk_wiz_0
    BUFGCE_X1Y266        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.021    10.241 r  vcu118_sys_clock_mmcm0/inst/clkout4_buf/O
    X3Y9 (CLOCK_ROOT)    net (fo=65582, routed)       2.472    12.713    dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSink/deq_bits_reg/clk_out4
    SLICE_X109Y830       FDRE                                         r  dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSink/deq_bits_reg/sync_0_reg[43]/C
                         clock pessimism              0.012    12.725    
                         clock uncertainty           -0.248    12.477    
    SLICE_X109Y830       FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.034    12.511    dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSink/deq_bits_reg/sync_0_reg[43]
  -------------------------------------------------------------------
                         required time                         12.511    
                         arrival time                         -10.118    
  -------------------------------------------------------------------
                         slack                                  2.393    

Slack (MET) :             2.420ns  (required time - arrival time)
  Source:                 dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource/mem_5_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSink/deq_bits_reg/sync_0_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out4_clk_wiz_0 rise@10.000ns - mmcm_clkout0 rise@5.000ns)
  Data Path Delay:        1.280ns  (logic 0.174ns (13.594%)  route 1.106ns (86.406%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -1.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.738ns = ( 12.738 - 10.000 ) 
    Source Clock Delay      (SCD):    3.836ns = ( 8.836 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.012ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.130ns
  Clock Net Delay (Source):      1.393ns (routing 0.160ns, distribution 1.233ns)
  Clock Net Delay (Destination): 2.497ns (routing 1.003ns, distribution 1.494ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      5.000     5.000 r  
    E12                                               0.000     5.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.471     5.471 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000     5.471    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.471 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.580     6.051    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.075 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.824     6.899    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.293     7.192 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227     7.419    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y326        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.443 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y13 (CLOCK_ROOT)   net (fo=22006, routed)       1.393     8.836    dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource/c0_ddr4_ui_clk
    SLICE_X109Y845       FDRE                                         r  dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource/mem_5_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y845       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     8.915 r  dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource/mem_5_data_reg[3]/Q
                         net (fo=1, routed)           1.067     9.982    dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource/island_auto_axi4_async_xing_sink_in_r_mem_5_data[3]
    SLICE_X109Y844       LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.031    10.013 r  dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource/sync_0[6]_i_3__0/O
                         net (fo=1, routed)           0.009    10.022    dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource/sync_0[6]_i_3__0_n_0
    SLICE_X109Y844       MUXF7 (Prop_F7MUX_AB_SLICEL_I1_O)
                                                      0.064    10.086 r  dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource/sync_0_reg[6]_i_1__0/O
                         net (fo=1, routed)           0.030    10.116    dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSink/deq_bits_reg/q_reg_67
    SLICE_X109Y844       FDRE                                         r  dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSink/deq_bits_reg/sync_0_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCE_X1Y292        BUFGCE                       0.000    10.000 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.812    10.812    vcu118_sys_clock_mmcm0/inst/clk_in1
    MMCM_X1Y11           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.785    10.027 r  vcu118_sys_clock_mmcm0/inst/mmcme3_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.193    10.220    vcu118_sys_clock_mmcm0/inst/clk_out4_clk_wiz_0
    BUFGCE_X1Y266        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.021    10.241 r  vcu118_sys_clock_mmcm0/inst/clkout4_buf/O
    X3Y9 (CLOCK_ROOT)    net (fo=65582, routed)       2.497    12.738    dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSink/deq_bits_reg/clk_out4
    SLICE_X109Y844       FDRE                                         r  dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSink/deq_bits_reg/sync_0_reg[6]/C
                         clock pessimism              0.012    12.750    
                         clock uncertainty           -0.248    12.502    
    SLICE_X109Y844       FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.034    12.536    dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSink/deq_bits_reg/sync_0_reg[6]
  -------------------------------------------------------------------
                         required time                         12.536    
                         arrival time                         -10.116    
  -------------------------------------------------------------------
                         slack                                  2.420    

Slack (MET) :             2.432ns  (required time - arrival time)
  Source:                 dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource/mem_1_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSink/deq_bits_reg/sync_0_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out4_clk_wiz_0 rise@10.000ns - mmcm_clkout0 rise@5.000ns)
  Data Path Delay:        1.244ns  (logic 0.179ns (14.389%)  route 1.065ns (85.611%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -1.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.738ns = ( 12.738 - 10.000 ) 
    Source Clock Delay      (SCD):    3.859ns = ( 8.859 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.012ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.130ns
  Clock Net Delay (Source):      1.416ns (routing 0.160ns, distribution 1.256ns)
  Clock Net Delay (Destination): 2.497ns (routing 1.003ns, distribution 1.494ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      5.000     5.000 r  
    E12                                               0.000     5.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.471     5.471 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000     5.471    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.471 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.580     6.051    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.075 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.824     6.899    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.293     7.192 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227     7.419    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y326        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.443 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y13 (CLOCK_ROOT)   net (fo=22006, routed)       1.416     8.859    dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource/c0_ddr4_ui_clk
    SLICE_X110Y851       FDRE                                         r  dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource/mem_1_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y851       FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.079     8.938 r  dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource/mem_1_data_reg[7]/Q
                         net (fo=1, routed)           1.008     9.946    dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource/island_auto_axi4_async_xing_sink_in_r_mem_1_data[7]
    SLICE_X110Y850       LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.031     9.977 r  dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource/sync_0[10]_i_2__0/O
                         net (fo=1, routed)           0.025    10.002    dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource/sync_0[10]_i_2__0_n_0
    SLICE_X110Y850       MUXF7 (Prop_F7MUX_CD_SLICEM_I0_O)
                                                      0.069    10.071 r  dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource/sync_0_reg[10]_i_1__0/O
                         net (fo=1, routed)           0.032    10.103    dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSink/deq_bits_reg/q_reg_63
    SLICE_X110Y850       FDRE                                         r  dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSink/deq_bits_reg/sync_0_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCE_X1Y292        BUFGCE                       0.000    10.000 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.812    10.812    vcu118_sys_clock_mmcm0/inst/clk_in1
    MMCM_X1Y11           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.785    10.027 r  vcu118_sys_clock_mmcm0/inst/mmcme3_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.193    10.220    vcu118_sys_clock_mmcm0/inst/clk_out4_clk_wiz_0
    BUFGCE_X1Y266        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.021    10.241 r  vcu118_sys_clock_mmcm0/inst/clkout4_buf/O
    X3Y9 (CLOCK_ROOT)    net (fo=65582, routed)       2.497    12.738    dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSink/deq_bits_reg/clk_out4
    SLICE_X110Y850       FDRE                                         r  dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSink/deq_bits_reg/sync_0_reg[10]/C
                         clock pessimism              0.012    12.750    
                         clock uncertainty           -0.248    12.502    
    SLICE_X110Y850       FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.033    12.535    dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSink/deq_bits_reg/sync_0_reg[10]
  -------------------------------------------------------------------
                         required time                         12.535    
                         arrival time                         -10.103    
  -------------------------------------------------------------------
                         slack                                  2.432    

Slack (MET) :             2.447ns  (required time - arrival time)
  Source:                 dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource/mem_6_data_reg[42]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSink/deq_bits_reg/sync_0_reg[45]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out4_clk_wiz_0 rise@10.000ns - mmcm_clkout0 rise@5.000ns)
  Data Path Delay:        1.307ns  (logic 0.237ns (18.133%)  route 1.070ns (81.867%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -1.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.714ns = ( 12.714 - 10.000 ) 
    Source Clock Delay      (SCD):    3.757ns = ( 8.757 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.012ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.130ns
  Clock Net Delay (Source):      1.314ns (routing 0.160ns, distribution 1.154ns)
  Clock Net Delay (Destination): 2.473ns (routing 1.003ns, distribution 1.470ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      5.000     5.000 r  
    E12                                               0.000     5.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.471     5.471 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000     5.471    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.471 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.580     6.051    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.075 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.824     6.899    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.293     7.192 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227     7.419    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y326        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.443 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y13 (CLOCK_ROOT)   net (fo=22006, routed)       1.314     8.757    dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource/c0_ddr4_ui_clk
    SLICE_X110Y826       FDRE                                         r  dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource/mem_6_data_reg[42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y826       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     8.835 r  dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource/mem_6_data_reg[42]/Q
                         net (fo=1, routed)           1.017     9.852    dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource/island_auto_axi4_async_xing_sink_in_r_mem_6_data[42]
    SLICE_X110Y827       LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.091     9.943 r  dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource/sync_0[45]_i_3__2/O
                         net (fo=1, routed)           0.021     9.964    dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource/sync_0[45]_i_3__2_n_0
    SLICE_X110Y827       MUXF7 (Prop_F7MUX_CD_SLICEM_I1_O)
                                                      0.068    10.032 r  dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource/sync_0_reg[45]_i_1__2/O
                         net (fo=1, routed)           0.032    10.064    dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSink/deq_bits_reg/q_reg_28
    SLICE_X110Y827       FDRE                                         r  dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSink/deq_bits_reg/sync_0_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCE_X1Y292        BUFGCE                       0.000    10.000 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.812    10.812    vcu118_sys_clock_mmcm0/inst/clk_in1
    MMCM_X1Y11           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.785    10.027 r  vcu118_sys_clock_mmcm0/inst/mmcme3_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.193    10.220    vcu118_sys_clock_mmcm0/inst/clk_out4_clk_wiz_0
    BUFGCE_X1Y266        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.021    10.241 r  vcu118_sys_clock_mmcm0/inst/clkout4_buf/O
    X3Y9 (CLOCK_ROOT)    net (fo=65582, routed)       2.473    12.714    dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSink/deq_bits_reg/clk_out4
    SLICE_X110Y827       FDRE                                         r  dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSink/deq_bits_reg/sync_0_reg[45]/C
                         clock pessimism              0.012    12.726    
                         clock uncertainty           -0.248    12.478    
    SLICE_X110Y827       FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.033    12.511    dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSink/deq_bits_reg/sync_0_reg[45]
  -------------------------------------------------------------------
                         required time                         12.511    
                         arrival time                         -10.064    
  -------------------------------------------------------------------
                         slack                                  2.447    

Slack (MET) :             2.458ns  (required time - arrival time)
  Source:                 dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource/mem_2_data_reg[43]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSink/deq_bits_reg/sync_0_reg[46]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out4_clk_wiz_0 rise@10.000ns - mmcm_clkout0 rise@5.000ns)
  Data Path Delay:        1.295ns  (logic 0.226ns (17.452%)  route 1.069ns (82.548%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -1.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.710ns = ( 12.710 - 10.000 ) 
    Source Clock Delay      (SCD):    3.754ns = ( 8.754 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.012ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.130ns
  Clock Net Delay (Source):      1.311ns (routing 0.160ns, distribution 1.151ns)
  Clock Net Delay (Destination): 2.469ns (routing 1.003ns, distribution 1.466ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      5.000     5.000 r  
    E12                                               0.000     5.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.471     5.471 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000     5.471    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.471 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.580     6.051    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.075 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.824     6.899    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.293     7.192 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227     7.419    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y326        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.443 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y13 (CLOCK_ROOT)   net (fo=22006, routed)       1.311     8.754    dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource/c0_ddr4_ui_clk
    SLICE_X110Y822       FDRE                                         r  dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource/mem_2_data_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y822       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     8.832 r  dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource/mem_2_data_reg[43]/Q
                         net (fo=1, routed)           1.012     9.844    dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource/island_auto_axi4_async_xing_sink_in_r_mem_2_data[43]
    SLICE_X110Y821       LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.079     9.923 r  dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource/sync_0[46]_i_2__2/O
                         net (fo=1, routed)           0.025     9.948    dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource/sync_0[46]_i_2__2_n_0
    SLICE_X110Y821       MUXF7 (Prop_F7MUX_CD_SLICEM_I0_O)
                                                      0.069    10.017 r  dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource/sync_0_reg[46]_i_1__2/O
                         net (fo=1, routed)           0.032    10.049    dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSink/deq_bits_reg/q_reg_27
    SLICE_X110Y821       FDRE                                         r  dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSink/deq_bits_reg/sync_0_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCE_X1Y292        BUFGCE                       0.000    10.000 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.812    10.812    vcu118_sys_clock_mmcm0/inst/clk_in1
    MMCM_X1Y11           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.785    10.027 r  vcu118_sys_clock_mmcm0/inst/mmcme3_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.193    10.220    vcu118_sys_clock_mmcm0/inst/clk_out4_clk_wiz_0
    BUFGCE_X1Y266        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.021    10.241 r  vcu118_sys_clock_mmcm0/inst/clkout4_buf/O
    X3Y9 (CLOCK_ROOT)    net (fo=65582, routed)       2.469    12.710    dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSink/deq_bits_reg/clk_out4
    SLICE_X110Y821       FDRE                                         r  dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSink/deq_bits_reg/sync_0_reg[46]/C
                         clock pessimism              0.012    12.722    
                         clock uncertainty           -0.248    12.474    
    SLICE_X110Y821       FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.033    12.507    dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSink/deq_bits_reg/sync_0_reg[46]
  -------------------------------------------------------------------
                         required time                         12.507    
                         arrival time                         -10.049    
  -------------------------------------------------------------------
                         slack                                  2.458    

Slack (MET) :             2.458ns  (required time - arrival time)
  Source:                 dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource/mem_5_id_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSink/deq_bits_reg/sync_0_reg[69]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out4_clk_wiz_0 rise@10.000ns - mmcm_clkout0 rise@5.000ns)
  Data Path Delay:        1.285ns  (logic 0.225ns (17.510%)  route 1.060ns (82.490%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -1.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.703ns = ( 12.703 - 10.000 ) 
    Source Clock Delay      (SCD):    3.758ns = ( 8.758 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.012ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.130ns
  Clock Net Delay (Source):      1.315ns (routing 0.160ns, distribution 1.155ns)
  Clock Net Delay (Destination): 2.462ns (routing 1.003ns, distribution 1.459ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      5.000     5.000 r  
    E12                                               0.000     5.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.471     5.471 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000     5.471    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.471 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.580     6.051    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.075 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.824     6.899    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.293     7.192 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227     7.419    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y326        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.443 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y13 (CLOCK_ROOT)   net (fo=22006, routed)       1.315     8.758    dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource/c0_ddr4_ui_clk
    SLICE_X110Y808       FDRE                                         r  dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource/mem_5_id_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y808       FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.079     8.837 r  dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource/mem_5_id_reg[2]/Q
                         net (fo=1, routed)           1.018     9.855    dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource/island_auto_axi4_async_xing_sink_in_r_mem_5_id[2]
    SLICE_X110Y807       LUT6 (Prop_A6LUT_SLICEM_I5_O)
                                                      0.081     9.936 r  dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource/sync_0[69]_i_3__0/O
                         net (fo=1, routed)           0.011     9.947    dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource/sync_0[69]_i_3__0_n_0
    SLICE_X110Y807       MUXF7 (Prop_F7MUX_AB_SLICEM_I1_O)
                                                      0.065    10.012 r  dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource/sync_0_reg[69]_i_1__0/O
                         net (fo=1, routed)           0.031    10.043    dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSink/deq_bits_reg/q_reg_4
    SLICE_X110Y807       FDRE                                         r  dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSink/deq_bits_reg/sync_0_reg[69]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCE_X1Y292        BUFGCE                       0.000    10.000 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.812    10.812    vcu118_sys_clock_mmcm0/inst/clk_in1
    MMCM_X1Y11           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.785    10.027 r  vcu118_sys_clock_mmcm0/inst/mmcme3_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.193    10.220    vcu118_sys_clock_mmcm0/inst/clk_out4_clk_wiz_0
    BUFGCE_X1Y266        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.021    10.241 r  vcu118_sys_clock_mmcm0/inst/clkout4_buf/O
    X3Y9 (CLOCK_ROOT)    net (fo=65582, routed)       2.462    12.703    dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSink/deq_bits_reg/clk_out4
    SLICE_X110Y807       FDRE                                         r  dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSink/deq_bits_reg/sync_0_reg[69]/C
                         clock pessimism              0.012    12.715    
                         clock uncertainty           -0.248    12.467    
    SLICE_X110Y807       FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.034    12.501    dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSink/deq_bits_reg/sync_0_reg[69]
  -------------------------------------------------------------------
                         required time                         12.501    
                         arrival time                         -10.043    
  -------------------------------------------------------------------
                         slack                                  2.458    

Slack (MET) :             2.464ns  (required time - arrival time)
  Source:                 dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource/mem_6_data_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSink/deq_bits_reg/sync_0_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out4_clk_wiz_0 rise@10.000ns - mmcm_clkout0 rise@5.000ns)
  Data Path Delay:        1.289ns  (logic 0.225ns (17.455%)  route 1.064ns (82.545%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -1.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.717ns = ( 12.717 - 10.000 ) 
    Source Clock Delay      (SCD):    3.761ns = ( 8.761 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.012ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.130ns
  Clock Net Delay (Source):      1.318ns (routing 0.160ns, distribution 1.158ns)
  Clock Net Delay (Destination): 2.476ns (routing 1.003ns, distribution 1.473ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      5.000     5.000 r  
    E12                                               0.000     5.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.471     5.471 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000     5.471    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.471 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.580     6.051    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.075 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.824     6.899    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.293     7.192 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227     7.419    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y326        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.443 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y13 (CLOCK_ROOT)   net (fo=22006, routed)       1.318     8.761    dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource/c0_ddr4_ui_clk
    SLICE_X110Y833       FDRE                                         r  dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource/mem_6_data_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y833       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     8.839 r  dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource/mem_6_data_reg[36]/Q
                         net (fo=1, routed)           1.011     9.850    dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource/island_auto_axi4_async_xing_sink_in_r_mem_6_data[36]
    SLICE_X110Y832       LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.079     9.929 r  dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource/sync_0[39]_i_3__2/O
                         net (fo=1, routed)           0.021     9.950    dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource/sync_0[39]_i_3__2_n_0
    SLICE_X110Y832       MUXF7 (Prop_F7MUX_CD_SLICEM_I1_O)
                                                      0.068    10.018 r  dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource/sync_0_reg[39]_i_1__2/O
                         net (fo=1, routed)           0.032    10.050    dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSink/deq_bits_reg/q_reg_34
    SLICE_X110Y832       FDRE                                         r  dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSink/deq_bits_reg/sync_0_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCE_X1Y292        BUFGCE                       0.000    10.000 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.812    10.812    vcu118_sys_clock_mmcm0/inst/clk_in1
    MMCM_X1Y11           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.785    10.027 r  vcu118_sys_clock_mmcm0/inst/mmcme3_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.193    10.220    vcu118_sys_clock_mmcm0/inst/clk_out4_clk_wiz_0
    BUFGCE_X1Y266        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.021    10.241 r  vcu118_sys_clock_mmcm0/inst/clkout4_buf/O
    X3Y9 (CLOCK_ROOT)    net (fo=65582, routed)       2.476    12.717    dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSink/deq_bits_reg/clk_out4
    SLICE_X110Y832       FDRE                                         r  dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSink/deq_bits_reg/sync_0_reg[39]/C
                         clock pessimism              0.012    12.729    
                         clock uncertainty           -0.248    12.481    
    SLICE_X110Y832       FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.033    12.514    dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSink/deq_bits_reg/sync_0_reg[39]
  -------------------------------------------------------------------
                         required time                         12.514    
                         arrival time                         -10.050    
  -------------------------------------------------------------------
                         slack                                  2.464    

Slack (MET) :             2.497ns  (required time - arrival time)
  Source:                 dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource/mem_3_data_reg[61]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSink/deq_bits_reg/sync_0_reg[64]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out4_clk_wiz_0 rise@10.000ns - mmcm_clkout0 rise@5.000ns)
  Data Path Delay:        1.270ns  (logic 0.237ns (18.661%)  route 1.033ns (81.339%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -1.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.710ns = ( 12.710 - 10.000 ) 
    Source Clock Delay      (SCD):    3.741ns = ( 8.741 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.012ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.130ns
  Clock Net Delay (Source):      1.298ns (routing 0.160ns, distribution 1.138ns)
  Clock Net Delay (Destination): 2.469ns (routing 1.003ns, distribution 1.466ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      5.000     5.000 r  
    E12                                               0.000     5.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.471     5.471 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000     5.471    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.471 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.580     6.051    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.075 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.824     6.899    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.293     7.192 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227     7.419    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y326        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.443 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y13 (CLOCK_ROOT)   net (fo=22006, routed)       1.298     8.741    dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource/c0_ddr4_ui_clk
    SLICE_X110Y820       FDRE                                         r  dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource/mem_3_data_reg[61]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y820       FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     8.818 r  dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource/mem_3_data_reg[61]/Q
                         net (fo=1, routed)           0.985     9.803    dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource/island_auto_axi4_async_xing_sink_in_r_mem_3_data[61]
    SLICE_X110Y821       LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.093     9.896 r  dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource/sync_0[64]_i_2__0/O
                         net (fo=1, routed)           0.017     9.913    dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource/sync_0[64]_i_2__0_n_0
    SLICE_X110Y821       MUXF7 (Prop_F7MUX_AB_SLICEM_I0_O)
                                                      0.067     9.980 r  dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource/sync_0_reg[64]_i_1__0/O
                         net (fo=1, routed)           0.031    10.011    dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSink/deq_bits_reg/q_reg_9
    SLICE_X110Y821       FDRE                                         r  dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSink/deq_bits_reg/sync_0_reg[64]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCE_X1Y292        BUFGCE                       0.000    10.000 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.812    10.812    vcu118_sys_clock_mmcm0/inst/clk_in1
    MMCM_X1Y11           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.785    10.027 r  vcu118_sys_clock_mmcm0/inst/mmcme3_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.193    10.220    vcu118_sys_clock_mmcm0/inst/clk_out4_clk_wiz_0
    BUFGCE_X1Y266        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.021    10.241 r  vcu118_sys_clock_mmcm0/inst/clkout4_buf/O
    X3Y9 (CLOCK_ROOT)    net (fo=65582, routed)       2.469    12.710    dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSink/deq_bits_reg/clk_out4
    SLICE_X110Y821       FDRE                                         r  dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSink/deq_bits_reg/sync_0_reg[64]/C
                         clock pessimism              0.012    12.722    
                         clock uncertainty           -0.248    12.474    
    SLICE_X110Y821       FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.034    12.508    dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSink/deq_bits_reg/sync_0_reg[64]
  -------------------------------------------------------------------
                         required time                         12.508    
                         arrival time                         -10.011    
  -------------------------------------------------------------------
                         slack                                  2.497    

Slack (MET) :             2.515ns  (required time - arrival time)
  Source:                 dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource/mem_6_data_reg[41]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSink/deq_bits_reg/sync_0_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out4_clk_wiz_0 rise@10.000ns - mmcm_clkout0 rise@5.000ns)
  Data Path Delay:        1.238ns  (logic 0.177ns (14.297%)  route 1.061ns (85.703%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -1.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns = ( 12.705 - 10.000 ) 
    Source Clock Delay      (SCD):    3.749ns = ( 8.749 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.012ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.130ns
  Clock Net Delay (Source):      1.306ns (routing 0.160ns, distribution 1.146ns)
  Clock Net Delay (Destination): 2.464ns (routing 1.003ns, distribution 1.461ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      5.000     5.000 r  
    E12                                               0.000     5.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.471     5.471 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000     5.471    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.471 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.580     6.051    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.075 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.824     6.899    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.293     7.192 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227     7.419    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y326        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.443 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y13 (CLOCK_ROOT)   net (fo=22006, routed)       1.306     8.749    dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource/c0_ddr4_ui_clk
    SLICE_X110Y818       FDRE                                         r  dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource/mem_6_data_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y818       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     8.827 r  dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource/mem_6_data_reg[41]/Q
                         net (fo=1, routed)           1.008     9.835    dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource/island_auto_axi4_async_xing_sink_in_r_mem_6_data[41]
    SLICE_X110Y817       LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.031     9.866 r  dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource/sync_0[44]_i_3__2/O
                         net (fo=1, routed)           0.021     9.887    dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource/sync_0[44]_i_3__2_n_0
    SLICE_X110Y817       MUXF7 (Prop_F7MUX_CD_SLICEM_I1_O)
                                                      0.068     9.955 r  dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource/sync_0_reg[44]_i_1__2/O
                         net (fo=1, routed)           0.032     9.987    dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSink/deq_bits_reg/q_reg_29
    SLICE_X110Y817       FDRE                                         r  dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSink/deq_bits_reg/sync_0_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCE_X1Y292        BUFGCE                       0.000    10.000 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.812    10.812    vcu118_sys_clock_mmcm0/inst/clk_in1
    MMCM_X1Y11           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.785    10.027 r  vcu118_sys_clock_mmcm0/inst/mmcme3_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.193    10.220    vcu118_sys_clock_mmcm0/inst/clk_out4_clk_wiz_0
    BUFGCE_X1Y266        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.021    10.241 r  vcu118_sys_clock_mmcm0/inst/clkout4_buf/O
    X3Y9 (CLOCK_ROOT)    net (fo=65582, routed)       2.464    12.705    dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSink/deq_bits_reg/clk_out4
    SLICE_X110Y817       FDRE                                         r  dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSink/deq_bits_reg/sync_0_reg[44]/C
                         clock pessimism              0.012    12.717    
                         clock uncertainty           -0.248    12.469    
    SLICE_X110Y817       FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.033    12.502    dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSink/deq_bits_reg/sync_0_reg[44]
  -------------------------------------------------------------------
                         required time                         12.502    
                         arrival time                          -9.987    
  -------------------------------------------------------------------
                         slack                                  2.515    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource/mem_2_data_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSink/deq_bits_reg/sync_0_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.174ns (66.667%)  route 0.087ns (33.333%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.236ns
    Source Clock Delay      (SCD):    3.287ns
    Clock Pessimism Removal (CPR):    0.012ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.130ns
  Clock Net Delay (Source):      1.244ns (routing 0.148ns, distribution 1.096ns)
  Clock Net Delay (Destination): 2.756ns (routing 1.084ns, distribution 1.672ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.392     0.392 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000     0.392    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.392 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.497     0.889    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.021     0.910 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.729     1.639    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.190     1.829 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.193     2.022    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y326        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.021     2.043 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y13 (CLOCK_ROOT)   net (fo=22006, routed)       1.244     3.287    dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource/c0_ddr4_ui_clk
    SLICE_X110Y846       FDRE                                         r  dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource/mem_2_data_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y846       FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.058     3.345 r  dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource/mem_2_data_reg[39]/Q
                         net (fo=1, routed)           0.057     3.402    dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource/island_auto_axi4_async_xing_sink_in_r_mem_2_data[39]
    SLICE_X110Y846       LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.094     3.496 r  dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource/sync_0[42]_i_2__2/O
                         net (fo=1, routed)           0.020     3.516    dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource/sync_0[42]_i_2__2_n_0
    SLICE_X110Y846       MUXF7 (Prop_F7MUX_EF_SLICEM_I0_O)
                                                      0.022     3.538 r  dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource/sync_0_reg[42]_i_1__2/O
                         net (fo=1, routed)           0.010     3.548    dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSink/deq_bits_reg/q_reg_31
    SLICE_X110Y846       FDRE                                         r  dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSink/deq_bits_reg/sync_0_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X1Y292        BUFGCE                       0.000     0.000 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.914     0.914    vcu118_sys_clock_mmcm0/inst/clk_in1
    MMCM_X1Y11           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.686     0.228 r  vcu118_sys_clock_mmcm0/inst/mmcme3_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.228     0.456    vcu118_sys_clock_mmcm0/inst/clk_out4_clk_wiz_0
    BUFGCE_X1Y266        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.480 r  vcu118_sys_clock_mmcm0/inst/clkout4_buf/O
    X3Y9 (CLOCK_ROOT)    net (fo=65582, routed)       2.756     3.236    dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSink/deq_bits_reg/clk_out4
    SLICE_X110Y846       FDRE                                         r  dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSink/deq_bits_reg/sync_0_reg[42]/C
                         clock pessimism             -0.012     3.224    
                         clock uncertainty            0.248     3.472    
    SLICE_X110Y846       FDRE (Hold_FFF_SLICEM_C_D)
                                                      0.050     3.522    dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSink/deq_bits_reg/sync_0_reg[42]
  -------------------------------------------------------------------
                         required time                         -3.522    
                         arrival time                           3.548    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource/mem_5_data_reg[45]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSink/deq_bits_reg/sync_0_reg[48]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.174ns (63.044%)  route 0.102ns (36.957%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.235ns
    Source Clock Delay      (SCD):    3.272ns
    Clock Pessimism Removal (CPR):    0.012ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.130ns
  Clock Net Delay (Source):      1.229ns (routing 0.148ns, distribution 1.081ns)
  Clock Net Delay (Destination): 2.755ns (routing 1.084ns, distribution 1.671ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.392     0.392 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000     0.392    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.392 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.497     0.889    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.021     0.910 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.729     1.639    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.190     1.829 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.193     2.022    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y326        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.021     2.043 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y13 (CLOCK_ROOT)   net (fo=22006, routed)       1.229     3.272    dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource/c0_ddr4_ui_clk
    SLICE_X111Y848       FDRE                                         r  dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource/mem_5_data_reg[45]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y848       FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.059     3.331 r  dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource/mem_5_data_reg[45]/Q
                         net (fo=1, routed)           0.080     3.411    dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource/island_auto_axi4_async_xing_sink_in_r_mem_5_data[45]
    SLICE_X110Y848       LUT6 (Prop_A6LUT_SLICEM_I5_O)
                                                      0.095     3.506 r  dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource/sync_0[48]_i_3__2/O
                         net (fo=1, routed)           0.012     3.518    dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource/sync_0[48]_i_3__2_n_0
    SLICE_X110Y848       MUXF7 (Prop_F7MUX_AB_SLICEM_I1_O)
                                                      0.020     3.538 r  dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource/sync_0_reg[48]_i_1__2/O
                         net (fo=1, routed)           0.010     3.548    dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSink/deq_bits_reg/q_reg_25
    SLICE_X110Y848       FDRE                                         r  dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSink/deq_bits_reg/sync_0_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X1Y292        BUFGCE                       0.000     0.000 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.914     0.914    vcu118_sys_clock_mmcm0/inst/clk_in1
    MMCM_X1Y11           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.686     0.228 r  vcu118_sys_clock_mmcm0/inst/mmcme3_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.228     0.456    vcu118_sys_clock_mmcm0/inst/clk_out4_clk_wiz_0
    BUFGCE_X1Y266        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.480 r  vcu118_sys_clock_mmcm0/inst/clkout4_buf/O
    X3Y9 (CLOCK_ROOT)    net (fo=65582, routed)       2.755     3.235    dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSink/deq_bits_reg/clk_out4
    SLICE_X110Y848       FDRE                                         r  dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSink/deq_bits_reg/sync_0_reg[48]/C
                         clock pessimism             -0.012     3.223    
                         clock uncertainty            0.248     3.471    
    SLICE_X110Y848       FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.050     3.521    dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSink/deq_bits_reg/sync_0_reg[48]
  -------------------------------------------------------------------
                         required time                         -3.521    
                         arrival time                           3.548    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource/mem_3_data_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSink/deq_bits_reg/sync_0_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.170ns (63.670%)  route 0.097ns (36.330%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.233ns
    Source Clock Delay      (SCD):    3.280ns
    Clock Pessimism Removal (CPR):    0.012ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.130ns
  Clock Net Delay (Source):      1.237ns (routing 0.148ns, distribution 1.089ns)
  Clock Net Delay (Destination): 2.753ns (routing 1.084ns, distribution 1.669ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.392     0.392 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000     0.392    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.392 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.497     0.889    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.021     0.910 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.729     1.639    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.190     1.829 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.193     2.022    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y326        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.021     2.043 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y13 (CLOCK_ROOT)   net (fo=22006, routed)       1.237     3.280    dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource/c0_ddr4_ui_clk
    SLICE_X109Y843       FDRE                                         r  dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource/mem_3_data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y843       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.058     3.338 r  dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource/mem_3_data_reg[8]/Q
                         net (fo=1, routed)           0.078     3.416    dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource/island_auto_axi4_async_xing_sink_in_r_mem_3_data[8]
    SLICE_X109Y844       LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.093     3.509 r  dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource/sync_0[11]_i_2__0/O
                         net (fo=1, routed)           0.009     3.518    dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource/sync_0[11]_i_2__0_n_0
    SLICE_X109Y844       MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.019     3.537 r  dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource/sync_0_reg[11]_i_1__0/O
                         net (fo=1, routed)           0.010     3.547    dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSink/deq_bits_reg/q_reg_62
    SLICE_X109Y844       FDRE                                         r  dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSink/deq_bits_reg/sync_0_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X1Y292        BUFGCE                       0.000     0.000 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.914     0.914    vcu118_sys_clock_mmcm0/inst/clk_in1
    MMCM_X1Y11           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.686     0.228 r  vcu118_sys_clock_mmcm0/inst/mmcme3_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.228     0.456    vcu118_sys_clock_mmcm0/inst/clk_out4_clk_wiz_0
    BUFGCE_X1Y266        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.480 r  vcu118_sys_clock_mmcm0/inst/clkout4_buf/O
    X3Y9 (CLOCK_ROOT)    net (fo=65582, routed)       2.753     3.233    dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSink/deq_bits_reg/clk_out4
    SLICE_X109Y844       FDRE                                         r  dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSink/deq_bits_reg/sync_0_reg[11]/C
                         clock pessimism             -0.012     3.221    
                         clock uncertainty            0.248     3.469    
    SLICE_X109Y844       FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.050     3.519    dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSink/deq_bits_reg/sync_0_reg[11]
  -------------------------------------------------------------------
                         required time                         -3.519    
                         arrival time                           3.547    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource/mem_4_data_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSink/deq_bits_reg/sync_0_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.173ns (63.139%)  route 0.101ns (36.861%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.231ns
    Source Clock Delay      (SCD):    3.271ns
    Clock Pessimism Removal (CPR):    0.012ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.130ns
  Clock Net Delay (Source):      1.228ns (routing 0.148ns, distribution 1.080ns)
  Clock Net Delay (Destination): 2.751ns (routing 1.084ns, distribution 1.667ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.392     0.392 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000     0.392    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.392 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.497     0.889    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.021     0.910 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.729     1.639    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.190     1.829 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.193     2.022    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y326        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.021     2.043 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y13 (CLOCK_ROOT)   net (fo=22006, routed)       1.228     3.271    dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource/c0_ddr4_ui_clk
    SLICE_X111Y853       FDRE                                         r  dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource/mem_4_data_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y853       FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.060     3.331 r  dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource/mem_4_data_reg[33]/Q
                         net (fo=1, routed)           0.081     3.412    dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource/island_auto_axi4_async_xing_sink_in_r_mem_4_data[33]
    SLICE_X111Y852       LUT6 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.094     3.506 r  dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource/sync_0[36]_i_3__2/O
                         net (fo=1, routed)           0.010     3.516    dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource/sync_0[36]_i_3__2_n_0
    SLICE_X111Y852       MUXF7 (Prop_F7MUX_AB_SLICEL_I1_O)
                                                      0.019     3.535 r  dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource/sync_0_reg[36]_i_1__2/O
                         net (fo=1, routed)           0.010     3.545    dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSink/deq_bits_reg/q_reg_37
    SLICE_X111Y852       FDRE                                         r  dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSink/deq_bits_reg/sync_0_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X1Y292        BUFGCE                       0.000     0.000 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.914     0.914    vcu118_sys_clock_mmcm0/inst/clk_in1
    MMCM_X1Y11           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.686     0.228 r  vcu118_sys_clock_mmcm0/inst/mmcme3_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.228     0.456    vcu118_sys_clock_mmcm0/inst/clk_out4_clk_wiz_0
    BUFGCE_X1Y266        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.480 r  vcu118_sys_clock_mmcm0/inst/clkout4_buf/O
    X3Y9 (CLOCK_ROOT)    net (fo=65582, routed)       2.751     3.231    dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSink/deq_bits_reg/clk_out4
    SLICE_X111Y852       FDRE                                         r  dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSink/deq_bits_reg/sync_0_reg[36]/C
                         clock pessimism             -0.012     3.219    
                         clock uncertainty            0.248     3.467    
    SLICE_X111Y852       FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.050     3.517    dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSink/deq_bits_reg/sync_0_reg[36]
  -------------------------------------------------------------------
                         required time                         -3.517    
                         arrival time                           3.545    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource/mem_5_data_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSink/deq_bits_reg/sync_0_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.173ns (62.455%)  route 0.104ns (37.545%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.234ns
    Source Clock Delay      (SCD):    3.272ns
    Clock Pessimism Removal (CPR):    0.012ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.130ns
  Clock Net Delay (Source):      1.229ns (routing 0.148ns, distribution 1.081ns)
  Clock Net Delay (Destination): 2.754ns (routing 1.084ns, distribution 1.670ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.392     0.392 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000     0.392    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.392 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.497     0.889    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.021     0.910 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.729     1.639    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.190     1.829 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.193     2.022    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y326        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.021     2.043 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y13 (CLOCK_ROOT)   net (fo=22006, routed)       1.229     3.272    dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource/c0_ddr4_ui_clk
    SLICE_X111Y850       FDRE                                         r  dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource/mem_5_data_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y850       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     3.330 r  dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource/mem_5_data_reg[17]/Q
                         net (fo=1, routed)           0.082     3.412    dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource/island_auto_axi4_async_xing_sink_in_r_mem_5_data[17]
    SLICE_X110Y850       LUT6 (Prop_A6LUT_SLICEM_I5_O)
                                                      0.095     3.507 r  dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource/sync_0[20]_i_3__2/O
                         net (fo=1, routed)           0.012     3.519    dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource/sync_0[20]_i_3__2_n_0
    SLICE_X110Y850       MUXF7 (Prop_F7MUX_AB_SLICEM_I1_O)
                                                      0.020     3.539 r  dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource/sync_0_reg[20]_i_1__2/O
                         net (fo=1, routed)           0.010     3.549    dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSink/deq_bits_reg/q_reg_53
    SLICE_X110Y850       FDRE                                         r  dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSink/deq_bits_reg/sync_0_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X1Y292        BUFGCE                       0.000     0.000 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.914     0.914    vcu118_sys_clock_mmcm0/inst/clk_in1
    MMCM_X1Y11           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.686     0.228 r  vcu118_sys_clock_mmcm0/inst/mmcme3_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.228     0.456    vcu118_sys_clock_mmcm0/inst/clk_out4_clk_wiz_0
    BUFGCE_X1Y266        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.480 r  vcu118_sys_clock_mmcm0/inst/clkout4_buf/O
    X3Y9 (CLOCK_ROOT)    net (fo=65582, routed)       2.754     3.234    dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSink/deq_bits_reg/clk_out4
    SLICE_X110Y850       FDRE                                         r  dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSink/deq_bits_reg/sync_0_reg[20]/C
                         clock pessimism             -0.012     3.222    
                         clock uncertainty            0.248     3.470    
    SLICE_X110Y850       FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.050     3.520    dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSink/deq_bits_reg/sync_0_reg[20]
  -------------------------------------------------------------------
                         required time                         -3.520    
                         arrival time                           3.549    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource/mem_5_data_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSink/deq_bits_reg/sync_0_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.170ns (40.284%)  route 0.252ns (59.716%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.349ns
    Source Clock Delay      (SCD):    3.243ns
    Clock Pessimism Removal (CPR):    0.012ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.130ns
  Clock Net Delay (Source):      1.200ns (routing 0.148ns, distribution 1.052ns)
  Clock Net Delay (Destination): 2.869ns (routing 1.084ns, distribution 1.785ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.392     0.392 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000     0.392    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.392 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.497     0.889    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.021     0.910 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.729     1.639    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.190     1.829 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.193     2.022    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y326        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.021     2.043 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y13 (CLOCK_ROOT)   net (fo=22006, routed)       1.200     3.243    dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource/c0_ddr4_ui_clk
    SLICE_X118Y849       FDRE                                         r  dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource/mem_5_data_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y849       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     3.301 r  dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource/mem_5_data_reg[22]/Q
                         net (fo=1, routed)           0.232     3.533    dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource/island_auto_axi4_async_xing_sink_in_r_mem_5_data[22]
    SLICE_X118Y850       LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.093     3.626 r  dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource/sync_0[25]_i_3__2/O
                         net (fo=1, routed)           0.010     3.636    dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource/sync_0[25]_i_3__2_n_0
    SLICE_X118Y850       MUXF7 (Prop_F7MUX_CD_SLICEL_I1_O)
                                                      0.019     3.655 r  dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource/sync_0_reg[25]_i_1__2/O
                         net (fo=1, routed)           0.010     3.665    dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSink/deq_bits_reg/q_reg_48
    SLICE_X118Y850       FDRE                                         r  dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSink/deq_bits_reg/sync_0_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X1Y292        BUFGCE                       0.000     0.000 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.914     0.914    vcu118_sys_clock_mmcm0/inst/clk_in1
    MMCM_X1Y11           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.686     0.228 r  vcu118_sys_clock_mmcm0/inst/mmcme3_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.228     0.456    vcu118_sys_clock_mmcm0/inst/clk_out4_clk_wiz_0
    BUFGCE_X1Y266        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.480 r  vcu118_sys_clock_mmcm0/inst/clkout4_buf/O
    X3Y9 (CLOCK_ROOT)    net (fo=65582, routed)       2.869     3.349    dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSink/deq_bits_reg/clk_out4
    SLICE_X118Y850       FDRE                                         r  dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSink/deq_bits_reg/sync_0_reg[25]/C
                         clock pessimism             -0.012     3.337    
                         clock uncertainty            0.248     3.585    
    SLICE_X118Y850       FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.050     3.635    dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSink/deq_bits_reg/sync_0_reg[25]
  -------------------------------------------------------------------
                         required time                         -3.635    
                         arrival time                           3.665    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource/mem_2_data_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSink/deq_bits_reg/sync_0_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.137ns (51.698%)  route 0.128ns (48.302%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.231ns
    Source Clock Delay      (SCD):    3.282ns
    Clock Pessimism Removal (CPR):    0.012ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.130ns
  Clock Net Delay (Source):      1.239ns (routing 0.148ns, distribution 1.091ns)
  Clock Net Delay (Destination): 2.751ns (routing 1.084ns, distribution 1.667ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.392     0.392 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000     0.392    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.392 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.497     0.889    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.021     0.910 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.729     1.639    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.190     1.829 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.193     2.022    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y326        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.021     2.043 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y13 (CLOCK_ROOT)   net (fo=22006, routed)       1.239     3.282    dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource/c0_ddr4_ui_clk
    SLICE_X111Y855       FDRE                                         r  dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource/mem_2_data_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y855       FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.059     3.341 r  dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource/mem_2_data_reg[30]/Q
                         net (fo=1, routed)           0.103     3.444    dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource/island_auto_axi4_async_xing_sink_in_r_mem_2_data[30]
    SLICE_X110Y855       LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.057     3.501 r  dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource/sync_0[33]_i_2__2/O
                         net (fo=1, routed)           0.015     3.516    dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource/sync_0[33]_i_2__2_n_0
    SLICE_X110Y855       MUXF7 (Prop_F7MUX_AB_SLICEM_I0_O)
                                                      0.021     3.537 r  dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource/sync_0_reg[33]_i_1__2/O
                         net (fo=1, routed)           0.010     3.547    dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSink/deq_bits_reg/q_reg_40
    SLICE_X110Y855       FDRE                                         r  dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSink/deq_bits_reg/sync_0_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X1Y292        BUFGCE                       0.000     0.000 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.914     0.914    vcu118_sys_clock_mmcm0/inst/clk_in1
    MMCM_X1Y11           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.686     0.228 r  vcu118_sys_clock_mmcm0/inst/mmcme3_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.228     0.456    vcu118_sys_clock_mmcm0/inst/clk_out4_clk_wiz_0
    BUFGCE_X1Y266        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.480 r  vcu118_sys_clock_mmcm0/inst/clkout4_buf/O
    X3Y9 (CLOCK_ROOT)    net (fo=65582, routed)       2.751     3.231    dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSink/deq_bits_reg/clk_out4
    SLICE_X110Y855       FDRE                                         r  dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSink/deq_bits_reg/sync_0_reg[33]/C
                         clock pessimism             -0.012     3.219    
                         clock uncertainty            0.248     3.467    
    SLICE_X110Y855       FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.050     3.517    dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSink/deq_bits_reg/sync_0_reg[33]
  -------------------------------------------------------------------
                         required time                         -3.517    
                         arrival time                           3.547    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource/mem_3_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSink/deq_bits_reg/sync_0_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.114ns (42.222%)  route 0.156ns (57.778%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.233ns
    Source Clock Delay      (SCD):    3.280ns
    Clock Pessimism Removal (CPR):    0.012ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.130ns
  Clock Net Delay (Source):      1.237ns (routing 0.148ns, distribution 1.089ns)
  Clock Net Delay (Destination): 2.753ns (routing 1.084ns, distribution 1.669ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.392     0.392 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000     0.392    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.392 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.497     0.889    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.021     0.910 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.729     1.639    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.190     1.829 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.193     2.022    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y326        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.021     2.043 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y13 (CLOCK_ROOT)   net (fo=22006, routed)       1.237     3.280    dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource/c0_ddr4_ui_clk
    SLICE_X109Y843       FDRE                                         r  dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource/mem_3_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y843       FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.059     3.339 r  dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource/mem_3_data_reg[3]/Q
                         net (fo=1, routed)           0.137     3.476    dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource/island_auto_axi4_async_xing_sink_in_r_mem_3_data[3]
    SLICE_X109Y844       LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.036     3.512 r  dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource/sync_0[6]_i_2__0/O
                         net (fo=1, routed)           0.009     3.521    dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource/sync_0[6]_i_2__0_n_0
    SLICE_X109Y844       MUXF7 (Prop_F7MUX_AB_SLICEL_I0_O)
                                                      0.019     3.540 r  dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource/sync_0_reg[6]_i_1__0/O
                         net (fo=1, routed)           0.010     3.550    dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSink/deq_bits_reg/q_reg_67
    SLICE_X109Y844       FDRE                                         r  dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSink/deq_bits_reg/sync_0_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X1Y292        BUFGCE                       0.000     0.000 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.914     0.914    vcu118_sys_clock_mmcm0/inst/clk_in1
    MMCM_X1Y11           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.686     0.228 r  vcu118_sys_clock_mmcm0/inst/mmcme3_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.228     0.456    vcu118_sys_clock_mmcm0/inst/clk_out4_clk_wiz_0
    BUFGCE_X1Y266        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.480 r  vcu118_sys_clock_mmcm0/inst/clkout4_buf/O
    X3Y9 (CLOCK_ROOT)    net (fo=65582, routed)       2.753     3.233    dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSink/deq_bits_reg/clk_out4
    SLICE_X109Y844       FDRE                                         r  dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSink/deq_bits_reg/sync_0_reg[6]/C
                         clock pessimism             -0.012     3.221    
                         clock uncertainty            0.248     3.469    
    SLICE_X109Y844       FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.050     3.519    dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSink/deq_bits_reg/sync_0_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.519    
                         arrival time                           3.550    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource/mem_6_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSink/deq_bits_reg/sync_0_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.146ns (30.417%)  route 0.334ns (69.583%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.150ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.312ns
    Source Clock Delay      (SCD):    3.150ns
    Clock Pessimism Removal (CPR):    0.012ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.130ns
  Clock Net Delay (Source):      1.107ns (routing 0.148ns, distribution 0.959ns)
  Clock Net Delay (Destination): 2.832ns (routing 1.084ns, distribution 1.748ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.392     0.392 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000     0.392    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.392 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.497     0.889    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.021     0.910 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.729     1.639    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.190     1.829 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.193     2.022    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y326        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.021     2.043 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y13 (CLOCK_ROOT)   net (fo=22006, routed)       1.107     3.150    dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource/c0_ddr4_ui_clk
    SLICE_X115Y803       FDRE                                         r  dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource/mem_6_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y803       FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.059     3.209 r  dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource/mem_6_data_reg[0]/Q
                         net (fo=1, routed)           0.305     3.514    dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource/island_auto_axi4_async_xing_sink_in_r_mem_6_data[0]
    SLICE_X116Y804       LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.065     3.579 r  dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource/sync_0[3]_i_3__0/O
                         net (fo=1, routed)           0.019     3.598    dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource/sync_0[3]_i_3__0_n_0
    SLICE_X116Y804       MUXF7 (Prop_F7MUX_CD_SLICEM_I1_O)
                                                      0.022     3.620 r  dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource/sync_0_reg[3]_i_1__0/O
                         net (fo=1, routed)           0.010     3.630    dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSink/deq_bits_reg/q_reg_70
    SLICE_X116Y804       FDRE                                         r  dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSink/deq_bits_reg/sync_0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X1Y292        BUFGCE                       0.000     0.000 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.914     0.914    vcu118_sys_clock_mmcm0/inst/clk_in1
    MMCM_X1Y11           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.686     0.228 r  vcu118_sys_clock_mmcm0/inst/mmcme3_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.228     0.456    vcu118_sys_clock_mmcm0/inst/clk_out4_clk_wiz_0
    BUFGCE_X1Y266        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.480 r  vcu118_sys_clock_mmcm0/inst/clkout4_buf/O
    X3Y9 (CLOCK_ROOT)    net (fo=65582, routed)       2.832     3.312    dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSink/deq_bits_reg/clk_out4
    SLICE_X116Y804       FDRE                                         r  dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSink/deq_bits_reg/sync_0_reg[3]/C
                         clock pessimism             -0.012     3.300    
                         clock uncertainty            0.248     3.548    
    SLICE_X116Y804       FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.050     3.598    dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSink/deq_bits_reg/sync_0_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.598    
                         arrival time                           3.630    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource/mem_6_data_reg[40]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSink/deq_bits_reg/sync_0_reg[43]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.173ns (55.096%)  route 0.141ns (44.904%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.208ns
    Source Clock Delay      (SCD):    3.212ns
    Clock Pessimism Removal (CPR):    0.012ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.130ns
  Clock Net Delay (Source):      1.169ns (routing 0.148ns, distribution 1.021ns)
  Clock Net Delay (Destination): 2.728ns (routing 1.084ns, distribution 1.644ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.392     0.392 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000     0.392    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.392 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.497     0.889    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.021     0.910 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.729     1.639    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.190     1.829 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.193     2.022    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y326        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.021     2.043 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y13 (CLOCK_ROOT)   net (fo=22006, routed)       1.169     3.212    dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource/c0_ddr4_ui_clk
    SLICE_X109Y831       FDRE                                         r  dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource/mem_6_data_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y831       FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.059     3.271 r  dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource/mem_6_data_reg[40]/Q
                         net (fo=1, routed)           0.122     3.393    dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource/island_auto_axi4_async_xing_sink_in_r_mem_6_data[40]
    SLICE_X109Y830       LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.095     3.488 r  dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource/sync_0[43]_i_3__2/O
                         net (fo=1, routed)           0.009     3.497    dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource/sync_0[43]_i_3__2_n_0
    SLICE_X109Y830       MUXF7 (Prop_F7MUX_GH_SLICEL_I1_O)
                                                      0.019     3.516 r  dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource/sync_0_reg[43]_i_1__2/O
                         net (fo=1, routed)           0.010     3.526    dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSink/deq_bits_reg/q_reg_30
    SLICE_X109Y830       FDRE                                         r  dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSink/deq_bits_reg/sync_0_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X1Y292        BUFGCE                       0.000     0.000 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.914     0.914    vcu118_sys_clock_mmcm0/inst/clk_in1
    MMCM_X1Y11           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.686     0.228 r  vcu118_sys_clock_mmcm0/inst/mmcme3_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.228     0.456    vcu118_sys_clock_mmcm0/inst/clk_out4_clk_wiz_0
    BUFGCE_X1Y266        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.480 r  vcu118_sys_clock_mmcm0/inst/clkout4_buf/O
    X3Y9 (CLOCK_ROOT)    net (fo=65582, routed)       2.728     3.208    dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSink/deq_bits_reg/clk_out4
    SLICE_X109Y830       FDRE                                         r  dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSink/deq_bits_reg/sync_0_reg[43]/C
                         clock pessimism             -0.012     3.196    
                         clock uncertainty            0.248     3.444    
    SLICE_X109Y830       FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.050     3.494    dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSink/deq_bits_reg/sync_0_reg[43]
  -------------------------------------------------------------------
                         required time                         -3.494    
                         arrival time                           3.526    
  -------------------------------------------------------------------
                         slack                                  0.032    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out4_clk_wiz_0
  To Clock:  clk_out4_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        5.442ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.140ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.442ns  (required time - arrival time)
  Source:                 safe_reset/sync_clock4/gen_reset_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut_/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync_2/sink_valid/sync_1/reg_0/q_reg/CLR
                            (recovery check against rising-edge clock clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out4_clk_wiz_0 rise@10.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.389ns  (logic 0.079ns (1.800%)  route 4.310ns (98.200%))
  Logic Levels:           0  
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.811ns = ( 12.811 - 10.000 ) 
    Source Clock Delay      (SCD):    3.189ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.709ns (routing 1.084ns, distribution 1.625ns)
  Clock Net Delay (Destination): 2.570ns (routing 1.003ns, distribution 1.567ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X1Y292        BUFGCE                       0.000     0.000 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.914     0.914    vcu118_sys_clock_mmcm0/inst/clk_in1
    MMCM_X1Y11           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.686     0.228 r  vcu118_sys_clock_mmcm0/inst/mmcme3_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.228     0.456    vcu118_sys_clock_mmcm0/inst/clk_out4_clk_wiz_0
    BUFGCE_X1Y266        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.480 r  vcu118_sys_clock_mmcm0/inst/clkout4_buf/O
    X3Y9 (CLOCK_ROOT)    net (fo=65582, routed)       2.709     3.189    safe_reset/sync_clock4/clk_out4
    SLICE_X111Y745       FDPE                                         r  safe_reset/sync_clock4/gen_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y745       FDPE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     3.268 f  safe_reset/sync_clock4/gen_reset_reg[0]/Q
                         net (fo=3178, routed)        4.310     7.578    dut_/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync_2/sink_valid/sync_1/reg_0/Q[0]
    SLICE_X124Y684       FDCE                                         f  dut_/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync_2/sink_valid/sync_1/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCE_X1Y292        BUFGCE                       0.000    10.000 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.812    10.812    vcu118_sys_clock_mmcm0/inst/clk_in1
    MMCM_X1Y11           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.785    10.027 r  vcu118_sys_clock_mmcm0/inst/mmcme3_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.193    10.220    vcu118_sys_clock_mmcm0/inst/clk_out4_clk_wiz_0
    BUFGCE_X1Y266        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.021    10.241 r  vcu118_sys_clock_mmcm0/inst/clkout4_buf/O
    X3Y9 (CLOCK_ROOT)    net (fo=65582, routed)       2.570    12.811    dut_/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync_2/sink_valid/sync_1/reg_0/clk_out4
    SLICE_X124Y684       FDCE                                         r  dut_/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync_2/sink_valid/sync_1/reg_0/q_reg/C
                         clock pessimism              0.343    13.154    
                         clock uncertainty           -0.068    13.086    
    SLICE_X124Y684       FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.066    13.020    dut_/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync_2/sink_valid/sync_1/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                         13.020    
                         arrival time                          -7.578    
  -------------------------------------------------------------------
                         slack                                  5.442    

Slack (MET) :             5.442ns  (required time - arrival time)
  Source:                 safe_reset/sync_clock4/gen_reset_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut_/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync_2/sink_valid/sync_2/reg_0/q_reg/CLR
                            (recovery check against rising-edge clock clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out4_clk_wiz_0 rise@10.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.389ns  (logic 0.079ns (1.800%)  route 4.310ns (98.200%))
  Logic Levels:           0  
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.811ns = ( 12.811 - 10.000 ) 
    Source Clock Delay      (SCD):    3.189ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.709ns (routing 1.084ns, distribution 1.625ns)
  Clock Net Delay (Destination): 2.570ns (routing 1.003ns, distribution 1.567ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X1Y292        BUFGCE                       0.000     0.000 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.914     0.914    vcu118_sys_clock_mmcm0/inst/clk_in1
    MMCM_X1Y11           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.686     0.228 r  vcu118_sys_clock_mmcm0/inst/mmcme3_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.228     0.456    vcu118_sys_clock_mmcm0/inst/clk_out4_clk_wiz_0
    BUFGCE_X1Y266        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.480 r  vcu118_sys_clock_mmcm0/inst/clkout4_buf/O
    X3Y9 (CLOCK_ROOT)    net (fo=65582, routed)       2.709     3.189    safe_reset/sync_clock4/clk_out4
    SLICE_X111Y745       FDPE                                         r  safe_reset/sync_clock4/gen_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y745       FDPE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     3.268 f  safe_reset/sync_clock4/gen_reset_reg[0]/Q
                         net (fo=3178, routed)        4.310     7.578    dut_/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync_2/sink_valid/sync_2/reg_0/Q[0]
    SLICE_X124Y684       FDCE                                         f  dut_/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync_2/sink_valid/sync_2/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCE_X1Y292        BUFGCE                       0.000    10.000 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.812    10.812    vcu118_sys_clock_mmcm0/inst/clk_in1
    MMCM_X1Y11           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.785    10.027 r  vcu118_sys_clock_mmcm0/inst/mmcme3_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.193    10.220    vcu118_sys_clock_mmcm0/inst/clk_out4_clk_wiz_0
    BUFGCE_X1Y266        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.021    10.241 r  vcu118_sys_clock_mmcm0/inst/clkout4_buf/O
    X3Y9 (CLOCK_ROOT)    net (fo=65582, routed)       2.570    12.811    dut_/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync_2/sink_valid/sync_2/reg_0/clk_out4
    SLICE_X124Y684       FDCE                                         r  dut_/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync_2/sink_valid/sync_2/reg_0/q_reg/C
                         clock pessimism              0.343    13.154    
                         clock uncertainty           -0.068    13.086    
    SLICE_X124Y684       FDCE (Recov_EFF2_SLICEL_C_CLR)
                                                     -0.066    13.020    dut_/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync_2/sink_valid/sync_2/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                         13.020    
                         arrival time                          -7.578    
  -------------------------------------------------------------------
                         slack                                  5.442    

Slack (MET) :             5.497ns  (required time - arrival time)
  Source:                 safe_reset/sync_clock4/gen_reset_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut_/gpio_0/oeReg/reg_2/q_reg/CLR
                            (recovery check against rising-edge clock clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out4_clk_wiz_0 rise@10.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.232ns  (logic 0.079ns (1.867%)  route 4.153ns (98.133%))
  Logic Levels:           0  
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.709ns = ( 12.709 - 10.000 ) 
    Source Clock Delay      (SCD):    3.189ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.709ns (routing 1.084ns, distribution 1.625ns)
  Clock Net Delay (Destination): 2.468ns (routing 1.003ns, distribution 1.465ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X1Y292        BUFGCE                       0.000     0.000 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.914     0.914    vcu118_sys_clock_mmcm0/inst/clk_in1
    MMCM_X1Y11           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.686     0.228 r  vcu118_sys_clock_mmcm0/inst/mmcme3_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.228     0.456    vcu118_sys_clock_mmcm0/inst/clk_out4_clk_wiz_0
    BUFGCE_X1Y266        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.480 r  vcu118_sys_clock_mmcm0/inst/clkout4_buf/O
    X3Y9 (CLOCK_ROOT)    net (fo=65582, routed)       2.709     3.189    safe_reset/sync_clock4/clk_out4
    SLICE_X111Y745       FDPE                                         r  safe_reset/sync_clock4/gen_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y745       FDPE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     3.268 f  safe_reset/sync_clock4/gen_reset_reg[0]/Q
                         net (fo=3178, routed)        4.153     7.421    dut_/gpio_0/oeReg/reg_2/Q[0]
    SLICE_X100Y675       FDCE                                         f  dut_/gpio_0/oeReg/reg_2/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCE_X1Y292        BUFGCE                       0.000    10.000 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.812    10.812    vcu118_sys_clock_mmcm0/inst/clk_in1
    MMCM_X1Y11           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.785    10.027 r  vcu118_sys_clock_mmcm0/inst/mmcme3_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.193    10.220    vcu118_sys_clock_mmcm0/inst/clk_out4_clk_wiz_0
    BUFGCE_X1Y266        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.021    10.241 r  vcu118_sys_clock_mmcm0/inst/clkout4_buf/O
    X3Y9 (CLOCK_ROOT)    net (fo=65582, routed)       2.468    12.709    dut_/gpio_0/oeReg/reg_2/clk_out4
    SLICE_X100Y675       FDCE                                         r  dut_/gpio_0/oeReg/reg_2/q_reg/C
                         clock pessimism              0.343    13.052    
                         clock uncertainty           -0.068    12.984    
    SLICE_X100Y675       FDCE (Recov_AFF_SLICEM_C_CLR)
                                                     -0.066    12.918    dut_/gpio_0/oeReg/reg_2/q_reg
  -------------------------------------------------------------------
                         required time                         12.918    
                         arrival time                          -7.421    
  -------------------------------------------------------------------
                         slack                                  5.497    

Slack (MET) :             5.500ns  (required time - arrival time)
  Source:                 safe_reset/sync_clock4/gen_reset_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut_/gpio_0/oeReg/reg_0/q_reg/CLR
                            (recovery check against rising-edge clock clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out4_clk_wiz_0 rise@10.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.227ns  (logic 0.079ns (1.869%)  route 4.148ns (98.131%))
  Logic Levels:           0  
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.707ns = ( 12.707 - 10.000 ) 
    Source Clock Delay      (SCD):    3.189ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.709ns (routing 1.084ns, distribution 1.625ns)
  Clock Net Delay (Destination): 2.466ns (routing 1.003ns, distribution 1.463ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X1Y292        BUFGCE                       0.000     0.000 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.914     0.914    vcu118_sys_clock_mmcm0/inst/clk_in1
    MMCM_X1Y11           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.686     0.228 r  vcu118_sys_clock_mmcm0/inst/mmcme3_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.228     0.456    vcu118_sys_clock_mmcm0/inst/clk_out4_clk_wiz_0
    BUFGCE_X1Y266        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.480 r  vcu118_sys_clock_mmcm0/inst/clkout4_buf/O
    X3Y9 (CLOCK_ROOT)    net (fo=65582, routed)       2.709     3.189    safe_reset/sync_clock4/clk_out4
    SLICE_X111Y745       FDPE                                         r  safe_reset/sync_clock4/gen_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y745       FDPE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     3.268 f  safe_reset/sync_clock4/gen_reset_reg[0]/Q
                         net (fo=3178, routed)        4.148     7.416    dut_/gpio_0/oeReg/reg_0/Q[0]
    SLICE_X101Y675       FDCE                                         f  dut_/gpio_0/oeReg/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCE_X1Y292        BUFGCE                       0.000    10.000 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.812    10.812    vcu118_sys_clock_mmcm0/inst/clk_in1
    MMCM_X1Y11           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.785    10.027 r  vcu118_sys_clock_mmcm0/inst/mmcme3_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.193    10.220    vcu118_sys_clock_mmcm0/inst/clk_out4_clk_wiz_0
    BUFGCE_X1Y266        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.021    10.241 r  vcu118_sys_clock_mmcm0/inst/clkout4_buf/O
    X3Y9 (CLOCK_ROOT)    net (fo=65582, routed)       2.466    12.707    dut_/gpio_0/oeReg/reg_0/clk_out4
    SLICE_X101Y675       FDCE                                         r  dut_/gpio_0/oeReg/reg_0/q_reg/C
                         clock pessimism              0.343    13.050    
                         clock uncertainty           -0.068    12.982    
    SLICE_X101Y675       FDCE (Recov_HFF_SLICEL_C_CLR)
                                                     -0.066    12.916    dut_/gpio_0/oeReg/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                         12.916    
                         arrival time                          -7.416    
  -------------------------------------------------------------------
                         slack                                  5.500    

Slack (MET) :             5.500ns  (required time - arrival time)
  Source:                 safe_reset/sync_clock4/gen_reset_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut_/gpio_0/oeReg/reg_1/q_reg/CLR
                            (recovery check against rising-edge clock clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out4_clk_wiz_0 rise@10.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.227ns  (logic 0.079ns (1.869%)  route 4.148ns (98.131%))
  Logic Levels:           0  
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.707ns = ( 12.707 - 10.000 ) 
    Source Clock Delay      (SCD):    3.189ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.709ns (routing 1.084ns, distribution 1.625ns)
  Clock Net Delay (Destination): 2.466ns (routing 1.003ns, distribution 1.463ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X1Y292        BUFGCE                       0.000     0.000 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.914     0.914    vcu118_sys_clock_mmcm0/inst/clk_in1
    MMCM_X1Y11           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.686     0.228 r  vcu118_sys_clock_mmcm0/inst/mmcme3_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.228     0.456    vcu118_sys_clock_mmcm0/inst/clk_out4_clk_wiz_0
    BUFGCE_X1Y266        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.480 r  vcu118_sys_clock_mmcm0/inst/clkout4_buf/O
    X3Y9 (CLOCK_ROOT)    net (fo=65582, routed)       2.709     3.189    safe_reset/sync_clock4/clk_out4
    SLICE_X111Y745       FDPE                                         r  safe_reset/sync_clock4/gen_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y745       FDPE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     3.268 f  safe_reset/sync_clock4/gen_reset_reg[0]/Q
                         net (fo=3178, routed)        4.148     7.416    dut_/gpio_0/oeReg/reg_1/Q[0]
    SLICE_X101Y675       FDCE                                         f  dut_/gpio_0/oeReg/reg_1/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCE_X1Y292        BUFGCE                       0.000    10.000 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.812    10.812    vcu118_sys_clock_mmcm0/inst/clk_in1
    MMCM_X1Y11           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.785    10.027 r  vcu118_sys_clock_mmcm0/inst/mmcme3_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.193    10.220    vcu118_sys_clock_mmcm0/inst/clk_out4_clk_wiz_0
    BUFGCE_X1Y266        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.021    10.241 r  vcu118_sys_clock_mmcm0/inst/clkout4_buf/O
    X3Y9 (CLOCK_ROOT)    net (fo=65582, routed)       2.466    12.707    dut_/gpio_0/oeReg/reg_1/clk_out4
    SLICE_X101Y675       FDCE                                         r  dut_/gpio_0/oeReg/reg_1/q_reg/C
                         clock pessimism              0.343    13.050    
                         clock uncertainty           -0.068    12.982    
    SLICE_X101Y675       FDCE (Recov_GFF_SLICEL_C_CLR)
                                                     -0.066    12.916    dut_/gpio_0/oeReg/reg_1/q_reg
  -------------------------------------------------------------------
                         required time                         12.916    
                         arrival time                          -7.416    
  -------------------------------------------------------------------
                         slack                                  5.500    

Slack (MET) :             5.500ns  (required time - arrival time)
  Source:                 safe_reset/sync_clock4/gen_reset_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut_/gpio_0/oeReg/reg_3/q_reg/CLR
                            (recovery check against rising-edge clock clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out4_clk_wiz_0 rise@10.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.227ns  (logic 0.079ns (1.869%)  route 4.148ns (98.131%))
  Logic Levels:           0  
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.707ns = ( 12.707 - 10.000 ) 
    Source Clock Delay      (SCD):    3.189ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.709ns (routing 1.084ns, distribution 1.625ns)
  Clock Net Delay (Destination): 2.466ns (routing 1.003ns, distribution 1.463ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X1Y292        BUFGCE                       0.000     0.000 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.914     0.914    vcu118_sys_clock_mmcm0/inst/clk_in1
    MMCM_X1Y11           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.686     0.228 r  vcu118_sys_clock_mmcm0/inst/mmcme3_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.228     0.456    vcu118_sys_clock_mmcm0/inst/clk_out4_clk_wiz_0
    BUFGCE_X1Y266        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.480 r  vcu118_sys_clock_mmcm0/inst/clkout4_buf/O
    X3Y9 (CLOCK_ROOT)    net (fo=65582, routed)       2.709     3.189    safe_reset/sync_clock4/clk_out4
    SLICE_X111Y745       FDPE                                         r  safe_reset/sync_clock4/gen_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y745       FDPE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     3.268 f  safe_reset/sync_clock4/gen_reset_reg[0]/Q
                         net (fo=3178, routed)        4.148     7.416    dut_/gpio_0/oeReg/reg_3/Q[0]
    SLICE_X101Y675       FDCE                                         f  dut_/gpio_0/oeReg/reg_3/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCE_X1Y292        BUFGCE                       0.000    10.000 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.812    10.812    vcu118_sys_clock_mmcm0/inst/clk_in1
    MMCM_X1Y11           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.785    10.027 r  vcu118_sys_clock_mmcm0/inst/mmcme3_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.193    10.220    vcu118_sys_clock_mmcm0/inst/clk_out4_clk_wiz_0
    BUFGCE_X1Y266        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.021    10.241 r  vcu118_sys_clock_mmcm0/inst/clkout4_buf/O
    X3Y9 (CLOCK_ROOT)    net (fo=65582, routed)       2.466    12.707    dut_/gpio_0/oeReg/reg_3/clk_out4
    SLICE_X101Y675       FDCE                                         r  dut_/gpio_0/oeReg/reg_3/q_reg/C
                         clock pessimism              0.343    13.050    
                         clock uncertainty           -0.068    12.982    
    SLICE_X101Y675       FDCE (Recov_FFF_SLICEL_C_CLR)
                                                     -0.066    12.916    dut_/gpio_0/oeReg/reg_3/q_reg
  -------------------------------------------------------------------
                         required time                         12.916    
                         arrival time                          -7.416    
  -------------------------------------------------------------------
                         slack                                  5.500    

Slack (MET) :             5.500ns  (required time - arrival time)
  Source:                 safe_reset/sync_clock4/gen_reset_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut_/gpio_0/pueReg/reg_0/q_reg/CLR
                            (recovery check against rising-edge clock clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out4_clk_wiz_0 rise@10.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.227ns  (logic 0.079ns (1.869%)  route 4.148ns (98.131%))
  Logic Levels:           0  
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.707ns = ( 12.707 - 10.000 ) 
    Source Clock Delay      (SCD):    3.189ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.709ns (routing 1.084ns, distribution 1.625ns)
  Clock Net Delay (Destination): 2.466ns (routing 1.003ns, distribution 1.463ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X1Y292        BUFGCE                       0.000     0.000 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.914     0.914    vcu118_sys_clock_mmcm0/inst/clk_in1
    MMCM_X1Y11           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.686     0.228 r  vcu118_sys_clock_mmcm0/inst/mmcme3_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.228     0.456    vcu118_sys_clock_mmcm0/inst/clk_out4_clk_wiz_0
    BUFGCE_X1Y266        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.480 r  vcu118_sys_clock_mmcm0/inst/clkout4_buf/O
    X3Y9 (CLOCK_ROOT)    net (fo=65582, routed)       2.709     3.189    safe_reset/sync_clock4/clk_out4
    SLICE_X111Y745       FDPE                                         r  safe_reset/sync_clock4/gen_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y745       FDPE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     3.268 f  safe_reset/sync_clock4/gen_reset_reg[0]/Q
                         net (fo=3178, routed)        4.148     7.416    dut_/gpio_0/pueReg/reg_0/Q[0]
    SLICE_X101Y675       FDCE                                         f  dut_/gpio_0/pueReg/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCE_X1Y292        BUFGCE                       0.000    10.000 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.812    10.812    vcu118_sys_clock_mmcm0/inst/clk_in1
    MMCM_X1Y11           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.785    10.027 r  vcu118_sys_clock_mmcm0/inst/mmcme3_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.193    10.220    vcu118_sys_clock_mmcm0/inst/clk_out4_clk_wiz_0
    BUFGCE_X1Y266        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.021    10.241 r  vcu118_sys_clock_mmcm0/inst/clkout4_buf/O
    X3Y9 (CLOCK_ROOT)    net (fo=65582, routed)       2.466    12.707    dut_/gpio_0/pueReg/reg_0/clk_out4
    SLICE_X101Y675       FDCE                                         r  dut_/gpio_0/pueReg/reg_0/q_reg/C
                         clock pessimism              0.343    13.050    
                         clock uncertainty           -0.068    12.982    
    SLICE_X101Y675       FDCE (Recov_HFF2_SLICEL_C_CLR)
                                                     -0.066    12.916    dut_/gpio_0/pueReg/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                         12.916    
                         arrival time                          -7.416    
  -------------------------------------------------------------------
                         slack                                  5.500    

Slack (MET) :             5.500ns  (required time - arrival time)
  Source:                 safe_reset/sync_clock4/gen_reset_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut_/gpio_0/pueReg/reg_1/q_reg/CLR
                            (recovery check against rising-edge clock clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out4_clk_wiz_0 rise@10.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.227ns  (logic 0.079ns (1.869%)  route 4.148ns (98.131%))
  Logic Levels:           0  
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.707ns = ( 12.707 - 10.000 ) 
    Source Clock Delay      (SCD):    3.189ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.709ns (routing 1.084ns, distribution 1.625ns)
  Clock Net Delay (Destination): 2.466ns (routing 1.003ns, distribution 1.463ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X1Y292        BUFGCE                       0.000     0.000 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.914     0.914    vcu118_sys_clock_mmcm0/inst/clk_in1
    MMCM_X1Y11           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.686     0.228 r  vcu118_sys_clock_mmcm0/inst/mmcme3_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.228     0.456    vcu118_sys_clock_mmcm0/inst/clk_out4_clk_wiz_0
    BUFGCE_X1Y266        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.480 r  vcu118_sys_clock_mmcm0/inst/clkout4_buf/O
    X3Y9 (CLOCK_ROOT)    net (fo=65582, routed)       2.709     3.189    safe_reset/sync_clock4/clk_out4
    SLICE_X111Y745       FDPE                                         r  safe_reset/sync_clock4/gen_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y745       FDPE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     3.268 f  safe_reset/sync_clock4/gen_reset_reg[0]/Q
                         net (fo=3178, routed)        4.148     7.416    dut_/gpio_0/pueReg/reg_1/Q[0]
    SLICE_X101Y675       FDCE                                         f  dut_/gpio_0/pueReg/reg_1/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCE_X1Y292        BUFGCE                       0.000    10.000 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.812    10.812    vcu118_sys_clock_mmcm0/inst/clk_in1
    MMCM_X1Y11           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.785    10.027 r  vcu118_sys_clock_mmcm0/inst/mmcme3_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.193    10.220    vcu118_sys_clock_mmcm0/inst/clk_out4_clk_wiz_0
    BUFGCE_X1Y266        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.021    10.241 r  vcu118_sys_clock_mmcm0/inst/clkout4_buf/O
    X3Y9 (CLOCK_ROOT)    net (fo=65582, routed)       2.466    12.707    dut_/gpio_0/pueReg/reg_1/clk_out4
    SLICE_X101Y675       FDCE                                         r  dut_/gpio_0/pueReg/reg_1/q_reg/C
                         clock pessimism              0.343    13.050    
                         clock uncertainty           -0.068    12.982    
    SLICE_X101Y675       FDCE (Recov_GFF2_SLICEL_C_CLR)
                                                     -0.066    12.916    dut_/gpio_0/pueReg/reg_1/q_reg
  -------------------------------------------------------------------
                         required time                         12.916    
                         arrival time                          -7.416    
  -------------------------------------------------------------------
                         slack                                  5.500    

Slack (MET) :             5.500ns  (required time - arrival time)
  Source:                 safe_reset/sync_clock4/gen_reset_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut_/gpio_0/pueReg/reg_2/q_reg/CLR
                            (recovery check against rising-edge clock clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out4_clk_wiz_0 rise@10.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.227ns  (logic 0.079ns (1.869%)  route 4.148ns (98.131%))
  Logic Levels:           0  
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.707ns = ( 12.707 - 10.000 ) 
    Source Clock Delay      (SCD):    3.189ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.709ns (routing 1.084ns, distribution 1.625ns)
  Clock Net Delay (Destination): 2.466ns (routing 1.003ns, distribution 1.463ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X1Y292        BUFGCE                       0.000     0.000 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.914     0.914    vcu118_sys_clock_mmcm0/inst/clk_in1
    MMCM_X1Y11           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.686     0.228 r  vcu118_sys_clock_mmcm0/inst/mmcme3_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.228     0.456    vcu118_sys_clock_mmcm0/inst/clk_out4_clk_wiz_0
    BUFGCE_X1Y266        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.480 r  vcu118_sys_clock_mmcm0/inst/clkout4_buf/O
    X3Y9 (CLOCK_ROOT)    net (fo=65582, routed)       2.709     3.189    safe_reset/sync_clock4/clk_out4
    SLICE_X111Y745       FDPE                                         r  safe_reset/sync_clock4/gen_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y745       FDPE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     3.268 f  safe_reset/sync_clock4/gen_reset_reg[0]/Q
                         net (fo=3178, routed)        4.148     7.416    dut_/gpio_0/pueReg/reg_2/Q[0]
    SLICE_X101Y675       FDCE                                         f  dut_/gpio_0/pueReg/reg_2/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCE_X1Y292        BUFGCE                       0.000    10.000 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.812    10.812    vcu118_sys_clock_mmcm0/inst/clk_in1
    MMCM_X1Y11           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.785    10.027 r  vcu118_sys_clock_mmcm0/inst/mmcme3_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.193    10.220    vcu118_sys_clock_mmcm0/inst/clk_out4_clk_wiz_0
    BUFGCE_X1Y266        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.021    10.241 r  vcu118_sys_clock_mmcm0/inst/clkout4_buf/O
    X3Y9 (CLOCK_ROOT)    net (fo=65582, routed)       2.466    12.707    dut_/gpio_0/pueReg/reg_2/clk_out4
    SLICE_X101Y675       FDCE                                         r  dut_/gpio_0/pueReg/reg_2/q_reg/C
                         clock pessimism              0.343    13.050    
                         clock uncertainty           -0.068    12.982    
    SLICE_X101Y675       FDCE (Recov_FFF2_SLICEL_C_CLR)
                                                     -0.066    12.916    dut_/gpio_0/pueReg/reg_2/q_reg
  -------------------------------------------------------------------
                         required time                         12.916    
                         arrival time                          -7.416    
  -------------------------------------------------------------------
                         slack                                  5.500    

Slack (MET) :             5.500ns  (required time - arrival time)
  Source:                 safe_reset/sync_clock4/gen_reset_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut_/gpio_0/pueReg/reg_3/q_reg/CLR
                            (recovery check against rising-edge clock clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out4_clk_wiz_0 rise@10.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.227ns  (logic 0.079ns (1.869%)  route 4.148ns (98.131%))
  Logic Levels:           0  
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.707ns = ( 12.707 - 10.000 ) 
    Source Clock Delay      (SCD):    3.189ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.709ns (routing 1.084ns, distribution 1.625ns)
  Clock Net Delay (Destination): 2.466ns (routing 1.003ns, distribution 1.463ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X1Y292        BUFGCE                       0.000     0.000 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.914     0.914    vcu118_sys_clock_mmcm0/inst/clk_in1
    MMCM_X1Y11           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.686     0.228 r  vcu118_sys_clock_mmcm0/inst/mmcme3_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.228     0.456    vcu118_sys_clock_mmcm0/inst/clk_out4_clk_wiz_0
    BUFGCE_X1Y266        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.480 r  vcu118_sys_clock_mmcm0/inst/clkout4_buf/O
    X3Y9 (CLOCK_ROOT)    net (fo=65582, routed)       2.709     3.189    safe_reset/sync_clock4/clk_out4
    SLICE_X111Y745       FDPE                                         r  safe_reset/sync_clock4/gen_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y745       FDPE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     3.268 f  safe_reset/sync_clock4/gen_reset_reg[0]/Q
                         net (fo=3178, routed)        4.148     7.416    dut_/gpio_0/pueReg/reg_3/Q[0]
    SLICE_X101Y675       FDCE                                         f  dut_/gpio_0/pueReg/reg_3/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCE_X1Y292        BUFGCE                       0.000    10.000 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.812    10.812    vcu118_sys_clock_mmcm0/inst/clk_in1
    MMCM_X1Y11           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.785    10.027 r  vcu118_sys_clock_mmcm0/inst/mmcme3_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.193    10.220    vcu118_sys_clock_mmcm0/inst/clk_out4_clk_wiz_0
    BUFGCE_X1Y266        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.021    10.241 r  vcu118_sys_clock_mmcm0/inst/clkout4_buf/O
    X3Y9 (CLOCK_ROOT)    net (fo=65582, routed)       2.466    12.707    dut_/gpio_0/pueReg/reg_3/clk_out4
    SLICE_X101Y675       FDCE                                         r  dut_/gpio_0/pueReg/reg_3/q_reg/C
                         clock pessimism              0.343    13.050    
                         clock uncertainty           -0.068    12.982    
    SLICE_X101Y675       FDCE (Recov_EFF2_SLICEL_C_CLR)
                                                     -0.066    12.916    dut_/gpio_0/pueReg/reg_3/q_reg
  -------------------------------------------------------------------
                         required time                         12.916    
                         arrival time                          -7.416    
  -------------------------------------------------------------------
                         slack                                  5.500    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 safe_reset/sync_clock3/gen_reset_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            safe_reset/sync_clock4/gen_reset_reg[0]/PRE
                            (removal check against rising-edge clock clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.133ns  (logic 0.039ns (29.323%)  route 0.094ns (70.677%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    1.677ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Net Delay (Source):      1.526ns (routing 0.605ns, distribution 0.921ns)
  Clock Net Delay (Destination): 1.683ns (routing 0.654ns, distribution 1.029ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X1Y292        BUFGCE                       0.000     0.000 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.506     0.506    vcu118_sys_clock_mmcm0/inst/clk_in1
    MMCM_X1Y11           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.492     0.014 r  vcu118_sys_clock_mmcm0/inst/mmcme3_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.123     0.137    vcu118_sys_clock_mmcm0/inst/clk_out4_clk_wiz_0
    BUFGCE_X1Y266        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.014     0.151 r  vcu118_sys_clock_mmcm0/inst/clkout4_buf/O
    X3Y9 (CLOCK_ROOT)    net (fo=65582, routed)       1.526     1.677    safe_reset/sync_clock3/clk_out4
    SLICE_X111Y745       FDPE                                         r  safe_reset/sync_clock3/gen_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y745       FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.716 f  safe_reset/sync_clock3/gen_reset_reg[0]/Q
                         net (fo=4, routed)           0.094     1.810    safe_reset/sync_clock4/AS[0]
    SLICE_X111Y745       FDPE                                         f  safe_reset/sync_clock4/gen_reset_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X1Y292        BUFGCE                       0.000     0.000 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.563     0.563    vcu118_sys_clock_mmcm0/inst/clk_in1
    MMCM_X1Y11           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.434     0.129 r  vcu118_sys_clock_mmcm0/inst/mmcme3_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.144     0.273    vcu118_sys_clock_mmcm0/inst/clk_out4_clk_wiz_0
    BUFGCE_X1Y266        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.016     0.289 r  vcu118_sys_clock_mmcm0/inst/clkout4_buf/O
    X3Y9 (CLOCK_ROOT)    net (fo=65582, routed)       1.683     1.972    safe_reset/sync_clock4/clk_out4
    SLICE_X111Y745       FDPE                                         r  safe_reset/sync_clock4/gen_reset_reg[0]/C
                         clock pessimism             -0.282     1.690    
    SLICE_X111Y745       FDPE (Remov_AFF_SLICEL_C_PRE)
                                                     -0.020     1.670    safe_reset/sync_clock4/gen_reset_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.670    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 safe_reset/sync_clock3/gen_reset_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            safe_reset/sync_clock4/gen_reset_reg[1]/PRE
                            (removal check against rising-edge clock clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.133ns  (logic 0.039ns (29.323%)  route 0.094ns (70.677%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    1.677ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Net Delay (Source):      1.526ns (routing 0.605ns, distribution 0.921ns)
  Clock Net Delay (Destination): 1.683ns (routing 0.654ns, distribution 1.029ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X1Y292        BUFGCE                       0.000     0.000 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.506     0.506    vcu118_sys_clock_mmcm0/inst/clk_in1
    MMCM_X1Y11           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.492     0.014 r  vcu118_sys_clock_mmcm0/inst/mmcme3_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.123     0.137    vcu118_sys_clock_mmcm0/inst/clk_out4_clk_wiz_0
    BUFGCE_X1Y266        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.014     0.151 r  vcu118_sys_clock_mmcm0/inst/clkout4_buf/O
    X3Y9 (CLOCK_ROOT)    net (fo=65582, routed)       1.526     1.677    safe_reset/sync_clock3/clk_out4
    SLICE_X111Y745       FDPE                                         r  safe_reset/sync_clock3/gen_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y745       FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.716 f  safe_reset/sync_clock3/gen_reset_reg[0]/Q
                         net (fo=4, routed)           0.094     1.810    safe_reset/sync_clock4/AS[0]
    SLICE_X111Y745       FDPE                                         f  safe_reset/sync_clock4/gen_reset_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X1Y292        BUFGCE                       0.000     0.000 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.563     0.563    vcu118_sys_clock_mmcm0/inst/clk_in1
    MMCM_X1Y11           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.434     0.129 r  vcu118_sys_clock_mmcm0/inst/mmcme3_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.144     0.273    vcu118_sys_clock_mmcm0/inst/clk_out4_clk_wiz_0
    BUFGCE_X1Y266        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.016     0.289 r  vcu118_sys_clock_mmcm0/inst/clkout4_buf/O
    X3Y9 (CLOCK_ROOT)    net (fo=65582, routed)       1.683     1.972    safe_reset/sync_clock4/clk_out4
    SLICE_X111Y745       FDPE                                         r  safe_reset/sync_clock4/gen_reset_reg[1]/C
                         clock pessimism             -0.282     1.690    
    SLICE_X111Y745       FDPE (Remov_AFF2_SLICEL_C_PRE)
                                                     -0.020     1.670    safe_reset/sync_clock4/gen_reset_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.670    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 safe_reset/sync_clock3/gen_reset_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            safe_reset/sync_clock4/gen_reset_reg[2]/PRE
                            (removal check against rising-edge clock clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.133ns  (logic 0.039ns (29.323%)  route 0.094ns (70.677%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    1.677ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Net Delay (Source):      1.526ns (routing 0.605ns, distribution 0.921ns)
  Clock Net Delay (Destination): 1.683ns (routing 0.654ns, distribution 1.029ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X1Y292        BUFGCE                       0.000     0.000 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.506     0.506    vcu118_sys_clock_mmcm0/inst/clk_in1
    MMCM_X1Y11           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.492     0.014 r  vcu118_sys_clock_mmcm0/inst/mmcme3_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.123     0.137    vcu118_sys_clock_mmcm0/inst/clk_out4_clk_wiz_0
    BUFGCE_X1Y266        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.014     0.151 r  vcu118_sys_clock_mmcm0/inst/clkout4_buf/O
    X3Y9 (CLOCK_ROOT)    net (fo=65582, routed)       1.526     1.677    safe_reset/sync_clock3/clk_out4
    SLICE_X111Y745       FDPE                                         r  safe_reset/sync_clock3/gen_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y745       FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.716 f  safe_reset/sync_clock3/gen_reset_reg[0]/Q
                         net (fo=4, routed)           0.094     1.810    safe_reset/sync_clock4/AS[0]
    SLICE_X111Y745       FDPE                                         f  safe_reset/sync_clock4/gen_reset_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X1Y292        BUFGCE                       0.000     0.000 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.563     0.563    vcu118_sys_clock_mmcm0/inst/clk_in1
    MMCM_X1Y11           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.434     0.129 r  vcu118_sys_clock_mmcm0/inst/mmcme3_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.144     0.273    vcu118_sys_clock_mmcm0/inst/clk_out4_clk_wiz_0
    BUFGCE_X1Y266        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.016     0.289 r  vcu118_sys_clock_mmcm0/inst/clkout4_buf/O
    X3Y9 (CLOCK_ROOT)    net (fo=65582, routed)       1.683     1.972    safe_reset/sync_clock4/clk_out4
    SLICE_X111Y745       FDPE                                         r  safe_reset/sync_clock4/gen_reset_reg[2]/C
                         clock pessimism             -0.282     1.690    
    SLICE_X111Y745       FDPE (Remov_BFF_SLICEL_C_PRE)
                                                     -0.020     1.670    safe_reset/sync_clock4/gen_reset_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.670    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 safe_reset/sync_clock3/gen_reset_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            safe_reset/sync_clock4/gen_reset_reg[3]/PRE
                            (removal check against rising-edge clock clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.133ns  (logic 0.039ns (29.323%)  route 0.094ns (70.677%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    1.677ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Net Delay (Source):      1.526ns (routing 0.605ns, distribution 0.921ns)
  Clock Net Delay (Destination): 1.683ns (routing 0.654ns, distribution 1.029ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X1Y292        BUFGCE                       0.000     0.000 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.506     0.506    vcu118_sys_clock_mmcm0/inst/clk_in1
    MMCM_X1Y11           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.492     0.014 r  vcu118_sys_clock_mmcm0/inst/mmcme3_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.123     0.137    vcu118_sys_clock_mmcm0/inst/clk_out4_clk_wiz_0
    BUFGCE_X1Y266        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.014     0.151 r  vcu118_sys_clock_mmcm0/inst/clkout4_buf/O
    X3Y9 (CLOCK_ROOT)    net (fo=65582, routed)       1.526     1.677    safe_reset/sync_clock3/clk_out4
    SLICE_X111Y745       FDPE                                         r  safe_reset/sync_clock3/gen_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y745       FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.716 f  safe_reset/sync_clock3/gen_reset_reg[0]/Q
                         net (fo=4, routed)           0.094     1.810    safe_reset/sync_clock4/AS[0]
    SLICE_X111Y745       FDPE                                         f  safe_reset/sync_clock4/gen_reset_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X1Y292        BUFGCE                       0.000     0.000 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.563     0.563    vcu118_sys_clock_mmcm0/inst/clk_in1
    MMCM_X1Y11           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.434     0.129 r  vcu118_sys_clock_mmcm0/inst/mmcme3_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.144     0.273    vcu118_sys_clock_mmcm0/inst/clk_out4_clk_wiz_0
    BUFGCE_X1Y266        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.016     0.289 r  vcu118_sys_clock_mmcm0/inst/clkout4_buf/O
    X3Y9 (CLOCK_ROOT)    net (fo=65582, routed)       1.683     1.972    safe_reset/sync_clock4/clk_out4
    SLICE_X111Y745       FDPE                                         r  safe_reset/sync_clock4/gen_reset_reg[3]/C
                         clock pessimism             -0.282     1.690    
    SLICE_X111Y745       FDPE (Remov_BFF2_SLICEL_C_PRE)
                                                     -0.020     1.670    safe_reset/sync_clock4/gen_reset_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.670    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 safe_reset/sync_clock4/gen_reset_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSink_1/widx_gray/sync_2/reg_0/q_reg/CLR
                            (removal check against rising-edge clock clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.039ns (18.571%)  route 0.171ns (81.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.677ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Net Delay (Source):      1.526ns (routing 0.605ns, distribution 0.921ns)
  Clock Net Delay (Destination): 1.674ns (routing 0.654ns, distribution 1.020ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X1Y292        BUFGCE                       0.000     0.000 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.506     0.506    vcu118_sys_clock_mmcm0/inst/clk_in1
    MMCM_X1Y11           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.492     0.014 r  vcu118_sys_clock_mmcm0/inst/mmcme3_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.123     0.137    vcu118_sys_clock_mmcm0/inst/clk_out4_clk_wiz_0
    BUFGCE_X1Y266        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.014     0.151 r  vcu118_sys_clock_mmcm0/inst/clkout4_buf/O
    X3Y9 (CLOCK_ROOT)    net (fo=65582, routed)       1.526     1.677    safe_reset/sync_clock4/clk_out4
    SLICE_X111Y745       FDPE                                         r  safe_reset/sync_clock4/gen_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y745       FDPE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.716 f  safe_reset/sync_clock4/gen_reset_reg[0]/Q
                         net (fo=3178, routed)        0.171     1.887    dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSink_1/widx_gray/sync_2/reg_0/Q[0]
    SLICE_X108Y746       FDCE                                         f  dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSink_1/widx_gray/sync_2/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X1Y292        BUFGCE                       0.000     0.000 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.563     0.563    vcu118_sys_clock_mmcm0/inst/clk_in1
    MMCM_X1Y11           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.434     0.129 r  vcu118_sys_clock_mmcm0/inst/mmcme3_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.144     0.273    vcu118_sys_clock_mmcm0/inst/clk_out4_clk_wiz_0
    BUFGCE_X1Y266        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.016     0.289 r  vcu118_sys_clock_mmcm0/inst/clkout4_buf/O
    X3Y9 (CLOCK_ROOT)    net (fo=65582, routed)       1.674     1.963    dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSink_1/widx_gray/sync_2/reg_0/clk_out4
    SLICE_X108Y746       FDCE                                         r  dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSink_1/widx_gray/sync_2/reg_0/q_reg/C
                         clock pessimism             -0.243     1.720    
    SLICE_X108Y746       FDCE (Remov_EFF_SLICEM_C_CLR)
                                                     -0.020     1.700    dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSink_1/widx_gray/sync_2/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                         -1.700    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 safe_reset/sync_clock4/gen_reset_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSink_1/widx_gray/sync_2/reg_2/q_reg/CLR
                            (removal check against rising-edge clock clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.039ns (18.571%)  route 0.171ns (81.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.677ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Net Delay (Source):      1.526ns (routing 0.605ns, distribution 0.921ns)
  Clock Net Delay (Destination): 1.674ns (routing 0.654ns, distribution 1.020ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X1Y292        BUFGCE                       0.000     0.000 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.506     0.506    vcu118_sys_clock_mmcm0/inst/clk_in1
    MMCM_X1Y11           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.492     0.014 r  vcu118_sys_clock_mmcm0/inst/mmcme3_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.123     0.137    vcu118_sys_clock_mmcm0/inst/clk_out4_clk_wiz_0
    BUFGCE_X1Y266        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.014     0.151 r  vcu118_sys_clock_mmcm0/inst/clkout4_buf/O
    X3Y9 (CLOCK_ROOT)    net (fo=65582, routed)       1.526     1.677    safe_reset/sync_clock4/clk_out4
    SLICE_X111Y745       FDPE                                         r  safe_reset/sync_clock4/gen_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y745       FDPE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.716 f  safe_reset/sync_clock4/gen_reset_reg[0]/Q
                         net (fo=3178, routed)        0.171     1.887    dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSink_1/widx_gray/sync_2/reg_2/Q[0]
    SLICE_X108Y746       FDCE                                         f  dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSink_1/widx_gray/sync_2/reg_2/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X1Y292        BUFGCE                       0.000     0.000 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.563     0.563    vcu118_sys_clock_mmcm0/inst/clk_in1
    MMCM_X1Y11           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.434     0.129 r  vcu118_sys_clock_mmcm0/inst/mmcme3_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.144     0.273    vcu118_sys_clock_mmcm0/inst/clk_out4_clk_wiz_0
    BUFGCE_X1Y266        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.016     0.289 r  vcu118_sys_clock_mmcm0/inst/clkout4_buf/O
    X3Y9 (CLOCK_ROOT)    net (fo=65582, routed)       1.674     1.963    dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSink_1/widx_gray/sync_2/reg_2/clk_out4
    SLICE_X108Y746       FDCE                                         r  dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSink_1/widx_gray/sync_2/reg_2/q_reg/C
                         clock pessimism             -0.243     1.720    
    SLICE_X108Y746       FDCE (Remov_EFF2_SLICEM_C_CLR)
                                                     -0.020     1.700    dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSink_1/widx_gray/sync_2/reg_2/q_reg
  -------------------------------------------------------------------
                         required time                         -1.700    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 safe_reset/sync_clock4/gen_reset_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSink_1/widx_gray/sync_2/reg_3/q_reg/CLR
                            (removal check against rising-edge clock clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.039ns (18.571%)  route 0.171ns (81.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.677ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Net Delay (Source):      1.526ns (routing 0.605ns, distribution 0.921ns)
  Clock Net Delay (Destination): 1.674ns (routing 0.654ns, distribution 1.020ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X1Y292        BUFGCE                       0.000     0.000 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.506     0.506    vcu118_sys_clock_mmcm0/inst/clk_in1
    MMCM_X1Y11           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.492     0.014 r  vcu118_sys_clock_mmcm0/inst/mmcme3_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.123     0.137    vcu118_sys_clock_mmcm0/inst/clk_out4_clk_wiz_0
    BUFGCE_X1Y266        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.014     0.151 r  vcu118_sys_clock_mmcm0/inst/clkout4_buf/O
    X3Y9 (CLOCK_ROOT)    net (fo=65582, routed)       1.526     1.677    safe_reset/sync_clock4/clk_out4
    SLICE_X111Y745       FDPE                                         r  safe_reset/sync_clock4/gen_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y745       FDPE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.716 f  safe_reset/sync_clock4/gen_reset_reg[0]/Q
                         net (fo=3178, routed)        0.171     1.887    dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSink_1/widx_gray/sync_2/reg_3/Q[0]
    SLICE_X108Y746       FDCE                                         f  dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSink_1/widx_gray/sync_2/reg_3/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X1Y292        BUFGCE                       0.000     0.000 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.563     0.563    vcu118_sys_clock_mmcm0/inst/clk_in1
    MMCM_X1Y11           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.434     0.129 r  vcu118_sys_clock_mmcm0/inst/mmcme3_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.144     0.273    vcu118_sys_clock_mmcm0/inst/clk_out4_clk_wiz_0
    BUFGCE_X1Y266        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.016     0.289 r  vcu118_sys_clock_mmcm0/inst/clkout4_buf/O
    X3Y9 (CLOCK_ROOT)    net (fo=65582, routed)       1.674     1.963    dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSink_1/widx_gray/sync_2/reg_3/clk_out4
    SLICE_X108Y746       FDCE                                         r  dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSink_1/widx_gray/sync_2/reg_3/q_reg/C
                         clock pessimism             -0.243     1.720    
    SLICE_X108Y746       FDCE (Remov_FFF_SLICEM_C_CLR)
                                                     -0.020     1.700    dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSink_1/widx_gray/sync_2/reg_3/q_reg
  -------------------------------------------------------------------
                         required time                         -1.700    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 safe_reset/sync_clock4/gen_reset_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSink_1/ridx_bin/reg_2/q_reg/CLR
                            (removal check against rising-edge clock clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.225ns  (logic 0.039ns (17.333%)  route 0.186ns (82.667%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.677ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Net Delay (Source):      1.526ns (routing 0.605ns, distribution 0.921ns)
  Clock Net Delay (Destination): 1.672ns (routing 0.654ns, distribution 1.018ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X1Y292        BUFGCE                       0.000     0.000 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.506     0.506    vcu118_sys_clock_mmcm0/inst/clk_in1
    MMCM_X1Y11           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.492     0.014 r  vcu118_sys_clock_mmcm0/inst/mmcme3_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.123     0.137    vcu118_sys_clock_mmcm0/inst/clk_out4_clk_wiz_0
    BUFGCE_X1Y266        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.014     0.151 r  vcu118_sys_clock_mmcm0/inst/clkout4_buf/O
    X3Y9 (CLOCK_ROOT)    net (fo=65582, routed)       1.526     1.677    safe_reset/sync_clock4/clk_out4
    SLICE_X111Y745       FDPE                                         r  safe_reset/sync_clock4/gen_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y745       FDPE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.716 f  safe_reset/sync_clock4/gen_reset_reg[0]/Q
                         net (fo=3178, routed)        0.186     1.902    dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSink_1/ridx_bin/reg_2/Q[0]
    SLICE_X106Y745       FDCE                                         f  dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSink_1/ridx_bin/reg_2/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X1Y292        BUFGCE                       0.000     0.000 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.563     0.563    vcu118_sys_clock_mmcm0/inst/clk_in1
    MMCM_X1Y11           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.434     0.129 r  vcu118_sys_clock_mmcm0/inst/mmcme3_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.144     0.273    vcu118_sys_clock_mmcm0/inst/clk_out4_clk_wiz_0
    BUFGCE_X1Y266        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.016     0.289 r  vcu118_sys_clock_mmcm0/inst/clkout4_buf/O
    X3Y9 (CLOCK_ROOT)    net (fo=65582, routed)       1.672     1.961    dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSink_1/ridx_bin/reg_2/clk_out4
    SLICE_X106Y745       FDCE                                         r  dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSink_1/ridx_bin/reg_2/q_reg/C
                         clock pessimism             -0.243     1.718    
    SLICE_X106Y745       FDCE (Remov_DFF2_SLICEL_C_CLR)
                                                     -0.020     1.698    dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSink_1/ridx_bin/reg_2/q_reg
  -------------------------------------------------------------------
                         required time                         -1.698    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 safe_reset/sync_clock4/gen_reset_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSink_1/ridx_bin/reg_3/q_reg/CLR
                            (removal check against rising-edge clock clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.225ns  (logic 0.039ns (17.333%)  route 0.186ns (82.667%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.677ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Net Delay (Source):      1.526ns (routing 0.605ns, distribution 0.921ns)
  Clock Net Delay (Destination): 1.672ns (routing 0.654ns, distribution 1.018ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X1Y292        BUFGCE                       0.000     0.000 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.506     0.506    vcu118_sys_clock_mmcm0/inst/clk_in1
    MMCM_X1Y11           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.492     0.014 r  vcu118_sys_clock_mmcm0/inst/mmcme3_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.123     0.137    vcu118_sys_clock_mmcm0/inst/clk_out4_clk_wiz_0
    BUFGCE_X1Y266        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.014     0.151 r  vcu118_sys_clock_mmcm0/inst/clkout4_buf/O
    X3Y9 (CLOCK_ROOT)    net (fo=65582, routed)       1.526     1.677    safe_reset/sync_clock4/clk_out4
    SLICE_X111Y745       FDPE                                         r  safe_reset/sync_clock4/gen_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y745       FDPE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.716 f  safe_reset/sync_clock4/gen_reset_reg[0]/Q
                         net (fo=3178, routed)        0.186     1.902    dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSink_1/ridx_bin/reg_3/Q[0]
    SLICE_X106Y745       FDCE                                         f  dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSink_1/ridx_bin/reg_3/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X1Y292        BUFGCE                       0.000     0.000 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.563     0.563    vcu118_sys_clock_mmcm0/inst/clk_in1
    MMCM_X1Y11           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.434     0.129 r  vcu118_sys_clock_mmcm0/inst/mmcme3_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.144     0.273    vcu118_sys_clock_mmcm0/inst/clk_out4_clk_wiz_0
    BUFGCE_X1Y266        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.016     0.289 r  vcu118_sys_clock_mmcm0/inst/clkout4_buf/O
    X3Y9 (CLOCK_ROOT)    net (fo=65582, routed)       1.672     1.961    dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSink_1/ridx_bin/reg_3/clk_out4
    SLICE_X106Y745       FDCE                                         r  dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSink_1/ridx_bin/reg_3/q_reg/C
                         clock pessimism             -0.243     1.718    
    SLICE_X106Y745       FDCE (Remov_AFF_SLICEL_C_CLR)
                                                     -0.020     1.698    dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSink_1/ridx_bin/reg_3/q_reg
  -------------------------------------------------------------------
                         required time                         -1.698    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 safe_reset/sync_clock4/gen_reset_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSink_1/widx_gray/sync_0/reg_0/q_reg/CLR
                            (removal check against rising-edge clock clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.225ns  (logic 0.039ns (17.333%)  route 0.186ns (82.667%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.677ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Net Delay (Source):      1.526ns (routing 0.605ns, distribution 0.921ns)
  Clock Net Delay (Destination): 1.672ns (routing 0.654ns, distribution 1.018ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X1Y292        BUFGCE                       0.000     0.000 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.506     0.506    vcu118_sys_clock_mmcm0/inst/clk_in1
    MMCM_X1Y11           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.492     0.014 r  vcu118_sys_clock_mmcm0/inst/mmcme3_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.123     0.137    vcu118_sys_clock_mmcm0/inst/clk_out4_clk_wiz_0
    BUFGCE_X1Y266        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.014     0.151 r  vcu118_sys_clock_mmcm0/inst/clkout4_buf/O
    X3Y9 (CLOCK_ROOT)    net (fo=65582, routed)       1.526     1.677    safe_reset/sync_clock4/clk_out4
    SLICE_X111Y745       FDPE                                         r  safe_reset/sync_clock4/gen_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y745       FDPE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.716 f  safe_reset/sync_clock4/gen_reset_reg[0]/Q
                         net (fo=3178, routed)        0.186     1.902    dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSink_1/widx_gray/sync_0/reg_0/Q[0]
    SLICE_X106Y745       FDCE                                         f  dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSink_1/widx_gray/sync_0/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X1Y292        BUFGCE                       0.000     0.000 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.563     0.563    vcu118_sys_clock_mmcm0/inst/clk_in1
    MMCM_X1Y11           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.434     0.129 r  vcu118_sys_clock_mmcm0/inst/mmcme3_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.144     0.273    vcu118_sys_clock_mmcm0/inst/clk_out4_clk_wiz_0
    BUFGCE_X1Y266        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.016     0.289 r  vcu118_sys_clock_mmcm0/inst/clkout4_buf/O
    X3Y9 (CLOCK_ROOT)    net (fo=65582, routed)       1.672     1.961    dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSink_1/widx_gray/sync_0/reg_0/clk_out4
    SLICE_X106Y745       FDCE                                         r  dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSink_1/widx_gray/sync_0/reg_0/q_reg/C
                         clock pessimism             -0.243     1.718    
    SLICE_X106Y745       FDCE (Remov_AFF2_SLICEL_C_CLR)
                                                     -0.020     1.698    dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSink_1/widx_gray/sync_0/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                         -1.698    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.204    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  mmcm_clkout0
  To Clock:  clk_out4_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        2.667ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.108ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.667ns  (required time - arrival time)
  Source:                 dut_/xilinxvcu118mig_1/island/blackbox/inst/div_clk_rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSink_1/AsyncValidSync_1/sink_extend/sync_0/reg_0/q_reg/CLR
                            (recovery check against rising-edge clock clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out4_clk_wiz_0 rise@10.000ns - mmcm_clkout0 rise@5.000ns)
  Data Path Delay:        1.113ns  (logic 0.237ns (21.294%)  route 0.876ns (78.706%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.906ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.789ns = ( 12.789 - 10.000 ) 
    Source Clock Delay      (SCD):    3.707ns = ( 8.707 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.012ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.130ns
  Clock Net Delay (Source):      1.264ns (routing 0.160ns, distribution 1.104ns)
  Clock Net Delay (Destination): 2.548ns (routing 1.003ns, distribution 1.545ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      5.000     5.000 r  
    E12                                               0.000     5.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.471     5.471 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000     5.471    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.471 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.580     6.051    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.075 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.824     6.899    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.293     7.192 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227     7.419    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y326        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.443 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y13 (CLOCK_ROOT)   net (fo=22006, routed)       1.264     8.707    dut_/xilinxvcu118mig_1/island/blackbox/inst/c0_ddr4_ui_clk
    SLICE_X112Y720       FDRE                                         r  dut_/xilinxvcu118mig_1/island/blackbox/inst/div_clk_rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y720       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     8.786 f  dut_/xilinxvcu118mig_1/island/blackbox/inst/div_clk_rst_r1_reg/Q
                         net (fo=105, routed)         0.675     9.461    safe_reset/sync_clock4/io_port_c0_ddr4_ui_clk_sync_rst
    SLICE_X112Y720       LUT2 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.158     9.619 f  safe_reset/sync_clock4/q_i_1__79/O
                         net (fo=10, routed)          0.201     9.820    dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSink_1/AsyncValidSync_1/sink_extend/sync_0/reg_0/gen_reset_reg[0]
    SLICE_X112Y720       FDCE                                         f  dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSink_1/AsyncValidSync_1/sink_extend/sync_0/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCE_X1Y292        BUFGCE                       0.000    10.000 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.812    10.812    vcu118_sys_clock_mmcm0/inst/clk_in1
    MMCM_X1Y11           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.785    10.027 r  vcu118_sys_clock_mmcm0/inst/mmcme3_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.193    10.220    vcu118_sys_clock_mmcm0/inst/clk_out4_clk_wiz_0
    BUFGCE_X1Y266        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.021    10.241 r  vcu118_sys_clock_mmcm0/inst/clkout4_buf/O
    X3Y9 (CLOCK_ROOT)    net (fo=65582, routed)       2.548    12.789    dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSink_1/AsyncValidSync_1/sink_extend/sync_0/reg_0/clk_out4
    SLICE_X112Y720       FDCE                                         r  dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSink_1/AsyncValidSync_1/sink_extend/sync_0/reg_0/q_reg/C
                         clock pessimism              0.012    12.801    
                         clock uncertainty           -0.248    12.553    
    SLICE_X112Y720       FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.066    12.487    dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSink_1/AsyncValidSync_1/sink_extend/sync_0/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                         12.487    
                         arrival time                          -9.820    
  -------------------------------------------------------------------
                         slack                                  2.667    

Slack (MET) :             2.667ns  (required time - arrival time)
  Source:                 dut_/xilinxvcu118mig_1/island/blackbox/inst/div_clk_rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSource_1/AsyncValidSync/source_valid/sync_0/reg_0/q_reg/CLR
                            (recovery check against rising-edge clock clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out4_clk_wiz_0 rise@10.000ns - mmcm_clkout0 rise@5.000ns)
  Data Path Delay:        1.113ns  (logic 0.237ns (21.294%)  route 0.876ns (78.706%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.906ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.789ns = ( 12.789 - 10.000 ) 
    Source Clock Delay      (SCD):    3.707ns = ( 8.707 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.012ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.130ns
  Clock Net Delay (Source):      1.264ns (routing 0.160ns, distribution 1.104ns)
  Clock Net Delay (Destination): 2.548ns (routing 1.003ns, distribution 1.545ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      5.000     5.000 r  
    E12                                               0.000     5.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.471     5.471 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000     5.471    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.471 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.580     6.051    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.075 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.824     6.899    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.293     7.192 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227     7.419    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y326        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.443 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y13 (CLOCK_ROOT)   net (fo=22006, routed)       1.264     8.707    dut_/xilinxvcu118mig_1/island/blackbox/inst/c0_ddr4_ui_clk
    SLICE_X112Y720       FDRE                                         r  dut_/xilinxvcu118mig_1/island/blackbox/inst/div_clk_rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y720       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     8.786 f  dut_/xilinxvcu118mig_1/island/blackbox/inst/div_clk_rst_r1_reg/Q
                         net (fo=105, routed)         0.675     9.461    safe_reset/sync_clock4/io_port_c0_ddr4_ui_clk_sync_rst
    SLICE_X112Y720       LUT2 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.158     9.619 f  safe_reset/sync_clock4/q_i_1__79/O
                         net (fo=10, routed)          0.201     9.820    dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSource_1/AsyncValidSync/source_valid/sync_0/reg_0/gen_reset_reg[0]
    SLICE_X112Y720       FDCE                                         f  dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSource_1/AsyncValidSync/source_valid/sync_0/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCE_X1Y292        BUFGCE                       0.000    10.000 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.812    10.812    vcu118_sys_clock_mmcm0/inst/clk_in1
    MMCM_X1Y11           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.785    10.027 r  vcu118_sys_clock_mmcm0/inst/mmcme3_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.193    10.220    vcu118_sys_clock_mmcm0/inst/clk_out4_clk_wiz_0
    BUFGCE_X1Y266        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.021    10.241 r  vcu118_sys_clock_mmcm0/inst/clkout4_buf/O
    X3Y9 (CLOCK_ROOT)    net (fo=65582, routed)       2.548    12.789    dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSource_1/AsyncValidSync/source_valid/sync_0/reg_0/clk_out4
    SLICE_X112Y720       FDCE                                         r  dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSource_1/AsyncValidSync/source_valid/sync_0/reg_0/q_reg/C
                         clock pessimism              0.012    12.801    
                         clock uncertainty           -0.248    12.553    
    SLICE_X112Y720       FDCE (Recov_DFF2_SLICEL_C_CLR)
                                                     -0.066    12.487    dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSource_1/AsyncValidSync/source_valid/sync_0/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                         12.487    
                         arrival time                          -9.820    
  -------------------------------------------------------------------
                         slack                                  2.667    

Slack (MET) :             2.667ns  (required time - arrival time)
  Source:                 dut_/xilinxvcu118mig_1/island/blackbox/inst/div_clk_rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSource_1/AsyncValidSync/source_valid/sync_1/reg_0/q_reg_c/CLR
                            (recovery check against rising-edge clock clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out4_clk_wiz_0 rise@10.000ns - mmcm_clkout0 rise@5.000ns)
  Data Path Delay:        1.113ns  (logic 0.237ns (21.294%)  route 0.876ns (78.706%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.906ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.789ns = ( 12.789 - 10.000 ) 
    Source Clock Delay      (SCD):    3.707ns = ( 8.707 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.012ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.130ns
  Clock Net Delay (Source):      1.264ns (routing 0.160ns, distribution 1.104ns)
  Clock Net Delay (Destination): 2.548ns (routing 1.003ns, distribution 1.545ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      5.000     5.000 r  
    E12                                               0.000     5.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.471     5.471 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000     5.471    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.471 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.580     6.051    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.075 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.824     6.899    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.293     7.192 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227     7.419    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y326        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.443 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y13 (CLOCK_ROOT)   net (fo=22006, routed)       1.264     8.707    dut_/xilinxvcu118mig_1/island/blackbox/inst/c0_ddr4_ui_clk
    SLICE_X112Y720       FDRE                                         r  dut_/xilinxvcu118mig_1/island/blackbox/inst/div_clk_rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y720       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     8.786 f  dut_/xilinxvcu118mig_1/island/blackbox/inst/div_clk_rst_r1_reg/Q
                         net (fo=105, routed)         0.675     9.461    safe_reset/sync_clock4/io_port_c0_ddr4_ui_clk_sync_rst
    SLICE_X112Y720       LUT2 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.158     9.619 f  safe_reset/sync_clock4/q_i_1__79/O
                         net (fo=10, routed)          0.201     9.820    dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSource_1/AsyncValidSync/source_valid/sync_1/reg_0/gen_reset_reg[0]
    SLICE_X112Y720       FDCE                                         f  dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSource_1/AsyncValidSync/source_valid/sync_1/reg_0/q_reg_c/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCE_X1Y292        BUFGCE                       0.000    10.000 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.812    10.812    vcu118_sys_clock_mmcm0/inst/clk_in1
    MMCM_X1Y11           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.785    10.027 r  vcu118_sys_clock_mmcm0/inst/mmcme3_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.193    10.220    vcu118_sys_clock_mmcm0/inst/clk_out4_clk_wiz_0
    BUFGCE_X1Y266        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.021    10.241 r  vcu118_sys_clock_mmcm0/inst/clkout4_buf/O
    X3Y9 (CLOCK_ROOT)    net (fo=65582, routed)       2.548    12.789    dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSource_1/AsyncValidSync/source_valid/sync_1/reg_0/clk_out4
    SLICE_X112Y720       FDCE                                         r  dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSource_1/AsyncValidSync/source_valid/sync_1/reg_0/q_reg_c/C
                         clock pessimism              0.012    12.801    
                         clock uncertainty           -0.248    12.553    
    SLICE_X112Y720       FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.066    12.487    dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSource_1/AsyncValidSync/source_valid/sync_1/reg_0/q_reg_c
  -------------------------------------------------------------------
                         required time                         12.487    
                         arrival time                          -9.820    
  -------------------------------------------------------------------
                         slack                                  2.667    

Slack (MET) :             2.667ns  (required time - arrival time)
  Source:                 dut_/xilinxvcu118mig_1/island/blackbox/inst/div_clk_rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSource_1/AsyncValidSync/source_valid/sync_2/reg_0/q_reg_c/CLR
                            (recovery check against rising-edge clock clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out4_clk_wiz_0 rise@10.000ns - mmcm_clkout0 rise@5.000ns)
  Data Path Delay:        1.113ns  (logic 0.237ns (21.294%)  route 0.876ns (78.706%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.906ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.789ns = ( 12.789 - 10.000 ) 
    Source Clock Delay      (SCD):    3.707ns = ( 8.707 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.012ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.130ns
  Clock Net Delay (Source):      1.264ns (routing 0.160ns, distribution 1.104ns)
  Clock Net Delay (Destination): 2.548ns (routing 1.003ns, distribution 1.545ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      5.000     5.000 r  
    E12                                               0.000     5.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.471     5.471 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000     5.471    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.471 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.580     6.051    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.075 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.824     6.899    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.293     7.192 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227     7.419    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y326        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.443 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y13 (CLOCK_ROOT)   net (fo=22006, routed)       1.264     8.707    dut_/xilinxvcu118mig_1/island/blackbox/inst/c0_ddr4_ui_clk
    SLICE_X112Y720       FDRE                                         r  dut_/xilinxvcu118mig_1/island/blackbox/inst/div_clk_rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y720       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     8.786 f  dut_/xilinxvcu118mig_1/island/blackbox/inst/div_clk_rst_r1_reg/Q
                         net (fo=105, routed)         0.675     9.461    safe_reset/sync_clock4/io_port_c0_ddr4_ui_clk_sync_rst
    SLICE_X112Y720       LUT2 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.158     9.619 f  safe_reset/sync_clock4/q_i_1__79/O
                         net (fo=10, routed)          0.201     9.820    dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSource_1/AsyncValidSync/source_valid/sync_2/reg_0/gen_reset_reg[0]
    SLICE_X112Y720       FDCE                                         f  dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSource_1/AsyncValidSync/source_valid/sync_2/reg_0/q_reg_c/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCE_X1Y292        BUFGCE                       0.000    10.000 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.812    10.812    vcu118_sys_clock_mmcm0/inst/clk_in1
    MMCM_X1Y11           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.785    10.027 r  vcu118_sys_clock_mmcm0/inst/mmcme3_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.193    10.220    vcu118_sys_clock_mmcm0/inst/clk_out4_clk_wiz_0
    BUFGCE_X1Y266        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.021    10.241 r  vcu118_sys_clock_mmcm0/inst/clkout4_buf/O
    X3Y9 (CLOCK_ROOT)    net (fo=65582, routed)       2.548    12.789    dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSource_1/AsyncValidSync/source_valid/sync_2/reg_0/clk_out4
    SLICE_X112Y720       FDCE                                         r  dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSource_1/AsyncValidSync/source_valid/sync_2/reg_0/q_reg_c/C
                         clock pessimism              0.012    12.801    
                         clock uncertainty           -0.248    12.553    
    SLICE_X112Y720       FDCE (Recov_AFF2_SLICEL_C_CLR)
                                                     -0.066    12.487    dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSource_1/AsyncValidSync/source_valid/sync_2/reg_0/q_reg_c
  -------------------------------------------------------------------
                         required time                         12.487    
                         arrival time                          -9.820    
  -------------------------------------------------------------------
                         slack                                  2.667    

Slack (MET) :             2.667ns  (required time - arrival time)
  Source:                 dut_/xilinxvcu118mig_1/island/blackbox/inst/div_clk_rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSource_1/AsyncValidSync/source_valid/sync_3/reg_0/q_reg_c/CLR
                            (recovery check against rising-edge clock clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out4_clk_wiz_0 rise@10.000ns - mmcm_clkout0 rise@5.000ns)
  Data Path Delay:        1.113ns  (logic 0.237ns (21.294%)  route 0.876ns (78.706%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.906ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.789ns = ( 12.789 - 10.000 ) 
    Source Clock Delay      (SCD):    3.707ns = ( 8.707 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.012ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.130ns
  Clock Net Delay (Source):      1.264ns (routing 0.160ns, distribution 1.104ns)
  Clock Net Delay (Destination): 2.548ns (routing 1.003ns, distribution 1.545ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      5.000     5.000 r  
    E12                                               0.000     5.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.471     5.471 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000     5.471    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.471 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.580     6.051    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.075 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.824     6.899    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.293     7.192 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227     7.419    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y326        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.443 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y13 (CLOCK_ROOT)   net (fo=22006, routed)       1.264     8.707    dut_/xilinxvcu118mig_1/island/blackbox/inst/c0_ddr4_ui_clk
    SLICE_X112Y720       FDRE                                         r  dut_/xilinxvcu118mig_1/island/blackbox/inst/div_clk_rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y720       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     8.786 f  dut_/xilinxvcu118mig_1/island/blackbox/inst/div_clk_rst_r1_reg/Q
                         net (fo=105, routed)         0.675     9.461    safe_reset/sync_clock4/io_port_c0_ddr4_ui_clk_sync_rst
    SLICE_X112Y720       LUT2 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.158     9.619 f  safe_reset/sync_clock4/q_i_1__79/O
                         net (fo=10, routed)          0.201     9.820    dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSource_1/AsyncValidSync/source_valid/sync_3/reg_0/gen_reset_reg[0]
    SLICE_X112Y720       FDCE                                         f  dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSource_1/AsyncValidSync/source_valid/sync_3/reg_0/q_reg_c/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCE_X1Y292        BUFGCE                       0.000    10.000 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.812    10.812    vcu118_sys_clock_mmcm0/inst/clk_in1
    MMCM_X1Y11           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.785    10.027 r  vcu118_sys_clock_mmcm0/inst/mmcme3_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.193    10.220    vcu118_sys_clock_mmcm0/inst/clk_out4_clk_wiz_0
    BUFGCE_X1Y266        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.021    10.241 r  vcu118_sys_clock_mmcm0/inst/clkout4_buf/O
    X3Y9 (CLOCK_ROOT)    net (fo=65582, routed)       2.548    12.789    dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSource_1/AsyncValidSync/source_valid/sync_3/reg_0/clk_out4
    SLICE_X112Y720       FDCE                                         r  dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSource_1/AsyncValidSync/source_valid/sync_3/reg_0/q_reg_c/C
                         clock pessimism              0.012    12.801    
                         clock uncertainty           -0.248    12.553    
    SLICE_X112Y720       FDCE (Recov_BFF_SLICEL_C_CLR)
                                                     -0.066    12.487    dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSource_1/AsyncValidSync/source_valid/sync_3/reg_0/q_reg_c
  -------------------------------------------------------------------
                         required time                         12.487    
                         arrival time                          -9.820    
  -------------------------------------------------------------------
                         slack                                  2.667    

Slack (MET) :             3.251ns  (required time - arrival time)
  Source:                 safe_reset/hold_clock0/debounce_reset_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            safe_reset/sync_clock2/gen_reset_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out4_clk_wiz_0 rise@10.000ns - mmcm_clkout0 rise@5.000ns)
  Data Path Delay:        0.349ns  (logic 0.080ns (22.923%)  route 0.269ns (77.077%))
  Logic Levels:           0  
  Clock Path Skew:        -1.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 12.688 - 10.000 ) 
    Source Clock Delay      (SCD):    3.786ns = ( 8.786 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.012ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.130ns
  Clock Net Delay (Source):      1.343ns (routing 0.160ns, distribution 1.183ns)
  Clock Net Delay (Destination): 2.447ns (routing 1.003ns, distribution 1.444ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      5.000     5.000 r  
    E12                                               0.000     5.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.471     5.471 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000     5.471    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.471 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.580     6.051    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.075 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.824     6.899    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.293     7.192 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227     7.419    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y326        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.443 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y13 (CLOCK_ROOT)   net (fo=22006, routed)       1.343     8.786    safe_reset/hold_clock0/CLK
    SLICE_X106Y766       FDSE                                         r  safe_reset/hold_clock0/debounce_reset_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y766       FDSE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     8.866 f  safe_reset/hold_clock0/debounce_reset_reg[8]/Q
                         net (fo=12, routed)          0.269     9.135    safe_reset/sync_clock2/AS[0]
    SLICE_X106Y766       FDPE                                         f  safe_reset/sync_clock2/gen_reset_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCE_X1Y292        BUFGCE                       0.000    10.000 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.812    10.812    vcu118_sys_clock_mmcm0/inst/clk_in1
    MMCM_X1Y11           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.785    10.027 r  vcu118_sys_clock_mmcm0/inst/mmcme3_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.193    10.220    vcu118_sys_clock_mmcm0/inst/clk_out4_clk_wiz_0
    BUFGCE_X1Y266        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.021    10.241 r  vcu118_sys_clock_mmcm0/inst/clkout4_buf/O
    X3Y9 (CLOCK_ROOT)    net (fo=65582, routed)       2.447    12.688    safe_reset/sync_clock2/clk_out4
    SLICE_X106Y766       FDPE                                         r  safe_reset/sync_clock2/gen_reset_reg[0]/C
                         clock pessimism              0.012    12.700    
                         clock uncertainty           -0.248    12.452    
    SLICE_X106Y766       FDPE (Recov_EFF_SLICEL_C_PRE)
                                                     -0.066    12.386    safe_reset/sync_clock2/gen_reset_reg[0]
  -------------------------------------------------------------------
                         required time                         12.386    
                         arrival time                          -9.135    
  -------------------------------------------------------------------
                         slack                                  3.251    

Slack (MET) :             3.251ns  (required time - arrival time)
  Source:                 safe_reset/hold_clock0/debounce_reset_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            safe_reset/sync_clock2/gen_reset_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out4_clk_wiz_0 rise@10.000ns - mmcm_clkout0 rise@5.000ns)
  Data Path Delay:        0.349ns  (logic 0.080ns (22.923%)  route 0.269ns (77.077%))
  Logic Levels:           0  
  Clock Path Skew:        -1.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 12.688 - 10.000 ) 
    Source Clock Delay      (SCD):    3.786ns = ( 8.786 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.012ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.130ns
  Clock Net Delay (Source):      1.343ns (routing 0.160ns, distribution 1.183ns)
  Clock Net Delay (Destination): 2.447ns (routing 1.003ns, distribution 1.444ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      5.000     5.000 r  
    E12                                               0.000     5.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.471     5.471 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000     5.471    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.471 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.580     6.051    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.075 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.824     6.899    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.293     7.192 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227     7.419    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y326        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.443 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y13 (CLOCK_ROOT)   net (fo=22006, routed)       1.343     8.786    safe_reset/hold_clock0/CLK
    SLICE_X106Y766       FDSE                                         r  safe_reset/hold_clock0/debounce_reset_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y766       FDSE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     8.866 f  safe_reset/hold_clock0/debounce_reset_reg[8]/Q
                         net (fo=12, routed)          0.269     9.135    safe_reset/sync_clock2/AS[0]
    SLICE_X106Y766       FDPE                                         f  safe_reset/sync_clock2/gen_reset_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCE_X1Y292        BUFGCE                       0.000    10.000 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.812    10.812    vcu118_sys_clock_mmcm0/inst/clk_in1
    MMCM_X1Y11           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.785    10.027 r  vcu118_sys_clock_mmcm0/inst/mmcme3_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.193    10.220    vcu118_sys_clock_mmcm0/inst/clk_out4_clk_wiz_0
    BUFGCE_X1Y266        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.021    10.241 r  vcu118_sys_clock_mmcm0/inst/clkout4_buf/O
    X3Y9 (CLOCK_ROOT)    net (fo=65582, routed)       2.447    12.688    safe_reset/sync_clock2/clk_out4
    SLICE_X106Y766       FDPE                                         r  safe_reset/sync_clock2/gen_reset_reg[1]/C
                         clock pessimism              0.012    12.700    
                         clock uncertainty           -0.248    12.452    
    SLICE_X106Y766       FDPE (Recov_EFF2_SLICEL_C_PRE)
                                                     -0.066    12.386    safe_reset/sync_clock2/gen_reset_reg[1]
  -------------------------------------------------------------------
                         required time                         12.386    
                         arrival time                          -9.135    
  -------------------------------------------------------------------
                         slack                                  3.251    

Slack (MET) :             3.251ns  (required time - arrival time)
  Source:                 safe_reset/hold_clock0/debounce_reset_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            safe_reset/sync_clock2/gen_reset_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out4_clk_wiz_0 rise@10.000ns - mmcm_clkout0 rise@5.000ns)
  Data Path Delay:        0.349ns  (logic 0.080ns (22.923%)  route 0.269ns (77.077%))
  Logic Levels:           0  
  Clock Path Skew:        -1.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 12.688 - 10.000 ) 
    Source Clock Delay      (SCD):    3.786ns = ( 8.786 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.012ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.130ns
  Clock Net Delay (Source):      1.343ns (routing 0.160ns, distribution 1.183ns)
  Clock Net Delay (Destination): 2.447ns (routing 1.003ns, distribution 1.444ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      5.000     5.000 r  
    E12                                               0.000     5.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.471     5.471 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000     5.471    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.471 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.580     6.051    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.075 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.824     6.899    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.293     7.192 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227     7.419    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y326        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.443 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y13 (CLOCK_ROOT)   net (fo=22006, routed)       1.343     8.786    safe_reset/hold_clock0/CLK
    SLICE_X106Y766       FDSE                                         r  safe_reset/hold_clock0/debounce_reset_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y766       FDSE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     8.866 f  safe_reset/hold_clock0/debounce_reset_reg[8]/Q
                         net (fo=12, routed)          0.269     9.135    safe_reset/sync_clock2/AS[0]
    SLICE_X106Y766       FDPE                                         f  safe_reset/sync_clock2/gen_reset_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCE_X1Y292        BUFGCE                       0.000    10.000 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.812    10.812    vcu118_sys_clock_mmcm0/inst/clk_in1
    MMCM_X1Y11           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.785    10.027 r  vcu118_sys_clock_mmcm0/inst/mmcme3_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.193    10.220    vcu118_sys_clock_mmcm0/inst/clk_out4_clk_wiz_0
    BUFGCE_X1Y266        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.021    10.241 r  vcu118_sys_clock_mmcm0/inst/clkout4_buf/O
    X3Y9 (CLOCK_ROOT)    net (fo=65582, routed)       2.447    12.688    safe_reset/sync_clock2/clk_out4
    SLICE_X106Y766       FDPE                                         r  safe_reset/sync_clock2/gen_reset_reg[2]/C
                         clock pessimism              0.012    12.700    
                         clock uncertainty           -0.248    12.452    
    SLICE_X106Y766       FDPE (Recov_FFF_SLICEL_C_PRE)
                                                     -0.066    12.386    safe_reset/sync_clock2/gen_reset_reg[2]
  -------------------------------------------------------------------
                         required time                         12.386    
                         arrival time                          -9.135    
  -------------------------------------------------------------------
                         slack                                  3.251    

Slack (MET) :             3.251ns  (required time - arrival time)
  Source:                 safe_reset/hold_clock0/debounce_reset_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            safe_reset/sync_clock2/gen_reset_reg[3]/PRE
                            (recovery check against rising-edge clock clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out4_clk_wiz_0 rise@10.000ns - mmcm_clkout0 rise@5.000ns)
  Data Path Delay:        0.349ns  (logic 0.080ns (22.923%)  route 0.269ns (77.077%))
  Logic Levels:           0  
  Clock Path Skew:        -1.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 12.688 - 10.000 ) 
    Source Clock Delay      (SCD):    3.786ns = ( 8.786 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.012ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.130ns
  Clock Net Delay (Source):      1.343ns (routing 0.160ns, distribution 1.183ns)
  Clock Net Delay (Destination): 2.447ns (routing 1.003ns, distribution 1.444ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      5.000     5.000 r  
    E12                                               0.000     5.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.471     5.471 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000     5.471    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.471 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.580     6.051    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.075 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.824     6.899    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.293     7.192 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227     7.419    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y326        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.443 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y13 (CLOCK_ROOT)   net (fo=22006, routed)       1.343     8.786    safe_reset/hold_clock0/CLK
    SLICE_X106Y766       FDSE                                         r  safe_reset/hold_clock0/debounce_reset_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y766       FDSE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     8.866 f  safe_reset/hold_clock0/debounce_reset_reg[8]/Q
                         net (fo=12, routed)          0.269     9.135    safe_reset/sync_clock2/AS[0]
    SLICE_X106Y766       FDPE                                         f  safe_reset/sync_clock2/gen_reset_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCE_X1Y292        BUFGCE                       0.000    10.000 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.812    10.812    vcu118_sys_clock_mmcm0/inst/clk_in1
    MMCM_X1Y11           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.785    10.027 r  vcu118_sys_clock_mmcm0/inst/mmcme3_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.193    10.220    vcu118_sys_clock_mmcm0/inst/clk_out4_clk_wiz_0
    BUFGCE_X1Y266        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.021    10.241 r  vcu118_sys_clock_mmcm0/inst/clkout4_buf/O
    X3Y9 (CLOCK_ROOT)    net (fo=65582, routed)       2.447    12.688    safe_reset/sync_clock2/clk_out4
    SLICE_X106Y766       FDPE                                         r  safe_reset/sync_clock2/gen_reset_reg[3]/C
                         clock pessimism              0.012    12.700    
                         clock uncertainty           -0.248    12.452    
    SLICE_X106Y766       FDPE (Recov_FFF2_SLICEL_C_PRE)
                                                     -0.066    12.386    safe_reset/sync_clock2/gen_reset_reg[3]
  -------------------------------------------------------------------
                         required time                         12.386    
                         arrival time                          -9.135    
  -------------------------------------------------------------------
                         slack                                  3.251    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 safe_reset/hold_clock0/debounce_reset_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            safe_reset/sync_clock2/gen_reset_reg[0]/PRE
                            (removal check against rising-edge clock clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.059ns (22.957%)  route 0.198ns (77.043%))
  Logic Levels:           0  
  Clock Path Skew:        -0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.180ns
    Source Clock Delay      (SCD):    3.235ns
    Clock Pessimism Removal (CPR):    0.012ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.130ns
  Clock Net Delay (Source):      1.192ns (routing 0.148ns, distribution 1.044ns)
  Clock Net Delay (Destination): 2.700ns (routing 1.084ns, distribution 1.616ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.392     0.392 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000     0.392    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.392 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.497     0.889    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.021     0.910 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.729     1.639    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.190     1.829 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.193     2.022    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y326        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.021     2.043 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y13 (CLOCK_ROOT)   net (fo=22006, routed)       1.192     3.235    safe_reset/hold_clock0/CLK
    SLICE_X106Y766       FDSE                                         r  safe_reset/hold_clock0/debounce_reset_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y766       FDSE (Prop_CFF2_SLICEL_C_Q)
                                                      0.059     3.294 f  safe_reset/hold_clock0/debounce_reset_reg[8]/Q
                         net (fo=12, routed)          0.198     3.492    safe_reset/sync_clock2/AS[0]
    SLICE_X106Y766       FDPE                                         f  safe_reset/sync_clock2/gen_reset_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X1Y292        BUFGCE                       0.000     0.000 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.914     0.914    vcu118_sys_clock_mmcm0/inst/clk_in1
    MMCM_X1Y11           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.686     0.228 r  vcu118_sys_clock_mmcm0/inst/mmcme3_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.228     0.456    vcu118_sys_clock_mmcm0/inst/clk_out4_clk_wiz_0
    BUFGCE_X1Y266        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.480 r  vcu118_sys_clock_mmcm0/inst/clkout4_buf/O
    X3Y9 (CLOCK_ROOT)    net (fo=65582, routed)       2.700     3.180    safe_reset/sync_clock2/clk_out4
    SLICE_X106Y766       FDPE                                         r  safe_reset/sync_clock2/gen_reset_reg[0]/C
                         clock pessimism             -0.012     3.168    
                         clock uncertainty            0.248     3.416    
    SLICE_X106Y766       FDPE (Remov_EFF_SLICEL_C_PRE)
                                                     -0.032     3.384    safe_reset/sync_clock2/gen_reset_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.384    
                         arrival time                           3.492    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 safe_reset/hold_clock0/debounce_reset_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            safe_reset/sync_clock2/gen_reset_reg[1]/PRE
                            (removal check against rising-edge clock clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.059ns (22.957%)  route 0.198ns (77.043%))
  Logic Levels:           0  
  Clock Path Skew:        -0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.180ns
    Source Clock Delay      (SCD):    3.235ns
    Clock Pessimism Removal (CPR):    0.012ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.130ns
  Clock Net Delay (Source):      1.192ns (routing 0.148ns, distribution 1.044ns)
  Clock Net Delay (Destination): 2.700ns (routing 1.084ns, distribution 1.616ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.392     0.392 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000     0.392    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.392 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.497     0.889    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.021     0.910 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.729     1.639    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.190     1.829 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.193     2.022    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y326        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.021     2.043 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y13 (CLOCK_ROOT)   net (fo=22006, routed)       1.192     3.235    safe_reset/hold_clock0/CLK
    SLICE_X106Y766       FDSE                                         r  safe_reset/hold_clock0/debounce_reset_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y766       FDSE (Prop_CFF2_SLICEL_C_Q)
                                                      0.059     3.294 f  safe_reset/hold_clock0/debounce_reset_reg[8]/Q
                         net (fo=12, routed)          0.198     3.492    safe_reset/sync_clock2/AS[0]
    SLICE_X106Y766       FDPE                                         f  safe_reset/sync_clock2/gen_reset_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X1Y292        BUFGCE                       0.000     0.000 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.914     0.914    vcu118_sys_clock_mmcm0/inst/clk_in1
    MMCM_X1Y11           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.686     0.228 r  vcu118_sys_clock_mmcm0/inst/mmcme3_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.228     0.456    vcu118_sys_clock_mmcm0/inst/clk_out4_clk_wiz_0
    BUFGCE_X1Y266        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.480 r  vcu118_sys_clock_mmcm0/inst/clkout4_buf/O
    X3Y9 (CLOCK_ROOT)    net (fo=65582, routed)       2.700     3.180    safe_reset/sync_clock2/clk_out4
    SLICE_X106Y766       FDPE                                         r  safe_reset/sync_clock2/gen_reset_reg[1]/C
                         clock pessimism             -0.012     3.168    
                         clock uncertainty            0.248     3.416    
    SLICE_X106Y766       FDPE (Remov_EFF2_SLICEL_C_PRE)
                                                     -0.032     3.384    safe_reset/sync_clock2/gen_reset_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.384    
                         arrival time                           3.492    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 safe_reset/hold_clock0/debounce_reset_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            safe_reset/sync_clock2/gen_reset_reg[2]/PRE
                            (removal check against rising-edge clock clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.059ns (22.957%)  route 0.198ns (77.043%))
  Logic Levels:           0  
  Clock Path Skew:        -0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.180ns
    Source Clock Delay      (SCD):    3.235ns
    Clock Pessimism Removal (CPR):    0.012ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.130ns
  Clock Net Delay (Source):      1.192ns (routing 0.148ns, distribution 1.044ns)
  Clock Net Delay (Destination): 2.700ns (routing 1.084ns, distribution 1.616ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.392     0.392 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000     0.392    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.392 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.497     0.889    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.021     0.910 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.729     1.639    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.190     1.829 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.193     2.022    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y326        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.021     2.043 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y13 (CLOCK_ROOT)   net (fo=22006, routed)       1.192     3.235    safe_reset/hold_clock0/CLK
    SLICE_X106Y766       FDSE                                         r  safe_reset/hold_clock0/debounce_reset_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y766       FDSE (Prop_CFF2_SLICEL_C_Q)
                                                      0.059     3.294 f  safe_reset/hold_clock0/debounce_reset_reg[8]/Q
                         net (fo=12, routed)          0.198     3.492    safe_reset/sync_clock2/AS[0]
    SLICE_X106Y766       FDPE                                         f  safe_reset/sync_clock2/gen_reset_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X1Y292        BUFGCE                       0.000     0.000 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.914     0.914    vcu118_sys_clock_mmcm0/inst/clk_in1
    MMCM_X1Y11           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.686     0.228 r  vcu118_sys_clock_mmcm0/inst/mmcme3_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.228     0.456    vcu118_sys_clock_mmcm0/inst/clk_out4_clk_wiz_0
    BUFGCE_X1Y266        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.480 r  vcu118_sys_clock_mmcm0/inst/clkout4_buf/O
    X3Y9 (CLOCK_ROOT)    net (fo=65582, routed)       2.700     3.180    safe_reset/sync_clock2/clk_out4
    SLICE_X106Y766       FDPE                                         r  safe_reset/sync_clock2/gen_reset_reg[2]/C
                         clock pessimism             -0.012     3.168    
                         clock uncertainty            0.248     3.416    
    SLICE_X106Y766       FDPE (Remov_FFF_SLICEL_C_PRE)
                                                     -0.032     3.384    safe_reset/sync_clock2/gen_reset_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.384    
                         arrival time                           3.492    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 safe_reset/hold_clock0/debounce_reset_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            safe_reset/sync_clock2/gen_reset_reg[3]/PRE
                            (removal check against rising-edge clock clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.059ns (22.957%)  route 0.198ns (77.043%))
  Logic Levels:           0  
  Clock Path Skew:        -0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.180ns
    Source Clock Delay      (SCD):    3.235ns
    Clock Pessimism Removal (CPR):    0.012ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.130ns
  Clock Net Delay (Source):      1.192ns (routing 0.148ns, distribution 1.044ns)
  Clock Net Delay (Destination): 2.700ns (routing 1.084ns, distribution 1.616ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.392     0.392 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000     0.392    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.392 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.497     0.889    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.021     0.910 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.729     1.639    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.190     1.829 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.193     2.022    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y326        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.021     2.043 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y13 (CLOCK_ROOT)   net (fo=22006, routed)       1.192     3.235    safe_reset/hold_clock0/CLK
    SLICE_X106Y766       FDSE                                         r  safe_reset/hold_clock0/debounce_reset_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y766       FDSE (Prop_CFF2_SLICEL_C_Q)
                                                      0.059     3.294 f  safe_reset/hold_clock0/debounce_reset_reg[8]/Q
                         net (fo=12, routed)          0.198     3.492    safe_reset/sync_clock2/AS[0]
    SLICE_X106Y766       FDPE                                         f  safe_reset/sync_clock2/gen_reset_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X1Y292        BUFGCE                       0.000     0.000 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.914     0.914    vcu118_sys_clock_mmcm0/inst/clk_in1
    MMCM_X1Y11           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.686     0.228 r  vcu118_sys_clock_mmcm0/inst/mmcme3_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.228     0.456    vcu118_sys_clock_mmcm0/inst/clk_out4_clk_wiz_0
    BUFGCE_X1Y266        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.480 r  vcu118_sys_clock_mmcm0/inst/clkout4_buf/O
    X3Y9 (CLOCK_ROOT)    net (fo=65582, routed)       2.700     3.180    safe_reset/sync_clock2/clk_out4
    SLICE_X106Y766       FDPE                                         r  safe_reset/sync_clock2/gen_reset_reg[3]/C
                         clock pessimism             -0.012     3.168    
                         clock uncertainty            0.248     3.416    
    SLICE_X106Y766       FDPE (Remov_FFF2_SLICEL_C_PRE)
                                                     -0.032     3.384    safe_reset/sync_clock2/gen_reset_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.384    
                         arrival time                           3.492    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.422ns  (arrival time - required time)
  Source:                 dut_/xilinxvcu118mig_1/island/blackbox/inst/div_clk_rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSink_1/AsyncValidSync_1/sink_extend/sync_0/reg_0/q_reg/CLR
                            (removal check against rising-edge clock clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.592ns  (logic 0.096ns (16.216%)  route 0.496ns (83.784%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    2.080ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.130ns
  Clock Net Delay (Source):      0.707ns (routing 0.090ns, distribution 0.617ns)
  Clock Net Delay (Destination): 1.740ns (routing 0.654ns, distribution 1.086ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.317     0.317 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000     0.317    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.317 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.319     0.636    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.014     0.650 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.456     1.106    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.130     1.236 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.123     1.359    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y326        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.014     1.373 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y13 (CLOCK_ROOT)   net (fo=22006, routed)       0.707     2.080    dut_/xilinxvcu118mig_1/island/blackbox/inst/c0_ddr4_ui_clk
    SLICE_X112Y720       FDRE                                         r  dut_/xilinxvcu118mig_1/island/blackbox/inst/div_clk_rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y720       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     2.119 f  dut_/xilinxvcu118mig_1/island/blackbox/inst/div_clk_rst_r1_reg/Q
                         net (fo=105, routed)         0.386     2.505    safe_reset/sync_clock4/io_port_c0_ddr4_ui_clk_sync_rst
    SLICE_X112Y720       LUT2 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.057     2.562 f  safe_reset/sync_clock4/q_i_1__79/O
                         net (fo=10, routed)          0.110     2.672    dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSink_1/AsyncValidSync_1/sink_extend/sync_0/reg_0/gen_reset_reg[0]
    SLICE_X112Y720       FDCE                                         f  dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSink_1/AsyncValidSync_1/sink_extend/sync_0/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X1Y292        BUFGCE                       0.000     0.000 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.563     0.563    vcu118_sys_clock_mmcm0/inst/clk_in1
    MMCM_X1Y11           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.434     0.129 r  vcu118_sys_clock_mmcm0/inst/mmcme3_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.144     0.273    vcu118_sys_clock_mmcm0/inst/clk_out4_clk_wiz_0
    BUFGCE_X1Y266        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.016     0.289 r  vcu118_sys_clock_mmcm0/inst/clkout4_buf/O
    X3Y9 (CLOCK_ROOT)    net (fo=65582, routed)       1.740     2.029    dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSink_1/AsyncValidSync_1/sink_extend/sync_0/reg_0/clk_out4
    SLICE_X112Y720       FDCE                                         r  dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSink_1/AsyncValidSync_1/sink_extend/sync_0/reg_0/q_reg/C
                         clock pessimism             -0.007     2.022    
                         clock uncertainty            0.248     2.270    
    SLICE_X112Y720       FDCE (Remov_CFF_SLICEL_C_CLR)
                                                     -0.020     2.250    dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSink_1/AsyncValidSync_1/sink_extend/sync_0/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                         -2.250    
                         arrival time                           2.672    
  -------------------------------------------------------------------
                         slack                                  0.422    

Slack (MET) :             0.422ns  (arrival time - required time)
  Source:                 dut_/xilinxvcu118mig_1/island/blackbox/inst/div_clk_rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSource_1/AsyncValidSync/source_valid/sync_0/reg_0/q_reg/CLR
                            (removal check against rising-edge clock clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.592ns  (logic 0.096ns (16.216%)  route 0.496ns (83.784%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    2.080ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.130ns
  Clock Net Delay (Source):      0.707ns (routing 0.090ns, distribution 0.617ns)
  Clock Net Delay (Destination): 1.740ns (routing 0.654ns, distribution 1.086ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.317     0.317 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000     0.317    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.317 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.319     0.636    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.014     0.650 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.456     1.106    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.130     1.236 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.123     1.359    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y326        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.014     1.373 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y13 (CLOCK_ROOT)   net (fo=22006, routed)       0.707     2.080    dut_/xilinxvcu118mig_1/island/blackbox/inst/c0_ddr4_ui_clk
    SLICE_X112Y720       FDRE                                         r  dut_/xilinxvcu118mig_1/island/blackbox/inst/div_clk_rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y720       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     2.119 f  dut_/xilinxvcu118mig_1/island/blackbox/inst/div_clk_rst_r1_reg/Q
                         net (fo=105, routed)         0.386     2.505    safe_reset/sync_clock4/io_port_c0_ddr4_ui_clk_sync_rst
    SLICE_X112Y720       LUT2 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.057     2.562 f  safe_reset/sync_clock4/q_i_1__79/O
                         net (fo=10, routed)          0.110     2.672    dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSource_1/AsyncValidSync/source_valid/sync_0/reg_0/gen_reset_reg[0]
    SLICE_X112Y720       FDCE                                         f  dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSource_1/AsyncValidSync/source_valid/sync_0/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X1Y292        BUFGCE                       0.000     0.000 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.563     0.563    vcu118_sys_clock_mmcm0/inst/clk_in1
    MMCM_X1Y11           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.434     0.129 r  vcu118_sys_clock_mmcm0/inst/mmcme3_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.144     0.273    vcu118_sys_clock_mmcm0/inst/clk_out4_clk_wiz_0
    BUFGCE_X1Y266        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.016     0.289 r  vcu118_sys_clock_mmcm0/inst/clkout4_buf/O
    X3Y9 (CLOCK_ROOT)    net (fo=65582, routed)       1.740     2.029    dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSource_1/AsyncValidSync/source_valid/sync_0/reg_0/clk_out4
    SLICE_X112Y720       FDCE                                         r  dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSource_1/AsyncValidSync/source_valid/sync_0/reg_0/q_reg/C
                         clock pessimism             -0.007     2.022    
                         clock uncertainty            0.248     2.270    
    SLICE_X112Y720       FDCE (Remov_DFF2_SLICEL_C_CLR)
                                                     -0.020     2.250    dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSource_1/AsyncValidSync/source_valid/sync_0/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                         -2.250    
                         arrival time                           2.672    
  -------------------------------------------------------------------
                         slack                                  0.422    

Slack (MET) :             0.422ns  (arrival time - required time)
  Source:                 dut_/xilinxvcu118mig_1/island/blackbox/inst/div_clk_rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSource_1/AsyncValidSync/source_valid/sync_1/reg_0/q_reg_c/CLR
                            (removal check against rising-edge clock clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.592ns  (logic 0.096ns (16.216%)  route 0.496ns (83.784%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    2.080ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.130ns
  Clock Net Delay (Source):      0.707ns (routing 0.090ns, distribution 0.617ns)
  Clock Net Delay (Destination): 1.740ns (routing 0.654ns, distribution 1.086ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.317     0.317 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000     0.317    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.317 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.319     0.636    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.014     0.650 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.456     1.106    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.130     1.236 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.123     1.359    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y326        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.014     1.373 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y13 (CLOCK_ROOT)   net (fo=22006, routed)       0.707     2.080    dut_/xilinxvcu118mig_1/island/blackbox/inst/c0_ddr4_ui_clk
    SLICE_X112Y720       FDRE                                         r  dut_/xilinxvcu118mig_1/island/blackbox/inst/div_clk_rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y720       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     2.119 f  dut_/xilinxvcu118mig_1/island/blackbox/inst/div_clk_rst_r1_reg/Q
                         net (fo=105, routed)         0.386     2.505    safe_reset/sync_clock4/io_port_c0_ddr4_ui_clk_sync_rst
    SLICE_X112Y720       LUT2 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.057     2.562 f  safe_reset/sync_clock4/q_i_1__79/O
                         net (fo=10, routed)          0.110     2.672    dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSource_1/AsyncValidSync/source_valid/sync_1/reg_0/gen_reset_reg[0]
    SLICE_X112Y720       FDCE                                         f  dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSource_1/AsyncValidSync/source_valid/sync_1/reg_0/q_reg_c/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X1Y292        BUFGCE                       0.000     0.000 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.563     0.563    vcu118_sys_clock_mmcm0/inst/clk_in1
    MMCM_X1Y11           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.434     0.129 r  vcu118_sys_clock_mmcm0/inst/mmcme3_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.144     0.273    vcu118_sys_clock_mmcm0/inst/clk_out4_clk_wiz_0
    BUFGCE_X1Y266        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.016     0.289 r  vcu118_sys_clock_mmcm0/inst/clkout4_buf/O
    X3Y9 (CLOCK_ROOT)    net (fo=65582, routed)       1.740     2.029    dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSource_1/AsyncValidSync/source_valid/sync_1/reg_0/clk_out4
    SLICE_X112Y720       FDCE                                         r  dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSource_1/AsyncValidSync/source_valid/sync_1/reg_0/q_reg_c/C
                         clock pessimism             -0.007     2.022    
                         clock uncertainty            0.248     2.270    
    SLICE_X112Y720       FDCE (Remov_AFF_SLICEL_C_CLR)
                                                     -0.020     2.250    dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSource_1/AsyncValidSync/source_valid/sync_1/reg_0/q_reg_c
  -------------------------------------------------------------------
                         required time                         -2.250    
                         arrival time                           2.672    
  -------------------------------------------------------------------
                         slack                                  0.422    

Slack (MET) :             0.422ns  (arrival time - required time)
  Source:                 dut_/xilinxvcu118mig_1/island/blackbox/inst/div_clk_rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSource_1/AsyncValidSync/source_valid/sync_2/reg_0/q_reg_c/CLR
                            (removal check against rising-edge clock clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.592ns  (logic 0.096ns (16.216%)  route 0.496ns (83.784%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    2.080ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.130ns
  Clock Net Delay (Source):      0.707ns (routing 0.090ns, distribution 0.617ns)
  Clock Net Delay (Destination): 1.740ns (routing 0.654ns, distribution 1.086ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.317     0.317 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000     0.317    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.317 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.319     0.636    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.014     0.650 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.456     1.106    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.130     1.236 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.123     1.359    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y326        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.014     1.373 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y13 (CLOCK_ROOT)   net (fo=22006, routed)       0.707     2.080    dut_/xilinxvcu118mig_1/island/blackbox/inst/c0_ddr4_ui_clk
    SLICE_X112Y720       FDRE                                         r  dut_/xilinxvcu118mig_1/island/blackbox/inst/div_clk_rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y720       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     2.119 f  dut_/xilinxvcu118mig_1/island/blackbox/inst/div_clk_rst_r1_reg/Q
                         net (fo=105, routed)         0.386     2.505    safe_reset/sync_clock4/io_port_c0_ddr4_ui_clk_sync_rst
    SLICE_X112Y720       LUT2 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.057     2.562 f  safe_reset/sync_clock4/q_i_1__79/O
                         net (fo=10, routed)          0.110     2.672    dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSource_1/AsyncValidSync/source_valid/sync_2/reg_0/gen_reset_reg[0]
    SLICE_X112Y720       FDCE                                         f  dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSource_1/AsyncValidSync/source_valid/sync_2/reg_0/q_reg_c/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X1Y292        BUFGCE                       0.000     0.000 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.563     0.563    vcu118_sys_clock_mmcm0/inst/clk_in1
    MMCM_X1Y11           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.434     0.129 r  vcu118_sys_clock_mmcm0/inst/mmcme3_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.144     0.273    vcu118_sys_clock_mmcm0/inst/clk_out4_clk_wiz_0
    BUFGCE_X1Y266        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.016     0.289 r  vcu118_sys_clock_mmcm0/inst/clkout4_buf/O
    X3Y9 (CLOCK_ROOT)    net (fo=65582, routed)       1.740     2.029    dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSource_1/AsyncValidSync/source_valid/sync_2/reg_0/clk_out4
    SLICE_X112Y720       FDCE                                         r  dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSource_1/AsyncValidSync/source_valid/sync_2/reg_0/q_reg_c/C
                         clock pessimism             -0.007     2.022    
                         clock uncertainty            0.248     2.270    
    SLICE_X112Y720       FDCE (Remov_AFF2_SLICEL_C_CLR)
                                                     -0.020     2.250    dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSource_1/AsyncValidSync/source_valid/sync_2/reg_0/q_reg_c
  -------------------------------------------------------------------
                         required time                         -2.250    
                         arrival time                           2.672    
  -------------------------------------------------------------------
                         slack                                  0.422    

Slack (MET) :             0.422ns  (arrival time - required time)
  Source:                 dut_/xilinxvcu118mig_1/island/blackbox/inst/div_clk_rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSource_1/AsyncValidSync/source_valid/sync_3/reg_0/q_reg_c/CLR
                            (removal check against rising-edge clock clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.592ns  (logic 0.096ns (16.216%)  route 0.496ns (83.784%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    2.080ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.130ns
  Clock Net Delay (Source):      0.707ns (routing 0.090ns, distribution 0.617ns)
  Clock Net Delay (Destination): 1.740ns (routing 0.654ns, distribution 1.086ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.317     0.317 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000     0.317    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.317 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.319     0.636    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.014     0.650 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.456     1.106    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.130     1.236 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.123     1.359    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y326        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.014     1.373 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y13 (CLOCK_ROOT)   net (fo=22006, routed)       0.707     2.080    dut_/xilinxvcu118mig_1/island/blackbox/inst/c0_ddr4_ui_clk
    SLICE_X112Y720       FDRE                                         r  dut_/xilinxvcu118mig_1/island/blackbox/inst/div_clk_rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y720       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     2.119 f  dut_/xilinxvcu118mig_1/island/blackbox/inst/div_clk_rst_r1_reg/Q
                         net (fo=105, routed)         0.386     2.505    safe_reset/sync_clock4/io_port_c0_ddr4_ui_clk_sync_rst
    SLICE_X112Y720       LUT2 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.057     2.562 f  safe_reset/sync_clock4/q_i_1__79/O
                         net (fo=10, routed)          0.110     2.672    dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSource_1/AsyncValidSync/source_valid/sync_3/reg_0/gen_reset_reg[0]
    SLICE_X112Y720       FDCE                                         f  dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSource_1/AsyncValidSync/source_valid/sync_3/reg_0/q_reg_c/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X1Y292        BUFGCE                       0.000     0.000 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.563     0.563    vcu118_sys_clock_mmcm0/inst/clk_in1
    MMCM_X1Y11           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.434     0.129 r  vcu118_sys_clock_mmcm0/inst/mmcme3_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.144     0.273    vcu118_sys_clock_mmcm0/inst/clk_out4_clk_wiz_0
    BUFGCE_X1Y266        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.016     0.289 r  vcu118_sys_clock_mmcm0/inst/clkout4_buf/O
    X3Y9 (CLOCK_ROOT)    net (fo=65582, routed)       1.740     2.029    dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSource_1/AsyncValidSync/source_valid/sync_3/reg_0/clk_out4
    SLICE_X112Y720       FDCE                                         r  dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSource_1/AsyncValidSync/source_valid/sync_3/reg_0/q_reg_c/C
                         clock pessimism             -0.007     2.022    
                         clock uncertainty            0.248     2.270    
    SLICE_X112Y720       FDCE (Remov_BFF_SLICEL_C_CLR)
                                                     -0.020     2.250    dut_/xilinxvcu118mig_1/axi4_async_xing_source/AsyncQueueSource_1/AsyncValidSync/source_valid/sync_3/reg_0/q_reg_c
  -------------------------------------------------------------------
                         required time                         -2.250    
                         arrival time                           2.672    
  -------------------------------------------------------------------
                         slack                                  0.422    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  To Clock:  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK

Setup :            0  Failing Endpoints,  Worst Slack       48.497ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.105ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             48.497ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.317ns  (logic 0.228ns (17.312%)  route 1.089ns (82.688%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.780ns = ( 53.780 - 50.000 ) 
    Source Clock Delay      (SCD):    7.732ns
    Clock Pessimism Removal (CPR):    3.867ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.624ns (routing 1.691ns, distribution 0.933ns)
  Clock Net Delay (Destination): 2.375ns (routing 1.562ns, distribution 0.813ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      3.900     3.900 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.184     5.084    dbg_hub/inst/tck_bs
    BUFGCE_X1Y147        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.108 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y13 (CLOCK_ROOT)   net (fo=390, routed)         2.624     7.732    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLR Crossing[1->2]   
    SLICE_X142Y837       FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y837       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     7.808 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.288     8.096    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X142Y837       LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.121     8.217 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.450     8.667    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X143Y818       LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.031     8.698 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.351     9.049    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]_0
    SLICE_X142Y809       FDCE                                         f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000    50.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.919    51.384    dbg_hub/inst/tck_bs
    BUFGCE_X1Y147        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.021    51.405 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y13 (CLOCK_ROOT)   net (fo=390, routed)         2.375    53.780    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLR Crossing[1->2]   
    SLICE_X142Y809       FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              3.867    57.647    
                         clock uncertainty           -0.035    57.612    
    SLICE_X142Y809       FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.066    57.546    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         57.546    
                         arrival time                          -9.049    
  -------------------------------------------------------------------
                         slack                                 48.497    

Slack (MET) :             48.497ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.317ns  (logic 0.228ns (17.312%)  route 1.089ns (82.688%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.780ns = ( 53.780 - 50.000 ) 
    Source Clock Delay      (SCD):    7.732ns
    Clock Pessimism Removal (CPR):    3.867ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.624ns (routing 1.691ns, distribution 0.933ns)
  Clock Net Delay (Destination): 2.375ns (routing 1.562ns, distribution 0.813ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      3.900     3.900 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.184     5.084    dbg_hub/inst/tck_bs
    BUFGCE_X1Y147        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.108 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y13 (CLOCK_ROOT)   net (fo=390, routed)         2.624     7.732    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLR Crossing[1->2]   
    SLICE_X142Y837       FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y837       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     7.808 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.288     8.096    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X142Y837       LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.121     8.217 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.450     8.667    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X143Y818       LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.031     8.698 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.351     9.049    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]_0
    SLICE_X142Y809       FDCE                                         f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000    50.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.919    51.384    dbg_hub/inst/tck_bs
    BUFGCE_X1Y147        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.021    51.405 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y13 (CLOCK_ROOT)   net (fo=390, routed)         2.375    53.780    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLR Crossing[1->2]   
    SLICE_X142Y809       FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              3.867    57.647    
                         clock uncertainty           -0.035    57.612    
    SLICE_X142Y809       FDCE (Recov_EFF2_SLICEM_C_CLR)
                                                     -0.066    57.546    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         57.546    
                         arrival time                          -9.049    
  -------------------------------------------------------------------
                         slack                                 48.497    

Slack (MET) :             48.566ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
                            (recovery check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.174ns  (logic 0.197ns (16.780%)  route 0.977ns (83.220%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.700ns = ( 53.700 - 50.000 ) 
    Source Clock Delay      (SCD):    7.721ns
    Clock Pessimism Removal (CPR):    3.863ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.613ns (routing 1.691ns, distribution 0.922ns)
  Clock Net Delay (Destination): 2.295ns (routing 1.562ns, distribution 0.733ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      3.900     3.900 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.184     5.084    dbg_hub/inst/tck_bs
    BUFGCE_X1Y147        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.108 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y13 (CLOCK_ROOT)   net (fo=390, routed)         2.613     7.721    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLR Crossing[1->2]   
    SLICE_X142Y811       FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y811       FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     7.799 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[5]/Q
                         net (fo=6, routed)           0.303     8.102    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/p_1_in1_in
    SLICE_X134Y815       LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.119     8.221 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=20, routed)          0.674     8.895    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg_0
    SLICE_X124Y806       FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000    50.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.919    51.384    dbg_hub/inst/tck_bs
    BUFGCE_X1Y147        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.021    51.405 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y13 (CLOCK_ROOT)   net (fo=390, routed)         2.295    53.700    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLR Crossing[1->2]   
    SLICE_X124Y806       FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                         clock pessimism              3.863    57.563    
                         clock uncertainty           -0.035    57.527    
    SLICE_X124Y806       FDPE (Recov_HFF2_SLICEL_C_PRE)
                                                     -0.066    57.461    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
  -------------------------------------------------------------------
                         required time                         57.461    
                         arrival time                          -8.895    
  -------------------------------------------------------------------
                         slack                                 48.566    

Slack (MET) :             48.566ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
                            (recovery check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.174ns  (logic 0.197ns (16.780%)  route 0.977ns (83.220%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.700ns = ( 53.700 - 50.000 ) 
    Source Clock Delay      (SCD):    7.721ns
    Clock Pessimism Removal (CPR):    3.863ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.613ns (routing 1.691ns, distribution 0.922ns)
  Clock Net Delay (Destination): 2.295ns (routing 1.562ns, distribution 0.733ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      3.900     3.900 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.184     5.084    dbg_hub/inst/tck_bs
    BUFGCE_X1Y147        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.108 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y13 (CLOCK_ROOT)   net (fo=390, routed)         2.613     7.721    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLR Crossing[1->2]   
    SLICE_X142Y811       FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y811       FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     7.799 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[5]/Q
                         net (fo=6, routed)           0.303     8.102    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/p_1_in1_in
    SLICE_X134Y815       LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.119     8.221 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=20, routed)          0.674     8.895    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg_0
    SLICE_X124Y806       FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000    50.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.919    51.384    dbg_hub/inst/tck_bs
    BUFGCE_X1Y147        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.021    51.405 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y13 (CLOCK_ROOT)   net (fo=390, routed)         2.295    53.700    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLR Crossing[1->2]   
    SLICE_X124Y806       FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism              3.863    57.563    
                         clock uncertainty           -0.035    57.527    
    SLICE_X124Y806       FDPE (Recov_EFF2_SLICEL_C_PRE)
                                                     -0.066    57.461    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         57.461    
                         arrival time                          -8.895    
  -------------------------------------------------------------------
                         slack                                 48.566    

Slack (MET) :             48.595ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.256ns  (logic 0.228ns (18.153%)  route 1.028ns (81.847%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.770ns = ( 53.770 - 50.000 ) 
    Source Clock Delay      (SCD):    7.732ns
    Clock Pessimism Removal (CPR):    3.914ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.624ns (routing 1.691ns, distribution 0.933ns)
  Clock Net Delay (Destination): 2.365ns (routing 1.562ns, distribution 0.803ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      3.900     3.900 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.184     5.084    dbg_hub/inst/tck_bs
    BUFGCE_X1Y147        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.108 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y13 (CLOCK_ROOT)   net (fo=390, routed)         2.624     7.732    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLR Crossing[1->2]   
    SLICE_X142Y837       FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y837       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     7.808 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.288     8.096    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X142Y837       LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.121     8.217 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.450     8.667    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X143Y818       LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.031     8.698 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.290     8.988    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]_0
    SLICE_X142Y811       FDCE                                         f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000    50.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.919    51.384    dbg_hub/inst/tck_bs
    BUFGCE_X1Y147        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.021    51.405 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y13 (CLOCK_ROOT)   net (fo=390, routed)         2.365    53.770    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLR Crossing[1->2]   
    SLICE_X142Y811       FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              3.914    57.684    
                         clock uncertainty           -0.035    57.649    
    SLICE_X142Y811       FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.066    57.583    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         57.583    
                         arrival time                          -8.988    
  -------------------------------------------------------------------
                         slack                                 48.595    

Slack (MET) :             48.595ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.256ns  (logic 0.228ns (18.153%)  route 1.028ns (81.847%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.770ns = ( 53.770 - 50.000 ) 
    Source Clock Delay      (SCD):    7.732ns
    Clock Pessimism Removal (CPR):    3.914ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.624ns (routing 1.691ns, distribution 0.933ns)
  Clock Net Delay (Destination): 2.365ns (routing 1.562ns, distribution 0.803ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      3.900     3.900 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.184     5.084    dbg_hub/inst/tck_bs
    BUFGCE_X1Y147        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.108 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y13 (CLOCK_ROOT)   net (fo=390, routed)         2.624     7.732    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLR Crossing[1->2]   
    SLICE_X142Y837       FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y837       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     7.808 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.288     8.096    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X142Y837       LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.121     8.217 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.450     8.667    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X143Y818       LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.031     8.698 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.290     8.988    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]_0
    SLICE_X142Y811       FDCE                                         f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000    50.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.919    51.384    dbg_hub/inst/tck_bs
    BUFGCE_X1Y147        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.021    51.405 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y13 (CLOCK_ROOT)   net (fo=390, routed)         2.365    53.770    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLR Crossing[1->2]   
    SLICE_X142Y811       FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              3.914    57.684    
                         clock uncertainty           -0.035    57.649    
    SLICE_X142Y811       FDCE (Recov_EFF2_SLICEM_C_CLR)
                                                     -0.066    57.583    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         57.583    
                         arrival time                          -8.988    
  -------------------------------------------------------------------
                         slack                                 48.595    

Slack (MET) :             48.595ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.256ns  (logic 0.228ns (18.153%)  route 1.028ns (81.847%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.770ns = ( 53.770 - 50.000 ) 
    Source Clock Delay      (SCD):    7.732ns
    Clock Pessimism Removal (CPR):    3.914ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.624ns (routing 1.691ns, distribution 0.933ns)
  Clock Net Delay (Destination): 2.365ns (routing 1.562ns, distribution 0.803ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      3.900     3.900 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.184     5.084    dbg_hub/inst/tck_bs
    BUFGCE_X1Y147        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.108 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y13 (CLOCK_ROOT)   net (fo=390, routed)         2.624     7.732    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLR Crossing[1->2]   
    SLICE_X142Y837       FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y837       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     7.808 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.288     8.096    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X142Y837       LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.121     8.217 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.450     8.667    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X143Y818       LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.031     8.698 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.290     8.988    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]_0
    SLICE_X142Y811       FDCE                                         f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000    50.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.919    51.384    dbg_hub/inst/tck_bs
    BUFGCE_X1Y147        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.021    51.405 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y13 (CLOCK_ROOT)   net (fo=390, routed)         2.365    53.770    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLR Crossing[1->2]   
    SLICE_X142Y811       FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              3.914    57.684    
                         clock uncertainty           -0.035    57.649    
    SLICE_X142Y811       FDCE (Recov_FFF_SLICEM_C_CLR)
                                                     -0.066    57.583    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         57.583    
                         arrival time                          -8.988    
  -------------------------------------------------------------------
                         slack                                 48.595    

Slack (MET) :             48.595ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.256ns  (logic 0.228ns (18.153%)  route 1.028ns (81.847%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.770ns = ( 53.770 - 50.000 ) 
    Source Clock Delay      (SCD):    7.732ns
    Clock Pessimism Removal (CPR):    3.914ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.624ns (routing 1.691ns, distribution 0.933ns)
  Clock Net Delay (Destination): 2.365ns (routing 1.562ns, distribution 0.803ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      3.900     3.900 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.184     5.084    dbg_hub/inst/tck_bs
    BUFGCE_X1Y147        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.108 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y13 (CLOCK_ROOT)   net (fo=390, routed)         2.624     7.732    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLR Crossing[1->2]   
    SLICE_X142Y837       FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y837       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     7.808 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.288     8.096    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X142Y837       LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.121     8.217 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.450     8.667    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X143Y818       LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.031     8.698 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.290     8.988    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]_0
    SLICE_X142Y811       FDCE                                         f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000    50.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.919    51.384    dbg_hub/inst/tck_bs
    BUFGCE_X1Y147        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.021    51.405 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y13 (CLOCK_ROOT)   net (fo=390, routed)         2.365    53.770    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLR Crossing[1->2]   
    SLICE_X142Y811       FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              3.914    57.684    
                         clock uncertainty           -0.035    57.649    
    SLICE_X142Y811       FDCE (Recov_FFF2_SLICEM_C_CLR)
                                                     -0.066    57.583    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         57.583    
                         arrival time                          -8.988    
  -------------------------------------------------------------------
                         slack                                 48.595    

Slack (MET) :             48.595ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.256ns  (logic 0.228ns (18.153%)  route 1.028ns (81.847%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.770ns = ( 53.770 - 50.000 ) 
    Source Clock Delay      (SCD):    7.732ns
    Clock Pessimism Removal (CPR):    3.914ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.624ns (routing 1.691ns, distribution 0.933ns)
  Clock Net Delay (Destination): 2.365ns (routing 1.562ns, distribution 0.803ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      3.900     3.900 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.184     5.084    dbg_hub/inst/tck_bs
    BUFGCE_X1Y147        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.108 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y13 (CLOCK_ROOT)   net (fo=390, routed)         2.624     7.732    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLR Crossing[1->2]   
    SLICE_X142Y837       FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y837       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     7.808 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.288     8.096    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X142Y837       LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.121     8.217 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.450     8.667    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X143Y818       LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.031     8.698 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.290     8.988    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]_0
    SLICE_X142Y811       FDCE                                         f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000    50.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.919    51.384    dbg_hub/inst/tck_bs
    BUFGCE_X1Y147        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.021    51.405 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y13 (CLOCK_ROOT)   net (fo=390, routed)         2.365    53.770    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLR Crossing[1->2]   
    SLICE_X142Y811       FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              3.914    57.684    
                         clock uncertainty           -0.035    57.649    
    SLICE_X142Y811       FDCE (Recov_GFF_SLICEM_C_CLR)
                                                     -0.066    57.583    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         57.583    
                         arrival time                          -8.988    
  -------------------------------------------------------------------
                         slack                                 48.595    

Slack (MET) :             48.595ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.256ns  (logic 0.228ns (18.153%)  route 1.028ns (81.847%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.770ns = ( 53.770 - 50.000 ) 
    Source Clock Delay      (SCD):    7.732ns
    Clock Pessimism Removal (CPR):    3.914ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.624ns (routing 1.691ns, distribution 0.933ns)
  Clock Net Delay (Destination): 2.365ns (routing 1.562ns, distribution 0.803ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      3.900     3.900 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.184     5.084    dbg_hub/inst/tck_bs
    BUFGCE_X1Y147        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.108 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y13 (CLOCK_ROOT)   net (fo=390, routed)         2.624     7.732    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLR Crossing[1->2]   
    SLICE_X142Y837       FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y837       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     7.808 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.288     8.096    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X142Y837       LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.121     8.217 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.450     8.667    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X143Y818       LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.031     8.698 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.290     8.988    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]_0
    SLICE_X142Y811       FDCE                                         f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000    50.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.919    51.384    dbg_hub/inst/tck_bs
    BUFGCE_X1Y147        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.021    51.405 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y13 (CLOCK_ROOT)   net (fo=390, routed)         2.365    53.770    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLR Crossing[1->2]   
    SLICE_X142Y811       FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              3.914    57.684    
                         clock uncertainty           -0.035    57.649    
    SLICE_X142Y811       FDCE (Recov_GFF2_SLICEM_C_CLR)
                                                     -0.066    57.583    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         57.583    
                         arrival time                          -8.988    
  -------------------------------------------------------------------
                         slack                                 48.595    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.139ns  (logic 0.038ns (27.338%)  route 0.101ns (72.662%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.671ns
    Source Clock Delay      (SCD):    2.534ns
    Clock Pessimism Removal (CPR):    4.083ns
  Clock Net Delay (Source):      1.426ns (routing 0.946ns, distribution 0.480ns)
  Clock Net Delay (Destination): 1.569ns (routing 1.017ns, distribution 0.552ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.629     1.094    dbg_hub/inst/tck_bs
    BUFGCE_X1Y147        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.014     1.108 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y13 (CLOCK_ROOT)   net (fo=390, routed)         1.426     2.534    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLR Crossing[1->2]   
    SLICE_X125Y836       FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y836       FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     2.572 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.101     2.673    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X130Y836       FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.786     5.086    dbg_hub/inst/tck_bs
    BUFGCE_X1Y147        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.016     5.102 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y13 (CLOCK_ROOT)   net (fo=390, routed)         1.569     6.671    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/m_bscan_tck[0]
    SLR Crossing[1->2]   
    SLICE_X130Y836       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -4.083     2.588    
    SLICE_X130Y836       FDCE (Remov_DFF2_SLICEL_C_CLR)
                                                     -0.020     2.568    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.568    
                         arrival time                           2.673    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.139ns  (logic 0.038ns (27.338%)  route 0.101ns (72.662%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.671ns
    Source Clock Delay      (SCD):    2.534ns
    Clock Pessimism Removal (CPR):    4.083ns
  Clock Net Delay (Source):      1.426ns (routing 0.946ns, distribution 0.480ns)
  Clock Net Delay (Destination): 1.569ns (routing 1.017ns, distribution 0.552ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.629     1.094    dbg_hub/inst/tck_bs
    BUFGCE_X1Y147        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.014     1.108 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y13 (CLOCK_ROOT)   net (fo=390, routed)         1.426     2.534    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLR Crossing[1->2]   
    SLICE_X125Y836       FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y836       FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     2.572 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.101     2.673    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X130Y836       FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.786     5.086    dbg_hub/inst/tck_bs
    BUFGCE_X1Y147        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.016     5.102 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y13 (CLOCK_ROOT)   net (fo=390, routed)         1.569     6.671    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/m_bscan_tck[0]
    SLR Crossing[1->2]   
    SLICE_X130Y836       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -4.083     2.588    
    SLICE_X130Y836       FDCE (Remov_CFF2_SLICEL_C_CLR)
                                                     -0.020     2.568    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.568    
                         arrival time                           2.673    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.139ns  (logic 0.038ns (27.338%)  route 0.101ns (72.662%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.671ns
    Source Clock Delay      (SCD):    2.534ns
    Clock Pessimism Removal (CPR):    4.083ns
  Clock Net Delay (Source):      1.426ns (routing 0.946ns, distribution 0.480ns)
  Clock Net Delay (Destination): 1.569ns (routing 1.017ns, distribution 0.552ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.629     1.094    dbg_hub/inst/tck_bs
    BUFGCE_X1Y147        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.014     1.108 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y13 (CLOCK_ROOT)   net (fo=390, routed)         1.426     2.534    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLR Crossing[1->2]   
    SLICE_X125Y836       FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y836       FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     2.572 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.101     2.673    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X130Y836       FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.786     5.086    dbg_hub/inst/tck_bs
    BUFGCE_X1Y147        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.016     5.102 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y13 (CLOCK_ROOT)   net (fo=390, routed)         1.569     6.671    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/m_bscan_tck[0]
    SLR Crossing[1->2]   
    SLICE_X130Y836       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -4.083     2.588    
    SLICE_X130Y836       FDCE (Remov_AFF2_SLICEL_C_CLR)
                                                     -0.020     2.568    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.568    
                         arrival time                           2.673    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.139ns  (logic 0.038ns (27.338%)  route 0.101ns (72.662%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.671ns
    Source Clock Delay      (SCD):    2.534ns
    Clock Pessimism Removal (CPR):    4.083ns
  Clock Net Delay (Source):      1.426ns (routing 0.946ns, distribution 0.480ns)
  Clock Net Delay (Destination): 1.569ns (routing 1.017ns, distribution 0.552ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.629     1.094    dbg_hub/inst/tck_bs
    BUFGCE_X1Y147        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.014     1.108 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y13 (CLOCK_ROOT)   net (fo=390, routed)         1.426     2.534    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLR Crossing[1->2]   
    SLICE_X125Y836       FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y836       FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     2.572 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.101     2.673    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X130Y836       FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.786     5.086    dbg_hub/inst/tck_bs
    BUFGCE_X1Y147        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.016     5.102 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y13 (CLOCK_ROOT)   net (fo=390, routed)         1.569     6.671    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/m_bscan_tck[0]
    SLR Crossing[1->2]   
    SLICE_X130Y836       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -4.083     2.588    
    SLICE_X130Y836       FDCE (Remov_BFF2_SLICEL_C_CLR)
                                                     -0.020     2.568    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.568    
                         arrival time                           2.673    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.163ns  (logic 0.038ns (23.313%)  route 0.125ns (76.687%))
  Logic Levels:           0  
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.681ns
    Source Clock Delay      (SCD):    2.534ns
    Clock Pessimism Removal (CPR):    4.083ns
  Clock Net Delay (Source):      1.426ns (routing 0.946ns, distribution 0.480ns)
  Clock Net Delay (Destination): 1.579ns (routing 1.017ns, distribution 0.562ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.629     1.094    dbg_hub/inst/tck_bs
    BUFGCE_X1Y147        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.014     1.108 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y13 (CLOCK_ROOT)   net (fo=390, routed)         1.426     2.534    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLR Crossing[1->2]   
    SLICE_X125Y836       FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y836       FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     2.572 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.125     2.697    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X130Y834       FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.786     5.086    dbg_hub/inst/tck_bs
    BUFGCE_X1Y147        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.016     5.102 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y13 (CLOCK_ROOT)   net (fo=390, routed)         1.579     6.681    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/m_bscan_tck[0]
    SLR Crossing[1->2]   
    SLICE_X130Y834       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -4.083     2.598    
    SLICE_X130Y834       FDCE (Remov_BFF2_SLICEL_C_CLR)
                                                     -0.020     2.578    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.578    
                         arrival time                           2.697    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.163ns  (logic 0.038ns (23.313%)  route 0.125ns (76.687%))
  Logic Levels:           0  
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.681ns
    Source Clock Delay      (SCD):    2.534ns
    Clock Pessimism Removal (CPR):    4.083ns
  Clock Net Delay (Source):      1.426ns (routing 0.946ns, distribution 0.480ns)
  Clock Net Delay (Destination): 1.579ns (routing 1.017ns, distribution 0.562ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.629     1.094    dbg_hub/inst/tck_bs
    BUFGCE_X1Y147        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.014     1.108 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y13 (CLOCK_ROOT)   net (fo=390, routed)         1.426     2.534    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLR Crossing[1->2]   
    SLICE_X125Y836       FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y836       FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     2.572 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.125     2.697    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X130Y834       FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.786     5.086    dbg_hub/inst/tck_bs
    BUFGCE_X1Y147        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.016     5.102 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y13 (CLOCK_ROOT)   net (fo=390, routed)         1.579     6.681    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/m_bscan_tck[0]
    SLR Crossing[1->2]   
    SLICE_X130Y834       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -4.083     2.598    
    SLICE_X130Y834       FDCE (Remov_CFF_SLICEL_C_CLR)
                                                     -0.020     2.578    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.578    
                         arrival time                           2.697    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.163ns  (logic 0.038ns (23.313%)  route 0.125ns (76.687%))
  Logic Levels:           0  
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.681ns
    Source Clock Delay      (SCD):    2.534ns
    Clock Pessimism Removal (CPR):    4.083ns
  Clock Net Delay (Source):      1.426ns (routing 0.946ns, distribution 0.480ns)
  Clock Net Delay (Destination): 1.579ns (routing 1.017ns, distribution 0.562ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.629     1.094    dbg_hub/inst/tck_bs
    BUFGCE_X1Y147        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.014     1.108 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y13 (CLOCK_ROOT)   net (fo=390, routed)         1.426     2.534    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLR Crossing[1->2]   
    SLICE_X125Y836       FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y836       FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     2.572 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.125     2.697    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X130Y834       FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.786     5.086    dbg_hub/inst/tck_bs
    BUFGCE_X1Y147        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.016     5.102 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y13 (CLOCK_ROOT)   net (fo=390, routed)         1.579     6.681    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/m_bscan_tck[0]
    SLR Crossing[1->2]   
    SLICE_X130Y834       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -4.083     2.598    
    SLICE_X130Y834       FDCE (Remov_AFF2_SLICEL_C_CLR)
                                                     -0.020     2.578    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.578    
                         arrival time                           2.697    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.163ns  (logic 0.038ns (23.313%)  route 0.125ns (76.687%))
  Logic Levels:           0  
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.681ns
    Source Clock Delay      (SCD):    2.534ns
    Clock Pessimism Removal (CPR):    4.083ns
  Clock Net Delay (Source):      1.426ns (routing 0.946ns, distribution 0.480ns)
  Clock Net Delay (Destination): 1.579ns (routing 1.017ns, distribution 0.562ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.629     1.094    dbg_hub/inst/tck_bs
    BUFGCE_X1Y147        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.014     1.108 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y13 (CLOCK_ROOT)   net (fo=390, routed)         1.426     2.534    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLR Crossing[1->2]   
    SLICE_X125Y836       FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y836       FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     2.572 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.125     2.697    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X130Y834       FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.786     5.086    dbg_hub/inst/tck_bs
    BUFGCE_X1Y147        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.016     5.102 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y13 (CLOCK_ROOT)   net (fo=390, routed)         1.579     6.681    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/m_bscan_tck[0]
    SLR Crossing[1->2]   
    SLICE_X130Y834       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -4.083     2.598    
    SLICE_X130Y834       FDCE (Remov_AFF_SLICEL_C_CLR)
                                                     -0.020     2.578    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.578    
                         arrival time                           2.697    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.163ns  (logic 0.038ns (23.313%)  route 0.125ns (76.687%))
  Logic Levels:           0  
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.681ns
    Source Clock Delay      (SCD):    2.534ns
    Clock Pessimism Removal (CPR):    4.083ns
  Clock Net Delay (Source):      1.426ns (routing 0.946ns, distribution 0.480ns)
  Clock Net Delay (Destination): 1.579ns (routing 1.017ns, distribution 0.562ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.629     1.094    dbg_hub/inst/tck_bs
    BUFGCE_X1Y147        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.014     1.108 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y13 (CLOCK_ROOT)   net (fo=390, routed)         1.426     2.534    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLR Crossing[1->2]   
    SLICE_X125Y836       FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y836       FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     2.572 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.125     2.697    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X130Y834       FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.786     5.086    dbg_hub/inst/tck_bs
    BUFGCE_X1Y147        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.016     5.102 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y13 (CLOCK_ROOT)   net (fo=390, routed)         1.579     6.681    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/m_bscan_tck[0]
    SLR Crossing[1->2]   
    SLICE_X130Y834       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/C
                         clock pessimism             -4.083     2.598    
    SLICE_X130Y834       FDCE (Remov_DFF2_SLICEL_C_CLR)
                                                     -0.020     2.578    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.578    
                         arrival time                           2.697    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.163ns  (logic 0.038ns (23.313%)  route 0.125ns (76.687%))
  Logic Levels:           0  
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.681ns
    Source Clock Delay      (SCD):    2.534ns
    Clock Pessimism Removal (CPR):    4.083ns
  Clock Net Delay (Source):      1.426ns (routing 0.946ns, distribution 0.480ns)
  Clock Net Delay (Destination): 1.579ns (routing 1.017ns, distribution 0.562ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.629     1.094    dbg_hub/inst/tck_bs
    BUFGCE_X1Y147        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.014     1.108 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y13 (CLOCK_ROOT)   net (fo=390, routed)         1.426     2.534    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLR Crossing[1->2]   
    SLICE_X125Y836       FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y836       FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     2.572 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.125     2.697    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X130Y834       FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.786     5.086    dbg_hub/inst/tck_bs
    BUFGCE_X1Y147        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.016     5.102 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y13 (CLOCK_ROOT)   net (fo=390, routed)         1.579     6.681    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/m_bscan_tck[0]
    SLR Crossing[1->2]   
    SLICE_X130Y834       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/C
                         clock pessimism             -4.083     2.598    
    SLICE_X130Y834       FDCE (Remov_CFF2_SLICEL_C_CLR)
                                                     -0.020     2.578    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.578    
                         arrival time                           2.697    
  -------------------------------------------------------------------
                         slack                                  0.119    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out4_clk_wiz_0
  To Clock:  mmcm_clkout0

Setup :            0  Failing Endpoints,  Worst Slack        1.207ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.765ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.207ns  (required time - arrival time)
  Source:                 safe_reset/sync_clock4/gen_reset_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource_1/AsyncValidSync/source_valid/sync_1/reg_0/q_reg_c/CLR
                            (recovery check against rising-edge clock mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (mmcm_clkout0 rise@5.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.553ns  (logic 0.189ns (5.319%)  route 3.364ns (94.681%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.251ns = ( 8.251 - 5.000 ) 
    Source Clock Delay      (SCD):    3.189ns
    Clock Pessimism Removal (CPR):    0.012ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.130ns
  Clock Net Delay (Source):      2.709ns (routing 1.084ns, distribution 1.625ns)
  Clock Net Delay (Destination): 1.208ns (routing 0.148ns, distribution 1.060ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X1Y292        BUFGCE                       0.000     0.000 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.914     0.914    vcu118_sys_clock_mmcm0/inst/clk_in1
    MMCM_X1Y11           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.686     0.228 r  vcu118_sys_clock_mmcm0/inst/mmcme3_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.228     0.456    vcu118_sys_clock_mmcm0/inst/clk_out4_clk_wiz_0
    BUFGCE_X1Y266        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.480 r  vcu118_sys_clock_mmcm0/inst/clkout4_buf/O
    X3Y9 (CLOCK_ROOT)    net (fo=65582, routed)       2.709     3.189    safe_reset/sync_clock4/clk_out4
    SLICE_X111Y745       FDPE                                         r  safe_reset/sync_clock4/gen_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y745       FDPE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     3.268 f  safe_reset/sync_clock4/gen_reset_reg[0]/Q
                         net (fo=3178, routed)        1.969     5.237    safe_reset/sync_clock4/Q[0]
    SLICE_X112Y720       LUT2 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.110     5.347 f  safe_reset/sync_clock4/q_i_1__79/O
                         net (fo=10, routed)          1.395     6.742    dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource_1/AsyncValidSync/source_valid/sync_1/reg_0/gen_reset_reg[0]
    SLICE_X110Y719       FDCE                                         f  dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource_1/AsyncValidSync/source_valid/sync_1/reg_0/q_reg_c/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      5.000     5.000 r  
    E12                                               0.000     5.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.392     5.392 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000     5.392    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.392 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.497     5.889    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.021     5.910 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.729     6.639    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.190     6.829 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.193     7.022    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y326        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.021     7.043 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y13 (CLOCK_ROOT)   net (fo=22006, routed)       1.208     8.251    dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource_1/AsyncValidSync/source_valid/sync_1/reg_0/c0_ddr4_ui_clk
    SLICE_X110Y719       FDCE                                         r  dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource_1/AsyncValidSync/source_valid/sync_1/reg_0/q_reg_c/C
                         clock pessimism              0.012     8.263    
                         clock uncertainty           -0.248     8.015    
    SLICE_X110Y719       FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.066     7.949    dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource_1/AsyncValidSync/source_valid/sync_1/reg_0/q_reg_c
  -------------------------------------------------------------------
                         required time                          7.949    
                         arrival time                          -6.742    
  -------------------------------------------------------------------
                         slack                                  1.207    

Slack (MET) :             1.207ns  (required time - arrival time)
  Source:                 safe_reset/sync_clock4/gen_reset_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource_1/AsyncValidSync/source_valid/sync_2/reg_0/q_reg_c/CLR
                            (recovery check against rising-edge clock mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (mmcm_clkout0 rise@5.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.553ns  (logic 0.189ns (5.319%)  route 3.364ns (94.681%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.251ns = ( 8.251 - 5.000 ) 
    Source Clock Delay      (SCD):    3.189ns
    Clock Pessimism Removal (CPR):    0.012ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.130ns
  Clock Net Delay (Source):      2.709ns (routing 1.084ns, distribution 1.625ns)
  Clock Net Delay (Destination): 1.208ns (routing 0.148ns, distribution 1.060ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X1Y292        BUFGCE                       0.000     0.000 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.914     0.914    vcu118_sys_clock_mmcm0/inst/clk_in1
    MMCM_X1Y11           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.686     0.228 r  vcu118_sys_clock_mmcm0/inst/mmcme3_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.228     0.456    vcu118_sys_clock_mmcm0/inst/clk_out4_clk_wiz_0
    BUFGCE_X1Y266        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.480 r  vcu118_sys_clock_mmcm0/inst/clkout4_buf/O
    X3Y9 (CLOCK_ROOT)    net (fo=65582, routed)       2.709     3.189    safe_reset/sync_clock4/clk_out4
    SLICE_X111Y745       FDPE                                         r  safe_reset/sync_clock4/gen_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y745       FDPE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     3.268 f  safe_reset/sync_clock4/gen_reset_reg[0]/Q
                         net (fo=3178, routed)        1.969     5.237    safe_reset/sync_clock4/Q[0]
    SLICE_X112Y720       LUT2 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.110     5.347 f  safe_reset/sync_clock4/q_i_1__79/O
                         net (fo=10, routed)          1.395     6.742    dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource_1/AsyncValidSync/source_valid/sync_2/reg_0/gen_reset_reg[0]
    SLICE_X110Y719       FDCE                                         f  dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource_1/AsyncValidSync/source_valid/sync_2/reg_0/q_reg_c/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      5.000     5.000 r  
    E12                                               0.000     5.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.392     5.392 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000     5.392    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.392 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.497     5.889    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.021     5.910 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.729     6.639    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.190     6.829 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.193     7.022    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y326        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.021     7.043 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y13 (CLOCK_ROOT)   net (fo=22006, routed)       1.208     8.251    dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource_1/AsyncValidSync/source_valid/sync_2/reg_0/c0_ddr4_ui_clk
    SLICE_X110Y719       FDCE                                         r  dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource_1/AsyncValidSync/source_valid/sync_2/reg_0/q_reg_c/C
                         clock pessimism              0.012     8.263    
                         clock uncertainty           -0.248     8.015    
    SLICE_X110Y719       FDCE (Recov_EFF2_SLICEM_C_CLR)
                                                     -0.066     7.949    dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource_1/AsyncValidSync/source_valid/sync_2/reg_0/q_reg_c
  -------------------------------------------------------------------
                         required time                          7.949    
                         arrival time                          -6.742    
  -------------------------------------------------------------------
                         slack                                  1.207    

Slack (MET) :             1.207ns  (required time - arrival time)
  Source:                 safe_reset/sync_clock4/gen_reset_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource_1/AsyncValidSync/source_valid/sync_3/reg_0/q_reg_c/CLR
                            (recovery check against rising-edge clock mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (mmcm_clkout0 rise@5.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.553ns  (logic 0.189ns (5.319%)  route 3.364ns (94.681%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.251ns = ( 8.251 - 5.000 ) 
    Source Clock Delay      (SCD):    3.189ns
    Clock Pessimism Removal (CPR):    0.012ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.130ns
  Clock Net Delay (Source):      2.709ns (routing 1.084ns, distribution 1.625ns)
  Clock Net Delay (Destination): 1.208ns (routing 0.148ns, distribution 1.060ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X1Y292        BUFGCE                       0.000     0.000 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.914     0.914    vcu118_sys_clock_mmcm0/inst/clk_in1
    MMCM_X1Y11           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.686     0.228 r  vcu118_sys_clock_mmcm0/inst/mmcme3_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.228     0.456    vcu118_sys_clock_mmcm0/inst/clk_out4_clk_wiz_0
    BUFGCE_X1Y266        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.480 r  vcu118_sys_clock_mmcm0/inst/clkout4_buf/O
    X3Y9 (CLOCK_ROOT)    net (fo=65582, routed)       2.709     3.189    safe_reset/sync_clock4/clk_out4
    SLICE_X111Y745       FDPE                                         r  safe_reset/sync_clock4/gen_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y745       FDPE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     3.268 f  safe_reset/sync_clock4/gen_reset_reg[0]/Q
                         net (fo=3178, routed)        1.969     5.237    safe_reset/sync_clock4/Q[0]
    SLICE_X112Y720       LUT2 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.110     5.347 f  safe_reset/sync_clock4/q_i_1__79/O
                         net (fo=10, routed)          1.395     6.742    dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource_1/AsyncValidSync/source_valid/sync_3/reg_0/gen_reset_reg[0]
    SLICE_X110Y719       FDCE                                         f  dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource_1/AsyncValidSync/source_valid/sync_3/reg_0/q_reg_c/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      5.000     5.000 r  
    E12                                               0.000     5.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.392     5.392 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000     5.392    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.392 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.497     5.889    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.021     5.910 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.729     6.639    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.190     6.829 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.193     7.022    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y326        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.021     7.043 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y13 (CLOCK_ROOT)   net (fo=22006, routed)       1.208     8.251    dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource_1/AsyncValidSync/source_valid/sync_3/reg_0/c0_ddr4_ui_clk
    SLICE_X110Y719       FDCE                                         r  dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource_1/AsyncValidSync/source_valid/sync_3/reg_0/q_reg_c/C
                         clock pessimism              0.012     8.263    
                         clock uncertainty           -0.248     8.015    
    SLICE_X110Y719       FDCE (Recov_FFF_SLICEM_C_CLR)
                                                     -0.066     7.949    dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource_1/AsyncValidSync/source_valid/sync_3/reg_0/q_reg_c
  -------------------------------------------------------------------
                         required time                          7.949    
                         arrival time                          -6.742    
  -------------------------------------------------------------------
                         slack                                  1.207    

Slack (MET) :             1.470ns  (required time - arrival time)
  Source:                 safe_reset/sync_clock4/gen_reset_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource_1/AsyncValidSync/source_valid/sync_0/reg_0/q_reg/CLR
                            (recovery check against rising-edge clock mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (mmcm_clkout0 rise@5.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.290ns  (logic 0.189ns (5.745%)  route 3.101ns (94.255%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.251ns = ( 8.251 - 5.000 ) 
    Source Clock Delay      (SCD):    3.189ns
    Clock Pessimism Removal (CPR):    0.012ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.130ns
  Clock Net Delay (Source):      2.709ns (routing 1.084ns, distribution 1.625ns)
  Clock Net Delay (Destination): 1.208ns (routing 0.148ns, distribution 1.060ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X1Y292        BUFGCE                       0.000     0.000 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.914     0.914    vcu118_sys_clock_mmcm0/inst/clk_in1
    MMCM_X1Y11           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.686     0.228 r  vcu118_sys_clock_mmcm0/inst/mmcme3_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.228     0.456    vcu118_sys_clock_mmcm0/inst/clk_out4_clk_wiz_0
    BUFGCE_X1Y266        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.480 r  vcu118_sys_clock_mmcm0/inst/clkout4_buf/O
    X3Y9 (CLOCK_ROOT)    net (fo=65582, routed)       2.709     3.189    safe_reset/sync_clock4/clk_out4
    SLICE_X111Y745       FDPE                                         r  safe_reset/sync_clock4/gen_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y745       FDPE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     3.268 f  safe_reset/sync_clock4/gen_reset_reg[0]/Q
                         net (fo=3178, routed)        1.969     5.237    safe_reset/sync_clock4/Q[0]
    SLICE_X112Y720       LUT2 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.110     5.347 f  safe_reset/sync_clock4/q_i_1__79/O
                         net (fo=10, routed)          1.132     6.479    dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource_1/AsyncValidSync/source_valid/sync_0/reg_0/gen_reset_reg[0]
    SLICE_X111Y720       FDCE                                         f  dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource_1/AsyncValidSync/source_valid/sync_0/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      5.000     5.000 r  
    E12                                               0.000     5.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.392     5.392 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000     5.392    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.392 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.497     5.889    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.021     5.910 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.729     6.639    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.190     6.829 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.193     7.022    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y326        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.021     7.043 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y13 (CLOCK_ROOT)   net (fo=22006, routed)       1.208     8.251    dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource_1/AsyncValidSync/source_valid/sync_0/reg_0/c0_ddr4_ui_clk
    SLICE_X111Y720       FDCE                                         r  dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource_1/AsyncValidSync/source_valid/sync_0/reg_0/q_reg/C
                         clock pessimism              0.012     8.263    
                         clock uncertainty           -0.248     8.015    
    SLICE_X111Y720       FDCE (Recov_DFF2_SLICEL_C_CLR)
                                                     -0.066     7.949    dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource_1/AsyncValidSync/source_valid/sync_0/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                          7.949    
                         arrival time                          -6.479    
  -------------------------------------------------------------------
                         slack                                  1.470    

Slack (MET) :             1.655ns  (required time - arrival time)
  Source:                 safe_reset/sync_clock4/gen_reset_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSink_1/AsyncValidSync_1/sink_extend/sync_0/reg_0/q_reg/CLR
                            (recovery check against rising-edge clock mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (mmcm_clkout0 rise@5.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.021ns  (logic 0.189ns (6.256%)  route 2.832ns (93.744%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.167ns = ( 8.167 - 5.000 ) 
    Source Clock Delay      (SCD):    3.189ns
    Clock Pessimism Removal (CPR):    0.012ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.130ns
  Clock Net Delay (Source):      2.709ns (routing 1.084ns, distribution 1.625ns)
  Clock Net Delay (Destination): 1.124ns (routing 0.148ns, distribution 0.976ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X1Y292        BUFGCE                       0.000     0.000 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.914     0.914    vcu118_sys_clock_mmcm0/inst/clk_in1
    MMCM_X1Y11           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.686     0.228 r  vcu118_sys_clock_mmcm0/inst/mmcme3_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.228     0.456    vcu118_sys_clock_mmcm0/inst/clk_out4_clk_wiz_0
    BUFGCE_X1Y266        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.480 r  vcu118_sys_clock_mmcm0/inst/clkout4_buf/O
    X3Y9 (CLOCK_ROOT)    net (fo=65582, routed)       2.709     3.189    safe_reset/sync_clock4/clk_out4
    SLICE_X111Y745       FDPE                                         r  safe_reset/sync_clock4/gen_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y745       FDPE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     3.268 f  safe_reset/sync_clock4/gen_reset_reg[0]/Q
                         net (fo=3178, routed)        1.969     5.237    safe_reset/sync_clock4/Q[0]
    SLICE_X112Y720       LUT2 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.110     5.347 f  safe_reset/sync_clock4/q_i_1__79/O
                         net (fo=10, routed)          0.863     6.210    dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSink_1/AsyncValidSync_1/sink_extend/sync_0/reg_0/gen_reset_reg[0]
    SLICE_X113Y720       FDCE                                         f  dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSink_1/AsyncValidSync_1/sink_extend/sync_0/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      5.000     5.000 r  
    E12                                               0.000     5.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.392     5.392 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000     5.392    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.392 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.497     5.889    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.021     5.910 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.729     6.639    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.190     6.829 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.193     7.022    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y326        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.021     7.043 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y13 (CLOCK_ROOT)   net (fo=22006, routed)       1.124     8.167    dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSink_1/AsyncValidSync_1/sink_extend/sync_0/reg_0/c0_ddr4_ui_clk
    SLICE_X113Y720       FDCE                                         r  dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSink_1/AsyncValidSync_1/sink_extend/sync_0/reg_0/q_reg/C
                         clock pessimism              0.012     8.179    
                         clock uncertainty           -0.248     7.931    
    SLICE_X113Y720       FDCE (Recov_AFF_SLICEM_C_CLR)
                                                     -0.066     7.865    dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSink_1/AsyncValidSync_1/sink_extend/sync_0/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                          7.865    
                         arrival time                          -6.210    
  -------------------------------------------------------------------
                         slack                                  1.655    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.765ns  (arrival time - required time)
  Source:                 safe_reset/sync_clock4/gen_reset_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSink_1/AsyncValidSync_1/sink_extend/sync_0/reg_0/q_reg/CLR
                            (removal check against rising-edge clock mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.708ns  (logic 0.077ns (4.508%)  route 1.631ns (95.492%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.715ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.399ns
    Source Clock Delay      (SCD):    1.677ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.130ns
  Clock Net Delay (Source):      1.526ns (routing 0.605ns, distribution 0.921ns)
  Clock Net Delay (Destination): 0.802ns (routing 0.097ns, distribution 0.705ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X1Y292        BUFGCE                       0.000     0.000 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.506     0.506    vcu118_sys_clock_mmcm0/inst/clk_in1
    MMCM_X1Y11           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.492     0.014 r  vcu118_sys_clock_mmcm0/inst/mmcme3_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.123     0.137    vcu118_sys_clock_mmcm0/inst/clk_out4_clk_wiz_0
    BUFGCE_X1Y266        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.014     0.151 r  vcu118_sys_clock_mmcm0/inst/clkout4_buf/O
    X3Y9 (CLOCK_ROOT)    net (fo=65582, routed)       1.526     1.677    safe_reset/sync_clock4/clk_out4
    SLICE_X111Y745       FDPE                                         r  safe_reset/sync_clock4/gen_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y745       FDPE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.716 f  safe_reset/sync_clock4/gen_reset_reg[0]/Q
                         net (fo=3178, routed)        1.144     2.860    safe_reset/sync_clock4/Q[0]
    SLICE_X112Y720       LUT2 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.038     2.898 f  safe_reset/sync_clock4/q_i_1__79/O
                         net (fo=10, routed)          0.487     3.385    dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSink_1/AsyncValidSync_1/sink_extend/sync_0/reg_0/gen_reset_reg[0]
    SLICE_X113Y720       FDCE                                         f  dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSink_1/AsyncValidSync_1/sink_extend/sync_0/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.369     0.369 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000     0.369    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.369 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.372     0.741    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.016     0.757 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.510     1.267    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.170     1.437 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.144     1.581    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y326        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.016     1.597 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y13 (CLOCK_ROOT)   net (fo=22006, routed)       0.802     2.399    dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSink_1/AsyncValidSync_1/sink_extend/sync_0/reg_0/c0_ddr4_ui_clk
    SLICE_X113Y720       FDCE                                         r  dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSink_1/AsyncValidSync_1/sink_extend/sync_0/reg_0/q_reg/C
                         clock pessimism             -0.007     2.392    
                         clock uncertainty            0.248     2.640    
    SLICE_X113Y720       FDCE (Remov_AFF_SLICEM_C_CLR)
                                                     -0.020     2.620    dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSink_1/AsyncValidSync_1/sink_extend/sync_0/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                         -2.620    
                         arrival time                           3.385    
  -------------------------------------------------------------------
                         slack                                  0.765    

Slack (MET) :             0.864ns  (arrival time - required time)
  Source:                 safe_reset/sync_clock4/gen_reset_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource_1/AsyncValidSync/source_valid/sync_0/reg_0/q_reg/CLR
                            (removal check against rising-edge clock mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.861ns  (logic 0.077ns (4.138%)  route 1.784ns (95.862%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.769ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.453ns
    Source Clock Delay      (SCD):    1.677ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.130ns
  Clock Net Delay (Source):      1.526ns (routing 0.605ns, distribution 0.921ns)
  Clock Net Delay (Destination): 0.856ns (routing 0.097ns, distribution 0.759ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X1Y292        BUFGCE                       0.000     0.000 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.506     0.506    vcu118_sys_clock_mmcm0/inst/clk_in1
    MMCM_X1Y11           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.492     0.014 r  vcu118_sys_clock_mmcm0/inst/mmcme3_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.123     0.137    vcu118_sys_clock_mmcm0/inst/clk_out4_clk_wiz_0
    BUFGCE_X1Y266        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.014     0.151 r  vcu118_sys_clock_mmcm0/inst/clkout4_buf/O
    X3Y9 (CLOCK_ROOT)    net (fo=65582, routed)       1.526     1.677    safe_reset/sync_clock4/clk_out4
    SLICE_X111Y745       FDPE                                         r  safe_reset/sync_clock4/gen_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y745       FDPE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.716 f  safe_reset/sync_clock4/gen_reset_reg[0]/Q
                         net (fo=3178, routed)        1.144     2.860    safe_reset/sync_clock4/Q[0]
    SLICE_X112Y720       LUT2 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.038     2.898 f  safe_reset/sync_clock4/q_i_1__79/O
                         net (fo=10, routed)          0.640     3.538    dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource_1/AsyncValidSync/source_valid/sync_0/reg_0/gen_reset_reg[0]
    SLICE_X111Y720       FDCE                                         f  dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource_1/AsyncValidSync/source_valid/sync_0/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.369     0.369 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000     0.369    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.369 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.372     0.741    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.016     0.757 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.510     1.267    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.170     1.437 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.144     1.581    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y326        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.016     1.597 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y13 (CLOCK_ROOT)   net (fo=22006, routed)       0.856     2.453    dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource_1/AsyncValidSync/source_valid/sync_0/reg_0/c0_ddr4_ui_clk
    SLICE_X111Y720       FDCE                                         r  dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource_1/AsyncValidSync/source_valid/sync_0/reg_0/q_reg/C
                         clock pessimism             -0.007     2.446    
                         clock uncertainty            0.248     2.694    
    SLICE_X111Y720       FDCE (Remov_DFF2_SLICEL_C_CLR)
                                                     -0.020     2.674    dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource_1/AsyncValidSync/source_valid/sync_0/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                         -2.674    
                         arrival time                           3.538    
  -------------------------------------------------------------------
                         slack                                  0.864    

Slack (MET) :             1.023ns  (arrival time - required time)
  Source:                 safe_reset/sync_clock4/gen_reset_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource_1/AsyncValidSync/source_valid/sync_1/reg_0/q_reg_c/CLR
                            (removal check against rising-edge clock mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.008ns  (logic 0.077ns (3.835%)  route 1.931ns (96.165%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.757ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.441ns
    Source Clock Delay      (SCD):    1.677ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.130ns
  Clock Net Delay (Source):      1.526ns (routing 0.605ns, distribution 0.921ns)
  Clock Net Delay (Destination): 0.844ns (routing 0.097ns, distribution 0.747ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X1Y292        BUFGCE                       0.000     0.000 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.506     0.506    vcu118_sys_clock_mmcm0/inst/clk_in1
    MMCM_X1Y11           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.492     0.014 r  vcu118_sys_clock_mmcm0/inst/mmcme3_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.123     0.137    vcu118_sys_clock_mmcm0/inst/clk_out4_clk_wiz_0
    BUFGCE_X1Y266        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.014     0.151 r  vcu118_sys_clock_mmcm0/inst/clkout4_buf/O
    X3Y9 (CLOCK_ROOT)    net (fo=65582, routed)       1.526     1.677    safe_reset/sync_clock4/clk_out4
    SLICE_X111Y745       FDPE                                         r  safe_reset/sync_clock4/gen_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y745       FDPE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.716 f  safe_reset/sync_clock4/gen_reset_reg[0]/Q
                         net (fo=3178, routed)        1.144     2.860    safe_reset/sync_clock4/Q[0]
    SLICE_X112Y720       LUT2 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.038     2.898 f  safe_reset/sync_clock4/q_i_1__79/O
                         net (fo=10, routed)          0.787     3.685    dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource_1/AsyncValidSync/source_valid/sync_1/reg_0/gen_reset_reg[0]
    SLICE_X110Y719       FDCE                                         f  dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource_1/AsyncValidSync/source_valid/sync_1/reg_0/q_reg_c/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.369     0.369 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000     0.369    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.369 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.372     0.741    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.016     0.757 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.510     1.267    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.170     1.437 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.144     1.581    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y326        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.016     1.597 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y13 (CLOCK_ROOT)   net (fo=22006, routed)       0.844     2.441    dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource_1/AsyncValidSync/source_valid/sync_1/reg_0/c0_ddr4_ui_clk
    SLICE_X110Y719       FDCE                                         r  dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource_1/AsyncValidSync/source_valid/sync_1/reg_0/q_reg_c/C
                         clock pessimism             -0.007     2.434    
                         clock uncertainty            0.248     2.682    
    SLICE_X110Y719       FDCE (Remov_EFF_SLICEM_C_CLR)
                                                     -0.020     2.662    dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource_1/AsyncValidSync/source_valid/sync_1/reg_0/q_reg_c
  -------------------------------------------------------------------
                         required time                         -2.662    
                         arrival time                           3.685    
  -------------------------------------------------------------------
                         slack                                  1.023    

Slack (MET) :             1.023ns  (arrival time - required time)
  Source:                 safe_reset/sync_clock4/gen_reset_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource_1/AsyncValidSync/source_valid/sync_2/reg_0/q_reg_c/CLR
                            (removal check against rising-edge clock mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.008ns  (logic 0.077ns (3.835%)  route 1.931ns (96.165%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.757ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.441ns
    Source Clock Delay      (SCD):    1.677ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.130ns
  Clock Net Delay (Source):      1.526ns (routing 0.605ns, distribution 0.921ns)
  Clock Net Delay (Destination): 0.844ns (routing 0.097ns, distribution 0.747ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X1Y292        BUFGCE                       0.000     0.000 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.506     0.506    vcu118_sys_clock_mmcm0/inst/clk_in1
    MMCM_X1Y11           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.492     0.014 r  vcu118_sys_clock_mmcm0/inst/mmcme3_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.123     0.137    vcu118_sys_clock_mmcm0/inst/clk_out4_clk_wiz_0
    BUFGCE_X1Y266        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.014     0.151 r  vcu118_sys_clock_mmcm0/inst/clkout4_buf/O
    X3Y9 (CLOCK_ROOT)    net (fo=65582, routed)       1.526     1.677    safe_reset/sync_clock4/clk_out4
    SLICE_X111Y745       FDPE                                         r  safe_reset/sync_clock4/gen_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y745       FDPE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.716 f  safe_reset/sync_clock4/gen_reset_reg[0]/Q
                         net (fo=3178, routed)        1.144     2.860    safe_reset/sync_clock4/Q[0]
    SLICE_X112Y720       LUT2 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.038     2.898 f  safe_reset/sync_clock4/q_i_1__79/O
                         net (fo=10, routed)          0.787     3.685    dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource_1/AsyncValidSync/source_valid/sync_2/reg_0/gen_reset_reg[0]
    SLICE_X110Y719       FDCE                                         f  dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource_1/AsyncValidSync/source_valid/sync_2/reg_0/q_reg_c/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.369     0.369 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000     0.369    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.369 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.372     0.741    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.016     0.757 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.510     1.267    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.170     1.437 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.144     1.581    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y326        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.016     1.597 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y13 (CLOCK_ROOT)   net (fo=22006, routed)       0.844     2.441    dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource_1/AsyncValidSync/source_valid/sync_2/reg_0/c0_ddr4_ui_clk
    SLICE_X110Y719       FDCE                                         r  dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource_1/AsyncValidSync/source_valid/sync_2/reg_0/q_reg_c/C
                         clock pessimism             -0.007     2.434    
                         clock uncertainty            0.248     2.682    
    SLICE_X110Y719       FDCE (Remov_EFF2_SLICEM_C_CLR)
                                                     -0.020     2.662    dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource_1/AsyncValidSync/source_valid/sync_2/reg_0/q_reg_c
  -------------------------------------------------------------------
                         required time                         -2.662    
                         arrival time                           3.685    
  -------------------------------------------------------------------
                         slack                                  1.023    

Slack (MET) :             1.023ns  (arrival time - required time)
  Source:                 safe_reset/sync_clock4/gen_reset_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource_1/AsyncValidSync/source_valid/sync_3/reg_0/q_reg_c/CLR
                            (removal check against rising-edge clock mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.008ns  (logic 0.077ns (3.835%)  route 1.931ns (96.165%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.757ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.441ns
    Source Clock Delay      (SCD):    1.677ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.130ns
  Clock Net Delay (Source):      1.526ns (routing 0.605ns, distribution 0.921ns)
  Clock Net Delay (Destination): 0.844ns (routing 0.097ns, distribution 0.747ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X1Y292        BUFGCE                       0.000     0.000 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.506     0.506    vcu118_sys_clock_mmcm0/inst/clk_in1
    MMCM_X1Y11           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.492     0.014 r  vcu118_sys_clock_mmcm0/inst/mmcme3_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.123     0.137    vcu118_sys_clock_mmcm0/inst/clk_out4_clk_wiz_0
    BUFGCE_X1Y266        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.014     0.151 r  vcu118_sys_clock_mmcm0/inst/clkout4_buf/O
    X3Y9 (CLOCK_ROOT)    net (fo=65582, routed)       1.526     1.677    safe_reset/sync_clock4/clk_out4
    SLICE_X111Y745       FDPE                                         r  safe_reset/sync_clock4/gen_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y745       FDPE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.716 f  safe_reset/sync_clock4/gen_reset_reg[0]/Q
                         net (fo=3178, routed)        1.144     2.860    safe_reset/sync_clock4/Q[0]
    SLICE_X112Y720       LUT2 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.038     2.898 f  safe_reset/sync_clock4/q_i_1__79/O
                         net (fo=10, routed)          0.787     3.685    dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource_1/AsyncValidSync/source_valid/sync_3/reg_0/gen_reset_reg[0]
    SLICE_X110Y719       FDCE                                         f  dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource_1/AsyncValidSync/source_valid/sync_3/reg_0/q_reg_c/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.369     0.369 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000     0.369    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.369 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.372     0.741    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.016     0.757 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.510     1.267    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.170     1.437 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.144     1.581    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y326        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.016     1.597 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y13 (CLOCK_ROOT)   net (fo=22006, routed)       0.844     2.441    dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource_1/AsyncValidSync/source_valid/sync_3/reg_0/c0_ddr4_ui_clk
    SLICE_X110Y719       FDCE                                         r  dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource_1/AsyncValidSync/source_valid/sync_3/reg_0/q_reg_c/C
                         clock pessimism             -0.007     2.434    
                         clock uncertainty            0.248     2.682    
    SLICE_X110Y719       FDCE (Remov_FFF_SLICEM_C_CLR)
                                                     -0.020     2.662    dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource_1/AsyncValidSync/source_valid/sync_3/reg_0/q_reg_c
  -------------------------------------------------------------------
                         required time                         -2.662    
                         arrival time                           3.685    
  -------------------------------------------------------------------
                         slack                                  1.023    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  mmcm_clkout0
  To Clock:  mmcm_clkout0

Setup :            0  Failing Endpoints,  Worst Slack        1.970ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.970ns  (required time - arrival time)
  Source:                 dut_/xilinxvcu118mig_1/island/blackbox/inst/div_clk_rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource/ridx_gray/sync_0/reg_1/q_reg/CLR
                            (recovery check against rising-edge clock mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (mmcm_clkout0 rise@5.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        2.739ns  (logic 0.079ns (2.884%)  route 2.660ns (97.116%))
  Logic Levels:           0  
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.135ns = ( 8.135 - 5.000 ) 
    Source Clock Delay      (SCD):    3.707ns
    Clock Pessimism Removal (CPR):    0.411ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.264ns (routing 0.160ns, distribution 1.104ns)
  Clock Net Delay (Destination): 1.092ns (routing 0.148ns, distribution 0.944ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.471     0.471 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000     0.471    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.471 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.580     1.051    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.075 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.824     1.899    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.293     2.192 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227     2.419    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y326        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.443 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y13 (CLOCK_ROOT)   net (fo=22006, routed)       1.264     3.707    dut_/xilinxvcu118mig_1/island/blackbox/inst/c0_ddr4_ui_clk
    SLICE_X112Y720       FDRE                                         r  dut_/xilinxvcu118mig_1/island/blackbox/inst/div_clk_rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y720       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.786 f  dut_/xilinxvcu118mig_1/island/blackbox/inst/div_clk_rst_r1_reg/Q
                         net (fo=105, routed)         2.660     6.446    dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource/ridx_gray/sync_0/reg_1/c0_ddr4_ui_clk_sync_rst
    SLICE_X112Y792       FDCE                                         f  dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource/ridx_gray/sync_0/reg_1/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      5.000     5.000 r  
    E12                                               0.000     5.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.392     5.392 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000     5.392    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.392 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.497     5.889    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.021     5.910 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.729     6.639    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.190     6.829 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.193     7.022    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y326        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.021     7.043 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y13 (CLOCK_ROOT)   net (fo=22006, routed)       1.092     8.135    dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource/ridx_gray/sync_0/reg_1/c0_ddr4_ui_clk
    SLICE_X112Y792       FDCE                                         r  dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource/ridx_gray/sync_0/reg_1/q_reg/C
                         clock pessimism              0.411     8.547    
                         clock uncertainty           -0.065     8.482    
    SLICE_X112Y792       FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.066     8.416    dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource/ridx_gray/sync_0/reg_1/q_reg
  -------------------------------------------------------------------
                         required time                          8.416    
                         arrival time                          -6.446    
  -------------------------------------------------------------------
                         slack                                  1.970    

Slack (MET) :             1.970ns  (required time - arrival time)
  Source:                 dut_/xilinxvcu118mig_1/island/blackbox/inst/div_clk_rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource/ridx_gray/sync_0/reg_2/q_reg/CLR
                            (recovery check against rising-edge clock mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (mmcm_clkout0 rise@5.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        2.739ns  (logic 0.079ns (2.884%)  route 2.660ns (97.116%))
  Logic Levels:           0  
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.135ns = ( 8.135 - 5.000 ) 
    Source Clock Delay      (SCD):    3.707ns
    Clock Pessimism Removal (CPR):    0.411ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.264ns (routing 0.160ns, distribution 1.104ns)
  Clock Net Delay (Destination): 1.092ns (routing 0.148ns, distribution 0.944ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.471     0.471 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000     0.471    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.471 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.580     1.051    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.075 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.824     1.899    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.293     2.192 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227     2.419    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y326        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.443 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y13 (CLOCK_ROOT)   net (fo=22006, routed)       1.264     3.707    dut_/xilinxvcu118mig_1/island/blackbox/inst/c0_ddr4_ui_clk
    SLICE_X112Y720       FDRE                                         r  dut_/xilinxvcu118mig_1/island/blackbox/inst/div_clk_rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y720       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.786 f  dut_/xilinxvcu118mig_1/island/blackbox/inst/div_clk_rst_r1_reg/Q
                         net (fo=105, routed)         2.660     6.446    dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource/ridx_gray/sync_0/reg_2/c0_ddr4_ui_clk_sync_rst
    SLICE_X112Y792       FDCE                                         f  dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource/ridx_gray/sync_0/reg_2/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      5.000     5.000 r  
    E12                                               0.000     5.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.392     5.392 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000     5.392    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.392 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.497     5.889    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.021     5.910 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.729     6.639    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.190     6.829 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.193     7.022    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y326        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.021     7.043 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y13 (CLOCK_ROOT)   net (fo=22006, routed)       1.092     8.135    dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource/ridx_gray/sync_0/reg_2/c0_ddr4_ui_clk
    SLICE_X112Y792       FDCE                                         r  dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource/ridx_gray/sync_0/reg_2/q_reg/C
                         clock pessimism              0.411     8.547    
                         clock uncertainty           -0.065     8.482    
    SLICE_X112Y792       FDCE (Recov_EFF2_SLICEL_C_CLR)
                                                     -0.066     8.416    dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource/ridx_gray/sync_0/reg_2/q_reg
  -------------------------------------------------------------------
                         required time                          8.416    
                         arrival time                          -6.446    
  -------------------------------------------------------------------
                         slack                                  1.970    

Slack (MET) :             1.970ns  (required time - arrival time)
  Source:                 dut_/xilinxvcu118mig_1/island/blackbox/inst/div_clk_rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource/ridx_gray/sync_1/reg_1/q_reg/CLR
                            (recovery check against rising-edge clock mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (mmcm_clkout0 rise@5.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        2.739ns  (logic 0.079ns (2.884%)  route 2.660ns (97.116%))
  Logic Levels:           0  
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.135ns = ( 8.135 - 5.000 ) 
    Source Clock Delay      (SCD):    3.707ns
    Clock Pessimism Removal (CPR):    0.411ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.264ns (routing 0.160ns, distribution 1.104ns)
  Clock Net Delay (Destination): 1.092ns (routing 0.148ns, distribution 0.944ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.471     0.471 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000     0.471    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.471 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.580     1.051    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.075 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.824     1.899    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.293     2.192 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227     2.419    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y326        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.443 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y13 (CLOCK_ROOT)   net (fo=22006, routed)       1.264     3.707    dut_/xilinxvcu118mig_1/island/blackbox/inst/c0_ddr4_ui_clk
    SLICE_X112Y720       FDRE                                         r  dut_/xilinxvcu118mig_1/island/blackbox/inst/div_clk_rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y720       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.786 f  dut_/xilinxvcu118mig_1/island/blackbox/inst/div_clk_rst_r1_reg/Q
                         net (fo=105, routed)         2.660     6.446    dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource/ridx_gray/sync_1/reg_1/c0_ddr4_ui_clk_sync_rst
    SLICE_X112Y792       FDCE                                         f  dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource/ridx_gray/sync_1/reg_1/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      5.000     5.000 r  
    E12                                               0.000     5.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.392     5.392 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000     5.392    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.392 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.497     5.889    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.021     5.910 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.729     6.639    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.190     6.829 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.193     7.022    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y326        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.021     7.043 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y13 (CLOCK_ROOT)   net (fo=22006, routed)       1.092     8.135    dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource/ridx_gray/sync_1/reg_1/c0_ddr4_ui_clk
    SLICE_X112Y792       FDCE                                         r  dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource/ridx_gray/sync_1/reg_1/q_reg/C
                         clock pessimism              0.411     8.547    
                         clock uncertainty           -0.065     8.482    
    SLICE_X112Y792       FDCE (Recov_FFF_SLICEL_C_CLR)
                                                     -0.066     8.416    dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource/ridx_gray/sync_1/reg_1/q_reg
  -------------------------------------------------------------------
                         required time                          8.416    
                         arrival time                          -6.446    
  -------------------------------------------------------------------
                         slack                                  1.970    

Slack (MET) :             1.970ns  (required time - arrival time)
  Source:                 dut_/xilinxvcu118mig_1/island/blackbox/inst/div_clk_rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource/ridx_gray/sync_1/reg_2/q_reg/CLR
                            (recovery check against rising-edge clock mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (mmcm_clkout0 rise@5.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        2.739ns  (logic 0.079ns (2.884%)  route 2.660ns (97.116%))
  Logic Levels:           0  
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.135ns = ( 8.135 - 5.000 ) 
    Source Clock Delay      (SCD):    3.707ns
    Clock Pessimism Removal (CPR):    0.411ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.264ns (routing 0.160ns, distribution 1.104ns)
  Clock Net Delay (Destination): 1.092ns (routing 0.148ns, distribution 0.944ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.471     0.471 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000     0.471    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.471 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.580     1.051    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.075 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.824     1.899    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.293     2.192 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227     2.419    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y326        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.443 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y13 (CLOCK_ROOT)   net (fo=22006, routed)       1.264     3.707    dut_/xilinxvcu118mig_1/island/blackbox/inst/c0_ddr4_ui_clk
    SLICE_X112Y720       FDRE                                         r  dut_/xilinxvcu118mig_1/island/blackbox/inst/div_clk_rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y720       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.786 f  dut_/xilinxvcu118mig_1/island/blackbox/inst/div_clk_rst_r1_reg/Q
                         net (fo=105, routed)         2.660     6.446    dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource/ridx_gray/sync_1/reg_2/c0_ddr4_ui_clk_sync_rst
    SLICE_X112Y792       FDCE                                         f  dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource/ridx_gray/sync_1/reg_2/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      5.000     5.000 r  
    E12                                               0.000     5.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.392     5.392 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000     5.392    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.392 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.497     5.889    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.021     5.910 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.729     6.639    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.190     6.829 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.193     7.022    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y326        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.021     7.043 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y13 (CLOCK_ROOT)   net (fo=22006, routed)       1.092     8.135    dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource/ridx_gray/sync_1/reg_2/c0_ddr4_ui_clk
    SLICE_X112Y792       FDCE                                         r  dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource/ridx_gray/sync_1/reg_2/q_reg/C
                         clock pessimism              0.411     8.547    
                         clock uncertainty           -0.065     8.482    
    SLICE_X112Y792       FDCE (Recov_FFF2_SLICEL_C_CLR)
                                                     -0.066     8.416    dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource/ridx_gray/sync_1/reg_2/q_reg
  -------------------------------------------------------------------
                         required time                          8.416    
                         arrival time                          -6.446    
  -------------------------------------------------------------------
                         slack                                  1.970    

Slack (MET) :             1.970ns  (required time - arrival time)
  Source:                 dut_/xilinxvcu118mig_1/island/blackbox/inst/div_clk_rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource/ridx_gray/sync_2/reg_1/q_reg/CLR
                            (recovery check against rising-edge clock mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (mmcm_clkout0 rise@5.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        2.739ns  (logic 0.079ns (2.884%)  route 2.660ns (97.116%))
  Logic Levels:           0  
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.135ns = ( 8.135 - 5.000 ) 
    Source Clock Delay      (SCD):    3.707ns
    Clock Pessimism Removal (CPR):    0.411ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.264ns (routing 0.160ns, distribution 1.104ns)
  Clock Net Delay (Destination): 1.092ns (routing 0.148ns, distribution 0.944ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.471     0.471 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000     0.471    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.471 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.580     1.051    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.075 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.824     1.899    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.293     2.192 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227     2.419    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y326        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.443 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y13 (CLOCK_ROOT)   net (fo=22006, routed)       1.264     3.707    dut_/xilinxvcu118mig_1/island/blackbox/inst/c0_ddr4_ui_clk
    SLICE_X112Y720       FDRE                                         r  dut_/xilinxvcu118mig_1/island/blackbox/inst/div_clk_rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y720       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.786 f  dut_/xilinxvcu118mig_1/island/blackbox/inst/div_clk_rst_r1_reg/Q
                         net (fo=105, routed)         2.660     6.446    dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource/ridx_gray/sync_2/reg_1/c0_ddr4_ui_clk_sync_rst
    SLICE_X112Y792       FDCE                                         f  dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource/ridx_gray/sync_2/reg_1/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      5.000     5.000 r  
    E12                                               0.000     5.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.392     5.392 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000     5.392    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.392 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.497     5.889    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.021     5.910 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.729     6.639    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.190     6.829 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.193     7.022    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y326        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.021     7.043 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y13 (CLOCK_ROOT)   net (fo=22006, routed)       1.092     8.135    dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource/ridx_gray/sync_2/reg_1/c0_ddr4_ui_clk
    SLICE_X112Y792       FDCE                                         r  dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource/ridx_gray/sync_2/reg_1/q_reg/C
                         clock pessimism              0.411     8.547    
                         clock uncertainty           -0.065     8.482    
    SLICE_X112Y792       FDCE (Recov_GFF_SLICEL_C_CLR)
                                                     -0.066     8.416    dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource/ridx_gray/sync_2/reg_1/q_reg
  -------------------------------------------------------------------
                         required time                          8.416    
                         arrival time                          -6.446    
  -------------------------------------------------------------------
                         slack                                  1.970    

Slack (MET) :             1.970ns  (required time - arrival time)
  Source:                 dut_/xilinxvcu118mig_1/island/blackbox/inst/div_clk_rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource/ridx_gray/sync_2/reg_2/q_reg/CLR
                            (recovery check against rising-edge clock mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (mmcm_clkout0 rise@5.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        2.739ns  (logic 0.079ns (2.884%)  route 2.660ns (97.116%))
  Logic Levels:           0  
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.135ns = ( 8.135 - 5.000 ) 
    Source Clock Delay      (SCD):    3.707ns
    Clock Pessimism Removal (CPR):    0.411ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.264ns (routing 0.160ns, distribution 1.104ns)
  Clock Net Delay (Destination): 1.092ns (routing 0.148ns, distribution 0.944ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.471     0.471 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000     0.471    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.471 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.580     1.051    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.075 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.824     1.899    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.293     2.192 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227     2.419    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y326        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.443 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y13 (CLOCK_ROOT)   net (fo=22006, routed)       1.264     3.707    dut_/xilinxvcu118mig_1/island/blackbox/inst/c0_ddr4_ui_clk
    SLICE_X112Y720       FDRE                                         r  dut_/xilinxvcu118mig_1/island/blackbox/inst/div_clk_rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y720       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.786 f  dut_/xilinxvcu118mig_1/island/blackbox/inst/div_clk_rst_r1_reg/Q
                         net (fo=105, routed)         2.660     6.446    dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource/ridx_gray/sync_2/reg_2/c0_ddr4_ui_clk_sync_rst
    SLICE_X112Y792       FDCE                                         f  dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource/ridx_gray/sync_2/reg_2/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      5.000     5.000 r  
    E12                                               0.000     5.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.392     5.392 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000     5.392    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.392 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.497     5.889    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.021     5.910 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.729     6.639    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.190     6.829 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.193     7.022    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y326        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.021     7.043 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y13 (CLOCK_ROOT)   net (fo=22006, routed)       1.092     8.135    dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource/ridx_gray/sync_2/reg_2/c0_ddr4_ui_clk
    SLICE_X112Y792       FDCE                                         r  dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource/ridx_gray/sync_2/reg_2/q_reg/C
                         clock pessimism              0.411     8.547    
                         clock uncertainty           -0.065     8.482    
    SLICE_X112Y792       FDCE (Recov_GFF2_SLICEL_C_CLR)
                                                     -0.066     8.416    dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource/ridx_gray/sync_2/reg_2/q_reg
  -------------------------------------------------------------------
                         required time                          8.416    
                         arrival time                          -6.446    
  -------------------------------------------------------------------
                         slack                                  1.970    

Slack (MET) :             2.277ns  (required time - arrival time)
  Source:                 dut_/xilinxvcu118mig_1/island/blackbox/inst/div_clk_rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSink_2/widx_gray/sync_0/reg_0/q_reg/CLR
                            (recovery check against rising-edge clock mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (mmcm_clkout0 rise@5.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        2.531ns  (logic 0.079ns (3.121%)  route 2.452ns (96.879%))
  Logic Levels:           0  
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.234ns = ( 8.234 - 5.000 ) 
    Source Clock Delay      (SCD):    3.707ns
    Clock Pessimism Removal (CPR):    0.411ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.264ns (routing 0.160ns, distribution 1.104ns)
  Clock Net Delay (Destination): 1.191ns (routing 0.148ns, distribution 1.043ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.471     0.471 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000     0.471    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.471 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.580     1.051    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.075 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.824     1.899    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.293     2.192 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227     2.419    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y326        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.443 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y13 (CLOCK_ROOT)   net (fo=22006, routed)       1.264     3.707    dut_/xilinxvcu118mig_1/island/blackbox/inst/c0_ddr4_ui_clk
    SLICE_X112Y720       FDRE                                         r  dut_/xilinxvcu118mig_1/island/blackbox/inst/div_clk_rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y720       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.786 f  dut_/xilinxvcu118mig_1/island/blackbox/inst/div_clk_rst_r1_reg/Q
                         net (fo=105, routed)         2.452     6.238    dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSink_2/widx_gray/sync_0/reg_0/c0_ddr4_ui_clk_sync_rst
    SLICE_X111Y795       FDCE                                         f  dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSink_2/widx_gray/sync_0/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      5.000     5.000 r  
    E12                                               0.000     5.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.392     5.392 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000     5.392    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.392 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.497     5.889    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.021     5.910 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.729     6.639    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.190     6.829 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.193     7.022    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y326        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.021     7.043 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y13 (CLOCK_ROOT)   net (fo=22006, routed)       1.191     8.234    dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSink_2/widx_gray/sync_0/reg_0/c0_ddr4_ui_clk
    SLICE_X111Y795       FDCE                                         r  dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSink_2/widx_gray/sync_0/reg_0/q_reg/C
                         clock pessimism              0.411     8.646    
                         clock uncertainty           -0.065     8.581    
    SLICE_X111Y795       FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.066     8.515    dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSink_2/widx_gray/sync_0/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                          8.515    
                         arrival time                          -6.238    
  -------------------------------------------------------------------
                         slack                                  2.277    

Slack (MET) :             2.277ns  (required time - arrival time)
  Source:                 dut_/xilinxvcu118mig_1/island/blackbox/inst/div_clk_rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSink_2/widx_gray/sync_0/reg_1/q_reg/CLR
                            (recovery check against rising-edge clock mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (mmcm_clkout0 rise@5.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        2.531ns  (logic 0.079ns (3.121%)  route 2.452ns (96.879%))
  Logic Levels:           0  
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.234ns = ( 8.234 - 5.000 ) 
    Source Clock Delay      (SCD):    3.707ns
    Clock Pessimism Removal (CPR):    0.411ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.264ns (routing 0.160ns, distribution 1.104ns)
  Clock Net Delay (Destination): 1.191ns (routing 0.148ns, distribution 1.043ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.471     0.471 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000     0.471    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.471 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.580     1.051    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.075 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.824     1.899    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.293     2.192 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227     2.419    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y326        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.443 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y13 (CLOCK_ROOT)   net (fo=22006, routed)       1.264     3.707    dut_/xilinxvcu118mig_1/island/blackbox/inst/c0_ddr4_ui_clk
    SLICE_X112Y720       FDRE                                         r  dut_/xilinxvcu118mig_1/island/blackbox/inst/div_clk_rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y720       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.786 f  dut_/xilinxvcu118mig_1/island/blackbox/inst/div_clk_rst_r1_reg/Q
                         net (fo=105, routed)         2.452     6.238    dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSink_2/widx_gray/sync_0/reg_1/c0_ddr4_ui_clk_sync_rst
    SLICE_X111Y795       FDCE                                         f  dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSink_2/widx_gray/sync_0/reg_1/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      5.000     5.000 r  
    E12                                               0.000     5.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.392     5.392 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000     5.392    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.392 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.497     5.889    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.021     5.910 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.729     6.639    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.190     6.829 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.193     7.022    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y326        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.021     7.043 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y13 (CLOCK_ROOT)   net (fo=22006, routed)       1.191     8.234    dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSink_2/widx_gray/sync_0/reg_1/c0_ddr4_ui_clk
    SLICE_X111Y795       FDCE                                         r  dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSink_2/widx_gray/sync_0/reg_1/q_reg/C
                         clock pessimism              0.411     8.646    
                         clock uncertainty           -0.065     8.581    
    SLICE_X111Y795       FDCE (Recov_AFF2_SLICEL_C_CLR)
                                                     -0.066     8.515    dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSink_2/widx_gray/sync_0/reg_1/q_reg
  -------------------------------------------------------------------
                         required time                          8.515    
                         arrival time                          -6.238    
  -------------------------------------------------------------------
                         slack                                  2.277    

Slack (MET) :             2.277ns  (required time - arrival time)
  Source:                 dut_/xilinxvcu118mig_1/island/blackbox/inst/div_clk_rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSink_2/widx_gray/sync_0/reg_2/q_reg/CLR
                            (recovery check against rising-edge clock mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (mmcm_clkout0 rise@5.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        2.531ns  (logic 0.079ns (3.121%)  route 2.452ns (96.879%))
  Logic Levels:           0  
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.234ns = ( 8.234 - 5.000 ) 
    Source Clock Delay      (SCD):    3.707ns
    Clock Pessimism Removal (CPR):    0.411ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.264ns (routing 0.160ns, distribution 1.104ns)
  Clock Net Delay (Destination): 1.191ns (routing 0.148ns, distribution 1.043ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.471     0.471 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000     0.471    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.471 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.580     1.051    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.075 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.824     1.899    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.293     2.192 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227     2.419    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y326        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.443 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y13 (CLOCK_ROOT)   net (fo=22006, routed)       1.264     3.707    dut_/xilinxvcu118mig_1/island/blackbox/inst/c0_ddr4_ui_clk
    SLICE_X112Y720       FDRE                                         r  dut_/xilinxvcu118mig_1/island/blackbox/inst/div_clk_rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y720       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.786 f  dut_/xilinxvcu118mig_1/island/blackbox/inst/div_clk_rst_r1_reg/Q
                         net (fo=105, routed)         2.452     6.238    dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSink_2/widx_gray/sync_0/reg_2/c0_ddr4_ui_clk_sync_rst
    SLICE_X111Y795       FDCE                                         f  dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSink_2/widx_gray/sync_0/reg_2/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      5.000     5.000 r  
    E12                                               0.000     5.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.392     5.392 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000     5.392    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.392 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.497     5.889    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.021     5.910 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.729     6.639    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.190     6.829 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.193     7.022    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y326        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.021     7.043 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y13 (CLOCK_ROOT)   net (fo=22006, routed)       1.191     8.234    dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSink_2/widx_gray/sync_0/reg_2/c0_ddr4_ui_clk
    SLICE_X111Y795       FDCE                                         r  dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSink_2/widx_gray/sync_0/reg_2/q_reg/C
                         clock pessimism              0.411     8.646    
                         clock uncertainty           -0.065     8.581    
    SLICE_X111Y795       FDCE (Recov_BFF_SLICEL_C_CLR)
                                                     -0.066     8.515    dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSink_2/widx_gray/sync_0/reg_2/q_reg
  -------------------------------------------------------------------
                         required time                          8.515    
                         arrival time                          -6.238    
  -------------------------------------------------------------------
                         slack                                  2.277    

Slack (MET) :             2.277ns  (required time - arrival time)
  Source:                 dut_/xilinxvcu118mig_1/island/blackbox/inst/div_clk_rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSink_2/widx_gray/sync_0/reg_3/q_reg/CLR
                            (recovery check against rising-edge clock mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (mmcm_clkout0 rise@5.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        2.531ns  (logic 0.079ns (3.121%)  route 2.452ns (96.879%))
  Logic Levels:           0  
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.234ns = ( 8.234 - 5.000 ) 
    Source Clock Delay      (SCD):    3.707ns
    Clock Pessimism Removal (CPR):    0.411ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.264ns (routing 0.160ns, distribution 1.104ns)
  Clock Net Delay (Destination): 1.191ns (routing 0.148ns, distribution 1.043ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.471     0.471 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000     0.471    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.471 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.580     1.051    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.075 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.824     1.899    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.293     2.192 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227     2.419    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y326        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.443 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y13 (CLOCK_ROOT)   net (fo=22006, routed)       1.264     3.707    dut_/xilinxvcu118mig_1/island/blackbox/inst/c0_ddr4_ui_clk
    SLICE_X112Y720       FDRE                                         r  dut_/xilinxvcu118mig_1/island/blackbox/inst/div_clk_rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y720       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.786 f  dut_/xilinxvcu118mig_1/island/blackbox/inst/div_clk_rst_r1_reg/Q
                         net (fo=105, routed)         2.452     6.238    dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSink_2/widx_gray/sync_0/reg_3/c0_ddr4_ui_clk_sync_rst
    SLICE_X111Y795       FDCE                                         f  dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSink_2/widx_gray/sync_0/reg_3/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      5.000     5.000 r  
    E12                                               0.000     5.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.392     5.392 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000     5.392    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.392 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.497     5.889    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.021     5.910 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.729     6.639    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.190     6.829 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.193     7.022    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y326        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.021     7.043 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y13 (CLOCK_ROOT)   net (fo=22006, routed)       1.191     8.234    dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSink_2/widx_gray/sync_0/reg_3/c0_ddr4_ui_clk
    SLICE_X111Y795       FDCE                                         r  dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSink_2/widx_gray/sync_0/reg_3/q_reg/C
                         clock pessimism              0.411     8.646    
                         clock uncertainty           -0.065     8.581    
    SLICE_X111Y795       FDCE (Recov_BFF2_SLICEL_C_CLR)
                                                     -0.066     8.515    dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSink_2/widx_gray/sync_0/reg_3/q_reg
  -------------------------------------------------------------------
                         required time                          8.515    
                         arrival time                          -6.238    
  -------------------------------------------------------------------
                         slack                                  2.277    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 dut_/xilinxvcu118mig_1/island/blackbox/inst/div_clk_rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSink_1/AsyncValidSync_2/sink_valid/sync_1/reg_0/q_reg/CLR
                            (removal check against rising-edge clock mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout0 rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.039ns (13.220%)  route 0.256ns (86.780%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.393ns
    Source Clock Delay      (SCD):    2.080ns
    Clock Pessimism Removal (CPR):    0.261ns
  Clock Net Delay (Source):      0.707ns (routing 0.090ns, distribution 0.617ns)
  Clock Net Delay (Destination): 0.796ns (routing 0.097ns, distribution 0.699ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.317     0.317 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000     0.317    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.317 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.319     0.636    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.014     0.650 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.456     1.106    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.130     1.236 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.123     1.359    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y326        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.014     1.373 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y13 (CLOCK_ROOT)   net (fo=22006, routed)       0.707     2.080    dut_/xilinxvcu118mig_1/island/blackbox/inst/c0_ddr4_ui_clk
    SLICE_X112Y720       FDRE                                         r  dut_/xilinxvcu118mig_1/island/blackbox/inst/div_clk_rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y720       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     2.119 f  dut_/xilinxvcu118mig_1/island/blackbox/inst/div_clk_rst_r1_reg/Q
                         net (fo=105, routed)         0.256     2.375    dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSink_1/AsyncValidSync_2/sink_valid/sync_1/reg_0/c0_ddr4_ui_clk_sync_rst
    SLICE_X113Y739       FDCE                                         f  dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSink_1/AsyncValidSync_2/sink_valid/sync_1/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.369     0.369 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000     0.369    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.369 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.372     0.741    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.016     0.757 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.510     1.267    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.170     1.437 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.144     1.581    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y326        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.016     1.597 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y13 (CLOCK_ROOT)   net (fo=22006, routed)       0.796     2.393    dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSink_1/AsyncValidSync_2/sink_valid/sync_1/reg_0/c0_ddr4_ui_clk
    SLICE_X113Y739       FDCE                                         r  dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSink_1/AsyncValidSync_2/sink_valid/sync_1/reg_0/q_reg/C
                         clock pessimism             -0.261     2.131    
    SLICE_X113Y739       FDCE (Remov_EFF_SLICEM_C_CLR)
                                                     -0.020     2.111    dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSink_1/AsyncValidSync_2/sink_valid/sync_1/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                         -2.111    
                         arrival time                           2.375    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 dut_/xilinxvcu118mig_1/island/blackbox/inst/div_clk_rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSink_1/AsyncValidSync_2/sink_valid/sync_2/reg_0/q_reg/CLR
                            (removal check against rising-edge clock mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout0 rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.039ns (10.026%)  route 0.350ns (89.974%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.415ns
    Source Clock Delay      (SCD):    2.080ns
    Clock Pessimism Removal (CPR):    0.261ns
  Clock Net Delay (Source):      0.707ns (routing 0.090ns, distribution 0.617ns)
  Clock Net Delay (Destination): 0.818ns (routing 0.097ns, distribution 0.721ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.317     0.317 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000     0.317    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.317 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.319     0.636    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.014     0.650 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.456     1.106    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.130     1.236 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.123     1.359    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y326        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.014     1.373 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y13 (CLOCK_ROOT)   net (fo=22006, routed)       0.707     2.080    dut_/xilinxvcu118mig_1/island/blackbox/inst/c0_ddr4_ui_clk
    SLICE_X112Y720       FDRE                                         r  dut_/xilinxvcu118mig_1/island/blackbox/inst/div_clk_rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y720       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     2.119 f  dut_/xilinxvcu118mig_1/island/blackbox/inst/div_clk_rst_r1_reg/Q
                         net (fo=105, routed)         0.350     2.469    dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSink_1/AsyncValidSync_2/sink_valid/sync_2/reg_0/c0_ddr4_ui_clk_sync_rst
    SLICE_X113Y731       FDCE                                         f  dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSink_1/AsyncValidSync_2/sink_valid/sync_2/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.369     0.369 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000     0.369    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.369 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.372     0.741    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.016     0.757 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.510     1.267    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.170     1.437 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.144     1.581    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y326        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.016     1.597 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y13 (CLOCK_ROOT)   net (fo=22006, routed)       0.818     2.415    dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSink_1/AsyncValidSync_2/sink_valid/sync_2/reg_0/c0_ddr4_ui_clk
    SLICE_X113Y731       FDCE                                         r  dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSink_1/AsyncValidSync_2/sink_valid/sync_2/reg_0/q_reg/C
                         clock pessimism             -0.261     2.154    
    SLICE_X113Y731       FDCE (Remov_EFF_SLICEM_C_CLR)
                                                     -0.020     2.134    dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSink_1/AsyncValidSync_2/sink_valid/sync_2/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                         -2.134    
                         arrival time                           2.469    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.379ns  (arrival time - required time)
  Source:                 dut_/xilinxvcu118mig_1/island/blackbox/inst/div_clk_rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSink_1/AsyncValidSync_2/sink_valid/sync_0/reg_0/q_reg/CLR
                            (removal check against rising-edge clock mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout0 rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.039ns (9.630%)  route 0.366ns (90.370%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.388ns
    Source Clock Delay      (SCD):    2.080ns
    Clock Pessimism Removal (CPR):    0.261ns
  Clock Net Delay (Source):      0.707ns (routing 0.090ns, distribution 0.617ns)
  Clock Net Delay (Destination): 0.791ns (routing 0.097ns, distribution 0.694ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.317     0.317 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000     0.317    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.317 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.319     0.636    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.014     0.650 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.456     1.106    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.130     1.236 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.123     1.359    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y326        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.014     1.373 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y13 (CLOCK_ROOT)   net (fo=22006, routed)       0.707     2.080    dut_/xilinxvcu118mig_1/island/blackbox/inst/c0_ddr4_ui_clk
    SLICE_X112Y720       FDRE                                         r  dut_/xilinxvcu118mig_1/island/blackbox/inst/div_clk_rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y720       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     2.119 f  dut_/xilinxvcu118mig_1/island/blackbox/inst/div_clk_rst_r1_reg/Q
                         net (fo=105, routed)         0.366     2.485    dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSink_1/AsyncValidSync_2/sink_valid/sync_0/reg_0/c0_ddr4_ui_clk_sync_rst
    SLICE_X113Y746       FDCE                                         f  dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSink_1/AsyncValidSync_2/sink_valid/sync_0/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.369     0.369 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000     0.369    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.369 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.372     0.741    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.016     0.757 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.510     1.267    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.170     1.437 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.144     1.581    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y326        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.016     1.597 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y13 (CLOCK_ROOT)   net (fo=22006, routed)       0.791     2.388    dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSink_1/AsyncValidSync_2/sink_valid/sync_0/reg_0/c0_ddr4_ui_clk
    SLICE_X113Y746       FDCE                                         r  dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSink_1/AsyncValidSync_2/sink_valid/sync_0/reg_0/q_reg/C
                         clock pessimism             -0.261     2.126    
    SLICE_X113Y746       FDCE (Remov_EFF_SLICEM_C_CLR)
                                                     -0.020     2.106    dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSink_1/AsyncValidSync_2/sink_valid/sync_0/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                         -2.106    
                         arrival time                           2.485    
  -------------------------------------------------------------------
                         slack                                  0.379    

Slack (MET) :             0.463ns  (arrival time - required time)
  Source:                 dut_/xilinxvcu118mig_1/island/blackbox/inst/div_clk_rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSink/widx_gray/sync_2/reg_3/q_reg/CLR
                            (removal check against rising-edge clock mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout0 rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.039ns (8.091%)  route 0.443ns (91.909%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.381ns
    Source Clock Delay      (SCD):    2.080ns
    Clock Pessimism Removal (CPR):    0.261ns
  Clock Net Delay (Source):      0.707ns (routing 0.090ns, distribution 0.617ns)
  Clock Net Delay (Destination): 0.784ns (routing 0.097ns, distribution 0.687ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.317     0.317 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000     0.317    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.317 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.319     0.636    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.014     0.650 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.456     1.106    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.130     1.236 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.123     1.359    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y326        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.014     1.373 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y13 (CLOCK_ROOT)   net (fo=22006, routed)       0.707     2.080    dut_/xilinxvcu118mig_1/island/blackbox/inst/c0_ddr4_ui_clk
    SLICE_X112Y720       FDRE                                         r  dut_/xilinxvcu118mig_1/island/blackbox/inst/div_clk_rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y720       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     2.119 f  dut_/xilinxvcu118mig_1/island/blackbox/inst/div_clk_rst_r1_reg/Q
                         net (fo=105, routed)         0.443     2.562    dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSink/widx_gray/sync_2/reg_3/c0_ddr4_ui_clk_sync_rst
    SLICE_X116Y761       FDCE                                         f  dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSink/widx_gray/sync_2/reg_3/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.369     0.369 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000     0.369    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.369 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.372     0.741    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.016     0.757 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.510     1.267    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.170     1.437 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.144     1.581    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y326        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.016     1.597 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y13 (CLOCK_ROOT)   net (fo=22006, routed)       0.784     2.381    dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSink/widx_gray/sync_2/reg_3/c0_ddr4_ui_clk
    SLICE_X116Y761       FDCE                                         r  dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSink/widx_gray/sync_2/reg_3/q_reg/C
                         clock pessimism             -0.261     2.119    
    SLICE_X116Y761       FDCE (Remov_EFF_SLICEM_C_CLR)
                                                     -0.020     2.099    dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSink/widx_gray/sync_2/reg_3/q_reg
  -------------------------------------------------------------------
                         required time                         -2.099    
                         arrival time                           2.562    
  -------------------------------------------------------------------
                         slack                                  0.463    

Slack (MET) :             0.465ns  (arrival time - required time)
  Source:                 dut_/xilinxvcu118mig_1/island/blackbox/inst/div_clk_rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource_1/ridx_gray/sync_2/reg_2/q_reg/CLR
                            (removal check against rising-edge clock mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout0 rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.558ns  (logic 0.039ns (6.989%)  route 0.519ns (93.011%))
  Logic Levels:           0  
  Clock Path Skew:        0.113ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.456ns
    Source Clock Delay      (SCD):    2.080ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Net Delay (Source):      0.707ns (routing 0.090ns, distribution 0.617ns)
  Clock Net Delay (Destination): 0.859ns (routing 0.097ns, distribution 0.762ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.317     0.317 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000     0.317    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.317 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.319     0.636    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.014     0.650 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.456     1.106    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.130     1.236 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.123     1.359    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y326        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.014     1.373 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y13 (CLOCK_ROOT)   net (fo=22006, routed)       0.707     2.080    dut_/xilinxvcu118mig_1/island/blackbox/inst/c0_ddr4_ui_clk
    SLICE_X112Y720       FDRE                                         r  dut_/xilinxvcu118mig_1/island/blackbox/inst/div_clk_rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y720       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     2.119 f  dut_/xilinxvcu118mig_1/island/blackbox/inst/div_clk_rst_r1_reg/Q
                         net (fo=105, routed)         0.519     2.638    dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource_1/ridx_gray/sync_2/reg_2/c0_ddr4_ui_clk_sync_rst
    SLICE_X109Y746       FDCE                                         f  dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource_1/ridx_gray/sync_2/reg_2/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.369     0.369 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000     0.369    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.369 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.372     0.741    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.016     0.757 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.510     1.267    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.170     1.437 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.144     1.581    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y326        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.016     1.597 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y13 (CLOCK_ROOT)   net (fo=22006, routed)       0.859     2.456    dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource_1/ridx_gray/sync_2/reg_2/c0_ddr4_ui_clk
    SLICE_X109Y746       FDCE                                         r  dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource_1/ridx_gray/sync_2/reg_2/q_reg/C
                         clock pessimism             -0.263     2.193    
    SLICE_X109Y746       FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.020     2.173    dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource_1/ridx_gray/sync_2/reg_2/q_reg
  -------------------------------------------------------------------
                         required time                         -2.173    
                         arrival time                           2.638    
  -------------------------------------------------------------------
                         slack                                  0.465    

Slack (MET) :             0.466ns  (arrival time - required time)
  Source:                 dut_/xilinxvcu118mig_1/island/blackbox/inst/div_clk_rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource_1/widx_bin/reg_3/q_reg/CLR
                            (removal check against rising-edge clock mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout0 rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.560ns  (logic 0.039ns (6.964%)  route 0.521ns (93.036%))
  Logic Levels:           0  
  Clock Path Skew:        0.114ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.457ns
    Source Clock Delay      (SCD):    2.080ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Net Delay (Source):      0.707ns (routing 0.090ns, distribution 0.617ns)
  Clock Net Delay (Destination): 0.860ns (routing 0.097ns, distribution 0.763ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.317     0.317 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000     0.317    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.317 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.319     0.636    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.014     0.650 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.456     1.106    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.130     1.236 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.123     1.359    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y326        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.014     1.373 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y13 (CLOCK_ROOT)   net (fo=22006, routed)       0.707     2.080    dut_/xilinxvcu118mig_1/island/blackbox/inst/c0_ddr4_ui_clk
    SLICE_X112Y720       FDRE                                         r  dut_/xilinxvcu118mig_1/island/blackbox/inst/div_clk_rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y720       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     2.119 f  dut_/xilinxvcu118mig_1/island/blackbox/inst/div_clk_rst_r1_reg/Q
                         net (fo=105, routed)         0.521     2.640    dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource_1/widx_bin/reg_3/c0_ddr4_ui_clk_sync_rst
    SLICE_X108Y746       FDCE                                         f  dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource_1/widx_bin/reg_3/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.369     0.369 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000     0.369    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.369 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.372     0.741    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.016     0.757 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.510     1.267    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.170     1.437 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.144     1.581    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y326        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.016     1.597 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y13 (CLOCK_ROOT)   net (fo=22006, routed)       0.860     2.457    dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource_1/widx_bin/reg_3/c0_ddr4_ui_clk
    SLICE_X108Y746       FDCE                                         r  dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource_1/widx_bin/reg_3/q_reg/C
                         clock pessimism             -0.263     2.194    
    SLICE_X108Y746       FDCE (Remov_AFF_SLICEM_C_CLR)
                                                     -0.020     2.174    dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource_1/widx_bin/reg_3/q_reg
  -------------------------------------------------------------------
                         required time                         -2.174    
                         arrival time                           2.640    
  -------------------------------------------------------------------
                         slack                                  0.466    

Slack (MET) :             0.466ns  (arrival time - required time)
  Source:                 dut_/xilinxvcu118mig_1/island/blackbox/inst/div_clk_rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource_1/widx_gray/reg_0/q_reg/CLR
                            (removal check against rising-edge clock mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout0 rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.560ns  (logic 0.039ns (6.964%)  route 0.521ns (93.036%))
  Logic Levels:           0  
  Clock Path Skew:        0.114ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.457ns
    Source Clock Delay      (SCD):    2.080ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Net Delay (Source):      0.707ns (routing 0.090ns, distribution 0.617ns)
  Clock Net Delay (Destination): 0.860ns (routing 0.097ns, distribution 0.763ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.317     0.317 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000     0.317    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.317 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.319     0.636    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.014     0.650 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.456     1.106    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.130     1.236 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.123     1.359    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y326        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.014     1.373 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y13 (CLOCK_ROOT)   net (fo=22006, routed)       0.707     2.080    dut_/xilinxvcu118mig_1/island/blackbox/inst/c0_ddr4_ui_clk
    SLICE_X112Y720       FDRE                                         r  dut_/xilinxvcu118mig_1/island/blackbox/inst/div_clk_rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y720       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     2.119 f  dut_/xilinxvcu118mig_1/island/blackbox/inst/div_clk_rst_r1_reg/Q
                         net (fo=105, routed)         0.521     2.640    dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource_1/widx_gray/reg_0/c0_ddr4_ui_clk_sync_rst
    SLICE_X108Y746       FDCE                                         f  dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource_1/widx_gray/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.369     0.369 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000     0.369    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.369 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.372     0.741    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.016     0.757 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.510     1.267    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.170     1.437 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.144     1.581    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y326        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.016     1.597 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y13 (CLOCK_ROOT)   net (fo=22006, routed)       0.860     2.457    dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource_1/widx_gray/reg_0/c0_ddr4_ui_clk
    SLICE_X108Y746       FDCE                                         r  dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource_1/widx_gray/reg_0/q_reg/C
                         clock pessimism             -0.263     2.194    
    SLICE_X108Y746       FDCE (Remov_AFF2_SLICEM_C_CLR)
                                                     -0.020     2.174    dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource_1/widx_gray/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                         -2.174    
                         arrival time                           2.640    
  -------------------------------------------------------------------
                         slack                                  0.466    

Slack (MET) :             0.466ns  (arrival time - required time)
  Source:                 dut_/xilinxvcu118mig_1/island/blackbox/inst/div_clk_rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource_1/widx_gray/reg_2/q_reg/CLR
                            (removal check against rising-edge clock mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout0 rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.560ns  (logic 0.039ns (6.964%)  route 0.521ns (93.036%))
  Logic Levels:           0  
  Clock Path Skew:        0.114ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.457ns
    Source Clock Delay      (SCD):    2.080ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Net Delay (Source):      0.707ns (routing 0.090ns, distribution 0.617ns)
  Clock Net Delay (Destination): 0.860ns (routing 0.097ns, distribution 0.763ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.317     0.317 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000     0.317    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.317 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.319     0.636    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.014     0.650 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.456     1.106    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.130     1.236 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.123     1.359    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y326        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.014     1.373 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y13 (CLOCK_ROOT)   net (fo=22006, routed)       0.707     2.080    dut_/xilinxvcu118mig_1/island/blackbox/inst/c0_ddr4_ui_clk
    SLICE_X112Y720       FDRE                                         r  dut_/xilinxvcu118mig_1/island/blackbox/inst/div_clk_rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y720       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     2.119 f  dut_/xilinxvcu118mig_1/island/blackbox/inst/div_clk_rst_r1_reg/Q
                         net (fo=105, routed)         0.521     2.640    dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource_1/widx_gray/reg_2/c0_ddr4_ui_clk_sync_rst
    SLICE_X108Y746       FDCE                                         f  dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource_1/widx_gray/reg_2/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.369     0.369 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000     0.369    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.369 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.372     0.741    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.016     0.757 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.510     1.267    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.170     1.437 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.144     1.581    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y326        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.016     1.597 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y13 (CLOCK_ROOT)   net (fo=22006, routed)       0.860     2.457    dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource_1/widx_gray/reg_2/c0_ddr4_ui_clk
    SLICE_X108Y746       FDCE                                         r  dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource_1/widx_gray/reg_2/q_reg/C
                         clock pessimism             -0.263     2.194    
    SLICE_X108Y746       FDCE (Remov_DFF_SLICEM_C_CLR)
                                                     -0.020     2.174    dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource_1/widx_gray/reg_2/q_reg
  -------------------------------------------------------------------
                         required time                         -2.174    
                         arrival time                           2.640    
  -------------------------------------------------------------------
                         slack                                  0.466    

Slack (MET) :             0.487ns  (arrival time - required time)
  Source:                 dut_/xilinxvcu118mig_1/island/blackbox/inst/div_clk_rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource_1/ridx_gray/sync_0/reg_1/q_reg/CLR
                            (removal check against rising-edge clock mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout0 rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.587ns  (logic 0.039ns (6.644%)  route 0.548ns (93.356%))
  Logic Levels:           0  
  Clock Path Skew:        0.120ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.463ns
    Source Clock Delay      (SCD):    2.080ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Net Delay (Source):      0.707ns (routing 0.090ns, distribution 0.617ns)
  Clock Net Delay (Destination): 0.866ns (routing 0.097ns, distribution 0.769ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.317     0.317 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000     0.317    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.317 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.319     0.636    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.014     0.650 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.456     1.106    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.130     1.236 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.123     1.359    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y326        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.014     1.373 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y13 (CLOCK_ROOT)   net (fo=22006, routed)       0.707     2.080    dut_/xilinxvcu118mig_1/island/blackbox/inst/c0_ddr4_ui_clk
    SLICE_X112Y720       FDRE                                         r  dut_/xilinxvcu118mig_1/island/blackbox/inst/div_clk_rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y720       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     2.119 f  dut_/xilinxvcu118mig_1/island/blackbox/inst/div_clk_rst_r1_reg/Q
                         net (fo=105, routed)         0.548     2.667    dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource_1/ridx_gray/sync_0/reg_1/c0_ddr4_ui_clk_sync_rst
    SLICE_X109Y748       FDCE                                         f  dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource_1/ridx_gray/sync_0/reg_1/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.369     0.369 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000     0.369    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.369 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.372     0.741    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.016     0.757 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.510     1.267    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.170     1.437 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.144     1.581    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y326        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.016     1.597 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y13 (CLOCK_ROOT)   net (fo=22006, routed)       0.866     2.463    dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource_1/ridx_gray/sync_0/reg_1/c0_ddr4_ui_clk
    SLICE_X109Y748       FDCE                                         r  dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource_1/ridx_gray/sync_0/reg_1/q_reg/C
                         clock pessimism             -0.263     2.200    
    SLICE_X109Y748       FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.020     2.180    dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource_1/ridx_gray/sync_0/reg_1/q_reg
  -------------------------------------------------------------------
                         required time                         -2.180    
                         arrival time                           2.667    
  -------------------------------------------------------------------
                         slack                                  0.487    

Slack (MET) :             0.487ns  (arrival time - required time)
  Source:                 dut_/xilinxvcu118mig_1/island/blackbox/inst/div_clk_rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource_1/ridx_gray/sync_1/reg_1/q_reg/CLR
                            (removal check against rising-edge clock mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout0 rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.587ns  (logic 0.039ns (6.644%)  route 0.548ns (93.356%))
  Logic Levels:           0  
  Clock Path Skew:        0.120ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.463ns
    Source Clock Delay      (SCD):    2.080ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Net Delay (Source):      0.707ns (routing 0.090ns, distribution 0.617ns)
  Clock Net Delay (Destination): 0.866ns (routing 0.097ns, distribution 0.769ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.317     0.317 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000     0.317    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.317 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.319     0.636    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.014     0.650 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.456     1.106    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.130     1.236 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.123     1.359    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y326        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.014     1.373 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y13 (CLOCK_ROOT)   net (fo=22006, routed)       0.707     2.080    dut_/xilinxvcu118mig_1/island/blackbox/inst/c0_ddr4_ui_clk
    SLICE_X112Y720       FDRE                                         r  dut_/xilinxvcu118mig_1/island/blackbox/inst/div_clk_rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y720       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     2.119 f  dut_/xilinxvcu118mig_1/island/blackbox/inst/div_clk_rst_r1_reg/Q
                         net (fo=105, routed)         0.548     2.667    dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource_1/ridx_gray/sync_1/reg_1/c0_ddr4_ui_clk_sync_rst
    SLICE_X109Y748       FDCE                                         f  dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource_1/ridx_gray/sync_1/reg_1/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.369     0.369 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000     0.369    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.369 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.372     0.741    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.016     0.757 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.510     1.267    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.170     1.437 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.144     1.581    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y326        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.016     1.597 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y13 (CLOCK_ROOT)   net (fo=22006, routed)       0.866     2.463    dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource_1/ridx_gray/sync_1/reg_1/c0_ddr4_ui_clk
    SLICE_X109Y748       FDCE                                         r  dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource_1/ridx_gray/sync_1/reg_1/q_reg/C
                         clock pessimism             -0.263     2.200    
    SLICE_X109Y748       FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                     -0.020     2.180    dut_/xilinxvcu118mig_1/island/axi4_async_xing_sink/AsyncQueueSource_1/ridx_gray/sync_1/reg_1/q_reg
  -------------------------------------------------------------------
                         required time                         -2.180    
                         arrival time                           2.667    
  -------------------------------------------------------------------
                         slack                                  0.487    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  mmcm_clkout5
  To Clock:  mmcm_clkout5

Setup :            0  Failing Endpoints,  Worst Slack       17.766ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.092ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.766ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
                            (recovery check against rising-edge clock mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (mmcm_clkout5 rise@20.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        2.001ns  (logic 0.222ns (11.094%)  route 1.779ns (88.906%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.990ns = ( 22.990 - 20.000 ) 
    Source Clock Delay      (SCD):    3.519ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.077ns (routing 0.160ns, distribution 0.917ns)
  Clock Net Delay (Destination): 0.948ns (routing 0.148ns, distribution 0.800ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.471     0.471 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000     0.471    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.471 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.580     1.051    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.075 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.824     1.899    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.293     2.192 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.226     2.418    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y320        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.442 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X4Y13 (CLOCK_ROOT)   net (fo=433, routed)         1.077     3.519    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X130Y807       FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y807       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.598 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.301     4.899    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ctl_reg_reg[0]
    SLICE_X128Y831       LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.143     5.042 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1__0/O
                         net (fo=20, routed)          0.478     5.520    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg_0
    SLICE_X125Y838       FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                     20.000    20.000 r  
    E12                                               0.000    20.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    20.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.392    20.392 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000    20.392    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    20.392 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.497    20.889    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.021    20.910 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.729    21.639    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.190    21.829 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.192    22.021    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y320        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.021    22.042 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X4Y13 (CLOCK_ROOT)   net (fo=433, routed)         0.948    22.990    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X125Y838       FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                         clock pessimism              0.441    23.431    
                         clock uncertainty           -0.080    23.351    
    SLICE_X125Y838       FDPE (Recov_DFF2_SLICEM_C_PRE)
                                                     -0.066    23.285    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
  -------------------------------------------------------------------
                         required time                         23.285    
                         arrival time                          -5.520    
  -------------------------------------------------------------------
                         slack                                 17.766    

Slack (MET) :             17.766ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
                            (recovery check against rising-edge clock mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (mmcm_clkout5 rise@20.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        2.001ns  (logic 0.222ns (11.094%)  route 1.779ns (88.906%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.990ns = ( 22.990 - 20.000 ) 
    Source Clock Delay      (SCD):    3.519ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.077ns (routing 0.160ns, distribution 0.917ns)
  Clock Net Delay (Destination): 0.948ns (routing 0.148ns, distribution 0.800ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.471     0.471 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000     0.471    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.471 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.580     1.051    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.075 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.824     1.899    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.293     2.192 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.226     2.418    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y320        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.442 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X4Y13 (CLOCK_ROOT)   net (fo=433, routed)         1.077     3.519    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X130Y807       FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y807       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.598 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.301     4.899    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ctl_reg_reg[0]
    SLICE_X128Y831       LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.143     5.042 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1__0/O
                         net (fo=20, routed)          0.478     5.520    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg_0
    SLICE_X125Y838       FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                     20.000    20.000 r  
    E12                                               0.000    20.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    20.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.392    20.392 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000    20.392    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    20.392 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.497    20.889    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.021    20.910 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.729    21.639    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.190    21.829 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.192    22.021    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y320        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.021    22.042 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X4Y13 (CLOCK_ROOT)   net (fo=433, routed)         0.948    22.990    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X125Y838       FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism              0.441    23.431    
                         clock uncertainty           -0.080    23.351    
    SLICE_X125Y838       FDPE (Recov_AFF2_SLICEM_C_PRE)
                                                     -0.066    23.285    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         23.285    
                         arrival time                          -5.520    
  -------------------------------------------------------------------
                         slack                                 17.766    

Slack (MET) :             18.417ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]/CLR
                            (recovery check against rising-edge clock mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (mmcm_clkout5 rise@20.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        1.369ns  (logic 0.079ns (5.771%)  route 1.290ns (94.229%))
  Logic Levels:           0  
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.009ns = ( 23.009 - 20.000 ) 
    Source Clock Delay      (SCD):    3.519ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.077ns (routing 0.160ns, distribution 0.917ns)
  Clock Net Delay (Destination): 0.967ns (routing 0.148ns, distribution 0.819ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.471     0.471 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000     0.471    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.471 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.580     1.051    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.075 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.824     1.899    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.293     2.192 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.226     2.418    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y320        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.442 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X4Y13 (CLOCK_ROOT)   net (fo=433, routed)         1.077     3.519    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X130Y807       FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y807       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.598 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.290     4.888    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X136Y832       FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                     20.000    20.000 r  
    E12                                               0.000    20.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    20.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.392    20.392 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000    20.392    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    20.392 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.497    20.889    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.021    20.910 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.729    21.639    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.190    21.829 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.192    22.021    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y320        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.021    22.042 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X4Y13 (CLOCK_ROOT)   net (fo=433, routed)         0.967    23.009    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X136Y832       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]/C
                         clock pessimism              0.441    23.450    
                         clock uncertainty           -0.080    23.370    
    SLICE_X136Y832       FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.066    23.304    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         23.304    
                         arrival time                          -4.888    
  -------------------------------------------------------------------
                         slack                                 18.417    

Slack (MET) :             18.417ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]/CLR
                            (recovery check against rising-edge clock mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (mmcm_clkout5 rise@20.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        1.369ns  (logic 0.079ns (5.771%)  route 1.290ns (94.229%))
  Logic Levels:           0  
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.009ns = ( 23.009 - 20.000 ) 
    Source Clock Delay      (SCD):    3.519ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.077ns (routing 0.160ns, distribution 0.917ns)
  Clock Net Delay (Destination): 0.967ns (routing 0.148ns, distribution 0.819ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.471     0.471 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000     0.471    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.471 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.580     1.051    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.075 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.824     1.899    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.293     2.192 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.226     2.418    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y320        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.442 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X4Y13 (CLOCK_ROOT)   net (fo=433, routed)         1.077     3.519    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X130Y807       FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y807       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.598 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.290     4.888    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X136Y832       FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                     20.000    20.000 r  
    E12                                               0.000    20.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    20.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.392    20.392 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000    20.392    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    20.392 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.497    20.889    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.021    20.910 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.729    21.639    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.190    21.829 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.192    22.021    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y320        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.021    22.042 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X4Y13 (CLOCK_ROOT)   net (fo=433, routed)         0.967    23.009    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X136Y832       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]/C
                         clock pessimism              0.441    23.450    
                         clock uncertainty           -0.080    23.370    
    SLICE_X136Y832       FDCE (Recov_AFF2_SLICEL_C_CLR)
                                                     -0.066    23.304    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         23.304    
                         arrival time                          -4.888    
  -------------------------------------------------------------------
                         slack                                 18.417    

Slack (MET) :             18.417ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]/CLR
                            (recovery check against rising-edge clock mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (mmcm_clkout5 rise@20.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        1.369ns  (logic 0.079ns (5.771%)  route 1.290ns (94.229%))
  Logic Levels:           0  
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.009ns = ( 23.009 - 20.000 ) 
    Source Clock Delay      (SCD):    3.519ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.077ns (routing 0.160ns, distribution 0.917ns)
  Clock Net Delay (Destination): 0.967ns (routing 0.148ns, distribution 0.819ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.471     0.471 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000     0.471    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.471 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.580     1.051    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.075 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.824     1.899    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.293     2.192 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.226     2.418    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y320        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.442 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X4Y13 (CLOCK_ROOT)   net (fo=433, routed)         1.077     3.519    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X130Y807       FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y807       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.598 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.290     4.888    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X136Y832       FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                     20.000    20.000 r  
    E12                                               0.000    20.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    20.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.392    20.392 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000    20.392    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    20.392 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.497    20.889    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.021    20.910 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.729    21.639    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.190    21.829 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.192    22.021    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y320        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.021    22.042 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X4Y13 (CLOCK_ROOT)   net (fo=433, routed)         0.967    23.009    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X136Y832       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]/C
                         clock pessimism              0.441    23.450    
                         clock uncertainty           -0.080    23.370    
    SLICE_X136Y832       FDCE (Recov_BFF_SLICEL_C_CLR)
                                                     -0.066    23.304    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]
  -------------------------------------------------------------------
                         required time                         23.304    
                         arrival time                          -4.888    
  -------------------------------------------------------------------
                         slack                                 18.417    

Slack (MET) :             18.417ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]/CLR
                            (recovery check against rising-edge clock mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (mmcm_clkout5 rise@20.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        1.369ns  (logic 0.079ns (5.771%)  route 1.290ns (94.229%))
  Logic Levels:           0  
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.009ns = ( 23.009 - 20.000 ) 
    Source Clock Delay      (SCD):    3.519ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.077ns (routing 0.160ns, distribution 0.917ns)
  Clock Net Delay (Destination): 0.967ns (routing 0.148ns, distribution 0.819ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.471     0.471 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000     0.471    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.471 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.580     1.051    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.075 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.824     1.899    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.293     2.192 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.226     2.418    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y320        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.442 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X4Y13 (CLOCK_ROOT)   net (fo=433, routed)         1.077     3.519    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X130Y807       FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y807       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.598 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.290     4.888    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X136Y832       FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                     20.000    20.000 r  
    E12                                               0.000    20.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    20.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.392    20.392 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000    20.392    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    20.392 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.497    20.889    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.021    20.910 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.729    21.639    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.190    21.829 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.192    22.021    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y320        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.021    22.042 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X4Y13 (CLOCK_ROOT)   net (fo=433, routed)         0.967    23.009    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X136Y832       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]/C
                         clock pessimism              0.441    23.450    
                         clock uncertainty           -0.080    23.370    
    SLICE_X136Y832       FDCE (Recov_BFF2_SLICEL_C_CLR)
                                                     -0.066    23.304    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]
  -------------------------------------------------------------------
                         required time                         23.304    
                         arrival time                          -4.888    
  -------------------------------------------------------------------
                         slack                                 18.417    

Slack (MET) :             18.417ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]/CLR
                            (recovery check against rising-edge clock mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (mmcm_clkout5 rise@20.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        1.369ns  (logic 0.079ns (5.771%)  route 1.290ns (94.229%))
  Logic Levels:           0  
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.009ns = ( 23.009 - 20.000 ) 
    Source Clock Delay      (SCD):    3.519ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.077ns (routing 0.160ns, distribution 0.917ns)
  Clock Net Delay (Destination): 0.967ns (routing 0.148ns, distribution 0.819ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.471     0.471 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000     0.471    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.471 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.580     1.051    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.075 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.824     1.899    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.293     2.192 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.226     2.418    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y320        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.442 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X4Y13 (CLOCK_ROOT)   net (fo=433, routed)         1.077     3.519    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X130Y807       FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y807       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.598 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.290     4.888    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X136Y832       FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                     20.000    20.000 r  
    E12                                               0.000    20.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    20.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.392    20.392 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000    20.392    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    20.392 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.497    20.889    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.021    20.910 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.729    21.639    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.190    21.829 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.192    22.021    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y320        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.021    22.042 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X4Y13 (CLOCK_ROOT)   net (fo=433, routed)         0.967    23.009    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X136Y832       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]/C
                         clock pessimism              0.441    23.450    
                         clock uncertainty           -0.080    23.370    
    SLICE_X136Y832       FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.066    23.304    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]
  -------------------------------------------------------------------
                         required time                         23.304    
                         arrival time                          -4.888    
  -------------------------------------------------------------------
                         slack                                 18.417    

Slack (MET) :             18.744ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/CLR
                            (recovery check against rising-edge clock mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (mmcm_clkout5 rise@20.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        1.052ns  (logic 0.079ns (7.510%)  route 0.973ns (92.490%))
  Logic Levels:           0  
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.019ns = ( 23.019 - 20.000 ) 
    Source Clock Delay      (SCD):    3.519ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.077ns (routing 0.160ns, distribution 0.917ns)
  Clock Net Delay (Destination): 0.977ns (routing 0.148ns, distribution 0.829ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.471     0.471 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000     0.471    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.471 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.580     1.051    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.075 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.824     1.899    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.293     2.192 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.226     2.418    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y320        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.442 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X4Y13 (CLOCK_ROOT)   net (fo=433, routed)         1.077     3.519    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X130Y807       FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y807       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.598 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         0.973     4.571    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X134Y830       FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                     20.000    20.000 r  
    E12                                               0.000    20.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    20.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.392    20.392 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000    20.392    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    20.392 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.497    20.889    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.021    20.910 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.729    21.639    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.190    21.829 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.192    22.021    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y320        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.021    22.042 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X4Y13 (CLOCK_ROOT)   net (fo=433, routed)         0.977    23.019    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X134Y830       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/C
                         clock pessimism              0.441    23.460    
                         clock uncertainty           -0.080    23.380    
    SLICE_X134Y830       FDCE (Recov_AFF2_SLICEL_C_CLR)
                                                     -0.066    23.314    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg
  -------------------------------------------------------------------
                         required time                         23.314    
                         arrival time                          -4.571    
  -------------------------------------------------------------------
                         slack                                 18.744    

Slack (MET) :             18.744ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]/CLR
                            (recovery check against rising-edge clock mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (mmcm_clkout5 rise@20.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        1.052ns  (logic 0.079ns (7.510%)  route 0.973ns (92.490%))
  Logic Levels:           0  
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.019ns = ( 23.019 - 20.000 ) 
    Source Clock Delay      (SCD):    3.519ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.077ns (routing 0.160ns, distribution 0.917ns)
  Clock Net Delay (Destination): 0.977ns (routing 0.148ns, distribution 0.829ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.471     0.471 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000     0.471    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.471 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.580     1.051    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.075 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.824     1.899    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.293     2.192 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.226     2.418    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y320        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.442 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X4Y13 (CLOCK_ROOT)   net (fo=433, routed)         1.077     3.519    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X130Y807       FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y807       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.598 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         0.973     4.571    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X134Y830       FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                     20.000    20.000 r  
    E12                                               0.000    20.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    20.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.392    20.392 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000    20.392    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    20.392 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.497    20.889    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.021    20.910 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.729    21.639    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.190    21.829 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.192    22.021    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y320        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.021    22.042 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X4Y13 (CLOCK_ROOT)   net (fo=433, routed)         0.977    23.019    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X134Y830       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]/C
                         clock pessimism              0.441    23.460    
                         clock uncertainty           -0.080    23.380    
    SLICE_X134Y830       FDCE (Recov_BFF_SLICEL_C_CLR)
                                                     -0.066    23.314    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]
  -------------------------------------------------------------------
                         required time                         23.314    
                         arrival time                          -4.571    
  -------------------------------------------------------------------
                         slack                                 18.744    

Slack (MET) :             18.745ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg/CLR
                            (recovery check against rising-edge clock mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (mmcm_clkout5 rise@20.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        1.050ns  (logic 0.079ns (7.524%)  route 0.971ns (92.476%))
  Logic Levels:           0  
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.018ns = ( 23.018 - 20.000 ) 
    Source Clock Delay      (SCD):    3.519ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.077ns (routing 0.160ns, distribution 0.917ns)
  Clock Net Delay (Destination): 0.976ns (routing 0.148ns, distribution 0.828ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.471     0.471 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000     0.471    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.471 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.580     1.051    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.075 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.824     1.899    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.293     2.192 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.226     2.418    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y320        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.442 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X4Y13 (CLOCK_ROOT)   net (fo=433, routed)         1.077     3.519    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X130Y807       FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y807       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.598 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         0.971     4.569    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X134Y830       FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                     20.000    20.000 r  
    E12                                               0.000    20.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    20.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.392    20.392 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000    20.392    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    20.392 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.497    20.889    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.021    20.910 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.729    21.639    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.190    21.829 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.192    22.021    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y320        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.021    22.042 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X4Y13 (CLOCK_ROOT)   net (fo=433, routed)         0.976    23.018    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X134Y830       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg/C
                         clock pessimism              0.441    23.459    
                         clock uncertainty           -0.080    23.379    
    SLICE_X134Y830       FDCE (Recov_GFF_SLICEL_C_CLR)
                                                     -0.066    23.313    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg
  -------------------------------------------------------------------
                         required time                         23.313    
                         arrival time                          -4.569    
  -------------------------------------------------------------------
                         slack                                 18.745    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (removal check against rising-edge clock mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout5 rise@0.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.167ns  (logic 0.039ns (23.353%)  route 0.128ns (76.647%))
  Logic Levels:           0  
  Clock Path Skew:        0.095ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.315ns
    Source Clock Delay      (SCD):    1.970ns
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Net Delay (Source):      0.598ns (routing 0.090ns, distribution 0.508ns)
  Clock Net Delay (Destination): 0.719ns (routing 0.097ns, distribution 0.622ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.317     0.317 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000     0.317    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.317 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.319     0.636    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.014     0.650 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.456     1.106    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.130     1.236 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.122     1.358    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y320        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.014     1.372 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X4Y13 (CLOCK_ROOT)   net (fo=433, routed)         0.598     1.970    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X125Y838       FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y838       FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     2.009 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.128     2.137    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X128Y837       FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.369     0.369 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000     0.369    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.369 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.372     0.741    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.016     0.757 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.510     1.267    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.170     1.437 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.143     1.580    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y320        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.016     1.596 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X4Y13 (CLOCK_ROOT)   net (fo=433, routed)         0.719     2.315    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X128Y837       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism             -0.250     2.065    
    SLICE_X128Y837       FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.020     2.045    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.045    
                         arrival time                           2.137    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (removal check against rising-edge clock mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout5 rise@0.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.167ns  (logic 0.039ns (23.353%)  route 0.128ns (76.647%))
  Logic Levels:           0  
  Clock Path Skew:        0.095ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.315ns
    Source Clock Delay      (SCD):    1.970ns
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Net Delay (Source):      0.598ns (routing 0.090ns, distribution 0.508ns)
  Clock Net Delay (Destination): 0.719ns (routing 0.097ns, distribution 0.622ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.317     0.317 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000     0.317    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.317 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.319     0.636    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.014     0.650 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.456     1.106    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.130     1.236 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.122     1.358    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y320        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.014     1.372 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X4Y13 (CLOCK_ROOT)   net (fo=433, routed)         0.598     1.970    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X125Y838       FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y838       FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     2.009 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.128     2.137    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X128Y837       FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.369     0.369 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000     0.369    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.369 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.372     0.741    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.016     0.757 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.510     1.267    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.170     1.437 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.143     1.580    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y320        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.016     1.596 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X4Y13 (CLOCK_ROOT)   net (fo=433, routed)         0.719     2.315    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X128Y837       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism             -0.250     2.065    
    SLICE_X128Y837       FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                     -0.020     2.045    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.045    
                         arrival time                           2.137    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (removal check against rising-edge clock mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout5 rise@0.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.169ns  (logic 0.039ns (23.077%)  route 0.130ns (76.923%))
  Logic Levels:           0  
  Clock Path Skew:        0.096ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.316ns
    Source Clock Delay      (SCD):    1.970ns
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Net Delay (Source):      0.598ns (routing 0.090ns, distribution 0.508ns)
  Clock Net Delay (Destination): 0.720ns (routing 0.097ns, distribution 0.623ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.317     0.317 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000     0.317    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.317 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.319     0.636    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.014     0.650 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.456     1.106    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.130     1.236 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.122     1.358    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y320        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.014     1.372 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X4Y13 (CLOCK_ROOT)   net (fo=433, routed)         0.598     1.970    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X125Y838       FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y838       FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     2.009 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.130     2.139    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X127Y837       FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.369     0.369 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000     0.369    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.369 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.372     0.741    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.016     0.757 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.510     1.267    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.170     1.437 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.143     1.580    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y320        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.016     1.596 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X4Y13 (CLOCK_ROOT)   net (fo=433, routed)         0.720     2.316    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X127Y837       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism             -0.250     2.066    
    SLICE_X127Y837       FDCE (Remov_CFF2_SLICEM_C_CLR)
                                                     -0.020     2.046    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.046    
                         arrival time                           2.139    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
                            (removal check against rising-edge clock mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout5 rise@0.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.169ns  (logic 0.039ns (23.077%)  route 0.130ns (76.923%))
  Logic Levels:           0  
  Clock Path Skew:        0.096ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.316ns
    Source Clock Delay      (SCD):    1.970ns
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Net Delay (Source):      0.598ns (routing 0.090ns, distribution 0.508ns)
  Clock Net Delay (Destination): 0.720ns (routing 0.097ns, distribution 0.623ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.317     0.317 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000     0.317    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.317 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.319     0.636    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.014     0.650 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.456     1.106    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.130     1.236 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.122     1.358    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y320        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.014     1.372 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X4Y13 (CLOCK_ROOT)   net (fo=433, routed)         0.598     1.970    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X125Y838       FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y838       FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     2.009 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.130     2.139    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X127Y837       FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.369     0.369 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000     0.369    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.369 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.372     0.741    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.016     0.757 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.510     1.267    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.170     1.437 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.143     1.580    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y320        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.016     1.596 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X4Y13 (CLOCK_ROOT)   net (fo=433, routed)         0.720     2.316    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X127Y837       FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/C
                         clock pessimism             -0.250     2.066    
    SLICE_X127Y837       FDPE (Remov_BFF2_SLICEM_C_PRE)
                                                     -0.020     2.046    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.046    
                         arrival time                           2.139    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout5 rise@0.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.169ns  (logic 0.039ns (23.077%)  route 0.130ns (76.923%))
  Logic Levels:           0  
  Clock Path Skew:        0.096ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.316ns
    Source Clock Delay      (SCD):    1.970ns
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Net Delay (Source):      0.598ns (routing 0.090ns, distribution 0.508ns)
  Clock Net Delay (Destination): 0.720ns (routing 0.097ns, distribution 0.623ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.317     0.317 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000     0.317    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.317 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.319     0.636    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.014     0.650 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.456     1.106    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.130     1.236 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.122     1.358    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y320        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.014     1.372 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X4Y13 (CLOCK_ROOT)   net (fo=433, routed)         0.598     1.970    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X125Y838       FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y838       FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     2.009 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.130     2.139    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X127Y837       FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.369     0.369 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000     0.369    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.369 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.372     0.741    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.016     0.757 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.510     1.267    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.170     1.437 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.143     1.580    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y320        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.016     1.596 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X4Y13 (CLOCK_ROOT)   net (fo=433, routed)         0.720     2.316    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X127Y837       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism             -0.250     2.066    
    SLICE_X127Y837       FDCE (Remov_DFF_SLICEM_C_CLR)
                                                     -0.020     2.046    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.046    
                         arrival time                           2.139    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout5 rise@0.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.169ns  (logic 0.039ns (23.077%)  route 0.130ns (76.923%))
  Logic Levels:           0  
  Clock Path Skew:        0.096ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.316ns
    Source Clock Delay      (SCD):    1.970ns
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Net Delay (Source):      0.598ns (routing 0.090ns, distribution 0.508ns)
  Clock Net Delay (Destination): 0.720ns (routing 0.097ns, distribution 0.623ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.317     0.317 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000     0.317    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.317 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.319     0.636    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.014     0.650 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.456     1.106    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.130     1.236 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.122     1.358    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y320        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.014     1.372 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X4Y13 (CLOCK_ROOT)   net (fo=433, routed)         0.598     1.970    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X125Y838       FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y838       FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     2.009 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.130     2.139    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X127Y837       FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.369     0.369 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000     0.369    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.369 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.372     0.741    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.016     0.757 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.510     1.267    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.170     1.437 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.143     1.580    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y320        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.016     1.596 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X4Y13 (CLOCK_ROOT)   net (fo=433, routed)         0.720     2.316    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X127Y837       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                         clock pessimism             -0.250     2.066    
    SLICE_X127Y837       FDCE (Remov_DFF2_SLICEM_C_CLR)
                                                     -0.020     2.046    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.046    
                         arrival time                           2.139    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
                            (removal check against rising-edge clock mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout5 rise@0.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.168ns  (logic 0.039ns (23.214%)  route 0.129ns (76.786%))
  Logic Levels:           0  
  Clock Path Skew:        0.095ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.315ns
    Source Clock Delay      (SCD):    1.970ns
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Net Delay (Source):      0.598ns (routing 0.090ns, distribution 0.508ns)
  Clock Net Delay (Destination): 0.719ns (routing 0.097ns, distribution 0.622ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.317     0.317 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000     0.317    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.317 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.319     0.636    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.014     0.650 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.456     1.106    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.130     1.236 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.122     1.358    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y320        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.014     1.372 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X4Y13 (CLOCK_ROOT)   net (fo=433, routed)         0.598     1.970    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X125Y838       FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y838       FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     2.009 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.129     2.138    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X127Y837       FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.369     0.369 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000     0.369    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.369 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.372     0.741    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.016     0.757 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.510     1.267    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.170     1.437 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.143     1.580    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y320        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.016     1.596 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X4Y13 (CLOCK_ROOT)   net (fo=433, routed)         0.719     2.315    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X127Y837       FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
                         clock pessimism             -0.250     2.065    
    SLICE_X127Y837       FDPE (Remov_EFF_SLICEM_C_PRE)
                                                     -0.020     2.045    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.045    
                         arrival time                           2.138    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout5 rise@0.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.168ns  (logic 0.039ns (23.214%)  route 0.129ns (76.786%))
  Logic Levels:           0  
  Clock Path Skew:        0.095ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.315ns
    Source Clock Delay      (SCD):    1.970ns
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Net Delay (Source):      0.598ns (routing 0.090ns, distribution 0.508ns)
  Clock Net Delay (Destination): 0.719ns (routing 0.097ns, distribution 0.622ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.317     0.317 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000     0.317    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.317 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.319     0.636    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.014     0.650 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.456     1.106    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.130     1.236 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.122     1.358    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y320        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.014     1.372 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X4Y13 (CLOCK_ROOT)   net (fo=433, routed)         0.598     1.970    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X125Y838       FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y838       FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     2.009 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.129     2.138    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X127Y837       FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.369     0.369 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000     0.369    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.369 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.372     0.741    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.016     0.757 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.510     1.267    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.170     1.437 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.143     1.580    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y320        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.016     1.596 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X4Y13 (CLOCK_ROOT)   net (fo=433, routed)         0.719     2.315    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X127Y837       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.250     2.065    
    SLICE_X127Y837       FDCE (Remov_EFF2_SLICEM_C_CLR)
                                                     -0.020     2.045    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.045    
                         arrival time                           2.138    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout5 rise@0.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.168ns  (logic 0.039ns (23.214%)  route 0.129ns (76.786%))
  Logic Levels:           0  
  Clock Path Skew:        0.095ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.315ns
    Source Clock Delay      (SCD):    1.970ns
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Net Delay (Source):      0.598ns (routing 0.090ns, distribution 0.508ns)
  Clock Net Delay (Destination): 0.719ns (routing 0.097ns, distribution 0.622ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.317     0.317 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000     0.317    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.317 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.319     0.636    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.014     0.650 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.456     1.106    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.130     1.236 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.122     1.358    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y320        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.014     1.372 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X4Y13 (CLOCK_ROOT)   net (fo=433, routed)         0.598     1.970    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X125Y838       FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y838       FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     2.009 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.129     2.138    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X127Y837       FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.369     0.369 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000     0.369    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.369 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.372     0.741    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.016     0.757 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.510     1.267    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.170     1.437 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.143     1.580    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y320        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.016     1.596 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X4Y13 (CLOCK_ROOT)   net (fo=433, routed)         0.719     2.315    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X127Y837       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.250     2.065    
    SLICE_X127Y837       FDCE (Remov_FFF_SLICEM_C_CLR)
                                                     -0.020     2.045    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.045    
                         arrival time                           2.138    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout5 rise@0.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.168ns  (logic 0.039ns (23.214%)  route 0.129ns (76.786%))
  Logic Levels:           0  
  Clock Path Skew:        0.095ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.315ns
    Source Clock Delay      (SCD):    1.970ns
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Net Delay (Source):      0.598ns (routing 0.090ns, distribution 0.508ns)
  Clock Net Delay (Destination): 0.719ns (routing 0.097ns, distribution 0.622ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.317     0.317 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000     0.317    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.317 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.319     0.636    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.014     0.650 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.456     1.106    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.130     1.236 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.122     1.358    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y320        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.014     1.372 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X4Y13 (CLOCK_ROOT)   net (fo=433, routed)         0.598     1.970    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X125Y838       FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y838       FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     2.009 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.129     2.138    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X127Y837       FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.369     0.369 r  sys_clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.000     0.369    sys_clk_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.369 r  sys_clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.372     0.741    sys_clk_ibufds_O
    BUFGCE_X1Y292        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.016     0.757 r  sys_clk_ibufds_O_BUFGCE_inst/O
                         net (fo=20, routed)          0.510     1.267    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.170     1.437 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.143     1.580    dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y320        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.016     1.596 r  dut_/xilinxvcu118mig_1/island/blackbox/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X4Y13 (CLOCK_ROOT)   net (fo=433, routed)         0.719     2.315    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X127Y837       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.250     2.065    
    SLICE_X127Y837       FDCE (Remov_FFF2_SLICEM_C_CLR)
                                                     -0.020     2.045    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.045    
                         arrival time                           2.138    
  -------------------------------------------------------------------
                         slack                                  0.093    





