// Seed: 1627219922
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  always @(posedge 1);
endmodule
module module_1 (
    output logic id_0,
    input tri id_1,
    input tri1 id_2,
    input wor id_3,
    input tri id_4,
    inout supply1 id_5
    , id_13,
    input supply0 id_6,
    output wand id_7,
    output supply1 id_8,
    output wand id_9,
    input logic id_10,
    input wire id_11
);
  always @(posedge 1 or !1'b0 - 1) begin
    id_0 <= id_10;
  end
  module_0(
      id_13, id_13, id_13, id_13, id_13, id_13
  );
endmodule
