{
  "name": "core_arch::x86::sse41::_mm_blend_ps",
  "safe": false,
  "callees": {
    "core_arch::x86::__m128::as_f32x4": {
      "safe": true,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": "",
      "adt": {
        "core_arch::simd::f32x4": "Constructor"
      }
    },
    "intrinsics::simd::simd_shuffle": {
      "safe": false,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Shuffles two vectors by const indices.\n\n `T` must be a vector.\n\n `U` must be a **const** vector of `u32`s. This means it must either refer to a named\n const or be given as an inline const expression (`const { ... }`).\n\n `V` must be a vector with the same element type as `T` and the same length as `U`.\n\n Returns a new vector such that element `i` is selected from `xy[idx[i]]`, where `xy`\n is the concatenation of `x` and `y`. It is a compile-time error if `idx[i]` is out-of-bounds\n of `xy`.\n",
      "adt": {}
    }
  },
  "adts": {
    "core_arch::x86::__m128": [
      "Plain"
    ],
    "core_arch::simd::f32x4": [
      "Plain"
    ]
  },
  "path": 11896,
  "span": "/home/gh-zjp-CN/.rustup/toolchains/nightly-2025-12-06-aarch64-unknown-linux-gnu/lib/rustlib/src/rust/library/core/src/../../stdarch/crates/core_arch/src/x86/sse41.rs:163:1: 177:2",
  "src": "pub fn _mm_blend_ps<const IMM4: i32>(a: __m128, b: __m128) -> __m128 {\n    static_assert_uimm_bits!(IMM4, 4);\n    unsafe {\n        transmute::<f32x4, _>(simd_shuffle!(\n            a.as_f32x4(),\n            b.as_f32x4(),\n            [\n                [0, 4][IMM4 as usize & 1],\n                [1, 5][(IMM4 >> 1) as usize & 1],\n                [2, 6][(IMM4 >> 2) as usize & 1],\n                [3, 7][(IMM4 >> 3) as usize & 1],\n            ]\n        ))\n    }\n}",
  "mir": "fn core_arch::x86::sse41::_mm_blend_ps(_1: core_arch::x86::__m128, _2: core_arch::x86::__m128) -> core_arch::x86::__m128 {\n    let mut _0: core_arch::x86::__m128;\n    let mut _3: core_arch::simd::f32x4;\n    let mut _4: core_arch::simd::f32x4;\n    let mut _5: core_arch::simd::f32x4;\n    debug a => _1;\n    debug b => _2;\n    bb0: {\n        StorageLive(_3);\n        StorageLive(_4);\n        _4 = core_arch::x86::__m128::as_f32x4(_1) -> [return: bb1, unwind unreachable];\n    }\n    bb1: {\n        StorageLive(_5);\n        _5 = core_arch::x86::__m128::as_f32x4(_2) -> [return: bb2, unwind unreachable];\n    }\n    bb2: {\n        _3 = intrinsics::simd::simd_shuffle::<core_arch::simd::f32x4, core_arch::macros::SimdShuffleIdx<4>, core_arch::simd::f32x4>(move _4, move _5, core_arch::x86::sse41::_mm_blend_ps::<IMM4>::{constant#1}) -> [return: bb3, unwind unreachable];\n    }\n    bb3: {\n        StorageDead(_5);\n        StorageDead(_4);\n        _0 = move _3 as core_arch::x86::__m128;\n        StorageDead(_3);\n        return;\n    }\n}\n",
  "doc": " Blend packed single-precision (32-bit) floating-point elements from `a`\n and `b` using mask `IMM4`\n\n [Intel's documentation](https://www.intel.com/content/www/us/en/docs/intrinsics-guide/index.html#text=_mm_blend_ps)\n",
  "tags": {
    "tags": [],
    "spec": {},
    "docs": []
  }
}