verilog xil_defaultlib --include "/tools/Xilinx/Vivado/2023.1/data/xilinx_vip/include" --include "../../../../RNI.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../RNI.gen/sources_1/bd/design_1/ipshared/aed8/hdl" --include "../../../../RNI.gen/sources_1/bd/design_1/ipshared/c2f9/hdl/verilog" \
"../../../bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v" \
"../../../../RNI.gen/sources_1/bd/design_1/ipshared/c2f9/hdl/verilog/RNI_hls_deadlock_idx0_monitor.v" \
"../../../../RNI.gen/sources_1/bd/design_1/ipshared/c2f9/hdl/verilog/RNI_regslice_both.v" \
"../../../../RNI.gen/sources_1/bd/design_1/ipshared/c2f9/hdl/verilog/RNI.v" \
"../../../bd/design_1/ip/design_1_RNI_0_0/sim/design_1_RNI_0_0.v" \
"../../../bd/design_1/ip/design_1_xbar_1/sim/design_1_xbar_1.v" \
"../../../bd/design_1/ip/design_1_auto_pc_1/sim/design_1_auto_pc_1.v" \
"../../../bd/design_1/ip/design_1_auto_us_0/sim/design_1_auto_us_0.v" \
"../../../bd/design_1/ip/design_1_auto_pc_2/sim/design_1_auto_pc_2.v" \
"../../../bd/design_1/ip/design_1_auto_us_1/sim/design_1_auto_us_1.v" \
"../../../bd/design_1/ip/design_1_auto_pc_4/sim/design_1_auto_pc_4.v" \
"../../../bd/design_1/ip/design_1_auto_pc_3/sim/design_1_auto_pc_3.v" \
"../../../bd/design_1/sim/design_1.v" \

verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
