

module DataMemory(data_out, data_in, address, MemRead, MemWrite, Clk);
	output reg[31:0] data_out;
	input[31:0] data_in;
	input[31:0] address;
	input Clk;
	input MemRead;
	input MemWrite;
	
	reg[31:0] memory0[2147483647:0];
	reg[31:0] memory1[2147483647:0];

	always @(posedge Clk)
	begin 
		if(MemWrite)
		begin 
			if(address > 2147483647)
				memory1[address - 2147483648] = data_in;
			else
				memory1[address] = data_in;
		end
	end

	always @(posedge MemRead)
		if(address > 2147483647)
			data_out = memory1[address - 2147483648];
		else
			data_out = memory1[address];
      
endmodule