{"vcs1":{"timestamp_begin":1731929812.685013718, "rt":3.12, "ut":0.66, "st":0.24}}
{"vcselab":{"timestamp_begin":1731929815.884719390, "rt":3.56, "ut":0.28, "st":0.12}}
{"link":{"timestamp_begin":1731929819.523784019, "rt":0.42, "ut":0.12, "st":0.15}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1731929812.065654214}
{"VCS_COMP_START_TIME": 1731929812.065654214}
{"VCS_COMP_END_TIME": 1731931272.027076373}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+PERF +notimingchecks"}
{"vcs1": {"peak_mem": 332820}}
{"stitch_vcselab": {"peak_mem": 231552}}
