--------------------------------------------------------------------------------
Release 14.2 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml RunMain.twx RunMain.ncd -o RunMain.twr RunMain.pcf -ucf
basys2.ucf

Design file:              RunMain.ncd
Physical constraint file: RunMain.pcf
Device,package,speed:     xc3s100e,cp132,-4 (PRODUCTION 1.27 2012-07-09)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock selector<0>
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
input<0>    |   -0.092(R)|    2.108(R)|pseudoclock       |   0.000|
input<1>    |    0.204(R)|    1.870(R)|pseudoclock       |   0.000|
input<2>    |    0.202(R)|    1.873(R)|pseudoclock       |   0.000|
input<3>    |    0.159(R)|    1.907(R)|pseudoclock       |   0.000|
------------+------------+------------+------------------+--------+

Setup/Hold to clock selector<1>
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
input<0>    |   -1.911(R)|    4.381(R)|pseudoclock       |   0.000|
input<1>    |   -1.615(R)|    4.143(R)|pseudoclock       |   0.000|
input<2>    |   -1.617(R)|    4.146(R)|pseudoclock       |   0.000|
input<3>    |   -1.660(R)|    4.180(R)|pseudoclock       |   0.000|
------------+------------+------------+------------------+--------+

Setup/Hold to clock toggle
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
input<0>    |    0.306(R)|    1.610(R)|pseudoclock       |   0.000|
input<1>    |    0.602(R)|    1.372(R)|pseudoclock       |   0.000|
input<2>    |    0.600(R)|    1.375(R)|pseudoclock       |   0.000|
input<3>    |    0.557(R)|    1.409(R)|pseudoclock       |   0.000|
------------+------------+------------+------------------+--------+

Clock selector<0> to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
interface<0>|   14.020(R)|pseudoclock       |   0.000|
interface<1>|   13.963(R)|pseudoclock       |   0.000|
interface<2>|   14.798(R)|pseudoclock       |   0.000|
interface<3>|   14.073(R)|pseudoclock       |   0.000|
interface<4>|   15.042(R)|pseudoclock       |   0.000|
interface<5>|   14.522(R)|pseudoclock       |   0.000|
interface<6>|   14.719(R)|pseudoclock       |   0.000|
------------+------------+------------------+--------+

Clock selector<1> to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
interface<0>|   16.293(R)|pseudoclock       |   0.000|
interface<1>|   16.236(R)|pseudoclock       |   0.000|
interface<2>|   17.071(R)|pseudoclock       |   0.000|
interface<3>|   16.346(R)|pseudoclock       |   0.000|
interface<4>|   17.315(R)|pseudoclock       |   0.000|
interface<5>|   16.795(R)|pseudoclock       |   0.000|
interface<6>|   16.992(R)|pseudoclock       |   0.000|
------------+------------+------------------+--------+

Clock toggle to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
interface<0>|   13.522(R)|pseudoclock       |   0.000|
interface<1>|   13.465(R)|pseudoclock       |   0.000|
interface<2>|   14.300(R)|pseudoclock       |   0.000|
interface<3>|   13.575(R)|pseudoclock       |   0.000|
interface<4>|   14.544(R)|pseudoclock       |   0.000|
interface<5>|   14.024(R)|pseudoclock       |   0.000|
interface<6>|   14.221(R)|pseudoclock       |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.299|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock selector<0>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
selector<0>    |    2.752|    0.967|         |         |
selector<1>    |    2.752|    2.003|         |         |
toggle         |    2.752|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock selector<1>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
selector<0>    |    2.752|   -0.852|         |         |
selector<1>    |    2.752|    0.184|         |         |
toggle         |    2.752|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock toggle
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
selector<0>    |    2.752|    1.365|         |         |
selector<1>    |    2.752|    2.401|         |         |
toggle         |    2.752|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Fri May 24 01:35:44 2013 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 154 MB



