Project Information              e:\vhdl designs\231designs\10up1\system01.rpt

MAX+plus II Compiler Report File
Version 10.1 06/12/2001
Compiled: 01/19/2002 12:18:40

Copyright (C) 1988-2001 Altera Corporation
Any megafunction design, and related net list (encrypted or decrypted),
support information, device programming or simulation file, and any other
associated documentation or information provided by Altera or a partner
under Altera's Megafunction Partnership Program may be used only to
program PLD devices (but not masked PLD devices) from Altera.  Any other
use of such megafunction design, net list, support information, device
programming or simulation file, or any other related documentation or
information is prohibited for any other purpose, including, but not
limited to modification, reverse engineering, de-compiling, or use with
any other silicon devices, unless such use is explicitly licensed under
a separate agreement with Altera or a megafunction partner.  Title to
the intellectual property, including patents, copyrights, trademarks,
trade secrets, or maskworks, embodied in any such megafunction design,
net list, support information, device programming or simulation file, or
any other related documentation or information provided by Altera or a
megafunction partner, remains with Altera, the megafunction partner, or
their respective licensors.  No other licenses, including any licenses
needed under any third party's intellectual property, are provided herein.



***** Project compilation was successful




** DEVICE SUMMARY **

Chip/                     Input Output Bidir  Memory  Memory  			 LCs
POF       Device          Pins  Pins   Pins   Bits % Utilized  LCs  % Utilized

system01  EPF10K70RC240-4  2      57     0    4096      22 %    289      7  %

User Pins:                 2      57     0  



Project Information              e:\vhdl designs\231designs\10up1\system01.rpt

** STATE MACHINE ASSIGNMENTS **


|UP1:10|state: MACHINE
        OF BITS (
           |UP1:10|state~9,
           |UP1:10|state~8,
           |UP1:10|state~7,
           |UP1:10|state~6,
           |UP1:10|state~5,
           |UP1:10|state~4,
           |UP1:10|state~3,
           |UP1:10|state~2,
           |UP1:10|state~1
        )
        WITH STATES (
                        reset_pc = B"000000000", 
                           fetch = B"110000000", 
                          decode = B"101000000", 
                     execute_add = B"100100000", 
                    execute_load = B"100010000", 
                   execute_store = B"100001000", 
                  execute_store3 = B"100000100", 
                  execute_store2 = B"100000010", 
                    execute_jump = B"100000001"
);



Project Information              e:\vhdl designs\231designs\10up1\system01.rpt

** EMBEDDED ARRAYS **


|LPM_RAM_DQ:2|altram:sram|content: MEMORY (
               width        =   16;
               depth        =  256;
               segmentsize  =  256;
               mode         = MEM_INITIALIZED#MEM_REG_DATAIN_CLK0;
               file         = "e:\vhdl designs\231designs\10up1\program.mif";
         )
         OF SEGMENTS (
               |LPM_RAM_DQ:2|altram:sram|segment0_15,
               |LPM_RAM_DQ:2|altram:sram|segment0_14,
               |LPM_RAM_DQ:2|altram:sram|segment0_13,
               |LPM_RAM_DQ:2|altram:sram|segment0_12,
               |LPM_RAM_DQ:2|altram:sram|segment0_11,
               |LPM_RAM_DQ:2|altram:sram|segment0_10,
               |LPM_RAM_DQ:2|altram:sram|segment0_9,
               |LPM_RAM_DQ:2|altram:sram|segment0_8,
               |LPM_RAM_DQ:2|altram:sram|segment0_7,
               |LPM_RAM_DQ:2|altram:sram|segment0_6,
               |LPM_RAM_DQ:2|altram:sram|segment0_5,
               |LPM_RAM_DQ:2|altram:sram|segment0_4,
               |LPM_RAM_DQ:2|altram:sram|segment0_3,
               |LPM_RAM_DQ:2|altram:sram|segment0_2,
               |LPM_RAM_DQ:2|altram:sram|segment0_1,
               |LPM_RAM_DQ:2|altram:sram|segment0_0
);




Project Information              e:\vhdl designs\231designs\10up1\system01.rpt

** FILE HIERARCHY **



|lpm_ram_dq:2|
|lpm_ram_dq:2|altram:sram|
|up1:10|
|up1:10|lpm_add_sub:418|
|up1:10|lpm_add_sub:418|addcore:adder|
|up1:10|lpm_add_sub:418|altshift:result_ext_latency_ffs|
|up1:10|lpm_add_sub:418|altshift:carry_ext_latency_ffs|
|up1:10|lpm_add_sub:418|altshift:oflow_ext_latency_ffs|
|up1:10|lpm_compare:633|
|up1:10|lpm_compare:633|comptree:comparator|
|up1:10|lpm_compare:633|comptree:comparator|cmpchain:cmp_end|
|up1:10|lpm_compare:633|comptree:comparator|cmpchain:cmp_end|comptree:comp|
|up1:10|lpm_compare:633|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp3|
|up1:10|lpm_compare:633|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp2|
|up1:10|lpm_compare:633|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp1|
|up1:10|lpm_compare:633|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp0|
|up1:10|lpm_compare:633|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|
|up1:10|lpm_compare:633|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp1|
|up1:10|lpm_compare:633|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp0|
|up1:10|lpm_compare:633|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|comptree:sub_comptree|
|up1:10|lpm_compare:633|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|comptree:sub_comptree|cmpchain:gt_cmp_end|
|up1:10|lpm_compare:633|altshift:aeb_ext_lat_ffs|
|up1:10|lpm_compare:633|altshift:agb_ext_lat_ffs|
|up1:10|lpm_compare:634|
|up1:10|lpm_compare:634|comptree:comparator|
|up1:10|lpm_compare:634|comptree:comparator|cmpchain:cmp_end|
|up1:10|lpm_compare:634|comptree:comparator|cmpchain:cmp_end|comptree:comp|
|up1:10|lpm_compare:634|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp3|
|up1:10|lpm_compare:634|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp2|
|up1:10|lpm_compare:634|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp1|
|up1:10|lpm_compare:634|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp0|
|up1:10|lpm_compare:634|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|
|up1:10|lpm_compare:634|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp1|
|up1:10|lpm_compare:634|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp0|
|up1:10|lpm_compare:634|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|comptree:sub_comptree|
|up1:10|lpm_compare:634|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|comptree:sub_comptree|cmpchain:gt_cmp_end|
|up1:10|lpm_compare:634|altshift:aeb_ext_lat_ffs|
|up1:10|lpm_compare:634|altshift:agb_ext_lat_ffs|
|up1:10|lpm_add_sub:733|
|up1:10|lpm_add_sub:733|addcore:adder|
|up1:10|lpm_add_sub:733|altshift:result_ext_latency_ffs|
|up1:10|lpm_add_sub:733|altshift:carry_ext_latency_ffs|
|up1:10|lpm_add_sub:733|altshift:oflow_ext_latency_ffs|


Device-Specific Information:     e:\vhdl designs\231designs\10up1\system01.rpt
system01

***** Logic for device 'system01' compiled without errors.




Device: EPF10K70RC240-4

FLEX 10K Configuration Scheme: Passive Serial

Device Options:
    User-Supplied Start-Up Clock               = OFF
    Auto-Restart Configuration on Frame Error  = OFF
    Release Clears Before Tri-States           = OFF
    Enable Chip_Wide Reset                     = OFF
    Enable Chip-Wide Output Enable             = OFF
    Enable INIT_DONE Output                    = OFF
    JTAG User Code                             = 7f

                                                                                                                                         
                                                                                                                                         
                R R R R R R R R   R R R R R R R   R R R R R R R   R R R         R R     R R     R R     R R R R R R R     R R   R R R R  
                E E E E E E E E   E E E E E E E   E E E E E E E   E E E         E E     E E     E E     E E E E E E E     E E   E E E E  
                S S S S S S S S G S S S S S S S V S S S S S S S G S S S G G G   S S   V S S   d S S   G S S S S S S S V   S S   S S S S  
                E E E E E E E E N E E E E E E E C E E E E E E E N E E E N N N d E E   C E E   a E E   N E E E E E E E C   E E   E E E E  
                R R R R R R R R D R R R R R R R C R R R R R R R D R R R D D D a R R   C R R A t R R   D R R R R R R R C A R R   R R R R  
                V V V V V V V V I V V V V V V V I V V V V V V V I V V V I I I t V V A I V V C a V V A I V V V V V V V I C V V A V V V V  
                E E E E E E E E N E E E E E E E N E E E E E E E N E E E N N N a E E C N E E 1 1 E E C N E E E E E E E N 1 E E C E E E E  
                D D D D D D D D T D D D D D D D T D D D D D D D T D D D T T T 3 D D 3 T D D 0 0 D D 4 T D D D D D D D T 1 D D 1 D D D D  
              --------------------------------------------------------------------------------------------------------------------------_ 
             / 240 238 236 234 232 230 228 226 224 222 220 218 216 214 212 210 208 206 204 202 200 198 196 194 192 190 188 186 184 182   |_ 
            /    239 237 235 233 231 229 227 225 223 221 219 217 215 213 211 209 207 205 203 201 199 197 195 193 191 189 187 185 183 181    | 
      #TCK |  1                                                                                                                         180 | ^DATA0 
^CONF_DONE |  2                                                                                                                         179 | ^DCLK 
     ^nCEO |  3                                                                                                                         178 | ^nCE 
      #TDO |  4                                                                                                                         177 | #TDI 
    VCCINT |  5                                                                                                                         176 | GNDINT 
  RESERVED |  6                                                                                                                         175 | RESERVED 
  RESERVED |  7                                                                                                                         174 | mem8 
  RESERVED |  8                                                                                                                         173 | RESERVED 
     mem10 |  9                                                                                                                         172 | RESERVED 
    GNDINT | 10                                                                                                                         171 | mem5 
      AC15 | 11                                                                                                                         170 | VCCINT 
  RESERVED | 12                                                                                                                         169 | PC4 
      mem3 | 13                                                                                                                         168 | RESERVED 
  RESERVED | 14                                                                                                                         167 | RESERVED 
  RESERVED | 15                                                                                                                         166 | AC2 
    VCCINT | 16                                                                                                                         165 | GNDINT 
  RESERVED | 17                                                                                                                         164 | RESERVED 
  RESERVED | 18                                                                                                                         163 | RESERVED 
  RESERVED | 19                                                                                                                         162 | RESERVED 
  RESERVED | 20                                                                                                                         161 | RESERVED 
    data12 | 21                                                                                                                         160 | VCCINT 
    GNDINT | 22                                                                                                                         159 | RESERVED 
  RESERVED | 23                                                                                                                         158 | RESERVED 
  RESERVED | 24                                                                                                                         157 | RESERVED 
  RESERVED | 25                                                                                                                         156 | RESERVED 
  RESERVED | 26                                                                                                                         155 | GNDINT 
    VCCINT | 27                                                                                                                         154 | data0 
  RESERVED | 28                                                                                                                         153 | PC0 
  RESERVED | 29                                                                                                                         152 | mem0 
  RESERVED | 30                                                                                                                         151 | PC1 
     mem12 | 31                                                     EPF10K70RC240-4                                                     150 | VCCINT 
    GNDINT | 32                                                                                                                         149 | mem15 
      AC14 | 33                                                                                                                         148 | mem1 
    data15 | 34                                                                                                                         147 | RESERVED 
     mem13 | 35                                                                                                                         146 | PC7 
  RESERVED | 36                                                                                                                         145 | GNDINT 
    VCCINT | 37                                                                                                                         144 | RESERVED 
     mem14 | 38                                                                                                                         143 | AC7 
       PC6 | 39                                                                                                                         142 | mem9 
      mem6 | 40                                                                                                                         141 | data5 
      mem7 | 41                                                                                                                         140 | VCCINT 
    GNDINT | 42                                                                                                                         139 | AC5 
       AC6 | 43                                                                                                                         138 | AC9 
     data9 | 44                                                                                                                         137 | RESERVED 
     data6 | 45                                                                                                                         136 | RESERVED 
      mem2 | 46                                                                                                                         135 | GNDINT 
    VCCINT | 47                                                                                                                         134 | RESERVED 
  RESERVED | 48                                                                                                                         133 | RESERVED 
    data14 | 49                                                                                                                         132 | RESERVED 
     mem11 | 50                                                                                                                         131 | RESERVED 
  RESERVED | 51                                                                                                                         130 | VCCINT 
    GNDINT | 52                                                                                                                         129 | RESERVED 
  RESERVED | 53                                                                                                                         128 | data4 
  RESERVED | 54                                                                                                                         127 | RESERVED 
  RESERVED | 55                                                                                                                         126 | mem4 
     data7 | 56                                                                                                                         125 | GNDINT 
    VCCINT | 57                                                                                                                         124 | ^MSEL0 
      #TMS | 58                                                                                                                         123 | ^MSEL1 
     #TRST | 59                                                                                                                         122 | VCCINT 
  ^nSTATUS | 60                                                                                                                         121 | ^nCONFIG 
           |      62  64  66  68  70  72  74  76  78  80  82  84  86  88  90  92  94  96  98 100 102 104 106 108 110 112 114 116 118 120  _| 
            \   61  63  65  67  69  71  73  75  77  79  81  83  85  87  89  91  93  95  97  99 101 103 105 107 109 111 113 115 117 119   | 
             \--------------------------------------------------------------------------------------------------------------------------- 
                R R R R R R R R G A R R R R d R V R R R R R R R G R R A V G c r G R d V R R R w P R R G R R R d A R R V R d d A P P R R  
                E E E E E E E E N C E E E E a E C E E E E E E E N E E C C N l e N E a C E E E r C E E N E E E a C E E C E a a C C C E E  
                S S S S S S S S D 1 S S S S t S C S S S S S S S D S S 1 C D k s D S t C S S S   5 S S D S S S t 0 S S C S t t 8 3 2 S S  
                E E E E E E E E I 2 E E E E a E I E E E E E E E I E E 3 I I   e I E a I E E E     E E I E E E a   E E I E a a       E E  
                R R R R R R R R N   R R R R 1 R N R R R R R R R N R R   N N   t N R 2 N R R R     R R N R R R 1   R R N R 1 8       R R  
                V V V V V V V V T   V V V V 3 V T V V V V V V V T V V   T T     T V   T V V V     V V T V V V 1   V V T V           V V  
                E E E E E E E E     E E E E   E   E E E E E E E   E E             E     E E E     E E   E E E     E E   E           E E  
                D D D D D D D D     D D D D   D   D D D D D D D   D D             D     D D D     D D   D D D     D D   D           D D  
                                                                                                                                         
                                                                                                                                         


N.C. = No Connect. This pin has no internal connection to the device.
VCCINT = Dedicated power pin, which MUST be connected to VCC (5.0 volts).
VCCIO = Dedicated power pin, which MUST be connected to VCC (5.0 volts).
GNDINT = Dedicated ground pin or unused dedicated input, which MUST be connected to GND.
GNDIO = Dedicated ground pin, which MUST be connected to GND.
RESERVED = Unused I/O pin, which MUST be left unconnected.

^ = Dedicated configuration pin.
+ = Reserved configuration pin, which is tri-stated during user mode.
* = Reserved configuration pin, which drives out in user mode.
PDn = Power Down pin. 
@ = Special-purpose pin. 
# = JTAG Boundary-Scan Testing/In-System Programming or Configuration Pin. The JTAG inputs TMS and TDI should be tied to VCC and TCK should be tied to GND when not in use.
& = JTAG pin used for I/O. When used as user I/O, JTAG pins must be kept stable before and during configuration.  JTAG pin stability prevents accidental loading of JTAG instructions.


Device-Specific Information:     e:\vhdl designs\231designs\10up1\system01.rpt
system01

** RESOURCE USAGE **

Logic                Column       Row                                   
Array                Interconnect Interconnect         Clears/     External  
Block   Logic Cells  Driven       Driven       Clocks  Presets   Interconnect
E1       8/ 8(100%)   2/ 8( 25%)   3/ 8( 37%)    1/2    0/2      13/26( 50%)   
E2       2/ 8( 25%)   0/ 8(  0%)   2/ 8( 25%)    1/2    0/2       4/26( 15%)   
E3       8/ 8(100%)   2/ 8( 25%)   7/ 8( 87%)    1/2    0/2      10/26( 38%)   
E5       8/ 8(100%)   1/ 8( 12%)   2/ 8( 25%)    1/2    0/2      12/26( 46%)   
E6       8/ 8(100%)   0/ 8(  0%)   5/ 8( 62%)    1/2    0/2       9/26( 34%)   
E7       8/ 8(100%)   2/ 8( 25%)   3/ 8( 37%)    1/2    0/2      12/26( 46%)   
E8       8/ 8(100%)   1/ 8( 12%)   2/ 8( 25%)    1/2    0/2      11/26( 42%)   
E9       8/ 8(100%)   1/ 8( 12%)   1/ 8( 12%)    1/2    0/2      13/26( 50%)   
E10      8/ 8(100%)   1/ 8( 12%)   2/ 8( 25%)    1/2    0/2      13/26( 50%)   
E11      8/ 8(100%)   1/ 8( 12%)   2/ 8( 25%)    1/2    0/2      14/26( 53%)   
E12      8/ 8(100%)   1/ 8( 12%)   1/ 8( 12%)    1/2    0/2      10/26( 38%)   
E13      8/ 8(100%)   1/ 8( 12%)   3/ 8( 37%)    1/2    1/2       9/26( 34%)   
E14      7/ 8( 87%)   3/ 8( 37%)   3/ 8( 37%)    1/2    1/2       8/26( 30%)   
E15      2/ 8( 25%)   0/ 8(  0%)   2/ 8( 25%)    0/2    0/2       3/26( 11%)   
E16      8/ 8(100%)   0/ 8(  0%)   4/ 8( 50%)    1/2    0/2       9/26( 34%)   
E17      7/ 8( 87%)   3/ 8( 37%)   4/ 8( 50%)    1/2    1/2       7/26( 26%)   
E18      8/ 8(100%)   2/ 8( 25%)   1/ 8( 12%)    1/2    0/2      15/26( 57%)   
E19      8/ 8(100%)   0/ 8(  0%)   2/ 8( 25%)    1/2    0/2      10/26( 38%)   
E20      1/ 8( 12%)   1/ 8( 12%)   1/ 8( 12%)    0/2    0/2       2/26(  7%)   
E22      8/ 8(100%)   2/ 8( 25%)   2/ 8( 25%)    1/2    0/2      12/26( 46%)   
E24      8/ 8(100%)   2/ 8( 25%)   1/ 8( 12%)    1/2    0/2      13/26( 50%)   
E26      8/ 8(100%)   5/ 8( 62%)   3/ 8( 37%)    1/2    0/2      10/26( 38%)   
E28      8/ 8(100%)   1/ 8( 12%)   2/ 8( 25%)    1/2    0/2      13/26( 50%)   
E30      8/ 8(100%)   1/ 8( 12%)   2/ 8( 25%)    1/2    0/2      13/26( 50%)   
E38      6/ 8( 75%)   2/ 8( 25%)   4/ 8( 50%)    1/2    0/2       6/26( 23%)   
E43      8/ 8(100%)   2/ 8( 25%)   2/ 8( 25%)    1/2    0/2      12/26( 46%)   
E48      8/ 8(100%)   2/ 8( 25%)   3/ 8( 37%)    1/2    0/2      11/26( 42%)   
F3       8/ 8(100%)   0/ 8(  0%)   2/ 8( 25%)    1/2    0/2      15/26( 57%)   
F4       1/ 8( 12%)   0/ 8(  0%)   1/ 8( 12%)    0/2    0/2       2/26(  7%)   
F10      8/ 8(100%)   1/ 8( 12%)   1/ 8( 12%)    1/2    0/2      15/26( 57%)   
F12      6/ 8( 75%)   4/ 8( 50%)   5/ 8( 62%)    1/2    1/2       2/26(  7%)   
F18      8/ 8(100%)   4/ 8( 50%)   4/ 8( 50%)    1/2    1/2       9/26( 34%)   
F21      8/ 8(100%)   2/ 8( 25%)   3/ 8( 37%)    1/2    0/2       8/26( 30%)   
G5       8/ 8(100%)   2/ 8( 25%)   1/ 8( 12%)    1/2    0/2      12/26( 46%)   
G7       8/ 8(100%)   0/ 8(  0%)   2/ 8( 25%)    1/2    0/2      12/26( 46%)   
G10      8/ 8(100%)   2/ 8( 25%)   1/ 8( 12%)    1/2    0/2      13/26( 50%)   
G12      8/ 8(100%)   2/ 8( 25%)   3/ 8( 37%)    1/2    0/2       7/26( 26%)   
G15      8/ 8(100%)   0/ 8(  0%)   2/ 8( 25%)    1/2    0/2      13/26( 50%)   
G17      8/ 8(100%)   0/ 8(  0%)   2/ 8( 25%)    1/2    0/2      13/26( 50%)   
G18      8/ 8(100%)   2/ 8( 25%)   2/ 8( 25%)    1/2    0/2      13/26( 50%)   
H19      1/ 8( 12%)   1/ 8( 12%)   0/ 8(  0%)    0/2    0/2       1/26(  3%)   


Embedded             Column       Row                                   
Array     Embedded   Interconnect Interconnect         Read/      External  
Block     Cells      Driven       Driven       Clocks  Write    Interconnect
E53      8/8 (100%)   6/8 ( 75%)   8/8 (100%)    1/2    2/2      17/26( 65%)   
G53      8/8 (100%)   8/8 (100%)   5/8 ( 62%)    1/2    2/2      17/26( 65%)   


Total dedicated input pins used:                 2/6      ( 33%)
Total I/O pins used:                            57/183    ( 31%)
Total logic cells used:                        289/3744   (  7%)
Total embedded cells used:                      16/72     ( 22%)
Total EABs used:                                 2/9      ( 22%)
Average fan-in:                                 3.32/4    ( 83%)
Total fan-in:                                 960/14976   (  6%)

Total input pins required:                       2
Total input I/O cell registers required:         0
Total output pins required:                     57
Total output I/O cell registers required:        0
Total buried I/O cell registers required:        0
Total bidirectional pins required:               0
Total reserved pins required                     0
Total logic cells required:                    289
Total flipflops required:                       74
Total packed registers required:                 0
Total logic cells in carry chains:               0
Total number of carry chains:                    0
Total logic cells in cascade chains:             0
Total number of cascade chains:                  0
Total single-pin Clock Enables required:         0
Total single-pin Output Enables required:        0
Logic cells inserted for fitting:               11

Synthesized logic cells:                       154/3744   (  4%)

Logic Cell and Embedded Cell Counts

Column:  01  02  03  04  05  06  07  08  09  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  EA  27  28  29  30  31  32  33  34  35  36  37  38  39  40  41  42  43  44  45  46  47  48  49  50  51  52  Total(LC/EC)
 A:      0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0      0/0  
 B:      0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0      0/0  
 C:      0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0      0/0  
 D:      0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0      0/0  
 E:      8   2   8   0   8   8   8   8   8   8   8   8   8   7   2   8   7   8   8   1   0   8   0   8   0   8   8   0   8   0   8   0   0   0   0   0   0   0   6   0   0   0   0   8   0   0   0   0   8   0   0   0   0    193/8  
 F:      0   0   8   1   0   0   0   0   0   8   0   6   0   0   0   0   0   8   0   0   8   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0     39/0  
 G:      0   0   0   0   8   0   8   0   0   8   0   8   0   0   8   0   8   8   0   0   0   0   0   0   0   0   8   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0     56/8  
 H:      0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   1   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0      1/0  
 I:      0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0      0/0  

Total:   8   2  16   1  16   8  16   8   8  24   8  22   8   7  10   8  15  24   9   1   8   8   0   8   0   8  16   0   8   0   8   0   0   0   0   0   0   0   6   0   0   0   0   8   0   0   0   0   8   0   0   0   0    289/16 



Device-Specific Information:     e:\vhdl designs\231designs\10up1\system01.rpt
system01

** INPUTS **

                                                    Fan-In    Fan-Out
 Pin     LC     EC   Row  Col  Primitive    Code      INP  FBK  OUT  FBK  Name
  91      -     -    -    --      INPUT  G             0    0    0    0  clk
  92      -     -    -    --      INPUT  G             0    0    0    2  reset


Code:

s = Synthesized pin or logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
@ = Uses single-pin Clock Enable
& = Uses single-pin Output Enable
G = Global Source. Fan-out destinations counted here do not include destinations
that are driven using global routing resources. Refer to the Auto Global Signals,
Clock Signals, Clear Signals, Synchronous Load Signals, and Synchronous Clear Signals
Sections of this Report File for information on which signals' fan-outs are used as
Clock, Clear, Preset, Output Enable, and synchronous Load signals.


Device-Specific Information:     e:\vhdl designs\231designs\10up1\system01.rpt
system01

** OUTPUTS **

       Fed By Fed By                                Fan-In    Fan-Out
 Pin     LC     EC   Row  Col  Primitive    Code      INP  FBK  OUT  FBK  Name
 109      -     -    -    11     OUTPUT                0    1    0    0  AC0
 185      -     -    -    07     OUTPUT                0    1    0    0  AC1
 166      -     -    B    --     OUTPUT                0    1    0    0  AC2
 206      -     -    -    24     OUTPUT                0    1    0    0  AC3
 198      -     -    -    18     OUTPUT                0    1    0    0  AC4
 139      -     -    G    --     OUTPUT                0    1    0    0  AC5
  43      -     -    G    --     OUTPUT                0    1    0    0  AC6
 143      -     -    G    --     OUTPUT                0    1    0    0  AC7
 116      -     -    -    05     OUTPUT                0    1    0    0  AC8
 138      -     -    G    --     OUTPUT                0    1    0    0  AC9
 202      -     -    -    22     OUTPUT                0    1    0    0  AC10
 188      -     -    -    10     OUTPUT                0    1    0    0  AC11
  70      -     -    -    44     OUTPUT                0    1    0    0  AC12
  88      -     -    -    27     OUTPUT                0    1    0    0  AC13
  33      -     -    E    --     OUTPUT                0    1    0    0  AC14
  11      -     -    A    --     OUTPUT                0    1    0    0  AC15
 154      -     -    E    --     OUTPUT                0    1    0    0  data0
 114      -     -    -    07     OUTPUT                0    1    0    0  data1
  95      -     -    -    25     OUTPUT                0    1    0    0  data2
 209      -     -    -    26     OUTPUT                0    1    0    0  data3
 128      -     -    I    --     OUTPUT                0    1    0    0  data4
 141      -     -    G    --     OUTPUT                0    1    0    0  data5
  45      -     -    G    --     OUTPUT                0    1    0    0  data6
  56      -     -    I    --     OUTPUT                0    1    0    0  data7
 115      -     -    -    06     OUTPUT                0    1    0    0  data8
  44      -     -    G    --     OUTPUT                0    1    0    0  data9
 201      -     -    -    21     OUTPUT                0    1    0    0  data10
 108      -     -    -    12     OUTPUT                0    1    0    0  data11
  21      -     -    C    --     OUTPUT                0    1    0    0  data12
  75      -     -    -    37     OUTPUT                0    1    0    0  data13
  49      -     -    H    --     OUTPUT                0    1    0    0  data14
  34      -     -    E    --     OUTPUT                0    1    0    0  data15
 152      -     -    E    --     OUTPUT                0    1    0    0  mem0
 148      -     -    F    --     OUTPUT                0    1    0    0  mem1
  46      -     -    H    --     OUTPUT                0    1    0    0  mem2
  13      -     -    B    --     OUTPUT                0    1    0    0  mem3
 126      -     -    I    --     OUTPUT                0    1    0    0  mem4
 171      -     -    A    --     OUTPUT                0    1    0    0  mem5
  40      -     -    F    --     OUTPUT                0    1    0    0  mem6
  41      -     -    F    --     OUTPUT                0    1    0    0  mem7
 174      -     -    A    --     OUTPUT                0    1    0    0  mem8
 142      -     -    G    --     OUTPUT                0    1    0    0  mem9
   9      -     -    A    --     OUTPUT                0    1    0    0  mem10
  50      -     -    H    --     OUTPUT                0    1    0    0  mem11
  31      -     -    E    --     OUTPUT                0    1    0    0  mem12
  35      -     -    E    --     OUTPUT                0    1    0    0  mem13
  38      -     -    F    --     OUTPUT                0    1    0    0  mem14
 149      -     -    E    --     OUTPUT                0    1    0    0  mem15
 153      -     -    E    --     OUTPUT                0    1    0    0  PC0
 151      -     -    E    --     OUTPUT                0    1    0    0  PC1
 118      -     -    -    02     OUTPUT                0    1    0    0  PC2
 117      -     -    -    03     OUTPUT                0    1    0    0  PC3
 169      -     -    B    --     OUTPUT                0    1    0    0  PC4
 101      -     -    -    17     OUTPUT                0    1    0    0  PC5
  39      -     -    F    --     OUTPUT                0    1    0    0  PC6
 146      -     -    F    --     OUTPUT                0    1    0    0  PC7
 100      -     -    -    18     OUTPUT                0    1    0    0  wr


Code:

s = Synthesized pin or logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
@ = Uses single-pin Clock Enable
& = Uses single-pin Output Enable


Device-Specific Information:     e:\vhdl designs\231designs\10up1\system01.rpt
system01

** BURIED LOGIC **

                                                    Fan-In    Fan-Out
 IOC     LC     EC   Row  Col  Primitive    Code      INP  FBK  OUT  FBK  Name
   -      -     5    E    --   MEM_SGMT                0   10    1    5  |LPM_RAM_DQ:2|altram:sram|segment0_0
   -      -     2    G    --   MEM_SGMT                0   10    1    4  |LPM_RAM_DQ:2|altram:sram|segment0_1
   -      -     5    G    --   MEM_SGMT                0   10    1    4  |LPM_RAM_DQ:2|altram:sram|segment0_2
   -      -     4    G    --   MEM_SGMT                0   10    1    4  |LPM_RAM_DQ:2|altram:sram|segment0_3
   -      -     8    G    --   MEM_SGMT                0   10    1    4  |LPM_RAM_DQ:2|altram:sram|segment0_4
   -      -     7    G    --   MEM_SGMT                0   10    1    4  |LPM_RAM_DQ:2|altram:sram|segment0_5
   -      -     6    G    --   MEM_SGMT                0   10    1    4  |LPM_RAM_DQ:2|altram:sram|segment0_6
   -      -     3    G    --   MEM_SGMT                0   10    1    4  |LPM_RAM_DQ:2|altram:sram|segment0_7
   -      -     1    E    --   MEM_SGMT                0   10    1    4  |LPM_RAM_DQ:2|altram:sram|segment0_8
   -      -     1    G    --   MEM_SGMT                0   10    1    4  |LPM_RAM_DQ:2|altram:sram|segment0_9
   -      -     4    E    --   MEM_SGMT                0   10    1    4  |LPM_RAM_DQ:2|altram:sram|segment0_10
   -      -     8    E    --   MEM_SGMT                0   10    1    4  |LPM_RAM_DQ:2|altram:sram|segment0_11
   -      -     7    E    --   MEM_SGMT                0   10    1    4  |LPM_RAM_DQ:2|altram:sram|segment0_12
   -      -     6    E    --   MEM_SGMT                0   10    1    4  |LPM_RAM_DQ:2|altram:sram|segment0_13
   -      -     2    E    --   MEM_SGMT                0   10    1    4  |LPM_RAM_DQ:2|altram:sram|segment0_14
   -      -     3    E    --   MEM_SGMT                0   10    1    3  |LPM_RAM_DQ:2|altram:sram|segment0_15
   -      2     -    E    38       SOFT    s   !r      1    0    0   33  reset~1~fit~out1
   -      1     -    H    19       SOFT    s   !       1    0    0   32  reset~1
   -      7     -    E    03       AND2                0    2    0    4  |UP1:10|LPM_ADD_SUB:418|addcore:adder|:121
   -      8     -    E    03       AND2                0    2    0    1  |UP1:10|LPM_ADD_SUB:418|addcore:adder|:125
   -      5     -    E    03       AND2                0    3    0    1  |UP1:10|LPM_ADD_SUB:418|addcore:adder|:129
   -      2     -    E    03       AND2                0    4    0    3  |UP1:10|LPM_ADD_SUB:418|addcore:adder|:133
   -      1     -    F    04       AND2                0    2    0    1  |UP1:10|LPM_ADD_SUB:418|addcore:adder|:137
   -      7     -    F    03        OR2                0    4    0    1  |UP1:10|LPM_ADD_SUB:418|addcore:adder|:155
   -      4     -    E    07        OR2                0    4    0    2  |UP1:10|LPM_ADD_SUB:733|addcore:adder|pcarry1
   -      3     -    E    24        OR2                0    3    0    2  |UP1:10|LPM_ADD_SUB:733|addcore:adder|pcarry2
   -      1     -    E    24        OR2                0    3    0    2  |UP1:10|LPM_ADD_SUB:733|addcore:adder|pcarry3
   -      1     -    G    15        OR2                0    3    0    2  |UP1:10|LPM_ADD_SUB:733|addcore:adder|pcarry4
   -      4     -    G    15        OR2                0    3    0    2  |UP1:10|LPM_ADD_SUB:733|addcore:adder|pcarry5
   -      2     -    G    17        OR2                0    3    0    2  |UP1:10|LPM_ADD_SUB:733|addcore:adder|pcarry6
   -      3     -    G    17        OR2                0    3    0    2  |UP1:10|LPM_ADD_SUB:733|addcore:adder|pcarry7
   -      1     -    G    10        OR2                0    3    0    2  |UP1:10|LPM_ADD_SUB:733|addcore:adder|pcarry8
   -      4     -    G    10        OR2                0    3    0    2  |UP1:10|LPM_ADD_SUB:733|addcore:adder|pcarry9
   -      2     -    E    09        OR2                0    3    0    2  |UP1:10|LPM_ADD_SUB:733|addcore:adder|pcarry10
   -      1     -    E    09        OR2                0    3    0    2  |UP1:10|LPM_ADD_SUB:733|addcore:adder|pcarry11
   -      1     -    E    28        OR2                0    3    0    2  |UP1:10|LPM_ADD_SUB:733|addcore:adder|pcarry12
   -      2     -    E    28        OR2                0    3    0    2  |UP1:10|LPM_ADD_SUB:733|addcore:adder|pcarry13
   -      1     -    E    30        OR2                0    3    0    1  |UP1:10|LPM_ADD_SUB:733|addcore:adder|pcarry14
   -      5     -    E    07        OR2    s           0    3    0    1  |UP1:10|LPM_ADD_SUB:733|addcore:adder|~178~1
   -      3     -    E    10        OR2                0    3    0    1  |UP1:10|LPM_ADD_SUB:733|addcore:adder|:179
   -      4     -    E    24        OR2                0    3    0    1  |UP1:10|LPM_ADD_SUB:733|addcore:adder|:180
   -      1     -    G    18        OR2                0    3    0    1  |UP1:10|LPM_ADD_SUB:733|addcore:adder|:181
   -      2     -    G    15        OR2                0    3    0    1  |UP1:10|LPM_ADD_SUB:733|addcore:adder|:182
   -      1     -    G    07        OR2                0    3    0    1  |UP1:10|LPM_ADD_SUB:733|addcore:adder|:183
   -      4     -    G    17        OR2                0    3    0    1  |UP1:10|LPM_ADD_SUB:733|addcore:adder|:184
   -      2     -    G    05        OR2                0    3    0    1  |UP1:10|LPM_ADD_SUB:733|addcore:adder|:185
   -      2     -    G    10        OR2                0    3    0    1  |UP1:10|LPM_ADD_SUB:733|addcore:adder|:186
   -      3     -    E    22        OR2                0    3    0    1  |UP1:10|LPM_ADD_SUB:733|addcore:adder|:187
   -      3     -    E    09        OR2                0    3    0    1  |UP1:10|LPM_ADD_SUB:733|addcore:adder|:188
   -      2     -    E    43        OR2                0    3    0    1  |UP1:10|LPM_ADD_SUB:733|addcore:adder|:189
   -      3     -    E    28        OR2                0    3    0    1  |UP1:10|LPM_ADD_SUB:733|addcore:adder|:190
   -      4     -    E    30        OR2                0    3    0    1  |UP1:10|LPM_ADD_SUB:733|addcore:adder|:191
   -      2     -    E    30        OR2                0    3    0    1  |UP1:10|LPM_ADD_SUB:733|addcore:adder|:192
   -      7     -    E    19       AND2    s           0    3    0    1  |UP1:10|LPM_COMPARE:633|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|comptree:sub_comptree|cmpchain:gt_cmp_end|~39~1
   -      8     -    E    19       AND2                0    4    0    5  |UP1:10|LPM_COMPARE:633|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|comptree:sub_comptree|cmpchain:gt_cmp_end|:39
   -      6     -    E    17       DFFE   +            0    4    0    1  |UP1:10|state~1
   -      4     -    E    14       SOFT    s    r      0    1    0   21  |UP1:10|state~2~fit~out1
   -      5     -    E    14       SOFT    s    r      0    1    0   21  |UP1:10|state~2~fit~out2
   -      2     -    E    14       DFFE   +            0    1    0    2  |UP1:10|state~2
   -      2     -    E    13       DFFE   +            0    1    0   17  |UP1:10|state~3
   -      3     -    E    26       SOFT    s    r      0    1    0   27  |UP1:10|state~4~fit~out1
   -      2     -    E    26       SOFT    s    r      0    1    0   26  |UP1:10|state~4~fit~out2
   -      3     -    E    17       DFFE   +            0    4    0    2  |UP1:10|state~4
   -      1     -    E    17       DFFE   +            0    4    0   17  |UP1:10|state~5
   -      4     -    E    17       DFFE   +            0    4    0   39  |UP1:10|state~6
   -      1     -    F    12       SOFT    s    r      0    1    0   25  |UP1:10|state~7~fit~out1
   -      4     -    F    12       SOFT    s    r      0    1    0   25  |UP1:10|state~7~fit~out2
   -      6     -    F    12       DFFE   +            0    1    0    2  |UP1:10|state~7
   -      2     -    F    12       SOFT    s    r      0    1    0   24  |UP1:10|state~8~fit~out1
   -      3     -    F    12       SOFT    s    r      0    1    0   23  |UP1:10|state~8~fit~out2
   -      2     -    E    17       DFFE   +            0    4    0    2  |UP1:10|state~8
   -      2     -    F    18       SOFT    s    r      0    1    0   24  |UP1:10|state~9~fit~out1
   -      3     -    F    18       SOFT    s    r      0    1    0   23  |UP1:10|state~9~fit~out2
   -      1     -    E    48       AND2    s           0    4    0   16  |UP1:10|state~9~2
   -      4     -    F    18       DFFE   +            0    0    0    2  |UP1:10|state~9
   -      8     -    E    38       DFFE   +            0    2    1    2  |UP1:10|:27
   -      6     -    E    48       DFFE   +            0    2    1    2  |UP1:10|:29
   -      6     -    E    38       DFFE   +            0    2    1    2  |UP1:10|:31
   -      5     -    E    43       DFFE   +            0    2    1    2  |UP1:10|:33
   -      1     -    G    12       DFFE   +            0    2    1    2  |UP1:10|:35
   -      1     -    E    22       DFFE   +            0    2    1    2  |UP1:10|:37
   -      8     -    G    12       DFFE   +            0    2    1    2  |UP1:10|:39
   -      4     -    G    05       DFFE   +            0    2    1    2  |UP1:10|:41
   -      7     -    G    12       DFFE   +            0    2    1    2  |UP1:10|:43
   -      7     -    G    07       DFFE   +            0    2    1    2  |UP1:10|:45
   -      4     -    G    12       DFFE   +            0    2    1    2  |UP1:10|:47
   -      4     -    G    18       DFFE   +            0    2    1    2  |UP1:10|:49
   -      4     -    E    26       DFFE   +            0    2    1    2  |UP1:10|:51
   -      8     -    E    26       DFFE   +            0    2    1    2  |UP1:10|:53
   -      3     -    E    07       DFFE   +            0    2    1    2  |UP1:10|:55
   -      4     -    E    38       DFFE   +            0    2    1    2  |UP1:10|:57
   -      5     -    F    03       DFFE   +            0    3    1    5  |UP1:10|program_counter7 (|UP1:10|:84)
   -      8     -    F    18       DFFE   +            0    3    1    6  |UP1:10|program_counter6 (|UP1:10|:85)
   -      6     -    F    18       DFFE   +            0    3    1    7  |UP1:10|program_counter5 (|UP1:10|:86)
   -      1     -    E    14       DFFE   +            0    3    1    6  |UP1:10|program_counter4 (|UP1:10|:87)
   -      4     -    E    03       DFFE   +            0    3    1    7  |UP1:10|program_counter3 (|UP1:10|:88)
   -      4     -    E    01       DFFE   +            0    3    1    8  |UP1:10|program_counter2 (|UP1:10|:89)
   -      6     -    E    03       DFFE   +            0    3    1    6  |UP1:10|program_counter1 (|UP1:10|:90)
   -      3     -    E    03       DFFE   +            0    3    1    7  |UP1:10|program_counter0 (|UP1:10|:91)
   -      1     -    F    21       DFFE   +            0    3    0   18  |UP1:10|MAR7 (|UP1:10|:92)
   -      4     -    F    10       DFFE   +            0    3    0   18  |UP1:10|MAR6 (|UP1:10|:93)
   -      6     -    E    18       DFFE   +            0    3    0   18  |UP1:10|MAR5 (|UP1:10|:94)
   -      1     -    E    08       DFFE   +            0    3    0   18  |UP1:10|MAR4 (|UP1:10|:95)
   -      1     -    E    11       DFFE   +            0    3    0   18  |UP1:10|MAR3 (|UP1:10|:96)
   -      1     -    E    01       DFFE   +            0    3    0   18  |UP1:10|MAR2 (|UP1:10|:97)
   -      1     -    E    05       DFFE   +            0    3    0   18  |UP1:10|MAR1 (|UP1:10|:98)
   -      1     -    E    26       DFFE   +            0    3    0   18  |UP1:10|MAR0 (|UP1:10|:99)
   -      8     -    E    30       DFFE   +            0    3    1    5  |UP1:10|register_AC15 (|UP1:10|:100)
   -      2     -    E    48       DFFE   +            0    3    1    6  |UP1:10|register_AC14 (|UP1:10|:101)
   -      4     -    E    28       DFFE   +            0    3    1    6  |UP1:10|register_AC13 (|UP1:10|:102)
   -      1     -    E    43       DFFE   +            0    3    1    6  |UP1:10|register_AC12 (|UP1:10|:103)
   -      5     -    E    09       DFFE   +            0    3    1    6  |UP1:10|register_AC11 (|UP1:10|:104)
   -      2     -    E    22       DFFE   +            0    3    1    6  |UP1:10|register_AC10 (|UP1:10|:105)
   -      8     -    G    10       DFFE   +            0    3    1    6  |UP1:10|register_AC9 (|UP1:10|:106)
   -      1     -    G    05       DFFE   +            0    3    1    6  |UP1:10|register_AC8 (|UP1:10|:107)
   -      1     -    G    17       DFFE   +            0    3    1    6  |UP1:10|register_AC7 (|UP1:10|:108)
   -      3     -    G    07       DFFE   +            0    3    1    6  |UP1:10|register_AC6 (|UP1:10|:109)
   -      6     -    G    15       DFFE   +            0    3    1    6  |UP1:10|register_AC5 (|UP1:10|:110)
   -      8     -    G    18       DFFE   +            0    3    1    6  |UP1:10|register_AC4 (|UP1:10|:111)
   -      2     -    E    24       DFFE   +            0    3    1    6  |UP1:10|register_AC3 (|UP1:10|:112)
   -      6     -    E    10       DFFE   +            0    3    1    6  |UP1:10|register_AC2 (|UP1:10|:113)
   -      2     -    E    07       DFFE   +            0    3    1    6  |UP1:10|register_AC1 (|UP1:10|:114)
   -      1     -    E    12       DFFE   +            0    3    1    6  |UP1:10|register_AC0 (|UP1:10|:115)
   -      1     -    F    18       DFFE   +            0    4    1   17  |UP1:10|memory_write (|UP1:10|:116)
   -      1     -    E    19       DFFE   +            0    3    0    1  |UP1:10|instruction_register15 (|UP1:10|:117)
   -      2     -    E    19       DFFE   +            0    3    0    1  |UP1:10|instruction_register14 (|UP1:10|:118)
   -      8     -    E    02       DFFE   +            0    3    0    1  |UP1:10|instruction_register13 (|UP1:10|:119)
   -      6     -    E    19       DFFE   +            0    3    0    1  |UP1:10|instruction_register12 (|UP1:10|:120)
   -      4     -    E    19       DFFE   +            0    3    0    1  |UP1:10|instruction_register11 (|UP1:10|:121)
   -      3     -    E    19       DFFE   +            0    3    0    1  |UP1:10|instruction_register10 (|UP1:10|:122)
   -      7     -    E    16       DFFE   +            0    3    0    5  |UP1:10|instruction_register9 (|UP1:10|:123)
   -      5     -    E    19       DFFE   +            0    4    0    5  |UP1:10|instruction_register8 (|UP1:10|:124)
   -      4     -    E    12       AND2    s           0    2    0    1  |UP1:10|instruction_register7~1 (|UP1:10|~125~1)
   -      3     -    F    21       DFFE   +            0    3    0    2  |UP1:10|instruction_register7 (|UP1:10|:125)
   -      2     -    F    21       DFFE   +            0    3    0    2  |UP1:10|instruction_register6 (|UP1:10|:126)
   -      2     -    E    16       DFFE   +            0    3    0    2  |UP1:10|instruction_register5 (|UP1:10|:127)
   -      4     -    E    08       DFFE   +            0    3    0    2  |UP1:10|instruction_register4 (|UP1:10|:128)
   -      3     -    E    16       DFFE   +            0    3    0    2  |UP1:10|instruction_register3 (|UP1:10|:129)
   -      8     -    E    06       DFFE   +            0    3    0    2  |UP1:10|instruction_register2 (|UP1:10|:130)
   -      6     -    E    06       DFFE   +            0    3    0    2  |UP1:10|instruction_register1 (|UP1:10|:131)
   -      2     -    E    06       DFFE   +            0    3    0    2  |UP1:10|instruction_register0 (|UP1:10|:132)
   -      3     -    E    38        OR2    s           0    4    0    1  |UP1:10|~1146~1
   -      8     -    E    48        OR2    s           0    4    0    1  |UP1:10|~1173~1
   -      1     -    E    38        OR2    s           0    4    0    1  |UP1:10|~1200~1
   -      8     -    E    43        OR2    s           0    4    0    1  |UP1:10|~1227~1
   -      6     -    G    12        OR2    s           0    4    0    1  |UP1:10|~1254~1
   -      8     -    E    22        OR2    s           0    4    0    1  |UP1:10|~1281~1
   -      5     -    G    12        OR2    s           0    4    0    1  |UP1:10|~1308~1
   -      8     -    G    05        OR2    s           0    4    0    1  |UP1:10|~1335~1
   -      3     -    G    12        OR2    s           0    4    0    1  |UP1:10|~1362~1
   -      8     -    G    07        OR2    s           0    4    0    1  |UP1:10|~1389~1
   -      2     -    G    12        OR2    s           0    4    0    1  |UP1:10|~1416~1
   -      7     -    G    18        OR2    s           0    4    0    1  |UP1:10|~1443~1
   -      7     -    E    26        OR2    s           0    4    0    1  |UP1:10|~1470~1
   -      6     -    E    26        OR2    s           0    4    0    1  |UP1:10|~1497~1
   -      8     -    E    07        OR2    s           0    4    0    1  |UP1:10|~1524~1
   -      6     -    E    12       AND2                0    2    0    1  |UP1:10|:1540
   -      1     -    E    07        OR2    s           0    4    0    1  |UP1:10|~1551~1
   -      1     -    E    02       AND2    s   !       0    2    0    7  |UP1:10|~1686~1
   -      6     -    E    16       AND2                0    2    0    1  |UP1:10|:1735
   -      8     -    E    16        OR2    s           0    4    0    1  |UP1:10|~1740~1
   -      5     -    E    17        OR2    s           0    3    0    1  |UP1:10|~1767~1
   -      5     -    F    21       AND2                0    2    0    2  |UP1:10|:1789
   -      4     -    F    21        OR2    s           0    3    0    9  |UP1:10|~1794~1
   -      6     -    F    21        OR2    s           0    4    0    1  |UP1:10|~1794~2
   -      5     -    F    12       AND2                0    2    0    2  |UP1:10|:1816
   -      7     -    F    21        OR2    s           0    4    0    1  |UP1:10|~1821~1
   -      8     -    E    15       AND2                0    2    0    2  |UP1:10|:1843
   -      1     -    E    16        OR2    s           0    4    0    1  |UP1:10|~1848~1
   -      2     -    E    08       AND2                0    2    0    2  |UP1:10|:1870
   -      3     -    E    08        OR2    s           0    4    0    1  |UP1:10|~1875~1
   -      5     -    E    16       AND2                0    2    0    2  |UP1:10|:1897
   -      4     -    E    16        OR2    s           0    4    0    1  |UP1:10|~1902~1
   -      3     -    E    06       AND2                0    2    0    2  |UP1:10|:1924
   -      1     -    E    06        OR2    s           0    4    0    1  |UP1:10|~1929~1
   -      2     -    E    15       AND2                0    2    0    2  |UP1:10|:1951
   -      4     -    E    06        OR2    s           0    4    0    1  |UP1:10|~1956~1
   -      5     -    E    06       AND2                0    2    0    2  |UP1:10|:1978
   -      7     -    E    06        OR2    s           0    4    0    1  |UP1:10|~1983~1
   -      4     -    F    03        OR2    s           0    4    0    1  |UP1:10|~1998~1
   -      6     -    F    03        OR2    s           0    4    0    1  |UP1:10|~2004~1
   -      8     -    F    03        OR2    s           0    3    0    1  |UP1:10|~2007~1
   -      7     -    F    10        OR2    s           0    4    0    1  |UP1:10|~2025~1
   -      8     -    F    10        OR2    s           0    4    0    1  |UP1:10|~2031~1
   -      1     -    F    10        OR2    s           0    4    0    1  |UP1:10|~2034~1
   -      7     -    E    18        OR2    s           0    4    0    1  |UP1:10|~2052~1
   -      8     -    E    18        OR2    s           0    4    0    1  |UP1:10|~2058~1
   -      5     -    E    18        OR2    s           0    4    0    1  |UP1:10|~2061~1
   -      3     -    E    14        OR2    s           0    4    0    1  |UP1:10|~2079~1
   -      6     -    E    14        OR2    s           0    4    0    1  |UP1:10|~2085~1
   -      7     -    E    14        OR2    s           0    4    0    1  |UP1:10|~2088~1
   -      7     -    E    11        OR2    s           0    4    0    1  |UP1:10|~2106~1
   -      8     -    E    11        OR2    s           0    4    0    1  |UP1:10|~2112~1
   -      4     -    E    11        OR2    s           0    4    0    1  |UP1:10|~2115~1
   -      8     -    E    01        OR2    s           0    4    0    1  |UP1:10|~2133~1
   -      2     -    E    01        OR2    s           0    4    0    1  |UP1:10|~2139~1
   -      1     -    E    03        OR2    s           0    4    0    1  |UP1:10|~2142~1
   -      7     -    E    05        OR2    s           0    4    0    1  |UP1:10|~2160~1
   -      8     -    E    05        OR2    s           0    4    0    1  |UP1:10|~2166~1
   -      2     -    E    05        OR2    s           0    4    0    1  |UP1:10|~2169~1
   -      6     -    E    13        OR2    s           0    4    0    1  |UP1:10|~2201~1
   -      7     -    E    13        OR2    s           0    3    0    1  |UP1:10|~2201~2
   -      8     -    E    13        OR2    s           0    4    0    1  |UP1:10|~2201~3
   -      4     -    E    13        OR2    s           0    3    0    1  |UP1:10|~2201~4
   -      1     -    E    20        OR2    s           0    2    0    9  |UP1:10|~2213~1
   -      2     -    F    03        OR2                0    4    0    2  |UP1:10|:2213
   -      3     -    F    03        OR2    s           0    4    0    1  |UP1:10|~2214~1
   -      1     -    F    03        OR2                0    4    0    1  |UP1:10|:2222
   -      8     -    F    21        OR2    s           0    4    0    1  |UP1:10|~2223~1
   -      2     -    F    10        OR2                0    4    0    2  |UP1:10|:2240
   -      3     -    F    10        OR2    s           0    4    0    1  |UP1:10|~2241~1
   -      5     -    F    10        OR2                0    4    0    1  |UP1:10|:2249
   -      6     -    F    10        OR2    s           0    4    0    1  |UP1:10|~2250~1
   -      1     -    E    18        OR2                0    4    0    2  |UP1:10|:2267
   -      2     -    E    18        OR2    s           0    4    0    1  |UP1:10|~2268~1
   -      3     -    E    18        OR2                0    4    0    1  |UP1:10|:2276
   -      4     -    E    18        OR2    s           0    4    0    1  |UP1:10|~2277~1
   -      5     -    E    08        OR2                0    4    0    2  |UP1:10|:2294
   -      6     -    E    08        OR2    s           0    4    0    1  |UP1:10|~2295~1
   -      7     -    E    08        OR2                0    4    0    1  |UP1:10|:2303
   -      8     -    E    08        OR2    s           0    4    0    1  |UP1:10|~2304~1
   -      2     -    E    11        OR2                0    4    0    2  |UP1:10|:2321
   -      3     -    E    11        OR2    s           0    4    0    1  |UP1:10|~2322~1
   -      5     -    E    11        OR2                0    4    0    1  |UP1:10|:2330
   -      6     -    E    11        OR2    s           0    4    0    1  |UP1:10|~2331~1
   -      3     -    E    01        OR2                0    4    0    2  |UP1:10|:2348
   -      5     -    E    01        OR2    s           0    4    0    1  |UP1:10|~2349~1
   -      6     -    E    01        OR2                0    4    0    1  |UP1:10|:2357
   -      7     -    E    01        OR2    s           0    4    0    1  |UP1:10|~2358~1
   -      3     -    E    05        OR2                0    4    0    2  |UP1:10|:2375
   -      4     -    E    05        OR2    s           0    4    0    1  |UP1:10|~2376~1
   -      5     -    E    05        OR2                0    4    0    1  |UP1:10|:2384
   -      6     -    E    05        OR2    s           0    4    0    1  |UP1:10|~2385~1
   -      1     -    E    13        OR2                0    4    0    2  |UP1:10|:2402
   -      3     -    E    13        OR2    s           0    4    0    1  |UP1:10|~2403~1
   -      5     -    E    13        OR2                0    4    0    1  |UP1:10|:2411
   -      5     -    E    26        OR2    s           0    4    0    1  |UP1:10|~2412~1
   -      3     -    E    30        OR2    s           0    4    0    1  |UP1:10|~2424~1
   -      5     -    E    30        OR2    s           0    4    0    1  |UP1:10|~2430~1
   -      6     -    E    30        OR2    s           0    3    0    1  |UP1:10|~2433~1
   -      7     -    E    30        OR2    s           0    4    0    1  |UP1:10|~2439~1
   -      3     -    E    48        OR2    s           0    4    0    1  |UP1:10|~2451~1
   -      4     -    E    48        OR2    s           0    4    0    1  |UP1:10|~2457~1
   -      5     -    E    48        OR2    s           0    3    0    1  |UP1:10|~2460~1
   -      7     -    E    48        OR2    s           0    4    0    1  |UP1:10|~2466~1
   -      5     -    E    28        OR2    s           0    4    0    1  |UP1:10|~2478~1
   -      6     -    E    28        OR2    s           0    4    0    1  |UP1:10|~2484~1
   -      7     -    E    28        OR2    s           0    3    0    1  |UP1:10|~2487~1
   -      8     -    E    28        OR2    s           0    4    0    1  |UP1:10|~2493~1
   -      3     -    E    43        OR2    s           0    4    0    1  |UP1:10|~2505~1
   -      4     -    E    43        OR2    s           0    4    0    1  |UP1:10|~2511~1
   -      6     -    E    43        OR2    s           0    3    0    1  |UP1:10|~2514~1
   -      7     -    E    43        OR2    s           0    4    0    1  |UP1:10|~2520~1
   -      4     -    E    09        OR2    s           0    4    0    1  |UP1:10|~2532~1
   -      6     -    E    09        OR2    s           0    4    0    1  |UP1:10|~2538~1
   -      7     -    E    09        OR2    s           0    3    0    1  |UP1:10|~2541~1
   -      8     -    E    09        OR2    s           0    4    0    1  |UP1:10|~2547~1
   -      4     -    E    22        OR2    s           0    4    0    1  |UP1:10|~2559~1
   -      5     -    E    22        OR2    s           0    4    0    1  |UP1:10|~2565~1
   -      6     -    E    22        OR2    s           0    3    0    1  |UP1:10|~2568~1
   -      7     -    E    22        OR2    s           0    4    0    1  |UP1:10|~2574~1
   -      3     -    G    10        OR2    s           0    4    0    1  |UP1:10|~2586~1
   -      5     -    G    10        OR2    s           0    4    0    1  |UP1:10|~2592~1
   -      6     -    G    10        OR2    s           0    3    0    1  |UP1:10|~2595~1
   -      7     -    G    10        OR2    s           0    4    0    1  |UP1:10|~2601~1
   -      3     -    G    05        OR2    s           0    4    0    1  |UP1:10|~2613~1
   -      5     -    G    05        OR2    s           0    4    0    1  |UP1:10|~2619~1
   -      6     -    G    05        OR2    s           0    3    0    1  |UP1:10|~2622~1
   -      7     -    G    05        OR2    s           0    4    0    1  |UP1:10|~2628~1
   -      5     -    G    17        OR2    s           0    4    0    1  |UP1:10|~2640~1
   -      6     -    G    17        OR2    s           0    4    0    1  |UP1:10|~2646~1
   -      7     -    G    17        OR2    s           0    3    0    1  |UP1:10|~2649~1
   -      8     -    G    17        OR2    s           0    4    0    1  |UP1:10|~2655~1
   -      2     -    G    07        OR2    s           0    4    0    1  |UP1:10|~2667~1
   -      4     -    G    07        OR2    s           0    4    0    1  |UP1:10|~2673~1
   -      5     -    G    07        OR2    s           0    3    0    1  |UP1:10|~2676~1
   -      6     -    G    07        OR2    s           0    4    0    1  |UP1:10|~2682~1
   -      3     -    G    15        OR2    s           0    4    0    1  |UP1:10|~2694~1
   -      5     -    G    15        OR2    s           0    4    0    1  |UP1:10|~2700~1
   -      7     -    G    15        OR2    s           0    3    0    1  |UP1:10|~2703~1
   -      8     -    G    15        OR2    s           0    4    0    1  |UP1:10|~2709~1
   -      2     -    G    18        OR2    s           0    4    0    1  |UP1:10|~2721~1
   -      3     -    G    18        OR2    s           0    4    0    1  |UP1:10|~2727~1
   -      5     -    G    18        OR2    s           0    3    0    1  |UP1:10|~2730~1
   -      6     -    G    18        OR2    s           0    4    0    1  |UP1:10|~2736~1
   -      5     -    E    24        OR2    s           0    4    0    1  |UP1:10|~2748~1
   -      6     -    E    24        OR2    s           0    4    0    1  |UP1:10|~2754~1
   -      7     -    E    24        OR2    s           0    3    0    1  |UP1:10|~2757~1
   -      8     -    E    24        OR2    s           0    4    0    1  |UP1:10|~2763~1
   -      4     -    E    10        OR2    s           0    4    0    1  |UP1:10|~2775~1
   -      5     -    E    10        OR2    s           0    4    0    1  |UP1:10|~2781~1
   -      7     -    E    10        OR2    s           0    3    0    1  |UP1:10|~2784~1
   -      8     -    E    10        OR2    s           0    4    0    1  |UP1:10|~2790~1
   -      2     -    E    10        OR2    s           0    4    0    1  |UP1:10|~2802~1
   -      1     -    E    10        OR2    s           0    4    0    1  |UP1:10|~2808~1
   -      6     -    E    07        OR2    s           0    4    0    1  |UP1:10|~2811~1
   -      7     -    E    07        OR2    s           0    4    0    1  |UP1:10|~2817~1
   -      2     -    E    12       AND2    s   !       0    3    0    2  |UP1:10|~2849~1
   -      3     -    E    12        OR2    s           0    4    0    1  |UP1:10|~2849~2
   -      5     -    E    12        OR2    s           0    4    0    1  |UP1:10|~2849~3
   -      7     -    E    12        OR2    s           0    4    0    1  |UP1:10|~2849~4
   -      8     -    E    12        OR2    s           0    4    0    1  |UP1:10|~2849~5
   -      5     -    F    18        OR2    s           0    4    0    1  |UP1:10|~2876~1
   -      7     -    F    18        OR2    s           0    4    0    1  |UP1:10|~2876~2
   -      7     -    E    17        OR2    s           0    3    0    1  |UP1:10|~2894~1


Code:

s = Synthesized pin or logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
p = Packed register


Device-Specific Information:     e:\vhdl designs\231designs\10up1\system01.rpt
system01

** FASTTRACK INTERCONNECT UTILIZATION **

Row FastTrack Interconnect:

          Global         Left Half-      Right Half-
         FastTrack       FastTrack       FastTrack 
Row     Interconnect    Interconnect    Interconnect    Input Pins     Output Pins     Bidir Pins
A:       3/208(  1%)     0/104(  0%)     1/104(  0%)    0/16(  0%)      4/16( 25%)     0/16(  0%)
B:       1/208(  0%)     2/104(  1%)     0/104(  0%)    0/16(  0%)      3/16( 18%)     0/16(  0%)
C:       0/208(  0%)     0/104(  0%)     1/104(  0%)    0/16(  0%)      1/16(  6%)     0/16(  0%)
D:       0/208(  0%)     0/104(  0%)     0/104(  0%)    0/16(  0%)      0/16(  0%)     0/16(  0%)
E:      44/208( 21%)    52/104( 50%)     7/104(  6%)    0/16(  0%)      9/16( 56%)     0/16(  0%)
F:       9/208(  4%)    22/104( 21%)     0/104(  0%)    0/16(  0%)      6/16( 37%)     0/16(  0%)
G:      17/208(  8%)    29/104( 27%)     0/104(  0%)    0/16(  0%)      8/16( 50%)     0/16(  0%)
H:       2/208(  0%)     0/104(  0%)     1/104(  0%)    0/16(  0%)      3/16( 18%)     0/16(  0%)
I:       2/208(  0%)     1/104(  0%)     0/104(  0%)    0/16(  0%)      3/16( 18%)     0/16(  0%)


Column FastTrack Interconnect:

         FastTrack                                 
Column  Interconnect    Input Pins     Output Pins     Bidir Pins
01:      1/24(  4%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
02:      1/24(  4%)     0/4(  0%)      1/4( 25%)       0/4(  0%)
03:      2/24(  8%)     0/4(  0%)      1/4( 25%)       0/4(  0%)
04:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
05:      2/24(  8%)     0/4(  0%)      1/4( 25%)       0/4(  0%)
06:      1/24(  4%)     0/4(  0%)      1/4( 25%)       0/4(  0%)
07:      2/24(  8%)     0/4(  0%)      2/4( 50%)       0/4(  0%)
08:      1/24(  4%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
09:      1/24(  4%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
10:      4/24( 16%)     0/4(  0%)      1/4( 25%)       0/4(  0%)
11:      3/24( 12%)     0/4(  0%)      1/4( 25%)       0/4(  0%)
12:      5/24( 20%)     0/4(  0%)      1/4( 25%)       0/4(  0%)
13:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
14:      4/24( 16%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
15:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
16:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
17:      4/24( 16%)     0/4(  0%)      1/4( 25%)       0/4(  0%)
18:      8/24( 33%)     0/4(  0%)      2/4( 50%)       0/4(  0%)
19:      1/24(  4%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
20:      1/24(  4%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
21:      3/24( 12%)     0/4(  0%)      1/4( 25%)       0/4(  0%)
22:      1/24(  4%)     0/4(  0%)      1/4( 25%)       0/4(  0%)
23:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
24:      2/24(  8%)     0/4(  0%)      1/4( 25%)       0/4(  0%)
25:      1/24(  4%)     0/4(  0%)      1/4( 25%)       0/4(  0%)
26:      4/24( 16%)     0/4(  0%)      1/4( 25%)       0/4(  0%)
27:      1/24(  4%)     0/4(  0%)      1/4( 25%)       0/4(  0%)
28:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
29:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
30:      1/24(  4%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
31:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
32:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
33:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
34:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
35:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
36:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
37:      2/24(  8%)     0/4(  0%)      1/4( 25%)       0/4(  0%)
38:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
39:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
40:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
41:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
42:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
43:      1/24(  4%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
44:      2/24(  8%)     0/4(  0%)      1/4( 25%)       0/4(  0%)
45:      1/24(  4%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
46:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
47:      1/24(  4%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
48:      1/24(  4%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
49:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
50:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
51:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
52:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
EA:     11/24( 45%)     0/4(  0%)      0/4(  0%)       0/4(  0%)


Device-Specific Information:     e:\vhdl designs\231designs\10up1\system01.rpt
system01

** CLOCK SIGNALS **

Type     Fan-out       Name
INPUT       90         clk


Device-Specific Information:     e:\vhdl designs\231designs\10up1\system01.rpt
system01

** CLEAR SIGNALS **

Type     Fan-out       Name
INPUT       11         reset


Device-Specific Information:     e:\vhdl designs\231designs\10up1\system01.rpt
system01

** EQUATIONS **

clk      : INPUT;
reset    : INPUT;

-- Node name is 'AC0' 
-- Equation name is 'AC0', type is output 
AC0      =  _LC1_E12;

-- Node name is 'AC1' 
-- Equation name is 'AC1', type is output 
AC1      =  _LC2_E7;

-- Node name is 'AC2' 
-- Equation name is 'AC2', type is output 
AC2      =  _LC6_E10;

-- Node name is 'AC3' 
-- Equation name is 'AC3', type is output 
AC3      =  _LC2_E24;

-- Node name is 'AC4' 
-- Equation name is 'AC4', type is output 
AC4      =  _LC8_G18;

-- Node name is 'AC5' 
-- Equation name is 'AC5', type is output 
AC5      =  _LC6_G15;

-- Node name is 'AC6' 
-- Equation name is 'AC6', type is output 
AC6      =  _LC3_G7;

-- Node name is 'AC7' 
-- Equation name is 'AC7', type is output 
AC7      =  _LC1_G17;

-- Node name is 'AC8' 
-- Equation name is 'AC8', type is output 
AC8      =  _LC1_G5;

-- Node name is 'AC9' 
-- Equation name is 'AC9', type is output 
AC9      =  _LC8_G10;

-- Node name is 'AC10' 
-- Equation name is 'AC10', type is output 
AC10     =  _LC2_E22;

-- Node name is 'AC11' 
-- Equation name is 'AC11', type is output 
AC11     =  _LC5_E9;

-- Node name is 'AC12' 
-- Equation name is 'AC12', type is output 
AC12     =  _LC1_E43;

-- Node name is 'AC13' 
-- Equation name is 'AC13', type is output 
AC13     =  _LC4_E28;

-- Node name is 'AC14' 
-- Equation name is 'AC14', type is output 
AC14     =  _LC2_E48;

-- Node name is 'AC15' 
-- Equation name is 'AC15', type is output 
AC15     =  _LC8_E30;

-- Node name is 'data0' 
-- Equation name is 'data0', type is output 
data0    =  _LC4_E38;

-- Node name is 'data1' 
-- Equation name is 'data1', type is output 
data1    =  _LC3_E7;

-- Node name is 'data2' 
-- Equation name is 'data2', type is output 
data2    =  _LC8_E26;

-- Node name is 'data3' 
-- Equation name is 'data3', type is output 
data3    =  _LC4_E26;

-- Node name is 'data4' 
-- Equation name is 'data4', type is output 
data4    =  _LC4_G18;

-- Node name is 'data5' 
-- Equation name is 'data5', type is output 
data5    =  _LC4_G12;

-- Node name is 'data6' 
-- Equation name is 'data6', type is output 
data6    =  _LC7_G7;

-- Node name is 'data7' 
-- Equation name is 'data7', type is output 
data7    =  _LC7_G12;

-- Node name is 'data8' 
-- Equation name is 'data8', type is output 
data8    =  _LC4_G5;

-- Node name is 'data9' 
-- Equation name is 'data9', type is output 
data9    =  _LC8_G12;

-- Node name is 'data10' 
-- Equation name is 'data10', type is output 
data10   =  _LC1_E22;

-- Node name is 'data11' 
-- Equation name is 'data11', type is output 
data11   =  _LC1_G12;

-- Node name is 'data12' 
-- Equation name is 'data12', type is output 
data12   =  _LC5_E43;

-- Node name is 'data13' 
-- Equation name is 'data13', type is output 
data13   =  _LC6_E38;

-- Node name is 'data14' 
-- Equation name is 'data14', type is output 
data14   =  _LC6_E48;

-- Node name is 'data15' 
-- Equation name is 'data15', type is output 
data15   =  _LC8_E38;

-- Node name is 'mem0' 
-- Equation name is 'mem0', type is output 
mem0     =  _EC5_E;

-- Node name is 'mem1' 
-- Equation name is 'mem1', type is output 
mem1     =  _EC2_G;

-- Node name is 'mem2' 
-- Equation name is 'mem2', type is output 
mem2     =  _EC5_G;

-- Node name is 'mem3' 
-- Equation name is 'mem3', type is output 
mem3     =  _EC4_G;

-- Node name is 'mem4' 
-- Equation name is 'mem4', type is output 
mem4     =  _EC8_G;

-- Node name is 'mem5' 
-- Equation name is 'mem5', type is output 
mem5     =  _EC7_G;

-- Node name is 'mem6' 
-- Equation name is 'mem6', type is output 
mem6     =  _EC6_G;

-- Node name is 'mem7' 
-- Equation name is 'mem7', type is output 
mem7     =  _EC3_G;

-- Node name is 'mem8' 
-- Equation name is 'mem8', type is output 
mem8     =  _EC1_E;

-- Node name is 'mem9' 
-- Equation name is 'mem9', type is output 
mem9     =  _EC1_G;

-- Node name is 'mem10' 
-- Equation name is 'mem10', type is output 
mem10    =  _EC4_E;

-- Node name is 'mem11' 
-- Equation name is 'mem11', type is output 
mem11    =  _EC8_E;

-- Node name is 'mem12' 
-- Equation name is 'mem12', type is output 
mem12    =  _EC7_E;

-- Node name is 'mem13' 
-- Equation name is 'mem13', type is output 
mem13    =  _EC6_E;

-- Node name is 'mem14' 
-- Equation name is 'mem14', type is output 
mem14    =  _EC2_E;

-- Node name is 'mem15' 
-- Equation name is 'mem15', type is output 
mem15    =  _EC3_E;

-- Node name is 'PC0' 
-- Equation name is 'PC0', type is output 
PC0      =  _LC3_E3;

-- Node name is 'PC1' 
-- Equation name is 'PC1', type is output 
PC1      =  _LC6_E3;

-- Node name is 'PC2' 
-- Equation name is 'PC2', type is output 
PC2      =  _LC4_E1;

-- Node name is 'PC3' 
-- Equation name is 'PC3', type is output 
PC3      =  _LC4_E3;

-- Node name is 'PC4' 
-- Equation name is 'PC4', type is output 
PC4      =  _LC1_E14;

-- Node name is 'PC5' 
-- Equation name is 'PC5', type is output 
PC5      =  _LC6_F18;

-- Node name is 'PC6' 
-- Equation name is 'PC6', type is output 
PC6      =  _LC8_F18;

-- Node name is 'PC7' 
-- Equation name is 'PC7', type is output 
PC7      =  _LC5_F3;

-- Node name is 'reset~1~fit~out1' 
-- Equation name is 'reset~1~fit~out1', location is LC2_E38, type is buried.
-- synthesized logic cell 
!_LC2_E38 = _LC2_E38~NOT;
_LC2_E38~NOT = LCELL(!reset);

-- Node name is 'reset~1' 
-- Equation name is 'reset~1', location is LC1_H19, type is buried.
-- synthesized logic cell 
!_LC1_H19 = _LC1_H19~NOT;
_LC1_H19~NOT = LCELL(!reset);

-- Node name is 'wr' 
-- Equation name is 'wr', type is output 
wr       =  _LC1_F18;

-- Node name is '|UP1:10|:132' = '|UP1:10|instruction_register0' 
-- Equation name is '_LC2_E6', type is buried 
_LC2_E6  = DFFE( _EQ001, GLOBAL( clk),  VCC,  VCC, !_LC1_H19);
  _EQ001 =  _LC2_E6 &  _LC4_F21
         #  _LC7_E6;

-- Node name is '|UP1:10|:131' = '|UP1:10|instruction_register1' 
-- Equation name is '_LC6_E6', type is buried 
_LC6_E6  = DFFE( _EQ002, GLOBAL( clk),  VCC,  VCC, !_LC1_H19);
  _EQ002 =  _LC4_F21 &  _LC6_E6
         #  _LC4_E6;

-- Node name is '|UP1:10|:130' = '|UP1:10|instruction_register2' 
-- Equation name is '_LC8_E6', type is buried 
_LC8_E6  = DFFE( _EQ003, GLOBAL( clk),  VCC,  VCC, !_LC1_H19);
  _EQ003 =  _LC4_F21 &  _LC8_E6
         #  _LC1_E6;

-- Node name is '|UP1:10|:129' = '|UP1:10|instruction_register3' 
-- Equation name is '_LC3_E16', type is buried 
_LC3_E16 = DFFE( _EQ004, GLOBAL( clk),  VCC,  VCC, !_LC1_H19);
  _EQ004 =  _LC3_E16 &  _LC4_F21
         #  _LC4_E16;

-- Node name is '|UP1:10|:128' = '|UP1:10|instruction_register4' 
-- Equation name is '_LC4_E8', type is buried 
_LC4_E8  = DFFE( _EQ005, GLOBAL( clk),  VCC,  VCC, !_LC1_H19);
  _EQ005 =  _LC4_E8 &  _LC4_F21
         #  _LC3_E8;

-- Node name is '|UP1:10|:127' = '|UP1:10|instruction_register5' 
-- Equation name is '_LC2_E16', type is buried 
_LC2_E16 = DFFE( _EQ006, GLOBAL( clk),  VCC,  VCC, !_LC1_H19);
  _EQ006 =  _LC2_E16 &  _LC4_F21
         #  _LC1_E16;

-- Node name is '|UP1:10|:126' = '|UP1:10|instruction_register6' 
-- Equation name is '_LC2_F21', type is buried 
_LC2_F21 = DFFE( _EQ007, GLOBAL( clk),  VCC,  VCC, !_LC1_H19);
  _EQ007 =  _LC2_F21 &  _LC4_F21
         #  _LC7_F21;

-- Node name is '|UP1:10|~125~1' = '|UP1:10|instruction_register7~1' 
-- Equation name is '_LC4_E12', type is buried 
-- synthesized logic cell 
_LC4_E12 = LCELL( _EQ008);
  _EQ008 = !_LC1_F12 & !_LC2_F12;

-- Node name is '|UP1:10|:125' = '|UP1:10|instruction_register7' 
-- Equation name is '_LC3_F21', type is buried 
_LC3_F21 = DFFE( _EQ009, GLOBAL( clk),  VCC,  VCC, !_LC1_H19);
  _EQ009 =  _LC3_F21 &  _LC4_F21
         #  _LC6_F21;

-- Node name is '|UP1:10|:124' = '|UP1:10|instruction_register8' 
-- Equation name is '_LC5_E19', type is buried 
_LC5_E19 = DFFE( _EQ010, GLOBAL( clk),  VCC,  VCC, !_LC1_H19);
  _EQ010 =  _LC5_E17
         #  _EC1_E & !_LC1_E2;

-- Node name is '|UP1:10|:123' = '|UP1:10|instruction_register9' 
-- Equation name is '_LC7_E16', type is buried 
_LC7_E16 = DFFE( _EQ011, GLOBAL( clk),  VCC,  VCC, !_LC1_H19);
  _EQ011 =  _LC4_F21 &  _LC7_E16
         #  _LC8_E16;

-- Node name is '|UP1:10|:122' = '|UP1:10|instruction_register10' 
-- Equation name is '_LC3_E19', type is buried 
_LC3_E19 = DFFE( _EQ012, GLOBAL( clk),  VCC,  VCC, !_LC1_H19);
  _EQ012 =  _LC1_E2 &  _LC3_E19
         #  _EC4_E & !_LC1_E2;

-- Node name is '|UP1:10|:121' = '|UP1:10|instruction_register11' 
-- Equation name is '_LC4_E19', type is buried 
_LC4_E19 = DFFE( _EQ013, GLOBAL( clk),  VCC,  VCC, !_LC1_H19);
  _EQ013 =  _LC1_E2 &  _LC4_E19
         #  _EC8_E & !_LC1_E2;

-- Node name is '|UP1:10|:120' = '|UP1:10|instruction_register12' 
-- Equation name is '_LC6_E19', type is buried 
_LC6_E19 = DFFE( _EQ014, GLOBAL( clk),  VCC,  VCC, !_LC1_H19);
  _EQ014 =  _LC1_E2 &  _LC6_E19
         #  _EC7_E & !_LC1_E2;

-- Node name is '|UP1:10|:119' = '|UP1:10|instruction_register13' 
-- Equation name is '_LC8_E2', type is buried 
_LC8_E2  = DFFE( _EQ015, GLOBAL( clk),  VCC,  VCC, !_LC1_H19);
  _EQ015 =  _LC1_E2 &  _LC8_E2
         #  _EC6_E & !_LC1_E2;

-- Node name is '|UP1:10|:118' = '|UP1:10|instruction_register14' 
-- Equation name is '_LC2_E19', type is buried 
_LC2_E19 = DFFE( _EQ016, GLOBAL( clk),  VCC,  VCC, !_LC1_H19);
  _EQ016 =  _LC1_E2 &  _LC2_E19
         #  _EC2_E & !_LC1_E2;

-- Node name is '|UP1:10|:117' = '|UP1:10|instruction_register15' 
-- Equation name is '_LC1_E19', type is buried 
_LC1_E19 = DFFE( _EQ017, GLOBAL( clk),  VCC,  VCC, !_LC1_H19);
  _EQ017 =  _LC1_E2 &  _LC1_E19
         #  _EC3_E & !_LC1_E2;

-- Node name is '|UP1:10|LPM_ADD_SUB:418|addcore:adder|:121' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC7_E3', type is buried 
_LC7_E3  = LCELL( _EQ018);
  _EQ018 =  _LC3_E3 &  _LC6_E3;

-- Node name is '|UP1:10|LPM_ADD_SUB:418|addcore:adder|:125' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC8_E3', type is buried 
_LC8_E3  = LCELL( _EQ019);
  _EQ019 =  _LC4_E1 &  _LC7_E3;

-- Node name is '|UP1:10|LPM_ADD_SUB:418|addcore:adder|:129' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC5_E3', type is buried 
_LC5_E3  = LCELL( _EQ020);
  _EQ020 =  _LC4_E1 &  _LC4_E3 &  _LC7_E3;

-- Node name is '|UP1:10|LPM_ADD_SUB:418|addcore:adder|:133' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC2_E3', type is buried 
_LC2_E3  = LCELL( _EQ021);
  _EQ021 =  _LC1_E14 &  _LC4_E1 &  _LC4_E3 &  _LC7_E3;

-- Node name is '|UP1:10|LPM_ADD_SUB:418|addcore:adder|:137' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC1_F4', type is buried 
_LC1_F4  = LCELL( _EQ022);
  _EQ022 =  _LC2_E3 &  _LC6_F18;

-- Node name is '|UP1:10|LPM_ADD_SUB:418|addcore:adder|:155' from file "addcore.tdf" line 316, column 45
-- Equation name is '_LC7_F3', type is buried 
_LC7_F3  = LCELL( _EQ023);
  _EQ023 =  _LC5_F3 & !_LC6_F18
         # !_LC2_E3 &  _LC5_F3
         #  _LC5_F3 & !_LC8_F18
         #  _LC2_E3 & !_LC5_F3 &  _LC6_F18 &  _LC8_F18;

-- Node name is '|UP1:10|LPM_ADD_SUB:733|addcore:adder|pcarry1' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC4_E7', type is buried 
_LC4_E7  = LCELL( _EQ024);
  _EQ024 =  _EC2_G &  _LC2_E7
         #  _EC2_G &  _EC5_E &  _LC1_E12
         #  _EC5_E &  _LC1_E12 &  _LC2_E7;

-- Node name is '|UP1:10|LPM_ADD_SUB:733|addcore:adder|pcarry2' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC3_E24', type is buried 
_LC3_E24 = LCELL( _EQ025);
  _EQ025 =  _EC5_G &  _LC4_E7
         #  _LC4_E7 &  _LC6_E10
         #  _EC5_G &  _LC6_E10;

-- Node name is '|UP1:10|LPM_ADD_SUB:733|addcore:adder|pcarry3' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC1_E24', type is buried 
_LC1_E24 = LCELL( _EQ026);
  _EQ026 =  _EC4_G &  _LC3_E24
         #  _LC2_E24 &  _LC3_E24
         #  _EC4_G &  _LC2_E24;

-- Node name is '|UP1:10|LPM_ADD_SUB:733|addcore:adder|pcarry4' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC1_G15', type is buried 
_LC1_G15 = LCELL( _EQ027);
  _EQ027 =  _EC8_G &  _LC1_E24
         #  _LC1_E24 &  _LC8_G18
         #  _EC8_G &  _LC8_G18;

-- Node name is '|UP1:10|LPM_ADD_SUB:733|addcore:adder|pcarry5' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC4_G15', type is buried 
_LC4_G15 = LCELL( _EQ028);
  _EQ028 =  _EC7_G &  _LC1_G15
         #  _LC1_G15 &  _LC6_G15
         #  _EC7_G &  _LC6_G15;

-- Node name is '|UP1:10|LPM_ADD_SUB:733|addcore:adder|pcarry6' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC2_G17', type is buried 
_LC2_G17 = LCELL( _EQ029);
  _EQ029 =  _EC6_G &  _LC4_G15
         #  _LC3_G7 &  _LC4_G15
         #  _EC6_G &  _LC3_G7;

-- Node name is '|UP1:10|LPM_ADD_SUB:733|addcore:adder|pcarry7' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC3_G17', type is buried 
_LC3_G17 = LCELL( _EQ030);
  _EQ030 =  _EC3_G &  _LC2_G17
         #  _LC1_G17 &  _LC2_G17
         #  _EC3_G &  _LC1_G17;

-- Node name is '|UP1:10|LPM_ADD_SUB:733|addcore:adder|pcarry8' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC1_G10', type is buried 
_LC1_G10 = LCELL( _EQ031);
  _EQ031 =  _EC1_E &  _LC3_G17
         #  _LC1_G5 &  _LC3_G17
         #  _EC1_E &  _LC1_G5;

-- Node name is '|UP1:10|LPM_ADD_SUB:733|addcore:adder|pcarry9' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC4_G10', type is buried 
_LC4_G10 = LCELL( _EQ032);
  _EQ032 =  _EC1_G &  _LC1_G10
         #  _LC1_G10 &  _LC8_G10
         #  _EC1_G &  _LC8_G10;

-- Node name is '|UP1:10|LPM_ADD_SUB:733|addcore:adder|pcarry10' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC2_E9', type is buried 
_LC2_E9  = LCELL( _EQ033);
  _EQ033 =  _EC4_E &  _LC4_G10
         #  _LC2_E22 &  _LC4_G10
         #  _EC4_E &  _LC2_E22;

-- Node name is '|UP1:10|LPM_ADD_SUB:733|addcore:adder|pcarry11' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC1_E9', type is buried 
_LC1_E9  = LCELL( _EQ034);
  _EQ034 =  _EC8_E &  _LC2_E9
         #  _LC2_E9 &  _LC5_E9
         #  _EC8_E &  _LC5_E9;

-- Node name is '|UP1:10|LPM_ADD_SUB:733|addcore:adder|pcarry12' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC1_E28', type is buried 
_LC1_E28 = LCELL( _EQ035);
  _EQ035 =  _EC7_E &  _LC1_E9
         #  _LC1_E9 &  _LC1_E43
         #  _EC7_E &  _LC1_E43;

-- Node name is '|UP1:10|LPM_ADD_SUB:733|addcore:adder|pcarry13' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC2_E28', type is buried 
_LC2_E28 = LCELL( _EQ036);
  _EQ036 =  _EC6_E &  _LC1_E28
         #  _LC1_E28 &  _LC4_E28
         #  _EC6_E &  _LC4_E28;

-- Node name is '|UP1:10|LPM_ADD_SUB:733|addcore:adder|pcarry14' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC1_E30', type is buried 
_LC1_E30 = LCELL( _EQ037);
  _EQ037 =  _EC2_E &  _LC2_E28
         #  _LC2_E28 &  _LC2_E48
         #  _EC2_E &  _LC2_E48;

-- Node name is '|UP1:10|LPM_ADD_SUB:733|addcore:adder|~178~1' from file "addcore.tdf" line 316, column 67
-- Equation name is '_LC5_E7', type is buried 
-- synthesized logic cell 
_LC5_E7  = LCELL( _EQ038);
  _EQ038 = !_EC5_E &  _LC2_E7
         # !_LC1_E12 &  _LC2_E7
         #  _EC5_E &  _LC1_E12 & !_LC2_E7;

-- Node name is '|UP1:10|LPM_ADD_SUB:733|addcore:adder|:179' from file "addcore.tdf" line 316, column 67
-- Equation name is '_LC3_E10', type is buried 
_LC3_E10 = LCELL( _EQ039);
  _EQ039 =  _EC5_G &  _LC4_E7 &  _LC6_E10
         # !_EC5_G &  _LC4_E7 & !_LC6_E10
         #  _EC5_G & !_LC4_E7 & !_LC6_E10
         # !_EC5_G & !_LC4_E7 &  _LC6_E10;

-- Node name is '|UP1:10|LPM_ADD_SUB:733|addcore:adder|:180' from file "addcore.tdf" line 316, column 67
-- Equation name is '_LC4_E24', type is buried 
_LC4_E24 = LCELL( _EQ040);
  _EQ040 =  _EC4_G &  _LC2_E24 &  _LC3_E24
         # !_EC4_G & !_LC2_E24 &  _LC3_E24
         #  _EC4_G & !_LC2_E24 & !_LC3_E24
         # !_EC4_G &  _LC2_E24 & !_LC3_E24;

-- Node name is '|UP1:10|LPM_ADD_SUB:733|addcore:adder|:181' from file "addcore.tdf" line 316, column 67
-- Equation name is '_LC1_G18', type is buried 
_LC1_G18 = LCELL( _EQ041);
  _EQ041 =  _EC8_G &  _LC1_E24 &  _LC8_G18
         # !_EC8_G &  _LC1_E24 & !_LC8_G18
         #  _EC8_G & !_LC1_E24 & !_LC8_G18
         # !_EC8_G & !_LC1_E24 &  _LC8_G18;

-- Node name is '|UP1:10|LPM_ADD_SUB:733|addcore:adder|:182' from file "addcore.tdf" line 316, column 67
-- Equation name is '_LC2_G15', type is buried 
_LC2_G15 = LCELL( _EQ042);
  _EQ042 =  _EC7_G &  _LC1_G15 &  _LC6_G15
         # !_EC7_G &  _LC1_G15 & !_LC6_G15
         #  _EC7_G & !_LC1_G15 & !_LC6_G15
         # !_EC7_G & !_LC1_G15 &  _LC6_G15;

-- Node name is '|UP1:10|LPM_ADD_SUB:733|addcore:adder|:183' from file "addcore.tdf" line 316, column 67
-- Equation name is '_LC1_G7', type is buried 
_LC1_G7  = LCELL( _EQ043);
  _EQ043 =  _EC6_G &  _LC3_G7 &  _LC4_G15
         # !_EC6_G & !_LC3_G7 &  _LC4_G15
         #  _EC6_G & !_LC3_G7 & !_LC4_G15
         # !_EC6_G &  _LC3_G7 & !_LC4_G15;

-- Node name is '|UP1:10|LPM_ADD_SUB:733|addcore:adder|:184' from file "addcore.tdf" line 316, column 67
-- Equation name is '_LC4_G17', type is buried 
_LC4_G17 = LCELL( _EQ044);
  _EQ044 =  _EC3_G &  _LC1_G17 &  _LC2_G17
         # !_EC3_G & !_LC1_G17 &  _LC2_G17
         #  _EC3_G & !_LC1_G17 & !_LC2_G17
         # !_EC3_G &  _LC1_G17 & !_LC2_G17;

-- Node name is '|UP1:10|LPM_ADD_SUB:733|addcore:adder|:185' from file "addcore.tdf" line 316, column 67
-- Equation name is '_LC2_G5', type is buried 
_LC2_G5  = LCELL( _EQ045);
  _EQ045 =  _EC1_E &  _LC1_G5 &  _LC3_G17
         # !_EC1_E & !_LC1_G5 &  _LC3_G17
         #  _EC1_E & !_LC1_G5 & !_LC3_G17
         # !_EC1_E &  _LC1_G5 & !_LC3_G17;

-- Node name is '|UP1:10|LPM_ADD_SUB:733|addcore:adder|:186' from file "addcore.tdf" line 316, column 67
-- Equation name is '_LC2_G10', type is buried 
_LC2_G10 = LCELL( _EQ046);
  _EQ046 =  _EC1_G &  _LC1_G10 &  _LC8_G10
         # !_EC1_G &  _LC1_G10 & !_LC8_G10
         #  _EC1_G & !_LC1_G10 & !_LC8_G10
         # !_EC1_G & !_LC1_G10 &  _LC8_G10;

-- Node name is '|UP1:10|LPM_ADD_SUB:733|addcore:adder|:187' from file "addcore.tdf" line 316, column 67
-- Equation name is '_LC3_E22', type is buried 
_LC3_E22 = LCELL( _EQ047);
  _EQ047 =  _EC4_E &  _LC2_E22 &  _LC4_G10
         # !_EC4_E & !_LC2_E22 &  _LC4_G10
         #  _EC4_E & !_LC2_E22 & !_LC4_G10
         # !_EC4_E &  _LC2_E22 & !_LC4_G10;

-- Node name is '|UP1:10|LPM_ADD_SUB:733|addcore:adder|:188' from file "addcore.tdf" line 316, column 67
-- Equation name is '_LC3_E9', type is buried 
_LC3_E9  = LCELL( _EQ048);
  _EQ048 =  _EC8_E &  _LC2_E9 &  _LC5_E9
         # !_EC8_E &  _LC2_E9 & !_LC5_E9
         #  _EC8_E & !_LC2_E9 & !_LC5_E9
         # !_EC8_E & !_LC2_E9 &  _LC5_E9;

-- Node name is '|UP1:10|LPM_ADD_SUB:733|addcore:adder|:189' from file "addcore.tdf" line 316, column 67
-- Equation name is '_LC2_E43', type is buried 
_LC2_E43 = LCELL( _EQ049);
  _EQ049 =  _EC7_E &  _LC1_E9 &  _LC1_E43
         # !_EC7_E &  _LC1_E9 & !_LC1_E43
         #  _EC7_E & !_LC1_E9 & !_LC1_E43
         # !_EC7_E & !_LC1_E9 &  _LC1_E43;

-- Node name is '|UP1:10|LPM_ADD_SUB:733|addcore:adder|:190' from file "addcore.tdf" line 316, column 67
-- Equation name is '_LC3_E28', type is buried 
_LC3_E28 = LCELL( _EQ050);
  _EQ050 =  _EC6_E &  _LC1_E28 &  _LC4_E28
         # !_EC6_E &  _LC1_E28 & !_LC4_E28
         #  _EC6_E & !_LC1_E28 & !_LC4_E28
         # !_EC6_E & !_LC1_E28 &  _LC4_E28;

-- Node name is '|UP1:10|LPM_ADD_SUB:733|addcore:adder|:191' from file "addcore.tdf" line 316, column 67
-- Equation name is '_LC4_E30', type is buried 
_LC4_E30 = LCELL( _EQ051);
  _EQ051 =  _EC2_E &  _LC2_E28 &  _LC2_E48
         # !_EC2_E &  _LC2_E28 & !_LC2_E48
         #  _EC2_E & !_LC2_E28 & !_LC2_E48
         # !_EC2_E & !_LC2_E28 &  _LC2_E48;

-- Node name is '|UP1:10|LPM_ADD_SUB:733|addcore:adder|:192' from file "addcore.tdf" line 316, column 67
-- Equation name is '_LC2_E30', type is buried 
_LC2_E30 = LCELL( _EQ052);
  _EQ052 =  _EC3_E &  _LC1_E30 &  _LC8_E30
         # !_EC3_E &  _LC1_E30 & !_LC8_E30
         #  _EC3_E & !_LC1_E30 & !_LC8_E30
         # !_EC3_E & !_LC1_E30 &  _LC8_E30;

-- Node name is '|UP1:10|LPM_COMPARE:633|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|comptree:sub_comptree|cmpchain:gt_cmp_end|~39~1' from file "cmpchain.tdf" line 868, column 31
-- Equation name is '_LC7_E19', type is buried 
-- synthesized logic cell 
_LC7_E19 = LCELL( _EQ053);
  _EQ053 = !_LC1_E19 & !_LC2_E19 & !_LC8_E2;

-- Node name is '|UP1:10|LPM_COMPARE:633|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|comptree:sub_comptree|cmpchain:gt_cmp_end|:39' from file "cmpchain.tdf" line 868, column 31
-- Equation name is '_LC8_E19', type is buried 
_LC8_E19 = LCELL( _EQ054);
  _EQ054 = !_LC3_E19 & !_LC4_E19 & !_LC6_E19 &  _LC7_E19;

-- Node name is '|UP1:10|:99' = '|UP1:10|MAR0' 
-- Equation name is '_LC1_E26', type is buried 
_LC1_E26 = DFFE( _EQ055, GLOBAL( clk),  VCC,  VCC, !_LC1_H19);
  _EQ055 =  _LC3_F18 &  _LC5_E26;

-- Node name is '|UP1:10|:98' = '|UP1:10|MAR1' 
-- Equation name is '_LC1_E5', type is buried 
_LC1_E5  = DFFE( _EQ056, GLOBAL( clk),  VCC,  VCC, !_LC1_H19);
  _EQ056 =  _LC3_F18 &  _LC6_E5;

-- Node name is '|UP1:10|:97' = '|UP1:10|MAR2' 
-- Equation name is '_LC1_E1', type is buried 
_LC1_E1  = DFFE( _EQ057, GLOBAL( clk),  VCC,  VCC, !_LC1_H19);
  _EQ057 =  _LC3_F18 &  _LC7_E1;

-- Node name is '|UP1:10|:96' = '|UP1:10|MAR3' 
-- Equation name is '_LC1_E11', type is buried 
_LC1_E11 = DFFE( _EQ058, GLOBAL( clk),  VCC,  VCC, !_LC1_H19);
  _EQ058 =  _LC3_F18 &  _LC6_E11;

-- Node name is '|UP1:10|:95' = '|UP1:10|MAR4' 
-- Equation name is '_LC1_E8', type is buried 
_LC1_E8  = DFFE( _EQ059, GLOBAL( clk),  VCC,  VCC, !_LC1_H19);
  _EQ059 =  _LC3_F18 &  _LC8_E8;

-- Node name is '|UP1:10|:94' = '|UP1:10|MAR5' 
-- Equation name is '_LC6_E18', type is buried 
_LC6_E18 = DFFE( _EQ060, GLOBAL( clk),  VCC,  VCC, !_LC1_H19);
  _EQ060 =  _LC3_F18 &  _LC4_E18;

-- Node name is '|UP1:10|:93' = '|UP1:10|MAR6' 
-- Equation name is '_LC4_F10', type is buried 
_LC4_F10 = DFFE( _EQ061, GLOBAL( clk),  VCC,  VCC, !_LC1_H19);
  _EQ061 =  _LC3_F18 &  _LC6_F10;

-- Node name is '|UP1:10|:92' = '|UP1:10|MAR7' 
-- Equation name is '_LC1_F21', type is buried 
_LC1_F21 = DFFE( _EQ062, GLOBAL( clk),  VCC,  VCC, !_LC1_H19);
  _EQ062 =  _LC3_F18 &  _LC8_F21;

-- Node name is '|UP1:10|:116' = '|UP1:10|memory_write' 
-- Equation name is '_LC1_F18', type is buried 
_LC1_F18 = DFFE( _EQ063, GLOBAL( clk),  VCC,  VCC, !_LC2_E38);
  _EQ063 = !_LC2_F12 &  _LC2_F18 &  _LC7_F18;

-- Node name is '|UP1:10|:91' = '|UP1:10|program_counter0' 
-- Equation name is '_LC3_E3', type is buried 
_LC3_E3  = DFFE( _EQ064, GLOBAL( clk),  VCC,  VCC, !_LC1_H19);
  _EQ064 =  _LC3_F18 &  _LC4_E13;

-- Node name is '|UP1:10|:90' = '|UP1:10|program_counter1' 
-- Equation name is '_LC6_E3', type is buried 
_LC6_E3  = DFFE( _EQ065, GLOBAL( clk),  VCC,  VCC, !_LC1_H19);
  _EQ065 =  _LC2_E5 &  _LC3_F18;

-- Node name is '|UP1:10|:89' = '|UP1:10|program_counter2' 
-- Equation name is '_LC4_E1', type is buried 
_LC4_E1  = DFFE( _EQ066, GLOBAL( clk),  VCC,  VCC, !_LC1_H19);
  _EQ066 =  _LC1_E3 &  _LC2_F18;

-- Node name is '|UP1:10|:88' = '|UP1:10|program_counter3' 
-- Equation name is '_LC4_E3', type is buried 
_LC4_E3  = DFFE( _EQ067, GLOBAL( clk),  VCC,  VCC, !_LC1_H19);
  _EQ067 =  _LC2_F18 &  _LC4_E11;

-- Node name is '|UP1:10|:87' = '|UP1:10|program_counter4' 
-- Equation name is '_LC1_E14', type is buried 
_LC1_E14 = DFFE( _EQ068, GLOBAL( clk),  VCC,  VCC, !_LC1_H19);
  _EQ068 =  _LC2_F18 &  _LC7_E14;

-- Node name is '|UP1:10|:86' = '|UP1:10|program_counter5' 
-- Equation name is '_LC6_F18', type is buried 
_LC6_F18 = DFFE( _EQ069, GLOBAL( clk),  VCC,  VCC, !_LC1_H19);
  _EQ069 =  _LC2_F18 &  _LC5_E18;

-- Node name is '|UP1:10|:85' = '|UP1:10|program_counter6' 
-- Equation name is '_LC8_F18', type is buried 
_LC8_F18 = DFFE( _EQ070, GLOBAL( clk),  VCC,  VCC, !_LC1_H19);
  _EQ070 =  _LC1_F10 &  _LC2_F18;

-- Node name is '|UP1:10|:84' = '|UP1:10|program_counter7' 
-- Equation name is '_LC5_F3', type is buried 
_LC5_F3  = DFFE( _EQ071, GLOBAL( clk),  VCC,  VCC, !_LC1_H19);
  _EQ071 =  _LC2_F18 &  _LC8_F3;

-- Node name is '|UP1:10|:115' = '|UP1:10|register_AC0' 
-- Equation name is '_LC1_E12', type is buried 
_LC1_E12 = DFFE( _EQ072, GLOBAL( clk),  VCC,  VCC, !_LC2_E38);
  _EQ072 =  _LC2_F18 &  _LC8_E12;

-- Node name is '|UP1:10|:114' = '|UP1:10|register_AC1' 
-- Equation name is '_LC2_E7', type is buried 
_LC2_E7  = DFFE( _EQ073, GLOBAL( clk),  VCC,  VCC, !_LC2_E38);
  _EQ073 =  _LC2_F18 &  _LC7_E7;

-- Node name is '|UP1:10|:113' = '|UP1:10|register_AC2' 
-- Equation name is '_LC6_E10', type is buried 
_LC6_E10 = DFFE( _EQ074, GLOBAL( clk),  VCC,  VCC, !_LC2_E38);
  _EQ074 =  _LC2_F18 &  _LC8_E10;

-- Node name is '|UP1:10|:112' = '|UP1:10|register_AC3' 
-- Equation name is '_LC2_E24', type is buried 
_LC2_E24 = DFFE( _EQ075, GLOBAL( clk),  VCC,  VCC, !_LC2_E38);
  _EQ075 =  _LC2_F18 &  _LC8_E24;

-- Node name is '|UP1:10|:111' = '|UP1:10|register_AC4' 
-- Equation name is '_LC8_G18', type is buried 
_LC8_G18 = DFFE( _EQ076, GLOBAL( clk),  VCC,  VCC, !_LC2_E38);
  _EQ076 =  _LC2_F18 &  _LC6_G18;

-- Node name is '|UP1:10|:110' = '|UP1:10|register_AC5' 
-- Equation name is '_LC6_G15', type is buried 
_LC6_G15 = DFFE( _EQ077, GLOBAL( clk),  VCC,  VCC, !_LC2_E38);
  _EQ077 =  _LC2_F18 &  _LC8_G15;

-- Node name is '|UP1:10|:109' = '|UP1:10|register_AC6' 
-- Equation name is '_LC3_G7', type is buried 
_LC3_G7  = DFFE( _EQ078, GLOBAL( clk),  VCC,  VCC, !_LC2_E38);
  _EQ078 =  _LC2_F18 &  _LC6_G7;

-- Node name is '|UP1:10|:108' = '|UP1:10|register_AC7' 
-- Equation name is '_LC1_G17', type is buried 
_LC1_G17 = DFFE( _EQ079, GLOBAL( clk),  VCC,  VCC, !_LC2_E38);
  _EQ079 =  _LC2_F18 &  _LC8_G17;

-- Node name is '|UP1:10|:107' = '|UP1:10|register_AC8' 
-- Equation name is '_LC1_G5', type is buried 
_LC1_G5  = DFFE( _EQ080, GLOBAL( clk),  VCC,  VCC, !_LC2_E38);
  _EQ080 =  _LC2_F18 &  _LC7_G5;

-- Node name is '|UP1:10|:106' = '|UP1:10|register_AC9' 
-- Equation name is '_LC8_G10', type is buried 
_LC8_G10 = DFFE( _EQ081, GLOBAL( clk),  VCC,  VCC, !_LC2_E38);
  _EQ081 =  _LC2_F18 &  _LC7_G10;

-- Node name is '|UP1:10|:105' = '|UP1:10|register_AC10' 
-- Equation name is '_LC2_E22', type is buried 
_LC2_E22 = DFFE( _EQ082, GLOBAL( clk),  VCC,  VCC, !_LC2_E38);
  _EQ082 =  _LC2_F18 &  _LC7_E22;

-- Node name is '|UP1:10|:104' = '|UP1:10|register_AC11' 
-- Equation name is '_LC5_E9', type is buried 
_LC5_E9  = DFFE( _EQ083, GLOBAL( clk),  VCC,  VCC, !_LC2_E38);
  _EQ083 =  _LC2_F18 &  _LC8_E9;

-- Node name is '|UP1:10|:103' = '|UP1:10|register_AC12' 
-- Equation name is '_LC1_E43', type is buried 
_LC1_E43 = DFFE( _EQ084, GLOBAL( clk),  VCC,  VCC, !_LC2_E38);
  _EQ084 =  _LC2_F18 &  _LC7_E43;

-- Node name is '|UP1:10|:102' = '|UP1:10|register_AC13' 
-- Equation name is '_LC4_E28', type is buried 
_LC4_E28 = DFFE( _EQ085, GLOBAL( clk),  VCC,  VCC, !_LC2_E38);
  _EQ085 =  _LC2_F18 &  _LC8_E28;

-- Node name is '|UP1:10|:101' = '|UP1:10|register_AC14' 
-- Equation name is '_LC2_E48', type is buried 
_LC2_E48 = DFFE( _EQ086, GLOBAL( clk),  VCC,  VCC, !_LC2_E38);
  _EQ086 =  _LC2_F18 &  _LC7_E48;

-- Node name is '|UP1:10|:100' = '|UP1:10|register_AC15' 
-- Equation name is '_LC8_E30', type is buried 
_LC8_E30 = DFFE( _EQ087, GLOBAL( clk),  VCC,  VCC, !_LC2_E38);
  _EQ087 =  _LC2_F18 &  _LC7_E30;

-- Node name is '|UP1:10|state~1' 
-- Equation name is '_LC6_E17', type is buried 
_LC6_E17 = DFFE( _EQ088, GLOBAL( clk), GLOBAL(!reset),  VCC,  VCC);
  _EQ088 =  _LC4_F12 &  _LC5_E19 &  _LC7_E16 &  _LC8_E19;

-- Node name is '|UP1:10|state~2~fit~out1' 
-- Equation name is '_LC4_E14', type is buried 
-- synthesized logic cell 
_LC4_E14 = LCELL( _LC2_E14);

-- Node name is '|UP1:10|state~2~fit~out2' 
-- Equation name is '_LC5_E14', type is buried 
-- synthesized logic cell 
_LC5_E14 = LCELL( _LC2_E14);

-- Node name is '|UP1:10|state~2' 
-- Equation name is '_LC2_E14', type is buried 
_LC2_E14 = DFFE( _LC2_E26, GLOBAL( clk), GLOBAL(!reset),  VCC,  VCC);

-- Node name is '|UP1:10|state~3' 
-- Equation name is '_LC2_E13', type is buried 
_LC2_E13 = DFFE( _LC5_E14, GLOBAL( clk), GLOBAL(!reset),  VCC,  VCC);

-- Node name is '|UP1:10|state~4~fit~out1' 
-- Equation name is '_LC3_E26', type is buried 
-- synthesized logic cell 
_LC3_E26 = LCELL( _LC3_E17);

-- Node name is '|UP1:10|state~4~fit~out2' 
-- Equation name is '_LC2_E26', type is buried 
-- synthesized logic cell 
_LC2_E26 = LCELL( _LC3_E17);

-- Node name is '|UP1:10|state~4' 
-- Equation name is '_LC3_E17', type is buried 
_LC3_E17 = DFFE( _EQ089, GLOBAL( clk), GLOBAL(!reset),  VCC,  VCC);
  _EQ089 =  _LC4_F12 &  _LC5_E19 & !_LC7_E16 &  _LC8_E19;

-- Node name is '|UP1:10|state~5' 
-- Equation name is '_LC1_E17', type is buried 
_LC1_E17 = DFFE( _EQ090, GLOBAL( clk), GLOBAL(!reset),  VCC,  VCC);
  _EQ090 =  _LC4_F12 & !_LC5_E19 &  _LC7_E16 &  _LC8_E19;

-- Node name is '|UP1:10|state~6' 
-- Equation name is '_LC4_E17', type is buried 
_LC4_E17 = DFFE( _EQ091, GLOBAL( clk), GLOBAL(!reset),  VCC,  VCC);
  _EQ091 =  _LC4_F12 & !_LC5_E19 & !_LC7_E16 &  _LC8_E19;

-- Node name is '|UP1:10|state~7~fit~out1' 
-- Equation name is '_LC1_F12', type is buried 
-- synthesized logic cell 
_LC1_F12 = LCELL( _LC6_F12);

-- Node name is '|UP1:10|state~7~fit~out2' 
-- Equation name is '_LC4_F12', type is buried 
-- synthesized logic cell 
_LC4_F12 = LCELL( _LC6_F12);

-- Node name is '|UP1:10|state~7' 
-- Equation name is '_LC6_F12', type is buried 
_LC6_F12 = DFFE( _LC3_F12, GLOBAL( clk), GLOBAL(!reset),  VCC,  VCC);

-- Node name is '|UP1:10|state~8~fit~out1' 
-- Equation name is '_LC2_F12', type is buried 
-- synthesized logic cell 
_LC2_F12 = LCELL( _LC2_E17);

-- Node name is '|UP1:10|state~8~fit~out2' 
-- Equation name is '_LC3_F12', type is buried 
-- synthesized logic cell 
_LC3_F12 = LCELL( _LC2_E17);

-- Node name is '|UP1:10|state~8' 
-- Equation name is '_LC2_E17', type is buried 
_LC2_E17 = DFFE( _EQ092, GLOBAL( clk), GLOBAL(!reset),  VCC,  VCC);
  _EQ092 =  _LC1_E20
         #  _LC7_E17
         #  _LC4_F12 & !_LC8_E19;

-- Node name is '|UP1:10|state~9~fit~out1' 
-- Equation name is '_LC2_F18', type is buried 
-- synthesized logic cell 
_LC2_F18 = LCELL( _LC4_F18);

-- Node name is '|UP1:10|state~9~fit~out2' 
-- Equation name is '_LC3_F18', type is buried 
-- synthesized logic cell 
_LC3_F18 = LCELL( _LC4_F18);

-- Node name is '|UP1:10|state~9~2' 
-- Equation name is '_LC1_E48', type is buried 
-- synthesized logic cell 
_LC1_E48 = LCELL( _EQ093);
  _EQ093 = !_LC1_F12 & !_LC2_F12 &  _LC2_F18 & !_LC4_E17;

-- Node name is '|UP1:10|state~9' 
-- Equation name is '_LC4_F18', type is buried 
_LC4_F18 = DFFE( VCC, GLOBAL( clk), GLOBAL(!reset),  VCC,  VCC);

-- Node name is '|UP1:10|:27' 
-- Equation name is '_LC8_E38', type is buried 
_LC8_E38 = DFFE( _LC3_E38, GLOBAL( clk),  VCC,  VCC, !_LC2_E38);

-- Node name is '|UP1:10|:29' 
-- Equation name is '_LC6_E48', type is buried 
_LC6_E48 = DFFE( _LC8_E48, GLOBAL( clk),  VCC,  VCC, !_LC2_E38);

-- Node name is '|UP1:10|:31' 
-- Equation name is '_LC6_E38', type is buried 
_LC6_E38 = DFFE( _LC1_E38, GLOBAL( clk),  VCC,  VCC, !_LC2_E38);

-- Node name is '|UP1:10|:33' 
-- Equation name is '_LC5_E43', type is buried 
_LC5_E43 = DFFE( _LC8_E43, GLOBAL( clk),  VCC,  VCC, !_LC2_E38);

-- Node name is '|UP1:10|:35' 
-- Equation name is '_LC1_G12', type is buried 
_LC1_G12 = DFFE( _LC6_G12, GLOBAL( clk),  VCC,  VCC, !_LC2_E38);

-- Node name is '|UP1:10|:37' 
-- Equation name is '_LC1_E22', type is buried 
_LC1_E22 = DFFE( _LC8_E22, GLOBAL( clk),  VCC,  VCC, !_LC2_E38);

-- Node name is '|UP1:10|:39' 
-- Equation name is '_LC8_G12', type is buried 
_LC8_G12 = DFFE( _LC5_G12, GLOBAL( clk),  VCC,  VCC, !_LC2_E38);

-- Node name is '|UP1:10|:41' 
-- Equation name is '_LC4_G5', type is buried 
_LC4_G5  = DFFE( _LC8_G5, GLOBAL( clk),  VCC,  VCC, !_LC2_E38);

-- Node name is '|UP1:10|:43' 
-- Equation name is '_LC7_G12', type is buried 
_LC7_G12 = DFFE( _LC3_G12, GLOBAL( clk),  VCC,  VCC, !_LC2_E38);

-- Node name is '|UP1:10|:45' 
-- Equation name is '_LC7_G7', type is buried 
_LC7_G7  = DFFE( _LC8_G7, GLOBAL( clk),  VCC,  VCC, !_LC2_E38);

-- Node name is '|UP1:10|:47' 
-- Equation name is '_LC4_G12', type is buried 
_LC4_G12 = DFFE( _LC2_G12, GLOBAL( clk),  VCC,  VCC, !_LC2_E38);

-- Node name is '|UP1:10|:49' 
-- Equation name is '_LC4_G18', type is buried 
_LC4_G18 = DFFE( _LC7_G18, GLOBAL( clk),  VCC,  VCC, !_LC2_E38);

-- Node name is '|UP1:10|:51' 
-- Equation name is '_LC4_E26', type is buried 
_LC4_E26 = DFFE( _LC7_E26, GLOBAL( clk),  VCC,  VCC, !_LC2_E38);

-- Node name is '|UP1:10|:53' 
-- Equation name is '_LC8_E26', type is buried 
_LC8_E26 = DFFE( _LC6_E26, GLOBAL( clk),  VCC,  VCC, !_LC2_E38);

-- Node name is '|UP1:10|:55' 
-- Equation name is '_LC3_E7', type is buried 
_LC3_E7  = DFFE( _LC8_E7, GLOBAL( clk),  VCC,  VCC, !_LC2_E38);

-- Node name is '|UP1:10|:57' 
-- Equation name is '_LC4_E38', type is buried 
_LC4_E38 = DFFE( _LC1_E7, GLOBAL( clk),  VCC,  VCC, !_LC2_E38);

-- Node name is '|UP1:10|~1146~1' 
-- Equation name is '_LC3_E38', type is buried 
-- synthesized logic cell 
_LC3_E38 = LCELL( _EQ094);
  _EQ094 = !_LC1_E48 &  _LC8_E38
         # !_LC3_E26 &  _LC8_E38
         #  _LC1_E48 &  _LC3_E26 &  _LC8_E30;

-- Node name is '|UP1:10|~1173~1' 
-- Equation name is '_LC8_E48', type is buried 
-- synthesized logic cell 
_LC8_E48 = LCELL( _EQ095);
  _EQ095 = !_LC1_E48 &  _LC6_E48
         # !_LC3_E26 &  _LC6_E48
         #  _LC1_E48 &  _LC2_E48 &  _LC3_E26;

-- Node name is '|UP1:10|~1200~1' 
-- Equation name is '_LC1_E38', type is buried 
-- synthesized logic cell 
_LC1_E38 = LCELL( _EQ096);
  _EQ096 = !_LC1_E48 &  _LC6_E38
         # !_LC3_E26 &  _LC6_E38
         #  _LC1_E48 &  _LC3_E26 &  _LC4_E28;

-- Node name is '|UP1:10|~1227~1' 
-- Equation name is '_LC8_E43', type is buried 
-- synthesized logic cell 
_LC8_E43 = LCELL( _EQ097);
  _EQ097 = !_LC1_E48 &  _LC5_E43
         # !_LC3_E26 &  _LC5_E43
         #  _LC1_E43 &  _LC1_E48 &  _LC3_E26;

-- Node name is '|UP1:10|~1254~1' 
-- Equation name is '_LC6_G12', type is buried 
-- synthesized logic cell 
_LC6_G12 = LCELL( _EQ098);
  _EQ098 = !_LC1_E48 &  _LC1_G12
         #  _LC1_G12 & !_LC3_E26
         #  _LC1_E48 &  _LC3_E26 &  _LC5_E9;

-- Node name is '|UP1:10|~1281~1' 
-- Equation name is '_LC8_E22', type is buried 
-- synthesized logic cell 
_LC8_E22 = LCELL( _EQ099);
  _EQ099 =  _LC1_E22 & !_LC1_E48
         #  _LC1_E22 & !_LC3_E26
         #  _LC1_E48 &  _LC2_E22 &  _LC3_E26;

-- Node name is '|UP1:10|~1308~1' 
-- Equation name is '_LC5_G12', type is buried 
-- synthesized logic cell 
_LC5_G12 = LCELL( _EQ100);
  _EQ100 = !_LC1_E48 &  _LC8_G12
         # !_LC3_E26 &  _LC8_G12
         #  _LC1_E48 &  _LC3_E26 &  _LC8_G10;

-- Node name is '|UP1:10|~1335~1' 
-- Equation name is '_LC8_G5', type is buried 
-- synthesized logic cell 
_LC8_G5  = LCELL( _EQ101);
  _EQ101 = !_LC1_E48 &  _LC4_G5
         # !_LC3_E26 &  _LC4_G5
         #  _LC1_E48 &  _LC1_G5 &  _LC3_E26;

-- Node name is '|UP1:10|~1362~1' 
-- Equation name is '_LC3_G12', type is buried 
-- synthesized logic cell 
_LC3_G12 = LCELL( _EQ102);
  _EQ102 = !_LC1_E48 &  _LC7_G12
         # !_LC3_E26 &  _LC7_G12
         #  _LC1_E48 &  _LC1_G17 &  _LC3_E26;

-- Node name is '|UP1:10|~1389~1' 
-- Equation name is '_LC8_G7', type is buried 
-- synthesized logic cell 
_LC8_G7  = LCELL( _EQ103);
  _EQ103 = !_LC1_E48 &  _LC7_G7
         # !_LC3_E26 &  _LC7_G7
         #  _LC1_E48 &  _LC3_E26 &  _LC3_G7;

-- Node name is '|UP1:10|~1416~1' 
-- Equation name is '_LC2_G12', type is buried 
-- synthesized logic cell 
_LC2_G12 = LCELL( _EQ104);
  _EQ104 = !_LC1_E48 &  _LC4_G12
         # !_LC3_E26 &  _LC4_G12
         #  _LC1_E48 &  _LC3_E26 &  _LC6_G15;

-- Node name is '|UP1:10|~1443~1' 
-- Equation name is '_LC7_G18', type is buried 
-- synthesized logic cell 
_LC7_G18 = LCELL( _EQ105);
  _EQ105 = !_LC1_E48 &  _LC4_G18
         # !_LC3_E26 &  _LC4_G18
         #  _LC1_E48 &  _LC3_E26 &  _LC8_G18;

-- Node name is '|UP1:10|~1470~1' 
-- Equation name is '_LC7_E26', type is buried 
-- synthesized logic cell 
_LC7_E26 = LCELL( _EQ106);
  _EQ106 = !_LC1_E48 &  _LC4_E26
         # !_LC3_E26 &  _LC4_E26
         #  _LC1_E48 &  _LC2_E24 &  _LC3_E26;

-- Node name is '|UP1:10|~1497~1' 
-- Equation name is '_LC6_E26', type is buried 
-- synthesized logic cell 
_LC6_E26 = LCELL( _EQ107);
  _EQ107 = !_LC1_E48 &  _LC8_E26
         # !_LC3_E26 &  _LC8_E26
         #  _LC1_E48 &  _LC3_E26 &  _LC6_E10;

-- Node name is '|UP1:10|~1524~1' 
-- Equation name is '_LC8_E7', type is buried 
-- synthesized logic cell 
_LC8_E7  = LCELL( _EQ108);
  _EQ108 = !_LC1_E48 &  _LC3_E7
         #  _LC3_E7 & !_LC3_E26
         #  _LC1_E48 &  _LC2_E7 &  _LC3_E26;

-- Node name is '|UP1:10|:1540' 
-- Equation name is '_LC6_E12', type is buried 
_LC6_E12 = LCELL( _EQ109);
  _EQ109 =  _LC1_E12 &  _LC2_E26;

-- Node name is '|UP1:10|~1551~1' 
-- Equation name is '_LC1_E7', type is buried 
-- synthesized logic cell 
_LC1_E7  = LCELL( _EQ110);
  _EQ110 = !_LC1_E48 &  _LC4_E38
         # !_LC3_E26 &  _LC4_E38
         #  _LC1_E12 &  _LC1_E48 &  _LC3_E26;

-- Node name is '|UP1:10|~1686~1' 
-- Equation name is '_LC1_E2', type is buried 
-- synthesized logic cell 
!_LC1_E2 = _LC1_E2~NOT;
_LC1_E2~NOT = LCELL( _EQ111);
  _EQ111 =  _LC3_F12 &  _LC3_F18;

-- Node name is '|UP1:10|:1735' 
-- Equation name is '_LC6_E16', type is buried 
_LC6_E16 = LCELL( _EQ112);
  _EQ112 =  _LC4_F12 &  _LC7_E16;

-- Node name is '|UP1:10|~1740~1' 
-- Equation name is '_LC8_E16', type is buried 
-- synthesized logic cell 
_LC8_E16 = LCELL( _EQ113);
  _EQ113 =  _EC1_G &  _LC3_F12 &  _LC3_F18
         # !_LC3_F12 &  _LC3_F18 &  _LC6_E16;

-- Node name is '|UP1:10|~1767~1' 
-- Equation name is '_LC5_E17', type is buried 
-- synthesized logic cell 
_LC5_E17 = LCELL( _EQ114);
  _EQ114 = !_LC3_F12 &  _LC5_E19
         # !_LC3_F18 &  _LC5_E19;

-- Node name is '|UP1:10|:1789' 
-- Equation name is '_LC5_F21', type is buried 
_LC5_F21 = LCELL( _EQ115);
  _EQ115 =  _LC3_F21 &  _LC4_F12;

-- Node name is '|UP1:10|~1794~1' 
-- Equation name is '_LC4_F21', type is buried 
-- synthesized logic cell 
_LC4_F21 = LCELL( _EQ116);
  _EQ116 = !_LC3_F18
         # !_LC3_F12 & !_LC4_F12;

-- Node name is '|UP1:10|~1794~2' 
-- Equation name is '_LC6_F21', type is buried 
-- synthesized logic cell 
_LC6_F21 = LCELL( _EQ117);
  _EQ117 =  _EC3_G &  _LC3_F12 &  _LC3_F18
         # !_LC3_F12 &  _LC3_F18 &  _LC5_F21;

-- Node name is '|UP1:10|:1816' 
-- Equation name is '_LC5_F12', type is buried 
_LC5_F12 = LCELL( _EQ118);
  _EQ118 =  _LC2_F21 &  _LC4_F12;

-- Node name is '|UP1:10|~1821~1' 
-- Equation name is '_LC7_F21', type is buried 
-- synthesized logic cell 
_LC7_F21 = LCELL( _EQ119);
  _EQ119 =  _EC6_G &  _LC3_F12 &  _LC3_F18
         # !_LC3_F12 &  _LC3_F18 &  _LC5_F12;

-- Node name is '|UP1:10|:1843' 
-- Equation name is '_LC8_E15', type is buried 
_LC8_E15 = LCELL( _EQ120);
  _EQ120 =  _LC2_E16 &  _LC4_F12;

-- Node name is '|UP1:10|~1848~1' 
-- Equation name is '_LC1_E16', type is buried 
-- synthesized logic cell 
_LC1_E16 = LCELL( _EQ121);
  _EQ121 =  _EC7_G &  _LC3_F12 &  _LC3_F18
         # !_LC3_F12 &  _LC3_F18 &  _LC8_E15;

-- Node name is '|UP1:10|:1870' 
-- Equation name is '_LC2_E8', type is buried 
_LC2_E8  = LCELL( _EQ122);
  _EQ122 =  _LC4_E8 &  _LC4_F12;

-- Node name is '|UP1:10|~1875~1' 
-- Equation name is '_LC3_E8', type is buried 
-- synthesized logic cell 
_LC3_E8  = LCELL( _EQ123);
  _EQ123 =  _EC8_G &  _LC3_F12 &  _LC3_F18
         #  _LC2_E8 & !_LC3_F12 &  _LC3_F18;

-- Node name is '|UP1:10|:1897' 
-- Equation name is '_LC5_E16', type is buried 
_LC5_E16 = LCELL( _EQ124);
  _EQ124 =  _LC3_E16 &  _LC4_F12;

-- Node name is '|UP1:10|~1902~1' 
-- Equation name is '_LC4_E16', type is buried 
-- synthesized logic cell 
_LC4_E16 = LCELL( _EQ125);
  _EQ125 =  _EC4_G &  _LC3_F12 &  _LC3_F18
         # !_LC3_F12 &  _LC3_F18 &  _LC5_E16;

-- Node name is '|UP1:10|:1924' 
-- Equation name is '_LC3_E6', type is buried 
_LC3_E6  = LCELL( _EQ126);
  _EQ126 =  _LC4_F12 &  _LC8_E6;

-- Node name is '|UP1:10|~1929~1' 
-- Equation name is '_LC1_E6', type is buried 
-- synthesized logic cell 
_LC1_E6  = LCELL( _EQ127);
  _EQ127 =  _EC5_G &  _LC3_F12 &  _LC3_F18
         #  _LC3_E6 & !_LC3_F12 &  _LC3_F18;

-- Node name is '|UP1:10|:1951' 
-- Equation name is '_LC2_E15', type is buried 
_LC2_E15 = LCELL( _EQ128);
  _EQ128 =  _LC4_F12 &  _LC6_E6;

-- Node name is '|UP1:10|~1956~1' 
-- Equation name is '_LC4_E6', type is buried 
-- synthesized logic cell 
_LC4_E6  = LCELL( _EQ129);
  _EQ129 =  _EC2_G &  _LC3_F12 &  _LC3_F18
         #  _LC2_E15 & !_LC3_F12 &  _LC3_F18;

-- Node name is '|UP1:10|:1978' 
-- Equation name is '_LC5_E6', type is buried 
_LC5_E6  = LCELL( _EQ130);
  _EQ130 =  _LC2_E6 &  _LC4_F12;

-- Node name is '|UP1:10|~1983~1' 
-- Equation name is '_LC7_E6', type is buried 
-- synthesized logic cell 
_LC7_E6  = LCELL( _EQ131);
  _EQ131 =  _EC5_E &  _LC3_F12 &  _LC3_F18
         # !_LC3_F12 &  _LC3_F18 &  _LC5_E6;

-- Node name is '|UP1:10|~1998~1' 
-- Equation name is '_LC4_F3', type is buried 
-- synthesized logic cell 
_LC4_F3  = LCELL( _EQ132);
  _EQ132 =  _LC2_E26 &  _LC5_F3
         #  _LC4_E14 &  _LC5_F3
         # !_LC2_E26 &  _LC2_F3;

-- Node name is '|UP1:10|~2004~1' 
-- Equation name is '_LC6_F3', type is buried 
-- synthesized logic cell 
_LC6_F3  = LCELL( _EQ133);
  _EQ133 =  _LC4_E17 &  _LC5_F3
         # !_LC1_F12 & !_LC4_E17 &  _LC4_F3
         #  _LC1_F12 &  _LC5_F3;

-- Node name is '|UP1:10|~2007~1' 
-- Equation name is '_LC8_F3', type is buried 
-- synthesized logic cell 
_LC8_F3  = LCELL( _EQ134);
  _EQ134 = !_LC2_F12 &  _LC6_F3
         #  _LC2_F12 &  _LC7_F3;

-- Node name is '|UP1:10|~2025~1' 
-- Equation name is '_LC7_F10', type is buried 
-- synthesized logic cell 
_LC7_F10 = LCELL( _EQ135);
  _EQ135 =  _LC2_E26 &  _LC8_F18
         #  _LC4_E14 &  _LC8_F18
         # !_LC2_E26 &  _LC2_F10;

-- Node name is '|UP1:10|~2031~1' 
-- Equation name is '_LC8_F10', type is buried 
-- synthesized logic cell 
_LC8_F10 = LCELL( _EQ136);
  _EQ136 =  _LC4_E17 &  _LC8_F18
         # !_LC1_F12 & !_LC4_E17 &  _LC7_F10
         #  _LC1_F12 &  _LC8_F18;

-- Node name is '|UP1:10|~2034~1' 
-- Equation name is '_LC1_F10', type is buried 
-- synthesized logic cell 
_LC1_F10 = LCELL( _EQ137);
  _EQ137 = !_LC2_F12 &  _LC8_F10
         # !_LC1_F4 &  _LC2_F12 &  _LC8_F18
         #  _LC1_F4 &  _LC2_F12 & !_LC8_F18;

-- Node name is '|UP1:10|~2052~1' 
-- Equation name is '_LC7_E18', type is buried 
-- synthesized logic cell 
_LC7_E18 = LCELL( _EQ138);
  _EQ138 =  _LC2_E26 &  _LC6_F18
         #  _LC4_E14 &  _LC6_F18
         #  _LC1_E18 & !_LC2_E26;

-- Node name is '|UP1:10|~2058~1' 
-- Equation name is '_LC8_E18', type is buried 
-- synthesized logic cell 
_LC8_E18 = LCELL( _EQ139);
  _EQ139 =  _LC4_E17 &  _LC6_F18
         # !_LC1_F12 & !_LC4_E17 &  _LC7_E18
         #  _LC1_F12 &  _LC6_F18;

-- Node name is '|UP1:10|~2061~1' 
-- Equation name is '_LC5_E18', type is buried 
-- synthesized logic cell 
_LC5_E18 = LCELL( _EQ140);
  _EQ140 = !_LC2_F12 &  _LC8_E18
         # !_LC2_E3 &  _LC2_F12 &  _LC6_F18
         #  _LC2_E3 &  _LC2_F12 & !_LC6_F18;

-- Node name is '|UP1:10|~2079~1' 
-- Equation name is '_LC3_E14', type is buried 
-- synthesized logic cell 
_LC3_E14 = LCELL( _EQ141);
  _EQ141 =  _LC1_E14 &  _LC2_E26
         #  _LC1_E14 &  _LC4_E14
         # !_LC2_E26 &  _LC5_E8;

-- Node name is '|UP1:10|~2085~1' 
-- Equation name is '_LC6_E14', type is buried 
-- synthesized logic cell 
_LC6_E14 = LCELL( _EQ142);
  _EQ142 =  _LC1_E14 &  _LC4_E17
         # !_LC1_F12 &  _LC3_E14 & !_LC4_E17
         #  _LC1_E14 &  _LC1_F12;

-- Node name is '|UP1:10|~2088~1' 
-- Equation name is '_LC7_E14', type is buried 
-- synthesized logic cell 
_LC7_E14 = LCELL( _EQ143);
  _EQ143 = !_LC2_F12 &  _LC6_E14
         #  _LC1_E14 &  _LC2_F12 & !_LC5_E3
         # !_LC1_E14 &  _LC2_F12 &  _LC5_E3;

-- Node name is '|UP1:10|~2106~1' 
-- Equation name is '_LC7_E11', type is buried 
-- synthesized logic cell 
_LC7_E11 = LCELL( _EQ144);
  _EQ144 =  _LC2_E26 &  _LC4_E3
         #  _LC4_E3 &  _LC5_E14
         #  _LC2_E11 & !_LC2_E26;

-- Node name is '|UP1:10|~2112~1' 
-- Equation name is '_LC8_E11', type is buried 
-- synthesized logic cell 
_LC8_E11 = LCELL( _EQ145);
  _EQ145 =  _LC4_E3 &  _LC4_E17
         # !_LC1_F12 & !_LC4_E17 &  _LC7_E11
         #  _LC1_F12 &  _LC4_E3;

-- Node name is '|UP1:10|~2115~1' 
-- Equation name is '_LC4_E11', type is buried 
-- synthesized logic cell 
_LC4_E11 = LCELL( _EQ146);
  _EQ146 = !_LC2_F12 &  _LC8_E11
         #  _LC2_F12 &  _LC4_E3 & !_LC8_E3
         #  _LC2_F12 & !_LC4_E3 &  _LC8_E3;

-- Node name is '|UP1:10|~2133~1' 
-- Equation name is '_LC8_E1', type is buried 
-- synthesized logic cell 
_LC8_E1  = LCELL( _EQ147);
  _EQ147 =  _LC2_E26 &  _LC4_E1
         #  _LC4_E1 &  _LC5_E14
         # !_LC2_E26 &  _LC3_E1;

-- Node name is '|UP1:10|~2139~1' 
-- Equation name is '_LC2_E1', type is buried 
-- synthesized logic cell 
_LC2_E1  = LCELL( _EQ148);
  _EQ148 =  _LC4_E1 &  _LC4_E17
         # !_LC1_F12 & !_LC4_E17 &  _LC8_E1
         #  _LC1_F12 &  _LC4_E1;

-- Node name is '|UP1:10|~2142~1' 
-- Equation name is '_LC1_E3', type is buried 
-- synthesized logic cell 
_LC1_E3  = LCELL( _EQ149);
  _EQ149 =  _LC2_E1 & !_LC2_F12
         #  _LC2_F12 &  _LC4_E1 & !_LC7_E3
         #  _LC2_F12 & !_LC4_E1 &  _LC7_E3;

-- Node name is '|UP1:10|~2160~1' 
-- Equation name is '_LC7_E5', type is buried 
-- synthesized logic cell 
_LC7_E5  = LCELL( _EQ150);
  _EQ150 =  _LC2_E26 &  _LC6_E3
         #  _LC5_E14 &  _LC6_E3
         # !_LC2_E26 &  _LC3_E5;

-- Node name is '|UP1:10|~2166~1' 
-- Equation name is '_LC8_E5', type is buried 
-- synthesized logic cell 
_LC8_E5  = LCELL( _EQ151);
  _EQ151 =  _LC4_E17 &  _LC6_E3
         # !_LC4_E17 & !_LC4_F12 &  _LC7_E5
         #  _LC4_F12 &  _LC6_E3;

-- Node name is '|UP1:10|~2169~1' 
-- Equation name is '_LC2_E5', type is buried 
-- synthesized logic cell 
_LC2_E5  = LCELL( _EQ152);
  _EQ152 = !_LC3_F12 &  _LC8_E5
         # !_LC3_E3 &  _LC3_F12 &  _LC6_E3
         #  _LC3_E3 &  _LC3_F12 & !_LC6_E3;

-- Node name is '|UP1:10|~2201~1' 
-- Equation name is '_LC6_E13', type is buried 
-- synthesized logic cell 
_LC6_E13 = LCELL( _EQ153);
  _EQ153 =  _LC3_E3 &  _LC4_E17
         #  _LC1_E13 & !_LC2_E26 & !_LC4_E17;

-- Node name is '|UP1:10|~2201~2' 
-- Equation name is '_LC7_E13', type is buried 
-- synthesized logic cell 
_LC7_E13 = LCELL( _EQ154);
  _EQ154 = !_LC4_E17 &  _LC5_E14
         #  _LC2_E26 & !_LC4_E17;

-- Node name is '|UP1:10|~2201~3' 
-- Equation name is '_LC8_E13', type is buried 
-- synthesized logic cell 
_LC8_E13 = LCELL( _EQ155);
  _EQ155 = !_LC4_F12 &  _LC6_E13
         #  _LC3_E3 &  _LC7_E13
         #  _LC3_E3 &  _LC4_F12;

-- Node name is '|UP1:10|~2201~4' 
-- Equation name is '_LC4_E13', type is buried 
-- synthesized logic cell 
_LC4_E13 = LCELL( _EQ156);
  _EQ156 = !_LC3_F12 &  _LC8_E13
         # !_LC3_E3 &  _LC3_F12;

-- Node name is '|UP1:10|~2213~1' 
-- Equation name is '_LC1_E20', type is buried 
-- synthesized logic cell 
_LC1_E20 = LCELL( _EQ157);
  _EQ157 =  _LC1_E17
         #  _LC2_E13;

-- Node name is '|UP1:10|:2213' 
-- Equation name is '_LC2_F3', type is buried 
_LC2_F3  = LCELL( _EQ158);
  _EQ158 =  _LC1_E20 & !_LC5_E14 &  _LC5_F3
         # !_LC1_E20 &  _LC3_F21 & !_LC5_E14;

-- Node name is '|UP1:10|~2214~1' 
-- Equation name is '_LC3_F3', type is buried 
-- synthesized logic cell 
_LC3_F3  = LCELL( _EQ159);
  _EQ159 =  _LC1_F21 &  _LC2_E26
         # !_LC2_E26 &  _LC2_F3
         #  _LC1_F21 &  _LC5_E14;

-- Node name is '|UP1:10|:2222' 
-- Equation name is '_LC1_F3', type is buried 
_LC1_F3  = LCELL( _EQ160);
  _EQ160 =  _LC3_F3 & !_LC4_E17 & !_LC4_F12
         #  _LC4_E17 & !_LC4_F12 &  _LC5_F3;

-- Node name is '|UP1:10|~2223~1' 
-- Equation name is '_LC8_F21', type is buried 
-- synthesized logic cell 
_LC8_F21 = LCELL( _EQ161);
  _EQ161 =  _LC1_F3 & !_LC3_F12
         # !_LC3_F12 &  _LC5_F21
         #  _LC1_F21 &  _LC3_F12;

-- Node name is '|UP1:10|:2240' 
-- Equation name is '_LC2_F10', type is buried 
_LC2_F10 = LCELL( _EQ162);
  _EQ162 =  _LC1_E20 & !_LC5_E14 &  _LC8_F18
         # !_LC1_E20 &  _LC2_F21 & !_LC5_E14;

-- Node name is '|UP1:10|~2241~1' 
-- Equation name is '_LC3_F10', type is buried 
-- synthesized logic cell 
_LC3_F10 = LCELL( _EQ163);
  _EQ163 =  _LC2_E26 &  _LC4_F10
         # !_LC2_E26 &  _LC2_F10
         #  _LC4_F10 &  _LC5_E14;

-- Node name is '|UP1:10|:2249' 
-- Equation name is '_LC5_F10', type is buried 
_LC5_F10 = LCELL( _EQ164);
  _EQ164 =  _LC3_F10 & !_LC4_E17 & !_LC4_F12
         #  _LC4_E17 & !_LC4_F12 &  _LC8_F18;

-- Node name is '|UP1:10|~2250~1' 
-- Equation name is '_LC6_F10', type is buried 
-- synthesized logic cell 
_LC6_F10 = LCELL( _EQ165);
  _EQ165 = !_LC3_F12 &  _LC5_F10
         # !_LC3_F12 &  _LC5_F12
         #  _LC3_F12 &  _LC4_F10;

-- Node name is '|UP1:10|:2267' 
-- Equation name is '_LC1_E18', type is buried 
_LC1_E18 = LCELL( _EQ166);
  _EQ166 =  _LC1_E20 & !_LC5_E14 &  _LC6_F18
         # !_LC1_E20 &  _LC2_E16 & !_LC5_E14;

-- Node name is '|UP1:10|~2268~1' 
-- Equation name is '_LC2_E18', type is buried 
-- synthesized logic cell 
_LC2_E18 = LCELL( _EQ167);
  _EQ167 =  _LC2_E26 &  _LC6_E18
         #  _LC1_E18 & !_LC2_E26
         #  _LC5_E14 &  _LC6_E18;

-- Node name is '|UP1:10|:2276' 
-- Equation name is '_LC3_E18', type is buried 
_LC3_E18 = LCELL( _EQ168);
  _EQ168 =  _LC2_E18 & !_LC4_E17 & !_LC4_F12
         #  _LC4_E17 & !_LC4_F12 &  _LC6_F18;

-- Node name is '|UP1:10|~2277~1' 
-- Equation name is '_LC4_E18', type is buried 
-- synthesized logic cell 
_LC4_E18 = LCELL( _EQ169);
  _EQ169 =  _LC3_E18 & !_LC3_F12
         # !_LC3_F12 &  _LC8_E15
         #  _LC3_F12 &  _LC6_E18;

-- Node name is '|UP1:10|:2294' 
-- Equation name is '_LC5_E8', type is buried 
_LC5_E8  = LCELL( _EQ170);
  _EQ170 =  _LC1_E14 &  _LC1_E20 & !_LC5_E14
         # !_LC1_E20 &  _LC4_E8 & !_LC5_E14;

-- Node name is '|UP1:10|~2295~1' 
-- Equation name is '_LC6_E8', type is buried 
-- synthesized logic cell 
_LC6_E8  = LCELL( _EQ171);
  _EQ171 =  _LC1_E8 &  _LC2_E26
         # !_LC2_E26 &  _LC5_E8
         #  _LC1_E8 &  _LC5_E14;

-- Node name is '|UP1:10|:2303' 
-- Equation name is '_LC7_E8', type is buried 
_LC7_E8  = LCELL( _EQ172);
  _EQ172 = !_LC4_E17 & !_LC4_F12 &  _LC6_E8
         #  _LC1_E14 &  _LC4_E17 & !_LC4_F12;

-- Node name is '|UP1:10|~2304~1' 
-- Equation name is '_LC8_E8', type is buried 
-- synthesized logic cell 
_LC8_E8  = LCELL( _EQ173);
  _EQ173 = !_LC3_F12 &  _LC7_E8
         #  _LC2_E8 & !_LC3_F12
         #  _LC1_E8 &  _LC3_F12;

-- Node name is '|UP1:10|:2321' 
-- Equation name is '_LC2_E11', type is buried 
_LC2_E11 = LCELL( _EQ174);
  _EQ174 =  _LC1_E20 &  _LC4_E3 & !_LC5_E14
         # !_LC1_E20 &  _LC3_E16 & !_LC5_E14;

-- Node name is '|UP1:10|~2322~1' 
-- Equation name is '_LC3_E11', type is buried 
-- synthesized logic cell 
_LC3_E11 = LCELL( _EQ175);
  _EQ175 =  _LC1_E11 &  _LC2_E26
         #  _LC2_E11 & !_LC2_E26
         #  _LC1_E11 &  _LC5_E14;

-- Node name is '|UP1:10|:2330' 
-- Equation name is '_LC5_E11', type is buried 
_LC5_E11 = LCELL( _EQ176);
  _EQ176 =  _LC3_E11 & !_LC4_E17 & !_LC4_F12
         #  _LC4_E3 &  _LC4_E17 & !_LC4_F12;

-- Node name is '|UP1:10|~2331~1' 
-- Equation name is '_LC6_E11', type is buried 
-- synthesized logic cell 
_LC6_E11 = LCELL( _EQ177);
  _EQ177 = !_LC3_F12 &  _LC5_E11
         # !_LC3_F12 &  _LC5_E16
         #  _LC1_E11 &  _LC3_F12;

-- Node name is '|UP1:10|:2348' 
-- Equation name is '_LC3_E1', type is buried 
_LC3_E1  = LCELL( _EQ178);
  _EQ178 =  _LC1_E20 &  _LC4_E1 & !_LC5_E14
         # !_LC1_E20 & !_LC5_E14 &  _LC8_E6;

-- Node name is '|UP1:10|~2349~1' 
-- Equation name is '_LC5_E1', type is buried 
-- synthesized logic cell 
_LC5_E1  = LCELL( _EQ179);
  _EQ179 =  _LC1_E1 &  _LC2_E26
         # !_LC2_E26 &  _LC3_E1
         #  _LC1_E1 &  _LC5_E14;

-- Node name is '|UP1:10|:2357' 
-- Equation name is '_LC6_E1', type is buried 
_LC6_E1  = LCELL( _EQ180);
  _EQ180 = !_LC4_E17 & !_LC4_F12 &  _LC5_E1
         #  _LC4_E1 &  _LC4_E17 & !_LC4_F12;

-- Node name is '|UP1:10|~2358~1' 
-- Equation name is '_LC7_E1', type is buried 
-- synthesized logic cell 
_LC7_E1  = LCELL( _EQ181);
  _EQ181 = !_LC3_F12 &  _LC6_E1
         #  _LC3_E6 & !_LC3_F12
         #  _LC1_E1 &  _LC3_F12;

-- Node name is '|UP1:10|:2375' 
-- Equation name is '_LC3_E5', type is buried 
_LC3_E5  = LCELL( _EQ182);
  _EQ182 =  _LC1_E20 & !_LC5_E14 &  _LC6_E3
         # !_LC1_E20 & !_LC5_E14 &  _LC6_E6;

-- Node name is '|UP1:10|~2376~1' 
-- Equation name is '_LC4_E5', type is buried 
-- synthesized logic cell 
_LC4_E5  = LCELL( _EQ183);
  _EQ183 =  _LC1_E5 &  _LC2_E26
         # !_LC2_E26 &  _LC3_E5
         #  _LC1_E5 &  _LC5_E14;

-- Node name is '|UP1:10|:2384' 
-- Equation name is '_LC5_E5', type is buried 
_LC5_E5  = LCELL( _EQ184);
  _EQ184 =  _LC4_E5 & !_LC4_E17 & !_LC4_F12
         #  _LC4_E17 & !_LC4_F12 &  _LC6_E3;

-- Node name is '|UP1:10|~2385~1' 
-- Equation name is '_LC6_E5', type is buried 
-- synthesized logic cell 
_LC6_E5  = LCELL( _EQ185);
  _EQ185 = !_LC3_F12 &  _LC5_E5
         #  _LC2_E15 & !_LC3_F12
         #  _LC1_E5 &  _LC3_F12;

-- Node name is '|UP1:10|:2402' 
-- Equation name is '_LC1_E13', type is buried 
_LC1_E13 = LCELL( _EQ186);
  _EQ186 =  _LC1_E20 &  _LC3_E3 & !_LC5_E14
         # !_LC1_E20 &  _LC2_E6 & !_LC5_E14;

-- Node name is '|UP1:10|~2403~1' 
-- Equation name is '_LC3_E13', type is buried 
-- synthesized logic cell 
_LC3_E13 = LCELL( _EQ187);
  _EQ187 =  _LC1_E26 &  _LC2_E26
         #  _LC1_E13 & !_LC2_E26
         #  _LC1_E26 &  _LC5_E14;

-- Node name is '|UP1:10|:2411' 
-- Equation name is '_LC5_E13', type is buried 
_LC5_E13 = LCELL( _EQ188);
  _EQ188 =  _LC3_E13 & !_LC4_E17 & !_LC4_F12
         #  _LC3_E3 &  _LC4_E17 & !_LC4_F12;

-- Node name is '|UP1:10|~2412~1' 
-- Equation name is '_LC5_E26', type is buried 
-- synthesized logic cell 
_LC5_E26 = LCELL( _EQ189);
  _EQ189 = !_LC3_F12 &  _LC5_E13
         # !_LC3_F12 &  _LC5_E6
         #  _LC1_E26 &  _LC3_F12;

-- Node name is '|UP1:10|~2424~1' 
-- Equation name is '_LC3_E30', type is buried 
-- synthesized logic cell 
_LC3_E30 = LCELL( _EQ190);
  _EQ190 =  _EC3_E &  _LC1_E17 & !_LC2_E13
         # !_LC1_E17 &  _LC8_E30
         #  _LC2_E13 &  _LC8_E30;

-- Node name is '|UP1:10|~2430~1' 
-- Equation name is '_LC5_E30', type is buried 
-- synthesized logic cell 
_LC5_E30 = LCELL( _EQ191);
  _EQ191 =  _LC3_E26 &  _LC8_E30
         # !_LC3_E26 &  _LC3_E30 & !_LC4_E14
         #  _LC4_E14 &  _LC8_E30;

-- Node name is '|UP1:10|~2433~1' 
-- Equation name is '_LC6_E30', type is buried 
-- synthesized logic cell 
_LC6_E30 = LCELL( _EQ192);
  _EQ192 =  _LC2_E30 &  _LC4_E17
         # !_LC4_E17 &  _LC5_E30;

-- Node name is '|UP1:10|~2439~1' 
-- Equation name is '_LC7_E30', type is buried 
-- synthesized logic cell 
_LC7_E30 = LCELL( _EQ193);
  _EQ193 = !_LC1_F12 & !_LC2_F12 &  _LC6_E30
         #  _LC1_F12 &  _LC8_E30
         #  _LC2_F12 &  _LC8_E30;

-- Node name is '|UP1:10|~2451~1' 
-- Equation name is '_LC3_E48', type is buried 
-- synthesized logic cell 
_LC3_E48 = LCELL( _EQ194);
  _EQ194 =  _EC2_E &  _LC1_E17 & !_LC2_E13
         # !_LC1_E17 &  _LC2_E48
         #  _LC2_E13 &  _LC2_E48;

-- Node name is '|UP1:10|~2457~1' 
-- Equation name is '_LC4_E48', type is buried 
-- synthesized logic cell 
_LC4_E48 = LCELL( _EQ195);
  _EQ195 =  _LC2_E48 &  _LC3_E26
         # !_LC3_E26 &  _LC3_E48 & !_LC4_E14
         #  _LC2_E48 &  _LC4_E14;

-- Node name is '|UP1:10|~2460~1' 
-- Equation name is '_LC5_E48', type is buried 
-- synthesized logic cell 
_LC5_E48 = LCELL( _EQ196);
  _EQ196 =  _LC4_E17 &  _LC4_E30
         # !_LC4_E17 &  _LC4_E48;

-- Node name is '|UP1:10|~2466~1' 
-- Equation name is '_LC7_E48', type is buried 
-- synthesized logic cell 
_LC7_E48 = LCELL( _EQ197);
  _EQ197 = !_LC1_F12 & !_LC2_F12 &  _LC5_E48
         #  _LC1_F12 &  _LC2_E48
         #  _LC2_E48 &  _LC2_F12;

-- Node name is '|UP1:10|~2478~1' 
-- Equation name is '_LC5_E28', type is buried 
-- synthesized logic cell 
_LC5_E28 = LCELL( _EQ198);
  _EQ198 =  _EC6_E &  _LC1_E17 & !_LC2_E13
         # !_LC1_E17 &  _LC4_E28
         #  _LC2_E13 &  _LC4_E28;

-- Node name is '|UP1:10|~2484~1' 
-- Equation name is '_LC6_E28', type is buried 
-- synthesized logic cell 
_LC6_E28 = LCELL( _EQ199);
  _EQ199 =  _LC3_E26 &  _LC4_E28
         # !_LC3_E26 & !_LC4_E14 &  _LC5_E28
         #  _LC4_E14 &  _LC4_E28;

-- Node name is '|UP1:10|~2487~1' 
-- Equation name is '_LC7_E28', type is buried 
-- synthesized logic cell 
_LC7_E28 = LCELL( _EQ200);
  _EQ200 =  _LC3_E28 &  _LC4_E17
         # !_LC4_E17 &  _LC6_E28;

-- Node name is '|UP1:10|~2493~1' 
-- Equation name is '_LC8_E28', type is buried 
-- synthesized logic cell 
_LC8_E28 = LCELL( _EQ201);
  _EQ201 = !_LC1_F12 & !_LC2_F12 &  _LC7_E28
         #  _LC1_F12 &  _LC4_E28
         #  _LC2_F12 &  _LC4_E28;

-- Node name is '|UP1:10|~2505~1' 
-- Equation name is '_LC3_E43', type is buried 
-- synthesized logic cell 
_LC3_E43 = LCELL( _EQ202);
  _EQ202 =  _EC7_E &  _LC1_E17 & !_LC2_E13
         # !_LC1_E17 &  _LC1_E43
         #  _LC1_E43 &  _LC2_E13;

-- Node name is '|UP1:10|~2511~1' 
-- Equation name is '_LC4_E43', type is buried 
-- synthesized logic cell 
_LC4_E43 = LCELL( _EQ203);
  _EQ203 =  _LC1_E43 &  _LC3_E26
         # !_LC3_E26 &  _LC3_E43 & !_LC4_E14
         #  _LC1_E43 &  _LC4_E14;

-- Node name is '|UP1:10|~2514~1' 
-- Equation name is '_LC6_E43', type is buried 
-- synthesized logic cell 
_LC6_E43 = LCELL( _EQ204);
  _EQ204 =  _LC2_E43 &  _LC4_E17
         # !_LC4_E17 &  _LC4_E43;

-- Node name is '|UP1:10|~2520~1' 
-- Equation name is '_LC7_E43', type is buried 
-- synthesized logic cell 
_LC7_E43 = LCELL( _EQ205);
  _EQ205 = !_LC1_F12 & !_LC2_F12 &  _LC6_E43
         #  _LC1_E43 &  _LC1_F12
         #  _LC1_E43 &  _LC2_F12;

-- Node name is '|UP1:10|~2532~1' 
-- Equation name is '_LC4_E9', type is buried 
-- synthesized logic cell 
_LC4_E9  = LCELL( _EQ206);
  _EQ206 =  _EC8_E &  _LC1_E17 & !_LC2_E13
         # !_LC1_E17 &  _LC5_E9
         #  _LC2_E13 &  _LC5_E9;

-- Node name is '|UP1:10|~2538~1' 
-- Equation name is '_LC6_E9', type is buried 
-- synthesized logic cell 
_LC6_E9  = LCELL( _EQ207);
  _EQ207 =  _LC3_E26 &  _LC5_E9
         # !_LC3_E26 &  _LC4_E9 & !_LC4_E14
         #  _LC4_E14 &  _LC5_E9;

-- Node name is '|UP1:10|~2541~1' 
-- Equation name is '_LC7_E9', type is buried 
-- synthesized logic cell 
_LC7_E9  = LCELL( _EQ208);
  _EQ208 =  _LC3_E9 &  _LC4_E17
         # !_LC4_E17 &  _LC6_E9;

-- Node name is '|UP1:10|~2547~1' 
-- Equation name is '_LC8_E9', type is buried 
-- synthesized logic cell 
_LC8_E9  = LCELL( _EQ209);
  _EQ209 = !_LC1_F12 & !_LC2_F12 &  _LC7_E9
         #  _LC1_F12 &  _LC5_E9
         #  _LC2_F12 &  _LC5_E9;

-- Node name is '|UP1:10|~2559~1' 
-- Equation name is '_LC4_E22', type is buried 
-- synthesized logic cell 
_LC4_E22 = LCELL( _EQ210);
  _EQ210 =  _EC4_E &  _LC1_E17 & !_LC2_E13
         # !_LC1_E17 &  _LC2_E22
         #  _LC2_E13 &  _LC2_E22;

-- Node name is '|UP1:10|~2565~1' 
-- Equation name is '_LC5_E22', type is buried 
-- synthesized logic cell 
_LC5_E22 = LCELL( _EQ211);
  _EQ211 =  _LC2_E22 &  _LC3_E26
         # !_LC3_E26 & !_LC4_E14 &  _LC4_E22
         #  _LC2_E22 &  _LC4_E14;

-- Node name is '|UP1:10|~2568~1' 
-- Equation name is '_LC6_E22', type is buried 
-- synthesized logic cell 
_LC6_E22 = LCELL( _EQ212);
  _EQ212 =  _LC3_E22 &  _LC4_E17
         # !_LC4_E17 &  _LC5_E22;

-- Node name is '|UP1:10|~2574~1' 
-- Equation name is '_LC7_E22', type is buried 
-- synthesized logic cell 
_LC7_E22 = LCELL( _EQ213);
  _EQ213 = !_LC1_F12 & !_LC2_F12 &  _LC6_E22
         #  _LC1_F12 &  _LC2_E22
         #  _LC2_E22 &  _LC2_F12;

-- Node name is '|UP1:10|~2586~1' 
-- Equation name is '_LC3_G10', type is buried 
-- synthesized logic cell 
_LC3_G10 = LCELL( _EQ214);
  _EQ214 =  _EC1_G &  _LC1_E17 & !_LC2_E13
         # !_LC1_E17 &  _LC8_G10
         #  _LC2_E13 &  _LC8_G10;

-- Node name is '|UP1:10|~2592~1' 
-- Equation name is '_LC5_G10', type is buried 
-- synthesized logic cell 
_LC5_G10 = LCELL( _EQ215);
  _EQ215 =  _LC3_E26 &  _LC8_G10
         # !_LC3_E26 &  _LC3_G10 & !_LC4_E14
         #  _LC4_E14 &  _LC8_G10;

-- Node name is '|UP1:10|~2595~1' 
-- Equation name is '_LC6_G10', type is buried 
-- synthesized logic cell 
_LC6_G10 = LCELL( _EQ216);
  _EQ216 =  _LC2_G10 &  _LC4_E17
         # !_LC4_E17 &  _LC5_G10;

-- Node name is '|UP1:10|~2601~1' 
-- Equation name is '_LC7_G10', type is buried 
-- synthesized logic cell 
_LC7_G10 = LCELL( _EQ217);
  _EQ217 = !_LC1_F12 & !_LC2_F12 &  _LC6_G10
         #  _LC1_F12 &  _LC8_G10
         #  _LC2_F12 &  _LC8_G10;

-- Node name is '|UP1:10|~2613~1' 
-- Equation name is '_LC3_G5', type is buried 
-- synthesized logic cell 
_LC3_G5  = LCELL( _EQ218);
  _EQ218 =  _EC1_E &  _LC1_E17 & !_LC2_E13
         # !_LC1_E17 &  _LC1_G5
         #  _LC1_G5 &  _LC2_E13;

-- Node name is '|UP1:10|~2619~1' 
-- Equation name is '_LC5_G5', type is buried 
-- synthesized logic cell 
_LC5_G5  = LCELL( _EQ219);
  _EQ219 =  _LC1_G5 &  _LC3_E26
         # !_LC3_E26 &  _LC3_G5 & !_LC4_E14
         #  _LC1_G5 &  _LC4_E14;

-- Node name is '|UP1:10|~2622~1' 
-- Equation name is '_LC6_G5', type is buried 
-- synthesized logic cell 
_LC6_G5  = LCELL( _EQ220);
  _EQ220 =  _LC2_G5 &  _LC4_E17
         # !_LC4_E17 &  _LC5_G5;

-- Node name is '|UP1:10|~2628~1' 
-- Equation name is '_LC7_G5', type is buried 
-- synthesized logic cell 
_LC7_G5  = LCELL( _EQ221);
  _EQ221 = !_LC1_F12 & !_LC2_F12 &  _LC6_G5
         #  _LC1_F12 &  _LC1_G5
         #  _LC1_G5 &  _LC2_F12;

-- Node name is '|UP1:10|~2640~1' 
-- Equation name is '_LC5_G17', type is buried 
-- synthesized logic cell 
_LC5_G17 = LCELL( _EQ222);
  _EQ222 =  _EC3_G &  _LC1_E17 & !_LC2_E13
         # !_LC1_E17 &  _LC1_G17
         #  _LC1_G17 &  _LC2_E13;

-- Node name is '|UP1:10|~2646~1' 
-- Equation name is '_LC6_G17', type is buried 
-- synthesized logic cell 
_LC6_G17 = LCELL( _EQ223);
  _EQ223 =  _LC1_G17 &  _LC3_E26
         # !_LC3_E26 & !_LC4_E14 &  _LC5_G17
         #  _LC1_G17 &  _LC4_E14;

-- Node name is '|UP1:10|~2649~1' 
-- Equation name is '_LC7_G17', type is buried 
-- synthesized logic cell 
_LC7_G17 = LCELL( _EQ224);
  _EQ224 =  _LC4_E17 &  _LC4_G17
         # !_LC4_E17 &  _LC6_G17;

-- Node name is '|UP1:10|~2655~1' 
-- Equation name is '_LC8_G17', type is buried 
-- synthesized logic cell 
_LC8_G17 = LCELL( _EQ225);
  _EQ225 = !_LC1_F12 & !_LC2_F12 &  _LC7_G17
         #  _LC1_F12 &  _LC1_G17
         #  _LC1_G17 &  _LC2_F12;

-- Node name is '|UP1:10|~2667~1' 
-- Equation name is '_LC2_G7', type is buried 
-- synthesized logic cell 
_LC2_G7  = LCELL( _EQ226);
  _EQ226 =  _EC6_G &  _LC1_E17 & !_LC2_E13
         # !_LC1_E17 &  _LC3_G7
         #  _LC2_E13 &  _LC3_G7;

-- Node name is '|UP1:10|~2673~1' 
-- Equation name is '_LC4_G7', type is buried 
-- synthesized logic cell 
_LC4_G7  = LCELL( _EQ227);
  _EQ227 =  _LC3_E26 &  _LC3_G7
         #  _LC2_G7 & !_LC3_E26 & !_LC4_E14
         #  _LC3_G7 &  _LC4_E14;

-- Node name is '|UP1:10|~2676~1' 
-- Equation name is '_LC5_G7', type is buried 
-- synthesized logic cell 
_LC5_G7  = LCELL( _EQ228);
  _EQ228 =  _LC1_G7 &  _LC4_E17
         # !_LC4_E17 &  _LC4_G7;

-- Node name is '|UP1:10|~2682~1' 
-- Equation name is '_LC6_G7', type is buried 
-- synthesized logic cell 
_LC6_G7  = LCELL( _EQ229);
  _EQ229 = !_LC1_F12 & !_LC2_F12 &  _LC5_G7
         #  _LC1_F12 &  _LC3_G7
         #  _LC2_F12 &  _LC3_G7;

-- Node name is '|UP1:10|~2694~1' 
-- Equation name is '_LC3_G15', type is buried 
-- synthesized logic cell 
_LC3_G15 = LCELL( _EQ230);
  _EQ230 =  _EC7_G &  _LC1_E17 & !_LC2_E13
         # !_LC1_E17 &  _LC6_G15
         #  _LC2_E13 &  _LC6_G15;

-- Node name is '|UP1:10|~2700~1' 
-- Equation name is '_LC5_G15', type is buried 
-- synthesized logic cell 
_LC5_G15 = LCELL( _EQ231);
  _EQ231 =  _LC2_E26 &  _LC6_G15
         # !_LC2_E26 &  _LC3_G15 & !_LC4_E14
         #  _LC4_E14 &  _LC6_G15;

-- Node name is '|UP1:10|~2703~1' 
-- Equation name is '_LC7_G15', type is buried 
-- synthesized logic cell 
_LC7_G15 = LCELL( _EQ232);
  _EQ232 =  _LC2_G15 &  _LC4_E17
         # !_LC4_E17 &  _LC5_G15;

-- Node name is '|UP1:10|~2709~1' 
-- Equation name is '_LC8_G15', type is buried 
-- synthesized logic cell 
_LC8_G15 = LCELL( _EQ233);
  _EQ233 = !_LC1_F12 & !_LC2_F12 &  _LC7_G15
         #  _LC1_F12 &  _LC6_G15
         #  _LC2_F12 &  _LC6_G15;

-- Node name is '|UP1:10|~2721~1' 
-- Equation name is '_LC2_G18', type is buried 
-- synthesized logic cell 
_LC2_G18 = LCELL( _EQ234);
  _EQ234 =  _EC8_G &  _LC1_E17 & !_LC2_E13
         # !_LC1_E17 &  _LC8_G18
         #  _LC2_E13 &  _LC8_G18;

-- Node name is '|UP1:10|~2727~1' 
-- Equation name is '_LC3_G18', type is buried 
-- synthesized logic cell 
_LC3_G18 = LCELL( _EQ235);
  _EQ235 =  _LC2_E26 &  _LC8_G18
         # !_LC2_E26 &  _LC2_G18 & !_LC4_E14
         #  _LC4_E14 &  _LC8_G18;

-- Node name is '|UP1:10|~2730~1' 
-- Equation name is '_LC5_G18', type is buried 
-- synthesized logic cell 
_LC5_G18 = LCELL( _EQ236);
  _EQ236 =  _LC1_G18 &  _LC4_E17
         #  _LC3_G18 & !_LC4_E17;

-- Node name is '|UP1:10|~2736~1' 
-- Equation name is '_LC6_G18', type is buried 
-- synthesized logic cell 
_LC6_G18 = LCELL( _EQ237);
  _EQ237 = !_LC1_F12 & !_LC2_F12 &  _LC5_G18
         #  _LC1_F12 &  _LC8_G18
         #  _LC2_F12 &  _LC8_G18;

-- Node name is '|UP1:10|~2748~1' 
-- Equation name is '_LC5_E24', type is buried 
-- synthesized logic cell 
_LC5_E24 = LCELL( _EQ238);
  _EQ238 =  _EC4_G &  _LC1_E17 & !_LC2_E13
         # !_LC1_E17 &  _LC2_E24
         #  _LC2_E13 &  _LC2_E24;

-- Node name is '|UP1:10|~2754~1' 
-- Equation name is '_LC6_E24', type is buried 
-- synthesized logic cell 
_LC6_E24 = LCELL( _EQ239);
  _EQ239 =  _LC2_E24 &  _LC2_E26
         # !_LC2_E26 & !_LC4_E14 &  _LC5_E24
         #  _LC2_E24 &  _LC4_E14;

-- Node name is '|UP1:10|~2757~1' 
-- Equation name is '_LC7_E24', type is buried 
-- synthesized logic cell 
_LC7_E24 = LCELL( _EQ240);
  _EQ240 =  _LC4_E17 &  _LC4_E24
         # !_LC4_E17 &  _LC6_E24;

-- Node name is '|UP1:10|~2763~1' 
-- Equation name is '_LC8_E24', type is buried 
-- synthesized logic cell 
_LC8_E24 = LCELL( _EQ241);
  _EQ241 = !_LC1_F12 & !_LC2_F12 &  _LC7_E24
         #  _LC1_F12 &  _LC2_E24
         #  _LC2_E24 &  _LC2_F12;

-- Node name is '|UP1:10|~2775~1' 
-- Equation name is '_LC4_E10', type is buried 
-- synthesized logic cell 
_LC4_E10 = LCELL( _EQ242);
  _EQ242 =  _EC5_G &  _LC1_E17 & !_LC2_E13
         # !_LC1_E17 &  _LC6_E10
         #  _LC2_E13 &  _LC6_E10;

-- Node name is '|UP1:10|~2781~1' 
-- Equation name is '_LC5_E10', type is buried 
-- synthesized logic cell 
_LC5_E10 = LCELL( _EQ243);
  _EQ243 =  _LC2_E26 &  _LC6_E10
         # !_LC2_E26 &  _LC4_E10 & !_LC4_E14
         #  _LC4_E14 &  _LC6_E10;

-- Node name is '|UP1:10|~2784~1' 
-- Equation name is '_LC7_E10', type is buried 
-- synthesized logic cell 
_LC7_E10 = LCELL( _EQ244);
  _EQ244 =  _LC3_E10 &  _LC4_E17
         # !_LC4_E17 &  _LC5_E10;

-- Node name is '|UP1:10|~2790~1' 
-- Equation name is '_LC8_E10', type is buried 
-- synthesized logic cell 
_LC8_E10 = LCELL( _EQ245);
  _EQ245 = !_LC1_F12 & !_LC2_F12 &  _LC7_E10
         #  _LC1_F12 &  _LC6_E10
         #  _LC2_F12 &  _LC6_E10;

-- Node name is '|UP1:10|~2802~1' 
-- Equation name is '_LC2_E10', type is buried 
-- synthesized logic cell 
_LC2_E10 = LCELL( _EQ246);
  _EQ246 =  _EC2_G &  _LC1_E17 & !_LC2_E13
         # !_LC1_E17 &  _LC2_E7
         #  _LC2_E7 &  _LC2_E13;

-- Node name is '|UP1:10|~2808~1' 
-- Equation name is '_LC1_E10', type is buried 
-- synthesized logic cell 
_LC1_E10 = LCELL( _EQ247);
  _EQ247 =  _LC2_E7 &  _LC2_E26
         #  _LC2_E10 & !_LC2_E26 & !_LC4_E14
         #  _LC2_E7 &  _LC4_E14;

-- Node name is '|UP1:10|~2811~1' 
-- Equation name is '_LC6_E7', type is buried 
-- synthesized logic cell 
_LC6_E7  = LCELL( _EQ248);
  _EQ248 =  _LC1_E10 & !_LC4_E17
         #  _EC2_G &  _LC4_E17 & !_LC5_E7
         # !_EC2_G &  _LC4_E17 &  _LC5_E7;

-- Node name is '|UP1:10|~2817~1' 
-- Equation name is '_LC7_E7', type is buried 
-- synthesized logic cell 
_LC7_E7  = LCELL( _EQ249);
  _EQ249 = !_LC1_F12 & !_LC2_F12 &  _LC6_E7
         #  _LC1_F12 &  _LC2_E7
         #  _LC2_E7 &  _LC2_F12;

-- Node name is '|UP1:10|~2849~1' 
-- Equation name is '_LC2_E12', type is buried 
-- synthesized logic cell 
!_LC2_E12 = _LC2_E12~NOT;
_LC2_E12~NOT = LCELL( _EQ250);
  _EQ250 =  _LC1_E17 & !_LC2_E13 & !_LC4_E14;

-- Node name is '|UP1:10|~2849~2' 
-- Equation name is '_LC3_E12', type is buried 
-- synthesized logic cell 
_LC3_E12 = LCELL( _EQ251);
  _EQ251 =  _LC2_E12 & !_LC2_E26 & !_LC4_E17
         # !_EC5_E &  _LC4_E17;

-- Node name is '|UP1:10|~2849~3' 
-- Equation name is '_LC5_E12', type is buried 
-- synthesized logic cell 
_LC5_E12 = LCELL( _EQ252);
  _EQ252 = !_LC2_E12 & !_LC2_E26 & !_LC4_E17
         # !_LC1_E12 &  _LC4_E17;

-- Node name is '|UP1:10|~2849~4' 
-- Equation name is '_LC7_E12', type is buried 
-- synthesized logic cell 
_LC7_E12 = LCELL( _EQ253);
  _EQ253 =  _EC5_E &  _LC5_E12
         # !_LC4_E17 &  _LC6_E12;

-- Node name is '|UP1:10|~2849~5' 
-- Equation name is '_LC8_E12', type is buried 
-- synthesized logic cell 
_LC8_E12 = LCELL( _EQ254);
  _EQ254 =  _LC1_E12 &  _LC3_E12
         #  _LC1_E12 & !_LC4_E12
         #  _LC4_E12 &  _LC7_E12;

-- Node name is '|UP1:10|~2876~1' 
-- Equation name is '_LC5_F18', type is buried 
-- synthesized logic cell 
_LC5_F18 = LCELL( _EQ255);
  _EQ255 =  _LC1_F18 &  _LC4_E17
         #  _LC1_F12 &  _LC1_F18
         #  _LC1_F18 & !_LC4_E14;

-- Node name is '|UP1:10|~2876~2' 
-- Equation name is '_LC7_F18', type is buried 
-- synthesized logic cell 
_LC7_F18 = LCELL( _EQ256);
  _EQ256 =  _LC5_F18
         # !_LC1_F12 &  _LC3_E26 & !_LC4_E17;

-- Node name is '|UP1:10|~2894~1' 
-- Equation name is '_LC7_E17', type is buried 
-- synthesized logic cell 
_LC7_E17 = LCELL( _EQ257);
  _EQ257 = !_LC3_F18
         #  _LC4_E17
         #  _LC6_E17;

-- Node name is '|LPM_RAM_DQ:2|altram:sram|segment0_0' from file "altram.tdf" line 111, column 12
-- Equation name is '_EC5_E', type is memory 
_EC5_E   = MEMORY_SEGMENT( _LC4_E38, GLOBAL( clk), VCC, _LC1_F18, VCC, _LC1_E26, _LC1_E5, _LC1_E1, _LC1_E11, _LC1_E8, _LC6_E18, _LC4_F10, _LC1_F21, VCC, VCC, VCC,);

-- Node name is '|LPM_RAM_DQ:2|altram:sram|segment0_1' from file "altram.tdf" line 111, column 12
-- Equation name is '_EC2_G', type is memory 
_EC2_G   = MEMORY_SEGMENT( _LC3_E7, GLOBAL( clk), VCC, _LC1_F18, VCC, _LC1_E26, _LC1_E5, _LC1_E1, _LC1_E11, _LC1_E8, _LC6_E18, _LC4_F10, _LC1_F21, VCC, VCC, VCC,);

-- Node name is '|LPM_RAM_DQ:2|altram:sram|segment0_2' from file "altram.tdf" line 111, column 12
-- Equation name is '_EC5_G', type is memory 
_EC5_G   = MEMORY_SEGMENT( _LC8_E26, GLOBAL( clk), VCC, _LC1_F18, VCC, _LC1_E26, _LC1_E5, _LC1_E1, _LC1_E11, _LC1_E8, _LC6_E18, _LC4_F10, _LC1_F21, VCC, VCC, VCC,);

-- Node name is '|LPM_RAM_DQ:2|altram:sram|segment0_3' from file "altram.tdf" line 111, column 12
-- Equation name is '_EC4_G', type is memory 
_EC4_G   = MEMORY_SEGMENT( _LC4_E26, GLOBAL( clk), VCC, _LC1_F18, VCC, _LC1_E26, _LC1_E5, _LC1_E1, _LC1_E11, _LC1_E8, _LC6_E18, _LC4_F10, _LC1_F21, VCC, VCC, VCC,);

-- Node name is '|LPM_RAM_DQ:2|altram:sram|segment0_4' from file "altram.tdf" line 111, column 12
-- Equation name is '_EC8_G', type is memory 
_EC8_G   = MEMORY_SEGMENT( _LC4_G18, GLOBAL( clk), VCC, _LC1_F18, VCC, _LC1_E26, _LC1_E5, _LC1_E1, _LC1_E11, _LC1_E8, _LC6_E18, _LC4_F10, _LC1_F21, VCC, VCC, VCC,);

-- Node name is '|LPM_RAM_DQ:2|altram:sram|segment0_5' from file "altram.tdf" line 111, column 12
-- Equation name is '_EC7_G', type is memory 
_EC7_G   = MEMORY_SEGMENT( _LC4_G12, GLOBAL( clk), VCC, _LC1_F18, VCC, _LC1_E26, _LC1_E5, _LC1_E1, _LC1_E11, _LC1_E8, _LC6_E18, _LC4_F10, _LC1_F21, VCC, VCC, VCC,);

-- Node name is '|LPM_RAM_DQ:2|altram:sram|segment0_6' from file "altram.tdf" line 111, column 12
-- Equation name is '_EC6_G', type is memory 
_EC6_G   = MEMORY_SEGMENT( _LC7_G7, GLOBAL( clk), VCC, _LC1_F18, VCC, _LC1_E26, _LC1_E5, _LC1_E1, _LC1_E11, _LC1_E8, _LC6_E18, _LC4_F10, _LC1_F21, VCC, VCC, VCC,);

-- Node name is '|LPM_RAM_DQ:2|altram:sram|segment0_7' from file "altram.tdf" line 111, column 12
-- Equation name is '_EC3_G', type is memory 
_EC3_G   = MEMORY_SEGMENT( _LC7_G12, GLOBAL( clk), VCC, _LC1_F18, VCC, _LC1_E26, _LC1_E5, _LC1_E1, _LC1_E11, _LC1_E8, _LC6_E18, _LC4_F10, _LC1_F21, VCC, VCC, VCC,);

-- Node name is '|LPM_RAM_DQ:2|altram:sram|segment0_8' from file "altram.tdf" line 111, column 12
-- Equation name is '_EC1_E', type is memory 
_EC1_E   = MEMORY_SEGMENT( _LC4_G5, GLOBAL( clk), VCC, _LC1_F18, VCC, _LC1_E26, _LC1_E5, _LC1_E1, _LC1_E11, _LC1_E8, _LC6_E18, _LC4_F10, _LC1_F21, VCC, VCC, VCC,);

-- Node name is '|LPM_RAM_DQ:2|altram:sram|segment0_9' from file "altram.tdf" line 111, column 12
-- Equation name is '_EC1_G', type is memory 
_EC1_G   = MEMORY_SEGMENT( _LC8_G12, GLOBAL( clk), VCC, _LC1_F18, VCC, _LC1_E26, _LC1_E5, _LC1_E1, _LC1_E11, _LC1_E8, _LC6_E18, _LC4_F10, _LC1_F21, VCC, VCC, VCC,);

-- Node name is '|LPM_RAM_DQ:2|altram:sram|segment0_10' from file "altram.tdf" line 111, column 12
-- Equation name is '_EC4_E', type is memory 
_EC4_E   = MEMORY_SEGMENT( _LC1_E22, GLOBAL( clk), VCC, _LC1_F18, VCC, _LC1_E26, _LC1_E5, _LC1_E1, _LC1_E11, _LC1_E8, _LC6_E18, _LC4_F10, _LC1_F21, VCC, VCC, VCC,);

-- Node name is '|LPM_RAM_DQ:2|altram:sram|segment0_11' from file "altram.tdf" line 111, column 12
-- Equation name is '_EC8_E', type is memory 
_EC8_E   = MEMORY_SEGMENT( _LC1_G12, GLOBAL( clk), VCC, _LC1_F18, VCC, _LC1_E26, _LC1_E5, _LC1_E1, _LC1_E11, _LC1_E8, _LC6_E18, _LC4_F10, _LC1_F21, VCC, VCC, VCC,);

-- Node name is '|LPM_RAM_DQ:2|altram:sram|segment0_12' from file "altram.tdf" line 111, column 12
-- Equation name is '_EC7_E', type is memory 
_EC7_E   = MEMORY_SEGMENT( _LC5_E43, GLOBAL( clk), VCC, _LC1_F18, VCC, _LC1_E26, _LC1_E5, _LC1_E1, _LC1_E11, _LC1_E8, _LC6_E18, _LC4_F10, _LC1_F21, VCC, VCC, VCC,);

-- Node name is '|LPM_RAM_DQ:2|altram:sram|segment0_13' from file "altram.tdf" line 111, column 12
-- Equation name is '_EC6_E', type is memory 
_EC6_E   = MEMORY_SEGMENT( _LC6_E38, GLOBAL( clk), VCC, _LC1_F18, VCC, _LC1_E26, _LC1_E5, _LC1_E1, _LC1_E11, _LC1_E8, _LC6_E18, _LC4_F10, _LC1_F21, VCC, VCC, VCC,);

-- Node name is '|LPM_RAM_DQ:2|altram:sram|segment0_14' from file "altram.tdf" line 111, column 12
-- Equation name is '_EC2_E', type is memory 
_EC2_E   = MEMORY_SEGMENT( _LC6_E48, GLOBAL( clk), VCC, _LC1_F18, VCC, _LC1_E26, _LC1_E5, _LC1_E1, _LC1_E11, _LC1_E8, _LC6_E18, _LC4_F10, _LC1_F21, VCC, VCC, VCC,);

-- Node name is '|LPM_RAM_DQ:2|altram:sram|segment0_15' from file "altram.tdf" line 111, column 12
-- Equation name is '_EC3_E', type is memory 
_EC3_E   = MEMORY_SEGMENT( _LC8_E38, GLOBAL( clk), VCC, _LC1_F18, VCC, _LC1_E26, _LC1_E5, _LC1_E1, _LC1_E11, _LC1_E8, _LC6_E18, _LC4_F10, _LC1_F21, VCC, VCC, VCC,);



Project Information              e:\vhdl designs\231designs\10up1\system01.rpt

** COMPILATION SETTINGS & TIMES **

Processing Menu Commands
------------------------

Design Doctor                             = off

Logic Synthesis:

   Synthesis Type Used                    = Multi-Level

   Default Synthesis Style                = NORMAL

      Logic option settings in 'NORMAL' style for 'FLEX10K' family

      CARRY_CHAIN                         = ignore
      CARRY_CHAIN_LENGTH                  = 32
      CASCADE_CHAIN                       = ignore
      CASCADE_CHAIN_LENGTH                = 2
      DECOMPOSE_GATES                     = on
      DUPLICATE_LOGIC_EXTRACTION          = on
      MINIMIZATION                        = full
      MULTI_LEVEL_FACTORING               = on
      NOT_GATE_PUSH_BACK                  = on
      REDUCE_LOGIC                        = on
      REFACTORIZATION                     = on
      REGISTER_OPTIMIZATION               = on
      RESYNTHESIZE_NETWORK                = on
      SLOW_SLEW_RATE                      = off
      SUBFACTOR_EXTRACTION                = on
      IGNORE_SOFT_BUFFERS                 = on
      USE_LPM_FOR_AHDL_OPERATORS          = off

   Other logic synthesis settings:

      Automatic Global Clock              = on
      Automatic Global Clear              = on
      Automatic Global Preset             = on
      Automatic Global Output Enable      = on
      Automatic Fast I/O                  = off
      Automatic Register Packing          = off
      Automatic Open-Drain Pins           = on
      Automatic Implement in EAB          = off
      Optimize                            = 5

Default Timing Specifications: None

Cut All Bidir Feedback Timing Paths       = on
Cut All Clear & Preset Timing Paths       = on

Ignore Timing Assignments                 = on

Functional SNF Extractor                  = off

Linked SNF Extractor                      = off
Timing SNF Extractor                      = on
Optimize Timing SNF                       = off
Generate AHDL TDO File                    = off
Fitter Settings                           = NORMAL
Use Quartus Fitter                        = on
Smart Recompile                           = off
Total Recompile                           = off

Interfaces Menu Commands
------------------------

EDIF Netlist Writer                       = off
Verilog Netlist Writer                    = off
VHDL Netlist Writer                       = off

Compilation Times
-----------------

   Compiler Netlist Extractor             00:00:00
   Database Builder                       00:00:00
   Logic Synthesizer                      00:00:03
   Partitioner                            00:00:01
   Fitter                                 00:00:17
   Timing SNF Extractor                   00:00:00
   Assembler                              00:00:03
   --------------------------             --------
   Total Time                             00:00:24


Memory Allocated
-----------------

Peak memory allocated during compilation  = 38,460K
