Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Sun Jan 06 12:32:19 2019
| Host         : Liukun running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file disp_VGA_control_sets_placed.rpt
| Design       : disp_VGA
| Device       : xc7a100t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    25 |
| Unused register locations in slices containing registers |    74 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              76 |           31 |
| No           | No                    | Yes                    |             294 |          108 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |             248 |          227 |
| Yes          | No                    | Yes                    |             244 |           74 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------------+----------------------------------------------+------------------------+------------------+----------------+
|     Clock Signal     |                 Enable Signal                |    Set/Reset Signal    | Slice Load Count | Bel Load Count |
+----------------------+----------------------------------------------+------------------------+------------------+----------------+
|  U_Clk/inst/clk_40m  | U_process_pic/U_2grey/U_delay_2clk/E[0]      | sys_rst_reg_rep__3_n_0 |                1 |              1 |
|  U_Clk/inst/clk_40m  | U_process_pic/pic_ena_3fsm[4]                | sys_rst_reg_rep__3_n_0 |                1 |              3 |
|  U_Clk/inst/clk_100m | U_receiver/rxd_cnt[3]_i_1_n_0                | sys_rst                |                2 |              4 |
|  U_Clk/inst/clk_100m | U_clk_divider_precise/E[0]                   | sys_rst                |                2 |              4 |
|  U_Clk/inst/clk_40m  | U_process_pic/pic_ena_3fsm[4]                | sys_rst_reg_rep__1_n_0 |                1 |              6 |
|  U_Clk/inst/clk_100m |                                              | rst_IBUF               |                5 |              6 |
|  U_Clk/inst/clk_40m  | U_process_pic/U_2grey/U_delay_2clk/E[0]      | sys_rst_reg_rep__2_n_0 |                2 |              7 |
|  U_Clk/inst/clk_40m  | U_process_pic/U_med/E[0]                     | sys_rst_reg_rep__3_n_0 |                3 |              8 |
|  U_Clk/inst/clk_100m | U_receiver/rxd_data0                         | sys_rst                |                2 |              8 |
|  U_Clk/inst/clk_40m  | U_process_pic/pic_ena_3fsm[5]                | sys_rst_reg_rep__3_n_0 |                3 |              9 |
|  U_Clk/inst/clk_40m  | U_scan/vcount                                | sys_rst_reg_rep__2_n_0 |                4 |             12 |
|  U_Clk/inst/clk_40m  |                                              | sys_rst_reg_rep_n_0    |                7 |             14 |
|  U_Clk/inst/clk_40m  | U_scan/pic_ena                               | sys_rst_reg_rep__2_n_0 |                5 |             19 |
|  U_Clk/inst/clk_100m | U_receiver/rxd_flag                          | sys_rst                |                5 |             19 |
|  U_Clk/inst/clk_40m  |                                              | sys_rst_reg_rep__3_n_0 |               13 |             26 |
|  U_Clk/inst/clk_100m |                                              | sys_rst                |               15 |             44 |
|  U_Clk/inst/clk_40m  | U_process_pic/U_erode/U_delay_2clk/Q[0]      |                        |               22 |             50 |
|  U_Clk/inst/clk_40m  | U_process_pic/U_sobel_detect/U_delay_2clk/CE |                        |               22 |             50 |
|  U_Clk/inst/clk_40m  | U_process_pic/pic_ena_3fsm[2]                | sys_rst_reg_rep__3_n_0 |               26 |             72 |
|  U_Clk/inst/clk_40m  | U_process_pic/pic_ena_3fsm[3]                | sys_rst_reg_rep__0_n_0 |               17 |             72 |
|  U_Clk/inst/clk_40m  |                                              | sys_rst_reg_rep__2_n_0 |               30 |             86 |
|  U_Clk/inst/clk_40m  |                                              |                        |               35 |             87 |
|  U_Clk/inst/clk_40m  |                                              | sys_rst_reg_rep__1_n_0 |               38 |            118 |
|  U_Clk/inst/clk_40m  | U_process_pic/U_2grey/U_delay_2clk/E[0]      |                        |              183 |            416 |
|  U_Clk/inst/clk_40m  | U_process_pic/U_med/E[0]                     |                        |              180 |            416 |
+----------------------+----------------------------------------------+------------------------+------------------+----------------+


