# Verilog Lint
In this project the students will design static Verilog Design Checker, the checker will take Verilog (DUT) no Test Bench, and statically points to following List of Violations: 

* Arithmetic Overflow 
* Unreachable Blocks  
* Unreachable FSM State  
* Un-initialized Register 
* Multi-Driven Bus/Register 
* Non Full/Parallel Case 
* Infer Latch

**We covered the following violations:**  
* Arithmetic Overflow   
* Un-initialized Register
* Un-defined Register (**Additional**)
* Multi-Driven Bus/Register 
* Non Full/Parallel Case 
* Infer Latch
