#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice_trm.h"

/* in_1 */
#define in_1__0__DR CYREG_GPIO_PRT1_DR
#define in_1__0__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define in_1__0__DR_INV CYREG_GPIO_PRT1_DR_INV
#define in_1__0__DR_SET CYREG_GPIO_PRT1_DR_SET
#define in_1__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define in_1__0__HSIOM_MASK 0x00000F00u
#define in_1__0__HSIOM_SHIFT 8u
#define in_1__0__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define in_1__0__INTR CYREG_GPIO_PRT1_INTR
#define in_1__0__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define in_1__0__INTSTAT CYREG_GPIO_PRT1_INTR
#define in_1__0__MASK 0x04u
#define in_1__0__OUT_SEL CYREG_UDB_PA1_CFG10
#define in_1__0__OUT_SEL_SHIFT 4u
#define in_1__0__OUT_SEL_VAL 3u
#define in_1__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define in_1__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define in_1__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define in_1__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define in_1__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define in_1__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define in_1__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define in_1__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define in_1__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define in_1__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define in_1__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define in_1__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define in_1__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define in_1__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define in_1__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define in_1__0__PC CYREG_GPIO_PRT1_PC
#define in_1__0__PC2 CYREG_GPIO_PRT1_PC2
#define in_1__0__PORT 1u
#define in_1__0__PS CYREG_GPIO_PRT1_PS
#define in_1__0__SHIFT 2
#define in_1__DR CYREG_GPIO_PRT1_DR
#define in_1__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define in_1__DR_INV CYREG_GPIO_PRT1_DR_INV
#define in_1__DR_SET CYREG_GPIO_PRT1_DR_SET
#define in_1__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define in_1__INTR CYREG_GPIO_PRT1_INTR
#define in_1__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define in_1__INTSTAT CYREG_GPIO_PRT1_INTR
#define in_1__MASK 0x04u
#define in_1__PA__CFG0 CYREG_UDB_PA1_CFG0
#define in_1__PA__CFG1 CYREG_UDB_PA1_CFG1
#define in_1__PA__CFG10 CYREG_UDB_PA1_CFG10
#define in_1__PA__CFG11 CYREG_UDB_PA1_CFG11
#define in_1__PA__CFG12 CYREG_UDB_PA1_CFG12
#define in_1__PA__CFG13 CYREG_UDB_PA1_CFG13
#define in_1__PA__CFG14 CYREG_UDB_PA1_CFG14
#define in_1__PA__CFG2 CYREG_UDB_PA1_CFG2
#define in_1__PA__CFG3 CYREG_UDB_PA1_CFG3
#define in_1__PA__CFG4 CYREG_UDB_PA1_CFG4
#define in_1__PA__CFG5 CYREG_UDB_PA1_CFG5
#define in_1__PA__CFG6 CYREG_UDB_PA1_CFG6
#define in_1__PA__CFG7 CYREG_UDB_PA1_CFG7
#define in_1__PA__CFG8 CYREG_UDB_PA1_CFG8
#define in_1__PA__CFG9 CYREG_UDB_PA1_CFG9
#define in_1__PC CYREG_GPIO_PRT1_PC
#define in_1__PC2 CYREG_GPIO_PRT1_PC2
#define in_1__PORT 1u
#define in_1__PS CYREG_GPIO_PRT1_PS
#define in_1__SHIFT 2

/* in_2 */
#define in_2__0__DR CYREG_GPIO_PRT1_DR
#define in_2__0__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define in_2__0__DR_INV CYREG_GPIO_PRT1_DR_INV
#define in_2__0__DR_SET CYREG_GPIO_PRT1_DR_SET
#define in_2__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define in_2__0__HSIOM_MASK 0x0000F000u
#define in_2__0__HSIOM_SHIFT 12u
#define in_2__0__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define in_2__0__INTR CYREG_GPIO_PRT1_INTR
#define in_2__0__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define in_2__0__INTSTAT CYREG_GPIO_PRT1_INTR
#define in_2__0__MASK 0x08u
#define in_2__0__OUT_SEL CYREG_UDB_PA1_CFG10
#define in_2__0__OUT_SEL_SHIFT 6u
#define in_2__0__OUT_SEL_VAL 1u
#define in_2__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define in_2__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define in_2__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define in_2__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define in_2__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define in_2__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define in_2__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define in_2__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define in_2__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define in_2__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define in_2__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define in_2__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define in_2__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define in_2__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define in_2__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define in_2__0__PC CYREG_GPIO_PRT1_PC
#define in_2__0__PC2 CYREG_GPIO_PRT1_PC2
#define in_2__0__PORT 1u
#define in_2__0__PS CYREG_GPIO_PRT1_PS
#define in_2__0__SHIFT 3
#define in_2__DR CYREG_GPIO_PRT1_DR
#define in_2__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define in_2__DR_INV CYREG_GPIO_PRT1_DR_INV
#define in_2__DR_SET CYREG_GPIO_PRT1_DR_SET
#define in_2__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define in_2__INTR CYREG_GPIO_PRT1_INTR
#define in_2__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define in_2__INTSTAT CYREG_GPIO_PRT1_INTR
#define in_2__MASK 0x08u
#define in_2__PA__CFG0 CYREG_UDB_PA1_CFG0
#define in_2__PA__CFG1 CYREG_UDB_PA1_CFG1
#define in_2__PA__CFG10 CYREG_UDB_PA1_CFG10
#define in_2__PA__CFG11 CYREG_UDB_PA1_CFG11
#define in_2__PA__CFG12 CYREG_UDB_PA1_CFG12
#define in_2__PA__CFG13 CYREG_UDB_PA1_CFG13
#define in_2__PA__CFG14 CYREG_UDB_PA1_CFG14
#define in_2__PA__CFG2 CYREG_UDB_PA1_CFG2
#define in_2__PA__CFG3 CYREG_UDB_PA1_CFG3
#define in_2__PA__CFG4 CYREG_UDB_PA1_CFG4
#define in_2__PA__CFG5 CYREG_UDB_PA1_CFG5
#define in_2__PA__CFG6 CYREG_UDB_PA1_CFG6
#define in_2__PA__CFG7 CYREG_UDB_PA1_CFG7
#define in_2__PA__CFG8 CYREG_UDB_PA1_CFG8
#define in_2__PA__CFG9 CYREG_UDB_PA1_CFG9
#define in_2__PC CYREG_GPIO_PRT1_PC
#define in_2__PC2 CYREG_GPIO_PRT1_PC2
#define in_2__PORT 1u
#define in_2__PS CYREG_GPIO_PRT1_PS
#define in_2__SHIFT 3

/* in_3 */
#define in_3__0__DR CYREG_GPIO_PRT1_DR
#define in_3__0__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define in_3__0__DR_INV CYREG_GPIO_PRT1_DR_INV
#define in_3__0__DR_SET CYREG_GPIO_PRT1_DR_SET
#define in_3__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define in_3__0__HSIOM_MASK 0x000F0000u
#define in_3__0__HSIOM_SHIFT 16u
#define in_3__0__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define in_3__0__INTR CYREG_GPIO_PRT1_INTR
#define in_3__0__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define in_3__0__INTSTAT CYREG_GPIO_PRT1_INTR
#define in_3__0__MASK 0x10u
#define in_3__0__OUT_SEL CYREG_UDB_PA1_CFG10
#define in_3__0__OUT_SEL_SHIFT 8u
#define in_3__0__OUT_SEL_VAL 1u
#define in_3__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define in_3__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define in_3__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define in_3__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define in_3__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define in_3__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define in_3__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define in_3__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define in_3__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define in_3__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define in_3__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define in_3__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define in_3__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define in_3__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define in_3__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define in_3__0__PC CYREG_GPIO_PRT1_PC
#define in_3__0__PC2 CYREG_GPIO_PRT1_PC2
#define in_3__0__PORT 1u
#define in_3__0__PS CYREG_GPIO_PRT1_PS
#define in_3__0__SHIFT 4
#define in_3__DR CYREG_GPIO_PRT1_DR
#define in_3__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define in_3__DR_INV CYREG_GPIO_PRT1_DR_INV
#define in_3__DR_SET CYREG_GPIO_PRT1_DR_SET
#define in_3__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define in_3__INTR CYREG_GPIO_PRT1_INTR
#define in_3__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define in_3__INTSTAT CYREG_GPIO_PRT1_INTR
#define in_3__MASK 0x10u
#define in_3__PA__CFG0 CYREG_UDB_PA1_CFG0
#define in_3__PA__CFG1 CYREG_UDB_PA1_CFG1
#define in_3__PA__CFG10 CYREG_UDB_PA1_CFG10
#define in_3__PA__CFG11 CYREG_UDB_PA1_CFG11
#define in_3__PA__CFG12 CYREG_UDB_PA1_CFG12
#define in_3__PA__CFG13 CYREG_UDB_PA1_CFG13
#define in_3__PA__CFG14 CYREG_UDB_PA1_CFG14
#define in_3__PA__CFG2 CYREG_UDB_PA1_CFG2
#define in_3__PA__CFG3 CYREG_UDB_PA1_CFG3
#define in_3__PA__CFG4 CYREG_UDB_PA1_CFG4
#define in_3__PA__CFG5 CYREG_UDB_PA1_CFG5
#define in_3__PA__CFG6 CYREG_UDB_PA1_CFG6
#define in_3__PA__CFG7 CYREG_UDB_PA1_CFG7
#define in_3__PA__CFG8 CYREG_UDB_PA1_CFG8
#define in_3__PA__CFG9 CYREG_UDB_PA1_CFG9
#define in_3__PC CYREG_GPIO_PRT1_PC
#define in_3__PC2 CYREG_GPIO_PRT1_PC2
#define in_3__PORT 1u
#define in_3__PS CYREG_GPIO_PRT1_PS
#define in_3__SHIFT 4

/* in_4 */
#define in_4__0__DR CYREG_GPIO_PRT1_DR
#define in_4__0__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define in_4__0__DR_INV CYREG_GPIO_PRT1_DR_INV
#define in_4__0__DR_SET CYREG_GPIO_PRT1_DR_SET
#define in_4__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define in_4__0__HSIOM_MASK 0x00F00000u
#define in_4__0__HSIOM_SHIFT 20u
#define in_4__0__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define in_4__0__INTR CYREG_GPIO_PRT1_INTR
#define in_4__0__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define in_4__0__INTSTAT CYREG_GPIO_PRT1_INTR
#define in_4__0__MASK 0x20u
#define in_4__0__OUT_SEL CYREG_UDB_PA1_CFG10
#define in_4__0__OUT_SEL_SHIFT 10u
#define in_4__0__OUT_SEL_VAL 3u
#define in_4__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define in_4__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define in_4__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define in_4__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define in_4__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define in_4__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define in_4__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define in_4__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define in_4__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define in_4__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define in_4__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define in_4__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define in_4__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define in_4__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define in_4__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define in_4__0__PC CYREG_GPIO_PRT1_PC
#define in_4__0__PC2 CYREG_GPIO_PRT1_PC2
#define in_4__0__PORT 1u
#define in_4__0__PS CYREG_GPIO_PRT1_PS
#define in_4__0__SHIFT 5
#define in_4__DR CYREG_GPIO_PRT1_DR
#define in_4__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define in_4__DR_INV CYREG_GPIO_PRT1_DR_INV
#define in_4__DR_SET CYREG_GPIO_PRT1_DR_SET
#define in_4__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define in_4__INTR CYREG_GPIO_PRT1_INTR
#define in_4__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define in_4__INTSTAT CYREG_GPIO_PRT1_INTR
#define in_4__MASK 0x20u
#define in_4__PA__CFG0 CYREG_UDB_PA1_CFG0
#define in_4__PA__CFG1 CYREG_UDB_PA1_CFG1
#define in_4__PA__CFG10 CYREG_UDB_PA1_CFG10
#define in_4__PA__CFG11 CYREG_UDB_PA1_CFG11
#define in_4__PA__CFG12 CYREG_UDB_PA1_CFG12
#define in_4__PA__CFG13 CYREG_UDB_PA1_CFG13
#define in_4__PA__CFG14 CYREG_UDB_PA1_CFG14
#define in_4__PA__CFG2 CYREG_UDB_PA1_CFG2
#define in_4__PA__CFG3 CYREG_UDB_PA1_CFG3
#define in_4__PA__CFG4 CYREG_UDB_PA1_CFG4
#define in_4__PA__CFG5 CYREG_UDB_PA1_CFG5
#define in_4__PA__CFG6 CYREG_UDB_PA1_CFG6
#define in_4__PA__CFG7 CYREG_UDB_PA1_CFG7
#define in_4__PA__CFG8 CYREG_UDB_PA1_CFG8
#define in_4__PA__CFG9 CYREG_UDB_PA1_CFG9
#define in_4__PC CYREG_GPIO_PRT1_PC
#define in_4__PC2 CYREG_GPIO_PRT1_PC2
#define in_4__PORT 1u
#define in_4__PS CYREG_GPIO_PRT1_PS
#define in_4__SHIFT 5

/* en_1_2 */
#define en_1_2__0__DR CYREG_GPIO_PRT1_DR
#define en_1_2__0__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define en_1_2__0__DR_INV CYREG_GPIO_PRT1_DR_INV
#define en_1_2__0__DR_SET CYREG_GPIO_PRT1_DR_SET
#define en_1_2__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define en_1_2__0__HSIOM_MASK 0x0000000Fu
#define en_1_2__0__HSIOM_SHIFT 0u
#define en_1_2__0__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define en_1_2__0__INTR CYREG_GPIO_PRT1_INTR
#define en_1_2__0__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define en_1_2__0__INTSTAT CYREG_GPIO_PRT1_INTR
#define en_1_2__0__MASK 0x01u
#define en_1_2__0__OUT_SEL CYREG_UDB_PA1_CFG10
#define en_1_2__0__OUT_SEL_SHIFT 0u
#define en_1_2__0__OUT_SEL_VAL 2u
#define en_1_2__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define en_1_2__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define en_1_2__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define en_1_2__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define en_1_2__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define en_1_2__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define en_1_2__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define en_1_2__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define en_1_2__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define en_1_2__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define en_1_2__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define en_1_2__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define en_1_2__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define en_1_2__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define en_1_2__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define en_1_2__0__PC CYREG_GPIO_PRT1_PC
#define en_1_2__0__PC2 CYREG_GPIO_PRT1_PC2
#define en_1_2__0__PORT 1u
#define en_1_2__0__PS CYREG_GPIO_PRT1_PS
#define en_1_2__0__SHIFT 0
#define en_1_2__DR CYREG_GPIO_PRT1_DR
#define en_1_2__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define en_1_2__DR_INV CYREG_GPIO_PRT1_DR_INV
#define en_1_2__DR_SET CYREG_GPIO_PRT1_DR_SET
#define en_1_2__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define en_1_2__INTR CYREG_GPIO_PRT1_INTR
#define en_1_2__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define en_1_2__INTSTAT CYREG_GPIO_PRT1_INTR
#define en_1_2__MASK 0x01u
#define en_1_2__PA__CFG0 CYREG_UDB_PA1_CFG0
#define en_1_2__PA__CFG1 CYREG_UDB_PA1_CFG1
#define en_1_2__PA__CFG10 CYREG_UDB_PA1_CFG10
#define en_1_2__PA__CFG11 CYREG_UDB_PA1_CFG11
#define en_1_2__PA__CFG12 CYREG_UDB_PA1_CFG12
#define en_1_2__PA__CFG13 CYREG_UDB_PA1_CFG13
#define en_1_2__PA__CFG14 CYREG_UDB_PA1_CFG14
#define en_1_2__PA__CFG2 CYREG_UDB_PA1_CFG2
#define en_1_2__PA__CFG3 CYREG_UDB_PA1_CFG3
#define en_1_2__PA__CFG4 CYREG_UDB_PA1_CFG4
#define en_1_2__PA__CFG5 CYREG_UDB_PA1_CFG5
#define en_1_2__PA__CFG6 CYREG_UDB_PA1_CFG6
#define en_1_2__PA__CFG7 CYREG_UDB_PA1_CFG7
#define en_1_2__PA__CFG8 CYREG_UDB_PA1_CFG8
#define en_1_2__PA__CFG9 CYREG_UDB_PA1_CFG9
#define en_1_2__PC CYREG_GPIO_PRT1_PC
#define en_1_2__PC2 CYREG_GPIO_PRT1_PC2
#define en_1_2__PORT 1u
#define en_1_2__PS CYREG_GPIO_PRT1_PS
#define en_1_2__SHIFT 0

/* en_3_4 */
#define en_3_4__0__DR CYREG_GPIO_PRT1_DR
#define en_3_4__0__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define en_3_4__0__DR_INV CYREG_GPIO_PRT1_DR_INV
#define en_3_4__0__DR_SET CYREG_GPIO_PRT1_DR_SET
#define en_3_4__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define en_3_4__0__HSIOM_MASK 0x000000F0u
#define en_3_4__0__HSIOM_SHIFT 4u
#define en_3_4__0__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define en_3_4__0__INTR CYREG_GPIO_PRT1_INTR
#define en_3_4__0__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define en_3_4__0__INTSTAT CYREG_GPIO_PRT1_INTR
#define en_3_4__0__MASK 0x02u
#define en_3_4__0__OUT_SEL CYREG_UDB_PA1_CFG10
#define en_3_4__0__OUT_SEL_SHIFT 2u
#define en_3_4__0__OUT_SEL_VAL 0u
#define en_3_4__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define en_3_4__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define en_3_4__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define en_3_4__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define en_3_4__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define en_3_4__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define en_3_4__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define en_3_4__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define en_3_4__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define en_3_4__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define en_3_4__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define en_3_4__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define en_3_4__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define en_3_4__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define en_3_4__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define en_3_4__0__PC CYREG_GPIO_PRT1_PC
#define en_3_4__0__PC2 CYREG_GPIO_PRT1_PC2
#define en_3_4__0__PORT 1u
#define en_3_4__0__PS CYREG_GPIO_PRT1_PS
#define en_3_4__0__SHIFT 1
#define en_3_4__DR CYREG_GPIO_PRT1_DR
#define en_3_4__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define en_3_4__DR_INV CYREG_GPIO_PRT1_DR_INV
#define en_3_4__DR_SET CYREG_GPIO_PRT1_DR_SET
#define en_3_4__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define en_3_4__INTR CYREG_GPIO_PRT1_INTR
#define en_3_4__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define en_3_4__INTSTAT CYREG_GPIO_PRT1_INTR
#define en_3_4__MASK 0x02u
#define en_3_4__PA__CFG0 CYREG_UDB_PA1_CFG0
#define en_3_4__PA__CFG1 CYREG_UDB_PA1_CFG1
#define en_3_4__PA__CFG10 CYREG_UDB_PA1_CFG10
#define en_3_4__PA__CFG11 CYREG_UDB_PA1_CFG11
#define en_3_4__PA__CFG12 CYREG_UDB_PA1_CFG12
#define en_3_4__PA__CFG13 CYREG_UDB_PA1_CFG13
#define en_3_4__PA__CFG14 CYREG_UDB_PA1_CFG14
#define en_3_4__PA__CFG2 CYREG_UDB_PA1_CFG2
#define en_3_4__PA__CFG3 CYREG_UDB_PA1_CFG3
#define en_3_4__PA__CFG4 CYREG_UDB_PA1_CFG4
#define en_3_4__PA__CFG5 CYREG_UDB_PA1_CFG5
#define en_3_4__PA__CFG6 CYREG_UDB_PA1_CFG6
#define en_3_4__PA__CFG7 CYREG_UDB_PA1_CFG7
#define en_3_4__PA__CFG8 CYREG_UDB_PA1_CFG8
#define en_3_4__PA__CFG9 CYREG_UDB_PA1_CFG9
#define en_3_4__PC CYREG_GPIO_PRT1_PC
#define en_3_4__PC2 CYREG_GPIO_PRT1_PC2
#define en_3_4__PORT 1u
#define en_3_4__PS CYREG_GPIO_PRT1_PS
#define en_3_4__SHIFT 1

/* pwm_clock */
#define pwm_clock__CTRL_REGISTER CYREG_PERI_PCLK_CTL11
#define pwm_clock__DIV_ID 0x00000040u
#define pwm_clock__DIV_REGISTER CYREG_PERI_DIV_16_CTL0
#define pwm_clock__PA_DIV_ID 0x000000FFu

/* PWM_PWMUDB */
#define PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_UDB_W16_ACTL1
#define PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_UDB_W16_CTL1
#define PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_UDB_W16_CTL1
#define PWM_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_UDB_W16_CTL1
#define PWM_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_UDB_W16_CTL1
#define PWM_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG CYREG_UDB_W16_MSK1
#define PWM_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_UDB_W16_MSK1
#define PWM_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_UDB_W16_MSK1
#define PWM_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_UDB_W16_MSK1
#define PWM_PWMUDB_genblk1_ctrlreg__7__MASK 0x80u
#define PWM_PWMUDB_genblk1_ctrlreg__7__POS 7
#define PWM_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG CYREG_UDB_W8_ACTL1
#define PWM_PWMUDB_genblk1_ctrlreg__CONTROL_REG CYREG_UDB_W8_CTL1
#define PWM_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG CYREG_UDB_CAT16_CTL_ST1
#define PWM_PWMUDB_genblk1_ctrlreg__COUNT_REG CYREG_UDB_W8_CTL1
#define PWM_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG CYREG_UDB_CAT16_CTL_ST1
#define PWM_PWMUDB_genblk1_ctrlreg__MASK 0x80u
#define PWM_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK1
#define PWM_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK1
#define PWM_PWMUDB_genblk1_ctrlreg__PERIOD_REG CYREG_UDB_W8_MSK1
#define PWM_PWMUDB_genblk8_stsreg__0__MASK 0x01u
#define PWM_PWMUDB_genblk8_stsreg__0__POS 0
#define PWM_PWMUDB_genblk8_stsreg__1__MASK 0x02u
#define PWM_PWMUDB_genblk8_stsreg__1__POS 1
#define PWM_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_UDB_W16_ACTL1
#define PWM_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG CYREG_UDB_W16_ST1
#define PWM_PWMUDB_genblk8_stsreg__2__MASK 0x04u
#define PWM_PWMUDB_genblk8_stsreg__2__POS 2
#define PWM_PWMUDB_genblk8_stsreg__3__MASK 0x08u
#define PWM_PWMUDB_genblk8_stsreg__3__POS 3
#define PWM_PWMUDB_genblk8_stsreg__MASK 0x0Fu
#define PWM_PWMUDB_genblk8_stsreg__MASK_REG CYREG_UDB_W8_MSK1
#define PWM_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK1
#define PWM_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK1
#define PWM_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG CYREG_UDB_W8_ACTL1
#define PWM_PWMUDB_genblk8_stsreg__STATUS_CNT_REG CYREG_UDB_CAT16_CTL_ST1
#define PWM_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG CYREG_UDB_CAT16_CTL_ST1
#define PWM_PWMUDB_genblk8_stsreg__STATUS_REG CYREG_UDB_W8_ST1
#define PWM_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG CYREG_UDB_W16_A01
#define PWM_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG CYREG_UDB_W16_A11
#define PWM_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG CYREG_UDB_W16_D01
#define PWM_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG CYREG_UDB_W16_D11
#define PWM_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_UDB_W16_ACTL1
#define PWM_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG CYREG_UDB_W16_F01
#define PWM_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG CYREG_UDB_W16_F11
#define PWM_PWMUDB_sP8_pwmdp_u0__A0_A1_REG CYREG_UDB_CAT16_A1
#define PWM_PWMUDB_sP8_pwmdp_u0__A0_REG CYREG_UDB_W8_A01
#define PWM_PWMUDB_sP8_pwmdp_u0__A1_REG CYREG_UDB_W8_A11
#define PWM_PWMUDB_sP8_pwmdp_u0__D0_D1_REG CYREG_UDB_CAT16_D1
#define PWM_PWMUDB_sP8_pwmdp_u0__D0_REG CYREG_UDB_W8_D01
#define PWM_PWMUDB_sP8_pwmdp_u0__D1_REG CYREG_UDB_W8_D11
#define PWM_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG CYREG_UDB_W8_ACTL1
#define PWM_PWMUDB_sP8_pwmdp_u0__F0_F1_REG CYREG_UDB_CAT16_F1
#define PWM_PWMUDB_sP8_pwmdp_u0__F0_REG CYREG_UDB_W8_F01
#define PWM_PWMUDB_sP8_pwmdp_u0__F1_REG CYREG_UDB_W8_F11
#define PWM_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK1
#define PWM_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK1

/* rear_motor */
#define rear_motor_Sync_ctrl_reg__0__MASK 0x01u
#define rear_motor_Sync_ctrl_reg__0__POS 0
#define rear_motor_Sync_ctrl_reg__1__MASK 0x02u
#define rear_motor_Sync_ctrl_reg__1__POS 1
#define rear_motor_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_UDB_W8_ACTL3
#define rear_motor_Sync_ctrl_reg__CONTROL_REG CYREG_UDB_W8_CTL3
#define rear_motor_Sync_ctrl_reg__CONTROL_ST_REG CYREG_UDB_CAT16_CTL_ST3
#define rear_motor_Sync_ctrl_reg__COUNT_REG CYREG_UDB_W8_CTL3
#define rear_motor_Sync_ctrl_reg__COUNT_ST_REG CYREG_UDB_CAT16_CTL_ST3
#define rear_motor_Sync_ctrl_reg__MASK 0x03u
#define rear_motor_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK3
#define rear_motor_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK3
#define rear_motor_Sync_ctrl_reg__PERIOD_REG CYREG_UDB_W8_MSK3

/* front_motor */
#define front_motor_Sync_ctrl_reg__0__MASK 0x01u
#define front_motor_Sync_ctrl_reg__0__POS 0
#define front_motor_Sync_ctrl_reg__1__MASK 0x02u
#define front_motor_Sync_ctrl_reg__1__POS 1
#define front_motor_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_UDB_W16_ACTL2
#define front_motor_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_UDB_W16_CTL2
#define front_motor_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_UDB_W16_CTL2
#define front_motor_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_UDB_W16_CTL2
#define front_motor_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_UDB_W16_CTL2
#define front_motor_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_UDB_W16_MSK2
#define front_motor_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_UDB_W16_MSK2
#define front_motor_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_UDB_W16_MSK2
#define front_motor_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_UDB_W16_MSK2
#define front_motor_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_UDB_W8_ACTL2
#define front_motor_Sync_ctrl_reg__CONTROL_REG CYREG_UDB_W8_CTL2
#define front_motor_Sync_ctrl_reg__CONTROL_ST_REG CYREG_UDB_CAT16_CTL_ST2
#define front_motor_Sync_ctrl_reg__COUNT_REG CYREG_UDB_W8_CTL2
#define front_motor_Sync_ctrl_reg__COUNT_ST_REG CYREG_UDB_CAT16_CTL_ST2
#define front_motor_Sync_ctrl_reg__MASK 0x03u
#define front_motor_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK2
#define front_motor_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK2
#define front_motor_Sync_ctrl_reg__PERIOD_REG CYREG_UDB_W8_MSK2

/* Miscellaneous */
#define CY_PROJECT_NAME "HBridge_Driver"
#define CY_VERSION "PSoC Creator  3.3 CP1"
#define CYDEV_BCLK__HFCLK__HZ 48000000U
#define CYDEV_BCLK__HFCLK__KHZ 48000U
#define CYDEV_BCLK__HFCLK__MHZ 48U
#define CYDEV_BCLK__SYSCLK__HZ 48000000U
#define CYDEV_BCLK__SYSCLK__KHZ 48000U
#define CYDEV_BCLK__SYSCLK__MHZ 48U
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PANTHER 18u
#define CYDEV_CHIP_DIE_PSOC4A 10u
#define CYDEV_CHIP_DIE_PSOC5LP 17u
#define CYDEV_CHIP_DIE_TMA4 2u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC4
#define CYDEV_CHIP_JTAG_ID 0x0E34119Eu
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 10u
#define CYDEV_CHIP_MEMBER_4C 15u
#define CYDEV_CHIP_MEMBER_4D 6u
#define CYDEV_CHIP_MEMBER_4E 4u
#define CYDEV_CHIP_MEMBER_4F 11u
#define CYDEV_CHIP_MEMBER_4G 2u
#define CYDEV_CHIP_MEMBER_4H 9u
#define CYDEV_CHIP_MEMBER_4I 14u
#define CYDEV_CHIP_MEMBER_4J 7u
#define CYDEV_CHIP_MEMBER_4K 8u
#define CYDEV_CHIP_MEMBER_4L 13u
#define CYDEV_CHIP_MEMBER_4M 12u
#define CYDEV_CHIP_MEMBER_4N 5u
#define CYDEV_CHIP_MEMBER_4U 3u
#define CYDEV_CHIP_MEMBER_5A 17u
#define CYDEV_CHIP_MEMBER_5B 16u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_4F
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PANTHER_ES0 0u
#define CYDEV_CHIP_REV_PANTHER_ES1 1u
#define CYDEV_CHIP_REV_PANTHER_PRODUCTION 1u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4C_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_4F_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_READ_ACCELERATOR 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_PROTECT_KILL 4
#define CYDEV_DEBUG_PROTECT_OPEN 1
#define CYDEV_DEBUG_PROTECT CYDEV_DEBUG_PROTECT_OPEN
#define CYDEV_DEBUG_PROTECT_PROTECTED 2
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DFT_SELECT_CLK0 10u
#define CYDEV_DFT_SELECT_CLK1 11u
#define CYDEV_HEAP_SIZE 0x80
#define CYDEV_IMO_TRIMMED_BY_USB 0u
#define CYDEV_IMO_TRIMMED_BY_WCO 0u
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_STACK_SIZE 0x0800
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 1
#define CYDEV_VDDA 3.3
#define CYDEV_VDDA_MV 3300
#define CYDEV_VDDD 3.3
#define CYDEV_VDDD_MV 3300
#define CYDEV_VDDR 3.3
#define CYDEV_VDDR_MV 3300
#define CYDEV_WDT_GENERATE_ISR 1u
#define CYIPBLOCK_m0s8bless_VERSION 1
#define CYIPBLOCK_m0s8cpussv2_VERSION 1
#define CYIPBLOCK_m0s8csd_VERSION 1
#define CYIPBLOCK_m0s8ioss_VERSION 1
#define CYIPBLOCK_m0s8lcd_VERSION 2
#define CYIPBLOCK_m0s8lpcomp_VERSION 2
#define CYIPBLOCK_m0s8peri_VERSION 1
#define CYIPBLOCK_m0s8scb_VERSION 2
#define CYIPBLOCK_m0s8srssv2_VERSION 1
#define CYIPBLOCK_m0s8tcpwm_VERSION 2
#define CYIPBLOCK_m0s8udbif_VERSION 1
#define CYIPBLOCK_s8pass4al_VERSION 1
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
