{
  "design": {
    "design_info": {
      "boundary_crc": "0xEDAC9A23FDF7D136",
      "device": "xc7z010clg400-1",
      "name": "design_1",
      "synth_flow_mode": "None",
      "tool_version": "2018.3"
    },
    "design_tree": {
      "blk_mem_gen_0": "",
      "Freez": "",
      "xlconstant_1": "",
      "branch_addr": "",
      "xlconstant_3": "",
      "if_id": "",
      "id_exe": "",
      "ex_mem": "",
      "mem_wb": "",
      "slice_mode": "",
      "slice_opc": "",
      "slice_S": "",
      "status_register_0": "",
      "Condition_Check_0": "",
      "slice_cond": "",
      "RegisterFile_0": "",
      "slice_Rn": "",
      "Mux_0": "",
      "slice_Rd": "",
      "Mux_1": "",
      "xlconstant_0": "",
      "xlconcat_0": "",
      "not_gate_0": "",
      "OR_Gate_0": "",
      "reg_write": "",
      "write_register": "",
      "write_data": "",
      "hazard": "",
      "slice_Im": "",
      "Control_Unit_0": "",
      "IF_0": "",
      "Adder_32_0": "",
      "ALU_1": "",
      "Val2generate_1": "",
      "OR_Gate_1": "",
      "slice_mem_W_En_exe": "",
      "slice_exe_cmd_exe": "",
      "Slice_S_exe": "",
      "slice_B_Exe": "",
      "slice_WB_En_exe": "",
      "slice_mem_R_En_exe": ""
    },
    "ports": {
      "clk_0": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "ASSOCIATED_RESET": {
            "value": "rst_0"
          }
        }
      },
      "rst_0": {
        "type": "rst",
        "direction": "I"
      }
    },
    "components": {
      "blk_mem_gen_0": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "xci_name": "design_1_blk_mem_gen_0_0",
        "parameters": {
          "Coe_File": {
            "value": "../../../../../../../OneDrive/Desktop/output.coe"
          },
          "Enable_32bit_Address": {
            "value": "false"
          },
          "Enable_A": {
            "value": "Always_Enabled"
          },
          "Load_Init_File": {
            "value": "true"
          },
          "Memory_Type": {
            "value": "Single_Port_ROM"
          },
          "Port_A_Write_Rate": {
            "value": "0"
          },
          "Register_PortA_Output_of_Memory_Primitives": {
            "value": "true"
          },
          "Use_RSTA_Pin": {
            "value": "false"
          },
          "use_bram_block": {
            "value": "Stand_Alone"
          }
        }
      },
      "Freez": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "design_1_xlconstant_0_0",
        "parameters": {
          "CONST_VAL": {
            "value": "0"
          }
        }
      },
      "xlconstant_1": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "design_1_xlconstant_1_0",
        "parameters": {
          "CONST_VAL": {
            "value": "1"
          }
        }
      },
      "branch_addr": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "design_1_xlconstant_2_0",
        "parameters": {
          "CONST_VAL": {
            "value": "0"
          },
          "CONST_WIDTH": {
            "value": "32"
          }
        }
      },
      "xlconstant_3": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "design_1_xlconstant_3_0"
      },
      "if_id": {
        "vlnv": "xilinx.com:module_ref:Register:1.0",
        "xci_name": "design_1_Register_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "Register",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I"
          },
          "rst": {
            "type": "rst",
            "direction": "I"
          },
          "in_1": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "in_2": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "en": {
            "direction": "I"
          },
          "out_1": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "out_2": {
            "direction": "O",
            "left": "31",
            "right": "0"
          }
        }
      },
      "id_exe": {
        "vlnv": "xilinx.com:module_ref:Register:1.0",
        "xci_name": "design_1_Register_1_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "Register",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I"
          },
          "rst": {
            "type": "rst",
            "direction": "I"
          },
          "in_1": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "in_2": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "en": {
            "direction": "I"
          },
          "out_1": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "out_2": {
            "direction": "O",
            "left": "31",
            "right": "0"
          }
        }
      },
      "ex_mem": {
        "vlnv": "xilinx.com:module_ref:Register:1.0",
        "xci_name": "design_1_Register_2_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "Register",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I"
          },
          "rst": {
            "type": "rst",
            "direction": "I"
          },
          "in_1": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "in_2": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "en": {
            "direction": "I"
          },
          "out_1": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "out_2": {
            "direction": "O",
            "left": "31",
            "right": "0"
          }
        }
      },
      "mem_wb": {
        "vlnv": "xilinx.com:module_ref:Register:1.0",
        "xci_name": "design_1_mem_wb_2",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "Register",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I"
          },
          "rst": {
            "type": "rst",
            "direction": "I"
          },
          "in_1": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "in_2": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "en": {
            "direction": "I"
          },
          "out_1": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "out_2": {
            "direction": "O",
            "left": "31",
            "right": "0"
          }
        }
      },
      "slice_mode": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "design_1_xlslice_0_0",
        "parameters": {
          "DIN_FROM": {
            "value": "27"
          },
          "DIN_TO": {
            "value": "26"
          },
          "DOUT_WIDTH": {
            "value": "2"
          }
        }
      },
      "slice_opc": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "design_1_xlslice_1_0",
        "parameters": {
          "DIN_FROM": {
            "value": "24"
          },
          "DIN_TO": {
            "value": "21"
          },
          "DOUT_WIDTH": {
            "value": "4"
          }
        }
      },
      "slice_S": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "design_1_xlslice_0_1",
        "parameters": {
          "DIN_FROM": {
            "value": "20"
          },
          "DIN_TO": {
            "value": "20"
          },
          "DOUT_WIDTH": {
            "value": "1"
          }
        }
      },
      "status_register_0": {
        "vlnv": "xilinx.com:module_ref:status_register:1.0",
        "xci_name": "design_1_status_register_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "status_register",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I"
          },
          "rst": {
            "type": "rst",
            "direction": "I"
          },
          "status": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "SE": {
            "direction": "I"
          },
          "statusout": {
            "direction": "O",
            "left": "3",
            "right": "0"
          }
        }
      },
      "Condition_Check_0": {
        "vlnv": "xilinx.com:module_ref:Condition_Check:1.0",
        "xci_name": "design_1_Condition_Check_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "Condition_Check",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I"
          },
          "rst": {
            "type": "rst",
            "direction": "I"
          },
          "Cond": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "SR": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "condition_met": {
            "direction": "O"
          }
        }
      },
      "slice_cond": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "design_1_xlslice_0_2",
        "parameters": {
          "DIN_FROM": {
            "value": "31"
          },
          "DIN_TO": {
            "value": "28"
          },
          "DOUT_WIDTH": {
            "value": "4"
          }
        }
      },
      "RegisterFile_0": {
        "vlnv": "xilinx.com:module_ref:RegisterFile:1.0",
        "xci_name": "design_1_RegisterFile_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "RegisterFile",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I"
          },
          "reset": {
            "type": "rst",
            "direction": "I"
          },
          "regWrite": {
            "direction": "I"
          },
          "readRegister1": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "readRegister2": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "writeRegister": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "writeData": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "readData1": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "readData2": {
            "direction": "O",
            "left": "31",
            "right": "0"
          }
        }
      },
      "slice_Rn": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "design_1_xlslice_0_3",
        "parameters": {
          "DIN_FROM": {
            "value": "19"
          },
          "DIN_TO": {
            "value": "16"
          },
          "DOUT_WIDTH": {
            "value": "4"
          }
        }
      },
      "Mux_0": {
        "vlnv": "xilinx.com:module_ref:Mux:1.0",
        "xci_name": "design_1_Mux_0_0",
        "parameters": {
          "WIDTH": {
            "value": "4"
          }
        },
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "Mux",
          "boundary_crc": "0x0"
        },
        "ports": {
          "input1": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "input2": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "input3": {
            "direction": "I"
          },
          "out": {
            "direction": "O",
            "left": "3",
            "right": "0"
          }
        }
      },
      "slice_Rd": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "design_1_xlslice_0_4",
        "parameters": {
          "DIN_FROM": {
            "value": "15"
          },
          "DIN_TO": {
            "value": "12"
          },
          "DOUT_WIDTH": {
            "value": "4"
          }
        }
      },
      "Mux_1": {
        "vlnv": "xilinx.com:module_ref:Mux:1.0",
        "xci_name": "design_1_Mux_1_0",
        "parameters": {
          "WIDTH": {
            "value": "9"
          }
        },
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "Mux",
          "boundary_crc": "0x0"
        },
        "ports": {
          "input1": {
            "direction": "I",
            "left": "8",
            "right": "0"
          },
          "input2": {
            "direction": "I",
            "left": "8",
            "right": "0"
          },
          "input3": {
            "direction": "I"
          },
          "out": {
            "direction": "O",
            "left": "8",
            "right": "0"
          }
        }
      },
      "xlconstant_0": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "design_1_xlconstant_0_1",
        "parameters": {
          "CONST_VAL": {
            "value": "0"
          }
        }
      },
      "xlconcat_0": {
        "vlnv": "xilinx.com:ip:xlconcat:2.1",
        "xci_name": "design_1_xlconcat_0_0",
        "parameters": {
          "IN0_WIDTH": {
            "value": "4"
          },
          "NUM_PORTS": {
            "value": "6"
          }
        }
      },
      "not_gate_0": {
        "vlnv": "xilinx.com:module_ref:not_gate:1.0",
        "xci_name": "design_1_not_gate_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "not_gate",
          "boundary_crc": "0x0"
        },
        "ports": {
          "a": {
            "direction": "I"
          },
          "y": {
            "direction": "O"
          }
        }
      },
      "OR_Gate_0": {
        "vlnv": "xilinx.com:module_ref:OR_Gate:1.0",
        "xci_name": "design_1_OR_Gate_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "OR_Gate",
          "boundary_crc": "0x0"
        },
        "ports": {
          "a": {
            "direction": "I"
          },
          "b": {
            "direction": "I"
          },
          "y": {
            "direction": "O"
          }
        }
      },
      "reg_write": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "design_1_xlconstant_2_1",
        "parameters": {
          "CONST_VAL": {
            "value": "0"
          }
        }
      },
      "write_register": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "design_1_xlconstant_2_2",
        "parameters": {
          "CONST_VAL": {
            "value": "0"
          },
          "CONST_WIDTH": {
            "value": "4"
          }
        }
      },
      "write_data": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "design_1_xlconstant_2_3",
        "parameters": {
          "CONST_VAL": {
            "value": "0"
          },
          "CONST_WIDTH": {
            "value": "32"
          }
        }
      },
      "hazard": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "design_1_xlconstant_2_4",
        "parameters": {
          "CONST_VAL": {
            "value": "0"
          }
        }
      },
      "slice_Im": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "design_1_xlslice_0_5",
        "parameters": {
          "DIN_FROM": {
            "value": "23"
          },
          "DOUT_WIDTH": {
            "value": "24"
          }
        }
      },
      "Control_Unit_0": {
        "vlnv": "xilinx.com:module_ref:Control_Unit:1.0",
        "xci_name": "design_1_Control_Unit_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "Control_Unit",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I"
          },
          "rst": {
            "type": "rst",
            "direction": "I"
          },
          "Mode": {
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "Op_Code": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "S_In": {
            "direction": "I"
          },
          "EXE_CMD": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "MEM_R_EN": {
            "direction": "O"
          },
          "MEM_W_EN": {
            "direction": "O"
          },
          "WB_EN": {
            "direction": "O"
          },
          "B": {
            "direction": "O"
          },
          "S_Out": {
            "direction": "O"
          }
        }
      },
      "IF_0": {
        "vlnv": "xilinx.com:module_ref:IF:1.0",
        "xci_name": "design_1_IF_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "IF",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I"
          },
          "rst": {
            "type": "rst",
            "direction": "I"
          },
          "Frz": {
            "direction": "I"
          },
          "mux_ctl": {
            "direction": "I"
          },
          "Branch_Address": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "Prog_cnter": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "pc_out": {
            "direction": "O",
            "left": "31",
            "right": "0"
          }
        }
      },
      "Adder_32_0": {
        "vlnv": "xilinx.com:module_ref:Adder_32:1.0",
        "xci_name": "design_1_Adder_32_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "Adder_32",
          "boundary_crc": "0x0"
        },
        "ports": {
          "a": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "b": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "w": {
            "direction": "O",
            "left": "31",
            "right": "0"
          }
        }
      },
      "ALU_1": {
        "vlnv": "xilinx.com:module_ref:ALU:1.0",
        "xci_name": "design_1_ALU_1_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "ALU",
          "boundary_crc": "0x0"
        },
        "ports": {
          "SrcA1": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "SrcB1": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "ALUcnt": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "CarryIn": {
            "direction": "I"
          },
          "ALUResult1": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "status_flags": {
            "direction": "O",
            "left": "3",
            "right": "0"
          }
        }
      },
      "Val2generate_1": {
        "vlnv": "xilinx.com:module_ref:Val2generate:1.0",
        "xci_name": "design_1_Val2generate_1_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "Val2generate",
          "boundary_crc": "0x0"
        },
        "ports": {
          "VAL2in": {
            "direction": "I",
            "left": "25",
            "right": "0"
          },
          "val2out": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "VAL2RM": {
            "direction": "IO",
            "left": "31",
            "right": "0"
          },
          "MEM_EN": {
            "direction": "I"
          }
        }
      },
      "OR_Gate_1": {
        "vlnv": "xilinx.com:module_ref:OR_Gate:1.0",
        "xci_name": "design_1_OR_Gate_1_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "OR_Gate",
          "boundary_crc": "0x0"
        },
        "ports": {
          "a": {
            "direction": "I"
          },
          "b": {
            "direction": "I"
          },
          "y": {
            "direction": "O"
          }
        }
      },
      "slice_mem_W_En_exe": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "design_1_xlslice_0_6",
        "parameters": {
          "DIN_FROM": {
            "value": "5"
          },
          "DIN_TO": {
            "value": "5"
          },
          "DIN_WIDTH": {
            "value": "9"
          },
          "DOUT_WIDTH": {
            "value": "1"
          }
        }
      },
      "slice_exe_cmd_exe": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "design_1_xlslice_0_7",
        "parameters": {
          "DIN_FROM": {
            "value": "3"
          },
          "DIN_TO": {
            "value": "0"
          },
          "DIN_WIDTH": {
            "value": "9"
          },
          "DOUT_WIDTH": {
            "value": "4"
          }
        }
      },
      "Slice_S_exe": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "design_1_xlslice_0_11",
        "parameters": {
          "DIN_FROM": {
            "value": "8"
          },
          "DIN_TO": {
            "value": "8"
          },
          "DIN_WIDTH": {
            "value": "9"
          },
          "DOUT_WIDTH": {
            "value": "1"
          }
        }
      },
      "slice_B_Exe": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "design_1_xlslice_0_12",
        "parameters": {
          "DIN_FROM": {
            "value": "7"
          },
          "DIN_TO": {
            "value": "7"
          },
          "DIN_WIDTH": {
            "value": "9"
          },
          "DOUT_WIDTH": {
            "value": "1"
          }
        }
      },
      "slice_WB_En_exe": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "design_1_xlslice_0_13",
        "parameters": {
          "DIN_FROM": {
            "value": "6"
          },
          "DIN_TO": {
            "value": "6"
          },
          "DIN_WIDTH": {
            "value": "9"
          },
          "DOUT_WIDTH": {
            "value": "1"
          }
        }
      },
      "slice_mem_R_En_exe": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "design_1_xlslice_0_14",
        "parameters": {
          "DIN_FROM": {
            "value": "4"
          },
          "DIN_TO": {
            "value": "4"
          },
          "DIN_WIDTH": {
            "value": "9"
          },
          "DOUT_WIDTH": {
            "value": "1"
          }
        }
      }
    },
    "nets": {
      "xlconstant_0_dout": {
        "ports": [
          "Freez/dout",
          "IF_0/Frz"
        ]
      },
      "mux_ctl": {
        "ports": [
          "xlconstant_1/dout",
          "IF_0/mux_ctl"
        ]
      },
      "xlconstant_2_dout": {
        "ports": [
          "branch_addr/dout",
          "IF_0/Branch_Address"
        ]
      },
      "clk_0_1": {
        "ports": [
          "clk_0",
          "blk_mem_gen_0/clka",
          "if_id/clk",
          "id_exe/clk",
          "ex_mem/clk",
          "mem_wb/clk",
          "status_register_0/clk",
          "Condition_Check_0/clk",
          "RegisterFile_0/clk",
          "Control_Unit_0/clk",
          "IF_0/clk"
        ]
      },
      "rst_0_1": {
        "ports": [
          "rst_0",
          "if_id/rst",
          "id_exe/rst",
          "ex_mem/rst",
          "mem_wb/rst",
          "status_register_0/rst",
          "Condition_Check_0/rst",
          "RegisterFile_0/reset",
          "Control_Unit_0/rst",
          "IF_0/rst"
        ]
      },
      "IF_0_pc_out": {
        "ports": [
          "IF_0/pc_out",
          "blk_mem_gen_0/addra",
          "if_id/in_1"
        ]
      },
      "blk_mem_gen_0_douta": {
        "ports": [
          "blk_mem_gen_0/douta",
          "if_id/in_2"
        ]
      },
      "xlconstant_3_dout": {
        "ports": [
          "xlconstant_3/dout",
          "if_id/en",
          "id_exe/en",
          "ex_mem/en",
          "mem_wb/en"
        ]
      },
      "ex_mem_out_2": {
        "ports": [
          "ex_mem/out_2",
          "mem_wb/in_2"
        ]
      },
      "ex_mem_out_1": {
        "ports": [
          "ex_mem/out_1",
          "mem_wb/in_1"
        ]
      },
      "id_exe_out_2": {
        "ports": [
          "id_exe/out_2",
          "ex_mem/in_2"
        ]
      },
      "id_exe_out_1": {
        "ports": [
          "id_exe/out_1",
          "ex_mem/in_1"
        ]
      },
      "if_id_out_1": {
        "ports": [
          "if_id/out_2",
          "slice_mode/Din",
          "slice_opc/Din",
          "slice_S/Din",
          "slice_cond/Din",
          "slice_Rn/Din",
          "slice_Rd/Din",
          "id_exe/in_2",
          "slice_Im/Din"
        ]
      },
      "xlslice_0_Dout": {
        "ports": [
          "slice_mode/Dout",
          "Control_Unit_0/Mode"
        ]
      },
      "xlslice_1_Dout": {
        "ports": [
          "slice_opc/Dout",
          "Control_Unit_0/Op_Code"
        ]
      },
      "xlslice_0_Dout1": {
        "ports": [
          "slice_S/Dout",
          "Control_Unit_0/S_In"
        ]
      },
      "slice_cond_Dout": {
        "ports": [
          "slice_cond/Dout",
          "Condition_Check_0/Cond"
        ]
      },
      "status_register_0_statusout": {
        "ports": [
          "status_register_0/statusout",
          "Condition_Check_0/SR"
        ]
      },
      "slice_Rn_Dout": {
        "ports": [
          "slice_Rn/Dout",
          "Mux_0/input1",
          "RegisterFile_0/readRegister1"
        ]
      },
      "xlslice_0_Dout2": {
        "ports": [
          "slice_Rd/Dout",
          "Mux_0/input2"
        ]
      },
      "Mux_0_out": {
        "ports": [
          "Mux_0/out",
          "RegisterFile_0/readRegister2"
        ]
      },
      "xlconstant_0_dout1": {
        "ports": [
          "xlconstant_0/dout",
          "Mux_1/input2"
        ]
      },
      "Control_Unit_0_EXE_CMD": {
        "ports": [
          "Control_Unit_0/EXE_CMD",
          "xlconcat_0/In0"
        ]
      },
      "Control_Unit_0_MEM_R_EN": {
        "ports": [
          "Control_Unit_0/MEM_R_EN",
          "xlconcat_0/In1"
        ]
      },
      "Control_Unit_0_MEM_W_EN": {
        "ports": [
          "Control_Unit_0/MEM_W_EN",
          "xlconcat_0/In2"
        ]
      },
      "Control_Unit_0_WB_EN": {
        "ports": [
          "Control_Unit_0/WB_EN",
          "xlconcat_0/In3"
        ]
      },
      "Control_Unit_0_B": {
        "ports": [
          "Control_Unit_0/B",
          "xlconcat_0/In4"
        ]
      },
      "Control_Unit_0_S_Out": {
        "ports": [
          "Control_Unit_0/S_Out",
          "xlconcat_0/In5"
        ]
      },
      "xlconcat_0_dout": {
        "ports": [
          "xlconcat_0/dout",
          "Mux_1/input1"
        ]
      },
      "Condition_Check_0_condition_met": {
        "ports": [
          "Condition_Check_0/condition_met",
          "not_gate_0/a"
        ]
      },
      "reg_write_dout": {
        "ports": [
          "reg_write/dout",
          "RegisterFile_0/regWrite"
        ]
      },
      "xlconstant_2_dout1": {
        "ports": [
          "write_register/dout",
          "RegisterFile_0/writeRegister"
        ]
      },
      "xlconstant_2_dout2": {
        "ports": [
          "write_data/dout",
          "RegisterFile_0/writeData"
        ]
      },
      "OR_Gate_0_y": {
        "ports": [
          "OR_Gate_0/y",
          "Mux_1/input3"
        ]
      },
      "not_gate_0_y": {
        "ports": [
          "not_gate_0/y",
          "OR_Gate_0/a"
        ]
      },
      "hazard_dout": {
        "ports": [
          "hazard/dout",
          "OR_Gate_0/b"
        ]
      },
      "if_id_out_2": {
        "ports": [
          "if_id/out_1",
          "id_exe/in_1"
        ]
      },
      "Mux_1_out": {
        "ports": [
          "Mux_1/out",
          "slice_exe_cmd_exe/Din",
          "slice_mem_R_En_exe/Din",
          "slice_mem_W_En_exe/Din",
          "slice_WB_En_exe/Din",
          "slice_B_Exe/Din",
          "Slice_S_exe/Din"
        ]
      },
      "slice_mem_W_En_exe_Dout": {
        "ports": [
          "slice_mem_W_En_exe/Dout",
          "OR_Gate_1/b"
        ]
      },
      "slice_mem_R_En_exe_Dout": {
        "ports": [
          "slice_mem_R_En_exe/Dout",
          "OR_Gate_1/a"
        ]
      },
      "OR_Gate_1_y": {
        "ports": [
          "OR_Gate_1/y",
          "Val2generate_1/MEM_EN"
        ]
      }
    }
  }
}