Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Mon Jul 21 10:34:54 2025
| Host         : OASIS2 running 64-bit Ubuntu 24.04.2 LTS
| Command      : report_control_sets -verbose -file top_FPMAC_Test_control_sets_placed.rpt
| Design       : top_FPMAC_Test
| Device       : xc7a100t
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    12 |
|    Minimum number of control sets                        |    12 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    34 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    12 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     4 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     6 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             356 |          123 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              62 |           25 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              76 |           34 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-----------------------------+---------------------------------------------------+------------------+----------------+--------------+
|  Clock Signal  |        Enable Signal        |                  Set/Reset Signal                 | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+-----------------------------+---------------------------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG | fsm_done_i_1_n_0            | rst_IBUF                                          |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG |                             | DUT/NormalizationShifter/ps_d1_reg_n_0_[2]        |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG |                             | DUT/RightShifterComponent/level3_d1[3]_i_1__0_n_0 |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | FSM_onehot_state[3]_i_1_n_0 | rst_IBUF                                          |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | wait_cycles[3]_i_1_n_0      | rst_IBUF                                          |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG |                             | DUT/expTentative[1]                               |                5 |              6 |         1.20 |
|  clk_IBUF_BUFG |                             | DUT/NormalizationShifter/ps_d2[4]                 |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG |                             | DUT/RightShifterComponent/Q[1]                    |                8 |             16 |         2.00 |
|  clk_IBUF_BUFG |                             | DUT/RightShifterComponent/level5_d1[15]_i_1_n_0   |                5 |             16 |         3.20 |
|  clk_IBUF_BUFG | C_internal[15]_i_1_n_0      | rst_IBUF                                          |               14 |             32 |         2.29 |
|  clk_IBUF_BUFG | index[3]_i_1_n_0            | rst_IBUF                                          |               16 |             35 |         2.19 |
|  clk_IBUF_BUFG |                             |                                                   |              123 |            403 |         3.28 |
+----------------+-----------------------------+---------------------------------------------------+------------------+----------------+--------------+


