{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 27 20:12:13 2011 " "Info: Processing started: Thu Jan 27 20:12:13 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off VGA -c VGA --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off VGA -c VGA --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_ONE_PROCESSOR" "" "Info: Only one processor detected - disabling parallel compilation" {  } {  } 0 0 "Only one processor detected - disabling parallel compilation" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "VGA.v" "" { Text "E:/Verilog/VGA_/VGA.v" 10 -1 0 } } { "d:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "vga_clk " "Info: Detected ripple clock \"vga_clk\" as buffer" {  } { { "VGA.v" "" { Text "E:/Verilog/VGA_/VGA.v" 30 -1 0 } } { "d:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "vga_clk" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clock register hcount\[1\] register vcount\[1\] 212.86 MHz 4.698 ns Internal " "Info: Clock \"clock\" has Internal fmax of 212.86 MHz between source register \"hcount\[1\]\" and destination register \"vcount\[1\]\" (period= 4.698 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.424 ns + Longest register register " "Info: + Longest register to register delay is 4.424 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns hcount\[1\] 1 REG LCFF_X30_Y15_N13 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y15_N13; Fanout = 3; REG Node = 'hcount\[1\]'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { hcount[1] } "NODE_NAME" } } { "VGA.v" "" { Text "E:/Verilog/VGA_/VGA.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.090 ns) + CELL(0.370 ns) 1.460 ns Equal0~0 2 COMB LCCOMB_X31_Y15_N8 8 " "Info: 2: + IC(1.090 ns) + CELL(0.370 ns) = 1.460 ns; Loc. = LCCOMB_X31_Y15_N8; Fanout = 8; COMB Node = 'Equal0~0'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.460 ns" { hcount[1] Equal0~0 } "NODE_NAME" } } { "VGA.v" "" { Text "E:/Verilog/VGA_/VGA.v" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.687 ns) + CELL(0.370 ns) 2.517 ns Equal0~2 3 COMB LCCOMB_X30_Y15_N8 13 " "Info: 3: + IC(0.687 ns) + CELL(0.370 ns) = 2.517 ns; Loc. = LCCOMB_X30_Y15_N8; Fanout = 13; COMB Node = 'Equal0~2'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.057 ns" { Equal0~0 Equal0~2 } "NODE_NAME" } } { "VGA.v" "" { Text "E:/Verilog/VGA_/VGA.v" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.052 ns) + CELL(0.855 ns) 4.424 ns vcount\[1\] 4 REG LCFF_X31_Y13_N9 9 " "Info: 4: + IC(1.052 ns) + CELL(0.855 ns) = 4.424 ns; Loc. = LCFF_X31_Y13_N9; Fanout = 9; REG Node = 'vcount\[1\]'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.907 ns" { Equal0~2 vcount[1] } "NODE_NAME" } } { "VGA.v" "" { Text "E:/Verilog/VGA_/VGA.v" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.595 ns ( 36.05 % ) " "Info: Total cell delay = 1.595 ns ( 36.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.829 ns ( 63.95 % ) " "Info: Total interconnect delay = 2.829 ns ( 63.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.424 ns" { hcount[1] Equal0~0 Equal0~2 vcount[1] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.424 ns" { hcount[1] {} Equal0~0 {} Equal0~2 {} vcount[1] {} } { 0.000ns 1.090ns 0.687ns 1.052ns } { 0.000ns 0.370ns 0.370ns 0.855ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.010 ns - Smallest " "Info: - Smallest clock skew is -0.010 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 5.018 ns + Shortest register " "Info: + Shortest clock path from clock \"clock\" to destination register is 5.018 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns clock 1 CLK PIN_23 1 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'clock'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "VGA.v" "" { Text "E:/Verilog/VGA_/VGA.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.522 ns) + CELL(0.970 ns) 2.632 ns vga_clk 2 REG LCFF_X1_Y9_N1 2 " "Info: 2: + IC(0.522 ns) + CELL(0.970 ns) = 2.632 ns; Loc. = LCFF_X1_Y9_N1; Fanout = 2; REG Node = 'vga_clk'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.492 ns" { clock vga_clk } "NODE_NAME" } } { "VGA.v" "" { Text "E:/Verilog/VGA_/VGA.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.805 ns) + CELL(0.000 ns) 3.437 ns vga_clk~clkctrl 3 COMB CLKCTRL_G3 29 " "Info: 3: + IC(0.805 ns) + CELL(0.000 ns) = 3.437 ns; Loc. = CLKCTRL_G3; Fanout = 29; COMB Node = 'vga_clk~clkctrl'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.805 ns" { vga_clk vga_clk~clkctrl } "NODE_NAME" } } { "VGA.v" "" { Text "E:/Verilog/VGA_/VGA.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.915 ns) + CELL(0.666 ns) 5.018 ns vcount\[1\] 4 REG LCFF_X31_Y13_N9 9 " "Info: 4: + IC(0.915 ns) + CELL(0.666 ns) = 5.018 ns; Loc. = LCFF_X31_Y13_N9; Fanout = 9; REG Node = 'vcount\[1\]'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.581 ns" { vga_clk~clkctrl vcount[1] } "NODE_NAME" } } { "VGA.v" "" { Text "E:/Verilog/VGA_/VGA.v" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.776 ns ( 55.32 % ) " "Info: Total cell delay = 2.776 ns ( 55.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.242 ns ( 44.68 % ) " "Info: Total interconnect delay = 2.242 ns ( 44.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.018 ns" { clock vga_clk vga_clk~clkctrl vcount[1] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.018 ns" { clock {} clock~combout {} vga_clk {} vga_clk~clkctrl {} vcount[1] {} } { 0.000ns 0.000ns 0.522ns 0.805ns 0.915ns } { 0.000ns 1.140ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 5.028 ns - Longest register " "Info: - Longest clock path from clock \"clock\" to source register is 5.028 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns clock 1 CLK PIN_23 1 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'clock'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "VGA.v" "" { Text "E:/Verilog/VGA_/VGA.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.522 ns) + CELL(0.970 ns) 2.632 ns vga_clk 2 REG LCFF_X1_Y9_N1 2 " "Info: 2: + IC(0.522 ns) + CELL(0.970 ns) = 2.632 ns; Loc. = LCFF_X1_Y9_N1; Fanout = 2; REG Node = 'vga_clk'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.492 ns" { clock vga_clk } "NODE_NAME" } } { "VGA.v" "" { Text "E:/Verilog/VGA_/VGA.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.805 ns) + CELL(0.000 ns) 3.437 ns vga_clk~clkctrl 3 COMB CLKCTRL_G3 29 " "Info: 3: + IC(0.805 ns) + CELL(0.000 ns) = 3.437 ns; Loc. = CLKCTRL_G3; Fanout = 29; COMB Node = 'vga_clk~clkctrl'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.805 ns" { vga_clk vga_clk~clkctrl } "NODE_NAME" } } { "VGA.v" "" { Text "E:/Verilog/VGA_/VGA.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.925 ns) + CELL(0.666 ns) 5.028 ns hcount\[1\] 4 REG LCFF_X30_Y15_N13 3 " "Info: 4: + IC(0.925 ns) + CELL(0.666 ns) = 5.028 ns; Loc. = LCFF_X30_Y15_N13; Fanout = 3; REG Node = 'hcount\[1\]'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.591 ns" { vga_clk~clkctrl hcount[1] } "NODE_NAME" } } { "VGA.v" "" { Text "E:/Verilog/VGA_/VGA.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.776 ns ( 55.21 % ) " "Info: Total cell delay = 2.776 ns ( 55.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.252 ns ( 44.79 % ) " "Info: Total interconnect delay = 2.252 ns ( 44.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.028 ns" { clock vga_clk vga_clk~clkctrl hcount[1] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.028 ns" { clock {} clock~combout {} vga_clk {} vga_clk~clkctrl {} hcount[1] {} } { 0.000ns 0.000ns 0.522ns 0.805ns 0.925ns } { 0.000ns 1.140ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.018 ns" { clock vga_clk vga_clk~clkctrl vcount[1] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.018 ns" { clock {} clock~combout {} vga_clk {} vga_clk~clkctrl {} vcount[1] {} } { 0.000ns 0.000ns 0.522ns 0.805ns 0.915ns } { 0.000ns 1.140ns 0.970ns 0.000ns 0.666ns } "" } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.028 ns" { clock vga_clk vga_clk~clkctrl hcount[1] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.028 ns" { clock {} clock~combout {} vga_clk {} vga_clk~clkctrl {} hcount[1] {} } { 0.000ns 0.000ns 0.522ns 0.805ns 0.925ns } { 0.000ns 1.140ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "VGA.v" "" { Text "E:/Verilog/VGA_/VGA.v" 49 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "VGA.v" "" { Text "E:/Verilog/VGA_/VGA.v" 58 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.424 ns" { hcount[1] Equal0~0 Equal0~2 vcount[1] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.424 ns" { hcount[1] {} Equal0~0 {} Equal0~2 {} vcount[1] {} } { 0.000ns 1.090ns 0.687ns 1.052ns } { 0.000ns 0.370ns 0.370ns 0.855ns } "" } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.018 ns" { clock vga_clk vga_clk~clkctrl vcount[1] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.018 ns" { clock {} clock~combout {} vga_clk {} vga_clk~clkctrl {} vcount[1] {} } { 0.000ns 0.000ns 0.522ns 0.805ns 0.915ns } { 0.000ns 1.140ns 0.970ns 0.000ns 0.666ns } "" } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.028 ns" { clock vga_clk vga_clk~clkctrl hcount[1] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.028 ns" { clock {} clock~combout {} vga_clk {} vga_clk~clkctrl {} hcount[1] {} } { 0.000ns 0.000ns 0.522ns 0.805ns 0.925ns } { 0.000ns 1.140ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "data\[0\] switch\[1\] clock 2.262 ns register " "Info: tsu for register \"data\[0\]\" (data pin = \"switch\[1\]\", clock pin = \"clock\") is 2.262 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.325 ns + Longest pin register " "Info: + Longest pin to register delay is 7.325 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.995 ns) 0.995 ns switch\[1\] 1 PIN PIN_145 3 " "Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_145; Fanout = 3; PIN Node = 'switch\[1\]'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { switch[1] } "NODE_NAME" } } { "VGA.v" "" { Text "E:/Verilog/VGA_/VGA.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.599 ns) + CELL(0.623 ns) 7.217 ns Mux2~0 2 COMB LCCOMB_X32_Y14_N16 1 " "Info: 2: + IC(5.599 ns) + CELL(0.623 ns) = 7.217 ns; Loc. = LCCOMB_X32_Y14_N16; Fanout = 1; COMB Node = 'Mux2~0'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.222 ns" { switch[1] Mux2~0 } "NODE_NAME" } } { "VGA.v" "" { Text "E:/Verilog/VGA_/VGA.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 7.325 ns data\[0\] 3 REG LCFF_X32_Y14_N17 1 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 7.325 ns; Loc. = LCFF_X32_Y14_N17; Fanout = 1; REG Node = 'data\[0\]'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { Mux2~0 data[0] } "NODE_NAME" } } { "VGA.v" "" { Text "E:/Verilog/VGA_/VGA.v" 86 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.726 ns ( 23.56 % ) " "Info: Total cell delay = 1.726 ns ( 23.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.599 ns ( 76.44 % ) " "Info: Total interconnect delay = 5.599 ns ( 76.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.325 ns" { switch[1] Mux2~0 data[0] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.325 ns" { switch[1] {} switch[1]~combout {} Mux2~0 {} data[0] {} } { 0.000ns 0.000ns 5.599ns 0.000ns } { 0.000ns 0.995ns 0.623ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "VGA.v" "" { Text "E:/Verilog/VGA_/VGA.v" 86 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 5.023 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to destination register is 5.023 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns clock 1 CLK PIN_23 1 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'clock'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "VGA.v" "" { Text "E:/Verilog/VGA_/VGA.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.522 ns) + CELL(0.970 ns) 2.632 ns vga_clk 2 REG LCFF_X1_Y9_N1 2 " "Info: 2: + IC(0.522 ns) + CELL(0.970 ns) = 2.632 ns; Loc. = LCFF_X1_Y9_N1; Fanout = 2; REG Node = 'vga_clk'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.492 ns" { clock vga_clk } "NODE_NAME" } } { "VGA.v" "" { Text "E:/Verilog/VGA_/VGA.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.805 ns) + CELL(0.000 ns) 3.437 ns vga_clk~clkctrl 3 COMB CLKCTRL_G3 29 " "Info: 3: + IC(0.805 ns) + CELL(0.000 ns) = 3.437 ns; Loc. = CLKCTRL_G3; Fanout = 29; COMB Node = 'vga_clk~clkctrl'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.805 ns" { vga_clk vga_clk~clkctrl } "NODE_NAME" } } { "VGA.v" "" { Text "E:/Verilog/VGA_/VGA.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.920 ns) + CELL(0.666 ns) 5.023 ns data\[0\] 4 REG LCFF_X32_Y14_N17 1 " "Info: 4: + IC(0.920 ns) + CELL(0.666 ns) = 5.023 ns; Loc. = LCFF_X32_Y14_N17; Fanout = 1; REG Node = 'data\[0\]'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.586 ns" { vga_clk~clkctrl data[0] } "NODE_NAME" } } { "VGA.v" "" { Text "E:/Verilog/VGA_/VGA.v" 86 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.776 ns ( 55.27 % ) " "Info: Total cell delay = 2.776 ns ( 55.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.247 ns ( 44.73 % ) " "Info: Total interconnect delay = 2.247 ns ( 44.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.023 ns" { clock vga_clk vga_clk~clkctrl data[0] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.023 ns" { clock {} clock~combout {} vga_clk {} vga_clk~clkctrl {} data[0] {} } { 0.000ns 0.000ns 0.522ns 0.805ns 0.920ns } { 0.000ns 1.140ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.325 ns" { switch[1] Mux2~0 data[0] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.325 ns" { switch[1] {} switch[1]~combout {} Mux2~0 {} data[0] {} } { 0.000ns 0.000ns 5.599ns 0.000ns } { 0.000ns 0.995ns 0.623ns 0.108ns } "" } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.023 ns" { clock vga_clk vga_clk~clkctrl data[0] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.023 ns" { clock {} clock~combout {} vga_clk {} vga_clk~clkctrl {} data[0] {} } { 0.000ns 0.000ns 0.522ns 0.805ns 0.920ns } { 0.000ns 1.140ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock disp_RGB\[0\] hcount\[1\] 15.540 ns register " "Info: tco from clock \"clock\" to destination pin \"disp_RGB\[0\]\" through register \"hcount\[1\]\" is 15.540 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 5.028 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to source register is 5.028 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns clock 1 CLK PIN_23 1 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'clock'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "VGA.v" "" { Text "E:/Verilog/VGA_/VGA.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.522 ns) + CELL(0.970 ns) 2.632 ns vga_clk 2 REG LCFF_X1_Y9_N1 2 " "Info: 2: + IC(0.522 ns) + CELL(0.970 ns) = 2.632 ns; Loc. = LCFF_X1_Y9_N1; Fanout = 2; REG Node = 'vga_clk'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.492 ns" { clock vga_clk } "NODE_NAME" } } { "VGA.v" "" { Text "E:/Verilog/VGA_/VGA.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.805 ns) + CELL(0.000 ns) 3.437 ns vga_clk~clkctrl 3 COMB CLKCTRL_G3 29 " "Info: 3: + IC(0.805 ns) + CELL(0.000 ns) = 3.437 ns; Loc. = CLKCTRL_G3; Fanout = 29; COMB Node = 'vga_clk~clkctrl'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.805 ns" { vga_clk vga_clk~clkctrl } "NODE_NAME" } } { "VGA.v" "" { Text "E:/Verilog/VGA_/VGA.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.925 ns) + CELL(0.666 ns) 5.028 ns hcount\[1\] 4 REG LCFF_X30_Y15_N13 3 " "Info: 4: + IC(0.925 ns) + CELL(0.666 ns) = 5.028 ns; Loc. = LCFF_X30_Y15_N13; Fanout = 3; REG Node = 'hcount\[1\]'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.591 ns" { vga_clk~clkctrl hcount[1] } "NODE_NAME" } } { "VGA.v" "" { Text "E:/Verilog/VGA_/VGA.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.776 ns ( 55.21 % ) " "Info: Total cell delay = 2.776 ns ( 55.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.252 ns ( 44.79 % ) " "Info: Total interconnect delay = 2.252 ns ( 44.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.028 ns" { clock vga_clk vga_clk~clkctrl hcount[1] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.028 ns" { clock {} clock~combout {} vga_clk {} vga_clk~clkctrl {} hcount[1] {} } { 0.000ns 0.000ns 0.522ns 0.805ns 0.925ns } { 0.000ns 1.140ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "VGA.v" "" { Text "E:/Verilog/VGA_/VGA.v" 49 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.208 ns + Longest register pin " "Info: + Longest register to pin delay is 10.208 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns hcount\[1\] 1 REG LCFF_X30_Y15_N13 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y15_N13; Fanout = 3; REG Node = 'hcount\[1\]'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { hcount[1] } "NODE_NAME" } } { "VGA.v" "" { Text "E:/Verilog/VGA_/VGA.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.090 ns) + CELL(0.370 ns) 1.460 ns Equal0~0 2 COMB LCCOMB_X31_Y15_N8 8 " "Info: 2: + IC(1.090 ns) + CELL(0.370 ns) = 1.460 ns; Loc. = LCCOMB_X31_Y15_N8; Fanout = 8; COMB Node = 'Equal0~0'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.460 ns" { hcount[1] Equal0~0 } "NODE_NAME" } } { "VGA.v" "" { Text "E:/Verilog/VGA_/VGA.v" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.784 ns) + CELL(0.202 ns) 3.446 ns LessThan1~0 3 COMB LCCOMB_X30_Y15_N0 1 " "Info: 3: + IC(1.784 ns) + CELL(0.202 ns) = 3.446 ns; Loc. = LCCOMB_X30_Y15_N0; Fanout = 1; COMB Node = 'LessThan1~0'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.986 ns" { Equal0~0 LessThan1~0 } "NODE_NAME" } } { "VGA.v" "" { Text "E:/Verilog/VGA_/VGA.v" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.350 ns) + CELL(0.206 ns) 4.002 ns dat_act~2 4 COMB LCCOMB_X30_Y15_N2 3 " "Info: 4: + IC(0.350 ns) + CELL(0.206 ns) = 4.002 ns; Loc. = LCCOMB_X30_Y15_N2; Fanout = 3; COMB Node = 'dat_act~2'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.556 ns" { LessThan1~0 dat_act~2 } "NODE_NAME" } } { "VGA.v" "" { Text "E:/Verilog/VGA_/VGA.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.130 ns) + CELL(0.614 ns) 5.746 ns disp_RGB~3 5 COMB LCCOMB_X30_Y13_N18 1 " "Info: 5: + IC(1.130 ns) + CELL(0.614 ns) = 5.746 ns; Loc. = LCCOMB_X30_Y13_N18; Fanout = 1; COMB Node = 'disp_RGB~3'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.744 ns" { dat_act~2 disp_RGB~3 } "NODE_NAME" } } { "VGA.v" "" { Text "E:/Verilog/VGA_/VGA.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.356 ns) + CELL(3.106 ns) 10.208 ns disp_RGB\[0\] 6 PIN PIN_150 0 " "Info: 6: + IC(1.356 ns) + CELL(3.106 ns) = 10.208 ns; Loc. = PIN_150; Fanout = 0; PIN Node = 'disp_RGB\[0\]'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.462 ns" { disp_RGB~3 disp_RGB[0] } "NODE_NAME" } } { "VGA.v" "" { Text "E:/Verilog/VGA_/VGA.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.498 ns ( 44.06 % ) " "Info: Total cell delay = 4.498 ns ( 44.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.710 ns ( 55.94 % ) " "Info: Total interconnect delay = 5.710 ns ( 55.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.208 ns" { hcount[1] Equal0~0 LessThan1~0 dat_act~2 disp_RGB~3 disp_RGB[0] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "10.208 ns" { hcount[1] {} Equal0~0 {} LessThan1~0 {} dat_act~2 {} disp_RGB~3 {} disp_RGB[0] {} } { 0.000ns 1.090ns 1.784ns 0.350ns 1.130ns 1.356ns } { 0.000ns 0.370ns 0.202ns 0.206ns 0.614ns 3.106ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.028 ns" { clock vga_clk vga_clk~clkctrl hcount[1] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.028 ns" { clock {} clock~combout {} vga_clk {} vga_clk~clkctrl {} hcount[1] {} } { 0.000ns 0.000ns 0.522ns 0.805ns 0.925ns } { 0.000ns 1.140ns 0.970ns 0.000ns 0.666ns } "" } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.208 ns" { hcount[1] Equal0~0 LessThan1~0 dat_act~2 disp_RGB~3 disp_RGB[0] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "10.208 ns" { hcount[1] {} Equal0~0 {} LessThan1~0 {} dat_act~2 {} disp_RGB~3 {} disp_RGB[0] {} } { 0.000ns 1.090ns 1.784ns 0.350ns 1.130ns 1.356ns } { 0.000ns 0.370ns 0.202ns 0.206ns 0.614ns 3.106ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "data\[1\] switch\[0\] clock -1.608 ns register " "Info: th for register \"data\[1\]\" (data pin = \"switch\[0\]\", clock pin = \"clock\") is -1.608 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 5.017 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 5.017 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns clock 1 CLK PIN_23 1 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'clock'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "VGA.v" "" { Text "E:/Verilog/VGA_/VGA.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.522 ns) + CELL(0.970 ns) 2.632 ns vga_clk 2 REG LCFF_X1_Y9_N1 2 " "Info: 2: + IC(0.522 ns) + CELL(0.970 ns) = 2.632 ns; Loc. = LCFF_X1_Y9_N1; Fanout = 2; REG Node = 'vga_clk'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.492 ns" { clock vga_clk } "NODE_NAME" } } { "VGA.v" "" { Text "E:/Verilog/VGA_/VGA.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.805 ns) + CELL(0.000 ns) 3.437 ns vga_clk~clkctrl 3 COMB CLKCTRL_G3 29 " "Info: 3: + IC(0.805 ns) + CELL(0.000 ns) = 3.437 ns; Loc. = CLKCTRL_G3; Fanout = 29; COMB Node = 'vga_clk~clkctrl'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.805 ns" { vga_clk vga_clk~clkctrl } "NODE_NAME" } } { "VGA.v" "" { Text "E:/Verilog/VGA_/VGA.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.914 ns) + CELL(0.666 ns) 5.017 ns data\[1\] 4 REG LCFF_X30_Y13_N13 1 " "Info: 4: + IC(0.914 ns) + CELL(0.666 ns) = 5.017 ns; Loc. = LCFF_X30_Y13_N13; Fanout = 1; REG Node = 'data\[1\]'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.580 ns" { vga_clk~clkctrl data[1] } "NODE_NAME" } } { "VGA.v" "" { Text "E:/Verilog/VGA_/VGA.v" 86 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.776 ns ( 55.33 % ) " "Info: Total cell delay = 2.776 ns ( 55.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.241 ns ( 44.67 % ) " "Info: Total interconnect delay = 2.241 ns ( 44.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.017 ns" { clock vga_clk vga_clk~clkctrl data[1] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.017 ns" { clock {} clock~combout {} vga_clk {} vga_clk~clkctrl {} data[1] {} } { 0.000ns 0.000ns 0.522ns 0.805ns 0.914ns } { 0.000ns 1.140ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "VGA.v" "" { Text "E:/Verilog/VGA_/VGA.v" 86 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.931 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.931 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.995 ns) 0.995 ns switch\[0\] 1 PIN PIN_144 3 " "Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_144; Fanout = 3; PIN Node = 'switch\[0\]'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { switch[0] } "NODE_NAME" } } { "VGA.v" "" { Text "E:/Verilog/VGA_/VGA.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.622 ns) + CELL(0.206 ns) 6.823 ns Mux1~0 2 COMB LCCOMB_X30_Y13_N12 1 " "Info: 2: + IC(5.622 ns) + CELL(0.206 ns) = 6.823 ns; Loc. = LCCOMB_X30_Y13_N12; Fanout = 1; COMB Node = 'Mux1~0'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.828 ns" { switch[0] Mux1~0 } "NODE_NAME" } } { "VGA.v" "" { Text "E:/Verilog/VGA_/VGA.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 6.931 ns data\[1\] 3 REG LCFF_X30_Y13_N13 1 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 6.931 ns; Loc. = LCFF_X30_Y13_N13; Fanout = 1; REG Node = 'data\[1\]'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { Mux1~0 data[1] } "NODE_NAME" } } { "VGA.v" "" { Text "E:/Verilog/VGA_/VGA.v" 86 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.309 ns ( 18.89 % ) " "Info: Total cell delay = 1.309 ns ( 18.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.622 ns ( 81.11 % ) " "Info: Total interconnect delay = 5.622 ns ( 81.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.931 ns" { switch[0] Mux1~0 data[1] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.931 ns" { switch[0] {} switch[0]~combout {} Mux1~0 {} data[1] {} } { 0.000ns 0.000ns 5.622ns 0.000ns } { 0.000ns 0.995ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.017 ns" { clock vga_clk vga_clk~clkctrl data[1] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.017 ns" { clock {} clock~combout {} vga_clk {} vga_clk~clkctrl {} data[1] {} } { 0.000ns 0.000ns 0.522ns 0.805ns 0.914ns } { 0.000ns 1.140ns 0.970ns 0.000ns 0.666ns } "" } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.931 ns" { switch[0] Mux1~0 data[1] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.931 ns" { switch[0] {} switch[0]~combout {} Mux1~0 {} data[1] {} } { 0.000ns 0.000ns 5.622ns 0.000ns } { 0.000ns 0.995ns 0.206ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "135 " "Info: Peak virtual memory: 135 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 27 20:12:17 2011 " "Info: Processing ended: Thu Jan 27 20:12:17 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
