TYPE,OPCODE,ENCODING,INSTRUCTIONS,OPERAND0,OPERAND1,OPERAND2,OPERAND3,OPERAND4,MODIFIER0,MODIFIER1,MODIFIER2,MODIFIER3,MODIFIER4,NOTE
DS,21,N/A,DS_ADD_F32,,,VADDR,VDATA,,OFFSET,GDS,,,,
DS,122,N/A,DS_ADD_GS_REG_RTN,VDST:B64,,VDATA,,,OFFSET,GDS,,,,
DS,121,N/A,DS_ADD_RTN_F32,VDST,,VADDR,VDATA,,OFFSET,GDS,,,,
DS,32,N/A,DS_ADD_RTN_U32,VDST,,VADDR,VDATA,,OFFSET,GDS,,,,
DS,96,N/A,DS_ADD_RTN_U64,VDST,,VADDR,VDATA,,OFFSET,GDS,,,,
DS,0,N/A,DS_ADD_U32,,,VADDR,VDATA,,OFFSET,GDS,,,,
DS,64,N/A,DS_ADD_U64,,,VADDR,VDATA,,OFFSET,GDS,,,,
DS,9,N/A,DS_AND_B32,,,VADDR,VDATA,,OFFSET,GDS,,,,
DS,73,N/A,DS_AND_B64,,,VADDR,VDATA,,OFFSET,GDS,,,,
DS,41,N/A,DS_AND_RTN_B32,VDST,,VADDR,VDATA,,OFFSET,GDS,,,,
DS,105,N/A,DS_AND_RTN_B64,VDST,,VADDR,VDATA,,OFFSET,GDS,,,,
DS,62,N/A,DS_APPEND,VDST,,,,,OFFSET,GDS,,,,
DS,179,N/A,DS_BPERMUTE_B32,VDST,,VADDR,VDATA,,OFFSET,,,,,
DS,173,N/A,DS_BVH_STACK_RTN_B32,VDST,VADDR,VDATA0,VDATA1:B128,,OFFSET,,,,,
DS,16,N/A,DS_CMPSTORE_B32,,,VADDR,VDATA0,,OFFSET,GDS,,,,
DS,80,N/A,DS_CMPSTORE_B64,,,VADDR,VDATA0,,OFFSET,GDS,,,,
DS,17,N/A,DS_CMPSTORE_F32,,,VADDR,VDATA0,,OFFSET,GDS,,,,
DS,81,N/A,DS_CMPSTORE_F64,,,VADDR,VDATA0,,OFFSET,GDS,,,,
DS,48,N/A,DS_CMPSTORE_RTN_B32,VDST,,VADDR,VDATA0,,OFFSET,GDS,,,,
DS,112,N/A,DS_CMPSTORE_RTN_B64,VDST,,VADDR,VDATA0,,OFFSET,GDS,,,,
DS,49,N/A,DS_CMPSTORE_RTN_F32,VDST,,VADDR,VDATA0,,OFFSET,GDS,,,,
DS,113,N/A,DS_CMPSTORE_RTN_F64,VDST,,VADDR,VDATA0,,OFFSET,GDS,,,,
DS,126,N/A,DS_CONDXCHG32_RTN_B64,VDST,,VADDR,VDATA,,OFFSET,GDS,,,,
DS,61,N/A,DS_CONSUME,VDST,,,,,OFFSET,GDS,,,,
DS,36,N/A,DS_DEC_RTN_U32,VDST,,VADDR,VDATA,,OFFSET,GDS,,,,
DS,100,N/A,DS_DEC_RTN_U64,VDST,,VADDR,VDATA,,OFFSET,GDS,,,,
DS,4,N/A,DS_DEC_U32,,,VADDR,VDATA,,OFFSET,GDS,,,,
DS,68,N/A,DS_DEC_U64,,,VADDR,VDATA,,OFFSET,GDS,,,,
DS,N/A,N/A,DS_GWS_BARRIER,,,VDATA,,,OFFSET,GDS,,,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
DS,N/A,N/A,DS_GWS_INIT,,,VDATA,,,OFFSET,GDS,,,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
DS,N/A,N/A,DS_GWS_SEMA_BR,,,VDATA,,,OFFSET,GDS,,,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
DS,N/A,N/A,DS_GWS_SEMA_P,,,,,,OFFSET,GDS,,,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
DS,N/A,N/A,DS_GWS_SEMA_RELEASE_ALL,,,,,,OFFSET,GDS,,,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
DS,N/A,N/A,DS_GWS_SEMA_V,,,,,,OFFSET,GDS,,,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
DS,35,N/A,DS_INC_RTN_U32,VDST,,VADDR,VDATA,,OFFSET,GDS,,,,
DS,99,N/A,DS_INC_RTN_U64,VDST,,VADDR,VDATA,,OFFSET,GDS,,,,
DS,3,N/A,DS_INC_U32,,,VADDR,VDATA,,OFFSET,GDS,,,,
DS,67,N/A,DS_INC_U64,,,VADDR,VDATA,,OFFSET,GDS,,,,
DS,55,N/A,DS_LOAD_2ADDR_B32,VDST:B64,,VADDR,,,OFFSET0,OFFSET1,GDS,,,
DS,119,N/A,DS_LOAD_2ADDR_B64,VDST:B128,,VADDR,,,OFFSET0,OFFSET1,GDS,,,
DS,56,N/A,DS_LOAD_2ADDR_STRIDE64_B32,VDST:B64,,VADDR,,,OFFSET0,OFFSET1,GDS,,,
DS,120,N/A,DS_LOAD_2ADDR_STRIDE64_B64,VDST:B128,,VADDR,,,OFFSET0,OFFSET1,GDS,,,
DS,177,N/A,DS_LOAD_ADDTID_B32,VDST,,,,,OFFSET,,,,,
DS,255,N/A,DS_LOAD_B128,VDST,,VADDR,,,OFFSET,GDS,,,,
DS,54,N/A,DS_LOAD_B32,VDST,,VADDR,,,OFFSET,GDS,,,,
DS,118,N/A,DS_LOAD_B64,VDST,,VADDR,,,OFFSET,GDS,,,,
DS,254,N/A,DS_LOAD_B96,VDST,,VADDR,,,OFFSET,GDS,,,,
DS,59,N/A,DS_LOAD_I16,VDST,,VADDR,,,OFFSET,GDS,,,,
DS,57,N/A,DS_LOAD_I8,VDST,,VADDR,,,OFFSET,GDS,,,,
DS,164,N/A,DS_LOAD_I8_D16,VDST,,VADDR,,,OFFSET,GDS,,,,
DS,165,N/A,DS_LOAD_I8_D16_HI,VDST,,VADDR,,,OFFSET,GDS,,,,
DS,60,N/A,DS_LOAD_U16,VDST,,VADDR,,,OFFSET,GDS,,,,
DS,166,N/A,DS_LOAD_U16_D16,VDST,,VADDR,,,OFFSET,GDS,,,,
DS,167,N/A,DS_LOAD_U16_D16_HI,VDST,,VADDR,,,OFFSET,GDS,,,,
DS,58,N/A,DS_LOAD_U8,VDST,,VADDR,,,OFFSET,GDS,,,,
DS,162,N/A,DS_LOAD_U8_D16,VDST,,VADDR,,,OFFSET,GDS,,,,
DS,163,N/A,DS_LOAD_U8_D16_HI,VDST,,VADDR,,,OFFSET,GDS,,,,
DS,19,N/A,DS_MAX_F32,,,VADDR,VDATA,,OFFSET,GDS,,,,
DS,83,N/A,DS_MAX_F64,,,VADDR,VDATA,,OFFSET,GDS,,,,
DS,6,N/A,DS_MAX_I32,,,VADDR,VDATA,,OFFSET,GDS,,,,
DS,70,N/A,DS_MAX_I64,,,VADDR,VDATA,,OFFSET,GDS,,,,
DS,51,N/A,DS_MAX_RTN_F32,VDST,,VADDR,VDATA,,OFFSET,GDS,,,,
DS,115,N/A,DS_MAX_RTN_F64,VDST,,VADDR,VDATA,,OFFSET,GDS,,,,
DS,38,N/A,DS_MAX_RTN_I32,VDST,,VADDR,VDATA,,OFFSET,GDS,,,,
DS,102,N/A,DS_MAX_RTN_I64,VDST,,VADDR,VDATA,,OFFSET,GDS,,,,
DS,40,N/A,DS_MAX_RTN_U32,VDST,,VADDR,VDATA,,OFFSET,GDS,,,,
DS,104,N/A,DS_MAX_RTN_U64,VDST,,VADDR,VDATA,,OFFSET,GDS,,,,
DS,8,N/A,DS_MAX_U32,,,VADDR,VDATA,,OFFSET,GDS,,,,
DS,72,N/A,DS_MAX_U64,,,VADDR,VDATA,,OFFSET,GDS,,,,
DS,18,N/A,DS_MIN_F32,,,VADDR,VDATA,,OFFSET,GDS,,,,
DS,82,N/A,DS_MIN_F64,,,VADDR,VDATA,,OFFSET,GDS,,,,
DS,5,N/A,DS_MIN_I32,,,VADDR,VDATA,,OFFSET,GDS,,,,
DS,69,N/A,DS_MIN_I64,,,VADDR,VDATA,,OFFSET,GDS,,,,
DS,50,N/A,DS_MIN_RTN_F32,VDST,,VADDR,VDATA,,OFFSET,GDS,,,,
DS,114,N/A,DS_MIN_RTN_F64,VDST,,VADDR,VDATA,,OFFSET,GDS,,,,
DS,37,N/A,DS_MIN_RTN_I32,VDST,,VADDR,VDATA,,OFFSET,GDS,,,,
DS,101,N/A,DS_MIN_RTN_I64,VDST,,VADDR,VDATA,,OFFSET,GDS,,,,
DS,39,N/A,DS_MIN_RTN_U32,VDST,,VADDR,VDATA,,OFFSET,GDS,,,,
DS,103,N/A,DS_MIN_RTN_U64,VDST,,VADDR,VDATA,,OFFSET,GDS,,,,
DS,7,N/A,DS_MIN_U32,,,VADDR,VDATA,,OFFSET,GDS,,,,
DS,71,N/A,DS_MIN_U64,,,VADDR,VDATA,,OFFSET,GDS,,,,
DS,12,N/A,DS_MSKOR_B32,,,VADDR,VDATA0,,OFFSET,GDS,,,,
DS,76,N/A,DS_MSKOR_B64,,,VADDR,VDATA0,,OFFSET,GDS,,,,
DS,44,N/A,DS_MSKOR_RTN_B32,VDST,,VADDR,VDATA0,,OFFSET,GDS,,,,
DS,108,N/A,DS_MSKOR_RTN_B64,VDST,,VADDR,VDATA0,,OFFSET,GDS,,,,
DS,20,N/A,DS_NOP,,,,,,,,,,,
DS,10,N/A,DS_OR_B32,,,VADDR,VDATA,,OFFSET,GDS,,,,
DS,74,N/A,DS_OR_B64,,,VADDR,VDATA,,OFFSET,GDS,,,,
DS,42,N/A,DS_OR_RTN_B32,VDST,,VADDR,VDATA,,OFFSET,GDS,,,,
DS,106,N/A,DS_OR_RTN_B64,VDST,,VADDR,VDATA,,OFFSET,GDS,,,,
DS,63,N/A,DS_ORDERED_COUNT,VDST,,VADDR,,,OFFSET,GDS,,,,
DS,178,N/A,DS_PERMUTE_B32,VDST,,VADDR,VDATA,,OFFSET,,,,,
DS,N/A,N/A,DS_READ2_B32,VDST:B64,,VADDR,,,OFFSET0,OFFSET1,GDS,,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
DS,N/A,N/A,DS_READ2_B64,VDST:B128,,VADDR,,,OFFSET0,OFFSET1,GDS,,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
DS,N/A,N/A,DS_READ2ST64_B32,VDST:B64,,VADDR,,,OFFSET0,OFFSET1,GDS,,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
DS,N/A,N/A,DS_READ2ST64_B64,VDST:B128,,VADDR,,,OFFSET0,OFFSET1,GDS,,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
DS,N/A,N/A,DS_READ_ADDTID_B32,VDST,,,,,OFFSET,,,,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
DS,N/A,N/A,DS_READ_B128,VDST,,VADDR,,,OFFSET,GDS,,,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
DS,N/A,N/A,DS_READ_B32,VDST,,VADDR,,,OFFSET,GDS,,,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
DS,N/A,N/A,DS_READ_B64,VDST,,VADDR,,,OFFSET,GDS,,,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
DS,N/A,N/A,DS_READ_B96,VDST,,VADDR,,,OFFSET,GDS,,,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
DS,N/A,N/A,DS_READ_I16,VDST,,VADDR,,,OFFSET,GDS,,,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
DS,N/A,N/A,DS_READ_I8,VDST,,VADDR,,,OFFSET,GDS,,,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
DS,N/A,N/A,DS_READ_I8_D16,VDST,,VADDR,,,OFFSET,GDS,,,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
DS,N/A,N/A,DS_READ_I8_D16_HI,VDST,,VADDR,,,OFFSET,GDS,,,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
DS,N/A,N/A,DS_READ_U16,VDST,,VADDR,,,OFFSET,GDS,,,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
DS,N/A,N/A,DS_READ_U16_D16,VDST,,VADDR,,,OFFSET,GDS,,,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
DS,N/A,N/A,DS_READ_U16_D16_HI,VDST,,VADDR,,,OFFSET,GDS,,,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
DS,N/A,N/A,DS_READ_U8,VDST,,VADDR,,,OFFSET,GDS,,,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
DS,N/A,N/A,DS_READ_U8_D16,VDST,,VADDR,,,OFFSET,GDS,,,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
DS,N/A,N/A,DS_READ_U8_D16_HI,VDST,,VADDR,,,OFFSET,GDS,,,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
DS,34,N/A,DS_RSUB_RTN_U32,VDST,,VADDR,VDATA,,OFFSET,GDS,,,,
DS,98,N/A,DS_RSUB_RTN_U64,VDST,,VADDR,VDATA,,OFFSET,GDS,,,,
DS,2,N/A,DS_RSUB_U32,,,VADDR,VDATA,,OFFSET,GDS,,,,
DS,66,N/A,DS_RSUB_U64,,,VADDR,VDATA,,OFFSET,GDS,,,,
DS,14,N/A,DS_STORE_2ADDR_B32,,,VADDR,VDATA0,,OFFSET0,OFFSET1,GDS,,,
DS,78,N/A,DS_STORE_2ADDR_B64,,,VADDR,VDATA0,,OFFSET0,OFFSET1,GDS,,,
DS,15,N/A,DS_STORE_2ADDR_STRIDE64_B32,,,VADDR,VDATA0,,OFFSET0,OFFSET1,GDS,,,
DS,79,N/A,DS_STORE_2ADDR_STRIDE64_B64,,,VADDR,VDATA0,,OFFSET0,OFFSET1,GDS,,,
DS,176,N/A,DS_STORE_ADDTID_B32,,,VDATA,,,OFFSET,,,,,
DS,223,N/A,DS_STORE_B128,,,VADDR,VDATA,,OFFSET,GDS,,,,
DS,31,N/A,DS_STORE_B16,,,VADDR,VDATA,,OFFSET,GDS,,,,
DS,161,N/A,DS_STORE_B16_D16_HI,,,VADDR,VDATA,,OFFSET,GDS,,,,
DS,13,N/A,DS_STORE_B32,,,VADDR,VDATA,,OFFSET,GDS,,,,
DS,77,N/A,DS_STORE_B64,,,VADDR,VDATA,,OFFSET,GDS,,,,
DS,30,N/A,DS_STORE_B8,,,VADDR,VDATA,,OFFSET,GDS,,,,
DS,160,N/A,DS_STORE_B8_D16_HI,,,VADDR,VDATA,,OFFSET,GDS,,,,
DS,222,N/A,DS_STORE_B96,,,VADDR,VDATA,,OFFSET,GDS,,,,
DS,46,N/A,DS_STOREXCHG_2ADDR_RTN_B32,VDST:B64,,VADDR,VDATA0,,OFFSET0,OFFSET1,GDS,,,
DS,110,N/A,DS_STOREXCHG_2ADDR_RTN_B64,VDST:B128,,VADDR,VDATA0,,OFFSET0,OFFSET1,GDS,,,
DS,47,N/A,DS_STOREXCHG_2ADDR_STRIDE64_RTN_B32,VDST:B64,,VADDR,VDATA0,,OFFSET0,OFFSET1,GDS,,,
DS,111,N/A,DS_STOREXCHG_2ADDR_STRIDE64_RTN_B64,VDST:B128,,VADDR,VDATA0,,OFFSET0,OFFSET1,GDS,,,
DS,45,N/A,DS_STOREXCHG_RTN_B32,VDST,,VADDR,VDATA,,OFFSET,GDS,,,,
DS,109,N/A,DS_STOREXCHG_RTN_B64,VDST,,VADDR,VDATA,,OFFSET,GDS,,,,
DS,123,N/A,DS_SUB_GS_REG_RTN,VDST:B64,,VDATA,,,OFFSET,GDS,,,,
DS,33,N/A,DS_SUB_RTN_U32,VDST,,VADDR,VDATA,,OFFSET,GDS,,,,
DS,97,N/A,DS_SUB_RTN_U64,VDST,,VADDR,VDATA,,OFFSET,GDS,,,,
DS,1,N/A,DS_SUB_U32,,,VADDR,VDATA,,OFFSET,GDS,,,,
DS,65,N/A,DS_SUB_U64,,,VADDR,VDATA,,OFFSET,GDS,,,,
DS,53,N/A,DS_SWIZZLE_B32,VDST,,VADDR,,,PATTERN,,,,,
DS,52,N/A,DS_WRAP_RTN_B32,VDST,,VADDR,VDATA0,,OFFSET,GDS,,,,
DS,N/A,N/A,DS_WRITE2_B32,,,VADDR,VDATA0,,OFFSET0,OFFSET1,GDS,,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
DS,N/A,N/A,DS_WRITE2_B64,,,VADDR,VDATA0,,OFFSET0,OFFSET1,GDS,,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
DS,N/A,N/A,DS_WRITE2ST64_B32,,,VADDR,VDATA0,,OFFSET0,OFFSET1,GDS,,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
DS,N/A,N/A,DS_WRITE2ST64_B64,,,VADDR,VDATA0,,OFFSET0,OFFSET1,GDS,,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
DS,N/A,N/A,DS_WRITE_ADDTID_B32,,,VDATA,,,OFFSET,,,,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
DS,N/A,N/A,DS_WRITE_B128,,,VADDR,VDATA,,OFFSET,GDS,,,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
DS,N/A,N/A,DS_WRITE_B16,,,VADDR,VDATA,,OFFSET,GDS,,,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
DS,N/A,N/A,DS_WRITE_B16_D16_HI,,,VADDR,VDATA,,OFFSET,GDS,,,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
DS,N/A,N/A,DS_WRITE_B32,,,VADDR,VDATA,,OFFSET,GDS,,,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
DS,N/A,N/A,DS_WRITE_B64,,,VADDR,VDATA,,OFFSET,GDS,,,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
DS,N/A,N/A,DS_WRITE_B8,,,VADDR,VDATA,,OFFSET,GDS,,,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
DS,N/A,N/A,DS_WRITE_B8_D16_HI,,,VADDR,VDATA,,OFFSET,GDS,,,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
DS,N/A,N/A,DS_WRITE_B96,,,VADDR,VDATA,,OFFSET,GDS,,,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
DS,N/A,N/A,DS_WRXCHG2_RTN_B32,VDST:B64,,VADDR,VDATA0,,OFFSET0,OFFSET1,GDS,,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
DS,N/A,N/A,DS_WRXCHG2_RTN_B64,VDST:B128,,VADDR,VDATA0,,OFFSET0,OFFSET1,GDS,,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
DS,N/A,N/A,DS_WRXCHG2ST64_RTN_B32,VDST:B64,,VADDR,VDATA0,,OFFSET0,OFFSET1,GDS,,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
DS,N/A,N/A,DS_WRXCHG2ST64_RTN_B64,VDST:B128,,VADDR,VDATA0,,OFFSET0,OFFSET1,GDS,,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
DS,N/A,N/A,DS_WRXCHG_RTN_B32,VDST,,VADDR,VDATA,,OFFSET,GDS,,,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
DS,N/A,N/A,DS_WRXCHG_RTN_B64,VDST,,VADDR,VDATA,,OFFSET,GDS,,,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
DS,11,N/A,DS_XOR_B32,,,VADDR,VDATA,,OFFSET,GDS,,,,
DS,75,N/A,DS_XOR_B64,,,VADDR,VDATA,,OFFSET,GDS,,,,
DS,43,N/A,DS_XOR_RTN_B32,VDST,,VADDR,VDATA,,OFFSET,GDS,,,,
DS,107,N/A,DS_XOR_RTN_B64,VDST,,VADDR,VDATA,,OFFSET,GDS,,,,
EXP,N/A,N/A,EXP,TGT,VSRC0,VSRC1,VSRC2,,DONE,ROW_EN,,,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
FLAT,N/A,N/A,FLAT_ATOMIC_ADD,VDST:OPT,VADDR,VDATA,,,OFFSET12,GLC,SLC,DLC,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
FLAT,86,N/A,FLAT_ATOMIC_ADD_F32,VDST:OPT,VADDR,VDATA,,,OFFSET12,GLC,SLC,DLC,,
FLAT,53,N/A,FLAT_ATOMIC_ADD_U32,VDST:OPT,VADDR,VDATA,,,OFFSET12,GLC,SLC,DLC,,
FLAT,67,N/A,FLAT_ATOMIC_ADD_U64,VDST:OPT,VADDR,VDATA,,,OFFSET12,GLC,SLC,DLC,,
FLAT,N/A,N/A,FLAT_ATOMIC_ADD_X2,VDST:OPT,VADDR,VDATA,,,OFFSET12,GLC,SLC,DLC,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
FLAT,N/A,N/A,FLAT_ATOMIC_AND,VDST:OPT,VADDR,VDATA,,,OFFSET12,GLC,SLC,DLC,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
FLAT,60,N/A,FLAT_ATOMIC_AND_B32,VDST:OPT,VADDR,VDATA,,,OFFSET12,GLC,SLC,DLC,,
FLAT,73,N/A,FLAT_ATOMIC_AND_B64,VDST:OPT,VADDR,VDATA,,,OFFSET12,GLC,SLC,DLC,,
FLAT,N/A,N/A,FLAT_ATOMIC_AND_X2,VDST:OPT,VADDR,VDATA,,,OFFSET12,GLC,SLC,DLC,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
FLAT,N/A,N/A,FLAT_ATOMIC_CMPSWAP,VDST:OPT,VADDR,VDATA:B32X2,,,OFFSET12,GLC,SLC,DLC,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
FLAT,52,N/A,FLAT_ATOMIC_CMPSWAP_B32,VDST:OPT,VADDR,VDATA:B32X2,,,OFFSET12,GLC,SLC,DLC,,
FLAT,66,N/A,FLAT_ATOMIC_CMPSWAP_B64,VDST:OPT,VADDR,VDATA:B64X2,,,OFFSET12,GLC,SLC,DLC,,
FLAT,80,N/A,FLAT_ATOMIC_CMPSWAP_F32,VDST:OPT,VADDR,VDATA:F32X2,,,OFFSET12,GLC,SLC,DLC,,
FLAT,N/A,N/A,FLAT_ATOMIC_CMPSWAP_X2,VDST:OPT,VADDR,VDATA:B64X2,,,OFFSET12,GLC,SLC,DLC,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
FLAT,N/A,N/A,FLAT_ATOMIC_DEC,VDST:OPT,VADDR,VDATA,,,OFFSET12,GLC,SLC,DLC,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
FLAT,64,N/A,FLAT_ATOMIC_DEC_U32,VDST:OPT,VADDR,VDATA,,,OFFSET12,GLC,SLC,DLC,,
FLAT,77,N/A,FLAT_ATOMIC_DEC_U64,VDST:OPT,VADDR,VDATA,,,OFFSET12,GLC,SLC,DLC,,
FLAT,N/A,N/A,FLAT_ATOMIC_DEC_X2,VDST:OPT,VADDR,VDATA,,,OFFSET12,GLC,SLC,DLC,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
FLAT,N/A,N/A,FLAT_ATOMIC_INC,VDST:OPT,VADDR,VDATA,,,OFFSET12,GLC,SLC,DLC,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
FLAT,63,N/A,FLAT_ATOMIC_INC_U32,VDST:OPT,VADDR,VDATA,,,OFFSET12,GLC,SLC,DLC,,
FLAT,76,N/A,FLAT_ATOMIC_INC_U64,VDST:OPT,VADDR,VDATA,,,OFFSET12,GLC,SLC,DLC,,
FLAT,N/A,N/A,FLAT_ATOMIC_INC_X2,VDST:OPT,VADDR,VDATA,,,OFFSET12,GLC,SLC,DLC,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
FLAT,82,N/A,FLAT_ATOMIC_MAX_F32,VDST:OPT,VADDR,VDATA,,,OFFSET12,GLC,SLC,DLC,,
FLAT,58,N/A,FLAT_ATOMIC_MAX_I32,VDST:OPT,VADDR,VDATA,,,OFFSET12,GLC,SLC,DLC,,
FLAT,71,N/A,FLAT_ATOMIC_MAX_I64,VDST:OPT,VADDR,VDATA,,,OFFSET12,GLC,SLC,DLC,,
FLAT,59,N/A,FLAT_ATOMIC_MAX_U32,VDST:OPT,VADDR,VDATA,,,OFFSET12,GLC,SLC,DLC,,
FLAT,72,N/A,FLAT_ATOMIC_MAX_U64,VDST:OPT,VADDR,VDATA,,,OFFSET12,GLC,SLC,DLC,,
FLAT,81,N/A,FLAT_ATOMIC_MIN_F32,VDST:OPT,VADDR,VDATA,,,OFFSET12,GLC,SLC,DLC,,
FLAT,56,N/A,FLAT_ATOMIC_MIN_I32,VDST:OPT,VADDR,VDATA,,,OFFSET12,GLC,SLC,DLC,,
FLAT,69,N/A,FLAT_ATOMIC_MIN_I64,VDST:OPT,VADDR,VDATA,,,OFFSET12,GLC,SLC,DLC,,
FLAT,57,N/A,FLAT_ATOMIC_MIN_U32,VDST:OPT,VADDR,VDATA,,,OFFSET12,GLC,SLC,DLC,,
FLAT,70,N/A,FLAT_ATOMIC_MIN_U64,VDST:OPT,VADDR,VDATA,,,OFFSET12,GLC,SLC,DLC,,
FLAT,N/A,N/A,FLAT_ATOMIC_OR,VDST:OPT,VADDR,VDATA,,,OFFSET12,GLC,SLC,DLC,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
FLAT,61,N/A,FLAT_ATOMIC_OR_B32,VDST:OPT,VADDR,VDATA,,,OFFSET12,GLC,SLC,DLC,,
FLAT,74,N/A,FLAT_ATOMIC_OR_B64,VDST:OPT,VADDR,VDATA,,,OFFSET12,GLC,SLC,DLC,,
FLAT,N/A,N/A,FLAT_ATOMIC_OR_X2,VDST:OPT,VADDR,VDATA,,,OFFSET12,GLC,SLC,DLC,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
FLAT,N/A,N/A,FLAT_ATOMIC_SMAX,VDST:OPT,VADDR,VDATA,,,OFFSET12,GLC,SLC,DLC,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
FLAT,N/A,N/A,FLAT_ATOMIC_SMAX_X2,VDST:OPT,VADDR,VDATA,,,OFFSET12,GLC,SLC,DLC,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
FLAT,N/A,N/A,FLAT_ATOMIC_SMIN,VDST:OPT,VADDR,VDATA,,,OFFSET12,GLC,SLC,DLC,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
FLAT,N/A,N/A,FLAT_ATOMIC_SMIN_X2,VDST:OPT,VADDR,VDATA,,,OFFSET12,GLC,SLC,DLC,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
FLAT,N/A,N/A,FLAT_ATOMIC_SUB,VDST:OPT,VADDR,VDATA,,,OFFSET12,GLC,SLC,DLC,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
FLAT,54,N/A,FLAT_ATOMIC_SUB_U32,VDST:OPT,VADDR,VDATA,,,OFFSET12,GLC,SLC,DLC,,
FLAT,68,N/A,FLAT_ATOMIC_SUB_U64,VDST:OPT,VADDR,VDATA,,,OFFSET12,GLC,SLC,DLC,,
FLAT,N/A,N/A,FLAT_ATOMIC_SUB_X2,VDST:OPT,VADDR,VDATA,,,OFFSET12,GLC,SLC,DLC,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
FLAT,N/A,N/A,FLAT_ATOMIC_SWAP,VDST:OPT,VADDR,VDATA,,,OFFSET12,GLC,SLC,DLC,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
FLAT,51,N/A,FLAT_ATOMIC_SWAP_B32,VDST:OPT,VADDR,VDATA,,,OFFSET12,GLC,SLC,DLC,,
FLAT,65,N/A,FLAT_ATOMIC_SWAP_B64,VDST:OPT,VADDR,VDATA,,,OFFSET12,GLC,SLC,DLC,,
FLAT,N/A,N/A,FLAT_ATOMIC_SWAP_X2,VDST:OPT,VADDR,VDATA,,,OFFSET12,GLC,SLC,DLC,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
FLAT,N/A,N/A,FLAT_ATOMIC_UMAX,VDST:OPT,VADDR,VDATA,,,OFFSET12,GLC,SLC,DLC,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
FLAT,N/A,N/A,FLAT_ATOMIC_UMAX_X2,VDST:OPT,VADDR,VDATA,,,OFFSET12,GLC,SLC,DLC,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
FLAT,N/A,N/A,FLAT_ATOMIC_UMIN,VDST:OPT,VADDR,VDATA,,,OFFSET12,GLC,SLC,DLC,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
FLAT,N/A,N/A,FLAT_ATOMIC_UMIN_X2,VDST:OPT,VADDR,VDATA,,,OFFSET12,GLC,SLC,DLC,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
FLAT,N/A,N/A,FLAT_ATOMIC_XOR,VDST:OPT,VADDR,VDATA,,,OFFSET12,GLC,SLC,DLC,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
FLAT,62,N/A,FLAT_ATOMIC_XOR_B32,VDST:OPT,VADDR,VDATA,,,OFFSET12,GLC,SLC,DLC,,
FLAT,75,N/A,FLAT_ATOMIC_XOR_B64,VDST:OPT,VADDR,VDATA,,,OFFSET12,GLC,SLC,DLC,,
FLAT,N/A,N/A,FLAT_ATOMIC_XOR_X2,VDST:OPT,VADDR,VDATA,,,OFFSET12,GLC,SLC,DLC,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
FLAT,23,N/A,FLAT_LOAD_B128,VDST,VADDR,,,,OFFSET12,GLC,SLC,DLC,,
FLAT,20,N/A,FLAT_LOAD_B32,VDST,VADDR,,,,OFFSET12,GLC,SLC,DLC,,
FLAT,21,N/A,FLAT_LOAD_B64,VDST,VADDR,,,,OFFSET12,GLC,SLC,DLC,,
FLAT,22,N/A,FLAT_LOAD_B96,VDST,VADDR,,,,OFFSET12,GLC,SLC,DLC,,
FLAT,32,N/A,FLAT_LOAD_D16_B16,VDST,VADDR,,,,OFFSET12,GLC,SLC,DLC,,
FLAT,35,N/A,FLAT_LOAD_D16_HI_B16,VDST,VADDR,,,,OFFSET12,GLC,SLC,DLC,,
FLAT,34,N/A,FLAT_LOAD_D16_HI_I8,VDST,VADDR,,,,OFFSET12,GLC,SLC,DLC,,
FLAT,33,N/A,FLAT_LOAD_D16_HI_U8,VDST,VADDR,,,,OFFSET12,GLC,SLC,DLC,,
FLAT,31,N/A,FLAT_LOAD_D16_I8,VDST,VADDR,,,,OFFSET12,GLC,SLC,DLC,,
FLAT,30,N/A,FLAT_LOAD_D16_U8,VDST,VADDR,,,,OFFSET12,GLC,SLC,DLC,,
FLAT,N/A,N/A,FLAT_LOAD_DWORD,VDST,VADDR,,,,OFFSET12,GLC,SLC,DLC,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
FLAT,N/A,N/A,FLAT_LOAD_DWORDX2,VDST,VADDR,,,,OFFSET12,GLC,SLC,DLC,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
FLAT,N/A,N/A,FLAT_LOAD_DWORDX3,VDST,VADDR,,,,OFFSET12,GLC,SLC,DLC,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
FLAT,N/A,N/A,FLAT_LOAD_DWORDX4,VDST,VADDR,,,,OFFSET12,GLC,SLC,DLC,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
FLAT,19,N/A,FLAT_LOAD_I16,VDST,VADDR,,,,OFFSET12,GLC,SLC,DLC,,
FLAT,17,N/A,FLAT_LOAD_I8,VDST,VADDR,,,,OFFSET12,GLC,SLC,DLC,,
FLAT,N/A,N/A,FLAT_LOAD_SBYTE,VDST,VADDR,,,,OFFSET12,GLC,SLC,DLC,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
FLAT,N/A,N/A,FLAT_LOAD_SSHORT,VDST,VADDR,,,,OFFSET12,GLC,SLC,DLC,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
FLAT,18,N/A,FLAT_LOAD_U16,VDST,VADDR,,,,OFFSET12,GLC,SLC,DLC,,
FLAT,16,N/A,FLAT_LOAD_U8,VDST,VADDR,,,,OFFSET12,GLC,SLC,DLC,,
FLAT,N/A,N/A,FLAT_LOAD_UBYTE,VDST,VADDR,,,,OFFSET12,GLC,SLC,DLC,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
FLAT,N/A,N/A,FLAT_LOAD_USHORT,VDST,VADDR,,,,OFFSET12,GLC,SLC,DLC,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
FLAT,29,N/A,FLAT_STORE_B128,,VADDR,VDATA,,,OFFSET12,GLC,SLC,DLC,,
FLAT,25,N/A,FLAT_STORE_B16,,VADDR,VDATA,,,OFFSET12,GLC,SLC,DLC,,
FLAT,26,N/A,FLAT_STORE_B32,,VADDR,VDATA,,,OFFSET12,GLC,SLC,DLC,,
FLAT,27,N/A,FLAT_STORE_B64,,VADDR,VDATA,,,OFFSET12,GLC,SLC,DLC,,
FLAT,24,N/A,FLAT_STORE_B8,,VADDR,VDATA,,,OFFSET12,GLC,SLC,DLC,,
FLAT,28,N/A,FLAT_STORE_B96,,VADDR,VDATA,,,OFFSET12,GLC,SLC,DLC,,
FLAT,N/A,N/A,FLAT_STORE_BYTE,,VADDR,VDATA,,,OFFSET12,GLC,SLC,DLC,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
FLAT,37,N/A,FLAT_STORE_D16_HI_B16,,VADDR,VDATA,,,OFFSET12,GLC,SLC,DLC,,
FLAT,36,N/A,FLAT_STORE_D16_HI_B8,,VADDR,VDATA,,,OFFSET12,GLC,SLC,DLC,,
FLAT,N/A,N/A,FLAT_STORE_DWORD,,VADDR,VDATA,,,OFFSET12,GLC,SLC,DLC,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
FLAT,N/A,N/A,FLAT_STORE_DWORDX2,,VADDR,VDATA,,,OFFSET12,GLC,SLC,DLC,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
FLAT,N/A,N/A,FLAT_STORE_DWORDX3,,VADDR,VDATA,,,OFFSET12,GLC,SLC,DLC,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
FLAT,N/A,N/A,FLAT_STORE_DWORDX4,,VADDR,VDATA,,,OFFSET12,GLC,SLC,DLC,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
FLAT,N/A,N/A,FLAT_STORE_SHORT,,VADDR,VDATA,,,OFFSET12,GLC,SLC,DLC,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
FLAT,N/A,N/A,GLOBAL_ATOMIC_ADD,VDST:OPT,VADDR,VDATA,SADDR,,OFFSET13S,GLC,SLC,DLC,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
FLAT,86,N/A,GLOBAL_ATOMIC_ADD_F32,VDST:OPT,VADDR,VDATA,SADDR,,OFFSET13S,GLC,SLC,DLC,,
FLAT,53,N/A,GLOBAL_ATOMIC_ADD_U32,VDST:OPT,VADDR,VDATA,SADDR,,OFFSET13S,GLC,SLC,DLC,,
FLAT,67,N/A,GLOBAL_ATOMIC_ADD_U64,VDST:OPT,VADDR,VDATA,SADDR,,OFFSET13S,GLC,SLC,DLC,,
FLAT,N/A,N/A,GLOBAL_ATOMIC_ADD_X2,VDST:OPT,VADDR,VDATA,SADDR,,OFFSET13S,GLC,SLC,DLC,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
FLAT,N/A,N/A,GLOBAL_ATOMIC_AND,VDST:OPT,VADDR,VDATA,SADDR,,OFFSET13S,GLC,SLC,DLC,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
FLAT,60,N/A,GLOBAL_ATOMIC_AND_B32,VDST:OPT,VADDR,VDATA,SADDR,,OFFSET13S,GLC,SLC,DLC,,
FLAT,73,N/A,GLOBAL_ATOMIC_AND_B64,VDST:OPT,VADDR,VDATA,SADDR,,OFFSET13S,GLC,SLC,DLC,,
FLAT,N/A,N/A,GLOBAL_ATOMIC_AND_X2,VDST:OPT,VADDR,VDATA,SADDR,,OFFSET13S,GLC,SLC,DLC,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
FLAT,N/A,N/A,GLOBAL_ATOMIC_CMPSWAP,VDST:OPT,VADDR,VDATA:B32X2,SADDR,,OFFSET13S,GLC,SLC,DLC,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
FLAT,52,N/A,GLOBAL_ATOMIC_CMPSWAP_B32,VDST:OPT,VADDR,VDATA:B32X2,SADDR,,OFFSET13S,GLC,SLC,DLC,,
FLAT,66,N/A,GLOBAL_ATOMIC_CMPSWAP_B64,VDST:OPT,VADDR,VDATA:B64X2,SADDR,,OFFSET13S,GLC,SLC,DLC,,
FLAT,80,N/A,GLOBAL_ATOMIC_CMPSWAP_F32,VDST:OPT,VADDR,VDATA:F32X2,SADDR,,OFFSET13S,GLC,SLC,DLC,,
FLAT,N/A,N/A,GLOBAL_ATOMIC_CMPSWAP_X2,VDST:OPT,VADDR,VDATA:B64X2,SADDR,,OFFSET13S,GLC,SLC,DLC,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
FLAT,55,N/A,GLOBAL_ATOMIC_CSUB_U32,VDST:OPT,VADDR,VDATA,SADDR,,OFFSET13S,GLC,SLC,DLC,,
FLAT,N/A,N/A,GLOBAL_ATOMIC_DEC,VDST:OPT,VADDR,VDATA,SADDR,,OFFSET13S,GLC,SLC,DLC,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
FLAT,64,N/A,GLOBAL_ATOMIC_DEC_U32,VDST:OPT,VADDR,VDATA,SADDR,,OFFSET13S,GLC,SLC,DLC,,
FLAT,77,N/A,GLOBAL_ATOMIC_DEC_U64,VDST:OPT,VADDR,VDATA,SADDR,,OFFSET13S,GLC,SLC,DLC,,
FLAT,N/A,N/A,GLOBAL_ATOMIC_DEC_X2,VDST:OPT,VADDR,VDATA,SADDR,,OFFSET13S,GLC,SLC,DLC,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
FLAT,N/A,N/A,GLOBAL_ATOMIC_INC,VDST:OPT,VADDR,VDATA,SADDR,,OFFSET13S,GLC,SLC,DLC,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
FLAT,63,N/A,GLOBAL_ATOMIC_INC_U32,VDST:OPT,VADDR,VDATA,SADDR,,OFFSET13S,GLC,SLC,DLC,,
FLAT,76,N/A,GLOBAL_ATOMIC_INC_U64,VDST:OPT,VADDR,VDATA,SADDR,,OFFSET13S,GLC,SLC,DLC,,
FLAT,N/A,N/A,GLOBAL_ATOMIC_INC_X2,VDST:OPT,VADDR,VDATA,SADDR,,OFFSET13S,GLC,SLC,DLC,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
FLAT,82,N/A,GLOBAL_ATOMIC_MAX_F32,VDST:OPT,VADDR,VDATA,SADDR,,OFFSET13S,GLC,SLC,DLC,,
FLAT,58,N/A,GLOBAL_ATOMIC_MAX_I32,VDST:OPT,VADDR,VDATA,SADDR,,OFFSET13S,GLC,SLC,DLC,,
FLAT,71,N/A,GLOBAL_ATOMIC_MAX_I64,VDST:OPT,VADDR,VDATA,SADDR,,OFFSET13S,GLC,SLC,DLC,,
FLAT,59,N/A,GLOBAL_ATOMIC_MAX_U32,VDST:OPT,VADDR,VDATA,SADDR,,OFFSET13S,GLC,SLC,DLC,,
FLAT,72,N/A,GLOBAL_ATOMIC_MAX_U64,VDST:OPT,VADDR,VDATA,SADDR,,OFFSET13S,GLC,SLC,DLC,,
FLAT,81,N/A,GLOBAL_ATOMIC_MIN_F32,VDST:OPT,VADDR,VDATA,SADDR,,OFFSET13S,GLC,SLC,DLC,,
FLAT,56,N/A,GLOBAL_ATOMIC_MIN_I32,VDST:OPT,VADDR,VDATA,SADDR,,OFFSET13S,GLC,SLC,DLC,,
FLAT,69,N/A,GLOBAL_ATOMIC_MIN_I64,VDST:OPT,VADDR,VDATA,SADDR,,OFFSET13S,GLC,SLC,DLC,,
FLAT,57,N/A,GLOBAL_ATOMIC_MIN_U32,VDST:OPT,VADDR,VDATA,SADDR,,OFFSET13S,GLC,SLC,DLC,,
FLAT,70,N/A,GLOBAL_ATOMIC_MIN_U64,VDST:OPT,VADDR,VDATA,SADDR,,OFFSET13S,GLC,SLC,DLC,,
FLAT,N/A,N/A,GLOBAL_ATOMIC_OR,VDST:OPT,VADDR,VDATA,SADDR,,OFFSET13S,GLC,SLC,DLC,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
FLAT,61,N/A,GLOBAL_ATOMIC_OR_B32,VDST:OPT,VADDR,VDATA,SADDR,,OFFSET13S,GLC,SLC,DLC,,
FLAT,74,N/A,GLOBAL_ATOMIC_OR_B64,VDST:OPT,VADDR,VDATA,SADDR,,OFFSET13S,GLC,SLC,DLC,,
FLAT,N/A,N/A,GLOBAL_ATOMIC_OR_X2,VDST:OPT,VADDR,VDATA,SADDR,,OFFSET13S,GLC,SLC,DLC,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
FLAT,N/A,N/A,GLOBAL_ATOMIC_SMAX,VDST:OPT,VADDR,VDATA,SADDR,,OFFSET13S,GLC,SLC,DLC,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
FLAT,N/A,N/A,GLOBAL_ATOMIC_SMAX_X2,VDST:OPT,VADDR,VDATA,SADDR,,OFFSET13S,GLC,SLC,DLC,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
FLAT,N/A,N/A,GLOBAL_ATOMIC_SMIN,VDST:OPT,VADDR,VDATA,SADDR,,OFFSET13S,GLC,SLC,DLC,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
FLAT,N/A,N/A,GLOBAL_ATOMIC_SMIN_X2,VDST:OPT,VADDR,VDATA,SADDR,,OFFSET13S,GLC,SLC,DLC,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
FLAT,N/A,N/A,GLOBAL_ATOMIC_SUB,VDST:OPT,VADDR,VDATA,SADDR,,OFFSET13S,GLC,SLC,DLC,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
FLAT,54,N/A,GLOBAL_ATOMIC_SUB_U32,VDST:OPT,VADDR,VDATA,SADDR,,OFFSET13S,GLC,SLC,DLC,,
FLAT,68,N/A,GLOBAL_ATOMIC_SUB_U64,VDST:OPT,VADDR,VDATA,SADDR,,OFFSET13S,GLC,SLC,DLC,,
FLAT,N/A,N/A,GLOBAL_ATOMIC_SUB_X2,VDST:OPT,VADDR,VDATA,SADDR,,OFFSET13S,GLC,SLC,DLC,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
FLAT,N/A,N/A,GLOBAL_ATOMIC_SWAP,VDST:OPT,VADDR,VDATA,SADDR,,OFFSET13S,GLC,SLC,DLC,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
FLAT,51,N/A,GLOBAL_ATOMIC_SWAP_B32,VDST:OPT,VADDR,VDATA,SADDR,,OFFSET13S,GLC,SLC,DLC,,
FLAT,65,N/A,GLOBAL_ATOMIC_SWAP_B64,VDST:OPT,VADDR,VDATA,SADDR,,OFFSET13S,GLC,SLC,DLC,,
FLAT,N/A,N/A,GLOBAL_ATOMIC_SWAP_X2,VDST:OPT,VADDR,VDATA,SADDR,,OFFSET13S,GLC,SLC,DLC,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
FLAT,N/A,N/A,GLOBAL_ATOMIC_UMAX,VDST:OPT,VADDR,VDATA,SADDR,,OFFSET13S,GLC,SLC,DLC,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
FLAT,N/A,N/A,GLOBAL_ATOMIC_UMAX_X2,VDST:OPT,VADDR,VDATA,SADDR,,OFFSET13S,GLC,SLC,DLC,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
FLAT,N/A,N/A,GLOBAL_ATOMIC_UMIN,VDST:OPT,VADDR,VDATA,SADDR,,OFFSET13S,GLC,SLC,DLC,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
FLAT,N/A,N/A,GLOBAL_ATOMIC_UMIN_X2,VDST:OPT,VADDR,VDATA,SADDR,,OFFSET13S,GLC,SLC,DLC,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
FLAT,N/A,N/A,GLOBAL_ATOMIC_XOR,VDST:OPT,VADDR,VDATA,SADDR,,OFFSET13S,GLC,SLC,DLC,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
FLAT,62,N/A,GLOBAL_ATOMIC_XOR_B32,VDST:OPT,VADDR,VDATA,SADDR,,OFFSET13S,GLC,SLC,DLC,,
FLAT,75,N/A,GLOBAL_ATOMIC_XOR_B64,VDST:OPT,VADDR,VDATA,SADDR,,OFFSET13S,GLC,SLC,DLC,,
FLAT,N/A,N/A,GLOBAL_ATOMIC_XOR_X2,VDST:OPT,VADDR,VDATA,SADDR,,OFFSET13S,GLC,SLC,DLC,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
FLAT,40,N/A,GLOBAL_LOAD_ADDTID_B32,VDST,SADDR,,,,OFFSET13S,GLC,SLC,DLC,,
FLAT,23,N/A,GLOBAL_LOAD_B128,VDST,VADDR,SADDR,,,OFFSET13S,GLC,SLC,DLC,,
FLAT,20,N/A,GLOBAL_LOAD_B32,VDST,VADDR,SADDR,,,OFFSET13S,GLC,SLC,DLC,,
FLAT,21,N/A,GLOBAL_LOAD_B64,VDST,VADDR,SADDR,,,OFFSET13S,GLC,SLC,DLC,,
FLAT,22,N/A,GLOBAL_LOAD_B96,VDST,VADDR,SADDR,,,OFFSET13S,GLC,SLC,DLC,,
FLAT,32,N/A,GLOBAL_LOAD_D16_B16,VDST,VADDR,SADDR,,,OFFSET13S,GLC,SLC,DLC,,
FLAT,35,N/A,GLOBAL_LOAD_D16_HI_B16,VDST,VADDR,SADDR,,,OFFSET13S,GLC,SLC,DLC,,
FLAT,34,N/A,GLOBAL_LOAD_D16_HI_I8,VDST,VADDR,SADDR,,,OFFSET13S,GLC,SLC,DLC,,
FLAT,33,N/A,GLOBAL_LOAD_D16_HI_U8,VDST,VADDR,SADDR,,,OFFSET13S,GLC,SLC,DLC,,
FLAT,31,N/A,GLOBAL_LOAD_D16_I8,VDST,VADDR,SADDR,,,OFFSET13S,GLC,SLC,DLC,,
FLAT,30,N/A,GLOBAL_LOAD_D16_U8,VDST,VADDR,SADDR,,,OFFSET13S,GLC,SLC,DLC,,
FLAT,N/A,N/A,GLOBAL_LOAD_DWORD,VDST,VADDR,SADDR,,,OFFSET13S,GLC,SLC,DLC,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
FLAT,N/A,N/A,GLOBAL_LOAD_DWORDX2,VDST,VADDR,SADDR,,,OFFSET13S,GLC,SLC,DLC,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
FLAT,N/A,N/A,GLOBAL_LOAD_DWORDX3,VDST,VADDR,SADDR,,,OFFSET13S,GLC,SLC,DLC,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
FLAT,N/A,N/A,GLOBAL_LOAD_DWORDX4,VDST,VADDR,SADDR,,,OFFSET13S,GLC,SLC,DLC,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
FLAT,19,N/A,GLOBAL_LOAD_I16,VDST,VADDR,SADDR,,,OFFSET13S,GLC,SLC,DLC,,
FLAT,17,N/A,GLOBAL_LOAD_I8,VDST,VADDR,SADDR,,,OFFSET13S,GLC,SLC,DLC,,
FLAT,N/A,N/A,GLOBAL_LOAD_SBYTE,VDST,VADDR,SADDR,,,OFFSET13S,GLC,SLC,DLC,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
FLAT,N/A,N/A,GLOBAL_LOAD_SSHORT,VDST,VADDR,SADDR,,,OFFSET13S,GLC,SLC,DLC,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
FLAT,18,N/A,GLOBAL_LOAD_U16,VDST,VADDR,SADDR,,,OFFSET13S,GLC,SLC,DLC,,
FLAT,16,N/A,GLOBAL_LOAD_U8,VDST,VADDR,SADDR,,,OFFSET13S,GLC,SLC,DLC,,
FLAT,N/A,N/A,GLOBAL_LOAD_UBYTE,VDST,VADDR,SADDR,,,OFFSET13S,GLC,SLC,DLC,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
FLAT,N/A,N/A,GLOBAL_LOAD_USHORT,VDST,VADDR,SADDR,,,OFFSET13S,GLC,SLC,DLC,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
FLAT,41,N/A,GLOBAL_STORE_ADDTID_B32,,VDATA,SADDR,,,OFFSET13S,GLC,SLC,DLC,,
FLAT,29,N/A,GLOBAL_STORE_B128,,VADDR,VDATA,SADDR,,OFFSET13S,GLC,SLC,DLC,,
FLAT,25,N/A,GLOBAL_STORE_B16,,VADDR,VDATA,SADDR,,OFFSET13S,GLC,SLC,DLC,,
FLAT,26,N/A,GLOBAL_STORE_B32,,VADDR,VDATA,SADDR,,OFFSET13S,GLC,SLC,DLC,,
FLAT,27,N/A,GLOBAL_STORE_B64,,VADDR,VDATA,SADDR,,OFFSET13S,GLC,SLC,DLC,,
FLAT,24,N/A,GLOBAL_STORE_B8,,VADDR,VDATA,SADDR,,OFFSET13S,GLC,SLC,DLC,,
FLAT,28,N/A,GLOBAL_STORE_B96,,VADDR,VDATA,SADDR,,OFFSET13S,GLC,SLC,DLC,,
FLAT,N/A,N/A,GLOBAL_STORE_BYTE,,VADDR,VDATA,SADDR,,OFFSET13S,GLC,SLC,DLC,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
FLAT,37,N/A,GLOBAL_STORE_D16_HI_B16,,VADDR,VDATA,SADDR,,OFFSET13S,GLC,SLC,DLC,,
FLAT,36,N/A,GLOBAL_STORE_D16_HI_B8,,VADDR,VDATA,SADDR,,OFFSET13S,GLC,SLC,DLC,,
FLAT,N/A,N/A,GLOBAL_STORE_DWORD,,VADDR,VDATA,SADDR,,OFFSET13S,GLC,SLC,DLC,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
FLAT,N/A,N/A,GLOBAL_STORE_DWORDX2,,VADDR,VDATA,SADDR,,OFFSET13S,GLC,SLC,DLC,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
FLAT,N/A,N/A,GLOBAL_STORE_DWORDX3,,VADDR,VDATA,SADDR,,OFFSET13S,GLC,SLC,DLC,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
FLAT,N/A,N/A,GLOBAL_STORE_DWORDX4,,VADDR,VDATA,SADDR,,OFFSET13S,GLC,SLC,DLC,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
FLAT,N/A,N/A,GLOBAL_STORE_SHORT,,VADDR,VDATA,SADDR,,OFFSET13S,GLC,SLC,DLC,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
FLAT,23,N/A,SCRATCH_LOAD_B128,VDST,VADDR,SADDR,,,OFFSET13S,GLC,SLC,DLC,,
FLAT,20,N/A,SCRATCH_LOAD_B32,VDST,VADDR,SADDR,,,OFFSET13S,GLC,SLC,DLC,,
FLAT,21,N/A,SCRATCH_LOAD_B64,VDST,VADDR,SADDR,,,OFFSET13S,GLC,SLC,DLC,,
FLAT,22,N/A,SCRATCH_LOAD_B96,VDST,VADDR,SADDR,,,OFFSET13S,GLC,SLC,DLC,,
FLAT,32,N/A,SCRATCH_LOAD_D16_B16,VDST,VADDR,SADDR,,,OFFSET13S,GLC,SLC,DLC,,
FLAT,35,N/A,SCRATCH_LOAD_D16_HI_B16,VDST,VADDR,SADDR,,,OFFSET13S,GLC,SLC,DLC,,
FLAT,34,N/A,SCRATCH_LOAD_D16_HI_I8,VDST,VADDR,SADDR,,,OFFSET13S,GLC,SLC,DLC,,
FLAT,33,N/A,SCRATCH_LOAD_D16_HI_U8,VDST,VADDR,SADDR,,,OFFSET13S,GLC,SLC,DLC,,
FLAT,31,N/A,SCRATCH_LOAD_D16_I8,VDST,VADDR,SADDR,,,OFFSET13S,GLC,SLC,DLC,,
FLAT,30,N/A,SCRATCH_LOAD_D16_U8,VDST,VADDR,SADDR,,,OFFSET13S,GLC,SLC,DLC,,
FLAT,N/A,N/A,SCRATCH_LOAD_DWORD,VDST,VADDR,SADDR,,,OFFSET13S,GLC,SLC,DLC,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
FLAT,N/A,N/A,SCRATCH_LOAD_DWORDX2,VDST,VADDR,SADDR,,,OFFSET13S,GLC,SLC,DLC,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
FLAT,N/A,N/A,SCRATCH_LOAD_DWORDX3,VDST,VADDR,SADDR,,,OFFSET13S,GLC,SLC,DLC,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
FLAT,N/A,N/A,SCRATCH_LOAD_DWORDX4,VDST,VADDR,SADDR,,,OFFSET13S,GLC,SLC,DLC,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
FLAT,19,N/A,SCRATCH_LOAD_I16,VDST,VADDR,SADDR,,,OFFSET13S,GLC,SLC,DLC,,
FLAT,17,N/A,SCRATCH_LOAD_I8,VDST,VADDR,SADDR,,,OFFSET13S,GLC,SLC,DLC,,
FLAT,N/A,N/A,SCRATCH_LOAD_SBYTE,VDST,VADDR,SADDR,,,OFFSET13S,GLC,SLC,DLC,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
FLAT,N/A,N/A,SCRATCH_LOAD_SSHORT,VDST,VADDR,SADDR,,,OFFSET13S,GLC,SLC,DLC,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
FLAT,18,N/A,SCRATCH_LOAD_U16,VDST,VADDR,SADDR,,,OFFSET13S,GLC,SLC,DLC,,
FLAT,16,N/A,SCRATCH_LOAD_U8,VDST,VADDR,SADDR,,,OFFSET13S,GLC,SLC,DLC,,
FLAT,N/A,N/A,SCRATCH_LOAD_UBYTE,VDST,VADDR,SADDR,,,OFFSET13S,GLC,SLC,DLC,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
FLAT,N/A,N/A,SCRATCH_LOAD_USHORT,VDST,VADDR,SADDR,,,OFFSET13S,GLC,SLC,DLC,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
FLAT,29,N/A,SCRATCH_STORE_B128,,VADDR,VDATA,SADDR,,OFFSET13S,GLC,SLC,DLC,,
FLAT,25,N/A,SCRATCH_STORE_B16,,VADDR,VDATA,SADDR,,OFFSET13S,GLC,SLC,DLC,,
FLAT,26,N/A,SCRATCH_STORE_B32,,VADDR,VDATA,SADDR,,OFFSET13S,GLC,SLC,DLC,,
FLAT,27,N/A,SCRATCH_STORE_B64,,VADDR,VDATA,SADDR,,OFFSET13S,GLC,SLC,DLC,,
FLAT,24,N/A,SCRATCH_STORE_B8,,VADDR,VDATA,SADDR,,OFFSET13S,GLC,SLC,DLC,,
FLAT,28,N/A,SCRATCH_STORE_B96,,VADDR,VDATA,SADDR,,OFFSET13S,GLC,SLC,DLC,,
FLAT,N/A,N/A,SCRATCH_STORE_BYTE,,VADDR,VDATA,SADDR,,OFFSET13S,GLC,SLC,DLC,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
FLAT,37,N/A,SCRATCH_STORE_D16_HI_B16,,VADDR,VDATA,SADDR,,OFFSET13S,GLC,SLC,DLC,,
FLAT,36,N/A,SCRATCH_STORE_D16_HI_B8,,VADDR,VDATA,SADDR,,OFFSET13S,GLC,SLC,DLC,,
FLAT,N/A,N/A,SCRATCH_STORE_DWORD,,VADDR,VDATA,SADDR,,OFFSET13S,GLC,SLC,DLC,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
FLAT,N/A,N/A,SCRATCH_STORE_DWORDX2,,VADDR,VDATA,SADDR,,OFFSET13S,GLC,SLC,DLC,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
FLAT,N/A,N/A,SCRATCH_STORE_DWORDX3,,VADDR,VDATA,SADDR,,OFFSET13S,GLC,SLC,DLC,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
FLAT,N/A,N/A,SCRATCH_STORE_DWORDX4,,VADDR,VDATA,SADDR,,OFFSET13S,GLC,SLC,DLC,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
FLAT,N/A,N/A,SCRATCH_STORE_SHORT,,VADDR,VDATA,SADDR,,OFFSET13S,GLC,SLC,DLC,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
LDSDIR,0,N/A,LDS_DIRECT_LOAD,VDST,,,,,WAIT_VDST,,,,,
LDSDIR,1,N/A,LDS_PARAM_LOAD,VDST,ATTR,,,,WAIT_VDST,,,,,
MIMG,12,N/A,IMAGE_ATOMIC_ADD,,VDATA:DST,VADDR,SRSRC,,DMASK,DIM,UNORM,GLC,,
MIMG,18,N/A,IMAGE_ATOMIC_AND,,VDATA:DST,VADDR,SRSRC,,DMASK,DIM,UNORM,GLC,,
MIMG,11,N/A,IMAGE_ATOMIC_CMPSWAP,,VDATA:DST,VADDR,SRSRC,,DMASK,DIM,UNORM,GLC,,
MIMG,22,N/A,IMAGE_ATOMIC_DEC,,VDATA:DST,VADDR,SRSRC,,DMASK,DIM,UNORM,GLC,,
MIMG,21,N/A,IMAGE_ATOMIC_INC,,VDATA:DST,VADDR,SRSRC,,DMASK,DIM,UNORM,GLC,,
MIMG,19,N/A,IMAGE_ATOMIC_OR,,VDATA:DST,VADDR,SRSRC,,DMASK,DIM,UNORM,GLC,,
MIMG,16,N/A,IMAGE_ATOMIC_SMAX,,VDATA:DST,VADDR,SRSRC,,DMASK,DIM,UNORM,GLC,,
MIMG,14,N/A,IMAGE_ATOMIC_SMIN,,VDATA:DST,VADDR,SRSRC,,DMASK,DIM,UNORM,GLC,,
MIMG,13,N/A,IMAGE_ATOMIC_SUB,,VDATA:DST,VADDR,SRSRC,,DMASK,DIM,UNORM,GLC,,
MIMG,10,N/A,IMAGE_ATOMIC_SWAP,,VDATA:DST,VADDR,SRSRC,,DMASK,DIM,UNORM,GLC,,
MIMG,17,N/A,IMAGE_ATOMIC_UMAX,,VDATA:DST,VADDR,SRSRC,,DMASK,DIM,UNORM,GLC,,
MIMG,15,N/A,IMAGE_ATOMIC_UMIN,,VDATA:DST,VADDR,SRSRC,,DMASK,DIM,UNORM,GLC,,
MIMG,20,N/A,IMAGE_ATOMIC_XOR,,VDATA:DST,VADDR,SRSRC,,DMASK,DIM,UNORM,GLC,,
MIMG,26,N/A,IMAGE_BVH64_INTERSECT_RAY,VDST,VADDR,SRSRC,,,A16,,,,,
MIMG,25,N/A,IMAGE_BVH_INTERSECT_RAY,VDST,VADDR,SRSRC,,,A16,,,,,
MIMG,47,N/A,IMAGE_GATHER4,VDST,VADDR,SRSRC,SSAMP,,DMASK,DIM,UNORM,GLC,,
MIMG,49,N/A,IMAGE_GATHER4_B,VDST,VADDR,SRSRC,SSAMP,,DMASK,DIM,UNORM,GLC,,
MIMG,97,N/A,IMAGE_GATHER4_B_CL,VDST,VADDR,SRSRC,SSAMP,,DMASK,DIM,UNORM,GLC,,
MIMG,51,N/A,IMAGE_GATHER4_C,VDST,VADDR,SRSRC,SSAMP,,DMASK,DIM,UNORM,GLC,,
MIMG,100,N/A,IMAGE_GATHER4_C_B,VDST,VADDR,SRSRC,SSAMP,,DMASK,DIM,UNORM,GLC,,
MIMG,101,N/A,IMAGE_GATHER4_C_B_CL,VDST,VADDR,SRSRC,SSAMP,,DMASK,DIM,UNORM,GLC,,
MIMG,98,N/A,IMAGE_GATHER4_C_CL,VDST,VADDR,SRSRC,SSAMP,,DMASK,DIM,UNORM,GLC,,
MIMG,99,N/A,IMAGE_GATHER4_C_L,VDST,VADDR,SRSRC,SSAMP,,DMASK,DIM,UNORM,GLC,,
MIMG,52,N/A,IMAGE_GATHER4_C_LZ,VDST,VADDR,SRSRC,SSAMP,,DMASK,DIM,UNORM,GLC,,
MIMG,55,N/A,IMAGE_GATHER4_C_LZ_O,VDST,VADDR,SRSRC,SSAMP,,DMASK,DIM,UNORM,GLC,,
MIMG,96,N/A,IMAGE_GATHER4_CL,VDST,VADDR,SRSRC,SSAMP,,DMASK,DIM,UNORM,GLC,,
MIMG,48,N/A,IMAGE_GATHER4_L,VDST,VADDR,SRSRC,SSAMP,,DMASK,DIM,UNORM,GLC,,
MIMG,50,N/A,IMAGE_GATHER4_LZ,VDST,VADDR,SRSRC,SSAMP,,DMASK,DIM,UNORM,GLC,,
MIMG,54,N/A,IMAGE_GATHER4_LZ_O,VDST,VADDR,SRSRC,SSAMP,,DMASK,DIM,UNORM,GLC,,
MIMG,53,N/A,IMAGE_GATHER4_O,VDST,VADDR,SRSRC,SSAMP,,DMASK,DIM,UNORM,GLC,,
MIMG,144,N/A,IMAGE_GATHER4H,VDST,VADDR,SRSRC,SSAMP,,DMASK,DIM,UNORM,GLC,,
MIMG,56,N/A,IMAGE_GET_LOD,VDST,VADDR,SRSRC,SSAMP,,DMASK,DIM,UNORM,GLC,,
MIMG,23,N/A,IMAGE_GET_RESINFO,VDST,VADDR,SRSRC,,,DMASK,DIM,UNORM,GLC,,
MIMG,0,N/A,IMAGE_LOAD,VDST,VADDR,SRSRC,,,DMASK,DIM,UNORM,GLC,,
MIMG,1,N/A,IMAGE_LOAD_MIP,VDST,VADDR,SRSRC,,,DMASK,DIM,UNORM,GLC,,
MIMG,4,N/A,IMAGE_LOAD_MIP_PCK,VDST,VADDR,SRSRC,,,DMASK,DIM,UNORM,GLC,,
MIMG,5,N/A,IMAGE_LOAD_MIP_PCK_SGN,VDST,VADDR,SRSRC,,,DMASK,DIM,UNORM,GLC,,
MIMG,2,N/A,IMAGE_LOAD_PCK,VDST,VADDR,SRSRC,,,DMASK,DIM,UNORM,GLC,,
MIMG,3,N/A,IMAGE_LOAD_PCK_SGN,VDST,VADDR,SRSRC,,,DMASK,DIM,UNORM,GLC,,
MIMG,24,N/A,IMAGE_MSAA_LOAD,VDST,VADDR,SRSRC,,,DMASK,DIM,UNORM,GLC,,
MIMG,27,N/A,IMAGE_SAMPLE,VDST,VADDR,SRSRC,SSAMP,,DMASK,DIM,UNORM,GLC,,
MIMG,30,N/A,IMAGE_SAMPLE_B,VDST,VADDR,SRSRC,SSAMP,,DMASK,DIM,UNORM,GLC,,
MIMG,66,N/A,IMAGE_SAMPLE_B_CL,VDST,VADDR,SRSRC,SSAMP,,DMASK,DIM,UNORM,GLC,,
MIMG,72,N/A,IMAGE_SAMPLE_B_CL_O,VDST,VADDR,SRSRC,SSAMP,,DMASK,DIM,UNORM,GLC,,
MIMG,40,N/A,IMAGE_SAMPLE_B_O,VDST,VADDR,SRSRC,SSAMP,,DMASK,DIM,UNORM,GLC,,
MIMG,32,N/A,IMAGE_SAMPLE_C,VDST,VADDR,SRSRC,SSAMP,,DMASK,DIM,UNORM,GLC,,
MIMG,35,N/A,IMAGE_SAMPLE_C_B,VDST,VADDR,SRSRC,SSAMP,,DMASK,DIM,UNORM,GLC,,
MIMG,69,N/A,IMAGE_SAMPLE_C_B_CL,VDST,VADDR,SRSRC,SSAMP,,DMASK,DIM,UNORM,GLC,,
MIMG,75,N/A,IMAGE_SAMPLE_C_B_CL_O,VDST,VADDR,SRSRC,SSAMP,,DMASK,DIM,UNORM,GLC,,
MIMG,45,N/A,IMAGE_SAMPLE_C_B_O,VDST,VADDR,SRSRC,SSAMP,,DMASK,DIM,UNORM,GLC,,
MIMG,67,N/A,IMAGE_SAMPLE_C_CL,VDST,VADDR,SRSRC,SSAMP,,DMASK,DIM,UNORM,GLC,,
MIMG,73,N/A,IMAGE_SAMPLE_C_CL_O,VDST,VADDR,SRSRC,SSAMP,,DMASK,DIM,UNORM,GLC,,
MIMG,33,N/A,IMAGE_SAMPLE_C_D,VDST,VADDR,SRSRC,SSAMP,,DMASK,DIM,UNORM,GLC,,
MIMG,68,N/A,IMAGE_SAMPLE_C_D_CL,VDST,VADDR,SRSRC,SSAMP,,DMASK,DIM,UNORM,GLC,,
MIMG,84,N/A,IMAGE_SAMPLE_C_D_CL_G16,VDST,VADDR,SRSRC,SSAMP,,DMASK,DIM,UNORM,GLC,,
MIMG,74,N/A,IMAGE_SAMPLE_C_D_CL_O,VDST,VADDR,SRSRC,SSAMP,,DMASK,DIM,UNORM,GLC,,
MIMG,86,N/A,IMAGE_SAMPLE_C_D_CL_O_G16,VDST,VADDR,SRSRC,SSAMP,,DMASK,DIM,UNORM,GLC,,
MIMG,58,N/A,IMAGE_SAMPLE_C_D_G16,VDST,VADDR,SRSRC,SSAMP,,DMASK,DIM,UNORM,GLC,,
MIMG,43,N/A,IMAGE_SAMPLE_C_D_O,VDST,VADDR,SRSRC,SSAMP,,DMASK,DIM,UNORM,GLC,,
MIMG,60,N/A,IMAGE_SAMPLE_C_D_O_G16,VDST,VADDR,SRSRC,SSAMP,,DMASK,DIM,UNORM,GLC,,
MIMG,34,N/A,IMAGE_SAMPLE_C_L,VDST,VADDR,SRSRC,SSAMP,,DMASK,DIM,UNORM,GLC,,
MIMG,44,N/A,IMAGE_SAMPLE_C_L_O,VDST,VADDR,SRSRC,SSAMP,,DMASK,DIM,UNORM,GLC,,
MIMG,36,N/A,IMAGE_SAMPLE_C_LZ,VDST,VADDR,SRSRC,SSAMP,,DMASK,DIM,UNORM,GLC,,
MIMG,46,N/A,IMAGE_SAMPLE_C_LZ_O,VDST,VADDR,SRSRC,SSAMP,,DMASK,DIM,UNORM,GLC,,
MIMG,42,N/A,IMAGE_SAMPLE_C_O,VDST,VADDR,SRSRC,SSAMP,,DMASK,DIM,UNORM,GLC,,
MIMG,64,N/A,IMAGE_SAMPLE_CL,VDST,VADDR,SRSRC,SSAMP,,DMASK,DIM,UNORM,GLC,,
MIMG,70,N/A,IMAGE_SAMPLE_CL_O,VDST,VADDR,SRSRC,SSAMP,,DMASK,DIM,UNORM,GLC,,
MIMG,28,N/A,IMAGE_SAMPLE_D,VDST,VADDR,SRSRC,SSAMP,,DMASK,DIM,UNORM,GLC,,
MIMG,65,N/A,IMAGE_SAMPLE_D_CL,VDST,VADDR,SRSRC,SSAMP,,DMASK,DIM,UNORM,GLC,,
MIMG,95,N/A,IMAGE_SAMPLE_D_CL_G16,VDST,VADDR,SRSRC,SSAMP,,DMASK,DIM,UNORM,GLC,,
MIMG,71,N/A,IMAGE_SAMPLE_D_CL_O,VDST,VADDR,SRSRC,SSAMP,,DMASK,DIM,UNORM,GLC,,
MIMG,85,N/A,IMAGE_SAMPLE_D_CL_O_G16,VDST,VADDR,SRSRC,SSAMP,,DMASK,DIM,UNORM,GLC,,
MIMG,57,N/A,IMAGE_SAMPLE_D_G16,VDST,VADDR,SRSRC,SSAMP,,DMASK,DIM,UNORM,GLC,,
MIMG,38,N/A,IMAGE_SAMPLE_D_O,VDST,VADDR,SRSRC,SSAMP,,DMASK,DIM,UNORM,GLC,,
MIMG,59,N/A,IMAGE_SAMPLE_D_O_G16,VDST,VADDR,SRSRC,SSAMP,,DMASK,DIM,UNORM,GLC,,
MIMG,29,N/A,IMAGE_SAMPLE_L,VDST,VADDR,SRSRC,SSAMP,,DMASK,DIM,UNORM,GLC,,
MIMG,39,N/A,IMAGE_SAMPLE_L_O,VDST,VADDR,SRSRC,SSAMP,,DMASK,DIM,UNORM,GLC,,
MIMG,31,N/A,IMAGE_SAMPLE_LZ,VDST,VADDR,SRSRC,SSAMP,,DMASK,DIM,UNORM,GLC,,
MIMG,41,N/A,IMAGE_SAMPLE_LZ_O,VDST,VADDR,SRSRC,SSAMP,,DMASK,DIM,UNORM,GLC,,
MIMG,37,N/A,IMAGE_SAMPLE_O,VDST,VADDR,SRSRC,SSAMP,,DMASK,DIM,UNORM,GLC,,
MIMG,6,N/A,IMAGE_STORE,,VDATA,VADDR,SRSRC,,DMASK,DIM,UNORM,GLC,,
MIMG,7,N/A,IMAGE_STORE_MIP,,VDATA,VADDR,SRSRC,,DMASK,DIM,UNORM,GLC,,
MIMG,9,N/A,IMAGE_STORE_MIP_PCK,,VDATA,VADDR,SRSRC,,DMASK,DIM,UNORM,GLC,,
MIMG,8,N/A,IMAGE_STORE_PCK,,VDATA,VADDR,SRSRC,,DMASK,DIM,UNORM,GLC,,
MTBUF,8,N/A,TBUFFER_LOAD_D16_FORMAT_X,VDST,VADDR,SRSRC,SOFFSET,,UFMT,IDXEN,OFFEN,OFFSET12,,
MTBUF,9,N/A,TBUFFER_LOAD_D16_FORMAT_XY,VDST,VADDR,SRSRC,SOFFSET,,UFMT,IDXEN,OFFEN,OFFSET12,,
MTBUF,10,N/A,TBUFFER_LOAD_D16_FORMAT_XYZ,VDST,VADDR,SRSRC,SOFFSET,,UFMT,IDXEN,OFFEN,OFFSET12,,
MTBUF,11,N/A,TBUFFER_LOAD_D16_FORMAT_XYZW,VDST,VADDR,SRSRC,SOFFSET,,UFMT,IDXEN,OFFEN,OFFSET12,,
MTBUF,N/A,N/A,TBUFFER_LOAD_FORMAT_D16_X,VDST,VADDR,SRSRC,SOFFSET,,UFMT,IDXEN,OFFEN,OFFSET12,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
MTBUF,N/A,N/A,TBUFFER_LOAD_FORMAT_D16_XY,VDST,VADDR,SRSRC,SOFFSET,,UFMT,IDXEN,OFFEN,OFFSET12,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
MTBUF,N/A,N/A,TBUFFER_LOAD_FORMAT_D16_XYZ,VDST,VADDR,SRSRC,SOFFSET,,UFMT,IDXEN,OFFEN,OFFSET12,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
MTBUF,N/A,N/A,TBUFFER_LOAD_FORMAT_D16_XYZW,VDST,VADDR,SRSRC,SOFFSET,,UFMT,IDXEN,OFFEN,OFFSET12,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
MTBUF,0,N/A,TBUFFER_LOAD_FORMAT_X,VDST,VADDR,SRSRC,SOFFSET,,UFMT,IDXEN,OFFEN,OFFSET12,,
MTBUF,1,N/A,TBUFFER_LOAD_FORMAT_XY,VDST,VADDR,SRSRC,SOFFSET,,UFMT,IDXEN,OFFEN,OFFSET12,,
MTBUF,2,N/A,TBUFFER_LOAD_FORMAT_XYZ,VDST,VADDR,SRSRC,SOFFSET,,UFMT,IDXEN,OFFEN,OFFSET12,,
MTBUF,3,N/A,TBUFFER_LOAD_FORMAT_XYZW,VDST,VADDR,SRSRC,SOFFSET,,UFMT,IDXEN,OFFEN,OFFSET12,,
MTBUF,12,N/A,TBUFFER_STORE_D16_FORMAT_X,,VDATA,VADDR,SRSRC,,UFMT,IDXEN,OFFEN,OFFSET12,,
MTBUF,13,N/A,TBUFFER_STORE_D16_FORMAT_XY,,VDATA,VADDR,SRSRC,,UFMT,IDXEN,OFFEN,OFFSET12,,
MTBUF,14,N/A,TBUFFER_STORE_D16_FORMAT_XYZ,,VDATA,VADDR,SRSRC,,UFMT,IDXEN,OFFEN,OFFSET12,,
MTBUF,15,N/A,TBUFFER_STORE_D16_FORMAT_XYZW,,VDATA,VADDR,SRSRC,,UFMT,IDXEN,OFFEN,OFFSET12,,
MTBUF,N/A,N/A,TBUFFER_STORE_FORMAT_D16_X,,VDATA,VADDR,SRSRC,,UFMT,IDXEN,OFFEN,OFFSET12,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
MTBUF,N/A,N/A,TBUFFER_STORE_FORMAT_D16_XY,,VDATA,VADDR,SRSRC,,UFMT,IDXEN,OFFEN,OFFSET12,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
MTBUF,N/A,N/A,TBUFFER_STORE_FORMAT_D16_XYZ,,VDATA,VADDR,SRSRC,,UFMT,IDXEN,OFFEN,OFFSET12,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
MTBUF,N/A,N/A,TBUFFER_STORE_FORMAT_D16_XYZW,,VDATA,VADDR,SRSRC,,UFMT,IDXEN,OFFEN,OFFSET12,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
MTBUF,4,N/A,TBUFFER_STORE_FORMAT_X,,VDATA,VADDR,SRSRC,,UFMT,IDXEN,OFFEN,OFFSET12,,
MTBUF,5,N/A,TBUFFER_STORE_FORMAT_XY,,VDATA,VADDR,SRSRC,,UFMT,IDXEN,OFFEN,OFFSET12,,
MTBUF,6,N/A,TBUFFER_STORE_FORMAT_XYZ,,VDATA,VADDR,SRSRC,,UFMT,IDXEN,OFFEN,OFFSET12,,
MTBUF,7,N/A,TBUFFER_STORE_FORMAT_XYZW,,VDATA,VADDR,SRSRC,,UFMT,IDXEN,OFFEN,OFFSET12,,
MUBUF,N/A,N/A,BUFFER_ATOMIC_ADD,,VDATA:DST,VADDR,SRSRC,,IDXEN,OFFEN,OFFSET12,GLC,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
MUBUF,86,N/A,BUFFER_ATOMIC_ADD_F32,,VDATA:DST,VADDR,SRSRC,,IDXEN,OFFEN,OFFSET12,GLC,,
MUBUF,53,N/A,BUFFER_ATOMIC_ADD_U32,,VDATA:DST,VADDR,SRSRC,,IDXEN,OFFEN,OFFSET12,GLC,,
MUBUF,67,N/A,BUFFER_ATOMIC_ADD_U64,,VDATA:DST,VADDR,SRSRC,,IDXEN,OFFEN,OFFSET12,GLC,,
MUBUF,N/A,N/A,BUFFER_ATOMIC_ADD_X2,,VDATA:DST,VADDR,SRSRC,,IDXEN,OFFEN,OFFSET12,GLC,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
MUBUF,N/A,N/A,BUFFER_ATOMIC_AND,,VDATA:DST,VADDR,SRSRC,,IDXEN,OFFEN,OFFSET12,GLC,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
MUBUF,60,N/A,BUFFER_ATOMIC_AND_B32,,VDATA:DST,VADDR,SRSRC,,IDXEN,OFFEN,OFFSET12,GLC,,
MUBUF,73,N/A,BUFFER_ATOMIC_AND_B64,,VDATA:DST,VADDR,SRSRC,,IDXEN,OFFEN,OFFSET12,GLC,,
MUBUF,N/A,N/A,BUFFER_ATOMIC_AND_X2,,VDATA:DST,VADDR,SRSRC,,IDXEN,OFFEN,OFFSET12,GLC,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
MUBUF,N/A,N/A,BUFFER_ATOMIC_CMPSWAP,,VDATA:DST:B32X2,VADDR,SRSRC,,IDXEN,OFFEN,OFFSET12,GLC,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
MUBUF,52,N/A,BUFFER_ATOMIC_CMPSWAP_B32,,VDATA:DST:B32X2,VADDR,SRSRC,,IDXEN,OFFEN,OFFSET12,GLC,,
MUBUF,66,N/A,BUFFER_ATOMIC_CMPSWAP_B64,,VDATA:DST:B64X2,VADDR,SRSRC,,IDXEN,OFFEN,OFFSET12,GLC,,
MUBUF,80,N/A,BUFFER_ATOMIC_CMPSWAP_F32,,VDATA:DST:F32X2,VADDR,SRSRC,,IDXEN,OFFEN,OFFSET12,GLC,,
MUBUF,N/A,N/A,BUFFER_ATOMIC_CMPSWAP_X2,,VDATA:DST:B64X2,VADDR,SRSRC,,IDXEN,OFFEN,OFFSET12,GLC,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
MUBUF,N/A,N/A,BUFFER_ATOMIC_CSUB,,VDATA:DST,VADDR,SRSRC,,IDXEN,OFFEN,OFFSET12,GLC,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
MUBUF,55,N/A,BUFFER_ATOMIC_CSUB_U32,,VDATA:DST,VADDR,SRSRC,,IDXEN,OFFEN,OFFSET12,GLC,,
MUBUF,N/A,N/A,BUFFER_ATOMIC_DEC,,VDATA:DST,VADDR,SRSRC,,IDXEN,OFFEN,OFFSET12,GLC,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
MUBUF,64,N/A,BUFFER_ATOMIC_DEC_U32,,VDATA:DST,VADDR,SRSRC,,IDXEN,OFFEN,OFFSET12,GLC,,
MUBUF,77,N/A,BUFFER_ATOMIC_DEC_U64,,VDATA:DST,VADDR,SRSRC,,IDXEN,OFFEN,OFFSET12,GLC,,
MUBUF,N/A,N/A,BUFFER_ATOMIC_DEC_X2,,VDATA:DST,VADDR,SRSRC,,IDXEN,OFFEN,OFFSET12,GLC,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
MUBUF,N/A,N/A,BUFFER_ATOMIC_FCMPSWAP,,VDATA:DST:F32X2,VADDR,SRSRC,,IDXEN,OFFEN,OFFSET12,GLC,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
MUBUF,N/A,N/A,BUFFER_ATOMIC_FMAX,,VDATA:DST,VADDR,SRSRC,,IDXEN,OFFEN,OFFSET12,GLC,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
MUBUF,N/A,N/A,BUFFER_ATOMIC_FMIN,,VDATA:DST,VADDR,SRSRC,,IDXEN,OFFEN,OFFSET12,GLC,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
MUBUF,N/A,N/A,BUFFER_ATOMIC_INC,,VDATA:DST,VADDR,SRSRC,,IDXEN,OFFEN,OFFSET12,GLC,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
MUBUF,63,N/A,BUFFER_ATOMIC_INC_U32,,VDATA:DST,VADDR,SRSRC,,IDXEN,OFFEN,OFFSET12,GLC,,
MUBUF,76,N/A,BUFFER_ATOMIC_INC_U64,,VDATA:DST,VADDR,SRSRC,,IDXEN,OFFEN,OFFSET12,GLC,,
MUBUF,N/A,N/A,BUFFER_ATOMIC_INC_X2,,VDATA:DST,VADDR,SRSRC,,IDXEN,OFFEN,OFFSET12,GLC,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
MUBUF,82,N/A,BUFFER_ATOMIC_MAX_F32,,VDATA:DST,VADDR,SRSRC,,IDXEN,OFFEN,OFFSET12,GLC,,
MUBUF,58,N/A,BUFFER_ATOMIC_MAX_I32,,VDATA:DST,VADDR,SRSRC,,IDXEN,OFFEN,OFFSET12,GLC,,
MUBUF,71,N/A,BUFFER_ATOMIC_MAX_I64,,VDATA:DST,VADDR,SRSRC,,IDXEN,OFFEN,OFFSET12,GLC,,
MUBUF,59,N/A,BUFFER_ATOMIC_MAX_U32,,VDATA:DST,VADDR,SRSRC,,IDXEN,OFFEN,OFFSET12,GLC,,
MUBUF,72,N/A,BUFFER_ATOMIC_MAX_U64,,VDATA:DST,VADDR,SRSRC,,IDXEN,OFFEN,OFFSET12,GLC,,
MUBUF,81,N/A,BUFFER_ATOMIC_MIN_F32,,VDATA:DST,VADDR,SRSRC,,IDXEN,OFFEN,OFFSET12,GLC,,
MUBUF,56,N/A,BUFFER_ATOMIC_MIN_I32,,VDATA:DST,VADDR,SRSRC,,IDXEN,OFFEN,OFFSET12,GLC,,
MUBUF,69,N/A,BUFFER_ATOMIC_MIN_I64,,VDATA:DST,VADDR,SRSRC,,IDXEN,OFFEN,OFFSET12,GLC,,
MUBUF,57,N/A,BUFFER_ATOMIC_MIN_U32,,VDATA:DST,VADDR,SRSRC,,IDXEN,OFFEN,OFFSET12,GLC,,
MUBUF,70,N/A,BUFFER_ATOMIC_MIN_U64,,VDATA:DST,VADDR,SRSRC,,IDXEN,OFFEN,OFFSET12,GLC,,
MUBUF,N/A,N/A,BUFFER_ATOMIC_OR,,VDATA:DST,VADDR,SRSRC,,IDXEN,OFFEN,OFFSET12,GLC,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
MUBUF,61,N/A,BUFFER_ATOMIC_OR_B32,,VDATA:DST,VADDR,SRSRC,,IDXEN,OFFEN,OFFSET12,GLC,,
MUBUF,74,N/A,BUFFER_ATOMIC_OR_B64,,VDATA:DST,VADDR,SRSRC,,IDXEN,OFFEN,OFFSET12,GLC,,
MUBUF,N/A,N/A,BUFFER_ATOMIC_OR_X2,,VDATA:DST,VADDR,SRSRC,,IDXEN,OFFEN,OFFSET12,GLC,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
MUBUF,N/A,N/A,BUFFER_ATOMIC_SMAX,,VDATA:DST,VADDR,SRSRC,,IDXEN,OFFEN,OFFSET12,GLC,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
MUBUF,N/A,N/A,BUFFER_ATOMIC_SMAX_X2,,VDATA:DST,VADDR,SRSRC,,IDXEN,OFFEN,OFFSET12,GLC,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
MUBUF,N/A,N/A,BUFFER_ATOMIC_SMIN,,VDATA:DST,VADDR,SRSRC,,IDXEN,OFFEN,OFFSET12,GLC,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
MUBUF,N/A,N/A,BUFFER_ATOMIC_SMIN_X2,,VDATA:DST,VADDR,SRSRC,,IDXEN,OFFEN,OFFSET12,GLC,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
MUBUF,N/A,N/A,BUFFER_ATOMIC_SUB,,VDATA:DST,VADDR,SRSRC,,IDXEN,OFFEN,OFFSET12,GLC,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
MUBUF,54,N/A,BUFFER_ATOMIC_SUB_U32,,VDATA:DST,VADDR,SRSRC,,IDXEN,OFFEN,OFFSET12,GLC,,
MUBUF,68,N/A,BUFFER_ATOMIC_SUB_U64,,VDATA:DST,VADDR,SRSRC,,IDXEN,OFFEN,OFFSET12,GLC,,
MUBUF,N/A,N/A,BUFFER_ATOMIC_SUB_X2,,VDATA:DST,VADDR,SRSRC,,IDXEN,OFFEN,OFFSET12,GLC,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
MUBUF,N/A,N/A,BUFFER_ATOMIC_SWAP,,VDATA:DST,VADDR,SRSRC,,IDXEN,OFFEN,OFFSET12,GLC,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
MUBUF,51,N/A,BUFFER_ATOMIC_SWAP_B32,,VDATA:DST,VADDR,SRSRC,,IDXEN,OFFEN,OFFSET12,GLC,,
MUBUF,65,N/A,BUFFER_ATOMIC_SWAP_B64,,VDATA:DST,VADDR,SRSRC,,IDXEN,OFFEN,OFFSET12,GLC,,
MUBUF,N/A,N/A,BUFFER_ATOMIC_SWAP_X2,,VDATA:DST,VADDR,SRSRC,,IDXEN,OFFEN,OFFSET12,GLC,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
MUBUF,N/A,N/A,BUFFER_ATOMIC_UMAX,,VDATA:DST,VADDR,SRSRC,,IDXEN,OFFEN,OFFSET12,GLC,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
MUBUF,N/A,N/A,BUFFER_ATOMIC_UMAX_X2,,VDATA:DST,VADDR,SRSRC,,IDXEN,OFFEN,OFFSET12,GLC,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
MUBUF,N/A,N/A,BUFFER_ATOMIC_UMIN,,VDATA:DST,VADDR,SRSRC,,IDXEN,OFFEN,OFFSET12,GLC,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
MUBUF,N/A,N/A,BUFFER_ATOMIC_UMIN_X2,,VDATA:DST,VADDR,SRSRC,,IDXEN,OFFEN,OFFSET12,GLC,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
MUBUF,N/A,N/A,BUFFER_ATOMIC_XOR,,VDATA:DST,VADDR,SRSRC,,IDXEN,OFFEN,OFFSET12,GLC,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
MUBUF,62,N/A,BUFFER_ATOMIC_XOR_B32,,VDATA:DST,VADDR,SRSRC,,IDXEN,OFFEN,OFFSET12,GLC,,
MUBUF,75,N/A,BUFFER_ATOMIC_XOR_B64,,VDATA:DST,VADDR,SRSRC,,IDXEN,OFFEN,OFFSET12,GLC,,
MUBUF,N/A,N/A,BUFFER_ATOMIC_XOR_X2,,VDATA:DST,VADDR,SRSRC,,IDXEN,OFFEN,OFFSET12,GLC,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
MUBUF,43,N/A,BUFFER_GL0_INV,,,,,,,,,,,
MUBUF,44,N/A,BUFFER_GL1_INV,,,,,,,,,,,
MUBUF,23,N/A,BUFFER_LOAD_B128,VDST,VADDR,SRSRC,SOFFSET,,IDXEN,OFFEN,OFFSET12,GLC,,
MUBUF,20,N/A,BUFFER_LOAD_B32,VDST,VADDR,SRSRC,SOFFSET,,IDXEN,OFFEN,OFFSET12,GLC,,
MUBUF,21,N/A,BUFFER_LOAD_B64,VDST,VADDR,SRSRC,SOFFSET,,IDXEN,OFFEN,OFFSET12,GLC,,
MUBUF,22,N/A,BUFFER_LOAD_B96,VDST,VADDR,SRSRC,SOFFSET,,IDXEN,OFFEN,OFFSET12,GLC,,
MUBUF,32,N/A,BUFFER_LOAD_D16_B16,VDST,VADDR,SRSRC,SOFFSET,,IDXEN,OFFEN,OFFSET12,GLC,,
MUBUF,8,N/A,BUFFER_LOAD_D16_FORMAT_X,VDST,VADDR,SRSRC,SOFFSET,,IDXEN,OFFEN,OFFSET12,GLC,,
MUBUF,9,N/A,BUFFER_LOAD_D16_FORMAT_XY,VDST,VADDR,SRSRC,SOFFSET,,IDXEN,OFFEN,OFFSET12,GLC,,
MUBUF,10,N/A,BUFFER_LOAD_D16_FORMAT_XYZ,VDST,VADDR,SRSRC,SOFFSET,,IDXEN,OFFEN,OFFSET12,GLC,,
MUBUF,11,N/A,BUFFER_LOAD_D16_FORMAT_XYZW,VDST,VADDR,SRSRC,SOFFSET,,IDXEN,OFFEN,OFFSET12,GLC,,
MUBUF,35,N/A,BUFFER_LOAD_D16_HI_B16,VDST,VADDR,SRSRC,SOFFSET,,IDXEN,OFFEN,OFFSET12,GLC,,
MUBUF,38,N/A,BUFFER_LOAD_D16_HI_FORMAT_X,VDST,VADDR,SRSRC,SOFFSET,,IDXEN,OFFEN,OFFSET12,GLC,,
MUBUF,34,N/A,BUFFER_LOAD_D16_HI_I8,VDST,VADDR,SRSRC,SOFFSET,,IDXEN,OFFEN,OFFSET12,GLC,,
MUBUF,33,N/A,BUFFER_LOAD_D16_HI_U8,VDST,VADDR,SRSRC,SOFFSET,,IDXEN,OFFEN,OFFSET12,GLC,,
MUBUF,31,N/A,BUFFER_LOAD_D16_I8,VDST,VADDR,SRSRC,SOFFSET,,IDXEN,OFFEN,OFFSET12,GLC,,
MUBUF,30,N/A,BUFFER_LOAD_D16_U8,VDST,VADDR,SRSRC,SOFFSET,,IDXEN,OFFEN,OFFSET12,GLC,,
MUBUF,N/A,N/A,BUFFER_LOAD_DWORD,VDST,VADDR,SRSRC,SOFFSET,,IDXEN,OFFEN,OFFSET12,GLC,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
MUBUF,N/A,N/A,BUFFER_LOAD_DWORDX2,VDST,VADDR,SRSRC,SOFFSET,,IDXEN,OFFEN,OFFSET12,GLC,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
MUBUF,N/A,N/A,BUFFER_LOAD_DWORDX3,VDST,VADDR,SRSRC,SOFFSET,,IDXEN,OFFEN,OFFSET12,GLC,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
MUBUF,N/A,N/A,BUFFER_LOAD_DWORDX4,VDST,VADDR,SRSRC,SOFFSET,,IDXEN,OFFEN,OFFSET12,GLC,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
MUBUF,N/A,N/A,BUFFER_LOAD_FORMAT_D16_HI_X,VDST,VADDR,SRSRC,SOFFSET,,IDXEN,OFFEN,OFFSET12,GLC,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
MUBUF,N/A,N/A,BUFFER_LOAD_FORMAT_D16_X,VDST,VADDR,SRSRC,SOFFSET,,IDXEN,OFFEN,OFFSET12,GLC,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
MUBUF,N/A,N/A,BUFFER_LOAD_FORMAT_D16_XY,VDST,VADDR,SRSRC,SOFFSET,,IDXEN,OFFEN,OFFSET12,GLC,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
MUBUF,N/A,N/A,BUFFER_LOAD_FORMAT_D16_XYZ,VDST,VADDR,SRSRC,SOFFSET,,IDXEN,OFFEN,OFFSET12,GLC,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
MUBUF,N/A,N/A,BUFFER_LOAD_FORMAT_D16_XYZW,VDST,VADDR,SRSRC,SOFFSET,,IDXEN,OFFEN,OFFSET12,GLC,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
MUBUF,0,N/A,BUFFER_LOAD_FORMAT_X,VDST,VADDR,SRSRC,SOFFSET,,IDXEN,OFFEN,OFFSET12,GLC,,
MUBUF,1,N/A,BUFFER_LOAD_FORMAT_XY,VDST,VADDR,SRSRC,SOFFSET,,IDXEN,OFFEN,OFFSET12,GLC,,
MUBUF,2,N/A,BUFFER_LOAD_FORMAT_XYZ,VDST,VADDR,SRSRC,SOFFSET,,IDXEN,OFFEN,OFFSET12,GLC,,
MUBUF,3,N/A,BUFFER_LOAD_FORMAT_XYZW,VDST,VADDR,SRSRC,SOFFSET,,IDXEN,OFFEN,OFFSET12,GLC,,
MUBUF,19,N/A,BUFFER_LOAD_I16,VDST,VADDR,SRSRC,SOFFSET,,IDXEN,OFFEN,OFFSET12,GLC,,
MUBUF,17,N/A,BUFFER_LOAD_I8,VDST,VADDR,SRSRC,SOFFSET,,IDXEN,OFFEN,OFFSET12,GLC,,
MUBUF,N/A,N/A,BUFFER_LOAD_LDS_B32,,VADDR,SRSRC,SOFFSET,,IDXEN,OFFEN,OFFSET12,GLC,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
MUBUF,N/A,N/A,BUFFER_LOAD_LDS_FORMAT_X,,VADDR,SRSRC,SOFFSET,,IDXEN,OFFEN,OFFSET12,GLC,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
MUBUF,N/A,N/A,BUFFER_LOAD_LDS_I16,,VADDR,SRSRC,SOFFSET,,IDXEN,OFFEN,OFFSET12,GLC,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
MUBUF,N/A,N/A,BUFFER_LOAD_LDS_I8,,VADDR,SRSRC,SOFFSET,,IDXEN,OFFEN,OFFSET12,GLC,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
MUBUF,N/A,N/A,BUFFER_LOAD_LDS_U16,,VADDR,SRSRC,SOFFSET,,IDXEN,OFFEN,OFFSET12,GLC,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
MUBUF,N/A,N/A,BUFFER_LOAD_LDS_U8,,VADDR,SRSRC,SOFFSET,,IDXEN,OFFEN,OFFSET12,GLC,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
MUBUF,N/A,N/A,BUFFER_LOAD_SBYTE,VDST,VADDR,SRSRC,SOFFSET,,IDXEN,OFFEN,OFFSET12,GLC,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
MUBUF,N/A,N/A,BUFFER_LOAD_SBYTE_D16,VDST,VADDR,SRSRC,SOFFSET,,IDXEN,OFFEN,OFFSET12,GLC,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
MUBUF,N/A,N/A,BUFFER_LOAD_SBYTE_D16_HI,VDST,VADDR,SRSRC,SOFFSET,,IDXEN,OFFEN,OFFSET12,GLC,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
MUBUF,N/A,N/A,BUFFER_LOAD_SHORT_D16,VDST,VADDR,SRSRC,SOFFSET,,IDXEN,OFFEN,OFFSET12,GLC,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
MUBUF,N/A,N/A,BUFFER_LOAD_SHORT_D16_HI,VDST,VADDR,SRSRC,SOFFSET,,IDXEN,OFFEN,OFFSET12,GLC,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
MUBUF,N/A,N/A,BUFFER_LOAD_SSHORT,VDST,VADDR,SRSRC,SOFFSET,,IDXEN,OFFEN,OFFSET12,GLC,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
MUBUF,18,N/A,BUFFER_LOAD_U16,VDST,VADDR,SRSRC,SOFFSET,,IDXEN,OFFEN,OFFSET12,GLC,,
MUBUF,16,N/A,BUFFER_LOAD_U8,VDST,VADDR,SRSRC,SOFFSET,,IDXEN,OFFEN,OFFSET12,GLC,,
MUBUF,N/A,N/A,BUFFER_LOAD_UBYTE,VDST,VADDR,SRSRC,SOFFSET,,IDXEN,OFFEN,OFFSET12,GLC,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
MUBUF,N/A,N/A,BUFFER_LOAD_UBYTE_D16,VDST,VADDR,SRSRC,SOFFSET,,IDXEN,OFFEN,OFFSET12,GLC,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
MUBUF,N/A,N/A,BUFFER_LOAD_UBYTE_D16_HI,VDST,VADDR,SRSRC,SOFFSET,,IDXEN,OFFEN,OFFSET12,GLC,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
MUBUF,N/A,N/A,BUFFER_LOAD_USHORT,VDST,VADDR,SRSRC,SOFFSET,,IDXEN,OFFEN,OFFSET12,GLC,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
MUBUF,29,N/A,BUFFER_STORE_B128,,VDATA,VADDR,SRSRC,,IDXEN,OFFEN,OFFSET12,GLC,,
MUBUF,25,N/A,BUFFER_STORE_B16,,VDATA,VADDR,SRSRC,,IDXEN,OFFEN,OFFSET12,GLC,,
MUBUF,26,N/A,BUFFER_STORE_B32,,VDATA,VADDR,SRSRC,,IDXEN,OFFEN,OFFSET12,GLC,,
MUBUF,27,N/A,BUFFER_STORE_B64,,VDATA,VADDR,SRSRC,,IDXEN,OFFEN,OFFSET12,GLC,,
MUBUF,24,N/A,BUFFER_STORE_B8,,VDATA,VADDR,SRSRC,,IDXEN,OFFEN,OFFSET12,GLC,,
MUBUF,28,N/A,BUFFER_STORE_B96,,VDATA,VADDR,SRSRC,,IDXEN,OFFEN,OFFSET12,GLC,,
MUBUF,N/A,N/A,BUFFER_STORE_BYTE,,VDATA,VADDR,SRSRC,,IDXEN,OFFEN,OFFSET12,GLC,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
MUBUF,N/A,N/A,BUFFER_STORE_BYTE_D16_HI,,VDATA,VADDR,SRSRC,,IDXEN,OFFEN,OFFSET12,GLC,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
MUBUF,12,N/A,BUFFER_STORE_D16_FORMAT_X,,VDATA,VADDR,SRSRC,,IDXEN,OFFEN,OFFSET12,GLC,,
MUBUF,13,N/A,BUFFER_STORE_D16_FORMAT_XY,,VDATA,VADDR,SRSRC,,IDXEN,OFFEN,OFFSET12,GLC,,
MUBUF,14,N/A,BUFFER_STORE_D16_FORMAT_XYZ,,VDATA,VADDR,SRSRC,,IDXEN,OFFEN,OFFSET12,GLC,,
MUBUF,15,N/A,BUFFER_STORE_D16_FORMAT_XYZW,,VDATA,VADDR,SRSRC,,IDXEN,OFFEN,OFFSET12,GLC,,
MUBUF,37,N/A,BUFFER_STORE_D16_HI_B16,,VDATA,VADDR,SRSRC,,IDXEN,OFFEN,OFFSET12,GLC,,
MUBUF,36,N/A,BUFFER_STORE_D16_HI_B8,,VDATA,VADDR,SRSRC,,IDXEN,OFFEN,OFFSET12,GLC,,
MUBUF,39,N/A,BUFFER_STORE_D16_HI_FORMAT_X,,VDATA,VADDR,SRSRC,,IDXEN,OFFEN,OFFSET12,GLC,,
MUBUF,N/A,N/A,BUFFER_STORE_DWORD,,VDATA,VADDR,SRSRC,,IDXEN,OFFEN,OFFSET12,GLC,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
MUBUF,N/A,N/A,BUFFER_STORE_DWORDX2,,VDATA,VADDR,SRSRC,,IDXEN,OFFEN,OFFSET12,GLC,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
MUBUF,N/A,N/A,BUFFER_STORE_DWORDX3,,VDATA,VADDR,SRSRC,,IDXEN,OFFEN,OFFSET12,GLC,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
MUBUF,N/A,N/A,BUFFER_STORE_DWORDX4,,VDATA,VADDR,SRSRC,,IDXEN,OFFEN,OFFSET12,GLC,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
MUBUF,N/A,N/A,BUFFER_STORE_FORMAT_D16_HI_X,,VDATA,VADDR,SRSRC,,IDXEN,OFFEN,OFFSET12,GLC,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
MUBUF,N/A,N/A,BUFFER_STORE_FORMAT_D16_X,,VDATA,VADDR,SRSRC,,IDXEN,OFFEN,OFFSET12,GLC,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
MUBUF,N/A,N/A,BUFFER_STORE_FORMAT_D16_XY,,VDATA,VADDR,SRSRC,,IDXEN,OFFEN,OFFSET12,GLC,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
MUBUF,N/A,N/A,BUFFER_STORE_FORMAT_D16_XYZ,,VDATA,VADDR,SRSRC,,IDXEN,OFFEN,OFFSET12,GLC,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
MUBUF,N/A,N/A,BUFFER_STORE_FORMAT_D16_XYZW,,VDATA,VADDR,SRSRC,,IDXEN,OFFEN,OFFSET12,GLC,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
MUBUF,4,N/A,BUFFER_STORE_FORMAT_X,,VDATA,VADDR,SRSRC,,IDXEN,OFFEN,OFFSET12,GLC,,
MUBUF,5,N/A,BUFFER_STORE_FORMAT_XY,,VDATA,VADDR,SRSRC,,IDXEN,OFFEN,OFFSET12,GLC,,
MUBUF,6,N/A,BUFFER_STORE_FORMAT_XYZ,,VDATA,VADDR,SRSRC,,IDXEN,OFFEN,OFFSET12,GLC,,
MUBUF,7,N/A,BUFFER_STORE_FORMAT_XYZW,,VDATA,VADDR,SRSRC,,IDXEN,OFFEN,OFFSET12,GLC,,
MUBUF,N/A,N/A,BUFFER_STORE_SHORT,,VDATA,VADDR,SRSRC,,IDXEN,OFFEN,OFFSET12,GLC,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
MUBUF,N/A,N/A,BUFFER_STORE_SHORT_D16_HI,,VDATA,VADDR,SRSRC,,IDXEN,OFFEN,OFFSET12,GLC,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
SMEM,10,N/A,S_BUFFER_LOAD_B128,SDST,SBASE,SOFFSET,,,OFFSET20U,GLC,DLC,,,
SMEM,11,N/A,S_BUFFER_LOAD_B256,SDST,SBASE,SOFFSET,,,OFFSET20U,GLC,DLC,,,
SMEM,8,N/A,S_BUFFER_LOAD_B32,SDST,SBASE,SOFFSET,,,OFFSET20U,GLC,DLC,,,
SMEM,12,N/A,S_BUFFER_LOAD_B512,SDST,SBASE,SOFFSET,,,OFFSET20U,GLC,DLC,,,
SMEM,9,N/A,S_BUFFER_LOAD_B64,SDST,SBASE,SOFFSET,,,OFFSET20U,GLC,DLC,,,
SMEM,N/A,N/A,S_BUFFER_LOAD_DWORD,SDST,SBASE,SOFFSET,,,OFFSET20U,GLC,DLC,,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
SMEM,N/A,N/A,S_BUFFER_LOAD_DWORDX16,SDST,SBASE,SOFFSET,,,OFFSET20U,GLC,DLC,,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
SMEM,N/A,N/A,S_BUFFER_LOAD_DWORDX2,SDST,SBASE,SOFFSET,,,OFFSET20U,GLC,DLC,,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
SMEM,N/A,N/A,S_BUFFER_LOAD_DWORDX4,SDST,SBASE,SOFFSET,,,OFFSET20U,GLC,DLC,,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
SMEM,N/A,N/A,S_BUFFER_LOAD_DWORDX8,SDST,SBASE,SOFFSET,,,OFFSET20U,GLC,DLC,,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
SMEM,33,N/A,S_DCACHE_INV,,,,,,,,,,,
SMEM,32,N/A,S_GL1_INV,,,,,,,,,,,
SMEM,2,N/A,S_LOAD_B128,SDST,SBASE,SOFFSET,,,OFFSET21S,GLC,DLC,,,
SMEM,3,N/A,S_LOAD_B256,SDST,SBASE,SOFFSET,,,OFFSET21S,GLC,DLC,,,
SMEM,0,N/A,S_LOAD_B32,SDST,SBASE,SOFFSET,,,OFFSET21S,GLC,DLC,,,
SMEM,4,N/A,S_LOAD_B512,SDST,SBASE,SOFFSET,,,OFFSET21S,GLC,DLC,,,
SMEM,1,N/A,S_LOAD_B64,SDST,SBASE,SOFFSET,,,OFFSET21S,GLC,DLC,,,
SMEM,N/A,N/A,S_LOAD_DWORD,SDST,SBASE,SOFFSET,,,OFFSET21S,GLC,DLC,,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
SMEM,N/A,N/A,S_LOAD_DWORDX16,SDST,SBASE,SOFFSET,,,OFFSET21S,GLC,DLC,,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
SMEM,N/A,N/A,S_LOAD_DWORDX2,SDST,SBASE,SOFFSET,,,OFFSET21S,GLC,DLC,,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
SMEM,N/A,N/A,S_LOAD_DWORDX4,SDST,SBASE,SOFFSET,,,OFFSET21S,GLC,DLC,,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
SMEM,N/A,N/A,S_LOAD_DWORDX8,SDST,SBASE,SOFFSET,,,OFFSET21S,GLC,DLC,,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
SOP1,21,N/A,S_ABS_I32,SDST,SSRC,,,,,,,,,
SOP1,44,N/A,S_AND_NOT0_SAVEEXEC_B32,SDST,SSRC,,,,,,,,,
SOP1,45,N/A,S_AND_NOT0_SAVEEXEC_B64,SDST,SSRC,,,,,,,,,
SOP1,52,N/A,S_AND_NOT0_WREXEC_B32,SDST,SSRC,,,,,,,,,
SOP1,53,N/A,S_AND_NOT0_WREXEC_B64,SDST,SSRC,,,,,,,,,
SOP1,48,N/A,S_AND_NOT1_SAVEEXEC_B32,SDST,SSRC,,,,,,,,,
SOP1,49,N/A,S_AND_NOT1_SAVEEXEC_B64,SDST,SSRC,,,,,,,,,
SOP1,54,N/A,S_AND_NOT1_WREXEC_B32,SDST,SSRC,,,,,,,,,
SOP1,55,N/A,S_AND_NOT1_WREXEC_B64,SDST,SSRC,,,,,,,,,
SOP1,32,N/A,S_AND_SAVEEXEC_B32,SDST,SSRC,,,,,,,,,
SOP1,33,N/A,S_AND_SAVEEXEC_B64,SDST,SSRC,,,,,,,,,
SOP1,N/A,N/A,S_ANDN1_SAVEEXEC_B32,SDST,SSRC,,,,,,,,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
SOP1,N/A,N/A,S_ANDN1_SAVEEXEC_B64,SDST,SSRC,,,,,,,,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
SOP1,N/A,N/A,S_ANDN1_WREXEC_B32,SDST,SSRC,,,,,,,,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
SOP1,N/A,N/A,S_ANDN1_WREXEC_B64,SDST,SSRC,,,,,,,,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
SOP1,N/A,N/A,S_ANDN2_SAVEEXEC_B32,SDST,SSRC,,,,,,,,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
SOP1,N/A,N/A,S_ANDN2_SAVEEXEC_B64,SDST,SSRC,,,,,,,,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
SOP1,N/A,N/A,S_ANDN2_WREXEC_B32,SDST,SSRC,,,,,,,,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
SOP1,N/A,N/A,S_ANDN2_WREXEC_B64,SDST,SSRC,,,,,,,,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
SOP1,22,N/A,S_BCNT0_I32_B32,SDST,SSRC,,,,,,,,,
SOP1,23,N/A,S_BCNT0_I32_B64,SDST,SSRC,,,,,,,,,
SOP1,24,N/A,S_BCNT1_I32_B32,SDST,SSRC,,,,,,,,,
SOP1,25,N/A,S_BCNT1_I32_B64,SDST,SSRC,,,,,,,,,
SOP1,20,N/A,S_BITREPLICATE_B64_B32,SDST,SSRC,,,,,,,,,
SOP1,16,N/A,S_BITSET0_B32,SDST,SSRC:U32,,,,,,,,,
SOP1,17,N/A,S_BITSET0_B64,SDST,SSRC:U32,,,,,,,,,
SOP1,18,N/A,S_BITSET1_B32,SDST,SSRC:U32,,,,,,,,,
SOP1,19,N/A,S_BITSET1_B64,SDST,SSRC:U32,,,,,,,,,
SOP1,4,N/A,S_BREV_B32,SDST,SSRC,,,,,,,,,
SOP1,5,N/A,S_BREV_B64,SDST,SSRC,,,,,,,,,
SOP1,12,N/A,S_CLS_I32,SDST,SSRC,,,,,,,,,
SOP1,13,N/A,S_CLS_I32_I64,SDST,SSRC,,,,,,,,,
SOP1,10,N/A,S_CLZ_I32_U32,SDST,SSRC,,,,,,,,,
SOP1,11,N/A,S_CLZ_I32_U64,SDST,SSRC,,,,,,,,,
SOP1,2,N/A,S_CMOV_B32,SDST,SSRC,,,,,,,,,
SOP1,3,N/A,S_CMOV_B64,SDST,SSRC,,,,,,,,,
SOP1,8,N/A,S_CTZ_I32_B32,SDST,SSRC,,,,,,,,,
SOP1,9,N/A,S_CTZ_I32_B64,SDST,SSRC,,,,,,,,,
SOP1,N/A,N/A,S_FF1_I32_B32,SDST,SSRC,,,,,,,,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
SOP1,N/A,N/A,S_FF1_I32_B64,SDST,SSRC,,,,,,,,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
SOP1,N/A,N/A,S_FLBIT_I32,SDST,SSRC,,,,,,,,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
SOP1,N/A,N/A,S_FLBIT_I32_B32,SDST,SSRC,,,,,,,,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
SOP1,N/A,N/A,S_FLBIT_I32_B64,SDST,SSRC,,,,,,,,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
SOP1,N/A,N/A,S_FLBIT_I32_I64,SDST,SSRC,,,,,,,,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
SOP1,71,N/A,S_GETPC_B64,SDST,,,,,,,,,,
SOP1,0,N/A,S_MOV_B32,SDST,SSRC,,,,,,,,,
SOP1,1,N/A,S_MOV_B64,SDST,SSRC,,,,,,,,,
SOP1,66,N/A,S_MOVRELD_B32,SDST,SSRC,,,,,,,,,
SOP1,67,N/A,S_MOVRELD_B64,SDST,SSRC,,,,,,,,,
SOP1,64,N/A,S_MOVRELS_B32,SDST,SSRC,,,,,,,,,
SOP1,65,N/A,S_MOVRELS_B64,SDST,SSRC,,,,,,,,,
SOP1,68,N/A,S_MOVRELSD_2_B32,SDST,SSRC,,,,,,,,,
SOP1,38,N/A,S_NAND_SAVEEXEC_B32,SDST,SSRC,,,,,,,,,
SOP1,39,N/A,S_NAND_SAVEEXEC_B64,SDST,SSRC,,,,,,,,,
SOP1,40,N/A,S_NOR_SAVEEXEC_B32,SDST,SSRC,,,,,,,,,
SOP1,41,N/A,S_NOR_SAVEEXEC_B64,SDST,SSRC,,,,,,,,,
SOP1,30,N/A,S_NOT_B32,SDST,SSRC,,,,,,,,,
SOP1,31,N/A,S_NOT_B64,SDST,SSRC,,,,,,,,,
SOP1,46,N/A,S_OR_NOT0_SAVEEXEC_B32,SDST,SSRC,,,,,,,,,
SOP1,47,N/A,S_OR_NOT0_SAVEEXEC_B64,SDST,SSRC,,,,,,,,,
SOP1,50,N/A,S_OR_NOT1_SAVEEXEC_B32,SDST,SSRC,,,,,,,,,
SOP1,51,N/A,S_OR_NOT1_SAVEEXEC_B64,SDST,SSRC,,,,,,,,,
SOP1,34,N/A,S_OR_SAVEEXEC_B32,SDST,SSRC,,,,,,,,,
SOP1,35,N/A,S_OR_SAVEEXEC_B64,SDST,SSRC,,,,,,,,,
SOP1,N/A,N/A,S_ORN1_SAVEEXEC_B32,SDST,SSRC,,,,,,,,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
SOP1,N/A,N/A,S_ORN1_SAVEEXEC_B64,SDST,SSRC,,,,,,,,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
SOP1,N/A,N/A,S_ORN2_SAVEEXEC_B32,SDST,SSRC,,,,,,,,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
SOP1,N/A,N/A,S_ORN2_SAVEEXEC_B64,SDST,SSRC,,,,,,,,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
SOP1,26,N/A,S_QUADMASK_B32,SDST,SSRC,,,,,,,,,
SOP1,27,N/A,S_QUADMASK_B64,SDST,SSRC,,,,,,,,,
SOP1,74,N/A,S_RFE_B64,,SSRC,,,,,,,,,
SOP1,76,N/A,S_SENDMSG_RTN_B32,SDST,MSG,,,,,,,,,
SOP1,77,N/A,S_SENDMSG_RTN_B64,SDST,MSG,,,,,,,,,
SOP1,72,N/A,S_SETPC_B64,,SSRC,,,,,,,,,
SOP1,15,N/A,S_SEXT_I32_I16,SDST,SSRC,,,,,,,,,
SOP1,14,N/A,S_SEXT_I32_I8,SDST,SSRC,,,,,,,,,
SOP1,73,N/A,S_SWAPPC_B64,SDST,SSRC,,,,,,,,,
SOP1,28,N/A,S_WQM_B32,SDST,SSRC,,,,,,,,,
SOP1,29,N/A,S_WQM_B64,SDST,SSRC,,,,,,,,,
SOP1,42,N/A,S_XNOR_SAVEEXEC_B32,SDST,SSRC,,,,,,,,,
SOP1,43,N/A,S_XNOR_SAVEEXEC_B64,SDST,SSRC,,,,,,,,,
SOP1,36,N/A,S_XOR_SAVEEXEC_B32,SDST,SSRC,,,,,,,,,
SOP1,37,N/A,S_XOR_SAVEEXEC_B64,SDST,SSRC,,,,,,,,,
SOP2,6,N/A,S_ABSDIFF_I32,SDST,SSRC0,SSRC1,,,,,,,,
SOP2,2,N/A,S_ADD_I32,SDST,SSRC0,SSRC1,,,,,,,,
SOP2,0,N/A,S_ADD_U32,SDST,SSRC0,SSRC1,,,,,,,,
SOP2,4,N/A,S_ADDC_U32,SDST,SSRC0,SSRC1,,,,,,,,
SOP2,22,N/A,S_AND_B32,SDST,SSRC0,SSRC1,,,,,,,,
SOP2,23,N/A,S_AND_B64,SDST,SSRC0,SSRC1,,,,,,,,
SOP2,34,N/A,S_AND_NOT1_B32,SDST,SSRC0,SSRC1,,,,,,,,
SOP2,35,N/A,S_AND_NOT1_B64,SDST,SSRC0,SSRC1,,,,,,,,
SOP2,N/A,N/A,S_ANDN2_B32,SDST,SSRC0,SSRC1,,,,,,,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
SOP2,N/A,N/A,S_ANDN2_B64,SDST,SSRC0,SSRC1,,,,,,,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
SOP2,12,N/A,S_ASHR_I32,SDST,SSRC0,SSRC1:U32,,,,,,,,
SOP2,13,N/A,S_ASHR_I64,SDST,SSRC0,SSRC1:U32,,,,,,,,
SOP2,39,N/A,S_BFE_I32,SDST,SSRC0,SSRC1:U32,,,,,,,,
SOP2,41,N/A,S_BFE_I64,SDST,SSRC0,SSRC1:U32,,,,,,,,
SOP2,38,N/A,S_BFE_U32,SDST,SSRC0,SSRC1,,,,,,,,
SOP2,40,N/A,S_BFE_U64,SDST,SSRC0,SSRC1:U32,,,,,,,,
SOP2,42,N/A,S_BFM_B32,SDST,SSRC0,SSRC1,,,,,,,,
SOP2,43,N/A,S_BFM_B64,SDST,SSRC0:B32,SSRC1:B32,,,,,,,,
SOP2,48,N/A,S_CSELECT_B32,SDST,SSRC0,SSRC1,,,,,,,,
SOP2,49,N/A,S_CSELECT_B64,SDST,SSRC0,SSRC1,,,,,,,,
SOP2,14,N/A,S_LSHL1_ADD_U32,SDST,SSRC0,SSRC1,,,,,,,,
SOP2,15,N/A,S_LSHL2_ADD_U32,SDST,SSRC0,SSRC1,,,,,,,,
SOP2,16,N/A,S_LSHL3_ADD_U32,SDST,SSRC0,SSRC1,,,,,,,,
SOP2,17,N/A,S_LSHL4_ADD_U32,SDST,SSRC0,SSRC1,,,,,,,,
SOP2,8,N/A,S_LSHL_B32,SDST,SSRC0,SSRC1:U32,,,,,,,,
SOP2,9,N/A,S_LSHL_B64,SDST,SSRC0,SSRC1:U32,,,,,,,,
SOP2,10,N/A,S_LSHR_B32,SDST,SSRC0,SSRC1:U32,,,,,,,,
SOP2,11,N/A,S_LSHR_B64,SDST,SSRC0,SSRC1:U32,,,,,,,,
SOP2,20,N/A,S_MAX_I32,SDST,SSRC0,SSRC1,,,,,,,,
SOP2,21,N/A,S_MAX_U32,SDST,SSRC0,SSRC1,,,,,,,,
SOP2,18,N/A,S_MIN_I32,SDST,SSRC0,SSRC1,,,,,,,,
SOP2,19,N/A,S_MIN_U32,SDST,SSRC0,SSRC1,,,,,,,,
SOP2,46,N/A,S_MUL_HI_I32,SDST,SSRC0,SSRC1,,,,,,,,
SOP2,45,N/A,S_MUL_HI_U32,SDST,SSRC0,SSRC1,,,,,,,,
SOP2,44,N/A,S_MUL_I32,SDST,SSRC0,SSRC1,,,,,,,,
SOP2,28,N/A,S_NAND_B32,SDST,SSRC0,SSRC1,,,,,,,,
SOP2,29,N/A,S_NAND_B64,SDST,SSRC0,SSRC1,,,,,,,,
SOP2,30,N/A,S_NOR_B32,SDST,SSRC0,SSRC1,,,,,,,,
SOP2,31,N/A,S_NOR_B64,SDST,SSRC0,SSRC1,,,,,,,,
SOP2,24,N/A,S_OR_B32,SDST,SSRC0,SSRC1,,,,,,,,
SOP2,25,N/A,S_OR_B64,SDST,SSRC0,SSRC1,,,,,,,,
SOP2,36,N/A,S_OR_NOT1_B32,SDST,SSRC0,SSRC1,,,,,,,,
SOP2,37,N/A,S_OR_NOT1_B64,SDST,SSRC0,SSRC1,,,,,,,,
SOP2,N/A,N/A,S_ORN2_B32,SDST,SSRC0,SSRC1,,,,,,,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
SOP2,N/A,N/A,S_ORN2_B64,SDST,SSRC0,SSRC1,,,,,,,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
SOP2,52,N/A,S_PACK_HH_B32_B16,SDST,SSRC0:B32,SSRC1:B32,,,,,,,,
SOP2,53,N/A,S_PACK_HL_B32_B16,SDST,SSRC0:B32,SSRC1,,,,,,,,
SOP2,51,N/A,S_PACK_LH_B32_B16,SDST,SSRC0,SSRC1:B32,,,,,,,,
SOP2,50,N/A,S_PACK_LL_B32_B16,SDST,SSRC0,SSRC1,,,,,,,,
SOP2,3,N/A,S_SUB_I32,SDST,SSRC0,SSRC1,,,,,,,,
SOP2,1,N/A,S_SUB_U32,SDST,SSRC0,SSRC1,,,,,,,,
SOP2,5,N/A,S_SUBB_U32,SDST,SSRC0,SSRC1,,,,,,,,
SOP2,32,N/A,S_XNOR_B32,SDST,SSRC0,SSRC1,,,,,,,,
SOP2,33,N/A,S_XNOR_B64,SDST,SSRC0,SSRC1,,,,,,,,
SOP2,26,N/A,S_XOR_B32,SDST,SSRC0,SSRC1,,,,,,,,
SOP2,27,N/A,S_XOR_B64,SDST,SSRC0,SSRC1,,,,,,,,
SOPC,12,N/A,S_BITCMP0_B32,SSRC0,SSRC1,,,,,,,,,
SOPC,14,N/A,S_BITCMP0_B64,SSRC0,SSRC1:U32,,,,,,,,,
SOPC,13,N/A,S_BITCMP1_B32,SSRC0,SSRC1,,,,,,,,,
SOPC,15,N/A,S_BITCMP1_B64,SSRC0,SSRC1:U32,,,,,,,,,
SOPC,0,N/A,S_CMP_EQ_I32,SSRC0,SSRC1,,,,,,,,,
SOPC,6,N/A,S_CMP_EQ_U32,SSRC0,SSRC1,,,,,,,,,
SOPC,16,N/A,S_CMP_EQ_U64,SSRC0,SSRC1,,,,,,,,,
SOPC,3,N/A,S_CMP_GE_I32,SSRC0,SSRC1,,,,,,,,,
SOPC,9,N/A,S_CMP_GE_U32,SSRC0,SSRC1,,,,,,,,,
SOPC,2,N/A,S_CMP_GT_I32,SSRC0,SSRC1,,,,,,,,,
SOPC,8,N/A,S_CMP_GT_U32,SSRC0,SSRC1,,,,,,,,,
SOPC,5,N/A,S_CMP_LE_I32,SSRC0,SSRC1,,,,,,,,,
SOPC,11,N/A,S_CMP_LE_U32,SSRC0,SSRC1,,,,,,,,,
SOPC,1,N/A,S_CMP_LG_I32,SSRC0,SSRC1,,,,,,,,,
SOPC,7,N/A,S_CMP_LG_U32,SSRC0,SSRC1,,,,,,,,,
SOPC,17,N/A,S_CMP_LG_U64,SSRC0,SSRC1,,,,,,,,,
SOPC,4,N/A,S_CMP_LT_I32,SSRC0,SSRC1,,,,,,,,,
SOPC,10,N/A,S_CMP_LT_U32,SSRC0,SSRC1,,,,,,,,,
SOPK,15,N/A,S_ADDK_I32,SDST,IMM16,,,,,,,,,
SOPK,20,N/A,S_CALL_B64,SDST,LABEL,,,,,,,,,
SOPK,2,N/A,S_CMOVK_I32,SDST,IMM16,,,,,,,,,
SOPK,3,N/A,S_CMPK_EQ_I32,,SSRC,IMM16,,,,,,,,
SOPK,9,N/A,S_CMPK_EQ_U32,,SSRC,IMM16,,,,,,,,
SOPK,6,N/A,S_CMPK_GE_I32,,SSRC,IMM16,,,,,,,,
SOPK,12,N/A,S_CMPK_GE_U32,,SSRC,IMM16,,,,,,,,
SOPK,5,N/A,S_CMPK_GT_I32,,SSRC,IMM16,,,,,,,,
SOPK,11,N/A,S_CMPK_GT_U32,,SSRC,IMM16,,,,,,,,
SOPK,8,N/A,S_CMPK_LE_I32,,SSRC,IMM16,,,,,,,,
SOPK,14,N/A,S_CMPK_LE_U32,,SSRC,IMM16,,,,,,,,
SOPK,4,N/A,S_CMPK_LG_I32,,SSRC,IMM16,,,,,,,,
SOPK,10,N/A,S_CMPK_LG_U32,,SSRC,IMM16,,,,,,,,
SOPK,7,N/A,S_CMPK_LT_I32,,SSRC,IMM16,,,,,,,,
SOPK,13,N/A,S_CMPK_LT_U32,,SSRC,IMM16,,,,,,,,
SOPK,17,N/A,S_GETREG_B32,SDST,HWREG,,,,,,,,,
SOPK,0,N/A,S_MOVK_I32,SDST,IMM16,,,,,,,,,
SOPK,16,N/A,S_MULK_I32,SDST,IMM16,,,,,,,,,
SOPK,18,N/A,S_SETREG_B32,HWREG,SSRC,,,,,,,,,
SOPK,19,N/A,S_SETREG_IMM32_B32,HWREG,SIMM32,,,,,,,,,
SOPK,N/A,N/A,S_SUBVECTOR_LOOP_BEGIN,SDST,LABEL,,,,,,,,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
SOPK,N/A,N/A,S_SUBVECTOR_LOOP_END,SDST,LABEL,,,,,,,,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
SOPK,1,N/A,S_VERSION,,IMM16,,,,,,,,,
SOPK,26,N/A,S_WAITCNT_EXPCNT,,SSRC,IMM16,,,,,,,,
SOPK,27,N/A,S_WAITCNT_LGKMCNT,,SSRC,IMM16,,,,,,,,
SOPK,25,N/A,S_WAITCNT_VMCNT,,SSRC,IMM16,,,,,,,,
SOPK,24,N/A,S_WAITCNT_VSCNT,,SSRC,IMM16,,,,,,,,
SOPP,61,N/A,S_BARRIER,,,,,,,,,,,
SOPP,32,N/A,S_BRANCH,LABEL,,,,,,,,,,
SOPP,39,N/A,S_CBRANCH_CDBGSYS,LABEL,,,,,,,,,,
SOPP,42,N/A,S_CBRANCH_CDBGSYS_AND_USER,LABEL,,,,,,,,,,
SOPP,41,N/A,S_CBRANCH_CDBGSYS_OR_USER,LABEL,,,,,,,,,,
SOPP,40,N/A,S_CBRANCH_CDBGUSER,LABEL,,,,,,,,,,
SOPP,38,N/A,S_CBRANCH_EXECNZ,LABEL,,,,,,,,,,
SOPP,37,N/A,S_CBRANCH_EXECZ,LABEL,,,,,,,,,,
SOPP,33,N/A,S_CBRANCH_SCC0,LABEL,,,,,,,,,,
SOPP,34,N/A,S_CBRANCH_SCC1,LABEL,,,,,,,,,,
SOPP,36,N/A,S_CBRANCH_VCCNZ,LABEL,,,,,,,,,,
SOPP,35,N/A,S_CBRANCH_VCCZ,LABEL,,,,,,,,,,
SOPP,5,N/A,S_CLAUSE,IMM16,,,,,,,,,,
SOPP,31,N/A,S_CODE_END,,,,,,,,,,,
SOPP,57,N/A,S_DECPERFLEVEL,IMM16,,,,,,,,,,
SOPP,7,N/A,S_DELAY_ALU,DELAY,,,,,,,,,,
SOPP,18,N/A,S_DENORM_MODE,IMM16,,,,,,,,,,
SOPP,48,N/A,S_ENDPGM,,,,,,,,,,,
SOPP,49,N/A,S_ENDPGM_SAVED,,,,,,,,,,,
SOPP,60,N/A,S_ICACHE_INV,,,,,,,,,,,
SOPP,56,N/A,S_INCPERFLEVEL,IMM16,,,,,,,,,,
SOPP,N/A,N/A,S_INST_PREFETCH,IMM16,,,,,,,,,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
SOPP,0,N/A,S_NOP,IMM16,,,,,,,,,,
SOPP,17,N/A,S_ROUND_MODE,IMM16,,,,,,,,,,
SOPP,54,N/A,S_SENDMSG,MSG,,,,,,,,,,
SOPP,55,N/A,S_SENDMSGHALT,MSG,,,,,,,,,,
SOPP,4,N/A,S_SET_INST_PREFETCH_DISTANCE,IMM16,,,,,,,,,,
SOPP,2,N/A,S_SETHALT,IMM16,,,,,,,,,,
SOPP,1,N/A,S_SETKILL,IMM16,,,,,,,,,,
SOPP,53,N/A,S_SETPRIO,IMM16,,,,,,,,,,
SOPP,3,N/A,S_SLEEP,IMM16,,,,,,,,,,
SOPP,16,N/A,S_TRAP,IMM16,,,,,,,,,,
SOPP,N/A,N/A,S_TTRACEDATA,,,,,,,,,,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
SOPP,N/A,N/A,S_TTRACEDATA_IMM,IMM16,,,,,,,,,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
SOPP,11,N/A,S_WAIT_EVENT,IMM16,,,,,,,,,,
SOPP,10,N/A,S_WAIT_IDLE,,,,,,,,,,,
SOPP,9,N/A,S_WAITCNT,WAITCNT,,,,,,,,,,
SOPP,N/A,N/A,S_WAITCNT_DEPCTR,WAITCNT_DEPCTR,,,,,,,,,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
SOPP,52,N/A,S_WAKEUP,,,,,,,,,,,
SOPP,50,N/A,S_ENDPGM_ORDERED_PS_DONE,,,,,,,,,,,,Instruction exists in RDNA3 documentation but not in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html)
VINTERP,2,N/A,V_INTERP_P10_F16_F32,VDST:F32,VPARAM:M:F16,VIJ:M,VPARAM0:M:F16,,OP_SEL,CLAMP,WAIT_EXP,,,
VINTERP,0,N/A,V_INTERP_P10_F32,VDST,VPARAM:M,VIJ:M,VPARAM0:M,,CLAMP,WAIT_EXP,,,,
VINTERP,4,N/A,V_INTERP_P10_RTZ_F16_F32,VDST:F32,VPARAM:M:F16,VIJ:M,VPARAM0:M:F16,,OP_SEL,CLAMP,WAIT_EXP,,,
VINTERP,3,N/A,V_INTERP_P2_F16_F32,VDST,VPARAM:M:F16,VIJ:M,VPARAM0:M,,OP_SEL,CLAMP,WAIT_EXP,,,
VINTERP,1,N/A,V_INTERP_P2_F32,VDST,VPARAM:M,VIJ:M,VPARAM0:M,,CLAMP,WAIT_EXP,,,,
VINTERP,5,N/A,V_INTERP_P2_RTZ_F16_F32,VDST,VPARAM:M:F16,VIJ:M,VPARAM0:M,,OP_SEL,CLAMP,WAIT_EXP,,,
VOP1,56,N/A,V_BFREV_B32,VDST,SRC,,,,,,,,,
VOP1,92,N/A,V_CEIL_F16,VDST,SRC,,,,,,,,,
VOP1,34,N/A,V_CEIL_F32,VDST,SRC,,,,,,,,,
VOP1,24,N/A,V_CEIL_F64,VDST,SRC,,,,,,,,,
VOP1,59,N/A,V_CLS_I32,VDST,SRC,,,,,,,,,
VOP1,57,N/A,V_CLZ_I32_U32,VDST,SRC,,,,,,,,,
VOP1,97,N/A,V_COS_F16,VDST,SRC,,,,,,,,,
VOP1,54,N/A,V_COS_F32,VDST,SRC,,,,,,,,,
VOP1,58,N/A,V_CTZ_I32_B32,VDST,SRC,,,,,,,,,
VOP1,10,N/A,V_CVT_F16_F32,VDST,SRC,,,,,,,,,
VOP1,81,N/A,V_CVT_F16_I16,VDST,SRC,,,,,,,,,
VOP1,80,N/A,V_CVT_F16_U16,VDST,SRC,,,,,,,,,
VOP1,11,N/A,V_CVT_F32_F16,VDST,SRC,,,,,,,,,
VOP1,15,N/A,V_CVT_F32_F64,VDST,SRC,,,,,,,,,
VOP1,5,N/A,V_CVT_F32_I32,VDST,SRC,,,,,,,,,
VOP1,6,N/A,V_CVT_F32_U32,VDST,SRC,,,,,,,,,
VOP1,17,N/A,V_CVT_F32_UBYTE0,VDST,SRC,,,,,,,,,
VOP1,18,N/A,V_CVT_F32_UBYTE1,VDST,SRC,,,,,,,,,
VOP1,19,N/A,V_CVT_F32_UBYTE2,VDST,SRC,,,,,,,,,
VOP1,20,N/A,V_CVT_F32_UBYTE3,VDST,SRC,,,,,,,,,
VOP1,16,N/A,V_CVT_F64_F32,VDST,SRC,,,,,,,,,
VOP1,4,N/A,V_CVT_F64_I32,VDST,SRC,,,,,,,,,
VOP1,22,N/A,V_CVT_F64_U32,VDST,SRC,,,,,,,,,
VOP1,13,N/A,V_CVT_FLOOR_I32_F32,VDST,SRC,,,,,,,,,
VOP1,N/A,N/A,V_CVT_FLR_I32_F32,VDST,SRC,,,,,,,,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
VOP1,83,N/A,V_CVT_I16_F16,VDST,SRC,,,,,,,,,
VOP1,8,N/A,V_CVT_I32_F32,VDST,SRC,,,,,,,,,
VOP1,3,N/A,V_CVT_I32_F64,VDST,SRC,,,,,,,,,
VOP1,106,N/A,V_CVT_I32_I16,VDST,SRC,,,,,,,,,
VOP1,12,N/A,V_CVT_NEAREST_I32_F32,VDST,SRC,,,,,,,,,
VOP1,99,N/A,V_CVT_NORM_I16_F16,VDST,SRC,,,,,,,,,
VOP1,100,N/A,V_CVT_NORM_U16_F16,VDST,SRC,,,,,,,,,
VOP1,14,N/A,V_CVT_OFF_F32_I4,VDST,SRC,,,,,,,,,
VOP1,N/A,N/A,V_CVT_RPI_I32_F32,VDST,SRC,,,,,,,,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
VOP1,82,N/A,V_CVT_U16_F16,VDST,SRC,,,,,,,,,
VOP1,7,N/A,V_CVT_U32_F32,VDST,SRC,,,,,,,,,
VOP1,21,N/A,V_CVT_U32_F64,VDST,SRC,,,,,,,,,
VOP1,107,N/A,V_CVT_U32_U16,VDST,SRC,,,,,,,,,
VOP1,88,N/A,V_EXP_F16,VDST,SRC,,,,,,,,,
VOP1,37,N/A,V_EXP_F32,VDST,SRC,,,,,,,,,
VOP1,N/A,N/A,V_FFBH_I32,VDST,SRC,,,,,,,,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
VOP1,N/A,N/A,V_FFBH_U32,VDST,SRC,,,,,,,,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
VOP1,N/A,N/A,V_FFBL_B32,VDST,SRC,,,,,,,,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
VOP1,91,N/A,V_FLOOR_F16,VDST,SRC,,,,,,,,,
VOP1,36,N/A,V_FLOOR_F32,VDST,SRC,,,,,,,,,
VOP1,26,N/A,V_FLOOR_F64,VDST,SRC,,,,,,,,,
VOP1,95,N/A,V_FRACT_F16,VDST,SRC,,,,,,,,,
VOP1,32,N/A,V_FRACT_F32,VDST,SRC,,,,,,,,,
VOP1,62,N/A,V_FRACT_F64,VDST,SRC,,,,,,,,,
VOP1,90,N/A,V_FREXP_EXP_I16_F16,VDST,SRC,,,,,,,,,
VOP1,63,N/A,V_FREXP_EXP_I32_F32,VDST,SRC,,,,,,,,,
VOP1,60,N/A,V_FREXP_EXP_I32_F64,VDST,SRC,,,,,,,,,
VOP1,89,N/A,V_FREXP_MANT_F16,VDST,SRC,,,,,,,,,
VOP1,64,N/A,V_FREXP_MANT_F32,VDST,SRC,,,,,,,,,
VOP1,61,N/A,V_FREXP_MANT_F64,VDST,SRC,,,,,,,,,
VOP1,87,N/A,V_LOG_F16,VDST,SRC,,,,,,,,,
VOP1,39,N/A,V_LOG_F32,VDST,SRC,,,,,,,,,
VOP1,1,N/A,V_MOV_B32,VDST,SRC,,,,,,,,,
VOP1,66,N/A,V_MOVRELD_B32,VDST,SRC,,,,,,,,,
VOP1,67,N/A,V_MOVRELS_B32,VDST,VSRC,,,,,,,,,
VOP1,72,N/A,V_MOVRELSD_2_B32,VDST,VSRC,,,,,,,,,
VOP1,68,N/A,V_MOVRELSD_B32,VDST,VSRC,,,,,,,,,
VOP1,0,N/A,V_NOP,,,,,,,,,,,
VOP1,105,N/A,V_NOT_B16,VDST,SRC,,,,,,,,,
VOP1,55,N/A,V_NOT_B32,VDST,SRC,,,,,,,,,
VOP1,103,N/A,V_PERMLANE64_B32,VDST,VDATA,,,,,,,,,
VOP1,27,N/A,V_PIPEFLUSH,,,,,,,,,,,
VOP1,84,N/A,V_RCP_F16,VDST,SRC,,,,,,,,,
VOP1,42,N/A,V_RCP_F32,VDST,SRC,,,,,,,,,
VOP1,47,N/A,V_RCP_F64,VDST,SRC,,,,,,,,,
VOP1,43,N/A,V_RCP_IFLAG_F32,VDST,SRC,,,,,,,,,
VOP1,2,N/A,V_READFIRSTLANE_B32,SDST,VSRC,,,,,,,,,
VOP1,94,N/A,V_RNDNE_F16,VDST,SRC,,,,,,,,,
VOP1,35,N/A,V_RNDNE_F32,VDST,SRC,,,,,,,,,
VOP1,25,N/A,V_RNDNE_F64,VDST,SRC,,,,,,,,,
VOP1,86,N/A,V_RSQ_F16,VDST,SRC,,,,,,,,,
VOP1,46,N/A,V_RSQ_F32,VDST,SRC,,,,,,,,,
VOP1,49,N/A,V_RSQ_F64,VDST,SRC,,,,,,,,,
VOP1,98,N/A,V_SAT_PK_U8_I16,VDST,SRC,,,,,,,,,
VOP1,96,N/A,V_SIN_F16,VDST,SRC,,,,,,,,,
VOP1,53,N/A,V_SIN_F32,VDST,SRC,,,,,,,,,
VOP1,85,N/A,V_SQRT_F16,VDST,SRC,,,,,,,,,
VOP1,51,N/A,V_SQRT_F32,VDST,SRC,,,,,,,,,
VOP1,52,N/A,V_SQRT_F64,VDST,SRC,,,,,,,,,
VOP1,101,N/A,V_SWAP_B32,VDST,VSRC,,,,,,,,,
VOP1,104,N/A,V_SWAPREL_B32,VDST,VSRC,,,,,,,,,
VOP1,93,N/A,V_TRUNC_F16,VDST,SRC,,,,,,,,,
VOP1,33,N/A,V_TRUNC_F32,VDST,SRC,,,,,,,,,
VOP1,23,N/A,V_TRUNC_F64,VDST,SRC,,,,,,,,,
VOP1,28,N/A,V_MOV_B16,,,,,,,,,,,,Instruction exists in RDNA3 documentation but not in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html)
VOP1,102,N/A,V_SWAP_B16,,,,,,,,,,,,Instruction exists in RDNA3 documentation but not in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html)
VOP1:DPP16,56,N/A,V_BFREV_B32_DPP,VDST,VSRC,,,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOP1:DPP16,92,N/A,V_CEIL_F16_DPP,VDST,VSRC:M,,,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOP1:DPP16,34,N/A,V_CEIL_F32_DPP,VDST,VSRC:M,,,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOP1:DPP16,59,N/A,V_CLS_I32_DPP,VDST,VSRC,,,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOP1:DPP16,57,N/A,V_CLZ_I32_U32_DPP,VDST,VSRC,,,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOP1:DPP16,97,N/A,V_COS_F16_DPP,VDST,VSRC:M,,,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOP1:DPP16,54,N/A,V_COS_F32_DPP,VDST,VSRC:M,,,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOP1:DPP16,58,N/A,V_CTZ_I32_B32_DPP,VDST,VSRC,,,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOP1:DPP16,10,N/A,V_CVT_F16_F32_DPP,VDST,VSRC:M,,,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOP1:DPP16,81,N/A,V_CVT_F16_I16_DPP,VDST,VSRC,,,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOP1:DPP16,80,N/A,V_CVT_F16_U16_DPP,VDST,VSRC,,,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOP1:DPP16,11,N/A,V_CVT_F32_F16_DPP,VDST,VSRC:M,,,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOP1:DPP16,5,N/A,V_CVT_F32_I32_DPP,VDST,VSRC,,,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOP1:DPP16,6,N/A,V_CVT_F32_U32_DPP,VDST,VSRC,,,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOP1:DPP16,17,N/A,V_CVT_F32_UBYTE0_DPP,VDST,VSRC,,,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOP1:DPP16,18,N/A,V_CVT_F32_UBYTE1_DPP,VDST,VSRC,,,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOP1:DPP16,19,N/A,V_CVT_F32_UBYTE2_DPP,VDST,VSRC,,,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOP1:DPP16,20,N/A,V_CVT_F32_UBYTE3_DPP,VDST,VSRC,,,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOP1:DPP16,13,N/A,V_CVT_FLOOR_I32_F32_DPP,VDST,VSRC:M,,,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOP1:DPP16,N/A,N/A,V_CVT_FLR_I32_F32_DPP,VDST,VSRC:M,,,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
VOP1:DPP16,83,N/A,V_CVT_I16_F16_DPP,VDST,VSRC:M,,,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOP1:DPP16,8,N/A,V_CVT_I32_F32_DPP,VDST,VSRC:M,,,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOP1:DPP16,106,N/A,V_CVT_I32_I16_DPP,VDST,VSRC,,,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOP1:DPP16,12,N/A,V_CVT_NEAREST_I32_F32_DPP,VDST,VSRC:M,,,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOP1:DPP16,99,N/A,V_CVT_NORM_I16_F16_DPP,VDST,VSRC:M,,,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOP1:DPP16,100,N/A,V_CVT_NORM_U16_F16_DPP,VDST,VSRC:M,,,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOP1:DPP16,14,N/A,V_CVT_OFF_F32_I4_DPP,VDST,VSRC,,,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOP1:DPP16,N/A,N/A,V_CVT_RPI_I32_F32_DPP,VDST,VSRC:M,,,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
VOP1:DPP16,82,N/A,V_CVT_U16_F16_DPP,VDST,VSRC:M,,,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOP1:DPP16,7,N/A,V_CVT_U32_F32_DPP,VDST,VSRC:M,,,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOP1:DPP16,107,N/A,V_CVT_U32_U16_DPP,VDST,VSRC,,,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOP1:DPP16,88,N/A,V_EXP_F16_DPP,VDST,VSRC:M,,,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOP1:DPP16,37,N/A,V_EXP_F32_DPP,VDST,VSRC:M,,,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOP1:DPP16,N/A,N/A,V_FFBH_I32_DPP,VDST,VSRC,,,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
VOP1:DPP16,N/A,N/A,V_FFBH_U32_DPP,VDST,VSRC,,,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
VOP1:DPP16,N/A,N/A,V_FFBL_B32_DPP,VDST,VSRC,,,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
VOP1:DPP16,91,N/A,V_FLOOR_F16_DPP,VDST,VSRC:M,,,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOP1:DPP16,36,N/A,V_FLOOR_F32_DPP,VDST,VSRC:M,,,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOP1:DPP16,95,N/A,V_FRACT_F16_DPP,VDST,VSRC:M,,,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOP1:DPP16,32,N/A,V_FRACT_F32_DPP,VDST,VSRC:M,,,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOP1:DPP16,90,N/A,V_FREXP_EXP_I16_F16_DPP,VDST,VSRC:M,,,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOP1:DPP16,63,N/A,V_FREXP_EXP_I32_F32_DPP,VDST,VSRC:M,,,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOP1:DPP16,89,N/A,V_FREXP_MANT_F16_DPP,VDST,VSRC:M,,,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOP1:DPP16,64,N/A,V_FREXP_MANT_F32_DPP,VDST,VSRC:M,,,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOP1:DPP16,87,N/A,V_LOG_F16_DPP,VDST,VSRC:M,,,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOP1:DPP16,39,N/A,V_LOG_F32_DPP,VDST,VSRC:M,,,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOP1:DPP16,1,N/A,V_MOV_B32_DPP,VDST,VSRC,,,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOP1:DPP16,66,N/A,V_MOVRELD_B32_DPP,VDST,VSRC,,,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOP1:DPP16,67,N/A,V_MOVRELS_B32_DPP,VDST,VSRC,,,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOP1:DPP16,72,N/A,V_MOVRELSD_2_B32_DPP,VDST,VSRC,,,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOP1:DPP16,68,N/A,V_MOVRELSD_B32_DPP,VDST,VSRC,,,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOP1:DPP16,105,N/A,V_NOT_B16_DPP,VDST,VSRC,,,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOP1:DPP16,55,N/A,V_NOT_B32_DPP,VDST,VSRC,,,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOP1:DPP16,84,N/A,V_RCP_F16_DPP,VDST,VSRC:M,,,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOP1:DPP16,42,N/A,V_RCP_F32_DPP,VDST,VSRC:M,,,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOP1:DPP16,43,N/A,V_RCP_IFLAG_F32_DPP,VDST,VSRC:M,,,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOP1:DPP16,94,N/A,V_RNDNE_F16_DPP,VDST,VSRC:M,,,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOP1:DPP16,35,N/A,V_RNDNE_F32_DPP,VDST,VSRC:M,,,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOP1:DPP16,86,N/A,V_RSQ_F16_DPP,VDST,VSRC:M,,,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOP1:DPP16,46,N/A,V_RSQ_F32_DPP,VDST,VSRC:M,,,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOP1:DPP16,98,N/A,V_SAT_PK_U8_I16_DPP,VDST,VSRC,,,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOP1:DPP16,96,N/A,V_SIN_F16_DPP,VDST,VSRC:M,,,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOP1:DPP16,53,N/A,V_SIN_F32_DPP,VDST,VSRC:M,,,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOP1:DPP16,85,N/A,V_SQRT_F16_DPP,VDST,VSRC:M,,,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOP1:DPP16,51,N/A,V_SQRT_F32_DPP,VDST,VSRC:M,,,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOP1:DPP16,93,N/A,V_TRUNC_F16_DPP,VDST,VSRC:M,,,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOP1:DPP16,33,N/A,V_TRUNC_F32_DPP,VDST,VSRC:M,,,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOP1:DPP8,56,N/A,V_BFREV_B32_DPP,VDST,VSRC,,,,DPP8_SEL,FI,,,,
VOP1:DPP8,92,N/A,V_CEIL_F16_DPP,VDST,VSRC,,,,DPP8_SEL,FI,,,,
VOP1:DPP8,34,N/A,V_CEIL_F32_DPP,VDST,VSRC,,,,DPP8_SEL,FI,,,,
VOP1:DPP8,59,N/A,V_CLS_I32_DPP,VDST,VSRC,,,,DPP8_SEL,FI,,,,
VOP1:DPP8,57,N/A,V_CLZ_I32_U32_DPP,VDST,VSRC,,,,DPP8_SEL,FI,,,,
VOP1:DPP8,97,N/A,V_COS_F16_DPP,VDST,VSRC,,,,DPP8_SEL,FI,,,,
VOP1:DPP8,54,N/A,V_COS_F32_DPP,VDST,VSRC,,,,DPP8_SEL,FI,,,,
VOP1:DPP8,58,N/A,V_CTZ_I32_B32_DPP,VDST,VSRC,,,,DPP8_SEL,FI,,,,
VOP1:DPP8,10,N/A,V_CVT_F16_F32_DPP,VDST,VSRC,,,,DPP8_SEL,FI,,,,
VOP1:DPP8,81,N/A,V_CVT_F16_I16_DPP,VDST,VSRC,,,,DPP8_SEL,FI,,,,
VOP1:DPP8,80,N/A,V_CVT_F16_U16_DPP,VDST,VSRC,,,,DPP8_SEL,FI,,,,
VOP1:DPP8,11,N/A,V_CVT_F32_F16_DPP,VDST,VSRC,,,,DPP8_SEL,FI,,,,
VOP1:DPP8,5,N/A,V_CVT_F32_I32_DPP,VDST,VSRC,,,,DPP8_SEL,FI,,,,
VOP1:DPP8,6,N/A,V_CVT_F32_U32_DPP,VDST,VSRC,,,,DPP8_SEL,FI,,,,
VOP1:DPP8,17,N/A,V_CVT_F32_UBYTE0_DPP,VDST,VSRC,,,,DPP8_SEL,FI,,,,
VOP1:DPP8,18,N/A,V_CVT_F32_UBYTE1_DPP,VDST,VSRC,,,,DPP8_SEL,FI,,,,
VOP1:DPP8,19,N/A,V_CVT_F32_UBYTE2_DPP,VDST,VSRC,,,,DPP8_SEL,FI,,,,
VOP1:DPP8,20,N/A,V_CVT_F32_UBYTE3_DPP,VDST,VSRC,,,,DPP8_SEL,FI,,,,
VOP1:DPP8,13,N/A,V_CVT_FLOOR_I32_F32_DPP,VDST,VSRC,,,,DPP8_SEL,FI,,,,
VOP1:DPP8,N/A,N/A,V_CVT_FLR_I32_F32_DPP,VDST,VSRC,,,,DPP8_SEL,FI,,,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
VOP1:DPP8,83,N/A,V_CVT_I16_F16_DPP,VDST,VSRC,,,,DPP8_SEL,FI,,,,
VOP1:DPP8,8,N/A,V_CVT_I32_F32_DPP,VDST,VSRC,,,,DPP8_SEL,FI,,,,
VOP1:DPP8,106,N/A,V_CVT_I32_I16_DPP,VDST,VSRC,,,,DPP8_SEL,FI,,,,
VOP1:DPP8,12,N/A,V_CVT_NEAREST_I32_F32_DPP,VDST,VSRC,,,,DPP8_SEL,FI,,,,
VOP1:DPP8,99,N/A,V_CVT_NORM_I16_F16_DPP,VDST,VSRC,,,,DPP8_SEL,FI,,,,
VOP1:DPP8,100,N/A,V_CVT_NORM_U16_F16_DPP,VDST,VSRC,,,,DPP8_SEL,FI,,,,
VOP1:DPP8,14,N/A,V_CVT_OFF_F32_I4_DPP,VDST,VSRC,,,,DPP8_SEL,FI,,,,
VOP1:DPP8,N/A,N/A,V_CVT_RPI_I32_F32_DPP,VDST,VSRC,,,,DPP8_SEL,FI,,,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
VOP1:DPP8,82,N/A,V_CVT_U16_F16_DPP,VDST,VSRC,,,,DPP8_SEL,FI,,,,
VOP1:DPP8,7,N/A,V_CVT_U32_F32_DPP,VDST,VSRC,,,,DPP8_SEL,FI,,,,
VOP1:DPP8,107,N/A,V_CVT_U32_U16_DPP,VDST,VSRC,,,,DPP8_SEL,FI,,,,
VOP1:DPP8,88,N/A,V_EXP_F16_DPP,VDST,VSRC,,,,DPP8_SEL,FI,,,,
VOP1:DPP8,37,N/A,V_EXP_F32_DPP,VDST,VSRC,,,,DPP8_SEL,FI,,,,
VOP1:DPP8,N/A,N/A,V_FFBH_I32_DPP,VDST,VSRC,,,,DPP8_SEL,FI,,,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
VOP1:DPP8,N/A,N/A,V_FFBH_U32_DPP,VDST,VSRC,,,,DPP8_SEL,FI,,,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
VOP1:DPP8,N/A,N/A,V_FFBL_B32_DPP,VDST,VSRC,,,,DPP8_SEL,FI,,,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
VOP1:DPP8,91,N/A,V_FLOOR_F16_DPP,VDST,VSRC,,,,DPP8_SEL,FI,,,,
VOP1:DPP8,36,N/A,V_FLOOR_F32_DPP,VDST,VSRC,,,,DPP8_SEL,FI,,,,
VOP1:DPP8,95,N/A,V_FRACT_F16_DPP,VDST,VSRC,,,,DPP8_SEL,FI,,,,
VOP1:DPP8,32,N/A,V_FRACT_F32_DPP,VDST,VSRC,,,,DPP8_SEL,FI,,,,
VOP1:DPP8,90,N/A,V_FREXP_EXP_I16_F16_DPP,VDST,VSRC,,,,DPP8_SEL,FI,,,,
VOP1:DPP8,63,N/A,V_FREXP_EXP_I32_F32_DPP,VDST,VSRC,,,,DPP8_SEL,FI,,,,
VOP1:DPP8,89,N/A,V_FREXP_MANT_F16_DPP,VDST,VSRC,,,,DPP8_SEL,FI,,,,
VOP1:DPP8,64,N/A,V_FREXP_MANT_F32_DPP,VDST,VSRC,,,,DPP8_SEL,FI,,,,
VOP1:DPP8,87,N/A,V_LOG_F16_DPP,VDST,VSRC,,,,DPP8_SEL,FI,,,,
VOP1:DPP8,39,N/A,V_LOG_F32_DPP,VDST,VSRC,,,,DPP8_SEL,FI,,,,
VOP1:DPP8,1,N/A,V_MOV_B32_DPP,VDST,VSRC,,,,DPP8_SEL,FI,,,,
VOP1:DPP8,66,N/A,V_MOVRELD_B32_DPP,VDST,VSRC,,,,DPP8_SEL,FI,,,,
VOP1:DPP8,67,N/A,V_MOVRELS_B32_DPP,VDST,VSRC,,,,DPP8_SEL,FI,,,,
VOP1:DPP8,72,N/A,V_MOVRELSD_2_B32_DPP,VDST,VSRC,,,,DPP8_SEL,FI,,,,
VOP1:DPP8,68,N/A,V_MOVRELSD_B32_DPP,VDST,VSRC,,,,DPP8_SEL,FI,,,,
VOP1:DPP8,105,N/A,V_NOT_B16_DPP,VDST,VSRC,,,,DPP8_SEL,FI,,,,
VOP1:DPP8,55,N/A,V_NOT_B32_DPP,VDST,VSRC,,,,DPP8_SEL,FI,,,,
VOP1:DPP8,84,N/A,V_RCP_F16_DPP,VDST,VSRC,,,,DPP8_SEL,FI,,,,
VOP1:DPP8,42,N/A,V_RCP_F32_DPP,VDST,VSRC,,,,DPP8_SEL,FI,,,,
VOP1:DPP8,43,N/A,V_RCP_IFLAG_F32_DPP,VDST,VSRC,,,,DPP8_SEL,FI,,,,
VOP1:DPP8,94,N/A,V_RNDNE_F16_DPP,VDST,VSRC,,,,DPP8_SEL,FI,,,,
VOP1:DPP8,35,N/A,V_RNDNE_F32_DPP,VDST,VSRC,,,,DPP8_SEL,FI,,,,
VOP1:DPP8,86,N/A,V_RSQ_F16_DPP,VDST,VSRC,,,,DPP8_SEL,FI,,,,
VOP1:DPP8,46,N/A,V_RSQ_F32_DPP,VDST,VSRC,,,,DPP8_SEL,FI,,,,
VOP1:DPP8,98,N/A,V_SAT_PK_U8_I16_DPP,VDST,VSRC,,,,DPP8_SEL,FI,,,,
VOP1:DPP8,96,N/A,V_SIN_F16_DPP,VDST,VSRC,,,,DPP8_SEL,FI,,,,
VOP1:DPP8,53,N/A,V_SIN_F32_DPP,VDST,VSRC,,,,DPP8_SEL,FI,,,,
VOP1:DPP8,85,N/A,V_SQRT_F16_DPP,VDST,VSRC,,,,DPP8_SEL,FI,,,,
VOP1:DPP8,51,N/A,V_SQRT_F32_DPP,VDST,VSRC,,,,DPP8_SEL,FI,,,,
VOP1:DPP8,93,N/A,V_TRUNC_F16_DPP,VDST,VSRC,,,,DPP8_SEL,FI,,,,
VOP1:DPP8,33,N/A,V_TRUNC_F32_DPP,VDST,VSRC,,,,DPP8_SEL,FI,,,,
VOP3SD,32,N/A,V_ADD_CO_CI_U32,VDST,VCC,SRC0,VSRC1,,,,,,,
VOP3SD,766,N/A,V_MAD_U64_U32,VDST,SDST,SRC0,SRC1,,CLAMP,,,,,
VOP2,50,N/A,V_ADD_F16,VDST,,SRC0,VSRC1,,,,,,,
VOP2,3,N/A,V_ADD_F32,VDST,,SRC0,VSRC1,,,,,,,
VOP2,37,N/A,V_ADD_NC_U32,VDST,,SRC0,VSRC1,,,,,,,
VOP2,27,N/A,V_AND_B32,VDST,,SRC0,VSRC1,,,,,,,
VOP2,26,N/A,V_ASHRREV_I32,VDST,,SRC0:U32,VSRC1,,,,,,,
VOP2,1,N/A,V_CNDMASK_B32,VDST,,SRC0,VSRC1,,,,,,,
VOP2,47,N/A,V_CVT_PK_RTZ_F16_F32,VDST,,SRC0:F32,VSRC1:F32,,,,,,,
VOP2,N/A,N/A,V_CVT_PKRTZ_F16_F32,VDST,,SRC0:F32,VSRC1:F32,,,,,,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
VOP2,2,N/A,V_DOT2ACC_F32_F16,VDST,,SRC0:F16X2,VSRC1:F16X2,,,,,,,
VOP2,N/A,N/A,V_DOT2C_F32_F16,VDST,,SRC0:F16X2,VSRC1:F16X2,,,,,,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
VOP2,56,N/A,V_FMAAK_F16,VDST,,SRC0,VSRC1,,,,,,,
VOP2,45,N/A,V_FMAAK_F32,VDST,,SRC0,VSRC1,,,,,,,
VOP2,6,N/A,V_FMAC_DX9_ZERO_F32,VDST,,SRC0,VSRC1,,,,,,,
VOP2,54,N/A,V_FMAC_F16,VDST,,SRC0,VSRC1,,,,,,,
VOP2,43,N/A,V_FMAC_F32,VDST,,SRC0,VSRC1,,,,,,,
VOP2,N/A,N/A,V_FMAC_LEGACY_F32,VDST,,SRC0,VSRC1,,,,,,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
VOP2,55,N/A,V_FMAMK_F16,VDST,,SRC0,SIMM32,,,,,,,
VOP2,44,N/A,V_FMAMK_F32,VDST,,SRC0,SIMM32,,,,,,,
VOP2,59,N/A,V_LDEXP_F16,VDST,,SRC0,VSRC1:I16,,,,,,,
VOP2,24,N/A,V_LSHLREV_B32,VDST,,SRC0:U32,VSRC1,,,,,,,
VOP2,25,N/A,V_LSHRREV_B32,VDST,,SRC0:U32,VSRC1,,,,,,,
VOP2,57,N/A,V_MAX_F16,VDST,,SRC0,VSRC1,,,,,,,
VOP2,16,N/A,V_MAX_F32,VDST,,SRC0,VSRC1,,,,,,,
VOP2,18,N/A,V_MAX_I32,VDST,,SRC0,VSRC1,,,,,,,
VOP2,20,N/A,V_MAX_U32,VDST,,SRC0,VSRC1,,,,,,,
VOP2,58,N/A,V_MIN_F16,VDST,,SRC0,VSRC1,,,,,,,
VOP2,15,N/A,V_MIN_F32,VDST,,SRC0,VSRC1,,,,,,,
VOP2,17,N/A,V_MIN_I32,VDST,,SRC0,VSRC1,,,,,,,
VOP2,19,N/A,V_MIN_U32,VDST,,SRC0,VSRC1,,,,,,,
VOP2,7,N/A,V_MUL_DX9_ZERO_F32,VDST,,SRC0,VSRC1,,,,,,,
VOP2,53,N/A,V_MUL_F16,VDST,,SRC0,VSRC1,,,,,,,
VOP2,8,N/A,V_MUL_F32,VDST,,SRC0,VSRC1,,,,,,,
VOP2,10,N/A,V_MUL_HI_I32_I24,VDST,,SRC0,VSRC1,,,,,,,
VOP2,12,N/A,V_MUL_HI_U32_U24,VDST,,SRC0,VSRC1,,,,,,,
VOP2,9,N/A,V_MUL_I32_I24,VDST,,SRC0,VSRC1,,,,,,,
VOP2,N/A,N/A,V_MUL_LEGACY_F32,VDST,,SRC0,VSRC1,,,,,,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
VOP2,11,N/A,V_MUL_U32_U24,VDST,,SRC0,VSRC1,,,,,,,
VOP2,28,N/A,V_OR_B32,VDST,,SRC0,VSRC1,,,,,,,
VOP2,60,N/A,V_PK_FMAC_F16,VDST,,SRC0,VSRC1,,,,,,,
VOP2,33,N/A,V_SUB_CO_CI_U32,VDST,VCC,SRC0,VSRC1,,,,,,,
VOP2,51,N/A,V_SUB_F16,VDST,,SRC0,VSRC1,,,,,,,
VOP2,4,N/A,V_SUB_F32,VDST,,SRC0,VSRC1,,,,,,,
VOP2,38,N/A,V_SUB_NC_U32,VDST,,SRC0,VSRC1,,,,,,,
VOP2,34,N/A,V_SUBREV_CO_CI_U32,VDST,VCC,SRC0,VSRC1,,,,,,,
VOP2,52,N/A,V_SUBREV_F16,VDST,,SRC0,VSRC1,,,,,,,
VOP2,5,N/A,V_SUBREV_F32,VDST,,SRC0,VSRC1,,,,,,,
VOP2,39,N/A,V_SUBREV_NC_U32,VDST,,SRC0,VSRC1,,,,,,,
VOP2,30,N/A,V_XNOR_B32,VDST,,SRC0,VSRC1,,,,,,,
VOP2,29,N/A,V_XOR_B32,VDST,,SRC0,VSRC1,,,,,,,
VOP2:DPP16,32,N/A,V_ADD_CO_CI_U32_DPP,VDST,VCC,VSRC0,VSRC1,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOP2:DPP16,50,N/A,V_ADD_F16_DPP,VDST,,VSRC0:M,VSRC1:M,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOP2:DPP16,3,N/A,V_ADD_F32_DPP,VDST,,VSRC0:M,VSRC1:M,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOP2:DPP16,37,N/A,V_ADD_NC_U32_DPP,VDST,,VSRC0,VSRC1,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOP2:DPP16,27,N/A,V_AND_B32_DPP,VDST,,VSRC0,VSRC1,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOP2:DPP16,26,N/A,V_ASHRREV_I32_DPP,VDST,,VSRC0:U32,VSRC1,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOP2:DPP16,1,N/A,V_CNDMASK_B32_DPP,VDST,,VSRC0:M,VSRC1:M,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOP2:DPP16,47,N/A,V_CVT_PK_RTZ_F16_F32_DPP,VDST,,VSRC0:M:F32,VSRC1:M:F32,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOP2:DPP16,N/A,N/A,V_CVT_PKRTZ_F16_F32_DPP,VDST,,VSRC0:M:F32,VSRC1:M:F32,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
VOP2:DPP16,2,N/A,V_DOT2ACC_F32_F16_DPP,VDST,,VSRC0:M:F16X2,VSRC1:M:F16X2,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOP2:DPP16,N/A,N/A,V_DOT2C_F32_F16_DPP,VDST,,VSRC0:M:F16X2,VSRC1:M:F16X2,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
VOP2:DPP16,54,N/A,V_FMAC_F16_DPP,VDST,,VSRC0:M,VSRC1:M,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOP2:DPP16,43,N/A,V_FMAC_F32_DPP,VDST,,VSRC0:M,VSRC1:M,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOP2:DPP16,59,N/A,V_LDEXP_F16_DPP,VDST,,VSRC0:M,VSRC1:I16,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOP2:DPP16,24,N/A,V_LSHLREV_B32_DPP,VDST,,VSRC0:U32,VSRC1,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOP2:DPP16,25,N/A,V_LSHRREV_B32_DPP,VDST,,VSRC0:U32,VSRC1,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOP2:DPP16,57,N/A,V_MAX_F16_DPP,VDST,,VSRC0:M,VSRC1:M,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOP2:DPP16,16,N/A,V_MAX_F32_DPP,VDST,,VSRC0:M,VSRC1:M,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOP2:DPP16,18,N/A,V_MAX_I32_DPP,VDST,,VSRC0,VSRC1,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOP2:DPP16,20,N/A,V_MAX_U32_DPP,VDST,,VSRC0,VSRC1,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOP2:DPP16,58,N/A,V_MIN_F16_DPP,VDST,,VSRC0:M,VSRC1:M,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOP2:DPP16,15,N/A,V_MIN_F32_DPP,VDST,,VSRC0:M,VSRC1:M,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOP2:DPP16,17,N/A,V_MIN_I32_DPP,VDST,,VSRC0,VSRC1,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOP2:DPP16,19,N/A,V_MIN_U32_DPP,VDST,,VSRC0,VSRC1,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOP2:DPP16,7,N/A,V_MUL_DX9_ZERO_F32_DPP,VDST,,VSRC0:M,VSRC1:M,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOP2:DPP16,53,N/A,V_MUL_F16_DPP,VDST,,VSRC0:M,VSRC1:M,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOP2:DPP16,8,N/A,V_MUL_F32_DPP,VDST,,VSRC0:M,VSRC1:M,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOP2:DPP16,10,N/A,V_MUL_HI_I32_I24_DPP,VDST,,VSRC0,VSRC1,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOP2:DPP16,12,N/A,V_MUL_HI_U32_U24_DPP,VDST,,VSRC0,VSRC1,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOP2:DPP16,9,N/A,V_MUL_I32_I24_DPP,VDST,,VSRC0,VSRC1,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOP2:DPP16,N/A,N/A,V_MUL_LEGACY_F32_DPP,VDST,,VSRC0:M,VSRC1:M,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
VOP2:DPP16,11,N/A,V_MUL_U32_U24_DPP,VDST,,VSRC0,VSRC1,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOP2:DPP16,28,N/A,V_OR_B32_DPP,VDST,,VSRC0,VSRC1,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOP2:DPP16,33,N/A,V_SUB_CO_CI_U32_DPP,VDST,VCC,VSRC0,VSRC1,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOP2:DPP16,51,N/A,V_SUB_F16_DPP,VDST,,VSRC0:M,VSRC1:M,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOP2:DPP16,4,N/A,V_SUB_F32_DPP,VDST,,VSRC0:M,VSRC1:M,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOP2:DPP16,38,N/A,V_SUB_NC_U32_DPP,VDST,,VSRC0,VSRC1,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOP2:DPP16,34,N/A,V_SUBREV_CO_CI_U32_DPP,VDST,VCC,VSRC0,VSRC1,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOP2:DPP16,52,N/A,V_SUBREV_F16_DPP,VDST,,VSRC0:M,VSRC1:M,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOP2:DPP16,5,N/A,V_SUBREV_F32_DPP,VDST,,VSRC0:M,VSRC1:M,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOP2:DPP16,39,N/A,V_SUBREV_NC_U32_DPP,VDST,,VSRC0,VSRC1,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOP2:DPP16,30,N/A,V_XNOR_B32_DPP,VDST,,VSRC0,VSRC1,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOP2:DPP16,29,N/A,V_XOR_B32_DPP,VDST,,VSRC0,VSRC1,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOP2:DPP8,32,N/A,V_ADD_CO_CI_U32_DPP,VDST,VCC,VSRC0,VSRC1,,DPP8_SEL,FI,,,,
VOP2:DPP8,50,N/A,V_ADD_F16_DPP,VDST,,VSRC0,VSRC1,,DPP8_SEL,FI,,,,
VOP2:DPP8,3,N/A,V_ADD_F32_DPP,VDST,,VSRC0,VSRC1,,DPP8_SEL,FI,,,,
VOP2:DPP8,37,N/A,V_ADD_NC_U32_DPP,VDST,,VSRC0,VSRC1,,DPP8_SEL,FI,,,,
VOP2:DPP8,27,N/A,V_AND_B32_DPP,VDST,,VSRC0,VSRC1,,DPP8_SEL,FI,,,,
VOP2:DPP8,26,N/A,V_ASHRREV_I32_DPP,VDST,,VSRC0:U32,VSRC1,,DPP8_SEL,FI,,,,
VOP2:DPP8,1,N/A,V_CNDMASK_B32_DPP,VDST,,VSRC0,VSRC1,,DPP8_SEL,FI,,,,
VOP2:DPP8,47,N/A,V_CVT_PK_RTZ_F16_F32_DPP,VDST,,VSRC0:F32,VSRC1:F32,,DPP8_SEL,FI,,,,
VOP2:DPP8,N/A,N/A,V_CVT_PKRTZ_F16_F32_DPP,VDST,,VSRC0:F32,VSRC1:F32,,DPP8_SEL,FI,,,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
VOP2:DPP8,2,N/A,V_DOT2ACC_F32_F16_DPP,VDST,,VSRC0:F16X2,VSRC1:F16X2,,DPP8_SEL,FI,,,,
VOP2:DPP8,N/A,N/A,V_DOT2C_F32_F16_DPP,VDST,,VSRC0:F16X2,VSRC1:F16X2,,DPP8_SEL,FI,,,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
VOP2:DPP8,54,N/A,V_FMAC_F16_DPP,VDST,,VSRC0,VSRC1,,DPP8_SEL,FI,,,,
VOP2:DPP8,43,N/A,V_FMAC_F32_DPP,VDST,,VSRC0,VSRC1,,DPP8_SEL,FI,,,,
VOP2:DPP8,59,N/A,V_LDEXP_F16_DPP,VDST,,VSRC0,VSRC1:I16,,DPP8_SEL,FI,,,,
VOP2:DPP8,24,N/A,V_LSHLREV_B32_DPP,VDST,,VSRC0:U32,VSRC1,,DPP8_SEL,FI,,,,
VOP2:DPP8,25,N/A,V_LSHRREV_B32_DPP,VDST,,VSRC0:U32,VSRC1,,DPP8_SEL,FI,,,,
VOP2:DPP8,57,N/A,V_MAX_F16_DPP,VDST,,VSRC0,VSRC1,,DPP8_SEL,FI,,,,
VOP2:DPP8,16,N/A,V_MAX_F32_DPP,VDST,,VSRC0,VSRC1,,DPP8_SEL,FI,,,,
VOP2:DPP8,18,N/A,V_MAX_I32_DPP,VDST,,VSRC0,VSRC1,,DPP8_SEL,FI,,,,
VOP2:DPP8,20,N/A,V_MAX_U32_DPP,VDST,,VSRC0,VSRC1,,DPP8_SEL,FI,,,,
VOP2:DPP8,58,N/A,V_MIN_F16_DPP,VDST,,VSRC0,VSRC1,,DPP8_SEL,FI,,,,
VOP2:DPP8,15,N/A,V_MIN_F32_DPP,VDST,,VSRC0,VSRC1,,DPP8_SEL,FI,,,,
VOP2:DPP8,17,N/A,V_MIN_I32_DPP,VDST,,VSRC0,VSRC1,,DPP8_SEL,FI,,,,
VOP2:DPP8,19,N/A,V_MIN_U32_DPP,VDST,,VSRC0,VSRC1,,DPP8_SEL,FI,,,,
VOP2:DPP8,7,N/A,V_MUL_DX9_ZERO_F32_DPP,VDST,,VSRC0,VSRC1,,DPP8_SEL,FI,,,,
VOP2:DPP8,53,N/A,V_MUL_F16_DPP,VDST,,VSRC0,VSRC1,,DPP8_SEL,FI,,,,
VOP2:DPP8,8,N/A,V_MUL_F32_DPP,VDST,,VSRC0,VSRC1,,DPP8_SEL,FI,,,,
VOP2:DPP8,10,N/A,V_MUL_HI_I32_I24_DPP,VDST,,VSRC0,VSRC1,,DPP8_SEL,FI,,,,
VOP2:DPP8,12,N/A,V_MUL_HI_U32_U24_DPP,VDST,,VSRC0,VSRC1,,DPP8_SEL,FI,,,,
VOP2:DPP8,9,N/A,V_MUL_I32_I24_DPP,VDST,,VSRC0,VSRC1,,DPP8_SEL,FI,,,,
VOP2:DPP8,N/A,N/A,V_MUL_LEGACY_F32_DPP,VDST,,VSRC0,VSRC1,,DPP8_SEL,FI,,,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
VOP2:DPP8,11,N/A,V_MUL_U32_U24_DPP,VDST,,VSRC0,VSRC1,,DPP8_SEL,FI,,,,
VOP2:DPP8,28,N/A,V_OR_B32_DPP,VDST,,VSRC0,VSRC1,,DPP8_SEL,FI,,,,
VOP2:DPP8,33,N/A,V_SUB_CO_CI_U32_DPP,VDST,VCC,VSRC0,VSRC1,,DPP8_SEL,FI,,,,
VOP2:DPP8,51,N/A,V_SUB_F16_DPP,VDST,,VSRC0,VSRC1,,DPP8_SEL,FI,,,,
VOP2:DPP8,4,N/A,V_SUB_F32_DPP,VDST,,VSRC0,VSRC1,,DPP8_SEL,FI,,,,
VOP2:DPP8,38,N/A,V_SUB_NC_U32_DPP,VDST,,VSRC0,VSRC1,,DPP8_SEL,FI,,,,
VOP2:DPP8,34,N/A,V_SUBREV_CO_CI_U32_DPP,VDST,VCC,VSRC0,VSRC1,,DPP8_SEL,FI,,,,
VOP2:DPP8,52,N/A,V_SUBREV_F16_DPP,VDST,,VSRC0,VSRC1,,DPP8_SEL,FI,,,,
VOP2:DPP8,5,N/A,V_SUBREV_F32_DPP,VDST,,VSRC0,VSRC1,,DPP8_SEL,FI,,,,
VOP2:DPP8,39,N/A,V_SUBREV_NC_U32_DPP,VDST,,VSRC0,VSRC1,,DPP8_SEL,FI,,,,
VOP2:DPP8,30,N/A,V_XNOR_B32_DPP,VDST,,VSRC0,VSRC1,,DPP8_SEL,FI,,,,
VOP2:DPP8,29,N/A,V_XOR_B32_DPP,VDST,,VSRC0,VSRC1,,DPP8_SEL,FI,,,,
VOP3,597,N/A,V_ADD3_U32,VDST,,SRC0,SRC1,,,,,,,
VOP3,32,N/A,V_ADD_CO_CI_U32_E64,VDST,SDST,SRC0,SRC1,,CLAMP,,,,,
VOP3,768,N/A,V_ADD_CO_U32,VDST,SDST,SRC0,SRC1,,CLAMP,,,,,
VOP3,50,N/A,V_ADD_F16_E64,VDST,,SRC0:M,SRC1:M,,CLAMP,OMOD,,,,
VOP3,3,N/A,V_ADD_F32_E64,VDST,,SRC0:M,SRC1:M,,CLAMP,OMOD,,,,
VOP3,807,N/A,V_ADD_F64,VDST,,SRC0:M,SRC1:M,,CLAMP,OMOD,,,,
VOP3,583,N/A,V_ADD_LSHL_U32,VDST,,SRC0,SRC1,,,,,,,
VOP3,781,N/A,V_ADD_NC_I16,VDST,,SRC0,SRC1,,OP_SEL,CLAMP,,,,
VOP3,806,N/A,V_ADD_NC_I32,VDST,,SRC0,SRC1,,CLAMP,,,,,
VOP3,771,N/A,V_ADD_NC_U16,VDST,,SRC0,SRC1,,OP_SEL,CLAMP,,,,
VOP3,37,N/A,V_ADD_NC_U32_E64,VDST,,SRC0,SRC1,,CLAMP,,,,,
VOP3,534,N/A,V_ALIGNBIT_B32,VDST,,SRC0,SRC1,,,,,,,
VOP3,535,N/A,V_ALIGNBYTE_B32,VDST,,SRC0,SRC1,,,,,,,
VOP3,866,N/A,V_AND_B16,VDST,,SRC0,SRC1,,,,,,,
VOP3,27,N/A,V_AND_B32_E64,VDST,,SRC0,SRC1,,,,,,,
VOP3,599,N/A,V_AND_OR_B32,VDST,,SRC0,SRC1,,,,,,,
VOP3,826,N/A,V_ASHRREV_I16,VDST,,SRC0:U16,SRC1,,,,,,,
VOP3,26,N/A,V_ASHRREV_I32_E64,VDST,,SRC0:U32,SRC1,,,,,,,
VOP3,830,N/A,V_ASHRREV_I64,VDST,,SRC0:U32,SRC1,,,,,,,
VOP3,798,N/A,V_BCNT_U32_B32,VDST,,SRC0,SRC1,,,,,,,
VOP3,529,N/A,V_BFE_I32,VDST,,SRC0,SRC1:U32,,,,,,,
VOP3,528,N/A,V_BFE_U32,VDST,,SRC0,SRC1,,,,,,,
VOP3,530,N/A,V_BFI_B32,VDST,,SRC0,SRC1,,,,,,,
VOP3,797,N/A,V_BFM_B32,VDST,,SRC0,SRC1,,,,,,,
VOP3,56,N/A,V_BFREV_B32_E64,VDST,,SRC,,,,,,,,
VOP3,92,N/A,V_CEIL_F16_E64,VDST,,SRC:M,,,CLAMP,OMOD,,,,
VOP3,34,N/A,V_CEIL_F32_E64,VDST,,SRC:M,,,CLAMP,OMOD,,,,
VOP3,24,N/A,V_CEIL_F64_E64,VDST,,SRC:M,,,CLAMP,OMOD,,,,
VOP3,59,N/A,V_CLS_I32_E64,VDST,,SRC,,,,,,,,
VOP3,57,N/A,V_CLZ_I32_U32_E64,VDST,,SRC,,,,,,,,
VOP3,125,N/A,V_CMP_CLASS_F16_E64,SDST,,SRC0:M,SRC1:B16,,,,,,,
VOP3,126,N/A,V_CMP_CLASS_F32_E64,SDST,,SRC0:M,SRC1:B32,,,,,,,
VOP3,127,N/A,V_CMP_CLASS_F64_E64,SDST,,SRC0:M,SRC1:B32,,,,,,,
VOP3,2,N/A,V_CMP_EQ_F16_E64,SDST,,SRC0:M,SRC1:M,,CLAMP,,,,,
VOP3,18,N/A,V_CMP_EQ_F32_E64,SDST,,SRC0:M,SRC1:M,,CLAMP,,,,,
VOP3,34,N/A,V_CMP_EQ_F64_E64,SDST,,SRC0:M,SRC1:M,,CLAMP,,,,,
VOP3,50,N/A,V_CMP_EQ_I16_E64,SDST,,SRC0,SRC1,,,,,,,
VOP3,66,N/A,V_CMP_EQ_I32_E64,SDST,,SRC0,SRC1,,,,,,,
VOP3,82,N/A,V_CMP_EQ_I64_E64,SDST,,SRC0,SRC1,,,,,,,
VOP3,58,N/A,V_CMP_EQ_U16_E64,SDST,,SRC0,SRC1,,,,,,,
VOP3,74,N/A,V_CMP_EQ_U32_E64,SDST,,SRC0,SRC1,,,,,,,
VOP3,90,N/A,V_CMP_EQ_U64_E64,SDST,,SRC0,SRC1,,,,,,,
VOP3,0,N/A,V_CMP_F_F16_E64,SDST,,SRC0:M,SRC1:M,,CLAMP,,,,,
VOP3,16,N/A,V_CMP_F_F32_E64,SDST,,SRC0:M,SRC1:M,,CLAMP,,,,,
VOP3,32,N/A,V_CMP_F_F64_E64,SDST,,SRC0:M,SRC1:M,,CLAMP,,,,,
VOP3,64,N/A,V_CMP_F_I32_E64,SDST,,SRC0,SRC1,,,,,,,
VOP3,80,N/A,V_CMP_F_I64_E64,SDST,,SRC0,SRC1,,,,,,,
VOP3,72,N/A,V_CMP_F_U32_E64,SDST,,SRC0,SRC1,,,,,,,
VOP3,88,N/A,V_CMP_F_U64_E64,SDST,,SRC0,SRC1,,,,,,,
VOP3,6,N/A,V_CMP_GE_F16_E64,SDST,,SRC0:M,SRC1:M,,CLAMP,,,,,
VOP3,22,N/A,V_CMP_GE_F32_E64,SDST,,SRC0:M,SRC1:M,,CLAMP,,,,,
VOP3,38,N/A,V_CMP_GE_F64_E64,SDST,,SRC0:M,SRC1:M,,CLAMP,,,,,
VOP3,54,N/A,V_CMP_GE_I16_E64,SDST,,SRC0,SRC1,,,,,,,
VOP3,70,N/A,V_CMP_GE_I32_E64,SDST,,SRC0,SRC1,,,,,,,
VOP3,86,N/A,V_CMP_GE_I64_E64,SDST,,SRC0,SRC1,,,,,,,
VOP3,62,N/A,V_CMP_GE_U16_E64,SDST,,SRC0,SRC1,,,,,,,
VOP3,78,N/A,V_CMP_GE_U32_E64,SDST,,SRC0,SRC1,,,,,,,
VOP3,94,N/A,V_CMP_GE_U64_E64,SDST,,SRC0,SRC1,,,,,,,
VOP3,4,N/A,V_CMP_GT_F16_E64,SDST,,SRC0:M,SRC1:M,,CLAMP,,,,,
VOP3,20,N/A,V_CMP_GT_F32_E64,SDST,,SRC0:M,SRC1:M,,CLAMP,,,,,
VOP3,36,N/A,V_CMP_GT_F64_E64,SDST,,SRC0:M,SRC1:M,,CLAMP,,,,,
VOP3,52,N/A,V_CMP_GT_I16_E64,SDST,,SRC0,SRC1,,,,,,,
VOP3,68,N/A,V_CMP_GT_I32_E64,SDST,,SRC0,SRC1,,,,,,,
VOP3,84,N/A,V_CMP_GT_I64_E64,SDST,,SRC0,SRC1,,,,,,,
VOP3,60,N/A,V_CMP_GT_U16_E64,SDST,,SRC0,SRC1,,,,,,,
VOP3,76,N/A,V_CMP_GT_U32_E64,SDST,,SRC0,SRC1,,,,,,,
VOP3,92,N/A,V_CMP_GT_U64_E64,SDST,,SRC0,SRC1,,,,,,,
VOP3,3,N/A,V_CMP_LE_F16_E64,SDST,,SRC0:M,SRC1:M,,CLAMP,,,,,
VOP3,19,N/A,V_CMP_LE_F32_E64,SDST,,SRC0:M,SRC1:M,,CLAMP,,,,,
VOP3,35,N/A,V_CMP_LE_F64_E64,SDST,,SRC0:M,SRC1:M,,CLAMP,,,,,
VOP3,51,N/A,V_CMP_LE_I16_E64,SDST,,SRC0,SRC1,,,,,,,
VOP3,67,N/A,V_CMP_LE_I32_E64,SDST,,SRC0,SRC1,,,,,,,
VOP3,83,N/A,V_CMP_LE_I64_E64,SDST,,SRC0,SRC1,,,,,,,
VOP3,59,N/A,V_CMP_LE_U16_E64,SDST,,SRC0,SRC1,,,,,,,
VOP3,75,N/A,V_CMP_LE_U32_E64,SDST,,SRC0,SRC1,,,,,,,
VOP3,91,N/A,V_CMP_LE_U64_E64,SDST,,SRC0,SRC1,,,,,,,
VOP3,5,N/A,V_CMP_LG_F16_E64,SDST,,SRC0:M,SRC1:M,,CLAMP,,,,,
VOP3,21,N/A,V_CMP_LG_F32_E64,SDST,,SRC0:M,SRC1:M,,CLAMP,,,,,
VOP3,37,N/A,V_CMP_LG_F64_E64,SDST,,SRC0:M,SRC1:M,,CLAMP,,,,,
VOP3,1,N/A,V_CMP_LT_F16_E64,SDST,,SRC0:M,SRC1:M,,CLAMP,,,,,
VOP3,17,N/A,V_CMP_LT_F32_E64,SDST,,SRC0:M,SRC1:M,,CLAMP,,,,,
VOP3,33,N/A,V_CMP_LT_F64_E64,SDST,,SRC0:M,SRC1:M,,CLAMP,,,,,
VOP3,49,N/A,V_CMP_LT_I16_E64,SDST,,SRC0,SRC1,,,,,,,
VOP3,65,N/A,V_CMP_LT_I32_E64,SDST,,SRC0,SRC1,,,,,,,
VOP3,81,N/A,V_CMP_LT_I64_E64,SDST,,SRC0,SRC1,,,,,,,
VOP3,57,N/A,V_CMP_LT_U16_E64,SDST,,SRC0,SRC1,,,,,,,
VOP3,73,N/A,V_CMP_LT_U32_E64,SDST,,SRC0,SRC1,,,,,,,
VOP3,89,N/A,V_CMP_LT_U64_E64,SDST,,SRC0,SRC1,,,,,,,
VOP3,53,N/A,V_CMP_NE_I16_E64,SDST,,SRC0,SRC1,,,,,,,
VOP3,69,N/A,V_CMP_NE_I32_E64,SDST,,SRC0,SRC1,,,,,,,
VOP3,85,N/A,V_CMP_NE_I64_E64,SDST,,SRC0,SRC1,,,,,,,
VOP3,61,N/A,V_CMP_NE_U16_E64,SDST,,SRC0,SRC1,,,,,,,
VOP3,77,N/A,V_CMP_NE_U32_E64,SDST,,SRC0,SRC1,,,,,,,
VOP3,93,N/A,V_CMP_NE_U64_E64,SDST,,SRC0,SRC1,,,,,,,
VOP3,13,N/A,V_CMP_NEQ_F16_E64,SDST,,SRC0:M,SRC1:M,,CLAMP,,,,,
VOP3,29,N/A,V_CMP_NEQ_F32_E64,SDST,,SRC0:M,SRC1:M,,CLAMP,,,,,
VOP3,45,N/A,V_CMP_NEQ_F64_E64,SDST,,SRC0:M,SRC1:M,,CLAMP,,,,,
VOP3,9,N/A,V_CMP_NGE_F16_E64,SDST,,SRC0:M,SRC1:M,,CLAMP,,,,,
VOP3,25,N/A,V_CMP_NGE_F32_E64,SDST,,SRC0:M,SRC1:M,,CLAMP,,,,,
VOP3,41,N/A,V_CMP_NGE_F64_E64,SDST,,SRC0:M,SRC1:M,,CLAMP,,,,,
VOP3,11,N/A,V_CMP_NGT_F16_E64,SDST,,SRC0:M,SRC1:M,,CLAMP,,,,,
VOP3,27,N/A,V_CMP_NGT_F32_E64,SDST,,SRC0:M,SRC1:M,,CLAMP,,,,,
VOP3,43,N/A,V_CMP_NGT_F64_E64,SDST,,SRC0:M,SRC1:M,,CLAMP,,,,,
VOP3,12,N/A,V_CMP_NLE_F16_E64,SDST,,SRC0:M,SRC1:M,,CLAMP,,,,,
VOP3,28,N/A,V_CMP_NLE_F32_E64,SDST,,SRC0:M,SRC1:M,,CLAMP,,,,,
VOP3,44,N/A,V_CMP_NLE_F64_E64,SDST,,SRC0:M,SRC1:M,,CLAMP,,,,,
VOP3,10,N/A,V_CMP_NLG_F16_E64,SDST,,SRC0:M,SRC1:M,,CLAMP,,,,,
VOP3,26,N/A,V_CMP_NLG_F32_E64,SDST,,SRC0:M,SRC1:M,,CLAMP,,,,,
VOP3,42,N/A,V_CMP_NLG_F64_E64,SDST,,SRC0:M,SRC1:M,,CLAMP,,,,,
VOP3,14,N/A,V_CMP_NLT_F16_E64,SDST,,SRC0:M,SRC1:M,,CLAMP,,,,,
VOP3,30,N/A,V_CMP_NLT_F32_E64,SDST,,SRC0:M,SRC1:M,,CLAMP,,,,,
VOP3,46,N/A,V_CMP_NLT_F64_E64,SDST,,SRC0:M,SRC1:M,,CLAMP,,,,,
VOP3,7,N/A,V_CMP_O_F16_E64,SDST,,SRC0:M,SRC1:M,,CLAMP,,,,,
VOP3,23,N/A,V_CMP_O_F32_E64,SDST,,SRC0:M,SRC1:M,,CLAMP,,,,,
VOP3,39,N/A,V_CMP_O_F64_E64,SDST,,SRC0:M,SRC1:M,,CLAMP,,,,,
VOP3,15,N/A,V_CMP_T_F16_E64,SDST,,SRC0:M,SRC1:M,,CLAMP,,,,,
VOP3,31,N/A,V_CMP_T_F32_E64,SDST,,SRC0:M,SRC1:M,,CLAMP,,,,,
VOP3,47,N/A,V_CMP_T_F64_E64,SDST,,SRC0:M,SRC1:M,,CLAMP,,,,,
VOP3,71,N/A,V_CMP_T_I32_E64,SDST,,SRC0,SRC1,,,,,,,
VOP3,87,N/A,V_CMP_T_I64_E64,SDST,,SRC0,SRC1,,,,,,,
VOP3,79,N/A,V_CMP_T_U32_E64,SDST,,SRC0,SRC1,,,,,,,
VOP3,95,N/A,V_CMP_T_U64_E64,SDST,,SRC0,SRC1,,,,,,,
VOP3,N/A,N/A,V_CMP_TRU_F16_E64,SDST,,SRC0:M,SRC1:M,,CLAMP,,,,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
VOP3,N/A,N/A,V_CMP_TRU_F32_E64,SDST,,SRC0:M,SRC1:M,,CLAMP,,,,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
VOP3,N/A,N/A,V_CMP_TRU_F64_E64,SDST,,SRC0:M,SRC1:M,,CLAMP,,,,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
VOP3,8,N/A,V_CMP_U_F16_E64,SDST,,SRC0:M,SRC1:M,,CLAMP,,,,,
VOP3,24,N/A,V_CMP_U_F32_E64,SDST,,SRC0:M,SRC1:M,,CLAMP,,,,,
VOP3,40,N/A,V_CMP_U_F64_E64,SDST,,SRC0:M,SRC1:M,,CLAMP,,,,,
VOP3,253,N/A,V_CMPX_CLASS_F16_E64,,,SRC0:M,SRC1:B16,,,,,,,
VOP3,254,N/A,V_CMPX_CLASS_F32_E64,,,SRC0:M,SRC1:B32,,,,,,,
VOP3,255,N/A,V_CMPX_CLASS_F64_E64,,,SRC0:M,SRC1:B32,,,,,,,
VOP3,130,N/A,V_CMPX_EQ_F16_E64,,,SRC0:M,SRC1:M,,CLAMP,,,,,
VOP3,146,N/A,V_CMPX_EQ_F32_E64,,,SRC0:M,SRC1:M,,CLAMP,,,,,
VOP3,162,N/A,V_CMPX_EQ_F64_E64,,,SRC0:M,SRC1:M,,CLAMP,,,,,
VOP3,178,N/A,V_CMPX_EQ_I16_E64,,,SRC0,SRC1,,,,,,,
VOP3,194,N/A,V_CMPX_EQ_I32_E64,,,SRC0,SRC1,,,,,,,
VOP3,210,N/A,V_CMPX_EQ_I64_E64,,,SRC0,SRC1,,,,,,,
VOP3,186,N/A,V_CMPX_EQ_U16_E64,,,SRC0,SRC1,,,,,,,
VOP3,202,N/A,V_CMPX_EQ_U32_E64,,,SRC0,SRC1,,,,,,,
VOP3,218,N/A,V_CMPX_EQ_U64_E64,,,SRC0,SRC1,,,,,,,
VOP3,128,N/A,V_CMPX_F_F16_E64,,,SRC0:M,SRC1:M,,CLAMP,,,,,
VOP3,144,N/A,V_CMPX_F_F32_E64,,,SRC0:M,SRC1:M,,CLAMP,,,,,
VOP3,160,N/A,V_CMPX_F_F64_E64,,,SRC0:M,SRC1:M,,CLAMP,,,,,
VOP3,192,N/A,V_CMPX_F_I32_E64,,,SRC0,SRC1,,,,,,,
VOP3,208,N/A,V_CMPX_F_I64_E64,,,SRC0,SRC1,,,,,,,
VOP3,200,N/A,V_CMPX_F_U32_E64,,,SRC0,SRC1,,,,,,,
VOP3,216,N/A,V_CMPX_F_U64_E64,,,SRC0,SRC1,,,,,,,
VOP3,134,N/A,V_CMPX_GE_F16_E64,,,SRC0:M,SRC1:M,,CLAMP,,,,,
VOP3,150,N/A,V_CMPX_GE_F32_E64,,,SRC0:M,SRC1:M,,CLAMP,,,,,
VOP3,166,N/A,V_CMPX_GE_F64_E64,,,SRC0:M,SRC1:M,,CLAMP,,,,,
VOP3,182,N/A,V_CMPX_GE_I16_E64,,,SRC0,SRC1,,,,,,,
VOP3,198,N/A,V_CMPX_GE_I32_E64,,,SRC0,SRC1,,,,,,,
VOP3,214,N/A,V_CMPX_GE_I64_E64,,,SRC0,SRC1,,,,,,,
VOP3,190,N/A,V_CMPX_GE_U16_E64,,,SRC0,SRC1,,,,,,,
VOP3,206,N/A,V_CMPX_GE_U32_E64,,,SRC0,SRC1,,,,,,,
VOP3,222,N/A,V_CMPX_GE_U64_E64,,,SRC0,SRC1,,,,,,,
VOP3,132,N/A,V_CMPX_GT_F16_E64,,,SRC0:M,SRC1:M,,CLAMP,,,,,
VOP3,148,N/A,V_CMPX_GT_F32_E64,,,SRC0:M,SRC1:M,,CLAMP,,,,,
VOP3,164,N/A,V_CMPX_GT_F64_E64,,,SRC0:M,SRC1:M,,CLAMP,,,,,
VOP3,180,N/A,V_CMPX_GT_I16_E64,,,SRC0,SRC1,,,,,,,
VOP3,196,N/A,V_CMPX_GT_I32_E64,,,SRC0,SRC1,,,,,,,
VOP3,212,N/A,V_CMPX_GT_I64_E64,,,SRC0,SRC1,,,,,,,
VOP3,188,N/A,V_CMPX_GT_U16_E64,,,SRC0,SRC1,,,,,,,
VOP3,204,N/A,V_CMPX_GT_U32_E64,,,SRC0,SRC1,,,,,,,
VOP3,220,N/A,V_CMPX_GT_U64_E64,,,SRC0,SRC1,,,,,,,
VOP3,131,N/A,V_CMPX_LE_F16_E64,,,SRC0:M,SRC1:M,,CLAMP,,,,,
VOP3,147,N/A,V_CMPX_LE_F32_E64,,,SRC0:M,SRC1:M,,CLAMP,,,,,
VOP3,163,N/A,V_CMPX_LE_F64_E64,,,SRC0:M,SRC1:M,,CLAMP,,,,,
VOP3,179,N/A,V_CMPX_LE_I16_E64,,,SRC0,SRC1,,,,,,,
VOP3,195,N/A,V_CMPX_LE_I32_E64,,,SRC0,SRC1,,,,,,,
VOP3,211,N/A,V_CMPX_LE_I64_E64,,,SRC0,SRC1,,,,,,,
VOP3,187,N/A,V_CMPX_LE_U16_E64,,,SRC0,SRC1,,,,,,,
VOP3,203,N/A,V_CMPX_LE_U32_E64,,,SRC0,SRC1,,,,,,,
VOP3,219,N/A,V_CMPX_LE_U64_E64,,,SRC0,SRC1,,,,,,,
VOP3,133,N/A,V_CMPX_LG_F16_E64,,,SRC0:M,SRC1:M,,CLAMP,,,,,
VOP3,149,N/A,V_CMPX_LG_F32_E64,,,SRC0:M,SRC1:M,,CLAMP,,,,,
VOP3,165,N/A,V_CMPX_LG_F64_E64,,,SRC0:M,SRC1:M,,CLAMP,,,,,
VOP3,129,N/A,V_CMPX_LT_F16_E64,,,SRC0:M,SRC1:M,,CLAMP,,,,,
VOP3,145,N/A,V_CMPX_LT_F32_E64,,,SRC0:M,SRC1:M,,CLAMP,,,,,
VOP3,161,N/A,V_CMPX_LT_F64_E64,,,SRC0:M,SRC1:M,,CLAMP,,,,,
VOP3,177,N/A,V_CMPX_LT_I16_E64,,,SRC0,SRC1,,,,,,,
VOP3,193,N/A,V_CMPX_LT_I32_E64,,,SRC0,SRC1,,,,,,,
VOP3,209,N/A,V_CMPX_LT_I64_E64,,,SRC0,SRC1,,,,,,,
VOP3,185,N/A,V_CMPX_LT_U16_E64,,,SRC0,SRC1,,,,,,,
VOP3,201,N/A,V_CMPX_LT_U32_E64,,,SRC0,SRC1,,,,,,,
VOP3,217,N/A,V_CMPX_LT_U64_E64,,,SRC0,SRC1,,,,,,,
VOP3,181,N/A,V_CMPX_NE_I16_E64,,,SRC0,SRC1,,,,,,,
VOP3,197,N/A,V_CMPX_NE_I32_E64,,,SRC0,SRC1,,,,,,,
VOP3,213,N/A,V_CMPX_NE_I64_E64,,,SRC0,SRC1,,,,,,,
VOP3,189,N/A,V_CMPX_NE_U16_E64,,,SRC0,SRC1,,,,,,,
VOP3,205,N/A,V_CMPX_NE_U32_E64,,,SRC0,SRC1,,,,,,,
VOP3,221,N/A,V_CMPX_NE_U64_E64,,,SRC0,SRC1,,,,,,,
VOP3,141,N/A,V_CMPX_NEQ_F16_E64,,,SRC0:M,SRC1:M,,CLAMP,,,,,
VOP3,157,N/A,V_CMPX_NEQ_F32_E64,,,SRC0:M,SRC1:M,,CLAMP,,,,,
VOP3,173,N/A,V_CMPX_NEQ_F64_E64,,,SRC0:M,SRC1:M,,CLAMP,,,,,
VOP3,137,N/A,V_CMPX_NGE_F16_E64,,,SRC0:M,SRC1:M,,CLAMP,,,,,
VOP3,153,N/A,V_CMPX_NGE_F32_E64,,,SRC0:M,SRC1:M,,CLAMP,,,,,
VOP3,169,N/A,V_CMPX_NGE_F64_E64,,,SRC0:M,SRC1:M,,CLAMP,,,,,
VOP3,139,N/A,V_CMPX_NGT_F16_E64,,,SRC0:M,SRC1:M,,CLAMP,,,,,
VOP3,155,N/A,V_CMPX_NGT_F32_E64,,,SRC0:M,SRC1:M,,CLAMP,,,,,
VOP3,171,N/A,V_CMPX_NGT_F64_E64,,,SRC0:M,SRC1:M,,CLAMP,,,,,
VOP3,140,N/A,V_CMPX_NLE_F16_E64,,,SRC0:M,SRC1:M,,CLAMP,,,,,
VOP3,156,N/A,V_CMPX_NLE_F32_E64,,,SRC0:M,SRC1:M,,CLAMP,,,,,
VOP3,172,N/A,V_CMPX_NLE_F64_E64,,,SRC0:M,SRC1:M,,CLAMP,,,,,
VOP3,138,N/A,V_CMPX_NLG_F16_E64,,,SRC0:M,SRC1:M,,CLAMP,,,,,
VOP3,154,N/A,V_CMPX_NLG_F32_E64,,,SRC0:M,SRC1:M,,CLAMP,,,,,
VOP3,170,N/A,V_CMPX_NLG_F64_E64,,,SRC0:M,SRC1:M,,CLAMP,,,,,
VOP3,142,N/A,V_CMPX_NLT_F16_E64,,,SRC0:M,SRC1:M,,CLAMP,,,,,
VOP3,158,N/A,V_CMPX_NLT_F32_E64,,,SRC0:M,SRC1:M,,CLAMP,,,,,
VOP3,174,N/A,V_CMPX_NLT_F64_E64,,,SRC0:M,SRC1:M,,CLAMP,,,,,
VOP3,135,N/A,V_CMPX_O_F16_E64,,,SRC0:M,SRC1:M,,CLAMP,,,,,
VOP3,151,N/A,V_CMPX_O_F32_E64,,,SRC0:M,SRC1:M,,CLAMP,,,,,
VOP3,167,N/A,V_CMPX_O_F64_E64,,,SRC0:M,SRC1:M,,CLAMP,,,,,
VOP3,143,N/A,V_CMPX_T_F16_E64,,,SRC0:M,SRC1:M,,CLAMP,,,,,
VOP3,159,N/A,V_CMPX_T_F32_E64,,,SRC0:M,SRC1:M,,CLAMP,,,,,
VOP3,175,N/A,V_CMPX_T_F64_E64,,,SRC0:M,SRC1:M,,CLAMP,,,,,
VOP3,199,N/A,V_CMPX_T_I32_E64,,,SRC0,SRC1,,,,,,,
VOP3,215,N/A,V_CMPX_T_I64_E64,,,SRC0,SRC1,,,,,,,
VOP3,207,N/A,V_CMPX_T_U32_E64,,,SRC0,SRC1,,,,,,,
VOP3,223,N/A,V_CMPX_T_U64_E64,,,SRC0,SRC1,,,,,,,
VOP3,N/A,N/A,V_CMPX_TRU_F16_E64,,,SRC0:M,SRC1:M,,CLAMP,,,,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
VOP3,N/A,N/A,V_CMPX_TRU_F32_E64,,,SRC0:M,SRC1:M,,CLAMP,,,,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
VOP3,N/A,N/A,V_CMPX_TRU_F64_E64,,,SRC0:M,SRC1:M,,CLAMP,,,,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
VOP3,136,N/A,V_CMPX_U_F16_E64,,,SRC0:M,SRC1:M,,CLAMP,,,,,
VOP3,152,N/A,V_CMPX_U_F32_E64,,,SRC0:M,SRC1:M,,CLAMP,,,,,
VOP3,168,N/A,V_CMPX_U_F64_E64,,,SRC0:M,SRC1:M,,CLAMP,,,,,
VOP3,605,N/A,V_CNDMASK_B16,VDST,,SRC0:M,SRC1:M,,,,,,,
VOP3,1,N/A,V_CNDMASK_B32_E64,VDST,,SRC0:M,SRC1:M,,,,,,,
VOP3,97,N/A,V_COS_F16_E64,VDST,,SRC:M,,,CLAMP,OMOD,,,,
VOP3,54,N/A,V_COS_F32_E64,VDST,,SRC:M,,,CLAMP,OMOD,,,,
VOP3,58,N/A,V_CTZ_I32_B32_E64,VDST,,SRC,,,,,,,,
VOP3,524,N/A,V_CUBEID_F32,VDST,,SRC0:M,SRC1:M,,CLAMP,OMOD,,,,
VOP3,527,N/A,V_CUBEMA_F32,VDST,,SRC0:M,SRC1:M,,CLAMP,OMOD,,,,
VOP3,525,N/A,V_CUBESC_F32,VDST,,SRC0:M,SRC1:M,,CLAMP,OMOD,,,,
VOP3,526,N/A,V_CUBETC_F32,VDST,,SRC0:M,SRC1:M,,CLAMP,OMOD,,,,
VOP3,10,N/A,V_CVT_F16_F32_E64,VDST,,SRC:M,,,CLAMP,OMOD,,,,
VOP3,81,N/A,V_CVT_F16_I16_E64,VDST,,SRC,,,CLAMP,OMOD,,,,
VOP3,80,N/A,V_CVT_F16_U16_E64,VDST,,SRC,,,CLAMP,OMOD,,,,
VOP3,11,N/A,V_CVT_F32_F16_E64,VDST,,SRC:M,,,CLAMP,OMOD,,,,
VOP3,15,N/A,V_CVT_F32_F64_E64,VDST,,SRC:M,,,CLAMP,OMOD,,,,
VOP3,5,N/A,V_CVT_F32_I32_E64,VDST,,SRC,,,CLAMP,OMOD,,,,
VOP3,6,N/A,V_CVT_F32_U32_E64,VDST,,SRC,,,CLAMP,OMOD,,,,
VOP3,17,N/A,V_CVT_F32_UBYTE0_E64,VDST,,SRC,,,CLAMP,OMOD,,,,
VOP3,18,N/A,V_CVT_F32_UBYTE1_E64,VDST,,SRC,,,CLAMP,OMOD,,,,
VOP3,19,N/A,V_CVT_F32_UBYTE2_E64,VDST,,SRC,,,CLAMP,OMOD,,,,
VOP3,20,N/A,V_CVT_F32_UBYTE3_E64,VDST,,SRC,,,CLAMP,OMOD,,,,
VOP3,16,N/A,V_CVT_F64_F32_E64,VDST,,SRC:M,,,CLAMP,OMOD,,,,
VOP3,4,N/A,V_CVT_F64_I32_E64,VDST,,SRC,,,CLAMP,OMOD,,,,
VOP3,22,N/A,V_CVT_F64_U32_E64,VDST,,SRC,,,CLAMP,OMOD,,,,
VOP3,13,N/A,V_CVT_FLOOR_I32_F32_E64,VDST,,SRC:M,,,,,,,,
VOP3,N/A,N/A,V_CVT_FLR_I32_F32_E64,VDST,,SRC:M,,,,,,,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
VOP3,83,N/A,V_CVT_I16_F16_E64,VDST,,SRC:M,,,CLAMP,,,,,
VOP3,8,N/A,V_CVT_I32_F32_E64,VDST,,SRC:M,,,CLAMP,,,,,
VOP3,3,N/A,V_CVT_I32_F64_E64,VDST,,SRC:M,,,CLAMP,,,,,
VOP3,106,N/A,V_CVT_I32_I16_E64,VDST,,SRC,,,,,,,,
VOP3,12,N/A,V_CVT_NEAREST_I32_F32_E64,VDST,,SRC:M,,,,,,,,
VOP3,99,N/A,V_CVT_NORM_I16_F16_E64,VDST,,SRC:M,,,,,,,,
VOP3,100,N/A,V_CVT_NORM_U16_F16_E64,VDST,,SRC:M,,,,,,,,
VOP3,14,N/A,V_CVT_OFF_F32_I4_E64,VDST,,SRC,,,CLAMP,OMOD,,,,
VOP3,774,N/A,V_CVT_PK_I16_F32,VDST,,SRC0:M:F32,SRC1:M:F32,,,,,,,
VOP3,804,N/A,V_CVT_PK_I16_I32,VDST,,SRC0:I32,SRC1:I32,,,,,,,
VOP3,786,N/A,V_CVT_PK_NORM_I16_F16,VDST,,SRC0:M:F16,SRC1:M:F16,,OP_SEL,,,,,
VOP3,787,N/A,V_CVT_PK_NORM_U16_F16,VDST,,SRC0:M:F16,SRC1:M:F16,,OP_SEL,,,,,
VOP3,47,N/A,V_CVT_PK_RTZ_F16_F32_E64,VDST,,SRC0:M:F32,SRC1:M:F32,,CLAMP,,,,,
VOP3,775,N/A,V_CVT_PK_U16_F32,VDST,,SRC0:M:F32,SRC1:M:F32,,,,,,,
VOP3,803,N/A,V_CVT_PK_U16_U32,VDST,,SRC0:U32,SRC1:U32,,,,,,,
VOP3,550,N/A,V_CVT_PK_U8_F32,VDST:B32,,SRC0:M:F32,SRC1:U32,,,,,,,
VOP3,N/A,N/A,V_CVT_PKNORM_I16_F16,VDST,,SRC0:M:F16,SRC1:M:F16,,OP_SEL,,,,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
VOP3,N/A,N/A,V_CVT_PKNORM_I16_F32,VDST,,SRC0:M:F32,SRC1:M:F32,,,,,,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
VOP3,N/A,N/A,V_CVT_PKNORM_U16_F16,VDST,,SRC0:M:F16,SRC1:M:F16,,OP_SEL,,,,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
VOP3,N/A,N/A,V_CVT_PKNORM_U16_F32,VDST,,SRC0:M:F32,SRC1:M:F32,,,,,,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
VOP3,N/A,N/A,V_CVT_PKRTZ_F16_F32_E64,VDST,,SRC0:M:F32,SRC1:M:F32,,CLAMP,,,,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
VOP3,N/A,N/A,V_CVT_RPI_I32_F32_E64,VDST,,SRC:M,,,,,,,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
VOP3,82,N/A,V_CVT_U16_F16_E64,VDST,,SRC:M,,,CLAMP,,,,,
VOP3,7,N/A,V_CVT_U32_F32_E64,VDST,,SRC:M,,,CLAMP,,,,,
VOP3,21,N/A,V_CVT_U32_F64_E64,VDST,,SRC:M,,,CLAMP,,,,,
VOP3,107,N/A,V_CVT_U32_U16_E64,VDST,,SRC,,,,,,,,
VOP3,596,N/A,V_DIV_FIXUP_F16,VDST,,SRC0:M,SRC1:M,,OP_SEL,CLAMP,OMOD,,,
VOP3,551,N/A,V_DIV_FIXUP_F32,VDST,,SRC0:M,SRC1:M,,CLAMP,OMOD,,,,
VOP3,552,N/A,V_DIV_FIXUP_F64,VDST,,SRC0:M,SRC1:M,,CLAMP,OMOD,,,,
VOP3,567,N/A,V_DIV_FMAS_F32,VDST,,SRC0:M,SRC1:M,,CLAMP,OMOD,,,,
VOP3,568,N/A,V_DIV_FMAS_F64,VDST,,SRC0:M,SRC1:M,,CLAMP,OMOD,,,,
VOP3,764,N/A,V_DIV_SCALE_F32,VDST,VCC,SRC0:M,SRC1:M,,CLAMP,OMOD,,,,
VOP3,765,N/A,V_DIV_SCALE_F64,VDST,VCC,SRC0:M,SRC1:M,,CLAMP,OMOD,,,,
VOP3,615,N/A,V_DOT2_BF16_BF16,VDST,,SRC0:M:BF16X2,SRC1:M:BF16X2,,OP_SEL,,,,,
VOP3,614,N/A,V_DOT2_F16_F16,VDST,,SRC0:M:F16X2,SRC1:M:F16X2,,OP_SEL,,,,,
VOP3,88,N/A,V_EXP_F16_E64,VDST,,SRC:M,,,CLAMP,OMOD,,,,
VOP3,37,N/A,V_EXP_F32_E64,VDST,,SRC:M,,,CLAMP,OMOD,,,,
VOP3,N/A,N/A,V_FFBH_I32_E64,VDST,,SRC,,,,,,,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
VOP3,N/A,N/A,V_FFBH_U32_E64,VDST,,SRC,,,,,,,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
VOP3,N/A,N/A,V_FFBL_B32_E64,VDST,,SRC,,,,,,,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
VOP3,91,N/A,V_FLOOR_F16_E64,VDST,,SRC:M,,,CLAMP,OMOD,,,,
VOP3,36,N/A,V_FLOOR_F32_E64,VDST,,SRC:M,,,CLAMP,OMOD,,,,
VOP3,26,N/A,V_FLOOR_F64_E64,VDST,,SRC:M,,,CLAMP,OMOD,,,,
VOP3,521,N/A,V_FMA_DX9_ZERO_F32,VDST,,SRC0:M,SRC1:M,,CLAMP,OMOD,,,,
VOP3,584,N/A,V_FMA_F16,VDST,,SRC0:M,SRC1:M,,OP_SEL,CLAMP,OMOD,,,
VOP3,531,N/A,V_FMA_F32,VDST,,SRC0:M,SRC1:M,,CLAMP,OMOD,,,,
VOP3,532,N/A,V_FMA_F64,VDST,,SRC0:M,SRC1:M,,CLAMP,OMOD,,,,
VOP3,N/A,N/A,V_FMA_LEGACY_F32,VDST,,SRC0:M,SRC1:M,,CLAMP,OMOD,,,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
VOP3,6,N/A,V_FMAC_DX9_ZERO_F32_E64,VDST,,SRC0:M,SRC1:M,,CLAMP,OMOD,,,,
VOP3,54,N/A,V_FMAC_F16_E64,VDST,,SRC0:M,SRC1:M,,CLAMP,OMOD,,,,
VOP3,43,N/A,V_FMAC_F32_E64,VDST,,SRC0:M,SRC1:M,,CLAMP,OMOD,,,,
VOP3,N/A,N/A,V_FMAC_LEGACY_F32_E64,VDST,,SRC0:M,SRC1:M,,CLAMP,OMOD,,,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
VOP3,95,N/A,V_FRACT_F16_E64,VDST,,SRC:M,,,CLAMP,OMOD,,,,
VOP3,32,N/A,V_FRACT_F32_E64,VDST,,SRC:M,,,CLAMP,OMOD,,,,
VOP3,62,N/A,V_FRACT_F64_E64,VDST,,SRC:M,,,CLAMP,OMOD,,,,
VOP3,90,N/A,V_FREXP_EXP_I16_F16_E64,VDST,,SRC:M,,,,,,,,
VOP3,63,N/A,V_FREXP_EXP_I32_F32_E64,VDST,,SRC:M,,,,,,,,
VOP3,60,N/A,V_FREXP_EXP_I32_F64_E64,VDST,,SRC:M,,,,,,,,
VOP3,89,N/A,V_FREXP_MANT_F16_E64,VDST,,SRC:M,,,CLAMP,OMOD,,,,
VOP3,64,N/A,V_FREXP_MANT_F32_E64,VDST,,SRC:M,,,CLAMP,OMOD,,,,
VOP3,61,N/A,V_FREXP_MANT_F64_E64,VDST,,SRC:M,,,CLAMP,OMOD,,,,
VOP3,59,N/A,V_LDEXP_F16_E64,VDST,,SRC0:M,SRC1:I16,,CLAMP,OMOD,,,,
VOP3,796,N/A,V_LDEXP_F32,VDST,,SRC0:M,SRC1:I32,,CLAMP,OMOD,,,,
VOP3,811,N/A,V_LDEXP_F64,VDST,,SRC0:M,SRC1:I32,,CLAMP,OMOD,,,,
VOP3,533,N/A,V_LERP_U8,VDST:U32,,SRC0:B32,SRC1:B32,,,,,,,
VOP3,87,N/A,V_LOG_F16_E64,VDST,,SRC:M,,,CLAMP,OMOD,,,,
VOP3,39,N/A,V_LOG_F32_E64,VDST,,SRC:M,,,CLAMP,OMOD,,,,
VOP3,582,N/A,V_LSHL_ADD_U32,VDST,,SRC0,SRC1,,,,,,,
VOP3,598,N/A,V_LSHL_OR_B32,VDST,,SRC0,SRC1:U32,,,,,,,
VOP3,824,N/A,V_LSHLREV_B16,VDST,,SRC0:U16,SRC1,,,,,,,
VOP3,24,N/A,V_LSHLREV_B32_E64,VDST,,SRC0:U32,SRC1,,,,,,,
VOP3,828,N/A,V_LSHLREV_B64,VDST,,SRC0:U32,SRC1,,,,,,,
VOP3,825,N/A,V_LSHRREV_B16,VDST,,SRC0:U16,SRC1,,,,,,,
VOP3,25,N/A,V_LSHRREV_B32_E64,VDST,,SRC0:U32,SRC1,,,,,,,
VOP3,829,N/A,V_LSHRREV_B64,VDST,,SRC0:U32,SRC1,,,,,,,
VOP3,595,N/A,V_MAD_I16,VDST,,SRC0,SRC1,,OP_SEL,CLAMP,,,,
VOP3,602,N/A,V_MAD_I32_I16,VDST,,SRC0,SRC1,,OP_SEL,CLAMP,,,,
VOP3,522,N/A,V_MAD_I32_I24,VDST,,SRC0,SRC1,,CLAMP,,,,,
VOP3,767,N/A,V_MAD_I64_I32,VDST,SDST,SRC0,SRC1,,CLAMP,,,,,
VOP3,577,N/A,V_MAD_U16,VDST,,SRC0,SRC1,,OP_SEL,CLAMP,,,,
VOP3,601,N/A,V_MAD_U32_U16,VDST,,SRC0,SRC1,,OP_SEL,CLAMP,,,,
VOP3,523,N/A,V_MAD_U32_U24,VDST,,SRC0,SRC1,,CLAMP,,,,,
VOP3,588,N/A,V_MAX3_F16,VDST,,SRC0:M,SRC1:M,,OP_SEL,CLAMP,OMOD,,,
VOP3,540,N/A,V_MAX3_F32,VDST,,SRC0:M,SRC1:M,,CLAMP,OMOD,,,,
VOP3,589,N/A,V_MAX3_I16,VDST,,SRC0,SRC1,,OP_SEL,,,,,
VOP3,541,N/A,V_MAX3_I32,VDST,,SRC0,SRC1,,,,,,,
VOP3,590,N/A,V_MAX3_U16,VDST,,SRC0,SRC1,,OP_SEL,,,,,
VOP3,542,N/A,V_MAX3_U32,VDST,,SRC0,SRC1,,,,,,,
VOP3,57,N/A,V_MAX_F16_E64,VDST,,SRC0:M,SRC1:M,,CLAMP,OMOD,,,,
VOP3,16,N/A,V_MAX_F32_E64,VDST,,SRC0:M,SRC1:M,,CLAMP,OMOD,,,,
VOP3,810,N/A,V_MAX_F64,VDST,,SRC0:M,SRC1:M,,CLAMP,OMOD,,,,
VOP3,778,N/A,V_MAX_I16,VDST,,SRC0,SRC1,,,,,,,
VOP3,18,N/A,V_MAX_I32_E64,VDST,,SRC0,SRC1,,,,,,,
VOP3,777,N/A,V_MAX_U16,VDST,,SRC0,SRC1,,,,,,,
VOP3,20,N/A,V_MAX_U32_E64,VDST,,SRC0,SRC1,,,,,,,
VOP3,608,N/A,V_MAXMIN_F16,VDST,,SRC0:M,SRC1:M,,CLAMP,OMOD,,,,
VOP3,606,N/A,V_MAXMIN_F32,VDST,,SRC0:M,SRC1:M,,CLAMP,OMOD,,,,
VOP3,612,N/A,V_MAXMIN_I32,VDST,,SRC0,SRC1,,,,,,,
VOP3,610,N/A,V_MAXMIN_U32,VDST,,SRC0,SRC1,,,,,,,
VOP3,800,N/A,V_MBCNT_HI_U32_B32,VDST,,SRC0,SRC1,,,,,,,
VOP3,799,N/A,V_MBCNT_LO_U32_B32,VDST,,SRC0,SRC1,,,,,,,
VOP3,591,N/A,V_MED3_F16,VDST,,SRC0:M,SRC1:M,,OP_SEL,CLAMP,OMOD,,,
VOP3,543,N/A,V_MED3_F32,VDST,,SRC0:M,SRC1:M,,CLAMP,OMOD,,,,
VOP3,592,N/A,V_MED3_I16,VDST,,SRC0,SRC1,,OP_SEL,,,,,
VOP3,544,N/A,V_MED3_I32,VDST,,SRC0,SRC1,,,,,,,
VOP3,593,N/A,V_MED3_U16,VDST,,SRC0,SRC1,,OP_SEL,,,,,
VOP3,545,N/A,V_MED3_U32,VDST,,SRC0,SRC1,,,,,,,
VOP3,585,N/A,V_MIN3_F16,VDST,,SRC0:M,SRC1:M,,OP_SEL,CLAMP,OMOD,,,
VOP3,537,N/A,V_MIN3_F32,VDST,,SRC0:M,SRC1:M,,CLAMP,OMOD,,,,
VOP3,586,N/A,V_MIN3_I16,VDST,,SRC0,SRC1,,OP_SEL,,,,,
VOP3,538,N/A,V_MIN3_I32,VDST,,SRC0,SRC1,,,,,,,
VOP3,587,N/A,V_MIN3_U16,VDST,,SRC0,SRC1,,OP_SEL,,,,,
VOP3,539,N/A,V_MIN3_U32,VDST,,SRC0,SRC1,,,,,,,
VOP3,58,N/A,V_MIN_F16_E64,VDST,,SRC0:M,SRC1:M,,CLAMP,OMOD,,,,
VOP3,15,N/A,V_MIN_F32_E64,VDST,,SRC0:M,SRC1:M,,CLAMP,OMOD,,,,
VOP3,809,N/A,V_MIN_F64,VDST,,SRC0:M,SRC1:M,,CLAMP,OMOD,,,,
VOP3,780,N/A,V_MIN_I16,VDST,,SRC0,SRC1,,,,,,,
VOP3,17,N/A,V_MIN_I32_E64,VDST,,SRC0,SRC1,,,,,,,
VOP3,779,N/A,V_MIN_U16,VDST,,SRC0,SRC1,,,,,,,
VOP3,19,N/A,V_MIN_U32_E64,VDST,,SRC0,SRC1,,,,,,,
VOP3,609,N/A,V_MINMAX_F16,VDST,,SRC0:M,SRC1:M,,CLAMP,OMOD,,,,
VOP3,607,N/A,V_MINMAX_F32,VDST,,SRC0:M,SRC1:M,,CLAMP,OMOD,,,,
VOP3,613,N/A,V_MINMAX_I32,VDST,,SRC0,SRC1,,,,,,,
VOP3,611,N/A,V_MINMAX_U32,VDST,,SRC0,SRC1,,,,,,,
VOP3,1,N/A,V_MOV_B32_E64,VDST,,SRC,,,,,,,,
VOP3,66,N/A,V_MOVRELD_B32_E64,VDST,,SRC,,,,,,,,
VOP3,67,N/A,V_MOVRELS_B32_E64,VDST,,VSRC,,,,,,,,
VOP3,72,N/A,V_MOVRELSD_2_B32_E64,VDST,,VSRC,,,,,,,,
VOP3,68,N/A,V_MOVRELSD_B32_E64,VDST,,VSRC,,,,,,,,
VOP3,571,N/A,V_MQSAD_PK_U16_U8,VDST:U16X4,,SRC0:U8X8,SRC1:U8X4,,CLAMP,,,,,
VOP3,573,N/A,V_MQSAD_U32_U8,VDST:U32X4,,SRC0:U8X8,SRC1:U8X4,,CLAMP,,,,,
VOP3,569,N/A,V_MSAD_U8,VDST:U32,,SRC0:B32,SRC1:B32,,CLAMP,,,,,
VOP3,7,N/A,V_MUL_DX9_ZERO_F32_E64,VDST,,SRC0:M,SRC1:M,,CLAMP,OMOD,,,,
VOP3,53,N/A,V_MUL_F16_E64,VDST,,SRC0:M,SRC1:M,,CLAMP,OMOD,,,,
VOP3,8,N/A,V_MUL_F32_E64,VDST,,SRC0:M,SRC1:M,,CLAMP,OMOD,,,,
VOP3,808,N/A,V_MUL_F64,VDST,,SRC0:M,SRC1:M,,CLAMP,OMOD,,,,
VOP3,814,N/A,V_MUL_HI_I32,VDST,,SRC0,SRC1,,,,,,,
VOP3,10,N/A,V_MUL_HI_I32_I24_E64,VDST,,SRC0,SRC1,,,,,,,
VOP3,813,N/A,V_MUL_HI_U32,VDST,,SRC0,SRC1,,,,,,,
VOP3,12,N/A,V_MUL_HI_U32_U24_E64,VDST,,SRC0,SRC1,,,,,,,
VOP3,9,N/A,V_MUL_I32_I24_E64,VDST,,SRC0,SRC1,,CLAMP,,,,,
VOP3,N/A,N/A,V_MUL_LEGACY_F32_E64,VDST,,SRC0:M,SRC1:M,,CLAMP,OMOD,,,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
VOP3,773,N/A,V_MUL_LO_U16,VDST,,SRC0,SRC1,,,,,,,
VOP3,812,N/A,V_MUL_LO_U32,VDST,,SRC0,SRC1,,,,,,,
VOP3,11,N/A,V_MUL_U32_U24_E64,VDST,,SRC0,SRC1,,CLAMP,,,,,
VOP3,536,N/A,V_MULLIT_F32,VDST,,SRC0:M,SRC1:M,,CLAMP,OMOD,,,,
VOP3,0,N/A,V_NOP_E64,,,,,,,,,,,
VOP3,105,N/A,V_NOT_B16_E64,VDST,,SRC,,,,,,,,
VOP3,55,N/A,V_NOT_B32_E64,VDST,,SRC,,,,,,,,
VOP3,600,N/A,V_OR3_B32,VDST,,SRC0,SRC1,,,,,,,
VOP3,867,N/A,V_OR_B16,VDST,,SRC0,SRC1,,,,,,,
VOP3,28,N/A,V_OR_B32_E64,VDST,,SRC0,SRC1,,,,,,,
VOP3,785,N/A,V_PACK_B32_F16,VDST,,SRC0:M,SRC1:M,,OP_SEL,,,,,
VOP3,580,N/A,V_PERM_B32,VDST,,SRC0,SRC1,,,,,,,
VOP3,603,N/A,V_PERMLANE16_B32,VDST,,VDATA,SSRC1,,DPP_OP_SEL,,,,,
VOP3,604,N/A,V_PERMLANEX16_B32,VDST,,VDATA,SSRC1,,DPP_OP_SEL,,,,,
VOP3,27,N/A,V_PIPEFLUSH_E64,,,,,,,,,,,
VOP3,570,N/A,V_QSAD_PK_U16_U8,VDST:U16X4,,SRC0:U8X8,SRC1:U8X4,,CLAMP,,,,,
VOP3,84,N/A,V_RCP_F16_E64,VDST,,SRC:M,,,CLAMP,OMOD,,,,
VOP3,42,N/A,V_RCP_F32_E64,VDST,,SRC:M,,,CLAMP,OMOD,,,,
VOP3,47,N/A,V_RCP_F64_E64,VDST,,SRC:M,,,CLAMP,OMOD,,,,
VOP3,43,N/A,V_RCP_IFLAG_F32_E64,VDST,,SRC:M,,,CLAMP,OMOD,,,,
VOP3,864,N/A,V_READLANE_B32,SDST,,VSRC0,SSRC1,,,,,,,
VOP3,94,N/A,V_RNDNE_F16_E64,VDST,,SRC:M,,,CLAMP,OMOD,,,,
VOP3,35,N/A,V_RNDNE_F32_E64,VDST,,SRC:M,,,CLAMP,OMOD,,,,
VOP3,25,N/A,V_RNDNE_F64_E64,VDST,,SRC:M,,,CLAMP,OMOD,,,,
VOP3,86,N/A,V_RSQ_F16_E64,VDST,,SRC:M,,,CLAMP,OMOD,,,,
VOP3,46,N/A,V_RSQ_F32_E64,VDST,,SRC:M,,,CLAMP,OMOD,,,,
VOP3,49,N/A,V_RSQ_F64_E64,VDST,,SRC:M,,,CLAMP,OMOD,,,,
VOP3,547,N/A,V_SAD_HI_U8,VDST:U32,,SRC0:U8X4,SRC1:U8X4,,CLAMP,,,,,
VOP3,548,N/A,V_SAD_U16,VDST:U32,,SRC0:U16X2,SRC1:U16X2,,CLAMP,,,,,
VOP3,549,N/A,V_SAD_U32,VDST,,SRC0,SRC1,,CLAMP,,,,,
VOP3,546,N/A,V_SAD_U8,VDST:U32,,SRC0:U8X4,SRC1:U8X4,,CLAMP,,,,,
VOP3,98,N/A,V_SAT_PK_U8_I16_E64,VDST,,SRC,,,,,,,,
VOP3,96,N/A,V_SIN_F16_E64,VDST,,SRC:M,,,CLAMP,OMOD,,,,
VOP3,53,N/A,V_SIN_F32_E64,VDST,,SRC:M,,,CLAMP,OMOD,,,,
VOP3,85,N/A,V_SQRT_F16_E64,VDST,,SRC:M,,,CLAMP,OMOD,,,,
VOP3,51,N/A,V_SQRT_F32_E64,VDST,,SRC:M,,,CLAMP,OMOD,,,,
VOP3,52,N/A,V_SQRT_F64_E64,VDST,,SRC:M,,,CLAMP,OMOD,,,,
VOP3,33,N/A,V_SUB_CO_CI_U32_E64,VDST,SDST,SRC0,SRC1,,CLAMP,,,,,
VOP3,769,N/A,V_SUB_CO_U32,VDST,SDST,SRC0,SRC1,,CLAMP,,,,,
VOP3,51,N/A,V_SUB_F16_E64,VDST,,SRC0:M,SRC1:M,,CLAMP,OMOD,,,,
VOP3,4,N/A,V_SUB_F32_E64,VDST,,SRC0:M,SRC1:M,,CLAMP,OMOD,,,,
VOP3,782,N/A,V_SUB_NC_I16,VDST,,SRC0,SRC1,,OP_SEL,CLAMP,,,,
VOP3,805,N/A,V_SUB_NC_I32,VDST,,SRC0,SRC1,,CLAMP,,,,,
VOP3,772,N/A,V_SUB_NC_U16,VDST,,SRC0,SRC1,,OP_SEL,CLAMP,,,,
VOP3,38,N/A,V_SUB_NC_U32_E64,VDST,,SRC0,SRC1,,CLAMP,,,,,
VOP3,34,N/A,V_SUBREV_CO_CI_U32_E64,VDST,SDST,SRC0,SRC1,,CLAMP,,,,,
VOP3,770,N/A,V_SUBREV_CO_U32,VDST,SDST,SRC0,SRC1,,CLAMP,,,,,
VOP3,52,N/A,V_SUBREV_F16_E64,VDST,,SRC0:M,SRC1:M,,CLAMP,OMOD,,,,
VOP3,5,N/A,V_SUBREV_F32_E64,VDST,,SRC0:M,SRC1:M,,CLAMP,OMOD,,,,
VOP3,39,N/A,V_SUBREV_NC_U32_E64,VDST,,SRC0,SRC1,,CLAMP,,,,,
VOP3,815,N/A,V_TRIG_PREOP_F64,VDST,,SRC0:M,SRC1:U32,,CLAMP,OMOD,,,,
VOP3,93,N/A,V_TRUNC_F16_E64,VDST,,SRC:M,,,CLAMP,OMOD,,,,
VOP3,33,N/A,V_TRUNC_F32_E64,VDST,,SRC:M,,,CLAMP,OMOD,,,,
VOP3,23,N/A,V_TRUNC_F64_E64,VDST,,SRC:M,,,CLAMP,OMOD,,,,
VOP3,865,N/A,V_WRITELANE_B32,VDST,,SSRC0,SSRC1,,,,,,,
VOP3,581,N/A,V_XAD_U32,VDST,,SRC0,SRC1,,,,,,,
VOP3,30,N/A,V_XNOR_B32_E64,VDST,,SRC0,SRC1,,,,,,,
VOP3,576,N/A,V_XOR3_B32,VDST,,SRC0,SRC1,,,,,,,
VOP3,868,N/A,V_XOR_B16,VDST,,SRC0,SRC1,,,,,,,
VOP3,29,N/A,V_XOR_B32_E64,VDST,,SRC0,SRC1,,,,,,,
VOP3,801,N/A,V_CVT_PK_NORM_I16_F32,,,,,,,,,,,,Instruction exists in RDNA3 documentation but not in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html)
VOP3,802,N/A,V_CVT_PK_NORM_U16_F32,,,,,,,,,,,,Instruction exists in RDNA3 documentation but not in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html)
VOP3:DPP16,597,N/A,V_ADD3_U32_E64_DPP,VDST,,VSRC0,VSRC1,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOP3:DPP16,32,N/A,V_ADD_CO_CI_U32_E64_DPP,VDST,SDST,VSRC0,VSRC1,,CLAMP,DPP16_CTRL,ROW_MASK,BANK_MASK,,
VOP3:DPP16,768,N/A,V_ADD_CO_U32_E64_DPP,VDST,SDST,VSRC0,VSRC1,,CLAMP,DPP16_CTRL,ROW_MASK,BANK_MASK,,
VOP3:DPP16,50,N/A,V_ADD_F16_E64_DPP,VDST,,VSRC0:M,VSRC1:M,,CLAMP,OMOD,DPP16_CTRL,ROW_MASK,,
VOP3:DPP16,3,N/A,V_ADD_F32_E64_DPP,VDST,,VSRC0:M,VSRC1:M,,CLAMP,OMOD,DPP16_CTRL,ROW_MASK,,
VOP3:DPP16,583,N/A,V_ADD_LSHL_U32_E64_DPP,VDST,,VSRC0,VSRC1,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOP3:DPP16,781,N/A,V_ADD_NC_I16_E64_DPP,VDST,,VSRC0,VSRC1,,OP_SEL,CLAMP,DPP16_CTRL,ROW_MASK,,
VOP3:DPP16,806,N/A,V_ADD_NC_I32_E64_DPP,VDST,,VSRC0,VSRC1,,CLAMP,DPP16_CTRL,ROW_MASK,BANK_MASK,,
VOP3:DPP16,771,N/A,V_ADD_NC_U16_E64_DPP,VDST,,VSRC0,VSRC1,,OP_SEL,CLAMP,DPP16_CTRL,ROW_MASK,,
VOP3:DPP16,37,N/A,V_ADD_NC_U32_E64_DPP,VDST,,VSRC0,VSRC1,,CLAMP,DPP16_CTRL,ROW_MASK,BANK_MASK,,
VOP3:DPP16,534,N/A,V_ALIGNBIT_B32_E64_DPP,VDST,,VSRC0,VSRC1,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOP3:DPP16,535,N/A,V_ALIGNBYTE_B32_E64_DPP,VDST,,VSRC0,VSRC1,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOP3:DPP16,866,N/A,V_AND_B16_E64_DPP,VDST,,VSRC0,VSRC1,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOP3:DPP16,27,N/A,V_AND_B32_E64_DPP,VDST,,VSRC0,VSRC1,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOP3:DPP16,599,N/A,V_AND_OR_B32_E64_DPP,VDST,,VSRC0,VSRC1,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOP3:DPP16,826,N/A,V_ASHRREV_I16_E64_DPP,VDST,,VSRC0:U16,VSRC1,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOP3:DPP16,26,N/A,V_ASHRREV_I32_E64_DPP,VDST,,VSRC0:U32,VSRC1,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOP3:DPP16,798,N/A,V_BCNT_U32_B32_E64_DPP,VDST,,VSRC0,VSRC1,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOP3:DPP16,529,N/A,V_BFE_I32_E64_DPP,VDST,,VSRC0,VSRC1:U32,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOP3:DPP16,528,N/A,V_BFE_U32_E64_DPP,VDST,,VSRC0,VSRC1,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOP3:DPP16,530,N/A,V_BFI_B32_E64_DPP,VDST,,VSRC0,VSRC1,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOP3:DPP16,797,N/A,V_BFM_B32_E64_DPP,VDST,,VSRC0,VSRC1,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOP3:DPP16,56,N/A,V_BFREV_B32_E64_DPP,VDST,,VSRC,,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOP3:DPP16,92,N/A,V_CEIL_F16_E64_DPP,VDST,,VSRC:M,,,CLAMP,OMOD,DPP16_CTRL,ROW_MASK,,
VOP3:DPP16,34,N/A,V_CEIL_F32_E64_DPP,VDST,,VSRC:M,,,CLAMP,OMOD,DPP16_CTRL,ROW_MASK,,
VOP3:DPP16,59,N/A,V_CLS_I32_E64_DPP,VDST,,VSRC,,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOP3:DPP16,57,N/A,V_CLZ_I32_U32_E64_DPP,VDST,,VSRC,,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOP3:DPP16,125,N/A,V_CMP_CLASS_F16_E64_DPP,SDST,,VSRC0:M,VSRC1:B16,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOP3:DPP16,126,N/A,V_CMP_CLASS_F32_E64_DPP,SDST,,VSRC0:M,VSRC1:B32,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOP3:DPP16,2,N/A,V_CMP_EQ_F16_E64_DPP,SDST,,VSRC0:M,VSRC1:M,,CLAMP,DPP16_CTRL,ROW_MASK,BANK_MASK,,
VOP3:DPP16,18,N/A,V_CMP_EQ_F32_E64_DPP,SDST,,VSRC0:M,VSRC1:M,,CLAMP,DPP16_CTRL,ROW_MASK,BANK_MASK,,
VOP3:DPP16,50,N/A,V_CMP_EQ_I16_E64_DPP,SDST,,VSRC0,VSRC1,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOP3:DPP16,66,N/A,V_CMP_EQ_I32_E64_DPP,SDST,,VSRC0,VSRC1,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOP3:DPP16,58,N/A,V_CMP_EQ_U16_E64_DPP,SDST,,VSRC0,VSRC1,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOP3:DPP16,74,N/A,V_CMP_EQ_U32_E64_DPP,SDST,,VSRC0,VSRC1,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOP3:DPP16,0,N/A,V_CMP_F_F16_E64_DPP,SDST,,VSRC0:M,VSRC1:M,,CLAMP,DPP16_CTRL,ROW_MASK,BANK_MASK,,
VOP3:DPP16,16,N/A,V_CMP_F_F32_E64_DPP,SDST,,VSRC0:M,VSRC1:M,,CLAMP,DPP16_CTRL,ROW_MASK,BANK_MASK,,
VOP3:DPP16,64,N/A,V_CMP_F_I32_E64_DPP,SDST,,VSRC0,VSRC1,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOP3:DPP16,72,N/A,V_CMP_F_U32_E64_DPP,SDST,,VSRC0,VSRC1,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOP3:DPP16,6,N/A,V_CMP_GE_F16_E64_DPP,SDST,,VSRC0:M,VSRC1:M,,CLAMP,DPP16_CTRL,ROW_MASK,BANK_MASK,,
VOP3:DPP16,22,N/A,V_CMP_GE_F32_E64_DPP,SDST,,VSRC0:M,VSRC1:M,,CLAMP,DPP16_CTRL,ROW_MASK,BANK_MASK,,
VOP3:DPP16,54,N/A,V_CMP_GE_I16_E64_DPP,SDST,,VSRC0,VSRC1,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOP3:DPP16,70,N/A,V_CMP_GE_I32_E64_DPP,SDST,,VSRC0,VSRC1,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOP3:DPP16,62,N/A,V_CMP_GE_U16_E64_DPP,SDST,,VSRC0,VSRC1,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOP3:DPP16,78,N/A,V_CMP_GE_U32_E64_DPP,SDST,,VSRC0,VSRC1,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOP3:DPP16,4,N/A,V_CMP_GT_F16_E64_DPP,SDST,,VSRC0:M,VSRC1:M,,CLAMP,DPP16_CTRL,ROW_MASK,BANK_MASK,,
VOP3:DPP16,20,N/A,V_CMP_GT_F32_E64_DPP,SDST,,VSRC0:M,VSRC1:M,,CLAMP,DPP16_CTRL,ROW_MASK,BANK_MASK,,
VOP3:DPP16,52,N/A,V_CMP_GT_I16_E64_DPP,SDST,,VSRC0,VSRC1,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOP3:DPP16,68,N/A,V_CMP_GT_I32_E64_DPP,SDST,,VSRC0,VSRC1,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOP3:DPP16,60,N/A,V_CMP_GT_U16_E64_DPP,SDST,,VSRC0,VSRC1,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOP3:DPP16,76,N/A,V_CMP_GT_U32_E64_DPP,SDST,,VSRC0,VSRC1,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOP3:DPP16,3,N/A,V_CMP_LE_F16_E64_DPP,SDST,,VSRC0:M,VSRC1:M,,CLAMP,DPP16_CTRL,ROW_MASK,BANK_MASK,,
VOP3:DPP16,19,N/A,V_CMP_LE_F32_E64_DPP,SDST,,VSRC0:M,VSRC1:M,,CLAMP,DPP16_CTRL,ROW_MASK,BANK_MASK,,
VOP3:DPP16,51,N/A,V_CMP_LE_I16_E64_DPP,SDST,,VSRC0,VSRC1,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOP3:DPP16,67,N/A,V_CMP_LE_I32_E64_DPP,SDST,,VSRC0,VSRC1,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOP3:DPP16,59,N/A,V_CMP_LE_U16_E64_DPP,SDST,,VSRC0,VSRC1,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOP3:DPP16,75,N/A,V_CMP_LE_U32_E64_DPP,SDST,,VSRC0,VSRC1,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOP3:DPP16,5,N/A,V_CMP_LG_F16_E64_DPP,SDST,,VSRC0:M,VSRC1:M,,CLAMP,DPP16_CTRL,ROW_MASK,BANK_MASK,,
VOP3:DPP16,21,N/A,V_CMP_LG_F32_E64_DPP,SDST,,VSRC0:M,VSRC1:M,,CLAMP,DPP16_CTRL,ROW_MASK,BANK_MASK,,
VOP3:DPP16,1,N/A,V_CMP_LT_F16_E64_DPP,SDST,,VSRC0:M,VSRC1:M,,CLAMP,DPP16_CTRL,ROW_MASK,BANK_MASK,,
VOP3:DPP16,17,N/A,V_CMP_LT_F32_E64_DPP,SDST,,VSRC0:M,VSRC1:M,,CLAMP,DPP16_CTRL,ROW_MASK,BANK_MASK,,
VOP3:DPP16,49,N/A,V_CMP_LT_I16_E64_DPP,SDST,,VSRC0,VSRC1,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOP3:DPP16,65,N/A,V_CMP_LT_I32_E64_DPP,SDST,,VSRC0,VSRC1,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOP3:DPP16,57,N/A,V_CMP_LT_U16_E64_DPP,SDST,,VSRC0,VSRC1,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOP3:DPP16,73,N/A,V_CMP_LT_U32_E64_DPP,SDST,,VSRC0,VSRC1,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOP3:DPP16,53,N/A,V_CMP_NE_I16_E64_DPP,SDST,,VSRC0,VSRC1,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOP3:DPP16,69,N/A,V_CMP_NE_I32_E64_DPP,SDST,,VSRC0,VSRC1,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOP3:DPP16,61,N/A,V_CMP_NE_U16_E64_DPP,SDST,,VSRC0,VSRC1,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOP3:DPP16,77,N/A,V_CMP_NE_U32_E64_DPP,SDST,,VSRC0,VSRC1,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOP3:DPP16,13,N/A,V_CMP_NEQ_F16_E64_DPP,SDST,,VSRC0:M,VSRC1:M,,CLAMP,DPP16_CTRL,ROW_MASK,BANK_MASK,,
VOP3:DPP16,29,N/A,V_CMP_NEQ_F32_E64_DPP,SDST,,VSRC0:M,VSRC1:M,,CLAMP,DPP16_CTRL,ROW_MASK,BANK_MASK,,
VOP3:DPP16,9,N/A,V_CMP_NGE_F16_E64_DPP,SDST,,VSRC0:M,VSRC1:M,,CLAMP,DPP16_CTRL,ROW_MASK,BANK_MASK,,
VOP3:DPP16,25,N/A,V_CMP_NGE_F32_E64_DPP,SDST,,VSRC0:M,VSRC1:M,,CLAMP,DPP16_CTRL,ROW_MASK,BANK_MASK,,
VOP3:DPP16,11,N/A,V_CMP_NGT_F16_E64_DPP,SDST,,VSRC0:M,VSRC1:M,,CLAMP,DPP16_CTRL,ROW_MASK,BANK_MASK,,
VOP3:DPP16,27,N/A,V_CMP_NGT_F32_E64_DPP,SDST,,VSRC0:M,VSRC1:M,,CLAMP,DPP16_CTRL,ROW_MASK,BANK_MASK,,
VOP3:DPP16,12,N/A,V_CMP_NLE_F16_E64_DPP,SDST,,VSRC0:M,VSRC1:M,,CLAMP,DPP16_CTRL,ROW_MASK,BANK_MASK,,
VOP3:DPP16,28,N/A,V_CMP_NLE_F32_E64_DPP,SDST,,VSRC0:M,VSRC1:M,,CLAMP,DPP16_CTRL,ROW_MASK,BANK_MASK,,
VOP3:DPP16,10,N/A,V_CMP_NLG_F16_E64_DPP,SDST,,VSRC0:M,VSRC1:M,,CLAMP,DPP16_CTRL,ROW_MASK,BANK_MASK,,
VOP3:DPP16,26,N/A,V_CMP_NLG_F32_E64_DPP,SDST,,VSRC0:M,VSRC1:M,,CLAMP,DPP16_CTRL,ROW_MASK,BANK_MASK,,
VOP3:DPP16,14,N/A,V_CMP_NLT_F16_E64_DPP,SDST,,VSRC0:M,VSRC1:M,,CLAMP,DPP16_CTRL,ROW_MASK,BANK_MASK,,
VOP3:DPP16,30,N/A,V_CMP_NLT_F32_E64_DPP,SDST,,VSRC0:M,VSRC1:M,,CLAMP,DPP16_CTRL,ROW_MASK,BANK_MASK,,
VOP3:DPP16,7,N/A,V_CMP_O_F16_E64_DPP,SDST,,VSRC0:M,VSRC1:M,,CLAMP,DPP16_CTRL,ROW_MASK,BANK_MASK,,
VOP3:DPP16,23,N/A,V_CMP_O_F32_E64_DPP,SDST,,VSRC0:M,VSRC1:M,,CLAMP,DPP16_CTRL,ROW_MASK,BANK_MASK,,
VOP3:DPP16,15,N/A,V_CMP_T_F16_E64_DPP,SDST,,VSRC0:M,VSRC1:M,,CLAMP,DPP16_CTRL,ROW_MASK,BANK_MASK,,
VOP3:DPP16,31,N/A,V_CMP_T_F32_E64_DPP,SDST,,VSRC0:M,VSRC1:M,,CLAMP,DPP16_CTRL,ROW_MASK,BANK_MASK,,
VOP3:DPP16,71,N/A,V_CMP_T_I32_E64_DPP,SDST,,VSRC0,VSRC1,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOP3:DPP16,79,N/A,V_CMP_T_U32_E64_DPP,SDST,,VSRC0,VSRC1,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOP3:DPP16,N/A,N/A,V_CMP_TRU_F16_E64_DPP,SDST,,VSRC0:M,VSRC1:M,,CLAMP,DPP16_CTRL,ROW_MASK,BANK_MASK,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
VOP3:DPP16,N/A,N/A,V_CMP_TRU_F32_E64_DPP,SDST,,VSRC0:M,VSRC1:M,,CLAMP,DPP16_CTRL,ROW_MASK,BANK_MASK,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
VOP3:DPP16,8,N/A,V_CMP_U_F16_E64_DPP,SDST,,VSRC0:M,VSRC1:M,,CLAMP,DPP16_CTRL,ROW_MASK,BANK_MASK,,
VOP3:DPP16,24,N/A,V_CMP_U_F32_E64_DPP,SDST,,VSRC0:M,VSRC1:M,,CLAMP,DPP16_CTRL,ROW_MASK,BANK_MASK,,
VOP3:DPP16,253,N/A,V_CMPX_CLASS_F16_E64_DPP,,,VSRC0:M,VSRC1:B16,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOP3:DPP16,254,N/A,V_CMPX_CLASS_F32_E64_DPP,,,VSRC0:M,VSRC1:B32,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOP3:DPP16,130,N/A,V_CMPX_EQ_F16_E64_DPP,,,VSRC0:M,VSRC1:M,,CLAMP,DPP16_CTRL,ROW_MASK,BANK_MASK,,
VOP3:DPP16,146,N/A,V_CMPX_EQ_F32_E64_DPP,,,VSRC0:M,VSRC1:M,,CLAMP,DPP16_CTRL,ROW_MASK,BANK_MASK,,
VOP3:DPP16,178,N/A,V_CMPX_EQ_I16_E64_DPP,,,VSRC0,VSRC1,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOP3:DPP16,194,N/A,V_CMPX_EQ_I32_E64_DPP,,,VSRC0,VSRC1,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOP3:DPP16,186,N/A,V_CMPX_EQ_U16_E64_DPP,,,VSRC0,VSRC1,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOP3:DPP16,202,N/A,V_CMPX_EQ_U32_E64_DPP,,,VSRC0,VSRC1,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOP3:DPP16,128,N/A,V_CMPX_F_F16_E64_DPP,,,VSRC0:M,VSRC1:M,,CLAMP,DPP16_CTRL,ROW_MASK,BANK_MASK,,
VOP3:DPP16,144,N/A,V_CMPX_F_F32_E64_DPP,,,VSRC0:M,VSRC1:M,,CLAMP,DPP16_CTRL,ROW_MASK,BANK_MASK,,
VOP3:DPP16,192,N/A,V_CMPX_F_I32_E64_DPP,,,VSRC0,VSRC1,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOP3:DPP16,200,N/A,V_CMPX_F_U32_E64_DPP,,,VSRC0,VSRC1,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOP3:DPP16,134,N/A,V_CMPX_GE_F16_E64_DPP,,,VSRC0:M,VSRC1:M,,CLAMP,DPP16_CTRL,ROW_MASK,BANK_MASK,,
VOP3:DPP16,150,N/A,V_CMPX_GE_F32_E64_DPP,,,VSRC0:M,VSRC1:M,,CLAMP,DPP16_CTRL,ROW_MASK,BANK_MASK,,
VOP3:DPP16,182,N/A,V_CMPX_GE_I16_E64_DPP,,,VSRC0,VSRC1,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOP3:DPP16,198,N/A,V_CMPX_GE_I32_E64_DPP,,,VSRC0,VSRC1,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOP3:DPP16,190,N/A,V_CMPX_GE_U16_E64_DPP,,,VSRC0,VSRC1,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOP3:DPP16,206,N/A,V_CMPX_GE_U32_E64_DPP,,,VSRC0,VSRC1,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOP3:DPP16,132,N/A,V_CMPX_GT_F16_E64_DPP,,,VSRC0:M,VSRC1:M,,CLAMP,DPP16_CTRL,ROW_MASK,BANK_MASK,,
VOP3:DPP16,148,N/A,V_CMPX_GT_F32_E64_DPP,,,VSRC0:M,VSRC1:M,,CLAMP,DPP16_CTRL,ROW_MASK,BANK_MASK,,
VOP3:DPP16,180,N/A,V_CMPX_GT_I16_E64_DPP,,,VSRC0,VSRC1,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOP3:DPP16,196,N/A,V_CMPX_GT_I32_E64_DPP,,,VSRC0,VSRC1,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOP3:DPP16,188,N/A,V_CMPX_GT_U16_E64_DPP,,,VSRC0,VSRC1,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOP3:DPP16,204,N/A,V_CMPX_GT_U32_E64_DPP,,,VSRC0,VSRC1,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOP3:DPP16,131,N/A,V_CMPX_LE_F16_E64_DPP,,,VSRC0:M,VSRC1:M,,CLAMP,DPP16_CTRL,ROW_MASK,BANK_MASK,,
VOP3:DPP16,147,N/A,V_CMPX_LE_F32_E64_DPP,,,VSRC0:M,VSRC1:M,,CLAMP,DPP16_CTRL,ROW_MASK,BANK_MASK,,
VOP3:DPP16,179,N/A,V_CMPX_LE_I16_E64_DPP,,,VSRC0,VSRC1,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOP3:DPP16,195,N/A,V_CMPX_LE_I32_E64_DPP,,,VSRC0,VSRC1,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOP3:DPP16,187,N/A,V_CMPX_LE_U16_E64_DPP,,,VSRC0,VSRC1,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOP3:DPP16,203,N/A,V_CMPX_LE_U32_E64_DPP,,,VSRC0,VSRC1,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOP3:DPP16,133,N/A,V_CMPX_LG_F16_E64_DPP,,,VSRC0:M,VSRC1:M,,CLAMP,DPP16_CTRL,ROW_MASK,BANK_MASK,,
VOP3:DPP16,149,N/A,V_CMPX_LG_F32_E64_DPP,,,VSRC0:M,VSRC1:M,,CLAMP,DPP16_CTRL,ROW_MASK,BANK_MASK,,
VOP3:DPP16,129,N/A,V_CMPX_LT_F16_E64_DPP,,,VSRC0:M,VSRC1:M,,CLAMP,DPP16_CTRL,ROW_MASK,BANK_MASK,,
VOP3:DPP16,145,N/A,V_CMPX_LT_F32_E64_DPP,,,VSRC0:M,VSRC1:M,,CLAMP,DPP16_CTRL,ROW_MASK,BANK_MASK,,
VOP3:DPP16,177,N/A,V_CMPX_LT_I16_E64_DPP,,,VSRC0,VSRC1,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOP3:DPP16,193,N/A,V_CMPX_LT_I32_E64_DPP,,,VSRC0,VSRC1,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOP3:DPP16,185,N/A,V_CMPX_LT_U16_E64_DPP,,,VSRC0,VSRC1,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOP3:DPP16,201,N/A,V_CMPX_LT_U32_E64_DPP,,,VSRC0,VSRC1,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOP3:DPP16,181,N/A,V_CMPX_NE_I16_E64_DPP,,,VSRC0,VSRC1,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOP3:DPP16,197,N/A,V_CMPX_NE_I32_E64_DPP,,,VSRC0,VSRC1,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOP3:DPP16,189,N/A,V_CMPX_NE_U16_E64_DPP,,,VSRC0,VSRC1,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOP3:DPP16,205,N/A,V_CMPX_NE_U32_E64_DPP,,,VSRC0,VSRC1,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOP3:DPP16,141,N/A,V_CMPX_NEQ_F16_E64_DPP,,,VSRC0:M,VSRC1:M,,CLAMP,DPP16_CTRL,ROW_MASK,BANK_MASK,,
VOP3:DPP16,157,N/A,V_CMPX_NEQ_F32_E64_DPP,,,VSRC0:M,VSRC1:M,,CLAMP,DPP16_CTRL,ROW_MASK,BANK_MASK,,
VOP3:DPP16,137,N/A,V_CMPX_NGE_F16_E64_DPP,,,VSRC0:M,VSRC1:M,,CLAMP,DPP16_CTRL,ROW_MASK,BANK_MASK,,
VOP3:DPP16,153,N/A,V_CMPX_NGE_F32_E64_DPP,,,VSRC0:M,VSRC1:M,,CLAMP,DPP16_CTRL,ROW_MASK,BANK_MASK,,
VOP3:DPP16,139,N/A,V_CMPX_NGT_F16_E64_DPP,,,VSRC0:M,VSRC1:M,,CLAMP,DPP16_CTRL,ROW_MASK,BANK_MASK,,
VOP3:DPP16,155,N/A,V_CMPX_NGT_F32_E64_DPP,,,VSRC0:M,VSRC1:M,,CLAMP,DPP16_CTRL,ROW_MASK,BANK_MASK,,
VOP3:DPP16,140,N/A,V_CMPX_NLE_F16_E64_DPP,,,VSRC0:M,VSRC1:M,,CLAMP,DPP16_CTRL,ROW_MASK,BANK_MASK,,
VOP3:DPP16,156,N/A,V_CMPX_NLE_F32_E64_DPP,,,VSRC0:M,VSRC1:M,,CLAMP,DPP16_CTRL,ROW_MASK,BANK_MASK,,
VOP3:DPP16,138,N/A,V_CMPX_NLG_F16_E64_DPP,,,VSRC0:M,VSRC1:M,,CLAMP,DPP16_CTRL,ROW_MASK,BANK_MASK,,
VOP3:DPP16,154,N/A,V_CMPX_NLG_F32_E64_DPP,,,VSRC0:M,VSRC1:M,,CLAMP,DPP16_CTRL,ROW_MASK,BANK_MASK,,
VOP3:DPP16,142,N/A,V_CMPX_NLT_F16_E64_DPP,,,VSRC0:M,VSRC1:M,,CLAMP,DPP16_CTRL,ROW_MASK,BANK_MASK,,
VOP3:DPP16,158,N/A,V_CMPX_NLT_F32_E64_DPP,,,VSRC0:M,VSRC1:M,,CLAMP,DPP16_CTRL,ROW_MASK,BANK_MASK,,
VOP3:DPP16,135,N/A,V_CMPX_O_F16_E64_DPP,,,VSRC0:M,VSRC1:M,,CLAMP,DPP16_CTRL,ROW_MASK,BANK_MASK,,
VOP3:DPP16,151,N/A,V_CMPX_O_F32_E64_DPP,,,VSRC0:M,VSRC1:M,,CLAMP,DPP16_CTRL,ROW_MASK,BANK_MASK,,
VOP3:DPP16,143,N/A,V_CMPX_T_F16_E64_DPP,,,VSRC0:M,VSRC1:M,,CLAMP,DPP16_CTRL,ROW_MASK,BANK_MASK,,
VOP3:DPP16,159,N/A,V_CMPX_T_F32_E64_DPP,,,VSRC0:M,VSRC1:M,,CLAMP,DPP16_CTRL,ROW_MASK,BANK_MASK,,
VOP3:DPP16,199,N/A,V_CMPX_T_I32_E64_DPP,,,VSRC0,VSRC1,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOP3:DPP16,207,N/A,V_CMPX_T_U32_E64_DPP,,,VSRC0,VSRC1,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOP3:DPP16,N/A,N/A,V_CMPX_TRU_F16_E64_DPP,,,VSRC0:M,VSRC1:M,,CLAMP,DPP16_CTRL,ROW_MASK,BANK_MASK,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
VOP3:DPP16,N/A,N/A,V_CMPX_TRU_F32_E64_DPP,,,VSRC0:M,VSRC1:M,,CLAMP,DPP16_CTRL,ROW_MASK,BANK_MASK,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
VOP3:DPP16,136,N/A,V_CMPX_U_F16_E64_DPP,,,VSRC0:M,VSRC1:M,,CLAMP,DPP16_CTRL,ROW_MASK,BANK_MASK,,
VOP3:DPP16,152,N/A,V_CMPX_U_F32_E64_DPP,,,VSRC0:M,VSRC1:M,,CLAMP,DPP16_CTRL,ROW_MASK,BANK_MASK,,
VOP3:DPP16,605,N/A,V_CNDMASK_B16_E64_DPP,VDST,,VSRC0:M,VSRC1:M,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOP3:DPP16,1,N/A,V_CNDMASK_B32_E64_DPP,VDST,,VSRC0:M,VSRC1:M,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOP3:DPP16,97,N/A,V_COS_F16_E64_DPP,VDST,,VSRC:M,,,CLAMP,OMOD,DPP16_CTRL,ROW_MASK,,
VOP3:DPP16,54,N/A,V_COS_F32_E64_DPP,VDST,,VSRC:M,,,CLAMP,OMOD,DPP16_CTRL,ROW_MASK,,
VOP3:DPP16,58,N/A,V_CTZ_I32_B32_E64_DPP,VDST,,VSRC,,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOP3:DPP16,524,N/A,V_CUBEID_F32_E64_DPP,VDST,,VSRC0:M,VSRC1:M,,CLAMP,OMOD,DPP16_CTRL,ROW_MASK,,
VOP3:DPP16,527,N/A,V_CUBEMA_F32_E64_DPP,VDST,,VSRC0:M,VSRC1:M,,CLAMP,OMOD,DPP16_CTRL,ROW_MASK,,
VOP3:DPP16,525,N/A,V_CUBESC_F32_E64_DPP,VDST,,VSRC0:M,VSRC1:M,,CLAMP,OMOD,DPP16_CTRL,ROW_MASK,,
VOP3:DPP16,526,N/A,V_CUBETC_F32_E64_DPP,VDST,,VSRC0:M,VSRC1:M,,CLAMP,OMOD,DPP16_CTRL,ROW_MASK,,
VOP3:DPP16,10,N/A,V_CVT_F16_F32_E64_DPP,VDST,,VSRC:M,,,CLAMP,OMOD,DPP16_CTRL,ROW_MASK,,
VOP3:DPP16,81,N/A,V_CVT_F16_I16_E64_DPP,VDST,,VSRC,,,CLAMP,OMOD,DPP16_CTRL,ROW_MASK,,
VOP3:DPP16,80,N/A,V_CVT_F16_U16_E64_DPP,VDST,,VSRC,,,CLAMP,OMOD,DPP16_CTRL,ROW_MASK,,
VOP3:DPP16,11,N/A,V_CVT_F32_F16_E64_DPP,VDST,,VSRC:M,,,CLAMP,OMOD,DPP16_CTRL,ROW_MASK,,
VOP3:DPP16,5,N/A,V_CVT_F32_I32_E64_DPP,VDST,,VSRC,,,CLAMP,OMOD,DPP16_CTRL,ROW_MASK,,
VOP3:DPP16,6,N/A,V_CVT_F32_U32_E64_DPP,VDST,,VSRC,,,CLAMP,OMOD,DPP16_CTRL,ROW_MASK,,
VOP3:DPP16,17,N/A,V_CVT_F32_UBYTE0_E64_DPP,VDST,,VSRC,,,CLAMP,OMOD,DPP16_CTRL,ROW_MASK,,
VOP3:DPP16,18,N/A,V_CVT_F32_UBYTE1_E64_DPP,VDST,,VSRC,,,CLAMP,OMOD,DPP16_CTRL,ROW_MASK,,
VOP3:DPP16,19,N/A,V_CVT_F32_UBYTE2_E64_DPP,VDST,,VSRC,,,CLAMP,OMOD,DPP16_CTRL,ROW_MASK,,
VOP3:DPP16,20,N/A,V_CVT_F32_UBYTE3_E64_DPP,VDST,,VSRC,,,CLAMP,OMOD,DPP16_CTRL,ROW_MASK,,
VOP3:DPP16,13,N/A,V_CVT_FLOOR_I32_F32_E64_DPP,VDST,,VSRC:M,,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOP3:DPP16,N/A,N/A,V_CVT_FLR_I32_F32_E64_DPP,VDST,,VSRC:M,,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
VOP3:DPP16,83,N/A,V_CVT_I16_F16_E64_DPP,VDST,,VSRC:M,,,CLAMP,DPP16_CTRL,ROW_MASK,BANK_MASK,,
VOP3:DPP16,8,N/A,V_CVT_I32_F32_E64_DPP,VDST,,VSRC:M,,,CLAMP,DPP16_CTRL,ROW_MASK,BANK_MASK,,
VOP3:DPP16,106,N/A,V_CVT_I32_I16_E64_DPP,VDST,,VSRC,,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOP3:DPP16,12,N/A,V_CVT_NEAREST_I32_F32_E64_DPP,VDST,,VSRC:M,,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOP3:DPP16,99,N/A,V_CVT_NORM_I16_F16_E64_DPP,VDST,,VSRC:M,,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOP3:DPP16,100,N/A,V_CVT_NORM_U16_F16_E64_DPP,VDST,,VSRC:M,,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOP3:DPP16,14,N/A,V_CVT_OFF_F32_I4_E64_DPP,VDST,,VSRC,,,CLAMP,OMOD,DPP16_CTRL,ROW_MASK,,
VOP3:DPP16,774,N/A,V_CVT_PK_I16_F32_E64_DPP,VDST,,VSRC0:M:F32,VSRC1:M:F32,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOP3:DPP16,804,N/A,V_CVT_PK_I16_I32_E64_DPP,VDST,,VSRC0:I32,VSRC1:I32,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOP3:DPP16,786,N/A,V_CVT_PK_NORM_I16_F16_E64_DPP,VDST,,VSRC0:M:F16,VSRC1:M:F16,,OP_SEL,DPP16_CTRL,ROW_MASK,BANK_MASK,,
VOP3:DPP16,787,N/A,V_CVT_PK_NORM_U16_F16_E64_DPP,VDST,,VSRC0:M:F16,VSRC1:M:F16,,OP_SEL,DPP16_CTRL,ROW_MASK,BANK_MASK,,
VOP3:DPP16,47,N/A,V_CVT_PK_RTZ_F16_F32_E64_DPP,VDST,,VSRC0:M:F32,VSRC1:M:F32,,CLAMP,DPP16_CTRL,ROW_MASK,BANK_MASK,,
VOP3:DPP16,775,N/A,V_CVT_PK_U16_F32_E64_DPP,VDST,,VSRC0:M:F32,VSRC1:M:F32,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOP3:DPP16,803,N/A,V_CVT_PK_U16_U32_E64_DPP,VDST,,VSRC0:U32,VSRC1:U32,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOP3:DPP16,550,N/A,V_CVT_PK_U8_F32_E64_DPP,VDST:B32,,VSRC0:M:F32,VSRC1:U32,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOP3:DPP16,N/A,N/A,V_CVT_PKNORM_I16_F16_E64_DPP,VDST,,VSRC0:M:F16,VSRC1:M:F16,,OP_SEL,DPP16_CTRL,ROW_MASK,BANK_MASK,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
VOP3:DPP16,N/A,N/A,V_CVT_PKNORM_I16_F32_E64_DPP,VDST,,VSRC0:M:F32,VSRC1:M:F32,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
VOP3:DPP16,N/A,N/A,V_CVT_PKNORM_U16_F16_E64_DPP,VDST,,VSRC0:M:F16,VSRC1:M:F16,,OP_SEL,DPP16_CTRL,ROW_MASK,BANK_MASK,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
VOP3:DPP16,N/A,N/A,V_CVT_PKNORM_U16_F32_E64_DPP,VDST,,VSRC0:M:F32,VSRC1:M:F32,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
VOP3:DPP16,N/A,N/A,V_CVT_PKRTZ_F16_F32_E64_DPP,VDST,,VSRC0:M:F32,VSRC1:M:F32,,CLAMP,DPP16_CTRL,ROW_MASK,BANK_MASK,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
VOP3:DPP16,N/A,N/A,V_CVT_RPI_I32_F32_E64_DPP,VDST,,VSRC:M,,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
VOP3:DPP16,82,N/A,V_CVT_U16_F16_E64_DPP,VDST,,VSRC:M,,,CLAMP,DPP16_CTRL,ROW_MASK,BANK_MASK,,
VOP3:DPP16,7,N/A,V_CVT_U32_F32_E64_DPP,VDST,,VSRC:M,,,CLAMP,DPP16_CTRL,ROW_MASK,BANK_MASK,,
VOP3:DPP16,107,N/A,V_CVT_U32_U16_E64_DPP,VDST,,VSRC,,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOP3:DPP16,596,N/A,V_DIV_FIXUP_F16_E64_DPP,VDST,,VSRC0:M,VSRC1:M,,OP_SEL,CLAMP,OMOD,DPP16_CTRL,,
VOP3:DPP16,615,N/A,V_DOT2_BF16_BF16_E64_DPP,VDST,,VSRC0:M:BF16X2,VSRC1:M:BF16X2,,OP_SEL,DPP16_CTRL,ROW_MASK,BANK_MASK,,
VOP3:DPP16,614,N/A,V_DOT2_F16_F16_E64_DPP,VDST,,VSRC0:M:F16X2,VSRC1:M:F16X2,,OP_SEL,DPP16_CTRL,ROW_MASK,BANK_MASK,,
VOP3:DPP16,88,N/A,V_EXP_F16_E64_DPP,VDST,,VSRC:M,,,CLAMP,OMOD,DPP16_CTRL,ROW_MASK,,
VOP3:DPP16,37,N/A,V_EXP_F32_E64_DPP,VDST,,VSRC:M,,,CLAMP,OMOD,DPP16_CTRL,ROW_MASK,,
VOP3:DPP16,N/A,N/A,V_FFBH_I32_E64_DPP,VDST,,VSRC,,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
VOP3:DPP16,N/A,N/A,V_FFBH_U32_E64_DPP,VDST,,VSRC,,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
VOP3:DPP16,N/A,N/A,V_FFBL_B32_E64_DPP,VDST,,VSRC,,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
VOP3:DPP16,91,N/A,V_FLOOR_F16_E64_DPP,VDST,,VSRC:M,,,CLAMP,OMOD,DPP16_CTRL,ROW_MASK,,
VOP3:DPP16,36,N/A,V_FLOOR_F32_E64_DPP,VDST,,VSRC:M,,,CLAMP,OMOD,DPP16_CTRL,ROW_MASK,,
VOP3:DPP16,584,N/A,V_FMA_F16_E64_DPP,VDST,,VSRC0:M,VSRC1:M,,OP_SEL,CLAMP,OMOD,DPP16_CTRL,,
VOP3:DPP16,531,N/A,V_FMA_F32_E64_DPP,VDST,,VSRC0:M,VSRC1:M,,CLAMP,OMOD,DPP16_CTRL,ROW_MASK,,
VOP3:DPP16,54,N/A,V_FMAC_F16_E64_DPP,VDST,,VSRC0:M,VSRC1:M,,CLAMP,OMOD,DPP16_CTRL,ROW_MASK,,
VOP3:DPP16,43,N/A,V_FMAC_F32_E64_DPP,VDST,,VSRC0:M,VSRC1:M,,CLAMP,OMOD,DPP16_CTRL,ROW_MASK,,
VOP3:DPP16,95,N/A,V_FRACT_F16_E64_DPP,VDST,,VSRC:M,,,CLAMP,OMOD,DPP16_CTRL,ROW_MASK,,
VOP3:DPP16,32,N/A,V_FRACT_F32_E64_DPP,VDST,,VSRC:M,,,CLAMP,OMOD,DPP16_CTRL,ROW_MASK,,
VOP3:DPP16,90,N/A,V_FREXP_EXP_I16_F16_E64_DPP,VDST,,VSRC:M,,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOP3:DPP16,63,N/A,V_FREXP_EXP_I32_F32_E64_DPP,VDST,,VSRC:M,,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOP3:DPP16,89,N/A,V_FREXP_MANT_F16_E64_DPP,VDST,,VSRC:M,,,CLAMP,OMOD,DPP16_CTRL,ROW_MASK,,
VOP3:DPP16,64,N/A,V_FREXP_MANT_F32_E64_DPP,VDST,,VSRC:M,,,CLAMP,OMOD,DPP16_CTRL,ROW_MASK,,
VOP3:DPP16,59,N/A,V_LDEXP_F16_E64_DPP,VDST,,VSRC0:M,VSRC1:I16,,CLAMP,OMOD,DPP16_CTRL,ROW_MASK,,
VOP3:DPP16,796,N/A,V_LDEXP_F32_E64_DPP,VDST,,VSRC0:M,VSRC1:I32,,CLAMP,OMOD,DPP16_CTRL,ROW_MASK,,
VOP3:DPP16,533,N/A,V_LERP_U8_E64_DPP,VDST:U32,,VSRC0:B32,VSRC1:B32,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOP3:DPP16,87,N/A,V_LOG_F16_E64_DPP,VDST,,VSRC:M,,,CLAMP,OMOD,DPP16_CTRL,ROW_MASK,,
VOP3:DPP16,39,N/A,V_LOG_F32_E64_DPP,VDST,,VSRC:M,,,CLAMP,OMOD,DPP16_CTRL,ROW_MASK,,
VOP3:DPP16,582,N/A,V_LSHL_ADD_U32_E64_DPP,VDST,,VSRC0,VSRC1,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOP3:DPP16,598,N/A,V_LSHL_OR_B32_E64_DPP,VDST,,VSRC0,VSRC1:U32,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOP3:DPP16,824,N/A,V_LSHLREV_B16_E64_DPP,VDST,,VSRC0:U16,VSRC1,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOP3:DPP16,24,N/A,V_LSHLREV_B32_E64_DPP,VDST,,VSRC0:U32,VSRC1,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOP3:DPP16,825,N/A,V_LSHRREV_B16_E64_DPP,VDST,,VSRC0:U16,VSRC1,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOP3:DPP16,25,N/A,V_LSHRREV_B32_E64_DPP,VDST,,VSRC0:U32,VSRC1,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOP3:DPP16,595,N/A,V_MAD_I16_E64_DPP,VDST,,VSRC0,VSRC1,,OP_SEL,CLAMP,DPP16_CTRL,ROW_MASK,,
VOP3:DPP16,602,N/A,V_MAD_I32_I16_E64_DPP,VDST,,VSRC0,VSRC1,,OP_SEL,CLAMP,DPP16_CTRL,ROW_MASK,,
VOP3:DPP16,522,N/A,V_MAD_I32_I24_E64_DPP,VDST,,VSRC0,VSRC1,,CLAMP,DPP16_CTRL,ROW_MASK,BANK_MASK,,
VOP3:DPP16,577,N/A,V_MAD_U16_E64_DPP,VDST,,VSRC0,VSRC1,,OP_SEL,CLAMP,DPP16_CTRL,ROW_MASK,,
VOP3:DPP16,601,N/A,V_MAD_U32_U16_E64_DPP,VDST,,VSRC0,VSRC1,,OP_SEL,CLAMP,DPP16_CTRL,ROW_MASK,,
VOP3:DPP16,523,N/A,V_MAD_U32_U24_E64_DPP,VDST,,VSRC0,VSRC1,,CLAMP,DPP16_CTRL,ROW_MASK,BANK_MASK,,
VOP3:DPP16,588,N/A,V_MAX3_F16_E64_DPP,VDST,,VSRC0:M,VSRC1:M,,OP_SEL,CLAMP,OMOD,DPP16_CTRL,,
VOP3:DPP16,540,N/A,V_MAX3_F32_E64_DPP,VDST,,VSRC0:M,VSRC1:M,,CLAMP,OMOD,DPP16_CTRL,ROW_MASK,,
VOP3:DPP16,589,N/A,V_MAX3_I16_E64_DPP,VDST,,VSRC0,VSRC1,,OP_SEL,DPP16_CTRL,ROW_MASK,BANK_MASK,,
VOP3:DPP16,541,N/A,V_MAX3_I32_E64_DPP,VDST,,VSRC0,VSRC1,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOP3:DPP16,590,N/A,V_MAX3_U16_E64_DPP,VDST,,VSRC0,VSRC1,,OP_SEL,DPP16_CTRL,ROW_MASK,BANK_MASK,,
VOP3:DPP16,542,N/A,V_MAX3_U32_E64_DPP,VDST,,VSRC0,VSRC1,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOP3:DPP16,57,N/A,V_MAX_F16_E64_DPP,VDST,,VSRC0:M,VSRC1:M,,CLAMP,OMOD,DPP16_CTRL,ROW_MASK,,
VOP3:DPP16,16,N/A,V_MAX_F32_E64_DPP,VDST,,VSRC0:M,VSRC1:M,,CLAMP,OMOD,DPP16_CTRL,ROW_MASK,,
VOP3:DPP16,778,N/A,V_MAX_I16_E64_DPP,VDST,,VSRC0,VSRC1,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOP3:DPP16,18,N/A,V_MAX_I32_E64_DPP,VDST,,VSRC0,VSRC1,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOP3:DPP16,777,N/A,V_MAX_U16_E64_DPP,VDST,,VSRC0,VSRC1,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOP3:DPP16,20,N/A,V_MAX_U32_E64_DPP,VDST,,VSRC0,VSRC1,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOP3:DPP16,608,N/A,V_MAXMIN_F16_E64_DPP,VDST,,VSRC0:M,VSRC1:M,,CLAMP,OMOD,DPP16_CTRL,ROW_MASK,,
VOP3:DPP16,606,N/A,V_MAXMIN_F32_E64_DPP,VDST,,VSRC0:M,VSRC1:M,,CLAMP,OMOD,DPP16_CTRL,ROW_MASK,,
VOP3:DPP16,612,N/A,V_MAXMIN_I32_E64_DPP,VDST,,VSRC0,VSRC1,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOP3:DPP16,610,N/A,V_MAXMIN_U32_E64_DPP,VDST,,VSRC0,VSRC1,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOP3:DPP16,800,N/A,V_MBCNT_HI_U32_B32_E64_DPP,VDST,,VSRC0,VSRC1,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOP3:DPP16,799,N/A,V_MBCNT_LO_U32_B32_E64_DPP,VDST,,VSRC0,VSRC1,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOP3:DPP16,591,N/A,V_MED3_F16_E64_DPP,VDST,,VSRC0:M,VSRC1:M,,OP_SEL,CLAMP,OMOD,DPP16_CTRL,,
VOP3:DPP16,543,N/A,V_MED3_F32_E64_DPP,VDST,,VSRC0:M,VSRC1:M,,CLAMP,OMOD,DPP16_CTRL,ROW_MASK,,
VOP3:DPP16,592,N/A,V_MED3_I16_E64_DPP,VDST,,VSRC0,VSRC1,,OP_SEL,DPP16_CTRL,ROW_MASK,BANK_MASK,,
VOP3:DPP16,544,N/A,V_MED3_I32_E64_DPP,VDST,,VSRC0,VSRC1,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOP3:DPP16,593,N/A,V_MED3_U16_E64_DPP,VDST,,VSRC0,VSRC1,,OP_SEL,DPP16_CTRL,ROW_MASK,BANK_MASK,,
VOP3:DPP16,545,N/A,V_MED3_U32_E64_DPP,VDST,,VSRC0,VSRC1,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOP3:DPP16,585,N/A,V_MIN3_F16_E64_DPP,VDST,,VSRC0:M,VSRC1:M,,OP_SEL,CLAMP,OMOD,DPP16_CTRL,,
VOP3:DPP16,537,N/A,V_MIN3_F32_E64_DPP,VDST,,VSRC0:M,VSRC1:M,,CLAMP,OMOD,DPP16_CTRL,ROW_MASK,,
VOP3:DPP16,586,N/A,V_MIN3_I16_E64_DPP,VDST,,VSRC0,VSRC1,,OP_SEL,DPP16_CTRL,ROW_MASK,BANK_MASK,,
VOP3:DPP16,538,N/A,V_MIN3_I32_E64_DPP,VDST,,VSRC0,VSRC1,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOP3:DPP16,587,N/A,V_MIN3_U16_E64_DPP,VDST,,VSRC0,VSRC1,,OP_SEL,DPP16_CTRL,ROW_MASK,BANK_MASK,,
VOP3:DPP16,539,N/A,V_MIN3_U32_E64_DPP,VDST,,VSRC0,VSRC1,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOP3:DPP16,58,N/A,V_MIN_F16_E64_DPP,VDST,,VSRC0:M,VSRC1:M,,CLAMP,OMOD,DPP16_CTRL,ROW_MASK,,
VOP3:DPP16,15,N/A,V_MIN_F32_E64_DPP,VDST,,VSRC0:M,VSRC1:M,,CLAMP,OMOD,DPP16_CTRL,ROW_MASK,,
VOP3:DPP16,780,N/A,V_MIN_I16_E64_DPP,VDST,,VSRC0,VSRC1,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOP3:DPP16,17,N/A,V_MIN_I32_E64_DPP,VDST,,VSRC0,VSRC1,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOP3:DPP16,779,N/A,V_MIN_U16_E64_DPP,VDST,,VSRC0,VSRC1,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOP3:DPP16,19,N/A,V_MIN_U32_E64_DPP,VDST,,VSRC0,VSRC1,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOP3:DPP16,609,N/A,V_MINMAX_F16_E64_DPP,VDST,,VSRC0:M,VSRC1:M,,CLAMP,OMOD,DPP16_CTRL,ROW_MASK,,
VOP3:DPP16,607,N/A,V_MINMAX_F32_E64_DPP,VDST,,VSRC0:M,VSRC1:M,,CLAMP,OMOD,DPP16_CTRL,ROW_MASK,,
VOP3:DPP16,613,N/A,V_MINMAX_I32_E64_DPP,VDST,,VSRC0,VSRC1,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOP3:DPP16,611,N/A,V_MINMAX_U32_E64_DPP,VDST,,VSRC0,VSRC1,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOP3:DPP16,1,N/A,V_MOV_B32_E64_DPP,VDST,,VSRC,,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOP3:DPP16,66,N/A,V_MOVRELD_B32_E64_DPP,VDST,,VSRC,,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOP3:DPP16,67,N/A,V_MOVRELS_B32_E64_DPP,VDST,,VSRC,,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOP3:DPP16,72,N/A,V_MOVRELSD_2_B32_E64_DPP,VDST,,VSRC,,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOP3:DPP16,68,N/A,V_MOVRELSD_B32_E64_DPP,VDST,,VSRC,,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOP3:DPP16,569,N/A,V_MSAD_U8_E64_DPP,VDST:U32,,VSRC0:B32,VSRC1:B32,,CLAMP,DPP16_CTRL,ROW_MASK,BANK_MASK,,
VOP3:DPP16,7,N/A,V_MUL_DX9_ZERO_F32_E64_DPP,VDST,,VSRC0:M,VSRC1:M,,CLAMP,OMOD,DPP16_CTRL,ROW_MASK,,
VOP3:DPP16,53,N/A,V_MUL_F16_E64_DPP,VDST,,VSRC0:M,VSRC1:M,,CLAMP,OMOD,DPP16_CTRL,ROW_MASK,,
VOP3:DPP16,8,N/A,V_MUL_F32_E64_DPP,VDST,,VSRC0:M,VSRC1:M,,CLAMP,OMOD,DPP16_CTRL,ROW_MASK,,
VOP3:DPP16,10,N/A,V_MUL_HI_I32_I24_E64_DPP,VDST,,VSRC0,VSRC1,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOP3:DPP16,12,N/A,V_MUL_HI_U32_U24_E64_DPP,VDST,,VSRC0,VSRC1,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOP3:DPP16,9,N/A,V_MUL_I32_I24_E64_DPP,VDST,,VSRC0,VSRC1,,CLAMP,DPP16_CTRL,ROW_MASK,BANK_MASK,,
VOP3:DPP16,N/A,N/A,V_MUL_LEGACY_F32_E64_DPP,VDST,,VSRC0:M,VSRC1:M,,CLAMP,OMOD,DPP16_CTRL,ROW_MASK,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
VOP3:DPP16,773,N/A,V_MUL_LO_U16_E64_DPP,VDST,,VSRC0,VSRC1,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOP3:DPP16,11,N/A,V_MUL_U32_U24_E64_DPP,VDST,,VSRC0,VSRC1,,CLAMP,DPP16_CTRL,ROW_MASK,BANK_MASK,,
VOP3:DPP16,536,N/A,V_MULLIT_F32_E64_DPP,VDST,,VSRC0:M,VSRC1:M,,CLAMP,OMOD,DPP16_CTRL,ROW_MASK,,
VOP3:DPP16,105,N/A,V_NOT_B16_E64_DPP,VDST,,VSRC,,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOP3:DPP16,55,N/A,V_NOT_B32_E64_DPP,VDST,,VSRC,,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOP3:DPP16,600,N/A,V_OR3_B32_E64_DPP,VDST,,VSRC0,VSRC1,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOP3:DPP16,867,N/A,V_OR_B16_E64_DPP,VDST,,VSRC0,VSRC1,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOP3:DPP16,28,N/A,V_OR_B32_E64_DPP,VDST,,VSRC0,VSRC1,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOP3:DPP16,785,N/A,V_PACK_B32_F16_E64_DPP,VDST,,VSRC0:M,VSRC1:M,,OP_SEL,DPP16_CTRL,ROW_MASK,BANK_MASK,,
VOP3:DPP16,580,N/A,V_PERM_B32_E64_DPP,VDST,,VSRC0,VSRC1,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOP3:DPP16,84,N/A,V_RCP_F16_E64_DPP,VDST,,VSRC:M,,,CLAMP,OMOD,DPP16_CTRL,ROW_MASK,,
VOP3:DPP16,42,N/A,V_RCP_F32_E64_DPP,VDST,,VSRC:M,,,CLAMP,OMOD,DPP16_CTRL,ROW_MASK,,
VOP3:DPP16,43,N/A,V_RCP_IFLAG_F32_E64_DPP,VDST,,VSRC:M,,,CLAMP,OMOD,DPP16_CTRL,ROW_MASK,,
VOP3:DPP16,94,N/A,V_RNDNE_F16_E64_DPP,VDST,,VSRC:M,,,CLAMP,OMOD,DPP16_CTRL,ROW_MASK,,
VOP3:DPP16,35,N/A,V_RNDNE_F32_E64_DPP,VDST,,VSRC:M,,,CLAMP,OMOD,DPP16_CTRL,ROW_MASK,,
VOP3:DPP16,86,N/A,V_RSQ_F16_E64_DPP,VDST,,VSRC:M,,,CLAMP,OMOD,DPP16_CTRL,ROW_MASK,,
VOP3:DPP16,46,N/A,V_RSQ_F32_E64_DPP,VDST,,VSRC:M,,,CLAMP,OMOD,DPP16_CTRL,ROW_MASK,,
VOP3:DPP16,547,N/A,V_SAD_HI_U8_E64_DPP,VDST:U32,,VSRC0:U8X4,VSRC1:U8X4,,CLAMP,DPP16_CTRL,ROW_MASK,BANK_MASK,,
VOP3:DPP16,548,N/A,V_SAD_U16_E64_DPP,VDST:U32,,VSRC0:U16X2,VSRC1:U16X2,,CLAMP,DPP16_CTRL,ROW_MASK,BANK_MASK,,
VOP3:DPP16,549,N/A,V_SAD_U32_E64_DPP,VDST,,VSRC0,VSRC1,,CLAMP,DPP16_CTRL,ROW_MASK,BANK_MASK,,
VOP3:DPP16,546,N/A,V_SAD_U8_E64_DPP,VDST:U32,,VSRC0:U8X4,VSRC1:U8X4,,CLAMP,DPP16_CTRL,ROW_MASK,BANK_MASK,,
VOP3:DPP16,98,N/A,V_SAT_PK_U8_I16_E64_DPP,VDST,,VSRC,,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOP3:DPP16,96,N/A,V_SIN_F16_E64_DPP,VDST,,VSRC:M,,,CLAMP,OMOD,DPP16_CTRL,ROW_MASK,,
VOP3:DPP16,53,N/A,V_SIN_F32_E64_DPP,VDST,,VSRC:M,,,CLAMP,OMOD,DPP16_CTRL,ROW_MASK,,
VOP3:DPP16,85,N/A,V_SQRT_F16_E64_DPP,VDST,,VSRC:M,,,CLAMP,OMOD,DPP16_CTRL,ROW_MASK,,
VOP3:DPP16,51,N/A,V_SQRT_F32_E64_DPP,VDST,,VSRC:M,,,CLAMP,OMOD,DPP16_CTRL,ROW_MASK,,
VOP3:DPP16,33,N/A,V_SUB_CO_CI_U32_E64_DPP,VDST,SDST,VSRC0,VSRC1,,CLAMP,DPP16_CTRL,ROW_MASK,BANK_MASK,,
VOP3:DPP16,769,N/A,V_SUB_CO_U32_E64_DPP,VDST,SDST,VSRC0,VSRC1,,CLAMP,DPP16_CTRL,ROW_MASK,BANK_MASK,,
VOP3:DPP16,51,N/A,V_SUB_F16_E64_DPP,VDST,,VSRC0:M,VSRC1:M,,CLAMP,OMOD,DPP16_CTRL,ROW_MASK,,
VOP3:DPP16,4,N/A,V_SUB_F32_E64_DPP,VDST,,VSRC0:M,VSRC1:M,,CLAMP,OMOD,DPP16_CTRL,ROW_MASK,,
VOP3:DPP16,782,N/A,V_SUB_NC_I16_E64_DPP,VDST,,VSRC0,VSRC1,,OP_SEL,CLAMP,DPP16_CTRL,ROW_MASK,,
VOP3:DPP16,805,N/A,V_SUB_NC_I32_E64_DPP,VDST,,VSRC0,VSRC1,,CLAMP,DPP16_CTRL,ROW_MASK,BANK_MASK,,
VOP3:DPP16,772,N/A,V_SUB_NC_U16_E64_DPP,VDST,,VSRC0,VSRC1,,OP_SEL,CLAMP,DPP16_CTRL,ROW_MASK,,
VOP3:DPP16,38,N/A,V_SUB_NC_U32_E64_DPP,VDST,,VSRC0,VSRC1,,CLAMP,DPP16_CTRL,ROW_MASK,BANK_MASK,,
VOP3:DPP16,34,N/A,V_SUBREV_CO_CI_U32_E64_DPP,VDST,SDST,VSRC0,VSRC1,,CLAMP,DPP16_CTRL,ROW_MASK,BANK_MASK,,
VOP3:DPP16,770,N/A,V_SUBREV_CO_U32_E64_DPP,VDST,SDST,VSRC0,VSRC1,,CLAMP,DPP16_CTRL,ROW_MASK,BANK_MASK,,
VOP3:DPP16,52,N/A,V_SUBREV_F16_E64_DPP,VDST,,VSRC0:M,VSRC1:M,,CLAMP,OMOD,DPP16_CTRL,ROW_MASK,,
VOP3:DPP16,5,N/A,V_SUBREV_F32_E64_DPP,VDST,,VSRC0:M,VSRC1:M,,CLAMP,OMOD,DPP16_CTRL,ROW_MASK,,
VOP3:DPP16,39,N/A,V_SUBREV_NC_U32_E64_DPP,VDST,,VSRC0,VSRC1,,CLAMP,DPP16_CTRL,ROW_MASK,BANK_MASK,,
VOP3:DPP16,93,N/A,V_TRUNC_F16_E64_DPP,VDST,,VSRC:M,,,CLAMP,OMOD,DPP16_CTRL,ROW_MASK,,
VOP3:DPP16,33,N/A,V_TRUNC_F32_E64_DPP,VDST,,VSRC:M,,,CLAMP,OMOD,DPP16_CTRL,ROW_MASK,,
VOP3:DPP16,581,N/A,V_XAD_U32_E64_DPP,VDST,,VSRC0,VSRC1,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOP3:DPP16,30,N/A,V_XNOR_B32_E64_DPP,VDST,,VSRC0,VSRC1,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOP3:DPP16,576,N/A,V_XOR3_B32_E64_DPP,VDST,,VSRC0,VSRC1,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOP3:DPP16,868,N/A,V_XOR_B16_E64_DPP,VDST,,VSRC0,VSRC1,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOP3:DPP16,29,N/A,V_XOR_B32_E64_DPP,VDST,,VSRC0,VSRC1,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOP3:DPP8,597,N/A,V_ADD3_U32_E64_DPP,VDST,,VSRC0,VSRC1,,DPP8_SEL,FI,,,,
VOP3:DPP8,32,N/A,V_ADD_CO_CI_U32_E64_DPP,VDST,SDST,VSRC0,VSRC1,,CLAMP,DPP8_SEL,FI,,,
VOP3:DPP8,768,N/A,V_ADD_CO_U32_E64_DPP,VDST,SDST,VSRC0,VSRC1,,CLAMP,DPP8_SEL,FI,,,
VOP3:DPP8,50,N/A,V_ADD_F16_E64_DPP,VDST,,VSRC0:M,VSRC1:M,,CLAMP,OMOD,DPP8_SEL,FI,,
VOP3:DPP8,3,N/A,V_ADD_F32_E64_DPP,VDST,,VSRC0:M,VSRC1:M,,CLAMP,OMOD,DPP8_SEL,FI,,
VOP3:DPP8,583,N/A,V_ADD_LSHL_U32_E64_DPP,VDST,,VSRC0,VSRC1,,DPP8_SEL,FI,,,,
VOP3:DPP8,781,N/A,V_ADD_NC_I16_E64_DPP,VDST,,VSRC0,VSRC1,,OP_SEL,CLAMP,DPP8_SEL,FI,,
VOP3:DPP8,806,N/A,V_ADD_NC_I32_E64_DPP,VDST,,VSRC0,VSRC1,,CLAMP,DPP8_SEL,FI,,,
VOP3:DPP8,771,N/A,V_ADD_NC_U16_E64_DPP,VDST,,VSRC0,VSRC1,,OP_SEL,CLAMP,DPP8_SEL,FI,,
VOP3:DPP8,37,N/A,V_ADD_NC_U32_E64_DPP,VDST,,VSRC0,VSRC1,,CLAMP,DPP8_SEL,FI,,,
VOP3:DPP8,534,N/A,V_ALIGNBIT_B32_E64_DPP,VDST,,VSRC0,VSRC1,,DPP8_SEL,FI,,,,
VOP3:DPP8,535,N/A,V_ALIGNBYTE_B32_E64_DPP,VDST,,VSRC0,VSRC1,,DPP8_SEL,FI,,,,
VOP3:DPP8,866,N/A,V_AND_B16_E64_DPP,VDST,,VSRC0,VSRC1,,DPP8_SEL,FI,,,,
VOP3:DPP8,27,N/A,V_AND_B32_E64_DPP,VDST,,VSRC0,VSRC1,,DPP8_SEL,FI,,,,
VOP3:DPP8,599,N/A,V_AND_OR_B32_E64_DPP,VDST,,VSRC0,VSRC1,,DPP8_SEL,FI,,,,
VOP3:DPP8,826,N/A,V_ASHRREV_I16_E64_DPP,VDST,,VSRC0:U16,VSRC1,,DPP8_SEL,FI,,,,
VOP3:DPP8,26,N/A,V_ASHRREV_I32_E64_DPP,VDST,,VSRC0:U32,VSRC1,,DPP8_SEL,FI,,,,
VOP3:DPP8,798,N/A,V_BCNT_U32_B32_E64_DPP,VDST,,VSRC0,VSRC1,,DPP8_SEL,FI,,,,
VOP3:DPP8,529,N/A,V_BFE_I32_E64_DPP,VDST,,VSRC0,VSRC1:U32,,DPP8_SEL,FI,,,,
VOP3:DPP8,528,N/A,V_BFE_U32_E64_DPP,VDST,,VSRC0,VSRC1,,DPP8_SEL,FI,,,,
VOP3:DPP8,530,N/A,V_BFI_B32_E64_DPP,VDST,,VSRC0,VSRC1,,DPP8_SEL,FI,,,,
VOP3:DPP8,797,N/A,V_BFM_B32_E64_DPP,VDST,,VSRC0,VSRC1,,DPP8_SEL,FI,,,,
VOP3:DPP8,56,N/A,V_BFREV_B32_E64_DPP,VDST,,VSRC,,,DPP8_SEL,FI,,,,
VOP3:DPP8,92,N/A,V_CEIL_F16_E64_DPP,VDST,,VSRC:M,,,CLAMP,OMOD,DPP8_SEL,FI,,
VOP3:DPP8,34,N/A,V_CEIL_F32_E64_DPP,VDST,,VSRC:M,,,CLAMP,OMOD,DPP8_SEL,FI,,
VOP3:DPP8,59,N/A,V_CLS_I32_E64_DPP,VDST,,VSRC,,,DPP8_SEL,FI,,,,
VOP3:DPP8,57,N/A,V_CLZ_I32_U32_E64_DPP,VDST,,VSRC,,,DPP8_SEL,FI,,,,
VOP3:DPP8,125,N/A,V_CMP_CLASS_F16_E64_DPP,SDST,,VSRC0:M,VSRC1:B16,,DPP8_SEL,FI,,,,
VOP3:DPP8,126,N/A,V_CMP_CLASS_F32_E64_DPP,SDST,,VSRC0:M,VSRC1:B32,,DPP8_SEL,FI,,,,
VOP3:DPP8,2,N/A,V_CMP_EQ_F16_E64_DPP,SDST,,VSRC0:M,VSRC1:M,,CLAMP,DPP8_SEL,FI,,,
VOP3:DPP8,18,N/A,V_CMP_EQ_F32_E64_DPP,SDST,,VSRC0:M,VSRC1:M,,CLAMP,DPP8_SEL,FI,,,
VOP3:DPP8,50,N/A,V_CMP_EQ_I16_E64_DPP,SDST,,VSRC0,VSRC1,,DPP8_SEL,FI,,,,
VOP3:DPP8,66,N/A,V_CMP_EQ_I32_E64_DPP,SDST,,VSRC0,VSRC1,,DPP8_SEL,FI,,,,
VOP3:DPP8,58,N/A,V_CMP_EQ_U16_E64_DPP,SDST,,VSRC0,VSRC1,,DPP8_SEL,FI,,,,
VOP3:DPP8,74,N/A,V_CMP_EQ_U32_E64_DPP,SDST,,VSRC0,VSRC1,,DPP8_SEL,FI,,,,
VOP3:DPP8,0,N/A,V_CMP_F_F16_E64_DPP,SDST,,VSRC0:M,VSRC1:M,,CLAMP,DPP8_SEL,FI,,,
VOP3:DPP8,16,N/A,V_CMP_F_F32_E64_DPP,SDST,,VSRC0:M,VSRC1:M,,CLAMP,DPP8_SEL,FI,,,
VOP3:DPP8,64,N/A,V_CMP_F_I32_E64_DPP,SDST,,VSRC0,VSRC1,,DPP8_SEL,FI,,,,
VOP3:DPP8,72,N/A,V_CMP_F_U32_E64_DPP,SDST,,VSRC0,VSRC1,,DPP8_SEL,FI,,,,
VOP3:DPP8,6,N/A,V_CMP_GE_F16_E64_DPP,SDST,,VSRC0:M,VSRC1:M,,CLAMP,DPP8_SEL,FI,,,
VOP3:DPP8,22,N/A,V_CMP_GE_F32_E64_DPP,SDST,,VSRC0:M,VSRC1:M,,CLAMP,DPP8_SEL,FI,,,
VOP3:DPP8,54,N/A,V_CMP_GE_I16_E64_DPP,SDST,,VSRC0,VSRC1,,DPP8_SEL,FI,,,,
VOP3:DPP8,70,N/A,V_CMP_GE_I32_E64_DPP,SDST,,VSRC0,VSRC1,,DPP8_SEL,FI,,,,
VOP3:DPP8,62,N/A,V_CMP_GE_U16_E64_DPP,SDST,,VSRC0,VSRC1,,DPP8_SEL,FI,,,,
VOP3:DPP8,78,N/A,V_CMP_GE_U32_E64_DPP,SDST,,VSRC0,VSRC1,,DPP8_SEL,FI,,,,
VOP3:DPP8,4,N/A,V_CMP_GT_F16_E64_DPP,SDST,,VSRC0:M,VSRC1:M,,CLAMP,DPP8_SEL,FI,,,
VOP3:DPP8,20,N/A,V_CMP_GT_F32_E64_DPP,SDST,,VSRC0:M,VSRC1:M,,CLAMP,DPP8_SEL,FI,,,
VOP3:DPP8,52,N/A,V_CMP_GT_I16_E64_DPP,SDST,,VSRC0,VSRC1,,DPP8_SEL,FI,,,,
VOP3:DPP8,68,N/A,V_CMP_GT_I32_E64_DPP,SDST,,VSRC0,VSRC1,,DPP8_SEL,FI,,,,
VOP3:DPP8,60,N/A,V_CMP_GT_U16_E64_DPP,SDST,,VSRC0,VSRC1,,DPP8_SEL,FI,,,,
VOP3:DPP8,76,N/A,V_CMP_GT_U32_E64_DPP,SDST,,VSRC0,VSRC1,,DPP8_SEL,FI,,,,
VOP3:DPP8,3,N/A,V_CMP_LE_F16_E64_DPP,SDST,,VSRC0:M,VSRC1:M,,CLAMP,DPP8_SEL,FI,,,
VOP3:DPP8,19,N/A,V_CMP_LE_F32_E64_DPP,SDST,,VSRC0:M,VSRC1:M,,CLAMP,DPP8_SEL,FI,,,
VOP3:DPP8,51,N/A,V_CMP_LE_I16_E64_DPP,SDST,,VSRC0,VSRC1,,DPP8_SEL,FI,,,,
VOP3:DPP8,67,N/A,V_CMP_LE_I32_E64_DPP,SDST,,VSRC0,VSRC1,,DPP8_SEL,FI,,,,
VOP3:DPP8,59,N/A,V_CMP_LE_U16_E64_DPP,SDST,,VSRC0,VSRC1,,DPP8_SEL,FI,,,,
VOP3:DPP8,75,N/A,V_CMP_LE_U32_E64_DPP,SDST,,VSRC0,VSRC1,,DPP8_SEL,FI,,,,
VOP3:DPP8,5,N/A,V_CMP_LG_F16_E64_DPP,SDST,,VSRC0:M,VSRC1:M,,CLAMP,DPP8_SEL,FI,,,
VOP3:DPP8,21,N/A,V_CMP_LG_F32_E64_DPP,SDST,,VSRC0:M,VSRC1:M,,CLAMP,DPP8_SEL,FI,,,
VOP3:DPP8,1,N/A,V_CMP_LT_F16_E64_DPP,SDST,,VSRC0:M,VSRC1:M,,CLAMP,DPP8_SEL,FI,,,
VOP3:DPP8,17,N/A,V_CMP_LT_F32_E64_DPP,SDST,,VSRC0:M,VSRC1:M,,CLAMP,DPP8_SEL,FI,,,
VOP3:DPP8,49,N/A,V_CMP_LT_I16_E64_DPP,SDST,,VSRC0,VSRC1,,DPP8_SEL,FI,,,,
VOP3:DPP8,65,N/A,V_CMP_LT_I32_E64_DPP,SDST,,VSRC0,VSRC1,,DPP8_SEL,FI,,,,
VOP3:DPP8,57,N/A,V_CMP_LT_U16_E64_DPP,SDST,,VSRC0,VSRC1,,DPP8_SEL,FI,,,,
VOP3:DPP8,73,N/A,V_CMP_LT_U32_E64_DPP,SDST,,VSRC0,VSRC1,,DPP8_SEL,FI,,,,
VOP3:DPP8,53,N/A,V_CMP_NE_I16_E64_DPP,SDST,,VSRC0,VSRC1,,DPP8_SEL,FI,,,,
VOP3:DPP8,69,N/A,V_CMP_NE_I32_E64_DPP,SDST,,VSRC0,VSRC1,,DPP8_SEL,FI,,,,
VOP3:DPP8,61,N/A,V_CMP_NE_U16_E64_DPP,SDST,,VSRC0,VSRC1,,DPP8_SEL,FI,,,,
VOP3:DPP8,77,N/A,V_CMP_NE_U32_E64_DPP,SDST,,VSRC0,VSRC1,,DPP8_SEL,FI,,,,
VOP3:DPP8,13,N/A,V_CMP_NEQ_F16_E64_DPP,SDST,,VSRC0:M,VSRC1:M,,CLAMP,DPP8_SEL,FI,,,
VOP3:DPP8,29,N/A,V_CMP_NEQ_F32_E64_DPP,SDST,,VSRC0:M,VSRC1:M,,CLAMP,DPP8_SEL,FI,,,
VOP3:DPP8,9,N/A,V_CMP_NGE_F16_E64_DPP,SDST,,VSRC0:M,VSRC1:M,,CLAMP,DPP8_SEL,FI,,,
VOP3:DPP8,25,N/A,V_CMP_NGE_F32_E64_DPP,SDST,,VSRC0:M,VSRC1:M,,CLAMP,DPP8_SEL,FI,,,
VOP3:DPP8,11,N/A,V_CMP_NGT_F16_E64_DPP,SDST,,VSRC0:M,VSRC1:M,,CLAMP,DPP8_SEL,FI,,,
VOP3:DPP8,27,N/A,V_CMP_NGT_F32_E64_DPP,SDST,,VSRC0:M,VSRC1:M,,CLAMP,DPP8_SEL,FI,,,
VOP3:DPP8,12,N/A,V_CMP_NLE_F16_E64_DPP,SDST,,VSRC0:M,VSRC1:M,,CLAMP,DPP8_SEL,FI,,,
VOP3:DPP8,28,N/A,V_CMP_NLE_F32_E64_DPP,SDST,,VSRC0:M,VSRC1:M,,CLAMP,DPP8_SEL,FI,,,
VOP3:DPP8,10,N/A,V_CMP_NLG_F16_E64_DPP,SDST,,VSRC0:M,VSRC1:M,,CLAMP,DPP8_SEL,FI,,,
VOP3:DPP8,26,N/A,V_CMP_NLG_F32_E64_DPP,SDST,,VSRC0:M,VSRC1:M,,CLAMP,DPP8_SEL,FI,,,
VOP3:DPP8,14,N/A,V_CMP_NLT_F16_E64_DPP,SDST,,VSRC0:M,VSRC1:M,,CLAMP,DPP8_SEL,FI,,,
VOP3:DPP8,30,N/A,V_CMP_NLT_F32_E64_DPP,SDST,,VSRC0:M,VSRC1:M,,CLAMP,DPP8_SEL,FI,,,
VOP3:DPP8,7,N/A,V_CMP_O_F16_E64_DPP,SDST,,VSRC0:M,VSRC1:M,,CLAMP,DPP8_SEL,FI,,,
VOP3:DPP8,23,N/A,V_CMP_O_F32_E64_DPP,SDST,,VSRC0:M,VSRC1:M,,CLAMP,DPP8_SEL,FI,,,
VOP3:DPP8,15,N/A,V_CMP_T_F16_E64_DPP,SDST,,VSRC0:M,VSRC1:M,,CLAMP,DPP8_SEL,FI,,,
VOP3:DPP8,31,N/A,V_CMP_T_F32_E64_DPP,SDST,,VSRC0:M,VSRC1:M,,CLAMP,DPP8_SEL,FI,,,
VOP3:DPP8,71,N/A,V_CMP_T_I32_E64_DPP,SDST,,VSRC0,VSRC1,,DPP8_SEL,FI,,,,
VOP3:DPP8,79,N/A,V_CMP_T_U32_E64_DPP,SDST,,VSRC0,VSRC1,,DPP8_SEL,FI,,,,
VOP3:DPP8,N/A,N/A,V_CMP_TRU_F16_E64_DPP,SDST,,VSRC0:M,VSRC1:M,,CLAMP,DPP8_SEL,FI,,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
VOP3:DPP8,N/A,N/A,V_CMP_TRU_F32_E64_DPP,SDST,,VSRC0:M,VSRC1:M,,CLAMP,DPP8_SEL,FI,,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
VOP3:DPP8,8,N/A,V_CMP_U_F16_E64_DPP,SDST,,VSRC0:M,VSRC1:M,,CLAMP,DPP8_SEL,FI,,,
VOP3:DPP8,24,N/A,V_CMP_U_F32_E64_DPP,SDST,,VSRC0:M,VSRC1:M,,CLAMP,DPP8_SEL,FI,,,
VOP3:DPP8,253,N/A,V_CMPX_CLASS_F16_E64_DPP,,,VSRC0:M,VSRC1:B16,,DPP8_SEL,FI,,,,
VOP3:DPP8,254,N/A,V_CMPX_CLASS_F32_E64_DPP,,,VSRC0:M,VSRC1:B32,,DPP8_SEL,FI,,,,
VOP3:DPP8,130,N/A,V_CMPX_EQ_F16_E64_DPP,,,VSRC0:M,VSRC1:M,,CLAMP,DPP8_SEL,FI,,,
VOP3:DPP8,146,N/A,V_CMPX_EQ_F32_E64_DPP,,,VSRC0:M,VSRC1:M,,CLAMP,DPP8_SEL,FI,,,
VOP3:DPP8,178,N/A,V_CMPX_EQ_I16_E64_DPP,,,VSRC0,VSRC1,,DPP8_SEL,FI,,,,
VOP3:DPP8,194,N/A,V_CMPX_EQ_I32_E64_DPP,,,VSRC0,VSRC1,,DPP8_SEL,FI,,,,
VOP3:DPP8,186,N/A,V_CMPX_EQ_U16_E64_DPP,,,VSRC0,VSRC1,,DPP8_SEL,FI,,,,
VOP3:DPP8,202,N/A,V_CMPX_EQ_U32_E64_DPP,,,VSRC0,VSRC1,,DPP8_SEL,FI,,,,
VOP3:DPP8,128,N/A,V_CMPX_F_F16_E64_DPP,,,VSRC0:M,VSRC1:M,,CLAMP,DPP8_SEL,FI,,,
VOP3:DPP8,144,N/A,V_CMPX_F_F32_E64_DPP,,,VSRC0:M,VSRC1:M,,CLAMP,DPP8_SEL,FI,,,
VOP3:DPP8,192,N/A,V_CMPX_F_I32_E64_DPP,,,VSRC0,VSRC1,,DPP8_SEL,FI,,,,
VOP3:DPP8,200,N/A,V_CMPX_F_U32_E64_DPP,,,VSRC0,VSRC1,,DPP8_SEL,FI,,,,
VOP3:DPP8,134,N/A,V_CMPX_GE_F16_E64_DPP,,,VSRC0:M,VSRC1:M,,CLAMP,DPP8_SEL,FI,,,
VOP3:DPP8,150,N/A,V_CMPX_GE_F32_E64_DPP,,,VSRC0:M,VSRC1:M,,CLAMP,DPP8_SEL,FI,,,
VOP3:DPP8,182,N/A,V_CMPX_GE_I16_E64_DPP,,,VSRC0,VSRC1,,DPP8_SEL,FI,,,,
VOP3:DPP8,198,N/A,V_CMPX_GE_I32_E64_DPP,,,VSRC0,VSRC1,,DPP8_SEL,FI,,,,
VOP3:DPP8,190,N/A,V_CMPX_GE_U16_E64_DPP,,,VSRC0,VSRC1,,DPP8_SEL,FI,,,,
VOP3:DPP8,206,N/A,V_CMPX_GE_U32_E64_DPP,,,VSRC0,VSRC1,,DPP8_SEL,FI,,,,
VOP3:DPP8,132,N/A,V_CMPX_GT_F16_E64_DPP,,,VSRC0:M,VSRC1:M,,CLAMP,DPP8_SEL,FI,,,
VOP3:DPP8,148,N/A,V_CMPX_GT_F32_E64_DPP,,,VSRC0:M,VSRC1:M,,CLAMP,DPP8_SEL,FI,,,
VOP3:DPP8,180,N/A,V_CMPX_GT_I16_E64_DPP,,,VSRC0,VSRC1,,DPP8_SEL,FI,,,,
VOP3:DPP8,196,N/A,V_CMPX_GT_I32_E64_DPP,,,VSRC0,VSRC1,,DPP8_SEL,FI,,,,
VOP3:DPP8,188,N/A,V_CMPX_GT_U16_E64_DPP,,,VSRC0,VSRC1,,DPP8_SEL,FI,,,,
VOP3:DPP8,204,N/A,V_CMPX_GT_U32_E64_DPP,,,VSRC0,VSRC1,,DPP8_SEL,FI,,,,
VOP3:DPP8,131,N/A,V_CMPX_LE_F16_E64_DPP,,,VSRC0:M,VSRC1:M,,CLAMP,DPP8_SEL,FI,,,
VOP3:DPP8,147,N/A,V_CMPX_LE_F32_E64_DPP,,,VSRC0:M,VSRC1:M,,CLAMP,DPP8_SEL,FI,,,
VOP3:DPP8,179,N/A,V_CMPX_LE_I16_E64_DPP,,,VSRC0,VSRC1,,DPP8_SEL,FI,,,,
VOP3:DPP8,195,N/A,V_CMPX_LE_I32_E64_DPP,,,VSRC0,VSRC1,,DPP8_SEL,FI,,,,
VOP3:DPP8,187,N/A,V_CMPX_LE_U16_E64_DPP,,,VSRC0,VSRC1,,DPP8_SEL,FI,,,,
VOP3:DPP8,203,N/A,V_CMPX_LE_U32_E64_DPP,,,VSRC0,VSRC1,,DPP8_SEL,FI,,,,
VOP3:DPP8,133,N/A,V_CMPX_LG_F16_E64_DPP,,,VSRC0:M,VSRC1:M,,CLAMP,DPP8_SEL,FI,,,
VOP3:DPP8,149,N/A,V_CMPX_LG_F32_E64_DPP,,,VSRC0:M,VSRC1:M,,CLAMP,DPP8_SEL,FI,,,
VOP3:DPP8,129,N/A,V_CMPX_LT_F16_E64_DPP,,,VSRC0:M,VSRC1:M,,CLAMP,DPP8_SEL,FI,,,
VOP3:DPP8,145,N/A,V_CMPX_LT_F32_E64_DPP,,,VSRC0:M,VSRC1:M,,CLAMP,DPP8_SEL,FI,,,
VOP3:DPP8,177,N/A,V_CMPX_LT_I16_E64_DPP,,,VSRC0,VSRC1,,DPP8_SEL,FI,,,,
VOP3:DPP8,193,N/A,V_CMPX_LT_I32_E64_DPP,,,VSRC0,VSRC1,,DPP8_SEL,FI,,,,
VOP3:DPP8,185,N/A,V_CMPX_LT_U16_E64_DPP,,,VSRC0,VSRC1,,DPP8_SEL,FI,,,,
VOP3:DPP8,201,N/A,V_CMPX_LT_U32_E64_DPP,,,VSRC0,VSRC1,,DPP8_SEL,FI,,,,
VOP3:DPP8,181,N/A,V_CMPX_NE_I16_E64_DPP,,,VSRC0,VSRC1,,DPP8_SEL,FI,,,,
VOP3:DPP8,197,N/A,V_CMPX_NE_I32_E64_DPP,,,VSRC0,VSRC1,,DPP8_SEL,FI,,,,
VOP3:DPP8,189,N/A,V_CMPX_NE_U16_E64_DPP,,,VSRC0,VSRC1,,DPP8_SEL,FI,,,,
VOP3:DPP8,205,N/A,V_CMPX_NE_U32_E64_DPP,,,VSRC0,VSRC1,,DPP8_SEL,FI,,,,
VOP3:DPP8,141,N/A,V_CMPX_NEQ_F16_E64_DPP,,,VSRC0:M,VSRC1:M,,CLAMP,DPP8_SEL,FI,,,
VOP3:DPP8,157,N/A,V_CMPX_NEQ_F32_E64_DPP,,,VSRC0:M,VSRC1:M,,CLAMP,DPP8_SEL,FI,,,
VOP3:DPP8,137,N/A,V_CMPX_NGE_F16_E64_DPP,,,VSRC0:M,VSRC1:M,,CLAMP,DPP8_SEL,FI,,,
VOP3:DPP8,153,N/A,V_CMPX_NGE_F32_E64_DPP,,,VSRC0:M,VSRC1:M,,CLAMP,DPP8_SEL,FI,,,
VOP3:DPP8,139,N/A,V_CMPX_NGT_F16_E64_DPP,,,VSRC0:M,VSRC1:M,,CLAMP,DPP8_SEL,FI,,,
VOP3:DPP8,155,N/A,V_CMPX_NGT_F32_E64_DPP,,,VSRC0:M,VSRC1:M,,CLAMP,DPP8_SEL,FI,,,
VOP3:DPP8,140,N/A,V_CMPX_NLE_F16_E64_DPP,,,VSRC0:M,VSRC1:M,,CLAMP,DPP8_SEL,FI,,,
VOP3:DPP8,156,N/A,V_CMPX_NLE_F32_E64_DPP,,,VSRC0:M,VSRC1:M,,CLAMP,DPP8_SEL,FI,,,
VOP3:DPP8,138,N/A,V_CMPX_NLG_F16_E64_DPP,,,VSRC0:M,VSRC1:M,,CLAMP,DPP8_SEL,FI,,,
VOP3:DPP8,154,N/A,V_CMPX_NLG_F32_E64_DPP,,,VSRC0:M,VSRC1:M,,CLAMP,DPP8_SEL,FI,,,
VOP3:DPP8,142,N/A,V_CMPX_NLT_F16_E64_DPP,,,VSRC0:M,VSRC1:M,,CLAMP,DPP8_SEL,FI,,,
VOP3:DPP8,158,N/A,V_CMPX_NLT_F32_E64_DPP,,,VSRC0:M,VSRC1:M,,CLAMP,DPP8_SEL,FI,,,
VOP3:DPP8,135,N/A,V_CMPX_O_F16_E64_DPP,,,VSRC0:M,VSRC1:M,,CLAMP,DPP8_SEL,FI,,,
VOP3:DPP8,151,N/A,V_CMPX_O_F32_E64_DPP,,,VSRC0:M,VSRC1:M,,CLAMP,DPP8_SEL,FI,,,
VOP3:DPP8,143,N/A,V_CMPX_T_F16_E64_DPP,,,VSRC0:M,VSRC1:M,,CLAMP,DPP8_SEL,FI,,,
VOP3:DPP8,159,N/A,V_CMPX_T_F32_E64_DPP,,,VSRC0:M,VSRC1:M,,CLAMP,DPP8_SEL,FI,,,
VOP3:DPP8,199,N/A,V_CMPX_T_I32_E64_DPP,,,VSRC0,VSRC1,,DPP8_SEL,FI,,,,
VOP3:DPP8,207,N/A,V_CMPX_T_U32_E64_DPP,,,VSRC0,VSRC1,,DPP8_SEL,FI,,,,
VOP3:DPP8,N/A,N/A,V_CMPX_TRU_F16_E64_DPP,,,VSRC0:M,VSRC1:M,,CLAMP,DPP8_SEL,FI,,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
VOP3:DPP8,N/A,N/A,V_CMPX_TRU_F32_E64_DPP,,,VSRC0:M,VSRC1:M,,CLAMP,DPP8_SEL,FI,,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
VOP3:DPP8,136,N/A,V_CMPX_U_F16_E64_DPP,,,VSRC0:M,VSRC1:M,,CLAMP,DPP8_SEL,FI,,,
VOP3:DPP8,152,N/A,V_CMPX_U_F32_E64_DPP,,,VSRC0:M,VSRC1:M,,CLAMP,DPP8_SEL,FI,,,
VOP3:DPP8,605,N/A,V_CNDMASK_B16_E64_DPP,VDST,,VSRC0:M,VSRC1:M,,DPP8_SEL,FI,,,,
VOP3:DPP8,1,N/A,V_CNDMASK_B32_E64_DPP,VDST,,VSRC0:M,VSRC1:M,,DPP8_SEL,FI,,,,
VOP3:DPP8,97,N/A,V_COS_F16_E64_DPP,VDST,,VSRC:M,,,CLAMP,OMOD,DPP8_SEL,FI,,
VOP3:DPP8,54,N/A,V_COS_F32_E64_DPP,VDST,,VSRC:M,,,CLAMP,OMOD,DPP8_SEL,FI,,
VOP3:DPP8,58,N/A,V_CTZ_I32_B32_E64_DPP,VDST,,VSRC,,,DPP8_SEL,FI,,,,
VOP3:DPP8,524,N/A,V_CUBEID_F32_E64_DPP,VDST,,VSRC0:M,VSRC1:M,,CLAMP,OMOD,DPP8_SEL,FI,,
VOP3:DPP8,527,N/A,V_CUBEMA_F32_E64_DPP,VDST,,VSRC0:M,VSRC1:M,,CLAMP,OMOD,DPP8_SEL,FI,,
VOP3:DPP8,525,N/A,V_CUBESC_F32_E64_DPP,VDST,,VSRC0:M,VSRC1:M,,CLAMP,OMOD,DPP8_SEL,FI,,
VOP3:DPP8,526,N/A,V_CUBETC_F32_E64_DPP,VDST,,VSRC0:M,VSRC1:M,,CLAMP,OMOD,DPP8_SEL,FI,,
VOP3:DPP8,10,N/A,V_CVT_F16_F32_E64_DPP,VDST,,VSRC:M,,,CLAMP,OMOD,DPP8_SEL,FI,,
VOP3:DPP8,81,N/A,V_CVT_F16_I16_E64_DPP,VDST,,VSRC,,,CLAMP,OMOD,DPP8_SEL,FI,,
VOP3:DPP8,80,N/A,V_CVT_F16_U16_E64_DPP,VDST,,VSRC,,,CLAMP,OMOD,DPP8_SEL,FI,,
VOP3:DPP8,11,N/A,V_CVT_F32_F16_E64_DPP,VDST,,VSRC:M,,,CLAMP,OMOD,DPP8_SEL,FI,,
VOP3:DPP8,5,N/A,V_CVT_F32_I32_E64_DPP,VDST,,VSRC,,,CLAMP,OMOD,DPP8_SEL,FI,,
VOP3:DPP8,6,N/A,V_CVT_F32_U32_E64_DPP,VDST,,VSRC,,,CLAMP,OMOD,DPP8_SEL,FI,,
VOP3:DPP8,17,N/A,V_CVT_F32_UBYTE0_E64_DPP,VDST,,VSRC,,,CLAMP,OMOD,DPP8_SEL,FI,,
VOP3:DPP8,18,N/A,V_CVT_F32_UBYTE1_E64_DPP,VDST,,VSRC,,,CLAMP,OMOD,DPP8_SEL,FI,,
VOP3:DPP8,19,N/A,V_CVT_F32_UBYTE2_E64_DPP,VDST,,VSRC,,,CLAMP,OMOD,DPP8_SEL,FI,,
VOP3:DPP8,20,N/A,V_CVT_F32_UBYTE3_E64_DPP,VDST,,VSRC,,,CLAMP,OMOD,DPP8_SEL,FI,,
VOP3:DPP8,13,N/A,V_CVT_FLOOR_I32_F32_E64_DPP,VDST,,VSRC:M,,,DPP8_SEL,FI,,,,
VOP3:DPP8,N/A,N/A,V_CVT_FLR_I32_F32_E64_DPP,VDST,,VSRC:M,,,DPP8_SEL,FI,,,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
VOP3:DPP8,83,N/A,V_CVT_I16_F16_E64_DPP,VDST,,VSRC:M,,,CLAMP,DPP8_SEL,FI,,,
VOP3:DPP8,8,N/A,V_CVT_I32_F32_E64_DPP,VDST,,VSRC:M,,,CLAMP,DPP8_SEL,FI,,,
VOP3:DPP8,106,N/A,V_CVT_I32_I16_E64_DPP,VDST,,VSRC,,,DPP8_SEL,FI,,,,
VOP3:DPP8,12,N/A,V_CVT_NEAREST_I32_F32_E64_DPP,VDST,,VSRC:M,,,DPP8_SEL,FI,,,,
VOP3:DPP8,99,N/A,V_CVT_NORM_I16_F16_E64_DPP,VDST,,VSRC:M,,,DPP8_SEL,FI,,,,
VOP3:DPP8,100,N/A,V_CVT_NORM_U16_F16_E64_DPP,VDST,,VSRC:M,,,DPP8_SEL,FI,,,,
VOP3:DPP8,14,N/A,V_CVT_OFF_F32_I4_E64_DPP,VDST,,VSRC,,,CLAMP,OMOD,DPP8_SEL,FI,,
VOP3:DPP8,774,N/A,V_CVT_PK_I16_F32_E64_DPP,VDST,,VSRC0:M:F32,VSRC1:M:F32,,DPP8_SEL,FI,,,,
VOP3:DPP8,804,N/A,V_CVT_PK_I16_I32_E64_DPP,VDST,,VSRC0:I32,VSRC1:I32,,DPP8_SEL,FI,,,,
VOP3:DPP8,786,N/A,V_CVT_PK_NORM_I16_F16_E64_DPP,VDST,,VSRC0:M:F16,VSRC1:M:F16,,OP_SEL,DPP8_SEL,FI,,,
VOP3:DPP8,787,N/A,V_CVT_PK_NORM_U16_F16_E64_DPP,VDST,,VSRC0:M:F16,VSRC1:M:F16,,OP_SEL,DPP8_SEL,FI,,,
VOP3:DPP8,47,N/A,V_CVT_PK_RTZ_F16_F32_E64_DPP,VDST,,VSRC0:M:F32,VSRC1:M:F32,,CLAMP,DPP8_SEL,FI,,,
VOP3:DPP8,775,N/A,V_CVT_PK_U16_F32_E64_DPP,VDST,,VSRC0:M:F32,VSRC1:M:F32,,DPP8_SEL,FI,,,,
VOP3:DPP8,803,N/A,V_CVT_PK_U16_U32_E64_DPP,VDST,,VSRC0:U32,VSRC1:U32,,DPP8_SEL,FI,,,,
VOP3:DPP8,550,N/A,V_CVT_PK_U8_F32_E64_DPP,VDST:B32,,VSRC0:M:F32,VSRC1:U32,,DPP8_SEL,FI,,,,
VOP3:DPP8,N/A,N/A,V_CVT_PKNORM_I16_F16_E64_DPP,VDST,,VSRC0:M:F16,VSRC1:M:F16,,OP_SEL,DPP8_SEL,FI,,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
VOP3:DPP8,N/A,N/A,V_CVT_PKNORM_I16_F32_E64_DPP,VDST,,VSRC0:M:F32,VSRC1:M:F32,,DPP8_SEL,FI,,,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
VOP3:DPP8,N/A,N/A,V_CVT_PKNORM_U16_F16_E64_DPP,VDST,,VSRC0:M:F16,VSRC1:M:F16,,OP_SEL,DPP8_SEL,FI,,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
VOP3:DPP8,N/A,N/A,V_CVT_PKNORM_U16_F32_E64_DPP,VDST,,VSRC0:M:F32,VSRC1:M:F32,,DPP8_SEL,FI,,,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
VOP3:DPP8,N/A,N/A,V_CVT_PKRTZ_F16_F32_E64_DPP,VDST,,VSRC0:M:F32,VSRC1:M:F32,,CLAMP,DPP8_SEL,FI,,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
VOP3:DPP8,N/A,N/A,V_CVT_RPI_I32_F32_E64_DPP,VDST,,VSRC:M,,,DPP8_SEL,FI,,,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
VOP3:DPP8,82,N/A,V_CVT_U16_F16_E64_DPP,VDST,,VSRC:M,,,CLAMP,DPP8_SEL,FI,,,
VOP3:DPP8,7,N/A,V_CVT_U32_F32_E64_DPP,VDST,,VSRC:M,,,CLAMP,DPP8_SEL,FI,,,
VOP3:DPP8,107,N/A,V_CVT_U32_U16_E64_DPP,VDST,,VSRC,,,DPP8_SEL,FI,,,,
VOP3:DPP8,596,N/A,V_DIV_FIXUP_F16_E64_DPP,VDST,,VSRC0:M,VSRC1:M,,OP_SEL,CLAMP,OMOD,DPP8_SEL,,
VOP3:DPP8,615,N/A,V_DOT2_BF16_BF16_E64_DPP,VDST,,VSRC0:M:BF16X2,VSRC1:M:BF16X2,,OP_SEL,DPP8_SEL,FI,,,
VOP3:DPP8,614,N/A,V_DOT2_F16_F16_E64_DPP,VDST,,VSRC0:M:F16X2,VSRC1:M:F16X2,,OP_SEL,DPP8_SEL,FI,,,
VOP3:DPP8,88,N/A,V_EXP_F16_E64_DPP,VDST,,VSRC:M,,,CLAMP,OMOD,DPP8_SEL,FI,,
VOP3:DPP8,37,N/A,V_EXP_F32_E64_DPP,VDST,,VSRC:M,,,CLAMP,OMOD,DPP8_SEL,FI,,
VOP3:DPP8,N/A,N/A,V_FFBH_I32_E64_DPP,VDST,,VSRC,,,DPP8_SEL,FI,,,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
VOP3:DPP8,N/A,N/A,V_FFBH_U32_E64_DPP,VDST,,VSRC,,,DPP8_SEL,FI,,,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
VOP3:DPP8,N/A,N/A,V_FFBL_B32_E64_DPP,VDST,,VSRC,,,DPP8_SEL,FI,,,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
VOP3:DPP8,91,N/A,V_FLOOR_F16_E64_DPP,VDST,,VSRC:M,,,CLAMP,OMOD,DPP8_SEL,FI,,
VOP3:DPP8,36,N/A,V_FLOOR_F32_E64_DPP,VDST,,VSRC:M,,,CLAMP,OMOD,DPP8_SEL,FI,,
VOP3:DPP8,584,N/A,V_FMA_F16_E64_DPP,VDST,,VSRC0:M,VSRC1:M,,OP_SEL,CLAMP,OMOD,DPP8_SEL,,
VOP3:DPP8,531,N/A,V_FMA_F32_E64_DPP,VDST,,VSRC0:M,VSRC1:M,,CLAMP,OMOD,DPP8_SEL,FI,,
VOP3:DPP8,54,N/A,V_FMAC_F16_E64_DPP,VDST,,VSRC0:M,VSRC1:M,,CLAMP,OMOD,DPP8_SEL,FI,,
VOP3:DPP8,43,N/A,V_FMAC_F32_E64_DPP,VDST,,VSRC0:M,VSRC1:M,,CLAMP,OMOD,DPP8_SEL,FI,,
VOP3:DPP8,95,N/A,V_FRACT_F16_E64_DPP,VDST,,VSRC:M,,,CLAMP,OMOD,DPP8_SEL,FI,,
VOP3:DPP8,32,N/A,V_FRACT_F32_E64_DPP,VDST,,VSRC:M,,,CLAMP,OMOD,DPP8_SEL,FI,,
VOP3:DPP8,90,N/A,V_FREXP_EXP_I16_F16_E64_DPP,VDST,,VSRC:M,,,DPP8_SEL,FI,,,,
VOP3:DPP8,63,N/A,V_FREXP_EXP_I32_F32_E64_DPP,VDST,,VSRC:M,,,DPP8_SEL,FI,,,,
VOP3:DPP8,89,N/A,V_FREXP_MANT_F16_E64_DPP,VDST,,VSRC:M,,,CLAMP,OMOD,DPP8_SEL,FI,,
VOP3:DPP8,64,N/A,V_FREXP_MANT_F32_E64_DPP,VDST,,VSRC:M,,,CLAMP,OMOD,DPP8_SEL,FI,,
VOP3:DPP8,59,N/A,V_LDEXP_F16_E64_DPP,VDST,,VSRC0:M,VSRC1:I16,,CLAMP,OMOD,DPP8_SEL,FI,,
VOP3:DPP8,796,N/A,V_LDEXP_F32_E64_DPP,VDST,,VSRC0:M,VSRC1:I32,,CLAMP,OMOD,DPP8_SEL,FI,,
VOP3:DPP8,533,N/A,V_LERP_U8_E64_DPP,VDST:U32,,VSRC0:B32,VSRC1:B32,,DPP8_SEL,FI,,,,
VOP3:DPP8,87,N/A,V_LOG_F16_E64_DPP,VDST,,VSRC:M,,,CLAMP,OMOD,DPP8_SEL,FI,,
VOP3:DPP8,39,N/A,V_LOG_F32_E64_DPP,VDST,,VSRC:M,,,CLAMP,OMOD,DPP8_SEL,FI,,
VOP3:DPP8,582,N/A,V_LSHL_ADD_U32_E64_DPP,VDST,,VSRC0,VSRC1,,DPP8_SEL,FI,,,,
VOP3:DPP8,598,N/A,V_LSHL_OR_B32_E64_DPP,VDST,,VSRC0,VSRC1:U32,,DPP8_SEL,FI,,,,
VOP3:DPP8,824,N/A,V_LSHLREV_B16_E64_DPP,VDST,,VSRC0:U16,VSRC1,,DPP8_SEL,FI,,,,
VOP3:DPP8,24,N/A,V_LSHLREV_B32_E64_DPP,VDST,,VSRC0:U32,VSRC1,,DPP8_SEL,FI,,,,
VOP3:DPP8,825,N/A,V_LSHRREV_B16_E64_DPP,VDST,,VSRC0:U16,VSRC1,,DPP8_SEL,FI,,,,
VOP3:DPP8,25,N/A,V_LSHRREV_B32_E64_DPP,VDST,,VSRC0:U32,VSRC1,,DPP8_SEL,FI,,,,
VOP3:DPP8,595,N/A,V_MAD_I16_E64_DPP,VDST,,VSRC0,VSRC1,,OP_SEL,CLAMP,DPP8_SEL,FI,,
VOP3:DPP8,602,N/A,V_MAD_I32_I16_E64_DPP,VDST,,VSRC0,VSRC1,,OP_SEL,CLAMP,DPP8_SEL,FI,,
VOP3:DPP8,522,N/A,V_MAD_I32_I24_E64_DPP,VDST,,VSRC0,VSRC1,,CLAMP,DPP8_SEL,FI,,,
VOP3:DPP8,577,N/A,V_MAD_U16_E64_DPP,VDST,,VSRC0,VSRC1,,OP_SEL,CLAMP,DPP8_SEL,FI,,
VOP3:DPP8,601,N/A,V_MAD_U32_U16_E64_DPP,VDST,,VSRC0,VSRC1,,OP_SEL,CLAMP,DPP8_SEL,FI,,
VOP3:DPP8,523,N/A,V_MAD_U32_U24_E64_DPP,VDST,,VSRC0,VSRC1,,CLAMP,DPP8_SEL,FI,,,
VOP3:DPP8,588,N/A,V_MAX3_F16_E64_DPP,VDST,,VSRC0:M,VSRC1:M,,OP_SEL,CLAMP,OMOD,DPP8_SEL,,
VOP3:DPP8,540,N/A,V_MAX3_F32_E64_DPP,VDST,,VSRC0:M,VSRC1:M,,CLAMP,OMOD,DPP8_SEL,FI,,
VOP3:DPP8,589,N/A,V_MAX3_I16_E64_DPP,VDST,,VSRC0,VSRC1,,OP_SEL,DPP8_SEL,FI,,,
VOP3:DPP8,541,N/A,V_MAX3_I32_E64_DPP,VDST,,VSRC0,VSRC1,,DPP8_SEL,FI,,,,
VOP3:DPP8,590,N/A,V_MAX3_U16_E64_DPP,VDST,,VSRC0,VSRC1,,OP_SEL,DPP8_SEL,FI,,,
VOP3:DPP8,542,N/A,V_MAX3_U32_E64_DPP,VDST,,VSRC0,VSRC1,,DPP8_SEL,FI,,,,
VOP3:DPP8,57,N/A,V_MAX_F16_E64_DPP,VDST,,VSRC0:M,VSRC1:M,,CLAMP,OMOD,DPP8_SEL,FI,,
VOP3:DPP8,16,N/A,V_MAX_F32_E64_DPP,VDST,,VSRC0:M,VSRC1:M,,CLAMP,OMOD,DPP8_SEL,FI,,
VOP3:DPP8,778,N/A,V_MAX_I16_E64_DPP,VDST,,VSRC0,VSRC1,,DPP8_SEL,FI,,,,
VOP3:DPP8,18,N/A,V_MAX_I32_E64_DPP,VDST,,VSRC0,VSRC1,,DPP8_SEL,FI,,,,
VOP3:DPP8,777,N/A,V_MAX_U16_E64_DPP,VDST,,VSRC0,VSRC1,,DPP8_SEL,FI,,,,
VOP3:DPP8,20,N/A,V_MAX_U32_E64_DPP,VDST,,VSRC0,VSRC1,,DPP8_SEL,FI,,,,
VOP3:DPP8,608,N/A,V_MAXMIN_F16_E64_DPP,VDST,,VSRC0:M,VSRC1:M,,CLAMP,OMOD,DPP8_SEL,FI,,
VOP3:DPP8,606,N/A,V_MAXMIN_F32_E64_DPP,VDST,,VSRC0:M,VSRC1:M,,CLAMP,OMOD,DPP8_SEL,FI,,
VOP3:DPP8,612,N/A,V_MAXMIN_I32_E64_DPP,VDST,,VSRC0,VSRC1,,DPP8_SEL,FI,,,,
VOP3:DPP8,610,N/A,V_MAXMIN_U32_E64_DPP,VDST,,VSRC0,VSRC1,,DPP8_SEL,FI,,,,
VOP3:DPP8,800,N/A,V_MBCNT_HI_U32_B32_E64_DPP,VDST,,VSRC0,VSRC1,,DPP8_SEL,FI,,,,
VOP3:DPP8,799,N/A,V_MBCNT_LO_U32_B32_E64_DPP,VDST,,VSRC0,VSRC1,,DPP8_SEL,FI,,,,
VOP3:DPP8,591,N/A,V_MED3_F16_E64_DPP,VDST,,VSRC0:M,VSRC1:M,,OP_SEL,CLAMP,OMOD,DPP8_SEL,,
VOP3:DPP8,543,N/A,V_MED3_F32_E64_DPP,VDST,,VSRC0:M,VSRC1:M,,CLAMP,OMOD,DPP8_SEL,FI,,
VOP3:DPP8,592,N/A,V_MED3_I16_E64_DPP,VDST,,VSRC0,VSRC1,,OP_SEL,DPP8_SEL,FI,,,
VOP3:DPP8,544,N/A,V_MED3_I32_E64_DPP,VDST,,VSRC0,VSRC1,,DPP8_SEL,FI,,,,
VOP3:DPP8,593,N/A,V_MED3_U16_E64_DPP,VDST,,VSRC0,VSRC1,,OP_SEL,DPP8_SEL,FI,,,
VOP3:DPP8,545,N/A,V_MED3_U32_E64_DPP,VDST,,VSRC0,VSRC1,,DPP8_SEL,FI,,,,
VOP3:DPP8,585,N/A,V_MIN3_F16_E64_DPP,VDST,,VSRC0:M,VSRC1:M,,OP_SEL,CLAMP,OMOD,DPP8_SEL,,
VOP3:DPP8,537,N/A,V_MIN3_F32_E64_DPP,VDST,,VSRC0:M,VSRC1:M,,CLAMP,OMOD,DPP8_SEL,FI,,
VOP3:DPP8,586,N/A,V_MIN3_I16_E64_DPP,VDST,,VSRC0,VSRC1,,OP_SEL,DPP8_SEL,FI,,,
VOP3:DPP8,538,N/A,V_MIN3_I32_E64_DPP,VDST,,VSRC0,VSRC1,,DPP8_SEL,FI,,,,
VOP3:DPP8,587,N/A,V_MIN3_U16_E64_DPP,VDST,,VSRC0,VSRC1,,OP_SEL,DPP8_SEL,FI,,,
VOP3:DPP8,539,N/A,V_MIN3_U32_E64_DPP,VDST,,VSRC0,VSRC1,,DPP8_SEL,FI,,,,
VOP3:DPP8,58,N/A,V_MIN_F16_E64_DPP,VDST,,VSRC0:M,VSRC1:M,,CLAMP,OMOD,DPP8_SEL,FI,,
VOP3:DPP8,15,N/A,V_MIN_F32_E64_DPP,VDST,,VSRC0:M,VSRC1:M,,CLAMP,OMOD,DPP8_SEL,FI,,
VOP3:DPP8,780,N/A,V_MIN_I16_E64_DPP,VDST,,VSRC0,VSRC1,,DPP8_SEL,FI,,,,
VOP3:DPP8,17,N/A,V_MIN_I32_E64_DPP,VDST,,VSRC0,VSRC1,,DPP8_SEL,FI,,,,
VOP3:DPP8,779,N/A,V_MIN_U16_E64_DPP,VDST,,VSRC0,VSRC1,,DPP8_SEL,FI,,,,
VOP3:DPP8,19,N/A,V_MIN_U32_E64_DPP,VDST,,VSRC0,VSRC1,,DPP8_SEL,FI,,,,
VOP3:DPP8,609,N/A,V_MINMAX_F16_E64_DPP,VDST,,VSRC0:M,VSRC1:M,,CLAMP,OMOD,DPP8_SEL,FI,,
VOP3:DPP8,607,N/A,V_MINMAX_F32_E64_DPP,VDST,,VSRC0:M,VSRC1:M,,CLAMP,OMOD,DPP8_SEL,FI,,
VOP3:DPP8,613,N/A,V_MINMAX_I32_E64_DPP,VDST,,VSRC0,VSRC1,,DPP8_SEL,FI,,,,
VOP3:DPP8,611,N/A,V_MINMAX_U32_E64_DPP,VDST,,VSRC0,VSRC1,,DPP8_SEL,FI,,,,
VOP3:DPP8,1,N/A,V_MOV_B32_E64_DPP,VDST,,VSRC,,,DPP8_SEL,FI,,,,
VOP3:DPP8,66,N/A,V_MOVRELD_B32_E64_DPP,VDST,,VSRC,,,DPP8_SEL,FI,,,,
VOP3:DPP8,67,N/A,V_MOVRELS_B32_E64_DPP,VDST,,VSRC,,,DPP8_SEL,FI,,,,
VOP3:DPP8,72,N/A,V_MOVRELSD_2_B32_E64_DPP,VDST,,VSRC,,,DPP8_SEL,FI,,,,
VOP3:DPP8,68,N/A,V_MOVRELSD_B32_E64_DPP,VDST,,VSRC,,,DPP8_SEL,FI,,,,
VOP3:DPP8,569,N/A,V_MSAD_U8_E64_DPP,VDST:U32,,VSRC0:B32,VSRC1:B32,,CLAMP,DPP8_SEL,FI,,,
VOP3:DPP8,7,N/A,V_MUL_DX9_ZERO_F32_E64_DPP,VDST,,VSRC0:M,VSRC1:M,,CLAMP,OMOD,DPP8_SEL,FI,,
VOP3:DPP8,53,N/A,V_MUL_F16_E64_DPP,VDST,,VSRC0:M,VSRC1:M,,CLAMP,OMOD,DPP8_SEL,FI,,
VOP3:DPP8,8,N/A,V_MUL_F32_E64_DPP,VDST,,VSRC0:M,VSRC1:M,,CLAMP,OMOD,DPP8_SEL,FI,,
VOP3:DPP8,10,N/A,V_MUL_HI_I32_I24_E64_DPP,VDST,,VSRC0,VSRC1,,DPP8_SEL,FI,,,,
VOP3:DPP8,12,N/A,V_MUL_HI_U32_U24_E64_DPP,VDST,,VSRC0,VSRC1,,DPP8_SEL,FI,,,,
VOP3:DPP8,9,N/A,V_MUL_I32_I24_E64_DPP,VDST,,VSRC0,VSRC1,,CLAMP,DPP8_SEL,FI,,,
VOP3:DPP8,N/A,N/A,V_MUL_LEGACY_F32_E64_DPP,VDST,,VSRC0:M,VSRC1:M,,CLAMP,OMOD,DPP8_SEL,FI,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
VOP3:DPP8,773,N/A,V_MUL_LO_U16_E64_DPP,VDST,,VSRC0,VSRC1,,DPP8_SEL,FI,,,,
VOP3:DPP8,11,N/A,V_MUL_U32_U24_E64_DPP,VDST,,VSRC0,VSRC1,,CLAMP,DPP8_SEL,FI,,,
VOP3:DPP8,536,N/A,V_MULLIT_F32_E64_DPP,VDST,,VSRC0:M,VSRC1:M,,CLAMP,OMOD,DPP8_SEL,FI,,
VOP3:DPP8,105,N/A,V_NOT_B16_E64_DPP,VDST,,VSRC,,,DPP8_SEL,FI,,,,
VOP3:DPP8,55,N/A,V_NOT_B32_E64_DPP,VDST,,VSRC,,,DPP8_SEL,FI,,,,
VOP3:DPP8,600,N/A,V_OR3_B32_E64_DPP,VDST,,VSRC0,VSRC1,,DPP8_SEL,FI,,,,
VOP3:DPP8,867,N/A,V_OR_B16_E64_DPP,VDST,,VSRC0,VSRC1,,DPP8_SEL,FI,,,,
VOP3:DPP8,28,N/A,V_OR_B32_E64_DPP,VDST,,VSRC0,VSRC1,,DPP8_SEL,FI,,,,
VOP3:DPP8,785,N/A,V_PACK_B32_F16_E64_DPP,VDST,,VSRC0:M,VSRC1:M,,OP_SEL,DPP8_SEL,FI,,,
VOP3:DPP8,580,N/A,V_PERM_B32_E64_DPP,VDST,,VSRC0,VSRC1,,DPP8_SEL,FI,,,,
VOP3:DPP8,84,N/A,V_RCP_F16_E64_DPP,VDST,,VSRC:M,,,CLAMP,OMOD,DPP8_SEL,FI,,
VOP3:DPP8,42,N/A,V_RCP_F32_E64_DPP,VDST,,VSRC:M,,,CLAMP,OMOD,DPP8_SEL,FI,,
VOP3:DPP8,43,N/A,V_RCP_IFLAG_F32_E64_DPP,VDST,,VSRC:M,,,CLAMP,OMOD,DPP8_SEL,FI,,
VOP3:DPP8,94,N/A,V_RNDNE_F16_E64_DPP,VDST,,VSRC:M,,,CLAMP,OMOD,DPP8_SEL,FI,,
VOP3:DPP8,35,N/A,V_RNDNE_F32_E64_DPP,VDST,,VSRC:M,,,CLAMP,OMOD,DPP8_SEL,FI,,
VOP3:DPP8,86,N/A,V_RSQ_F16_E64_DPP,VDST,,VSRC:M,,,CLAMP,OMOD,DPP8_SEL,FI,,
VOP3:DPP8,46,N/A,V_RSQ_F32_E64_DPP,VDST,,VSRC:M,,,CLAMP,OMOD,DPP8_SEL,FI,,
VOP3:DPP8,547,N/A,V_SAD_HI_U8_E64_DPP,VDST:U32,,VSRC0:U8X4,VSRC1:U8X4,,CLAMP,DPP8_SEL,FI,,,
VOP3:DPP8,548,N/A,V_SAD_U16_E64_DPP,VDST:U32,,VSRC0:U16X2,VSRC1:U16X2,,CLAMP,DPP8_SEL,FI,,,
VOP3:DPP8,549,N/A,V_SAD_U32_E64_DPP,VDST,,VSRC0,VSRC1,,CLAMP,DPP8_SEL,FI,,,
VOP3:DPP8,546,N/A,V_SAD_U8_E64_DPP,VDST:U32,,VSRC0:U8X4,VSRC1:U8X4,,CLAMP,DPP8_SEL,FI,,,
VOP3:DPP8,98,N/A,V_SAT_PK_U8_I16_E64_DPP,VDST,,VSRC,,,DPP8_SEL,FI,,,,
VOP3:DPP8,96,N/A,V_SIN_F16_E64_DPP,VDST,,VSRC:M,,,CLAMP,OMOD,DPP8_SEL,FI,,
VOP3:DPP8,53,N/A,V_SIN_F32_E64_DPP,VDST,,VSRC:M,,,CLAMP,OMOD,DPP8_SEL,FI,,
VOP3:DPP8,85,N/A,V_SQRT_F16_E64_DPP,VDST,,VSRC:M,,,CLAMP,OMOD,DPP8_SEL,FI,,
VOP3:DPP8,51,N/A,V_SQRT_F32_E64_DPP,VDST,,VSRC:M,,,CLAMP,OMOD,DPP8_SEL,FI,,
VOP3:DPP8,33,N/A,V_SUB_CO_CI_U32_E64_DPP,VDST,SDST,VSRC0,VSRC1,,CLAMP,DPP8_SEL,FI,,,
VOP3:DPP8,769,N/A,V_SUB_CO_U32_E64_DPP,VDST,SDST,VSRC0,VSRC1,,CLAMP,DPP8_SEL,FI,,,
VOP3:DPP8,51,N/A,V_SUB_F16_E64_DPP,VDST,,VSRC0:M,VSRC1:M,,CLAMP,OMOD,DPP8_SEL,FI,,
VOP3:DPP8,4,N/A,V_SUB_F32_E64_DPP,VDST,,VSRC0:M,VSRC1:M,,CLAMP,OMOD,DPP8_SEL,FI,,
VOP3:DPP8,782,N/A,V_SUB_NC_I16_E64_DPP,VDST,,VSRC0,VSRC1,,OP_SEL,CLAMP,DPP8_SEL,FI,,
VOP3:DPP8,805,N/A,V_SUB_NC_I32_E64_DPP,VDST,,VSRC0,VSRC1,,CLAMP,DPP8_SEL,FI,,,
VOP3:DPP8,772,N/A,V_SUB_NC_U16_E64_DPP,VDST,,VSRC0,VSRC1,,OP_SEL,CLAMP,DPP8_SEL,FI,,
VOP3:DPP8,38,N/A,V_SUB_NC_U32_E64_DPP,VDST,,VSRC0,VSRC1,,CLAMP,DPP8_SEL,FI,,,
VOP3:DPP8,34,N/A,V_SUBREV_CO_CI_U32_E64_DPP,VDST,SDST,VSRC0,VSRC1,,CLAMP,DPP8_SEL,FI,,,
VOP3:DPP8,770,N/A,V_SUBREV_CO_U32_E64_DPP,VDST,SDST,VSRC0,VSRC1,,CLAMP,DPP8_SEL,FI,,,
VOP3:DPP8,52,N/A,V_SUBREV_F16_E64_DPP,VDST,,VSRC0:M,VSRC1:M,,CLAMP,OMOD,DPP8_SEL,FI,,
VOP3:DPP8,5,N/A,V_SUBREV_F32_E64_DPP,VDST,,VSRC0:M,VSRC1:M,,CLAMP,OMOD,DPP8_SEL,FI,,
VOP3:DPP8,39,N/A,V_SUBREV_NC_U32_E64_DPP,VDST,,VSRC0,VSRC1,,CLAMP,DPP8_SEL,FI,,,
VOP3:DPP8,93,N/A,V_TRUNC_F16_E64_DPP,VDST,,VSRC:M,,,CLAMP,OMOD,DPP8_SEL,FI,,
VOP3:DPP8,33,N/A,V_TRUNC_F32_E64_DPP,VDST,,VSRC:M,,,CLAMP,OMOD,DPP8_SEL,FI,,
VOP3:DPP8,581,N/A,V_XAD_U32_E64_DPP,VDST,,VSRC0,VSRC1,,DPP8_SEL,FI,,,,
VOP3:DPP8,30,N/A,V_XNOR_B32_E64_DPP,VDST,,VSRC0,VSRC1,,DPP8_SEL,FI,,,,
VOP3:DPP8,576,N/A,V_XOR3_B32_E64_DPP,VDST,,VSRC0,VSRC1,,DPP8_SEL,FI,,,,
VOP3:DPP8,868,N/A,V_XOR_B16_E64_DPP,VDST,,VSRC0,VSRC1,,DPP8_SEL,FI,,,,
VOP3:DPP8,29,N/A,V_XOR_B32_E64_DPP,VDST,,VSRC0,VSRC1,,DPP8_SEL,FI,,,,
VOP3P,26,N/A,V_DOT2_F32_BF16,VDST,SRC0:BF16X2,SRC1:BF16X2,SRC2:F32,,CLAMP,,,,,
VOP3P,19,N/A,V_DOT2_F32_F16,VDST,SRC0:F16X2,SRC1:F16X2,SRC2:F32,,NEG_LO,NEG_HI,CLAMP,,,
VOP3P,N/A,N/A,V_DOT4_I32_I8,VDST,SRC0:IU8X4,SRC1:IU8X4,SRC2:I32,,NEG_LO,,,,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
VOP3P,22,N/A,V_DOT4_I32_IU8,VDST,SRC0:IU8X4,SRC1:IU8X4,SRC2:I32,,NEG_LO,,,,,
VOP3P,23,N/A,V_DOT4_U32_U8,VDST,SRC0:U8X4,SRC1:U8X4,SRC2:U32,,,,,,,
VOP3P,N/A,N/A,V_DOT8_I32_I4,VDST,SRC0:IU4X8,SRC1:IU4X8,SRC2:I32,,NEG_LO,CLAMP,,,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
VOP3P,24,N/A,V_DOT8_I32_IU4,VDST,SRC0:IU4X8,SRC1:IU4X8,SRC2:I32,,NEG_LO,CLAMP,,,,
VOP3P,25,N/A,V_DOT8_U32_U4,VDST,SRC0:U4X8,SRC1:U4X8,SRC2:U32,,CLAMP,,,,,
VOP3P,32,N/A,V_FMA_MIX_F32,VDST,SRC0:M:FX,SRC1:M:FX,SRC2:M:FX,,M_OP_SEL,M_OP_SEL_HI,CLAMP,,,
VOP3P,34,N/A,V_FMA_MIXHI_F16,VDST,SRC0:M:FX,SRC1:M:FX,SRC2:M:FX,,M_OP_SEL,M_OP_SEL_HI,CLAMP,,,
VOP3P,33,N/A,V_FMA_MIXLO_F16,VDST,SRC0:M:FX,SRC1:M:FX,SRC2:M:FX,,M_OP_SEL,M_OP_SEL_HI,CLAMP,,,
VOP3P,15,N/A,V_PK_ADD_F16,VDST,SRC0,SRC1,,,OP_SEL,OP_SEL_HI,NEG_LO,NEG_HI,,
VOP3P,2,N/A,V_PK_ADD_I16,VDST,SRC0,SRC1,,,OP_SEL,OP_SEL_HI,CLAMP,,,
VOP3P,10,N/A,V_PK_ADD_U16,VDST,SRC0,SRC1,,,OP_SEL,OP_SEL_HI,CLAMP,,,
VOP3P,6,N/A,V_PK_ASHRREV_I16,VDST,SRC0:U16X2,SRC1,,,OP_SEL,OP_SEL_HI,,,,
VOP3P,14,N/A,V_PK_FMA_F16,VDST,SRC0,SRC1,SRC2,,OP_SEL,OP_SEL_HI,NEG_LO,NEG_HI,,
VOP3P,4,N/A,V_PK_LSHLREV_B16,VDST,SRC0:U16X2,SRC1,,,OP_SEL,OP_SEL_HI,,,,
VOP3P,5,N/A,V_PK_LSHRREV_B16,VDST,SRC0:U16X2,SRC1,,,OP_SEL,OP_SEL_HI,,,,
VOP3P,0,N/A,V_PK_MAD_I16,VDST,SRC0,SRC1,SRC2,,OP_SEL,OP_SEL_HI,CLAMP,,,
VOP3P,9,N/A,V_PK_MAD_U16,VDST,SRC0,SRC1,SRC2,,OP_SEL,OP_SEL_HI,CLAMP,,,
VOP3P,18,N/A,V_PK_MAX_F16,VDST,SRC0,SRC1,,,OP_SEL,OP_SEL_HI,NEG_LO,NEG_HI,,
VOP3P,7,N/A,V_PK_MAX_I16,VDST,SRC0,SRC1,,,OP_SEL,OP_SEL_HI,,,,
VOP3P,12,N/A,V_PK_MAX_U16,VDST,SRC0,SRC1,,,OP_SEL,OP_SEL_HI,,,,
VOP3P,17,N/A,V_PK_MIN_F16,VDST,SRC0,SRC1,,,OP_SEL,OP_SEL_HI,NEG_LO,NEG_HI,,
VOP3P,8,N/A,V_PK_MIN_I16,VDST,SRC0,SRC1,,,OP_SEL,OP_SEL_HI,,,,
VOP3P,13,N/A,V_PK_MIN_U16,VDST,SRC0,SRC1,,,OP_SEL,OP_SEL_HI,,,,
VOP3P,16,N/A,V_PK_MUL_F16,VDST,SRC0,SRC1,,,OP_SEL,OP_SEL_HI,NEG_LO,NEG_HI,,
VOP3P,1,N/A,V_PK_MUL_LO_U16,VDST,SRC0,SRC1,,,OP_SEL,OP_SEL_HI,,,,
VOP3P,3,N/A,V_PK_SUB_I16,VDST,SRC0,SRC1,,,OP_SEL,OP_SEL_HI,CLAMP,,,
VOP3P,11,N/A,V_PK_SUB_U16,VDST,SRC0,SRC1,,,OP_SEL,OP_SEL_HI,CLAMP,,,
VOP3P,67,N/A,V_WMMA_BF16_16X16X16_BF16,VDST:BF16X4/8,VSRC0:BF16X16,VSRC1:BF16X16,SRC2:BF16X4/8,,OP_SEL,NEG_LO,NEG_HI,,,
VOP3P,66,N/A,V_WMMA_F16_16X16X16_F16,VDST:F16X4/8,VSRC0:F16X16,VSRC1:F16X16,SRC2:F16X4/8,,OP_SEL,NEG_LO,NEG_HI,,,
VOP3P,65,N/A,V_WMMA_F32_16X16X16_BF16,VDST:F32X4/8,VSRC0:F16X16,VSRC1:F16X16,SRC2:F32X4/8,,NEG_LO,NEG_HI,,,,
VOP3P,64,N/A,V_WMMA_F32_16X16X16_F16,VDST:F32X4/8,VSRC0:F16X16,VSRC1:F16X16,SRC2:F32X4/8,,NEG_LO,NEG_HI,,,,
VOP3P,69,N/A,V_WMMA_I32_16X16X16_IU4,VDST:I32X4/8,VSRC0:IU4X16,VSRC1:IU4X16,SRC2:I32X4/8,,NEG_LO,CLAMP,,,,
VOP3P,68,N/A,V_WMMA_I32_16X16X16_IU8,VDST:I32X4/8,VSRC0:IU8X16,VSRC1:IU8X16,SRC2:I32X4/8,,NEG_LO,CLAMP,,,,
VOP3P:DPP16,32,N/A,V_FMA_MIX_F32_E64_DPP,VDST,VSRC0:M:FX,VSRC1:M:FX,SRC2:M:FX,,M_OP_SEL,M_OP_SEL_HI,CLAMP,DPP16_CTRL,,
VOP3P:DPP16,34,N/A,V_FMA_MIXHI_F16_E64_DPP,VDST,VSRC0:M:FX,VSRC1:M:FX,SRC2:M:FX,,M_OP_SEL,M_OP_SEL_HI,CLAMP,DPP16_CTRL,,
VOP3P:DPP16,33,N/A,V_FMA_MIXLO_F16_E64_DPP,VDST,VSRC0:M:FX,VSRC1:M:FX,SRC2:M:FX,,M_OP_SEL,M_OP_SEL_HI,CLAMP,DPP16_CTRL,,
VOP3P:DPP8,32,N/A,V_FMA_MIX_F32_E64_DPP,VDST,VSRC0:M:FX,VSRC1:M:FX,SRC2:M:FX,,M_OP_SEL,M_OP_SEL_HI,CLAMP,DPP8_SEL,,
VOP3P:DPP8,34,N/A,V_FMA_MIXHI_F16_E64_DPP,VDST,VSRC0:M:FX,VSRC1:M:FX,SRC2:M:FX,,M_OP_SEL,M_OP_SEL_HI,CLAMP,DPP8_SEL,,
VOP3P:DPP8,33,N/A,V_FMA_MIXLO_F16_E64_DPP,VDST,VSRC0:M:FX,VSRC1:M:FX,SRC2:M:FX,,M_OP_SEL,M_OP_SEL_HI,CLAMP,DPP8_SEL,,
VOPC,125,N/A,V_CMP_CLASS_F16,VCC,SRC0,VSRC1:B16,,,,,,,,
VOPC,126,N/A,V_CMP_CLASS_F32,VCC,SRC0,VSRC1:B32,,,,,,,,
VOPC,127,N/A,V_CMP_CLASS_F64,VCC,SRC0,VSRC1:B32,,,,,,,,
VOPC,2,N/A,V_CMP_EQ_F16,VCC,SRC0,VSRC1,,,,,,,,
VOPC,18,N/A,V_CMP_EQ_F32,VCC,SRC0,VSRC1,,,,,,,,
VOPC,34,N/A,V_CMP_EQ_F64,VCC,SRC0,VSRC1,,,,,,,,
VOPC,50,N/A,V_CMP_EQ_I16,VCC,SRC0,VSRC1,,,,,,,,
VOPC,66,N/A,V_CMP_EQ_I32,VCC,SRC0,VSRC1,,,,,,,,
VOPC,82,N/A,V_CMP_EQ_I64,VCC,SRC0,VSRC1,,,,,,,,
VOPC,58,N/A,V_CMP_EQ_U16,VCC,SRC0,VSRC1,,,,,,,,
VOPC,74,N/A,V_CMP_EQ_U32,VCC,SRC0,VSRC1,,,,,,,,
VOPC,90,N/A,V_CMP_EQ_U64,VCC,SRC0,VSRC1,,,,,,,,
VOPC,0,N/A,V_CMP_F_F16,VCC,SRC0,VSRC1,,,,,,,,
VOPC,16,N/A,V_CMP_F_F32,VCC,SRC0,VSRC1,,,,,,,,
VOPC,32,N/A,V_CMP_F_F64,VCC,SRC0,VSRC1,,,,,,,,
VOPC,64,N/A,V_CMP_F_I32,VCC,SRC0,VSRC1,,,,,,,,
VOPC,80,N/A,V_CMP_F_I64,VCC,SRC0,VSRC1,,,,,,,,
VOPC,72,N/A,V_CMP_F_U32,VCC,SRC0,VSRC1,,,,,,,,
VOPC,88,N/A,V_CMP_F_U64,VCC,SRC0,VSRC1,,,,,,,,
VOPC,6,N/A,V_CMP_GE_F16,VCC,SRC0,VSRC1,,,,,,,,
VOPC,22,N/A,V_CMP_GE_F32,VCC,SRC0,VSRC1,,,,,,,,
VOPC,38,N/A,V_CMP_GE_F64,VCC,SRC0,VSRC1,,,,,,,,
VOPC,54,N/A,V_CMP_GE_I16,VCC,SRC0,VSRC1,,,,,,,,
VOPC,70,N/A,V_CMP_GE_I32,VCC,SRC0,VSRC1,,,,,,,,
VOPC,86,N/A,V_CMP_GE_I64,VCC,SRC0,VSRC1,,,,,,,,
VOPC,62,N/A,V_CMP_GE_U16,VCC,SRC0,VSRC1,,,,,,,,
VOPC,78,N/A,V_CMP_GE_U32,VCC,SRC0,VSRC1,,,,,,,,
VOPC,94,N/A,V_CMP_GE_U64,VCC,SRC0,VSRC1,,,,,,,,
VOPC,4,N/A,V_CMP_GT_F16,VCC,SRC0,VSRC1,,,,,,,,
VOPC,20,N/A,V_CMP_GT_F32,VCC,SRC0,VSRC1,,,,,,,,
VOPC,36,N/A,V_CMP_GT_F64,VCC,SRC0,VSRC1,,,,,,,,
VOPC,52,N/A,V_CMP_GT_I16,VCC,SRC0,VSRC1,,,,,,,,
VOPC,68,N/A,V_CMP_GT_I32,VCC,SRC0,VSRC1,,,,,,,,
VOPC,84,N/A,V_CMP_GT_I64,VCC,SRC0,VSRC1,,,,,,,,
VOPC,60,N/A,V_CMP_GT_U16,VCC,SRC0,VSRC1,,,,,,,,
VOPC,76,N/A,V_CMP_GT_U32,VCC,SRC0,VSRC1,,,,,,,,
VOPC,92,N/A,V_CMP_GT_U64,VCC,SRC0,VSRC1,,,,,,,,
VOPC,3,N/A,V_CMP_LE_F16,VCC,SRC0,VSRC1,,,,,,,,
VOPC,19,N/A,V_CMP_LE_F32,VCC,SRC0,VSRC1,,,,,,,,
VOPC,35,N/A,V_CMP_LE_F64,VCC,SRC0,VSRC1,,,,,,,,
VOPC,51,N/A,V_CMP_LE_I16,VCC,SRC0,VSRC1,,,,,,,,
VOPC,67,N/A,V_CMP_LE_I32,VCC,SRC0,VSRC1,,,,,,,,
VOPC,83,N/A,V_CMP_LE_I64,VCC,SRC0,VSRC1,,,,,,,,
VOPC,59,N/A,V_CMP_LE_U16,VCC,SRC0,VSRC1,,,,,,,,
VOPC,75,N/A,V_CMP_LE_U32,VCC,SRC0,VSRC1,,,,,,,,
VOPC,91,N/A,V_CMP_LE_U64,VCC,SRC0,VSRC1,,,,,,,,
VOPC,5,N/A,V_CMP_LG_F16,VCC,SRC0,VSRC1,,,,,,,,
VOPC,21,N/A,V_CMP_LG_F32,VCC,SRC0,VSRC1,,,,,,,,
VOPC,37,N/A,V_CMP_LG_F64,VCC,SRC0,VSRC1,,,,,,,,
VOPC,1,N/A,V_CMP_LT_F16,VCC,SRC0,VSRC1,,,,,,,,
VOPC,17,N/A,V_CMP_LT_F32,VCC,SRC0,VSRC1,,,,,,,,
VOPC,33,N/A,V_CMP_LT_F64,VCC,SRC0,VSRC1,,,,,,,,
VOPC,49,N/A,V_CMP_LT_I16,VCC,SRC0,VSRC1,,,,,,,,
VOPC,65,N/A,V_CMP_LT_I32,VCC,SRC0,VSRC1,,,,,,,,
VOPC,81,N/A,V_CMP_LT_I64,VCC,SRC0,VSRC1,,,,,,,,
VOPC,57,N/A,V_CMP_LT_U16,VCC,SRC0,VSRC1,,,,,,,,
VOPC,73,N/A,V_CMP_LT_U32,VCC,SRC0,VSRC1,,,,,,,,
VOPC,89,N/A,V_CMP_LT_U64,VCC,SRC0,VSRC1,,,,,,,,
VOPC,53,N/A,V_CMP_NE_I16,VCC,SRC0,VSRC1,,,,,,,,
VOPC,69,N/A,V_CMP_NE_I32,VCC,SRC0,VSRC1,,,,,,,,
VOPC,85,N/A,V_CMP_NE_I64,VCC,SRC0,VSRC1,,,,,,,,
VOPC,61,N/A,V_CMP_NE_U16,VCC,SRC0,VSRC1,,,,,,,,
VOPC,77,N/A,V_CMP_NE_U32,VCC,SRC0,VSRC1,,,,,,,,
VOPC,93,N/A,V_CMP_NE_U64,VCC,SRC0,VSRC1,,,,,,,,
VOPC,13,N/A,V_CMP_NEQ_F16,VCC,SRC0,VSRC1,,,,,,,,
VOPC,29,N/A,V_CMP_NEQ_F32,VCC,SRC0,VSRC1,,,,,,,,
VOPC,45,N/A,V_CMP_NEQ_F64,VCC,SRC0,VSRC1,,,,,,,,
VOPC,9,N/A,V_CMP_NGE_F16,VCC,SRC0,VSRC1,,,,,,,,
VOPC,25,N/A,V_CMP_NGE_F32,VCC,SRC0,VSRC1,,,,,,,,
VOPC,41,N/A,V_CMP_NGE_F64,VCC,SRC0,VSRC1,,,,,,,,
VOPC,11,N/A,V_CMP_NGT_F16,VCC,SRC0,VSRC1,,,,,,,,
VOPC,27,N/A,V_CMP_NGT_F32,VCC,SRC0,VSRC1,,,,,,,,
VOPC,43,N/A,V_CMP_NGT_F64,VCC,SRC0,VSRC1,,,,,,,,
VOPC,12,N/A,V_CMP_NLE_F16,VCC,SRC0,VSRC1,,,,,,,,
VOPC,28,N/A,V_CMP_NLE_F32,VCC,SRC0,VSRC1,,,,,,,,
VOPC,44,N/A,V_CMP_NLE_F64,VCC,SRC0,VSRC1,,,,,,,,
VOPC,10,N/A,V_CMP_NLG_F16,VCC,SRC0,VSRC1,,,,,,,,
VOPC,26,N/A,V_CMP_NLG_F32,VCC,SRC0,VSRC1,,,,,,,,
VOPC,42,N/A,V_CMP_NLG_F64,VCC,SRC0,VSRC1,,,,,,,,
VOPC,14,N/A,V_CMP_NLT_F16,VCC,SRC0,VSRC1,,,,,,,,
VOPC,30,N/A,V_CMP_NLT_F32,VCC,SRC0,VSRC1,,,,,,,,
VOPC,46,N/A,V_CMP_NLT_F64,VCC,SRC0,VSRC1,,,,,,,,
VOPC,7,N/A,V_CMP_O_F16,VCC,SRC0,VSRC1,,,,,,,,
VOPC,23,N/A,V_CMP_O_F32,VCC,SRC0,VSRC1,,,,,,,,
VOPC,39,N/A,V_CMP_O_F64,VCC,SRC0,VSRC1,,,,,,,,
VOPC,15,N/A,V_CMP_T_F16,VCC,SRC0,VSRC1,,,,,,,,
VOPC,31,N/A,V_CMP_T_F32,VCC,SRC0,VSRC1,,,,,,,,
VOPC,47,N/A,V_CMP_T_F64,VCC,SRC0,VSRC1,,,,,,,,
VOPC,71,N/A,V_CMP_T_I32,VCC,SRC0,VSRC1,,,,,,,,
VOPC,87,N/A,V_CMP_T_I64,VCC,SRC0,VSRC1,,,,,,,,
VOPC,79,N/A,V_CMP_T_U32,VCC,SRC0,VSRC1,,,,,,,,
VOPC,95,N/A,V_CMP_T_U64,VCC,SRC0,VSRC1,,,,,,,,
VOPC,N/A,N/A,V_CMP_TRU_F16,VCC,SRC0,VSRC1,,,,,,,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
VOPC,N/A,N/A,V_CMP_TRU_F32,VCC,SRC0,VSRC1,,,,,,,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
VOPC,N/A,N/A,V_CMP_TRU_F64,VCC,SRC0,VSRC1,,,,,,,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
VOPC,8,N/A,V_CMP_U_F16,VCC,SRC0,VSRC1,,,,,,,,
VOPC,24,N/A,V_CMP_U_F32,VCC,SRC0,VSRC1,,,,,,,,
VOPC,40,N/A,V_CMP_U_F64,VCC,SRC0,VSRC1,,,,,,,,
VOPC,253,N/A,V_CMPX_CLASS_F16,,SRC0,VSRC1:B16,,,,,,,,
VOPC,254,N/A,V_CMPX_CLASS_F32,,SRC0,VSRC1:B32,,,,,,,,
VOPC,255,N/A,V_CMPX_CLASS_F64,,SRC0,VSRC1:B32,,,,,,,,
VOPC,130,N/A,V_CMPX_EQ_F16,,SRC0,VSRC1,,,,,,,,
VOPC,146,N/A,V_CMPX_EQ_F32,,SRC0,VSRC1,,,,,,,,
VOPC,162,N/A,V_CMPX_EQ_F64,,SRC0,VSRC1,,,,,,,,
VOPC,178,N/A,V_CMPX_EQ_I16,,SRC0,VSRC1,,,,,,,,
VOPC,194,N/A,V_CMPX_EQ_I32,,SRC0,VSRC1,,,,,,,,
VOPC,210,N/A,V_CMPX_EQ_I64,,SRC0,VSRC1,,,,,,,,
VOPC,186,N/A,V_CMPX_EQ_U16,,SRC0,VSRC1,,,,,,,,
VOPC,202,N/A,V_CMPX_EQ_U32,,SRC0,VSRC1,,,,,,,,
VOPC,218,N/A,V_CMPX_EQ_U64,,SRC0,VSRC1,,,,,,,,
VOPC,128,N/A,V_CMPX_F_F16,,SRC0,VSRC1,,,,,,,,
VOPC,144,N/A,V_CMPX_F_F32,,SRC0,VSRC1,,,,,,,,
VOPC,160,N/A,V_CMPX_F_F64,,SRC0,VSRC1,,,,,,,,
VOPC,192,N/A,V_CMPX_F_I32,,SRC0,VSRC1,,,,,,,,
VOPC,208,N/A,V_CMPX_F_I64,,SRC0,VSRC1,,,,,,,,
VOPC,200,N/A,V_CMPX_F_U32,,SRC0,VSRC1,,,,,,,,
VOPC,216,N/A,V_CMPX_F_U64,,SRC0,VSRC1,,,,,,,,
VOPC,134,N/A,V_CMPX_GE_F16,,SRC0,VSRC1,,,,,,,,
VOPC,150,N/A,V_CMPX_GE_F32,,SRC0,VSRC1,,,,,,,,
VOPC,166,N/A,V_CMPX_GE_F64,,SRC0,VSRC1,,,,,,,,
VOPC,182,N/A,V_CMPX_GE_I16,,SRC0,VSRC1,,,,,,,,
VOPC,198,N/A,V_CMPX_GE_I32,,SRC0,VSRC1,,,,,,,,
VOPC,214,N/A,V_CMPX_GE_I64,,SRC0,VSRC1,,,,,,,,
VOPC,190,N/A,V_CMPX_GE_U16,,SRC0,VSRC1,,,,,,,,
VOPC,206,N/A,V_CMPX_GE_U32,,SRC0,VSRC1,,,,,,,,
VOPC,222,N/A,V_CMPX_GE_U64,,SRC0,VSRC1,,,,,,,,
VOPC,132,N/A,V_CMPX_GT_F16,,SRC0,VSRC1,,,,,,,,
VOPC,148,N/A,V_CMPX_GT_F32,,SRC0,VSRC1,,,,,,,,
VOPC,164,N/A,V_CMPX_GT_F64,,SRC0,VSRC1,,,,,,,,
VOPC,180,N/A,V_CMPX_GT_I16,,SRC0,VSRC1,,,,,,,,
VOPC,196,N/A,V_CMPX_GT_I32,,SRC0,VSRC1,,,,,,,,
VOPC,212,N/A,V_CMPX_GT_I64,,SRC0,VSRC1,,,,,,,,
VOPC,188,N/A,V_CMPX_GT_U16,,SRC0,VSRC1,,,,,,,,
VOPC,204,N/A,V_CMPX_GT_U32,,SRC0,VSRC1,,,,,,,,
VOPC,220,N/A,V_CMPX_GT_U64,,SRC0,VSRC1,,,,,,,,
VOPC,131,N/A,V_CMPX_LE_F16,,SRC0,VSRC1,,,,,,,,
VOPC,147,N/A,V_CMPX_LE_F32,,SRC0,VSRC1,,,,,,,,
VOPC,163,N/A,V_CMPX_LE_F64,,SRC0,VSRC1,,,,,,,,
VOPC,179,N/A,V_CMPX_LE_I16,,SRC0,VSRC1,,,,,,,,
VOPC,195,N/A,V_CMPX_LE_I32,,SRC0,VSRC1,,,,,,,,
VOPC,211,N/A,V_CMPX_LE_I64,,SRC0,VSRC1,,,,,,,,
VOPC,187,N/A,V_CMPX_LE_U16,,SRC0,VSRC1,,,,,,,,
VOPC,203,N/A,V_CMPX_LE_U32,,SRC0,VSRC1,,,,,,,,
VOPC,219,N/A,V_CMPX_LE_U64,,SRC0,VSRC1,,,,,,,,
VOPC,133,N/A,V_CMPX_LG_F16,,SRC0,VSRC1,,,,,,,,
VOPC,149,N/A,V_CMPX_LG_F32,,SRC0,VSRC1,,,,,,,,
VOPC,165,N/A,V_CMPX_LG_F64,,SRC0,VSRC1,,,,,,,,
VOPC,129,N/A,V_CMPX_LT_F16,,SRC0,VSRC1,,,,,,,,
VOPC,145,N/A,V_CMPX_LT_F32,,SRC0,VSRC1,,,,,,,,
VOPC,161,N/A,V_CMPX_LT_F64,,SRC0,VSRC1,,,,,,,,
VOPC,177,N/A,V_CMPX_LT_I16,,SRC0,VSRC1,,,,,,,,
VOPC,193,N/A,V_CMPX_LT_I32,,SRC0,VSRC1,,,,,,,,
VOPC,209,N/A,V_CMPX_LT_I64,,SRC0,VSRC1,,,,,,,,
VOPC,185,N/A,V_CMPX_LT_U16,,SRC0,VSRC1,,,,,,,,
VOPC,201,N/A,V_CMPX_LT_U32,,SRC0,VSRC1,,,,,,,,
VOPC,217,N/A,V_CMPX_LT_U64,,SRC0,VSRC1,,,,,,,,
VOPC,181,N/A,V_CMPX_NE_I16,,SRC0,VSRC1,,,,,,,,
VOPC,197,N/A,V_CMPX_NE_I32,,SRC0,VSRC1,,,,,,,,
VOPC,213,N/A,V_CMPX_NE_I64,,SRC0,VSRC1,,,,,,,,
VOPC,189,N/A,V_CMPX_NE_U16,,SRC0,VSRC1,,,,,,,,
VOPC,205,N/A,V_CMPX_NE_U32,,SRC0,VSRC1,,,,,,,,
VOPC,221,N/A,V_CMPX_NE_U64,,SRC0,VSRC1,,,,,,,,
VOPC,141,N/A,V_CMPX_NEQ_F16,,SRC0,VSRC1,,,,,,,,
VOPC,157,N/A,V_CMPX_NEQ_F32,,SRC0,VSRC1,,,,,,,,
VOPC,173,N/A,V_CMPX_NEQ_F64,,SRC0,VSRC1,,,,,,,,
VOPC,137,N/A,V_CMPX_NGE_F16,,SRC0,VSRC1,,,,,,,,
VOPC,153,N/A,V_CMPX_NGE_F32,,SRC0,VSRC1,,,,,,,,
VOPC,169,N/A,V_CMPX_NGE_F64,,SRC0,VSRC1,,,,,,,,
VOPC,139,N/A,V_CMPX_NGT_F16,,SRC0,VSRC1,,,,,,,,
VOPC,155,N/A,V_CMPX_NGT_F32,,SRC0,VSRC1,,,,,,,,
VOPC,171,N/A,V_CMPX_NGT_F64,,SRC0,VSRC1,,,,,,,,
VOPC,140,N/A,V_CMPX_NLE_F16,,SRC0,VSRC1,,,,,,,,
VOPC,156,N/A,V_CMPX_NLE_F32,,SRC0,VSRC1,,,,,,,,
VOPC,172,N/A,V_CMPX_NLE_F64,,SRC0,VSRC1,,,,,,,,
VOPC,138,N/A,V_CMPX_NLG_F16,,SRC0,VSRC1,,,,,,,,
VOPC,154,N/A,V_CMPX_NLG_F32,,SRC0,VSRC1,,,,,,,,
VOPC,170,N/A,V_CMPX_NLG_F64,,SRC0,VSRC1,,,,,,,,
VOPC,142,N/A,V_CMPX_NLT_F16,,SRC0,VSRC1,,,,,,,,
VOPC,158,N/A,V_CMPX_NLT_F32,,SRC0,VSRC1,,,,,,,,
VOPC,174,N/A,V_CMPX_NLT_F64,,SRC0,VSRC1,,,,,,,,
VOPC,135,N/A,V_CMPX_O_F16,,SRC0,VSRC1,,,,,,,,
VOPC,151,N/A,V_CMPX_O_F32,,SRC0,VSRC1,,,,,,,,
VOPC,167,N/A,V_CMPX_O_F64,,SRC0,VSRC1,,,,,,,,
VOPC,143,N/A,V_CMPX_T_F16,,SRC0,VSRC1,,,,,,,,
VOPC,159,N/A,V_CMPX_T_F32,,SRC0,VSRC1,,,,,,,,
VOPC,175,N/A,V_CMPX_T_F64,,SRC0,VSRC1,,,,,,,,
VOPC,199,N/A,V_CMPX_T_I32,,SRC0,VSRC1,,,,,,,,
VOPC,215,N/A,V_CMPX_T_I64,,SRC0,VSRC1,,,,,,,,
VOPC,207,N/A,V_CMPX_T_U32,,SRC0,VSRC1,,,,,,,,
VOPC,223,N/A,V_CMPX_T_U64,,SRC0,VSRC1,,,,,,,,
VOPC,N/A,N/A,V_CMPX_TRU_F16,,SRC0,VSRC1,,,,,,,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
VOPC,N/A,N/A,V_CMPX_TRU_F32,,SRC0,VSRC1,,,,,,,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
VOPC,N/A,N/A,V_CMPX_TRU_F64,,SRC0,VSRC1,,,,,,,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
VOPC,136,N/A,V_CMPX_U_F16,,SRC0,VSRC1,,,,,,,,
VOPC,152,N/A,V_CMPX_U_F32,,SRC0,VSRC1,,,,,,,,
VOPC,168,N/A,V_CMPX_U_F64,,SRC0,VSRC1,,,,,,,,
VOPC:DPP16,125,N/A,V_CMP_CLASS_F16_DPP,VCC,VSRC0:M,VSRC1:B16,,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOPC:DPP16,126,N/A,V_CMP_CLASS_F32_DPP,VCC,VSRC0:M,VSRC1:B32,,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOPC:DPP16,2,N/A,V_CMP_EQ_F16_DPP,VCC,VSRC0:M,VSRC1:M,,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOPC:DPP16,18,N/A,V_CMP_EQ_F32_DPP,VCC,VSRC0:M,VSRC1:M,,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOPC:DPP16,50,N/A,V_CMP_EQ_I16_DPP,VCC,VSRC0,VSRC1,,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOPC:DPP16,66,N/A,V_CMP_EQ_I32_DPP,VCC,VSRC0,VSRC1,,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOPC:DPP16,58,N/A,V_CMP_EQ_U16_DPP,VCC,VSRC0,VSRC1,,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOPC:DPP16,74,N/A,V_CMP_EQ_U32_DPP,VCC,VSRC0,VSRC1,,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOPC:DPP16,0,N/A,V_CMP_F_F16_DPP,VCC,VSRC0:M,VSRC1:M,,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOPC:DPP16,16,N/A,V_CMP_F_F32_DPP,VCC,VSRC0:M,VSRC1:M,,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOPC:DPP16,64,N/A,V_CMP_F_I32_DPP,VCC,VSRC0,VSRC1,,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOPC:DPP16,72,N/A,V_CMP_F_U32_DPP,VCC,VSRC0,VSRC1,,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOPC:DPP16,6,N/A,V_CMP_GE_F16_DPP,VCC,VSRC0:M,VSRC1:M,,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOPC:DPP16,22,N/A,V_CMP_GE_F32_DPP,VCC,VSRC0:M,VSRC1:M,,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOPC:DPP16,54,N/A,V_CMP_GE_I16_DPP,VCC,VSRC0,VSRC1,,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOPC:DPP16,70,N/A,V_CMP_GE_I32_DPP,VCC,VSRC0,VSRC1,,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOPC:DPP16,62,N/A,V_CMP_GE_U16_DPP,VCC,VSRC0,VSRC1,,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOPC:DPP16,78,N/A,V_CMP_GE_U32_DPP,VCC,VSRC0,VSRC1,,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOPC:DPP16,4,N/A,V_CMP_GT_F16_DPP,VCC,VSRC0:M,VSRC1:M,,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOPC:DPP16,20,N/A,V_CMP_GT_F32_DPP,VCC,VSRC0:M,VSRC1:M,,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOPC:DPP16,52,N/A,V_CMP_GT_I16_DPP,VCC,VSRC0,VSRC1,,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOPC:DPP16,68,N/A,V_CMP_GT_I32_DPP,VCC,VSRC0,VSRC1,,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOPC:DPP16,60,N/A,V_CMP_GT_U16_DPP,VCC,VSRC0,VSRC1,,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOPC:DPP16,76,N/A,V_CMP_GT_U32_DPP,VCC,VSRC0,VSRC1,,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOPC:DPP16,3,N/A,V_CMP_LE_F16_DPP,VCC,VSRC0:M,VSRC1:M,,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOPC:DPP16,19,N/A,V_CMP_LE_F32_DPP,VCC,VSRC0:M,VSRC1:M,,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOPC:DPP16,51,N/A,V_CMP_LE_I16_DPP,VCC,VSRC0,VSRC1,,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOPC:DPP16,67,N/A,V_CMP_LE_I32_DPP,VCC,VSRC0,VSRC1,,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOPC:DPP16,59,N/A,V_CMP_LE_U16_DPP,VCC,VSRC0,VSRC1,,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOPC:DPP16,75,N/A,V_CMP_LE_U32_DPP,VCC,VSRC0,VSRC1,,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOPC:DPP16,5,N/A,V_CMP_LG_F16_DPP,VCC,VSRC0:M,VSRC1:M,,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOPC:DPP16,21,N/A,V_CMP_LG_F32_DPP,VCC,VSRC0:M,VSRC1:M,,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOPC:DPP16,1,N/A,V_CMP_LT_F16_DPP,VCC,VSRC0:M,VSRC1:M,,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOPC:DPP16,17,N/A,V_CMP_LT_F32_DPP,VCC,VSRC0:M,VSRC1:M,,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOPC:DPP16,49,N/A,V_CMP_LT_I16_DPP,VCC,VSRC0,VSRC1,,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOPC:DPP16,65,N/A,V_CMP_LT_I32_DPP,VCC,VSRC0,VSRC1,,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOPC:DPP16,57,N/A,V_CMP_LT_U16_DPP,VCC,VSRC0,VSRC1,,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOPC:DPP16,73,N/A,V_CMP_LT_U32_DPP,VCC,VSRC0,VSRC1,,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOPC:DPP16,53,N/A,V_CMP_NE_I16_DPP,VCC,VSRC0,VSRC1,,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOPC:DPP16,69,N/A,V_CMP_NE_I32_DPP,VCC,VSRC0,VSRC1,,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOPC:DPP16,61,N/A,V_CMP_NE_U16_DPP,VCC,VSRC0,VSRC1,,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOPC:DPP16,77,N/A,V_CMP_NE_U32_DPP,VCC,VSRC0,VSRC1,,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOPC:DPP16,13,N/A,V_CMP_NEQ_F16_DPP,VCC,VSRC0:M,VSRC1:M,,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOPC:DPP16,29,N/A,V_CMP_NEQ_F32_DPP,VCC,VSRC0:M,VSRC1:M,,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOPC:DPP16,9,N/A,V_CMP_NGE_F16_DPP,VCC,VSRC0:M,VSRC1:M,,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOPC:DPP16,25,N/A,V_CMP_NGE_F32_DPP,VCC,VSRC0:M,VSRC1:M,,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOPC:DPP16,11,N/A,V_CMP_NGT_F16_DPP,VCC,VSRC0:M,VSRC1:M,,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOPC:DPP16,27,N/A,V_CMP_NGT_F32_DPP,VCC,VSRC0:M,VSRC1:M,,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOPC:DPP16,12,N/A,V_CMP_NLE_F16_DPP,VCC,VSRC0:M,VSRC1:M,,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOPC:DPP16,28,N/A,V_CMP_NLE_F32_DPP,VCC,VSRC0:M,VSRC1:M,,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOPC:DPP16,10,N/A,V_CMP_NLG_F16_DPP,VCC,VSRC0:M,VSRC1:M,,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOPC:DPP16,26,N/A,V_CMP_NLG_F32_DPP,VCC,VSRC0:M,VSRC1:M,,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOPC:DPP16,14,N/A,V_CMP_NLT_F16_DPP,VCC,VSRC0:M,VSRC1:M,,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOPC:DPP16,30,N/A,V_CMP_NLT_F32_DPP,VCC,VSRC0:M,VSRC1:M,,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOPC:DPP16,7,N/A,V_CMP_O_F16_DPP,VCC,VSRC0:M,VSRC1:M,,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOPC:DPP16,23,N/A,V_CMP_O_F32_DPP,VCC,VSRC0:M,VSRC1:M,,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOPC:DPP16,15,N/A,V_CMP_T_F16_DPP,VCC,VSRC0:M,VSRC1:M,,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOPC:DPP16,31,N/A,V_CMP_T_F32_DPP,VCC,VSRC0:M,VSRC1:M,,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOPC:DPP16,71,N/A,V_CMP_T_I32_DPP,VCC,VSRC0,VSRC1,,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOPC:DPP16,79,N/A,V_CMP_T_U32_DPP,VCC,VSRC0,VSRC1,,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOPC:DPP16,N/A,N/A,V_CMP_TRU_F16_DPP,VCC,VSRC0:M,VSRC1:M,,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
VOPC:DPP16,N/A,N/A,V_CMP_TRU_F32_DPP,VCC,VSRC0:M,VSRC1:M,,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
VOPC:DPP16,8,N/A,V_CMP_U_F16_DPP,VCC,VSRC0:M,VSRC1:M,,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOPC:DPP16,24,N/A,V_CMP_U_F32_DPP,VCC,VSRC0:M,VSRC1:M,,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOPC:DPP16,253,N/A,V_CMPX_CLASS_F16_DPP,,VSRC0:M,VSRC1:B16,,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOPC:DPP16,254,N/A,V_CMPX_CLASS_F32_DPP,,VSRC0:M,VSRC1:B32,,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOPC:DPP16,130,N/A,V_CMPX_EQ_F16_DPP,,VSRC0:M,VSRC1:M,,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOPC:DPP16,146,N/A,V_CMPX_EQ_F32_DPP,,VSRC0:M,VSRC1:M,,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOPC:DPP16,178,N/A,V_CMPX_EQ_I16_DPP,,VSRC0,VSRC1,,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOPC:DPP16,194,N/A,V_CMPX_EQ_I32_DPP,,VSRC0,VSRC1,,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOPC:DPP16,186,N/A,V_CMPX_EQ_U16_DPP,,VSRC0,VSRC1,,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOPC:DPP16,202,N/A,V_CMPX_EQ_U32_DPP,,VSRC0,VSRC1,,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOPC:DPP16,128,N/A,V_CMPX_F_F16_DPP,,VSRC0:M,VSRC1:M,,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOPC:DPP16,144,N/A,V_CMPX_F_F32_DPP,,VSRC0:M,VSRC1:M,,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOPC:DPP16,192,N/A,V_CMPX_F_I32_DPP,,VSRC0,VSRC1,,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOPC:DPP16,200,N/A,V_CMPX_F_U32_DPP,,VSRC0,VSRC1,,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOPC:DPP16,134,N/A,V_CMPX_GE_F16_DPP,,VSRC0:M,VSRC1:M,,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOPC:DPP16,150,N/A,V_CMPX_GE_F32_DPP,,VSRC0:M,VSRC1:M,,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOPC:DPP16,182,N/A,V_CMPX_GE_I16_DPP,,VSRC0,VSRC1,,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOPC:DPP16,198,N/A,V_CMPX_GE_I32_DPP,,VSRC0,VSRC1,,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOPC:DPP16,190,N/A,V_CMPX_GE_U16_DPP,,VSRC0,VSRC1,,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOPC:DPP16,206,N/A,V_CMPX_GE_U32_DPP,,VSRC0,VSRC1,,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOPC:DPP16,132,N/A,V_CMPX_GT_F16_DPP,,VSRC0:M,VSRC1:M,,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOPC:DPP16,148,N/A,V_CMPX_GT_F32_DPP,,VSRC0:M,VSRC1:M,,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOPC:DPP16,180,N/A,V_CMPX_GT_I16_DPP,,VSRC0,VSRC1,,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOPC:DPP16,196,N/A,V_CMPX_GT_I32_DPP,,VSRC0,VSRC1,,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOPC:DPP16,188,N/A,V_CMPX_GT_U16_DPP,,VSRC0,VSRC1,,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOPC:DPP16,204,N/A,V_CMPX_GT_U32_DPP,,VSRC0,VSRC1,,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOPC:DPP16,131,N/A,V_CMPX_LE_F16_DPP,,VSRC0:M,VSRC1:M,,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOPC:DPP16,147,N/A,V_CMPX_LE_F32_DPP,,VSRC0:M,VSRC1:M,,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOPC:DPP16,179,N/A,V_CMPX_LE_I16_DPP,,VSRC0,VSRC1,,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOPC:DPP16,195,N/A,V_CMPX_LE_I32_DPP,,VSRC0,VSRC1,,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOPC:DPP16,187,N/A,V_CMPX_LE_U16_DPP,,VSRC0,VSRC1,,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOPC:DPP16,203,N/A,V_CMPX_LE_U32_DPP,,VSRC0,VSRC1,,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOPC:DPP16,133,N/A,V_CMPX_LG_F16_DPP,,VSRC0:M,VSRC1:M,,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOPC:DPP16,149,N/A,V_CMPX_LG_F32_DPP,,VSRC0:M,VSRC1:M,,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOPC:DPP16,129,N/A,V_CMPX_LT_F16_DPP,,VSRC0:M,VSRC1:M,,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOPC:DPP16,145,N/A,V_CMPX_LT_F32_DPP,,VSRC0:M,VSRC1:M,,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOPC:DPP16,177,N/A,V_CMPX_LT_I16_DPP,,VSRC0,VSRC1,,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOPC:DPP16,193,N/A,V_CMPX_LT_I32_DPP,,VSRC0,VSRC1,,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOPC:DPP16,185,N/A,V_CMPX_LT_U16_DPP,,VSRC0,VSRC1,,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOPC:DPP16,201,N/A,V_CMPX_LT_U32_DPP,,VSRC0,VSRC1,,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOPC:DPP16,181,N/A,V_CMPX_NE_I16_DPP,,VSRC0,VSRC1,,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOPC:DPP16,197,N/A,V_CMPX_NE_I32_DPP,,VSRC0,VSRC1,,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOPC:DPP16,189,N/A,V_CMPX_NE_U16_DPP,,VSRC0,VSRC1,,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOPC:DPP16,205,N/A,V_CMPX_NE_U32_DPP,,VSRC0,VSRC1,,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOPC:DPP16,141,N/A,V_CMPX_NEQ_F16_DPP,,VSRC0:M,VSRC1:M,,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOPC:DPP16,157,N/A,V_CMPX_NEQ_F32_DPP,,VSRC0:M,VSRC1:M,,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOPC:DPP16,137,N/A,V_CMPX_NGE_F16_DPP,,VSRC0:M,VSRC1:M,,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOPC:DPP16,153,N/A,V_CMPX_NGE_F32_DPP,,VSRC0:M,VSRC1:M,,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOPC:DPP16,139,N/A,V_CMPX_NGT_F16_DPP,,VSRC0:M,VSRC1:M,,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOPC:DPP16,155,N/A,V_CMPX_NGT_F32_DPP,,VSRC0:M,VSRC1:M,,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOPC:DPP16,140,N/A,V_CMPX_NLE_F16_DPP,,VSRC0:M,VSRC1:M,,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOPC:DPP16,156,N/A,V_CMPX_NLE_F32_DPP,,VSRC0:M,VSRC1:M,,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOPC:DPP16,138,N/A,V_CMPX_NLG_F16_DPP,,VSRC0:M,VSRC1:M,,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOPC:DPP16,154,N/A,V_CMPX_NLG_F32_DPP,,VSRC0:M,VSRC1:M,,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOPC:DPP16,142,N/A,V_CMPX_NLT_F16_DPP,,VSRC0:M,VSRC1:M,,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOPC:DPP16,158,N/A,V_CMPX_NLT_F32_DPP,,VSRC0:M,VSRC1:M,,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOPC:DPP16,135,N/A,V_CMPX_O_F16_DPP,,VSRC0:M,VSRC1:M,,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOPC:DPP16,151,N/A,V_CMPX_O_F32_DPP,,VSRC0:M,VSRC1:M,,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOPC:DPP16,143,N/A,V_CMPX_T_F16_DPP,,VSRC0:M,VSRC1:M,,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOPC:DPP16,159,N/A,V_CMPX_T_F32_DPP,,VSRC0:M,VSRC1:M,,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOPC:DPP16,199,N/A,V_CMPX_T_I32_DPP,,VSRC0,VSRC1,,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOPC:DPP16,207,N/A,V_CMPX_T_U32_DPP,,VSRC0,VSRC1,,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOPC:DPP16,N/A,N/A,V_CMPX_TRU_F16_DPP,,VSRC0:M,VSRC1:M,,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
VOPC:DPP16,N/A,N/A,V_CMPX_TRU_F32_DPP,,VSRC0:M,VSRC1:M,,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
VOPC:DPP16,136,N/A,V_CMPX_U_F16_DPP,,VSRC0:M,VSRC1:M,,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOPC:DPP16,152,N/A,V_CMPX_U_F32_DPP,,VSRC0:M,VSRC1:M,,,DPP16_CTRL,ROW_MASK,BANK_MASK,BOUND_CTRL,,
VOPC:DPP8,125,N/A,V_CMP_CLASS_F16_DPP,VCC,VSRC0,VSRC1:B16,,,DPP8_SEL,FI,,,,
VOPC:DPP8,126,N/A,V_CMP_CLASS_F32_DPP,VCC,VSRC0,VSRC1:B32,,,DPP8_SEL,FI,,,,
VOPC:DPP8,2,N/A,V_CMP_EQ_F16_DPP,VCC,VSRC0,VSRC1,,,DPP8_SEL,FI,,,,
VOPC:DPP8,18,N/A,V_CMP_EQ_F32_DPP,VCC,VSRC0,VSRC1,,,DPP8_SEL,FI,,,,
VOPC:DPP8,50,N/A,V_CMP_EQ_I16_DPP,VCC,VSRC0,VSRC1,,,DPP8_SEL,FI,,,,
VOPC:DPP8,66,N/A,V_CMP_EQ_I32_DPP,VCC,VSRC0,VSRC1,,,DPP8_SEL,FI,,,,
VOPC:DPP8,58,N/A,V_CMP_EQ_U16_DPP,VCC,VSRC0,VSRC1,,,DPP8_SEL,FI,,,,
VOPC:DPP8,74,N/A,V_CMP_EQ_U32_DPP,VCC,VSRC0,VSRC1,,,DPP8_SEL,FI,,,,
VOPC:DPP8,0,N/A,V_CMP_F_F16_DPP,VCC,VSRC0,VSRC1,,,DPP8_SEL,FI,,,,
VOPC:DPP8,16,N/A,V_CMP_F_F32_DPP,VCC,VSRC0,VSRC1,,,DPP8_SEL,FI,,,,
VOPC:DPP8,64,N/A,V_CMP_F_I32_DPP,VCC,VSRC0,VSRC1,,,DPP8_SEL,FI,,,,
VOPC:DPP8,72,N/A,V_CMP_F_U32_DPP,VCC,VSRC0,VSRC1,,,DPP8_SEL,FI,,,,
VOPC:DPP8,6,N/A,V_CMP_GE_F16_DPP,VCC,VSRC0,VSRC1,,,DPP8_SEL,FI,,,,
VOPC:DPP8,22,N/A,V_CMP_GE_F32_DPP,VCC,VSRC0,VSRC1,,,DPP8_SEL,FI,,,,
VOPC:DPP8,54,N/A,V_CMP_GE_I16_DPP,VCC,VSRC0,VSRC1,,,DPP8_SEL,FI,,,,
VOPC:DPP8,70,N/A,V_CMP_GE_I32_DPP,VCC,VSRC0,VSRC1,,,DPP8_SEL,FI,,,,
VOPC:DPP8,62,N/A,V_CMP_GE_U16_DPP,VCC,VSRC0,VSRC1,,,DPP8_SEL,FI,,,,
VOPC:DPP8,78,N/A,V_CMP_GE_U32_DPP,VCC,VSRC0,VSRC1,,,DPP8_SEL,FI,,,,
VOPC:DPP8,4,N/A,V_CMP_GT_F16_DPP,VCC,VSRC0,VSRC1,,,DPP8_SEL,FI,,,,
VOPC:DPP8,20,N/A,V_CMP_GT_F32_DPP,VCC,VSRC0,VSRC1,,,DPP8_SEL,FI,,,,
VOPC:DPP8,52,N/A,V_CMP_GT_I16_DPP,VCC,VSRC0,VSRC1,,,DPP8_SEL,FI,,,,
VOPC:DPP8,68,N/A,V_CMP_GT_I32_DPP,VCC,VSRC0,VSRC1,,,DPP8_SEL,FI,,,,
VOPC:DPP8,60,N/A,V_CMP_GT_U16_DPP,VCC,VSRC0,VSRC1,,,DPP8_SEL,FI,,,,
VOPC:DPP8,76,N/A,V_CMP_GT_U32_DPP,VCC,VSRC0,VSRC1,,,DPP8_SEL,FI,,,,
VOPC:DPP8,3,N/A,V_CMP_LE_F16_DPP,VCC,VSRC0,VSRC1,,,DPP8_SEL,FI,,,,
VOPC:DPP8,19,N/A,V_CMP_LE_F32_DPP,VCC,VSRC0,VSRC1,,,DPP8_SEL,FI,,,,
VOPC:DPP8,51,N/A,V_CMP_LE_I16_DPP,VCC,VSRC0,VSRC1,,,DPP8_SEL,FI,,,,
VOPC:DPP8,67,N/A,V_CMP_LE_I32_DPP,VCC,VSRC0,VSRC1,,,DPP8_SEL,FI,,,,
VOPC:DPP8,59,N/A,V_CMP_LE_U16_DPP,VCC,VSRC0,VSRC1,,,DPP8_SEL,FI,,,,
VOPC:DPP8,75,N/A,V_CMP_LE_U32_DPP,VCC,VSRC0,VSRC1,,,DPP8_SEL,FI,,,,
VOPC:DPP8,5,N/A,V_CMP_LG_F16_DPP,VCC,VSRC0,VSRC1,,,DPP8_SEL,FI,,,,
VOPC:DPP8,21,N/A,V_CMP_LG_F32_DPP,VCC,VSRC0,VSRC1,,,DPP8_SEL,FI,,,,
VOPC:DPP8,1,N/A,V_CMP_LT_F16_DPP,VCC,VSRC0,VSRC1,,,DPP8_SEL,FI,,,,
VOPC:DPP8,17,N/A,V_CMP_LT_F32_DPP,VCC,VSRC0,VSRC1,,,DPP8_SEL,FI,,,,
VOPC:DPP8,49,N/A,V_CMP_LT_I16_DPP,VCC,VSRC0,VSRC1,,,DPP8_SEL,FI,,,,
VOPC:DPP8,65,N/A,V_CMP_LT_I32_DPP,VCC,VSRC0,VSRC1,,,DPP8_SEL,FI,,,,
VOPC:DPP8,57,N/A,V_CMP_LT_U16_DPP,VCC,VSRC0,VSRC1,,,DPP8_SEL,FI,,,,
VOPC:DPP8,73,N/A,V_CMP_LT_U32_DPP,VCC,VSRC0,VSRC1,,,DPP8_SEL,FI,,,,
VOPC:DPP8,53,N/A,V_CMP_NE_I16_DPP,VCC,VSRC0,VSRC1,,,DPP8_SEL,FI,,,,
VOPC:DPP8,69,N/A,V_CMP_NE_I32_DPP,VCC,VSRC0,VSRC1,,,DPP8_SEL,FI,,,,
VOPC:DPP8,61,N/A,V_CMP_NE_U16_DPP,VCC,VSRC0,VSRC1,,,DPP8_SEL,FI,,,,
VOPC:DPP8,77,N/A,V_CMP_NE_U32_DPP,VCC,VSRC0,VSRC1,,,DPP8_SEL,FI,,,,
VOPC:DPP8,13,N/A,V_CMP_NEQ_F16_DPP,VCC,VSRC0,VSRC1,,,DPP8_SEL,FI,,,,
VOPC:DPP8,29,N/A,V_CMP_NEQ_F32_DPP,VCC,VSRC0,VSRC1,,,DPP8_SEL,FI,,,,
VOPC:DPP8,9,N/A,V_CMP_NGE_F16_DPP,VCC,VSRC0,VSRC1,,,DPP8_SEL,FI,,,,
VOPC:DPP8,25,N/A,V_CMP_NGE_F32_DPP,VCC,VSRC0,VSRC1,,,DPP8_SEL,FI,,,,
VOPC:DPP8,11,N/A,V_CMP_NGT_F16_DPP,VCC,VSRC0,VSRC1,,,DPP8_SEL,FI,,,,
VOPC:DPP8,27,N/A,V_CMP_NGT_F32_DPP,VCC,VSRC0,VSRC1,,,DPP8_SEL,FI,,,,
VOPC:DPP8,12,N/A,V_CMP_NLE_F16_DPP,VCC,VSRC0,VSRC1,,,DPP8_SEL,FI,,,,
VOPC:DPP8,28,N/A,V_CMP_NLE_F32_DPP,VCC,VSRC0,VSRC1,,,DPP8_SEL,FI,,,,
VOPC:DPP8,10,N/A,V_CMP_NLG_F16_DPP,VCC,VSRC0,VSRC1,,,DPP8_SEL,FI,,,,
VOPC:DPP8,26,N/A,V_CMP_NLG_F32_DPP,VCC,VSRC0,VSRC1,,,DPP8_SEL,FI,,,,
VOPC:DPP8,14,N/A,V_CMP_NLT_F16_DPP,VCC,VSRC0,VSRC1,,,DPP8_SEL,FI,,,,
VOPC:DPP8,30,N/A,V_CMP_NLT_F32_DPP,VCC,VSRC0,VSRC1,,,DPP8_SEL,FI,,,,
VOPC:DPP8,7,N/A,V_CMP_O_F16_DPP,VCC,VSRC0,VSRC1,,,DPP8_SEL,FI,,,,
VOPC:DPP8,23,N/A,V_CMP_O_F32_DPP,VCC,VSRC0,VSRC1,,,DPP8_SEL,FI,,,,
VOPC:DPP8,15,N/A,V_CMP_T_F16_DPP,VCC,VSRC0,VSRC1,,,DPP8_SEL,FI,,,,
VOPC:DPP8,31,N/A,V_CMP_T_F32_DPP,VCC,VSRC0,VSRC1,,,DPP8_SEL,FI,,,,
VOPC:DPP8,71,N/A,V_CMP_T_I32_DPP,VCC,VSRC0,VSRC1,,,DPP8_SEL,FI,,,,
VOPC:DPP8,79,N/A,V_CMP_T_U32_DPP,VCC,VSRC0,VSRC1,,,DPP8_SEL,FI,,,,
VOPC:DPP8,N/A,N/A,V_CMP_TRU_F16_DPP,VCC,VSRC0,VSRC1,,,DPP8_SEL,FI,,,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
VOPC:DPP8,N/A,N/A,V_CMP_TRU_F32_DPP,VCC,VSRC0,VSRC1,,,DPP8_SEL,FI,,,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
VOPC:DPP8,8,N/A,V_CMP_U_F16_DPP,VCC,VSRC0,VSRC1,,,DPP8_SEL,FI,,,,
VOPC:DPP8,24,N/A,V_CMP_U_F32_DPP,VCC,VSRC0,VSRC1,,,DPP8_SEL,FI,,,,
VOPC:DPP8,253,N/A,V_CMPX_CLASS_F16_DPP,,VSRC0,VSRC1:B16,,,DPP8_SEL,FI,,,,
VOPC:DPP8,254,N/A,V_CMPX_CLASS_F32_DPP,,VSRC0,VSRC1:B32,,,DPP8_SEL,FI,,,,
VOPC:DPP8,130,N/A,V_CMPX_EQ_F16_DPP,,VSRC0,VSRC1,,,DPP8_SEL,FI,,,,
VOPC:DPP8,146,N/A,V_CMPX_EQ_F32_DPP,,VSRC0,VSRC1,,,DPP8_SEL,FI,,,,
VOPC:DPP8,178,N/A,V_CMPX_EQ_I16_DPP,,VSRC0,VSRC1,,,DPP8_SEL,FI,,,,
VOPC:DPP8,194,N/A,V_CMPX_EQ_I32_DPP,,VSRC0,VSRC1,,,DPP8_SEL,FI,,,,
VOPC:DPP8,186,N/A,V_CMPX_EQ_U16_DPP,,VSRC0,VSRC1,,,DPP8_SEL,FI,,,,
VOPC:DPP8,202,N/A,V_CMPX_EQ_U32_DPP,,VSRC0,VSRC1,,,DPP8_SEL,FI,,,,
VOPC:DPP8,128,N/A,V_CMPX_F_F16_DPP,,VSRC0,VSRC1,,,DPP8_SEL,FI,,,,
VOPC:DPP8,144,N/A,V_CMPX_F_F32_DPP,,VSRC0,VSRC1,,,DPP8_SEL,FI,,,,
VOPC:DPP8,192,N/A,V_CMPX_F_I32_DPP,,VSRC0,VSRC1,,,DPP8_SEL,FI,,,,
VOPC:DPP8,200,N/A,V_CMPX_F_U32_DPP,,VSRC0,VSRC1,,,DPP8_SEL,FI,,,,
VOPC:DPP8,134,N/A,V_CMPX_GE_F16_DPP,,VSRC0,VSRC1,,,DPP8_SEL,FI,,,,
VOPC:DPP8,150,N/A,V_CMPX_GE_F32_DPP,,VSRC0,VSRC1,,,DPP8_SEL,FI,,,,
VOPC:DPP8,182,N/A,V_CMPX_GE_I16_DPP,,VSRC0,VSRC1,,,DPP8_SEL,FI,,,,
VOPC:DPP8,198,N/A,V_CMPX_GE_I32_DPP,,VSRC0,VSRC1,,,DPP8_SEL,FI,,,,
VOPC:DPP8,190,N/A,V_CMPX_GE_U16_DPP,,VSRC0,VSRC1,,,DPP8_SEL,FI,,,,
VOPC:DPP8,206,N/A,V_CMPX_GE_U32_DPP,,VSRC0,VSRC1,,,DPP8_SEL,FI,,,,
VOPC:DPP8,132,N/A,V_CMPX_GT_F16_DPP,,VSRC0,VSRC1,,,DPP8_SEL,FI,,,,
VOPC:DPP8,148,N/A,V_CMPX_GT_F32_DPP,,VSRC0,VSRC1,,,DPP8_SEL,FI,,,,
VOPC:DPP8,180,N/A,V_CMPX_GT_I16_DPP,,VSRC0,VSRC1,,,DPP8_SEL,FI,,,,
VOPC:DPP8,196,N/A,V_CMPX_GT_I32_DPP,,VSRC0,VSRC1,,,DPP8_SEL,FI,,,,
VOPC:DPP8,188,N/A,V_CMPX_GT_U16_DPP,,VSRC0,VSRC1,,,DPP8_SEL,FI,,,,
VOPC:DPP8,204,N/A,V_CMPX_GT_U32_DPP,,VSRC0,VSRC1,,,DPP8_SEL,FI,,,,
VOPC:DPP8,131,N/A,V_CMPX_LE_F16_DPP,,VSRC0,VSRC1,,,DPP8_SEL,FI,,,,
VOPC:DPP8,147,N/A,V_CMPX_LE_F32_DPP,,VSRC0,VSRC1,,,DPP8_SEL,FI,,,,
VOPC:DPP8,179,N/A,V_CMPX_LE_I16_DPP,,VSRC0,VSRC1,,,DPP8_SEL,FI,,,,
VOPC:DPP8,195,N/A,V_CMPX_LE_I32_DPP,,VSRC0,VSRC1,,,DPP8_SEL,FI,,,,
VOPC:DPP8,187,N/A,V_CMPX_LE_U16_DPP,,VSRC0,VSRC1,,,DPP8_SEL,FI,,,,
VOPC:DPP8,203,N/A,V_CMPX_LE_U32_DPP,,VSRC0,VSRC1,,,DPP8_SEL,FI,,,,
VOPC:DPP8,133,N/A,V_CMPX_LG_F16_DPP,,VSRC0,VSRC1,,,DPP8_SEL,FI,,,,
VOPC:DPP8,149,N/A,V_CMPX_LG_F32_DPP,,VSRC0,VSRC1,,,DPP8_SEL,FI,,,,
VOPC:DPP8,129,N/A,V_CMPX_LT_F16_DPP,,VSRC0,VSRC1,,,DPP8_SEL,FI,,,,
VOPC:DPP8,145,N/A,V_CMPX_LT_F32_DPP,,VSRC0,VSRC1,,,DPP8_SEL,FI,,,,
VOPC:DPP8,177,N/A,V_CMPX_LT_I16_DPP,,VSRC0,VSRC1,,,DPP8_SEL,FI,,,,
VOPC:DPP8,193,N/A,V_CMPX_LT_I32_DPP,,VSRC0,VSRC1,,,DPP8_SEL,FI,,,,
VOPC:DPP8,185,N/A,V_CMPX_LT_U16_DPP,,VSRC0,VSRC1,,,DPP8_SEL,FI,,,,
VOPC:DPP8,201,N/A,V_CMPX_LT_U32_DPP,,VSRC0,VSRC1,,,DPP8_SEL,FI,,,,
VOPC:DPP8,181,N/A,V_CMPX_NE_I16_DPP,,VSRC0,VSRC1,,,DPP8_SEL,FI,,,,
VOPC:DPP8,197,N/A,V_CMPX_NE_I32_DPP,,VSRC0,VSRC1,,,DPP8_SEL,FI,,,,
VOPC:DPP8,189,N/A,V_CMPX_NE_U16_DPP,,VSRC0,VSRC1,,,DPP8_SEL,FI,,,,
VOPC:DPP8,205,N/A,V_CMPX_NE_U32_DPP,,VSRC0,VSRC1,,,DPP8_SEL,FI,,,,
VOPC:DPP8,141,N/A,V_CMPX_NEQ_F16_DPP,,VSRC0,VSRC1,,,DPP8_SEL,FI,,,,
VOPC:DPP8,157,N/A,V_CMPX_NEQ_F32_DPP,,VSRC0,VSRC1,,,DPP8_SEL,FI,,,,
VOPC:DPP8,137,N/A,V_CMPX_NGE_F16_DPP,,VSRC0,VSRC1,,,DPP8_SEL,FI,,,,
VOPC:DPP8,153,N/A,V_CMPX_NGE_F32_DPP,,VSRC0,VSRC1,,,DPP8_SEL,FI,,,,
VOPC:DPP8,139,N/A,V_CMPX_NGT_F16_DPP,,VSRC0,VSRC1,,,DPP8_SEL,FI,,,,
VOPC:DPP8,155,N/A,V_CMPX_NGT_F32_DPP,,VSRC0,VSRC1,,,DPP8_SEL,FI,,,,
VOPC:DPP8,140,N/A,V_CMPX_NLE_F16_DPP,,VSRC0,VSRC1,,,DPP8_SEL,FI,,,,
VOPC:DPP8,156,N/A,V_CMPX_NLE_F32_DPP,,VSRC0,VSRC1,,,DPP8_SEL,FI,,,,
VOPC:DPP8,138,N/A,V_CMPX_NLG_F16_DPP,,VSRC0,VSRC1,,,DPP8_SEL,FI,,,,
VOPC:DPP8,154,N/A,V_CMPX_NLG_F32_DPP,,VSRC0,VSRC1,,,DPP8_SEL,FI,,,,
VOPC:DPP8,142,N/A,V_CMPX_NLT_F16_DPP,,VSRC0,VSRC1,,,DPP8_SEL,FI,,,,
VOPC:DPP8,158,N/A,V_CMPX_NLT_F32_DPP,,VSRC0,VSRC1,,,DPP8_SEL,FI,,,,
VOPC:DPP8,135,N/A,V_CMPX_O_F16_DPP,,VSRC0,VSRC1,,,DPP8_SEL,FI,,,,
VOPC:DPP8,151,N/A,V_CMPX_O_F32_DPP,,VSRC0,VSRC1,,,DPP8_SEL,FI,,,,
VOPC:DPP8,143,N/A,V_CMPX_T_F16_DPP,,VSRC0,VSRC1,,,DPP8_SEL,FI,,,,
VOPC:DPP8,159,N/A,V_CMPX_T_F32_DPP,,VSRC0,VSRC1,,,DPP8_SEL,FI,,,,
VOPC:DPP8,199,N/A,V_CMPX_T_I32_DPP,,VSRC0,VSRC1,,,DPP8_SEL,FI,,,,
VOPC:DPP8,207,N/A,V_CMPX_T_U32_DPP,,VSRC0,VSRC1,,,DPP8_SEL,FI,,,,
VOPC:DPP8,N/A,N/A,V_CMPX_TRU_F16_DPP,,VSRC0,VSRC1,,,DPP8_SEL,FI,,,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
VOPC:DPP8,N/A,N/A,V_CMPX_TRU_F32_DPP,,VSRC0,VSRC1,,,DPP8_SEL,FI,,,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
VOPC:DPP8,136,N/A,V_CMPX_U_F16_DPP,,VSRC0,VSRC1,,,DPP8_SEL,FI,,,,
VOPC:DPP8,152,N/A,V_CMPX_U_F32_DPP,,VSRC0,VSRC1,,,DPP8_SEL,FI,,,,
VOPDX,4,N/A,V_DUAL_ADD_F32,VDST,SRC0,VSRC1,,,,,,,,
VOPDX,9,N/A,V_DUAL_CNDMASK_B32,VDST,SRC0,VSRC1,,,,,,,,
VOPDX,12,N/A,V_DUAL_DOT2ACC_F32_F16,VDST,SRC0:F16X2,VSRC1:F16X2,,,,,,,,
VOPDX,1,N/A,V_DUAL_FMAAK_F32,VDST,SRC0,VSRC1,SIMM32,,,,,,,
VOPDX,N/A,N/A,V_DUAL_FMAC_F32,VDST,SRC0,VSRC1,,,,,,,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
VOPDX,2,N/A,V_DUAL_FMAMK_F32,VDST,SRC0,SIMM32,VSRC2,,,,,,,
VOPDX,10,N/A,V_DUAL_MAX_F32,VDST,SRC0,VSRC1,,,,,,,,
VOPDX,11,N/A,V_DUAL_MIN_F32,VDST,SRC0,VSRC1,,,,,,,,
VOPDX,8,N/A,V_DUAL_MOV_B32,VDST,SRC,,,,,,,,,
VOPDX,7,N/A,V_DUAL_MUL_DX9_ZERO_F32,VDST,SRC0,VSRC1,,,,,,,,
VOPDX,3,N/A,V_DUAL_MUL_F32,VDST,SRC0,VSRC1,,,,,,,,
VOPDX,5,N/A,V_DUAL_SUB_F32,VDST,SRC0,VSRC1,,,,,,,,
VOPDX,6,N/A,V_DUAL_SUBREV_F32,VDST,SRC0,VSRC1,,,,,,,,
VOPDX,13,N/A,V_DUAL_DOT2ACC_F32_BF16,,,,,,,,,,,,Instruction exists in RDNA3 documentation but not in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html)
VOPDY,4,N/A,V_DUAL_ADD_F32,VDST,SRC0,VSRC1,,,,,,,,
VOPDY,16,N/A,V_DUAL_ADD_NC_U32,VDST,SRC0,VSRC1,,,,,,,,
VOPDY,18,N/A,V_DUAL_AND_B32,VDST,SRC0,VSRC1,,,,,,,,
VOPDY,9,N/A,V_DUAL_CNDMASK_B32,VDST,SRC0,VSRC1,,,,,,,,
VOPDY,12,N/A,V_DUAL_DOT2ACC_F32_F16,VDST,SRC0:F16X2,VSRC1:F16X2,,,,,,,,
VOPDY,1,N/A,V_DUAL_FMAAK_F32,VDST,SRC0,VSRC1,SIMM32,,,,,,,
VOPDY,N/A,N/A,V_DUAL_FMAC_F32,VDST,SRC0,VSRC1,,,,,,,,No opcode found. Instruction exists in LLVM documentation (https://llvm.org/docs/AMDGPU/AMDGPUAsmGFX11.html) but not in RDNA3 documentation
VOPDY,2,N/A,V_DUAL_FMAMK_F32,VDST,SRC0,SIMM32,VSRC2,,,,,,,
VOPDY,17,N/A,V_DUAL_LSHLREV_B32,VDST,SRC0,VSRC1,,,,,,,,
VOPDY,10,N/A,V_DUAL_MAX_F32,VDST,SRC0,VSRC1,,,,,,,,
VOPDY,11,N/A,V_DUAL_MIN_F32,VDST,SRC0,VSRC1,,,,,,,,
VOPDY,8,N/A,V_DUAL_MOV_B32,VDST,SRC,,,,,,,,,
VOPDY,7,N/A,V_DUAL_MUL_DX9_ZERO_F32,VDST,SRC0,VSRC1,,,,,,,,
VOPDY,3,N/A,V_DUAL_MUL_F32,VDST,SRC0,VSRC1,,,,,,,,
VOPDY,5,N/A,V_DUAL_SUB_F32,VDST,SRC0,VSRC1,,,,,,,,
VOPDY,6,N/A,V_DUAL_SUBREV_F32,VDST,SRC0,VSRC1,,,,,,,,
