Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Reading design: Win_Man.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Win_Man.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Win_Man"
Output Format                      : NGC
Target Device                      : xc3s500e-4-fg320

---- Source Options
Top Module Name                    : Win_Man
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "D:/Arquitectura/Componentes/WindowsManager/Win_Man.vhd" in Library work.
Architecture behavioral of Entity win_man is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <Win_Man> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <Win_Man> in library <work> (Architecture <behavioral>).
Entity <Win_Man> analyzed. Unit <Win_Man> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <Win_Man>.
    Related source file is "D:/Arquitectura/Componentes/WindowsManager/Win_Man.vhd".
WARNING:Xst:737 - Found 6-bit latch for signal <rs1int>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <aux>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 6-bit latch for signal <rs2int>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 6-bit latch for signal <rdint>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 6-bit subtractor for signal <mux0000$addsub0000> created at line 65.
    Found 5-bit adder carry out for signal <mux0000$addsub0002> created at line 67.
    Found 5-bit comparator greatequal for signal <mux0000$cmp_ge0000> created at line 64.
    Found 6-bit subtractor for signal <mux0001$addsub0000> created at line 75.
    Found 5-bit adder carry out for signal <mux0001$addsub0002> created at line 77.
    Found 5-bit comparator greatequal for signal <mux0001$cmp_ge0000> created at line 74.
    Found 6-bit subtractor for signal <mux0002$addsub0000> created at line 85.
    Found 5-bit adder carry out for signal <mux0002$addsub0002> created at line 87.
    Found 5-bit comparator greatequal for signal <mux0002$cmp_ge0000> created at line 84.
    Found 5-bit comparator greatequal for signal <rdint$cmp_ge0000> created at line 85.
    Found 5-bit comparator greatequal for signal <rdint$cmp_ge0001> created at line 87.
    Found 5-bit comparator lessequal for signal <rdint$cmp_le0000> created at line 89.
    Found 5-bit comparator lessequal for signal <rdint$cmp_le0001> created at line 85.
    Found 5-bit comparator lessequal for signal <rdint$cmp_le0002> created at line 87.
    Found 5-bit comparator greatequal for signal <rs1int$cmp_ge0000> created at line 65.
    Found 5-bit comparator greatequal for signal <rs1int$cmp_ge0001> created at line 67.
    Found 5-bit comparator lessequal for signal <rs1int$cmp_le0000> created at line 69.
    Found 5-bit comparator lessequal for signal <rs1int$cmp_le0001> created at line 65.
    Found 5-bit comparator lessequal for signal <rs1int$cmp_le0002> created at line 67.
    Found 5-bit comparator greatequal for signal <rs2int$cmp_ge0000> created at line 75.
    Found 5-bit comparator greatequal for signal <rs2int$cmp_ge0001> created at line 77.
    Found 5-bit comparator lessequal for signal <rs2int$cmp_le0000> created at line 79.
    Found 5-bit comparator lessequal for signal <rs2int$cmp_le0001> created at line 75.
    Found 5-bit comparator lessequal for signal <rs2int$cmp_le0002> created at line 77.
    Summary:
	inferred   6 Adder/Subtractor(s).
	inferred  18 Comparator(s).
Unit <Win_Man> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 6
 5-bit adder carry out                                 : 3
 6-bit subtractor                                      : 3
# Latches                                              : 4
 1-bit latch                                           : 1
 6-bit latch                                           : 3
# Comparators                                          : 18
 5-bit comparator greatequal                           : 9
 5-bit comparator lessequal                            : 9

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 6
 5-bit adder carry out                                 : 3
 6-bit subtractor                                      : 3
# Latches                                              : 4
 1-bit latch                                           : 1
 6-bit latch                                           : 3
# Comparators                                          : 18
 5-bit comparator greatequal                           : 9
 5-bit comparator lessequal                            : 9

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <Win_Man> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Win_Man, actual ratio is 0.
Latch aux has been replicated 1 time(s) to handle iob=true attribute.

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : Win_Man.ngr
Top Level Output File Name         : Win_Man
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 43

Cell Usage :
# BELS                             : 39
#      LUT2                        : 7
#      LUT3                        : 30
#      LUT4                        : 2
# FlipFlops/Latches                : 20
#      LD                          : 2
#      LDCP                        : 18
# IO Buffers                       : 43
#      IBUF                        : 24
#      OBUF                        : 19
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-4 

 Number of Slices:                       22  out of   4656     0%  
 Number of Slice Flip Flops:              1  out of   9312     0%  
 Number of 4 input LUTs:                 39  out of   9312     0%  
 Number of IOs:                          43
 Number of bonded IOBs:                  43  out of    232    18%  
    IOB Flip Flops:                      19

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
---------------------------------------+------------------------+-------+
Clock Signal                           | Clock buffer(FF name)  | Load  |
---------------------------------------+------------------------+-------+
aux_cmp_eq0000(aux_cmp_eq00001:O)      | NONE(*)(aux)           | 2     |
rdint_cmp_le0000(rdint_cmp_le00001:O)  | NONE(*)(rdint_0)       | 6     |
rs2int_cmp_le0000(rs2int_cmp_le00001:O)| NONE(*)(rs2int_0)      | 6     |
rs1int_cmp_le0000(rs1int_cmp_le00001:O)| NONE(*)(rs1int_0)      | 6     |
---------------------------------------+------------------------+-------+
(*) These 4 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
----------------------------------------+------------------------+-------+
Control Signal                          | Buffer(FF name)        | Load  |
----------------------------------------+------------------------+-------+
rd<3>                                   | IBUF                   | 1     |
rdint_0__and0000(rdint_0__and00001:O)   | NONE(rdint_0)          | 1     |
rdint_0__and0001(rdint_0__and00011:O)   | NONE(rdint_0)          | 1     |
rdint_1__and0000(rdint_1__and00001:O)   | NONE(rdint_1)          | 1     |
rdint_1__and0001(rdint_1__and00011:O)   | NONE(rdint_1)          | 1     |
rdint_2__and0000(rdint_2__and00001:O)   | NONE(rdint_2)          | 1     |
rdint_2__and0001(rdint_2__and00011:O)   | NONE(rdint_2)          | 1     |
rdint_3__and0000(rdint_3__and00001:O)   | NONE(rdint_3)          | 1     |
rdint_4__and0000(rdint_4__and000021:O)  | NONE(rdint_4)          | 1     |
rdint_4__and0001(rdint_4__and000111:O)  | NONE(rdint_4)          | 1     |
rdint_5__and0000(rdint_5__and000011:O)  | NONE(rdint_5)          | 1     |
rdint_5__and0001(rdint_5__and00011:O)   | NONE(rdint_5)          | 1     |
rs1<3>                                  | IBUF                   | 1     |
rs1int_0__and0000(rs1int_0__and00001:O) | NONE(rs1int_0)         | 1     |
rs1int_0__and0001(rs1int_0__and00011:O) | NONE(rs1int_0)         | 1     |
rs1int_1__and0000(rs1int_1__and00001:O) | NONE(rs1int_1)         | 1     |
rs1int_1__and0001(rs1int_1__and00011:O) | NONE(rs1int_1)         | 1     |
rs1int_2__and0000(rs1int_2__and00001:O) | NONE(rs1int_2)         | 1     |
rs1int_2__and0001(rs1int_2__and00011:O) | NONE(rs1int_2)         | 1     |
rs1int_3__and0000(rs1int_3__and00001:O) | NONE(rs1int_3)         | 1     |
rs1int_4__and0000(rs1int_4__and000021:O)| NONE(rs1int_4)         | 1     |
rs1int_4__and0001(rs1int_4__and000111:O)| NONE(rs1int_4)         | 1     |
rs1int_5__and0000(rs1int_5__and000011:O)| NONE(rs1int_5)         | 1     |
rs1int_5__and0001(rs1int_5__and00011:O) | NONE(rs1int_5)         | 1     |
rs2<3>                                  | IBUF                   | 1     |
rs2int_0__and0000(rs2int_0__and00001:O) | NONE(rs2int_0)         | 1     |
rs2int_0__and0001(rs2int_0__and00011:O) | NONE(rs2int_0)         | 1     |
rs2int_1__and0000(rs2int_1__and00001:O) | NONE(rs2int_1)         | 1     |
rs2int_1__and0001(rs2int_1__and00011:O) | NONE(rs2int_1)         | 1     |
rs2int_2__and0000(rs2int_2__and00001:O) | NONE(rs2int_2)         | 1     |
rs2int_2__and0001(rs2int_2__and00011:O) | NONE(rs2int_2)         | 1     |
rs2int_3__and0000(rs2int_3__and00001:O) | NONE(rs2int_3)         | 1     |
rs2int_4__and0000(rs2int_4__and000021:O)| NONE(rs2int_4)         | 1     |
rs2int_4__and0001(rs2int_4__and000111:O)| NONE(rs2int_4)         | 1     |
rs2int_5__and0000(rs2int_5__and000011:O)| NONE(rs2int_5)         | 1     |
rs2int_5__and0001(rs2int_5__and00011:O) | NONE(rs2int_5)         | 1     |
----------------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: No path found
   Minimum input arrival time before clock: 3.984ns
   Maximum output required time after clock: 4.368ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'aux_cmp_eq0000'
  Total number of paths / destination ports: 14 / 2
-------------------------------------------------------------------------
Offset:              3.984ns (Levels of Logic = 3)
  Source:            op3<4> (PAD)
  Destination:       aux (LATCH)
  Destination Clock: aux_cmp_eq0000 falling

  Data Path: op3<4> to aux
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.218   0.595  op3_4_IBUF (op3_4_IBUF)
     LUT4:I0->O            1   0.704   0.455  aux_mux0002_SW0 (N01)
     LUT4:I2->O            2   0.704   0.000  aux_mux0002 (aux_mux0002)
     LD:D                      0.308          aux
    ----------------------------------------
    Total                      3.984ns (2.934ns logic, 1.050ns route)
                                       (73.6% logic, 26.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rdint_cmp_le0000'
  Total number of paths / destination ports: 8 / 6
-------------------------------------------------------------------------
Offset:              3.366ns (Levels of Logic = 2)
  Source:            rd<4> (PAD)
  Destination:       rdint_4 (LATCH)
  Destination Clock: rdint_cmp_le0000 falling

  Data Path: rd<4> to rdint_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            12   1.218   1.136  rd_4_IBUF (rd_4_IBUF)
     LUT3:I0->O            2   0.704   0.000  rdint_5__and00011 (rdint_5__and0001)
     LDCP:D                    0.308          rdint_5
    ----------------------------------------
    Total                      3.366ns (2.230ns logic, 1.136ns route)
                                       (66.3% logic, 33.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rs2int_cmp_le0000'
  Total number of paths / destination ports: 10 / 6
-------------------------------------------------------------------------
Offset:              3.366ns (Levels of Logic = 2)
  Source:            rs2<4> (PAD)
  Destination:       rs2int_4 (LATCH)
  Destination Clock: rs2int_cmp_le0000 falling

  Data Path: rs2<4> to rs2int_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            12   1.218   1.136  rs2_4_IBUF (rs2_4_IBUF)
     LUT3:I0->O            2   0.704   0.000  rs2int_5__and00011 (rs2int_5__and0001)
     LDCP:D                    0.308          rs2int_5
    ----------------------------------------
    Total                      3.366ns (2.230ns logic, 1.136ns route)
                                       (66.3% logic, 33.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rs1int_cmp_le0000'
  Total number of paths / destination ports: 10 / 6
-------------------------------------------------------------------------
Offset:              3.366ns (Levels of Logic = 2)
  Source:            rs1<4> (PAD)
  Destination:       rs1int_4 (LATCH)
  Destination Clock: rs1int_cmp_le0000 falling

  Data Path: rs1<4> to rs1int_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            12   1.218   1.136  rs1_4_IBUF (rs1_4_IBUF)
     LUT3:I0->O            2   0.704   0.000  rs1int_5__and00011 (rs1int_5__and0001)
     LDCP:D                    0.308          rs1int_5
    ----------------------------------------
    Total                      3.366ns (2.230ns logic, 1.136ns route)
                                       (66.3% logic, 33.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'aux_cmp_eq0000'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.368ns (Levels of Logic = 1)
  Source:            aux_1 (LATCH)
  Destination:       ncwp (PAD)
  Source Clock:      aux_cmp_eq0000 falling

  Data Path: aux_1 to ncwp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.676   0.420  aux_1 (aux_1)
     OBUF:I->O                 3.272          ncwp_OBUF (ncwp)
    ----------------------------------------
    Total                      4.368ns (3.948ns logic, 0.420ns route)
                                       (90.4% logic, 9.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'rs1int_cmp_le0000'
  Total number of paths / destination ports: 6 / 6
-------------------------------------------------------------------------
Offset:              4.368ns (Levels of Logic = 1)
  Source:            rs1int_5 (LATCH)
  Destination:       nrs1<5> (PAD)
  Source Clock:      rs1int_cmp_le0000 falling

  Data Path: rs1int_5 to nrs1<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCP:G->Q             1   0.676   0.420  rs1int_5 (rs1int_5)
     OBUF:I->O                 3.272          nrs1_5_OBUF (nrs1<5>)
    ----------------------------------------
    Total                      4.368ns (3.948ns logic, 0.420ns route)
                                       (90.4% logic, 9.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'rs2int_cmp_le0000'
  Total number of paths / destination ports: 6 / 6
-------------------------------------------------------------------------
Offset:              4.368ns (Levels of Logic = 1)
  Source:            rs2int_5 (LATCH)
  Destination:       nrs2<5> (PAD)
  Source Clock:      rs2int_cmp_le0000 falling

  Data Path: rs2int_5 to nrs2<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCP:G->Q             1   0.676   0.420  rs2int_5 (rs2int_5)
     OBUF:I->O                 3.272          nrs2_5_OBUF (nrs2<5>)
    ----------------------------------------
    Total                      4.368ns (3.948ns logic, 0.420ns route)
                                       (90.4% logic, 9.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'rdint_cmp_le0000'
  Total number of paths / destination ports: 6 / 6
-------------------------------------------------------------------------
Offset:              4.368ns (Levels of Logic = 1)
  Source:            rdint_5 (LATCH)
  Destination:       nrd<5> (PAD)
  Source Clock:      rdint_cmp_le0000 falling

  Data Path: rdint_5 to nrd<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCP:G->Q             1   0.676   0.420  rdint_5 (rdint_5)
     OBUF:I->O                 3.272          nrd_5_OBUF (nrd<5>)
    ----------------------------------------
    Total                      4.368ns (3.948ns logic, 0.420ns route)
                                       (90.4% logic, 9.6% route)

=========================================================================


Total REAL time to Xst completion: 10.00 secs
Total CPU time to Xst completion: 10.03 secs
 
--> 

Total memory usage is 309416 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    4 (   0 filtered)
Number of infos    :    1 (   0 filtered)

