// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
// Date        : Sun Aug 15 17:46:46 2021
// Host        : DESKTOP-0B5CPTC running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim
//               C:/Users/Blaz/Desktop/UPLOAD/NEURAL_NETWORK_XOR_CPU/NEURAL_NETWORK_XOR_CPU.srcs/sources_1/bd/design_1/design_1_sim_netlist.v
// Design      : design_1
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z010clg400-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* hw_handoff = "design_1.hwdef" *) 
(* NotValidForBitStream *)
module design_1
   (DDR_addr,
    DDR_ba,
    DDR_cas_n,
    DDR_ck_n,
    DDR_ck_p,
    DDR_cke,
    DDR_cs_n,
    DDR_dm,
    DDR_dq,
    DDR_dqs_n,
    DDR_dqs_p,
    DDR_odt,
    DDR_ras_n,
    DDR_reset_n,
    DDR_we_n,
    FIXED_IO_ddr_vrn,
    FIXED_IO_ddr_vrp,
    FIXED_IO_mio,
    FIXED_IO_ps_clk,
    FIXED_IO_ps_porb,
    FIXED_IO_ps_srstb,
    led,
    rst,
    sw);
  (* x_interface_info = "xilinx.com:interface:ddrx:1.0 DDR ADDR" *) (* x_interface_parameter = "XIL_INTERFACENAME DDR, AXI_ARBITRATION_SCHEME TDM, BURST_LENGTH 8, CAN_DEBUG false, CAS_LATENCY 11, CAS_WRITE_LATENCY 11, CS_ENABLED true, DATA_MASK_ENABLED true, DATA_WIDTH 8, MEMORY_TYPE COMPONENTS, MEM_ADDR_MAP ROW_COLUMN_BANK, SLOT Single, TIMEPERIOD_PS 1250" *) inout [14:0]DDR_addr;
  (* x_interface_info = "xilinx.com:interface:ddrx:1.0 DDR BA" *) inout [2:0]DDR_ba;
  (* x_interface_info = "xilinx.com:interface:ddrx:1.0 DDR CAS_N" *) inout DDR_cas_n;
  (* x_interface_info = "xilinx.com:interface:ddrx:1.0 DDR CK_N" *) inout DDR_ck_n;
  (* x_interface_info = "xilinx.com:interface:ddrx:1.0 DDR CK_P" *) inout DDR_ck_p;
  (* x_interface_info = "xilinx.com:interface:ddrx:1.0 DDR CKE" *) inout DDR_cke;
  (* x_interface_info = "xilinx.com:interface:ddrx:1.0 DDR CS_N" *) inout DDR_cs_n;
  (* x_interface_info = "xilinx.com:interface:ddrx:1.0 DDR DM" *) inout [3:0]DDR_dm;
  (* x_interface_info = "xilinx.com:interface:ddrx:1.0 DDR DQ" *) inout [31:0]DDR_dq;
  (* x_interface_info = "xilinx.com:interface:ddrx:1.0 DDR DQS_N" *) inout [3:0]DDR_dqs_n;
  (* x_interface_info = "xilinx.com:interface:ddrx:1.0 DDR DQS_P" *) inout [3:0]DDR_dqs_p;
  (* x_interface_info = "xilinx.com:interface:ddrx:1.0 DDR ODT" *) inout DDR_odt;
  (* x_interface_info = "xilinx.com:interface:ddrx:1.0 DDR RAS_N" *) inout DDR_ras_n;
  (* x_interface_info = "xilinx.com:interface:ddrx:1.0 DDR RESET_N" *) inout DDR_reset_n;
  (* x_interface_info = "xilinx.com:interface:ddrx:1.0 DDR WE_N" *) inout DDR_we_n;
  (* x_interface_info = "xilinx.com:display_processing_system7:fixedio:1.0 FIXED_IO DDR_VRN" *) (* x_interface_parameter = "XIL_INTERFACENAME FIXED_IO, CAN_DEBUG false" *) inout FIXED_IO_ddr_vrn;
  (* x_interface_info = "xilinx.com:display_processing_system7:fixedio:1.0 FIXED_IO DDR_VRP" *) inout FIXED_IO_ddr_vrp;
  (* x_interface_info = "xilinx.com:display_processing_system7:fixedio:1.0 FIXED_IO MIO" *) inout [53:0]FIXED_IO_mio;
  (* x_interface_info = "xilinx.com:display_processing_system7:fixedio:1.0 FIXED_IO PS_CLK" *) inout FIXED_IO_ps_clk;
  (* x_interface_info = "xilinx.com:display_processing_system7:fixedio:1.0 FIXED_IO PS_PORB" *) inout FIXED_IO_ps_porb;
  (* x_interface_info = "xilinx.com:display_processing_system7:fixedio:1.0 FIXED_IO PS_SRSTB" *) inout FIXED_IO_ps_srstb;
  (* x_interface_info = "xilinx.com:signal:data:1.0 DATA.LED DATA" *) (* x_interface_parameter = "XIL_INTERFACENAME DATA.LED, LAYERED_METADATA undef" *) output [3:0]led;
  input rst;
  input sw;

  wire [14:0]DDR_addr;
  wire [2:0]DDR_ba;
  wire DDR_cas_n;
  wire DDR_ck_n;
  wire DDR_ck_p;
  wire DDR_cke;
  wire DDR_cs_n;
  wire [3:0]DDR_dm;
  wire [31:0]DDR_dq;
  wire [3:0]DDR_dqs_n;
  wire [3:0]DDR_dqs_p;
  wire DDR_odt;
  wire DDR_ras_n;
  wire DDR_reset_n;
  wire DDR_we_n;
  wire FIXED_IO_ddr_vrn;
  wire FIXED_IO_ddr_vrp;
  wire [53:0]FIXED_IO_mio;
  wire FIXED_IO_ps_clk;
  wire FIXED_IO_ps_porb;
  wire FIXED_IO_ps_srstb;
  wire [3:0]led;
  wire processing_system7_0_FCLK_CLK0;
  wire processing_system7_0_FCLK_RESET0_N;
  wire [31:0]processing_system7_0_M_AXI_GP0_ARADDR;
  wire [1:0]processing_system7_0_M_AXI_GP0_ARBURST;
  wire [3:0]processing_system7_0_M_AXI_GP0_ARCACHE;
  wire [11:0]processing_system7_0_M_AXI_GP0_ARID;
  wire [3:0]processing_system7_0_M_AXI_GP0_ARLEN;
  wire [1:0]processing_system7_0_M_AXI_GP0_ARLOCK;
  wire [2:0]processing_system7_0_M_AXI_GP0_ARPROT;
  wire [3:0]processing_system7_0_M_AXI_GP0_ARQOS;
  wire processing_system7_0_M_AXI_GP0_ARREADY;
  wire [2:0]processing_system7_0_M_AXI_GP0_ARSIZE;
  wire processing_system7_0_M_AXI_GP0_ARVALID;
  wire [31:0]processing_system7_0_M_AXI_GP0_AWADDR;
  wire [1:0]processing_system7_0_M_AXI_GP0_AWBURST;
  wire [3:0]processing_system7_0_M_AXI_GP0_AWCACHE;
  wire [11:0]processing_system7_0_M_AXI_GP0_AWID;
  wire [3:0]processing_system7_0_M_AXI_GP0_AWLEN;
  wire [1:0]processing_system7_0_M_AXI_GP0_AWLOCK;
  wire [2:0]processing_system7_0_M_AXI_GP0_AWPROT;
  wire [3:0]processing_system7_0_M_AXI_GP0_AWQOS;
  wire processing_system7_0_M_AXI_GP0_AWREADY;
  wire [2:0]processing_system7_0_M_AXI_GP0_AWSIZE;
  wire processing_system7_0_M_AXI_GP0_AWVALID;
  wire [11:0]processing_system7_0_M_AXI_GP0_BID;
  wire processing_system7_0_M_AXI_GP0_BREADY;
  wire [1:0]processing_system7_0_M_AXI_GP0_BRESP;
  wire processing_system7_0_M_AXI_GP0_BVALID;
  wire [31:0]processing_system7_0_M_AXI_GP0_RDATA;
  wire [11:0]processing_system7_0_M_AXI_GP0_RID;
  wire processing_system7_0_M_AXI_GP0_RLAST;
  wire processing_system7_0_M_AXI_GP0_RREADY;
  wire [1:0]processing_system7_0_M_AXI_GP0_RRESP;
  wire processing_system7_0_M_AXI_GP0_RVALID;
  wire [31:0]processing_system7_0_M_AXI_GP0_WDATA;
  wire [11:0]processing_system7_0_M_AXI_GP0_WID;
  wire processing_system7_0_M_AXI_GP0_WLAST;
  wire processing_system7_0_M_AXI_GP0_WREADY;
  wire [3:0]processing_system7_0_M_AXI_GP0_WSTRB;
  wire processing_system7_0_M_AXI_GP0_WVALID;
  wire [6:0]ps7_0_axi_periph_M00_AXI_ARADDR;
  wire [2:0]ps7_0_axi_periph_M00_AXI_ARPROT;
  wire ps7_0_axi_periph_M00_AXI_ARREADY;
  wire ps7_0_axi_periph_M00_AXI_ARVALID;
  wire [6:0]ps7_0_axi_periph_M00_AXI_AWADDR;
  wire [2:0]ps7_0_axi_periph_M00_AXI_AWPROT;
  wire ps7_0_axi_periph_M00_AXI_AWREADY;
  wire ps7_0_axi_periph_M00_AXI_AWVALID;
  wire ps7_0_axi_periph_M00_AXI_BREADY;
  wire [1:0]ps7_0_axi_periph_M00_AXI_BRESP;
  wire ps7_0_axi_periph_M00_AXI_BVALID;
  wire [31:0]ps7_0_axi_periph_M00_AXI_RDATA;
  wire ps7_0_axi_periph_M00_AXI_RREADY;
  wire [1:0]ps7_0_axi_periph_M00_AXI_RRESP;
  wire ps7_0_axi_periph_M00_AXI_RVALID;
  wire [31:0]ps7_0_axi_periph_M00_AXI_WDATA;
  wire ps7_0_axi_periph_M00_AXI_WREADY;
  wire [3:0]ps7_0_axi_periph_M00_AXI_WSTRB;
  wire ps7_0_axi_periph_M00_AXI_WVALID;
  wire rst;
  wire rst_ps7_0_100M_peripheral_aresetn_0;
  wire sw;
  wire NLW_processing_system7_0_TTC0_WAVE0_OUT_UNCONNECTED;
  wire NLW_processing_system7_0_TTC0_WAVE1_OUT_UNCONNECTED;
  wire NLW_processing_system7_0_TTC0_WAVE2_OUT_UNCONNECTED;
  wire NLW_processing_system7_0_USB0_VBUS_PWRSELECT_UNCONNECTED;
  wire [1:0]NLW_processing_system7_0_USB0_PORT_INDCTL_UNCONNECTED;
  wire [31:7]NLW_ps7_0_axi_periph_M00_AXI_araddr_UNCONNECTED;
  wire [31:7]NLW_ps7_0_axi_periph_M00_AXI_awaddr_UNCONNECTED;
  wire NLW_rst_ps7_0_100M_mb_reset_UNCONNECTED;
  wire [0:0]NLW_rst_ps7_0_100M_bus_struct_reset_UNCONNECTED;
  wire [0:0]NLW_rst_ps7_0_100M_interconnect_aresetn_UNCONNECTED;
  wire [0:0]NLW_rst_ps7_0_100M_peripheral_reset_UNCONNECTED;

  (* CHECK_LICENSE_TYPE = "design_1_XOR_IP_0_0,XOR_IP_v1_0,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "XOR_IP_v1_0,Vivado 2019.1" *) 
  design_1_design_1_XOR_IP_0_0 XOR_IP_0
       (.led(led),
        .reset(rst),
        .s00_axi_aclk(processing_system7_0_FCLK_CLK0),
        .s00_axi_araddr(ps7_0_axi_periph_M00_AXI_ARADDR),
        .s00_axi_aresetn(rst_ps7_0_100M_peripheral_aresetn_0),
        .s00_axi_arprot(ps7_0_axi_periph_M00_AXI_ARPROT),
        .s00_axi_arready(ps7_0_axi_periph_M00_AXI_ARREADY),
        .s00_axi_arvalid(ps7_0_axi_periph_M00_AXI_ARVALID),
        .s00_axi_awaddr(ps7_0_axi_periph_M00_AXI_AWADDR),
        .s00_axi_awprot(ps7_0_axi_periph_M00_AXI_AWPROT),
        .s00_axi_awready(ps7_0_axi_periph_M00_AXI_AWREADY),
        .s00_axi_awvalid(ps7_0_axi_periph_M00_AXI_AWVALID),
        .s00_axi_bready(ps7_0_axi_periph_M00_AXI_BREADY),
        .s00_axi_bresp(ps7_0_axi_periph_M00_AXI_BRESP),
        .s00_axi_bvalid(ps7_0_axi_periph_M00_AXI_BVALID),
        .s00_axi_rdata(ps7_0_axi_periph_M00_AXI_RDATA),
        .s00_axi_rready(ps7_0_axi_periph_M00_AXI_RREADY),
        .s00_axi_rresp(ps7_0_axi_periph_M00_AXI_RRESP),
        .s00_axi_rvalid(ps7_0_axi_periph_M00_AXI_RVALID),
        .s00_axi_wdata(ps7_0_axi_periph_M00_AXI_WDATA),
        .s00_axi_wready(ps7_0_axi_periph_M00_AXI_WREADY),
        .s00_axi_wstrb(ps7_0_axi_periph_M00_AXI_WSTRB),
        .s00_axi_wvalid(ps7_0_axi_periph_M00_AXI_WVALID),
        .sw(sw));
  (* CHECK_LICENSE_TYPE = "design_1_processing_system7_0_0,processing_system7_v5_5_processing_system7,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "processing_system7_v5_5_processing_system7,Vivado 2019.1" *) 
  design_1_design_1_processing_system7_0_0 processing_system7_0
       (.DDR_Addr(DDR_addr),
        .DDR_BankAddr(DDR_ba),
        .DDR_CAS_n(DDR_cas_n),
        .DDR_CKE(DDR_cke),
        .DDR_CS_n(DDR_cs_n),
        .DDR_Clk(DDR_ck_p),
        .DDR_Clk_n(DDR_ck_n),
        .DDR_DM(DDR_dm),
        .DDR_DQ(DDR_dq),
        .DDR_DQS(DDR_dqs_p),
        .DDR_DQS_n(DDR_dqs_n),
        .DDR_DRSTB(DDR_reset_n),
        .DDR_ODT(DDR_odt),
        .DDR_RAS_n(DDR_ras_n),
        .DDR_VRN(FIXED_IO_ddr_vrn),
        .DDR_VRP(FIXED_IO_ddr_vrp),
        .DDR_WEB(DDR_we_n),
        .FCLK_CLK0(processing_system7_0_FCLK_CLK0),
        .FCLK_RESET0_N(processing_system7_0_FCLK_RESET0_N),
        .MIO(FIXED_IO_mio),
        .M_AXI_GP0_ACLK(processing_system7_0_FCLK_CLK0),
        .M_AXI_GP0_ARADDR(processing_system7_0_M_AXI_GP0_ARADDR),
        .M_AXI_GP0_ARBURST(processing_system7_0_M_AXI_GP0_ARBURST),
        .M_AXI_GP0_ARCACHE(processing_system7_0_M_AXI_GP0_ARCACHE),
        .M_AXI_GP0_ARID(processing_system7_0_M_AXI_GP0_ARID),
        .M_AXI_GP0_ARLEN(processing_system7_0_M_AXI_GP0_ARLEN),
        .M_AXI_GP0_ARLOCK(processing_system7_0_M_AXI_GP0_ARLOCK),
        .M_AXI_GP0_ARPROT(processing_system7_0_M_AXI_GP0_ARPROT),
        .M_AXI_GP0_ARQOS(processing_system7_0_M_AXI_GP0_ARQOS),
        .M_AXI_GP0_ARREADY(processing_system7_0_M_AXI_GP0_ARREADY),
        .M_AXI_GP0_ARSIZE(processing_system7_0_M_AXI_GP0_ARSIZE),
        .M_AXI_GP0_ARVALID(processing_system7_0_M_AXI_GP0_ARVALID),
        .M_AXI_GP0_AWADDR(processing_system7_0_M_AXI_GP0_AWADDR),
        .M_AXI_GP0_AWBURST(processing_system7_0_M_AXI_GP0_AWBURST),
        .M_AXI_GP0_AWCACHE(processing_system7_0_M_AXI_GP0_AWCACHE),
        .M_AXI_GP0_AWID(processing_system7_0_M_AXI_GP0_AWID),
        .M_AXI_GP0_AWLEN(processing_system7_0_M_AXI_GP0_AWLEN),
        .M_AXI_GP0_AWLOCK(processing_system7_0_M_AXI_GP0_AWLOCK),
        .M_AXI_GP0_AWPROT(processing_system7_0_M_AXI_GP0_AWPROT),
        .M_AXI_GP0_AWQOS(processing_system7_0_M_AXI_GP0_AWQOS),
        .M_AXI_GP0_AWREADY(processing_system7_0_M_AXI_GP0_AWREADY),
        .M_AXI_GP0_AWSIZE(processing_system7_0_M_AXI_GP0_AWSIZE),
        .M_AXI_GP0_AWVALID(processing_system7_0_M_AXI_GP0_AWVALID),
        .M_AXI_GP0_BID(processing_system7_0_M_AXI_GP0_BID),
        .M_AXI_GP0_BREADY(processing_system7_0_M_AXI_GP0_BREADY),
        .M_AXI_GP0_BRESP(processing_system7_0_M_AXI_GP0_BRESP),
        .M_AXI_GP0_BVALID(processing_system7_0_M_AXI_GP0_BVALID),
        .M_AXI_GP0_RDATA(processing_system7_0_M_AXI_GP0_RDATA),
        .M_AXI_GP0_RID(processing_system7_0_M_AXI_GP0_RID),
        .M_AXI_GP0_RLAST(processing_system7_0_M_AXI_GP0_RLAST),
        .M_AXI_GP0_RREADY(processing_system7_0_M_AXI_GP0_RREADY),
        .M_AXI_GP0_RRESP(processing_system7_0_M_AXI_GP0_RRESP),
        .M_AXI_GP0_RVALID(processing_system7_0_M_AXI_GP0_RVALID),
        .M_AXI_GP0_WDATA(processing_system7_0_M_AXI_GP0_WDATA),
        .M_AXI_GP0_WID(processing_system7_0_M_AXI_GP0_WID),
        .M_AXI_GP0_WLAST(processing_system7_0_M_AXI_GP0_WLAST),
        .M_AXI_GP0_WREADY(processing_system7_0_M_AXI_GP0_WREADY),
        .M_AXI_GP0_WSTRB(processing_system7_0_M_AXI_GP0_WSTRB),
        .M_AXI_GP0_WVALID(processing_system7_0_M_AXI_GP0_WVALID),
        .PS_CLK(FIXED_IO_ps_clk),
        .PS_PORB(FIXED_IO_ps_porb),
        .PS_SRSTB(FIXED_IO_ps_srstb),
        .SDIO0_WP(1'b0),
        .TTC0_WAVE0_OUT(NLW_processing_system7_0_TTC0_WAVE0_OUT_UNCONNECTED),
        .TTC0_WAVE1_OUT(NLW_processing_system7_0_TTC0_WAVE1_OUT_UNCONNECTED),
        .TTC0_WAVE2_OUT(NLW_processing_system7_0_TTC0_WAVE2_OUT_UNCONNECTED),
        .USB0_PORT_INDCTL(NLW_processing_system7_0_USB0_PORT_INDCTL_UNCONNECTED[1:0]),
        .USB0_VBUS_PWRFAULT(1'b0),
        .USB0_VBUS_PWRSELECT(NLW_processing_system7_0_USB0_VBUS_PWRSELECT_UNCONNECTED));
  design_1_design_1_ps7_0_axi_periph_0 ps7_0_axi_periph
       (.ACLK(processing_system7_0_FCLK_CLK0),
        .ARESETN(rst_ps7_0_100M_peripheral_aresetn_0),
        .M00_ACLK(processing_system7_0_FCLK_CLK0),
        .M00_ARESETN(rst_ps7_0_100M_peripheral_aresetn_0),
        .M00_AXI_araddr({NLW_ps7_0_axi_periph_M00_AXI_araddr_UNCONNECTED[31:7],ps7_0_axi_periph_M00_AXI_ARADDR}),
        .M00_AXI_arprot(ps7_0_axi_periph_M00_AXI_ARPROT),
        .M00_AXI_arready(ps7_0_axi_periph_M00_AXI_ARREADY),
        .M00_AXI_arvalid(ps7_0_axi_periph_M00_AXI_ARVALID),
        .M00_AXI_awaddr({NLW_ps7_0_axi_periph_M00_AXI_awaddr_UNCONNECTED[31:7],ps7_0_axi_periph_M00_AXI_AWADDR}),
        .M00_AXI_awprot(ps7_0_axi_periph_M00_AXI_AWPROT),
        .M00_AXI_awready(ps7_0_axi_periph_M00_AXI_AWREADY),
        .M00_AXI_awvalid(ps7_0_axi_periph_M00_AXI_AWVALID),
        .M00_AXI_bready(ps7_0_axi_periph_M00_AXI_BREADY),
        .M00_AXI_bresp(ps7_0_axi_periph_M00_AXI_BRESP),
        .M00_AXI_bvalid(ps7_0_axi_periph_M00_AXI_BVALID),
        .M00_AXI_rdata(ps7_0_axi_periph_M00_AXI_RDATA),
        .M00_AXI_rready(ps7_0_axi_periph_M00_AXI_RREADY),
        .M00_AXI_rresp(ps7_0_axi_periph_M00_AXI_RRESP),
        .M00_AXI_rvalid(ps7_0_axi_periph_M00_AXI_RVALID),
        .M00_AXI_wdata(ps7_0_axi_periph_M00_AXI_WDATA),
        .M00_AXI_wready(ps7_0_axi_periph_M00_AXI_WREADY),
        .M00_AXI_wstrb(ps7_0_axi_periph_M00_AXI_WSTRB),
        .M00_AXI_wvalid(ps7_0_axi_periph_M00_AXI_WVALID),
        .S00_ACLK(processing_system7_0_FCLK_CLK0),
        .S00_ARESETN(rst_ps7_0_100M_peripheral_aresetn_0),
        .S00_AXI_araddr(processing_system7_0_M_AXI_GP0_ARADDR),
        .S00_AXI_arburst(processing_system7_0_M_AXI_GP0_ARBURST),
        .S00_AXI_arcache(processing_system7_0_M_AXI_GP0_ARCACHE),
        .S00_AXI_arid(processing_system7_0_M_AXI_GP0_ARID),
        .S00_AXI_arlen(processing_system7_0_M_AXI_GP0_ARLEN),
        .S00_AXI_arlock(processing_system7_0_M_AXI_GP0_ARLOCK),
        .S00_AXI_arprot(processing_system7_0_M_AXI_GP0_ARPROT),
        .S00_AXI_arqos(processing_system7_0_M_AXI_GP0_ARQOS),
        .S00_AXI_arready(processing_system7_0_M_AXI_GP0_ARREADY),
        .S00_AXI_arsize(processing_system7_0_M_AXI_GP0_ARSIZE),
        .S00_AXI_arvalid(processing_system7_0_M_AXI_GP0_ARVALID),
        .S00_AXI_awaddr(processing_system7_0_M_AXI_GP0_AWADDR),
        .S00_AXI_awburst(processing_system7_0_M_AXI_GP0_AWBURST),
        .S00_AXI_awcache(processing_system7_0_M_AXI_GP0_AWCACHE),
        .S00_AXI_awid(processing_system7_0_M_AXI_GP0_AWID),
        .S00_AXI_awlen(processing_system7_0_M_AXI_GP0_AWLEN),
        .S00_AXI_awlock(processing_system7_0_M_AXI_GP0_AWLOCK),
        .S00_AXI_awprot(processing_system7_0_M_AXI_GP0_AWPROT),
        .S00_AXI_awqos(processing_system7_0_M_AXI_GP0_AWQOS),
        .S00_AXI_awready(processing_system7_0_M_AXI_GP0_AWREADY),
        .S00_AXI_awsize(processing_system7_0_M_AXI_GP0_AWSIZE),
        .S00_AXI_awvalid(processing_system7_0_M_AXI_GP0_AWVALID),
        .S00_AXI_bid(processing_system7_0_M_AXI_GP0_BID),
        .S00_AXI_bready(processing_system7_0_M_AXI_GP0_BREADY),
        .S00_AXI_bresp(processing_system7_0_M_AXI_GP0_BRESP),
        .S00_AXI_bvalid(processing_system7_0_M_AXI_GP0_BVALID),
        .S00_AXI_rdata(processing_system7_0_M_AXI_GP0_RDATA),
        .S00_AXI_rid(processing_system7_0_M_AXI_GP0_RID),
        .S00_AXI_rlast(processing_system7_0_M_AXI_GP0_RLAST),
        .S00_AXI_rready(processing_system7_0_M_AXI_GP0_RREADY),
        .S00_AXI_rresp(processing_system7_0_M_AXI_GP0_RRESP),
        .S00_AXI_rvalid(processing_system7_0_M_AXI_GP0_RVALID),
        .S00_AXI_wdata(processing_system7_0_M_AXI_GP0_WDATA),
        .S00_AXI_wid(processing_system7_0_M_AXI_GP0_WID),
        .S00_AXI_wlast(processing_system7_0_M_AXI_GP0_WLAST),
        .S00_AXI_wready(processing_system7_0_M_AXI_GP0_WREADY),
        .S00_AXI_wstrb(processing_system7_0_M_AXI_GP0_WSTRB),
        .S00_AXI_wvalid(processing_system7_0_M_AXI_GP0_WVALID));
  (* CHECK_LICENSE_TYPE = "design_1_rst_ps7_0_100M_0,proc_sys_reset,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "proc_sys_reset,Vivado 2019.1" *) 
  design_1_design_1_rst_ps7_0_100M_0 rst_ps7_0_100M
       (.aux_reset_in(1'b1),
        .bus_struct_reset(NLW_rst_ps7_0_100M_bus_struct_reset_UNCONNECTED[0]),
        .dcm_locked(1'b1),
        .ext_reset_in(processing_system7_0_FCLK_RESET0_N),
        .interconnect_aresetn(NLW_rst_ps7_0_100M_interconnect_aresetn_UNCONNECTED[0]),
        .mb_debug_sys_rst(1'b0),
        .mb_reset(NLW_rst_ps7_0_100M_mb_reset_UNCONNECTED),
        .peripheral_aresetn(rst_ps7_0_100M_peripheral_aresetn_0),
        .peripheral_reset(NLW_rst_ps7_0_100M_peripheral_reset_UNCONNECTED[0]),
        .slowest_sync_clk(processing_system7_0_FCLK_CLK0));
endmodule

(* ORIG_REF_NAME = "XOR_IP_v1_0" *) 
module design_1_XOR_IP_v1_0
   (led,
    S_AXI_WREADY,
    S_AXI_AWREADY,
    S_AXI_ARREADY,
    s00_axi_rdata,
    s00_axi_rvalid,
    s00_axi_bvalid,
    s00_axi_wstrb,
    s00_axi_aclk,
    s00_axi_awaddr,
    s00_axi_wdata,
    s00_axi_araddr,
    sw,
    s00_axi_awvalid,
    s00_axi_wvalid,
    s00_axi_arvalid,
    s00_axi_aresetn,
    s00_axi_bready,
    s00_axi_rready);
  output [3:0]led;
  output S_AXI_WREADY;
  output S_AXI_AWREADY;
  output S_AXI_ARREADY;
  output [31:0]s00_axi_rdata;
  output s00_axi_rvalid;
  output s00_axi_bvalid;
  input [3:0]s00_axi_wstrb;
  input s00_axi_aclk;
  input [4:0]s00_axi_awaddr;
  input [31:0]s00_axi_wdata;
  input [4:0]s00_axi_araddr;
  input sw;
  input s00_axi_awvalid;
  input s00_axi_wvalid;
  input s00_axi_arvalid;
  input s00_axi_aresetn;
  input s00_axi_bready;
  input s00_axi_rready;

  wire S_AXI_ARREADY;
  wire S_AXI_AWREADY;
  wire S_AXI_WREADY;
  wire [3:0]led;
  wire s00_axi_aclk;
  wire [4:0]s00_axi_araddr;
  wire s00_axi_aresetn;
  wire s00_axi_arvalid;
  wire [4:0]s00_axi_awaddr;
  wire s00_axi_awvalid;
  wire s00_axi_bready;
  wire s00_axi_bvalid;
  wire [31:0]s00_axi_rdata;
  wire s00_axi_rready;
  wire s00_axi_rvalid;
  wire [31:0]s00_axi_wdata;
  wire [3:0]s00_axi_wstrb;
  wire s00_axi_wvalid;
  wire sw;

  design_1_XOR_IP_v1_0_S00_AXI XOR_IP_v1_0_S00_AXI_inst
       (.S_AXI_ARREADY(S_AXI_ARREADY),
        .S_AXI_AWREADY(S_AXI_AWREADY),
        .S_AXI_WREADY(S_AXI_WREADY),
        .led(led),
        .s00_axi_aclk(s00_axi_aclk),
        .s00_axi_araddr(s00_axi_araddr),
        .s00_axi_aresetn(s00_axi_aresetn),
        .s00_axi_arvalid(s00_axi_arvalid),
        .s00_axi_awaddr(s00_axi_awaddr),
        .s00_axi_awvalid(s00_axi_awvalid),
        .s00_axi_bready(s00_axi_bready),
        .s00_axi_bvalid(s00_axi_bvalid),
        .s00_axi_rdata(s00_axi_rdata),
        .s00_axi_rready(s00_axi_rready),
        .s00_axi_rvalid(s00_axi_rvalid),
        .s00_axi_wdata(s00_axi_wdata),
        .s00_axi_wstrb(s00_axi_wstrb),
        .s00_axi_wvalid(s00_axi_wvalid),
        .sw(sw));
endmodule

(* ORIG_REF_NAME = "XOR_IP_v1_0_S00_AXI" *) 
module design_1_XOR_IP_v1_0_S00_AXI
   (led,
    S_AXI_WREADY,
    S_AXI_AWREADY,
    S_AXI_ARREADY,
    s00_axi_rdata,
    s00_axi_rvalid,
    s00_axi_bvalid,
    s00_axi_wstrb,
    s00_axi_aclk,
    s00_axi_awaddr,
    s00_axi_wdata,
    s00_axi_araddr,
    sw,
    s00_axi_awvalid,
    s00_axi_wvalid,
    s00_axi_arvalid,
    s00_axi_aresetn,
    s00_axi_bready,
    s00_axi_rready);
  output [3:0]led;
  output S_AXI_WREADY;
  output S_AXI_AWREADY;
  output S_AXI_ARREADY;
  output [31:0]s00_axi_rdata;
  output s00_axi_rvalid;
  output s00_axi_bvalid;
  input [3:0]s00_axi_wstrb;
  input s00_axi_aclk;
  input [4:0]s00_axi_awaddr;
  input [31:0]s00_axi_wdata;
  input [4:0]s00_axi_araddr;
  input sw;
  input s00_axi_awvalid;
  input s00_axi_wvalid;
  input s00_axi_arvalid;
  input s00_axi_aresetn;
  input s00_axi_bready;
  input s00_axi_rready;

  wire S_AXI_ARREADY;
  wire S_AXI_AWREADY;
  wire S_AXI_WREADY;
  wire aw_en_i_1_n_0;
  wire aw_en_reg_n_0;
  wire [6:2]axi_araddr;
  wire \axi_araddr_reg[4]_rep__0_n_0 ;
  wire \axi_araddr_reg[4]_rep_n_0 ;
  wire \axi_araddr_reg[6]_rep__0_n_0 ;
  wire \axi_araddr_reg[6]_rep__1_n_0 ;
  wire \axi_araddr_reg[6]_rep_n_0 ;
  wire axi_arready0;
  wire axi_awready0;
  wire axi_awready_i_1_n_0;
  wire axi_bvalid_i_1_n_0;
  wire axi_rvalid05_out;
  wire axi_rvalid_i_1_n_0;
  wire axi_wready0;
  wire [15:0]eta_s;
  wire [127:0]goals;
  wire init_ram;
  wire [127:0]inputs;
  wire learn;
  wire [3:0]led;
  wire [14:0]max_epoch_num;
  wire [15:0]min_error;
  wire nn_control_n_0;
  wire nn_control_n_1;
  wire nn_control_n_10;
  wire nn_control_n_11;
  wire nn_control_n_12;
  wire nn_control_n_13;
  wire nn_control_n_14;
  wire nn_control_n_15;
  wire nn_control_n_16;
  wire nn_control_n_17;
  wire nn_control_n_18;
  wire nn_control_n_19;
  wire nn_control_n_2;
  wire nn_control_n_20;
  wire nn_control_n_21;
  wire nn_control_n_22;
  wire nn_control_n_23;
  wire nn_control_n_24;
  wire nn_control_n_25;
  wire nn_control_n_26;
  wire nn_control_n_27;
  wire nn_control_n_28;
  wire nn_control_n_29;
  wire nn_control_n_3;
  wire nn_control_n_30;
  wire nn_control_n_31;
  wire nn_control_n_32;
  wire nn_control_n_33;
  wire nn_control_n_34;
  wire nn_control_n_35;
  wire nn_control_n_4;
  wire nn_control_n_5;
  wire nn_control_n_6;
  wire nn_control_n_7;
  wire nn_control_n_8;
  wire nn_control_n_9;
  wire [4:0]p_0_in;
  wire [15:0]p_1_in;
  wire [31:0]reg_data_out;
  wire \reg_data_out_reg[0]_i_11_n_0 ;
  wire \reg_data_out_reg[0]_i_12_n_0 ;
  wire \reg_data_out_reg[0]_i_13_n_0 ;
  wire \reg_data_out_reg[0]_i_5_n_0 ;
  wire \reg_data_out_reg[10]_i_11_n_0 ;
  wire \reg_data_out_reg[10]_i_12_n_0 ;
  wire \reg_data_out_reg[10]_i_13_n_0 ;
  wire \reg_data_out_reg[10]_i_2_n_0 ;
  wire \reg_data_out_reg[10]_i_6_n_0 ;
  wire \reg_data_out_reg[11]_i_12_n_0 ;
  wire \reg_data_out_reg[11]_i_13_n_0 ;
  wire \reg_data_out_reg[11]_i_14_n_0 ;
  wire \reg_data_out_reg[11]_i_2_n_0 ;
  wire \reg_data_out_reg[11]_i_3_n_0 ;
  wire \reg_data_out_reg[11]_i_7_n_0 ;
  wire \reg_data_out_reg[12]_i_10_n_0 ;
  wire \reg_data_out_reg[12]_i_11_n_0 ;
  wire \reg_data_out_reg[12]_i_4_n_0 ;
  wire \reg_data_out_reg[12]_i_9_n_0 ;
  wire \reg_data_out_reg[13]_i_10_n_0 ;
  wire \reg_data_out_reg[13]_i_11_n_0 ;
  wire \reg_data_out_reg[13]_i_12_n_0 ;
  wire \reg_data_out_reg[13]_i_4_n_0 ;
  wire \reg_data_out_reg[13]_i_8_n_0 ;
  wire \reg_data_out_reg[14]_i_10_n_0 ;
  wire \reg_data_out_reg[14]_i_11_n_0 ;
  wire \reg_data_out_reg[14]_i_12_n_0 ;
  wire \reg_data_out_reg[14]_i_8_n_0 ;
  wire \reg_data_out_reg[15]_i_10_n_0 ;
  wire \reg_data_out_reg[15]_i_11_n_0 ;
  wire \reg_data_out_reg[15]_i_12_n_0 ;
  wire \reg_data_out_reg[15]_i_5_n_0 ;
  wire \reg_data_out_reg[16]_i_10_n_0 ;
  wire \reg_data_out_reg[16]_i_11_n_0 ;
  wire \reg_data_out_reg[16]_i_12_n_0 ;
  wire \reg_data_out_reg[16]_i_3_n_0 ;
  wire \reg_data_out_reg[16]_i_5_n_0 ;
  wire \reg_data_out_reg[17]_i_10_n_0 ;
  wire \reg_data_out_reg[17]_i_12_n_0 ;
  wire \reg_data_out_reg[17]_i_13_n_0 ;
  wire \reg_data_out_reg[17]_i_14_n_0 ;
  wire \reg_data_out_reg[17]_i_7_n_0 ;
  wire \reg_data_out_reg[17]_i_9_n_0 ;
  wire \reg_data_out_reg[18]_i_11_n_0 ;
  wire \reg_data_out_reg[18]_i_12_n_0 ;
  wire \reg_data_out_reg[18]_i_13_n_0 ;
  wire \reg_data_out_reg[18]_i_7_n_0 ;
  wire \reg_data_out_reg[18]_i_9_n_0 ;
  wire \reg_data_out_reg[19]_i_11_n_0 ;
  wire \reg_data_out_reg[19]_i_12_n_0 ;
  wire \reg_data_out_reg[19]_i_13_n_0 ;
  wire \reg_data_out_reg[19]_i_7_n_0 ;
  wire \reg_data_out_reg[19]_i_9_n_0 ;
  wire \reg_data_out_reg[1]_i_13_n_0 ;
  wire \reg_data_out_reg[1]_i_14_n_0 ;
  wire \reg_data_out_reg[1]_i_15_n_0 ;
  wire \reg_data_out_reg[1]_i_2_n_0 ;
  wire \reg_data_out_reg[1]_i_4_n_0 ;
  wire \reg_data_out_reg[1]_i_7_n_0 ;
  wire \reg_data_out_reg[20]_i_10_n_0 ;
  wire \reg_data_out_reg[20]_i_12_n_0 ;
  wire \reg_data_out_reg[20]_i_13_n_0 ;
  wire \reg_data_out_reg[20]_i_14_n_0 ;
  wire \reg_data_out_reg[20]_i_5_n_0 ;
  wire \reg_data_out_reg[20]_i_8_n_0 ;
  wire \reg_data_out_reg[21]_i_10_n_0 ;
  wire \reg_data_out_reg[21]_i_11_n_0 ;
  wire \reg_data_out_reg[21]_i_12_n_0 ;
  wire \reg_data_out_reg[21]_i_13_n_0 ;
  wire \reg_data_out_reg[21]_i_8_n_0 ;
  wire \reg_data_out_reg[22]_i_11_n_0 ;
  wire \reg_data_out_reg[22]_i_12_n_0 ;
  wire \reg_data_out_reg[22]_i_13_n_0 ;
  wire \reg_data_out_reg[22]_i_15_n_0 ;
  wire \reg_data_out_reg[22]_i_7_n_0 ;
  wire \reg_data_out_reg[23]_i_10_n_0 ;
  wire \reg_data_out_reg[23]_i_11_n_0 ;
  wire \reg_data_out_reg[23]_i_12_n_0 ;
  wire \reg_data_out_reg[23]_i_16_n_0 ;
  wire \reg_data_out_reg[23]_i_2_n_0 ;
  wire \reg_data_out_reg[23]_i_5_n_0 ;
  wire \reg_data_out_reg[24]_i_10_n_0 ;
  wire \reg_data_out_reg[24]_i_8_n_0 ;
  wire \reg_data_out_reg[24]_i_9_n_0 ;
  wire \reg_data_out_reg[25]_i_11_n_0 ;
  wire \reg_data_out_reg[25]_i_12_n_0 ;
  wire \reg_data_out_reg[25]_i_13_n_0 ;
  wire \reg_data_out_reg[25]_i_7_n_0 ;
  wire \reg_data_out_reg[26]_i_11_n_0 ;
  wire \reg_data_out_reg[26]_i_12_n_0 ;
  wire \reg_data_out_reg[26]_i_13_n_0 ;
  wire \reg_data_out_reg[26]_i_7_n_0 ;
  wire \reg_data_out_reg[27]_i_11_n_0 ;
  wire \reg_data_out_reg[27]_i_12_n_0 ;
  wire \reg_data_out_reg[27]_i_13_n_0 ;
  wire \reg_data_out_reg[27]_i_7_n_0 ;
  wire \reg_data_out_reg[28]_i_11_n_0 ;
  wire \reg_data_out_reg[28]_i_12_n_0 ;
  wire \reg_data_out_reg[28]_i_13_n_0 ;
  wire \reg_data_out_reg[28]_i_7_n_0 ;
  wire \reg_data_out_reg[29]_i_11_n_0 ;
  wire \reg_data_out_reg[29]_i_12_n_0 ;
  wire \reg_data_out_reg[29]_i_13_n_0 ;
  wire \reg_data_out_reg[29]_i_6_n_0 ;
  wire \reg_data_out_reg[2]_i_10_n_0 ;
  wire \reg_data_out_reg[2]_i_11_n_0 ;
  wire \reg_data_out_reg[2]_i_12_n_0 ;
  wire \reg_data_out_reg[2]_i_2_n_0 ;
  wire \reg_data_out_reg[2]_i_6_n_0 ;
  wire \reg_data_out_reg[30]_i_10_n_0 ;
  wire \reg_data_out_reg[30]_i_11_n_0 ;
  wire \reg_data_out_reg[30]_i_15_n_0 ;
  wire \reg_data_out_reg[30]_i_16_n_0 ;
  wire \reg_data_out_reg[30]_i_17_n_0 ;
  wire \reg_data_out_reg[30]_i_2_n_0 ;
  wire \reg_data_out_reg[30]_i_7_n_0 ;
  wire \reg_data_out_reg[30]_i_8_n_0 ;
  wire \reg_data_out_reg[31]_i_13_n_0 ;
  wire \reg_data_out_reg[31]_i_14_n_0 ;
  wire \reg_data_out_reg[31]_i_15_n_0 ;
  wire \reg_data_out_reg[31]_i_2_n_0 ;
  wire \reg_data_out_reg[31]_i_5_n_0 ;
  wire \reg_data_out_reg[31]_i_7_n_0 ;
  wire \reg_data_out_reg[3]_i_10_n_0 ;
  wire \reg_data_out_reg[3]_i_11_n_0 ;
  wire \reg_data_out_reg[3]_i_12_n_0 ;
  wire \reg_data_out_reg[3]_i_2_n_0 ;
  wire \reg_data_out_reg[3]_i_6_n_0 ;
  wire \reg_data_out_reg[4]_i_10_n_0 ;
  wire \reg_data_out_reg[4]_i_11_n_0 ;
  wire \reg_data_out_reg[4]_i_12_n_0 ;
  wire \reg_data_out_reg[4]_i_2_n_0 ;
  wire \reg_data_out_reg[4]_i_6_n_0 ;
  wire \reg_data_out_reg[5]_i_11_n_0 ;
  wire \reg_data_out_reg[5]_i_12_n_0 ;
  wire \reg_data_out_reg[5]_i_13_n_0 ;
  wire \reg_data_out_reg[5]_i_2_n_0 ;
  wire \reg_data_out_reg[5]_i_6_n_0 ;
  wire \reg_data_out_reg[5]_i_9_n_0 ;
  wire \reg_data_out_reg[6]_i_10_n_0 ;
  wire \reg_data_out_reg[6]_i_11_n_0 ;
  wire \reg_data_out_reg[6]_i_12_n_0 ;
  wire \reg_data_out_reg[6]_i_2_n_0 ;
  wire \reg_data_out_reg[6]_i_6_n_0 ;
  wire \reg_data_out_reg[7]_i_10_n_0 ;
  wire \reg_data_out_reg[7]_i_11_n_0 ;
  wire \reg_data_out_reg[7]_i_12_n_0 ;
  wire \reg_data_out_reg[7]_i_2_n_0 ;
  wire \reg_data_out_reg[7]_i_6_n_0 ;
  wire \reg_data_out_reg[8]_i_2_n_0 ;
  wire \reg_data_out_reg[8]_i_3_n_0 ;
  wire \reg_data_out_reg[8]_i_6_n_0 ;
  wire \reg_data_out_reg[8]_i_7_n_0 ;
  wire \reg_data_out_reg[8]_i_8_n_0 ;
  wire \reg_data_out_reg[9]_i_10_n_0 ;
  wire \reg_data_out_reg[9]_i_11_n_0 ;
  wire \reg_data_out_reg[9]_i_12_n_0 ;
  wire \reg_data_out_reg[9]_i_2_n_0 ;
  wire \reg_data_out_reg[9]_i_6_n_0 ;
  wire s00_axi_aclk;
  wire [4:0]s00_axi_araddr;
  wire s00_axi_aresetn;
  wire s00_axi_arvalid;
  wire [4:0]s00_axi_awaddr;
  wire s00_axi_awvalid;
  wire s00_axi_bready;
  wire s00_axi_bvalid;
  wire [31:0]s00_axi_rdata;
  wire s00_axi_rready;
  wire s00_axi_rvalid;
  wire [31:0]s00_axi_wdata;
  wire [3:0]s00_axi_wstrb;
  wire s00_axi_wvalid;
  wire [0:0]slv_reg0;
  wire \slv_reg0[15]_i_1_n_0 ;
  wire \slv_reg0[23]_i_1_n_0 ;
  wire \slv_reg0[31]_i_1_n_0 ;
  wire \slv_reg0[31]_i_2_n_0 ;
  wire \slv_reg0[7]_i_1_n_0 ;
  wire \slv_reg0_reg_n_0_[10] ;
  wire \slv_reg0_reg_n_0_[11] ;
  wire \slv_reg0_reg_n_0_[12] ;
  wire \slv_reg0_reg_n_0_[13] ;
  wire \slv_reg0_reg_n_0_[14] ;
  wire \slv_reg0_reg_n_0_[15] ;
  wire \slv_reg0_reg_n_0_[1] ;
  wire \slv_reg0_reg_n_0_[2] ;
  wire \slv_reg0_reg_n_0_[3] ;
  wire \slv_reg0_reg_n_0_[4] ;
  wire \slv_reg0_reg_n_0_[5] ;
  wire \slv_reg0_reg_n_0_[6] ;
  wire \slv_reg0_reg_n_0_[7] ;
  wire \slv_reg0_reg_n_0_[8] ;
  wire \slv_reg0_reg_n_0_[9] ;
  wire [31:0]slv_reg1;
  wire [31:0]slv_reg11;
  wire \slv_reg11[15]_i_1_n_0 ;
  wire \slv_reg11[23]_i_1_n_0 ;
  wire \slv_reg11[31]_i_1_n_0 ;
  wire \slv_reg11[7]_i_1_n_0 ;
  wire [31:0]slv_reg13;
  wire \slv_reg13[15]_i_1_n_0 ;
  wire \slv_reg13[23]_i_1_n_0 ;
  wire \slv_reg13[31]_i_1_n_0 ;
  wire \slv_reg13[7]_i_1_n_0 ;
  wire [31:0]slv_reg14;
  wire \slv_reg14[15]_i_1_n_0 ;
  wire \slv_reg14[23]_i_1_n_0 ;
  wire \slv_reg14[31]_i_1_n_0 ;
  wire \slv_reg14[7]_i_1_n_0 ;
  wire [31:0]slv_reg15;
  wire \slv_reg15[15]_i_1_n_0 ;
  wire \slv_reg15[23]_i_1_n_0 ;
  wire \slv_reg15[31]_i_1_n_0 ;
  wire \slv_reg15[7]_i_1_n_0 ;
  wire [31:0]slv_reg16;
  wire \slv_reg16[15]_i_1_n_0 ;
  wire \slv_reg16[23]_i_1_n_0 ;
  wire \slv_reg16[31]_i_1_n_0 ;
  wire \slv_reg16[31]_i_2_n_0 ;
  wire \slv_reg16[7]_i_1_n_0 ;
  wire [31:0]slv_reg17;
  wire \slv_reg17[15]_i_1_n_0 ;
  wire \slv_reg17[23]_i_1_n_0 ;
  wire \slv_reg17[31]_i_1_n_0 ;
  wire \slv_reg17[31]_i_2_n_0 ;
  wire \slv_reg17[7]_i_1_n_0 ;
  wire [31:0]slv_reg18;
  wire \slv_reg18[15]_i_1_n_0 ;
  wire \slv_reg18[23]_i_1_n_0 ;
  wire \slv_reg18[31]_i_1_n_0 ;
  wire \slv_reg18[31]_i_2_n_0 ;
  wire \slv_reg18[7]_i_1_n_0 ;
  wire [31:0]slv_reg19;
  wire \slv_reg19[15]_i_1_n_0 ;
  wire \slv_reg19[23]_i_1_n_0 ;
  wire \slv_reg19[31]_i_1_n_0 ;
  wire \slv_reg19[31]_i_2_n_0 ;
  wire \slv_reg19[7]_i_1_n_0 ;
  wire \slv_reg1[15]_i_1_n_0 ;
  wire \slv_reg1[23]_i_1_n_0 ;
  wire \slv_reg1[31]_i_1_n_0 ;
  wire \slv_reg1[7]_i_1_n_0 ;
  wire [31:0]slv_reg2;
  wire [31:0]slv_reg20;
  wire \slv_reg20[15]_i_1_n_0 ;
  wire \slv_reg20[23]_i_1_n_0 ;
  wire \slv_reg20[31]_i_1_n_0 ;
  wire \slv_reg20[31]_i_2_n_0 ;
  wire \slv_reg20[7]_i_1_n_0 ;
  wire [31:0]slv_reg21;
  wire \slv_reg21[15]_i_1_n_0 ;
  wire \slv_reg21[23]_i_1_n_0 ;
  wire \slv_reg21[31]_i_1_n_0 ;
  wire \slv_reg21[31]_i_2_n_0 ;
  wire \slv_reg21[7]_i_1_n_0 ;
  wire [31:0]slv_reg22;
  wire \slv_reg22[15]_i_1_n_0 ;
  wire \slv_reg22[23]_i_1_n_0 ;
  wire \slv_reg22[31]_i_1_n_0 ;
  wire \slv_reg22[31]_i_2_n_0 ;
  wire \slv_reg22[7]_i_1_n_0 ;
  wire \slv_reg2[15]_i_1_n_0 ;
  wire \slv_reg2[23]_i_1_n_0 ;
  wire \slv_reg2[31]_i_1_n_0 ;
  wire \slv_reg2[7]_i_1_n_0 ;
  wire [31:0]slv_reg3;
  wire \slv_reg3[15]_i_1_n_0 ;
  wire \slv_reg3[23]_i_1_n_0 ;
  wire \slv_reg3[31]_i_1_n_0 ;
  wire \slv_reg3[7]_i_1_n_0 ;
  wire [31:0]slv_reg4;
  wire \slv_reg4[15]_i_1_n_0 ;
  wire \slv_reg4[23]_i_1_n_0 ;
  wire \slv_reg4[31]_i_1_n_0 ;
  wire \slv_reg4[7]_i_1_n_0 ;
  wire [31:0]slv_reg5;
  wire \slv_reg5[15]_i_1_n_0 ;
  wire \slv_reg5[23]_i_1_n_0 ;
  wire \slv_reg5[31]_i_1_n_0 ;
  wire \slv_reg5[7]_i_1_n_0 ;
  wire [31:0]slv_reg6;
  wire \slv_reg6[15]_i_1_n_0 ;
  wire \slv_reg6[23]_i_1_n_0 ;
  wire \slv_reg6[31]_i_1_n_0 ;
  wire \slv_reg6[7]_i_1_n_0 ;
  wire [31:0]slv_reg7;
  wire \slv_reg7[15]_i_1_n_0 ;
  wire \slv_reg7[23]_i_1_n_0 ;
  wire \slv_reg7[31]_i_1_n_0 ;
  wire \slv_reg7[7]_i_1_n_0 ;
  wire [31:0]slv_reg8;
  wire \slv_reg8[15]_i_1_n_0 ;
  wire \slv_reg8[23]_i_1_n_0 ;
  wire \slv_reg8[31]_i_1_n_0 ;
  wire \slv_reg8[7]_i_1_n_0 ;
  wire slv_reg_wren;
  wire sw;

  LUT6 #(
    .INIT(64'hF0FFFFFF88888888)) 
    aw_en_i_1
       (.I0(s00_axi_bvalid),
        .I1(s00_axi_bready),
        .I2(S_AXI_AWREADY),
        .I3(s00_axi_wvalid),
        .I4(s00_axi_awvalid),
        .I5(aw_en_reg_n_0),
        .O(aw_en_i_1_n_0));
  FDSE aw_en_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(aw_en_i_1_n_0),
        .Q(aw_en_reg_n_0),
        .S(axi_awready_i_1_n_0));
  FDSE \axi_araddr_reg[2] 
       (.C(s00_axi_aclk),
        .CE(axi_arready0),
        .D(s00_axi_araddr[0]),
        .Q(axi_araddr[2]),
        .S(axi_awready_i_1_n_0));
  FDSE \axi_araddr_reg[3] 
       (.C(s00_axi_aclk),
        .CE(axi_arready0),
        .D(s00_axi_araddr[1]),
        .Q(axi_araddr[3]),
        .S(axi_awready_i_1_n_0));
  (* ORIG_CELL_NAME = "axi_araddr_reg[4]" *) 
  FDSE \axi_araddr_reg[4] 
       (.C(s00_axi_aclk),
        .CE(axi_arready0),
        .D(s00_axi_araddr[2]),
        .Q(axi_araddr[4]),
        .S(axi_awready_i_1_n_0));
  (* ORIG_CELL_NAME = "axi_araddr_reg[4]" *) 
  FDSE \axi_araddr_reg[4]_rep 
       (.C(s00_axi_aclk),
        .CE(axi_arready0),
        .D(s00_axi_araddr[2]),
        .Q(\axi_araddr_reg[4]_rep_n_0 ),
        .S(axi_awready_i_1_n_0));
  (* ORIG_CELL_NAME = "axi_araddr_reg[4]" *) 
  FDSE \axi_araddr_reg[4]_rep__0 
       (.C(s00_axi_aclk),
        .CE(axi_arready0),
        .D(s00_axi_araddr[2]),
        .Q(\axi_araddr_reg[4]_rep__0_n_0 ),
        .S(axi_awready_i_1_n_0));
  FDSE \axi_araddr_reg[5] 
       (.C(s00_axi_aclk),
        .CE(axi_arready0),
        .D(s00_axi_araddr[3]),
        .Q(axi_araddr[5]),
        .S(axi_awready_i_1_n_0));
  (* ORIG_CELL_NAME = "axi_araddr_reg[6]" *) 
  FDSE \axi_araddr_reg[6] 
       (.C(s00_axi_aclk),
        .CE(axi_arready0),
        .D(s00_axi_araddr[4]),
        .Q(axi_araddr[6]),
        .S(axi_awready_i_1_n_0));
  (* ORIG_CELL_NAME = "axi_araddr_reg[6]" *) 
  FDSE \axi_araddr_reg[6]_rep 
       (.C(s00_axi_aclk),
        .CE(axi_arready0),
        .D(s00_axi_araddr[4]),
        .Q(\axi_araddr_reg[6]_rep_n_0 ),
        .S(axi_awready_i_1_n_0));
  (* ORIG_CELL_NAME = "axi_araddr_reg[6]" *) 
  FDSE \axi_araddr_reg[6]_rep__0 
       (.C(s00_axi_aclk),
        .CE(axi_arready0),
        .D(s00_axi_araddr[4]),
        .Q(\axi_araddr_reg[6]_rep__0_n_0 ),
        .S(axi_awready_i_1_n_0));
  (* ORIG_CELL_NAME = "axi_araddr_reg[6]" *) 
  FDSE \axi_araddr_reg[6]_rep__1 
       (.C(s00_axi_aclk),
        .CE(axi_arready0),
        .D(s00_axi_araddr[4]),
        .Q(\axi_araddr_reg[6]_rep__1_n_0 ),
        .S(axi_awready_i_1_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    axi_arready_i_1
       (.I0(s00_axi_arvalid),
        .I1(S_AXI_ARREADY),
        .O(axi_arready0));
  FDRE axi_arready_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(axi_arready0),
        .Q(S_AXI_ARREADY),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_awaddr_reg[2] 
       (.C(s00_axi_aclk),
        .CE(axi_awready0),
        .D(s00_axi_awaddr[0]),
        .Q(p_0_in[0]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_awaddr_reg[3] 
       (.C(s00_axi_aclk),
        .CE(axi_awready0),
        .D(s00_axi_awaddr[1]),
        .Q(p_0_in[1]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_awaddr_reg[4] 
       (.C(s00_axi_aclk),
        .CE(axi_awready0),
        .D(s00_axi_awaddr[2]),
        .Q(p_0_in[2]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_awaddr_reg[5] 
       (.C(s00_axi_aclk),
        .CE(axi_awready0),
        .D(s00_axi_awaddr[3]),
        .Q(p_0_in[3]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_awaddr_reg[6] 
       (.C(s00_axi_aclk),
        .CE(axi_awready0),
        .D(s00_axi_awaddr[4]),
        .Q(p_0_in[4]),
        .R(axi_awready_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    axi_awready_i_1
       (.I0(s00_axi_aresetn),
        .O(axi_awready_i_1_n_0));
  LUT4 #(
    .INIT(16'h4000)) 
    axi_awready_i_2
       (.I0(S_AXI_AWREADY),
        .I1(s00_axi_wvalid),
        .I2(s00_axi_awvalid),
        .I3(aw_en_reg_n_0),
        .O(axi_awready0));
  FDRE axi_awready_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(axi_awready0),
        .Q(S_AXI_AWREADY),
        .R(axi_awready_i_1_n_0));
  LUT6 #(
    .INIT(64'h7444444444444444)) 
    axi_bvalid_i_1
       (.I0(s00_axi_bready),
        .I1(s00_axi_bvalid),
        .I2(S_AXI_WREADY),
        .I3(S_AXI_AWREADY),
        .I4(s00_axi_wvalid),
        .I5(s00_axi_awvalid),
        .O(axi_bvalid_i_1_n_0));
  FDRE axi_bvalid_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(axi_bvalid_i_1_n_0),
        .Q(s00_axi_bvalid),
        .R(axi_awready_i_1_n_0));
  LUT3 #(
    .INIT(8'h08)) 
    \axi_rdata[31]_i_1 
       (.I0(S_AXI_ARREADY),
        .I1(s00_axi_arvalid),
        .I2(s00_axi_rvalid),
        .O(axi_rvalid05_out));
  FDRE \axi_rdata_reg[0] 
       (.C(s00_axi_aclk),
        .CE(axi_rvalid05_out),
        .D(reg_data_out[0]),
        .Q(s00_axi_rdata[0]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_rdata_reg[10] 
       (.C(s00_axi_aclk),
        .CE(axi_rvalid05_out),
        .D(reg_data_out[10]),
        .Q(s00_axi_rdata[10]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_rdata_reg[11] 
       (.C(s00_axi_aclk),
        .CE(axi_rvalid05_out),
        .D(reg_data_out[11]),
        .Q(s00_axi_rdata[11]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_rdata_reg[12] 
       (.C(s00_axi_aclk),
        .CE(axi_rvalid05_out),
        .D(reg_data_out[12]),
        .Q(s00_axi_rdata[12]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_rdata_reg[13] 
       (.C(s00_axi_aclk),
        .CE(axi_rvalid05_out),
        .D(reg_data_out[13]),
        .Q(s00_axi_rdata[13]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_rdata_reg[14] 
       (.C(s00_axi_aclk),
        .CE(axi_rvalid05_out),
        .D(reg_data_out[14]),
        .Q(s00_axi_rdata[14]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_rdata_reg[15] 
       (.C(s00_axi_aclk),
        .CE(axi_rvalid05_out),
        .D(reg_data_out[15]),
        .Q(s00_axi_rdata[15]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_rdata_reg[16] 
       (.C(s00_axi_aclk),
        .CE(axi_rvalid05_out),
        .D(reg_data_out[16]),
        .Q(s00_axi_rdata[16]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_rdata_reg[17] 
       (.C(s00_axi_aclk),
        .CE(axi_rvalid05_out),
        .D(reg_data_out[17]),
        .Q(s00_axi_rdata[17]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_rdata_reg[18] 
       (.C(s00_axi_aclk),
        .CE(axi_rvalid05_out),
        .D(reg_data_out[18]),
        .Q(s00_axi_rdata[18]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_rdata_reg[19] 
       (.C(s00_axi_aclk),
        .CE(axi_rvalid05_out),
        .D(reg_data_out[19]),
        .Q(s00_axi_rdata[19]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_rdata_reg[1] 
       (.C(s00_axi_aclk),
        .CE(axi_rvalid05_out),
        .D(reg_data_out[1]),
        .Q(s00_axi_rdata[1]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_rdata_reg[20] 
       (.C(s00_axi_aclk),
        .CE(axi_rvalid05_out),
        .D(reg_data_out[20]),
        .Q(s00_axi_rdata[20]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_rdata_reg[21] 
       (.C(s00_axi_aclk),
        .CE(axi_rvalid05_out),
        .D(reg_data_out[21]),
        .Q(s00_axi_rdata[21]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_rdata_reg[22] 
       (.C(s00_axi_aclk),
        .CE(axi_rvalid05_out),
        .D(reg_data_out[22]),
        .Q(s00_axi_rdata[22]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_rdata_reg[23] 
       (.C(s00_axi_aclk),
        .CE(axi_rvalid05_out),
        .D(reg_data_out[23]),
        .Q(s00_axi_rdata[23]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_rdata_reg[24] 
       (.C(s00_axi_aclk),
        .CE(axi_rvalid05_out),
        .D(reg_data_out[24]),
        .Q(s00_axi_rdata[24]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_rdata_reg[25] 
       (.C(s00_axi_aclk),
        .CE(axi_rvalid05_out),
        .D(reg_data_out[25]),
        .Q(s00_axi_rdata[25]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_rdata_reg[26] 
       (.C(s00_axi_aclk),
        .CE(axi_rvalid05_out),
        .D(reg_data_out[26]),
        .Q(s00_axi_rdata[26]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_rdata_reg[27] 
       (.C(s00_axi_aclk),
        .CE(axi_rvalid05_out),
        .D(reg_data_out[27]),
        .Q(s00_axi_rdata[27]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_rdata_reg[28] 
       (.C(s00_axi_aclk),
        .CE(axi_rvalid05_out),
        .D(reg_data_out[28]),
        .Q(s00_axi_rdata[28]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_rdata_reg[29] 
       (.C(s00_axi_aclk),
        .CE(axi_rvalid05_out),
        .D(reg_data_out[29]),
        .Q(s00_axi_rdata[29]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_rdata_reg[2] 
       (.C(s00_axi_aclk),
        .CE(axi_rvalid05_out),
        .D(reg_data_out[2]),
        .Q(s00_axi_rdata[2]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_rdata_reg[30] 
       (.C(s00_axi_aclk),
        .CE(axi_rvalid05_out),
        .D(reg_data_out[30]),
        .Q(s00_axi_rdata[30]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_rdata_reg[31] 
       (.C(s00_axi_aclk),
        .CE(axi_rvalid05_out),
        .D(reg_data_out[31]),
        .Q(s00_axi_rdata[31]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_rdata_reg[3] 
       (.C(s00_axi_aclk),
        .CE(axi_rvalid05_out),
        .D(reg_data_out[3]),
        .Q(s00_axi_rdata[3]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_rdata_reg[4] 
       (.C(s00_axi_aclk),
        .CE(axi_rvalid05_out),
        .D(reg_data_out[4]),
        .Q(s00_axi_rdata[4]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_rdata_reg[5] 
       (.C(s00_axi_aclk),
        .CE(axi_rvalid05_out),
        .D(reg_data_out[5]),
        .Q(s00_axi_rdata[5]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_rdata_reg[6] 
       (.C(s00_axi_aclk),
        .CE(axi_rvalid05_out),
        .D(reg_data_out[6]),
        .Q(s00_axi_rdata[6]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_rdata_reg[7] 
       (.C(s00_axi_aclk),
        .CE(axi_rvalid05_out),
        .D(reg_data_out[7]),
        .Q(s00_axi_rdata[7]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_rdata_reg[8] 
       (.C(s00_axi_aclk),
        .CE(axi_rvalid05_out),
        .D(reg_data_out[8]),
        .Q(s00_axi_rdata[8]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_rdata_reg[9] 
       (.C(s00_axi_aclk),
        .CE(axi_rvalid05_out),
        .D(reg_data_out[9]),
        .Q(s00_axi_rdata[9]),
        .R(axi_awready_i_1_n_0));
  LUT4 #(
    .INIT(16'h08F8)) 
    axi_rvalid_i_1
       (.I0(s00_axi_arvalid),
        .I1(S_AXI_ARREADY),
        .I2(s00_axi_rvalid),
        .I3(s00_axi_rready),
        .O(axi_rvalid_i_1_n_0));
  FDRE axi_rvalid_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(axi_rvalid_i_1_n_0),
        .Q(s00_axi_rvalid),
        .R(axi_awready_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    axi_wready_i_1
       (.I0(aw_en_reg_n_0),
        .I1(s00_axi_awvalid),
        .I2(s00_axi_wvalid),
        .I3(S_AXI_WREADY),
        .O(axi_wready0));
  FDRE axi_wready_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(axi_wready0),
        .Q(S_AXI_WREADY),
        .R(axi_awready_i_1_n_0));
  FDRE \eta_s_reg[0] 
       (.C(\slv_reg0_reg_n_0_[1] ),
        .CE(1'b1),
        .D(p_1_in[0]),
        .Q(eta_s[0]),
        .R(1'b0));
  FDRE \eta_s_reg[10] 
       (.C(\slv_reg0_reg_n_0_[1] ),
        .CE(1'b1),
        .D(p_1_in[10]),
        .Q(eta_s[10]),
        .R(1'b0));
  FDRE \eta_s_reg[11] 
       (.C(\slv_reg0_reg_n_0_[1] ),
        .CE(1'b1),
        .D(p_1_in[11]),
        .Q(eta_s[11]),
        .R(1'b0));
  FDRE \eta_s_reg[12] 
       (.C(\slv_reg0_reg_n_0_[1] ),
        .CE(1'b1),
        .D(p_1_in[12]),
        .Q(eta_s[12]),
        .R(1'b0));
  FDRE \eta_s_reg[13] 
       (.C(\slv_reg0_reg_n_0_[1] ),
        .CE(1'b1),
        .D(p_1_in[13]),
        .Q(eta_s[13]),
        .R(1'b0));
  FDRE \eta_s_reg[14] 
       (.C(\slv_reg0_reg_n_0_[1] ),
        .CE(1'b1),
        .D(p_1_in[14]),
        .Q(eta_s[14]),
        .R(1'b0));
  FDRE \eta_s_reg[15] 
       (.C(\slv_reg0_reg_n_0_[1] ),
        .CE(1'b1),
        .D(p_1_in[15]),
        .Q(eta_s[15]),
        .R(1'b0));
  FDRE \eta_s_reg[1] 
       (.C(\slv_reg0_reg_n_0_[1] ),
        .CE(1'b1),
        .D(p_1_in[1]),
        .Q(eta_s[1]),
        .R(1'b0));
  FDRE \eta_s_reg[2] 
       (.C(\slv_reg0_reg_n_0_[1] ),
        .CE(1'b1),
        .D(p_1_in[2]),
        .Q(eta_s[2]),
        .R(1'b0));
  FDRE \eta_s_reg[3] 
       (.C(\slv_reg0_reg_n_0_[1] ),
        .CE(1'b1),
        .D(p_1_in[3]),
        .Q(eta_s[3]),
        .R(1'b0));
  FDRE \eta_s_reg[4] 
       (.C(\slv_reg0_reg_n_0_[1] ),
        .CE(1'b1),
        .D(p_1_in[4]),
        .Q(eta_s[4]),
        .R(1'b0));
  FDRE \eta_s_reg[5] 
       (.C(\slv_reg0_reg_n_0_[1] ),
        .CE(1'b1),
        .D(p_1_in[5]),
        .Q(eta_s[5]),
        .R(1'b0));
  FDRE \eta_s_reg[6] 
       (.C(\slv_reg0_reg_n_0_[1] ),
        .CE(1'b1),
        .D(p_1_in[6]),
        .Q(eta_s[6]),
        .R(1'b0));
  FDRE \eta_s_reg[7] 
       (.C(\slv_reg0_reg_n_0_[1] ),
        .CE(1'b1),
        .D(p_1_in[7]),
        .Q(eta_s[7]),
        .R(1'b0));
  FDRE \eta_s_reg[8] 
       (.C(\slv_reg0_reg_n_0_[1] ),
        .CE(1'b1),
        .D(p_1_in[8]),
        .Q(eta_s[8]),
        .R(1'b0));
  FDRE \eta_s_reg[9] 
       (.C(\slv_reg0_reg_n_0_[1] ),
        .CE(1'b1),
        .D(p_1_in[9]),
        .Q(eta_s[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goals_reg[0] 
       (.C(\slv_reg0_reg_n_0_[1] ),
        .CE(1'b1),
        .D(slv_reg8[0]),
        .Q(goals[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goals_reg[100] 
       (.C(\slv_reg0_reg_n_0_[1] ),
        .CE(1'b1),
        .D(slv_reg5[4]),
        .Q(goals[100]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goals_reg[101] 
       (.C(\slv_reg0_reg_n_0_[1] ),
        .CE(1'b1),
        .D(slv_reg5[5]),
        .Q(goals[101]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goals_reg[102] 
       (.C(\slv_reg0_reg_n_0_[1] ),
        .CE(1'b1),
        .D(slv_reg5[6]),
        .Q(goals[102]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goals_reg[103] 
       (.C(\slv_reg0_reg_n_0_[1] ),
        .CE(1'b1),
        .D(slv_reg5[7]),
        .Q(goals[103]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goals_reg[104] 
       (.C(\slv_reg0_reg_n_0_[1] ),
        .CE(1'b1),
        .D(slv_reg5[8]),
        .Q(goals[104]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goals_reg[105] 
       (.C(\slv_reg0_reg_n_0_[1] ),
        .CE(1'b1),
        .D(slv_reg5[9]),
        .Q(goals[105]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goals_reg[106] 
       (.C(\slv_reg0_reg_n_0_[1] ),
        .CE(1'b1),
        .D(slv_reg5[10]),
        .Q(goals[106]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goals_reg[107] 
       (.C(\slv_reg0_reg_n_0_[1] ),
        .CE(1'b1),
        .D(slv_reg5[11]),
        .Q(goals[107]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goals_reg[108] 
       (.C(\slv_reg0_reg_n_0_[1] ),
        .CE(1'b1),
        .D(slv_reg5[12]),
        .Q(goals[108]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goals_reg[109] 
       (.C(\slv_reg0_reg_n_0_[1] ),
        .CE(1'b1),
        .D(slv_reg5[13]),
        .Q(goals[109]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goals_reg[10] 
       (.C(\slv_reg0_reg_n_0_[1] ),
        .CE(1'b1),
        .D(slv_reg8[10]),
        .Q(goals[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goals_reg[110] 
       (.C(\slv_reg0_reg_n_0_[1] ),
        .CE(1'b1),
        .D(slv_reg5[14]),
        .Q(goals[110]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goals_reg[111] 
       (.C(\slv_reg0_reg_n_0_[1] ),
        .CE(1'b1),
        .D(slv_reg5[15]),
        .Q(goals[111]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goals_reg[112] 
       (.C(\slv_reg0_reg_n_0_[1] ),
        .CE(1'b1),
        .D(slv_reg5[16]),
        .Q(goals[112]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goals_reg[113] 
       (.C(\slv_reg0_reg_n_0_[1] ),
        .CE(1'b1),
        .D(slv_reg5[17]),
        .Q(goals[113]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goals_reg[114] 
       (.C(\slv_reg0_reg_n_0_[1] ),
        .CE(1'b1),
        .D(slv_reg5[18]),
        .Q(goals[114]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goals_reg[115] 
       (.C(\slv_reg0_reg_n_0_[1] ),
        .CE(1'b1),
        .D(slv_reg5[19]),
        .Q(goals[115]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goals_reg[116] 
       (.C(\slv_reg0_reg_n_0_[1] ),
        .CE(1'b1),
        .D(slv_reg5[20]),
        .Q(goals[116]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goals_reg[117] 
       (.C(\slv_reg0_reg_n_0_[1] ),
        .CE(1'b1),
        .D(slv_reg5[21]),
        .Q(goals[117]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goals_reg[118] 
       (.C(\slv_reg0_reg_n_0_[1] ),
        .CE(1'b1),
        .D(slv_reg5[22]),
        .Q(goals[118]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goals_reg[119] 
       (.C(\slv_reg0_reg_n_0_[1] ),
        .CE(1'b1),
        .D(slv_reg5[23]),
        .Q(goals[119]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goals_reg[11] 
       (.C(\slv_reg0_reg_n_0_[1] ),
        .CE(1'b1),
        .D(slv_reg8[11]),
        .Q(goals[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goals_reg[120] 
       (.C(\slv_reg0_reg_n_0_[1] ),
        .CE(1'b1),
        .D(slv_reg5[24]),
        .Q(goals[120]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goals_reg[121] 
       (.C(\slv_reg0_reg_n_0_[1] ),
        .CE(1'b1),
        .D(slv_reg5[25]),
        .Q(goals[121]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goals_reg[122] 
       (.C(\slv_reg0_reg_n_0_[1] ),
        .CE(1'b1),
        .D(slv_reg5[26]),
        .Q(goals[122]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goals_reg[123] 
       (.C(\slv_reg0_reg_n_0_[1] ),
        .CE(1'b1),
        .D(slv_reg5[27]),
        .Q(goals[123]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goals_reg[124] 
       (.C(\slv_reg0_reg_n_0_[1] ),
        .CE(1'b1),
        .D(slv_reg5[28]),
        .Q(goals[124]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goals_reg[125] 
       (.C(\slv_reg0_reg_n_0_[1] ),
        .CE(1'b1),
        .D(slv_reg5[29]),
        .Q(goals[125]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goals_reg[126] 
       (.C(\slv_reg0_reg_n_0_[1] ),
        .CE(1'b1),
        .D(slv_reg5[30]),
        .Q(goals[126]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goals_reg[127] 
       (.C(\slv_reg0_reg_n_0_[1] ),
        .CE(1'b1),
        .D(slv_reg5[31]),
        .Q(goals[127]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goals_reg[12] 
       (.C(\slv_reg0_reg_n_0_[1] ),
        .CE(1'b1),
        .D(slv_reg8[12]),
        .Q(goals[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goals_reg[13] 
       (.C(\slv_reg0_reg_n_0_[1] ),
        .CE(1'b1),
        .D(slv_reg8[13]),
        .Q(goals[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goals_reg[14] 
       (.C(\slv_reg0_reg_n_0_[1] ),
        .CE(1'b1),
        .D(slv_reg8[14]),
        .Q(goals[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goals_reg[15] 
       (.C(\slv_reg0_reg_n_0_[1] ),
        .CE(1'b1),
        .D(slv_reg8[15]),
        .Q(goals[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goals_reg[16] 
       (.C(\slv_reg0_reg_n_0_[1] ),
        .CE(1'b1),
        .D(slv_reg8[16]),
        .Q(goals[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goals_reg[17] 
       (.C(\slv_reg0_reg_n_0_[1] ),
        .CE(1'b1),
        .D(slv_reg8[17]),
        .Q(goals[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goals_reg[18] 
       (.C(\slv_reg0_reg_n_0_[1] ),
        .CE(1'b1),
        .D(slv_reg8[18]),
        .Q(goals[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goals_reg[19] 
       (.C(\slv_reg0_reg_n_0_[1] ),
        .CE(1'b1),
        .D(slv_reg8[19]),
        .Q(goals[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goals_reg[1] 
       (.C(\slv_reg0_reg_n_0_[1] ),
        .CE(1'b1),
        .D(slv_reg8[1]),
        .Q(goals[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goals_reg[20] 
       (.C(\slv_reg0_reg_n_0_[1] ),
        .CE(1'b1),
        .D(slv_reg8[20]),
        .Q(goals[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goals_reg[21] 
       (.C(\slv_reg0_reg_n_0_[1] ),
        .CE(1'b1),
        .D(slv_reg8[21]),
        .Q(goals[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goals_reg[22] 
       (.C(\slv_reg0_reg_n_0_[1] ),
        .CE(1'b1),
        .D(slv_reg8[22]),
        .Q(goals[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goals_reg[23] 
       (.C(\slv_reg0_reg_n_0_[1] ),
        .CE(1'b1),
        .D(slv_reg8[23]),
        .Q(goals[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goals_reg[24] 
       (.C(\slv_reg0_reg_n_0_[1] ),
        .CE(1'b1),
        .D(slv_reg8[24]),
        .Q(goals[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goals_reg[25] 
       (.C(\slv_reg0_reg_n_0_[1] ),
        .CE(1'b1),
        .D(slv_reg8[25]),
        .Q(goals[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goals_reg[26] 
       (.C(\slv_reg0_reg_n_0_[1] ),
        .CE(1'b1),
        .D(slv_reg8[26]),
        .Q(goals[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goals_reg[27] 
       (.C(\slv_reg0_reg_n_0_[1] ),
        .CE(1'b1),
        .D(slv_reg8[27]),
        .Q(goals[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goals_reg[28] 
       (.C(\slv_reg0_reg_n_0_[1] ),
        .CE(1'b1),
        .D(slv_reg8[28]),
        .Q(goals[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goals_reg[29] 
       (.C(\slv_reg0_reg_n_0_[1] ),
        .CE(1'b1),
        .D(slv_reg8[29]),
        .Q(goals[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goals_reg[2] 
       (.C(\slv_reg0_reg_n_0_[1] ),
        .CE(1'b1),
        .D(slv_reg8[2]),
        .Q(goals[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goals_reg[30] 
       (.C(\slv_reg0_reg_n_0_[1] ),
        .CE(1'b1),
        .D(slv_reg8[30]),
        .Q(goals[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goals_reg[31] 
       (.C(\slv_reg0_reg_n_0_[1] ),
        .CE(1'b1),
        .D(slv_reg8[31]),
        .Q(goals[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goals_reg[32] 
       (.C(\slv_reg0_reg_n_0_[1] ),
        .CE(1'b1),
        .D(slv_reg7[0]),
        .Q(goals[32]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goals_reg[33] 
       (.C(\slv_reg0_reg_n_0_[1] ),
        .CE(1'b1),
        .D(slv_reg7[1]),
        .Q(goals[33]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goals_reg[34] 
       (.C(\slv_reg0_reg_n_0_[1] ),
        .CE(1'b1),
        .D(slv_reg7[2]),
        .Q(goals[34]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goals_reg[35] 
       (.C(\slv_reg0_reg_n_0_[1] ),
        .CE(1'b1),
        .D(slv_reg7[3]),
        .Q(goals[35]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goals_reg[36] 
       (.C(\slv_reg0_reg_n_0_[1] ),
        .CE(1'b1),
        .D(slv_reg7[4]),
        .Q(goals[36]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goals_reg[37] 
       (.C(\slv_reg0_reg_n_0_[1] ),
        .CE(1'b1),
        .D(slv_reg7[5]),
        .Q(goals[37]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goals_reg[38] 
       (.C(\slv_reg0_reg_n_0_[1] ),
        .CE(1'b1),
        .D(slv_reg7[6]),
        .Q(goals[38]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goals_reg[39] 
       (.C(\slv_reg0_reg_n_0_[1] ),
        .CE(1'b1),
        .D(slv_reg7[7]),
        .Q(goals[39]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goals_reg[3] 
       (.C(\slv_reg0_reg_n_0_[1] ),
        .CE(1'b1),
        .D(slv_reg8[3]),
        .Q(goals[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goals_reg[40] 
       (.C(\slv_reg0_reg_n_0_[1] ),
        .CE(1'b1),
        .D(slv_reg7[8]),
        .Q(goals[40]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goals_reg[41] 
       (.C(\slv_reg0_reg_n_0_[1] ),
        .CE(1'b1),
        .D(slv_reg7[9]),
        .Q(goals[41]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goals_reg[42] 
       (.C(\slv_reg0_reg_n_0_[1] ),
        .CE(1'b1),
        .D(slv_reg7[10]),
        .Q(goals[42]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goals_reg[43] 
       (.C(\slv_reg0_reg_n_0_[1] ),
        .CE(1'b1),
        .D(slv_reg7[11]),
        .Q(goals[43]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goals_reg[44] 
       (.C(\slv_reg0_reg_n_0_[1] ),
        .CE(1'b1),
        .D(slv_reg7[12]),
        .Q(goals[44]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goals_reg[45] 
       (.C(\slv_reg0_reg_n_0_[1] ),
        .CE(1'b1),
        .D(slv_reg7[13]),
        .Q(goals[45]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goals_reg[46] 
       (.C(\slv_reg0_reg_n_0_[1] ),
        .CE(1'b1),
        .D(slv_reg7[14]),
        .Q(goals[46]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goals_reg[47] 
       (.C(\slv_reg0_reg_n_0_[1] ),
        .CE(1'b1),
        .D(slv_reg7[15]),
        .Q(goals[47]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goals_reg[48] 
       (.C(\slv_reg0_reg_n_0_[1] ),
        .CE(1'b1),
        .D(slv_reg7[16]),
        .Q(goals[48]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goals_reg[49] 
       (.C(\slv_reg0_reg_n_0_[1] ),
        .CE(1'b1),
        .D(slv_reg7[17]),
        .Q(goals[49]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goals_reg[4] 
       (.C(\slv_reg0_reg_n_0_[1] ),
        .CE(1'b1),
        .D(slv_reg8[4]),
        .Q(goals[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goals_reg[50] 
       (.C(\slv_reg0_reg_n_0_[1] ),
        .CE(1'b1),
        .D(slv_reg7[18]),
        .Q(goals[50]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goals_reg[51] 
       (.C(\slv_reg0_reg_n_0_[1] ),
        .CE(1'b1),
        .D(slv_reg7[19]),
        .Q(goals[51]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goals_reg[52] 
       (.C(\slv_reg0_reg_n_0_[1] ),
        .CE(1'b1),
        .D(slv_reg7[20]),
        .Q(goals[52]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goals_reg[53] 
       (.C(\slv_reg0_reg_n_0_[1] ),
        .CE(1'b1),
        .D(slv_reg7[21]),
        .Q(goals[53]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goals_reg[54] 
       (.C(\slv_reg0_reg_n_0_[1] ),
        .CE(1'b1),
        .D(slv_reg7[22]),
        .Q(goals[54]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goals_reg[55] 
       (.C(\slv_reg0_reg_n_0_[1] ),
        .CE(1'b1),
        .D(slv_reg7[23]),
        .Q(goals[55]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goals_reg[56] 
       (.C(\slv_reg0_reg_n_0_[1] ),
        .CE(1'b1),
        .D(slv_reg7[24]),
        .Q(goals[56]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goals_reg[57] 
       (.C(\slv_reg0_reg_n_0_[1] ),
        .CE(1'b1),
        .D(slv_reg7[25]),
        .Q(goals[57]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goals_reg[58] 
       (.C(\slv_reg0_reg_n_0_[1] ),
        .CE(1'b1),
        .D(slv_reg7[26]),
        .Q(goals[58]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goals_reg[59] 
       (.C(\slv_reg0_reg_n_0_[1] ),
        .CE(1'b1),
        .D(slv_reg7[27]),
        .Q(goals[59]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goals_reg[5] 
       (.C(\slv_reg0_reg_n_0_[1] ),
        .CE(1'b1),
        .D(slv_reg8[5]),
        .Q(goals[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goals_reg[60] 
       (.C(\slv_reg0_reg_n_0_[1] ),
        .CE(1'b1),
        .D(slv_reg7[28]),
        .Q(goals[60]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goals_reg[61] 
       (.C(\slv_reg0_reg_n_0_[1] ),
        .CE(1'b1),
        .D(slv_reg7[29]),
        .Q(goals[61]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goals_reg[62] 
       (.C(\slv_reg0_reg_n_0_[1] ),
        .CE(1'b1),
        .D(slv_reg7[30]),
        .Q(goals[62]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goals_reg[63] 
       (.C(\slv_reg0_reg_n_0_[1] ),
        .CE(1'b1),
        .D(slv_reg7[31]),
        .Q(goals[63]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goals_reg[64] 
       (.C(\slv_reg0_reg_n_0_[1] ),
        .CE(1'b1),
        .D(slv_reg6[0]),
        .Q(goals[64]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goals_reg[65] 
       (.C(\slv_reg0_reg_n_0_[1] ),
        .CE(1'b1),
        .D(slv_reg6[1]),
        .Q(goals[65]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goals_reg[66] 
       (.C(\slv_reg0_reg_n_0_[1] ),
        .CE(1'b1),
        .D(slv_reg6[2]),
        .Q(goals[66]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goals_reg[67] 
       (.C(\slv_reg0_reg_n_0_[1] ),
        .CE(1'b1),
        .D(slv_reg6[3]),
        .Q(goals[67]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goals_reg[68] 
       (.C(\slv_reg0_reg_n_0_[1] ),
        .CE(1'b1),
        .D(slv_reg6[4]),
        .Q(goals[68]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goals_reg[69] 
       (.C(\slv_reg0_reg_n_0_[1] ),
        .CE(1'b1),
        .D(slv_reg6[5]),
        .Q(goals[69]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goals_reg[6] 
       (.C(\slv_reg0_reg_n_0_[1] ),
        .CE(1'b1),
        .D(slv_reg8[6]),
        .Q(goals[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goals_reg[70] 
       (.C(\slv_reg0_reg_n_0_[1] ),
        .CE(1'b1),
        .D(slv_reg6[6]),
        .Q(goals[70]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goals_reg[71] 
       (.C(\slv_reg0_reg_n_0_[1] ),
        .CE(1'b1),
        .D(slv_reg6[7]),
        .Q(goals[71]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goals_reg[72] 
       (.C(\slv_reg0_reg_n_0_[1] ),
        .CE(1'b1),
        .D(slv_reg6[8]),
        .Q(goals[72]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goals_reg[73] 
       (.C(\slv_reg0_reg_n_0_[1] ),
        .CE(1'b1),
        .D(slv_reg6[9]),
        .Q(goals[73]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goals_reg[74] 
       (.C(\slv_reg0_reg_n_0_[1] ),
        .CE(1'b1),
        .D(slv_reg6[10]),
        .Q(goals[74]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goals_reg[75] 
       (.C(\slv_reg0_reg_n_0_[1] ),
        .CE(1'b1),
        .D(slv_reg6[11]),
        .Q(goals[75]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goals_reg[76] 
       (.C(\slv_reg0_reg_n_0_[1] ),
        .CE(1'b1),
        .D(slv_reg6[12]),
        .Q(goals[76]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goals_reg[77] 
       (.C(\slv_reg0_reg_n_0_[1] ),
        .CE(1'b1),
        .D(slv_reg6[13]),
        .Q(goals[77]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goals_reg[78] 
       (.C(\slv_reg0_reg_n_0_[1] ),
        .CE(1'b1),
        .D(slv_reg6[14]),
        .Q(goals[78]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goals_reg[79] 
       (.C(\slv_reg0_reg_n_0_[1] ),
        .CE(1'b1),
        .D(slv_reg6[15]),
        .Q(goals[79]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goals_reg[7] 
       (.C(\slv_reg0_reg_n_0_[1] ),
        .CE(1'b1),
        .D(slv_reg8[7]),
        .Q(goals[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goals_reg[80] 
       (.C(\slv_reg0_reg_n_0_[1] ),
        .CE(1'b1),
        .D(slv_reg6[16]),
        .Q(goals[80]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goals_reg[81] 
       (.C(\slv_reg0_reg_n_0_[1] ),
        .CE(1'b1),
        .D(slv_reg6[17]),
        .Q(goals[81]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goals_reg[82] 
       (.C(\slv_reg0_reg_n_0_[1] ),
        .CE(1'b1),
        .D(slv_reg6[18]),
        .Q(goals[82]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goals_reg[83] 
       (.C(\slv_reg0_reg_n_0_[1] ),
        .CE(1'b1),
        .D(slv_reg6[19]),
        .Q(goals[83]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goals_reg[84] 
       (.C(\slv_reg0_reg_n_0_[1] ),
        .CE(1'b1),
        .D(slv_reg6[20]),
        .Q(goals[84]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goals_reg[85] 
       (.C(\slv_reg0_reg_n_0_[1] ),
        .CE(1'b1),
        .D(slv_reg6[21]),
        .Q(goals[85]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goals_reg[86] 
       (.C(\slv_reg0_reg_n_0_[1] ),
        .CE(1'b1),
        .D(slv_reg6[22]),
        .Q(goals[86]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goals_reg[87] 
       (.C(\slv_reg0_reg_n_0_[1] ),
        .CE(1'b1),
        .D(slv_reg6[23]),
        .Q(goals[87]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goals_reg[88] 
       (.C(\slv_reg0_reg_n_0_[1] ),
        .CE(1'b1),
        .D(slv_reg6[24]),
        .Q(goals[88]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goals_reg[89] 
       (.C(\slv_reg0_reg_n_0_[1] ),
        .CE(1'b1),
        .D(slv_reg6[25]),
        .Q(goals[89]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goals_reg[8] 
       (.C(\slv_reg0_reg_n_0_[1] ),
        .CE(1'b1),
        .D(slv_reg8[8]),
        .Q(goals[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goals_reg[90] 
       (.C(\slv_reg0_reg_n_0_[1] ),
        .CE(1'b1),
        .D(slv_reg6[26]),
        .Q(goals[90]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goals_reg[91] 
       (.C(\slv_reg0_reg_n_0_[1] ),
        .CE(1'b1),
        .D(slv_reg6[27]),
        .Q(goals[91]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goals_reg[92] 
       (.C(\slv_reg0_reg_n_0_[1] ),
        .CE(1'b1),
        .D(slv_reg6[28]),
        .Q(goals[92]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goals_reg[93] 
       (.C(\slv_reg0_reg_n_0_[1] ),
        .CE(1'b1),
        .D(slv_reg6[29]),
        .Q(goals[93]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goals_reg[94] 
       (.C(\slv_reg0_reg_n_0_[1] ),
        .CE(1'b1),
        .D(slv_reg6[30]),
        .Q(goals[94]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goals_reg[95] 
       (.C(\slv_reg0_reg_n_0_[1] ),
        .CE(1'b1),
        .D(slv_reg6[31]),
        .Q(goals[95]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goals_reg[96] 
       (.C(\slv_reg0_reg_n_0_[1] ),
        .CE(1'b1),
        .D(slv_reg5[0]),
        .Q(goals[96]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goals_reg[97] 
       (.C(\slv_reg0_reg_n_0_[1] ),
        .CE(1'b1),
        .D(slv_reg5[1]),
        .Q(goals[97]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goals_reg[98] 
       (.C(\slv_reg0_reg_n_0_[1] ),
        .CE(1'b1),
        .D(slv_reg5[2]),
        .Q(goals[98]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goals_reg[99] 
       (.C(\slv_reg0_reg_n_0_[1] ),
        .CE(1'b1),
        .D(slv_reg5[3]),
        .Q(goals[99]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goals_reg[9] 
       (.C(\slv_reg0_reg_n_0_[1] ),
        .CE(1'b1),
        .D(slv_reg8[9]),
        .Q(goals[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    init_ram_reg
       (.C(\slv_reg0_reg_n_0_[1] ),
        .CE(1'b1),
        .D(\slv_reg0_reg_n_0_[3] ),
        .Q(init_ram),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \inputs_reg[0] 
       (.C(\slv_reg0_reg_n_0_[1] ),
        .CE(1'b1),
        .D(slv_reg4[0]),
        .Q(inputs[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \inputs_reg[100] 
       (.C(\slv_reg0_reg_n_0_[1] ),
        .CE(1'b1),
        .D(slv_reg1[4]),
        .Q(inputs[100]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \inputs_reg[101] 
       (.C(\slv_reg0_reg_n_0_[1] ),
        .CE(1'b1),
        .D(slv_reg1[5]),
        .Q(inputs[101]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \inputs_reg[102] 
       (.C(\slv_reg0_reg_n_0_[1] ),
        .CE(1'b1),
        .D(slv_reg1[6]),
        .Q(inputs[102]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \inputs_reg[103] 
       (.C(\slv_reg0_reg_n_0_[1] ),
        .CE(1'b1),
        .D(slv_reg1[7]),
        .Q(inputs[103]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \inputs_reg[104] 
       (.C(\slv_reg0_reg_n_0_[1] ),
        .CE(1'b1),
        .D(slv_reg1[8]),
        .Q(inputs[104]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \inputs_reg[105] 
       (.C(\slv_reg0_reg_n_0_[1] ),
        .CE(1'b1),
        .D(slv_reg1[9]),
        .Q(inputs[105]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \inputs_reg[106] 
       (.C(\slv_reg0_reg_n_0_[1] ),
        .CE(1'b1),
        .D(slv_reg1[10]),
        .Q(inputs[106]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \inputs_reg[107] 
       (.C(\slv_reg0_reg_n_0_[1] ),
        .CE(1'b1),
        .D(slv_reg1[11]),
        .Q(inputs[107]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \inputs_reg[108] 
       (.C(\slv_reg0_reg_n_0_[1] ),
        .CE(1'b1),
        .D(slv_reg1[12]),
        .Q(inputs[108]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \inputs_reg[109] 
       (.C(\slv_reg0_reg_n_0_[1] ),
        .CE(1'b1),
        .D(slv_reg1[13]),
        .Q(inputs[109]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \inputs_reg[10] 
       (.C(\slv_reg0_reg_n_0_[1] ),
        .CE(1'b1),
        .D(slv_reg4[10]),
        .Q(inputs[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \inputs_reg[110] 
       (.C(\slv_reg0_reg_n_0_[1] ),
        .CE(1'b1),
        .D(slv_reg1[14]),
        .Q(inputs[110]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \inputs_reg[111] 
       (.C(\slv_reg0_reg_n_0_[1] ),
        .CE(1'b1),
        .D(slv_reg1[15]),
        .Q(inputs[111]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \inputs_reg[112] 
       (.C(\slv_reg0_reg_n_0_[1] ),
        .CE(1'b1),
        .D(slv_reg1[16]),
        .Q(inputs[112]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \inputs_reg[113] 
       (.C(\slv_reg0_reg_n_0_[1] ),
        .CE(1'b1),
        .D(slv_reg1[17]),
        .Q(inputs[113]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \inputs_reg[114] 
       (.C(\slv_reg0_reg_n_0_[1] ),
        .CE(1'b1),
        .D(slv_reg1[18]),
        .Q(inputs[114]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \inputs_reg[115] 
       (.C(\slv_reg0_reg_n_0_[1] ),
        .CE(1'b1),
        .D(slv_reg1[19]),
        .Q(inputs[115]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \inputs_reg[116] 
       (.C(\slv_reg0_reg_n_0_[1] ),
        .CE(1'b1),
        .D(slv_reg1[20]),
        .Q(inputs[116]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \inputs_reg[117] 
       (.C(\slv_reg0_reg_n_0_[1] ),
        .CE(1'b1),
        .D(slv_reg1[21]),
        .Q(inputs[117]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \inputs_reg[118] 
       (.C(\slv_reg0_reg_n_0_[1] ),
        .CE(1'b1),
        .D(slv_reg1[22]),
        .Q(inputs[118]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \inputs_reg[119] 
       (.C(\slv_reg0_reg_n_0_[1] ),
        .CE(1'b1),
        .D(slv_reg1[23]),
        .Q(inputs[119]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \inputs_reg[11] 
       (.C(\slv_reg0_reg_n_0_[1] ),
        .CE(1'b1),
        .D(slv_reg4[11]),
        .Q(inputs[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \inputs_reg[120] 
       (.C(\slv_reg0_reg_n_0_[1] ),
        .CE(1'b1),
        .D(slv_reg1[24]),
        .Q(inputs[120]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \inputs_reg[121] 
       (.C(\slv_reg0_reg_n_0_[1] ),
        .CE(1'b1),
        .D(slv_reg1[25]),
        .Q(inputs[121]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \inputs_reg[122] 
       (.C(\slv_reg0_reg_n_0_[1] ),
        .CE(1'b1),
        .D(slv_reg1[26]),
        .Q(inputs[122]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \inputs_reg[123] 
       (.C(\slv_reg0_reg_n_0_[1] ),
        .CE(1'b1),
        .D(slv_reg1[27]),
        .Q(inputs[123]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \inputs_reg[124] 
       (.C(\slv_reg0_reg_n_0_[1] ),
        .CE(1'b1),
        .D(slv_reg1[28]),
        .Q(inputs[124]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \inputs_reg[125] 
       (.C(\slv_reg0_reg_n_0_[1] ),
        .CE(1'b1),
        .D(slv_reg1[29]),
        .Q(inputs[125]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \inputs_reg[126] 
       (.C(\slv_reg0_reg_n_0_[1] ),
        .CE(1'b1),
        .D(slv_reg1[30]),
        .Q(inputs[126]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \inputs_reg[127] 
       (.C(\slv_reg0_reg_n_0_[1] ),
        .CE(1'b1),
        .D(slv_reg1[31]),
        .Q(inputs[127]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \inputs_reg[12] 
       (.C(\slv_reg0_reg_n_0_[1] ),
        .CE(1'b1),
        .D(slv_reg4[12]),
        .Q(inputs[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \inputs_reg[13] 
       (.C(\slv_reg0_reg_n_0_[1] ),
        .CE(1'b1),
        .D(slv_reg4[13]),
        .Q(inputs[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \inputs_reg[14] 
       (.C(\slv_reg0_reg_n_0_[1] ),
        .CE(1'b1),
        .D(slv_reg4[14]),
        .Q(inputs[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \inputs_reg[15] 
       (.C(\slv_reg0_reg_n_0_[1] ),
        .CE(1'b1),
        .D(slv_reg4[15]),
        .Q(inputs[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \inputs_reg[16] 
       (.C(\slv_reg0_reg_n_0_[1] ),
        .CE(1'b1),
        .D(slv_reg4[16]),
        .Q(inputs[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \inputs_reg[17] 
       (.C(\slv_reg0_reg_n_0_[1] ),
        .CE(1'b1),
        .D(slv_reg4[17]),
        .Q(inputs[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \inputs_reg[18] 
       (.C(\slv_reg0_reg_n_0_[1] ),
        .CE(1'b1),
        .D(slv_reg4[18]),
        .Q(inputs[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \inputs_reg[19] 
       (.C(\slv_reg0_reg_n_0_[1] ),
        .CE(1'b1),
        .D(slv_reg4[19]),
        .Q(inputs[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \inputs_reg[1] 
       (.C(\slv_reg0_reg_n_0_[1] ),
        .CE(1'b1),
        .D(slv_reg4[1]),
        .Q(inputs[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \inputs_reg[20] 
       (.C(\slv_reg0_reg_n_0_[1] ),
        .CE(1'b1),
        .D(slv_reg4[20]),
        .Q(inputs[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \inputs_reg[21] 
       (.C(\slv_reg0_reg_n_0_[1] ),
        .CE(1'b1),
        .D(slv_reg4[21]),
        .Q(inputs[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \inputs_reg[22] 
       (.C(\slv_reg0_reg_n_0_[1] ),
        .CE(1'b1),
        .D(slv_reg4[22]),
        .Q(inputs[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \inputs_reg[23] 
       (.C(\slv_reg0_reg_n_0_[1] ),
        .CE(1'b1),
        .D(slv_reg4[23]),
        .Q(inputs[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \inputs_reg[24] 
       (.C(\slv_reg0_reg_n_0_[1] ),
        .CE(1'b1),
        .D(slv_reg4[24]),
        .Q(inputs[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \inputs_reg[25] 
       (.C(\slv_reg0_reg_n_0_[1] ),
        .CE(1'b1),
        .D(slv_reg4[25]),
        .Q(inputs[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \inputs_reg[26] 
       (.C(\slv_reg0_reg_n_0_[1] ),
        .CE(1'b1),
        .D(slv_reg4[26]),
        .Q(inputs[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \inputs_reg[27] 
       (.C(\slv_reg0_reg_n_0_[1] ),
        .CE(1'b1),
        .D(slv_reg4[27]),
        .Q(inputs[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \inputs_reg[28] 
       (.C(\slv_reg0_reg_n_0_[1] ),
        .CE(1'b1),
        .D(slv_reg4[28]),
        .Q(inputs[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \inputs_reg[29] 
       (.C(\slv_reg0_reg_n_0_[1] ),
        .CE(1'b1),
        .D(slv_reg4[29]),
        .Q(inputs[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \inputs_reg[2] 
       (.C(\slv_reg0_reg_n_0_[1] ),
        .CE(1'b1),
        .D(slv_reg4[2]),
        .Q(inputs[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \inputs_reg[30] 
       (.C(\slv_reg0_reg_n_0_[1] ),
        .CE(1'b1),
        .D(slv_reg4[30]),
        .Q(inputs[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \inputs_reg[31] 
       (.C(\slv_reg0_reg_n_0_[1] ),
        .CE(1'b1),
        .D(slv_reg4[31]),
        .Q(inputs[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \inputs_reg[32] 
       (.C(\slv_reg0_reg_n_0_[1] ),
        .CE(1'b1),
        .D(slv_reg3[0]),
        .Q(inputs[32]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \inputs_reg[33] 
       (.C(\slv_reg0_reg_n_0_[1] ),
        .CE(1'b1),
        .D(slv_reg3[1]),
        .Q(inputs[33]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \inputs_reg[34] 
       (.C(\slv_reg0_reg_n_0_[1] ),
        .CE(1'b1),
        .D(slv_reg3[2]),
        .Q(inputs[34]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \inputs_reg[35] 
       (.C(\slv_reg0_reg_n_0_[1] ),
        .CE(1'b1),
        .D(slv_reg3[3]),
        .Q(inputs[35]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \inputs_reg[36] 
       (.C(\slv_reg0_reg_n_0_[1] ),
        .CE(1'b1),
        .D(slv_reg3[4]),
        .Q(inputs[36]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \inputs_reg[37] 
       (.C(\slv_reg0_reg_n_0_[1] ),
        .CE(1'b1),
        .D(slv_reg3[5]),
        .Q(inputs[37]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \inputs_reg[38] 
       (.C(\slv_reg0_reg_n_0_[1] ),
        .CE(1'b1),
        .D(slv_reg3[6]),
        .Q(inputs[38]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \inputs_reg[39] 
       (.C(\slv_reg0_reg_n_0_[1] ),
        .CE(1'b1),
        .D(slv_reg3[7]),
        .Q(inputs[39]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \inputs_reg[3] 
       (.C(\slv_reg0_reg_n_0_[1] ),
        .CE(1'b1),
        .D(slv_reg4[3]),
        .Q(inputs[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \inputs_reg[40] 
       (.C(\slv_reg0_reg_n_0_[1] ),
        .CE(1'b1),
        .D(slv_reg3[8]),
        .Q(inputs[40]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \inputs_reg[41] 
       (.C(\slv_reg0_reg_n_0_[1] ),
        .CE(1'b1),
        .D(slv_reg3[9]),
        .Q(inputs[41]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \inputs_reg[42] 
       (.C(\slv_reg0_reg_n_0_[1] ),
        .CE(1'b1),
        .D(slv_reg3[10]),
        .Q(inputs[42]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \inputs_reg[43] 
       (.C(\slv_reg0_reg_n_0_[1] ),
        .CE(1'b1),
        .D(slv_reg3[11]),
        .Q(inputs[43]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \inputs_reg[44] 
       (.C(\slv_reg0_reg_n_0_[1] ),
        .CE(1'b1),
        .D(slv_reg3[12]),
        .Q(inputs[44]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \inputs_reg[45] 
       (.C(\slv_reg0_reg_n_0_[1] ),
        .CE(1'b1),
        .D(slv_reg3[13]),
        .Q(inputs[45]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \inputs_reg[46] 
       (.C(\slv_reg0_reg_n_0_[1] ),
        .CE(1'b1),
        .D(slv_reg3[14]),
        .Q(inputs[46]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \inputs_reg[47] 
       (.C(\slv_reg0_reg_n_0_[1] ),
        .CE(1'b1),
        .D(slv_reg3[15]),
        .Q(inputs[47]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \inputs_reg[48] 
       (.C(\slv_reg0_reg_n_0_[1] ),
        .CE(1'b1),
        .D(slv_reg3[16]),
        .Q(inputs[48]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \inputs_reg[49] 
       (.C(\slv_reg0_reg_n_0_[1] ),
        .CE(1'b1),
        .D(slv_reg3[17]),
        .Q(inputs[49]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \inputs_reg[4] 
       (.C(\slv_reg0_reg_n_0_[1] ),
        .CE(1'b1),
        .D(slv_reg4[4]),
        .Q(inputs[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \inputs_reg[50] 
       (.C(\slv_reg0_reg_n_0_[1] ),
        .CE(1'b1),
        .D(slv_reg3[18]),
        .Q(inputs[50]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \inputs_reg[51] 
       (.C(\slv_reg0_reg_n_0_[1] ),
        .CE(1'b1),
        .D(slv_reg3[19]),
        .Q(inputs[51]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \inputs_reg[52] 
       (.C(\slv_reg0_reg_n_0_[1] ),
        .CE(1'b1),
        .D(slv_reg3[20]),
        .Q(inputs[52]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \inputs_reg[53] 
       (.C(\slv_reg0_reg_n_0_[1] ),
        .CE(1'b1),
        .D(slv_reg3[21]),
        .Q(inputs[53]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \inputs_reg[54] 
       (.C(\slv_reg0_reg_n_0_[1] ),
        .CE(1'b1),
        .D(slv_reg3[22]),
        .Q(inputs[54]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \inputs_reg[55] 
       (.C(\slv_reg0_reg_n_0_[1] ),
        .CE(1'b1),
        .D(slv_reg3[23]),
        .Q(inputs[55]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \inputs_reg[56] 
       (.C(\slv_reg0_reg_n_0_[1] ),
        .CE(1'b1),
        .D(slv_reg3[24]),
        .Q(inputs[56]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \inputs_reg[57] 
       (.C(\slv_reg0_reg_n_0_[1] ),
        .CE(1'b1),
        .D(slv_reg3[25]),
        .Q(inputs[57]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \inputs_reg[58] 
       (.C(\slv_reg0_reg_n_0_[1] ),
        .CE(1'b1),
        .D(slv_reg3[26]),
        .Q(inputs[58]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \inputs_reg[59] 
       (.C(\slv_reg0_reg_n_0_[1] ),
        .CE(1'b1),
        .D(slv_reg3[27]),
        .Q(inputs[59]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \inputs_reg[5] 
       (.C(\slv_reg0_reg_n_0_[1] ),
        .CE(1'b1),
        .D(slv_reg4[5]),
        .Q(inputs[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \inputs_reg[60] 
       (.C(\slv_reg0_reg_n_0_[1] ),
        .CE(1'b1),
        .D(slv_reg3[28]),
        .Q(inputs[60]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \inputs_reg[61] 
       (.C(\slv_reg0_reg_n_0_[1] ),
        .CE(1'b1),
        .D(slv_reg3[29]),
        .Q(inputs[61]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \inputs_reg[62] 
       (.C(\slv_reg0_reg_n_0_[1] ),
        .CE(1'b1),
        .D(slv_reg3[30]),
        .Q(inputs[62]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \inputs_reg[63] 
       (.C(\slv_reg0_reg_n_0_[1] ),
        .CE(1'b1),
        .D(slv_reg3[31]),
        .Q(inputs[63]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \inputs_reg[64] 
       (.C(\slv_reg0_reg_n_0_[1] ),
        .CE(1'b1),
        .D(slv_reg2[0]),
        .Q(inputs[64]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \inputs_reg[65] 
       (.C(\slv_reg0_reg_n_0_[1] ),
        .CE(1'b1),
        .D(slv_reg2[1]),
        .Q(inputs[65]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \inputs_reg[66] 
       (.C(\slv_reg0_reg_n_0_[1] ),
        .CE(1'b1),
        .D(slv_reg2[2]),
        .Q(inputs[66]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \inputs_reg[67] 
       (.C(\slv_reg0_reg_n_0_[1] ),
        .CE(1'b1),
        .D(slv_reg2[3]),
        .Q(inputs[67]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \inputs_reg[68] 
       (.C(\slv_reg0_reg_n_0_[1] ),
        .CE(1'b1),
        .D(slv_reg2[4]),
        .Q(inputs[68]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \inputs_reg[69] 
       (.C(\slv_reg0_reg_n_0_[1] ),
        .CE(1'b1),
        .D(slv_reg2[5]),
        .Q(inputs[69]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \inputs_reg[6] 
       (.C(\slv_reg0_reg_n_0_[1] ),
        .CE(1'b1),
        .D(slv_reg4[6]),
        .Q(inputs[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \inputs_reg[70] 
       (.C(\slv_reg0_reg_n_0_[1] ),
        .CE(1'b1),
        .D(slv_reg2[6]),
        .Q(inputs[70]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \inputs_reg[71] 
       (.C(\slv_reg0_reg_n_0_[1] ),
        .CE(1'b1),
        .D(slv_reg2[7]),
        .Q(inputs[71]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \inputs_reg[72] 
       (.C(\slv_reg0_reg_n_0_[1] ),
        .CE(1'b1),
        .D(slv_reg2[8]),
        .Q(inputs[72]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \inputs_reg[73] 
       (.C(\slv_reg0_reg_n_0_[1] ),
        .CE(1'b1),
        .D(slv_reg2[9]),
        .Q(inputs[73]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \inputs_reg[74] 
       (.C(\slv_reg0_reg_n_0_[1] ),
        .CE(1'b1),
        .D(slv_reg2[10]),
        .Q(inputs[74]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \inputs_reg[75] 
       (.C(\slv_reg0_reg_n_0_[1] ),
        .CE(1'b1),
        .D(slv_reg2[11]),
        .Q(inputs[75]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \inputs_reg[76] 
       (.C(\slv_reg0_reg_n_0_[1] ),
        .CE(1'b1),
        .D(slv_reg2[12]),
        .Q(inputs[76]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \inputs_reg[77] 
       (.C(\slv_reg0_reg_n_0_[1] ),
        .CE(1'b1),
        .D(slv_reg2[13]),
        .Q(inputs[77]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \inputs_reg[78] 
       (.C(\slv_reg0_reg_n_0_[1] ),
        .CE(1'b1),
        .D(slv_reg2[14]),
        .Q(inputs[78]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \inputs_reg[79] 
       (.C(\slv_reg0_reg_n_0_[1] ),
        .CE(1'b1),
        .D(slv_reg2[15]),
        .Q(inputs[79]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \inputs_reg[7] 
       (.C(\slv_reg0_reg_n_0_[1] ),
        .CE(1'b1),
        .D(slv_reg4[7]),
        .Q(inputs[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \inputs_reg[80] 
       (.C(\slv_reg0_reg_n_0_[1] ),
        .CE(1'b1),
        .D(slv_reg2[16]),
        .Q(inputs[80]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \inputs_reg[81] 
       (.C(\slv_reg0_reg_n_0_[1] ),
        .CE(1'b1),
        .D(slv_reg2[17]),
        .Q(inputs[81]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \inputs_reg[82] 
       (.C(\slv_reg0_reg_n_0_[1] ),
        .CE(1'b1),
        .D(slv_reg2[18]),
        .Q(inputs[82]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \inputs_reg[83] 
       (.C(\slv_reg0_reg_n_0_[1] ),
        .CE(1'b1),
        .D(slv_reg2[19]),
        .Q(inputs[83]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \inputs_reg[84] 
       (.C(\slv_reg0_reg_n_0_[1] ),
        .CE(1'b1),
        .D(slv_reg2[20]),
        .Q(inputs[84]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \inputs_reg[85] 
       (.C(\slv_reg0_reg_n_0_[1] ),
        .CE(1'b1),
        .D(slv_reg2[21]),
        .Q(inputs[85]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \inputs_reg[86] 
       (.C(\slv_reg0_reg_n_0_[1] ),
        .CE(1'b1),
        .D(slv_reg2[22]),
        .Q(inputs[86]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \inputs_reg[87] 
       (.C(\slv_reg0_reg_n_0_[1] ),
        .CE(1'b1),
        .D(slv_reg2[23]),
        .Q(inputs[87]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \inputs_reg[88] 
       (.C(\slv_reg0_reg_n_0_[1] ),
        .CE(1'b1),
        .D(slv_reg2[24]),
        .Q(inputs[88]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \inputs_reg[89] 
       (.C(\slv_reg0_reg_n_0_[1] ),
        .CE(1'b1),
        .D(slv_reg2[25]),
        .Q(inputs[89]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \inputs_reg[8] 
       (.C(\slv_reg0_reg_n_0_[1] ),
        .CE(1'b1),
        .D(slv_reg4[8]),
        .Q(inputs[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \inputs_reg[90] 
       (.C(\slv_reg0_reg_n_0_[1] ),
        .CE(1'b1),
        .D(slv_reg2[26]),
        .Q(inputs[90]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \inputs_reg[91] 
       (.C(\slv_reg0_reg_n_0_[1] ),
        .CE(1'b1),
        .D(slv_reg2[27]),
        .Q(inputs[91]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \inputs_reg[92] 
       (.C(\slv_reg0_reg_n_0_[1] ),
        .CE(1'b1),
        .D(slv_reg2[28]),
        .Q(inputs[92]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \inputs_reg[93] 
       (.C(\slv_reg0_reg_n_0_[1] ),
        .CE(1'b1),
        .D(slv_reg2[29]),
        .Q(inputs[93]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \inputs_reg[94] 
       (.C(\slv_reg0_reg_n_0_[1] ),
        .CE(1'b1),
        .D(slv_reg2[30]),
        .Q(inputs[94]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \inputs_reg[95] 
       (.C(\slv_reg0_reg_n_0_[1] ),
        .CE(1'b1),
        .D(slv_reg2[31]),
        .Q(inputs[95]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \inputs_reg[96] 
       (.C(\slv_reg0_reg_n_0_[1] ),
        .CE(1'b1),
        .D(slv_reg1[0]),
        .Q(inputs[96]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \inputs_reg[97] 
       (.C(\slv_reg0_reg_n_0_[1] ),
        .CE(1'b1),
        .D(slv_reg1[1]),
        .Q(inputs[97]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \inputs_reg[98] 
       (.C(\slv_reg0_reg_n_0_[1] ),
        .CE(1'b1),
        .D(slv_reg1[2]),
        .Q(inputs[98]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \inputs_reg[99] 
       (.C(\slv_reg0_reg_n_0_[1] ),
        .CE(1'b1),
        .D(slv_reg1[3]),
        .Q(inputs[99]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \inputs_reg[9] 
       (.C(\slv_reg0_reg_n_0_[1] ),
        .CE(1'b1),
        .D(slv_reg4[9]),
        .Q(inputs[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    learn_reg
       (.C(\slv_reg0_reg_n_0_[1] ),
        .CE(1'b1),
        .D(\slv_reg0_reg_n_0_[2] ),
        .Q(learn),
        .R(1'b0));
  FDRE \led_reg[0] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(nn_control_n_3),
        .Q(led[0]),
        .R(1'b0));
  FDRE \led_reg[1] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(nn_control_n_2),
        .Q(led[1]),
        .R(1'b0));
  FDRE \led_reg[2] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(nn_control_n_1),
        .Q(led[2]),
        .R(1'b0));
  FDRE \led_reg[3] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(nn_control_n_0),
        .Q(led[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \max_epoch_num_reg[0] 
       (.C(\slv_reg0_reg_n_0_[1] ),
        .CE(1'b1),
        .D(slv_reg11[0]),
        .Q(max_epoch_num[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \max_epoch_num_reg[10] 
       (.C(\slv_reg0_reg_n_0_[1] ),
        .CE(1'b1),
        .D(slv_reg11[10]),
        .Q(max_epoch_num[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \max_epoch_num_reg[11] 
       (.C(\slv_reg0_reg_n_0_[1] ),
        .CE(1'b1),
        .D(slv_reg11[11]),
        .Q(max_epoch_num[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \max_epoch_num_reg[12] 
       (.C(\slv_reg0_reg_n_0_[1] ),
        .CE(1'b1),
        .D(slv_reg11[12]),
        .Q(max_epoch_num[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \max_epoch_num_reg[13] 
       (.C(\slv_reg0_reg_n_0_[1] ),
        .CE(1'b1),
        .D(slv_reg11[13]),
        .Q(max_epoch_num[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \max_epoch_num_reg[14] 
       (.C(\slv_reg0_reg_n_0_[1] ),
        .CE(1'b1),
        .D(slv_reg11[14]),
        .Q(max_epoch_num[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \max_epoch_num_reg[1] 
       (.C(\slv_reg0_reg_n_0_[1] ),
        .CE(1'b1),
        .D(slv_reg11[1]),
        .Q(max_epoch_num[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \max_epoch_num_reg[2] 
       (.C(\slv_reg0_reg_n_0_[1] ),
        .CE(1'b1),
        .D(slv_reg11[2]),
        .Q(max_epoch_num[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \max_epoch_num_reg[3] 
       (.C(\slv_reg0_reg_n_0_[1] ),
        .CE(1'b1),
        .D(slv_reg11[3]),
        .Q(max_epoch_num[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \max_epoch_num_reg[4] 
       (.C(\slv_reg0_reg_n_0_[1] ),
        .CE(1'b1),
        .D(slv_reg11[4]),
        .Q(max_epoch_num[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \max_epoch_num_reg[5] 
       (.C(\slv_reg0_reg_n_0_[1] ),
        .CE(1'b1),
        .D(slv_reg11[5]),
        .Q(max_epoch_num[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \max_epoch_num_reg[6] 
       (.C(\slv_reg0_reg_n_0_[1] ),
        .CE(1'b1),
        .D(slv_reg11[6]),
        .Q(max_epoch_num[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \max_epoch_num_reg[7] 
       (.C(\slv_reg0_reg_n_0_[1] ),
        .CE(1'b1),
        .D(slv_reg11[7]),
        .Q(max_epoch_num[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \max_epoch_num_reg[8] 
       (.C(\slv_reg0_reg_n_0_[1] ),
        .CE(1'b1),
        .D(slv_reg11[8]),
        .Q(max_epoch_num[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \max_epoch_num_reg[9] 
       (.C(\slv_reg0_reg_n_0_[1] ),
        .CE(1'b1),
        .D(slv_reg11[9]),
        .Q(max_epoch_num[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \min_error_reg[0] 
       (.C(\slv_reg0_reg_n_0_[1] ),
        .CE(1'b1),
        .D(slv_reg11[16]),
        .Q(min_error[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \min_error_reg[10] 
       (.C(\slv_reg0_reg_n_0_[1] ),
        .CE(1'b1),
        .D(slv_reg11[26]),
        .Q(min_error[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \min_error_reg[11] 
       (.C(\slv_reg0_reg_n_0_[1] ),
        .CE(1'b1),
        .D(slv_reg11[27]),
        .Q(min_error[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \min_error_reg[12] 
       (.C(\slv_reg0_reg_n_0_[1] ),
        .CE(1'b1),
        .D(slv_reg11[28]),
        .Q(min_error[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \min_error_reg[13] 
       (.C(\slv_reg0_reg_n_0_[1] ),
        .CE(1'b1),
        .D(slv_reg11[29]),
        .Q(min_error[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \min_error_reg[14] 
       (.C(\slv_reg0_reg_n_0_[1] ),
        .CE(1'b1),
        .D(slv_reg11[30]),
        .Q(min_error[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \min_error_reg[15] 
       (.C(\slv_reg0_reg_n_0_[1] ),
        .CE(1'b1),
        .D(slv_reg11[31]),
        .Q(min_error[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \min_error_reg[1] 
       (.C(\slv_reg0_reg_n_0_[1] ),
        .CE(1'b1),
        .D(slv_reg11[17]),
        .Q(min_error[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \min_error_reg[2] 
       (.C(\slv_reg0_reg_n_0_[1] ),
        .CE(1'b1),
        .D(slv_reg11[18]),
        .Q(min_error[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \min_error_reg[3] 
       (.C(\slv_reg0_reg_n_0_[1] ),
        .CE(1'b1),
        .D(slv_reg11[19]),
        .Q(min_error[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \min_error_reg[4] 
       (.C(\slv_reg0_reg_n_0_[1] ),
        .CE(1'b1),
        .D(slv_reg11[20]),
        .Q(min_error[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \min_error_reg[5] 
       (.C(\slv_reg0_reg_n_0_[1] ),
        .CE(1'b1),
        .D(slv_reg11[21]),
        .Q(min_error[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \min_error_reg[6] 
       (.C(\slv_reg0_reg_n_0_[1] ),
        .CE(1'b1),
        .D(slv_reg11[22]),
        .Q(min_error[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \min_error_reg[7] 
       (.C(\slv_reg0_reg_n_0_[1] ),
        .CE(1'b1),
        .D(slv_reg11[23]),
        .Q(min_error[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \min_error_reg[8] 
       (.C(\slv_reg0_reg_n_0_[1] ),
        .CE(1'b1),
        .D(slv_reg11[24]),
        .Q(min_error[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \min_error_reg[9] 
       (.C(\slv_reg0_reg_n_0_[1] ),
        .CE(1'b1),
        .D(slv_reg11[25]),
        .Q(min_error[9]),
        .R(1'b0));
  design_1_neural_network_control nn_control
       (.ARG__7(eta_s),
        .D({slv_reg7,slv_reg8[31:23],slv_reg8[15:6],slv_reg8[4:0]}),
        .Q(axi_araddr),
        .\State_reg[1]_i_2_0 (min_error),
        .\State_reg[1]_i_31_0 (max_epoch_num),
        .\axi_araddr_reg[2] ({nn_control_n_4,nn_control_n_5,nn_control_n_6,nn_control_n_7,nn_control_n_8,nn_control_n_9,nn_control_n_10,nn_control_n_11,nn_control_n_12,nn_control_n_13,nn_control_n_14,nn_control_n_15,nn_control_n_16,nn_control_n_17,nn_control_n_18,nn_control_n_19,nn_control_n_20,nn_control_n_21,nn_control_n_22,nn_control_n_23,nn_control_n_24,nn_control_n_25,nn_control_n_26,nn_control_n_27,nn_control_n_28,nn_control_n_29,nn_control_n_30,nn_control_n_31,nn_control_n_32,nn_control_n_33,nn_control_n_34,nn_control_n_35}),
        .\axi_rdata_reg[0] (\reg_data_out_reg[1]_i_4_n_0 ),
        .\axi_rdata_reg[10] (\reg_data_out_reg[10]_i_2_n_0 ),
        .\axi_rdata_reg[11] (\reg_data_out_reg[11]_i_3_n_0 ),
        .\axi_rdata_reg[16] (\reg_data_out_reg[16]_i_3_n_0 ),
        .\axi_rdata_reg[22] (\reg_data_out_reg[23]_i_2_n_0 ),
        .\axi_rdata_reg[24] (\reg_data_out_reg[30]_i_2_n_0 ),
        .\axi_rdata_reg[2] (\reg_data_out_reg[2]_i_2_n_0 ),
        .\axi_rdata_reg[31] (\reg_data_out_reg[31]_i_5_n_0 ),
        .\axi_rdata_reg[3] (\reg_data_out_reg[3]_i_2_n_0 ),
        .\axi_rdata_reg[4] (\reg_data_out_reg[4]_i_2_n_0 ),
        .\axi_rdata_reg[5] (\reg_data_out_reg[5]_i_2_n_0 ),
        .\axi_rdata_reg[6] (\reg_data_out_reg[6]_i_2_n_0 ),
        .\axi_rdata_reg[7] (\reg_data_out_reg[7]_i_2_n_0 ),
        .\axi_rdata_reg[8] (\reg_data_out_reg[8]_i_2_n_0 ),
        .\axi_rdata_reg[8]_0 (\reg_data_out_reg[8]_i_3_n_0 ),
        .\axi_rdata_reg[9] (\reg_data_out_reg[9]_i_2_n_0 ),
        .\current_goals_reg[31]_0 (goals),
        .\current_input_reg[31]_0 (inputs),
        .done_learning_reg_0(slv_reg0),
        .init_ram(init_ram),
        .learn(learn),
        .\reg_data_out_reg[0]_i_1 (\reg_data_out_reg[0]_i_5_n_0 ),
        .\reg_data_out_reg[0]_i_2 (\reg_data_out_reg[0]_i_13_n_0 ),
        .\reg_data_out_reg[10]_i_1 (\reg_data_out_reg[10]_i_6_n_0 ),
        .\reg_data_out_reg[10]_i_3 (\reg_data_out_reg[10]_i_13_n_0 ),
        .\reg_data_out_reg[11]_i_1 (\reg_data_out_reg[11]_i_7_n_0 ),
        .\reg_data_out_reg[11]_i_4 (\reg_data_out_reg[11]_i_14_n_0 ),
        .\reg_data_out_reg[12]_i_1 (\reg_data_out_reg[12]_i_4_n_0 ),
        .\reg_data_out_reg[12]_i_2 (\reg_data_out_reg[12]_i_11_n_0 ),
        .\reg_data_out_reg[13]_i_1 (\reg_data_out_reg[13]_i_8_n_0 ),
        .\reg_data_out_reg[13]_i_1_0 (\reg_data_out_reg[13]_i_4_n_0 ),
        .\reg_data_out_reg[13]_i_2 (\reg_data_out_reg[13]_i_12_n_0 ),
        .\reg_data_out_reg[14]_i_1 (\reg_data_out_reg[14]_i_8_n_0 ),
        .\reg_data_out_reg[14]_i_4 (\reg_data_out_reg[14]_i_12_n_0 ),
        .\reg_data_out_reg[15]_i_1 (\reg_data_out_reg[15]_i_5_n_0 ),
        .\reg_data_out_reg[15]_i_2 (\reg_data_out_reg[15]_i_12_n_0 ),
        .\reg_data_out_reg[16]_i_1 (\reg_data_out_reg[16]_i_5_n_0 ),
        .\reg_data_out_reg[16]_i_2 (\reg_data_out_reg[16]_i_12_n_0 ),
        .\reg_data_out_reg[17]_i_1 (\reg_data_out_reg[17]_i_9_n_0 ),
        .\reg_data_out_reg[17]_i_1_0 (\reg_data_out_reg[17]_i_10_n_0 ),
        .\reg_data_out_reg[17]_i_4 (\reg_data_out_reg[17]_i_14_n_0 ),
        .\reg_data_out_reg[18]_i_1 (\reg_data_out_reg[18]_i_7_n_0 ),
        .\reg_data_out_reg[18]_i_2 (\reg_data_out_reg[17]_i_7_n_0 ),
        .\reg_data_out_reg[18]_i_2_0 (\reg_data_out_reg[18]_i_9_n_0 ),
        .\reg_data_out_reg[18]_i_3 (\reg_data_out_reg[18]_i_13_n_0 ),
        .\reg_data_out_reg[19]_i_1 (\reg_data_out_reg[19]_i_7_n_0 ),
        .\reg_data_out_reg[19]_i_2 (\reg_data_out_reg[19]_i_9_n_0 ),
        .\reg_data_out_reg[19]_i_3 (\reg_data_out_reg[19]_i_13_n_0 ),
        .\reg_data_out_reg[1]_i_1 (\reg_data_out_reg[30]_i_10_n_0 ),
        .\reg_data_out_reg[1]_i_1_0 (\reg_data_out_reg[1]_i_7_n_0 ),
        .\reg_data_out_reg[1]_i_3 (\reg_data_out_reg[1]_i_15_n_0 ),
        .\reg_data_out_reg[20]_i_1 (\reg_data_out_reg[20]_i_5_n_0 ),
        .\reg_data_out_reg[20]_i_1_0 (\reg_data_out_reg[20]_i_8_n_0 ),
        .\reg_data_out_reg[20]_i_2 (\reg_data_out_reg[20]_i_10_n_0 ),
        .\reg_data_out_reg[20]_i_3 (\reg_data_out_reg[20]_i_14_n_0 ),
        .\reg_data_out_reg[21]_i_1 (\reg_data_out_reg[21]_i_8_n_0 ),
        .\reg_data_out_reg[21]_i_3 (\reg_data_out_reg[21]_i_10_n_0 ),
        .\reg_data_out_reg[21]_i_4 (\reg_data_out_reg[21]_i_13_n_0 ),
        .\reg_data_out_reg[22]_i_1 (\reg_data_out_reg[22]_i_7_n_0 ),
        .\reg_data_out_reg[22]_i_2 (\axi_araddr_reg[6]_rep__0_n_0 ),
        .\reg_data_out_reg[22]_i_2_0 (\axi_araddr_reg[4]_rep_n_0 ),
        .\reg_data_out_reg[22]_i_2_1 (\axi_araddr_reg[4]_rep__0_n_0 ),
        .\reg_data_out_reg[22]_i_3 (\reg_data_out_reg[22]_i_13_n_0 ),
        .\reg_data_out_reg[22]_i_4 (\reg_data_out_reg[22]_i_15_n_0 ),
        .\reg_data_out_reg[23]_i_1 (\reg_data_out_reg[23]_i_5_n_0 ),
        .\reg_data_out_reg[23]_i_3 (\reg_data_out_reg[23]_i_12_n_0 ),
        .\reg_data_out_reg[23]_i_4 (\reg_data_out_reg[23]_i_16_n_0 ),
        .\reg_data_out_reg[23]_i_9 (\axi_araddr_reg[6]_rep_n_0 ),
        .\reg_data_out_reg[24]_i_1 (\reg_data_out_reg[24]_i_8_n_0 ),
        .\reg_data_out_reg[24]_i_1_0 (\reg_data_out_reg[24]_i_9_n_0 ),
        .\reg_data_out_reg[24]_i_1_1 (\reg_data_out_reg[24]_i_10_n_0 ),
        .\reg_data_out_reg[25]_i_3 (\reg_data_out_reg[25]_i_7_n_0 ),
        .\reg_data_out_reg[25]_i_5 (\reg_data_out_reg[25]_i_13_n_0 ),
        .\reg_data_out_reg[26]_i_1 (\reg_data_out_reg[26]_i_7_n_0 ),
        .\reg_data_out_reg[26]_i_4 (\reg_data_out_reg[26]_i_13_n_0 ),
        .\reg_data_out_reg[27]_i_3 (\reg_data_out_reg[27]_i_7_n_0 ),
        .\reg_data_out_reg[27]_i_5 (\reg_data_out_reg[27]_i_13_n_0 ),
        .\reg_data_out_reg[28]_i_1 (\reg_data_out_reg[28]_i_7_n_0 ),
        .\reg_data_out_reg[28]_i_4 (\reg_data_out_reg[28]_i_13_n_0 ),
        .\reg_data_out_reg[29]_i_1 (\reg_data_out_reg[29]_i_6_n_0 ),
        .\reg_data_out_reg[29]_i_2 (\reg_data_out_reg[29]_i_13_n_0 ),
        .\reg_data_out_reg[2]_i_1 (\reg_data_out_reg[2]_i_6_n_0 ),
        .\reg_data_out_reg[2]_i_3 (\reg_data_out_reg[2]_i_12_n_0 ),
        .\reg_data_out_reg[30]_i_1 (\reg_data_out_reg[30]_i_7_n_0 ),
        .\reg_data_out_reg[30]_i_1_0 (\reg_data_out_reg[30]_i_8_n_0 ),
        .\reg_data_out_reg[30]_i_1_1 (\reg_data_out_reg[30]_i_11_n_0 ),
        .\reg_data_out_reg[30]_i_5 (\reg_data_out_reg[30]_i_17_n_0 ),
        .\reg_data_out_reg[31]_i_1 ({slv_reg14[31:21],slv_reg14[19:14],slv_reg14[12:0]}),
        .\reg_data_out_reg[31]_i_1_0 ({slv_reg1[31:12],slv_reg3,slv_reg4[1:0]}),
        .\reg_data_out_reg[31]_i_1_1 (\reg_data_out_reg[31]_i_7_n_0 ),
        .\reg_data_out_reg[31]_i_1_2 (\reg_data_out_reg[31]_i_15_n_0 ),
        .\reg_data_out_reg[31]_i_3 (slv_reg15),
        .\reg_data_out_reg[31]_i_3_0 ({slv_reg11[31:21],slv_reg11[19:14],slv_reg11[12:0]}),
        .\reg_data_out_reg[31]_i_4 ({slv_reg13[31:23],slv_reg13[15:6],slv_reg13[4:0]}),
        .\reg_data_out_reg[31]_i_6 (slv_reg19),
        .\reg_data_out_reg[3]_i_1 (\reg_data_out_reg[3]_i_6_n_0 ),
        .\reg_data_out_reg[3]_i_3 (\reg_data_out_reg[3]_i_12_n_0 ),
        .\reg_data_out_reg[4]_i_1 (\reg_data_out_reg[4]_i_6_n_0 ),
        .\reg_data_out_reg[4]_i_3 (\reg_data_out_reg[4]_i_12_n_0 ),
        .\reg_data_out_reg[5]_i_1 (\reg_data_out_reg[5]_i_9_n_0 ),
        .\reg_data_out_reg[5]_i_1_0 (\reg_data_out_reg[5]_i_6_n_0 ),
        .\reg_data_out_reg[5]_i_3 (\reg_data_out_reg[5]_i_13_n_0 ),
        .\reg_data_out_reg[6]_i_1 (\reg_data_out_reg[6]_i_6_n_0 ),
        .\reg_data_out_reg[6]_i_3 (\reg_data_out_reg[6]_i_12_n_0 ),
        .\reg_data_out_reg[7]_i_1 (\reg_data_out_reg[7]_i_6_n_0 ),
        .\reg_data_out_reg[7]_i_3 (\reg_data_out_reg[7]_i_12_n_0 ),
        .\reg_data_out_reg[8]_i_1 (\axi_araddr_reg[6]_rep__1_n_0 ),
        .\reg_data_out_reg[8]_i_1_0 (\reg_data_out_reg[8]_i_8_n_0 ),
        .\reg_data_out_reg[9]_i_1 (\reg_data_out_reg[9]_i_6_n_0 ),
        .\reg_data_out_reg[9]_i_3 (\reg_data_out_reg[9]_i_12_n_0 ),
        .s00_axi_aclk(s00_axi_aclk),
        .sw(sw),
        .\total_error_reg[6]_0 ({nn_control_n_0,nn_control_n_1,nn_control_n_2,nn_control_n_3}));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \reg_data_out_reg[0] 
       (.CLR(1'b0),
        .D(nn_control_n_35),
        .G(\reg_data_out_reg[1]_i_2_n_0 ),
        .GE(1'b1),
        .Q(reg_data_out[0]));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \reg_data_out_reg[0]_i_11 
       (.I0(slv_reg20[0]),
        .I1(axi_araddr[4]),
        .I2(slv_reg16[0]),
        .I3(axi_araddr[6]),
        .I4(slv_reg0),
        .O(\reg_data_out_reg[0]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_data_out_reg[0]_i_12 
       (.I0(slv_reg22[0]),
        .I1(slv_reg6[0]),
        .I2(axi_araddr[4]),
        .I3(slv_reg18[0]),
        .I4(axi_araddr[6]),
        .I5(slv_reg2[0]),
        .O(\reg_data_out_reg[0]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_data_out_reg[0]_i_13 
       (.I0(slv_reg21[0]),
        .I1(slv_reg5[0]),
        .I2(axi_araddr[4]),
        .I3(slv_reg17[0]),
        .I4(axi_araddr[6]),
        .I5(slv_reg1[0]),
        .O(\reg_data_out_reg[0]_i_13_n_0 ));
  MUXF7 \reg_data_out_reg[0]_i_5 
       (.I0(\reg_data_out_reg[0]_i_11_n_0 ),
        .I1(\reg_data_out_reg[0]_i_12_n_0 ),
        .O(\reg_data_out_reg[0]_i_5_n_0 ),
        .S(axi_araddr[3]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \reg_data_out_reg[10] 
       (.CLR(1'b0),
        .D(nn_control_n_25),
        .G(\reg_data_out_reg[11]_i_2_n_0 ),
        .GE(1'b1),
        .Q(reg_data_out[10]));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \reg_data_out_reg[10]_i_11 
       (.I0(slv_reg20[10]),
        .I1(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I2(slv_reg16[10]),
        .I3(\axi_araddr_reg[6]_rep__1_n_0 ),
        .I4(\slv_reg0_reg_n_0_[10] ),
        .O(\reg_data_out_reg[10]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_data_out_reg[10]_i_12 
       (.I0(slv_reg22[10]),
        .I1(slv_reg6[10]),
        .I2(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I3(slv_reg18[10]),
        .I4(\axi_araddr_reg[6]_rep__1_n_0 ),
        .I5(slv_reg2[10]),
        .O(\reg_data_out_reg[10]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \reg_data_out_reg[10]_i_13 
       (.I0(slv_reg21[10]),
        .I1(slv_reg5[10]),
        .I2(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I3(\axi_araddr_reg[6]_rep__1_n_0 ),
        .I4(slv_reg17[10]),
        .O(\reg_data_out_reg[10]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h0000020C00000200)) 
    \reg_data_out_reg[10]_i_2 
       (.I0(slv_reg1[10]),
        .I1(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I2(\axi_araddr_reg[6]_rep__1_n_0 ),
        .I3(axi_araddr[2]),
        .I4(axi_araddr[3]),
        .I5(slv_reg4[10]),
        .O(\reg_data_out_reg[10]_i_2_n_0 ));
  MUXF7 \reg_data_out_reg[10]_i_6 
       (.I0(\reg_data_out_reg[10]_i_11_n_0 ),
        .I1(\reg_data_out_reg[10]_i_12_n_0 ),
        .O(\reg_data_out_reg[10]_i_6_n_0 ),
        .S(axi_araddr[3]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \reg_data_out_reg[11] 
       (.CLR(1'b0),
        .D(nn_control_n_24),
        .G(\reg_data_out_reg[11]_i_2_n_0 ),
        .GE(1'b1),
        .Q(reg_data_out[11]));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \reg_data_out_reg[11]_i_12 
       (.I0(slv_reg20[11]),
        .I1(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I2(slv_reg16[11]),
        .I3(\axi_araddr_reg[6]_rep__1_n_0 ),
        .I4(\slv_reg0_reg_n_0_[11] ),
        .O(\reg_data_out_reg[11]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_data_out_reg[11]_i_13 
       (.I0(slv_reg22[11]),
        .I1(slv_reg6[11]),
        .I2(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I3(slv_reg18[11]),
        .I4(\axi_araddr_reg[6]_rep__1_n_0 ),
        .I5(slv_reg2[11]),
        .O(\reg_data_out_reg[11]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \reg_data_out_reg[11]_i_14 
       (.I0(slv_reg21[11]),
        .I1(slv_reg5[11]),
        .I2(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I3(\axi_araddr_reg[6]_rep__1_n_0 ),
        .I4(slv_reg17[11]),
        .O(\reg_data_out_reg[11]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT5 #(
    .INIT(32'hFFFFFDF7)) 
    \reg_data_out_reg[11]_i_2 
       (.I0(axi_araddr[5]),
        .I1(axi_araddr[4]),
        .I2(\axi_araddr_reg[6]_rep__1_n_0 ),
        .I3(axi_araddr[2]),
        .I4(axi_araddr[3]),
        .O(\reg_data_out_reg[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000030800000008)) 
    \reg_data_out_reg[11]_i_3 
       (.I0(slv_reg4[11]),
        .I1(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I2(axi_araddr[3]),
        .I3(axi_araddr[2]),
        .I4(\axi_araddr_reg[6]_rep__1_n_0 ),
        .I5(slv_reg1[11]),
        .O(\reg_data_out_reg[11]_i_3_n_0 ));
  MUXF7 \reg_data_out_reg[11]_i_7 
       (.I0(\reg_data_out_reg[11]_i_12_n_0 ),
        .I1(\reg_data_out_reg[11]_i_13_n_0 ),
        .O(\reg_data_out_reg[11]_i_7_n_0 ),
        .S(axi_araddr[3]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \reg_data_out_reg[12] 
       (.CLR(1'b0),
        .D(nn_control_n_23),
        .G(\reg_data_out_reg[31]_i_2_n_0 ),
        .GE(1'b1),
        .Q(reg_data_out[12]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_data_out_reg[12]_i_10 
       (.I0(slv_reg22[12]),
        .I1(slv_reg6[12]),
        .I2(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I3(slv_reg18[12]),
        .I4(\axi_araddr_reg[6]_rep_n_0 ),
        .I5(slv_reg2[12]),
        .O(\reg_data_out_reg[12]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \reg_data_out_reg[12]_i_11 
       (.I0(slv_reg21[12]),
        .I1(slv_reg5[12]),
        .I2(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I3(\axi_araddr_reg[6]_rep_n_0 ),
        .I4(slv_reg17[12]),
        .O(\reg_data_out_reg[12]_i_11_n_0 ));
  MUXF7 \reg_data_out_reg[12]_i_4 
       (.I0(\reg_data_out_reg[12]_i_9_n_0 ),
        .I1(\reg_data_out_reg[12]_i_10_n_0 ),
        .O(\reg_data_out_reg[12]_i_4_n_0 ),
        .S(axi_araddr[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_data_out_reg[12]_i_9 
       (.I0(slv_reg20[12]),
        .I1(slv_reg4[12]),
        .I2(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I3(slv_reg16[12]),
        .I4(\axi_araddr_reg[6]_rep_n_0 ),
        .I5(\slv_reg0_reg_n_0_[12] ),
        .O(\reg_data_out_reg[12]_i_9_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \reg_data_out_reg[13] 
       (.CLR(1'b0),
        .D(nn_control_n_22),
        .G(\reg_data_out_reg[31]_i_2_n_0 ),
        .GE(1'b1),
        .Q(reg_data_out[13]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_data_out_reg[13]_i_10 
       (.I0(slv_reg20[13]),
        .I1(slv_reg4[13]),
        .I2(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I3(slv_reg16[13]),
        .I4(\axi_araddr_reg[6]_rep_n_0 ),
        .I5(\slv_reg0_reg_n_0_[13] ),
        .O(\reg_data_out_reg[13]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_data_out_reg[13]_i_11 
       (.I0(slv_reg22[13]),
        .I1(slv_reg6[13]),
        .I2(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I3(slv_reg18[13]),
        .I4(\axi_araddr_reg[6]_rep_n_0 ),
        .I5(slv_reg2[13]),
        .O(\reg_data_out_reg[13]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \reg_data_out_reg[13]_i_12 
       (.I0(slv_reg21[13]),
        .I1(slv_reg5[13]),
        .I2(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I3(\axi_araddr_reg[6]_rep_n_0 ),
        .I4(slv_reg17[13]),
        .O(\reg_data_out_reg[13]_i_12_n_0 ));
  MUXF7 \reg_data_out_reg[13]_i_4 
       (.I0(\reg_data_out_reg[13]_i_10_n_0 ),
        .I1(\reg_data_out_reg[13]_i_11_n_0 ),
        .O(\reg_data_out_reg[13]_i_4_n_0 ),
        .S(axi_araddr[3]));
  LUT6 #(
    .INIT(64'h00080F0000080000)) 
    \reg_data_out_reg[13]_i_8 
       (.I0(axi_araddr[3]),
        .I1(slv_reg14[13]),
        .I2(\axi_araddr_reg[6]_rep_n_0 ),
        .I3(axi_araddr[2]),
        .I4(\axi_araddr_reg[4]_rep_n_0 ),
        .I5(slv_reg11[13]),
        .O(\reg_data_out_reg[13]_i_8_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \reg_data_out_reg[14] 
       (.CLR(1'b0),
        .D(nn_control_n_21),
        .G(\reg_data_out_reg[31]_i_2_n_0 ),
        .GE(1'b1),
        .Q(reg_data_out[14]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_data_out_reg[14]_i_10 
       (.I0(slv_reg20[14]),
        .I1(slv_reg4[14]),
        .I2(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I3(slv_reg16[14]),
        .I4(\axi_araddr_reg[6]_rep_n_0 ),
        .I5(\slv_reg0_reg_n_0_[14] ),
        .O(\reg_data_out_reg[14]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_data_out_reg[14]_i_11 
       (.I0(slv_reg22[14]),
        .I1(slv_reg6[14]),
        .I2(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I3(slv_reg18[14]),
        .I4(\axi_araddr_reg[6]_rep_n_0 ),
        .I5(slv_reg2[14]),
        .O(\reg_data_out_reg[14]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \reg_data_out_reg[14]_i_12 
       (.I0(slv_reg21[14]),
        .I1(slv_reg5[14]),
        .I2(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I3(\axi_araddr_reg[6]_rep_n_0 ),
        .I4(slv_reg17[14]),
        .O(\reg_data_out_reg[14]_i_12_n_0 ));
  MUXF7 \reg_data_out_reg[14]_i_8 
       (.I0(\reg_data_out_reg[14]_i_10_n_0 ),
        .I1(\reg_data_out_reg[14]_i_11_n_0 ),
        .O(\reg_data_out_reg[14]_i_8_n_0 ),
        .S(axi_araddr[3]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \reg_data_out_reg[15] 
       (.CLR(1'b0),
        .D(nn_control_n_20),
        .G(\reg_data_out_reg[31]_i_2_n_0 ),
        .GE(1'b1),
        .Q(reg_data_out[15]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_data_out_reg[15]_i_10 
       (.I0(slv_reg20[15]),
        .I1(slv_reg4[15]),
        .I2(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I3(slv_reg16[15]),
        .I4(\axi_araddr_reg[6]_rep_n_0 ),
        .I5(\slv_reg0_reg_n_0_[15] ),
        .O(\reg_data_out_reg[15]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_data_out_reg[15]_i_11 
       (.I0(slv_reg22[15]),
        .I1(slv_reg6[15]),
        .I2(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I3(slv_reg18[15]),
        .I4(\axi_araddr_reg[6]_rep_n_0 ),
        .I5(slv_reg2[15]),
        .O(\reg_data_out_reg[15]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \reg_data_out_reg[15]_i_12 
       (.I0(slv_reg21[15]),
        .I1(slv_reg5[15]),
        .I2(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I3(\axi_araddr_reg[6]_rep_n_0 ),
        .I4(slv_reg17[15]),
        .O(\reg_data_out_reg[15]_i_12_n_0 ));
  MUXF7 \reg_data_out_reg[15]_i_5 
       (.I0(\reg_data_out_reg[15]_i_10_n_0 ),
        .I1(\reg_data_out_reg[15]_i_11_n_0 ),
        .O(\reg_data_out_reg[15]_i_5_n_0 ),
        .S(axi_araddr[3]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \reg_data_out_reg[16] 
       (.CLR(1'b0),
        .D(nn_control_n_19),
        .G(\reg_data_out_reg[31]_i_2_n_0 ),
        .GE(1'b1),
        .Q(reg_data_out[16]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_data_out_reg[16]_i_10 
       (.I0(slv_reg20[16]),
        .I1(slv_reg4[16]),
        .I2(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I3(slv_reg16[16]),
        .I4(\axi_araddr_reg[6]_rep_n_0 ),
        .I5(p_1_in[0]),
        .O(\reg_data_out_reg[16]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_data_out_reg[16]_i_11 
       (.I0(slv_reg22[16]),
        .I1(slv_reg6[16]),
        .I2(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I3(slv_reg18[16]),
        .I4(\axi_araddr_reg[6]_rep_n_0 ),
        .I5(slv_reg2[16]),
        .O(\reg_data_out_reg[16]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \reg_data_out_reg[16]_i_12 
       (.I0(slv_reg21[16]),
        .I1(slv_reg5[16]),
        .I2(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I3(\axi_araddr_reg[6]_rep_n_0 ),
        .I4(slv_reg17[16]),
        .O(\reg_data_out_reg[16]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h008000AA00800080)) 
    \reg_data_out_reg[16]_i_3 
       (.I0(\reg_data_out_reg[30]_i_10_n_0 ),
        .I1(slv_reg13[16]),
        .I2(axi_araddr[2]),
        .I3(\axi_araddr_reg[6]_rep_n_0 ),
        .I4(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I5(slv_reg8[16]),
        .O(\reg_data_out_reg[16]_i_3_n_0 ));
  MUXF7 \reg_data_out_reg[16]_i_5 
       (.I0(\reg_data_out_reg[16]_i_10_n_0 ),
        .I1(\reg_data_out_reg[16]_i_11_n_0 ),
        .O(\reg_data_out_reg[16]_i_5_n_0 ),
        .S(axi_araddr[3]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \reg_data_out_reg[17] 
       (.CLR(1'b0),
        .D(nn_control_n_18),
        .G(\reg_data_out_reg[31]_i_2_n_0 ),
        .GE(1'b1),
        .Q(reg_data_out[17]));
  MUXF7 \reg_data_out_reg[17]_i_10 
       (.I0(\reg_data_out_reg[17]_i_12_n_0 ),
        .I1(\reg_data_out_reg[17]_i_13_n_0 ),
        .O(\reg_data_out_reg[17]_i_10_n_0 ),
        .S(axi_araddr[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_data_out_reg[17]_i_12 
       (.I0(slv_reg20[17]),
        .I1(slv_reg4[17]),
        .I2(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I3(slv_reg16[17]),
        .I4(\axi_araddr_reg[6]_rep_n_0 ),
        .I5(p_1_in[1]),
        .O(\reg_data_out_reg[17]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_data_out_reg[17]_i_13 
       (.I0(slv_reg22[17]),
        .I1(slv_reg6[17]),
        .I2(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I3(slv_reg18[17]),
        .I4(\axi_araddr_reg[6]_rep_n_0 ),
        .I5(slv_reg2[17]),
        .O(\reg_data_out_reg[17]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \reg_data_out_reg[17]_i_14 
       (.I0(slv_reg21[17]),
        .I1(slv_reg5[17]),
        .I2(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I3(\axi_araddr_reg[6]_rep_n_0 ),
        .I4(slv_reg17[17]),
        .O(\reg_data_out_reg[17]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \reg_data_out_reg[17]_i_7 
       (.I0(axi_araddr[3]),
        .I1(axi_araddr[2]),
        .O(\reg_data_out_reg[17]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0040005500400040)) 
    \reg_data_out_reg[17]_i_9 
       (.I0(axi_araddr[3]),
        .I1(slv_reg13[17]),
        .I2(axi_araddr[2]),
        .I3(\axi_araddr_reg[6]_rep__0_n_0 ),
        .I4(\axi_araddr_reg[4]_rep_n_0 ),
        .I5(slv_reg8[17]),
        .O(\reg_data_out_reg[17]_i_9_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \reg_data_out_reg[18] 
       (.CLR(1'b0),
        .D(nn_control_n_17),
        .G(\reg_data_out_reg[31]_i_2_n_0 ),
        .GE(1'b1),
        .Q(reg_data_out[18]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_data_out_reg[18]_i_11 
       (.I0(slv_reg20[18]),
        .I1(slv_reg4[18]),
        .I2(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I3(slv_reg16[18]),
        .I4(\axi_araddr_reg[6]_rep_n_0 ),
        .I5(p_1_in[2]),
        .O(\reg_data_out_reg[18]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_data_out_reg[18]_i_12 
       (.I0(slv_reg22[18]),
        .I1(slv_reg6[18]),
        .I2(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I3(slv_reg18[18]),
        .I4(\axi_araddr_reg[6]_rep_n_0 ),
        .I5(slv_reg2[18]),
        .O(\reg_data_out_reg[18]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \reg_data_out_reg[18]_i_13 
       (.I0(slv_reg21[18]),
        .I1(slv_reg5[18]),
        .I2(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I3(\axi_araddr_reg[6]_rep_n_0 ),
        .I4(slv_reg17[18]),
        .O(\reg_data_out_reg[18]_i_13_n_0 ));
  MUXF7 \reg_data_out_reg[18]_i_7 
       (.I0(\reg_data_out_reg[18]_i_11_n_0 ),
        .I1(\reg_data_out_reg[18]_i_12_n_0 ),
        .O(\reg_data_out_reg[18]_i_7_n_0 ),
        .S(axi_araddr[3]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT5 #(
    .INIT(32'h0F040404)) 
    \reg_data_out_reg[18]_i_9 
       (.I0(\axi_araddr_reg[4]_rep_n_0 ),
        .I1(slv_reg8[18]),
        .I2(\axi_araddr_reg[6]_rep__0_n_0 ),
        .I3(axi_araddr[2]),
        .I4(slv_reg13[18]),
        .O(\reg_data_out_reg[18]_i_9_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \reg_data_out_reg[19] 
       (.CLR(1'b0),
        .D(nn_control_n_16),
        .G(\reg_data_out_reg[31]_i_2_n_0 ),
        .GE(1'b1),
        .Q(reg_data_out[19]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_data_out_reg[19]_i_11 
       (.I0(slv_reg20[19]),
        .I1(slv_reg4[19]),
        .I2(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I3(slv_reg16[19]),
        .I4(\axi_araddr_reg[6]_rep_n_0 ),
        .I5(p_1_in[3]),
        .O(\reg_data_out_reg[19]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_data_out_reg[19]_i_12 
       (.I0(slv_reg22[19]),
        .I1(slv_reg6[19]),
        .I2(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I3(slv_reg18[19]),
        .I4(\axi_araddr_reg[6]_rep_n_0 ),
        .I5(slv_reg2[19]),
        .O(\reg_data_out_reg[19]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \reg_data_out_reg[19]_i_13 
       (.I0(slv_reg21[19]),
        .I1(slv_reg5[19]),
        .I2(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I3(\axi_araddr_reg[6]_rep_n_0 ),
        .I4(slv_reg17[19]),
        .O(\reg_data_out_reg[19]_i_13_n_0 ));
  MUXF7 \reg_data_out_reg[19]_i_7 
       (.I0(\reg_data_out_reg[19]_i_11_n_0 ),
        .I1(\reg_data_out_reg[19]_i_12_n_0 ),
        .O(\reg_data_out_reg[19]_i_7_n_0 ),
        .S(axi_araddr[3]));
  LUT5 #(
    .INIT(32'h0F040404)) 
    \reg_data_out_reg[19]_i_9 
       (.I0(\axi_araddr_reg[4]_rep_n_0 ),
        .I1(slv_reg8[19]),
        .I2(\axi_araddr_reg[6]_rep__0_n_0 ),
        .I3(axi_araddr[2]),
        .I4(slv_reg13[19]),
        .O(\reg_data_out_reg[19]_i_9_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \reg_data_out_reg[1] 
       (.CLR(1'b0),
        .D(nn_control_n_34),
        .G(\reg_data_out_reg[1]_i_2_n_0 ),
        .GE(1'b1),
        .Q(reg_data_out[1]));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \reg_data_out_reg[1]_i_13 
       (.I0(slv_reg20[1]),
        .I1(axi_araddr[4]),
        .I2(slv_reg16[1]),
        .I3(axi_araddr[6]),
        .I4(\slv_reg0_reg_n_0_[1] ),
        .O(\reg_data_out_reg[1]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_data_out_reg[1]_i_14 
       (.I0(slv_reg22[1]),
        .I1(slv_reg6[1]),
        .I2(axi_araddr[4]),
        .I3(slv_reg18[1]),
        .I4(axi_araddr[6]),
        .I5(slv_reg2[1]),
        .O(\reg_data_out_reg[1]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_data_out_reg[1]_i_15 
       (.I0(slv_reg21[1]),
        .I1(slv_reg5[1]),
        .I2(axi_araddr[4]),
        .I3(slv_reg17[1]),
        .I4(axi_araddr[6]),
        .I5(slv_reg1[1]),
        .O(\reg_data_out_reg[1]_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT5 #(
    .INIT(32'hFEFFFFFF)) 
    \reg_data_out_reg[1]_i_2 
       (.I0(axi_araddr[3]),
        .I1(axi_araddr[2]),
        .I2(axi_araddr[6]),
        .I3(axi_araddr[4]),
        .I4(axi_araddr[5]),
        .O(\reg_data_out_reg[1]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFFFD)) 
    \reg_data_out_reg[1]_i_4 
       (.I0(axi_araddr[4]),
        .I1(axi_araddr[6]),
        .I2(axi_araddr[2]),
        .I3(axi_araddr[3]),
        .O(\reg_data_out_reg[1]_i_4_n_0 ));
  MUXF7 \reg_data_out_reg[1]_i_7 
       (.I0(\reg_data_out_reg[1]_i_13_n_0 ),
        .I1(\reg_data_out_reg[1]_i_14_n_0 ),
        .O(\reg_data_out_reg[1]_i_7_n_0 ),
        .S(axi_araddr[3]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \reg_data_out_reg[20] 
       (.CLR(1'b0),
        .D(nn_control_n_15),
        .G(\reg_data_out_reg[31]_i_2_n_0 ),
        .GE(1'b1),
        .Q(reg_data_out[20]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT5 #(
    .INIT(32'h0F040404)) 
    \reg_data_out_reg[20]_i_10 
       (.I0(\axi_araddr_reg[4]_rep_n_0 ),
        .I1(slv_reg8[20]),
        .I2(\axi_araddr_reg[6]_rep_n_0 ),
        .I3(axi_araddr[2]),
        .I4(slv_reg13[20]),
        .O(\reg_data_out_reg[20]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_data_out_reg[20]_i_12 
       (.I0(slv_reg20[20]),
        .I1(slv_reg4[20]),
        .I2(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I3(slv_reg16[20]),
        .I4(\axi_araddr_reg[6]_rep_n_0 ),
        .I5(p_1_in[4]),
        .O(\reg_data_out_reg[20]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_data_out_reg[20]_i_13 
       (.I0(slv_reg22[20]),
        .I1(slv_reg6[20]),
        .I2(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I3(slv_reg18[20]),
        .I4(\axi_araddr_reg[6]_rep_n_0 ),
        .I5(slv_reg2[20]),
        .O(\reg_data_out_reg[20]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \reg_data_out_reg[20]_i_14 
       (.I0(slv_reg21[20]),
        .I1(slv_reg5[20]),
        .I2(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I3(\axi_araddr_reg[6]_rep_n_0 ),
        .I4(slv_reg17[20]),
        .O(\reg_data_out_reg[20]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h0000000030008888)) 
    \reg_data_out_reg[20]_i_5 
       (.I0(slv_reg11[20]),
        .I1(axi_araddr[2]),
        .I2(axi_araddr[3]),
        .I3(slv_reg14[20]),
        .I4(\axi_araddr_reg[4]_rep_n_0 ),
        .I5(\axi_araddr_reg[6]_rep_n_0 ),
        .O(\reg_data_out_reg[20]_i_5_n_0 ));
  MUXF7 \reg_data_out_reg[20]_i_8 
       (.I0(\reg_data_out_reg[20]_i_12_n_0 ),
        .I1(\reg_data_out_reg[20]_i_13_n_0 ),
        .O(\reg_data_out_reg[20]_i_8_n_0 ),
        .S(axi_araddr[3]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \reg_data_out_reg[21] 
       (.CLR(1'b0),
        .D(nn_control_n_14),
        .G(\reg_data_out_reg[31]_i_2_n_0 ),
        .GE(1'b1),
        .Q(reg_data_out[21]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT5 #(
    .INIT(32'h0F040404)) 
    \reg_data_out_reg[21]_i_10 
       (.I0(\axi_araddr_reg[4]_rep_n_0 ),
        .I1(slv_reg8[21]),
        .I2(\axi_araddr_reg[6]_rep__0_n_0 ),
        .I3(axi_araddr[2]),
        .I4(slv_reg13[21]),
        .O(\reg_data_out_reg[21]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_data_out_reg[21]_i_11 
       (.I0(slv_reg20[21]),
        .I1(slv_reg4[21]),
        .I2(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I3(slv_reg16[21]),
        .I4(\axi_araddr_reg[6]_rep_n_0 ),
        .I5(p_1_in[5]),
        .O(\reg_data_out_reg[21]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_data_out_reg[21]_i_12 
       (.I0(slv_reg22[21]),
        .I1(slv_reg6[21]),
        .I2(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I3(slv_reg18[21]),
        .I4(\axi_araddr_reg[6]_rep_n_0 ),
        .I5(slv_reg2[21]),
        .O(\reg_data_out_reg[21]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \reg_data_out_reg[21]_i_13 
       (.I0(slv_reg21[21]),
        .I1(slv_reg5[21]),
        .I2(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I3(\axi_araddr_reg[6]_rep_n_0 ),
        .I4(slv_reg17[21]),
        .O(\reg_data_out_reg[21]_i_13_n_0 ));
  MUXF7 \reg_data_out_reg[21]_i_8 
       (.I0(\reg_data_out_reg[21]_i_11_n_0 ),
        .I1(\reg_data_out_reg[21]_i_12_n_0 ),
        .O(\reg_data_out_reg[21]_i_8_n_0 ),
        .S(axi_araddr[3]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \reg_data_out_reg[22] 
       (.CLR(1'b0),
        .D(nn_control_n_13),
        .G(\reg_data_out_reg[31]_i_2_n_0 ),
        .GE(1'b1),
        .Q(reg_data_out[22]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_data_out_reg[22]_i_11 
       (.I0(slv_reg20[22]),
        .I1(slv_reg4[22]),
        .I2(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I3(slv_reg16[22]),
        .I4(\axi_araddr_reg[6]_rep_n_0 ),
        .I5(p_1_in[6]),
        .O(\reg_data_out_reg[22]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_data_out_reg[22]_i_12 
       (.I0(slv_reg22[22]),
        .I1(slv_reg6[22]),
        .I2(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I3(slv_reg18[22]),
        .I4(\axi_araddr_reg[6]_rep_n_0 ),
        .I5(slv_reg2[22]),
        .O(\reg_data_out_reg[22]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \reg_data_out_reg[22]_i_13 
       (.I0(slv_reg21[22]),
        .I1(slv_reg5[22]),
        .I2(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I3(\axi_araddr_reg[6]_rep_n_0 ),
        .I4(slv_reg17[22]),
        .O(\reg_data_out_reg[22]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT5 #(
    .INIT(32'h0F040404)) 
    \reg_data_out_reg[22]_i_15 
       (.I0(\axi_araddr_reg[4]_rep_n_0 ),
        .I1(slv_reg8[22]),
        .I2(\axi_araddr_reg[6]_rep__0_n_0 ),
        .I3(axi_araddr[2]),
        .I4(slv_reg13[22]),
        .O(\reg_data_out_reg[22]_i_15_n_0 ));
  MUXF7 \reg_data_out_reg[22]_i_7 
       (.I0(\reg_data_out_reg[22]_i_11_n_0 ),
        .I1(\reg_data_out_reg[22]_i_12_n_0 ),
        .O(\reg_data_out_reg[22]_i_7_n_0 ),
        .S(axi_araddr[3]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \reg_data_out_reg[23] 
       (.CLR(1'b0),
        .D(nn_control_n_12),
        .G(\reg_data_out_reg[31]_i_2_n_0 ),
        .GE(1'b1),
        .Q(reg_data_out[23]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_data_out_reg[23]_i_10 
       (.I0(slv_reg20[23]),
        .I1(slv_reg4[23]),
        .I2(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I3(slv_reg16[23]),
        .I4(\axi_araddr_reg[6]_rep_n_0 ),
        .I5(p_1_in[7]),
        .O(\reg_data_out_reg[23]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_data_out_reg[23]_i_11 
       (.I0(slv_reg22[23]),
        .I1(slv_reg6[23]),
        .I2(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I3(slv_reg18[23]),
        .I4(\axi_araddr_reg[6]_rep_n_0 ),
        .I5(slv_reg2[23]),
        .O(\reg_data_out_reg[23]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \reg_data_out_reg[23]_i_12 
       (.I0(slv_reg21[23]),
        .I1(slv_reg5[23]),
        .I2(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I3(\axi_araddr_reg[6]_rep_n_0 ),
        .I4(slv_reg17[23]),
        .O(\reg_data_out_reg[23]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \reg_data_out_reg[23]_i_16 
       (.I0(\axi_araddr_reg[6]_rep_n_0 ),
        .I1(axi_araddr[2]),
        .O(\reg_data_out_reg[23]_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT4 #(
    .INIT(16'hFFEF)) 
    \reg_data_out_reg[23]_i_2 
       (.I0(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I1(axi_araddr[3]),
        .I2(axi_araddr[2]),
        .I3(\axi_araddr_reg[6]_rep_n_0 ),
        .O(\reg_data_out_reg[23]_i_2_n_0 ));
  MUXF7 \reg_data_out_reg[23]_i_5 
       (.I0(\reg_data_out_reg[23]_i_10_n_0 ),
        .I1(\reg_data_out_reg[23]_i_11_n_0 ),
        .O(\reg_data_out_reg[23]_i_5_n_0 ),
        .S(axi_araddr[3]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \reg_data_out_reg[24] 
       (.CLR(1'b0),
        .D(nn_control_n_11),
        .G(\reg_data_out_reg[31]_i_2_n_0 ),
        .GE(1'b1),
        .Q(reg_data_out[24]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_data_out_reg[24]_i_10 
       (.I0(slv_reg22[24]),
        .I1(slv_reg6[24]),
        .I2(\axi_araddr_reg[4]_rep_n_0 ),
        .I3(slv_reg18[24]),
        .I4(\axi_araddr_reg[6]_rep__0_n_0 ),
        .I5(slv_reg2[24]),
        .O(\reg_data_out_reg[24]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_data_out_reg[24]_i_8 
       (.I0(slv_reg20[24]),
        .I1(slv_reg4[24]),
        .I2(\axi_araddr_reg[4]_rep_n_0 ),
        .I3(slv_reg16[24]),
        .I4(\axi_araddr_reg[6]_rep__0_n_0 ),
        .I5(p_1_in[8]),
        .O(\reg_data_out_reg[24]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \reg_data_out_reg[24]_i_9 
       (.I0(slv_reg21[24]),
        .I1(slv_reg5[24]),
        .I2(\axi_araddr_reg[4]_rep_n_0 ),
        .I3(\axi_araddr_reg[6]_rep__0_n_0 ),
        .I4(slv_reg17[24]),
        .O(\reg_data_out_reg[24]_i_9_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \reg_data_out_reg[25] 
       (.CLR(1'b0),
        .D(nn_control_n_10),
        .G(\reg_data_out_reg[31]_i_2_n_0 ),
        .GE(1'b1),
        .Q(reg_data_out[25]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_data_out_reg[25]_i_11 
       (.I0(slv_reg20[25]),
        .I1(slv_reg4[25]),
        .I2(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I3(slv_reg16[25]),
        .I4(\axi_araddr_reg[6]_rep_n_0 ),
        .I5(p_1_in[9]),
        .O(\reg_data_out_reg[25]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_data_out_reg[25]_i_12 
       (.I0(slv_reg22[25]),
        .I1(slv_reg6[25]),
        .I2(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I3(slv_reg18[25]),
        .I4(\axi_araddr_reg[6]_rep_n_0 ),
        .I5(slv_reg2[25]),
        .O(\reg_data_out_reg[25]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \reg_data_out_reg[25]_i_13 
       (.I0(slv_reg21[25]),
        .I1(slv_reg5[25]),
        .I2(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I3(\axi_araddr_reg[6]_rep_n_0 ),
        .I4(slv_reg17[25]),
        .O(\reg_data_out_reg[25]_i_13_n_0 ));
  MUXF7 \reg_data_out_reg[25]_i_7 
       (.I0(\reg_data_out_reg[25]_i_11_n_0 ),
        .I1(\reg_data_out_reg[25]_i_12_n_0 ),
        .O(\reg_data_out_reg[25]_i_7_n_0 ),
        .S(axi_araddr[3]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \reg_data_out_reg[26] 
       (.CLR(1'b0),
        .D(nn_control_n_9),
        .G(\reg_data_out_reg[31]_i_2_n_0 ),
        .GE(1'b1),
        .Q(reg_data_out[26]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_data_out_reg[26]_i_11 
       (.I0(slv_reg20[26]),
        .I1(slv_reg4[26]),
        .I2(\axi_araddr_reg[4]_rep_n_0 ),
        .I3(slv_reg16[26]),
        .I4(\axi_araddr_reg[6]_rep__0_n_0 ),
        .I5(p_1_in[10]),
        .O(\reg_data_out_reg[26]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_data_out_reg[26]_i_12 
       (.I0(slv_reg22[26]),
        .I1(slv_reg6[26]),
        .I2(\axi_araddr_reg[4]_rep_n_0 ),
        .I3(slv_reg18[26]),
        .I4(\axi_araddr_reg[6]_rep__0_n_0 ),
        .I5(slv_reg2[26]),
        .O(\reg_data_out_reg[26]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \reg_data_out_reg[26]_i_13 
       (.I0(slv_reg21[26]),
        .I1(slv_reg5[26]),
        .I2(\axi_araddr_reg[4]_rep_n_0 ),
        .I3(\axi_araddr_reg[6]_rep__0_n_0 ),
        .I4(slv_reg17[26]),
        .O(\reg_data_out_reg[26]_i_13_n_0 ));
  MUXF7 \reg_data_out_reg[26]_i_7 
       (.I0(\reg_data_out_reg[26]_i_11_n_0 ),
        .I1(\reg_data_out_reg[26]_i_12_n_0 ),
        .O(\reg_data_out_reg[26]_i_7_n_0 ),
        .S(axi_araddr[3]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \reg_data_out_reg[27] 
       (.CLR(1'b0),
        .D(nn_control_n_8),
        .G(\reg_data_out_reg[31]_i_2_n_0 ),
        .GE(1'b1),
        .Q(reg_data_out[27]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_data_out_reg[27]_i_11 
       (.I0(slv_reg20[27]),
        .I1(slv_reg4[27]),
        .I2(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I3(slv_reg16[27]),
        .I4(\axi_araddr_reg[6]_rep_n_0 ),
        .I5(p_1_in[11]),
        .O(\reg_data_out_reg[27]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_data_out_reg[27]_i_12 
       (.I0(slv_reg22[27]),
        .I1(slv_reg6[27]),
        .I2(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I3(slv_reg18[27]),
        .I4(\axi_araddr_reg[6]_rep_n_0 ),
        .I5(slv_reg2[27]),
        .O(\reg_data_out_reg[27]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \reg_data_out_reg[27]_i_13 
       (.I0(slv_reg21[27]),
        .I1(slv_reg5[27]),
        .I2(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I3(\axi_araddr_reg[6]_rep_n_0 ),
        .I4(slv_reg17[27]),
        .O(\reg_data_out_reg[27]_i_13_n_0 ));
  MUXF7 \reg_data_out_reg[27]_i_7 
       (.I0(\reg_data_out_reg[27]_i_11_n_0 ),
        .I1(\reg_data_out_reg[27]_i_12_n_0 ),
        .O(\reg_data_out_reg[27]_i_7_n_0 ),
        .S(axi_araddr[3]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \reg_data_out_reg[28] 
       (.CLR(1'b0),
        .D(nn_control_n_7),
        .G(\reg_data_out_reg[31]_i_2_n_0 ),
        .GE(1'b1),
        .Q(reg_data_out[28]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_data_out_reg[28]_i_11 
       (.I0(slv_reg20[28]),
        .I1(slv_reg4[28]),
        .I2(\axi_araddr_reg[4]_rep_n_0 ),
        .I3(slv_reg16[28]),
        .I4(\axi_araddr_reg[6]_rep__0_n_0 ),
        .I5(p_1_in[12]),
        .O(\reg_data_out_reg[28]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_data_out_reg[28]_i_12 
       (.I0(slv_reg22[28]),
        .I1(slv_reg6[28]),
        .I2(\axi_araddr_reg[4]_rep_n_0 ),
        .I3(slv_reg18[28]),
        .I4(\axi_araddr_reg[6]_rep__0_n_0 ),
        .I5(slv_reg2[28]),
        .O(\reg_data_out_reg[28]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \reg_data_out_reg[28]_i_13 
       (.I0(slv_reg21[28]),
        .I1(slv_reg5[28]),
        .I2(\axi_araddr_reg[4]_rep_n_0 ),
        .I3(\axi_araddr_reg[6]_rep__0_n_0 ),
        .I4(slv_reg17[28]),
        .O(\reg_data_out_reg[28]_i_13_n_0 ));
  MUXF7 \reg_data_out_reg[28]_i_7 
       (.I0(\reg_data_out_reg[28]_i_11_n_0 ),
        .I1(\reg_data_out_reg[28]_i_12_n_0 ),
        .O(\reg_data_out_reg[28]_i_7_n_0 ),
        .S(axi_araddr[3]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \reg_data_out_reg[29] 
       (.CLR(1'b0),
        .D(nn_control_n_6),
        .G(\reg_data_out_reg[31]_i_2_n_0 ),
        .GE(1'b1),
        .Q(reg_data_out[29]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_data_out_reg[29]_i_11 
       (.I0(slv_reg20[29]),
        .I1(slv_reg4[29]),
        .I2(axi_araddr[4]),
        .I3(slv_reg16[29]),
        .I4(axi_araddr[6]),
        .I5(p_1_in[13]),
        .O(\reg_data_out_reg[29]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_data_out_reg[29]_i_12 
       (.I0(slv_reg22[29]),
        .I1(slv_reg6[29]),
        .I2(axi_araddr[4]),
        .I3(slv_reg18[29]),
        .I4(axi_araddr[6]),
        .I5(slv_reg2[29]),
        .O(\reg_data_out_reg[29]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \reg_data_out_reg[29]_i_13 
       (.I0(slv_reg21[29]),
        .I1(slv_reg5[29]),
        .I2(axi_araddr[4]),
        .I3(axi_araddr[6]),
        .I4(slv_reg17[29]),
        .O(\reg_data_out_reg[29]_i_13_n_0 ));
  MUXF7 \reg_data_out_reg[29]_i_6 
       (.I0(\reg_data_out_reg[29]_i_11_n_0 ),
        .I1(\reg_data_out_reg[29]_i_12_n_0 ),
        .O(\reg_data_out_reg[29]_i_6_n_0 ),
        .S(axi_araddr[3]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \reg_data_out_reg[2] 
       (.CLR(1'b0),
        .D(nn_control_n_33),
        .G(\reg_data_out_reg[11]_i_2_n_0 ),
        .GE(1'b1),
        .Q(reg_data_out[2]));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \reg_data_out_reg[2]_i_10 
       (.I0(slv_reg20[2]),
        .I1(axi_araddr[4]),
        .I2(slv_reg16[2]),
        .I3(\axi_araddr_reg[6]_rep__1_n_0 ),
        .I4(\slv_reg0_reg_n_0_[2] ),
        .O(\reg_data_out_reg[2]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_data_out_reg[2]_i_11 
       (.I0(slv_reg22[2]),
        .I1(slv_reg6[2]),
        .I2(axi_araddr[4]),
        .I3(slv_reg18[2]),
        .I4(\axi_araddr_reg[6]_rep__1_n_0 ),
        .I5(slv_reg2[2]),
        .O(\reg_data_out_reg[2]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \reg_data_out_reg[2]_i_12 
       (.I0(slv_reg21[2]),
        .I1(slv_reg5[2]),
        .I2(axi_araddr[4]),
        .I3(\axi_araddr_reg[6]_rep__1_n_0 ),
        .I4(slv_reg17[2]),
        .O(\reg_data_out_reg[2]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h0000020C00000200)) 
    \reg_data_out_reg[2]_i_2 
       (.I0(slv_reg1[2]),
        .I1(axi_araddr[4]),
        .I2(\axi_araddr_reg[6]_rep__1_n_0 ),
        .I3(axi_araddr[2]),
        .I4(axi_araddr[3]),
        .I5(slv_reg4[2]),
        .O(\reg_data_out_reg[2]_i_2_n_0 ));
  MUXF7 \reg_data_out_reg[2]_i_6 
       (.I0(\reg_data_out_reg[2]_i_10_n_0 ),
        .I1(\reg_data_out_reg[2]_i_11_n_0 ),
        .O(\reg_data_out_reg[2]_i_6_n_0 ),
        .S(axi_araddr[3]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \reg_data_out_reg[30] 
       (.CLR(1'b0),
        .D(nn_control_n_5),
        .G(\reg_data_out_reg[31]_i_2_n_0 ),
        .GE(1'b1),
        .Q(reg_data_out[30]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \reg_data_out_reg[30]_i_10 
       (.I0(axi_araddr[5]),
        .I1(axi_araddr[3]),
        .O(\reg_data_out_reg[30]_i_10_n_0 ));
  MUXF7 \reg_data_out_reg[30]_i_11 
       (.I0(\reg_data_out_reg[30]_i_15_n_0 ),
        .I1(\reg_data_out_reg[30]_i_16_n_0 ),
        .O(\reg_data_out_reg[30]_i_11_n_0 ),
        .S(axi_araddr[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_data_out_reg[30]_i_15 
       (.I0(slv_reg20[30]),
        .I1(slv_reg4[30]),
        .I2(\axi_araddr_reg[4]_rep_n_0 ),
        .I3(slv_reg16[30]),
        .I4(\axi_araddr_reg[6]_rep__0_n_0 ),
        .I5(p_1_in[14]),
        .O(\reg_data_out_reg[30]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_data_out_reg[30]_i_16 
       (.I0(slv_reg22[30]),
        .I1(slv_reg6[30]),
        .I2(\axi_araddr_reg[4]_rep_n_0 ),
        .I3(slv_reg18[30]),
        .I4(\axi_araddr_reg[6]_rep__0_n_0 ),
        .I5(slv_reg2[30]),
        .O(\reg_data_out_reg[30]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \reg_data_out_reg[30]_i_17 
       (.I0(slv_reg21[30]),
        .I1(slv_reg5[30]),
        .I2(\axi_araddr_reg[4]_rep_n_0 ),
        .I3(\axi_araddr_reg[6]_rep__0_n_0 ),
        .I4(slv_reg17[30]),
        .O(\reg_data_out_reg[30]_i_17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'hFB)) 
    \reg_data_out_reg[30]_i_2 
       (.I0(\axi_araddr_reg[6]_rep__0_n_0 ),
        .I1(axi_araddr[2]),
        .I2(\axi_araddr_reg[4]_rep_n_0 ),
        .O(\reg_data_out_reg[30]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \reg_data_out_reg[30]_i_7 
       (.I0(\axi_araddr_reg[4]_rep_n_0 ),
        .I1(axi_araddr[2]),
        .O(\reg_data_out_reg[30]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \reg_data_out_reg[30]_i_8 
       (.I0(\axi_araddr_reg[6]_rep_n_0 ),
        .I1(\axi_araddr_reg[4]_rep__0_n_0 ),
        .O(\reg_data_out_reg[30]_i_8_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \reg_data_out_reg[31] 
       (.CLR(1'b0),
        .D(nn_control_n_4),
        .G(\reg_data_out_reg[31]_i_2_n_0 ),
        .GE(1'b1),
        .Q(reg_data_out[31]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_data_out_reg[31]_i_13 
       (.I0(slv_reg20[31]),
        .I1(slv_reg4[31]),
        .I2(axi_araddr[4]),
        .I3(slv_reg16[31]),
        .I4(axi_araddr[6]),
        .I5(p_1_in[15]),
        .O(\reg_data_out_reg[31]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_data_out_reg[31]_i_14 
       (.I0(slv_reg22[31]),
        .I1(slv_reg6[31]),
        .I2(axi_araddr[4]),
        .I3(slv_reg18[31]),
        .I4(axi_araddr[6]),
        .I5(slv_reg2[31]),
        .O(\reg_data_out_reg[31]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \reg_data_out_reg[31]_i_15 
       (.I0(slv_reg21[31]),
        .I1(slv_reg5[31]),
        .I2(axi_araddr[4]),
        .I3(axi_araddr[6]),
        .I4(slv_reg17[31]),
        .O(\reg_data_out_reg[31]_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT5 #(
    .INIT(32'hFFFBFFFF)) 
    \reg_data_out_reg[31]_i_2 
       (.I0(axi_araddr[4]),
        .I1(axi_araddr[2]),
        .I2(axi_araddr[6]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[5]),
        .O(\reg_data_out_reg[31]_i_2_n_0 ));
  MUXF7 \reg_data_out_reg[31]_i_5 
       (.I0(\reg_data_out_reg[31]_i_13_n_0 ),
        .I1(\reg_data_out_reg[31]_i_14_n_0 ),
        .O(\reg_data_out_reg[31]_i_5_n_0 ),
        .S(axi_araddr[3]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'hFB)) 
    \reg_data_out_reg[31]_i_7 
       (.I0(\axi_araddr_reg[6]_rep__0_n_0 ),
        .I1(\axi_araddr_reg[4]_rep_n_0 ),
        .I2(axi_araddr[2]),
        .O(\reg_data_out_reg[31]_i_7_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \reg_data_out_reg[3] 
       (.CLR(1'b0),
        .D(nn_control_n_32),
        .G(\reg_data_out_reg[11]_i_2_n_0 ),
        .GE(1'b1),
        .Q(reg_data_out[3]));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \reg_data_out_reg[3]_i_10 
       (.I0(slv_reg20[3]),
        .I1(axi_araddr[4]),
        .I2(slv_reg16[3]),
        .I3(\axi_araddr_reg[6]_rep__1_n_0 ),
        .I4(\slv_reg0_reg_n_0_[3] ),
        .O(\reg_data_out_reg[3]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_data_out_reg[3]_i_11 
       (.I0(slv_reg22[3]),
        .I1(slv_reg6[3]),
        .I2(axi_araddr[4]),
        .I3(slv_reg18[3]),
        .I4(\axi_araddr_reg[6]_rep__1_n_0 ),
        .I5(slv_reg2[3]),
        .O(\reg_data_out_reg[3]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \reg_data_out_reg[3]_i_12 
       (.I0(slv_reg21[3]),
        .I1(slv_reg5[3]),
        .I2(axi_araddr[4]),
        .I3(\axi_araddr_reg[6]_rep__1_n_0 ),
        .I4(slv_reg17[3]),
        .O(\reg_data_out_reg[3]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h0011100000001000)) 
    \reg_data_out_reg[3]_i_2 
       (.I0(axi_araddr[3]),
        .I1(\axi_araddr_reg[6]_rep__1_n_0 ),
        .I2(slv_reg4[3]),
        .I3(axi_araddr[4]),
        .I4(axi_araddr[2]),
        .I5(slv_reg1[3]),
        .O(\reg_data_out_reg[3]_i_2_n_0 ));
  MUXF7 \reg_data_out_reg[3]_i_6 
       (.I0(\reg_data_out_reg[3]_i_10_n_0 ),
        .I1(\reg_data_out_reg[3]_i_11_n_0 ),
        .O(\reg_data_out_reg[3]_i_6_n_0 ),
        .S(axi_araddr[3]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \reg_data_out_reg[4] 
       (.CLR(1'b0),
        .D(nn_control_n_31),
        .G(\reg_data_out_reg[11]_i_2_n_0 ),
        .GE(1'b1),
        .Q(reg_data_out[4]));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \reg_data_out_reg[4]_i_10 
       (.I0(slv_reg20[4]),
        .I1(axi_araddr[4]),
        .I2(slv_reg16[4]),
        .I3(\axi_araddr_reg[6]_rep__1_n_0 ),
        .I4(\slv_reg0_reg_n_0_[4] ),
        .O(\reg_data_out_reg[4]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_data_out_reg[4]_i_11 
       (.I0(slv_reg22[4]),
        .I1(slv_reg6[4]),
        .I2(axi_araddr[4]),
        .I3(slv_reg18[4]),
        .I4(\axi_araddr_reg[6]_rep__1_n_0 ),
        .I5(slv_reg2[4]),
        .O(\reg_data_out_reg[4]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \reg_data_out_reg[4]_i_12 
       (.I0(slv_reg21[4]),
        .I1(slv_reg5[4]),
        .I2(axi_araddr[4]),
        .I3(\axi_araddr_reg[6]_rep__1_n_0 ),
        .I4(slv_reg17[4]),
        .O(\reg_data_out_reg[4]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h0000020C00000200)) 
    \reg_data_out_reg[4]_i_2 
       (.I0(slv_reg1[4]),
        .I1(axi_araddr[4]),
        .I2(\axi_araddr_reg[6]_rep__1_n_0 ),
        .I3(axi_araddr[2]),
        .I4(axi_araddr[3]),
        .I5(slv_reg4[4]),
        .O(\reg_data_out_reg[4]_i_2_n_0 ));
  MUXF7 \reg_data_out_reg[4]_i_6 
       (.I0(\reg_data_out_reg[4]_i_10_n_0 ),
        .I1(\reg_data_out_reg[4]_i_11_n_0 ),
        .O(\reg_data_out_reg[4]_i_6_n_0 ),
        .S(axi_araddr[3]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \reg_data_out_reg[5] 
       (.CLR(1'b0),
        .D(nn_control_n_30),
        .G(\reg_data_out_reg[11]_i_2_n_0 ),
        .GE(1'b1),
        .Q(reg_data_out[5]));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \reg_data_out_reg[5]_i_11 
       (.I0(slv_reg20[5]),
        .I1(axi_araddr[4]),
        .I2(slv_reg16[5]),
        .I3(\axi_araddr_reg[6]_rep__1_n_0 ),
        .I4(\slv_reg0_reg_n_0_[5] ),
        .O(\reg_data_out_reg[5]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_data_out_reg[5]_i_12 
       (.I0(slv_reg22[5]),
        .I1(slv_reg6[5]),
        .I2(axi_araddr[4]),
        .I3(slv_reg18[5]),
        .I4(\axi_araddr_reg[6]_rep__1_n_0 ),
        .I5(slv_reg2[5]),
        .O(\reg_data_out_reg[5]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \reg_data_out_reg[5]_i_13 
       (.I0(slv_reg21[5]),
        .I1(slv_reg5[5]),
        .I2(axi_araddr[4]),
        .I3(\axi_araddr_reg[6]_rep__1_n_0 ),
        .I4(slv_reg17[5]),
        .O(\reg_data_out_reg[5]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h0011100000001000)) 
    \reg_data_out_reg[5]_i_2 
       (.I0(axi_araddr[3]),
        .I1(\axi_araddr_reg[6]_rep__1_n_0 ),
        .I2(slv_reg4[5]),
        .I3(axi_araddr[4]),
        .I4(axi_araddr[2]),
        .I5(slv_reg1[5]),
        .O(\reg_data_out_reg[5]_i_2_n_0 ));
  MUXF7 \reg_data_out_reg[5]_i_6 
       (.I0(\reg_data_out_reg[5]_i_11_n_0 ),
        .I1(\reg_data_out_reg[5]_i_12_n_0 ),
        .O(\reg_data_out_reg[5]_i_6_n_0 ),
        .S(axi_araddr[3]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT4 #(
    .INIT(16'h00E2)) 
    \reg_data_out_reg[5]_i_9 
       (.I0(slv_reg8[5]),
        .I1(axi_araddr[2]),
        .I2(slv_reg13[5]),
        .I3(\axi_araddr_reg[6]_rep__1_n_0 ),
        .O(\reg_data_out_reg[5]_i_9_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \reg_data_out_reg[6] 
       (.CLR(1'b0),
        .D(nn_control_n_29),
        .G(\reg_data_out_reg[11]_i_2_n_0 ),
        .GE(1'b1),
        .Q(reg_data_out[6]));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \reg_data_out_reg[6]_i_10 
       (.I0(slv_reg20[6]),
        .I1(axi_araddr[4]),
        .I2(slv_reg16[6]),
        .I3(\axi_araddr_reg[6]_rep__1_n_0 ),
        .I4(\slv_reg0_reg_n_0_[6] ),
        .O(\reg_data_out_reg[6]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_data_out_reg[6]_i_11 
       (.I0(slv_reg22[6]),
        .I1(slv_reg6[6]),
        .I2(axi_araddr[4]),
        .I3(slv_reg18[6]),
        .I4(\axi_araddr_reg[6]_rep__1_n_0 ),
        .I5(slv_reg2[6]),
        .O(\reg_data_out_reg[6]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \reg_data_out_reg[6]_i_12 
       (.I0(slv_reg21[6]),
        .I1(slv_reg5[6]),
        .I2(axi_araddr[4]),
        .I3(\axi_araddr_reg[6]_rep__1_n_0 ),
        .I4(slv_reg17[6]),
        .O(\reg_data_out_reg[6]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h0011100000001000)) 
    \reg_data_out_reg[6]_i_2 
       (.I0(axi_araddr[3]),
        .I1(\axi_araddr_reg[6]_rep__1_n_0 ),
        .I2(slv_reg4[6]),
        .I3(axi_araddr[4]),
        .I4(axi_araddr[2]),
        .I5(slv_reg1[6]),
        .O(\reg_data_out_reg[6]_i_2_n_0 ));
  MUXF7 \reg_data_out_reg[6]_i_6 
       (.I0(\reg_data_out_reg[6]_i_10_n_0 ),
        .I1(\reg_data_out_reg[6]_i_11_n_0 ),
        .O(\reg_data_out_reg[6]_i_6_n_0 ),
        .S(axi_araddr[3]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \reg_data_out_reg[7] 
       (.CLR(1'b0),
        .D(nn_control_n_28),
        .G(\reg_data_out_reg[11]_i_2_n_0 ),
        .GE(1'b1),
        .Q(reg_data_out[7]));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \reg_data_out_reg[7]_i_10 
       (.I0(slv_reg20[7]),
        .I1(axi_araddr[4]),
        .I2(slv_reg16[7]),
        .I3(\axi_araddr_reg[6]_rep__1_n_0 ),
        .I4(\slv_reg0_reg_n_0_[7] ),
        .O(\reg_data_out_reg[7]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_data_out_reg[7]_i_11 
       (.I0(slv_reg22[7]),
        .I1(slv_reg6[7]),
        .I2(axi_araddr[4]),
        .I3(slv_reg18[7]),
        .I4(\axi_araddr_reg[6]_rep__1_n_0 ),
        .I5(slv_reg2[7]),
        .O(\reg_data_out_reg[7]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \reg_data_out_reg[7]_i_12 
       (.I0(slv_reg21[7]),
        .I1(slv_reg5[7]),
        .I2(axi_araddr[4]),
        .I3(\axi_araddr_reg[6]_rep__1_n_0 ),
        .I4(slv_reg17[7]),
        .O(\reg_data_out_reg[7]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h0011100000001000)) 
    \reg_data_out_reg[7]_i_2 
       (.I0(axi_araddr[3]),
        .I1(\axi_araddr_reg[6]_rep__1_n_0 ),
        .I2(slv_reg4[7]),
        .I3(axi_araddr[4]),
        .I4(axi_araddr[2]),
        .I5(slv_reg1[7]),
        .O(\reg_data_out_reg[7]_i_2_n_0 ));
  MUXF7 \reg_data_out_reg[7]_i_6 
       (.I0(\reg_data_out_reg[7]_i_10_n_0 ),
        .I1(\reg_data_out_reg[7]_i_11_n_0 ),
        .O(\reg_data_out_reg[7]_i_6_n_0 ),
        .S(axi_araddr[3]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \reg_data_out_reg[8] 
       (.CLR(1'b0),
        .D(nn_control_n_27),
        .G(\reg_data_out_reg[11]_i_2_n_0 ),
        .GE(1'b1),
        .Q(reg_data_out[8]));
  LUT6 #(
    .INIT(64'h0000030800000008)) 
    \reg_data_out_reg[8]_i_2 
       (.I0(slv_reg4[8]),
        .I1(axi_araddr[4]),
        .I2(axi_araddr[3]),
        .I3(axi_araddr[2]),
        .I4(\axi_araddr_reg[6]_rep__1_n_0 ),
        .I5(slv_reg1[8]),
        .O(\reg_data_out_reg[8]_i_2_n_0 ));
  MUXF7 \reg_data_out_reg[8]_i_3 
       (.I0(\reg_data_out_reg[8]_i_6_n_0 ),
        .I1(\reg_data_out_reg[8]_i_7_n_0 ),
        .O(\reg_data_out_reg[8]_i_3_n_0 ),
        .S(axi_araddr[3]));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \reg_data_out_reg[8]_i_6 
       (.I0(slv_reg20[8]),
        .I1(axi_araddr[4]),
        .I2(slv_reg16[8]),
        .I3(\axi_araddr_reg[6]_rep__1_n_0 ),
        .I4(\slv_reg0_reg_n_0_[8] ),
        .O(\reg_data_out_reg[8]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_data_out_reg[8]_i_7 
       (.I0(slv_reg22[8]),
        .I1(slv_reg6[8]),
        .I2(axi_araddr[4]),
        .I3(slv_reg18[8]),
        .I4(\axi_araddr_reg[6]_rep__1_n_0 ),
        .I5(slv_reg2[8]),
        .O(\reg_data_out_reg[8]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \reg_data_out_reg[8]_i_8 
       (.I0(slv_reg21[8]),
        .I1(slv_reg5[8]),
        .I2(axi_araddr[4]),
        .I3(\axi_araddr_reg[6]_rep__1_n_0 ),
        .I4(slv_reg17[8]),
        .O(\reg_data_out_reg[8]_i_8_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \reg_data_out_reg[9] 
       (.CLR(1'b0),
        .D(nn_control_n_26),
        .G(\reg_data_out_reg[11]_i_2_n_0 ),
        .GE(1'b1),
        .Q(reg_data_out[9]));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \reg_data_out_reg[9]_i_10 
       (.I0(slv_reg20[9]),
        .I1(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I2(slv_reg16[9]),
        .I3(\axi_araddr_reg[6]_rep__1_n_0 ),
        .I4(\slv_reg0_reg_n_0_[9] ),
        .O(\reg_data_out_reg[9]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_data_out_reg[9]_i_11 
       (.I0(slv_reg22[9]),
        .I1(slv_reg6[9]),
        .I2(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I3(slv_reg18[9]),
        .I4(\axi_araddr_reg[6]_rep__1_n_0 ),
        .I5(slv_reg2[9]),
        .O(\reg_data_out_reg[9]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \reg_data_out_reg[9]_i_12 
       (.I0(slv_reg21[9]),
        .I1(slv_reg5[9]),
        .I2(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I3(\axi_araddr_reg[6]_rep__1_n_0 ),
        .I4(slv_reg17[9]),
        .O(\reg_data_out_reg[9]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h0000020C00000200)) 
    \reg_data_out_reg[9]_i_2 
       (.I0(slv_reg1[9]),
        .I1(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I2(\axi_araddr_reg[6]_rep__1_n_0 ),
        .I3(axi_araddr[2]),
        .I4(axi_araddr[3]),
        .I5(slv_reg4[9]),
        .O(\reg_data_out_reg[9]_i_2_n_0 ));
  MUXF7 \reg_data_out_reg[9]_i_6 
       (.I0(\reg_data_out_reg[9]_i_10_n_0 ),
        .I1(\reg_data_out_reg[9]_i_11_n_0 ),
        .O(\reg_data_out_reg[9]_i_6_n_0 ),
        .S(axi_araddr[3]));
  LUT6 #(
    .INIT(64'h0000000400000000)) 
    \slv_reg0[15]_i_1 
       (.I0(p_0_in[3]),
        .I1(\slv_reg0[31]_i_2_n_0 ),
        .I2(p_0_in[1]),
        .I3(p_0_in[2]),
        .I4(p_0_in[0]),
        .I5(s00_axi_wstrb[1]),
        .O(\slv_reg0[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000400000000)) 
    \slv_reg0[23]_i_1 
       (.I0(p_0_in[3]),
        .I1(\slv_reg0[31]_i_2_n_0 ),
        .I2(p_0_in[1]),
        .I3(p_0_in[2]),
        .I4(p_0_in[0]),
        .I5(s00_axi_wstrb[2]),
        .O(\slv_reg0[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000400000000)) 
    \slv_reg0[31]_i_1 
       (.I0(p_0_in[3]),
        .I1(\slv_reg0[31]_i_2_n_0 ),
        .I2(p_0_in[1]),
        .I3(p_0_in[2]),
        .I4(p_0_in[0]),
        .I5(s00_axi_wstrb[3]),
        .O(\slv_reg0[31]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00008000)) 
    \slv_reg0[31]_i_2 
       (.I0(s00_axi_awvalid),
        .I1(s00_axi_wvalid),
        .I2(S_AXI_AWREADY),
        .I3(S_AXI_WREADY),
        .I4(p_0_in[4]),
        .O(\slv_reg0[31]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000400000000)) 
    \slv_reg0[7]_i_1 
       (.I0(p_0_in[3]),
        .I1(\slv_reg0[31]_i_2_n_0 ),
        .I2(p_0_in[1]),
        .I3(p_0_in[2]),
        .I4(p_0_in[0]),
        .I5(s00_axi_wstrb[0]),
        .O(\slv_reg0[7]_i_1_n_0 ));
  FDRE \slv_reg0_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[7]_i_1_n_0 ),
        .D(s00_axi_wdata[0]),
        .Q(slv_reg0),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg0_reg[10] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[15]_i_1_n_0 ),
        .D(s00_axi_wdata[10]),
        .Q(\slv_reg0_reg_n_0_[10] ),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg0_reg[11] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[15]_i_1_n_0 ),
        .D(s00_axi_wdata[11]),
        .Q(\slv_reg0_reg_n_0_[11] ),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg0_reg[12] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[15]_i_1_n_0 ),
        .D(s00_axi_wdata[12]),
        .Q(\slv_reg0_reg_n_0_[12] ),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg0_reg[13] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[15]_i_1_n_0 ),
        .D(s00_axi_wdata[13]),
        .Q(\slv_reg0_reg_n_0_[13] ),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg0_reg[14] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[15]_i_1_n_0 ),
        .D(s00_axi_wdata[14]),
        .Q(\slv_reg0_reg_n_0_[14] ),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg0_reg[15] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[15]_i_1_n_0 ),
        .D(s00_axi_wdata[15]),
        .Q(\slv_reg0_reg_n_0_[15] ),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg0_reg[16] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[23]_i_1_n_0 ),
        .D(s00_axi_wdata[16]),
        .Q(p_1_in[0]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg0_reg[17] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[23]_i_1_n_0 ),
        .D(s00_axi_wdata[17]),
        .Q(p_1_in[1]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg0_reg[18] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[23]_i_1_n_0 ),
        .D(s00_axi_wdata[18]),
        .Q(p_1_in[2]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg0_reg[19] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[23]_i_1_n_0 ),
        .D(s00_axi_wdata[19]),
        .Q(p_1_in[3]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg0_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[7]_i_1_n_0 ),
        .D(s00_axi_wdata[1]),
        .Q(\slv_reg0_reg_n_0_[1] ),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg0_reg[20] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[23]_i_1_n_0 ),
        .D(s00_axi_wdata[20]),
        .Q(p_1_in[4]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg0_reg[21] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[23]_i_1_n_0 ),
        .D(s00_axi_wdata[21]),
        .Q(p_1_in[5]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg0_reg[22] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[23]_i_1_n_0 ),
        .D(s00_axi_wdata[22]),
        .Q(p_1_in[6]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg0_reg[23] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[23]_i_1_n_0 ),
        .D(s00_axi_wdata[23]),
        .Q(p_1_in[7]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg0_reg[24] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[31]_i_1_n_0 ),
        .D(s00_axi_wdata[24]),
        .Q(p_1_in[8]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg0_reg[25] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[31]_i_1_n_0 ),
        .D(s00_axi_wdata[25]),
        .Q(p_1_in[9]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg0_reg[26] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[31]_i_1_n_0 ),
        .D(s00_axi_wdata[26]),
        .Q(p_1_in[10]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg0_reg[27] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[31]_i_1_n_0 ),
        .D(s00_axi_wdata[27]),
        .Q(p_1_in[11]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg0_reg[28] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[31]_i_1_n_0 ),
        .D(s00_axi_wdata[28]),
        .Q(p_1_in[12]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg0_reg[29] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[31]_i_1_n_0 ),
        .D(s00_axi_wdata[29]),
        .Q(p_1_in[13]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg0_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[7]_i_1_n_0 ),
        .D(s00_axi_wdata[2]),
        .Q(\slv_reg0_reg_n_0_[2] ),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg0_reg[30] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[31]_i_1_n_0 ),
        .D(s00_axi_wdata[30]),
        .Q(p_1_in[14]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg0_reg[31] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[31]_i_1_n_0 ),
        .D(s00_axi_wdata[31]),
        .Q(p_1_in[15]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg0_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[7]_i_1_n_0 ),
        .D(s00_axi_wdata[3]),
        .Q(\slv_reg0_reg_n_0_[3] ),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg0_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[7]_i_1_n_0 ),
        .D(s00_axi_wdata[4]),
        .Q(\slv_reg0_reg_n_0_[4] ),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg0_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[7]_i_1_n_0 ),
        .D(s00_axi_wdata[5]),
        .Q(\slv_reg0_reg_n_0_[5] ),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg0_reg[6] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[7]_i_1_n_0 ),
        .D(s00_axi_wdata[6]),
        .Q(\slv_reg0_reg_n_0_[6] ),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg0_reg[7] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[7]_i_1_n_0 ),
        .D(s00_axi_wdata[7]),
        .Q(\slv_reg0_reg_n_0_[7] ),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg0_reg[8] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[15]_i_1_n_0 ),
        .D(s00_axi_wdata[8]),
        .Q(\slv_reg0_reg_n_0_[8] ),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg0_reg[9] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[15]_i_1_n_0 ),
        .D(s00_axi_wdata[9]),
        .Q(\slv_reg0_reg_n_0_[9] ),
        .R(axi_awready_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000800000000000)) 
    \slv_reg11[15]_i_1 
       (.I0(p_0_in[1]),
        .I1(\slv_reg0[31]_i_2_n_0 ),
        .I2(p_0_in[3]),
        .I3(p_0_in[0]),
        .I4(p_0_in[2]),
        .I5(s00_axi_wstrb[1]),
        .O(\slv_reg11[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000800000000000)) 
    \slv_reg11[23]_i_1 
       (.I0(p_0_in[1]),
        .I1(\slv_reg0[31]_i_2_n_0 ),
        .I2(p_0_in[3]),
        .I3(p_0_in[0]),
        .I4(p_0_in[2]),
        .I5(s00_axi_wstrb[2]),
        .O(\slv_reg11[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000800000000000)) 
    \slv_reg11[31]_i_1 
       (.I0(p_0_in[1]),
        .I1(\slv_reg0[31]_i_2_n_0 ),
        .I2(p_0_in[3]),
        .I3(p_0_in[0]),
        .I4(p_0_in[2]),
        .I5(s00_axi_wstrb[3]),
        .O(\slv_reg11[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000800000000000)) 
    \slv_reg11[7]_i_1 
       (.I0(p_0_in[1]),
        .I1(\slv_reg0[31]_i_2_n_0 ),
        .I2(p_0_in[3]),
        .I3(p_0_in[0]),
        .I4(p_0_in[2]),
        .I5(s00_axi_wstrb[0]),
        .O(\slv_reg11[7]_i_1_n_0 ));
  FDRE \slv_reg11_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg11[7]_i_1_n_0 ),
        .D(s00_axi_wdata[0]),
        .Q(slv_reg11[0]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg11_reg[10] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg11[15]_i_1_n_0 ),
        .D(s00_axi_wdata[10]),
        .Q(slv_reg11[10]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg11_reg[11] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg11[15]_i_1_n_0 ),
        .D(s00_axi_wdata[11]),
        .Q(slv_reg11[11]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg11_reg[12] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg11[15]_i_1_n_0 ),
        .D(s00_axi_wdata[12]),
        .Q(slv_reg11[12]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg11_reg[13] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg11[15]_i_1_n_0 ),
        .D(s00_axi_wdata[13]),
        .Q(slv_reg11[13]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg11_reg[14] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg11[15]_i_1_n_0 ),
        .D(s00_axi_wdata[14]),
        .Q(slv_reg11[14]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg11_reg[15] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg11[15]_i_1_n_0 ),
        .D(s00_axi_wdata[15]),
        .Q(slv_reg11[15]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg11_reg[16] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg11[23]_i_1_n_0 ),
        .D(s00_axi_wdata[16]),
        .Q(slv_reg11[16]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg11_reg[17] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg11[23]_i_1_n_0 ),
        .D(s00_axi_wdata[17]),
        .Q(slv_reg11[17]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg11_reg[18] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg11[23]_i_1_n_0 ),
        .D(s00_axi_wdata[18]),
        .Q(slv_reg11[18]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg11_reg[19] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg11[23]_i_1_n_0 ),
        .D(s00_axi_wdata[19]),
        .Q(slv_reg11[19]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg11_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg11[7]_i_1_n_0 ),
        .D(s00_axi_wdata[1]),
        .Q(slv_reg11[1]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg11_reg[20] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg11[23]_i_1_n_0 ),
        .D(s00_axi_wdata[20]),
        .Q(slv_reg11[20]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg11_reg[21] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg11[23]_i_1_n_0 ),
        .D(s00_axi_wdata[21]),
        .Q(slv_reg11[21]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg11_reg[22] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg11[23]_i_1_n_0 ),
        .D(s00_axi_wdata[22]),
        .Q(slv_reg11[22]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg11_reg[23] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg11[23]_i_1_n_0 ),
        .D(s00_axi_wdata[23]),
        .Q(slv_reg11[23]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg11_reg[24] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg11[31]_i_1_n_0 ),
        .D(s00_axi_wdata[24]),
        .Q(slv_reg11[24]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg11_reg[25] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg11[31]_i_1_n_0 ),
        .D(s00_axi_wdata[25]),
        .Q(slv_reg11[25]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg11_reg[26] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg11[31]_i_1_n_0 ),
        .D(s00_axi_wdata[26]),
        .Q(slv_reg11[26]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg11_reg[27] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg11[31]_i_1_n_0 ),
        .D(s00_axi_wdata[27]),
        .Q(slv_reg11[27]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg11_reg[28] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg11[31]_i_1_n_0 ),
        .D(s00_axi_wdata[28]),
        .Q(slv_reg11[28]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg11_reg[29] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg11[31]_i_1_n_0 ),
        .D(s00_axi_wdata[29]),
        .Q(slv_reg11[29]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg11_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg11[7]_i_1_n_0 ),
        .D(s00_axi_wdata[2]),
        .Q(slv_reg11[2]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg11_reg[30] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg11[31]_i_1_n_0 ),
        .D(s00_axi_wdata[30]),
        .Q(slv_reg11[30]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg11_reg[31] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg11[31]_i_1_n_0 ),
        .D(s00_axi_wdata[31]),
        .Q(slv_reg11[31]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg11_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg11[7]_i_1_n_0 ),
        .D(s00_axi_wdata[3]),
        .Q(slv_reg11[3]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg11_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg11[7]_i_1_n_0 ),
        .D(s00_axi_wdata[4]),
        .Q(slv_reg11[4]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg11_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg11[7]_i_1_n_0 ),
        .D(s00_axi_wdata[5]),
        .Q(slv_reg11[5]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg11_reg[6] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg11[7]_i_1_n_0 ),
        .D(s00_axi_wdata[6]),
        .Q(slv_reg11[6]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg11_reg[7] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg11[7]_i_1_n_0 ),
        .D(s00_axi_wdata[7]),
        .Q(slv_reg11[7]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg11_reg[8] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg11[15]_i_1_n_0 ),
        .D(s00_axi_wdata[8]),
        .Q(slv_reg11[8]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg11_reg[9] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg11[15]_i_1_n_0 ),
        .D(s00_axi_wdata[9]),
        .Q(slv_reg11[9]),
        .R(axi_awready_i_1_n_0));
  LUT6 #(
    .INIT(64'h0800000000000000)) 
    \slv_reg13[15]_i_1 
       (.I0(\slv_reg0[31]_i_2_n_0 ),
        .I1(p_0_in[3]),
        .I2(p_0_in[1]),
        .I3(s00_axi_wstrb[1]),
        .I4(p_0_in[0]),
        .I5(p_0_in[2]),
        .O(\slv_reg13[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0800000000000000)) 
    \slv_reg13[23]_i_1 
       (.I0(\slv_reg0[31]_i_2_n_0 ),
        .I1(p_0_in[3]),
        .I2(p_0_in[1]),
        .I3(s00_axi_wstrb[2]),
        .I4(p_0_in[0]),
        .I5(p_0_in[2]),
        .O(\slv_reg13[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0800000000000000)) 
    \slv_reg13[31]_i_1 
       (.I0(\slv_reg0[31]_i_2_n_0 ),
        .I1(p_0_in[3]),
        .I2(p_0_in[1]),
        .I3(s00_axi_wstrb[3]),
        .I4(p_0_in[0]),
        .I5(p_0_in[2]),
        .O(\slv_reg13[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0800000000000000)) 
    \slv_reg13[7]_i_1 
       (.I0(\slv_reg0[31]_i_2_n_0 ),
        .I1(p_0_in[3]),
        .I2(p_0_in[1]),
        .I3(s00_axi_wstrb[0]),
        .I4(p_0_in[0]),
        .I5(p_0_in[2]),
        .O(\slv_reg13[7]_i_1_n_0 ));
  FDRE \slv_reg13_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg13[7]_i_1_n_0 ),
        .D(s00_axi_wdata[0]),
        .Q(slv_reg13[0]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg13_reg[10] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg13[15]_i_1_n_0 ),
        .D(s00_axi_wdata[10]),
        .Q(slv_reg13[10]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg13_reg[11] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg13[15]_i_1_n_0 ),
        .D(s00_axi_wdata[11]),
        .Q(slv_reg13[11]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg13_reg[12] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg13[15]_i_1_n_0 ),
        .D(s00_axi_wdata[12]),
        .Q(slv_reg13[12]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg13_reg[13] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg13[15]_i_1_n_0 ),
        .D(s00_axi_wdata[13]),
        .Q(slv_reg13[13]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg13_reg[14] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg13[15]_i_1_n_0 ),
        .D(s00_axi_wdata[14]),
        .Q(slv_reg13[14]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg13_reg[15] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg13[15]_i_1_n_0 ),
        .D(s00_axi_wdata[15]),
        .Q(slv_reg13[15]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg13_reg[16] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg13[23]_i_1_n_0 ),
        .D(s00_axi_wdata[16]),
        .Q(slv_reg13[16]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg13_reg[17] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg13[23]_i_1_n_0 ),
        .D(s00_axi_wdata[17]),
        .Q(slv_reg13[17]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg13_reg[18] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg13[23]_i_1_n_0 ),
        .D(s00_axi_wdata[18]),
        .Q(slv_reg13[18]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg13_reg[19] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg13[23]_i_1_n_0 ),
        .D(s00_axi_wdata[19]),
        .Q(slv_reg13[19]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg13_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg13[7]_i_1_n_0 ),
        .D(s00_axi_wdata[1]),
        .Q(slv_reg13[1]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg13_reg[20] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg13[23]_i_1_n_0 ),
        .D(s00_axi_wdata[20]),
        .Q(slv_reg13[20]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg13_reg[21] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg13[23]_i_1_n_0 ),
        .D(s00_axi_wdata[21]),
        .Q(slv_reg13[21]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg13_reg[22] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg13[23]_i_1_n_0 ),
        .D(s00_axi_wdata[22]),
        .Q(slv_reg13[22]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg13_reg[23] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg13[23]_i_1_n_0 ),
        .D(s00_axi_wdata[23]),
        .Q(slv_reg13[23]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg13_reg[24] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg13[31]_i_1_n_0 ),
        .D(s00_axi_wdata[24]),
        .Q(slv_reg13[24]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg13_reg[25] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg13[31]_i_1_n_0 ),
        .D(s00_axi_wdata[25]),
        .Q(slv_reg13[25]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg13_reg[26] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg13[31]_i_1_n_0 ),
        .D(s00_axi_wdata[26]),
        .Q(slv_reg13[26]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg13_reg[27] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg13[31]_i_1_n_0 ),
        .D(s00_axi_wdata[27]),
        .Q(slv_reg13[27]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg13_reg[28] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg13[31]_i_1_n_0 ),
        .D(s00_axi_wdata[28]),
        .Q(slv_reg13[28]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg13_reg[29] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg13[31]_i_1_n_0 ),
        .D(s00_axi_wdata[29]),
        .Q(slv_reg13[29]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg13_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg13[7]_i_1_n_0 ),
        .D(s00_axi_wdata[2]),
        .Q(slv_reg13[2]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg13_reg[30] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg13[31]_i_1_n_0 ),
        .D(s00_axi_wdata[30]),
        .Q(slv_reg13[30]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg13_reg[31] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg13[31]_i_1_n_0 ),
        .D(s00_axi_wdata[31]),
        .Q(slv_reg13[31]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg13_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg13[7]_i_1_n_0 ),
        .D(s00_axi_wdata[3]),
        .Q(slv_reg13[3]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg13_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg13[7]_i_1_n_0 ),
        .D(s00_axi_wdata[4]),
        .Q(slv_reg13[4]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg13_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg13[7]_i_1_n_0 ),
        .D(s00_axi_wdata[5]),
        .Q(slv_reg13[5]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg13_reg[6] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg13[7]_i_1_n_0 ),
        .D(s00_axi_wdata[6]),
        .Q(slv_reg13[6]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg13_reg[7] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg13[7]_i_1_n_0 ),
        .D(s00_axi_wdata[7]),
        .Q(slv_reg13[7]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg13_reg[8] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg13[15]_i_1_n_0 ),
        .D(s00_axi_wdata[8]),
        .Q(slv_reg13[8]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg13_reg[9] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg13[15]_i_1_n_0 ),
        .D(s00_axi_wdata[9]),
        .Q(slv_reg13[9]),
        .R(axi_awready_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000800000000000)) 
    \slv_reg14[15]_i_1 
       (.I0(p_0_in[1]),
        .I1(\slv_reg0[31]_i_2_n_0 ),
        .I2(p_0_in[3]),
        .I3(p_0_in[2]),
        .I4(p_0_in[0]),
        .I5(s00_axi_wstrb[1]),
        .O(\slv_reg14[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000800000000000)) 
    \slv_reg14[23]_i_1 
       (.I0(p_0_in[1]),
        .I1(\slv_reg0[31]_i_2_n_0 ),
        .I2(p_0_in[3]),
        .I3(p_0_in[2]),
        .I4(p_0_in[0]),
        .I5(s00_axi_wstrb[2]),
        .O(\slv_reg14[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000800000000000)) 
    \slv_reg14[31]_i_1 
       (.I0(p_0_in[1]),
        .I1(\slv_reg0[31]_i_2_n_0 ),
        .I2(p_0_in[3]),
        .I3(p_0_in[2]),
        .I4(p_0_in[0]),
        .I5(s00_axi_wstrb[3]),
        .O(\slv_reg14[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000800000000000)) 
    \slv_reg14[7]_i_1 
       (.I0(p_0_in[1]),
        .I1(\slv_reg0[31]_i_2_n_0 ),
        .I2(p_0_in[3]),
        .I3(p_0_in[2]),
        .I4(p_0_in[0]),
        .I5(s00_axi_wstrb[0]),
        .O(\slv_reg14[7]_i_1_n_0 ));
  FDRE \slv_reg14_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg14[7]_i_1_n_0 ),
        .D(s00_axi_wdata[0]),
        .Q(slv_reg14[0]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg14_reg[10] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg14[15]_i_1_n_0 ),
        .D(s00_axi_wdata[10]),
        .Q(slv_reg14[10]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg14_reg[11] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg14[15]_i_1_n_0 ),
        .D(s00_axi_wdata[11]),
        .Q(slv_reg14[11]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg14_reg[12] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg14[15]_i_1_n_0 ),
        .D(s00_axi_wdata[12]),
        .Q(slv_reg14[12]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg14_reg[13] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg14[15]_i_1_n_0 ),
        .D(s00_axi_wdata[13]),
        .Q(slv_reg14[13]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg14_reg[14] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg14[15]_i_1_n_0 ),
        .D(s00_axi_wdata[14]),
        .Q(slv_reg14[14]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg14_reg[15] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg14[15]_i_1_n_0 ),
        .D(s00_axi_wdata[15]),
        .Q(slv_reg14[15]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg14_reg[16] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg14[23]_i_1_n_0 ),
        .D(s00_axi_wdata[16]),
        .Q(slv_reg14[16]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg14_reg[17] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg14[23]_i_1_n_0 ),
        .D(s00_axi_wdata[17]),
        .Q(slv_reg14[17]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg14_reg[18] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg14[23]_i_1_n_0 ),
        .D(s00_axi_wdata[18]),
        .Q(slv_reg14[18]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg14_reg[19] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg14[23]_i_1_n_0 ),
        .D(s00_axi_wdata[19]),
        .Q(slv_reg14[19]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg14_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg14[7]_i_1_n_0 ),
        .D(s00_axi_wdata[1]),
        .Q(slv_reg14[1]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg14_reg[20] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg14[23]_i_1_n_0 ),
        .D(s00_axi_wdata[20]),
        .Q(slv_reg14[20]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg14_reg[21] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg14[23]_i_1_n_0 ),
        .D(s00_axi_wdata[21]),
        .Q(slv_reg14[21]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg14_reg[22] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg14[23]_i_1_n_0 ),
        .D(s00_axi_wdata[22]),
        .Q(slv_reg14[22]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg14_reg[23] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg14[23]_i_1_n_0 ),
        .D(s00_axi_wdata[23]),
        .Q(slv_reg14[23]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg14_reg[24] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg14[31]_i_1_n_0 ),
        .D(s00_axi_wdata[24]),
        .Q(slv_reg14[24]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg14_reg[25] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg14[31]_i_1_n_0 ),
        .D(s00_axi_wdata[25]),
        .Q(slv_reg14[25]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg14_reg[26] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg14[31]_i_1_n_0 ),
        .D(s00_axi_wdata[26]),
        .Q(slv_reg14[26]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg14_reg[27] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg14[31]_i_1_n_0 ),
        .D(s00_axi_wdata[27]),
        .Q(slv_reg14[27]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg14_reg[28] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg14[31]_i_1_n_0 ),
        .D(s00_axi_wdata[28]),
        .Q(slv_reg14[28]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg14_reg[29] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg14[31]_i_1_n_0 ),
        .D(s00_axi_wdata[29]),
        .Q(slv_reg14[29]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg14_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg14[7]_i_1_n_0 ),
        .D(s00_axi_wdata[2]),
        .Q(slv_reg14[2]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg14_reg[30] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg14[31]_i_1_n_0 ),
        .D(s00_axi_wdata[30]),
        .Q(slv_reg14[30]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg14_reg[31] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg14[31]_i_1_n_0 ),
        .D(s00_axi_wdata[31]),
        .Q(slv_reg14[31]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg14_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg14[7]_i_1_n_0 ),
        .D(s00_axi_wdata[3]),
        .Q(slv_reg14[3]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg14_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg14[7]_i_1_n_0 ),
        .D(s00_axi_wdata[4]),
        .Q(slv_reg14[4]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg14_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg14[7]_i_1_n_0 ),
        .D(s00_axi_wdata[5]),
        .Q(slv_reg14[5]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg14_reg[6] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg14[7]_i_1_n_0 ),
        .D(s00_axi_wdata[6]),
        .Q(slv_reg14[6]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg14_reg[7] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg14[7]_i_1_n_0 ),
        .D(s00_axi_wdata[7]),
        .Q(slv_reg14[7]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg14_reg[8] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg14[15]_i_1_n_0 ),
        .D(s00_axi_wdata[8]),
        .Q(slv_reg14[8]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg14_reg[9] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg14[15]_i_1_n_0 ),
        .D(s00_axi_wdata[9]),
        .Q(slv_reg14[9]),
        .R(axi_awready_i_1_n_0));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \slv_reg15[15]_i_1 
       (.I0(p_0_in[1]),
        .I1(\slv_reg0[31]_i_2_n_0 ),
        .I2(p_0_in[3]),
        .I3(s00_axi_wstrb[1]),
        .I4(p_0_in[0]),
        .I5(p_0_in[2]),
        .O(\slv_reg15[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \slv_reg15[23]_i_1 
       (.I0(p_0_in[1]),
        .I1(\slv_reg0[31]_i_2_n_0 ),
        .I2(p_0_in[3]),
        .I3(s00_axi_wstrb[2]),
        .I4(p_0_in[0]),
        .I5(p_0_in[2]),
        .O(\slv_reg15[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \slv_reg15[31]_i_1 
       (.I0(p_0_in[1]),
        .I1(\slv_reg0[31]_i_2_n_0 ),
        .I2(p_0_in[3]),
        .I3(s00_axi_wstrb[3]),
        .I4(p_0_in[0]),
        .I5(p_0_in[2]),
        .O(\slv_reg15[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \slv_reg15[7]_i_1 
       (.I0(p_0_in[1]),
        .I1(\slv_reg0[31]_i_2_n_0 ),
        .I2(p_0_in[3]),
        .I3(s00_axi_wstrb[0]),
        .I4(p_0_in[0]),
        .I5(p_0_in[2]),
        .O(\slv_reg15[7]_i_1_n_0 ));
  FDRE \slv_reg15_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg15[7]_i_1_n_0 ),
        .D(s00_axi_wdata[0]),
        .Q(slv_reg15[0]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg15_reg[10] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg15[15]_i_1_n_0 ),
        .D(s00_axi_wdata[10]),
        .Q(slv_reg15[10]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg15_reg[11] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg15[15]_i_1_n_0 ),
        .D(s00_axi_wdata[11]),
        .Q(slv_reg15[11]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg15_reg[12] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg15[15]_i_1_n_0 ),
        .D(s00_axi_wdata[12]),
        .Q(slv_reg15[12]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg15_reg[13] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg15[15]_i_1_n_0 ),
        .D(s00_axi_wdata[13]),
        .Q(slv_reg15[13]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg15_reg[14] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg15[15]_i_1_n_0 ),
        .D(s00_axi_wdata[14]),
        .Q(slv_reg15[14]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg15_reg[15] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg15[15]_i_1_n_0 ),
        .D(s00_axi_wdata[15]),
        .Q(slv_reg15[15]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg15_reg[16] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg15[23]_i_1_n_0 ),
        .D(s00_axi_wdata[16]),
        .Q(slv_reg15[16]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg15_reg[17] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg15[23]_i_1_n_0 ),
        .D(s00_axi_wdata[17]),
        .Q(slv_reg15[17]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg15_reg[18] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg15[23]_i_1_n_0 ),
        .D(s00_axi_wdata[18]),
        .Q(slv_reg15[18]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg15_reg[19] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg15[23]_i_1_n_0 ),
        .D(s00_axi_wdata[19]),
        .Q(slv_reg15[19]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg15_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg15[7]_i_1_n_0 ),
        .D(s00_axi_wdata[1]),
        .Q(slv_reg15[1]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg15_reg[20] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg15[23]_i_1_n_0 ),
        .D(s00_axi_wdata[20]),
        .Q(slv_reg15[20]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg15_reg[21] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg15[23]_i_1_n_0 ),
        .D(s00_axi_wdata[21]),
        .Q(slv_reg15[21]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg15_reg[22] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg15[23]_i_1_n_0 ),
        .D(s00_axi_wdata[22]),
        .Q(slv_reg15[22]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg15_reg[23] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg15[23]_i_1_n_0 ),
        .D(s00_axi_wdata[23]),
        .Q(slv_reg15[23]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg15_reg[24] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg15[31]_i_1_n_0 ),
        .D(s00_axi_wdata[24]),
        .Q(slv_reg15[24]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg15_reg[25] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg15[31]_i_1_n_0 ),
        .D(s00_axi_wdata[25]),
        .Q(slv_reg15[25]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg15_reg[26] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg15[31]_i_1_n_0 ),
        .D(s00_axi_wdata[26]),
        .Q(slv_reg15[26]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg15_reg[27] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg15[31]_i_1_n_0 ),
        .D(s00_axi_wdata[27]),
        .Q(slv_reg15[27]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg15_reg[28] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg15[31]_i_1_n_0 ),
        .D(s00_axi_wdata[28]),
        .Q(slv_reg15[28]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg15_reg[29] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg15[31]_i_1_n_0 ),
        .D(s00_axi_wdata[29]),
        .Q(slv_reg15[29]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg15_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg15[7]_i_1_n_0 ),
        .D(s00_axi_wdata[2]),
        .Q(slv_reg15[2]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg15_reg[30] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg15[31]_i_1_n_0 ),
        .D(s00_axi_wdata[30]),
        .Q(slv_reg15[30]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg15_reg[31] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg15[31]_i_1_n_0 ),
        .D(s00_axi_wdata[31]),
        .Q(slv_reg15[31]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg15_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg15[7]_i_1_n_0 ),
        .D(s00_axi_wdata[3]),
        .Q(slv_reg15[3]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg15_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg15[7]_i_1_n_0 ),
        .D(s00_axi_wdata[4]),
        .Q(slv_reg15[4]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg15_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg15[7]_i_1_n_0 ),
        .D(s00_axi_wdata[5]),
        .Q(slv_reg15[5]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg15_reg[6] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg15[7]_i_1_n_0 ),
        .D(s00_axi_wdata[6]),
        .Q(slv_reg15[6]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg15_reg[7] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg15[7]_i_1_n_0 ),
        .D(s00_axi_wdata[7]),
        .Q(slv_reg15[7]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg15_reg[8] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg15[15]_i_1_n_0 ),
        .D(s00_axi_wdata[8]),
        .Q(slv_reg15[8]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg15_reg[9] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg15[15]_i_1_n_0 ),
        .D(s00_axi_wdata[9]),
        .Q(slv_reg15[9]),
        .R(axi_awready_i_1_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    \slv_reg16[15]_i_1 
       (.I0(\slv_reg16[31]_i_2_n_0 ),
        .I1(s00_axi_wstrb[1]),
        .O(\slv_reg16[15]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \slv_reg16[23]_i_1 
       (.I0(\slv_reg16[31]_i_2_n_0 ),
        .I1(s00_axi_wstrb[2]),
        .O(\slv_reg16[23]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \slv_reg16[31]_i_1 
       (.I0(\slv_reg16[31]_i_2_n_0 ),
        .I1(s00_axi_wstrb[3]),
        .O(\slv_reg16[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \slv_reg16[31]_i_2 
       (.I0(p_0_in[2]),
        .I1(p_0_in[1]),
        .I2(p_0_in[3]),
        .I3(p_0_in[0]),
        .I4(p_0_in[4]),
        .I5(slv_reg_wren),
        .O(\slv_reg16[31]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \slv_reg16[31]_i_3 
       (.I0(S_AXI_WREADY),
        .I1(S_AXI_AWREADY),
        .I2(s00_axi_wvalid),
        .I3(s00_axi_awvalid),
        .O(slv_reg_wren));
  LUT2 #(
    .INIT(4'h8)) 
    \slv_reg16[7]_i_1 
       (.I0(\slv_reg16[31]_i_2_n_0 ),
        .I1(s00_axi_wstrb[0]),
        .O(\slv_reg16[7]_i_1_n_0 ));
  FDRE \slv_reg16_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg16[7]_i_1_n_0 ),
        .D(s00_axi_wdata[0]),
        .Q(slv_reg16[0]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg16_reg[10] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg16[15]_i_1_n_0 ),
        .D(s00_axi_wdata[10]),
        .Q(slv_reg16[10]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg16_reg[11] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg16[15]_i_1_n_0 ),
        .D(s00_axi_wdata[11]),
        .Q(slv_reg16[11]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg16_reg[12] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg16[15]_i_1_n_0 ),
        .D(s00_axi_wdata[12]),
        .Q(slv_reg16[12]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg16_reg[13] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg16[15]_i_1_n_0 ),
        .D(s00_axi_wdata[13]),
        .Q(slv_reg16[13]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg16_reg[14] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg16[15]_i_1_n_0 ),
        .D(s00_axi_wdata[14]),
        .Q(slv_reg16[14]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg16_reg[15] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg16[15]_i_1_n_0 ),
        .D(s00_axi_wdata[15]),
        .Q(slv_reg16[15]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg16_reg[16] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg16[23]_i_1_n_0 ),
        .D(s00_axi_wdata[16]),
        .Q(slv_reg16[16]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg16_reg[17] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg16[23]_i_1_n_0 ),
        .D(s00_axi_wdata[17]),
        .Q(slv_reg16[17]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg16_reg[18] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg16[23]_i_1_n_0 ),
        .D(s00_axi_wdata[18]),
        .Q(slv_reg16[18]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg16_reg[19] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg16[23]_i_1_n_0 ),
        .D(s00_axi_wdata[19]),
        .Q(slv_reg16[19]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg16_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg16[7]_i_1_n_0 ),
        .D(s00_axi_wdata[1]),
        .Q(slv_reg16[1]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg16_reg[20] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg16[23]_i_1_n_0 ),
        .D(s00_axi_wdata[20]),
        .Q(slv_reg16[20]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg16_reg[21] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg16[23]_i_1_n_0 ),
        .D(s00_axi_wdata[21]),
        .Q(slv_reg16[21]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg16_reg[22] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg16[23]_i_1_n_0 ),
        .D(s00_axi_wdata[22]),
        .Q(slv_reg16[22]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg16_reg[23] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg16[23]_i_1_n_0 ),
        .D(s00_axi_wdata[23]),
        .Q(slv_reg16[23]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg16_reg[24] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg16[31]_i_1_n_0 ),
        .D(s00_axi_wdata[24]),
        .Q(slv_reg16[24]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg16_reg[25] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg16[31]_i_1_n_0 ),
        .D(s00_axi_wdata[25]),
        .Q(slv_reg16[25]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg16_reg[26] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg16[31]_i_1_n_0 ),
        .D(s00_axi_wdata[26]),
        .Q(slv_reg16[26]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg16_reg[27] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg16[31]_i_1_n_0 ),
        .D(s00_axi_wdata[27]),
        .Q(slv_reg16[27]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg16_reg[28] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg16[31]_i_1_n_0 ),
        .D(s00_axi_wdata[28]),
        .Q(slv_reg16[28]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg16_reg[29] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg16[31]_i_1_n_0 ),
        .D(s00_axi_wdata[29]),
        .Q(slv_reg16[29]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg16_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg16[7]_i_1_n_0 ),
        .D(s00_axi_wdata[2]),
        .Q(slv_reg16[2]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg16_reg[30] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg16[31]_i_1_n_0 ),
        .D(s00_axi_wdata[30]),
        .Q(slv_reg16[30]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg16_reg[31] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg16[31]_i_1_n_0 ),
        .D(s00_axi_wdata[31]),
        .Q(slv_reg16[31]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg16_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg16[7]_i_1_n_0 ),
        .D(s00_axi_wdata[3]),
        .Q(slv_reg16[3]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg16_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg16[7]_i_1_n_0 ),
        .D(s00_axi_wdata[4]),
        .Q(slv_reg16[4]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg16_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg16[7]_i_1_n_0 ),
        .D(s00_axi_wdata[5]),
        .Q(slv_reg16[5]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg16_reg[6] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg16[7]_i_1_n_0 ),
        .D(s00_axi_wdata[6]),
        .Q(slv_reg16[6]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg16_reg[7] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg16[7]_i_1_n_0 ),
        .D(s00_axi_wdata[7]),
        .Q(slv_reg16[7]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg16_reg[8] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg16[15]_i_1_n_0 ),
        .D(s00_axi_wdata[8]),
        .Q(slv_reg16[8]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg16_reg[9] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg16[15]_i_1_n_0 ),
        .D(s00_axi_wdata[9]),
        .Q(slv_reg16[9]),
        .R(axi_awready_i_1_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    \slv_reg17[15]_i_1 
       (.I0(\slv_reg17[31]_i_2_n_0 ),
        .I1(s00_axi_wstrb[1]),
        .O(\slv_reg17[15]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \slv_reg17[23]_i_1 
       (.I0(\slv_reg17[31]_i_2_n_0 ),
        .I1(s00_axi_wstrb[2]),
        .O(\slv_reg17[23]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \slv_reg17[31]_i_1 
       (.I0(\slv_reg17[31]_i_2_n_0 ),
        .I1(s00_axi_wstrb[3]),
        .O(\slv_reg17[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    \slv_reg17[31]_i_2 
       (.I0(p_0_in[4]),
        .I1(slv_reg_wren),
        .I2(p_0_in[0]),
        .I3(p_0_in[2]),
        .I4(p_0_in[1]),
        .I5(p_0_in[3]),
        .O(\slv_reg17[31]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \slv_reg17[7]_i_1 
       (.I0(\slv_reg17[31]_i_2_n_0 ),
        .I1(s00_axi_wstrb[0]),
        .O(\slv_reg17[7]_i_1_n_0 ));
  FDRE \slv_reg17_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg17[7]_i_1_n_0 ),
        .D(s00_axi_wdata[0]),
        .Q(slv_reg17[0]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg17_reg[10] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg17[15]_i_1_n_0 ),
        .D(s00_axi_wdata[10]),
        .Q(slv_reg17[10]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg17_reg[11] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg17[15]_i_1_n_0 ),
        .D(s00_axi_wdata[11]),
        .Q(slv_reg17[11]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg17_reg[12] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg17[15]_i_1_n_0 ),
        .D(s00_axi_wdata[12]),
        .Q(slv_reg17[12]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg17_reg[13] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg17[15]_i_1_n_0 ),
        .D(s00_axi_wdata[13]),
        .Q(slv_reg17[13]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg17_reg[14] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg17[15]_i_1_n_0 ),
        .D(s00_axi_wdata[14]),
        .Q(slv_reg17[14]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg17_reg[15] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg17[15]_i_1_n_0 ),
        .D(s00_axi_wdata[15]),
        .Q(slv_reg17[15]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg17_reg[16] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg17[23]_i_1_n_0 ),
        .D(s00_axi_wdata[16]),
        .Q(slv_reg17[16]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg17_reg[17] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg17[23]_i_1_n_0 ),
        .D(s00_axi_wdata[17]),
        .Q(slv_reg17[17]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg17_reg[18] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg17[23]_i_1_n_0 ),
        .D(s00_axi_wdata[18]),
        .Q(slv_reg17[18]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg17_reg[19] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg17[23]_i_1_n_0 ),
        .D(s00_axi_wdata[19]),
        .Q(slv_reg17[19]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg17_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg17[7]_i_1_n_0 ),
        .D(s00_axi_wdata[1]),
        .Q(slv_reg17[1]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg17_reg[20] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg17[23]_i_1_n_0 ),
        .D(s00_axi_wdata[20]),
        .Q(slv_reg17[20]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg17_reg[21] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg17[23]_i_1_n_0 ),
        .D(s00_axi_wdata[21]),
        .Q(slv_reg17[21]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg17_reg[22] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg17[23]_i_1_n_0 ),
        .D(s00_axi_wdata[22]),
        .Q(slv_reg17[22]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg17_reg[23] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg17[23]_i_1_n_0 ),
        .D(s00_axi_wdata[23]),
        .Q(slv_reg17[23]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg17_reg[24] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg17[31]_i_1_n_0 ),
        .D(s00_axi_wdata[24]),
        .Q(slv_reg17[24]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg17_reg[25] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg17[31]_i_1_n_0 ),
        .D(s00_axi_wdata[25]),
        .Q(slv_reg17[25]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg17_reg[26] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg17[31]_i_1_n_0 ),
        .D(s00_axi_wdata[26]),
        .Q(slv_reg17[26]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg17_reg[27] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg17[31]_i_1_n_0 ),
        .D(s00_axi_wdata[27]),
        .Q(slv_reg17[27]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg17_reg[28] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg17[31]_i_1_n_0 ),
        .D(s00_axi_wdata[28]),
        .Q(slv_reg17[28]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg17_reg[29] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg17[31]_i_1_n_0 ),
        .D(s00_axi_wdata[29]),
        .Q(slv_reg17[29]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg17_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg17[7]_i_1_n_0 ),
        .D(s00_axi_wdata[2]),
        .Q(slv_reg17[2]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg17_reg[30] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg17[31]_i_1_n_0 ),
        .D(s00_axi_wdata[30]),
        .Q(slv_reg17[30]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg17_reg[31] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg17[31]_i_1_n_0 ),
        .D(s00_axi_wdata[31]),
        .Q(slv_reg17[31]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg17_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg17[7]_i_1_n_0 ),
        .D(s00_axi_wdata[3]),
        .Q(slv_reg17[3]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg17_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg17[7]_i_1_n_0 ),
        .D(s00_axi_wdata[4]),
        .Q(slv_reg17[4]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg17_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg17[7]_i_1_n_0 ),
        .D(s00_axi_wdata[5]),
        .Q(slv_reg17[5]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg17_reg[6] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg17[7]_i_1_n_0 ),
        .D(s00_axi_wdata[6]),
        .Q(slv_reg17[6]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg17_reg[7] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg17[7]_i_1_n_0 ),
        .D(s00_axi_wdata[7]),
        .Q(slv_reg17[7]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg17_reg[8] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg17[15]_i_1_n_0 ),
        .D(s00_axi_wdata[8]),
        .Q(slv_reg17[8]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg17_reg[9] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg17[15]_i_1_n_0 ),
        .D(s00_axi_wdata[9]),
        .Q(slv_reg17[9]),
        .R(axi_awready_i_1_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    \slv_reg18[15]_i_1 
       (.I0(\slv_reg18[31]_i_2_n_0 ),
        .I1(s00_axi_wstrb[1]),
        .O(\slv_reg18[15]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \slv_reg18[23]_i_1 
       (.I0(\slv_reg18[31]_i_2_n_0 ),
        .I1(s00_axi_wstrb[2]),
        .O(\slv_reg18[23]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \slv_reg18[31]_i_1 
       (.I0(\slv_reg18[31]_i_2_n_0 ),
        .I1(s00_axi_wstrb[3]),
        .O(\slv_reg18[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    \slv_reg18[31]_i_2 
       (.I0(p_0_in[1]),
        .I1(slv_reg_wren),
        .I2(p_0_in[4]),
        .I3(p_0_in[0]),
        .I4(p_0_in[3]),
        .I5(p_0_in[2]),
        .O(\slv_reg18[31]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \slv_reg18[7]_i_1 
       (.I0(\slv_reg18[31]_i_2_n_0 ),
        .I1(s00_axi_wstrb[0]),
        .O(\slv_reg18[7]_i_1_n_0 ));
  FDRE \slv_reg18_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg18[7]_i_1_n_0 ),
        .D(s00_axi_wdata[0]),
        .Q(slv_reg18[0]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg18_reg[10] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg18[15]_i_1_n_0 ),
        .D(s00_axi_wdata[10]),
        .Q(slv_reg18[10]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg18_reg[11] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg18[15]_i_1_n_0 ),
        .D(s00_axi_wdata[11]),
        .Q(slv_reg18[11]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg18_reg[12] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg18[15]_i_1_n_0 ),
        .D(s00_axi_wdata[12]),
        .Q(slv_reg18[12]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg18_reg[13] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg18[15]_i_1_n_0 ),
        .D(s00_axi_wdata[13]),
        .Q(slv_reg18[13]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg18_reg[14] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg18[15]_i_1_n_0 ),
        .D(s00_axi_wdata[14]),
        .Q(slv_reg18[14]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg18_reg[15] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg18[15]_i_1_n_0 ),
        .D(s00_axi_wdata[15]),
        .Q(slv_reg18[15]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg18_reg[16] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg18[23]_i_1_n_0 ),
        .D(s00_axi_wdata[16]),
        .Q(slv_reg18[16]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg18_reg[17] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg18[23]_i_1_n_0 ),
        .D(s00_axi_wdata[17]),
        .Q(slv_reg18[17]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg18_reg[18] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg18[23]_i_1_n_0 ),
        .D(s00_axi_wdata[18]),
        .Q(slv_reg18[18]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg18_reg[19] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg18[23]_i_1_n_0 ),
        .D(s00_axi_wdata[19]),
        .Q(slv_reg18[19]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg18_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg18[7]_i_1_n_0 ),
        .D(s00_axi_wdata[1]),
        .Q(slv_reg18[1]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg18_reg[20] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg18[23]_i_1_n_0 ),
        .D(s00_axi_wdata[20]),
        .Q(slv_reg18[20]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg18_reg[21] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg18[23]_i_1_n_0 ),
        .D(s00_axi_wdata[21]),
        .Q(slv_reg18[21]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg18_reg[22] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg18[23]_i_1_n_0 ),
        .D(s00_axi_wdata[22]),
        .Q(slv_reg18[22]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg18_reg[23] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg18[23]_i_1_n_0 ),
        .D(s00_axi_wdata[23]),
        .Q(slv_reg18[23]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg18_reg[24] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg18[31]_i_1_n_0 ),
        .D(s00_axi_wdata[24]),
        .Q(slv_reg18[24]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg18_reg[25] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg18[31]_i_1_n_0 ),
        .D(s00_axi_wdata[25]),
        .Q(slv_reg18[25]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg18_reg[26] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg18[31]_i_1_n_0 ),
        .D(s00_axi_wdata[26]),
        .Q(slv_reg18[26]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg18_reg[27] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg18[31]_i_1_n_0 ),
        .D(s00_axi_wdata[27]),
        .Q(slv_reg18[27]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg18_reg[28] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg18[31]_i_1_n_0 ),
        .D(s00_axi_wdata[28]),
        .Q(slv_reg18[28]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg18_reg[29] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg18[31]_i_1_n_0 ),
        .D(s00_axi_wdata[29]),
        .Q(slv_reg18[29]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg18_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg18[7]_i_1_n_0 ),
        .D(s00_axi_wdata[2]),
        .Q(slv_reg18[2]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg18_reg[30] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg18[31]_i_1_n_0 ),
        .D(s00_axi_wdata[30]),
        .Q(slv_reg18[30]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg18_reg[31] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg18[31]_i_1_n_0 ),
        .D(s00_axi_wdata[31]),
        .Q(slv_reg18[31]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg18_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg18[7]_i_1_n_0 ),
        .D(s00_axi_wdata[3]),
        .Q(slv_reg18[3]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg18_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg18[7]_i_1_n_0 ),
        .D(s00_axi_wdata[4]),
        .Q(slv_reg18[4]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg18_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg18[7]_i_1_n_0 ),
        .D(s00_axi_wdata[5]),
        .Q(slv_reg18[5]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg18_reg[6] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg18[7]_i_1_n_0 ),
        .D(s00_axi_wdata[6]),
        .Q(slv_reg18[6]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg18_reg[7] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg18[7]_i_1_n_0 ),
        .D(s00_axi_wdata[7]),
        .Q(slv_reg18[7]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg18_reg[8] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg18[15]_i_1_n_0 ),
        .D(s00_axi_wdata[8]),
        .Q(slv_reg18[8]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg18_reg[9] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg18[15]_i_1_n_0 ),
        .D(s00_axi_wdata[9]),
        .Q(slv_reg18[9]),
        .R(axi_awready_i_1_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    \slv_reg19[15]_i_1 
       (.I0(\slv_reg19[31]_i_2_n_0 ),
        .I1(s00_axi_wstrb[1]),
        .O(\slv_reg19[15]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \slv_reg19[23]_i_1 
       (.I0(\slv_reg19[31]_i_2_n_0 ),
        .I1(s00_axi_wstrb[2]),
        .O(\slv_reg19[23]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \slv_reg19[31]_i_1 
       (.I0(\slv_reg19[31]_i_2_n_0 ),
        .I1(s00_axi_wstrb[3]),
        .O(\slv_reg19[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000040000000)) 
    \slv_reg19[31]_i_2 
       (.I0(p_0_in[3]),
        .I1(p_0_in[1]),
        .I2(p_0_in[4]),
        .I3(slv_reg_wren),
        .I4(p_0_in[0]),
        .I5(p_0_in[2]),
        .O(\slv_reg19[31]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \slv_reg19[7]_i_1 
       (.I0(\slv_reg19[31]_i_2_n_0 ),
        .I1(s00_axi_wstrb[0]),
        .O(\slv_reg19[7]_i_1_n_0 ));
  FDRE \slv_reg19_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg19[7]_i_1_n_0 ),
        .D(s00_axi_wdata[0]),
        .Q(slv_reg19[0]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg19_reg[10] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg19[15]_i_1_n_0 ),
        .D(s00_axi_wdata[10]),
        .Q(slv_reg19[10]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg19_reg[11] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg19[15]_i_1_n_0 ),
        .D(s00_axi_wdata[11]),
        .Q(slv_reg19[11]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg19_reg[12] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg19[15]_i_1_n_0 ),
        .D(s00_axi_wdata[12]),
        .Q(slv_reg19[12]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg19_reg[13] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg19[15]_i_1_n_0 ),
        .D(s00_axi_wdata[13]),
        .Q(slv_reg19[13]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg19_reg[14] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg19[15]_i_1_n_0 ),
        .D(s00_axi_wdata[14]),
        .Q(slv_reg19[14]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg19_reg[15] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg19[15]_i_1_n_0 ),
        .D(s00_axi_wdata[15]),
        .Q(slv_reg19[15]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg19_reg[16] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg19[23]_i_1_n_0 ),
        .D(s00_axi_wdata[16]),
        .Q(slv_reg19[16]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg19_reg[17] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg19[23]_i_1_n_0 ),
        .D(s00_axi_wdata[17]),
        .Q(slv_reg19[17]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg19_reg[18] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg19[23]_i_1_n_0 ),
        .D(s00_axi_wdata[18]),
        .Q(slv_reg19[18]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg19_reg[19] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg19[23]_i_1_n_0 ),
        .D(s00_axi_wdata[19]),
        .Q(slv_reg19[19]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg19_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg19[7]_i_1_n_0 ),
        .D(s00_axi_wdata[1]),
        .Q(slv_reg19[1]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg19_reg[20] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg19[23]_i_1_n_0 ),
        .D(s00_axi_wdata[20]),
        .Q(slv_reg19[20]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg19_reg[21] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg19[23]_i_1_n_0 ),
        .D(s00_axi_wdata[21]),
        .Q(slv_reg19[21]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg19_reg[22] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg19[23]_i_1_n_0 ),
        .D(s00_axi_wdata[22]),
        .Q(slv_reg19[22]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg19_reg[23] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg19[23]_i_1_n_0 ),
        .D(s00_axi_wdata[23]),
        .Q(slv_reg19[23]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg19_reg[24] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg19[31]_i_1_n_0 ),
        .D(s00_axi_wdata[24]),
        .Q(slv_reg19[24]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg19_reg[25] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg19[31]_i_1_n_0 ),
        .D(s00_axi_wdata[25]),
        .Q(slv_reg19[25]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg19_reg[26] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg19[31]_i_1_n_0 ),
        .D(s00_axi_wdata[26]),
        .Q(slv_reg19[26]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg19_reg[27] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg19[31]_i_1_n_0 ),
        .D(s00_axi_wdata[27]),
        .Q(slv_reg19[27]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg19_reg[28] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg19[31]_i_1_n_0 ),
        .D(s00_axi_wdata[28]),
        .Q(slv_reg19[28]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg19_reg[29] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg19[31]_i_1_n_0 ),
        .D(s00_axi_wdata[29]),
        .Q(slv_reg19[29]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg19_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg19[7]_i_1_n_0 ),
        .D(s00_axi_wdata[2]),
        .Q(slv_reg19[2]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg19_reg[30] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg19[31]_i_1_n_0 ),
        .D(s00_axi_wdata[30]),
        .Q(slv_reg19[30]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg19_reg[31] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg19[31]_i_1_n_0 ),
        .D(s00_axi_wdata[31]),
        .Q(slv_reg19[31]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg19_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg19[7]_i_1_n_0 ),
        .D(s00_axi_wdata[3]),
        .Q(slv_reg19[3]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg19_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg19[7]_i_1_n_0 ),
        .D(s00_axi_wdata[4]),
        .Q(slv_reg19[4]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg19_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg19[7]_i_1_n_0 ),
        .D(s00_axi_wdata[5]),
        .Q(slv_reg19[5]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg19_reg[6] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg19[7]_i_1_n_0 ),
        .D(s00_axi_wdata[6]),
        .Q(slv_reg19[6]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg19_reg[7] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg19[7]_i_1_n_0 ),
        .D(s00_axi_wdata[7]),
        .Q(slv_reg19[7]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg19_reg[8] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg19[15]_i_1_n_0 ),
        .D(s00_axi_wdata[8]),
        .Q(slv_reg19[8]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg19_reg[9] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg19[15]_i_1_n_0 ),
        .D(s00_axi_wdata[9]),
        .Q(slv_reg19[9]),
        .R(axi_awready_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000020000000000)) 
    \slv_reg1[15]_i_1 
       (.I0(\slv_reg0[31]_i_2_n_0 ),
        .I1(p_0_in[1]),
        .I2(p_0_in[3]),
        .I3(p_0_in[0]),
        .I4(p_0_in[2]),
        .I5(s00_axi_wstrb[1]),
        .O(\slv_reg1[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000020000000000)) 
    \slv_reg1[23]_i_1 
       (.I0(\slv_reg0[31]_i_2_n_0 ),
        .I1(p_0_in[1]),
        .I2(p_0_in[3]),
        .I3(p_0_in[0]),
        .I4(p_0_in[2]),
        .I5(s00_axi_wstrb[2]),
        .O(\slv_reg1[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000020000000000)) 
    \slv_reg1[31]_i_1 
       (.I0(\slv_reg0[31]_i_2_n_0 ),
        .I1(p_0_in[1]),
        .I2(p_0_in[3]),
        .I3(p_0_in[0]),
        .I4(p_0_in[2]),
        .I5(s00_axi_wstrb[3]),
        .O(\slv_reg1[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000020000000000)) 
    \slv_reg1[7]_i_1 
       (.I0(\slv_reg0[31]_i_2_n_0 ),
        .I1(p_0_in[1]),
        .I2(p_0_in[3]),
        .I3(p_0_in[0]),
        .I4(p_0_in[2]),
        .I5(s00_axi_wstrb[0]),
        .O(\slv_reg1[7]_i_1_n_0 ));
  FDRE \slv_reg1_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[7]_i_1_n_0 ),
        .D(s00_axi_wdata[0]),
        .Q(slv_reg1[0]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg1_reg[10] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[15]_i_1_n_0 ),
        .D(s00_axi_wdata[10]),
        .Q(slv_reg1[10]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg1_reg[11] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[15]_i_1_n_0 ),
        .D(s00_axi_wdata[11]),
        .Q(slv_reg1[11]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg1_reg[12] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[15]_i_1_n_0 ),
        .D(s00_axi_wdata[12]),
        .Q(slv_reg1[12]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg1_reg[13] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[15]_i_1_n_0 ),
        .D(s00_axi_wdata[13]),
        .Q(slv_reg1[13]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg1_reg[14] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[15]_i_1_n_0 ),
        .D(s00_axi_wdata[14]),
        .Q(slv_reg1[14]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg1_reg[15] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[15]_i_1_n_0 ),
        .D(s00_axi_wdata[15]),
        .Q(slv_reg1[15]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg1_reg[16] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[23]_i_1_n_0 ),
        .D(s00_axi_wdata[16]),
        .Q(slv_reg1[16]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg1_reg[17] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[23]_i_1_n_0 ),
        .D(s00_axi_wdata[17]),
        .Q(slv_reg1[17]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg1_reg[18] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[23]_i_1_n_0 ),
        .D(s00_axi_wdata[18]),
        .Q(slv_reg1[18]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg1_reg[19] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[23]_i_1_n_0 ),
        .D(s00_axi_wdata[19]),
        .Q(slv_reg1[19]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg1_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[7]_i_1_n_0 ),
        .D(s00_axi_wdata[1]),
        .Q(slv_reg1[1]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg1_reg[20] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[23]_i_1_n_0 ),
        .D(s00_axi_wdata[20]),
        .Q(slv_reg1[20]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg1_reg[21] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[23]_i_1_n_0 ),
        .D(s00_axi_wdata[21]),
        .Q(slv_reg1[21]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg1_reg[22] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[23]_i_1_n_0 ),
        .D(s00_axi_wdata[22]),
        .Q(slv_reg1[22]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg1_reg[23] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[23]_i_1_n_0 ),
        .D(s00_axi_wdata[23]),
        .Q(slv_reg1[23]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg1_reg[24] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[31]_i_1_n_0 ),
        .D(s00_axi_wdata[24]),
        .Q(slv_reg1[24]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg1_reg[25] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[31]_i_1_n_0 ),
        .D(s00_axi_wdata[25]),
        .Q(slv_reg1[25]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg1_reg[26] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[31]_i_1_n_0 ),
        .D(s00_axi_wdata[26]),
        .Q(slv_reg1[26]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg1_reg[27] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[31]_i_1_n_0 ),
        .D(s00_axi_wdata[27]),
        .Q(slv_reg1[27]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg1_reg[28] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[31]_i_1_n_0 ),
        .D(s00_axi_wdata[28]),
        .Q(slv_reg1[28]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg1_reg[29] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[31]_i_1_n_0 ),
        .D(s00_axi_wdata[29]),
        .Q(slv_reg1[29]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg1_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[7]_i_1_n_0 ),
        .D(s00_axi_wdata[2]),
        .Q(slv_reg1[2]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg1_reg[30] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[31]_i_1_n_0 ),
        .D(s00_axi_wdata[30]),
        .Q(slv_reg1[30]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg1_reg[31] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[31]_i_1_n_0 ),
        .D(s00_axi_wdata[31]),
        .Q(slv_reg1[31]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg1_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[7]_i_1_n_0 ),
        .D(s00_axi_wdata[3]),
        .Q(slv_reg1[3]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg1_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[7]_i_1_n_0 ),
        .D(s00_axi_wdata[4]),
        .Q(slv_reg1[4]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg1_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[7]_i_1_n_0 ),
        .D(s00_axi_wdata[5]),
        .Q(slv_reg1[5]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg1_reg[6] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[7]_i_1_n_0 ),
        .D(s00_axi_wdata[6]),
        .Q(slv_reg1[6]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg1_reg[7] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[7]_i_1_n_0 ),
        .D(s00_axi_wdata[7]),
        .Q(slv_reg1[7]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg1_reg[8] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[15]_i_1_n_0 ),
        .D(s00_axi_wdata[8]),
        .Q(slv_reg1[8]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg1_reg[9] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[15]_i_1_n_0 ),
        .D(s00_axi_wdata[9]),
        .Q(slv_reg1[9]),
        .R(axi_awready_i_1_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    \slv_reg20[15]_i_1 
       (.I0(\slv_reg20[31]_i_2_n_0 ),
        .I1(s00_axi_wstrb[1]),
        .O(\slv_reg20[15]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \slv_reg20[23]_i_1 
       (.I0(\slv_reg20[31]_i_2_n_0 ),
        .I1(s00_axi_wstrb[2]),
        .O(\slv_reg20[23]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \slv_reg20[31]_i_1 
       (.I0(\slv_reg20[31]_i_2_n_0 ),
        .I1(s00_axi_wstrb[3]),
        .O(\slv_reg20[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0004000000000000)) 
    \slv_reg20[31]_i_2 
       (.I0(p_0_in[1]),
        .I1(p_0_in[2]),
        .I2(p_0_in[3]),
        .I3(p_0_in[0]),
        .I4(p_0_in[4]),
        .I5(slv_reg_wren),
        .O(\slv_reg20[31]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \slv_reg20[7]_i_1 
       (.I0(\slv_reg20[31]_i_2_n_0 ),
        .I1(s00_axi_wstrb[0]),
        .O(\slv_reg20[7]_i_1_n_0 ));
  FDRE \slv_reg20_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg20[7]_i_1_n_0 ),
        .D(s00_axi_wdata[0]),
        .Q(slv_reg20[0]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg20_reg[10] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg20[15]_i_1_n_0 ),
        .D(s00_axi_wdata[10]),
        .Q(slv_reg20[10]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg20_reg[11] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg20[15]_i_1_n_0 ),
        .D(s00_axi_wdata[11]),
        .Q(slv_reg20[11]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg20_reg[12] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg20[15]_i_1_n_0 ),
        .D(s00_axi_wdata[12]),
        .Q(slv_reg20[12]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg20_reg[13] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg20[15]_i_1_n_0 ),
        .D(s00_axi_wdata[13]),
        .Q(slv_reg20[13]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg20_reg[14] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg20[15]_i_1_n_0 ),
        .D(s00_axi_wdata[14]),
        .Q(slv_reg20[14]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg20_reg[15] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg20[15]_i_1_n_0 ),
        .D(s00_axi_wdata[15]),
        .Q(slv_reg20[15]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg20_reg[16] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg20[23]_i_1_n_0 ),
        .D(s00_axi_wdata[16]),
        .Q(slv_reg20[16]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg20_reg[17] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg20[23]_i_1_n_0 ),
        .D(s00_axi_wdata[17]),
        .Q(slv_reg20[17]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg20_reg[18] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg20[23]_i_1_n_0 ),
        .D(s00_axi_wdata[18]),
        .Q(slv_reg20[18]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg20_reg[19] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg20[23]_i_1_n_0 ),
        .D(s00_axi_wdata[19]),
        .Q(slv_reg20[19]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg20_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg20[7]_i_1_n_0 ),
        .D(s00_axi_wdata[1]),
        .Q(slv_reg20[1]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg20_reg[20] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg20[23]_i_1_n_0 ),
        .D(s00_axi_wdata[20]),
        .Q(slv_reg20[20]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg20_reg[21] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg20[23]_i_1_n_0 ),
        .D(s00_axi_wdata[21]),
        .Q(slv_reg20[21]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg20_reg[22] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg20[23]_i_1_n_0 ),
        .D(s00_axi_wdata[22]),
        .Q(slv_reg20[22]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg20_reg[23] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg20[23]_i_1_n_0 ),
        .D(s00_axi_wdata[23]),
        .Q(slv_reg20[23]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg20_reg[24] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg20[31]_i_1_n_0 ),
        .D(s00_axi_wdata[24]),
        .Q(slv_reg20[24]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg20_reg[25] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg20[31]_i_1_n_0 ),
        .D(s00_axi_wdata[25]),
        .Q(slv_reg20[25]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg20_reg[26] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg20[31]_i_1_n_0 ),
        .D(s00_axi_wdata[26]),
        .Q(slv_reg20[26]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg20_reg[27] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg20[31]_i_1_n_0 ),
        .D(s00_axi_wdata[27]),
        .Q(slv_reg20[27]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg20_reg[28] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg20[31]_i_1_n_0 ),
        .D(s00_axi_wdata[28]),
        .Q(slv_reg20[28]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg20_reg[29] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg20[31]_i_1_n_0 ),
        .D(s00_axi_wdata[29]),
        .Q(slv_reg20[29]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg20_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg20[7]_i_1_n_0 ),
        .D(s00_axi_wdata[2]),
        .Q(slv_reg20[2]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg20_reg[30] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg20[31]_i_1_n_0 ),
        .D(s00_axi_wdata[30]),
        .Q(slv_reg20[30]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg20_reg[31] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg20[31]_i_1_n_0 ),
        .D(s00_axi_wdata[31]),
        .Q(slv_reg20[31]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg20_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg20[7]_i_1_n_0 ),
        .D(s00_axi_wdata[3]),
        .Q(slv_reg20[3]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg20_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg20[7]_i_1_n_0 ),
        .D(s00_axi_wdata[4]),
        .Q(slv_reg20[4]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg20_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg20[7]_i_1_n_0 ),
        .D(s00_axi_wdata[5]),
        .Q(slv_reg20[5]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg20_reg[6] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg20[7]_i_1_n_0 ),
        .D(s00_axi_wdata[6]),
        .Q(slv_reg20[6]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg20_reg[7] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg20[7]_i_1_n_0 ),
        .D(s00_axi_wdata[7]),
        .Q(slv_reg20[7]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg20_reg[8] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg20[15]_i_1_n_0 ),
        .D(s00_axi_wdata[8]),
        .Q(slv_reg20[8]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg20_reg[9] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg20[15]_i_1_n_0 ),
        .D(s00_axi_wdata[9]),
        .Q(slv_reg20[9]),
        .R(axi_awready_i_1_n_0));
  LUT4 #(
    .INIT(16'h8000)) 
    \slv_reg21[15]_i_1 
       (.I0(\slv_reg21[31]_i_2_n_0 ),
        .I1(s00_axi_wstrb[1]),
        .I2(p_0_in[0]),
        .I3(p_0_in[2]),
        .O(\slv_reg21[15]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \slv_reg21[23]_i_1 
       (.I0(\slv_reg21[31]_i_2_n_0 ),
        .I1(s00_axi_wstrb[2]),
        .I2(p_0_in[0]),
        .I3(p_0_in[2]),
        .O(\slv_reg21[23]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \slv_reg21[31]_i_1 
       (.I0(\slv_reg21[31]_i_2_n_0 ),
        .I1(s00_axi_wstrb[3]),
        .I2(p_0_in[0]),
        .I3(p_0_in[2]),
        .O(\slv_reg21[31]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0008)) 
    \slv_reg21[31]_i_2 
       (.I0(slv_reg_wren),
        .I1(p_0_in[4]),
        .I2(p_0_in[1]),
        .I3(p_0_in[3]),
        .O(\slv_reg21[31]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \slv_reg21[7]_i_1 
       (.I0(\slv_reg21[31]_i_2_n_0 ),
        .I1(s00_axi_wstrb[0]),
        .I2(p_0_in[0]),
        .I3(p_0_in[2]),
        .O(\slv_reg21[7]_i_1_n_0 ));
  FDRE \slv_reg21_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg21[7]_i_1_n_0 ),
        .D(s00_axi_wdata[0]),
        .Q(slv_reg21[0]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg21_reg[10] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg21[15]_i_1_n_0 ),
        .D(s00_axi_wdata[10]),
        .Q(slv_reg21[10]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg21_reg[11] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg21[15]_i_1_n_0 ),
        .D(s00_axi_wdata[11]),
        .Q(slv_reg21[11]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg21_reg[12] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg21[15]_i_1_n_0 ),
        .D(s00_axi_wdata[12]),
        .Q(slv_reg21[12]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg21_reg[13] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg21[15]_i_1_n_0 ),
        .D(s00_axi_wdata[13]),
        .Q(slv_reg21[13]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg21_reg[14] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg21[15]_i_1_n_0 ),
        .D(s00_axi_wdata[14]),
        .Q(slv_reg21[14]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg21_reg[15] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg21[15]_i_1_n_0 ),
        .D(s00_axi_wdata[15]),
        .Q(slv_reg21[15]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg21_reg[16] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg21[23]_i_1_n_0 ),
        .D(s00_axi_wdata[16]),
        .Q(slv_reg21[16]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg21_reg[17] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg21[23]_i_1_n_0 ),
        .D(s00_axi_wdata[17]),
        .Q(slv_reg21[17]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg21_reg[18] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg21[23]_i_1_n_0 ),
        .D(s00_axi_wdata[18]),
        .Q(slv_reg21[18]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg21_reg[19] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg21[23]_i_1_n_0 ),
        .D(s00_axi_wdata[19]),
        .Q(slv_reg21[19]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg21_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg21[7]_i_1_n_0 ),
        .D(s00_axi_wdata[1]),
        .Q(slv_reg21[1]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg21_reg[20] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg21[23]_i_1_n_0 ),
        .D(s00_axi_wdata[20]),
        .Q(slv_reg21[20]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg21_reg[21] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg21[23]_i_1_n_0 ),
        .D(s00_axi_wdata[21]),
        .Q(slv_reg21[21]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg21_reg[22] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg21[23]_i_1_n_0 ),
        .D(s00_axi_wdata[22]),
        .Q(slv_reg21[22]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg21_reg[23] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg21[23]_i_1_n_0 ),
        .D(s00_axi_wdata[23]),
        .Q(slv_reg21[23]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg21_reg[24] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg21[31]_i_1_n_0 ),
        .D(s00_axi_wdata[24]),
        .Q(slv_reg21[24]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg21_reg[25] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg21[31]_i_1_n_0 ),
        .D(s00_axi_wdata[25]),
        .Q(slv_reg21[25]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg21_reg[26] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg21[31]_i_1_n_0 ),
        .D(s00_axi_wdata[26]),
        .Q(slv_reg21[26]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg21_reg[27] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg21[31]_i_1_n_0 ),
        .D(s00_axi_wdata[27]),
        .Q(slv_reg21[27]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg21_reg[28] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg21[31]_i_1_n_0 ),
        .D(s00_axi_wdata[28]),
        .Q(slv_reg21[28]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg21_reg[29] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg21[31]_i_1_n_0 ),
        .D(s00_axi_wdata[29]),
        .Q(slv_reg21[29]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg21_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg21[7]_i_1_n_0 ),
        .D(s00_axi_wdata[2]),
        .Q(slv_reg21[2]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg21_reg[30] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg21[31]_i_1_n_0 ),
        .D(s00_axi_wdata[30]),
        .Q(slv_reg21[30]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg21_reg[31] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg21[31]_i_1_n_0 ),
        .D(s00_axi_wdata[31]),
        .Q(slv_reg21[31]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg21_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg21[7]_i_1_n_0 ),
        .D(s00_axi_wdata[3]),
        .Q(slv_reg21[3]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg21_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg21[7]_i_1_n_0 ),
        .D(s00_axi_wdata[4]),
        .Q(slv_reg21[4]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg21_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg21[7]_i_1_n_0 ),
        .D(s00_axi_wdata[5]),
        .Q(slv_reg21[5]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg21_reg[6] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg21[7]_i_1_n_0 ),
        .D(s00_axi_wdata[6]),
        .Q(slv_reg21[6]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg21_reg[7] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg21[7]_i_1_n_0 ),
        .D(s00_axi_wdata[7]),
        .Q(slv_reg21[7]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg21_reg[8] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg21[15]_i_1_n_0 ),
        .D(s00_axi_wdata[8]),
        .Q(slv_reg21[8]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg21_reg[9] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg21[15]_i_1_n_0 ),
        .D(s00_axi_wdata[9]),
        .Q(slv_reg21[9]),
        .R(axi_awready_i_1_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    \slv_reg22[15]_i_1 
       (.I0(\slv_reg22[31]_i_2_n_0 ),
        .I1(s00_axi_wstrb[1]),
        .O(\slv_reg22[15]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \slv_reg22[23]_i_1 
       (.I0(\slv_reg22[31]_i_2_n_0 ),
        .I1(s00_axi_wstrb[2]),
        .O(\slv_reg22[23]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \slv_reg22[31]_i_1 
       (.I0(\slv_reg22[31]_i_2_n_0 ),
        .I1(s00_axi_wstrb[3]),
        .O(\slv_reg22[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000008000000000)) 
    \slv_reg22[31]_i_2 
       (.I0(p_0_in[1]),
        .I1(slv_reg_wren),
        .I2(p_0_in[4]),
        .I3(p_0_in[0]),
        .I4(p_0_in[3]),
        .I5(p_0_in[2]),
        .O(\slv_reg22[31]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \slv_reg22[7]_i_1 
       (.I0(\slv_reg22[31]_i_2_n_0 ),
        .I1(s00_axi_wstrb[0]),
        .O(\slv_reg22[7]_i_1_n_0 ));
  FDRE \slv_reg22_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg22[7]_i_1_n_0 ),
        .D(s00_axi_wdata[0]),
        .Q(slv_reg22[0]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg22_reg[10] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg22[15]_i_1_n_0 ),
        .D(s00_axi_wdata[10]),
        .Q(slv_reg22[10]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg22_reg[11] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg22[15]_i_1_n_0 ),
        .D(s00_axi_wdata[11]),
        .Q(slv_reg22[11]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg22_reg[12] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg22[15]_i_1_n_0 ),
        .D(s00_axi_wdata[12]),
        .Q(slv_reg22[12]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg22_reg[13] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg22[15]_i_1_n_0 ),
        .D(s00_axi_wdata[13]),
        .Q(slv_reg22[13]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg22_reg[14] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg22[15]_i_1_n_0 ),
        .D(s00_axi_wdata[14]),
        .Q(slv_reg22[14]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg22_reg[15] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg22[15]_i_1_n_0 ),
        .D(s00_axi_wdata[15]),
        .Q(slv_reg22[15]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg22_reg[16] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg22[23]_i_1_n_0 ),
        .D(s00_axi_wdata[16]),
        .Q(slv_reg22[16]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg22_reg[17] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg22[23]_i_1_n_0 ),
        .D(s00_axi_wdata[17]),
        .Q(slv_reg22[17]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg22_reg[18] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg22[23]_i_1_n_0 ),
        .D(s00_axi_wdata[18]),
        .Q(slv_reg22[18]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg22_reg[19] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg22[23]_i_1_n_0 ),
        .D(s00_axi_wdata[19]),
        .Q(slv_reg22[19]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg22_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg22[7]_i_1_n_0 ),
        .D(s00_axi_wdata[1]),
        .Q(slv_reg22[1]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg22_reg[20] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg22[23]_i_1_n_0 ),
        .D(s00_axi_wdata[20]),
        .Q(slv_reg22[20]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg22_reg[21] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg22[23]_i_1_n_0 ),
        .D(s00_axi_wdata[21]),
        .Q(slv_reg22[21]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg22_reg[22] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg22[23]_i_1_n_0 ),
        .D(s00_axi_wdata[22]),
        .Q(slv_reg22[22]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg22_reg[23] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg22[23]_i_1_n_0 ),
        .D(s00_axi_wdata[23]),
        .Q(slv_reg22[23]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg22_reg[24] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg22[31]_i_1_n_0 ),
        .D(s00_axi_wdata[24]),
        .Q(slv_reg22[24]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg22_reg[25] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg22[31]_i_1_n_0 ),
        .D(s00_axi_wdata[25]),
        .Q(slv_reg22[25]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg22_reg[26] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg22[31]_i_1_n_0 ),
        .D(s00_axi_wdata[26]),
        .Q(slv_reg22[26]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg22_reg[27] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg22[31]_i_1_n_0 ),
        .D(s00_axi_wdata[27]),
        .Q(slv_reg22[27]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg22_reg[28] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg22[31]_i_1_n_0 ),
        .D(s00_axi_wdata[28]),
        .Q(slv_reg22[28]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg22_reg[29] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg22[31]_i_1_n_0 ),
        .D(s00_axi_wdata[29]),
        .Q(slv_reg22[29]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg22_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg22[7]_i_1_n_0 ),
        .D(s00_axi_wdata[2]),
        .Q(slv_reg22[2]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg22_reg[30] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg22[31]_i_1_n_0 ),
        .D(s00_axi_wdata[30]),
        .Q(slv_reg22[30]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg22_reg[31] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg22[31]_i_1_n_0 ),
        .D(s00_axi_wdata[31]),
        .Q(slv_reg22[31]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg22_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg22[7]_i_1_n_0 ),
        .D(s00_axi_wdata[3]),
        .Q(slv_reg22[3]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg22_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg22[7]_i_1_n_0 ),
        .D(s00_axi_wdata[4]),
        .Q(slv_reg22[4]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg22_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg22[7]_i_1_n_0 ),
        .D(s00_axi_wdata[5]),
        .Q(slv_reg22[5]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg22_reg[6] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg22[7]_i_1_n_0 ),
        .D(s00_axi_wdata[6]),
        .Q(slv_reg22[6]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg22_reg[7] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg22[7]_i_1_n_0 ),
        .D(s00_axi_wdata[7]),
        .Q(slv_reg22[7]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg22_reg[8] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg22[15]_i_1_n_0 ),
        .D(s00_axi_wdata[8]),
        .Q(slv_reg22[8]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg22_reg[9] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg22[15]_i_1_n_0 ),
        .D(s00_axi_wdata[9]),
        .Q(slv_reg22[9]),
        .R(axi_awready_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000004000000000)) 
    \slv_reg2[15]_i_1 
       (.I0(p_0_in[2]),
        .I1(p_0_in[1]),
        .I2(\slv_reg0[31]_i_2_n_0 ),
        .I3(p_0_in[0]),
        .I4(p_0_in[3]),
        .I5(s00_axi_wstrb[1]),
        .O(\slv_reg2[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000004000000000)) 
    \slv_reg2[23]_i_1 
       (.I0(p_0_in[2]),
        .I1(p_0_in[1]),
        .I2(\slv_reg0[31]_i_2_n_0 ),
        .I3(p_0_in[0]),
        .I4(p_0_in[3]),
        .I5(s00_axi_wstrb[2]),
        .O(\slv_reg2[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000004000000000)) 
    \slv_reg2[31]_i_1 
       (.I0(p_0_in[2]),
        .I1(p_0_in[1]),
        .I2(\slv_reg0[31]_i_2_n_0 ),
        .I3(p_0_in[0]),
        .I4(p_0_in[3]),
        .I5(s00_axi_wstrb[3]),
        .O(\slv_reg2[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000004000000000)) 
    \slv_reg2[7]_i_1 
       (.I0(p_0_in[2]),
        .I1(p_0_in[1]),
        .I2(\slv_reg0[31]_i_2_n_0 ),
        .I3(p_0_in[0]),
        .I4(p_0_in[3]),
        .I5(s00_axi_wstrb[0]),
        .O(\slv_reg2[7]_i_1_n_0 ));
  FDRE \slv_reg2_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[7]_i_1_n_0 ),
        .D(s00_axi_wdata[0]),
        .Q(slv_reg2[0]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[10] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[15]_i_1_n_0 ),
        .D(s00_axi_wdata[10]),
        .Q(slv_reg2[10]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[11] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[15]_i_1_n_0 ),
        .D(s00_axi_wdata[11]),
        .Q(slv_reg2[11]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[12] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[15]_i_1_n_0 ),
        .D(s00_axi_wdata[12]),
        .Q(slv_reg2[12]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[13] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[15]_i_1_n_0 ),
        .D(s00_axi_wdata[13]),
        .Q(slv_reg2[13]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[14] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[15]_i_1_n_0 ),
        .D(s00_axi_wdata[14]),
        .Q(slv_reg2[14]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[15] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[15]_i_1_n_0 ),
        .D(s00_axi_wdata[15]),
        .Q(slv_reg2[15]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[16] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[23]_i_1_n_0 ),
        .D(s00_axi_wdata[16]),
        .Q(slv_reg2[16]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[17] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[23]_i_1_n_0 ),
        .D(s00_axi_wdata[17]),
        .Q(slv_reg2[17]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[18] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[23]_i_1_n_0 ),
        .D(s00_axi_wdata[18]),
        .Q(slv_reg2[18]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[19] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[23]_i_1_n_0 ),
        .D(s00_axi_wdata[19]),
        .Q(slv_reg2[19]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[7]_i_1_n_0 ),
        .D(s00_axi_wdata[1]),
        .Q(slv_reg2[1]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[20] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[23]_i_1_n_0 ),
        .D(s00_axi_wdata[20]),
        .Q(slv_reg2[20]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[21] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[23]_i_1_n_0 ),
        .D(s00_axi_wdata[21]),
        .Q(slv_reg2[21]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[22] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[23]_i_1_n_0 ),
        .D(s00_axi_wdata[22]),
        .Q(slv_reg2[22]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[23] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[23]_i_1_n_0 ),
        .D(s00_axi_wdata[23]),
        .Q(slv_reg2[23]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[24] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[31]_i_1_n_0 ),
        .D(s00_axi_wdata[24]),
        .Q(slv_reg2[24]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[25] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[31]_i_1_n_0 ),
        .D(s00_axi_wdata[25]),
        .Q(slv_reg2[25]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[26] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[31]_i_1_n_0 ),
        .D(s00_axi_wdata[26]),
        .Q(slv_reg2[26]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[27] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[31]_i_1_n_0 ),
        .D(s00_axi_wdata[27]),
        .Q(slv_reg2[27]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[28] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[31]_i_1_n_0 ),
        .D(s00_axi_wdata[28]),
        .Q(slv_reg2[28]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[29] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[31]_i_1_n_0 ),
        .D(s00_axi_wdata[29]),
        .Q(slv_reg2[29]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[7]_i_1_n_0 ),
        .D(s00_axi_wdata[2]),
        .Q(slv_reg2[2]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[30] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[31]_i_1_n_0 ),
        .D(s00_axi_wdata[30]),
        .Q(slv_reg2[30]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[31] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[31]_i_1_n_0 ),
        .D(s00_axi_wdata[31]),
        .Q(slv_reg2[31]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[7]_i_1_n_0 ),
        .D(s00_axi_wdata[3]),
        .Q(slv_reg2[3]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[7]_i_1_n_0 ),
        .D(s00_axi_wdata[4]),
        .Q(slv_reg2[4]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[7]_i_1_n_0 ),
        .D(s00_axi_wdata[5]),
        .Q(slv_reg2[5]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[6] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[7]_i_1_n_0 ),
        .D(s00_axi_wdata[6]),
        .Q(slv_reg2[6]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[7] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[7]_i_1_n_0 ),
        .D(s00_axi_wdata[7]),
        .Q(slv_reg2[7]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[8] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[15]_i_1_n_0 ),
        .D(s00_axi_wdata[8]),
        .Q(slv_reg2[8]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[9] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[15]_i_1_n_0 ),
        .D(s00_axi_wdata[9]),
        .Q(slv_reg2[9]),
        .R(axi_awready_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000200000000000)) 
    \slv_reg3[15]_i_1 
       (.I0(p_0_in[0]),
        .I1(p_0_in[2]),
        .I2(p_0_in[1]),
        .I3(\slv_reg0[31]_i_2_n_0 ),
        .I4(p_0_in[3]),
        .I5(s00_axi_wstrb[1]),
        .O(\slv_reg3[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000200000000000)) 
    \slv_reg3[23]_i_1 
       (.I0(p_0_in[0]),
        .I1(p_0_in[2]),
        .I2(p_0_in[1]),
        .I3(\slv_reg0[31]_i_2_n_0 ),
        .I4(p_0_in[3]),
        .I5(s00_axi_wstrb[2]),
        .O(\slv_reg3[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000200000000000)) 
    \slv_reg3[31]_i_1 
       (.I0(p_0_in[0]),
        .I1(p_0_in[2]),
        .I2(p_0_in[1]),
        .I3(\slv_reg0[31]_i_2_n_0 ),
        .I4(p_0_in[3]),
        .I5(s00_axi_wstrb[3]),
        .O(\slv_reg3[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000200000000000)) 
    \slv_reg3[7]_i_1 
       (.I0(p_0_in[0]),
        .I1(p_0_in[2]),
        .I2(p_0_in[1]),
        .I3(\slv_reg0[31]_i_2_n_0 ),
        .I4(p_0_in[3]),
        .I5(s00_axi_wstrb[0]),
        .O(\slv_reg3[7]_i_1_n_0 ));
  FDRE \slv_reg3_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[7]_i_1_n_0 ),
        .D(s00_axi_wdata[0]),
        .Q(slv_reg3[0]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[10] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[15]_i_1_n_0 ),
        .D(s00_axi_wdata[10]),
        .Q(slv_reg3[10]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[11] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[15]_i_1_n_0 ),
        .D(s00_axi_wdata[11]),
        .Q(slv_reg3[11]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[12] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[15]_i_1_n_0 ),
        .D(s00_axi_wdata[12]),
        .Q(slv_reg3[12]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[13] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[15]_i_1_n_0 ),
        .D(s00_axi_wdata[13]),
        .Q(slv_reg3[13]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[14] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[15]_i_1_n_0 ),
        .D(s00_axi_wdata[14]),
        .Q(slv_reg3[14]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[15] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[15]_i_1_n_0 ),
        .D(s00_axi_wdata[15]),
        .Q(slv_reg3[15]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[16] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[23]_i_1_n_0 ),
        .D(s00_axi_wdata[16]),
        .Q(slv_reg3[16]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[17] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[23]_i_1_n_0 ),
        .D(s00_axi_wdata[17]),
        .Q(slv_reg3[17]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[18] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[23]_i_1_n_0 ),
        .D(s00_axi_wdata[18]),
        .Q(slv_reg3[18]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[19] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[23]_i_1_n_0 ),
        .D(s00_axi_wdata[19]),
        .Q(slv_reg3[19]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[7]_i_1_n_0 ),
        .D(s00_axi_wdata[1]),
        .Q(slv_reg3[1]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[20] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[23]_i_1_n_0 ),
        .D(s00_axi_wdata[20]),
        .Q(slv_reg3[20]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[21] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[23]_i_1_n_0 ),
        .D(s00_axi_wdata[21]),
        .Q(slv_reg3[21]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[22] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[23]_i_1_n_0 ),
        .D(s00_axi_wdata[22]),
        .Q(slv_reg3[22]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[23] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[23]_i_1_n_0 ),
        .D(s00_axi_wdata[23]),
        .Q(slv_reg3[23]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[24] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[31]_i_1_n_0 ),
        .D(s00_axi_wdata[24]),
        .Q(slv_reg3[24]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[25] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[31]_i_1_n_0 ),
        .D(s00_axi_wdata[25]),
        .Q(slv_reg3[25]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[26] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[31]_i_1_n_0 ),
        .D(s00_axi_wdata[26]),
        .Q(slv_reg3[26]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[27] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[31]_i_1_n_0 ),
        .D(s00_axi_wdata[27]),
        .Q(slv_reg3[27]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[28] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[31]_i_1_n_0 ),
        .D(s00_axi_wdata[28]),
        .Q(slv_reg3[28]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[29] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[31]_i_1_n_0 ),
        .D(s00_axi_wdata[29]),
        .Q(slv_reg3[29]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[7]_i_1_n_0 ),
        .D(s00_axi_wdata[2]),
        .Q(slv_reg3[2]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[30] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[31]_i_1_n_0 ),
        .D(s00_axi_wdata[30]),
        .Q(slv_reg3[30]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[31] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[31]_i_1_n_0 ),
        .D(s00_axi_wdata[31]),
        .Q(slv_reg3[31]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[7]_i_1_n_0 ),
        .D(s00_axi_wdata[3]),
        .Q(slv_reg3[3]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[7]_i_1_n_0 ),
        .D(s00_axi_wdata[4]),
        .Q(slv_reg3[4]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[7]_i_1_n_0 ),
        .D(s00_axi_wdata[5]),
        .Q(slv_reg3[5]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[6] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[7]_i_1_n_0 ),
        .D(s00_axi_wdata[6]),
        .Q(slv_reg3[6]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[7] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[7]_i_1_n_0 ),
        .D(s00_axi_wdata[7]),
        .Q(slv_reg3[7]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[8] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[15]_i_1_n_0 ),
        .D(s00_axi_wdata[8]),
        .Q(slv_reg3[8]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[9] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[15]_i_1_n_0 ),
        .D(s00_axi_wdata[9]),
        .Q(slv_reg3[9]),
        .R(axi_awready_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000020000000000)) 
    \slv_reg4[15]_i_1 
       (.I0(\slv_reg0[31]_i_2_n_0 ),
        .I1(p_0_in[1]),
        .I2(p_0_in[3]),
        .I3(p_0_in[2]),
        .I4(p_0_in[0]),
        .I5(s00_axi_wstrb[1]),
        .O(\slv_reg4[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000020000000000)) 
    \slv_reg4[23]_i_1 
       (.I0(\slv_reg0[31]_i_2_n_0 ),
        .I1(p_0_in[1]),
        .I2(p_0_in[3]),
        .I3(p_0_in[2]),
        .I4(p_0_in[0]),
        .I5(s00_axi_wstrb[2]),
        .O(\slv_reg4[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000020000000000)) 
    \slv_reg4[31]_i_1 
       (.I0(\slv_reg0[31]_i_2_n_0 ),
        .I1(p_0_in[1]),
        .I2(p_0_in[3]),
        .I3(p_0_in[2]),
        .I4(p_0_in[0]),
        .I5(s00_axi_wstrb[3]),
        .O(\slv_reg4[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000020000000000)) 
    \slv_reg4[7]_i_1 
       (.I0(\slv_reg0[31]_i_2_n_0 ),
        .I1(p_0_in[1]),
        .I2(p_0_in[3]),
        .I3(p_0_in[2]),
        .I4(p_0_in[0]),
        .I5(s00_axi_wstrb[0]),
        .O(\slv_reg4[7]_i_1_n_0 ));
  FDRE \slv_reg4_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg4[7]_i_1_n_0 ),
        .D(s00_axi_wdata[0]),
        .Q(slv_reg4[0]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg4_reg[10] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg4[15]_i_1_n_0 ),
        .D(s00_axi_wdata[10]),
        .Q(slv_reg4[10]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg4_reg[11] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg4[15]_i_1_n_0 ),
        .D(s00_axi_wdata[11]),
        .Q(slv_reg4[11]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg4_reg[12] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg4[15]_i_1_n_0 ),
        .D(s00_axi_wdata[12]),
        .Q(slv_reg4[12]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg4_reg[13] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg4[15]_i_1_n_0 ),
        .D(s00_axi_wdata[13]),
        .Q(slv_reg4[13]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg4_reg[14] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg4[15]_i_1_n_0 ),
        .D(s00_axi_wdata[14]),
        .Q(slv_reg4[14]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg4_reg[15] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg4[15]_i_1_n_0 ),
        .D(s00_axi_wdata[15]),
        .Q(slv_reg4[15]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg4_reg[16] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg4[23]_i_1_n_0 ),
        .D(s00_axi_wdata[16]),
        .Q(slv_reg4[16]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg4_reg[17] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg4[23]_i_1_n_0 ),
        .D(s00_axi_wdata[17]),
        .Q(slv_reg4[17]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg4_reg[18] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg4[23]_i_1_n_0 ),
        .D(s00_axi_wdata[18]),
        .Q(slv_reg4[18]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg4_reg[19] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg4[23]_i_1_n_0 ),
        .D(s00_axi_wdata[19]),
        .Q(slv_reg4[19]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg4_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg4[7]_i_1_n_0 ),
        .D(s00_axi_wdata[1]),
        .Q(slv_reg4[1]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg4_reg[20] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg4[23]_i_1_n_0 ),
        .D(s00_axi_wdata[20]),
        .Q(slv_reg4[20]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg4_reg[21] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg4[23]_i_1_n_0 ),
        .D(s00_axi_wdata[21]),
        .Q(slv_reg4[21]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg4_reg[22] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg4[23]_i_1_n_0 ),
        .D(s00_axi_wdata[22]),
        .Q(slv_reg4[22]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg4_reg[23] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg4[23]_i_1_n_0 ),
        .D(s00_axi_wdata[23]),
        .Q(slv_reg4[23]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg4_reg[24] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg4[31]_i_1_n_0 ),
        .D(s00_axi_wdata[24]),
        .Q(slv_reg4[24]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg4_reg[25] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg4[31]_i_1_n_0 ),
        .D(s00_axi_wdata[25]),
        .Q(slv_reg4[25]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg4_reg[26] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg4[31]_i_1_n_0 ),
        .D(s00_axi_wdata[26]),
        .Q(slv_reg4[26]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg4_reg[27] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg4[31]_i_1_n_0 ),
        .D(s00_axi_wdata[27]),
        .Q(slv_reg4[27]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg4_reg[28] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg4[31]_i_1_n_0 ),
        .D(s00_axi_wdata[28]),
        .Q(slv_reg4[28]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg4_reg[29] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg4[31]_i_1_n_0 ),
        .D(s00_axi_wdata[29]),
        .Q(slv_reg4[29]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg4_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg4[7]_i_1_n_0 ),
        .D(s00_axi_wdata[2]),
        .Q(slv_reg4[2]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg4_reg[30] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg4[31]_i_1_n_0 ),
        .D(s00_axi_wdata[30]),
        .Q(slv_reg4[30]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg4_reg[31] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg4[31]_i_1_n_0 ),
        .D(s00_axi_wdata[31]),
        .Q(slv_reg4[31]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg4_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg4[7]_i_1_n_0 ),
        .D(s00_axi_wdata[3]),
        .Q(slv_reg4[3]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg4_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg4[7]_i_1_n_0 ),
        .D(s00_axi_wdata[4]),
        .Q(slv_reg4[4]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg4_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg4[7]_i_1_n_0 ),
        .D(s00_axi_wdata[5]),
        .Q(slv_reg4[5]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg4_reg[6] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg4[7]_i_1_n_0 ),
        .D(s00_axi_wdata[6]),
        .Q(slv_reg4[6]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg4_reg[7] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg4[7]_i_1_n_0 ),
        .D(s00_axi_wdata[7]),
        .Q(slv_reg4[7]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg4_reg[8] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg4[15]_i_1_n_0 ),
        .D(s00_axi_wdata[8]),
        .Q(slv_reg4[8]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg4_reg[9] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg4[15]_i_1_n_0 ),
        .D(s00_axi_wdata[9]),
        .Q(slv_reg4[9]),
        .R(axi_awready_i_1_n_0));
  LUT6 #(
    .INIT(64'h0200000000000000)) 
    \slv_reg5[15]_i_1 
       (.I0(\slv_reg0[31]_i_2_n_0 ),
        .I1(p_0_in[1]),
        .I2(p_0_in[3]),
        .I3(s00_axi_wstrb[1]),
        .I4(p_0_in[0]),
        .I5(p_0_in[2]),
        .O(\slv_reg5[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0200000000000000)) 
    \slv_reg5[23]_i_1 
       (.I0(\slv_reg0[31]_i_2_n_0 ),
        .I1(p_0_in[1]),
        .I2(p_0_in[3]),
        .I3(s00_axi_wstrb[2]),
        .I4(p_0_in[0]),
        .I5(p_0_in[2]),
        .O(\slv_reg5[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0200000000000000)) 
    \slv_reg5[31]_i_1 
       (.I0(\slv_reg0[31]_i_2_n_0 ),
        .I1(p_0_in[1]),
        .I2(p_0_in[3]),
        .I3(s00_axi_wstrb[3]),
        .I4(p_0_in[0]),
        .I5(p_0_in[2]),
        .O(\slv_reg5[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0200000000000000)) 
    \slv_reg5[7]_i_1 
       (.I0(\slv_reg0[31]_i_2_n_0 ),
        .I1(p_0_in[1]),
        .I2(p_0_in[3]),
        .I3(s00_axi_wstrb[0]),
        .I4(p_0_in[0]),
        .I5(p_0_in[2]),
        .O(\slv_reg5[7]_i_1_n_0 ));
  FDRE \slv_reg5_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg5[7]_i_1_n_0 ),
        .D(s00_axi_wdata[0]),
        .Q(slv_reg5[0]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg5_reg[10] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg5[15]_i_1_n_0 ),
        .D(s00_axi_wdata[10]),
        .Q(slv_reg5[10]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg5_reg[11] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg5[15]_i_1_n_0 ),
        .D(s00_axi_wdata[11]),
        .Q(slv_reg5[11]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg5_reg[12] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg5[15]_i_1_n_0 ),
        .D(s00_axi_wdata[12]),
        .Q(slv_reg5[12]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg5_reg[13] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg5[15]_i_1_n_0 ),
        .D(s00_axi_wdata[13]),
        .Q(slv_reg5[13]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg5_reg[14] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg5[15]_i_1_n_0 ),
        .D(s00_axi_wdata[14]),
        .Q(slv_reg5[14]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg5_reg[15] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg5[15]_i_1_n_0 ),
        .D(s00_axi_wdata[15]),
        .Q(slv_reg5[15]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg5_reg[16] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg5[23]_i_1_n_0 ),
        .D(s00_axi_wdata[16]),
        .Q(slv_reg5[16]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg5_reg[17] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg5[23]_i_1_n_0 ),
        .D(s00_axi_wdata[17]),
        .Q(slv_reg5[17]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg5_reg[18] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg5[23]_i_1_n_0 ),
        .D(s00_axi_wdata[18]),
        .Q(slv_reg5[18]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg5_reg[19] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg5[23]_i_1_n_0 ),
        .D(s00_axi_wdata[19]),
        .Q(slv_reg5[19]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg5_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg5[7]_i_1_n_0 ),
        .D(s00_axi_wdata[1]),
        .Q(slv_reg5[1]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg5_reg[20] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg5[23]_i_1_n_0 ),
        .D(s00_axi_wdata[20]),
        .Q(slv_reg5[20]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg5_reg[21] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg5[23]_i_1_n_0 ),
        .D(s00_axi_wdata[21]),
        .Q(slv_reg5[21]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg5_reg[22] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg5[23]_i_1_n_0 ),
        .D(s00_axi_wdata[22]),
        .Q(slv_reg5[22]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg5_reg[23] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg5[23]_i_1_n_0 ),
        .D(s00_axi_wdata[23]),
        .Q(slv_reg5[23]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg5_reg[24] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg5[31]_i_1_n_0 ),
        .D(s00_axi_wdata[24]),
        .Q(slv_reg5[24]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg5_reg[25] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg5[31]_i_1_n_0 ),
        .D(s00_axi_wdata[25]),
        .Q(slv_reg5[25]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg5_reg[26] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg5[31]_i_1_n_0 ),
        .D(s00_axi_wdata[26]),
        .Q(slv_reg5[26]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg5_reg[27] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg5[31]_i_1_n_0 ),
        .D(s00_axi_wdata[27]),
        .Q(slv_reg5[27]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg5_reg[28] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg5[31]_i_1_n_0 ),
        .D(s00_axi_wdata[28]),
        .Q(slv_reg5[28]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg5_reg[29] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg5[31]_i_1_n_0 ),
        .D(s00_axi_wdata[29]),
        .Q(slv_reg5[29]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg5_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg5[7]_i_1_n_0 ),
        .D(s00_axi_wdata[2]),
        .Q(slv_reg5[2]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg5_reg[30] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg5[31]_i_1_n_0 ),
        .D(s00_axi_wdata[30]),
        .Q(slv_reg5[30]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg5_reg[31] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg5[31]_i_1_n_0 ),
        .D(s00_axi_wdata[31]),
        .Q(slv_reg5[31]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg5_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg5[7]_i_1_n_0 ),
        .D(s00_axi_wdata[3]),
        .Q(slv_reg5[3]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg5_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg5[7]_i_1_n_0 ),
        .D(s00_axi_wdata[4]),
        .Q(slv_reg5[4]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg5_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg5[7]_i_1_n_0 ),
        .D(s00_axi_wdata[5]),
        .Q(slv_reg5[5]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg5_reg[6] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg5[7]_i_1_n_0 ),
        .D(s00_axi_wdata[6]),
        .Q(slv_reg5[6]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg5_reg[7] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg5[7]_i_1_n_0 ),
        .D(s00_axi_wdata[7]),
        .Q(slv_reg5[7]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg5_reg[8] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg5[15]_i_1_n_0 ),
        .D(s00_axi_wdata[8]),
        .Q(slv_reg5[8]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg5_reg[9] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg5[15]_i_1_n_0 ),
        .D(s00_axi_wdata[9]),
        .Q(slv_reg5[9]),
        .R(axi_awready_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000008000000000)) 
    \slv_reg6[15]_i_1 
       (.I0(p_0_in[2]),
        .I1(p_0_in[1]),
        .I2(\slv_reg0[31]_i_2_n_0 ),
        .I3(p_0_in[0]),
        .I4(p_0_in[3]),
        .I5(s00_axi_wstrb[1]),
        .O(\slv_reg6[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000008000000000)) 
    \slv_reg6[23]_i_1 
       (.I0(p_0_in[2]),
        .I1(p_0_in[1]),
        .I2(\slv_reg0[31]_i_2_n_0 ),
        .I3(p_0_in[0]),
        .I4(p_0_in[3]),
        .I5(s00_axi_wstrb[2]),
        .O(\slv_reg6[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000008000000000)) 
    \slv_reg6[31]_i_1 
       (.I0(p_0_in[2]),
        .I1(p_0_in[1]),
        .I2(\slv_reg0[31]_i_2_n_0 ),
        .I3(p_0_in[0]),
        .I4(p_0_in[3]),
        .I5(s00_axi_wstrb[3]),
        .O(\slv_reg6[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000008000000000)) 
    \slv_reg6[7]_i_1 
       (.I0(p_0_in[2]),
        .I1(p_0_in[1]),
        .I2(\slv_reg0[31]_i_2_n_0 ),
        .I3(p_0_in[0]),
        .I4(p_0_in[3]),
        .I5(s00_axi_wstrb[0]),
        .O(\slv_reg6[7]_i_1_n_0 ));
  FDRE \slv_reg6_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg6[7]_i_1_n_0 ),
        .D(s00_axi_wdata[0]),
        .Q(slv_reg6[0]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg6_reg[10] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg6[15]_i_1_n_0 ),
        .D(s00_axi_wdata[10]),
        .Q(slv_reg6[10]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg6_reg[11] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg6[15]_i_1_n_0 ),
        .D(s00_axi_wdata[11]),
        .Q(slv_reg6[11]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg6_reg[12] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg6[15]_i_1_n_0 ),
        .D(s00_axi_wdata[12]),
        .Q(slv_reg6[12]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg6_reg[13] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg6[15]_i_1_n_0 ),
        .D(s00_axi_wdata[13]),
        .Q(slv_reg6[13]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg6_reg[14] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg6[15]_i_1_n_0 ),
        .D(s00_axi_wdata[14]),
        .Q(slv_reg6[14]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg6_reg[15] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg6[15]_i_1_n_0 ),
        .D(s00_axi_wdata[15]),
        .Q(slv_reg6[15]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg6_reg[16] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg6[23]_i_1_n_0 ),
        .D(s00_axi_wdata[16]),
        .Q(slv_reg6[16]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg6_reg[17] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg6[23]_i_1_n_0 ),
        .D(s00_axi_wdata[17]),
        .Q(slv_reg6[17]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg6_reg[18] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg6[23]_i_1_n_0 ),
        .D(s00_axi_wdata[18]),
        .Q(slv_reg6[18]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg6_reg[19] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg6[23]_i_1_n_0 ),
        .D(s00_axi_wdata[19]),
        .Q(slv_reg6[19]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg6_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg6[7]_i_1_n_0 ),
        .D(s00_axi_wdata[1]),
        .Q(slv_reg6[1]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg6_reg[20] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg6[23]_i_1_n_0 ),
        .D(s00_axi_wdata[20]),
        .Q(slv_reg6[20]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg6_reg[21] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg6[23]_i_1_n_0 ),
        .D(s00_axi_wdata[21]),
        .Q(slv_reg6[21]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg6_reg[22] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg6[23]_i_1_n_0 ),
        .D(s00_axi_wdata[22]),
        .Q(slv_reg6[22]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg6_reg[23] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg6[23]_i_1_n_0 ),
        .D(s00_axi_wdata[23]),
        .Q(slv_reg6[23]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg6_reg[24] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg6[31]_i_1_n_0 ),
        .D(s00_axi_wdata[24]),
        .Q(slv_reg6[24]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg6_reg[25] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg6[31]_i_1_n_0 ),
        .D(s00_axi_wdata[25]),
        .Q(slv_reg6[25]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg6_reg[26] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg6[31]_i_1_n_0 ),
        .D(s00_axi_wdata[26]),
        .Q(slv_reg6[26]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg6_reg[27] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg6[31]_i_1_n_0 ),
        .D(s00_axi_wdata[27]),
        .Q(slv_reg6[27]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg6_reg[28] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg6[31]_i_1_n_0 ),
        .D(s00_axi_wdata[28]),
        .Q(slv_reg6[28]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg6_reg[29] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg6[31]_i_1_n_0 ),
        .D(s00_axi_wdata[29]),
        .Q(slv_reg6[29]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg6_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg6[7]_i_1_n_0 ),
        .D(s00_axi_wdata[2]),
        .Q(slv_reg6[2]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg6_reg[30] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg6[31]_i_1_n_0 ),
        .D(s00_axi_wdata[30]),
        .Q(slv_reg6[30]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg6_reg[31] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg6[31]_i_1_n_0 ),
        .D(s00_axi_wdata[31]),
        .Q(slv_reg6[31]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg6_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg6[7]_i_1_n_0 ),
        .D(s00_axi_wdata[3]),
        .Q(slv_reg6[3]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg6_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg6[7]_i_1_n_0 ),
        .D(s00_axi_wdata[4]),
        .Q(slv_reg6[4]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg6_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg6[7]_i_1_n_0 ),
        .D(s00_axi_wdata[5]),
        .Q(slv_reg6[5]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg6_reg[6] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg6[7]_i_1_n_0 ),
        .D(s00_axi_wdata[6]),
        .Q(slv_reg6[6]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg6_reg[7] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg6[7]_i_1_n_0 ),
        .D(s00_axi_wdata[7]),
        .Q(slv_reg6[7]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg6_reg[8] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg6[15]_i_1_n_0 ),
        .D(s00_axi_wdata[8]),
        .Q(slv_reg6[8]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg6_reg[9] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg6[15]_i_1_n_0 ),
        .D(s00_axi_wdata[9]),
        .Q(slv_reg6[9]),
        .R(axi_awready_i_1_n_0));
  LUT6 #(
    .INIT(64'h0080000000000000)) 
    \slv_reg7[15]_i_1 
       (.I0(s00_axi_wstrb[1]),
        .I1(p_0_in[0]),
        .I2(p_0_in[2]),
        .I3(p_0_in[3]),
        .I4(\slv_reg0[31]_i_2_n_0 ),
        .I5(p_0_in[1]),
        .O(\slv_reg7[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0080000000000000)) 
    \slv_reg7[23]_i_1 
       (.I0(s00_axi_wstrb[2]),
        .I1(p_0_in[0]),
        .I2(p_0_in[2]),
        .I3(p_0_in[3]),
        .I4(\slv_reg0[31]_i_2_n_0 ),
        .I5(p_0_in[1]),
        .O(\slv_reg7[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0080000000000000)) 
    \slv_reg7[31]_i_1 
       (.I0(s00_axi_wstrb[3]),
        .I1(p_0_in[0]),
        .I2(p_0_in[2]),
        .I3(p_0_in[3]),
        .I4(\slv_reg0[31]_i_2_n_0 ),
        .I5(p_0_in[1]),
        .O(\slv_reg7[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0080000000000000)) 
    \slv_reg7[7]_i_1 
       (.I0(s00_axi_wstrb[0]),
        .I1(p_0_in[0]),
        .I2(p_0_in[2]),
        .I3(p_0_in[3]),
        .I4(\slv_reg0[31]_i_2_n_0 ),
        .I5(p_0_in[1]),
        .O(\slv_reg7[7]_i_1_n_0 ));
  FDRE \slv_reg7_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg7[7]_i_1_n_0 ),
        .D(s00_axi_wdata[0]),
        .Q(slv_reg7[0]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg7_reg[10] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg7[15]_i_1_n_0 ),
        .D(s00_axi_wdata[10]),
        .Q(slv_reg7[10]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg7_reg[11] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg7[15]_i_1_n_0 ),
        .D(s00_axi_wdata[11]),
        .Q(slv_reg7[11]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg7_reg[12] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg7[15]_i_1_n_0 ),
        .D(s00_axi_wdata[12]),
        .Q(slv_reg7[12]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg7_reg[13] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg7[15]_i_1_n_0 ),
        .D(s00_axi_wdata[13]),
        .Q(slv_reg7[13]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg7_reg[14] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg7[15]_i_1_n_0 ),
        .D(s00_axi_wdata[14]),
        .Q(slv_reg7[14]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg7_reg[15] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg7[15]_i_1_n_0 ),
        .D(s00_axi_wdata[15]),
        .Q(slv_reg7[15]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg7_reg[16] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg7[23]_i_1_n_0 ),
        .D(s00_axi_wdata[16]),
        .Q(slv_reg7[16]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg7_reg[17] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg7[23]_i_1_n_0 ),
        .D(s00_axi_wdata[17]),
        .Q(slv_reg7[17]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg7_reg[18] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg7[23]_i_1_n_0 ),
        .D(s00_axi_wdata[18]),
        .Q(slv_reg7[18]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg7_reg[19] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg7[23]_i_1_n_0 ),
        .D(s00_axi_wdata[19]),
        .Q(slv_reg7[19]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg7_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg7[7]_i_1_n_0 ),
        .D(s00_axi_wdata[1]),
        .Q(slv_reg7[1]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg7_reg[20] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg7[23]_i_1_n_0 ),
        .D(s00_axi_wdata[20]),
        .Q(slv_reg7[20]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg7_reg[21] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg7[23]_i_1_n_0 ),
        .D(s00_axi_wdata[21]),
        .Q(slv_reg7[21]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg7_reg[22] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg7[23]_i_1_n_0 ),
        .D(s00_axi_wdata[22]),
        .Q(slv_reg7[22]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg7_reg[23] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg7[23]_i_1_n_0 ),
        .D(s00_axi_wdata[23]),
        .Q(slv_reg7[23]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg7_reg[24] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg7[31]_i_1_n_0 ),
        .D(s00_axi_wdata[24]),
        .Q(slv_reg7[24]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg7_reg[25] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg7[31]_i_1_n_0 ),
        .D(s00_axi_wdata[25]),
        .Q(slv_reg7[25]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg7_reg[26] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg7[31]_i_1_n_0 ),
        .D(s00_axi_wdata[26]),
        .Q(slv_reg7[26]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg7_reg[27] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg7[31]_i_1_n_0 ),
        .D(s00_axi_wdata[27]),
        .Q(slv_reg7[27]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg7_reg[28] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg7[31]_i_1_n_0 ),
        .D(s00_axi_wdata[28]),
        .Q(slv_reg7[28]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg7_reg[29] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg7[31]_i_1_n_0 ),
        .D(s00_axi_wdata[29]),
        .Q(slv_reg7[29]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg7_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg7[7]_i_1_n_0 ),
        .D(s00_axi_wdata[2]),
        .Q(slv_reg7[2]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg7_reg[30] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg7[31]_i_1_n_0 ),
        .D(s00_axi_wdata[30]),
        .Q(slv_reg7[30]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg7_reg[31] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg7[31]_i_1_n_0 ),
        .D(s00_axi_wdata[31]),
        .Q(slv_reg7[31]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg7_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg7[7]_i_1_n_0 ),
        .D(s00_axi_wdata[3]),
        .Q(slv_reg7[3]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg7_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg7[7]_i_1_n_0 ),
        .D(s00_axi_wdata[4]),
        .Q(slv_reg7[4]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg7_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg7[7]_i_1_n_0 ),
        .D(s00_axi_wdata[5]),
        .Q(slv_reg7[5]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg7_reg[6] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg7[7]_i_1_n_0 ),
        .D(s00_axi_wdata[6]),
        .Q(slv_reg7[6]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg7_reg[7] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg7[7]_i_1_n_0 ),
        .D(s00_axi_wdata[7]),
        .Q(slv_reg7[7]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg7_reg[8] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg7[15]_i_1_n_0 ),
        .D(s00_axi_wdata[8]),
        .Q(slv_reg7[8]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg7_reg[9] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg7[15]_i_1_n_0 ),
        .D(s00_axi_wdata[9]),
        .Q(slv_reg7[9]),
        .R(axi_awready_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    \slv_reg8[15]_i_1 
       (.I0(p_0_in[3]),
        .I1(\slv_reg0[31]_i_2_n_0 ),
        .I2(p_0_in[1]),
        .I3(p_0_in[2]),
        .I4(p_0_in[0]),
        .I5(s00_axi_wstrb[1]),
        .O(\slv_reg8[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    \slv_reg8[23]_i_1 
       (.I0(p_0_in[3]),
        .I1(\slv_reg0[31]_i_2_n_0 ),
        .I2(p_0_in[1]),
        .I3(p_0_in[2]),
        .I4(p_0_in[0]),
        .I5(s00_axi_wstrb[2]),
        .O(\slv_reg8[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    \slv_reg8[31]_i_1 
       (.I0(p_0_in[3]),
        .I1(\slv_reg0[31]_i_2_n_0 ),
        .I2(p_0_in[1]),
        .I3(p_0_in[2]),
        .I4(p_0_in[0]),
        .I5(s00_axi_wstrb[3]),
        .O(\slv_reg8[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    \slv_reg8[7]_i_1 
       (.I0(p_0_in[3]),
        .I1(\slv_reg0[31]_i_2_n_0 ),
        .I2(p_0_in[1]),
        .I3(p_0_in[2]),
        .I4(p_0_in[0]),
        .I5(s00_axi_wstrb[0]),
        .O(\slv_reg8[7]_i_1_n_0 ));
  FDRE \slv_reg8_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg8[7]_i_1_n_0 ),
        .D(s00_axi_wdata[0]),
        .Q(slv_reg8[0]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg8_reg[10] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg8[15]_i_1_n_0 ),
        .D(s00_axi_wdata[10]),
        .Q(slv_reg8[10]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg8_reg[11] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg8[15]_i_1_n_0 ),
        .D(s00_axi_wdata[11]),
        .Q(slv_reg8[11]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg8_reg[12] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg8[15]_i_1_n_0 ),
        .D(s00_axi_wdata[12]),
        .Q(slv_reg8[12]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg8_reg[13] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg8[15]_i_1_n_0 ),
        .D(s00_axi_wdata[13]),
        .Q(slv_reg8[13]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg8_reg[14] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg8[15]_i_1_n_0 ),
        .D(s00_axi_wdata[14]),
        .Q(slv_reg8[14]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg8_reg[15] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg8[15]_i_1_n_0 ),
        .D(s00_axi_wdata[15]),
        .Q(slv_reg8[15]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg8_reg[16] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg8[23]_i_1_n_0 ),
        .D(s00_axi_wdata[16]),
        .Q(slv_reg8[16]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg8_reg[17] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg8[23]_i_1_n_0 ),
        .D(s00_axi_wdata[17]),
        .Q(slv_reg8[17]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg8_reg[18] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg8[23]_i_1_n_0 ),
        .D(s00_axi_wdata[18]),
        .Q(slv_reg8[18]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg8_reg[19] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg8[23]_i_1_n_0 ),
        .D(s00_axi_wdata[19]),
        .Q(slv_reg8[19]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg8_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg8[7]_i_1_n_0 ),
        .D(s00_axi_wdata[1]),
        .Q(slv_reg8[1]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg8_reg[20] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg8[23]_i_1_n_0 ),
        .D(s00_axi_wdata[20]),
        .Q(slv_reg8[20]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg8_reg[21] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg8[23]_i_1_n_0 ),
        .D(s00_axi_wdata[21]),
        .Q(slv_reg8[21]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg8_reg[22] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg8[23]_i_1_n_0 ),
        .D(s00_axi_wdata[22]),
        .Q(slv_reg8[22]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg8_reg[23] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg8[23]_i_1_n_0 ),
        .D(s00_axi_wdata[23]),
        .Q(slv_reg8[23]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg8_reg[24] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg8[31]_i_1_n_0 ),
        .D(s00_axi_wdata[24]),
        .Q(slv_reg8[24]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg8_reg[25] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg8[31]_i_1_n_0 ),
        .D(s00_axi_wdata[25]),
        .Q(slv_reg8[25]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg8_reg[26] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg8[31]_i_1_n_0 ),
        .D(s00_axi_wdata[26]),
        .Q(slv_reg8[26]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg8_reg[27] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg8[31]_i_1_n_0 ),
        .D(s00_axi_wdata[27]),
        .Q(slv_reg8[27]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg8_reg[28] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg8[31]_i_1_n_0 ),
        .D(s00_axi_wdata[28]),
        .Q(slv_reg8[28]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg8_reg[29] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg8[31]_i_1_n_0 ),
        .D(s00_axi_wdata[29]),
        .Q(slv_reg8[29]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg8_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg8[7]_i_1_n_0 ),
        .D(s00_axi_wdata[2]),
        .Q(slv_reg8[2]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg8_reg[30] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg8[31]_i_1_n_0 ),
        .D(s00_axi_wdata[30]),
        .Q(slv_reg8[30]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg8_reg[31] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg8[31]_i_1_n_0 ),
        .D(s00_axi_wdata[31]),
        .Q(slv_reg8[31]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg8_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg8[7]_i_1_n_0 ),
        .D(s00_axi_wdata[3]),
        .Q(slv_reg8[3]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg8_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg8[7]_i_1_n_0 ),
        .D(s00_axi_wdata[4]),
        .Q(slv_reg8[4]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg8_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg8[7]_i_1_n_0 ),
        .D(s00_axi_wdata[5]),
        .Q(slv_reg8[5]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg8_reg[6] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg8[7]_i_1_n_0 ),
        .D(s00_axi_wdata[6]),
        .Q(slv_reg8[6]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg8_reg[7] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg8[7]_i_1_n_0 ),
        .D(s00_axi_wdata[7]),
        .Q(slv_reg8[7]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg8_reg[8] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg8[15]_i_1_n_0 ),
        .D(s00_axi_wdata[8]),
        .Q(slv_reg8[8]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg8_reg[9] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg8[15]_i_1_n_0 ),
        .D(s00_axi_wdata[9]),
        .Q(slv_reg8[9]),
        .R(axi_awready_i_1_n_0));
endmodule

(* ORIG_REF_NAME = "axi_protocol_converter_v2_1_19_axi_protocol_converter" *) 
module design_1_axi_protocol_converter_v2_1_19_axi_protocol_converter
   (s_axi_bvalid,
    s_axi_awready,
    s_axi_arready,
    m_axi_awprot,
    m_axi_awaddr,
    m_axi_arprot,
    m_axi_araddr,
    s_axi_bid,
    s_axi_bresp,
    s_axi_rvalid,
    s_axi_rid,
    s_axi_rlast,
    s_axi_rresp,
    s_axi_rdata,
    m_axi_bready,
    m_axi_arvalid,
    m_axi_rready,
    m_axi_awvalid,
    s_axi_bready,
    s_axi_awvalid,
    s_axi_arvalid,
    aclk,
    in,
    s_axi_awid,
    s_axi_awlen,
    s_axi_awburst,
    s_axi_awsize,
    s_axi_awprot,
    s_axi_awaddr,
    m_axi_bresp,
    s_axi_arid,
    s_axi_arlen,
    s_axi_arburst,
    s_axi_arsize,
    s_axi_arprot,
    s_axi_araddr,
    m_axi_arready,
    m_axi_awready,
    m_axi_bvalid,
    s_axi_rready,
    m_axi_rvalid,
    aresetn);
  output s_axi_bvalid;
  output s_axi_awready;
  output s_axi_arready;
  output [2:0]m_axi_awprot;
  output [31:0]m_axi_awaddr;
  output [2:0]m_axi_arprot;
  output [31:0]m_axi_araddr;
  output [11:0]s_axi_bid;
  output [1:0]s_axi_bresp;
  output s_axi_rvalid;
  output [11:0]s_axi_rid;
  output s_axi_rlast;
  output [1:0]s_axi_rresp;
  output [31:0]s_axi_rdata;
  output m_axi_bready;
  output m_axi_arvalid;
  output m_axi_rready;
  output m_axi_awvalid;
  input s_axi_bready;
  input s_axi_awvalid;
  input s_axi_arvalid;
  input aclk;
  input [33:0]in;
  input [11:0]s_axi_awid;
  input [3:0]s_axi_awlen;
  input [1:0]s_axi_awburst;
  input [1:0]s_axi_awsize;
  input [2:0]s_axi_awprot;
  input [31:0]s_axi_awaddr;
  input [1:0]m_axi_bresp;
  input [11:0]s_axi_arid;
  input [3:0]s_axi_arlen;
  input [1:0]s_axi_arburst;
  input [1:0]s_axi_arsize;
  input [2:0]s_axi_arprot;
  input [31:0]s_axi_araddr;
  input m_axi_arready;
  input m_axi_awready;
  input m_axi_bvalid;
  input s_axi_rready;
  input m_axi_rvalid;
  input aresetn;

  wire aclk;
  wire aresetn;
  wire [33:0]in;
  wire [31:0]m_axi_araddr;
  wire [2:0]m_axi_arprot;
  wire m_axi_arready;
  wire m_axi_arvalid;
  wire [31:0]m_axi_awaddr;
  wire [2:0]m_axi_awprot;
  wire m_axi_awready;
  wire m_axi_awvalid;
  wire m_axi_bready;
  wire [1:0]m_axi_bresp;
  wire m_axi_bvalid;
  wire m_axi_rready;
  wire m_axi_rvalid;
  wire [31:0]s_axi_araddr;
  wire [1:0]s_axi_arburst;
  wire [11:0]s_axi_arid;
  wire [3:0]s_axi_arlen;
  wire [2:0]s_axi_arprot;
  wire s_axi_arready;
  wire [1:0]s_axi_arsize;
  wire s_axi_arvalid;
  wire [31:0]s_axi_awaddr;
  wire [1:0]s_axi_awburst;
  wire [11:0]s_axi_awid;
  wire [3:0]s_axi_awlen;
  wire [2:0]s_axi_awprot;
  wire s_axi_awready;
  wire [1:0]s_axi_awsize;
  wire s_axi_awvalid;
  wire [11:0]s_axi_bid;
  wire s_axi_bready;
  wire [1:0]s_axi_bresp;
  wire s_axi_bvalid;
  wire [31:0]s_axi_rdata;
  wire [11:0]s_axi_rid;
  wire s_axi_rlast;
  wire s_axi_rready;
  wire [1:0]s_axi_rresp;
  wire s_axi_rvalid;

  design_1_axi_protocol_converter_v2_1_19_b2s \gen_axilite.gen_b2s_conv.axilite_b2s 
       (.Q({m_axi_awprot,m_axi_awaddr[31:12]}),
        .aclk(aclk),
        .aresetn(aresetn),
        .in(in),
        .m_axi_araddr(m_axi_araddr[11:0]),
        .m_axi_arready(m_axi_arready),
        .m_axi_arvalid(m_axi_arvalid),
        .m_axi_awaddr(m_axi_awaddr[11:0]),
        .m_axi_awready(m_axi_awready),
        .m_axi_awvalid(m_axi_awvalid),
        .m_axi_bready(m_axi_bready),
        .m_axi_bresp(m_axi_bresp),
        .m_axi_bvalid(m_axi_bvalid),
        .m_axi_rready(m_axi_rready),
        .m_axi_rvalid(m_axi_rvalid),
        .\m_payload_i_reg[13] ({s_axi_bid,s_axi_bresp}),
        .\m_payload_i_reg[34] ({m_axi_arprot,m_axi_araddr[31:12]}),
        .\m_payload_i_reg[46] ({s_axi_rid,s_axi_rlast,s_axi_rresp,s_axi_rdata}),
        .s_axi_araddr(s_axi_araddr),
        .s_axi_arburst(s_axi_arburst),
        .s_axi_arid(s_axi_arid),
        .s_axi_arlen(s_axi_arlen),
        .s_axi_arprot(s_axi_arprot),
        .s_axi_arready(s_axi_arready),
        .s_axi_arsize(s_axi_arsize),
        .s_axi_arvalid(s_axi_arvalid),
        .s_axi_awaddr(s_axi_awaddr),
        .s_axi_awburst(s_axi_awburst),
        .s_axi_awid(s_axi_awid),
        .s_axi_awlen(s_axi_awlen),
        .s_axi_awprot(s_axi_awprot),
        .s_axi_awready(s_axi_awready),
        .s_axi_awsize(s_axi_awsize),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_bready(s_axi_bready),
        .s_axi_bvalid(s_axi_bvalid),
        .s_axi_rready(s_axi_rready),
        .s_axi_rvalid(s_axi_rvalid));
endmodule

(* ORIG_REF_NAME = "axi_protocol_converter_v2_1_19_b2s" *) 
module design_1_axi_protocol_converter_v2_1_19_b2s
   (s_axi_bvalid,
    s_axi_awready,
    s_axi_arready,
    Q,
    \m_payload_i_reg[34] ,
    \m_payload_i_reg[13] ,
    s_axi_rvalid,
    \m_payload_i_reg[46] ,
    m_axi_bready,
    m_axi_arvalid,
    m_axi_rready,
    m_axi_awvalid,
    m_axi_awaddr,
    m_axi_araddr,
    s_axi_bready,
    s_axi_awvalid,
    s_axi_arvalid,
    aclk,
    in,
    s_axi_awid,
    s_axi_awlen,
    s_axi_awburst,
    s_axi_awsize,
    s_axi_awprot,
    s_axi_awaddr,
    m_axi_bresp,
    s_axi_arid,
    s_axi_arlen,
    s_axi_arburst,
    s_axi_arsize,
    s_axi_arprot,
    s_axi_araddr,
    m_axi_arready,
    m_axi_awready,
    m_axi_bvalid,
    s_axi_rready,
    m_axi_rvalid,
    aresetn);
  output s_axi_bvalid;
  output s_axi_awready;
  output s_axi_arready;
  output [22:0]Q;
  output [22:0]\m_payload_i_reg[34] ;
  output [13:0]\m_payload_i_reg[13] ;
  output s_axi_rvalid;
  output [46:0]\m_payload_i_reg[46] ;
  output m_axi_bready;
  output m_axi_arvalid;
  output m_axi_rready;
  output m_axi_awvalid;
  output [11:0]m_axi_awaddr;
  output [11:0]m_axi_araddr;
  input s_axi_bready;
  input s_axi_awvalid;
  input s_axi_arvalid;
  input aclk;
  input [33:0]in;
  input [11:0]s_axi_awid;
  input [3:0]s_axi_awlen;
  input [1:0]s_axi_awburst;
  input [1:0]s_axi_awsize;
  input [2:0]s_axi_awprot;
  input [31:0]s_axi_awaddr;
  input [1:0]m_axi_bresp;
  input [11:0]s_axi_arid;
  input [3:0]s_axi_arlen;
  input [1:0]s_axi_arburst;
  input [1:0]s_axi_arsize;
  input [2:0]s_axi_arprot;
  input [31:0]s_axi_araddr;
  input m_axi_arready;
  input m_axi_awready;
  input m_axi_bvalid;
  input s_axi_rready;
  input m_axi_rvalid;
  input aresetn;

  wire [22:0]Q;
  wire \RD.ar_channel_0_n_1 ;
  wire \RD.ar_channel_0_n_14 ;
  wire \RD.ar_channel_0_n_16 ;
  wire \RD.ar_channel_0_n_17 ;
  wire \RD.ar_channel_0_n_18 ;
  wire \RD.ar_channel_0_n_19 ;
  wire \RD.ar_channel_0_n_20 ;
  wire \RD.ar_channel_0_n_21 ;
  wire \RD.ar_channel_0_n_22 ;
  wire \RD.ar_channel_0_n_23 ;
  wire \RD.ar_channel_0_n_24 ;
  wire \RD.ar_channel_0_n_25 ;
  wire \RD.ar_channel_0_n_26 ;
  wire \RD.ar_channel_0_n_27 ;
  wire \RD.ar_channel_0_n_28 ;
  wire \RD.ar_channel_0_n_29 ;
  wire \RD.ar_channel_0_n_30 ;
  wire \RD.ar_channel_0_n_31 ;
  wire \RD.ar_channel_0_n_32 ;
  wire \RD.ar_channel_0_n_33 ;
  wire \RD.ar_channel_0_n_34 ;
  wire \RD.ar_channel_0_n_35 ;
  wire \RD.ar_channel_0_n_36 ;
  wire \RD.ar_channel_0_n_37 ;
  wire \RD.ar_channel_0_n_38 ;
  wire \RD.ar_channel_0_n_39 ;
  wire \RD.ar_channel_0_n_56 ;
  wire \RD.ar_channel_0_n_57 ;
  wire \RD.ar_channel_0_n_58 ;
  wire \RD.ar_channel_0_n_59 ;
  wire \RD.ar_channel_0_n_6 ;
  wire \RD.r_channel_0_n_0 ;
  wire SI_REG_n_124;
  wire SI_REG_n_125;
  wire SI_REG_n_126;
  wire SI_REG_n_133;
  wire SI_REG_n_139;
  wire SI_REG_n_140;
  wire SI_REG_n_141;
  wire SI_REG_n_146;
  wire SI_REG_n_151;
  wire SI_REG_n_152;
  wire SI_REG_n_153;
  wire SI_REG_n_154;
  wire SI_REG_n_155;
  wire SI_REG_n_156;
  wire SI_REG_n_157;
  wire SI_REG_n_158;
  wire SI_REG_n_159;
  wire SI_REG_n_160;
  wire SI_REG_n_161;
  wire SI_REG_n_162;
  wire SI_REG_n_163;
  wire SI_REG_n_164;
  wire SI_REG_n_201;
  wire SI_REG_n_202;
  wire SI_REG_n_203;
  wire SI_REG_n_204;
  wire SI_REG_n_205;
  wire SI_REG_n_206;
  wire SI_REG_n_207;
  wire SI_REG_n_208;
  wire SI_REG_n_209;
  wire SI_REG_n_210;
  wire SI_REG_n_211;
  wire SI_REG_n_212;
  wire SI_REG_n_27;
  wire SI_REG_n_65;
  wire SI_REG_n_66;
  wire SI_REG_n_67;
  wire SI_REG_n_68;
  wire SI_REG_n_8;
  wire SI_REG_n_86;
  wire SI_REG_n_87;
  wire SI_REG_n_88;
  wire SI_REG_n_9;
  wire \WR.aw_channel_0_n_12 ;
  wire \WR.aw_channel_0_n_2 ;
  wire \WR.aw_channel_0_n_25 ;
  wire \WR.aw_channel_0_n_26 ;
  wire \WR.aw_channel_0_n_27 ;
  wire \WR.aw_channel_0_n_28 ;
  wire \WR.aw_channel_0_n_29 ;
  wire \WR.aw_channel_0_n_30 ;
  wire \WR.aw_channel_0_n_31 ;
  wire \WR.aw_channel_0_n_32 ;
  wire \WR.aw_channel_0_n_33 ;
  wire \WR.aw_channel_0_n_34 ;
  wire \WR.aw_channel_0_n_35 ;
  wire \WR.aw_channel_0_n_36 ;
  wire \WR.aw_channel_0_n_57 ;
  wire \WR.aw_channel_0_n_58 ;
  wire \WR.aw_channel_0_n_59 ;
  wire \WR.aw_channel_0_n_60 ;
  wire \WR.b_channel_0_n_1 ;
  wire aclk;
  wire \ar.ar_pipe/m_valid_i0 ;
  wire \ar.ar_pipe/p_1_in ;
  wire \ar.ar_pipe/s_ready_i0 ;
  wire [1:0]\ar_cmd_fsm_0/state ;
  wire areset_d1;
  wire areset_d1_i_1_n_0;
  wire aresetn;
  wire \aw.aw_pipe/p_1_in ;
  wire [1:0]\aw_cmd_fsm_0/state ;
  wire [11:0]axaddr_incr;
  wire [11:0]axaddr_wrap;
  wire [1:0]axsize;
  wire [11:0]b_awid;
  wire [3:0]b_awlen;
  wire b_push;
  wire [1:0]\bid_fifo_0/cnt_read ;
  wire \cmd_translator_0/incr_cmd_0/sel_first ;
  wire \cmd_translator_0/incr_cmd_0/sel_first_4 ;
  wire [3:0]\cmd_translator_0/wrap_cmd_0/axaddr_offset ;
  wire [3:0]\cmd_translator_0/wrap_cmd_0/axaddr_offset_0 ;
  wire [3:0]\cmd_translator_0/wrap_cmd_0/axaddr_offset_r ;
  wire [3:0]\cmd_translator_0/wrap_cmd_0/axaddr_offset_r_2 ;
  wire [3:0]\cmd_translator_0/wrap_cmd_0/wrap_second_len ;
  wire [3:0]\cmd_translator_0/wrap_cmd_0/wrap_second_len_1 ;
  wire [3:0]\cmd_translator_0/wrap_cmd_0/wrap_second_len_r ;
  wire [3:0]\cmd_translator_0/wrap_cmd_0/wrap_second_len_r_3 ;
  wire [33:0]in;
  wire [11:0]m_axi_araddr;
  wire m_axi_arready;
  wire m_axi_arvalid;
  wire [11:0]m_axi_awaddr;
  wire m_axi_awready;
  wire m_axi_awvalid;
  wire m_axi_bready;
  wire [1:0]m_axi_bresp;
  wire m_axi_bvalid;
  wire m_axi_rready;
  wire m_axi_rvalid;
  wire [13:0]\m_payload_i_reg[13] ;
  wire [22:0]\m_payload_i_reg[34] ;
  wire [46:0]\m_payload_i_reg[46] ;
  wire r_full;
  wire r_push;
  wire r_rlast;
  wire [11:0]s_arid;
  wire [11:0]s_arid_r;
  wire [11:0]s_awid;
  wire [31:0]s_axi_araddr;
  wire [1:0]s_axi_arburst;
  wire [11:0]s_axi_arid;
  wire [3:0]s_axi_arlen;
  wire [2:0]s_axi_arprot;
  wire s_axi_arready;
  wire [1:0]s_axi_arsize;
  wire s_axi_arvalid;
  wire [31:0]s_axi_awaddr;
  wire [1:0]s_axi_awburst;
  wire [11:0]s_axi_awid;
  wire [3:0]s_axi_awlen;
  wire [2:0]s_axi_awprot;
  wire s_axi_awready;
  wire [1:0]s_axi_awsize;
  wire s_axi_awvalid;
  wire s_axi_bready;
  wire s_axi_bvalid;
  wire s_axi_rready;
  wire s_axi_rvalid;
  wire sel_first;
  wire shandshake;
  wire [11:0]si_rs_araddr;
  wire [1:1]si_rs_arburst;
  wire [3:0]si_rs_arlen;
  wire si_rs_arvalid;
  wire [11:0]si_rs_awaddr;
  wire [1:1]si_rs_awburst;
  wire [3:0]si_rs_awlen;
  wire si_rs_awvalid;
  wire [11:0]si_rs_bid;
  wire si_rs_bready;
  wire [1:0]si_rs_bresp;
  wire si_rs_bvalid;
  wire [31:0]si_rs_rdata;
  wire [11:0]si_rs_rid;
  wire si_rs_rlast;
  wire si_rs_rready;
  wire [1:0]si_rs_rresp;
  wire [3:2]wrap_cnt;

  design_1_axi_protocol_converter_v2_1_19_b2s_ar_channel \RD.ar_channel_0 
       (.D(\cmd_translator_0/wrap_cmd_0/wrap_second_len ),
        .E(\ar.ar_pipe/p_1_in ),
        .\FSM_sequential_state_reg[0] (\RD.ar_channel_0_n_6 ),
        .O({SI_REG_n_209,SI_REG_n_210,SI_REG_n_211,SI_REG_n_212}),
        .Q(\ar_cmd_fsm_0/state ),
        .S({SI_REG_n_67,SI_REG_n_68}),
        .aclk(aclk),
        .areset_d1(areset_d1),
        .\axaddr_incr_reg[11] ({\RD.ar_channel_0_n_28 ,\RD.ar_channel_0_n_29 ,\RD.ar_channel_0_n_30 ,\RD.ar_channel_0_n_31 ,\RD.ar_channel_0_n_32 ,\RD.ar_channel_0_n_33 ,\RD.ar_channel_0_n_34 ,\RD.ar_channel_0_n_35 ,\RD.ar_channel_0_n_36 ,\RD.ar_channel_0_n_37 ,\RD.ar_channel_0_n_38 ,\RD.ar_channel_0_n_39 }),
        .\axaddr_incr_reg[3] ({SI_REG_n_201,SI_REG_n_202,SI_REG_n_203,SI_REG_n_204}),
        .\axaddr_incr_reg[3]_0 ({SI_REG_n_124,SI_REG_n_125}),
        .\axaddr_incr_reg[7] ({SI_REG_n_205,SI_REG_n_206,SI_REG_n_207,SI_REG_n_208}),
        .axaddr_offset(\cmd_translator_0/wrap_cmd_0/axaddr_offset ),
        .\axaddr_offset_r_reg[3] (\cmd_translator_0/wrap_cmd_0/axaddr_offset_r ),
        .\axaddr_wrap_reg[11] ({\RD.ar_channel_0_n_16 ,\RD.ar_channel_0_n_17 ,\RD.ar_channel_0_n_18 ,\RD.ar_channel_0_n_19 ,\RD.ar_channel_0_n_20 ,\RD.ar_channel_0_n_21 ,\RD.ar_channel_0_n_22 ,\RD.ar_channel_0_n_23 ,\RD.ar_channel_0_n_24 ,\RD.ar_channel_0_n_25 ,\RD.ar_channel_0_n_26 ,\RD.ar_channel_0_n_27 }),
        .m_axi_arready(m_axi_arready),
        .m_axi_arvalid(m_axi_arvalid),
        .\m_payload_i_reg[3] ({\RD.ar_channel_0_n_56 ,\RD.ar_channel_0_n_57 ,\RD.ar_channel_0_n_58 ,\RD.ar_channel_0_n_59 }),
        .m_valid_i0(\ar.ar_pipe/m_valid_i0 ),
        .m_valid_i_reg(s_axi_arready),
        .next_pending_r_reg(SI_REG_n_139),
        .r_full(r_full),
        .r_push(r_push),
        .r_rlast(r_rlast),
        .\s_arid_r_reg[11]_0 (s_arid_r),
        .\s_arid_r_reg[11]_1 ({s_arid,si_rs_arlen,si_rs_arburst,SI_REG_n_86,SI_REG_n_87,SI_REG_n_88,si_rs_araddr}),
        .s_axi_arvalid(s_axi_arvalid),
        .s_ready_i0(\ar.ar_pipe/s_ready_i0 ),
        .sel_first(\cmd_translator_0/incr_cmd_0/sel_first ),
        .sel_first_reg(\RD.ar_channel_0_n_1 ),
        .sel_first_reg_0(\RD.ar_channel_0_n_14 ),
        .si_rs_arvalid(si_rs_arvalid),
        .\wrap_boundary_axaddr_r_reg[6] ({SI_REG_n_158,SI_REG_n_159,SI_REG_n_160,SI_REG_n_161,SI_REG_n_162,SI_REG_n_163,SI_REG_n_164}),
        .\wrap_cnt_r_reg[1] (SI_REG_n_146),
        .\wrap_cnt_r_reg[3] ({SI_REG_n_140,SI_REG_n_141}),
        .\wrap_second_len_r_reg[3] (\cmd_translator_0/wrap_cmd_0/wrap_second_len_r ));
  design_1_axi_protocol_converter_v2_1_19_b2s_r_channel \RD.r_channel_0 
       (.D(s_arid_r),
        .aclk(aclk),
        .areset_d1(areset_d1),
        .\cnt_read_reg[2] (\RD.r_channel_0_n_0 ),
        .in(in),
        .m_axi_rready(m_axi_rready),
        .m_axi_rvalid(m_axi_rvalid),
        .out({si_rs_rresp,si_rs_rdata}),
        .r_full(r_full),
        .r_push(r_push),
        .r_push_r_reg_0({si_rs_rid,si_rs_rlast}),
        .r_rlast(r_rlast),
        .si_rs_rready(si_rs_rready));
  design_1_axi_register_slice_v2_1_19_axi_register_slice SI_REG
       (.D(wrap_cnt),
        .E(\aw.aw_pipe/p_1_in ),
        .\FSM_sequential_state_reg[0] (SI_REG_n_146),
        .O({SI_REG_n_209,SI_REG_n_210,SI_REG_n_211,SI_REG_n_212}),
        .Q({\WR.aw_channel_0_n_25 ,\WR.aw_channel_0_n_26 ,\WR.aw_channel_0_n_27 ,\WR.aw_channel_0_n_28 ,\WR.aw_channel_0_n_29 ,\WR.aw_channel_0_n_30 ,\WR.aw_channel_0_n_31 ,\WR.aw_channel_0_n_32 ,\WR.aw_channel_0_n_33 ,\WR.aw_channel_0_n_34 ,\WR.aw_channel_0_n_35 ,\WR.aw_channel_0_n_36 }),
        .S({SI_REG_n_8,SI_REG_n_9}),
        .aclk(aclk),
        .aresetn(aresetn),
        .axaddr_incr(axaddr_incr),
        .\axaddr_incr_reg[3] ({SI_REG_n_124,SI_REG_n_125}),
        .\axaddr_incr_reg[3]_0 ({\WR.aw_channel_0_n_57 ,\WR.aw_channel_0_n_58 ,\WR.aw_channel_0_n_59 ,\WR.aw_channel_0_n_60 }),
        .\axaddr_incr_reg[3]_1 ({\RD.ar_channel_0_n_56 ,\RD.ar_channel_0_n_57 ,\RD.ar_channel_0_n_58 ,\RD.ar_channel_0_n_59 }),
        .axaddr_offset(\cmd_translator_0/wrap_cmd_0/axaddr_offset_0 ),
        .axaddr_offset_0(\cmd_translator_0/wrap_cmd_0/axaddr_offset ),
        .\axaddr_offset_r_reg[0] (\aw_cmd_fsm_0/state ),
        .\axaddr_offset_r_reg[0]_0 (\ar_cmd_fsm_0/state ),
        .\axaddr_offset_r_reg[3] (\cmd_translator_0/wrap_cmd_0/axaddr_offset_r_2 ),
        .\axaddr_offset_r_reg[3]_0 (\cmd_translator_0/wrap_cmd_0/axaddr_offset_r ),
        .\axaddr_wrap_reg[3] ({SI_REG_n_65,SI_REG_n_66}),
        .\axaddr_wrap_reg[3]_0 ({SI_REG_n_67,SI_REG_n_68}),
        .\axi_araddr_reg[6]_rep__1 (\RD.ar_channel_0_n_14 ),
        .\axi_araddr_reg[6]_rep__1_0 (\RD.ar_channel_0_n_1 ),
        .\axi_awaddr_reg[6] (\WR.aw_channel_0_n_12 ),
        .b_push(b_push),
        .m_axi_araddr(m_axi_araddr),
        .\m_axi_araddr[11]_INST_0 ({\RD.ar_channel_0_n_16 ,\RD.ar_channel_0_n_17 ,\RD.ar_channel_0_n_18 ,\RD.ar_channel_0_n_19 ,\RD.ar_channel_0_n_20 ,\RD.ar_channel_0_n_21 ,\RD.ar_channel_0_n_22 ,\RD.ar_channel_0_n_23 ,\RD.ar_channel_0_n_24 ,\RD.ar_channel_0_n_25 ,\RD.ar_channel_0_n_26 ,\RD.ar_channel_0_n_27 }),
        .\m_axi_araddr[11]_INST_0_0 ({\RD.ar_channel_0_n_28 ,\RD.ar_channel_0_n_29 ,\RD.ar_channel_0_n_30 ,\RD.ar_channel_0_n_31 ,\RD.ar_channel_0_n_32 ,\RD.ar_channel_0_n_33 ,\RD.ar_channel_0_n_34 ,\RD.ar_channel_0_n_35 ,\RD.ar_channel_0_n_36 ,\RD.ar_channel_0_n_37 ,\RD.ar_channel_0_n_38 ,\RD.ar_channel_0_n_39 }),
        .m_axi_awaddr(m_axi_awaddr),
        .\m_axi_awaddr[11]_INST_0 (axaddr_wrap),
        .\m_payload_i_reg[0] (\ar.ar_pipe/p_1_in ),
        .\m_payload_i_reg[13] (\m_payload_i_reg[13] ),
        .\m_payload_i_reg[35] ({SI_REG_n_151,SI_REG_n_152,SI_REG_n_153,SI_REG_n_154,SI_REG_n_155,SI_REG_n_156,SI_REG_n_157}),
        .\m_payload_i_reg[35]_0 ({SI_REG_n_158,SI_REG_n_159,SI_REG_n_160,SI_REG_n_161,SI_REG_n_162,SI_REG_n_163,SI_REG_n_164}),
        .\m_payload_i_reg[3] ({SI_REG_n_201,SI_REG_n_202,SI_REG_n_203,SI_REG_n_204}),
        .\m_payload_i_reg[45] (SI_REG_n_126),
        .\m_payload_i_reg[45]_0 (SI_REG_n_139),
        .\m_payload_i_reg[46] (\m_payload_i_reg[46] ),
        .\m_payload_i_reg[61] ({s_awid,si_rs_awlen,si_rs_awburst,SI_REG_n_27,axsize,Q,si_rs_awaddr}),
        .\m_payload_i_reg[61]_0 ({s_arid,si_rs_arlen,si_rs_arburst,SI_REG_n_86,SI_REG_n_87,SI_REG_n_88,\m_payload_i_reg[34] ,si_rs_araddr}),
        .\m_payload_i_reg[7] ({SI_REG_n_205,SI_REG_n_206,SI_REG_n_207,SI_REG_n_208}),
        .m_valid_i0(\ar.ar_pipe/m_valid_i0 ),
        .m_valid_i_reg(s_axi_bvalid),
        .m_valid_i_reg_0(s_axi_rvalid),
        .m_valid_i_reg_1(\RD.r_channel_0_n_0 ),
        .out(si_rs_bid),
        .s_axi_araddr(s_axi_araddr),
        .s_axi_arburst(s_axi_arburst),
        .s_axi_arid(s_axi_arid),
        .s_axi_arlen(s_axi_arlen),
        .s_axi_arprot(s_axi_arprot),
        .s_axi_arsize(s_axi_arsize),
        .s_axi_awaddr(s_axi_awaddr),
        .s_axi_awburst(s_axi_awburst),
        .s_axi_awid(s_axi_awid),
        .s_axi_awlen(s_axi_awlen),
        .s_axi_awprot(s_axi_awprot),
        .s_axi_awsize(s_axi_awsize),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_bready(s_axi_bready),
        .s_axi_rready(s_axi_rready),
        .s_ready_i0(\ar.ar_pipe/s_ready_i0 ),
        .s_ready_i_reg(s_axi_awready),
        .s_ready_i_reg_0(s_axi_arready),
        .sel_first(sel_first),
        .sel_first_1(\cmd_translator_0/incr_cmd_0/sel_first_4 ),
        .sel_first_2(\cmd_translator_0/incr_cmd_0/sel_first ),
        .shandshake(shandshake),
        .si_rs_arvalid(si_rs_arvalid),
        .si_rs_awvalid(si_rs_awvalid),
        .si_rs_bready(si_rs_bready),
        .si_rs_bvalid(si_rs_bvalid),
        .si_rs_rready(si_rs_rready),
        .\skid_buffer_reg[1] (si_rs_bresp),
        .\skid_buffer_reg[33] ({si_rs_rresp,si_rs_rdata}),
        .\skid_buffer_reg[46] ({si_rs_rid,si_rs_rlast}),
        .\state_reg[1] (SI_REG_n_133),
        .\wrap_second_len_r_reg[2] ({SI_REG_n_140,SI_REG_n_141}),
        .\wrap_second_len_r_reg[3] (\cmd_translator_0/wrap_cmd_0/wrap_second_len_1 ),
        .\wrap_second_len_r_reg[3]_0 (\cmd_translator_0/wrap_cmd_0/wrap_second_len ),
        .\wrap_second_len_r_reg[3]_1 (\WR.aw_channel_0_n_2 ),
        .\wrap_second_len_r_reg[3]_2 (\cmd_translator_0/wrap_cmd_0/wrap_second_len_r_3 ),
        .\wrap_second_len_r_reg[3]_3 (\RD.ar_channel_0_n_6 ),
        .\wrap_second_len_r_reg[3]_4 (\cmd_translator_0/wrap_cmd_0/wrap_second_len_r ));
  design_1_axi_protocol_converter_v2_1_19_b2s_aw_channel \WR.aw_channel_0 
       (.D(wrap_cnt),
        .E(\aw.aw_pipe/p_1_in ),
        .Q(\aw_cmd_fsm_0/state ),
        .S({SI_REG_n_8,SI_REG_n_9}),
        .aclk(aclk),
        .areset_d1(areset_d1),
        .axaddr_incr(axaddr_incr),
        .\axaddr_incr_reg[11] ({\WR.aw_channel_0_n_25 ,\WR.aw_channel_0_n_26 ,\WR.aw_channel_0_n_27 ,\WR.aw_channel_0_n_28 ,\WR.aw_channel_0_n_29 ,\WR.aw_channel_0_n_30 ,\WR.aw_channel_0_n_31 ,\WR.aw_channel_0_n_32 ,\WR.aw_channel_0_n_33 ,\WR.aw_channel_0_n_34 ,\WR.aw_channel_0_n_35 ,\WR.aw_channel_0_n_36 }),
        .\axaddr_offset_r_reg[3] (\cmd_translator_0/wrap_cmd_0/axaddr_offset_r_2 ),
        .\axaddr_offset_r_reg[3]_0 (\cmd_translator_0/wrap_cmd_0/axaddr_offset_0 ),
        .\axaddr_wrap_reg[11] (axaddr_wrap),
        .\axaddr_wrap_reg[3] ({SI_REG_n_65,SI_REG_n_66}),
        .b_push(b_push),
        .cnt_read(\bid_fifo_0/cnt_read ),
        .in({b_awid,b_awlen}),
        .m_axi_awready(m_axi_awready),
        .m_axi_awvalid(m_axi_awvalid),
        .\m_payload_i_reg[3] ({\WR.aw_channel_0_n_57 ,\WR.aw_channel_0_n_58 ,\WR.aw_channel_0_n_59 ,\WR.aw_channel_0_n_60 }),
        .next_pending_r_reg(SI_REG_n_126),
        .\s_awid_r_reg[11]_0 ({s_awid,si_rs_awlen,si_rs_awburst,SI_REG_n_27,axsize,si_rs_awaddr}),
        .sel_first(sel_first),
        .sel_first_0(\cmd_translator_0/incr_cmd_0/sel_first_4 ),
        .sel_first_reg(\WR.aw_channel_0_n_12 ),
        .si_rs_awvalid(si_rs_awvalid),
        .\state_reg[0] (\WR.b_channel_0_n_1 ),
        .\state_reg[1] (\WR.aw_channel_0_n_2 ),
        .\wrap_boundary_axaddr_r_reg[6] ({SI_REG_n_151,SI_REG_n_152,SI_REG_n_153,SI_REG_n_154,SI_REG_n_155,SI_REG_n_156,SI_REG_n_157}),
        .\wrap_cnt_r_reg[1] (SI_REG_n_133),
        .\wrap_second_len_r_reg[3] (\cmd_translator_0/wrap_cmd_0/wrap_second_len_r_3 ),
        .\wrap_second_len_r_reg[3]_0 (\cmd_translator_0/wrap_cmd_0/wrap_second_len_1 ));
  design_1_axi_protocol_converter_v2_1_19_b2s_b_channel \WR.b_channel_0 
       (.aclk(aclk),
        .areset_d1(areset_d1),
        .b_push(b_push),
        .cnt_read(\bid_fifo_0/cnt_read ),
        .\cnt_read_reg[1] (\WR.b_channel_0_n_1 ),
        .in({b_awid,b_awlen}),
        .m_axi_bready(m_axi_bready),
        .m_axi_bresp(m_axi_bresp),
        .m_axi_bvalid(m_axi_bvalid),
        .out(si_rs_bid),
        .\s_bresp_acc_reg[1]_0 (si_rs_bresp),
        .shandshake(shandshake),
        .si_rs_bready(si_rs_bready),
        .si_rs_bvalid(si_rs_bvalid));
  LUT1 #(
    .INIT(2'h1)) 
    areset_d1_i_1
       (.I0(aresetn),
        .O(areset_d1_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    areset_d1_reg
       (.C(aclk),
        .CE(1'b1),
        .D(areset_d1_i_1_n_0),
        .Q(areset_d1),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_protocol_converter_v2_1_19_b2s_ar_channel" *) 
module design_1_axi_protocol_converter_v2_1_19_b2s_ar_channel
   (sel_first,
    sel_first_reg,
    s_ready_i0,
    Q,
    m_valid_i0,
    \FSM_sequential_state_reg[0] ,
    r_push,
    \wrap_second_len_r_reg[3] ,
    m_axi_arvalid,
    r_rlast,
    sel_first_reg_0,
    E,
    \axaddr_wrap_reg[11] ,
    \axaddr_incr_reg[11] ,
    \axaddr_offset_r_reg[3] ,
    \s_arid_r_reg[11]_0 ,
    \m_payload_i_reg[3] ,
    aclk,
    si_rs_arvalid,
    s_axi_arvalid,
    m_valid_i_reg,
    next_pending_r_reg,
    m_axi_arready,
    areset_d1,
    \s_arid_r_reg[11]_1 ,
    axaddr_offset,
    \wrap_cnt_r_reg[1] ,
    r_full,
    O,
    \axaddr_incr_reg[7] ,
    \axaddr_incr_reg[3] ,
    S,
    \axaddr_incr_reg[3]_0 ,
    D,
    \wrap_cnt_r_reg[3] ,
    \wrap_boundary_axaddr_r_reg[6] );
  output sel_first;
  output sel_first_reg;
  output s_ready_i0;
  output [1:0]Q;
  output m_valid_i0;
  output \FSM_sequential_state_reg[0] ;
  output r_push;
  output [3:0]\wrap_second_len_r_reg[3] ;
  output m_axi_arvalid;
  output r_rlast;
  output sel_first_reg_0;
  output [0:0]E;
  output [11:0]\axaddr_wrap_reg[11] ;
  output [11:0]\axaddr_incr_reg[11] ;
  output [3:0]\axaddr_offset_r_reg[3] ;
  output [11:0]\s_arid_r_reg[11]_0 ;
  output [3:0]\m_payload_i_reg[3] ;
  input aclk;
  input si_rs_arvalid;
  input s_axi_arvalid;
  input m_valid_i_reg;
  input next_pending_r_reg;
  input m_axi_arready;
  input areset_d1;
  input [31:0]\s_arid_r_reg[11]_1 ;
  input [3:0]axaddr_offset;
  input \wrap_cnt_r_reg[1] ;
  input r_full;
  input [3:0]O;
  input [3:0]\axaddr_incr_reg[7] ;
  input [3:0]\axaddr_incr_reg[3] ;
  input [1:0]S;
  input [1:0]\axaddr_incr_reg[3]_0 ;
  input [3:0]D;
  input [1:0]\wrap_cnt_r_reg[3] ;
  input [6:0]\wrap_boundary_axaddr_r_reg[6] ;

  wire [3:0]D;
  wire [0:0]E;
  wire \FSM_sequential_state_reg[0] ;
  wire [3:0]O;
  wire [1:0]Q;
  wire [1:0]S;
  wire aclk;
  wire ar_cmd_fsm_0_n_10;
  wire ar_cmd_fsm_0_n_12;
  wire ar_cmd_fsm_0_n_13;
  wire ar_cmd_fsm_0_n_14;
  wire ar_cmd_fsm_0_n_15;
  wire ar_cmd_fsm_0_n_16;
  wire ar_cmd_fsm_0_n_17;
  wire ar_cmd_fsm_0_n_18;
  wire ar_cmd_fsm_0_n_19;
  wire ar_cmd_fsm_0_n_20;
  wire ar_cmd_fsm_0_n_21;
  wire ar_cmd_fsm_0_n_22;
  wire ar_cmd_fsm_0_n_23;
  wire ar_cmd_fsm_0_n_24;
  wire ar_cmd_fsm_0_n_25;
  wire ar_cmd_fsm_0_n_4;
  wire ar_cmd_fsm_0_n_5;
  wire ar_cmd_fsm_0_n_6;
  wire ar_cmd_fsm_0_n_7;
  wire areset_d1;
  wire [11:0]\axaddr_incr_reg[11] ;
  wire [3:0]\axaddr_incr_reg[3] ;
  wire [1:0]\axaddr_incr_reg[3]_0 ;
  wire [3:0]\axaddr_incr_reg[7] ;
  wire [3:0]axaddr_offset;
  wire [3:0]\axaddr_offset_r_reg[3] ;
  wire [11:0]\axaddr_wrap_reg[11] ;
  wire cmd_translator_0_n_0;
  wire cmd_translator_0_n_11;
  wire cmd_translator_0_n_12;
  wire cmd_translator_0_n_13;
  wire cmd_translator_0_n_14;
  wire cmd_translator_0_n_27;
  wire cmd_translator_0_n_28;
  wire cmd_translator_0_n_29;
  wire cmd_translator_0_n_3;
  wire cmd_translator_0_n_30;
  wire cmd_translator_0_n_31;
  wire cmd_translator_0_n_32;
  wire cmd_translator_0_n_33;
  wire cmd_translator_0_n_34;
  wire cmd_translator_0_n_51;
  wire cmd_translator_0_n_52;
  wire cmd_translator_0_n_53;
  wire cmd_translator_0_n_54;
  wire cmd_translator_0_n_55;
  wire cmd_translator_0_n_56;
  wire cmd_translator_0_n_57;
  wire cmd_translator_0_n_58;
  wire cmd_translator_0_n_59;
  wire cmd_translator_0_n_60;
  wire cmd_translator_0_n_61;
  wire cmd_translator_0_n_62;
  wire m_axi_arready;
  wire m_axi_arvalid;
  wire [3:0]\m_payload_i_reg[3] ;
  wire m_valid_i0;
  wire m_valid_i_reg;
  wire next_pending;
  wire next_pending_r_reg;
  wire r_full;
  wire r_push;
  wire r_rlast;
  wire [11:0]\s_arid_r_reg[11]_0 ;
  wire [31:0]\s_arid_r_reg[11]_1 ;
  wire s_axi_arvalid;
  wire s_ready_i0;
  wire sel_first;
  wire sel_first_i;
  wire sel_first_reg;
  wire sel_first_reg_0;
  wire si_rs_arvalid;
  wire [6:0]\wrap_boundary_axaddr_r_reg[6] ;
  wire \wrap_cnt_r_reg[1] ;
  wire [1:0]\wrap_cnt_r_reg[3] ;
  wire [3:0]\wrap_second_len_r_reg[3] ;

  design_1_axi_protocol_converter_v2_1_19_b2s_rd_cmd_fsm ar_cmd_fsm_0
       (.D(ar_cmd_fsm_0_n_12),
        .E(ar_cmd_fsm_0_n_4),
        .\FSM_sequential_state_reg[0]_0 (\FSM_sequential_state_reg[0] ),
        .\FSM_sequential_state_reg[1]_0 (E),
        .O({cmd_translator_0_n_11,cmd_translator_0_n_12,cmd_translator_0_n_13,cmd_translator_0_n_14}),
        .Q(Q),
        .aclk(aclk),
        .areset_d1(areset_d1),
        .areset_d1_reg(ar_cmd_fsm_0_n_5),
        .areset_d1_reg_0(ar_cmd_fsm_0_n_6),
        .areset_d1_reg_1(ar_cmd_fsm_0_n_7),
        .\axaddr_incr_reg[0] (sel_first),
        .axaddr_offset(axaddr_offset[0]),
        .\axaddr_wrap_reg[11] ({cmd_translator_0_n_51,cmd_translator_0_n_52,cmd_translator_0_n_53,cmd_translator_0_n_54,cmd_translator_0_n_55,cmd_translator_0_n_56,cmd_translator_0_n_57,cmd_translator_0_n_58,cmd_translator_0_n_59,cmd_translator_0_n_60,cmd_translator_0_n_61,cmd_translator_0_n_62}),
        .\axaddr_wrap_reg[11]_0 ({cmd_translator_0_n_31,cmd_translator_0_n_32,cmd_translator_0_n_33,cmd_translator_0_n_34}),
        .\axaddr_wrap_reg[11]_1 (cmd_translator_0_n_3),
        .\axaddr_wrap_reg[7] ({cmd_translator_0_n_27,cmd_translator_0_n_28,cmd_translator_0_n_29,cmd_translator_0_n_30}),
        .axi_arready_reg(r_push),
        .m_axi_arready(m_axi_arready),
        .m_axi_arvalid(m_axi_arvalid),
        .\m_payload_i_reg[11] ({ar_cmd_fsm_0_n_14,ar_cmd_fsm_0_n_15,ar_cmd_fsm_0_n_16,ar_cmd_fsm_0_n_17,ar_cmd_fsm_0_n_18,ar_cmd_fsm_0_n_19,ar_cmd_fsm_0_n_20,ar_cmd_fsm_0_n_21,ar_cmd_fsm_0_n_22,ar_cmd_fsm_0_n_23,ar_cmd_fsm_0_n_24,ar_cmd_fsm_0_n_25}),
        .\m_payload_i_reg[39] (ar_cmd_fsm_0_n_10),
        .m_valid_i0(m_valid_i0),
        .m_valid_i_reg(m_valid_i_reg),
        .next_pending(next_pending),
        .r_full(r_full),
        .s_axburst_eq1_reg({\s_arid_r_reg[11]_1 [15],\s_arid_r_reg[11]_1 [11:0]}),
        .s_axi_arvalid(s_axi_arvalid),
        .s_ready_i0(s_ready_i0),
        .sel_first_i(sel_first_i),
        .sel_first_reg(ar_cmd_fsm_0_n_13),
        .sel_first_reg_0(sel_first_reg),
        .sel_first_reg_1(cmd_translator_0_n_0),
        .si_rs_arvalid(si_rs_arvalid),
        .\wrap_cnt_r_reg[0] (\wrap_second_len_r_reg[3] [0]),
        .\wrap_cnt_r_reg[0]_0 (\wrap_cnt_r_reg[1] ));
  design_1_axi_protocol_converter_v2_1_19_b2s_cmd_translator_2 cmd_translator_0
       (.D(D),
        .E(ar_cmd_fsm_0_n_4),
        .O(O),
        .Q(Q),
        .S(S),
        .aclk(aclk),
        .\axaddr_incr_reg[0] (ar_cmd_fsm_0_n_13),
        .\axaddr_incr_reg[11] (\axaddr_incr_reg[11] ),
        .\axaddr_incr_reg[3] (\axaddr_incr_reg[3] ),
        .\axaddr_incr_reg[3]_0 (\axaddr_incr_reg[3]_0 ),
        .\axaddr_incr_reg[7] (\axaddr_incr_reg[7] ),
        .axaddr_offset(axaddr_offset),
        .\axaddr_offset_r_reg[3] (\axaddr_offset_r_reg[3] ),
        .\axaddr_wrap_reg[11] (\axaddr_wrap_reg[11] ),
        .\axaddr_wrap_reg[11]_0 ({cmd_translator_0_n_31,cmd_translator_0_n_32,cmd_translator_0_n_33,cmd_translator_0_n_34}),
        .\axaddr_wrap_reg[11]_1 ({ar_cmd_fsm_0_n_14,ar_cmd_fsm_0_n_15,ar_cmd_fsm_0_n_16,ar_cmd_fsm_0_n_17,ar_cmd_fsm_0_n_18,ar_cmd_fsm_0_n_19,ar_cmd_fsm_0_n_20,ar_cmd_fsm_0_n_21,ar_cmd_fsm_0_n_22,ar_cmd_fsm_0_n_23,ar_cmd_fsm_0_n_24,ar_cmd_fsm_0_n_25}),
        .\axaddr_wrap_reg[3] ({cmd_translator_0_n_11,cmd_translator_0_n_12,cmd_translator_0_n_13,cmd_translator_0_n_14}),
        .\axaddr_wrap_reg[7] ({cmd_translator_0_n_27,cmd_translator_0_n_28,cmd_translator_0_n_29,cmd_translator_0_n_30}),
        .\axlen_cnt_reg[2] (cmd_translator_0_n_3),
        .\axlen_cnt_reg[3] ({\s_arid_r_reg[11]_1 [19:7],\s_arid_r_reg[11]_1 [3:0]}),
        .m_axi_arready(m_axi_arready),
        .\m_payload_i_reg[3] (\m_payload_i_reg[3] ),
        .next_pending(next_pending),
        .next_pending_r_reg(next_pending_r_reg),
        .next_pending_r_reg_0(r_push),
        .r_rlast(r_rlast),
        .s_axburst_eq0_reg_0(ar_cmd_fsm_0_n_7),
        .s_axburst_eq1_reg_0(ar_cmd_fsm_0_n_10),
        .sel_first_i(sel_first_i),
        .sel_first_reg_0(cmd_translator_0_n_0),
        .sel_first_reg_1(sel_first),
        .sel_first_reg_2(sel_first_reg),
        .sel_first_reg_3(sel_first_reg_0),
        .sel_first_reg_4(ar_cmd_fsm_0_n_6),
        .sel_first_reg_5(ar_cmd_fsm_0_n_5),
        .si_rs_arvalid(si_rs_arvalid),
        .\wrap_boundary_axaddr_r_reg[11] ({cmd_translator_0_n_51,cmd_translator_0_n_52,cmd_translator_0_n_53,cmd_translator_0_n_54,cmd_translator_0_n_55,cmd_translator_0_n_56,cmd_translator_0_n_57,cmd_translator_0_n_58,cmd_translator_0_n_59,cmd_translator_0_n_60,cmd_translator_0_n_61,cmd_translator_0_n_62}),
        .\wrap_boundary_axaddr_r_reg[11]_0 (\FSM_sequential_state_reg[0] ),
        .\wrap_boundary_axaddr_r_reg[6] (\wrap_boundary_axaddr_r_reg[6] ),
        .\wrap_cnt_r_reg[1] (\wrap_cnt_r_reg[1] ),
        .\wrap_cnt_r_reg[3] ({\wrap_cnt_r_reg[3] ,ar_cmd_fsm_0_n_12}),
        .\wrap_second_len_r_reg[3] (\wrap_second_len_r_reg[3] ));
  FDRE \s_arid_r_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\s_arid_r_reg[11]_1 [20]),
        .Q(\s_arid_r_reg[11]_0 [0]),
        .R(1'b0));
  FDRE \s_arid_r_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .D(\s_arid_r_reg[11]_1 [30]),
        .Q(\s_arid_r_reg[11]_0 [10]),
        .R(1'b0));
  FDRE \s_arid_r_reg[11] 
       (.C(aclk),
        .CE(1'b1),
        .D(\s_arid_r_reg[11]_1 [31]),
        .Q(\s_arid_r_reg[11]_0 [11]),
        .R(1'b0));
  FDRE \s_arid_r_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\s_arid_r_reg[11]_1 [21]),
        .Q(\s_arid_r_reg[11]_0 [1]),
        .R(1'b0));
  FDRE \s_arid_r_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(\s_arid_r_reg[11]_1 [22]),
        .Q(\s_arid_r_reg[11]_0 [2]),
        .R(1'b0));
  FDRE \s_arid_r_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(\s_arid_r_reg[11]_1 [23]),
        .Q(\s_arid_r_reg[11]_0 [3]),
        .R(1'b0));
  FDRE \s_arid_r_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(\s_arid_r_reg[11]_1 [24]),
        .Q(\s_arid_r_reg[11]_0 [4]),
        .R(1'b0));
  FDRE \s_arid_r_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(\s_arid_r_reg[11]_1 [25]),
        .Q(\s_arid_r_reg[11]_0 [5]),
        .R(1'b0));
  FDRE \s_arid_r_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(\s_arid_r_reg[11]_1 [26]),
        .Q(\s_arid_r_reg[11]_0 [6]),
        .R(1'b0));
  FDRE \s_arid_r_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(\s_arid_r_reg[11]_1 [27]),
        .Q(\s_arid_r_reg[11]_0 [7]),
        .R(1'b0));
  FDRE \s_arid_r_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(\s_arid_r_reg[11]_1 [28]),
        .Q(\s_arid_r_reg[11]_0 [8]),
        .R(1'b0));
  FDRE \s_arid_r_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(\s_arid_r_reg[11]_1 [29]),
        .Q(\s_arid_r_reg[11]_0 [9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_protocol_converter_v2_1_19_b2s_aw_channel" *) 
module design_1_axi_protocol_converter_v2_1_19_b2s_aw_channel
   (sel_first_0,
    sel_first,
    \state_reg[1] ,
    Q,
    \wrap_second_len_r_reg[3] ,
    E,
    b_push,
    m_axi_awvalid,
    sel_first_reg,
    \axaddr_wrap_reg[11] ,
    \axaddr_incr_reg[11] ,
    \axaddr_offset_r_reg[3] ,
    in,
    \m_payload_i_reg[3] ,
    aclk,
    \s_awid_r_reg[11]_0 ,
    next_pending_r_reg,
    si_rs_awvalid,
    areset_d1,
    D,
    \axaddr_offset_r_reg[3]_0 ,
    \wrap_cnt_r_reg[1] ,
    m_axi_awready,
    \state_reg[0] ,
    cnt_read,
    axaddr_incr,
    \axaddr_wrap_reg[3] ,
    S,
    \wrap_second_len_r_reg[3]_0 ,
    \wrap_boundary_axaddr_r_reg[6] );
  output sel_first_0;
  output sel_first;
  output \state_reg[1] ;
  output [1:0]Q;
  output [3:0]\wrap_second_len_r_reg[3] ;
  output [0:0]E;
  output b_push;
  output m_axi_awvalid;
  output sel_first_reg;
  output [11:0]\axaddr_wrap_reg[11] ;
  output [11:0]\axaddr_incr_reg[11] ;
  output [3:0]\axaddr_offset_r_reg[3] ;
  output [15:0]in;
  output [3:0]\m_payload_i_reg[3] ;
  input aclk;
  input [31:0]\s_awid_r_reg[11]_0 ;
  input next_pending_r_reg;
  input si_rs_awvalid;
  input areset_d1;
  input [1:0]D;
  input [3:0]\axaddr_offset_r_reg[3]_0 ;
  input \wrap_cnt_r_reg[1] ;
  input m_axi_awready;
  input \state_reg[0] ;
  input [1:0]cnt_read;
  input [11:0]axaddr_incr;
  input [1:0]\axaddr_wrap_reg[3] ;
  input [1:0]S;
  input [3:0]\wrap_second_len_r_reg[3]_0 ;
  input [6:0]\wrap_boundary_axaddr_r_reg[6] ;

  wire [1:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire [1:0]S;
  wire aclk;
  wire areset_d1;
  wire aw_cmd_fsm_0_n_0;
  wire aw_cmd_fsm_0_n_4;
  wire aw_cmd_fsm_0_n_5;
  wire aw_cmd_fsm_0_n_7;
  wire aw_cmd_fsm_0_n_8;
  wire [11:0]axaddr_incr;
  wire [11:0]\axaddr_incr_reg[11] ;
  wire [3:0]\axaddr_offset_r_reg[3] ;
  wire [3:0]\axaddr_offset_r_reg[3]_0 ;
  wire [11:0]\axaddr_wrap_reg[11] ;
  wire [1:0]\axaddr_wrap_reg[3] ;
  wire [0:0]axlen_cnt;
  wire b_push;
  wire cmd_translator_0_n_0;
  wire cmd_translator_0_n_3;
  wire cmd_translator_0_n_4;
  wire cmd_translator_0_n_5;
  wire cmd_translator_0_n_7;
  wire [1:0]cnt_read;
  wire [15:0]in;
  wire m_axi_awready;
  wire m_axi_awvalid;
  wire [3:0]\m_payload_i_reg[3] ;
  wire next;
  wire next_pending_r_reg;
  wire [31:0]\s_awid_r_reg[11]_0 ;
  wire sel_first;
  wire sel_first_0;
  wire sel_first_i;
  wire sel_first_reg;
  wire si_rs_awvalid;
  wire \state_reg[0] ;
  wire \state_reg[1] ;
  wire [6:0]\wrap_boundary_axaddr_r_reg[6] ;
  wire [0:0]wrap_cnt;
  wire \wrap_cnt_r_reg[1] ;
  wire [3:0]\wrap_second_len_r_reg[3] ;
  wire [3:0]\wrap_second_len_r_reg[3]_0 ;

  design_1_axi_protocol_converter_v2_1_19_b2s_wr_cmd_fsm aw_cmd_fsm_0
       (.D(aw_cmd_fsm_0_n_7),
        .E(aw_cmd_fsm_0_n_0),
        .Q(Q),
        .aclk(aclk),
        .areset_d1(areset_d1),
        .\axlen_cnt_reg[0] (\s_awid_r_reg[11]_0 [16]),
        .\axlen_cnt_reg[0]_0 (cmd_translator_0_n_5),
        .\axlen_cnt_reg[0]_1 (cmd_translator_0_n_4),
        .\axlen_cnt_reg[0]_2 (axlen_cnt),
        .\axlen_cnt_reg[0]_3 (cmd_translator_0_n_3),
        .b_push(b_push),
        .cnt_read(cnt_read),
        .m_axi_awready(m_axi_awready),
        .m_axi_awvalid(m_axi_awvalid),
        .m_valid_i_reg(E),
        .next(next),
        .sel_first(sel_first),
        .sel_first_i(sel_first_i),
        .sel_first_reg(sel_first_0),
        .sel_first_reg_0(cmd_translator_0_n_0),
        .si_rs_awvalid(si_rs_awvalid),
        .\state_reg[0]_0 (cmd_translator_0_n_7),
        .\state_reg[0]_1 (\state_reg[0] ),
        .\state_reg[1]_0 (aw_cmd_fsm_0_n_4),
        .\state_reg[1]_1 (aw_cmd_fsm_0_n_5),
        .\state_reg[1]_2 (aw_cmd_fsm_0_n_8),
        .\state_reg[1]_3 (\state_reg[1] ),
        .\wrap_cnt_r_reg[0] (\wrap_second_len_r_reg[3] [0]),
        .\wrap_cnt_r_reg[0]_0 (\axaddr_offset_r_reg[3]_0 [0]),
        .\wrap_cnt_r_reg[0]_1 (\wrap_cnt_r_reg[1] ),
        .\wrap_second_len_r_reg[0] (wrap_cnt));
  design_1_axi_protocol_converter_v2_1_19_b2s_cmd_translator cmd_translator_0
       (.D({D,wrap_cnt}),
        .E(\state_reg[1] ),
        .Q(cmd_translator_0_n_5),
        .S(S),
        .aclk(aclk),
        .axaddr_incr(axaddr_incr),
        .\axaddr_incr_reg[11] (\axaddr_incr_reg[11] ),
        .\axaddr_offset_r_reg[3] (\axaddr_offset_r_reg[3] ),
        .\axaddr_offset_r_reg[3]_0 (\axaddr_offset_r_reg[3]_0 ),
        .\axaddr_wrap_reg[0] (aw_cmd_fsm_0_n_0),
        .\axaddr_wrap_reg[11] (\axaddr_wrap_reg[11] ),
        .\axaddr_wrap_reg[3] (\axaddr_wrap_reg[3] ),
        .\axlen_cnt_reg[0] (axlen_cnt),
        .\axlen_cnt_reg[0]_0 (aw_cmd_fsm_0_n_8),
        .\axlen_cnt_reg[0]_1 (aw_cmd_fsm_0_n_7),
        .\axlen_cnt_reg[3] (cmd_translator_0_n_4),
        .\axlen_cnt_reg[3]_0 ({\s_awid_r_reg[11]_0 [19:17],\s_awid_r_reg[11]_0 [15:0]}),
        .\axlen_cnt_reg[8] (cmd_translator_0_n_3),
        .\m_payload_i_reg[3] (\m_payload_i_reg[3] ),
        .next(next),
        .next_pending_r_reg(next_pending_r_reg),
        .s_axburst_eq1_reg_0(cmd_translator_0_n_7),
        .sel_first(sel_first),
        .sel_first_i(sel_first_i),
        .sel_first_reg_0(cmd_translator_0_n_0),
        .sel_first_reg_1(sel_first_0),
        .sel_first_reg_2(sel_first_reg),
        .sel_first_reg_3(aw_cmd_fsm_0_n_5),
        .sel_first_reg_4(aw_cmd_fsm_0_n_4),
        .\wrap_boundary_axaddr_r_reg[6] (\wrap_boundary_axaddr_r_reg[6] ),
        .\wrap_cnt_r_reg[1] (\wrap_cnt_r_reg[1] ),
        .\wrap_second_len_r_reg[3] (\wrap_second_len_r_reg[3] ),
        .\wrap_second_len_r_reg[3]_0 (\wrap_second_len_r_reg[3]_0 ));
  FDRE \s_awid_r_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\s_awid_r_reg[11]_0 [20]),
        .Q(in[4]),
        .R(1'b0));
  FDRE \s_awid_r_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .D(\s_awid_r_reg[11]_0 [30]),
        .Q(in[14]),
        .R(1'b0));
  FDRE \s_awid_r_reg[11] 
       (.C(aclk),
        .CE(1'b1),
        .D(\s_awid_r_reg[11]_0 [31]),
        .Q(in[15]),
        .R(1'b0));
  FDRE \s_awid_r_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\s_awid_r_reg[11]_0 [21]),
        .Q(in[5]),
        .R(1'b0));
  FDRE \s_awid_r_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(\s_awid_r_reg[11]_0 [22]),
        .Q(in[6]),
        .R(1'b0));
  FDRE \s_awid_r_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(\s_awid_r_reg[11]_0 [23]),
        .Q(in[7]),
        .R(1'b0));
  FDRE \s_awid_r_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(\s_awid_r_reg[11]_0 [24]),
        .Q(in[8]),
        .R(1'b0));
  FDRE \s_awid_r_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(\s_awid_r_reg[11]_0 [25]),
        .Q(in[9]),
        .R(1'b0));
  FDRE \s_awid_r_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(\s_awid_r_reg[11]_0 [26]),
        .Q(in[10]),
        .R(1'b0));
  FDRE \s_awid_r_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(\s_awid_r_reg[11]_0 [27]),
        .Q(in[11]),
        .R(1'b0));
  FDRE \s_awid_r_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(\s_awid_r_reg[11]_0 [28]),
        .Q(in[12]),
        .R(1'b0));
  FDRE \s_awid_r_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(\s_awid_r_reg[11]_0 [29]),
        .Q(in[13]),
        .R(1'b0));
  FDRE \s_awlen_r_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\s_awid_r_reg[11]_0 [16]),
        .Q(in[0]),
        .R(1'b0));
  FDRE \s_awlen_r_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\s_awid_r_reg[11]_0 [17]),
        .Q(in[1]),
        .R(1'b0));
  FDRE \s_awlen_r_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(\s_awid_r_reg[11]_0 [18]),
        .Q(in[2]),
        .R(1'b0));
  FDRE \s_awlen_r_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(\s_awid_r_reg[11]_0 [19]),
        .Q(in[3]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_protocol_converter_v2_1_19_b2s_b_channel" *) 
module design_1_axi_protocol_converter_v2_1_19_b2s_b_channel
   (si_rs_bvalid,
    \cnt_read_reg[1] ,
    cnt_read,
    m_axi_bready,
    out,
    \s_bresp_acc_reg[1]_0 ,
    areset_d1,
    shandshake,
    aclk,
    si_rs_bready,
    m_axi_bvalid,
    b_push,
    in,
    m_axi_bresp);
  output si_rs_bvalid;
  output \cnt_read_reg[1] ;
  output [1:0]cnt_read;
  output m_axi_bready;
  output [11:0]out;
  output [1:0]\s_bresp_acc_reg[1]_0 ;
  input areset_d1;
  input shandshake;
  input aclk;
  input si_rs_bready;
  input m_axi_bvalid;
  input b_push;
  input [15:0]in;
  input [1:0]m_axi_bresp;

  wire aclk;
  wire areset_d1;
  wire b_push;
  wire bid_fifo_0_n_5;
  wire \bresp_cnt[7]_i_3_n_0 ;
  wire [7:0]bresp_cnt_reg;
  wire bresp_fifo_0_n_0;
  wire bresp_push;
  wire [1:0]cnt_read;
  wire \cnt_read_reg[1] ;
  wire [15:0]in;
  wire m_axi_bready;
  wire [1:0]m_axi_bresp;
  wire m_axi_bvalid;
  wire mhandshake;
  wire mhandshake_r;
  wire [11:0]out;
  wire [7:0]p_0_in;
  wire s_bresp_acc0;
  wire \s_bresp_acc[0]_i_1_n_0 ;
  wire \s_bresp_acc[1]_i_1_n_0 ;
  wire [1:0]\s_bresp_acc_reg[1]_0 ;
  wire \s_bresp_acc_reg_n_0_[0] ;
  wire \s_bresp_acc_reg_n_0_[1] ;
  wire shandshake;
  wire shandshake_r;
  wire si_rs_bready;
  wire si_rs_bvalid;

  design_1_axi_protocol_converter_v2_1_19_b2s_simple_fifo bid_fifo_0
       (.Q(bresp_cnt_reg),
        .SR(s_bresp_acc0),
        .aclk(aclk),
        .addr(cnt_read),
        .areset_d1(areset_d1),
        .b_push(b_push),
        .bresp_push(bresp_push),
        .\cnt_read_reg[1]_0 (\cnt_read_reg[1] ),
        .\cnt_read_reg[1]_1 (bid_fifo_0_n_5),
        .in(in),
        .mhandshake_r(mhandshake_r),
        .out(out),
        .shandshake_r(shandshake_r));
  LUT1 #(
    .INIT(2'h1)) 
    \bresp_cnt[0]_i_1 
       (.I0(bresp_cnt_reg[0]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \bresp_cnt[1]_i_1 
       (.I0(bresp_cnt_reg[0]),
        .I1(bresp_cnt_reg[1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \bresp_cnt[2]_i_1 
       (.I0(bresp_cnt_reg[0]),
        .I1(bresp_cnt_reg[1]),
        .I2(bresp_cnt_reg[2]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \bresp_cnt[3]_i_1 
       (.I0(bresp_cnt_reg[2]),
        .I1(bresp_cnt_reg[1]),
        .I2(bresp_cnt_reg[0]),
        .I3(bresp_cnt_reg[3]),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \bresp_cnt[4]_i_1 
       (.I0(bresp_cnt_reg[3]),
        .I1(bresp_cnt_reg[0]),
        .I2(bresp_cnt_reg[1]),
        .I3(bresp_cnt_reg[2]),
        .I4(bresp_cnt_reg[4]),
        .O(p_0_in[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \bresp_cnt[5]_i_1 
       (.I0(bresp_cnt_reg[2]),
        .I1(bresp_cnt_reg[1]),
        .I2(bresp_cnt_reg[0]),
        .I3(bresp_cnt_reg[3]),
        .I4(bresp_cnt_reg[4]),
        .I5(bresp_cnt_reg[5]),
        .O(p_0_in[5]));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \bresp_cnt[6]_i_1 
       (.I0(\bresp_cnt[7]_i_3_n_0 ),
        .I1(bresp_cnt_reg[6]),
        .O(p_0_in[6]));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \bresp_cnt[7]_i_2 
       (.I0(bresp_cnt_reg[6]),
        .I1(\bresp_cnt[7]_i_3_n_0 ),
        .I2(bresp_cnt_reg[7]),
        .O(p_0_in[7]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \bresp_cnt[7]_i_3 
       (.I0(bresp_cnt_reg[2]),
        .I1(bresp_cnt_reg[1]),
        .I2(bresp_cnt_reg[0]),
        .I3(bresp_cnt_reg[3]),
        .I4(bresp_cnt_reg[4]),
        .I5(bresp_cnt_reg[5]),
        .O(\bresp_cnt[7]_i_3_n_0 ));
  FDRE \bresp_cnt_reg[0] 
       (.C(aclk),
        .CE(mhandshake_r),
        .D(p_0_in[0]),
        .Q(bresp_cnt_reg[0]),
        .R(s_bresp_acc0));
  FDRE \bresp_cnt_reg[1] 
       (.C(aclk),
        .CE(mhandshake_r),
        .D(p_0_in[1]),
        .Q(bresp_cnt_reg[1]),
        .R(s_bresp_acc0));
  FDRE \bresp_cnt_reg[2] 
       (.C(aclk),
        .CE(mhandshake_r),
        .D(p_0_in[2]),
        .Q(bresp_cnt_reg[2]),
        .R(s_bresp_acc0));
  FDRE \bresp_cnt_reg[3] 
       (.C(aclk),
        .CE(mhandshake_r),
        .D(p_0_in[3]),
        .Q(bresp_cnt_reg[3]),
        .R(s_bresp_acc0));
  FDRE \bresp_cnt_reg[4] 
       (.C(aclk),
        .CE(mhandshake_r),
        .D(p_0_in[4]),
        .Q(bresp_cnt_reg[4]),
        .R(s_bresp_acc0));
  FDRE \bresp_cnt_reg[5] 
       (.C(aclk),
        .CE(mhandshake_r),
        .D(p_0_in[5]),
        .Q(bresp_cnt_reg[5]),
        .R(s_bresp_acc0));
  FDRE \bresp_cnt_reg[6] 
       (.C(aclk),
        .CE(mhandshake_r),
        .D(p_0_in[6]),
        .Q(bresp_cnt_reg[6]),
        .R(s_bresp_acc0));
  FDRE \bresp_cnt_reg[7] 
       (.C(aclk),
        .CE(mhandshake_r),
        .D(p_0_in[7]),
        .Q(bresp_cnt_reg[7]),
        .R(s_bresp_acc0));
  design_1_axi_protocol_converter_v2_1_19_b2s_simple_fifo__parameterized0 bresp_fifo_0
       (.aclk(aclk),
        .areset_d1(areset_d1),
        .areset_d1_reg(bresp_fifo_0_n_0),
        .bresp_push(bresp_push),
        .bvalid_i_reg(bid_fifo_0_n_5),
        .in({\s_bresp_acc_reg_n_0_[1] ,\s_bresp_acc_reg_n_0_[0] }),
        .m_axi_bready(m_axi_bready),
        .m_axi_bvalid(m_axi_bvalid),
        .mhandshake(mhandshake),
        .mhandshake_r(mhandshake_r),
        .\s_bresp_acc_reg[1] (\s_bresp_acc_reg[1]_0 ),
        .shandshake_r(shandshake_r),
        .si_rs_bready(si_rs_bready),
        .si_rs_bvalid(si_rs_bvalid));
  FDRE #(
    .INIT(1'b0)) 
    bvalid_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(bresp_fifo_0_n_0),
        .Q(si_rs_bvalid),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    mhandshake_r_reg
       (.C(aclk),
        .CE(1'b1),
        .D(mhandshake),
        .Q(mhandshake_r),
        .R(areset_d1));
  LUT6 #(
    .INIT(64'h00000000EACECCCC)) 
    \s_bresp_acc[0]_i_1 
       (.I0(m_axi_bresp[0]),
        .I1(\s_bresp_acc_reg_n_0_[0] ),
        .I2(\s_bresp_acc_reg_n_0_[1] ),
        .I3(m_axi_bresp[1]),
        .I4(mhandshake),
        .I5(s_bresp_acc0),
        .O(\s_bresp_acc[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h00EA)) 
    \s_bresp_acc[1]_i_1 
       (.I0(\s_bresp_acc_reg_n_0_[1] ),
        .I1(m_axi_bresp[1]),
        .I2(mhandshake),
        .I3(s_bresp_acc0),
        .O(\s_bresp_acc[1]_i_1_n_0 ));
  FDRE \s_bresp_acc_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\s_bresp_acc[0]_i_1_n_0 ),
        .Q(\s_bresp_acc_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \s_bresp_acc_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\s_bresp_acc[1]_i_1_n_0 ),
        .Q(\s_bresp_acc_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    shandshake_r_reg
       (.C(aclk),
        .CE(1'b1),
        .D(shandshake),
        .Q(shandshake_r),
        .R(areset_d1));
endmodule

(* ORIG_REF_NAME = "axi_protocol_converter_v2_1_19_b2s_cmd_translator" *) 
module design_1_axi_protocol_converter_v2_1_19_b2s_cmd_translator
   (sel_first_reg_0,
    sel_first_reg_1,
    sel_first,
    \axlen_cnt_reg[8] ,
    \axlen_cnt_reg[3] ,
    Q,
    \axlen_cnt_reg[0] ,
    s_axburst_eq1_reg_0,
    sel_first_reg_2,
    \wrap_second_len_r_reg[3] ,
    \axaddr_wrap_reg[11] ,
    \axaddr_incr_reg[11] ,
    \axaddr_offset_r_reg[3] ,
    \m_payload_i_reg[3] ,
    aclk,
    sel_first_i,
    sel_first_reg_3,
    sel_first_reg_4,
    next,
    \axlen_cnt_reg[3]_0 ,
    E,
    next_pending_r_reg,
    axaddr_incr,
    D,
    \axaddr_offset_r_reg[3]_0 ,
    \wrap_cnt_r_reg[1] ,
    \axaddr_wrap_reg[3] ,
    S,
    \axaddr_wrap_reg[0] ,
    \axlen_cnt_reg[0]_0 ,
    \wrap_second_len_r_reg[3]_0 ,
    \axlen_cnt_reg[0]_1 ,
    \wrap_boundary_axaddr_r_reg[6] );
  output sel_first_reg_0;
  output sel_first_reg_1;
  output sel_first;
  output \axlen_cnt_reg[8] ;
  output \axlen_cnt_reg[3] ;
  output [0:0]Q;
  output [0:0]\axlen_cnt_reg[0] ;
  output s_axburst_eq1_reg_0;
  output sel_first_reg_2;
  output [3:0]\wrap_second_len_r_reg[3] ;
  output [11:0]\axaddr_wrap_reg[11] ;
  output [11:0]\axaddr_incr_reg[11] ;
  output [3:0]\axaddr_offset_r_reg[3] ;
  output [3:0]\m_payload_i_reg[3] ;
  input aclk;
  input sel_first_i;
  input sel_first_reg_3;
  input sel_first_reg_4;
  input next;
  input [18:0]\axlen_cnt_reg[3]_0 ;
  input [0:0]E;
  input next_pending_r_reg;
  input [11:0]axaddr_incr;
  input [2:0]D;
  input [3:0]\axaddr_offset_r_reg[3]_0 ;
  input \wrap_cnt_r_reg[1] ;
  input [1:0]\axaddr_wrap_reg[3] ;
  input [1:0]S;
  input [0:0]\axaddr_wrap_reg[0] ;
  input [0:0]\axlen_cnt_reg[0]_0 ;
  input [3:0]\wrap_second_len_r_reg[3]_0 ;
  input [0:0]\axlen_cnt_reg[0]_1 ;
  input [6:0]\wrap_boundary_axaddr_r_reg[6] ;

  wire [2:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [1:0]S;
  wire aclk;
  wire [11:0]axaddr_incr;
  wire [11:0]\axaddr_incr_reg[11] ;
  wire [3:0]\axaddr_offset_r_reg[3] ;
  wire [3:0]\axaddr_offset_r_reg[3]_0 ;
  wire [0:0]\axaddr_wrap_reg[0] ;
  wire [11:0]\axaddr_wrap_reg[11] ;
  wire [1:0]\axaddr_wrap_reg[3] ;
  wire [0:0]\axlen_cnt_reg[0] ;
  wire [0:0]\axlen_cnt_reg[0]_0 ;
  wire [0:0]\axlen_cnt_reg[0]_1 ;
  wire \axlen_cnt_reg[3] ;
  wire [18:0]\axlen_cnt_reg[3]_0 ;
  wire \axlen_cnt_reg[8] ;
  wire incr_cmd_0_n_2;
  wire incr_next_pending;
  wire [3:0]\m_payload_i_reg[3] ;
  wire next;
  wire next_pending_r_reg;
  wire s_axburst_eq0;
  wire s_axburst_eq1;
  wire s_axburst_eq1_reg_0;
  wire sel_first;
  wire sel_first_i;
  wire sel_first_reg_0;
  wire sel_first_reg_1;
  wire sel_first_reg_2;
  wire sel_first_reg_3;
  wire sel_first_reg_4;
  wire [6:0]\wrap_boundary_axaddr_r_reg[6] ;
  wire wrap_cmd_0_n_2;
  wire \wrap_cnt_r_reg[1] ;
  wire wrap_next_pending;
  wire [3:0]\wrap_second_len_r_reg[3] ;
  wire [3:0]\wrap_second_len_r_reg[3]_0 ;

  design_1_axi_protocol_converter_v2_1_19_b2s_incr_cmd incr_cmd_0
       (.E(E),
        .Q(\axlen_cnt_reg[0] ),
        .S(S),
        .aclk(aclk),
        .axaddr_incr(axaddr_incr),
        .\axaddr_incr_reg[11]_0 (\axaddr_incr_reg[11] ),
        .\axlen_cnt_reg[0]_0 (\axaddr_wrap_reg[0] ),
        .\axlen_cnt_reg[0]_1 (\axlen_cnt_reg[0]_0 ),
        .\axlen_cnt_reg[3]_0 ({\axlen_cnt_reg[3]_0 [18:15],\axlen_cnt_reg[3]_0 [13:12],\axlen_cnt_reg[3]_0 [3:0]}),
        .\axlen_cnt_reg[8]_0 (\axlen_cnt_reg[8] ),
        .incr_next_pending(incr_next_pending),
        .\m_payload_i_reg[39] (incr_cmd_0_n_2),
        .\m_payload_i_reg[3] (\m_payload_i_reg[3] ),
        .next(next),
        .next_pending_r_reg_0(next_pending_r_reg),
        .sel_first_i(sel_first_i),
        .sel_first_reg_0(sel_first_reg_1),
        .sel_first_reg_1(sel_first_reg_3),
        .wrap_next_pending(wrap_next_pending));
  LUT3 #(
    .INIT(8'h47)) 
    \memory_reg[3][0]_srl4_i_3 
       (.I0(s_axburst_eq1),
        .I1(\axlen_cnt_reg[3]_0 [15]),
        .I2(s_axburst_eq0),
        .O(s_axburst_eq1_reg_0));
  FDRE s_axburst_eq0_reg
       (.C(aclk),
        .CE(1'b1),
        .D(incr_cmd_0_n_2),
        .Q(s_axburst_eq0),
        .R(1'b0));
  FDRE s_axburst_eq1_reg
       (.C(aclk),
        .CE(1'b1),
        .D(wrap_cmd_0_n_2),
        .Q(s_axburst_eq1),
        .R(1'b0));
  FDRE sel_first_reg
       (.C(aclk),
        .CE(1'b1),
        .D(sel_first_i),
        .Q(sel_first_reg_0),
        .R(1'b0));
  design_1_axi_protocol_converter_v2_1_19_b2s_wrap_cmd wrap_cmd_0
       (.D(D),
        .E(E),
        .Q(Q),
        .aclk(aclk),
        .\axaddr_offset_r_reg[3]_0 (\axaddr_offset_r_reg[3] ),
        .\axaddr_offset_r_reg[3]_1 (\axaddr_offset_r_reg[3]_0 ),
        .\axaddr_wrap_reg[0]_0 (\axaddr_wrap_reg[0] ),
        .\axaddr_wrap_reg[11]_0 (\axaddr_wrap_reg[11] ),
        .\axaddr_wrap_reg[3]_0 (\axaddr_wrap_reg[3] ),
        .\axi_awaddr_reg[6] (sel_first_reg_1),
        .\axlen_cnt_reg[0]_0 (\axlen_cnt_reg[0]_1 ),
        .\axlen_cnt_reg[3]_0 (\axlen_cnt_reg[3] ),
        .\axlen_cnt_reg[3]_1 (\axlen_cnt_reg[3]_0 ),
        .incr_next_pending(incr_next_pending),
        .\m_payload_i_reg[39] (wrap_cmd_0_n_2),
        .next(next),
        .next_pending_r_reg_0(next_pending_r_reg),
        .sel_first(sel_first),
        .sel_first_i(sel_first_i),
        .sel_first_reg_0(sel_first_reg_2),
        .sel_first_reg_1(sel_first_reg_4),
        .\wrap_boundary_axaddr_r_reg[6]_0 (\wrap_boundary_axaddr_r_reg[6] ),
        .\wrap_cnt_r_reg[1]_0 (\wrap_cnt_r_reg[1] ),
        .wrap_next_pending(wrap_next_pending),
        .\wrap_second_len_r_reg[3]_0 (\wrap_second_len_r_reg[3] ),
        .\wrap_second_len_r_reg[3]_1 (\wrap_second_len_r_reg[3]_0 ));
endmodule

(* ORIG_REF_NAME = "axi_protocol_converter_v2_1_19_b2s_cmd_translator" *) 
module design_1_axi_protocol_converter_v2_1_19_b2s_cmd_translator_2
   (sel_first_reg_0,
    sel_first_reg_1,
    sel_first_reg_2,
    \axlen_cnt_reg[2] ,
    r_rlast,
    next_pending,
    sel_first_reg_3,
    \wrap_second_len_r_reg[3] ,
    \axaddr_wrap_reg[3] ,
    \axaddr_wrap_reg[11] ,
    \axaddr_wrap_reg[7] ,
    \axaddr_wrap_reg[11]_0 ,
    \axaddr_incr_reg[11] ,
    \axaddr_offset_r_reg[3] ,
    \wrap_boundary_axaddr_r_reg[11] ,
    \m_payload_i_reg[3] ,
    aclk,
    sel_first_i,
    sel_first_reg_4,
    sel_first_reg_5,
    E,
    next_pending_r_reg,
    s_axburst_eq0_reg_0,
    s_axburst_eq1_reg_0,
    \wrap_boundary_axaddr_r_reg[11]_0 ,
    next_pending_r_reg_0,
    \axlen_cnt_reg[3] ,
    O,
    \axaddr_incr_reg[7] ,
    \axaddr_incr_reg[3] ,
    si_rs_arvalid,
    Q,
    axaddr_offset,
    \wrap_cnt_r_reg[1] ,
    S,
    \axaddr_incr_reg[3]_0 ,
    D,
    \wrap_cnt_r_reg[3] ,
    \wrap_boundary_axaddr_r_reg[6] ,
    \axaddr_wrap_reg[11]_1 ,
    \axaddr_incr_reg[0] ,
    m_axi_arready);
  output sel_first_reg_0;
  output sel_first_reg_1;
  output sel_first_reg_2;
  output \axlen_cnt_reg[2] ;
  output r_rlast;
  output next_pending;
  output sel_first_reg_3;
  output [3:0]\wrap_second_len_r_reg[3] ;
  output [3:0]\axaddr_wrap_reg[3] ;
  output [11:0]\axaddr_wrap_reg[11] ;
  output [3:0]\axaddr_wrap_reg[7] ;
  output [3:0]\axaddr_wrap_reg[11]_0 ;
  output [11:0]\axaddr_incr_reg[11] ;
  output [3:0]\axaddr_offset_r_reg[3] ;
  output [11:0]\wrap_boundary_axaddr_r_reg[11] ;
  output [3:0]\m_payload_i_reg[3] ;
  input aclk;
  input sel_first_i;
  input sel_first_reg_4;
  input sel_first_reg_5;
  input [0:0]E;
  input next_pending_r_reg;
  input s_axburst_eq0_reg_0;
  input s_axburst_eq1_reg_0;
  input [0:0]\wrap_boundary_axaddr_r_reg[11]_0 ;
  input next_pending_r_reg_0;
  input [16:0]\axlen_cnt_reg[3] ;
  input [3:0]O;
  input [3:0]\axaddr_incr_reg[7] ;
  input [3:0]\axaddr_incr_reg[3] ;
  input si_rs_arvalid;
  input [1:0]Q;
  input [3:0]axaddr_offset;
  input \wrap_cnt_r_reg[1] ;
  input [1:0]S;
  input [1:0]\axaddr_incr_reg[3]_0 ;
  input [3:0]D;
  input [2:0]\wrap_cnt_r_reg[3] ;
  input [6:0]\wrap_boundary_axaddr_r_reg[6] ;
  input [11:0]\axaddr_wrap_reg[11]_1 ;
  input [0:0]\axaddr_incr_reg[0] ;
  input m_axi_arready;

  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]O;
  wire [1:0]Q;
  wire [1:0]S;
  wire aclk;
  wire [0:0]\axaddr_incr_reg[0] ;
  wire [11:0]\axaddr_incr_reg[11] ;
  wire [3:0]\axaddr_incr_reg[3] ;
  wire [1:0]\axaddr_incr_reg[3]_0 ;
  wire [3:0]\axaddr_incr_reg[7] ;
  wire [3:0]axaddr_offset;
  wire [3:0]\axaddr_offset_r_reg[3] ;
  wire [11:0]\axaddr_wrap_reg[11] ;
  wire [3:0]\axaddr_wrap_reg[11]_0 ;
  wire [11:0]\axaddr_wrap_reg[11]_1 ;
  wire [3:0]\axaddr_wrap_reg[3] ;
  wire [3:0]\axaddr_wrap_reg[7] ;
  wire \axlen_cnt_reg[2] ;
  wire [16:0]\axlen_cnt_reg[3] ;
  wire incr_cmd_0_n_1;
  wire incr_cmd_0_n_2;
  wire m_axi_arready;
  wire [3:0]\m_payload_i_reg[3] ;
  wire next_pending;
  wire next_pending_r_reg;
  wire next_pending_r_reg_0;
  wire r_rlast;
  wire s_axburst_eq0;
  wire s_axburst_eq0_reg_0;
  wire s_axburst_eq1;
  wire s_axburst_eq1_reg_0;
  wire sel_first_i;
  wire sel_first_reg_0;
  wire sel_first_reg_1;
  wire sel_first_reg_2;
  wire sel_first_reg_3;
  wire sel_first_reg_4;
  wire sel_first_reg_5;
  wire si_rs_arvalid;
  wire [11:0]\wrap_boundary_axaddr_r_reg[11] ;
  wire [0:0]\wrap_boundary_axaddr_r_reg[11]_0 ;
  wire [6:0]\wrap_boundary_axaddr_r_reg[6] ;
  wire \wrap_cnt_r_reg[1] ;
  wire [2:0]\wrap_cnt_r_reg[3] ;
  wire wrap_next_pending;
  wire [3:0]\wrap_second_len_r_reg[3] ;

  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \FSM_sequential_state[1]_i_3 
       (.I0(s_axburst_eq1),
        .I1(\axlen_cnt_reg[3] [12]),
        .I2(s_axburst_eq0),
        .O(next_pending));
  design_1_axi_protocol_converter_v2_1_19_b2s_incr_cmd_3 incr_cmd_0
       (.E(E),
        .O(O),
        .Q(Q),
        .aclk(aclk),
        .\axaddr_incr_reg[0]_0 (\axaddr_incr_reg[0] ),
        .\axaddr_incr_reg[11]_0 (\axaddr_incr_reg[11] ),
        .\axaddr_incr_reg[3]_0 (\axaddr_incr_reg[3] ),
        .\axaddr_incr_reg[3]_1 (\axaddr_incr_reg[3]_0 ),
        .\axaddr_incr_reg[7]_0 (\axaddr_incr_reg[7] ),
        .\axlen_cnt_reg[3]_0 ({\axlen_cnt_reg[3] [16:13],\axlen_cnt_reg[3] [10:9],\axlen_cnt_reg[3] [3:0]}),
        .m_axi_arready(m_axi_arready),
        .\m_payload_i_reg[3] (\m_payload_i_reg[3] ),
        .next_pending_r_reg_0(incr_cmd_0_n_1),
        .next_pending_r_reg_1(incr_cmd_0_n_2),
        .next_pending_r_reg_2(\wrap_boundary_axaddr_r_reg[11]_0 ),
        .next_pending_r_reg_3(next_pending_r_reg_0),
        .s_axburst_eq0_reg(next_pending_r_reg),
        .s_axburst_eq0_reg_0(s_axburst_eq0_reg_0),
        .s_axburst_eq1_reg(s_axburst_eq1_reg_0),
        .sel_first_reg_0(sel_first_reg_1),
        .sel_first_reg_1(sel_first_reg_4),
        .si_rs_arvalid(si_rs_arvalid),
        .wrap_next_pending(wrap_next_pending));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'h1D)) 
    r_rlast_r_i_1
       (.I0(s_axburst_eq0),
        .I1(\axlen_cnt_reg[3] [12]),
        .I2(s_axburst_eq1),
        .O(r_rlast));
  FDRE s_axburst_eq0_reg
       (.C(aclk),
        .CE(1'b1),
        .D(incr_cmd_0_n_1),
        .Q(s_axburst_eq0),
        .R(1'b0));
  FDRE s_axburst_eq1_reg
       (.C(aclk),
        .CE(1'b1),
        .D(incr_cmd_0_n_2),
        .Q(s_axburst_eq1),
        .R(1'b0));
  FDRE sel_first_reg
       (.C(aclk),
        .CE(1'b1),
        .D(sel_first_i),
        .Q(sel_first_reg_0),
        .R(1'b0));
  design_1_axi_protocol_converter_v2_1_19_b2s_wrap_cmd_4 wrap_cmd_0
       (.D(D),
        .E(E),
        .Q(Q[1]),
        .S(S),
        .aclk(aclk),
        .axaddr_offset(axaddr_offset),
        .\axaddr_offset_r_reg[3]_0 (\axaddr_offset_r_reg[3] ),
        .\axaddr_wrap_reg[11]_0 (\axaddr_wrap_reg[11] ),
        .\axaddr_wrap_reg[11]_1 (\axaddr_wrap_reg[11]_0 ),
        .\axaddr_wrap_reg[11]_2 (\axaddr_wrap_reg[11]_1 ),
        .\axaddr_wrap_reg[3]_0 (\axaddr_wrap_reg[3] ),
        .\axaddr_wrap_reg[7]_0 (\axaddr_wrap_reg[7] ),
        .\axi_araddr_reg[6]_rep__1 (sel_first_reg_1),
        .\axlen_cnt_reg[2]_0 (\axlen_cnt_reg[2] ),
        .\axlen_cnt_reg[3]_0 (\axlen_cnt_reg[3] [16:4]),
        .next_pending_r_reg_0(next_pending_r_reg),
        .next_pending_r_reg_1(next_pending_r_reg_0),
        .sel_first_reg_0(sel_first_reg_2),
        .sel_first_reg_1(sel_first_reg_3),
        .sel_first_reg_2(sel_first_reg_5),
        .si_rs_arvalid(si_rs_arvalid),
        .\wrap_boundary_axaddr_r_reg[11]_0 (\wrap_boundary_axaddr_r_reg[11] ),
        .\wrap_boundary_axaddr_r_reg[11]_1 (\wrap_boundary_axaddr_r_reg[11]_0 ),
        .\wrap_boundary_axaddr_r_reg[6]_0 (\wrap_boundary_axaddr_r_reg[6] ),
        .\wrap_cnt_r_reg[1]_0 (\wrap_cnt_r_reg[1] ),
        .\wrap_cnt_r_reg[3]_0 (\wrap_cnt_r_reg[3] ),
        .wrap_next_pending(wrap_next_pending),
        .\wrap_second_len_r_reg[3]_0 (\wrap_second_len_r_reg[3] ));
endmodule

(* ORIG_REF_NAME = "axi_protocol_converter_v2_1_19_b2s_incr_cmd" *) 
module design_1_axi_protocol_converter_v2_1_19_b2s_incr_cmd
   (incr_next_pending,
    sel_first_reg_0,
    \m_payload_i_reg[39] ,
    \axlen_cnt_reg[8]_0 ,
    Q,
    \axaddr_incr_reg[11]_0 ,
    \m_payload_i_reg[3] ,
    aclk,
    sel_first_reg_1,
    sel_first_i,
    \axlen_cnt_reg[3]_0 ,
    wrap_next_pending,
    E,
    next_pending_r_reg_0,
    next,
    axaddr_incr,
    S,
    \axlen_cnt_reg[0]_0 ,
    \axlen_cnt_reg[0]_1 );
  output incr_next_pending;
  output sel_first_reg_0;
  output \m_payload_i_reg[39] ;
  output \axlen_cnt_reg[8]_0 ;
  output [0:0]Q;
  output [11:0]\axaddr_incr_reg[11]_0 ;
  output [3:0]\m_payload_i_reg[3] ;
  input aclk;
  input sel_first_reg_1;
  input sel_first_i;
  input [9:0]\axlen_cnt_reg[3]_0 ;
  input wrap_next_pending;
  input [0:0]E;
  input next_pending_r_reg_0;
  input next;
  input [11:0]axaddr_incr;
  input [1:0]S;
  input [0:0]\axlen_cnt_reg[0]_0 ;
  input [0:0]\axlen_cnt_reg[0]_1 ;

  wire [0:0]E;
  wire [0:0]Q;
  wire [1:0]S;
  wire aclk;
  wire [11:0]axaddr_incr;
  wire \axaddr_incr[11]_i_1_n_0 ;
  wire \axaddr_incr[3]_i_12_n_0 ;
  wire \axaddr_incr[3]_i_13_n_0 ;
  wire [11:0]\axaddr_incr_reg[11]_0 ;
  wire \axaddr_incr_reg[11]_i_4_n_1 ;
  wire \axaddr_incr_reg[11]_i_4_n_2 ;
  wire \axaddr_incr_reg[11]_i_4_n_3 ;
  wire \axaddr_incr_reg[11]_i_4_n_4 ;
  wire \axaddr_incr_reg[11]_i_4_n_5 ;
  wire \axaddr_incr_reg[11]_i_4_n_6 ;
  wire \axaddr_incr_reg[11]_i_4_n_7 ;
  wire \axaddr_incr_reg[3]_i_3_n_0 ;
  wire \axaddr_incr_reg[3]_i_3_n_1 ;
  wire \axaddr_incr_reg[3]_i_3_n_2 ;
  wire \axaddr_incr_reg[3]_i_3_n_3 ;
  wire \axaddr_incr_reg[3]_i_3_n_4 ;
  wire \axaddr_incr_reg[3]_i_3_n_5 ;
  wire \axaddr_incr_reg[3]_i_3_n_6 ;
  wire \axaddr_incr_reg[3]_i_3_n_7 ;
  wire \axaddr_incr_reg[7]_i_3_n_0 ;
  wire \axaddr_incr_reg[7]_i_3_n_1 ;
  wire \axaddr_incr_reg[7]_i_3_n_2 ;
  wire \axaddr_incr_reg[7]_i_3_n_3 ;
  wire \axaddr_incr_reg[7]_i_3_n_4 ;
  wire \axaddr_incr_reg[7]_i_3_n_5 ;
  wire \axaddr_incr_reg[7]_i_3_n_6 ;
  wire \axaddr_incr_reg[7]_i_3_n_7 ;
  wire [8:1]axlen_cnt;
  wire \axlen_cnt[1]_i_1__0_n_0 ;
  wire \axlen_cnt[2]_i_1__0_n_0 ;
  wire \axlen_cnt[3]_i_1__0_n_0 ;
  wire \axlen_cnt[3]_i_2__0_n_0 ;
  wire \axlen_cnt[4]_i_1__0_n_0 ;
  wire \axlen_cnt[5]_i_1_n_0 ;
  wire \axlen_cnt[5]_i_2_n_0 ;
  wire \axlen_cnt[6]_i_1_n_0 ;
  wire \axlen_cnt[7]_i_1_n_0 ;
  wire \axlen_cnt[8]_i_2_n_0 ;
  wire \axlen_cnt[8]_i_3_n_0 ;
  wire [0:0]\axlen_cnt_reg[0]_0 ;
  wire [0:0]\axlen_cnt_reg[0]_1 ;
  wire [9:0]\axlen_cnt_reg[3]_0 ;
  wire \axlen_cnt_reg[8]_0 ;
  wire incr_next_pending;
  wire \m_payload_i_reg[39] ;
  wire [3:0]\m_payload_i_reg[3] ;
  wire next;
  wire next_pending_r_i_3_n_0;
  wire next_pending_r_i_6_n_0;
  wire next_pending_r_i_7_n_0;
  wire next_pending_r_i_8_n_0;
  wire next_pending_r_i_9_n_0;
  wire next_pending_r_reg_0;
  wire next_pending_r_reg_n_0;
  wire [11:0]p_1_in;
  wire sel_first_i;
  wire sel_first_reg_0;
  wire sel_first_reg_1;
  wire wrap_next_pending;
  wire [3:3]\NLW_axaddr_incr_reg[11]_i_4_CO_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr_incr[0]_i_1 
       (.I0(axaddr_incr[0]),
        .I1(sel_first_reg_0),
        .I2(\axaddr_incr_reg[3]_i_3_n_7 ),
        .O(p_1_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr_incr[10]_i_1 
       (.I0(axaddr_incr[10]),
        .I1(sel_first_reg_0),
        .I2(\axaddr_incr_reg[11]_i_4_n_5 ),
        .O(p_1_in[10]));
  LUT2 #(
    .INIT(4'hE)) 
    \axaddr_incr[11]_i_1 
       (.I0(sel_first_reg_0),
        .I1(next),
        .O(\axaddr_incr[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr_incr[11]_i_2 
       (.I0(axaddr_incr[11]),
        .I1(sel_first_reg_0),
        .I2(\axaddr_incr_reg[11]_i_4_n_4 ),
        .O(p_1_in[11]));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr_incr[1]_i_1 
       (.I0(axaddr_incr[1]),
        .I1(sel_first_reg_0),
        .I2(\axaddr_incr_reg[3]_i_3_n_6 ),
        .O(p_1_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr_incr[2]_i_1 
       (.I0(axaddr_incr[2]),
        .I1(sel_first_reg_0),
        .I2(\axaddr_incr_reg[3]_i_3_n_5 ),
        .O(p_1_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr_incr[3]_i_1 
       (.I0(axaddr_incr[3]),
        .I1(sel_first_reg_0),
        .I2(\axaddr_incr_reg[3]_i_3_n_4 ),
        .O(p_1_in[3]));
  LUT4 #(
    .INIT(16'h0102)) 
    \axaddr_incr[3]_i_10 
       (.I0(\axlen_cnt_reg[3]_0 [0]),
        .I1(\axlen_cnt_reg[3]_0 [4]),
        .I2(\axlen_cnt_reg[3]_0 [5]),
        .I3(next),
        .O(\m_payload_i_reg[3] [0]));
  LUT3 #(
    .INIT(8'h9A)) 
    \axaddr_incr[3]_i_12 
       (.I0(\axaddr_incr_reg[11]_0 [2]),
        .I1(\axlen_cnt_reg[3]_0 [4]),
        .I2(\axlen_cnt_reg[3]_0 [5]),
        .O(\axaddr_incr[3]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \axaddr_incr[3]_i_13 
       (.I0(\axaddr_incr_reg[11]_0 [1]),
        .I1(\axlen_cnt_reg[3]_0 [5]),
        .I2(\axlen_cnt_reg[3]_0 [4]),
        .O(\axaddr_incr[3]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \axaddr_incr[3]_i_7 
       (.I0(\axlen_cnt_reg[3]_0 [3]),
        .I1(\axlen_cnt_reg[3]_0 [4]),
        .I2(\axlen_cnt_reg[3]_0 [5]),
        .I3(next),
        .O(\m_payload_i_reg[3] [3]));
  LUT4 #(
    .INIT(16'h0A6A)) 
    \axaddr_incr[3]_i_8 
       (.I0(\axlen_cnt_reg[3]_0 [2]),
        .I1(next),
        .I2(\axlen_cnt_reg[3]_0 [5]),
        .I3(\axlen_cnt_reg[3]_0 [4]),
        .O(\m_payload_i_reg[3] [2]));
  LUT4 #(
    .INIT(16'h006A)) 
    \axaddr_incr[3]_i_9 
       (.I0(\axlen_cnt_reg[3]_0 [1]),
        .I1(next),
        .I2(\axlen_cnt_reg[3]_0 [4]),
        .I3(\axlen_cnt_reg[3]_0 [5]),
        .O(\m_payload_i_reg[3] [1]));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr_incr[4]_i_1 
       (.I0(axaddr_incr[4]),
        .I1(sel_first_reg_0),
        .I2(\axaddr_incr_reg[7]_i_3_n_7 ),
        .O(p_1_in[4]));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr_incr[5]_i_1 
       (.I0(axaddr_incr[5]),
        .I1(sel_first_reg_0),
        .I2(\axaddr_incr_reg[7]_i_3_n_6 ),
        .O(p_1_in[5]));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr_incr[6]_i_1 
       (.I0(axaddr_incr[6]),
        .I1(sel_first_reg_0),
        .I2(\axaddr_incr_reg[7]_i_3_n_5 ),
        .O(p_1_in[6]));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr_incr[7]_i_1 
       (.I0(axaddr_incr[7]),
        .I1(sel_first_reg_0),
        .I2(\axaddr_incr_reg[7]_i_3_n_4 ),
        .O(p_1_in[7]));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr_incr[8]_i_1 
       (.I0(axaddr_incr[8]),
        .I1(sel_first_reg_0),
        .I2(\axaddr_incr_reg[11]_i_4_n_7 ),
        .O(p_1_in[8]));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr_incr[9]_i_1 
       (.I0(axaddr_incr[9]),
        .I1(sel_first_reg_0),
        .I2(\axaddr_incr_reg[11]_i_4_n_6 ),
        .O(p_1_in[9]));
  FDRE \axaddr_incr_reg[0] 
       (.C(aclk),
        .CE(\axaddr_incr[11]_i_1_n_0 ),
        .D(p_1_in[0]),
        .Q(\axaddr_incr_reg[11]_0 [0]),
        .R(1'b0));
  FDRE \axaddr_incr_reg[10] 
       (.C(aclk),
        .CE(\axaddr_incr[11]_i_1_n_0 ),
        .D(p_1_in[10]),
        .Q(\axaddr_incr_reg[11]_0 [10]),
        .R(1'b0));
  FDRE \axaddr_incr_reg[11] 
       (.C(aclk),
        .CE(\axaddr_incr[11]_i_1_n_0 ),
        .D(p_1_in[11]),
        .Q(\axaddr_incr_reg[11]_0 [11]),
        .R(1'b0));
  CARRY4 \axaddr_incr_reg[11]_i_4 
       (.CI(\axaddr_incr_reg[7]_i_3_n_0 ),
        .CO({\NLW_axaddr_incr_reg[11]_i_4_CO_UNCONNECTED [3],\axaddr_incr_reg[11]_i_4_n_1 ,\axaddr_incr_reg[11]_i_4_n_2 ,\axaddr_incr_reg[11]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\axaddr_incr_reg[11]_i_4_n_4 ,\axaddr_incr_reg[11]_i_4_n_5 ,\axaddr_incr_reg[11]_i_4_n_6 ,\axaddr_incr_reg[11]_i_4_n_7 }),
        .S(\axaddr_incr_reg[11]_0 [11:8]));
  FDRE \axaddr_incr_reg[1] 
       (.C(aclk),
        .CE(\axaddr_incr[11]_i_1_n_0 ),
        .D(p_1_in[1]),
        .Q(\axaddr_incr_reg[11]_0 [1]),
        .R(1'b0));
  FDRE \axaddr_incr_reg[2] 
       (.C(aclk),
        .CE(\axaddr_incr[11]_i_1_n_0 ),
        .D(p_1_in[2]),
        .Q(\axaddr_incr_reg[11]_0 [2]),
        .R(1'b0));
  FDRE \axaddr_incr_reg[3] 
       (.C(aclk),
        .CE(\axaddr_incr[11]_i_1_n_0 ),
        .D(p_1_in[3]),
        .Q(\axaddr_incr_reg[11]_0 [3]),
        .R(1'b0));
  CARRY4 \axaddr_incr_reg[3]_i_3 
       (.CI(1'b0),
        .CO({\axaddr_incr_reg[3]_i_3_n_0 ,\axaddr_incr_reg[3]_i_3_n_1 ,\axaddr_incr_reg[3]_i_3_n_2 ,\axaddr_incr_reg[3]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI(\axaddr_incr_reg[11]_0 [3:0]),
        .O({\axaddr_incr_reg[3]_i_3_n_4 ,\axaddr_incr_reg[3]_i_3_n_5 ,\axaddr_incr_reg[3]_i_3_n_6 ,\axaddr_incr_reg[3]_i_3_n_7 }),
        .S({S[1],\axaddr_incr[3]_i_12_n_0 ,\axaddr_incr[3]_i_13_n_0 ,S[0]}));
  FDRE \axaddr_incr_reg[4] 
       (.C(aclk),
        .CE(\axaddr_incr[11]_i_1_n_0 ),
        .D(p_1_in[4]),
        .Q(\axaddr_incr_reg[11]_0 [4]),
        .R(1'b0));
  FDRE \axaddr_incr_reg[5] 
       (.C(aclk),
        .CE(\axaddr_incr[11]_i_1_n_0 ),
        .D(p_1_in[5]),
        .Q(\axaddr_incr_reg[11]_0 [5]),
        .R(1'b0));
  FDRE \axaddr_incr_reg[6] 
       (.C(aclk),
        .CE(\axaddr_incr[11]_i_1_n_0 ),
        .D(p_1_in[6]),
        .Q(\axaddr_incr_reg[11]_0 [6]),
        .R(1'b0));
  FDRE \axaddr_incr_reg[7] 
       (.C(aclk),
        .CE(\axaddr_incr[11]_i_1_n_0 ),
        .D(p_1_in[7]),
        .Q(\axaddr_incr_reg[11]_0 [7]),
        .R(1'b0));
  CARRY4 \axaddr_incr_reg[7]_i_3 
       (.CI(\axaddr_incr_reg[3]_i_3_n_0 ),
        .CO({\axaddr_incr_reg[7]_i_3_n_0 ,\axaddr_incr_reg[7]_i_3_n_1 ,\axaddr_incr_reg[7]_i_3_n_2 ,\axaddr_incr_reg[7]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\axaddr_incr_reg[7]_i_3_n_4 ,\axaddr_incr_reg[7]_i_3_n_5 ,\axaddr_incr_reg[7]_i_3_n_6 ,\axaddr_incr_reg[7]_i_3_n_7 }),
        .S(\axaddr_incr_reg[11]_0 [7:4]));
  FDRE \axaddr_incr_reg[8] 
       (.C(aclk),
        .CE(\axaddr_incr[11]_i_1_n_0 ),
        .D(p_1_in[8]),
        .Q(\axaddr_incr_reg[11]_0 [8]),
        .R(1'b0));
  FDRE \axaddr_incr_reg[9] 
       (.C(aclk),
        .CE(\axaddr_incr[11]_i_1_n_0 ),
        .D(p_1_in[9]),
        .Q(\axaddr_incr_reg[11]_0 [9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFF828282)) 
    \axlen_cnt[1]_i_1__0 
       (.I0(\axlen_cnt_reg[8]_0 ),
        .I1(axlen_cnt[1]),
        .I2(Q),
        .I3(E),
        .I4(\axlen_cnt_reg[3]_0 [7]),
        .O(\axlen_cnt[1]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF888288828882)) 
    \axlen_cnt[2]_i_1__0 
       (.I0(\axlen_cnt_reg[8]_0 ),
        .I1(axlen_cnt[2]),
        .I2(Q),
        .I3(axlen_cnt[1]),
        .I4(E),
        .I5(\axlen_cnt_reg[3]_0 [8]),
        .O(\axlen_cnt[2]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hF88888F8)) 
    \axlen_cnt[3]_i_1__0 
       (.I0(E),
        .I1(\axlen_cnt_reg[3]_0 [9]),
        .I2(\axlen_cnt_reg[8]_0 ),
        .I3(axlen_cnt[3]),
        .I4(\axlen_cnt[3]_i_2__0_n_0 ),
        .O(\axlen_cnt[3]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \axlen_cnt[3]_i_2__0 
       (.I0(axlen_cnt[1]),
        .I1(Q),
        .I2(axlen_cnt[2]),
        .O(\axlen_cnt[3]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFE000000010000)) 
    \axlen_cnt[4]_i_1__0 
       (.I0(axlen_cnt[2]),
        .I1(Q),
        .I2(axlen_cnt[1]),
        .I3(axlen_cnt[3]),
        .I4(\axlen_cnt_reg[8]_0 ),
        .I5(axlen_cnt[4]),
        .O(\axlen_cnt[4]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hE100)) 
    \axlen_cnt[5]_i_1 
       (.I0(axlen_cnt[4]),
        .I1(\axlen_cnt[5]_i_2_n_0 ),
        .I2(axlen_cnt[5]),
        .I3(\axlen_cnt_reg[8]_0 ),
        .O(\axlen_cnt[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \axlen_cnt[5]_i_2 
       (.I0(axlen_cnt[2]),
        .I1(Q),
        .I2(axlen_cnt[1]),
        .I3(axlen_cnt[3]),
        .O(\axlen_cnt[5]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h84)) 
    \axlen_cnt[6]_i_1 
       (.I0(\axlen_cnt[8]_i_3_n_0 ),
        .I1(\axlen_cnt_reg[8]_0 ),
        .I2(axlen_cnt[6]),
        .O(\axlen_cnt[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT4 #(
    .INIT(16'hE100)) 
    \axlen_cnt[7]_i_1 
       (.I0(axlen_cnt[6]),
        .I1(\axlen_cnt[8]_i_3_n_0 ),
        .I2(axlen_cnt[7]),
        .I3(\axlen_cnt_reg[8]_0 ),
        .O(\axlen_cnt[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT5 #(
    .INIT(32'hFE000100)) 
    \axlen_cnt[8]_i_2 
       (.I0(axlen_cnt[6]),
        .I1(\axlen_cnt[8]_i_3_n_0 ),
        .I2(axlen_cnt[7]),
        .I3(\axlen_cnt_reg[8]_0 ),
        .I4(axlen_cnt[8]),
        .O(\axlen_cnt[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \axlen_cnt[8]_i_3 
       (.I0(axlen_cnt[4]),
        .I1(axlen_cnt[2]),
        .I2(Q),
        .I3(axlen_cnt[1]),
        .I4(axlen_cnt[3]),
        .I5(axlen_cnt[5]),
        .O(\axlen_cnt[8]_i_3_n_0 ));
  FDRE \axlen_cnt_reg[0] 
       (.C(aclk),
        .CE(\axlen_cnt_reg[0]_0 ),
        .D(\axlen_cnt_reg[0]_1 ),
        .Q(Q),
        .R(1'b0));
  FDRE \axlen_cnt_reg[1] 
       (.C(aclk),
        .CE(\axlen_cnt_reg[0]_0 ),
        .D(\axlen_cnt[1]_i_1__0_n_0 ),
        .Q(axlen_cnt[1]),
        .R(1'b0));
  FDRE \axlen_cnt_reg[2] 
       (.C(aclk),
        .CE(\axlen_cnt_reg[0]_0 ),
        .D(\axlen_cnt[2]_i_1__0_n_0 ),
        .Q(axlen_cnt[2]),
        .R(1'b0));
  FDRE \axlen_cnt_reg[3] 
       (.C(aclk),
        .CE(\axlen_cnt_reg[0]_0 ),
        .D(\axlen_cnt[3]_i_1__0_n_0 ),
        .Q(axlen_cnt[3]),
        .R(1'b0));
  FDRE \axlen_cnt_reg[4] 
       (.C(aclk),
        .CE(\axlen_cnt_reg[0]_0 ),
        .D(\axlen_cnt[4]_i_1__0_n_0 ),
        .Q(axlen_cnt[4]),
        .R(1'b0));
  FDRE \axlen_cnt_reg[5] 
       (.C(aclk),
        .CE(\axlen_cnt_reg[0]_0 ),
        .D(\axlen_cnt[5]_i_1_n_0 ),
        .Q(axlen_cnt[5]),
        .R(1'b0));
  FDRE \axlen_cnt_reg[6] 
       (.C(aclk),
        .CE(\axlen_cnt_reg[0]_0 ),
        .D(\axlen_cnt[6]_i_1_n_0 ),
        .Q(axlen_cnt[6]),
        .R(1'b0));
  FDRE \axlen_cnt_reg[7] 
       (.C(aclk),
        .CE(\axlen_cnt_reg[0]_0 ),
        .D(\axlen_cnt[7]_i_1_n_0 ),
        .Q(axlen_cnt[7]),
        .R(1'b0));
  FDRE \axlen_cnt_reg[8] 
       (.C(aclk),
        .CE(\axlen_cnt_reg[0]_0 ),
        .D(\axlen_cnt[8]_i_2_n_0 ),
        .Q(axlen_cnt[8]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFF0F2F2F0F0F2F2)) 
    next_pending_r_i_1__0
       (.I0(next_pending_r_reg_n_0),
        .I1(E),
        .I2(next_pending_r_reg_0),
        .I3(next_pending_r_i_3_n_0),
        .I4(next),
        .I5(\axlen_cnt_reg[8]_0 ),
        .O(incr_next_pending));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEFEFEEF)) 
    next_pending_r_i_3
       (.I0(next_pending_r_i_6_n_0),
        .I1(next_pending_r_i_7_n_0),
        .I2(axlen_cnt[7]),
        .I3(\axlen_cnt[8]_i_3_n_0 ),
        .I4(axlen_cnt[6]),
        .I5(next_pending_r_i_8_n_0),
        .O(next_pending_r_i_3_n_0));
  LUT6 #(
    .INIT(64'h00000000FFFFFFFE)) 
    next_pending_r_i_5
       (.I0(next_pending_r_i_9_n_0),
        .I1(axlen_cnt[8]),
        .I2(axlen_cnt[7]),
        .I3(axlen_cnt[6]),
        .I4(axlen_cnt[5]),
        .I5(E),
        .O(\axlen_cnt_reg[8]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEEEEEEEEF)) 
    next_pending_r_i_6
       (.I0(axlen_cnt[8]),
        .I1(axlen_cnt[6]),
        .I2(axlen_cnt[2]),
        .I3(Q),
        .I4(axlen_cnt[1]),
        .I5(axlen_cnt[3]),
        .O(next_pending_r_i_6_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFAAFFAB)) 
    next_pending_r_i_7
       (.I0(axlen_cnt[4]),
        .I1(axlen_cnt[2]),
        .I2(Q),
        .I3(axlen_cnt[1]),
        .I4(axlen_cnt[3]),
        .I5(axlen_cnt[5]),
        .O(next_pending_r_i_7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT2 #(
    .INIT(4'hB)) 
    next_pending_r_i_8
       (.I0(axlen_cnt[2]),
        .I1(Q),
        .O(next_pending_r_i_8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    next_pending_r_i_9
       (.I0(axlen_cnt[4]),
        .I1(axlen_cnt[3]),
        .I2(axlen_cnt[2]),
        .I3(axlen_cnt[1]),
        .O(next_pending_r_i_9_n_0));
  FDRE next_pending_r_reg
       (.C(aclk),
        .CE(1'b1),
        .D(incr_next_pending),
        .Q(next_pending_r_reg_n_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBA8A)) 
    s_axburst_eq0_i_1
       (.I0(incr_next_pending),
        .I1(sel_first_i),
        .I2(\axlen_cnt_reg[3]_0 [6]),
        .I3(wrap_next_pending),
        .O(\m_payload_i_reg[39] ));
  FDRE sel_first_reg
       (.C(aclk),
        .CE(1'b1),
        .D(sel_first_reg_1),
        .Q(sel_first_reg_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_protocol_converter_v2_1_19_b2s_incr_cmd" *) 
module design_1_axi_protocol_converter_v2_1_19_b2s_incr_cmd_3
   (sel_first_reg_0,
    next_pending_r_reg_0,
    next_pending_r_reg_1,
    \axaddr_incr_reg[11]_0 ,
    \m_payload_i_reg[3] ,
    aclk,
    sel_first_reg_1,
    E,
    s_axburst_eq0_reg,
    s_axburst_eq0_reg_0,
    wrap_next_pending,
    s_axburst_eq1_reg,
    next_pending_r_reg_2,
    next_pending_r_reg_3,
    \axlen_cnt_reg[3]_0 ,
    O,
    \axaddr_incr_reg[7]_0 ,
    \axaddr_incr_reg[3]_0 ,
    si_rs_arvalid,
    Q,
    \axaddr_incr_reg[3]_1 ,
    \axaddr_incr_reg[0]_0 ,
    m_axi_arready);
  output sel_first_reg_0;
  output next_pending_r_reg_0;
  output next_pending_r_reg_1;
  output [11:0]\axaddr_incr_reg[11]_0 ;
  output [3:0]\m_payload_i_reg[3] ;
  input aclk;
  input sel_first_reg_1;
  input [0:0]E;
  input s_axburst_eq0_reg;
  input s_axburst_eq0_reg_0;
  input wrap_next_pending;
  input s_axburst_eq1_reg;
  input [0:0]next_pending_r_reg_2;
  input next_pending_r_reg_3;
  input [9:0]\axlen_cnt_reg[3]_0 ;
  input [3:0]O;
  input [3:0]\axaddr_incr_reg[7]_0 ;
  input [3:0]\axaddr_incr_reg[3]_0 ;
  input si_rs_arvalid;
  input [1:0]Q;
  input [1:0]\axaddr_incr_reg[3]_1 ;
  input [0:0]\axaddr_incr_reg[0]_0 ;
  input m_axi_arready;

  wire [0:0]E;
  wire [3:0]O;
  wire [1:0]Q;
  wire aclk;
  wire \axaddr_incr[0]_i_1__0_n_0 ;
  wire \axaddr_incr[10]_i_1__0_n_0 ;
  wire \axaddr_incr[11]_i_2__0_n_0 ;
  wire \axaddr_incr[1]_i_1__0_n_0 ;
  wire \axaddr_incr[2]_i_1__0_n_0 ;
  wire \axaddr_incr[3]_i_12_n_0 ;
  wire \axaddr_incr[3]_i_13_n_0 ;
  wire \axaddr_incr[3]_i_1__0_n_0 ;
  wire \axaddr_incr[4]_i_1__0_n_0 ;
  wire \axaddr_incr[5]_i_1__0_n_0 ;
  wire \axaddr_incr[6]_i_1__0_n_0 ;
  wire \axaddr_incr[7]_i_1__0_n_0 ;
  wire \axaddr_incr[8]_i_1__0_n_0 ;
  wire \axaddr_incr[9]_i_1__0_n_0 ;
  wire [0:0]\axaddr_incr_reg[0]_0 ;
  wire [11:0]\axaddr_incr_reg[11]_0 ;
  wire \axaddr_incr_reg[11]_i_4__0_n_1 ;
  wire \axaddr_incr_reg[11]_i_4__0_n_2 ;
  wire \axaddr_incr_reg[11]_i_4__0_n_3 ;
  wire \axaddr_incr_reg[11]_i_4__0_n_4 ;
  wire \axaddr_incr_reg[11]_i_4__0_n_5 ;
  wire \axaddr_incr_reg[11]_i_4__0_n_6 ;
  wire \axaddr_incr_reg[11]_i_4__0_n_7 ;
  wire [3:0]\axaddr_incr_reg[3]_0 ;
  wire [1:0]\axaddr_incr_reg[3]_1 ;
  wire \axaddr_incr_reg[3]_i_3__0_n_0 ;
  wire \axaddr_incr_reg[3]_i_3__0_n_1 ;
  wire \axaddr_incr_reg[3]_i_3__0_n_2 ;
  wire \axaddr_incr_reg[3]_i_3__0_n_3 ;
  wire \axaddr_incr_reg[3]_i_3__0_n_4 ;
  wire \axaddr_incr_reg[3]_i_3__0_n_5 ;
  wire \axaddr_incr_reg[3]_i_3__0_n_6 ;
  wire \axaddr_incr_reg[3]_i_3__0_n_7 ;
  wire [3:0]\axaddr_incr_reg[7]_0 ;
  wire \axaddr_incr_reg[7]_i_3__0_n_0 ;
  wire \axaddr_incr_reg[7]_i_3__0_n_1 ;
  wire \axaddr_incr_reg[7]_i_3__0_n_2 ;
  wire \axaddr_incr_reg[7]_i_3__0_n_3 ;
  wire \axaddr_incr_reg[7]_i_3__0_n_4 ;
  wire \axaddr_incr_reg[7]_i_3__0_n_5 ;
  wire \axaddr_incr_reg[7]_i_3__0_n_6 ;
  wire \axaddr_incr_reg[7]_i_3__0_n_7 ;
  wire \axlen_cnt[0]_i_1__1_n_0 ;
  wire \axlen_cnt[1]_i_1__2_n_0 ;
  wire \axlen_cnt[2]_i_1__2_n_0 ;
  wire \axlen_cnt[3]_i_1__2_n_0 ;
  wire \axlen_cnt[3]_i_2__2_n_0 ;
  wire \axlen_cnt[4]_i_1__2_n_0 ;
  wire \axlen_cnt[5]_i_1__0_n_0 ;
  wire \axlen_cnt[5]_i_2__0_n_0 ;
  wire \axlen_cnt[6]_i_1__0_n_0 ;
  wire \axlen_cnt[7]_i_1__0_n_0 ;
  wire \axlen_cnt[8]_i_2__0_n_0 ;
  wire \axlen_cnt[8]_i_3__0_n_0 ;
  wire [9:0]\axlen_cnt_reg[3]_0 ;
  wire \axlen_cnt_reg_n_0_[0] ;
  wire \axlen_cnt_reg_n_0_[1] ;
  wire \axlen_cnt_reg_n_0_[2] ;
  wire \axlen_cnt_reg_n_0_[3] ;
  wire \axlen_cnt_reg_n_0_[4] ;
  wire \axlen_cnt_reg_n_0_[5] ;
  wire \axlen_cnt_reg_n_0_[6] ;
  wire \axlen_cnt_reg_n_0_[7] ;
  wire \axlen_cnt_reg_n_0_[8] ;
  wire incr_next_pending;
  wire m_axi_arready;
  wire [3:0]\m_payload_i_reg[3] ;
  wire next_pending_r_i_3__0_n_0;
  wire next_pending_r_i_4_n_0;
  wire next_pending_r_i_5__0_n_0;
  wire next_pending_r_i_6__0_n_0;
  wire next_pending_r_i_7__0_n_0;
  wire next_pending_r_i_8__0_n_0;
  wire next_pending_r_reg_0;
  wire next_pending_r_reg_1;
  wire [0:0]next_pending_r_reg_2;
  wire next_pending_r_reg_3;
  wire next_pending_r_reg_n_0;
  wire s_axburst_eq0_i_2_n_0;
  wire s_axburst_eq0_i_4_n_0;
  wire s_axburst_eq0_reg;
  wire s_axburst_eq0_reg_0;
  wire s_axburst_eq1_reg;
  wire sel_first_reg_0;
  wire sel_first_reg_1;
  wire si_rs_arvalid;
  wire wrap_next_pending;
  wire [3:3]\NLW_axaddr_incr_reg[11]_i_4__0_CO_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr_incr[0]_i_1__0 
       (.I0(\axaddr_incr_reg[3]_0 [0]),
        .I1(sel_first_reg_0),
        .I2(\axaddr_incr_reg[3]_i_3__0_n_7 ),
        .O(\axaddr_incr[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr_incr[10]_i_1__0 
       (.I0(O[2]),
        .I1(sel_first_reg_0),
        .I2(\axaddr_incr_reg[11]_i_4__0_n_5 ),
        .O(\axaddr_incr[10]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr_incr[11]_i_2__0 
       (.I0(O[3]),
        .I1(sel_first_reg_0),
        .I2(\axaddr_incr_reg[11]_i_4__0_n_4 ),
        .O(\axaddr_incr[11]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr_incr[1]_i_1__0 
       (.I0(\axaddr_incr_reg[3]_0 [1]),
        .I1(sel_first_reg_0),
        .I2(\axaddr_incr_reg[3]_i_3__0_n_6 ),
        .O(\axaddr_incr[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr_incr[2]_i_1__0 
       (.I0(\axaddr_incr_reg[3]_0 [2]),
        .I1(sel_first_reg_0),
        .I2(\axaddr_incr_reg[3]_i_3__0_n_5 ),
        .O(\axaddr_incr[2]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h0102020202020202)) 
    \axaddr_incr[3]_i_10 
       (.I0(\axlen_cnt_reg[3]_0 [0]),
        .I1(\axlen_cnt_reg[3]_0 [4]),
        .I2(\axlen_cnt_reg[3]_0 [5]),
        .I3(m_axi_arready),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(\m_payload_i_reg[3] [0]));
  LUT3 #(
    .INIT(8'h9A)) 
    \axaddr_incr[3]_i_12 
       (.I0(\axaddr_incr_reg[11]_0 [2]),
        .I1(\axlen_cnt_reg[3]_0 [4]),
        .I2(\axlen_cnt_reg[3]_0 [5]),
        .O(\axaddr_incr[3]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \axaddr_incr[3]_i_13 
       (.I0(\axaddr_incr_reg[11]_0 [1]),
        .I1(\axlen_cnt_reg[3]_0 [5]),
        .I2(\axlen_cnt_reg[3]_0 [4]),
        .O(\axaddr_incr[3]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr_incr[3]_i_1__0 
       (.I0(\axaddr_incr_reg[3]_0 [3]),
        .I1(sel_first_reg_0),
        .I2(\axaddr_incr_reg[3]_i_3__0_n_4 ),
        .O(\axaddr_incr[3]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \axaddr_incr[3]_i_7 
       (.I0(\axlen_cnt_reg[3]_0 [3]),
        .I1(\axlen_cnt_reg[3]_0 [4]),
        .I2(\axlen_cnt_reg[3]_0 [5]),
        .I3(m_axi_arready),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(\m_payload_i_reg[3] [3]));
  LUT6 #(
    .INIT(64'h0000AAAA6AAAAAAA)) 
    \axaddr_incr[3]_i_8 
       (.I0(\axlen_cnt_reg[3]_0 [2]),
        .I1(m_axi_arready),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(\axlen_cnt_reg[3]_0 [5]),
        .I5(\axlen_cnt_reg[3]_0 [4]),
        .O(\m_payload_i_reg[3] [2]));
  LUT6 #(
    .INIT(64'h000000006AAAAAAA)) 
    \axaddr_incr[3]_i_9 
       (.I0(\axlen_cnt_reg[3]_0 [1]),
        .I1(m_axi_arready),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(\axlen_cnt_reg[3]_0 [4]),
        .I5(\axlen_cnt_reg[3]_0 [5]),
        .O(\m_payload_i_reg[3] [1]));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr_incr[4]_i_1__0 
       (.I0(\axaddr_incr_reg[7]_0 [0]),
        .I1(sel_first_reg_0),
        .I2(\axaddr_incr_reg[7]_i_3__0_n_7 ),
        .O(\axaddr_incr[4]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr_incr[5]_i_1__0 
       (.I0(\axaddr_incr_reg[7]_0 [1]),
        .I1(sel_first_reg_0),
        .I2(\axaddr_incr_reg[7]_i_3__0_n_6 ),
        .O(\axaddr_incr[5]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr_incr[6]_i_1__0 
       (.I0(\axaddr_incr_reg[7]_0 [2]),
        .I1(sel_first_reg_0),
        .I2(\axaddr_incr_reg[7]_i_3__0_n_5 ),
        .O(\axaddr_incr[6]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr_incr[7]_i_1__0 
       (.I0(\axaddr_incr_reg[7]_0 [3]),
        .I1(sel_first_reg_0),
        .I2(\axaddr_incr_reg[7]_i_3__0_n_4 ),
        .O(\axaddr_incr[7]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr_incr[8]_i_1__0 
       (.I0(O[0]),
        .I1(sel_first_reg_0),
        .I2(\axaddr_incr_reg[11]_i_4__0_n_7 ),
        .O(\axaddr_incr[8]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr_incr[9]_i_1__0 
       (.I0(O[1]),
        .I1(sel_first_reg_0),
        .I2(\axaddr_incr_reg[11]_i_4__0_n_6 ),
        .O(\axaddr_incr[9]_i_1__0_n_0 ));
  FDRE \axaddr_incr_reg[0] 
       (.C(aclk),
        .CE(\axaddr_incr_reg[0]_0 ),
        .D(\axaddr_incr[0]_i_1__0_n_0 ),
        .Q(\axaddr_incr_reg[11]_0 [0]),
        .R(1'b0));
  FDRE \axaddr_incr_reg[10] 
       (.C(aclk),
        .CE(\axaddr_incr_reg[0]_0 ),
        .D(\axaddr_incr[10]_i_1__0_n_0 ),
        .Q(\axaddr_incr_reg[11]_0 [10]),
        .R(1'b0));
  FDRE \axaddr_incr_reg[11] 
       (.C(aclk),
        .CE(\axaddr_incr_reg[0]_0 ),
        .D(\axaddr_incr[11]_i_2__0_n_0 ),
        .Q(\axaddr_incr_reg[11]_0 [11]),
        .R(1'b0));
  CARRY4 \axaddr_incr_reg[11]_i_4__0 
       (.CI(\axaddr_incr_reg[7]_i_3__0_n_0 ),
        .CO({\NLW_axaddr_incr_reg[11]_i_4__0_CO_UNCONNECTED [3],\axaddr_incr_reg[11]_i_4__0_n_1 ,\axaddr_incr_reg[11]_i_4__0_n_2 ,\axaddr_incr_reg[11]_i_4__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\axaddr_incr_reg[11]_i_4__0_n_4 ,\axaddr_incr_reg[11]_i_4__0_n_5 ,\axaddr_incr_reg[11]_i_4__0_n_6 ,\axaddr_incr_reg[11]_i_4__0_n_7 }),
        .S(\axaddr_incr_reg[11]_0 [11:8]));
  FDRE \axaddr_incr_reg[1] 
       (.C(aclk),
        .CE(\axaddr_incr_reg[0]_0 ),
        .D(\axaddr_incr[1]_i_1__0_n_0 ),
        .Q(\axaddr_incr_reg[11]_0 [1]),
        .R(1'b0));
  FDRE \axaddr_incr_reg[2] 
       (.C(aclk),
        .CE(\axaddr_incr_reg[0]_0 ),
        .D(\axaddr_incr[2]_i_1__0_n_0 ),
        .Q(\axaddr_incr_reg[11]_0 [2]),
        .R(1'b0));
  FDRE \axaddr_incr_reg[3] 
       (.C(aclk),
        .CE(\axaddr_incr_reg[0]_0 ),
        .D(\axaddr_incr[3]_i_1__0_n_0 ),
        .Q(\axaddr_incr_reg[11]_0 [3]),
        .R(1'b0));
  CARRY4 \axaddr_incr_reg[3]_i_3__0 
       (.CI(1'b0),
        .CO({\axaddr_incr_reg[3]_i_3__0_n_0 ,\axaddr_incr_reg[3]_i_3__0_n_1 ,\axaddr_incr_reg[3]_i_3__0_n_2 ,\axaddr_incr_reg[3]_i_3__0_n_3 }),
        .CYINIT(1'b0),
        .DI(\axaddr_incr_reg[11]_0 [3:0]),
        .O({\axaddr_incr_reg[3]_i_3__0_n_4 ,\axaddr_incr_reg[3]_i_3__0_n_5 ,\axaddr_incr_reg[3]_i_3__0_n_6 ,\axaddr_incr_reg[3]_i_3__0_n_7 }),
        .S({\axaddr_incr_reg[3]_1 [1],\axaddr_incr[3]_i_12_n_0 ,\axaddr_incr[3]_i_13_n_0 ,\axaddr_incr_reg[3]_1 [0]}));
  FDRE \axaddr_incr_reg[4] 
       (.C(aclk),
        .CE(\axaddr_incr_reg[0]_0 ),
        .D(\axaddr_incr[4]_i_1__0_n_0 ),
        .Q(\axaddr_incr_reg[11]_0 [4]),
        .R(1'b0));
  FDRE \axaddr_incr_reg[5] 
       (.C(aclk),
        .CE(\axaddr_incr_reg[0]_0 ),
        .D(\axaddr_incr[5]_i_1__0_n_0 ),
        .Q(\axaddr_incr_reg[11]_0 [5]),
        .R(1'b0));
  FDRE \axaddr_incr_reg[6] 
       (.C(aclk),
        .CE(\axaddr_incr_reg[0]_0 ),
        .D(\axaddr_incr[6]_i_1__0_n_0 ),
        .Q(\axaddr_incr_reg[11]_0 [6]),
        .R(1'b0));
  FDRE \axaddr_incr_reg[7] 
       (.C(aclk),
        .CE(\axaddr_incr_reg[0]_0 ),
        .D(\axaddr_incr[7]_i_1__0_n_0 ),
        .Q(\axaddr_incr_reg[11]_0 [7]),
        .R(1'b0));
  CARRY4 \axaddr_incr_reg[7]_i_3__0 
       (.CI(\axaddr_incr_reg[3]_i_3__0_n_0 ),
        .CO({\axaddr_incr_reg[7]_i_3__0_n_0 ,\axaddr_incr_reg[7]_i_3__0_n_1 ,\axaddr_incr_reg[7]_i_3__0_n_2 ,\axaddr_incr_reg[7]_i_3__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\axaddr_incr_reg[7]_i_3__0_n_4 ,\axaddr_incr_reg[7]_i_3__0_n_5 ,\axaddr_incr_reg[7]_i_3__0_n_6 ,\axaddr_incr_reg[7]_i_3__0_n_7 }),
        .S(\axaddr_incr_reg[11]_0 [7:4]));
  FDRE \axaddr_incr_reg[8] 
       (.C(aclk),
        .CE(\axaddr_incr_reg[0]_0 ),
        .D(\axaddr_incr[8]_i_1__0_n_0 ),
        .Q(\axaddr_incr_reg[11]_0 [8]),
        .R(1'b0));
  FDRE \axaddr_incr_reg[9] 
       (.C(aclk),
        .CE(\axaddr_incr_reg[0]_0 ),
        .D(\axaddr_incr[9]_i_1__0_n_0 ),
        .Q(\axaddr_incr_reg[11]_0 [9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h20FF2020)) 
    \axlen_cnt[0]_i_1__1 
       (.I0(si_rs_arvalid),
        .I1(Q[1]),
        .I2(\axlen_cnt_reg[3]_0 [6]),
        .I3(\axlen_cnt_reg_n_0_[0] ),
        .I4(next_pending_r_i_4_n_0),
        .O(\axlen_cnt[0]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'hFF828282)) 
    \axlen_cnt[1]_i_1__2 
       (.I0(next_pending_r_i_4_n_0),
        .I1(\axlen_cnt_reg_n_0_[1] ),
        .I2(\axlen_cnt_reg_n_0_[0] ),
        .I3(next_pending_r_reg_2),
        .I4(\axlen_cnt_reg[3]_0 [7]),
        .O(\axlen_cnt[1]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF888288828882)) 
    \axlen_cnt[2]_i_1__2 
       (.I0(next_pending_r_i_4_n_0),
        .I1(\axlen_cnt_reg_n_0_[2] ),
        .I2(\axlen_cnt_reg_n_0_[0] ),
        .I3(\axlen_cnt_reg_n_0_[1] ),
        .I4(next_pending_r_reg_2),
        .I5(\axlen_cnt_reg[3]_0 [8]),
        .O(\axlen_cnt[2]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'hF88888F8)) 
    \axlen_cnt[3]_i_1__2 
       (.I0(next_pending_r_reg_2),
        .I1(\axlen_cnt_reg[3]_0 [9]),
        .I2(next_pending_r_i_4_n_0),
        .I3(\axlen_cnt_reg_n_0_[3] ),
        .I4(\axlen_cnt[3]_i_2__2_n_0 ),
        .O(\axlen_cnt[3]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \axlen_cnt[3]_i_2__2 
       (.I0(\axlen_cnt_reg_n_0_[1] ),
        .I1(\axlen_cnt_reg_n_0_[0] ),
        .I2(\axlen_cnt_reg_n_0_[2] ),
        .O(\axlen_cnt[3]_i_2__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFE000100000000)) 
    \axlen_cnt[4]_i_1__2 
       (.I0(\axlen_cnt_reg_n_0_[3] ),
        .I1(\axlen_cnt_reg_n_0_[1] ),
        .I2(\axlen_cnt_reg_n_0_[0] ),
        .I3(\axlen_cnt_reg_n_0_[2] ),
        .I4(\axlen_cnt_reg_n_0_[4] ),
        .I5(next_pending_r_i_4_n_0),
        .O(\axlen_cnt[4]_i_1__2_n_0 ));
  LUT3 #(
    .INIT(8'h90)) 
    \axlen_cnt[5]_i_1__0 
       (.I0(\axlen_cnt[5]_i_2__0_n_0 ),
        .I1(\axlen_cnt_reg_n_0_[5] ),
        .I2(next_pending_r_i_4_n_0),
        .O(\axlen_cnt[5]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \axlen_cnt[5]_i_2__0 
       (.I0(\axlen_cnt_reg_n_0_[3] ),
        .I1(\axlen_cnt_reg_n_0_[1] ),
        .I2(\axlen_cnt_reg_n_0_[0] ),
        .I3(\axlen_cnt_reg_n_0_[2] ),
        .I4(\axlen_cnt_reg_n_0_[4] ),
        .O(\axlen_cnt[5]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'h84)) 
    \axlen_cnt[6]_i_1__0 
       (.I0(\axlen_cnt[8]_i_3__0_n_0 ),
        .I1(next_pending_r_i_4_n_0),
        .I2(\axlen_cnt_reg_n_0_[6] ),
        .O(\axlen_cnt[6]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT4 #(
    .INIT(16'hE100)) 
    \axlen_cnt[7]_i_1__0 
       (.I0(\axlen_cnt_reg_n_0_[6] ),
        .I1(\axlen_cnt[8]_i_3__0_n_0 ),
        .I2(\axlen_cnt_reg_n_0_[7] ),
        .I3(next_pending_r_i_4_n_0),
        .O(\axlen_cnt[7]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT5 #(
    .INIT(32'hFE000100)) 
    \axlen_cnt[8]_i_2__0 
       (.I0(\axlen_cnt_reg_n_0_[6] ),
        .I1(\axlen_cnt[8]_i_3__0_n_0 ),
        .I2(\axlen_cnt_reg_n_0_[7] ),
        .I3(next_pending_r_i_4_n_0),
        .I4(\axlen_cnt_reg_n_0_[8] ),
        .O(\axlen_cnt[8]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \axlen_cnt[8]_i_3__0 
       (.I0(\axlen_cnt_reg_n_0_[4] ),
        .I1(\axlen_cnt_reg_n_0_[2] ),
        .I2(\axlen_cnt_reg_n_0_[0] ),
        .I3(\axlen_cnt_reg_n_0_[1] ),
        .I4(\axlen_cnt_reg_n_0_[3] ),
        .I5(\axlen_cnt_reg_n_0_[5] ),
        .O(\axlen_cnt[8]_i_3__0_n_0 ));
  FDRE \axlen_cnt_reg[0] 
       (.C(aclk),
        .CE(E),
        .D(\axlen_cnt[0]_i_1__1_n_0 ),
        .Q(\axlen_cnt_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \axlen_cnt_reg[1] 
       (.C(aclk),
        .CE(E),
        .D(\axlen_cnt[1]_i_1__2_n_0 ),
        .Q(\axlen_cnt_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \axlen_cnt_reg[2] 
       (.C(aclk),
        .CE(E),
        .D(\axlen_cnt[2]_i_1__2_n_0 ),
        .Q(\axlen_cnt_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \axlen_cnt_reg[3] 
       (.C(aclk),
        .CE(E),
        .D(\axlen_cnt[3]_i_1__2_n_0 ),
        .Q(\axlen_cnt_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \axlen_cnt_reg[4] 
       (.C(aclk),
        .CE(E),
        .D(\axlen_cnt[4]_i_1__2_n_0 ),
        .Q(\axlen_cnt_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \axlen_cnt_reg[5] 
       (.C(aclk),
        .CE(E),
        .D(\axlen_cnt[5]_i_1__0_n_0 ),
        .Q(\axlen_cnt_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \axlen_cnt_reg[6] 
       (.C(aclk),
        .CE(E),
        .D(\axlen_cnt[6]_i_1__0_n_0 ),
        .Q(\axlen_cnt_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \axlen_cnt_reg[7] 
       (.C(aclk),
        .CE(E),
        .D(\axlen_cnt[7]_i_1__0_n_0 ),
        .Q(\axlen_cnt_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \axlen_cnt_reg[8] 
       (.C(aclk),
        .CE(E),
        .D(\axlen_cnt[8]_i_2__0_n_0 ),
        .Q(\axlen_cnt_reg_n_0_[8] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFF0F0F0F2F2F2F2)) 
    next_pending_r_i_1__2
       (.I0(next_pending_r_reg_n_0),
        .I1(next_pending_r_reg_2),
        .I2(s_axburst_eq0_reg),
        .I3(next_pending_r_i_3__0_n_0),
        .I4(next_pending_r_i_4_n_0),
        .I5(next_pending_r_reg_3),
        .O(incr_next_pending));
  LUT6 #(
    .INIT(64'hFFFFEEEBFFFFFFFF)) 
    next_pending_r_i_3__0
       (.I0(next_pending_r_i_5__0_n_0),
        .I1(\axlen_cnt_reg_n_0_[7] ),
        .I2(\axlen_cnt[8]_i_3__0_n_0 ),
        .I3(\axlen_cnt_reg_n_0_[6] ),
        .I4(\axlen_cnt_reg_n_0_[2] ),
        .I5(\axlen_cnt_reg_n_0_[0] ),
        .O(next_pending_r_i_3__0_n_0));
  LUT6 #(
    .INIT(64'h00000000FFFFFFFE)) 
    next_pending_r_i_4
       (.I0(next_pending_r_i_6__0_n_0),
        .I1(\axlen_cnt_reg_n_0_[8] ),
        .I2(\axlen_cnt_reg_n_0_[7] ),
        .I3(\axlen_cnt_reg_n_0_[6] ),
        .I4(\axlen_cnt_reg_n_0_[5] ),
        .I5(next_pending_r_reg_2),
        .O(next_pending_r_i_4_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    next_pending_r_i_5__0
       (.I0(next_pending_r_i_7__0_n_0),
        .I1(\axlen_cnt_reg_n_0_[1] ),
        .I2(\axlen_cnt_reg_n_0_[4] ),
        .I3(next_pending_r_i_8__0_n_0),
        .I4(\axlen_cnt_reg_n_0_[6] ),
        .I5(\axlen_cnt_reg_n_0_[8] ),
        .O(next_pending_r_i_5__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    next_pending_r_i_6__0
       (.I0(\axlen_cnt_reg_n_0_[4] ),
        .I1(\axlen_cnt_reg_n_0_[3] ),
        .I2(\axlen_cnt_reg_n_0_[2] ),
        .I3(\axlen_cnt_reg_n_0_[1] ),
        .O(next_pending_r_i_6__0_n_0));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA9)) 
    next_pending_r_i_7__0
       (.I0(\axlen_cnt_reg_n_0_[5] ),
        .I1(\axlen_cnt_reg_n_0_[3] ),
        .I2(\axlen_cnt_reg_n_0_[1] ),
        .I3(\axlen_cnt_reg_n_0_[0] ),
        .I4(\axlen_cnt_reg_n_0_[2] ),
        .I5(\axlen_cnt_reg_n_0_[4] ),
        .O(next_pending_r_i_7__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT4 #(
    .INIT(16'hAAA9)) 
    next_pending_r_i_8__0
       (.I0(\axlen_cnt_reg_n_0_[3] ),
        .I1(\axlen_cnt_reg_n_0_[1] ),
        .I2(\axlen_cnt_reg_n_0_[0] ),
        .I3(\axlen_cnt_reg_n_0_[2] ),
        .O(next_pending_r_i_8__0_n_0));
  FDRE next_pending_r_reg
       (.C(aclk),
        .CE(1'b1),
        .D(incr_next_pending),
        .Q(next_pending_r_reg_n_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFF2FFFFFFF20000)) 
    s_axburst_eq0_i_1__0
       (.I0(next_pending_r_reg_n_0),
        .I1(E),
        .I2(s_axburst_eq0_reg),
        .I3(s_axburst_eq0_i_2_n_0),
        .I4(s_axburst_eq0_reg_0),
        .I5(wrap_next_pending),
        .O(next_pending_r_reg_0));
  LUT6 #(
    .INIT(64'h8888888888888808)) 
    s_axburst_eq0_i_2
       (.I0(next_pending_r_reg_3),
        .I1(next_pending_r_i_4_n_0),
        .I2(\axlen_cnt_reg_n_0_[0] ),
        .I3(\axlen_cnt_reg_n_0_[2] ),
        .I4(s_axburst_eq0_i_4_n_0),
        .I5(next_pending_r_i_5__0_n_0),
        .O(s_axburst_eq0_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'hA9)) 
    s_axburst_eq0_i_4
       (.I0(\axlen_cnt_reg_n_0_[7] ),
        .I1(\axlen_cnt[8]_i_3__0_n_0 ),
        .I2(\axlen_cnt_reg_n_0_[6] ),
        .O(s_axburst_eq0_i_4_n_0));
  LUT6 #(
    .INIT(64'hBBBBBBBBBBBB88B8)) 
    s_axburst_eq1_i_1__0
       (.I0(wrap_next_pending),
        .I1(s_axburst_eq1_reg),
        .I2(next_pending_r_reg_n_0),
        .I3(E),
        .I4(s_axburst_eq0_reg),
        .I5(s_axburst_eq0_i_2_n_0),
        .O(next_pending_r_reg_1));
  FDRE sel_first_reg
       (.C(aclk),
        .CE(1'b1),
        .D(sel_first_reg_1),
        .Q(sel_first_reg_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_protocol_converter_v2_1_19_b2s_r_channel" *) 
module design_1_axi_protocol_converter_v2_1_19_b2s_r_channel
   (\cnt_read_reg[2] ,
    r_full,
    m_axi_rready,
    out,
    r_push_r_reg_0,
    r_push,
    aclk,
    r_rlast,
    si_rs_rready,
    m_axi_rvalid,
    in,
    D,
    areset_d1);
  output \cnt_read_reg[2] ;
  output r_full;
  output m_axi_rready;
  output [33:0]out;
  output [12:0]r_push_r_reg_0;
  input r_push;
  input aclk;
  input r_rlast;
  input si_rs_rready;
  input m_axi_rvalid;
  input [33:0]in;
  input [11:0]D;
  input areset_d1;

  wire [11:0]D;
  wire a_full0;
  wire aclk;
  wire areset_d1;
  wire \cnt_read_reg[2] ;
  wire [33:0]in;
  wire m_axi_rready;
  wire m_axi_rvalid;
  wire [33:0]out;
  wire r_full;
  wire r_push;
  wire r_push_r;
  wire [12:0]r_push_r_reg_0;
  wire r_rlast;
  wire rd_a_full;
  wire rd_data_fifo_0_n_0;
  wire si_rs_rready;
  wire [12:0]trans_in;
  wire transaction_fifo_0_n_0;

  FDRE \r_arid_r_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[0]),
        .Q(trans_in[1]),
        .R(1'b0));
  FDRE \r_arid_r_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[10]),
        .Q(trans_in[11]),
        .R(1'b0));
  FDRE \r_arid_r_reg[11] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[11]),
        .Q(trans_in[12]),
        .R(1'b0));
  FDRE \r_arid_r_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[1]),
        .Q(trans_in[2]),
        .R(1'b0));
  FDRE \r_arid_r_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[2]),
        .Q(trans_in[3]),
        .R(1'b0));
  FDRE \r_arid_r_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[3]),
        .Q(trans_in[4]),
        .R(1'b0));
  FDRE \r_arid_r_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[4]),
        .Q(trans_in[5]),
        .R(1'b0));
  FDRE \r_arid_r_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[5]),
        .Q(trans_in[6]),
        .R(1'b0));
  FDRE \r_arid_r_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[6]),
        .Q(trans_in[7]),
        .R(1'b0));
  FDRE \r_arid_r_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[7]),
        .Q(trans_in[8]),
        .R(1'b0));
  FDRE \r_arid_r_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[8]),
        .Q(trans_in[9]),
        .R(1'b0));
  FDRE \r_arid_r_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[9]),
        .Q(trans_in[10]),
        .R(1'b0));
  FDRE r_push_r_reg
       (.C(aclk),
        .CE(1'b1),
        .D(r_push),
        .Q(r_push_r),
        .R(1'b0));
  FDRE r_rlast_r_reg
       (.C(aclk),
        .CE(1'b1),
        .D(r_rlast),
        .Q(trans_in[0]),
        .R(1'b0));
  design_1_axi_protocol_converter_v2_1_19_b2s_simple_fifo__parameterized1 rd_data_fifo_0
       (.E(transaction_fifo_0_n_0),
        .a_full0(a_full0),
        .aclk(aclk),
        .areset_d1(areset_d1),
        .\cnt_read_reg[1]_0 (rd_data_fifo_0_n_0),
        .\cnt_read_reg[4]_0 (\cnt_read_reg[2] ),
        .in(in),
        .m_axi_rready(m_axi_rready),
        .m_axi_rvalid(m_axi_rvalid),
        .out(out),
        .rd_a_full(rd_a_full),
        .si_rs_rready(si_rs_rready));
  design_1_axi_protocol_converter_v2_1_19_b2s_simple_fifo__parameterized2 transaction_fifo_0
       (.E(transaction_fifo_0_n_0),
        .a_full0(a_full0),
        .aclk(aclk),
        .areset_d1(areset_d1),
        .\cnt_read_reg[2]_0 (\cnt_read_reg[2] ),
        .\cnt_read_reg[4]_0 (rd_data_fifo_0_n_0),
        .in(trans_in),
        .r_full(r_full),
        .r_push_r(r_push_r),
        .r_push_r_reg(r_push_r_reg_0),
        .rd_a_full(rd_a_full),
        .si_rs_rready(si_rs_rready));
endmodule

(* ORIG_REF_NAME = "axi_protocol_converter_v2_1_19_b2s_rd_cmd_fsm" *) 
module design_1_axi_protocol_converter_v2_1_19_b2s_rd_cmd_fsm
   (s_ready_i0,
    Q,
    m_valid_i0,
    E,
    areset_d1_reg,
    areset_d1_reg_0,
    areset_d1_reg_1,
    \FSM_sequential_state_reg[0]_0 ,
    axi_arready_reg,
    \m_payload_i_reg[39] ,
    sel_first_i,
    D,
    sel_first_reg,
    \m_payload_i_reg[11] ,
    m_axi_arvalid,
    \FSM_sequential_state_reg[1]_0 ,
    si_rs_arvalid,
    s_axi_arvalid,
    m_valid_i_reg,
    m_axi_arready,
    areset_d1,
    sel_first_reg_0,
    \axaddr_incr_reg[0] ,
    sel_first_reg_1,
    s_axburst_eq1_reg,
    \wrap_cnt_r_reg[0] ,
    axaddr_offset,
    \wrap_cnt_r_reg[0]_0 ,
    r_full,
    next_pending,
    O,
    \axaddr_wrap_reg[11] ,
    \axaddr_wrap_reg[7] ,
    \axaddr_wrap_reg[11]_0 ,
    \axaddr_wrap_reg[11]_1 ,
    aclk);
  output s_ready_i0;
  output [1:0]Q;
  output m_valid_i0;
  output [0:0]E;
  output areset_d1_reg;
  output areset_d1_reg_0;
  output areset_d1_reg_1;
  output [0:0]\FSM_sequential_state_reg[0]_0 ;
  output axi_arready_reg;
  output \m_payload_i_reg[39] ;
  output sel_first_i;
  output [0:0]D;
  output [0:0]sel_first_reg;
  output [11:0]\m_payload_i_reg[11] ;
  output m_axi_arvalid;
  output [0:0]\FSM_sequential_state_reg[1]_0 ;
  input si_rs_arvalid;
  input s_axi_arvalid;
  input m_valid_i_reg;
  input m_axi_arready;
  input areset_d1;
  input sel_first_reg_0;
  input \axaddr_incr_reg[0] ;
  input sel_first_reg_1;
  input [12:0]s_axburst_eq1_reg;
  input [0:0]\wrap_cnt_r_reg[0] ;
  input [0:0]axaddr_offset;
  input \wrap_cnt_r_reg[0]_0 ;
  input r_full;
  input next_pending;
  input [3:0]O;
  input [11:0]\axaddr_wrap_reg[11] ;
  input [3:0]\axaddr_wrap_reg[7] ;
  input [3:0]\axaddr_wrap_reg[11]_0 ;
  input \axaddr_wrap_reg[11]_1 ;
  input aclk;

  wire [0:0]D;
  wire [0:0]E;
  wire [0:0]\FSM_sequential_state_reg[0]_0 ;
  wire [0:0]\FSM_sequential_state_reg[1]_0 ;
  wire [3:0]O;
  wire [1:0]Q;
  wire aclk;
  wire areset_d1;
  wire areset_d1_reg;
  wire areset_d1_reg_0;
  wire areset_d1_reg_1;
  wire \axaddr_incr_reg[0] ;
  wire [0:0]axaddr_offset;
  wire \axaddr_wrap[11]_i_2__0_n_0 ;
  wire \axaddr_wrap[11]_i_4_n_0 ;
  wire [11:0]\axaddr_wrap_reg[11] ;
  wire [3:0]\axaddr_wrap_reg[11]_0 ;
  wire \axaddr_wrap_reg[11]_1 ;
  wire [3:0]\axaddr_wrap_reg[7] ;
  wire axi_arready_reg;
  wire m_axi_arready;
  wire m_axi_arvalid;
  wire [11:0]\m_payload_i_reg[11] ;
  wire \m_payload_i_reg[39] ;
  wire m_valid_i0;
  wire m_valid_i_reg;
  wire next_pending;
  wire [1:0]next_state__0;
  wire r_full;
  wire [12:0]s_axburst_eq1_reg;
  wire s_axi_arvalid;
  wire s_ready_i0;
  wire sel_first_i;
  wire [0:0]sel_first_reg;
  wire sel_first_reg_0;
  wire sel_first_reg_1;
  wire si_rs_arvalid;
  wire [0:0]\wrap_cnt_r_reg[0] ;
  wire \wrap_cnt_r_reg[0]_0 ;

  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT5 #(
    .INIT(32'h51DDFFFF)) 
    \FSM_sequential_state[0]_i_1 
       (.I0(r_full),
        .I1(Q[0]),
        .I2(next_pending),
        .I3(m_axi_arready),
        .I4(Q[1]),
        .O(next_state__0[0]));
  LUT6 #(
    .INIT(64'hCE02CECECCCCCCCC)) 
    \FSM_sequential_state[1]_i_1 
       (.I0(si_rs_arvalid),
        .I1(Q[1]),
        .I2(r_full),
        .I3(next_pending),
        .I4(m_axi_arready),
        .I5(Q[0]),
        .O(next_state__0[1]));
  (* FSM_ENCODED_STATES = "SM_IDLE:01,SM_DONE:00,SM_CMD_ACCEPTED:10,SM_CMD_EN:11" *) 
  FDSE #(
    .INIT(1'b1)) 
    \FSM_sequential_state_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(next_state__0[0]),
        .Q(Q[0]),
        .S(areset_d1));
  (* FSM_ENCODED_STATES = "SM_IDLE:01,SM_DONE:00,SM_CMD_ACCEPTED:10,SM_CMD_EN:11" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_state_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(next_state__0[1]),
        .Q(Q[1]),
        .R(areset_d1));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT4 #(
    .INIT(16'hEAAA)) 
    \axaddr_incr[11]_i_1__0 
       (.I0(\axaddr_incr_reg[0] ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(m_axi_arready),
        .O(sel_first_reg));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \axaddr_wrap[0]_i_1 
       (.I0(s_axburst_eq1_reg[0]),
        .I1(axi_arready_reg),
        .I2(\axaddr_wrap[11]_i_2__0_n_0 ),
        .I3(O[0]),
        .I4(\axaddr_wrap_reg[11] [0]),
        .I5(\axaddr_wrap[11]_i_4_n_0 ),
        .O(\m_payload_i_reg[11] [0]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \axaddr_wrap[10]_i_1 
       (.I0(s_axburst_eq1_reg[10]),
        .I1(axi_arready_reg),
        .I2(\axaddr_wrap[11]_i_2__0_n_0 ),
        .I3(\axaddr_wrap_reg[11]_0 [2]),
        .I4(\axaddr_wrap_reg[11] [10]),
        .I5(\axaddr_wrap[11]_i_4_n_0 ),
        .O(\m_payload_i_reg[11] [10]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \axaddr_wrap[11]_i_1 
       (.I0(s_axburst_eq1_reg[11]),
        .I1(axi_arready_reg),
        .I2(\axaddr_wrap[11]_i_2__0_n_0 ),
        .I3(\axaddr_wrap_reg[11]_0 [3]),
        .I4(\axaddr_wrap_reg[11] [11]),
        .I5(\axaddr_wrap[11]_i_4_n_0 ),
        .O(\m_payload_i_reg[11] [11]));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \axaddr_wrap[11]_i_2__0 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(m_axi_arready),
        .I3(\axaddr_wrap_reg[11]_1 ),
        .O(\axaddr_wrap[11]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \axaddr_wrap[11]_i_4 
       (.I0(\axaddr_wrap_reg[11]_1 ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(m_axi_arready),
        .O(\axaddr_wrap[11]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \axaddr_wrap[1]_i_1 
       (.I0(s_axburst_eq1_reg[1]),
        .I1(axi_arready_reg),
        .I2(\axaddr_wrap[11]_i_2__0_n_0 ),
        .I3(O[1]),
        .I4(\axaddr_wrap_reg[11] [1]),
        .I5(\axaddr_wrap[11]_i_4_n_0 ),
        .O(\m_payload_i_reg[11] [1]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \axaddr_wrap[2]_i_1 
       (.I0(s_axburst_eq1_reg[2]),
        .I1(axi_arready_reg),
        .I2(\axaddr_wrap[11]_i_2__0_n_0 ),
        .I3(O[2]),
        .I4(\axaddr_wrap_reg[11] [2]),
        .I5(\axaddr_wrap[11]_i_4_n_0 ),
        .O(\m_payload_i_reg[11] [2]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \axaddr_wrap[3]_i_1 
       (.I0(s_axburst_eq1_reg[3]),
        .I1(axi_arready_reg),
        .I2(\axaddr_wrap[11]_i_2__0_n_0 ),
        .I3(O[3]),
        .I4(\axaddr_wrap_reg[11] [3]),
        .I5(\axaddr_wrap[11]_i_4_n_0 ),
        .O(\m_payload_i_reg[11] [3]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \axaddr_wrap[4]_i_1 
       (.I0(s_axburst_eq1_reg[4]),
        .I1(axi_arready_reg),
        .I2(\axaddr_wrap[11]_i_2__0_n_0 ),
        .I3(\axaddr_wrap_reg[7] [0]),
        .I4(\axaddr_wrap_reg[11] [4]),
        .I5(\axaddr_wrap[11]_i_4_n_0 ),
        .O(\m_payload_i_reg[11] [4]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \axaddr_wrap[5]_i_1 
       (.I0(s_axburst_eq1_reg[5]),
        .I1(axi_arready_reg),
        .I2(\axaddr_wrap[11]_i_2__0_n_0 ),
        .I3(\axaddr_wrap_reg[7] [1]),
        .I4(\axaddr_wrap_reg[11] [5]),
        .I5(\axaddr_wrap[11]_i_4_n_0 ),
        .O(\m_payload_i_reg[11] [5]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \axaddr_wrap[6]_i_1 
       (.I0(s_axburst_eq1_reg[6]),
        .I1(axi_arready_reg),
        .I2(\axaddr_wrap[11]_i_2__0_n_0 ),
        .I3(\axaddr_wrap_reg[7] [2]),
        .I4(\axaddr_wrap_reg[11] [6]),
        .I5(\axaddr_wrap[11]_i_4_n_0 ),
        .O(\m_payload_i_reg[11] [6]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \axaddr_wrap[7]_i_1 
       (.I0(s_axburst_eq1_reg[7]),
        .I1(axi_arready_reg),
        .I2(\axaddr_wrap[11]_i_2__0_n_0 ),
        .I3(\axaddr_wrap_reg[7] [3]),
        .I4(\axaddr_wrap_reg[11] [7]),
        .I5(\axaddr_wrap[11]_i_4_n_0 ),
        .O(\m_payload_i_reg[11] [7]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \axaddr_wrap[8]_i_1 
       (.I0(s_axburst_eq1_reg[8]),
        .I1(axi_arready_reg),
        .I2(\axaddr_wrap[11]_i_2__0_n_0 ),
        .I3(\axaddr_wrap_reg[11]_0 [0]),
        .I4(\axaddr_wrap_reg[11] [8]),
        .I5(\axaddr_wrap[11]_i_4_n_0 ),
        .O(\m_payload_i_reg[11] [8]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \axaddr_wrap[9]_i_1 
       (.I0(s_axburst_eq1_reg[9]),
        .I1(axi_arready_reg),
        .I2(\axaddr_wrap[11]_i_2__0_n_0 ),
        .I3(\axaddr_wrap_reg[11]_0 [1]),
        .I4(\axaddr_wrap_reg[11] [9]),
        .I5(\axaddr_wrap[11]_i_4_n_0 ),
        .O(\m_payload_i_reg[11] [9]));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT4 #(
    .INIT(16'hB800)) 
    \axlen_cnt[8]_i_1__0 
       (.I0(m_axi_arready),
        .I1(Q[1]),
        .I2(si_rs_arvalid),
        .I3(Q[0]),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT2 #(
    .INIT(4'h8)) 
    m_axi_arvalid_INST_0
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(m_axi_arvalid));
  LUT3 #(
    .INIT(8'h1F)) 
    \m_payload_i[31]_i_1__1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(si_rs_arvalid),
        .O(\FSM_sequential_state_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT5 #(
    .INIT(32'hFFFFE0FF)) 
    m_valid_i_i_1__2
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(si_rs_arvalid),
        .I3(m_valid_i_reg),
        .I4(s_axi_arvalid),
        .O(m_valid_i0));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'h80)) 
    r_push_r_i_1
       (.I0(m_axi_arready),
        .I1(Q[1]),
        .I2(Q[0]),
        .O(axi_arready_reg));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT5 #(
    .INIT(32'hEEFEFFFF)) 
    s_axburst_eq0_i_3
       (.I0(\FSM_sequential_state_reg[0]_0 ),
        .I1(areset_d1),
        .I2(sel_first_reg_1),
        .I3(axi_arready_reg),
        .I4(s_axburst_eq1_reg[12]),
        .O(areset_d1_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT5 #(
    .INIT(32'hFEFEFFFE)) 
    s_axburst_eq1_i_2
       (.I0(s_axburst_eq1_reg[12]),
        .I1(\FSM_sequential_state_reg[0]_0 ),
        .I2(areset_d1),
        .I3(sel_first_reg_1),
        .I4(axi_arready_reg),
        .O(\m_payload_i_reg[39] ));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT5 #(
    .INIT(32'h1FFF1F1F)) 
    s_ready_i_i_1__2
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(si_rs_arvalid),
        .I3(s_axi_arvalid),
        .I4(m_valid_i_reg),
        .O(s_ready_i0));
  LUT6 #(
    .INIT(64'hAFFFFFFFAAEEAAAA)) 
    sel_first_i_1__2
       (.I0(areset_d1),
        .I1(si_rs_arvalid),
        .I2(m_axi_arready),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(sel_first_reg_0),
        .O(areset_d1_reg));
  LUT6 #(
    .INIT(64'hAFFFFFFFAAEEAAAA)) 
    sel_first_i_1__3
       (.I0(areset_d1),
        .I1(si_rs_arvalid),
        .I2(m_axi_arready),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\axaddr_incr_reg[0] ),
        .O(areset_d1_reg_0));
  LUT6 #(
    .INIT(64'hF4FCF4FCFFFCFCFC)) 
    sel_first_i_1__4
       (.I0(m_axi_arready),
        .I1(sel_first_reg_1),
        .I2(areset_d1),
        .I3(Q[0]),
        .I4(si_rs_arvalid),
        .I5(Q[1]),
        .O(sel_first_i));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \wrap_boundary_axaddr_r[11]_i_1__0 
       (.I0(Q[0]),
        .I1(si_rs_arvalid),
        .I2(Q[1]),
        .O(\FSM_sequential_state_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h755545558AAA8AAA)) 
    \wrap_cnt_r[0]_i_1__0 
       (.I0(\wrap_cnt_r_reg[0] ),
        .I1(Q[1]),
        .I2(si_rs_arvalid),
        .I3(Q[0]),
        .I4(axaddr_offset),
        .I5(\wrap_cnt_r_reg[0]_0 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "axi_protocol_converter_v2_1_19_b2s_simple_fifo" *) 
module design_1_axi_protocol_converter_v2_1_19_b2s_simple_fifo
   (\cnt_read_reg[1]_0 ,
    addr,
    SR,
    bresp_push,
    \cnt_read_reg[1]_1 ,
    out,
    areset_d1,
    Q,
    mhandshake_r,
    b_push,
    in,
    aclk,
    shandshake_r);
  output \cnt_read_reg[1]_0 ;
  output [1:0]addr;
  output [0:0]SR;
  output bresp_push;
  output \cnt_read_reg[1]_1 ;
  output [11:0]out;
  input areset_d1;
  input [7:0]Q;
  input mhandshake_r;
  input b_push;
  input [15:0]in;
  input aclk;
  input shandshake_r;

  wire [7:0]Q;
  wire [0:0]SR;
  wire aclk;
  wire [1:0]addr;
  wire areset_d1;
  wire b_push;
  wire bresp_push;
  wire \cnt_read[0]_i_1_n_0 ;
  wire \cnt_read[1]_i_1_n_0 ;
  wire \cnt_read_reg[1]_0 ;
  wire \cnt_read_reg[1]_1 ;
  wire [15:0]in;
  wire \memory_reg[3][0]_srl4_i_2__0_n_0 ;
  wire \memory_reg[3][0]_srl4_i_3__0_n_0 ;
  wire \memory_reg[3][0]_srl4_n_0 ;
  wire \memory_reg[3][1]_srl4_n_0 ;
  wire \memory_reg[3][2]_srl4_n_0 ;
  wire \memory_reg[3][3]_srl4_n_0 ;
  wire mhandshake_r;
  wire [11:0]out;
  wire shandshake_r;

  LUT2 #(
    .INIT(4'hE)) 
    \bresp_cnt[7]_i_1 
       (.I0(areset_d1),
        .I1(bresp_push),
        .O(SR));
  LUT2 #(
    .INIT(4'h7)) 
    bvalid_i_i_3
       (.I0(addr[1]),
        .I1(addr[0]),
        .O(\cnt_read_reg[1]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \cnt_read[0]_i_1 
       (.I0(shandshake_r),
        .I1(b_push),
        .I2(addr[0]),
        .O(\cnt_read[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT4 #(
    .INIT(16'hE718)) 
    \cnt_read[1]_i_1 
       (.I0(addr[0]),
        .I1(b_push),
        .I2(shandshake_r),
        .I3(addr[1]),
        .O(\cnt_read[1]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \cnt_read_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\cnt_read[0]_i_1_n_0 ),
        .Q(addr[0]),
        .S(areset_d1));
  FDSE #(
    .INIT(1'b1)) 
    \cnt_read_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\cnt_read[1]_i_1_n_0 ),
        .Q(addr[1]),
        .S(areset_d1));
  (* srl_bus_name = "ps7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3] " *) 
  (* srl_name = "ps7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \memory_reg[3][0]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(b_push),
        .CLK(aclk),
        .D(in[0]),
        .Q(\memory_reg[3][0]_srl4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000082000082)) 
    \memory_reg[3][0]_srl4_i_1 
       (.I0(\memory_reg[3][0]_srl4_i_2__0_n_0 ),
        .I1(Q[2]),
        .I2(\memory_reg[3][2]_srl4_n_0 ),
        .I3(Q[1]),
        .I4(\memory_reg[3][1]_srl4_n_0 ),
        .I5(\memory_reg[3][0]_srl4_i_3__0_n_0 ),
        .O(bresp_push));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \memory_reg[3][0]_srl4_i_2 
       (.I0(addr[1]),
        .I1(addr[0]),
        .O(\cnt_read_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT5 #(
    .INIT(32'h00040404)) 
    \memory_reg[3][0]_srl4_i_2__0 
       (.I0(Q[6]),
        .I1(mhandshake_r),
        .I2(Q[7]),
        .I3(addr[0]),
        .I4(addr[1]),
        .O(\memory_reg[3][0]_srl4_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF6FF6)) 
    \memory_reg[3][0]_srl4_i_3__0 
       (.I0(\memory_reg[3][3]_srl4_n_0 ),
        .I1(Q[3]),
        .I2(\memory_reg[3][0]_srl4_n_0 ),
        .I3(Q[0]),
        .I4(Q[4]),
        .I5(Q[5]),
        .O(\memory_reg[3][0]_srl4_i_3__0_n_0 ));
  (* srl_bus_name = "ps7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3] " *) 
  (* srl_name = "ps7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \memory_reg[3][10]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(b_push),
        .CLK(aclk),
        .D(in[6]),
        .Q(out[2]));
  (* srl_bus_name = "ps7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3] " *) 
  (* srl_name = "ps7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \memory_reg[3][11]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(b_push),
        .CLK(aclk),
        .D(in[7]),
        .Q(out[3]));
  (* srl_bus_name = "ps7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3] " *) 
  (* srl_name = "ps7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \memory_reg[3][12]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(b_push),
        .CLK(aclk),
        .D(in[8]),
        .Q(out[4]));
  (* srl_bus_name = "ps7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3] " *) 
  (* srl_name = "ps7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \memory_reg[3][13]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(b_push),
        .CLK(aclk),
        .D(in[9]),
        .Q(out[5]));
  (* srl_bus_name = "ps7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3] " *) 
  (* srl_name = "ps7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \memory_reg[3][14]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(b_push),
        .CLK(aclk),
        .D(in[10]),
        .Q(out[6]));
  (* srl_bus_name = "ps7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3] " *) 
  (* srl_name = "ps7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \memory_reg[3][15]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(b_push),
        .CLK(aclk),
        .D(in[11]),
        .Q(out[7]));
  (* srl_bus_name = "ps7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3] " *) 
  (* srl_name = "ps7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \memory_reg[3][16]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(b_push),
        .CLK(aclk),
        .D(in[12]),
        .Q(out[8]));
  (* srl_bus_name = "ps7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3] " *) 
  (* srl_name = "ps7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \memory_reg[3][17]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(b_push),
        .CLK(aclk),
        .D(in[13]),
        .Q(out[9]));
  (* srl_bus_name = "ps7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3] " *) 
  (* srl_name = "ps7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][18]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \memory_reg[3][18]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(b_push),
        .CLK(aclk),
        .D(in[14]),
        .Q(out[10]));
  (* srl_bus_name = "ps7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3] " *) 
  (* srl_name = "ps7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \memory_reg[3][19]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(b_push),
        .CLK(aclk),
        .D(in[15]),
        .Q(out[11]));
  (* srl_bus_name = "ps7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3] " *) 
  (* srl_name = "ps7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \memory_reg[3][1]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(b_push),
        .CLK(aclk),
        .D(in[1]),
        .Q(\memory_reg[3][1]_srl4_n_0 ));
  (* srl_bus_name = "ps7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3] " *) 
  (* srl_name = "ps7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][2]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \memory_reg[3][2]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(b_push),
        .CLK(aclk),
        .D(in[2]),
        .Q(\memory_reg[3][2]_srl4_n_0 ));
  (* srl_bus_name = "ps7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3] " *) 
  (* srl_name = "ps7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \memory_reg[3][3]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(b_push),
        .CLK(aclk),
        .D(in[3]),
        .Q(\memory_reg[3][3]_srl4_n_0 ));
  (* srl_bus_name = "ps7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3] " *) 
  (* srl_name = "ps7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \memory_reg[3][8]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(b_push),
        .CLK(aclk),
        .D(in[4]),
        .Q(out[0]));
  (* srl_bus_name = "ps7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3] " *) 
  (* srl_name = "ps7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \memory_reg[3][9]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(b_push),
        .CLK(aclk),
        .D(in[5]),
        .Q(out[1]));
endmodule

(* ORIG_REF_NAME = "axi_protocol_converter_v2_1_19_b2s_simple_fifo" *) 
module design_1_axi_protocol_converter_v2_1_19_b2s_simple_fifo__parameterized0
   (areset_d1_reg,
    m_axi_bready,
    mhandshake,
    \s_bresp_acc_reg[1] ,
    areset_d1,
    bvalid_i_reg,
    shandshake_r,
    si_rs_bready,
    si_rs_bvalid,
    mhandshake_r,
    m_axi_bvalid,
    bresp_push,
    in,
    aclk);
  output areset_d1_reg;
  output m_axi_bready;
  output mhandshake;
  output [1:0]\s_bresp_acc_reg[1] ;
  input areset_d1;
  input bvalid_i_reg;
  input shandshake_r;
  input si_rs_bready;
  input si_rs_bvalid;
  input mhandshake_r;
  input m_axi_bvalid;
  input bresp_push;
  input [1:0]in;
  input aclk;

  wire aclk;
  wire areset_d1;
  wire areset_d1_reg;
  wire bresp_push;
  wire bvalid_i_i_2_n_0;
  wire bvalid_i_reg;
  wire [1:0]cnt_read;
  wire \cnt_read[0]_i_1_n_0 ;
  wire \cnt_read[1]_i_1_n_0 ;
  wire [1:0]in;
  wire m_axi_bready;
  wire m_axi_bvalid;
  wire mhandshake;
  wire mhandshake_r;
  wire [1:0]\s_bresp_acc_reg[1] ;
  wire shandshake_r;
  wire si_rs_bready;
  wire si_rs_bvalid;

  LUT6 #(
    .INIT(64'h0000555500400040)) 
    bvalid_i_i_1
       (.I0(areset_d1),
        .I1(bvalid_i_i_2_n_0),
        .I2(bvalid_i_reg),
        .I3(shandshake_r),
        .I4(si_rs_bready),
        .I5(si_rs_bvalid),
        .O(areset_d1_reg));
  LUT2 #(
    .INIT(4'h7)) 
    bvalid_i_i_2
       (.I0(cnt_read[0]),
        .I1(cnt_read[1]),
        .O(bvalid_i_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \cnt_read[0]_i_1 
       (.I0(shandshake_r),
        .I1(bresp_push),
        .I2(cnt_read[0]),
        .O(\cnt_read[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT4 #(
    .INIT(16'hE718)) 
    \cnt_read[1]_i_1 
       (.I0(cnt_read[0]),
        .I1(bresp_push),
        .I2(shandshake_r),
        .I3(cnt_read[1]),
        .O(\cnt_read[1]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \cnt_read_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\cnt_read[0]_i_1_n_0 ),
        .Q(cnt_read[0]),
        .S(areset_d1));
  FDSE #(
    .INIT(1'b1)) 
    \cnt_read_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\cnt_read[1]_i_1_n_0 ),
        .Q(cnt_read[1]),
        .S(areset_d1));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT3 #(
    .INIT(8'h08)) 
    m_axi_bready_INST_0
       (.I0(cnt_read[1]),
        .I1(cnt_read[0]),
        .I2(mhandshake_r),
        .O(m_axi_bready));
  (* srl_bus_name = "ps7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3] " *) 
  (* srl_name = "ps7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][0]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \memory_reg[3][0]_srl4 
       (.A0(cnt_read[0]),
        .A1(cnt_read[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(bresp_push),
        .CLK(aclk),
        .D(in[0]),
        .Q(\s_bresp_acc_reg[1] [0]));
  (* srl_bus_name = "ps7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3] " *) 
  (* srl_name = "ps7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][1]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \memory_reg[3][1]_srl4 
       (.A0(cnt_read[0]),
        .A1(cnt_read[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(bresp_push),
        .CLK(aclk),
        .D(in[1]),
        .Q(\s_bresp_acc_reg[1] [1]));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    mhandshake_r_i_1
       (.I0(mhandshake_r),
        .I1(m_axi_bvalid),
        .I2(cnt_read[1]),
        .I3(cnt_read[0]),
        .O(mhandshake));
endmodule

(* ORIG_REF_NAME = "axi_protocol_converter_v2_1_19_b2s_simple_fifo" *) 
module design_1_axi_protocol_converter_v2_1_19_b2s_simple_fifo__parameterized1
   (\cnt_read_reg[1]_0 ,
    m_axi_rready,
    rd_a_full,
    a_full0,
    out,
    \cnt_read_reg[4]_0 ,
    si_rs_rready,
    m_axi_rvalid,
    in,
    aclk,
    areset_d1,
    E);
  output \cnt_read_reg[1]_0 ;
  output m_axi_rready;
  output rd_a_full;
  output a_full0;
  output [33:0]out;
  input \cnt_read_reg[4]_0 ;
  input si_rs_rready;
  input m_axi_rvalid;
  input [33:0]in;
  input aclk;
  input areset_d1;
  input [0:0]E;

  wire [0:0]E;
  wire a_full0;
  wire aclk;
  wire areset_d1;
  wire cnt_read10_out;
  wire \cnt_read[0]_i_1_n_0 ;
  wire \cnt_read[1]_i_1__0_n_0 ;
  wire \cnt_read[2]_i_1__0_n_0 ;
  wire \cnt_read[3]_i_1__0_n_0 ;
  wire \cnt_read[4]_i_2__0_n_0 ;
  wire [4:0]cnt_read_reg;
  wire \cnt_read_reg[1]_0 ;
  wire \cnt_read_reg[4]_0 ;
  wire [33:0]in;
  wire m_axi_rready;
  wire m_axi_rvalid;
  wire [33:0]out;
  wire rd_a_full;
  wire si_rs_rready;
  wire wr_en0;
  wire \NLW_memory_reg[31][0]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][10]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][11]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][12]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][13]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][14]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][15]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][16]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][17]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][18]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][19]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][1]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][20]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][21]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][22]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][23]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][24]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][25]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][26]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][27]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][28]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][29]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][2]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][30]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][31]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][32]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][33]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][3]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][4]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][5]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][6]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][7]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][8]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][9]_srl32_Q31_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT5 #(
    .INIT(32'h7000C000)) 
    \FSM_sequential_state[1]_i_4 
       (.I0(cnt_read_reg[0]),
        .I1(cnt_read_reg[2]),
        .I2(cnt_read_reg[4]),
        .I3(cnt_read_reg[3]),
        .I4(cnt_read_reg[1]),
        .O(rd_a_full));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \cnt_read[0]_i_1 
       (.I0(cnt_read_reg[0]),
        .O(\cnt_read[0]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \cnt_read[1]_i_1__0 
       (.I0(cnt_read_reg[1]),
        .I1(cnt_read_reg[0]),
        .I2(cnt_read10_out),
        .O(\cnt_read[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT4 #(
    .INIT(16'h6AA9)) 
    \cnt_read[2]_i_1__0 
       (.I0(cnt_read_reg[2]),
        .I1(cnt_read_reg[1]),
        .I2(cnt_read_reg[0]),
        .I3(cnt_read10_out),
        .O(\cnt_read[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT5 #(
    .INIT(32'h6AAAAAA9)) 
    \cnt_read[3]_i_1__0 
       (.I0(cnt_read_reg[3]),
        .I1(cnt_read_reg[2]),
        .I2(cnt_read_reg[1]),
        .I3(cnt_read_reg[0]),
        .I4(cnt_read10_out),
        .O(\cnt_read[3]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAA9)) 
    \cnt_read[4]_i_2__0 
       (.I0(cnt_read_reg[4]),
        .I1(cnt_read_reg[3]),
        .I2(cnt_read_reg[2]),
        .I3(cnt_read_reg[1]),
        .I4(cnt_read_reg[0]),
        .I5(cnt_read10_out),
        .O(\cnt_read[4]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h4080C080FFFFFFFF)) 
    \cnt_read[4]_i_3__0 
       (.I0(cnt_read_reg[1]),
        .I1(cnt_read_reg[3]),
        .I2(cnt_read_reg[4]),
        .I3(cnt_read_reg[2]),
        .I4(cnt_read_reg[0]),
        .I5(m_axi_rvalid),
        .O(\cnt_read_reg[1]_0 ));
  LUT3 #(
    .INIT(8'h45)) 
    \cnt_read[4]_i_4 
       (.I0(\cnt_read_reg[1]_0 ),
        .I1(\cnt_read_reg[4]_0 ),
        .I2(si_rs_rready),
        .O(cnt_read10_out));
  FDSE #(
    .INIT(1'b1)) 
    \cnt_read_reg[0] 
       (.C(aclk),
        .CE(E),
        .D(\cnt_read[0]_i_1_n_0 ),
        .Q(cnt_read_reg[0]),
        .S(areset_d1));
  FDSE #(
    .INIT(1'b1)) 
    \cnt_read_reg[1] 
       (.C(aclk),
        .CE(E),
        .D(\cnt_read[1]_i_1__0_n_0 ),
        .Q(cnt_read_reg[1]),
        .S(areset_d1));
  FDSE #(
    .INIT(1'b1)) 
    \cnt_read_reg[2] 
       (.C(aclk),
        .CE(E),
        .D(\cnt_read[2]_i_1__0_n_0 ),
        .Q(cnt_read_reg[2]),
        .S(areset_d1));
  FDSE #(
    .INIT(1'b1)) 
    \cnt_read_reg[3] 
       (.C(aclk),
        .CE(E),
        .D(\cnt_read[3]_i_1__0_n_0 ),
        .Q(cnt_read_reg[3]),
        .S(areset_d1));
  FDSE #(
    .INIT(1'b1)) 
    \cnt_read_reg[4] 
       (.C(aclk),
        .CE(E),
        .D(\cnt_read[4]_i_2__0_n_0 ),
        .Q(cnt_read_reg[4]),
        .S(areset_d1));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT5 #(
    .INIT(32'hBF7F3F7F)) 
    m_axi_rready_INST_0
       (.I0(cnt_read_reg[1]),
        .I1(cnt_read_reg[3]),
        .I2(cnt_read_reg[4]),
        .I3(cnt_read_reg[2]),
        .I4(cnt_read_reg[0]),
        .O(m_axi_rready));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    m_valid_i_i_3
       (.I0(cnt_read_reg[1]),
        .I1(cnt_read_reg[3]),
        .I2(cnt_read_reg[4]),
        .I3(cnt_read_reg[2]),
        .I4(cnt_read_reg[0]),
        .O(a_full0));
  (* srl_bus_name = "ps7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "ps7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][0]_srl32 
       (.A(cnt_read_reg),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[0]),
        .Q(out[0]),
        .Q31(\NLW_memory_reg[31][0]_srl32_Q31_UNCONNECTED ));
  LUT6 #(
    .INIT(64'h80AAAAAA0AAAAAAA)) 
    \memory_reg[31][0]_srl32_i_1 
       (.I0(m_axi_rvalid),
        .I1(cnt_read_reg[0]),
        .I2(cnt_read_reg[2]),
        .I3(cnt_read_reg[4]),
        .I4(cnt_read_reg[3]),
        .I5(cnt_read_reg[1]),
        .O(wr_en0));
  (* srl_bus_name = "ps7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "ps7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][10]_srl32 
       (.A(cnt_read_reg),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[10]),
        .Q(out[10]),
        .Q31(\NLW_memory_reg[31][10]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "ps7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "ps7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][11]_srl32 
       (.A(cnt_read_reg),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[11]),
        .Q(out[11]),
        .Q31(\NLW_memory_reg[31][11]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "ps7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "ps7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][12]_srl32 
       (.A(cnt_read_reg),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[12]),
        .Q(out[12]),
        .Q31(\NLW_memory_reg[31][12]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "ps7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "ps7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][13]_srl32 
       (.A(cnt_read_reg),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[13]),
        .Q(out[13]),
        .Q31(\NLW_memory_reg[31][13]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "ps7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "ps7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][14]_srl32 
       (.A(cnt_read_reg),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[14]),
        .Q(out[14]),
        .Q31(\NLW_memory_reg[31][14]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "ps7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "ps7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][15]_srl32 
       (.A(cnt_read_reg),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[15]),
        .Q(out[15]),
        .Q31(\NLW_memory_reg[31][15]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "ps7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "ps7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][16]_srl32 
       (.A(cnt_read_reg),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[16]),
        .Q(out[16]),
        .Q31(\NLW_memory_reg[31][16]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "ps7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "ps7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][17]_srl32 
       (.A(cnt_read_reg),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[17]),
        .Q(out[17]),
        .Q31(\NLW_memory_reg[31][17]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "ps7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "ps7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][18]_srl32 
       (.A(cnt_read_reg),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[18]),
        .Q(out[18]),
        .Q31(\NLW_memory_reg[31][18]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "ps7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "ps7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][19]_srl32 
       (.A(cnt_read_reg),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[19]),
        .Q(out[19]),
        .Q31(\NLW_memory_reg[31][19]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "ps7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "ps7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][1]_srl32 
       (.A(cnt_read_reg),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[1]),
        .Q(out[1]),
        .Q31(\NLW_memory_reg[31][1]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "ps7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "ps7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][20]_srl32 
       (.A(cnt_read_reg),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[20]),
        .Q(out[20]),
        .Q31(\NLW_memory_reg[31][20]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "ps7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "ps7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][21]_srl32 
       (.A(cnt_read_reg),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[21]),
        .Q(out[21]),
        .Q31(\NLW_memory_reg[31][21]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "ps7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "ps7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][22]_srl32 
       (.A(cnt_read_reg),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[22]),
        .Q(out[22]),
        .Q31(\NLW_memory_reg[31][22]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "ps7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "ps7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][23]_srl32 
       (.A(cnt_read_reg),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[23]),
        .Q(out[23]),
        .Q31(\NLW_memory_reg[31][23]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "ps7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "ps7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][24]_srl32 
       (.A(cnt_read_reg),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[24]),
        .Q(out[24]),
        .Q31(\NLW_memory_reg[31][24]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "ps7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "ps7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][25]_srl32 
       (.A(cnt_read_reg),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[25]),
        .Q(out[25]),
        .Q31(\NLW_memory_reg[31][25]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "ps7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "ps7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][26]_srl32 
       (.A(cnt_read_reg),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[26]),
        .Q(out[26]),
        .Q31(\NLW_memory_reg[31][26]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "ps7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "ps7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][27]_srl32 
       (.A(cnt_read_reg),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[27]),
        .Q(out[27]),
        .Q31(\NLW_memory_reg[31][27]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "ps7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "ps7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][28]_srl32 
       (.A(cnt_read_reg),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[28]),
        .Q(out[28]),
        .Q31(\NLW_memory_reg[31][28]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "ps7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "ps7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][29]_srl32 
       (.A(cnt_read_reg),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[29]),
        .Q(out[29]),
        .Q31(\NLW_memory_reg[31][29]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "ps7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "ps7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][2]_srl32 
       (.A(cnt_read_reg),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[2]),
        .Q(out[2]),
        .Q31(\NLW_memory_reg[31][2]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "ps7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "ps7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][30]_srl32 
       (.A(cnt_read_reg),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[30]),
        .Q(out[30]),
        .Q31(\NLW_memory_reg[31][30]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "ps7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "ps7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][31]_srl32 
       (.A(cnt_read_reg),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[31]),
        .Q(out[31]),
        .Q31(\NLW_memory_reg[31][31]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "ps7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "ps7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][32]_srl32 
       (.A(cnt_read_reg),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[32]),
        .Q(out[32]),
        .Q31(\NLW_memory_reg[31][32]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "ps7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "ps7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][33]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][33]_srl32 
       (.A(cnt_read_reg),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[33]),
        .Q(out[33]),
        .Q31(\NLW_memory_reg[31][33]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "ps7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "ps7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][3]_srl32 
       (.A(cnt_read_reg),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[3]),
        .Q(out[3]),
        .Q31(\NLW_memory_reg[31][3]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "ps7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "ps7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][4]_srl32 
       (.A(cnt_read_reg),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[4]),
        .Q(out[4]),
        .Q31(\NLW_memory_reg[31][4]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "ps7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "ps7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][5]_srl32 
       (.A(cnt_read_reg),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[5]),
        .Q(out[5]),
        .Q31(\NLW_memory_reg[31][5]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "ps7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "ps7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][6]_srl32 
       (.A(cnt_read_reg),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[6]),
        .Q(out[6]),
        .Q31(\NLW_memory_reg[31][6]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "ps7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "ps7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][7]_srl32 
       (.A(cnt_read_reg),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[7]),
        .Q(out[7]),
        .Q31(\NLW_memory_reg[31][7]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "ps7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "ps7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][8]_srl32 
       (.A(cnt_read_reg),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[8]),
        .Q(out[8]),
        .Q31(\NLW_memory_reg[31][8]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "ps7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "ps7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][9]_srl32 
       (.A(cnt_read_reg),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[9]),
        .Q(out[9]),
        .Q31(\NLW_memory_reg[31][9]_srl32_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "axi_protocol_converter_v2_1_19_b2s_simple_fifo" *) 
module design_1_axi_protocol_converter_v2_1_19_b2s_simple_fifo__parameterized2
   (E,
    \cnt_read_reg[2]_0 ,
    r_full,
    r_push_r_reg,
    si_rs_rready,
    \cnt_read_reg[4]_0 ,
    r_push_r,
    a_full0,
    rd_a_full,
    in,
    aclk,
    areset_d1);
  output [0:0]E;
  output \cnt_read_reg[2]_0 ;
  output r_full;
  output [12:0]r_push_r_reg;
  input si_rs_rready;
  input \cnt_read_reg[4]_0 ;
  input r_push_r;
  input a_full0;
  input rd_a_full;
  input [12:0]in;
  input aclk;
  input areset_d1;

  wire [0:0]E;
  wire a_full0;
  wire aclk;
  wire areset_d1;
  wire \cnt_read[0]_i_1__0_n_0 ;
  wire \cnt_read[1]_i_1_n_0 ;
  wire \cnt_read[2]_i_1_n_0 ;
  wire \cnt_read[3]_i_1_n_0 ;
  wire \cnt_read[4]_i_1__0_n_0 ;
  wire \cnt_read[4]_i_2_n_0 ;
  wire \cnt_read[4]_i_3_n_0 ;
  wire [4:0]cnt_read_reg;
  wire \cnt_read_reg[2]_0 ;
  wire \cnt_read_reg[4]_0 ;
  wire [12:0]in;
  wire r_full;
  wire r_push_r;
  wire [12:0]r_push_r_reg;
  wire rd_a_full;
  wire si_rs_rready;
  wire \NLW_memory_reg[31][0]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][10]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][11]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][12]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][1]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][2]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][3]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][4]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][5]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][6]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][7]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][8]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][9]_srl32_Q31_UNCONNECTED ;

  LUT6 #(
    .INIT(64'hFFFFFFFF4080C080)) 
    \FSM_sequential_state[1]_i_2 
       (.I0(cnt_read_reg[2]),
        .I1(cnt_read_reg[4]),
        .I2(cnt_read_reg[3]),
        .I3(cnt_read_reg[1]),
        .I4(cnt_read_reg[0]),
        .I5(rd_a_full),
        .O(r_full));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \cnt_read[0]_i_1__0 
       (.I0(cnt_read_reg[0]),
        .O(\cnt_read[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \cnt_read[1]_i_1 
       (.I0(cnt_read_reg[1]),
        .I1(cnt_read_reg[0]),
        .I2(\cnt_read[4]_i_3_n_0 ),
        .O(\cnt_read[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT4 #(
    .INIT(16'hA96A)) 
    \cnt_read[2]_i_1 
       (.I0(cnt_read_reg[2]),
        .I1(cnt_read_reg[0]),
        .I2(cnt_read_reg[1]),
        .I3(\cnt_read[4]_i_3_n_0 ),
        .O(\cnt_read[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT5 #(
    .INIT(32'hAAA96AAA)) 
    \cnt_read[3]_i_1 
       (.I0(cnt_read_reg[3]),
        .I1(cnt_read_reg[2]),
        .I2(cnt_read_reg[0]),
        .I3(cnt_read_reg[1]),
        .I4(\cnt_read[4]_i_3_n_0 ),
        .O(\cnt_read[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT3 #(
    .INIT(8'h2D)) 
    \cnt_read[4]_i_1 
       (.I0(si_rs_rready),
        .I1(\cnt_read_reg[2]_0 ),
        .I2(\cnt_read_reg[4]_0 ),
        .O(E));
  LUT3 #(
    .INIT(8'hD2)) 
    \cnt_read[4]_i_1__0 
       (.I0(si_rs_rready),
        .I1(\cnt_read_reg[2]_0 ),
        .I2(r_push_r),
        .O(\cnt_read[4]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAA96AAAAAAA)) 
    \cnt_read[4]_i_2 
       (.I0(cnt_read_reg[4]),
        .I1(cnt_read_reg[3]),
        .I2(cnt_read_reg[2]),
        .I3(cnt_read_reg[0]),
        .I4(cnt_read_reg[1]),
        .I5(\cnt_read[4]_i_3_n_0 ),
        .O(\cnt_read[4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT3 #(
    .INIT(8'h4F)) 
    \cnt_read[4]_i_3 
       (.I0(\cnt_read_reg[2]_0 ),
        .I1(si_rs_rready),
        .I2(r_push_r),
        .O(\cnt_read[4]_i_3_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \cnt_read_reg[0] 
       (.C(aclk),
        .CE(\cnt_read[4]_i_1__0_n_0 ),
        .D(\cnt_read[0]_i_1__0_n_0 ),
        .Q(cnt_read_reg[0]),
        .S(areset_d1));
  FDSE #(
    .INIT(1'b1)) 
    \cnt_read_reg[1] 
       (.C(aclk),
        .CE(\cnt_read[4]_i_1__0_n_0 ),
        .D(\cnt_read[1]_i_1_n_0 ),
        .Q(cnt_read_reg[1]),
        .S(areset_d1));
  FDSE #(
    .INIT(1'b1)) 
    \cnt_read_reg[2] 
       (.C(aclk),
        .CE(\cnt_read[4]_i_1__0_n_0 ),
        .D(\cnt_read[2]_i_1_n_0 ),
        .Q(cnt_read_reg[2]),
        .S(areset_d1));
  FDSE #(
    .INIT(1'b1)) 
    \cnt_read_reg[3] 
       (.C(aclk),
        .CE(\cnt_read[4]_i_1__0_n_0 ),
        .D(\cnt_read[3]_i_1_n_0 ),
        .Q(cnt_read_reg[3]),
        .S(areset_d1));
  FDSE #(
    .INIT(1'b1)) 
    \cnt_read_reg[4] 
       (.C(aclk),
        .CE(\cnt_read[4]_i_1__0_n_0 ),
        .D(\cnt_read[4]_i_2_n_0 ),
        .Q(cnt_read_reg[4]),
        .S(areset_d1));
  LUT6 #(
    .INIT(64'h80000000FFFFFFFF)) 
    m_valid_i_i_2
       (.I0(cnt_read_reg[2]),
        .I1(cnt_read_reg[4]),
        .I2(cnt_read_reg[3]),
        .I3(cnt_read_reg[1]),
        .I4(cnt_read_reg[0]),
        .I5(a_full0),
        .O(\cnt_read_reg[2]_0 ));
  (* srl_bus_name = "ps7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31] " *) 
  (* srl_name = "ps7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][0]_srl32 
       (.A(cnt_read_reg),
        .CE(r_push_r),
        .CLK(aclk),
        .D(in[0]),
        .Q(r_push_r_reg[0]),
        .Q31(\NLW_memory_reg[31][0]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "ps7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31] " *) 
  (* srl_name = "ps7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][10]_srl32 
       (.A(cnt_read_reg),
        .CE(r_push_r),
        .CLK(aclk),
        .D(in[10]),
        .Q(r_push_r_reg[10]),
        .Q31(\NLW_memory_reg[31][10]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "ps7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31] " *) 
  (* srl_name = "ps7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][11]_srl32 
       (.A(cnt_read_reg),
        .CE(r_push_r),
        .CLK(aclk),
        .D(in[11]),
        .Q(r_push_r_reg[11]),
        .Q31(\NLW_memory_reg[31][11]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "ps7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31] " *) 
  (* srl_name = "ps7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][12]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][12]_srl32 
       (.A(cnt_read_reg),
        .CE(r_push_r),
        .CLK(aclk),
        .D(in[12]),
        .Q(r_push_r_reg[12]),
        .Q31(\NLW_memory_reg[31][12]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "ps7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31] " *) 
  (* srl_name = "ps7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][1]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][1]_srl32 
       (.A(cnt_read_reg),
        .CE(r_push_r),
        .CLK(aclk),
        .D(in[1]),
        .Q(r_push_r_reg[1]),
        .Q31(\NLW_memory_reg[31][1]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "ps7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31] " *) 
  (* srl_name = "ps7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][2]_srl32 
       (.A(cnt_read_reg),
        .CE(r_push_r),
        .CLK(aclk),
        .D(in[2]),
        .Q(r_push_r_reg[2]),
        .Q31(\NLW_memory_reg[31][2]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "ps7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31] " *) 
  (* srl_name = "ps7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][3]_srl32 
       (.A(cnt_read_reg),
        .CE(r_push_r),
        .CLK(aclk),
        .D(in[3]),
        .Q(r_push_r_reg[3]),
        .Q31(\NLW_memory_reg[31][3]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "ps7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31] " *) 
  (* srl_name = "ps7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][4]_srl32 
       (.A(cnt_read_reg),
        .CE(r_push_r),
        .CLK(aclk),
        .D(in[4]),
        .Q(r_push_r_reg[4]),
        .Q31(\NLW_memory_reg[31][4]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "ps7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31] " *) 
  (* srl_name = "ps7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][5]_srl32 
       (.A(cnt_read_reg),
        .CE(r_push_r),
        .CLK(aclk),
        .D(in[5]),
        .Q(r_push_r_reg[5]),
        .Q31(\NLW_memory_reg[31][5]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "ps7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31] " *) 
  (* srl_name = "ps7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][6]_srl32 
       (.A(cnt_read_reg),
        .CE(r_push_r),
        .CLK(aclk),
        .D(in[6]),
        .Q(r_push_r_reg[6]),
        .Q31(\NLW_memory_reg[31][6]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "ps7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31] " *) 
  (* srl_name = "ps7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][7]_srl32 
       (.A(cnt_read_reg),
        .CE(r_push_r),
        .CLK(aclk),
        .D(in[7]),
        .Q(r_push_r_reg[7]),
        .Q31(\NLW_memory_reg[31][7]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "ps7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31] " *) 
  (* srl_name = "ps7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][8]_srl32 
       (.A(cnt_read_reg),
        .CE(r_push_r),
        .CLK(aclk),
        .D(in[8]),
        .Q(r_push_r_reg[8]),
        .Q31(\NLW_memory_reg[31][8]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "ps7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31] " *) 
  (* srl_name = "ps7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][9]_srl32 
       (.A(cnt_read_reg),
        .CE(r_push_r),
        .CLK(aclk),
        .D(in[9]),
        .Q(r_push_r_reg[9]),
        .Q31(\NLW_memory_reg[31][9]_srl32_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "axi_protocol_converter_v2_1_19_b2s_wr_cmd_fsm" *) 
module design_1_axi_protocol_converter_v2_1_19_b2s_wr_cmd_fsm
   (E,
    next,
    Q,
    \state_reg[1]_0 ,
    \state_reg[1]_1 ,
    sel_first_i,
    D,
    \state_reg[1]_2 ,
    \wrap_second_len_r_reg[0] ,
    \state_reg[1]_3 ,
    m_valid_i_reg,
    b_push,
    m_axi_awvalid,
    si_rs_awvalid,
    areset_d1,
    sel_first,
    sel_first_reg,
    sel_first_reg_0,
    \axlen_cnt_reg[0] ,
    \axlen_cnt_reg[0]_0 ,
    \axlen_cnt_reg[0]_1 ,
    \axlen_cnt_reg[0]_2 ,
    \axlen_cnt_reg[0]_3 ,
    \wrap_cnt_r_reg[0] ,
    \wrap_cnt_r_reg[0]_0 ,
    \wrap_cnt_r_reg[0]_1 ,
    \state_reg[0]_0 ,
    m_axi_awready,
    \state_reg[0]_1 ,
    cnt_read,
    aclk);
  output [0:0]E;
  output next;
  output [1:0]Q;
  output \state_reg[1]_0 ;
  output \state_reg[1]_1 ;
  output sel_first_i;
  output [0:0]D;
  output [0:0]\state_reg[1]_2 ;
  output [0:0]\wrap_second_len_r_reg[0] ;
  output [0:0]\state_reg[1]_3 ;
  output [0:0]m_valid_i_reg;
  output b_push;
  output m_axi_awvalid;
  input si_rs_awvalid;
  input areset_d1;
  input sel_first;
  input sel_first_reg;
  input sel_first_reg_0;
  input [0:0]\axlen_cnt_reg[0] ;
  input [0:0]\axlen_cnt_reg[0]_0 ;
  input \axlen_cnt_reg[0]_1 ;
  input [0:0]\axlen_cnt_reg[0]_2 ;
  input \axlen_cnt_reg[0]_3 ;
  input [0:0]\wrap_cnt_r_reg[0] ;
  input [0:0]\wrap_cnt_r_reg[0]_0 ;
  input \wrap_cnt_r_reg[0]_1 ;
  input \state_reg[0]_0 ;
  input m_axi_awready;
  input \state_reg[0]_1 ;
  input [1:0]cnt_read;
  input aclk;

  wire [0:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire aclk;
  wire areset_d1;
  wire [0:0]\axlen_cnt_reg[0] ;
  wire [0:0]\axlen_cnt_reg[0]_0 ;
  wire \axlen_cnt_reg[0]_1 ;
  wire [0:0]\axlen_cnt_reg[0]_2 ;
  wire \axlen_cnt_reg[0]_3 ;
  wire b_push;
  wire [1:0]cnt_read;
  wire m_axi_awready;
  wire m_axi_awvalid;
  wire [0:0]m_valid_i_reg;
  wire next;
  wire sel_first;
  wire sel_first_i;
  wire sel_first_reg;
  wire sel_first_reg_0;
  wire si_rs_awvalid;
  wire \state[0]_i_1_n_0 ;
  wire \state[1]_i_1_n_0 ;
  wire \state_reg[0]_0 ;
  wire \state_reg[0]_1 ;
  wire \state_reg[1]_0 ;
  wire \state_reg[1]_1 ;
  wire [0:0]\state_reg[1]_2 ;
  wire [0:0]\state_reg[1]_3 ;
  wire [0:0]\wrap_cnt_r_reg[0] ;
  wire [0:0]\wrap_cnt_r_reg[0]_0 ;
  wire \wrap_cnt_r_reg[0]_1 ;
  wire [0:0]\wrap_second_len_r_reg[0] ;

  LUT6 #(
    .INIT(64'h0400FFFF04000400)) 
    \axlen_cnt[0]_i_1 
       (.I0(Q[1]),
        .I1(si_rs_awvalid),
        .I2(Q[0]),
        .I3(\axlen_cnt_reg[0] ),
        .I4(\axlen_cnt_reg[0]_0 ),
        .I5(\axlen_cnt_reg[0]_1 ),
        .O(D));
  LUT6 #(
    .INIT(64'h0400FFFF04000400)) 
    \axlen_cnt[0]_i_1__0 
       (.I0(Q[1]),
        .I1(si_rs_awvalid),
        .I2(Q[0]),
        .I3(\axlen_cnt_reg[0] ),
        .I4(\axlen_cnt_reg[0]_2 ),
        .I5(\axlen_cnt_reg[0]_3 ),
        .O(\state_reg[1]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT4 #(
    .INIT(16'hAABA)) 
    \axlen_cnt[8]_i_1 
       (.I0(next),
        .I1(Q[0]),
        .I2(si_rs_awvalid),
        .I3(Q[1]),
        .O(E));
  LUT2 #(
    .INIT(4'h2)) 
    m_axi_awvalid_INST_0
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(m_axi_awvalid));
  LUT2 #(
    .INIT(4'hB)) 
    \m_payload_i[31]_i_1 
       (.I0(b_push),
        .I1(si_rs_awvalid),
        .O(m_valid_i_reg));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT5 #(
    .INIT(32'h44404040)) 
    \memory_reg[3][0]_srl4_i_1__0 
       (.I0(\state_reg[0]_1 ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(m_axi_awready),
        .I4(\state_reg[0]_0 ),
        .O(b_push));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT5 #(
    .INIT(32'h00F0F8F0)) 
    next_pending_r_i_4__0
       (.I0(\state_reg[0]_0 ),
        .I1(m_axi_awready),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(\state_reg[0]_1 ),
        .O(next));
  LUT6 #(
    .INIT(64'hFF04FFFFFF04FF04)) 
    sel_first_i_1
       (.I0(Q[1]),
        .I1(si_rs_awvalid),
        .I2(Q[0]),
        .I3(areset_d1),
        .I4(next),
        .I5(sel_first),
        .O(\state_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hFF04FFFFFF04FF04)) 
    sel_first_i_1__0
       (.I0(Q[1]),
        .I1(si_rs_awvalid),
        .I2(Q[0]),
        .I3(areset_d1),
        .I4(next),
        .I5(sel_first_reg),
        .O(\state_reg[1]_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF44444F44)) 
    sel_first_i_1__1
       (.I0(next),
        .I1(sel_first_reg_0),
        .I2(Q[1]),
        .I3(si_rs_awvalid),
        .I4(Q[0]),
        .I5(areset_d1),
        .O(sel_first_i));
  LUT6 #(
    .INIT(64'hFFAFFFCC000FFFCC)) 
    \state[0]_i_1 
       (.I0(\state_reg[0]_0 ),
        .I1(si_rs_awvalid),
        .I2(m_axi_awready),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\state_reg[0]_1 ),
        .O(\state[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00F0000044C40000)) 
    \state[1]_i_1 
       (.I0(\state_reg[0]_0 ),
        .I1(m_axi_awready),
        .I2(cnt_read[1]),
        .I3(cnt_read[0]),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(\state[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \state_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\state[0]_i_1_n_0 ),
        .Q(Q[0]),
        .R(areset_d1));
  FDRE #(
    .INIT(1'b0)) 
    \state_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\state[1]_i_1_n_0 ),
        .Q(Q[1]),
        .R(areset_d1));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \wrap_boundary_axaddr_r[11]_i_1 
       (.I0(Q[1]),
        .I1(si_rs_awvalid),
        .I2(Q[0]),
        .O(\state_reg[1]_3 ));
  LUT6 #(
    .INIT(64'h55755545AA8AAA8A)) 
    \wrap_cnt_r[0]_i_1 
       (.I0(\wrap_cnt_r_reg[0] ),
        .I1(Q[0]),
        .I2(si_rs_awvalid),
        .I3(Q[1]),
        .I4(\wrap_cnt_r_reg[0]_0 ),
        .I5(\wrap_cnt_r_reg[0]_1 ),
        .O(\wrap_second_len_r_reg[0] ));
endmodule

(* ORIG_REF_NAME = "axi_protocol_converter_v2_1_19_b2s_wrap_cmd" *) 
module design_1_axi_protocol_converter_v2_1_19_b2s_wrap_cmd
   (wrap_next_pending,
    sel_first,
    \m_payload_i_reg[39] ,
    \axlen_cnt_reg[3]_0 ,
    Q,
    sel_first_reg_0,
    \wrap_second_len_r_reg[3]_0 ,
    \axaddr_wrap_reg[11]_0 ,
    \axaddr_offset_r_reg[3]_0 ,
    aclk,
    sel_first_reg_1,
    next,
    \axlen_cnt_reg[3]_1 ,
    sel_first_i,
    incr_next_pending,
    E,
    next_pending_r_reg_0,
    \axi_awaddr_reg[6] ,
    \axaddr_offset_r_reg[3]_1 ,
    \wrap_cnt_r_reg[1]_0 ,
    \axaddr_wrap_reg[3]_0 ,
    \wrap_second_len_r_reg[3]_1 ,
    \axaddr_wrap_reg[0]_0 ,
    \axlen_cnt_reg[0]_0 ,
    D,
    \wrap_boundary_axaddr_r_reg[6]_0 );
  output wrap_next_pending;
  output sel_first;
  output \m_payload_i_reg[39] ;
  output \axlen_cnt_reg[3]_0 ;
  output [0:0]Q;
  output sel_first_reg_0;
  output [3:0]\wrap_second_len_r_reg[3]_0 ;
  output [11:0]\axaddr_wrap_reg[11]_0 ;
  output [3:0]\axaddr_offset_r_reg[3]_0 ;
  input aclk;
  input sel_first_reg_1;
  input next;
  input [18:0]\axlen_cnt_reg[3]_1 ;
  input sel_first_i;
  input incr_next_pending;
  input [0:0]E;
  input next_pending_r_reg_0;
  input \axi_awaddr_reg[6] ;
  input [3:0]\axaddr_offset_r_reg[3]_1 ;
  input \wrap_cnt_r_reg[1]_0 ;
  input [1:0]\axaddr_wrap_reg[3]_0 ;
  input [3:0]\wrap_second_len_r_reg[3]_1 ;
  input [0:0]\axaddr_wrap_reg[0]_0 ;
  input [0:0]\axlen_cnt_reg[0]_0 ;
  input [2:0]D;
  input [6:0]\wrap_boundary_axaddr_r_reg[6]_0 ;

  wire [2:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire aclk;
  wire [3:0]\axaddr_offset_r_reg[3]_0 ;
  wire [3:0]\axaddr_offset_r_reg[3]_1 ;
  wire [11:0]axaddr_wrap0;
  wire axaddr_wrap1;
  wire \axaddr_wrap[0]_i_1__0_n_0 ;
  wire \axaddr_wrap[10]_i_1__0_n_0 ;
  wire \axaddr_wrap[11]_i_1__0_n_0 ;
  wire \axaddr_wrap[11]_i_4__0_n_0 ;
  wire \axaddr_wrap[1]_i_1__0_n_0 ;
  wire \axaddr_wrap[2]_i_1__0_n_0 ;
  wire \axaddr_wrap[3]_i_1__0_n_0 ;
  wire \axaddr_wrap[3]_i_4_n_0 ;
  wire \axaddr_wrap[3]_i_5_n_0 ;
  wire \axaddr_wrap[4]_i_1__0_n_0 ;
  wire \axaddr_wrap[5]_i_1__0_n_0 ;
  wire \axaddr_wrap[6]_i_1__0_n_0 ;
  wire \axaddr_wrap[7]_i_1__0_n_0 ;
  wire \axaddr_wrap[8]_i_1__0_n_0 ;
  wire \axaddr_wrap[9]_i_1__0_n_0 ;
  wire [0:0]\axaddr_wrap_reg[0]_0 ;
  wire [11:0]\axaddr_wrap_reg[11]_0 ;
  wire \axaddr_wrap_reg[11]_i_3_n_1 ;
  wire \axaddr_wrap_reg[11]_i_3_n_2 ;
  wire \axaddr_wrap_reg[11]_i_3_n_3 ;
  wire [1:0]\axaddr_wrap_reg[3]_0 ;
  wire \axaddr_wrap_reg[3]_i_2_n_0 ;
  wire \axaddr_wrap_reg[3]_i_2_n_1 ;
  wire \axaddr_wrap_reg[3]_i_2_n_2 ;
  wire \axaddr_wrap_reg[3]_i_2_n_3 ;
  wire \axaddr_wrap_reg[7]_i_2_n_0 ;
  wire \axaddr_wrap_reg[7]_i_2_n_1 ;
  wire \axaddr_wrap_reg[7]_i_2_n_2 ;
  wire \axaddr_wrap_reg[7]_i_2_n_3 ;
  wire \axi_awaddr_reg[6] ;
  wire \axlen_cnt[1]_i_1_n_0 ;
  wire \axlen_cnt[2]_i_1_n_0 ;
  wire \axlen_cnt[3]_i_1_n_0 ;
  wire \axlen_cnt[3]_i_3_n_0 ;
  wire \axlen_cnt[4]_i_1_n_0 ;
  wire [0:0]\axlen_cnt_reg[0]_0 ;
  wire \axlen_cnt_reg[3]_0 ;
  wire [18:0]\axlen_cnt_reg[3]_1 ;
  wire \axlen_cnt_reg_n_0_[1] ;
  wire \axlen_cnt_reg_n_0_[2] ;
  wire \axlen_cnt_reg_n_0_[3] ;
  wire \axlen_cnt_reg_n_0_[4] ;
  wire incr_next_pending;
  wire \m_payload_i_reg[39] ;
  wire next;
  wire next_pending_r_i_2__2_n_0;
  wire next_pending_r_reg_0;
  wire next_pending_r_reg_n_0;
  wire sel_first;
  wire sel_first_i;
  wire sel_first_reg_0;
  wire sel_first_reg_1;
  wire [11:0]wrap_boundary_axaddr_r;
  wire [6:0]\wrap_boundary_axaddr_r_reg[6]_0 ;
  wire [1:1]wrap_cnt;
  wire [3:0]wrap_cnt_r;
  wire \wrap_cnt_r_reg[1]_0 ;
  wire wrap_next_pending;
  wire [3:0]\wrap_second_len_r_reg[3]_0 ;
  wire [3:0]\wrap_second_len_r_reg[3]_1 ;
  wire [3:3]\NLW_axaddr_wrap_reg[11]_i_3_CO_UNCONNECTED ;

  FDRE \axaddr_offset_r_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\axaddr_offset_r_reg[3]_1 [0]),
        .Q(\axaddr_offset_r_reg[3]_0 [0]),
        .R(1'b0));
  FDRE \axaddr_offset_r_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\axaddr_offset_r_reg[3]_1 [1]),
        .Q(\axaddr_offset_r_reg[3]_0 [1]),
        .R(1'b0));
  FDRE \axaddr_offset_r_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(\axaddr_offset_r_reg[3]_1 [2]),
        .Q(\axaddr_offset_r_reg[3]_0 [2]),
        .R(1'b0));
  FDRE \axaddr_offset_r_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(\axaddr_offset_r_reg[3]_1 [3]),
        .Q(\axaddr_offset_r_reg[3]_0 [3]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFAD87250)) 
    \axaddr_wrap[0]_i_1__0 
       (.I0(next),
        .I1(axaddr_wrap1),
        .I2(\axlen_cnt_reg[3]_1 [0]),
        .I3(axaddr_wrap0[0]),
        .I4(wrap_boundary_axaddr_r[0]),
        .O(\axaddr_wrap[0]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hFAD87250)) 
    \axaddr_wrap[10]_i_1__0 
       (.I0(next),
        .I1(axaddr_wrap1),
        .I2(\axlen_cnt_reg[3]_1 [10]),
        .I3(axaddr_wrap0[10]),
        .I4(wrap_boundary_axaddr_r[10]),
        .O(\axaddr_wrap[10]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hFAD87250)) 
    \axaddr_wrap[11]_i_1__0 
       (.I0(next),
        .I1(axaddr_wrap1),
        .I2(\axlen_cnt_reg[3]_1 [11]),
        .I3(axaddr_wrap0[11]),
        .I4(wrap_boundary_axaddr_r[11]),
        .O(\axaddr_wrap[11]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h0802)) 
    \axaddr_wrap[11]_i_2 
       (.I0(\axaddr_wrap[11]_i_4__0_n_0 ),
        .I1(\axlen_cnt_reg_n_0_[2] ),
        .I2(\axlen_cnt_reg_n_0_[4] ),
        .I3(wrap_cnt_r[2]),
        .O(axaddr_wrap1));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \axaddr_wrap[11]_i_4__0 
       (.I0(wrap_cnt_r[0]),
        .I1(Q),
        .I2(wrap_cnt_r[3]),
        .I3(\axlen_cnt_reg_n_0_[3] ),
        .I4(\axlen_cnt_reg_n_0_[1] ),
        .I5(wrap_cnt_r[1]),
        .O(\axaddr_wrap[11]_i_4__0_n_0 ));
  LUT5 #(
    .INIT(32'hFAD87250)) 
    \axaddr_wrap[1]_i_1__0 
       (.I0(next),
        .I1(axaddr_wrap1),
        .I2(\axlen_cnt_reg[3]_1 [1]),
        .I3(axaddr_wrap0[1]),
        .I4(wrap_boundary_axaddr_r[1]),
        .O(\axaddr_wrap[1]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hFAD87250)) 
    \axaddr_wrap[2]_i_1__0 
       (.I0(next),
        .I1(axaddr_wrap1),
        .I2(\axlen_cnt_reg[3]_1 [2]),
        .I3(axaddr_wrap0[2]),
        .I4(wrap_boundary_axaddr_r[2]),
        .O(\axaddr_wrap[2]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hFAD87250)) 
    \axaddr_wrap[3]_i_1__0 
       (.I0(next),
        .I1(axaddr_wrap1),
        .I2(\axlen_cnt_reg[3]_1 [3]),
        .I3(axaddr_wrap0[3]),
        .I4(wrap_boundary_axaddr_r[3]),
        .O(\axaddr_wrap[3]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \axaddr_wrap[3]_i_4 
       (.I0(\axaddr_wrap_reg[11]_0 [2]),
        .I1(\axlen_cnt_reg[3]_1 [12]),
        .I2(\axlen_cnt_reg[3]_1 [13]),
        .O(\axaddr_wrap[3]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \axaddr_wrap[3]_i_5 
       (.I0(\axaddr_wrap_reg[11]_0 [1]),
        .I1(\axlen_cnt_reg[3]_1 [13]),
        .I2(\axlen_cnt_reg[3]_1 [12]),
        .O(\axaddr_wrap[3]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFAD87250)) 
    \axaddr_wrap[4]_i_1__0 
       (.I0(next),
        .I1(axaddr_wrap1),
        .I2(\axlen_cnt_reg[3]_1 [4]),
        .I3(axaddr_wrap0[4]),
        .I4(wrap_boundary_axaddr_r[4]),
        .O(\axaddr_wrap[4]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hFAD87250)) 
    \axaddr_wrap[5]_i_1__0 
       (.I0(next),
        .I1(axaddr_wrap1),
        .I2(\axlen_cnt_reg[3]_1 [5]),
        .I3(axaddr_wrap0[5]),
        .I4(wrap_boundary_axaddr_r[5]),
        .O(\axaddr_wrap[5]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hFAD87250)) 
    \axaddr_wrap[6]_i_1__0 
       (.I0(next),
        .I1(axaddr_wrap1),
        .I2(\axlen_cnt_reg[3]_1 [6]),
        .I3(axaddr_wrap0[6]),
        .I4(wrap_boundary_axaddr_r[6]),
        .O(\axaddr_wrap[6]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hFAD87250)) 
    \axaddr_wrap[7]_i_1__0 
       (.I0(next),
        .I1(axaddr_wrap1),
        .I2(\axlen_cnt_reg[3]_1 [7]),
        .I3(axaddr_wrap0[7]),
        .I4(wrap_boundary_axaddr_r[7]),
        .O(\axaddr_wrap[7]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hFAD87250)) 
    \axaddr_wrap[8]_i_1__0 
       (.I0(next),
        .I1(axaddr_wrap1),
        .I2(\axlen_cnt_reg[3]_1 [8]),
        .I3(axaddr_wrap0[8]),
        .I4(wrap_boundary_axaddr_r[8]),
        .O(\axaddr_wrap[8]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hFAD87250)) 
    \axaddr_wrap[9]_i_1__0 
       (.I0(next),
        .I1(axaddr_wrap1),
        .I2(\axlen_cnt_reg[3]_1 [9]),
        .I3(axaddr_wrap0[9]),
        .I4(wrap_boundary_axaddr_r[9]),
        .O(\axaddr_wrap[9]_i_1__0_n_0 ));
  FDRE \axaddr_wrap_reg[0] 
       (.C(aclk),
        .CE(\axaddr_wrap_reg[0]_0 ),
        .D(\axaddr_wrap[0]_i_1__0_n_0 ),
        .Q(\axaddr_wrap_reg[11]_0 [0]),
        .R(1'b0));
  FDRE \axaddr_wrap_reg[10] 
       (.C(aclk),
        .CE(\axaddr_wrap_reg[0]_0 ),
        .D(\axaddr_wrap[10]_i_1__0_n_0 ),
        .Q(\axaddr_wrap_reg[11]_0 [10]),
        .R(1'b0));
  FDRE \axaddr_wrap_reg[11] 
       (.C(aclk),
        .CE(\axaddr_wrap_reg[0]_0 ),
        .D(\axaddr_wrap[11]_i_1__0_n_0 ),
        .Q(\axaddr_wrap_reg[11]_0 [11]),
        .R(1'b0));
  CARRY4 \axaddr_wrap_reg[11]_i_3 
       (.CI(\axaddr_wrap_reg[7]_i_2_n_0 ),
        .CO({\NLW_axaddr_wrap_reg[11]_i_3_CO_UNCONNECTED [3],\axaddr_wrap_reg[11]_i_3_n_1 ,\axaddr_wrap_reg[11]_i_3_n_2 ,\axaddr_wrap_reg[11]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(axaddr_wrap0[11:8]),
        .S(\axaddr_wrap_reg[11]_0 [11:8]));
  FDRE \axaddr_wrap_reg[1] 
       (.C(aclk),
        .CE(\axaddr_wrap_reg[0]_0 ),
        .D(\axaddr_wrap[1]_i_1__0_n_0 ),
        .Q(\axaddr_wrap_reg[11]_0 [1]),
        .R(1'b0));
  FDRE \axaddr_wrap_reg[2] 
       (.C(aclk),
        .CE(\axaddr_wrap_reg[0]_0 ),
        .D(\axaddr_wrap[2]_i_1__0_n_0 ),
        .Q(\axaddr_wrap_reg[11]_0 [2]),
        .R(1'b0));
  FDRE \axaddr_wrap_reg[3] 
       (.C(aclk),
        .CE(\axaddr_wrap_reg[0]_0 ),
        .D(\axaddr_wrap[3]_i_1__0_n_0 ),
        .Q(\axaddr_wrap_reg[11]_0 [3]),
        .R(1'b0));
  CARRY4 \axaddr_wrap_reg[3]_i_2 
       (.CI(1'b0),
        .CO({\axaddr_wrap_reg[3]_i_2_n_0 ,\axaddr_wrap_reg[3]_i_2_n_1 ,\axaddr_wrap_reg[3]_i_2_n_2 ,\axaddr_wrap_reg[3]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\axaddr_wrap_reg[11]_0 [3:0]),
        .O(axaddr_wrap0[3:0]),
        .S({\axaddr_wrap_reg[3]_0 [1],\axaddr_wrap[3]_i_4_n_0 ,\axaddr_wrap[3]_i_5_n_0 ,\axaddr_wrap_reg[3]_0 [0]}));
  FDRE \axaddr_wrap_reg[4] 
       (.C(aclk),
        .CE(\axaddr_wrap_reg[0]_0 ),
        .D(\axaddr_wrap[4]_i_1__0_n_0 ),
        .Q(\axaddr_wrap_reg[11]_0 [4]),
        .R(1'b0));
  FDRE \axaddr_wrap_reg[5] 
       (.C(aclk),
        .CE(\axaddr_wrap_reg[0]_0 ),
        .D(\axaddr_wrap[5]_i_1__0_n_0 ),
        .Q(\axaddr_wrap_reg[11]_0 [5]),
        .R(1'b0));
  FDRE \axaddr_wrap_reg[6] 
       (.C(aclk),
        .CE(\axaddr_wrap_reg[0]_0 ),
        .D(\axaddr_wrap[6]_i_1__0_n_0 ),
        .Q(\axaddr_wrap_reg[11]_0 [6]),
        .R(1'b0));
  FDRE \axaddr_wrap_reg[7] 
       (.C(aclk),
        .CE(\axaddr_wrap_reg[0]_0 ),
        .D(\axaddr_wrap[7]_i_1__0_n_0 ),
        .Q(\axaddr_wrap_reg[11]_0 [7]),
        .R(1'b0));
  CARRY4 \axaddr_wrap_reg[7]_i_2 
       (.CI(\axaddr_wrap_reg[3]_i_2_n_0 ),
        .CO({\axaddr_wrap_reg[7]_i_2_n_0 ,\axaddr_wrap_reg[7]_i_2_n_1 ,\axaddr_wrap_reg[7]_i_2_n_2 ,\axaddr_wrap_reg[7]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(axaddr_wrap0[7:4]),
        .S(\axaddr_wrap_reg[11]_0 [7:4]));
  FDRE \axaddr_wrap_reg[8] 
       (.C(aclk),
        .CE(\axaddr_wrap_reg[0]_0 ),
        .D(\axaddr_wrap[8]_i_1__0_n_0 ),
        .Q(\axaddr_wrap_reg[11]_0 [8]),
        .R(1'b0));
  FDRE \axaddr_wrap_reg[9] 
       (.C(aclk),
        .CE(\axaddr_wrap_reg[0]_0 ),
        .D(\axaddr_wrap[9]_i_1__0_n_0 ),
        .Q(\axaddr_wrap_reg[11]_0 [9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFF828282)) 
    \axlen_cnt[1]_i_1 
       (.I0(\axlen_cnt_reg[3]_0 ),
        .I1(\axlen_cnt_reg_n_0_[1] ),
        .I2(Q),
        .I3(E),
        .I4(\axlen_cnt_reg[3]_1 [16]),
        .O(\axlen_cnt[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF888288828882)) 
    \axlen_cnt[2]_i_1 
       (.I0(\axlen_cnt_reg[3]_0 ),
        .I1(\axlen_cnt_reg_n_0_[2] ),
        .I2(Q),
        .I3(\axlen_cnt_reg_n_0_[1] ),
        .I4(E),
        .I5(\axlen_cnt_reg[3]_1 [17]),
        .O(\axlen_cnt[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF88888F8)) 
    \axlen_cnt[3]_i_1 
       (.I0(E),
        .I1(\axlen_cnt_reg[3]_1 [18]),
        .I2(\axlen_cnt_reg[3]_0 ),
        .I3(\axlen_cnt[3]_i_3_n_0 ),
        .I4(\axlen_cnt_reg_n_0_[3] ),
        .O(\axlen_cnt[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT5 #(
    .INIT(32'h0000FFFE)) 
    \axlen_cnt[3]_i_2 
       (.I0(\axlen_cnt_reg_n_0_[3] ),
        .I1(\axlen_cnt_reg_n_0_[2] ),
        .I2(\axlen_cnt_reg_n_0_[4] ),
        .I3(\axlen_cnt_reg_n_0_[1] ),
        .I4(E),
        .O(\axlen_cnt_reg[3]_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \axlen_cnt[3]_i_3 
       (.I0(\axlen_cnt_reg_n_0_[1] ),
        .I1(Q),
        .I2(\axlen_cnt_reg_n_0_[2] ),
        .O(\axlen_cnt[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000F0F00000F0E0)) 
    \axlen_cnt[4]_i_1 
       (.I0(\axlen_cnt_reg_n_0_[3] ),
        .I1(\axlen_cnt_reg_n_0_[2] ),
        .I2(\axlen_cnt_reg_n_0_[4] ),
        .I3(\axlen_cnt_reg_n_0_[1] ),
        .I4(E),
        .I5(Q),
        .O(\axlen_cnt[4]_i_1_n_0 ));
  FDRE \axlen_cnt_reg[0] 
       (.C(aclk),
        .CE(\axaddr_wrap_reg[0]_0 ),
        .D(\axlen_cnt_reg[0]_0 ),
        .Q(Q),
        .R(1'b0));
  FDRE \axlen_cnt_reg[1] 
       (.C(aclk),
        .CE(\axaddr_wrap_reg[0]_0 ),
        .D(\axlen_cnt[1]_i_1_n_0 ),
        .Q(\axlen_cnt_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \axlen_cnt_reg[2] 
       (.C(aclk),
        .CE(\axaddr_wrap_reg[0]_0 ),
        .D(\axlen_cnt[2]_i_1_n_0 ),
        .Q(\axlen_cnt_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \axlen_cnt_reg[3] 
       (.C(aclk),
        .CE(\axaddr_wrap_reg[0]_0 ),
        .D(\axlen_cnt[3]_i_1_n_0 ),
        .Q(\axlen_cnt_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \axlen_cnt_reg[4] 
       (.C(aclk),
        .CE(\axaddr_wrap_reg[0]_0 ),
        .D(\axlen_cnt[4]_i_1_n_0 ),
        .Q(\axlen_cnt_reg_n_0_[4] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hB8BB)) 
    \m_axi_awaddr[11]_INST_0_i_3 
       (.I0(sel_first),
        .I1(\axlen_cnt_reg[3]_1 [15]),
        .I2(\axi_awaddr_reg[6] ),
        .I3(\axlen_cnt_reg[3]_1 [14]),
        .O(sel_first_reg_0));
  LUT5 #(
    .INIT(32'hFFF2F0F2)) 
    next_pending_r_i_1
       (.I0(next_pending_r_reg_n_0),
        .I1(E),
        .I2(next_pending_r_reg_0),
        .I3(next),
        .I4(next_pending_r_i_2__2_n_0),
        .O(wrap_next_pending));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT5 #(
    .INIT(32'h55555554)) 
    next_pending_r_i_2__2
       (.I0(E),
        .I1(\axlen_cnt_reg_n_0_[1] ),
        .I2(\axlen_cnt_reg_n_0_[4] ),
        .I3(\axlen_cnt_reg_n_0_[2] ),
        .I4(\axlen_cnt_reg_n_0_[3] ),
        .O(next_pending_r_i_2__2_n_0));
  FDRE next_pending_r_reg
       (.C(aclk),
        .CE(1'b1),
        .D(wrap_next_pending),
        .Q(next_pending_r_reg_n_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hABA8)) 
    s_axburst_eq1_i_1
       (.I0(wrap_next_pending),
        .I1(sel_first_i),
        .I2(\axlen_cnt_reg[3]_1 [15]),
        .I3(incr_next_pending),
        .O(\m_payload_i_reg[39] ));
  FDRE sel_first_reg
       (.C(aclk),
        .CE(1'b1),
        .D(sel_first_reg_1),
        .Q(sel_first),
        .R(1'b0));
  FDRE \wrap_boundary_axaddr_r_reg[0] 
       (.C(aclk),
        .CE(E),
        .D(\wrap_boundary_axaddr_r_reg[6]_0 [0]),
        .Q(wrap_boundary_axaddr_r[0]),
        .R(1'b0));
  FDRE \wrap_boundary_axaddr_r_reg[10] 
       (.C(aclk),
        .CE(E),
        .D(\axlen_cnt_reg[3]_1 [10]),
        .Q(wrap_boundary_axaddr_r[10]),
        .R(1'b0));
  FDRE \wrap_boundary_axaddr_r_reg[11] 
       (.C(aclk),
        .CE(E),
        .D(\axlen_cnt_reg[3]_1 [11]),
        .Q(wrap_boundary_axaddr_r[11]),
        .R(1'b0));
  FDRE \wrap_boundary_axaddr_r_reg[1] 
       (.C(aclk),
        .CE(E),
        .D(\wrap_boundary_axaddr_r_reg[6]_0 [1]),
        .Q(wrap_boundary_axaddr_r[1]),
        .R(1'b0));
  FDRE \wrap_boundary_axaddr_r_reg[2] 
       (.C(aclk),
        .CE(E),
        .D(\wrap_boundary_axaddr_r_reg[6]_0 [2]),
        .Q(wrap_boundary_axaddr_r[2]),
        .R(1'b0));
  FDRE \wrap_boundary_axaddr_r_reg[3] 
       (.C(aclk),
        .CE(E),
        .D(\wrap_boundary_axaddr_r_reg[6]_0 [3]),
        .Q(wrap_boundary_axaddr_r[3]),
        .R(1'b0));
  FDRE \wrap_boundary_axaddr_r_reg[4] 
       (.C(aclk),
        .CE(E),
        .D(\wrap_boundary_axaddr_r_reg[6]_0 [4]),
        .Q(wrap_boundary_axaddr_r[4]),
        .R(1'b0));
  FDRE \wrap_boundary_axaddr_r_reg[5] 
       (.C(aclk),
        .CE(E),
        .D(\wrap_boundary_axaddr_r_reg[6]_0 [5]),
        .Q(wrap_boundary_axaddr_r[5]),
        .R(1'b0));
  FDRE \wrap_boundary_axaddr_r_reg[6] 
       (.C(aclk),
        .CE(E),
        .D(\wrap_boundary_axaddr_r_reg[6]_0 [6]),
        .Q(wrap_boundary_axaddr_r[6]),
        .R(1'b0));
  FDRE \wrap_boundary_axaddr_r_reg[7] 
       (.C(aclk),
        .CE(E),
        .D(\axlen_cnt_reg[3]_1 [7]),
        .Q(wrap_boundary_axaddr_r[7]),
        .R(1'b0));
  FDRE \wrap_boundary_axaddr_r_reg[8] 
       (.C(aclk),
        .CE(E),
        .D(\axlen_cnt_reg[3]_1 [8]),
        .Q(wrap_boundary_axaddr_r[8]),
        .R(1'b0));
  FDRE \wrap_boundary_axaddr_r_reg[9] 
       (.C(aclk),
        .CE(E),
        .D(\axlen_cnt_reg[3]_1 [9]),
        .Q(wrap_boundary_axaddr_r[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hC50FCA00)) 
    \wrap_cnt_r[1]_i_1 
       (.I0(\wrap_second_len_r_reg[3]_0 [0]),
        .I1(\axaddr_offset_r_reg[3]_1 [1]),
        .I2(E),
        .I3(\wrap_cnt_r_reg[1]_0 ),
        .I4(\wrap_second_len_r_reg[3]_0 [1]),
        .O(wrap_cnt));
  FDRE \wrap_cnt_r_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[0]),
        .Q(wrap_cnt_r[0]),
        .R(1'b0));
  FDRE \wrap_cnt_r_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(wrap_cnt),
        .Q(wrap_cnt_r[1]),
        .R(1'b0));
  FDRE \wrap_cnt_r_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[1]),
        .Q(wrap_cnt_r[2]),
        .R(1'b0));
  FDRE \wrap_cnt_r_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[2]),
        .Q(wrap_cnt_r[3]),
        .R(1'b0));
  FDRE \wrap_second_len_r_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\wrap_second_len_r_reg[3]_1 [0]),
        .Q(\wrap_second_len_r_reg[3]_0 [0]),
        .R(1'b0));
  FDRE \wrap_second_len_r_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\wrap_second_len_r_reg[3]_1 [1]),
        .Q(\wrap_second_len_r_reg[3]_0 [1]),
        .R(1'b0));
  FDRE \wrap_second_len_r_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(\wrap_second_len_r_reg[3]_1 [2]),
        .Q(\wrap_second_len_r_reg[3]_0 [2]),
        .R(1'b0));
  FDRE \wrap_second_len_r_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(\wrap_second_len_r_reg[3]_1 [3]),
        .Q(\wrap_second_len_r_reg[3]_0 [3]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_protocol_converter_v2_1_19_b2s_wrap_cmd" *) 
module design_1_axi_protocol_converter_v2_1_19_b2s_wrap_cmd_4
   (wrap_next_pending,
    sel_first_reg_0,
    \axlen_cnt_reg[2]_0 ,
    sel_first_reg_1,
    \wrap_second_len_r_reg[3]_0 ,
    \axaddr_wrap_reg[3]_0 ,
    \axaddr_wrap_reg[11]_0 ,
    \axaddr_wrap_reg[7]_0 ,
    \axaddr_wrap_reg[11]_1 ,
    \axaddr_offset_r_reg[3]_0 ,
    \wrap_boundary_axaddr_r_reg[11]_0 ,
    aclk,
    sel_first_reg_2,
    \wrap_boundary_axaddr_r_reg[11]_1 ,
    next_pending_r_reg_0,
    next_pending_r_reg_1,
    \axlen_cnt_reg[3]_0 ,
    \axi_araddr_reg[6]_rep__1 ,
    si_rs_arvalid,
    Q,
    axaddr_offset,
    \wrap_cnt_r_reg[1]_0 ,
    S,
    D,
    E,
    \wrap_cnt_r_reg[3]_0 ,
    \wrap_boundary_axaddr_r_reg[6]_0 ,
    \axaddr_wrap_reg[11]_2 );
  output wrap_next_pending;
  output sel_first_reg_0;
  output \axlen_cnt_reg[2]_0 ;
  output sel_first_reg_1;
  output [3:0]\wrap_second_len_r_reg[3]_0 ;
  output [3:0]\axaddr_wrap_reg[3]_0 ;
  output [11:0]\axaddr_wrap_reg[11]_0 ;
  output [3:0]\axaddr_wrap_reg[7]_0 ;
  output [3:0]\axaddr_wrap_reg[11]_1 ;
  output [3:0]\axaddr_offset_r_reg[3]_0 ;
  output [11:0]\wrap_boundary_axaddr_r_reg[11]_0 ;
  input aclk;
  input sel_first_reg_2;
  input [0:0]\wrap_boundary_axaddr_r_reg[11]_1 ;
  input next_pending_r_reg_0;
  input next_pending_r_reg_1;
  input [12:0]\axlen_cnt_reg[3]_0 ;
  input \axi_araddr_reg[6]_rep__1 ;
  input si_rs_arvalid;
  input [0:0]Q;
  input [3:0]axaddr_offset;
  input \wrap_cnt_r_reg[1]_0 ;
  input [1:0]S;
  input [3:0]D;
  input [0:0]E;
  input [2:0]\wrap_cnt_r_reg[3]_0 ;
  input [6:0]\wrap_boundary_axaddr_r_reg[6]_0 ;
  input [11:0]\axaddr_wrap_reg[11]_2 ;

  wire [3:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [1:0]S;
  wire aclk;
  wire [3:0]axaddr_offset;
  wire [3:0]\axaddr_offset_r_reg[3]_0 ;
  wire \axaddr_wrap[11]_i_6_n_0 ;
  wire \axaddr_wrap[3]_i_4_n_0 ;
  wire \axaddr_wrap[3]_i_5_n_0 ;
  wire [11:0]\axaddr_wrap_reg[11]_0 ;
  wire [3:0]\axaddr_wrap_reg[11]_1 ;
  wire [11:0]\axaddr_wrap_reg[11]_2 ;
  wire \axaddr_wrap_reg[11]_i_3__0_n_1 ;
  wire \axaddr_wrap_reg[11]_i_3__0_n_2 ;
  wire \axaddr_wrap_reg[11]_i_3__0_n_3 ;
  wire [3:0]\axaddr_wrap_reg[3]_0 ;
  wire \axaddr_wrap_reg[3]_i_2__0_n_0 ;
  wire \axaddr_wrap_reg[3]_i_2__0_n_1 ;
  wire \axaddr_wrap_reg[3]_i_2__0_n_2 ;
  wire \axaddr_wrap_reg[3]_i_2__0_n_3 ;
  wire [3:0]\axaddr_wrap_reg[7]_0 ;
  wire \axaddr_wrap_reg[7]_i_2__0_n_0 ;
  wire \axaddr_wrap_reg[7]_i_2__0_n_1 ;
  wire \axaddr_wrap_reg[7]_i_2__0_n_2 ;
  wire \axaddr_wrap_reg[7]_i_2__0_n_3 ;
  wire \axi_araddr_reg[6]_rep__1 ;
  wire \axlen_cnt[0]_i_1__2_n_0 ;
  wire \axlen_cnt[1]_i_1__1_n_0 ;
  wire \axlen_cnt[2]_i_1__1_n_0 ;
  wire \axlen_cnt[3]_i_1__1_n_0 ;
  wire \axlen_cnt[3]_i_2__1_n_0 ;
  wire \axlen_cnt[3]_i_3__0_n_0 ;
  wire \axlen_cnt[4]_i_1__1_n_0 ;
  wire \axlen_cnt_reg[2]_0 ;
  wire [12:0]\axlen_cnt_reg[3]_0 ;
  wire \axlen_cnt_reg_n_0_[0] ;
  wire \axlen_cnt_reg_n_0_[1] ;
  wire \axlen_cnt_reg_n_0_[2] ;
  wire \axlen_cnt_reg_n_0_[3] ;
  wire \axlen_cnt_reg_n_0_[4] ;
  wire next_pending_r_i_2__1_n_0;
  wire next_pending_r_reg_0;
  wire next_pending_r_reg_1;
  wire next_pending_r_reg_n_0;
  wire sel_first_reg_0;
  wire sel_first_reg_1;
  wire sel_first_reg_2;
  wire si_rs_arvalid;
  wire [11:0]\wrap_boundary_axaddr_r_reg[11]_0 ;
  wire [0:0]\wrap_boundary_axaddr_r_reg[11]_1 ;
  wire [6:0]\wrap_boundary_axaddr_r_reg[6]_0 ;
  wire \wrap_cnt_r[1]_i_1__0_n_0 ;
  wire \wrap_cnt_r_reg[1]_0 ;
  wire [2:0]\wrap_cnt_r_reg[3]_0 ;
  wire \wrap_cnt_r_reg_n_0_[0] ;
  wire \wrap_cnt_r_reg_n_0_[1] ;
  wire \wrap_cnt_r_reg_n_0_[2] ;
  wire \wrap_cnt_r_reg_n_0_[3] ;
  wire wrap_next_pending;
  wire [3:0]\wrap_second_len_r_reg[3]_0 ;
  wire [3:3]\NLW_axaddr_wrap_reg[11]_i_3__0_CO_UNCONNECTED ;

  FDRE \axaddr_offset_r_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(axaddr_offset[0]),
        .Q(\axaddr_offset_r_reg[3]_0 [0]),
        .R(1'b0));
  FDRE \axaddr_offset_r_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(axaddr_offset[1]),
        .Q(\axaddr_offset_r_reg[3]_0 [1]),
        .R(1'b0));
  FDRE \axaddr_offset_r_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(axaddr_offset[2]),
        .Q(\axaddr_offset_r_reg[3]_0 [2]),
        .R(1'b0));
  FDRE \axaddr_offset_r_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(axaddr_offset[3]),
        .Q(\axaddr_offset_r_reg[3]_0 [3]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0802)) 
    \axaddr_wrap[11]_i_5 
       (.I0(\axaddr_wrap[11]_i_6_n_0 ),
        .I1(\axlen_cnt_reg_n_0_[2] ),
        .I2(\axlen_cnt_reg_n_0_[4] ),
        .I3(\wrap_cnt_r_reg_n_0_[2] ),
        .O(\axlen_cnt_reg[2]_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \axaddr_wrap[11]_i_6 
       (.I0(\wrap_cnt_r_reg_n_0_[0] ),
        .I1(\axlen_cnt_reg_n_0_[0] ),
        .I2(\wrap_cnt_r_reg_n_0_[3] ),
        .I3(\axlen_cnt_reg_n_0_[3] ),
        .I4(\axlen_cnt_reg_n_0_[1] ),
        .I5(\wrap_cnt_r_reg_n_0_[1] ),
        .O(\axaddr_wrap[11]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \axaddr_wrap[3]_i_4 
       (.I0(\axaddr_wrap_reg[11]_0 [2]),
        .I1(\axlen_cnt_reg[3]_0 [5]),
        .I2(\axlen_cnt_reg[3]_0 [6]),
        .O(\axaddr_wrap[3]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \axaddr_wrap[3]_i_5 
       (.I0(\axaddr_wrap_reg[11]_0 [1]),
        .I1(\axlen_cnt_reg[3]_0 [6]),
        .I2(\axlen_cnt_reg[3]_0 [5]),
        .O(\axaddr_wrap[3]_i_5_n_0 ));
  FDRE \axaddr_wrap_reg[0] 
       (.C(aclk),
        .CE(E),
        .D(\axaddr_wrap_reg[11]_2 [0]),
        .Q(\axaddr_wrap_reg[11]_0 [0]),
        .R(1'b0));
  FDRE \axaddr_wrap_reg[10] 
       (.C(aclk),
        .CE(E),
        .D(\axaddr_wrap_reg[11]_2 [10]),
        .Q(\axaddr_wrap_reg[11]_0 [10]),
        .R(1'b0));
  FDRE \axaddr_wrap_reg[11] 
       (.C(aclk),
        .CE(E),
        .D(\axaddr_wrap_reg[11]_2 [11]),
        .Q(\axaddr_wrap_reg[11]_0 [11]),
        .R(1'b0));
  CARRY4 \axaddr_wrap_reg[11]_i_3__0 
       (.CI(\axaddr_wrap_reg[7]_i_2__0_n_0 ),
        .CO({\NLW_axaddr_wrap_reg[11]_i_3__0_CO_UNCONNECTED [3],\axaddr_wrap_reg[11]_i_3__0_n_1 ,\axaddr_wrap_reg[11]_i_3__0_n_2 ,\axaddr_wrap_reg[11]_i_3__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\axaddr_wrap_reg[11]_1 ),
        .S(\axaddr_wrap_reg[11]_0 [11:8]));
  FDRE \axaddr_wrap_reg[1] 
       (.C(aclk),
        .CE(E),
        .D(\axaddr_wrap_reg[11]_2 [1]),
        .Q(\axaddr_wrap_reg[11]_0 [1]),
        .R(1'b0));
  FDRE \axaddr_wrap_reg[2] 
       (.C(aclk),
        .CE(E),
        .D(\axaddr_wrap_reg[11]_2 [2]),
        .Q(\axaddr_wrap_reg[11]_0 [2]),
        .R(1'b0));
  FDRE \axaddr_wrap_reg[3] 
       (.C(aclk),
        .CE(E),
        .D(\axaddr_wrap_reg[11]_2 [3]),
        .Q(\axaddr_wrap_reg[11]_0 [3]),
        .R(1'b0));
  CARRY4 \axaddr_wrap_reg[3]_i_2__0 
       (.CI(1'b0),
        .CO({\axaddr_wrap_reg[3]_i_2__0_n_0 ,\axaddr_wrap_reg[3]_i_2__0_n_1 ,\axaddr_wrap_reg[3]_i_2__0_n_2 ,\axaddr_wrap_reg[3]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI(\axaddr_wrap_reg[11]_0 [3:0]),
        .O(\axaddr_wrap_reg[3]_0 ),
        .S({S[1],\axaddr_wrap[3]_i_4_n_0 ,\axaddr_wrap[3]_i_5_n_0 ,S[0]}));
  FDRE \axaddr_wrap_reg[4] 
       (.C(aclk),
        .CE(E),
        .D(\axaddr_wrap_reg[11]_2 [4]),
        .Q(\axaddr_wrap_reg[11]_0 [4]),
        .R(1'b0));
  FDRE \axaddr_wrap_reg[5] 
       (.C(aclk),
        .CE(E),
        .D(\axaddr_wrap_reg[11]_2 [5]),
        .Q(\axaddr_wrap_reg[11]_0 [5]),
        .R(1'b0));
  FDRE \axaddr_wrap_reg[6] 
       (.C(aclk),
        .CE(E),
        .D(\axaddr_wrap_reg[11]_2 [6]),
        .Q(\axaddr_wrap_reg[11]_0 [6]),
        .R(1'b0));
  FDRE \axaddr_wrap_reg[7] 
       (.C(aclk),
        .CE(E),
        .D(\axaddr_wrap_reg[11]_2 [7]),
        .Q(\axaddr_wrap_reg[11]_0 [7]),
        .R(1'b0));
  CARRY4 \axaddr_wrap_reg[7]_i_2__0 
       (.CI(\axaddr_wrap_reg[3]_i_2__0_n_0 ),
        .CO({\axaddr_wrap_reg[7]_i_2__0_n_0 ,\axaddr_wrap_reg[7]_i_2__0_n_1 ,\axaddr_wrap_reg[7]_i_2__0_n_2 ,\axaddr_wrap_reg[7]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\axaddr_wrap_reg[7]_0 ),
        .S(\axaddr_wrap_reg[11]_0 [7:4]));
  FDRE \axaddr_wrap_reg[8] 
       (.C(aclk),
        .CE(E),
        .D(\axaddr_wrap_reg[11]_2 [8]),
        .Q(\axaddr_wrap_reg[11]_0 [8]),
        .R(1'b0));
  FDRE \axaddr_wrap_reg[9] 
       (.C(aclk),
        .CE(E),
        .D(\axaddr_wrap_reg[11]_2 [9]),
        .Q(\axaddr_wrap_reg[11]_0 [9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h20FF2020)) 
    \axlen_cnt[0]_i_1__2 
       (.I0(si_rs_arvalid),
        .I1(Q),
        .I2(\axlen_cnt_reg[3]_0 [9]),
        .I3(\axlen_cnt_reg_n_0_[0] ),
        .I4(\axlen_cnt[3]_i_2__1_n_0 ),
        .O(\axlen_cnt[0]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'hFF828282)) 
    \axlen_cnt[1]_i_1__1 
       (.I0(\axlen_cnt[3]_i_2__1_n_0 ),
        .I1(\axlen_cnt_reg_n_0_[1] ),
        .I2(\axlen_cnt_reg_n_0_[0] ),
        .I3(\wrap_boundary_axaddr_r_reg[11]_1 ),
        .I4(\axlen_cnt_reg[3]_0 [10]),
        .O(\axlen_cnt[1]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF888288828882)) 
    \axlen_cnt[2]_i_1__1 
       (.I0(\axlen_cnt[3]_i_2__1_n_0 ),
        .I1(\axlen_cnt_reg_n_0_[2] ),
        .I2(\axlen_cnt_reg_n_0_[0] ),
        .I3(\axlen_cnt_reg_n_0_[1] ),
        .I4(\wrap_boundary_axaddr_r_reg[11]_1 ),
        .I5(\axlen_cnt_reg[3]_0 [11]),
        .O(\axlen_cnt[2]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'hF88888F8)) 
    \axlen_cnt[3]_i_1__1 
       (.I0(\wrap_boundary_axaddr_r_reg[11]_1 ),
        .I1(\axlen_cnt_reg[3]_0 [12]),
        .I2(\axlen_cnt[3]_i_2__1_n_0 ),
        .I3(\axlen_cnt[3]_i_3__0_n_0 ),
        .I4(\axlen_cnt_reg_n_0_[3] ),
        .O(\axlen_cnt[3]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'h0000FFFE)) 
    \axlen_cnt[3]_i_2__1 
       (.I0(\axlen_cnt_reg_n_0_[3] ),
        .I1(\axlen_cnt_reg_n_0_[2] ),
        .I2(\axlen_cnt_reg_n_0_[4] ),
        .I3(\axlen_cnt_reg_n_0_[1] ),
        .I4(\wrap_boundary_axaddr_r_reg[11]_1 ),
        .O(\axlen_cnt[3]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \axlen_cnt[3]_i_3__0 
       (.I0(\axlen_cnt_reg_n_0_[1] ),
        .I1(\axlen_cnt_reg_n_0_[0] ),
        .I2(\axlen_cnt_reg_n_0_[2] ),
        .O(\axlen_cnt[3]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000F0F00000F0E0)) 
    \axlen_cnt[4]_i_1__1 
       (.I0(\axlen_cnt_reg_n_0_[3] ),
        .I1(\axlen_cnt_reg_n_0_[2] ),
        .I2(\axlen_cnt_reg_n_0_[4] ),
        .I3(\axlen_cnt_reg_n_0_[1] ),
        .I4(\wrap_boundary_axaddr_r_reg[11]_1 ),
        .I5(\axlen_cnt_reg_n_0_[0] ),
        .O(\axlen_cnt[4]_i_1__1_n_0 ));
  FDRE \axlen_cnt_reg[0] 
       (.C(aclk),
        .CE(E),
        .D(\axlen_cnt[0]_i_1__2_n_0 ),
        .Q(\axlen_cnt_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \axlen_cnt_reg[1] 
       (.C(aclk),
        .CE(E),
        .D(\axlen_cnt[1]_i_1__1_n_0 ),
        .Q(\axlen_cnt_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \axlen_cnt_reg[2] 
       (.C(aclk),
        .CE(E),
        .D(\axlen_cnt[2]_i_1__1_n_0 ),
        .Q(\axlen_cnt_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \axlen_cnt_reg[3] 
       (.C(aclk),
        .CE(E),
        .D(\axlen_cnt[3]_i_1__1_n_0 ),
        .Q(\axlen_cnt_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \axlen_cnt_reg[4] 
       (.C(aclk),
        .CE(E),
        .D(\axlen_cnt[4]_i_1__1_n_0 ),
        .Q(\axlen_cnt_reg_n_0_[4] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hB8BB)) 
    \m_axi_araddr[11]_INST_0_i_3 
       (.I0(sel_first_reg_0),
        .I1(\axlen_cnt_reg[3]_0 [8]),
        .I2(\axi_araddr_reg[6]_rep__1 ),
        .I3(\axlen_cnt_reg[3]_0 [7]),
        .O(sel_first_reg_1));
  LUT6 #(
    .INIT(64'hFFF0F0F0F2F2F2F2)) 
    next_pending_r_i_1__1
       (.I0(next_pending_r_reg_n_0),
        .I1(\wrap_boundary_axaddr_r_reg[11]_1 ),
        .I2(next_pending_r_reg_0),
        .I3(next_pending_r_i_2__1_n_0),
        .I4(\axlen_cnt[3]_i_2__1_n_0 ),
        .I5(next_pending_r_reg_1),
        .O(wrap_next_pending));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFD)) 
    next_pending_r_i_2__1
       (.I0(\axlen_cnt_reg_n_0_[0] ),
        .I1(\axlen_cnt_reg_n_0_[3] ),
        .I2(\axlen_cnt_reg_n_0_[1] ),
        .I3(\axlen_cnt_reg_n_0_[4] ),
        .I4(\axlen_cnt_reg_n_0_[2] ),
        .O(next_pending_r_i_2__1_n_0));
  FDRE next_pending_r_reg
       (.C(aclk),
        .CE(1'b1),
        .D(wrap_next_pending),
        .Q(next_pending_r_reg_n_0),
        .R(1'b0));
  FDRE sel_first_reg
       (.C(aclk),
        .CE(1'b1),
        .D(sel_first_reg_2),
        .Q(sel_first_reg_0),
        .R(1'b0));
  FDRE \wrap_boundary_axaddr_r_reg[0] 
       (.C(aclk),
        .CE(\wrap_boundary_axaddr_r_reg[11]_1 ),
        .D(\wrap_boundary_axaddr_r_reg[6]_0 [0]),
        .Q(\wrap_boundary_axaddr_r_reg[11]_0 [0]),
        .R(1'b0));
  FDRE \wrap_boundary_axaddr_r_reg[10] 
       (.C(aclk),
        .CE(\wrap_boundary_axaddr_r_reg[11]_1 ),
        .D(\axlen_cnt_reg[3]_0 [3]),
        .Q(\wrap_boundary_axaddr_r_reg[11]_0 [10]),
        .R(1'b0));
  FDRE \wrap_boundary_axaddr_r_reg[11] 
       (.C(aclk),
        .CE(\wrap_boundary_axaddr_r_reg[11]_1 ),
        .D(\axlen_cnt_reg[3]_0 [4]),
        .Q(\wrap_boundary_axaddr_r_reg[11]_0 [11]),
        .R(1'b0));
  FDRE \wrap_boundary_axaddr_r_reg[1] 
       (.C(aclk),
        .CE(\wrap_boundary_axaddr_r_reg[11]_1 ),
        .D(\wrap_boundary_axaddr_r_reg[6]_0 [1]),
        .Q(\wrap_boundary_axaddr_r_reg[11]_0 [1]),
        .R(1'b0));
  FDRE \wrap_boundary_axaddr_r_reg[2] 
       (.C(aclk),
        .CE(\wrap_boundary_axaddr_r_reg[11]_1 ),
        .D(\wrap_boundary_axaddr_r_reg[6]_0 [2]),
        .Q(\wrap_boundary_axaddr_r_reg[11]_0 [2]),
        .R(1'b0));
  FDRE \wrap_boundary_axaddr_r_reg[3] 
       (.C(aclk),
        .CE(\wrap_boundary_axaddr_r_reg[11]_1 ),
        .D(\wrap_boundary_axaddr_r_reg[6]_0 [3]),
        .Q(\wrap_boundary_axaddr_r_reg[11]_0 [3]),
        .R(1'b0));
  FDRE \wrap_boundary_axaddr_r_reg[4] 
       (.C(aclk),
        .CE(\wrap_boundary_axaddr_r_reg[11]_1 ),
        .D(\wrap_boundary_axaddr_r_reg[6]_0 [4]),
        .Q(\wrap_boundary_axaddr_r_reg[11]_0 [4]),
        .R(1'b0));
  FDRE \wrap_boundary_axaddr_r_reg[5] 
       (.C(aclk),
        .CE(\wrap_boundary_axaddr_r_reg[11]_1 ),
        .D(\wrap_boundary_axaddr_r_reg[6]_0 [5]),
        .Q(\wrap_boundary_axaddr_r_reg[11]_0 [5]),
        .R(1'b0));
  FDRE \wrap_boundary_axaddr_r_reg[6] 
       (.C(aclk),
        .CE(\wrap_boundary_axaddr_r_reg[11]_1 ),
        .D(\wrap_boundary_axaddr_r_reg[6]_0 [6]),
        .Q(\wrap_boundary_axaddr_r_reg[11]_0 [6]),
        .R(1'b0));
  FDRE \wrap_boundary_axaddr_r_reg[7] 
       (.C(aclk),
        .CE(\wrap_boundary_axaddr_r_reg[11]_1 ),
        .D(\axlen_cnt_reg[3]_0 [0]),
        .Q(\wrap_boundary_axaddr_r_reg[11]_0 [7]),
        .R(1'b0));
  FDRE \wrap_boundary_axaddr_r_reg[8] 
       (.C(aclk),
        .CE(\wrap_boundary_axaddr_r_reg[11]_1 ),
        .D(\axlen_cnt_reg[3]_0 [1]),
        .Q(\wrap_boundary_axaddr_r_reg[11]_0 [8]),
        .R(1'b0));
  FDRE \wrap_boundary_axaddr_r_reg[9] 
       (.C(aclk),
        .CE(\wrap_boundary_axaddr_r_reg[11]_1 ),
        .D(\axlen_cnt_reg[3]_0 [2]),
        .Q(\wrap_boundary_axaddr_r_reg[11]_0 [9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hC50FCA00)) 
    \wrap_cnt_r[1]_i_1__0 
       (.I0(\wrap_second_len_r_reg[3]_0 [0]),
        .I1(axaddr_offset[1]),
        .I2(\wrap_boundary_axaddr_r_reg[11]_1 ),
        .I3(\wrap_cnt_r_reg[1]_0 ),
        .I4(\wrap_second_len_r_reg[3]_0 [1]),
        .O(\wrap_cnt_r[1]_i_1__0_n_0 ));
  FDRE \wrap_cnt_r_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\wrap_cnt_r_reg[3]_0 [0]),
        .Q(\wrap_cnt_r_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \wrap_cnt_r_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\wrap_cnt_r[1]_i_1__0_n_0 ),
        .Q(\wrap_cnt_r_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \wrap_cnt_r_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(\wrap_cnt_r_reg[3]_0 [1]),
        .Q(\wrap_cnt_r_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \wrap_cnt_r_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(\wrap_cnt_r_reg[3]_0 [2]),
        .Q(\wrap_cnt_r_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \wrap_second_len_r_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[0]),
        .Q(\wrap_second_len_r_reg[3]_0 [0]),
        .R(1'b0));
  FDRE \wrap_second_len_r_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[1]),
        .Q(\wrap_second_len_r_reg[3]_0 [1]),
        .R(1'b0));
  FDRE \wrap_second_len_r_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[2]),
        .Q(\wrap_second_len_r_reg[3]_0 [2]),
        .R(1'b0));
  FDRE \wrap_second_len_r_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[3]),
        .Q(\wrap_second_len_r_reg[3]_0 [3]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_register_slice_v2_1_19_axi_register_slice" *) 
module design_1_axi_register_slice_v2_1_19_axi_register_slice
   (s_ready_i_reg,
    s_ready_i_reg_0,
    si_rs_awvalid,
    m_valid_i_reg,
    si_rs_bready,
    si_rs_arvalid,
    m_valid_i_reg_0,
    si_rs_rready,
    S,
    \m_payload_i_reg[61] ,
    \axaddr_wrap_reg[3] ,
    \axaddr_wrap_reg[3]_0 ,
    \m_payload_i_reg[61]_0 ,
    \axaddr_incr_reg[3] ,
    \m_payload_i_reg[45] ,
    D,
    \wrap_second_len_r_reg[3] ,
    \state_reg[1] ,
    axaddr_offset,
    shandshake,
    \m_payload_i_reg[45]_0 ,
    \wrap_second_len_r_reg[2] ,
    \wrap_second_len_r_reg[3]_0 ,
    \FSM_sequential_state_reg[0] ,
    axaddr_offset_0,
    \m_payload_i_reg[35] ,
    \m_payload_i_reg[35]_0 ,
    m_axi_awaddr,
    m_axi_araddr,
    axaddr_incr,
    \m_payload_i_reg[3] ,
    \m_payload_i_reg[7] ,
    O,
    \m_payload_i_reg[13] ,
    \m_payload_i_reg[46] ,
    aclk,
    s_ready_i0,
    m_valid_i0,
    aresetn,
    s_axi_bready,
    si_rs_bvalid,
    Q,
    \m_axi_awaddr[11]_INST_0 ,
    \m_axi_araddr[11]_INST_0 ,
    \m_axi_araddr[11]_INST_0_0 ,
    b_push,
    s_axi_awvalid,
    \wrap_second_len_r_reg[3]_1 ,
    \wrap_second_len_r_reg[3]_2 ,
    \axaddr_offset_r_reg[0] ,
    \axaddr_offset_r_reg[3] ,
    \wrap_second_len_r_reg[3]_3 ,
    \wrap_second_len_r_reg[3]_4 ,
    \axaddr_offset_r_reg[0]_0 ,
    \axaddr_offset_r_reg[3]_0 ,
    m_valid_i_reg_1,
    s_axi_rready,
    s_axi_awid,
    s_axi_awlen,
    s_axi_awburst,
    s_axi_awsize,
    s_axi_awprot,
    s_axi_awaddr,
    \axi_awaddr_reg[6] ,
    sel_first_1,
    sel_first,
    s_axi_arid,
    s_axi_arlen,
    s_axi_arburst,
    s_axi_arsize,
    s_axi_arprot,
    s_axi_araddr,
    \axi_araddr_reg[6]_rep__1 ,
    sel_first_2,
    \axi_araddr_reg[6]_rep__1_0 ,
    out,
    \skid_buffer_reg[1] ,
    \skid_buffer_reg[46] ,
    \skid_buffer_reg[33] ,
    \axaddr_incr_reg[3]_0 ,
    \axaddr_incr_reg[3]_1 ,
    E,
    \m_payload_i_reg[0] );
  output s_ready_i_reg;
  output s_ready_i_reg_0;
  output si_rs_awvalid;
  output m_valid_i_reg;
  output si_rs_bready;
  output si_rs_arvalid;
  output m_valid_i_reg_0;
  output si_rs_rready;
  output [1:0]S;
  output [54:0]\m_payload_i_reg[61] ;
  output [1:0]\axaddr_wrap_reg[3] ;
  output [1:0]\axaddr_wrap_reg[3]_0 ;
  output [54:0]\m_payload_i_reg[61]_0 ;
  output [1:0]\axaddr_incr_reg[3] ;
  output \m_payload_i_reg[45] ;
  output [1:0]D;
  output [3:0]\wrap_second_len_r_reg[3] ;
  output \state_reg[1] ;
  output [3:0]axaddr_offset;
  output shandshake;
  output \m_payload_i_reg[45]_0 ;
  output [1:0]\wrap_second_len_r_reg[2] ;
  output [3:0]\wrap_second_len_r_reg[3]_0 ;
  output \FSM_sequential_state_reg[0] ;
  output [3:0]axaddr_offset_0;
  output [6:0]\m_payload_i_reg[35] ;
  output [6:0]\m_payload_i_reg[35]_0 ;
  output [11:0]m_axi_awaddr;
  output [11:0]m_axi_araddr;
  output [11:0]axaddr_incr;
  output [3:0]\m_payload_i_reg[3] ;
  output [3:0]\m_payload_i_reg[7] ;
  output [3:0]O;
  output [13:0]\m_payload_i_reg[13] ;
  output [46:0]\m_payload_i_reg[46] ;
  input aclk;
  input s_ready_i0;
  input m_valid_i0;
  input aresetn;
  input s_axi_bready;
  input si_rs_bvalid;
  input [11:0]Q;
  input [11:0]\m_axi_awaddr[11]_INST_0 ;
  input [11:0]\m_axi_araddr[11]_INST_0 ;
  input [11:0]\m_axi_araddr[11]_INST_0_0 ;
  input b_push;
  input s_axi_awvalid;
  input \wrap_second_len_r_reg[3]_1 ;
  input [3:0]\wrap_second_len_r_reg[3]_2 ;
  input [1:0]\axaddr_offset_r_reg[0] ;
  input [3:0]\axaddr_offset_r_reg[3] ;
  input \wrap_second_len_r_reg[3]_3 ;
  input [3:0]\wrap_second_len_r_reg[3]_4 ;
  input [1:0]\axaddr_offset_r_reg[0]_0 ;
  input [3:0]\axaddr_offset_r_reg[3]_0 ;
  input m_valid_i_reg_1;
  input s_axi_rready;
  input [11:0]s_axi_awid;
  input [3:0]s_axi_awlen;
  input [1:0]s_axi_awburst;
  input [1:0]s_axi_awsize;
  input [2:0]s_axi_awprot;
  input [31:0]s_axi_awaddr;
  input \axi_awaddr_reg[6] ;
  input sel_first_1;
  input sel_first;
  input [11:0]s_axi_arid;
  input [3:0]s_axi_arlen;
  input [1:0]s_axi_arburst;
  input [1:0]s_axi_arsize;
  input [2:0]s_axi_arprot;
  input [31:0]s_axi_araddr;
  input \axi_araddr_reg[6]_rep__1 ;
  input sel_first_2;
  input \axi_araddr_reg[6]_rep__1_0 ;
  input [11:0]out;
  input [1:0]\skid_buffer_reg[1] ;
  input [12:0]\skid_buffer_reg[46] ;
  input [33:0]\skid_buffer_reg[33] ;
  input [3:0]\axaddr_incr_reg[3]_0 ;
  input [3:0]\axaddr_incr_reg[3]_1 ;
  input [0:0]E;
  input [0:0]\m_payload_i_reg[0] ;

  wire [1:0]D;
  wire [0:0]E;
  wire \FSM_sequential_state_reg[0] ;
  wire [3:0]O;
  wire [11:0]Q;
  wire [1:0]S;
  wire aclk;
  wire \ar.ar_pipe_n_2 ;
  wire aresetn;
  wire \aw.aw_pipe_n_1 ;
  wire \aw.aw_pipe_n_105 ;
  wire [11:0]axaddr_incr;
  wire [1:0]\axaddr_incr_reg[3] ;
  wire [3:0]\axaddr_incr_reg[3]_0 ;
  wire [3:0]\axaddr_incr_reg[3]_1 ;
  wire [3:0]axaddr_offset;
  wire [3:0]axaddr_offset_0;
  wire [1:0]\axaddr_offset_r_reg[0] ;
  wire [1:0]\axaddr_offset_r_reg[0]_0 ;
  wire [3:0]\axaddr_offset_r_reg[3] ;
  wire [3:0]\axaddr_offset_r_reg[3]_0 ;
  wire [1:0]\axaddr_wrap_reg[3] ;
  wire [1:0]\axaddr_wrap_reg[3]_0 ;
  wire \axi_araddr_reg[6]_rep__1 ;
  wire \axi_araddr_reg[6]_rep__1_0 ;
  wire \axi_awaddr_reg[6] ;
  wire b_push;
  wire [11:0]m_axi_araddr;
  wire [11:0]\m_axi_araddr[11]_INST_0 ;
  wire [11:0]\m_axi_araddr[11]_INST_0_0 ;
  wire [11:0]m_axi_awaddr;
  wire [11:0]\m_axi_awaddr[11]_INST_0 ;
  wire [0:0]\m_payload_i_reg[0] ;
  wire [13:0]\m_payload_i_reg[13] ;
  wire [6:0]\m_payload_i_reg[35] ;
  wire [6:0]\m_payload_i_reg[35]_0 ;
  wire [3:0]\m_payload_i_reg[3] ;
  wire \m_payload_i_reg[45] ;
  wire \m_payload_i_reg[45]_0 ;
  wire [46:0]\m_payload_i_reg[46] ;
  wire [54:0]\m_payload_i_reg[61] ;
  wire [54:0]\m_payload_i_reg[61]_0 ;
  wire [3:0]\m_payload_i_reg[7] ;
  wire m_valid_i0;
  wire m_valid_i_reg;
  wire m_valid_i_reg_0;
  wire m_valid_i_reg_1;
  wire [11:0]out;
  wire [31:0]s_axi_araddr;
  wire [1:0]s_axi_arburst;
  wire [11:0]s_axi_arid;
  wire [3:0]s_axi_arlen;
  wire [2:0]s_axi_arprot;
  wire [1:0]s_axi_arsize;
  wire [31:0]s_axi_awaddr;
  wire [1:0]s_axi_awburst;
  wire [11:0]s_axi_awid;
  wire [3:0]s_axi_awlen;
  wire [2:0]s_axi_awprot;
  wire [1:0]s_axi_awsize;
  wire s_axi_awvalid;
  wire s_axi_bready;
  wire s_axi_rready;
  wire s_ready_i0;
  wire s_ready_i_reg;
  wire s_ready_i_reg_0;
  wire sel_first;
  wire sel_first_1;
  wire sel_first_2;
  wire shandshake;
  wire si_rs_arvalid;
  wire si_rs_awvalid;
  wire si_rs_bready;
  wire si_rs_bvalid;
  wire si_rs_rready;
  wire [1:0]\skid_buffer_reg[1] ;
  wire [33:0]\skid_buffer_reg[33] ;
  wire [12:0]\skid_buffer_reg[46] ;
  wire \state_reg[1] ;
  wire [1:0]\wrap_second_len_r_reg[2] ;
  wire [3:0]\wrap_second_len_r_reg[3] ;
  wire [3:0]\wrap_second_len_r_reg[3]_0 ;
  wire \wrap_second_len_r_reg[3]_1 ;
  wire [3:0]\wrap_second_len_r_reg[3]_2 ;
  wire \wrap_second_len_r_reg[3]_3 ;
  wire [3:0]\wrap_second_len_r_reg[3]_4 ;

  design_1_axi_register_slice_v2_1_19_axic_register_slice \ar.ar_pipe 
       (.\FSM_sequential_state_reg[0] (\FSM_sequential_state_reg[0] ),
        .\FSM_sequential_state_reg[0]_0 (axaddr_offset_0[1]),
        .\FSM_sequential_state_reg[0]_1 (axaddr_offset_0[2]),
        .O(O),
        .Q(\m_payload_i_reg[61]_0 ),
        .aclk(aclk),
        .\aresetn_d_reg[1]_inv_0 (\ar.ar_pipe_n_2 ),
        .\aresetn_d_reg[1]_inv_1 (\aw.aw_pipe_n_105 ),
        .\axaddr_incr_reg[3] (\axaddr_incr_reg[3] ),
        .\axaddr_incr_reg[3]_0 (\axaddr_incr_reg[3]_1 ),
        .\axaddr_offset_r_reg[0] (\axaddr_offset_r_reg[0]_0 ),
        .\axaddr_offset_r_reg[3] (\axaddr_offset_r_reg[3]_0 ),
        .\axaddr_wrap_reg[3] (\axaddr_wrap_reg[3]_0 ),
        .\axi_araddr_reg[6]_rep__1 (\axi_araddr_reg[6]_rep__1 ),
        .\axi_araddr_reg[6]_rep__1_0 (\axi_araddr_reg[6]_rep__1_0 ),
        .m_axi_araddr(m_axi_araddr),
        .\m_axi_araddr[11]_INST_0_0 (\m_axi_araddr[11]_INST_0 ),
        .\m_axi_araddr[11]_INST_0_1 (\m_axi_araddr[11]_INST_0_0 ),
        .\m_payload_i_reg[0]_0 (\m_payload_i_reg[0] ),
        .\m_payload_i_reg[35]_0 (\m_payload_i_reg[35]_0 ),
        .\m_payload_i_reg[3]_0 (\m_payload_i_reg[3] ),
        .\m_payload_i_reg[44]_0 (axaddr_offset_0[0]),
        .\m_payload_i_reg[45]_0 (\m_payload_i_reg[45]_0 ),
        .\m_payload_i_reg[47]_0 (axaddr_offset_0[3]),
        .\m_payload_i_reg[7]_0 (\m_payload_i_reg[7] ),
        .m_valid_i0(m_valid_i0),
        .m_valid_i_reg_0(si_rs_arvalid),
        .s_axi_araddr(s_axi_araddr),
        .s_axi_arburst(s_axi_arburst),
        .s_axi_arid(s_axi_arid),
        .s_axi_arlen(s_axi_arlen),
        .s_axi_arprot(s_axi_arprot),
        .s_axi_arsize(s_axi_arsize),
        .s_ready_i0(s_ready_i0),
        .s_ready_i_reg_0(s_ready_i_reg_0),
        .s_ready_i_reg_1(\aw.aw_pipe_n_1 ),
        .sel_first_2(sel_first_2),
        .\wrap_second_len_r_reg[2] (\wrap_second_len_r_reg[2] ),
        .\wrap_second_len_r_reg[3] (\wrap_second_len_r_reg[3]_0 ),
        .\wrap_second_len_r_reg[3]_0 (\wrap_second_len_r_reg[3]_3 ),
        .\wrap_second_len_r_reg[3]_1 (\wrap_second_len_r_reg[3]_4 ));
  design_1_axi_register_slice_v2_1_19_axic_register_slice_1 \aw.aw_pipe 
       (.D(D),
        .E(E),
        .Q(Q),
        .S(S),
        .aclk(aclk),
        .aresetn(aresetn),
        .\aresetn_d_reg[0]_0 (\aw.aw_pipe_n_1 ),
        .\aresetn_d_reg[0]_1 (\aw.aw_pipe_n_105 ),
        .axaddr_incr(axaddr_incr),
        .\axaddr_incr_reg[3] (\axaddr_incr_reg[3]_0 ),
        .\axaddr_offset_r_reg[0] (\axaddr_offset_r_reg[0] ),
        .\axaddr_offset_r_reg[3] (\axaddr_offset_r_reg[3] ),
        .\axaddr_wrap_reg[3] (\axaddr_wrap_reg[3] ),
        .\axi_awaddr_reg[6] (\axi_awaddr_reg[6] ),
        .b_push(b_push),
        .m_axi_awaddr(m_axi_awaddr),
        .\m_axi_awaddr[11]_INST_0_0 (\m_axi_awaddr[11]_INST_0 ),
        .\m_payload_i_reg[35]_0 (\m_payload_i_reg[35] ),
        .\m_payload_i_reg[44]_0 (axaddr_offset[0]),
        .\m_payload_i_reg[45]_0 (\m_payload_i_reg[45] ),
        .\m_payload_i_reg[47]_0 (axaddr_offset[3]),
        .\m_payload_i_reg[61]_0 (\m_payload_i_reg[61] ),
        .m_valid_i_reg_0(si_rs_awvalid),
        .m_valid_i_reg_1(\ar.ar_pipe_n_2 ),
        .s_axi_awaddr(s_axi_awaddr),
        .s_axi_awburst(s_axi_awburst),
        .s_axi_awid(s_axi_awid),
        .s_axi_awlen(s_axi_awlen),
        .s_axi_awprot(s_axi_awprot),
        .s_axi_awsize(s_axi_awsize),
        .s_axi_awvalid(s_axi_awvalid),
        .s_ready_i_reg_0(s_ready_i_reg),
        .sel_first(sel_first),
        .sel_first_1(sel_first_1),
        .\state_reg[1] (\state_reg[1] ),
        .\state_reg[1]_0 (axaddr_offset[1]),
        .\state_reg[1]_1 (axaddr_offset[2]),
        .\wrap_second_len_r_reg[3] (\wrap_second_len_r_reg[3] ),
        .\wrap_second_len_r_reg[3]_0 (\wrap_second_len_r_reg[3]_1 ),
        .\wrap_second_len_r_reg[3]_1 (\wrap_second_len_r_reg[3]_2 ));
  design_1_axi_register_slice_v2_1_19_axic_register_slice__parameterized1 \b.b_pipe 
       (.aclk(aclk),
        .\m_payload_i_reg[13]_0 (\m_payload_i_reg[13] ),
        .m_valid_i_reg_0(m_valid_i_reg),
        .m_valid_i_reg_1(\ar.ar_pipe_n_2 ),
        .out(out),
        .s_axi_bready(s_axi_bready),
        .s_ready_i_reg_0(si_rs_bready),
        .s_ready_i_reg_1(\aw.aw_pipe_n_1 ),
        .shandshake(shandshake),
        .si_rs_bvalid(si_rs_bvalid),
        .\skid_buffer_reg[1]_0 (\skid_buffer_reg[1] ));
  design_1_axi_register_slice_v2_1_19_axic_register_slice__parameterized2 \r.r_pipe 
       (.aclk(aclk),
        .\m_payload_i_reg[46]_0 (\m_payload_i_reg[46] ),
        .m_valid_i_reg_0(m_valid_i_reg_0),
        .m_valid_i_reg_1(\ar.ar_pipe_n_2 ),
        .m_valid_i_reg_2(m_valid_i_reg_1),
        .s_axi_rready(s_axi_rready),
        .s_ready_i_reg_0(si_rs_rready),
        .s_ready_i_reg_1(\aw.aw_pipe_n_1 ),
        .\skid_buffer_reg[33]_0 (\skid_buffer_reg[33] ),
        .\skid_buffer_reg[46]_0 (\skid_buffer_reg[46] ));
endmodule

(* ORIG_REF_NAME = "axi_register_slice_v2_1_19_axic_register_slice" *) 
module design_1_axi_register_slice_v2_1_19_axic_register_slice
   (s_ready_i_reg_0,
    m_valid_i_reg_0,
    \aresetn_d_reg[1]_inv_0 ,
    \axaddr_wrap_reg[3] ,
    Q,
    \axaddr_incr_reg[3] ,
    \m_payload_i_reg[45]_0 ,
    \wrap_second_len_r_reg[2] ,
    \wrap_second_len_r_reg[3] ,
    \FSM_sequential_state_reg[0] ,
    \m_payload_i_reg[44]_0 ,
    \FSM_sequential_state_reg[0]_0 ,
    \FSM_sequential_state_reg[0]_1 ,
    \m_payload_i_reg[47]_0 ,
    \m_payload_i_reg[35]_0 ,
    m_axi_araddr,
    \m_payload_i_reg[3]_0 ,
    \m_payload_i_reg[7]_0 ,
    O,
    s_ready_i_reg_1,
    s_ready_i0,
    aclk,
    m_valid_i0,
    \aresetn_d_reg[1]_inv_1 ,
    \m_axi_araddr[11]_INST_0_0 ,
    \m_axi_araddr[11]_INST_0_1 ,
    \wrap_second_len_r_reg[3]_0 ,
    \wrap_second_len_r_reg[3]_1 ,
    \axaddr_offset_r_reg[0] ,
    \axaddr_offset_r_reg[3] ,
    s_axi_arid,
    s_axi_arlen,
    s_axi_arburst,
    s_axi_arsize,
    s_axi_arprot,
    s_axi_araddr,
    \axi_araddr_reg[6]_rep__1 ,
    sel_first_2,
    \axi_araddr_reg[6]_rep__1_0 ,
    \axaddr_incr_reg[3]_0 ,
    \m_payload_i_reg[0]_0 );
  output s_ready_i_reg_0;
  output m_valid_i_reg_0;
  output \aresetn_d_reg[1]_inv_0 ;
  output [1:0]\axaddr_wrap_reg[3] ;
  output [54:0]Q;
  output [1:0]\axaddr_incr_reg[3] ;
  output \m_payload_i_reg[45]_0 ;
  output [1:0]\wrap_second_len_r_reg[2] ;
  output [3:0]\wrap_second_len_r_reg[3] ;
  output \FSM_sequential_state_reg[0] ;
  output \m_payload_i_reg[44]_0 ;
  output \FSM_sequential_state_reg[0]_0 ;
  output \FSM_sequential_state_reg[0]_1 ;
  output \m_payload_i_reg[47]_0 ;
  output [6:0]\m_payload_i_reg[35]_0 ;
  output [11:0]m_axi_araddr;
  output [3:0]\m_payload_i_reg[3]_0 ;
  output [3:0]\m_payload_i_reg[7]_0 ;
  output [3:0]O;
  input s_ready_i_reg_1;
  input s_ready_i0;
  input aclk;
  input m_valid_i0;
  input \aresetn_d_reg[1]_inv_1 ;
  input [11:0]\m_axi_araddr[11]_INST_0_0 ;
  input [11:0]\m_axi_araddr[11]_INST_0_1 ;
  input \wrap_second_len_r_reg[3]_0 ;
  input [3:0]\wrap_second_len_r_reg[3]_1 ;
  input [1:0]\axaddr_offset_r_reg[0] ;
  input [3:0]\axaddr_offset_r_reg[3] ;
  input [11:0]s_axi_arid;
  input [3:0]s_axi_arlen;
  input [1:0]s_axi_arburst;
  input [1:0]s_axi_arsize;
  input [2:0]s_axi_arprot;
  input [31:0]s_axi_araddr;
  input \axi_araddr_reg[6]_rep__1 ;
  input sel_first_2;
  input \axi_araddr_reg[6]_rep__1_0 ;
  input [3:0]\axaddr_incr_reg[3]_0 ;
  input [0:0]\m_payload_i_reg[0]_0 ;

  wire \FSM_sequential_state_reg[0] ;
  wire \FSM_sequential_state_reg[0]_0 ;
  wire \FSM_sequential_state_reg[0]_1 ;
  wire [3:0]O;
  wire [54:0]Q;
  wire aclk;
  wire \aresetn_d_reg[1]_inv_0 ;
  wire \aresetn_d_reg[1]_inv_1 ;
  wire \axaddr_incr[3]_i_4__0_n_0 ;
  wire \axaddr_incr[3]_i_5__0_n_0 ;
  wire \axaddr_incr[3]_i_6__0_n_0 ;
  wire \axaddr_incr_reg[11]_i_3__0_n_1 ;
  wire \axaddr_incr_reg[11]_i_3__0_n_2 ;
  wire \axaddr_incr_reg[11]_i_3__0_n_3 ;
  wire [1:0]\axaddr_incr_reg[3] ;
  wire [3:0]\axaddr_incr_reg[3]_0 ;
  wire \axaddr_incr_reg[3]_i_2__0_n_0 ;
  wire \axaddr_incr_reg[3]_i_2__0_n_1 ;
  wire \axaddr_incr_reg[3]_i_2__0_n_2 ;
  wire \axaddr_incr_reg[3]_i_2__0_n_3 ;
  wire \axaddr_incr_reg[7]_i_2__0_n_0 ;
  wire \axaddr_incr_reg[7]_i_2__0_n_1 ;
  wire \axaddr_incr_reg[7]_i_2__0_n_2 ;
  wire \axaddr_incr_reg[7]_i_2__0_n_3 ;
  wire \axaddr_offset_r[0]_i_2__0_n_0 ;
  wire \axaddr_offset_r[1]_i_2__0_n_0 ;
  wire \axaddr_offset_r[1]_i_3__0_n_0 ;
  wire \axaddr_offset_r[2]_i_2__0_n_0 ;
  wire \axaddr_offset_r[2]_i_3__0_n_0 ;
  wire \axaddr_offset_r[3]_i_2__0_n_0 ;
  wire [1:0]\axaddr_offset_r_reg[0] ;
  wire [3:0]\axaddr_offset_r_reg[3] ;
  wire [1:0]\axaddr_wrap_reg[3] ;
  wire \axi_araddr_reg[6]_rep__1 ;
  wire \axi_araddr_reg[6]_rep__1_0 ;
  wire [11:0]m_axi_araddr;
  wire [11:0]\m_axi_araddr[11]_INST_0_0 ;
  wire [11:0]\m_axi_araddr[11]_INST_0_1 ;
  wire \m_axi_araddr[11]_INST_0_i_1_n_0 ;
  wire \m_axi_araddr[11]_INST_0_i_2_n_0 ;
  wire \m_payload_i[0]_i_1__0_n_0 ;
  wire \m_payload_i[10]_i_1__0_n_0 ;
  wire \m_payload_i[11]_i_1__0_n_0 ;
  wire \m_payload_i[12]_i_1__0_n_0 ;
  wire \m_payload_i[13]_i_1__1_n_0 ;
  wire \m_payload_i[14]_i_1__0_n_0 ;
  wire \m_payload_i[15]_i_1__0_n_0 ;
  wire \m_payload_i[16]_i_1__0_n_0 ;
  wire \m_payload_i[17]_i_1__0_n_0 ;
  wire \m_payload_i[18]_i_1__0_n_0 ;
  wire \m_payload_i[19]_i_1__0_n_0 ;
  wire \m_payload_i[1]_i_1__0_n_0 ;
  wire \m_payload_i[20]_i_1__0_n_0 ;
  wire \m_payload_i[21]_i_1__0_n_0 ;
  wire \m_payload_i[22]_i_1__0_n_0 ;
  wire \m_payload_i[23]_i_1__0_n_0 ;
  wire \m_payload_i[24]_i_1__0_n_0 ;
  wire \m_payload_i[25]_i_1__0_n_0 ;
  wire \m_payload_i[26]_i_1__0_n_0 ;
  wire \m_payload_i[27]_i_1__0_n_0 ;
  wire \m_payload_i[28]_i_1__0_n_0 ;
  wire \m_payload_i[29]_i_1__0_n_0 ;
  wire \m_payload_i[2]_i_1__0_n_0 ;
  wire \m_payload_i[30]_i_1__0_n_0 ;
  wire \m_payload_i[31]_i_2__0_n_0 ;
  wire \m_payload_i[32]_i_1__0_n_0 ;
  wire \m_payload_i[33]_i_1__0_n_0 ;
  wire \m_payload_i[34]_i_1__0_n_0 ;
  wire \m_payload_i[35]_i_1__0_n_0 ;
  wire \m_payload_i[36]_i_1__0_n_0 ;
  wire \m_payload_i[38]_i_1__0_n_0 ;
  wire \m_payload_i[39]_i_1__0_n_0 ;
  wire \m_payload_i[3]_i_1__0_n_0 ;
  wire \m_payload_i[44]_i_1__0_n_0 ;
  wire \m_payload_i[45]_i_1__0_n_0 ;
  wire \m_payload_i[46]_i_1__1_n_0 ;
  wire \m_payload_i[47]_i_1__0_n_0 ;
  wire \m_payload_i[4]_i_1__0_n_0 ;
  wire \m_payload_i[50]_i_1__0_n_0 ;
  wire \m_payload_i[51]_i_1__0_n_0 ;
  wire \m_payload_i[52]_i_1__0_n_0 ;
  wire \m_payload_i[53]_i_1__0_n_0 ;
  wire \m_payload_i[54]_i_1__0_n_0 ;
  wire \m_payload_i[55]_i_1__0_n_0 ;
  wire \m_payload_i[56]_i_1__0_n_0 ;
  wire \m_payload_i[57]_i_1__0_n_0 ;
  wire \m_payload_i[58]_i_1__0_n_0 ;
  wire \m_payload_i[59]_i_1__0_n_0 ;
  wire \m_payload_i[5]_i_1__0_n_0 ;
  wire \m_payload_i[60]_i_1__0_n_0 ;
  wire \m_payload_i[61]_i_1__0_n_0 ;
  wire \m_payload_i[6]_i_1__0_n_0 ;
  wire \m_payload_i[7]_i_1__0_n_0 ;
  wire \m_payload_i[8]_i_1__0_n_0 ;
  wire \m_payload_i[9]_i_1__0_n_0 ;
  wire [0:0]\m_payload_i_reg[0]_0 ;
  wire [6:0]\m_payload_i_reg[35]_0 ;
  wire [3:0]\m_payload_i_reg[3]_0 ;
  wire \m_payload_i_reg[44]_0 ;
  wire \m_payload_i_reg[45]_0 ;
  wire \m_payload_i_reg[47]_0 ;
  wire [3:0]\m_payload_i_reg[7]_0 ;
  wire m_valid_i0;
  wire m_valid_i_reg_0;
  wire [31:0]s_axi_araddr;
  wire [1:0]s_axi_arburst;
  wire [11:0]s_axi_arid;
  wire [3:0]s_axi_arlen;
  wire [2:0]s_axi_arprot;
  wire [1:0]s_axi_arsize;
  wire s_ready_i0;
  wire s_ready_i_reg_0;
  wire s_ready_i_reg_1;
  wire sel_first_2;
  wire \skid_buffer_reg_n_0_[0] ;
  wire \skid_buffer_reg_n_0_[10] ;
  wire \skid_buffer_reg_n_0_[11] ;
  wire \skid_buffer_reg_n_0_[12] ;
  wire \skid_buffer_reg_n_0_[13] ;
  wire \skid_buffer_reg_n_0_[14] ;
  wire \skid_buffer_reg_n_0_[15] ;
  wire \skid_buffer_reg_n_0_[16] ;
  wire \skid_buffer_reg_n_0_[17] ;
  wire \skid_buffer_reg_n_0_[18] ;
  wire \skid_buffer_reg_n_0_[19] ;
  wire \skid_buffer_reg_n_0_[1] ;
  wire \skid_buffer_reg_n_0_[20] ;
  wire \skid_buffer_reg_n_0_[21] ;
  wire \skid_buffer_reg_n_0_[22] ;
  wire \skid_buffer_reg_n_0_[23] ;
  wire \skid_buffer_reg_n_0_[24] ;
  wire \skid_buffer_reg_n_0_[25] ;
  wire \skid_buffer_reg_n_0_[26] ;
  wire \skid_buffer_reg_n_0_[27] ;
  wire \skid_buffer_reg_n_0_[28] ;
  wire \skid_buffer_reg_n_0_[29] ;
  wire \skid_buffer_reg_n_0_[2] ;
  wire \skid_buffer_reg_n_0_[30] ;
  wire \skid_buffer_reg_n_0_[31] ;
  wire \skid_buffer_reg_n_0_[32] ;
  wire \skid_buffer_reg_n_0_[33] ;
  wire \skid_buffer_reg_n_0_[34] ;
  wire \skid_buffer_reg_n_0_[35] ;
  wire \skid_buffer_reg_n_0_[36] ;
  wire \skid_buffer_reg_n_0_[38] ;
  wire \skid_buffer_reg_n_0_[39] ;
  wire \skid_buffer_reg_n_0_[3] ;
  wire \skid_buffer_reg_n_0_[44] ;
  wire \skid_buffer_reg_n_0_[45] ;
  wire \skid_buffer_reg_n_0_[46] ;
  wire \skid_buffer_reg_n_0_[47] ;
  wire \skid_buffer_reg_n_0_[4] ;
  wire \skid_buffer_reg_n_0_[50] ;
  wire \skid_buffer_reg_n_0_[51] ;
  wire \skid_buffer_reg_n_0_[52] ;
  wire \skid_buffer_reg_n_0_[53] ;
  wire \skid_buffer_reg_n_0_[54] ;
  wire \skid_buffer_reg_n_0_[55] ;
  wire \skid_buffer_reg_n_0_[56] ;
  wire \skid_buffer_reg_n_0_[57] ;
  wire \skid_buffer_reg_n_0_[58] ;
  wire \skid_buffer_reg_n_0_[59] ;
  wire \skid_buffer_reg_n_0_[5] ;
  wire \skid_buffer_reg_n_0_[60] ;
  wire \skid_buffer_reg_n_0_[61] ;
  wire \skid_buffer_reg_n_0_[6] ;
  wire \skid_buffer_reg_n_0_[7] ;
  wire \skid_buffer_reg_n_0_[8] ;
  wire \skid_buffer_reg_n_0_[9] ;
  wire \wrap_boundary_axaddr_r[3]_i_2__0_n_0 ;
  wire \wrap_cnt_r[3]_i_2__0_n_0 ;
  wire [1:0]\wrap_second_len_r_reg[2] ;
  wire [3:0]\wrap_second_len_r_reg[3] ;
  wire \wrap_second_len_r_reg[3]_0 ;
  wire [3:0]\wrap_second_len_r_reg[3]_1 ;
  wire [3:3]\NLW_axaddr_incr_reg[11]_i_3__0_CO_UNCONNECTED ;

  FDRE #(
    .INIT(1'b1)) 
    \aresetn_d_reg[1]_inv 
       (.C(aclk),
        .CE(1'b1),
        .D(\aresetn_d_reg[1]_inv_1 ),
        .Q(\aresetn_d_reg[1]_inv_0 ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h6A)) 
    \axaddr_incr[3]_i_11__0 
       (.I0(\m_axi_araddr[11]_INST_0_1 [3]),
        .I1(Q[36]),
        .I2(Q[35]),
        .O(\axaddr_incr_reg[3] [1]));
  LUT3 #(
    .INIT(8'hA9)) 
    \axaddr_incr[3]_i_14__0 
       (.I0(\m_axi_araddr[11]_INST_0_1 [0]),
        .I1(Q[36]),
        .I2(Q[35]),
        .O(\axaddr_incr_reg[3] [0]));
  LUT3 #(
    .INIT(8'h70)) 
    \axaddr_incr[3]_i_4__0 
       (.I0(Q[36]),
        .I1(Q[35]),
        .I2(Q[2]),
        .O(\axaddr_incr[3]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \axaddr_incr[3]_i_5__0 
       (.I0(Q[1]),
        .I1(Q[36]),
        .O(\axaddr_incr[3]_i_5__0_n_0 ));
  LUT3 #(
    .INIT(8'h02)) 
    \axaddr_incr[3]_i_6__0 
       (.I0(Q[0]),
        .I1(Q[36]),
        .I2(Q[35]),
        .O(\axaddr_incr[3]_i_6__0_n_0 ));
  CARRY4 \axaddr_incr_reg[11]_i_3__0 
       (.CI(\axaddr_incr_reg[7]_i_2__0_n_0 ),
        .CO({\NLW_axaddr_incr_reg[11]_i_3__0_CO_UNCONNECTED [3],\axaddr_incr_reg[11]_i_3__0_n_1 ,\axaddr_incr_reg[11]_i_3__0_n_2 ,\axaddr_incr_reg[11]_i_3__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(O),
        .S(Q[11:8]));
  CARRY4 \axaddr_incr_reg[3]_i_2__0 
       (.CI(1'b0),
        .CO({\axaddr_incr_reg[3]_i_2__0_n_0 ,\axaddr_incr_reg[3]_i_2__0_n_1 ,\axaddr_incr_reg[3]_i_2__0_n_2 ,\axaddr_incr_reg[3]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({Q[3],\axaddr_incr[3]_i_4__0_n_0 ,\axaddr_incr[3]_i_5__0_n_0 ,\axaddr_incr[3]_i_6__0_n_0 }),
        .O(\m_payload_i_reg[3]_0 ),
        .S(\axaddr_incr_reg[3]_0 ));
  CARRY4 \axaddr_incr_reg[7]_i_2__0 
       (.CI(\axaddr_incr_reg[3]_i_2__0_n_0 ),
        .CO({\axaddr_incr_reg[7]_i_2__0_n_0 ,\axaddr_incr_reg[7]_i_2__0_n_1 ,\axaddr_incr_reg[7]_i_2__0_n_2 ,\axaddr_incr_reg[7]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\m_payload_i_reg[7]_0 ),
        .S(Q[7:4]));
  LUT6 #(
    .INIT(64'hFFFF8FFF00008000)) 
    \axaddr_offset_r[0]_i_1__0 
       (.I0(\axaddr_offset_r[0]_i_2__0_n_0 ),
        .I1(Q[39]),
        .I2(\axaddr_offset_r_reg[0] [0]),
        .I3(m_valid_i_reg_0),
        .I4(\axaddr_offset_r_reg[0] [1]),
        .I5(\axaddr_offset_r_reg[3] [0]),
        .O(\m_payload_i_reg[44]_0 ));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \axaddr_offset_r[0]_i_2__0 
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(Q[0]),
        .I3(Q[36]),
        .I4(Q[35]),
        .I5(Q[1]),
        .O(\axaddr_offset_r[0]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEFFF0000E000)) 
    \axaddr_offset_r[1]_i_1__0 
       (.I0(\axaddr_offset_r[1]_i_2__0_n_0 ),
        .I1(\axaddr_offset_r[1]_i_3__0_n_0 ),
        .I2(\axaddr_offset_r_reg[0] [0]),
        .I3(m_valid_i_reg_0),
        .I4(\axaddr_offset_r_reg[0] [1]),
        .I5(\axaddr_offset_r_reg[3] [1]),
        .O(\FSM_sequential_state_reg[0]_0 ));
  LUT5 #(
    .INIT(32'h8C008000)) 
    \axaddr_offset_r[1]_i_2__0 
       (.I0(Q[4]),
        .I1(Q[36]),
        .I2(Q[35]),
        .I3(Q[40]),
        .I4(Q[3]),
        .O(\axaddr_offset_r[1]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'h0B000800)) 
    \axaddr_offset_r[1]_i_3__0 
       (.I0(Q[2]),
        .I1(Q[35]),
        .I2(Q[36]),
        .I3(Q[40]),
        .I4(Q[1]),
        .O(\axaddr_offset_r[1]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEFFF0000E000)) 
    \axaddr_offset_r[2]_i_1__0 
       (.I0(\axaddr_offset_r[2]_i_2__0_n_0 ),
        .I1(\axaddr_offset_r[2]_i_3__0_n_0 ),
        .I2(\axaddr_offset_r_reg[0] [0]),
        .I3(m_valid_i_reg_0),
        .I4(\axaddr_offset_r_reg[0] [1]),
        .I5(\axaddr_offset_r_reg[3] [2]),
        .O(\FSM_sequential_state_reg[0]_1 ));
  LUT5 #(
    .INIT(32'h8C008000)) 
    \axaddr_offset_r[2]_i_2__0 
       (.I0(Q[5]),
        .I1(Q[36]),
        .I2(Q[35]),
        .I3(Q[41]),
        .I4(Q[4]),
        .O(\axaddr_offset_r[2]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'h0B000800)) 
    \axaddr_offset_r[2]_i_3__0 
       (.I0(Q[3]),
        .I1(Q[35]),
        .I2(Q[36]),
        .I3(Q[41]),
        .I4(Q[2]),
        .O(\axaddr_offset_r[2]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF8FFF00008000)) 
    \axaddr_offset_r[3]_i_1__0 
       (.I0(\axaddr_offset_r[3]_i_2__0_n_0 ),
        .I1(Q[42]),
        .I2(\axaddr_offset_r_reg[0] [0]),
        .I3(m_valid_i_reg_0),
        .I4(\axaddr_offset_r_reg[0] [1]),
        .I5(\axaddr_offset_r_reg[3] [3]),
        .O(\m_payload_i_reg[47]_0 ));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \axaddr_offset_r[3]_i_2__0 
       (.I0(Q[5]),
        .I1(Q[6]),
        .I2(Q[3]),
        .I3(Q[36]),
        .I4(Q[35]),
        .I5(Q[4]),
        .O(\axaddr_offset_r[3]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \axaddr_wrap[3]_i_3__0 
       (.I0(\m_axi_araddr[11]_INST_0_0 [3]),
        .I1(Q[36]),
        .I2(Q[35]),
        .O(\axaddr_wrap_reg[3] [1]));
  LUT3 #(
    .INIT(8'hA9)) 
    \axaddr_wrap[3]_i_6__0 
       (.I0(\m_axi_araddr[11]_INST_0_0 [0]),
        .I1(Q[36]),
        .I2(Q[35]),
        .O(\axaddr_wrap_reg[3] [0]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \m_axi_araddr[0]_INST_0 
       (.I0(\m_axi_araddr[11]_INST_0_i_1_n_0 ),
        .I1(\m_axi_araddr[11]_INST_0_1 [0]),
        .I2(\m_axi_araddr[11]_INST_0_i_2_n_0 ),
        .I3(\m_axi_araddr[11]_INST_0_0 [0]),
        .I4(Q[0]),
        .I5(\axi_araddr_reg[6]_rep__1 ),
        .O(m_axi_araddr[0]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \m_axi_araddr[10]_INST_0 
       (.I0(\m_axi_araddr[11]_INST_0_i_1_n_0 ),
        .I1(\m_axi_araddr[11]_INST_0_1 [10]),
        .I2(\m_axi_araddr[11]_INST_0_i_2_n_0 ),
        .I3(\m_axi_araddr[11]_INST_0_0 [10]),
        .I4(Q[10]),
        .I5(\axi_araddr_reg[6]_rep__1 ),
        .O(m_axi_araddr[10]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \m_axi_araddr[11]_INST_0 
       (.I0(\m_axi_araddr[11]_INST_0_i_1_n_0 ),
        .I1(\m_axi_araddr[11]_INST_0_1 [11]),
        .I2(\m_axi_araddr[11]_INST_0_i_2_n_0 ),
        .I3(\m_axi_araddr[11]_INST_0_0 [11]),
        .I4(Q[11]),
        .I5(\axi_araddr_reg[6]_rep__1 ),
        .O(m_axi_araddr[11]));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \m_axi_araddr[11]_INST_0_i_1 
       (.I0(Q[37]),
        .I1(sel_first_2),
        .I2(Q[38]),
        .O(\m_axi_araddr[11]_INST_0_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \m_axi_araddr[11]_INST_0_i_2 
       (.I0(Q[38]),
        .I1(\axi_araddr_reg[6]_rep__1_0 ),
        .O(\m_axi_araddr[11]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \m_axi_araddr[1]_INST_0 
       (.I0(\m_axi_araddr[11]_INST_0_i_1_n_0 ),
        .I1(\m_axi_araddr[11]_INST_0_1 [1]),
        .I2(\m_axi_araddr[11]_INST_0_i_2_n_0 ),
        .I3(\m_axi_araddr[11]_INST_0_0 [1]),
        .I4(Q[1]),
        .I5(\axi_araddr_reg[6]_rep__1 ),
        .O(m_axi_araddr[1]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \m_axi_araddr[2]_INST_0 
       (.I0(\m_axi_araddr[11]_INST_0_i_1_n_0 ),
        .I1(\m_axi_araddr[11]_INST_0_1 [2]),
        .I2(\m_axi_araddr[11]_INST_0_i_2_n_0 ),
        .I3(\m_axi_araddr[11]_INST_0_0 [2]),
        .I4(Q[2]),
        .I5(\axi_araddr_reg[6]_rep__1 ),
        .O(m_axi_araddr[2]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \m_axi_araddr[3]_INST_0 
       (.I0(\m_axi_araddr[11]_INST_0_i_1_n_0 ),
        .I1(\m_axi_araddr[11]_INST_0_1 [3]),
        .I2(\m_axi_araddr[11]_INST_0_i_2_n_0 ),
        .I3(\m_axi_araddr[11]_INST_0_0 [3]),
        .I4(Q[3]),
        .I5(\axi_araddr_reg[6]_rep__1 ),
        .O(m_axi_araddr[3]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \m_axi_araddr[4]_INST_0 
       (.I0(\m_axi_araddr[11]_INST_0_i_1_n_0 ),
        .I1(\m_axi_araddr[11]_INST_0_1 [4]),
        .I2(\m_axi_araddr[11]_INST_0_i_2_n_0 ),
        .I3(\m_axi_araddr[11]_INST_0_0 [4]),
        .I4(Q[4]),
        .I5(\axi_araddr_reg[6]_rep__1 ),
        .O(m_axi_araddr[4]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \m_axi_araddr[5]_INST_0 
       (.I0(\m_axi_araddr[11]_INST_0_i_1_n_0 ),
        .I1(\m_axi_araddr[11]_INST_0_1 [5]),
        .I2(\m_axi_araddr[11]_INST_0_i_2_n_0 ),
        .I3(\m_axi_araddr[11]_INST_0_0 [5]),
        .I4(Q[5]),
        .I5(\axi_araddr_reg[6]_rep__1 ),
        .O(m_axi_araddr[5]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \m_axi_araddr[6]_INST_0 
       (.I0(\m_axi_araddr[11]_INST_0_i_1_n_0 ),
        .I1(\m_axi_araddr[11]_INST_0_1 [6]),
        .I2(\m_axi_araddr[11]_INST_0_i_2_n_0 ),
        .I3(\m_axi_araddr[11]_INST_0_0 [6]),
        .I4(Q[6]),
        .I5(\axi_araddr_reg[6]_rep__1 ),
        .O(m_axi_araddr[6]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \m_axi_araddr[7]_INST_0 
       (.I0(\m_axi_araddr[11]_INST_0_i_1_n_0 ),
        .I1(\m_axi_araddr[11]_INST_0_1 [7]),
        .I2(\m_axi_araddr[11]_INST_0_i_2_n_0 ),
        .I3(\m_axi_araddr[11]_INST_0_0 [7]),
        .I4(Q[7]),
        .I5(\axi_araddr_reg[6]_rep__1 ),
        .O(m_axi_araddr[7]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \m_axi_araddr[8]_INST_0 
       (.I0(\m_axi_araddr[11]_INST_0_i_1_n_0 ),
        .I1(\m_axi_araddr[11]_INST_0_1 [8]),
        .I2(\m_axi_araddr[11]_INST_0_i_2_n_0 ),
        .I3(\m_axi_araddr[11]_INST_0_0 [8]),
        .I4(Q[8]),
        .I5(\axi_araddr_reg[6]_rep__1 ),
        .O(m_axi_araddr[8]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \m_axi_araddr[9]_INST_0 
       (.I0(\m_axi_araddr[11]_INST_0_i_1_n_0 ),
        .I1(\m_axi_araddr[11]_INST_0_1 [9]),
        .I2(\m_axi_araddr[11]_INST_0_i_2_n_0 ),
        .I3(\m_axi_araddr[11]_INST_0_0 [9]),
        .I4(Q[9]),
        .I5(\axi_araddr_reg[6]_rep__1 ),
        .O(m_axi_araddr[9]));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[0]_i_1__0 
       (.I0(s_axi_araddr[0]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[0] ),
        .O(\m_payload_i[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[10]_i_1__0 
       (.I0(s_axi_araddr[10]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[10] ),
        .O(\m_payload_i[10]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[11]_i_1__0 
       (.I0(s_axi_araddr[11]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[11] ),
        .O(\m_payload_i[11]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[12]_i_1__0 
       (.I0(s_axi_araddr[12]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[12] ),
        .O(\m_payload_i[12]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[13]_i_1__1 
       (.I0(s_axi_araddr[13]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[13] ),
        .O(\m_payload_i[13]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[14]_i_1__0 
       (.I0(s_axi_araddr[14]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[14] ),
        .O(\m_payload_i[14]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[15]_i_1__0 
       (.I0(s_axi_araddr[15]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[15] ),
        .O(\m_payload_i[15]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[16]_i_1__0 
       (.I0(s_axi_araddr[16]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[16] ),
        .O(\m_payload_i[16]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[17]_i_1__0 
       (.I0(s_axi_araddr[17]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[17] ),
        .O(\m_payload_i[17]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[18]_i_1__0 
       (.I0(s_axi_araddr[18]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[18] ),
        .O(\m_payload_i[18]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[19]_i_1__0 
       (.I0(s_axi_araddr[19]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[19] ),
        .O(\m_payload_i[19]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[1]_i_1__0 
       (.I0(s_axi_araddr[1]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[1] ),
        .O(\m_payload_i[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[20]_i_1__0 
       (.I0(s_axi_araddr[20]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[20] ),
        .O(\m_payload_i[20]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[21]_i_1__0 
       (.I0(s_axi_araddr[21]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[21] ),
        .O(\m_payload_i[21]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[22]_i_1__0 
       (.I0(s_axi_araddr[22]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[22] ),
        .O(\m_payload_i[22]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[23]_i_1__0 
       (.I0(s_axi_araddr[23]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[23] ),
        .O(\m_payload_i[23]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[24]_i_1__0 
       (.I0(s_axi_araddr[24]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[24] ),
        .O(\m_payload_i[24]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[25]_i_1__0 
       (.I0(s_axi_araddr[25]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[25] ),
        .O(\m_payload_i[25]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[26]_i_1__0 
       (.I0(s_axi_araddr[26]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[26] ),
        .O(\m_payload_i[26]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[27]_i_1__0 
       (.I0(s_axi_araddr[27]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[27] ),
        .O(\m_payload_i[27]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[28]_i_1__0 
       (.I0(s_axi_araddr[28]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[28] ),
        .O(\m_payload_i[28]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[29]_i_1__0 
       (.I0(s_axi_araddr[29]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[29] ),
        .O(\m_payload_i[29]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[2]_i_1__0 
       (.I0(s_axi_araddr[2]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[2] ),
        .O(\m_payload_i[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[30]_i_1__0 
       (.I0(s_axi_araddr[30]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[30] ),
        .O(\m_payload_i[30]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[31]_i_2__0 
       (.I0(s_axi_araddr[31]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[31] ),
        .O(\m_payload_i[31]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[32]_i_1__0 
       (.I0(s_axi_arprot[0]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[32] ),
        .O(\m_payload_i[32]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[33]_i_1__0 
       (.I0(s_axi_arprot[1]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[33] ),
        .O(\m_payload_i[33]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[34]_i_1__0 
       (.I0(s_axi_arprot[2]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[34] ),
        .O(\m_payload_i[34]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[35]_i_1__0 
       (.I0(s_axi_arsize[0]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[35] ),
        .O(\m_payload_i[35]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[36]_i_1__0 
       (.I0(s_axi_arsize[1]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[36] ),
        .O(\m_payload_i[36]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[38]_i_1__0 
       (.I0(s_axi_arburst[0]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[38] ),
        .O(\m_payload_i[38]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[39]_i_1__0 
       (.I0(s_axi_arburst[1]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[39] ),
        .O(\m_payload_i[39]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[3]_i_1__0 
       (.I0(s_axi_araddr[3]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[3] ),
        .O(\m_payload_i[3]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[44]_i_1__0 
       (.I0(s_axi_arlen[0]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[44] ),
        .O(\m_payload_i[44]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[45]_i_1__0 
       (.I0(s_axi_arlen[1]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[45] ),
        .O(\m_payload_i[45]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[46]_i_1__1 
       (.I0(s_axi_arlen[2]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[46] ),
        .O(\m_payload_i[46]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[47]_i_1__0 
       (.I0(s_axi_arlen[3]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[47] ),
        .O(\m_payload_i[47]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[4]_i_1__0 
       (.I0(s_axi_araddr[4]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[4] ),
        .O(\m_payload_i[4]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[50]_i_1__0 
       (.I0(s_axi_arid[0]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[50] ),
        .O(\m_payload_i[50]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[51]_i_1__0 
       (.I0(s_axi_arid[1]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[51] ),
        .O(\m_payload_i[51]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[52]_i_1__0 
       (.I0(s_axi_arid[2]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[52] ),
        .O(\m_payload_i[52]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[53]_i_1__0 
       (.I0(s_axi_arid[3]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[53] ),
        .O(\m_payload_i[53]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[54]_i_1__0 
       (.I0(s_axi_arid[4]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[54] ),
        .O(\m_payload_i[54]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[55]_i_1__0 
       (.I0(s_axi_arid[5]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[55] ),
        .O(\m_payload_i[55]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[56]_i_1__0 
       (.I0(s_axi_arid[6]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[56] ),
        .O(\m_payload_i[56]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[57]_i_1__0 
       (.I0(s_axi_arid[7]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[57] ),
        .O(\m_payload_i[57]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[58]_i_1__0 
       (.I0(s_axi_arid[8]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[58] ),
        .O(\m_payload_i[58]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[59]_i_1__0 
       (.I0(s_axi_arid[9]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[59] ),
        .O(\m_payload_i[59]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[5]_i_1__0 
       (.I0(s_axi_araddr[5]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[5] ),
        .O(\m_payload_i[5]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[60]_i_1__0 
       (.I0(s_axi_arid[10]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[60] ),
        .O(\m_payload_i[60]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[61]_i_1__0 
       (.I0(s_axi_arid[11]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[61] ),
        .O(\m_payload_i[61]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[6]_i_1__0 
       (.I0(s_axi_araddr[6]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[6] ),
        .O(\m_payload_i[6]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[7]_i_1__0 
       (.I0(s_axi_araddr[7]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[7] ),
        .O(\m_payload_i[7]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[8]_i_1__0 
       (.I0(s_axi_araddr[8]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[8] ),
        .O(\m_payload_i[8]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[9]_i_1__0 
       (.I0(s_axi_araddr[9]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[9] ),
        .O(\m_payload_i[9]_i_1__0_n_0 ));
  FDRE \m_payload_i_reg[0] 
       (.C(aclk),
        .CE(\m_payload_i_reg[0]_0 ),
        .D(\m_payload_i[0]_i_1__0_n_0 ),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \m_payload_i_reg[10] 
       (.C(aclk),
        .CE(\m_payload_i_reg[0]_0 ),
        .D(\m_payload_i[10]_i_1__0_n_0 ),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \m_payload_i_reg[11] 
       (.C(aclk),
        .CE(\m_payload_i_reg[0]_0 ),
        .D(\m_payload_i[11]_i_1__0_n_0 ),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \m_payload_i_reg[12] 
       (.C(aclk),
        .CE(\m_payload_i_reg[0]_0 ),
        .D(\m_payload_i[12]_i_1__0_n_0 ),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \m_payload_i_reg[13] 
       (.C(aclk),
        .CE(\m_payload_i_reg[0]_0 ),
        .D(\m_payload_i[13]_i_1__1_n_0 ),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \m_payload_i_reg[14] 
       (.C(aclk),
        .CE(\m_payload_i_reg[0]_0 ),
        .D(\m_payload_i[14]_i_1__0_n_0 ),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \m_payload_i_reg[15] 
       (.C(aclk),
        .CE(\m_payload_i_reg[0]_0 ),
        .D(\m_payload_i[15]_i_1__0_n_0 ),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \m_payload_i_reg[16] 
       (.C(aclk),
        .CE(\m_payload_i_reg[0]_0 ),
        .D(\m_payload_i[16]_i_1__0_n_0 ),
        .Q(Q[16]),
        .R(1'b0));
  FDRE \m_payload_i_reg[17] 
       (.C(aclk),
        .CE(\m_payload_i_reg[0]_0 ),
        .D(\m_payload_i[17]_i_1__0_n_0 ),
        .Q(Q[17]),
        .R(1'b0));
  FDRE \m_payload_i_reg[18] 
       (.C(aclk),
        .CE(\m_payload_i_reg[0]_0 ),
        .D(\m_payload_i[18]_i_1__0_n_0 ),
        .Q(Q[18]),
        .R(1'b0));
  FDRE \m_payload_i_reg[19] 
       (.C(aclk),
        .CE(\m_payload_i_reg[0]_0 ),
        .D(\m_payload_i[19]_i_1__0_n_0 ),
        .Q(Q[19]),
        .R(1'b0));
  FDRE \m_payload_i_reg[1] 
       (.C(aclk),
        .CE(\m_payload_i_reg[0]_0 ),
        .D(\m_payload_i[1]_i_1__0_n_0 ),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \m_payload_i_reg[20] 
       (.C(aclk),
        .CE(\m_payload_i_reg[0]_0 ),
        .D(\m_payload_i[20]_i_1__0_n_0 ),
        .Q(Q[20]),
        .R(1'b0));
  FDRE \m_payload_i_reg[21] 
       (.C(aclk),
        .CE(\m_payload_i_reg[0]_0 ),
        .D(\m_payload_i[21]_i_1__0_n_0 ),
        .Q(Q[21]),
        .R(1'b0));
  FDRE \m_payload_i_reg[22] 
       (.C(aclk),
        .CE(\m_payload_i_reg[0]_0 ),
        .D(\m_payload_i[22]_i_1__0_n_0 ),
        .Q(Q[22]),
        .R(1'b0));
  FDRE \m_payload_i_reg[23] 
       (.C(aclk),
        .CE(\m_payload_i_reg[0]_0 ),
        .D(\m_payload_i[23]_i_1__0_n_0 ),
        .Q(Q[23]),
        .R(1'b0));
  FDRE \m_payload_i_reg[24] 
       (.C(aclk),
        .CE(\m_payload_i_reg[0]_0 ),
        .D(\m_payload_i[24]_i_1__0_n_0 ),
        .Q(Q[24]),
        .R(1'b0));
  FDRE \m_payload_i_reg[25] 
       (.C(aclk),
        .CE(\m_payload_i_reg[0]_0 ),
        .D(\m_payload_i[25]_i_1__0_n_0 ),
        .Q(Q[25]),
        .R(1'b0));
  FDRE \m_payload_i_reg[26] 
       (.C(aclk),
        .CE(\m_payload_i_reg[0]_0 ),
        .D(\m_payload_i[26]_i_1__0_n_0 ),
        .Q(Q[26]),
        .R(1'b0));
  FDRE \m_payload_i_reg[27] 
       (.C(aclk),
        .CE(\m_payload_i_reg[0]_0 ),
        .D(\m_payload_i[27]_i_1__0_n_0 ),
        .Q(Q[27]),
        .R(1'b0));
  FDRE \m_payload_i_reg[28] 
       (.C(aclk),
        .CE(\m_payload_i_reg[0]_0 ),
        .D(\m_payload_i[28]_i_1__0_n_0 ),
        .Q(Q[28]),
        .R(1'b0));
  FDRE \m_payload_i_reg[29] 
       (.C(aclk),
        .CE(\m_payload_i_reg[0]_0 ),
        .D(\m_payload_i[29]_i_1__0_n_0 ),
        .Q(Q[29]),
        .R(1'b0));
  FDRE \m_payload_i_reg[2] 
       (.C(aclk),
        .CE(\m_payload_i_reg[0]_0 ),
        .D(\m_payload_i[2]_i_1__0_n_0 ),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \m_payload_i_reg[30] 
       (.C(aclk),
        .CE(\m_payload_i_reg[0]_0 ),
        .D(\m_payload_i[30]_i_1__0_n_0 ),
        .Q(Q[30]),
        .R(1'b0));
  FDRE \m_payload_i_reg[31] 
       (.C(aclk),
        .CE(\m_payload_i_reg[0]_0 ),
        .D(\m_payload_i[31]_i_2__0_n_0 ),
        .Q(Q[31]),
        .R(1'b0));
  FDRE \m_payload_i_reg[32] 
       (.C(aclk),
        .CE(\m_payload_i_reg[0]_0 ),
        .D(\m_payload_i[32]_i_1__0_n_0 ),
        .Q(Q[32]),
        .R(1'b0));
  FDRE \m_payload_i_reg[33] 
       (.C(aclk),
        .CE(\m_payload_i_reg[0]_0 ),
        .D(\m_payload_i[33]_i_1__0_n_0 ),
        .Q(Q[33]),
        .R(1'b0));
  FDRE \m_payload_i_reg[34] 
       (.C(aclk),
        .CE(\m_payload_i_reg[0]_0 ),
        .D(\m_payload_i[34]_i_1__0_n_0 ),
        .Q(Q[34]),
        .R(1'b0));
  FDRE \m_payload_i_reg[35] 
       (.C(aclk),
        .CE(\m_payload_i_reg[0]_0 ),
        .D(\m_payload_i[35]_i_1__0_n_0 ),
        .Q(Q[35]),
        .R(1'b0));
  FDRE \m_payload_i_reg[36] 
       (.C(aclk),
        .CE(\m_payload_i_reg[0]_0 ),
        .D(\m_payload_i[36]_i_1__0_n_0 ),
        .Q(Q[36]),
        .R(1'b0));
  FDRE \m_payload_i_reg[38] 
       (.C(aclk),
        .CE(\m_payload_i_reg[0]_0 ),
        .D(\m_payload_i[38]_i_1__0_n_0 ),
        .Q(Q[37]),
        .R(1'b0));
  FDRE \m_payload_i_reg[39] 
       (.C(aclk),
        .CE(\m_payload_i_reg[0]_0 ),
        .D(\m_payload_i[39]_i_1__0_n_0 ),
        .Q(Q[38]),
        .R(1'b0));
  FDRE \m_payload_i_reg[3] 
       (.C(aclk),
        .CE(\m_payload_i_reg[0]_0 ),
        .D(\m_payload_i[3]_i_1__0_n_0 ),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \m_payload_i_reg[44] 
       (.C(aclk),
        .CE(\m_payload_i_reg[0]_0 ),
        .D(\m_payload_i[44]_i_1__0_n_0 ),
        .Q(Q[39]),
        .R(1'b0));
  FDRE \m_payload_i_reg[45] 
       (.C(aclk),
        .CE(\m_payload_i_reg[0]_0 ),
        .D(\m_payload_i[45]_i_1__0_n_0 ),
        .Q(Q[40]),
        .R(1'b0));
  FDRE \m_payload_i_reg[46] 
       (.C(aclk),
        .CE(\m_payload_i_reg[0]_0 ),
        .D(\m_payload_i[46]_i_1__1_n_0 ),
        .Q(Q[41]),
        .R(1'b0));
  FDRE \m_payload_i_reg[47] 
       (.C(aclk),
        .CE(\m_payload_i_reg[0]_0 ),
        .D(\m_payload_i[47]_i_1__0_n_0 ),
        .Q(Q[42]),
        .R(1'b0));
  FDRE \m_payload_i_reg[4] 
       (.C(aclk),
        .CE(\m_payload_i_reg[0]_0 ),
        .D(\m_payload_i[4]_i_1__0_n_0 ),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \m_payload_i_reg[50] 
       (.C(aclk),
        .CE(\m_payload_i_reg[0]_0 ),
        .D(\m_payload_i[50]_i_1__0_n_0 ),
        .Q(Q[43]),
        .R(1'b0));
  FDRE \m_payload_i_reg[51] 
       (.C(aclk),
        .CE(\m_payload_i_reg[0]_0 ),
        .D(\m_payload_i[51]_i_1__0_n_0 ),
        .Q(Q[44]),
        .R(1'b0));
  FDRE \m_payload_i_reg[52] 
       (.C(aclk),
        .CE(\m_payload_i_reg[0]_0 ),
        .D(\m_payload_i[52]_i_1__0_n_0 ),
        .Q(Q[45]),
        .R(1'b0));
  FDRE \m_payload_i_reg[53] 
       (.C(aclk),
        .CE(\m_payload_i_reg[0]_0 ),
        .D(\m_payload_i[53]_i_1__0_n_0 ),
        .Q(Q[46]),
        .R(1'b0));
  FDRE \m_payload_i_reg[54] 
       (.C(aclk),
        .CE(\m_payload_i_reg[0]_0 ),
        .D(\m_payload_i[54]_i_1__0_n_0 ),
        .Q(Q[47]),
        .R(1'b0));
  FDRE \m_payload_i_reg[55] 
       (.C(aclk),
        .CE(\m_payload_i_reg[0]_0 ),
        .D(\m_payload_i[55]_i_1__0_n_0 ),
        .Q(Q[48]),
        .R(1'b0));
  FDRE \m_payload_i_reg[56] 
       (.C(aclk),
        .CE(\m_payload_i_reg[0]_0 ),
        .D(\m_payload_i[56]_i_1__0_n_0 ),
        .Q(Q[49]),
        .R(1'b0));
  FDRE \m_payload_i_reg[57] 
       (.C(aclk),
        .CE(\m_payload_i_reg[0]_0 ),
        .D(\m_payload_i[57]_i_1__0_n_0 ),
        .Q(Q[50]),
        .R(1'b0));
  FDRE \m_payload_i_reg[58] 
       (.C(aclk),
        .CE(\m_payload_i_reg[0]_0 ),
        .D(\m_payload_i[58]_i_1__0_n_0 ),
        .Q(Q[51]),
        .R(1'b0));
  FDRE \m_payload_i_reg[59] 
       (.C(aclk),
        .CE(\m_payload_i_reg[0]_0 ),
        .D(\m_payload_i[59]_i_1__0_n_0 ),
        .Q(Q[52]),
        .R(1'b0));
  FDRE \m_payload_i_reg[5] 
       (.C(aclk),
        .CE(\m_payload_i_reg[0]_0 ),
        .D(\m_payload_i[5]_i_1__0_n_0 ),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \m_payload_i_reg[60] 
       (.C(aclk),
        .CE(\m_payload_i_reg[0]_0 ),
        .D(\m_payload_i[60]_i_1__0_n_0 ),
        .Q(Q[53]),
        .R(1'b0));
  FDRE \m_payload_i_reg[61] 
       (.C(aclk),
        .CE(\m_payload_i_reg[0]_0 ),
        .D(\m_payload_i[61]_i_1__0_n_0 ),
        .Q(Q[54]),
        .R(1'b0));
  FDRE \m_payload_i_reg[6] 
       (.C(aclk),
        .CE(\m_payload_i_reg[0]_0 ),
        .D(\m_payload_i[6]_i_1__0_n_0 ),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \m_payload_i_reg[7] 
       (.C(aclk),
        .CE(\m_payload_i_reg[0]_0 ),
        .D(\m_payload_i[7]_i_1__0_n_0 ),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \m_payload_i_reg[8] 
       (.C(aclk),
        .CE(\m_payload_i_reg[0]_0 ),
        .D(\m_payload_i[8]_i_1__0_n_0 ),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \m_payload_i_reg[9] 
       (.C(aclk),
        .CE(\m_payload_i_reg[0]_0 ),
        .D(\m_payload_i[9]_i_1__0_n_0 ),
        .Q(Q[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    m_valid_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(m_valid_i0),
        .Q(m_valid_i_reg_0),
        .R(\aresetn_d_reg[1]_inv_0 ));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    next_pending_r_i_2__0
       (.I0(Q[40]),
        .I1(Q[41]),
        .I2(Q[42]),
        .I3(Q[39]),
        .I4(\wrap_second_len_r_reg[3]_0 ),
        .O(\m_payload_i_reg[45]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    s_ready_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(s_ready_i0),
        .Q(s_ready_i_reg_0),
        .R(s_ready_i_reg_1));
  FDRE \skid_buffer_reg[0] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_araddr[0]),
        .Q(\skid_buffer_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[10] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_araddr[10]),
        .Q(\skid_buffer_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[11] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_araddr[11]),
        .Q(\skid_buffer_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[12] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_araddr[12]),
        .Q(\skid_buffer_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[13] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_araddr[13]),
        .Q(\skid_buffer_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[14] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_araddr[14]),
        .Q(\skid_buffer_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[15] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_araddr[15]),
        .Q(\skid_buffer_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[16] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_araddr[16]),
        .Q(\skid_buffer_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[17] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_araddr[17]),
        .Q(\skid_buffer_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[18] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_araddr[18]),
        .Q(\skid_buffer_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[19] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_araddr[19]),
        .Q(\skid_buffer_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[1] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_araddr[1]),
        .Q(\skid_buffer_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[20] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_araddr[20]),
        .Q(\skid_buffer_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[21] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_araddr[21]),
        .Q(\skid_buffer_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[22] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_araddr[22]),
        .Q(\skid_buffer_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[23] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_araddr[23]),
        .Q(\skid_buffer_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[24] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_araddr[24]),
        .Q(\skid_buffer_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[25] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_araddr[25]),
        .Q(\skid_buffer_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[26] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_araddr[26]),
        .Q(\skid_buffer_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[27] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_araddr[27]),
        .Q(\skid_buffer_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[28] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_araddr[28]),
        .Q(\skid_buffer_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[29] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_araddr[29]),
        .Q(\skid_buffer_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[2] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_araddr[2]),
        .Q(\skid_buffer_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[30] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_araddr[30]),
        .Q(\skid_buffer_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[31] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_araddr[31]),
        .Q(\skid_buffer_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[32] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_arprot[0]),
        .Q(\skid_buffer_reg_n_0_[32] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[33] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_arprot[1]),
        .Q(\skid_buffer_reg_n_0_[33] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[34] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_arprot[2]),
        .Q(\skid_buffer_reg_n_0_[34] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[35] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_arsize[0]),
        .Q(\skid_buffer_reg_n_0_[35] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[36] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_arsize[1]),
        .Q(\skid_buffer_reg_n_0_[36] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[38] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_arburst[0]),
        .Q(\skid_buffer_reg_n_0_[38] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[39] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_arburst[1]),
        .Q(\skid_buffer_reg_n_0_[39] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[3] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_araddr[3]),
        .Q(\skid_buffer_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[44] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_arlen[0]),
        .Q(\skid_buffer_reg_n_0_[44] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[45] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_arlen[1]),
        .Q(\skid_buffer_reg_n_0_[45] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[46] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_arlen[2]),
        .Q(\skid_buffer_reg_n_0_[46] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[47] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_arlen[3]),
        .Q(\skid_buffer_reg_n_0_[47] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[4] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_araddr[4]),
        .Q(\skid_buffer_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[50] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_arid[0]),
        .Q(\skid_buffer_reg_n_0_[50] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[51] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_arid[1]),
        .Q(\skid_buffer_reg_n_0_[51] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[52] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_arid[2]),
        .Q(\skid_buffer_reg_n_0_[52] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[53] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_arid[3]),
        .Q(\skid_buffer_reg_n_0_[53] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[54] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_arid[4]),
        .Q(\skid_buffer_reg_n_0_[54] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[55] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_arid[5]),
        .Q(\skid_buffer_reg_n_0_[55] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[56] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_arid[6]),
        .Q(\skid_buffer_reg_n_0_[56] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[57] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_arid[7]),
        .Q(\skid_buffer_reg_n_0_[57] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[58] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_arid[8]),
        .Q(\skid_buffer_reg_n_0_[58] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[59] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_arid[9]),
        .Q(\skid_buffer_reg_n_0_[59] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[5] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_araddr[5]),
        .Q(\skid_buffer_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[60] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_arid[10]),
        .Q(\skid_buffer_reg_n_0_[60] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[61] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_arid[11]),
        .Q(\skid_buffer_reg_n_0_[61] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[6] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_araddr[6]),
        .Q(\skid_buffer_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[7] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_araddr[7]),
        .Q(\skid_buffer_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[8] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_araddr[8]),
        .Q(\skid_buffer_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[9] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_araddr[9]),
        .Q(\skid_buffer_reg_n_0_[9] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hEF00)) 
    \wrap_boundary_axaddr_r[0]_i_1__0 
       (.I0(Q[35]),
        .I1(Q[36]),
        .I2(Q[39]),
        .I3(Q[0]),
        .O(\m_payload_i_reg[35]_0 [0]));
  LUT5 #(
    .INIT(32'hC0D0F0D0)) 
    \wrap_boundary_axaddr_r[1]_i_1__0 
       (.I0(Q[40]),
        .I1(Q[36]),
        .I2(Q[1]),
        .I3(Q[35]),
        .I4(Q[39]),
        .O(\m_payload_i_reg[35]_0 [1]));
  LUT6 #(
    .INIT(64'hF0005030F0F05030)) 
    \wrap_boundary_axaddr_r[2]_i_1__0 
       (.I0(Q[39]),
        .I1(Q[41]),
        .I2(Q[2]),
        .I3(Q[36]),
        .I4(Q[35]),
        .I5(Q[40]),
        .O(\m_payload_i_reg[35]_0 [2]));
  LUT6 #(
    .INIT(64'hFFFFFFFF0400C400)) 
    \wrap_boundary_axaddr_r[3]_i_1__0 
       (.I0(Q[41]),
        .I1(Q[3]),
        .I2(Q[36]),
        .I3(Q[35]),
        .I4(Q[39]),
        .I5(\wrap_boundary_axaddr_r[3]_i_2__0_n_0 ),
        .O(\m_payload_i_reg[35]_0 [3]));
  LUT5 #(
    .INIT(32'h10001300)) 
    \wrap_boundary_axaddr_r[3]_i_2__0 
       (.I0(Q[40]),
        .I1(Q[35]),
        .I2(Q[36]),
        .I3(Q[3]),
        .I4(Q[42]),
        .O(\wrap_boundary_axaddr_r[3]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h300050F030F050F0)) 
    \wrap_boundary_axaddr_r[4]_i_1__0 
       (.I0(Q[41]),
        .I1(Q[40]),
        .I2(Q[4]),
        .I3(Q[36]),
        .I4(Q[35]),
        .I5(Q[42]),
        .O(\m_payload_i_reg[35]_0 [4]));
  LUT5 #(
    .INIT(32'h3070F070)) 
    \wrap_boundary_axaddr_r[5]_i_1__0 
       (.I0(Q[42]),
        .I1(Q[36]),
        .I2(Q[5]),
        .I3(Q[35]),
        .I4(Q[41]),
        .O(\m_payload_i_reg[35]_0 [5]));
  LUT4 #(
    .INIT(16'h7F00)) 
    \wrap_boundary_axaddr_r[6]_i_1__0 
       (.I0(Q[35]),
        .I1(Q[36]),
        .I2(Q[42]),
        .I3(Q[6]),
        .O(\m_payload_i_reg[35]_0 [6]));
  LUT6 #(
    .INIT(64'hF7FF57FF0800A800)) 
    \wrap_cnt_r[2]_i_1__0 
       (.I0(\wrap_second_len_r_reg[3] [1]),
        .I1(\wrap_second_len_r_reg[3]_1 [0]),
        .I2(\wrap_second_len_r_reg[3]_0 ),
        .I3(\FSM_sequential_state_reg[0] ),
        .I4(\m_payload_i_reg[44]_0 ),
        .I5(\wrap_second_len_r_reg[3] [2]),
        .O(\wrap_second_len_r_reg[2] [0]));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \wrap_cnt_r[2]_i_2__0 
       (.I0(\FSM_sequential_state_reg[0]_0 ),
        .I1(\FSM_sequential_state_reg[0]_1 ),
        .I2(\m_payload_i_reg[44]_0 ),
        .I3(\m_payload_i_reg[47]_0 ),
        .O(\FSM_sequential_state_reg[0] ));
  LUT4 #(
    .INIT(16'hDF20)) 
    \wrap_cnt_r[3]_i_1__0 
       (.I0(\wrap_second_len_r_reg[3] [2]),
        .I1(\wrap_cnt_r[3]_i_2__0_n_0 ),
        .I2(\wrap_second_len_r_reg[3] [1]),
        .I3(\wrap_second_len_r_reg[3] [3]),
        .O(\wrap_second_len_r_reg[2] [1]));
  LUT6 #(
    .INIT(64'hDDDDDDDD1111111F)) 
    \wrap_cnt_r[3]_i_2__0 
       (.I0(\wrap_second_len_r_reg[3]_1 [0]),
        .I1(\wrap_second_len_r_reg[3]_0 ),
        .I2(\FSM_sequential_state_reg[0]_0 ),
        .I3(\FSM_sequential_state_reg[0]_1 ),
        .I4(\m_payload_i_reg[47]_0 ),
        .I5(\m_payload_i_reg[44]_0 ),
        .O(\wrap_cnt_r[3]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h5554FFFF55540000)) 
    \wrap_second_len_r[0]_i_1__0 
       (.I0(\m_payload_i_reg[44]_0 ),
        .I1(\m_payload_i_reg[47]_0 ),
        .I2(\FSM_sequential_state_reg[0]_1 ),
        .I3(\FSM_sequential_state_reg[0]_0 ),
        .I4(\wrap_second_len_r_reg[3]_0 ),
        .I5(\wrap_second_len_r_reg[3]_1 [0]),
        .O(\wrap_second_len_r_reg[3] [0]));
  LUT6 #(
    .INIT(64'hF0F00F0CAAAAAAAA)) 
    \wrap_second_len_r[1]_i_1__0 
       (.I0(\wrap_second_len_r_reg[3]_1 [1]),
        .I1(\m_payload_i_reg[47]_0 ),
        .I2(\m_payload_i_reg[44]_0 ),
        .I3(\FSM_sequential_state_reg[0]_1 ),
        .I4(\FSM_sequential_state_reg[0]_0 ),
        .I5(\wrap_second_len_r_reg[3]_0 ),
        .O(\wrap_second_len_r_reg[3] [1]));
  LUT6 #(
    .INIT(64'hFF00F00CAAAAAAAA)) 
    \wrap_second_len_r[2]_i_1__0 
       (.I0(\wrap_second_len_r_reg[3]_1 [2]),
        .I1(\m_payload_i_reg[47]_0 ),
        .I2(\m_payload_i_reg[44]_0 ),
        .I3(\FSM_sequential_state_reg[0]_1 ),
        .I4(\FSM_sequential_state_reg[0]_0 ),
        .I5(\wrap_second_len_r_reg[3]_0 ),
        .O(\wrap_second_len_r_reg[3] [2]));
  LUT6 #(
    .INIT(64'hFFFCAAAA0000AAAA)) 
    \wrap_second_len_r[3]_i_1__0 
       (.I0(\wrap_second_len_r_reg[3]_1 [3]),
        .I1(\FSM_sequential_state_reg[0]_0 ),
        .I2(\m_payload_i_reg[44]_0 ),
        .I3(\FSM_sequential_state_reg[0]_1 ),
        .I4(\wrap_second_len_r_reg[3]_0 ),
        .I5(\m_payload_i_reg[47]_0 ),
        .O(\wrap_second_len_r_reg[3] [3]));
endmodule

(* ORIG_REF_NAME = "axi_register_slice_v2_1_19_axic_register_slice" *) 
module design_1_axi_register_slice_v2_1_19_axic_register_slice_1
   (s_ready_i_reg_0,
    \aresetn_d_reg[0]_0 ,
    m_valid_i_reg_0,
    S,
    \m_payload_i_reg[61]_0 ,
    \axaddr_wrap_reg[3] ,
    \m_payload_i_reg[45]_0 ,
    D,
    \wrap_second_len_r_reg[3] ,
    \state_reg[1] ,
    \m_payload_i_reg[44]_0 ,
    \state_reg[1]_0 ,
    \state_reg[1]_1 ,
    \m_payload_i_reg[47]_0 ,
    \m_payload_i_reg[35]_0 ,
    m_axi_awaddr,
    axaddr_incr,
    \aresetn_d_reg[0]_1 ,
    aclk,
    m_valid_i_reg_1,
    aresetn,
    Q,
    \m_axi_awaddr[11]_INST_0_0 ,
    b_push,
    s_axi_awvalid,
    \wrap_second_len_r_reg[3]_0 ,
    \wrap_second_len_r_reg[3]_1 ,
    \axaddr_offset_r_reg[0] ,
    \axaddr_offset_r_reg[3] ,
    s_axi_awid,
    s_axi_awlen,
    s_axi_awburst,
    s_axi_awsize,
    s_axi_awprot,
    s_axi_awaddr,
    \axi_awaddr_reg[6] ,
    sel_first_1,
    sel_first,
    \axaddr_incr_reg[3] ,
    E);
  output s_ready_i_reg_0;
  output \aresetn_d_reg[0]_0 ;
  output m_valid_i_reg_0;
  output [1:0]S;
  output [54:0]\m_payload_i_reg[61]_0 ;
  output [1:0]\axaddr_wrap_reg[3] ;
  output \m_payload_i_reg[45]_0 ;
  output [1:0]D;
  output [3:0]\wrap_second_len_r_reg[3] ;
  output \state_reg[1] ;
  output \m_payload_i_reg[44]_0 ;
  output \state_reg[1]_0 ;
  output \state_reg[1]_1 ;
  output \m_payload_i_reg[47]_0 ;
  output [6:0]\m_payload_i_reg[35]_0 ;
  output [11:0]m_axi_awaddr;
  output [11:0]axaddr_incr;
  output \aresetn_d_reg[0]_1 ;
  input aclk;
  input m_valid_i_reg_1;
  input aresetn;
  input [11:0]Q;
  input [11:0]\m_axi_awaddr[11]_INST_0_0 ;
  input b_push;
  input s_axi_awvalid;
  input \wrap_second_len_r_reg[3]_0 ;
  input [3:0]\wrap_second_len_r_reg[3]_1 ;
  input [1:0]\axaddr_offset_r_reg[0] ;
  input [3:0]\axaddr_offset_r_reg[3] ;
  input [11:0]s_axi_awid;
  input [3:0]s_axi_awlen;
  input [1:0]s_axi_awburst;
  input [1:0]s_axi_awsize;
  input [2:0]s_axi_awprot;
  input [31:0]s_axi_awaddr;
  input \axi_awaddr_reg[6] ;
  input sel_first_1;
  input sel_first;
  input [3:0]\axaddr_incr_reg[3] ;
  input [0:0]E;

  wire [1:0]D;
  wire [0:0]E;
  wire [11:0]Q;
  wire [1:0]S;
  wire aclk;
  wire aresetn;
  wire \aresetn_d_reg[0]_0 ;
  wire \aresetn_d_reg[0]_1 ;
  wire \aresetn_d_reg_n_0_[0] ;
  wire [11:0]axaddr_incr;
  wire \axaddr_incr[3]_i_4_n_0 ;
  wire \axaddr_incr[3]_i_5_n_0 ;
  wire \axaddr_incr[3]_i_6_n_0 ;
  wire \axaddr_incr_reg[11]_i_3_n_1 ;
  wire \axaddr_incr_reg[11]_i_3_n_2 ;
  wire \axaddr_incr_reg[11]_i_3_n_3 ;
  wire [3:0]\axaddr_incr_reg[3] ;
  wire \axaddr_incr_reg[3]_i_2_n_0 ;
  wire \axaddr_incr_reg[3]_i_2_n_1 ;
  wire \axaddr_incr_reg[3]_i_2_n_2 ;
  wire \axaddr_incr_reg[3]_i_2_n_3 ;
  wire \axaddr_incr_reg[7]_i_2_n_0 ;
  wire \axaddr_incr_reg[7]_i_2_n_1 ;
  wire \axaddr_incr_reg[7]_i_2_n_2 ;
  wire \axaddr_incr_reg[7]_i_2_n_3 ;
  wire \axaddr_offset_r[0]_i_2_n_0 ;
  wire \axaddr_offset_r[1]_i_2_n_0 ;
  wire \axaddr_offset_r[1]_i_3_n_0 ;
  wire \axaddr_offset_r[2]_i_2_n_0 ;
  wire \axaddr_offset_r[2]_i_3_n_0 ;
  wire \axaddr_offset_r[3]_i_2_n_0 ;
  wire [1:0]\axaddr_offset_r_reg[0] ;
  wire [3:0]\axaddr_offset_r_reg[3] ;
  wire [1:0]\axaddr_wrap_reg[3] ;
  wire \axi_awaddr_reg[6] ;
  wire b_push;
  wire [11:0]m_axi_awaddr;
  wire [11:0]\m_axi_awaddr[11]_INST_0_0 ;
  wire \m_axi_awaddr[11]_INST_0_i_1_n_0 ;
  wire \m_axi_awaddr[11]_INST_0_i_2_n_0 ;
  wire [6:0]\m_payload_i_reg[35]_0 ;
  wire \m_payload_i_reg[44]_0 ;
  wire \m_payload_i_reg[45]_0 ;
  wire \m_payload_i_reg[47]_0 ;
  wire [54:0]\m_payload_i_reg[61]_0 ;
  wire m_valid_i_i_1__1_n_0;
  wire m_valid_i_reg_0;
  wire m_valid_i_reg_1;
  wire [31:0]s_axi_awaddr;
  wire [1:0]s_axi_awburst;
  wire [11:0]s_axi_awid;
  wire [3:0]s_axi_awlen;
  wire [2:0]s_axi_awprot;
  wire [1:0]s_axi_awsize;
  wire s_axi_awvalid;
  wire s_ready_i0;
  wire s_ready_i_reg_0;
  wire sel_first;
  wire sel_first_1;
  wire [61:0]skid_buffer;
  wire \skid_buffer_reg_n_0_[0] ;
  wire \skid_buffer_reg_n_0_[10] ;
  wire \skid_buffer_reg_n_0_[11] ;
  wire \skid_buffer_reg_n_0_[12] ;
  wire \skid_buffer_reg_n_0_[13] ;
  wire \skid_buffer_reg_n_0_[14] ;
  wire \skid_buffer_reg_n_0_[15] ;
  wire \skid_buffer_reg_n_0_[16] ;
  wire \skid_buffer_reg_n_0_[17] ;
  wire \skid_buffer_reg_n_0_[18] ;
  wire \skid_buffer_reg_n_0_[19] ;
  wire \skid_buffer_reg_n_0_[1] ;
  wire \skid_buffer_reg_n_0_[20] ;
  wire \skid_buffer_reg_n_0_[21] ;
  wire \skid_buffer_reg_n_0_[22] ;
  wire \skid_buffer_reg_n_0_[23] ;
  wire \skid_buffer_reg_n_0_[24] ;
  wire \skid_buffer_reg_n_0_[25] ;
  wire \skid_buffer_reg_n_0_[26] ;
  wire \skid_buffer_reg_n_0_[27] ;
  wire \skid_buffer_reg_n_0_[28] ;
  wire \skid_buffer_reg_n_0_[29] ;
  wire \skid_buffer_reg_n_0_[2] ;
  wire \skid_buffer_reg_n_0_[30] ;
  wire \skid_buffer_reg_n_0_[31] ;
  wire \skid_buffer_reg_n_0_[32] ;
  wire \skid_buffer_reg_n_0_[33] ;
  wire \skid_buffer_reg_n_0_[34] ;
  wire \skid_buffer_reg_n_0_[35] ;
  wire \skid_buffer_reg_n_0_[36] ;
  wire \skid_buffer_reg_n_0_[38] ;
  wire \skid_buffer_reg_n_0_[39] ;
  wire \skid_buffer_reg_n_0_[3] ;
  wire \skid_buffer_reg_n_0_[44] ;
  wire \skid_buffer_reg_n_0_[45] ;
  wire \skid_buffer_reg_n_0_[46] ;
  wire \skid_buffer_reg_n_0_[47] ;
  wire \skid_buffer_reg_n_0_[4] ;
  wire \skid_buffer_reg_n_0_[50] ;
  wire \skid_buffer_reg_n_0_[51] ;
  wire \skid_buffer_reg_n_0_[52] ;
  wire \skid_buffer_reg_n_0_[53] ;
  wire \skid_buffer_reg_n_0_[54] ;
  wire \skid_buffer_reg_n_0_[55] ;
  wire \skid_buffer_reg_n_0_[56] ;
  wire \skid_buffer_reg_n_0_[57] ;
  wire \skid_buffer_reg_n_0_[58] ;
  wire \skid_buffer_reg_n_0_[59] ;
  wire \skid_buffer_reg_n_0_[5] ;
  wire \skid_buffer_reg_n_0_[60] ;
  wire \skid_buffer_reg_n_0_[61] ;
  wire \skid_buffer_reg_n_0_[6] ;
  wire \skid_buffer_reg_n_0_[7] ;
  wire \skid_buffer_reg_n_0_[8] ;
  wire \skid_buffer_reg_n_0_[9] ;
  wire \state_reg[1] ;
  wire \state_reg[1]_0 ;
  wire \state_reg[1]_1 ;
  wire \wrap_boundary_axaddr_r[3]_i_2_n_0 ;
  wire \wrap_cnt_r[3]_i_2_n_0 ;
  wire [3:0]\wrap_second_len_r_reg[3] ;
  wire \wrap_second_len_r_reg[3]_0 ;
  wire [3:0]\wrap_second_len_r_reg[3]_1 ;
  wire [3:3]\NLW_axaddr_incr_reg[11]_i_3_CO_UNCONNECTED ;

  LUT2 #(
    .INIT(4'h7)) 
    \aresetn_d[1]_inv_i_1 
       (.I0(\aresetn_d_reg_n_0_[0] ),
        .I1(aresetn),
        .O(\aresetn_d_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \aresetn_d_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(aresetn),
        .Q(\aresetn_d_reg_n_0_[0] ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h6A)) 
    \axaddr_incr[3]_i_11 
       (.I0(Q[3]),
        .I1(\m_payload_i_reg[61]_0 [36]),
        .I2(\m_payload_i_reg[61]_0 [35]),
        .O(S[1]));
  LUT3 #(
    .INIT(8'hA9)) 
    \axaddr_incr[3]_i_14 
       (.I0(Q[0]),
        .I1(\m_payload_i_reg[61]_0 [36]),
        .I2(\m_payload_i_reg[61]_0 [35]),
        .O(S[0]));
  LUT3 #(
    .INIT(8'h70)) 
    \axaddr_incr[3]_i_4 
       (.I0(\m_payload_i_reg[61]_0 [36]),
        .I1(\m_payload_i_reg[61]_0 [35]),
        .I2(\m_payload_i_reg[61]_0 [2]),
        .O(\axaddr_incr[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \axaddr_incr[3]_i_5 
       (.I0(\m_payload_i_reg[61]_0 [1]),
        .I1(\m_payload_i_reg[61]_0 [36]),
        .O(\axaddr_incr[3]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h02)) 
    \axaddr_incr[3]_i_6 
       (.I0(\m_payload_i_reg[61]_0 [0]),
        .I1(\m_payload_i_reg[61]_0 [36]),
        .I2(\m_payload_i_reg[61]_0 [35]),
        .O(\axaddr_incr[3]_i_6_n_0 ));
  CARRY4 \axaddr_incr_reg[11]_i_3 
       (.CI(\axaddr_incr_reg[7]_i_2_n_0 ),
        .CO({\NLW_axaddr_incr_reg[11]_i_3_CO_UNCONNECTED [3],\axaddr_incr_reg[11]_i_3_n_1 ,\axaddr_incr_reg[11]_i_3_n_2 ,\axaddr_incr_reg[11]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(axaddr_incr[11:8]),
        .S(\m_payload_i_reg[61]_0 [11:8]));
  CARRY4 \axaddr_incr_reg[3]_i_2 
       (.CI(1'b0),
        .CO({\axaddr_incr_reg[3]_i_2_n_0 ,\axaddr_incr_reg[3]_i_2_n_1 ,\axaddr_incr_reg[3]_i_2_n_2 ,\axaddr_incr_reg[3]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_payload_i_reg[61]_0 [3],\axaddr_incr[3]_i_4_n_0 ,\axaddr_incr[3]_i_5_n_0 ,\axaddr_incr[3]_i_6_n_0 }),
        .O(axaddr_incr[3:0]),
        .S(\axaddr_incr_reg[3] ));
  CARRY4 \axaddr_incr_reg[7]_i_2 
       (.CI(\axaddr_incr_reg[3]_i_2_n_0 ),
        .CO({\axaddr_incr_reg[7]_i_2_n_0 ,\axaddr_incr_reg[7]_i_2_n_1 ,\axaddr_incr_reg[7]_i_2_n_2 ,\axaddr_incr_reg[7]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(axaddr_incr[7:4]),
        .S(\m_payload_i_reg[61]_0 [7:4]));
  LUT6 #(
    .INIT(64'hFFFFF8FF00000800)) 
    \axaddr_offset_r[0]_i_1 
       (.I0(\axaddr_offset_r[0]_i_2_n_0 ),
        .I1(\m_payload_i_reg[61]_0 [39]),
        .I2(\axaddr_offset_r_reg[0] [1]),
        .I3(m_valid_i_reg_0),
        .I4(\axaddr_offset_r_reg[0] [0]),
        .I5(\axaddr_offset_r_reg[3] [0]),
        .O(\m_payload_i_reg[44]_0 ));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \axaddr_offset_r[0]_i_2 
       (.I0(\m_payload_i_reg[61]_0 [2]),
        .I1(\m_payload_i_reg[61]_0 [3]),
        .I2(\m_payload_i_reg[61]_0 [0]),
        .I3(\m_payload_i_reg[61]_0 [36]),
        .I4(\m_payload_i_reg[61]_0 [35]),
        .I5(\m_payload_i_reg[61]_0 [1]),
        .O(\axaddr_offset_r[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEFF00000E00)) 
    \axaddr_offset_r[1]_i_1 
       (.I0(\axaddr_offset_r[1]_i_2_n_0 ),
        .I1(\axaddr_offset_r[1]_i_3_n_0 ),
        .I2(\axaddr_offset_r_reg[0] [1]),
        .I3(m_valid_i_reg_0),
        .I4(\axaddr_offset_r_reg[0] [0]),
        .I5(\axaddr_offset_r_reg[3] [1]),
        .O(\state_reg[1]_0 ));
  LUT5 #(
    .INIT(32'h8C008000)) 
    \axaddr_offset_r[1]_i_2 
       (.I0(\m_payload_i_reg[61]_0 [4]),
        .I1(\m_payload_i_reg[61]_0 [36]),
        .I2(\m_payload_i_reg[61]_0 [35]),
        .I3(\m_payload_i_reg[61]_0 [40]),
        .I4(\m_payload_i_reg[61]_0 [3]),
        .O(\axaddr_offset_r[1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h0B000800)) 
    \axaddr_offset_r[1]_i_3 
       (.I0(\m_payload_i_reg[61]_0 [2]),
        .I1(\m_payload_i_reg[61]_0 [35]),
        .I2(\m_payload_i_reg[61]_0 [36]),
        .I3(\m_payload_i_reg[61]_0 [40]),
        .I4(\m_payload_i_reg[61]_0 [1]),
        .O(\axaddr_offset_r[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEFF00000E00)) 
    \axaddr_offset_r[2]_i_1 
       (.I0(\axaddr_offset_r[2]_i_2_n_0 ),
        .I1(\axaddr_offset_r[2]_i_3_n_0 ),
        .I2(\axaddr_offset_r_reg[0] [1]),
        .I3(m_valid_i_reg_0),
        .I4(\axaddr_offset_r_reg[0] [0]),
        .I5(\axaddr_offset_r_reg[3] [2]),
        .O(\state_reg[1]_1 ));
  LUT5 #(
    .INIT(32'h8C008000)) 
    \axaddr_offset_r[2]_i_2 
       (.I0(\m_payload_i_reg[61]_0 [5]),
        .I1(\m_payload_i_reg[61]_0 [36]),
        .I2(\m_payload_i_reg[61]_0 [35]),
        .I3(\m_payload_i_reg[61]_0 [41]),
        .I4(\m_payload_i_reg[61]_0 [4]),
        .O(\axaddr_offset_r[2]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h0B000800)) 
    \axaddr_offset_r[2]_i_3 
       (.I0(\m_payload_i_reg[61]_0 [3]),
        .I1(\m_payload_i_reg[61]_0 [35]),
        .I2(\m_payload_i_reg[61]_0 [36]),
        .I3(\m_payload_i_reg[61]_0 [41]),
        .I4(\m_payload_i_reg[61]_0 [2]),
        .O(\axaddr_offset_r[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF8FF00000800)) 
    \axaddr_offset_r[3]_i_1 
       (.I0(\axaddr_offset_r[3]_i_2_n_0 ),
        .I1(\m_payload_i_reg[61]_0 [42]),
        .I2(\axaddr_offset_r_reg[0] [1]),
        .I3(m_valid_i_reg_0),
        .I4(\axaddr_offset_r_reg[0] [0]),
        .I5(\axaddr_offset_r_reg[3] [3]),
        .O(\m_payload_i_reg[47]_0 ));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \axaddr_offset_r[3]_i_2 
       (.I0(\m_payload_i_reg[61]_0 [5]),
        .I1(\m_payload_i_reg[61]_0 [6]),
        .I2(\m_payload_i_reg[61]_0 [3]),
        .I3(\m_payload_i_reg[61]_0 [36]),
        .I4(\m_payload_i_reg[61]_0 [35]),
        .I5(\m_payload_i_reg[61]_0 [4]),
        .O(\axaddr_offset_r[3]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \axaddr_wrap[3]_i_3 
       (.I0(\m_axi_awaddr[11]_INST_0_0 [3]),
        .I1(\m_payload_i_reg[61]_0 [36]),
        .I2(\m_payload_i_reg[61]_0 [35]),
        .O(\axaddr_wrap_reg[3] [1]));
  LUT3 #(
    .INIT(8'hA9)) 
    \axaddr_wrap[3]_i_6 
       (.I0(\m_axi_awaddr[11]_INST_0_0 [0]),
        .I1(\m_payload_i_reg[61]_0 [36]),
        .I2(\m_payload_i_reg[61]_0 [35]),
        .O(\axaddr_wrap_reg[3] [0]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \m_axi_awaddr[0]_INST_0 
       (.I0(\m_axi_awaddr[11]_INST_0_i_1_n_0 ),
        .I1(Q[0]),
        .I2(\m_axi_awaddr[11]_INST_0_i_2_n_0 ),
        .I3(\m_axi_awaddr[11]_INST_0_0 [0]),
        .I4(\m_payload_i_reg[61]_0 [0]),
        .I5(\axi_awaddr_reg[6] ),
        .O(m_axi_awaddr[0]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \m_axi_awaddr[10]_INST_0 
       (.I0(\m_axi_awaddr[11]_INST_0_i_1_n_0 ),
        .I1(Q[10]),
        .I2(\m_axi_awaddr[11]_INST_0_i_2_n_0 ),
        .I3(\m_axi_awaddr[11]_INST_0_0 [10]),
        .I4(\m_payload_i_reg[61]_0 [10]),
        .I5(\axi_awaddr_reg[6] ),
        .O(m_axi_awaddr[10]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \m_axi_awaddr[11]_INST_0 
       (.I0(\m_axi_awaddr[11]_INST_0_i_1_n_0 ),
        .I1(Q[11]),
        .I2(\m_axi_awaddr[11]_INST_0_i_2_n_0 ),
        .I3(\m_axi_awaddr[11]_INST_0_0 [11]),
        .I4(\m_payload_i_reg[61]_0 [11]),
        .I5(\axi_awaddr_reg[6] ),
        .O(m_axi_awaddr[11]));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \m_axi_awaddr[11]_INST_0_i_1 
       (.I0(\m_payload_i_reg[61]_0 [37]),
        .I1(sel_first_1),
        .I2(\m_payload_i_reg[61]_0 [38]),
        .O(\m_axi_awaddr[11]_INST_0_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \m_axi_awaddr[11]_INST_0_i_2 
       (.I0(\m_payload_i_reg[61]_0 [38]),
        .I1(sel_first),
        .O(\m_axi_awaddr[11]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \m_axi_awaddr[1]_INST_0 
       (.I0(\m_axi_awaddr[11]_INST_0_i_1_n_0 ),
        .I1(Q[1]),
        .I2(\m_axi_awaddr[11]_INST_0_i_2_n_0 ),
        .I3(\m_axi_awaddr[11]_INST_0_0 [1]),
        .I4(\m_payload_i_reg[61]_0 [1]),
        .I5(\axi_awaddr_reg[6] ),
        .O(m_axi_awaddr[1]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \m_axi_awaddr[2]_INST_0 
       (.I0(\m_axi_awaddr[11]_INST_0_i_1_n_0 ),
        .I1(Q[2]),
        .I2(\m_axi_awaddr[11]_INST_0_i_2_n_0 ),
        .I3(\m_axi_awaddr[11]_INST_0_0 [2]),
        .I4(\m_payload_i_reg[61]_0 [2]),
        .I5(\axi_awaddr_reg[6] ),
        .O(m_axi_awaddr[2]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \m_axi_awaddr[3]_INST_0 
       (.I0(\m_axi_awaddr[11]_INST_0_i_1_n_0 ),
        .I1(Q[3]),
        .I2(\m_axi_awaddr[11]_INST_0_i_2_n_0 ),
        .I3(\m_axi_awaddr[11]_INST_0_0 [3]),
        .I4(\m_payload_i_reg[61]_0 [3]),
        .I5(\axi_awaddr_reg[6] ),
        .O(m_axi_awaddr[3]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \m_axi_awaddr[4]_INST_0 
       (.I0(\m_axi_awaddr[11]_INST_0_i_1_n_0 ),
        .I1(Q[4]),
        .I2(\m_axi_awaddr[11]_INST_0_i_2_n_0 ),
        .I3(\m_axi_awaddr[11]_INST_0_0 [4]),
        .I4(\m_payload_i_reg[61]_0 [4]),
        .I5(\axi_awaddr_reg[6] ),
        .O(m_axi_awaddr[4]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \m_axi_awaddr[5]_INST_0 
       (.I0(\m_axi_awaddr[11]_INST_0_i_1_n_0 ),
        .I1(Q[5]),
        .I2(\m_axi_awaddr[11]_INST_0_i_2_n_0 ),
        .I3(\m_axi_awaddr[11]_INST_0_0 [5]),
        .I4(\m_payload_i_reg[61]_0 [5]),
        .I5(\axi_awaddr_reg[6] ),
        .O(m_axi_awaddr[5]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \m_axi_awaddr[6]_INST_0 
       (.I0(\m_axi_awaddr[11]_INST_0_i_1_n_0 ),
        .I1(Q[6]),
        .I2(\m_axi_awaddr[11]_INST_0_i_2_n_0 ),
        .I3(\m_axi_awaddr[11]_INST_0_0 [6]),
        .I4(\m_payload_i_reg[61]_0 [6]),
        .I5(\axi_awaddr_reg[6] ),
        .O(m_axi_awaddr[6]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \m_axi_awaddr[7]_INST_0 
       (.I0(\m_axi_awaddr[11]_INST_0_i_1_n_0 ),
        .I1(Q[7]),
        .I2(\m_axi_awaddr[11]_INST_0_i_2_n_0 ),
        .I3(\m_axi_awaddr[11]_INST_0_0 [7]),
        .I4(\m_payload_i_reg[61]_0 [7]),
        .I5(\axi_awaddr_reg[6] ),
        .O(m_axi_awaddr[7]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \m_axi_awaddr[8]_INST_0 
       (.I0(\m_axi_awaddr[11]_INST_0_i_1_n_0 ),
        .I1(Q[8]),
        .I2(\m_axi_awaddr[11]_INST_0_i_2_n_0 ),
        .I3(\m_axi_awaddr[11]_INST_0_0 [8]),
        .I4(\m_payload_i_reg[61]_0 [8]),
        .I5(\axi_awaddr_reg[6] ),
        .O(m_axi_awaddr[8]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \m_axi_awaddr[9]_INST_0 
       (.I0(\m_axi_awaddr[11]_INST_0_i_1_n_0 ),
        .I1(Q[9]),
        .I2(\m_axi_awaddr[11]_INST_0_i_2_n_0 ),
        .I3(\m_axi_awaddr[11]_INST_0_0 [9]),
        .I4(\m_payload_i_reg[61]_0 [9]),
        .I5(\axi_awaddr_reg[6] ),
        .O(m_axi_awaddr[9]));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[0]_i_1 
       (.I0(s_axi_awaddr[0]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[0] ),
        .O(skid_buffer[0]));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[10]_i_1 
       (.I0(s_axi_awaddr[10]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[10] ),
        .O(skid_buffer[10]));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[11]_i_1 
       (.I0(s_axi_awaddr[11]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[11] ),
        .O(skid_buffer[11]));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[12]_i_1 
       (.I0(s_axi_awaddr[12]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[12] ),
        .O(skid_buffer[12]));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[13]_i_1__0 
       (.I0(s_axi_awaddr[13]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[13] ),
        .O(skid_buffer[13]));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[14]_i_1 
       (.I0(s_axi_awaddr[14]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[14] ),
        .O(skid_buffer[14]));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[15]_i_1 
       (.I0(s_axi_awaddr[15]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[15] ),
        .O(skid_buffer[15]));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[16]_i_1 
       (.I0(s_axi_awaddr[16]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[16] ),
        .O(skid_buffer[16]));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[17]_i_1 
       (.I0(s_axi_awaddr[17]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[17] ),
        .O(skid_buffer[17]));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[18]_i_1 
       (.I0(s_axi_awaddr[18]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[18] ),
        .O(skid_buffer[18]));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[19]_i_1 
       (.I0(s_axi_awaddr[19]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[19] ),
        .O(skid_buffer[19]));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[1]_i_1 
       (.I0(s_axi_awaddr[1]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[1] ),
        .O(skid_buffer[1]));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[20]_i_1 
       (.I0(s_axi_awaddr[20]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[20] ),
        .O(skid_buffer[20]));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[21]_i_1 
       (.I0(s_axi_awaddr[21]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[21] ),
        .O(skid_buffer[21]));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[22]_i_1 
       (.I0(s_axi_awaddr[22]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[22] ),
        .O(skid_buffer[22]));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[23]_i_1 
       (.I0(s_axi_awaddr[23]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[23] ),
        .O(skid_buffer[23]));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[24]_i_1 
       (.I0(s_axi_awaddr[24]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[24] ),
        .O(skid_buffer[24]));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[25]_i_1 
       (.I0(s_axi_awaddr[25]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[25] ),
        .O(skid_buffer[25]));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[26]_i_1 
       (.I0(s_axi_awaddr[26]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[26] ),
        .O(skid_buffer[26]));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[27]_i_1 
       (.I0(s_axi_awaddr[27]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[27] ),
        .O(skid_buffer[27]));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[28]_i_1 
       (.I0(s_axi_awaddr[28]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[28] ),
        .O(skid_buffer[28]));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[29]_i_1 
       (.I0(s_axi_awaddr[29]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[29] ),
        .O(skid_buffer[29]));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[2]_i_1 
       (.I0(s_axi_awaddr[2]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[2] ),
        .O(skid_buffer[2]));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[30]_i_1 
       (.I0(s_axi_awaddr[30]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[30] ),
        .O(skid_buffer[30]));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[31]_i_2 
       (.I0(s_axi_awaddr[31]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[31] ),
        .O(skid_buffer[31]));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[32]_i_1 
       (.I0(s_axi_awprot[0]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[32] ),
        .O(skid_buffer[32]));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[33]_i_1 
       (.I0(s_axi_awprot[1]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[33] ),
        .O(skid_buffer[33]));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[34]_i_1 
       (.I0(s_axi_awprot[2]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[34] ),
        .O(skid_buffer[34]));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[35]_i_1 
       (.I0(s_axi_awsize[0]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[35] ),
        .O(skid_buffer[35]));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[36]_i_1 
       (.I0(s_axi_awsize[1]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[36] ),
        .O(skid_buffer[36]));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[38]_i_1 
       (.I0(s_axi_awburst[0]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[38] ),
        .O(skid_buffer[38]));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[39]_i_1 
       (.I0(s_axi_awburst[1]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[39] ),
        .O(skid_buffer[39]));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[3]_i_1 
       (.I0(s_axi_awaddr[3]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[3] ),
        .O(skid_buffer[3]));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[44]_i_1 
       (.I0(s_axi_awlen[0]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[44] ),
        .O(skid_buffer[44]));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[45]_i_1 
       (.I0(s_axi_awlen[1]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[45] ),
        .O(skid_buffer[45]));
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[46]_i_1__0 
       (.I0(s_axi_awlen[2]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[46] ),
        .O(skid_buffer[46]));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[47]_i_1 
       (.I0(s_axi_awlen[3]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[47] ),
        .O(skid_buffer[47]));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[4]_i_1 
       (.I0(s_axi_awaddr[4]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[4] ),
        .O(skid_buffer[4]));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[50]_i_1 
       (.I0(s_axi_awid[0]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[50] ),
        .O(skid_buffer[50]));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[51]_i_1 
       (.I0(s_axi_awid[1]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[51] ),
        .O(skid_buffer[51]));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[52]_i_1 
       (.I0(s_axi_awid[2]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[52] ),
        .O(skid_buffer[52]));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[53]_i_1 
       (.I0(s_axi_awid[3]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[53] ),
        .O(skid_buffer[53]));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[54]_i_1 
       (.I0(s_axi_awid[4]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[54] ),
        .O(skid_buffer[54]));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[55]_i_1 
       (.I0(s_axi_awid[5]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[55] ),
        .O(skid_buffer[55]));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[56]_i_1 
       (.I0(s_axi_awid[6]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[56] ),
        .O(skid_buffer[56]));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[57]_i_1 
       (.I0(s_axi_awid[7]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[57] ),
        .O(skid_buffer[57]));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[58]_i_1 
       (.I0(s_axi_awid[8]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[58] ),
        .O(skid_buffer[58]));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[59]_i_1 
       (.I0(s_axi_awid[9]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[59] ),
        .O(skid_buffer[59]));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[5]_i_1 
       (.I0(s_axi_awaddr[5]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[5] ),
        .O(skid_buffer[5]));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[60]_i_1 
       (.I0(s_axi_awid[10]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[60] ),
        .O(skid_buffer[60]));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[61]_i_1 
       (.I0(s_axi_awid[11]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[61] ),
        .O(skid_buffer[61]));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[6]_i_1 
       (.I0(s_axi_awaddr[6]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[6] ),
        .O(skid_buffer[6]));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[7]_i_1 
       (.I0(s_axi_awaddr[7]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[7] ),
        .O(skid_buffer[7]));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[8]_i_1 
       (.I0(s_axi_awaddr[8]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[8] ),
        .O(skid_buffer[8]));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[9]_i_1 
       (.I0(s_axi_awaddr[9]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[9] ),
        .O(skid_buffer[9]));
  FDRE \m_payload_i_reg[0] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[0]),
        .Q(\m_payload_i_reg[61]_0 [0]),
        .R(1'b0));
  FDRE \m_payload_i_reg[10] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[10]),
        .Q(\m_payload_i_reg[61]_0 [10]),
        .R(1'b0));
  FDRE \m_payload_i_reg[11] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[11]),
        .Q(\m_payload_i_reg[61]_0 [11]),
        .R(1'b0));
  FDRE \m_payload_i_reg[12] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[12]),
        .Q(\m_payload_i_reg[61]_0 [12]),
        .R(1'b0));
  FDRE \m_payload_i_reg[13] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[13]),
        .Q(\m_payload_i_reg[61]_0 [13]),
        .R(1'b0));
  FDRE \m_payload_i_reg[14] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[14]),
        .Q(\m_payload_i_reg[61]_0 [14]),
        .R(1'b0));
  FDRE \m_payload_i_reg[15] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[15]),
        .Q(\m_payload_i_reg[61]_0 [15]),
        .R(1'b0));
  FDRE \m_payload_i_reg[16] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[16]),
        .Q(\m_payload_i_reg[61]_0 [16]),
        .R(1'b0));
  FDRE \m_payload_i_reg[17] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[17]),
        .Q(\m_payload_i_reg[61]_0 [17]),
        .R(1'b0));
  FDRE \m_payload_i_reg[18] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[18]),
        .Q(\m_payload_i_reg[61]_0 [18]),
        .R(1'b0));
  FDRE \m_payload_i_reg[19] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[19]),
        .Q(\m_payload_i_reg[61]_0 [19]),
        .R(1'b0));
  FDRE \m_payload_i_reg[1] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[1]),
        .Q(\m_payload_i_reg[61]_0 [1]),
        .R(1'b0));
  FDRE \m_payload_i_reg[20] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[20]),
        .Q(\m_payload_i_reg[61]_0 [20]),
        .R(1'b0));
  FDRE \m_payload_i_reg[21] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[21]),
        .Q(\m_payload_i_reg[61]_0 [21]),
        .R(1'b0));
  FDRE \m_payload_i_reg[22] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[22]),
        .Q(\m_payload_i_reg[61]_0 [22]),
        .R(1'b0));
  FDRE \m_payload_i_reg[23] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[23]),
        .Q(\m_payload_i_reg[61]_0 [23]),
        .R(1'b0));
  FDRE \m_payload_i_reg[24] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[24]),
        .Q(\m_payload_i_reg[61]_0 [24]),
        .R(1'b0));
  FDRE \m_payload_i_reg[25] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[25]),
        .Q(\m_payload_i_reg[61]_0 [25]),
        .R(1'b0));
  FDRE \m_payload_i_reg[26] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[26]),
        .Q(\m_payload_i_reg[61]_0 [26]),
        .R(1'b0));
  FDRE \m_payload_i_reg[27] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[27]),
        .Q(\m_payload_i_reg[61]_0 [27]),
        .R(1'b0));
  FDRE \m_payload_i_reg[28] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[28]),
        .Q(\m_payload_i_reg[61]_0 [28]),
        .R(1'b0));
  FDRE \m_payload_i_reg[29] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[29]),
        .Q(\m_payload_i_reg[61]_0 [29]),
        .R(1'b0));
  FDRE \m_payload_i_reg[2] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[2]),
        .Q(\m_payload_i_reg[61]_0 [2]),
        .R(1'b0));
  FDRE \m_payload_i_reg[30] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[30]),
        .Q(\m_payload_i_reg[61]_0 [30]),
        .R(1'b0));
  FDRE \m_payload_i_reg[31] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[31]),
        .Q(\m_payload_i_reg[61]_0 [31]),
        .R(1'b0));
  FDRE \m_payload_i_reg[32] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[32]),
        .Q(\m_payload_i_reg[61]_0 [32]),
        .R(1'b0));
  FDRE \m_payload_i_reg[33] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[33]),
        .Q(\m_payload_i_reg[61]_0 [33]),
        .R(1'b0));
  FDRE \m_payload_i_reg[34] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[34]),
        .Q(\m_payload_i_reg[61]_0 [34]),
        .R(1'b0));
  FDRE \m_payload_i_reg[35] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[35]),
        .Q(\m_payload_i_reg[61]_0 [35]),
        .R(1'b0));
  FDRE \m_payload_i_reg[36] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[36]),
        .Q(\m_payload_i_reg[61]_0 [36]),
        .R(1'b0));
  FDRE \m_payload_i_reg[38] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[38]),
        .Q(\m_payload_i_reg[61]_0 [37]),
        .R(1'b0));
  FDRE \m_payload_i_reg[39] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[39]),
        .Q(\m_payload_i_reg[61]_0 [38]),
        .R(1'b0));
  FDRE \m_payload_i_reg[3] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[3]),
        .Q(\m_payload_i_reg[61]_0 [3]),
        .R(1'b0));
  FDRE \m_payload_i_reg[44] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[44]),
        .Q(\m_payload_i_reg[61]_0 [39]),
        .R(1'b0));
  FDRE \m_payload_i_reg[45] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[45]),
        .Q(\m_payload_i_reg[61]_0 [40]),
        .R(1'b0));
  FDRE \m_payload_i_reg[46] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[46]),
        .Q(\m_payload_i_reg[61]_0 [41]),
        .R(1'b0));
  FDRE \m_payload_i_reg[47] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[47]),
        .Q(\m_payload_i_reg[61]_0 [42]),
        .R(1'b0));
  FDRE \m_payload_i_reg[4] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[4]),
        .Q(\m_payload_i_reg[61]_0 [4]),
        .R(1'b0));
  FDRE \m_payload_i_reg[50] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[50]),
        .Q(\m_payload_i_reg[61]_0 [43]),
        .R(1'b0));
  FDRE \m_payload_i_reg[51] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[51]),
        .Q(\m_payload_i_reg[61]_0 [44]),
        .R(1'b0));
  FDRE \m_payload_i_reg[52] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[52]),
        .Q(\m_payload_i_reg[61]_0 [45]),
        .R(1'b0));
  FDRE \m_payload_i_reg[53] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[53]),
        .Q(\m_payload_i_reg[61]_0 [46]),
        .R(1'b0));
  FDRE \m_payload_i_reg[54] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[54]),
        .Q(\m_payload_i_reg[61]_0 [47]),
        .R(1'b0));
  FDRE \m_payload_i_reg[55] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[55]),
        .Q(\m_payload_i_reg[61]_0 [48]),
        .R(1'b0));
  FDRE \m_payload_i_reg[56] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[56]),
        .Q(\m_payload_i_reg[61]_0 [49]),
        .R(1'b0));
  FDRE \m_payload_i_reg[57] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[57]),
        .Q(\m_payload_i_reg[61]_0 [50]),
        .R(1'b0));
  FDRE \m_payload_i_reg[58] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[58]),
        .Q(\m_payload_i_reg[61]_0 [51]),
        .R(1'b0));
  FDRE \m_payload_i_reg[59] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[59]),
        .Q(\m_payload_i_reg[61]_0 [52]),
        .R(1'b0));
  FDRE \m_payload_i_reg[5] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[5]),
        .Q(\m_payload_i_reg[61]_0 [5]),
        .R(1'b0));
  FDRE \m_payload_i_reg[60] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[60]),
        .Q(\m_payload_i_reg[61]_0 [53]),
        .R(1'b0));
  FDRE \m_payload_i_reg[61] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[61]),
        .Q(\m_payload_i_reg[61]_0 [54]),
        .R(1'b0));
  FDRE \m_payload_i_reg[6] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[6]),
        .Q(\m_payload_i_reg[61]_0 [6]),
        .R(1'b0));
  FDRE \m_payload_i_reg[7] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[7]),
        .Q(\m_payload_i_reg[61]_0 [7]),
        .R(1'b0));
  FDRE \m_payload_i_reg[8] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[8]),
        .Q(\m_payload_i_reg[61]_0 [8]),
        .R(1'b0));
  FDRE \m_payload_i_reg[9] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[9]),
        .Q(\m_payload_i_reg[61]_0 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hF4FF)) 
    m_valid_i_i_1__1
       (.I0(b_push),
        .I1(m_valid_i_reg_0),
        .I2(s_axi_awvalid),
        .I3(s_ready_i_reg_0),
        .O(m_valid_i_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    m_valid_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(m_valid_i_i_1__1_n_0),
        .Q(m_valid_i_reg_0),
        .R(m_valid_i_reg_1));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    next_pending_r_i_2
       (.I0(\m_payload_i_reg[61]_0 [40]),
        .I1(\m_payload_i_reg[61]_0 [41]),
        .I2(\m_payload_i_reg[61]_0 [42]),
        .I3(\m_payload_i_reg[61]_0 [39]),
        .I4(\wrap_second_len_r_reg[3]_0 ),
        .O(\m_payload_i_reg[45]_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    s_ready_i_i_1__0
       (.I0(\aresetn_d_reg_n_0_[0] ),
        .O(\aresetn_d_reg[0]_0 ));
  LUT4 #(
    .INIT(16'hBFBB)) 
    s_ready_i_i_2
       (.I0(b_push),
        .I1(m_valid_i_reg_0),
        .I2(s_axi_awvalid),
        .I3(s_ready_i_reg_0),
        .O(s_ready_i0));
  FDRE #(
    .INIT(1'b0)) 
    s_ready_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(s_ready_i0),
        .Q(s_ready_i_reg_0),
        .R(\aresetn_d_reg[0]_0 ));
  FDRE \skid_buffer_reg[0] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_awaddr[0]),
        .Q(\skid_buffer_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[10] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_awaddr[10]),
        .Q(\skid_buffer_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[11] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_awaddr[11]),
        .Q(\skid_buffer_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[12] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_awaddr[12]),
        .Q(\skid_buffer_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[13] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_awaddr[13]),
        .Q(\skid_buffer_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[14] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_awaddr[14]),
        .Q(\skid_buffer_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[15] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_awaddr[15]),
        .Q(\skid_buffer_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[16] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_awaddr[16]),
        .Q(\skid_buffer_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[17] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_awaddr[17]),
        .Q(\skid_buffer_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[18] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_awaddr[18]),
        .Q(\skid_buffer_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[19] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_awaddr[19]),
        .Q(\skid_buffer_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[1] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_awaddr[1]),
        .Q(\skid_buffer_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[20] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_awaddr[20]),
        .Q(\skid_buffer_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[21] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_awaddr[21]),
        .Q(\skid_buffer_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[22] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_awaddr[22]),
        .Q(\skid_buffer_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[23] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_awaddr[23]),
        .Q(\skid_buffer_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[24] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_awaddr[24]),
        .Q(\skid_buffer_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[25] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_awaddr[25]),
        .Q(\skid_buffer_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[26] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_awaddr[26]),
        .Q(\skid_buffer_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[27] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_awaddr[27]),
        .Q(\skid_buffer_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[28] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_awaddr[28]),
        .Q(\skid_buffer_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[29] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_awaddr[29]),
        .Q(\skid_buffer_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[2] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_awaddr[2]),
        .Q(\skid_buffer_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[30] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_awaddr[30]),
        .Q(\skid_buffer_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[31] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_awaddr[31]),
        .Q(\skid_buffer_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[32] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_awprot[0]),
        .Q(\skid_buffer_reg_n_0_[32] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[33] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_awprot[1]),
        .Q(\skid_buffer_reg_n_0_[33] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[34] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_awprot[2]),
        .Q(\skid_buffer_reg_n_0_[34] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[35] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_awsize[0]),
        .Q(\skid_buffer_reg_n_0_[35] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[36] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_awsize[1]),
        .Q(\skid_buffer_reg_n_0_[36] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[38] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_awburst[0]),
        .Q(\skid_buffer_reg_n_0_[38] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[39] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_awburst[1]),
        .Q(\skid_buffer_reg_n_0_[39] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[3] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_awaddr[3]),
        .Q(\skid_buffer_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[44] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_awlen[0]),
        .Q(\skid_buffer_reg_n_0_[44] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[45] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_awlen[1]),
        .Q(\skid_buffer_reg_n_0_[45] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[46] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_awlen[2]),
        .Q(\skid_buffer_reg_n_0_[46] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[47] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_awlen[3]),
        .Q(\skid_buffer_reg_n_0_[47] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[4] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_awaddr[4]),
        .Q(\skid_buffer_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[50] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_awid[0]),
        .Q(\skid_buffer_reg_n_0_[50] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[51] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_awid[1]),
        .Q(\skid_buffer_reg_n_0_[51] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[52] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_awid[2]),
        .Q(\skid_buffer_reg_n_0_[52] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[53] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_awid[3]),
        .Q(\skid_buffer_reg_n_0_[53] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[54] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_awid[4]),
        .Q(\skid_buffer_reg_n_0_[54] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[55] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_awid[5]),
        .Q(\skid_buffer_reg_n_0_[55] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[56] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_awid[6]),
        .Q(\skid_buffer_reg_n_0_[56] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[57] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_awid[7]),
        .Q(\skid_buffer_reg_n_0_[57] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[58] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_awid[8]),
        .Q(\skid_buffer_reg_n_0_[58] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[59] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_awid[9]),
        .Q(\skid_buffer_reg_n_0_[59] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[5] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_awaddr[5]),
        .Q(\skid_buffer_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[60] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_awid[10]),
        .Q(\skid_buffer_reg_n_0_[60] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[61] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_awid[11]),
        .Q(\skid_buffer_reg_n_0_[61] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[6] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_awaddr[6]),
        .Q(\skid_buffer_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[7] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_awaddr[7]),
        .Q(\skid_buffer_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[8] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_awaddr[8]),
        .Q(\skid_buffer_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[9] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(s_axi_awaddr[9]),
        .Q(\skid_buffer_reg_n_0_[9] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hEF00)) 
    \wrap_boundary_axaddr_r[0]_i_1 
       (.I0(\m_payload_i_reg[61]_0 [35]),
        .I1(\m_payload_i_reg[61]_0 [36]),
        .I2(\m_payload_i_reg[61]_0 [39]),
        .I3(\m_payload_i_reg[61]_0 [0]),
        .O(\m_payload_i_reg[35]_0 [0]));
  LUT5 #(
    .INIT(32'hC0D0F0D0)) 
    \wrap_boundary_axaddr_r[1]_i_1 
       (.I0(\m_payload_i_reg[61]_0 [40]),
        .I1(\m_payload_i_reg[61]_0 [36]),
        .I2(\m_payload_i_reg[61]_0 [1]),
        .I3(\m_payload_i_reg[61]_0 [35]),
        .I4(\m_payload_i_reg[61]_0 [39]),
        .O(\m_payload_i_reg[35]_0 [1]));
  LUT6 #(
    .INIT(64'hF0005030F0F05030)) 
    \wrap_boundary_axaddr_r[2]_i_1 
       (.I0(\m_payload_i_reg[61]_0 [39]),
        .I1(\m_payload_i_reg[61]_0 [41]),
        .I2(\m_payload_i_reg[61]_0 [2]),
        .I3(\m_payload_i_reg[61]_0 [36]),
        .I4(\m_payload_i_reg[61]_0 [35]),
        .I5(\m_payload_i_reg[61]_0 [40]),
        .O(\m_payload_i_reg[35]_0 [2]));
  LUT6 #(
    .INIT(64'hFFFFFFFF0400C400)) 
    \wrap_boundary_axaddr_r[3]_i_1 
       (.I0(\m_payload_i_reg[61]_0 [41]),
        .I1(\m_payload_i_reg[61]_0 [3]),
        .I2(\m_payload_i_reg[61]_0 [36]),
        .I3(\m_payload_i_reg[61]_0 [35]),
        .I4(\m_payload_i_reg[61]_0 [39]),
        .I5(\wrap_boundary_axaddr_r[3]_i_2_n_0 ),
        .O(\m_payload_i_reg[35]_0 [3]));
  LUT5 #(
    .INIT(32'h10001300)) 
    \wrap_boundary_axaddr_r[3]_i_2 
       (.I0(\m_payload_i_reg[61]_0 [40]),
        .I1(\m_payload_i_reg[61]_0 [35]),
        .I2(\m_payload_i_reg[61]_0 [36]),
        .I3(\m_payload_i_reg[61]_0 [3]),
        .I4(\m_payload_i_reg[61]_0 [42]),
        .O(\wrap_boundary_axaddr_r[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h300050F030F050F0)) 
    \wrap_boundary_axaddr_r[4]_i_1 
       (.I0(\m_payload_i_reg[61]_0 [41]),
        .I1(\m_payload_i_reg[61]_0 [40]),
        .I2(\m_payload_i_reg[61]_0 [4]),
        .I3(\m_payload_i_reg[61]_0 [36]),
        .I4(\m_payload_i_reg[61]_0 [35]),
        .I5(\m_payload_i_reg[61]_0 [42]),
        .O(\m_payload_i_reg[35]_0 [4]));
  LUT5 #(
    .INIT(32'h3070F070)) 
    \wrap_boundary_axaddr_r[5]_i_1 
       (.I0(\m_payload_i_reg[61]_0 [42]),
        .I1(\m_payload_i_reg[61]_0 [36]),
        .I2(\m_payload_i_reg[61]_0 [5]),
        .I3(\m_payload_i_reg[61]_0 [35]),
        .I4(\m_payload_i_reg[61]_0 [41]),
        .O(\m_payload_i_reg[35]_0 [5]));
  LUT4 #(
    .INIT(16'h7F00)) 
    \wrap_boundary_axaddr_r[6]_i_1 
       (.I0(\m_payload_i_reg[61]_0 [35]),
        .I1(\m_payload_i_reg[61]_0 [36]),
        .I2(\m_payload_i_reg[61]_0 [42]),
        .I3(\m_payload_i_reg[61]_0 [6]),
        .O(\m_payload_i_reg[35]_0 [6]));
  LUT6 #(
    .INIT(64'hF7FF57FF0800A800)) 
    \wrap_cnt_r[2]_i_1 
       (.I0(\wrap_second_len_r_reg[3] [1]),
        .I1(\wrap_second_len_r_reg[3]_1 [0]),
        .I2(\wrap_second_len_r_reg[3]_0 ),
        .I3(\state_reg[1] ),
        .I4(\m_payload_i_reg[44]_0 ),
        .I5(\wrap_second_len_r_reg[3] [2]),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \wrap_cnt_r[2]_i_2 
       (.I0(\state_reg[1]_0 ),
        .I1(\state_reg[1]_1 ),
        .I2(\m_payload_i_reg[44]_0 ),
        .I3(\m_payload_i_reg[47]_0 ),
        .O(\state_reg[1] ));
  LUT4 #(
    .INIT(16'hDF20)) 
    \wrap_cnt_r[3]_i_1 
       (.I0(\wrap_second_len_r_reg[3] [2]),
        .I1(\wrap_cnt_r[3]_i_2_n_0 ),
        .I2(\wrap_second_len_r_reg[3] [1]),
        .I3(\wrap_second_len_r_reg[3] [3]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hDDDDDDDD1111111F)) 
    \wrap_cnt_r[3]_i_2 
       (.I0(\wrap_second_len_r_reg[3]_1 [0]),
        .I1(\wrap_second_len_r_reg[3]_0 ),
        .I2(\state_reg[1]_0 ),
        .I3(\state_reg[1]_1 ),
        .I4(\m_payload_i_reg[47]_0 ),
        .I5(\m_payload_i_reg[44]_0 ),
        .O(\wrap_cnt_r[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h5554FFFF55540000)) 
    \wrap_second_len_r[0]_i_1 
       (.I0(\m_payload_i_reg[44]_0 ),
        .I1(\m_payload_i_reg[47]_0 ),
        .I2(\state_reg[1]_1 ),
        .I3(\state_reg[1]_0 ),
        .I4(\wrap_second_len_r_reg[3]_0 ),
        .I5(\wrap_second_len_r_reg[3]_1 [0]),
        .O(\wrap_second_len_r_reg[3] [0]));
  LUT6 #(
    .INIT(64'hF0F00F0CAAAAAAAA)) 
    \wrap_second_len_r[1]_i_1 
       (.I0(\wrap_second_len_r_reg[3]_1 [1]),
        .I1(\m_payload_i_reg[47]_0 ),
        .I2(\m_payload_i_reg[44]_0 ),
        .I3(\state_reg[1]_1 ),
        .I4(\state_reg[1]_0 ),
        .I5(\wrap_second_len_r_reg[3]_0 ),
        .O(\wrap_second_len_r_reg[3] [1]));
  LUT6 #(
    .INIT(64'hFF00F00CAAAAAAAA)) 
    \wrap_second_len_r[2]_i_1 
       (.I0(\wrap_second_len_r_reg[3]_1 [2]),
        .I1(\m_payload_i_reg[47]_0 ),
        .I2(\m_payload_i_reg[44]_0 ),
        .I3(\state_reg[1]_1 ),
        .I4(\state_reg[1]_0 ),
        .I5(\wrap_second_len_r_reg[3]_0 ),
        .O(\wrap_second_len_r_reg[3] [2]));
  LUT6 #(
    .INIT(64'hFFFCAAAA0000AAAA)) 
    \wrap_second_len_r[3]_i_1 
       (.I0(\wrap_second_len_r_reg[3]_1 [3]),
        .I1(\state_reg[1]_0 ),
        .I2(\m_payload_i_reg[44]_0 ),
        .I3(\state_reg[1]_1 ),
        .I4(\wrap_second_len_r_reg[3]_0 ),
        .I5(\m_payload_i_reg[47]_0 ),
        .O(\wrap_second_len_r_reg[3] [3]));
endmodule

(* ORIG_REF_NAME = "axi_register_slice_v2_1_19_axic_register_slice" *) 
module design_1_axi_register_slice_v2_1_19_axic_register_slice__parameterized1
   (m_valid_i_reg_0,
    s_ready_i_reg_0,
    shandshake,
    \m_payload_i_reg[13]_0 ,
    m_valid_i_reg_1,
    aclk,
    s_ready_i_reg_1,
    s_axi_bready,
    si_rs_bvalid,
    out,
    \skid_buffer_reg[1]_0 );
  output m_valid_i_reg_0;
  output s_ready_i_reg_0;
  output shandshake;
  output [13:0]\m_payload_i_reg[13]_0 ;
  input m_valid_i_reg_1;
  input aclk;
  input s_ready_i_reg_1;
  input s_axi_bready;
  input si_rs_bvalid;
  input [11:0]out;
  input [1:0]\skid_buffer_reg[1]_0 ;

  wire aclk;
  wire \m_payload_i[0]_i_1__1_n_0 ;
  wire \m_payload_i[10]_i_1__1_n_0 ;
  wire \m_payload_i[11]_i_1__1_n_0 ;
  wire \m_payload_i[12]_i_1__1_n_0 ;
  wire \m_payload_i[13]_i_2_n_0 ;
  wire \m_payload_i[1]_i_1__1_n_0 ;
  wire \m_payload_i[2]_i_1__1_n_0 ;
  wire \m_payload_i[3]_i_1__1_n_0 ;
  wire \m_payload_i[4]_i_1__1_n_0 ;
  wire \m_payload_i[5]_i_1__1_n_0 ;
  wire \m_payload_i[6]_i_1__1_n_0 ;
  wire \m_payload_i[7]_i_1__1_n_0 ;
  wire \m_payload_i[8]_i_1__1_n_0 ;
  wire \m_payload_i[9]_i_1__1_n_0 ;
  wire [13:0]\m_payload_i_reg[13]_0 ;
  wire m_valid_i0;
  wire m_valid_i_reg_0;
  wire m_valid_i_reg_1;
  wire [11:0]out;
  wire p_1_in;
  wire s_axi_bready;
  wire s_ready_i_i_1__1_n_0;
  wire s_ready_i_reg_0;
  wire s_ready_i_reg_1;
  wire shandshake;
  wire si_rs_bvalid;
  wire [1:0]\skid_buffer_reg[1]_0 ;
  wire \skid_buffer_reg_n_0_[0] ;
  wire \skid_buffer_reg_n_0_[10] ;
  wire \skid_buffer_reg_n_0_[11] ;
  wire \skid_buffer_reg_n_0_[12] ;
  wire \skid_buffer_reg_n_0_[13] ;
  wire \skid_buffer_reg_n_0_[1] ;
  wire \skid_buffer_reg_n_0_[2] ;
  wire \skid_buffer_reg_n_0_[3] ;
  wire \skid_buffer_reg_n_0_[4] ;
  wire \skid_buffer_reg_n_0_[5] ;
  wire \skid_buffer_reg_n_0_[6] ;
  wire \skid_buffer_reg_n_0_[7] ;
  wire \skid_buffer_reg_n_0_[8] ;
  wire \skid_buffer_reg_n_0_[9] ;

  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[0]_i_1__1 
       (.I0(\skid_buffer_reg[1]_0 [0]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[0] ),
        .O(\m_payload_i[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[10]_i_1__1 
       (.I0(out[8]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[10] ),
        .O(\m_payload_i[10]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[11]_i_1__1 
       (.I0(out[9]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[11] ),
        .O(\m_payload_i[11]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[12]_i_1__1 
       (.I0(out[10]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[12] ),
        .O(\m_payload_i[12]_i_1__1_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \m_payload_i[13]_i_1 
       (.I0(s_axi_bready),
        .I1(m_valid_i_reg_0),
        .O(p_1_in));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[13]_i_2 
       (.I0(out[11]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[13] ),
        .O(\m_payload_i[13]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[1]_i_1__1 
       (.I0(\skid_buffer_reg[1]_0 [1]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[1] ),
        .O(\m_payload_i[1]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[2]_i_1__1 
       (.I0(out[0]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[2] ),
        .O(\m_payload_i[2]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[3]_i_1__1 
       (.I0(out[1]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[3] ),
        .O(\m_payload_i[3]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[4]_i_1__1 
       (.I0(out[2]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[4] ),
        .O(\m_payload_i[4]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[5]_i_1__1 
       (.I0(out[3]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[5] ),
        .O(\m_payload_i[5]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[6]_i_1__1 
       (.I0(out[4]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[6] ),
        .O(\m_payload_i[6]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[7]_i_1__1 
       (.I0(out[5]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[7] ),
        .O(\m_payload_i[7]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[8]_i_1__1 
       (.I0(out[6]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[8] ),
        .O(\m_payload_i[8]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[9]_i_1__1 
       (.I0(out[7]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[9] ),
        .O(\m_payload_i[9]_i_1__1_n_0 ));
  FDRE \m_payload_i_reg[0] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[0]_i_1__1_n_0 ),
        .Q(\m_payload_i_reg[13]_0 [0]),
        .R(1'b0));
  FDRE \m_payload_i_reg[10] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[10]_i_1__1_n_0 ),
        .Q(\m_payload_i_reg[13]_0 [10]),
        .R(1'b0));
  FDRE \m_payload_i_reg[11] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[11]_i_1__1_n_0 ),
        .Q(\m_payload_i_reg[13]_0 [11]),
        .R(1'b0));
  FDRE \m_payload_i_reg[12] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[12]_i_1__1_n_0 ),
        .Q(\m_payload_i_reg[13]_0 [12]),
        .R(1'b0));
  FDRE \m_payload_i_reg[13] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[13]_i_2_n_0 ),
        .Q(\m_payload_i_reg[13]_0 [13]),
        .R(1'b0));
  FDRE \m_payload_i_reg[1] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[1]_i_1__1_n_0 ),
        .Q(\m_payload_i_reg[13]_0 [1]),
        .R(1'b0));
  FDRE \m_payload_i_reg[2] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[2]_i_1__1_n_0 ),
        .Q(\m_payload_i_reg[13]_0 [2]),
        .R(1'b0));
  FDRE \m_payload_i_reg[3] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[3]_i_1__1_n_0 ),
        .Q(\m_payload_i_reg[13]_0 [3]),
        .R(1'b0));
  FDRE \m_payload_i_reg[4] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[4]_i_1__1_n_0 ),
        .Q(\m_payload_i_reg[13]_0 [4]),
        .R(1'b0));
  FDRE \m_payload_i_reg[5] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[5]_i_1__1_n_0 ),
        .Q(\m_payload_i_reg[13]_0 [5]),
        .R(1'b0));
  FDRE \m_payload_i_reg[6] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[6]_i_1__1_n_0 ),
        .Q(\m_payload_i_reg[13]_0 [6]),
        .R(1'b0));
  FDRE \m_payload_i_reg[7] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[7]_i_1__1_n_0 ),
        .Q(\m_payload_i_reg[13]_0 [7]),
        .R(1'b0));
  FDRE \m_payload_i_reg[8] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[8]_i_1__1_n_0 ),
        .Q(\m_payload_i_reg[13]_0 [8]),
        .R(1'b0));
  FDRE \m_payload_i_reg[9] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[9]_i_1__1_n_0 ),
        .Q(\m_payload_i_reg[13]_0 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hDDFD)) 
    m_valid_i_i_1__0
       (.I0(s_ready_i_reg_0),
        .I1(si_rs_bvalid),
        .I2(m_valid_i_reg_0),
        .I3(s_axi_bready),
        .O(m_valid_i0));
  FDRE #(
    .INIT(1'b0)) 
    m_valid_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(m_valid_i0),
        .Q(m_valid_i_reg_0),
        .R(m_valid_i_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT4 #(
    .INIT(16'hDDFD)) 
    s_ready_i_i_1__1
       (.I0(m_valid_i_reg_0),
        .I1(s_axi_bready),
        .I2(s_ready_i_reg_0),
        .I3(si_rs_bvalid),
        .O(s_ready_i_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    s_ready_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(s_ready_i_i_1__1_n_0),
        .Q(s_ready_i_reg_0),
        .R(s_ready_i_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT2 #(
    .INIT(4'h8)) 
    shandshake_r_i_1
       (.I0(s_ready_i_reg_0),
        .I1(si_rs_bvalid),
        .O(shandshake));
  FDRE \skid_buffer_reg[0] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(\skid_buffer_reg[1]_0 [0]),
        .Q(\skid_buffer_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[10] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(out[8]),
        .Q(\skid_buffer_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[11] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(out[9]),
        .Q(\skid_buffer_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[12] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(out[10]),
        .Q(\skid_buffer_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[13] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(out[11]),
        .Q(\skid_buffer_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[1] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(\skid_buffer_reg[1]_0 [1]),
        .Q(\skid_buffer_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[2] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(out[0]),
        .Q(\skid_buffer_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[3] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(out[1]),
        .Q(\skid_buffer_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[4] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(out[2]),
        .Q(\skid_buffer_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[5] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(out[3]),
        .Q(\skid_buffer_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[6] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(out[4]),
        .Q(\skid_buffer_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[7] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(out[5]),
        .Q(\skid_buffer_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[8] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(out[6]),
        .Q(\skid_buffer_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[9] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(out[7]),
        .Q(\skid_buffer_reg_n_0_[9] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_register_slice_v2_1_19_axic_register_slice" *) 
module design_1_axi_register_slice_v2_1_19_axic_register_slice__parameterized2
   (m_valid_i_reg_0,
    s_ready_i_reg_0,
    \m_payload_i_reg[46]_0 ,
    m_valid_i_reg_1,
    aclk,
    s_ready_i_reg_1,
    m_valid_i_reg_2,
    s_axi_rready,
    \skid_buffer_reg[46]_0 ,
    \skid_buffer_reg[33]_0 );
  output m_valid_i_reg_0;
  output s_ready_i_reg_0;
  output [46:0]\m_payload_i_reg[46]_0 ;
  input m_valid_i_reg_1;
  input aclk;
  input s_ready_i_reg_1;
  input m_valid_i_reg_2;
  input s_axi_rready;
  input [12:0]\skid_buffer_reg[46]_0 ;
  input [33:0]\skid_buffer_reg[33]_0 ;

  wire aclk;
  wire \m_payload_i[0]_i_1__2_n_0 ;
  wire \m_payload_i[10]_i_1__2_n_0 ;
  wire \m_payload_i[11]_i_1__2_n_0 ;
  wire \m_payload_i[12]_i_1__2_n_0 ;
  wire \m_payload_i[13]_i_1__2_n_0 ;
  wire \m_payload_i[14]_i_1__1_n_0 ;
  wire \m_payload_i[15]_i_1__1_n_0 ;
  wire \m_payload_i[16]_i_1__1_n_0 ;
  wire \m_payload_i[17]_i_1__1_n_0 ;
  wire \m_payload_i[18]_i_1__1_n_0 ;
  wire \m_payload_i[19]_i_1__1_n_0 ;
  wire \m_payload_i[1]_i_1__2_n_0 ;
  wire \m_payload_i[20]_i_1__1_n_0 ;
  wire \m_payload_i[21]_i_1__1_n_0 ;
  wire \m_payload_i[22]_i_1__1_n_0 ;
  wire \m_payload_i[23]_i_1__1_n_0 ;
  wire \m_payload_i[24]_i_1__1_n_0 ;
  wire \m_payload_i[25]_i_1__1_n_0 ;
  wire \m_payload_i[26]_i_1__1_n_0 ;
  wire \m_payload_i[27]_i_1__1_n_0 ;
  wire \m_payload_i[28]_i_1__1_n_0 ;
  wire \m_payload_i[29]_i_1__1_n_0 ;
  wire \m_payload_i[2]_i_1__2_n_0 ;
  wire \m_payload_i[30]_i_1__1_n_0 ;
  wire \m_payload_i[31]_i_1__0_n_0 ;
  wire \m_payload_i[32]_i_1__1_n_0 ;
  wire \m_payload_i[33]_i_1__1_n_0 ;
  wire \m_payload_i[34]_i_1__1_n_0 ;
  wire \m_payload_i[35]_i_1__1_n_0 ;
  wire \m_payload_i[36]_i_1__1_n_0 ;
  wire \m_payload_i[37]_i_1_n_0 ;
  wire \m_payload_i[38]_i_1__1_n_0 ;
  wire \m_payload_i[39]_i_1__1_n_0 ;
  wire \m_payload_i[3]_i_1__2_n_0 ;
  wire \m_payload_i[40]_i_1_n_0 ;
  wire \m_payload_i[41]_i_1_n_0 ;
  wire \m_payload_i[42]_i_1_n_0 ;
  wire \m_payload_i[43]_i_1_n_0 ;
  wire \m_payload_i[44]_i_1__1_n_0 ;
  wire \m_payload_i[45]_i_1__1_n_0 ;
  wire \m_payload_i[46]_i_2_n_0 ;
  wire \m_payload_i[4]_i_1__2_n_0 ;
  wire \m_payload_i[5]_i_1__2_n_0 ;
  wire \m_payload_i[6]_i_1__2_n_0 ;
  wire \m_payload_i[7]_i_1__2_n_0 ;
  wire \m_payload_i[8]_i_1__2_n_0 ;
  wire \m_payload_i[9]_i_1__2_n_0 ;
  wire [46:0]\m_payload_i_reg[46]_0 ;
  wire m_valid_i0;
  wire m_valid_i_reg_0;
  wire m_valid_i_reg_1;
  wire m_valid_i_reg_2;
  wire p_1_in;
  wire s_axi_rready;
  wire s_ready_i0;
  wire s_ready_i_reg_0;
  wire s_ready_i_reg_1;
  wire [33:0]\skid_buffer_reg[33]_0 ;
  wire [12:0]\skid_buffer_reg[46]_0 ;
  wire \skid_buffer_reg_n_0_[0] ;
  wire \skid_buffer_reg_n_0_[10] ;
  wire \skid_buffer_reg_n_0_[11] ;
  wire \skid_buffer_reg_n_0_[12] ;
  wire \skid_buffer_reg_n_0_[13] ;
  wire \skid_buffer_reg_n_0_[14] ;
  wire \skid_buffer_reg_n_0_[15] ;
  wire \skid_buffer_reg_n_0_[16] ;
  wire \skid_buffer_reg_n_0_[17] ;
  wire \skid_buffer_reg_n_0_[18] ;
  wire \skid_buffer_reg_n_0_[19] ;
  wire \skid_buffer_reg_n_0_[1] ;
  wire \skid_buffer_reg_n_0_[20] ;
  wire \skid_buffer_reg_n_0_[21] ;
  wire \skid_buffer_reg_n_0_[22] ;
  wire \skid_buffer_reg_n_0_[23] ;
  wire \skid_buffer_reg_n_0_[24] ;
  wire \skid_buffer_reg_n_0_[25] ;
  wire \skid_buffer_reg_n_0_[26] ;
  wire \skid_buffer_reg_n_0_[27] ;
  wire \skid_buffer_reg_n_0_[28] ;
  wire \skid_buffer_reg_n_0_[29] ;
  wire \skid_buffer_reg_n_0_[2] ;
  wire \skid_buffer_reg_n_0_[30] ;
  wire \skid_buffer_reg_n_0_[31] ;
  wire \skid_buffer_reg_n_0_[32] ;
  wire \skid_buffer_reg_n_0_[33] ;
  wire \skid_buffer_reg_n_0_[34] ;
  wire \skid_buffer_reg_n_0_[35] ;
  wire \skid_buffer_reg_n_0_[36] ;
  wire \skid_buffer_reg_n_0_[37] ;
  wire \skid_buffer_reg_n_0_[38] ;
  wire \skid_buffer_reg_n_0_[39] ;
  wire \skid_buffer_reg_n_0_[3] ;
  wire \skid_buffer_reg_n_0_[40] ;
  wire \skid_buffer_reg_n_0_[41] ;
  wire \skid_buffer_reg_n_0_[42] ;
  wire \skid_buffer_reg_n_0_[43] ;
  wire \skid_buffer_reg_n_0_[44] ;
  wire \skid_buffer_reg_n_0_[45] ;
  wire \skid_buffer_reg_n_0_[46] ;
  wire \skid_buffer_reg_n_0_[4] ;
  wire \skid_buffer_reg_n_0_[5] ;
  wire \skid_buffer_reg_n_0_[6] ;
  wire \skid_buffer_reg_n_0_[7] ;
  wire \skid_buffer_reg_n_0_[8] ;
  wire \skid_buffer_reg_n_0_[9] ;

  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[0]_i_1__2 
       (.I0(\skid_buffer_reg[33]_0 [0]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[0] ),
        .O(\m_payload_i[0]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[10]_i_1__2 
       (.I0(\skid_buffer_reg[33]_0 [10]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[10] ),
        .O(\m_payload_i[10]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[11]_i_1__2 
       (.I0(\skid_buffer_reg[33]_0 [11]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[11] ),
        .O(\m_payload_i[11]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[12]_i_1__2 
       (.I0(\skid_buffer_reg[33]_0 [12]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[12] ),
        .O(\m_payload_i[12]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[13]_i_1__2 
       (.I0(\skid_buffer_reg[33]_0 [13]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[13] ),
        .O(\m_payload_i[13]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[14]_i_1__1 
       (.I0(\skid_buffer_reg[33]_0 [14]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[14] ),
        .O(\m_payload_i[14]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[15]_i_1__1 
       (.I0(\skid_buffer_reg[33]_0 [15]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[15] ),
        .O(\m_payload_i[15]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[16]_i_1__1 
       (.I0(\skid_buffer_reg[33]_0 [16]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[16] ),
        .O(\m_payload_i[16]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[17]_i_1__1 
       (.I0(\skid_buffer_reg[33]_0 [17]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[17] ),
        .O(\m_payload_i[17]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[18]_i_1__1 
       (.I0(\skid_buffer_reg[33]_0 [18]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[18] ),
        .O(\m_payload_i[18]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[19]_i_1__1 
       (.I0(\skid_buffer_reg[33]_0 [19]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[19] ),
        .O(\m_payload_i[19]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[1]_i_1__2 
       (.I0(\skid_buffer_reg[33]_0 [1]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[1] ),
        .O(\m_payload_i[1]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[20]_i_1__1 
       (.I0(\skid_buffer_reg[33]_0 [20]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[20] ),
        .O(\m_payload_i[20]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[21]_i_1__1 
       (.I0(\skid_buffer_reg[33]_0 [21]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[21] ),
        .O(\m_payload_i[21]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[22]_i_1__1 
       (.I0(\skid_buffer_reg[33]_0 [22]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[22] ),
        .O(\m_payload_i[22]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[23]_i_1__1 
       (.I0(\skid_buffer_reg[33]_0 [23]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[23] ),
        .O(\m_payload_i[23]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[24]_i_1__1 
       (.I0(\skid_buffer_reg[33]_0 [24]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[24] ),
        .O(\m_payload_i[24]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[25]_i_1__1 
       (.I0(\skid_buffer_reg[33]_0 [25]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[25] ),
        .O(\m_payload_i[25]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[26]_i_1__1 
       (.I0(\skid_buffer_reg[33]_0 [26]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[26] ),
        .O(\m_payload_i[26]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[27]_i_1__1 
       (.I0(\skid_buffer_reg[33]_0 [27]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[27] ),
        .O(\m_payload_i[27]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[28]_i_1__1 
       (.I0(\skid_buffer_reg[33]_0 [28]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[28] ),
        .O(\m_payload_i[28]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[29]_i_1__1 
       (.I0(\skid_buffer_reg[33]_0 [29]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[29] ),
        .O(\m_payload_i[29]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[2]_i_1__2 
       (.I0(\skid_buffer_reg[33]_0 [2]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[2] ),
        .O(\m_payload_i[2]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[30]_i_1__1 
       (.I0(\skid_buffer_reg[33]_0 [30]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[30] ),
        .O(\m_payload_i[30]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[31]_i_1__0 
       (.I0(\skid_buffer_reg[33]_0 [31]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[31] ),
        .O(\m_payload_i[31]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[32]_i_1__1 
       (.I0(\skid_buffer_reg[33]_0 [32]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[32] ),
        .O(\m_payload_i[32]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[33]_i_1__1 
       (.I0(\skid_buffer_reg[33]_0 [33]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[33] ),
        .O(\m_payload_i[33]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[34]_i_1__1 
       (.I0(\skid_buffer_reg[46]_0 [0]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[34] ),
        .O(\m_payload_i[34]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[35]_i_1__1 
       (.I0(\skid_buffer_reg[46]_0 [1]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[35] ),
        .O(\m_payload_i[35]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[36]_i_1__1 
       (.I0(\skid_buffer_reg[46]_0 [2]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[36] ),
        .O(\m_payload_i[36]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[37]_i_1 
       (.I0(\skid_buffer_reg[46]_0 [3]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[37] ),
        .O(\m_payload_i[37]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[38]_i_1__1 
       (.I0(\skid_buffer_reg[46]_0 [4]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[38] ),
        .O(\m_payload_i[38]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[39]_i_1__1 
       (.I0(\skid_buffer_reg[46]_0 [5]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[39] ),
        .O(\m_payload_i[39]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[3]_i_1__2 
       (.I0(\skid_buffer_reg[33]_0 [3]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[3] ),
        .O(\m_payload_i[3]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[40]_i_1 
       (.I0(\skid_buffer_reg[46]_0 [6]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[40] ),
        .O(\m_payload_i[40]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[41]_i_1 
       (.I0(\skid_buffer_reg[46]_0 [7]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[41] ),
        .O(\m_payload_i[41]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[42]_i_1 
       (.I0(\skid_buffer_reg[46]_0 [8]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[42] ),
        .O(\m_payload_i[42]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[43]_i_1 
       (.I0(\skid_buffer_reg[46]_0 [9]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[43] ),
        .O(\m_payload_i[43]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[44]_i_1__1 
       (.I0(\skid_buffer_reg[46]_0 [10]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[44] ),
        .O(\m_payload_i[44]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[45]_i_1__1 
       (.I0(\skid_buffer_reg[46]_0 [11]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[45] ),
        .O(\m_payload_i[45]_i_1__1_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \m_payload_i[46]_i_1 
       (.I0(s_axi_rready),
        .I1(m_valid_i_reg_0),
        .O(p_1_in));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[46]_i_2 
       (.I0(\skid_buffer_reg[46]_0 [12]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[46] ),
        .O(\m_payload_i[46]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[4]_i_1__2 
       (.I0(\skid_buffer_reg[33]_0 [4]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[4] ),
        .O(\m_payload_i[4]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[5]_i_1__2 
       (.I0(\skid_buffer_reg[33]_0 [5]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[5] ),
        .O(\m_payload_i[5]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[6]_i_1__2 
       (.I0(\skid_buffer_reg[33]_0 [6]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[6] ),
        .O(\m_payload_i[6]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[7]_i_1__2 
       (.I0(\skid_buffer_reg[33]_0 [7]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[7] ),
        .O(\m_payload_i[7]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[8]_i_1__2 
       (.I0(\skid_buffer_reg[33]_0 [8]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[8] ),
        .O(\m_payload_i[8]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[9]_i_1__2 
       (.I0(\skid_buffer_reg[33]_0 [9]),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg_n_0_[9] ),
        .O(\m_payload_i[9]_i_1__2_n_0 ));
  FDRE \m_payload_i_reg[0] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[0]_i_1__2_n_0 ),
        .Q(\m_payload_i_reg[46]_0 [0]),
        .R(1'b0));
  FDRE \m_payload_i_reg[10] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[10]_i_1__2_n_0 ),
        .Q(\m_payload_i_reg[46]_0 [10]),
        .R(1'b0));
  FDRE \m_payload_i_reg[11] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[11]_i_1__2_n_0 ),
        .Q(\m_payload_i_reg[46]_0 [11]),
        .R(1'b0));
  FDRE \m_payload_i_reg[12] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[12]_i_1__2_n_0 ),
        .Q(\m_payload_i_reg[46]_0 [12]),
        .R(1'b0));
  FDRE \m_payload_i_reg[13] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[13]_i_1__2_n_0 ),
        .Q(\m_payload_i_reg[46]_0 [13]),
        .R(1'b0));
  FDRE \m_payload_i_reg[14] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[14]_i_1__1_n_0 ),
        .Q(\m_payload_i_reg[46]_0 [14]),
        .R(1'b0));
  FDRE \m_payload_i_reg[15] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[15]_i_1__1_n_0 ),
        .Q(\m_payload_i_reg[46]_0 [15]),
        .R(1'b0));
  FDRE \m_payload_i_reg[16] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[16]_i_1__1_n_0 ),
        .Q(\m_payload_i_reg[46]_0 [16]),
        .R(1'b0));
  FDRE \m_payload_i_reg[17] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[17]_i_1__1_n_0 ),
        .Q(\m_payload_i_reg[46]_0 [17]),
        .R(1'b0));
  FDRE \m_payload_i_reg[18] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[18]_i_1__1_n_0 ),
        .Q(\m_payload_i_reg[46]_0 [18]),
        .R(1'b0));
  FDRE \m_payload_i_reg[19] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[19]_i_1__1_n_0 ),
        .Q(\m_payload_i_reg[46]_0 [19]),
        .R(1'b0));
  FDRE \m_payload_i_reg[1] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[1]_i_1__2_n_0 ),
        .Q(\m_payload_i_reg[46]_0 [1]),
        .R(1'b0));
  FDRE \m_payload_i_reg[20] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[20]_i_1__1_n_0 ),
        .Q(\m_payload_i_reg[46]_0 [20]),
        .R(1'b0));
  FDRE \m_payload_i_reg[21] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[21]_i_1__1_n_0 ),
        .Q(\m_payload_i_reg[46]_0 [21]),
        .R(1'b0));
  FDRE \m_payload_i_reg[22] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[22]_i_1__1_n_0 ),
        .Q(\m_payload_i_reg[46]_0 [22]),
        .R(1'b0));
  FDRE \m_payload_i_reg[23] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[23]_i_1__1_n_0 ),
        .Q(\m_payload_i_reg[46]_0 [23]),
        .R(1'b0));
  FDRE \m_payload_i_reg[24] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[24]_i_1__1_n_0 ),
        .Q(\m_payload_i_reg[46]_0 [24]),
        .R(1'b0));
  FDRE \m_payload_i_reg[25] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[25]_i_1__1_n_0 ),
        .Q(\m_payload_i_reg[46]_0 [25]),
        .R(1'b0));
  FDRE \m_payload_i_reg[26] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[26]_i_1__1_n_0 ),
        .Q(\m_payload_i_reg[46]_0 [26]),
        .R(1'b0));
  FDRE \m_payload_i_reg[27] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[27]_i_1__1_n_0 ),
        .Q(\m_payload_i_reg[46]_0 [27]),
        .R(1'b0));
  FDRE \m_payload_i_reg[28] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[28]_i_1__1_n_0 ),
        .Q(\m_payload_i_reg[46]_0 [28]),
        .R(1'b0));
  FDRE \m_payload_i_reg[29] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[29]_i_1__1_n_0 ),
        .Q(\m_payload_i_reg[46]_0 [29]),
        .R(1'b0));
  FDRE \m_payload_i_reg[2] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[2]_i_1__2_n_0 ),
        .Q(\m_payload_i_reg[46]_0 [2]),
        .R(1'b0));
  FDRE \m_payload_i_reg[30] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[30]_i_1__1_n_0 ),
        .Q(\m_payload_i_reg[46]_0 [30]),
        .R(1'b0));
  FDRE \m_payload_i_reg[31] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[31]_i_1__0_n_0 ),
        .Q(\m_payload_i_reg[46]_0 [31]),
        .R(1'b0));
  FDRE \m_payload_i_reg[32] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[32]_i_1__1_n_0 ),
        .Q(\m_payload_i_reg[46]_0 [32]),
        .R(1'b0));
  FDRE \m_payload_i_reg[33] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[33]_i_1__1_n_0 ),
        .Q(\m_payload_i_reg[46]_0 [33]),
        .R(1'b0));
  FDRE \m_payload_i_reg[34] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[34]_i_1__1_n_0 ),
        .Q(\m_payload_i_reg[46]_0 [34]),
        .R(1'b0));
  FDRE \m_payload_i_reg[35] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[35]_i_1__1_n_0 ),
        .Q(\m_payload_i_reg[46]_0 [35]),
        .R(1'b0));
  FDRE \m_payload_i_reg[36] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[36]_i_1__1_n_0 ),
        .Q(\m_payload_i_reg[46]_0 [36]),
        .R(1'b0));
  FDRE \m_payload_i_reg[37] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[37]_i_1_n_0 ),
        .Q(\m_payload_i_reg[46]_0 [37]),
        .R(1'b0));
  FDRE \m_payload_i_reg[38] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[38]_i_1__1_n_0 ),
        .Q(\m_payload_i_reg[46]_0 [38]),
        .R(1'b0));
  FDRE \m_payload_i_reg[39] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[39]_i_1__1_n_0 ),
        .Q(\m_payload_i_reg[46]_0 [39]),
        .R(1'b0));
  FDRE \m_payload_i_reg[3] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[3]_i_1__2_n_0 ),
        .Q(\m_payload_i_reg[46]_0 [3]),
        .R(1'b0));
  FDRE \m_payload_i_reg[40] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[40]_i_1_n_0 ),
        .Q(\m_payload_i_reg[46]_0 [40]),
        .R(1'b0));
  FDRE \m_payload_i_reg[41] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[41]_i_1_n_0 ),
        .Q(\m_payload_i_reg[46]_0 [41]),
        .R(1'b0));
  FDRE \m_payload_i_reg[42] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[42]_i_1_n_0 ),
        .Q(\m_payload_i_reg[46]_0 [42]),
        .R(1'b0));
  FDRE \m_payload_i_reg[43] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[43]_i_1_n_0 ),
        .Q(\m_payload_i_reg[46]_0 [43]),
        .R(1'b0));
  FDRE \m_payload_i_reg[44] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[44]_i_1__1_n_0 ),
        .Q(\m_payload_i_reg[46]_0 [44]),
        .R(1'b0));
  FDRE \m_payload_i_reg[45] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[45]_i_1__1_n_0 ),
        .Q(\m_payload_i_reg[46]_0 [45]),
        .R(1'b0));
  FDRE \m_payload_i_reg[46] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[46]_i_2_n_0 ),
        .Q(\m_payload_i_reg[46]_0 [46]),
        .R(1'b0));
  FDRE \m_payload_i_reg[4] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[4]_i_1__2_n_0 ),
        .Q(\m_payload_i_reg[46]_0 [4]),
        .R(1'b0));
  FDRE \m_payload_i_reg[5] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[5]_i_1__2_n_0 ),
        .Q(\m_payload_i_reg[46]_0 [5]),
        .R(1'b0));
  FDRE \m_payload_i_reg[6] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[6]_i_1__2_n_0 ),
        .Q(\m_payload_i_reg[46]_0 [6]),
        .R(1'b0));
  FDRE \m_payload_i_reg[7] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[7]_i_1__2_n_0 ),
        .Q(\m_payload_i_reg[46]_0 [7]),
        .R(1'b0));
  FDRE \m_payload_i_reg[8] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[8]_i_1__2_n_0 ),
        .Q(\m_payload_i_reg[46]_0 [8]),
        .R(1'b0));
  FDRE \m_payload_i_reg[9] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[9]_i_1__2_n_0 ),
        .Q(\m_payload_i_reg[46]_0 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h75FF)) 
    m_valid_i_i_1
       (.I0(s_ready_i_reg_0),
        .I1(s_axi_rready),
        .I2(m_valid_i_reg_0),
        .I3(m_valid_i_reg_2),
        .O(m_valid_i0));
  FDRE #(
    .INIT(1'b0)) 
    m_valid_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(m_valid_i0),
        .Q(m_valid_i_reg_0),
        .R(m_valid_i_reg_1));
  LUT4 #(
    .INIT(16'hFF8F)) 
    s_ready_i_i_1
       (.I0(s_ready_i_reg_0),
        .I1(m_valid_i_reg_2),
        .I2(m_valid_i_reg_0),
        .I3(s_axi_rready),
        .O(s_ready_i0));
  FDRE #(
    .INIT(1'b0)) 
    s_ready_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(s_ready_i0),
        .Q(s_ready_i_reg_0),
        .R(s_ready_i_reg_1));
  FDRE \skid_buffer_reg[0] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(\skid_buffer_reg[33]_0 [0]),
        .Q(\skid_buffer_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[10] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(\skid_buffer_reg[33]_0 [10]),
        .Q(\skid_buffer_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[11] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(\skid_buffer_reg[33]_0 [11]),
        .Q(\skid_buffer_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[12] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(\skid_buffer_reg[33]_0 [12]),
        .Q(\skid_buffer_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[13] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(\skid_buffer_reg[33]_0 [13]),
        .Q(\skid_buffer_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[14] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(\skid_buffer_reg[33]_0 [14]),
        .Q(\skid_buffer_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[15] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(\skid_buffer_reg[33]_0 [15]),
        .Q(\skid_buffer_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[16] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(\skid_buffer_reg[33]_0 [16]),
        .Q(\skid_buffer_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[17] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(\skid_buffer_reg[33]_0 [17]),
        .Q(\skid_buffer_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[18] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(\skid_buffer_reg[33]_0 [18]),
        .Q(\skid_buffer_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[19] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(\skid_buffer_reg[33]_0 [19]),
        .Q(\skid_buffer_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[1] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(\skid_buffer_reg[33]_0 [1]),
        .Q(\skid_buffer_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[20] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(\skid_buffer_reg[33]_0 [20]),
        .Q(\skid_buffer_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[21] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(\skid_buffer_reg[33]_0 [21]),
        .Q(\skid_buffer_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[22] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(\skid_buffer_reg[33]_0 [22]),
        .Q(\skid_buffer_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[23] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(\skid_buffer_reg[33]_0 [23]),
        .Q(\skid_buffer_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[24] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(\skid_buffer_reg[33]_0 [24]),
        .Q(\skid_buffer_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[25] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(\skid_buffer_reg[33]_0 [25]),
        .Q(\skid_buffer_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[26] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(\skid_buffer_reg[33]_0 [26]),
        .Q(\skid_buffer_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[27] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(\skid_buffer_reg[33]_0 [27]),
        .Q(\skid_buffer_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[28] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(\skid_buffer_reg[33]_0 [28]),
        .Q(\skid_buffer_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[29] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(\skid_buffer_reg[33]_0 [29]),
        .Q(\skid_buffer_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[2] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(\skid_buffer_reg[33]_0 [2]),
        .Q(\skid_buffer_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[30] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(\skid_buffer_reg[33]_0 [30]),
        .Q(\skid_buffer_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[31] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(\skid_buffer_reg[33]_0 [31]),
        .Q(\skid_buffer_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[32] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(\skid_buffer_reg[33]_0 [32]),
        .Q(\skid_buffer_reg_n_0_[32] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[33] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(\skid_buffer_reg[33]_0 [33]),
        .Q(\skid_buffer_reg_n_0_[33] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[34] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(\skid_buffer_reg[46]_0 [0]),
        .Q(\skid_buffer_reg_n_0_[34] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[35] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(\skid_buffer_reg[46]_0 [1]),
        .Q(\skid_buffer_reg_n_0_[35] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[36] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(\skid_buffer_reg[46]_0 [2]),
        .Q(\skid_buffer_reg_n_0_[36] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[37] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(\skid_buffer_reg[46]_0 [3]),
        .Q(\skid_buffer_reg_n_0_[37] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[38] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(\skid_buffer_reg[46]_0 [4]),
        .Q(\skid_buffer_reg_n_0_[38] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[39] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(\skid_buffer_reg[46]_0 [5]),
        .Q(\skid_buffer_reg_n_0_[39] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[3] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(\skid_buffer_reg[33]_0 [3]),
        .Q(\skid_buffer_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[40] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(\skid_buffer_reg[46]_0 [6]),
        .Q(\skid_buffer_reg_n_0_[40] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[41] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(\skid_buffer_reg[46]_0 [7]),
        .Q(\skid_buffer_reg_n_0_[41] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[42] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(\skid_buffer_reg[46]_0 [8]),
        .Q(\skid_buffer_reg_n_0_[42] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[43] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(\skid_buffer_reg[46]_0 [9]),
        .Q(\skid_buffer_reg_n_0_[43] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[44] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(\skid_buffer_reg[46]_0 [10]),
        .Q(\skid_buffer_reg_n_0_[44] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[45] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(\skid_buffer_reg[46]_0 [11]),
        .Q(\skid_buffer_reg_n_0_[45] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[46] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(\skid_buffer_reg[46]_0 [12]),
        .Q(\skid_buffer_reg_n_0_[46] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[4] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(\skid_buffer_reg[33]_0 [4]),
        .Q(\skid_buffer_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[5] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(\skid_buffer_reg[33]_0 [5]),
        .Q(\skid_buffer_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[6] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(\skid_buffer_reg[33]_0 [6]),
        .Q(\skid_buffer_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[7] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(\skid_buffer_reg[33]_0 [7]),
        .Q(\skid_buffer_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[8] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(\skid_buffer_reg[33]_0 [8]),
        .Q(\skid_buffer_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[9] 
       (.C(aclk),
        .CE(s_ready_i_reg_0),
        .D(\skid_buffer_reg[33]_0 [9]),
        .Q(\skid_buffer_reg_n_0_[9] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "calculate_backward" *) 
module design_1_calculate_backward
   (if_end,
    B,
    \ind_back_calc_reg[0] ,
    D,
    w_inputs_pop2,
    weights_update,
    \NUM_OF_NEURONS_VAR_reg[1]_0 ,
    \delta_out_reg[31]_0 ,
    weights_update__0,
    s00_axi_aclk,
    A,
    ARG__0_0,
    ARG__13_0,
    ARG__4_0,
    ARG__7_0,
    \w_vector_reg[1][0]_0 ,
    Q,
    ARG__1_0,
    ARG__5_0,
    \inputs_before_reg[1][0]_0 ,
    ARG__1_1,
    ARG__1_2,
    ARG__1_3,
    ARG__1_4,
    ARG__1_5,
    ARG__1_6,
    ARG__1_7,
    ARG__1_8,
    ARG__1_9,
    ARG__1_10,
    ARG__1_11,
    ARG__1_12,
    ARG__1_13,
    ARG__1_14,
    ARG__1_15,
    ARG__1_16,
    ARG__1_17,
    ARG__5_1,
    ARG__5_2,
    ARG__5_3,
    ARG__5_4,
    ARG__5_5,
    ARG__5_6,
    ARG__5_7,
    ARG__5_8,
    ARG__5_9,
    ARG__5_10,
    ARG__5_11,
    ARG__5_12,
    ARG__5_13,
    ARG__5_14,
    ARG__5_15,
    ARG__5_16,
    ARG__5_17,
    ARG__5_18,
    \w_inputs_temp_reg[16] ,
    S,
    \w_inputs_pop_reg[52]_i_1_0 ,
    \w_inputs_pop_reg[56]_i_1_0 ,
    \w_inputs_pop_reg[60]_i_1_0 ,
    \w_inputs_pop_reg[64]_i_1 ,
    \w_inputs_pop_reg[68]_i_1 ,
    \w_inputs_pop_reg[72]_i_1 ,
    \w_inputs_pop_reg[76]_i_1 ,
    \w_inputs_pop_reg[16]_i_1_0 ,
    \w_inputs_pop_reg[20]_i_1_0 ,
    \w_inputs_pop_reg[24]_i_1_0 ,
    \w_inputs_pop_reg[28]_i_1_0 ,
    \w_inputs_pop_reg[0]_i_1_0 ,
    \w_inputs_pop_reg[4]_i_1_0 ,
    \w_inputs_pop_reg[8]_i_1_0 ,
    \w_inputs_pop_reg[12]_i_1_0 ,
    ARG__3_0,
    data_out_test,
    outputs,
    \goals_temp_reg[0][15]_0 ,
    \deltas_reg[0][15]_0 ,
    inputs_in);
  output if_end;
  output [15:0]B;
  output [15:0]\ind_back_calc_reg[0] ;
  output [63:0]D;
  output [15:0]w_inputs_pop2;
  output [63:0]weights_update;
  output [1:0]\NUM_OF_NEURONS_VAR_reg[1]_0 ;
  output [31:0]\delta_out_reg[31]_0 ;
  output [31:0]weights_update__0;
  input s00_axi_aclk;
  input [15:0]A;
  input [15:0]ARG__0_0;
  input ARG__13_0;
  input [15:0]ARG__4_0;
  input [15:0]ARG__7_0;
  input \w_vector_reg[1][0]_0 ;
  input [3:0]Q;
  input ARG__1_0;
  input [31:0]ARG__5_0;
  input [2:0]\inputs_before_reg[1][0]_0 ;
  input ARG__1_1;
  input ARG__1_2;
  input ARG__1_3;
  input ARG__1_4;
  input ARG__1_5;
  input ARG__1_6;
  input ARG__1_7;
  input ARG__1_8;
  input ARG__1_9;
  input ARG__1_10;
  input ARG__1_11;
  input ARG__1_12;
  input ARG__1_13;
  input ARG__1_14;
  input ARG__1_15;
  input ARG__1_16;
  input ARG__1_17;
  input ARG__5_1;
  input ARG__5_2;
  input ARG__5_3;
  input ARG__5_4;
  input ARG__5_5;
  input ARG__5_6;
  input ARG__5_7;
  input ARG__5_8;
  input ARG__5_9;
  input ARG__5_10;
  input ARG__5_11;
  input ARG__5_12;
  input ARG__5_13;
  input ARG__5_14;
  input ARG__5_15;
  input ARG__5_16;
  input ARG__5_17;
  input ARG__5_18;
  input [1:0]\w_inputs_temp_reg[16] ;
  input [3:0]S;
  input [3:0]\w_inputs_pop_reg[52]_i_1_0 ;
  input [3:0]\w_inputs_pop_reg[56]_i_1_0 ;
  input [3:0]\w_inputs_pop_reg[60]_i_1_0 ;
  input [3:0]\w_inputs_pop_reg[64]_i_1 ;
  input [3:0]\w_inputs_pop_reg[68]_i_1 ;
  input [3:0]\w_inputs_pop_reg[72]_i_1 ;
  input [3:0]\w_inputs_pop_reg[76]_i_1 ;
  input [3:0]\w_inputs_pop_reg[16]_i_1_0 ;
  input [3:0]\w_inputs_pop_reg[20]_i_1_0 ;
  input [3:0]\w_inputs_pop_reg[24]_i_1_0 ;
  input [3:0]\w_inputs_pop_reg[28]_i_1_0 ;
  input [3:0]\w_inputs_pop_reg[0]_i_1_0 ;
  input [3:0]\w_inputs_pop_reg[4]_i_1_0 ;
  input [3:0]\w_inputs_pop_reg[8]_i_1_0 ;
  input [3:0]\w_inputs_pop_reg[12]_i_1_0 ;
  input [0:0]ARG__3_0;
  input [31:0]data_out_test;
  input [31:0]outputs;
  input [31:0]\goals_temp_reg[0][15]_0 ;
  input [31:0]\deltas_reg[0][15]_0 ;
  input [31:0]inputs_in;

  wire [15:0]A;
  wire [15:0]ARG__0_0;
  wire ARG__0_i_10_n_0;
  wire ARG__0_i_11_n_0;
  wire ARG__0_i_12_n_0;
  wire ARG__0_i_13_n_0;
  wire ARG__0_i_14_n_0;
  wire ARG__0_i_15_n_0;
  wire ARG__0_i_16_n_0;
  wire ARG__0_i_1_n_0;
  wire ARG__0_i_2_n_0;
  wire ARG__0_i_3_n_0;
  wire ARG__0_i_4_n_0;
  wire ARG__0_i_5_n_0;
  wire ARG__0_i_6_n_0;
  wire ARG__0_i_7_n_0;
  wire ARG__0_i_8_n_0;
  wire ARG__0_i_9_n_0;
  wire ARG__0_n_100;
  wire ARG__0_n_101;
  wire ARG__0_n_102;
  wire ARG__0_n_103;
  wire ARG__0_n_104;
  wire ARG__0_n_105;
  wire ARG__0_n_74;
  wire ARG__0_n_75;
  wire ARG__0_n_76;
  wire ARG__0_n_77;
  wire ARG__0_n_78;
  wire ARG__0_n_79;
  wire ARG__0_n_80;
  wire ARG__0_n_81;
  wire ARG__0_n_82;
  wire ARG__0_n_83;
  wire ARG__0_n_84;
  wire ARG__0_n_85;
  wire ARG__0_n_86;
  wire ARG__0_n_87;
  wire ARG__0_n_88;
  wire ARG__0_n_89;
  wire ARG__0_n_90;
  wire ARG__0_n_91;
  wire ARG__0_n_92;
  wire ARG__0_n_93;
  wire ARG__0_n_94;
  wire ARG__0_n_95;
  wire ARG__0_n_96;
  wire ARG__0_n_97;
  wire ARG__0_n_98;
  wire ARG__0_n_99;
  wire ARG__10_i_1_n_0;
  wire ARG__10_n_100;
  wire ARG__10_n_101;
  wire ARG__10_n_102;
  wire ARG__10_n_103;
  wire ARG__10_n_104;
  wire ARG__10_n_105;
  wire ARG__10_n_74;
  wire ARG__10_n_75;
  wire ARG__10_n_76;
  wire ARG__10_n_77;
  wire ARG__10_n_78;
  wire ARG__10_n_79;
  wire ARG__10_n_80;
  wire ARG__10_n_81;
  wire ARG__10_n_82;
  wire ARG__10_n_83;
  wire ARG__10_n_84;
  wire ARG__10_n_85;
  wire ARG__10_n_86;
  wire ARG__10_n_87;
  wire ARG__10_n_88;
  wire ARG__10_n_89;
  wire ARG__10_n_90;
  wire ARG__10_n_91;
  wire ARG__10_n_92;
  wire ARG__10_n_93;
  wire ARG__10_n_94;
  wire ARG__10_n_95;
  wire ARG__10_n_96;
  wire ARG__10_n_97;
  wire ARG__10_n_98;
  wire ARG__10_n_99;
  wire ARG__11_i_16_n_0;
  wire ARG__11_i_17_n_0;
  wire ARG__11_n_100;
  wire ARG__11_n_101;
  wire ARG__11_n_102;
  wire ARG__11_n_103;
  wire ARG__11_n_104;
  wire ARG__11_n_105;
  wire ARG__11_n_74;
  wire ARG__11_n_75;
  wire ARG__11_n_76;
  wire ARG__11_n_77;
  wire ARG__11_n_78;
  wire ARG__11_n_79;
  wire ARG__11_n_80;
  wire ARG__11_n_81;
  wire ARG__11_n_82;
  wire ARG__11_n_83;
  wire ARG__11_n_84;
  wire ARG__11_n_85;
  wire ARG__11_n_86;
  wire ARG__11_n_87;
  wire ARG__11_n_88;
  wire ARG__11_n_89;
  wire ARG__11_n_90;
  wire ARG__11_n_91;
  wire ARG__11_n_92;
  wire ARG__11_n_93;
  wire ARG__11_n_94;
  wire ARG__11_n_95;
  wire ARG__11_n_96;
  wire ARG__11_n_97;
  wire ARG__11_n_98;
  wire ARG__11_n_99;
  wire ARG__12_i_10_n_0;
  wire ARG__12_i_11_n_0;
  wire ARG__12_i_12_n_0;
  wire ARG__12_i_13_n_0;
  wire ARG__12_i_14_n_0;
  wire ARG__12_i_15_n_0;
  wire ARG__12_i_16_n_0;
  wire ARG__12_i_17_n_0;
  wire ARG__12_i_18_n_0;
  wire ARG__12_i_19_n_0;
  wire ARG__12_i_1_n_0;
  wire ARG__12_i_20_n_0;
  wire ARG__12_i_21_n_0;
  wire ARG__12_i_22_n_0;
  wire ARG__12_i_23_n_0;
  wire ARG__12_i_24_n_0;
  wire ARG__12_i_25_n_0;
  wire ARG__12_i_26_n_0;
  wire ARG__12_i_27_n_0;
  wire ARG__12_i_28_n_0;
  wire ARG__12_i_29_n_0;
  wire ARG__12_i_2_n_0;
  wire ARG__12_i_30_n_0;
  wire ARG__12_i_30_n_1;
  wire ARG__12_i_30_n_2;
  wire ARG__12_i_30_n_3;
  wire ARG__12_i_30_n_4;
  wire ARG__12_i_30_n_5;
  wire ARG__12_i_30_n_6;
  wire ARG__12_i_30_n_7;
  wire ARG__12_i_31_n_0;
  wire ARG__12_i_31_n_1;
  wire ARG__12_i_31_n_2;
  wire ARG__12_i_31_n_3;
  wire ARG__12_i_31_n_4;
  wire ARG__12_i_32_n_0;
  wire ARG__12_i_33_n_0;
  wire ARG__12_i_34_n_0;
  wire ARG__12_i_34_n_1;
  wire ARG__12_i_34_n_2;
  wire ARG__12_i_34_n_3;
  wire ARG__12_i_34_n_4;
  wire ARG__12_i_34_n_5;
  wire ARG__12_i_34_n_6;
  wire ARG__12_i_34_n_7;
  wire ARG__12_i_35_n_0;
  wire ARG__12_i_35_n_1;
  wire ARG__12_i_35_n_2;
  wire ARG__12_i_35_n_3;
  wire ARG__12_i_35_n_4;
  wire ARG__12_i_35_n_5;
  wire ARG__12_i_35_n_6;
  wire ARG__12_i_35_n_7;
  wire ARG__12_i_36_n_0;
  wire ARG__12_i_36_n_1;
  wire ARG__12_i_36_n_2;
  wire ARG__12_i_36_n_3;
  wire ARG__12_i_36_n_4;
  wire ARG__12_i_36_n_5;
  wire ARG__12_i_36_n_6;
  wire ARG__12_i_36_n_7;
  wire ARG__12_i_37_n_0;
  wire ARG__12_i_37_n_1;
  wire ARG__12_i_37_n_2;
  wire ARG__12_i_37_n_3;
  wire ARG__12_i_37_n_4;
  wire ARG__12_i_37_n_5;
  wire ARG__12_i_37_n_6;
  wire ARG__12_i_37_n_7;
  wire ARG__12_i_38_n_0;
  wire ARG__12_i_39_n_0;
  wire ARG__12_i_3_n_0;
  wire ARG__12_i_40_n_1;
  wire ARG__12_i_40_n_2;
  wire ARG__12_i_40_n_3;
  wire ARG__12_i_40_n_4;
  wire ARG__12_i_40_n_5;
  wire ARG__12_i_40_n_6;
  wire ARG__12_i_40_n_7;
  wire ARG__12_i_41_n_0;
  wire ARG__12_i_42_n_0;
  wire ARG__12_i_43_n_0;
  wire ARG__12_i_44_n_0;
  wire ARG__12_i_45_n_0;
  wire ARG__12_i_46_n_0;
  wire ARG__12_i_47_n_0;
  wire ARG__12_i_48_n_0;
  wire ARG__12_i_48_n_1;
  wire ARG__12_i_48_n_2;
  wire ARG__12_i_48_n_3;
  wire ARG__12_i_49_n_0;
  wire ARG__12_i_4_n_0;
  wire ARG__12_i_50_n_0;
  wire ARG__12_i_51_n_0;
  wire ARG__12_i_52_n_0;
  wire ARG__12_i_53_n_0;
  wire ARG__12_i_54_n_0;
  wire ARG__12_i_55_n_0;
  wire ARG__12_i_56_n_0;
  wire ARG__12_i_57_n_0;
  wire ARG__12_i_58_n_0;
  wire ARG__12_i_59_n_0;
  wire ARG__12_i_5_n_0;
  wire ARG__12_i_60_n_0;
  wire ARG__12_i_61_n_0;
  wire ARG__12_i_62_n_0;
  wire ARG__12_i_63_n_0;
  wire ARG__12_i_64_n_0;
  wire ARG__12_i_65_n_0;
  wire ARG__12_i_66_n_0;
  wire ARG__12_i_67_n_0;
  wire ARG__12_i_68_n_0;
  wire ARG__12_i_69_n_0;
  wire ARG__12_i_6_n_0;
  wire ARG__12_i_70_n_0;
  wire ARG__12_i_71_n_0;
  wire ARG__12_i_72_n_0;
  wire ARG__12_i_73_n_0;
  wire ARG__12_i_74_n_0;
  wire ARG__12_i_75_n_0;
  wire ARG__12_i_7_n_0;
  wire ARG__12_i_8_n_0;
  wire ARG__12_i_9_n_0;
  wire ARG__12_n_100;
  wire ARG__12_n_101;
  wire ARG__12_n_102;
  wire ARG__12_n_103;
  wire ARG__12_n_104;
  wire ARG__12_n_105;
  wire ARG__12_n_74;
  wire ARG__12_n_75;
  wire ARG__12_n_76;
  wire ARG__12_n_77;
  wire ARG__12_n_78;
  wire ARG__12_n_79;
  wire ARG__12_n_80;
  wire ARG__12_n_81;
  wire ARG__12_n_82;
  wire ARG__12_n_83;
  wire ARG__12_n_84;
  wire ARG__12_n_85;
  wire ARG__12_n_86;
  wire ARG__12_n_87;
  wire ARG__12_n_88;
  wire ARG__12_n_89;
  wire ARG__12_n_90;
  wire ARG__12_n_91;
  wire ARG__12_n_92;
  wire ARG__12_n_93;
  wire ARG__12_n_94;
  wire ARG__12_n_95;
  wire ARG__12_n_96;
  wire ARG__12_n_97;
  wire ARG__12_n_98;
  wire ARG__12_n_99;
  wire ARG__13_0;
  wire ARG__13_i_1_n_0;
  wire ARG__13_i_2_n_0;
  wire ARG__13_n_100;
  wire ARG__13_n_101;
  wire ARG__13_n_102;
  wire ARG__13_n_103;
  wire ARG__13_n_104;
  wire ARG__13_n_105;
  wire ARG__13_n_74;
  wire ARG__13_n_75;
  wire ARG__13_n_76;
  wire ARG__13_n_77;
  wire ARG__13_n_78;
  wire ARG__13_n_79;
  wire ARG__13_n_80;
  wire ARG__13_n_81;
  wire ARG__13_n_82;
  wire ARG__13_n_83;
  wire ARG__13_n_84;
  wire ARG__13_n_85;
  wire ARG__13_n_86;
  wire ARG__13_n_87;
  wire ARG__13_n_88;
  wire ARG__13_n_89;
  wire ARG__13_n_90;
  wire ARG__13_n_91;
  wire ARG__13_n_92;
  wire ARG__13_n_93;
  wire ARG__13_n_94;
  wire ARG__13_n_95;
  wire ARG__13_n_96;
  wire ARG__13_n_97;
  wire ARG__13_n_98;
  wire ARG__13_n_99;
  wire ARG__14_i_1_n_0;
  wire ARG__14_n_100;
  wire ARG__14_n_101;
  wire ARG__14_n_102;
  wire ARG__14_n_103;
  wire ARG__14_n_104;
  wire ARG__14_n_105;
  wire ARG__14_n_74;
  wire ARG__14_n_75;
  wire ARG__14_n_76;
  wire ARG__14_n_77;
  wire ARG__14_n_78;
  wire ARG__14_n_79;
  wire ARG__14_n_80;
  wire ARG__14_n_81;
  wire ARG__14_n_82;
  wire ARG__14_n_83;
  wire ARG__14_n_84;
  wire ARG__14_n_85;
  wire ARG__14_n_86;
  wire ARG__14_n_87;
  wire ARG__14_n_88;
  wire ARG__14_n_89;
  wire ARG__14_n_90;
  wire ARG__14_n_91;
  wire ARG__14_n_92;
  wire ARG__14_n_93;
  wire ARG__14_n_94;
  wire ARG__14_n_95;
  wire ARG__14_n_96;
  wire ARG__14_n_97;
  wire ARG__14_n_98;
  wire ARG__14_n_99;
  wire [15:0]ARG__15;
  wire ARG__1_0;
  wire ARG__1_1;
  wire ARG__1_10;
  wire ARG__1_11;
  wire ARG__1_12;
  wire ARG__1_13;
  wire ARG__1_14;
  wire ARG__1_15;
  wire ARG__1_16;
  wire ARG__1_17;
  wire ARG__1_2;
  wire ARG__1_3;
  wire ARG__1_4;
  wire ARG__1_5;
  wire ARG__1_6;
  wire ARG__1_7;
  wire ARG__1_8;
  wire ARG__1_9;
  wire ARG__1_i_18_n_2;
  wire ARG__1_i_18_n_3;
  wire ARG__1_i_18_n_5;
  wire ARG__1_i_18_n_6;
  wire ARG__1_i_18_n_7;
  wire ARG__1_i_19_n_0;
  wire ARG__1_i_19_n_1;
  wire ARG__1_i_19_n_2;
  wire ARG__1_i_19_n_3;
  wire ARG__1_i_19_n_4;
  wire ARG__1_i_19_n_5;
  wire ARG__1_i_19_n_6;
  wire ARG__1_i_19_n_7;
  wire ARG__1_i_20_n_0;
  wire ARG__1_i_20_n_1;
  wire ARG__1_i_20_n_2;
  wire ARG__1_i_20_n_3;
  wire ARG__1_i_20_n_4;
  wire ARG__1_i_20_n_5;
  wire ARG__1_i_20_n_6;
  wire ARG__1_i_20_n_7;
  wire ARG__1_i_21_n_0;
  wire ARG__1_i_21_n_1;
  wire ARG__1_i_21_n_2;
  wire ARG__1_i_21_n_3;
  wire ARG__1_i_21_n_4;
  wire ARG__1_i_21_n_5;
  wire ARG__1_i_21_n_6;
  wire ARG__1_i_21_n_7;
  wire ARG__1_i_22_n_0;
  wire ARG__1_i_23_n_0;
  wire ARG__1_i_24_n_0;
  wire ARG__1_i_25_n_0;
  wire ARG__1_i_26_n_0;
  wire ARG__1_i_27_n_0;
  wire ARG__1_i_28_n_0;
  wire ARG__1_i_29_n_0;
  wire ARG__1_i_30_n_0;
  wire ARG__1_i_31_n_0;
  wire ARG__1_i_32_n_0;
  wire ARG__1_i_33_n_0;
  wire ARG__1_i_34_n_0;
  wire ARG__1_i_35_n_0;
  wire ARG__1_i_36_n_0;
  wire ARG__1_i_37_n_0;
  wire ARG__1_n_100;
  wire ARG__1_n_101;
  wire ARG__1_n_102;
  wire ARG__1_n_103;
  wire ARG__1_n_104;
  wire ARG__1_n_105;
  wire ARG__1_n_74;
  wire ARG__1_n_75;
  wire ARG__1_n_76;
  wire ARG__1_n_77;
  wire ARG__1_n_78;
  wire ARG__1_n_79;
  wire ARG__1_n_80;
  wire ARG__1_n_81;
  wire ARG__1_n_82;
  wire ARG__1_n_83;
  wire ARG__1_n_84;
  wire ARG__1_n_85;
  wire ARG__1_n_86;
  wire ARG__1_n_87;
  wire ARG__1_n_88;
  wire ARG__1_n_89;
  wire ARG__1_n_90;
  wire ARG__1_n_91;
  wire ARG__1_n_92;
  wire ARG__1_n_93;
  wire ARG__1_n_94;
  wire ARG__1_n_95;
  wire ARG__1_n_96;
  wire ARG__1_n_97;
  wire ARG__1_n_98;
  wire ARG__1_n_99;
  wire ARG__2_i_100_n_0;
  wire ARG__2_i_101_n_0;
  wire ARG__2_i_102_n_0;
  wire ARG__2_i_102_n_1;
  wire ARG__2_i_102_n_2;
  wire ARG__2_i_102_n_3;
  wire ARG__2_i_103_n_0;
  wire ARG__2_i_104_n_0;
  wire ARG__2_i_105_n_0;
  wire ARG__2_i_106_n_0;
  wire ARG__2_i_107_n_0;
  wire ARG__2_i_108_n_0;
  wire ARG__2_i_109_n_0;
  wire ARG__2_i_10_n_0;
  wire ARG__2_i_110_n_0;
  wire ARG__2_i_111_n_0;
  wire ARG__2_i_112_n_0;
  wire ARG__2_i_113_n_0;
  wire ARG__2_i_114_n_0;
  wire ARG__2_i_115_n_0;
  wire ARG__2_i_116_n_0;
  wire ARG__2_i_117_n_0;
  wire ARG__2_i_118_n_0;
  wire ARG__2_i_119_n_0;
  wire ARG__2_i_11_n_0;
  wire ARG__2_i_120_n_0;
  wire ARG__2_i_121_n_0;
  wire ARG__2_i_122_n_0;
  wire ARG__2_i_123_n_0;
  wire ARG__2_i_124_n_0;
  wire ARG__2_i_125_n_0;
  wire ARG__2_i_126_n_0;
  wire ARG__2_i_127_n_0;
  wire ARG__2_i_128_n_0;
  wire ARG__2_i_129_n_0;
  wire ARG__2_i_12_n_0;
  wire ARG__2_i_13_n_0;
  wire ARG__2_i_14_n_0;
  wire ARG__2_i_15_n_0;
  wire ARG__2_i_16_n_0;
  wire ARG__2_i_17_n_1;
  wire ARG__2_i_17_n_2;
  wire ARG__2_i_17_n_3;
  wire ARG__2_i_17_n_4;
  wire ARG__2_i_17_n_5;
  wire ARG__2_i_17_n_6;
  wire ARG__2_i_17_n_7;
  wire ARG__2_i_18_n_0;
  wire ARG__2_i_18_n_1;
  wire ARG__2_i_18_n_2;
  wire ARG__2_i_18_n_3;
  wire ARG__2_i_18_n_4;
  wire ARG__2_i_18_n_5;
  wire ARG__2_i_18_n_6;
  wire ARG__2_i_18_n_7;
  wire ARG__2_i_19_n_0;
  wire ARG__2_i_19_n_1;
  wire ARG__2_i_19_n_2;
  wire ARG__2_i_19_n_3;
  wire ARG__2_i_19_n_4;
  wire ARG__2_i_19_n_5;
  wire ARG__2_i_19_n_6;
  wire ARG__2_i_19_n_7;
  wire ARG__2_i_1_n_0;
  wire ARG__2_i_20_n_0;
  wire ARG__2_i_20_n_1;
  wire ARG__2_i_20_n_2;
  wire ARG__2_i_20_n_3;
  wire ARG__2_i_20_n_4;
  wire ARG__2_i_20_n_5;
  wire ARG__2_i_20_n_6;
  wire ARG__2_i_20_n_7;
  wire ARG__2_i_21_n_0;
  wire ARG__2_i_22_n_0;
  wire ARG__2_i_23_n_0;
  wire ARG__2_i_24_n_0;
  wire ARG__2_i_25_n_0;
  wire ARG__2_i_26_n_0;
  wire ARG__2_i_27_n_0;
  wire ARG__2_i_28_n_0;
  wire ARG__2_i_29_n_0;
  wire ARG__2_i_2_n_0;
  wire ARG__2_i_30_n_0;
  wire ARG__2_i_31_n_0;
  wire ARG__2_i_32_n_0;
  wire ARG__2_i_33_n_0;
  wire ARG__2_i_34_n_0;
  wire ARG__2_i_35_n_0;
  wire ARG__2_i_36_n_0;
  wire ARG__2_i_37_n_0;
  wire ARG__2_i_38_n_0;
  wire ARG__2_i_39_n_0;
  wire ARG__2_i_3_n_0;
  wire ARG__2_i_40_n_0;
  wire ARG__2_i_41_n_0;
  wire ARG__2_i_42_n_0;
  wire ARG__2_i_43_n_0;
  wire ARG__2_i_44_n_0;
  wire ARG__2_i_45_n_0;
  wire ARG__2_i_46_n_0;
  wire ARG__2_i_47_n_0;
  wire ARG__2_i_48_n_0;
  wire ARG__2_i_49_n_0;
  wire ARG__2_i_4_n_0;
  wire ARG__2_i_50_n_0;
  wire ARG__2_i_51_n_0;
  wire ARG__2_i_52_n_0;
  wire ARG__2_i_53_n_0;
  wire ARG__2_i_54_n_0;
  wire ARG__2_i_55_n_0;
  wire ARG__2_i_56_n_0;
  wire ARG__2_i_57_n_0;
  wire ARG__2_i_58_n_0;
  wire ARG__2_i_59_n_0;
  wire ARG__2_i_5_n_0;
  wire ARG__2_i_60_n_0;
  wire ARG__2_i_61_n_0;
  wire ARG__2_i_62_n_0;
  wire ARG__2_i_63_n_0;
  wire ARG__2_i_64_n_1;
  wire ARG__2_i_64_n_2;
  wire ARG__2_i_64_n_3;
  wire ARG__2_i_65_n_0;
  wire ARG__2_i_65_n_1;
  wire ARG__2_i_65_n_2;
  wire ARG__2_i_65_n_3;
  wire ARG__2_i_66_n_0;
  wire ARG__2_i_66_n_1;
  wire ARG__2_i_66_n_2;
  wire ARG__2_i_66_n_3;
  wire ARG__2_i_67_n_0;
  wire ARG__2_i_67_n_1;
  wire ARG__2_i_67_n_2;
  wire ARG__2_i_67_n_3;
  wire ARG__2_i_68_n_0;
  wire ARG__2_i_68_n_1;
  wire ARG__2_i_68_n_2;
  wire ARG__2_i_68_n_3;
  wire ARG__2_i_68_n_4;
  wire ARG__2_i_68_n_5;
  wire ARG__2_i_68_n_6;
  wire ARG__2_i_68_n_7;
  wire ARG__2_i_69_n_0;
  wire ARG__2_i_69_n_1;
  wire ARG__2_i_69_n_2;
  wire ARG__2_i_69_n_3;
  wire ARG__2_i_69_n_4;
  wire ARG__2_i_6_n_0;
  wire ARG__2_i_70_n_0;
  wire ARG__2_i_71_n_0;
  wire ARG__2_i_72_n_0;
  wire ARG__2_i_72_n_1;
  wire ARG__2_i_72_n_2;
  wire ARG__2_i_72_n_3;
  wire ARG__2_i_72_n_4;
  wire ARG__2_i_72_n_5;
  wire ARG__2_i_72_n_6;
  wire ARG__2_i_72_n_7;
  wire ARG__2_i_73_n_0;
  wire ARG__2_i_73_n_1;
  wire ARG__2_i_73_n_2;
  wire ARG__2_i_73_n_3;
  wire ARG__2_i_73_n_4;
  wire ARG__2_i_73_n_5;
  wire ARG__2_i_73_n_6;
  wire ARG__2_i_73_n_7;
  wire ARG__2_i_74_n_0;
  wire ARG__2_i_74_n_1;
  wire ARG__2_i_74_n_2;
  wire ARG__2_i_74_n_3;
  wire ARG__2_i_74_n_4;
  wire ARG__2_i_74_n_5;
  wire ARG__2_i_74_n_6;
  wire ARG__2_i_74_n_7;
  wire ARG__2_i_75_n_0;
  wire ARG__2_i_75_n_1;
  wire ARG__2_i_75_n_2;
  wire ARG__2_i_75_n_3;
  wire ARG__2_i_75_n_4;
  wire ARG__2_i_75_n_5;
  wire ARG__2_i_75_n_6;
  wire ARG__2_i_75_n_7;
  wire ARG__2_i_76_n_0;
  wire ARG__2_i_77_n_0;
  wire ARG__2_i_78_n_1;
  wire ARG__2_i_78_n_2;
  wire ARG__2_i_78_n_3;
  wire ARG__2_i_78_n_4;
  wire ARG__2_i_78_n_5;
  wire ARG__2_i_78_n_6;
  wire ARG__2_i_78_n_7;
  wire ARG__2_i_79_n_0;
  wire ARG__2_i_7_n_0;
  wire ARG__2_i_80_n_0;
  wire ARG__2_i_81_n_0;
  wire ARG__2_i_82_n_0;
  wire ARG__2_i_83_n_0;
  wire ARG__2_i_84_n_0;
  wire ARG__2_i_85_n_0;
  wire ARG__2_i_86_n_0;
  wire ARG__2_i_87_n_0;
  wire ARG__2_i_88_n_0;
  wire ARG__2_i_89_n_0;
  wire ARG__2_i_8_n_0;
  wire ARG__2_i_90_n_0;
  wire ARG__2_i_91_n_0;
  wire ARG__2_i_92_n_0;
  wire ARG__2_i_93_n_0;
  wire ARG__2_i_94_n_0;
  wire ARG__2_i_95_n_0;
  wire ARG__2_i_96_n_0;
  wire ARG__2_i_97_n_0;
  wire ARG__2_i_98_n_0;
  wire ARG__2_i_99_n_0;
  wire ARG__2_i_9_n_0;
  wire ARG__2_n_100;
  wire ARG__2_n_101;
  wire ARG__2_n_102;
  wire ARG__2_n_103;
  wire ARG__2_n_104;
  wire ARG__2_n_105;
  wire ARG__2_n_74;
  wire ARG__2_n_75;
  wire ARG__2_n_76;
  wire ARG__2_n_77;
  wire ARG__2_n_78;
  wire ARG__2_n_79;
  wire ARG__2_n_80;
  wire ARG__2_n_81;
  wire ARG__2_n_82;
  wire ARG__2_n_83;
  wire ARG__2_n_84;
  wire ARG__2_n_85;
  wire ARG__2_n_86;
  wire ARG__2_n_87;
  wire ARG__2_n_88;
  wire ARG__2_n_89;
  wire ARG__2_n_90;
  wire ARG__2_n_91;
  wire ARG__2_n_92;
  wire ARG__2_n_93;
  wire ARG__2_n_94;
  wire ARG__2_n_95;
  wire ARG__2_n_96;
  wire ARG__2_n_97;
  wire ARG__2_n_98;
  wire ARG__2_n_99;
  wire [0:0]ARG__3_0;
  wire ARG__3_i_10_n_0;
  wire ARG__3_i_11_n_0;
  wire ARG__3_i_12_n_0;
  wire ARG__3_i_13_n_0;
  wire ARG__3_i_14_n_0;
  wire ARG__3_i_15_n_0;
  wire ARG__3_i_16_n_0;
  wire ARG__3_i_17_n_0;
  wire ARG__3_i_2_n_0;
  wire ARG__3_i_3_n_0;
  wire ARG__3_i_4_n_0;
  wire ARG__3_i_5_n_0;
  wire ARG__3_i_6_n_0;
  wire ARG__3_i_7_n_0;
  wire ARG__3_i_8_n_0;
  wire ARG__3_i_9_n_0;
  wire ARG__3_n_100;
  wire ARG__3_n_101;
  wire ARG__3_n_102;
  wire ARG__3_n_103;
  wire ARG__3_n_104;
  wire ARG__3_n_105;
  wire ARG__3_n_74;
  wire ARG__3_n_75;
  wire ARG__3_n_76;
  wire ARG__3_n_77;
  wire ARG__3_n_78;
  wire ARG__3_n_79;
  wire ARG__3_n_80;
  wire ARG__3_n_81;
  wire ARG__3_n_82;
  wire ARG__3_n_83;
  wire ARG__3_n_84;
  wire ARG__3_n_85;
  wire ARG__3_n_86;
  wire ARG__3_n_87;
  wire ARG__3_n_88;
  wire ARG__3_n_89;
  wire ARG__3_n_90;
  wire ARG__3_n_91;
  wire ARG__3_n_92;
  wire ARG__3_n_93;
  wire ARG__3_n_94;
  wire ARG__3_n_95;
  wire ARG__3_n_96;
  wire ARG__3_n_97;
  wire ARG__3_n_98;
  wire ARG__3_n_99;
  wire [15:0]ARG__4_0;
  wire ARG__4_i_10_n_0;
  wire ARG__4_i_11_n_0;
  wire ARG__4_i_12_n_0;
  wire ARG__4_i_13_n_0;
  wire ARG__4_i_14_n_0;
  wire ARG__4_i_15_n_0;
  wire ARG__4_i_16_n_0;
  wire ARG__4_i_1_n_0;
  wire ARG__4_i_2_n_0;
  wire ARG__4_i_3_n_0;
  wire ARG__4_i_4_n_0;
  wire ARG__4_i_5_n_0;
  wire ARG__4_i_6_n_0;
  wire ARG__4_i_7_n_0;
  wire ARG__4_i_8_n_0;
  wire ARG__4_i_9_n_0;
  wire ARG__4_n_100;
  wire ARG__4_n_101;
  wire ARG__4_n_102;
  wire ARG__4_n_103;
  wire ARG__4_n_104;
  wire ARG__4_n_105;
  wire ARG__4_n_74;
  wire ARG__4_n_75;
  wire ARG__4_n_76;
  wire ARG__4_n_77;
  wire ARG__4_n_78;
  wire ARG__4_n_79;
  wire ARG__4_n_80;
  wire ARG__4_n_81;
  wire ARG__4_n_82;
  wire ARG__4_n_83;
  wire ARG__4_n_84;
  wire ARG__4_n_85;
  wire ARG__4_n_86;
  wire ARG__4_n_87;
  wire ARG__4_n_88;
  wire ARG__4_n_89;
  wire ARG__4_n_90;
  wire ARG__4_n_91;
  wire ARG__4_n_92;
  wire ARG__4_n_93;
  wire ARG__4_n_94;
  wire ARG__4_n_95;
  wire ARG__4_n_96;
  wire ARG__4_n_97;
  wire ARG__4_n_98;
  wire ARG__4_n_99;
  wire [31:0]ARG__5_0;
  wire ARG__5_1;
  wire ARG__5_10;
  wire ARG__5_11;
  wire ARG__5_12;
  wire ARG__5_13;
  wire ARG__5_14;
  wire ARG__5_15;
  wire ARG__5_16;
  wire ARG__5_17;
  wire ARG__5_18;
  wire ARG__5_2;
  wire ARG__5_3;
  wire ARG__5_4;
  wire ARG__5_5;
  wire ARG__5_6;
  wire ARG__5_7;
  wire ARG__5_8;
  wire ARG__5_9;
  wire ARG__5_i_17_n_2;
  wire ARG__5_i_17_n_3;
  wire ARG__5_i_17_n_5;
  wire ARG__5_i_17_n_6;
  wire ARG__5_i_17_n_7;
  wire ARG__5_i_18_n_0;
  wire ARG__5_i_18_n_1;
  wire ARG__5_i_18_n_2;
  wire ARG__5_i_18_n_3;
  wire ARG__5_i_18_n_4;
  wire ARG__5_i_18_n_5;
  wire ARG__5_i_18_n_6;
  wire ARG__5_i_18_n_7;
  wire ARG__5_i_19_n_0;
  wire ARG__5_i_19_n_1;
  wire ARG__5_i_19_n_2;
  wire ARG__5_i_19_n_3;
  wire ARG__5_i_19_n_4;
  wire ARG__5_i_19_n_5;
  wire ARG__5_i_19_n_6;
  wire ARG__5_i_19_n_7;
  wire ARG__5_i_20_n_0;
  wire ARG__5_i_20_n_1;
  wire ARG__5_i_20_n_2;
  wire ARG__5_i_20_n_3;
  wire ARG__5_i_20_n_4;
  wire ARG__5_i_20_n_5;
  wire ARG__5_i_20_n_6;
  wire ARG__5_i_20_n_7;
  wire ARG__5_i_21_n_0;
  wire ARG__5_i_22_n_0;
  wire ARG__5_i_23_n_0;
  wire ARG__5_i_24_n_0;
  wire ARG__5_i_25_n_0;
  wire ARG__5_i_26_n_0;
  wire ARG__5_i_27_n_0;
  wire ARG__5_i_28_n_0;
  wire ARG__5_i_29_n_0;
  wire ARG__5_i_30_n_0;
  wire ARG__5_i_31_n_0;
  wire ARG__5_i_32_n_0;
  wire ARG__5_i_33_n_0;
  wire ARG__5_i_34_n_0;
  wire ARG__5_i_35_n_0;
  wire ARG__5_i_36_n_0;
  wire ARG__5_n_100;
  wire ARG__5_n_101;
  wire ARG__5_n_102;
  wire ARG__5_n_103;
  wire ARG__5_n_104;
  wire ARG__5_n_105;
  wire ARG__5_n_74;
  wire ARG__5_n_75;
  wire ARG__5_n_76;
  wire ARG__5_n_77;
  wire ARG__5_n_78;
  wire ARG__5_n_79;
  wire ARG__5_n_80;
  wire ARG__5_n_81;
  wire ARG__5_n_82;
  wire ARG__5_n_83;
  wire ARG__5_n_84;
  wire ARG__5_n_85;
  wire ARG__5_n_86;
  wire ARG__5_n_87;
  wire ARG__5_n_88;
  wire ARG__5_n_89;
  wire ARG__5_n_90;
  wire ARG__5_n_91;
  wire ARG__5_n_92;
  wire ARG__5_n_93;
  wire ARG__5_n_94;
  wire ARG__5_n_95;
  wire ARG__5_n_96;
  wire ARG__5_n_97;
  wire ARG__5_n_98;
  wire ARG__5_n_99;
  wire ARG__6_i_100_n_0;
  wire ARG__6_i_101_n_0;
  wire ARG__6_i_102_n_0;
  wire ARG__6_i_102_n_1;
  wire ARG__6_i_102_n_2;
  wire ARG__6_i_102_n_3;
  wire ARG__6_i_103_n_0;
  wire ARG__6_i_104_n_0;
  wire ARG__6_i_105_n_0;
  wire ARG__6_i_106_n_0;
  wire ARG__6_i_107_n_0;
  wire ARG__6_i_108_n_0;
  wire ARG__6_i_109_n_0;
  wire ARG__6_i_10_n_0;
  wire ARG__6_i_110_n_0;
  wire ARG__6_i_111_n_0;
  wire ARG__6_i_112_n_0;
  wire ARG__6_i_113_n_0;
  wire ARG__6_i_114_n_0;
  wire ARG__6_i_115_n_0;
  wire ARG__6_i_116_n_0;
  wire ARG__6_i_117_n_0;
  wire ARG__6_i_118_n_0;
  wire ARG__6_i_119_n_0;
  wire ARG__6_i_11_n_0;
  wire ARG__6_i_120_n_0;
  wire ARG__6_i_121_n_0;
  wire ARG__6_i_122_n_0;
  wire ARG__6_i_123_n_0;
  wire ARG__6_i_124_n_0;
  wire ARG__6_i_125_n_0;
  wire ARG__6_i_126_n_0;
  wire ARG__6_i_127_n_0;
  wire ARG__6_i_128_n_0;
  wire ARG__6_i_129_n_0;
  wire ARG__6_i_12_n_0;
  wire ARG__6_i_13_n_0;
  wire ARG__6_i_14_n_0;
  wire ARG__6_i_15_n_0;
  wire ARG__6_i_16_n_0;
  wire ARG__6_i_17_n_1;
  wire ARG__6_i_17_n_2;
  wire ARG__6_i_17_n_3;
  wire ARG__6_i_17_n_4;
  wire ARG__6_i_17_n_5;
  wire ARG__6_i_17_n_6;
  wire ARG__6_i_17_n_7;
  wire ARG__6_i_18_n_0;
  wire ARG__6_i_18_n_1;
  wire ARG__6_i_18_n_2;
  wire ARG__6_i_18_n_3;
  wire ARG__6_i_18_n_4;
  wire ARG__6_i_18_n_5;
  wire ARG__6_i_18_n_6;
  wire ARG__6_i_18_n_7;
  wire ARG__6_i_19_n_0;
  wire ARG__6_i_19_n_1;
  wire ARG__6_i_19_n_2;
  wire ARG__6_i_19_n_3;
  wire ARG__6_i_19_n_4;
  wire ARG__6_i_19_n_5;
  wire ARG__6_i_19_n_6;
  wire ARG__6_i_19_n_7;
  wire ARG__6_i_1_n_0;
  wire ARG__6_i_20_n_0;
  wire ARG__6_i_20_n_1;
  wire ARG__6_i_20_n_2;
  wire ARG__6_i_20_n_3;
  wire ARG__6_i_20_n_4;
  wire ARG__6_i_20_n_5;
  wire ARG__6_i_20_n_6;
  wire ARG__6_i_20_n_7;
  wire ARG__6_i_21_n_0;
  wire ARG__6_i_22_n_0;
  wire ARG__6_i_23_n_0;
  wire ARG__6_i_24_n_0;
  wire ARG__6_i_25_n_0;
  wire ARG__6_i_26_n_0;
  wire ARG__6_i_27_n_0;
  wire ARG__6_i_28_n_0;
  wire ARG__6_i_29_n_0;
  wire ARG__6_i_2_n_0;
  wire ARG__6_i_30_n_0;
  wire ARG__6_i_31_n_0;
  wire ARG__6_i_32_n_0;
  wire ARG__6_i_33_n_0;
  wire ARG__6_i_34_n_0;
  wire ARG__6_i_35_n_0;
  wire ARG__6_i_36_n_0;
  wire ARG__6_i_37_n_0;
  wire ARG__6_i_38_n_0;
  wire ARG__6_i_39_n_0;
  wire ARG__6_i_3_n_0;
  wire ARG__6_i_40_n_0;
  wire ARG__6_i_41_n_0;
  wire ARG__6_i_42_n_0;
  wire ARG__6_i_43_n_0;
  wire ARG__6_i_44_n_0;
  wire ARG__6_i_45_n_0;
  wire ARG__6_i_46_n_0;
  wire ARG__6_i_47_n_0;
  wire ARG__6_i_48_n_0;
  wire ARG__6_i_49_n_0;
  wire ARG__6_i_4_n_0;
  wire ARG__6_i_50_n_0;
  wire ARG__6_i_51_n_0;
  wire ARG__6_i_52_n_0;
  wire ARG__6_i_53_n_0;
  wire ARG__6_i_54_n_0;
  wire ARG__6_i_55_n_0;
  wire ARG__6_i_56_n_0;
  wire ARG__6_i_57_n_0;
  wire ARG__6_i_58_n_0;
  wire ARG__6_i_59_n_0;
  wire ARG__6_i_5_n_0;
  wire ARG__6_i_60_n_0;
  wire ARG__6_i_61_n_0;
  wire ARG__6_i_62_n_0;
  wire ARG__6_i_63_n_0;
  wire ARG__6_i_64_n_1;
  wire ARG__6_i_64_n_2;
  wire ARG__6_i_64_n_3;
  wire ARG__6_i_64_n_4;
  wire ARG__6_i_64_n_6;
  wire ARG__6_i_64_n_7;
  wire ARG__6_i_65_n_0;
  wire ARG__6_i_65_n_1;
  wire ARG__6_i_65_n_2;
  wire ARG__6_i_65_n_3;
  wire ARG__6_i_65_n_4;
  wire ARG__6_i_65_n_5;
  wire ARG__6_i_65_n_6;
  wire ARG__6_i_65_n_7;
  wire ARG__6_i_66_n_0;
  wire ARG__6_i_66_n_1;
  wire ARG__6_i_66_n_2;
  wire ARG__6_i_66_n_3;
  wire ARG__6_i_66_n_4;
  wire ARG__6_i_66_n_5;
  wire ARG__6_i_66_n_6;
  wire ARG__6_i_66_n_7;
  wire ARG__6_i_67_n_0;
  wire ARG__6_i_67_n_1;
  wire ARG__6_i_67_n_2;
  wire ARG__6_i_67_n_3;
  wire ARG__6_i_67_n_4;
  wire ARG__6_i_67_n_5;
  wire ARG__6_i_67_n_6;
  wire ARG__6_i_67_n_7;
  wire ARG__6_i_68_n_0;
  wire ARG__6_i_68_n_1;
  wire ARG__6_i_68_n_2;
  wire ARG__6_i_68_n_3;
  wire ARG__6_i_68_n_4;
  wire ARG__6_i_68_n_5;
  wire ARG__6_i_68_n_6;
  wire ARG__6_i_68_n_7;
  wire ARG__6_i_69_n_0;
  wire ARG__6_i_69_n_1;
  wire ARG__6_i_69_n_2;
  wire ARG__6_i_69_n_3;
  wire ARG__6_i_69_n_4;
  wire ARG__6_i_6_n_0;
  wire ARG__6_i_70_n_0;
  wire ARG__6_i_71_n_0;
  wire ARG__6_i_72_n_0;
  wire ARG__6_i_72_n_1;
  wire ARG__6_i_72_n_2;
  wire ARG__6_i_72_n_3;
  wire ARG__6_i_72_n_4;
  wire ARG__6_i_72_n_5;
  wire ARG__6_i_72_n_6;
  wire ARG__6_i_72_n_7;
  wire ARG__6_i_73_n_0;
  wire ARG__6_i_73_n_1;
  wire ARG__6_i_73_n_2;
  wire ARG__6_i_73_n_3;
  wire ARG__6_i_73_n_4;
  wire ARG__6_i_73_n_5;
  wire ARG__6_i_73_n_6;
  wire ARG__6_i_73_n_7;
  wire ARG__6_i_74_n_0;
  wire ARG__6_i_74_n_1;
  wire ARG__6_i_74_n_2;
  wire ARG__6_i_74_n_3;
  wire ARG__6_i_74_n_4;
  wire ARG__6_i_74_n_5;
  wire ARG__6_i_74_n_6;
  wire ARG__6_i_74_n_7;
  wire ARG__6_i_75_n_0;
  wire ARG__6_i_75_n_1;
  wire ARG__6_i_75_n_2;
  wire ARG__6_i_75_n_3;
  wire ARG__6_i_75_n_4;
  wire ARG__6_i_75_n_5;
  wire ARG__6_i_75_n_6;
  wire ARG__6_i_75_n_7;
  wire ARG__6_i_76_n_0;
  wire ARG__6_i_77_n_0;
  wire ARG__6_i_78_n_1;
  wire ARG__6_i_78_n_2;
  wire ARG__6_i_78_n_3;
  wire ARG__6_i_78_n_4;
  wire ARG__6_i_78_n_5;
  wire ARG__6_i_78_n_6;
  wire ARG__6_i_78_n_7;
  wire ARG__6_i_79_n_0;
  wire ARG__6_i_7_n_0;
  wire ARG__6_i_80_n_0;
  wire ARG__6_i_81_n_0;
  wire ARG__6_i_82_n_0;
  wire ARG__6_i_83_n_0;
  wire ARG__6_i_84_n_0;
  wire ARG__6_i_85_n_0;
  wire ARG__6_i_86_n_0;
  wire ARG__6_i_87_n_0;
  wire ARG__6_i_88_n_0;
  wire ARG__6_i_89_n_0;
  wire ARG__6_i_8_n_0;
  wire ARG__6_i_90_n_0;
  wire ARG__6_i_91_n_0;
  wire ARG__6_i_92_n_0;
  wire ARG__6_i_93_n_0;
  wire ARG__6_i_94_n_0;
  wire ARG__6_i_95_n_0;
  wire ARG__6_i_96_n_0;
  wire ARG__6_i_97_n_0;
  wire ARG__6_i_98_n_0;
  wire ARG__6_i_99_n_0;
  wire ARG__6_i_9_n_0;
  wire ARG__6_n_100;
  wire ARG__6_n_101;
  wire ARG__6_n_102;
  wire ARG__6_n_103;
  wire ARG__6_n_104;
  wire ARG__6_n_105;
  wire ARG__6_n_74;
  wire ARG__6_n_75;
  wire ARG__6_n_76;
  wire ARG__6_n_77;
  wire ARG__6_n_78;
  wire ARG__6_n_79;
  wire ARG__6_n_80;
  wire ARG__6_n_81;
  wire ARG__6_n_82;
  wire ARG__6_n_83;
  wire ARG__6_n_84;
  wire ARG__6_n_85;
  wire ARG__6_n_86;
  wire ARG__6_n_87;
  wire ARG__6_n_88;
  wire ARG__6_n_89;
  wire ARG__6_n_90;
  wire ARG__6_n_91;
  wire ARG__6_n_92;
  wire ARG__6_n_93;
  wire ARG__6_n_94;
  wire ARG__6_n_95;
  wire ARG__6_n_96;
  wire ARG__6_n_97;
  wire ARG__6_n_98;
  wire ARG__6_n_99;
  wire [15:0]ARG__7_0;
  wire ARG__7_i_16_n_0;
  wire ARG__7_i_17_n_0;
  wire ARG__7_n_100;
  wire ARG__7_n_101;
  wire ARG__7_n_102;
  wire ARG__7_n_103;
  wire ARG__7_n_104;
  wire ARG__7_n_105;
  wire ARG__7_n_74;
  wire ARG__7_n_75;
  wire ARG__7_n_76;
  wire ARG__7_n_77;
  wire ARG__7_n_78;
  wire ARG__7_n_79;
  wire ARG__7_n_80;
  wire ARG__7_n_81;
  wire ARG__7_n_82;
  wire ARG__7_n_83;
  wire ARG__7_n_84;
  wire ARG__7_n_85;
  wire ARG__7_n_86;
  wire ARG__7_n_87;
  wire ARG__7_n_88;
  wire ARG__7_n_89;
  wire ARG__7_n_90;
  wire ARG__7_n_91;
  wire ARG__7_n_92;
  wire ARG__7_n_93;
  wire ARG__7_n_94;
  wire ARG__7_n_95;
  wire ARG__7_n_96;
  wire ARG__7_n_97;
  wire ARG__7_n_98;
  wire ARG__7_n_99;
  wire ARG__8_i_10_n_0;
  wire ARG__8_i_11_n_0;
  wire ARG__8_i_12_n_0;
  wire ARG__8_i_13_n_0;
  wire ARG__8_i_14_n_0;
  wire ARG__8_i_15_n_0;
  wire ARG__8_i_16_n_0;
  wire ARG__8_i_17_n_0;
  wire ARG__8_i_18_n_0;
  wire ARG__8_i_19_n_0;
  wire ARG__8_i_1_n_0;
  wire ARG__8_i_20_n_0;
  wire ARG__8_i_21_n_0;
  wire ARG__8_i_22_n_0;
  wire ARG__8_i_23_n_0;
  wire ARG__8_i_24_n_0;
  wire ARG__8_i_25_n_0;
  wire ARG__8_i_26_n_0;
  wire ARG__8_i_27_n_0;
  wire ARG__8_i_28_n_0;
  wire ARG__8_i_29_n_0;
  wire ARG__8_i_2_n_0;
  wire ARG__8_i_30_n_0;
  wire ARG__8_i_31_n_0;
  wire ARG__8_i_31_n_1;
  wire ARG__8_i_31_n_2;
  wire ARG__8_i_31_n_3;
  wire ARG__8_i_31_n_4;
  wire ARG__8_i_31_n_5;
  wire ARG__8_i_31_n_6;
  wire ARG__8_i_31_n_7;
  wire ARG__8_i_32_n_0;
  wire ARG__8_i_32_n_1;
  wire ARG__8_i_32_n_2;
  wire ARG__8_i_32_n_3;
  wire ARG__8_i_32_n_4;
  wire ARG__8_i_33_n_0;
  wire ARG__8_i_34_n_0;
  wire ARG__8_i_35_n_0;
  wire ARG__8_i_35_n_1;
  wire ARG__8_i_35_n_2;
  wire ARG__8_i_35_n_3;
  wire ARG__8_i_35_n_4;
  wire ARG__8_i_35_n_5;
  wire ARG__8_i_35_n_6;
  wire ARG__8_i_35_n_7;
  wire ARG__8_i_36_n_0;
  wire ARG__8_i_36_n_1;
  wire ARG__8_i_36_n_2;
  wire ARG__8_i_36_n_3;
  wire ARG__8_i_36_n_4;
  wire ARG__8_i_36_n_5;
  wire ARG__8_i_36_n_6;
  wire ARG__8_i_36_n_7;
  wire ARG__8_i_37_n_0;
  wire ARG__8_i_37_n_1;
  wire ARG__8_i_37_n_2;
  wire ARG__8_i_37_n_3;
  wire ARG__8_i_37_n_4;
  wire ARG__8_i_37_n_5;
  wire ARG__8_i_37_n_6;
  wire ARG__8_i_37_n_7;
  wire ARG__8_i_38_n_0;
  wire ARG__8_i_38_n_1;
  wire ARG__8_i_38_n_2;
  wire ARG__8_i_38_n_3;
  wire ARG__8_i_38_n_4;
  wire ARG__8_i_38_n_5;
  wire ARG__8_i_38_n_6;
  wire ARG__8_i_38_n_7;
  wire ARG__8_i_39_n_0;
  wire ARG__8_i_3_n_0;
  wire ARG__8_i_40_n_0;
  wire ARG__8_i_41_n_1;
  wire ARG__8_i_41_n_2;
  wire ARG__8_i_41_n_3;
  wire ARG__8_i_41_n_4;
  wire ARG__8_i_41_n_5;
  wire ARG__8_i_41_n_6;
  wire ARG__8_i_41_n_7;
  wire ARG__8_i_42_n_0;
  wire ARG__8_i_43_n_0;
  wire ARG__8_i_44_n_0;
  wire ARG__8_i_45_n_0;
  wire ARG__8_i_46_n_0;
  wire ARG__8_i_47_n_0;
  wire ARG__8_i_48_n_0;
  wire ARG__8_i_49_n_0;
  wire ARG__8_i_49_n_1;
  wire ARG__8_i_49_n_2;
  wire ARG__8_i_49_n_3;
  wire ARG__8_i_4_n_0;
  wire ARG__8_i_50_n_0;
  wire ARG__8_i_51_n_0;
  wire ARG__8_i_52_n_0;
  wire ARG__8_i_53_n_0;
  wire ARG__8_i_54_n_0;
  wire ARG__8_i_55_n_0;
  wire ARG__8_i_56_n_0;
  wire ARG__8_i_57_n_0;
  wire ARG__8_i_58_n_0;
  wire ARG__8_i_59_n_0;
  wire ARG__8_i_5_n_0;
  wire ARG__8_i_60_n_0;
  wire ARG__8_i_61_n_0;
  wire ARG__8_i_62_n_0;
  wire ARG__8_i_63_n_0;
  wire ARG__8_i_64_n_0;
  wire ARG__8_i_65_n_0;
  wire ARG__8_i_66_n_0;
  wire ARG__8_i_67_n_0;
  wire ARG__8_i_68_n_0;
  wire ARG__8_i_69_n_0;
  wire ARG__8_i_6_n_0;
  wire ARG__8_i_70_n_0;
  wire ARG__8_i_71_n_0;
  wire ARG__8_i_72_n_0;
  wire ARG__8_i_73_n_0;
  wire ARG__8_i_74_n_0;
  wire ARG__8_i_75_n_0;
  wire ARG__8_i_76_n_0;
  wire ARG__8_i_7_n_0;
  wire ARG__8_i_8_n_0;
  wire ARG__8_i_9_n_0;
  wire ARG__8_n_100;
  wire ARG__8_n_101;
  wire ARG__8_n_102;
  wire ARG__8_n_103;
  wire ARG__8_n_104;
  wire ARG__8_n_105;
  wire ARG__8_n_74;
  wire ARG__8_n_75;
  wire ARG__8_n_76;
  wire ARG__8_n_77;
  wire ARG__8_n_78;
  wire ARG__8_n_79;
  wire ARG__8_n_80;
  wire ARG__8_n_81;
  wire ARG__8_n_82;
  wire ARG__8_n_83;
  wire ARG__8_n_84;
  wire ARG__8_n_85;
  wire ARG__8_n_86;
  wire ARG__8_n_87;
  wire ARG__8_n_88;
  wire ARG__8_n_89;
  wire ARG__8_n_90;
  wire ARG__8_n_91;
  wire ARG__8_n_92;
  wire ARG__8_n_93;
  wire ARG__8_n_94;
  wire ARG__8_n_95;
  wire ARG__8_n_96;
  wire ARG__8_n_97;
  wire ARG__8_n_98;
  wire ARG__8_n_99;
  wire ARG__9_i_1_n_0;
  wire ARG__9_i_2_n_0;
  wire ARG__9_n_100;
  wire ARG__9_n_101;
  wire ARG__9_n_102;
  wire ARG__9_n_103;
  wire ARG__9_n_104;
  wire ARG__9_n_105;
  wire ARG__9_n_74;
  wire ARG__9_n_75;
  wire ARG__9_n_76;
  wire ARG__9_n_77;
  wire ARG__9_n_78;
  wire ARG__9_n_79;
  wire ARG__9_n_80;
  wire ARG__9_n_81;
  wire ARG__9_n_82;
  wire ARG__9_n_83;
  wire ARG__9_n_84;
  wire ARG__9_n_85;
  wire ARG__9_n_86;
  wire ARG__9_n_87;
  wire ARG__9_n_88;
  wire ARG__9_n_89;
  wire ARG__9_n_90;
  wire ARG__9_n_91;
  wire ARG__9_n_92;
  wire ARG__9_n_93;
  wire ARG__9_n_94;
  wire ARG__9_n_95;
  wire ARG__9_n_96;
  wire ARG__9_n_97;
  wire ARG__9_n_98;
  wire ARG__9_n_99;
  wire ARG_i_1__1_n_0;
  wire ARG_n_100;
  wire ARG_n_101;
  wire ARG_n_102;
  wire ARG_n_103;
  wire ARG_n_104;
  wire ARG_n_105;
  wire ARG_n_74;
  wire ARG_n_75;
  wire ARG_n_76;
  wire ARG_n_77;
  wire ARG_n_78;
  wire ARG_n_79;
  wire ARG_n_80;
  wire ARG_n_81;
  wire ARG_n_82;
  wire ARG_n_83;
  wire ARG_n_84;
  wire ARG_n_85;
  wire ARG_n_86;
  wire ARG_n_87;
  wire ARG_n_88;
  wire ARG_n_89;
  wire ARG_n_90;
  wire ARG_n_91;
  wire ARG_n_92;
  wire ARG_n_93;
  wire ARG_n_94;
  wire ARG_n_95;
  wire ARG_n_96;
  wire ARG_n_97;
  wire ARG_n_98;
  wire ARG_n_99;
  wire [15:0]B;
  wire [15:0]B_0;
  wire [63:0]D;
  wire \NUM_OF_NEURONS_VAR[0]_i_1_n_0 ;
  wire \NUM_OF_NEURONS_VAR[1]_i_1_n_0 ;
  wire [1:0]\NUM_OF_NEURONS_VAR_reg[1]_0 ;
  wire [3:0]Q;
  wire [3:0]S;
  wire [31:0]data_out_test;
  wire \delta_out[0]_i_1_n_0 ;
  wire \delta_out[0]_i_2_n_0 ;
  wire \delta_out[0]_i_3_n_0 ;
  wire \delta_out[0]_i_4_n_0 ;
  wire \delta_out[0]_i_5_n_0 ;
  wire \delta_out[0]_i_6_n_0 ;
  wire \delta_out[0]_i_7_n_0 ;
  wire \delta_out[15]_i_1_n_0 ;
  wire \delta_out[16]_i_1_n_0 ;
  wire \delta_out[16]_i_2_n_0 ;
  wire \delta_out[16]_i_3_n_0 ;
  wire \delta_out[16]_i_4_n_0 ;
  wire \delta_out[16]_i_5_n_0 ;
  wire \delta_out[16]_i_6_n_0 ;
  wire \delta_out[16]_i_7_n_0 ;
  wire \delta_out[17]_i_11_n_0 ;
  wire \delta_out[17]_i_12_n_0 ;
  wire \delta_out[17]_i_17_n_0 ;
  wire \delta_out[17]_i_18_n_0 ;
  wire \delta_out[17]_i_1_n_0 ;
  wire \delta_out[17]_i_20_n_0 ;
  wire \delta_out[17]_i_21_n_0 ;
  wire \delta_out[17]_i_22_n_0 ;
  wire \delta_out[17]_i_23_n_0 ;
  wire \delta_out[17]_i_24_n_0 ;
  wire \delta_out[17]_i_25_n_0 ;
  wire \delta_out[17]_i_27_n_0 ;
  wire \delta_out[17]_i_28_n_0 ;
  wire \delta_out[17]_i_29_n_0 ;
  wire \delta_out[17]_i_2_n_0 ;
  wire \delta_out[17]_i_30_n_0 ;
  wire \delta_out[17]_i_31_n_0 ;
  wire \delta_out[17]_i_32_n_0 ;
  wire \delta_out[17]_i_33_n_0 ;
  wire \delta_out[17]_i_34_n_0 ;
  wire \delta_out[17]_i_35_n_0 ;
  wire \delta_out[17]_i_36_n_0 ;
  wire \delta_out[17]_i_37_n_0 ;
  wire \delta_out[17]_i_38_n_0 ;
  wire \delta_out[17]_i_39_n_0 ;
  wire \delta_out[17]_i_3_n_0 ;
  wire \delta_out[17]_i_40_n_0 ;
  wire \delta_out[17]_i_41_n_0 ;
  wire \delta_out[17]_i_42_n_0 ;
  wire \delta_out[17]_i_43_n_0 ;
  wire \delta_out[17]_i_44_n_0 ;
  wire \delta_out[17]_i_45_n_0 ;
  wire \delta_out[17]_i_46_n_0 ;
  wire \delta_out[17]_i_47_n_0 ;
  wire \delta_out[17]_i_48_n_0 ;
  wire \delta_out[17]_i_49_n_0 ;
  wire \delta_out[17]_i_4_n_0 ;
  wire \delta_out[17]_i_50_n_0 ;
  wire \delta_out[17]_i_51_n_0 ;
  wire \delta_out[17]_i_52_n_0 ;
  wire \delta_out[17]_i_53_n_0 ;
  wire \delta_out[17]_i_5_n_0 ;
  wire \delta_out[17]_i_6_n_0 ;
  wire \delta_out[17]_i_7_n_0 ;
  wire \delta_out[17]_i_8_n_0 ;
  wire \delta_out[1]_i_11_n_0 ;
  wire \delta_out[1]_i_12_n_0 ;
  wire \delta_out[1]_i_17_n_0 ;
  wire \delta_out[1]_i_18_n_0 ;
  wire \delta_out[1]_i_1_n_0 ;
  wire \delta_out[1]_i_20_n_0 ;
  wire \delta_out[1]_i_21_n_0 ;
  wire \delta_out[1]_i_22_n_0 ;
  wire \delta_out[1]_i_23_n_0 ;
  wire \delta_out[1]_i_24_n_0 ;
  wire \delta_out[1]_i_25_n_0 ;
  wire \delta_out[1]_i_27_n_0 ;
  wire \delta_out[1]_i_28_n_0 ;
  wire \delta_out[1]_i_29_n_0 ;
  wire \delta_out[1]_i_2_n_0 ;
  wire \delta_out[1]_i_30_n_0 ;
  wire \delta_out[1]_i_31_n_0 ;
  wire \delta_out[1]_i_32_n_0 ;
  wire \delta_out[1]_i_33_n_0 ;
  wire \delta_out[1]_i_34_n_0 ;
  wire \delta_out[1]_i_35_n_0 ;
  wire \delta_out[1]_i_36_n_0 ;
  wire \delta_out[1]_i_37_n_0 ;
  wire \delta_out[1]_i_38_n_0 ;
  wire \delta_out[1]_i_39_n_0 ;
  wire \delta_out[1]_i_3_n_0 ;
  wire \delta_out[1]_i_40_n_0 ;
  wire \delta_out[1]_i_41_n_0 ;
  wire \delta_out[1]_i_42_n_0 ;
  wire \delta_out[1]_i_43_n_0 ;
  wire \delta_out[1]_i_44_n_0 ;
  wire \delta_out[1]_i_45_n_0 ;
  wire \delta_out[1]_i_46_n_0 ;
  wire \delta_out[1]_i_47_n_0 ;
  wire \delta_out[1]_i_48_n_0 ;
  wire \delta_out[1]_i_49_n_0 ;
  wire \delta_out[1]_i_4_n_0 ;
  wire \delta_out[1]_i_50_n_0 ;
  wire \delta_out[1]_i_51_n_0 ;
  wire \delta_out[1]_i_52_n_0 ;
  wire \delta_out[1]_i_53_n_0 ;
  wire \delta_out[1]_i_5_n_0 ;
  wire \delta_out[1]_i_6_n_0 ;
  wire \delta_out[1]_i_7_n_0 ;
  wire \delta_out[1]_i_8_n_0 ;
  wire \delta_out[31]_i_1_n_0 ;
  wire \delta_out_reg[17]_i_10_n_0 ;
  wire \delta_out_reg[17]_i_10_n_1 ;
  wire \delta_out_reg[17]_i_10_n_2 ;
  wire \delta_out_reg[17]_i_10_n_3 ;
  wire \delta_out_reg[17]_i_10_n_4 ;
  wire \delta_out_reg[17]_i_13_n_0 ;
  wire \delta_out_reg[17]_i_13_n_1 ;
  wire \delta_out_reg[17]_i_13_n_2 ;
  wire \delta_out_reg[17]_i_13_n_3 ;
  wire \delta_out_reg[17]_i_13_n_4 ;
  wire \delta_out_reg[17]_i_13_n_5 ;
  wire \delta_out_reg[17]_i_13_n_6 ;
  wire \delta_out_reg[17]_i_13_n_7 ;
  wire \delta_out_reg[17]_i_14_n_0 ;
  wire \delta_out_reg[17]_i_14_n_1 ;
  wire \delta_out_reg[17]_i_14_n_2 ;
  wire \delta_out_reg[17]_i_14_n_3 ;
  wire \delta_out_reg[17]_i_14_n_4 ;
  wire \delta_out_reg[17]_i_14_n_5 ;
  wire \delta_out_reg[17]_i_14_n_6 ;
  wire \delta_out_reg[17]_i_14_n_7 ;
  wire \delta_out_reg[17]_i_15_n_0 ;
  wire \delta_out_reg[17]_i_15_n_1 ;
  wire \delta_out_reg[17]_i_15_n_2 ;
  wire \delta_out_reg[17]_i_15_n_3 ;
  wire \delta_out_reg[17]_i_15_n_4 ;
  wire \delta_out_reg[17]_i_15_n_5 ;
  wire \delta_out_reg[17]_i_15_n_6 ;
  wire \delta_out_reg[17]_i_15_n_7 ;
  wire \delta_out_reg[17]_i_16_n_0 ;
  wire \delta_out_reg[17]_i_16_n_1 ;
  wire \delta_out_reg[17]_i_16_n_2 ;
  wire \delta_out_reg[17]_i_16_n_3 ;
  wire \delta_out_reg[17]_i_16_n_4 ;
  wire \delta_out_reg[17]_i_16_n_5 ;
  wire \delta_out_reg[17]_i_16_n_6 ;
  wire \delta_out_reg[17]_i_16_n_7 ;
  wire \delta_out_reg[17]_i_19_n_1 ;
  wire \delta_out_reg[17]_i_19_n_2 ;
  wire \delta_out_reg[17]_i_19_n_3 ;
  wire \delta_out_reg[17]_i_19_n_4 ;
  wire \delta_out_reg[17]_i_19_n_5 ;
  wire \delta_out_reg[17]_i_19_n_6 ;
  wire \delta_out_reg[17]_i_19_n_7 ;
  wire \delta_out_reg[17]_i_26_n_0 ;
  wire \delta_out_reg[17]_i_26_n_1 ;
  wire \delta_out_reg[17]_i_26_n_2 ;
  wire \delta_out_reg[17]_i_26_n_3 ;
  wire \delta_out_reg[17]_i_9_n_0 ;
  wire \delta_out_reg[17]_i_9_n_1 ;
  wire \delta_out_reg[17]_i_9_n_2 ;
  wire \delta_out_reg[17]_i_9_n_3 ;
  wire \delta_out_reg[17]_i_9_n_4 ;
  wire \delta_out_reg[17]_i_9_n_5 ;
  wire \delta_out_reg[17]_i_9_n_6 ;
  wire \delta_out_reg[17]_i_9_n_7 ;
  wire \delta_out_reg[1]_i_10_n_0 ;
  wire \delta_out_reg[1]_i_10_n_1 ;
  wire \delta_out_reg[1]_i_10_n_2 ;
  wire \delta_out_reg[1]_i_10_n_3 ;
  wire \delta_out_reg[1]_i_10_n_4 ;
  wire \delta_out_reg[1]_i_13_n_0 ;
  wire \delta_out_reg[1]_i_13_n_1 ;
  wire \delta_out_reg[1]_i_13_n_2 ;
  wire \delta_out_reg[1]_i_13_n_3 ;
  wire \delta_out_reg[1]_i_13_n_4 ;
  wire \delta_out_reg[1]_i_13_n_5 ;
  wire \delta_out_reg[1]_i_13_n_6 ;
  wire \delta_out_reg[1]_i_13_n_7 ;
  wire \delta_out_reg[1]_i_14_n_0 ;
  wire \delta_out_reg[1]_i_14_n_1 ;
  wire \delta_out_reg[1]_i_14_n_2 ;
  wire \delta_out_reg[1]_i_14_n_3 ;
  wire \delta_out_reg[1]_i_14_n_4 ;
  wire \delta_out_reg[1]_i_14_n_5 ;
  wire \delta_out_reg[1]_i_14_n_6 ;
  wire \delta_out_reg[1]_i_14_n_7 ;
  wire \delta_out_reg[1]_i_15_n_0 ;
  wire \delta_out_reg[1]_i_15_n_1 ;
  wire \delta_out_reg[1]_i_15_n_2 ;
  wire \delta_out_reg[1]_i_15_n_3 ;
  wire \delta_out_reg[1]_i_15_n_4 ;
  wire \delta_out_reg[1]_i_15_n_5 ;
  wire \delta_out_reg[1]_i_15_n_6 ;
  wire \delta_out_reg[1]_i_15_n_7 ;
  wire \delta_out_reg[1]_i_16_n_0 ;
  wire \delta_out_reg[1]_i_16_n_1 ;
  wire \delta_out_reg[1]_i_16_n_2 ;
  wire \delta_out_reg[1]_i_16_n_3 ;
  wire \delta_out_reg[1]_i_16_n_4 ;
  wire \delta_out_reg[1]_i_16_n_5 ;
  wire \delta_out_reg[1]_i_16_n_6 ;
  wire \delta_out_reg[1]_i_16_n_7 ;
  wire \delta_out_reg[1]_i_19_n_1 ;
  wire \delta_out_reg[1]_i_19_n_2 ;
  wire \delta_out_reg[1]_i_19_n_3 ;
  wire \delta_out_reg[1]_i_19_n_4 ;
  wire \delta_out_reg[1]_i_19_n_5 ;
  wire \delta_out_reg[1]_i_19_n_6 ;
  wire \delta_out_reg[1]_i_19_n_7 ;
  wire \delta_out_reg[1]_i_26_n_0 ;
  wire \delta_out_reg[1]_i_26_n_1 ;
  wire \delta_out_reg[1]_i_26_n_2 ;
  wire \delta_out_reg[1]_i_26_n_3 ;
  wire \delta_out_reg[1]_i_9_n_0 ;
  wire \delta_out_reg[1]_i_9_n_1 ;
  wire \delta_out_reg[1]_i_9_n_2 ;
  wire \delta_out_reg[1]_i_9_n_3 ;
  wire \delta_out_reg[1]_i_9_n_4 ;
  wire \delta_out_reg[1]_i_9_n_5 ;
  wire \delta_out_reg[1]_i_9_n_6 ;
  wire \delta_out_reg[1]_i_9_n_7 ;
  wire [31:0]\delta_out_reg[31]_0 ;
  wire [31:0]\deltas_reg[0][15]_0 ;
  wire [15:0]\deltas_reg[0]_3 ;
  wire [15:0]\deltas_reg[1]_2 ;
  wire [31:0]\goals_temp_reg[0][15]_0 ;
  wire [15:0]\goals_temp_reg[0]_5 ;
  wire [15:0]\goals_temp_reg[1]_1 ;
  wire if_end;
  wire [15:0]\ind_back_calc_reg[0] ;
  wire \inputs_before[0]_9 ;
  wire \inputs_before[1]_8 ;
  wire [15:0]\inputs_before_reg[0]_7 ;
  wire [2:0]\inputs_before_reg[1][0]_0 ;
  wire [15:0]\inputs_before_reg[1]_6 ;
  wire [8:8]\inputs_before_reg[2]_12 ;
  wire [31:0]inputs_in;
  wire [15:0]\inputs_temp_reg[0]_4 ;
  wire [15:0]\inputs_temp_reg[1]_0 ;
  wire [31:0]outputs;
  wire [31:0]p_0_out;
  wire s00_axi_aclk;
  wire [15:0]w_inputs_pop2;
  wire [3:0]\w_inputs_pop_reg[0]_i_1_0 ;
  wire \w_inputs_pop_reg[11]_i_2_n_0 ;
  wire \w_inputs_pop_reg[11]_i_2_n_1 ;
  wire \w_inputs_pop_reg[11]_i_2_n_2 ;
  wire \w_inputs_pop_reg[11]_i_2_n_3 ;
  wire \w_inputs_pop_reg[11]_i_2_n_4 ;
  wire \w_inputs_pop_reg[11]_i_2_n_5 ;
  wire \w_inputs_pop_reg[11]_i_2_n_6 ;
  wire \w_inputs_pop_reg[11]_i_2_n_7 ;
  wire [3:0]\w_inputs_pop_reg[12]_i_1_0 ;
  wire \w_inputs_pop_reg[15]_i_2_n_1 ;
  wire \w_inputs_pop_reg[15]_i_2_n_2 ;
  wire \w_inputs_pop_reg[15]_i_2_n_3 ;
  wire \w_inputs_pop_reg[15]_i_2_n_4 ;
  wire \w_inputs_pop_reg[15]_i_2_n_5 ;
  wire \w_inputs_pop_reg[15]_i_2_n_6 ;
  wire \w_inputs_pop_reg[15]_i_2_n_7 ;
  wire [3:0]\w_inputs_pop_reg[16]_i_1_0 ;
  wire [3:0]\w_inputs_pop_reg[20]_i_1_0 ;
  wire [3:0]\w_inputs_pop_reg[24]_i_1_0 ;
  wire [3:0]\w_inputs_pop_reg[28]_i_1_0 ;
  wire \w_inputs_pop_reg[35]_i_2_n_0 ;
  wire \w_inputs_pop_reg[35]_i_2_n_1 ;
  wire \w_inputs_pop_reg[35]_i_2_n_2 ;
  wire \w_inputs_pop_reg[35]_i_2_n_3 ;
  wire \w_inputs_pop_reg[35]_i_2_n_4 ;
  wire \w_inputs_pop_reg[35]_i_2_n_5 ;
  wire \w_inputs_pop_reg[35]_i_2_n_6 ;
  wire \w_inputs_pop_reg[35]_i_2_n_7 ;
  wire \w_inputs_pop_reg[39]_i_2_n_0 ;
  wire \w_inputs_pop_reg[39]_i_2_n_1 ;
  wire \w_inputs_pop_reg[39]_i_2_n_2 ;
  wire \w_inputs_pop_reg[39]_i_2_n_3 ;
  wire \w_inputs_pop_reg[39]_i_2_n_4 ;
  wire \w_inputs_pop_reg[39]_i_2_n_5 ;
  wire \w_inputs_pop_reg[39]_i_2_n_6 ;
  wire \w_inputs_pop_reg[39]_i_2_n_7 ;
  wire \w_inputs_pop_reg[3]_i_2_n_0 ;
  wire \w_inputs_pop_reg[3]_i_2_n_1 ;
  wire \w_inputs_pop_reg[3]_i_2_n_2 ;
  wire \w_inputs_pop_reg[3]_i_2_n_3 ;
  wire \w_inputs_pop_reg[3]_i_2_n_4 ;
  wire \w_inputs_pop_reg[3]_i_2_n_5 ;
  wire \w_inputs_pop_reg[3]_i_2_n_6 ;
  wire \w_inputs_pop_reg[3]_i_2_n_7 ;
  wire \w_inputs_pop_reg[43]_i_2_n_0 ;
  wire \w_inputs_pop_reg[43]_i_2_n_1 ;
  wire \w_inputs_pop_reg[43]_i_2_n_2 ;
  wire \w_inputs_pop_reg[43]_i_2_n_3 ;
  wire \w_inputs_pop_reg[43]_i_2_n_4 ;
  wire \w_inputs_pop_reg[43]_i_2_n_5 ;
  wire \w_inputs_pop_reg[43]_i_2_n_6 ;
  wire \w_inputs_pop_reg[43]_i_2_n_7 ;
  wire \w_inputs_pop_reg[47]_i_3_n_1 ;
  wire \w_inputs_pop_reg[47]_i_3_n_2 ;
  wire \w_inputs_pop_reg[47]_i_3_n_3 ;
  wire \w_inputs_pop_reg[47]_i_3_n_4 ;
  wire \w_inputs_pop_reg[47]_i_3_n_5 ;
  wire \w_inputs_pop_reg[47]_i_3_n_6 ;
  wire \w_inputs_pop_reg[47]_i_3_n_7 ;
  wire [3:0]\w_inputs_pop_reg[4]_i_1_0 ;
  wire \w_inputs_pop_reg[51]_i_2_n_0 ;
  wire \w_inputs_pop_reg[51]_i_2_n_1 ;
  wire \w_inputs_pop_reg[51]_i_2_n_2 ;
  wire \w_inputs_pop_reg[51]_i_2_n_3 ;
  wire \w_inputs_pop_reg[51]_i_2_n_4 ;
  wire \w_inputs_pop_reg[51]_i_2_n_5 ;
  wire \w_inputs_pop_reg[51]_i_2_n_6 ;
  wire \w_inputs_pop_reg[51]_i_2_n_7 ;
  wire [3:0]\w_inputs_pop_reg[52]_i_1_0 ;
  wire \w_inputs_pop_reg[55]_i_2_n_0 ;
  wire \w_inputs_pop_reg[55]_i_2_n_1 ;
  wire \w_inputs_pop_reg[55]_i_2_n_2 ;
  wire \w_inputs_pop_reg[55]_i_2_n_3 ;
  wire \w_inputs_pop_reg[55]_i_2_n_4 ;
  wire \w_inputs_pop_reg[55]_i_2_n_5 ;
  wire \w_inputs_pop_reg[55]_i_2_n_6 ;
  wire \w_inputs_pop_reg[55]_i_2_n_7 ;
  wire [3:0]\w_inputs_pop_reg[56]_i_1_0 ;
  wire \w_inputs_pop_reg[59]_i_2_n_0 ;
  wire \w_inputs_pop_reg[59]_i_2_n_1 ;
  wire \w_inputs_pop_reg[59]_i_2_n_2 ;
  wire \w_inputs_pop_reg[59]_i_2_n_3 ;
  wire \w_inputs_pop_reg[59]_i_2_n_4 ;
  wire \w_inputs_pop_reg[59]_i_2_n_5 ;
  wire \w_inputs_pop_reg[59]_i_2_n_6 ;
  wire \w_inputs_pop_reg[59]_i_2_n_7 ;
  wire [3:0]\w_inputs_pop_reg[60]_i_1_0 ;
  wire \w_inputs_pop_reg[63]_i_3_n_1 ;
  wire \w_inputs_pop_reg[63]_i_3_n_2 ;
  wire \w_inputs_pop_reg[63]_i_3_n_3 ;
  wire \w_inputs_pop_reg[63]_i_3_n_4 ;
  wire \w_inputs_pop_reg[63]_i_3_n_5 ;
  wire \w_inputs_pop_reg[63]_i_3_n_6 ;
  wire \w_inputs_pop_reg[63]_i_3_n_7 ;
  wire [3:0]\w_inputs_pop_reg[64]_i_1 ;
  wire \w_inputs_pop_reg[67]_i_3_n_0 ;
  wire \w_inputs_pop_reg[67]_i_3_n_1 ;
  wire \w_inputs_pop_reg[67]_i_3_n_2 ;
  wire \w_inputs_pop_reg[67]_i_3_n_3 ;
  wire [3:0]\w_inputs_pop_reg[68]_i_1 ;
  wire \w_inputs_pop_reg[71]_i_3_n_0 ;
  wire \w_inputs_pop_reg[71]_i_3_n_1 ;
  wire \w_inputs_pop_reg[71]_i_3_n_2 ;
  wire \w_inputs_pop_reg[71]_i_3_n_3 ;
  wire [3:0]\w_inputs_pop_reg[72]_i_1 ;
  wire \w_inputs_pop_reg[75]_i_3_n_0 ;
  wire \w_inputs_pop_reg[75]_i_3_n_1 ;
  wire \w_inputs_pop_reg[75]_i_3_n_2 ;
  wire \w_inputs_pop_reg[75]_i_3_n_3 ;
  wire [3:0]\w_inputs_pop_reg[76]_i_1 ;
  wire \w_inputs_pop_reg[79]_i_3_n_1 ;
  wire \w_inputs_pop_reg[79]_i_3_n_2 ;
  wire \w_inputs_pop_reg[79]_i_3_n_3 ;
  wire \w_inputs_pop_reg[7]_i_2_n_0 ;
  wire \w_inputs_pop_reg[7]_i_2_n_1 ;
  wire \w_inputs_pop_reg[7]_i_2_n_2 ;
  wire \w_inputs_pop_reg[7]_i_2_n_3 ;
  wire \w_inputs_pop_reg[7]_i_2_n_4 ;
  wire \w_inputs_pop_reg[7]_i_2_n_5 ;
  wire \w_inputs_pop_reg[7]_i_2_n_6 ;
  wire \w_inputs_pop_reg[7]_i_2_n_7 ;
  wire [3:0]\w_inputs_pop_reg[8]_i_1_0 ;
  wire [1:0]\w_inputs_temp_reg[16] ;
  wire \w_vector2[0]_11 ;
  wire \w_vector2[1]_10 ;
  wire \w_vector[0][0]_i_1_n_0 ;
  wire \w_vector[0][0]_i_2_n_0 ;
  wire \w_vector[0][0]_i_3_n_0 ;
  wire \w_vector[0][0]_i_4_n_0 ;
  wire \w_vector[0][0]_i_5_n_0 ;
  wire \w_vector[0][0]_i_6_n_0 ;
  wire \w_vector[0][0]_i_7_n_0 ;
  wire \w_vector[0][15]_i_1_n_0 ;
  wire \w_vector[0][1]_i_11_n_0 ;
  wire \w_vector[0][1]_i_12_n_0 ;
  wire \w_vector[0][1]_i_17_n_0 ;
  wire \w_vector[0][1]_i_18_n_0 ;
  wire \w_vector[0][1]_i_1_n_0 ;
  wire \w_vector[0][1]_i_20_n_0 ;
  wire \w_vector[0][1]_i_21_n_0 ;
  wire \w_vector[0][1]_i_22_n_0 ;
  wire \w_vector[0][1]_i_23_n_0 ;
  wire \w_vector[0][1]_i_24_n_0 ;
  wire \w_vector[0][1]_i_25_n_0 ;
  wire \w_vector[0][1]_i_27_n_0 ;
  wire \w_vector[0][1]_i_28_n_0 ;
  wire \w_vector[0][1]_i_29_n_0 ;
  wire \w_vector[0][1]_i_2_n_0 ;
  wire \w_vector[0][1]_i_30_n_0 ;
  wire \w_vector[0][1]_i_31_n_0 ;
  wire \w_vector[0][1]_i_32_n_0 ;
  wire \w_vector[0][1]_i_33_n_0 ;
  wire \w_vector[0][1]_i_34_n_0 ;
  wire \w_vector[0][1]_i_35_n_0 ;
  wire \w_vector[0][1]_i_36_n_0 ;
  wire \w_vector[0][1]_i_37_n_0 ;
  wire \w_vector[0][1]_i_38_n_0 ;
  wire \w_vector[0][1]_i_39_n_0 ;
  wire \w_vector[0][1]_i_3_n_0 ;
  wire \w_vector[0][1]_i_40_n_0 ;
  wire \w_vector[0][1]_i_41_n_0 ;
  wire \w_vector[0][1]_i_42_n_0 ;
  wire \w_vector[0][1]_i_43_n_0 ;
  wire \w_vector[0][1]_i_44_n_0 ;
  wire \w_vector[0][1]_i_45_n_0 ;
  wire \w_vector[0][1]_i_46_n_0 ;
  wire \w_vector[0][1]_i_47_n_0 ;
  wire \w_vector[0][1]_i_48_n_0 ;
  wire \w_vector[0][1]_i_49_n_0 ;
  wire \w_vector[0][1]_i_4_n_0 ;
  wire \w_vector[0][1]_i_50_n_0 ;
  wire \w_vector[0][1]_i_51_n_0 ;
  wire \w_vector[0][1]_i_52_n_0 ;
  wire \w_vector[0][1]_i_53_n_0 ;
  wire \w_vector[0][1]_i_5_n_0 ;
  wire \w_vector[0][1]_i_6_n_0 ;
  wire \w_vector[0][1]_i_7_n_0 ;
  wire \w_vector[0][1]_i_8_n_0 ;
  wire \w_vector[1][0]_i_1_n_0 ;
  wire \w_vector[1][0]_i_2_n_0 ;
  wire \w_vector[1][0]_i_3_n_0 ;
  wire \w_vector[1][0]_i_4_n_0 ;
  wire \w_vector[1][0]_i_5_n_0 ;
  wire \w_vector[1][0]_i_6_n_0 ;
  wire \w_vector[1][0]_i_7_n_0 ;
  wire \w_vector[1][15]_i_1_n_0 ;
  wire \w_vector[1][1]_i_11_n_0 ;
  wire \w_vector[1][1]_i_12_n_0 ;
  wire \w_vector[1][1]_i_17_n_0 ;
  wire \w_vector[1][1]_i_18_n_0 ;
  wire \w_vector[1][1]_i_1_n_0 ;
  wire \w_vector[1][1]_i_20_n_0 ;
  wire \w_vector[1][1]_i_21_n_0 ;
  wire \w_vector[1][1]_i_22_n_0 ;
  wire \w_vector[1][1]_i_23_n_0 ;
  wire \w_vector[1][1]_i_24_n_0 ;
  wire \w_vector[1][1]_i_25_n_0 ;
  wire \w_vector[1][1]_i_27_n_0 ;
  wire \w_vector[1][1]_i_28_n_0 ;
  wire \w_vector[1][1]_i_29_n_0 ;
  wire \w_vector[1][1]_i_2_n_0 ;
  wire \w_vector[1][1]_i_30_n_0 ;
  wire \w_vector[1][1]_i_31_n_0 ;
  wire \w_vector[1][1]_i_32_n_0 ;
  wire \w_vector[1][1]_i_33_n_0 ;
  wire \w_vector[1][1]_i_34_n_0 ;
  wire \w_vector[1][1]_i_35_n_0 ;
  wire \w_vector[1][1]_i_36_n_0 ;
  wire \w_vector[1][1]_i_37_n_0 ;
  wire \w_vector[1][1]_i_38_n_0 ;
  wire \w_vector[1][1]_i_39_n_0 ;
  wire \w_vector[1][1]_i_3_n_0 ;
  wire \w_vector[1][1]_i_40_n_0 ;
  wire \w_vector[1][1]_i_41_n_0 ;
  wire \w_vector[1][1]_i_42_n_0 ;
  wire \w_vector[1][1]_i_43_n_0 ;
  wire \w_vector[1][1]_i_44_n_0 ;
  wire \w_vector[1][1]_i_45_n_0 ;
  wire \w_vector[1][1]_i_46_n_0 ;
  wire \w_vector[1][1]_i_47_n_0 ;
  wire \w_vector[1][1]_i_48_n_0 ;
  wire \w_vector[1][1]_i_49_n_0 ;
  wire \w_vector[1][1]_i_4_n_0 ;
  wire \w_vector[1][1]_i_50_n_0 ;
  wire \w_vector[1][1]_i_51_n_0 ;
  wire \w_vector[1][1]_i_52_n_0 ;
  wire \w_vector[1][1]_i_53_n_0 ;
  wire \w_vector[1][1]_i_5_n_0 ;
  wire \w_vector[1][1]_i_6_n_0 ;
  wire \w_vector[1][1]_i_7_n_0 ;
  wire \w_vector[1][1]_i_8_n_0 ;
  wire \w_vector[3][0]_i_1_n_0 ;
  wire \w_vector[3][0]_i_2_n_0 ;
  wire \w_vector[3][0]_i_3_n_0 ;
  wire \w_vector[3][0]_i_4_n_0 ;
  wire \w_vector[3][0]_i_5_n_0 ;
  wire \w_vector[3][0]_i_6_n_0 ;
  wire \w_vector[3][0]_i_7_n_0 ;
  wire \w_vector[3][15]_i_1_n_0 ;
  wire \w_vector[3][1]_i_11_n_0 ;
  wire \w_vector[3][1]_i_12_n_0 ;
  wire \w_vector[3][1]_i_17_n_0 ;
  wire \w_vector[3][1]_i_18_n_0 ;
  wire \w_vector[3][1]_i_1_n_0 ;
  wire \w_vector[3][1]_i_20_n_0 ;
  wire \w_vector[3][1]_i_21_n_0 ;
  wire \w_vector[3][1]_i_22_n_0 ;
  wire \w_vector[3][1]_i_23_n_0 ;
  wire \w_vector[3][1]_i_24_n_0 ;
  wire \w_vector[3][1]_i_25_n_0 ;
  wire \w_vector[3][1]_i_27_n_0 ;
  wire \w_vector[3][1]_i_28_n_0 ;
  wire \w_vector[3][1]_i_29_n_0 ;
  wire \w_vector[3][1]_i_2_n_0 ;
  wire \w_vector[3][1]_i_30_n_0 ;
  wire \w_vector[3][1]_i_31_n_0 ;
  wire \w_vector[3][1]_i_32_n_0 ;
  wire \w_vector[3][1]_i_33_n_0 ;
  wire \w_vector[3][1]_i_34_n_0 ;
  wire \w_vector[3][1]_i_35_n_0 ;
  wire \w_vector[3][1]_i_36_n_0 ;
  wire \w_vector[3][1]_i_37_n_0 ;
  wire \w_vector[3][1]_i_38_n_0 ;
  wire \w_vector[3][1]_i_39_n_0 ;
  wire \w_vector[3][1]_i_3_n_0 ;
  wire \w_vector[3][1]_i_40_n_0 ;
  wire \w_vector[3][1]_i_41_n_0 ;
  wire \w_vector[3][1]_i_42_n_0 ;
  wire \w_vector[3][1]_i_43_n_0 ;
  wire \w_vector[3][1]_i_44_n_0 ;
  wire \w_vector[3][1]_i_45_n_0 ;
  wire \w_vector[3][1]_i_46_n_0 ;
  wire \w_vector[3][1]_i_47_n_0 ;
  wire \w_vector[3][1]_i_48_n_0 ;
  wire \w_vector[3][1]_i_49_n_0 ;
  wire \w_vector[3][1]_i_4_n_0 ;
  wire \w_vector[3][1]_i_50_n_0 ;
  wire \w_vector[3][1]_i_51_n_0 ;
  wire \w_vector[3][1]_i_52_n_0 ;
  wire \w_vector[3][1]_i_53_n_0 ;
  wire \w_vector[3][1]_i_5_n_0 ;
  wire \w_vector[3][1]_i_6_n_0 ;
  wire \w_vector[3][1]_i_7_n_0 ;
  wire \w_vector[3][1]_i_8_n_0 ;
  wire \w_vector[4][0]_i_1_n_0 ;
  wire \w_vector[4][0]_i_2_n_0 ;
  wire \w_vector[4][0]_i_3_n_0 ;
  wire \w_vector[4][0]_i_4_n_0 ;
  wire \w_vector[4][0]_i_5_n_0 ;
  wire \w_vector[4][0]_i_6_n_0 ;
  wire \w_vector[4][0]_i_7_n_0 ;
  wire \w_vector[4][15]_i_1_n_0 ;
  wire \w_vector[4][1]_i_11_n_0 ;
  wire \w_vector[4][1]_i_12_n_0 ;
  wire \w_vector[4][1]_i_17_n_0 ;
  wire \w_vector[4][1]_i_18_n_0 ;
  wire \w_vector[4][1]_i_1_n_0 ;
  wire \w_vector[4][1]_i_20_n_0 ;
  wire \w_vector[4][1]_i_21_n_0 ;
  wire \w_vector[4][1]_i_22_n_0 ;
  wire \w_vector[4][1]_i_23_n_0 ;
  wire \w_vector[4][1]_i_24_n_0 ;
  wire \w_vector[4][1]_i_25_n_0 ;
  wire \w_vector[4][1]_i_27_n_0 ;
  wire \w_vector[4][1]_i_28_n_0 ;
  wire \w_vector[4][1]_i_29_n_0 ;
  wire \w_vector[4][1]_i_2_n_0 ;
  wire \w_vector[4][1]_i_30_n_0 ;
  wire \w_vector[4][1]_i_31_n_0 ;
  wire \w_vector[4][1]_i_32_n_0 ;
  wire \w_vector[4][1]_i_33_n_0 ;
  wire \w_vector[4][1]_i_34_n_0 ;
  wire \w_vector[4][1]_i_35_n_0 ;
  wire \w_vector[4][1]_i_36_n_0 ;
  wire \w_vector[4][1]_i_37_n_0 ;
  wire \w_vector[4][1]_i_38_n_0 ;
  wire \w_vector[4][1]_i_39_n_0 ;
  wire \w_vector[4][1]_i_3_n_0 ;
  wire \w_vector[4][1]_i_40_n_0 ;
  wire \w_vector[4][1]_i_41_n_0 ;
  wire \w_vector[4][1]_i_42_n_0 ;
  wire \w_vector[4][1]_i_43_n_0 ;
  wire \w_vector[4][1]_i_44_n_0 ;
  wire \w_vector[4][1]_i_45_n_0 ;
  wire \w_vector[4][1]_i_46_n_0 ;
  wire \w_vector[4][1]_i_47_n_0 ;
  wire \w_vector[4][1]_i_48_n_0 ;
  wire \w_vector[4][1]_i_49_n_0 ;
  wire \w_vector[4][1]_i_4_n_0 ;
  wire \w_vector[4][1]_i_50_n_0 ;
  wire \w_vector[4][1]_i_51_n_0 ;
  wire \w_vector[4][1]_i_52_n_0 ;
  wire \w_vector[4][1]_i_53_n_0 ;
  wire \w_vector[4][1]_i_5_n_0 ;
  wire \w_vector[4][1]_i_6_n_0 ;
  wire \w_vector[4][1]_i_7_n_0 ;
  wire \w_vector[4][1]_i_8_n_0 ;
  wire \w_vector_reg[0][1]_i_10_n_0 ;
  wire \w_vector_reg[0][1]_i_10_n_1 ;
  wire \w_vector_reg[0][1]_i_10_n_2 ;
  wire \w_vector_reg[0][1]_i_10_n_3 ;
  wire \w_vector_reg[0][1]_i_10_n_4 ;
  wire \w_vector_reg[0][1]_i_13_n_0 ;
  wire \w_vector_reg[0][1]_i_13_n_1 ;
  wire \w_vector_reg[0][1]_i_13_n_2 ;
  wire \w_vector_reg[0][1]_i_13_n_3 ;
  wire \w_vector_reg[0][1]_i_13_n_4 ;
  wire \w_vector_reg[0][1]_i_13_n_5 ;
  wire \w_vector_reg[0][1]_i_13_n_6 ;
  wire \w_vector_reg[0][1]_i_13_n_7 ;
  wire \w_vector_reg[0][1]_i_14_n_0 ;
  wire \w_vector_reg[0][1]_i_14_n_1 ;
  wire \w_vector_reg[0][1]_i_14_n_2 ;
  wire \w_vector_reg[0][1]_i_14_n_3 ;
  wire \w_vector_reg[0][1]_i_14_n_4 ;
  wire \w_vector_reg[0][1]_i_14_n_5 ;
  wire \w_vector_reg[0][1]_i_14_n_6 ;
  wire \w_vector_reg[0][1]_i_14_n_7 ;
  wire \w_vector_reg[0][1]_i_15_n_0 ;
  wire \w_vector_reg[0][1]_i_15_n_1 ;
  wire \w_vector_reg[0][1]_i_15_n_2 ;
  wire \w_vector_reg[0][1]_i_15_n_3 ;
  wire \w_vector_reg[0][1]_i_15_n_4 ;
  wire \w_vector_reg[0][1]_i_15_n_5 ;
  wire \w_vector_reg[0][1]_i_15_n_6 ;
  wire \w_vector_reg[0][1]_i_15_n_7 ;
  wire \w_vector_reg[0][1]_i_16_n_0 ;
  wire \w_vector_reg[0][1]_i_16_n_1 ;
  wire \w_vector_reg[0][1]_i_16_n_2 ;
  wire \w_vector_reg[0][1]_i_16_n_3 ;
  wire \w_vector_reg[0][1]_i_16_n_4 ;
  wire \w_vector_reg[0][1]_i_16_n_5 ;
  wire \w_vector_reg[0][1]_i_16_n_6 ;
  wire \w_vector_reg[0][1]_i_16_n_7 ;
  wire \w_vector_reg[0][1]_i_19_n_1 ;
  wire \w_vector_reg[0][1]_i_19_n_2 ;
  wire \w_vector_reg[0][1]_i_19_n_3 ;
  wire \w_vector_reg[0][1]_i_19_n_4 ;
  wire \w_vector_reg[0][1]_i_19_n_5 ;
  wire \w_vector_reg[0][1]_i_19_n_6 ;
  wire \w_vector_reg[0][1]_i_19_n_7 ;
  wire \w_vector_reg[0][1]_i_26_n_0 ;
  wire \w_vector_reg[0][1]_i_26_n_1 ;
  wire \w_vector_reg[0][1]_i_26_n_2 ;
  wire \w_vector_reg[0][1]_i_26_n_3 ;
  wire \w_vector_reg[0][1]_i_9_n_0 ;
  wire \w_vector_reg[0][1]_i_9_n_1 ;
  wire \w_vector_reg[0][1]_i_9_n_2 ;
  wire \w_vector_reg[0][1]_i_9_n_3 ;
  wire \w_vector_reg[0][1]_i_9_n_4 ;
  wire \w_vector_reg[0][1]_i_9_n_5 ;
  wire \w_vector_reg[0][1]_i_9_n_6 ;
  wire \w_vector_reg[0][1]_i_9_n_7 ;
  wire \w_vector_reg[1][0]_0 ;
  wire \w_vector_reg[1][1]_i_10_n_0 ;
  wire \w_vector_reg[1][1]_i_10_n_1 ;
  wire \w_vector_reg[1][1]_i_10_n_2 ;
  wire \w_vector_reg[1][1]_i_10_n_3 ;
  wire \w_vector_reg[1][1]_i_10_n_4 ;
  wire \w_vector_reg[1][1]_i_13_n_0 ;
  wire \w_vector_reg[1][1]_i_13_n_1 ;
  wire \w_vector_reg[1][1]_i_13_n_2 ;
  wire \w_vector_reg[1][1]_i_13_n_3 ;
  wire \w_vector_reg[1][1]_i_13_n_4 ;
  wire \w_vector_reg[1][1]_i_13_n_5 ;
  wire \w_vector_reg[1][1]_i_13_n_6 ;
  wire \w_vector_reg[1][1]_i_13_n_7 ;
  wire \w_vector_reg[1][1]_i_14_n_0 ;
  wire \w_vector_reg[1][1]_i_14_n_1 ;
  wire \w_vector_reg[1][1]_i_14_n_2 ;
  wire \w_vector_reg[1][1]_i_14_n_3 ;
  wire \w_vector_reg[1][1]_i_14_n_4 ;
  wire \w_vector_reg[1][1]_i_14_n_5 ;
  wire \w_vector_reg[1][1]_i_14_n_6 ;
  wire \w_vector_reg[1][1]_i_14_n_7 ;
  wire \w_vector_reg[1][1]_i_15_n_0 ;
  wire \w_vector_reg[1][1]_i_15_n_1 ;
  wire \w_vector_reg[1][1]_i_15_n_2 ;
  wire \w_vector_reg[1][1]_i_15_n_3 ;
  wire \w_vector_reg[1][1]_i_15_n_4 ;
  wire \w_vector_reg[1][1]_i_15_n_5 ;
  wire \w_vector_reg[1][1]_i_15_n_6 ;
  wire \w_vector_reg[1][1]_i_15_n_7 ;
  wire \w_vector_reg[1][1]_i_16_n_0 ;
  wire \w_vector_reg[1][1]_i_16_n_1 ;
  wire \w_vector_reg[1][1]_i_16_n_2 ;
  wire \w_vector_reg[1][1]_i_16_n_3 ;
  wire \w_vector_reg[1][1]_i_16_n_4 ;
  wire \w_vector_reg[1][1]_i_16_n_5 ;
  wire \w_vector_reg[1][1]_i_16_n_6 ;
  wire \w_vector_reg[1][1]_i_16_n_7 ;
  wire \w_vector_reg[1][1]_i_19_n_1 ;
  wire \w_vector_reg[1][1]_i_19_n_2 ;
  wire \w_vector_reg[1][1]_i_19_n_3 ;
  wire \w_vector_reg[1][1]_i_19_n_4 ;
  wire \w_vector_reg[1][1]_i_19_n_5 ;
  wire \w_vector_reg[1][1]_i_19_n_6 ;
  wire \w_vector_reg[1][1]_i_19_n_7 ;
  wire \w_vector_reg[1][1]_i_26_n_0 ;
  wire \w_vector_reg[1][1]_i_26_n_1 ;
  wire \w_vector_reg[1][1]_i_26_n_2 ;
  wire \w_vector_reg[1][1]_i_26_n_3 ;
  wire \w_vector_reg[1][1]_i_9_n_0 ;
  wire \w_vector_reg[1][1]_i_9_n_1 ;
  wire \w_vector_reg[1][1]_i_9_n_2 ;
  wire \w_vector_reg[1][1]_i_9_n_3 ;
  wire \w_vector_reg[1][1]_i_9_n_4 ;
  wire \w_vector_reg[1][1]_i_9_n_5 ;
  wire \w_vector_reg[1][1]_i_9_n_6 ;
  wire \w_vector_reg[1][1]_i_9_n_7 ;
  wire \w_vector_reg[3][1]_i_10_n_0 ;
  wire \w_vector_reg[3][1]_i_10_n_1 ;
  wire \w_vector_reg[3][1]_i_10_n_2 ;
  wire \w_vector_reg[3][1]_i_10_n_3 ;
  wire \w_vector_reg[3][1]_i_10_n_4 ;
  wire \w_vector_reg[3][1]_i_13_n_0 ;
  wire \w_vector_reg[3][1]_i_13_n_1 ;
  wire \w_vector_reg[3][1]_i_13_n_2 ;
  wire \w_vector_reg[3][1]_i_13_n_3 ;
  wire \w_vector_reg[3][1]_i_13_n_4 ;
  wire \w_vector_reg[3][1]_i_13_n_5 ;
  wire \w_vector_reg[3][1]_i_13_n_6 ;
  wire \w_vector_reg[3][1]_i_13_n_7 ;
  wire \w_vector_reg[3][1]_i_14_n_0 ;
  wire \w_vector_reg[3][1]_i_14_n_1 ;
  wire \w_vector_reg[3][1]_i_14_n_2 ;
  wire \w_vector_reg[3][1]_i_14_n_3 ;
  wire \w_vector_reg[3][1]_i_14_n_4 ;
  wire \w_vector_reg[3][1]_i_14_n_5 ;
  wire \w_vector_reg[3][1]_i_14_n_6 ;
  wire \w_vector_reg[3][1]_i_14_n_7 ;
  wire \w_vector_reg[3][1]_i_15_n_0 ;
  wire \w_vector_reg[3][1]_i_15_n_1 ;
  wire \w_vector_reg[3][1]_i_15_n_2 ;
  wire \w_vector_reg[3][1]_i_15_n_3 ;
  wire \w_vector_reg[3][1]_i_15_n_4 ;
  wire \w_vector_reg[3][1]_i_15_n_5 ;
  wire \w_vector_reg[3][1]_i_15_n_6 ;
  wire \w_vector_reg[3][1]_i_15_n_7 ;
  wire \w_vector_reg[3][1]_i_16_n_0 ;
  wire \w_vector_reg[3][1]_i_16_n_1 ;
  wire \w_vector_reg[3][1]_i_16_n_2 ;
  wire \w_vector_reg[3][1]_i_16_n_3 ;
  wire \w_vector_reg[3][1]_i_16_n_4 ;
  wire \w_vector_reg[3][1]_i_16_n_5 ;
  wire \w_vector_reg[3][1]_i_16_n_6 ;
  wire \w_vector_reg[3][1]_i_16_n_7 ;
  wire \w_vector_reg[3][1]_i_19_n_1 ;
  wire \w_vector_reg[3][1]_i_19_n_2 ;
  wire \w_vector_reg[3][1]_i_19_n_3 ;
  wire \w_vector_reg[3][1]_i_19_n_4 ;
  wire \w_vector_reg[3][1]_i_19_n_5 ;
  wire \w_vector_reg[3][1]_i_19_n_6 ;
  wire \w_vector_reg[3][1]_i_19_n_7 ;
  wire \w_vector_reg[3][1]_i_26_n_0 ;
  wire \w_vector_reg[3][1]_i_26_n_1 ;
  wire \w_vector_reg[3][1]_i_26_n_2 ;
  wire \w_vector_reg[3][1]_i_26_n_3 ;
  wire \w_vector_reg[3][1]_i_9_n_0 ;
  wire \w_vector_reg[3][1]_i_9_n_1 ;
  wire \w_vector_reg[3][1]_i_9_n_2 ;
  wire \w_vector_reg[3][1]_i_9_n_3 ;
  wire \w_vector_reg[3][1]_i_9_n_4 ;
  wire \w_vector_reg[3][1]_i_9_n_5 ;
  wire \w_vector_reg[3][1]_i_9_n_6 ;
  wire \w_vector_reg[3][1]_i_9_n_7 ;
  wire \w_vector_reg[4][1]_i_10_n_0 ;
  wire \w_vector_reg[4][1]_i_10_n_1 ;
  wire \w_vector_reg[4][1]_i_10_n_2 ;
  wire \w_vector_reg[4][1]_i_10_n_3 ;
  wire \w_vector_reg[4][1]_i_10_n_4 ;
  wire \w_vector_reg[4][1]_i_13_n_0 ;
  wire \w_vector_reg[4][1]_i_13_n_1 ;
  wire \w_vector_reg[4][1]_i_13_n_2 ;
  wire \w_vector_reg[4][1]_i_13_n_3 ;
  wire \w_vector_reg[4][1]_i_13_n_4 ;
  wire \w_vector_reg[4][1]_i_13_n_5 ;
  wire \w_vector_reg[4][1]_i_13_n_6 ;
  wire \w_vector_reg[4][1]_i_13_n_7 ;
  wire \w_vector_reg[4][1]_i_14_n_0 ;
  wire \w_vector_reg[4][1]_i_14_n_1 ;
  wire \w_vector_reg[4][1]_i_14_n_2 ;
  wire \w_vector_reg[4][1]_i_14_n_3 ;
  wire \w_vector_reg[4][1]_i_14_n_4 ;
  wire \w_vector_reg[4][1]_i_14_n_5 ;
  wire \w_vector_reg[4][1]_i_14_n_6 ;
  wire \w_vector_reg[4][1]_i_14_n_7 ;
  wire \w_vector_reg[4][1]_i_15_n_0 ;
  wire \w_vector_reg[4][1]_i_15_n_1 ;
  wire \w_vector_reg[4][1]_i_15_n_2 ;
  wire \w_vector_reg[4][1]_i_15_n_3 ;
  wire \w_vector_reg[4][1]_i_15_n_4 ;
  wire \w_vector_reg[4][1]_i_15_n_5 ;
  wire \w_vector_reg[4][1]_i_15_n_6 ;
  wire \w_vector_reg[4][1]_i_15_n_7 ;
  wire \w_vector_reg[4][1]_i_16_n_0 ;
  wire \w_vector_reg[4][1]_i_16_n_1 ;
  wire \w_vector_reg[4][1]_i_16_n_2 ;
  wire \w_vector_reg[4][1]_i_16_n_3 ;
  wire \w_vector_reg[4][1]_i_16_n_4 ;
  wire \w_vector_reg[4][1]_i_16_n_5 ;
  wire \w_vector_reg[4][1]_i_16_n_6 ;
  wire \w_vector_reg[4][1]_i_16_n_7 ;
  wire \w_vector_reg[4][1]_i_19_n_1 ;
  wire \w_vector_reg[4][1]_i_19_n_2 ;
  wire \w_vector_reg[4][1]_i_19_n_3 ;
  wire \w_vector_reg[4][1]_i_19_n_4 ;
  wire \w_vector_reg[4][1]_i_19_n_5 ;
  wire \w_vector_reg[4][1]_i_19_n_6 ;
  wire \w_vector_reg[4][1]_i_19_n_7 ;
  wire \w_vector_reg[4][1]_i_26_n_0 ;
  wire \w_vector_reg[4][1]_i_26_n_1 ;
  wire \w_vector_reg[4][1]_i_26_n_2 ;
  wire \w_vector_reg[4][1]_i_26_n_3 ;
  wire \w_vector_reg[4][1]_i_9_n_0 ;
  wire \w_vector_reg[4][1]_i_9_n_1 ;
  wire \w_vector_reg[4][1]_i_9_n_2 ;
  wire \w_vector_reg[4][1]_i_9_n_3 ;
  wire \w_vector_reg[4][1]_i_9_n_4 ;
  wire \w_vector_reg[4][1]_i_9_n_5 ;
  wire \w_vector_reg[4][1]_i_9_n_6 ;
  wire \w_vector_reg[4][1]_i_9_n_7 ;
  wire \w_vector_reg_n_0_[0][0] ;
  wire \w_vector_reg_n_0_[0][10] ;
  wire \w_vector_reg_n_0_[0][11] ;
  wire \w_vector_reg_n_0_[0][12] ;
  wire \w_vector_reg_n_0_[0][13] ;
  wire \w_vector_reg_n_0_[0][14] ;
  wire \w_vector_reg_n_0_[0][15] ;
  wire \w_vector_reg_n_0_[0][1] ;
  wire \w_vector_reg_n_0_[0][2] ;
  wire \w_vector_reg_n_0_[0][3] ;
  wire \w_vector_reg_n_0_[0][4] ;
  wire \w_vector_reg_n_0_[0][5] ;
  wire \w_vector_reg_n_0_[0][6] ;
  wire \w_vector_reg_n_0_[0][7] ;
  wire \w_vector_reg_n_0_[0][8] ;
  wire \w_vector_reg_n_0_[0][9] ;
  wire \w_vector_reg_n_0_[1][0] ;
  wire \w_vector_reg_n_0_[1][10] ;
  wire \w_vector_reg_n_0_[1][11] ;
  wire \w_vector_reg_n_0_[1][12] ;
  wire \w_vector_reg_n_0_[1][13] ;
  wire \w_vector_reg_n_0_[1][14] ;
  wire \w_vector_reg_n_0_[1][15] ;
  wire \w_vector_reg_n_0_[1][1] ;
  wire \w_vector_reg_n_0_[1][2] ;
  wire \w_vector_reg_n_0_[1][3] ;
  wire \w_vector_reg_n_0_[1][4] ;
  wire \w_vector_reg_n_0_[1][5] ;
  wire \w_vector_reg_n_0_[1][6] ;
  wire \w_vector_reg_n_0_[1][7] ;
  wire \w_vector_reg_n_0_[1][8] ;
  wire \w_vector_reg_n_0_[1][9] ;
  wire \w_vector_reg_n_0_[3][0] ;
  wire \w_vector_reg_n_0_[3][10] ;
  wire \w_vector_reg_n_0_[3][11] ;
  wire \w_vector_reg_n_0_[3][12] ;
  wire \w_vector_reg_n_0_[3][13] ;
  wire \w_vector_reg_n_0_[3][14] ;
  wire \w_vector_reg_n_0_[3][15] ;
  wire \w_vector_reg_n_0_[3][1] ;
  wire \w_vector_reg_n_0_[3][2] ;
  wire \w_vector_reg_n_0_[3][3] ;
  wire \w_vector_reg_n_0_[3][4] ;
  wire \w_vector_reg_n_0_[3][5] ;
  wire \w_vector_reg_n_0_[3][6] ;
  wire \w_vector_reg_n_0_[3][7] ;
  wire \w_vector_reg_n_0_[3][8] ;
  wire \w_vector_reg_n_0_[3][9] ;
  wire \w_vector_reg_n_0_[4][0] ;
  wire \w_vector_reg_n_0_[4][10] ;
  wire \w_vector_reg_n_0_[4][11] ;
  wire \w_vector_reg_n_0_[4][12] ;
  wire \w_vector_reg_n_0_[4][13] ;
  wire \w_vector_reg_n_0_[4][14] ;
  wire \w_vector_reg_n_0_[4][15] ;
  wire \w_vector_reg_n_0_[4][1] ;
  wire \w_vector_reg_n_0_[4][2] ;
  wire \w_vector_reg_n_0_[4][3] ;
  wire \w_vector_reg_n_0_[4][4] ;
  wire \w_vector_reg_n_0_[4][5] ;
  wire \w_vector_reg_n_0_[4][6] ;
  wire \w_vector_reg_n_0_[4][7] ;
  wire \w_vector_reg_n_0_[4][8] ;
  wire \w_vector_reg_n_0_[4][9] ;
  wire [63:0]weights_update;
  wire [31:0]weights_update__0;
  wire \weights_update_temp[0]_i_1_n_0 ;
  wire \weights_update_temp[0]_i_2_n_0 ;
  wire \weights_update_temp[0]_i_3_n_0 ;
  wire \weights_update_temp[0]_i_4_n_0 ;
  wire \weights_update_temp[0]_i_5_n_0 ;
  wire \weights_update_temp[0]_i_6_n_0 ;
  wire \weights_update_temp[0]_i_7_n_0 ;
  wire \weights_update_temp[15]_i_1_n_0 ;
  wire \weights_update_temp[16]_i_1_n_0 ;
  wire \weights_update_temp[16]_i_2_n_0 ;
  wire \weights_update_temp[16]_i_3_n_0 ;
  wire \weights_update_temp[16]_i_4_n_0 ;
  wire \weights_update_temp[16]_i_5_n_0 ;
  wire \weights_update_temp[16]_i_6_n_0 ;
  wire \weights_update_temp[16]_i_7_n_0 ;
  wire \weights_update_temp[17]_i_11_n_0 ;
  wire \weights_update_temp[17]_i_12_n_0 ;
  wire \weights_update_temp[17]_i_17_n_0 ;
  wire \weights_update_temp[17]_i_18_n_0 ;
  wire \weights_update_temp[17]_i_1_n_0 ;
  wire \weights_update_temp[17]_i_20_n_0 ;
  wire \weights_update_temp[17]_i_21_n_0 ;
  wire \weights_update_temp[17]_i_22_n_0 ;
  wire \weights_update_temp[17]_i_23_n_0 ;
  wire \weights_update_temp[17]_i_24_n_0 ;
  wire \weights_update_temp[17]_i_25_n_0 ;
  wire \weights_update_temp[17]_i_27_n_0 ;
  wire \weights_update_temp[17]_i_28_n_0 ;
  wire \weights_update_temp[17]_i_29_n_0 ;
  wire \weights_update_temp[17]_i_2_n_0 ;
  wire \weights_update_temp[17]_i_30_n_0 ;
  wire \weights_update_temp[17]_i_31_n_0 ;
  wire \weights_update_temp[17]_i_32_n_0 ;
  wire \weights_update_temp[17]_i_33_n_0 ;
  wire \weights_update_temp[17]_i_34_n_0 ;
  wire \weights_update_temp[17]_i_35_n_0 ;
  wire \weights_update_temp[17]_i_36_n_0 ;
  wire \weights_update_temp[17]_i_37_n_0 ;
  wire \weights_update_temp[17]_i_38_n_0 ;
  wire \weights_update_temp[17]_i_39_n_0 ;
  wire \weights_update_temp[17]_i_3_n_0 ;
  wire \weights_update_temp[17]_i_40_n_0 ;
  wire \weights_update_temp[17]_i_41_n_0 ;
  wire \weights_update_temp[17]_i_42_n_0 ;
  wire \weights_update_temp[17]_i_43_n_0 ;
  wire \weights_update_temp[17]_i_44_n_0 ;
  wire \weights_update_temp[17]_i_45_n_0 ;
  wire \weights_update_temp[17]_i_46_n_0 ;
  wire \weights_update_temp[17]_i_47_n_0 ;
  wire \weights_update_temp[17]_i_48_n_0 ;
  wire \weights_update_temp[17]_i_49_n_0 ;
  wire \weights_update_temp[17]_i_4_n_0 ;
  wire \weights_update_temp[17]_i_50_n_0 ;
  wire \weights_update_temp[17]_i_51_n_0 ;
  wire \weights_update_temp[17]_i_52_n_0 ;
  wire \weights_update_temp[17]_i_53_n_0 ;
  wire \weights_update_temp[17]_i_5_n_0 ;
  wire \weights_update_temp[17]_i_6_n_0 ;
  wire \weights_update_temp[17]_i_7_n_0 ;
  wire \weights_update_temp[17]_i_8_n_0 ;
  wire \weights_update_temp[1]_i_11_n_0 ;
  wire \weights_update_temp[1]_i_12_n_0 ;
  wire \weights_update_temp[1]_i_17_n_0 ;
  wire \weights_update_temp[1]_i_18_n_0 ;
  wire \weights_update_temp[1]_i_1_n_0 ;
  wire \weights_update_temp[1]_i_20_n_0 ;
  wire \weights_update_temp[1]_i_21_n_0 ;
  wire \weights_update_temp[1]_i_22_n_0 ;
  wire \weights_update_temp[1]_i_23_n_0 ;
  wire \weights_update_temp[1]_i_24_n_0 ;
  wire \weights_update_temp[1]_i_25_n_0 ;
  wire \weights_update_temp[1]_i_27_n_0 ;
  wire \weights_update_temp[1]_i_28_n_0 ;
  wire \weights_update_temp[1]_i_29_n_0 ;
  wire \weights_update_temp[1]_i_2_n_0 ;
  wire \weights_update_temp[1]_i_30_n_0 ;
  wire \weights_update_temp[1]_i_31_n_0 ;
  wire \weights_update_temp[1]_i_32_n_0 ;
  wire \weights_update_temp[1]_i_33_n_0 ;
  wire \weights_update_temp[1]_i_34_n_0 ;
  wire \weights_update_temp[1]_i_35_n_0 ;
  wire \weights_update_temp[1]_i_36_n_0 ;
  wire \weights_update_temp[1]_i_37_n_0 ;
  wire \weights_update_temp[1]_i_38_n_0 ;
  wire \weights_update_temp[1]_i_39_n_0 ;
  wire \weights_update_temp[1]_i_3_n_0 ;
  wire \weights_update_temp[1]_i_40_n_0 ;
  wire \weights_update_temp[1]_i_41_n_0 ;
  wire \weights_update_temp[1]_i_42_n_0 ;
  wire \weights_update_temp[1]_i_43_n_0 ;
  wire \weights_update_temp[1]_i_44_n_0 ;
  wire \weights_update_temp[1]_i_45_n_0 ;
  wire \weights_update_temp[1]_i_46_n_0 ;
  wire \weights_update_temp[1]_i_47_n_0 ;
  wire \weights_update_temp[1]_i_48_n_0 ;
  wire \weights_update_temp[1]_i_49_n_0 ;
  wire \weights_update_temp[1]_i_4_n_0 ;
  wire \weights_update_temp[1]_i_50_n_0 ;
  wire \weights_update_temp[1]_i_51_n_0 ;
  wire \weights_update_temp[1]_i_52_n_0 ;
  wire \weights_update_temp[1]_i_53_n_0 ;
  wire \weights_update_temp[1]_i_5_n_0 ;
  wire \weights_update_temp[1]_i_6_n_0 ;
  wire \weights_update_temp[1]_i_7_n_0 ;
  wire \weights_update_temp[1]_i_8_n_0 ;
  wire \weights_update_temp[31]_i_1_n_0 ;
  wire \weights_update_temp[32]_i_1_n_0 ;
  wire \weights_update_temp[32]_i_2_n_0 ;
  wire \weights_update_temp[32]_i_3_n_0 ;
  wire \weights_update_temp[32]_i_4_n_0 ;
  wire \weights_update_temp[32]_i_5_n_0 ;
  wire \weights_update_temp[32]_i_6_n_0 ;
  wire \weights_update_temp[32]_i_7_n_0 ;
  wire \weights_update_temp[33]_i_11_n_0 ;
  wire \weights_update_temp[33]_i_12_n_0 ;
  wire \weights_update_temp[33]_i_17_n_0 ;
  wire \weights_update_temp[33]_i_18_n_0 ;
  wire \weights_update_temp[33]_i_1_n_0 ;
  wire \weights_update_temp[33]_i_20_n_0 ;
  wire \weights_update_temp[33]_i_21_n_0 ;
  wire \weights_update_temp[33]_i_22_n_0 ;
  wire \weights_update_temp[33]_i_23_n_0 ;
  wire \weights_update_temp[33]_i_24_n_0 ;
  wire \weights_update_temp[33]_i_25_n_0 ;
  wire \weights_update_temp[33]_i_27_n_0 ;
  wire \weights_update_temp[33]_i_28_n_0 ;
  wire \weights_update_temp[33]_i_29_n_0 ;
  wire \weights_update_temp[33]_i_2_n_0 ;
  wire \weights_update_temp[33]_i_30_n_0 ;
  wire \weights_update_temp[33]_i_31_n_0 ;
  wire \weights_update_temp[33]_i_32_n_0 ;
  wire \weights_update_temp[33]_i_33_n_0 ;
  wire \weights_update_temp[33]_i_34_n_0 ;
  wire \weights_update_temp[33]_i_35_n_0 ;
  wire \weights_update_temp[33]_i_36_n_0 ;
  wire \weights_update_temp[33]_i_37_n_0 ;
  wire \weights_update_temp[33]_i_38_n_0 ;
  wire \weights_update_temp[33]_i_39_n_0 ;
  wire \weights_update_temp[33]_i_3_n_0 ;
  wire \weights_update_temp[33]_i_40_n_0 ;
  wire \weights_update_temp[33]_i_41_n_0 ;
  wire \weights_update_temp[33]_i_42_n_0 ;
  wire \weights_update_temp[33]_i_43_n_0 ;
  wire \weights_update_temp[33]_i_44_n_0 ;
  wire \weights_update_temp[33]_i_45_n_0 ;
  wire \weights_update_temp[33]_i_46_n_0 ;
  wire \weights_update_temp[33]_i_47_n_0 ;
  wire \weights_update_temp[33]_i_48_n_0 ;
  wire \weights_update_temp[33]_i_49_n_0 ;
  wire \weights_update_temp[33]_i_4_n_0 ;
  wire \weights_update_temp[33]_i_50_n_0 ;
  wire \weights_update_temp[33]_i_51_n_0 ;
  wire \weights_update_temp[33]_i_52_n_0 ;
  wire \weights_update_temp[33]_i_53_n_0 ;
  wire \weights_update_temp[33]_i_5_n_0 ;
  wire \weights_update_temp[33]_i_6_n_0 ;
  wire \weights_update_temp[33]_i_7_n_0 ;
  wire \weights_update_temp[33]_i_8_n_0 ;
  wire \weights_update_temp[47]_i_1_n_0 ;
  wire \weights_update_temp[48]_i_1_n_0 ;
  wire \weights_update_temp[48]_i_2_n_0 ;
  wire \weights_update_temp[48]_i_3_n_0 ;
  wire \weights_update_temp[48]_i_4_n_0 ;
  wire \weights_update_temp[48]_i_5_n_0 ;
  wire \weights_update_temp[48]_i_6_n_0 ;
  wire \weights_update_temp[48]_i_7_n_0 ;
  wire \weights_update_temp[49]_i_11_n_0 ;
  wire \weights_update_temp[49]_i_12_n_0 ;
  wire \weights_update_temp[49]_i_17_n_0 ;
  wire \weights_update_temp[49]_i_18_n_0 ;
  wire \weights_update_temp[49]_i_1_n_0 ;
  wire \weights_update_temp[49]_i_20_n_0 ;
  wire \weights_update_temp[49]_i_21_n_0 ;
  wire \weights_update_temp[49]_i_22_n_0 ;
  wire \weights_update_temp[49]_i_23_n_0 ;
  wire \weights_update_temp[49]_i_24_n_0 ;
  wire \weights_update_temp[49]_i_25_n_0 ;
  wire \weights_update_temp[49]_i_27_n_0 ;
  wire \weights_update_temp[49]_i_28_n_0 ;
  wire \weights_update_temp[49]_i_29_n_0 ;
  wire \weights_update_temp[49]_i_2_n_0 ;
  wire \weights_update_temp[49]_i_30_n_0 ;
  wire \weights_update_temp[49]_i_31_n_0 ;
  wire \weights_update_temp[49]_i_32_n_0 ;
  wire \weights_update_temp[49]_i_33_n_0 ;
  wire \weights_update_temp[49]_i_34_n_0 ;
  wire \weights_update_temp[49]_i_35_n_0 ;
  wire \weights_update_temp[49]_i_36_n_0 ;
  wire \weights_update_temp[49]_i_37_n_0 ;
  wire \weights_update_temp[49]_i_38_n_0 ;
  wire \weights_update_temp[49]_i_39_n_0 ;
  wire \weights_update_temp[49]_i_3_n_0 ;
  wire \weights_update_temp[49]_i_40_n_0 ;
  wire \weights_update_temp[49]_i_41_n_0 ;
  wire \weights_update_temp[49]_i_42_n_0 ;
  wire \weights_update_temp[49]_i_43_n_0 ;
  wire \weights_update_temp[49]_i_44_n_0 ;
  wire \weights_update_temp[49]_i_45_n_0 ;
  wire \weights_update_temp[49]_i_46_n_0 ;
  wire \weights_update_temp[49]_i_47_n_0 ;
  wire \weights_update_temp[49]_i_48_n_0 ;
  wire \weights_update_temp[49]_i_49_n_0 ;
  wire \weights_update_temp[49]_i_4_n_0 ;
  wire \weights_update_temp[49]_i_50_n_0 ;
  wire \weights_update_temp[49]_i_51_n_0 ;
  wire \weights_update_temp[49]_i_52_n_0 ;
  wire \weights_update_temp[49]_i_53_n_0 ;
  wire \weights_update_temp[49]_i_5_n_0 ;
  wire \weights_update_temp[49]_i_6_n_0 ;
  wire \weights_update_temp[49]_i_7_n_0 ;
  wire \weights_update_temp[49]_i_8_n_0 ;
  wire \weights_update_temp[63]_i_1_n_0 ;
  wire \weights_update_temp[64]_i_1_n_0 ;
  wire \weights_update_temp[64]_i_2_n_0 ;
  wire \weights_update_temp[64]_i_3_n_0 ;
  wire \weights_update_temp[64]_i_4_n_0 ;
  wire \weights_update_temp[64]_i_5_n_0 ;
  wire \weights_update_temp[64]_i_6_n_0 ;
  wire \weights_update_temp[64]_i_7_n_0 ;
  wire \weights_update_temp[65]_i_11_n_0 ;
  wire \weights_update_temp[65]_i_12_n_0 ;
  wire \weights_update_temp[65]_i_17_n_0 ;
  wire \weights_update_temp[65]_i_18_n_0 ;
  wire \weights_update_temp[65]_i_1_n_0 ;
  wire \weights_update_temp[65]_i_20_n_0 ;
  wire \weights_update_temp[65]_i_21_n_0 ;
  wire \weights_update_temp[65]_i_22_n_0 ;
  wire \weights_update_temp[65]_i_23_n_0 ;
  wire \weights_update_temp[65]_i_24_n_0 ;
  wire \weights_update_temp[65]_i_25_n_0 ;
  wire \weights_update_temp[65]_i_27_n_0 ;
  wire \weights_update_temp[65]_i_28_n_0 ;
  wire \weights_update_temp[65]_i_29_n_0 ;
  wire \weights_update_temp[65]_i_2_n_0 ;
  wire \weights_update_temp[65]_i_30_n_0 ;
  wire \weights_update_temp[65]_i_31_n_0 ;
  wire \weights_update_temp[65]_i_32_n_0 ;
  wire \weights_update_temp[65]_i_33_n_0 ;
  wire \weights_update_temp[65]_i_34_n_0 ;
  wire \weights_update_temp[65]_i_35_n_0 ;
  wire \weights_update_temp[65]_i_36_n_0 ;
  wire \weights_update_temp[65]_i_37_n_0 ;
  wire \weights_update_temp[65]_i_38_n_0 ;
  wire \weights_update_temp[65]_i_39_n_0 ;
  wire \weights_update_temp[65]_i_3_n_0 ;
  wire \weights_update_temp[65]_i_40_n_0 ;
  wire \weights_update_temp[65]_i_41_n_0 ;
  wire \weights_update_temp[65]_i_42_n_0 ;
  wire \weights_update_temp[65]_i_43_n_0 ;
  wire \weights_update_temp[65]_i_44_n_0 ;
  wire \weights_update_temp[65]_i_45_n_0 ;
  wire \weights_update_temp[65]_i_46_n_0 ;
  wire \weights_update_temp[65]_i_47_n_0 ;
  wire \weights_update_temp[65]_i_48_n_0 ;
  wire \weights_update_temp[65]_i_49_n_0 ;
  wire \weights_update_temp[65]_i_4_n_0 ;
  wire \weights_update_temp[65]_i_50_n_0 ;
  wire \weights_update_temp[65]_i_51_n_0 ;
  wire \weights_update_temp[65]_i_52_n_0 ;
  wire \weights_update_temp[65]_i_53_n_0 ;
  wire \weights_update_temp[65]_i_5_n_0 ;
  wire \weights_update_temp[65]_i_6_n_0 ;
  wire \weights_update_temp[65]_i_7_n_0 ;
  wire \weights_update_temp[65]_i_8_n_0 ;
  wire \weights_update_temp[79]_i_1_n_0 ;
  wire \weights_update_temp[80]_i_1_n_0 ;
  wire \weights_update_temp[80]_i_2_n_0 ;
  wire \weights_update_temp[80]_i_3_n_0 ;
  wire \weights_update_temp[80]_i_4_n_0 ;
  wire \weights_update_temp[80]_i_5_n_0 ;
  wire \weights_update_temp[80]_i_6_n_0 ;
  wire \weights_update_temp[80]_i_7_n_0 ;
  wire \weights_update_temp[81]_i_11_n_0 ;
  wire \weights_update_temp[81]_i_12_n_0 ;
  wire \weights_update_temp[81]_i_17_n_0 ;
  wire \weights_update_temp[81]_i_18_n_0 ;
  wire \weights_update_temp[81]_i_1_n_0 ;
  wire \weights_update_temp[81]_i_20_n_0 ;
  wire \weights_update_temp[81]_i_21_n_0 ;
  wire \weights_update_temp[81]_i_22_n_0 ;
  wire \weights_update_temp[81]_i_23_n_0 ;
  wire \weights_update_temp[81]_i_24_n_0 ;
  wire \weights_update_temp[81]_i_25_n_0 ;
  wire \weights_update_temp[81]_i_27_n_0 ;
  wire \weights_update_temp[81]_i_28_n_0 ;
  wire \weights_update_temp[81]_i_29_n_0 ;
  wire \weights_update_temp[81]_i_2_n_0 ;
  wire \weights_update_temp[81]_i_30_n_0 ;
  wire \weights_update_temp[81]_i_31_n_0 ;
  wire \weights_update_temp[81]_i_32_n_0 ;
  wire \weights_update_temp[81]_i_33_n_0 ;
  wire \weights_update_temp[81]_i_34_n_0 ;
  wire \weights_update_temp[81]_i_35_n_0 ;
  wire \weights_update_temp[81]_i_36_n_0 ;
  wire \weights_update_temp[81]_i_37_n_0 ;
  wire \weights_update_temp[81]_i_38_n_0 ;
  wire \weights_update_temp[81]_i_39_n_0 ;
  wire \weights_update_temp[81]_i_3_n_0 ;
  wire \weights_update_temp[81]_i_40_n_0 ;
  wire \weights_update_temp[81]_i_41_n_0 ;
  wire \weights_update_temp[81]_i_42_n_0 ;
  wire \weights_update_temp[81]_i_43_n_0 ;
  wire \weights_update_temp[81]_i_44_n_0 ;
  wire \weights_update_temp[81]_i_45_n_0 ;
  wire \weights_update_temp[81]_i_46_n_0 ;
  wire \weights_update_temp[81]_i_47_n_0 ;
  wire \weights_update_temp[81]_i_48_n_0 ;
  wire \weights_update_temp[81]_i_49_n_0 ;
  wire \weights_update_temp[81]_i_4_n_0 ;
  wire \weights_update_temp[81]_i_50_n_0 ;
  wire \weights_update_temp[81]_i_51_n_0 ;
  wire \weights_update_temp[81]_i_52_n_0 ;
  wire \weights_update_temp[81]_i_53_n_0 ;
  wire \weights_update_temp[81]_i_5_n_0 ;
  wire \weights_update_temp[81]_i_6_n_0 ;
  wire \weights_update_temp[81]_i_7_n_0 ;
  wire \weights_update_temp[81]_i_8_n_0 ;
  wire \weights_update_temp[95]_i_1_n_0 ;
  wire \weights_update_temp_reg[17]_i_10_n_0 ;
  wire \weights_update_temp_reg[17]_i_10_n_1 ;
  wire \weights_update_temp_reg[17]_i_10_n_2 ;
  wire \weights_update_temp_reg[17]_i_10_n_3 ;
  wire \weights_update_temp_reg[17]_i_10_n_4 ;
  wire \weights_update_temp_reg[17]_i_13_n_0 ;
  wire \weights_update_temp_reg[17]_i_13_n_1 ;
  wire \weights_update_temp_reg[17]_i_13_n_2 ;
  wire \weights_update_temp_reg[17]_i_13_n_3 ;
  wire \weights_update_temp_reg[17]_i_13_n_4 ;
  wire \weights_update_temp_reg[17]_i_13_n_5 ;
  wire \weights_update_temp_reg[17]_i_13_n_6 ;
  wire \weights_update_temp_reg[17]_i_13_n_7 ;
  wire \weights_update_temp_reg[17]_i_14_n_0 ;
  wire \weights_update_temp_reg[17]_i_14_n_1 ;
  wire \weights_update_temp_reg[17]_i_14_n_2 ;
  wire \weights_update_temp_reg[17]_i_14_n_3 ;
  wire \weights_update_temp_reg[17]_i_14_n_4 ;
  wire \weights_update_temp_reg[17]_i_14_n_5 ;
  wire \weights_update_temp_reg[17]_i_14_n_6 ;
  wire \weights_update_temp_reg[17]_i_14_n_7 ;
  wire \weights_update_temp_reg[17]_i_15_n_0 ;
  wire \weights_update_temp_reg[17]_i_15_n_1 ;
  wire \weights_update_temp_reg[17]_i_15_n_2 ;
  wire \weights_update_temp_reg[17]_i_15_n_3 ;
  wire \weights_update_temp_reg[17]_i_15_n_4 ;
  wire \weights_update_temp_reg[17]_i_15_n_5 ;
  wire \weights_update_temp_reg[17]_i_15_n_6 ;
  wire \weights_update_temp_reg[17]_i_15_n_7 ;
  wire \weights_update_temp_reg[17]_i_16_n_0 ;
  wire \weights_update_temp_reg[17]_i_16_n_1 ;
  wire \weights_update_temp_reg[17]_i_16_n_2 ;
  wire \weights_update_temp_reg[17]_i_16_n_3 ;
  wire \weights_update_temp_reg[17]_i_16_n_4 ;
  wire \weights_update_temp_reg[17]_i_16_n_5 ;
  wire \weights_update_temp_reg[17]_i_16_n_6 ;
  wire \weights_update_temp_reg[17]_i_16_n_7 ;
  wire \weights_update_temp_reg[17]_i_19_n_1 ;
  wire \weights_update_temp_reg[17]_i_19_n_2 ;
  wire \weights_update_temp_reg[17]_i_19_n_3 ;
  wire \weights_update_temp_reg[17]_i_19_n_4 ;
  wire \weights_update_temp_reg[17]_i_19_n_5 ;
  wire \weights_update_temp_reg[17]_i_19_n_6 ;
  wire \weights_update_temp_reg[17]_i_19_n_7 ;
  wire \weights_update_temp_reg[17]_i_26_n_0 ;
  wire \weights_update_temp_reg[17]_i_26_n_1 ;
  wire \weights_update_temp_reg[17]_i_26_n_2 ;
  wire \weights_update_temp_reg[17]_i_26_n_3 ;
  wire \weights_update_temp_reg[17]_i_9_n_0 ;
  wire \weights_update_temp_reg[17]_i_9_n_1 ;
  wire \weights_update_temp_reg[17]_i_9_n_2 ;
  wire \weights_update_temp_reg[17]_i_9_n_3 ;
  wire \weights_update_temp_reg[17]_i_9_n_4 ;
  wire \weights_update_temp_reg[17]_i_9_n_5 ;
  wire \weights_update_temp_reg[17]_i_9_n_6 ;
  wire \weights_update_temp_reg[17]_i_9_n_7 ;
  wire \weights_update_temp_reg[1]_i_10_n_0 ;
  wire \weights_update_temp_reg[1]_i_10_n_1 ;
  wire \weights_update_temp_reg[1]_i_10_n_2 ;
  wire \weights_update_temp_reg[1]_i_10_n_3 ;
  wire \weights_update_temp_reg[1]_i_10_n_4 ;
  wire \weights_update_temp_reg[1]_i_13_n_0 ;
  wire \weights_update_temp_reg[1]_i_13_n_1 ;
  wire \weights_update_temp_reg[1]_i_13_n_2 ;
  wire \weights_update_temp_reg[1]_i_13_n_3 ;
  wire \weights_update_temp_reg[1]_i_13_n_4 ;
  wire \weights_update_temp_reg[1]_i_13_n_5 ;
  wire \weights_update_temp_reg[1]_i_13_n_6 ;
  wire \weights_update_temp_reg[1]_i_13_n_7 ;
  wire \weights_update_temp_reg[1]_i_14_n_0 ;
  wire \weights_update_temp_reg[1]_i_14_n_1 ;
  wire \weights_update_temp_reg[1]_i_14_n_2 ;
  wire \weights_update_temp_reg[1]_i_14_n_3 ;
  wire \weights_update_temp_reg[1]_i_14_n_4 ;
  wire \weights_update_temp_reg[1]_i_14_n_5 ;
  wire \weights_update_temp_reg[1]_i_14_n_6 ;
  wire \weights_update_temp_reg[1]_i_14_n_7 ;
  wire \weights_update_temp_reg[1]_i_15_n_0 ;
  wire \weights_update_temp_reg[1]_i_15_n_1 ;
  wire \weights_update_temp_reg[1]_i_15_n_2 ;
  wire \weights_update_temp_reg[1]_i_15_n_3 ;
  wire \weights_update_temp_reg[1]_i_15_n_4 ;
  wire \weights_update_temp_reg[1]_i_15_n_5 ;
  wire \weights_update_temp_reg[1]_i_15_n_6 ;
  wire \weights_update_temp_reg[1]_i_15_n_7 ;
  wire \weights_update_temp_reg[1]_i_16_n_0 ;
  wire \weights_update_temp_reg[1]_i_16_n_1 ;
  wire \weights_update_temp_reg[1]_i_16_n_2 ;
  wire \weights_update_temp_reg[1]_i_16_n_3 ;
  wire \weights_update_temp_reg[1]_i_16_n_4 ;
  wire \weights_update_temp_reg[1]_i_16_n_5 ;
  wire \weights_update_temp_reg[1]_i_16_n_6 ;
  wire \weights_update_temp_reg[1]_i_16_n_7 ;
  wire \weights_update_temp_reg[1]_i_19_n_1 ;
  wire \weights_update_temp_reg[1]_i_19_n_2 ;
  wire \weights_update_temp_reg[1]_i_19_n_3 ;
  wire \weights_update_temp_reg[1]_i_19_n_4 ;
  wire \weights_update_temp_reg[1]_i_19_n_5 ;
  wire \weights_update_temp_reg[1]_i_19_n_6 ;
  wire \weights_update_temp_reg[1]_i_19_n_7 ;
  wire \weights_update_temp_reg[1]_i_26_n_0 ;
  wire \weights_update_temp_reg[1]_i_26_n_1 ;
  wire \weights_update_temp_reg[1]_i_26_n_2 ;
  wire \weights_update_temp_reg[1]_i_26_n_3 ;
  wire \weights_update_temp_reg[1]_i_9_n_0 ;
  wire \weights_update_temp_reg[1]_i_9_n_1 ;
  wire \weights_update_temp_reg[1]_i_9_n_2 ;
  wire \weights_update_temp_reg[1]_i_9_n_3 ;
  wire \weights_update_temp_reg[1]_i_9_n_4 ;
  wire \weights_update_temp_reg[1]_i_9_n_5 ;
  wire \weights_update_temp_reg[1]_i_9_n_6 ;
  wire \weights_update_temp_reg[1]_i_9_n_7 ;
  wire \weights_update_temp_reg[33]_i_10_n_0 ;
  wire \weights_update_temp_reg[33]_i_10_n_1 ;
  wire \weights_update_temp_reg[33]_i_10_n_2 ;
  wire \weights_update_temp_reg[33]_i_10_n_3 ;
  wire \weights_update_temp_reg[33]_i_10_n_4 ;
  wire \weights_update_temp_reg[33]_i_13_n_0 ;
  wire \weights_update_temp_reg[33]_i_13_n_1 ;
  wire \weights_update_temp_reg[33]_i_13_n_2 ;
  wire \weights_update_temp_reg[33]_i_13_n_3 ;
  wire \weights_update_temp_reg[33]_i_13_n_4 ;
  wire \weights_update_temp_reg[33]_i_13_n_5 ;
  wire \weights_update_temp_reg[33]_i_13_n_6 ;
  wire \weights_update_temp_reg[33]_i_13_n_7 ;
  wire \weights_update_temp_reg[33]_i_14_n_0 ;
  wire \weights_update_temp_reg[33]_i_14_n_1 ;
  wire \weights_update_temp_reg[33]_i_14_n_2 ;
  wire \weights_update_temp_reg[33]_i_14_n_3 ;
  wire \weights_update_temp_reg[33]_i_14_n_4 ;
  wire \weights_update_temp_reg[33]_i_14_n_5 ;
  wire \weights_update_temp_reg[33]_i_14_n_6 ;
  wire \weights_update_temp_reg[33]_i_14_n_7 ;
  wire \weights_update_temp_reg[33]_i_15_n_0 ;
  wire \weights_update_temp_reg[33]_i_15_n_1 ;
  wire \weights_update_temp_reg[33]_i_15_n_2 ;
  wire \weights_update_temp_reg[33]_i_15_n_3 ;
  wire \weights_update_temp_reg[33]_i_15_n_4 ;
  wire \weights_update_temp_reg[33]_i_15_n_5 ;
  wire \weights_update_temp_reg[33]_i_15_n_6 ;
  wire \weights_update_temp_reg[33]_i_15_n_7 ;
  wire \weights_update_temp_reg[33]_i_16_n_0 ;
  wire \weights_update_temp_reg[33]_i_16_n_1 ;
  wire \weights_update_temp_reg[33]_i_16_n_2 ;
  wire \weights_update_temp_reg[33]_i_16_n_3 ;
  wire \weights_update_temp_reg[33]_i_16_n_4 ;
  wire \weights_update_temp_reg[33]_i_16_n_5 ;
  wire \weights_update_temp_reg[33]_i_16_n_6 ;
  wire \weights_update_temp_reg[33]_i_16_n_7 ;
  wire \weights_update_temp_reg[33]_i_19_n_1 ;
  wire \weights_update_temp_reg[33]_i_19_n_2 ;
  wire \weights_update_temp_reg[33]_i_19_n_3 ;
  wire \weights_update_temp_reg[33]_i_19_n_4 ;
  wire \weights_update_temp_reg[33]_i_19_n_5 ;
  wire \weights_update_temp_reg[33]_i_19_n_6 ;
  wire \weights_update_temp_reg[33]_i_19_n_7 ;
  wire \weights_update_temp_reg[33]_i_26_n_0 ;
  wire \weights_update_temp_reg[33]_i_26_n_1 ;
  wire \weights_update_temp_reg[33]_i_26_n_2 ;
  wire \weights_update_temp_reg[33]_i_26_n_3 ;
  wire \weights_update_temp_reg[33]_i_9_n_0 ;
  wire \weights_update_temp_reg[33]_i_9_n_1 ;
  wire \weights_update_temp_reg[33]_i_9_n_2 ;
  wire \weights_update_temp_reg[33]_i_9_n_3 ;
  wire \weights_update_temp_reg[33]_i_9_n_4 ;
  wire \weights_update_temp_reg[33]_i_9_n_5 ;
  wire \weights_update_temp_reg[33]_i_9_n_6 ;
  wire \weights_update_temp_reg[33]_i_9_n_7 ;
  wire \weights_update_temp_reg[49]_i_10_n_0 ;
  wire \weights_update_temp_reg[49]_i_10_n_1 ;
  wire \weights_update_temp_reg[49]_i_10_n_2 ;
  wire \weights_update_temp_reg[49]_i_10_n_3 ;
  wire \weights_update_temp_reg[49]_i_10_n_4 ;
  wire \weights_update_temp_reg[49]_i_13_n_0 ;
  wire \weights_update_temp_reg[49]_i_13_n_1 ;
  wire \weights_update_temp_reg[49]_i_13_n_2 ;
  wire \weights_update_temp_reg[49]_i_13_n_3 ;
  wire \weights_update_temp_reg[49]_i_13_n_4 ;
  wire \weights_update_temp_reg[49]_i_13_n_5 ;
  wire \weights_update_temp_reg[49]_i_13_n_6 ;
  wire \weights_update_temp_reg[49]_i_13_n_7 ;
  wire \weights_update_temp_reg[49]_i_14_n_0 ;
  wire \weights_update_temp_reg[49]_i_14_n_1 ;
  wire \weights_update_temp_reg[49]_i_14_n_2 ;
  wire \weights_update_temp_reg[49]_i_14_n_3 ;
  wire \weights_update_temp_reg[49]_i_14_n_4 ;
  wire \weights_update_temp_reg[49]_i_14_n_5 ;
  wire \weights_update_temp_reg[49]_i_14_n_6 ;
  wire \weights_update_temp_reg[49]_i_14_n_7 ;
  wire \weights_update_temp_reg[49]_i_15_n_0 ;
  wire \weights_update_temp_reg[49]_i_15_n_1 ;
  wire \weights_update_temp_reg[49]_i_15_n_2 ;
  wire \weights_update_temp_reg[49]_i_15_n_3 ;
  wire \weights_update_temp_reg[49]_i_15_n_4 ;
  wire \weights_update_temp_reg[49]_i_15_n_5 ;
  wire \weights_update_temp_reg[49]_i_15_n_6 ;
  wire \weights_update_temp_reg[49]_i_15_n_7 ;
  wire \weights_update_temp_reg[49]_i_16_n_0 ;
  wire \weights_update_temp_reg[49]_i_16_n_1 ;
  wire \weights_update_temp_reg[49]_i_16_n_2 ;
  wire \weights_update_temp_reg[49]_i_16_n_3 ;
  wire \weights_update_temp_reg[49]_i_16_n_4 ;
  wire \weights_update_temp_reg[49]_i_16_n_5 ;
  wire \weights_update_temp_reg[49]_i_16_n_6 ;
  wire \weights_update_temp_reg[49]_i_16_n_7 ;
  wire \weights_update_temp_reg[49]_i_19_n_1 ;
  wire \weights_update_temp_reg[49]_i_19_n_2 ;
  wire \weights_update_temp_reg[49]_i_19_n_3 ;
  wire \weights_update_temp_reg[49]_i_19_n_4 ;
  wire \weights_update_temp_reg[49]_i_19_n_5 ;
  wire \weights_update_temp_reg[49]_i_19_n_6 ;
  wire \weights_update_temp_reg[49]_i_19_n_7 ;
  wire \weights_update_temp_reg[49]_i_26_n_0 ;
  wire \weights_update_temp_reg[49]_i_26_n_1 ;
  wire \weights_update_temp_reg[49]_i_26_n_2 ;
  wire \weights_update_temp_reg[49]_i_26_n_3 ;
  wire \weights_update_temp_reg[49]_i_9_n_0 ;
  wire \weights_update_temp_reg[49]_i_9_n_1 ;
  wire \weights_update_temp_reg[49]_i_9_n_2 ;
  wire \weights_update_temp_reg[49]_i_9_n_3 ;
  wire \weights_update_temp_reg[49]_i_9_n_4 ;
  wire \weights_update_temp_reg[49]_i_9_n_5 ;
  wire \weights_update_temp_reg[49]_i_9_n_6 ;
  wire \weights_update_temp_reg[49]_i_9_n_7 ;
  wire \weights_update_temp_reg[65]_i_10_n_0 ;
  wire \weights_update_temp_reg[65]_i_10_n_1 ;
  wire \weights_update_temp_reg[65]_i_10_n_2 ;
  wire \weights_update_temp_reg[65]_i_10_n_3 ;
  wire \weights_update_temp_reg[65]_i_10_n_4 ;
  wire \weights_update_temp_reg[65]_i_13_n_0 ;
  wire \weights_update_temp_reg[65]_i_13_n_1 ;
  wire \weights_update_temp_reg[65]_i_13_n_2 ;
  wire \weights_update_temp_reg[65]_i_13_n_3 ;
  wire \weights_update_temp_reg[65]_i_13_n_4 ;
  wire \weights_update_temp_reg[65]_i_13_n_5 ;
  wire \weights_update_temp_reg[65]_i_13_n_6 ;
  wire \weights_update_temp_reg[65]_i_13_n_7 ;
  wire \weights_update_temp_reg[65]_i_14_n_0 ;
  wire \weights_update_temp_reg[65]_i_14_n_1 ;
  wire \weights_update_temp_reg[65]_i_14_n_2 ;
  wire \weights_update_temp_reg[65]_i_14_n_3 ;
  wire \weights_update_temp_reg[65]_i_14_n_4 ;
  wire \weights_update_temp_reg[65]_i_14_n_5 ;
  wire \weights_update_temp_reg[65]_i_14_n_6 ;
  wire \weights_update_temp_reg[65]_i_14_n_7 ;
  wire \weights_update_temp_reg[65]_i_15_n_0 ;
  wire \weights_update_temp_reg[65]_i_15_n_1 ;
  wire \weights_update_temp_reg[65]_i_15_n_2 ;
  wire \weights_update_temp_reg[65]_i_15_n_3 ;
  wire \weights_update_temp_reg[65]_i_15_n_4 ;
  wire \weights_update_temp_reg[65]_i_15_n_5 ;
  wire \weights_update_temp_reg[65]_i_15_n_6 ;
  wire \weights_update_temp_reg[65]_i_15_n_7 ;
  wire \weights_update_temp_reg[65]_i_16_n_0 ;
  wire \weights_update_temp_reg[65]_i_16_n_1 ;
  wire \weights_update_temp_reg[65]_i_16_n_2 ;
  wire \weights_update_temp_reg[65]_i_16_n_3 ;
  wire \weights_update_temp_reg[65]_i_16_n_4 ;
  wire \weights_update_temp_reg[65]_i_16_n_5 ;
  wire \weights_update_temp_reg[65]_i_16_n_6 ;
  wire \weights_update_temp_reg[65]_i_16_n_7 ;
  wire \weights_update_temp_reg[65]_i_19_n_1 ;
  wire \weights_update_temp_reg[65]_i_19_n_2 ;
  wire \weights_update_temp_reg[65]_i_19_n_3 ;
  wire \weights_update_temp_reg[65]_i_19_n_4 ;
  wire \weights_update_temp_reg[65]_i_19_n_5 ;
  wire \weights_update_temp_reg[65]_i_19_n_6 ;
  wire \weights_update_temp_reg[65]_i_19_n_7 ;
  wire \weights_update_temp_reg[65]_i_26_n_0 ;
  wire \weights_update_temp_reg[65]_i_26_n_1 ;
  wire \weights_update_temp_reg[65]_i_26_n_2 ;
  wire \weights_update_temp_reg[65]_i_26_n_3 ;
  wire \weights_update_temp_reg[65]_i_9_n_0 ;
  wire \weights_update_temp_reg[65]_i_9_n_1 ;
  wire \weights_update_temp_reg[65]_i_9_n_2 ;
  wire \weights_update_temp_reg[65]_i_9_n_3 ;
  wire \weights_update_temp_reg[65]_i_9_n_4 ;
  wire \weights_update_temp_reg[65]_i_9_n_5 ;
  wire \weights_update_temp_reg[65]_i_9_n_6 ;
  wire \weights_update_temp_reg[65]_i_9_n_7 ;
  wire \weights_update_temp_reg[81]_i_10_n_0 ;
  wire \weights_update_temp_reg[81]_i_10_n_1 ;
  wire \weights_update_temp_reg[81]_i_10_n_2 ;
  wire \weights_update_temp_reg[81]_i_10_n_3 ;
  wire \weights_update_temp_reg[81]_i_10_n_4 ;
  wire \weights_update_temp_reg[81]_i_13_n_0 ;
  wire \weights_update_temp_reg[81]_i_13_n_1 ;
  wire \weights_update_temp_reg[81]_i_13_n_2 ;
  wire \weights_update_temp_reg[81]_i_13_n_3 ;
  wire \weights_update_temp_reg[81]_i_13_n_4 ;
  wire \weights_update_temp_reg[81]_i_13_n_5 ;
  wire \weights_update_temp_reg[81]_i_13_n_6 ;
  wire \weights_update_temp_reg[81]_i_13_n_7 ;
  wire \weights_update_temp_reg[81]_i_14_n_0 ;
  wire \weights_update_temp_reg[81]_i_14_n_1 ;
  wire \weights_update_temp_reg[81]_i_14_n_2 ;
  wire \weights_update_temp_reg[81]_i_14_n_3 ;
  wire \weights_update_temp_reg[81]_i_14_n_4 ;
  wire \weights_update_temp_reg[81]_i_14_n_5 ;
  wire \weights_update_temp_reg[81]_i_14_n_6 ;
  wire \weights_update_temp_reg[81]_i_14_n_7 ;
  wire \weights_update_temp_reg[81]_i_15_n_0 ;
  wire \weights_update_temp_reg[81]_i_15_n_1 ;
  wire \weights_update_temp_reg[81]_i_15_n_2 ;
  wire \weights_update_temp_reg[81]_i_15_n_3 ;
  wire \weights_update_temp_reg[81]_i_15_n_4 ;
  wire \weights_update_temp_reg[81]_i_15_n_5 ;
  wire \weights_update_temp_reg[81]_i_15_n_6 ;
  wire \weights_update_temp_reg[81]_i_15_n_7 ;
  wire \weights_update_temp_reg[81]_i_16_n_0 ;
  wire \weights_update_temp_reg[81]_i_16_n_1 ;
  wire \weights_update_temp_reg[81]_i_16_n_2 ;
  wire \weights_update_temp_reg[81]_i_16_n_3 ;
  wire \weights_update_temp_reg[81]_i_16_n_4 ;
  wire \weights_update_temp_reg[81]_i_16_n_5 ;
  wire \weights_update_temp_reg[81]_i_16_n_6 ;
  wire \weights_update_temp_reg[81]_i_16_n_7 ;
  wire \weights_update_temp_reg[81]_i_19_n_1 ;
  wire \weights_update_temp_reg[81]_i_19_n_2 ;
  wire \weights_update_temp_reg[81]_i_19_n_3 ;
  wire \weights_update_temp_reg[81]_i_19_n_4 ;
  wire \weights_update_temp_reg[81]_i_19_n_5 ;
  wire \weights_update_temp_reg[81]_i_19_n_6 ;
  wire \weights_update_temp_reg[81]_i_19_n_7 ;
  wire \weights_update_temp_reg[81]_i_26_n_0 ;
  wire \weights_update_temp_reg[81]_i_26_n_1 ;
  wire \weights_update_temp_reg[81]_i_26_n_2 ;
  wire \weights_update_temp_reg[81]_i_26_n_3 ;
  wire \weights_update_temp_reg[81]_i_9_n_0 ;
  wire \weights_update_temp_reg[81]_i_9_n_1 ;
  wire \weights_update_temp_reg[81]_i_9_n_2 ;
  wire \weights_update_temp_reg[81]_i_9_n_3 ;
  wire \weights_update_temp_reg[81]_i_9_n_4 ;
  wire \weights_update_temp_reg[81]_i_9_n_5 ;
  wire \weights_update_temp_reg[81]_i_9_n_6 ;
  wire \weights_update_temp_reg[81]_i_9_n_7 ;
  wire NLW_ARG_CARRYCASCOUT_UNCONNECTED;
  wire NLW_ARG_MULTSIGNOUT_UNCONNECTED;
  wire NLW_ARG_OVERFLOW_UNCONNECTED;
  wire NLW_ARG_PATTERNBDETECT_UNCONNECTED;
  wire NLW_ARG_PATTERNDETECT_UNCONNECTED;
  wire NLW_ARG_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_ARG_ACOUT_UNCONNECTED;
  wire [17:0]NLW_ARG_BCOUT_UNCONNECTED;
  wire [3:0]NLW_ARG_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_ARG_P_UNCONNECTED;
  wire [47:0]NLW_ARG_PCOUT_UNCONNECTED;
  wire NLW_ARG__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_ARG__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_ARG__0_OVERFLOW_UNCONNECTED;
  wire NLW_ARG__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_ARG__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_ARG__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_ARG__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_ARG__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_ARG__0_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_ARG__0_P_UNCONNECTED;
  wire [47:0]NLW_ARG__0_PCOUT_UNCONNECTED;
  wire NLW_ARG__1_CARRYCASCOUT_UNCONNECTED;
  wire NLW_ARG__1_MULTSIGNOUT_UNCONNECTED;
  wire NLW_ARG__1_OVERFLOW_UNCONNECTED;
  wire NLW_ARG__1_PATTERNBDETECT_UNCONNECTED;
  wire NLW_ARG__1_PATTERNDETECT_UNCONNECTED;
  wire NLW_ARG__1_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_ARG__1_ACOUT_UNCONNECTED;
  wire [17:0]NLW_ARG__1_BCOUT_UNCONNECTED;
  wire [3:0]NLW_ARG__1_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_ARG__1_P_UNCONNECTED;
  wire [47:0]NLW_ARG__1_PCOUT_UNCONNECTED;
  wire NLW_ARG__10_CARRYCASCOUT_UNCONNECTED;
  wire NLW_ARG__10_MULTSIGNOUT_UNCONNECTED;
  wire NLW_ARG__10_OVERFLOW_UNCONNECTED;
  wire NLW_ARG__10_PATTERNBDETECT_UNCONNECTED;
  wire NLW_ARG__10_PATTERNDETECT_UNCONNECTED;
  wire NLW_ARG__10_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_ARG__10_ACOUT_UNCONNECTED;
  wire [17:0]NLW_ARG__10_BCOUT_UNCONNECTED;
  wire [3:0]NLW_ARG__10_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_ARG__10_P_UNCONNECTED;
  wire [47:0]NLW_ARG__10_PCOUT_UNCONNECTED;
  wire NLW_ARG__11_CARRYCASCOUT_UNCONNECTED;
  wire NLW_ARG__11_MULTSIGNOUT_UNCONNECTED;
  wire NLW_ARG__11_OVERFLOW_UNCONNECTED;
  wire NLW_ARG__11_PATTERNBDETECT_UNCONNECTED;
  wire NLW_ARG__11_PATTERNDETECT_UNCONNECTED;
  wire NLW_ARG__11_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_ARG__11_ACOUT_UNCONNECTED;
  wire [17:0]NLW_ARG__11_BCOUT_UNCONNECTED;
  wire [3:0]NLW_ARG__11_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_ARG__11_P_UNCONNECTED;
  wire [47:0]NLW_ARG__11_PCOUT_UNCONNECTED;
  wire NLW_ARG__12_CARRYCASCOUT_UNCONNECTED;
  wire NLW_ARG__12_MULTSIGNOUT_UNCONNECTED;
  wire NLW_ARG__12_OVERFLOW_UNCONNECTED;
  wire NLW_ARG__12_PATTERNBDETECT_UNCONNECTED;
  wire NLW_ARG__12_PATTERNDETECT_UNCONNECTED;
  wire NLW_ARG__12_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_ARG__12_ACOUT_UNCONNECTED;
  wire [17:0]NLW_ARG__12_BCOUT_UNCONNECTED;
  wire [3:0]NLW_ARG__12_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_ARG__12_P_UNCONNECTED;
  wire [47:0]NLW_ARG__12_PCOUT_UNCONNECTED;
  wire [2:0]NLW_ARG__12_i_31_O_UNCONNECTED;
  wire [3:3]NLW_ARG__12_i_40_CO_UNCONNECTED;
  wire [3:0]NLW_ARG__12_i_48_O_UNCONNECTED;
  wire NLW_ARG__13_CARRYCASCOUT_UNCONNECTED;
  wire NLW_ARG__13_MULTSIGNOUT_UNCONNECTED;
  wire NLW_ARG__13_OVERFLOW_UNCONNECTED;
  wire NLW_ARG__13_PATTERNBDETECT_UNCONNECTED;
  wire NLW_ARG__13_PATTERNDETECT_UNCONNECTED;
  wire NLW_ARG__13_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_ARG__13_ACOUT_UNCONNECTED;
  wire [17:0]NLW_ARG__13_BCOUT_UNCONNECTED;
  wire [3:0]NLW_ARG__13_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_ARG__13_P_UNCONNECTED;
  wire [47:0]NLW_ARG__13_PCOUT_UNCONNECTED;
  wire NLW_ARG__14_CARRYCASCOUT_UNCONNECTED;
  wire NLW_ARG__14_MULTSIGNOUT_UNCONNECTED;
  wire NLW_ARG__14_OVERFLOW_UNCONNECTED;
  wire NLW_ARG__14_PATTERNBDETECT_UNCONNECTED;
  wire NLW_ARG__14_PATTERNDETECT_UNCONNECTED;
  wire NLW_ARG__14_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_ARG__14_ACOUT_UNCONNECTED;
  wire [17:0]NLW_ARG__14_BCOUT_UNCONNECTED;
  wire [3:0]NLW_ARG__14_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_ARG__14_P_UNCONNECTED;
  wire [47:0]NLW_ARG__14_PCOUT_UNCONNECTED;
  wire [3:2]NLW_ARG__1_i_18_CO_UNCONNECTED;
  wire [3:3]NLW_ARG__1_i_18_O_UNCONNECTED;
  wire NLW_ARG__2_CARRYCASCOUT_UNCONNECTED;
  wire NLW_ARG__2_MULTSIGNOUT_UNCONNECTED;
  wire NLW_ARG__2_OVERFLOW_UNCONNECTED;
  wire NLW_ARG__2_PATTERNBDETECT_UNCONNECTED;
  wire NLW_ARG__2_PATTERNDETECT_UNCONNECTED;
  wire NLW_ARG__2_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_ARG__2_ACOUT_UNCONNECTED;
  wire [17:0]NLW_ARG__2_BCOUT_UNCONNECTED;
  wire [3:0]NLW_ARG__2_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_ARG__2_P_UNCONNECTED;
  wire [47:0]NLW_ARG__2_PCOUT_UNCONNECTED;
  wire [3:0]NLW_ARG__2_i_102_O_UNCONNECTED;
  wire [3:3]NLW_ARG__2_i_17_CO_UNCONNECTED;
  wire [3:3]NLW_ARG__2_i_64_CO_UNCONNECTED;
  wire [2:2]NLW_ARG__2_i_64_O_UNCONNECTED;
  wire [2:0]NLW_ARG__2_i_69_O_UNCONNECTED;
  wire [3:3]NLW_ARG__2_i_78_CO_UNCONNECTED;
  wire NLW_ARG__3_CARRYCASCOUT_UNCONNECTED;
  wire NLW_ARG__3_MULTSIGNOUT_UNCONNECTED;
  wire NLW_ARG__3_OVERFLOW_UNCONNECTED;
  wire NLW_ARG__3_PATTERNBDETECT_UNCONNECTED;
  wire NLW_ARG__3_PATTERNDETECT_UNCONNECTED;
  wire NLW_ARG__3_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_ARG__3_ACOUT_UNCONNECTED;
  wire [17:0]NLW_ARG__3_BCOUT_UNCONNECTED;
  wire [3:0]NLW_ARG__3_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_ARG__3_P_UNCONNECTED;
  wire [47:0]NLW_ARG__3_PCOUT_UNCONNECTED;
  wire NLW_ARG__4_CARRYCASCOUT_UNCONNECTED;
  wire NLW_ARG__4_MULTSIGNOUT_UNCONNECTED;
  wire NLW_ARG__4_OVERFLOW_UNCONNECTED;
  wire NLW_ARG__4_PATTERNBDETECT_UNCONNECTED;
  wire NLW_ARG__4_PATTERNDETECT_UNCONNECTED;
  wire NLW_ARG__4_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_ARG__4_ACOUT_UNCONNECTED;
  wire [17:0]NLW_ARG__4_BCOUT_UNCONNECTED;
  wire [3:0]NLW_ARG__4_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_ARG__4_P_UNCONNECTED;
  wire [47:0]NLW_ARG__4_PCOUT_UNCONNECTED;
  wire NLW_ARG__5_CARRYCASCOUT_UNCONNECTED;
  wire NLW_ARG__5_MULTSIGNOUT_UNCONNECTED;
  wire NLW_ARG__5_OVERFLOW_UNCONNECTED;
  wire NLW_ARG__5_PATTERNBDETECT_UNCONNECTED;
  wire NLW_ARG__5_PATTERNDETECT_UNCONNECTED;
  wire NLW_ARG__5_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_ARG__5_ACOUT_UNCONNECTED;
  wire [17:0]NLW_ARG__5_BCOUT_UNCONNECTED;
  wire [3:0]NLW_ARG__5_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_ARG__5_P_UNCONNECTED;
  wire [47:0]NLW_ARG__5_PCOUT_UNCONNECTED;
  wire [3:2]NLW_ARG__5_i_17_CO_UNCONNECTED;
  wire [3:3]NLW_ARG__5_i_17_O_UNCONNECTED;
  wire NLW_ARG__6_CARRYCASCOUT_UNCONNECTED;
  wire NLW_ARG__6_MULTSIGNOUT_UNCONNECTED;
  wire NLW_ARG__6_OVERFLOW_UNCONNECTED;
  wire NLW_ARG__6_PATTERNBDETECT_UNCONNECTED;
  wire NLW_ARG__6_PATTERNDETECT_UNCONNECTED;
  wire NLW_ARG__6_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_ARG__6_ACOUT_UNCONNECTED;
  wire [17:0]NLW_ARG__6_BCOUT_UNCONNECTED;
  wire [3:0]NLW_ARG__6_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_ARG__6_P_UNCONNECTED;
  wire [47:0]NLW_ARG__6_PCOUT_UNCONNECTED;
  wire [3:0]NLW_ARG__6_i_102_O_UNCONNECTED;
  wire [3:3]NLW_ARG__6_i_17_CO_UNCONNECTED;
  wire [3:3]NLW_ARG__6_i_64_CO_UNCONNECTED;
  wire [2:2]NLW_ARG__6_i_64_O_UNCONNECTED;
  wire [2:0]NLW_ARG__6_i_69_O_UNCONNECTED;
  wire [3:3]NLW_ARG__6_i_78_CO_UNCONNECTED;
  wire NLW_ARG__7_CARRYCASCOUT_UNCONNECTED;
  wire NLW_ARG__7_MULTSIGNOUT_UNCONNECTED;
  wire NLW_ARG__7_OVERFLOW_UNCONNECTED;
  wire NLW_ARG__7_PATTERNBDETECT_UNCONNECTED;
  wire NLW_ARG__7_PATTERNDETECT_UNCONNECTED;
  wire NLW_ARG__7_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_ARG__7_ACOUT_UNCONNECTED;
  wire [17:0]NLW_ARG__7_BCOUT_UNCONNECTED;
  wire [3:0]NLW_ARG__7_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_ARG__7_P_UNCONNECTED;
  wire [47:0]NLW_ARG__7_PCOUT_UNCONNECTED;
  wire NLW_ARG__8_CARRYCASCOUT_UNCONNECTED;
  wire NLW_ARG__8_MULTSIGNOUT_UNCONNECTED;
  wire NLW_ARG__8_OVERFLOW_UNCONNECTED;
  wire NLW_ARG__8_PATTERNBDETECT_UNCONNECTED;
  wire NLW_ARG__8_PATTERNDETECT_UNCONNECTED;
  wire NLW_ARG__8_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_ARG__8_ACOUT_UNCONNECTED;
  wire [17:0]NLW_ARG__8_BCOUT_UNCONNECTED;
  wire [3:0]NLW_ARG__8_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_ARG__8_P_UNCONNECTED;
  wire [47:0]NLW_ARG__8_PCOUT_UNCONNECTED;
  wire [2:0]NLW_ARG__8_i_32_O_UNCONNECTED;
  wire [3:3]NLW_ARG__8_i_41_CO_UNCONNECTED;
  wire [3:0]NLW_ARG__8_i_49_O_UNCONNECTED;
  wire NLW_ARG__9_CARRYCASCOUT_UNCONNECTED;
  wire NLW_ARG__9_MULTSIGNOUT_UNCONNECTED;
  wire NLW_ARG__9_OVERFLOW_UNCONNECTED;
  wire NLW_ARG__9_PATTERNBDETECT_UNCONNECTED;
  wire NLW_ARG__9_PATTERNDETECT_UNCONNECTED;
  wire NLW_ARG__9_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_ARG__9_ACOUT_UNCONNECTED;
  wire [17:0]NLW_ARG__9_BCOUT_UNCONNECTED;
  wire [3:0]NLW_ARG__9_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_ARG__9_P_UNCONNECTED;
  wire [47:0]NLW_ARG__9_PCOUT_UNCONNECTED;
  wire [2:0]\NLW_delta_out_reg[17]_i_10_O_UNCONNECTED ;
  wire [3:3]\NLW_delta_out_reg[17]_i_19_CO_UNCONNECTED ;
  wire [3:0]\NLW_delta_out_reg[17]_i_26_O_UNCONNECTED ;
  wire [2:0]\NLW_delta_out_reg[1]_i_10_O_UNCONNECTED ;
  wire [3:3]\NLW_delta_out_reg[1]_i_19_CO_UNCONNECTED ;
  wire [3:0]\NLW_delta_out_reg[1]_i_26_O_UNCONNECTED ;
  wire [3:3]\NLW_w_inputs_pop_reg[15]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_w_inputs_pop_reg[47]_i_3_CO_UNCONNECTED ;
  wire [3:3]\NLW_w_inputs_pop_reg[63]_i_3_CO_UNCONNECTED ;
  wire [3:3]\NLW_w_inputs_pop_reg[79]_i_3_CO_UNCONNECTED ;
  wire [2:0]\NLW_w_vector_reg[0][1]_i_10_O_UNCONNECTED ;
  wire [3:3]\NLW_w_vector_reg[0][1]_i_19_CO_UNCONNECTED ;
  wire [3:0]\NLW_w_vector_reg[0][1]_i_26_O_UNCONNECTED ;
  wire [2:0]\NLW_w_vector_reg[1][1]_i_10_O_UNCONNECTED ;
  wire [3:3]\NLW_w_vector_reg[1][1]_i_19_CO_UNCONNECTED ;
  wire [3:0]\NLW_w_vector_reg[1][1]_i_26_O_UNCONNECTED ;
  wire [2:0]\NLW_w_vector_reg[3][1]_i_10_O_UNCONNECTED ;
  wire [3:3]\NLW_w_vector_reg[3][1]_i_19_CO_UNCONNECTED ;
  wire [3:0]\NLW_w_vector_reg[3][1]_i_26_O_UNCONNECTED ;
  wire [2:0]\NLW_w_vector_reg[4][1]_i_10_O_UNCONNECTED ;
  wire [3:3]\NLW_w_vector_reg[4][1]_i_19_CO_UNCONNECTED ;
  wire [3:0]\NLW_w_vector_reg[4][1]_i_26_O_UNCONNECTED ;
  wire [2:0]\NLW_weights_update_temp_reg[17]_i_10_O_UNCONNECTED ;
  wire [3:3]\NLW_weights_update_temp_reg[17]_i_19_CO_UNCONNECTED ;
  wire [3:0]\NLW_weights_update_temp_reg[17]_i_26_O_UNCONNECTED ;
  wire [2:0]\NLW_weights_update_temp_reg[1]_i_10_O_UNCONNECTED ;
  wire [3:3]\NLW_weights_update_temp_reg[1]_i_19_CO_UNCONNECTED ;
  wire [3:0]\NLW_weights_update_temp_reg[1]_i_26_O_UNCONNECTED ;
  wire [2:0]\NLW_weights_update_temp_reg[33]_i_10_O_UNCONNECTED ;
  wire [3:3]\NLW_weights_update_temp_reg[33]_i_19_CO_UNCONNECTED ;
  wire [3:0]\NLW_weights_update_temp_reg[33]_i_26_O_UNCONNECTED ;
  wire [2:0]\NLW_weights_update_temp_reg[49]_i_10_O_UNCONNECTED ;
  wire [3:3]\NLW_weights_update_temp_reg[49]_i_19_CO_UNCONNECTED ;
  wire [3:0]\NLW_weights_update_temp_reg[49]_i_26_O_UNCONNECTED ;
  wire [2:0]\NLW_weights_update_temp_reg[65]_i_10_O_UNCONNECTED ;
  wire [3:3]\NLW_weights_update_temp_reg[65]_i_19_CO_UNCONNECTED ;
  wire [3:0]\NLW_weights_update_temp_reg[65]_i_26_O_UNCONNECTED ;
  wire [2:0]\NLW_weights_update_temp_reg[81]_i_10_O_UNCONNECTED ;
  wire [3:3]\NLW_weights_update_temp_reg[81]_i_19_CO_UNCONNECTED ;
  wire [3:0]\NLW_weights_update_temp_reg[81]_i_26_O_UNCONNECTED ;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    ARG
       (.A({A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_ARG_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B_0[15],B_0[15],B_0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_ARG_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_ARG_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_ARG_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(ARG_i_1__1_n_0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(ARG_i_1__1_n_0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(s00_axi_aclk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_ARG_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_ARG_OVERFLOW_UNCONNECTED),
        .P({NLW_ARG_P_UNCONNECTED[47:32],ARG_n_74,ARG_n_75,ARG_n_76,ARG_n_77,ARG_n_78,ARG_n_79,ARG_n_80,ARG_n_81,ARG_n_82,ARG_n_83,ARG_n_84,ARG_n_85,ARG_n_86,ARG_n_87,ARG_n_88,ARG_n_89,ARG_n_90,ARG_n_91,ARG_n_92,ARG_n_93,ARG_n_94,ARG_n_95,ARG_n_96,ARG_n_97,ARG_n_98,ARG_n_99,ARG_n_100,ARG_n_101,ARG_n_102,ARG_n_103,ARG_n_104,ARG_n_105}),
        .PATTERNBDETECT(NLW_ARG_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_ARG_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_ARG_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(\w_vector2[1]_10 ),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_ARG_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    ARG__0
       (.A({ARG__0_0[15],ARG__0_0[15],ARG__0_0[15],ARG__0_0[15],ARG__0_0[15],ARG__0_0[15],ARG__0_0[15],ARG__0_0[15],ARG__0_0[15],ARG__0_0[15],ARG__0_0[15],ARG__0_0[15],ARG__0_0[15],ARG__0_0[15],ARG__0_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_ARG__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({ARG__0_i_1_n_0,ARG__0_i_1_n_0,ARG__0_i_1_n_0,ARG__0_i_2_n_0,ARG__0_i_3_n_0,ARG__0_i_4_n_0,ARG__0_i_5_n_0,ARG__0_i_6_n_0,ARG__0_i_7_n_0,ARG__0_i_8_n_0,ARG__0_i_9_n_0,ARG__0_i_10_n_0,ARG__0_i_11_n_0,ARG__0_i_12_n_0,ARG__0_i_13_n_0,ARG__0_i_14_n_0,ARG__0_i_15_n_0,ARG__0_i_16_n_0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_ARG__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_ARG__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_ARG__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(ARG_i_1__1_n_0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(ARG_i_1__1_n_0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(s00_axi_aclk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_ARG__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_ARG__0_OVERFLOW_UNCONNECTED),
        .P({NLW_ARG__0_P_UNCONNECTED[47:32],ARG__0_n_74,ARG__0_n_75,ARG__0_n_76,ARG__0_n_77,ARG__0_n_78,ARG__0_n_79,ARG__0_n_80,ARG__0_n_81,ARG__0_n_82,ARG__0_n_83,ARG__0_n_84,ARG__0_n_85,ARG__0_n_86,ARG__0_n_87,ARG__0_n_88,ARG__0_n_89,ARG__0_n_90,ARG__0_n_91,ARG__0_n_92,ARG__0_n_93,ARG__0_n_94,ARG__0_n_95,ARG__0_n_96,ARG__0_n_97,ARG__0_n_98,ARG__0_n_99,ARG__0_n_100,ARG__0_n_101,ARG__0_n_102,ARG__0_n_103,ARG__0_n_104,ARG__0_n_105}),
        .PATTERNBDETECT(NLW_ARG__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_ARG__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_ARG__0_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(\w_vector2[1]_10 ),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_ARG__0_UNDERFLOW_UNCONNECTED));
  LUT4 #(
    .INIT(16'hED48)) 
    ARG__0_i_1
       (.I0(\NUM_OF_NEURONS_VAR_reg[1]_0 [1]),
        .I1(\deltas_reg[1]_2 [15]),
        .I2(\NUM_OF_NEURONS_VAR_reg[1]_0 [0]),
        .I3(\deltas_reg[0]_3 [15]),
        .O(ARG__0_i_1_n_0));
  LUT4 #(
    .INIT(16'hED48)) 
    ARG__0_i_10
       (.I0(\NUM_OF_NEURONS_VAR_reg[1]_0 [1]),
        .I1(\deltas_reg[1]_2 [6]),
        .I2(\NUM_OF_NEURONS_VAR_reg[1]_0 [0]),
        .I3(\deltas_reg[0]_3 [6]),
        .O(ARG__0_i_10_n_0));
  LUT4 #(
    .INIT(16'hED48)) 
    ARG__0_i_11
       (.I0(\NUM_OF_NEURONS_VAR_reg[1]_0 [1]),
        .I1(\deltas_reg[1]_2 [5]),
        .I2(\NUM_OF_NEURONS_VAR_reg[1]_0 [0]),
        .I3(\deltas_reg[0]_3 [5]),
        .O(ARG__0_i_11_n_0));
  LUT4 #(
    .INIT(16'hED48)) 
    ARG__0_i_12
       (.I0(\NUM_OF_NEURONS_VAR_reg[1]_0 [1]),
        .I1(\deltas_reg[1]_2 [4]),
        .I2(\NUM_OF_NEURONS_VAR_reg[1]_0 [0]),
        .I3(\deltas_reg[0]_3 [4]),
        .O(ARG__0_i_12_n_0));
  LUT4 #(
    .INIT(16'hED48)) 
    ARG__0_i_13
       (.I0(\NUM_OF_NEURONS_VAR_reg[1]_0 [1]),
        .I1(\deltas_reg[1]_2 [3]),
        .I2(\NUM_OF_NEURONS_VAR_reg[1]_0 [0]),
        .I3(\deltas_reg[0]_3 [3]),
        .O(ARG__0_i_13_n_0));
  LUT4 #(
    .INIT(16'hED48)) 
    ARG__0_i_14
       (.I0(\NUM_OF_NEURONS_VAR_reg[1]_0 [1]),
        .I1(\deltas_reg[1]_2 [2]),
        .I2(\NUM_OF_NEURONS_VAR_reg[1]_0 [0]),
        .I3(\deltas_reg[0]_3 [2]),
        .O(ARG__0_i_14_n_0));
  LUT4 #(
    .INIT(16'hED48)) 
    ARG__0_i_15
       (.I0(\NUM_OF_NEURONS_VAR_reg[1]_0 [1]),
        .I1(\deltas_reg[1]_2 [1]),
        .I2(\NUM_OF_NEURONS_VAR_reg[1]_0 [0]),
        .I3(\deltas_reg[0]_3 [1]),
        .O(ARG__0_i_15_n_0));
  LUT4 #(
    .INIT(16'hED48)) 
    ARG__0_i_16
       (.I0(\NUM_OF_NEURONS_VAR_reg[1]_0 [1]),
        .I1(\deltas_reg[1]_2 [0]),
        .I2(\NUM_OF_NEURONS_VAR_reg[1]_0 [0]),
        .I3(\deltas_reg[0]_3 [0]),
        .O(ARG__0_i_16_n_0));
  LUT4 #(
    .INIT(16'hED48)) 
    ARG__0_i_2
       (.I0(\NUM_OF_NEURONS_VAR_reg[1]_0 [1]),
        .I1(\deltas_reg[1]_2 [14]),
        .I2(\NUM_OF_NEURONS_VAR_reg[1]_0 [0]),
        .I3(\deltas_reg[0]_3 [14]),
        .O(ARG__0_i_2_n_0));
  LUT4 #(
    .INIT(16'hED48)) 
    ARG__0_i_3
       (.I0(\NUM_OF_NEURONS_VAR_reg[1]_0 [1]),
        .I1(\deltas_reg[1]_2 [13]),
        .I2(\NUM_OF_NEURONS_VAR_reg[1]_0 [0]),
        .I3(\deltas_reg[0]_3 [13]),
        .O(ARG__0_i_3_n_0));
  LUT4 #(
    .INIT(16'hED48)) 
    ARG__0_i_4
       (.I0(\NUM_OF_NEURONS_VAR_reg[1]_0 [1]),
        .I1(\deltas_reg[1]_2 [12]),
        .I2(\NUM_OF_NEURONS_VAR_reg[1]_0 [0]),
        .I3(\deltas_reg[0]_3 [12]),
        .O(ARG__0_i_4_n_0));
  LUT4 #(
    .INIT(16'hED48)) 
    ARG__0_i_5
       (.I0(\NUM_OF_NEURONS_VAR_reg[1]_0 [1]),
        .I1(\deltas_reg[1]_2 [11]),
        .I2(\NUM_OF_NEURONS_VAR_reg[1]_0 [0]),
        .I3(\deltas_reg[0]_3 [11]),
        .O(ARG__0_i_5_n_0));
  LUT4 #(
    .INIT(16'hED48)) 
    ARG__0_i_6
       (.I0(\NUM_OF_NEURONS_VAR_reg[1]_0 [1]),
        .I1(\deltas_reg[1]_2 [10]),
        .I2(\NUM_OF_NEURONS_VAR_reg[1]_0 [0]),
        .I3(\deltas_reg[0]_3 [10]),
        .O(ARG__0_i_6_n_0));
  LUT4 #(
    .INIT(16'hED48)) 
    ARG__0_i_7
       (.I0(\NUM_OF_NEURONS_VAR_reg[1]_0 [1]),
        .I1(\deltas_reg[1]_2 [9]),
        .I2(\NUM_OF_NEURONS_VAR_reg[1]_0 [0]),
        .I3(\deltas_reg[0]_3 [9]),
        .O(ARG__0_i_7_n_0));
  LUT4 #(
    .INIT(16'hED48)) 
    ARG__0_i_8
       (.I0(\NUM_OF_NEURONS_VAR_reg[1]_0 [1]),
        .I1(\deltas_reg[1]_2 [8]),
        .I2(\NUM_OF_NEURONS_VAR_reg[1]_0 [0]),
        .I3(\deltas_reg[0]_3 [8]),
        .O(ARG__0_i_8_n_0));
  LUT4 #(
    .INIT(16'hED48)) 
    ARG__0_i_9
       (.I0(\NUM_OF_NEURONS_VAR_reg[1]_0 [1]),
        .I1(\deltas_reg[1]_2 [7]),
        .I2(\NUM_OF_NEURONS_VAR_reg[1]_0 [0]),
        .I3(\deltas_reg[0]_3 [7]),
        .O(ARG__0_i_9_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    ARG__1
       (.A({ARG__1_i_18_n_5,ARG__1_i_18_n_5,ARG__1_i_18_n_5,ARG__1_i_18_n_5,ARG__1_i_18_n_5,ARG__1_i_18_n_5,ARG__1_i_18_n_5,ARG__1_i_18_n_5,ARG__1_i_18_n_5,ARG__1_i_18_n_5,ARG__1_i_18_n_5,ARG__1_i_18_n_5,ARG__1_i_18_n_5,ARG__1_i_18_n_5,ARG__1_i_18_n_5,ARG__1_i_18_n_6,ARG__1_i_18_n_7,ARG__1_i_19_n_4,ARG__1_i_19_n_5,ARG__1_i_19_n_6,ARG__1_i_19_n_7,ARG__1_i_20_n_4,ARG__1_i_20_n_5,ARG__1_i_20_n_6,ARG__1_i_20_n_7,ARG__1_i_21_n_4,ARG__1_i_21_n_5,ARG__1_i_21_n_6,ARG__1_i_21_n_7,\inputs_temp_reg[1]_0 [0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_ARG__1_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B[15],B[15],B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_ARG__1_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_ARG__1_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_ARG__1_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(if_end),
        .CEB2(ARG__13_0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(s00_axi_aclk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_ARG__1_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_ARG__1_OVERFLOW_UNCONNECTED),
        .P({NLW_ARG__1_P_UNCONNECTED[47:32],ARG__1_n_74,ARG__1_n_75,ARG__1_n_76,ARG__1_n_77,ARG__1_n_78,ARG__1_n_79,ARG__1_n_80,ARG__1_n_81,ARG__1_n_82,ARG__1_n_83,ARG__1_n_84,ARG__1_n_85,ARG__1_n_86,ARG__1_n_87,ARG__1_n_88,ARG__1_n_89,ARG__1_n_90,ARG__1_n_91,ARG__1_n_92,ARG__1_n_93,ARG__1_n_94,ARG__1_n_95,ARG__1_n_96,ARG__1_n_97,ARG__1_n_98,ARG__1_n_99,ARG__1_n_100,ARG__1_n_101,ARG__1_n_102,ARG__1_n_103,ARG__1_n_104,ARG__1_n_105}),
        .PATTERNBDETECT(NLW_ARG__1_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_ARG__1_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_ARG__1_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_ARG__1_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    ARG__10
       (.A({ARG__8_i_3_n_0,ARG__8_i_3_n_0,ARG__8_i_3_n_0,ARG__8_i_3_n_0,ARG__8_i_3_n_0,ARG__10_i_1_n_0,ARG__10_i_1_n_0,ARG__10_i_1_n_0,ARG__10_i_1_n_0,ARG__10_i_1_n_0,ARG__10_i_1_n_0,ARG__10_i_1_n_0,ARG__10_i_1_n_0,ARG__10_i_1_n_0,ARG__10_i_1_n_0,ARG__8_i_4_n_0,ARG__8_i_5_n_0,ARG__8_i_6_n_0,ARG__8_i_7_n_0,ARG__8_i_8_n_0,ARG__8_i_9_n_0,ARG__8_i_10_n_0,ARG__8_i_11_n_0,ARG__8_i_12_n_0,ARG__8_i_13_n_0,ARG__8_i_14_n_0,ARG__8_i_15_n_0,ARG__8_i_16_n_0,ARG__8_i_17_n_0,ARG__8_i_18_n_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_ARG__10_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({\inputs_before_reg[0]_7 [15],\inputs_before_reg[0]_7 [15],\inputs_before_reg[0]_7 }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_ARG__10_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_ARG__10_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_ARG__10_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(ARG__13_0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(s00_axi_aclk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_ARG__10_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_ARG__10_OVERFLOW_UNCONNECTED),
        .P({NLW_ARG__10_P_UNCONNECTED[47:32],ARG__10_n_74,ARG__10_n_75,ARG__10_n_76,ARG__10_n_77,ARG__10_n_78,ARG__10_n_79,ARG__10_n_80,ARG__10_n_81,ARG__10_n_82,ARG__10_n_83,ARG__10_n_84,ARG__10_n_85,ARG__10_n_86,ARG__10_n_87,ARG__10_n_88,ARG__10_n_89,ARG__10_n_90,ARG__10_n_91,ARG__10_n_92,ARG__10_n_93,ARG__10_n_94,ARG__10_n_95,ARG__10_n_96,ARG__10_n_97,ARG__10_n_98,ARG__10_n_99,ARG__10_n_100,ARG__10_n_101,ARG__10_n_102,ARG__10_n_103,ARG__10_n_104,ARG__10_n_105}),
        .PATTERNBDETECT(NLW_ARG__10_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_ARG__10_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_ARG__10_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_ARG__10_UNDERFLOW_UNCONNECTED));
  LUT3 #(
    .INIT(8'h8A)) 
    ARG__10_i_1
       (.I0(ARG__7_n_74),
        .I1(ARG__8_i_19_n_0),
        .I2(ARG__7_n_96),
        .O(ARG__10_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    ARG__11
       (.A({p_0_out[31],p_0_out[31],p_0_out[31],p_0_out[31],p_0_out[31],p_0_out[31],p_0_out[31],p_0_out[31],p_0_out[31],p_0_out[31],p_0_out[31],p_0_out[31],p_0_out[31],p_0_out[31],p_0_out[31:18],\delta_out[17]_i_1_n_0 ,p_0_out[16]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_ARG__11_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({ARG__7_0[15],ARG__7_0[15],ARG__7_0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_ARG__11_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_ARG__11_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_ARG__11_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(ARG__13_0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(s00_axi_aclk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_ARG__11_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_ARG__11_OVERFLOW_UNCONNECTED),
        .P({NLW_ARG__11_P_UNCONNECTED[47:32],ARG__11_n_74,ARG__11_n_75,ARG__11_n_76,ARG__11_n_77,ARG__11_n_78,ARG__11_n_79,ARG__11_n_80,ARG__11_n_81,ARG__11_n_82,ARG__11_n_83,ARG__11_n_84,ARG__11_n_85,ARG__11_n_86,ARG__11_n_87,ARG__11_n_88,ARG__11_n_89,ARG__11_n_90,ARG__11_n_91,ARG__11_n_92,ARG__11_n_93,ARG__11_n_94,ARG__11_n_95,ARG__11_n_96,ARG__11_n_97,ARG__11_n_98,ARG__11_n_99,ARG__11_n_100,ARG__11_n_101,ARG__11_n_102,ARG__11_n_103,ARG__11_n_104,ARG__11_n_105}),
        .PATTERNBDETECT(NLW_ARG__11_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_ARG__11_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_ARG__11_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_ARG__11_UNDERFLOW_UNCONNECTED));
  LUT3 #(
    .INIT(8'h8A)) 
    ARG__11_i_1
       (.I0(ARG__6_n_74),
        .I1(\delta_out[17]_i_2_n_0 ),
        .I2(ARG__6_n_96),
        .O(p_0_out[31]));
  LUT3 #(
    .INIT(8'h8A)) 
    ARG__11_i_10
       (.I0(ARG__6_n_91),
        .I1(\delta_out[17]_i_2_n_0 ),
        .I2(ARG__6_n_96),
        .O(p_0_out[22]));
  LUT3 #(
    .INIT(8'h8A)) 
    ARG__11_i_11
       (.I0(ARG__6_n_92),
        .I1(\delta_out[17]_i_2_n_0 ),
        .I2(ARG__6_n_96),
        .O(p_0_out[21]));
  LUT3 #(
    .INIT(8'h8A)) 
    ARG__11_i_12
       (.I0(ARG__6_n_93),
        .I1(\delta_out[17]_i_2_n_0 ),
        .I2(ARG__6_n_96),
        .O(p_0_out[20]));
  LUT3 #(
    .INIT(8'h8A)) 
    ARG__11_i_13
       (.I0(ARG__6_n_94),
        .I1(\delta_out[17]_i_2_n_0 ),
        .I2(ARG__6_n_96),
        .O(p_0_out[19]));
  LUT3 #(
    .INIT(8'h8A)) 
    ARG__11_i_14
       (.I0(ARG__6_n_95),
        .I1(\delta_out[17]_i_2_n_0 ),
        .I2(ARG__6_n_96),
        .O(p_0_out[18]));
  LUT5 #(
    .INIT(32'hF200F2F2)) 
    ARG__11_i_15
       (.I0(ARG__11_i_16_n_0),
        .I1(\delta_out[16]_i_2_n_0 ),
        .I2(ARG__6_n_97),
        .I3(\delta_out[17]_i_2_n_0 ),
        .I4(ARG__6_n_96),
        .O(p_0_out[16]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    ARG__11_i_16
       (.I0(ARG__6_n_78),
        .I1(ARG__6_n_93),
        .I2(ARG__6_n_81),
        .I3(ARG__6_n_90),
        .I4(ARG__11_i_17_n_0),
        .O(ARG__11_i_16_n_0));
  LUT4 #(
    .INIT(16'hFFEF)) 
    ARG__11_i_17
       (.I0(ARG__6_n_75),
        .I1(ARG__6_n_74),
        .I2(ARG__6_n_98),
        .I3(ARG__6_n_76),
        .O(ARG__11_i_17_n_0));
  LUT3 #(
    .INIT(8'h8A)) 
    ARG__11_i_2
       (.I0(ARG__6_n_83),
        .I1(\delta_out[17]_i_2_n_0 ),
        .I2(ARG__6_n_96),
        .O(p_0_out[30]));
  LUT3 #(
    .INIT(8'h8A)) 
    ARG__11_i_3
       (.I0(ARG__6_n_84),
        .I1(\delta_out[17]_i_2_n_0 ),
        .I2(ARG__6_n_96),
        .O(p_0_out[29]));
  LUT3 #(
    .INIT(8'h8A)) 
    ARG__11_i_4
       (.I0(ARG__6_n_85),
        .I1(\delta_out[17]_i_2_n_0 ),
        .I2(ARG__6_n_96),
        .O(p_0_out[28]));
  LUT3 #(
    .INIT(8'h8A)) 
    ARG__11_i_5
       (.I0(ARG__6_n_86),
        .I1(\delta_out[17]_i_2_n_0 ),
        .I2(ARG__6_n_96),
        .O(p_0_out[27]));
  LUT3 #(
    .INIT(8'h8A)) 
    ARG__11_i_6
       (.I0(ARG__6_n_87),
        .I1(\delta_out[17]_i_2_n_0 ),
        .I2(ARG__6_n_96),
        .O(p_0_out[26]));
  LUT3 #(
    .INIT(8'h8A)) 
    ARG__11_i_7
       (.I0(ARG__6_n_88),
        .I1(\delta_out[17]_i_2_n_0 ),
        .I2(ARG__6_n_96),
        .O(p_0_out[25]));
  LUT3 #(
    .INIT(8'h8A)) 
    ARG__11_i_8
       (.I0(ARG__6_n_89),
        .I1(\delta_out[17]_i_2_n_0 ),
        .I2(ARG__6_n_96),
        .O(p_0_out[24]));
  LUT3 #(
    .INIT(8'h8A)) 
    ARG__11_i_9
       (.I0(ARG__6_n_90),
        .I1(\delta_out[17]_i_2_n_0 ),
        .I2(ARG__6_n_96),
        .O(p_0_out[23]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    ARG__12
       (.A({ARG__12_i_1_n_0,ARG__12_i_1_n_0,ARG__12_i_1_n_0,ARG__12_i_1_n_0,ARG__12_i_1_n_0,ARG__12_i_1_n_0,ARG__12_i_1_n_0,ARG__12_i_1_n_0,ARG__12_i_1_n_0,ARG__12_i_1_n_0,ARG__12_i_2_n_0,ARG__12_i_2_n_0,ARG__12_i_2_n_0,ARG__12_i_2_n_0,ARG__12_i_2_n_0,ARG__12_i_3_n_0,ARG__12_i_4_n_0,ARG__12_i_5_n_0,ARG__12_i_6_n_0,ARG__12_i_7_n_0,ARG__12_i_8_n_0,ARG__12_i_9_n_0,ARG__12_i_10_n_0,ARG__12_i_11_n_0,ARG__12_i_12_n_0,ARG__12_i_13_n_0,ARG__12_i_14_n_0,ARG__12_i_15_n_0,ARG__12_i_16_n_0,ARG__12_i_17_n_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_ARG__12_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ARG__8_i_1_n_0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_ARG__12_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_ARG__12_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_ARG__12_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(ARG__13_0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(s00_axi_aclk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_ARG__12_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_ARG__12_OVERFLOW_UNCONNECTED),
        .P({NLW_ARG__12_P_UNCONNECTED[47:32],ARG__12_n_74,ARG__12_n_75,ARG__12_n_76,ARG__12_n_77,ARG__12_n_78,ARG__12_n_79,ARG__12_n_80,ARG__12_n_81,ARG__12_n_82,ARG__12_n_83,ARG__12_n_84,ARG__12_n_85,ARG__12_n_86,ARG__12_n_87,ARG__12_n_88,ARG__12_n_89,ARG__12_n_90,ARG__12_n_91,ARG__12_n_92,ARG__12_n_93,ARG__12_n_94,ARG__12_n_95,ARG__12_n_96,ARG__12_n_97,ARG__12_n_98,ARG__12_n_99,ARG__12_n_100,ARG__12_n_101,ARG__12_n_102,ARG__12_n_103,ARG__12_n_104,ARG__12_n_105}),
        .PATTERNBDETECT(NLW_ARG__12_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_ARG__12_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_ARG__12_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_ARG__12_UNDERFLOW_UNCONNECTED));
  LUT3 #(
    .INIT(8'h8A)) 
    ARG__12_i_1
       (.I0(ARG__11_n_74),
        .I1(ARG__12_i_18_n_0),
        .I2(ARG__11_n_96),
        .O(ARG__12_i_1_n_0));
  LUT3 #(
    .INIT(8'h8A)) 
    ARG__12_i_10
       (.I0(ARG__11_n_90),
        .I1(ARG__12_i_18_n_0),
        .I2(ARG__11_n_96),
        .O(ARG__12_i_10_n_0));
  LUT3 #(
    .INIT(8'h8A)) 
    ARG__12_i_11
       (.I0(ARG__11_n_91),
        .I1(ARG__12_i_18_n_0),
        .I2(ARG__11_n_96),
        .O(ARG__12_i_11_n_0));
  LUT3 #(
    .INIT(8'h8A)) 
    ARG__12_i_12
       (.I0(ARG__11_n_92),
        .I1(ARG__12_i_18_n_0),
        .I2(ARG__11_n_96),
        .O(ARG__12_i_12_n_0));
  LUT3 #(
    .INIT(8'h8A)) 
    ARG__12_i_13
       (.I0(ARG__11_n_93),
        .I1(ARG__12_i_18_n_0),
        .I2(ARG__11_n_96),
        .O(ARG__12_i_13_n_0));
  LUT3 #(
    .INIT(8'h8A)) 
    ARG__12_i_14
       (.I0(ARG__11_n_94),
        .I1(ARG__12_i_18_n_0),
        .I2(ARG__11_n_96),
        .O(ARG__12_i_14_n_0));
  LUT3 #(
    .INIT(8'h8A)) 
    ARG__12_i_15
       (.I0(ARG__11_n_95),
        .I1(ARG__12_i_18_n_0),
        .I2(ARG__11_n_96),
        .O(ARG__12_i_15_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    ARG__12_i_16
       (.I0(ARG__12_i_18_n_0),
        .I1(ARG__11_n_96),
        .O(ARG__12_i_16_n_0));
  LUT5 #(
    .INIT(32'hF200F2F2)) 
    ARG__12_i_17
       (.I0(ARG__12_i_19_n_0),
        .I1(ARG__12_i_20_n_0),
        .I2(ARG__11_n_97),
        .I3(ARG__12_i_18_n_0),
        .I4(ARG__11_n_96),
        .O(ARG__12_i_17_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ARG__12_i_18
       (.I0(ARG__12_i_21_n_0),
        .I1(ARG__12_i_22_n_0),
        .I2(ARG__12_i_23_n_0),
        .I3(ARG__12_i_24_n_0),
        .I4(ARG__12_i_25_n_0),
        .I5(ARG__12_i_26_n_0),
        .O(ARG__12_i_18_n_0));
  LUT5 #(
    .INIT(32'h00000001)) 
    ARG__12_i_19
       (.I0(ARG__11_n_78),
        .I1(ARG__11_n_93),
        .I2(ARG__11_n_81),
        .I3(ARG__11_n_90),
        .I4(ARG__12_i_27_n_0),
        .O(ARG__12_i_19_n_0));
  LUT3 #(
    .INIT(8'h8A)) 
    ARG__12_i_2
       (.I0(ARG__11_n_74),
        .I1(ARG__12_i_18_n_0),
        .I2(ARG__11_n_96),
        .O(ARG__12_i_2_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ARG__12_i_20
       (.I0(ARG__12_i_28_n_0),
        .I1(ARG__11_n_80),
        .I2(ARG__11_n_77),
        .I3(ARG__11_n_85),
        .I4(ARG__11_n_82),
        .I5(ARG__12_i_29_n_0),
        .O(ARG__12_i_20_n_0));
  LUT5 #(
    .INIT(32'hFFFFFBFF)) 
    ARG__12_i_21
       (.I0(ARG__12_i_30_n_6),
        .I1(ARG__11_n_79),
        .I2(ARG__12_i_31_n_4),
        .I3(ARG__11_n_76),
        .I4(ARG__12_i_32_n_0),
        .O(ARG__12_i_21_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    ARG__12_i_22
       (.I0(ARG__12_i_33_n_0),
        .I1(ARG__12_i_34_n_4),
        .I2(ARG__11_n_80),
        .I3(ARG__12_i_35_n_6),
        .I4(ARG__12_i_30_n_7),
        .O(ARG__12_i_22_n_0));
  LUT6 #(
    .INIT(64'hFFFFFDFFFFFFFFFF)) 
    ARG__12_i_23
       (.I0(ARG__11_n_87),
        .I1(ARG__12_i_34_n_7),
        .I2(ARG__12_i_36_n_7),
        .I3(ARG__11_n_78),
        .I4(ARG__12_i_30_n_4),
        .I5(ARG__11_n_97),
        .O(ARG__12_i_23_n_0));
  LUT5 #(
    .INIT(32'hFFFFF7FF)) 
    ARG__12_i_24
       (.I0(ARG__11_n_75),
        .I1(ARG__11_n_88),
        .I2(ARG__12_i_37_n_7),
        .I3(ARG__11_n_86),
        .I4(ARG__12_i_38_n_0),
        .O(ARG__12_i_24_n_0));
  LUT5 #(
    .INIT(32'hFFFFFBFF)) 
    ARG__12_i_25
       (.I0(ARG__12_i_37_n_4),
        .I1(ARG__11_n_74),
        .I2(ARG__12_i_30_n_5),
        .I3(ARG__11_n_92),
        .I4(ARG__12_i_39_n_0),
        .O(ARG__12_i_25_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFB)) 
    ARG__12_i_26
       (.I0(ARG__12_i_40_n_7),
        .I1(ARG__11_n_84),
        .I2(ARG__12_i_40_n_5),
        .I3(ARG__12_i_41_n_0),
        .I4(ARG__12_i_42_n_0),
        .O(ARG__12_i_26_n_0));
  LUT4 #(
    .INIT(16'hFFEF)) 
    ARG__12_i_27
       (.I0(ARG__11_n_75),
        .I1(ARG__11_n_74),
        .I2(ARG__11_n_98),
        .I3(ARG__11_n_76),
        .O(ARG__12_i_27_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ARG__12_i_28
       (.I0(ARG__11_n_95),
        .I1(ARG__11_n_89),
        .I2(ARG__11_n_94),
        .I3(ARG__11_n_88),
        .O(ARG__12_i_28_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    ARG__12_i_29
       (.I0(ARG__11_n_86),
        .I1(ARG__11_n_87),
        .I2(ARG__11_n_84),
        .I3(ARG__11_n_91),
        .I4(ARG__12_i_43_n_0),
        .O(ARG__12_i_29_n_0));
  LUT3 #(
    .INIT(8'h8A)) 
    ARG__12_i_3
       (.I0(ARG__11_n_83),
        .I1(ARG__12_i_18_n_0),
        .I2(ARG__11_n_96),
        .O(ARG__12_i_3_n_0));
  CARRY4 ARG__12_i_30
       (.CI(ARG__12_i_31_n_0),
        .CO({ARG__12_i_30_n_0,ARG__12_i_30_n_1,ARG__12_i_30_n_2,ARG__12_i_30_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({ARG__12_i_30_n_4,ARG__12_i_30_n_5,ARG__12_i_30_n_6,ARG__12_i_30_n_7}),
        .S({ARG__12_i_44_n_0,ARG__12_i_45_n_0,ARG__12_i_46_n_0,ARG__12_i_47_n_0}));
  CARRY4 ARG__12_i_31
       (.CI(ARG__12_i_48_n_0),
        .CO({ARG__12_i_31_n_0,ARG__12_i_31_n_1,ARG__12_i_31_n_2,ARG__12_i_31_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({ARG__12_i_31_n_4,NLW_ARG__12_i_31_O_UNCONNECTED[2:0]}),
        .S({ARG__12_i_49_n_0,ARG__12_i_50_n_0,ARG__12_i_51_n_0,ARG__12_i_52_n_0}));
  LUT4 #(
    .INIT(16'hFFFD)) 
    ARG__12_i_32
       (.I0(ARG__11_n_95),
        .I1(ARG__12_i_35_n_7),
        .I2(ARG__12_i_40_n_6),
        .I3(ARG__12_i_37_n_5),
        .O(ARG__12_i_32_n_0));
  LUT4 #(
    .INIT(16'h7FFF)) 
    ARG__12_i_33
       (.I0(ARG__11_n_94),
        .I1(ARG__11_n_90),
        .I2(ARG__11_n_74),
        .I3(ARG__11_n_93),
        .O(ARG__12_i_33_n_0));
  CARRY4 ARG__12_i_34
       (.CI(ARG__12_i_36_n_0),
        .CO({ARG__12_i_34_n_0,ARG__12_i_34_n_1,ARG__12_i_34_n_2,ARG__12_i_34_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({ARG__12_i_34_n_4,ARG__12_i_34_n_5,ARG__12_i_34_n_6,ARG__12_i_34_n_7}),
        .S({ARG__12_i_53_n_0,ARG__12_i_54_n_0,ARG__12_i_55_n_0,ARG__12_i_56_n_0}));
  CARRY4 ARG__12_i_35
       (.CI(ARG__12_i_34_n_0),
        .CO({ARG__12_i_35_n_0,ARG__12_i_35_n_1,ARG__12_i_35_n_2,ARG__12_i_35_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({ARG__12_i_35_n_4,ARG__12_i_35_n_5,ARG__12_i_35_n_6,ARG__12_i_35_n_7}),
        .S({ARG__12_i_57_n_0,ARG__12_i_58_n_0,ARG__12_i_59_n_0,ARG__12_i_60_n_0}));
  CARRY4 ARG__12_i_36
       (.CI(ARG__12_i_30_n_0),
        .CO({ARG__12_i_36_n_0,ARG__12_i_36_n_1,ARG__12_i_36_n_2,ARG__12_i_36_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({ARG__12_i_36_n_4,ARG__12_i_36_n_5,ARG__12_i_36_n_6,ARG__12_i_36_n_7}),
        .S({ARG__12_i_61_n_0,ARG__12_i_62_n_0,ARG__12_i_63_n_0,ARG__12_i_64_n_0}));
  CARRY4 ARG__12_i_37
       (.CI(ARG__12_i_35_n_0),
        .CO({ARG__12_i_37_n_0,ARG__12_i_37_n_1,ARG__12_i_37_n_2,ARG__12_i_37_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({ARG__12_i_37_n_4,ARG__12_i_37_n_5,ARG__12_i_37_n_6,ARG__12_i_37_n_7}),
        .S({ARG__12_i_65_n_0,ARG__12_i_66_n_0,ARG__12_i_67_n_0,ARG__12_i_68_n_0}));
  LUT4 #(
    .INIT(16'hFFEF)) 
    ARG__12_i_38
       (.I0(ARG__12_i_34_n_6),
        .I1(ARG__12_i_36_n_4),
        .I2(ARG__11_n_85),
        .I3(ARG__12_i_40_n_4),
        .O(ARG__12_i_38_n_0));
  LUT4 #(
    .INIT(16'hEFFF)) 
    ARG__12_i_39
       (.I0(ARG__12_i_36_n_5),
        .I1(ARG__12_i_35_n_4),
        .I2(ARG__11_n_83),
        .I3(ARG__11_n_82),
        .O(ARG__12_i_39_n_0));
  LUT3 #(
    .INIT(8'h8A)) 
    ARG__12_i_4
       (.I0(ARG__11_n_84),
        .I1(ARG__12_i_18_n_0),
        .I2(ARG__11_n_96),
        .O(ARG__12_i_4_n_0));
  CARRY4 ARG__12_i_40
       (.CI(ARG__12_i_37_n_0),
        .CO({NLW_ARG__12_i_40_CO_UNCONNECTED[3],ARG__12_i_40_n_1,ARG__12_i_40_n_2,ARG__12_i_40_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({ARG__12_i_40_n_4,ARG__12_i_40_n_5,ARG__12_i_40_n_6,ARG__12_i_40_n_7}),
        .S({ARG__12_i_69_n_0,ARG__12_i_70_n_0,ARG__12_i_71_n_0,ARG__12_i_72_n_0}));
  LUT4 #(
    .INIT(16'hFFDF)) 
    ARG__12_i_41
       (.I0(ARG__11_n_77),
        .I1(ARG__12_i_35_n_5),
        .I2(ARG__11_n_91),
        .I3(ARG__12_i_34_n_5),
        .O(ARG__12_i_41_n_0));
  LUT4 #(
    .INIT(16'hFFDF)) 
    ARG__12_i_42
       (.I0(ARG__11_n_81),
        .I1(ARG__12_i_37_n_6),
        .I2(ARG__11_n_89),
        .I3(ARG__12_i_36_n_6),
        .O(ARG__12_i_42_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ARG__12_i_43
       (.I0(ARG__11_n_83),
        .I1(ARG__11_n_79),
        .I2(ARG__11_n_96),
        .I3(ARG__11_n_92),
        .O(ARG__12_i_43_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    ARG__12_i_44
       (.I0(ARG__11_n_94),
        .O(ARG__12_i_44_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    ARG__12_i_45
       (.I0(ARG__11_n_95),
        .O(ARG__12_i_45_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    ARG__12_i_46
       (.I0(ARG__11_n_96),
        .O(ARG__12_i_46_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    ARG__12_i_47
       (.I0(ARG__11_n_97),
        .O(ARG__12_i_47_n_0));
  CARRY4 ARG__12_i_48
       (.CI(1'b0),
        .CO({ARG__12_i_48_n_0,ARG__12_i_48_n_1,ARG__12_i_48_n_2,ARG__12_i_48_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O(NLW_ARG__12_i_48_O_UNCONNECTED[3:0]),
        .S({ARG__12_i_73_n_0,ARG__12_i_74_n_0,ARG__12_i_75_n_0,ARG__11_n_105}));
  LUT1 #(
    .INIT(2'h1)) 
    ARG__12_i_49
       (.I0(ARG__11_n_98),
        .O(ARG__12_i_49_n_0));
  LUT3 #(
    .INIT(8'h8A)) 
    ARG__12_i_5
       (.I0(ARG__11_n_85),
        .I1(ARG__12_i_18_n_0),
        .I2(ARG__11_n_96),
        .O(ARG__12_i_5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    ARG__12_i_50
       (.I0(ARG__11_n_99),
        .O(ARG__12_i_50_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    ARG__12_i_51
       (.I0(ARG__11_n_100),
        .O(ARG__12_i_51_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    ARG__12_i_52
       (.I0(ARG__11_n_101),
        .O(ARG__12_i_52_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    ARG__12_i_53
       (.I0(ARG__11_n_86),
        .O(ARG__12_i_53_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    ARG__12_i_54
       (.I0(ARG__11_n_87),
        .O(ARG__12_i_54_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    ARG__12_i_55
       (.I0(ARG__11_n_88),
        .O(ARG__12_i_55_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    ARG__12_i_56
       (.I0(ARG__11_n_89),
        .O(ARG__12_i_56_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    ARG__12_i_57
       (.I0(ARG__11_n_82),
        .O(ARG__12_i_57_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    ARG__12_i_58
       (.I0(ARG__11_n_83),
        .O(ARG__12_i_58_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    ARG__12_i_59
       (.I0(ARG__11_n_84),
        .O(ARG__12_i_59_n_0));
  LUT3 #(
    .INIT(8'h8A)) 
    ARG__12_i_6
       (.I0(ARG__11_n_86),
        .I1(ARG__12_i_18_n_0),
        .I2(ARG__11_n_96),
        .O(ARG__12_i_6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    ARG__12_i_60
       (.I0(ARG__11_n_85),
        .O(ARG__12_i_60_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    ARG__12_i_61
       (.I0(ARG__11_n_90),
        .O(ARG__12_i_61_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    ARG__12_i_62
       (.I0(ARG__11_n_91),
        .O(ARG__12_i_62_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    ARG__12_i_63
       (.I0(ARG__11_n_92),
        .O(ARG__12_i_63_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    ARG__12_i_64
       (.I0(ARG__11_n_93),
        .O(ARG__12_i_64_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    ARG__12_i_65
       (.I0(ARG__11_n_78),
        .O(ARG__12_i_65_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    ARG__12_i_66
       (.I0(ARG__11_n_79),
        .O(ARG__12_i_66_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    ARG__12_i_67
       (.I0(ARG__11_n_80),
        .O(ARG__12_i_67_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    ARG__12_i_68
       (.I0(ARG__11_n_81),
        .O(ARG__12_i_68_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    ARG__12_i_69
       (.I0(ARG__11_n_74),
        .O(ARG__12_i_69_n_0));
  LUT3 #(
    .INIT(8'h8A)) 
    ARG__12_i_7
       (.I0(ARG__11_n_87),
        .I1(ARG__12_i_18_n_0),
        .I2(ARG__11_n_96),
        .O(ARG__12_i_7_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    ARG__12_i_70
       (.I0(ARG__11_n_75),
        .O(ARG__12_i_70_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    ARG__12_i_71
       (.I0(ARG__11_n_76),
        .O(ARG__12_i_71_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    ARG__12_i_72
       (.I0(ARG__11_n_77),
        .O(ARG__12_i_72_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    ARG__12_i_73
       (.I0(ARG__11_n_102),
        .O(ARG__12_i_73_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    ARG__12_i_74
       (.I0(ARG__11_n_103),
        .O(ARG__12_i_74_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    ARG__12_i_75
       (.I0(ARG__11_n_104),
        .O(ARG__12_i_75_n_0));
  LUT3 #(
    .INIT(8'h8A)) 
    ARG__12_i_8
       (.I0(ARG__11_n_88),
        .I1(ARG__12_i_18_n_0),
        .I2(ARG__11_n_96),
        .O(ARG__12_i_8_n_0));
  LUT3 #(
    .INIT(8'h8A)) 
    ARG__12_i_9
       (.I0(ARG__11_n_89),
        .I1(ARG__12_i_18_n_0),
        .I2(ARG__11_n_96),
        .O(ARG__12_i_9_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    ARG__13
       (.A({ARG__13_i_1_n_0,ARG__13_i_1_n_0,ARG__13_i_1_n_0,ARG__13_i_1_n_0,ARG__13_i_1_n_0,ARG__13_i_1_n_0,ARG__13_i_1_n_0,ARG__13_i_1_n_0,ARG__13_i_1_n_0,ARG__13_i_1_n_0,ARG__13_i_2_n_0,ARG__13_i_2_n_0,ARG__13_i_2_n_0,ARG__13_i_2_n_0,ARG__13_i_2_n_0,ARG__12_i_3_n_0,ARG__12_i_4_n_0,ARG__12_i_5_n_0,ARG__12_i_6_n_0,ARG__12_i_7_n_0,ARG__12_i_8_n_0,ARG__12_i_9_n_0,ARG__12_i_10_n_0,ARG__12_i_11_n_0,ARG__12_i_12_n_0,ARG__12_i_13_n_0,ARG__12_i_14_n_0,ARG__12_i_15_n_0,ARG__12_i_16_n_0,ARG__12_i_17_n_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_ARG__13_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({\inputs_before_reg[1]_6 [15],\inputs_before_reg[1]_6 [15],\inputs_before_reg[1]_6 }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_ARG__13_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_ARG__13_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_ARG__13_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(ARG__13_0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(s00_axi_aclk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_ARG__13_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_ARG__13_OVERFLOW_UNCONNECTED),
        .P({NLW_ARG__13_P_UNCONNECTED[47:32],ARG__13_n_74,ARG__13_n_75,ARG__13_n_76,ARG__13_n_77,ARG__13_n_78,ARG__13_n_79,ARG__13_n_80,ARG__13_n_81,ARG__13_n_82,ARG__13_n_83,ARG__13_n_84,ARG__13_n_85,ARG__13_n_86,ARG__13_n_87,ARG__13_n_88,ARG__13_n_89,ARG__13_n_90,ARG__13_n_91,ARG__13_n_92,ARG__13_n_93,ARG__13_n_94,ARG__13_n_95,ARG__13_n_96,ARG__13_n_97,ARG__13_n_98,ARG__13_n_99,ARG__13_n_100,ARG__13_n_101,ARG__13_n_102,ARG__13_n_103,ARG__13_n_104,ARG__13_n_105}),
        .PATTERNBDETECT(NLW_ARG__13_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_ARG__13_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_ARG__13_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_ARG__13_UNDERFLOW_UNCONNECTED));
  LUT3 #(
    .INIT(8'h8A)) 
    ARG__13_i_1
       (.I0(ARG__11_n_74),
        .I1(ARG__12_i_18_n_0),
        .I2(ARG__11_n_96),
        .O(ARG__13_i_1_n_0));
  LUT3 #(
    .INIT(8'h8A)) 
    ARG__13_i_2
       (.I0(ARG__11_n_74),
        .I1(ARG__12_i_18_n_0),
        .I2(ARG__11_n_96),
        .O(ARG__13_i_2_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    ARG__14
       (.A({ARG__12_i_2_n_0,ARG__12_i_2_n_0,ARG__12_i_2_n_0,ARG__12_i_2_n_0,ARG__12_i_2_n_0,ARG__14_i_1_n_0,ARG__14_i_1_n_0,ARG__14_i_1_n_0,ARG__14_i_1_n_0,ARG__14_i_1_n_0,ARG__14_i_1_n_0,ARG__14_i_1_n_0,ARG__14_i_1_n_0,ARG__14_i_1_n_0,ARG__14_i_1_n_0,ARG__12_i_3_n_0,ARG__12_i_4_n_0,ARG__12_i_5_n_0,ARG__12_i_6_n_0,ARG__12_i_7_n_0,ARG__12_i_8_n_0,ARG__12_i_9_n_0,ARG__12_i_10_n_0,ARG__12_i_11_n_0,ARG__12_i_12_n_0,ARG__12_i_13_n_0,ARG__12_i_14_n_0,ARG__12_i_15_n_0,ARG__12_i_16_n_0,ARG__12_i_17_n_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_ARG__14_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({\inputs_before_reg[0]_7 [15],\inputs_before_reg[0]_7 [15],\inputs_before_reg[0]_7 }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_ARG__14_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_ARG__14_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_ARG__14_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(ARG__13_0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(s00_axi_aclk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_ARG__14_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_ARG__14_OVERFLOW_UNCONNECTED),
        .P({NLW_ARG__14_P_UNCONNECTED[47:32],ARG__14_n_74,ARG__14_n_75,ARG__14_n_76,ARG__14_n_77,ARG__14_n_78,ARG__14_n_79,ARG__14_n_80,ARG__14_n_81,ARG__14_n_82,ARG__14_n_83,ARG__14_n_84,ARG__14_n_85,ARG__14_n_86,ARG__14_n_87,ARG__14_n_88,ARG__14_n_89,ARG__14_n_90,ARG__14_n_91,ARG__14_n_92,ARG__14_n_93,ARG__14_n_94,ARG__14_n_95,ARG__14_n_96,ARG__14_n_97,ARG__14_n_98,ARG__14_n_99,ARG__14_n_100,ARG__14_n_101,ARG__14_n_102,ARG__14_n_103,ARG__14_n_104,ARG__14_n_105}),
        .PATTERNBDETECT(NLW_ARG__14_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_ARG__14_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_ARG__14_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_ARG__14_UNDERFLOW_UNCONNECTED));
  LUT3 #(
    .INIT(8'h8A)) 
    ARG__14_i_1
       (.I0(ARG__11_n_74),
        .I1(ARG__12_i_18_n_0),
        .I2(ARG__11_n_96),
        .O(ARG__14_i_1_n_0));
  LUT5 #(
    .INIT(32'hCA0FCA00)) 
    ARG__1_i_10__0
       (.I0(ARG__1_14),
        .I1(ARG__5_0[7]),
        .I2(\inputs_before_reg[1][0]_0 [1]),
        .I3(\inputs_before_reg[1][0]_0 [0]),
        .I4(ARG__1_15),
        .O(B[7]));
  LUT5 #(
    .INIT(32'hCA0FCA00)) 
    ARG__1_i_11__0
       (.I0(ARG__1_12),
        .I1(ARG__5_0[6]),
        .I2(\inputs_before_reg[1][0]_0 [1]),
        .I3(\inputs_before_reg[1][0]_0 [0]),
        .I4(ARG__1_13),
        .O(B[6]));
  LUT5 #(
    .INIT(32'hCA0FCA00)) 
    ARG__1_i_12__0
       (.I0(ARG__1_10),
        .I1(ARG__5_0[5]),
        .I2(\inputs_before_reg[1][0]_0 [1]),
        .I3(\inputs_before_reg[1][0]_0 [0]),
        .I4(ARG__1_11),
        .O(B[5]));
  LUT5 #(
    .INIT(32'hCA0FCA00)) 
    ARG__1_i_13__0
       (.I0(ARG__1_8),
        .I1(ARG__5_0[4]),
        .I2(\inputs_before_reg[1][0]_0 [1]),
        .I3(\inputs_before_reg[1][0]_0 [0]),
        .I4(ARG__1_9),
        .O(B[4]));
  LUT5 #(
    .INIT(32'hCA0FCA00)) 
    ARG__1_i_14__0
       (.I0(ARG__1_6),
        .I1(ARG__5_0[3]),
        .I2(\inputs_before_reg[1][0]_0 [1]),
        .I3(\inputs_before_reg[1][0]_0 [0]),
        .I4(ARG__1_7),
        .O(B[3]));
  LUT5 #(
    .INIT(32'hCA0FCA00)) 
    ARG__1_i_15__0
       (.I0(ARG__1_4),
        .I1(ARG__5_0[2]),
        .I2(\inputs_before_reg[1][0]_0 [1]),
        .I3(\inputs_before_reg[1][0]_0 [0]),
        .I4(ARG__1_5),
        .O(B[2]));
  LUT5 #(
    .INIT(32'hCA0FCA00)) 
    ARG__1_i_16__0
       (.I0(ARG__1_2),
        .I1(ARG__5_0[1]),
        .I2(\inputs_before_reg[1][0]_0 [1]),
        .I3(\inputs_before_reg[1][0]_0 [0]),
        .I4(ARG__1_3),
        .O(B[1]));
  LUT5 #(
    .INIT(32'hCA0FCA00)) 
    ARG__1_i_17
       (.I0(ARG__1_0),
        .I1(ARG__5_0[0]),
        .I2(\inputs_before_reg[1][0]_0 [1]),
        .I3(\inputs_before_reg[1][0]_0 [0]),
        .I4(ARG__1_1),
        .O(B[0]));
  CARRY4 ARG__1_i_18
       (.CI(ARG__1_i_19_n_0),
        .CO({NLW_ARG__1_i_18_CO_UNCONNECTED[3:2],ARG__1_i_18_n_2,ARG__1_i_18_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_ARG__1_i_18_O_UNCONNECTED[3],ARG__1_i_18_n_5,ARG__1_i_18_n_6,ARG__1_i_18_n_7}),
        .S({1'b0,ARG__1_i_22_n_0,ARG__1_i_23_n_0,ARG__1_i_24_n_0}));
  CARRY4 ARG__1_i_19
       (.CI(ARG__1_i_20_n_0),
        .CO({ARG__1_i_19_n_0,ARG__1_i_19_n_1,ARG__1_i_19_n_2,ARG__1_i_19_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({ARG__1_i_19_n_4,ARG__1_i_19_n_5,ARG__1_i_19_n_6,ARG__1_i_19_n_7}),
        .S({ARG__1_i_25_n_0,ARG__1_i_26_n_0,ARG__1_i_27_n_0,ARG__1_i_28_n_0}));
  LUT4 #(
    .INIT(16'h0008)) 
    ARG__1_i_1__0
       (.I0(Q[0]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[3]),
        .O(if_end));
  CARRY4 ARG__1_i_20
       (.CI(ARG__1_i_21_n_0),
        .CO({ARG__1_i_20_n_0,ARG__1_i_20_n_1,ARG__1_i_20_n_2,ARG__1_i_20_n_3}),
        .CYINIT(1'b0),
        .DI({ARG__1_i_29_n_0,1'b0,1'b0,1'b0}),
        .O({ARG__1_i_20_n_4,ARG__1_i_20_n_5,ARG__1_i_20_n_6,ARG__1_i_20_n_7}),
        .S({\inputs_temp_reg[1]_0 [8],ARG__1_i_30_n_0,ARG__1_i_31_n_0,ARG__1_i_32_n_0}));
  CARRY4 ARG__1_i_21
       (.CI(1'b0),
        .CO({ARG__1_i_21_n_0,ARG__1_i_21_n_1,ARG__1_i_21_n_2,ARG__1_i_21_n_3}),
        .CYINIT(ARG__1_i_33_n_0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({ARG__1_i_21_n_4,ARG__1_i_21_n_5,ARG__1_i_21_n_6,ARG__1_i_21_n_7}),
        .S({ARG__1_i_34_n_0,ARG__1_i_35_n_0,ARG__1_i_36_n_0,ARG__1_i_37_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    ARG__1_i_22
       (.I0(\inputs_temp_reg[1]_0 [15]),
        .O(ARG__1_i_22_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    ARG__1_i_23
       (.I0(\inputs_temp_reg[1]_0 [14]),
        .O(ARG__1_i_23_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    ARG__1_i_24
       (.I0(\inputs_temp_reg[1]_0 [13]),
        .O(ARG__1_i_24_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    ARG__1_i_25
       (.I0(\inputs_temp_reg[1]_0 [12]),
        .O(ARG__1_i_25_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    ARG__1_i_26
       (.I0(\inputs_temp_reg[1]_0 [11]),
        .O(ARG__1_i_26_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    ARG__1_i_27
       (.I0(\inputs_temp_reg[1]_0 [10]),
        .O(ARG__1_i_27_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    ARG__1_i_28
       (.I0(\inputs_temp_reg[1]_0 [9]),
        .O(ARG__1_i_28_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    ARG__1_i_29
       (.I0(\inputs_temp_reg[1]_0 [8]),
        .O(ARG__1_i_29_n_0));
  LUT3 #(
    .INIT(8'h80)) 
    ARG__1_i_2__0
       (.I0(\inputs_before_reg[1][0]_0 [0]),
        .I1(\inputs_before_reg[1][0]_0 [1]),
        .I2(ARG__5_0[15]),
        .O(B[15]));
  LUT1 #(
    .INIT(2'h1)) 
    ARG__1_i_30
       (.I0(\inputs_temp_reg[1]_0 [7]),
        .O(ARG__1_i_30_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    ARG__1_i_31
       (.I0(\inputs_temp_reg[1]_0 [6]),
        .O(ARG__1_i_31_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    ARG__1_i_32
       (.I0(\inputs_temp_reg[1]_0 [5]),
        .O(ARG__1_i_32_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    ARG__1_i_33
       (.I0(\inputs_temp_reg[1]_0 [0]),
        .O(ARG__1_i_33_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    ARG__1_i_34
       (.I0(\inputs_temp_reg[1]_0 [4]),
        .O(ARG__1_i_34_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    ARG__1_i_35
       (.I0(\inputs_temp_reg[1]_0 [3]),
        .O(ARG__1_i_35_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    ARG__1_i_36
       (.I0(\inputs_temp_reg[1]_0 [2]),
        .O(ARG__1_i_36_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    ARG__1_i_37
       (.I0(\inputs_temp_reg[1]_0 [1]),
        .O(ARG__1_i_37_n_0));
  LUT3 #(
    .INIT(8'h80)) 
    ARG__1_i_3__0
       (.I0(\inputs_before_reg[1][0]_0 [0]),
        .I1(\inputs_before_reg[1][0]_0 [1]),
        .I2(ARG__5_0[14]),
        .O(B[14]));
  LUT3 #(
    .INIT(8'h80)) 
    ARG__1_i_4__0
       (.I0(\inputs_before_reg[1][0]_0 [0]),
        .I1(\inputs_before_reg[1][0]_0 [1]),
        .I2(ARG__5_0[13]),
        .O(B[13]));
  LUT3 #(
    .INIT(8'h80)) 
    ARG__1_i_5__0
       (.I0(\inputs_before_reg[1][0]_0 [0]),
        .I1(\inputs_before_reg[1][0]_0 [1]),
        .I2(ARG__5_0[12]),
        .O(B[12]));
  LUT3 #(
    .INIT(8'h80)) 
    ARG__1_i_6__0
       (.I0(\inputs_before_reg[1][0]_0 [0]),
        .I1(\inputs_before_reg[1][0]_0 [1]),
        .I2(ARG__5_0[11]),
        .O(B[11]));
  LUT3 #(
    .INIT(8'h80)) 
    ARG__1_i_7__0
       (.I0(\inputs_before_reg[1][0]_0 [0]),
        .I1(\inputs_before_reg[1][0]_0 [1]),
        .I2(ARG__5_0[10]),
        .O(B[10]));
  LUT3 #(
    .INIT(8'h80)) 
    ARG__1_i_8__0
       (.I0(\inputs_before_reg[1][0]_0 [0]),
        .I1(\inputs_before_reg[1][0]_0 [1]),
        .I2(ARG__5_0[9]),
        .O(B[9]));
  LUT5 #(
    .INIT(32'hCA0FCA00)) 
    ARG__1_i_9__0
       (.I0(ARG__1_16),
        .I1(ARG__5_0[8]),
        .I2(\inputs_before_reg[1][0]_0 [1]),
        .I3(\inputs_before_reg[1][0]_0 [0]),
        .I4(ARG__1_17),
        .O(B[8]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    ARG__2
       (.A({ARG__2_i_17_n_4,ARG__2_i_17_n_4,ARG__2_i_17_n_4,ARG__2_i_17_n_4,ARG__2_i_17_n_4,ARG__2_i_17_n_4,ARG__2_i_17_n_4,ARG__2_i_17_n_4,ARG__2_i_17_n_4,ARG__2_i_17_n_4,ARG__2_i_17_n_4,ARG__2_i_17_n_4,ARG__2_i_17_n_4,ARG__2_i_17_n_4,ARG__2_i_17_n_4,ARG__2_i_17_n_5,ARG__2_i_17_n_6,ARG__2_i_17_n_7,ARG__2_i_18_n_4,ARG__2_i_18_n_5,ARG__2_i_18_n_6,ARG__2_i_18_n_7,ARG__2_i_19_n_4,ARG__2_i_19_n_5,ARG__2_i_19_n_6,ARG__2_i_19_n_7,ARG__2_i_20_n_4,ARG__2_i_20_n_5,ARG__2_i_20_n_6,ARG__2_i_20_n_7}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_ARG__2_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({ARG__2_i_1_n_0,ARG__2_i_1_n_0,ARG__2_i_1_n_0,ARG__2_i_2_n_0,ARG__2_i_3_n_0,ARG__2_i_4_n_0,ARG__2_i_5_n_0,ARG__2_i_6_n_0,ARG__2_i_7_n_0,ARG__2_i_8_n_0,ARG__2_i_9_n_0,ARG__2_i_10_n_0,ARG__2_i_11_n_0,ARG__2_i_12_n_0,ARG__2_i_13_n_0,ARG__2_i_14_n_0,ARG__2_i_15_n_0,ARG__2_i_16_n_0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_ARG__2_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_ARG__2_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_ARG__2_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(ARG__13_0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(ARG__13_0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(s00_axi_aclk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_ARG__2_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_ARG__2_OVERFLOW_UNCONNECTED),
        .P({NLW_ARG__2_P_UNCONNECTED[47:32],ARG__2_n_74,ARG__2_n_75,ARG__2_n_76,ARG__2_n_77,ARG__2_n_78,ARG__2_n_79,ARG__2_n_80,ARG__2_n_81,ARG__2_n_82,ARG__2_n_83,ARG__2_n_84,ARG__2_n_85,ARG__2_n_86,ARG__2_n_87,ARG__2_n_88,ARG__2_n_89,ARG__2_n_90,ARG__2_n_91,ARG__2_n_92,ARG__2_n_93,ARG__2_n_94,ARG__2_n_95,ARG__2_n_96,ARG__2_n_97,ARG__2_n_98,ARG__2_n_99,ARG__2_n_100,ARG__2_n_101,ARG__2_n_102,ARG__2_n_103,ARG__2_n_104,ARG__2_n_105}),
        .PATTERNBDETECT(NLW_ARG__2_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_ARG__2_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_ARG__2_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_ARG__2_UNDERFLOW_UNCONNECTED));
  LUT3 #(
    .INIT(8'h8A)) 
    ARG__2_i_1
       (.I0(ARG__1_n_74),
        .I1(ARG__2_i_21_n_0),
        .I2(ARG__1_n_96),
        .O(ARG__2_i_1_n_0));
  LUT3 #(
    .INIT(8'h8A)) 
    ARG__2_i_10
       (.I0(ARG__1_n_91),
        .I1(ARG__2_i_21_n_0),
        .I2(ARG__1_n_96),
        .O(ARG__2_i_10_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    ARG__2_i_100
       (.I0(ARG__1_n_96),
        .O(ARG__2_i_100_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    ARG__2_i_101
       (.I0(ARG__1_n_97),
        .O(ARG__2_i_101_n_0));
  CARRY4 ARG__2_i_102
       (.CI(1'b0),
        .CO({ARG__2_i_102_n_0,ARG__2_i_102_n_1,ARG__2_i_102_n_2,ARG__2_i_102_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O(NLW_ARG__2_i_102_O_UNCONNECTED[3:0]),
        .S({ARG__2_i_127_n_0,ARG__2_i_128_n_0,ARG__2_i_129_n_0,ARG__1_n_105}));
  LUT1 #(
    .INIT(2'h1)) 
    ARG__2_i_103
       (.I0(ARG__1_n_98),
        .O(ARG__2_i_103_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    ARG__2_i_104
       (.I0(ARG__1_n_99),
        .O(ARG__2_i_104_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    ARG__2_i_105
       (.I0(ARG__1_n_100),
        .O(ARG__2_i_105_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    ARG__2_i_106
       (.I0(ARG__1_n_101),
        .O(ARG__2_i_106_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    ARG__2_i_107
       (.I0(ARG__1_n_86),
        .O(ARG__2_i_107_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    ARG__2_i_108
       (.I0(ARG__1_n_87),
        .O(ARG__2_i_108_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    ARG__2_i_109
       (.I0(ARG__1_n_88),
        .O(ARG__2_i_109_n_0));
  LUT3 #(
    .INIT(8'h8A)) 
    ARG__2_i_11
       (.I0(ARG__1_n_92),
        .I1(ARG__2_i_21_n_0),
        .I2(ARG__1_n_96),
        .O(ARG__2_i_11_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    ARG__2_i_110
       (.I0(ARG__1_n_89),
        .O(ARG__2_i_110_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    ARG__2_i_111
       (.I0(ARG__1_n_82),
        .O(ARG__2_i_111_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    ARG__2_i_112
       (.I0(ARG__1_n_83),
        .O(ARG__2_i_112_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    ARG__2_i_113
       (.I0(ARG__1_n_84),
        .O(ARG__2_i_113_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    ARG__2_i_114
       (.I0(ARG__1_n_85),
        .O(ARG__2_i_114_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    ARG__2_i_115
       (.I0(ARG__1_n_90),
        .O(ARG__2_i_115_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    ARG__2_i_116
       (.I0(ARG__1_n_91),
        .O(ARG__2_i_116_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    ARG__2_i_117
       (.I0(ARG__1_n_92),
        .O(ARG__2_i_117_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    ARG__2_i_118
       (.I0(ARG__1_n_93),
        .O(ARG__2_i_118_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    ARG__2_i_119
       (.I0(ARG__1_n_78),
        .O(ARG__2_i_119_n_0));
  LUT3 #(
    .INIT(8'h8A)) 
    ARG__2_i_12
       (.I0(ARG__1_n_93),
        .I1(ARG__2_i_21_n_0),
        .I2(ARG__1_n_96),
        .O(ARG__2_i_12_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    ARG__2_i_120
       (.I0(ARG__1_n_79),
        .O(ARG__2_i_120_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    ARG__2_i_121
       (.I0(ARG__1_n_80),
        .O(ARG__2_i_121_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    ARG__2_i_122
       (.I0(ARG__1_n_81),
        .O(ARG__2_i_122_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    ARG__2_i_123
       (.I0(ARG__1_n_74),
        .O(ARG__2_i_123_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    ARG__2_i_124
       (.I0(ARG__1_n_75),
        .O(ARG__2_i_124_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    ARG__2_i_125
       (.I0(ARG__1_n_76),
        .O(ARG__2_i_125_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    ARG__2_i_126
       (.I0(ARG__1_n_77),
        .O(ARG__2_i_126_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    ARG__2_i_127
       (.I0(ARG__1_n_102),
        .O(ARG__2_i_127_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    ARG__2_i_128
       (.I0(ARG__1_n_103),
        .O(ARG__2_i_128_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    ARG__2_i_129
       (.I0(ARG__1_n_104),
        .O(ARG__2_i_129_n_0));
  LUT3 #(
    .INIT(8'h8A)) 
    ARG__2_i_13
       (.I0(ARG__1_n_94),
        .I1(ARG__2_i_21_n_0),
        .I2(ARG__1_n_96),
        .O(ARG__2_i_13_n_0));
  LUT3 #(
    .INIT(8'h8A)) 
    ARG__2_i_14
       (.I0(ARG__1_n_95),
        .I1(ARG__2_i_21_n_0),
        .I2(ARG__1_n_96),
        .O(ARG__2_i_14_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    ARG__2_i_15
       (.I0(ARG__2_i_21_n_0),
        .I1(ARG__1_n_96),
        .O(ARG__2_i_15_n_0));
  LUT5 #(
    .INIT(32'hF200F2F2)) 
    ARG__2_i_16
       (.I0(ARG__2_i_22_n_0),
        .I1(ARG__2_i_23_n_0),
        .I2(ARG__1_n_97),
        .I3(ARG__2_i_21_n_0),
        .I4(ARG__1_n_96),
        .O(ARG__2_i_16_n_0));
  CARRY4 ARG__2_i_17
       (.CI(ARG__2_i_18_n_0),
        .CO({NLW_ARG__2_i_17_CO_UNCONNECTED[3],ARG__2_i_17_n_1,ARG__2_i_17_n_2,ARG__2_i_17_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,ARG__2_i_24_n_0,ARG__2_i_25_n_0,ARG__2_i_26_n_0}),
        .O({ARG__2_i_17_n_4,ARG__2_i_17_n_5,ARG__2_i_17_n_6,ARG__2_i_17_n_7}),
        .S({ARG__2_i_27_n_0,ARG__2_i_28_n_0,ARG__2_i_29_n_0,ARG__2_i_30_n_0}));
  CARRY4 ARG__2_i_18
       (.CI(ARG__2_i_19_n_0),
        .CO({ARG__2_i_18_n_0,ARG__2_i_18_n_1,ARG__2_i_18_n_2,ARG__2_i_18_n_3}),
        .CYINIT(1'b0),
        .DI({ARG__2_i_31_n_0,ARG__2_i_32_n_0,ARG__2_i_33_n_0,ARG__2_i_34_n_0}),
        .O({ARG__2_i_18_n_4,ARG__2_i_18_n_5,ARG__2_i_18_n_6,ARG__2_i_18_n_7}),
        .S({ARG__2_i_35_n_0,ARG__2_i_36_n_0,ARG__2_i_37_n_0,ARG__2_i_38_n_0}));
  CARRY4 ARG__2_i_19
       (.CI(ARG__2_i_20_n_0),
        .CO({ARG__2_i_19_n_0,ARG__2_i_19_n_1,ARG__2_i_19_n_2,ARG__2_i_19_n_3}),
        .CYINIT(1'b0),
        .DI({ARG__2_i_39_n_0,ARG__2_i_40_n_0,ARG__2_i_41_n_0,ARG__2_i_42_n_0}),
        .O({ARG__2_i_19_n_4,ARG__2_i_19_n_5,ARG__2_i_19_n_6,ARG__2_i_19_n_7}),
        .S({ARG__2_i_43_n_0,ARG__2_i_44_n_0,ARG__2_i_45_n_0,ARG__2_i_46_n_0}));
  LUT3 #(
    .INIT(8'h8A)) 
    ARG__2_i_2
       (.I0(ARG__1_n_83),
        .I1(ARG__2_i_21_n_0),
        .I2(ARG__1_n_96),
        .O(ARG__2_i_2_n_0));
  CARRY4 ARG__2_i_20
       (.CI(1'b0),
        .CO({ARG__2_i_20_n_0,ARG__2_i_20_n_1,ARG__2_i_20_n_2,ARG__2_i_20_n_3}),
        .CYINIT(1'b0),
        .DI({ARG__2_i_47_n_0,ARG__2_i_48_n_0,ARG__2_i_49_n_0,ARG__2_i_50_n_0}),
        .O({ARG__2_i_20_n_4,ARG__2_i_20_n_5,ARG__2_i_20_n_6,ARG__2_i_20_n_7}),
        .S({ARG__2_i_51_n_0,ARG__2_i_52_n_0,ARG__2_i_53_n_0,ARG__2_i_54_n_0}));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ARG__2_i_21
       (.I0(ARG__2_i_55_n_0),
        .I1(ARG__2_i_56_n_0),
        .I2(ARG__2_i_57_n_0),
        .I3(ARG__2_i_58_n_0),
        .I4(ARG__2_i_59_n_0),
        .I5(ARG__2_i_60_n_0),
        .O(ARG__2_i_21_n_0));
  LUT5 #(
    .INIT(32'h00000001)) 
    ARG__2_i_22
       (.I0(ARG__1_n_78),
        .I1(ARG__1_n_93),
        .I2(ARG__1_n_81),
        .I3(ARG__1_n_90),
        .I4(ARG__2_i_61_n_0),
        .O(ARG__2_i_22_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ARG__2_i_23
       (.I0(ARG__2_i_62_n_0),
        .I1(ARG__1_n_80),
        .I2(ARG__1_n_77),
        .I3(ARG__1_n_85),
        .I4(ARG__1_n_82),
        .I5(ARG__2_i_63_n_0),
        .O(ARG__2_i_23_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    ARG__2_i_24
       (.I0(\w_vector_reg_n_0_[4][14] ),
        .I1(\w_vector_reg[1][0]_0 ),
        .O(ARG__2_i_24_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    ARG__2_i_25
       (.I0(\w_vector_reg_n_0_[4][13] ),
        .I1(\w_vector_reg[1][0]_0 ),
        .O(ARG__2_i_25_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    ARG__2_i_26
       (.I0(\w_vector_reg_n_0_[4][12] ),
        .I1(\w_vector_reg[1][0]_0 ),
        .O(ARG__2_i_26_n_0));
  LUT4 #(
    .INIT(16'hF606)) 
    ARG__2_i_27
       (.I0(\w_vector_reg_n_0_[4][15] ),
        .I1(\w_vector_reg_n_0_[1][15] ),
        .I2(\w_vector_reg[1][0]_0 ),
        .I3(ARG__15[15]),
        .O(ARG__2_i_27_n_0));
  LUT4 #(
    .INIT(16'hF606)) 
    ARG__2_i_28
       (.I0(\w_vector_reg_n_0_[4][14] ),
        .I1(\w_vector_reg_n_0_[1][14] ),
        .I2(\w_vector_reg[1][0]_0 ),
        .I3(ARG__15[13]),
        .O(ARG__2_i_28_n_0));
  LUT4 #(
    .INIT(16'hF606)) 
    ARG__2_i_29
       (.I0(\w_vector_reg_n_0_[4][13] ),
        .I1(\w_vector_reg_n_0_[1][13] ),
        .I2(\w_vector_reg[1][0]_0 ),
        .I3(ARG__15[12]),
        .O(ARG__2_i_29_n_0));
  LUT3 #(
    .INIT(8'h8A)) 
    ARG__2_i_3
       (.I0(ARG__1_n_84),
        .I1(ARG__2_i_21_n_0),
        .I2(ARG__1_n_96),
        .O(ARG__2_i_3_n_0));
  LUT4 #(
    .INIT(16'hF606)) 
    ARG__2_i_30
       (.I0(\w_vector_reg_n_0_[4][12] ),
        .I1(\w_vector_reg_n_0_[1][12] ),
        .I2(\w_vector_reg[1][0]_0 ),
        .I3(ARG__15[11]),
        .O(ARG__2_i_30_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    ARG__2_i_31
       (.I0(\w_vector_reg_n_0_[4][11] ),
        .I1(\w_vector_reg[1][0]_0 ),
        .O(ARG__2_i_31_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    ARG__2_i_32
       (.I0(\w_vector_reg_n_0_[4][10] ),
        .I1(\w_vector_reg[1][0]_0 ),
        .O(ARG__2_i_32_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    ARG__2_i_33
       (.I0(\w_vector_reg_n_0_[4][9] ),
        .I1(\w_vector_reg[1][0]_0 ),
        .O(ARG__2_i_33_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    ARG__2_i_34
       (.I0(\w_vector_reg_n_0_[4][8] ),
        .I1(\w_vector_reg[1][0]_0 ),
        .O(ARG__2_i_34_n_0));
  LUT4 #(
    .INIT(16'hF606)) 
    ARG__2_i_35
       (.I0(\w_vector_reg_n_0_[4][11] ),
        .I1(\w_vector_reg_n_0_[1][11] ),
        .I2(\w_vector_reg[1][0]_0 ),
        .I3(ARG__15[10]),
        .O(ARG__2_i_35_n_0));
  LUT4 #(
    .INIT(16'hF606)) 
    ARG__2_i_36
       (.I0(\w_vector_reg_n_0_[4][10] ),
        .I1(\w_vector_reg_n_0_[1][10] ),
        .I2(\w_vector_reg[1][0]_0 ),
        .I3(ARG__15[9]),
        .O(ARG__2_i_36_n_0));
  LUT4 #(
    .INIT(16'hF606)) 
    ARG__2_i_37
       (.I0(\w_vector_reg_n_0_[4][9] ),
        .I1(\w_vector_reg_n_0_[1][9] ),
        .I2(\w_vector_reg[1][0]_0 ),
        .I3(ARG__15[8]),
        .O(ARG__2_i_37_n_0));
  LUT4 #(
    .INIT(16'hF606)) 
    ARG__2_i_38
       (.I0(\w_vector_reg_n_0_[4][8] ),
        .I1(\w_vector_reg_n_0_[1][8] ),
        .I2(\w_vector_reg[1][0]_0 ),
        .I3(ARG__15[7]),
        .O(ARG__2_i_38_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    ARG__2_i_39
       (.I0(\w_vector_reg_n_0_[4][7] ),
        .I1(\w_vector_reg[1][0]_0 ),
        .O(ARG__2_i_39_n_0));
  LUT3 #(
    .INIT(8'h8A)) 
    ARG__2_i_4
       (.I0(ARG__1_n_85),
        .I1(ARG__2_i_21_n_0),
        .I2(ARG__1_n_96),
        .O(ARG__2_i_4_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    ARG__2_i_40
       (.I0(\w_vector_reg_n_0_[4][6] ),
        .I1(\w_vector_reg[1][0]_0 ),
        .O(ARG__2_i_40_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    ARG__2_i_41
       (.I0(\w_vector_reg_n_0_[4][5] ),
        .I1(\w_vector_reg[1][0]_0 ),
        .O(ARG__2_i_41_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    ARG__2_i_42
       (.I0(\w_vector_reg_n_0_[4][4] ),
        .I1(\w_vector_reg[1][0]_0 ),
        .O(ARG__2_i_42_n_0));
  LUT4 #(
    .INIT(16'hF606)) 
    ARG__2_i_43
       (.I0(\w_vector_reg_n_0_[4][7] ),
        .I1(\w_vector_reg_n_0_[1][7] ),
        .I2(\w_vector_reg[1][0]_0 ),
        .I3(ARG__15[6]),
        .O(ARG__2_i_43_n_0));
  LUT4 #(
    .INIT(16'hF606)) 
    ARG__2_i_44
       (.I0(\w_vector_reg_n_0_[4][6] ),
        .I1(\w_vector_reg_n_0_[1][6] ),
        .I2(\w_vector_reg[1][0]_0 ),
        .I3(ARG__15[5]),
        .O(ARG__2_i_44_n_0));
  LUT4 #(
    .INIT(16'hF606)) 
    ARG__2_i_45
       (.I0(\w_vector_reg_n_0_[4][5] ),
        .I1(\w_vector_reg_n_0_[1][5] ),
        .I2(\w_vector_reg[1][0]_0 ),
        .I3(ARG__15[4]),
        .O(ARG__2_i_45_n_0));
  LUT4 #(
    .INIT(16'hF606)) 
    ARG__2_i_46
       (.I0(\w_vector_reg_n_0_[4][4] ),
        .I1(\w_vector_reg_n_0_[1][4] ),
        .I2(\w_vector_reg[1][0]_0 ),
        .I3(ARG__15[3]),
        .O(ARG__2_i_46_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    ARG__2_i_47
       (.I0(\w_vector_reg_n_0_[4][3] ),
        .I1(\w_vector_reg[1][0]_0 ),
        .O(ARG__2_i_47_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    ARG__2_i_48
       (.I0(\w_vector_reg_n_0_[4][2] ),
        .I1(\w_vector_reg[1][0]_0 ),
        .O(ARG__2_i_48_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    ARG__2_i_49
       (.I0(\w_vector_reg_n_0_[4][1] ),
        .I1(\w_vector_reg[1][0]_0 ),
        .O(ARG__2_i_49_n_0));
  LUT3 #(
    .INIT(8'h8A)) 
    ARG__2_i_5
       (.I0(ARG__1_n_86),
        .I1(ARG__2_i_21_n_0),
        .I2(ARG__1_n_96),
        .O(ARG__2_i_5_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    ARG__2_i_50
       (.I0(\w_vector_reg_n_0_[4][0] ),
        .I1(\w_vector_reg[1][0]_0 ),
        .O(ARG__2_i_50_n_0));
  LUT4 #(
    .INIT(16'hF606)) 
    ARG__2_i_51
       (.I0(\w_vector_reg_n_0_[4][3] ),
        .I1(\w_vector_reg_n_0_[1][3] ),
        .I2(\w_vector_reg[1][0]_0 ),
        .I3(ARG__15[2]),
        .O(ARG__2_i_51_n_0));
  LUT4 #(
    .INIT(16'hF606)) 
    ARG__2_i_52
       (.I0(\w_vector_reg_n_0_[4][2] ),
        .I1(\w_vector_reg_n_0_[1][2] ),
        .I2(\w_vector_reg[1][0]_0 ),
        .I3(ARG__15[1]),
        .O(ARG__2_i_52_n_0));
  LUT4 #(
    .INIT(16'hF606)) 
    ARG__2_i_53
       (.I0(\w_vector_reg_n_0_[4][1] ),
        .I1(\w_vector_reg_n_0_[1][1] ),
        .I2(\w_vector_reg[1][0]_0 ),
        .I3(ARG__15[0]),
        .O(ARG__2_i_53_n_0));
  LUT3 #(
    .INIT(8'h12)) 
    ARG__2_i_54
       (.I0(\w_vector_reg_n_0_[4][0] ),
        .I1(\w_vector_reg[1][0]_0 ),
        .I2(\w_vector_reg_n_0_[1][0] ),
        .O(ARG__2_i_54_n_0));
  LUT5 #(
    .INIT(32'hFFFFFBFF)) 
    ARG__2_i_55
       (.I0(ARG__2_i_68_n_6),
        .I1(ARG__1_n_79),
        .I2(ARG__2_i_69_n_4),
        .I3(ARG__1_n_76),
        .I4(ARG__2_i_70_n_0),
        .O(ARG__2_i_55_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    ARG__2_i_56
       (.I0(ARG__2_i_71_n_0),
        .I1(ARG__2_i_72_n_4),
        .I2(ARG__1_n_80),
        .I3(ARG__2_i_73_n_6),
        .I4(ARG__2_i_68_n_7),
        .O(ARG__2_i_56_n_0));
  LUT6 #(
    .INIT(64'hFFFFFDFFFFFFFFFF)) 
    ARG__2_i_57
       (.I0(ARG__1_n_87),
        .I1(ARG__2_i_72_n_7),
        .I2(ARG__2_i_74_n_7),
        .I3(ARG__1_n_78),
        .I4(ARG__2_i_68_n_4),
        .I5(ARG__1_n_97),
        .O(ARG__2_i_57_n_0));
  LUT5 #(
    .INIT(32'hFFFFF7FF)) 
    ARG__2_i_58
       (.I0(ARG__1_n_75),
        .I1(ARG__1_n_88),
        .I2(ARG__2_i_75_n_7),
        .I3(ARG__1_n_86),
        .I4(ARG__2_i_76_n_0),
        .O(ARG__2_i_58_n_0));
  LUT5 #(
    .INIT(32'hFFFFFBFF)) 
    ARG__2_i_59
       (.I0(ARG__2_i_75_n_4),
        .I1(ARG__1_n_74),
        .I2(ARG__2_i_68_n_5),
        .I3(ARG__1_n_92),
        .I4(ARG__2_i_77_n_0),
        .O(ARG__2_i_59_n_0));
  LUT3 #(
    .INIT(8'h8A)) 
    ARG__2_i_6
       (.I0(ARG__1_n_87),
        .I1(ARG__2_i_21_n_0),
        .I2(ARG__1_n_96),
        .O(ARG__2_i_6_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFB)) 
    ARG__2_i_60
       (.I0(ARG__2_i_78_n_7),
        .I1(ARG__1_n_84),
        .I2(ARG__2_i_78_n_5),
        .I3(ARG__2_i_79_n_0),
        .I4(ARG__2_i_80_n_0),
        .O(ARG__2_i_60_n_0));
  LUT4 #(
    .INIT(16'hFFEF)) 
    ARG__2_i_61
       (.I0(ARG__1_n_75),
        .I1(ARG__1_n_74),
        .I2(ARG__1_n_98),
        .I3(ARG__1_n_76),
        .O(ARG__2_i_61_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ARG__2_i_62
       (.I0(ARG__1_n_95),
        .I1(ARG__1_n_89),
        .I2(ARG__1_n_94),
        .I3(ARG__1_n_88),
        .O(ARG__2_i_62_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    ARG__2_i_63
       (.I0(ARG__1_n_86),
        .I1(ARG__1_n_87),
        .I2(ARG__1_n_84),
        .I3(ARG__1_n_91),
        .I4(ARG__2_i_81_n_0),
        .O(ARG__2_i_63_n_0));
  CARRY4 ARG__2_i_64
       (.CI(ARG__2_i_65_n_0),
        .CO({NLW_ARG__2_i_64_CO_UNCONNECTED[3],ARG__2_i_64_n_1,ARG__2_i_64_n_2,ARG__2_i_64_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,\goals_temp_reg[1]_1 [14:12]}),
        .O(ARG__15[15:12]),
        .S({ARG__2_i_82_n_0,ARG__2_i_83_n_0,ARG__2_i_84_n_0,ARG__2_i_85_n_0}));
  CARRY4 ARG__2_i_65
       (.CI(ARG__2_i_66_n_0),
        .CO({ARG__2_i_65_n_0,ARG__2_i_65_n_1,ARG__2_i_65_n_2,ARG__2_i_65_n_3}),
        .CYINIT(1'b0),
        .DI(\goals_temp_reg[1]_1 [11:8]),
        .O(ARG__15[11:8]),
        .S({ARG__2_i_86_n_0,ARG__2_i_87_n_0,ARG__2_i_88_n_0,ARG__2_i_89_n_0}));
  CARRY4 ARG__2_i_66
       (.CI(ARG__2_i_67_n_0),
        .CO({ARG__2_i_66_n_0,ARG__2_i_66_n_1,ARG__2_i_66_n_2,ARG__2_i_66_n_3}),
        .CYINIT(1'b0),
        .DI(\goals_temp_reg[1]_1 [7:4]),
        .O(ARG__15[7:4]),
        .S({ARG__2_i_90_n_0,ARG__2_i_91_n_0,ARG__2_i_92_n_0,ARG__2_i_93_n_0}));
  CARRY4 ARG__2_i_67
       (.CI(1'b0),
        .CO({ARG__2_i_67_n_0,ARG__2_i_67_n_1,ARG__2_i_67_n_2,ARG__2_i_67_n_3}),
        .CYINIT(1'b1),
        .DI(\goals_temp_reg[1]_1 [3:0]),
        .O(ARG__15[3:0]),
        .S({ARG__2_i_94_n_0,ARG__2_i_95_n_0,ARG__2_i_96_n_0,ARG__2_i_97_n_0}));
  CARRY4 ARG__2_i_68
       (.CI(ARG__2_i_69_n_0),
        .CO({ARG__2_i_68_n_0,ARG__2_i_68_n_1,ARG__2_i_68_n_2,ARG__2_i_68_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({ARG__2_i_68_n_4,ARG__2_i_68_n_5,ARG__2_i_68_n_6,ARG__2_i_68_n_7}),
        .S({ARG__2_i_98_n_0,ARG__2_i_99_n_0,ARG__2_i_100_n_0,ARG__2_i_101_n_0}));
  CARRY4 ARG__2_i_69
       (.CI(ARG__2_i_102_n_0),
        .CO({ARG__2_i_69_n_0,ARG__2_i_69_n_1,ARG__2_i_69_n_2,ARG__2_i_69_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({ARG__2_i_69_n_4,NLW_ARG__2_i_69_O_UNCONNECTED[2:0]}),
        .S({ARG__2_i_103_n_0,ARG__2_i_104_n_0,ARG__2_i_105_n_0,ARG__2_i_106_n_0}));
  LUT3 #(
    .INIT(8'h8A)) 
    ARG__2_i_7
       (.I0(ARG__1_n_88),
        .I1(ARG__2_i_21_n_0),
        .I2(ARG__1_n_96),
        .O(ARG__2_i_7_n_0));
  LUT4 #(
    .INIT(16'hFFFD)) 
    ARG__2_i_70
       (.I0(ARG__1_n_95),
        .I1(ARG__2_i_73_n_7),
        .I2(ARG__2_i_78_n_6),
        .I3(ARG__2_i_75_n_5),
        .O(ARG__2_i_70_n_0));
  LUT4 #(
    .INIT(16'h7FFF)) 
    ARG__2_i_71
       (.I0(ARG__1_n_94),
        .I1(ARG__1_n_90),
        .I2(ARG__1_n_74),
        .I3(ARG__1_n_93),
        .O(ARG__2_i_71_n_0));
  CARRY4 ARG__2_i_72
       (.CI(ARG__2_i_74_n_0),
        .CO({ARG__2_i_72_n_0,ARG__2_i_72_n_1,ARG__2_i_72_n_2,ARG__2_i_72_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({ARG__2_i_72_n_4,ARG__2_i_72_n_5,ARG__2_i_72_n_6,ARG__2_i_72_n_7}),
        .S({ARG__2_i_107_n_0,ARG__2_i_108_n_0,ARG__2_i_109_n_0,ARG__2_i_110_n_0}));
  CARRY4 ARG__2_i_73
       (.CI(ARG__2_i_72_n_0),
        .CO({ARG__2_i_73_n_0,ARG__2_i_73_n_1,ARG__2_i_73_n_2,ARG__2_i_73_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({ARG__2_i_73_n_4,ARG__2_i_73_n_5,ARG__2_i_73_n_6,ARG__2_i_73_n_7}),
        .S({ARG__2_i_111_n_0,ARG__2_i_112_n_0,ARG__2_i_113_n_0,ARG__2_i_114_n_0}));
  CARRY4 ARG__2_i_74
       (.CI(ARG__2_i_68_n_0),
        .CO({ARG__2_i_74_n_0,ARG__2_i_74_n_1,ARG__2_i_74_n_2,ARG__2_i_74_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({ARG__2_i_74_n_4,ARG__2_i_74_n_5,ARG__2_i_74_n_6,ARG__2_i_74_n_7}),
        .S({ARG__2_i_115_n_0,ARG__2_i_116_n_0,ARG__2_i_117_n_0,ARG__2_i_118_n_0}));
  CARRY4 ARG__2_i_75
       (.CI(ARG__2_i_73_n_0),
        .CO({ARG__2_i_75_n_0,ARG__2_i_75_n_1,ARG__2_i_75_n_2,ARG__2_i_75_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({ARG__2_i_75_n_4,ARG__2_i_75_n_5,ARG__2_i_75_n_6,ARG__2_i_75_n_7}),
        .S({ARG__2_i_119_n_0,ARG__2_i_120_n_0,ARG__2_i_121_n_0,ARG__2_i_122_n_0}));
  LUT4 #(
    .INIT(16'hFFEF)) 
    ARG__2_i_76
       (.I0(ARG__2_i_72_n_6),
        .I1(ARG__2_i_74_n_4),
        .I2(ARG__1_n_85),
        .I3(ARG__2_i_78_n_4),
        .O(ARG__2_i_76_n_0));
  LUT4 #(
    .INIT(16'hEFFF)) 
    ARG__2_i_77
       (.I0(ARG__2_i_74_n_5),
        .I1(ARG__2_i_73_n_4),
        .I2(ARG__1_n_83),
        .I3(ARG__1_n_82),
        .O(ARG__2_i_77_n_0));
  CARRY4 ARG__2_i_78
       (.CI(ARG__2_i_75_n_0),
        .CO({NLW_ARG__2_i_78_CO_UNCONNECTED[3],ARG__2_i_78_n_1,ARG__2_i_78_n_2,ARG__2_i_78_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({ARG__2_i_78_n_4,ARG__2_i_78_n_5,ARG__2_i_78_n_6,ARG__2_i_78_n_7}),
        .S({ARG__2_i_123_n_0,ARG__2_i_124_n_0,ARG__2_i_125_n_0,ARG__2_i_126_n_0}));
  LUT4 #(
    .INIT(16'hFFDF)) 
    ARG__2_i_79
       (.I0(ARG__1_n_77),
        .I1(ARG__2_i_73_n_5),
        .I2(ARG__1_n_91),
        .I3(ARG__2_i_72_n_5),
        .O(ARG__2_i_79_n_0));
  LUT3 #(
    .INIT(8'h8A)) 
    ARG__2_i_8
       (.I0(ARG__1_n_89),
        .I1(ARG__2_i_21_n_0),
        .I2(ARG__1_n_96),
        .O(ARG__2_i_8_n_0));
  LUT4 #(
    .INIT(16'hFFDF)) 
    ARG__2_i_80
       (.I0(ARG__1_n_81),
        .I1(ARG__2_i_75_n_6),
        .I2(ARG__1_n_89),
        .I3(ARG__2_i_74_n_6),
        .O(ARG__2_i_80_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ARG__2_i_81
       (.I0(ARG__1_n_83),
        .I1(ARG__1_n_79),
        .I2(ARG__1_n_96),
        .I3(ARG__1_n_92),
        .O(ARG__2_i_81_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    ARG__2_i_82
       (.I0(\goals_temp_reg[1]_1 [15]),
        .I1(\inputs_temp_reg[1]_0 [15]),
        .O(ARG__2_i_82_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    ARG__2_i_83
       (.I0(\goals_temp_reg[1]_1 [14]),
        .I1(\inputs_temp_reg[1]_0 [14]),
        .O(ARG__2_i_83_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    ARG__2_i_84
       (.I0(\goals_temp_reg[1]_1 [13]),
        .I1(\inputs_temp_reg[1]_0 [13]),
        .O(ARG__2_i_84_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    ARG__2_i_85
       (.I0(\goals_temp_reg[1]_1 [12]),
        .I1(\inputs_temp_reg[1]_0 [12]),
        .O(ARG__2_i_85_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    ARG__2_i_86
       (.I0(\goals_temp_reg[1]_1 [11]),
        .I1(\inputs_temp_reg[1]_0 [11]),
        .O(ARG__2_i_86_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    ARG__2_i_87
       (.I0(\goals_temp_reg[1]_1 [10]),
        .I1(\inputs_temp_reg[1]_0 [10]),
        .O(ARG__2_i_87_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    ARG__2_i_88
       (.I0(\goals_temp_reg[1]_1 [9]),
        .I1(\inputs_temp_reg[1]_0 [9]),
        .O(ARG__2_i_88_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    ARG__2_i_89
       (.I0(\goals_temp_reg[1]_1 [8]),
        .I1(\inputs_temp_reg[1]_0 [8]),
        .O(ARG__2_i_89_n_0));
  LUT3 #(
    .INIT(8'h8A)) 
    ARG__2_i_9
       (.I0(ARG__1_n_90),
        .I1(ARG__2_i_21_n_0),
        .I2(ARG__1_n_96),
        .O(ARG__2_i_9_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    ARG__2_i_90
       (.I0(\goals_temp_reg[1]_1 [7]),
        .I1(\inputs_temp_reg[1]_0 [7]),
        .O(ARG__2_i_90_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    ARG__2_i_91
       (.I0(\goals_temp_reg[1]_1 [6]),
        .I1(\inputs_temp_reg[1]_0 [6]),
        .O(ARG__2_i_91_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    ARG__2_i_92
       (.I0(\goals_temp_reg[1]_1 [5]),
        .I1(\inputs_temp_reg[1]_0 [5]),
        .O(ARG__2_i_92_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    ARG__2_i_93
       (.I0(\goals_temp_reg[1]_1 [4]),
        .I1(\inputs_temp_reg[1]_0 [4]),
        .O(ARG__2_i_93_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    ARG__2_i_94
       (.I0(\goals_temp_reg[1]_1 [3]),
        .I1(\inputs_temp_reg[1]_0 [3]),
        .O(ARG__2_i_94_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    ARG__2_i_95
       (.I0(\goals_temp_reg[1]_1 [2]),
        .I1(\inputs_temp_reg[1]_0 [2]),
        .O(ARG__2_i_95_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    ARG__2_i_96
       (.I0(\goals_temp_reg[1]_1 [1]),
        .I1(\inputs_temp_reg[1]_0 [1]),
        .O(ARG__2_i_96_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    ARG__2_i_97
       (.I0(\goals_temp_reg[1]_1 [0]),
        .I1(\inputs_temp_reg[1]_0 [0]),
        .O(ARG__2_i_97_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    ARG__2_i_98
       (.I0(ARG__1_n_94),
        .O(ARG__2_i_98_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    ARG__2_i_99
       (.I0(ARG__1_n_95),
        .O(ARG__2_i_99_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    ARG__3
       (.A({ARG__3_i_2_n_0,ARG__3_i_2_n_0,ARG__3_i_2_n_0,ARG__3_i_2_n_0,ARG__3_i_2_n_0,ARG__3_i_2_n_0,ARG__3_i_2_n_0,ARG__3_i_2_n_0,ARG__3_i_2_n_0,ARG__3_i_2_n_0,ARG__3_i_2_n_0,ARG__3_i_2_n_0,ARG__3_i_2_n_0,ARG__3_i_2_n_0,ARG__3_i_2_n_0,ARG__3_i_3_n_0,ARG__3_i_4_n_0,ARG__3_i_5_n_0,ARG__3_i_6_n_0,ARG__3_i_7_n_0,ARG__3_i_8_n_0,ARG__3_i_9_n_0,ARG__3_i_10_n_0,ARG__3_i_11_n_0,ARG__3_i_12_n_0,ARG__3_i_13_n_0,ARG__3_i_14_n_0,ARG__3_i_15_n_0,ARG__3_i_16_n_0,ARG__3_i_17_n_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_ARG__3_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({\deltas_reg[0]_3 [15],\deltas_reg[0]_3 [15],\deltas_reg[0]_3 }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_ARG__3_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_ARG__3_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_ARG__3_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(ARG_i_1__1_n_0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(ARG_i_1__1_n_0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(s00_axi_aclk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_ARG__3_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_ARG__3_OVERFLOW_UNCONNECTED),
        .P({NLW_ARG__3_P_UNCONNECTED[47:32],ARG__3_n_74,ARG__3_n_75,ARG__3_n_76,ARG__3_n_77,ARG__3_n_78,ARG__3_n_79,ARG__3_n_80,ARG__3_n_81,ARG__3_n_82,ARG__3_n_83,ARG__3_n_84,ARG__3_n_85,ARG__3_n_86,ARG__3_n_87,ARG__3_n_88,ARG__3_n_89,ARG__3_n_90,ARG__3_n_91,ARG__3_n_92,ARG__3_n_93,ARG__3_n_94,ARG__3_n_95,ARG__3_n_96,ARG__3_n_97,ARG__3_n_98,ARG__3_n_99,ARG__3_n_100,ARG__3_n_101,ARG__3_n_102,ARG__3_n_103,ARG__3_n_104,ARG__3_n_105}),
        .PATTERNBDETECT(NLW_ARG__3_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_ARG__3_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_ARG__3_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(\w_vector2[0]_11 ),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_ARG__3_UNDERFLOW_UNCONNECTED));
  LUT4 #(
    .INIT(16'h0100)) 
    ARG__3_i_1
       (.I0(\w_vector_reg[1][0]_0 ),
        .I1(\NUM_OF_NEURONS_VAR_reg[1]_0 [0]),
        .I2(\NUM_OF_NEURONS_VAR_reg[1]_0 [1]),
        .I3(ARG__13_0),
        .O(\w_vector2[0]_11 ));
  LUT5 #(
    .INIT(32'hFC30A820)) 
    ARG__3_i_10
       (.I0(\NUM_OF_NEURONS_VAR_reg[1]_0 [1]),
        .I1(ARG__3_0),
        .I2(data_out_test[23]),
        .I3(data_out_test[7]),
        .I4(\NUM_OF_NEURONS_VAR_reg[1]_0 [0]),
        .O(ARG__3_i_10_n_0));
  LUT5 #(
    .INIT(32'hFC30A820)) 
    ARG__3_i_11
       (.I0(\NUM_OF_NEURONS_VAR_reg[1]_0 [1]),
        .I1(ARG__3_0),
        .I2(data_out_test[22]),
        .I3(data_out_test[6]),
        .I4(\NUM_OF_NEURONS_VAR_reg[1]_0 [0]),
        .O(ARG__3_i_11_n_0));
  LUT5 #(
    .INIT(32'hFC30A820)) 
    ARG__3_i_12
       (.I0(\NUM_OF_NEURONS_VAR_reg[1]_0 [1]),
        .I1(ARG__3_0),
        .I2(data_out_test[21]),
        .I3(data_out_test[5]),
        .I4(\NUM_OF_NEURONS_VAR_reg[1]_0 [0]),
        .O(ARG__3_i_12_n_0));
  LUT5 #(
    .INIT(32'hFC30A820)) 
    ARG__3_i_13
       (.I0(\NUM_OF_NEURONS_VAR_reg[1]_0 [1]),
        .I1(ARG__3_0),
        .I2(data_out_test[20]),
        .I3(data_out_test[4]),
        .I4(\NUM_OF_NEURONS_VAR_reg[1]_0 [0]),
        .O(ARG__3_i_13_n_0));
  LUT5 #(
    .INIT(32'hFC30A820)) 
    ARG__3_i_14
       (.I0(\NUM_OF_NEURONS_VAR_reg[1]_0 [1]),
        .I1(ARG__3_0),
        .I2(data_out_test[19]),
        .I3(data_out_test[3]),
        .I4(\NUM_OF_NEURONS_VAR_reg[1]_0 [0]),
        .O(ARG__3_i_14_n_0));
  LUT5 #(
    .INIT(32'hFC30A820)) 
    ARG__3_i_15
       (.I0(\NUM_OF_NEURONS_VAR_reg[1]_0 [1]),
        .I1(ARG__3_0),
        .I2(data_out_test[18]),
        .I3(data_out_test[2]),
        .I4(\NUM_OF_NEURONS_VAR_reg[1]_0 [0]),
        .O(ARG__3_i_15_n_0));
  LUT5 #(
    .INIT(32'hFC30A820)) 
    ARG__3_i_16
       (.I0(\NUM_OF_NEURONS_VAR_reg[1]_0 [1]),
        .I1(ARG__3_0),
        .I2(data_out_test[17]),
        .I3(data_out_test[1]),
        .I4(\NUM_OF_NEURONS_VAR_reg[1]_0 [0]),
        .O(ARG__3_i_16_n_0));
  LUT5 #(
    .INIT(32'hFC30A820)) 
    ARG__3_i_17
       (.I0(\NUM_OF_NEURONS_VAR_reg[1]_0 [1]),
        .I1(ARG__3_0),
        .I2(data_out_test[16]),
        .I3(data_out_test[0]),
        .I4(\NUM_OF_NEURONS_VAR_reg[1]_0 [0]),
        .O(ARG__3_i_17_n_0));
  LUT5 #(
    .INIT(32'hFC30A820)) 
    ARG__3_i_2
       (.I0(\NUM_OF_NEURONS_VAR_reg[1]_0 [1]),
        .I1(ARG__3_0),
        .I2(data_out_test[31]),
        .I3(data_out_test[15]),
        .I4(\NUM_OF_NEURONS_VAR_reg[1]_0 [0]),
        .O(ARG__3_i_2_n_0));
  LUT5 #(
    .INIT(32'hFC30A820)) 
    ARG__3_i_3
       (.I0(\NUM_OF_NEURONS_VAR_reg[1]_0 [1]),
        .I1(ARG__3_0),
        .I2(data_out_test[30]),
        .I3(data_out_test[14]),
        .I4(\NUM_OF_NEURONS_VAR_reg[1]_0 [0]),
        .O(ARG__3_i_3_n_0));
  LUT5 #(
    .INIT(32'hFC30A820)) 
    ARG__3_i_4
       (.I0(\NUM_OF_NEURONS_VAR_reg[1]_0 [1]),
        .I1(ARG__3_0),
        .I2(data_out_test[29]),
        .I3(data_out_test[13]),
        .I4(\NUM_OF_NEURONS_VAR_reg[1]_0 [0]),
        .O(ARG__3_i_4_n_0));
  LUT5 #(
    .INIT(32'hFC30A820)) 
    ARG__3_i_5
       (.I0(\NUM_OF_NEURONS_VAR_reg[1]_0 [1]),
        .I1(ARG__3_0),
        .I2(data_out_test[28]),
        .I3(data_out_test[12]),
        .I4(\NUM_OF_NEURONS_VAR_reg[1]_0 [0]),
        .O(ARG__3_i_5_n_0));
  LUT5 #(
    .INIT(32'hFC30A820)) 
    ARG__3_i_6
       (.I0(\NUM_OF_NEURONS_VAR_reg[1]_0 [1]),
        .I1(ARG__3_0),
        .I2(data_out_test[27]),
        .I3(data_out_test[11]),
        .I4(\NUM_OF_NEURONS_VAR_reg[1]_0 [0]),
        .O(ARG__3_i_6_n_0));
  LUT5 #(
    .INIT(32'hFC30A820)) 
    ARG__3_i_7
       (.I0(\NUM_OF_NEURONS_VAR_reg[1]_0 [1]),
        .I1(ARG__3_0),
        .I2(data_out_test[26]),
        .I3(data_out_test[10]),
        .I4(\NUM_OF_NEURONS_VAR_reg[1]_0 [0]),
        .O(ARG__3_i_7_n_0));
  LUT5 #(
    .INIT(32'hFC30A820)) 
    ARG__3_i_8
       (.I0(\NUM_OF_NEURONS_VAR_reg[1]_0 [1]),
        .I1(ARG__3_0),
        .I2(data_out_test[25]),
        .I3(data_out_test[9]),
        .I4(\NUM_OF_NEURONS_VAR_reg[1]_0 [0]),
        .O(ARG__3_i_8_n_0));
  LUT5 #(
    .INIT(32'hFC30A820)) 
    ARG__3_i_9
       (.I0(\NUM_OF_NEURONS_VAR_reg[1]_0 [1]),
        .I1(ARG__3_0),
        .I2(data_out_test[24]),
        .I3(data_out_test[8]),
        .I4(\NUM_OF_NEURONS_VAR_reg[1]_0 [0]),
        .O(ARG__3_i_9_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    ARG__4
       (.A({ARG__4_0[15],ARG__4_0[15],ARG__4_0[15],ARG__4_0[15],ARG__4_0[15],ARG__4_0[15],ARG__4_0[15],ARG__4_0[15],ARG__4_0[15],ARG__4_0[15],ARG__4_0[15],ARG__4_0[15],ARG__4_0[15],ARG__4_0[15],ARG__4_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_ARG__4_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({ARG__4_i_1_n_0,ARG__4_i_1_n_0,ARG__4_i_1_n_0,ARG__4_i_2_n_0,ARG__4_i_3_n_0,ARG__4_i_4_n_0,ARG__4_i_5_n_0,ARG__4_i_6_n_0,ARG__4_i_7_n_0,ARG__4_i_8_n_0,ARG__4_i_9_n_0,ARG__4_i_10_n_0,ARG__4_i_11_n_0,ARG__4_i_12_n_0,ARG__4_i_13_n_0,ARG__4_i_14_n_0,ARG__4_i_15_n_0,ARG__4_i_16_n_0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_ARG__4_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_ARG__4_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_ARG__4_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(ARG_i_1__1_n_0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(ARG_i_1__1_n_0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(s00_axi_aclk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_ARG__4_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_ARG__4_OVERFLOW_UNCONNECTED),
        .P({NLW_ARG__4_P_UNCONNECTED[47:32],ARG__4_n_74,ARG__4_n_75,ARG__4_n_76,ARG__4_n_77,ARG__4_n_78,ARG__4_n_79,ARG__4_n_80,ARG__4_n_81,ARG__4_n_82,ARG__4_n_83,ARG__4_n_84,ARG__4_n_85,ARG__4_n_86,ARG__4_n_87,ARG__4_n_88,ARG__4_n_89,ARG__4_n_90,ARG__4_n_91,ARG__4_n_92,ARG__4_n_93,ARG__4_n_94,ARG__4_n_95,ARG__4_n_96,ARG__4_n_97,ARG__4_n_98,ARG__4_n_99,ARG__4_n_100,ARG__4_n_101,ARG__4_n_102,ARG__4_n_103,ARG__4_n_104,ARG__4_n_105}),
        .PATTERNBDETECT(NLW_ARG__4_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_ARG__4_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_ARG__4_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(\w_vector2[0]_11 ),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_ARG__4_UNDERFLOW_UNCONNECTED));
  LUT4 #(
    .INIT(16'hBF80)) 
    ARG__4_i_1
       (.I0(\deltas_reg[0]_3 [15]),
        .I1(\NUM_OF_NEURONS_VAR_reg[1]_0 [0]),
        .I2(\NUM_OF_NEURONS_VAR_reg[1]_0 [1]),
        .I3(\deltas_reg[1]_2 [15]),
        .O(ARG__4_i_1_n_0));
  LUT4 #(
    .INIT(16'hBF80)) 
    ARG__4_i_10
       (.I0(\deltas_reg[0]_3 [6]),
        .I1(\NUM_OF_NEURONS_VAR_reg[1]_0 [0]),
        .I2(\NUM_OF_NEURONS_VAR_reg[1]_0 [1]),
        .I3(\deltas_reg[1]_2 [6]),
        .O(ARG__4_i_10_n_0));
  LUT4 #(
    .INIT(16'hBF80)) 
    ARG__4_i_11
       (.I0(\deltas_reg[0]_3 [5]),
        .I1(\NUM_OF_NEURONS_VAR_reg[1]_0 [0]),
        .I2(\NUM_OF_NEURONS_VAR_reg[1]_0 [1]),
        .I3(\deltas_reg[1]_2 [5]),
        .O(ARG__4_i_11_n_0));
  LUT4 #(
    .INIT(16'hBF80)) 
    ARG__4_i_12
       (.I0(\deltas_reg[0]_3 [4]),
        .I1(\NUM_OF_NEURONS_VAR_reg[1]_0 [0]),
        .I2(\NUM_OF_NEURONS_VAR_reg[1]_0 [1]),
        .I3(\deltas_reg[1]_2 [4]),
        .O(ARG__4_i_12_n_0));
  LUT4 #(
    .INIT(16'hBF80)) 
    ARG__4_i_13
       (.I0(\deltas_reg[0]_3 [3]),
        .I1(\NUM_OF_NEURONS_VAR_reg[1]_0 [0]),
        .I2(\NUM_OF_NEURONS_VAR_reg[1]_0 [1]),
        .I3(\deltas_reg[1]_2 [3]),
        .O(ARG__4_i_13_n_0));
  LUT4 #(
    .INIT(16'hBF80)) 
    ARG__4_i_14
       (.I0(\deltas_reg[0]_3 [2]),
        .I1(\NUM_OF_NEURONS_VAR_reg[1]_0 [0]),
        .I2(\NUM_OF_NEURONS_VAR_reg[1]_0 [1]),
        .I3(\deltas_reg[1]_2 [2]),
        .O(ARG__4_i_14_n_0));
  LUT4 #(
    .INIT(16'hBF80)) 
    ARG__4_i_15
       (.I0(\deltas_reg[0]_3 [1]),
        .I1(\NUM_OF_NEURONS_VAR_reg[1]_0 [0]),
        .I2(\NUM_OF_NEURONS_VAR_reg[1]_0 [1]),
        .I3(\deltas_reg[1]_2 [1]),
        .O(ARG__4_i_15_n_0));
  LUT4 #(
    .INIT(16'hBF80)) 
    ARG__4_i_16
       (.I0(\deltas_reg[0]_3 [0]),
        .I1(\NUM_OF_NEURONS_VAR_reg[1]_0 [0]),
        .I2(\NUM_OF_NEURONS_VAR_reg[1]_0 [1]),
        .I3(\deltas_reg[1]_2 [0]),
        .O(ARG__4_i_16_n_0));
  LUT4 #(
    .INIT(16'hBF80)) 
    ARG__4_i_2
       (.I0(\deltas_reg[0]_3 [14]),
        .I1(\NUM_OF_NEURONS_VAR_reg[1]_0 [0]),
        .I2(\NUM_OF_NEURONS_VAR_reg[1]_0 [1]),
        .I3(\deltas_reg[1]_2 [14]),
        .O(ARG__4_i_2_n_0));
  LUT4 #(
    .INIT(16'hBF80)) 
    ARG__4_i_3
       (.I0(\deltas_reg[0]_3 [13]),
        .I1(\NUM_OF_NEURONS_VAR_reg[1]_0 [0]),
        .I2(\NUM_OF_NEURONS_VAR_reg[1]_0 [1]),
        .I3(\deltas_reg[1]_2 [13]),
        .O(ARG__4_i_3_n_0));
  LUT4 #(
    .INIT(16'hBF80)) 
    ARG__4_i_4
       (.I0(\deltas_reg[0]_3 [12]),
        .I1(\NUM_OF_NEURONS_VAR_reg[1]_0 [0]),
        .I2(\NUM_OF_NEURONS_VAR_reg[1]_0 [1]),
        .I3(\deltas_reg[1]_2 [12]),
        .O(ARG__4_i_4_n_0));
  LUT4 #(
    .INIT(16'hBF80)) 
    ARG__4_i_5
       (.I0(\deltas_reg[0]_3 [11]),
        .I1(\NUM_OF_NEURONS_VAR_reg[1]_0 [0]),
        .I2(\NUM_OF_NEURONS_VAR_reg[1]_0 [1]),
        .I3(\deltas_reg[1]_2 [11]),
        .O(ARG__4_i_5_n_0));
  LUT4 #(
    .INIT(16'hBF80)) 
    ARG__4_i_6
       (.I0(\deltas_reg[0]_3 [10]),
        .I1(\NUM_OF_NEURONS_VAR_reg[1]_0 [0]),
        .I2(\NUM_OF_NEURONS_VAR_reg[1]_0 [1]),
        .I3(\deltas_reg[1]_2 [10]),
        .O(ARG__4_i_6_n_0));
  LUT4 #(
    .INIT(16'hBF80)) 
    ARG__4_i_7
       (.I0(\deltas_reg[0]_3 [9]),
        .I1(\NUM_OF_NEURONS_VAR_reg[1]_0 [0]),
        .I2(\NUM_OF_NEURONS_VAR_reg[1]_0 [1]),
        .I3(\deltas_reg[1]_2 [9]),
        .O(ARG__4_i_7_n_0));
  LUT4 #(
    .INIT(16'hBF80)) 
    ARG__4_i_8
       (.I0(\deltas_reg[0]_3 [8]),
        .I1(\NUM_OF_NEURONS_VAR_reg[1]_0 [0]),
        .I2(\NUM_OF_NEURONS_VAR_reg[1]_0 [1]),
        .I3(\deltas_reg[1]_2 [8]),
        .O(ARG__4_i_8_n_0));
  LUT4 #(
    .INIT(16'hBF80)) 
    ARG__4_i_9
       (.I0(\deltas_reg[0]_3 [7]),
        .I1(\NUM_OF_NEURONS_VAR_reg[1]_0 [0]),
        .I2(\NUM_OF_NEURONS_VAR_reg[1]_0 [1]),
        .I3(\deltas_reg[1]_2 [7]),
        .O(ARG__4_i_9_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    ARG__5
       (.A({ARG__5_i_17_n_5,ARG__5_i_17_n_5,ARG__5_i_17_n_5,ARG__5_i_17_n_5,ARG__5_i_17_n_5,ARG__5_i_17_n_5,ARG__5_i_17_n_5,ARG__5_i_17_n_5,ARG__5_i_17_n_5,ARG__5_i_17_n_5,ARG__5_i_17_n_5,ARG__5_i_17_n_5,ARG__5_i_17_n_5,ARG__5_i_17_n_5,ARG__5_i_17_n_5,ARG__5_i_17_n_6,ARG__5_i_17_n_7,ARG__5_i_18_n_4,ARG__5_i_18_n_5,ARG__5_i_18_n_6,ARG__5_i_18_n_7,ARG__5_i_19_n_4,ARG__5_i_19_n_5,ARG__5_i_19_n_6,ARG__5_i_19_n_7,ARG__5_i_20_n_4,ARG__5_i_20_n_5,ARG__5_i_20_n_6,ARG__5_i_20_n_7,\inputs_temp_reg[0]_4 [0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_ARG__5_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({\ind_back_calc_reg[0] [15],\ind_back_calc_reg[0] [15],\ind_back_calc_reg[0] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_ARG__5_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_ARG__5_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_ARG__5_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(if_end),
        .CEB2(ARG__13_0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(s00_axi_aclk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_ARG__5_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_ARG__5_OVERFLOW_UNCONNECTED),
        .P({NLW_ARG__5_P_UNCONNECTED[47:32],ARG__5_n_74,ARG__5_n_75,ARG__5_n_76,ARG__5_n_77,ARG__5_n_78,ARG__5_n_79,ARG__5_n_80,ARG__5_n_81,ARG__5_n_82,ARG__5_n_83,ARG__5_n_84,ARG__5_n_85,ARG__5_n_86,ARG__5_n_87,ARG__5_n_88,ARG__5_n_89,ARG__5_n_90,ARG__5_n_91,ARG__5_n_92,ARG__5_n_93,ARG__5_n_94,ARG__5_n_95,ARG__5_n_96,ARG__5_n_97,ARG__5_n_98,ARG__5_n_99,ARG__5_n_100,ARG__5_n_101,ARG__5_n_102,ARG__5_n_103,ARG__5_n_104,ARG__5_n_105}),
        .PATTERNBDETECT(NLW_ARG__5_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_ARG__5_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_ARG__5_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_ARG__5_UNDERFLOW_UNCONNECTED));
  LUT3 #(
    .INIT(8'h80)) 
    ARG__5_i_1
       (.I0(\inputs_before_reg[1][0]_0 [0]),
        .I1(\inputs_before_reg[1][0]_0 [1]),
        .I2(ARG__5_0[31]),
        .O(\ind_back_calc_reg[0] [15]));
  LUT5 #(
    .INIT(32'hCA0FCA00)) 
    ARG__5_i_10
       (.I0(ARG__5_13),
        .I1(ARG__5_0[22]),
        .I2(\inputs_before_reg[1][0]_0 [1]),
        .I3(\inputs_before_reg[1][0]_0 [0]),
        .I4(ARG__5_14),
        .O(\ind_back_calc_reg[0] [6]));
  LUT5 #(
    .INIT(32'hCA0FCA00)) 
    ARG__5_i_11
       (.I0(ARG__5_11),
        .I1(ARG__5_0[21]),
        .I2(\inputs_before_reg[1][0]_0 [1]),
        .I3(\inputs_before_reg[1][0]_0 [0]),
        .I4(ARG__5_12),
        .O(\ind_back_calc_reg[0] [5]));
  LUT5 #(
    .INIT(32'hCA0FCA00)) 
    ARG__5_i_12
       (.I0(ARG__5_9),
        .I1(ARG__5_0[20]),
        .I2(\inputs_before_reg[1][0]_0 [1]),
        .I3(\inputs_before_reg[1][0]_0 [0]),
        .I4(ARG__5_10),
        .O(\ind_back_calc_reg[0] [4]));
  LUT5 #(
    .INIT(32'hCA0FCA00)) 
    ARG__5_i_13
       (.I0(ARG__5_7),
        .I1(ARG__5_0[19]),
        .I2(\inputs_before_reg[1][0]_0 [1]),
        .I3(\inputs_before_reg[1][0]_0 [0]),
        .I4(ARG__5_8),
        .O(\ind_back_calc_reg[0] [3]));
  LUT5 #(
    .INIT(32'hCA0FCA00)) 
    ARG__5_i_14
       (.I0(ARG__5_5),
        .I1(ARG__5_0[18]),
        .I2(\inputs_before_reg[1][0]_0 [1]),
        .I3(\inputs_before_reg[1][0]_0 [0]),
        .I4(ARG__5_6),
        .O(\ind_back_calc_reg[0] [2]));
  LUT5 #(
    .INIT(32'hCA0FCA00)) 
    ARG__5_i_15
       (.I0(ARG__5_3),
        .I1(ARG__5_0[17]),
        .I2(\inputs_before_reg[1][0]_0 [1]),
        .I3(\inputs_before_reg[1][0]_0 [0]),
        .I4(ARG__5_4),
        .O(\ind_back_calc_reg[0] [1]));
  LUT5 #(
    .INIT(32'hCA0FCA00)) 
    ARG__5_i_16
       (.I0(ARG__5_1),
        .I1(ARG__5_0[16]),
        .I2(\inputs_before_reg[1][0]_0 [1]),
        .I3(\inputs_before_reg[1][0]_0 [0]),
        .I4(ARG__5_2),
        .O(\ind_back_calc_reg[0] [0]));
  CARRY4 ARG__5_i_17
       (.CI(ARG__5_i_18_n_0),
        .CO({NLW_ARG__5_i_17_CO_UNCONNECTED[3:2],ARG__5_i_17_n_2,ARG__5_i_17_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_ARG__5_i_17_O_UNCONNECTED[3],ARG__5_i_17_n_5,ARG__5_i_17_n_6,ARG__5_i_17_n_7}),
        .S({1'b0,ARG__5_i_21_n_0,ARG__5_i_22_n_0,ARG__5_i_23_n_0}));
  CARRY4 ARG__5_i_18
       (.CI(ARG__5_i_19_n_0),
        .CO({ARG__5_i_18_n_0,ARG__5_i_18_n_1,ARG__5_i_18_n_2,ARG__5_i_18_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({ARG__5_i_18_n_4,ARG__5_i_18_n_5,ARG__5_i_18_n_6,ARG__5_i_18_n_7}),
        .S({ARG__5_i_24_n_0,ARG__5_i_25_n_0,ARG__5_i_26_n_0,ARG__5_i_27_n_0}));
  CARRY4 ARG__5_i_19
       (.CI(ARG__5_i_20_n_0),
        .CO({ARG__5_i_19_n_0,ARG__5_i_19_n_1,ARG__5_i_19_n_2,ARG__5_i_19_n_3}),
        .CYINIT(1'b0),
        .DI({ARG__5_i_28_n_0,1'b0,1'b0,1'b0}),
        .O({ARG__5_i_19_n_4,ARG__5_i_19_n_5,ARG__5_i_19_n_6,ARG__5_i_19_n_7}),
        .S({\inputs_temp_reg[0]_4 [8],ARG__5_i_29_n_0,ARG__5_i_30_n_0,ARG__5_i_31_n_0}));
  LUT3 #(
    .INIT(8'h80)) 
    ARG__5_i_2
       (.I0(\inputs_before_reg[1][0]_0 [0]),
        .I1(\inputs_before_reg[1][0]_0 [1]),
        .I2(ARG__5_0[30]),
        .O(\ind_back_calc_reg[0] [14]));
  CARRY4 ARG__5_i_20
       (.CI(1'b0),
        .CO({ARG__5_i_20_n_0,ARG__5_i_20_n_1,ARG__5_i_20_n_2,ARG__5_i_20_n_3}),
        .CYINIT(ARG__5_i_32_n_0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({ARG__5_i_20_n_4,ARG__5_i_20_n_5,ARG__5_i_20_n_6,ARG__5_i_20_n_7}),
        .S({ARG__5_i_33_n_0,ARG__5_i_34_n_0,ARG__5_i_35_n_0,ARG__5_i_36_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    ARG__5_i_21
       (.I0(\inputs_temp_reg[0]_4 [15]),
        .O(ARG__5_i_21_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    ARG__5_i_22
       (.I0(\inputs_temp_reg[0]_4 [14]),
        .O(ARG__5_i_22_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    ARG__5_i_23
       (.I0(\inputs_temp_reg[0]_4 [13]),
        .O(ARG__5_i_23_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    ARG__5_i_24
       (.I0(\inputs_temp_reg[0]_4 [12]),
        .O(ARG__5_i_24_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    ARG__5_i_25
       (.I0(\inputs_temp_reg[0]_4 [11]),
        .O(ARG__5_i_25_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    ARG__5_i_26
       (.I0(\inputs_temp_reg[0]_4 [10]),
        .O(ARG__5_i_26_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    ARG__5_i_27
       (.I0(\inputs_temp_reg[0]_4 [9]),
        .O(ARG__5_i_27_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    ARG__5_i_28
       (.I0(\inputs_temp_reg[0]_4 [8]),
        .O(ARG__5_i_28_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    ARG__5_i_29
       (.I0(\inputs_temp_reg[0]_4 [7]),
        .O(ARG__5_i_29_n_0));
  LUT3 #(
    .INIT(8'h80)) 
    ARG__5_i_3
       (.I0(\inputs_before_reg[1][0]_0 [0]),
        .I1(\inputs_before_reg[1][0]_0 [1]),
        .I2(ARG__5_0[29]),
        .O(\ind_back_calc_reg[0] [13]));
  LUT1 #(
    .INIT(2'h1)) 
    ARG__5_i_30
       (.I0(\inputs_temp_reg[0]_4 [6]),
        .O(ARG__5_i_30_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    ARG__5_i_31
       (.I0(\inputs_temp_reg[0]_4 [5]),
        .O(ARG__5_i_31_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    ARG__5_i_32
       (.I0(\inputs_temp_reg[0]_4 [0]),
        .O(ARG__5_i_32_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    ARG__5_i_33
       (.I0(\inputs_temp_reg[0]_4 [4]),
        .O(ARG__5_i_33_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    ARG__5_i_34
       (.I0(\inputs_temp_reg[0]_4 [3]),
        .O(ARG__5_i_34_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    ARG__5_i_35
       (.I0(\inputs_temp_reg[0]_4 [2]),
        .O(ARG__5_i_35_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    ARG__5_i_36
       (.I0(\inputs_temp_reg[0]_4 [1]),
        .O(ARG__5_i_36_n_0));
  LUT3 #(
    .INIT(8'h80)) 
    ARG__5_i_4
       (.I0(\inputs_before_reg[1][0]_0 [0]),
        .I1(\inputs_before_reg[1][0]_0 [1]),
        .I2(ARG__5_0[28]),
        .O(\ind_back_calc_reg[0] [12]));
  LUT3 #(
    .INIT(8'h80)) 
    ARG__5_i_5
       (.I0(\inputs_before_reg[1][0]_0 [0]),
        .I1(\inputs_before_reg[1][0]_0 [1]),
        .I2(ARG__5_0[27]),
        .O(\ind_back_calc_reg[0] [11]));
  LUT3 #(
    .INIT(8'h80)) 
    ARG__5_i_6
       (.I0(\inputs_before_reg[1][0]_0 [0]),
        .I1(\inputs_before_reg[1][0]_0 [1]),
        .I2(ARG__5_0[26]),
        .O(\ind_back_calc_reg[0] [10]));
  LUT3 #(
    .INIT(8'h80)) 
    ARG__5_i_7
       (.I0(\inputs_before_reg[1][0]_0 [0]),
        .I1(\inputs_before_reg[1][0]_0 [1]),
        .I2(ARG__5_0[25]),
        .O(\ind_back_calc_reg[0] [9]));
  LUT5 #(
    .INIT(32'hCA0FCA00)) 
    ARG__5_i_8
       (.I0(ARG__5_17),
        .I1(ARG__5_0[24]),
        .I2(\inputs_before_reg[1][0]_0 [1]),
        .I3(\inputs_before_reg[1][0]_0 [0]),
        .I4(ARG__5_18),
        .O(\ind_back_calc_reg[0] [8]));
  LUT5 #(
    .INIT(32'hCA0FCA00)) 
    ARG__5_i_9
       (.I0(ARG__5_15),
        .I1(ARG__5_0[23]),
        .I2(\inputs_before_reg[1][0]_0 [1]),
        .I3(\inputs_before_reg[1][0]_0 [0]),
        .I4(ARG__5_16),
        .O(\ind_back_calc_reg[0] [7]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    ARG__6
       (.A({ARG__6_i_17_n_4,ARG__6_i_17_n_4,ARG__6_i_17_n_4,ARG__6_i_17_n_4,ARG__6_i_17_n_4,ARG__6_i_17_n_4,ARG__6_i_17_n_4,ARG__6_i_17_n_4,ARG__6_i_17_n_4,ARG__6_i_17_n_4,ARG__6_i_17_n_4,ARG__6_i_17_n_4,ARG__6_i_17_n_4,ARG__6_i_17_n_4,ARG__6_i_17_n_4,ARG__6_i_17_n_5,ARG__6_i_17_n_6,ARG__6_i_17_n_7,ARG__6_i_18_n_4,ARG__6_i_18_n_5,ARG__6_i_18_n_6,ARG__6_i_18_n_7,ARG__6_i_19_n_4,ARG__6_i_19_n_5,ARG__6_i_19_n_6,ARG__6_i_19_n_7,ARG__6_i_20_n_4,ARG__6_i_20_n_5,ARG__6_i_20_n_6,ARG__6_i_20_n_7}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_ARG__6_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({ARG__6_i_1_n_0,ARG__6_i_1_n_0,ARG__6_i_1_n_0,ARG__6_i_2_n_0,ARG__6_i_3_n_0,ARG__6_i_4_n_0,ARG__6_i_5_n_0,ARG__6_i_6_n_0,ARG__6_i_7_n_0,ARG__6_i_8_n_0,ARG__6_i_9_n_0,ARG__6_i_10_n_0,ARG__6_i_11_n_0,ARG__6_i_12_n_0,ARG__6_i_13_n_0,ARG__6_i_14_n_0,ARG__6_i_15_n_0,ARG__6_i_16_n_0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_ARG__6_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_ARG__6_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_ARG__6_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(ARG__13_0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(ARG__13_0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(s00_axi_aclk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_ARG__6_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_ARG__6_OVERFLOW_UNCONNECTED),
        .P({NLW_ARG__6_P_UNCONNECTED[47:32],ARG__6_n_74,ARG__6_n_75,ARG__6_n_76,ARG__6_n_77,ARG__6_n_78,ARG__6_n_79,ARG__6_n_80,ARG__6_n_81,ARG__6_n_82,ARG__6_n_83,ARG__6_n_84,ARG__6_n_85,ARG__6_n_86,ARG__6_n_87,ARG__6_n_88,ARG__6_n_89,ARG__6_n_90,ARG__6_n_91,ARG__6_n_92,ARG__6_n_93,ARG__6_n_94,ARG__6_n_95,ARG__6_n_96,ARG__6_n_97,ARG__6_n_98,ARG__6_n_99,ARG__6_n_100,ARG__6_n_101,ARG__6_n_102,ARG__6_n_103,ARG__6_n_104,ARG__6_n_105}),
        .PATTERNBDETECT(NLW_ARG__6_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_ARG__6_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_ARG__6_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_ARG__6_UNDERFLOW_UNCONNECTED));
  LUT3 #(
    .INIT(8'h8A)) 
    ARG__6_i_1
       (.I0(ARG__5_n_74),
        .I1(ARG__6_i_21_n_0),
        .I2(ARG__5_n_96),
        .O(ARG__6_i_1_n_0));
  LUT3 #(
    .INIT(8'h8A)) 
    ARG__6_i_10
       (.I0(ARG__5_n_91),
        .I1(ARG__6_i_21_n_0),
        .I2(ARG__5_n_96),
        .O(ARG__6_i_10_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    ARG__6_i_100
       (.I0(ARG__5_n_96),
        .O(ARG__6_i_100_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    ARG__6_i_101
       (.I0(ARG__5_n_97),
        .O(ARG__6_i_101_n_0));
  CARRY4 ARG__6_i_102
       (.CI(1'b0),
        .CO({ARG__6_i_102_n_0,ARG__6_i_102_n_1,ARG__6_i_102_n_2,ARG__6_i_102_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O(NLW_ARG__6_i_102_O_UNCONNECTED[3:0]),
        .S({ARG__6_i_127_n_0,ARG__6_i_128_n_0,ARG__6_i_129_n_0,ARG__5_n_105}));
  LUT1 #(
    .INIT(2'h1)) 
    ARG__6_i_103
       (.I0(ARG__5_n_98),
        .O(ARG__6_i_103_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    ARG__6_i_104
       (.I0(ARG__5_n_99),
        .O(ARG__6_i_104_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    ARG__6_i_105
       (.I0(ARG__5_n_100),
        .O(ARG__6_i_105_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    ARG__6_i_106
       (.I0(ARG__5_n_101),
        .O(ARG__6_i_106_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    ARG__6_i_107
       (.I0(ARG__5_n_86),
        .O(ARG__6_i_107_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    ARG__6_i_108
       (.I0(ARG__5_n_87),
        .O(ARG__6_i_108_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    ARG__6_i_109
       (.I0(ARG__5_n_88),
        .O(ARG__6_i_109_n_0));
  LUT3 #(
    .INIT(8'h8A)) 
    ARG__6_i_11
       (.I0(ARG__5_n_92),
        .I1(ARG__6_i_21_n_0),
        .I2(ARG__5_n_96),
        .O(ARG__6_i_11_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    ARG__6_i_110
       (.I0(ARG__5_n_89),
        .O(ARG__6_i_110_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    ARG__6_i_111
       (.I0(ARG__5_n_82),
        .O(ARG__6_i_111_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    ARG__6_i_112
       (.I0(ARG__5_n_83),
        .O(ARG__6_i_112_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    ARG__6_i_113
       (.I0(ARG__5_n_84),
        .O(ARG__6_i_113_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    ARG__6_i_114
       (.I0(ARG__5_n_85),
        .O(ARG__6_i_114_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    ARG__6_i_115
       (.I0(ARG__5_n_90),
        .O(ARG__6_i_115_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    ARG__6_i_116
       (.I0(ARG__5_n_91),
        .O(ARG__6_i_116_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    ARG__6_i_117
       (.I0(ARG__5_n_92),
        .O(ARG__6_i_117_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    ARG__6_i_118
       (.I0(ARG__5_n_93),
        .O(ARG__6_i_118_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    ARG__6_i_119
       (.I0(ARG__5_n_78),
        .O(ARG__6_i_119_n_0));
  LUT3 #(
    .INIT(8'h8A)) 
    ARG__6_i_12
       (.I0(ARG__5_n_93),
        .I1(ARG__6_i_21_n_0),
        .I2(ARG__5_n_96),
        .O(ARG__6_i_12_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    ARG__6_i_120
       (.I0(ARG__5_n_79),
        .O(ARG__6_i_120_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    ARG__6_i_121
       (.I0(ARG__5_n_80),
        .O(ARG__6_i_121_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    ARG__6_i_122
       (.I0(ARG__5_n_81),
        .O(ARG__6_i_122_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    ARG__6_i_123
       (.I0(ARG__5_n_74),
        .O(ARG__6_i_123_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    ARG__6_i_124
       (.I0(ARG__5_n_75),
        .O(ARG__6_i_124_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    ARG__6_i_125
       (.I0(ARG__5_n_76),
        .O(ARG__6_i_125_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    ARG__6_i_126
       (.I0(ARG__5_n_77),
        .O(ARG__6_i_126_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    ARG__6_i_127
       (.I0(ARG__5_n_102),
        .O(ARG__6_i_127_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    ARG__6_i_128
       (.I0(ARG__5_n_103),
        .O(ARG__6_i_128_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    ARG__6_i_129
       (.I0(ARG__5_n_104),
        .O(ARG__6_i_129_n_0));
  LUT3 #(
    .INIT(8'h8A)) 
    ARG__6_i_13
       (.I0(ARG__5_n_94),
        .I1(ARG__6_i_21_n_0),
        .I2(ARG__5_n_96),
        .O(ARG__6_i_13_n_0));
  LUT3 #(
    .INIT(8'h8A)) 
    ARG__6_i_14
       (.I0(ARG__5_n_95),
        .I1(ARG__6_i_21_n_0),
        .I2(ARG__5_n_96),
        .O(ARG__6_i_14_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    ARG__6_i_15
       (.I0(ARG__6_i_21_n_0),
        .I1(ARG__5_n_96),
        .O(ARG__6_i_15_n_0));
  LUT5 #(
    .INIT(32'hF200F2F2)) 
    ARG__6_i_16
       (.I0(ARG__6_i_22_n_0),
        .I1(ARG__6_i_23_n_0),
        .I2(ARG__5_n_97),
        .I3(ARG__6_i_21_n_0),
        .I4(ARG__5_n_96),
        .O(ARG__6_i_16_n_0));
  CARRY4 ARG__6_i_17
       (.CI(ARG__6_i_18_n_0),
        .CO({NLW_ARG__6_i_17_CO_UNCONNECTED[3],ARG__6_i_17_n_1,ARG__6_i_17_n_2,ARG__6_i_17_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,ARG__6_i_24_n_0,ARG__6_i_25_n_0,ARG__6_i_26_n_0}),
        .O({ARG__6_i_17_n_4,ARG__6_i_17_n_5,ARG__6_i_17_n_6,ARG__6_i_17_n_7}),
        .S({ARG__6_i_27_n_0,ARG__6_i_28_n_0,ARG__6_i_29_n_0,ARG__6_i_30_n_0}));
  CARRY4 ARG__6_i_18
       (.CI(ARG__6_i_19_n_0),
        .CO({ARG__6_i_18_n_0,ARG__6_i_18_n_1,ARG__6_i_18_n_2,ARG__6_i_18_n_3}),
        .CYINIT(1'b0),
        .DI({ARG__6_i_31_n_0,ARG__6_i_32_n_0,ARG__6_i_33_n_0,ARG__6_i_34_n_0}),
        .O({ARG__6_i_18_n_4,ARG__6_i_18_n_5,ARG__6_i_18_n_6,ARG__6_i_18_n_7}),
        .S({ARG__6_i_35_n_0,ARG__6_i_36_n_0,ARG__6_i_37_n_0,ARG__6_i_38_n_0}));
  CARRY4 ARG__6_i_19
       (.CI(ARG__6_i_20_n_0),
        .CO({ARG__6_i_19_n_0,ARG__6_i_19_n_1,ARG__6_i_19_n_2,ARG__6_i_19_n_3}),
        .CYINIT(1'b0),
        .DI({ARG__6_i_39_n_0,ARG__6_i_40_n_0,ARG__6_i_41_n_0,ARG__6_i_42_n_0}),
        .O({ARG__6_i_19_n_4,ARG__6_i_19_n_5,ARG__6_i_19_n_6,ARG__6_i_19_n_7}),
        .S({ARG__6_i_43_n_0,ARG__6_i_44_n_0,ARG__6_i_45_n_0,ARG__6_i_46_n_0}));
  LUT3 #(
    .INIT(8'h8A)) 
    ARG__6_i_2
       (.I0(ARG__5_n_83),
        .I1(ARG__6_i_21_n_0),
        .I2(ARG__5_n_96),
        .O(ARG__6_i_2_n_0));
  CARRY4 ARG__6_i_20
       (.CI(1'b0),
        .CO({ARG__6_i_20_n_0,ARG__6_i_20_n_1,ARG__6_i_20_n_2,ARG__6_i_20_n_3}),
        .CYINIT(1'b0),
        .DI({ARG__6_i_47_n_0,ARG__6_i_48_n_0,ARG__6_i_49_n_0,ARG__6_i_50_n_0}),
        .O({ARG__6_i_20_n_4,ARG__6_i_20_n_5,ARG__6_i_20_n_6,ARG__6_i_20_n_7}),
        .S({ARG__6_i_51_n_0,ARG__6_i_52_n_0,ARG__6_i_53_n_0,ARG__6_i_54_n_0}));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ARG__6_i_21
       (.I0(ARG__6_i_55_n_0),
        .I1(ARG__6_i_56_n_0),
        .I2(ARG__6_i_57_n_0),
        .I3(ARG__6_i_58_n_0),
        .I4(ARG__6_i_59_n_0),
        .I5(ARG__6_i_60_n_0),
        .O(ARG__6_i_21_n_0));
  LUT5 #(
    .INIT(32'h00000001)) 
    ARG__6_i_22
       (.I0(ARG__5_n_78),
        .I1(ARG__5_n_93),
        .I2(ARG__5_n_81),
        .I3(ARG__5_n_90),
        .I4(ARG__6_i_61_n_0),
        .O(ARG__6_i_22_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ARG__6_i_23
       (.I0(ARG__6_i_62_n_0),
        .I1(ARG__5_n_80),
        .I2(ARG__5_n_77),
        .I3(ARG__5_n_85),
        .I4(ARG__5_n_82),
        .I5(ARG__6_i_63_n_0),
        .O(ARG__6_i_23_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    ARG__6_i_24
       (.I0(\w_vector_reg_n_0_[3][14] ),
        .I1(\w_vector_reg[1][0]_0 ),
        .O(ARG__6_i_24_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    ARG__6_i_25
       (.I0(\w_vector_reg_n_0_[3][13] ),
        .I1(\w_vector_reg[1][0]_0 ),
        .O(ARG__6_i_25_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    ARG__6_i_26
       (.I0(\w_vector_reg_n_0_[3][12] ),
        .I1(\w_vector_reg[1][0]_0 ),
        .O(ARG__6_i_26_n_0));
  LUT4 #(
    .INIT(16'hF606)) 
    ARG__6_i_27
       (.I0(\w_vector_reg_n_0_[3][15] ),
        .I1(\w_vector_reg_n_0_[0][15] ),
        .I2(\w_vector_reg[1][0]_0 ),
        .I3(ARG__6_i_64_n_4),
        .O(ARG__6_i_27_n_0));
  LUT4 #(
    .INIT(16'hF606)) 
    ARG__6_i_28
       (.I0(\w_vector_reg_n_0_[3][14] ),
        .I1(\w_vector_reg_n_0_[0][14] ),
        .I2(\w_vector_reg[1][0]_0 ),
        .I3(ARG__6_i_64_n_6),
        .O(ARG__6_i_28_n_0));
  LUT4 #(
    .INIT(16'hF606)) 
    ARG__6_i_29
       (.I0(\w_vector_reg_n_0_[3][13] ),
        .I1(\w_vector_reg_n_0_[0][13] ),
        .I2(\w_vector_reg[1][0]_0 ),
        .I3(ARG__6_i_64_n_7),
        .O(ARG__6_i_29_n_0));
  LUT3 #(
    .INIT(8'h8A)) 
    ARG__6_i_3
       (.I0(ARG__5_n_84),
        .I1(ARG__6_i_21_n_0),
        .I2(ARG__5_n_96),
        .O(ARG__6_i_3_n_0));
  LUT4 #(
    .INIT(16'hF606)) 
    ARG__6_i_30
       (.I0(\w_vector_reg_n_0_[3][12] ),
        .I1(\w_vector_reg_n_0_[0][12] ),
        .I2(\w_vector_reg[1][0]_0 ),
        .I3(ARG__6_i_65_n_4),
        .O(ARG__6_i_30_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    ARG__6_i_31
       (.I0(\w_vector_reg_n_0_[3][11] ),
        .I1(\w_vector_reg[1][0]_0 ),
        .O(ARG__6_i_31_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    ARG__6_i_32
       (.I0(\w_vector_reg_n_0_[3][10] ),
        .I1(\w_vector_reg[1][0]_0 ),
        .O(ARG__6_i_32_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    ARG__6_i_33
       (.I0(\w_vector_reg_n_0_[3][9] ),
        .I1(\w_vector_reg[1][0]_0 ),
        .O(ARG__6_i_33_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    ARG__6_i_34
       (.I0(\w_vector_reg_n_0_[3][8] ),
        .I1(\w_vector_reg[1][0]_0 ),
        .O(ARG__6_i_34_n_0));
  LUT4 #(
    .INIT(16'hF606)) 
    ARG__6_i_35
       (.I0(\w_vector_reg_n_0_[3][11] ),
        .I1(\w_vector_reg_n_0_[0][11] ),
        .I2(\w_vector_reg[1][0]_0 ),
        .I3(ARG__6_i_65_n_5),
        .O(ARG__6_i_35_n_0));
  LUT4 #(
    .INIT(16'hF606)) 
    ARG__6_i_36
       (.I0(\w_vector_reg_n_0_[3][10] ),
        .I1(\w_vector_reg_n_0_[0][10] ),
        .I2(\w_vector_reg[1][0]_0 ),
        .I3(ARG__6_i_65_n_6),
        .O(ARG__6_i_36_n_0));
  LUT4 #(
    .INIT(16'hF606)) 
    ARG__6_i_37
       (.I0(\w_vector_reg_n_0_[3][9] ),
        .I1(\w_vector_reg_n_0_[0][9] ),
        .I2(\w_vector_reg[1][0]_0 ),
        .I3(ARG__6_i_65_n_7),
        .O(ARG__6_i_37_n_0));
  LUT4 #(
    .INIT(16'hF606)) 
    ARG__6_i_38
       (.I0(\w_vector_reg_n_0_[3][8] ),
        .I1(\w_vector_reg_n_0_[0][8] ),
        .I2(\w_vector_reg[1][0]_0 ),
        .I3(ARG__6_i_66_n_4),
        .O(ARG__6_i_38_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    ARG__6_i_39
       (.I0(\w_vector_reg_n_0_[3][7] ),
        .I1(\w_vector_reg[1][0]_0 ),
        .O(ARG__6_i_39_n_0));
  LUT3 #(
    .INIT(8'h8A)) 
    ARG__6_i_4
       (.I0(ARG__5_n_85),
        .I1(ARG__6_i_21_n_0),
        .I2(ARG__5_n_96),
        .O(ARG__6_i_4_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    ARG__6_i_40
       (.I0(\w_vector_reg_n_0_[3][6] ),
        .I1(\w_vector_reg[1][0]_0 ),
        .O(ARG__6_i_40_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    ARG__6_i_41
       (.I0(\w_vector_reg_n_0_[3][5] ),
        .I1(\w_vector_reg[1][0]_0 ),
        .O(ARG__6_i_41_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    ARG__6_i_42
       (.I0(\w_vector_reg_n_0_[3][4] ),
        .I1(\w_vector_reg[1][0]_0 ),
        .O(ARG__6_i_42_n_0));
  LUT4 #(
    .INIT(16'hF606)) 
    ARG__6_i_43
       (.I0(\w_vector_reg_n_0_[3][7] ),
        .I1(\w_vector_reg_n_0_[0][7] ),
        .I2(\w_vector_reg[1][0]_0 ),
        .I3(ARG__6_i_66_n_5),
        .O(ARG__6_i_43_n_0));
  LUT4 #(
    .INIT(16'hF606)) 
    ARG__6_i_44
       (.I0(\w_vector_reg_n_0_[3][6] ),
        .I1(\w_vector_reg_n_0_[0][6] ),
        .I2(\w_vector_reg[1][0]_0 ),
        .I3(ARG__6_i_66_n_6),
        .O(ARG__6_i_44_n_0));
  LUT4 #(
    .INIT(16'hF606)) 
    ARG__6_i_45
       (.I0(\w_vector_reg_n_0_[3][5] ),
        .I1(\w_vector_reg_n_0_[0][5] ),
        .I2(\w_vector_reg[1][0]_0 ),
        .I3(ARG__6_i_66_n_7),
        .O(ARG__6_i_45_n_0));
  LUT4 #(
    .INIT(16'hF606)) 
    ARG__6_i_46
       (.I0(\w_vector_reg_n_0_[3][4] ),
        .I1(\w_vector_reg_n_0_[0][4] ),
        .I2(\w_vector_reg[1][0]_0 ),
        .I3(ARG__6_i_67_n_4),
        .O(ARG__6_i_46_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    ARG__6_i_47
       (.I0(\w_vector_reg_n_0_[3][3] ),
        .I1(\w_vector_reg[1][0]_0 ),
        .O(ARG__6_i_47_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    ARG__6_i_48
       (.I0(\w_vector_reg_n_0_[3][2] ),
        .I1(\w_vector_reg[1][0]_0 ),
        .O(ARG__6_i_48_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    ARG__6_i_49
       (.I0(\w_vector_reg_n_0_[3][1] ),
        .I1(\w_vector_reg[1][0]_0 ),
        .O(ARG__6_i_49_n_0));
  LUT3 #(
    .INIT(8'h8A)) 
    ARG__6_i_5
       (.I0(ARG__5_n_86),
        .I1(ARG__6_i_21_n_0),
        .I2(ARG__5_n_96),
        .O(ARG__6_i_5_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    ARG__6_i_50
       (.I0(\w_vector_reg_n_0_[3][0] ),
        .I1(\w_vector_reg[1][0]_0 ),
        .O(ARG__6_i_50_n_0));
  LUT4 #(
    .INIT(16'hF606)) 
    ARG__6_i_51
       (.I0(\w_vector_reg_n_0_[3][3] ),
        .I1(\w_vector_reg_n_0_[0][3] ),
        .I2(\w_vector_reg[1][0]_0 ),
        .I3(ARG__6_i_67_n_5),
        .O(ARG__6_i_51_n_0));
  LUT4 #(
    .INIT(16'hF606)) 
    ARG__6_i_52
       (.I0(\w_vector_reg_n_0_[3][2] ),
        .I1(\w_vector_reg_n_0_[0][2] ),
        .I2(\w_vector_reg[1][0]_0 ),
        .I3(ARG__6_i_67_n_6),
        .O(ARG__6_i_52_n_0));
  LUT4 #(
    .INIT(16'hF606)) 
    ARG__6_i_53
       (.I0(\w_vector_reg_n_0_[3][1] ),
        .I1(\w_vector_reg_n_0_[0][1] ),
        .I2(\w_vector_reg[1][0]_0 ),
        .I3(ARG__6_i_67_n_7),
        .O(ARG__6_i_53_n_0));
  LUT3 #(
    .INIT(8'h12)) 
    ARG__6_i_54
       (.I0(\w_vector_reg_n_0_[3][0] ),
        .I1(\w_vector_reg[1][0]_0 ),
        .I2(\w_vector_reg_n_0_[0][0] ),
        .O(ARG__6_i_54_n_0));
  LUT5 #(
    .INIT(32'hFFFFFBFF)) 
    ARG__6_i_55
       (.I0(ARG__6_i_68_n_6),
        .I1(ARG__5_n_79),
        .I2(ARG__6_i_69_n_4),
        .I3(ARG__5_n_76),
        .I4(ARG__6_i_70_n_0),
        .O(ARG__6_i_55_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    ARG__6_i_56
       (.I0(ARG__6_i_71_n_0),
        .I1(ARG__6_i_72_n_4),
        .I2(ARG__5_n_80),
        .I3(ARG__6_i_73_n_6),
        .I4(ARG__6_i_68_n_7),
        .O(ARG__6_i_56_n_0));
  LUT6 #(
    .INIT(64'hFFFFFDFFFFFFFFFF)) 
    ARG__6_i_57
       (.I0(ARG__5_n_87),
        .I1(ARG__6_i_72_n_7),
        .I2(ARG__6_i_74_n_7),
        .I3(ARG__5_n_78),
        .I4(ARG__6_i_68_n_4),
        .I5(ARG__5_n_97),
        .O(ARG__6_i_57_n_0));
  LUT5 #(
    .INIT(32'hFFFFF7FF)) 
    ARG__6_i_58
       (.I0(ARG__5_n_75),
        .I1(ARG__5_n_88),
        .I2(ARG__6_i_75_n_7),
        .I3(ARG__5_n_86),
        .I4(ARG__6_i_76_n_0),
        .O(ARG__6_i_58_n_0));
  LUT5 #(
    .INIT(32'hFFFFFBFF)) 
    ARG__6_i_59
       (.I0(ARG__6_i_75_n_4),
        .I1(ARG__5_n_74),
        .I2(ARG__6_i_68_n_5),
        .I3(ARG__5_n_92),
        .I4(ARG__6_i_77_n_0),
        .O(ARG__6_i_59_n_0));
  LUT3 #(
    .INIT(8'h8A)) 
    ARG__6_i_6
       (.I0(ARG__5_n_87),
        .I1(ARG__6_i_21_n_0),
        .I2(ARG__5_n_96),
        .O(ARG__6_i_6_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFB)) 
    ARG__6_i_60
       (.I0(ARG__6_i_78_n_7),
        .I1(ARG__5_n_84),
        .I2(ARG__6_i_78_n_5),
        .I3(ARG__6_i_79_n_0),
        .I4(ARG__6_i_80_n_0),
        .O(ARG__6_i_60_n_0));
  LUT4 #(
    .INIT(16'hFFEF)) 
    ARG__6_i_61
       (.I0(ARG__5_n_75),
        .I1(ARG__5_n_74),
        .I2(ARG__5_n_98),
        .I3(ARG__5_n_76),
        .O(ARG__6_i_61_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ARG__6_i_62
       (.I0(ARG__5_n_95),
        .I1(ARG__5_n_89),
        .I2(ARG__5_n_94),
        .I3(ARG__5_n_88),
        .O(ARG__6_i_62_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    ARG__6_i_63
       (.I0(ARG__5_n_86),
        .I1(ARG__5_n_87),
        .I2(ARG__5_n_84),
        .I3(ARG__5_n_91),
        .I4(ARG__6_i_81_n_0),
        .O(ARG__6_i_63_n_0));
  CARRY4 ARG__6_i_64
       (.CI(ARG__6_i_65_n_0),
        .CO({NLW_ARG__6_i_64_CO_UNCONNECTED[3],ARG__6_i_64_n_1,ARG__6_i_64_n_2,ARG__6_i_64_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,\goals_temp_reg[0]_5 [14:12]}),
        .O({ARG__6_i_64_n_4,NLW_ARG__6_i_64_O_UNCONNECTED[2],ARG__6_i_64_n_6,ARG__6_i_64_n_7}),
        .S({ARG__6_i_82_n_0,ARG__6_i_83_n_0,ARG__6_i_84_n_0,ARG__6_i_85_n_0}));
  CARRY4 ARG__6_i_65
       (.CI(ARG__6_i_66_n_0),
        .CO({ARG__6_i_65_n_0,ARG__6_i_65_n_1,ARG__6_i_65_n_2,ARG__6_i_65_n_3}),
        .CYINIT(1'b0),
        .DI(\goals_temp_reg[0]_5 [11:8]),
        .O({ARG__6_i_65_n_4,ARG__6_i_65_n_5,ARG__6_i_65_n_6,ARG__6_i_65_n_7}),
        .S({ARG__6_i_86_n_0,ARG__6_i_87_n_0,ARG__6_i_88_n_0,ARG__6_i_89_n_0}));
  CARRY4 ARG__6_i_66
       (.CI(ARG__6_i_67_n_0),
        .CO({ARG__6_i_66_n_0,ARG__6_i_66_n_1,ARG__6_i_66_n_2,ARG__6_i_66_n_3}),
        .CYINIT(1'b0),
        .DI(\goals_temp_reg[0]_5 [7:4]),
        .O({ARG__6_i_66_n_4,ARG__6_i_66_n_5,ARG__6_i_66_n_6,ARG__6_i_66_n_7}),
        .S({ARG__6_i_90_n_0,ARG__6_i_91_n_0,ARG__6_i_92_n_0,ARG__6_i_93_n_0}));
  CARRY4 ARG__6_i_67
       (.CI(1'b0),
        .CO({ARG__6_i_67_n_0,ARG__6_i_67_n_1,ARG__6_i_67_n_2,ARG__6_i_67_n_3}),
        .CYINIT(1'b1),
        .DI(\goals_temp_reg[0]_5 [3:0]),
        .O({ARG__6_i_67_n_4,ARG__6_i_67_n_5,ARG__6_i_67_n_6,ARG__6_i_67_n_7}),
        .S({ARG__6_i_94_n_0,ARG__6_i_95_n_0,ARG__6_i_96_n_0,ARG__6_i_97_n_0}));
  CARRY4 ARG__6_i_68
       (.CI(ARG__6_i_69_n_0),
        .CO({ARG__6_i_68_n_0,ARG__6_i_68_n_1,ARG__6_i_68_n_2,ARG__6_i_68_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({ARG__6_i_68_n_4,ARG__6_i_68_n_5,ARG__6_i_68_n_6,ARG__6_i_68_n_7}),
        .S({ARG__6_i_98_n_0,ARG__6_i_99_n_0,ARG__6_i_100_n_0,ARG__6_i_101_n_0}));
  CARRY4 ARG__6_i_69
       (.CI(ARG__6_i_102_n_0),
        .CO({ARG__6_i_69_n_0,ARG__6_i_69_n_1,ARG__6_i_69_n_2,ARG__6_i_69_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({ARG__6_i_69_n_4,NLW_ARG__6_i_69_O_UNCONNECTED[2:0]}),
        .S({ARG__6_i_103_n_0,ARG__6_i_104_n_0,ARG__6_i_105_n_0,ARG__6_i_106_n_0}));
  LUT3 #(
    .INIT(8'h8A)) 
    ARG__6_i_7
       (.I0(ARG__5_n_88),
        .I1(ARG__6_i_21_n_0),
        .I2(ARG__5_n_96),
        .O(ARG__6_i_7_n_0));
  LUT4 #(
    .INIT(16'hFFFD)) 
    ARG__6_i_70
       (.I0(ARG__5_n_95),
        .I1(ARG__6_i_73_n_7),
        .I2(ARG__6_i_78_n_6),
        .I3(ARG__6_i_75_n_5),
        .O(ARG__6_i_70_n_0));
  LUT4 #(
    .INIT(16'h7FFF)) 
    ARG__6_i_71
       (.I0(ARG__5_n_94),
        .I1(ARG__5_n_90),
        .I2(ARG__5_n_74),
        .I3(ARG__5_n_93),
        .O(ARG__6_i_71_n_0));
  CARRY4 ARG__6_i_72
       (.CI(ARG__6_i_74_n_0),
        .CO({ARG__6_i_72_n_0,ARG__6_i_72_n_1,ARG__6_i_72_n_2,ARG__6_i_72_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({ARG__6_i_72_n_4,ARG__6_i_72_n_5,ARG__6_i_72_n_6,ARG__6_i_72_n_7}),
        .S({ARG__6_i_107_n_0,ARG__6_i_108_n_0,ARG__6_i_109_n_0,ARG__6_i_110_n_0}));
  CARRY4 ARG__6_i_73
       (.CI(ARG__6_i_72_n_0),
        .CO({ARG__6_i_73_n_0,ARG__6_i_73_n_1,ARG__6_i_73_n_2,ARG__6_i_73_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({ARG__6_i_73_n_4,ARG__6_i_73_n_5,ARG__6_i_73_n_6,ARG__6_i_73_n_7}),
        .S({ARG__6_i_111_n_0,ARG__6_i_112_n_0,ARG__6_i_113_n_0,ARG__6_i_114_n_0}));
  CARRY4 ARG__6_i_74
       (.CI(ARG__6_i_68_n_0),
        .CO({ARG__6_i_74_n_0,ARG__6_i_74_n_1,ARG__6_i_74_n_2,ARG__6_i_74_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({ARG__6_i_74_n_4,ARG__6_i_74_n_5,ARG__6_i_74_n_6,ARG__6_i_74_n_7}),
        .S({ARG__6_i_115_n_0,ARG__6_i_116_n_0,ARG__6_i_117_n_0,ARG__6_i_118_n_0}));
  CARRY4 ARG__6_i_75
       (.CI(ARG__6_i_73_n_0),
        .CO({ARG__6_i_75_n_0,ARG__6_i_75_n_1,ARG__6_i_75_n_2,ARG__6_i_75_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({ARG__6_i_75_n_4,ARG__6_i_75_n_5,ARG__6_i_75_n_6,ARG__6_i_75_n_7}),
        .S({ARG__6_i_119_n_0,ARG__6_i_120_n_0,ARG__6_i_121_n_0,ARG__6_i_122_n_0}));
  LUT4 #(
    .INIT(16'hFFEF)) 
    ARG__6_i_76
       (.I0(ARG__6_i_72_n_6),
        .I1(ARG__6_i_74_n_4),
        .I2(ARG__5_n_85),
        .I3(ARG__6_i_78_n_4),
        .O(ARG__6_i_76_n_0));
  LUT4 #(
    .INIT(16'hEFFF)) 
    ARG__6_i_77
       (.I0(ARG__6_i_74_n_5),
        .I1(ARG__6_i_73_n_4),
        .I2(ARG__5_n_83),
        .I3(ARG__5_n_82),
        .O(ARG__6_i_77_n_0));
  CARRY4 ARG__6_i_78
       (.CI(ARG__6_i_75_n_0),
        .CO({NLW_ARG__6_i_78_CO_UNCONNECTED[3],ARG__6_i_78_n_1,ARG__6_i_78_n_2,ARG__6_i_78_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({ARG__6_i_78_n_4,ARG__6_i_78_n_5,ARG__6_i_78_n_6,ARG__6_i_78_n_7}),
        .S({ARG__6_i_123_n_0,ARG__6_i_124_n_0,ARG__6_i_125_n_0,ARG__6_i_126_n_0}));
  LUT4 #(
    .INIT(16'hFFDF)) 
    ARG__6_i_79
       (.I0(ARG__5_n_77),
        .I1(ARG__6_i_73_n_5),
        .I2(ARG__5_n_91),
        .I3(ARG__6_i_72_n_5),
        .O(ARG__6_i_79_n_0));
  LUT3 #(
    .INIT(8'h8A)) 
    ARG__6_i_8
       (.I0(ARG__5_n_89),
        .I1(ARG__6_i_21_n_0),
        .I2(ARG__5_n_96),
        .O(ARG__6_i_8_n_0));
  LUT4 #(
    .INIT(16'hFFDF)) 
    ARG__6_i_80
       (.I0(ARG__5_n_81),
        .I1(ARG__6_i_75_n_6),
        .I2(ARG__5_n_89),
        .I3(ARG__6_i_74_n_6),
        .O(ARG__6_i_80_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ARG__6_i_81
       (.I0(ARG__5_n_83),
        .I1(ARG__5_n_79),
        .I2(ARG__5_n_96),
        .I3(ARG__5_n_92),
        .O(ARG__6_i_81_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    ARG__6_i_82
       (.I0(\goals_temp_reg[0]_5 [15]),
        .I1(\inputs_temp_reg[0]_4 [15]),
        .O(ARG__6_i_82_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    ARG__6_i_83
       (.I0(\goals_temp_reg[0]_5 [14]),
        .I1(\inputs_temp_reg[0]_4 [14]),
        .O(ARG__6_i_83_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    ARG__6_i_84
       (.I0(\goals_temp_reg[0]_5 [13]),
        .I1(\inputs_temp_reg[0]_4 [13]),
        .O(ARG__6_i_84_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    ARG__6_i_85
       (.I0(\goals_temp_reg[0]_5 [12]),
        .I1(\inputs_temp_reg[0]_4 [12]),
        .O(ARG__6_i_85_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    ARG__6_i_86
       (.I0(\goals_temp_reg[0]_5 [11]),
        .I1(\inputs_temp_reg[0]_4 [11]),
        .O(ARG__6_i_86_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    ARG__6_i_87
       (.I0(\goals_temp_reg[0]_5 [10]),
        .I1(\inputs_temp_reg[0]_4 [10]),
        .O(ARG__6_i_87_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    ARG__6_i_88
       (.I0(\goals_temp_reg[0]_5 [9]),
        .I1(\inputs_temp_reg[0]_4 [9]),
        .O(ARG__6_i_88_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    ARG__6_i_89
       (.I0(\goals_temp_reg[0]_5 [8]),
        .I1(\inputs_temp_reg[0]_4 [8]),
        .O(ARG__6_i_89_n_0));
  LUT3 #(
    .INIT(8'h8A)) 
    ARG__6_i_9
       (.I0(ARG__5_n_90),
        .I1(ARG__6_i_21_n_0),
        .I2(ARG__5_n_96),
        .O(ARG__6_i_9_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    ARG__6_i_90
       (.I0(\goals_temp_reg[0]_5 [7]),
        .I1(\inputs_temp_reg[0]_4 [7]),
        .O(ARG__6_i_90_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    ARG__6_i_91
       (.I0(\goals_temp_reg[0]_5 [6]),
        .I1(\inputs_temp_reg[0]_4 [6]),
        .O(ARG__6_i_91_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    ARG__6_i_92
       (.I0(\goals_temp_reg[0]_5 [5]),
        .I1(\inputs_temp_reg[0]_4 [5]),
        .O(ARG__6_i_92_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    ARG__6_i_93
       (.I0(\goals_temp_reg[0]_5 [4]),
        .I1(\inputs_temp_reg[0]_4 [4]),
        .O(ARG__6_i_93_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    ARG__6_i_94
       (.I0(\goals_temp_reg[0]_5 [3]),
        .I1(\inputs_temp_reg[0]_4 [3]),
        .O(ARG__6_i_94_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    ARG__6_i_95
       (.I0(\goals_temp_reg[0]_5 [2]),
        .I1(\inputs_temp_reg[0]_4 [2]),
        .O(ARG__6_i_95_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    ARG__6_i_96
       (.I0(\goals_temp_reg[0]_5 [1]),
        .I1(\inputs_temp_reg[0]_4 [1]),
        .O(ARG__6_i_96_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    ARG__6_i_97
       (.I0(\goals_temp_reg[0]_5 [0]),
        .I1(\inputs_temp_reg[0]_4 [0]),
        .O(ARG__6_i_97_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    ARG__6_i_98
       (.I0(ARG__5_n_94),
        .O(ARG__6_i_98_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    ARG__6_i_99
       (.I0(ARG__5_n_95),
        .O(ARG__6_i_99_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    ARG__7
       (.A({p_0_out[15],p_0_out[15],p_0_out[15],p_0_out[15],p_0_out[15],p_0_out[15],p_0_out[15],p_0_out[15],p_0_out[15],p_0_out[15],p_0_out[15],p_0_out[15],p_0_out[15],p_0_out[15],p_0_out[15:2],\delta_out[1]_i_1_n_0 ,p_0_out[0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_ARG__7_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({ARG__7_0[15],ARG__7_0[15],ARG__7_0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_ARG__7_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_ARG__7_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_ARG__7_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(ARG__13_0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(s00_axi_aclk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_ARG__7_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_ARG__7_OVERFLOW_UNCONNECTED),
        .P({NLW_ARG__7_P_UNCONNECTED[47:32],ARG__7_n_74,ARG__7_n_75,ARG__7_n_76,ARG__7_n_77,ARG__7_n_78,ARG__7_n_79,ARG__7_n_80,ARG__7_n_81,ARG__7_n_82,ARG__7_n_83,ARG__7_n_84,ARG__7_n_85,ARG__7_n_86,ARG__7_n_87,ARG__7_n_88,ARG__7_n_89,ARG__7_n_90,ARG__7_n_91,ARG__7_n_92,ARG__7_n_93,ARG__7_n_94,ARG__7_n_95,ARG__7_n_96,ARG__7_n_97,ARG__7_n_98,ARG__7_n_99,ARG__7_n_100,ARG__7_n_101,ARG__7_n_102,ARG__7_n_103,ARG__7_n_104,ARG__7_n_105}),
        .PATTERNBDETECT(NLW_ARG__7_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_ARG__7_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_ARG__7_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_ARG__7_UNDERFLOW_UNCONNECTED));
  LUT3 #(
    .INIT(8'h8A)) 
    ARG__7_i_1
       (.I0(ARG__2_n_74),
        .I1(\delta_out[1]_i_2_n_0 ),
        .I2(ARG__2_n_96),
        .O(p_0_out[15]));
  LUT3 #(
    .INIT(8'h8A)) 
    ARG__7_i_10
       (.I0(ARG__2_n_91),
        .I1(\delta_out[1]_i_2_n_0 ),
        .I2(ARG__2_n_96),
        .O(p_0_out[6]));
  LUT3 #(
    .INIT(8'h8A)) 
    ARG__7_i_11
       (.I0(ARG__2_n_92),
        .I1(\delta_out[1]_i_2_n_0 ),
        .I2(ARG__2_n_96),
        .O(p_0_out[5]));
  LUT3 #(
    .INIT(8'h8A)) 
    ARG__7_i_12
       (.I0(ARG__2_n_93),
        .I1(\delta_out[1]_i_2_n_0 ),
        .I2(ARG__2_n_96),
        .O(p_0_out[4]));
  LUT3 #(
    .INIT(8'h8A)) 
    ARG__7_i_13
       (.I0(ARG__2_n_94),
        .I1(\delta_out[1]_i_2_n_0 ),
        .I2(ARG__2_n_96),
        .O(p_0_out[3]));
  LUT3 #(
    .INIT(8'h8A)) 
    ARG__7_i_14
       (.I0(ARG__2_n_95),
        .I1(\delta_out[1]_i_2_n_0 ),
        .I2(ARG__2_n_96),
        .O(p_0_out[2]));
  LUT5 #(
    .INIT(32'hF200F2F2)) 
    ARG__7_i_15
       (.I0(ARG__7_i_16_n_0),
        .I1(\delta_out[0]_i_2_n_0 ),
        .I2(ARG__2_n_97),
        .I3(\delta_out[1]_i_2_n_0 ),
        .I4(ARG__2_n_96),
        .O(p_0_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    ARG__7_i_16
       (.I0(ARG__2_n_78),
        .I1(ARG__2_n_93),
        .I2(ARG__2_n_81),
        .I3(ARG__2_n_90),
        .I4(ARG__7_i_17_n_0),
        .O(ARG__7_i_16_n_0));
  LUT4 #(
    .INIT(16'hFFEF)) 
    ARG__7_i_17
       (.I0(ARG__2_n_75),
        .I1(ARG__2_n_74),
        .I2(ARG__2_n_98),
        .I3(ARG__2_n_76),
        .O(ARG__7_i_17_n_0));
  LUT3 #(
    .INIT(8'h8A)) 
    ARG__7_i_2
       (.I0(ARG__2_n_83),
        .I1(\delta_out[1]_i_2_n_0 ),
        .I2(ARG__2_n_96),
        .O(p_0_out[14]));
  LUT3 #(
    .INIT(8'h8A)) 
    ARG__7_i_3
       (.I0(ARG__2_n_84),
        .I1(\delta_out[1]_i_2_n_0 ),
        .I2(ARG__2_n_96),
        .O(p_0_out[13]));
  LUT3 #(
    .INIT(8'h8A)) 
    ARG__7_i_4
       (.I0(ARG__2_n_85),
        .I1(\delta_out[1]_i_2_n_0 ),
        .I2(ARG__2_n_96),
        .O(p_0_out[12]));
  LUT3 #(
    .INIT(8'h8A)) 
    ARG__7_i_5
       (.I0(ARG__2_n_86),
        .I1(\delta_out[1]_i_2_n_0 ),
        .I2(ARG__2_n_96),
        .O(p_0_out[11]));
  LUT3 #(
    .INIT(8'h8A)) 
    ARG__7_i_6
       (.I0(ARG__2_n_87),
        .I1(\delta_out[1]_i_2_n_0 ),
        .I2(ARG__2_n_96),
        .O(p_0_out[10]));
  LUT3 #(
    .INIT(8'h8A)) 
    ARG__7_i_7
       (.I0(ARG__2_n_88),
        .I1(\delta_out[1]_i_2_n_0 ),
        .I2(ARG__2_n_96),
        .O(p_0_out[9]));
  LUT3 #(
    .INIT(8'h8A)) 
    ARG__7_i_8
       (.I0(ARG__2_n_89),
        .I1(\delta_out[1]_i_2_n_0 ),
        .I2(ARG__2_n_96),
        .O(p_0_out[8]));
  LUT3 #(
    .INIT(8'h8A)) 
    ARG__7_i_9
       (.I0(ARG__2_n_90),
        .I1(\delta_out[1]_i_2_n_0 ),
        .I2(ARG__2_n_96),
        .O(p_0_out[7]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    ARG__8
       (.A({ARG__8_i_2_n_0,ARG__8_i_2_n_0,ARG__8_i_2_n_0,ARG__8_i_2_n_0,ARG__8_i_2_n_0,ARG__8_i_2_n_0,ARG__8_i_2_n_0,ARG__8_i_2_n_0,ARG__8_i_2_n_0,ARG__8_i_2_n_0,ARG__8_i_3_n_0,ARG__8_i_3_n_0,ARG__8_i_3_n_0,ARG__8_i_3_n_0,ARG__8_i_3_n_0,ARG__8_i_4_n_0,ARG__8_i_5_n_0,ARG__8_i_6_n_0,ARG__8_i_7_n_0,ARG__8_i_8_n_0,ARG__8_i_9_n_0,ARG__8_i_10_n_0,ARG__8_i_11_n_0,ARG__8_i_12_n_0,ARG__8_i_13_n_0,ARG__8_i_14_n_0,ARG__8_i_15_n_0,ARG__8_i_16_n_0,ARG__8_i_17_n_0,ARG__8_i_18_n_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_ARG__8_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ARG__8_i_1_n_0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_ARG__8_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_ARG__8_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_ARG__8_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(ARG__13_0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(s00_axi_aclk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_ARG__8_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_ARG__8_OVERFLOW_UNCONNECTED),
        .P({NLW_ARG__8_P_UNCONNECTED[47:32],ARG__8_n_74,ARG__8_n_75,ARG__8_n_76,ARG__8_n_77,ARG__8_n_78,ARG__8_n_79,ARG__8_n_80,ARG__8_n_81,ARG__8_n_82,ARG__8_n_83,ARG__8_n_84,ARG__8_n_85,ARG__8_n_86,ARG__8_n_87,ARG__8_n_88,ARG__8_n_89,ARG__8_n_90,ARG__8_n_91,ARG__8_n_92,ARG__8_n_93,ARG__8_n_94,ARG__8_n_95,ARG__8_n_96,ARG__8_n_97,ARG__8_n_98,ARG__8_n_99,ARG__8_n_100,ARG__8_n_101,ARG__8_n_102,ARG__8_n_103,ARG__8_n_104,ARG__8_n_105}),
        .PATTERNBDETECT(NLW_ARG__8_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_ARG__8_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_ARG__8_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_ARG__8_UNDERFLOW_UNCONNECTED));
  LUT4 #(
    .INIT(16'h1F10)) 
    ARG__8_i_1
       (.I0(\inputs_before_reg[1][0]_0 [2]),
        .I1(\inputs_before_reg[1][0]_0 [1]),
        .I2(ARG__13_0),
        .I3(\inputs_before_reg[2]_12 ),
        .O(ARG__8_i_1_n_0));
  LUT3 #(
    .INIT(8'h8A)) 
    ARG__8_i_10
       (.I0(ARG__7_n_89),
        .I1(ARG__8_i_19_n_0),
        .I2(ARG__7_n_96),
        .O(ARG__8_i_10_n_0));
  LUT3 #(
    .INIT(8'h8A)) 
    ARG__8_i_11
       (.I0(ARG__7_n_90),
        .I1(ARG__8_i_19_n_0),
        .I2(ARG__7_n_96),
        .O(ARG__8_i_11_n_0));
  LUT3 #(
    .INIT(8'h8A)) 
    ARG__8_i_12
       (.I0(ARG__7_n_91),
        .I1(ARG__8_i_19_n_0),
        .I2(ARG__7_n_96),
        .O(ARG__8_i_12_n_0));
  LUT3 #(
    .INIT(8'h8A)) 
    ARG__8_i_13
       (.I0(ARG__7_n_92),
        .I1(ARG__8_i_19_n_0),
        .I2(ARG__7_n_96),
        .O(ARG__8_i_13_n_0));
  LUT3 #(
    .INIT(8'h8A)) 
    ARG__8_i_14
       (.I0(ARG__7_n_93),
        .I1(ARG__8_i_19_n_0),
        .I2(ARG__7_n_96),
        .O(ARG__8_i_14_n_0));
  LUT3 #(
    .INIT(8'h8A)) 
    ARG__8_i_15
       (.I0(ARG__7_n_94),
        .I1(ARG__8_i_19_n_0),
        .I2(ARG__7_n_96),
        .O(ARG__8_i_15_n_0));
  LUT3 #(
    .INIT(8'h8A)) 
    ARG__8_i_16
       (.I0(ARG__7_n_95),
        .I1(ARG__8_i_19_n_0),
        .I2(ARG__7_n_96),
        .O(ARG__8_i_16_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    ARG__8_i_17
       (.I0(ARG__8_i_19_n_0),
        .I1(ARG__7_n_96),
        .O(ARG__8_i_17_n_0));
  LUT5 #(
    .INIT(32'hF200F2F2)) 
    ARG__8_i_18
       (.I0(ARG__8_i_20_n_0),
        .I1(ARG__8_i_21_n_0),
        .I2(ARG__7_n_97),
        .I3(ARG__8_i_19_n_0),
        .I4(ARG__7_n_96),
        .O(ARG__8_i_18_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ARG__8_i_19
       (.I0(ARG__8_i_22_n_0),
        .I1(ARG__8_i_23_n_0),
        .I2(ARG__8_i_24_n_0),
        .I3(ARG__8_i_25_n_0),
        .I4(ARG__8_i_26_n_0),
        .I5(ARG__8_i_27_n_0),
        .O(ARG__8_i_19_n_0));
  LUT3 #(
    .INIT(8'h8A)) 
    ARG__8_i_2
       (.I0(ARG__7_n_74),
        .I1(ARG__8_i_19_n_0),
        .I2(ARG__7_n_96),
        .O(ARG__8_i_2_n_0));
  LUT5 #(
    .INIT(32'h00000001)) 
    ARG__8_i_20
       (.I0(ARG__7_n_78),
        .I1(ARG__7_n_93),
        .I2(ARG__7_n_81),
        .I3(ARG__7_n_90),
        .I4(ARG__8_i_28_n_0),
        .O(ARG__8_i_20_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ARG__8_i_21
       (.I0(ARG__8_i_29_n_0),
        .I1(ARG__7_n_80),
        .I2(ARG__7_n_77),
        .I3(ARG__7_n_85),
        .I4(ARG__7_n_82),
        .I5(ARG__8_i_30_n_0),
        .O(ARG__8_i_21_n_0));
  LUT5 #(
    .INIT(32'hFFFFFBFF)) 
    ARG__8_i_22
       (.I0(ARG__8_i_31_n_6),
        .I1(ARG__7_n_79),
        .I2(ARG__8_i_32_n_4),
        .I3(ARG__7_n_76),
        .I4(ARG__8_i_33_n_0),
        .O(ARG__8_i_22_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    ARG__8_i_23
       (.I0(ARG__8_i_34_n_0),
        .I1(ARG__8_i_35_n_4),
        .I2(ARG__7_n_80),
        .I3(ARG__8_i_36_n_6),
        .I4(ARG__8_i_31_n_7),
        .O(ARG__8_i_23_n_0));
  LUT6 #(
    .INIT(64'hFFFFFDFFFFFFFFFF)) 
    ARG__8_i_24
       (.I0(ARG__7_n_87),
        .I1(ARG__8_i_35_n_7),
        .I2(ARG__8_i_37_n_7),
        .I3(ARG__7_n_78),
        .I4(ARG__8_i_31_n_4),
        .I5(ARG__7_n_97),
        .O(ARG__8_i_24_n_0));
  LUT5 #(
    .INIT(32'hFFFFF7FF)) 
    ARG__8_i_25
       (.I0(ARG__7_n_75),
        .I1(ARG__7_n_88),
        .I2(ARG__8_i_38_n_7),
        .I3(ARG__7_n_86),
        .I4(ARG__8_i_39_n_0),
        .O(ARG__8_i_25_n_0));
  LUT5 #(
    .INIT(32'hFFFFFBFF)) 
    ARG__8_i_26
       (.I0(ARG__8_i_38_n_4),
        .I1(ARG__7_n_74),
        .I2(ARG__8_i_31_n_5),
        .I3(ARG__7_n_92),
        .I4(ARG__8_i_40_n_0),
        .O(ARG__8_i_26_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFB)) 
    ARG__8_i_27
       (.I0(ARG__8_i_41_n_7),
        .I1(ARG__7_n_84),
        .I2(ARG__8_i_41_n_5),
        .I3(ARG__8_i_42_n_0),
        .I4(ARG__8_i_43_n_0),
        .O(ARG__8_i_27_n_0));
  LUT4 #(
    .INIT(16'hFFEF)) 
    ARG__8_i_28
       (.I0(ARG__7_n_75),
        .I1(ARG__7_n_74),
        .I2(ARG__7_n_98),
        .I3(ARG__7_n_76),
        .O(ARG__8_i_28_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ARG__8_i_29
       (.I0(ARG__7_n_95),
        .I1(ARG__7_n_89),
        .I2(ARG__7_n_94),
        .I3(ARG__7_n_88),
        .O(ARG__8_i_29_n_0));
  LUT3 #(
    .INIT(8'h8A)) 
    ARG__8_i_3
       (.I0(ARG__7_n_74),
        .I1(ARG__8_i_19_n_0),
        .I2(ARG__7_n_96),
        .O(ARG__8_i_3_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    ARG__8_i_30
       (.I0(ARG__7_n_86),
        .I1(ARG__7_n_87),
        .I2(ARG__7_n_84),
        .I3(ARG__7_n_91),
        .I4(ARG__8_i_44_n_0),
        .O(ARG__8_i_30_n_0));
  CARRY4 ARG__8_i_31
       (.CI(ARG__8_i_32_n_0),
        .CO({ARG__8_i_31_n_0,ARG__8_i_31_n_1,ARG__8_i_31_n_2,ARG__8_i_31_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({ARG__8_i_31_n_4,ARG__8_i_31_n_5,ARG__8_i_31_n_6,ARG__8_i_31_n_7}),
        .S({ARG__8_i_45_n_0,ARG__8_i_46_n_0,ARG__8_i_47_n_0,ARG__8_i_48_n_0}));
  CARRY4 ARG__8_i_32
       (.CI(ARG__8_i_49_n_0),
        .CO({ARG__8_i_32_n_0,ARG__8_i_32_n_1,ARG__8_i_32_n_2,ARG__8_i_32_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({ARG__8_i_32_n_4,NLW_ARG__8_i_32_O_UNCONNECTED[2:0]}),
        .S({ARG__8_i_50_n_0,ARG__8_i_51_n_0,ARG__8_i_52_n_0,ARG__8_i_53_n_0}));
  LUT4 #(
    .INIT(16'hFFFD)) 
    ARG__8_i_33
       (.I0(ARG__7_n_95),
        .I1(ARG__8_i_36_n_7),
        .I2(ARG__8_i_41_n_6),
        .I3(ARG__8_i_38_n_5),
        .O(ARG__8_i_33_n_0));
  LUT4 #(
    .INIT(16'h7FFF)) 
    ARG__8_i_34
       (.I0(ARG__7_n_94),
        .I1(ARG__7_n_90),
        .I2(ARG__7_n_74),
        .I3(ARG__7_n_93),
        .O(ARG__8_i_34_n_0));
  CARRY4 ARG__8_i_35
       (.CI(ARG__8_i_37_n_0),
        .CO({ARG__8_i_35_n_0,ARG__8_i_35_n_1,ARG__8_i_35_n_2,ARG__8_i_35_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({ARG__8_i_35_n_4,ARG__8_i_35_n_5,ARG__8_i_35_n_6,ARG__8_i_35_n_7}),
        .S({ARG__8_i_54_n_0,ARG__8_i_55_n_0,ARG__8_i_56_n_0,ARG__8_i_57_n_0}));
  CARRY4 ARG__8_i_36
       (.CI(ARG__8_i_35_n_0),
        .CO({ARG__8_i_36_n_0,ARG__8_i_36_n_1,ARG__8_i_36_n_2,ARG__8_i_36_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({ARG__8_i_36_n_4,ARG__8_i_36_n_5,ARG__8_i_36_n_6,ARG__8_i_36_n_7}),
        .S({ARG__8_i_58_n_0,ARG__8_i_59_n_0,ARG__8_i_60_n_0,ARG__8_i_61_n_0}));
  CARRY4 ARG__8_i_37
       (.CI(ARG__8_i_31_n_0),
        .CO({ARG__8_i_37_n_0,ARG__8_i_37_n_1,ARG__8_i_37_n_2,ARG__8_i_37_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({ARG__8_i_37_n_4,ARG__8_i_37_n_5,ARG__8_i_37_n_6,ARG__8_i_37_n_7}),
        .S({ARG__8_i_62_n_0,ARG__8_i_63_n_0,ARG__8_i_64_n_0,ARG__8_i_65_n_0}));
  CARRY4 ARG__8_i_38
       (.CI(ARG__8_i_36_n_0),
        .CO({ARG__8_i_38_n_0,ARG__8_i_38_n_1,ARG__8_i_38_n_2,ARG__8_i_38_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({ARG__8_i_38_n_4,ARG__8_i_38_n_5,ARG__8_i_38_n_6,ARG__8_i_38_n_7}),
        .S({ARG__8_i_66_n_0,ARG__8_i_67_n_0,ARG__8_i_68_n_0,ARG__8_i_69_n_0}));
  LUT4 #(
    .INIT(16'hFFEF)) 
    ARG__8_i_39
       (.I0(ARG__8_i_35_n_6),
        .I1(ARG__8_i_37_n_4),
        .I2(ARG__7_n_85),
        .I3(ARG__8_i_41_n_4),
        .O(ARG__8_i_39_n_0));
  LUT3 #(
    .INIT(8'h8A)) 
    ARG__8_i_4
       (.I0(ARG__7_n_83),
        .I1(ARG__8_i_19_n_0),
        .I2(ARG__7_n_96),
        .O(ARG__8_i_4_n_0));
  LUT4 #(
    .INIT(16'hEFFF)) 
    ARG__8_i_40
       (.I0(ARG__8_i_37_n_5),
        .I1(ARG__8_i_36_n_4),
        .I2(ARG__7_n_83),
        .I3(ARG__7_n_82),
        .O(ARG__8_i_40_n_0));
  CARRY4 ARG__8_i_41
       (.CI(ARG__8_i_38_n_0),
        .CO({NLW_ARG__8_i_41_CO_UNCONNECTED[3],ARG__8_i_41_n_1,ARG__8_i_41_n_2,ARG__8_i_41_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({ARG__8_i_41_n_4,ARG__8_i_41_n_5,ARG__8_i_41_n_6,ARG__8_i_41_n_7}),
        .S({ARG__8_i_70_n_0,ARG__8_i_71_n_0,ARG__8_i_72_n_0,ARG__8_i_73_n_0}));
  LUT4 #(
    .INIT(16'hFFDF)) 
    ARG__8_i_42
       (.I0(ARG__7_n_77),
        .I1(ARG__8_i_36_n_5),
        .I2(ARG__7_n_91),
        .I3(ARG__8_i_35_n_5),
        .O(ARG__8_i_42_n_0));
  LUT4 #(
    .INIT(16'hFFDF)) 
    ARG__8_i_43
       (.I0(ARG__7_n_81),
        .I1(ARG__8_i_38_n_6),
        .I2(ARG__7_n_89),
        .I3(ARG__8_i_37_n_6),
        .O(ARG__8_i_43_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ARG__8_i_44
       (.I0(ARG__7_n_83),
        .I1(ARG__7_n_79),
        .I2(ARG__7_n_96),
        .I3(ARG__7_n_92),
        .O(ARG__8_i_44_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    ARG__8_i_45
       (.I0(ARG__7_n_94),
        .O(ARG__8_i_45_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    ARG__8_i_46
       (.I0(ARG__7_n_95),
        .O(ARG__8_i_46_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    ARG__8_i_47
       (.I0(ARG__7_n_96),
        .O(ARG__8_i_47_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    ARG__8_i_48
       (.I0(ARG__7_n_97),
        .O(ARG__8_i_48_n_0));
  CARRY4 ARG__8_i_49
       (.CI(1'b0),
        .CO({ARG__8_i_49_n_0,ARG__8_i_49_n_1,ARG__8_i_49_n_2,ARG__8_i_49_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O(NLW_ARG__8_i_49_O_UNCONNECTED[3:0]),
        .S({ARG__8_i_74_n_0,ARG__8_i_75_n_0,ARG__8_i_76_n_0,ARG__7_n_105}));
  LUT3 #(
    .INIT(8'h8A)) 
    ARG__8_i_5
       (.I0(ARG__7_n_84),
        .I1(ARG__8_i_19_n_0),
        .I2(ARG__7_n_96),
        .O(ARG__8_i_5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    ARG__8_i_50
       (.I0(ARG__7_n_98),
        .O(ARG__8_i_50_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    ARG__8_i_51
       (.I0(ARG__7_n_99),
        .O(ARG__8_i_51_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    ARG__8_i_52
       (.I0(ARG__7_n_100),
        .O(ARG__8_i_52_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    ARG__8_i_53
       (.I0(ARG__7_n_101),
        .O(ARG__8_i_53_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    ARG__8_i_54
       (.I0(ARG__7_n_86),
        .O(ARG__8_i_54_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    ARG__8_i_55
       (.I0(ARG__7_n_87),
        .O(ARG__8_i_55_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    ARG__8_i_56
       (.I0(ARG__7_n_88),
        .O(ARG__8_i_56_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    ARG__8_i_57
       (.I0(ARG__7_n_89),
        .O(ARG__8_i_57_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    ARG__8_i_58
       (.I0(ARG__7_n_82),
        .O(ARG__8_i_58_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    ARG__8_i_59
       (.I0(ARG__7_n_83),
        .O(ARG__8_i_59_n_0));
  LUT3 #(
    .INIT(8'h8A)) 
    ARG__8_i_6
       (.I0(ARG__7_n_85),
        .I1(ARG__8_i_19_n_0),
        .I2(ARG__7_n_96),
        .O(ARG__8_i_6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    ARG__8_i_60
       (.I0(ARG__7_n_84),
        .O(ARG__8_i_60_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    ARG__8_i_61
       (.I0(ARG__7_n_85),
        .O(ARG__8_i_61_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    ARG__8_i_62
       (.I0(ARG__7_n_90),
        .O(ARG__8_i_62_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    ARG__8_i_63
       (.I0(ARG__7_n_91),
        .O(ARG__8_i_63_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    ARG__8_i_64
       (.I0(ARG__7_n_92),
        .O(ARG__8_i_64_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    ARG__8_i_65
       (.I0(ARG__7_n_93),
        .O(ARG__8_i_65_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    ARG__8_i_66
       (.I0(ARG__7_n_78),
        .O(ARG__8_i_66_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    ARG__8_i_67
       (.I0(ARG__7_n_79),
        .O(ARG__8_i_67_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    ARG__8_i_68
       (.I0(ARG__7_n_80),
        .O(ARG__8_i_68_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    ARG__8_i_69
       (.I0(ARG__7_n_81),
        .O(ARG__8_i_69_n_0));
  LUT3 #(
    .INIT(8'h8A)) 
    ARG__8_i_7
       (.I0(ARG__7_n_86),
        .I1(ARG__8_i_19_n_0),
        .I2(ARG__7_n_96),
        .O(ARG__8_i_7_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    ARG__8_i_70
       (.I0(ARG__7_n_74),
        .O(ARG__8_i_70_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    ARG__8_i_71
       (.I0(ARG__7_n_75),
        .O(ARG__8_i_71_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    ARG__8_i_72
       (.I0(ARG__7_n_76),
        .O(ARG__8_i_72_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    ARG__8_i_73
       (.I0(ARG__7_n_77),
        .O(ARG__8_i_73_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    ARG__8_i_74
       (.I0(ARG__7_n_102),
        .O(ARG__8_i_74_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    ARG__8_i_75
       (.I0(ARG__7_n_103),
        .O(ARG__8_i_75_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    ARG__8_i_76
       (.I0(ARG__7_n_104),
        .O(ARG__8_i_76_n_0));
  LUT3 #(
    .INIT(8'h8A)) 
    ARG__8_i_8
       (.I0(ARG__7_n_87),
        .I1(ARG__8_i_19_n_0),
        .I2(ARG__7_n_96),
        .O(ARG__8_i_8_n_0));
  LUT3 #(
    .INIT(8'h8A)) 
    ARG__8_i_9
       (.I0(ARG__7_n_88),
        .I1(ARG__8_i_19_n_0),
        .I2(ARG__7_n_96),
        .O(ARG__8_i_9_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    ARG__9
       (.A({ARG__9_i_1_n_0,ARG__9_i_1_n_0,ARG__9_i_1_n_0,ARG__9_i_1_n_0,ARG__9_i_1_n_0,ARG__9_i_1_n_0,ARG__9_i_1_n_0,ARG__9_i_1_n_0,ARG__9_i_1_n_0,ARG__9_i_1_n_0,ARG__9_i_2_n_0,ARG__9_i_2_n_0,ARG__9_i_2_n_0,ARG__9_i_2_n_0,ARG__9_i_2_n_0,ARG__8_i_4_n_0,ARG__8_i_5_n_0,ARG__8_i_6_n_0,ARG__8_i_7_n_0,ARG__8_i_8_n_0,ARG__8_i_9_n_0,ARG__8_i_10_n_0,ARG__8_i_11_n_0,ARG__8_i_12_n_0,ARG__8_i_13_n_0,ARG__8_i_14_n_0,ARG__8_i_15_n_0,ARG__8_i_16_n_0,ARG__8_i_17_n_0,ARG__8_i_18_n_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_ARG__9_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({\inputs_before_reg[1]_6 [15],\inputs_before_reg[1]_6 [15],\inputs_before_reg[1]_6 }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_ARG__9_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_ARG__9_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_ARG__9_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(ARG__13_0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(s00_axi_aclk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_ARG__9_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_ARG__9_OVERFLOW_UNCONNECTED),
        .P({NLW_ARG__9_P_UNCONNECTED[47:32],ARG__9_n_74,ARG__9_n_75,ARG__9_n_76,ARG__9_n_77,ARG__9_n_78,ARG__9_n_79,ARG__9_n_80,ARG__9_n_81,ARG__9_n_82,ARG__9_n_83,ARG__9_n_84,ARG__9_n_85,ARG__9_n_86,ARG__9_n_87,ARG__9_n_88,ARG__9_n_89,ARG__9_n_90,ARG__9_n_91,ARG__9_n_92,ARG__9_n_93,ARG__9_n_94,ARG__9_n_95,ARG__9_n_96,ARG__9_n_97,ARG__9_n_98,ARG__9_n_99,ARG__9_n_100,ARG__9_n_101,ARG__9_n_102,ARG__9_n_103,ARG__9_n_104,ARG__9_n_105}),
        .PATTERNBDETECT(NLW_ARG__9_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_ARG__9_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_ARG__9_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_ARG__9_UNDERFLOW_UNCONNECTED));
  LUT3 #(
    .INIT(8'h8A)) 
    ARG__9_i_1
       (.I0(ARG__7_n_74),
        .I1(ARG__8_i_19_n_0),
        .I2(ARG__7_n_96),
        .O(ARG__9_i_1_n_0));
  LUT3 #(
    .INIT(8'h8A)) 
    ARG__9_i_2
       (.I0(ARG__7_n_74),
        .I1(ARG__8_i_19_n_0),
        .I2(ARG__7_n_96),
        .O(ARG__9_i_2_n_0));
  LUT4 #(
    .INIT(16'hCDC8)) 
    ARG_i_10
       (.I0(\NUM_OF_NEURONS_VAR_reg[1]_0 [1]),
        .I1(\deltas_reg[0]_3 [8]),
        .I2(\NUM_OF_NEURONS_VAR_reg[1]_0 [0]),
        .I3(\deltas_reg[1]_2 [8]),
        .O(B_0[8]));
  LUT4 #(
    .INIT(16'hCDC8)) 
    ARG_i_11
       (.I0(\NUM_OF_NEURONS_VAR_reg[1]_0 [1]),
        .I1(\deltas_reg[0]_3 [7]),
        .I2(\NUM_OF_NEURONS_VAR_reg[1]_0 [0]),
        .I3(\deltas_reg[1]_2 [7]),
        .O(B_0[7]));
  LUT4 #(
    .INIT(16'hCDC8)) 
    ARG_i_12
       (.I0(\NUM_OF_NEURONS_VAR_reg[1]_0 [1]),
        .I1(\deltas_reg[0]_3 [6]),
        .I2(\NUM_OF_NEURONS_VAR_reg[1]_0 [0]),
        .I3(\deltas_reg[1]_2 [6]),
        .O(B_0[6]));
  LUT4 #(
    .INIT(16'hCDC8)) 
    ARG_i_13
       (.I0(\NUM_OF_NEURONS_VAR_reg[1]_0 [1]),
        .I1(\deltas_reg[0]_3 [5]),
        .I2(\NUM_OF_NEURONS_VAR_reg[1]_0 [0]),
        .I3(\deltas_reg[1]_2 [5]),
        .O(B_0[5]));
  LUT4 #(
    .INIT(16'hCDC8)) 
    ARG_i_14
       (.I0(\NUM_OF_NEURONS_VAR_reg[1]_0 [1]),
        .I1(\deltas_reg[0]_3 [4]),
        .I2(\NUM_OF_NEURONS_VAR_reg[1]_0 [0]),
        .I3(\deltas_reg[1]_2 [4]),
        .O(B_0[4]));
  LUT4 #(
    .INIT(16'hCDC8)) 
    ARG_i_15
       (.I0(\NUM_OF_NEURONS_VAR_reg[1]_0 [1]),
        .I1(\deltas_reg[0]_3 [3]),
        .I2(\NUM_OF_NEURONS_VAR_reg[1]_0 [0]),
        .I3(\deltas_reg[1]_2 [3]),
        .O(B_0[3]));
  LUT4 #(
    .INIT(16'hCDC8)) 
    ARG_i_16
       (.I0(\NUM_OF_NEURONS_VAR_reg[1]_0 [1]),
        .I1(\deltas_reg[0]_3 [2]),
        .I2(\NUM_OF_NEURONS_VAR_reg[1]_0 [0]),
        .I3(\deltas_reg[1]_2 [2]),
        .O(B_0[2]));
  LUT4 #(
    .INIT(16'hCDC8)) 
    ARG_i_17
       (.I0(\NUM_OF_NEURONS_VAR_reg[1]_0 [1]),
        .I1(\deltas_reg[0]_3 [1]),
        .I2(\NUM_OF_NEURONS_VAR_reg[1]_0 [0]),
        .I3(\deltas_reg[1]_2 [1]),
        .O(B_0[1]));
  LUT4 #(
    .INIT(16'hCDC8)) 
    ARG_i_18
       (.I0(\NUM_OF_NEURONS_VAR_reg[1]_0 [1]),
        .I1(\deltas_reg[0]_3 [0]),
        .I2(\NUM_OF_NEURONS_VAR_reg[1]_0 [0]),
        .I3(\deltas_reg[1]_2 [0]),
        .O(B_0[0]));
  LUT2 #(
    .INIT(4'h2)) 
    ARG_i_1__1
       (.I0(ARG__13_0),
        .I1(\w_vector_reg[1][0]_0 ),
        .O(ARG_i_1__1_n_0));
  LUT3 #(
    .INIT(8'h10)) 
    ARG_i_2
       (.I0(\w_vector_reg[1][0]_0 ),
        .I1(\NUM_OF_NEURONS_VAR_reg[1]_0 [1]),
        .I2(ARG__13_0),
        .O(\w_vector2[1]_10 ));
  LUT4 #(
    .INIT(16'hCDC8)) 
    ARG_i_3
       (.I0(\NUM_OF_NEURONS_VAR_reg[1]_0 [1]),
        .I1(\deltas_reg[0]_3 [15]),
        .I2(\NUM_OF_NEURONS_VAR_reg[1]_0 [0]),
        .I3(\deltas_reg[1]_2 [15]),
        .O(B_0[15]));
  LUT4 #(
    .INIT(16'hCDC8)) 
    ARG_i_4
       (.I0(\NUM_OF_NEURONS_VAR_reg[1]_0 [1]),
        .I1(\deltas_reg[0]_3 [14]),
        .I2(\NUM_OF_NEURONS_VAR_reg[1]_0 [0]),
        .I3(\deltas_reg[1]_2 [14]),
        .O(B_0[14]));
  LUT4 #(
    .INIT(16'hCDC8)) 
    ARG_i_5
       (.I0(\NUM_OF_NEURONS_VAR_reg[1]_0 [1]),
        .I1(\deltas_reg[0]_3 [13]),
        .I2(\NUM_OF_NEURONS_VAR_reg[1]_0 [0]),
        .I3(\deltas_reg[1]_2 [13]),
        .O(B_0[13]));
  LUT4 #(
    .INIT(16'hCDC8)) 
    ARG_i_6
       (.I0(\NUM_OF_NEURONS_VAR_reg[1]_0 [1]),
        .I1(\deltas_reg[0]_3 [12]),
        .I2(\NUM_OF_NEURONS_VAR_reg[1]_0 [0]),
        .I3(\deltas_reg[1]_2 [12]),
        .O(B_0[12]));
  LUT4 #(
    .INIT(16'hCDC8)) 
    ARG_i_7
       (.I0(\NUM_OF_NEURONS_VAR_reg[1]_0 [1]),
        .I1(\deltas_reg[0]_3 [11]),
        .I2(\NUM_OF_NEURONS_VAR_reg[1]_0 [0]),
        .I3(\deltas_reg[1]_2 [11]),
        .O(B_0[11]));
  LUT4 #(
    .INIT(16'hCDC8)) 
    ARG_i_8
       (.I0(\NUM_OF_NEURONS_VAR_reg[1]_0 [1]),
        .I1(\deltas_reg[0]_3 [10]),
        .I2(\NUM_OF_NEURONS_VAR_reg[1]_0 [0]),
        .I3(\deltas_reg[1]_2 [10]),
        .O(B_0[10]));
  LUT4 #(
    .INIT(16'hCDC8)) 
    ARG_i_9
       (.I0(\NUM_OF_NEURONS_VAR_reg[1]_0 [1]),
        .I1(\deltas_reg[0]_3 [9]),
        .I2(\NUM_OF_NEURONS_VAR_reg[1]_0 [0]),
        .I3(\deltas_reg[1]_2 [9]),
        .O(B_0[9]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \NUM_OF_NEURONS_VAR[0]_i_1 
       (.I0(\inputs_before_reg[1][0]_0 [1]),
        .I1(\inputs_before_reg[1][0]_0 [0]),
        .I2(\inputs_before_reg[1][0]_0 [2]),
        .O(\NUM_OF_NEURONS_VAR[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'h81)) 
    \NUM_OF_NEURONS_VAR[1]_i_1 
       (.I0(\inputs_before_reg[1][0]_0 [2]),
        .I1(\inputs_before_reg[1][0]_0 [0]),
        .I2(\inputs_before_reg[1][0]_0 [1]),
        .O(\NUM_OF_NEURONS_VAR[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \NUM_OF_NEURONS_VAR_reg[0] 
       (.C(s00_axi_aclk),
        .CE(ARG__13_0),
        .D(\NUM_OF_NEURONS_VAR[0]_i_1_n_0 ),
        .Q(\NUM_OF_NEURONS_VAR_reg[1]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \NUM_OF_NEURONS_VAR_reg[1] 
       (.C(s00_axi_aclk),
        .CE(ARG__13_0),
        .D(\NUM_OF_NEURONS_VAR[1]_i_1_n_0 ),
        .Q(\NUM_OF_NEURONS_VAR_reg[1]_0 [1]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAAAAAAAAABAAAAA)) 
    \delta_out[0]_i_1 
       (.I0(ARG__2_n_97),
        .I1(\delta_out[0]_i_2_n_0 ),
        .I2(\delta_out[0]_i_3_n_0 ),
        .I3(ARG__2_n_76),
        .I4(ARG__2_n_98),
        .I5(\delta_out[0]_i_4_n_0 ),
        .O(\delta_out[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \delta_out[0]_i_2 
       (.I0(\delta_out[0]_i_5_n_0 ),
        .I1(ARG__2_n_80),
        .I2(ARG__2_n_77),
        .I3(ARG__2_n_85),
        .I4(ARG__2_n_82),
        .I5(\delta_out[0]_i_6_n_0 ),
        .O(\delta_out[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \delta_out[0]_i_3 
       (.I0(ARG__2_n_90),
        .I1(ARG__2_n_81),
        .I2(ARG__2_n_93),
        .I3(ARG__2_n_78),
        .O(\delta_out[0]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \delta_out[0]_i_4 
       (.I0(ARG__2_n_74),
        .I1(ARG__2_n_75),
        .O(\delta_out[0]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \delta_out[0]_i_5 
       (.I0(ARG__2_n_95),
        .I1(ARG__2_n_89),
        .I2(ARG__2_n_94),
        .I3(ARG__2_n_88),
        .O(\delta_out[0]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \delta_out[0]_i_6 
       (.I0(ARG__2_n_86),
        .I1(ARG__2_n_87),
        .I2(ARG__2_n_84),
        .I3(ARG__2_n_91),
        .I4(\delta_out[0]_i_7_n_0 ),
        .O(\delta_out[0]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \delta_out[0]_i_7 
       (.I0(ARG__2_n_83),
        .I1(ARG__2_n_79),
        .I2(ARG__2_n_96),
        .I3(ARG__2_n_92),
        .O(\delta_out[0]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \delta_out[15]_i_1 
       (.I0(\delta_out[1]_i_2_n_0 ),
        .I1(ARG__2_n_96),
        .I2(ARG__13_0),
        .O(\delta_out[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAABAAAAA)) 
    \delta_out[16]_i_1 
       (.I0(ARG__6_n_97),
        .I1(\delta_out[16]_i_2_n_0 ),
        .I2(\delta_out[16]_i_3_n_0 ),
        .I3(ARG__6_n_76),
        .I4(ARG__6_n_98),
        .I5(\delta_out[16]_i_4_n_0 ),
        .O(\delta_out[16]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \delta_out[16]_i_2 
       (.I0(\delta_out[16]_i_5_n_0 ),
        .I1(ARG__6_n_80),
        .I2(ARG__6_n_77),
        .I3(ARG__6_n_85),
        .I4(ARG__6_n_82),
        .I5(\delta_out[16]_i_6_n_0 ),
        .O(\delta_out[16]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \delta_out[16]_i_3 
       (.I0(ARG__6_n_90),
        .I1(ARG__6_n_81),
        .I2(ARG__6_n_93),
        .I3(ARG__6_n_78),
        .O(\delta_out[16]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \delta_out[16]_i_4 
       (.I0(ARG__6_n_74),
        .I1(ARG__6_n_75),
        .O(\delta_out[16]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \delta_out[16]_i_5 
       (.I0(ARG__6_n_95),
        .I1(ARG__6_n_89),
        .I2(ARG__6_n_94),
        .I3(ARG__6_n_88),
        .O(\delta_out[16]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \delta_out[16]_i_6 
       (.I0(ARG__6_n_86),
        .I1(ARG__6_n_87),
        .I2(ARG__6_n_84),
        .I3(ARG__6_n_91),
        .I4(\delta_out[16]_i_7_n_0 ),
        .O(\delta_out[16]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \delta_out[16]_i_7 
       (.I0(ARG__6_n_83),
        .I1(ARG__6_n_79),
        .I2(ARG__6_n_96),
        .I3(ARG__6_n_92),
        .O(\delta_out[16]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \delta_out[17]_i_1 
       (.I0(\delta_out[17]_i_2_n_0 ),
        .I1(ARG__6_n_96),
        .O(\delta_out[17]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFFFD)) 
    \delta_out[17]_i_11 
       (.I0(ARG__6_n_95),
        .I1(\delta_out_reg[17]_i_14_n_7 ),
        .I2(\delta_out_reg[17]_i_19_n_6 ),
        .I3(\delta_out_reg[17]_i_16_n_5 ),
        .O(\delta_out[17]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \delta_out[17]_i_12 
       (.I0(ARG__6_n_94),
        .I1(ARG__6_n_90),
        .I2(ARG__6_n_74),
        .I3(ARG__6_n_93),
        .O(\delta_out[17]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'hFFEF)) 
    \delta_out[17]_i_17 
       (.I0(\delta_out_reg[17]_i_13_n_6 ),
        .I1(\delta_out_reg[17]_i_15_n_4 ),
        .I2(ARG__6_n_85),
        .I3(\delta_out_reg[17]_i_19_n_4 ),
        .O(\delta_out[17]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'hEFFF)) 
    \delta_out[17]_i_18 
       (.I0(\delta_out_reg[17]_i_15_n_5 ),
        .I1(\delta_out_reg[17]_i_14_n_4 ),
        .I2(ARG__6_n_83),
        .I3(ARG__6_n_82),
        .O(\delta_out[17]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \delta_out[17]_i_2 
       (.I0(\delta_out[17]_i_3_n_0 ),
        .I1(\delta_out[17]_i_4_n_0 ),
        .I2(\delta_out[17]_i_5_n_0 ),
        .I3(\delta_out[17]_i_6_n_0 ),
        .I4(\delta_out[17]_i_7_n_0 ),
        .I5(\delta_out[17]_i_8_n_0 ),
        .O(\delta_out[17]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFFDF)) 
    \delta_out[17]_i_20 
       (.I0(ARG__6_n_77),
        .I1(\delta_out_reg[17]_i_14_n_5 ),
        .I2(ARG__6_n_91),
        .I3(\delta_out_reg[17]_i_13_n_5 ),
        .O(\delta_out[17]_i_20_n_0 ));
  LUT4 #(
    .INIT(16'hFFDF)) 
    \delta_out[17]_i_21 
       (.I0(ARG__6_n_81),
        .I1(\delta_out_reg[17]_i_16_n_6 ),
        .I2(ARG__6_n_89),
        .I3(\delta_out_reg[17]_i_15_n_6 ),
        .O(\delta_out[17]_i_21_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delta_out[17]_i_22 
       (.I0(ARG__6_n_94),
        .O(\delta_out[17]_i_22_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delta_out[17]_i_23 
       (.I0(ARG__6_n_95),
        .O(\delta_out[17]_i_23_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delta_out[17]_i_24 
       (.I0(ARG__6_n_96),
        .O(\delta_out[17]_i_24_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delta_out[17]_i_25 
       (.I0(ARG__6_n_97),
        .O(\delta_out[17]_i_25_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delta_out[17]_i_27 
       (.I0(ARG__6_n_98),
        .O(\delta_out[17]_i_27_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delta_out[17]_i_28 
       (.I0(ARG__6_n_99),
        .O(\delta_out[17]_i_28_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delta_out[17]_i_29 
       (.I0(ARG__6_n_100),
        .O(\delta_out[17]_i_29_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFBFF)) 
    \delta_out[17]_i_3 
       (.I0(\delta_out_reg[17]_i_9_n_6 ),
        .I1(ARG__6_n_79),
        .I2(\delta_out_reg[17]_i_10_n_4 ),
        .I3(ARG__6_n_76),
        .I4(\delta_out[17]_i_11_n_0 ),
        .O(\delta_out[17]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delta_out[17]_i_30 
       (.I0(ARG__6_n_101),
        .O(\delta_out[17]_i_30_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delta_out[17]_i_31 
       (.I0(ARG__6_n_86),
        .O(\delta_out[17]_i_31_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delta_out[17]_i_32 
       (.I0(ARG__6_n_87),
        .O(\delta_out[17]_i_32_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delta_out[17]_i_33 
       (.I0(ARG__6_n_88),
        .O(\delta_out[17]_i_33_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delta_out[17]_i_34 
       (.I0(ARG__6_n_89),
        .O(\delta_out[17]_i_34_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delta_out[17]_i_35 
       (.I0(ARG__6_n_82),
        .O(\delta_out[17]_i_35_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delta_out[17]_i_36 
       (.I0(ARG__6_n_83),
        .O(\delta_out[17]_i_36_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delta_out[17]_i_37 
       (.I0(ARG__6_n_84),
        .O(\delta_out[17]_i_37_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delta_out[17]_i_38 
       (.I0(ARG__6_n_85),
        .O(\delta_out[17]_i_38_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delta_out[17]_i_39 
       (.I0(ARG__6_n_90),
        .O(\delta_out[17]_i_39_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    \delta_out[17]_i_4 
       (.I0(\delta_out[17]_i_12_n_0 ),
        .I1(\delta_out_reg[17]_i_13_n_4 ),
        .I2(ARG__6_n_80),
        .I3(\delta_out_reg[17]_i_14_n_6 ),
        .I4(\delta_out_reg[17]_i_9_n_7 ),
        .O(\delta_out[17]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delta_out[17]_i_40 
       (.I0(ARG__6_n_91),
        .O(\delta_out[17]_i_40_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delta_out[17]_i_41 
       (.I0(ARG__6_n_92),
        .O(\delta_out[17]_i_41_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delta_out[17]_i_42 
       (.I0(ARG__6_n_93),
        .O(\delta_out[17]_i_42_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delta_out[17]_i_43 
       (.I0(ARG__6_n_78),
        .O(\delta_out[17]_i_43_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delta_out[17]_i_44 
       (.I0(ARG__6_n_79),
        .O(\delta_out[17]_i_44_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delta_out[17]_i_45 
       (.I0(ARG__6_n_80),
        .O(\delta_out[17]_i_45_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delta_out[17]_i_46 
       (.I0(ARG__6_n_81),
        .O(\delta_out[17]_i_46_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delta_out[17]_i_47 
       (.I0(ARG__6_n_74),
        .O(\delta_out[17]_i_47_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delta_out[17]_i_48 
       (.I0(ARG__6_n_75),
        .O(\delta_out[17]_i_48_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delta_out[17]_i_49 
       (.I0(ARG__6_n_76),
        .O(\delta_out[17]_i_49_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFDFFFFFFFFFF)) 
    \delta_out[17]_i_5 
       (.I0(ARG__6_n_87),
        .I1(\delta_out_reg[17]_i_13_n_7 ),
        .I2(\delta_out_reg[17]_i_15_n_7 ),
        .I3(ARG__6_n_78),
        .I4(\delta_out_reg[17]_i_9_n_4 ),
        .I5(ARG__6_n_97),
        .O(\delta_out[17]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delta_out[17]_i_50 
       (.I0(ARG__6_n_77),
        .O(\delta_out[17]_i_50_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delta_out[17]_i_51 
       (.I0(ARG__6_n_102),
        .O(\delta_out[17]_i_51_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delta_out[17]_i_52 
       (.I0(ARG__6_n_103),
        .O(\delta_out[17]_i_52_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delta_out[17]_i_53 
       (.I0(ARG__6_n_104),
        .O(\delta_out[17]_i_53_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF7FF)) 
    \delta_out[17]_i_6 
       (.I0(ARG__6_n_75),
        .I1(ARG__6_n_88),
        .I2(\delta_out_reg[17]_i_16_n_7 ),
        .I3(ARG__6_n_86),
        .I4(\delta_out[17]_i_17_n_0 ),
        .O(\delta_out[17]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFBFF)) 
    \delta_out[17]_i_7 
       (.I0(\delta_out_reg[17]_i_16_n_4 ),
        .I1(ARG__6_n_74),
        .I2(\delta_out_reg[17]_i_9_n_5 ),
        .I3(ARG__6_n_92),
        .I4(\delta_out[17]_i_18_n_0 ),
        .O(\delta_out[17]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFB)) 
    \delta_out[17]_i_8 
       (.I0(\delta_out_reg[17]_i_19_n_7 ),
        .I1(ARG__6_n_84),
        .I2(\delta_out_reg[17]_i_19_n_5 ),
        .I3(\delta_out[17]_i_20_n_0 ),
        .I4(\delta_out[17]_i_21_n_0 ),
        .O(\delta_out[17]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \delta_out[1]_i_1 
       (.I0(\delta_out[1]_i_2_n_0 ),
        .I1(ARG__2_n_96),
        .O(\delta_out[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFFFD)) 
    \delta_out[1]_i_11 
       (.I0(ARG__2_n_95),
        .I1(\delta_out_reg[1]_i_14_n_7 ),
        .I2(\delta_out_reg[1]_i_19_n_6 ),
        .I3(\delta_out_reg[1]_i_16_n_5 ),
        .O(\delta_out[1]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \delta_out[1]_i_12 
       (.I0(ARG__2_n_94),
        .I1(ARG__2_n_90),
        .I2(ARG__2_n_74),
        .I3(ARG__2_n_93),
        .O(\delta_out[1]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'hFFEF)) 
    \delta_out[1]_i_17 
       (.I0(\delta_out_reg[1]_i_13_n_6 ),
        .I1(\delta_out_reg[1]_i_15_n_4 ),
        .I2(ARG__2_n_85),
        .I3(\delta_out_reg[1]_i_19_n_4 ),
        .O(\delta_out[1]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'hEFFF)) 
    \delta_out[1]_i_18 
       (.I0(\delta_out_reg[1]_i_15_n_5 ),
        .I1(\delta_out_reg[1]_i_14_n_4 ),
        .I2(ARG__2_n_83),
        .I3(ARG__2_n_82),
        .O(\delta_out[1]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \delta_out[1]_i_2 
       (.I0(\delta_out[1]_i_3_n_0 ),
        .I1(\delta_out[1]_i_4_n_0 ),
        .I2(\delta_out[1]_i_5_n_0 ),
        .I3(\delta_out[1]_i_6_n_0 ),
        .I4(\delta_out[1]_i_7_n_0 ),
        .I5(\delta_out[1]_i_8_n_0 ),
        .O(\delta_out[1]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFFDF)) 
    \delta_out[1]_i_20 
       (.I0(ARG__2_n_77),
        .I1(\delta_out_reg[1]_i_14_n_5 ),
        .I2(ARG__2_n_91),
        .I3(\delta_out_reg[1]_i_13_n_5 ),
        .O(\delta_out[1]_i_20_n_0 ));
  LUT4 #(
    .INIT(16'hFFDF)) 
    \delta_out[1]_i_21 
       (.I0(ARG__2_n_81),
        .I1(\delta_out_reg[1]_i_16_n_6 ),
        .I2(ARG__2_n_89),
        .I3(\delta_out_reg[1]_i_15_n_6 ),
        .O(\delta_out[1]_i_21_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delta_out[1]_i_22 
       (.I0(ARG__2_n_94),
        .O(\delta_out[1]_i_22_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delta_out[1]_i_23 
       (.I0(ARG__2_n_95),
        .O(\delta_out[1]_i_23_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delta_out[1]_i_24 
       (.I0(ARG__2_n_96),
        .O(\delta_out[1]_i_24_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delta_out[1]_i_25 
       (.I0(ARG__2_n_97),
        .O(\delta_out[1]_i_25_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delta_out[1]_i_27 
       (.I0(ARG__2_n_98),
        .O(\delta_out[1]_i_27_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delta_out[1]_i_28 
       (.I0(ARG__2_n_99),
        .O(\delta_out[1]_i_28_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delta_out[1]_i_29 
       (.I0(ARG__2_n_100),
        .O(\delta_out[1]_i_29_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFBFF)) 
    \delta_out[1]_i_3 
       (.I0(\delta_out_reg[1]_i_9_n_6 ),
        .I1(ARG__2_n_79),
        .I2(\delta_out_reg[1]_i_10_n_4 ),
        .I3(ARG__2_n_76),
        .I4(\delta_out[1]_i_11_n_0 ),
        .O(\delta_out[1]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delta_out[1]_i_30 
       (.I0(ARG__2_n_101),
        .O(\delta_out[1]_i_30_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delta_out[1]_i_31 
       (.I0(ARG__2_n_86),
        .O(\delta_out[1]_i_31_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delta_out[1]_i_32 
       (.I0(ARG__2_n_87),
        .O(\delta_out[1]_i_32_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delta_out[1]_i_33 
       (.I0(ARG__2_n_88),
        .O(\delta_out[1]_i_33_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delta_out[1]_i_34 
       (.I0(ARG__2_n_89),
        .O(\delta_out[1]_i_34_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delta_out[1]_i_35 
       (.I0(ARG__2_n_82),
        .O(\delta_out[1]_i_35_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delta_out[1]_i_36 
       (.I0(ARG__2_n_83),
        .O(\delta_out[1]_i_36_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delta_out[1]_i_37 
       (.I0(ARG__2_n_84),
        .O(\delta_out[1]_i_37_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delta_out[1]_i_38 
       (.I0(ARG__2_n_85),
        .O(\delta_out[1]_i_38_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delta_out[1]_i_39 
       (.I0(ARG__2_n_90),
        .O(\delta_out[1]_i_39_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    \delta_out[1]_i_4 
       (.I0(\delta_out[1]_i_12_n_0 ),
        .I1(\delta_out_reg[1]_i_13_n_4 ),
        .I2(ARG__2_n_80),
        .I3(\delta_out_reg[1]_i_14_n_6 ),
        .I4(\delta_out_reg[1]_i_9_n_7 ),
        .O(\delta_out[1]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delta_out[1]_i_40 
       (.I0(ARG__2_n_91),
        .O(\delta_out[1]_i_40_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delta_out[1]_i_41 
       (.I0(ARG__2_n_92),
        .O(\delta_out[1]_i_41_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delta_out[1]_i_42 
       (.I0(ARG__2_n_93),
        .O(\delta_out[1]_i_42_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delta_out[1]_i_43 
       (.I0(ARG__2_n_78),
        .O(\delta_out[1]_i_43_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delta_out[1]_i_44 
       (.I0(ARG__2_n_79),
        .O(\delta_out[1]_i_44_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delta_out[1]_i_45 
       (.I0(ARG__2_n_80),
        .O(\delta_out[1]_i_45_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delta_out[1]_i_46 
       (.I0(ARG__2_n_81),
        .O(\delta_out[1]_i_46_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delta_out[1]_i_47 
       (.I0(ARG__2_n_74),
        .O(\delta_out[1]_i_47_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delta_out[1]_i_48 
       (.I0(ARG__2_n_75),
        .O(\delta_out[1]_i_48_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delta_out[1]_i_49 
       (.I0(ARG__2_n_76),
        .O(\delta_out[1]_i_49_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFDFFFFFFFFFF)) 
    \delta_out[1]_i_5 
       (.I0(ARG__2_n_87),
        .I1(\delta_out_reg[1]_i_13_n_7 ),
        .I2(\delta_out_reg[1]_i_15_n_7 ),
        .I3(ARG__2_n_78),
        .I4(\delta_out_reg[1]_i_9_n_4 ),
        .I5(ARG__2_n_97),
        .O(\delta_out[1]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delta_out[1]_i_50 
       (.I0(ARG__2_n_77),
        .O(\delta_out[1]_i_50_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delta_out[1]_i_51 
       (.I0(ARG__2_n_102),
        .O(\delta_out[1]_i_51_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delta_out[1]_i_52 
       (.I0(ARG__2_n_103),
        .O(\delta_out[1]_i_52_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delta_out[1]_i_53 
       (.I0(ARG__2_n_104),
        .O(\delta_out[1]_i_53_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF7FF)) 
    \delta_out[1]_i_6 
       (.I0(ARG__2_n_75),
        .I1(ARG__2_n_88),
        .I2(\delta_out_reg[1]_i_16_n_7 ),
        .I3(ARG__2_n_86),
        .I4(\delta_out[1]_i_17_n_0 ),
        .O(\delta_out[1]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFBFF)) 
    \delta_out[1]_i_7 
       (.I0(\delta_out_reg[1]_i_16_n_4 ),
        .I1(ARG__2_n_74),
        .I2(\delta_out_reg[1]_i_9_n_5 ),
        .I3(ARG__2_n_92),
        .I4(\delta_out[1]_i_18_n_0 ),
        .O(\delta_out[1]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFB)) 
    \delta_out[1]_i_8 
       (.I0(\delta_out_reg[1]_i_19_n_7 ),
        .I1(ARG__2_n_84),
        .I2(\delta_out_reg[1]_i_19_n_5 ),
        .I3(\delta_out[1]_i_20_n_0 ),
        .I4(\delta_out[1]_i_21_n_0 ),
        .O(\delta_out[1]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \delta_out[31]_i_1 
       (.I0(\delta_out[17]_i_2_n_0 ),
        .I1(ARG__6_n_96),
        .I2(ARG__13_0),
        .O(\delta_out[31]_i_1_n_0 ));
  FDRE \delta_out_reg[0] 
       (.C(s00_axi_aclk),
        .CE(ARG__13_0),
        .D(\delta_out[0]_i_1_n_0 ),
        .Q(\delta_out_reg[31]_0 [0]),
        .R(\delta_out[15]_i_1_n_0 ));
  FDRE \delta_out_reg[10] 
       (.C(s00_axi_aclk),
        .CE(ARG__13_0),
        .D(ARG__2_n_87),
        .Q(\delta_out_reg[31]_0 [10]),
        .R(\delta_out[15]_i_1_n_0 ));
  FDRE \delta_out_reg[11] 
       (.C(s00_axi_aclk),
        .CE(ARG__13_0),
        .D(ARG__2_n_86),
        .Q(\delta_out_reg[31]_0 [11]),
        .R(\delta_out[15]_i_1_n_0 ));
  FDRE \delta_out_reg[12] 
       (.C(s00_axi_aclk),
        .CE(ARG__13_0),
        .D(ARG__2_n_85),
        .Q(\delta_out_reg[31]_0 [12]),
        .R(\delta_out[15]_i_1_n_0 ));
  FDRE \delta_out_reg[13] 
       (.C(s00_axi_aclk),
        .CE(ARG__13_0),
        .D(ARG__2_n_84),
        .Q(\delta_out_reg[31]_0 [13]),
        .R(\delta_out[15]_i_1_n_0 ));
  FDRE \delta_out_reg[14] 
       (.C(s00_axi_aclk),
        .CE(ARG__13_0),
        .D(ARG__2_n_83),
        .Q(\delta_out_reg[31]_0 [14]),
        .R(\delta_out[15]_i_1_n_0 ));
  FDRE \delta_out_reg[15] 
       (.C(s00_axi_aclk),
        .CE(ARG__13_0),
        .D(ARG__2_n_74),
        .Q(\delta_out_reg[31]_0 [15]),
        .R(\delta_out[15]_i_1_n_0 ));
  FDRE \delta_out_reg[16] 
       (.C(s00_axi_aclk),
        .CE(ARG__13_0),
        .D(\delta_out[16]_i_1_n_0 ),
        .Q(\delta_out_reg[31]_0 [16]),
        .R(\delta_out[31]_i_1_n_0 ));
  FDRE \delta_out_reg[17] 
       (.C(s00_axi_aclk),
        .CE(ARG__13_0),
        .D(\delta_out[17]_i_1_n_0 ),
        .Q(\delta_out_reg[31]_0 [17]),
        .R(1'b0));
  CARRY4 \delta_out_reg[17]_i_10 
       (.CI(\delta_out_reg[17]_i_26_n_0 ),
        .CO({\delta_out_reg[17]_i_10_n_0 ,\delta_out_reg[17]_i_10_n_1 ,\delta_out_reg[17]_i_10_n_2 ,\delta_out_reg[17]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\delta_out_reg[17]_i_10_n_4 ,\NLW_delta_out_reg[17]_i_10_O_UNCONNECTED [2:0]}),
        .S({\delta_out[17]_i_27_n_0 ,\delta_out[17]_i_28_n_0 ,\delta_out[17]_i_29_n_0 ,\delta_out[17]_i_30_n_0 }));
  CARRY4 \delta_out_reg[17]_i_13 
       (.CI(\delta_out_reg[17]_i_15_n_0 ),
        .CO({\delta_out_reg[17]_i_13_n_0 ,\delta_out_reg[17]_i_13_n_1 ,\delta_out_reg[17]_i_13_n_2 ,\delta_out_reg[17]_i_13_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\delta_out_reg[17]_i_13_n_4 ,\delta_out_reg[17]_i_13_n_5 ,\delta_out_reg[17]_i_13_n_6 ,\delta_out_reg[17]_i_13_n_7 }),
        .S({\delta_out[17]_i_31_n_0 ,\delta_out[17]_i_32_n_0 ,\delta_out[17]_i_33_n_0 ,\delta_out[17]_i_34_n_0 }));
  CARRY4 \delta_out_reg[17]_i_14 
       (.CI(\delta_out_reg[17]_i_13_n_0 ),
        .CO({\delta_out_reg[17]_i_14_n_0 ,\delta_out_reg[17]_i_14_n_1 ,\delta_out_reg[17]_i_14_n_2 ,\delta_out_reg[17]_i_14_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\delta_out_reg[17]_i_14_n_4 ,\delta_out_reg[17]_i_14_n_5 ,\delta_out_reg[17]_i_14_n_6 ,\delta_out_reg[17]_i_14_n_7 }),
        .S({\delta_out[17]_i_35_n_0 ,\delta_out[17]_i_36_n_0 ,\delta_out[17]_i_37_n_0 ,\delta_out[17]_i_38_n_0 }));
  CARRY4 \delta_out_reg[17]_i_15 
       (.CI(\delta_out_reg[17]_i_9_n_0 ),
        .CO({\delta_out_reg[17]_i_15_n_0 ,\delta_out_reg[17]_i_15_n_1 ,\delta_out_reg[17]_i_15_n_2 ,\delta_out_reg[17]_i_15_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\delta_out_reg[17]_i_15_n_4 ,\delta_out_reg[17]_i_15_n_5 ,\delta_out_reg[17]_i_15_n_6 ,\delta_out_reg[17]_i_15_n_7 }),
        .S({\delta_out[17]_i_39_n_0 ,\delta_out[17]_i_40_n_0 ,\delta_out[17]_i_41_n_0 ,\delta_out[17]_i_42_n_0 }));
  CARRY4 \delta_out_reg[17]_i_16 
       (.CI(\delta_out_reg[17]_i_14_n_0 ),
        .CO({\delta_out_reg[17]_i_16_n_0 ,\delta_out_reg[17]_i_16_n_1 ,\delta_out_reg[17]_i_16_n_2 ,\delta_out_reg[17]_i_16_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\delta_out_reg[17]_i_16_n_4 ,\delta_out_reg[17]_i_16_n_5 ,\delta_out_reg[17]_i_16_n_6 ,\delta_out_reg[17]_i_16_n_7 }),
        .S({\delta_out[17]_i_43_n_0 ,\delta_out[17]_i_44_n_0 ,\delta_out[17]_i_45_n_0 ,\delta_out[17]_i_46_n_0 }));
  CARRY4 \delta_out_reg[17]_i_19 
       (.CI(\delta_out_reg[17]_i_16_n_0 ),
        .CO({\NLW_delta_out_reg[17]_i_19_CO_UNCONNECTED [3],\delta_out_reg[17]_i_19_n_1 ,\delta_out_reg[17]_i_19_n_2 ,\delta_out_reg[17]_i_19_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\delta_out_reg[17]_i_19_n_4 ,\delta_out_reg[17]_i_19_n_5 ,\delta_out_reg[17]_i_19_n_6 ,\delta_out_reg[17]_i_19_n_7 }),
        .S({\delta_out[17]_i_47_n_0 ,\delta_out[17]_i_48_n_0 ,\delta_out[17]_i_49_n_0 ,\delta_out[17]_i_50_n_0 }));
  CARRY4 \delta_out_reg[17]_i_26 
       (.CI(1'b0),
        .CO({\delta_out_reg[17]_i_26_n_0 ,\delta_out_reg[17]_i_26_n_1 ,\delta_out_reg[17]_i_26_n_2 ,\delta_out_reg[17]_i_26_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O(\NLW_delta_out_reg[17]_i_26_O_UNCONNECTED [3:0]),
        .S({\delta_out[17]_i_51_n_0 ,\delta_out[17]_i_52_n_0 ,\delta_out[17]_i_53_n_0 ,ARG__6_n_105}));
  CARRY4 \delta_out_reg[17]_i_9 
       (.CI(\delta_out_reg[17]_i_10_n_0 ),
        .CO({\delta_out_reg[17]_i_9_n_0 ,\delta_out_reg[17]_i_9_n_1 ,\delta_out_reg[17]_i_9_n_2 ,\delta_out_reg[17]_i_9_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\delta_out_reg[17]_i_9_n_4 ,\delta_out_reg[17]_i_9_n_5 ,\delta_out_reg[17]_i_9_n_6 ,\delta_out_reg[17]_i_9_n_7 }),
        .S({\delta_out[17]_i_22_n_0 ,\delta_out[17]_i_23_n_0 ,\delta_out[17]_i_24_n_0 ,\delta_out[17]_i_25_n_0 }));
  FDRE \delta_out_reg[18] 
       (.C(s00_axi_aclk),
        .CE(ARG__13_0),
        .D(ARG__6_n_95),
        .Q(\delta_out_reg[31]_0 [18]),
        .R(\delta_out[31]_i_1_n_0 ));
  FDRE \delta_out_reg[19] 
       (.C(s00_axi_aclk),
        .CE(ARG__13_0),
        .D(ARG__6_n_94),
        .Q(\delta_out_reg[31]_0 [19]),
        .R(\delta_out[31]_i_1_n_0 ));
  FDRE \delta_out_reg[1] 
       (.C(s00_axi_aclk),
        .CE(ARG__13_0),
        .D(\delta_out[1]_i_1_n_0 ),
        .Q(\delta_out_reg[31]_0 [1]),
        .R(1'b0));
  CARRY4 \delta_out_reg[1]_i_10 
       (.CI(\delta_out_reg[1]_i_26_n_0 ),
        .CO({\delta_out_reg[1]_i_10_n_0 ,\delta_out_reg[1]_i_10_n_1 ,\delta_out_reg[1]_i_10_n_2 ,\delta_out_reg[1]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\delta_out_reg[1]_i_10_n_4 ,\NLW_delta_out_reg[1]_i_10_O_UNCONNECTED [2:0]}),
        .S({\delta_out[1]_i_27_n_0 ,\delta_out[1]_i_28_n_0 ,\delta_out[1]_i_29_n_0 ,\delta_out[1]_i_30_n_0 }));
  CARRY4 \delta_out_reg[1]_i_13 
       (.CI(\delta_out_reg[1]_i_15_n_0 ),
        .CO({\delta_out_reg[1]_i_13_n_0 ,\delta_out_reg[1]_i_13_n_1 ,\delta_out_reg[1]_i_13_n_2 ,\delta_out_reg[1]_i_13_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\delta_out_reg[1]_i_13_n_4 ,\delta_out_reg[1]_i_13_n_5 ,\delta_out_reg[1]_i_13_n_6 ,\delta_out_reg[1]_i_13_n_7 }),
        .S({\delta_out[1]_i_31_n_0 ,\delta_out[1]_i_32_n_0 ,\delta_out[1]_i_33_n_0 ,\delta_out[1]_i_34_n_0 }));
  CARRY4 \delta_out_reg[1]_i_14 
       (.CI(\delta_out_reg[1]_i_13_n_0 ),
        .CO({\delta_out_reg[1]_i_14_n_0 ,\delta_out_reg[1]_i_14_n_1 ,\delta_out_reg[1]_i_14_n_2 ,\delta_out_reg[1]_i_14_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\delta_out_reg[1]_i_14_n_4 ,\delta_out_reg[1]_i_14_n_5 ,\delta_out_reg[1]_i_14_n_6 ,\delta_out_reg[1]_i_14_n_7 }),
        .S({\delta_out[1]_i_35_n_0 ,\delta_out[1]_i_36_n_0 ,\delta_out[1]_i_37_n_0 ,\delta_out[1]_i_38_n_0 }));
  CARRY4 \delta_out_reg[1]_i_15 
       (.CI(\delta_out_reg[1]_i_9_n_0 ),
        .CO({\delta_out_reg[1]_i_15_n_0 ,\delta_out_reg[1]_i_15_n_1 ,\delta_out_reg[1]_i_15_n_2 ,\delta_out_reg[1]_i_15_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\delta_out_reg[1]_i_15_n_4 ,\delta_out_reg[1]_i_15_n_5 ,\delta_out_reg[1]_i_15_n_6 ,\delta_out_reg[1]_i_15_n_7 }),
        .S({\delta_out[1]_i_39_n_0 ,\delta_out[1]_i_40_n_0 ,\delta_out[1]_i_41_n_0 ,\delta_out[1]_i_42_n_0 }));
  CARRY4 \delta_out_reg[1]_i_16 
       (.CI(\delta_out_reg[1]_i_14_n_0 ),
        .CO({\delta_out_reg[1]_i_16_n_0 ,\delta_out_reg[1]_i_16_n_1 ,\delta_out_reg[1]_i_16_n_2 ,\delta_out_reg[1]_i_16_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\delta_out_reg[1]_i_16_n_4 ,\delta_out_reg[1]_i_16_n_5 ,\delta_out_reg[1]_i_16_n_6 ,\delta_out_reg[1]_i_16_n_7 }),
        .S({\delta_out[1]_i_43_n_0 ,\delta_out[1]_i_44_n_0 ,\delta_out[1]_i_45_n_0 ,\delta_out[1]_i_46_n_0 }));
  CARRY4 \delta_out_reg[1]_i_19 
       (.CI(\delta_out_reg[1]_i_16_n_0 ),
        .CO({\NLW_delta_out_reg[1]_i_19_CO_UNCONNECTED [3],\delta_out_reg[1]_i_19_n_1 ,\delta_out_reg[1]_i_19_n_2 ,\delta_out_reg[1]_i_19_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\delta_out_reg[1]_i_19_n_4 ,\delta_out_reg[1]_i_19_n_5 ,\delta_out_reg[1]_i_19_n_6 ,\delta_out_reg[1]_i_19_n_7 }),
        .S({\delta_out[1]_i_47_n_0 ,\delta_out[1]_i_48_n_0 ,\delta_out[1]_i_49_n_0 ,\delta_out[1]_i_50_n_0 }));
  CARRY4 \delta_out_reg[1]_i_26 
       (.CI(1'b0),
        .CO({\delta_out_reg[1]_i_26_n_0 ,\delta_out_reg[1]_i_26_n_1 ,\delta_out_reg[1]_i_26_n_2 ,\delta_out_reg[1]_i_26_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O(\NLW_delta_out_reg[1]_i_26_O_UNCONNECTED [3:0]),
        .S({\delta_out[1]_i_51_n_0 ,\delta_out[1]_i_52_n_0 ,\delta_out[1]_i_53_n_0 ,ARG__2_n_105}));
  CARRY4 \delta_out_reg[1]_i_9 
       (.CI(\delta_out_reg[1]_i_10_n_0 ),
        .CO({\delta_out_reg[1]_i_9_n_0 ,\delta_out_reg[1]_i_9_n_1 ,\delta_out_reg[1]_i_9_n_2 ,\delta_out_reg[1]_i_9_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\delta_out_reg[1]_i_9_n_4 ,\delta_out_reg[1]_i_9_n_5 ,\delta_out_reg[1]_i_9_n_6 ,\delta_out_reg[1]_i_9_n_7 }),
        .S({\delta_out[1]_i_22_n_0 ,\delta_out[1]_i_23_n_0 ,\delta_out[1]_i_24_n_0 ,\delta_out[1]_i_25_n_0 }));
  FDRE \delta_out_reg[20] 
       (.C(s00_axi_aclk),
        .CE(ARG__13_0),
        .D(ARG__6_n_93),
        .Q(\delta_out_reg[31]_0 [20]),
        .R(\delta_out[31]_i_1_n_0 ));
  FDRE \delta_out_reg[21] 
       (.C(s00_axi_aclk),
        .CE(ARG__13_0),
        .D(ARG__6_n_92),
        .Q(\delta_out_reg[31]_0 [21]),
        .R(\delta_out[31]_i_1_n_0 ));
  FDRE \delta_out_reg[22] 
       (.C(s00_axi_aclk),
        .CE(ARG__13_0),
        .D(ARG__6_n_91),
        .Q(\delta_out_reg[31]_0 [22]),
        .R(\delta_out[31]_i_1_n_0 ));
  FDRE \delta_out_reg[23] 
       (.C(s00_axi_aclk),
        .CE(ARG__13_0),
        .D(ARG__6_n_90),
        .Q(\delta_out_reg[31]_0 [23]),
        .R(\delta_out[31]_i_1_n_0 ));
  FDRE \delta_out_reg[24] 
       (.C(s00_axi_aclk),
        .CE(ARG__13_0),
        .D(ARG__6_n_89),
        .Q(\delta_out_reg[31]_0 [24]),
        .R(\delta_out[31]_i_1_n_0 ));
  FDRE \delta_out_reg[25] 
       (.C(s00_axi_aclk),
        .CE(ARG__13_0),
        .D(ARG__6_n_88),
        .Q(\delta_out_reg[31]_0 [25]),
        .R(\delta_out[31]_i_1_n_0 ));
  FDRE \delta_out_reg[26] 
       (.C(s00_axi_aclk),
        .CE(ARG__13_0),
        .D(ARG__6_n_87),
        .Q(\delta_out_reg[31]_0 [26]),
        .R(\delta_out[31]_i_1_n_0 ));
  FDRE \delta_out_reg[27] 
       (.C(s00_axi_aclk),
        .CE(ARG__13_0),
        .D(ARG__6_n_86),
        .Q(\delta_out_reg[31]_0 [27]),
        .R(\delta_out[31]_i_1_n_0 ));
  FDRE \delta_out_reg[28] 
       (.C(s00_axi_aclk),
        .CE(ARG__13_0),
        .D(ARG__6_n_85),
        .Q(\delta_out_reg[31]_0 [28]),
        .R(\delta_out[31]_i_1_n_0 ));
  FDRE \delta_out_reg[29] 
       (.C(s00_axi_aclk),
        .CE(ARG__13_0),
        .D(ARG__6_n_84),
        .Q(\delta_out_reg[31]_0 [29]),
        .R(\delta_out[31]_i_1_n_0 ));
  FDRE \delta_out_reg[2] 
       (.C(s00_axi_aclk),
        .CE(ARG__13_0),
        .D(ARG__2_n_95),
        .Q(\delta_out_reg[31]_0 [2]),
        .R(\delta_out[15]_i_1_n_0 ));
  FDRE \delta_out_reg[30] 
       (.C(s00_axi_aclk),
        .CE(ARG__13_0),
        .D(ARG__6_n_83),
        .Q(\delta_out_reg[31]_0 [30]),
        .R(\delta_out[31]_i_1_n_0 ));
  FDRE \delta_out_reg[31] 
       (.C(s00_axi_aclk),
        .CE(ARG__13_0),
        .D(ARG__6_n_74),
        .Q(\delta_out_reg[31]_0 [31]),
        .R(\delta_out[31]_i_1_n_0 ));
  FDRE \delta_out_reg[3] 
       (.C(s00_axi_aclk),
        .CE(ARG__13_0),
        .D(ARG__2_n_94),
        .Q(\delta_out_reg[31]_0 [3]),
        .R(\delta_out[15]_i_1_n_0 ));
  FDRE \delta_out_reg[4] 
       (.C(s00_axi_aclk),
        .CE(ARG__13_0),
        .D(ARG__2_n_93),
        .Q(\delta_out_reg[31]_0 [4]),
        .R(\delta_out[15]_i_1_n_0 ));
  FDRE \delta_out_reg[5] 
       (.C(s00_axi_aclk),
        .CE(ARG__13_0),
        .D(ARG__2_n_92),
        .Q(\delta_out_reg[31]_0 [5]),
        .R(\delta_out[15]_i_1_n_0 ));
  FDRE \delta_out_reg[6] 
       (.C(s00_axi_aclk),
        .CE(ARG__13_0),
        .D(ARG__2_n_91),
        .Q(\delta_out_reg[31]_0 [6]),
        .R(\delta_out[15]_i_1_n_0 ));
  FDRE \delta_out_reg[7] 
       (.C(s00_axi_aclk),
        .CE(ARG__13_0),
        .D(ARG__2_n_90),
        .Q(\delta_out_reg[31]_0 [7]),
        .R(\delta_out[15]_i_1_n_0 ));
  FDRE \delta_out_reg[8] 
       (.C(s00_axi_aclk),
        .CE(ARG__13_0),
        .D(ARG__2_n_89),
        .Q(\delta_out_reg[31]_0 [8]),
        .R(\delta_out[15]_i_1_n_0 ));
  FDRE \delta_out_reg[9] 
       (.C(s00_axi_aclk),
        .CE(ARG__13_0),
        .D(ARG__2_n_88),
        .Q(\delta_out_reg[31]_0 [9]),
        .R(\delta_out[15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \deltas_reg[0][0] 
       (.C(s00_axi_aclk),
        .CE(ARG__13_0),
        .D(\deltas_reg[0][15]_0 [16]),
        .Q(\deltas_reg[0]_3 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \deltas_reg[0][10] 
       (.C(s00_axi_aclk),
        .CE(ARG__13_0),
        .D(\deltas_reg[0][15]_0 [26]),
        .Q(\deltas_reg[0]_3 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \deltas_reg[0][11] 
       (.C(s00_axi_aclk),
        .CE(ARG__13_0),
        .D(\deltas_reg[0][15]_0 [27]),
        .Q(\deltas_reg[0]_3 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \deltas_reg[0][12] 
       (.C(s00_axi_aclk),
        .CE(ARG__13_0),
        .D(\deltas_reg[0][15]_0 [28]),
        .Q(\deltas_reg[0]_3 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \deltas_reg[0][13] 
       (.C(s00_axi_aclk),
        .CE(ARG__13_0),
        .D(\deltas_reg[0][15]_0 [29]),
        .Q(\deltas_reg[0]_3 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \deltas_reg[0][14] 
       (.C(s00_axi_aclk),
        .CE(ARG__13_0),
        .D(\deltas_reg[0][15]_0 [30]),
        .Q(\deltas_reg[0]_3 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \deltas_reg[0][15] 
       (.C(s00_axi_aclk),
        .CE(ARG__13_0),
        .D(\deltas_reg[0][15]_0 [31]),
        .Q(\deltas_reg[0]_3 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \deltas_reg[0][1] 
       (.C(s00_axi_aclk),
        .CE(ARG__13_0),
        .D(\deltas_reg[0][15]_0 [17]),
        .Q(\deltas_reg[0]_3 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \deltas_reg[0][2] 
       (.C(s00_axi_aclk),
        .CE(ARG__13_0),
        .D(\deltas_reg[0][15]_0 [18]),
        .Q(\deltas_reg[0]_3 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \deltas_reg[0][3] 
       (.C(s00_axi_aclk),
        .CE(ARG__13_0),
        .D(\deltas_reg[0][15]_0 [19]),
        .Q(\deltas_reg[0]_3 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \deltas_reg[0][4] 
       (.C(s00_axi_aclk),
        .CE(ARG__13_0),
        .D(\deltas_reg[0][15]_0 [20]),
        .Q(\deltas_reg[0]_3 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \deltas_reg[0][5] 
       (.C(s00_axi_aclk),
        .CE(ARG__13_0),
        .D(\deltas_reg[0][15]_0 [21]),
        .Q(\deltas_reg[0]_3 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \deltas_reg[0][6] 
       (.C(s00_axi_aclk),
        .CE(ARG__13_0),
        .D(\deltas_reg[0][15]_0 [22]),
        .Q(\deltas_reg[0]_3 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \deltas_reg[0][7] 
       (.C(s00_axi_aclk),
        .CE(ARG__13_0),
        .D(\deltas_reg[0][15]_0 [23]),
        .Q(\deltas_reg[0]_3 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \deltas_reg[0][8] 
       (.C(s00_axi_aclk),
        .CE(ARG__13_0),
        .D(\deltas_reg[0][15]_0 [24]),
        .Q(\deltas_reg[0]_3 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \deltas_reg[0][9] 
       (.C(s00_axi_aclk),
        .CE(ARG__13_0),
        .D(\deltas_reg[0][15]_0 [25]),
        .Q(\deltas_reg[0]_3 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \deltas_reg[1][0] 
       (.C(s00_axi_aclk),
        .CE(ARG__13_0),
        .D(\deltas_reg[0][15]_0 [0]),
        .Q(\deltas_reg[1]_2 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \deltas_reg[1][10] 
       (.C(s00_axi_aclk),
        .CE(ARG__13_0),
        .D(\deltas_reg[0][15]_0 [10]),
        .Q(\deltas_reg[1]_2 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \deltas_reg[1][11] 
       (.C(s00_axi_aclk),
        .CE(ARG__13_0),
        .D(\deltas_reg[0][15]_0 [11]),
        .Q(\deltas_reg[1]_2 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \deltas_reg[1][12] 
       (.C(s00_axi_aclk),
        .CE(ARG__13_0),
        .D(\deltas_reg[0][15]_0 [12]),
        .Q(\deltas_reg[1]_2 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \deltas_reg[1][13] 
       (.C(s00_axi_aclk),
        .CE(ARG__13_0),
        .D(\deltas_reg[0][15]_0 [13]),
        .Q(\deltas_reg[1]_2 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \deltas_reg[1][14] 
       (.C(s00_axi_aclk),
        .CE(ARG__13_0),
        .D(\deltas_reg[0][15]_0 [14]),
        .Q(\deltas_reg[1]_2 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \deltas_reg[1][15] 
       (.C(s00_axi_aclk),
        .CE(ARG__13_0),
        .D(\deltas_reg[0][15]_0 [15]),
        .Q(\deltas_reg[1]_2 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \deltas_reg[1][1] 
       (.C(s00_axi_aclk),
        .CE(ARG__13_0),
        .D(\deltas_reg[0][15]_0 [1]),
        .Q(\deltas_reg[1]_2 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \deltas_reg[1][2] 
       (.C(s00_axi_aclk),
        .CE(ARG__13_0),
        .D(\deltas_reg[0][15]_0 [2]),
        .Q(\deltas_reg[1]_2 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \deltas_reg[1][3] 
       (.C(s00_axi_aclk),
        .CE(ARG__13_0),
        .D(\deltas_reg[0][15]_0 [3]),
        .Q(\deltas_reg[1]_2 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \deltas_reg[1][4] 
       (.C(s00_axi_aclk),
        .CE(ARG__13_0),
        .D(\deltas_reg[0][15]_0 [4]),
        .Q(\deltas_reg[1]_2 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \deltas_reg[1][5] 
       (.C(s00_axi_aclk),
        .CE(ARG__13_0),
        .D(\deltas_reg[0][15]_0 [5]),
        .Q(\deltas_reg[1]_2 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \deltas_reg[1][6] 
       (.C(s00_axi_aclk),
        .CE(ARG__13_0),
        .D(\deltas_reg[0][15]_0 [6]),
        .Q(\deltas_reg[1]_2 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \deltas_reg[1][7] 
       (.C(s00_axi_aclk),
        .CE(ARG__13_0),
        .D(\deltas_reg[0][15]_0 [7]),
        .Q(\deltas_reg[1]_2 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \deltas_reg[1][8] 
       (.C(s00_axi_aclk),
        .CE(ARG__13_0),
        .D(\deltas_reg[0][15]_0 [8]),
        .Q(\deltas_reg[1]_2 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \deltas_reg[1][9] 
       (.C(s00_axi_aclk),
        .CE(ARG__13_0),
        .D(\deltas_reg[0][15]_0 [9]),
        .Q(\deltas_reg[1]_2 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goals_temp_reg[0][0] 
       (.C(s00_axi_aclk),
        .CE(ARG__13_0),
        .D(\goals_temp_reg[0][15]_0 [16]),
        .Q(\goals_temp_reg[0]_5 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goals_temp_reg[0][10] 
       (.C(s00_axi_aclk),
        .CE(ARG__13_0),
        .D(\goals_temp_reg[0][15]_0 [26]),
        .Q(\goals_temp_reg[0]_5 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goals_temp_reg[0][11] 
       (.C(s00_axi_aclk),
        .CE(ARG__13_0),
        .D(\goals_temp_reg[0][15]_0 [27]),
        .Q(\goals_temp_reg[0]_5 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goals_temp_reg[0][12] 
       (.C(s00_axi_aclk),
        .CE(ARG__13_0),
        .D(\goals_temp_reg[0][15]_0 [28]),
        .Q(\goals_temp_reg[0]_5 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goals_temp_reg[0][13] 
       (.C(s00_axi_aclk),
        .CE(ARG__13_0),
        .D(\goals_temp_reg[0][15]_0 [29]),
        .Q(\goals_temp_reg[0]_5 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goals_temp_reg[0][14] 
       (.C(s00_axi_aclk),
        .CE(ARG__13_0),
        .D(\goals_temp_reg[0][15]_0 [30]),
        .Q(\goals_temp_reg[0]_5 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goals_temp_reg[0][15] 
       (.C(s00_axi_aclk),
        .CE(ARG__13_0),
        .D(\goals_temp_reg[0][15]_0 [31]),
        .Q(\goals_temp_reg[0]_5 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goals_temp_reg[0][1] 
       (.C(s00_axi_aclk),
        .CE(ARG__13_0),
        .D(\goals_temp_reg[0][15]_0 [17]),
        .Q(\goals_temp_reg[0]_5 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goals_temp_reg[0][2] 
       (.C(s00_axi_aclk),
        .CE(ARG__13_0),
        .D(\goals_temp_reg[0][15]_0 [18]),
        .Q(\goals_temp_reg[0]_5 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goals_temp_reg[0][3] 
       (.C(s00_axi_aclk),
        .CE(ARG__13_0),
        .D(\goals_temp_reg[0][15]_0 [19]),
        .Q(\goals_temp_reg[0]_5 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goals_temp_reg[0][4] 
       (.C(s00_axi_aclk),
        .CE(ARG__13_0),
        .D(\goals_temp_reg[0][15]_0 [20]),
        .Q(\goals_temp_reg[0]_5 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goals_temp_reg[0][5] 
       (.C(s00_axi_aclk),
        .CE(ARG__13_0),
        .D(\goals_temp_reg[0][15]_0 [21]),
        .Q(\goals_temp_reg[0]_5 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goals_temp_reg[0][6] 
       (.C(s00_axi_aclk),
        .CE(ARG__13_0),
        .D(\goals_temp_reg[0][15]_0 [22]),
        .Q(\goals_temp_reg[0]_5 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goals_temp_reg[0][7] 
       (.C(s00_axi_aclk),
        .CE(ARG__13_0),
        .D(\goals_temp_reg[0][15]_0 [23]),
        .Q(\goals_temp_reg[0]_5 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goals_temp_reg[0][8] 
       (.C(s00_axi_aclk),
        .CE(ARG__13_0),
        .D(\goals_temp_reg[0][15]_0 [24]),
        .Q(\goals_temp_reg[0]_5 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goals_temp_reg[0][9] 
       (.C(s00_axi_aclk),
        .CE(ARG__13_0),
        .D(\goals_temp_reg[0][15]_0 [25]),
        .Q(\goals_temp_reg[0]_5 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goals_temp_reg[1][0] 
       (.C(s00_axi_aclk),
        .CE(ARG__13_0),
        .D(\goals_temp_reg[0][15]_0 [0]),
        .Q(\goals_temp_reg[1]_1 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goals_temp_reg[1][10] 
       (.C(s00_axi_aclk),
        .CE(ARG__13_0),
        .D(\goals_temp_reg[0][15]_0 [10]),
        .Q(\goals_temp_reg[1]_1 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goals_temp_reg[1][11] 
       (.C(s00_axi_aclk),
        .CE(ARG__13_0),
        .D(\goals_temp_reg[0][15]_0 [11]),
        .Q(\goals_temp_reg[1]_1 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goals_temp_reg[1][12] 
       (.C(s00_axi_aclk),
        .CE(ARG__13_0),
        .D(\goals_temp_reg[0][15]_0 [12]),
        .Q(\goals_temp_reg[1]_1 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goals_temp_reg[1][13] 
       (.C(s00_axi_aclk),
        .CE(ARG__13_0),
        .D(\goals_temp_reg[0][15]_0 [13]),
        .Q(\goals_temp_reg[1]_1 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goals_temp_reg[1][14] 
       (.C(s00_axi_aclk),
        .CE(ARG__13_0),
        .D(\goals_temp_reg[0][15]_0 [14]),
        .Q(\goals_temp_reg[1]_1 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goals_temp_reg[1][15] 
       (.C(s00_axi_aclk),
        .CE(ARG__13_0),
        .D(\goals_temp_reg[0][15]_0 [15]),
        .Q(\goals_temp_reg[1]_1 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goals_temp_reg[1][1] 
       (.C(s00_axi_aclk),
        .CE(ARG__13_0),
        .D(\goals_temp_reg[0][15]_0 [1]),
        .Q(\goals_temp_reg[1]_1 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goals_temp_reg[1][2] 
       (.C(s00_axi_aclk),
        .CE(ARG__13_0),
        .D(\goals_temp_reg[0][15]_0 [2]),
        .Q(\goals_temp_reg[1]_1 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goals_temp_reg[1][3] 
       (.C(s00_axi_aclk),
        .CE(ARG__13_0),
        .D(\goals_temp_reg[0][15]_0 [3]),
        .Q(\goals_temp_reg[1]_1 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goals_temp_reg[1][4] 
       (.C(s00_axi_aclk),
        .CE(ARG__13_0),
        .D(\goals_temp_reg[0][15]_0 [4]),
        .Q(\goals_temp_reg[1]_1 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goals_temp_reg[1][5] 
       (.C(s00_axi_aclk),
        .CE(ARG__13_0),
        .D(\goals_temp_reg[0][15]_0 [5]),
        .Q(\goals_temp_reg[1]_1 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goals_temp_reg[1][6] 
       (.C(s00_axi_aclk),
        .CE(ARG__13_0),
        .D(\goals_temp_reg[0][15]_0 [6]),
        .Q(\goals_temp_reg[1]_1 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goals_temp_reg[1][7] 
       (.C(s00_axi_aclk),
        .CE(ARG__13_0),
        .D(\goals_temp_reg[0][15]_0 [7]),
        .Q(\goals_temp_reg[1]_1 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goals_temp_reg[1][8] 
       (.C(s00_axi_aclk),
        .CE(ARG__13_0),
        .D(\goals_temp_reg[0][15]_0 [8]),
        .Q(\goals_temp_reg[1]_1 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goals_temp_reg[1][9] 
       (.C(s00_axi_aclk),
        .CE(ARG__13_0),
        .D(\goals_temp_reg[0][15]_0 [9]),
        .Q(\goals_temp_reg[1]_1 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hEA00)) 
    \inputs_before[0][15]_i_1 
       (.I0(\inputs_before_reg[1][0]_0 [2]),
        .I1(\inputs_before_reg[1][0]_0 [0]),
        .I2(\inputs_before_reg[1][0]_0 [1]),
        .I3(ARG__13_0),
        .O(\inputs_before[0]_9 ));
  LUT4 #(
    .INIT(16'h0400)) 
    \inputs_before[1][15]_i_1 
       (.I0(\inputs_before_reg[1][0]_0 [2]),
        .I1(\inputs_before_reg[1][0]_0 [1]),
        .I2(\inputs_before_reg[1][0]_0 [0]),
        .I3(ARG__13_0),
        .O(\inputs_before[1]_8 ));
  FDRE #(
    .INIT(1'b0)) 
    \inputs_before_reg[0][0] 
       (.C(s00_axi_aclk),
        .CE(ARG__13_0),
        .D(inputs_in[16]),
        .Q(\inputs_before_reg[0]_7 [0]),
        .R(\inputs_before[0]_9 ));
  FDRE #(
    .INIT(1'b0)) 
    \inputs_before_reg[0][10] 
       (.C(s00_axi_aclk),
        .CE(ARG__13_0),
        .D(inputs_in[26]),
        .Q(\inputs_before_reg[0]_7 [10]),
        .R(\inputs_before[0]_9 ));
  FDRE #(
    .INIT(1'b0)) 
    \inputs_before_reg[0][11] 
       (.C(s00_axi_aclk),
        .CE(ARG__13_0),
        .D(inputs_in[27]),
        .Q(\inputs_before_reg[0]_7 [11]),
        .R(\inputs_before[0]_9 ));
  FDRE #(
    .INIT(1'b0)) 
    \inputs_before_reg[0][12] 
       (.C(s00_axi_aclk),
        .CE(ARG__13_0),
        .D(inputs_in[28]),
        .Q(\inputs_before_reg[0]_7 [12]),
        .R(\inputs_before[0]_9 ));
  FDRE #(
    .INIT(1'b0)) 
    \inputs_before_reg[0][13] 
       (.C(s00_axi_aclk),
        .CE(ARG__13_0),
        .D(inputs_in[29]),
        .Q(\inputs_before_reg[0]_7 [13]),
        .R(\inputs_before[0]_9 ));
  FDRE #(
    .INIT(1'b0)) 
    \inputs_before_reg[0][14] 
       (.C(s00_axi_aclk),
        .CE(ARG__13_0),
        .D(inputs_in[30]),
        .Q(\inputs_before_reg[0]_7 [14]),
        .R(\inputs_before[0]_9 ));
  FDRE #(
    .INIT(1'b0)) 
    \inputs_before_reg[0][15] 
       (.C(s00_axi_aclk),
        .CE(ARG__13_0),
        .D(inputs_in[31]),
        .Q(\inputs_before_reg[0]_7 [15]),
        .R(\inputs_before[0]_9 ));
  FDRE #(
    .INIT(1'b0)) 
    \inputs_before_reg[0][1] 
       (.C(s00_axi_aclk),
        .CE(ARG__13_0),
        .D(inputs_in[17]),
        .Q(\inputs_before_reg[0]_7 [1]),
        .R(\inputs_before[0]_9 ));
  FDRE #(
    .INIT(1'b0)) 
    \inputs_before_reg[0][2] 
       (.C(s00_axi_aclk),
        .CE(ARG__13_0),
        .D(inputs_in[18]),
        .Q(\inputs_before_reg[0]_7 [2]),
        .R(\inputs_before[0]_9 ));
  FDRE #(
    .INIT(1'b0)) 
    \inputs_before_reg[0][3] 
       (.C(s00_axi_aclk),
        .CE(ARG__13_0),
        .D(inputs_in[19]),
        .Q(\inputs_before_reg[0]_7 [3]),
        .R(\inputs_before[0]_9 ));
  FDRE #(
    .INIT(1'b0)) 
    \inputs_before_reg[0][4] 
       (.C(s00_axi_aclk),
        .CE(ARG__13_0),
        .D(inputs_in[20]),
        .Q(\inputs_before_reg[0]_7 [4]),
        .R(\inputs_before[0]_9 ));
  FDRE #(
    .INIT(1'b0)) 
    \inputs_before_reg[0][5] 
       (.C(s00_axi_aclk),
        .CE(ARG__13_0),
        .D(inputs_in[21]),
        .Q(\inputs_before_reg[0]_7 [5]),
        .R(\inputs_before[0]_9 ));
  FDRE #(
    .INIT(1'b0)) 
    \inputs_before_reg[0][6] 
       (.C(s00_axi_aclk),
        .CE(ARG__13_0),
        .D(inputs_in[22]),
        .Q(\inputs_before_reg[0]_7 [6]),
        .R(\inputs_before[0]_9 ));
  FDRE #(
    .INIT(1'b0)) 
    \inputs_before_reg[0][7] 
       (.C(s00_axi_aclk),
        .CE(ARG__13_0),
        .D(inputs_in[23]),
        .Q(\inputs_before_reg[0]_7 [7]),
        .R(\inputs_before[0]_9 ));
  FDSE #(
    .INIT(1'b0)) 
    \inputs_before_reg[0][8] 
       (.C(s00_axi_aclk),
        .CE(ARG__13_0),
        .D(inputs_in[24]),
        .Q(\inputs_before_reg[0]_7 [8]),
        .S(\inputs_before[0]_9 ));
  FDRE #(
    .INIT(1'b0)) 
    \inputs_before_reg[0][9] 
       (.C(s00_axi_aclk),
        .CE(ARG__13_0),
        .D(inputs_in[25]),
        .Q(\inputs_before_reg[0]_7 [9]),
        .R(\inputs_before[0]_9 ));
  FDRE #(
    .INIT(1'b0)) 
    \inputs_before_reg[1][0] 
       (.C(s00_axi_aclk),
        .CE(ARG__13_0),
        .D(inputs_in[0]),
        .Q(\inputs_before_reg[1]_6 [0]),
        .R(\inputs_before[1]_8 ));
  FDRE #(
    .INIT(1'b0)) 
    \inputs_before_reg[1][10] 
       (.C(s00_axi_aclk),
        .CE(ARG__13_0),
        .D(inputs_in[10]),
        .Q(\inputs_before_reg[1]_6 [10]),
        .R(\inputs_before[1]_8 ));
  FDRE #(
    .INIT(1'b0)) 
    \inputs_before_reg[1][11] 
       (.C(s00_axi_aclk),
        .CE(ARG__13_0),
        .D(inputs_in[11]),
        .Q(\inputs_before_reg[1]_6 [11]),
        .R(\inputs_before[1]_8 ));
  FDRE #(
    .INIT(1'b0)) 
    \inputs_before_reg[1][12] 
       (.C(s00_axi_aclk),
        .CE(ARG__13_0),
        .D(inputs_in[12]),
        .Q(\inputs_before_reg[1]_6 [12]),
        .R(\inputs_before[1]_8 ));
  FDRE #(
    .INIT(1'b0)) 
    \inputs_before_reg[1][13] 
       (.C(s00_axi_aclk),
        .CE(ARG__13_0),
        .D(inputs_in[13]),
        .Q(\inputs_before_reg[1]_6 [13]),
        .R(\inputs_before[1]_8 ));
  FDRE #(
    .INIT(1'b0)) 
    \inputs_before_reg[1][14] 
       (.C(s00_axi_aclk),
        .CE(ARG__13_0),
        .D(inputs_in[14]),
        .Q(\inputs_before_reg[1]_6 [14]),
        .R(\inputs_before[1]_8 ));
  FDRE #(
    .INIT(1'b0)) 
    \inputs_before_reg[1][15] 
       (.C(s00_axi_aclk),
        .CE(ARG__13_0),
        .D(inputs_in[15]),
        .Q(\inputs_before_reg[1]_6 [15]),
        .R(\inputs_before[1]_8 ));
  FDRE #(
    .INIT(1'b0)) 
    \inputs_before_reg[1][1] 
       (.C(s00_axi_aclk),
        .CE(ARG__13_0),
        .D(inputs_in[1]),
        .Q(\inputs_before_reg[1]_6 [1]),
        .R(\inputs_before[1]_8 ));
  FDRE #(
    .INIT(1'b0)) 
    \inputs_before_reg[1][2] 
       (.C(s00_axi_aclk),
        .CE(ARG__13_0),
        .D(inputs_in[2]),
        .Q(\inputs_before_reg[1]_6 [2]),
        .R(\inputs_before[1]_8 ));
  FDRE #(
    .INIT(1'b0)) 
    \inputs_before_reg[1][3] 
       (.C(s00_axi_aclk),
        .CE(ARG__13_0),
        .D(inputs_in[3]),
        .Q(\inputs_before_reg[1]_6 [3]),
        .R(\inputs_before[1]_8 ));
  FDRE #(
    .INIT(1'b0)) 
    \inputs_before_reg[1][4] 
       (.C(s00_axi_aclk),
        .CE(ARG__13_0),
        .D(inputs_in[4]),
        .Q(\inputs_before_reg[1]_6 [4]),
        .R(\inputs_before[1]_8 ));
  FDRE #(
    .INIT(1'b0)) 
    \inputs_before_reg[1][5] 
       (.C(s00_axi_aclk),
        .CE(ARG__13_0),
        .D(inputs_in[5]),
        .Q(\inputs_before_reg[1]_6 [5]),
        .R(\inputs_before[1]_8 ));
  FDRE #(
    .INIT(1'b0)) 
    \inputs_before_reg[1][6] 
       (.C(s00_axi_aclk),
        .CE(ARG__13_0),
        .D(inputs_in[6]),
        .Q(\inputs_before_reg[1]_6 [6]),
        .R(\inputs_before[1]_8 ));
  FDRE #(
    .INIT(1'b0)) 
    \inputs_before_reg[1][7] 
       (.C(s00_axi_aclk),
        .CE(ARG__13_0),
        .D(inputs_in[7]),
        .Q(\inputs_before_reg[1]_6 [7]),
        .R(\inputs_before[1]_8 ));
  FDSE #(
    .INIT(1'b0)) 
    \inputs_before_reg[1][8] 
       (.C(s00_axi_aclk),
        .CE(ARG__13_0),
        .D(inputs_in[8]),
        .Q(\inputs_before_reg[1]_6 [8]),
        .S(\inputs_before[1]_8 ));
  FDRE #(
    .INIT(1'b0)) 
    \inputs_before_reg[1][9] 
       (.C(s00_axi_aclk),
        .CE(ARG__13_0),
        .D(inputs_in[9]),
        .Q(\inputs_before_reg[1]_6 [9]),
        .R(\inputs_before[1]_8 ));
  FDRE #(
    .INIT(1'b0)) 
    \inputs_before_reg[2][8] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(ARG__8_i_1_n_0),
        .Q(\inputs_before_reg[2]_12 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \inputs_temp_reg[0][0] 
       (.C(s00_axi_aclk),
        .CE(ARG__13_0),
        .D(outputs[16]),
        .Q(\inputs_temp_reg[0]_4 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \inputs_temp_reg[0][10] 
       (.C(s00_axi_aclk),
        .CE(ARG__13_0),
        .D(outputs[26]),
        .Q(\inputs_temp_reg[0]_4 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \inputs_temp_reg[0][11] 
       (.C(s00_axi_aclk),
        .CE(ARG__13_0),
        .D(outputs[27]),
        .Q(\inputs_temp_reg[0]_4 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \inputs_temp_reg[0][12] 
       (.C(s00_axi_aclk),
        .CE(ARG__13_0),
        .D(outputs[28]),
        .Q(\inputs_temp_reg[0]_4 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \inputs_temp_reg[0][13] 
       (.C(s00_axi_aclk),
        .CE(ARG__13_0),
        .D(outputs[29]),
        .Q(\inputs_temp_reg[0]_4 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \inputs_temp_reg[0][14] 
       (.C(s00_axi_aclk),
        .CE(ARG__13_0),
        .D(outputs[30]),
        .Q(\inputs_temp_reg[0]_4 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \inputs_temp_reg[0][15] 
       (.C(s00_axi_aclk),
        .CE(ARG__13_0),
        .D(outputs[31]),
        .Q(\inputs_temp_reg[0]_4 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \inputs_temp_reg[0][1] 
       (.C(s00_axi_aclk),
        .CE(ARG__13_0),
        .D(outputs[17]),
        .Q(\inputs_temp_reg[0]_4 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \inputs_temp_reg[0][2] 
       (.C(s00_axi_aclk),
        .CE(ARG__13_0),
        .D(outputs[18]),
        .Q(\inputs_temp_reg[0]_4 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \inputs_temp_reg[0][3] 
       (.C(s00_axi_aclk),
        .CE(ARG__13_0),
        .D(outputs[19]),
        .Q(\inputs_temp_reg[0]_4 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \inputs_temp_reg[0][4] 
       (.C(s00_axi_aclk),
        .CE(ARG__13_0),
        .D(outputs[20]),
        .Q(\inputs_temp_reg[0]_4 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \inputs_temp_reg[0][5] 
       (.C(s00_axi_aclk),
        .CE(ARG__13_0),
        .D(outputs[21]),
        .Q(\inputs_temp_reg[0]_4 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \inputs_temp_reg[0][6] 
       (.C(s00_axi_aclk),
        .CE(ARG__13_0),
        .D(outputs[22]),
        .Q(\inputs_temp_reg[0]_4 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \inputs_temp_reg[0][7] 
       (.C(s00_axi_aclk),
        .CE(ARG__13_0),
        .D(outputs[23]),
        .Q(\inputs_temp_reg[0]_4 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \inputs_temp_reg[0][8] 
       (.C(s00_axi_aclk),
        .CE(ARG__13_0),
        .D(outputs[24]),
        .Q(\inputs_temp_reg[0]_4 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \inputs_temp_reg[0][9] 
       (.C(s00_axi_aclk),
        .CE(ARG__13_0),
        .D(outputs[25]),
        .Q(\inputs_temp_reg[0]_4 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \inputs_temp_reg[1][0] 
       (.C(s00_axi_aclk),
        .CE(ARG__13_0),
        .D(outputs[0]),
        .Q(\inputs_temp_reg[1]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \inputs_temp_reg[1][10] 
       (.C(s00_axi_aclk),
        .CE(ARG__13_0),
        .D(outputs[10]),
        .Q(\inputs_temp_reg[1]_0 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \inputs_temp_reg[1][11] 
       (.C(s00_axi_aclk),
        .CE(ARG__13_0),
        .D(outputs[11]),
        .Q(\inputs_temp_reg[1]_0 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \inputs_temp_reg[1][12] 
       (.C(s00_axi_aclk),
        .CE(ARG__13_0),
        .D(outputs[12]),
        .Q(\inputs_temp_reg[1]_0 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \inputs_temp_reg[1][13] 
       (.C(s00_axi_aclk),
        .CE(ARG__13_0),
        .D(outputs[13]),
        .Q(\inputs_temp_reg[1]_0 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \inputs_temp_reg[1][14] 
       (.C(s00_axi_aclk),
        .CE(ARG__13_0),
        .D(outputs[14]),
        .Q(\inputs_temp_reg[1]_0 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \inputs_temp_reg[1][15] 
       (.C(s00_axi_aclk),
        .CE(ARG__13_0),
        .D(outputs[15]),
        .Q(\inputs_temp_reg[1]_0 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \inputs_temp_reg[1][1] 
       (.C(s00_axi_aclk),
        .CE(ARG__13_0),
        .D(outputs[1]),
        .Q(\inputs_temp_reg[1]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \inputs_temp_reg[1][2] 
       (.C(s00_axi_aclk),
        .CE(ARG__13_0),
        .D(outputs[2]),
        .Q(\inputs_temp_reg[1]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \inputs_temp_reg[1][3] 
       (.C(s00_axi_aclk),
        .CE(ARG__13_0),
        .D(outputs[3]),
        .Q(\inputs_temp_reg[1]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \inputs_temp_reg[1][4] 
       (.C(s00_axi_aclk),
        .CE(ARG__13_0),
        .D(outputs[4]),
        .Q(\inputs_temp_reg[1]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \inputs_temp_reg[1][5] 
       (.C(s00_axi_aclk),
        .CE(ARG__13_0),
        .D(outputs[5]),
        .Q(\inputs_temp_reg[1]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \inputs_temp_reg[1][6] 
       (.C(s00_axi_aclk),
        .CE(ARG__13_0),
        .D(outputs[6]),
        .Q(\inputs_temp_reg[1]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \inputs_temp_reg[1][7] 
       (.C(s00_axi_aclk),
        .CE(ARG__13_0),
        .D(outputs[7]),
        .Q(\inputs_temp_reg[1]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \inputs_temp_reg[1][8] 
       (.C(s00_axi_aclk),
        .CE(ARG__13_0),
        .D(outputs[8]),
        .Q(\inputs_temp_reg[1]_0 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \inputs_temp_reg[1][9] 
       (.C(s00_axi_aclk),
        .CE(ARG__13_0),
        .D(outputs[9]),
        .Q(\inputs_temp_reg[1]_0 [9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \w_inputs_pop_reg[0]_i_1 
       (.I0(\w_inputs_pop_reg[3]_i_2_n_7 ),
        .I1(\w_inputs_temp_reg[16] [1]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \w_inputs_pop_reg[10]_i_1 
       (.I0(\w_inputs_pop_reg[11]_i_2_n_5 ),
        .I1(\w_inputs_temp_reg[16] [1]),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \w_inputs_pop_reg[11]_i_1 
       (.I0(\w_inputs_pop_reg[11]_i_2_n_4 ),
        .I1(\w_inputs_temp_reg[16] [1]),
        .O(D[11]));
  CARRY4 \w_inputs_pop_reg[11]_i_2 
       (.CI(\w_inputs_pop_reg[7]_i_2_n_0 ),
        .CO({\w_inputs_pop_reg[11]_i_2_n_0 ,\w_inputs_pop_reg[11]_i_2_n_1 ,\w_inputs_pop_reg[11]_i_2_n_2 ,\w_inputs_pop_reg[11]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(weights_update[11:8]),
        .O({\w_inputs_pop_reg[11]_i_2_n_4 ,\w_inputs_pop_reg[11]_i_2_n_5 ,\w_inputs_pop_reg[11]_i_2_n_6 ,\w_inputs_pop_reg[11]_i_2_n_7 }),
        .S(\w_inputs_pop_reg[8]_i_1_0 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \w_inputs_pop_reg[12]_i_1 
       (.I0(\w_inputs_pop_reg[15]_i_2_n_7 ),
        .I1(\w_inputs_temp_reg[16] [1]),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \w_inputs_pop_reg[13]_i_1 
       (.I0(\w_inputs_pop_reg[15]_i_2_n_6 ),
        .I1(\w_inputs_temp_reg[16] [1]),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \w_inputs_pop_reg[14]_i_1 
       (.I0(\w_inputs_pop_reg[15]_i_2_n_5 ),
        .I1(\w_inputs_temp_reg[16] [1]),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \w_inputs_pop_reg[15]_i_1 
       (.I0(\w_inputs_pop_reg[15]_i_2_n_4 ),
        .I1(\w_inputs_temp_reg[16] [1]),
        .O(D[15]));
  CARRY4 \w_inputs_pop_reg[15]_i_2 
       (.CI(\w_inputs_pop_reg[11]_i_2_n_0 ),
        .CO({\NLW_w_inputs_pop_reg[15]_i_2_CO_UNCONNECTED [3],\w_inputs_pop_reg[15]_i_2_n_1 ,\w_inputs_pop_reg[15]_i_2_n_2 ,\w_inputs_pop_reg[15]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,weights_update[14:12]}),
        .O({\w_inputs_pop_reg[15]_i_2_n_4 ,\w_inputs_pop_reg[15]_i_2_n_5 ,\w_inputs_pop_reg[15]_i_2_n_6 ,\w_inputs_pop_reg[15]_i_2_n_7 }),
        .S(\w_inputs_pop_reg[12]_i_1_0 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \w_inputs_pop_reg[16]_i_1 
       (.I0(\w_inputs_pop_reg[35]_i_2_n_7 ),
        .I1(\w_inputs_temp_reg[16] [1]),
        .O(D[16]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \w_inputs_pop_reg[17]_i_1 
       (.I0(\w_inputs_pop_reg[35]_i_2_n_6 ),
        .I1(\w_inputs_temp_reg[16] [1]),
        .O(D[17]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \w_inputs_pop_reg[18]_i_1 
       (.I0(\w_inputs_pop_reg[35]_i_2_n_5 ),
        .I1(\w_inputs_temp_reg[16] [1]),
        .O(D[18]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \w_inputs_pop_reg[19]_i_1 
       (.I0(\w_inputs_pop_reg[35]_i_2_n_4 ),
        .I1(\w_inputs_temp_reg[16] [1]),
        .O(D[19]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \w_inputs_pop_reg[1]_i_1 
       (.I0(\w_inputs_pop_reg[3]_i_2_n_6 ),
        .I1(\w_inputs_temp_reg[16] [1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \w_inputs_pop_reg[20]_i_1 
       (.I0(\w_inputs_pop_reg[39]_i_2_n_7 ),
        .I1(\w_inputs_temp_reg[16] [1]),
        .O(D[20]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \w_inputs_pop_reg[21]_i_1 
       (.I0(\w_inputs_pop_reg[39]_i_2_n_6 ),
        .I1(\w_inputs_temp_reg[16] [1]),
        .O(D[21]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \w_inputs_pop_reg[22]_i_1 
       (.I0(\w_inputs_pop_reg[39]_i_2_n_5 ),
        .I1(\w_inputs_temp_reg[16] [1]),
        .O(D[22]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \w_inputs_pop_reg[23]_i_1 
       (.I0(\w_inputs_pop_reg[39]_i_2_n_4 ),
        .I1(\w_inputs_temp_reg[16] [1]),
        .O(D[23]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \w_inputs_pop_reg[24]_i_1 
       (.I0(\w_inputs_pop_reg[43]_i_2_n_7 ),
        .I1(\w_inputs_temp_reg[16] [1]),
        .O(D[24]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \w_inputs_pop_reg[25]_i_1 
       (.I0(\w_inputs_pop_reg[43]_i_2_n_6 ),
        .I1(\w_inputs_temp_reg[16] [1]),
        .O(D[25]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \w_inputs_pop_reg[26]_i_1 
       (.I0(\w_inputs_pop_reg[43]_i_2_n_5 ),
        .I1(\w_inputs_temp_reg[16] [1]),
        .O(D[26]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \w_inputs_pop_reg[27]_i_1 
       (.I0(\w_inputs_pop_reg[43]_i_2_n_4 ),
        .I1(\w_inputs_temp_reg[16] [1]),
        .O(D[27]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \w_inputs_pop_reg[28]_i_1 
       (.I0(\w_inputs_pop_reg[47]_i_3_n_7 ),
        .I1(\w_inputs_temp_reg[16] [1]),
        .O(D[28]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \w_inputs_pop_reg[29]_i_1 
       (.I0(\w_inputs_pop_reg[47]_i_3_n_6 ),
        .I1(\w_inputs_temp_reg[16] [1]),
        .O(D[29]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \w_inputs_pop_reg[2]_i_1 
       (.I0(\w_inputs_pop_reg[3]_i_2_n_5 ),
        .I1(\w_inputs_temp_reg[16] [1]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \w_inputs_pop_reg[30]_i_1 
       (.I0(\w_inputs_pop_reg[47]_i_3_n_5 ),
        .I1(\w_inputs_temp_reg[16] [1]),
        .O(D[30]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \w_inputs_pop_reg[31]_i_1 
       (.I0(\w_inputs_pop_reg[47]_i_3_n_4 ),
        .I1(\w_inputs_temp_reg[16] [1]),
        .O(D[31]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT4 #(
    .INIT(16'hAAC0)) 
    \w_inputs_pop_reg[32]_i_1 
       (.I0(w_inputs_pop2[0]),
        .I1(\w_inputs_pop_reg[35]_i_2_n_7 ),
        .I2(\w_inputs_temp_reg[16] [0]),
        .I3(\w_inputs_temp_reg[16] [1]),
        .O(D[32]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT4 #(
    .INIT(16'hAAC0)) 
    \w_inputs_pop_reg[33]_i_1 
       (.I0(w_inputs_pop2[1]),
        .I1(\w_inputs_pop_reg[35]_i_2_n_6 ),
        .I2(\w_inputs_temp_reg[16] [0]),
        .I3(\w_inputs_temp_reg[16] [1]),
        .O(D[33]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT4 #(
    .INIT(16'hAAC0)) 
    \w_inputs_pop_reg[34]_i_1 
       (.I0(w_inputs_pop2[2]),
        .I1(\w_inputs_pop_reg[35]_i_2_n_5 ),
        .I2(\w_inputs_temp_reg[16] [0]),
        .I3(\w_inputs_temp_reg[16] [1]),
        .O(D[34]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT4 #(
    .INIT(16'hAAC0)) 
    \w_inputs_pop_reg[35]_i_1 
       (.I0(w_inputs_pop2[3]),
        .I1(\w_inputs_pop_reg[35]_i_2_n_4 ),
        .I2(\w_inputs_temp_reg[16] [0]),
        .I3(\w_inputs_temp_reg[16] [1]),
        .O(D[35]));
  CARRY4 \w_inputs_pop_reg[35]_i_2 
       (.CI(1'b0),
        .CO({\w_inputs_pop_reg[35]_i_2_n_0 ,\w_inputs_pop_reg[35]_i_2_n_1 ,\w_inputs_pop_reg[35]_i_2_n_2 ,\w_inputs_pop_reg[35]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(weights_update[19:16]),
        .O({\w_inputs_pop_reg[35]_i_2_n_4 ,\w_inputs_pop_reg[35]_i_2_n_5 ,\w_inputs_pop_reg[35]_i_2_n_6 ,\w_inputs_pop_reg[35]_i_2_n_7 }),
        .S(\w_inputs_pop_reg[16]_i_1_0 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT4 #(
    .INIT(16'hAAC0)) 
    \w_inputs_pop_reg[36]_i_1 
       (.I0(w_inputs_pop2[4]),
        .I1(\w_inputs_pop_reg[39]_i_2_n_7 ),
        .I2(\w_inputs_temp_reg[16] [0]),
        .I3(\w_inputs_temp_reg[16] [1]),
        .O(D[36]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT4 #(
    .INIT(16'hAAC0)) 
    \w_inputs_pop_reg[37]_i_1 
       (.I0(w_inputs_pop2[5]),
        .I1(\w_inputs_pop_reg[39]_i_2_n_6 ),
        .I2(\w_inputs_temp_reg[16] [0]),
        .I3(\w_inputs_temp_reg[16] [1]),
        .O(D[37]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT4 #(
    .INIT(16'hAAC0)) 
    \w_inputs_pop_reg[38]_i_1 
       (.I0(w_inputs_pop2[6]),
        .I1(\w_inputs_pop_reg[39]_i_2_n_5 ),
        .I2(\w_inputs_temp_reg[16] [0]),
        .I3(\w_inputs_temp_reg[16] [1]),
        .O(D[38]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT4 #(
    .INIT(16'hAAC0)) 
    \w_inputs_pop_reg[39]_i_1 
       (.I0(w_inputs_pop2[7]),
        .I1(\w_inputs_pop_reg[39]_i_2_n_4 ),
        .I2(\w_inputs_temp_reg[16] [0]),
        .I3(\w_inputs_temp_reg[16] [1]),
        .O(D[39]));
  CARRY4 \w_inputs_pop_reg[39]_i_2 
       (.CI(\w_inputs_pop_reg[35]_i_2_n_0 ),
        .CO({\w_inputs_pop_reg[39]_i_2_n_0 ,\w_inputs_pop_reg[39]_i_2_n_1 ,\w_inputs_pop_reg[39]_i_2_n_2 ,\w_inputs_pop_reg[39]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(weights_update[23:20]),
        .O({\w_inputs_pop_reg[39]_i_2_n_4 ,\w_inputs_pop_reg[39]_i_2_n_5 ,\w_inputs_pop_reg[39]_i_2_n_6 ,\w_inputs_pop_reg[39]_i_2_n_7 }),
        .S(\w_inputs_pop_reg[20]_i_1_0 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \w_inputs_pop_reg[3]_i_1 
       (.I0(\w_inputs_pop_reg[3]_i_2_n_4 ),
        .I1(\w_inputs_temp_reg[16] [1]),
        .O(D[3]));
  CARRY4 \w_inputs_pop_reg[3]_i_2 
       (.CI(1'b0),
        .CO({\w_inputs_pop_reg[3]_i_2_n_0 ,\w_inputs_pop_reg[3]_i_2_n_1 ,\w_inputs_pop_reg[3]_i_2_n_2 ,\w_inputs_pop_reg[3]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(weights_update[3:0]),
        .O({\w_inputs_pop_reg[3]_i_2_n_4 ,\w_inputs_pop_reg[3]_i_2_n_5 ,\w_inputs_pop_reg[3]_i_2_n_6 ,\w_inputs_pop_reg[3]_i_2_n_7 }),
        .S(\w_inputs_pop_reg[0]_i_1_0 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT4 #(
    .INIT(16'hAAC0)) 
    \w_inputs_pop_reg[40]_i_1 
       (.I0(w_inputs_pop2[8]),
        .I1(\w_inputs_pop_reg[43]_i_2_n_7 ),
        .I2(\w_inputs_temp_reg[16] [0]),
        .I3(\w_inputs_temp_reg[16] [1]),
        .O(D[40]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT4 #(
    .INIT(16'hAAC0)) 
    \w_inputs_pop_reg[41]_i_1 
       (.I0(w_inputs_pop2[9]),
        .I1(\w_inputs_pop_reg[43]_i_2_n_6 ),
        .I2(\w_inputs_temp_reg[16] [0]),
        .I3(\w_inputs_temp_reg[16] [1]),
        .O(D[41]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT4 #(
    .INIT(16'hAAC0)) 
    \w_inputs_pop_reg[42]_i_1 
       (.I0(w_inputs_pop2[10]),
        .I1(\w_inputs_pop_reg[43]_i_2_n_5 ),
        .I2(\w_inputs_temp_reg[16] [0]),
        .I3(\w_inputs_temp_reg[16] [1]),
        .O(D[42]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT4 #(
    .INIT(16'hAAC0)) 
    \w_inputs_pop_reg[43]_i_1 
       (.I0(w_inputs_pop2[11]),
        .I1(\w_inputs_pop_reg[43]_i_2_n_4 ),
        .I2(\w_inputs_temp_reg[16] [0]),
        .I3(\w_inputs_temp_reg[16] [1]),
        .O(D[43]));
  CARRY4 \w_inputs_pop_reg[43]_i_2 
       (.CI(\w_inputs_pop_reg[39]_i_2_n_0 ),
        .CO({\w_inputs_pop_reg[43]_i_2_n_0 ,\w_inputs_pop_reg[43]_i_2_n_1 ,\w_inputs_pop_reg[43]_i_2_n_2 ,\w_inputs_pop_reg[43]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(weights_update[27:24]),
        .O({\w_inputs_pop_reg[43]_i_2_n_4 ,\w_inputs_pop_reg[43]_i_2_n_5 ,\w_inputs_pop_reg[43]_i_2_n_6 ,\w_inputs_pop_reg[43]_i_2_n_7 }),
        .S(\w_inputs_pop_reg[24]_i_1_0 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT4 #(
    .INIT(16'hAAC0)) 
    \w_inputs_pop_reg[44]_i_1 
       (.I0(w_inputs_pop2[12]),
        .I1(\w_inputs_pop_reg[47]_i_3_n_7 ),
        .I2(\w_inputs_temp_reg[16] [0]),
        .I3(\w_inputs_temp_reg[16] [1]),
        .O(D[44]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT4 #(
    .INIT(16'hAAC0)) 
    \w_inputs_pop_reg[45]_i_1 
       (.I0(w_inputs_pop2[13]),
        .I1(\w_inputs_pop_reg[47]_i_3_n_6 ),
        .I2(\w_inputs_temp_reg[16] [0]),
        .I3(\w_inputs_temp_reg[16] [1]),
        .O(D[45]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT4 #(
    .INIT(16'hAAC0)) 
    \w_inputs_pop_reg[46]_i_1 
       (.I0(w_inputs_pop2[14]),
        .I1(\w_inputs_pop_reg[47]_i_3_n_5 ),
        .I2(\w_inputs_temp_reg[16] [0]),
        .I3(\w_inputs_temp_reg[16] [1]),
        .O(D[46]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT4 #(
    .INIT(16'hAAC0)) 
    \w_inputs_pop_reg[47]_i_1 
       (.I0(w_inputs_pop2[15]),
        .I1(\w_inputs_pop_reg[47]_i_3_n_4 ),
        .I2(\w_inputs_temp_reg[16] [0]),
        .I3(\w_inputs_temp_reg[16] [1]),
        .O(D[47]));
  CARRY4 \w_inputs_pop_reg[47]_i_3 
       (.CI(\w_inputs_pop_reg[43]_i_2_n_0 ),
        .CO({\NLW_w_inputs_pop_reg[47]_i_3_CO_UNCONNECTED [3],\w_inputs_pop_reg[47]_i_3_n_1 ,\w_inputs_pop_reg[47]_i_3_n_2 ,\w_inputs_pop_reg[47]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,weights_update[30:28]}),
        .O({\w_inputs_pop_reg[47]_i_3_n_4 ,\w_inputs_pop_reg[47]_i_3_n_5 ,\w_inputs_pop_reg[47]_i_3_n_6 ,\w_inputs_pop_reg[47]_i_3_n_7 }),
        .S(\w_inputs_pop_reg[28]_i_1_0 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT4 #(
    .INIT(16'hACA0)) 
    \w_inputs_pop_reg[48]_i_1 
       (.I0(\w_inputs_pop_reg[51]_i_2_n_7 ),
        .I1(w_inputs_pop2[0]),
        .I2(\w_inputs_temp_reg[16] [1]),
        .I3(\w_inputs_temp_reg[16] [0]),
        .O(D[48]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT4 #(
    .INIT(16'hACA0)) 
    \w_inputs_pop_reg[49]_i_1 
       (.I0(\w_inputs_pop_reg[51]_i_2_n_6 ),
        .I1(w_inputs_pop2[1]),
        .I2(\w_inputs_temp_reg[16] [1]),
        .I3(\w_inputs_temp_reg[16] [0]),
        .O(D[49]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \w_inputs_pop_reg[4]_i_1 
       (.I0(\w_inputs_pop_reg[7]_i_2_n_7 ),
        .I1(\w_inputs_temp_reg[16] [1]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT4 #(
    .INIT(16'hACA0)) 
    \w_inputs_pop_reg[50]_i_1 
       (.I0(\w_inputs_pop_reg[51]_i_2_n_5 ),
        .I1(w_inputs_pop2[2]),
        .I2(\w_inputs_temp_reg[16] [1]),
        .I3(\w_inputs_temp_reg[16] [0]),
        .O(D[50]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT4 #(
    .INIT(16'hACA0)) 
    \w_inputs_pop_reg[51]_i_1 
       (.I0(\w_inputs_pop_reg[51]_i_2_n_4 ),
        .I1(w_inputs_pop2[3]),
        .I2(\w_inputs_temp_reg[16] [1]),
        .I3(\w_inputs_temp_reg[16] [0]),
        .O(D[51]));
  CARRY4 \w_inputs_pop_reg[51]_i_2 
       (.CI(1'b0),
        .CO({\w_inputs_pop_reg[51]_i_2_n_0 ,\w_inputs_pop_reg[51]_i_2_n_1 ,\w_inputs_pop_reg[51]_i_2_n_2 ,\w_inputs_pop_reg[51]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(weights_update[51:48]),
        .O({\w_inputs_pop_reg[51]_i_2_n_4 ,\w_inputs_pop_reg[51]_i_2_n_5 ,\w_inputs_pop_reg[51]_i_2_n_6 ,\w_inputs_pop_reg[51]_i_2_n_7 }),
        .S(S));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT4 #(
    .INIT(16'hACA0)) 
    \w_inputs_pop_reg[52]_i_1 
       (.I0(\w_inputs_pop_reg[55]_i_2_n_7 ),
        .I1(w_inputs_pop2[4]),
        .I2(\w_inputs_temp_reg[16] [1]),
        .I3(\w_inputs_temp_reg[16] [0]),
        .O(D[52]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT4 #(
    .INIT(16'hACA0)) 
    \w_inputs_pop_reg[53]_i_1 
       (.I0(\w_inputs_pop_reg[55]_i_2_n_6 ),
        .I1(w_inputs_pop2[5]),
        .I2(\w_inputs_temp_reg[16] [1]),
        .I3(\w_inputs_temp_reg[16] [0]),
        .O(D[53]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT4 #(
    .INIT(16'hACA0)) 
    \w_inputs_pop_reg[54]_i_1 
       (.I0(\w_inputs_pop_reg[55]_i_2_n_5 ),
        .I1(w_inputs_pop2[6]),
        .I2(\w_inputs_temp_reg[16] [1]),
        .I3(\w_inputs_temp_reg[16] [0]),
        .O(D[54]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT4 #(
    .INIT(16'hACA0)) 
    \w_inputs_pop_reg[55]_i_1 
       (.I0(\w_inputs_pop_reg[55]_i_2_n_4 ),
        .I1(w_inputs_pop2[7]),
        .I2(\w_inputs_temp_reg[16] [1]),
        .I3(\w_inputs_temp_reg[16] [0]),
        .O(D[55]));
  CARRY4 \w_inputs_pop_reg[55]_i_2 
       (.CI(\w_inputs_pop_reg[51]_i_2_n_0 ),
        .CO({\w_inputs_pop_reg[55]_i_2_n_0 ,\w_inputs_pop_reg[55]_i_2_n_1 ,\w_inputs_pop_reg[55]_i_2_n_2 ,\w_inputs_pop_reg[55]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(weights_update[55:52]),
        .O({\w_inputs_pop_reg[55]_i_2_n_4 ,\w_inputs_pop_reg[55]_i_2_n_5 ,\w_inputs_pop_reg[55]_i_2_n_6 ,\w_inputs_pop_reg[55]_i_2_n_7 }),
        .S(\w_inputs_pop_reg[52]_i_1_0 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT4 #(
    .INIT(16'hACA0)) 
    \w_inputs_pop_reg[56]_i_1 
       (.I0(\w_inputs_pop_reg[59]_i_2_n_7 ),
        .I1(w_inputs_pop2[8]),
        .I2(\w_inputs_temp_reg[16] [1]),
        .I3(\w_inputs_temp_reg[16] [0]),
        .O(D[56]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT4 #(
    .INIT(16'hACA0)) 
    \w_inputs_pop_reg[57]_i_1 
       (.I0(\w_inputs_pop_reg[59]_i_2_n_6 ),
        .I1(w_inputs_pop2[9]),
        .I2(\w_inputs_temp_reg[16] [1]),
        .I3(\w_inputs_temp_reg[16] [0]),
        .O(D[57]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT4 #(
    .INIT(16'hACA0)) 
    \w_inputs_pop_reg[58]_i_1 
       (.I0(\w_inputs_pop_reg[59]_i_2_n_5 ),
        .I1(w_inputs_pop2[10]),
        .I2(\w_inputs_temp_reg[16] [1]),
        .I3(\w_inputs_temp_reg[16] [0]),
        .O(D[58]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT4 #(
    .INIT(16'hACA0)) 
    \w_inputs_pop_reg[59]_i_1 
       (.I0(\w_inputs_pop_reg[59]_i_2_n_4 ),
        .I1(w_inputs_pop2[11]),
        .I2(\w_inputs_temp_reg[16] [1]),
        .I3(\w_inputs_temp_reg[16] [0]),
        .O(D[59]));
  CARRY4 \w_inputs_pop_reg[59]_i_2 
       (.CI(\w_inputs_pop_reg[55]_i_2_n_0 ),
        .CO({\w_inputs_pop_reg[59]_i_2_n_0 ,\w_inputs_pop_reg[59]_i_2_n_1 ,\w_inputs_pop_reg[59]_i_2_n_2 ,\w_inputs_pop_reg[59]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(weights_update[59:56]),
        .O({\w_inputs_pop_reg[59]_i_2_n_4 ,\w_inputs_pop_reg[59]_i_2_n_5 ,\w_inputs_pop_reg[59]_i_2_n_6 ,\w_inputs_pop_reg[59]_i_2_n_7 }),
        .S(\w_inputs_pop_reg[56]_i_1_0 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \w_inputs_pop_reg[5]_i_1 
       (.I0(\w_inputs_pop_reg[7]_i_2_n_6 ),
        .I1(\w_inputs_temp_reg[16] [1]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT4 #(
    .INIT(16'hACA0)) 
    \w_inputs_pop_reg[60]_i_1 
       (.I0(\w_inputs_pop_reg[63]_i_3_n_7 ),
        .I1(w_inputs_pop2[12]),
        .I2(\w_inputs_temp_reg[16] [1]),
        .I3(\w_inputs_temp_reg[16] [0]),
        .O(D[60]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT4 #(
    .INIT(16'hACA0)) 
    \w_inputs_pop_reg[61]_i_1 
       (.I0(\w_inputs_pop_reg[63]_i_3_n_6 ),
        .I1(w_inputs_pop2[13]),
        .I2(\w_inputs_temp_reg[16] [1]),
        .I3(\w_inputs_temp_reg[16] [0]),
        .O(D[61]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT4 #(
    .INIT(16'hACA0)) 
    \w_inputs_pop_reg[62]_i_1 
       (.I0(\w_inputs_pop_reg[63]_i_3_n_5 ),
        .I1(w_inputs_pop2[14]),
        .I2(\w_inputs_temp_reg[16] [1]),
        .I3(\w_inputs_temp_reg[16] [0]),
        .O(D[62]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT4 #(
    .INIT(16'hACA0)) 
    \w_inputs_pop_reg[63]_i_1 
       (.I0(\w_inputs_pop_reg[63]_i_3_n_4 ),
        .I1(w_inputs_pop2[15]),
        .I2(\w_inputs_temp_reg[16] [1]),
        .I3(\w_inputs_temp_reg[16] [0]),
        .O(D[63]));
  CARRY4 \w_inputs_pop_reg[63]_i_3 
       (.CI(\w_inputs_pop_reg[59]_i_2_n_0 ),
        .CO({\NLW_w_inputs_pop_reg[63]_i_3_CO_UNCONNECTED [3],\w_inputs_pop_reg[63]_i_3_n_1 ,\w_inputs_pop_reg[63]_i_3_n_2 ,\w_inputs_pop_reg[63]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,weights_update[62:60]}),
        .O({\w_inputs_pop_reg[63]_i_3_n_4 ,\w_inputs_pop_reg[63]_i_3_n_5 ,\w_inputs_pop_reg[63]_i_3_n_6 ,\w_inputs_pop_reg[63]_i_3_n_7 }),
        .S(\w_inputs_pop_reg[60]_i_1_0 ));
  CARRY4 \w_inputs_pop_reg[67]_i_3 
       (.CI(1'b0),
        .CO({\w_inputs_pop_reg[67]_i_3_n_0 ,\w_inputs_pop_reg[67]_i_3_n_1 ,\w_inputs_pop_reg[67]_i_3_n_2 ,\w_inputs_pop_reg[67]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI(weights_update[35:32]),
        .O(w_inputs_pop2[3:0]),
        .S(\w_inputs_pop_reg[64]_i_1 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \w_inputs_pop_reg[6]_i_1 
       (.I0(\w_inputs_pop_reg[7]_i_2_n_5 ),
        .I1(\w_inputs_temp_reg[16] [1]),
        .O(D[6]));
  CARRY4 \w_inputs_pop_reg[71]_i_3 
       (.CI(\w_inputs_pop_reg[67]_i_3_n_0 ),
        .CO({\w_inputs_pop_reg[71]_i_3_n_0 ,\w_inputs_pop_reg[71]_i_3_n_1 ,\w_inputs_pop_reg[71]_i_3_n_2 ,\w_inputs_pop_reg[71]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI(weights_update[39:36]),
        .O(w_inputs_pop2[7:4]),
        .S(\w_inputs_pop_reg[68]_i_1 ));
  CARRY4 \w_inputs_pop_reg[75]_i_3 
       (.CI(\w_inputs_pop_reg[71]_i_3_n_0 ),
        .CO({\w_inputs_pop_reg[75]_i_3_n_0 ,\w_inputs_pop_reg[75]_i_3_n_1 ,\w_inputs_pop_reg[75]_i_3_n_2 ,\w_inputs_pop_reg[75]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI(weights_update[43:40]),
        .O(w_inputs_pop2[11:8]),
        .S(\w_inputs_pop_reg[72]_i_1 ));
  CARRY4 \w_inputs_pop_reg[79]_i_3 
       (.CI(\w_inputs_pop_reg[75]_i_3_n_0 ),
        .CO({\NLW_w_inputs_pop_reg[79]_i_3_CO_UNCONNECTED [3],\w_inputs_pop_reg[79]_i_3_n_1 ,\w_inputs_pop_reg[79]_i_3_n_2 ,\w_inputs_pop_reg[79]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,weights_update[46:44]}),
        .O(w_inputs_pop2[15:12]),
        .S(\w_inputs_pop_reg[76]_i_1 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \w_inputs_pop_reg[7]_i_1 
       (.I0(\w_inputs_pop_reg[7]_i_2_n_4 ),
        .I1(\w_inputs_temp_reg[16] [1]),
        .O(D[7]));
  CARRY4 \w_inputs_pop_reg[7]_i_2 
       (.CI(\w_inputs_pop_reg[3]_i_2_n_0 ),
        .CO({\w_inputs_pop_reg[7]_i_2_n_0 ,\w_inputs_pop_reg[7]_i_2_n_1 ,\w_inputs_pop_reg[7]_i_2_n_2 ,\w_inputs_pop_reg[7]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(weights_update[7:4]),
        .O({\w_inputs_pop_reg[7]_i_2_n_4 ,\w_inputs_pop_reg[7]_i_2_n_5 ,\w_inputs_pop_reg[7]_i_2_n_6 ,\w_inputs_pop_reg[7]_i_2_n_7 }),
        .S(\w_inputs_pop_reg[4]_i_1_0 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \w_inputs_pop_reg[8]_i_1 
       (.I0(\w_inputs_pop_reg[11]_i_2_n_7 ),
        .I1(\w_inputs_temp_reg[16] [1]),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \w_inputs_pop_reg[9]_i_1 
       (.I0(\w_inputs_pop_reg[11]_i_2_n_6 ),
        .I1(\w_inputs_temp_reg[16] [1]),
        .O(D[9]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAABAAAAA)) 
    \w_vector[0][0]_i_1 
       (.I0(ARG__3_n_97),
        .I1(\w_vector[0][0]_i_2_n_0 ),
        .I2(\w_vector[0][0]_i_3_n_0 ),
        .I3(ARG__3_n_76),
        .I4(ARG__3_n_98),
        .I5(\w_vector[0][0]_i_4_n_0 ),
        .O(\w_vector[0][0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \w_vector[0][0]_i_2 
       (.I0(\w_vector[0][0]_i_5_n_0 ),
        .I1(ARG__3_n_80),
        .I2(ARG__3_n_77),
        .I3(ARG__3_n_85),
        .I4(ARG__3_n_82),
        .I5(\w_vector[0][0]_i_6_n_0 ),
        .O(\w_vector[0][0]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \w_vector[0][0]_i_3 
       (.I0(ARG__3_n_90),
        .I1(ARG__3_n_81),
        .I2(ARG__3_n_93),
        .I3(ARG__3_n_78),
        .O(\w_vector[0][0]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \w_vector[0][0]_i_4 
       (.I0(ARG__3_n_74),
        .I1(ARG__3_n_75),
        .O(\w_vector[0][0]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \w_vector[0][0]_i_5 
       (.I0(ARG__3_n_95),
        .I1(ARG__3_n_89),
        .I2(ARG__3_n_94),
        .I3(ARG__3_n_88),
        .O(\w_vector[0][0]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \w_vector[0][0]_i_6 
       (.I0(ARG__3_n_86),
        .I1(ARG__3_n_87),
        .I2(ARG__3_n_84),
        .I3(ARG__3_n_91),
        .I4(\w_vector[0][0]_i_7_n_0 ),
        .O(\w_vector[0][0]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \w_vector[0][0]_i_7 
       (.I0(ARG__3_n_83),
        .I1(ARG__3_n_79),
        .I2(ARG__3_n_96),
        .I3(ARG__3_n_92),
        .O(\w_vector[0][0]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h0400)) 
    \w_vector[0][15]_i_1 
       (.I0(\w_vector[0][1]_i_2_n_0 ),
        .I1(ARG__3_n_96),
        .I2(\w_vector_reg[1][0]_0 ),
        .I3(ARG__13_0),
        .O(\w_vector[0][15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \w_vector[0][1]_i_1 
       (.I0(\w_vector[0][1]_i_2_n_0 ),
        .I1(ARG__3_n_96),
        .O(\w_vector[0][1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFFFD)) 
    \w_vector[0][1]_i_11 
       (.I0(ARG__3_n_95),
        .I1(\w_vector_reg[0][1]_i_14_n_7 ),
        .I2(\w_vector_reg[0][1]_i_19_n_6 ),
        .I3(\w_vector_reg[0][1]_i_16_n_5 ),
        .O(\w_vector[0][1]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \w_vector[0][1]_i_12 
       (.I0(ARG__3_n_94),
        .I1(ARG__3_n_90),
        .I2(ARG__3_n_74),
        .I3(ARG__3_n_93),
        .O(\w_vector[0][1]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'hFFEF)) 
    \w_vector[0][1]_i_17 
       (.I0(\w_vector_reg[0][1]_i_13_n_6 ),
        .I1(\w_vector_reg[0][1]_i_15_n_4 ),
        .I2(ARG__3_n_85),
        .I3(\w_vector_reg[0][1]_i_19_n_4 ),
        .O(\w_vector[0][1]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'hEFFF)) 
    \w_vector[0][1]_i_18 
       (.I0(\w_vector_reg[0][1]_i_15_n_5 ),
        .I1(\w_vector_reg[0][1]_i_14_n_4 ),
        .I2(ARG__3_n_83),
        .I3(ARG__3_n_82),
        .O(\w_vector[0][1]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \w_vector[0][1]_i_2 
       (.I0(\w_vector[0][1]_i_3_n_0 ),
        .I1(\w_vector[0][1]_i_4_n_0 ),
        .I2(\w_vector[0][1]_i_5_n_0 ),
        .I3(\w_vector[0][1]_i_6_n_0 ),
        .I4(\w_vector[0][1]_i_7_n_0 ),
        .I5(\w_vector[0][1]_i_8_n_0 ),
        .O(\w_vector[0][1]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFFDF)) 
    \w_vector[0][1]_i_20 
       (.I0(ARG__3_n_77),
        .I1(\w_vector_reg[0][1]_i_14_n_5 ),
        .I2(ARG__3_n_91),
        .I3(\w_vector_reg[0][1]_i_13_n_5 ),
        .O(\w_vector[0][1]_i_20_n_0 ));
  LUT4 #(
    .INIT(16'hFFDF)) 
    \w_vector[0][1]_i_21 
       (.I0(ARG__3_n_81),
        .I1(\w_vector_reg[0][1]_i_16_n_6 ),
        .I2(ARG__3_n_89),
        .I3(\w_vector_reg[0][1]_i_15_n_6 ),
        .O(\w_vector[0][1]_i_21_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \w_vector[0][1]_i_22 
       (.I0(ARG__3_n_94),
        .O(\w_vector[0][1]_i_22_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \w_vector[0][1]_i_23 
       (.I0(ARG__3_n_95),
        .O(\w_vector[0][1]_i_23_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \w_vector[0][1]_i_24 
       (.I0(ARG__3_n_96),
        .O(\w_vector[0][1]_i_24_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \w_vector[0][1]_i_25 
       (.I0(ARG__3_n_97),
        .O(\w_vector[0][1]_i_25_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \w_vector[0][1]_i_27 
       (.I0(ARG__3_n_98),
        .O(\w_vector[0][1]_i_27_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \w_vector[0][1]_i_28 
       (.I0(ARG__3_n_99),
        .O(\w_vector[0][1]_i_28_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \w_vector[0][1]_i_29 
       (.I0(ARG__3_n_100),
        .O(\w_vector[0][1]_i_29_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFBFF)) 
    \w_vector[0][1]_i_3 
       (.I0(\w_vector_reg[0][1]_i_9_n_6 ),
        .I1(ARG__3_n_79),
        .I2(\w_vector_reg[0][1]_i_10_n_4 ),
        .I3(ARG__3_n_76),
        .I4(\w_vector[0][1]_i_11_n_0 ),
        .O(\w_vector[0][1]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \w_vector[0][1]_i_30 
       (.I0(ARG__3_n_101),
        .O(\w_vector[0][1]_i_30_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \w_vector[0][1]_i_31 
       (.I0(ARG__3_n_86),
        .O(\w_vector[0][1]_i_31_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \w_vector[0][1]_i_32 
       (.I0(ARG__3_n_87),
        .O(\w_vector[0][1]_i_32_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \w_vector[0][1]_i_33 
       (.I0(ARG__3_n_88),
        .O(\w_vector[0][1]_i_33_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \w_vector[0][1]_i_34 
       (.I0(ARG__3_n_89),
        .O(\w_vector[0][1]_i_34_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \w_vector[0][1]_i_35 
       (.I0(ARG__3_n_82),
        .O(\w_vector[0][1]_i_35_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \w_vector[0][1]_i_36 
       (.I0(ARG__3_n_83),
        .O(\w_vector[0][1]_i_36_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \w_vector[0][1]_i_37 
       (.I0(ARG__3_n_84),
        .O(\w_vector[0][1]_i_37_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \w_vector[0][1]_i_38 
       (.I0(ARG__3_n_85),
        .O(\w_vector[0][1]_i_38_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \w_vector[0][1]_i_39 
       (.I0(ARG__3_n_90),
        .O(\w_vector[0][1]_i_39_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    \w_vector[0][1]_i_4 
       (.I0(\w_vector[0][1]_i_12_n_0 ),
        .I1(\w_vector_reg[0][1]_i_13_n_4 ),
        .I2(ARG__3_n_80),
        .I3(\w_vector_reg[0][1]_i_14_n_6 ),
        .I4(\w_vector_reg[0][1]_i_9_n_7 ),
        .O(\w_vector[0][1]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \w_vector[0][1]_i_40 
       (.I0(ARG__3_n_91),
        .O(\w_vector[0][1]_i_40_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \w_vector[0][1]_i_41 
       (.I0(ARG__3_n_92),
        .O(\w_vector[0][1]_i_41_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \w_vector[0][1]_i_42 
       (.I0(ARG__3_n_93),
        .O(\w_vector[0][1]_i_42_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \w_vector[0][1]_i_43 
       (.I0(ARG__3_n_78),
        .O(\w_vector[0][1]_i_43_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \w_vector[0][1]_i_44 
       (.I0(ARG__3_n_79),
        .O(\w_vector[0][1]_i_44_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \w_vector[0][1]_i_45 
       (.I0(ARG__3_n_80),
        .O(\w_vector[0][1]_i_45_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \w_vector[0][1]_i_46 
       (.I0(ARG__3_n_81),
        .O(\w_vector[0][1]_i_46_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \w_vector[0][1]_i_47 
       (.I0(ARG__3_n_74),
        .O(\w_vector[0][1]_i_47_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \w_vector[0][1]_i_48 
       (.I0(ARG__3_n_75),
        .O(\w_vector[0][1]_i_48_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \w_vector[0][1]_i_49 
       (.I0(ARG__3_n_76),
        .O(\w_vector[0][1]_i_49_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFDFFFFFFFFFF)) 
    \w_vector[0][1]_i_5 
       (.I0(ARG__3_n_87),
        .I1(\w_vector_reg[0][1]_i_13_n_7 ),
        .I2(\w_vector_reg[0][1]_i_15_n_7 ),
        .I3(ARG__3_n_78),
        .I4(\w_vector_reg[0][1]_i_9_n_4 ),
        .I5(ARG__3_n_97),
        .O(\w_vector[0][1]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \w_vector[0][1]_i_50 
       (.I0(ARG__3_n_77),
        .O(\w_vector[0][1]_i_50_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \w_vector[0][1]_i_51 
       (.I0(ARG__3_n_102),
        .O(\w_vector[0][1]_i_51_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \w_vector[0][1]_i_52 
       (.I0(ARG__3_n_103),
        .O(\w_vector[0][1]_i_52_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \w_vector[0][1]_i_53 
       (.I0(ARG__3_n_104),
        .O(\w_vector[0][1]_i_53_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF7FF)) 
    \w_vector[0][1]_i_6 
       (.I0(ARG__3_n_75),
        .I1(ARG__3_n_88),
        .I2(\w_vector_reg[0][1]_i_16_n_7 ),
        .I3(ARG__3_n_86),
        .I4(\w_vector[0][1]_i_17_n_0 ),
        .O(\w_vector[0][1]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFBFF)) 
    \w_vector[0][1]_i_7 
       (.I0(\w_vector_reg[0][1]_i_16_n_4 ),
        .I1(ARG__3_n_74),
        .I2(\w_vector_reg[0][1]_i_9_n_5 ),
        .I3(ARG__3_n_92),
        .I4(\w_vector[0][1]_i_18_n_0 ),
        .O(\w_vector[0][1]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFB)) 
    \w_vector[0][1]_i_8 
       (.I0(\w_vector_reg[0][1]_i_19_n_7 ),
        .I1(ARG__3_n_84),
        .I2(\w_vector_reg[0][1]_i_19_n_5 ),
        .I3(\w_vector[0][1]_i_20_n_0 ),
        .I4(\w_vector[0][1]_i_21_n_0 ),
        .O(\w_vector[0][1]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAABAAAAA)) 
    \w_vector[1][0]_i_1 
       (.I0(ARG_n_97),
        .I1(\w_vector[1][0]_i_2_n_0 ),
        .I2(\w_vector[1][0]_i_3_n_0 ),
        .I3(ARG_n_76),
        .I4(ARG_n_98),
        .I5(\w_vector[1][0]_i_4_n_0 ),
        .O(\w_vector[1][0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \w_vector[1][0]_i_2 
       (.I0(\w_vector[1][0]_i_5_n_0 ),
        .I1(ARG_n_80),
        .I2(ARG_n_77),
        .I3(ARG_n_85),
        .I4(ARG_n_82),
        .I5(\w_vector[1][0]_i_6_n_0 ),
        .O(\w_vector[1][0]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \w_vector[1][0]_i_3 
       (.I0(ARG_n_90),
        .I1(ARG_n_81),
        .I2(ARG_n_93),
        .I3(ARG_n_78),
        .O(\w_vector[1][0]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \w_vector[1][0]_i_4 
       (.I0(ARG_n_74),
        .I1(ARG_n_75),
        .O(\w_vector[1][0]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \w_vector[1][0]_i_5 
       (.I0(ARG_n_95),
        .I1(ARG_n_89),
        .I2(ARG_n_94),
        .I3(ARG_n_88),
        .O(\w_vector[1][0]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \w_vector[1][0]_i_6 
       (.I0(ARG_n_86),
        .I1(ARG_n_87),
        .I2(ARG_n_84),
        .I3(ARG_n_91),
        .I4(\w_vector[1][0]_i_7_n_0 ),
        .O(\w_vector[1][0]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \w_vector[1][0]_i_7 
       (.I0(ARG_n_83),
        .I1(ARG_n_79),
        .I2(ARG_n_96),
        .I3(ARG_n_92),
        .O(\w_vector[1][0]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h0400)) 
    \w_vector[1][15]_i_1 
       (.I0(\w_vector[1][1]_i_2_n_0 ),
        .I1(ARG_n_96),
        .I2(\w_vector_reg[1][0]_0 ),
        .I3(ARG__13_0),
        .O(\w_vector[1][15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \w_vector[1][1]_i_1 
       (.I0(\w_vector[1][1]_i_2_n_0 ),
        .I1(ARG_n_96),
        .O(\w_vector[1][1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFFFD)) 
    \w_vector[1][1]_i_11 
       (.I0(ARG_n_95),
        .I1(\w_vector_reg[1][1]_i_14_n_7 ),
        .I2(\w_vector_reg[1][1]_i_19_n_6 ),
        .I3(\w_vector_reg[1][1]_i_16_n_5 ),
        .O(\w_vector[1][1]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \w_vector[1][1]_i_12 
       (.I0(ARG_n_94),
        .I1(ARG_n_90),
        .I2(ARG_n_74),
        .I3(ARG_n_93),
        .O(\w_vector[1][1]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'hFFEF)) 
    \w_vector[1][1]_i_17 
       (.I0(\w_vector_reg[1][1]_i_13_n_6 ),
        .I1(\w_vector_reg[1][1]_i_15_n_4 ),
        .I2(ARG_n_85),
        .I3(\w_vector_reg[1][1]_i_19_n_4 ),
        .O(\w_vector[1][1]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'hEFFF)) 
    \w_vector[1][1]_i_18 
       (.I0(\w_vector_reg[1][1]_i_15_n_5 ),
        .I1(\w_vector_reg[1][1]_i_14_n_4 ),
        .I2(ARG_n_83),
        .I3(ARG_n_82),
        .O(\w_vector[1][1]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \w_vector[1][1]_i_2 
       (.I0(\w_vector[1][1]_i_3_n_0 ),
        .I1(\w_vector[1][1]_i_4_n_0 ),
        .I2(\w_vector[1][1]_i_5_n_0 ),
        .I3(\w_vector[1][1]_i_6_n_0 ),
        .I4(\w_vector[1][1]_i_7_n_0 ),
        .I5(\w_vector[1][1]_i_8_n_0 ),
        .O(\w_vector[1][1]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFFDF)) 
    \w_vector[1][1]_i_20 
       (.I0(ARG_n_77),
        .I1(\w_vector_reg[1][1]_i_14_n_5 ),
        .I2(ARG_n_91),
        .I3(\w_vector_reg[1][1]_i_13_n_5 ),
        .O(\w_vector[1][1]_i_20_n_0 ));
  LUT4 #(
    .INIT(16'hFFDF)) 
    \w_vector[1][1]_i_21 
       (.I0(ARG_n_81),
        .I1(\w_vector_reg[1][1]_i_16_n_6 ),
        .I2(ARG_n_89),
        .I3(\w_vector_reg[1][1]_i_15_n_6 ),
        .O(\w_vector[1][1]_i_21_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \w_vector[1][1]_i_22 
       (.I0(ARG_n_94),
        .O(\w_vector[1][1]_i_22_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \w_vector[1][1]_i_23 
       (.I0(ARG_n_95),
        .O(\w_vector[1][1]_i_23_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \w_vector[1][1]_i_24 
       (.I0(ARG_n_96),
        .O(\w_vector[1][1]_i_24_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \w_vector[1][1]_i_25 
       (.I0(ARG_n_97),
        .O(\w_vector[1][1]_i_25_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \w_vector[1][1]_i_27 
       (.I0(ARG_n_98),
        .O(\w_vector[1][1]_i_27_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \w_vector[1][1]_i_28 
       (.I0(ARG_n_99),
        .O(\w_vector[1][1]_i_28_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \w_vector[1][1]_i_29 
       (.I0(ARG_n_100),
        .O(\w_vector[1][1]_i_29_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFBFF)) 
    \w_vector[1][1]_i_3 
       (.I0(\w_vector_reg[1][1]_i_9_n_6 ),
        .I1(ARG_n_79),
        .I2(\w_vector_reg[1][1]_i_10_n_4 ),
        .I3(ARG_n_76),
        .I4(\w_vector[1][1]_i_11_n_0 ),
        .O(\w_vector[1][1]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \w_vector[1][1]_i_30 
       (.I0(ARG_n_101),
        .O(\w_vector[1][1]_i_30_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \w_vector[1][1]_i_31 
       (.I0(ARG_n_86),
        .O(\w_vector[1][1]_i_31_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \w_vector[1][1]_i_32 
       (.I0(ARG_n_87),
        .O(\w_vector[1][1]_i_32_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \w_vector[1][1]_i_33 
       (.I0(ARG_n_88),
        .O(\w_vector[1][1]_i_33_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \w_vector[1][1]_i_34 
       (.I0(ARG_n_89),
        .O(\w_vector[1][1]_i_34_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \w_vector[1][1]_i_35 
       (.I0(ARG_n_82),
        .O(\w_vector[1][1]_i_35_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \w_vector[1][1]_i_36 
       (.I0(ARG_n_83),
        .O(\w_vector[1][1]_i_36_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \w_vector[1][1]_i_37 
       (.I0(ARG_n_84),
        .O(\w_vector[1][1]_i_37_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \w_vector[1][1]_i_38 
       (.I0(ARG_n_85),
        .O(\w_vector[1][1]_i_38_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \w_vector[1][1]_i_39 
       (.I0(ARG_n_90),
        .O(\w_vector[1][1]_i_39_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    \w_vector[1][1]_i_4 
       (.I0(\w_vector[1][1]_i_12_n_0 ),
        .I1(\w_vector_reg[1][1]_i_13_n_4 ),
        .I2(ARG_n_80),
        .I3(\w_vector_reg[1][1]_i_14_n_6 ),
        .I4(\w_vector_reg[1][1]_i_9_n_7 ),
        .O(\w_vector[1][1]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \w_vector[1][1]_i_40 
       (.I0(ARG_n_91),
        .O(\w_vector[1][1]_i_40_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \w_vector[1][1]_i_41 
       (.I0(ARG_n_92),
        .O(\w_vector[1][1]_i_41_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \w_vector[1][1]_i_42 
       (.I0(ARG_n_93),
        .O(\w_vector[1][1]_i_42_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \w_vector[1][1]_i_43 
       (.I0(ARG_n_78),
        .O(\w_vector[1][1]_i_43_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \w_vector[1][1]_i_44 
       (.I0(ARG_n_79),
        .O(\w_vector[1][1]_i_44_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \w_vector[1][1]_i_45 
       (.I0(ARG_n_80),
        .O(\w_vector[1][1]_i_45_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \w_vector[1][1]_i_46 
       (.I0(ARG_n_81),
        .O(\w_vector[1][1]_i_46_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \w_vector[1][1]_i_47 
       (.I0(ARG_n_74),
        .O(\w_vector[1][1]_i_47_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \w_vector[1][1]_i_48 
       (.I0(ARG_n_75),
        .O(\w_vector[1][1]_i_48_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \w_vector[1][1]_i_49 
       (.I0(ARG_n_76),
        .O(\w_vector[1][1]_i_49_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFDFFFFFFFFFF)) 
    \w_vector[1][1]_i_5 
       (.I0(ARG_n_87),
        .I1(\w_vector_reg[1][1]_i_13_n_7 ),
        .I2(\w_vector_reg[1][1]_i_15_n_7 ),
        .I3(ARG_n_78),
        .I4(\w_vector_reg[1][1]_i_9_n_4 ),
        .I5(ARG_n_97),
        .O(\w_vector[1][1]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \w_vector[1][1]_i_50 
       (.I0(ARG_n_77),
        .O(\w_vector[1][1]_i_50_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \w_vector[1][1]_i_51 
       (.I0(ARG_n_102),
        .O(\w_vector[1][1]_i_51_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \w_vector[1][1]_i_52 
       (.I0(ARG_n_103),
        .O(\w_vector[1][1]_i_52_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \w_vector[1][1]_i_53 
       (.I0(ARG_n_104),
        .O(\w_vector[1][1]_i_53_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF7FF)) 
    \w_vector[1][1]_i_6 
       (.I0(ARG_n_75),
        .I1(ARG_n_88),
        .I2(\w_vector_reg[1][1]_i_16_n_7 ),
        .I3(ARG_n_86),
        .I4(\w_vector[1][1]_i_17_n_0 ),
        .O(\w_vector[1][1]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFBFF)) 
    \w_vector[1][1]_i_7 
       (.I0(\w_vector_reg[1][1]_i_16_n_4 ),
        .I1(ARG_n_74),
        .I2(\w_vector_reg[1][1]_i_9_n_5 ),
        .I3(ARG_n_92),
        .I4(\w_vector[1][1]_i_18_n_0 ),
        .O(\w_vector[1][1]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFB)) 
    \w_vector[1][1]_i_8 
       (.I0(\w_vector_reg[1][1]_i_19_n_7 ),
        .I1(ARG_n_84),
        .I2(\w_vector_reg[1][1]_i_19_n_5 ),
        .I3(\w_vector[1][1]_i_20_n_0 ),
        .I4(\w_vector[1][1]_i_21_n_0 ),
        .O(\w_vector[1][1]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAABAAAAA)) 
    \w_vector[3][0]_i_1 
       (.I0(ARG__4_n_97),
        .I1(\w_vector[3][0]_i_2_n_0 ),
        .I2(\w_vector[3][0]_i_3_n_0 ),
        .I3(ARG__4_n_76),
        .I4(ARG__4_n_98),
        .I5(\w_vector[3][0]_i_4_n_0 ),
        .O(\w_vector[3][0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \w_vector[3][0]_i_2 
       (.I0(\w_vector[3][0]_i_5_n_0 ),
        .I1(ARG__4_n_80),
        .I2(ARG__4_n_77),
        .I3(ARG__4_n_85),
        .I4(ARG__4_n_82),
        .I5(\w_vector[3][0]_i_6_n_0 ),
        .O(\w_vector[3][0]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \w_vector[3][0]_i_3 
       (.I0(ARG__4_n_90),
        .I1(ARG__4_n_81),
        .I2(ARG__4_n_93),
        .I3(ARG__4_n_78),
        .O(\w_vector[3][0]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \w_vector[3][0]_i_4 
       (.I0(ARG__4_n_74),
        .I1(ARG__4_n_75),
        .O(\w_vector[3][0]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \w_vector[3][0]_i_5 
       (.I0(ARG__4_n_95),
        .I1(ARG__4_n_89),
        .I2(ARG__4_n_94),
        .I3(ARG__4_n_88),
        .O(\w_vector[3][0]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \w_vector[3][0]_i_6 
       (.I0(ARG__4_n_86),
        .I1(ARG__4_n_87),
        .I2(ARG__4_n_84),
        .I3(ARG__4_n_91),
        .I4(\w_vector[3][0]_i_7_n_0 ),
        .O(\w_vector[3][0]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \w_vector[3][0]_i_7 
       (.I0(ARG__4_n_83),
        .I1(ARG__4_n_79),
        .I2(ARG__4_n_96),
        .I3(ARG__4_n_92),
        .O(\w_vector[3][0]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h0400)) 
    \w_vector[3][15]_i_1 
       (.I0(\w_vector[3][1]_i_2_n_0 ),
        .I1(ARG__4_n_96),
        .I2(\w_vector_reg[1][0]_0 ),
        .I3(ARG__13_0),
        .O(\w_vector[3][15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \w_vector[3][1]_i_1 
       (.I0(\w_vector[3][1]_i_2_n_0 ),
        .I1(ARG__4_n_96),
        .O(\w_vector[3][1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFFFD)) 
    \w_vector[3][1]_i_11 
       (.I0(ARG__4_n_95),
        .I1(\w_vector_reg[3][1]_i_14_n_7 ),
        .I2(\w_vector_reg[3][1]_i_19_n_6 ),
        .I3(\w_vector_reg[3][1]_i_16_n_5 ),
        .O(\w_vector[3][1]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \w_vector[3][1]_i_12 
       (.I0(ARG__4_n_94),
        .I1(ARG__4_n_90),
        .I2(ARG__4_n_74),
        .I3(ARG__4_n_93),
        .O(\w_vector[3][1]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'hFFEF)) 
    \w_vector[3][1]_i_17 
       (.I0(\w_vector_reg[3][1]_i_13_n_6 ),
        .I1(\w_vector_reg[3][1]_i_15_n_4 ),
        .I2(ARG__4_n_85),
        .I3(\w_vector_reg[3][1]_i_19_n_4 ),
        .O(\w_vector[3][1]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'hEFFF)) 
    \w_vector[3][1]_i_18 
       (.I0(\w_vector_reg[3][1]_i_15_n_5 ),
        .I1(\w_vector_reg[3][1]_i_14_n_4 ),
        .I2(ARG__4_n_83),
        .I3(ARG__4_n_82),
        .O(\w_vector[3][1]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \w_vector[3][1]_i_2 
       (.I0(\w_vector[3][1]_i_3_n_0 ),
        .I1(\w_vector[3][1]_i_4_n_0 ),
        .I2(\w_vector[3][1]_i_5_n_0 ),
        .I3(\w_vector[3][1]_i_6_n_0 ),
        .I4(\w_vector[3][1]_i_7_n_0 ),
        .I5(\w_vector[3][1]_i_8_n_0 ),
        .O(\w_vector[3][1]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFFDF)) 
    \w_vector[3][1]_i_20 
       (.I0(ARG__4_n_77),
        .I1(\w_vector_reg[3][1]_i_14_n_5 ),
        .I2(ARG__4_n_91),
        .I3(\w_vector_reg[3][1]_i_13_n_5 ),
        .O(\w_vector[3][1]_i_20_n_0 ));
  LUT4 #(
    .INIT(16'hFFDF)) 
    \w_vector[3][1]_i_21 
       (.I0(ARG__4_n_81),
        .I1(\w_vector_reg[3][1]_i_16_n_6 ),
        .I2(ARG__4_n_89),
        .I3(\w_vector_reg[3][1]_i_15_n_6 ),
        .O(\w_vector[3][1]_i_21_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \w_vector[3][1]_i_22 
       (.I0(ARG__4_n_94),
        .O(\w_vector[3][1]_i_22_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \w_vector[3][1]_i_23 
       (.I0(ARG__4_n_95),
        .O(\w_vector[3][1]_i_23_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \w_vector[3][1]_i_24 
       (.I0(ARG__4_n_96),
        .O(\w_vector[3][1]_i_24_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \w_vector[3][1]_i_25 
       (.I0(ARG__4_n_97),
        .O(\w_vector[3][1]_i_25_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \w_vector[3][1]_i_27 
       (.I0(ARG__4_n_98),
        .O(\w_vector[3][1]_i_27_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \w_vector[3][1]_i_28 
       (.I0(ARG__4_n_99),
        .O(\w_vector[3][1]_i_28_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \w_vector[3][1]_i_29 
       (.I0(ARG__4_n_100),
        .O(\w_vector[3][1]_i_29_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFBFF)) 
    \w_vector[3][1]_i_3 
       (.I0(\w_vector_reg[3][1]_i_9_n_6 ),
        .I1(ARG__4_n_79),
        .I2(\w_vector_reg[3][1]_i_10_n_4 ),
        .I3(ARG__4_n_76),
        .I4(\w_vector[3][1]_i_11_n_0 ),
        .O(\w_vector[3][1]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \w_vector[3][1]_i_30 
       (.I0(ARG__4_n_101),
        .O(\w_vector[3][1]_i_30_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \w_vector[3][1]_i_31 
       (.I0(ARG__4_n_86),
        .O(\w_vector[3][1]_i_31_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \w_vector[3][1]_i_32 
       (.I0(ARG__4_n_87),
        .O(\w_vector[3][1]_i_32_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \w_vector[3][1]_i_33 
       (.I0(ARG__4_n_88),
        .O(\w_vector[3][1]_i_33_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \w_vector[3][1]_i_34 
       (.I0(ARG__4_n_89),
        .O(\w_vector[3][1]_i_34_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \w_vector[3][1]_i_35 
       (.I0(ARG__4_n_82),
        .O(\w_vector[3][1]_i_35_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \w_vector[3][1]_i_36 
       (.I0(ARG__4_n_83),
        .O(\w_vector[3][1]_i_36_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \w_vector[3][1]_i_37 
       (.I0(ARG__4_n_84),
        .O(\w_vector[3][1]_i_37_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \w_vector[3][1]_i_38 
       (.I0(ARG__4_n_85),
        .O(\w_vector[3][1]_i_38_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \w_vector[3][1]_i_39 
       (.I0(ARG__4_n_90),
        .O(\w_vector[3][1]_i_39_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    \w_vector[3][1]_i_4 
       (.I0(\w_vector[3][1]_i_12_n_0 ),
        .I1(\w_vector_reg[3][1]_i_13_n_4 ),
        .I2(ARG__4_n_80),
        .I3(\w_vector_reg[3][1]_i_14_n_6 ),
        .I4(\w_vector_reg[3][1]_i_9_n_7 ),
        .O(\w_vector[3][1]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \w_vector[3][1]_i_40 
       (.I0(ARG__4_n_91),
        .O(\w_vector[3][1]_i_40_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \w_vector[3][1]_i_41 
       (.I0(ARG__4_n_92),
        .O(\w_vector[3][1]_i_41_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \w_vector[3][1]_i_42 
       (.I0(ARG__4_n_93),
        .O(\w_vector[3][1]_i_42_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \w_vector[3][1]_i_43 
       (.I0(ARG__4_n_78),
        .O(\w_vector[3][1]_i_43_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \w_vector[3][1]_i_44 
       (.I0(ARG__4_n_79),
        .O(\w_vector[3][1]_i_44_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \w_vector[3][1]_i_45 
       (.I0(ARG__4_n_80),
        .O(\w_vector[3][1]_i_45_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \w_vector[3][1]_i_46 
       (.I0(ARG__4_n_81),
        .O(\w_vector[3][1]_i_46_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \w_vector[3][1]_i_47 
       (.I0(ARG__4_n_74),
        .O(\w_vector[3][1]_i_47_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \w_vector[3][1]_i_48 
       (.I0(ARG__4_n_75),
        .O(\w_vector[3][1]_i_48_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \w_vector[3][1]_i_49 
       (.I0(ARG__4_n_76),
        .O(\w_vector[3][1]_i_49_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFDFFFFFFFFFF)) 
    \w_vector[3][1]_i_5 
       (.I0(ARG__4_n_87),
        .I1(\w_vector_reg[3][1]_i_13_n_7 ),
        .I2(\w_vector_reg[3][1]_i_15_n_7 ),
        .I3(ARG__4_n_78),
        .I4(\w_vector_reg[3][1]_i_9_n_4 ),
        .I5(ARG__4_n_97),
        .O(\w_vector[3][1]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \w_vector[3][1]_i_50 
       (.I0(ARG__4_n_77),
        .O(\w_vector[3][1]_i_50_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \w_vector[3][1]_i_51 
       (.I0(ARG__4_n_102),
        .O(\w_vector[3][1]_i_51_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \w_vector[3][1]_i_52 
       (.I0(ARG__4_n_103),
        .O(\w_vector[3][1]_i_52_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \w_vector[3][1]_i_53 
       (.I0(ARG__4_n_104),
        .O(\w_vector[3][1]_i_53_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF7FF)) 
    \w_vector[3][1]_i_6 
       (.I0(ARG__4_n_75),
        .I1(ARG__4_n_88),
        .I2(\w_vector_reg[3][1]_i_16_n_7 ),
        .I3(ARG__4_n_86),
        .I4(\w_vector[3][1]_i_17_n_0 ),
        .O(\w_vector[3][1]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFBFF)) 
    \w_vector[3][1]_i_7 
       (.I0(\w_vector_reg[3][1]_i_16_n_4 ),
        .I1(ARG__4_n_74),
        .I2(\w_vector_reg[3][1]_i_9_n_5 ),
        .I3(ARG__4_n_92),
        .I4(\w_vector[3][1]_i_18_n_0 ),
        .O(\w_vector[3][1]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFB)) 
    \w_vector[3][1]_i_8 
       (.I0(\w_vector_reg[3][1]_i_19_n_7 ),
        .I1(ARG__4_n_84),
        .I2(\w_vector_reg[3][1]_i_19_n_5 ),
        .I3(\w_vector[3][1]_i_20_n_0 ),
        .I4(\w_vector[3][1]_i_21_n_0 ),
        .O(\w_vector[3][1]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAABAAAAA)) 
    \w_vector[4][0]_i_1 
       (.I0(ARG__0_n_97),
        .I1(\w_vector[4][0]_i_2_n_0 ),
        .I2(\w_vector[4][0]_i_3_n_0 ),
        .I3(ARG__0_n_76),
        .I4(ARG__0_n_98),
        .I5(\w_vector[4][0]_i_4_n_0 ),
        .O(\w_vector[4][0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \w_vector[4][0]_i_2 
       (.I0(\w_vector[4][0]_i_5_n_0 ),
        .I1(ARG__0_n_80),
        .I2(ARG__0_n_77),
        .I3(ARG__0_n_85),
        .I4(ARG__0_n_82),
        .I5(\w_vector[4][0]_i_6_n_0 ),
        .O(\w_vector[4][0]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \w_vector[4][0]_i_3 
       (.I0(ARG__0_n_90),
        .I1(ARG__0_n_81),
        .I2(ARG__0_n_93),
        .I3(ARG__0_n_78),
        .O(\w_vector[4][0]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \w_vector[4][0]_i_4 
       (.I0(ARG__0_n_74),
        .I1(ARG__0_n_75),
        .O(\w_vector[4][0]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \w_vector[4][0]_i_5 
       (.I0(ARG__0_n_95),
        .I1(ARG__0_n_89),
        .I2(ARG__0_n_94),
        .I3(ARG__0_n_88),
        .O(\w_vector[4][0]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \w_vector[4][0]_i_6 
       (.I0(ARG__0_n_86),
        .I1(ARG__0_n_87),
        .I2(ARG__0_n_84),
        .I3(ARG__0_n_91),
        .I4(\w_vector[4][0]_i_7_n_0 ),
        .O(\w_vector[4][0]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \w_vector[4][0]_i_7 
       (.I0(ARG__0_n_83),
        .I1(ARG__0_n_79),
        .I2(ARG__0_n_96),
        .I3(ARG__0_n_92),
        .O(\w_vector[4][0]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h0400)) 
    \w_vector[4][15]_i_1 
       (.I0(\w_vector[4][1]_i_2_n_0 ),
        .I1(ARG__0_n_96),
        .I2(\w_vector_reg[1][0]_0 ),
        .I3(ARG__13_0),
        .O(\w_vector[4][15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \w_vector[4][1]_i_1 
       (.I0(\w_vector[4][1]_i_2_n_0 ),
        .I1(ARG__0_n_96),
        .O(\w_vector[4][1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFFFD)) 
    \w_vector[4][1]_i_11 
       (.I0(ARG__0_n_95),
        .I1(\w_vector_reg[4][1]_i_14_n_7 ),
        .I2(\w_vector_reg[4][1]_i_19_n_6 ),
        .I3(\w_vector_reg[4][1]_i_16_n_5 ),
        .O(\w_vector[4][1]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \w_vector[4][1]_i_12 
       (.I0(ARG__0_n_94),
        .I1(ARG__0_n_90),
        .I2(ARG__0_n_74),
        .I3(ARG__0_n_93),
        .O(\w_vector[4][1]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'hFFEF)) 
    \w_vector[4][1]_i_17 
       (.I0(\w_vector_reg[4][1]_i_13_n_6 ),
        .I1(\w_vector_reg[4][1]_i_15_n_4 ),
        .I2(ARG__0_n_85),
        .I3(\w_vector_reg[4][1]_i_19_n_4 ),
        .O(\w_vector[4][1]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'hEFFF)) 
    \w_vector[4][1]_i_18 
       (.I0(\w_vector_reg[4][1]_i_15_n_5 ),
        .I1(\w_vector_reg[4][1]_i_14_n_4 ),
        .I2(ARG__0_n_83),
        .I3(ARG__0_n_82),
        .O(\w_vector[4][1]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \w_vector[4][1]_i_2 
       (.I0(\w_vector[4][1]_i_3_n_0 ),
        .I1(\w_vector[4][1]_i_4_n_0 ),
        .I2(\w_vector[4][1]_i_5_n_0 ),
        .I3(\w_vector[4][1]_i_6_n_0 ),
        .I4(\w_vector[4][1]_i_7_n_0 ),
        .I5(\w_vector[4][1]_i_8_n_0 ),
        .O(\w_vector[4][1]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFFDF)) 
    \w_vector[4][1]_i_20 
       (.I0(ARG__0_n_77),
        .I1(\w_vector_reg[4][1]_i_14_n_5 ),
        .I2(ARG__0_n_91),
        .I3(\w_vector_reg[4][1]_i_13_n_5 ),
        .O(\w_vector[4][1]_i_20_n_0 ));
  LUT4 #(
    .INIT(16'hFFDF)) 
    \w_vector[4][1]_i_21 
       (.I0(ARG__0_n_81),
        .I1(\w_vector_reg[4][1]_i_16_n_6 ),
        .I2(ARG__0_n_89),
        .I3(\w_vector_reg[4][1]_i_15_n_6 ),
        .O(\w_vector[4][1]_i_21_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \w_vector[4][1]_i_22 
       (.I0(ARG__0_n_94),
        .O(\w_vector[4][1]_i_22_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \w_vector[4][1]_i_23 
       (.I0(ARG__0_n_95),
        .O(\w_vector[4][1]_i_23_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \w_vector[4][1]_i_24 
       (.I0(ARG__0_n_96),
        .O(\w_vector[4][1]_i_24_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \w_vector[4][1]_i_25 
       (.I0(ARG__0_n_97),
        .O(\w_vector[4][1]_i_25_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \w_vector[4][1]_i_27 
       (.I0(ARG__0_n_98),
        .O(\w_vector[4][1]_i_27_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \w_vector[4][1]_i_28 
       (.I0(ARG__0_n_99),
        .O(\w_vector[4][1]_i_28_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \w_vector[4][1]_i_29 
       (.I0(ARG__0_n_100),
        .O(\w_vector[4][1]_i_29_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFBFF)) 
    \w_vector[4][1]_i_3 
       (.I0(\w_vector_reg[4][1]_i_9_n_6 ),
        .I1(ARG__0_n_79),
        .I2(\w_vector_reg[4][1]_i_10_n_4 ),
        .I3(ARG__0_n_76),
        .I4(\w_vector[4][1]_i_11_n_0 ),
        .O(\w_vector[4][1]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \w_vector[4][1]_i_30 
       (.I0(ARG__0_n_101),
        .O(\w_vector[4][1]_i_30_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \w_vector[4][1]_i_31 
       (.I0(ARG__0_n_86),
        .O(\w_vector[4][1]_i_31_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \w_vector[4][1]_i_32 
       (.I0(ARG__0_n_87),
        .O(\w_vector[4][1]_i_32_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \w_vector[4][1]_i_33 
       (.I0(ARG__0_n_88),
        .O(\w_vector[4][1]_i_33_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \w_vector[4][1]_i_34 
       (.I0(ARG__0_n_89),
        .O(\w_vector[4][1]_i_34_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \w_vector[4][1]_i_35 
       (.I0(ARG__0_n_82),
        .O(\w_vector[4][1]_i_35_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \w_vector[4][1]_i_36 
       (.I0(ARG__0_n_83),
        .O(\w_vector[4][1]_i_36_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \w_vector[4][1]_i_37 
       (.I0(ARG__0_n_84),
        .O(\w_vector[4][1]_i_37_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \w_vector[4][1]_i_38 
       (.I0(ARG__0_n_85),
        .O(\w_vector[4][1]_i_38_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \w_vector[4][1]_i_39 
       (.I0(ARG__0_n_90),
        .O(\w_vector[4][1]_i_39_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    \w_vector[4][1]_i_4 
       (.I0(\w_vector[4][1]_i_12_n_0 ),
        .I1(\w_vector_reg[4][1]_i_13_n_4 ),
        .I2(ARG__0_n_80),
        .I3(\w_vector_reg[4][1]_i_14_n_6 ),
        .I4(\w_vector_reg[4][1]_i_9_n_7 ),
        .O(\w_vector[4][1]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \w_vector[4][1]_i_40 
       (.I0(ARG__0_n_91),
        .O(\w_vector[4][1]_i_40_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \w_vector[4][1]_i_41 
       (.I0(ARG__0_n_92),
        .O(\w_vector[4][1]_i_41_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \w_vector[4][1]_i_42 
       (.I0(ARG__0_n_93),
        .O(\w_vector[4][1]_i_42_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \w_vector[4][1]_i_43 
       (.I0(ARG__0_n_78),
        .O(\w_vector[4][1]_i_43_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \w_vector[4][1]_i_44 
       (.I0(ARG__0_n_79),
        .O(\w_vector[4][1]_i_44_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \w_vector[4][1]_i_45 
       (.I0(ARG__0_n_80),
        .O(\w_vector[4][1]_i_45_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \w_vector[4][1]_i_46 
       (.I0(ARG__0_n_81),
        .O(\w_vector[4][1]_i_46_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \w_vector[4][1]_i_47 
       (.I0(ARG__0_n_74),
        .O(\w_vector[4][1]_i_47_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \w_vector[4][1]_i_48 
       (.I0(ARG__0_n_75),
        .O(\w_vector[4][1]_i_48_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \w_vector[4][1]_i_49 
       (.I0(ARG__0_n_76),
        .O(\w_vector[4][1]_i_49_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFDFFFFFFFFFF)) 
    \w_vector[4][1]_i_5 
       (.I0(ARG__0_n_87),
        .I1(\w_vector_reg[4][1]_i_13_n_7 ),
        .I2(\w_vector_reg[4][1]_i_15_n_7 ),
        .I3(ARG__0_n_78),
        .I4(\w_vector_reg[4][1]_i_9_n_4 ),
        .I5(ARG__0_n_97),
        .O(\w_vector[4][1]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \w_vector[4][1]_i_50 
       (.I0(ARG__0_n_77),
        .O(\w_vector[4][1]_i_50_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \w_vector[4][1]_i_51 
       (.I0(ARG__0_n_102),
        .O(\w_vector[4][1]_i_51_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \w_vector[4][1]_i_52 
       (.I0(ARG__0_n_103),
        .O(\w_vector[4][1]_i_52_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \w_vector[4][1]_i_53 
       (.I0(ARG__0_n_104),
        .O(\w_vector[4][1]_i_53_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF7FF)) 
    \w_vector[4][1]_i_6 
       (.I0(ARG__0_n_75),
        .I1(ARG__0_n_88),
        .I2(\w_vector_reg[4][1]_i_16_n_7 ),
        .I3(ARG__0_n_86),
        .I4(\w_vector[4][1]_i_17_n_0 ),
        .O(\w_vector[4][1]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFBFF)) 
    \w_vector[4][1]_i_7 
       (.I0(\w_vector_reg[4][1]_i_16_n_4 ),
        .I1(ARG__0_n_74),
        .I2(\w_vector_reg[4][1]_i_9_n_5 ),
        .I3(ARG__0_n_92),
        .I4(\w_vector[4][1]_i_18_n_0 ),
        .O(\w_vector[4][1]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFB)) 
    \w_vector[4][1]_i_8 
       (.I0(\w_vector_reg[4][1]_i_19_n_7 ),
        .I1(ARG__0_n_84),
        .I2(\w_vector_reg[4][1]_i_19_n_5 ),
        .I3(\w_vector[4][1]_i_20_n_0 ),
        .I4(\w_vector[4][1]_i_21_n_0 ),
        .O(\w_vector[4][1]_i_8_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \w_vector_reg[0][0] 
       (.C(s00_axi_aclk),
        .CE(ARG_i_1__1_n_0),
        .D(\w_vector[0][0]_i_1_n_0 ),
        .Q(\w_vector_reg_n_0_[0][0] ),
        .R(\w_vector[0][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \w_vector_reg[0][10] 
       (.C(s00_axi_aclk),
        .CE(ARG_i_1__1_n_0),
        .D(ARG__3_n_87),
        .Q(\w_vector_reg_n_0_[0][10] ),
        .R(\w_vector[0][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \w_vector_reg[0][11] 
       (.C(s00_axi_aclk),
        .CE(ARG_i_1__1_n_0),
        .D(ARG__3_n_86),
        .Q(\w_vector_reg_n_0_[0][11] ),
        .R(\w_vector[0][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \w_vector_reg[0][12] 
       (.C(s00_axi_aclk),
        .CE(ARG_i_1__1_n_0),
        .D(ARG__3_n_85),
        .Q(\w_vector_reg_n_0_[0][12] ),
        .R(\w_vector[0][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \w_vector_reg[0][13] 
       (.C(s00_axi_aclk),
        .CE(ARG_i_1__1_n_0),
        .D(ARG__3_n_84),
        .Q(\w_vector_reg_n_0_[0][13] ),
        .R(\w_vector[0][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \w_vector_reg[0][14] 
       (.C(s00_axi_aclk),
        .CE(ARG_i_1__1_n_0),
        .D(ARG__3_n_83),
        .Q(\w_vector_reg_n_0_[0][14] ),
        .R(\w_vector[0][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \w_vector_reg[0][15] 
       (.C(s00_axi_aclk),
        .CE(ARG_i_1__1_n_0),
        .D(ARG__3_n_74),
        .Q(\w_vector_reg_n_0_[0][15] ),
        .R(\w_vector[0][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \w_vector_reg[0][1] 
       (.C(s00_axi_aclk),
        .CE(ARG_i_1__1_n_0),
        .D(\w_vector[0][1]_i_1_n_0 ),
        .Q(\w_vector_reg_n_0_[0][1] ),
        .R(1'b0));
  CARRY4 \w_vector_reg[0][1]_i_10 
       (.CI(\w_vector_reg[0][1]_i_26_n_0 ),
        .CO({\w_vector_reg[0][1]_i_10_n_0 ,\w_vector_reg[0][1]_i_10_n_1 ,\w_vector_reg[0][1]_i_10_n_2 ,\w_vector_reg[0][1]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\w_vector_reg[0][1]_i_10_n_4 ,\NLW_w_vector_reg[0][1]_i_10_O_UNCONNECTED [2:0]}),
        .S({\w_vector[0][1]_i_27_n_0 ,\w_vector[0][1]_i_28_n_0 ,\w_vector[0][1]_i_29_n_0 ,\w_vector[0][1]_i_30_n_0 }));
  CARRY4 \w_vector_reg[0][1]_i_13 
       (.CI(\w_vector_reg[0][1]_i_15_n_0 ),
        .CO({\w_vector_reg[0][1]_i_13_n_0 ,\w_vector_reg[0][1]_i_13_n_1 ,\w_vector_reg[0][1]_i_13_n_2 ,\w_vector_reg[0][1]_i_13_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\w_vector_reg[0][1]_i_13_n_4 ,\w_vector_reg[0][1]_i_13_n_5 ,\w_vector_reg[0][1]_i_13_n_6 ,\w_vector_reg[0][1]_i_13_n_7 }),
        .S({\w_vector[0][1]_i_31_n_0 ,\w_vector[0][1]_i_32_n_0 ,\w_vector[0][1]_i_33_n_0 ,\w_vector[0][1]_i_34_n_0 }));
  CARRY4 \w_vector_reg[0][1]_i_14 
       (.CI(\w_vector_reg[0][1]_i_13_n_0 ),
        .CO({\w_vector_reg[0][1]_i_14_n_0 ,\w_vector_reg[0][1]_i_14_n_1 ,\w_vector_reg[0][1]_i_14_n_2 ,\w_vector_reg[0][1]_i_14_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\w_vector_reg[0][1]_i_14_n_4 ,\w_vector_reg[0][1]_i_14_n_5 ,\w_vector_reg[0][1]_i_14_n_6 ,\w_vector_reg[0][1]_i_14_n_7 }),
        .S({\w_vector[0][1]_i_35_n_0 ,\w_vector[0][1]_i_36_n_0 ,\w_vector[0][1]_i_37_n_0 ,\w_vector[0][1]_i_38_n_0 }));
  CARRY4 \w_vector_reg[0][1]_i_15 
       (.CI(\w_vector_reg[0][1]_i_9_n_0 ),
        .CO({\w_vector_reg[0][1]_i_15_n_0 ,\w_vector_reg[0][1]_i_15_n_1 ,\w_vector_reg[0][1]_i_15_n_2 ,\w_vector_reg[0][1]_i_15_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\w_vector_reg[0][1]_i_15_n_4 ,\w_vector_reg[0][1]_i_15_n_5 ,\w_vector_reg[0][1]_i_15_n_6 ,\w_vector_reg[0][1]_i_15_n_7 }),
        .S({\w_vector[0][1]_i_39_n_0 ,\w_vector[0][1]_i_40_n_0 ,\w_vector[0][1]_i_41_n_0 ,\w_vector[0][1]_i_42_n_0 }));
  CARRY4 \w_vector_reg[0][1]_i_16 
       (.CI(\w_vector_reg[0][1]_i_14_n_0 ),
        .CO({\w_vector_reg[0][1]_i_16_n_0 ,\w_vector_reg[0][1]_i_16_n_1 ,\w_vector_reg[0][1]_i_16_n_2 ,\w_vector_reg[0][1]_i_16_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\w_vector_reg[0][1]_i_16_n_4 ,\w_vector_reg[0][1]_i_16_n_5 ,\w_vector_reg[0][1]_i_16_n_6 ,\w_vector_reg[0][1]_i_16_n_7 }),
        .S({\w_vector[0][1]_i_43_n_0 ,\w_vector[0][1]_i_44_n_0 ,\w_vector[0][1]_i_45_n_0 ,\w_vector[0][1]_i_46_n_0 }));
  CARRY4 \w_vector_reg[0][1]_i_19 
       (.CI(\w_vector_reg[0][1]_i_16_n_0 ),
        .CO({\NLW_w_vector_reg[0][1]_i_19_CO_UNCONNECTED [3],\w_vector_reg[0][1]_i_19_n_1 ,\w_vector_reg[0][1]_i_19_n_2 ,\w_vector_reg[0][1]_i_19_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\w_vector_reg[0][1]_i_19_n_4 ,\w_vector_reg[0][1]_i_19_n_5 ,\w_vector_reg[0][1]_i_19_n_6 ,\w_vector_reg[0][1]_i_19_n_7 }),
        .S({\w_vector[0][1]_i_47_n_0 ,\w_vector[0][1]_i_48_n_0 ,\w_vector[0][1]_i_49_n_0 ,\w_vector[0][1]_i_50_n_0 }));
  CARRY4 \w_vector_reg[0][1]_i_26 
       (.CI(1'b0),
        .CO({\w_vector_reg[0][1]_i_26_n_0 ,\w_vector_reg[0][1]_i_26_n_1 ,\w_vector_reg[0][1]_i_26_n_2 ,\w_vector_reg[0][1]_i_26_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O(\NLW_w_vector_reg[0][1]_i_26_O_UNCONNECTED [3:0]),
        .S({\w_vector[0][1]_i_51_n_0 ,\w_vector[0][1]_i_52_n_0 ,\w_vector[0][1]_i_53_n_0 ,ARG__3_n_105}));
  CARRY4 \w_vector_reg[0][1]_i_9 
       (.CI(\w_vector_reg[0][1]_i_10_n_0 ),
        .CO({\w_vector_reg[0][1]_i_9_n_0 ,\w_vector_reg[0][1]_i_9_n_1 ,\w_vector_reg[0][1]_i_9_n_2 ,\w_vector_reg[0][1]_i_9_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\w_vector_reg[0][1]_i_9_n_4 ,\w_vector_reg[0][1]_i_9_n_5 ,\w_vector_reg[0][1]_i_9_n_6 ,\w_vector_reg[0][1]_i_9_n_7 }),
        .S({\w_vector[0][1]_i_22_n_0 ,\w_vector[0][1]_i_23_n_0 ,\w_vector[0][1]_i_24_n_0 ,\w_vector[0][1]_i_25_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \w_vector_reg[0][2] 
       (.C(s00_axi_aclk),
        .CE(ARG_i_1__1_n_0),
        .D(ARG__3_n_95),
        .Q(\w_vector_reg_n_0_[0][2] ),
        .R(\w_vector[0][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \w_vector_reg[0][3] 
       (.C(s00_axi_aclk),
        .CE(ARG_i_1__1_n_0),
        .D(ARG__3_n_94),
        .Q(\w_vector_reg_n_0_[0][3] ),
        .R(\w_vector[0][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \w_vector_reg[0][4] 
       (.C(s00_axi_aclk),
        .CE(ARG_i_1__1_n_0),
        .D(ARG__3_n_93),
        .Q(\w_vector_reg_n_0_[0][4] ),
        .R(\w_vector[0][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \w_vector_reg[0][5] 
       (.C(s00_axi_aclk),
        .CE(ARG_i_1__1_n_0),
        .D(ARG__3_n_92),
        .Q(\w_vector_reg_n_0_[0][5] ),
        .R(\w_vector[0][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \w_vector_reg[0][6] 
       (.C(s00_axi_aclk),
        .CE(ARG_i_1__1_n_0),
        .D(ARG__3_n_91),
        .Q(\w_vector_reg_n_0_[0][6] ),
        .R(\w_vector[0][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \w_vector_reg[0][7] 
       (.C(s00_axi_aclk),
        .CE(ARG_i_1__1_n_0),
        .D(ARG__3_n_90),
        .Q(\w_vector_reg_n_0_[0][7] ),
        .R(\w_vector[0][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \w_vector_reg[0][8] 
       (.C(s00_axi_aclk),
        .CE(ARG_i_1__1_n_0),
        .D(ARG__3_n_89),
        .Q(\w_vector_reg_n_0_[0][8] ),
        .R(\w_vector[0][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \w_vector_reg[0][9] 
       (.C(s00_axi_aclk),
        .CE(ARG_i_1__1_n_0),
        .D(ARG__3_n_88),
        .Q(\w_vector_reg_n_0_[0][9] ),
        .R(\w_vector[0][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \w_vector_reg[1][0] 
       (.C(s00_axi_aclk),
        .CE(ARG_i_1__1_n_0),
        .D(\w_vector[1][0]_i_1_n_0 ),
        .Q(\w_vector_reg_n_0_[1][0] ),
        .R(\w_vector[1][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \w_vector_reg[1][10] 
       (.C(s00_axi_aclk),
        .CE(ARG_i_1__1_n_0),
        .D(ARG_n_87),
        .Q(\w_vector_reg_n_0_[1][10] ),
        .R(\w_vector[1][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \w_vector_reg[1][11] 
       (.C(s00_axi_aclk),
        .CE(ARG_i_1__1_n_0),
        .D(ARG_n_86),
        .Q(\w_vector_reg_n_0_[1][11] ),
        .R(\w_vector[1][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \w_vector_reg[1][12] 
       (.C(s00_axi_aclk),
        .CE(ARG_i_1__1_n_0),
        .D(ARG_n_85),
        .Q(\w_vector_reg_n_0_[1][12] ),
        .R(\w_vector[1][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \w_vector_reg[1][13] 
       (.C(s00_axi_aclk),
        .CE(ARG_i_1__1_n_0),
        .D(ARG_n_84),
        .Q(\w_vector_reg_n_0_[1][13] ),
        .R(\w_vector[1][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \w_vector_reg[1][14] 
       (.C(s00_axi_aclk),
        .CE(ARG_i_1__1_n_0),
        .D(ARG_n_83),
        .Q(\w_vector_reg_n_0_[1][14] ),
        .R(\w_vector[1][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \w_vector_reg[1][15] 
       (.C(s00_axi_aclk),
        .CE(ARG_i_1__1_n_0),
        .D(ARG_n_74),
        .Q(\w_vector_reg_n_0_[1][15] ),
        .R(\w_vector[1][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \w_vector_reg[1][1] 
       (.C(s00_axi_aclk),
        .CE(ARG_i_1__1_n_0),
        .D(\w_vector[1][1]_i_1_n_0 ),
        .Q(\w_vector_reg_n_0_[1][1] ),
        .R(1'b0));
  CARRY4 \w_vector_reg[1][1]_i_10 
       (.CI(\w_vector_reg[1][1]_i_26_n_0 ),
        .CO({\w_vector_reg[1][1]_i_10_n_0 ,\w_vector_reg[1][1]_i_10_n_1 ,\w_vector_reg[1][1]_i_10_n_2 ,\w_vector_reg[1][1]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\w_vector_reg[1][1]_i_10_n_4 ,\NLW_w_vector_reg[1][1]_i_10_O_UNCONNECTED [2:0]}),
        .S({\w_vector[1][1]_i_27_n_0 ,\w_vector[1][1]_i_28_n_0 ,\w_vector[1][1]_i_29_n_0 ,\w_vector[1][1]_i_30_n_0 }));
  CARRY4 \w_vector_reg[1][1]_i_13 
       (.CI(\w_vector_reg[1][1]_i_15_n_0 ),
        .CO({\w_vector_reg[1][1]_i_13_n_0 ,\w_vector_reg[1][1]_i_13_n_1 ,\w_vector_reg[1][1]_i_13_n_2 ,\w_vector_reg[1][1]_i_13_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\w_vector_reg[1][1]_i_13_n_4 ,\w_vector_reg[1][1]_i_13_n_5 ,\w_vector_reg[1][1]_i_13_n_6 ,\w_vector_reg[1][1]_i_13_n_7 }),
        .S({\w_vector[1][1]_i_31_n_0 ,\w_vector[1][1]_i_32_n_0 ,\w_vector[1][1]_i_33_n_0 ,\w_vector[1][1]_i_34_n_0 }));
  CARRY4 \w_vector_reg[1][1]_i_14 
       (.CI(\w_vector_reg[1][1]_i_13_n_0 ),
        .CO({\w_vector_reg[1][1]_i_14_n_0 ,\w_vector_reg[1][1]_i_14_n_1 ,\w_vector_reg[1][1]_i_14_n_2 ,\w_vector_reg[1][1]_i_14_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\w_vector_reg[1][1]_i_14_n_4 ,\w_vector_reg[1][1]_i_14_n_5 ,\w_vector_reg[1][1]_i_14_n_6 ,\w_vector_reg[1][1]_i_14_n_7 }),
        .S({\w_vector[1][1]_i_35_n_0 ,\w_vector[1][1]_i_36_n_0 ,\w_vector[1][1]_i_37_n_0 ,\w_vector[1][1]_i_38_n_0 }));
  CARRY4 \w_vector_reg[1][1]_i_15 
       (.CI(\w_vector_reg[1][1]_i_9_n_0 ),
        .CO({\w_vector_reg[1][1]_i_15_n_0 ,\w_vector_reg[1][1]_i_15_n_1 ,\w_vector_reg[1][1]_i_15_n_2 ,\w_vector_reg[1][1]_i_15_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\w_vector_reg[1][1]_i_15_n_4 ,\w_vector_reg[1][1]_i_15_n_5 ,\w_vector_reg[1][1]_i_15_n_6 ,\w_vector_reg[1][1]_i_15_n_7 }),
        .S({\w_vector[1][1]_i_39_n_0 ,\w_vector[1][1]_i_40_n_0 ,\w_vector[1][1]_i_41_n_0 ,\w_vector[1][1]_i_42_n_0 }));
  CARRY4 \w_vector_reg[1][1]_i_16 
       (.CI(\w_vector_reg[1][1]_i_14_n_0 ),
        .CO({\w_vector_reg[1][1]_i_16_n_0 ,\w_vector_reg[1][1]_i_16_n_1 ,\w_vector_reg[1][1]_i_16_n_2 ,\w_vector_reg[1][1]_i_16_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\w_vector_reg[1][1]_i_16_n_4 ,\w_vector_reg[1][1]_i_16_n_5 ,\w_vector_reg[1][1]_i_16_n_6 ,\w_vector_reg[1][1]_i_16_n_7 }),
        .S({\w_vector[1][1]_i_43_n_0 ,\w_vector[1][1]_i_44_n_0 ,\w_vector[1][1]_i_45_n_0 ,\w_vector[1][1]_i_46_n_0 }));
  CARRY4 \w_vector_reg[1][1]_i_19 
       (.CI(\w_vector_reg[1][1]_i_16_n_0 ),
        .CO({\NLW_w_vector_reg[1][1]_i_19_CO_UNCONNECTED [3],\w_vector_reg[1][1]_i_19_n_1 ,\w_vector_reg[1][1]_i_19_n_2 ,\w_vector_reg[1][1]_i_19_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\w_vector_reg[1][1]_i_19_n_4 ,\w_vector_reg[1][1]_i_19_n_5 ,\w_vector_reg[1][1]_i_19_n_6 ,\w_vector_reg[1][1]_i_19_n_7 }),
        .S({\w_vector[1][1]_i_47_n_0 ,\w_vector[1][1]_i_48_n_0 ,\w_vector[1][1]_i_49_n_0 ,\w_vector[1][1]_i_50_n_0 }));
  CARRY4 \w_vector_reg[1][1]_i_26 
       (.CI(1'b0),
        .CO({\w_vector_reg[1][1]_i_26_n_0 ,\w_vector_reg[1][1]_i_26_n_1 ,\w_vector_reg[1][1]_i_26_n_2 ,\w_vector_reg[1][1]_i_26_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O(\NLW_w_vector_reg[1][1]_i_26_O_UNCONNECTED [3:0]),
        .S({\w_vector[1][1]_i_51_n_0 ,\w_vector[1][1]_i_52_n_0 ,\w_vector[1][1]_i_53_n_0 ,ARG_n_105}));
  CARRY4 \w_vector_reg[1][1]_i_9 
       (.CI(\w_vector_reg[1][1]_i_10_n_0 ),
        .CO({\w_vector_reg[1][1]_i_9_n_0 ,\w_vector_reg[1][1]_i_9_n_1 ,\w_vector_reg[1][1]_i_9_n_2 ,\w_vector_reg[1][1]_i_9_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\w_vector_reg[1][1]_i_9_n_4 ,\w_vector_reg[1][1]_i_9_n_5 ,\w_vector_reg[1][1]_i_9_n_6 ,\w_vector_reg[1][1]_i_9_n_7 }),
        .S({\w_vector[1][1]_i_22_n_0 ,\w_vector[1][1]_i_23_n_0 ,\w_vector[1][1]_i_24_n_0 ,\w_vector[1][1]_i_25_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \w_vector_reg[1][2] 
       (.C(s00_axi_aclk),
        .CE(ARG_i_1__1_n_0),
        .D(ARG_n_95),
        .Q(\w_vector_reg_n_0_[1][2] ),
        .R(\w_vector[1][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \w_vector_reg[1][3] 
       (.C(s00_axi_aclk),
        .CE(ARG_i_1__1_n_0),
        .D(ARG_n_94),
        .Q(\w_vector_reg_n_0_[1][3] ),
        .R(\w_vector[1][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \w_vector_reg[1][4] 
       (.C(s00_axi_aclk),
        .CE(ARG_i_1__1_n_0),
        .D(ARG_n_93),
        .Q(\w_vector_reg_n_0_[1][4] ),
        .R(\w_vector[1][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \w_vector_reg[1][5] 
       (.C(s00_axi_aclk),
        .CE(ARG_i_1__1_n_0),
        .D(ARG_n_92),
        .Q(\w_vector_reg_n_0_[1][5] ),
        .R(\w_vector[1][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \w_vector_reg[1][6] 
       (.C(s00_axi_aclk),
        .CE(ARG_i_1__1_n_0),
        .D(ARG_n_91),
        .Q(\w_vector_reg_n_0_[1][6] ),
        .R(\w_vector[1][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \w_vector_reg[1][7] 
       (.C(s00_axi_aclk),
        .CE(ARG_i_1__1_n_0),
        .D(ARG_n_90),
        .Q(\w_vector_reg_n_0_[1][7] ),
        .R(\w_vector[1][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \w_vector_reg[1][8] 
       (.C(s00_axi_aclk),
        .CE(ARG_i_1__1_n_0),
        .D(ARG_n_89),
        .Q(\w_vector_reg_n_0_[1][8] ),
        .R(\w_vector[1][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \w_vector_reg[1][9] 
       (.C(s00_axi_aclk),
        .CE(ARG_i_1__1_n_0),
        .D(ARG_n_88),
        .Q(\w_vector_reg_n_0_[1][9] ),
        .R(\w_vector[1][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \w_vector_reg[3][0] 
       (.C(s00_axi_aclk),
        .CE(ARG_i_1__1_n_0),
        .D(\w_vector[3][0]_i_1_n_0 ),
        .Q(\w_vector_reg_n_0_[3][0] ),
        .R(\w_vector[3][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \w_vector_reg[3][10] 
       (.C(s00_axi_aclk),
        .CE(ARG_i_1__1_n_0),
        .D(ARG__4_n_87),
        .Q(\w_vector_reg_n_0_[3][10] ),
        .R(\w_vector[3][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \w_vector_reg[3][11] 
       (.C(s00_axi_aclk),
        .CE(ARG_i_1__1_n_0),
        .D(ARG__4_n_86),
        .Q(\w_vector_reg_n_0_[3][11] ),
        .R(\w_vector[3][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \w_vector_reg[3][12] 
       (.C(s00_axi_aclk),
        .CE(ARG_i_1__1_n_0),
        .D(ARG__4_n_85),
        .Q(\w_vector_reg_n_0_[3][12] ),
        .R(\w_vector[3][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \w_vector_reg[3][13] 
       (.C(s00_axi_aclk),
        .CE(ARG_i_1__1_n_0),
        .D(ARG__4_n_84),
        .Q(\w_vector_reg_n_0_[3][13] ),
        .R(\w_vector[3][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \w_vector_reg[3][14] 
       (.C(s00_axi_aclk),
        .CE(ARG_i_1__1_n_0),
        .D(ARG__4_n_83),
        .Q(\w_vector_reg_n_0_[3][14] ),
        .R(\w_vector[3][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \w_vector_reg[3][15] 
       (.C(s00_axi_aclk),
        .CE(ARG_i_1__1_n_0),
        .D(ARG__4_n_74),
        .Q(\w_vector_reg_n_0_[3][15] ),
        .R(\w_vector[3][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \w_vector_reg[3][1] 
       (.C(s00_axi_aclk),
        .CE(ARG_i_1__1_n_0),
        .D(\w_vector[3][1]_i_1_n_0 ),
        .Q(\w_vector_reg_n_0_[3][1] ),
        .R(1'b0));
  CARRY4 \w_vector_reg[3][1]_i_10 
       (.CI(\w_vector_reg[3][1]_i_26_n_0 ),
        .CO({\w_vector_reg[3][1]_i_10_n_0 ,\w_vector_reg[3][1]_i_10_n_1 ,\w_vector_reg[3][1]_i_10_n_2 ,\w_vector_reg[3][1]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\w_vector_reg[3][1]_i_10_n_4 ,\NLW_w_vector_reg[3][1]_i_10_O_UNCONNECTED [2:0]}),
        .S({\w_vector[3][1]_i_27_n_0 ,\w_vector[3][1]_i_28_n_0 ,\w_vector[3][1]_i_29_n_0 ,\w_vector[3][1]_i_30_n_0 }));
  CARRY4 \w_vector_reg[3][1]_i_13 
       (.CI(\w_vector_reg[3][1]_i_15_n_0 ),
        .CO({\w_vector_reg[3][1]_i_13_n_0 ,\w_vector_reg[3][1]_i_13_n_1 ,\w_vector_reg[3][1]_i_13_n_2 ,\w_vector_reg[3][1]_i_13_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\w_vector_reg[3][1]_i_13_n_4 ,\w_vector_reg[3][1]_i_13_n_5 ,\w_vector_reg[3][1]_i_13_n_6 ,\w_vector_reg[3][1]_i_13_n_7 }),
        .S({\w_vector[3][1]_i_31_n_0 ,\w_vector[3][1]_i_32_n_0 ,\w_vector[3][1]_i_33_n_0 ,\w_vector[3][1]_i_34_n_0 }));
  CARRY4 \w_vector_reg[3][1]_i_14 
       (.CI(\w_vector_reg[3][1]_i_13_n_0 ),
        .CO({\w_vector_reg[3][1]_i_14_n_0 ,\w_vector_reg[3][1]_i_14_n_1 ,\w_vector_reg[3][1]_i_14_n_2 ,\w_vector_reg[3][1]_i_14_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\w_vector_reg[3][1]_i_14_n_4 ,\w_vector_reg[3][1]_i_14_n_5 ,\w_vector_reg[3][1]_i_14_n_6 ,\w_vector_reg[3][1]_i_14_n_7 }),
        .S({\w_vector[3][1]_i_35_n_0 ,\w_vector[3][1]_i_36_n_0 ,\w_vector[3][1]_i_37_n_0 ,\w_vector[3][1]_i_38_n_0 }));
  CARRY4 \w_vector_reg[3][1]_i_15 
       (.CI(\w_vector_reg[3][1]_i_9_n_0 ),
        .CO({\w_vector_reg[3][1]_i_15_n_0 ,\w_vector_reg[3][1]_i_15_n_1 ,\w_vector_reg[3][1]_i_15_n_2 ,\w_vector_reg[3][1]_i_15_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\w_vector_reg[3][1]_i_15_n_4 ,\w_vector_reg[3][1]_i_15_n_5 ,\w_vector_reg[3][1]_i_15_n_6 ,\w_vector_reg[3][1]_i_15_n_7 }),
        .S({\w_vector[3][1]_i_39_n_0 ,\w_vector[3][1]_i_40_n_0 ,\w_vector[3][1]_i_41_n_0 ,\w_vector[3][1]_i_42_n_0 }));
  CARRY4 \w_vector_reg[3][1]_i_16 
       (.CI(\w_vector_reg[3][1]_i_14_n_0 ),
        .CO({\w_vector_reg[3][1]_i_16_n_0 ,\w_vector_reg[3][1]_i_16_n_1 ,\w_vector_reg[3][1]_i_16_n_2 ,\w_vector_reg[3][1]_i_16_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\w_vector_reg[3][1]_i_16_n_4 ,\w_vector_reg[3][1]_i_16_n_5 ,\w_vector_reg[3][1]_i_16_n_6 ,\w_vector_reg[3][1]_i_16_n_7 }),
        .S({\w_vector[3][1]_i_43_n_0 ,\w_vector[3][1]_i_44_n_0 ,\w_vector[3][1]_i_45_n_0 ,\w_vector[3][1]_i_46_n_0 }));
  CARRY4 \w_vector_reg[3][1]_i_19 
       (.CI(\w_vector_reg[3][1]_i_16_n_0 ),
        .CO({\NLW_w_vector_reg[3][1]_i_19_CO_UNCONNECTED [3],\w_vector_reg[3][1]_i_19_n_1 ,\w_vector_reg[3][1]_i_19_n_2 ,\w_vector_reg[3][1]_i_19_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\w_vector_reg[3][1]_i_19_n_4 ,\w_vector_reg[3][1]_i_19_n_5 ,\w_vector_reg[3][1]_i_19_n_6 ,\w_vector_reg[3][1]_i_19_n_7 }),
        .S({\w_vector[3][1]_i_47_n_0 ,\w_vector[3][1]_i_48_n_0 ,\w_vector[3][1]_i_49_n_0 ,\w_vector[3][1]_i_50_n_0 }));
  CARRY4 \w_vector_reg[3][1]_i_26 
       (.CI(1'b0),
        .CO({\w_vector_reg[3][1]_i_26_n_0 ,\w_vector_reg[3][1]_i_26_n_1 ,\w_vector_reg[3][1]_i_26_n_2 ,\w_vector_reg[3][1]_i_26_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O(\NLW_w_vector_reg[3][1]_i_26_O_UNCONNECTED [3:0]),
        .S({\w_vector[3][1]_i_51_n_0 ,\w_vector[3][1]_i_52_n_0 ,\w_vector[3][1]_i_53_n_0 ,ARG__4_n_105}));
  CARRY4 \w_vector_reg[3][1]_i_9 
       (.CI(\w_vector_reg[3][1]_i_10_n_0 ),
        .CO({\w_vector_reg[3][1]_i_9_n_0 ,\w_vector_reg[3][1]_i_9_n_1 ,\w_vector_reg[3][1]_i_9_n_2 ,\w_vector_reg[3][1]_i_9_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\w_vector_reg[3][1]_i_9_n_4 ,\w_vector_reg[3][1]_i_9_n_5 ,\w_vector_reg[3][1]_i_9_n_6 ,\w_vector_reg[3][1]_i_9_n_7 }),
        .S({\w_vector[3][1]_i_22_n_0 ,\w_vector[3][1]_i_23_n_0 ,\w_vector[3][1]_i_24_n_0 ,\w_vector[3][1]_i_25_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \w_vector_reg[3][2] 
       (.C(s00_axi_aclk),
        .CE(ARG_i_1__1_n_0),
        .D(ARG__4_n_95),
        .Q(\w_vector_reg_n_0_[3][2] ),
        .R(\w_vector[3][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \w_vector_reg[3][3] 
       (.C(s00_axi_aclk),
        .CE(ARG_i_1__1_n_0),
        .D(ARG__4_n_94),
        .Q(\w_vector_reg_n_0_[3][3] ),
        .R(\w_vector[3][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \w_vector_reg[3][4] 
       (.C(s00_axi_aclk),
        .CE(ARG_i_1__1_n_0),
        .D(ARG__4_n_93),
        .Q(\w_vector_reg_n_0_[3][4] ),
        .R(\w_vector[3][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \w_vector_reg[3][5] 
       (.C(s00_axi_aclk),
        .CE(ARG_i_1__1_n_0),
        .D(ARG__4_n_92),
        .Q(\w_vector_reg_n_0_[3][5] ),
        .R(\w_vector[3][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \w_vector_reg[3][6] 
       (.C(s00_axi_aclk),
        .CE(ARG_i_1__1_n_0),
        .D(ARG__4_n_91),
        .Q(\w_vector_reg_n_0_[3][6] ),
        .R(\w_vector[3][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \w_vector_reg[3][7] 
       (.C(s00_axi_aclk),
        .CE(ARG_i_1__1_n_0),
        .D(ARG__4_n_90),
        .Q(\w_vector_reg_n_0_[3][7] ),
        .R(\w_vector[3][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \w_vector_reg[3][8] 
       (.C(s00_axi_aclk),
        .CE(ARG_i_1__1_n_0),
        .D(ARG__4_n_89),
        .Q(\w_vector_reg_n_0_[3][8] ),
        .R(\w_vector[3][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \w_vector_reg[3][9] 
       (.C(s00_axi_aclk),
        .CE(ARG_i_1__1_n_0),
        .D(ARG__4_n_88),
        .Q(\w_vector_reg_n_0_[3][9] ),
        .R(\w_vector[3][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \w_vector_reg[4][0] 
       (.C(s00_axi_aclk),
        .CE(ARG_i_1__1_n_0),
        .D(\w_vector[4][0]_i_1_n_0 ),
        .Q(\w_vector_reg_n_0_[4][0] ),
        .R(\w_vector[4][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \w_vector_reg[4][10] 
       (.C(s00_axi_aclk),
        .CE(ARG_i_1__1_n_0),
        .D(ARG__0_n_87),
        .Q(\w_vector_reg_n_0_[4][10] ),
        .R(\w_vector[4][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \w_vector_reg[4][11] 
       (.C(s00_axi_aclk),
        .CE(ARG_i_1__1_n_0),
        .D(ARG__0_n_86),
        .Q(\w_vector_reg_n_0_[4][11] ),
        .R(\w_vector[4][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \w_vector_reg[4][12] 
       (.C(s00_axi_aclk),
        .CE(ARG_i_1__1_n_0),
        .D(ARG__0_n_85),
        .Q(\w_vector_reg_n_0_[4][12] ),
        .R(\w_vector[4][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \w_vector_reg[4][13] 
       (.C(s00_axi_aclk),
        .CE(ARG_i_1__1_n_0),
        .D(ARG__0_n_84),
        .Q(\w_vector_reg_n_0_[4][13] ),
        .R(\w_vector[4][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \w_vector_reg[4][14] 
       (.C(s00_axi_aclk),
        .CE(ARG_i_1__1_n_0),
        .D(ARG__0_n_83),
        .Q(\w_vector_reg_n_0_[4][14] ),
        .R(\w_vector[4][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \w_vector_reg[4][15] 
       (.C(s00_axi_aclk),
        .CE(ARG_i_1__1_n_0),
        .D(ARG__0_n_74),
        .Q(\w_vector_reg_n_0_[4][15] ),
        .R(\w_vector[4][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \w_vector_reg[4][1] 
       (.C(s00_axi_aclk),
        .CE(ARG_i_1__1_n_0),
        .D(\w_vector[4][1]_i_1_n_0 ),
        .Q(\w_vector_reg_n_0_[4][1] ),
        .R(1'b0));
  CARRY4 \w_vector_reg[4][1]_i_10 
       (.CI(\w_vector_reg[4][1]_i_26_n_0 ),
        .CO({\w_vector_reg[4][1]_i_10_n_0 ,\w_vector_reg[4][1]_i_10_n_1 ,\w_vector_reg[4][1]_i_10_n_2 ,\w_vector_reg[4][1]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\w_vector_reg[4][1]_i_10_n_4 ,\NLW_w_vector_reg[4][1]_i_10_O_UNCONNECTED [2:0]}),
        .S({\w_vector[4][1]_i_27_n_0 ,\w_vector[4][1]_i_28_n_0 ,\w_vector[4][1]_i_29_n_0 ,\w_vector[4][1]_i_30_n_0 }));
  CARRY4 \w_vector_reg[4][1]_i_13 
       (.CI(\w_vector_reg[4][1]_i_15_n_0 ),
        .CO({\w_vector_reg[4][1]_i_13_n_0 ,\w_vector_reg[4][1]_i_13_n_1 ,\w_vector_reg[4][1]_i_13_n_2 ,\w_vector_reg[4][1]_i_13_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\w_vector_reg[4][1]_i_13_n_4 ,\w_vector_reg[4][1]_i_13_n_5 ,\w_vector_reg[4][1]_i_13_n_6 ,\w_vector_reg[4][1]_i_13_n_7 }),
        .S({\w_vector[4][1]_i_31_n_0 ,\w_vector[4][1]_i_32_n_0 ,\w_vector[4][1]_i_33_n_0 ,\w_vector[4][1]_i_34_n_0 }));
  CARRY4 \w_vector_reg[4][1]_i_14 
       (.CI(\w_vector_reg[4][1]_i_13_n_0 ),
        .CO({\w_vector_reg[4][1]_i_14_n_0 ,\w_vector_reg[4][1]_i_14_n_1 ,\w_vector_reg[4][1]_i_14_n_2 ,\w_vector_reg[4][1]_i_14_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\w_vector_reg[4][1]_i_14_n_4 ,\w_vector_reg[4][1]_i_14_n_5 ,\w_vector_reg[4][1]_i_14_n_6 ,\w_vector_reg[4][1]_i_14_n_7 }),
        .S({\w_vector[4][1]_i_35_n_0 ,\w_vector[4][1]_i_36_n_0 ,\w_vector[4][1]_i_37_n_0 ,\w_vector[4][1]_i_38_n_0 }));
  CARRY4 \w_vector_reg[4][1]_i_15 
       (.CI(\w_vector_reg[4][1]_i_9_n_0 ),
        .CO({\w_vector_reg[4][1]_i_15_n_0 ,\w_vector_reg[4][1]_i_15_n_1 ,\w_vector_reg[4][1]_i_15_n_2 ,\w_vector_reg[4][1]_i_15_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\w_vector_reg[4][1]_i_15_n_4 ,\w_vector_reg[4][1]_i_15_n_5 ,\w_vector_reg[4][1]_i_15_n_6 ,\w_vector_reg[4][1]_i_15_n_7 }),
        .S({\w_vector[4][1]_i_39_n_0 ,\w_vector[4][1]_i_40_n_0 ,\w_vector[4][1]_i_41_n_0 ,\w_vector[4][1]_i_42_n_0 }));
  CARRY4 \w_vector_reg[4][1]_i_16 
       (.CI(\w_vector_reg[4][1]_i_14_n_0 ),
        .CO({\w_vector_reg[4][1]_i_16_n_0 ,\w_vector_reg[4][1]_i_16_n_1 ,\w_vector_reg[4][1]_i_16_n_2 ,\w_vector_reg[4][1]_i_16_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\w_vector_reg[4][1]_i_16_n_4 ,\w_vector_reg[4][1]_i_16_n_5 ,\w_vector_reg[4][1]_i_16_n_6 ,\w_vector_reg[4][1]_i_16_n_7 }),
        .S({\w_vector[4][1]_i_43_n_0 ,\w_vector[4][1]_i_44_n_0 ,\w_vector[4][1]_i_45_n_0 ,\w_vector[4][1]_i_46_n_0 }));
  CARRY4 \w_vector_reg[4][1]_i_19 
       (.CI(\w_vector_reg[4][1]_i_16_n_0 ),
        .CO({\NLW_w_vector_reg[4][1]_i_19_CO_UNCONNECTED [3],\w_vector_reg[4][1]_i_19_n_1 ,\w_vector_reg[4][1]_i_19_n_2 ,\w_vector_reg[4][1]_i_19_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\w_vector_reg[4][1]_i_19_n_4 ,\w_vector_reg[4][1]_i_19_n_5 ,\w_vector_reg[4][1]_i_19_n_6 ,\w_vector_reg[4][1]_i_19_n_7 }),
        .S({\w_vector[4][1]_i_47_n_0 ,\w_vector[4][1]_i_48_n_0 ,\w_vector[4][1]_i_49_n_0 ,\w_vector[4][1]_i_50_n_0 }));
  CARRY4 \w_vector_reg[4][1]_i_26 
       (.CI(1'b0),
        .CO({\w_vector_reg[4][1]_i_26_n_0 ,\w_vector_reg[4][1]_i_26_n_1 ,\w_vector_reg[4][1]_i_26_n_2 ,\w_vector_reg[4][1]_i_26_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O(\NLW_w_vector_reg[4][1]_i_26_O_UNCONNECTED [3:0]),
        .S({\w_vector[4][1]_i_51_n_0 ,\w_vector[4][1]_i_52_n_0 ,\w_vector[4][1]_i_53_n_0 ,ARG__0_n_105}));
  CARRY4 \w_vector_reg[4][1]_i_9 
       (.CI(\w_vector_reg[4][1]_i_10_n_0 ),
        .CO({\w_vector_reg[4][1]_i_9_n_0 ,\w_vector_reg[4][1]_i_9_n_1 ,\w_vector_reg[4][1]_i_9_n_2 ,\w_vector_reg[4][1]_i_9_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\w_vector_reg[4][1]_i_9_n_4 ,\w_vector_reg[4][1]_i_9_n_5 ,\w_vector_reg[4][1]_i_9_n_6 ,\w_vector_reg[4][1]_i_9_n_7 }),
        .S({\w_vector[4][1]_i_22_n_0 ,\w_vector[4][1]_i_23_n_0 ,\w_vector[4][1]_i_24_n_0 ,\w_vector[4][1]_i_25_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \w_vector_reg[4][2] 
       (.C(s00_axi_aclk),
        .CE(ARG_i_1__1_n_0),
        .D(ARG__0_n_95),
        .Q(\w_vector_reg_n_0_[4][2] ),
        .R(\w_vector[4][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \w_vector_reg[4][3] 
       (.C(s00_axi_aclk),
        .CE(ARG_i_1__1_n_0),
        .D(ARG__0_n_94),
        .Q(\w_vector_reg_n_0_[4][3] ),
        .R(\w_vector[4][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \w_vector_reg[4][4] 
       (.C(s00_axi_aclk),
        .CE(ARG_i_1__1_n_0),
        .D(ARG__0_n_93),
        .Q(\w_vector_reg_n_0_[4][4] ),
        .R(\w_vector[4][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \w_vector_reg[4][5] 
       (.C(s00_axi_aclk),
        .CE(ARG_i_1__1_n_0),
        .D(ARG__0_n_92),
        .Q(\w_vector_reg_n_0_[4][5] ),
        .R(\w_vector[4][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \w_vector_reg[4][6] 
       (.C(s00_axi_aclk),
        .CE(ARG_i_1__1_n_0),
        .D(ARG__0_n_91),
        .Q(\w_vector_reg_n_0_[4][6] ),
        .R(\w_vector[4][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \w_vector_reg[4][7] 
       (.C(s00_axi_aclk),
        .CE(ARG_i_1__1_n_0),
        .D(ARG__0_n_90),
        .Q(\w_vector_reg_n_0_[4][7] ),
        .R(\w_vector[4][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \w_vector_reg[4][8] 
       (.C(s00_axi_aclk),
        .CE(ARG_i_1__1_n_0),
        .D(ARG__0_n_89),
        .Q(\w_vector_reg_n_0_[4][8] ),
        .R(\w_vector[4][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \w_vector_reg[4][9] 
       (.C(s00_axi_aclk),
        .CE(ARG_i_1__1_n_0),
        .D(ARG__0_n_88),
        .Q(\w_vector_reg_n_0_[4][9] ),
        .R(\w_vector[4][15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAABAAAAA)) 
    \weights_update_temp[0]_i_1 
       (.I0(ARG__8_n_97),
        .I1(\weights_update_temp[0]_i_2_n_0 ),
        .I2(\weights_update_temp[0]_i_3_n_0 ),
        .I3(ARG__8_n_76),
        .I4(ARG__8_n_98),
        .I5(\weights_update_temp[0]_i_4_n_0 ),
        .O(\weights_update_temp[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \weights_update_temp[0]_i_2 
       (.I0(\weights_update_temp[0]_i_5_n_0 ),
        .I1(ARG__8_n_80),
        .I2(ARG__8_n_77),
        .I3(ARG__8_n_85),
        .I4(ARG__8_n_82),
        .I5(\weights_update_temp[0]_i_6_n_0 ),
        .O(\weights_update_temp[0]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \weights_update_temp[0]_i_3 
       (.I0(ARG__8_n_90),
        .I1(ARG__8_n_81),
        .I2(ARG__8_n_93),
        .I3(ARG__8_n_78),
        .O(\weights_update_temp[0]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \weights_update_temp[0]_i_4 
       (.I0(ARG__8_n_74),
        .I1(ARG__8_n_75),
        .O(\weights_update_temp[0]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \weights_update_temp[0]_i_5 
       (.I0(ARG__8_n_95),
        .I1(ARG__8_n_89),
        .I2(ARG__8_n_94),
        .I3(ARG__8_n_88),
        .O(\weights_update_temp[0]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \weights_update_temp[0]_i_6 
       (.I0(ARG__8_n_86),
        .I1(ARG__8_n_87),
        .I2(ARG__8_n_84),
        .I3(ARG__8_n_91),
        .I4(\weights_update_temp[0]_i_7_n_0 ),
        .O(\weights_update_temp[0]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \weights_update_temp[0]_i_7 
       (.I0(ARG__8_n_83),
        .I1(ARG__8_n_79),
        .I2(ARG__8_n_96),
        .I3(ARG__8_n_92),
        .O(\weights_update_temp[0]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \weights_update_temp[15]_i_1 
       (.I0(\weights_update_temp[1]_i_2_n_0 ),
        .I1(ARG__8_n_96),
        .I2(ARG__13_0),
        .O(\weights_update_temp[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAABAAAAA)) 
    \weights_update_temp[16]_i_1 
       (.I0(ARG__9_n_97),
        .I1(\weights_update_temp[16]_i_2_n_0 ),
        .I2(\weights_update_temp[16]_i_3_n_0 ),
        .I3(ARG__9_n_76),
        .I4(ARG__9_n_98),
        .I5(\weights_update_temp[16]_i_4_n_0 ),
        .O(\weights_update_temp[16]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \weights_update_temp[16]_i_2 
       (.I0(\weights_update_temp[16]_i_5_n_0 ),
        .I1(ARG__9_n_80),
        .I2(ARG__9_n_77),
        .I3(ARG__9_n_85),
        .I4(ARG__9_n_82),
        .I5(\weights_update_temp[16]_i_6_n_0 ),
        .O(\weights_update_temp[16]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \weights_update_temp[16]_i_3 
       (.I0(ARG__9_n_90),
        .I1(ARG__9_n_81),
        .I2(ARG__9_n_93),
        .I3(ARG__9_n_78),
        .O(\weights_update_temp[16]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \weights_update_temp[16]_i_4 
       (.I0(ARG__9_n_74),
        .I1(ARG__9_n_75),
        .O(\weights_update_temp[16]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \weights_update_temp[16]_i_5 
       (.I0(ARG__9_n_95),
        .I1(ARG__9_n_89),
        .I2(ARG__9_n_94),
        .I3(ARG__9_n_88),
        .O(\weights_update_temp[16]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \weights_update_temp[16]_i_6 
       (.I0(ARG__9_n_86),
        .I1(ARG__9_n_87),
        .I2(ARG__9_n_84),
        .I3(ARG__9_n_91),
        .I4(\weights_update_temp[16]_i_7_n_0 ),
        .O(\weights_update_temp[16]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \weights_update_temp[16]_i_7 
       (.I0(ARG__9_n_83),
        .I1(ARG__9_n_79),
        .I2(ARG__9_n_96),
        .I3(ARG__9_n_92),
        .O(\weights_update_temp[16]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \weights_update_temp[17]_i_1 
       (.I0(\weights_update_temp[17]_i_2_n_0 ),
        .I1(ARG__9_n_96),
        .O(\weights_update_temp[17]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFFFD)) 
    \weights_update_temp[17]_i_11 
       (.I0(ARG__9_n_95),
        .I1(\weights_update_temp_reg[17]_i_14_n_7 ),
        .I2(\weights_update_temp_reg[17]_i_19_n_6 ),
        .I3(\weights_update_temp_reg[17]_i_16_n_5 ),
        .O(\weights_update_temp[17]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \weights_update_temp[17]_i_12 
       (.I0(ARG__9_n_94),
        .I1(ARG__9_n_90),
        .I2(ARG__9_n_74),
        .I3(ARG__9_n_93),
        .O(\weights_update_temp[17]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'hFFEF)) 
    \weights_update_temp[17]_i_17 
       (.I0(\weights_update_temp_reg[17]_i_13_n_6 ),
        .I1(\weights_update_temp_reg[17]_i_15_n_4 ),
        .I2(ARG__9_n_85),
        .I3(\weights_update_temp_reg[17]_i_19_n_4 ),
        .O(\weights_update_temp[17]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'hEFFF)) 
    \weights_update_temp[17]_i_18 
       (.I0(\weights_update_temp_reg[17]_i_15_n_5 ),
        .I1(\weights_update_temp_reg[17]_i_14_n_4 ),
        .I2(ARG__9_n_83),
        .I3(ARG__9_n_82),
        .O(\weights_update_temp[17]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \weights_update_temp[17]_i_2 
       (.I0(\weights_update_temp[17]_i_3_n_0 ),
        .I1(\weights_update_temp[17]_i_4_n_0 ),
        .I2(\weights_update_temp[17]_i_5_n_0 ),
        .I3(\weights_update_temp[17]_i_6_n_0 ),
        .I4(\weights_update_temp[17]_i_7_n_0 ),
        .I5(\weights_update_temp[17]_i_8_n_0 ),
        .O(\weights_update_temp[17]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFFDF)) 
    \weights_update_temp[17]_i_20 
       (.I0(ARG__9_n_77),
        .I1(\weights_update_temp_reg[17]_i_14_n_5 ),
        .I2(ARG__9_n_91),
        .I3(\weights_update_temp_reg[17]_i_13_n_5 ),
        .O(\weights_update_temp[17]_i_20_n_0 ));
  LUT4 #(
    .INIT(16'hFFDF)) 
    \weights_update_temp[17]_i_21 
       (.I0(ARG__9_n_81),
        .I1(\weights_update_temp_reg[17]_i_16_n_6 ),
        .I2(ARG__9_n_89),
        .I3(\weights_update_temp_reg[17]_i_15_n_6 ),
        .O(\weights_update_temp[17]_i_21_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \weights_update_temp[17]_i_22 
       (.I0(ARG__9_n_94),
        .O(\weights_update_temp[17]_i_22_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \weights_update_temp[17]_i_23 
       (.I0(ARG__9_n_95),
        .O(\weights_update_temp[17]_i_23_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \weights_update_temp[17]_i_24 
       (.I0(ARG__9_n_96),
        .O(\weights_update_temp[17]_i_24_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \weights_update_temp[17]_i_25 
       (.I0(ARG__9_n_97),
        .O(\weights_update_temp[17]_i_25_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \weights_update_temp[17]_i_27 
       (.I0(ARG__9_n_98),
        .O(\weights_update_temp[17]_i_27_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \weights_update_temp[17]_i_28 
       (.I0(ARG__9_n_99),
        .O(\weights_update_temp[17]_i_28_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \weights_update_temp[17]_i_29 
       (.I0(ARG__9_n_100),
        .O(\weights_update_temp[17]_i_29_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFBFF)) 
    \weights_update_temp[17]_i_3 
       (.I0(\weights_update_temp_reg[17]_i_9_n_6 ),
        .I1(ARG__9_n_79),
        .I2(\weights_update_temp_reg[17]_i_10_n_4 ),
        .I3(ARG__9_n_76),
        .I4(\weights_update_temp[17]_i_11_n_0 ),
        .O(\weights_update_temp[17]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \weights_update_temp[17]_i_30 
       (.I0(ARG__9_n_101),
        .O(\weights_update_temp[17]_i_30_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \weights_update_temp[17]_i_31 
       (.I0(ARG__9_n_86),
        .O(\weights_update_temp[17]_i_31_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \weights_update_temp[17]_i_32 
       (.I0(ARG__9_n_87),
        .O(\weights_update_temp[17]_i_32_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \weights_update_temp[17]_i_33 
       (.I0(ARG__9_n_88),
        .O(\weights_update_temp[17]_i_33_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \weights_update_temp[17]_i_34 
       (.I0(ARG__9_n_89),
        .O(\weights_update_temp[17]_i_34_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \weights_update_temp[17]_i_35 
       (.I0(ARG__9_n_82),
        .O(\weights_update_temp[17]_i_35_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \weights_update_temp[17]_i_36 
       (.I0(ARG__9_n_83),
        .O(\weights_update_temp[17]_i_36_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \weights_update_temp[17]_i_37 
       (.I0(ARG__9_n_84),
        .O(\weights_update_temp[17]_i_37_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \weights_update_temp[17]_i_38 
       (.I0(ARG__9_n_85),
        .O(\weights_update_temp[17]_i_38_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \weights_update_temp[17]_i_39 
       (.I0(ARG__9_n_90),
        .O(\weights_update_temp[17]_i_39_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    \weights_update_temp[17]_i_4 
       (.I0(\weights_update_temp[17]_i_12_n_0 ),
        .I1(\weights_update_temp_reg[17]_i_13_n_4 ),
        .I2(ARG__9_n_80),
        .I3(\weights_update_temp_reg[17]_i_14_n_6 ),
        .I4(\weights_update_temp_reg[17]_i_9_n_7 ),
        .O(\weights_update_temp[17]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \weights_update_temp[17]_i_40 
       (.I0(ARG__9_n_91),
        .O(\weights_update_temp[17]_i_40_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \weights_update_temp[17]_i_41 
       (.I0(ARG__9_n_92),
        .O(\weights_update_temp[17]_i_41_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \weights_update_temp[17]_i_42 
       (.I0(ARG__9_n_93),
        .O(\weights_update_temp[17]_i_42_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \weights_update_temp[17]_i_43 
       (.I0(ARG__9_n_78),
        .O(\weights_update_temp[17]_i_43_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \weights_update_temp[17]_i_44 
       (.I0(ARG__9_n_79),
        .O(\weights_update_temp[17]_i_44_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \weights_update_temp[17]_i_45 
       (.I0(ARG__9_n_80),
        .O(\weights_update_temp[17]_i_45_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \weights_update_temp[17]_i_46 
       (.I0(ARG__9_n_81),
        .O(\weights_update_temp[17]_i_46_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \weights_update_temp[17]_i_47 
       (.I0(ARG__9_n_74),
        .O(\weights_update_temp[17]_i_47_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \weights_update_temp[17]_i_48 
       (.I0(ARG__9_n_75),
        .O(\weights_update_temp[17]_i_48_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \weights_update_temp[17]_i_49 
       (.I0(ARG__9_n_76),
        .O(\weights_update_temp[17]_i_49_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFDFFFFFFFFFF)) 
    \weights_update_temp[17]_i_5 
       (.I0(ARG__9_n_87),
        .I1(\weights_update_temp_reg[17]_i_13_n_7 ),
        .I2(\weights_update_temp_reg[17]_i_15_n_7 ),
        .I3(ARG__9_n_78),
        .I4(\weights_update_temp_reg[17]_i_9_n_4 ),
        .I5(ARG__9_n_97),
        .O(\weights_update_temp[17]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \weights_update_temp[17]_i_50 
       (.I0(ARG__9_n_77),
        .O(\weights_update_temp[17]_i_50_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \weights_update_temp[17]_i_51 
       (.I0(ARG__9_n_102),
        .O(\weights_update_temp[17]_i_51_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \weights_update_temp[17]_i_52 
       (.I0(ARG__9_n_103),
        .O(\weights_update_temp[17]_i_52_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \weights_update_temp[17]_i_53 
       (.I0(ARG__9_n_104),
        .O(\weights_update_temp[17]_i_53_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF7FF)) 
    \weights_update_temp[17]_i_6 
       (.I0(ARG__9_n_75),
        .I1(ARG__9_n_88),
        .I2(\weights_update_temp_reg[17]_i_16_n_7 ),
        .I3(ARG__9_n_86),
        .I4(\weights_update_temp[17]_i_17_n_0 ),
        .O(\weights_update_temp[17]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFBFF)) 
    \weights_update_temp[17]_i_7 
       (.I0(\weights_update_temp_reg[17]_i_16_n_4 ),
        .I1(ARG__9_n_74),
        .I2(\weights_update_temp_reg[17]_i_9_n_5 ),
        .I3(ARG__9_n_92),
        .I4(\weights_update_temp[17]_i_18_n_0 ),
        .O(\weights_update_temp[17]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFB)) 
    \weights_update_temp[17]_i_8 
       (.I0(\weights_update_temp_reg[17]_i_19_n_7 ),
        .I1(ARG__9_n_84),
        .I2(\weights_update_temp_reg[17]_i_19_n_5 ),
        .I3(\weights_update_temp[17]_i_20_n_0 ),
        .I4(\weights_update_temp[17]_i_21_n_0 ),
        .O(\weights_update_temp[17]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \weights_update_temp[1]_i_1 
       (.I0(\weights_update_temp[1]_i_2_n_0 ),
        .I1(ARG__8_n_96),
        .O(\weights_update_temp[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFFFD)) 
    \weights_update_temp[1]_i_11 
       (.I0(ARG__8_n_95),
        .I1(\weights_update_temp_reg[1]_i_14_n_7 ),
        .I2(\weights_update_temp_reg[1]_i_19_n_6 ),
        .I3(\weights_update_temp_reg[1]_i_16_n_5 ),
        .O(\weights_update_temp[1]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \weights_update_temp[1]_i_12 
       (.I0(ARG__8_n_94),
        .I1(ARG__8_n_90),
        .I2(ARG__8_n_74),
        .I3(ARG__8_n_93),
        .O(\weights_update_temp[1]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'hFFEF)) 
    \weights_update_temp[1]_i_17 
       (.I0(\weights_update_temp_reg[1]_i_13_n_6 ),
        .I1(\weights_update_temp_reg[1]_i_15_n_4 ),
        .I2(ARG__8_n_85),
        .I3(\weights_update_temp_reg[1]_i_19_n_4 ),
        .O(\weights_update_temp[1]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'hEFFF)) 
    \weights_update_temp[1]_i_18 
       (.I0(\weights_update_temp_reg[1]_i_15_n_5 ),
        .I1(\weights_update_temp_reg[1]_i_14_n_4 ),
        .I2(ARG__8_n_83),
        .I3(ARG__8_n_82),
        .O(\weights_update_temp[1]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \weights_update_temp[1]_i_2 
       (.I0(\weights_update_temp[1]_i_3_n_0 ),
        .I1(\weights_update_temp[1]_i_4_n_0 ),
        .I2(\weights_update_temp[1]_i_5_n_0 ),
        .I3(\weights_update_temp[1]_i_6_n_0 ),
        .I4(\weights_update_temp[1]_i_7_n_0 ),
        .I5(\weights_update_temp[1]_i_8_n_0 ),
        .O(\weights_update_temp[1]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFFDF)) 
    \weights_update_temp[1]_i_20 
       (.I0(ARG__8_n_77),
        .I1(\weights_update_temp_reg[1]_i_14_n_5 ),
        .I2(ARG__8_n_91),
        .I3(\weights_update_temp_reg[1]_i_13_n_5 ),
        .O(\weights_update_temp[1]_i_20_n_0 ));
  LUT4 #(
    .INIT(16'hFFDF)) 
    \weights_update_temp[1]_i_21 
       (.I0(ARG__8_n_81),
        .I1(\weights_update_temp_reg[1]_i_16_n_6 ),
        .I2(ARG__8_n_89),
        .I3(\weights_update_temp_reg[1]_i_15_n_6 ),
        .O(\weights_update_temp[1]_i_21_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \weights_update_temp[1]_i_22 
       (.I0(ARG__8_n_94),
        .O(\weights_update_temp[1]_i_22_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \weights_update_temp[1]_i_23 
       (.I0(ARG__8_n_95),
        .O(\weights_update_temp[1]_i_23_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \weights_update_temp[1]_i_24 
       (.I0(ARG__8_n_96),
        .O(\weights_update_temp[1]_i_24_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \weights_update_temp[1]_i_25 
       (.I0(ARG__8_n_97),
        .O(\weights_update_temp[1]_i_25_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \weights_update_temp[1]_i_27 
       (.I0(ARG__8_n_98),
        .O(\weights_update_temp[1]_i_27_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \weights_update_temp[1]_i_28 
       (.I0(ARG__8_n_99),
        .O(\weights_update_temp[1]_i_28_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \weights_update_temp[1]_i_29 
       (.I0(ARG__8_n_100),
        .O(\weights_update_temp[1]_i_29_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFBFF)) 
    \weights_update_temp[1]_i_3 
       (.I0(\weights_update_temp_reg[1]_i_9_n_6 ),
        .I1(ARG__8_n_79),
        .I2(\weights_update_temp_reg[1]_i_10_n_4 ),
        .I3(ARG__8_n_76),
        .I4(\weights_update_temp[1]_i_11_n_0 ),
        .O(\weights_update_temp[1]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \weights_update_temp[1]_i_30 
       (.I0(ARG__8_n_101),
        .O(\weights_update_temp[1]_i_30_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \weights_update_temp[1]_i_31 
       (.I0(ARG__8_n_86),
        .O(\weights_update_temp[1]_i_31_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \weights_update_temp[1]_i_32 
       (.I0(ARG__8_n_87),
        .O(\weights_update_temp[1]_i_32_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \weights_update_temp[1]_i_33 
       (.I0(ARG__8_n_88),
        .O(\weights_update_temp[1]_i_33_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \weights_update_temp[1]_i_34 
       (.I0(ARG__8_n_89),
        .O(\weights_update_temp[1]_i_34_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \weights_update_temp[1]_i_35 
       (.I0(ARG__8_n_82),
        .O(\weights_update_temp[1]_i_35_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \weights_update_temp[1]_i_36 
       (.I0(ARG__8_n_83),
        .O(\weights_update_temp[1]_i_36_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \weights_update_temp[1]_i_37 
       (.I0(ARG__8_n_84),
        .O(\weights_update_temp[1]_i_37_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \weights_update_temp[1]_i_38 
       (.I0(ARG__8_n_85),
        .O(\weights_update_temp[1]_i_38_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \weights_update_temp[1]_i_39 
       (.I0(ARG__8_n_90),
        .O(\weights_update_temp[1]_i_39_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    \weights_update_temp[1]_i_4 
       (.I0(\weights_update_temp[1]_i_12_n_0 ),
        .I1(\weights_update_temp_reg[1]_i_13_n_4 ),
        .I2(ARG__8_n_80),
        .I3(\weights_update_temp_reg[1]_i_14_n_6 ),
        .I4(\weights_update_temp_reg[1]_i_9_n_7 ),
        .O(\weights_update_temp[1]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \weights_update_temp[1]_i_40 
       (.I0(ARG__8_n_91),
        .O(\weights_update_temp[1]_i_40_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \weights_update_temp[1]_i_41 
       (.I0(ARG__8_n_92),
        .O(\weights_update_temp[1]_i_41_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \weights_update_temp[1]_i_42 
       (.I0(ARG__8_n_93),
        .O(\weights_update_temp[1]_i_42_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \weights_update_temp[1]_i_43 
       (.I0(ARG__8_n_78),
        .O(\weights_update_temp[1]_i_43_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \weights_update_temp[1]_i_44 
       (.I0(ARG__8_n_79),
        .O(\weights_update_temp[1]_i_44_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \weights_update_temp[1]_i_45 
       (.I0(ARG__8_n_80),
        .O(\weights_update_temp[1]_i_45_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \weights_update_temp[1]_i_46 
       (.I0(ARG__8_n_81),
        .O(\weights_update_temp[1]_i_46_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \weights_update_temp[1]_i_47 
       (.I0(ARG__8_n_74),
        .O(\weights_update_temp[1]_i_47_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \weights_update_temp[1]_i_48 
       (.I0(ARG__8_n_75),
        .O(\weights_update_temp[1]_i_48_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \weights_update_temp[1]_i_49 
       (.I0(ARG__8_n_76),
        .O(\weights_update_temp[1]_i_49_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFDFFFFFFFFFF)) 
    \weights_update_temp[1]_i_5 
       (.I0(ARG__8_n_87),
        .I1(\weights_update_temp_reg[1]_i_13_n_7 ),
        .I2(\weights_update_temp_reg[1]_i_15_n_7 ),
        .I3(ARG__8_n_78),
        .I4(\weights_update_temp_reg[1]_i_9_n_4 ),
        .I5(ARG__8_n_97),
        .O(\weights_update_temp[1]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \weights_update_temp[1]_i_50 
       (.I0(ARG__8_n_77),
        .O(\weights_update_temp[1]_i_50_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \weights_update_temp[1]_i_51 
       (.I0(ARG__8_n_102),
        .O(\weights_update_temp[1]_i_51_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \weights_update_temp[1]_i_52 
       (.I0(ARG__8_n_103),
        .O(\weights_update_temp[1]_i_52_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \weights_update_temp[1]_i_53 
       (.I0(ARG__8_n_104),
        .O(\weights_update_temp[1]_i_53_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF7FF)) 
    \weights_update_temp[1]_i_6 
       (.I0(ARG__8_n_75),
        .I1(ARG__8_n_88),
        .I2(\weights_update_temp_reg[1]_i_16_n_7 ),
        .I3(ARG__8_n_86),
        .I4(\weights_update_temp[1]_i_17_n_0 ),
        .O(\weights_update_temp[1]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFBFF)) 
    \weights_update_temp[1]_i_7 
       (.I0(\weights_update_temp_reg[1]_i_16_n_4 ),
        .I1(ARG__8_n_74),
        .I2(\weights_update_temp_reg[1]_i_9_n_5 ),
        .I3(ARG__8_n_92),
        .I4(\weights_update_temp[1]_i_18_n_0 ),
        .O(\weights_update_temp[1]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFB)) 
    \weights_update_temp[1]_i_8 
       (.I0(\weights_update_temp_reg[1]_i_19_n_7 ),
        .I1(ARG__8_n_84),
        .I2(\weights_update_temp_reg[1]_i_19_n_5 ),
        .I3(\weights_update_temp[1]_i_20_n_0 ),
        .I4(\weights_update_temp[1]_i_21_n_0 ),
        .O(\weights_update_temp[1]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \weights_update_temp[31]_i_1 
       (.I0(\weights_update_temp[17]_i_2_n_0 ),
        .I1(ARG__9_n_96),
        .I2(ARG__13_0),
        .O(\weights_update_temp[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAABAAAAA)) 
    \weights_update_temp[32]_i_1 
       (.I0(ARG__10_n_97),
        .I1(\weights_update_temp[32]_i_2_n_0 ),
        .I2(\weights_update_temp[32]_i_3_n_0 ),
        .I3(ARG__10_n_76),
        .I4(ARG__10_n_98),
        .I5(\weights_update_temp[32]_i_4_n_0 ),
        .O(\weights_update_temp[32]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \weights_update_temp[32]_i_2 
       (.I0(\weights_update_temp[32]_i_5_n_0 ),
        .I1(ARG__10_n_80),
        .I2(ARG__10_n_77),
        .I3(ARG__10_n_85),
        .I4(ARG__10_n_82),
        .I5(\weights_update_temp[32]_i_6_n_0 ),
        .O(\weights_update_temp[32]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \weights_update_temp[32]_i_3 
       (.I0(ARG__10_n_90),
        .I1(ARG__10_n_81),
        .I2(ARG__10_n_93),
        .I3(ARG__10_n_78),
        .O(\weights_update_temp[32]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \weights_update_temp[32]_i_4 
       (.I0(ARG__10_n_74),
        .I1(ARG__10_n_75),
        .O(\weights_update_temp[32]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \weights_update_temp[32]_i_5 
       (.I0(ARG__10_n_95),
        .I1(ARG__10_n_89),
        .I2(ARG__10_n_94),
        .I3(ARG__10_n_88),
        .O(\weights_update_temp[32]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \weights_update_temp[32]_i_6 
       (.I0(ARG__10_n_86),
        .I1(ARG__10_n_87),
        .I2(ARG__10_n_84),
        .I3(ARG__10_n_91),
        .I4(\weights_update_temp[32]_i_7_n_0 ),
        .O(\weights_update_temp[32]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \weights_update_temp[32]_i_7 
       (.I0(ARG__10_n_83),
        .I1(ARG__10_n_79),
        .I2(ARG__10_n_96),
        .I3(ARG__10_n_92),
        .O(\weights_update_temp[32]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \weights_update_temp[33]_i_1 
       (.I0(\weights_update_temp[33]_i_2_n_0 ),
        .I1(ARG__10_n_96),
        .O(\weights_update_temp[33]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFFFD)) 
    \weights_update_temp[33]_i_11 
       (.I0(ARG__10_n_95),
        .I1(\weights_update_temp_reg[33]_i_14_n_7 ),
        .I2(\weights_update_temp_reg[33]_i_19_n_6 ),
        .I3(\weights_update_temp_reg[33]_i_16_n_5 ),
        .O(\weights_update_temp[33]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \weights_update_temp[33]_i_12 
       (.I0(ARG__10_n_94),
        .I1(ARG__10_n_90),
        .I2(ARG__10_n_74),
        .I3(ARG__10_n_93),
        .O(\weights_update_temp[33]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'hFFEF)) 
    \weights_update_temp[33]_i_17 
       (.I0(\weights_update_temp_reg[33]_i_13_n_6 ),
        .I1(\weights_update_temp_reg[33]_i_15_n_4 ),
        .I2(ARG__10_n_85),
        .I3(\weights_update_temp_reg[33]_i_19_n_4 ),
        .O(\weights_update_temp[33]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'hEFFF)) 
    \weights_update_temp[33]_i_18 
       (.I0(\weights_update_temp_reg[33]_i_15_n_5 ),
        .I1(\weights_update_temp_reg[33]_i_14_n_4 ),
        .I2(ARG__10_n_83),
        .I3(ARG__10_n_82),
        .O(\weights_update_temp[33]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \weights_update_temp[33]_i_2 
       (.I0(\weights_update_temp[33]_i_3_n_0 ),
        .I1(\weights_update_temp[33]_i_4_n_0 ),
        .I2(\weights_update_temp[33]_i_5_n_0 ),
        .I3(\weights_update_temp[33]_i_6_n_0 ),
        .I4(\weights_update_temp[33]_i_7_n_0 ),
        .I5(\weights_update_temp[33]_i_8_n_0 ),
        .O(\weights_update_temp[33]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFFDF)) 
    \weights_update_temp[33]_i_20 
       (.I0(ARG__10_n_77),
        .I1(\weights_update_temp_reg[33]_i_14_n_5 ),
        .I2(ARG__10_n_91),
        .I3(\weights_update_temp_reg[33]_i_13_n_5 ),
        .O(\weights_update_temp[33]_i_20_n_0 ));
  LUT4 #(
    .INIT(16'hFFDF)) 
    \weights_update_temp[33]_i_21 
       (.I0(ARG__10_n_81),
        .I1(\weights_update_temp_reg[33]_i_16_n_6 ),
        .I2(ARG__10_n_89),
        .I3(\weights_update_temp_reg[33]_i_15_n_6 ),
        .O(\weights_update_temp[33]_i_21_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \weights_update_temp[33]_i_22 
       (.I0(ARG__10_n_94),
        .O(\weights_update_temp[33]_i_22_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \weights_update_temp[33]_i_23 
       (.I0(ARG__10_n_95),
        .O(\weights_update_temp[33]_i_23_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \weights_update_temp[33]_i_24 
       (.I0(ARG__10_n_96),
        .O(\weights_update_temp[33]_i_24_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \weights_update_temp[33]_i_25 
       (.I0(ARG__10_n_97),
        .O(\weights_update_temp[33]_i_25_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \weights_update_temp[33]_i_27 
       (.I0(ARG__10_n_98),
        .O(\weights_update_temp[33]_i_27_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \weights_update_temp[33]_i_28 
       (.I0(ARG__10_n_99),
        .O(\weights_update_temp[33]_i_28_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \weights_update_temp[33]_i_29 
       (.I0(ARG__10_n_100),
        .O(\weights_update_temp[33]_i_29_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFBFF)) 
    \weights_update_temp[33]_i_3 
       (.I0(\weights_update_temp_reg[33]_i_9_n_6 ),
        .I1(ARG__10_n_79),
        .I2(\weights_update_temp_reg[33]_i_10_n_4 ),
        .I3(ARG__10_n_76),
        .I4(\weights_update_temp[33]_i_11_n_0 ),
        .O(\weights_update_temp[33]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \weights_update_temp[33]_i_30 
       (.I0(ARG__10_n_101),
        .O(\weights_update_temp[33]_i_30_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \weights_update_temp[33]_i_31 
       (.I0(ARG__10_n_86),
        .O(\weights_update_temp[33]_i_31_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \weights_update_temp[33]_i_32 
       (.I0(ARG__10_n_87),
        .O(\weights_update_temp[33]_i_32_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \weights_update_temp[33]_i_33 
       (.I0(ARG__10_n_88),
        .O(\weights_update_temp[33]_i_33_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \weights_update_temp[33]_i_34 
       (.I0(ARG__10_n_89),
        .O(\weights_update_temp[33]_i_34_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \weights_update_temp[33]_i_35 
       (.I0(ARG__10_n_82),
        .O(\weights_update_temp[33]_i_35_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \weights_update_temp[33]_i_36 
       (.I0(ARG__10_n_83),
        .O(\weights_update_temp[33]_i_36_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \weights_update_temp[33]_i_37 
       (.I0(ARG__10_n_84),
        .O(\weights_update_temp[33]_i_37_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \weights_update_temp[33]_i_38 
       (.I0(ARG__10_n_85),
        .O(\weights_update_temp[33]_i_38_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \weights_update_temp[33]_i_39 
       (.I0(ARG__10_n_90),
        .O(\weights_update_temp[33]_i_39_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    \weights_update_temp[33]_i_4 
       (.I0(\weights_update_temp[33]_i_12_n_0 ),
        .I1(\weights_update_temp_reg[33]_i_13_n_4 ),
        .I2(ARG__10_n_80),
        .I3(\weights_update_temp_reg[33]_i_14_n_6 ),
        .I4(\weights_update_temp_reg[33]_i_9_n_7 ),
        .O(\weights_update_temp[33]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \weights_update_temp[33]_i_40 
       (.I0(ARG__10_n_91),
        .O(\weights_update_temp[33]_i_40_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \weights_update_temp[33]_i_41 
       (.I0(ARG__10_n_92),
        .O(\weights_update_temp[33]_i_41_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \weights_update_temp[33]_i_42 
       (.I0(ARG__10_n_93),
        .O(\weights_update_temp[33]_i_42_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \weights_update_temp[33]_i_43 
       (.I0(ARG__10_n_78),
        .O(\weights_update_temp[33]_i_43_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \weights_update_temp[33]_i_44 
       (.I0(ARG__10_n_79),
        .O(\weights_update_temp[33]_i_44_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \weights_update_temp[33]_i_45 
       (.I0(ARG__10_n_80),
        .O(\weights_update_temp[33]_i_45_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \weights_update_temp[33]_i_46 
       (.I0(ARG__10_n_81),
        .O(\weights_update_temp[33]_i_46_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \weights_update_temp[33]_i_47 
       (.I0(ARG__10_n_74),
        .O(\weights_update_temp[33]_i_47_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \weights_update_temp[33]_i_48 
       (.I0(ARG__10_n_75),
        .O(\weights_update_temp[33]_i_48_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \weights_update_temp[33]_i_49 
       (.I0(ARG__10_n_76),
        .O(\weights_update_temp[33]_i_49_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFDFFFFFFFFFF)) 
    \weights_update_temp[33]_i_5 
       (.I0(ARG__10_n_87),
        .I1(\weights_update_temp_reg[33]_i_13_n_7 ),
        .I2(\weights_update_temp_reg[33]_i_15_n_7 ),
        .I3(ARG__10_n_78),
        .I4(\weights_update_temp_reg[33]_i_9_n_4 ),
        .I5(ARG__10_n_97),
        .O(\weights_update_temp[33]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \weights_update_temp[33]_i_50 
       (.I0(ARG__10_n_77),
        .O(\weights_update_temp[33]_i_50_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \weights_update_temp[33]_i_51 
       (.I0(ARG__10_n_102),
        .O(\weights_update_temp[33]_i_51_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \weights_update_temp[33]_i_52 
       (.I0(ARG__10_n_103),
        .O(\weights_update_temp[33]_i_52_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \weights_update_temp[33]_i_53 
       (.I0(ARG__10_n_104),
        .O(\weights_update_temp[33]_i_53_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF7FF)) 
    \weights_update_temp[33]_i_6 
       (.I0(ARG__10_n_75),
        .I1(ARG__10_n_88),
        .I2(\weights_update_temp_reg[33]_i_16_n_7 ),
        .I3(ARG__10_n_86),
        .I4(\weights_update_temp[33]_i_17_n_0 ),
        .O(\weights_update_temp[33]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFBFF)) 
    \weights_update_temp[33]_i_7 
       (.I0(\weights_update_temp_reg[33]_i_16_n_4 ),
        .I1(ARG__10_n_74),
        .I2(\weights_update_temp_reg[33]_i_9_n_5 ),
        .I3(ARG__10_n_92),
        .I4(\weights_update_temp[33]_i_18_n_0 ),
        .O(\weights_update_temp[33]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFB)) 
    \weights_update_temp[33]_i_8 
       (.I0(\weights_update_temp_reg[33]_i_19_n_7 ),
        .I1(ARG__10_n_84),
        .I2(\weights_update_temp_reg[33]_i_19_n_5 ),
        .I3(\weights_update_temp[33]_i_20_n_0 ),
        .I4(\weights_update_temp[33]_i_21_n_0 ),
        .O(\weights_update_temp[33]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \weights_update_temp[47]_i_1 
       (.I0(\weights_update_temp[33]_i_2_n_0 ),
        .I1(ARG__10_n_96),
        .I2(ARG__13_0),
        .O(\weights_update_temp[47]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAABAAAAA)) 
    \weights_update_temp[48]_i_1 
       (.I0(ARG__12_n_97),
        .I1(\weights_update_temp[48]_i_2_n_0 ),
        .I2(\weights_update_temp[48]_i_3_n_0 ),
        .I3(ARG__12_n_76),
        .I4(ARG__12_n_98),
        .I5(\weights_update_temp[48]_i_4_n_0 ),
        .O(\weights_update_temp[48]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \weights_update_temp[48]_i_2 
       (.I0(\weights_update_temp[48]_i_5_n_0 ),
        .I1(ARG__12_n_80),
        .I2(ARG__12_n_77),
        .I3(ARG__12_n_85),
        .I4(ARG__12_n_82),
        .I5(\weights_update_temp[48]_i_6_n_0 ),
        .O(\weights_update_temp[48]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \weights_update_temp[48]_i_3 
       (.I0(ARG__12_n_90),
        .I1(ARG__12_n_81),
        .I2(ARG__12_n_93),
        .I3(ARG__12_n_78),
        .O(\weights_update_temp[48]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \weights_update_temp[48]_i_4 
       (.I0(ARG__12_n_74),
        .I1(ARG__12_n_75),
        .O(\weights_update_temp[48]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \weights_update_temp[48]_i_5 
       (.I0(ARG__12_n_95),
        .I1(ARG__12_n_89),
        .I2(ARG__12_n_94),
        .I3(ARG__12_n_88),
        .O(\weights_update_temp[48]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \weights_update_temp[48]_i_6 
       (.I0(ARG__12_n_86),
        .I1(ARG__12_n_87),
        .I2(ARG__12_n_84),
        .I3(ARG__12_n_91),
        .I4(\weights_update_temp[48]_i_7_n_0 ),
        .O(\weights_update_temp[48]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \weights_update_temp[48]_i_7 
       (.I0(ARG__12_n_83),
        .I1(ARG__12_n_79),
        .I2(ARG__12_n_96),
        .I3(ARG__12_n_92),
        .O(\weights_update_temp[48]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \weights_update_temp[49]_i_1 
       (.I0(\weights_update_temp[49]_i_2_n_0 ),
        .I1(ARG__12_n_96),
        .O(\weights_update_temp[49]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFFFD)) 
    \weights_update_temp[49]_i_11 
       (.I0(ARG__12_n_95),
        .I1(\weights_update_temp_reg[49]_i_14_n_7 ),
        .I2(\weights_update_temp_reg[49]_i_19_n_6 ),
        .I3(\weights_update_temp_reg[49]_i_16_n_5 ),
        .O(\weights_update_temp[49]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \weights_update_temp[49]_i_12 
       (.I0(ARG__12_n_94),
        .I1(ARG__12_n_90),
        .I2(ARG__12_n_74),
        .I3(ARG__12_n_93),
        .O(\weights_update_temp[49]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'hFFEF)) 
    \weights_update_temp[49]_i_17 
       (.I0(\weights_update_temp_reg[49]_i_13_n_6 ),
        .I1(\weights_update_temp_reg[49]_i_15_n_4 ),
        .I2(ARG__12_n_85),
        .I3(\weights_update_temp_reg[49]_i_19_n_4 ),
        .O(\weights_update_temp[49]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'hEFFF)) 
    \weights_update_temp[49]_i_18 
       (.I0(\weights_update_temp_reg[49]_i_15_n_5 ),
        .I1(\weights_update_temp_reg[49]_i_14_n_4 ),
        .I2(ARG__12_n_83),
        .I3(ARG__12_n_82),
        .O(\weights_update_temp[49]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \weights_update_temp[49]_i_2 
       (.I0(\weights_update_temp[49]_i_3_n_0 ),
        .I1(\weights_update_temp[49]_i_4_n_0 ),
        .I2(\weights_update_temp[49]_i_5_n_0 ),
        .I3(\weights_update_temp[49]_i_6_n_0 ),
        .I4(\weights_update_temp[49]_i_7_n_0 ),
        .I5(\weights_update_temp[49]_i_8_n_0 ),
        .O(\weights_update_temp[49]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFFDF)) 
    \weights_update_temp[49]_i_20 
       (.I0(ARG__12_n_77),
        .I1(\weights_update_temp_reg[49]_i_14_n_5 ),
        .I2(ARG__12_n_91),
        .I3(\weights_update_temp_reg[49]_i_13_n_5 ),
        .O(\weights_update_temp[49]_i_20_n_0 ));
  LUT4 #(
    .INIT(16'hFFDF)) 
    \weights_update_temp[49]_i_21 
       (.I0(ARG__12_n_81),
        .I1(\weights_update_temp_reg[49]_i_16_n_6 ),
        .I2(ARG__12_n_89),
        .I3(\weights_update_temp_reg[49]_i_15_n_6 ),
        .O(\weights_update_temp[49]_i_21_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \weights_update_temp[49]_i_22 
       (.I0(ARG__12_n_94),
        .O(\weights_update_temp[49]_i_22_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \weights_update_temp[49]_i_23 
       (.I0(ARG__12_n_95),
        .O(\weights_update_temp[49]_i_23_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \weights_update_temp[49]_i_24 
       (.I0(ARG__12_n_96),
        .O(\weights_update_temp[49]_i_24_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \weights_update_temp[49]_i_25 
       (.I0(ARG__12_n_97),
        .O(\weights_update_temp[49]_i_25_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \weights_update_temp[49]_i_27 
       (.I0(ARG__12_n_98),
        .O(\weights_update_temp[49]_i_27_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \weights_update_temp[49]_i_28 
       (.I0(ARG__12_n_99),
        .O(\weights_update_temp[49]_i_28_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \weights_update_temp[49]_i_29 
       (.I0(ARG__12_n_100),
        .O(\weights_update_temp[49]_i_29_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFBFF)) 
    \weights_update_temp[49]_i_3 
       (.I0(\weights_update_temp_reg[49]_i_9_n_6 ),
        .I1(ARG__12_n_79),
        .I2(\weights_update_temp_reg[49]_i_10_n_4 ),
        .I3(ARG__12_n_76),
        .I4(\weights_update_temp[49]_i_11_n_0 ),
        .O(\weights_update_temp[49]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \weights_update_temp[49]_i_30 
       (.I0(ARG__12_n_101),
        .O(\weights_update_temp[49]_i_30_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \weights_update_temp[49]_i_31 
       (.I0(ARG__12_n_86),
        .O(\weights_update_temp[49]_i_31_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \weights_update_temp[49]_i_32 
       (.I0(ARG__12_n_87),
        .O(\weights_update_temp[49]_i_32_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \weights_update_temp[49]_i_33 
       (.I0(ARG__12_n_88),
        .O(\weights_update_temp[49]_i_33_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \weights_update_temp[49]_i_34 
       (.I0(ARG__12_n_89),
        .O(\weights_update_temp[49]_i_34_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \weights_update_temp[49]_i_35 
       (.I0(ARG__12_n_82),
        .O(\weights_update_temp[49]_i_35_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \weights_update_temp[49]_i_36 
       (.I0(ARG__12_n_83),
        .O(\weights_update_temp[49]_i_36_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \weights_update_temp[49]_i_37 
       (.I0(ARG__12_n_84),
        .O(\weights_update_temp[49]_i_37_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \weights_update_temp[49]_i_38 
       (.I0(ARG__12_n_85),
        .O(\weights_update_temp[49]_i_38_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \weights_update_temp[49]_i_39 
       (.I0(ARG__12_n_90),
        .O(\weights_update_temp[49]_i_39_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    \weights_update_temp[49]_i_4 
       (.I0(\weights_update_temp[49]_i_12_n_0 ),
        .I1(\weights_update_temp_reg[49]_i_13_n_4 ),
        .I2(ARG__12_n_80),
        .I3(\weights_update_temp_reg[49]_i_14_n_6 ),
        .I4(\weights_update_temp_reg[49]_i_9_n_7 ),
        .O(\weights_update_temp[49]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \weights_update_temp[49]_i_40 
       (.I0(ARG__12_n_91),
        .O(\weights_update_temp[49]_i_40_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \weights_update_temp[49]_i_41 
       (.I0(ARG__12_n_92),
        .O(\weights_update_temp[49]_i_41_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \weights_update_temp[49]_i_42 
       (.I0(ARG__12_n_93),
        .O(\weights_update_temp[49]_i_42_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \weights_update_temp[49]_i_43 
       (.I0(ARG__12_n_78),
        .O(\weights_update_temp[49]_i_43_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \weights_update_temp[49]_i_44 
       (.I0(ARG__12_n_79),
        .O(\weights_update_temp[49]_i_44_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \weights_update_temp[49]_i_45 
       (.I0(ARG__12_n_80),
        .O(\weights_update_temp[49]_i_45_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \weights_update_temp[49]_i_46 
       (.I0(ARG__12_n_81),
        .O(\weights_update_temp[49]_i_46_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \weights_update_temp[49]_i_47 
       (.I0(ARG__12_n_74),
        .O(\weights_update_temp[49]_i_47_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \weights_update_temp[49]_i_48 
       (.I0(ARG__12_n_75),
        .O(\weights_update_temp[49]_i_48_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \weights_update_temp[49]_i_49 
       (.I0(ARG__12_n_76),
        .O(\weights_update_temp[49]_i_49_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFDFFFFFFFFFF)) 
    \weights_update_temp[49]_i_5 
       (.I0(ARG__12_n_87),
        .I1(\weights_update_temp_reg[49]_i_13_n_7 ),
        .I2(\weights_update_temp_reg[49]_i_15_n_7 ),
        .I3(ARG__12_n_78),
        .I4(\weights_update_temp_reg[49]_i_9_n_4 ),
        .I5(ARG__12_n_97),
        .O(\weights_update_temp[49]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \weights_update_temp[49]_i_50 
       (.I0(ARG__12_n_77),
        .O(\weights_update_temp[49]_i_50_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \weights_update_temp[49]_i_51 
       (.I0(ARG__12_n_102),
        .O(\weights_update_temp[49]_i_51_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \weights_update_temp[49]_i_52 
       (.I0(ARG__12_n_103),
        .O(\weights_update_temp[49]_i_52_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \weights_update_temp[49]_i_53 
       (.I0(ARG__12_n_104),
        .O(\weights_update_temp[49]_i_53_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF7FF)) 
    \weights_update_temp[49]_i_6 
       (.I0(ARG__12_n_75),
        .I1(ARG__12_n_88),
        .I2(\weights_update_temp_reg[49]_i_16_n_7 ),
        .I3(ARG__12_n_86),
        .I4(\weights_update_temp[49]_i_17_n_0 ),
        .O(\weights_update_temp[49]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFBFF)) 
    \weights_update_temp[49]_i_7 
       (.I0(\weights_update_temp_reg[49]_i_16_n_4 ),
        .I1(ARG__12_n_74),
        .I2(\weights_update_temp_reg[49]_i_9_n_5 ),
        .I3(ARG__12_n_92),
        .I4(\weights_update_temp[49]_i_18_n_0 ),
        .O(\weights_update_temp[49]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFB)) 
    \weights_update_temp[49]_i_8 
       (.I0(\weights_update_temp_reg[49]_i_19_n_7 ),
        .I1(ARG__12_n_84),
        .I2(\weights_update_temp_reg[49]_i_19_n_5 ),
        .I3(\weights_update_temp[49]_i_20_n_0 ),
        .I4(\weights_update_temp[49]_i_21_n_0 ),
        .O(\weights_update_temp[49]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \weights_update_temp[63]_i_1 
       (.I0(\weights_update_temp[49]_i_2_n_0 ),
        .I1(ARG__12_n_96),
        .I2(ARG__13_0),
        .O(\weights_update_temp[63]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAABAAAAA)) 
    \weights_update_temp[64]_i_1 
       (.I0(ARG__13_n_97),
        .I1(\weights_update_temp[64]_i_2_n_0 ),
        .I2(\weights_update_temp[64]_i_3_n_0 ),
        .I3(ARG__13_n_76),
        .I4(ARG__13_n_98),
        .I5(\weights_update_temp[64]_i_4_n_0 ),
        .O(\weights_update_temp[64]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \weights_update_temp[64]_i_2 
       (.I0(\weights_update_temp[64]_i_5_n_0 ),
        .I1(ARG__13_n_80),
        .I2(ARG__13_n_77),
        .I3(ARG__13_n_85),
        .I4(ARG__13_n_82),
        .I5(\weights_update_temp[64]_i_6_n_0 ),
        .O(\weights_update_temp[64]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \weights_update_temp[64]_i_3 
       (.I0(ARG__13_n_90),
        .I1(ARG__13_n_81),
        .I2(ARG__13_n_93),
        .I3(ARG__13_n_78),
        .O(\weights_update_temp[64]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \weights_update_temp[64]_i_4 
       (.I0(ARG__13_n_74),
        .I1(ARG__13_n_75),
        .O(\weights_update_temp[64]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \weights_update_temp[64]_i_5 
       (.I0(ARG__13_n_95),
        .I1(ARG__13_n_89),
        .I2(ARG__13_n_94),
        .I3(ARG__13_n_88),
        .O(\weights_update_temp[64]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \weights_update_temp[64]_i_6 
       (.I0(ARG__13_n_86),
        .I1(ARG__13_n_87),
        .I2(ARG__13_n_84),
        .I3(ARG__13_n_91),
        .I4(\weights_update_temp[64]_i_7_n_0 ),
        .O(\weights_update_temp[64]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \weights_update_temp[64]_i_7 
       (.I0(ARG__13_n_83),
        .I1(ARG__13_n_79),
        .I2(ARG__13_n_96),
        .I3(ARG__13_n_92),
        .O(\weights_update_temp[64]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \weights_update_temp[65]_i_1 
       (.I0(\weights_update_temp[65]_i_2_n_0 ),
        .I1(ARG__13_n_96),
        .O(\weights_update_temp[65]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFFFD)) 
    \weights_update_temp[65]_i_11 
       (.I0(ARG__13_n_95),
        .I1(\weights_update_temp_reg[65]_i_14_n_7 ),
        .I2(\weights_update_temp_reg[65]_i_19_n_6 ),
        .I3(\weights_update_temp_reg[65]_i_16_n_5 ),
        .O(\weights_update_temp[65]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \weights_update_temp[65]_i_12 
       (.I0(ARG__13_n_94),
        .I1(ARG__13_n_90),
        .I2(ARG__13_n_74),
        .I3(ARG__13_n_93),
        .O(\weights_update_temp[65]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'hFFEF)) 
    \weights_update_temp[65]_i_17 
       (.I0(\weights_update_temp_reg[65]_i_13_n_6 ),
        .I1(\weights_update_temp_reg[65]_i_15_n_4 ),
        .I2(ARG__13_n_85),
        .I3(\weights_update_temp_reg[65]_i_19_n_4 ),
        .O(\weights_update_temp[65]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'hEFFF)) 
    \weights_update_temp[65]_i_18 
       (.I0(\weights_update_temp_reg[65]_i_15_n_5 ),
        .I1(\weights_update_temp_reg[65]_i_14_n_4 ),
        .I2(ARG__13_n_83),
        .I3(ARG__13_n_82),
        .O(\weights_update_temp[65]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \weights_update_temp[65]_i_2 
       (.I0(\weights_update_temp[65]_i_3_n_0 ),
        .I1(\weights_update_temp[65]_i_4_n_0 ),
        .I2(\weights_update_temp[65]_i_5_n_0 ),
        .I3(\weights_update_temp[65]_i_6_n_0 ),
        .I4(\weights_update_temp[65]_i_7_n_0 ),
        .I5(\weights_update_temp[65]_i_8_n_0 ),
        .O(\weights_update_temp[65]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFFDF)) 
    \weights_update_temp[65]_i_20 
       (.I0(ARG__13_n_77),
        .I1(\weights_update_temp_reg[65]_i_14_n_5 ),
        .I2(ARG__13_n_91),
        .I3(\weights_update_temp_reg[65]_i_13_n_5 ),
        .O(\weights_update_temp[65]_i_20_n_0 ));
  LUT4 #(
    .INIT(16'hFFDF)) 
    \weights_update_temp[65]_i_21 
       (.I0(ARG__13_n_81),
        .I1(\weights_update_temp_reg[65]_i_16_n_6 ),
        .I2(ARG__13_n_89),
        .I3(\weights_update_temp_reg[65]_i_15_n_6 ),
        .O(\weights_update_temp[65]_i_21_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \weights_update_temp[65]_i_22 
       (.I0(ARG__13_n_94),
        .O(\weights_update_temp[65]_i_22_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \weights_update_temp[65]_i_23 
       (.I0(ARG__13_n_95),
        .O(\weights_update_temp[65]_i_23_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \weights_update_temp[65]_i_24 
       (.I0(ARG__13_n_96),
        .O(\weights_update_temp[65]_i_24_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \weights_update_temp[65]_i_25 
       (.I0(ARG__13_n_97),
        .O(\weights_update_temp[65]_i_25_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \weights_update_temp[65]_i_27 
       (.I0(ARG__13_n_98),
        .O(\weights_update_temp[65]_i_27_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \weights_update_temp[65]_i_28 
       (.I0(ARG__13_n_99),
        .O(\weights_update_temp[65]_i_28_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \weights_update_temp[65]_i_29 
       (.I0(ARG__13_n_100),
        .O(\weights_update_temp[65]_i_29_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFBFF)) 
    \weights_update_temp[65]_i_3 
       (.I0(\weights_update_temp_reg[65]_i_9_n_6 ),
        .I1(ARG__13_n_79),
        .I2(\weights_update_temp_reg[65]_i_10_n_4 ),
        .I3(ARG__13_n_76),
        .I4(\weights_update_temp[65]_i_11_n_0 ),
        .O(\weights_update_temp[65]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \weights_update_temp[65]_i_30 
       (.I0(ARG__13_n_101),
        .O(\weights_update_temp[65]_i_30_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \weights_update_temp[65]_i_31 
       (.I0(ARG__13_n_86),
        .O(\weights_update_temp[65]_i_31_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \weights_update_temp[65]_i_32 
       (.I0(ARG__13_n_87),
        .O(\weights_update_temp[65]_i_32_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \weights_update_temp[65]_i_33 
       (.I0(ARG__13_n_88),
        .O(\weights_update_temp[65]_i_33_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \weights_update_temp[65]_i_34 
       (.I0(ARG__13_n_89),
        .O(\weights_update_temp[65]_i_34_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \weights_update_temp[65]_i_35 
       (.I0(ARG__13_n_82),
        .O(\weights_update_temp[65]_i_35_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \weights_update_temp[65]_i_36 
       (.I0(ARG__13_n_83),
        .O(\weights_update_temp[65]_i_36_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \weights_update_temp[65]_i_37 
       (.I0(ARG__13_n_84),
        .O(\weights_update_temp[65]_i_37_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \weights_update_temp[65]_i_38 
       (.I0(ARG__13_n_85),
        .O(\weights_update_temp[65]_i_38_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \weights_update_temp[65]_i_39 
       (.I0(ARG__13_n_90),
        .O(\weights_update_temp[65]_i_39_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    \weights_update_temp[65]_i_4 
       (.I0(\weights_update_temp[65]_i_12_n_0 ),
        .I1(\weights_update_temp_reg[65]_i_13_n_4 ),
        .I2(ARG__13_n_80),
        .I3(\weights_update_temp_reg[65]_i_14_n_6 ),
        .I4(\weights_update_temp_reg[65]_i_9_n_7 ),
        .O(\weights_update_temp[65]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \weights_update_temp[65]_i_40 
       (.I0(ARG__13_n_91),
        .O(\weights_update_temp[65]_i_40_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \weights_update_temp[65]_i_41 
       (.I0(ARG__13_n_92),
        .O(\weights_update_temp[65]_i_41_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \weights_update_temp[65]_i_42 
       (.I0(ARG__13_n_93),
        .O(\weights_update_temp[65]_i_42_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \weights_update_temp[65]_i_43 
       (.I0(ARG__13_n_78),
        .O(\weights_update_temp[65]_i_43_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \weights_update_temp[65]_i_44 
       (.I0(ARG__13_n_79),
        .O(\weights_update_temp[65]_i_44_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \weights_update_temp[65]_i_45 
       (.I0(ARG__13_n_80),
        .O(\weights_update_temp[65]_i_45_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \weights_update_temp[65]_i_46 
       (.I0(ARG__13_n_81),
        .O(\weights_update_temp[65]_i_46_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \weights_update_temp[65]_i_47 
       (.I0(ARG__13_n_74),
        .O(\weights_update_temp[65]_i_47_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \weights_update_temp[65]_i_48 
       (.I0(ARG__13_n_75),
        .O(\weights_update_temp[65]_i_48_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \weights_update_temp[65]_i_49 
       (.I0(ARG__13_n_76),
        .O(\weights_update_temp[65]_i_49_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFDFFFFFFFFFF)) 
    \weights_update_temp[65]_i_5 
       (.I0(ARG__13_n_87),
        .I1(\weights_update_temp_reg[65]_i_13_n_7 ),
        .I2(\weights_update_temp_reg[65]_i_15_n_7 ),
        .I3(ARG__13_n_78),
        .I4(\weights_update_temp_reg[65]_i_9_n_4 ),
        .I5(ARG__13_n_97),
        .O(\weights_update_temp[65]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \weights_update_temp[65]_i_50 
       (.I0(ARG__13_n_77),
        .O(\weights_update_temp[65]_i_50_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \weights_update_temp[65]_i_51 
       (.I0(ARG__13_n_102),
        .O(\weights_update_temp[65]_i_51_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \weights_update_temp[65]_i_52 
       (.I0(ARG__13_n_103),
        .O(\weights_update_temp[65]_i_52_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \weights_update_temp[65]_i_53 
       (.I0(ARG__13_n_104),
        .O(\weights_update_temp[65]_i_53_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF7FF)) 
    \weights_update_temp[65]_i_6 
       (.I0(ARG__13_n_75),
        .I1(ARG__13_n_88),
        .I2(\weights_update_temp_reg[65]_i_16_n_7 ),
        .I3(ARG__13_n_86),
        .I4(\weights_update_temp[65]_i_17_n_0 ),
        .O(\weights_update_temp[65]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFBFF)) 
    \weights_update_temp[65]_i_7 
       (.I0(\weights_update_temp_reg[65]_i_16_n_4 ),
        .I1(ARG__13_n_74),
        .I2(\weights_update_temp_reg[65]_i_9_n_5 ),
        .I3(ARG__13_n_92),
        .I4(\weights_update_temp[65]_i_18_n_0 ),
        .O(\weights_update_temp[65]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFB)) 
    \weights_update_temp[65]_i_8 
       (.I0(\weights_update_temp_reg[65]_i_19_n_7 ),
        .I1(ARG__13_n_84),
        .I2(\weights_update_temp_reg[65]_i_19_n_5 ),
        .I3(\weights_update_temp[65]_i_20_n_0 ),
        .I4(\weights_update_temp[65]_i_21_n_0 ),
        .O(\weights_update_temp[65]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \weights_update_temp[79]_i_1 
       (.I0(\weights_update_temp[65]_i_2_n_0 ),
        .I1(ARG__13_n_96),
        .I2(ARG__13_0),
        .O(\weights_update_temp[79]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAABAAAAA)) 
    \weights_update_temp[80]_i_1 
       (.I0(ARG__14_n_97),
        .I1(\weights_update_temp[80]_i_2_n_0 ),
        .I2(\weights_update_temp[80]_i_3_n_0 ),
        .I3(ARG__14_n_76),
        .I4(ARG__14_n_98),
        .I5(\weights_update_temp[80]_i_4_n_0 ),
        .O(\weights_update_temp[80]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \weights_update_temp[80]_i_2 
       (.I0(\weights_update_temp[80]_i_5_n_0 ),
        .I1(ARG__14_n_80),
        .I2(ARG__14_n_77),
        .I3(ARG__14_n_85),
        .I4(ARG__14_n_82),
        .I5(\weights_update_temp[80]_i_6_n_0 ),
        .O(\weights_update_temp[80]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \weights_update_temp[80]_i_3 
       (.I0(ARG__14_n_90),
        .I1(ARG__14_n_81),
        .I2(ARG__14_n_93),
        .I3(ARG__14_n_78),
        .O(\weights_update_temp[80]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \weights_update_temp[80]_i_4 
       (.I0(ARG__14_n_74),
        .I1(ARG__14_n_75),
        .O(\weights_update_temp[80]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \weights_update_temp[80]_i_5 
       (.I0(ARG__14_n_95),
        .I1(ARG__14_n_89),
        .I2(ARG__14_n_94),
        .I3(ARG__14_n_88),
        .O(\weights_update_temp[80]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \weights_update_temp[80]_i_6 
       (.I0(ARG__14_n_86),
        .I1(ARG__14_n_87),
        .I2(ARG__14_n_84),
        .I3(ARG__14_n_91),
        .I4(\weights_update_temp[80]_i_7_n_0 ),
        .O(\weights_update_temp[80]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \weights_update_temp[80]_i_7 
       (.I0(ARG__14_n_83),
        .I1(ARG__14_n_79),
        .I2(ARG__14_n_96),
        .I3(ARG__14_n_92),
        .O(\weights_update_temp[80]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \weights_update_temp[81]_i_1 
       (.I0(\weights_update_temp[81]_i_2_n_0 ),
        .I1(ARG__14_n_96),
        .O(\weights_update_temp[81]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFFFD)) 
    \weights_update_temp[81]_i_11 
       (.I0(ARG__14_n_95),
        .I1(\weights_update_temp_reg[81]_i_14_n_7 ),
        .I2(\weights_update_temp_reg[81]_i_19_n_6 ),
        .I3(\weights_update_temp_reg[81]_i_16_n_5 ),
        .O(\weights_update_temp[81]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \weights_update_temp[81]_i_12 
       (.I0(ARG__14_n_94),
        .I1(ARG__14_n_90),
        .I2(ARG__14_n_74),
        .I3(ARG__14_n_93),
        .O(\weights_update_temp[81]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'hFFEF)) 
    \weights_update_temp[81]_i_17 
       (.I0(\weights_update_temp_reg[81]_i_13_n_6 ),
        .I1(\weights_update_temp_reg[81]_i_15_n_4 ),
        .I2(ARG__14_n_85),
        .I3(\weights_update_temp_reg[81]_i_19_n_4 ),
        .O(\weights_update_temp[81]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'hEFFF)) 
    \weights_update_temp[81]_i_18 
       (.I0(\weights_update_temp_reg[81]_i_15_n_5 ),
        .I1(\weights_update_temp_reg[81]_i_14_n_4 ),
        .I2(ARG__14_n_83),
        .I3(ARG__14_n_82),
        .O(\weights_update_temp[81]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \weights_update_temp[81]_i_2 
       (.I0(\weights_update_temp[81]_i_3_n_0 ),
        .I1(\weights_update_temp[81]_i_4_n_0 ),
        .I2(\weights_update_temp[81]_i_5_n_0 ),
        .I3(\weights_update_temp[81]_i_6_n_0 ),
        .I4(\weights_update_temp[81]_i_7_n_0 ),
        .I5(\weights_update_temp[81]_i_8_n_0 ),
        .O(\weights_update_temp[81]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFFDF)) 
    \weights_update_temp[81]_i_20 
       (.I0(ARG__14_n_77),
        .I1(\weights_update_temp_reg[81]_i_14_n_5 ),
        .I2(ARG__14_n_91),
        .I3(\weights_update_temp_reg[81]_i_13_n_5 ),
        .O(\weights_update_temp[81]_i_20_n_0 ));
  LUT4 #(
    .INIT(16'hFFDF)) 
    \weights_update_temp[81]_i_21 
       (.I0(ARG__14_n_81),
        .I1(\weights_update_temp_reg[81]_i_16_n_6 ),
        .I2(ARG__14_n_89),
        .I3(\weights_update_temp_reg[81]_i_15_n_6 ),
        .O(\weights_update_temp[81]_i_21_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \weights_update_temp[81]_i_22 
       (.I0(ARG__14_n_94),
        .O(\weights_update_temp[81]_i_22_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \weights_update_temp[81]_i_23 
       (.I0(ARG__14_n_95),
        .O(\weights_update_temp[81]_i_23_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \weights_update_temp[81]_i_24 
       (.I0(ARG__14_n_96),
        .O(\weights_update_temp[81]_i_24_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \weights_update_temp[81]_i_25 
       (.I0(ARG__14_n_97),
        .O(\weights_update_temp[81]_i_25_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \weights_update_temp[81]_i_27 
       (.I0(ARG__14_n_98),
        .O(\weights_update_temp[81]_i_27_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \weights_update_temp[81]_i_28 
       (.I0(ARG__14_n_99),
        .O(\weights_update_temp[81]_i_28_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \weights_update_temp[81]_i_29 
       (.I0(ARG__14_n_100),
        .O(\weights_update_temp[81]_i_29_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFBFF)) 
    \weights_update_temp[81]_i_3 
       (.I0(\weights_update_temp_reg[81]_i_9_n_6 ),
        .I1(ARG__14_n_79),
        .I2(\weights_update_temp_reg[81]_i_10_n_4 ),
        .I3(ARG__14_n_76),
        .I4(\weights_update_temp[81]_i_11_n_0 ),
        .O(\weights_update_temp[81]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \weights_update_temp[81]_i_30 
       (.I0(ARG__14_n_101),
        .O(\weights_update_temp[81]_i_30_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \weights_update_temp[81]_i_31 
       (.I0(ARG__14_n_86),
        .O(\weights_update_temp[81]_i_31_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \weights_update_temp[81]_i_32 
       (.I0(ARG__14_n_87),
        .O(\weights_update_temp[81]_i_32_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \weights_update_temp[81]_i_33 
       (.I0(ARG__14_n_88),
        .O(\weights_update_temp[81]_i_33_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \weights_update_temp[81]_i_34 
       (.I0(ARG__14_n_89),
        .O(\weights_update_temp[81]_i_34_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \weights_update_temp[81]_i_35 
       (.I0(ARG__14_n_82),
        .O(\weights_update_temp[81]_i_35_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \weights_update_temp[81]_i_36 
       (.I0(ARG__14_n_83),
        .O(\weights_update_temp[81]_i_36_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \weights_update_temp[81]_i_37 
       (.I0(ARG__14_n_84),
        .O(\weights_update_temp[81]_i_37_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \weights_update_temp[81]_i_38 
       (.I0(ARG__14_n_85),
        .O(\weights_update_temp[81]_i_38_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \weights_update_temp[81]_i_39 
       (.I0(ARG__14_n_90),
        .O(\weights_update_temp[81]_i_39_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    \weights_update_temp[81]_i_4 
       (.I0(\weights_update_temp[81]_i_12_n_0 ),
        .I1(\weights_update_temp_reg[81]_i_13_n_4 ),
        .I2(ARG__14_n_80),
        .I3(\weights_update_temp_reg[81]_i_14_n_6 ),
        .I4(\weights_update_temp_reg[81]_i_9_n_7 ),
        .O(\weights_update_temp[81]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \weights_update_temp[81]_i_40 
       (.I0(ARG__14_n_91),
        .O(\weights_update_temp[81]_i_40_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \weights_update_temp[81]_i_41 
       (.I0(ARG__14_n_92),
        .O(\weights_update_temp[81]_i_41_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \weights_update_temp[81]_i_42 
       (.I0(ARG__14_n_93),
        .O(\weights_update_temp[81]_i_42_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \weights_update_temp[81]_i_43 
       (.I0(ARG__14_n_78),
        .O(\weights_update_temp[81]_i_43_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \weights_update_temp[81]_i_44 
       (.I0(ARG__14_n_79),
        .O(\weights_update_temp[81]_i_44_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \weights_update_temp[81]_i_45 
       (.I0(ARG__14_n_80),
        .O(\weights_update_temp[81]_i_45_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \weights_update_temp[81]_i_46 
       (.I0(ARG__14_n_81),
        .O(\weights_update_temp[81]_i_46_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \weights_update_temp[81]_i_47 
       (.I0(ARG__14_n_74),
        .O(\weights_update_temp[81]_i_47_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \weights_update_temp[81]_i_48 
       (.I0(ARG__14_n_75),
        .O(\weights_update_temp[81]_i_48_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \weights_update_temp[81]_i_49 
       (.I0(ARG__14_n_76),
        .O(\weights_update_temp[81]_i_49_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFDFFFFFFFFFF)) 
    \weights_update_temp[81]_i_5 
       (.I0(ARG__14_n_87),
        .I1(\weights_update_temp_reg[81]_i_13_n_7 ),
        .I2(\weights_update_temp_reg[81]_i_15_n_7 ),
        .I3(ARG__14_n_78),
        .I4(\weights_update_temp_reg[81]_i_9_n_4 ),
        .I5(ARG__14_n_97),
        .O(\weights_update_temp[81]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \weights_update_temp[81]_i_50 
       (.I0(ARG__14_n_77),
        .O(\weights_update_temp[81]_i_50_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \weights_update_temp[81]_i_51 
       (.I0(ARG__14_n_102),
        .O(\weights_update_temp[81]_i_51_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \weights_update_temp[81]_i_52 
       (.I0(ARG__14_n_103),
        .O(\weights_update_temp[81]_i_52_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \weights_update_temp[81]_i_53 
       (.I0(ARG__14_n_104),
        .O(\weights_update_temp[81]_i_53_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF7FF)) 
    \weights_update_temp[81]_i_6 
       (.I0(ARG__14_n_75),
        .I1(ARG__14_n_88),
        .I2(\weights_update_temp_reg[81]_i_16_n_7 ),
        .I3(ARG__14_n_86),
        .I4(\weights_update_temp[81]_i_17_n_0 ),
        .O(\weights_update_temp[81]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFBFF)) 
    \weights_update_temp[81]_i_7 
       (.I0(\weights_update_temp_reg[81]_i_16_n_4 ),
        .I1(ARG__14_n_74),
        .I2(\weights_update_temp_reg[81]_i_9_n_5 ),
        .I3(ARG__14_n_92),
        .I4(\weights_update_temp[81]_i_18_n_0 ),
        .O(\weights_update_temp[81]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFB)) 
    \weights_update_temp[81]_i_8 
       (.I0(\weights_update_temp_reg[81]_i_19_n_7 ),
        .I1(ARG__14_n_84),
        .I2(\weights_update_temp_reg[81]_i_19_n_5 ),
        .I3(\weights_update_temp[81]_i_20_n_0 ),
        .I4(\weights_update_temp[81]_i_21_n_0 ),
        .O(\weights_update_temp[81]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \weights_update_temp[95]_i_1 
       (.I0(\weights_update_temp[81]_i_2_n_0 ),
        .I1(ARG__14_n_96),
        .I2(ARG__13_0),
        .O(\weights_update_temp[95]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \weights_update_temp_reg[0] 
       (.C(s00_axi_aclk),
        .CE(ARG__13_0),
        .D(\weights_update_temp[0]_i_1_n_0 ),
        .Q(weights_update[0]),
        .R(\weights_update_temp[15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \weights_update_temp_reg[10] 
       (.C(s00_axi_aclk),
        .CE(ARG__13_0),
        .D(ARG__8_n_87),
        .Q(weights_update[10]),
        .R(\weights_update_temp[15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \weights_update_temp_reg[11] 
       (.C(s00_axi_aclk),
        .CE(ARG__13_0),
        .D(ARG__8_n_86),
        .Q(weights_update[11]),
        .R(\weights_update_temp[15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \weights_update_temp_reg[12] 
       (.C(s00_axi_aclk),
        .CE(ARG__13_0),
        .D(ARG__8_n_85),
        .Q(weights_update[12]),
        .R(\weights_update_temp[15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \weights_update_temp_reg[13] 
       (.C(s00_axi_aclk),
        .CE(ARG__13_0),
        .D(ARG__8_n_84),
        .Q(weights_update[13]),
        .R(\weights_update_temp[15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \weights_update_temp_reg[14] 
       (.C(s00_axi_aclk),
        .CE(ARG__13_0),
        .D(ARG__8_n_83),
        .Q(weights_update[14]),
        .R(\weights_update_temp[15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \weights_update_temp_reg[15] 
       (.C(s00_axi_aclk),
        .CE(ARG__13_0),
        .D(ARG__8_n_74),
        .Q(weights_update[15]),
        .R(\weights_update_temp[15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \weights_update_temp_reg[16] 
       (.C(s00_axi_aclk),
        .CE(ARG__13_0),
        .D(\weights_update_temp[16]_i_1_n_0 ),
        .Q(weights_update[16]),
        .R(\weights_update_temp[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \weights_update_temp_reg[17] 
       (.C(s00_axi_aclk),
        .CE(ARG__13_0),
        .D(\weights_update_temp[17]_i_1_n_0 ),
        .Q(weights_update[17]),
        .R(1'b0));
  CARRY4 \weights_update_temp_reg[17]_i_10 
       (.CI(\weights_update_temp_reg[17]_i_26_n_0 ),
        .CO({\weights_update_temp_reg[17]_i_10_n_0 ,\weights_update_temp_reg[17]_i_10_n_1 ,\weights_update_temp_reg[17]_i_10_n_2 ,\weights_update_temp_reg[17]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\weights_update_temp_reg[17]_i_10_n_4 ,\NLW_weights_update_temp_reg[17]_i_10_O_UNCONNECTED [2:0]}),
        .S({\weights_update_temp[17]_i_27_n_0 ,\weights_update_temp[17]_i_28_n_0 ,\weights_update_temp[17]_i_29_n_0 ,\weights_update_temp[17]_i_30_n_0 }));
  CARRY4 \weights_update_temp_reg[17]_i_13 
       (.CI(\weights_update_temp_reg[17]_i_15_n_0 ),
        .CO({\weights_update_temp_reg[17]_i_13_n_0 ,\weights_update_temp_reg[17]_i_13_n_1 ,\weights_update_temp_reg[17]_i_13_n_2 ,\weights_update_temp_reg[17]_i_13_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\weights_update_temp_reg[17]_i_13_n_4 ,\weights_update_temp_reg[17]_i_13_n_5 ,\weights_update_temp_reg[17]_i_13_n_6 ,\weights_update_temp_reg[17]_i_13_n_7 }),
        .S({\weights_update_temp[17]_i_31_n_0 ,\weights_update_temp[17]_i_32_n_0 ,\weights_update_temp[17]_i_33_n_0 ,\weights_update_temp[17]_i_34_n_0 }));
  CARRY4 \weights_update_temp_reg[17]_i_14 
       (.CI(\weights_update_temp_reg[17]_i_13_n_0 ),
        .CO({\weights_update_temp_reg[17]_i_14_n_0 ,\weights_update_temp_reg[17]_i_14_n_1 ,\weights_update_temp_reg[17]_i_14_n_2 ,\weights_update_temp_reg[17]_i_14_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\weights_update_temp_reg[17]_i_14_n_4 ,\weights_update_temp_reg[17]_i_14_n_5 ,\weights_update_temp_reg[17]_i_14_n_6 ,\weights_update_temp_reg[17]_i_14_n_7 }),
        .S({\weights_update_temp[17]_i_35_n_0 ,\weights_update_temp[17]_i_36_n_0 ,\weights_update_temp[17]_i_37_n_0 ,\weights_update_temp[17]_i_38_n_0 }));
  CARRY4 \weights_update_temp_reg[17]_i_15 
       (.CI(\weights_update_temp_reg[17]_i_9_n_0 ),
        .CO({\weights_update_temp_reg[17]_i_15_n_0 ,\weights_update_temp_reg[17]_i_15_n_1 ,\weights_update_temp_reg[17]_i_15_n_2 ,\weights_update_temp_reg[17]_i_15_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\weights_update_temp_reg[17]_i_15_n_4 ,\weights_update_temp_reg[17]_i_15_n_5 ,\weights_update_temp_reg[17]_i_15_n_6 ,\weights_update_temp_reg[17]_i_15_n_7 }),
        .S({\weights_update_temp[17]_i_39_n_0 ,\weights_update_temp[17]_i_40_n_0 ,\weights_update_temp[17]_i_41_n_0 ,\weights_update_temp[17]_i_42_n_0 }));
  CARRY4 \weights_update_temp_reg[17]_i_16 
       (.CI(\weights_update_temp_reg[17]_i_14_n_0 ),
        .CO({\weights_update_temp_reg[17]_i_16_n_0 ,\weights_update_temp_reg[17]_i_16_n_1 ,\weights_update_temp_reg[17]_i_16_n_2 ,\weights_update_temp_reg[17]_i_16_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\weights_update_temp_reg[17]_i_16_n_4 ,\weights_update_temp_reg[17]_i_16_n_5 ,\weights_update_temp_reg[17]_i_16_n_6 ,\weights_update_temp_reg[17]_i_16_n_7 }),
        .S({\weights_update_temp[17]_i_43_n_0 ,\weights_update_temp[17]_i_44_n_0 ,\weights_update_temp[17]_i_45_n_0 ,\weights_update_temp[17]_i_46_n_0 }));
  CARRY4 \weights_update_temp_reg[17]_i_19 
       (.CI(\weights_update_temp_reg[17]_i_16_n_0 ),
        .CO({\NLW_weights_update_temp_reg[17]_i_19_CO_UNCONNECTED [3],\weights_update_temp_reg[17]_i_19_n_1 ,\weights_update_temp_reg[17]_i_19_n_2 ,\weights_update_temp_reg[17]_i_19_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\weights_update_temp_reg[17]_i_19_n_4 ,\weights_update_temp_reg[17]_i_19_n_5 ,\weights_update_temp_reg[17]_i_19_n_6 ,\weights_update_temp_reg[17]_i_19_n_7 }),
        .S({\weights_update_temp[17]_i_47_n_0 ,\weights_update_temp[17]_i_48_n_0 ,\weights_update_temp[17]_i_49_n_0 ,\weights_update_temp[17]_i_50_n_0 }));
  CARRY4 \weights_update_temp_reg[17]_i_26 
       (.CI(1'b0),
        .CO({\weights_update_temp_reg[17]_i_26_n_0 ,\weights_update_temp_reg[17]_i_26_n_1 ,\weights_update_temp_reg[17]_i_26_n_2 ,\weights_update_temp_reg[17]_i_26_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O(\NLW_weights_update_temp_reg[17]_i_26_O_UNCONNECTED [3:0]),
        .S({\weights_update_temp[17]_i_51_n_0 ,\weights_update_temp[17]_i_52_n_0 ,\weights_update_temp[17]_i_53_n_0 ,ARG__9_n_105}));
  CARRY4 \weights_update_temp_reg[17]_i_9 
       (.CI(\weights_update_temp_reg[17]_i_10_n_0 ),
        .CO({\weights_update_temp_reg[17]_i_9_n_0 ,\weights_update_temp_reg[17]_i_9_n_1 ,\weights_update_temp_reg[17]_i_9_n_2 ,\weights_update_temp_reg[17]_i_9_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\weights_update_temp_reg[17]_i_9_n_4 ,\weights_update_temp_reg[17]_i_9_n_5 ,\weights_update_temp_reg[17]_i_9_n_6 ,\weights_update_temp_reg[17]_i_9_n_7 }),
        .S({\weights_update_temp[17]_i_22_n_0 ,\weights_update_temp[17]_i_23_n_0 ,\weights_update_temp[17]_i_24_n_0 ,\weights_update_temp[17]_i_25_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \weights_update_temp_reg[18] 
       (.C(s00_axi_aclk),
        .CE(ARG__13_0),
        .D(ARG__9_n_95),
        .Q(weights_update[18]),
        .R(\weights_update_temp[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \weights_update_temp_reg[19] 
       (.C(s00_axi_aclk),
        .CE(ARG__13_0),
        .D(ARG__9_n_94),
        .Q(weights_update[19]),
        .R(\weights_update_temp[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \weights_update_temp_reg[1] 
       (.C(s00_axi_aclk),
        .CE(ARG__13_0),
        .D(\weights_update_temp[1]_i_1_n_0 ),
        .Q(weights_update[1]),
        .R(1'b0));
  CARRY4 \weights_update_temp_reg[1]_i_10 
       (.CI(\weights_update_temp_reg[1]_i_26_n_0 ),
        .CO({\weights_update_temp_reg[1]_i_10_n_0 ,\weights_update_temp_reg[1]_i_10_n_1 ,\weights_update_temp_reg[1]_i_10_n_2 ,\weights_update_temp_reg[1]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\weights_update_temp_reg[1]_i_10_n_4 ,\NLW_weights_update_temp_reg[1]_i_10_O_UNCONNECTED [2:0]}),
        .S({\weights_update_temp[1]_i_27_n_0 ,\weights_update_temp[1]_i_28_n_0 ,\weights_update_temp[1]_i_29_n_0 ,\weights_update_temp[1]_i_30_n_0 }));
  CARRY4 \weights_update_temp_reg[1]_i_13 
       (.CI(\weights_update_temp_reg[1]_i_15_n_0 ),
        .CO({\weights_update_temp_reg[1]_i_13_n_0 ,\weights_update_temp_reg[1]_i_13_n_1 ,\weights_update_temp_reg[1]_i_13_n_2 ,\weights_update_temp_reg[1]_i_13_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\weights_update_temp_reg[1]_i_13_n_4 ,\weights_update_temp_reg[1]_i_13_n_5 ,\weights_update_temp_reg[1]_i_13_n_6 ,\weights_update_temp_reg[1]_i_13_n_7 }),
        .S({\weights_update_temp[1]_i_31_n_0 ,\weights_update_temp[1]_i_32_n_0 ,\weights_update_temp[1]_i_33_n_0 ,\weights_update_temp[1]_i_34_n_0 }));
  CARRY4 \weights_update_temp_reg[1]_i_14 
       (.CI(\weights_update_temp_reg[1]_i_13_n_0 ),
        .CO({\weights_update_temp_reg[1]_i_14_n_0 ,\weights_update_temp_reg[1]_i_14_n_1 ,\weights_update_temp_reg[1]_i_14_n_2 ,\weights_update_temp_reg[1]_i_14_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\weights_update_temp_reg[1]_i_14_n_4 ,\weights_update_temp_reg[1]_i_14_n_5 ,\weights_update_temp_reg[1]_i_14_n_6 ,\weights_update_temp_reg[1]_i_14_n_7 }),
        .S({\weights_update_temp[1]_i_35_n_0 ,\weights_update_temp[1]_i_36_n_0 ,\weights_update_temp[1]_i_37_n_0 ,\weights_update_temp[1]_i_38_n_0 }));
  CARRY4 \weights_update_temp_reg[1]_i_15 
       (.CI(\weights_update_temp_reg[1]_i_9_n_0 ),
        .CO({\weights_update_temp_reg[1]_i_15_n_0 ,\weights_update_temp_reg[1]_i_15_n_1 ,\weights_update_temp_reg[1]_i_15_n_2 ,\weights_update_temp_reg[1]_i_15_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\weights_update_temp_reg[1]_i_15_n_4 ,\weights_update_temp_reg[1]_i_15_n_5 ,\weights_update_temp_reg[1]_i_15_n_6 ,\weights_update_temp_reg[1]_i_15_n_7 }),
        .S({\weights_update_temp[1]_i_39_n_0 ,\weights_update_temp[1]_i_40_n_0 ,\weights_update_temp[1]_i_41_n_0 ,\weights_update_temp[1]_i_42_n_0 }));
  CARRY4 \weights_update_temp_reg[1]_i_16 
       (.CI(\weights_update_temp_reg[1]_i_14_n_0 ),
        .CO({\weights_update_temp_reg[1]_i_16_n_0 ,\weights_update_temp_reg[1]_i_16_n_1 ,\weights_update_temp_reg[1]_i_16_n_2 ,\weights_update_temp_reg[1]_i_16_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\weights_update_temp_reg[1]_i_16_n_4 ,\weights_update_temp_reg[1]_i_16_n_5 ,\weights_update_temp_reg[1]_i_16_n_6 ,\weights_update_temp_reg[1]_i_16_n_7 }),
        .S({\weights_update_temp[1]_i_43_n_0 ,\weights_update_temp[1]_i_44_n_0 ,\weights_update_temp[1]_i_45_n_0 ,\weights_update_temp[1]_i_46_n_0 }));
  CARRY4 \weights_update_temp_reg[1]_i_19 
       (.CI(\weights_update_temp_reg[1]_i_16_n_0 ),
        .CO({\NLW_weights_update_temp_reg[1]_i_19_CO_UNCONNECTED [3],\weights_update_temp_reg[1]_i_19_n_1 ,\weights_update_temp_reg[1]_i_19_n_2 ,\weights_update_temp_reg[1]_i_19_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\weights_update_temp_reg[1]_i_19_n_4 ,\weights_update_temp_reg[1]_i_19_n_5 ,\weights_update_temp_reg[1]_i_19_n_6 ,\weights_update_temp_reg[1]_i_19_n_7 }),
        .S({\weights_update_temp[1]_i_47_n_0 ,\weights_update_temp[1]_i_48_n_0 ,\weights_update_temp[1]_i_49_n_0 ,\weights_update_temp[1]_i_50_n_0 }));
  CARRY4 \weights_update_temp_reg[1]_i_26 
       (.CI(1'b0),
        .CO({\weights_update_temp_reg[1]_i_26_n_0 ,\weights_update_temp_reg[1]_i_26_n_1 ,\weights_update_temp_reg[1]_i_26_n_2 ,\weights_update_temp_reg[1]_i_26_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O(\NLW_weights_update_temp_reg[1]_i_26_O_UNCONNECTED [3:0]),
        .S({\weights_update_temp[1]_i_51_n_0 ,\weights_update_temp[1]_i_52_n_0 ,\weights_update_temp[1]_i_53_n_0 ,ARG__8_n_105}));
  CARRY4 \weights_update_temp_reg[1]_i_9 
       (.CI(\weights_update_temp_reg[1]_i_10_n_0 ),
        .CO({\weights_update_temp_reg[1]_i_9_n_0 ,\weights_update_temp_reg[1]_i_9_n_1 ,\weights_update_temp_reg[1]_i_9_n_2 ,\weights_update_temp_reg[1]_i_9_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\weights_update_temp_reg[1]_i_9_n_4 ,\weights_update_temp_reg[1]_i_9_n_5 ,\weights_update_temp_reg[1]_i_9_n_6 ,\weights_update_temp_reg[1]_i_9_n_7 }),
        .S({\weights_update_temp[1]_i_22_n_0 ,\weights_update_temp[1]_i_23_n_0 ,\weights_update_temp[1]_i_24_n_0 ,\weights_update_temp[1]_i_25_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \weights_update_temp_reg[20] 
       (.C(s00_axi_aclk),
        .CE(ARG__13_0),
        .D(ARG__9_n_93),
        .Q(weights_update[20]),
        .R(\weights_update_temp[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \weights_update_temp_reg[21] 
       (.C(s00_axi_aclk),
        .CE(ARG__13_0),
        .D(ARG__9_n_92),
        .Q(weights_update[21]),
        .R(\weights_update_temp[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \weights_update_temp_reg[22] 
       (.C(s00_axi_aclk),
        .CE(ARG__13_0),
        .D(ARG__9_n_91),
        .Q(weights_update[22]),
        .R(\weights_update_temp[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \weights_update_temp_reg[23] 
       (.C(s00_axi_aclk),
        .CE(ARG__13_0),
        .D(ARG__9_n_90),
        .Q(weights_update[23]),
        .R(\weights_update_temp[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \weights_update_temp_reg[24] 
       (.C(s00_axi_aclk),
        .CE(ARG__13_0),
        .D(ARG__9_n_89),
        .Q(weights_update[24]),
        .R(\weights_update_temp[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \weights_update_temp_reg[25] 
       (.C(s00_axi_aclk),
        .CE(ARG__13_0),
        .D(ARG__9_n_88),
        .Q(weights_update[25]),
        .R(\weights_update_temp[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \weights_update_temp_reg[26] 
       (.C(s00_axi_aclk),
        .CE(ARG__13_0),
        .D(ARG__9_n_87),
        .Q(weights_update[26]),
        .R(\weights_update_temp[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \weights_update_temp_reg[27] 
       (.C(s00_axi_aclk),
        .CE(ARG__13_0),
        .D(ARG__9_n_86),
        .Q(weights_update[27]),
        .R(\weights_update_temp[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \weights_update_temp_reg[28] 
       (.C(s00_axi_aclk),
        .CE(ARG__13_0),
        .D(ARG__9_n_85),
        .Q(weights_update[28]),
        .R(\weights_update_temp[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \weights_update_temp_reg[29] 
       (.C(s00_axi_aclk),
        .CE(ARG__13_0),
        .D(ARG__9_n_84),
        .Q(weights_update[29]),
        .R(\weights_update_temp[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \weights_update_temp_reg[2] 
       (.C(s00_axi_aclk),
        .CE(ARG__13_0),
        .D(ARG__8_n_95),
        .Q(weights_update[2]),
        .R(\weights_update_temp[15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \weights_update_temp_reg[30] 
       (.C(s00_axi_aclk),
        .CE(ARG__13_0),
        .D(ARG__9_n_83),
        .Q(weights_update[30]),
        .R(\weights_update_temp[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \weights_update_temp_reg[31] 
       (.C(s00_axi_aclk),
        .CE(ARG__13_0),
        .D(ARG__9_n_74),
        .Q(weights_update[31]),
        .R(\weights_update_temp[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \weights_update_temp_reg[32] 
       (.C(s00_axi_aclk),
        .CE(ARG__13_0),
        .D(\weights_update_temp[32]_i_1_n_0 ),
        .Q(weights_update[32]),
        .R(\weights_update_temp[47]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \weights_update_temp_reg[33] 
       (.C(s00_axi_aclk),
        .CE(ARG__13_0),
        .D(\weights_update_temp[33]_i_1_n_0 ),
        .Q(weights_update[33]),
        .R(1'b0));
  CARRY4 \weights_update_temp_reg[33]_i_10 
       (.CI(\weights_update_temp_reg[33]_i_26_n_0 ),
        .CO({\weights_update_temp_reg[33]_i_10_n_0 ,\weights_update_temp_reg[33]_i_10_n_1 ,\weights_update_temp_reg[33]_i_10_n_2 ,\weights_update_temp_reg[33]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\weights_update_temp_reg[33]_i_10_n_4 ,\NLW_weights_update_temp_reg[33]_i_10_O_UNCONNECTED [2:0]}),
        .S({\weights_update_temp[33]_i_27_n_0 ,\weights_update_temp[33]_i_28_n_0 ,\weights_update_temp[33]_i_29_n_0 ,\weights_update_temp[33]_i_30_n_0 }));
  CARRY4 \weights_update_temp_reg[33]_i_13 
       (.CI(\weights_update_temp_reg[33]_i_15_n_0 ),
        .CO({\weights_update_temp_reg[33]_i_13_n_0 ,\weights_update_temp_reg[33]_i_13_n_1 ,\weights_update_temp_reg[33]_i_13_n_2 ,\weights_update_temp_reg[33]_i_13_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\weights_update_temp_reg[33]_i_13_n_4 ,\weights_update_temp_reg[33]_i_13_n_5 ,\weights_update_temp_reg[33]_i_13_n_6 ,\weights_update_temp_reg[33]_i_13_n_7 }),
        .S({\weights_update_temp[33]_i_31_n_0 ,\weights_update_temp[33]_i_32_n_0 ,\weights_update_temp[33]_i_33_n_0 ,\weights_update_temp[33]_i_34_n_0 }));
  CARRY4 \weights_update_temp_reg[33]_i_14 
       (.CI(\weights_update_temp_reg[33]_i_13_n_0 ),
        .CO({\weights_update_temp_reg[33]_i_14_n_0 ,\weights_update_temp_reg[33]_i_14_n_1 ,\weights_update_temp_reg[33]_i_14_n_2 ,\weights_update_temp_reg[33]_i_14_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\weights_update_temp_reg[33]_i_14_n_4 ,\weights_update_temp_reg[33]_i_14_n_5 ,\weights_update_temp_reg[33]_i_14_n_6 ,\weights_update_temp_reg[33]_i_14_n_7 }),
        .S({\weights_update_temp[33]_i_35_n_0 ,\weights_update_temp[33]_i_36_n_0 ,\weights_update_temp[33]_i_37_n_0 ,\weights_update_temp[33]_i_38_n_0 }));
  CARRY4 \weights_update_temp_reg[33]_i_15 
       (.CI(\weights_update_temp_reg[33]_i_9_n_0 ),
        .CO({\weights_update_temp_reg[33]_i_15_n_0 ,\weights_update_temp_reg[33]_i_15_n_1 ,\weights_update_temp_reg[33]_i_15_n_2 ,\weights_update_temp_reg[33]_i_15_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\weights_update_temp_reg[33]_i_15_n_4 ,\weights_update_temp_reg[33]_i_15_n_5 ,\weights_update_temp_reg[33]_i_15_n_6 ,\weights_update_temp_reg[33]_i_15_n_7 }),
        .S({\weights_update_temp[33]_i_39_n_0 ,\weights_update_temp[33]_i_40_n_0 ,\weights_update_temp[33]_i_41_n_0 ,\weights_update_temp[33]_i_42_n_0 }));
  CARRY4 \weights_update_temp_reg[33]_i_16 
       (.CI(\weights_update_temp_reg[33]_i_14_n_0 ),
        .CO({\weights_update_temp_reg[33]_i_16_n_0 ,\weights_update_temp_reg[33]_i_16_n_1 ,\weights_update_temp_reg[33]_i_16_n_2 ,\weights_update_temp_reg[33]_i_16_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\weights_update_temp_reg[33]_i_16_n_4 ,\weights_update_temp_reg[33]_i_16_n_5 ,\weights_update_temp_reg[33]_i_16_n_6 ,\weights_update_temp_reg[33]_i_16_n_7 }),
        .S({\weights_update_temp[33]_i_43_n_0 ,\weights_update_temp[33]_i_44_n_0 ,\weights_update_temp[33]_i_45_n_0 ,\weights_update_temp[33]_i_46_n_0 }));
  CARRY4 \weights_update_temp_reg[33]_i_19 
       (.CI(\weights_update_temp_reg[33]_i_16_n_0 ),
        .CO({\NLW_weights_update_temp_reg[33]_i_19_CO_UNCONNECTED [3],\weights_update_temp_reg[33]_i_19_n_1 ,\weights_update_temp_reg[33]_i_19_n_2 ,\weights_update_temp_reg[33]_i_19_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\weights_update_temp_reg[33]_i_19_n_4 ,\weights_update_temp_reg[33]_i_19_n_5 ,\weights_update_temp_reg[33]_i_19_n_6 ,\weights_update_temp_reg[33]_i_19_n_7 }),
        .S({\weights_update_temp[33]_i_47_n_0 ,\weights_update_temp[33]_i_48_n_0 ,\weights_update_temp[33]_i_49_n_0 ,\weights_update_temp[33]_i_50_n_0 }));
  CARRY4 \weights_update_temp_reg[33]_i_26 
       (.CI(1'b0),
        .CO({\weights_update_temp_reg[33]_i_26_n_0 ,\weights_update_temp_reg[33]_i_26_n_1 ,\weights_update_temp_reg[33]_i_26_n_2 ,\weights_update_temp_reg[33]_i_26_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O(\NLW_weights_update_temp_reg[33]_i_26_O_UNCONNECTED [3:0]),
        .S({\weights_update_temp[33]_i_51_n_0 ,\weights_update_temp[33]_i_52_n_0 ,\weights_update_temp[33]_i_53_n_0 ,ARG__10_n_105}));
  CARRY4 \weights_update_temp_reg[33]_i_9 
       (.CI(\weights_update_temp_reg[33]_i_10_n_0 ),
        .CO({\weights_update_temp_reg[33]_i_9_n_0 ,\weights_update_temp_reg[33]_i_9_n_1 ,\weights_update_temp_reg[33]_i_9_n_2 ,\weights_update_temp_reg[33]_i_9_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\weights_update_temp_reg[33]_i_9_n_4 ,\weights_update_temp_reg[33]_i_9_n_5 ,\weights_update_temp_reg[33]_i_9_n_6 ,\weights_update_temp_reg[33]_i_9_n_7 }),
        .S({\weights_update_temp[33]_i_22_n_0 ,\weights_update_temp[33]_i_23_n_0 ,\weights_update_temp[33]_i_24_n_0 ,\weights_update_temp[33]_i_25_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \weights_update_temp_reg[34] 
       (.C(s00_axi_aclk),
        .CE(ARG__13_0),
        .D(ARG__10_n_95),
        .Q(weights_update[34]),
        .R(\weights_update_temp[47]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \weights_update_temp_reg[35] 
       (.C(s00_axi_aclk),
        .CE(ARG__13_0),
        .D(ARG__10_n_94),
        .Q(weights_update[35]),
        .R(\weights_update_temp[47]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \weights_update_temp_reg[36] 
       (.C(s00_axi_aclk),
        .CE(ARG__13_0),
        .D(ARG__10_n_93),
        .Q(weights_update[36]),
        .R(\weights_update_temp[47]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \weights_update_temp_reg[37] 
       (.C(s00_axi_aclk),
        .CE(ARG__13_0),
        .D(ARG__10_n_92),
        .Q(weights_update[37]),
        .R(\weights_update_temp[47]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \weights_update_temp_reg[38] 
       (.C(s00_axi_aclk),
        .CE(ARG__13_0),
        .D(ARG__10_n_91),
        .Q(weights_update[38]),
        .R(\weights_update_temp[47]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \weights_update_temp_reg[39] 
       (.C(s00_axi_aclk),
        .CE(ARG__13_0),
        .D(ARG__10_n_90),
        .Q(weights_update[39]),
        .R(\weights_update_temp[47]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \weights_update_temp_reg[3] 
       (.C(s00_axi_aclk),
        .CE(ARG__13_0),
        .D(ARG__8_n_94),
        .Q(weights_update[3]),
        .R(\weights_update_temp[15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \weights_update_temp_reg[40] 
       (.C(s00_axi_aclk),
        .CE(ARG__13_0),
        .D(ARG__10_n_89),
        .Q(weights_update[40]),
        .R(\weights_update_temp[47]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \weights_update_temp_reg[41] 
       (.C(s00_axi_aclk),
        .CE(ARG__13_0),
        .D(ARG__10_n_88),
        .Q(weights_update[41]),
        .R(\weights_update_temp[47]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \weights_update_temp_reg[42] 
       (.C(s00_axi_aclk),
        .CE(ARG__13_0),
        .D(ARG__10_n_87),
        .Q(weights_update[42]),
        .R(\weights_update_temp[47]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \weights_update_temp_reg[43] 
       (.C(s00_axi_aclk),
        .CE(ARG__13_0),
        .D(ARG__10_n_86),
        .Q(weights_update[43]),
        .R(\weights_update_temp[47]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \weights_update_temp_reg[44] 
       (.C(s00_axi_aclk),
        .CE(ARG__13_0),
        .D(ARG__10_n_85),
        .Q(weights_update[44]),
        .R(\weights_update_temp[47]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \weights_update_temp_reg[45] 
       (.C(s00_axi_aclk),
        .CE(ARG__13_0),
        .D(ARG__10_n_84),
        .Q(weights_update[45]),
        .R(\weights_update_temp[47]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \weights_update_temp_reg[46] 
       (.C(s00_axi_aclk),
        .CE(ARG__13_0),
        .D(ARG__10_n_83),
        .Q(weights_update[46]),
        .R(\weights_update_temp[47]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \weights_update_temp_reg[47] 
       (.C(s00_axi_aclk),
        .CE(ARG__13_0),
        .D(ARG__10_n_74),
        .Q(weights_update[47]),
        .R(\weights_update_temp[47]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \weights_update_temp_reg[48] 
       (.C(s00_axi_aclk),
        .CE(ARG__13_0),
        .D(\weights_update_temp[48]_i_1_n_0 ),
        .Q(weights_update[48]),
        .R(\weights_update_temp[63]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \weights_update_temp_reg[49] 
       (.C(s00_axi_aclk),
        .CE(ARG__13_0),
        .D(\weights_update_temp[49]_i_1_n_0 ),
        .Q(weights_update[49]),
        .R(1'b0));
  CARRY4 \weights_update_temp_reg[49]_i_10 
       (.CI(\weights_update_temp_reg[49]_i_26_n_0 ),
        .CO({\weights_update_temp_reg[49]_i_10_n_0 ,\weights_update_temp_reg[49]_i_10_n_1 ,\weights_update_temp_reg[49]_i_10_n_2 ,\weights_update_temp_reg[49]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\weights_update_temp_reg[49]_i_10_n_4 ,\NLW_weights_update_temp_reg[49]_i_10_O_UNCONNECTED [2:0]}),
        .S({\weights_update_temp[49]_i_27_n_0 ,\weights_update_temp[49]_i_28_n_0 ,\weights_update_temp[49]_i_29_n_0 ,\weights_update_temp[49]_i_30_n_0 }));
  CARRY4 \weights_update_temp_reg[49]_i_13 
       (.CI(\weights_update_temp_reg[49]_i_15_n_0 ),
        .CO({\weights_update_temp_reg[49]_i_13_n_0 ,\weights_update_temp_reg[49]_i_13_n_1 ,\weights_update_temp_reg[49]_i_13_n_2 ,\weights_update_temp_reg[49]_i_13_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\weights_update_temp_reg[49]_i_13_n_4 ,\weights_update_temp_reg[49]_i_13_n_5 ,\weights_update_temp_reg[49]_i_13_n_6 ,\weights_update_temp_reg[49]_i_13_n_7 }),
        .S({\weights_update_temp[49]_i_31_n_0 ,\weights_update_temp[49]_i_32_n_0 ,\weights_update_temp[49]_i_33_n_0 ,\weights_update_temp[49]_i_34_n_0 }));
  CARRY4 \weights_update_temp_reg[49]_i_14 
       (.CI(\weights_update_temp_reg[49]_i_13_n_0 ),
        .CO({\weights_update_temp_reg[49]_i_14_n_0 ,\weights_update_temp_reg[49]_i_14_n_1 ,\weights_update_temp_reg[49]_i_14_n_2 ,\weights_update_temp_reg[49]_i_14_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\weights_update_temp_reg[49]_i_14_n_4 ,\weights_update_temp_reg[49]_i_14_n_5 ,\weights_update_temp_reg[49]_i_14_n_6 ,\weights_update_temp_reg[49]_i_14_n_7 }),
        .S({\weights_update_temp[49]_i_35_n_0 ,\weights_update_temp[49]_i_36_n_0 ,\weights_update_temp[49]_i_37_n_0 ,\weights_update_temp[49]_i_38_n_0 }));
  CARRY4 \weights_update_temp_reg[49]_i_15 
       (.CI(\weights_update_temp_reg[49]_i_9_n_0 ),
        .CO({\weights_update_temp_reg[49]_i_15_n_0 ,\weights_update_temp_reg[49]_i_15_n_1 ,\weights_update_temp_reg[49]_i_15_n_2 ,\weights_update_temp_reg[49]_i_15_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\weights_update_temp_reg[49]_i_15_n_4 ,\weights_update_temp_reg[49]_i_15_n_5 ,\weights_update_temp_reg[49]_i_15_n_6 ,\weights_update_temp_reg[49]_i_15_n_7 }),
        .S({\weights_update_temp[49]_i_39_n_0 ,\weights_update_temp[49]_i_40_n_0 ,\weights_update_temp[49]_i_41_n_0 ,\weights_update_temp[49]_i_42_n_0 }));
  CARRY4 \weights_update_temp_reg[49]_i_16 
       (.CI(\weights_update_temp_reg[49]_i_14_n_0 ),
        .CO({\weights_update_temp_reg[49]_i_16_n_0 ,\weights_update_temp_reg[49]_i_16_n_1 ,\weights_update_temp_reg[49]_i_16_n_2 ,\weights_update_temp_reg[49]_i_16_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\weights_update_temp_reg[49]_i_16_n_4 ,\weights_update_temp_reg[49]_i_16_n_5 ,\weights_update_temp_reg[49]_i_16_n_6 ,\weights_update_temp_reg[49]_i_16_n_7 }),
        .S({\weights_update_temp[49]_i_43_n_0 ,\weights_update_temp[49]_i_44_n_0 ,\weights_update_temp[49]_i_45_n_0 ,\weights_update_temp[49]_i_46_n_0 }));
  CARRY4 \weights_update_temp_reg[49]_i_19 
       (.CI(\weights_update_temp_reg[49]_i_16_n_0 ),
        .CO({\NLW_weights_update_temp_reg[49]_i_19_CO_UNCONNECTED [3],\weights_update_temp_reg[49]_i_19_n_1 ,\weights_update_temp_reg[49]_i_19_n_2 ,\weights_update_temp_reg[49]_i_19_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\weights_update_temp_reg[49]_i_19_n_4 ,\weights_update_temp_reg[49]_i_19_n_5 ,\weights_update_temp_reg[49]_i_19_n_6 ,\weights_update_temp_reg[49]_i_19_n_7 }),
        .S({\weights_update_temp[49]_i_47_n_0 ,\weights_update_temp[49]_i_48_n_0 ,\weights_update_temp[49]_i_49_n_0 ,\weights_update_temp[49]_i_50_n_0 }));
  CARRY4 \weights_update_temp_reg[49]_i_26 
       (.CI(1'b0),
        .CO({\weights_update_temp_reg[49]_i_26_n_0 ,\weights_update_temp_reg[49]_i_26_n_1 ,\weights_update_temp_reg[49]_i_26_n_2 ,\weights_update_temp_reg[49]_i_26_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O(\NLW_weights_update_temp_reg[49]_i_26_O_UNCONNECTED [3:0]),
        .S({\weights_update_temp[49]_i_51_n_0 ,\weights_update_temp[49]_i_52_n_0 ,\weights_update_temp[49]_i_53_n_0 ,ARG__12_n_105}));
  CARRY4 \weights_update_temp_reg[49]_i_9 
       (.CI(\weights_update_temp_reg[49]_i_10_n_0 ),
        .CO({\weights_update_temp_reg[49]_i_9_n_0 ,\weights_update_temp_reg[49]_i_9_n_1 ,\weights_update_temp_reg[49]_i_9_n_2 ,\weights_update_temp_reg[49]_i_9_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\weights_update_temp_reg[49]_i_9_n_4 ,\weights_update_temp_reg[49]_i_9_n_5 ,\weights_update_temp_reg[49]_i_9_n_6 ,\weights_update_temp_reg[49]_i_9_n_7 }),
        .S({\weights_update_temp[49]_i_22_n_0 ,\weights_update_temp[49]_i_23_n_0 ,\weights_update_temp[49]_i_24_n_0 ,\weights_update_temp[49]_i_25_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \weights_update_temp_reg[4] 
       (.C(s00_axi_aclk),
        .CE(ARG__13_0),
        .D(ARG__8_n_93),
        .Q(weights_update[4]),
        .R(\weights_update_temp[15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \weights_update_temp_reg[50] 
       (.C(s00_axi_aclk),
        .CE(ARG__13_0),
        .D(ARG__12_n_95),
        .Q(weights_update[50]),
        .R(\weights_update_temp[63]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \weights_update_temp_reg[51] 
       (.C(s00_axi_aclk),
        .CE(ARG__13_0),
        .D(ARG__12_n_94),
        .Q(weights_update[51]),
        .R(\weights_update_temp[63]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \weights_update_temp_reg[52] 
       (.C(s00_axi_aclk),
        .CE(ARG__13_0),
        .D(ARG__12_n_93),
        .Q(weights_update[52]),
        .R(\weights_update_temp[63]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \weights_update_temp_reg[53] 
       (.C(s00_axi_aclk),
        .CE(ARG__13_0),
        .D(ARG__12_n_92),
        .Q(weights_update[53]),
        .R(\weights_update_temp[63]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \weights_update_temp_reg[54] 
       (.C(s00_axi_aclk),
        .CE(ARG__13_0),
        .D(ARG__12_n_91),
        .Q(weights_update[54]),
        .R(\weights_update_temp[63]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \weights_update_temp_reg[55] 
       (.C(s00_axi_aclk),
        .CE(ARG__13_0),
        .D(ARG__12_n_90),
        .Q(weights_update[55]),
        .R(\weights_update_temp[63]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \weights_update_temp_reg[56] 
       (.C(s00_axi_aclk),
        .CE(ARG__13_0),
        .D(ARG__12_n_89),
        .Q(weights_update[56]),
        .R(\weights_update_temp[63]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \weights_update_temp_reg[57] 
       (.C(s00_axi_aclk),
        .CE(ARG__13_0),
        .D(ARG__12_n_88),
        .Q(weights_update[57]),
        .R(\weights_update_temp[63]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \weights_update_temp_reg[58] 
       (.C(s00_axi_aclk),
        .CE(ARG__13_0),
        .D(ARG__12_n_87),
        .Q(weights_update[58]),
        .R(\weights_update_temp[63]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \weights_update_temp_reg[59] 
       (.C(s00_axi_aclk),
        .CE(ARG__13_0),
        .D(ARG__12_n_86),
        .Q(weights_update[59]),
        .R(\weights_update_temp[63]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \weights_update_temp_reg[5] 
       (.C(s00_axi_aclk),
        .CE(ARG__13_0),
        .D(ARG__8_n_92),
        .Q(weights_update[5]),
        .R(\weights_update_temp[15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \weights_update_temp_reg[60] 
       (.C(s00_axi_aclk),
        .CE(ARG__13_0),
        .D(ARG__12_n_85),
        .Q(weights_update[60]),
        .R(\weights_update_temp[63]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \weights_update_temp_reg[61] 
       (.C(s00_axi_aclk),
        .CE(ARG__13_0),
        .D(ARG__12_n_84),
        .Q(weights_update[61]),
        .R(\weights_update_temp[63]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \weights_update_temp_reg[62] 
       (.C(s00_axi_aclk),
        .CE(ARG__13_0),
        .D(ARG__12_n_83),
        .Q(weights_update[62]),
        .R(\weights_update_temp[63]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \weights_update_temp_reg[63] 
       (.C(s00_axi_aclk),
        .CE(ARG__13_0),
        .D(ARG__12_n_74),
        .Q(weights_update[63]),
        .R(\weights_update_temp[63]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \weights_update_temp_reg[64] 
       (.C(s00_axi_aclk),
        .CE(ARG__13_0),
        .D(\weights_update_temp[64]_i_1_n_0 ),
        .Q(weights_update__0[0]),
        .R(\weights_update_temp[79]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \weights_update_temp_reg[65] 
       (.C(s00_axi_aclk),
        .CE(ARG__13_0),
        .D(\weights_update_temp[65]_i_1_n_0 ),
        .Q(weights_update__0[1]),
        .R(1'b0));
  CARRY4 \weights_update_temp_reg[65]_i_10 
       (.CI(\weights_update_temp_reg[65]_i_26_n_0 ),
        .CO({\weights_update_temp_reg[65]_i_10_n_0 ,\weights_update_temp_reg[65]_i_10_n_1 ,\weights_update_temp_reg[65]_i_10_n_2 ,\weights_update_temp_reg[65]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\weights_update_temp_reg[65]_i_10_n_4 ,\NLW_weights_update_temp_reg[65]_i_10_O_UNCONNECTED [2:0]}),
        .S({\weights_update_temp[65]_i_27_n_0 ,\weights_update_temp[65]_i_28_n_0 ,\weights_update_temp[65]_i_29_n_0 ,\weights_update_temp[65]_i_30_n_0 }));
  CARRY4 \weights_update_temp_reg[65]_i_13 
       (.CI(\weights_update_temp_reg[65]_i_15_n_0 ),
        .CO({\weights_update_temp_reg[65]_i_13_n_0 ,\weights_update_temp_reg[65]_i_13_n_1 ,\weights_update_temp_reg[65]_i_13_n_2 ,\weights_update_temp_reg[65]_i_13_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\weights_update_temp_reg[65]_i_13_n_4 ,\weights_update_temp_reg[65]_i_13_n_5 ,\weights_update_temp_reg[65]_i_13_n_6 ,\weights_update_temp_reg[65]_i_13_n_7 }),
        .S({\weights_update_temp[65]_i_31_n_0 ,\weights_update_temp[65]_i_32_n_0 ,\weights_update_temp[65]_i_33_n_0 ,\weights_update_temp[65]_i_34_n_0 }));
  CARRY4 \weights_update_temp_reg[65]_i_14 
       (.CI(\weights_update_temp_reg[65]_i_13_n_0 ),
        .CO({\weights_update_temp_reg[65]_i_14_n_0 ,\weights_update_temp_reg[65]_i_14_n_1 ,\weights_update_temp_reg[65]_i_14_n_2 ,\weights_update_temp_reg[65]_i_14_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\weights_update_temp_reg[65]_i_14_n_4 ,\weights_update_temp_reg[65]_i_14_n_5 ,\weights_update_temp_reg[65]_i_14_n_6 ,\weights_update_temp_reg[65]_i_14_n_7 }),
        .S({\weights_update_temp[65]_i_35_n_0 ,\weights_update_temp[65]_i_36_n_0 ,\weights_update_temp[65]_i_37_n_0 ,\weights_update_temp[65]_i_38_n_0 }));
  CARRY4 \weights_update_temp_reg[65]_i_15 
       (.CI(\weights_update_temp_reg[65]_i_9_n_0 ),
        .CO({\weights_update_temp_reg[65]_i_15_n_0 ,\weights_update_temp_reg[65]_i_15_n_1 ,\weights_update_temp_reg[65]_i_15_n_2 ,\weights_update_temp_reg[65]_i_15_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\weights_update_temp_reg[65]_i_15_n_4 ,\weights_update_temp_reg[65]_i_15_n_5 ,\weights_update_temp_reg[65]_i_15_n_6 ,\weights_update_temp_reg[65]_i_15_n_7 }),
        .S({\weights_update_temp[65]_i_39_n_0 ,\weights_update_temp[65]_i_40_n_0 ,\weights_update_temp[65]_i_41_n_0 ,\weights_update_temp[65]_i_42_n_0 }));
  CARRY4 \weights_update_temp_reg[65]_i_16 
       (.CI(\weights_update_temp_reg[65]_i_14_n_0 ),
        .CO({\weights_update_temp_reg[65]_i_16_n_0 ,\weights_update_temp_reg[65]_i_16_n_1 ,\weights_update_temp_reg[65]_i_16_n_2 ,\weights_update_temp_reg[65]_i_16_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\weights_update_temp_reg[65]_i_16_n_4 ,\weights_update_temp_reg[65]_i_16_n_5 ,\weights_update_temp_reg[65]_i_16_n_6 ,\weights_update_temp_reg[65]_i_16_n_7 }),
        .S({\weights_update_temp[65]_i_43_n_0 ,\weights_update_temp[65]_i_44_n_0 ,\weights_update_temp[65]_i_45_n_0 ,\weights_update_temp[65]_i_46_n_0 }));
  CARRY4 \weights_update_temp_reg[65]_i_19 
       (.CI(\weights_update_temp_reg[65]_i_16_n_0 ),
        .CO({\NLW_weights_update_temp_reg[65]_i_19_CO_UNCONNECTED [3],\weights_update_temp_reg[65]_i_19_n_1 ,\weights_update_temp_reg[65]_i_19_n_2 ,\weights_update_temp_reg[65]_i_19_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\weights_update_temp_reg[65]_i_19_n_4 ,\weights_update_temp_reg[65]_i_19_n_5 ,\weights_update_temp_reg[65]_i_19_n_6 ,\weights_update_temp_reg[65]_i_19_n_7 }),
        .S({\weights_update_temp[65]_i_47_n_0 ,\weights_update_temp[65]_i_48_n_0 ,\weights_update_temp[65]_i_49_n_0 ,\weights_update_temp[65]_i_50_n_0 }));
  CARRY4 \weights_update_temp_reg[65]_i_26 
       (.CI(1'b0),
        .CO({\weights_update_temp_reg[65]_i_26_n_0 ,\weights_update_temp_reg[65]_i_26_n_1 ,\weights_update_temp_reg[65]_i_26_n_2 ,\weights_update_temp_reg[65]_i_26_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O(\NLW_weights_update_temp_reg[65]_i_26_O_UNCONNECTED [3:0]),
        .S({\weights_update_temp[65]_i_51_n_0 ,\weights_update_temp[65]_i_52_n_0 ,\weights_update_temp[65]_i_53_n_0 ,ARG__13_n_105}));
  CARRY4 \weights_update_temp_reg[65]_i_9 
       (.CI(\weights_update_temp_reg[65]_i_10_n_0 ),
        .CO({\weights_update_temp_reg[65]_i_9_n_0 ,\weights_update_temp_reg[65]_i_9_n_1 ,\weights_update_temp_reg[65]_i_9_n_2 ,\weights_update_temp_reg[65]_i_9_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\weights_update_temp_reg[65]_i_9_n_4 ,\weights_update_temp_reg[65]_i_9_n_5 ,\weights_update_temp_reg[65]_i_9_n_6 ,\weights_update_temp_reg[65]_i_9_n_7 }),
        .S({\weights_update_temp[65]_i_22_n_0 ,\weights_update_temp[65]_i_23_n_0 ,\weights_update_temp[65]_i_24_n_0 ,\weights_update_temp[65]_i_25_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \weights_update_temp_reg[66] 
       (.C(s00_axi_aclk),
        .CE(ARG__13_0),
        .D(ARG__13_n_95),
        .Q(weights_update__0[2]),
        .R(\weights_update_temp[79]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \weights_update_temp_reg[67] 
       (.C(s00_axi_aclk),
        .CE(ARG__13_0),
        .D(ARG__13_n_94),
        .Q(weights_update__0[3]),
        .R(\weights_update_temp[79]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \weights_update_temp_reg[68] 
       (.C(s00_axi_aclk),
        .CE(ARG__13_0),
        .D(ARG__13_n_93),
        .Q(weights_update__0[4]),
        .R(\weights_update_temp[79]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \weights_update_temp_reg[69] 
       (.C(s00_axi_aclk),
        .CE(ARG__13_0),
        .D(ARG__13_n_92),
        .Q(weights_update__0[5]),
        .R(\weights_update_temp[79]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \weights_update_temp_reg[6] 
       (.C(s00_axi_aclk),
        .CE(ARG__13_0),
        .D(ARG__8_n_91),
        .Q(weights_update[6]),
        .R(\weights_update_temp[15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \weights_update_temp_reg[70] 
       (.C(s00_axi_aclk),
        .CE(ARG__13_0),
        .D(ARG__13_n_91),
        .Q(weights_update__0[6]),
        .R(\weights_update_temp[79]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \weights_update_temp_reg[71] 
       (.C(s00_axi_aclk),
        .CE(ARG__13_0),
        .D(ARG__13_n_90),
        .Q(weights_update__0[7]),
        .R(\weights_update_temp[79]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \weights_update_temp_reg[72] 
       (.C(s00_axi_aclk),
        .CE(ARG__13_0),
        .D(ARG__13_n_89),
        .Q(weights_update__0[8]),
        .R(\weights_update_temp[79]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \weights_update_temp_reg[73] 
       (.C(s00_axi_aclk),
        .CE(ARG__13_0),
        .D(ARG__13_n_88),
        .Q(weights_update__0[9]),
        .R(\weights_update_temp[79]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \weights_update_temp_reg[74] 
       (.C(s00_axi_aclk),
        .CE(ARG__13_0),
        .D(ARG__13_n_87),
        .Q(weights_update__0[10]),
        .R(\weights_update_temp[79]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \weights_update_temp_reg[75] 
       (.C(s00_axi_aclk),
        .CE(ARG__13_0),
        .D(ARG__13_n_86),
        .Q(weights_update__0[11]),
        .R(\weights_update_temp[79]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \weights_update_temp_reg[76] 
       (.C(s00_axi_aclk),
        .CE(ARG__13_0),
        .D(ARG__13_n_85),
        .Q(weights_update__0[12]),
        .R(\weights_update_temp[79]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \weights_update_temp_reg[77] 
       (.C(s00_axi_aclk),
        .CE(ARG__13_0),
        .D(ARG__13_n_84),
        .Q(weights_update__0[13]),
        .R(\weights_update_temp[79]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \weights_update_temp_reg[78] 
       (.C(s00_axi_aclk),
        .CE(ARG__13_0),
        .D(ARG__13_n_83),
        .Q(weights_update__0[14]),
        .R(\weights_update_temp[79]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \weights_update_temp_reg[79] 
       (.C(s00_axi_aclk),
        .CE(ARG__13_0),
        .D(ARG__13_n_74),
        .Q(weights_update__0[15]),
        .R(\weights_update_temp[79]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \weights_update_temp_reg[7] 
       (.C(s00_axi_aclk),
        .CE(ARG__13_0),
        .D(ARG__8_n_90),
        .Q(weights_update[7]),
        .R(\weights_update_temp[15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \weights_update_temp_reg[80] 
       (.C(s00_axi_aclk),
        .CE(ARG__13_0),
        .D(\weights_update_temp[80]_i_1_n_0 ),
        .Q(weights_update__0[16]),
        .R(\weights_update_temp[95]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \weights_update_temp_reg[81] 
       (.C(s00_axi_aclk),
        .CE(ARG__13_0),
        .D(\weights_update_temp[81]_i_1_n_0 ),
        .Q(weights_update__0[17]),
        .R(1'b0));
  CARRY4 \weights_update_temp_reg[81]_i_10 
       (.CI(\weights_update_temp_reg[81]_i_26_n_0 ),
        .CO({\weights_update_temp_reg[81]_i_10_n_0 ,\weights_update_temp_reg[81]_i_10_n_1 ,\weights_update_temp_reg[81]_i_10_n_2 ,\weights_update_temp_reg[81]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\weights_update_temp_reg[81]_i_10_n_4 ,\NLW_weights_update_temp_reg[81]_i_10_O_UNCONNECTED [2:0]}),
        .S({\weights_update_temp[81]_i_27_n_0 ,\weights_update_temp[81]_i_28_n_0 ,\weights_update_temp[81]_i_29_n_0 ,\weights_update_temp[81]_i_30_n_0 }));
  CARRY4 \weights_update_temp_reg[81]_i_13 
       (.CI(\weights_update_temp_reg[81]_i_15_n_0 ),
        .CO({\weights_update_temp_reg[81]_i_13_n_0 ,\weights_update_temp_reg[81]_i_13_n_1 ,\weights_update_temp_reg[81]_i_13_n_2 ,\weights_update_temp_reg[81]_i_13_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\weights_update_temp_reg[81]_i_13_n_4 ,\weights_update_temp_reg[81]_i_13_n_5 ,\weights_update_temp_reg[81]_i_13_n_6 ,\weights_update_temp_reg[81]_i_13_n_7 }),
        .S({\weights_update_temp[81]_i_31_n_0 ,\weights_update_temp[81]_i_32_n_0 ,\weights_update_temp[81]_i_33_n_0 ,\weights_update_temp[81]_i_34_n_0 }));
  CARRY4 \weights_update_temp_reg[81]_i_14 
       (.CI(\weights_update_temp_reg[81]_i_13_n_0 ),
        .CO({\weights_update_temp_reg[81]_i_14_n_0 ,\weights_update_temp_reg[81]_i_14_n_1 ,\weights_update_temp_reg[81]_i_14_n_2 ,\weights_update_temp_reg[81]_i_14_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\weights_update_temp_reg[81]_i_14_n_4 ,\weights_update_temp_reg[81]_i_14_n_5 ,\weights_update_temp_reg[81]_i_14_n_6 ,\weights_update_temp_reg[81]_i_14_n_7 }),
        .S({\weights_update_temp[81]_i_35_n_0 ,\weights_update_temp[81]_i_36_n_0 ,\weights_update_temp[81]_i_37_n_0 ,\weights_update_temp[81]_i_38_n_0 }));
  CARRY4 \weights_update_temp_reg[81]_i_15 
       (.CI(\weights_update_temp_reg[81]_i_9_n_0 ),
        .CO({\weights_update_temp_reg[81]_i_15_n_0 ,\weights_update_temp_reg[81]_i_15_n_1 ,\weights_update_temp_reg[81]_i_15_n_2 ,\weights_update_temp_reg[81]_i_15_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\weights_update_temp_reg[81]_i_15_n_4 ,\weights_update_temp_reg[81]_i_15_n_5 ,\weights_update_temp_reg[81]_i_15_n_6 ,\weights_update_temp_reg[81]_i_15_n_7 }),
        .S({\weights_update_temp[81]_i_39_n_0 ,\weights_update_temp[81]_i_40_n_0 ,\weights_update_temp[81]_i_41_n_0 ,\weights_update_temp[81]_i_42_n_0 }));
  CARRY4 \weights_update_temp_reg[81]_i_16 
       (.CI(\weights_update_temp_reg[81]_i_14_n_0 ),
        .CO({\weights_update_temp_reg[81]_i_16_n_0 ,\weights_update_temp_reg[81]_i_16_n_1 ,\weights_update_temp_reg[81]_i_16_n_2 ,\weights_update_temp_reg[81]_i_16_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\weights_update_temp_reg[81]_i_16_n_4 ,\weights_update_temp_reg[81]_i_16_n_5 ,\weights_update_temp_reg[81]_i_16_n_6 ,\weights_update_temp_reg[81]_i_16_n_7 }),
        .S({\weights_update_temp[81]_i_43_n_0 ,\weights_update_temp[81]_i_44_n_0 ,\weights_update_temp[81]_i_45_n_0 ,\weights_update_temp[81]_i_46_n_0 }));
  CARRY4 \weights_update_temp_reg[81]_i_19 
       (.CI(\weights_update_temp_reg[81]_i_16_n_0 ),
        .CO({\NLW_weights_update_temp_reg[81]_i_19_CO_UNCONNECTED [3],\weights_update_temp_reg[81]_i_19_n_1 ,\weights_update_temp_reg[81]_i_19_n_2 ,\weights_update_temp_reg[81]_i_19_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\weights_update_temp_reg[81]_i_19_n_4 ,\weights_update_temp_reg[81]_i_19_n_5 ,\weights_update_temp_reg[81]_i_19_n_6 ,\weights_update_temp_reg[81]_i_19_n_7 }),
        .S({\weights_update_temp[81]_i_47_n_0 ,\weights_update_temp[81]_i_48_n_0 ,\weights_update_temp[81]_i_49_n_0 ,\weights_update_temp[81]_i_50_n_0 }));
  CARRY4 \weights_update_temp_reg[81]_i_26 
       (.CI(1'b0),
        .CO({\weights_update_temp_reg[81]_i_26_n_0 ,\weights_update_temp_reg[81]_i_26_n_1 ,\weights_update_temp_reg[81]_i_26_n_2 ,\weights_update_temp_reg[81]_i_26_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O(\NLW_weights_update_temp_reg[81]_i_26_O_UNCONNECTED [3:0]),
        .S({\weights_update_temp[81]_i_51_n_0 ,\weights_update_temp[81]_i_52_n_0 ,\weights_update_temp[81]_i_53_n_0 ,ARG__14_n_105}));
  CARRY4 \weights_update_temp_reg[81]_i_9 
       (.CI(\weights_update_temp_reg[81]_i_10_n_0 ),
        .CO({\weights_update_temp_reg[81]_i_9_n_0 ,\weights_update_temp_reg[81]_i_9_n_1 ,\weights_update_temp_reg[81]_i_9_n_2 ,\weights_update_temp_reg[81]_i_9_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\weights_update_temp_reg[81]_i_9_n_4 ,\weights_update_temp_reg[81]_i_9_n_5 ,\weights_update_temp_reg[81]_i_9_n_6 ,\weights_update_temp_reg[81]_i_9_n_7 }),
        .S({\weights_update_temp[81]_i_22_n_0 ,\weights_update_temp[81]_i_23_n_0 ,\weights_update_temp[81]_i_24_n_0 ,\weights_update_temp[81]_i_25_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \weights_update_temp_reg[82] 
       (.C(s00_axi_aclk),
        .CE(ARG__13_0),
        .D(ARG__14_n_95),
        .Q(weights_update__0[18]),
        .R(\weights_update_temp[95]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \weights_update_temp_reg[83] 
       (.C(s00_axi_aclk),
        .CE(ARG__13_0),
        .D(ARG__14_n_94),
        .Q(weights_update__0[19]),
        .R(\weights_update_temp[95]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \weights_update_temp_reg[84] 
       (.C(s00_axi_aclk),
        .CE(ARG__13_0),
        .D(ARG__14_n_93),
        .Q(weights_update__0[20]),
        .R(\weights_update_temp[95]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \weights_update_temp_reg[85] 
       (.C(s00_axi_aclk),
        .CE(ARG__13_0),
        .D(ARG__14_n_92),
        .Q(weights_update__0[21]),
        .R(\weights_update_temp[95]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \weights_update_temp_reg[86] 
       (.C(s00_axi_aclk),
        .CE(ARG__13_0),
        .D(ARG__14_n_91),
        .Q(weights_update__0[22]),
        .R(\weights_update_temp[95]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \weights_update_temp_reg[87] 
       (.C(s00_axi_aclk),
        .CE(ARG__13_0),
        .D(ARG__14_n_90),
        .Q(weights_update__0[23]),
        .R(\weights_update_temp[95]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \weights_update_temp_reg[88] 
       (.C(s00_axi_aclk),
        .CE(ARG__13_0),
        .D(ARG__14_n_89),
        .Q(weights_update__0[24]),
        .R(\weights_update_temp[95]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \weights_update_temp_reg[89] 
       (.C(s00_axi_aclk),
        .CE(ARG__13_0),
        .D(ARG__14_n_88),
        .Q(weights_update__0[25]),
        .R(\weights_update_temp[95]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \weights_update_temp_reg[8] 
       (.C(s00_axi_aclk),
        .CE(ARG__13_0),
        .D(ARG__8_n_89),
        .Q(weights_update[8]),
        .R(\weights_update_temp[15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \weights_update_temp_reg[90] 
       (.C(s00_axi_aclk),
        .CE(ARG__13_0),
        .D(ARG__14_n_87),
        .Q(weights_update__0[26]),
        .R(\weights_update_temp[95]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \weights_update_temp_reg[91] 
       (.C(s00_axi_aclk),
        .CE(ARG__13_0),
        .D(ARG__14_n_86),
        .Q(weights_update__0[27]),
        .R(\weights_update_temp[95]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \weights_update_temp_reg[92] 
       (.C(s00_axi_aclk),
        .CE(ARG__13_0),
        .D(ARG__14_n_85),
        .Q(weights_update__0[28]),
        .R(\weights_update_temp[95]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \weights_update_temp_reg[93] 
       (.C(s00_axi_aclk),
        .CE(ARG__13_0),
        .D(ARG__14_n_84),
        .Q(weights_update__0[29]),
        .R(\weights_update_temp[95]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \weights_update_temp_reg[94] 
       (.C(s00_axi_aclk),
        .CE(ARG__13_0),
        .D(ARG__14_n_83),
        .Q(weights_update__0[30]),
        .R(\weights_update_temp[95]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \weights_update_temp_reg[95] 
       (.C(s00_axi_aclk),
        .CE(ARG__13_0),
        .D(ARG__14_n_74),
        .Q(weights_update__0[31]),
        .R(\weights_update_temp[95]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \weights_update_temp_reg[9] 
       (.C(s00_axi_aclk),
        .CE(ARG__13_0),
        .D(ARG__8_n_88),
        .Q(weights_update[9]),
        .R(\weights_update_temp[15]_i_1_n_0 ));
endmodule

(* ORIG_REF_NAME = "calculate_forward" *) 
module design_1_calculate_forward
   (D,
    Y,
    s00_axi_aclk,
    ARG__2_0,
    data_out,
    Q,
    \x_s_reg[0][15]_0 ,
    \x_s_reg[1][8]_0 ,
    \x_s_reg[1][8]_1 ,
    \x_s_reg[1][7]_0 ,
    \x_s_reg[1][7]_1 ,
    \x_s_reg[1][6]_0 ,
    \x_s_reg[1][6]_1 ,
    \x_s_reg[1][5]_0 ,
    \x_s_reg[1][5]_1 ,
    \x_s_reg[1][4]_0 ,
    \x_s_reg[1][4]_1 ,
    \x_s_reg[1][3]_0 ,
    \x_s_reg[1][3]_1 ,
    \x_s_reg[1][2]_0 ,
    \x_s_reg[1][2]_1 ,
    \x_s_reg[1][1]_0 ,
    \x_s_reg[1][1]_1 ,
    \x_s_reg[1][0]_0 ,
    \x_s_reg[1][0]_1 ,
    \x_s_reg[0][8]_0 ,
    \x_s_reg[0][8]_1 ,
    \x_s_reg[0][7]_0 ,
    \x_s_reg[0][7]_1 ,
    \x_s_reg[0][6]_0 ,
    \x_s_reg[0][6]_1 ,
    \x_s_reg[0][5]_0 ,
    \x_s_reg[0][5]_1 ,
    \x_s_reg[0][4]_0 ,
    \x_s_reg[0][4]_1 ,
    \x_s_reg[0][3]_0 ,
    \x_s_reg[0][3]_1 ,
    \x_s_reg[0][2]_0 ,
    \x_s_reg[0][2]_1 ,
    \x_s_reg[0][1]_0 ,
    \x_s_reg[0][1]_1 ,
    \x_s_reg[0][0]_0 ,
    \x_s_reg[0][0]_1 ,
    \x_t[2]1 ,
    \x_t_reg[0][24] ,
    \x_t_reg[0][8] );
  output [17:0]D;
  output [17:0]Y;
  input s00_axi_aclk;
  input ARG__2_0;
  input [95:0]data_out;
  input [2:0]Q;
  input [31:0]\x_s_reg[0][15]_0 ;
  input \x_s_reg[1][8]_0 ;
  input \x_s_reg[1][8]_1 ;
  input \x_s_reg[1][7]_0 ;
  input \x_s_reg[1][7]_1 ;
  input \x_s_reg[1][6]_0 ;
  input \x_s_reg[1][6]_1 ;
  input \x_s_reg[1][5]_0 ;
  input \x_s_reg[1][5]_1 ;
  input \x_s_reg[1][4]_0 ;
  input \x_s_reg[1][4]_1 ;
  input \x_s_reg[1][3]_0 ;
  input \x_s_reg[1][3]_1 ;
  input \x_s_reg[1][2]_0 ;
  input \x_s_reg[1][2]_1 ;
  input \x_s_reg[1][1]_0 ;
  input \x_s_reg[1][1]_1 ;
  input \x_s_reg[1][0]_0 ;
  input \x_s_reg[1][0]_1 ;
  input \x_s_reg[0][8]_0 ;
  input \x_s_reg[0][8]_1 ;
  input \x_s_reg[0][7]_0 ;
  input \x_s_reg[0][7]_1 ;
  input \x_s_reg[0][6]_0 ;
  input \x_s_reg[0][6]_1 ;
  input \x_s_reg[0][5]_0 ;
  input \x_s_reg[0][5]_1 ;
  input \x_s_reg[0][4]_0 ;
  input \x_s_reg[0][4]_1 ;
  input \x_s_reg[0][3]_0 ;
  input \x_s_reg[0][3]_1 ;
  input \x_s_reg[0][2]_0 ;
  input \x_s_reg[0][2]_1 ;
  input \x_s_reg[0][1]_0 ;
  input \x_s_reg[0][1]_1 ;
  input \x_s_reg[0][0]_0 ;
  input \x_s_reg[0][0]_1 ;
  input \x_t[2]1 ;
  input [17:0]\x_t_reg[0][24] ;
  input \x_t_reg[0][8] ;

  wire ARG__0_i_10__0_n_0;
  wire ARG__0_i_11__0_n_0;
  wire ARG__0_i_12__0_n_0;
  wire ARG__0_i_13__0_n_0;
  wire ARG__0_i_14__0_n_0;
  wire ARG__0_i_15__0_n_0;
  wire ARG__0_i_16__0_n_0;
  wire ARG__0_i_17__0_n_0;
  wire ARG__0_i_1__1_n_0;
  wire ARG__0_i_2__0_n_0;
  wire ARG__0_i_3__0_n_0;
  wire ARG__0_i_4__0_n_0;
  wire ARG__0_i_5__0_n_0;
  wire ARG__0_i_6__0_n_0;
  wire ARG__0_i_7__0_n_0;
  wire ARG__0_i_8__0_n_0;
  wire ARG__0_i_9__0_n_0;
  wire ARG__0_n_100;
  wire ARG__0_n_101;
  wire ARG__0_n_102;
  wire ARG__0_n_103;
  wire ARG__0_n_104;
  wire ARG__0_n_105;
  wire ARG__0_n_74;
  wire ARG__0_n_75;
  wire ARG__0_n_76;
  wire ARG__0_n_77;
  wire ARG__0_n_78;
  wire ARG__0_n_79;
  wire ARG__0_n_80;
  wire ARG__0_n_81;
  wire ARG__0_n_82;
  wire ARG__0_n_83;
  wire ARG__0_n_84;
  wire ARG__0_n_85;
  wire ARG__0_n_86;
  wire ARG__0_n_87;
  wire ARG__0_n_88;
  wire ARG__0_n_89;
  wire ARG__0_n_90;
  wire ARG__0_n_91;
  wire ARG__0_n_92;
  wire ARG__0_n_93;
  wire ARG__0_n_94;
  wire ARG__0_n_95;
  wire ARG__0_n_96;
  wire ARG__0_n_97;
  wire ARG__0_n_98;
  wire ARG__0_n_99;
  wire ARG__1_i_10_n_0;
  wire ARG__1_i_11_n_0;
  wire ARG__1_i_12_n_0;
  wire ARG__1_i_13_n_0;
  wire ARG__1_i_14_n_0;
  wire ARG__1_i_15_n_0;
  wire ARG__1_i_16_n_0;
  wire ARG__1_i_1_n_0;
  wire ARG__1_i_2_n_0;
  wire ARG__1_i_3_n_0;
  wire ARG__1_i_4_n_0;
  wire ARG__1_i_5_n_0;
  wire ARG__1_i_6_n_0;
  wire ARG__1_i_7_n_0;
  wire ARG__1_i_8_n_0;
  wire ARG__1_i_9_n_0;
  wire ARG__1_n_100;
  wire ARG__1_n_101;
  wire ARG__1_n_102;
  wire ARG__1_n_103;
  wire ARG__1_n_104;
  wire ARG__1_n_105;
  wire ARG__1_n_74;
  wire ARG__1_n_75;
  wire ARG__1_n_76;
  wire ARG__1_n_77;
  wire ARG__1_n_78;
  wire ARG__1_n_79;
  wire ARG__1_n_80;
  wire ARG__1_n_81;
  wire ARG__1_n_82;
  wire ARG__1_n_83;
  wire ARG__1_n_84;
  wire ARG__1_n_85;
  wire ARG__1_n_86;
  wire ARG__1_n_87;
  wire ARG__1_n_88;
  wire ARG__1_n_89;
  wire ARG__1_n_90;
  wire ARG__1_n_91;
  wire ARG__1_n_92;
  wire ARG__1_n_93;
  wire ARG__1_n_94;
  wire ARG__1_n_95;
  wire ARG__1_n_96;
  wire ARG__1_n_97;
  wire ARG__1_n_98;
  wire ARG__1_n_99;
  wire ARG__2_0;
  wire ARG__2_n_100;
  wire ARG__2_n_101;
  wire ARG__2_n_102;
  wire ARG__2_n_103;
  wire ARG__2_n_104;
  wire ARG__2_n_105;
  wire ARG__2_n_74;
  wire ARG__2_n_75;
  wire ARG__2_n_76;
  wire ARG__2_n_77;
  wire ARG__2_n_78;
  wire ARG__2_n_79;
  wire ARG__2_n_80;
  wire ARG__2_n_81;
  wire ARG__2_n_82;
  wire ARG__2_n_83;
  wire ARG__2_n_84;
  wire ARG__2_n_85;
  wire ARG__2_n_86;
  wire ARG__2_n_87;
  wire ARG__2_n_88;
  wire ARG__2_n_89;
  wire ARG__2_n_90;
  wire ARG__2_n_91;
  wire ARG__2_n_92;
  wire ARG__2_n_93;
  wire ARG__2_n_94;
  wire ARG__2_n_95;
  wire ARG__2_n_96;
  wire ARG__2_n_97;
  wire ARG__2_n_98;
  wire ARG__2_n_99;
  wire ARG__3_i_10__0_n_0;
  wire ARG__3_i_11__0_n_0;
  wire ARG__3_i_12__0_n_0;
  wire ARG__3_i_13__0_n_0;
  wire ARG__3_i_14__0_n_0;
  wire ARG__3_i_15__0_n_0;
  wire ARG__3_i_16__0_n_0;
  wire ARG__3_i_1__0_n_0;
  wire ARG__3_i_2__0_n_0;
  wire ARG__3_i_3__0_n_0;
  wire ARG__3_i_4__0_n_0;
  wire ARG__3_i_5__0_n_0;
  wire ARG__3_i_6__0_n_0;
  wire ARG__3_i_7__0_n_0;
  wire ARG__3_i_8__0_n_0;
  wire ARG__3_i_9__0_n_0;
  wire ARG__3_n_100;
  wire ARG__3_n_101;
  wire ARG__3_n_102;
  wire ARG__3_n_103;
  wire ARG__3_n_104;
  wire ARG__3_n_105;
  wire ARG__3_n_74;
  wire ARG__3_n_75;
  wire ARG__3_n_76;
  wire ARG__3_n_77;
  wire ARG__3_n_78;
  wire ARG__3_n_79;
  wire ARG__3_n_80;
  wire ARG__3_n_81;
  wire ARG__3_n_82;
  wire ARG__3_n_83;
  wire ARG__3_n_84;
  wire ARG__3_n_85;
  wire ARG__3_n_86;
  wire ARG__3_n_87;
  wire ARG__3_n_88;
  wire ARG__3_n_89;
  wire ARG__3_n_90;
  wire ARG__3_n_91;
  wire ARG__3_n_92;
  wire ARG__3_n_93;
  wire ARG__3_n_94;
  wire ARG__3_n_95;
  wire ARG__3_n_96;
  wire ARG__3_n_97;
  wire ARG__3_n_98;
  wire ARG__3_n_99;
  wire ARG__4_n_100;
  wire ARG__4_n_101;
  wire ARG__4_n_102;
  wire ARG__4_n_103;
  wire ARG__4_n_104;
  wire ARG__4_n_105;
  wire ARG__4_n_74;
  wire ARG__4_n_75;
  wire ARG__4_n_76;
  wire ARG__4_n_77;
  wire ARG__4_n_78;
  wire ARG__4_n_79;
  wire ARG__4_n_80;
  wire ARG__4_n_81;
  wire ARG__4_n_82;
  wire ARG__4_n_83;
  wire ARG__4_n_84;
  wire ARG__4_n_85;
  wire ARG__4_n_86;
  wire ARG__4_n_87;
  wire ARG__4_n_88;
  wire ARG__4_n_89;
  wire ARG__4_n_90;
  wire ARG__4_n_91;
  wire ARG__4_n_92;
  wire ARG__4_n_93;
  wire ARG__4_n_94;
  wire ARG__4_n_95;
  wire ARG__4_n_96;
  wire ARG__4_n_97;
  wire ARG__4_n_98;
  wire ARG__4_n_99;
  wire [31:0]ARG__5;
  wire ARG_carry__0_i_1_n_0;
  wire ARG_carry__0_i_2_n_0;
  wire ARG_carry__0_i_3_n_0;
  wire ARG_carry__0_i_4_n_0;
  wire ARG_carry__0_n_0;
  wire ARG_carry__0_n_1;
  wire ARG_carry__0_n_2;
  wire ARG_carry__0_n_3;
  wire ARG_carry__0_n_4;
  wire ARG_carry__1_i_1_n_0;
  wire ARG_carry__1_i_2_n_0;
  wire ARG_carry__1_i_3_n_0;
  wire ARG_carry__1_i_4_n_0;
  wire ARG_carry__1_n_0;
  wire ARG_carry__1_n_1;
  wire ARG_carry__1_n_2;
  wire ARG_carry__1_n_3;
  wire ARG_carry__1_n_4;
  wire ARG_carry__1_n_5;
  wire ARG_carry__1_n_6;
  wire ARG_carry__1_n_7;
  wire ARG_carry__2_i_1_n_0;
  wire ARG_carry__2_i_2_n_0;
  wire ARG_carry__2_i_3_n_0;
  wire ARG_carry__2_i_4_n_0;
  wire ARG_carry__2_n_0;
  wire ARG_carry__2_n_1;
  wire ARG_carry__2_n_2;
  wire ARG_carry__2_n_3;
  wire ARG_carry__2_n_4;
  wire ARG_carry__2_n_5;
  wire ARG_carry__2_n_6;
  wire ARG_carry__2_n_7;
  wire ARG_carry__3_i_1_n_0;
  wire ARG_carry__3_i_2_n_0;
  wire ARG_carry__3_i_3_n_0;
  wire ARG_carry__3_i_4_n_0;
  wire ARG_carry__3_n_0;
  wire ARG_carry__3_n_1;
  wire ARG_carry__3_n_2;
  wire ARG_carry__3_n_3;
  wire ARG_carry__3_n_4;
  wire ARG_carry__3_n_5;
  wire ARG_carry__3_n_6;
  wire ARG_carry__3_n_7;
  wire ARG_carry__4_i_1_n_0;
  wire ARG_carry__4_i_2_n_0;
  wire ARG_carry__4_i_3_n_0;
  wire ARG_carry__4_i_4_n_0;
  wire ARG_carry__4_n_0;
  wire ARG_carry__4_n_1;
  wire ARG_carry__4_n_2;
  wire ARG_carry__4_n_3;
  wire ARG_carry__4_n_4;
  wire ARG_carry__4_n_5;
  wire ARG_carry__4_n_6;
  wire ARG_carry__4_n_7;
  wire ARG_carry__5_i_1_n_0;
  wire ARG_carry__5_i_2_n_0;
  wire ARG_carry__5_i_3_n_0;
  wire ARG_carry__5_i_4_n_0;
  wire ARG_carry__5_n_0;
  wire ARG_carry__5_n_1;
  wire ARG_carry__5_n_2;
  wire ARG_carry__5_n_3;
  wire ARG_carry__5_n_4;
  wire ARG_carry__5_n_5;
  wire ARG_carry__5_n_6;
  wire ARG_carry__5_n_7;
  wire ARG_carry__6_i_1_n_0;
  wire ARG_carry__6_i_2_n_0;
  wire ARG_carry__6_i_3_n_0;
  wire ARG_carry__6_i_4_n_0;
  wire ARG_carry__6_n_1;
  wire ARG_carry__6_n_2;
  wire ARG_carry__6_n_3;
  wire ARG_carry__6_n_5;
  wire ARG_carry__6_n_6;
  wire ARG_carry__6_n_7;
  wire ARG_carry_i_1_n_0;
  wire ARG_carry_i_2_n_0;
  wire ARG_carry_i_3_n_0;
  wire ARG_carry_n_0;
  wire ARG_carry_n_1;
  wire ARG_carry_n_2;
  wire ARG_carry_n_3;
  wire \ARG_inferred__0/i__carry__0_n_0 ;
  wire \ARG_inferred__0/i__carry__0_n_1 ;
  wire \ARG_inferred__0/i__carry__0_n_2 ;
  wire \ARG_inferred__0/i__carry__0_n_3 ;
  wire \ARG_inferred__0/i__carry__0_n_4 ;
  wire \ARG_inferred__0/i__carry__1_n_0 ;
  wire \ARG_inferred__0/i__carry__1_n_1 ;
  wire \ARG_inferred__0/i__carry__1_n_2 ;
  wire \ARG_inferred__0/i__carry__1_n_3 ;
  wire \ARG_inferred__0/i__carry__1_n_4 ;
  wire \ARG_inferred__0/i__carry__1_n_5 ;
  wire \ARG_inferred__0/i__carry__1_n_6 ;
  wire \ARG_inferred__0/i__carry__1_n_7 ;
  wire \ARG_inferred__0/i__carry__2_n_0 ;
  wire \ARG_inferred__0/i__carry__2_n_1 ;
  wire \ARG_inferred__0/i__carry__2_n_2 ;
  wire \ARG_inferred__0/i__carry__2_n_3 ;
  wire \ARG_inferred__0/i__carry__2_n_4 ;
  wire \ARG_inferred__0/i__carry__2_n_5 ;
  wire \ARG_inferred__0/i__carry__2_n_6 ;
  wire \ARG_inferred__0/i__carry__2_n_7 ;
  wire \ARG_inferred__0/i__carry__3_n_0 ;
  wire \ARG_inferred__0/i__carry__3_n_1 ;
  wire \ARG_inferred__0/i__carry__3_n_2 ;
  wire \ARG_inferred__0/i__carry__3_n_3 ;
  wire \ARG_inferred__0/i__carry__3_n_4 ;
  wire \ARG_inferred__0/i__carry__3_n_5 ;
  wire \ARG_inferred__0/i__carry__3_n_6 ;
  wire \ARG_inferred__0/i__carry__3_n_7 ;
  wire \ARG_inferred__0/i__carry__4_n_0 ;
  wire \ARG_inferred__0/i__carry__4_n_1 ;
  wire \ARG_inferred__0/i__carry__4_n_2 ;
  wire \ARG_inferred__0/i__carry__4_n_3 ;
  wire \ARG_inferred__0/i__carry__4_n_4 ;
  wire \ARG_inferred__0/i__carry__4_n_5 ;
  wire \ARG_inferred__0/i__carry__4_n_6 ;
  wire \ARG_inferred__0/i__carry__4_n_7 ;
  wire \ARG_inferred__0/i__carry__5_n_0 ;
  wire \ARG_inferred__0/i__carry__5_n_1 ;
  wire \ARG_inferred__0/i__carry__5_n_2 ;
  wire \ARG_inferred__0/i__carry__5_n_3 ;
  wire \ARG_inferred__0/i__carry__5_n_4 ;
  wire \ARG_inferred__0/i__carry__5_n_5 ;
  wire \ARG_inferred__0/i__carry__5_n_6 ;
  wire \ARG_inferred__0/i__carry__5_n_7 ;
  wire \ARG_inferred__0/i__carry__6_n_1 ;
  wire \ARG_inferred__0/i__carry__6_n_2 ;
  wire \ARG_inferred__0/i__carry__6_n_3 ;
  wire \ARG_inferred__0/i__carry__6_n_4 ;
  wire \ARG_inferred__0/i__carry__6_n_5 ;
  wire \ARG_inferred__0/i__carry__6_n_6 ;
  wire \ARG_inferred__0/i__carry__6_n_7 ;
  wire \ARG_inferred__0/i__carry_n_0 ;
  wire \ARG_inferred__0/i__carry_n_1 ;
  wire \ARG_inferred__0/i__carry_n_2 ;
  wire \ARG_inferred__0/i__carry_n_3 ;
  wire \ARG_inferred__1/i__carry__0_n_0 ;
  wire \ARG_inferred__1/i__carry__0_n_1 ;
  wire \ARG_inferred__1/i__carry__0_n_2 ;
  wire \ARG_inferred__1/i__carry__0_n_3 ;
  wire \ARG_inferred__1/i__carry__0_n_4 ;
  wire \ARG_inferred__1/i__carry__1_n_0 ;
  wire \ARG_inferred__1/i__carry__1_n_1 ;
  wire \ARG_inferred__1/i__carry__1_n_2 ;
  wire \ARG_inferred__1/i__carry__1_n_3 ;
  wire \ARG_inferred__1/i__carry__1_n_4 ;
  wire \ARG_inferred__1/i__carry__1_n_5 ;
  wire \ARG_inferred__1/i__carry__1_n_6 ;
  wire \ARG_inferred__1/i__carry__1_n_7 ;
  wire \ARG_inferred__1/i__carry__2_n_0 ;
  wire \ARG_inferred__1/i__carry__2_n_1 ;
  wire \ARG_inferred__1/i__carry__2_n_2 ;
  wire \ARG_inferred__1/i__carry__2_n_3 ;
  wire \ARG_inferred__1/i__carry__2_n_4 ;
  wire \ARG_inferred__1/i__carry__2_n_5 ;
  wire \ARG_inferred__1/i__carry__2_n_6 ;
  wire \ARG_inferred__1/i__carry__2_n_7 ;
  wire \ARG_inferred__1/i__carry__3_n_0 ;
  wire \ARG_inferred__1/i__carry__3_n_1 ;
  wire \ARG_inferred__1/i__carry__3_n_2 ;
  wire \ARG_inferred__1/i__carry__3_n_3 ;
  wire \ARG_inferred__1/i__carry__3_n_4 ;
  wire \ARG_inferred__1/i__carry__3_n_5 ;
  wire \ARG_inferred__1/i__carry__3_n_6 ;
  wire \ARG_inferred__1/i__carry__3_n_7 ;
  wire \ARG_inferred__1/i__carry__4_n_0 ;
  wire \ARG_inferred__1/i__carry__4_n_1 ;
  wire \ARG_inferred__1/i__carry__4_n_2 ;
  wire \ARG_inferred__1/i__carry__4_n_3 ;
  wire \ARG_inferred__1/i__carry__4_n_4 ;
  wire \ARG_inferred__1/i__carry__4_n_5 ;
  wire \ARG_inferred__1/i__carry__4_n_6 ;
  wire \ARG_inferred__1/i__carry__4_n_7 ;
  wire \ARG_inferred__1/i__carry__5_n_0 ;
  wire \ARG_inferred__1/i__carry__5_n_1 ;
  wire \ARG_inferred__1/i__carry__5_n_2 ;
  wire \ARG_inferred__1/i__carry__5_n_3 ;
  wire \ARG_inferred__1/i__carry__5_n_4 ;
  wire \ARG_inferred__1/i__carry__5_n_5 ;
  wire \ARG_inferred__1/i__carry__5_n_6 ;
  wire \ARG_inferred__1/i__carry__5_n_7 ;
  wire \ARG_inferred__1/i__carry__6_n_1 ;
  wire \ARG_inferred__1/i__carry__6_n_2 ;
  wire \ARG_inferred__1/i__carry__6_n_3 ;
  wire \ARG_inferred__1/i__carry__6_n_4 ;
  wire \ARG_inferred__1/i__carry__6_n_5 ;
  wire \ARG_inferred__1/i__carry__6_n_6 ;
  wire \ARG_inferred__1/i__carry__6_n_7 ;
  wire \ARG_inferred__1/i__carry_n_0 ;
  wire \ARG_inferred__1/i__carry_n_1 ;
  wire \ARG_inferred__1/i__carry_n_2 ;
  wire \ARG_inferred__1/i__carry_n_3 ;
  wire \ARG_inferred__2/i__carry__0_n_0 ;
  wire \ARG_inferred__2/i__carry__0_n_1 ;
  wire \ARG_inferred__2/i__carry__0_n_2 ;
  wire \ARG_inferred__2/i__carry__0_n_3 ;
  wire \ARG_inferred__2/i__carry__0_n_4 ;
  wire \ARG_inferred__2/i__carry__1_n_0 ;
  wire \ARG_inferred__2/i__carry__1_n_1 ;
  wire \ARG_inferred__2/i__carry__1_n_2 ;
  wire \ARG_inferred__2/i__carry__1_n_3 ;
  wire \ARG_inferred__2/i__carry__1_n_4 ;
  wire \ARG_inferred__2/i__carry__1_n_5 ;
  wire \ARG_inferred__2/i__carry__1_n_6 ;
  wire \ARG_inferred__2/i__carry__1_n_7 ;
  wire \ARG_inferred__2/i__carry__2_n_0 ;
  wire \ARG_inferred__2/i__carry__2_n_1 ;
  wire \ARG_inferred__2/i__carry__2_n_2 ;
  wire \ARG_inferred__2/i__carry__2_n_3 ;
  wire \ARG_inferred__2/i__carry__2_n_4 ;
  wire \ARG_inferred__2/i__carry__2_n_5 ;
  wire \ARG_inferred__2/i__carry__2_n_6 ;
  wire \ARG_inferred__2/i__carry__2_n_7 ;
  wire \ARG_inferred__2/i__carry__3_n_0 ;
  wire \ARG_inferred__2/i__carry__3_n_1 ;
  wire \ARG_inferred__2/i__carry__3_n_2 ;
  wire \ARG_inferred__2/i__carry__3_n_3 ;
  wire \ARG_inferred__2/i__carry__3_n_4 ;
  wire \ARG_inferred__2/i__carry__3_n_5 ;
  wire \ARG_inferred__2/i__carry__3_n_6 ;
  wire \ARG_inferred__2/i__carry__3_n_7 ;
  wire \ARG_inferred__2/i__carry__4_n_0 ;
  wire \ARG_inferred__2/i__carry__4_n_1 ;
  wire \ARG_inferred__2/i__carry__4_n_2 ;
  wire \ARG_inferred__2/i__carry__4_n_3 ;
  wire \ARG_inferred__2/i__carry__4_n_4 ;
  wire \ARG_inferred__2/i__carry__4_n_5 ;
  wire \ARG_inferred__2/i__carry__4_n_6 ;
  wire \ARG_inferred__2/i__carry__4_n_7 ;
  wire \ARG_inferred__2/i__carry__5_n_0 ;
  wire \ARG_inferred__2/i__carry__5_n_1 ;
  wire \ARG_inferred__2/i__carry__5_n_2 ;
  wire \ARG_inferred__2/i__carry__5_n_3 ;
  wire \ARG_inferred__2/i__carry__5_n_4 ;
  wire \ARG_inferred__2/i__carry__5_n_5 ;
  wire \ARG_inferred__2/i__carry__5_n_6 ;
  wire \ARG_inferred__2/i__carry__5_n_7 ;
  wire \ARG_inferred__2/i__carry__6_n_1 ;
  wire \ARG_inferred__2/i__carry__6_n_2 ;
  wire \ARG_inferred__2/i__carry__6_n_3 ;
  wire \ARG_inferred__2/i__carry__6_n_4 ;
  wire \ARG_inferred__2/i__carry__6_n_5 ;
  wire \ARG_inferred__2/i__carry__6_n_6 ;
  wire \ARG_inferred__2/i__carry__6_n_7 ;
  wire \ARG_inferred__2/i__carry_n_0 ;
  wire \ARG_inferred__2/i__carry_n_1 ;
  wire \ARG_inferred__2/i__carry_n_2 ;
  wire \ARG_inferred__2/i__carry_n_3 ;
  wire \ARG_inferred__3/i__carry__0_n_0 ;
  wire \ARG_inferred__3/i__carry__0_n_1 ;
  wire \ARG_inferred__3/i__carry__0_n_2 ;
  wire \ARG_inferred__3/i__carry__0_n_3 ;
  wire \ARG_inferred__3/i__carry__0_n_4 ;
  wire \ARG_inferred__3/i__carry__1_n_0 ;
  wire \ARG_inferred__3/i__carry__1_n_1 ;
  wire \ARG_inferred__3/i__carry__1_n_2 ;
  wire \ARG_inferred__3/i__carry__1_n_3 ;
  wire \ARG_inferred__3/i__carry__1_n_4 ;
  wire \ARG_inferred__3/i__carry__1_n_5 ;
  wire \ARG_inferred__3/i__carry__1_n_6 ;
  wire \ARG_inferred__3/i__carry__1_n_7 ;
  wire \ARG_inferred__3/i__carry__2_n_0 ;
  wire \ARG_inferred__3/i__carry__2_n_1 ;
  wire \ARG_inferred__3/i__carry__2_n_2 ;
  wire \ARG_inferred__3/i__carry__2_n_3 ;
  wire \ARG_inferred__3/i__carry__2_n_4 ;
  wire \ARG_inferred__3/i__carry__2_n_5 ;
  wire \ARG_inferred__3/i__carry__2_n_6 ;
  wire \ARG_inferred__3/i__carry__2_n_7 ;
  wire \ARG_inferred__3/i__carry__3_n_0 ;
  wire \ARG_inferred__3/i__carry__3_n_1 ;
  wire \ARG_inferred__3/i__carry__3_n_2 ;
  wire \ARG_inferred__3/i__carry__3_n_3 ;
  wire \ARG_inferred__3/i__carry__3_n_4 ;
  wire \ARG_inferred__3/i__carry__3_n_5 ;
  wire \ARG_inferred__3/i__carry__3_n_6 ;
  wire \ARG_inferred__3/i__carry__3_n_7 ;
  wire \ARG_inferred__3/i__carry__4_n_0 ;
  wire \ARG_inferred__3/i__carry__4_n_1 ;
  wire \ARG_inferred__3/i__carry__4_n_2 ;
  wire \ARG_inferred__3/i__carry__4_n_3 ;
  wire \ARG_inferred__3/i__carry__4_n_4 ;
  wire \ARG_inferred__3/i__carry__4_n_5 ;
  wire \ARG_inferred__3/i__carry__4_n_6 ;
  wire \ARG_inferred__3/i__carry__4_n_7 ;
  wire \ARG_inferred__3/i__carry__5_n_0 ;
  wire \ARG_inferred__3/i__carry__5_n_1 ;
  wire \ARG_inferred__3/i__carry__5_n_2 ;
  wire \ARG_inferred__3/i__carry__5_n_3 ;
  wire \ARG_inferred__3/i__carry__5_n_4 ;
  wire \ARG_inferred__3/i__carry__5_n_5 ;
  wire \ARG_inferred__3/i__carry__5_n_6 ;
  wire \ARG_inferred__3/i__carry__5_n_7 ;
  wire \ARG_inferred__3/i__carry__6_n_1 ;
  wire \ARG_inferred__3/i__carry__6_n_2 ;
  wire \ARG_inferred__3/i__carry__6_n_3 ;
  wire \ARG_inferred__3/i__carry__6_n_4 ;
  wire \ARG_inferred__3/i__carry__6_n_5 ;
  wire \ARG_inferred__3/i__carry__6_n_6 ;
  wire \ARG_inferred__3/i__carry__6_n_7 ;
  wire \ARG_inferred__3/i__carry_n_0 ;
  wire \ARG_inferred__3/i__carry_n_1 ;
  wire \ARG_inferred__3/i__carry_n_2 ;
  wire \ARG_inferred__3/i__carry_n_3 ;
  wire \ARG_inferred__4/i__carry__0_n_0 ;
  wire \ARG_inferred__4/i__carry__0_n_1 ;
  wire \ARG_inferred__4/i__carry__0_n_2 ;
  wire \ARG_inferred__4/i__carry__0_n_3 ;
  wire \ARG_inferred__4/i__carry__0_n_4 ;
  wire \ARG_inferred__4/i__carry__1_n_0 ;
  wire \ARG_inferred__4/i__carry__1_n_1 ;
  wire \ARG_inferred__4/i__carry__1_n_2 ;
  wire \ARG_inferred__4/i__carry__1_n_3 ;
  wire \ARG_inferred__4/i__carry__1_n_4 ;
  wire \ARG_inferred__4/i__carry__1_n_5 ;
  wire \ARG_inferred__4/i__carry__1_n_6 ;
  wire \ARG_inferred__4/i__carry__1_n_7 ;
  wire \ARG_inferred__4/i__carry__2_n_0 ;
  wire \ARG_inferred__4/i__carry__2_n_1 ;
  wire \ARG_inferred__4/i__carry__2_n_2 ;
  wire \ARG_inferred__4/i__carry__2_n_3 ;
  wire \ARG_inferred__4/i__carry__2_n_4 ;
  wire \ARG_inferred__4/i__carry__2_n_5 ;
  wire \ARG_inferred__4/i__carry__2_n_6 ;
  wire \ARG_inferred__4/i__carry__2_n_7 ;
  wire \ARG_inferred__4/i__carry__3_n_0 ;
  wire \ARG_inferred__4/i__carry__3_n_1 ;
  wire \ARG_inferred__4/i__carry__3_n_2 ;
  wire \ARG_inferred__4/i__carry__3_n_3 ;
  wire \ARG_inferred__4/i__carry__3_n_4 ;
  wire \ARG_inferred__4/i__carry__3_n_5 ;
  wire \ARG_inferred__4/i__carry__3_n_6 ;
  wire \ARG_inferred__4/i__carry__3_n_7 ;
  wire \ARG_inferred__4/i__carry__4_n_0 ;
  wire \ARG_inferred__4/i__carry__4_n_1 ;
  wire \ARG_inferred__4/i__carry__4_n_2 ;
  wire \ARG_inferred__4/i__carry__4_n_3 ;
  wire \ARG_inferred__4/i__carry__4_n_4 ;
  wire \ARG_inferred__4/i__carry__4_n_5 ;
  wire \ARG_inferred__4/i__carry__4_n_6 ;
  wire \ARG_inferred__4/i__carry__4_n_7 ;
  wire \ARG_inferred__4/i__carry__5_n_0 ;
  wire \ARG_inferred__4/i__carry__5_n_1 ;
  wire \ARG_inferred__4/i__carry__5_n_2 ;
  wire \ARG_inferred__4/i__carry__5_n_3 ;
  wire \ARG_inferred__4/i__carry__5_n_4 ;
  wire \ARG_inferred__4/i__carry__5_n_5 ;
  wire \ARG_inferred__4/i__carry__5_n_6 ;
  wire \ARG_inferred__4/i__carry__5_n_7 ;
  wire \ARG_inferred__4/i__carry__6_n_1 ;
  wire \ARG_inferred__4/i__carry__6_n_2 ;
  wire \ARG_inferred__4/i__carry__6_n_3 ;
  wire \ARG_inferred__4/i__carry__6_n_4 ;
  wire \ARG_inferred__4/i__carry__6_n_5 ;
  wire \ARG_inferred__4/i__carry__6_n_6 ;
  wire \ARG_inferred__4/i__carry__6_n_7 ;
  wire \ARG_inferred__4/i__carry_n_0 ;
  wire \ARG_inferred__4/i__carry_n_1 ;
  wire \ARG_inferred__4/i__carry_n_2 ;
  wire \ARG_inferred__4/i__carry_n_3 ;
  wire [17:0]D;
  wire \NUM_OF_NEURONS_BEFORE_VAR[0]_i_1_n_0 ;
  wire \NUM_OF_NEURONS_BEFORE_VAR[1]_i_1_n_0 ;
  wire [1:0]NUM_OF_NEURONS_BEFORE_VAR_reg;
  wire \NUM_OF_NEURONS_VAR[0]_i_1__0_n_0 ;
  wire \NUM_OF_NEURONS_VAR[1]_i_1__0_n_0 ;
  wire [1:0]NUM_OF_NEURONS_VAR_reg;
  wire [2:0]Q;
  wire SHIFT_RIGHT0;
  wire [17:0]Y;
  wire [95:0]data_out;
  wire i__carry__0_i_1__0_n_0;
  wire i__carry__0_i_1__1_n_0;
  wire i__carry__0_i_1__2_n_0;
  wire i__carry__0_i_1__3_n_0;
  wire i__carry__0_i_1_n_0;
  wire i__carry__0_i_2__0_n_0;
  wire i__carry__0_i_2__1_n_0;
  wire i__carry__0_i_2__2_n_0;
  wire i__carry__0_i_2__3_n_0;
  wire i__carry__0_i_2_n_0;
  wire i__carry__0_i_3__0_n_0;
  wire i__carry__0_i_3__1_n_0;
  wire i__carry__0_i_3__2_n_0;
  wire i__carry__0_i_3__3_n_0;
  wire i__carry__0_i_3_n_0;
  wire i__carry__0_i_4__0_n_0;
  wire i__carry__0_i_4__1_n_0;
  wire i__carry__0_i_4__2_n_0;
  wire i__carry__0_i_4__3_n_0;
  wire i__carry__0_i_4_n_0;
  wire i__carry__1_i_1__0_n_0;
  wire i__carry__1_i_1__1_n_0;
  wire i__carry__1_i_1__2_n_0;
  wire i__carry__1_i_1__3_n_0;
  wire i__carry__1_i_1_n_0;
  wire i__carry__1_i_2__0_n_0;
  wire i__carry__1_i_2__1_n_0;
  wire i__carry__1_i_2__2_n_0;
  wire i__carry__1_i_2__3_n_0;
  wire i__carry__1_i_2_n_0;
  wire i__carry__1_i_3__0_n_0;
  wire i__carry__1_i_3__1_n_0;
  wire i__carry__1_i_3__2_n_0;
  wire i__carry__1_i_3__3_n_0;
  wire i__carry__1_i_3_n_0;
  wire i__carry__1_i_4__0_n_0;
  wire i__carry__1_i_4__1_n_0;
  wire i__carry__1_i_4__2_n_0;
  wire i__carry__1_i_4__3_n_0;
  wire i__carry__1_i_4_n_0;
  wire i__carry__2_i_1__0_n_0;
  wire i__carry__2_i_1__1_n_0;
  wire i__carry__2_i_1__2_n_0;
  wire i__carry__2_i_1__3_n_0;
  wire i__carry__2_i_1_n_0;
  wire i__carry__2_i_2__0_n_0;
  wire i__carry__2_i_2__1_n_0;
  wire i__carry__2_i_2__2_n_0;
  wire i__carry__2_i_2__3_n_0;
  wire i__carry__2_i_2_n_0;
  wire i__carry__2_i_3__0_n_0;
  wire i__carry__2_i_3__1_n_0;
  wire i__carry__2_i_3__2_n_0;
  wire i__carry__2_i_3__3_n_0;
  wire i__carry__2_i_3_n_0;
  wire i__carry__2_i_4__0_n_0;
  wire i__carry__2_i_4__1_n_0;
  wire i__carry__2_i_4__2_n_0;
  wire i__carry__2_i_4__3_n_0;
  wire i__carry__2_i_4_n_0;
  wire i__carry__3_i_1__0_n_0;
  wire i__carry__3_i_1__1_n_0;
  wire i__carry__3_i_1__2_n_0;
  wire i__carry__3_i_1__3_n_0;
  wire i__carry__3_i_1_n_0;
  wire i__carry__3_i_2__0_n_0;
  wire i__carry__3_i_2__1_n_0;
  wire i__carry__3_i_2__2_n_0;
  wire i__carry__3_i_2__3_n_0;
  wire i__carry__3_i_2_n_0;
  wire i__carry__3_i_3__0_n_0;
  wire i__carry__3_i_3__1_n_0;
  wire i__carry__3_i_3__2_n_0;
  wire i__carry__3_i_3__3_n_0;
  wire i__carry__3_i_3_n_0;
  wire i__carry__3_i_4__0_n_0;
  wire i__carry__3_i_4__1_n_0;
  wire i__carry__3_i_4__2_n_0;
  wire i__carry__3_i_4__3_n_0;
  wire i__carry__3_i_4_n_0;
  wire i__carry__4_i_1__0_n_0;
  wire i__carry__4_i_1__1_n_0;
  wire i__carry__4_i_1__2_n_0;
  wire i__carry__4_i_1__3_n_0;
  wire i__carry__4_i_1_n_0;
  wire i__carry__4_i_2__0_n_0;
  wire i__carry__4_i_2__1_n_0;
  wire i__carry__4_i_2__2_n_0;
  wire i__carry__4_i_2__3_n_0;
  wire i__carry__4_i_2_n_0;
  wire i__carry__4_i_3__0_n_0;
  wire i__carry__4_i_3__1_n_0;
  wire i__carry__4_i_3__2_n_0;
  wire i__carry__4_i_3__3_n_0;
  wire i__carry__4_i_3_n_0;
  wire i__carry__4_i_4__0_n_0;
  wire i__carry__4_i_4__1_n_0;
  wire i__carry__4_i_4__2_n_0;
  wire i__carry__4_i_4__3_n_0;
  wire i__carry__4_i_4_n_0;
  wire i__carry__5_i_1__0_n_0;
  wire i__carry__5_i_1__1_n_0;
  wire i__carry__5_i_1__2_n_0;
  wire i__carry__5_i_1__3_n_0;
  wire i__carry__5_i_1_n_0;
  wire i__carry__5_i_2__0_n_0;
  wire i__carry__5_i_2__1_n_0;
  wire i__carry__5_i_2__2_n_0;
  wire i__carry__5_i_2__3_n_0;
  wire i__carry__5_i_2_n_0;
  wire i__carry__5_i_3__0_n_0;
  wire i__carry__5_i_3__1_n_0;
  wire i__carry__5_i_3__2_n_0;
  wire i__carry__5_i_3__3_n_0;
  wire i__carry__5_i_3_n_0;
  wire i__carry__5_i_4__0_n_0;
  wire i__carry__5_i_4__1_n_0;
  wire i__carry__5_i_4__2_n_0;
  wire i__carry__5_i_4__3_n_0;
  wire i__carry__5_i_4_n_0;
  wire i__carry__6_i_1__0_n_0;
  wire i__carry__6_i_1__1_n_0;
  wire i__carry__6_i_1__2_n_0;
  wire i__carry__6_i_1__3_n_0;
  wire i__carry__6_i_1_n_0;
  wire i__carry__6_i_2__0_n_0;
  wire i__carry__6_i_2__1_n_0;
  wire i__carry__6_i_2__2_n_0;
  wire i__carry__6_i_2__3_n_0;
  wire i__carry__6_i_2_n_0;
  wire i__carry__6_i_3__0_n_0;
  wire i__carry__6_i_3__1_n_0;
  wire i__carry__6_i_3__2_n_0;
  wire i__carry__6_i_3__3_n_0;
  wire i__carry__6_i_3_n_0;
  wire i__carry__6_i_4__0_n_0;
  wire i__carry__6_i_4__1_n_0;
  wire i__carry__6_i_4__2_n_0;
  wire i__carry__6_i_4__3_n_0;
  wire i__carry__6_i_4_n_0;
  wire i__carry_i_1__0_n_0;
  wire i__carry_i_1__1_n_0;
  wire i__carry_i_1__2_n_0;
  wire i__carry_i_1__3_n_0;
  wire i__carry_i_1_n_0;
  wire i__carry_i_2__0_n_0;
  wire i__carry_i_2__1_n_0;
  wire i__carry_i_2__2_n_0;
  wire i__carry_i_2__3_n_0;
  wire i__carry_i_2_n_0;
  wire i__carry_i_3__0_n_0;
  wire i__carry_i_3__1_n_0;
  wire i__carry_i_3__2_n_0;
  wire i__carry_i_3__3_n_0;
  wire i__carry_i_3_n_0;
  wire is_valid0;
  wire \is_valid_reg_n_0_[1] ;
  wire [1:1]p_0_in;
  wire p_0_in_0;
  wire \part_sum[0][0]_i_1_n_0 ;
  wire \part_sum[0][0]_i_2_n_0 ;
  wire \part_sum[0][0]_i_3_n_0 ;
  wire \part_sum[0][0]_i_4_n_0 ;
  wire \part_sum[0][0]_i_5_n_0 ;
  wire \part_sum[0][0]_i_6_n_0 ;
  wire \part_sum[0][0]_i_7_n_0 ;
  wire \part_sum[0][15]_i_1_n_0 ;
  wire \part_sum[0][1]_i_10_n_0 ;
  wire \part_sum[0][1]_i_11_n_0 ;
  wire \part_sum[0][1]_i_12_n_0 ;
  wire \part_sum[0][1]_i_13_n_0 ;
  wire \part_sum[0][1]_i_1_n_0 ;
  wire \part_sum[0][1]_i_2_n_0 ;
  wire \part_sum[0][1]_i_3_n_0 ;
  wire \part_sum[0][1]_i_4_n_0 ;
  wire \part_sum[0][1]_i_5_n_0 ;
  wire \part_sum[0][1]_i_6_n_0 ;
  wire \part_sum[0][1]_i_7_n_0 ;
  wire \part_sum[0][1]_i_8_n_0 ;
  wire \part_sum[0][1]_i_9_n_0 ;
  wire \part_sum[1][0]_i_1_n_0 ;
  wire \part_sum[1][10]_i_1_n_0 ;
  wire \part_sum[1][11]_i_1_n_0 ;
  wire \part_sum[1][12]_i_1_n_0 ;
  wire \part_sum[1][13]_i_1_n_0 ;
  wire \part_sum[1][14]_i_1_n_0 ;
  wire \part_sum[1][14]_i_2_n_0 ;
  wire \part_sum[1][14]_i_3_n_0 ;
  wire \part_sum[1][14]_i_4_n_0 ;
  wire \part_sum[1][14]_i_5_n_0 ;
  wire \part_sum[1][14]_i_6_n_0 ;
  wire \part_sum[1][14]_i_7_n_0 ;
  wire \part_sum[1][15]_i_1_n_0 ;
  wire \part_sum[1][1]_i_10_n_0 ;
  wire \part_sum[1][1]_i_11_n_0 ;
  wire \part_sum[1][1]_i_12_n_0 ;
  wire \part_sum[1][1]_i_13_n_0 ;
  wire \part_sum[1][1]_i_14_n_0 ;
  wire \part_sum[1][1]_i_1_n_0 ;
  wire \part_sum[1][1]_i_2_n_0 ;
  wire \part_sum[1][1]_i_3_n_0 ;
  wire \part_sum[1][1]_i_4_n_0 ;
  wire \part_sum[1][1]_i_5_n_0 ;
  wire \part_sum[1][1]_i_6_n_0 ;
  wire \part_sum[1][1]_i_7_n_0 ;
  wire \part_sum[1][1]_i_8_n_0 ;
  wire \part_sum[1][1]_i_9_n_0 ;
  wire \part_sum[1][2]_i_1_n_0 ;
  wire \part_sum[1][3]_i_1_n_0 ;
  wire \part_sum[1][4]_i_1_n_0 ;
  wire \part_sum[1][5]_i_1_n_0 ;
  wire \part_sum[1][6]_i_1_n_0 ;
  wire \part_sum[1][7]_i_1_n_0 ;
  wire \part_sum[1][8]_i_1_n_0 ;
  wire \part_sum[1][9]_i_1_n_0 ;
  wire \part_sum[2][0]_i_1_n_0 ;
  wire \part_sum[2][0]_i_2_n_0 ;
  wire \part_sum[2][0]_i_3_n_0 ;
  wire \part_sum[2][0]_i_4_n_0 ;
  wire \part_sum[2][0]_i_5_n_0 ;
  wire \part_sum[2][0]_i_6_n_0 ;
  wire \part_sum[2][0]_i_7_n_0 ;
  wire \part_sum[2][15]_i_10_n_0 ;
  wire \part_sum[2][15]_i_11_n_0 ;
  wire \part_sum[2][15]_i_12_n_0 ;
  wire \part_sum[2][15]_i_13_n_0 ;
  wire \part_sum[2][15]_i_14_n_0 ;
  wire \part_sum[2][15]_i_1_n_0 ;
  wire \part_sum[2][15]_i_2_n_0 ;
  wire \part_sum[2][15]_i_3_n_0 ;
  wire \part_sum[2][15]_i_4_n_0 ;
  wire \part_sum[2][15]_i_5_n_0 ;
  wire \part_sum[2][15]_i_6_n_0 ;
  wire \part_sum[2][15]_i_7_n_0 ;
  wire \part_sum[2][15]_i_8_n_0 ;
  wire \part_sum[2][15]_i_9_n_0 ;
  wire \part_sum[3][0]_i_1_n_0 ;
  wire \part_sum[3][0]_i_2_n_0 ;
  wire \part_sum[3][0]_i_3_n_0 ;
  wire \part_sum[3][0]_i_4_n_0 ;
  wire \part_sum[3][0]_i_5_n_0 ;
  wire \part_sum[3][0]_i_6_n_0 ;
  wire \part_sum[3][0]_i_7_n_0 ;
  wire \part_sum[3][15]_i_1_n_0 ;
  wire \part_sum[3][1]_i_10_n_0 ;
  wire \part_sum[3][1]_i_11_n_0 ;
  wire \part_sum[3][1]_i_12_n_0 ;
  wire \part_sum[3][1]_i_13_n_0 ;
  wire \part_sum[3][1]_i_1_n_0 ;
  wire \part_sum[3][1]_i_2_n_0 ;
  wire \part_sum[3][1]_i_3_n_0 ;
  wire \part_sum[3][1]_i_4_n_0 ;
  wire \part_sum[3][1]_i_5_n_0 ;
  wire \part_sum[3][1]_i_6_n_0 ;
  wire \part_sum[3][1]_i_7_n_0 ;
  wire \part_sum[3][1]_i_8_n_0 ;
  wire \part_sum[3][1]_i_9_n_0 ;
  wire \part_sum[4][0]_i_1_n_0 ;
  wire \part_sum[4][10]_i_1_n_0 ;
  wire \part_sum[4][11]_i_1_n_0 ;
  wire \part_sum[4][12]_i_1_n_0 ;
  wire \part_sum[4][13]_i_1_n_0 ;
  wire \part_sum[4][14]_i_1_n_0 ;
  wire \part_sum[4][14]_i_2_n_0 ;
  wire \part_sum[4][14]_i_3_n_0 ;
  wire \part_sum[4][14]_i_4_n_0 ;
  wire \part_sum[4][14]_i_5_n_0 ;
  wire \part_sum[4][14]_i_6_n_0 ;
  wire \part_sum[4][14]_i_7_n_0 ;
  wire \part_sum[4][15]_i_1_n_0 ;
  wire \part_sum[4][15]_i_2_n_0 ;
  wire \part_sum[4][1]_i_10_n_0 ;
  wire \part_sum[4][1]_i_11_n_0 ;
  wire \part_sum[4][1]_i_12_n_0 ;
  wire \part_sum[4][1]_i_13_n_0 ;
  wire \part_sum[4][1]_i_14_n_0 ;
  wire \part_sum[4][1]_i_2_n_0 ;
  wire \part_sum[4][1]_i_3_n_0 ;
  wire \part_sum[4][1]_i_4_n_0 ;
  wire \part_sum[4][1]_i_5_n_0 ;
  wire \part_sum[4][1]_i_6_n_0 ;
  wire \part_sum[4][1]_i_7_n_0 ;
  wire \part_sum[4][1]_i_8_n_0 ;
  wire \part_sum[4][1]_i_9_n_0 ;
  wire \part_sum[4][2]_i_1_n_0 ;
  wire \part_sum[4][3]_i_1_n_0 ;
  wire \part_sum[4][4]_i_1_n_0 ;
  wire \part_sum[4][5]_i_1_n_0 ;
  wire \part_sum[4][6]_i_1_n_0 ;
  wire \part_sum[4][7]_i_1_n_0 ;
  wire \part_sum[4][8]_i_1_n_0 ;
  wire \part_sum[4][9]_i_1_n_0 ;
  wire \part_sum[5][0]_i_1_n_0 ;
  wire \part_sum[5][0]_i_2_n_0 ;
  wire \part_sum[5][0]_i_3_n_0 ;
  wire \part_sum[5][0]_i_4_n_0 ;
  wire \part_sum[5][0]_i_5_n_0 ;
  wire \part_sum[5][0]_i_6_n_0 ;
  wire \part_sum[5][0]_i_7_n_0 ;
  wire \part_sum[5][15]_i_10_n_0 ;
  wire \part_sum[5][15]_i_11_n_0 ;
  wire \part_sum[5][15]_i_12_n_0 ;
  wire \part_sum[5][15]_i_13_n_0 ;
  wire \part_sum[5][15]_i_14_n_0 ;
  wire \part_sum[5][15]_i_1_n_0 ;
  wire \part_sum[5][15]_i_2_n_0 ;
  wire \part_sum[5][15]_i_3_n_0 ;
  wire \part_sum[5][15]_i_4_n_0 ;
  wire \part_sum[5][15]_i_5_n_0 ;
  wire \part_sum[5][15]_i_6_n_0 ;
  wire \part_sum[5][15]_i_7_n_0 ;
  wire \part_sum[5][15]_i_8_n_0 ;
  wire \part_sum[5][15]_i_9_n_0 ;
  wire [15:0]\part_sum_reg[0]_28 ;
  wire [15:0]\part_sum_reg[1]_26 ;
  wire [15:0]\part_sum_reg[2]_27 ;
  wire [15:0]\part_sum_reg[3]_25 ;
  wire [15:0]\part_sum_reg[4]_23 ;
  wire [15:0]\part_sum_reg[5]_24 ;
  wire s00_axi_aclk;
  wire [15:0]\w_s[0]_13 ;
  wire [15:0]\w_s_reg[1]_16 ;
  wire [15:0]\w_s_reg[2]_17 ;
  wire [15:0]\w_s_reg[3]_18 ;
  wire [15:0]\w_s_reg[4]_19 ;
  wire [15:0]\w_s_reg[5]_20 ;
  wire \x_s[0][0]_i_1_n_0 ;
  wire \x_s[0][10]_i_1_n_0 ;
  wire \x_s[0][11]_i_1_n_0 ;
  wire \x_s[0][12]_i_1_n_0 ;
  wire \x_s[0][13]_i_1_n_0 ;
  wire \x_s[0][14]_i_1_n_0 ;
  wire \x_s[0][15]_i_1_n_0 ;
  wire \x_s[0][1]_i_1_n_0 ;
  wire \x_s[0][2]_i_1_n_0 ;
  wire \x_s[0][3]_i_1_n_0 ;
  wire \x_s[0][4]_i_1_n_0 ;
  wire \x_s[0][5]_i_1_n_0 ;
  wire \x_s[0][6]_i_1_n_0 ;
  wire \x_s[0][7]_i_1_n_0 ;
  wire \x_s[0][8]_i_1_n_0 ;
  wire \x_s[0][9]_i_1_n_0 ;
  wire \x_s[1][0]_i_1_n_0 ;
  wire \x_s[1][10]_i_1_n_0 ;
  wire \x_s[1][11]_i_1_n_0 ;
  wire \x_s[1][12]_i_1_n_0 ;
  wire \x_s[1][13]_i_1_n_0 ;
  wire \x_s[1][14]_i_1_n_0 ;
  wire \x_s[1][15]_i_1_n_0 ;
  wire \x_s[1][1]_i_1_n_0 ;
  wire \x_s[1][2]_i_1_n_0 ;
  wire \x_s[1][3]_i_1_n_0 ;
  wire \x_s[1][4]_i_1_n_0 ;
  wire \x_s[1][5]_i_1_n_0 ;
  wire \x_s[1][6]_i_1_n_0 ;
  wire \x_s[1][7]_i_1_n_0 ;
  wire \x_s[1][8]_i_1_n_0 ;
  wire \x_s[1][9]_i_1_n_0 ;
  wire \x_s_reg[0][0]_0 ;
  wire \x_s_reg[0][0]_1 ;
  wire [31:0]\x_s_reg[0][15]_0 ;
  wire \x_s_reg[0][1]_0 ;
  wire \x_s_reg[0][1]_1 ;
  wire \x_s_reg[0][2]_0 ;
  wire \x_s_reg[0][2]_1 ;
  wire \x_s_reg[0][3]_0 ;
  wire \x_s_reg[0][3]_1 ;
  wire \x_s_reg[0][4]_0 ;
  wire \x_s_reg[0][4]_1 ;
  wire \x_s_reg[0][5]_0 ;
  wire \x_s_reg[0][5]_1 ;
  wire \x_s_reg[0][6]_0 ;
  wire \x_s_reg[0][6]_1 ;
  wire \x_s_reg[0][7]_0 ;
  wire \x_s_reg[0][7]_1 ;
  wire \x_s_reg[0][8]_0 ;
  wire \x_s_reg[0][8]_1 ;
  wire [15:0]\x_s_reg[0]_22 ;
  wire \x_s_reg[1][0]_0 ;
  wire \x_s_reg[1][0]_1 ;
  wire \x_s_reg[1][1]_0 ;
  wire \x_s_reg[1][1]_1 ;
  wire \x_s_reg[1][2]_0 ;
  wire \x_s_reg[1][2]_1 ;
  wire \x_s_reg[1][3]_0 ;
  wire \x_s_reg[1][3]_1 ;
  wire \x_s_reg[1][4]_0 ;
  wire \x_s_reg[1][4]_1 ;
  wire \x_s_reg[1][5]_0 ;
  wire \x_s_reg[1][5]_1 ;
  wire \x_s_reg[1][6]_0 ;
  wire \x_s_reg[1][6]_1 ;
  wire \x_s_reg[1][7]_0 ;
  wire \x_s_reg[1][7]_1 ;
  wire \x_s_reg[1][8]_0 ;
  wire \x_s_reg[1][8]_1 ;
  wire [15:0]\x_s_reg[1]_21 ;
  wire [8:8]\x_s_reg[2]_30 ;
  wire \x_t[2]1 ;
  wire [17:0]\x_t_reg[0][24] ;
  wire \x_t_reg[0][8] ;
  wire \y_temps[0][11]_i_2_n_0 ;
  wire \y_temps[0][11]_i_3_n_0 ;
  wire \y_temps[0][11]_i_4_n_0 ;
  wire \y_temps[0][11]_i_5_n_0 ;
  wire \y_temps[0][11]_i_6_n_0 ;
  wire \y_temps[0][11]_i_7_n_0 ;
  wire \y_temps[0][11]_i_8_n_0 ;
  wire \y_temps[0][11]_i_9_n_0 ;
  wire \y_temps[0][15]_i_2_n_0 ;
  wire \y_temps[0][15]_i_3_n_0 ;
  wire \y_temps[0][15]_i_4_n_0 ;
  wire \y_temps[0][15]_i_5_n_0 ;
  wire \y_temps[0][15]_i_6_n_0 ;
  wire \y_temps[0][15]_i_7_n_0 ;
  wire \y_temps[0][15]_i_8_n_0 ;
  wire \y_temps[0][7]_i_10_n_0 ;
  wire \y_temps[0][7]_i_11_n_0 ;
  wire \y_temps[0][7]_i_12_n_0 ;
  wire \y_temps[0][7]_i_13_n_0 ;
  wire \y_temps[0][7]_i_14_n_0 ;
  wire \y_temps[0][7]_i_15_n_0 ;
  wire \y_temps[0][7]_i_16_n_0 ;
  wire \y_temps[0][7]_i_17_n_0 ;
  wire \y_temps[0][7]_i_3_n_0 ;
  wire \y_temps[0][7]_i_4_n_0 ;
  wire \y_temps[0][7]_i_5_n_0 ;
  wire \y_temps[0][7]_i_6_n_0 ;
  wire \y_temps[0][7]_i_7_n_0 ;
  wire \y_temps[0][7]_i_8_n_0 ;
  wire \y_temps[0][7]_i_9_n_0 ;
  wire \y_temps[1][11]_i_2_n_0 ;
  wire \y_temps[1][11]_i_3_n_0 ;
  wire \y_temps[1][11]_i_4_n_0 ;
  wire \y_temps[1][11]_i_5_n_0 ;
  wire \y_temps[1][11]_i_6_n_0 ;
  wire \y_temps[1][11]_i_7_n_0 ;
  wire \y_temps[1][11]_i_8_n_0 ;
  wire \y_temps[1][11]_i_9_n_0 ;
  wire \y_temps[1][15]_i_2_n_0 ;
  wire \y_temps[1][15]_i_3_n_0 ;
  wire \y_temps[1][15]_i_4_n_0 ;
  wire \y_temps[1][15]_i_5_n_0 ;
  wire \y_temps[1][15]_i_6_n_0 ;
  wire \y_temps[1][15]_i_7_n_0 ;
  wire \y_temps[1][15]_i_8_n_0 ;
  wire \y_temps[1][7]_i_10_n_0 ;
  wire \y_temps[1][7]_i_11_n_0 ;
  wire \y_temps[1][7]_i_12_n_0 ;
  wire \y_temps[1][7]_i_13_n_0 ;
  wire \y_temps[1][7]_i_14_n_0 ;
  wire \y_temps[1][7]_i_15_n_0 ;
  wire \y_temps[1][7]_i_16_n_0 ;
  wire \y_temps[1][7]_i_17_n_0 ;
  wire \y_temps[1][7]_i_3_n_0 ;
  wire \y_temps[1][7]_i_4_n_0 ;
  wire \y_temps[1][7]_i_5_n_0 ;
  wire \y_temps[1][7]_i_6_n_0 ;
  wire \y_temps[1][7]_i_7_n_0 ;
  wire \y_temps[1][7]_i_8_n_0 ;
  wire \y_temps[1][7]_i_9_n_0 ;
  wire \y_temps_reg[0][11]_i_1_n_0 ;
  wire \y_temps_reg[0][11]_i_1_n_1 ;
  wire \y_temps_reg[0][11]_i_1_n_2 ;
  wire \y_temps_reg[0][11]_i_1_n_3 ;
  wire \y_temps_reg[0][11]_i_1_n_4 ;
  wire \y_temps_reg[0][11]_i_1_n_5 ;
  wire \y_temps_reg[0][11]_i_1_n_6 ;
  wire \y_temps_reg[0][11]_i_1_n_7 ;
  wire \y_temps_reg[0][15]_i_1_n_1 ;
  wire \y_temps_reg[0][15]_i_1_n_2 ;
  wire \y_temps_reg[0][15]_i_1_n_3 ;
  wire \y_temps_reg[0][15]_i_1_n_4 ;
  wire \y_temps_reg[0][15]_i_1_n_5 ;
  wire \y_temps_reg[0][15]_i_1_n_6 ;
  wire \y_temps_reg[0][15]_i_1_n_7 ;
  wire \y_temps_reg[0][7]_i_1_n_0 ;
  wire \y_temps_reg[0][7]_i_1_n_1 ;
  wire \y_temps_reg[0][7]_i_1_n_2 ;
  wire \y_temps_reg[0][7]_i_1_n_3 ;
  wire \y_temps_reg[0][7]_i_1_n_4 ;
  wire \y_temps_reg[0][7]_i_1_n_5 ;
  wire \y_temps_reg[0][7]_i_1_n_6 ;
  wire \y_temps_reg[0][7]_i_2_n_0 ;
  wire \y_temps_reg[0][7]_i_2_n_1 ;
  wire \y_temps_reg[0][7]_i_2_n_2 ;
  wire \y_temps_reg[0][7]_i_2_n_3 ;
  wire \y_temps_reg[1][11]_i_1_n_0 ;
  wire \y_temps_reg[1][11]_i_1_n_1 ;
  wire \y_temps_reg[1][11]_i_1_n_2 ;
  wire \y_temps_reg[1][11]_i_1_n_3 ;
  wire \y_temps_reg[1][11]_i_1_n_4 ;
  wire \y_temps_reg[1][11]_i_1_n_5 ;
  wire \y_temps_reg[1][11]_i_1_n_6 ;
  wire \y_temps_reg[1][11]_i_1_n_7 ;
  wire \y_temps_reg[1][15]_i_1_n_1 ;
  wire \y_temps_reg[1][15]_i_1_n_2 ;
  wire \y_temps_reg[1][15]_i_1_n_3 ;
  wire \y_temps_reg[1][15]_i_1_n_4 ;
  wire \y_temps_reg[1][15]_i_1_n_5 ;
  wire \y_temps_reg[1][15]_i_1_n_6 ;
  wire \y_temps_reg[1][15]_i_1_n_7 ;
  wire \y_temps_reg[1][7]_i_1_n_0 ;
  wire \y_temps_reg[1][7]_i_1_n_1 ;
  wire \y_temps_reg[1][7]_i_1_n_2 ;
  wire \y_temps_reg[1][7]_i_1_n_3 ;
  wire \y_temps_reg[1][7]_i_1_n_4 ;
  wire \y_temps_reg[1][7]_i_1_n_5 ;
  wire \y_temps_reg[1][7]_i_1_n_6 ;
  wire \y_temps_reg[1][7]_i_2_n_0 ;
  wire \y_temps_reg[1][7]_i_2_n_1 ;
  wire \y_temps_reg[1][7]_i_2_n_2 ;
  wire \y_temps_reg[1][7]_i_2_n_3 ;
  wire \y_temps_reg_n_0_[0][10] ;
  wire \y_temps_reg_n_0_[0][11] ;
  wire \y_temps_reg_n_0_[0][12] ;
  wire \y_temps_reg_n_0_[0][13] ;
  wire \y_temps_reg_n_0_[0][14] ;
  wire \y_temps_reg_n_0_[0][15] ;
  wire \y_temps_reg_n_0_[0][5] ;
  wire \y_temps_reg_n_0_[0][6] ;
  wire \y_temps_reg_n_0_[0][7] ;
  wire \y_temps_reg_n_0_[0][8] ;
  wire \y_temps_reg_n_0_[0][9] ;
  wire \y_temps_reg_n_0_[1][10] ;
  wire \y_temps_reg_n_0_[1][11] ;
  wire \y_temps_reg_n_0_[1][12] ;
  wire \y_temps_reg_n_0_[1][13] ;
  wire \y_temps_reg_n_0_[1][14] ;
  wire \y_temps_reg_n_0_[1][15] ;
  wire \y_temps_reg_n_0_[1][5] ;
  wire \y_temps_reg_n_0_[1][6] ;
  wire \y_temps_reg_n_0_[1][7] ;
  wire \y_temps_reg_n_0_[1][8] ;
  wire \y_temps_reg_n_0_[1][9] ;
  wire NLW_ARG_CARRYCASCOUT_UNCONNECTED;
  wire NLW_ARG_MULTSIGNOUT_UNCONNECTED;
  wire NLW_ARG_OVERFLOW_UNCONNECTED;
  wire NLW_ARG_PATTERNBDETECT_UNCONNECTED;
  wire NLW_ARG_PATTERNDETECT_UNCONNECTED;
  wire NLW_ARG_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_ARG_ACOUT_UNCONNECTED;
  wire [17:0]NLW_ARG_BCOUT_UNCONNECTED;
  wire [3:0]NLW_ARG_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_ARG_P_UNCONNECTED;
  wire [47:0]NLW_ARG_PCOUT_UNCONNECTED;
  wire NLW_ARG__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_ARG__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_ARG__0_OVERFLOW_UNCONNECTED;
  wire NLW_ARG__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_ARG__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_ARG__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_ARG__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_ARG__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_ARG__0_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_ARG__0_P_UNCONNECTED;
  wire [47:0]NLW_ARG__0_PCOUT_UNCONNECTED;
  wire NLW_ARG__1_CARRYCASCOUT_UNCONNECTED;
  wire NLW_ARG__1_MULTSIGNOUT_UNCONNECTED;
  wire NLW_ARG__1_OVERFLOW_UNCONNECTED;
  wire NLW_ARG__1_PATTERNBDETECT_UNCONNECTED;
  wire NLW_ARG__1_PATTERNDETECT_UNCONNECTED;
  wire NLW_ARG__1_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_ARG__1_ACOUT_UNCONNECTED;
  wire [17:0]NLW_ARG__1_BCOUT_UNCONNECTED;
  wire [3:0]NLW_ARG__1_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_ARG__1_P_UNCONNECTED;
  wire [47:0]NLW_ARG__1_PCOUT_UNCONNECTED;
  wire NLW_ARG__2_CARRYCASCOUT_UNCONNECTED;
  wire NLW_ARG__2_MULTSIGNOUT_UNCONNECTED;
  wire NLW_ARG__2_OVERFLOW_UNCONNECTED;
  wire NLW_ARG__2_PATTERNBDETECT_UNCONNECTED;
  wire NLW_ARG__2_PATTERNDETECT_UNCONNECTED;
  wire NLW_ARG__2_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_ARG__2_ACOUT_UNCONNECTED;
  wire [17:0]NLW_ARG__2_BCOUT_UNCONNECTED;
  wire [3:0]NLW_ARG__2_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_ARG__2_P_UNCONNECTED;
  wire [47:0]NLW_ARG__2_PCOUT_UNCONNECTED;
  wire NLW_ARG__3_CARRYCASCOUT_UNCONNECTED;
  wire NLW_ARG__3_MULTSIGNOUT_UNCONNECTED;
  wire NLW_ARG__3_OVERFLOW_UNCONNECTED;
  wire NLW_ARG__3_PATTERNBDETECT_UNCONNECTED;
  wire NLW_ARG__3_PATTERNDETECT_UNCONNECTED;
  wire NLW_ARG__3_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_ARG__3_ACOUT_UNCONNECTED;
  wire [17:0]NLW_ARG__3_BCOUT_UNCONNECTED;
  wire [3:0]NLW_ARG__3_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_ARG__3_P_UNCONNECTED;
  wire [47:0]NLW_ARG__3_PCOUT_UNCONNECTED;
  wire NLW_ARG__4_CARRYCASCOUT_UNCONNECTED;
  wire NLW_ARG__4_MULTSIGNOUT_UNCONNECTED;
  wire NLW_ARG__4_OVERFLOW_UNCONNECTED;
  wire NLW_ARG__4_PATTERNBDETECT_UNCONNECTED;
  wire NLW_ARG__4_PATTERNDETECT_UNCONNECTED;
  wire NLW_ARG__4_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_ARG__4_ACOUT_UNCONNECTED;
  wire [17:0]NLW_ARG__4_BCOUT_UNCONNECTED;
  wire [3:0]NLW_ARG__4_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_ARG__4_P_UNCONNECTED;
  wire [47:0]NLW_ARG__4_PCOUT_UNCONNECTED;
  wire [3:0]NLW_ARG_carry_O_UNCONNECTED;
  wire [2:0]NLW_ARG_carry__0_O_UNCONNECTED;
  wire [3:3]NLW_ARG_carry__6_CO_UNCONNECTED;
  wire [3:0]\NLW_ARG_inferred__0/i__carry_O_UNCONNECTED ;
  wire [2:0]\NLW_ARG_inferred__0/i__carry__0_O_UNCONNECTED ;
  wire [3:3]\NLW_ARG_inferred__0/i__carry__6_CO_UNCONNECTED ;
  wire [3:0]\NLW_ARG_inferred__1/i__carry_O_UNCONNECTED ;
  wire [2:0]\NLW_ARG_inferred__1/i__carry__0_O_UNCONNECTED ;
  wire [3:3]\NLW_ARG_inferred__1/i__carry__6_CO_UNCONNECTED ;
  wire [3:0]\NLW_ARG_inferred__2/i__carry_O_UNCONNECTED ;
  wire [2:0]\NLW_ARG_inferred__2/i__carry__0_O_UNCONNECTED ;
  wire [3:3]\NLW_ARG_inferred__2/i__carry__6_CO_UNCONNECTED ;
  wire [3:0]\NLW_ARG_inferred__3/i__carry_O_UNCONNECTED ;
  wire [2:0]\NLW_ARG_inferred__3/i__carry__0_O_UNCONNECTED ;
  wire [3:3]\NLW_ARG_inferred__3/i__carry__6_CO_UNCONNECTED ;
  wire [3:0]\NLW_ARG_inferred__4/i__carry_O_UNCONNECTED ;
  wire [2:0]\NLW_ARG_inferred__4/i__carry__0_O_UNCONNECTED ;
  wire [3:3]\NLW_ARG_inferred__4/i__carry__6_CO_UNCONNECTED ;
  wire [3:3]\NLW_y_temps_reg[0][15]_i_1_CO_UNCONNECTED ;
  wire [0:0]\NLW_y_temps_reg[0][7]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_y_temps_reg[0][7]_i_2_O_UNCONNECTED ;
  wire [3:3]\NLW_y_temps_reg[1][15]_i_1_CO_UNCONNECTED ;
  wire [0:0]\NLW_y_temps_reg[1][7]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_y_temps_reg[1][7]_i_2_O_UNCONNECTED ;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    ARG
       (.A({\w_s[0]_13 [15],\w_s[0]_13 [15],\w_s[0]_13 [15],\w_s[0]_13 [15],\w_s[0]_13 [15],\w_s[0]_13 [15],\w_s[0]_13 [15],\w_s[0]_13 [15],\w_s[0]_13 [15],\w_s[0]_13 [15],\w_s[0]_13 [15],\w_s[0]_13 [15],\w_s[0]_13 [15],\w_s[0]_13 [15],\w_s[0]_13 }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_ARG_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({\x_s_reg[1]_21 [15],\x_s_reg[1]_21 [15],\x_s_reg[1]_21 }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_ARG_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_ARG_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_ARG_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_ARG_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_ARG_OVERFLOW_UNCONNECTED),
        .P({NLW_ARG_P_UNCONNECTED[47:32],ARG__5}),
        .PATTERNBDETECT(NLW_ARG_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_ARG_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_ARG_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_ARG_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    ARG__0
       (.A({ARG__0_i_2__0_n_0,ARG__0_i_2__0_n_0,ARG__0_i_2__0_n_0,ARG__0_i_2__0_n_0,ARG__0_i_2__0_n_0,ARG__0_i_2__0_n_0,ARG__0_i_2__0_n_0,ARG__0_i_2__0_n_0,ARG__0_i_2__0_n_0,ARG__0_i_2__0_n_0,ARG__0_i_2__0_n_0,ARG__0_i_2__0_n_0,ARG__0_i_2__0_n_0,ARG__0_i_2__0_n_0,ARG__0_i_2__0_n_0,ARG__0_i_3__0_n_0,ARG__0_i_4__0_n_0,ARG__0_i_5__0_n_0,ARG__0_i_6__0_n_0,ARG__0_i_7__0_n_0,ARG__0_i_8__0_n_0,ARG__0_i_9__0_n_0,ARG__0_i_10__0_n_0,ARG__0_i_11__0_n_0,ARG__0_i_12__0_n_0,ARG__0_i_13__0_n_0,ARG__0_i_14__0_n_0,ARG__0_i_15__0_n_0,ARG__0_i_16__0_n_0,ARG__0_i_17__0_n_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_ARG__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ARG__0_i_1__1_n_0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_ARG__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_ARG__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_ARG__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(s00_axi_aclk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_ARG__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_ARG__0_OVERFLOW_UNCONNECTED),
        .P({NLW_ARG__0_P_UNCONNECTED[47:32],ARG__0_n_74,ARG__0_n_75,ARG__0_n_76,ARG__0_n_77,ARG__0_n_78,ARG__0_n_79,ARG__0_n_80,ARG__0_n_81,ARG__0_n_82,ARG__0_n_83,ARG__0_n_84,ARG__0_n_85,ARG__0_n_86,ARG__0_n_87,ARG__0_n_88,ARG__0_n_89,ARG__0_n_90,ARG__0_n_91,ARG__0_n_92,ARG__0_n_93,ARG__0_n_94,ARG__0_n_95,ARG__0_n_96,ARG__0_n_97,ARG__0_n_98,ARG__0_n_99,ARG__0_n_100,ARG__0_n_101,ARG__0_n_102,ARG__0_n_103,ARG__0_n_104,ARG__0_n_105}),
        .PATTERNBDETECT(NLW_ARG__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_ARG__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_ARG__0_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_ARG__0_UNDERFLOW_UNCONNECTED));
  LUT5 #(
    .INIT(32'hFE0EF202)) 
    ARG__0_i_10__0
       (.I0(\w_s_reg[2]_17 [7]),
        .I1(NUM_OF_NEURONS_BEFORE_VAR_reg[0]),
        .I2(NUM_OF_NEURONS_BEFORE_VAR_reg[1]),
        .I3(\w_s_reg[5]_20 [7]),
        .I4(\w_s_reg[4]_19 [7]),
        .O(ARG__0_i_10__0_n_0));
  LUT5 #(
    .INIT(32'hFE0EF202)) 
    ARG__0_i_11__0
       (.I0(\w_s_reg[2]_17 [6]),
        .I1(NUM_OF_NEURONS_BEFORE_VAR_reg[0]),
        .I2(NUM_OF_NEURONS_BEFORE_VAR_reg[1]),
        .I3(\w_s_reg[5]_20 [6]),
        .I4(\w_s_reg[4]_19 [6]),
        .O(ARG__0_i_11__0_n_0));
  LUT5 #(
    .INIT(32'hFE0EF202)) 
    ARG__0_i_12__0
       (.I0(\w_s_reg[2]_17 [5]),
        .I1(NUM_OF_NEURONS_BEFORE_VAR_reg[0]),
        .I2(NUM_OF_NEURONS_BEFORE_VAR_reg[1]),
        .I3(\w_s_reg[5]_20 [5]),
        .I4(\w_s_reg[4]_19 [5]),
        .O(ARG__0_i_12__0_n_0));
  LUT5 #(
    .INIT(32'hFE0EF202)) 
    ARG__0_i_13__0
       (.I0(\w_s_reg[2]_17 [4]),
        .I1(NUM_OF_NEURONS_BEFORE_VAR_reg[0]),
        .I2(NUM_OF_NEURONS_BEFORE_VAR_reg[1]),
        .I3(\w_s_reg[5]_20 [4]),
        .I4(\w_s_reg[4]_19 [4]),
        .O(ARG__0_i_13__0_n_0));
  LUT5 #(
    .INIT(32'hFE0EF202)) 
    ARG__0_i_14__0
       (.I0(\w_s_reg[2]_17 [3]),
        .I1(NUM_OF_NEURONS_BEFORE_VAR_reg[0]),
        .I2(NUM_OF_NEURONS_BEFORE_VAR_reg[1]),
        .I3(\w_s_reg[5]_20 [3]),
        .I4(\w_s_reg[4]_19 [3]),
        .O(ARG__0_i_14__0_n_0));
  LUT5 #(
    .INIT(32'hFE0EF202)) 
    ARG__0_i_15__0
       (.I0(\w_s_reg[2]_17 [2]),
        .I1(NUM_OF_NEURONS_BEFORE_VAR_reg[0]),
        .I2(NUM_OF_NEURONS_BEFORE_VAR_reg[1]),
        .I3(\w_s_reg[5]_20 [2]),
        .I4(\w_s_reg[4]_19 [2]),
        .O(ARG__0_i_15__0_n_0));
  LUT5 #(
    .INIT(32'hFE0EF202)) 
    ARG__0_i_16__0
       (.I0(\w_s_reg[2]_17 [1]),
        .I1(NUM_OF_NEURONS_BEFORE_VAR_reg[0]),
        .I2(NUM_OF_NEURONS_BEFORE_VAR_reg[1]),
        .I3(\w_s_reg[5]_20 [1]),
        .I4(\w_s_reg[4]_19 [1]),
        .O(ARG__0_i_16__0_n_0));
  LUT5 #(
    .INIT(32'hFE0EF202)) 
    ARG__0_i_17__0
       (.I0(\w_s_reg[2]_17 [0]),
        .I1(NUM_OF_NEURONS_BEFORE_VAR_reg[0]),
        .I2(NUM_OF_NEURONS_BEFORE_VAR_reg[1]),
        .I3(\w_s_reg[5]_20 [0]),
        .I4(\w_s_reg[4]_19 [0]),
        .O(ARG__0_i_17__0_n_0));
  LUT4 #(
    .INIT(16'h03AA)) 
    ARG__0_i_1__1
       (.I0(\x_s_reg[2]_30 ),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(ARG__2_0),
        .O(ARG__0_i_1__1_n_0));
  LUT5 #(
    .INIT(32'hFE0EF202)) 
    ARG__0_i_2__0
       (.I0(\w_s_reg[2]_17 [15]),
        .I1(NUM_OF_NEURONS_BEFORE_VAR_reg[0]),
        .I2(NUM_OF_NEURONS_BEFORE_VAR_reg[1]),
        .I3(\w_s_reg[5]_20 [15]),
        .I4(\w_s_reg[4]_19 [15]),
        .O(ARG__0_i_2__0_n_0));
  LUT5 #(
    .INIT(32'hFE0EF202)) 
    ARG__0_i_3__0
       (.I0(\w_s_reg[2]_17 [14]),
        .I1(NUM_OF_NEURONS_BEFORE_VAR_reg[0]),
        .I2(NUM_OF_NEURONS_BEFORE_VAR_reg[1]),
        .I3(\w_s_reg[5]_20 [14]),
        .I4(\w_s_reg[4]_19 [14]),
        .O(ARG__0_i_3__0_n_0));
  LUT5 #(
    .INIT(32'hFE0EF202)) 
    ARG__0_i_4__0
       (.I0(\w_s_reg[2]_17 [13]),
        .I1(NUM_OF_NEURONS_BEFORE_VAR_reg[0]),
        .I2(NUM_OF_NEURONS_BEFORE_VAR_reg[1]),
        .I3(\w_s_reg[5]_20 [13]),
        .I4(\w_s_reg[4]_19 [13]),
        .O(ARG__0_i_4__0_n_0));
  LUT5 #(
    .INIT(32'hFE0EF202)) 
    ARG__0_i_5__0
       (.I0(\w_s_reg[2]_17 [12]),
        .I1(NUM_OF_NEURONS_BEFORE_VAR_reg[0]),
        .I2(NUM_OF_NEURONS_BEFORE_VAR_reg[1]),
        .I3(\w_s_reg[5]_20 [12]),
        .I4(\w_s_reg[4]_19 [12]),
        .O(ARG__0_i_5__0_n_0));
  LUT5 #(
    .INIT(32'hFE0EF202)) 
    ARG__0_i_6__0
       (.I0(\w_s_reg[2]_17 [11]),
        .I1(NUM_OF_NEURONS_BEFORE_VAR_reg[0]),
        .I2(NUM_OF_NEURONS_BEFORE_VAR_reg[1]),
        .I3(\w_s_reg[5]_20 [11]),
        .I4(\w_s_reg[4]_19 [11]),
        .O(ARG__0_i_6__0_n_0));
  LUT5 #(
    .INIT(32'hFE0EF202)) 
    ARG__0_i_7__0
       (.I0(\w_s_reg[2]_17 [10]),
        .I1(NUM_OF_NEURONS_BEFORE_VAR_reg[0]),
        .I2(NUM_OF_NEURONS_BEFORE_VAR_reg[1]),
        .I3(\w_s_reg[5]_20 [10]),
        .I4(\w_s_reg[4]_19 [10]),
        .O(ARG__0_i_7__0_n_0));
  LUT5 #(
    .INIT(32'hFE0EF202)) 
    ARG__0_i_8__0
       (.I0(\w_s_reg[2]_17 [9]),
        .I1(NUM_OF_NEURONS_BEFORE_VAR_reg[0]),
        .I2(NUM_OF_NEURONS_BEFORE_VAR_reg[1]),
        .I3(\w_s_reg[5]_20 [9]),
        .I4(\w_s_reg[4]_19 [9]),
        .O(ARG__0_i_8__0_n_0));
  LUT5 #(
    .INIT(32'hFE0EF202)) 
    ARG__0_i_9__0
       (.I0(\w_s_reg[2]_17 [8]),
        .I1(NUM_OF_NEURONS_BEFORE_VAR_reg[0]),
        .I2(NUM_OF_NEURONS_BEFORE_VAR_reg[1]),
        .I3(\w_s_reg[5]_20 [8]),
        .I4(\w_s_reg[4]_19 [8]),
        .O(ARG__0_i_9__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    ARG__1
       (.A({ARG__1_i_1_n_0,ARG__1_i_1_n_0,ARG__1_i_1_n_0,ARG__1_i_1_n_0,ARG__1_i_1_n_0,ARG__1_i_1_n_0,ARG__1_i_1_n_0,ARG__1_i_1_n_0,ARG__1_i_1_n_0,ARG__1_i_1_n_0,ARG__1_i_1_n_0,ARG__1_i_1_n_0,ARG__1_i_1_n_0,ARG__1_i_1_n_0,ARG__1_i_1_n_0,ARG__1_i_2_n_0,ARG__1_i_3_n_0,ARG__1_i_4_n_0,ARG__1_i_5_n_0,ARG__1_i_6_n_0,ARG__1_i_7_n_0,ARG__1_i_8_n_0,ARG__1_i_9_n_0,ARG__1_i_10_n_0,ARG__1_i_11_n_0,ARG__1_i_12_n_0,ARG__1_i_13_n_0,ARG__1_i_14_n_0,ARG__1_i_15_n_0,ARG__1_i_16_n_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_ARG__1_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({\x_s_reg[0]_22 [15],\x_s_reg[0]_22 [15],\x_s_reg[0]_22 }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_ARG__1_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_ARG__1_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_ARG__1_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_ARG__1_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_ARG__1_OVERFLOW_UNCONNECTED),
        .P({NLW_ARG__1_P_UNCONNECTED[47:32],ARG__1_n_74,ARG__1_n_75,ARG__1_n_76,ARG__1_n_77,ARG__1_n_78,ARG__1_n_79,ARG__1_n_80,ARG__1_n_81,ARG__1_n_82,ARG__1_n_83,ARG__1_n_84,ARG__1_n_85,ARG__1_n_86,ARG__1_n_87,ARG__1_n_88,ARG__1_n_89,ARG__1_n_90,ARG__1_n_91,ARG__1_n_92,ARG__1_n_93,ARG__1_n_94,ARG__1_n_95,ARG__1_n_96,ARG__1_n_97,ARG__1_n_98,ARG__1_n_99,ARG__1_n_100,ARG__1_n_101,ARG__1_n_102,ARG__1_n_103,ARG__1_n_104,ARG__1_n_105}),
        .PATTERNBDETECT(NLW_ARG__1_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_ARG__1_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_ARG__1_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_ARG__1_UNDERFLOW_UNCONNECTED));
  LUT5 #(
    .INIT(32'hFE0EF202)) 
    ARG__1_i_1
       (.I0(\w_s_reg[1]_16 [15]),
        .I1(NUM_OF_NEURONS_BEFORE_VAR_reg[0]),
        .I2(NUM_OF_NEURONS_BEFORE_VAR_reg[1]),
        .I3(\w_s_reg[3]_18 [15]),
        .I4(\w_s_reg[2]_17 [15]),
        .O(ARG__1_i_1_n_0));
  LUT5 #(
    .INIT(32'hFE0EF202)) 
    ARG__1_i_10
       (.I0(\w_s_reg[1]_16 [6]),
        .I1(NUM_OF_NEURONS_BEFORE_VAR_reg[0]),
        .I2(NUM_OF_NEURONS_BEFORE_VAR_reg[1]),
        .I3(\w_s_reg[3]_18 [6]),
        .I4(\w_s_reg[2]_17 [6]),
        .O(ARG__1_i_10_n_0));
  LUT5 #(
    .INIT(32'hFE0EF202)) 
    ARG__1_i_11
       (.I0(\w_s_reg[1]_16 [5]),
        .I1(NUM_OF_NEURONS_BEFORE_VAR_reg[0]),
        .I2(NUM_OF_NEURONS_BEFORE_VAR_reg[1]),
        .I3(\w_s_reg[3]_18 [5]),
        .I4(\w_s_reg[2]_17 [5]),
        .O(ARG__1_i_11_n_0));
  LUT5 #(
    .INIT(32'hFE0EF202)) 
    ARG__1_i_12
       (.I0(\w_s_reg[1]_16 [4]),
        .I1(NUM_OF_NEURONS_BEFORE_VAR_reg[0]),
        .I2(NUM_OF_NEURONS_BEFORE_VAR_reg[1]),
        .I3(\w_s_reg[3]_18 [4]),
        .I4(\w_s_reg[2]_17 [4]),
        .O(ARG__1_i_12_n_0));
  LUT5 #(
    .INIT(32'hFE0EF202)) 
    ARG__1_i_13
       (.I0(\w_s_reg[1]_16 [3]),
        .I1(NUM_OF_NEURONS_BEFORE_VAR_reg[0]),
        .I2(NUM_OF_NEURONS_BEFORE_VAR_reg[1]),
        .I3(\w_s_reg[3]_18 [3]),
        .I4(\w_s_reg[2]_17 [3]),
        .O(ARG__1_i_13_n_0));
  LUT5 #(
    .INIT(32'hFE0EF202)) 
    ARG__1_i_14
       (.I0(\w_s_reg[1]_16 [2]),
        .I1(NUM_OF_NEURONS_BEFORE_VAR_reg[0]),
        .I2(NUM_OF_NEURONS_BEFORE_VAR_reg[1]),
        .I3(\w_s_reg[3]_18 [2]),
        .I4(\w_s_reg[2]_17 [2]),
        .O(ARG__1_i_14_n_0));
  LUT5 #(
    .INIT(32'hFE0EF202)) 
    ARG__1_i_15
       (.I0(\w_s_reg[1]_16 [1]),
        .I1(NUM_OF_NEURONS_BEFORE_VAR_reg[0]),
        .I2(NUM_OF_NEURONS_BEFORE_VAR_reg[1]),
        .I3(\w_s_reg[3]_18 [1]),
        .I4(\w_s_reg[2]_17 [1]),
        .O(ARG__1_i_15_n_0));
  LUT5 #(
    .INIT(32'hFE0EF202)) 
    ARG__1_i_16
       (.I0(\w_s_reg[1]_16 [0]),
        .I1(NUM_OF_NEURONS_BEFORE_VAR_reg[0]),
        .I2(NUM_OF_NEURONS_BEFORE_VAR_reg[1]),
        .I3(\w_s_reg[3]_18 [0]),
        .I4(\w_s_reg[2]_17 [0]),
        .O(ARG__1_i_16_n_0));
  LUT5 #(
    .INIT(32'hFE0EF202)) 
    ARG__1_i_2
       (.I0(\w_s_reg[1]_16 [14]),
        .I1(NUM_OF_NEURONS_BEFORE_VAR_reg[0]),
        .I2(NUM_OF_NEURONS_BEFORE_VAR_reg[1]),
        .I3(\w_s_reg[3]_18 [14]),
        .I4(\w_s_reg[2]_17 [14]),
        .O(ARG__1_i_2_n_0));
  LUT5 #(
    .INIT(32'hFE0EF202)) 
    ARG__1_i_3
       (.I0(\w_s_reg[1]_16 [13]),
        .I1(NUM_OF_NEURONS_BEFORE_VAR_reg[0]),
        .I2(NUM_OF_NEURONS_BEFORE_VAR_reg[1]),
        .I3(\w_s_reg[3]_18 [13]),
        .I4(\w_s_reg[2]_17 [13]),
        .O(ARG__1_i_3_n_0));
  LUT5 #(
    .INIT(32'hFE0EF202)) 
    ARG__1_i_4
       (.I0(\w_s_reg[1]_16 [12]),
        .I1(NUM_OF_NEURONS_BEFORE_VAR_reg[0]),
        .I2(NUM_OF_NEURONS_BEFORE_VAR_reg[1]),
        .I3(\w_s_reg[3]_18 [12]),
        .I4(\w_s_reg[2]_17 [12]),
        .O(ARG__1_i_4_n_0));
  LUT5 #(
    .INIT(32'hFE0EF202)) 
    ARG__1_i_5
       (.I0(\w_s_reg[1]_16 [11]),
        .I1(NUM_OF_NEURONS_BEFORE_VAR_reg[0]),
        .I2(NUM_OF_NEURONS_BEFORE_VAR_reg[1]),
        .I3(\w_s_reg[3]_18 [11]),
        .I4(\w_s_reg[2]_17 [11]),
        .O(ARG__1_i_5_n_0));
  LUT5 #(
    .INIT(32'hFE0EF202)) 
    ARG__1_i_6
       (.I0(\w_s_reg[1]_16 [10]),
        .I1(NUM_OF_NEURONS_BEFORE_VAR_reg[0]),
        .I2(NUM_OF_NEURONS_BEFORE_VAR_reg[1]),
        .I3(\w_s_reg[3]_18 [10]),
        .I4(\w_s_reg[2]_17 [10]),
        .O(ARG__1_i_6_n_0));
  LUT5 #(
    .INIT(32'hFE0EF202)) 
    ARG__1_i_7
       (.I0(\w_s_reg[1]_16 [9]),
        .I1(NUM_OF_NEURONS_BEFORE_VAR_reg[0]),
        .I2(NUM_OF_NEURONS_BEFORE_VAR_reg[1]),
        .I3(\w_s_reg[3]_18 [9]),
        .I4(\w_s_reg[2]_17 [9]),
        .O(ARG__1_i_7_n_0));
  LUT5 #(
    .INIT(32'hFE0EF202)) 
    ARG__1_i_8
       (.I0(\w_s_reg[1]_16 [8]),
        .I1(NUM_OF_NEURONS_BEFORE_VAR_reg[0]),
        .I2(NUM_OF_NEURONS_BEFORE_VAR_reg[1]),
        .I3(\w_s_reg[3]_18 [8]),
        .I4(\w_s_reg[2]_17 [8]),
        .O(ARG__1_i_8_n_0));
  LUT5 #(
    .INIT(32'hFE0EF202)) 
    ARG__1_i_9
       (.I0(\w_s_reg[1]_16 [7]),
        .I1(NUM_OF_NEURONS_BEFORE_VAR_reg[0]),
        .I2(NUM_OF_NEURONS_BEFORE_VAR_reg[1]),
        .I3(\w_s_reg[3]_18 [7]),
        .I4(\w_s_reg[2]_17 [7]),
        .O(ARG__1_i_9_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    ARG__2
       (.A({data_out[79],data_out[79],data_out[79],data_out[79],data_out[79],data_out[79],data_out[79],data_out[79],data_out[79],data_out[79],data_out[79],data_out[79],data_out[79],data_out[79],data_out[79:64]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_ARG__2_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({\x_s_reg[1]_21 [15],\x_s_reg[1]_21 [15],\x_s_reg[1]_21 }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_ARG__2_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_ARG__2_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_ARG__2_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(ARG__2_0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(s00_axi_aclk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_ARG__2_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_ARG__2_OVERFLOW_UNCONNECTED),
        .P({NLW_ARG__2_P_UNCONNECTED[47:32],ARG__2_n_74,ARG__2_n_75,ARG__2_n_76,ARG__2_n_77,ARG__2_n_78,ARG__2_n_79,ARG__2_n_80,ARG__2_n_81,ARG__2_n_82,ARG__2_n_83,ARG__2_n_84,ARG__2_n_85,ARG__2_n_86,ARG__2_n_87,ARG__2_n_88,ARG__2_n_89,ARG__2_n_90,ARG__2_n_91,ARG__2_n_92,ARG__2_n_93,ARG__2_n_94,ARG__2_n_95,ARG__2_n_96,ARG__2_n_97,ARG__2_n_98,ARG__2_n_99,ARG__2_n_100,ARG__2_n_101,ARG__2_n_102,ARG__2_n_103,ARG__2_n_104,ARG__2_n_105}),
        .PATTERNBDETECT(NLW_ARG__2_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_ARG__2_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_ARG__2_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_ARG__2_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    ARG__3
       (.A({ARG__3_i_1__0_n_0,ARG__3_i_1__0_n_0,ARG__3_i_1__0_n_0,ARG__3_i_1__0_n_0,ARG__3_i_1__0_n_0,ARG__3_i_1__0_n_0,ARG__3_i_1__0_n_0,ARG__3_i_1__0_n_0,ARG__3_i_1__0_n_0,ARG__3_i_1__0_n_0,ARG__3_i_1__0_n_0,ARG__3_i_1__0_n_0,ARG__3_i_1__0_n_0,ARG__3_i_1__0_n_0,ARG__3_i_1__0_n_0,ARG__3_i_2__0_n_0,ARG__3_i_3__0_n_0,ARG__3_i_4__0_n_0,ARG__3_i_5__0_n_0,ARG__3_i_6__0_n_0,ARG__3_i_7__0_n_0,ARG__3_i_8__0_n_0,ARG__3_i_9__0_n_0,ARG__3_i_10__0_n_0,ARG__3_i_11__0_n_0,ARG__3_i_12__0_n_0,ARG__3_i_13__0_n_0,ARG__3_i_14__0_n_0,ARG__3_i_15__0_n_0,ARG__3_i_16__0_n_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_ARG__3_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ARG__0_i_1__1_n_0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_ARG__3_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_ARG__3_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_ARG__3_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(s00_axi_aclk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_ARG__3_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_ARG__3_OVERFLOW_UNCONNECTED),
        .P({NLW_ARG__3_P_UNCONNECTED[47:32],ARG__3_n_74,ARG__3_n_75,ARG__3_n_76,ARG__3_n_77,ARG__3_n_78,ARG__3_n_79,ARG__3_n_80,ARG__3_n_81,ARG__3_n_82,ARG__3_n_83,ARG__3_n_84,ARG__3_n_85,ARG__3_n_86,ARG__3_n_87,ARG__3_n_88,ARG__3_n_89,ARG__3_n_90,ARG__3_n_91,ARG__3_n_92,ARG__3_n_93,ARG__3_n_94,ARG__3_n_95,ARG__3_n_96,ARG__3_n_97,ARG__3_n_98,ARG__3_n_99,ARG__3_n_100,ARG__3_n_101,ARG__3_n_102,ARG__3_n_103,ARG__3_n_104,ARG__3_n_105}),
        .PATTERNBDETECT(NLW_ARG__3_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_ARG__3_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_ARG__3_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_ARG__3_UNDERFLOW_UNCONNECTED));
  LUT4 #(
    .INIT(16'hFE02)) 
    ARG__3_i_10__0
       (.I0(\w_s_reg[1]_16 [6]),
        .I1(NUM_OF_NEURONS_BEFORE_VAR_reg[0]),
        .I2(NUM_OF_NEURONS_BEFORE_VAR_reg[1]),
        .I3(\w_s_reg[2]_17 [6]),
        .O(ARG__3_i_10__0_n_0));
  LUT4 #(
    .INIT(16'hFE02)) 
    ARG__3_i_11__0
       (.I0(\w_s_reg[1]_16 [5]),
        .I1(NUM_OF_NEURONS_BEFORE_VAR_reg[0]),
        .I2(NUM_OF_NEURONS_BEFORE_VAR_reg[1]),
        .I3(\w_s_reg[2]_17 [5]),
        .O(ARG__3_i_11__0_n_0));
  LUT4 #(
    .INIT(16'hFE02)) 
    ARG__3_i_12__0
       (.I0(\w_s_reg[1]_16 [4]),
        .I1(NUM_OF_NEURONS_BEFORE_VAR_reg[0]),
        .I2(NUM_OF_NEURONS_BEFORE_VAR_reg[1]),
        .I3(\w_s_reg[2]_17 [4]),
        .O(ARG__3_i_12__0_n_0));
  LUT4 #(
    .INIT(16'hFE02)) 
    ARG__3_i_13__0
       (.I0(\w_s_reg[1]_16 [3]),
        .I1(NUM_OF_NEURONS_BEFORE_VAR_reg[0]),
        .I2(NUM_OF_NEURONS_BEFORE_VAR_reg[1]),
        .I3(\w_s_reg[2]_17 [3]),
        .O(ARG__3_i_13__0_n_0));
  LUT4 #(
    .INIT(16'hFE02)) 
    ARG__3_i_14__0
       (.I0(\w_s_reg[1]_16 [2]),
        .I1(NUM_OF_NEURONS_BEFORE_VAR_reg[0]),
        .I2(NUM_OF_NEURONS_BEFORE_VAR_reg[1]),
        .I3(\w_s_reg[2]_17 [2]),
        .O(ARG__3_i_14__0_n_0));
  LUT4 #(
    .INIT(16'hFE02)) 
    ARG__3_i_15__0
       (.I0(\w_s_reg[1]_16 [1]),
        .I1(NUM_OF_NEURONS_BEFORE_VAR_reg[0]),
        .I2(NUM_OF_NEURONS_BEFORE_VAR_reg[1]),
        .I3(\w_s_reg[2]_17 [1]),
        .O(ARG__3_i_15__0_n_0));
  LUT4 #(
    .INIT(16'hFE02)) 
    ARG__3_i_16__0
       (.I0(\w_s_reg[1]_16 [0]),
        .I1(NUM_OF_NEURONS_BEFORE_VAR_reg[0]),
        .I2(NUM_OF_NEURONS_BEFORE_VAR_reg[1]),
        .I3(\w_s_reg[2]_17 [0]),
        .O(ARG__3_i_16__0_n_0));
  LUT4 #(
    .INIT(16'hFE02)) 
    ARG__3_i_1__0
       (.I0(\w_s_reg[1]_16 [15]),
        .I1(NUM_OF_NEURONS_BEFORE_VAR_reg[0]),
        .I2(NUM_OF_NEURONS_BEFORE_VAR_reg[1]),
        .I3(\w_s_reg[2]_17 [15]),
        .O(ARG__3_i_1__0_n_0));
  LUT4 #(
    .INIT(16'hFE02)) 
    ARG__3_i_2__0
       (.I0(\w_s_reg[1]_16 [14]),
        .I1(NUM_OF_NEURONS_BEFORE_VAR_reg[0]),
        .I2(NUM_OF_NEURONS_BEFORE_VAR_reg[1]),
        .I3(\w_s_reg[2]_17 [14]),
        .O(ARG__3_i_2__0_n_0));
  LUT4 #(
    .INIT(16'hFE02)) 
    ARG__3_i_3__0
       (.I0(\w_s_reg[1]_16 [13]),
        .I1(NUM_OF_NEURONS_BEFORE_VAR_reg[0]),
        .I2(NUM_OF_NEURONS_BEFORE_VAR_reg[1]),
        .I3(\w_s_reg[2]_17 [13]),
        .O(ARG__3_i_3__0_n_0));
  LUT4 #(
    .INIT(16'hFE02)) 
    ARG__3_i_4__0
       (.I0(\w_s_reg[1]_16 [12]),
        .I1(NUM_OF_NEURONS_BEFORE_VAR_reg[0]),
        .I2(NUM_OF_NEURONS_BEFORE_VAR_reg[1]),
        .I3(\w_s_reg[2]_17 [12]),
        .O(ARG__3_i_4__0_n_0));
  LUT4 #(
    .INIT(16'hFE02)) 
    ARG__3_i_5__0
       (.I0(\w_s_reg[1]_16 [11]),
        .I1(NUM_OF_NEURONS_BEFORE_VAR_reg[0]),
        .I2(NUM_OF_NEURONS_BEFORE_VAR_reg[1]),
        .I3(\w_s_reg[2]_17 [11]),
        .O(ARG__3_i_5__0_n_0));
  LUT4 #(
    .INIT(16'hFE02)) 
    ARG__3_i_6__0
       (.I0(\w_s_reg[1]_16 [10]),
        .I1(NUM_OF_NEURONS_BEFORE_VAR_reg[0]),
        .I2(NUM_OF_NEURONS_BEFORE_VAR_reg[1]),
        .I3(\w_s_reg[2]_17 [10]),
        .O(ARG__3_i_6__0_n_0));
  LUT4 #(
    .INIT(16'hFE02)) 
    ARG__3_i_7__0
       (.I0(\w_s_reg[1]_16 [9]),
        .I1(NUM_OF_NEURONS_BEFORE_VAR_reg[0]),
        .I2(NUM_OF_NEURONS_BEFORE_VAR_reg[1]),
        .I3(\w_s_reg[2]_17 [9]),
        .O(ARG__3_i_7__0_n_0));
  LUT4 #(
    .INIT(16'hFE02)) 
    ARG__3_i_8__0
       (.I0(\w_s_reg[1]_16 [8]),
        .I1(NUM_OF_NEURONS_BEFORE_VAR_reg[0]),
        .I2(NUM_OF_NEURONS_BEFORE_VAR_reg[1]),
        .I3(\w_s_reg[2]_17 [8]),
        .O(ARG__3_i_8__0_n_0));
  LUT4 #(
    .INIT(16'hFE02)) 
    ARG__3_i_9__0
       (.I0(\w_s_reg[1]_16 [7]),
        .I1(NUM_OF_NEURONS_BEFORE_VAR_reg[0]),
        .I2(NUM_OF_NEURONS_BEFORE_VAR_reg[1]),
        .I3(\w_s_reg[2]_17 [7]),
        .O(ARG__3_i_9__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    ARG__4
       (.A({data_out[95],data_out[95],data_out[95],data_out[95],data_out[95],data_out[95],data_out[95],data_out[95],data_out[95],data_out[95],data_out[95],data_out[95],data_out[95],data_out[95],data_out[95:80]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_ARG__4_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({\x_s_reg[0]_22 [15],\x_s_reg[0]_22 [15],\x_s_reg[0]_22 }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_ARG__4_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_ARG__4_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_ARG__4_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(ARG__2_0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(s00_axi_aclk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_ARG__4_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_ARG__4_OVERFLOW_UNCONNECTED),
        .P({NLW_ARG__4_P_UNCONNECTED[47:32],ARG__4_n_74,ARG__4_n_75,ARG__4_n_76,ARG__4_n_77,ARG__4_n_78,ARG__4_n_79,ARG__4_n_80,ARG__4_n_81,ARG__4_n_82,ARG__4_n_83,ARG__4_n_84,ARG__4_n_85,ARG__4_n_86,ARG__4_n_87,ARG__4_n_88,ARG__4_n_89,ARG__4_n_90,ARG__4_n_91,ARG__4_n_92,ARG__4_n_93,ARG__4_n_94,ARG__4_n_95,ARG__4_n_96,ARG__4_n_97,ARG__4_n_98,ARG__4_n_99,ARG__4_n_100,ARG__4_n_101,ARG__4_n_102,ARG__4_n_103,ARG__4_n_104,ARG__4_n_105}),
        .PATTERNBDETECT(NLW_ARG__4_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_ARG__4_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_ARG__4_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_ARG__4_UNDERFLOW_UNCONNECTED));
  CARRY4 ARG_carry
       (.CI(1'b0),
        .CO({ARG_carry_n_0,ARG_carry_n_1,ARG_carry_n_2,ARG_carry_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O(NLW_ARG_carry_O_UNCONNECTED[3:0]),
        .S({ARG_carry_i_1_n_0,ARG_carry_i_2_n_0,ARG_carry_i_3_n_0,ARG__5[0]}));
  CARRY4 ARG_carry__0
       (.CI(ARG_carry_n_0),
        .CO({ARG_carry__0_n_0,ARG_carry__0_n_1,ARG_carry__0_n_2,ARG_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({ARG_carry__0_n_4,NLW_ARG_carry__0_O_UNCONNECTED[2:0]}),
        .S({ARG_carry__0_i_1_n_0,ARG_carry__0_i_2_n_0,ARG_carry__0_i_3_n_0,ARG_carry__0_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    ARG_carry__0_i_1
       (.I0(ARG__5[7]),
        .O(ARG_carry__0_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    ARG_carry__0_i_2
       (.I0(ARG__5[6]),
        .O(ARG_carry__0_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    ARG_carry__0_i_3
       (.I0(ARG__5[5]),
        .O(ARG_carry__0_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    ARG_carry__0_i_4
       (.I0(ARG__5[4]),
        .O(ARG_carry__0_i_4_n_0));
  CARRY4 ARG_carry__1
       (.CI(ARG_carry__0_n_0),
        .CO({ARG_carry__1_n_0,ARG_carry__1_n_1,ARG_carry__1_n_2,ARG_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({ARG_carry__1_n_4,ARG_carry__1_n_5,ARG_carry__1_n_6,ARG_carry__1_n_7}),
        .S({ARG_carry__1_i_1_n_0,ARG_carry__1_i_2_n_0,ARG_carry__1_i_3_n_0,ARG_carry__1_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    ARG_carry__1_i_1
       (.I0(ARG__5[11]),
        .O(ARG_carry__1_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    ARG_carry__1_i_2
       (.I0(ARG__5[10]),
        .O(ARG_carry__1_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    ARG_carry__1_i_3
       (.I0(ARG__5[9]),
        .O(ARG_carry__1_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    ARG_carry__1_i_4
       (.I0(ARG__5[8]),
        .O(ARG_carry__1_i_4_n_0));
  CARRY4 ARG_carry__2
       (.CI(ARG_carry__1_n_0),
        .CO({ARG_carry__2_n_0,ARG_carry__2_n_1,ARG_carry__2_n_2,ARG_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({ARG_carry__2_n_4,ARG_carry__2_n_5,ARG_carry__2_n_6,ARG_carry__2_n_7}),
        .S({ARG_carry__2_i_1_n_0,ARG_carry__2_i_2_n_0,ARG_carry__2_i_3_n_0,ARG_carry__2_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    ARG_carry__2_i_1
       (.I0(ARG__5[15]),
        .O(ARG_carry__2_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    ARG_carry__2_i_2
       (.I0(ARG__5[14]),
        .O(ARG_carry__2_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    ARG_carry__2_i_3
       (.I0(ARG__5[13]),
        .O(ARG_carry__2_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    ARG_carry__2_i_4
       (.I0(ARG__5[12]),
        .O(ARG_carry__2_i_4_n_0));
  CARRY4 ARG_carry__3
       (.CI(ARG_carry__2_n_0),
        .CO({ARG_carry__3_n_0,ARG_carry__3_n_1,ARG_carry__3_n_2,ARG_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({ARG_carry__3_n_4,ARG_carry__3_n_5,ARG_carry__3_n_6,ARG_carry__3_n_7}),
        .S({ARG_carry__3_i_1_n_0,ARG_carry__3_i_2_n_0,ARG_carry__3_i_3_n_0,ARG_carry__3_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    ARG_carry__3_i_1
       (.I0(ARG__5[19]),
        .O(ARG_carry__3_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    ARG_carry__3_i_2
       (.I0(ARG__5[18]),
        .O(ARG_carry__3_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    ARG_carry__3_i_3
       (.I0(ARG__5[17]),
        .O(ARG_carry__3_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    ARG_carry__3_i_4
       (.I0(ARG__5[16]),
        .O(ARG_carry__3_i_4_n_0));
  CARRY4 ARG_carry__4
       (.CI(ARG_carry__3_n_0),
        .CO({ARG_carry__4_n_0,ARG_carry__4_n_1,ARG_carry__4_n_2,ARG_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({ARG_carry__4_n_4,ARG_carry__4_n_5,ARG_carry__4_n_6,ARG_carry__4_n_7}),
        .S({ARG_carry__4_i_1_n_0,ARG_carry__4_i_2_n_0,ARG_carry__4_i_3_n_0,ARG_carry__4_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    ARG_carry__4_i_1
       (.I0(ARG__5[23]),
        .O(ARG_carry__4_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    ARG_carry__4_i_2
       (.I0(ARG__5[22]),
        .O(ARG_carry__4_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    ARG_carry__4_i_3
       (.I0(ARG__5[21]),
        .O(ARG_carry__4_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    ARG_carry__4_i_4
       (.I0(ARG__5[20]),
        .O(ARG_carry__4_i_4_n_0));
  CARRY4 ARG_carry__5
       (.CI(ARG_carry__4_n_0),
        .CO({ARG_carry__5_n_0,ARG_carry__5_n_1,ARG_carry__5_n_2,ARG_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({ARG_carry__5_n_4,ARG_carry__5_n_5,ARG_carry__5_n_6,ARG_carry__5_n_7}),
        .S({ARG_carry__5_i_1_n_0,ARG_carry__5_i_2_n_0,ARG_carry__5_i_3_n_0,ARG_carry__5_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    ARG_carry__5_i_1
       (.I0(ARG__5[27]),
        .O(ARG_carry__5_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    ARG_carry__5_i_2
       (.I0(ARG__5[26]),
        .O(ARG_carry__5_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    ARG_carry__5_i_3
       (.I0(ARG__5[25]),
        .O(ARG_carry__5_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    ARG_carry__5_i_4
       (.I0(ARG__5[24]),
        .O(ARG_carry__5_i_4_n_0));
  CARRY4 ARG_carry__6
       (.CI(ARG_carry__5_n_0),
        .CO({NLW_ARG_carry__6_CO_UNCONNECTED[3],ARG_carry__6_n_1,ARG_carry__6_n_2,ARG_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({SHIFT_RIGHT0,ARG_carry__6_n_5,ARG_carry__6_n_6,ARG_carry__6_n_7}),
        .S({ARG_carry__6_i_1_n_0,ARG_carry__6_i_2_n_0,ARG_carry__6_i_3_n_0,ARG_carry__6_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    ARG_carry__6_i_1
       (.I0(ARG__5[31]),
        .O(ARG_carry__6_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    ARG_carry__6_i_2
       (.I0(ARG__5[30]),
        .O(ARG_carry__6_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    ARG_carry__6_i_3
       (.I0(ARG__5[29]),
        .O(ARG_carry__6_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    ARG_carry__6_i_4
       (.I0(ARG__5[28]),
        .O(ARG_carry__6_i_4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    ARG_carry_i_1
       (.I0(ARG__5[3]),
        .O(ARG_carry_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    ARG_carry_i_2
       (.I0(ARG__5[2]),
        .O(ARG_carry_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    ARG_carry_i_3
       (.I0(ARG__5[1]),
        .O(ARG_carry_i_3_n_0));
  LUT5 #(
    .INIT(32'hFE0EF202)) 
    ARG_i_1
       (.I0(\w_s_reg[2]_17 [15]),
        .I1(NUM_OF_NEURONS_BEFORE_VAR_reg[0]),
        .I2(NUM_OF_NEURONS_BEFORE_VAR_reg[1]),
        .I3(\w_s_reg[4]_19 [15]),
        .I4(\w_s_reg[3]_18 [15]),
        .O(\w_s[0]_13 [15]));
  LUT5 #(
    .INIT(32'hFE0EF202)) 
    ARG_i_10__0
       (.I0(\w_s_reg[2]_17 [6]),
        .I1(NUM_OF_NEURONS_BEFORE_VAR_reg[0]),
        .I2(NUM_OF_NEURONS_BEFORE_VAR_reg[1]),
        .I3(\w_s_reg[4]_19 [6]),
        .I4(\w_s_reg[3]_18 [6]),
        .O(\w_s[0]_13 [6]));
  LUT5 #(
    .INIT(32'hFFCA00CA)) 
    ARG_i_11__0
       (.I0(\w_s_reg[2]_17 [5]),
        .I1(\w_s_reg[3]_18 [5]),
        .I2(NUM_OF_NEURONS_BEFORE_VAR_reg[0]),
        .I3(NUM_OF_NEURONS_BEFORE_VAR_reg[1]),
        .I4(\w_s_reg[4]_19 [5]),
        .O(\w_s[0]_13 [5]));
  LUT5 #(
    .INIT(32'hFFCA00CA)) 
    ARG_i_12__0
       (.I0(\w_s_reg[2]_17 [4]),
        .I1(\w_s_reg[3]_18 [4]),
        .I2(NUM_OF_NEURONS_BEFORE_VAR_reg[0]),
        .I3(NUM_OF_NEURONS_BEFORE_VAR_reg[1]),
        .I4(\w_s_reg[4]_19 [4]),
        .O(\w_s[0]_13 [4]));
  LUT5 #(
    .INIT(32'hFFCA00CA)) 
    ARG_i_13__0
       (.I0(\w_s_reg[2]_17 [3]),
        .I1(\w_s_reg[3]_18 [3]),
        .I2(NUM_OF_NEURONS_BEFORE_VAR_reg[0]),
        .I3(NUM_OF_NEURONS_BEFORE_VAR_reg[1]),
        .I4(\w_s_reg[4]_19 [3]),
        .O(\w_s[0]_13 [3]));
  LUT5 #(
    .INIT(32'hFFCA00CA)) 
    ARG_i_14__0
       (.I0(\w_s_reg[2]_17 [2]),
        .I1(\w_s_reg[3]_18 [2]),
        .I2(NUM_OF_NEURONS_BEFORE_VAR_reg[0]),
        .I3(NUM_OF_NEURONS_BEFORE_VAR_reg[1]),
        .I4(\w_s_reg[4]_19 [2]),
        .O(\w_s[0]_13 [2]));
  LUT5 #(
    .INIT(32'hFFCA00CA)) 
    ARG_i_15__0
       (.I0(\w_s_reg[2]_17 [1]),
        .I1(\w_s_reg[3]_18 [1]),
        .I2(NUM_OF_NEURONS_BEFORE_VAR_reg[0]),
        .I3(NUM_OF_NEURONS_BEFORE_VAR_reg[1]),
        .I4(\w_s_reg[4]_19 [1]),
        .O(\w_s[0]_13 [1]));
  LUT5 #(
    .INIT(32'hFE0EF202)) 
    ARG_i_16__0
       (.I0(\w_s_reg[2]_17 [0]),
        .I1(NUM_OF_NEURONS_BEFORE_VAR_reg[0]),
        .I2(NUM_OF_NEURONS_BEFORE_VAR_reg[1]),
        .I3(\w_s_reg[4]_19 [0]),
        .I4(\w_s_reg[3]_18 [0]),
        .O(\w_s[0]_13 [0]));
  LUT5 #(
    .INIT(32'hFE0EF202)) 
    ARG_i_2__0
       (.I0(\w_s_reg[2]_17 [14]),
        .I1(NUM_OF_NEURONS_BEFORE_VAR_reg[0]),
        .I2(NUM_OF_NEURONS_BEFORE_VAR_reg[1]),
        .I3(\w_s_reg[4]_19 [14]),
        .I4(\w_s_reg[3]_18 [14]),
        .O(\w_s[0]_13 [14]));
  LUT5 #(
    .INIT(32'hFE0EF202)) 
    ARG_i_3__0
       (.I0(\w_s_reg[2]_17 [13]),
        .I1(NUM_OF_NEURONS_BEFORE_VAR_reg[0]),
        .I2(NUM_OF_NEURONS_BEFORE_VAR_reg[1]),
        .I3(\w_s_reg[4]_19 [13]),
        .I4(\w_s_reg[3]_18 [13]),
        .O(\w_s[0]_13 [13]));
  LUT5 #(
    .INIT(32'hFE0EF202)) 
    ARG_i_4__0
       (.I0(\w_s_reg[2]_17 [12]),
        .I1(NUM_OF_NEURONS_BEFORE_VAR_reg[0]),
        .I2(NUM_OF_NEURONS_BEFORE_VAR_reg[1]),
        .I3(\w_s_reg[4]_19 [12]),
        .I4(\w_s_reg[3]_18 [12]),
        .O(\w_s[0]_13 [12]));
  LUT5 #(
    .INIT(32'hFE0EF202)) 
    ARG_i_5__0
       (.I0(\w_s_reg[2]_17 [11]),
        .I1(NUM_OF_NEURONS_BEFORE_VAR_reg[0]),
        .I2(NUM_OF_NEURONS_BEFORE_VAR_reg[1]),
        .I3(\w_s_reg[4]_19 [11]),
        .I4(\w_s_reg[3]_18 [11]),
        .O(\w_s[0]_13 [11]));
  LUT5 #(
    .INIT(32'hFE0EF202)) 
    ARG_i_6__0
       (.I0(\w_s_reg[2]_17 [10]),
        .I1(NUM_OF_NEURONS_BEFORE_VAR_reg[0]),
        .I2(NUM_OF_NEURONS_BEFORE_VAR_reg[1]),
        .I3(\w_s_reg[4]_19 [10]),
        .I4(\w_s_reg[3]_18 [10]),
        .O(\w_s[0]_13 [10]));
  LUT5 #(
    .INIT(32'hFE0EF202)) 
    ARG_i_7__0
       (.I0(\w_s_reg[2]_17 [9]),
        .I1(NUM_OF_NEURONS_BEFORE_VAR_reg[0]),
        .I2(NUM_OF_NEURONS_BEFORE_VAR_reg[1]),
        .I3(\w_s_reg[4]_19 [9]),
        .I4(\w_s_reg[3]_18 [9]),
        .O(\w_s[0]_13 [9]));
  LUT5 #(
    .INIT(32'hFE0EF202)) 
    ARG_i_8__0
       (.I0(\w_s_reg[2]_17 [8]),
        .I1(NUM_OF_NEURONS_BEFORE_VAR_reg[0]),
        .I2(NUM_OF_NEURONS_BEFORE_VAR_reg[1]),
        .I3(\w_s_reg[4]_19 [8]),
        .I4(\w_s_reg[3]_18 [8]),
        .O(\w_s[0]_13 [8]));
  LUT5 #(
    .INIT(32'hFE0EF202)) 
    ARG_i_9__0
       (.I0(\w_s_reg[2]_17 [7]),
        .I1(NUM_OF_NEURONS_BEFORE_VAR_reg[0]),
        .I2(NUM_OF_NEURONS_BEFORE_VAR_reg[1]),
        .I3(\w_s_reg[4]_19 [7]),
        .I4(\w_s_reg[3]_18 [7]),
        .O(\w_s[0]_13 [7]));
  CARRY4 \ARG_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\ARG_inferred__0/i__carry_n_0 ,\ARG_inferred__0/i__carry_n_1 ,\ARG_inferred__0/i__carry_n_2 ,\ARG_inferred__0/i__carry_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O(\NLW_ARG_inferred__0/i__carry_O_UNCONNECTED [3:0]),
        .S({i__carry_i_1_n_0,i__carry_i_2_n_0,i__carry_i_3_n_0,ARG__0_n_105}));
  CARRY4 \ARG_inferred__0/i__carry__0 
       (.CI(\ARG_inferred__0/i__carry_n_0 ),
        .CO({\ARG_inferred__0/i__carry__0_n_0 ,\ARG_inferred__0/i__carry__0_n_1 ,\ARG_inferred__0/i__carry__0_n_2 ,\ARG_inferred__0/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\ARG_inferred__0/i__carry__0_n_4 ,\NLW_ARG_inferred__0/i__carry__0_O_UNCONNECTED [2:0]}),
        .S({i__carry__0_i_1_n_0,i__carry__0_i_2_n_0,i__carry__0_i_3_n_0,i__carry__0_i_4_n_0}));
  CARRY4 \ARG_inferred__0/i__carry__1 
       (.CI(\ARG_inferred__0/i__carry__0_n_0 ),
        .CO({\ARG_inferred__0/i__carry__1_n_0 ,\ARG_inferred__0/i__carry__1_n_1 ,\ARG_inferred__0/i__carry__1_n_2 ,\ARG_inferred__0/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\ARG_inferred__0/i__carry__1_n_4 ,\ARG_inferred__0/i__carry__1_n_5 ,\ARG_inferred__0/i__carry__1_n_6 ,\ARG_inferred__0/i__carry__1_n_7 }),
        .S({i__carry__1_i_1__1_n_0,i__carry__1_i_2__1_n_0,i__carry__1_i_3__1_n_0,i__carry__1_i_4__1_n_0}));
  CARRY4 \ARG_inferred__0/i__carry__2 
       (.CI(\ARG_inferred__0/i__carry__1_n_0 ),
        .CO({\ARG_inferred__0/i__carry__2_n_0 ,\ARG_inferred__0/i__carry__2_n_1 ,\ARG_inferred__0/i__carry__2_n_2 ,\ARG_inferred__0/i__carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\ARG_inferred__0/i__carry__2_n_4 ,\ARG_inferred__0/i__carry__2_n_5 ,\ARG_inferred__0/i__carry__2_n_6 ,\ARG_inferred__0/i__carry__2_n_7 }),
        .S({i__carry__2_i_1__1_n_0,i__carry__2_i_2__1_n_0,i__carry__2_i_3__1_n_0,i__carry__2_i_4__1_n_0}));
  CARRY4 \ARG_inferred__0/i__carry__3 
       (.CI(\ARG_inferred__0/i__carry__2_n_0 ),
        .CO({\ARG_inferred__0/i__carry__3_n_0 ,\ARG_inferred__0/i__carry__3_n_1 ,\ARG_inferred__0/i__carry__3_n_2 ,\ARG_inferred__0/i__carry__3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\ARG_inferred__0/i__carry__3_n_4 ,\ARG_inferred__0/i__carry__3_n_5 ,\ARG_inferred__0/i__carry__3_n_6 ,\ARG_inferred__0/i__carry__3_n_7 }),
        .S({i__carry__3_i_1__1_n_0,i__carry__3_i_2__1_n_0,i__carry__3_i_3__1_n_0,i__carry__3_i_4__1_n_0}));
  CARRY4 \ARG_inferred__0/i__carry__4 
       (.CI(\ARG_inferred__0/i__carry__3_n_0 ),
        .CO({\ARG_inferred__0/i__carry__4_n_0 ,\ARG_inferred__0/i__carry__4_n_1 ,\ARG_inferred__0/i__carry__4_n_2 ,\ARG_inferred__0/i__carry__4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\ARG_inferred__0/i__carry__4_n_4 ,\ARG_inferred__0/i__carry__4_n_5 ,\ARG_inferred__0/i__carry__4_n_6 ,\ARG_inferred__0/i__carry__4_n_7 }),
        .S({i__carry__4_i_1__1_n_0,i__carry__4_i_2__1_n_0,i__carry__4_i_3__1_n_0,i__carry__4_i_4__1_n_0}));
  CARRY4 \ARG_inferred__0/i__carry__5 
       (.CI(\ARG_inferred__0/i__carry__4_n_0 ),
        .CO({\ARG_inferred__0/i__carry__5_n_0 ,\ARG_inferred__0/i__carry__5_n_1 ,\ARG_inferred__0/i__carry__5_n_2 ,\ARG_inferred__0/i__carry__5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\ARG_inferred__0/i__carry__5_n_4 ,\ARG_inferred__0/i__carry__5_n_5 ,\ARG_inferred__0/i__carry__5_n_6 ,\ARG_inferred__0/i__carry__5_n_7 }),
        .S({i__carry__5_i_1__1_n_0,i__carry__5_i_2__1_n_0,i__carry__5_i_3__1_n_0,i__carry__5_i_4__1_n_0}));
  CARRY4 \ARG_inferred__0/i__carry__6 
       (.CI(\ARG_inferred__0/i__carry__5_n_0 ),
        .CO({\NLW_ARG_inferred__0/i__carry__6_CO_UNCONNECTED [3],\ARG_inferred__0/i__carry__6_n_1 ,\ARG_inferred__0/i__carry__6_n_2 ,\ARG_inferred__0/i__carry__6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\ARG_inferred__0/i__carry__6_n_4 ,\ARG_inferred__0/i__carry__6_n_5 ,\ARG_inferred__0/i__carry__6_n_6 ,\ARG_inferred__0/i__carry__6_n_7 }),
        .S({i__carry__6_i_1__1_n_0,i__carry__6_i_2__1_n_0,i__carry__6_i_3__1_n_0,i__carry__6_i_4__1_n_0}));
  CARRY4 \ARG_inferred__1/i__carry 
       (.CI(1'b0),
        .CO({\ARG_inferred__1/i__carry_n_0 ,\ARG_inferred__1/i__carry_n_1 ,\ARG_inferred__1/i__carry_n_2 ,\ARG_inferred__1/i__carry_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O(\NLW_ARG_inferred__1/i__carry_O_UNCONNECTED [3:0]),
        .S({i__carry_i_1__2_n_0,i__carry_i_2__2_n_0,i__carry_i_3__2_n_0,ARG__1_n_105}));
  CARRY4 \ARG_inferred__1/i__carry__0 
       (.CI(\ARG_inferred__1/i__carry_n_0 ),
        .CO({\ARG_inferred__1/i__carry__0_n_0 ,\ARG_inferred__1/i__carry__0_n_1 ,\ARG_inferred__1/i__carry__0_n_2 ,\ARG_inferred__1/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\ARG_inferred__1/i__carry__0_n_4 ,\NLW_ARG_inferred__1/i__carry__0_O_UNCONNECTED [2:0]}),
        .S({i__carry__0_i_1__2_n_0,i__carry__0_i_2__2_n_0,i__carry__0_i_3__2_n_0,i__carry__0_i_4__2_n_0}));
  CARRY4 \ARG_inferred__1/i__carry__1 
       (.CI(\ARG_inferred__1/i__carry__0_n_0 ),
        .CO({\ARG_inferred__1/i__carry__1_n_0 ,\ARG_inferred__1/i__carry__1_n_1 ,\ARG_inferred__1/i__carry__1_n_2 ,\ARG_inferred__1/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\ARG_inferred__1/i__carry__1_n_4 ,\ARG_inferred__1/i__carry__1_n_5 ,\ARG_inferred__1/i__carry__1_n_6 ,\ARG_inferred__1/i__carry__1_n_7 }),
        .S({i__carry__1_i_1__2_n_0,i__carry__1_i_2__2_n_0,i__carry__1_i_3__2_n_0,i__carry__1_i_4__2_n_0}));
  CARRY4 \ARG_inferred__1/i__carry__2 
       (.CI(\ARG_inferred__1/i__carry__1_n_0 ),
        .CO({\ARG_inferred__1/i__carry__2_n_0 ,\ARG_inferred__1/i__carry__2_n_1 ,\ARG_inferred__1/i__carry__2_n_2 ,\ARG_inferred__1/i__carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\ARG_inferred__1/i__carry__2_n_4 ,\ARG_inferred__1/i__carry__2_n_5 ,\ARG_inferred__1/i__carry__2_n_6 ,\ARG_inferred__1/i__carry__2_n_7 }),
        .S({i__carry__2_i_1__2_n_0,i__carry__2_i_2__2_n_0,i__carry__2_i_3__2_n_0,i__carry__2_i_4__2_n_0}));
  CARRY4 \ARG_inferred__1/i__carry__3 
       (.CI(\ARG_inferred__1/i__carry__2_n_0 ),
        .CO({\ARG_inferred__1/i__carry__3_n_0 ,\ARG_inferred__1/i__carry__3_n_1 ,\ARG_inferred__1/i__carry__3_n_2 ,\ARG_inferred__1/i__carry__3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\ARG_inferred__1/i__carry__3_n_4 ,\ARG_inferred__1/i__carry__3_n_5 ,\ARG_inferred__1/i__carry__3_n_6 ,\ARG_inferred__1/i__carry__3_n_7 }),
        .S({i__carry__3_i_1__2_n_0,i__carry__3_i_2__2_n_0,i__carry__3_i_3__2_n_0,i__carry__3_i_4__2_n_0}));
  CARRY4 \ARG_inferred__1/i__carry__4 
       (.CI(\ARG_inferred__1/i__carry__3_n_0 ),
        .CO({\ARG_inferred__1/i__carry__4_n_0 ,\ARG_inferred__1/i__carry__4_n_1 ,\ARG_inferred__1/i__carry__4_n_2 ,\ARG_inferred__1/i__carry__4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\ARG_inferred__1/i__carry__4_n_4 ,\ARG_inferred__1/i__carry__4_n_5 ,\ARG_inferred__1/i__carry__4_n_6 ,\ARG_inferred__1/i__carry__4_n_7 }),
        .S({i__carry__4_i_1__2_n_0,i__carry__4_i_2__2_n_0,i__carry__4_i_3__2_n_0,i__carry__4_i_4__2_n_0}));
  CARRY4 \ARG_inferred__1/i__carry__5 
       (.CI(\ARG_inferred__1/i__carry__4_n_0 ),
        .CO({\ARG_inferred__1/i__carry__5_n_0 ,\ARG_inferred__1/i__carry__5_n_1 ,\ARG_inferred__1/i__carry__5_n_2 ,\ARG_inferred__1/i__carry__5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\ARG_inferred__1/i__carry__5_n_4 ,\ARG_inferred__1/i__carry__5_n_5 ,\ARG_inferred__1/i__carry__5_n_6 ,\ARG_inferred__1/i__carry__5_n_7 }),
        .S({i__carry__5_i_1__2_n_0,i__carry__5_i_2__2_n_0,i__carry__5_i_3__2_n_0,i__carry__5_i_4__2_n_0}));
  CARRY4 \ARG_inferred__1/i__carry__6 
       (.CI(\ARG_inferred__1/i__carry__5_n_0 ),
        .CO({\NLW_ARG_inferred__1/i__carry__6_CO_UNCONNECTED [3],\ARG_inferred__1/i__carry__6_n_1 ,\ARG_inferred__1/i__carry__6_n_2 ,\ARG_inferred__1/i__carry__6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\ARG_inferred__1/i__carry__6_n_4 ,\ARG_inferred__1/i__carry__6_n_5 ,\ARG_inferred__1/i__carry__6_n_6 ,\ARG_inferred__1/i__carry__6_n_7 }),
        .S({i__carry__6_i_1__2_n_0,i__carry__6_i_2__2_n_0,i__carry__6_i_3__2_n_0,i__carry__6_i_4__2_n_0}));
  CARRY4 \ARG_inferred__2/i__carry 
       (.CI(1'b0),
        .CO({\ARG_inferred__2/i__carry_n_0 ,\ARG_inferred__2/i__carry_n_1 ,\ARG_inferred__2/i__carry_n_2 ,\ARG_inferred__2/i__carry_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O(\NLW_ARG_inferred__2/i__carry_O_UNCONNECTED [3:0]),
        .S({i__carry_i_1__0_n_0,i__carry_i_2__0_n_0,i__carry_i_3__0_n_0,ARG__2_n_105}));
  CARRY4 \ARG_inferred__2/i__carry__0 
       (.CI(\ARG_inferred__2/i__carry_n_0 ),
        .CO({\ARG_inferred__2/i__carry__0_n_0 ,\ARG_inferred__2/i__carry__0_n_1 ,\ARG_inferred__2/i__carry__0_n_2 ,\ARG_inferred__2/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\ARG_inferred__2/i__carry__0_n_4 ,\NLW_ARG_inferred__2/i__carry__0_O_UNCONNECTED [2:0]}),
        .S({i__carry__0_i_1__0_n_0,i__carry__0_i_2__0_n_0,i__carry__0_i_3__0_n_0,i__carry__0_i_4__0_n_0}));
  CARRY4 \ARG_inferred__2/i__carry__1 
       (.CI(\ARG_inferred__2/i__carry__0_n_0 ),
        .CO({\ARG_inferred__2/i__carry__1_n_0 ,\ARG_inferred__2/i__carry__1_n_1 ,\ARG_inferred__2/i__carry__1_n_2 ,\ARG_inferred__2/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\ARG_inferred__2/i__carry__1_n_4 ,\ARG_inferred__2/i__carry__1_n_5 ,\ARG_inferred__2/i__carry__1_n_6 ,\ARG_inferred__2/i__carry__1_n_7 }),
        .S({i__carry__1_i_1_n_0,i__carry__1_i_2_n_0,i__carry__1_i_3_n_0,i__carry__1_i_4_n_0}));
  CARRY4 \ARG_inferred__2/i__carry__2 
       (.CI(\ARG_inferred__2/i__carry__1_n_0 ),
        .CO({\ARG_inferred__2/i__carry__2_n_0 ,\ARG_inferred__2/i__carry__2_n_1 ,\ARG_inferred__2/i__carry__2_n_2 ,\ARG_inferred__2/i__carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\ARG_inferred__2/i__carry__2_n_4 ,\ARG_inferred__2/i__carry__2_n_5 ,\ARG_inferred__2/i__carry__2_n_6 ,\ARG_inferred__2/i__carry__2_n_7 }),
        .S({i__carry__2_i_1_n_0,i__carry__2_i_2_n_0,i__carry__2_i_3_n_0,i__carry__2_i_4_n_0}));
  CARRY4 \ARG_inferred__2/i__carry__3 
       (.CI(\ARG_inferred__2/i__carry__2_n_0 ),
        .CO({\ARG_inferred__2/i__carry__3_n_0 ,\ARG_inferred__2/i__carry__3_n_1 ,\ARG_inferred__2/i__carry__3_n_2 ,\ARG_inferred__2/i__carry__3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\ARG_inferred__2/i__carry__3_n_4 ,\ARG_inferred__2/i__carry__3_n_5 ,\ARG_inferred__2/i__carry__3_n_6 ,\ARG_inferred__2/i__carry__3_n_7 }),
        .S({i__carry__3_i_1_n_0,i__carry__3_i_2_n_0,i__carry__3_i_3_n_0,i__carry__3_i_4_n_0}));
  CARRY4 \ARG_inferred__2/i__carry__4 
       (.CI(\ARG_inferred__2/i__carry__3_n_0 ),
        .CO({\ARG_inferred__2/i__carry__4_n_0 ,\ARG_inferred__2/i__carry__4_n_1 ,\ARG_inferred__2/i__carry__4_n_2 ,\ARG_inferred__2/i__carry__4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\ARG_inferred__2/i__carry__4_n_4 ,\ARG_inferred__2/i__carry__4_n_5 ,\ARG_inferred__2/i__carry__4_n_6 ,\ARG_inferred__2/i__carry__4_n_7 }),
        .S({i__carry__4_i_1_n_0,i__carry__4_i_2_n_0,i__carry__4_i_3_n_0,i__carry__4_i_4_n_0}));
  CARRY4 \ARG_inferred__2/i__carry__5 
       (.CI(\ARG_inferred__2/i__carry__4_n_0 ),
        .CO({\ARG_inferred__2/i__carry__5_n_0 ,\ARG_inferred__2/i__carry__5_n_1 ,\ARG_inferred__2/i__carry__5_n_2 ,\ARG_inferred__2/i__carry__5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\ARG_inferred__2/i__carry__5_n_4 ,\ARG_inferred__2/i__carry__5_n_5 ,\ARG_inferred__2/i__carry__5_n_6 ,\ARG_inferred__2/i__carry__5_n_7 }),
        .S({i__carry__5_i_1_n_0,i__carry__5_i_2_n_0,i__carry__5_i_3_n_0,i__carry__5_i_4_n_0}));
  CARRY4 \ARG_inferred__2/i__carry__6 
       (.CI(\ARG_inferred__2/i__carry__5_n_0 ),
        .CO({\NLW_ARG_inferred__2/i__carry__6_CO_UNCONNECTED [3],\ARG_inferred__2/i__carry__6_n_1 ,\ARG_inferred__2/i__carry__6_n_2 ,\ARG_inferred__2/i__carry__6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\ARG_inferred__2/i__carry__6_n_4 ,\ARG_inferred__2/i__carry__6_n_5 ,\ARG_inferred__2/i__carry__6_n_6 ,\ARG_inferred__2/i__carry__6_n_7 }),
        .S({i__carry__6_i_1_n_0,i__carry__6_i_2_n_0,i__carry__6_i_3_n_0,i__carry__6_i_4_n_0}));
  CARRY4 \ARG_inferred__3/i__carry 
       (.CI(1'b0),
        .CO({\ARG_inferred__3/i__carry_n_0 ,\ARG_inferred__3/i__carry_n_1 ,\ARG_inferred__3/i__carry_n_2 ,\ARG_inferred__3/i__carry_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O(\NLW_ARG_inferred__3/i__carry_O_UNCONNECTED [3:0]),
        .S({i__carry_i_1__1_n_0,i__carry_i_2__1_n_0,i__carry_i_3__1_n_0,ARG__3_n_105}));
  CARRY4 \ARG_inferred__3/i__carry__0 
       (.CI(\ARG_inferred__3/i__carry_n_0 ),
        .CO({\ARG_inferred__3/i__carry__0_n_0 ,\ARG_inferred__3/i__carry__0_n_1 ,\ARG_inferred__3/i__carry__0_n_2 ,\ARG_inferred__3/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\ARG_inferred__3/i__carry__0_n_4 ,\NLW_ARG_inferred__3/i__carry__0_O_UNCONNECTED [2:0]}),
        .S({i__carry__0_i_1__1_n_0,i__carry__0_i_2__1_n_0,i__carry__0_i_3__1_n_0,i__carry__0_i_4__1_n_0}));
  CARRY4 \ARG_inferred__3/i__carry__1 
       (.CI(\ARG_inferred__3/i__carry__0_n_0 ),
        .CO({\ARG_inferred__3/i__carry__1_n_0 ,\ARG_inferred__3/i__carry__1_n_1 ,\ARG_inferred__3/i__carry__1_n_2 ,\ARG_inferred__3/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\ARG_inferred__3/i__carry__1_n_4 ,\ARG_inferred__3/i__carry__1_n_5 ,\ARG_inferred__3/i__carry__1_n_6 ,\ARG_inferred__3/i__carry__1_n_7 }),
        .S({i__carry__1_i_1__0_n_0,i__carry__1_i_2__0_n_0,i__carry__1_i_3__0_n_0,i__carry__1_i_4__0_n_0}));
  CARRY4 \ARG_inferred__3/i__carry__2 
       (.CI(\ARG_inferred__3/i__carry__1_n_0 ),
        .CO({\ARG_inferred__3/i__carry__2_n_0 ,\ARG_inferred__3/i__carry__2_n_1 ,\ARG_inferred__3/i__carry__2_n_2 ,\ARG_inferred__3/i__carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\ARG_inferred__3/i__carry__2_n_4 ,\ARG_inferred__3/i__carry__2_n_5 ,\ARG_inferred__3/i__carry__2_n_6 ,\ARG_inferred__3/i__carry__2_n_7 }),
        .S({i__carry__2_i_1__0_n_0,i__carry__2_i_2__0_n_0,i__carry__2_i_3__0_n_0,i__carry__2_i_4__0_n_0}));
  CARRY4 \ARG_inferred__3/i__carry__3 
       (.CI(\ARG_inferred__3/i__carry__2_n_0 ),
        .CO({\ARG_inferred__3/i__carry__3_n_0 ,\ARG_inferred__3/i__carry__3_n_1 ,\ARG_inferred__3/i__carry__3_n_2 ,\ARG_inferred__3/i__carry__3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\ARG_inferred__3/i__carry__3_n_4 ,\ARG_inferred__3/i__carry__3_n_5 ,\ARG_inferred__3/i__carry__3_n_6 ,\ARG_inferred__3/i__carry__3_n_7 }),
        .S({i__carry__3_i_1__0_n_0,i__carry__3_i_2__0_n_0,i__carry__3_i_3__0_n_0,i__carry__3_i_4__0_n_0}));
  CARRY4 \ARG_inferred__3/i__carry__4 
       (.CI(\ARG_inferred__3/i__carry__3_n_0 ),
        .CO({\ARG_inferred__3/i__carry__4_n_0 ,\ARG_inferred__3/i__carry__4_n_1 ,\ARG_inferred__3/i__carry__4_n_2 ,\ARG_inferred__3/i__carry__4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\ARG_inferred__3/i__carry__4_n_4 ,\ARG_inferred__3/i__carry__4_n_5 ,\ARG_inferred__3/i__carry__4_n_6 ,\ARG_inferred__3/i__carry__4_n_7 }),
        .S({i__carry__4_i_1__0_n_0,i__carry__4_i_2__0_n_0,i__carry__4_i_3__0_n_0,i__carry__4_i_4__0_n_0}));
  CARRY4 \ARG_inferred__3/i__carry__5 
       (.CI(\ARG_inferred__3/i__carry__4_n_0 ),
        .CO({\ARG_inferred__3/i__carry__5_n_0 ,\ARG_inferred__3/i__carry__5_n_1 ,\ARG_inferred__3/i__carry__5_n_2 ,\ARG_inferred__3/i__carry__5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\ARG_inferred__3/i__carry__5_n_4 ,\ARG_inferred__3/i__carry__5_n_5 ,\ARG_inferred__3/i__carry__5_n_6 ,\ARG_inferred__3/i__carry__5_n_7 }),
        .S({i__carry__5_i_1__0_n_0,i__carry__5_i_2__0_n_0,i__carry__5_i_3__0_n_0,i__carry__5_i_4__0_n_0}));
  CARRY4 \ARG_inferred__3/i__carry__6 
       (.CI(\ARG_inferred__3/i__carry__5_n_0 ),
        .CO({\NLW_ARG_inferred__3/i__carry__6_CO_UNCONNECTED [3],\ARG_inferred__3/i__carry__6_n_1 ,\ARG_inferred__3/i__carry__6_n_2 ,\ARG_inferred__3/i__carry__6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\ARG_inferred__3/i__carry__6_n_4 ,\ARG_inferred__3/i__carry__6_n_5 ,\ARG_inferred__3/i__carry__6_n_6 ,\ARG_inferred__3/i__carry__6_n_7 }),
        .S({i__carry__6_i_1__0_n_0,i__carry__6_i_2__0_n_0,i__carry__6_i_3__0_n_0,i__carry__6_i_4__0_n_0}));
  CARRY4 \ARG_inferred__4/i__carry 
       (.CI(1'b0),
        .CO({\ARG_inferred__4/i__carry_n_0 ,\ARG_inferred__4/i__carry_n_1 ,\ARG_inferred__4/i__carry_n_2 ,\ARG_inferred__4/i__carry_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O(\NLW_ARG_inferred__4/i__carry_O_UNCONNECTED [3:0]),
        .S({i__carry_i_1__3_n_0,i__carry_i_2__3_n_0,i__carry_i_3__3_n_0,ARG__4_n_105}));
  CARRY4 \ARG_inferred__4/i__carry__0 
       (.CI(\ARG_inferred__4/i__carry_n_0 ),
        .CO({\ARG_inferred__4/i__carry__0_n_0 ,\ARG_inferred__4/i__carry__0_n_1 ,\ARG_inferred__4/i__carry__0_n_2 ,\ARG_inferred__4/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\ARG_inferred__4/i__carry__0_n_4 ,\NLW_ARG_inferred__4/i__carry__0_O_UNCONNECTED [2:0]}),
        .S({i__carry__0_i_1__3_n_0,i__carry__0_i_2__3_n_0,i__carry__0_i_3__3_n_0,i__carry__0_i_4__3_n_0}));
  CARRY4 \ARG_inferred__4/i__carry__1 
       (.CI(\ARG_inferred__4/i__carry__0_n_0 ),
        .CO({\ARG_inferred__4/i__carry__1_n_0 ,\ARG_inferred__4/i__carry__1_n_1 ,\ARG_inferred__4/i__carry__1_n_2 ,\ARG_inferred__4/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\ARG_inferred__4/i__carry__1_n_4 ,\ARG_inferred__4/i__carry__1_n_5 ,\ARG_inferred__4/i__carry__1_n_6 ,\ARG_inferred__4/i__carry__1_n_7 }),
        .S({i__carry__1_i_1__3_n_0,i__carry__1_i_2__3_n_0,i__carry__1_i_3__3_n_0,i__carry__1_i_4__3_n_0}));
  CARRY4 \ARG_inferred__4/i__carry__2 
       (.CI(\ARG_inferred__4/i__carry__1_n_0 ),
        .CO({\ARG_inferred__4/i__carry__2_n_0 ,\ARG_inferred__4/i__carry__2_n_1 ,\ARG_inferred__4/i__carry__2_n_2 ,\ARG_inferred__4/i__carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\ARG_inferred__4/i__carry__2_n_4 ,\ARG_inferred__4/i__carry__2_n_5 ,\ARG_inferred__4/i__carry__2_n_6 ,\ARG_inferred__4/i__carry__2_n_7 }),
        .S({i__carry__2_i_1__3_n_0,i__carry__2_i_2__3_n_0,i__carry__2_i_3__3_n_0,i__carry__2_i_4__3_n_0}));
  CARRY4 \ARG_inferred__4/i__carry__3 
       (.CI(\ARG_inferred__4/i__carry__2_n_0 ),
        .CO({\ARG_inferred__4/i__carry__3_n_0 ,\ARG_inferred__4/i__carry__3_n_1 ,\ARG_inferred__4/i__carry__3_n_2 ,\ARG_inferred__4/i__carry__3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\ARG_inferred__4/i__carry__3_n_4 ,\ARG_inferred__4/i__carry__3_n_5 ,\ARG_inferred__4/i__carry__3_n_6 ,\ARG_inferred__4/i__carry__3_n_7 }),
        .S({i__carry__3_i_1__3_n_0,i__carry__3_i_2__3_n_0,i__carry__3_i_3__3_n_0,i__carry__3_i_4__3_n_0}));
  CARRY4 \ARG_inferred__4/i__carry__4 
       (.CI(\ARG_inferred__4/i__carry__3_n_0 ),
        .CO({\ARG_inferred__4/i__carry__4_n_0 ,\ARG_inferred__4/i__carry__4_n_1 ,\ARG_inferred__4/i__carry__4_n_2 ,\ARG_inferred__4/i__carry__4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\ARG_inferred__4/i__carry__4_n_4 ,\ARG_inferred__4/i__carry__4_n_5 ,\ARG_inferred__4/i__carry__4_n_6 ,\ARG_inferred__4/i__carry__4_n_7 }),
        .S({i__carry__4_i_1__3_n_0,i__carry__4_i_2__3_n_0,i__carry__4_i_3__3_n_0,i__carry__4_i_4__3_n_0}));
  CARRY4 \ARG_inferred__4/i__carry__5 
       (.CI(\ARG_inferred__4/i__carry__4_n_0 ),
        .CO({\ARG_inferred__4/i__carry__5_n_0 ,\ARG_inferred__4/i__carry__5_n_1 ,\ARG_inferred__4/i__carry__5_n_2 ,\ARG_inferred__4/i__carry__5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\ARG_inferred__4/i__carry__5_n_4 ,\ARG_inferred__4/i__carry__5_n_5 ,\ARG_inferred__4/i__carry__5_n_6 ,\ARG_inferred__4/i__carry__5_n_7 }),
        .S({i__carry__5_i_1__3_n_0,i__carry__5_i_2__3_n_0,i__carry__5_i_3__3_n_0,i__carry__5_i_4__3_n_0}));
  CARRY4 \ARG_inferred__4/i__carry__6 
       (.CI(\ARG_inferred__4/i__carry__5_n_0 ),
        .CO({\NLW_ARG_inferred__4/i__carry__6_CO_UNCONNECTED [3],\ARG_inferred__4/i__carry__6_n_1 ,\ARG_inferred__4/i__carry__6_n_2 ,\ARG_inferred__4/i__carry__6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\ARG_inferred__4/i__carry__6_n_4 ,\ARG_inferred__4/i__carry__6_n_5 ,\ARG_inferred__4/i__carry__6_n_6 ,\ARG_inferred__4/i__carry__6_n_7 }),
        .S({i__carry__6_i_1__3_n_0,i__carry__6_i_2__3_n_0,i__carry__6_i_3__3_n_0,i__carry__6_i_4__3_n_0}));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \NUM_OF_NEURONS_BEFORE_VAR[0]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\NUM_OF_NEURONS_BEFORE_VAR[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \NUM_OF_NEURONS_BEFORE_VAR[1]_i_1 
       (.I0(Q[2]),
        .I1(Q[1]),
        .O(\NUM_OF_NEURONS_BEFORE_VAR[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \NUM_OF_NEURONS_BEFORE_VAR_reg[0] 
       (.C(s00_axi_aclk),
        .CE(ARG__2_0),
        .D(\NUM_OF_NEURONS_BEFORE_VAR[0]_i_1_n_0 ),
        .Q(NUM_OF_NEURONS_BEFORE_VAR_reg[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \NUM_OF_NEURONS_BEFORE_VAR_reg[1] 
       (.C(s00_axi_aclk),
        .CE(ARG__2_0),
        .D(\NUM_OF_NEURONS_BEFORE_VAR[1]_i_1_n_0 ),
        .Q(NUM_OF_NEURONS_BEFORE_VAR_reg[1]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \NUM_OF_NEURONS_VAR[0]_i_1__0 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .O(\NUM_OF_NEURONS_VAR[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'h81)) 
    \NUM_OF_NEURONS_VAR[1]_i_1__0 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .O(\NUM_OF_NEURONS_VAR[1]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \NUM_OF_NEURONS_VAR_reg[0] 
       (.C(s00_axi_aclk),
        .CE(ARG__2_0),
        .D(\NUM_OF_NEURONS_VAR[0]_i_1__0_n_0 ),
        .Q(NUM_OF_NEURONS_VAR_reg[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \NUM_OF_NEURONS_VAR_reg[1] 
       (.C(s00_axi_aclk),
        .CE(ARG__2_0),
        .D(\NUM_OF_NEURONS_VAR[1]_i_1__0_n_0 ),
        .Q(NUM_OF_NEURONS_VAR_reg[1]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_1
       (.I0(ARG__0_n_98),
        .O(i__carry__0_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_1__0
       (.I0(ARG__2_n_98),
        .O(i__carry__0_i_1__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_1__1
       (.I0(ARG__3_n_98),
        .O(i__carry__0_i_1__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_1__2
       (.I0(ARG__1_n_98),
        .O(i__carry__0_i_1__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_1__3
       (.I0(ARG__4_n_98),
        .O(i__carry__0_i_1__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_2
       (.I0(ARG__0_n_99),
        .O(i__carry__0_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_2__0
       (.I0(ARG__2_n_99),
        .O(i__carry__0_i_2__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_2__1
       (.I0(ARG__3_n_99),
        .O(i__carry__0_i_2__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_2__2
       (.I0(ARG__1_n_99),
        .O(i__carry__0_i_2__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_2__3
       (.I0(ARG__4_n_99),
        .O(i__carry__0_i_2__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_3
       (.I0(ARG__0_n_100),
        .O(i__carry__0_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_3__0
       (.I0(ARG__2_n_100),
        .O(i__carry__0_i_3__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_3__1
       (.I0(ARG__3_n_100),
        .O(i__carry__0_i_3__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_3__2
       (.I0(ARG__1_n_100),
        .O(i__carry__0_i_3__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_3__3
       (.I0(ARG__4_n_100),
        .O(i__carry__0_i_3__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_4
       (.I0(ARG__0_n_101),
        .O(i__carry__0_i_4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_4__0
       (.I0(ARG__2_n_101),
        .O(i__carry__0_i_4__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_4__1
       (.I0(ARG__3_n_101),
        .O(i__carry__0_i_4__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_4__2
       (.I0(ARG__1_n_101),
        .O(i__carry__0_i_4__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_4__3
       (.I0(ARG__4_n_101),
        .O(i__carry__0_i_4__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_1
       (.I0(ARG__2_n_94),
        .O(i__carry__1_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_1__0
       (.I0(ARG__3_n_94),
        .O(i__carry__1_i_1__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_1__1
       (.I0(ARG__0_n_94),
        .O(i__carry__1_i_1__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_1__2
       (.I0(ARG__1_n_94),
        .O(i__carry__1_i_1__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_1__3
       (.I0(ARG__4_n_94),
        .O(i__carry__1_i_1__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_2
       (.I0(ARG__2_n_95),
        .O(i__carry__1_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_2__0
       (.I0(ARG__3_n_95),
        .O(i__carry__1_i_2__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_2__1
       (.I0(ARG__0_n_95),
        .O(i__carry__1_i_2__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_2__2
       (.I0(ARG__1_n_95),
        .O(i__carry__1_i_2__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_2__3
       (.I0(ARG__4_n_95),
        .O(i__carry__1_i_2__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_3
       (.I0(ARG__2_n_96),
        .O(i__carry__1_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_3__0
       (.I0(ARG__3_n_96),
        .O(i__carry__1_i_3__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_3__1
       (.I0(ARG__0_n_96),
        .O(i__carry__1_i_3__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_3__2
       (.I0(ARG__1_n_96),
        .O(i__carry__1_i_3__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_3__3
       (.I0(ARG__4_n_96),
        .O(i__carry__1_i_3__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_4
       (.I0(ARG__2_n_97),
        .O(i__carry__1_i_4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_4__0
       (.I0(ARG__3_n_97),
        .O(i__carry__1_i_4__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_4__1
       (.I0(ARG__0_n_97),
        .O(i__carry__1_i_4__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_4__2
       (.I0(ARG__1_n_97),
        .O(i__carry__1_i_4__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_4__3
       (.I0(ARG__4_n_97),
        .O(i__carry__1_i_4__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_1
       (.I0(ARG__2_n_90),
        .O(i__carry__2_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_1__0
       (.I0(ARG__3_n_90),
        .O(i__carry__2_i_1__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_1__1
       (.I0(ARG__0_n_90),
        .O(i__carry__2_i_1__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_1__2
       (.I0(ARG__1_n_90),
        .O(i__carry__2_i_1__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_1__3
       (.I0(ARG__4_n_90),
        .O(i__carry__2_i_1__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_2
       (.I0(ARG__2_n_91),
        .O(i__carry__2_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_2__0
       (.I0(ARG__3_n_91),
        .O(i__carry__2_i_2__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_2__1
       (.I0(ARG__0_n_91),
        .O(i__carry__2_i_2__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_2__2
       (.I0(ARG__1_n_91),
        .O(i__carry__2_i_2__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_2__3
       (.I0(ARG__4_n_91),
        .O(i__carry__2_i_2__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_3
       (.I0(ARG__2_n_92),
        .O(i__carry__2_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_3__0
       (.I0(ARG__3_n_92),
        .O(i__carry__2_i_3__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_3__1
       (.I0(ARG__0_n_92),
        .O(i__carry__2_i_3__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_3__2
       (.I0(ARG__1_n_92),
        .O(i__carry__2_i_3__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_3__3
       (.I0(ARG__4_n_92),
        .O(i__carry__2_i_3__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_4
       (.I0(ARG__2_n_93),
        .O(i__carry__2_i_4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_4__0
       (.I0(ARG__3_n_93),
        .O(i__carry__2_i_4__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_4__1
       (.I0(ARG__0_n_93),
        .O(i__carry__2_i_4__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_4__2
       (.I0(ARG__1_n_93),
        .O(i__carry__2_i_4__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_4__3
       (.I0(ARG__4_n_93),
        .O(i__carry__2_i_4__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_1
       (.I0(ARG__2_n_86),
        .O(i__carry__3_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_1__0
       (.I0(ARG__3_n_86),
        .O(i__carry__3_i_1__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_1__1
       (.I0(ARG__0_n_86),
        .O(i__carry__3_i_1__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_1__2
       (.I0(ARG__1_n_86),
        .O(i__carry__3_i_1__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_1__3
       (.I0(ARG__4_n_86),
        .O(i__carry__3_i_1__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_2
       (.I0(ARG__2_n_87),
        .O(i__carry__3_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_2__0
       (.I0(ARG__3_n_87),
        .O(i__carry__3_i_2__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_2__1
       (.I0(ARG__0_n_87),
        .O(i__carry__3_i_2__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_2__2
       (.I0(ARG__1_n_87),
        .O(i__carry__3_i_2__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_2__3
       (.I0(ARG__4_n_87),
        .O(i__carry__3_i_2__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_3
       (.I0(ARG__2_n_88),
        .O(i__carry__3_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_3__0
       (.I0(ARG__3_n_88),
        .O(i__carry__3_i_3__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_3__1
       (.I0(ARG__0_n_88),
        .O(i__carry__3_i_3__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_3__2
       (.I0(ARG__1_n_88),
        .O(i__carry__3_i_3__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_3__3
       (.I0(ARG__4_n_88),
        .O(i__carry__3_i_3__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_4
       (.I0(ARG__2_n_89),
        .O(i__carry__3_i_4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_4__0
       (.I0(ARG__3_n_89),
        .O(i__carry__3_i_4__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_4__1
       (.I0(ARG__0_n_89),
        .O(i__carry__3_i_4__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_4__2
       (.I0(ARG__1_n_89),
        .O(i__carry__3_i_4__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_4__3
       (.I0(ARG__4_n_89),
        .O(i__carry__3_i_4__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_1
       (.I0(ARG__2_n_82),
        .O(i__carry__4_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_1__0
       (.I0(ARG__3_n_82),
        .O(i__carry__4_i_1__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_1__1
       (.I0(ARG__0_n_82),
        .O(i__carry__4_i_1__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_1__2
       (.I0(ARG__1_n_82),
        .O(i__carry__4_i_1__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_1__3
       (.I0(ARG__4_n_82),
        .O(i__carry__4_i_1__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_2
       (.I0(ARG__2_n_83),
        .O(i__carry__4_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_2__0
       (.I0(ARG__3_n_83),
        .O(i__carry__4_i_2__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_2__1
       (.I0(ARG__0_n_83),
        .O(i__carry__4_i_2__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_2__2
       (.I0(ARG__1_n_83),
        .O(i__carry__4_i_2__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_2__3
       (.I0(ARG__4_n_83),
        .O(i__carry__4_i_2__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_3
       (.I0(ARG__2_n_84),
        .O(i__carry__4_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_3__0
       (.I0(ARG__3_n_84),
        .O(i__carry__4_i_3__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_3__1
       (.I0(ARG__0_n_84),
        .O(i__carry__4_i_3__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_3__2
       (.I0(ARG__1_n_84),
        .O(i__carry__4_i_3__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_3__3
       (.I0(ARG__4_n_84),
        .O(i__carry__4_i_3__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_4
       (.I0(ARG__2_n_85),
        .O(i__carry__4_i_4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_4__0
       (.I0(ARG__3_n_85),
        .O(i__carry__4_i_4__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_4__1
       (.I0(ARG__0_n_85),
        .O(i__carry__4_i_4__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_4__2
       (.I0(ARG__1_n_85),
        .O(i__carry__4_i_4__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_4__3
       (.I0(ARG__4_n_85),
        .O(i__carry__4_i_4__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_1
       (.I0(ARG__2_n_78),
        .O(i__carry__5_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_1__0
       (.I0(ARG__3_n_78),
        .O(i__carry__5_i_1__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_1__1
       (.I0(ARG__0_n_78),
        .O(i__carry__5_i_1__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_1__2
       (.I0(ARG__1_n_78),
        .O(i__carry__5_i_1__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_1__3
       (.I0(ARG__4_n_78),
        .O(i__carry__5_i_1__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_2
       (.I0(ARG__2_n_79),
        .O(i__carry__5_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_2__0
       (.I0(ARG__3_n_79),
        .O(i__carry__5_i_2__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_2__1
       (.I0(ARG__0_n_79),
        .O(i__carry__5_i_2__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_2__2
       (.I0(ARG__1_n_79),
        .O(i__carry__5_i_2__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_2__3
       (.I0(ARG__4_n_79),
        .O(i__carry__5_i_2__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_3
       (.I0(ARG__2_n_80),
        .O(i__carry__5_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_3__0
       (.I0(ARG__3_n_80),
        .O(i__carry__5_i_3__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_3__1
       (.I0(ARG__0_n_80),
        .O(i__carry__5_i_3__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_3__2
       (.I0(ARG__1_n_80),
        .O(i__carry__5_i_3__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_3__3
       (.I0(ARG__4_n_80),
        .O(i__carry__5_i_3__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_4
       (.I0(ARG__2_n_81),
        .O(i__carry__5_i_4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_4__0
       (.I0(ARG__3_n_81),
        .O(i__carry__5_i_4__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_4__1
       (.I0(ARG__0_n_81),
        .O(i__carry__5_i_4__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_4__2
       (.I0(ARG__1_n_81),
        .O(i__carry__5_i_4__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_4__3
       (.I0(ARG__4_n_81),
        .O(i__carry__5_i_4__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__6_i_1
       (.I0(ARG__2_n_74),
        .O(i__carry__6_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__6_i_1__0
       (.I0(ARG__3_n_74),
        .O(i__carry__6_i_1__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__6_i_1__1
       (.I0(ARG__0_n_74),
        .O(i__carry__6_i_1__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__6_i_1__2
       (.I0(ARG__1_n_74),
        .O(i__carry__6_i_1__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__6_i_1__3
       (.I0(ARG__4_n_74),
        .O(i__carry__6_i_1__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__6_i_2
       (.I0(ARG__2_n_75),
        .O(i__carry__6_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__6_i_2__0
       (.I0(ARG__3_n_75),
        .O(i__carry__6_i_2__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__6_i_2__1
       (.I0(ARG__0_n_75),
        .O(i__carry__6_i_2__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__6_i_2__2
       (.I0(ARG__1_n_75),
        .O(i__carry__6_i_2__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__6_i_2__3
       (.I0(ARG__4_n_75),
        .O(i__carry__6_i_2__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__6_i_3
       (.I0(ARG__2_n_76),
        .O(i__carry__6_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__6_i_3__0
       (.I0(ARG__3_n_76),
        .O(i__carry__6_i_3__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__6_i_3__1
       (.I0(ARG__0_n_76),
        .O(i__carry__6_i_3__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__6_i_3__2
       (.I0(ARG__1_n_76),
        .O(i__carry__6_i_3__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__6_i_3__3
       (.I0(ARG__4_n_76),
        .O(i__carry__6_i_3__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__6_i_4
       (.I0(ARG__2_n_77),
        .O(i__carry__6_i_4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__6_i_4__0
       (.I0(ARG__3_n_77),
        .O(i__carry__6_i_4__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__6_i_4__1
       (.I0(ARG__0_n_77),
        .O(i__carry__6_i_4__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__6_i_4__2
       (.I0(ARG__1_n_77),
        .O(i__carry__6_i_4__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__6_i_4__3
       (.I0(ARG__4_n_77),
        .O(i__carry__6_i_4__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_1
       (.I0(ARG__0_n_102),
        .O(i__carry_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_1__0
       (.I0(ARG__2_n_102),
        .O(i__carry_i_1__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_1__1
       (.I0(ARG__3_n_102),
        .O(i__carry_i_1__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_1__2
       (.I0(ARG__1_n_102),
        .O(i__carry_i_1__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_1__3
       (.I0(ARG__4_n_102),
        .O(i__carry_i_1__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_2
       (.I0(ARG__0_n_103),
        .O(i__carry_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_2__0
       (.I0(ARG__2_n_103),
        .O(i__carry_i_2__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_2__1
       (.I0(ARG__3_n_103),
        .O(i__carry_i_2__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_2__2
       (.I0(ARG__1_n_103),
        .O(i__carry_i_2__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_2__3
       (.I0(ARG__4_n_103),
        .O(i__carry_i_2__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_3
       (.I0(ARG__0_n_104),
        .O(i__carry_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_3__0
       (.I0(ARG__2_n_104),
        .O(i__carry_i_3__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_3__1
       (.I0(ARG__3_n_104),
        .O(i__carry_i_3__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_3__2
       (.I0(ARG__1_n_104),
        .O(i__carry_i_3__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_3__3
       (.I0(ARG__4_n_104),
        .O(i__carry_i_3__3_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    \is_valid[0]_inv_i_1 
       (.I0(NUM_OF_NEURONS_VAR_reg[0]),
        .I1(NUM_OF_NEURONS_VAR_reg[1]),
        .O(is_valid0));
  FDRE #(
    .INIT(1'b1)) 
    \is_valid_reg[0]_inv 
       (.C(s00_axi_aclk),
        .CE(ARG__2_0),
        .D(is_valid0),
        .Q(p_0_in_0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \is_valid_reg[1] 
       (.C(s00_axi_aclk),
        .CE(ARG__2_0),
        .D(NUM_OF_NEURONS_VAR_reg[1]),
        .Q(\is_valid_reg_n_0_[1] ),
        .R(1'b0));
  design_1_lut \luts[0].luts 
       (.D(D[17:9]),
        .Q({\y_temps_reg_n_0_[0][15] ,\y_temps_reg_n_0_[0][14] ,\y_temps_reg_n_0_[0][13] ,\y_temps_reg_n_0_[0][12] ,\y_temps_reg_n_0_[0][11] ,\y_temps_reg_n_0_[0][10] ,\y_temps_reg_n_0_[0][9] ,\y_temps_reg_n_0_[0][8] ,\y_temps_reg_n_0_[0][7] ,\y_temps_reg_n_0_[0][6] ,\y_temps_reg_n_0_[0][5] }),
        .Y(Y[17:9]),
        .\out_vec_rez_reg[8]_0 (p_0_in_0),
        .s00_axi_aclk(s00_axi_aclk),
        .\x_t[2]1 (\x_t[2]1 ),
        .\x_t_reg[0][24] (\x_t_reg[0][24] [17:9]),
        .\x_t_reg[0][24]_0 (\x_t_reg[0][8] ));
  design_1_lut_5 \luts[1].luts 
       (.D(D[8:0]),
        .Q({\y_temps_reg_n_0_[1][15] ,\y_temps_reg_n_0_[1][14] ,\y_temps_reg_n_0_[1][13] ,\y_temps_reg_n_0_[1][12] ,\y_temps_reg_n_0_[1][11] ,\y_temps_reg_n_0_[1][10] ,\y_temps_reg_n_0_[1][9] ,\y_temps_reg_n_0_[1][8] ,\y_temps_reg_n_0_[1][7] ,\y_temps_reg_n_0_[1][6] ,\y_temps_reg_n_0_[1][5] }),
        .Y(Y[8:0]),
        .\out_vec_rez_reg[0]_0 (\is_valid_reg_n_0_[1] ),
        .s00_axi_aclk(s00_axi_aclk),
        .\x_t[2]1 (\x_t[2]1 ),
        .\x_t_reg[0][8] (\x_t_reg[0][24] [8:0]),
        .\x_t_reg[0][8]_0 (\x_t_reg[0][8] ));
  LUT6 #(
    .INIT(64'hF0F0F0F1F0F0F0F0)) 
    \part_sum[0][0]_i_1 
       (.I0(\part_sum[0][0]_i_2_n_0 ),
        .I1(\part_sum[0][0]_i_3_n_0 ),
        .I2(ARG__4_n_97),
        .I3(ARG__4_n_84),
        .I4(\part_sum[0][0]_i_4_n_0 ),
        .I5(\part_sum[0][0]_i_5_n_0 ),
        .O(\part_sum[0][0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \part_sum[0][0]_i_2 
       (.I0(ARG__4_n_89),
        .I1(ARG__4_n_88),
        .I2(ARG__4_n_86),
        .I3(ARG__4_n_76),
        .O(\part_sum[0][0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \part_sum[0][0]_i_3 
       (.I0(ARG__4_n_74),
        .I1(ARG__4_n_75),
        .O(\part_sum[0][0]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hFFEF)) 
    \part_sum[0][0]_i_4 
       (.I0(ARG__4_n_95),
        .I1(ARG__4_n_94),
        .I2(ARG__4_n_98),
        .I3(ARG__4_n_93),
        .O(\part_sum[0][0]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \part_sum[0][0]_i_5 
       (.I0(\part_sum[0][0]_i_6_n_0 ),
        .I1(ARG__4_n_82),
        .I2(ARG__4_n_83),
        .I3(ARG__4_n_81),
        .I4(\part_sum[0][0]_i_7_n_0 ),
        .O(\part_sum[0][0]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \part_sum[0][0]_i_6 
       (.I0(ARG__4_n_92),
        .I1(ARG__4_n_87),
        .I2(ARG__4_n_80),
        .I3(ARG__4_n_77),
        .O(\part_sum[0][0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \part_sum[0][0]_i_7 
       (.I0(ARG__4_n_79),
        .I1(ARG__4_n_90),
        .I2(ARG__4_n_78),
        .I3(ARG__4_n_91),
        .I4(ARG__4_n_96),
        .I5(ARG__4_n_85),
        .O(\part_sum[0][0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0100000000000000)) 
    \part_sum[0][15]_i_1 
       (.I0(\part_sum[0][1]_i_4_n_0 ),
        .I1(\part_sum[0][1]_i_3_n_0 ),
        .I2(\part_sum[0][1]_i_2_n_0 ),
        .I3(ARG__4_n_85),
        .I4(ARG__4_n_96),
        .I5(ARG__2_0),
        .O(\part_sum[0][15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFD0000)) 
    \part_sum[0][1]_i_1 
       (.I0(ARG__4_n_85),
        .I1(\part_sum[0][1]_i_2_n_0 ),
        .I2(\part_sum[0][1]_i_3_n_0 ),
        .I3(\part_sum[0][1]_i_4_n_0 ),
        .I4(ARG__4_n_96),
        .O(\part_sum[0][1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFB)) 
    \part_sum[0][1]_i_10 
       (.I0(\ARG_inferred__4/i__carry__3_n_5 ),
        .I1(ARG__4_n_92),
        .I2(\ARG_inferred__4/i__carry__1_n_7 ),
        .I3(\ARG_inferred__4/i__carry__0_n_4 ),
        .I4(\part_sum[0][1]_i_13_n_0 ),
        .O(\part_sum[0][1]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT4 #(
    .INIT(16'hEFFF)) 
    \part_sum[0][1]_i_11 
       (.I0(\ARG_inferred__4/i__carry__6_n_4 ),
        .I1(\ARG_inferred__4/i__carry__5_n_7 ),
        .I2(ARG__4_n_74),
        .I3(ARG__4_n_76),
        .O(\part_sum[0][1]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'hFFF7)) 
    \part_sum[0][1]_i_12 
       (.I0(ARG__4_n_86),
        .I1(ARG__4_n_84),
        .I2(\ARG_inferred__4/i__carry__1_n_5 ),
        .I3(\ARG_inferred__4/i__carry__2_n_6 ),
        .O(\part_sum[0][1]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \part_sum[0][1]_i_13 
       (.I0(\ARG_inferred__4/i__carry__3_n_6 ),
        .I1(\ARG_inferred__4/i__carry__4_n_5 ),
        .I2(\ARG_inferred__4/i__carry__2_n_7 ),
        .I3(\ARG_inferred__4/i__carry__2_n_4 ),
        .O(\part_sum[0][1]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFBF)) 
    \part_sum[0][1]_i_2 
       (.I0(\part_sum[0][1]_i_5_n_0 ),
        .I1(ARG__4_n_89),
        .I2(ARG__4_n_87),
        .I3(\ARG_inferred__4/i__carry__2_n_5 ),
        .I4(\ARG_inferred__4/i__carry__3_n_4 ),
        .I5(\part_sum[0][1]_i_6_n_0 ),
        .O(\part_sum[0][1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFBF)) 
    \part_sum[0][1]_i_3 
       (.I0(\part_sum[0][1]_i_7_n_0 ),
        .I1(ARG__4_n_90),
        .I2(ARG__4_n_82),
        .I3(\ARG_inferred__4/i__carry__1_n_6 ),
        .I4(\ARG_inferred__4/i__carry__5_n_4 ),
        .I5(\part_sum[0][1]_i_8_n_0 ),
        .O(\part_sum[0][1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \part_sum[0][1]_i_4 
       (.I0(\part_sum[0][1]_i_9_n_0 ),
        .I1(\ARG_inferred__4/i__carry__4_n_4 ),
        .I2(\ARG_inferred__4/i__carry__6_n_7 ),
        .I3(\ARG_inferred__4/i__carry__1_n_4 ),
        .I4(\ARG_inferred__4/i__carry__3_n_7 ),
        .I5(\part_sum[0][1]_i_10_n_0 ),
        .O(\part_sum[0][1]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \part_sum[0][1]_i_5 
       (.I0(ARG__4_n_97),
        .I1(ARG__4_n_93),
        .I2(ARG__4_n_95),
        .I3(ARG__4_n_83),
        .O(\part_sum[0][1]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hBFFFFFFF)) 
    \part_sum[0][1]_i_6 
       (.I0(\part_sum[0][1]_i_11_n_0 ),
        .I1(ARG__4_n_75),
        .I2(ARG__4_n_81),
        .I3(ARG__4_n_80),
        .I4(ARG__4_n_88),
        .O(\part_sum[0][1]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hFF7F)) 
    \part_sum[0][1]_i_7 
       (.I0(ARG__4_n_91),
        .I1(ARG__4_n_79),
        .I2(ARG__4_n_94),
        .I3(\ARG_inferred__4/i__carry__5_n_5 ),
        .O(\part_sum[0][1]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFB)) 
    \part_sum[0][1]_i_8 
       (.I0(\ARG_inferred__4/i__carry__5_n_6 ),
        .I1(ARG__4_n_74),
        .I2(\ARG_inferred__4/i__carry__4_n_6 ),
        .I3(\ARG_inferred__4/i__carry__4_n_7 ),
        .I4(\part_sum[0][1]_i_12_n_0 ),
        .O(\part_sum[0][1]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hFFDF)) 
    \part_sum[0][1]_i_9 
       (.I0(ARG__4_n_78),
        .I1(\ARG_inferred__4/i__carry__6_n_5 ),
        .I2(ARG__4_n_77),
        .I3(\ARG_inferred__4/i__carry__6_n_6 ),
        .O(\part_sum[0][1]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hDDD0DDD0DDD00000)) 
    \part_sum[1][0]_i_1 
       (.I0(ARG__2_n_96),
        .I1(\part_sum[1][1]_i_2_n_0 ),
        .I2(NUM_OF_NEURONS_BEFORE_VAR_reg[1]),
        .I3(NUM_OF_NEURONS_BEFORE_VAR_reg[0]),
        .I4(\part_sum[1][14]_i_2_n_0 ),
        .I5(ARG__2_n_97),
        .O(\part_sum[1][0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00D000D000D00000)) 
    \part_sum[1][10]_i_1 
       (.I0(ARG__2_n_96),
        .I1(\part_sum[1][1]_i_2_n_0 ),
        .I2(ARG__2_n_87),
        .I3(\part_sum[1][14]_i_2_n_0 ),
        .I4(NUM_OF_NEURONS_BEFORE_VAR_reg[0]),
        .I5(NUM_OF_NEURONS_BEFORE_VAR_reg[1]),
        .O(\part_sum[1][10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00D000D000D00000)) 
    \part_sum[1][11]_i_1 
       (.I0(ARG__2_n_96),
        .I1(\part_sum[1][1]_i_2_n_0 ),
        .I2(ARG__2_n_86),
        .I3(\part_sum[1][14]_i_2_n_0 ),
        .I4(NUM_OF_NEURONS_BEFORE_VAR_reg[0]),
        .I5(NUM_OF_NEURONS_BEFORE_VAR_reg[1]),
        .O(\part_sum[1][11]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hD0D0D000)) 
    \part_sum[1][12]_i_1 
       (.I0(ARG__2_n_96),
        .I1(\part_sum[1][1]_i_2_n_0 ),
        .I2(ARG__2_n_85),
        .I3(NUM_OF_NEURONS_BEFORE_VAR_reg[1]),
        .I4(NUM_OF_NEURONS_BEFORE_VAR_reg[0]),
        .O(\part_sum[1][12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00D000D000D00000)) 
    \part_sum[1][13]_i_1 
       (.I0(ARG__2_n_96),
        .I1(\part_sum[1][1]_i_2_n_0 ),
        .I2(ARG__2_n_84),
        .I3(\part_sum[1][14]_i_2_n_0 ),
        .I4(NUM_OF_NEURONS_BEFORE_VAR_reg[0]),
        .I5(NUM_OF_NEURONS_BEFORE_VAR_reg[1]),
        .O(\part_sum[1][13]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00D000D000D00000)) 
    \part_sum[1][14]_i_1 
       (.I0(ARG__2_n_96),
        .I1(\part_sum[1][1]_i_2_n_0 ),
        .I2(ARG__2_n_83),
        .I3(\part_sum[1][14]_i_2_n_0 ),
        .I4(NUM_OF_NEURONS_BEFORE_VAR_reg[0]),
        .I5(NUM_OF_NEURONS_BEFORE_VAR_reg[1]),
        .O(\part_sum[1][14]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \part_sum[1][14]_i_2 
       (.I0(\part_sum[1][14]_i_3_n_0 ),
        .I1(ARG__2_n_81),
        .I2(ARG__2_n_83),
        .I3(ARG__2_n_82),
        .I4(\part_sum[1][14]_i_4_n_0 ),
        .I5(\part_sum[1][14]_i_5_n_0 ),
        .O(\part_sum[1][14]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \part_sum[1][14]_i_3 
       (.I0(ARG__2_n_78),
        .I1(ARG__2_n_91),
        .I2(ARG__2_n_79),
        .I3(ARG__2_n_90),
        .I4(ARG__2_n_96),
        .I5(ARG__2_n_85),
        .O(\part_sum[1][14]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \part_sum[1][14]_i_4 
       (.I0(ARG__2_n_92),
        .I1(ARG__2_n_87),
        .I2(ARG__2_n_80),
        .I3(ARG__2_n_77),
        .O(\part_sum[1][14]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \part_sum[1][14]_i_5 
       (.I0(ARG__2_n_76),
        .I1(ARG__2_n_86),
        .I2(ARG__2_n_88),
        .I3(ARG__2_n_89),
        .I4(\part_sum[1][14]_i_6_n_0 ),
        .I5(\part_sum[1][14]_i_7_n_0 ),
        .O(\part_sum[1][14]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \part_sum[1][14]_i_6 
       (.I0(ARG__2_n_75),
        .I1(ARG__2_n_74),
        .I2(ARG__2_n_97),
        .I3(ARG__2_n_84),
        .O(\part_sum[1][14]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hFFFD)) 
    \part_sum[1][14]_i_7 
       (.I0(ARG__2_n_98),
        .I1(ARG__2_n_93),
        .I2(ARG__2_n_95),
        .I3(ARG__2_n_94),
        .O(\part_sum[1][14]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT5 #(
    .INIT(32'hD0D0D000)) 
    \part_sum[1][15]_i_1 
       (.I0(ARG__2_n_96),
        .I1(\part_sum[1][1]_i_2_n_0 ),
        .I2(ARG__2_n_74),
        .I3(NUM_OF_NEURONS_BEFORE_VAR_reg[1]),
        .I4(NUM_OF_NEURONS_BEFORE_VAR_reg[0]),
        .O(\part_sum[1][15]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8880)) 
    \part_sum[1][1]_i_1 
       (.I0(\part_sum[1][1]_i_2_n_0 ),
        .I1(ARG__2_n_96),
        .I2(NUM_OF_NEURONS_BEFORE_VAR_reg[0]),
        .I3(NUM_OF_NEURONS_BEFORE_VAR_reg[1]),
        .O(\part_sum[1][1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \part_sum[1][1]_i_10 
       (.I0(ARG__2_n_93),
        .I1(ARG__2_n_85),
        .I2(ARG__2_n_95),
        .I3(ARG__2_n_87),
        .O(\part_sum[1][1]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'hFFEF)) 
    \part_sum[1][1]_i_11 
       (.I0(\ARG_inferred__2/i__carry__3_n_6 ),
        .I1(\ARG_inferred__2/i__carry__5_n_7 ),
        .I2(ARG__2_n_77),
        .I3(\ARG_inferred__2/i__carry__6_n_6 ),
        .O(\part_sum[1][1]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'hFFFD)) 
    \part_sum[1][1]_i_12 
       (.I0(ARG__2_n_74),
        .I1(\ARG_inferred__2/i__carry__2_n_7 ),
        .I2(\ARG_inferred__2/i__carry__1_n_4 ),
        .I3(\ARG_inferred__2/i__carry__6_n_7 ),
        .O(\part_sum[1][1]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \part_sum[1][1]_i_13 
       (.I0(ARG__2_n_74),
        .I1(ARG__2_n_83),
        .I2(ARG__2_n_76),
        .I3(ARG__2_n_75),
        .O(\part_sum[1][1]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'hFFDF)) 
    \part_sum[1][1]_i_14 
       (.I0(ARG__2_n_79),
        .I1(\ARG_inferred__2/i__carry__1_n_5 ),
        .I2(ARG__2_n_86),
        .I3(\ARG_inferred__2/i__carry__6_n_4 ),
        .O(\part_sum[1][1]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \part_sum[1][1]_i_2 
       (.I0(\part_sum[1][1]_i_3_n_0 ),
        .I1(\part_sum[1][1]_i_4_n_0 ),
        .I2(\part_sum[1][1]_i_5_n_0 ),
        .I3(\part_sum[1][1]_i_6_n_0 ),
        .I4(\part_sum[1][1]_i_7_n_0 ),
        .I5(\part_sum[1][1]_i_8_n_0 ),
        .O(\part_sum[1][1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFB)) 
    \part_sum[1][1]_i_3 
       (.I0(\ARG_inferred__2/i__carry__4_n_4 ),
        .I1(ARG__2_n_97),
        .I2(\ARG_inferred__2/i__carry__6_n_5 ),
        .I3(\ARG_inferred__2/i__carry__1_n_7 ),
        .I4(\part_sum[1][1]_i_9_n_0 ),
        .O(\part_sum[1][1]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFBFF)) 
    \part_sum[1][1]_i_4 
       (.I0(\ARG_inferred__2/i__carry__4_n_7 ),
        .I1(ARG__2_n_78),
        .I2(\ARG_inferred__2/i__carry__2_n_5 ),
        .I3(ARG__2_n_82),
        .I4(\part_sum[1][1]_i_10_n_0 ),
        .O(\part_sum[1][1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
    \part_sum[1][1]_i_5 
       (.I0(\ARG_inferred__2/i__carry__1_n_6 ),
        .I1(\ARG_inferred__2/i__carry__4_n_6 ),
        .I2(\ARG_inferred__2/i__carry__5_n_6 ),
        .I3(\ARG_inferred__2/i__carry__3_n_4 ),
        .I4(\ARG_inferred__2/i__carry__0_n_4 ),
        .I5(ARG__2_n_81),
        .O(\part_sum[1][1]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFF7)) 
    \part_sum[1][1]_i_6 
       (.I0(ARG__2_n_88),
        .I1(ARG__2_n_90),
        .I2(\ARG_inferred__2/i__carry__4_n_5 ),
        .I3(\ARG_inferred__2/i__carry__3_n_5 ),
        .I4(\part_sum[1][1]_i_11_n_0 ),
        .O(\part_sum[1][1]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFB)) 
    \part_sum[1][1]_i_7 
       (.I0(\ARG_inferred__2/i__carry__5_n_4 ),
        .I1(ARG__2_n_84),
        .I2(\ARG_inferred__2/i__carry__5_n_5 ),
        .I3(\ARG_inferred__2/i__carry__3_n_7 ),
        .I4(\part_sum[1][1]_i_12_n_0 ),
        .O(\part_sum[1][1]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFF7F)) 
    \part_sum[1][1]_i_8 
       (.I0(ARG__2_n_92),
        .I1(ARG__2_n_89),
        .I2(ARG__2_n_94),
        .I3(\part_sum[1][1]_i_13_n_0 ),
        .I4(\part_sum[1][1]_i_14_n_0 ),
        .O(\part_sum[1][1]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hFFDF)) 
    \part_sum[1][1]_i_9 
       (.I0(ARG__2_n_91),
        .I1(\ARG_inferred__2/i__carry__2_n_4 ),
        .I2(ARG__2_n_80),
        .I3(\ARG_inferred__2/i__carry__2_n_6 ),
        .O(\part_sum[1][1]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h00D000D000D00000)) 
    \part_sum[1][2]_i_1 
       (.I0(ARG__2_n_96),
        .I1(\part_sum[1][1]_i_2_n_0 ),
        .I2(ARG__2_n_95),
        .I3(\part_sum[1][14]_i_2_n_0 ),
        .I4(NUM_OF_NEURONS_BEFORE_VAR_reg[0]),
        .I5(NUM_OF_NEURONS_BEFORE_VAR_reg[1]),
        .O(\part_sum[1][2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00D000D000D00000)) 
    \part_sum[1][3]_i_1 
       (.I0(ARG__2_n_96),
        .I1(\part_sum[1][1]_i_2_n_0 ),
        .I2(ARG__2_n_94),
        .I3(\part_sum[1][14]_i_2_n_0 ),
        .I4(NUM_OF_NEURONS_BEFORE_VAR_reg[0]),
        .I5(NUM_OF_NEURONS_BEFORE_VAR_reg[1]),
        .O(\part_sum[1][3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hD0D0D000)) 
    \part_sum[1][4]_i_1 
       (.I0(ARG__2_n_96),
        .I1(\part_sum[1][1]_i_2_n_0 ),
        .I2(ARG__2_n_93),
        .I3(NUM_OF_NEURONS_BEFORE_VAR_reg[1]),
        .I4(NUM_OF_NEURONS_BEFORE_VAR_reg[0]),
        .O(\part_sum[1][4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hD0D0D000)) 
    \part_sum[1][5]_i_1 
       (.I0(ARG__2_n_96),
        .I1(\part_sum[1][1]_i_2_n_0 ),
        .I2(ARG__2_n_92),
        .I3(NUM_OF_NEURONS_BEFORE_VAR_reg[1]),
        .I4(NUM_OF_NEURONS_BEFORE_VAR_reg[0]),
        .O(\part_sum[1][5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00D000D000D00000)) 
    \part_sum[1][6]_i_1 
       (.I0(ARG__2_n_96),
        .I1(\part_sum[1][1]_i_2_n_0 ),
        .I2(ARG__2_n_91),
        .I3(\part_sum[1][14]_i_2_n_0 ),
        .I4(NUM_OF_NEURONS_BEFORE_VAR_reg[0]),
        .I5(NUM_OF_NEURONS_BEFORE_VAR_reg[1]),
        .O(\part_sum[1][6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00D000D000D00000)) 
    \part_sum[1][7]_i_1 
       (.I0(ARG__2_n_96),
        .I1(\part_sum[1][1]_i_2_n_0 ),
        .I2(ARG__2_n_90),
        .I3(\part_sum[1][14]_i_2_n_0 ),
        .I4(NUM_OF_NEURONS_BEFORE_VAR_reg[0]),
        .I5(NUM_OF_NEURONS_BEFORE_VAR_reg[1]),
        .O(\part_sum[1][7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00D000D000D00000)) 
    \part_sum[1][8]_i_1 
       (.I0(ARG__2_n_96),
        .I1(\part_sum[1][1]_i_2_n_0 ),
        .I2(ARG__2_n_89),
        .I3(\part_sum[1][14]_i_2_n_0 ),
        .I4(NUM_OF_NEURONS_BEFORE_VAR_reg[0]),
        .I5(NUM_OF_NEURONS_BEFORE_VAR_reg[1]),
        .O(\part_sum[1][8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00D000D000D00000)) 
    \part_sum[1][9]_i_1 
       (.I0(ARG__2_n_96),
        .I1(\part_sum[1][1]_i_2_n_0 ),
        .I2(ARG__2_n_88),
        .I3(\part_sum[1][14]_i_2_n_0 ),
        .I4(NUM_OF_NEURONS_BEFORE_VAR_reg[0]),
        .I5(NUM_OF_NEURONS_BEFORE_VAR_reg[1]),
        .O(\part_sum[1][9]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0F0F0F1F0F0F0F0)) 
    \part_sum[2][0]_i_1 
       (.I0(\part_sum[2][0]_i_2_n_0 ),
        .I1(\part_sum[2][0]_i_3_n_0 ),
        .I2(ARG__3_n_97),
        .I3(ARG__3_n_84),
        .I4(\part_sum[2][0]_i_4_n_0 ),
        .I5(\part_sum[2][0]_i_5_n_0 ),
        .O(\part_sum[2][0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \part_sum[2][0]_i_2 
       (.I0(ARG__3_n_89),
        .I1(ARG__3_n_88),
        .I2(ARG__3_n_86),
        .I3(ARG__3_n_76),
        .O(\part_sum[2][0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \part_sum[2][0]_i_3 
       (.I0(ARG__3_n_74),
        .I1(ARG__3_n_75),
        .O(\part_sum[2][0]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hFFEF)) 
    \part_sum[2][0]_i_4 
       (.I0(ARG__3_n_95),
        .I1(ARG__3_n_94),
        .I2(ARG__3_n_98),
        .I3(ARG__3_n_93),
        .O(\part_sum[2][0]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \part_sum[2][0]_i_5 
       (.I0(\part_sum[2][0]_i_6_n_0 ),
        .I1(ARG__3_n_82),
        .I2(ARG__3_n_83),
        .I3(ARG__3_n_81),
        .I4(\part_sum[2][0]_i_7_n_0 ),
        .O(\part_sum[2][0]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \part_sum[2][0]_i_6 
       (.I0(ARG__3_n_92),
        .I1(ARG__3_n_87),
        .I2(ARG__3_n_80),
        .I3(ARG__3_n_77),
        .O(\part_sum[2][0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \part_sum[2][0]_i_7 
       (.I0(ARG__3_n_79),
        .I1(ARG__3_n_90),
        .I2(ARG__3_n_78),
        .I3(ARG__3_n_91),
        .I4(ARG__3_n_96),
        .I5(ARG__3_n_85),
        .O(\part_sum[2][0]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h55D50000)) 
    \part_sum[2][15]_i_1 
       (.I0(NUM_OF_NEURONS_BEFORE_VAR_reg[1]),
        .I1(ARG__3_n_85),
        .I2(ARG__3_n_96),
        .I3(\part_sum[2][15]_i_2_n_0 ),
        .I4(ARG__2_0),
        .O(\part_sum[2][15]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hEFFF)) 
    \part_sum[2][15]_i_10 
       (.I0(\ARG_inferred__3/i__carry__2_n_5 ),
        .I1(\ARG_inferred__3/i__carry__3_n_4 ),
        .I2(ARG__3_n_88),
        .I3(ARG__3_n_80),
        .O(\part_sum[2][15]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'hFF7F)) 
    \part_sum[2][15]_i_11 
       (.I0(ARG__3_n_91),
        .I1(ARG__3_n_79),
        .I2(ARG__3_n_94),
        .I3(\ARG_inferred__3/i__carry__5_n_5 ),
        .O(\part_sum[2][15]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'hFFF7)) 
    \part_sum[2][15]_i_12 
       (.I0(ARG__3_n_86),
        .I1(ARG__3_n_84),
        .I2(\ARG_inferred__3/i__carry__1_n_5 ),
        .I3(\ARG_inferred__3/i__carry__2_n_6 ),
        .O(\part_sum[2][15]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'hFFDF)) 
    \part_sum[2][15]_i_13 
       (.I0(ARG__3_n_78),
        .I1(\ARG_inferred__3/i__carry__6_n_5 ),
        .I2(ARG__3_n_77),
        .I3(\ARG_inferred__3/i__carry__6_n_6 ),
        .O(\part_sum[2][15]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'hDFFF)) 
    \part_sum[2][15]_i_14 
       (.I0(ARG__3_n_92),
        .I1(\ARG_inferred__3/i__carry__3_n_5 ),
        .I2(ARG__3_n_97),
        .I3(ARG__3_n_93),
        .O(\part_sum[2][15]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \part_sum[2][15]_i_2 
       (.I0(\part_sum[2][15]_i_3_n_0 ),
        .I1(\part_sum[2][15]_i_4_n_0 ),
        .I2(\part_sum[2][15]_i_5_n_0 ),
        .I3(\part_sum[2][15]_i_6_n_0 ),
        .I4(\part_sum[2][15]_i_7_n_0 ),
        .I5(\part_sum[2][15]_i_8_n_0 ),
        .O(\part_sum[2][15]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \part_sum[2][15]_i_3 
       (.I0(\ARG_inferred__3/i__carry__4_n_5 ),
        .I1(\ARG_inferred__3/i__carry__3_n_6 ),
        .I2(\ARG_inferred__3/i__carry__3_n_7 ),
        .I3(\ARG_inferred__3/i__carry__1_n_4 ),
        .I4(\part_sum[2][15]_i_9_n_0 ),
        .O(\part_sum[2][15]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFEFFF)) 
    \part_sum[2][15]_i_4 
       (.I0(\ARG_inferred__3/i__carry__5_n_7 ),
        .I1(\ARG_inferred__3/i__carry__6_n_4 ),
        .I2(ARG__3_n_75),
        .I3(ARG__3_n_81),
        .I4(\part_sum[2][15]_i_10_n_0 ),
        .O(\part_sum[2][15]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFEFFF)) 
    \part_sum[2][15]_i_5 
       (.I0(\ARG_inferred__3/i__carry__5_n_4 ),
        .I1(\ARG_inferred__3/i__carry__1_n_6 ),
        .I2(ARG__3_n_82),
        .I3(ARG__3_n_90),
        .I4(\part_sum[2][15]_i_11_n_0 ),
        .O(\part_sum[2][15]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFB)) 
    \part_sum[2][15]_i_6 
       (.I0(\ARG_inferred__3/i__carry__5_n_6 ),
        .I1(ARG__3_n_74),
        .I2(\ARG_inferred__3/i__carry__4_n_6 ),
        .I3(\ARG_inferred__3/i__carry__4_n_7 ),
        .I4(\part_sum[2][15]_i_12_n_0 ),
        .O(\part_sum[2][15]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \part_sum[2][15]_i_7 
       (.I0(\ARG_inferred__3/i__carry__1_n_7 ),
        .I1(\ARG_inferred__3/i__carry__0_n_4 ),
        .I2(\ARG_inferred__3/i__carry__2_n_4 ),
        .I3(\ARG_inferred__3/i__carry__2_n_7 ),
        .I4(\part_sum[2][15]_i_13_n_0 ),
        .O(\part_sum[2][15]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF7FFF)) 
    \part_sum[2][15]_i_8 
       (.I0(ARG__3_n_87),
        .I1(ARG__3_n_89),
        .I2(ARG__3_n_83),
        .I3(ARG__3_n_95),
        .I4(\part_sum[2][15]_i_14_n_0 ),
        .O(\part_sum[2][15]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT4 #(
    .INIT(16'hFFF7)) 
    \part_sum[2][15]_i_9 
       (.I0(ARG__3_n_74),
        .I1(ARG__3_n_76),
        .I2(\ARG_inferred__3/i__carry__4_n_4 ),
        .I3(\ARG_inferred__3/i__carry__6_n_7 ),
        .O(\part_sum[2][15]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hF0F0F0F1F0F0F0F0)) 
    \part_sum[3][0]_i_1 
       (.I0(\part_sum[3][0]_i_2_n_0 ),
        .I1(\part_sum[3][0]_i_3_n_0 ),
        .I2(ARG__1_n_97),
        .I3(ARG__1_n_84),
        .I4(\part_sum[3][0]_i_4_n_0 ),
        .I5(\part_sum[3][0]_i_5_n_0 ),
        .O(\part_sum[3][0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \part_sum[3][0]_i_2 
       (.I0(ARG__1_n_89),
        .I1(ARG__1_n_88),
        .I2(ARG__1_n_86),
        .I3(ARG__1_n_76),
        .O(\part_sum[3][0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \part_sum[3][0]_i_3 
       (.I0(ARG__1_n_74),
        .I1(ARG__1_n_75),
        .O(\part_sum[3][0]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hFFEF)) 
    \part_sum[3][0]_i_4 
       (.I0(ARG__1_n_95),
        .I1(ARG__1_n_94),
        .I2(ARG__1_n_98),
        .I3(ARG__1_n_93),
        .O(\part_sum[3][0]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \part_sum[3][0]_i_5 
       (.I0(\part_sum[3][0]_i_6_n_0 ),
        .I1(ARG__1_n_82),
        .I2(ARG__1_n_83),
        .I3(ARG__1_n_81),
        .I4(\part_sum[3][0]_i_7_n_0 ),
        .O(\part_sum[3][0]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \part_sum[3][0]_i_6 
       (.I0(ARG__1_n_92),
        .I1(ARG__1_n_87),
        .I2(ARG__1_n_80),
        .I3(ARG__1_n_77),
        .O(\part_sum[3][0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \part_sum[3][0]_i_7 
       (.I0(ARG__1_n_79),
        .I1(ARG__1_n_90),
        .I2(ARG__1_n_78),
        .I3(ARG__1_n_91),
        .I4(ARG__1_n_96),
        .I5(ARG__1_n_85),
        .O(\part_sum[3][0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0100000000000000)) 
    \part_sum[3][15]_i_1 
       (.I0(\part_sum[3][1]_i_4_n_0 ),
        .I1(\part_sum[3][1]_i_3_n_0 ),
        .I2(\part_sum[3][1]_i_2_n_0 ),
        .I3(ARG__1_n_85),
        .I4(ARG__1_n_96),
        .I5(ARG__2_0),
        .O(\part_sum[3][15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFD0000)) 
    \part_sum[3][1]_i_1 
       (.I0(ARG__1_n_85),
        .I1(\part_sum[3][1]_i_2_n_0 ),
        .I2(\part_sum[3][1]_i_3_n_0 ),
        .I3(\part_sum[3][1]_i_4_n_0 ),
        .I4(ARG__1_n_96),
        .O(\part_sum[3][1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFB)) 
    \part_sum[3][1]_i_10 
       (.I0(\ARG_inferred__1/i__carry__3_n_5 ),
        .I1(ARG__1_n_92),
        .I2(\ARG_inferred__1/i__carry__1_n_7 ),
        .I3(\ARG_inferred__1/i__carry__0_n_4 ),
        .I4(\part_sum[3][1]_i_13_n_0 ),
        .O(\part_sum[3][1]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT4 #(
    .INIT(16'hEFFF)) 
    \part_sum[3][1]_i_11 
       (.I0(\ARG_inferred__1/i__carry__6_n_4 ),
        .I1(\ARG_inferred__1/i__carry__5_n_7 ),
        .I2(ARG__1_n_74),
        .I3(ARG__1_n_76),
        .O(\part_sum[3][1]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'hFFF7)) 
    \part_sum[3][1]_i_12 
       (.I0(ARG__1_n_86),
        .I1(ARG__1_n_84),
        .I2(\ARG_inferred__1/i__carry__1_n_5 ),
        .I3(\ARG_inferred__1/i__carry__2_n_6 ),
        .O(\part_sum[3][1]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \part_sum[3][1]_i_13 
       (.I0(\ARG_inferred__1/i__carry__3_n_6 ),
        .I1(\ARG_inferred__1/i__carry__4_n_5 ),
        .I2(\ARG_inferred__1/i__carry__2_n_7 ),
        .I3(\ARG_inferred__1/i__carry__2_n_4 ),
        .O(\part_sum[3][1]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFBF)) 
    \part_sum[3][1]_i_2 
       (.I0(\part_sum[3][1]_i_5_n_0 ),
        .I1(ARG__1_n_89),
        .I2(ARG__1_n_87),
        .I3(\ARG_inferred__1/i__carry__2_n_5 ),
        .I4(\ARG_inferred__1/i__carry__3_n_4 ),
        .I5(\part_sum[3][1]_i_6_n_0 ),
        .O(\part_sum[3][1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFBF)) 
    \part_sum[3][1]_i_3 
       (.I0(\part_sum[3][1]_i_7_n_0 ),
        .I1(ARG__1_n_90),
        .I2(ARG__1_n_82),
        .I3(\ARG_inferred__1/i__carry__1_n_6 ),
        .I4(\ARG_inferred__1/i__carry__5_n_4 ),
        .I5(\part_sum[3][1]_i_8_n_0 ),
        .O(\part_sum[3][1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \part_sum[3][1]_i_4 
       (.I0(\part_sum[3][1]_i_9_n_0 ),
        .I1(\ARG_inferred__1/i__carry__4_n_4 ),
        .I2(\ARG_inferred__1/i__carry__6_n_7 ),
        .I3(\ARG_inferred__1/i__carry__1_n_4 ),
        .I4(\ARG_inferred__1/i__carry__3_n_7 ),
        .I5(\part_sum[3][1]_i_10_n_0 ),
        .O(\part_sum[3][1]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \part_sum[3][1]_i_5 
       (.I0(ARG__1_n_97),
        .I1(ARG__1_n_93),
        .I2(ARG__1_n_95),
        .I3(ARG__1_n_83),
        .O(\part_sum[3][1]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hBFFFFFFF)) 
    \part_sum[3][1]_i_6 
       (.I0(\part_sum[3][1]_i_11_n_0 ),
        .I1(ARG__1_n_75),
        .I2(ARG__1_n_81),
        .I3(ARG__1_n_80),
        .I4(ARG__1_n_88),
        .O(\part_sum[3][1]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hFF7F)) 
    \part_sum[3][1]_i_7 
       (.I0(ARG__1_n_91),
        .I1(ARG__1_n_79),
        .I2(ARG__1_n_94),
        .I3(\ARG_inferred__1/i__carry__5_n_5 ),
        .O(\part_sum[3][1]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFB)) 
    \part_sum[3][1]_i_8 
       (.I0(\ARG_inferred__1/i__carry__5_n_6 ),
        .I1(ARG__1_n_74),
        .I2(\ARG_inferred__1/i__carry__4_n_6 ),
        .I3(\ARG_inferred__1/i__carry__4_n_7 ),
        .I4(\part_sum[3][1]_i_12_n_0 ),
        .O(\part_sum[3][1]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hFFDF)) 
    \part_sum[3][1]_i_9 
       (.I0(ARG__1_n_78),
        .I1(\ARG_inferred__1/i__carry__6_n_5 ),
        .I2(ARG__1_n_77),
        .I3(\ARG_inferred__1/i__carry__6_n_6 ),
        .O(\part_sum[3][1]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT4 #(
    .INIT(16'hEEE0)) 
    \part_sum[4][0]_i_1 
       (.I0(NUM_OF_NEURONS_BEFORE_VAR_reg[1]),
        .I1(NUM_OF_NEURONS_BEFORE_VAR_reg[0]),
        .I2(\part_sum[4][14]_i_2_n_0 ),
        .I3(ARG__5[8]),
        .O(\part_sum[4][0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT4 #(
    .INIT(16'h2220)) 
    \part_sum[4][10]_i_1 
       (.I0(ARG__5[18]),
        .I1(\part_sum[4][14]_i_2_n_0 ),
        .I2(NUM_OF_NEURONS_BEFORE_VAR_reg[0]),
        .I3(NUM_OF_NEURONS_BEFORE_VAR_reg[1]),
        .O(\part_sum[4][10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT4 #(
    .INIT(16'h2220)) 
    \part_sum[4][11]_i_1 
       (.I0(ARG__5[19]),
        .I1(\part_sum[4][14]_i_2_n_0 ),
        .I2(NUM_OF_NEURONS_BEFORE_VAR_reg[0]),
        .I3(NUM_OF_NEURONS_BEFORE_VAR_reg[1]),
        .O(\part_sum[4][11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \part_sum[4][12]_i_1 
       (.I0(ARG__5[20]),
        .I1(NUM_OF_NEURONS_BEFORE_VAR_reg[1]),
        .I2(NUM_OF_NEURONS_BEFORE_VAR_reg[0]),
        .O(\part_sum[4][12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT4 #(
    .INIT(16'h2220)) 
    \part_sum[4][13]_i_1 
       (.I0(ARG__5[21]),
        .I1(\part_sum[4][14]_i_2_n_0 ),
        .I2(NUM_OF_NEURONS_BEFORE_VAR_reg[0]),
        .I3(NUM_OF_NEURONS_BEFORE_VAR_reg[1]),
        .O(\part_sum[4][13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT4 #(
    .INIT(16'h2220)) 
    \part_sum[4][14]_i_1 
       (.I0(ARG__5[22]),
        .I1(\part_sum[4][14]_i_2_n_0 ),
        .I2(NUM_OF_NEURONS_BEFORE_VAR_reg[0]),
        .I3(NUM_OF_NEURONS_BEFORE_VAR_reg[1]),
        .O(\part_sum[4][14]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \part_sum[4][14]_i_2 
       (.I0(\part_sum[4][14]_i_3_n_0 ),
        .I1(ARG__5[24]),
        .I2(ARG__5[22]),
        .I3(ARG__5[23]),
        .I4(\part_sum[4][14]_i_4_n_0 ),
        .I5(\part_sum[4][14]_i_5_n_0 ),
        .O(\part_sum[4][14]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \part_sum[4][14]_i_3 
       (.I0(ARG__5[27]),
        .I1(ARG__5[14]),
        .I2(ARG__5[26]),
        .I3(ARG__5[15]),
        .I4(ARG__5[9]),
        .I5(ARG__5[20]),
        .O(\part_sum[4][14]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \part_sum[4][14]_i_4 
       (.I0(ARG__5[13]),
        .I1(ARG__5[18]),
        .I2(ARG__5[25]),
        .I3(ARG__5[28]),
        .O(\part_sum[4][14]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \part_sum[4][14]_i_5 
       (.I0(ARG__5[29]),
        .I1(ARG__5[19]),
        .I2(ARG__5[17]),
        .I3(ARG__5[16]),
        .I4(\part_sum[4][14]_i_6_n_0 ),
        .I5(\part_sum[4][14]_i_7_n_0 ),
        .O(\part_sum[4][14]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \part_sum[4][14]_i_6 
       (.I0(ARG__5[30]),
        .I1(ARG__5[31]),
        .I2(ARG__5[8]),
        .I3(ARG__5[21]),
        .O(\part_sum[4][14]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hFFEF)) 
    \part_sum[4][14]_i_7 
       (.I0(ARG__5[10]),
        .I1(ARG__5[11]),
        .I2(ARG__5[7]),
        .I3(ARG__5[12]),
        .O(\part_sum[4][14]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    \part_sum[4][15]_i_1 
       (.I0(ARG__2_0),
        .I1(ARG__5[9]),
        .I2(\part_sum[4][1]_i_4_n_0 ),
        .I3(\part_sum[4][1]_i_3_n_0 ),
        .I4(\part_sum[4][1]_i_2_n_0 ),
        .I5(ARG__5[13]),
        .O(\part_sum[4][15]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hA8)) 
    \part_sum[4][15]_i_2 
       (.I0(ARG__5[31]),
        .I1(NUM_OF_NEURONS_BEFORE_VAR_reg[1]),
        .I2(NUM_OF_NEURONS_BEFORE_VAR_reg[0]),
        .O(\part_sum[4][15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFD0000)) 
    \part_sum[4][1]_i_1 
       (.I0(ARG__5[13]),
        .I1(\part_sum[4][1]_i_2_n_0 ),
        .I2(\part_sum[4][1]_i_3_n_0 ),
        .I3(\part_sum[4][1]_i_4_n_0 ),
        .I4(ARG__5[9]),
        .I5(\part_sum[4][1]_i_5_n_0 ),
        .O(p_0_in));
  LUT4 #(
    .INIT(16'hFFFD)) 
    \part_sum[4][1]_i_10 
       (.I0(ARG__5[31]),
        .I1(ARG_carry__4_n_5),
        .I2(ARG_carry__1_n_6),
        .I3(ARG_carry__5_n_5),
        .O(\part_sum[4][1]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \part_sum[4][1]_i_11 
       (.I0(ARG_carry__6_n_6),
        .I1(ARG_carry__3_n_5),
        .I2(ARG_carry__3_n_6),
        .I3(ARG_carry__0_n_4),
        .I4(\part_sum[4][1]_i_14_n_0 ),
        .O(\part_sum[4][1]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'hEFFF)) 
    \part_sum[4][1]_i_12 
       (.I0(ARG_carry__2_n_7),
        .I1(ARG_carry__3_n_7),
        .I2(ARG__5[11]),
        .I3(ARG__5[28]),
        .O(\part_sum[4][1]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'hFFFD)) 
    \part_sum[4][1]_i_13 
       (.I0(ARG__5[25]),
        .I1(ARG_carry__6_n_5),
        .I2(ARG_carry__1_n_7),
        .I3(ARG_carry__5_n_7),
        .O(\part_sum[4][1]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'hFFF7)) 
    \part_sum[4][1]_i_14 
       (.I0(ARG__5[20]),
        .I1(ARG__5[22]),
        .I2(ARG_carry__2_n_5),
        .I3(ARG_carry__4_n_7),
        .O(\part_sum[4][1]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFBF)) 
    \part_sum[4][1]_i_2 
       (.I0(\part_sum[4][1]_i_6_n_0 ),
        .I1(ARG__5[14]),
        .I2(ARG__5[17]),
        .I3(ARG_carry__1_n_5),
        .I4(ARG_carry__6_n_7),
        .I5(\part_sum[4][1]_i_7_n_0 ),
        .O(\part_sum[4][1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFBFFFFFFF)) 
    \part_sum[4][1]_i_3 
       (.I0(\part_sum[4][1]_i_8_n_0 ),
        .I1(ARG__5[18]),
        .I2(ARG__5[26]),
        .I3(ARG__5[15]),
        .I4(ARG__5[24]),
        .I5(\part_sum[4][1]_i_9_n_0 ),
        .O(\part_sum[4][1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFBFFFFFF)) 
    \part_sum[4][1]_i_4 
       (.I0(\part_sum[4][1]_i_10_n_0 ),
        .I1(ARG__5[12]),
        .I2(ARG_carry__4_n_6),
        .I3(ARG__5[10]),
        .I4(ARG__5[16]),
        .I5(\part_sum[4][1]_i_11_n_0 ),
        .O(\part_sum[4][1]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \part_sum[4][1]_i_5 
       (.I0(NUM_OF_NEURONS_BEFORE_VAR_reg[0]),
        .I1(NUM_OF_NEURONS_BEFORE_VAR_reg[1]),
        .O(\part_sum[4][1]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hFFDF)) 
    \part_sum[4][1]_i_6 
       (.I0(ARG__5[23]),
        .I1(ARG_carry__1_n_4),
        .I2(ARG__5[8]),
        .I3(ARG_carry__4_n_4),
        .O(\part_sum[4][1]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFEFF)) 
    \part_sum[4][1]_i_7 
       (.I0(ARG_carry__2_n_4),
        .I1(SHIFT_RIGHT0),
        .I2(ARG_carry__3_n_4),
        .I3(ARG__5[30]),
        .I4(\part_sum[4][1]_i_12_n_0 ),
        .O(\part_sum[4][1]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hFFFD)) 
    \part_sum[4][1]_i_8 
       (.I0(ARG__5[31]),
        .I1(ARG_carry__5_n_6),
        .I2(ARG_carry__2_n_6),
        .I3(ARG_carry__5_n_4),
        .O(\part_sum[4][1]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF7FFF)) 
    \part_sum[4][1]_i_9 
       (.I0(ARG__5[29]),
        .I1(ARG__5[19]),
        .I2(ARG__5[27]),
        .I3(ARG__5[21]),
        .I4(\part_sum[4][1]_i_13_n_0 ),
        .O(\part_sum[4][1]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT4 #(
    .INIT(16'h2220)) 
    \part_sum[4][2]_i_1 
       (.I0(ARG__5[10]),
        .I1(\part_sum[4][14]_i_2_n_0 ),
        .I2(NUM_OF_NEURONS_BEFORE_VAR_reg[0]),
        .I3(NUM_OF_NEURONS_BEFORE_VAR_reg[1]),
        .O(\part_sum[4][2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT4 #(
    .INIT(16'h2220)) 
    \part_sum[4][3]_i_1 
       (.I0(ARG__5[11]),
        .I1(\part_sum[4][14]_i_2_n_0 ),
        .I2(NUM_OF_NEURONS_BEFORE_VAR_reg[0]),
        .I3(NUM_OF_NEURONS_BEFORE_VAR_reg[1]),
        .O(\part_sum[4][3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \part_sum[4][4]_i_1 
       (.I0(ARG__5[12]),
        .I1(NUM_OF_NEURONS_BEFORE_VAR_reg[1]),
        .I2(NUM_OF_NEURONS_BEFORE_VAR_reg[0]),
        .O(\part_sum[4][4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \part_sum[4][5]_i_1 
       (.I0(ARG__5[13]),
        .I1(NUM_OF_NEURONS_BEFORE_VAR_reg[1]),
        .I2(NUM_OF_NEURONS_BEFORE_VAR_reg[0]),
        .O(\part_sum[4][5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT4 #(
    .INIT(16'h2220)) 
    \part_sum[4][6]_i_1 
       (.I0(ARG__5[14]),
        .I1(\part_sum[4][14]_i_2_n_0 ),
        .I2(NUM_OF_NEURONS_BEFORE_VAR_reg[0]),
        .I3(NUM_OF_NEURONS_BEFORE_VAR_reg[1]),
        .O(\part_sum[4][6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT4 #(
    .INIT(16'h2220)) 
    \part_sum[4][7]_i_1 
       (.I0(ARG__5[15]),
        .I1(\part_sum[4][14]_i_2_n_0 ),
        .I2(NUM_OF_NEURONS_BEFORE_VAR_reg[0]),
        .I3(NUM_OF_NEURONS_BEFORE_VAR_reg[1]),
        .O(\part_sum[4][7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT4 #(
    .INIT(16'h2220)) 
    \part_sum[4][8]_i_1 
       (.I0(ARG__5[16]),
        .I1(\part_sum[4][14]_i_2_n_0 ),
        .I2(NUM_OF_NEURONS_BEFORE_VAR_reg[0]),
        .I3(NUM_OF_NEURONS_BEFORE_VAR_reg[1]),
        .O(\part_sum[4][8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT4 #(
    .INIT(16'h2220)) 
    \part_sum[4][9]_i_1 
       (.I0(ARG__5[17]),
        .I1(\part_sum[4][14]_i_2_n_0 ),
        .I2(NUM_OF_NEURONS_BEFORE_VAR_reg[0]),
        .I3(NUM_OF_NEURONS_BEFORE_VAR_reg[1]),
        .O(\part_sum[4][9]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0F0F0F1F0F0F0F0)) 
    \part_sum[5][0]_i_1 
       (.I0(\part_sum[5][0]_i_2_n_0 ),
        .I1(\part_sum[5][0]_i_3_n_0 ),
        .I2(ARG__0_n_97),
        .I3(ARG__0_n_84),
        .I4(\part_sum[5][0]_i_4_n_0 ),
        .I5(\part_sum[5][0]_i_5_n_0 ),
        .O(\part_sum[5][0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \part_sum[5][0]_i_2 
       (.I0(ARG__0_n_89),
        .I1(ARG__0_n_88),
        .I2(ARG__0_n_86),
        .I3(ARG__0_n_76),
        .O(\part_sum[5][0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \part_sum[5][0]_i_3 
       (.I0(ARG__0_n_74),
        .I1(ARG__0_n_75),
        .O(\part_sum[5][0]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hFFEF)) 
    \part_sum[5][0]_i_4 
       (.I0(ARG__0_n_95),
        .I1(ARG__0_n_94),
        .I2(ARG__0_n_98),
        .I3(ARG__0_n_93),
        .O(\part_sum[5][0]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \part_sum[5][0]_i_5 
       (.I0(\part_sum[5][0]_i_6_n_0 ),
        .I1(ARG__0_n_82),
        .I2(ARG__0_n_83),
        .I3(ARG__0_n_81),
        .I4(\part_sum[5][0]_i_7_n_0 ),
        .O(\part_sum[5][0]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \part_sum[5][0]_i_6 
       (.I0(ARG__0_n_92),
        .I1(ARG__0_n_87),
        .I2(ARG__0_n_80),
        .I3(ARG__0_n_77),
        .O(\part_sum[5][0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \part_sum[5][0]_i_7 
       (.I0(ARG__0_n_79),
        .I1(ARG__0_n_90),
        .I2(ARG__0_n_78),
        .I3(ARG__0_n_91),
        .I4(ARG__0_n_96),
        .I5(ARG__0_n_85),
        .O(\part_sum[5][0]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h55D50000)) 
    \part_sum[5][15]_i_1 
       (.I0(NUM_OF_NEURONS_BEFORE_VAR_reg[1]),
        .I1(ARG__0_n_92),
        .I2(ARG__0_n_96),
        .I3(\part_sum[5][15]_i_2_n_0 ),
        .I4(ARG__2_0),
        .O(\part_sum[5][15]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFF7F)) 
    \part_sum[5][15]_i_10 
       (.I0(ARG__0_n_95),
        .I1(ARG__0_n_93),
        .I2(ARG__0_n_83),
        .I3(\ARG_inferred__0/i__carry__1_n_5 ),
        .O(\part_sum[5][15]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'hFFFD)) 
    \part_sum[5][15]_i_11 
       (.I0(ARG__0_n_91),
        .I1(\ARG_inferred__0/i__carry__5_n_5 ),
        .I2(\ARG_inferred__0/i__carry__0_n_4 ),
        .I3(\ARG_inferred__0/i__carry__2_n_4 ),
        .O(\part_sum[5][15]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'hFF7F)) 
    \part_sum[5][15]_i_12 
       (.I0(ARG__0_n_86),
        .I1(ARG__0_n_79),
        .I2(ARG__0_n_89),
        .I3(\ARG_inferred__0/i__carry__6_n_4 ),
        .O(\part_sum[5][15]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'hFFEF)) 
    \part_sum[5][15]_i_13 
       (.I0(\ARG_inferred__0/i__carry__3_n_5 ),
        .I1(\ARG_inferred__0/i__carry__4_n_5 ),
        .I2(ARG__0_n_77),
        .I3(\ARG_inferred__0/i__carry__6_n_6 ),
        .O(\part_sum[5][15]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \part_sum[5][15]_i_14 
       (.I0(\ARG_inferred__0/i__carry__3_n_6 ),
        .I1(\ARG_inferred__0/i__carry__5_n_7 ),
        .I2(\ARG_inferred__0/i__carry__4_n_6 ),
        .I3(\ARG_inferred__0/i__carry__5_n_6 ),
        .O(\part_sum[5][15]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \part_sum[5][15]_i_2 
       (.I0(\part_sum[5][15]_i_3_n_0 ),
        .I1(\part_sum[5][15]_i_4_n_0 ),
        .I2(\part_sum[5][15]_i_5_n_0 ),
        .I3(\part_sum[5][15]_i_6_n_0 ),
        .I4(\part_sum[5][15]_i_7_n_0 ),
        .I5(\part_sum[5][15]_i_8_n_0 ),
        .O(\part_sum[5][15]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFB)) 
    \part_sum[5][15]_i_3 
       (.I0(\ARG_inferred__0/i__carry__4_n_4 ),
        .I1(ARG__0_n_75),
        .I2(\ARG_inferred__0/i__carry__6_n_5 ),
        .I3(\ARG_inferred__0/i__carry__1_n_7 ),
        .I4(\part_sum[5][15]_i_9_n_0 ),
        .O(\part_sum[5][15]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF7FFF)) 
    \part_sum[5][15]_i_4 
       (.I0(ARG__0_n_80),
        .I1(ARG__0_n_88),
        .I2(ARG__0_n_84),
        .I3(ARG__0_n_94),
        .I4(\part_sum[5][15]_i_10_n_0 ),
        .O(\part_sum[5][15]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFBFF)) 
    \part_sum[5][15]_i_5 
       (.I0(\ARG_inferred__0/i__carry__5_n_4 ),
        .I1(ARG__0_n_87),
        .I2(\ARG_inferred__0/i__carry__1_n_6 ),
        .I3(ARG__0_n_82),
        .I4(\part_sum[5][15]_i_11_n_0 ),
        .O(\part_sum[5][15]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFBFF)) 
    \part_sum[5][15]_i_6 
       (.I0(\ARG_inferred__0/i__carry__4_n_7 ),
        .I1(ARG__0_n_78),
        .I2(\ARG_inferred__0/i__carry__2_n_5 ),
        .I3(ARG__0_n_74),
        .I4(\part_sum[5][15]_i_12_n_0 ),
        .O(\part_sum[5][15]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \part_sum[5][15]_i_7 
       (.I0(\ARG_inferred__0/i__carry__3_n_7 ),
        .I1(\ARG_inferred__0/i__carry__1_n_4 ),
        .I2(\ARG_inferred__0/i__carry__6_n_7 ),
        .I3(\ARG_inferred__0/i__carry__2_n_7 ),
        .I4(\part_sum[5][15]_i_13_n_0 ),
        .O(\part_sum[5][15]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFBFFF)) 
    \part_sum[5][15]_i_8 
       (.I0(\ARG_inferred__0/i__carry__3_n_4 ),
        .I1(ARG__0_n_81),
        .I2(ARG__0_n_85),
        .I3(ARG__0_n_97),
        .I4(\part_sum[5][15]_i_14_n_0 ),
        .O(\part_sum[5][15]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT4 #(
    .INIT(16'hDFFF)) 
    \part_sum[5][15]_i_9 
       (.I0(ARG__0_n_90),
        .I1(\ARG_inferred__0/i__carry__2_n_6 ),
        .I2(ARG__0_n_74),
        .I3(ARG__0_n_76),
        .O(\part_sum[5][15]_i_9_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \part_sum_reg[0][0] 
       (.C(s00_axi_aclk),
        .CE(ARG__2_0),
        .D(\part_sum[0][0]_i_1_n_0 ),
        .Q(\part_sum_reg[0]_28 [0]),
        .R(\part_sum[0][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \part_sum_reg[0][10] 
       (.C(s00_axi_aclk),
        .CE(ARG__2_0),
        .D(ARG__4_n_87),
        .Q(\part_sum_reg[0]_28 [10]),
        .R(\part_sum[0][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \part_sum_reg[0][11] 
       (.C(s00_axi_aclk),
        .CE(ARG__2_0),
        .D(ARG__4_n_86),
        .Q(\part_sum_reg[0]_28 [11]),
        .R(\part_sum[0][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \part_sum_reg[0][12] 
       (.C(s00_axi_aclk),
        .CE(ARG__2_0),
        .D(ARG__4_n_85),
        .Q(\part_sum_reg[0]_28 [12]),
        .R(\part_sum[0][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \part_sum_reg[0][13] 
       (.C(s00_axi_aclk),
        .CE(ARG__2_0),
        .D(ARG__4_n_84),
        .Q(\part_sum_reg[0]_28 [13]),
        .R(\part_sum[0][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \part_sum_reg[0][14] 
       (.C(s00_axi_aclk),
        .CE(ARG__2_0),
        .D(ARG__4_n_83),
        .Q(\part_sum_reg[0]_28 [14]),
        .R(\part_sum[0][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \part_sum_reg[0][15] 
       (.C(s00_axi_aclk),
        .CE(ARG__2_0),
        .D(ARG__4_n_74),
        .Q(\part_sum_reg[0]_28 [15]),
        .R(\part_sum[0][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \part_sum_reg[0][1] 
       (.C(s00_axi_aclk),
        .CE(ARG__2_0),
        .D(\part_sum[0][1]_i_1_n_0 ),
        .Q(\part_sum_reg[0]_28 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \part_sum_reg[0][2] 
       (.C(s00_axi_aclk),
        .CE(ARG__2_0),
        .D(ARG__4_n_95),
        .Q(\part_sum_reg[0]_28 [2]),
        .R(\part_sum[0][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \part_sum_reg[0][3] 
       (.C(s00_axi_aclk),
        .CE(ARG__2_0),
        .D(ARG__4_n_94),
        .Q(\part_sum_reg[0]_28 [3]),
        .R(\part_sum[0][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \part_sum_reg[0][4] 
       (.C(s00_axi_aclk),
        .CE(ARG__2_0),
        .D(ARG__4_n_93),
        .Q(\part_sum_reg[0]_28 [4]),
        .R(\part_sum[0][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \part_sum_reg[0][5] 
       (.C(s00_axi_aclk),
        .CE(ARG__2_0),
        .D(ARG__4_n_92),
        .Q(\part_sum_reg[0]_28 [5]),
        .R(\part_sum[0][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \part_sum_reg[0][6] 
       (.C(s00_axi_aclk),
        .CE(ARG__2_0),
        .D(ARG__4_n_91),
        .Q(\part_sum_reg[0]_28 [6]),
        .R(\part_sum[0][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \part_sum_reg[0][7] 
       (.C(s00_axi_aclk),
        .CE(ARG__2_0),
        .D(ARG__4_n_90),
        .Q(\part_sum_reg[0]_28 [7]),
        .R(\part_sum[0][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \part_sum_reg[0][8] 
       (.C(s00_axi_aclk),
        .CE(ARG__2_0),
        .D(ARG__4_n_89),
        .Q(\part_sum_reg[0]_28 [8]),
        .R(\part_sum[0][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \part_sum_reg[0][9] 
       (.C(s00_axi_aclk),
        .CE(ARG__2_0),
        .D(ARG__4_n_88),
        .Q(\part_sum_reg[0]_28 [9]),
        .R(\part_sum[0][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \part_sum_reg[1][0] 
       (.C(s00_axi_aclk),
        .CE(ARG__2_0),
        .D(\part_sum[1][0]_i_1_n_0 ),
        .Q(\part_sum_reg[1]_26 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \part_sum_reg[1][10] 
       (.C(s00_axi_aclk),
        .CE(ARG__2_0),
        .D(\part_sum[1][10]_i_1_n_0 ),
        .Q(\part_sum_reg[1]_26 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \part_sum_reg[1][11] 
       (.C(s00_axi_aclk),
        .CE(ARG__2_0),
        .D(\part_sum[1][11]_i_1_n_0 ),
        .Q(\part_sum_reg[1]_26 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \part_sum_reg[1][12] 
       (.C(s00_axi_aclk),
        .CE(ARG__2_0),
        .D(\part_sum[1][12]_i_1_n_0 ),
        .Q(\part_sum_reg[1]_26 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \part_sum_reg[1][13] 
       (.C(s00_axi_aclk),
        .CE(ARG__2_0),
        .D(\part_sum[1][13]_i_1_n_0 ),
        .Q(\part_sum_reg[1]_26 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \part_sum_reg[1][14] 
       (.C(s00_axi_aclk),
        .CE(ARG__2_0),
        .D(\part_sum[1][14]_i_1_n_0 ),
        .Q(\part_sum_reg[1]_26 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \part_sum_reg[1][15] 
       (.C(s00_axi_aclk),
        .CE(ARG__2_0),
        .D(\part_sum[1][15]_i_1_n_0 ),
        .Q(\part_sum_reg[1]_26 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \part_sum_reg[1][1] 
       (.C(s00_axi_aclk),
        .CE(ARG__2_0),
        .D(\part_sum[1][1]_i_1_n_0 ),
        .Q(\part_sum_reg[1]_26 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \part_sum_reg[1][2] 
       (.C(s00_axi_aclk),
        .CE(ARG__2_0),
        .D(\part_sum[1][2]_i_1_n_0 ),
        .Q(\part_sum_reg[1]_26 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \part_sum_reg[1][3] 
       (.C(s00_axi_aclk),
        .CE(ARG__2_0),
        .D(\part_sum[1][3]_i_1_n_0 ),
        .Q(\part_sum_reg[1]_26 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \part_sum_reg[1][4] 
       (.C(s00_axi_aclk),
        .CE(ARG__2_0),
        .D(\part_sum[1][4]_i_1_n_0 ),
        .Q(\part_sum_reg[1]_26 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \part_sum_reg[1][5] 
       (.C(s00_axi_aclk),
        .CE(ARG__2_0),
        .D(\part_sum[1][5]_i_1_n_0 ),
        .Q(\part_sum_reg[1]_26 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \part_sum_reg[1][6] 
       (.C(s00_axi_aclk),
        .CE(ARG__2_0),
        .D(\part_sum[1][6]_i_1_n_0 ),
        .Q(\part_sum_reg[1]_26 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \part_sum_reg[1][7] 
       (.C(s00_axi_aclk),
        .CE(ARG__2_0),
        .D(\part_sum[1][7]_i_1_n_0 ),
        .Q(\part_sum_reg[1]_26 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \part_sum_reg[1][8] 
       (.C(s00_axi_aclk),
        .CE(ARG__2_0),
        .D(\part_sum[1][8]_i_1_n_0 ),
        .Q(\part_sum_reg[1]_26 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \part_sum_reg[1][9] 
       (.C(s00_axi_aclk),
        .CE(ARG__2_0),
        .D(\part_sum[1][9]_i_1_n_0 ),
        .Q(\part_sum_reg[1]_26 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \part_sum_reg[2][0] 
       (.C(s00_axi_aclk),
        .CE(ARG__2_0),
        .D(\part_sum[2][0]_i_1_n_0 ),
        .Q(\part_sum_reg[2]_27 [0]),
        .R(\part_sum[2][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \part_sum_reg[2][10] 
       (.C(s00_axi_aclk),
        .CE(ARG__2_0),
        .D(ARG__3_n_87),
        .Q(\part_sum_reg[2]_27 [10]),
        .R(\part_sum[2][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \part_sum_reg[2][11] 
       (.C(s00_axi_aclk),
        .CE(ARG__2_0),
        .D(ARG__3_n_86),
        .Q(\part_sum_reg[2]_27 [11]),
        .R(\part_sum[2][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \part_sum_reg[2][12] 
       (.C(s00_axi_aclk),
        .CE(ARG__2_0),
        .D(ARG__3_n_85),
        .Q(\part_sum_reg[2]_27 [12]),
        .R(\part_sum[2][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \part_sum_reg[2][13] 
       (.C(s00_axi_aclk),
        .CE(ARG__2_0),
        .D(ARG__3_n_84),
        .Q(\part_sum_reg[2]_27 [13]),
        .R(\part_sum[2][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \part_sum_reg[2][14] 
       (.C(s00_axi_aclk),
        .CE(ARG__2_0),
        .D(ARG__3_n_83),
        .Q(\part_sum_reg[2]_27 [14]),
        .R(\part_sum[2][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \part_sum_reg[2][15] 
       (.C(s00_axi_aclk),
        .CE(ARG__2_0),
        .D(ARG__3_n_74),
        .Q(\part_sum_reg[2]_27 [15]),
        .R(\part_sum[2][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \part_sum_reg[2][1] 
       (.C(s00_axi_aclk),
        .CE(ARG__2_0),
        .D(ARG__3_n_96),
        .Q(\part_sum_reg[2]_27 [1]),
        .R(\part_sum[2][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \part_sum_reg[2][2] 
       (.C(s00_axi_aclk),
        .CE(ARG__2_0),
        .D(ARG__3_n_95),
        .Q(\part_sum_reg[2]_27 [2]),
        .R(\part_sum[2][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \part_sum_reg[2][3] 
       (.C(s00_axi_aclk),
        .CE(ARG__2_0),
        .D(ARG__3_n_94),
        .Q(\part_sum_reg[2]_27 [3]),
        .R(\part_sum[2][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \part_sum_reg[2][4] 
       (.C(s00_axi_aclk),
        .CE(ARG__2_0),
        .D(ARG__3_n_93),
        .Q(\part_sum_reg[2]_27 [4]),
        .R(\part_sum[2][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \part_sum_reg[2][5] 
       (.C(s00_axi_aclk),
        .CE(ARG__2_0),
        .D(ARG__3_n_92),
        .Q(\part_sum_reg[2]_27 [5]),
        .R(\part_sum[2][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \part_sum_reg[2][6] 
       (.C(s00_axi_aclk),
        .CE(ARG__2_0),
        .D(ARG__3_n_91),
        .Q(\part_sum_reg[2]_27 [6]),
        .R(\part_sum[2][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \part_sum_reg[2][7] 
       (.C(s00_axi_aclk),
        .CE(ARG__2_0),
        .D(ARG__3_n_90),
        .Q(\part_sum_reg[2]_27 [7]),
        .R(\part_sum[2][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \part_sum_reg[2][8] 
       (.C(s00_axi_aclk),
        .CE(ARG__2_0),
        .D(ARG__3_n_89),
        .Q(\part_sum_reg[2]_27 [8]),
        .R(\part_sum[2][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \part_sum_reg[2][9] 
       (.C(s00_axi_aclk),
        .CE(ARG__2_0),
        .D(ARG__3_n_88),
        .Q(\part_sum_reg[2]_27 [9]),
        .R(\part_sum[2][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \part_sum_reg[3][0] 
       (.C(s00_axi_aclk),
        .CE(ARG__2_0),
        .D(\part_sum[3][0]_i_1_n_0 ),
        .Q(\part_sum_reg[3]_25 [0]),
        .R(\part_sum[3][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \part_sum_reg[3][10] 
       (.C(s00_axi_aclk),
        .CE(ARG__2_0),
        .D(ARG__1_n_87),
        .Q(\part_sum_reg[3]_25 [10]),
        .R(\part_sum[3][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \part_sum_reg[3][11] 
       (.C(s00_axi_aclk),
        .CE(ARG__2_0),
        .D(ARG__1_n_86),
        .Q(\part_sum_reg[3]_25 [11]),
        .R(\part_sum[3][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \part_sum_reg[3][12] 
       (.C(s00_axi_aclk),
        .CE(ARG__2_0),
        .D(ARG__1_n_85),
        .Q(\part_sum_reg[3]_25 [12]),
        .R(\part_sum[3][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \part_sum_reg[3][13] 
       (.C(s00_axi_aclk),
        .CE(ARG__2_0),
        .D(ARG__1_n_84),
        .Q(\part_sum_reg[3]_25 [13]),
        .R(\part_sum[3][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \part_sum_reg[3][14] 
       (.C(s00_axi_aclk),
        .CE(ARG__2_0),
        .D(ARG__1_n_83),
        .Q(\part_sum_reg[3]_25 [14]),
        .R(\part_sum[3][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \part_sum_reg[3][15] 
       (.C(s00_axi_aclk),
        .CE(ARG__2_0),
        .D(ARG__1_n_74),
        .Q(\part_sum_reg[3]_25 [15]),
        .R(\part_sum[3][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \part_sum_reg[3][1] 
       (.C(s00_axi_aclk),
        .CE(ARG__2_0),
        .D(\part_sum[3][1]_i_1_n_0 ),
        .Q(\part_sum_reg[3]_25 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \part_sum_reg[3][2] 
       (.C(s00_axi_aclk),
        .CE(ARG__2_0),
        .D(ARG__1_n_95),
        .Q(\part_sum_reg[3]_25 [2]),
        .R(\part_sum[3][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \part_sum_reg[3][3] 
       (.C(s00_axi_aclk),
        .CE(ARG__2_0),
        .D(ARG__1_n_94),
        .Q(\part_sum_reg[3]_25 [3]),
        .R(\part_sum[3][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \part_sum_reg[3][4] 
       (.C(s00_axi_aclk),
        .CE(ARG__2_0),
        .D(ARG__1_n_93),
        .Q(\part_sum_reg[3]_25 [4]),
        .R(\part_sum[3][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \part_sum_reg[3][5] 
       (.C(s00_axi_aclk),
        .CE(ARG__2_0),
        .D(ARG__1_n_92),
        .Q(\part_sum_reg[3]_25 [5]),
        .R(\part_sum[3][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \part_sum_reg[3][6] 
       (.C(s00_axi_aclk),
        .CE(ARG__2_0),
        .D(ARG__1_n_91),
        .Q(\part_sum_reg[3]_25 [6]),
        .R(\part_sum[3][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \part_sum_reg[3][7] 
       (.C(s00_axi_aclk),
        .CE(ARG__2_0),
        .D(ARG__1_n_90),
        .Q(\part_sum_reg[3]_25 [7]),
        .R(\part_sum[3][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \part_sum_reg[3][8] 
       (.C(s00_axi_aclk),
        .CE(ARG__2_0),
        .D(ARG__1_n_89),
        .Q(\part_sum_reg[3]_25 [8]),
        .R(\part_sum[3][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \part_sum_reg[3][9] 
       (.C(s00_axi_aclk),
        .CE(ARG__2_0),
        .D(ARG__1_n_88),
        .Q(\part_sum_reg[3]_25 [9]),
        .R(\part_sum[3][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \part_sum_reg[4][0] 
       (.C(s00_axi_aclk),
        .CE(ARG__2_0),
        .D(\part_sum[4][0]_i_1_n_0 ),
        .Q(\part_sum_reg[4]_23 [0]),
        .R(\part_sum[4][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \part_sum_reg[4][10] 
       (.C(s00_axi_aclk),
        .CE(ARG__2_0),
        .D(\part_sum[4][10]_i_1_n_0 ),
        .Q(\part_sum_reg[4]_23 [10]),
        .R(\part_sum[4][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \part_sum_reg[4][11] 
       (.C(s00_axi_aclk),
        .CE(ARG__2_0),
        .D(\part_sum[4][11]_i_1_n_0 ),
        .Q(\part_sum_reg[4]_23 [11]),
        .R(\part_sum[4][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \part_sum_reg[4][12] 
       (.C(s00_axi_aclk),
        .CE(ARG__2_0),
        .D(\part_sum[4][12]_i_1_n_0 ),
        .Q(\part_sum_reg[4]_23 [12]),
        .R(\part_sum[4][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \part_sum_reg[4][13] 
       (.C(s00_axi_aclk),
        .CE(ARG__2_0),
        .D(\part_sum[4][13]_i_1_n_0 ),
        .Q(\part_sum_reg[4]_23 [13]),
        .R(\part_sum[4][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \part_sum_reg[4][14] 
       (.C(s00_axi_aclk),
        .CE(ARG__2_0),
        .D(\part_sum[4][14]_i_1_n_0 ),
        .Q(\part_sum_reg[4]_23 [14]),
        .R(\part_sum[4][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \part_sum_reg[4][15] 
       (.C(s00_axi_aclk),
        .CE(ARG__2_0),
        .D(\part_sum[4][15]_i_2_n_0 ),
        .Q(\part_sum_reg[4]_23 [15]),
        .R(\part_sum[4][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \part_sum_reg[4][1] 
       (.C(s00_axi_aclk),
        .CE(ARG__2_0),
        .D(p_0_in),
        .Q(\part_sum_reg[4]_23 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \part_sum_reg[4][2] 
       (.C(s00_axi_aclk),
        .CE(ARG__2_0),
        .D(\part_sum[4][2]_i_1_n_0 ),
        .Q(\part_sum_reg[4]_23 [2]),
        .R(\part_sum[4][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \part_sum_reg[4][3] 
       (.C(s00_axi_aclk),
        .CE(ARG__2_0),
        .D(\part_sum[4][3]_i_1_n_0 ),
        .Q(\part_sum_reg[4]_23 [3]),
        .R(\part_sum[4][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \part_sum_reg[4][4] 
       (.C(s00_axi_aclk),
        .CE(ARG__2_0),
        .D(\part_sum[4][4]_i_1_n_0 ),
        .Q(\part_sum_reg[4]_23 [4]),
        .R(\part_sum[4][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \part_sum_reg[4][5] 
       (.C(s00_axi_aclk),
        .CE(ARG__2_0),
        .D(\part_sum[4][5]_i_1_n_0 ),
        .Q(\part_sum_reg[4]_23 [5]),
        .R(\part_sum[4][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \part_sum_reg[4][6] 
       (.C(s00_axi_aclk),
        .CE(ARG__2_0),
        .D(\part_sum[4][6]_i_1_n_0 ),
        .Q(\part_sum_reg[4]_23 [6]),
        .R(\part_sum[4][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \part_sum_reg[4][7] 
       (.C(s00_axi_aclk),
        .CE(ARG__2_0),
        .D(\part_sum[4][7]_i_1_n_0 ),
        .Q(\part_sum_reg[4]_23 [7]),
        .R(\part_sum[4][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \part_sum_reg[4][8] 
       (.C(s00_axi_aclk),
        .CE(ARG__2_0),
        .D(\part_sum[4][8]_i_1_n_0 ),
        .Q(\part_sum_reg[4]_23 [8]),
        .R(\part_sum[4][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \part_sum_reg[4][9] 
       (.C(s00_axi_aclk),
        .CE(ARG__2_0),
        .D(\part_sum[4][9]_i_1_n_0 ),
        .Q(\part_sum_reg[4]_23 [9]),
        .R(\part_sum[4][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \part_sum_reg[5][0] 
       (.C(s00_axi_aclk),
        .CE(ARG__2_0),
        .D(\part_sum[5][0]_i_1_n_0 ),
        .Q(\part_sum_reg[5]_24 [0]),
        .R(\part_sum[5][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \part_sum_reg[5][10] 
       (.C(s00_axi_aclk),
        .CE(ARG__2_0),
        .D(ARG__0_n_87),
        .Q(\part_sum_reg[5]_24 [10]),
        .R(\part_sum[5][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \part_sum_reg[5][11] 
       (.C(s00_axi_aclk),
        .CE(ARG__2_0),
        .D(ARG__0_n_86),
        .Q(\part_sum_reg[5]_24 [11]),
        .R(\part_sum[5][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \part_sum_reg[5][12] 
       (.C(s00_axi_aclk),
        .CE(ARG__2_0),
        .D(ARG__0_n_85),
        .Q(\part_sum_reg[5]_24 [12]),
        .R(\part_sum[5][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \part_sum_reg[5][13] 
       (.C(s00_axi_aclk),
        .CE(ARG__2_0),
        .D(ARG__0_n_84),
        .Q(\part_sum_reg[5]_24 [13]),
        .R(\part_sum[5][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \part_sum_reg[5][14] 
       (.C(s00_axi_aclk),
        .CE(ARG__2_0),
        .D(ARG__0_n_83),
        .Q(\part_sum_reg[5]_24 [14]),
        .R(\part_sum[5][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \part_sum_reg[5][15] 
       (.C(s00_axi_aclk),
        .CE(ARG__2_0),
        .D(ARG__0_n_74),
        .Q(\part_sum_reg[5]_24 [15]),
        .R(\part_sum[5][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \part_sum_reg[5][1] 
       (.C(s00_axi_aclk),
        .CE(ARG__2_0),
        .D(ARG__0_n_96),
        .Q(\part_sum_reg[5]_24 [1]),
        .R(\part_sum[5][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \part_sum_reg[5][2] 
       (.C(s00_axi_aclk),
        .CE(ARG__2_0),
        .D(ARG__0_n_95),
        .Q(\part_sum_reg[5]_24 [2]),
        .R(\part_sum[5][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \part_sum_reg[5][3] 
       (.C(s00_axi_aclk),
        .CE(ARG__2_0),
        .D(ARG__0_n_94),
        .Q(\part_sum_reg[5]_24 [3]),
        .R(\part_sum[5][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \part_sum_reg[5][4] 
       (.C(s00_axi_aclk),
        .CE(ARG__2_0),
        .D(ARG__0_n_93),
        .Q(\part_sum_reg[5]_24 [4]),
        .R(\part_sum[5][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \part_sum_reg[5][5] 
       (.C(s00_axi_aclk),
        .CE(ARG__2_0),
        .D(ARG__0_n_92),
        .Q(\part_sum_reg[5]_24 [5]),
        .R(\part_sum[5][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \part_sum_reg[5][6] 
       (.C(s00_axi_aclk),
        .CE(ARG__2_0),
        .D(ARG__0_n_91),
        .Q(\part_sum_reg[5]_24 [6]),
        .R(\part_sum[5][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \part_sum_reg[5][7] 
       (.C(s00_axi_aclk),
        .CE(ARG__2_0),
        .D(ARG__0_n_90),
        .Q(\part_sum_reg[5]_24 [7]),
        .R(\part_sum[5][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \part_sum_reg[5][8] 
       (.C(s00_axi_aclk),
        .CE(ARG__2_0),
        .D(ARG__0_n_89),
        .Q(\part_sum_reg[5]_24 [8]),
        .R(\part_sum[5][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \part_sum_reg[5][9] 
       (.C(s00_axi_aclk),
        .CE(ARG__2_0),
        .D(ARG__0_n_88),
        .Q(\part_sum_reg[5]_24 [9]),
        .R(\part_sum[5][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \w_s_reg[1][0] 
       (.C(s00_axi_aclk),
        .CE(ARG__2_0),
        .D(data_out[64]),
        .Q(\w_s_reg[1]_16 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \w_s_reg[1][10] 
       (.C(s00_axi_aclk),
        .CE(ARG__2_0),
        .D(data_out[74]),
        .Q(\w_s_reg[1]_16 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \w_s_reg[1][11] 
       (.C(s00_axi_aclk),
        .CE(ARG__2_0),
        .D(data_out[75]),
        .Q(\w_s_reg[1]_16 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \w_s_reg[1][12] 
       (.C(s00_axi_aclk),
        .CE(ARG__2_0),
        .D(data_out[76]),
        .Q(\w_s_reg[1]_16 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \w_s_reg[1][13] 
       (.C(s00_axi_aclk),
        .CE(ARG__2_0),
        .D(data_out[77]),
        .Q(\w_s_reg[1]_16 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \w_s_reg[1][14] 
       (.C(s00_axi_aclk),
        .CE(ARG__2_0),
        .D(data_out[78]),
        .Q(\w_s_reg[1]_16 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \w_s_reg[1][15] 
       (.C(s00_axi_aclk),
        .CE(ARG__2_0),
        .D(data_out[79]),
        .Q(\w_s_reg[1]_16 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \w_s_reg[1][1] 
       (.C(s00_axi_aclk),
        .CE(ARG__2_0),
        .D(data_out[65]),
        .Q(\w_s_reg[1]_16 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \w_s_reg[1][2] 
       (.C(s00_axi_aclk),
        .CE(ARG__2_0),
        .D(data_out[66]),
        .Q(\w_s_reg[1]_16 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \w_s_reg[1][3] 
       (.C(s00_axi_aclk),
        .CE(ARG__2_0),
        .D(data_out[67]),
        .Q(\w_s_reg[1]_16 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \w_s_reg[1][4] 
       (.C(s00_axi_aclk),
        .CE(ARG__2_0),
        .D(data_out[68]),
        .Q(\w_s_reg[1]_16 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \w_s_reg[1][5] 
       (.C(s00_axi_aclk),
        .CE(ARG__2_0),
        .D(data_out[69]),
        .Q(\w_s_reg[1]_16 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \w_s_reg[1][6] 
       (.C(s00_axi_aclk),
        .CE(ARG__2_0),
        .D(data_out[70]),
        .Q(\w_s_reg[1]_16 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \w_s_reg[1][7] 
       (.C(s00_axi_aclk),
        .CE(ARG__2_0),
        .D(data_out[71]),
        .Q(\w_s_reg[1]_16 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \w_s_reg[1][8] 
       (.C(s00_axi_aclk),
        .CE(ARG__2_0),
        .D(data_out[72]),
        .Q(\w_s_reg[1]_16 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \w_s_reg[1][9] 
       (.C(s00_axi_aclk),
        .CE(ARG__2_0),
        .D(data_out[73]),
        .Q(\w_s_reg[1]_16 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \w_s_reg[2][0] 
       (.C(s00_axi_aclk),
        .CE(ARG__2_0),
        .D(data_out[48]),
        .Q(\w_s_reg[2]_17 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \w_s_reg[2][10] 
       (.C(s00_axi_aclk),
        .CE(ARG__2_0),
        .D(data_out[58]),
        .Q(\w_s_reg[2]_17 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \w_s_reg[2][11] 
       (.C(s00_axi_aclk),
        .CE(ARG__2_0),
        .D(data_out[59]),
        .Q(\w_s_reg[2]_17 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \w_s_reg[2][12] 
       (.C(s00_axi_aclk),
        .CE(ARG__2_0),
        .D(data_out[60]),
        .Q(\w_s_reg[2]_17 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \w_s_reg[2][13] 
       (.C(s00_axi_aclk),
        .CE(ARG__2_0),
        .D(data_out[61]),
        .Q(\w_s_reg[2]_17 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \w_s_reg[2][14] 
       (.C(s00_axi_aclk),
        .CE(ARG__2_0),
        .D(data_out[62]),
        .Q(\w_s_reg[2]_17 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \w_s_reg[2][15] 
       (.C(s00_axi_aclk),
        .CE(ARG__2_0),
        .D(data_out[63]),
        .Q(\w_s_reg[2]_17 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \w_s_reg[2][1] 
       (.C(s00_axi_aclk),
        .CE(ARG__2_0),
        .D(data_out[49]),
        .Q(\w_s_reg[2]_17 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \w_s_reg[2][2] 
       (.C(s00_axi_aclk),
        .CE(ARG__2_0),
        .D(data_out[50]),
        .Q(\w_s_reg[2]_17 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \w_s_reg[2][3] 
       (.C(s00_axi_aclk),
        .CE(ARG__2_0),
        .D(data_out[51]),
        .Q(\w_s_reg[2]_17 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \w_s_reg[2][4] 
       (.C(s00_axi_aclk),
        .CE(ARG__2_0),
        .D(data_out[52]),
        .Q(\w_s_reg[2]_17 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \w_s_reg[2][5] 
       (.C(s00_axi_aclk),
        .CE(ARG__2_0),
        .D(data_out[53]),
        .Q(\w_s_reg[2]_17 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \w_s_reg[2][6] 
       (.C(s00_axi_aclk),
        .CE(ARG__2_0),
        .D(data_out[54]),
        .Q(\w_s_reg[2]_17 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \w_s_reg[2][7] 
       (.C(s00_axi_aclk),
        .CE(ARG__2_0),
        .D(data_out[55]),
        .Q(\w_s_reg[2]_17 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \w_s_reg[2][8] 
       (.C(s00_axi_aclk),
        .CE(ARG__2_0),
        .D(data_out[56]),
        .Q(\w_s_reg[2]_17 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \w_s_reg[2][9] 
       (.C(s00_axi_aclk),
        .CE(ARG__2_0),
        .D(data_out[57]),
        .Q(\w_s_reg[2]_17 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \w_s_reg[3][0] 
       (.C(s00_axi_aclk),
        .CE(ARG__2_0),
        .D(data_out[32]),
        .Q(\w_s_reg[3]_18 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \w_s_reg[3][10] 
       (.C(s00_axi_aclk),
        .CE(ARG__2_0),
        .D(data_out[42]),
        .Q(\w_s_reg[3]_18 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \w_s_reg[3][11] 
       (.C(s00_axi_aclk),
        .CE(ARG__2_0),
        .D(data_out[43]),
        .Q(\w_s_reg[3]_18 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \w_s_reg[3][12] 
       (.C(s00_axi_aclk),
        .CE(ARG__2_0),
        .D(data_out[44]),
        .Q(\w_s_reg[3]_18 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \w_s_reg[3][13] 
       (.C(s00_axi_aclk),
        .CE(ARG__2_0),
        .D(data_out[45]),
        .Q(\w_s_reg[3]_18 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \w_s_reg[3][14] 
       (.C(s00_axi_aclk),
        .CE(ARG__2_0),
        .D(data_out[46]),
        .Q(\w_s_reg[3]_18 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \w_s_reg[3][15] 
       (.C(s00_axi_aclk),
        .CE(ARG__2_0),
        .D(data_out[47]),
        .Q(\w_s_reg[3]_18 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \w_s_reg[3][1] 
       (.C(s00_axi_aclk),
        .CE(ARG__2_0),
        .D(data_out[33]),
        .Q(\w_s_reg[3]_18 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \w_s_reg[3][2] 
       (.C(s00_axi_aclk),
        .CE(ARG__2_0),
        .D(data_out[34]),
        .Q(\w_s_reg[3]_18 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \w_s_reg[3][3] 
       (.C(s00_axi_aclk),
        .CE(ARG__2_0),
        .D(data_out[35]),
        .Q(\w_s_reg[3]_18 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \w_s_reg[3][4] 
       (.C(s00_axi_aclk),
        .CE(ARG__2_0),
        .D(data_out[36]),
        .Q(\w_s_reg[3]_18 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \w_s_reg[3][5] 
       (.C(s00_axi_aclk),
        .CE(ARG__2_0),
        .D(data_out[37]),
        .Q(\w_s_reg[3]_18 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \w_s_reg[3][6] 
       (.C(s00_axi_aclk),
        .CE(ARG__2_0),
        .D(data_out[38]),
        .Q(\w_s_reg[3]_18 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \w_s_reg[3][7] 
       (.C(s00_axi_aclk),
        .CE(ARG__2_0),
        .D(data_out[39]),
        .Q(\w_s_reg[3]_18 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \w_s_reg[3][8] 
       (.C(s00_axi_aclk),
        .CE(ARG__2_0),
        .D(data_out[40]),
        .Q(\w_s_reg[3]_18 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \w_s_reg[3][9] 
       (.C(s00_axi_aclk),
        .CE(ARG__2_0),
        .D(data_out[41]),
        .Q(\w_s_reg[3]_18 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \w_s_reg[4][0] 
       (.C(s00_axi_aclk),
        .CE(ARG__2_0),
        .D(data_out[16]),
        .Q(\w_s_reg[4]_19 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \w_s_reg[4][10] 
       (.C(s00_axi_aclk),
        .CE(ARG__2_0),
        .D(data_out[26]),
        .Q(\w_s_reg[4]_19 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \w_s_reg[4][11] 
       (.C(s00_axi_aclk),
        .CE(ARG__2_0),
        .D(data_out[27]),
        .Q(\w_s_reg[4]_19 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \w_s_reg[4][12] 
       (.C(s00_axi_aclk),
        .CE(ARG__2_0),
        .D(data_out[28]),
        .Q(\w_s_reg[4]_19 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \w_s_reg[4][13] 
       (.C(s00_axi_aclk),
        .CE(ARG__2_0),
        .D(data_out[29]),
        .Q(\w_s_reg[4]_19 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \w_s_reg[4][14] 
       (.C(s00_axi_aclk),
        .CE(ARG__2_0),
        .D(data_out[30]),
        .Q(\w_s_reg[4]_19 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \w_s_reg[4][15] 
       (.C(s00_axi_aclk),
        .CE(ARG__2_0),
        .D(data_out[31]),
        .Q(\w_s_reg[4]_19 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \w_s_reg[4][1] 
       (.C(s00_axi_aclk),
        .CE(ARG__2_0),
        .D(data_out[17]),
        .Q(\w_s_reg[4]_19 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \w_s_reg[4][2] 
       (.C(s00_axi_aclk),
        .CE(ARG__2_0),
        .D(data_out[18]),
        .Q(\w_s_reg[4]_19 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \w_s_reg[4][3] 
       (.C(s00_axi_aclk),
        .CE(ARG__2_0),
        .D(data_out[19]),
        .Q(\w_s_reg[4]_19 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \w_s_reg[4][4] 
       (.C(s00_axi_aclk),
        .CE(ARG__2_0),
        .D(data_out[20]),
        .Q(\w_s_reg[4]_19 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \w_s_reg[4][5] 
       (.C(s00_axi_aclk),
        .CE(ARG__2_0),
        .D(data_out[21]),
        .Q(\w_s_reg[4]_19 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \w_s_reg[4][6] 
       (.C(s00_axi_aclk),
        .CE(ARG__2_0),
        .D(data_out[22]),
        .Q(\w_s_reg[4]_19 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \w_s_reg[4][7] 
       (.C(s00_axi_aclk),
        .CE(ARG__2_0),
        .D(data_out[23]),
        .Q(\w_s_reg[4]_19 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \w_s_reg[4][8] 
       (.C(s00_axi_aclk),
        .CE(ARG__2_0),
        .D(data_out[24]),
        .Q(\w_s_reg[4]_19 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \w_s_reg[4][9] 
       (.C(s00_axi_aclk),
        .CE(ARG__2_0),
        .D(data_out[25]),
        .Q(\w_s_reg[4]_19 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \w_s_reg[5][0] 
       (.C(s00_axi_aclk),
        .CE(ARG__2_0),
        .D(data_out[0]),
        .Q(\w_s_reg[5]_20 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \w_s_reg[5][10] 
       (.C(s00_axi_aclk),
        .CE(ARG__2_0),
        .D(data_out[10]),
        .Q(\w_s_reg[5]_20 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \w_s_reg[5][11] 
       (.C(s00_axi_aclk),
        .CE(ARG__2_0),
        .D(data_out[11]),
        .Q(\w_s_reg[5]_20 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \w_s_reg[5][12] 
       (.C(s00_axi_aclk),
        .CE(ARG__2_0),
        .D(data_out[12]),
        .Q(\w_s_reg[5]_20 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \w_s_reg[5][13] 
       (.C(s00_axi_aclk),
        .CE(ARG__2_0),
        .D(data_out[13]),
        .Q(\w_s_reg[5]_20 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \w_s_reg[5][14] 
       (.C(s00_axi_aclk),
        .CE(ARG__2_0),
        .D(data_out[14]),
        .Q(\w_s_reg[5]_20 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \w_s_reg[5][15] 
       (.C(s00_axi_aclk),
        .CE(ARG__2_0),
        .D(data_out[15]),
        .Q(\w_s_reg[5]_20 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \w_s_reg[5][1] 
       (.C(s00_axi_aclk),
        .CE(ARG__2_0),
        .D(data_out[1]),
        .Q(\w_s_reg[5]_20 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \w_s_reg[5][2] 
       (.C(s00_axi_aclk),
        .CE(ARG__2_0),
        .D(data_out[2]),
        .Q(\w_s_reg[5]_20 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \w_s_reg[5][3] 
       (.C(s00_axi_aclk),
        .CE(ARG__2_0),
        .D(data_out[3]),
        .Q(\w_s_reg[5]_20 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \w_s_reg[5][4] 
       (.C(s00_axi_aclk),
        .CE(ARG__2_0),
        .D(data_out[4]),
        .Q(\w_s_reg[5]_20 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \w_s_reg[5][5] 
       (.C(s00_axi_aclk),
        .CE(ARG__2_0),
        .D(data_out[5]),
        .Q(\w_s_reg[5]_20 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \w_s_reg[5][6] 
       (.C(s00_axi_aclk),
        .CE(ARG__2_0),
        .D(data_out[6]),
        .Q(\w_s_reg[5]_20 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \w_s_reg[5][7] 
       (.C(s00_axi_aclk),
        .CE(ARG__2_0),
        .D(data_out[7]),
        .Q(\w_s_reg[5]_20 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \w_s_reg[5][8] 
       (.C(s00_axi_aclk),
        .CE(ARG__2_0),
        .D(data_out[8]),
        .Q(\w_s_reg[5]_20 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \w_s_reg[5][9] 
       (.C(s00_axi_aclk),
        .CE(ARG__2_0),
        .D(data_out[9]),
        .Q(\w_s_reg[5]_20 [9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0703060205010400)) 
    \x_s[0][0]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(\x_s_reg[0][0]_0 ),
        .I4(\x_s_reg[0][15]_0 [16]),
        .I5(\x_s_reg[0][0]_1 ),
        .O(\x_s[0][0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT4 #(
    .INIT(16'h0100)) 
    \x_s[0][10]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(\x_s_reg[0][15]_0 [26]),
        .O(\x_s[0][10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT4 #(
    .INIT(16'h0100)) 
    \x_s[0][11]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(\x_s_reg[0][15]_0 [27]),
        .O(\x_s[0][11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT4 #(
    .INIT(16'h0100)) 
    \x_s[0][12]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(\x_s_reg[0][15]_0 [28]),
        .O(\x_s[0][12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT4 #(
    .INIT(16'h0100)) 
    \x_s[0][13]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(\x_s_reg[0][15]_0 [29]),
        .O(\x_s[0][13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT4 #(
    .INIT(16'h0100)) 
    \x_s[0][14]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(\x_s_reg[0][15]_0 [30]),
        .O(\x_s[0][14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT4 #(
    .INIT(16'h0100)) 
    \x_s[0][15]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(\x_s_reg[0][15]_0 [31]),
        .O(\x_s[0][15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0703060205010400)) 
    \x_s[0][1]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(\x_s_reg[0][1]_0 ),
        .I4(\x_s_reg[0][15]_0 [17]),
        .I5(\x_s_reg[0][1]_1 ),
        .O(\x_s[0][1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0703060205010400)) 
    \x_s[0][2]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(\x_s_reg[0][2]_0 ),
        .I4(\x_s_reg[0][15]_0 [18]),
        .I5(\x_s_reg[0][2]_1 ),
        .O(\x_s[0][2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0703060205010400)) 
    \x_s[0][3]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(\x_s_reg[0][3]_0 ),
        .I4(\x_s_reg[0][15]_0 [19]),
        .I5(\x_s_reg[0][3]_1 ),
        .O(\x_s[0][3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0703060205010400)) 
    \x_s[0][4]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(\x_s_reg[0][4]_0 ),
        .I4(\x_s_reg[0][15]_0 [20]),
        .I5(\x_s_reg[0][4]_1 ),
        .O(\x_s[0][4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0703060205010400)) 
    \x_s[0][5]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(\x_s_reg[0][5]_0 ),
        .I4(\x_s_reg[0][15]_0 [21]),
        .I5(\x_s_reg[0][5]_1 ),
        .O(\x_s[0][5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0703060205010400)) 
    \x_s[0][6]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(\x_s_reg[0][6]_0 ),
        .I4(\x_s_reg[0][15]_0 [22]),
        .I5(\x_s_reg[0][6]_1 ),
        .O(\x_s[0][6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0703060205010400)) 
    \x_s[0][7]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(\x_s_reg[0][7]_0 ),
        .I4(\x_s_reg[0][15]_0 [23]),
        .I5(\x_s_reg[0][7]_1 ),
        .O(\x_s[0][7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFBFEFAFDF9FCF8)) 
    \x_s[0][8]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(\x_s_reg[0][8]_0 ),
        .I4(\x_s_reg[0][15]_0 [24]),
        .I5(\x_s_reg[0][8]_1 ),
        .O(\x_s[0][8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT4 #(
    .INIT(16'h0100)) 
    \x_s[0][9]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(\x_s_reg[0][15]_0 [25]),
        .O(\x_s[0][9]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h3B3338300B030800)) 
    \x_s[1][0]_i_1 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\x_s_reg[1][0]_0 ),
        .I4(\x_s_reg[0][15]_0 [0]),
        .I5(\x_s_reg[1][0]_1 ),
        .O(\x_s[1][0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \x_s[1][10]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(\x_s_reg[0][15]_0 [10]),
        .O(\x_s[1][10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \x_s[1][11]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(\x_s_reg[0][15]_0 [11]),
        .O(\x_s[1][11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \x_s[1][12]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(\x_s_reg[0][15]_0 [12]),
        .O(\x_s[1][12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \x_s[1][13]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(\x_s_reg[0][15]_0 [13]),
        .O(\x_s[1][13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \x_s[1][14]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(\x_s_reg[0][15]_0 [14]),
        .O(\x_s[1][14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \x_s[1][15]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(\x_s_reg[0][15]_0 [15]),
        .O(\x_s[1][15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h3B3338300B030800)) 
    \x_s[1][1]_i_1 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\x_s_reg[1][1]_0 ),
        .I4(\x_s_reg[0][15]_0 [1]),
        .I5(\x_s_reg[1][1]_1 ),
        .O(\x_s[1][1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h3B3338300B030800)) 
    \x_s[1][2]_i_1 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\x_s_reg[1][2]_0 ),
        .I4(\x_s_reg[0][15]_0 [2]),
        .I5(\x_s_reg[1][2]_1 ),
        .O(\x_s[1][2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h3B3338300B030800)) 
    \x_s[1][3]_i_1 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\x_s_reg[1][3]_0 ),
        .I4(\x_s_reg[0][15]_0 [3]),
        .I5(\x_s_reg[1][3]_1 ),
        .O(\x_s[1][3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h3B3338300B030800)) 
    \x_s[1][4]_i_1 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\x_s_reg[1][4]_0 ),
        .I4(\x_s_reg[0][15]_0 [4]),
        .I5(\x_s_reg[1][4]_1 ),
        .O(\x_s[1][4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h3B3338300B030800)) 
    \x_s[1][5]_i_1 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\x_s_reg[1][5]_0 ),
        .I4(\x_s_reg[0][15]_0 [5]),
        .I5(\x_s_reg[1][5]_1 ),
        .O(\x_s[1][5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h3B3338300B030800)) 
    \x_s[1][6]_i_1 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\x_s_reg[1][6]_0 ),
        .I4(\x_s_reg[0][15]_0 [6]),
        .I5(\x_s_reg[1][6]_1 ),
        .O(\x_s[1][6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h3B3338300B030800)) 
    \x_s[1][7]_i_1 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\x_s_reg[1][7]_0 ),
        .I4(\x_s_reg[0][15]_0 [7]),
        .I5(\x_s_reg[1][7]_1 ),
        .O(\x_s[1][7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h3F373C340F070C04)) 
    \x_s[1][8]_i_1 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\x_s_reg[1][8]_0 ),
        .I4(\x_s_reg[0][15]_0 [8]),
        .I5(\x_s_reg[1][8]_1 ),
        .O(\x_s[1][8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \x_s[1][9]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(\x_s_reg[0][15]_0 [9]),
        .O(\x_s[1][9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \x_s_reg[0][0] 
       (.C(s00_axi_aclk),
        .CE(ARG__2_0),
        .D(\x_s[0][0]_i_1_n_0 ),
        .Q(\x_s_reg[0]_22 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_s_reg[0][10] 
       (.C(s00_axi_aclk),
        .CE(ARG__2_0),
        .D(\x_s[0][10]_i_1_n_0 ),
        .Q(\x_s_reg[0]_22 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_s_reg[0][11] 
       (.C(s00_axi_aclk),
        .CE(ARG__2_0),
        .D(\x_s[0][11]_i_1_n_0 ),
        .Q(\x_s_reg[0]_22 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_s_reg[0][12] 
       (.C(s00_axi_aclk),
        .CE(ARG__2_0),
        .D(\x_s[0][12]_i_1_n_0 ),
        .Q(\x_s_reg[0]_22 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_s_reg[0][13] 
       (.C(s00_axi_aclk),
        .CE(ARG__2_0),
        .D(\x_s[0][13]_i_1_n_0 ),
        .Q(\x_s_reg[0]_22 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_s_reg[0][14] 
       (.C(s00_axi_aclk),
        .CE(ARG__2_0),
        .D(\x_s[0][14]_i_1_n_0 ),
        .Q(\x_s_reg[0]_22 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_s_reg[0][15] 
       (.C(s00_axi_aclk),
        .CE(ARG__2_0),
        .D(\x_s[0][15]_i_1_n_0 ),
        .Q(\x_s_reg[0]_22 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_s_reg[0][1] 
       (.C(s00_axi_aclk),
        .CE(ARG__2_0),
        .D(\x_s[0][1]_i_1_n_0 ),
        .Q(\x_s_reg[0]_22 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_s_reg[0][2] 
       (.C(s00_axi_aclk),
        .CE(ARG__2_0),
        .D(\x_s[0][2]_i_1_n_0 ),
        .Q(\x_s_reg[0]_22 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_s_reg[0][3] 
       (.C(s00_axi_aclk),
        .CE(ARG__2_0),
        .D(\x_s[0][3]_i_1_n_0 ),
        .Q(\x_s_reg[0]_22 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_s_reg[0][4] 
       (.C(s00_axi_aclk),
        .CE(ARG__2_0),
        .D(\x_s[0][4]_i_1_n_0 ),
        .Q(\x_s_reg[0]_22 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_s_reg[0][5] 
       (.C(s00_axi_aclk),
        .CE(ARG__2_0),
        .D(\x_s[0][5]_i_1_n_0 ),
        .Q(\x_s_reg[0]_22 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_s_reg[0][6] 
       (.C(s00_axi_aclk),
        .CE(ARG__2_0),
        .D(\x_s[0][6]_i_1_n_0 ),
        .Q(\x_s_reg[0]_22 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_s_reg[0][7] 
       (.C(s00_axi_aclk),
        .CE(ARG__2_0),
        .D(\x_s[0][7]_i_1_n_0 ),
        .Q(\x_s_reg[0]_22 [7]),
        .R(1'b0));
  FDSE #(
    .INIT(1'b0)) 
    \x_s_reg[0][8] 
       (.C(s00_axi_aclk),
        .CE(ARG__2_0),
        .D(\x_s[0][8]_i_1_n_0 ),
        .Q(\x_s_reg[0]_22 [8]),
        .S(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_s_reg[0][9] 
       (.C(s00_axi_aclk),
        .CE(ARG__2_0),
        .D(\x_s[0][9]_i_1_n_0 ),
        .Q(\x_s_reg[0]_22 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_s_reg[1][0] 
       (.C(s00_axi_aclk),
        .CE(ARG__2_0),
        .D(\x_s[1][0]_i_1_n_0 ),
        .Q(\x_s_reg[1]_21 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_s_reg[1][10] 
       (.C(s00_axi_aclk),
        .CE(ARG__2_0),
        .D(\x_s[1][10]_i_1_n_0 ),
        .Q(\x_s_reg[1]_21 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_s_reg[1][11] 
       (.C(s00_axi_aclk),
        .CE(ARG__2_0),
        .D(\x_s[1][11]_i_1_n_0 ),
        .Q(\x_s_reg[1]_21 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_s_reg[1][12] 
       (.C(s00_axi_aclk),
        .CE(ARG__2_0),
        .D(\x_s[1][12]_i_1_n_0 ),
        .Q(\x_s_reg[1]_21 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_s_reg[1][13] 
       (.C(s00_axi_aclk),
        .CE(ARG__2_0),
        .D(\x_s[1][13]_i_1_n_0 ),
        .Q(\x_s_reg[1]_21 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_s_reg[1][14] 
       (.C(s00_axi_aclk),
        .CE(ARG__2_0),
        .D(\x_s[1][14]_i_1_n_0 ),
        .Q(\x_s_reg[1]_21 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_s_reg[1][15] 
       (.C(s00_axi_aclk),
        .CE(ARG__2_0),
        .D(\x_s[1][15]_i_1_n_0 ),
        .Q(\x_s_reg[1]_21 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_s_reg[1][1] 
       (.C(s00_axi_aclk),
        .CE(ARG__2_0),
        .D(\x_s[1][1]_i_1_n_0 ),
        .Q(\x_s_reg[1]_21 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_s_reg[1][2] 
       (.C(s00_axi_aclk),
        .CE(ARG__2_0),
        .D(\x_s[1][2]_i_1_n_0 ),
        .Q(\x_s_reg[1]_21 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_s_reg[1][3] 
       (.C(s00_axi_aclk),
        .CE(ARG__2_0),
        .D(\x_s[1][3]_i_1_n_0 ),
        .Q(\x_s_reg[1]_21 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_s_reg[1][4] 
       (.C(s00_axi_aclk),
        .CE(ARG__2_0),
        .D(\x_s[1][4]_i_1_n_0 ),
        .Q(\x_s_reg[1]_21 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_s_reg[1][5] 
       (.C(s00_axi_aclk),
        .CE(ARG__2_0),
        .D(\x_s[1][5]_i_1_n_0 ),
        .Q(\x_s_reg[1]_21 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_s_reg[1][6] 
       (.C(s00_axi_aclk),
        .CE(ARG__2_0),
        .D(\x_s[1][6]_i_1_n_0 ),
        .Q(\x_s_reg[1]_21 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_s_reg[1][7] 
       (.C(s00_axi_aclk),
        .CE(ARG__2_0),
        .D(\x_s[1][7]_i_1_n_0 ),
        .Q(\x_s_reg[1]_21 [7]),
        .R(1'b0));
  FDSE #(
    .INIT(1'b0)) 
    \x_s_reg[1][8] 
       (.C(s00_axi_aclk),
        .CE(ARG__2_0),
        .D(\x_s[1][8]_i_1_n_0 ),
        .Q(\x_s_reg[1]_21 [8]),
        .S(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_s_reg[1][9] 
       (.C(s00_axi_aclk),
        .CE(ARG__2_0),
        .D(\x_s[1][9]_i_1_n_0 ),
        .Q(\x_s_reg[1]_21 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_s_reg[2][8] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(ARG__0_i_1__1_n_0),
        .Q(\x_s_reg[2]_30 ),
        .R(1'b0));
  (* HLUTNM = "lutpair24" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \y_temps[0][11]_i_2 
       (.I0(\part_sum_reg[1]_26 [10]),
        .I1(\part_sum_reg[2]_27 [10]),
        .I2(\part_sum_reg[0]_28 [10]),
        .O(\y_temps[0][11]_i_2_n_0 ));
  (* HLUTNM = "lutpair23" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \y_temps[0][11]_i_3 
       (.I0(\part_sum_reg[1]_26 [9]),
        .I1(\part_sum_reg[2]_27 [9]),
        .I2(\part_sum_reg[0]_28 [9]),
        .O(\y_temps[0][11]_i_3_n_0 ));
  (* HLUTNM = "lutpair22" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \y_temps[0][11]_i_4 
       (.I0(\part_sum_reg[1]_26 [8]),
        .I1(\part_sum_reg[2]_27 [8]),
        .I2(\part_sum_reg[0]_28 [8]),
        .O(\y_temps[0][11]_i_4_n_0 ));
  (* HLUTNM = "lutpair21" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \y_temps[0][11]_i_5 
       (.I0(\part_sum_reg[1]_26 [7]),
        .I1(\part_sum_reg[2]_27 [7]),
        .I2(\part_sum_reg[0]_28 [7]),
        .O(\y_temps[0][11]_i_5_n_0 ));
  (* HLUTNM = "lutpair25" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \y_temps[0][11]_i_6 
       (.I0(\part_sum_reg[1]_26 [11]),
        .I1(\part_sum_reg[2]_27 [11]),
        .I2(\part_sum_reg[0]_28 [11]),
        .I3(\y_temps[0][11]_i_2_n_0 ),
        .O(\y_temps[0][11]_i_6_n_0 ));
  (* HLUTNM = "lutpair24" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \y_temps[0][11]_i_7 
       (.I0(\part_sum_reg[1]_26 [10]),
        .I1(\part_sum_reg[2]_27 [10]),
        .I2(\part_sum_reg[0]_28 [10]),
        .I3(\y_temps[0][11]_i_3_n_0 ),
        .O(\y_temps[0][11]_i_7_n_0 ));
  (* HLUTNM = "lutpair23" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \y_temps[0][11]_i_8 
       (.I0(\part_sum_reg[1]_26 [9]),
        .I1(\part_sum_reg[2]_27 [9]),
        .I2(\part_sum_reg[0]_28 [9]),
        .I3(\y_temps[0][11]_i_4_n_0 ),
        .O(\y_temps[0][11]_i_8_n_0 ));
  (* HLUTNM = "lutpair22" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \y_temps[0][11]_i_9 
       (.I0(\part_sum_reg[1]_26 [8]),
        .I1(\part_sum_reg[2]_27 [8]),
        .I2(\part_sum_reg[0]_28 [8]),
        .I3(\y_temps[0][11]_i_5_n_0 ),
        .O(\y_temps[0][11]_i_9_n_0 ));
  (* HLUTNM = "lutpair27" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \y_temps[0][15]_i_2 
       (.I0(\part_sum_reg[1]_26 [13]),
        .I1(\part_sum_reg[2]_27 [13]),
        .I2(\part_sum_reg[0]_28 [13]),
        .O(\y_temps[0][15]_i_2_n_0 ));
  (* HLUTNM = "lutpair26" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \y_temps[0][15]_i_3 
       (.I0(\part_sum_reg[1]_26 [12]),
        .I1(\part_sum_reg[2]_27 [12]),
        .I2(\part_sum_reg[0]_28 [12]),
        .O(\y_temps[0][15]_i_3_n_0 ));
  (* HLUTNM = "lutpair25" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \y_temps[0][15]_i_4 
       (.I0(\part_sum_reg[1]_26 [11]),
        .I1(\part_sum_reg[2]_27 [11]),
        .I2(\part_sum_reg[0]_28 [11]),
        .O(\y_temps[0][15]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \y_temps[0][15]_i_5 
       (.I0(\part_sum_reg[0]_28 [14]),
        .I1(\part_sum_reg[2]_27 [14]),
        .I2(\part_sum_reg[1]_26 [14]),
        .I3(\part_sum_reg[2]_27 [15]),
        .I4(\part_sum_reg[1]_26 [15]),
        .I5(\part_sum_reg[0]_28 [15]),
        .O(\y_temps[0][15]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \y_temps[0][15]_i_6 
       (.I0(\y_temps[0][15]_i_2_n_0 ),
        .I1(\part_sum_reg[2]_27 [14]),
        .I2(\part_sum_reg[1]_26 [14]),
        .I3(\part_sum_reg[0]_28 [14]),
        .O(\y_temps[0][15]_i_6_n_0 ));
  (* HLUTNM = "lutpair27" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \y_temps[0][15]_i_7 
       (.I0(\part_sum_reg[1]_26 [13]),
        .I1(\part_sum_reg[2]_27 [13]),
        .I2(\part_sum_reg[0]_28 [13]),
        .I3(\y_temps[0][15]_i_3_n_0 ),
        .O(\y_temps[0][15]_i_7_n_0 ));
  (* HLUTNM = "lutpair26" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \y_temps[0][15]_i_8 
       (.I0(\part_sum_reg[1]_26 [12]),
        .I1(\part_sum_reg[2]_27 [12]),
        .I2(\part_sum_reg[0]_28 [12]),
        .I3(\y_temps[0][15]_i_4_n_0 ),
        .O(\y_temps[0][15]_i_8_n_0 ));
  (* HLUTNM = "lutpair18" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \y_temps[0][7]_i_10 
       (.I0(\part_sum_reg[1]_26 [4]),
        .I1(\part_sum_reg[2]_27 [4]),
        .I2(\part_sum_reg[0]_28 [4]),
        .I3(\y_temps[0][7]_i_6_n_0 ),
        .O(\y_temps[0][7]_i_10_n_0 ));
  (* HLUTNM = "lutpair16" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \y_temps[0][7]_i_11 
       (.I0(\part_sum_reg[1]_26 [2]),
        .I1(\part_sum_reg[2]_27 [2]),
        .I2(\part_sum_reg[0]_28 [2]),
        .O(\y_temps[0][7]_i_11_n_0 ));
  (* HLUTNM = "lutpair15" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \y_temps[0][7]_i_12 
       (.I0(\part_sum_reg[1]_26 [1]),
        .I1(\part_sum_reg[2]_27 [1]),
        .I2(\part_sum_reg[0]_28 [1]),
        .O(\y_temps[0][7]_i_12_n_0 ));
  (* HLUTNM = "lutpair14" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \y_temps[0][7]_i_13 
       (.I0(\part_sum_reg[1]_26 [0]),
        .I1(\part_sum_reg[2]_27 [0]),
        .I2(\part_sum_reg[0]_28 [0]),
        .O(\y_temps[0][7]_i_13_n_0 ));
  (* HLUTNM = "lutpair17" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \y_temps[0][7]_i_14 
       (.I0(\part_sum_reg[1]_26 [3]),
        .I1(\part_sum_reg[2]_27 [3]),
        .I2(\part_sum_reg[0]_28 [3]),
        .I3(\y_temps[0][7]_i_11_n_0 ),
        .O(\y_temps[0][7]_i_14_n_0 ));
  (* HLUTNM = "lutpair16" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \y_temps[0][7]_i_15 
       (.I0(\part_sum_reg[1]_26 [2]),
        .I1(\part_sum_reg[2]_27 [2]),
        .I2(\part_sum_reg[0]_28 [2]),
        .I3(\y_temps[0][7]_i_12_n_0 ),
        .O(\y_temps[0][7]_i_15_n_0 ));
  (* HLUTNM = "lutpair15" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \y_temps[0][7]_i_16 
       (.I0(\part_sum_reg[1]_26 [1]),
        .I1(\part_sum_reg[2]_27 [1]),
        .I2(\part_sum_reg[0]_28 [1]),
        .I3(\y_temps[0][7]_i_13_n_0 ),
        .O(\y_temps[0][7]_i_16_n_0 ));
  (* HLUTNM = "lutpair14" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \y_temps[0][7]_i_17 
       (.I0(\part_sum_reg[1]_26 [0]),
        .I1(\part_sum_reg[2]_27 [0]),
        .I2(\part_sum_reg[0]_28 [0]),
        .O(\y_temps[0][7]_i_17_n_0 ));
  (* HLUTNM = "lutpair20" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \y_temps[0][7]_i_3 
       (.I0(\part_sum_reg[1]_26 [6]),
        .I1(\part_sum_reg[2]_27 [6]),
        .I2(\part_sum_reg[0]_28 [6]),
        .O(\y_temps[0][7]_i_3_n_0 ));
  (* HLUTNM = "lutpair19" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \y_temps[0][7]_i_4 
       (.I0(\part_sum_reg[1]_26 [5]),
        .I1(\part_sum_reg[2]_27 [5]),
        .I2(\part_sum_reg[0]_28 [5]),
        .O(\y_temps[0][7]_i_4_n_0 ));
  (* HLUTNM = "lutpair18" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \y_temps[0][7]_i_5 
       (.I0(\part_sum_reg[1]_26 [4]),
        .I1(\part_sum_reg[2]_27 [4]),
        .I2(\part_sum_reg[0]_28 [4]),
        .O(\y_temps[0][7]_i_5_n_0 ));
  (* HLUTNM = "lutpair17" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \y_temps[0][7]_i_6 
       (.I0(\part_sum_reg[1]_26 [3]),
        .I1(\part_sum_reg[2]_27 [3]),
        .I2(\part_sum_reg[0]_28 [3]),
        .O(\y_temps[0][7]_i_6_n_0 ));
  (* HLUTNM = "lutpair21" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \y_temps[0][7]_i_7 
       (.I0(\part_sum_reg[1]_26 [7]),
        .I1(\part_sum_reg[2]_27 [7]),
        .I2(\part_sum_reg[0]_28 [7]),
        .I3(\y_temps[0][7]_i_3_n_0 ),
        .O(\y_temps[0][7]_i_7_n_0 ));
  (* HLUTNM = "lutpair20" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \y_temps[0][7]_i_8 
       (.I0(\part_sum_reg[1]_26 [6]),
        .I1(\part_sum_reg[2]_27 [6]),
        .I2(\part_sum_reg[0]_28 [6]),
        .I3(\y_temps[0][7]_i_4_n_0 ),
        .O(\y_temps[0][7]_i_8_n_0 ));
  (* HLUTNM = "lutpair19" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \y_temps[0][7]_i_9 
       (.I0(\part_sum_reg[1]_26 [5]),
        .I1(\part_sum_reg[2]_27 [5]),
        .I2(\part_sum_reg[0]_28 [5]),
        .I3(\y_temps[0][7]_i_5_n_0 ),
        .O(\y_temps[0][7]_i_9_n_0 ));
  (* HLUTNM = "lutpair10" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \y_temps[1][11]_i_2 
       (.I0(\part_sum_reg[4]_23 [10]),
        .I1(\part_sum_reg[5]_24 [10]),
        .I2(\part_sum_reg[3]_25 [10]),
        .O(\y_temps[1][11]_i_2_n_0 ));
  (* HLUTNM = "lutpair9" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \y_temps[1][11]_i_3 
       (.I0(\part_sum_reg[4]_23 [9]),
        .I1(\part_sum_reg[5]_24 [9]),
        .I2(\part_sum_reg[3]_25 [9]),
        .O(\y_temps[1][11]_i_3_n_0 ));
  (* HLUTNM = "lutpair8" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \y_temps[1][11]_i_4 
       (.I0(\part_sum_reg[4]_23 [8]),
        .I1(\part_sum_reg[5]_24 [8]),
        .I2(\part_sum_reg[3]_25 [8]),
        .O(\y_temps[1][11]_i_4_n_0 ));
  (* HLUTNM = "lutpair7" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \y_temps[1][11]_i_5 
       (.I0(\part_sum_reg[4]_23 [7]),
        .I1(\part_sum_reg[5]_24 [7]),
        .I2(\part_sum_reg[3]_25 [7]),
        .O(\y_temps[1][11]_i_5_n_0 ));
  (* HLUTNM = "lutpair11" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \y_temps[1][11]_i_6 
       (.I0(\part_sum_reg[4]_23 [11]),
        .I1(\part_sum_reg[5]_24 [11]),
        .I2(\part_sum_reg[3]_25 [11]),
        .I3(\y_temps[1][11]_i_2_n_0 ),
        .O(\y_temps[1][11]_i_6_n_0 ));
  (* HLUTNM = "lutpair10" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \y_temps[1][11]_i_7 
       (.I0(\part_sum_reg[4]_23 [10]),
        .I1(\part_sum_reg[5]_24 [10]),
        .I2(\part_sum_reg[3]_25 [10]),
        .I3(\y_temps[1][11]_i_3_n_0 ),
        .O(\y_temps[1][11]_i_7_n_0 ));
  (* HLUTNM = "lutpair9" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \y_temps[1][11]_i_8 
       (.I0(\part_sum_reg[4]_23 [9]),
        .I1(\part_sum_reg[5]_24 [9]),
        .I2(\part_sum_reg[3]_25 [9]),
        .I3(\y_temps[1][11]_i_4_n_0 ),
        .O(\y_temps[1][11]_i_8_n_0 ));
  (* HLUTNM = "lutpair8" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \y_temps[1][11]_i_9 
       (.I0(\part_sum_reg[4]_23 [8]),
        .I1(\part_sum_reg[5]_24 [8]),
        .I2(\part_sum_reg[3]_25 [8]),
        .I3(\y_temps[1][11]_i_5_n_0 ),
        .O(\y_temps[1][11]_i_9_n_0 ));
  (* HLUTNM = "lutpair13" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \y_temps[1][15]_i_2 
       (.I0(\part_sum_reg[4]_23 [13]),
        .I1(\part_sum_reg[5]_24 [13]),
        .I2(\part_sum_reg[3]_25 [13]),
        .O(\y_temps[1][15]_i_2_n_0 ));
  (* HLUTNM = "lutpair12" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \y_temps[1][15]_i_3 
       (.I0(\part_sum_reg[4]_23 [12]),
        .I1(\part_sum_reg[5]_24 [12]),
        .I2(\part_sum_reg[3]_25 [12]),
        .O(\y_temps[1][15]_i_3_n_0 ));
  (* HLUTNM = "lutpair11" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \y_temps[1][15]_i_4 
       (.I0(\part_sum_reg[4]_23 [11]),
        .I1(\part_sum_reg[5]_24 [11]),
        .I2(\part_sum_reg[3]_25 [11]),
        .O(\y_temps[1][15]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \y_temps[1][15]_i_5 
       (.I0(\part_sum_reg[3]_25 [14]),
        .I1(\part_sum_reg[5]_24 [14]),
        .I2(\part_sum_reg[4]_23 [14]),
        .I3(\part_sum_reg[5]_24 [15]),
        .I4(\part_sum_reg[4]_23 [15]),
        .I5(\part_sum_reg[3]_25 [15]),
        .O(\y_temps[1][15]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \y_temps[1][15]_i_6 
       (.I0(\y_temps[1][15]_i_2_n_0 ),
        .I1(\part_sum_reg[5]_24 [14]),
        .I2(\part_sum_reg[4]_23 [14]),
        .I3(\part_sum_reg[3]_25 [14]),
        .O(\y_temps[1][15]_i_6_n_0 ));
  (* HLUTNM = "lutpair13" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \y_temps[1][15]_i_7 
       (.I0(\part_sum_reg[4]_23 [13]),
        .I1(\part_sum_reg[5]_24 [13]),
        .I2(\part_sum_reg[3]_25 [13]),
        .I3(\y_temps[1][15]_i_3_n_0 ),
        .O(\y_temps[1][15]_i_7_n_0 ));
  (* HLUTNM = "lutpair12" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \y_temps[1][15]_i_8 
       (.I0(\part_sum_reg[4]_23 [12]),
        .I1(\part_sum_reg[5]_24 [12]),
        .I2(\part_sum_reg[3]_25 [12]),
        .I3(\y_temps[1][15]_i_4_n_0 ),
        .O(\y_temps[1][15]_i_8_n_0 ));
  (* HLUTNM = "lutpair4" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \y_temps[1][7]_i_10 
       (.I0(\part_sum_reg[4]_23 [4]),
        .I1(\part_sum_reg[5]_24 [4]),
        .I2(\part_sum_reg[3]_25 [4]),
        .I3(\y_temps[1][7]_i_6_n_0 ),
        .O(\y_temps[1][7]_i_10_n_0 ));
  (* HLUTNM = "lutpair2" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \y_temps[1][7]_i_11 
       (.I0(\part_sum_reg[4]_23 [2]),
        .I1(\part_sum_reg[5]_24 [2]),
        .I2(\part_sum_reg[3]_25 [2]),
        .O(\y_temps[1][7]_i_11_n_0 ));
  (* HLUTNM = "lutpair1" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \y_temps[1][7]_i_12 
       (.I0(\part_sum_reg[4]_23 [1]),
        .I1(\part_sum_reg[5]_24 [1]),
        .I2(\part_sum_reg[3]_25 [1]),
        .O(\y_temps[1][7]_i_12_n_0 ));
  (* HLUTNM = "lutpair0" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \y_temps[1][7]_i_13 
       (.I0(\part_sum_reg[4]_23 [0]),
        .I1(\part_sum_reg[5]_24 [0]),
        .I2(\part_sum_reg[3]_25 [0]),
        .O(\y_temps[1][7]_i_13_n_0 ));
  (* HLUTNM = "lutpair3" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \y_temps[1][7]_i_14 
       (.I0(\part_sum_reg[4]_23 [3]),
        .I1(\part_sum_reg[5]_24 [3]),
        .I2(\part_sum_reg[3]_25 [3]),
        .I3(\y_temps[1][7]_i_11_n_0 ),
        .O(\y_temps[1][7]_i_14_n_0 ));
  (* HLUTNM = "lutpair2" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \y_temps[1][7]_i_15 
       (.I0(\part_sum_reg[4]_23 [2]),
        .I1(\part_sum_reg[5]_24 [2]),
        .I2(\part_sum_reg[3]_25 [2]),
        .I3(\y_temps[1][7]_i_12_n_0 ),
        .O(\y_temps[1][7]_i_15_n_0 ));
  (* HLUTNM = "lutpair1" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \y_temps[1][7]_i_16 
       (.I0(\part_sum_reg[4]_23 [1]),
        .I1(\part_sum_reg[5]_24 [1]),
        .I2(\part_sum_reg[3]_25 [1]),
        .I3(\y_temps[1][7]_i_13_n_0 ),
        .O(\y_temps[1][7]_i_16_n_0 ));
  (* HLUTNM = "lutpair0" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \y_temps[1][7]_i_17 
       (.I0(\part_sum_reg[4]_23 [0]),
        .I1(\part_sum_reg[5]_24 [0]),
        .I2(\part_sum_reg[3]_25 [0]),
        .O(\y_temps[1][7]_i_17_n_0 ));
  (* HLUTNM = "lutpair6" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \y_temps[1][7]_i_3 
       (.I0(\part_sum_reg[4]_23 [6]),
        .I1(\part_sum_reg[5]_24 [6]),
        .I2(\part_sum_reg[3]_25 [6]),
        .O(\y_temps[1][7]_i_3_n_0 ));
  (* HLUTNM = "lutpair5" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \y_temps[1][7]_i_4 
       (.I0(\part_sum_reg[4]_23 [5]),
        .I1(\part_sum_reg[5]_24 [5]),
        .I2(\part_sum_reg[3]_25 [5]),
        .O(\y_temps[1][7]_i_4_n_0 ));
  (* HLUTNM = "lutpair4" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \y_temps[1][7]_i_5 
       (.I0(\part_sum_reg[4]_23 [4]),
        .I1(\part_sum_reg[5]_24 [4]),
        .I2(\part_sum_reg[3]_25 [4]),
        .O(\y_temps[1][7]_i_5_n_0 ));
  (* HLUTNM = "lutpair3" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \y_temps[1][7]_i_6 
       (.I0(\part_sum_reg[4]_23 [3]),
        .I1(\part_sum_reg[5]_24 [3]),
        .I2(\part_sum_reg[3]_25 [3]),
        .O(\y_temps[1][7]_i_6_n_0 ));
  (* HLUTNM = "lutpair7" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \y_temps[1][7]_i_7 
       (.I0(\part_sum_reg[4]_23 [7]),
        .I1(\part_sum_reg[5]_24 [7]),
        .I2(\part_sum_reg[3]_25 [7]),
        .I3(\y_temps[1][7]_i_3_n_0 ),
        .O(\y_temps[1][7]_i_7_n_0 ));
  (* HLUTNM = "lutpair6" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \y_temps[1][7]_i_8 
       (.I0(\part_sum_reg[4]_23 [6]),
        .I1(\part_sum_reg[5]_24 [6]),
        .I2(\part_sum_reg[3]_25 [6]),
        .I3(\y_temps[1][7]_i_4_n_0 ),
        .O(\y_temps[1][7]_i_8_n_0 ));
  (* HLUTNM = "lutpair5" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \y_temps[1][7]_i_9 
       (.I0(\part_sum_reg[4]_23 [5]),
        .I1(\part_sum_reg[5]_24 [5]),
        .I2(\part_sum_reg[3]_25 [5]),
        .I3(\y_temps[1][7]_i_5_n_0 ),
        .O(\y_temps[1][7]_i_9_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \y_temps_reg[0][10] 
       (.C(s00_axi_aclk),
        .CE(ARG__2_0),
        .D(\y_temps_reg[0][11]_i_1_n_5 ),
        .Q(\y_temps_reg_n_0_[0][10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \y_temps_reg[0][11] 
       (.C(s00_axi_aclk),
        .CE(ARG__2_0),
        .D(\y_temps_reg[0][11]_i_1_n_4 ),
        .Q(\y_temps_reg_n_0_[0][11] ),
        .R(1'b0));
  CARRY4 \y_temps_reg[0][11]_i_1 
       (.CI(\y_temps_reg[0][7]_i_1_n_0 ),
        .CO({\y_temps_reg[0][11]_i_1_n_0 ,\y_temps_reg[0][11]_i_1_n_1 ,\y_temps_reg[0][11]_i_1_n_2 ,\y_temps_reg[0][11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\y_temps[0][11]_i_2_n_0 ,\y_temps[0][11]_i_3_n_0 ,\y_temps[0][11]_i_4_n_0 ,\y_temps[0][11]_i_5_n_0 }),
        .O({\y_temps_reg[0][11]_i_1_n_4 ,\y_temps_reg[0][11]_i_1_n_5 ,\y_temps_reg[0][11]_i_1_n_6 ,\y_temps_reg[0][11]_i_1_n_7 }),
        .S({\y_temps[0][11]_i_6_n_0 ,\y_temps[0][11]_i_7_n_0 ,\y_temps[0][11]_i_8_n_0 ,\y_temps[0][11]_i_9_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \y_temps_reg[0][12] 
       (.C(s00_axi_aclk),
        .CE(ARG__2_0),
        .D(\y_temps_reg[0][15]_i_1_n_7 ),
        .Q(\y_temps_reg_n_0_[0][12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \y_temps_reg[0][13] 
       (.C(s00_axi_aclk),
        .CE(ARG__2_0),
        .D(\y_temps_reg[0][15]_i_1_n_6 ),
        .Q(\y_temps_reg_n_0_[0][13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \y_temps_reg[0][14] 
       (.C(s00_axi_aclk),
        .CE(ARG__2_0),
        .D(\y_temps_reg[0][15]_i_1_n_5 ),
        .Q(\y_temps_reg_n_0_[0][14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \y_temps_reg[0][15] 
       (.C(s00_axi_aclk),
        .CE(ARG__2_0),
        .D(\y_temps_reg[0][15]_i_1_n_4 ),
        .Q(\y_temps_reg_n_0_[0][15] ),
        .R(1'b0));
  CARRY4 \y_temps_reg[0][15]_i_1 
       (.CI(\y_temps_reg[0][11]_i_1_n_0 ),
        .CO({\NLW_y_temps_reg[0][15]_i_1_CO_UNCONNECTED [3],\y_temps_reg[0][15]_i_1_n_1 ,\y_temps_reg[0][15]_i_1_n_2 ,\y_temps_reg[0][15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\y_temps[0][15]_i_2_n_0 ,\y_temps[0][15]_i_3_n_0 ,\y_temps[0][15]_i_4_n_0 }),
        .O({\y_temps_reg[0][15]_i_1_n_4 ,\y_temps_reg[0][15]_i_1_n_5 ,\y_temps_reg[0][15]_i_1_n_6 ,\y_temps_reg[0][15]_i_1_n_7 }),
        .S({\y_temps[0][15]_i_5_n_0 ,\y_temps[0][15]_i_6_n_0 ,\y_temps[0][15]_i_7_n_0 ,\y_temps[0][15]_i_8_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \y_temps_reg[0][5] 
       (.C(s00_axi_aclk),
        .CE(ARG__2_0),
        .D(\y_temps_reg[0][7]_i_1_n_6 ),
        .Q(\y_temps_reg_n_0_[0][5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \y_temps_reg[0][6] 
       (.C(s00_axi_aclk),
        .CE(ARG__2_0),
        .D(\y_temps_reg[0][7]_i_1_n_5 ),
        .Q(\y_temps_reg_n_0_[0][6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \y_temps_reg[0][7] 
       (.C(s00_axi_aclk),
        .CE(ARG__2_0),
        .D(\y_temps_reg[0][7]_i_1_n_4 ),
        .Q(\y_temps_reg_n_0_[0][7] ),
        .R(1'b0));
  CARRY4 \y_temps_reg[0][7]_i_1 
       (.CI(\y_temps_reg[0][7]_i_2_n_0 ),
        .CO({\y_temps_reg[0][7]_i_1_n_0 ,\y_temps_reg[0][7]_i_1_n_1 ,\y_temps_reg[0][7]_i_1_n_2 ,\y_temps_reg[0][7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\y_temps[0][7]_i_3_n_0 ,\y_temps[0][7]_i_4_n_0 ,\y_temps[0][7]_i_5_n_0 ,\y_temps[0][7]_i_6_n_0 }),
        .O({\y_temps_reg[0][7]_i_1_n_4 ,\y_temps_reg[0][7]_i_1_n_5 ,\y_temps_reg[0][7]_i_1_n_6 ,\NLW_y_temps_reg[0][7]_i_1_O_UNCONNECTED [0]}),
        .S({\y_temps[0][7]_i_7_n_0 ,\y_temps[0][7]_i_8_n_0 ,\y_temps[0][7]_i_9_n_0 ,\y_temps[0][7]_i_10_n_0 }));
  CARRY4 \y_temps_reg[0][7]_i_2 
       (.CI(1'b0),
        .CO({\y_temps_reg[0][7]_i_2_n_0 ,\y_temps_reg[0][7]_i_2_n_1 ,\y_temps_reg[0][7]_i_2_n_2 ,\y_temps_reg[0][7]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\y_temps[0][7]_i_11_n_0 ,\y_temps[0][7]_i_12_n_0 ,\y_temps[0][7]_i_13_n_0 ,1'b0}),
        .O(\NLW_y_temps_reg[0][7]_i_2_O_UNCONNECTED [3:0]),
        .S({\y_temps[0][7]_i_14_n_0 ,\y_temps[0][7]_i_15_n_0 ,\y_temps[0][7]_i_16_n_0 ,\y_temps[0][7]_i_17_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \y_temps_reg[0][8] 
       (.C(s00_axi_aclk),
        .CE(ARG__2_0),
        .D(\y_temps_reg[0][11]_i_1_n_7 ),
        .Q(\y_temps_reg_n_0_[0][8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \y_temps_reg[0][9] 
       (.C(s00_axi_aclk),
        .CE(ARG__2_0),
        .D(\y_temps_reg[0][11]_i_1_n_6 ),
        .Q(\y_temps_reg_n_0_[0][9] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \y_temps_reg[1][10] 
       (.C(s00_axi_aclk),
        .CE(ARG__2_0),
        .D(\y_temps_reg[1][11]_i_1_n_5 ),
        .Q(\y_temps_reg_n_0_[1][10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \y_temps_reg[1][11] 
       (.C(s00_axi_aclk),
        .CE(ARG__2_0),
        .D(\y_temps_reg[1][11]_i_1_n_4 ),
        .Q(\y_temps_reg_n_0_[1][11] ),
        .R(1'b0));
  CARRY4 \y_temps_reg[1][11]_i_1 
       (.CI(\y_temps_reg[1][7]_i_1_n_0 ),
        .CO({\y_temps_reg[1][11]_i_1_n_0 ,\y_temps_reg[1][11]_i_1_n_1 ,\y_temps_reg[1][11]_i_1_n_2 ,\y_temps_reg[1][11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\y_temps[1][11]_i_2_n_0 ,\y_temps[1][11]_i_3_n_0 ,\y_temps[1][11]_i_4_n_0 ,\y_temps[1][11]_i_5_n_0 }),
        .O({\y_temps_reg[1][11]_i_1_n_4 ,\y_temps_reg[1][11]_i_1_n_5 ,\y_temps_reg[1][11]_i_1_n_6 ,\y_temps_reg[1][11]_i_1_n_7 }),
        .S({\y_temps[1][11]_i_6_n_0 ,\y_temps[1][11]_i_7_n_0 ,\y_temps[1][11]_i_8_n_0 ,\y_temps[1][11]_i_9_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \y_temps_reg[1][12] 
       (.C(s00_axi_aclk),
        .CE(ARG__2_0),
        .D(\y_temps_reg[1][15]_i_1_n_7 ),
        .Q(\y_temps_reg_n_0_[1][12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \y_temps_reg[1][13] 
       (.C(s00_axi_aclk),
        .CE(ARG__2_0),
        .D(\y_temps_reg[1][15]_i_1_n_6 ),
        .Q(\y_temps_reg_n_0_[1][13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \y_temps_reg[1][14] 
       (.C(s00_axi_aclk),
        .CE(ARG__2_0),
        .D(\y_temps_reg[1][15]_i_1_n_5 ),
        .Q(\y_temps_reg_n_0_[1][14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \y_temps_reg[1][15] 
       (.C(s00_axi_aclk),
        .CE(ARG__2_0),
        .D(\y_temps_reg[1][15]_i_1_n_4 ),
        .Q(\y_temps_reg_n_0_[1][15] ),
        .R(1'b0));
  CARRY4 \y_temps_reg[1][15]_i_1 
       (.CI(\y_temps_reg[1][11]_i_1_n_0 ),
        .CO({\NLW_y_temps_reg[1][15]_i_1_CO_UNCONNECTED [3],\y_temps_reg[1][15]_i_1_n_1 ,\y_temps_reg[1][15]_i_1_n_2 ,\y_temps_reg[1][15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\y_temps[1][15]_i_2_n_0 ,\y_temps[1][15]_i_3_n_0 ,\y_temps[1][15]_i_4_n_0 }),
        .O({\y_temps_reg[1][15]_i_1_n_4 ,\y_temps_reg[1][15]_i_1_n_5 ,\y_temps_reg[1][15]_i_1_n_6 ,\y_temps_reg[1][15]_i_1_n_7 }),
        .S({\y_temps[1][15]_i_5_n_0 ,\y_temps[1][15]_i_6_n_0 ,\y_temps[1][15]_i_7_n_0 ,\y_temps[1][15]_i_8_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \y_temps_reg[1][5] 
       (.C(s00_axi_aclk),
        .CE(ARG__2_0),
        .D(\y_temps_reg[1][7]_i_1_n_6 ),
        .Q(\y_temps_reg_n_0_[1][5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \y_temps_reg[1][6] 
       (.C(s00_axi_aclk),
        .CE(ARG__2_0),
        .D(\y_temps_reg[1][7]_i_1_n_5 ),
        .Q(\y_temps_reg_n_0_[1][6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \y_temps_reg[1][7] 
       (.C(s00_axi_aclk),
        .CE(ARG__2_0),
        .D(\y_temps_reg[1][7]_i_1_n_4 ),
        .Q(\y_temps_reg_n_0_[1][7] ),
        .R(1'b0));
  CARRY4 \y_temps_reg[1][7]_i_1 
       (.CI(\y_temps_reg[1][7]_i_2_n_0 ),
        .CO({\y_temps_reg[1][7]_i_1_n_0 ,\y_temps_reg[1][7]_i_1_n_1 ,\y_temps_reg[1][7]_i_1_n_2 ,\y_temps_reg[1][7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\y_temps[1][7]_i_3_n_0 ,\y_temps[1][7]_i_4_n_0 ,\y_temps[1][7]_i_5_n_0 ,\y_temps[1][7]_i_6_n_0 }),
        .O({\y_temps_reg[1][7]_i_1_n_4 ,\y_temps_reg[1][7]_i_1_n_5 ,\y_temps_reg[1][7]_i_1_n_6 ,\NLW_y_temps_reg[1][7]_i_1_O_UNCONNECTED [0]}),
        .S({\y_temps[1][7]_i_7_n_0 ,\y_temps[1][7]_i_8_n_0 ,\y_temps[1][7]_i_9_n_0 ,\y_temps[1][7]_i_10_n_0 }));
  CARRY4 \y_temps_reg[1][7]_i_2 
       (.CI(1'b0),
        .CO({\y_temps_reg[1][7]_i_2_n_0 ,\y_temps_reg[1][7]_i_2_n_1 ,\y_temps_reg[1][7]_i_2_n_2 ,\y_temps_reg[1][7]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\y_temps[1][7]_i_11_n_0 ,\y_temps[1][7]_i_12_n_0 ,\y_temps[1][7]_i_13_n_0 ,1'b0}),
        .O(\NLW_y_temps_reg[1][7]_i_2_O_UNCONNECTED [3:0]),
        .S({\y_temps[1][7]_i_14_n_0 ,\y_temps[1][7]_i_15_n_0 ,\y_temps[1][7]_i_16_n_0 ,\y_temps[1][7]_i_17_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \y_temps_reg[1][8] 
       (.C(s00_axi_aclk),
        .CE(ARG__2_0),
        .D(\y_temps_reg[1][11]_i_1_n_7 ),
        .Q(\y_temps_reg_n_0_[1][8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \y_temps_reg[1][9] 
       (.C(s00_axi_aclk),
        .CE(ARG__2_0),
        .D(\y_temps_reg[1][11]_i_1_n_6 ),
        .Q(\y_temps_reg_n_0_[1][9] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module design_1_cdc_sync
   (lpf_asr_reg,
    scndry_out,
    lpf_asr,
    p_1_in,
    p_2_in,
    asr_lpf,
    aux_reset_in,
    slowest_sync_clk);
  output lpf_asr_reg;
  output scndry_out;
  input lpf_asr;
  input p_1_in;
  input p_2_in;
  input [0:0]asr_lpf;
  input aux_reset_in;
  input slowest_sync_clk;

  wire asr_d1;
  wire [0:0]asr_lpf;
  wire aux_reset_in;
  wire lpf_asr;
  wire lpf_asr_reg;
  wire p_1_in;
  wire p_2_in;
  wire s_level_out_d1_cdc_to;
  wire s_level_out_d2;
  wire s_level_out_d3;
  wire scndry_out;
  wire slowest_sync_clk;

  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(asr_d1),
        .Q(s_level_out_d1_cdc_to),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1__0 
       (.I0(aux_reset_in),
        .O(asr_d1));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(scndry_out),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hEAAAAAA8)) 
    lpf_asr_i_1
       (.I0(lpf_asr),
        .I1(p_1_in),
        .I2(p_2_in),
        .I3(scndry_out),
        .I4(asr_lpf),
        .O(lpf_asr_reg));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module design_1_cdc_sync_0
   (lpf_exr_reg,
    scndry_out,
    lpf_exr,
    p_3_out,
    mb_debug_sys_rst,
    ext_reset_in,
    slowest_sync_clk);
  output lpf_exr_reg;
  output scndry_out;
  input lpf_exr;
  input [2:0]p_3_out;
  input mb_debug_sys_rst;
  input ext_reset_in;
  input slowest_sync_clk;

  wire exr_d1;
  wire ext_reset_in;
  wire lpf_exr;
  wire lpf_exr_reg;
  wire mb_debug_sys_rst;
  wire [2:0]p_3_out;
  wire s_level_out_d1_cdc_to;
  wire s_level_out_d2;
  wire s_level_out_d3;
  wire scndry_out;
  wire slowest_sync_clk;

  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(exr_d1),
        .Q(s_level_out_d1_cdc_to),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hB)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1 
       (.I0(mb_debug_sys_rst),
        .I1(ext_reset_in),
        .O(exr_d1));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(scndry_out),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hEAAAAAA8)) 
    lpf_exr_i_1
       (.I0(lpf_exr),
        .I1(p_3_out[1]),
        .I2(p_3_out[2]),
        .I3(scndry_out),
        .I4(p_3_out[0]),
        .O(lpf_exr_reg));
endmodule

(* CHECK_LICENSE_TYPE = "design_1_XOR_IP_0_0,XOR_IP_v1_0,{}" *) (* ORIG_REF_NAME = "design_1_XOR_IP_0_0" *) (* downgradeipidentifiedwarnings = "yes" *) 
(* x_core_info = "XOR_IP_v1_0,Vivado 2019.1" *) 
module design_1_design_1_XOR_IP_0_0
   (reset,
    led,
    sw,
    s00_axi_awaddr,
    s00_axi_awprot,
    s00_axi_awvalid,
    s00_axi_awready,
    s00_axi_wdata,
    s00_axi_wstrb,
    s00_axi_wvalid,
    s00_axi_wready,
    s00_axi_bresp,
    s00_axi_bvalid,
    s00_axi_bready,
    s00_axi_araddr,
    s00_axi_arprot,
    s00_axi_arvalid,
    s00_axi_arready,
    s00_axi_rdata,
    s00_axi_rresp,
    s00_axi_rvalid,
    s00_axi_rready,
    s00_axi_aclk,
    s00_axi_aresetn);
  (* x_interface_info = "xilinx.com:signal:reset:1.0 reset RST" *) (* x_interface_parameter = "XIL_INTERFACENAME reset, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input reset;
  output [3:0]led;
  input sw;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S00_AXI AWADDR" *) (* x_interface_parameter = "XIL_INTERFACENAME S00_AXI, WIZ_DATA_WIDTH 32, WIZ_NUM_REG 32, SUPPORTS_NARROW_BURST 0, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 66666672, ID_WIDTH 0, ADDR_WIDTH 7, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, NUM_READ_OUTSTANDING 8, NUM_WRITE_OUTSTANDING 8, MAX_BURST_LENGTH 1, PHASE 0.000, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 4, NUM_WRITE_THREADS 4, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input [6:0]s00_axi_awaddr;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S00_AXI AWPROT" *) input [2:0]s00_axi_awprot;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S00_AXI AWVALID" *) input s00_axi_awvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S00_AXI AWREADY" *) output s00_axi_awready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S00_AXI WDATA" *) input [31:0]s00_axi_wdata;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S00_AXI WSTRB" *) input [3:0]s00_axi_wstrb;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S00_AXI WVALID" *) input s00_axi_wvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S00_AXI WREADY" *) output s00_axi_wready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S00_AXI BRESP" *) output [1:0]s00_axi_bresp;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S00_AXI BVALID" *) output s00_axi_bvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S00_AXI BREADY" *) input s00_axi_bready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S00_AXI ARADDR" *) input [6:0]s00_axi_araddr;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S00_AXI ARPROT" *) input [2:0]s00_axi_arprot;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S00_AXI ARVALID" *) input s00_axi_arvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S00_AXI ARREADY" *) output s00_axi_arready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S00_AXI RDATA" *) output [31:0]s00_axi_rdata;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S00_AXI RRESP" *) output [1:0]s00_axi_rresp;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S00_AXI RVALID" *) output s00_axi_rvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S00_AXI RREADY" *) input s00_axi_rready;
  (* x_interface_info = "xilinx.com:signal:clock:1.0 S00_AXI_CLK CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME S00_AXI_CLK, ASSOCIATED_BUSIF S00_AXI, ASSOCIATED_RESET s00_axi_aresetn:reset, FREQ_HZ 66666672, PHASE 0.000, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0" *) input s00_axi_aclk;
  (* x_interface_info = "xilinx.com:signal:reset:1.0 S00_AXI_RST RST" *) (* x_interface_parameter = "XIL_INTERFACENAME S00_AXI_RST, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input s00_axi_aresetn;

  wire \<const0> ;
  wire [3:0]led;
  wire s00_axi_aclk;
  wire [6:0]s00_axi_araddr;
  wire s00_axi_aresetn;
  wire s00_axi_arready;
  wire s00_axi_arvalid;
  wire [6:0]s00_axi_awaddr;
  wire s00_axi_awready;
  wire s00_axi_awvalid;
  wire s00_axi_bready;
  wire s00_axi_bvalid;
  wire [31:0]s00_axi_rdata;
  wire s00_axi_rready;
  wire s00_axi_rvalid;
  wire [31:0]s00_axi_wdata;
  wire s00_axi_wready;
  wire [3:0]s00_axi_wstrb;
  wire s00_axi_wvalid;
  wire sw;

  assign s00_axi_bresp[1] = \<const0> ;
  assign s00_axi_bresp[0] = \<const0> ;
  assign s00_axi_rresp[1] = \<const0> ;
  assign s00_axi_rresp[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  design_1_XOR_IP_v1_0 U0
       (.S_AXI_ARREADY(s00_axi_arready),
        .S_AXI_AWREADY(s00_axi_awready),
        .S_AXI_WREADY(s00_axi_wready),
        .led(led),
        .s00_axi_aclk(s00_axi_aclk),
        .s00_axi_araddr(s00_axi_araddr[6:2]),
        .s00_axi_aresetn(s00_axi_aresetn),
        .s00_axi_arvalid(s00_axi_arvalid),
        .s00_axi_awaddr(s00_axi_awaddr[6:2]),
        .s00_axi_awvalid(s00_axi_awvalid),
        .s00_axi_bready(s00_axi_bready),
        .s00_axi_bvalid(s00_axi_bvalid),
        .s00_axi_rdata(s00_axi_rdata),
        .s00_axi_rready(s00_axi_rready),
        .s00_axi_rvalid(s00_axi_rvalid),
        .s00_axi_wdata(s00_axi_wdata),
        .s00_axi_wstrb(s00_axi_wstrb),
        .s00_axi_wvalid(s00_axi_wvalid),
        .sw(sw));
endmodule

(* CHECK_LICENSE_TYPE = "design_1_auto_pc_0,axi_protocol_converter_v2_1_19_axi_protocol_converter,{}" *) (* ORIG_REF_NAME = "design_1_auto_pc_0" *) (* downgradeipidentifiedwarnings = "yes" *) 
(* x_core_info = "axi_protocol_converter_v2_1_19_axi_protocol_converter,Vivado 2019.1" *) 
module design_1_design_1_auto_pc_0
   (aclk,
    aresetn,
    s_axi_awid,
    s_axi_awaddr,
    s_axi_awlen,
    s_axi_awsize,
    s_axi_awburst,
    s_axi_awlock,
    s_axi_awcache,
    s_axi_awprot,
    s_axi_awqos,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wid,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wlast,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bid,
    s_axi_bresp,
    s_axi_bvalid,
    s_axi_bready,
    s_axi_arid,
    s_axi_araddr,
    s_axi_arlen,
    s_axi_arsize,
    s_axi_arburst,
    s_axi_arlock,
    s_axi_arcache,
    s_axi_arprot,
    s_axi_arqos,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rid,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rlast,
    s_axi_rvalid,
    s_axi_rready,
    m_axi_awaddr,
    m_axi_awprot,
    m_axi_awvalid,
    m_axi_awready,
    m_axi_wdata,
    m_axi_wstrb,
    m_axi_wvalid,
    m_axi_wready,
    m_axi_bresp,
    m_axi_bvalid,
    m_axi_bready,
    m_axi_araddr,
    m_axi_arprot,
    m_axi_arvalid,
    m_axi_arready,
    m_axi_rdata,
    m_axi_rresp,
    m_axi_rvalid,
    m_axi_rready);
  (* x_interface_info = "xilinx.com:signal:clock:1.0 CLK CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME CLK, FREQ_HZ 66666672, PHASE 0.000, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, ASSOCIATED_BUSIF S_AXI:M_AXI, ASSOCIATED_RESET ARESETN, INSERT_VIP 0" *) input aclk;
  (* x_interface_info = "xilinx.com:signal:reset:1.0 RST RST" *) (* x_interface_parameter = "XIL_INTERFACENAME RST, POLARITY ACTIVE_LOW, INSERT_VIP 0, TYPE INTERCONNECT" *) input aresetn;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI AWID" *) input [11:0]s_axi_awid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI AWADDR" *) input [31:0]s_axi_awaddr;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI AWLEN" *) input [3:0]s_axi_awlen;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI AWSIZE" *) input [2:0]s_axi_awsize;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI AWBURST" *) input [1:0]s_axi_awburst;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI AWLOCK" *) input [1:0]s_axi_awlock;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI AWCACHE" *) input [3:0]s_axi_awcache;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI AWPROT" *) input [2:0]s_axi_awprot;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI AWQOS" *) input [3:0]s_axi_awqos;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI AWVALID" *) input s_axi_awvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI AWREADY" *) output s_axi_awready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI WID" *) input [11:0]s_axi_wid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI WDATA" *) input [31:0]s_axi_wdata;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI WSTRB" *) input [3:0]s_axi_wstrb;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI WLAST" *) input s_axi_wlast;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI WVALID" *) input s_axi_wvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI WREADY" *) output s_axi_wready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI BID" *) output [11:0]s_axi_bid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI BRESP" *) output [1:0]s_axi_bresp;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI BVALID" *) output s_axi_bvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI BREADY" *) input s_axi_bready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI ARID" *) input [11:0]s_axi_arid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI ARADDR" *) input [31:0]s_axi_araddr;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI ARLEN" *) input [3:0]s_axi_arlen;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI ARSIZE" *) input [2:0]s_axi_arsize;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI ARBURST" *) input [1:0]s_axi_arburst;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI ARLOCK" *) input [1:0]s_axi_arlock;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI ARCACHE" *) input [3:0]s_axi_arcache;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI ARPROT" *) input [2:0]s_axi_arprot;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI ARQOS" *) input [3:0]s_axi_arqos;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI ARVALID" *) input s_axi_arvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI ARREADY" *) output s_axi_arready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI RID" *) output [11:0]s_axi_rid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI RDATA" *) output [31:0]s_axi_rdata;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI RRESP" *) output [1:0]s_axi_rresp;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI RLAST" *) output s_axi_rlast;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI RVALID" *) output s_axi_rvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI RREADY" *) (* x_interface_parameter = "XIL_INTERFACENAME S_AXI, DATA_WIDTH 32, PROTOCOL AXI3, FREQ_HZ 66666672, ID_WIDTH 12, ADDR_WIDTH 32, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 1, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 1, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 8, NUM_WRITE_OUTSTANDING 8, MAX_BURST_LENGTH 16, PHASE 0.000, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 4, NUM_WRITE_THREADS 4, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input s_axi_rready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI AWADDR" *) output [31:0]m_axi_awaddr;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI AWPROT" *) output [2:0]m_axi_awprot;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI AWVALID" *) output m_axi_awvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI AWREADY" *) input m_axi_awready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI WDATA" *) output [31:0]m_axi_wdata;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI WSTRB" *) output [3:0]m_axi_wstrb;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI WVALID" *) output m_axi_wvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI WREADY" *) input m_axi_wready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI BRESP" *) input [1:0]m_axi_bresp;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI BVALID" *) input m_axi_bvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI BREADY" *) output m_axi_bready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI ARADDR" *) output [31:0]m_axi_araddr;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI ARPROT" *) output [2:0]m_axi_arprot;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI ARVALID" *) output m_axi_arvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI ARREADY" *) input m_axi_arready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI RDATA" *) input [31:0]m_axi_rdata;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI RRESP" *) input [1:0]m_axi_rresp;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI RVALID" *) input m_axi_rvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI RREADY" *) (* x_interface_parameter = "XIL_INTERFACENAME M_AXI, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 66666672, ID_WIDTH 0, ADDR_WIDTH 32, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 8, NUM_WRITE_OUTSTANDING 8, MAX_BURST_LENGTH 1, PHASE 0.000, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 4, NUM_WRITE_THREADS 4, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) output m_axi_rready;

  wire aclk;
  wire aresetn;
  wire [31:0]m_axi_araddr;
  wire [2:0]m_axi_arprot;
  wire m_axi_arready;
  wire m_axi_arvalid;
  wire [31:0]m_axi_awaddr;
  wire [2:0]m_axi_awprot;
  wire m_axi_awready;
  wire m_axi_awvalid;
  wire m_axi_bready;
  wire [1:0]m_axi_bresp;
  wire m_axi_bvalid;
  wire [31:0]m_axi_rdata;
  wire m_axi_rready;
  wire [1:0]m_axi_rresp;
  wire m_axi_rvalid;
  wire m_axi_wready;
  wire [31:0]s_axi_araddr;
  wire [1:0]s_axi_arburst;
  wire [11:0]s_axi_arid;
  wire [3:0]s_axi_arlen;
  wire [2:0]s_axi_arprot;
  wire s_axi_arready;
  wire [2:0]s_axi_arsize;
  wire s_axi_arvalid;
  wire [31:0]s_axi_awaddr;
  wire [1:0]s_axi_awburst;
  wire [11:0]s_axi_awid;
  wire [3:0]s_axi_awlen;
  wire [2:0]s_axi_awprot;
  wire s_axi_awready;
  wire [2:0]s_axi_awsize;
  wire s_axi_awvalid;
  wire [11:0]s_axi_bid;
  wire s_axi_bready;
  wire [1:0]s_axi_bresp;
  wire s_axi_bvalid;
  wire [31:0]s_axi_rdata;
  wire [11:0]s_axi_rid;
  wire s_axi_rlast;
  wire s_axi_rready;
  wire [1:0]s_axi_rresp;
  wire s_axi_rvalid;
  wire [31:0]s_axi_wdata;
  wire [3:0]s_axi_wstrb;
  wire s_axi_wvalid;

  assign m_axi_wdata[31:0] = s_axi_wdata;
  assign m_axi_wstrb[3:0] = s_axi_wstrb;
  assign m_axi_wvalid = s_axi_wvalid;
  assign s_axi_wready = m_axi_wready;
  design_1_axi_protocol_converter_v2_1_19_axi_protocol_converter inst
       (.aclk(aclk),
        .aresetn(aresetn),
        .in({m_axi_rresp,m_axi_rdata}),
        .m_axi_araddr(m_axi_araddr),
        .m_axi_arprot(m_axi_arprot),
        .m_axi_arready(m_axi_arready),
        .m_axi_arvalid(m_axi_arvalid),
        .m_axi_awaddr(m_axi_awaddr),
        .m_axi_awprot(m_axi_awprot),
        .m_axi_awready(m_axi_awready),
        .m_axi_awvalid(m_axi_awvalid),
        .m_axi_bready(m_axi_bready),
        .m_axi_bresp(m_axi_bresp),
        .m_axi_bvalid(m_axi_bvalid),
        .m_axi_rready(m_axi_rready),
        .m_axi_rvalid(m_axi_rvalid),
        .s_axi_araddr(s_axi_araddr),
        .s_axi_arburst(s_axi_arburst),
        .s_axi_arid(s_axi_arid),
        .s_axi_arlen(s_axi_arlen),
        .s_axi_arprot(s_axi_arprot),
        .s_axi_arready(s_axi_arready),
        .s_axi_arsize(s_axi_arsize[1:0]),
        .s_axi_arvalid(s_axi_arvalid),
        .s_axi_awaddr(s_axi_awaddr),
        .s_axi_awburst(s_axi_awburst),
        .s_axi_awid(s_axi_awid),
        .s_axi_awlen(s_axi_awlen),
        .s_axi_awprot(s_axi_awprot),
        .s_axi_awready(s_axi_awready),
        .s_axi_awsize(s_axi_awsize[1:0]),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_bid(s_axi_bid),
        .s_axi_bready(s_axi_bready),
        .s_axi_bresp(s_axi_bresp),
        .s_axi_bvalid(s_axi_bvalid),
        .s_axi_rdata(s_axi_rdata),
        .s_axi_rid(s_axi_rid),
        .s_axi_rlast(s_axi_rlast),
        .s_axi_rready(s_axi_rready),
        .s_axi_rresp(s_axi_rresp),
        .s_axi_rvalid(s_axi_rvalid));
endmodule

(* CHECK_LICENSE_TYPE = "design_1_processing_system7_0_0,processing_system7_v5_5_processing_system7,{}" *) (* ORIG_REF_NAME = "design_1_processing_system7_0_0" *) (* downgradeipidentifiedwarnings = "yes" *) 
(* x_core_info = "processing_system7_v5_5_processing_system7,Vivado 2019.1" *) 
module design_1_design_1_processing_system7_0_0
   (SDIO0_WP,
    TTC0_WAVE0_OUT,
    TTC0_WAVE1_OUT,
    TTC0_WAVE2_OUT,
    USB0_PORT_INDCTL,
    USB0_VBUS_PWRSELECT,
    USB0_VBUS_PWRFAULT,
    M_AXI_GP0_ARVALID,
    M_AXI_GP0_AWVALID,
    M_AXI_GP0_BREADY,
    M_AXI_GP0_RREADY,
    M_AXI_GP0_WLAST,
    M_AXI_GP0_WVALID,
    M_AXI_GP0_ARID,
    M_AXI_GP0_AWID,
    M_AXI_GP0_WID,
    M_AXI_GP0_ARBURST,
    M_AXI_GP0_ARLOCK,
    M_AXI_GP0_ARSIZE,
    M_AXI_GP0_AWBURST,
    M_AXI_GP0_AWLOCK,
    M_AXI_GP0_AWSIZE,
    M_AXI_GP0_ARPROT,
    M_AXI_GP0_AWPROT,
    M_AXI_GP0_ARADDR,
    M_AXI_GP0_AWADDR,
    M_AXI_GP0_WDATA,
    M_AXI_GP0_ARCACHE,
    M_AXI_GP0_ARLEN,
    M_AXI_GP0_ARQOS,
    M_AXI_GP0_AWCACHE,
    M_AXI_GP0_AWLEN,
    M_AXI_GP0_AWQOS,
    M_AXI_GP0_WSTRB,
    M_AXI_GP0_ACLK,
    M_AXI_GP0_ARREADY,
    M_AXI_GP0_AWREADY,
    M_AXI_GP0_BVALID,
    M_AXI_GP0_RLAST,
    M_AXI_GP0_RVALID,
    M_AXI_GP0_WREADY,
    M_AXI_GP0_BID,
    M_AXI_GP0_RID,
    M_AXI_GP0_BRESP,
    M_AXI_GP0_RRESP,
    M_AXI_GP0_RDATA,
    FCLK_CLK0,
    FCLK_RESET0_N,
    MIO,
    DDR_CAS_n,
    DDR_CKE,
    DDR_Clk_n,
    DDR_Clk,
    DDR_CS_n,
    DDR_DRSTB,
    DDR_ODT,
    DDR_RAS_n,
    DDR_WEB,
    DDR_BankAddr,
    DDR_Addr,
    DDR_VRN,
    DDR_VRP,
    DDR_DM,
    DDR_DQ,
    DDR_DQS_n,
    DDR_DQS,
    PS_SRSTB,
    PS_CLK,
    PS_PORB);
  (* x_interface_info = "xilinx.com:interface:sdio:1.0 SDIO_0 WP" *) input SDIO0_WP;
  output TTC0_WAVE0_OUT;
  output TTC0_WAVE1_OUT;
  output TTC0_WAVE2_OUT;
  (* x_interface_info = "xilinx.com:display_processing_system7:usbctrl:1.0 USBIND_0 PORT_INDCTL" *) output [1:0]USB0_PORT_INDCTL;
  (* x_interface_info = "xilinx.com:display_processing_system7:usbctrl:1.0 USBIND_0 VBUS_PWRSELECT" *) output USB0_VBUS_PWRSELECT;
  (* x_interface_info = "xilinx.com:display_processing_system7:usbctrl:1.0 USBIND_0 VBUS_PWRFAULT" *) input USB0_VBUS_PWRFAULT;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_GP0 ARVALID" *) output M_AXI_GP0_ARVALID;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_GP0 AWVALID" *) output M_AXI_GP0_AWVALID;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_GP0 BREADY" *) output M_AXI_GP0_BREADY;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_GP0 RREADY" *) output M_AXI_GP0_RREADY;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_GP0 WLAST" *) output M_AXI_GP0_WLAST;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_GP0 WVALID" *) output M_AXI_GP0_WVALID;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_GP0 ARID" *) output [11:0]M_AXI_GP0_ARID;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_GP0 AWID" *) output [11:0]M_AXI_GP0_AWID;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_GP0 WID" *) output [11:0]M_AXI_GP0_WID;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_GP0 ARBURST" *) output [1:0]M_AXI_GP0_ARBURST;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_GP0 ARLOCK" *) output [1:0]M_AXI_GP0_ARLOCK;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_GP0 ARSIZE" *) output [2:0]M_AXI_GP0_ARSIZE;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_GP0 AWBURST" *) output [1:0]M_AXI_GP0_AWBURST;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_GP0 AWLOCK" *) output [1:0]M_AXI_GP0_AWLOCK;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_GP0 AWSIZE" *) output [2:0]M_AXI_GP0_AWSIZE;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_GP0 ARPROT" *) output [2:0]M_AXI_GP0_ARPROT;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_GP0 AWPROT" *) output [2:0]M_AXI_GP0_AWPROT;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_GP0 ARADDR" *) output [31:0]M_AXI_GP0_ARADDR;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_GP0 AWADDR" *) output [31:0]M_AXI_GP0_AWADDR;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_GP0 WDATA" *) output [31:0]M_AXI_GP0_WDATA;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_GP0 ARCACHE" *) output [3:0]M_AXI_GP0_ARCACHE;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_GP0 ARLEN" *) output [3:0]M_AXI_GP0_ARLEN;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_GP0 ARQOS" *) output [3:0]M_AXI_GP0_ARQOS;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_GP0 AWCACHE" *) output [3:0]M_AXI_GP0_AWCACHE;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_GP0 AWLEN" *) output [3:0]M_AXI_GP0_AWLEN;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_GP0 AWQOS" *) output [3:0]M_AXI_GP0_AWQOS;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_GP0 WSTRB" *) output [3:0]M_AXI_GP0_WSTRB;
  (* x_interface_info = "xilinx.com:signal:clock:1.0 M_AXI_GP0_ACLK CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME M_AXI_GP0_ACLK, ASSOCIATED_BUSIF M_AXI_GP0, FREQ_HZ 66666672, PHASE 0.000, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0" *) input M_AXI_GP0_ACLK;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_GP0 ARREADY" *) input M_AXI_GP0_ARREADY;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_GP0 AWREADY" *) input M_AXI_GP0_AWREADY;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_GP0 BVALID" *) input M_AXI_GP0_BVALID;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_GP0 RLAST" *) input M_AXI_GP0_RLAST;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_GP0 RVALID" *) input M_AXI_GP0_RVALID;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_GP0 WREADY" *) input M_AXI_GP0_WREADY;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_GP0 BID" *) input [11:0]M_AXI_GP0_BID;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_GP0 RID" *) input [11:0]M_AXI_GP0_RID;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_GP0 BRESP" *) input [1:0]M_AXI_GP0_BRESP;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_GP0 RRESP" *) input [1:0]M_AXI_GP0_RRESP;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_GP0 RDATA" *) (* x_interface_parameter = "XIL_INTERFACENAME M_AXI_GP0, SUPPORTS_NARROW_BURST 0, NUM_WRITE_OUTSTANDING 8, NUM_READ_OUTSTANDING 8, DATA_WIDTH 32, PROTOCOL AXI3, FREQ_HZ 66666672, ID_WIDTH 12, ADDR_WIDTH 32, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 1, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 1, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, MAX_BURST_LENGTH 16, PHASE 0.000, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 4, NUM_WRITE_THREADS 4, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input [31:0]M_AXI_GP0_RDATA;
  (* x_interface_info = "xilinx.com:signal:clock:1.0 FCLK_CLK0 CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME FCLK_CLK0, FREQ_HZ 66666672, PHASE 0.000, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0" *) output FCLK_CLK0;
  (* x_interface_info = "xilinx.com:signal:reset:1.0 FCLK_RESET0_N RST" *) (* x_interface_parameter = "XIL_INTERFACENAME FCLK_RESET0_N, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) output FCLK_RESET0_N;
  (* x_interface_info = "xilinx.com:display_processing_system7:fixedio:1.0 FIXED_IO MIO" *) inout [53:0]MIO;
  (* x_interface_info = "xilinx.com:interface:ddrx:1.0 DDR CAS_N" *) inout DDR_CAS_n;
  (* x_interface_info = "xilinx.com:interface:ddrx:1.0 DDR CKE" *) inout DDR_CKE;
  (* x_interface_info = "xilinx.com:interface:ddrx:1.0 DDR CK_N" *) inout DDR_Clk_n;
  (* x_interface_info = "xilinx.com:interface:ddrx:1.0 DDR CK_P" *) inout DDR_Clk;
  (* x_interface_info = "xilinx.com:interface:ddrx:1.0 DDR CS_N" *) inout DDR_CS_n;
  (* x_interface_info = "xilinx.com:interface:ddrx:1.0 DDR RESET_N" *) inout DDR_DRSTB;
  (* x_interface_info = "xilinx.com:interface:ddrx:1.0 DDR ODT" *) inout DDR_ODT;
  (* x_interface_info = "xilinx.com:interface:ddrx:1.0 DDR RAS_N" *) inout DDR_RAS_n;
  (* x_interface_info = "xilinx.com:interface:ddrx:1.0 DDR WE_N" *) inout DDR_WEB;
  (* x_interface_info = "xilinx.com:interface:ddrx:1.0 DDR BA" *) inout [2:0]DDR_BankAddr;
  (* x_interface_info = "xilinx.com:interface:ddrx:1.0 DDR ADDR" *) inout [14:0]DDR_Addr;
  (* x_interface_info = "xilinx.com:display_processing_system7:fixedio:1.0 FIXED_IO DDR_VRN" *) inout DDR_VRN;
  (* x_interface_info = "xilinx.com:display_processing_system7:fixedio:1.0 FIXED_IO DDR_VRP" *) inout DDR_VRP;
  (* x_interface_info = "xilinx.com:interface:ddrx:1.0 DDR DM" *) inout [3:0]DDR_DM;
  (* x_interface_info = "xilinx.com:interface:ddrx:1.0 DDR DQ" *) inout [31:0]DDR_DQ;
  (* x_interface_info = "xilinx.com:interface:ddrx:1.0 DDR DQS_N" *) inout [3:0]DDR_DQS_n;
  (* x_interface_info = "xilinx.com:interface:ddrx:1.0 DDR DQS_P" *) (* x_interface_parameter = "XIL_INTERFACENAME DDR, CAN_DEBUG false, TIMEPERIOD_PS 1250, MEMORY_TYPE COMPONENTS, DATA_WIDTH 8, CS_ENABLED true, DATA_MASK_ENABLED true, SLOT Single, MEM_ADDR_MAP ROW_COLUMN_BANK, BURST_LENGTH 8, AXI_ARBITRATION_SCHEME TDM, CAS_LATENCY 11, CAS_WRITE_LATENCY 11" *) inout [3:0]DDR_DQS;
  (* x_interface_info = "xilinx.com:display_processing_system7:fixedio:1.0 FIXED_IO PS_SRSTB" *) inout PS_SRSTB;
  (* x_interface_info = "xilinx.com:display_processing_system7:fixedio:1.0 FIXED_IO PS_CLK" *) inout PS_CLK;
  (* x_interface_info = "xilinx.com:display_processing_system7:fixedio:1.0 FIXED_IO PS_PORB" *) (* x_interface_parameter = "XIL_INTERFACENAME FIXED_IO, CAN_DEBUG false" *) inout PS_PORB;

  wire [14:0]DDR_Addr;
  wire [2:0]DDR_BankAddr;
  wire DDR_CAS_n;
  wire DDR_CKE;
  wire DDR_CS_n;
  wire DDR_Clk;
  wire DDR_Clk_n;
  wire [3:0]DDR_DM;
  wire [31:0]DDR_DQ;
  wire [3:0]DDR_DQS;
  wire [3:0]DDR_DQS_n;
  wire DDR_DRSTB;
  wire DDR_ODT;
  wire DDR_RAS_n;
  wire DDR_VRN;
  wire DDR_VRP;
  wire DDR_WEB;
  wire FCLK_CLK0;
  wire FCLK_RESET0_N;
  wire [53:0]MIO;
  wire M_AXI_GP0_ACLK;
  wire [31:0]M_AXI_GP0_ARADDR;
  wire [1:0]M_AXI_GP0_ARBURST;
  wire [3:0]M_AXI_GP0_ARCACHE;
  wire [11:0]M_AXI_GP0_ARID;
  wire [3:0]M_AXI_GP0_ARLEN;
  wire [1:0]M_AXI_GP0_ARLOCK;
  wire [2:0]M_AXI_GP0_ARPROT;
  wire [3:0]M_AXI_GP0_ARQOS;
  wire M_AXI_GP0_ARREADY;
  wire [2:0]M_AXI_GP0_ARSIZE;
  wire M_AXI_GP0_ARVALID;
  wire [31:0]M_AXI_GP0_AWADDR;
  wire [1:0]M_AXI_GP0_AWBURST;
  wire [3:0]M_AXI_GP0_AWCACHE;
  wire [11:0]M_AXI_GP0_AWID;
  wire [3:0]M_AXI_GP0_AWLEN;
  wire [1:0]M_AXI_GP0_AWLOCK;
  wire [2:0]M_AXI_GP0_AWPROT;
  wire [3:0]M_AXI_GP0_AWQOS;
  wire M_AXI_GP0_AWREADY;
  wire [2:0]M_AXI_GP0_AWSIZE;
  wire M_AXI_GP0_AWVALID;
  wire [11:0]M_AXI_GP0_BID;
  wire M_AXI_GP0_BREADY;
  wire [1:0]M_AXI_GP0_BRESP;
  wire M_AXI_GP0_BVALID;
  wire [31:0]M_AXI_GP0_RDATA;
  wire [11:0]M_AXI_GP0_RID;
  wire M_AXI_GP0_RLAST;
  wire M_AXI_GP0_RREADY;
  wire [1:0]M_AXI_GP0_RRESP;
  wire M_AXI_GP0_RVALID;
  wire [31:0]M_AXI_GP0_WDATA;
  wire [11:0]M_AXI_GP0_WID;
  wire M_AXI_GP0_WLAST;
  wire M_AXI_GP0_WREADY;
  wire [3:0]M_AXI_GP0_WSTRB;
  wire M_AXI_GP0_WVALID;
  wire PS_CLK;
  wire PS_PORB;
  wire PS_SRSTB;
  wire SDIO0_WP;
  wire TTC0_WAVE0_OUT;
  wire TTC0_WAVE1_OUT;
  wire TTC0_WAVE2_OUT;
  wire [1:0]USB0_PORT_INDCTL;
  wire USB0_VBUS_PWRFAULT;
  wire USB0_VBUS_PWRSELECT;
  wire NLW_inst_CAN0_PHY_TX_UNCONNECTED;
  wire NLW_inst_CAN1_PHY_TX_UNCONNECTED;
  wire NLW_inst_DMA0_DAVALID_UNCONNECTED;
  wire NLW_inst_DMA0_DRREADY_UNCONNECTED;
  wire NLW_inst_DMA0_RSTN_UNCONNECTED;
  wire NLW_inst_DMA1_DAVALID_UNCONNECTED;
  wire NLW_inst_DMA1_DRREADY_UNCONNECTED;
  wire NLW_inst_DMA1_RSTN_UNCONNECTED;
  wire NLW_inst_DMA2_DAVALID_UNCONNECTED;
  wire NLW_inst_DMA2_DRREADY_UNCONNECTED;
  wire NLW_inst_DMA2_RSTN_UNCONNECTED;
  wire NLW_inst_DMA3_DAVALID_UNCONNECTED;
  wire NLW_inst_DMA3_DRREADY_UNCONNECTED;
  wire NLW_inst_DMA3_RSTN_UNCONNECTED;
  wire NLW_inst_ENET0_GMII_TX_EN_UNCONNECTED;
  wire NLW_inst_ENET0_GMII_TX_ER_UNCONNECTED;
  wire NLW_inst_ENET0_MDIO_MDC_UNCONNECTED;
  wire NLW_inst_ENET0_MDIO_O_UNCONNECTED;
  wire NLW_inst_ENET0_MDIO_T_UNCONNECTED;
  wire NLW_inst_ENET0_PTP_DELAY_REQ_RX_UNCONNECTED;
  wire NLW_inst_ENET0_PTP_DELAY_REQ_TX_UNCONNECTED;
  wire NLW_inst_ENET0_PTP_PDELAY_REQ_RX_UNCONNECTED;
  wire NLW_inst_ENET0_PTP_PDELAY_REQ_TX_UNCONNECTED;
  wire NLW_inst_ENET0_PTP_PDELAY_RESP_RX_UNCONNECTED;
  wire NLW_inst_ENET0_PTP_PDELAY_RESP_TX_UNCONNECTED;
  wire NLW_inst_ENET0_PTP_SYNC_FRAME_RX_UNCONNECTED;
  wire NLW_inst_ENET0_PTP_SYNC_FRAME_TX_UNCONNECTED;
  wire NLW_inst_ENET0_SOF_RX_UNCONNECTED;
  wire NLW_inst_ENET0_SOF_TX_UNCONNECTED;
  wire NLW_inst_ENET1_GMII_TX_EN_UNCONNECTED;
  wire NLW_inst_ENET1_GMII_TX_ER_UNCONNECTED;
  wire NLW_inst_ENET1_MDIO_MDC_UNCONNECTED;
  wire NLW_inst_ENET1_MDIO_O_UNCONNECTED;
  wire NLW_inst_ENET1_MDIO_T_UNCONNECTED;
  wire NLW_inst_ENET1_PTP_DELAY_REQ_RX_UNCONNECTED;
  wire NLW_inst_ENET1_PTP_DELAY_REQ_TX_UNCONNECTED;
  wire NLW_inst_ENET1_PTP_PDELAY_REQ_RX_UNCONNECTED;
  wire NLW_inst_ENET1_PTP_PDELAY_REQ_TX_UNCONNECTED;
  wire NLW_inst_ENET1_PTP_PDELAY_RESP_RX_UNCONNECTED;
  wire NLW_inst_ENET1_PTP_PDELAY_RESP_TX_UNCONNECTED;
  wire NLW_inst_ENET1_PTP_SYNC_FRAME_RX_UNCONNECTED;
  wire NLW_inst_ENET1_PTP_SYNC_FRAME_TX_UNCONNECTED;
  wire NLW_inst_ENET1_SOF_RX_UNCONNECTED;
  wire NLW_inst_ENET1_SOF_TX_UNCONNECTED;
  wire NLW_inst_EVENT_EVENTO_UNCONNECTED;
  wire NLW_inst_FCLK_CLK1_UNCONNECTED;
  wire NLW_inst_FCLK_CLK2_UNCONNECTED;
  wire NLW_inst_FCLK_CLK3_UNCONNECTED;
  wire NLW_inst_FCLK_RESET1_N_UNCONNECTED;
  wire NLW_inst_FCLK_RESET2_N_UNCONNECTED;
  wire NLW_inst_FCLK_RESET3_N_UNCONNECTED;
  wire NLW_inst_FTMT_F2P_TRIGACK_0_UNCONNECTED;
  wire NLW_inst_FTMT_F2P_TRIGACK_1_UNCONNECTED;
  wire NLW_inst_FTMT_F2P_TRIGACK_2_UNCONNECTED;
  wire NLW_inst_FTMT_F2P_TRIGACK_3_UNCONNECTED;
  wire NLW_inst_FTMT_P2F_TRIG_0_UNCONNECTED;
  wire NLW_inst_FTMT_P2F_TRIG_1_UNCONNECTED;
  wire NLW_inst_FTMT_P2F_TRIG_2_UNCONNECTED;
  wire NLW_inst_FTMT_P2F_TRIG_3_UNCONNECTED;
  wire NLW_inst_I2C0_SCL_O_UNCONNECTED;
  wire NLW_inst_I2C0_SCL_T_UNCONNECTED;
  wire NLW_inst_I2C0_SDA_O_UNCONNECTED;
  wire NLW_inst_I2C0_SDA_T_UNCONNECTED;
  wire NLW_inst_I2C1_SCL_O_UNCONNECTED;
  wire NLW_inst_I2C1_SCL_T_UNCONNECTED;
  wire NLW_inst_I2C1_SDA_O_UNCONNECTED;
  wire NLW_inst_I2C1_SDA_T_UNCONNECTED;
  wire NLW_inst_IRQ_P2F_CAN0_UNCONNECTED;
  wire NLW_inst_IRQ_P2F_CAN1_UNCONNECTED;
  wire NLW_inst_IRQ_P2F_CTI_UNCONNECTED;
  wire NLW_inst_IRQ_P2F_DMAC0_UNCONNECTED;
  wire NLW_inst_IRQ_P2F_DMAC1_UNCONNECTED;
  wire NLW_inst_IRQ_P2F_DMAC2_UNCONNECTED;
  wire NLW_inst_IRQ_P2F_DMAC3_UNCONNECTED;
  wire NLW_inst_IRQ_P2F_DMAC4_UNCONNECTED;
  wire NLW_inst_IRQ_P2F_DMAC5_UNCONNECTED;
  wire NLW_inst_IRQ_P2F_DMAC6_UNCONNECTED;
  wire NLW_inst_IRQ_P2F_DMAC7_UNCONNECTED;
  wire NLW_inst_IRQ_P2F_DMAC_ABORT_UNCONNECTED;
  wire NLW_inst_IRQ_P2F_ENET0_UNCONNECTED;
  wire NLW_inst_IRQ_P2F_ENET1_UNCONNECTED;
  wire NLW_inst_IRQ_P2F_ENET_WAKE0_UNCONNECTED;
  wire NLW_inst_IRQ_P2F_ENET_WAKE1_UNCONNECTED;
  wire NLW_inst_IRQ_P2F_GPIO_UNCONNECTED;
  wire NLW_inst_IRQ_P2F_I2C0_UNCONNECTED;
  wire NLW_inst_IRQ_P2F_I2C1_UNCONNECTED;
  wire NLW_inst_IRQ_P2F_QSPI_UNCONNECTED;
  wire NLW_inst_IRQ_P2F_SDIO0_UNCONNECTED;
  wire NLW_inst_IRQ_P2F_SDIO1_UNCONNECTED;
  wire NLW_inst_IRQ_P2F_SMC_UNCONNECTED;
  wire NLW_inst_IRQ_P2F_SPI0_UNCONNECTED;
  wire NLW_inst_IRQ_P2F_SPI1_UNCONNECTED;
  wire NLW_inst_IRQ_P2F_UART0_UNCONNECTED;
  wire NLW_inst_IRQ_P2F_UART1_UNCONNECTED;
  wire NLW_inst_IRQ_P2F_USB0_UNCONNECTED;
  wire NLW_inst_IRQ_P2F_USB1_UNCONNECTED;
  wire NLW_inst_M_AXI_GP0_ARESETN_UNCONNECTED;
  wire NLW_inst_M_AXI_GP1_ARESETN_UNCONNECTED;
  wire NLW_inst_M_AXI_GP1_ARVALID_UNCONNECTED;
  wire NLW_inst_M_AXI_GP1_AWVALID_UNCONNECTED;
  wire NLW_inst_M_AXI_GP1_BREADY_UNCONNECTED;
  wire NLW_inst_M_AXI_GP1_RREADY_UNCONNECTED;
  wire NLW_inst_M_AXI_GP1_WLAST_UNCONNECTED;
  wire NLW_inst_M_AXI_GP1_WVALID_UNCONNECTED;
  wire NLW_inst_PJTAG_TDO_UNCONNECTED;
  wire NLW_inst_SDIO0_BUSPOW_UNCONNECTED;
  wire NLW_inst_SDIO0_CLK_UNCONNECTED;
  wire NLW_inst_SDIO0_CMD_O_UNCONNECTED;
  wire NLW_inst_SDIO0_CMD_T_UNCONNECTED;
  wire NLW_inst_SDIO0_LED_UNCONNECTED;
  wire NLW_inst_SDIO1_BUSPOW_UNCONNECTED;
  wire NLW_inst_SDIO1_CLK_UNCONNECTED;
  wire NLW_inst_SDIO1_CMD_O_UNCONNECTED;
  wire NLW_inst_SDIO1_CMD_T_UNCONNECTED;
  wire NLW_inst_SDIO1_LED_UNCONNECTED;
  wire NLW_inst_SPI0_MISO_O_UNCONNECTED;
  wire NLW_inst_SPI0_MISO_T_UNCONNECTED;
  wire NLW_inst_SPI0_MOSI_O_UNCONNECTED;
  wire NLW_inst_SPI0_MOSI_T_UNCONNECTED;
  wire NLW_inst_SPI0_SCLK_O_UNCONNECTED;
  wire NLW_inst_SPI0_SCLK_T_UNCONNECTED;
  wire NLW_inst_SPI0_SS1_O_UNCONNECTED;
  wire NLW_inst_SPI0_SS2_O_UNCONNECTED;
  wire NLW_inst_SPI0_SS_O_UNCONNECTED;
  wire NLW_inst_SPI0_SS_T_UNCONNECTED;
  wire NLW_inst_SPI1_MISO_O_UNCONNECTED;
  wire NLW_inst_SPI1_MISO_T_UNCONNECTED;
  wire NLW_inst_SPI1_MOSI_O_UNCONNECTED;
  wire NLW_inst_SPI1_MOSI_T_UNCONNECTED;
  wire NLW_inst_SPI1_SCLK_O_UNCONNECTED;
  wire NLW_inst_SPI1_SCLK_T_UNCONNECTED;
  wire NLW_inst_SPI1_SS1_O_UNCONNECTED;
  wire NLW_inst_SPI1_SS2_O_UNCONNECTED;
  wire NLW_inst_SPI1_SS_O_UNCONNECTED;
  wire NLW_inst_SPI1_SS_T_UNCONNECTED;
  wire NLW_inst_S_AXI_ACP_ARESETN_UNCONNECTED;
  wire NLW_inst_S_AXI_ACP_ARREADY_UNCONNECTED;
  wire NLW_inst_S_AXI_ACP_AWREADY_UNCONNECTED;
  wire NLW_inst_S_AXI_ACP_BVALID_UNCONNECTED;
  wire NLW_inst_S_AXI_ACP_RLAST_UNCONNECTED;
  wire NLW_inst_S_AXI_ACP_RVALID_UNCONNECTED;
  wire NLW_inst_S_AXI_ACP_WREADY_UNCONNECTED;
  wire NLW_inst_S_AXI_GP0_ARESETN_UNCONNECTED;
  wire NLW_inst_S_AXI_GP0_ARREADY_UNCONNECTED;
  wire NLW_inst_S_AXI_GP0_AWREADY_UNCONNECTED;
  wire NLW_inst_S_AXI_GP0_BVALID_UNCONNECTED;
  wire NLW_inst_S_AXI_GP0_RLAST_UNCONNECTED;
  wire NLW_inst_S_AXI_GP0_RVALID_UNCONNECTED;
  wire NLW_inst_S_AXI_GP0_WREADY_UNCONNECTED;
  wire NLW_inst_S_AXI_GP1_ARESETN_UNCONNECTED;
  wire NLW_inst_S_AXI_GP1_ARREADY_UNCONNECTED;
  wire NLW_inst_S_AXI_GP1_AWREADY_UNCONNECTED;
  wire NLW_inst_S_AXI_GP1_BVALID_UNCONNECTED;
  wire NLW_inst_S_AXI_GP1_RLAST_UNCONNECTED;
  wire NLW_inst_S_AXI_GP1_RVALID_UNCONNECTED;
  wire NLW_inst_S_AXI_GP1_WREADY_UNCONNECTED;
  wire NLW_inst_S_AXI_HP0_ARESETN_UNCONNECTED;
  wire NLW_inst_S_AXI_HP0_ARREADY_UNCONNECTED;
  wire NLW_inst_S_AXI_HP0_AWREADY_UNCONNECTED;
  wire NLW_inst_S_AXI_HP0_BVALID_UNCONNECTED;
  wire NLW_inst_S_AXI_HP0_RLAST_UNCONNECTED;
  wire NLW_inst_S_AXI_HP0_RVALID_UNCONNECTED;
  wire NLW_inst_S_AXI_HP0_WREADY_UNCONNECTED;
  wire NLW_inst_S_AXI_HP1_ARESETN_UNCONNECTED;
  wire NLW_inst_S_AXI_HP1_ARREADY_UNCONNECTED;
  wire NLW_inst_S_AXI_HP1_AWREADY_UNCONNECTED;
  wire NLW_inst_S_AXI_HP1_BVALID_UNCONNECTED;
  wire NLW_inst_S_AXI_HP1_RLAST_UNCONNECTED;
  wire NLW_inst_S_AXI_HP1_RVALID_UNCONNECTED;
  wire NLW_inst_S_AXI_HP1_WREADY_UNCONNECTED;
  wire NLW_inst_S_AXI_HP2_ARESETN_UNCONNECTED;
  wire NLW_inst_S_AXI_HP2_ARREADY_UNCONNECTED;
  wire NLW_inst_S_AXI_HP2_AWREADY_UNCONNECTED;
  wire NLW_inst_S_AXI_HP2_BVALID_UNCONNECTED;
  wire NLW_inst_S_AXI_HP2_RLAST_UNCONNECTED;
  wire NLW_inst_S_AXI_HP2_RVALID_UNCONNECTED;
  wire NLW_inst_S_AXI_HP2_WREADY_UNCONNECTED;
  wire NLW_inst_S_AXI_HP3_ARESETN_UNCONNECTED;
  wire NLW_inst_S_AXI_HP3_ARREADY_UNCONNECTED;
  wire NLW_inst_S_AXI_HP3_AWREADY_UNCONNECTED;
  wire NLW_inst_S_AXI_HP3_BVALID_UNCONNECTED;
  wire NLW_inst_S_AXI_HP3_RLAST_UNCONNECTED;
  wire NLW_inst_S_AXI_HP3_RVALID_UNCONNECTED;
  wire NLW_inst_S_AXI_HP3_WREADY_UNCONNECTED;
  wire NLW_inst_TRACE_CLK_OUT_UNCONNECTED;
  wire NLW_inst_TRACE_CTL_UNCONNECTED;
  wire NLW_inst_TTC1_WAVE0_OUT_UNCONNECTED;
  wire NLW_inst_TTC1_WAVE1_OUT_UNCONNECTED;
  wire NLW_inst_TTC1_WAVE2_OUT_UNCONNECTED;
  wire NLW_inst_UART0_DTRN_UNCONNECTED;
  wire NLW_inst_UART0_RTSN_UNCONNECTED;
  wire NLW_inst_UART0_TX_UNCONNECTED;
  wire NLW_inst_UART1_DTRN_UNCONNECTED;
  wire NLW_inst_UART1_RTSN_UNCONNECTED;
  wire NLW_inst_UART1_TX_UNCONNECTED;
  wire NLW_inst_USB1_VBUS_PWRSELECT_UNCONNECTED;
  wire NLW_inst_WDT_RST_OUT_UNCONNECTED;
  wire [1:0]NLW_inst_DMA0_DATYPE_UNCONNECTED;
  wire [1:0]NLW_inst_DMA1_DATYPE_UNCONNECTED;
  wire [1:0]NLW_inst_DMA2_DATYPE_UNCONNECTED;
  wire [1:0]NLW_inst_DMA3_DATYPE_UNCONNECTED;
  wire [7:0]NLW_inst_ENET0_GMII_TXD_UNCONNECTED;
  wire [7:0]NLW_inst_ENET1_GMII_TXD_UNCONNECTED;
  wire [1:0]NLW_inst_EVENT_STANDBYWFE_UNCONNECTED;
  wire [1:0]NLW_inst_EVENT_STANDBYWFI_UNCONNECTED;
  wire [31:0]NLW_inst_FTMT_P2F_DEBUG_UNCONNECTED;
  wire [63:0]NLW_inst_GPIO_O_UNCONNECTED;
  wire [63:0]NLW_inst_GPIO_T_UNCONNECTED;
  wire [31:0]NLW_inst_M_AXI_GP1_ARADDR_UNCONNECTED;
  wire [1:0]NLW_inst_M_AXI_GP1_ARBURST_UNCONNECTED;
  wire [3:0]NLW_inst_M_AXI_GP1_ARCACHE_UNCONNECTED;
  wire [11:0]NLW_inst_M_AXI_GP1_ARID_UNCONNECTED;
  wire [3:0]NLW_inst_M_AXI_GP1_ARLEN_UNCONNECTED;
  wire [1:0]NLW_inst_M_AXI_GP1_ARLOCK_UNCONNECTED;
  wire [2:0]NLW_inst_M_AXI_GP1_ARPROT_UNCONNECTED;
  wire [3:0]NLW_inst_M_AXI_GP1_ARQOS_UNCONNECTED;
  wire [2:0]NLW_inst_M_AXI_GP1_ARSIZE_UNCONNECTED;
  wire [31:0]NLW_inst_M_AXI_GP1_AWADDR_UNCONNECTED;
  wire [1:0]NLW_inst_M_AXI_GP1_AWBURST_UNCONNECTED;
  wire [3:0]NLW_inst_M_AXI_GP1_AWCACHE_UNCONNECTED;
  wire [11:0]NLW_inst_M_AXI_GP1_AWID_UNCONNECTED;
  wire [3:0]NLW_inst_M_AXI_GP1_AWLEN_UNCONNECTED;
  wire [1:0]NLW_inst_M_AXI_GP1_AWLOCK_UNCONNECTED;
  wire [2:0]NLW_inst_M_AXI_GP1_AWPROT_UNCONNECTED;
  wire [3:0]NLW_inst_M_AXI_GP1_AWQOS_UNCONNECTED;
  wire [2:0]NLW_inst_M_AXI_GP1_AWSIZE_UNCONNECTED;
  wire [31:0]NLW_inst_M_AXI_GP1_WDATA_UNCONNECTED;
  wire [11:0]NLW_inst_M_AXI_GP1_WID_UNCONNECTED;
  wire [3:0]NLW_inst_M_AXI_GP1_WSTRB_UNCONNECTED;
  wire [2:0]NLW_inst_SDIO0_BUSVOLT_UNCONNECTED;
  wire [3:0]NLW_inst_SDIO0_DATA_O_UNCONNECTED;
  wire [3:0]NLW_inst_SDIO0_DATA_T_UNCONNECTED;
  wire [2:0]NLW_inst_SDIO1_BUSVOLT_UNCONNECTED;
  wire [3:0]NLW_inst_SDIO1_DATA_O_UNCONNECTED;
  wire [3:0]NLW_inst_SDIO1_DATA_T_UNCONNECTED;
  wire [2:0]NLW_inst_S_AXI_ACP_BID_UNCONNECTED;
  wire [1:0]NLW_inst_S_AXI_ACP_BRESP_UNCONNECTED;
  wire [63:0]NLW_inst_S_AXI_ACP_RDATA_UNCONNECTED;
  wire [2:0]NLW_inst_S_AXI_ACP_RID_UNCONNECTED;
  wire [1:0]NLW_inst_S_AXI_ACP_RRESP_UNCONNECTED;
  wire [5:0]NLW_inst_S_AXI_GP0_BID_UNCONNECTED;
  wire [1:0]NLW_inst_S_AXI_GP0_BRESP_UNCONNECTED;
  wire [31:0]NLW_inst_S_AXI_GP0_RDATA_UNCONNECTED;
  wire [5:0]NLW_inst_S_AXI_GP0_RID_UNCONNECTED;
  wire [1:0]NLW_inst_S_AXI_GP0_RRESP_UNCONNECTED;
  wire [5:0]NLW_inst_S_AXI_GP1_BID_UNCONNECTED;
  wire [1:0]NLW_inst_S_AXI_GP1_BRESP_UNCONNECTED;
  wire [31:0]NLW_inst_S_AXI_GP1_RDATA_UNCONNECTED;
  wire [5:0]NLW_inst_S_AXI_GP1_RID_UNCONNECTED;
  wire [1:0]NLW_inst_S_AXI_GP1_RRESP_UNCONNECTED;
  wire [5:0]NLW_inst_S_AXI_HP0_BID_UNCONNECTED;
  wire [1:0]NLW_inst_S_AXI_HP0_BRESP_UNCONNECTED;
  wire [2:0]NLW_inst_S_AXI_HP0_RACOUNT_UNCONNECTED;
  wire [7:0]NLW_inst_S_AXI_HP0_RCOUNT_UNCONNECTED;
  wire [63:0]NLW_inst_S_AXI_HP0_RDATA_UNCONNECTED;
  wire [5:0]NLW_inst_S_AXI_HP0_RID_UNCONNECTED;
  wire [1:0]NLW_inst_S_AXI_HP0_RRESP_UNCONNECTED;
  wire [5:0]NLW_inst_S_AXI_HP0_WACOUNT_UNCONNECTED;
  wire [7:0]NLW_inst_S_AXI_HP0_WCOUNT_UNCONNECTED;
  wire [5:0]NLW_inst_S_AXI_HP1_BID_UNCONNECTED;
  wire [1:0]NLW_inst_S_AXI_HP1_BRESP_UNCONNECTED;
  wire [2:0]NLW_inst_S_AXI_HP1_RACOUNT_UNCONNECTED;
  wire [7:0]NLW_inst_S_AXI_HP1_RCOUNT_UNCONNECTED;
  wire [63:0]NLW_inst_S_AXI_HP1_RDATA_UNCONNECTED;
  wire [5:0]NLW_inst_S_AXI_HP1_RID_UNCONNECTED;
  wire [1:0]NLW_inst_S_AXI_HP1_RRESP_UNCONNECTED;
  wire [5:0]NLW_inst_S_AXI_HP1_WACOUNT_UNCONNECTED;
  wire [7:0]NLW_inst_S_AXI_HP1_WCOUNT_UNCONNECTED;
  wire [5:0]NLW_inst_S_AXI_HP2_BID_UNCONNECTED;
  wire [1:0]NLW_inst_S_AXI_HP2_BRESP_UNCONNECTED;
  wire [2:0]NLW_inst_S_AXI_HP2_RACOUNT_UNCONNECTED;
  wire [7:0]NLW_inst_S_AXI_HP2_RCOUNT_UNCONNECTED;
  wire [63:0]NLW_inst_S_AXI_HP2_RDATA_UNCONNECTED;
  wire [5:0]NLW_inst_S_AXI_HP2_RID_UNCONNECTED;
  wire [1:0]NLW_inst_S_AXI_HP2_RRESP_UNCONNECTED;
  wire [5:0]NLW_inst_S_AXI_HP2_WACOUNT_UNCONNECTED;
  wire [7:0]NLW_inst_S_AXI_HP2_WCOUNT_UNCONNECTED;
  wire [5:0]NLW_inst_S_AXI_HP3_BID_UNCONNECTED;
  wire [1:0]NLW_inst_S_AXI_HP3_BRESP_UNCONNECTED;
  wire [2:0]NLW_inst_S_AXI_HP3_RACOUNT_UNCONNECTED;
  wire [7:0]NLW_inst_S_AXI_HP3_RCOUNT_UNCONNECTED;
  wire [63:0]NLW_inst_S_AXI_HP3_RDATA_UNCONNECTED;
  wire [5:0]NLW_inst_S_AXI_HP3_RID_UNCONNECTED;
  wire [1:0]NLW_inst_S_AXI_HP3_RRESP_UNCONNECTED;
  wire [5:0]NLW_inst_S_AXI_HP3_WACOUNT_UNCONNECTED;
  wire [7:0]NLW_inst_S_AXI_HP3_WCOUNT_UNCONNECTED;
  wire [1:0]NLW_inst_TRACE_DATA_UNCONNECTED;
  wire [1:0]NLW_inst_USB1_PORT_INDCTL_UNCONNECTED;

  (* C_DM_WIDTH = "4" *) 
  (* C_DQS_WIDTH = "4" *) 
  (* C_DQ_WIDTH = "32" *) 
  (* C_EMIO_GPIO_WIDTH = "64" *) 
  (* C_EN_EMIO_ENET0 = "0" *) 
  (* C_EN_EMIO_ENET1 = "0" *) 
  (* C_EN_EMIO_PJTAG = "0" *) 
  (* C_EN_EMIO_TRACE = "0" *) 
  (* C_FCLK_CLK0_BUF = "TRUE" *) 
  (* C_FCLK_CLK1_BUF = "FALSE" *) 
  (* C_FCLK_CLK2_BUF = "FALSE" *) 
  (* C_FCLK_CLK3_BUF = "FALSE" *) 
  (* C_GP0_EN_MODIFIABLE_TXN = "0" *) 
  (* C_GP1_EN_MODIFIABLE_TXN = "0" *) 
  (* C_INCLUDE_ACP_TRANS_CHECK = "0" *) 
  (* C_INCLUDE_TRACE_BUFFER = "0" *) 
  (* C_IRQ_F2P_MODE = "DIRECT" *) 
  (* C_MIO_PRIMITIVE = "54" *) 
  (* C_M_AXI_GP0_ENABLE_STATIC_REMAP = "0" *) 
  (* C_M_AXI_GP0_ID_WIDTH = "12" *) 
  (* C_M_AXI_GP0_THREAD_ID_WIDTH = "12" *) 
  (* C_M_AXI_GP1_ENABLE_STATIC_REMAP = "0" *) 
  (* C_M_AXI_GP1_ID_WIDTH = "12" *) 
  (* C_M_AXI_GP1_THREAD_ID_WIDTH = "12" *) 
  (* C_NUM_F2P_INTR_INPUTS = "1" *) 
  (* C_PACKAGE_NAME = "clg400" *) 
  (* C_PS7_SI_REV = "PRODUCTION" *) 
  (* C_S_AXI_ACP_ARUSER_VAL = "31" *) 
  (* C_S_AXI_ACP_AWUSER_VAL = "31" *) 
  (* C_S_AXI_ACP_ID_WIDTH = "3" *) 
  (* C_S_AXI_GP0_ID_WIDTH = "6" *) 
  (* C_S_AXI_GP1_ID_WIDTH = "6" *) 
  (* C_S_AXI_HP0_DATA_WIDTH = "64" *) 
  (* C_S_AXI_HP0_ID_WIDTH = "6" *) 
  (* C_S_AXI_HP1_DATA_WIDTH = "64" *) 
  (* C_S_AXI_HP1_ID_WIDTH = "6" *) 
  (* C_S_AXI_HP2_DATA_WIDTH = "64" *) 
  (* C_S_AXI_HP2_ID_WIDTH = "6" *) 
  (* C_S_AXI_HP3_DATA_WIDTH = "64" *) 
  (* C_S_AXI_HP3_ID_WIDTH = "6" *) 
  (* C_TRACE_BUFFER_CLOCK_DELAY = "12" *) 
  (* C_TRACE_BUFFER_FIFO_SIZE = "128" *) 
  (* C_TRACE_INTERNAL_WIDTH = "2" *) 
  (* C_TRACE_PIPELINE_WIDTH = "8" *) 
  (* C_USE_AXI_NONSECURE = "0" *) 
  (* C_USE_DEFAULT_ACP_USER_VAL = "0" *) 
  (* C_USE_M_AXI_GP0 = "1" *) 
  (* C_USE_M_AXI_GP1 = "0" *) 
  (* C_USE_S_AXI_ACP = "0" *) 
  (* C_USE_S_AXI_GP0 = "0" *) 
  (* C_USE_S_AXI_GP1 = "0" *) 
  (* C_USE_S_AXI_HP0 = "0" *) 
  (* C_USE_S_AXI_HP1 = "0" *) 
  (* C_USE_S_AXI_HP2 = "0" *) 
  (* C_USE_S_AXI_HP3 = "0" *) 
  (* HW_HANDOFF = "design_1_processing_system7_0_0.hwdef" *) 
  (* POWER = "<PROCESSOR name={system} numA9Cores={2} clockFreq={650} load={0.5} /><MEMORY name={code} memType={DDR3} dataWidth={32} clockFreq={525} readRate={0.5} writeRate={0.5} /><IO interface={GPIO_Bank_1} ioStandard={LVCMOS18} bidis={2} ioBank={Vcco_p1} clockFreq={1} usageRate={0.5} /><IO interface={GPIO_Bank_0} ioStandard={LVCMOS33} bidis={9} ioBank={Vcco_p0} clockFreq={1} usageRate={0.5} /><IO interface={Timer} ioStandard={} bidis={0} ioBank={} clockFreq={108.333336} usageRate={0.5} /><IO interface={UART} ioStandard={LVCMOS18} bidis={2} ioBank={Vcco_p1} clockFreq={100.000000} usageRate={0.5} /><IO interface={SD} ioStandard={LVCMOS18} bidis={7} ioBank={Vcco_p1} clockFreq={50.000000} usageRate={0.5} /><IO interface={USB} ioStandard={LVCMOS18} bidis={12} ioBank={Vcco_p1} clockFreq={60} usageRate={0.5} /><IO interface={GigE} ioStandard={HSTL_I_18} bidis={14} ioBank={Vcco_p1} clockFreq={125.000000} usageRate={0.5} /><IO interface={QSPI} ioStandard={LVCMOS33} bidis={7} ioBank={Vcco_p0} clockFreq={200} usageRate={0.5} /><PLL domain={Processor} vco={1300.000} /><PLL domain={Memory} vco={1050.000} /><PLL domain={IO} vco={1000.000} /><AXI interface={M_AXI_GP0} dataWidth={32} clockFreq={66} usageRate={0.5} />/>" *) 
  (* USE_TRACE_DATA_EDGE_DETECTOR = "0" *) 
  design_1_processing_system7_v5_5_processing_system7 inst
       (.CAN0_PHY_RX(1'b0),
        .CAN0_PHY_TX(NLW_inst_CAN0_PHY_TX_UNCONNECTED),
        .CAN1_PHY_RX(1'b0),
        .CAN1_PHY_TX(NLW_inst_CAN1_PHY_TX_UNCONNECTED),
        .Core0_nFIQ(1'b0),
        .Core0_nIRQ(1'b0),
        .Core1_nFIQ(1'b0),
        .Core1_nIRQ(1'b0),
        .DDR_ARB({1'b0,1'b0,1'b0,1'b0}),
        .DDR_Addr(DDR_Addr),
        .DDR_BankAddr(DDR_BankAddr),
        .DDR_CAS_n(DDR_CAS_n),
        .DDR_CKE(DDR_CKE),
        .DDR_CS_n(DDR_CS_n),
        .DDR_Clk(DDR_Clk),
        .DDR_Clk_n(DDR_Clk_n),
        .DDR_DM(DDR_DM),
        .DDR_DQ(DDR_DQ),
        .DDR_DQS(DDR_DQS),
        .DDR_DQS_n(DDR_DQS_n),
        .DDR_DRSTB(DDR_DRSTB),
        .DDR_ODT(DDR_ODT),
        .DDR_RAS_n(DDR_RAS_n),
        .DDR_VRN(DDR_VRN),
        .DDR_VRP(DDR_VRP),
        .DDR_WEB(DDR_WEB),
        .DMA0_ACLK(1'b0),
        .DMA0_DAREADY(1'b0),
        .DMA0_DATYPE(NLW_inst_DMA0_DATYPE_UNCONNECTED[1:0]),
        .DMA0_DAVALID(NLW_inst_DMA0_DAVALID_UNCONNECTED),
        .DMA0_DRLAST(1'b0),
        .DMA0_DRREADY(NLW_inst_DMA0_DRREADY_UNCONNECTED),
        .DMA0_DRTYPE({1'b0,1'b0}),
        .DMA0_DRVALID(1'b0),
        .DMA0_RSTN(NLW_inst_DMA0_RSTN_UNCONNECTED),
        .DMA1_ACLK(1'b0),
        .DMA1_DAREADY(1'b0),
        .DMA1_DATYPE(NLW_inst_DMA1_DATYPE_UNCONNECTED[1:0]),
        .DMA1_DAVALID(NLW_inst_DMA1_DAVALID_UNCONNECTED),
        .DMA1_DRLAST(1'b0),
        .DMA1_DRREADY(NLW_inst_DMA1_DRREADY_UNCONNECTED),
        .DMA1_DRTYPE({1'b0,1'b0}),
        .DMA1_DRVALID(1'b0),
        .DMA1_RSTN(NLW_inst_DMA1_RSTN_UNCONNECTED),
        .DMA2_ACLK(1'b0),
        .DMA2_DAREADY(1'b0),
        .DMA2_DATYPE(NLW_inst_DMA2_DATYPE_UNCONNECTED[1:0]),
        .DMA2_DAVALID(NLW_inst_DMA2_DAVALID_UNCONNECTED),
        .DMA2_DRLAST(1'b0),
        .DMA2_DRREADY(NLW_inst_DMA2_DRREADY_UNCONNECTED),
        .DMA2_DRTYPE({1'b0,1'b0}),
        .DMA2_DRVALID(1'b0),
        .DMA2_RSTN(NLW_inst_DMA2_RSTN_UNCONNECTED),
        .DMA3_ACLK(1'b0),
        .DMA3_DAREADY(1'b0),
        .DMA3_DATYPE(NLW_inst_DMA3_DATYPE_UNCONNECTED[1:0]),
        .DMA3_DAVALID(NLW_inst_DMA3_DAVALID_UNCONNECTED),
        .DMA3_DRLAST(1'b0),
        .DMA3_DRREADY(NLW_inst_DMA3_DRREADY_UNCONNECTED),
        .DMA3_DRTYPE({1'b0,1'b0}),
        .DMA3_DRVALID(1'b0),
        .DMA3_RSTN(NLW_inst_DMA3_RSTN_UNCONNECTED),
        .ENET0_EXT_INTIN(1'b0),
        .ENET0_GMII_COL(1'b0),
        .ENET0_GMII_CRS(1'b0),
        .ENET0_GMII_RXD({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ENET0_GMII_RX_CLK(1'b0),
        .ENET0_GMII_RX_DV(1'b0),
        .ENET0_GMII_RX_ER(1'b0),
        .ENET0_GMII_TXD(NLW_inst_ENET0_GMII_TXD_UNCONNECTED[7:0]),
        .ENET0_GMII_TX_CLK(1'b0),
        .ENET0_GMII_TX_EN(NLW_inst_ENET0_GMII_TX_EN_UNCONNECTED),
        .ENET0_GMII_TX_ER(NLW_inst_ENET0_GMII_TX_ER_UNCONNECTED),
        .ENET0_MDIO_I(1'b0),
        .ENET0_MDIO_MDC(NLW_inst_ENET0_MDIO_MDC_UNCONNECTED),
        .ENET0_MDIO_O(NLW_inst_ENET0_MDIO_O_UNCONNECTED),
        .ENET0_MDIO_T(NLW_inst_ENET0_MDIO_T_UNCONNECTED),
        .ENET0_PTP_DELAY_REQ_RX(NLW_inst_ENET0_PTP_DELAY_REQ_RX_UNCONNECTED),
        .ENET0_PTP_DELAY_REQ_TX(NLW_inst_ENET0_PTP_DELAY_REQ_TX_UNCONNECTED),
        .ENET0_PTP_PDELAY_REQ_RX(NLW_inst_ENET0_PTP_PDELAY_REQ_RX_UNCONNECTED),
        .ENET0_PTP_PDELAY_REQ_TX(NLW_inst_ENET0_PTP_PDELAY_REQ_TX_UNCONNECTED),
        .ENET0_PTP_PDELAY_RESP_RX(NLW_inst_ENET0_PTP_PDELAY_RESP_RX_UNCONNECTED),
        .ENET0_PTP_PDELAY_RESP_TX(NLW_inst_ENET0_PTP_PDELAY_RESP_TX_UNCONNECTED),
        .ENET0_PTP_SYNC_FRAME_RX(NLW_inst_ENET0_PTP_SYNC_FRAME_RX_UNCONNECTED),
        .ENET0_PTP_SYNC_FRAME_TX(NLW_inst_ENET0_PTP_SYNC_FRAME_TX_UNCONNECTED),
        .ENET0_SOF_RX(NLW_inst_ENET0_SOF_RX_UNCONNECTED),
        .ENET0_SOF_TX(NLW_inst_ENET0_SOF_TX_UNCONNECTED),
        .ENET1_EXT_INTIN(1'b0),
        .ENET1_GMII_COL(1'b0),
        .ENET1_GMII_CRS(1'b0),
        .ENET1_GMII_RXD({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ENET1_GMII_RX_CLK(1'b0),
        .ENET1_GMII_RX_DV(1'b0),
        .ENET1_GMII_RX_ER(1'b0),
        .ENET1_GMII_TXD(NLW_inst_ENET1_GMII_TXD_UNCONNECTED[7:0]),
        .ENET1_GMII_TX_CLK(1'b0),
        .ENET1_GMII_TX_EN(NLW_inst_ENET1_GMII_TX_EN_UNCONNECTED),
        .ENET1_GMII_TX_ER(NLW_inst_ENET1_GMII_TX_ER_UNCONNECTED),
        .ENET1_MDIO_I(1'b0),
        .ENET1_MDIO_MDC(NLW_inst_ENET1_MDIO_MDC_UNCONNECTED),
        .ENET1_MDIO_O(NLW_inst_ENET1_MDIO_O_UNCONNECTED),
        .ENET1_MDIO_T(NLW_inst_ENET1_MDIO_T_UNCONNECTED),
        .ENET1_PTP_DELAY_REQ_RX(NLW_inst_ENET1_PTP_DELAY_REQ_RX_UNCONNECTED),
        .ENET1_PTP_DELAY_REQ_TX(NLW_inst_ENET1_PTP_DELAY_REQ_TX_UNCONNECTED),
        .ENET1_PTP_PDELAY_REQ_RX(NLW_inst_ENET1_PTP_PDELAY_REQ_RX_UNCONNECTED),
        .ENET1_PTP_PDELAY_REQ_TX(NLW_inst_ENET1_PTP_PDELAY_REQ_TX_UNCONNECTED),
        .ENET1_PTP_PDELAY_RESP_RX(NLW_inst_ENET1_PTP_PDELAY_RESP_RX_UNCONNECTED),
        .ENET1_PTP_PDELAY_RESP_TX(NLW_inst_ENET1_PTP_PDELAY_RESP_TX_UNCONNECTED),
        .ENET1_PTP_SYNC_FRAME_RX(NLW_inst_ENET1_PTP_SYNC_FRAME_RX_UNCONNECTED),
        .ENET1_PTP_SYNC_FRAME_TX(NLW_inst_ENET1_PTP_SYNC_FRAME_TX_UNCONNECTED),
        .ENET1_SOF_RX(NLW_inst_ENET1_SOF_RX_UNCONNECTED),
        .ENET1_SOF_TX(NLW_inst_ENET1_SOF_TX_UNCONNECTED),
        .EVENT_EVENTI(1'b0),
        .EVENT_EVENTO(NLW_inst_EVENT_EVENTO_UNCONNECTED),
        .EVENT_STANDBYWFE(NLW_inst_EVENT_STANDBYWFE_UNCONNECTED[1:0]),
        .EVENT_STANDBYWFI(NLW_inst_EVENT_STANDBYWFI_UNCONNECTED[1:0]),
        .FCLK_CLK0(FCLK_CLK0),
        .FCLK_CLK1(NLW_inst_FCLK_CLK1_UNCONNECTED),
        .FCLK_CLK2(NLW_inst_FCLK_CLK2_UNCONNECTED),
        .FCLK_CLK3(NLW_inst_FCLK_CLK3_UNCONNECTED),
        .FCLK_CLKTRIG0_N(1'b0),
        .FCLK_CLKTRIG1_N(1'b0),
        .FCLK_CLKTRIG2_N(1'b0),
        .FCLK_CLKTRIG3_N(1'b0),
        .FCLK_RESET0_N(FCLK_RESET0_N),
        .FCLK_RESET1_N(NLW_inst_FCLK_RESET1_N_UNCONNECTED),
        .FCLK_RESET2_N(NLW_inst_FCLK_RESET2_N_UNCONNECTED),
        .FCLK_RESET3_N(NLW_inst_FCLK_RESET3_N_UNCONNECTED),
        .FPGA_IDLE_N(1'b0),
        .FTMD_TRACEIN_ATID({1'b0,1'b0,1'b0,1'b0}),
        .FTMD_TRACEIN_CLK(1'b0),
        .FTMD_TRACEIN_DATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .FTMD_TRACEIN_VALID(1'b0),
        .FTMT_F2P_DEBUG({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .FTMT_F2P_TRIGACK_0(NLW_inst_FTMT_F2P_TRIGACK_0_UNCONNECTED),
        .FTMT_F2P_TRIGACK_1(NLW_inst_FTMT_F2P_TRIGACK_1_UNCONNECTED),
        .FTMT_F2P_TRIGACK_2(NLW_inst_FTMT_F2P_TRIGACK_2_UNCONNECTED),
        .FTMT_F2P_TRIGACK_3(NLW_inst_FTMT_F2P_TRIGACK_3_UNCONNECTED),
        .FTMT_F2P_TRIG_0(1'b0),
        .FTMT_F2P_TRIG_1(1'b0),
        .FTMT_F2P_TRIG_2(1'b0),
        .FTMT_F2P_TRIG_3(1'b0),
        .FTMT_P2F_DEBUG(NLW_inst_FTMT_P2F_DEBUG_UNCONNECTED[31:0]),
        .FTMT_P2F_TRIGACK_0(1'b0),
        .FTMT_P2F_TRIGACK_1(1'b0),
        .FTMT_P2F_TRIGACK_2(1'b0),
        .FTMT_P2F_TRIGACK_3(1'b0),
        .FTMT_P2F_TRIG_0(NLW_inst_FTMT_P2F_TRIG_0_UNCONNECTED),
        .FTMT_P2F_TRIG_1(NLW_inst_FTMT_P2F_TRIG_1_UNCONNECTED),
        .FTMT_P2F_TRIG_2(NLW_inst_FTMT_P2F_TRIG_2_UNCONNECTED),
        .FTMT_P2F_TRIG_3(NLW_inst_FTMT_P2F_TRIG_3_UNCONNECTED),
        .GPIO_I({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .GPIO_O(NLW_inst_GPIO_O_UNCONNECTED[63:0]),
        .GPIO_T(NLW_inst_GPIO_T_UNCONNECTED[63:0]),
        .I2C0_SCL_I(1'b0),
        .I2C0_SCL_O(NLW_inst_I2C0_SCL_O_UNCONNECTED),
        .I2C0_SCL_T(NLW_inst_I2C0_SCL_T_UNCONNECTED),
        .I2C0_SDA_I(1'b0),
        .I2C0_SDA_O(NLW_inst_I2C0_SDA_O_UNCONNECTED),
        .I2C0_SDA_T(NLW_inst_I2C0_SDA_T_UNCONNECTED),
        .I2C1_SCL_I(1'b0),
        .I2C1_SCL_O(NLW_inst_I2C1_SCL_O_UNCONNECTED),
        .I2C1_SCL_T(NLW_inst_I2C1_SCL_T_UNCONNECTED),
        .I2C1_SDA_I(1'b0),
        .I2C1_SDA_O(NLW_inst_I2C1_SDA_O_UNCONNECTED),
        .I2C1_SDA_T(NLW_inst_I2C1_SDA_T_UNCONNECTED),
        .IRQ_F2P(1'b0),
        .IRQ_P2F_CAN0(NLW_inst_IRQ_P2F_CAN0_UNCONNECTED),
        .IRQ_P2F_CAN1(NLW_inst_IRQ_P2F_CAN1_UNCONNECTED),
        .IRQ_P2F_CTI(NLW_inst_IRQ_P2F_CTI_UNCONNECTED),
        .IRQ_P2F_DMAC0(NLW_inst_IRQ_P2F_DMAC0_UNCONNECTED),
        .IRQ_P2F_DMAC1(NLW_inst_IRQ_P2F_DMAC1_UNCONNECTED),
        .IRQ_P2F_DMAC2(NLW_inst_IRQ_P2F_DMAC2_UNCONNECTED),
        .IRQ_P2F_DMAC3(NLW_inst_IRQ_P2F_DMAC3_UNCONNECTED),
        .IRQ_P2F_DMAC4(NLW_inst_IRQ_P2F_DMAC4_UNCONNECTED),
        .IRQ_P2F_DMAC5(NLW_inst_IRQ_P2F_DMAC5_UNCONNECTED),
        .IRQ_P2F_DMAC6(NLW_inst_IRQ_P2F_DMAC6_UNCONNECTED),
        .IRQ_P2F_DMAC7(NLW_inst_IRQ_P2F_DMAC7_UNCONNECTED),
        .IRQ_P2F_DMAC_ABORT(NLW_inst_IRQ_P2F_DMAC_ABORT_UNCONNECTED),
        .IRQ_P2F_ENET0(NLW_inst_IRQ_P2F_ENET0_UNCONNECTED),
        .IRQ_P2F_ENET1(NLW_inst_IRQ_P2F_ENET1_UNCONNECTED),
        .IRQ_P2F_ENET_WAKE0(NLW_inst_IRQ_P2F_ENET_WAKE0_UNCONNECTED),
        .IRQ_P2F_ENET_WAKE1(NLW_inst_IRQ_P2F_ENET_WAKE1_UNCONNECTED),
        .IRQ_P2F_GPIO(NLW_inst_IRQ_P2F_GPIO_UNCONNECTED),
        .IRQ_P2F_I2C0(NLW_inst_IRQ_P2F_I2C0_UNCONNECTED),
        .IRQ_P2F_I2C1(NLW_inst_IRQ_P2F_I2C1_UNCONNECTED),
        .IRQ_P2F_QSPI(NLW_inst_IRQ_P2F_QSPI_UNCONNECTED),
        .IRQ_P2F_SDIO0(NLW_inst_IRQ_P2F_SDIO0_UNCONNECTED),
        .IRQ_P2F_SDIO1(NLW_inst_IRQ_P2F_SDIO1_UNCONNECTED),
        .IRQ_P2F_SMC(NLW_inst_IRQ_P2F_SMC_UNCONNECTED),
        .IRQ_P2F_SPI0(NLW_inst_IRQ_P2F_SPI0_UNCONNECTED),
        .IRQ_P2F_SPI1(NLW_inst_IRQ_P2F_SPI1_UNCONNECTED),
        .IRQ_P2F_UART0(NLW_inst_IRQ_P2F_UART0_UNCONNECTED),
        .IRQ_P2F_UART1(NLW_inst_IRQ_P2F_UART1_UNCONNECTED),
        .IRQ_P2F_USB0(NLW_inst_IRQ_P2F_USB0_UNCONNECTED),
        .IRQ_P2F_USB1(NLW_inst_IRQ_P2F_USB1_UNCONNECTED),
        .MIO(MIO),
        .M_AXI_GP0_ACLK(M_AXI_GP0_ACLK),
        .M_AXI_GP0_ARADDR(M_AXI_GP0_ARADDR),
        .M_AXI_GP0_ARBURST(M_AXI_GP0_ARBURST),
        .M_AXI_GP0_ARCACHE(M_AXI_GP0_ARCACHE),
        .M_AXI_GP0_ARESETN(NLW_inst_M_AXI_GP0_ARESETN_UNCONNECTED),
        .M_AXI_GP0_ARID(M_AXI_GP0_ARID),
        .M_AXI_GP0_ARLEN(M_AXI_GP0_ARLEN),
        .M_AXI_GP0_ARLOCK(M_AXI_GP0_ARLOCK),
        .M_AXI_GP0_ARPROT(M_AXI_GP0_ARPROT),
        .M_AXI_GP0_ARQOS(M_AXI_GP0_ARQOS),
        .M_AXI_GP0_ARREADY(M_AXI_GP0_ARREADY),
        .M_AXI_GP0_ARSIZE(M_AXI_GP0_ARSIZE),
        .M_AXI_GP0_ARVALID(M_AXI_GP0_ARVALID),
        .M_AXI_GP0_AWADDR(M_AXI_GP0_AWADDR),
        .M_AXI_GP0_AWBURST(M_AXI_GP0_AWBURST),
        .M_AXI_GP0_AWCACHE(M_AXI_GP0_AWCACHE),
        .M_AXI_GP0_AWID(M_AXI_GP0_AWID),
        .M_AXI_GP0_AWLEN(M_AXI_GP0_AWLEN),
        .M_AXI_GP0_AWLOCK(M_AXI_GP0_AWLOCK),
        .M_AXI_GP0_AWPROT(M_AXI_GP0_AWPROT),
        .M_AXI_GP0_AWQOS(M_AXI_GP0_AWQOS),
        .M_AXI_GP0_AWREADY(M_AXI_GP0_AWREADY),
        .M_AXI_GP0_AWSIZE(M_AXI_GP0_AWSIZE),
        .M_AXI_GP0_AWVALID(M_AXI_GP0_AWVALID),
        .M_AXI_GP0_BID(M_AXI_GP0_BID),
        .M_AXI_GP0_BREADY(M_AXI_GP0_BREADY),
        .M_AXI_GP0_BRESP(M_AXI_GP0_BRESP),
        .M_AXI_GP0_BVALID(M_AXI_GP0_BVALID),
        .M_AXI_GP0_RDATA(M_AXI_GP0_RDATA),
        .M_AXI_GP0_RID(M_AXI_GP0_RID),
        .M_AXI_GP0_RLAST(M_AXI_GP0_RLAST),
        .M_AXI_GP0_RREADY(M_AXI_GP0_RREADY),
        .M_AXI_GP0_RRESP(M_AXI_GP0_RRESP),
        .M_AXI_GP0_RVALID(M_AXI_GP0_RVALID),
        .M_AXI_GP0_WDATA(M_AXI_GP0_WDATA),
        .M_AXI_GP0_WID(M_AXI_GP0_WID),
        .M_AXI_GP0_WLAST(M_AXI_GP0_WLAST),
        .M_AXI_GP0_WREADY(M_AXI_GP0_WREADY),
        .M_AXI_GP0_WSTRB(M_AXI_GP0_WSTRB),
        .M_AXI_GP0_WVALID(M_AXI_GP0_WVALID),
        .M_AXI_GP1_ACLK(1'b0),
        .M_AXI_GP1_ARADDR(NLW_inst_M_AXI_GP1_ARADDR_UNCONNECTED[31:0]),
        .M_AXI_GP1_ARBURST(NLW_inst_M_AXI_GP1_ARBURST_UNCONNECTED[1:0]),
        .M_AXI_GP1_ARCACHE(NLW_inst_M_AXI_GP1_ARCACHE_UNCONNECTED[3:0]),
        .M_AXI_GP1_ARESETN(NLW_inst_M_AXI_GP1_ARESETN_UNCONNECTED),
        .M_AXI_GP1_ARID(NLW_inst_M_AXI_GP1_ARID_UNCONNECTED[11:0]),
        .M_AXI_GP1_ARLEN(NLW_inst_M_AXI_GP1_ARLEN_UNCONNECTED[3:0]),
        .M_AXI_GP1_ARLOCK(NLW_inst_M_AXI_GP1_ARLOCK_UNCONNECTED[1:0]),
        .M_AXI_GP1_ARPROT(NLW_inst_M_AXI_GP1_ARPROT_UNCONNECTED[2:0]),
        .M_AXI_GP1_ARQOS(NLW_inst_M_AXI_GP1_ARQOS_UNCONNECTED[3:0]),
        .M_AXI_GP1_ARREADY(1'b0),
        .M_AXI_GP1_ARSIZE(NLW_inst_M_AXI_GP1_ARSIZE_UNCONNECTED[2:0]),
        .M_AXI_GP1_ARVALID(NLW_inst_M_AXI_GP1_ARVALID_UNCONNECTED),
        .M_AXI_GP1_AWADDR(NLW_inst_M_AXI_GP1_AWADDR_UNCONNECTED[31:0]),
        .M_AXI_GP1_AWBURST(NLW_inst_M_AXI_GP1_AWBURST_UNCONNECTED[1:0]),
        .M_AXI_GP1_AWCACHE(NLW_inst_M_AXI_GP1_AWCACHE_UNCONNECTED[3:0]),
        .M_AXI_GP1_AWID(NLW_inst_M_AXI_GP1_AWID_UNCONNECTED[11:0]),
        .M_AXI_GP1_AWLEN(NLW_inst_M_AXI_GP1_AWLEN_UNCONNECTED[3:0]),
        .M_AXI_GP1_AWLOCK(NLW_inst_M_AXI_GP1_AWLOCK_UNCONNECTED[1:0]),
        .M_AXI_GP1_AWPROT(NLW_inst_M_AXI_GP1_AWPROT_UNCONNECTED[2:0]),
        .M_AXI_GP1_AWQOS(NLW_inst_M_AXI_GP1_AWQOS_UNCONNECTED[3:0]),
        .M_AXI_GP1_AWREADY(1'b0),
        .M_AXI_GP1_AWSIZE(NLW_inst_M_AXI_GP1_AWSIZE_UNCONNECTED[2:0]),
        .M_AXI_GP1_AWVALID(NLW_inst_M_AXI_GP1_AWVALID_UNCONNECTED),
        .M_AXI_GP1_BID({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .M_AXI_GP1_BREADY(NLW_inst_M_AXI_GP1_BREADY_UNCONNECTED),
        .M_AXI_GP1_BRESP({1'b0,1'b0}),
        .M_AXI_GP1_BVALID(1'b0),
        .M_AXI_GP1_RDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .M_AXI_GP1_RID({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .M_AXI_GP1_RLAST(1'b0),
        .M_AXI_GP1_RREADY(NLW_inst_M_AXI_GP1_RREADY_UNCONNECTED),
        .M_AXI_GP1_RRESP({1'b0,1'b0}),
        .M_AXI_GP1_RVALID(1'b0),
        .M_AXI_GP1_WDATA(NLW_inst_M_AXI_GP1_WDATA_UNCONNECTED[31:0]),
        .M_AXI_GP1_WID(NLW_inst_M_AXI_GP1_WID_UNCONNECTED[11:0]),
        .M_AXI_GP1_WLAST(NLW_inst_M_AXI_GP1_WLAST_UNCONNECTED),
        .M_AXI_GP1_WREADY(1'b0),
        .M_AXI_GP1_WSTRB(NLW_inst_M_AXI_GP1_WSTRB_UNCONNECTED[3:0]),
        .M_AXI_GP1_WVALID(NLW_inst_M_AXI_GP1_WVALID_UNCONNECTED),
        .PJTAG_TCK(1'b0),
        .PJTAG_TDI(1'b0),
        .PJTAG_TDO(NLW_inst_PJTAG_TDO_UNCONNECTED),
        .PJTAG_TMS(1'b0),
        .PS_CLK(PS_CLK),
        .PS_PORB(PS_PORB),
        .PS_SRSTB(PS_SRSTB),
        .SDIO0_BUSPOW(NLW_inst_SDIO0_BUSPOW_UNCONNECTED),
        .SDIO0_BUSVOLT(NLW_inst_SDIO0_BUSVOLT_UNCONNECTED[2:0]),
        .SDIO0_CDN(1'b0),
        .SDIO0_CLK(NLW_inst_SDIO0_CLK_UNCONNECTED),
        .SDIO0_CLK_FB(1'b0),
        .SDIO0_CMD_I(1'b0),
        .SDIO0_CMD_O(NLW_inst_SDIO0_CMD_O_UNCONNECTED),
        .SDIO0_CMD_T(NLW_inst_SDIO0_CMD_T_UNCONNECTED),
        .SDIO0_DATA_I({1'b0,1'b0,1'b0,1'b0}),
        .SDIO0_DATA_O(NLW_inst_SDIO0_DATA_O_UNCONNECTED[3:0]),
        .SDIO0_DATA_T(NLW_inst_SDIO0_DATA_T_UNCONNECTED[3:0]),
        .SDIO0_LED(NLW_inst_SDIO0_LED_UNCONNECTED),
        .SDIO0_WP(SDIO0_WP),
        .SDIO1_BUSPOW(NLW_inst_SDIO1_BUSPOW_UNCONNECTED),
        .SDIO1_BUSVOLT(NLW_inst_SDIO1_BUSVOLT_UNCONNECTED[2:0]),
        .SDIO1_CDN(1'b0),
        .SDIO1_CLK(NLW_inst_SDIO1_CLK_UNCONNECTED),
        .SDIO1_CLK_FB(1'b0),
        .SDIO1_CMD_I(1'b0),
        .SDIO1_CMD_O(NLW_inst_SDIO1_CMD_O_UNCONNECTED),
        .SDIO1_CMD_T(NLW_inst_SDIO1_CMD_T_UNCONNECTED),
        .SDIO1_DATA_I({1'b0,1'b0,1'b0,1'b0}),
        .SDIO1_DATA_O(NLW_inst_SDIO1_DATA_O_UNCONNECTED[3:0]),
        .SDIO1_DATA_T(NLW_inst_SDIO1_DATA_T_UNCONNECTED[3:0]),
        .SDIO1_LED(NLW_inst_SDIO1_LED_UNCONNECTED),
        .SDIO1_WP(1'b0),
        .SPI0_MISO_I(1'b0),
        .SPI0_MISO_O(NLW_inst_SPI0_MISO_O_UNCONNECTED),
        .SPI0_MISO_T(NLW_inst_SPI0_MISO_T_UNCONNECTED),
        .SPI0_MOSI_I(1'b0),
        .SPI0_MOSI_O(NLW_inst_SPI0_MOSI_O_UNCONNECTED),
        .SPI0_MOSI_T(NLW_inst_SPI0_MOSI_T_UNCONNECTED),
        .SPI0_SCLK_I(1'b0),
        .SPI0_SCLK_O(NLW_inst_SPI0_SCLK_O_UNCONNECTED),
        .SPI0_SCLK_T(NLW_inst_SPI0_SCLK_T_UNCONNECTED),
        .SPI0_SS1_O(NLW_inst_SPI0_SS1_O_UNCONNECTED),
        .SPI0_SS2_O(NLW_inst_SPI0_SS2_O_UNCONNECTED),
        .SPI0_SS_I(1'b0),
        .SPI0_SS_O(NLW_inst_SPI0_SS_O_UNCONNECTED),
        .SPI0_SS_T(NLW_inst_SPI0_SS_T_UNCONNECTED),
        .SPI1_MISO_I(1'b0),
        .SPI1_MISO_O(NLW_inst_SPI1_MISO_O_UNCONNECTED),
        .SPI1_MISO_T(NLW_inst_SPI1_MISO_T_UNCONNECTED),
        .SPI1_MOSI_I(1'b0),
        .SPI1_MOSI_O(NLW_inst_SPI1_MOSI_O_UNCONNECTED),
        .SPI1_MOSI_T(NLW_inst_SPI1_MOSI_T_UNCONNECTED),
        .SPI1_SCLK_I(1'b0),
        .SPI1_SCLK_O(NLW_inst_SPI1_SCLK_O_UNCONNECTED),
        .SPI1_SCLK_T(NLW_inst_SPI1_SCLK_T_UNCONNECTED),
        .SPI1_SS1_O(NLW_inst_SPI1_SS1_O_UNCONNECTED),
        .SPI1_SS2_O(NLW_inst_SPI1_SS2_O_UNCONNECTED),
        .SPI1_SS_I(1'b0),
        .SPI1_SS_O(NLW_inst_SPI1_SS_O_UNCONNECTED),
        .SPI1_SS_T(NLW_inst_SPI1_SS_T_UNCONNECTED),
        .SRAM_INTIN(1'b0),
        .S_AXI_ACP_ACLK(1'b0),
        .S_AXI_ACP_ARADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_ACP_ARBURST({1'b0,1'b0}),
        .S_AXI_ACP_ARCACHE({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_ACP_ARESETN(NLW_inst_S_AXI_ACP_ARESETN_UNCONNECTED),
        .S_AXI_ACP_ARID({1'b0,1'b0,1'b0}),
        .S_AXI_ACP_ARLEN({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_ACP_ARLOCK({1'b0,1'b0}),
        .S_AXI_ACP_ARPROT({1'b0,1'b0,1'b0}),
        .S_AXI_ACP_ARQOS({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_ACP_ARREADY(NLW_inst_S_AXI_ACP_ARREADY_UNCONNECTED),
        .S_AXI_ACP_ARSIZE({1'b0,1'b0,1'b0}),
        .S_AXI_ACP_ARUSER({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_ACP_ARVALID(1'b0),
        .S_AXI_ACP_AWADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_ACP_AWBURST({1'b0,1'b0}),
        .S_AXI_ACP_AWCACHE({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_ACP_AWID({1'b0,1'b0,1'b0}),
        .S_AXI_ACP_AWLEN({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_ACP_AWLOCK({1'b0,1'b0}),
        .S_AXI_ACP_AWPROT({1'b0,1'b0,1'b0}),
        .S_AXI_ACP_AWQOS({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_ACP_AWREADY(NLW_inst_S_AXI_ACP_AWREADY_UNCONNECTED),
        .S_AXI_ACP_AWSIZE({1'b0,1'b0,1'b0}),
        .S_AXI_ACP_AWUSER({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_ACP_AWVALID(1'b0),
        .S_AXI_ACP_BID(NLW_inst_S_AXI_ACP_BID_UNCONNECTED[2:0]),
        .S_AXI_ACP_BREADY(1'b0),
        .S_AXI_ACP_BRESP(NLW_inst_S_AXI_ACP_BRESP_UNCONNECTED[1:0]),
        .S_AXI_ACP_BVALID(NLW_inst_S_AXI_ACP_BVALID_UNCONNECTED),
        .S_AXI_ACP_RDATA(NLW_inst_S_AXI_ACP_RDATA_UNCONNECTED[63:0]),
        .S_AXI_ACP_RID(NLW_inst_S_AXI_ACP_RID_UNCONNECTED[2:0]),
        .S_AXI_ACP_RLAST(NLW_inst_S_AXI_ACP_RLAST_UNCONNECTED),
        .S_AXI_ACP_RREADY(1'b0),
        .S_AXI_ACP_RRESP(NLW_inst_S_AXI_ACP_RRESP_UNCONNECTED[1:0]),
        .S_AXI_ACP_RVALID(NLW_inst_S_AXI_ACP_RVALID_UNCONNECTED),
        .S_AXI_ACP_WDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_ACP_WID({1'b0,1'b0,1'b0}),
        .S_AXI_ACP_WLAST(1'b0),
        .S_AXI_ACP_WREADY(NLW_inst_S_AXI_ACP_WREADY_UNCONNECTED),
        .S_AXI_ACP_WSTRB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_ACP_WVALID(1'b0),
        .S_AXI_GP0_ACLK(1'b0),
        .S_AXI_GP0_ARADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_GP0_ARBURST({1'b0,1'b0}),
        .S_AXI_GP0_ARCACHE({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_GP0_ARESETN(NLW_inst_S_AXI_GP0_ARESETN_UNCONNECTED),
        .S_AXI_GP0_ARID({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_GP0_ARLEN({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_GP0_ARLOCK({1'b0,1'b0}),
        .S_AXI_GP0_ARPROT({1'b0,1'b0,1'b0}),
        .S_AXI_GP0_ARQOS({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_GP0_ARREADY(NLW_inst_S_AXI_GP0_ARREADY_UNCONNECTED),
        .S_AXI_GP0_ARSIZE({1'b0,1'b0,1'b0}),
        .S_AXI_GP0_ARVALID(1'b0),
        .S_AXI_GP0_AWADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_GP0_AWBURST({1'b0,1'b0}),
        .S_AXI_GP0_AWCACHE({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_GP0_AWID({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_GP0_AWLEN({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_GP0_AWLOCK({1'b0,1'b0}),
        .S_AXI_GP0_AWPROT({1'b0,1'b0,1'b0}),
        .S_AXI_GP0_AWQOS({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_GP0_AWREADY(NLW_inst_S_AXI_GP0_AWREADY_UNCONNECTED),
        .S_AXI_GP0_AWSIZE({1'b0,1'b0,1'b0}),
        .S_AXI_GP0_AWVALID(1'b0),
        .S_AXI_GP0_BID(NLW_inst_S_AXI_GP0_BID_UNCONNECTED[5:0]),
        .S_AXI_GP0_BREADY(1'b0),
        .S_AXI_GP0_BRESP(NLW_inst_S_AXI_GP0_BRESP_UNCONNECTED[1:0]),
        .S_AXI_GP0_BVALID(NLW_inst_S_AXI_GP0_BVALID_UNCONNECTED),
        .S_AXI_GP0_RDATA(NLW_inst_S_AXI_GP0_RDATA_UNCONNECTED[31:0]),
        .S_AXI_GP0_RID(NLW_inst_S_AXI_GP0_RID_UNCONNECTED[5:0]),
        .S_AXI_GP0_RLAST(NLW_inst_S_AXI_GP0_RLAST_UNCONNECTED),
        .S_AXI_GP0_RREADY(1'b0),
        .S_AXI_GP0_RRESP(NLW_inst_S_AXI_GP0_RRESP_UNCONNECTED[1:0]),
        .S_AXI_GP0_RVALID(NLW_inst_S_AXI_GP0_RVALID_UNCONNECTED),
        .S_AXI_GP0_WDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_GP0_WID({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_GP0_WLAST(1'b0),
        .S_AXI_GP0_WREADY(NLW_inst_S_AXI_GP0_WREADY_UNCONNECTED),
        .S_AXI_GP0_WSTRB({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_GP0_WVALID(1'b0),
        .S_AXI_GP1_ACLK(1'b0),
        .S_AXI_GP1_ARADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_GP1_ARBURST({1'b0,1'b0}),
        .S_AXI_GP1_ARCACHE({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_GP1_ARESETN(NLW_inst_S_AXI_GP1_ARESETN_UNCONNECTED),
        .S_AXI_GP1_ARID({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_GP1_ARLEN({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_GP1_ARLOCK({1'b0,1'b0}),
        .S_AXI_GP1_ARPROT({1'b0,1'b0,1'b0}),
        .S_AXI_GP1_ARQOS({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_GP1_ARREADY(NLW_inst_S_AXI_GP1_ARREADY_UNCONNECTED),
        .S_AXI_GP1_ARSIZE({1'b0,1'b0,1'b0}),
        .S_AXI_GP1_ARVALID(1'b0),
        .S_AXI_GP1_AWADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_GP1_AWBURST({1'b0,1'b0}),
        .S_AXI_GP1_AWCACHE({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_GP1_AWID({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_GP1_AWLEN({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_GP1_AWLOCK({1'b0,1'b0}),
        .S_AXI_GP1_AWPROT({1'b0,1'b0,1'b0}),
        .S_AXI_GP1_AWQOS({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_GP1_AWREADY(NLW_inst_S_AXI_GP1_AWREADY_UNCONNECTED),
        .S_AXI_GP1_AWSIZE({1'b0,1'b0,1'b0}),
        .S_AXI_GP1_AWVALID(1'b0),
        .S_AXI_GP1_BID(NLW_inst_S_AXI_GP1_BID_UNCONNECTED[5:0]),
        .S_AXI_GP1_BREADY(1'b0),
        .S_AXI_GP1_BRESP(NLW_inst_S_AXI_GP1_BRESP_UNCONNECTED[1:0]),
        .S_AXI_GP1_BVALID(NLW_inst_S_AXI_GP1_BVALID_UNCONNECTED),
        .S_AXI_GP1_RDATA(NLW_inst_S_AXI_GP1_RDATA_UNCONNECTED[31:0]),
        .S_AXI_GP1_RID(NLW_inst_S_AXI_GP1_RID_UNCONNECTED[5:0]),
        .S_AXI_GP1_RLAST(NLW_inst_S_AXI_GP1_RLAST_UNCONNECTED),
        .S_AXI_GP1_RREADY(1'b0),
        .S_AXI_GP1_RRESP(NLW_inst_S_AXI_GP1_RRESP_UNCONNECTED[1:0]),
        .S_AXI_GP1_RVALID(NLW_inst_S_AXI_GP1_RVALID_UNCONNECTED),
        .S_AXI_GP1_WDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_GP1_WID({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_GP1_WLAST(1'b0),
        .S_AXI_GP1_WREADY(NLW_inst_S_AXI_GP1_WREADY_UNCONNECTED),
        .S_AXI_GP1_WSTRB({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_GP1_WVALID(1'b0),
        .S_AXI_HP0_ACLK(1'b0),
        .S_AXI_HP0_ARADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP0_ARBURST({1'b0,1'b0}),
        .S_AXI_HP0_ARCACHE({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP0_ARESETN(NLW_inst_S_AXI_HP0_ARESETN_UNCONNECTED),
        .S_AXI_HP0_ARID({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP0_ARLEN({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP0_ARLOCK({1'b0,1'b0}),
        .S_AXI_HP0_ARPROT({1'b0,1'b0,1'b0}),
        .S_AXI_HP0_ARQOS({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP0_ARREADY(NLW_inst_S_AXI_HP0_ARREADY_UNCONNECTED),
        .S_AXI_HP0_ARSIZE({1'b0,1'b0,1'b0}),
        .S_AXI_HP0_ARVALID(1'b0),
        .S_AXI_HP0_AWADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP0_AWBURST({1'b0,1'b0}),
        .S_AXI_HP0_AWCACHE({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP0_AWID({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP0_AWLEN({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP0_AWLOCK({1'b0,1'b0}),
        .S_AXI_HP0_AWPROT({1'b0,1'b0,1'b0}),
        .S_AXI_HP0_AWQOS({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP0_AWREADY(NLW_inst_S_AXI_HP0_AWREADY_UNCONNECTED),
        .S_AXI_HP0_AWSIZE({1'b0,1'b0,1'b0}),
        .S_AXI_HP0_AWVALID(1'b0),
        .S_AXI_HP0_BID(NLW_inst_S_AXI_HP0_BID_UNCONNECTED[5:0]),
        .S_AXI_HP0_BREADY(1'b0),
        .S_AXI_HP0_BRESP(NLW_inst_S_AXI_HP0_BRESP_UNCONNECTED[1:0]),
        .S_AXI_HP0_BVALID(NLW_inst_S_AXI_HP0_BVALID_UNCONNECTED),
        .S_AXI_HP0_RACOUNT(NLW_inst_S_AXI_HP0_RACOUNT_UNCONNECTED[2:0]),
        .S_AXI_HP0_RCOUNT(NLW_inst_S_AXI_HP0_RCOUNT_UNCONNECTED[7:0]),
        .S_AXI_HP0_RDATA(NLW_inst_S_AXI_HP0_RDATA_UNCONNECTED[63:0]),
        .S_AXI_HP0_RDISSUECAP1_EN(1'b0),
        .S_AXI_HP0_RID(NLW_inst_S_AXI_HP0_RID_UNCONNECTED[5:0]),
        .S_AXI_HP0_RLAST(NLW_inst_S_AXI_HP0_RLAST_UNCONNECTED),
        .S_AXI_HP0_RREADY(1'b0),
        .S_AXI_HP0_RRESP(NLW_inst_S_AXI_HP0_RRESP_UNCONNECTED[1:0]),
        .S_AXI_HP0_RVALID(NLW_inst_S_AXI_HP0_RVALID_UNCONNECTED),
        .S_AXI_HP0_WACOUNT(NLW_inst_S_AXI_HP0_WACOUNT_UNCONNECTED[5:0]),
        .S_AXI_HP0_WCOUNT(NLW_inst_S_AXI_HP0_WCOUNT_UNCONNECTED[7:0]),
        .S_AXI_HP0_WDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP0_WID({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP0_WLAST(1'b0),
        .S_AXI_HP0_WREADY(NLW_inst_S_AXI_HP0_WREADY_UNCONNECTED),
        .S_AXI_HP0_WRISSUECAP1_EN(1'b0),
        .S_AXI_HP0_WSTRB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP0_WVALID(1'b0),
        .S_AXI_HP1_ACLK(1'b0),
        .S_AXI_HP1_ARADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP1_ARBURST({1'b0,1'b0}),
        .S_AXI_HP1_ARCACHE({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP1_ARESETN(NLW_inst_S_AXI_HP1_ARESETN_UNCONNECTED),
        .S_AXI_HP1_ARID({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP1_ARLEN({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP1_ARLOCK({1'b0,1'b0}),
        .S_AXI_HP1_ARPROT({1'b0,1'b0,1'b0}),
        .S_AXI_HP1_ARQOS({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP1_ARREADY(NLW_inst_S_AXI_HP1_ARREADY_UNCONNECTED),
        .S_AXI_HP1_ARSIZE({1'b0,1'b0,1'b0}),
        .S_AXI_HP1_ARVALID(1'b0),
        .S_AXI_HP1_AWADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP1_AWBURST({1'b0,1'b0}),
        .S_AXI_HP1_AWCACHE({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP1_AWID({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP1_AWLEN({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP1_AWLOCK({1'b0,1'b0}),
        .S_AXI_HP1_AWPROT({1'b0,1'b0,1'b0}),
        .S_AXI_HP1_AWQOS({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP1_AWREADY(NLW_inst_S_AXI_HP1_AWREADY_UNCONNECTED),
        .S_AXI_HP1_AWSIZE({1'b0,1'b0,1'b0}),
        .S_AXI_HP1_AWVALID(1'b0),
        .S_AXI_HP1_BID(NLW_inst_S_AXI_HP1_BID_UNCONNECTED[5:0]),
        .S_AXI_HP1_BREADY(1'b0),
        .S_AXI_HP1_BRESP(NLW_inst_S_AXI_HP1_BRESP_UNCONNECTED[1:0]),
        .S_AXI_HP1_BVALID(NLW_inst_S_AXI_HP1_BVALID_UNCONNECTED),
        .S_AXI_HP1_RACOUNT(NLW_inst_S_AXI_HP1_RACOUNT_UNCONNECTED[2:0]),
        .S_AXI_HP1_RCOUNT(NLW_inst_S_AXI_HP1_RCOUNT_UNCONNECTED[7:0]),
        .S_AXI_HP1_RDATA(NLW_inst_S_AXI_HP1_RDATA_UNCONNECTED[63:0]),
        .S_AXI_HP1_RDISSUECAP1_EN(1'b0),
        .S_AXI_HP1_RID(NLW_inst_S_AXI_HP1_RID_UNCONNECTED[5:0]),
        .S_AXI_HP1_RLAST(NLW_inst_S_AXI_HP1_RLAST_UNCONNECTED),
        .S_AXI_HP1_RREADY(1'b0),
        .S_AXI_HP1_RRESP(NLW_inst_S_AXI_HP1_RRESP_UNCONNECTED[1:0]),
        .S_AXI_HP1_RVALID(NLW_inst_S_AXI_HP1_RVALID_UNCONNECTED),
        .S_AXI_HP1_WACOUNT(NLW_inst_S_AXI_HP1_WACOUNT_UNCONNECTED[5:0]),
        .S_AXI_HP1_WCOUNT(NLW_inst_S_AXI_HP1_WCOUNT_UNCONNECTED[7:0]),
        .S_AXI_HP1_WDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP1_WID({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP1_WLAST(1'b0),
        .S_AXI_HP1_WREADY(NLW_inst_S_AXI_HP1_WREADY_UNCONNECTED),
        .S_AXI_HP1_WRISSUECAP1_EN(1'b0),
        .S_AXI_HP1_WSTRB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP1_WVALID(1'b0),
        .S_AXI_HP2_ACLK(1'b0),
        .S_AXI_HP2_ARADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP2_ARBURST({1'b0,1'b0}),
        .S_AXI_HP2_ARCACHE({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP2_ARESETN(NLW_inst_S_AXI_HP2_ARESETN_UNCONNECTED),
        .S_AXI_HP2_ARID({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP2_ARLEN({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP2_ARLOCK({1'b0,1'b0}),
        .S_AXI_HP2_ARPROT({1'b0,1'b0,1'b0}),
        .S_AXI_HP2_ARQOS({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP2_ARREADY(NLW_inst_S_AXI_HP2_ARREADY_UNCONNECTED),
        .S_AXI_HP2_ARSIZE({1'b0,1'b0,1'b0}),
        .S_AXI_HP2_ARVALID(1'b0),
        .S_AXI_HP2_AWADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP2_AWBURST({1'b0,1'b0}),
        .S_AXI_HP2_AWCACHE({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP2_AWID({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP2_AWLEN({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP2_AWLOCK({1'b0,1'b0}),
        .S_AXI_HP2_AWPROT({1'b0,1'b0,1'b0}),
        .S_AXI_HP2_AWQOS({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP2_AWREADY(NLW_inst_S_AXI_HP2_AWREADY_UNCONNECTED),
        .S_AXI_HP2_AWSIZE({1'b0,1'b0,1'b0}),
        .S_AXI_HP2_AWVALID(1'b0),
        .S_AXI_HP2_BID(NLW_inst_S_AXI_HP2_BID_UNCONNECTED[5:0]),
        .S_AXI_HP2_BREADY(1'b0),
        .S_AXI_HP2_BRESP(NLW_inst_S_AXI_HP2_BRESP_UNCONNECTED[1:0]),
        .S_AXI_HP2_BVALID(NLW_inst_S_AXI_HP2_BVALID_UNCONNECTED),
        .S_AXI_HP2_RACOUNT(NLW_inst_S_AXI_HP2_RACOUNT_UNCONNECTED[2:0]),
        .S_AXI_HP2_RCOUNT(NLW_inst_S_AXI_HP2_RCOUNT_UNCONNECTED[7:0]),
        .S_AXI_HP2_RDATA(NLW_inst_S_AXI_HP2_RDATA_UNCONNECTED[63:0]),
        .S_AXI_HP2_RDISSUECAP1_EN(1'b0),
        .S_AXI_HP2_RID(NLW_inst_S_AXI_HP2_RID_UNCONNECTED[5:0]),
        .S_AXI_HP2_RLAST(NLW_inst_S_AXI_HP2_RLAST_UNCONNECTED),
        .S_AXI_HP2_RREADY(1'b0),
        .S_AXI_HP2_RRESP(NLW_inst_S_AXI_HP2_RRESP_UNCONNECTED[1:0]),
        .S_AXI_HP2_RVALID(NLW_inst_S_AXI_HP2_RVALID_UNCONNECTED),
        .S_AXI_HP2_WACOUNT(NLW_inst_S_AXI_HP2_WACOUNT_UNCONNECTED[5:0]),
        .S_AXI_HP2_WCOUNT(NLW_inst_S_AXI_HP2_WCOUNT_UNCONNECTED[7:0]),
        .S_AXI_HP2_WDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP2_WID({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP2_WLAST(1'b0),
        .S_AXI_HP2_WREADY(NLW_inst_S_AXI_HP2_WREADY_UNCONNECTED),
        .S_AXI_HP2_WRISSUECAP1_EN(1'b0),
        .S_AXI_HP2_WSTRB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP2_WVALID(1'b0),
        .S_AXI_HP3_ACLK(1'b0),
        .S_AXI_HP3_ARADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP3_ARBURST({1'b0,1'b0}),
        .S_AXI_HP3_ARCACHE({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP3_ARESETN(NLW_inst_S_AXI_HP3_ARESETN_UNCONNECTED),
        .S_AXI_HP3_ARID({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP3_ARLEN({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP3_ARLOCK({1'b0,1'b0}),
        .S_AXI_HP3_ARPROT({1'b0,1'b0,1'b0}),
        .S_AXI_HP3_ARQOS({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP3_ARREADY(NLW_inst_S_AXI_HP3_ARREADY_UNCONNECTED),
        .S_AXI_HP3_ARSIZE({1'b0,1'b0,1'b0}),
        .S_AXI_HP3_ARVALID(1'b0),
        .S_AXI_HP3_AWADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP3_AWBURST({1'b0,1'b0}),
        .S_AXI_HP3_AWCACHE({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP3_AWID({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP3_AWLEN({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP3_AWLOCK({1'b0,1'b0}),
        .S_AXI_HP3_AWPROT({1'b0,1'b0,1'b0}),
        .S_AXI_HP3_AWQOS({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP3_AWREADY(NLW_inst_S_AXI_HP3_AWREADY_UNCONNECTED),
        .S_AXI_HP3_AWSIZE({1'b0,1'b0,1'b0}),
        .S_AXI_HP3_AWVALID(1'b0),
        .S_AXI_HP3_BID(NLW_inst_S_AXI_HP3_BID_UNCONNECTED[5:0]),
        .S_AXI_HP3_BREADY(1'b0),
        .S_AXI_HP3_BRESP(NLW_inst_S_AXI_HP3_BRESP_UNCONNECTED[1:0]),
        .S_AXI_HP3_BVALID(NLW_inst_S_AXI_HP3_BVALID_UNCONNECTED),
        .S_AXI_HP3_RACOUNT(NLW_inst_S_AXI_HP3_RACOUNT_UNCONNECTED[2:0]),
        .S_AXI_HP3_RCOUNT(NLW_inst_S_AXI_HP3_RCOUNT_UNCONNECTED[7:0]),
        .S_AXI_HP3_RDATA(NLW_inst_S_AXI_HP3_RDATA_UNCONNECTED[63:0]),
        .S_AXI_HP3_RDISSUECAP1_EN(1'b0),
        .S_AXI_HP3_RID(NLW_inst_S_AXI_HP3_RID_UNCONNECTED[5:0]),
        .S_AXI_HP3_RLAST(NLW_inst_S_AXI_HP3_RLAST_UNCONNECTED),
        .S_AXI_HP3_RREADY(1'b0),
        .S_AXI_HP3_RRESP(NLW_inst_S_AXI_HP3_RRESP_UNCONNECTED[1:0]),
        .S_AXI_HP3_RVALID(NLW_inst_S_AXI_HP3_RVALID_UNCONNECTED),
        .S_AXI_HP3_WACOUNT(NLW_inst_S_AXI_HP3_WACOUNT_UNCONNECTED[5:0]),
        .S_AXI_HP3_WCOUNT(NLW_inst_S_AXI_HP3_WCOUNT_UNCONNECTED[7:0]),
        .S_AXI_HP3_WDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP3_WID({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP3_WLAST(1'b0),
        .S_AXI_HP3_WREADY(NLW_inst_S_AXI_HP3_WREADY_UNCONNECTED),
        .S_AXI_HP3_WRISSUECAP1_EN(1'b0),
        .S_AXI_HP3_WSTRB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP3_WVALID(1'b0),
        .TRACE_CLK(1'b0),
        .TRACE_CLK_OUT(NLW_inst_TRACE_CLK_OUT_UNCONNECTED),
        .TRACE_CTL(NLW_inst_TRACE_CTL_UNCONNECTED),
        .TRACE_DATA(NLW_inst_TRACE_DATA_UNCONNECTED[1:0]),
        .TTC0_CLK0_IN(1'b0),
        .TTC0_CLK1_IN(1'b0),
        .TTC0_CLK2_IN(1'b0),
        .TTC0_WAVE0_OUT(TTC0_WAVE0_OUT),
        .TTC0_WAVE1_OUT(TTC0_WAVE1_OUT),
        .TTC0_WAVE2_OUT(TTC0_WAVE2_OUT),
        .TTC1_CLK0_IN(1'b0),
        .TTC1_CLK1_IN(1'b0),
        .TTC1_CLK2_IN(1'b0),
        .TTC1_WAVE0_OUT(NLW_inst_TTC1_WAVE0_OUT_UNCONNECTED),
        .TTC1_WAVE1_OUT(NLW_inst_TTC1_WAVE1_OUT_UNCONNECTED),
        .TTC1_WAVE2_OUT(NLW_inst_TTC1_WAVE2_OUT_UNCONNECTED),
        .UART0_CTSN(1'b0),
        .UART0_DCDN(1'b0),
        .UART0_DSRN(1'b0),
        .UART0_DTRN(NLW_inst_UART0_DTRN_UNCONNECTED),
        .UART0_RIN(1'b0),
        .UART0_RTSN(NLW_inst_UART0_RTSN_UNCONNECTED),
        .UART0_RX(1'b1),
        .UART0_TX(NLW_inst_UART0_TX_UNCONNECTED),
        .UART1_CTSN(1'b0),
        .UART1_DCDN(1'b0),
        .UART1_DSRN(1'b0),
        .UART1_DTRN(NLW_inst_UART1_DTRN_UNCONNECTED),
        .UART1_RIN(1'b0),
        .UART1_RTSN(NLW_inst_UART1_RTSN_UNCONNECTED),
        .UART1_RX(1'b1),
        .UART1_TX(NLW_inst_UART1_TX_UNCONNECTED),
        .USB0_PORT_INDCTL(USB0_PORT_INDCTL),
        .USB0_VBUS_PWRFAULT(USB0_VBUS_PWRFAULT),
        .USB0_VBUS_PWRSELECT(USB0_VBUS_PWRSELECT),
        .USB1_PORT_INDCTL(NLW_inst_USB1_PORT_INDCTL_UNCONNECTED[1:0]),
        .USB1_VBUS_PWRFAULT(1'b0),
        .USB1_VBUS_PWRSELECT(NLW_inst_USB1_VBUS_PWRSELECT_UNCONNECTED),
        .WDT_CLK_IN(1'b0),
        .WDT_RST_OUT(NLW_inst_WDT_RST_OUT_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "design_1_ps7_0_axi_periph_0" *) 
module design_1_design_1_ps7_0_axi_periph_0
   (ACLK,
    ARESETN,
    M00_ACLK,
    M00_ARESETN,
    M00_AXI_araddr,
    M00_AXI_arprot,
    M00_AXI_arready,
    M00_AXI_arvalid,
    M00_AXI_awaddr,
    M00_AXI_awprot,
    M00_AXI_awready,
    M00_AXI_awvalid,
    M00_AXI_bready,
    M00_AXI_bresp,
    M00_AXI_bvalid,
    M00_AXI_rdata,
    M00_AXI_rready,
    M00_AXI_rresp,
    M00_AXI_rvalid,
    M00_AXI_wdata,
    M00_AXI_wready,
    M00_AXI_wstrb,
    M00_AXI_wvalid,
    S00_ACLK,
    S00_ARESETN,
    S00_AXI_araddr,
    S00_AXI_arburst,
    S00_AXI_arcache,
    S00_AXI_arid,
    S00_AXI_arlen,
    S00_AXI_arlock,
    S00_AXI_arprot,
    S00_AXI_arqos,
    S00_AXI_arready,
    S00_AXI_arsize,
    S00_AXI_arvalid,
    S00_AXI_awaddr,
    S00_AXI_awburst,
    S00_AXI_awcache,
    S00_AXI_awid,
    S00_AXI_awlen,
    S00_AXI_awlock,
    S00_AXI_awprot,
    S00_AXI_awqos,
    S00_AXI_awready,
    S00_AXI_awsize,
    S00_AXI_awvalid,
    S00_AXI_bid,
    S00_AXI_bready,
    S00_AXI_bresp,
    S00_AXI_bvalid,
    S00_AXI_rdata,
    S00_AXI_rid,
    S00_AXI_rlast,
    S00_AXI_rready,
    S00_AXI_rresp,
    S00_AXI_rvalid,
    S00_AXI_wdata,
    S00_AXI_wid,
    S00_AXI_wlast,
    S00_AXI_wready,
    S00_AXI_wstrb,
    S00_AXI_wvalid);
  input ACLK;
  input ARESETN;
  input M00_ACLK;
  input M00_ARESETN;
  output [31:0]M00_AXI_araddr;
  output [2:0]M00_AXI_arprot;
  input M00_AXI_arready;
  output M00_AXI_arvalid;
  output [31:0]M00_AXI_awaddr;
  output [2:0]M00_AXI_awprot;
  input M00_AXI_awready;
  output M00_AXI_awvalid;
  output M00_AXI_bready;
  input [1:0]M00_AXI_bresp;
  input M00_AXI_bvalid;
  input [31:0]M00_AXI_rdata;
  output M00_AXI_rready;
  input [1:0]M00_AXI_rresp;
  input M00_AXI_rvalid;
  output [31:0]M00_AXI_wdata;
  input M00_AXI_wready;
  output [3:0]M00_AXI_wstrb;
  output M00_AXI_wvalid;
  input S00_ACLK;
  input S00_ARESETN;
  input [31:0]S00_AXI_araddr;
  input [1:0]S00_AXI_arburst;
  input [3:0]S00_AXI_arcache;
  input [11:0]S00_AXI_arid;
  input [3:0]S00_AXI_arlen;
  input [1:0]S00_AXI_arlock;
  input [2:0]S00_AXI_arprot;
  input [3:0]S00_AXI_arqos;
  output S00_AXI_arready;
  input [2:0]S00_AXI_arsize;
  input S00_AXI_arvalid;
  input [31:0]S00_AXI_awaddr;
  input [1:0]S00_AXI_awburst;
  input [3:0]S00_AXI_awcache;
  input [11:0]S00_AXI_awid;
  input [3:0]S00_AXI_awlen;
  input [1:0]S00_AXI_awlock;
  input [2:0]S00_AXI_awprot;
  input [3:0]S00_AXI_awqos;
  output S00_AXI_awready;
  input [2:0]S00_AXI_awsize;
  input S00_AXI_awvalid;
  output [11:0]S00_AXI_bid;
  input S00_AXI_bready;
  output [1:0]S00_AXI_bresp;
  output S00_AXI_bvalid;
  output [31:0]S00_AXI_rdata;
  output [11:0]S00_AXI_rid;
  output S00_AXI_rlast;
  input S00_AXI_rready;
  output [1:0]S00_AXI_rresp;
  output S00_AXI_rvalid;
  input [31:0]S00_AXI_wdata;
  input [11:0]S00_AXI_wid;
  input S00_AXI_wlast;
  output S00_AXI_wready;
  input [3:0]S00_AXI_wstrb;
  input S00_AXI_wvalid;

  wire [31:0]M00_AXI_araddr;
  wire [2:0]M00_AXI_arprot;
  wire M00_AXI_arready;
  wire M00_AXI_arvalid;
  wire [31:0]M00_AXI_awaddr;
  wire [2:0]M00_AXI_awprot;
  wire M00_AXI_awready;
  wire M00_AXI_awvalid;
  wire M00_AXI_bready;
  wire [1:0]M00_AXI_bresp;
  wire M00_AXI_bvalid;
  wire [31:0]M00_AXI_rdata;
  wire M00_AXI_rready;
  wire [1:0]M00_AXI_rresp;
  wire M00_AXI_rvalid;
  wire [31:0]M00_AXI_wdata;
  wire M00_AXI_wready;
  wire [3:0]M00_AXI_wstrb;
  wire M00_AXI_wvalid;
  wire S00_ACLK;
  wire S00_ARESETN;
  wire [31:0]S00_AXI_araddr;
  wire [1:0]S00_AXI_arburst;
  wire [3:0]S00_AXI_arcache;
  wire [11:0]S00_AXI_arid;
  wire [3:0]S00_AXI_arlen;
  wire [1:0]S00_AXI_arlock;
  wire [2:0]S00_AXI_arprot;
  wire [3:0]S00_AXI_arqos;
  wire S00_AXI_arready;
  wire [2:0]S00_AXI_arsize;
  wire S00_AXI_arvalid;
  wire [31:0]S00_AXI_awaddr;
  wire [1:0]S00_AXI_awburst;
  wire [3:0]S00_AXI_awcache;
  wire [11:0]S00_AXI_awid;
  wire [3:0]S00_AXI_awlen;
  wire [1:0]S00_AXI_awlock;
  wire [2:0]S00_AXI_awprot;
  wire [3:0]S00_AXI_awqos;
  wire S00_AXI_awready;
  wire [2:0]S00_AXI_awsize;
  wire S00_AXI_awvalid;
  wire [11:0]S00_AXI_bid;
  wire S00_AXI_bready;
  wire [1:0]S00_AXI_bresp;
  wire S00_AXI_bvalid;
  wire [31:0]S00_AXI_rdata;
  wire [11:0]S00_AXI_rid;
  wire S00_AXI_rlast;
  wire S00_AXI_rready;
  wire [1:0]S00_AXI_rresp;
  wire S00_AXI_rvalid;
  wire [31:0]S00_AXI_wdata;
  wire [11:0]S00_AXI_wid;
  wire S00_AXI_wlast;
  wire S00_AXI_wready;
  wire [3:0]S00_AXI_wstrb;
  wire S00_AXI_wvalid;

  design_1_s00_couplers_imp_UYSKKA s00_couplers
       (.M00_AXI_araddr(M00_AXI_araddr),
        .M00_AXI_arprot(M00_AXI_arprot),
        .M00_AXI_arready(M00_AXI_arready),
        .M00_AXI_arvalid(M00_AXI_arvalid),
        .M00_AXI_awaddr(M00_AXI_awaddr),
        .M00_AXI_awprot(M00_AXI_awprot),
        .M00_AXI_awready(M00_AXI_awready),
        .M00_AXI_awvalid(M00_AXI_awvalid),
        .M00_AXI_bready(M00_AXI_bready),
        .M00_AXI_bresp(M00_AXI_bresp),
        .M00_AXI_bvalid(M00_AXI_bvalid),
        .M00_AXI_rdata(M00_AXI_rdata),
        .M00_AXI_rready(M00_AXI_rready),
        .M00_AXI_rresp(M00_AXI_rresp),
        .M00_AXI_rvalid(M00_AXI_rvalid),
        .M00_AXI_wdata(M00_AXI_wdata),
        .M00_AXI_wready(M00_AXI_wready),
        .M00_AXI_wstrb(M00_AXI_wstrb),
        .M00_AXI_wvalid(M00_AXI_wvalid),
        .S00_ACLK(S00_ACLK),
        .S00_ARESETN(S00_ARESETN),
        .S00_AXI_araddr(S00_AXI_araddr),
        .S00_AXI_arburst(S00_AXI_arburst),
        .S00_AXI_arcache(S00_AXI_arcache),
        .S00_AXI_arid(S00_AXI_arid),
        .S00_AXI_arlen(S00_AXI_arlen),
        .S00_AXI_arlock(S00_AXI_arlock),
        .S00_AXI_arprot(S00_AXI_arprot),
        .S00_AXI_arqos(S00_AXI_arqos),
        .S00_AXI_arready(S00_AXI_arready),
        .S00_AXI_arsize(S00_AXI_arsize),
        .S00_AXI_arvalid(S00_AXI_arvalid),
        .S00_AXI_awaddr(S00_AXI_awaddr),
        .S00_AXI_awburst(S00_AXI_awburst),
        .S00_AXI_awcache(S00_AXI_awcache),
        .S00_AXI_awid(S00_AXI_awid),
        .S00_AXI_awlen(S00_AXI_awlen),
        .S00_AXI_awlock(S00_AXI_awlock),
        .S00_AXI_awprot(S00_AXI_awprot),
        .S00_AXI_awqos(S00_AXI_awqos),
        .S00_AXI_awready(S00_AXI_awready),
        .S00_AXI_awsize(S00_AXI_awsize),
        .S00_AXI_awvalid(S00_AXI_awvalid),
        .S00_AXI_bid(S00_AXI_bid),
        .S00_AXI_bready(S00_AXI_bready),
        .S00_AXI_bresp(S00_AXI_bresp),
        .S00_AXI_bvalid(S00_AXI_bvalid),
        .S00_AXI_rdata(S00_AXI_rdata),
        .S00_AXI_rid(S00_AXI_rid),
        .S00_AXI_rlast(S00_AXI_rlast),
        .S00_AXI_rready(S00_AXI_rready),
        .S00_AXI_rresp(S00_AXI_rresp),
        .S00_AXI_rvalid(S00_AXI_rvalid),
        .S00_AXI_wdata(S00_AXI_wdata),
        .S00_AXI_wid(S00_AXI_wid),
        .S00_AXI_wlast(S00_AXI_wlast),
        .S00_AXI_wready(S00_AXI_wready),
        .S00_AXI_wstrb(S00_AXI_wstrb),
        .S00_AXI_wvalid(S00_AXI_wvalid));
endmodule

(* CHECK_LICENSE_TYPE = "design_1_rst_ps7_0_100M_0,proc_sys_reset,{}" *) (* ORIG_REF_NAME = "design_1_rst_ps7_0_100M_0" *) (* downgradeipidentifiedwarnings = "yes" *) 
(* x_core_info = "proc_sys_reset,Vivado 2019.1" *) 
module design_1_design_1_rst_ps7_0_100M_0
   (slowest_sync_clk,
    ext_reset_in,
    aux_reset_in,
    mb_debug_sys_rst,
    dcm_locked,
    mb_reset,
    bus_struct_reset,
    peripheral_reset,
    interconnect_aresetn,
    peripheral_aresetn);
  (* x_interface_info = "xilinx.com:signal:clock:1.0 clock CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME clock, ASSOCIATED_RESET mb_reset:bus_struct_reset:interconnect_aresetn:peripheral_aresetn:peripheral_reset, FREQ_HZ 66666672, PHASE 0.000, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0" *) input slowest_sync_clk;
  (* x_interface_info = "xilinx.com:signal:reset:1.0 ext_reset RST" *) (* x_interface_parameter = "XIL_INTERFACENAME ext_reset, BOARD.ASSOCIATED_PARAM RESET_BOARD_INTERFACE, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input ext_reset_in;
  (* x_interface_info = "xilinx.com:signal:reset:1.0 aux_reset RST" *) (* x_interface_parameter = "XIL_INTERFACENAME aux_reset, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input aux_reset_in;
  (* x_interface_info = "xilinx.com:signal:reset:1.0 dbg_reset RST" *) (* x_interface_parameter = "XIL_INTERFACENAME dbg_reset, POLARITY ACTIVE_HIGH, INSERT_VIP 0" *) input mb_debug_sys_rst;
  input dcm_locked;
  (* x_interface_info = "xilinx.com:signal:reset:1.0 mb_rst RST" *) (* x_interface_parameter = "XIL_INTERFACENAME mb_rst, POLARITY ACTIVE_HIGH, TYPE PROCESSOR, INSERT_VIP 0" *) output mb_reset;
  (* x_interface_info = "xilinx.com:signal:reset:1.0 bus_struct_reset RST" *) (* x_interface_parameter = "XIL_INTERFACENAME bus_struct_reset, POLARITY ACTIVE_HIGH, TYPE INTERCONNECT, INSERT_VIP 0" *) output [0:0]bus_struct_reset;
  (* x_interface_info = "xilinx.com:signal:reset:1.0 peripheral_high_rst RST" *) (* x_interface_parameter = "XIL_INTERFACENAME peripheral_high_rst, POLARITY ACTIVE_HIGH, TYPE PERIPHERAL, INSERT_VIP 0" *) output [0:0]peripheral_reset;
  (* x_interface_info = "xilinx.com:signal:reset:1.0 interconnect_low_rst RST" *) (* x_interface_parameter = "XIL_INTERFACENAME interconnect_low_rst, POLARITY ACTIVE_LOW, TYPE INTERCONNECT, INSERT_VIP 0" *) output [0:0]interconnect_aresetn;
  (* x_interface_info = "xilinx.com:signal:reset:1.0 peripheral_low_rst RST" *) (* x_interface_parameter = "XIL_INTERFACENAME peripheral_low_rst, POLARITY ACTIVE_LOW, TYPE PERIPHERAL, INSERT_VIP 0" *) output [0:0]peripheral_aresetn;

  wire aux_reset_in;
  wire [0:0]bus_struct_reset;
  wire dcm_locked;
  wire ext_reset_in;
  wire [0:0]interconnect_aresetn;
  wire mb_debug_sys_rst;
  wire mb_reset;
  wire [0:0]peripheral_aresetn;
  wire [0:0]peripheral_reset;
  wire slowest_sync_clk;

  (* C_AUX_RESET_HIGH = "1'b0" *) 
  (* C_AUX_RST_WIDTH = "4" *) 
  (* C_EXT_RESET_HIGH = "1'b0" *) 
  (* C_EXT_RST_WIDTH = "4" *) 
  (* C_FAMILY = "zynq" *) 
  (* C_NUM_BUS_RST = "1" *) 
  (* C_NUM_INTERCONNECT_ARESETN = "1" *) 
  (* C_NUM_PERP_ARESETN = "1" *) 
  (* C_NUM_PERP_RST = "1" *) 
  design_1_proc_sys_reset U0
       (.aux_reset_in(aux_reset_in),
        .bus_struct_reset(bus_struct_reset),
        .dcm_locked(dcm_locked),
        .ext_reset_in(ext_reset_in),
        .interconnect_aresetn(interconnect_aresetn),
        .mb_debug_sys_rst(mb_debug_sys_rst),
        .mb_reset(mb_reset),
        .peripheral_aresetn(peripheral_aresetn),
        .peripheral_reset(peripheral_reset),
        .slowest_sync_clk(slowest_sync_clk));
endmodule

(* ORIG_REF_NAME = "lpf" *) 
module design_1_lpf
   (lpf_int,
    slowest_sync_clk,
    dcm_locked,
    mb_debug_sys_rst,
    ext_reset_in,
    aux_reset_in);
  output lpf_int;
  input slowest_sync_clk;
  input dcm_locked;
  input mb_debug_sys_rst;
  input ext_reset_in;
  input aux_reset_in;

  wire \ACTIVE_LOW_AUX.ACT_LO_AUX_n_0 ;
  wire \ACTIVE_LOW_EXT.ACT_LO_EXT_n_0 ;
  wire Q;
  wire [0:0]asr_lpf;
  wire aux_reset_in;
  wire dcm_locked;
  wire ext_reset_in;
  wire lpf_asr;
  wire lpf_exr;
  wire lpf_int;
  wire lpf_int0__0;
  wire mb_debug_sys_rst;
  wire p_1_in;
  wire p_2_in;
  wire p_3_in1_in;
  wire [3:0]p_3_out;
  wire slowest_sync_clk;

  design_1_cdc_sync \ACTIVE_LOW_AUX.ACT_LO_AUX 
       (.asr_lpf(asr_lpf),
        .aux_reset_in(aux_reset_in),
        .lpf_asr(lpf_asr),
        .lpf_asr_reg(\ACTIVE_LOW_AUX.ACT_LO_AUX_n_0 ),
        .p_1_in(p_1_in),
        .p_2_in(p_2_in),
        .scndry_out(p_3_in1_in),
        .slowest_sync_clk(slowest_sync_clk));
  design_1_cdc_sync_0 \ACTIVE_LOW_EXT.ACT_LO_EXT 
       (.ext_reset_in(ext_reset_in),
        .lpf_exr(lpf_exr),
        .lpf_exr_reg(\ACTIVE_LOW_EXT.ACT_LO_EXT_n_0 ),
        .mb_debug_sys_rst(mb_debug_sys_rst),
        .p_3_out(p_3_out[2:0]),
        .scndry_out(p_3_out[3]),
        .slowest_sync_clk(slowest_sync_clk));
  FDRE #(
    .INIT(1'b0)) 
    \AUX_LPF[1].asr_lpf_reg[1] 
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(p_3_in1_in),
        .Q(p_2_in),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \AUX_LPF[2].asr_lpf_reg[2] 
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(p_2_in),
        .Q(p_1_in),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \AUX_LPF[3].asr_lpf_reg[3] 
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(p_1_in),
        .Q(asr_lpf),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \EXT_LPF[1].exr_lpf_reg[1] 
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(p_3_out[3]),
        .Q(p_3_out[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \EXT_LPF[2].exr_lpf_reg[2] 
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(p_3_out[2]),
        .Q(p_3_out[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \EXT_LPF[3].exr_lpf_reg[3] 
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(p_3_out[1]),
        .Q(p_3_out[0]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "SRL16" *) 
  (* srl_name = "rst_ps7_0_100M/U0/\EXT_LPF/POR_SRL_I " *) 
  SRL16E #(
    .INIT(16'hFFFF)) 
    POR_SRL_I
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(slowest_sync_clk),
        .D(1'b0),
        .Q(Q));
  FDRE #(
    .INIT(1'b0)) 
    lpf_asr_reg
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(\ACTIVE_LOW_AUX.ACT_LO_AUX_n_0 ),
        .Q(lpf_asr),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    lpf_exr_reg
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(\ACTIVE_LOW_EXT.ACT_LO_EXT_n_0 ),
        .Q(lpf_exr),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFFFD)) 
    lpf_int0
       (.I0(dcm_locked),
        .I1(lpf_exr),
        .I2(lpf_asr),
        .I3(Q),
        .O(lpf_int0__0));
  FDRE #(
    .INIT(1'b0)) 
    lpf_int_reg
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(lpf_int0__0),
        .Q(lpf_int),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "lut" *) 
module design_1_lut
   (D,
    Y,
    Q,
    \x_t[2]1 ,
    \x_t_reg[0][24] ,
    \x_t_reg[0][24]_0 ,
    \out_vec_rez_reg[8]_0 ,
    s00_axi_aclk);
  output [8:0]D;
  output [8:0]Y;
  input [10:0]Q;
  input \x_t[2]1 ;
  input [8:0]\x_t_reg[0][24] ;
  input \x_t_reg[0][24]_0 ;
  input [0:0]\out_vec_rez_reg[8]_0 ;
  input s00_axi_aclk;

  wire [8:0]D;
  wire [10:0]Q;
  wire [8:0]Y;
  wire \out_vec_rez[0]_i_1_n_0 ;
  wire \out_vec_rez[0]_i_2_n_0 ;
  wire \out_vec_rez[0]_i_4_n_0 ;
  wire \out_vec_rez[0]_i_5_n_0 ;
  wire \out_vec_rez[1]_i_1_n_0 ;
  wire \out_vec_rez[1]_i_2_n_0 ;
  wire \out_vec_rez[1]_i_3_n_0 ;
  wire \out_vec_rez[1]_i_4_n_0 ;
  wire \out_vec_rez[2]_i_1_n_0 ;
  wire \out_vec_rez[2]_i_2_n_0 ;
  wire \out_vec_rez[2]_i_4_n_0 ;
  wire \out_vec_rez[2]_i_5_n_0 ;
  wire \out_vec_rez[2]_i_6_n_0 ;
  wire \out_vec_rez[3]_i_1_n_0 ;
  wire \out_vec_rez[3]_i_2_n_0 ;
  wire \out_vec_rez[3]_i_3_n_0 ;
  wire \out_vec_rez[3]_i_4_n_0 ;
  wire \out_vec_rez[4]_i_1_n_0 ;
  wire \out_vec_rez[4]_i_2_n_0 ;
  wire \out_vec_rez[4]_i_3_n_0 ;
  wire \out_vec_rez[5]_i_1_n_0 ;
  wire \out_vec_rez[5]_i_2_n_0 ;
  wire \out_vec_rez[5]_i_3_n_0 ;
  wire \out_vec_rez[6]_i_1_n_0 ;
  wire \out_vec_rez[6]_i_3_n_0 ;
  wire \out_vec_rez[7]_i_1_n_0 ;
  wire \out_vec_rez[7]_i_2_n_0 ;
  wire \out_vec_rez[7]_i_3_n_0 ;
  wire \out_vec_rez[8]_i_1__0_n_0 ;
  wire \out_vec_rez_reg[0]_i_3_n_0 ;
  wire \out_vec_rez_reg[2]_i_3_n_0 ;
  wire [0:0]\out_vec_rez_reg[8]_0 ;
  wire s00_axi_aclk;
  wire [5:0]sel0;
  wire \x_t[2]1 ;
  wire [8:0]\x_t_reg[0][24] ;
  wire \x_t_reg[0][24]_0 ;

  LUT2 #(
    .INIT(4'h7)) 
    \out_vec_rez[0]_i_1 
       (.I0(\out_vec_rez[0]_i_2_n_0 ),
        .I1(\out_vec_rez_reg[0]_i_3_n_0 ),
        .O(\out_vec_rez[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hECE77FF9FFFEF733)) 
    \out_vec_rez[0]_i_2 
       (.I0(Q[10]),
        .I1(sel0[4]),
        .I2(sel0[2]),
        .I3(sel0[1]),
        .I4(sel0[3]),
        .I5(sel0[5]),
        .O(\out_vec_rez[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hDFCFDDECDFEA0DEF)) 
    \out_vec_rez[0]_i_4 
       (.I0(Q[10]),
        .I1(sel0[1]),
        .I2(sel0[2]),
        .I3(sel0[4]),
        .I4(sel0[3]),
        .I5(sel0[5]),
        .O(\out_vec_rez[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hEF56CEFE7F33EEFF)) 
    \out_vec_rez[0]_i_5 
       (.I0(Q[10]),
        .I1(sel0[5]),
        .I2(sel0[3]),
        .I3(sel0[4]),
        .I4(sel0[1]),
        .I5(sel0[2]),
        .O(\out_vec_rez[0]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hFEAE)) 
    \out_vec_rez[1]_i_1 
       (.I0(\out_vec_rez[1]_i_2_n_0 ),
        .I1(\out_vec_rez[1]_i_3_n_0 ),
        .I2(sel0[0]),
        .I3(\out_vec_rez[1]_i_4_n_0 ),
        .O(\out_vec_rez[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00486C4121886400)) 
    \out_vec_rez[1]_i_2 
       (.I0(Q[10]),
        .I1(sel0[3]),
        .I2(sel0[1]),
        .I3(sel0[5]),
        .I4(sel0[4]),
        .I5(sel0[2]),
        .O(\out_vec_rez[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h11510800AA501910)) 
    \out_vec_rez[1]_i_3 
       (.I0(Q[10]),
        .I1(sel0[4]),
        .I2(sel0[3]),
        .I3(sel0[5]),
        .I4(sel0[1]),
        .I5(sel0[2]),
        .O(\out_vec_rez[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0008CD0CB118C500)) 
    \out_vec_rez[1]_i_4 
       (.I0(Q[10]),
        .I1(sel0[5]),
        .I2(sel0[1]),
        .I3(sel0[2]),
        .I4(sel0[4]),
        .I5(sel0[3]),
        .O(\out_vec_rez[1]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \out_vec_rez[2]_i_1 
       (.I0(\out_vec_rez[2]_i_2_n_0 ),
        .I1(\out_vec_rez_reg[2]_i_3_n_0 ),
        .I2(\out_vec_rez[2]_i_4_n_0 ),
        .O(\out_vec_rez[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h11100010)) 
    \out_vec_rez[2]_i_2 
       (.I0(Q[10]),
        .I1(sel0[4]),
        .I2(sel0[2]),
        .I3(sel0[3]),
        .I4(sel0[5]),
        .O(\out_vec_rez[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0001424082004E40)) 
    \out_vec_rez[2]_i_4 
       (.I0(Q[10]),
        .I1(sel0[0]),
        .I2(sel0[2]),
        .I3(sel0[5]),
        .I4(sel0[4]),
        .I5(sel0[3]),
        .O(\out_vec_rez[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0F9020B010500040)) 
    \out_vec_rez[2]_i_5 
       (.I0(Q[10]),
        .I1(sel0[2]),
        .I2(sel0[4]),
        .I3(sel0[3]),
        .I4(sel0[0]),
        .I5(sel0[5]),
        .O(\out_vec_rez[2]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h00801110)) 
    \out_vec_rez[2]_i_6 
       (.I0(Q[10]),
        .I1(sel0[4]),
        .I2(sel0[3]),
        .I3(sel0[5]),
        .I4(sel0[2]),
        .O(\out_vec_rez[2]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hEFEA)) 
    \out_vec_rez[3]_i_1 
       (.I0(\out_vec_rez[3]_i_2_n_0 ),
        .I1(\out_vec_rez[3]_i_3_n_0 ),
        .I2(sel0[0]),
        .I3(\out_vec_rez[3]_i_4_n_0 ),
        .O(\out_vec_rez[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h1D04140C0C141C44)) 
    \out_vec_rez[3]_i_2 
       (.I0(Q[10]),
        .I1(sel0[5]),
        .I2(sel0[4]),
        .I3(sel0[2]),
        .I4(sel0[1]),
        .I5(sel0[3]),
        .O(\out_vec_rez[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAA0110011011101)) 
    \out_vec_rez[3]_i_3 
       (.I0(Q[10]),
        .I1(sel0[2]),
        .I2(sel0[3]),
        .I3(sel0[1]),
        .I4(sel0[5]),
        .I5(sel0[4]),
        .O(\out_vec_rez[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h000F0001A3F00050)) 
    \out_vec_rez[3]_i_4 
       (.I0(Q[10]),
        .I1(sel0[1]),
        .I2(sel0[2]),
        .I3(sel0[4]),
        .I4(sel0[5]),
        .I5(sel0[3]),
        .O(\out_vec_rez[3]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hECDC)) 
    \out_vec_rez[4]_i_1 
       (.I0(Q[10]),
        .I1(\out_vec_rez[4]_i_2_n_0 ),
        .I2(\out_vec_rez[4]_i_3_n_0 ),
        .I3(sel0[5]),
        .O(\out_vec_rez[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8F85851545404000)) 
    \out_vec_rez[4]_i_2 
       (.I0(Q[10]),
        .I1(sel0[1]),
        .I2(sel0[4]),
        .I3(sel0[2]),
        .I4(sel0[3]),
        .I5(sel0[5]),
        .O(\out_vec_rez[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hE1404851E1414058)) 
    \out_vec_rez[4]_i_3 
       (.I0(sel0[5]),
        .I1(sel0[4]),
        .I2(sel0[3]),
        .I3(sel0[0]),
        .I4(sel0[1]),
        .I5(sel0[2]),
        .O(\out_vec_rez[4]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hE2)) 
    \out_vec_rez[5]_i_1 
       (.I0(\out_vec_rez[5]_i_2_n_0 ),
        .I1(sel0[4]),
        .I2(\out_vec_rez[5]_i_3_n_0 ),
        .O(\out_vec_rez[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h5555555500540100)) 
    \out_vec_rez[5]_i_2 
       (.I0(Q[10]),
        .I1(sel0[0]),
        .I2(sel0[1]),
        .I3(sel0[3]),
        .I4(sel0[2]),
        .I5(sel0[5]),
        .O(\out_vec_rez[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAA00AAB955555555)) 
    \out_vec_rez[5]_i_3 
       (.I0(Q[10]),
        .I1(sel0[1]),
        .I2(sel0[0]),
        .I3(sel0[2]),
        .I4(sel0[3]),
        .I5(sel0[5]),
        .O(\out_vec_rez[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000000)) 
    \out_vec_rez[6]_i_1 
       (.I0(sel0[2]),
        .I1(sel0[4]),
        .I2(sel0[1]),
        .I3(sel0[5]),
        .I4(sel0[0]),
        .I5(\out_vec_rez[6]_i_3_n_0 ),
        .O(\out_vec_rez[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hB333333333333332)) 
    \out_vec_rez[6]_i_2 
       (.I0(Q[0]),
        .I1(Q[10]),
        .I2(Q[6]),
        .I3(Q[7]),
        .I4(Q[8]),
        .I5(Q[9]),
        .O(sel0[0]));
  LUT6 #(
    .INIT(64'hAA55555501555500)) 
    \out_vec_rez[6]_i_3 
       (.I0(Q[10]),
        .I1(sel0[1]),
        .I2(sel0[2]),
        .I3(sel0[4]),
        .I4(sel0[5]),
        .I5(sel0[3]),
        .O(\out_vec_rez[6]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFF05FD55)) 
    \out_vec_rez[7]_i_1 
       (.I0(Q[10]),
        .I1(\out_vec_rez[7]_i_2_n_0 ),
        .I2(sel0[5]),
        .I3(\out_vec_rez[7]_i_3_n_0 ),
        .I4(sel0[4]),
        .O(\out_vec_rez[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \out_vec_rez[7]_i_2 
       (.I0(sel0[2]),
        .I1(sel0[3]),
        .I2(sel0[0]),
        .I3(sel0[1]),
        .O(\out_vec_rez[7]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \out_vec_rez[7]_i_3 
       (.I0(Q[10]),
        .I1(sel0[3]),
        .I2(sel0[2]),
        .I3(sel0[1]),
        .O(\out_vec_rez[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h5554000000000000)) 
    \out_vec_rez[8]_i_1__0 
       (.I0(Q[10]),
        .I1(sel0[2]),
        .I2(sel0[1]),
        .I3(sel0[3]),
        .I4(sel0[5]),
        .I5(sel0[4]),
        .O(\out_vec_rez[8]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hB333333333333332)) 
    \out_vec_rez[8]_i_2 
       (.I0(Q[2]),
        .I1(Q[10]),
        .I2(Q[6]),
        .I3(Q[7]),
        .I4(Q[8]),
        .I5(Q[9]),
        .O(sel0[2]));
  LUT6 #(
    .INIT(64'hB333333333333332)) 
    \out_vec_rez[8]_i_3 
       (.I0(Q[1]),
        .I1(Q[10]),
        .I2(Q[6]),
        .I3(Q[7]),
        .I4(Q[8]),
        .I5(Q[9]),
        .O(sel0[1]));
  LUT6 #(
    .INIT(64'hB333333333333332)) 
    \out_vec_rez[8]_i_4 
       (.I0(Q[3]),
        .I1(Q[10]),
        .I2(Q[6]),
        .I3(Q[7]),
        .I4(Q[8]),
        .I5(Q[9]),
        .O(sel0[3]));
  LUT6 #(
    .INIT(64'hB333333333333332)) 
    \out_vec_rez[8]_i_5 
       (.I0(Q[5]),
        .I1(Q[10]),
        .I2(Q[6]),
        .I3(Q[7]),
        .I4(Q[8]),
        .I5(Q[9]),
        .O(sel0[5]));
  LUT6 #(
    .INIT(64'hB333333333333332)) 
    \out_vec_rez[8]_i_6 
       (.I0(Q[4]),
        .I1(Q[10]),
        .I2(Q[6]),
        .I3(Q[7]),
        .I4(Q[8]),
        .I5(Q[9]),
        .O(sel0[4]));
  FDRE \out_vec_rez_reg[0] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\out_vec_rez[0]_i_1_n_0 ),
        .Q(Y[0]),
        .R(\out_vec_rez_reg[8]_0 ));
  MUXF7 \out_vec_rez_reg[0]_i_3 
       (.I0(\out_vec_rez[0]_i_4_n_0 ),
        .I1(\out_vec_rez[0]_i_5_n_0 ),
        .O(\out_vec_rez_reg[0]_i_3_n_0 ),
        .S(sel0[0]));
  FDRE \out_vec_rez_reg[1] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\out_vec_rez[1]_i_1_n_0 ),
        .Q(Y[1]),
        .R(\out_vec_rez_reg[8]_0 ));
  FDRE \out_vec_rez_reg[2] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\out_vec_rez[2]_i_1_n_0 ),
        .Q(Y[2]),
        .R(\out_vec_rez_reg[8]_0 ));
  MUXF7 \out_vec_rez_reg[2]_i_3 
       (.I0(\out_vec_rez[2]_i_5_n_0 ),
        .I1(\out_vec_rez[2]_i_6_n_0 ),
        .O(\out_vec_rez_reg[2]_i_3_n_0 ),
        .S(sel0[1]));
  FDRE \out_vec_rez_reg[3] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\out_vec_rez[3]_i_1_n_0 ),
        .Q(Y[3]),
        .R(\out_vec_rez_reg[8]_0 ));
  FDRE \out_vec_rez_reg[4] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\out_vec_rez[4]_i_1_n_0 ),
        .Q(Y[4]),
        .R(\out_vec_rez_reg[8]_0 ));
  FDRE \out_vec_rez_reg[5] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\out_vec_rez[5]_i_1_n_0 ),
        .Q(Y[5]),
        .R(\out_vec_rez_reg[8]_0 ));
  FDRE \out_vec_rez_reg[6] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\out_vec_rez[6]_i_1_n_0 ),
        .Q(Y[6]),
        .R(\out_vec_rez_reg[8]_0 ));
  FDRE \out_vec_rez_reg[7] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\out_vec_rez[7]_i_1_n_0 ),
        .Q(Y[7]),
        .R(\out_vec_rez_reg[8]_0 ));
  FDRE \out_vec_rez_reg[8] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\out_vec_rez[8]_i_1__0_n_0 ),
        .Q(Y[8]),
        .R(\out_vec_rez_reg[8]_0 ));
  LUT4 #(
    .INIT(16'h8F80)) 
    \x_t[0][16]_i_1 
       (.I0(\x_t[2]1 ),
        .I1(\x_t_reg[0][24] [0]),
        .I2(\x_t_reg[0][24]_0 ),
        .I3(Y[0]),
        .O(D[0]));
  LUT4 #(
    .INIT(16'h8F80)) 
    \x_t[0][17]_i_1 
       (.I0(\x_t[2]1 ),
        .I1(\x_t_reg[0][24] [1]),
        .I2(\x_t_reg[0][24]_0 ),
        .I3(Y[1]),
        .O(D[1]));
  LUT4 #(
    .INIT(16'h8F80)) 
    \x_t[0][18]_i_1 
       (.I0(\x_t[2]1 ),
        .I1(\x_t_reg[0][24] [2]),
        .I2(\x_t_reg[0][24]_0 ),
        .I3(Y[2]),
        .O(D[2]));
  LUT4 #(
    .INIT(16'h8F80)) 
    \x_t[0][19]_i_1 
       (.I0(\x_t[2]1 ),
        .I1(\x_t_reg[0][24] [3]),
        .I2(\x_t_reg[0][24]_0 ),
        .I3(Y[3]),
        .O(D[3]));
  LUT4 #(
    .INIT(16'h8F80)) 
    \x_t[0][20]_i_1 
       (.I0(\x_t[2]1 ),
        .I1(\x_t_reg[0][24] [4]),
        .I2(\x_t_reg[0][24]_0 ),
        .I3(Y[4]),
        .O(D[4]));
  LUT4 #(
    .INIT(16'h8F80)) 
    \x_t[0][21]_i_1 
       (.I0(\x_t[2]1 ),
        .I1(\x_t_reg[0][24] [5]),
        .I2(\x_t_reg[0][24]_0 ),
        .I3(Y[5]),
        .O(D[5]));
  LUT4 #(
    .INIT(16'h8F80)) 
    \x_t[0][22]_i_1 
       (.I0(\x_t[2]1 ),
        .I1(\x_t_reg[0][24] [6]),
        .I2(\x_t_reg[0][24]_0 ),
        .I3(Y[6]),
        .O(D[6]));
  LUT4 #(
    .INIT(16'h8F80)) 
    \x_t[0][23]_i_1 
       (.I0(\x_t[2]1 ),
        .I1(\x_t_reg[0][24] [7]),
        .I2(\x_t_reg[0][24]_0 ),
        .I3(Y[7]),
        .O(D[7]));
  LUT4 #(
    .INIT(16'h8F80)) 
    \x_t[0][24]_i_1 
       (.I0(\x_t[2]1 ),
        .I1(\x_t_reg[0][24] [8]),
        .I2(\x_t_reg[0][24]_0 ),
        .I3(Y[8]),
        .O(D[8]));
endmodule

(* ORIG_REF_NAME = "lut" *) 
module design_1_lut_5
   (D,
    Y,
    Q,
    \x_t[2]1 ,
    \x_t_reg[0][8] ,
    \x_t_reg[0][8]_0 ,
    s00_axi_aclk,
    \out_vec_rez_reg[0]_0 );
  output [8:0]D;
  output [8:0]Y;
  input [10:0]Q;
  input \x_t[2]1 ;
  input [8:0]\x_t_reg[0][8] ;
  input \x_t_reg[0][8]_0 ;
  input s00_axi_aclk;
  input [0:0]\out_vec_rez_reg[0]_0 ;

  wire [8:0]D;
  wire [10:0]Q;
  wire [8:0]Y;
  wire \out_vec_rez[0]_i_1__0_n_0 ;
  wire \out_vec_rez[0]_i_2__0_n_0 ;
  wire \out_vec_rez[0]_i_4__0_n_0 ;
  wire \out_vec_rez[0]_i_5__0_n_0 ;
  wire \out_vec_rez[1]_i_1__0_n_0 ;
  wire \out_vec_rez[1]_i_2__0_n_0 ;
  wire \out_vec_rez[1]_i_3__0_n_0 ;
  wire \out_vec_rez[1]_i_4__0_n_0 ;
  wire \out_vec_rez[2]_i_1__0_n_0 ;
  wire \out_vec_rez[2]_i_2__0_n_0 ;
  wire \out_vec_rez[2]_i_4__0_n_0 ;
  wire \out_vec_rez[2]_i_5__0_n_0 ;
  wire \out_vec_rez[2]_i_6__0_n_0 ;
  wire \out_vec_rez[3]_i_1__0_n_0 ;
  wire \out_vec_rez[3]_i_2__0_n_0 ;
  wire \out_vec_rez[3]_i_3__0_n_0 ;
  wire \out_vec_rez[3]_i_4__0_n_0 ;
  wire \out_vec_rez[4]_i_1__0_n_0 ;
  wire \out_vec_rez[4]_i_2__0_n_0 ;
  wire \out_vec_rez[4]_i_3__0_n_0 ;
  wire \out_vec_rez[5]_i_1__0_n_0 ;
  wire \out_vec_rez[5]_i_2__0_n_0 ;
  wire \out_vec_rez[5]_i_3__0_n_0 ;
  wire \out_vec_rez[6]_i_1__0_n_0 ;
  wire \out_vec_rez[6]_i_3__0_n_0 ;
  wire \out_vec_rez[7]_i_1__0_n_0 ;
  wire \out_vec_rez[7]_i_2__0_n_0 ;
  wire \out_vec_rez[7]_i_3__0_n_0 ;
  wire \out_vec_rez[8]_i_2__0_n_0 ;
  wire [0:0]\out_vec_rez_reg[0]_0 ;
  wire \out_vec_rez_reg[0]_i_3__0_n_0 ;
  wire \out_vec_rez_reg[2]_i_3__0_n_0 ;
  wire p_0_in;
  wire s00_axi_aclk;
  wire [5:0]sel0;
  wire \x_t[2]1 ;
  wire [8:0]\x_t_reg[0][8] ;
  wire \x_t_reg[0][8]_0 ;

  LUT2 #(
    .INIT(4'h7)) 
    \out_vec_rez[0]_i_1__0 
       (.I0(\out_vec_rez[0]_i_2__0_n_0 ),
        .I1(\out_vec_rez_reg[0]_i_3__0_n_0 ),
        .O(\out_vec_rez[0]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hECE77FF9FFFEF733)) 
    \out_vec_rez[0]_i_2__0 
       (.I0(Q[10]),
        .I1(sel0[4]),
        .I2(sel0[2]),
        .I3(sel0[1]),
        .I4(sel0[3]),
        .I5(sel0[5]),
        .O(\out_vec_rez[0]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hDFCFDDECDFEA0DEF)) 
    \out_vec_rez[0]_i_4__0 
       (.I0(Q[10]),
        .I1(sel0[1]),
        .I2(sel0[2]),
        .I3(sel0[4]),
        .I4(sel0[3]),
        .I5(sel0[5]),
        .O(\out_vec_rez[0]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hEF56CEFE7F33EEFF)) 
    \out_vec_rez[0]_i_5__0 
       (.I0(Q[10]),
        .I1(sel0[5]),
        .I2(sel0[3]),
        .I3(sel0[4]),
        .I4(sel0[1]),
        .I5(sel0[2]),
        .O(\out_vec_rez[0]_i_5__0_n_0 ));
  LUT4 #(
    .INIT(16'hFEAE)) 
    \out_vec_rez[1]_i_1__0 
       (.I0(\out_vec_rez[1]_i_2__0_n_0 ),
        .I1(\out_vec_rez[1]_i_3__0_n_0 ),
        .I2(sel0[0]),
        .I3(\out_vec_rez[1]_i_4__0_n_0 ),
        .O(\out_vec_rez[1]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h00486C4121886400)) 
    \out_vec_rez[1]_i_2__0 
       (.I0(Q[10]),
        .I1(sel0[3]),
        .I2(sel0[1]),
        .I3(sel0[5]),
        .I4(sel0[4]),
        .I5(sel0[2]),
        .O(\out_vec_rez[1]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h11510800AA501910)) 
    \out_vec_rez[1]_i_3__0 
       (.I0(Q[10]),
        .I1(sel0[4]),
        .I2(sel0[3]),
        .I3(sel0[5]),
        .I4(sel0[1]),
        .I5(sel0[2]),
        .O(\out_vec_rez[1]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h0008CD0CB118C500)) 
    \out_vec_rez[1]_i_4__0 
       (.I0(Q[10]),
        .I1(sel0[5]),
        .I2(sel0[1]),
        .I3(sel0[2]),
        .I4(sel0[4]),
        .I5(sel0[3]),
        .O(\out_vec_rez[1]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \out_vec_rez[2]_i_1__0 
       (.I0(\out_vec_rez[2]_i_2__0_n_0 ),
        .I1(\out_vec_rez_reg[2]_i_3__0_n_0 ),
        .I2(\out_vec_rez[2]_i_4__0_n_0 ),
        .O(\out_vec_rez[2]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h11100010)) 
    \out_vec_rez[2]_i_2__0 
       (.I0(Q[10]),
        .I1(sel0[4]),
        .I2(sel0[2]),
        .I3(sel0[3]),
        .I4(sel0[5]),
        .O(\out_vec_rez[2]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h0001424082004E40)) 
    \out_vec_rez[2]_i_4__0 
       (.I0(Q[10]),
        .I1(sel0[0]),
        .I2(sel0[2]),
        .I3(sel0[5]),
        .I4(sel0[4]),
        .I5(sel0[3]),
        .O(\out_vec_rez[2]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'h0F9020B010500040)) 
    \out_vec_rez[2]_i_5__0 
       (.I0(Q[10]),
        .I1(sel0[2]),
        .I2(sel0[4]),
        .I3(sel0[3]),
        .I4(sel0[0]),
        .I5(sel0[5]),
        .O(\out_vec_rez[2]_i_5__0_n_0 ));
  LUT5 #(
    .INIT(32'h00801110)) 
    \out_vec_rez[2]_i_6__0 
       (.I0(Q[10]),
        .I1(sel0[4]),
        .I2(sel0[3]),
        .I3(sel0[5]),
        .I4(sel0[2]),
        .O(\out_vec_rez[2]_i_6__0_n_0 ));
  LUT4 #(
    .INIT(16'hEFEA)) 
    \out_vec_rez[3]_i_1__0 
       (.I0(\out_vec_rez[3]_i_2__0_n_0 ),
        .I1(\out_vec_rez[3]_i_3__0_n_0 ),
        .I2(sel0[0]),
        .I3(\out_vec_rez[3]_i_4__0_n_0 ),
        .O(\out_vec_rez[3]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h1D04140C0C141C44)) 
    \out_vec_rez[3]_i_2__0 
       (.I0(Q[10]),
        .I1(sel0[5]),
        .I2(sel0[4]),
        .I3(sel0[2]),
        .I4(sel0[1]),
        .I5(sel0[3]),
        .O(\out_vec_rez[3]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hAAA0110011011101)) 
    \out_vec_rez[3]_i_3__0 
       (.I0(Q[10]),
        .I1(sel0[2]),
        .I2(sel0[3]),
        .I3(sel0[1]),
        .I4(sel0[5]),
        .I5(sel0[4]),
        .O(\out_vec_rez[3]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h000F0001A3F00050)) 
    \out_vec_rez[3]_i_4__0 
       (.I0(Q[10]),
        .I1(sel0[1]),
        .I2(sel0[2]),
        .I3(sel0[4]),
        .I4(sel0[5]),
        .I5(sel0[3]),
        .O(\out_vec_rez[3]_i_4__0_n_0 ));
  LUT4 #(
    .INIT(16'hECDC)) 
    \out_vec_rez[4]_i_1__0 
       (.I0(Q[10]),
        .I1(\out_vec_rez[4]_i_2__0_n_0 ),
        .I2(\out_vec_rez[4]_i_3__0_n_0 ),
        .I3(sel0[5]),
        .O(\out_vec_rez[4]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h8F85851545404000)) 
    \out_vec_rez[4]_i_2__0 
       (.I0(Q[10]),
        .I1(sel0[1]),
        .I2(sel0[4]),
        .I3(sel0[2]),
        .I4(sel0[3]),
        .I5(sel0[5]),
        .O(\out_vec_rez[4]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hE1404851E1414058)) 
    \out_vec_rez[4]_i_3__0 
       (.I0(sel0[5]),
        .I1(sel0[4]),
        .I2(sel0[3]),
        .I3(sel0[0]),
        .I4(sel0[1]),
        .I5(sel0[2]),
        .O(\out_vec_rez[4]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'hE2)) 
    \out_vec_rez[5]_i_1__0 
       (.I0(\out_vec_rez[5]_i_2__0_n_0 ),
        .I1(sel0[4]),
        .I2(\out_vec_rez[5]_i_3__0_n_0 ),
        .O(\out_vec_rez[5]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h5555555500540100)) 
    \out_vec_rez[5]_i_2__0 
       (.I0(Q[10]),
        .I1(sel0[0]),
        .I2(sel0[1]),
        .I3(sel0[3]),
        .I4(sel0[2]),
        .I5(sel0[5]),
        .O(\out_vec_rez[5]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hAA00AAB955555555)) 
    \out_vec_rez[5]_i_3__0 
       (.I0(Q[10]),
        .I1(sel0[1]),
        .I2(sel0[0]),
        .I3(sel0[2]),
        .I4(sel0[3]),
        .I5(sel0[5]),
        .O(\out_vec_rez[5]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000000)) 
    \out_vec_rez[6]_i_1__0 
       (.I0(sel0[2]),
        .I1(sel0[4]),
        .I2(sel0[1]),
        .I3(sel0[5]),
        .I4(sel0[0]),
        .I5(\out_vec_rez[6]_i_3__0_n_0 ),
        .O(\out_vec_rez[6]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hB333333333333332)) 
    \out_vec_rez[6]_i_2__0 
       (.I0(Q[0]),
        .I1(Q[10]),
        .I2(Q[6]),
        .I3(Q[7]),
        .I4(Q[8]),
        .I5(Q[9]),
        .O(sel0[0]));
  LUT6 #(
    .INIT(64'hAA55555501555500)) 
    \out_vec_rez[6]_i_3__0 
       (.I0(Q[10]),
        .I1(sel0[1]),
        .I2(sel0[2]),
        .I3(sel0[4]),
        .I4(sel0[5]),
        .I5(sel0[3]),
        .O(\out_vec_rez[6]_i_3__0_n_0 ));
  LUT5 #(
    .INIT(32'hFF05FD55)) 
    \out_vec_rez[7]_i_1__0 
       (.I0(Q[10]),
        .I1(\out_vec_rez[7]_i_2__0_n_0 ),
        .I2(sel0[5]),
        .I3(\out_vec_rez[7]_i_3__0_n_0 ),
        .I4(sel0[4]),
        .O(\out_vec_rez[7]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \out_vec_rez[7]_i_2__0 
       (.I0(sel0[2]),
        .I1(sel0[3]),
        .I2(sel0[0]),
        .I3(sel0[1]),
        .O(\out_vec_rez[7]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \out_vec_rez[7]_i_3__0 
       (.I0(Q[10]),
        .I1(sel0[3]),
        .I2(sel0[2]),
        .I3(sel0[1]),
        .O(\out_vec_rez[7]_i_3__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \out_vec_rez[8]_i_1 
       (.I0(\out_vec_rez_reg[0]_0 ),
        .O(p_0_in));
  LUT6 #(
    .INIT(64'h5554000000000000)) 
    \out_vec_rez[8]_i_2__0 
       (.I0(Q[10]),
        .I1(sel0[2]),
        .I2(sel0[1]),
        .I3(sel0[3]),
        .I4(sel0[5]),
        .I5(sel0[4]),
        .O(\out_vec_rez[8]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hB333333333333332)) 
    \out_vec_rez[8]_i_3__0 
       (.I0(Q[2]),
        .I1(Q[10]),
        .I2(Q[6]),
        .I3(Q[7]),
        .I4(Q[8]),
        .I5(Q[9]),
        .O(sel0[2]));
  LUT6 #(
    .INIT(64'hB333333333333332)) 
    \out_vec_rez[8]_i_4__0 
       (.I0(Q[1]),
        .I1(Q[10]),
        .I2(Q[6]),
        .I3(Q[7]),
        .I4(Q[8]),
        .I5(Q[9]),
        .O(sel0[1]));
  LUT6 #(
    .INIT(64'hB333333333333332)) 
    \out_vec_rez[8]_i_5__0 
       (.I0(Q[3]),
        .I1(Q[10]),
        .I2(Q[6]),
        .I3(Q[7]),
        .I4(Q[8]),
        .I5(Q[9]),
        .O(sel0[3]));
  LUT6 #(
    .INIT(64'hB333333333333332)) 
    \out_vec_rez[8]_i_6__0 
       (.I0(Q[5]),
        .I1(Q[10]),
        .I2(Q[6]),
        .I3(Q[7]),
        .I4(Q[8]),
        .I5(Q[9]),
        .O(sel0[5]));
  LUT6 #(
    .INIT(64'hB333333333333332)) 
    \out_vec_rez[8]_i_7 
       (.I0(Q[4]),
        .I1(Q[10]),
        .I2(Q[6]),
        .I3(Q[7]),
        .I4(Q[8]),
        .I5(Q[9]),
        .O(sel0[4]));
  FDRE \out_vec_rez_reg[0] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\out_vec_rez[0]_i_1__0_n_0 ),
        .Q(Y[0]),
        .R(p_0_in));
  MUXF7 \out_vec_rez_reg[0]_i_3__0 
       (.I0(\out_vec_rez[0]_i_4__0_n_0 ),
        .I1(\out_vec_rez[0]_i_5__0_n_0 ),
        .O(\out_vec_rez_reg[0]_i_3__0_n_0 ),
        .S(sel0[0]));
  FDRE \out_vec_rez_reg[1] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\out_vec_rez[1]_i_1__0_n_0 ),
        .Q(Y[1]),
        .R(p_0_in));
  FDRE \out_vec_rez_reg[2] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\out_vec_rez[2]_i_1__0_n_0 ),
        .Q(Y[2]),
        .R(p_0_in));
  MUXF7 \out_vec_rez_reg[2]_i_3__0 
       (.I0(\out_vec_rez[2]_i_5__0_n_0 ),
        .I1(\out_vec_rez[2]_i_6__0_n_0 ),
        .O(\out_vec_rez_reg[2]_i_3__0_n_0 ),
        .S(sel0[1]));
  FDRE \out_vec_rez_reg[3] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\out_vec_rez[3]_i_1__0_n_0 ),
        .Q(Y[3]),
        .R(p_0_in));
  FDRE \out_vec_rez_reg[4] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\out_vec_rez[4]_i_1__0_n_0 ),
        .Q(Y[4]),
        .R(p_0_in));
  FDRE \out_vec_rez_reg[5] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\out_vec_rez[5]_i_1__0_n_0 ),
        .Q(Y[5]),
        .R(p_0_in));
  FDRE \out_vec_rez_reg[6] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\out_vec_rez[6]_i_1__0_n_0 ),
        .Q(Y[6]),
        .R(p_0_in));
  FDRE \out_vec_rez_reg[7] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\out_vec_rez[7]_i_1__0_n_0 ),
        .Q(Y[7]),
        .R(p_0_in));
  FDRE \out_vec_rez_reg[8] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\out_vec_rez[8]_i_2__0_n_0 ),
        .Q(Y[8]),
        .R(p_0_in));
  LUT4 #(
    .INIT(16'h8F80)) 
    \x_t[0][0]_i_1 
       (.I0(\x_t[2]1 ),
        .I1(\x_t_reg[0][8] [0]),
        .I2(\x_t_reg[0][8]_0 ),
        .I3(Y[0]),
        .O(D[0]));
  LUT4 #(
    .INIT(16'h8F80)) 
    \x_t[0][1]_i_1 
       (.I0(\x_t[2]1 ),
        .I1(\x_t_reg[0][8] [1]),
        .I2(\x_t_reg[0][8]_0 ),
        .I3(Y[1]),
        .O(D[1]));
  LUT4 #(
    .INIT(16'h8F80)) 
    \x_t[0][2]_i_1 
       (.I0(\x_t[2]1 ),
        .I1(\x_t_reg[0][8] [2]),
        .I2(\x_t_reg[0][8]_0 ),
        .I3(Y[2]),
        .O(D[2]));
  LUT4 #(
    .INIT(16'h8F80)) 
    \x_t[0][3]_i_1 
       (.I0(\x_t[2]1 ),
        .I1(\x_t_reg[0][8] [3]),
        .I2(\x_t_reg[0][8]_0 ),
        .I3(Y[3]),
        .O(D[3]));
  LUT4 #(
    .INIT(16'h8F80)) 
    \x_t[0][4]_i_1 
       (.I0(\x_t[2]1 ),
        .I1(\x_t_reg[0][8] [4]),
        .I2(\x_t_reg[0][8]_0 ),
        .I3(Y[4]),
        .O(D[4]));
  LUT4 #(
    .INIT(16'h8F80)) 
    \x_t[0][5]_i_1 
       (.I0(\x_t[2]1 ),
        .I1(\x_t_reg[0][8] [5]),
        .I2(\x_t_reg[0][8]_0 ),
        .I3(Y[5]),
        .O(D[5]));
  LUT4 #(
    .INIT(16'h8F80)) 
    \x_t[0][6]_i_1 
       (.I0(\x_t[2]1 ),
        .I1(\x_t_reg[0][8] [6]),
        .I2(\x_t_reg[0][8]_0 ),
        .I3(Y[6]),
        .O(D[6]));
  LUT4 #(
    .INIT(16'h8F80)) 
    \x_t[0][7]_i_1 
       (.I0(\x_t[2]1 ),
        .I1(\x_t_reg[0][8] [7]),
        .I2(\x_t_reg[0][8]_0 ),
        .I3(Y[7]),
        .O(D[7]));
  LUT4 #(
    .INIT(16'h8F80)) 
    \x_t[0][8]_i_1 
       (.I0(\x_t[2]1 ),
        .I1(\x_t_reg[0][8] [8]),
        .I2(\x_t_reg[0][8]_0 ),
        .I3(Y[8]),
        .O(D[8]));
endmodule

(* ORIG_REF_NAME = "neural_network" *) 
module design_1_neural_network
   (done_all,
    D,
    \axi_araddr_reg[2] ,
    \y_out_reg[23]_0 ,
    \y_out_reg[23]_1 ,
    \y_out_reg[23]_2 ,
    \y_out_reg[23]_3 ,
    O,
    \napaka_reg[7]_0 ,
    \napaka_reg[11]_0 ,
    \napaka_reg[14]_0 ,
    E,
    done_all_reg_0,
    s00_axi_aclk,
    Q,
    learn,
    init_ram,
    \current_example_reg[0] ,
    \reg_data_out_reg[22]_i_2 ,
    \reg_data_out_reg[30]_i_1 ,
    \reg_data_out_reg[29]_i_5 ,
    \reg_data_out_reg[18]_i_2 ,
    total_error_out,
    \reg_data_out_reg[22]_i_2_0 ,
    \reg_data_out_reg[15]_i_4 ,
    \reg_data_out_reg[23]_i_9 ,
    \goals_temp_reg[0][15] ,
    \reg_data_out_reg[8]_i_1 ,
    \reg_data_out_reg[31]_i_6 ,
    \reg_data_out_reg[31]_i_4 ,
    \reg_data_out_reg[23]_i_9_0 ,
    \reg_data_out_reg[31]_i_3 ,
    \axi_rdata_reg[2] ,
    \axi_rdata_reg[3] ,
    \axi_rdata_reg[4] ,
    \axi_rdata_reg[5] ,
    \reg_data_out_reg[5]_i_1 ,
    \axi_rdata_reg[6] ,
    \axi_rdata_reg[7] ,
    \axi_rdata_reg[8] ,
    \axi_rdata_reg[8]_0 ,
    \reg_data_out_reg[31]_i_1 ,
    \reg_data_out_reg[31]_i_3_0 ,
    \reg_data_out_reg[23]_i_4 ,
    \axi_rdata_reg[9] ,
    \axi_rdata_reg[10] ,
    \axi_rdata_reg[11] ,
    \axi_rdata_reg[22] ,
    \reg_data_out_reg[31]_i_1_0 ,
    \reg_data_out_reg[31]_i_1_1 ,
    \reg_data_out_reg[22]_i_1 ,
    \axi_rdata_reg[24] ,
    \reg_data_out_reg[13]_i_1 ,
    \axi_rdata_reg[0] ,
    \axi_rdata_reg[31] ,
    \axi_rdata_reg[16] ,
    \reg_data_out_reg[17]_i_1 ,
    \reg_data_out_reg[30]_i_1_0 ,
    \reg_data_out_reg[1]_i_1 ,
    \reg_data_out_reg[20]_i_1 ,
    \reg_data_out_reg[18]_i_2_0 ,
    \reg_data_out_reg[19]_i_2 ,
    \reg_data_out_reg[20]_i_2 ,
    \reg_data_out_reg[21]_i_3 ,
    \reg_data_out_reg[22]_i_4 ,
    \reg_data_out_reg[31]_i_1_2 ,
    \reg_data_out_reg[31]_i_6_0 ,
    \reg_data_out_reg[24]_i_1 ,
    \reg_data_out_reg[24]_i_1_0 ,
    \reg_data_out_reg[24]_i_1_1 ,
    \reg_data_out_reg[30]_i_1_1 ,
    \reg_data_out_reg[30]_i_5 ,
    \reg_data_out_reg[29]_i_1 ,
    \reg_data_out_reg[29]_i_2 ,
    \reg_data_out_reg[28]_i_1 ,
    \reg_data_out_reg[28]_i_4 ,
    \reg_data_out_reg[27]_i_3 ,
    \reg_data_out_reg[27]_i_5 ,
    \reg_data_out_reg[26]_i_1 ,
    \reg_data_out_reg[26]_i_4 ,
    \reg_data_out_reg[25]_i_3 ,
    \reg_data_out_reg[25]_i_5 ,
    \reg_data_out_reg[23]_i_1 ,
    \reg_data_out_reg[23]_i_3 ,
    \reg_data_out_reg[22]_i_1_0 ,
    \reg_data_out_reg[22]_i_3 ,
    \reg_data_out_reg[21]_i_1 ,
    \reg_data_out_reg[21]_i_4 ,
    \reg_data_out_reg[20]_i_1_0 ,
    \reg_data_out_reg[20]_i_3 ,
    \reg_data_out_reg[19]_i_1 ,
    \reg_data_out_reg[19]_i_3 ,
    \reg_data_out_reg[18]_i_1 ,
    \reg_data_out_reg[18]_i_3 ,
    \reg_data_out_reg[17]_i_1_0 ,
    \reg_data_out_reg[17]_i_4 ,
    \reg_data_out_reg[16]_i_1 ,
    \reg_data_out_reg[16]_i_2 ,
    \reg_data_out_reg[15]_i_1 ,
    \reg_data_out_reg[15]_i_2 ,
    \reg_data_out_reg[14]_i_1 ,
    \reg_data_out_reg[14]_i_4 ,
    \reg_data_out_reg[13]_i_1_0 ,
    \reg_data_out_reg[13]_i_2 ,
    \reg_data_out_reg[12]_i_1 ,
    \reg_data_out_reg[12]_i_2 ,
    \reg_data_out_reg[11]_i_1 ,
    \reg_data_out_reg[11]_i_4 ,
    \reg_data_out_reg[10]_i_1 ,
    \reg_data_out_reg[10]_i_3 ,
    \reg_data_out_reg[9]_i_1 ,
    \reg_data_out_reg[9]_i_3 ,
    \reg_data_out_reg[8]_i_1_0 ,
    \reg_data_out_reg[7]_i_1 ,
    \reg_data_out_reg[7]_i_3 ,
    \reg_data_out_reg[6]_i_1 ,
    \reg_data_out_reg[6]_i_3 ,
    \reg_data_out_reg[5]_i_1_0 ,
    \reg_data_out_reg[5]_i_3 ,
    \reg_data_out_reg[4]_i_1 ,
    \reg_data_out_reg[4]_i_3 ,
    \reg_data_out_reg[3]_i_1 ,
    \reg_data_out_reg[3]_i_3 ,
    \reg_data_out_reg[2]_i_1 ,
    \reg_data_out_reg[2]_i_3 ,
    p_7_in,
    \reg_data_out_reg[1]_i_1_0 ,
    \reg_data_out_reg[1]_i_3 ,
    \reg_data_out_reg[0]_i_1 ,
    \reg_data_out_reg[0]_i_2 ,
    \all_rez_temp_reg[3] ,
    \all_rez_temp_reg[3]_0 ,
    \all_rez_temp_reg[3]_1 ,
    write_enable_reg_0,
    write_enable_reg_1,
    CO,
    \State_reg[1]_0 ,
    \State_reg[1]_1 ,
    State1,
    CLK,
    \x_t_reg[0][31]_0 ,
    \addr_temp_reg[4]_0 ,
    current_goals,
    total_error_temp_reg,
    ARG__7);
  output done_all;
  output [2:0]D;
  output [31:0]\axi_araddr_reg[2] ;
  output \y_out_reg[23]_0 ;
  output \y_out_reg[23]_1 ;
  output \y_out_reg[23]_2 ;
  output \y_out_reg[23]_3 ;
  output [3:0]O;
  output [3:0]\napaka_reg[7]_0 ;
  output [3:0]\napaka_reg[11]_0 ;
  output [3:0]\napaka_reg[14]_0 ;
  output [0:0]E;
  output done_all_reg_0;
  input s00_axi_aclk;
  input [2:0]Q;
  input learn;
  input init_ram;
  input \current_example_reg[0] ;
  input \reg_data_out_reg[22]_i_2 ;
  input \reg_data_out_reg[30]_i_1 ;
  input [4:0]\reg_data_out_reg[29]_i_5 ;
  input \reg_data_out_reg[18]_i_2 ;
  input [12:0]total_error_out;
  input \reg_data_out_reg[22]_i_2_0 ;
  input [3:0]\reg_data_out_reg[15]_i_4 ;
  input \reg_data_out_reg[23]_i_9 ;
  input [31:0]\goals_temp_reg[0][15] ;
  input \reg_data_out_reg[8]_i_1 ;
  input [55:0]\reg_data_out_reg[31]_i_6 ;
  input [23:0]\reg_data_out_reg[31]_i_4 ;
  input \reg_data_out_reg[23]_i_9_0 ;
  input [31:0]\reg_data_out_reg[31]_i_3 ;
  input \axi_rdata_reg[2] ;
  input \axi_rdata_reg[3] ;
  input \axi_rdata_reg[4] ;
  input \axi_rdata_reg[5] ;
  input \reg_data_out_reg[5]_i_1 ;
  input \axi_rdata_reg[6] ;
  input \axi_rdata_reg[7] ;
  input \axi_rdata_reg[8] ;
  input \axi_rdata_reg[8]_0 ;
  input [29:0]\reg_data_out_reg[31]_i_1 ;
  input [28:0]\reg_data_out_reg[31]_i_3_0 ;
  input \reg_data_out_reg[23]_i_4 ;
  input \axi_rdata_reg[9] ;
  input \axi_rdata_reg[10] ;
  input \axi_rdata_reg[11] ;
  input \axi_rdata_reg[22] ;
  input [53:0]\reg_data_out_reg[31]_i_1_0 ;
  input \reg_data_out_reg[31]_i_1_1 ;
  input \reg_data_out_reg[22]_i_1 ;
  input \axi_rdata_reg[24] ;
  input \reg_data_out_reg[13]_i_1 ;
  input \axi_rdata_reg[0] ;
  input \axi_rdata_reg[31] ;
  input \axi_rdata_reg[16] ;
  input \reg_data_out_reg[17]_i_1 ;
  input \reg_data_out_reg[30]_i_1_0 ;
  input \reg_data_out_reg[1]_i_1 ;
  input \reg_data_out_reg[20]_i_1 ;
  input \reg_data_out_reg[18]_i_2_0 ;
  input \reg_data_out_reg[19]_i_2 ;
  input \reg_data_out_reg[20]_i_2 ;
  input \reg_data_out_reg[21]_i_3 ;
  input \reg_data_out_reg[22]_i_4 ;
  input \reg_data_out_reg[31]_i_1_2 ;
  input [31:0]\reg_data_out_reg[31]_i_6_0 ;
  input \reg_data_out_reg[24]_i_1 ;
  input \reg_data_out_reg[24]_i_1_0 ;
  input \reg_data_out_reg[24]_i_1_1 ;
  input \reg_data_out_reg[30]_i_1_1 ;
  input \reg_data_out_reg[30]_i_5 ;
  input \reg_data_out_reg[29]_i_1 ;
  input \reg_data_out_reg[29]_i_2 ;
  input \reg_data_out_reg[28]_i_1 ;
  input \reg_data_out_reg[28]_i_4 ;
  input \reg_data_out_reg[27]_i_3 ;
  input \reg_data_out_reg[27]_i_5 ;
  input \reg_data_out_reg[26]_i_1 ;
  input \reg_data_out_reg[26]_i_4 ;
  input \reg_data_out_reg[25]_i_3 ;
  input \reg_data_out_reg[25]_i_5 ;
  input \reg_data_out_reg[23]_i_1 ;
  input \reg_data_out_reg[23]_i_3 ;
  input \reg_data_out_reg[22]_i_1_0 ;
  input \reg_data_out_reg[22]_i_3 ;
  input \reg_data_out_reg[21]_i_1 ;
  input \reg_data_out_reg[21]_i_4 ;
  input \reg_data_out_reg[20]_i_1_0 ;
  input \reg_data_out_reg[20]_i_3 ;
  input \reg_data_out_reg[19]_i_1 ;
  input \reg_data_out_reg[19]_i_3 ;
  input \reg_data_out_reg[18]_i_1 ;
  input \reg_data_out_reg[18]_i_3 ;
  input \reg_data_out_reg[17]_i_1_0 ;
  input \reg_data_out_reg[17]_i_4 ;
  input \reg_data_out_reg[16]_i_1 ;
  input \reg_data_out_reg[16]_i_2 ;
  input \reg_data_out_reg[15]_i_1 ;
  input \reg_data_out_reg[15]_i_2 ;
  input \reg_data_out_reg[14]_i_1 ;
  input \reg_data_out_reg[14]_i_4 ;
  input \reg_data_out_reg[13]_i_1_0 ;
  input \reg_data_out_reg[13]_i_2 ;
  input \reg_data_out_reg[12]_i_1 ;
  input \reg_data_out_reg[12]_i_2 ;
  input \reg_data_out_reg[11]_i_1 ;
  input \reg_data_out_reg[11]_i_4 ;
  input \reg_data_out_reg[10]_i_1 ;
  input \reg_data_out_reg[10]_i_3 ;
  input \reg_data_out_reg[9]_i_1 ;
  input \reg_data_out_reg[9]_i_3 ;
  input \reg_data_out_reg[8]_i_1_0 ;
  input \reg_data_out_reg[7]_i_1 ;
  input \reg_data_out_reg[7]_i_3 ;
  input \reg_data_out_reg[6]_i_1 ;
  input \reg_data_out_reg[6]_i_3 ;
  input \reg_data_out_reg[5]_i_1_0 ;
  input \reg_data_out_reg[5]_i_3 ;
  input \reg_data_out_reg[4]_i_1 ;
  input \reg_data_out_reg[4]_i_3 ;
  input \reg_data_out_reg[3]_i_1 ;
  input \reg_data_out_reg[3]_i_3 ;
  input \reg_data_out_reg[2]_i_1 ;
  input \reg_data_out_reg[2]_i_3 ;
  input [1:0]p_7_in;
  input \reg_data_out_reg[1]_i_1_0 ;
  input \reg_data_out_reg[1]_i_3 ;
  input \reg_data_out_reg[0]_i_1 ;
  input \reg_data_out_reg[0]_i_2 ;
  input [1:0]\all_rez_temp_reg[3] ;
  input \all_rez_temp_reg[3]_0 ;
  input [3:0]\all_rez_temp_reg[3]_1 ;
  input write_enable_reg_0;
  input write_enable_reg_1;
  input [0:0]CO;
  input [0:0]\State_reg[1]_0 ;
  input \State_reg[1]_1 ;
  input State1;
  input CLK;
  input [31:0]\x_t_reg[0][31]_0 ;
  input [4:0]\addr_temp_reg[4]_0 ;
  input current_goals;
  input [15:0]total_error_temp_reg;
  input [15:0]ARG__7;

  wire [15:0]A;
  wire ARG__0_i_10__1_n_0;
  wire ARG__0_i_11__1_n_0;
  wire ARG__0_i_12__1_n_0;
  wire ARG__0_i_13__1_n_0;
  wire ARG__0_i_14__1_n_0;
  wire ARG__0_i_15__1_n_0;
  wire ARG__0_i_16__1_n_0;
  wire ARG__0_i_17__1_n_0;
  wire ARG__0_i_18__0_n_0;
  wire ARG__0_i_19__0_n_0;
  wire ARG__0_i_1__0_n_1;
  wire ARG__0_i_1__0_n_2;
  wire ARG__0_i_1__0_n_3;
  wire ARG__0_i_1__0_n_4;
  wire ARG__0_i_1__0_n_5;
  wire ARG__0_i_1__0_n_6;
  wire ARG__0_i_1__0_n_7;
  wire ARG__0_i_20__0_n_0;
  wire ARG__0_i_2__1_n_0;
  wire ARG__0_i_2__1_n_1;
  wire ARG__0_i_2__1_n_2;
  wire ARG__0_i_2__1_n_3;
  wire ARG__0_i_2__1_n_4;
  wire ARG__0_i_2__1_n_5;
  wire ARG__0_i_2__1_n_6;
  wire ARG__0_i_2__1_n_7;
  wire ARG__0_i_3__1_n_0;
  wire ARG__0_i_3__1_n_1;
  wire ARG__0_i_3__1_n_2;
  wire ARG__0_i_3__1_n_3;
  wire ARG__0_i_3__1_n_4;
  wire ARG__0_i_3__1_n_5;
  wire ARG__0_i_3__1_n_6;
  wire ARG__0_i_3__1_n_7;
  wire ARG__0_i_4__1_n_0;
  wire ARG__0_i_4__1_n_1;
  wire ARG__0_i_4__1_n_2;
  wire ARG__0_i_4__1_n_3;
  wire ARG__0_i_4__1_n_4;
  wire ARG__0_i_4__1_n_5;
  wire ARG__0_i_4__1_n_6;
  wire ARG__0_i_4__1_n_7;
  wire ARG__0_i_5__1_n_0;
  wire ARG__0_i_6__1_n_0;
  wire ARG__0_i_7__1_n_0;
  wire ARG__0_i_8__1_n_0;
  wire ARG__0_i_9__1_n_0;
  wire ARG__0_n_100;
  wire ARG__0_n_101;
  wire ARG__0_n_102;
  wire ARG__0_n_103;
  wire ARG__0_n_104;
  wire ARG__0_n_105;
  wire ARG__0_n_74;
  wire ARG__0_n_75;
  wire ARG__0_n_76;
  wire ARG__0_n_77;
  wire ARG__0_n_78;
  wire ARG__0_n_79;
  wire ARG__0_n_80;
  wire ARG__0_n_81;
  wire ARG__0_n_82;
  wire ARG__0_n_83;
  wire ARG__0_n_84;
  wire ARG__0_n_85;
  wire ARG__0_n_86;
  wire ARG__0_n_87;
  wire ARG__0_n_88;
  wire ARG__0_n_89;
  wire ARG__0_n_90;
  wire ARG__0_n_91;
  wire ARG__0_n_92;
  wire ARG__0_n_93;
  wire ARG__0_n_94;
  wire ARG__0_n_95;
  wire ARG__0_n_96;
  wire ARG__0_n_97;
  wire ARG__0_n_98;
  wire ARG__0_n_99;
  wire [31:0]ARG__1;
  wire [15:0]ARG__7;
  wire ARG_i_10__1_n_0;
  wire ARG_i_11__1_n_0;
  wire ARG_i_12__1_n_0;
  wire ARG_i_13__1_n_0;
  wire ARG_i_14__1_n_0;
  wire ARG_i_15__1_n_0;
  wire ARG_i_16__1_n_0;
  wire ARG_i_17__0_n_0;
  wire ARG_i_18__0_n_0;
  wire ARG_i_19__0_n_0;
  wire ARG_i_1__0_n_1;
  wire ARG_i_1__0_n_2;
  wire ARG_i_1__0_n_3;
  wire ARG_i_20__0_n_0;
  wire ARG_i_2__1_n_0;
  wire ARG_i_2__1_n_1;
  wire ARG_i_2__1_n_2;
  wire ARG_i_2__1_n_3;
  wire ARG_i_3__1_n_0;
  wire ARG_i_3__1_n_1;
  wire ARG_i_3__1_n_2;
  wire ARG_i_3__1_n_3;
  wire ARG_i_4__1_n_0;
  wire ARG_i_4__1_n_1;
  wire ARG_i_4__1_n_2;
  wire ARG_i_4__1_n_3;
  wire ARG_i_5__1_n_0;
  wire ARG_i_6__1_n_0;
  wire ARG_i_7__1_n_0;
  wire ARG_i_8__1_n_0;
  wire ARG_i_9__1_n_0;
  wire [15:0]A_0;
  wire CLK;
  wire [0:0]CO;
  wire [2:0]D;
  wire [0:0]E;
  wire [3:0]O;
  wire [2:0]Q;
  wire SHIFT_RIGHT0;
  wire [3:0]State;
  wire State0;
  wire State1;
  wire \State[0]_i_2_n_0 ;
  wire \State[0]_i_3_n_0 ;
  wire \State[0]_i_4_n_0 ;
  wire \State[0]_i_5_n_0 ;
  wire \State[2]_i_2__0_n_0 ;
  wire \State[3]_i_1_n_0 ;
  wire \State[3]_i_4_n_0 ;
  wire \State[3]_i_5_n_0 ;
  wire \State[3]_i_6_n_0 ;
  wire [0:0]\State_reg[1]_0 ;
  wire \State_reg[1]_1 ;
  wire \State_reg_n_0_[0] ;
  wire \State_reg_n_0_[1] ;
  wire \State_reg_n_0_[2] ;
  wire \State_reg_n_0_[3] ;
  wire [24:0]Y;
  wire [4:0]addr;
  wire \addr[0]_i_1_n_0 ;
  wire \addr[1]_i_1_n_0 ;
  wire \addr[2]_i_1_n_0 ;
  wire \addr[3]_i_1_n_0 ;
  wire \addr[4]_i_1_n_0 ;
  wire \addr[4]_i_2_n_0 ;
  wire \addr_temp[0]_i_1_n_0 ;
  wire \addr_temp[1]_i_1_n_0 ;
  wire \addr_temp[2]_i_1_n_0 ;
  wire \addr_temp[3]_i_1_n_0 ;
  wire \addr_temp[4]_i_1_n_0 ;
  wire [4:0]\addr_temp_reg[4]_0 ;
  wire \addr_temp_reg_n_0_[0] ;
  wire \addr_temp_reg_n_0_[1] ;
  wire \addr_temp_reg_n_0_[2] ;
  wire \addr_temp_reg_n_0_[3] ;
  wire \addr_temp_reg_n_0_[4] ;
  wire [1:0]\all_rez_temp_reg[3] ;
  wire \all_rez_temp_reg[3]_0 ;
  wire [3:0]\all_rez_temp_reg[3]_1 ;
  wire [31:0]\axi_araddr_reg[2] ;
  wire \axi_rdata_reg[0] ;
  wire \axi_rdata_reg[10] ;
  wire \axi_rdata_reg[11] ;
  wire \axi_rdata_reg[16] ;
  wire \axi_rdata_reg[22] ;
  wire \axi_rdata_reg[24] ;
  wire \axi_rdata_reg[2] ;
  wire \axi_rdata_reg[31] ;
  wire \axi_rdata_reg[3] ;
  wire \axi_rdata_reg[4] ;
  wire \axi_rdata_reg[5] ;
  wire \axi_rdata_reg[6] ;
  wire \axi_rdata_reg[7] ;
  wire \axi_rdata_reg[8] ;
  wire \axi_rdata_reg[8]_0 ;
  wire \axi_rdata_reg[9] ;
  wire backward_n_1;
  wire backward_n_10;
  wire backward_n_11;
  wire backward_n_12;
  wire backward_n_13;
  wire backward_n_14;
  wire backward_n_15;
  wire backward_n_16;
  wire backward_n_17;
  wire backward_n_177;
  wire backward_n_178;
  wire backward_n_18;
  wire backward_n_19;
  wire backward_n_2;
  wire backward_n_20;
  wire backward_n_21;
  wire backward_n_22;
  wire backward_n_23;
  wire backward_n_24;
  wire backward_n_25;
  wire backward_n_26;
  wire backward_n_27;
  wire backward_n_28;
  wire backward_n_29;
  wire backward_n_3;
  wire backward_n_30;
  wire backward_n_31;
  wire backward_n_32;
  wire backward_n_33;
  wire backward_n_34;
  wire backward_n_35;
  wire backward_n_36;
  wire backward_n_37;
  wire backward_n_38;
  wire backward_n_39;
  wire backward_n_4;
  wire backward_n_40;
  wire backward_n_41;
  wire backward_n_42;
  wire backward_n_43;
  wire backward_n_44;
  wire backward_n_45;
  wire backward_n_46;
  wire backward_n_47;
  wire backward_n_48;
  wire backward_n_49;
  wire backward_n_5;
  wire backward_n_50;
  wire backward_n_51;
  wire backward_n_52;
  wire backward_n_53;
  wire backward_n_54;
  wire backward_n_55;
  wire backward_n_56;
  wire backward_n_57;
  wire backward_n_58;
  wire backward_n_59;
  wire backward_n_6;
  wire backward_n_60;
  wire backward_n_61;
  wire backward_n_62;
  wire backward_n_63;
  wire backward_n_64;
  wire backward_n_65;
  wire backward_n_66;
  wire backward_n_67;
  wire backward_n_68;
  wire backward_n_69;
  wire backward_n_7;
  wire backward_n_70;
  wire backward_n_71;
  wire backward_n_72;
  wire backward_n_73;
  wire backward_n_74;
  wire backward_n_75;
  wire backward_n_76;
  wire backward_n_77;
  wire backward_n_78;
  wire backward_n_79;
  wire backward_n_8;
  wire backward_n_80;
  wire backward_n_81;
  wire backward_n_82;
  wire backward_n_83;
  wire backward_n_84;
  wire backward_n_85;
  wire backward_n_86;
  wire backward_n_87;
  wire backward_n_88;
  wire backward_n_89;
  wire backward_n_9;
  wire backward_n_90;
  wire backward_n_91;
  wire backward_n_92;
  wire backward_n_93;
  wire backward_n_94;
  wire backward_n_95;
  wire backward_n_96;
  wire \current_example_reg[0] ;
  wire current_goals;
  wire [24:0]current_y_out;
  wire [95:0]data_out;
  wire [191:64]data_out_test;
  wire [31:0]delta_in;
  wire [31:0]delta_out;
  wire done_all;
  wire done_all_i_1_n_0;
  wire done_all_reg_0;
  wire enable_back_calc_i_1_n_0;
  wire enable_back_calc_reg_n_0;
  wire enable_for_calc_i_1_n_0;
  wire enable_for_calc_reg_n_0;
  wire [31:0]\goals_temp_reg[0][15] ;
  wire if_end;
  wire if_end_i_1_n_0;
  wire if_end_i_2_n_0;
  wire if_end_i_3_n_0;
  wire if_end_reg_n_0;
  wire [4:0]ind_back_addr0;
  wire \ind_back_addr[4]_i_1_n_0 ;
  wire \ind_back_addr[4]_i_2_n_0 ;
  wire [4:0]ind_back_addr_reg;
  wire \ind_back_calc[1]_i_1_n_0 ;
  wire \ind_back_calc[4]_i_1_n_0 ;
  wire \ind_back_calc[4]_i_3_n_0 ;
  wire \ind_back_calc_reg_n_0_[0] ;
  wire \ind_back_calc_reg_n_0_[1] ;
  wire \ind_back_calc_reg_n_0_[2] ;
  wire \ind_back_calc_reg_n_0_[3] ;
  wire \ind_back_calc_reg_n_0_[4] ;
  wire [2:0]ind_for_addr_reg;
  wire \ind_for_addr_reg_n_0_[3] ;
  wire \ind_for_addr_reg_n_0_[4] ;
  wire ind_for_res0;
  wire [4:0]ind_for_res_reg;
  wire init_ram;
  wire [31:0]inputs_in;
  wire \inputs_in[0]_i_1_n_0 ;
  wire \inputs_in[10]_i_1_n_0 ;
  wire \inputs_in[11]_i_1_n_0 ;
  wire \inputs_in[12]_i_1_n_0 ;
  wire \inputs_in[13]_i_1_n_0 ;
  wire \inputs_in[14]_i_1_n_0 ;
  wire \inputs_in[15]_i_1_n_0 ;
  wire \inputs_in[16]_i_1_n_0 ;
  wire \inputs_in[17]_i_1_n_0 ;
  wire \inputs_in[18]_i_1_n_0 ;
  wire \inputs_in[19]_i_1_n_0 ;
  wire \inputs_in[1]_i_1_n_0 ;
  wire \inputs_in[20]_i_1_n_0 ;
  wire \inputs_in[21]_i_1_n_0 ;
  wire \inputs_in[22]_i_1_n_0 ;
  wire \inputs_in[23]_i_1_n_0 ;
  wire \inputs_in[24]_i_1_n_0 ;
  wire \inputs_in[25]_i_1_n_0 ;
  wire \inputs_in[26]_i_1_n_0 ;
  wire \inputs_in[27]_i_1_n_0 ;
  wire \inputs_in[28]_i_1_n_0 ;
  wire \inputs_in[29]_i_1_n_0 ;
  wire \inputs_in[2]_i_1_n_0 ;
  wire \inputs_in[30]_i_1_n_0 ;
  wire \inputs_in[31]_i_1_n_0 ;
  wire \inputs_in[3]_i_1_n_0 ;
  wire \inputs_in[4]_i_1_n_0 ;
  wire \inputs_in[5]_i_1_n_0 ;
  wire \inputs_in[6]_i_1_n_0 ;
  wire \inputs_in[7]_i_1_n_0 ;
  wire \inputs_in[8]_i_1_n_0 ;
  wire \inputs_in[9]_i_1_n_0 ;
  wire learn;
  wire [15:0]napaka;
  wire \napaka[11]_i_6_n_0 ;
  wire \napaka[11]_i_7_n_0 ;
  wire \napaka[11]_i_8_n_0 ;
  wire \napaka[11]_i_9_n_0 ;
  wire \napaka[15]_i_10_n_0 ;
  wire \napaka[15]_i_11_n_0 ;
  wire \napaka[15]_i_12_n_0 ;
  wire \napaka[15]_i_13_n_0 ;
  wire \napaka[15]_i_14_n_0 ;
  wire \napaka[15]_i_15_n_0 ;
  wire \napaka[15]_i_16_n_0 ;
  wire \napaka[15]_i_17_n_0 ;
  wire \napaka[15]_i_18_n_0 ;
  wire \napaka[15]_i_19_n_0 ;
  wire \napaka[15]_i_1_n_0 ;
  wire \napaka[15]_i_22_n_0 ;
  wire \napaka[15]_i_23_n_0 ;
  wire \napaka[15]_i_25_n_0 ;
  wire \napaka[15]_i_27_n_0 ;
  wire \napaka[15]_i_28_n_0 ;
  wire \napaka[15]_i_29_n_0 ;
  wire \napaka[15]_i_30_n_0 ;
  wire \napaka[15]_i_31_n_0 ;
  wire \napaka[15]_i_34_n_0 ;
  wire \napaka[15]_i_35_n_0 ;
  wire \napaka[15]_i_36_n_0 ;
  wire \napaka[15]_i_40_n_0 ;
  wire \napaka[15]_i_41_n_0 ;
  wire \napaka[15]_i_42_n_0 ;
  wire \napaka[15]_i_43_n_0 ;
  wire \napaka[15]_i_44_n_0 ;
  wire \napaka[15]_i_45_n_0 ;
  wire \napaka[15]_i_46_n_0 ;
  wire \napaka[15]_i_47_n_0 ;
  wire \napaka[15]_i_48_n_0 ;
  wire \napaka[15]_i_49_n_0 ;
  wire \napaka[15]_i_50_n_0 ;
  wire \napaka[15]_i_51_n_0 ;
  wire \napaka[15]_i_52_n_0 ;
  wire \napaka[15]_i_53_n_0 ;
  wire \napaka[15]_i_54_n_0 ;
  wire \napaka[15]_i_55_n_0 ;
  wire \napaka[15]_i_56_n_0 ;
  wire \napaka[15]_i_57_n_0 ;
  wire \napaka[15]_i_58_n_0 ;
  wire \napaka[15]_i_59_n_0 ;
  wire \napaka[15]_i_60_n_0 ;
  wire \napaka[15]_i_61_n_0 ;
  wire \napaka[15]_i_62_n_0 ;
  wire \napaka[15]_i_63_n_0 ;
  wire \napaka[15]_i_64_n_0 ;
  wire \napaka[15]_i_65_n_0 ;
  wire \napaka[15]_i_66_n_0 ;
  wire \napaka[15]_i_67_n_0 ;
  wire \napaka[15]_i_68_n_0 ;
  wire \napaka[15]_i_69_n_0 ;
  wire \napaka[15]_i_6_n_0 ;
  wire \napaka[15]_i_70_n_0 ;
  wire \napaka[15]_i_71_n_0 ;
  wire \napaka[15]_i_72_n_0 ;
  wire \napaka[15]_i_73_n_0 ;
  wire \napaka[15]_i_74_n_0 ;
  wire \napaka[15]_i_75_n_0 ;
  wire \napaka[15]_i_76_n_0 ;
  wire \napaka[15]_i_78_n_0 ;
  wire \napaka[15]_i_79_n_0 ;
  wire \napaka[15]_i_7_n_0 ;
  wire \napaka[15]_i_80_n_0 ;
  wire \napaka[15]_i_81_n_0 ;
  wire \napaka[15]_i_82_n_0 ;
  wire \napaka[15]_i_83_n_0 ;
  wire \napaka[15]_i_84_n_0 ;
  wire \napaka[15]_i_8_n_0 ;
  wire \napaka[15]_i_9_n_0 ;
  wire \napaka[3]_i_10_n_0 ;
  wire \napaka[3]_i_11_n_0 ;
  wire \napaka[3]_i_12_n_0 ;
  wire \napaka[3]_i_13_n_0 ;
  wire \napaka[3]_i_14_n_0 ;
  wire \napaka[3]_i_15_n_0 ;
  wire \napaka[3]_i_16_n_0 ;
  wire \napaka[3]_i_17_n_0 ;
  wire \napaka[3]_i_18_n_0 ;
  wire \napaka[3]_i_19_n_0 ;
  wire \napaka[3]_i_20_n_0 ;
  wire \napaka[3]_i_21_n_0 ;
  wire \napaka[3]_i_22_n_0 ;
  wire \napaka[3]_i_23_n_0 ;
  wire \napaka[3]_i_24_n_0 ;
  wire \napaka[3]_i_25_n_0 ;
  wire \napaka[3]_i_26_n_0 ;
  wire \napaka[3]_i_30_n_0 ;
  wire \napaka[3]_i_33_n_0 ;
  wire \napaka[3]_i_34_n_0 ;
  wire \napaka[3]_i_35_n_0 ;
  wire \napaka[3]_i_37_n_0 ;
  wire \napaka[3]_i_38_n_0 ;
  wire \napaka[3]_i_39_n_0 ;
  wire \napaka[3]_i_40_n_0 ;
  wire \napaka[3]_i_41_n_0 ;
  wire \napaka[3]_i_42_n_0 ;
  wire \napaka[3]_i_43_n_0 ;
  wire \napaka[3]_i_44_n_0 ;
  wire \napaka[3]_i_45_n_0 ;
  wire \napaka[3]_i_46_n_0 ;
  wire \napaka[3]_i_47_n_0 ;
  wire \napaka[3]_i_48_n_0 ;
  wire \napaka[3]_i_49_n_0 ;
  wire \napaka[3]_i_4_n_0 ;
  wire \napaka[3]_i_50_n_0 ;
  wire \napaka[3]_i_51_n_0 ;
  wire \napaka[3]_i_52_n_0 ;
  wire \napaka[3]_i_53_n_0 ;
  wire \napaka[3]_i_54_n_0 ;
  wire \napaka[3]_i_55_n_0 ;
  wire \napaka[3]_i_56_n_0 ;
  wire \napaka[3]_i_57_n_0 ;
  wire \napaka[3]_i_58_n_0 ;
  wire \napaka[3]_i_59_n_0 ;
  wire \napaka[3]_i_6_n_0 ;
  wire \napaka[3]_i_7_n_0 ;
  wire \napaka[3]_i_8_n_0 ;
  wire \napaka[3]_i_9_n_0 ;
  wire \napaka[7]_i_6_n_0 ;
  wire \napaka[7]_i_7_n_0 ;
  wire \napaka[7]_i_8_n_0 ;
  wire \napaka[7]_i_9_n_0 ;
  wire [3:0]\napaka_reg[11]_0 ;
  wire \napaka_reg[11]_i_1_n_0 ;
  wire \napaka_reg[11]_i_1_n_1 ;
  wire \napaka_reg[11]_i_1_n_2 ;
  wire \napaka_reg[11]_i_1_n_3 ;
  wire \napaka_reg[11]_i_1_n_4 ;
  wire \napaka_reg[11]_i_1_n_5 ;
  wire \napaka_reg[11]_i_1_n_6 ;
  wire \napaka_reg[11]_i_1_n_7 ;
  wire [3:0]\napaka_reg[14]_0 ;
  wire \napaka_reg[15]_i_20_n_0 ;
  wire \napaka_reg[15]_i_20_n_1 ;
  wire \napaka_reg[15]_i_20_n_2 ;
  wire \napaka_reg[15]_i_20_n_3 ;
  wire \napaka_reg[15]_i_20_n_4 ;
  wire \napaka_reg[15]_i_20_n_5 ;
  wire \napaka_reg[15]_i_20_n_6 ;
  wire \napaka_reg[15]_i_20_n_7 ;
  wire \napaka_reg[15]_i_21_n_1 ;
  wire \napaka_reg[15]_i_21_n_2 ;
  wire \napaka_reg[15]_i_21_n_3 ;
  wire \napaka_reg[15]_i_21_n_4 ;
  wire \napaka_reg[15]_i_21_n_5 ;
  wire \napaka_reg[15]_i_21_n_6 ;
  wire \napaka_reg[15]_i_21_n_7 ;
  wire \napaka_reg[15]_i_24_n_0 ;
  wire \napaka_reg[15]_i_24_n_1 ;
  wire \napaka_reg[15]_i_24_n_2 ;
  wire \napaka_reg[15]_i_24_n_3 ;
  wire \napaka_reg[15]_i_24_n_4 ;
  wire \napaka_reg[15]_i_24_n_5 ;
  wire \napaka_reg[15]_i_24_n_6 ;
  wire \napaka_reg[15]_i_24_n_7 ;
  wire \napaka_reg[15]_i_26_n_0 ;
  wire \napaka_reg[15]_i_26_n_1 ;
  wire \napaka_reg[15]_i_26_n_2 ;
  wire \napaka_reg[15]_i_26_n_3 ;
  wire \napaka_reg[15]_i_26_n_4 ;
  wire \napaka_reg[15]_i_26_n_5 ;
  wire \napaka_reg[15]_i_26_n_6 ;
  wire \napaka_reg[15]_i_26_n_7 ;
  wire \napaka_reg[15]_i_2_n_1 ;
  wire \napaka_reg[15]_i_2_n_2 ;
  wire \napaka_reg[15]_i_2_n_3 ;
  wire \napaka_reg[15]_i_2_n_4 ;
  wire \napaka_reg[15]_i_2_n_5 ;
  wire \napaka_reg[15]_i_2_n_6 ;
  wire \napaka_reg[15]_i_2_n_7 ;
  wire \napaka_reg[15]_i_32_n_0 ;
  wire \napaka_reg[15]_i_32_n_1 ;
  wire \napaka_reg[15]_i_32_n_2 ;
  wire \napaka_reg[15]_i_32_n_3 ;
  wire \napaka_reg[15]_i_32_n_4 ;
  wire \napaka_reg[15]_i_32_n_5 ;
  wire \napaka_reg[15]_i_32_n_6 ;
  wire \napaka_reg[15]_i_32_n_7 ;
  wire \napaka_reg[15]_i_33_n_1 ;
  wire \napaka_reg[15]_i_33_n_2 ;
  wire \napaka_reg[15]_i_33_n_3 ;
  wire \napaka_reg[15]_i_33_n_5 ;
  wire \napaka_reg[15]_i_33_n_6 ;
  wire \napaka_reg[15]_i_33_n_7 ;
  wire \napaka_reg[15]_i_37_n_0 ;
  wire \napaka_reg[15]_i_37_n_1 ;
  wire \napaka_reg[15]_i_37_n_2 ;
  wire \napaka_reg[15]_i_37_n_3 ;
  wire \napaka_reg[15]_i_37_n_4 ;
  wire \napaka_reg[15]_i_37_n_5 ;
  wire \napaka_reg[15]_i_37_n_6 ;
  wire \napaka_reg[15]_i_37_n_7 ;
  wire \napaka_reg[15]_i_38_n_0 ;
  wire \napaka_reg[15]_i_38_n_1 ;
  wire \napaka_reg[15]_i_38_n_2 ;
  wire \napaka_reg[15]_i_38_n_3 ;
  wire \napaka_reg[15]_i_38_n_4 ;
  wire \napaka_reg[15]_i_38_n_5 ;
  wire \napaka_reg[15]_i_38_n_6 ;
  wire \napaka_reg[15]_i_38_n_7 ;
  wire \napaka_reg[15]_i_39_n_0 ;
  wire \napaka_reg[15]_i_39_n_1 ;
  wire \napaka_reg[15]_i_39_n_2 ;
  wire \napaka_reg[15]_i_39_n_3 ;
  wire \napaka_reg[15]_i_39_n_4 ;
  wire \napaka_reg[15]_i_77_n_0 ;
  wire \napaka_reg[15]_i_77_n_1 ;
  wire \napaka_reg[15]_i_77_n_2 ;
  wire \napaka_reg[15]_i_77_n_3 ;
  wire \napaka_reg[3]_i_1_n_0 ;
  wire \napaka_reg[3]_i_1_n_1 ;
  wire \napaka_reg[3]_i_1_n_2 ;
  wire \napaka_reg[3]_i_1_n_3 ;
  wire \napaka_reg[3]_i_1_n_4 ;
  wire \napaka_reg[3]_i_1_n_5 ;
  wire \napaka_reg[3]_i_1_n_6 ;
  wire \napaka_reg[3]_i_1_n_7 ;
  wire \napaka_reg[3]_i_27_n_0 ;
  wire \napaka_reg[3]_i_27_n_1 ;
  wire \napaka_reg[3]_i_27_n_2 ;
  wire \napaka_reg[3]_i_27_n_3 ;
  wire \napaka_reg[3]_i_27_n_4 ;
  wire \napaka_reg[3]_i_28_n_0 ;
  wire \napaka_reg[3]_i_28_n_1 ;
  wire \napaka_reg[3]_i_28_n_2 ;
  wire \napaka_reg[3]_i_28_n_3 ;
  wire \napaka_reg[3]_i_28_n_4 ;
  wire \napaka_reg[3]_i_28_n_5 ;
  wire \napaka_reg[3]_i_28_n_6 ;
  wire \napaka_reg[3]_i_28_n_7 ;
  wire \napaka_reg[3]_i_29_n_0 ;
  wire \napaka_reg[3]_i_29_n_1 ;
  wire \napaka_reg[3]_i_29_n_2 ;
  wire \napaka_reg[3]_i_29_n_3 ;
  wire \napaka_reg[3]_i_29_n_4 ;
  wire \napaka_reg[3]_i_29_n_5 ;
  wire \napaka_reg[3]_i_29_n_6 ;
  wire \napaka_reg[3]_i_29_n_7 ;
  wire \napaka_reg[3]_i_31_n_0 ;
  wire \napaka_reg[3]_i_31_n_1 ;
  wire \napaka_reg[3]_i_31_n_2 ;
  wire \napaka_reg[3]_i_31_n_3 ;
  wire \napaka_reg[3]_i_31_n_4 ;
  wire \napaka_reg[3]_i_31_n_5 ;
  wire \napaka_reg[3]_i_31_n_6 ;
  wire \napaka_reg[3]_i_31_n_7 ;
  wire \napaka_reg[3]_i_32_n_0 ;
  wire \napaka_reg[3]_i_32_n_1 ;
  wire \napaka_reg[3]_i_32_n_2 ;
  wire \napaka_reg[3]_i_32_n_3 ;
  wire \napaka_reg[3]_i_32_n_4 ;
  wire \napaka_reg[3]_i_32_n_5 ;
  wire \napaka_reg[3]_i_32_n_6 ;
  wire \napaka_reg[3]_i_32_n_7 ;
  wire \napaka_reg[3]_i_36_n_0 ;
  wire \napaka_reg[3]_i_36_n_1 ;
  wire \napaka_reg[3]_i_36_n_2 ;
  wire \napaka_reg[3]_i_36_n_3 ;
  wire [3:0]\napaka_reg[7]_0 ;
  wire \napaka_reg[7]_i_1_n_0 ;
  wire \napaka_reg[7]_i_1_n_1 ;
  wire \napaka_reg[7]_i_1_n_2 ;
  wire \napaka_reg[7]_i_1_n_3 ;
  wire \napaka_reg[7]_i_1_n_4 ;
  wire \napaka_reg[7]_i_1_n_5 ;
  wire \napaka_reg[7]_i_1_n_6 ;
  wire \napaka_reg[7]_i_1_n_7 ;
  wire [1:0]num_of_before;
  wire \num_of_before[0]_i_1_n_0 ;
  wire \num_of_before[1]_i_1_n_0 ;
  wire [31:0]outputs;
  wire [4:0]p_0_in;
  wire [4:0]p_0_in__0;
  wire [95:64]p_1_in15_in;
  wire [1:0]p_7_in;
  wire ram_n_164;
  wire ram_n_165;
  wire ram_n_166;
  wire ram_n_167;
  wire ram_n_168;
  wire ram_n_169;
  wire ram_n_170;
  wire ram_n_171;
  wire ram_n_172;
  wire ram_n_173;
  wire ram_n_174;
  wire ram_n_175;
  wire ram_n_176;
  wire ram_n_177;
  wire ram_n_178;
  wire ram_n_179;
  wire ram_n_180;
  wire ram_n_181;
  wire ram_n_182;
  wire ram_n_183;
  wire ram_n_184;
  wire ram_n_185;
  wire ram_n_186;
  wire ram_n_187;
  wire ram_n_188;
  wire ram_n_189;
  wire ram_n_190;
  wire ram_n_191;
  wire ram_n_192;
  wire ram_n_193;
  wire ram_n_194;
  wire ram_n_195;
  wire ram_n_196;
  wire ram_n_197;
  wire ram_n_198;
  wire ram_n_199;
  wire ram_n_200;
  wire ram_n_201;
  wire ram_n_202;
  wire ram_n_203;
  wire ram_n_204;
  wire ram_n_205;
  wire ram_n_206;
  wire ram_n_207;
  wire ram_n_240;
  wire ram_n_241;
  wire ram_n_242;
  wire ram_n_243;
  wire ram_n_244;
  wire ram_n_245;
  wire ram_n_246;
  wire ram_n_247;
  wire ram_n_248;
  wire ram_n_249;
  wire ram_n_250;
  wire ram_n_251;
  wire ram_n_252;
  wire ram_n_253;
  wire ram_n_254;
  wire ram_n_255;
  wire ram_n_256;
  wire ram_n_257;
  wire ram_n_258;
  wire ram_n_259;
  wire ram_n_260;
  wire ram_n_261;
  wire ram_n_262;
  wire ram_n_263;
  wire ram_n_264;
  wire ram_n_265;
  wire ram_n_266;
  wire ram_n_267;
  wire ram_n_268;
  wire ram_n_269;
  wire ram_n_270;
  wire ram_n_271;
  wire ram_n_288;
  wire ram_n_289;
  wire ram_n_290;
  wire ram_n_291;
  wire ram_n_292;
  wire ram_n_293;
  wire ram_n_294;
  wire ram_n_295;
  wire ram_n_296;
  wire ram_n_297;
  wire ram_n_298;
  wire ram_n_299;
  wire ram_n_300;
  wire ram_n_301;
  wire ram_n_302;
  wire ram_n_303;
  wire ram_n_304;
  wire ram_n_305;
  wire ram_n_306;
  wire ram_n_307;
  wire ram_n_308;
  wire ram_n_309;
  wire ram_n_310;
  wire ram_n_311;
  wire ram_n_312;
  wire ram_n_313;
  wire ram_n_314;
  wire ram_n_315;
  wire ram_n_316;
  wire ram_n_317;
  wire ram_n_318;
  wire ram_n_319;
  wire ram_n_320;
  wire ram_n_321;
  wire ram_n_322;
  wire ram_n_323;
  wire ram_n_324;
  wire ram_n_325;
  wire ram_n_326;
  wire ram_n_327;
  wire ram_n_328;
  wire ram_n_329;
  wire ram_n_330;
  wire ram_n_331;
  wire ram_n_332;
  wire ram_n_333;
  wire ram_n_334;
  wire ram_n_335;
  wire ram_n_336;
  wire ram_n_337;
  wire ram_n_338;
  wire ram_n_339;
  wire ram_n_340;
  wire ram_n_341;
  wire ram_n_342;
  wire ram_n_343;
  wire ram_n_344;
  wire ram_n_345;
  wire ram_n_346;
  wire ram_n_347;
  wire ram_n_348;
  wire ram_n_349;
  wire ram_n_64;
  wire ram_n_65;
  wire ram_n_66;
  wire ram_n_67;
  wire \reg_data_out_reg[0]_i_1 ;
  wire \reg_data_out_reg[0]_i_2 ;
  wire \reg_data_out_reg[10]_i_1 ;
  wire \reg_data_out_reg[10]_i_3 ;
  wire \reg_data_out_reg[11]_i_1 ;
  wire \reg_data_out_reg[11]_i_4 ;
  wire \reg_data_out_reg[12]_i_1 ;
  wire \reg_data_out_reg[12]_i_2 ;
  wire \reg_data_out_reg[13]_i_1 ;
  wire \reg_data_out_reg[13]_i_1_0 ;
  wire \reg_data_out_reg[13]_i_2 ;
  wire \reg_data_out_reg[14]_i_1 ;
  wire \reg_data_out_reg[14]_i_4 ;
  wire \reg_data_out_reg[15]_i_1 ;
  wire \reg_data_out_reg[15]_i_2 ;
  wire [3:0]\reg_data_out_reg[15]_i_4 ;
  wire \reg_data_out_reg[16]_i_1 ;
  wire \reg_data_out_reg[16]_i_2 ;
  wire \reg_data_out_reg[17]_i_1 ;
  wire \reg_data_out_reg[17]_i_1_0 ;
  wire \reg_data_out_reg[17]_i_4 ;
  wire \reg_data_out_reg[18]_i_1 ;
  wire \reg_data_out_reg[18]_i_2 ;
  wire \reg_data_out_reg[18]_i_2_0 ;
  wire \reg_data_out_reg[18]_i_3 ;
  wire \reg_data_out_reg[19]_i_1 ;
  wire \reg_data_out_reg[19]_i_2 ;
  wire \reg_data_out_reg[19]_i_3 ;
  wire \reg_data_out_reg[1]_i_1 ;
  wire \reg_data_out_reg[1]_i_1_0 ;
  wire \reg_data_out_reg[1]_i_3 ;
  wire \reg_data_out_reg[20]_i_1 ;
  wire \reg_data_out_reg[20]_i_1_0 ;
  wire \reg_data_out_reg[20]_i_2 ;
  wire \reg_data_out_reg[20]_i_3 ;
  wire \reg_data_out_reg[21]_i_1 ;
  wire \reg_data_out_reg[21]_i_3 ;
  wire \reg_data_out_reg[21]_i_4 ;
  wire \reg_data_out_reg[22]_i_1 ;
  wire \reg_data_out_reg[22]_i_1_0 ;
  wire \reg_data_out_reg[22]_i_2 ;
  wire \reg_data_out_reg[22]_i_2_0 ;
  wire \reg_data_out_reg[22]_i_3 ;
  wire \reg_data_out_reg[22]_i_4 ;
  wire \reg_data_out_reg[23]_i_1 ;
  wire \reg_data_out_reg[23]_i_3 ;
  wire \reg_data_out_reg[23]_i_4 ;
  wire \reg_data_out_reg[23]_i_9 ;
  wire \reg_data_out_reg[23]_i_9_0 ;
  wire \reg_data_out_reg[24]_i_1 ;
  wire \reg_data_out_reg[24]_i_1_0 ;
  wire \reg_data_out_reg[24]_i_1_1 ;
  wire \reg_data_out_reg[25]_i_3 ;
  wire \reg_data_out_reg[25]_i_5 ;
  wire \reg_data_out_reg[26]_i_1 ;
  wire \reg_data_out_reg[26]_i_4 ;
  wire \reg_data_out_reg[27]_i_3 ;
  wire \reg_data_out_reg[27]_i_5 ;
  wire \reg_data_out_reg[28]_i_1 ;
  wire \reg_data_out_reg[28]_i_4 ;
  wire \reg_data_out_reg[29]_i_1 ;
  wire \reg_data_out_reg[29]_i_2 ;
  wire [4:0]\reg_data_out_reg[29]_i_5 ;
  wire \reg_data_out_reg[2]_i_1 ;
  wire \reg_data_out_reg[2]_i_3 ;
  wire \reg_data_out_reg[30]_i_1 ;
  wire \reg_data_out_reg[30]_i_1_0 ;
  wire \reg_data_out_reg[30]_i_1_1 ;
  wire \reg_data_out_reg[30]_i_5 ;
  wire [29:0]\reg_data_out_reg[31]_i_1 ;
  wire [53:0]\reg_data_out_reg[31]_i_1_0 ;
  wire \reg_data_out_reg[31]_i_1_1 ;
  wire \reg_data_out_reg[31]_i_1_2 ;
  wire [31:0]\reg_data_out_reg[31]_i_3 ;
  wire [28:0]\reg_data_out_reg[31]_i_3_0 ;
  wire [23:0]\reg_data_out_reg[31]_i_4 ;
  wire [55:0]\reg_data_out_reg[31]_i_6 ;
  wire [31:0]\reg_data_out_reg[31]_i_6_0 ;
  wire \reg_data_out_reg[3]_i_1 ;
  wire \reg_data_out_reg[3]_i_3 ;
  wire \reg_data_out_reg[4]_i_1 ;
  wire \reg_data_out_reg[4]_i_3 ;
  wire \reg_data_out_reg[5]_i_1 ;
  wire \reg_data_out_reg[5]_i_1_0 ;
  wire \reg_data_out_reg[5]_i_3 ;
  wire \reg_data_out_reg[6]_i_1 ;
  wire \reg_data_out_reg[6]_i_3 ;
  wire \reg_data_out_reg[7]_i_1 ;
  wire \reg_data_out_reg[7]_i_3 ;
  wire \reg_data_out_reg[8]_i_1 ;
  wire \reg_data_out_reg[8]_i_1_0 ;
  wire \reg_data_out_reg[9]_i_1 ;
  wire \reg_data_out_reg[9]_i_3 ;
  wire s00_axi_aclk;
  wire sel_div;
  wire \sel_div[0]_i_1__0_n_0 ;
  wire \sel_div[0]_i_2_n_0 ;
  wire \sel_div[1]_i_1__0_n_0 ;
  wire \sel_div[1]_i_2_n_0 ;
  wire \sel_div[1]_i_3_n_0 ;
  wire \sel_div[1]_i_4_n_0 ;
  wire \sel_div[1]_i_5_n_0 ;
  wire \sel_div[2]_i_2_n_0 ;
  wire \sel_div[2]_i_3_n_0 ;
  wire \sel_div[2]_i_4_n_0 ;
  wire \sel_div[3]_i_1__0_n_0 ;
  wire \sel_div[4]_i_3_n_0 ;
  wire \sel_div_reg[2]_i_1_n_0 ;
  wire \sel_div_reg_n_0_[0] ;
  wire \sel_div_reg_n_0_[1] ;
  wire \sel_div_reg_n_0_[2] ;
  wire \sel_div_reg_n_0_[3] ;
  wire \sel_div_reg_n_0_[4] ;
  wire [12:0]total_error_out;
  wire \total_error_temp[0]_i_4_n_0 ;
  wire \total_error_temp[0]_i_5_n_0 ;
  wire \total_error_temp[0]_i_6_n_0 ;
  wire \total_error_temp[0]_i_7_n_0 ;
  wire \total_error_temp[12]_i_2_n_0 ;
  wire \total_error_temp[12]_i_3_n_0 ;
  wire \total_error_temp[12]_i_4_n_0 ;
  wire \total_error_temp[12]_i_5_n_0 ;
  wire \total_error_temp[4]_i_2_n_0 ;
  wire \total_error_temp[4]_i_3_n_0 ;
  wire \total_error_temp[4]_i_4_n_0 ;
  wire \total_error_temp[4]_i_5_n_0 ;
  wire \total_error_temp[8]_i_2_n_0 ;
  wire \total_error_temp[8]_i_3_n_0 ;
  wire \total_error_temp[8]_i_4_n_0 ;
  wire \total_error_temp[8]_i_5_n_0 ;
  wire [15:0]total_error_temp_reg;
  wire \total_error_temp_reg[0]_i_3_n_0 ;
  wire \total_error_temp_reg[0]_i_3_n_1 ;
  wire \total_error_temp_reg[0]_i_3_n_2 ;
  wire \total_error_temp_reg[0]_i_3_n_3 ;
  wire \total_error_temp_reg[12]_i_1_n_1 ;
  wire \total_error_temp_reg[12]_i_1_n_2 ;
  wire \total_error_temp_reg[12]_i_1_n_3 ;
  wire \total_error_temp_reg[4]_i_1_n_0 ;
  wire \total_error_temp_reg[4]_i_1_n_1 ;
  wire \total_error_temp_reg[4]_i_1_n_2 ;
  wire \total_error_temp_reg[4]_i_1_n_3 ;
  wire \total_error_temp_reg[8]_i_1_n_0 ;
  wire \total_error_temp_reg[8]_i_1_n_1 ;
  wire \total_error_temp_reg[8]_i_1_n_2 ;
  wire \total_error_temp_reg[8]_i_1_n_3 ;
  wire [14:0]v_prod;
  wire [95:0]w_inputs_pop;
  wire [15:0]w_inputs_pop2;
  wire \w_inputs_pop_reg[31]_i_2_n_0 ;
  wire \w_inputs_pop_reg[47]_i_2_n_0 ;
  wire \w_inputs_pop_reg[63]_i_2_n_0 ;
  wire \w_inputs_pop_reg[63]_i_8_n_0 ;
  wire \w_inputs_pop_reg[64]_i_1_n_0 ;
  wire \w_inputs_pop_reg[65]_i_1_n_0 ;
  wire \w_inputs_pop_reg[66]_i_1_n_0 ;
  wire \w_inputs_pop_reg[67]_i_10_n_0 ;
  wire \w_inputs_pop_reg[67]_i_11_n_0 ;
  wire \w_inputs_pop_reg[67]_i_1_n_0 ;
  wire \w_inputs_pop_reg[67]_i_2_n_0 ;
  wire \w_inputs_pop_reg[67]_i_2_n_1 ;
  wire \w_inputs_pop_reg[67]_i_2_n_2 ;
  wire \w_inputs_pop_reg[67]_i_2_n_3 ;
  wire \w_inputs_pop_reg[67]_i_8_n_0 ;
  wire \w_inputs_pop_reg[67]_i_9_n_0 ;
  wire \w_inputs_pop_reg[68]_i_1_n_0 ;
  wire \w_inputs_pop_reg[69]_i_1_n_0 ;
  wire \w_inputs_pop_reg[70]_i_1_n_0 ;
  wire \w_inputs_pop_reg[71]_i_10_n_0 ;
  wire \w_inputs_pop_reg[71]_i_11_n_0 ;
  wire \w_inputs_pop_reg[71]_i_1_n_0 ;
  wire \w_inputs_pop_reg[71]_i_2_n_0 ;
  wire \w_inputs_pop_reg[71]_i_2_n_1 ;
  wire \w_inputs_pop_reg[71]_i_2_n_2 ;
  wire \w_inputs_pop_reg[71]_i_2_n_3 ;
  wire \w_inputs_pop_reg[71]_i_8_n_0 ;
  wire \w_inputs_pop_reg[71]_i_9_n_0 ;
  wire \w_inputs_pop_reg[72]_i_1_n_0 ;
  wire \w_inputs_pop_reg[73]_i_1_n_0 ;
  wire \w_inputs_pop_reg[74]_i_1_n_0 ;
  wire \w_inputs_pop_reg[75]_i_10_n_0 ;
  wire \w_inputs_pop_reg[75]_i_11_n_0 ;
  wire \w_inputs_pop_reg[75]_i_1_n_0 ;
  wire \w_inputs_pop_reg[75]_i_2_n_0 ;
  wire \w_inputs_pop_reg[75]_i_2_n_1 ;
  wire \w_inputs_pop_reg[75]_i_2_n_2 ;
  wire \w_inputs_pop_reg[75]_i_2_n_3 ;
  wire \w_inputs_pop_reg[75]_i_8_n_0 ;
  wire \w_inputs_pop_reg[75]_i_9_n_0 ;
  wire \w_inputs_pop_reg[76]_i_1_n_0 ;
  wire \w_inputs_pop_reg[77]_i_1_n_0 ;
  wire \w_inputs_pop_reg[78]_i_1_n_0 ;
  wire \w_inputs_pop_reg[79]_i_10_n_0 ;
  wire \w_inputs_pop_reg[79]_i_1_n_0 ;
  wire \w_inputs_pop_reg[79]_i_2_n_1 ;
  wire \w_inputs_pop_reg[79]_i_2_n_2 ;
  wire \w_inputs_pop_reg[79]_i_2_n_3 ;
  wire \w_inputs_pop_reg[79]_i_7_n_0 ;
  wire \w_inputs_pop_reg[79]_i_8_n_0 ;
  wire \w_inputs_pop_reg[79]_i_9_n_0 ;
  wire \w_inputs_pop_reg[83]_i_10_n_0 ;
  wire \w_inputs_pop_reg[83]_i_2_n_0 ;
  wire \w_inputs_pop_reg[83]_i_2_n_1 ;
  wire \w_inputs_pop_reg[83]_i_2_n_2 ;
  wire \w_inputs_pop_reg[83]_i_2_n_3 ;
  wire \w_inputs_pop_reg[83]_i_7_n_0 ;
  wire \w_inputs_pop_reg[83]_i_8_n_0 ;
  wire \w_inputs_pop_reg[83]_i_9_n_0 ;
  wire \w_inputs_pop_reg[87]_i_10_n_0 ;
  wire \w_inputs_pop_reg[87]_i_2_n_0 ;
  wire \w_inputs_pop_reg[87]_i_2_n_1 ;
  wire \w_inputs_pop_reg[87]_i_2_n_2 ;
  wire \w_inputs_pop_reg[87]_i_2_n_3 ;
  wire \w_inputs_pop_reg[87]_i_7_n_0 ;
  wire \w_inputs_pop_reg[87]_i_8_n_0 ;
  wire \w_inputs_pop_reg[87]_i_9_n_0 ;
  wire \w_inputs_pop_reg[91]_i_10_n_0 ;
  wire \w_inputs_pop_reg[91]_i_2_n_0 ;
  wire \w_inputs_pop_reg[91]_i_2_n_1 ;
  wire \w_inputs_pop_reg[91]_i_2_n_2 ;
  wire \w_inputs_pop_reg[91]_i_2_n_3 ;
  wire \w_inputs_pop_reg[91]_i_7_n_0 ;
  wire \w_inputs_pop_reg[91]_i_8_n_0 ;
  wire \w_inputs_pop_reg[91]_i_9_n_0 ;
  wire \w_inputs_pop_reg[95]_i_10_n_0 ;
  wire \w_inputs_pop_reg[95]_i_11_n_0 ;
  wire \w_inputs_pop_reg[95]_i_2_n_0 ;
  wire \w_inputs_pop_reg[95]_i_3_n_1 ;
  wire \w_inputs_pop_reg[95]_i_3_n_2 ;
  wire \w_inputs_pop_reg[95]_i_3_n_3 ;
  wire \w_inputs_pop_reg[95]_i_4_n_0 ;
  wire \w_inputs_pop_reg[95]_i_8_n_0 ;
  wire \w_inputs_pop_reg[95]_i_9_n_0 ;
  wire w_inputs_temp;
  wire \w_inputs_temp_reg_n_0_[0] ;
  wire \w_inputs_temp_reg_n_0_[10] ;
  wire \w_inputs_temp_reg_n_0_[11] ;
  wire \w_inputs_temp_reg_n_0_[12] ;
  wire \w_inputs_temp_reg_n_0_[13] ;
  wire \w_inputs_temp_reg_n_0_[14] ;
  wire \w_inputs_temp_reg_n_0_[15] ;
  wire \w_inputs_temp_reg_n_0_[16] ;
  wire \w_inputs_temp_reg_n_0_[17] ;
  wire \w_inputs_temp_reg_n_0_[18] ;
  wire \w_inputs_temp_reg_n_0_[19] ;
  wire \w_inputs_temp_reg_n_0_[1] ;
  wire \w_inputs_temp_reg_n_0_[20] ;
  wire \w_inputs_temp_reg_n_0_[21] ;
  wire \w_inputs_temp_reg_n_0_[22] ;
  wire \w_inputs_temp_reg_n_0_[23] ;
  wire \w_inputs_temp_reg_n_0_[24] ;
  wire \w_inputs_temp_reg_n_0_[25] ;
  wire \w_inputs_temp_reg_n_0_[26] ;
  wire \w_inputs_temp_reg_n_0_[27] ;
  wire \w_inputs_temp_reg_n_0_[28] ;
  wire \w_inputs_temp_reg_n_0_[29] ;
  wire \w_inputs_temp_reg_n_0_[2] ;
  wire \w_inputs_temp_reg_n_0_[30] ;
  wire \w_inputs_temp_reg_n_0_[31] ;
  wire \w_inputs_temp_reg_n_0_[32] ;
  wire \w_inputs_temp_reg_n_0_[33] ;
  wire \w_inputs_temp_reg_n_0_[34] ;
  wire \w_inputs_temp_reg_n_0_[35] ;
  wire \w_inputs_temp_reg_n_0_[36] ;
  wire \w_inputs_temp_reg_n_0_[37] ;
  wire \w_inputs_temp_reg_n_0_[38] ;
  wire \w_inputs_temp_reg_n_0_[39] ;
  wire \w_inputs_temp_reg_n_0_[3] ;
  wire \w_inputs_temp_reg_n_0_[40] ;
  wire \w_inputs_temp_reg_n_0_[41] ;
  wire \w_inputs_temp_reg_n_0_[42] ;
  wire \w_inputs_temp_reg_n_0_[43] ;
  wire \w_inputs_temp_reg_n_0_[44] ;
  wire \w_inputs_temp_reg_n_0_[45] ;
  wire \w_inputs_temp_reg_n_0_[46] ;
  wire \w_inputs_temp_reg_n_0_[47] ;
  wire \w_inputs_temp_reg_n_0_[48] ;
  wire \w_inputs_temp_reg_n_0_[49] ;
  wire \w_inputs_temp_reg_n_0_[4] ;
  wire \w_inputs_temp_reg_n_0_[50] ;
  wire \w_inputs_temp_reg_n_0_[51] ;
  wire \w_inputs_temp_reg_n_0_[52] ;
  wire \w_inputs_temp_reg_n_0_[53] ;
  wire \w_inputs_temp_reg_n_0_[54] ;
  wire \w_inputs_temp_reg_n_0_[55] ;
  wire \w_inputs_temp_reg_n_0_[56] ;
  wire \w_inputs_temp_reg_n_0_[57] ;
  wire \w_inputs_temp_reg_n_0_[58] ;
  wire \w_inputs_temp_reg_n_0_[59] ;
  wire \w_inputs_temp_reg_n_0_[5] ;
  wire \w_inputs_temp_reg_n_0_[60] ;
  wire \w_inputs_temp_reg_n_0_[61] ;
  wire \w_inputs_temp_reg_n_0_[62] ;
  wire \w_inputs_temp_reg_n_0_[63] ;
  wire \w_inputs_temp_reg_n_0_[64] ;
  wire \w_inputs_temp_reg_n_0_[65] ;
  wire \w_inputs_temp_reg_n_0_[66] ;
  wire \w_inputs_temp_reg_n_0_[67] ;
  wire \w_inputs_temp_reg_n_0_[68] ;
  wire \w_inputs_temp_reg_n_0_[69] ;
  wire \w_inputs_temp_reg_n_0_[6] ;
  wire \w_inputs_temp_reg_n_0_[70] ;
  wire \w_inputs_temp_reg_n_0_[71] ;
  wire \w_inputs_temp_reg_n_0_[72] ;
  wire \w_inputs_temp_reg_n_0_[73] ;
  wire \w_inputs_temp_reg_n_0_[74] ;
  wire \w_inputs_temp_reg_n_0_[75] ;
  wire \w_inputs_temp_reg_n_0_[76] ;
  wire \w_inputs_temp_reg_n_0_[77] ;
  wire \w_inputs_temp_reg_n_0_[78] ;
  wire \w_inputs_temp_reg_n_0_[79] ;
  wire \w_inputs_temp_reg_n_0_[7] ;
  wire \w_inputs_temp_reg_n_0_[80] ;
  wire \w_inputs_temp_reg_n_0_[81] ;
  wire \w_inputs_temp_reg_n_0_[82] ;
  wire \w_inputs_temp_reg_n_0_[83] ;
  wire \w_inputs_temp_reg_n_0_[84] ;
  wire \w_inputs_temp_reg_n_0_[85] ;
  wire \w_inputs_temp_reg_n_0_[86] ;
  wire \w_inputs_temp_reg_n_0_[87] ;
  wire \w_inputs_temp_reg_n_0_[88] ;
  wire \w_inputs_temp_reg_n_0_[89] ;
  wire \w_inputs_temp_reg_n_0_[8] ;
  wire \w_inputs_temp_reg_n_0_[90] ;
  wire \w_inputs_temp_reg_n_0_[91] ;
  wire \w_inputs_temp_reg_n_0_[92] ;
  wire \w_inputs_temp_reg_n_0_[93] ;
  wire \w_inputs_temp_reg_n_0_[94] ;
  wire \w_inputs_temp_reg_n_0_[95] ;
  wire \w_inputs_temp_reg_n_0_[9] ;
  wire [63:0]weights_update;
  wire [95:64]weights_update__0;
  wire write_enable_i_1_n_0;
  wire write_enable_i_2_n_0;
  wire write_enable_i_3_n_0;
  wire write_enable_reg_0;
  wire write_enable_reg_1;
  wire write_enable_reg_n_0;
  wire \x_t[0][31]_i_1_n_0 ;
  wire \x_t[0][31]_i_4_n_0 ;
  wire \x_t[0][31]_i_5_n_0 ;
  wire [31:0]\x_t[0]_29 ;
  wire \x_t[1][24]_i_1_n_0 ;
  wire \x_t[2]1 ;
  wire \x_t[2]115_out ;
  wire \x_t[2][24]_i_1_n_0 ;
  wire \x_t[2][24]_i_3_n_0 ;
  wire \x_t[2][24]_i_4_n_0 ;
  wire \x_t[2][24]_i_5_n_0 ;
  wire [31:0]\x_t_reg[0][31]_0 ;
  wire \x_t_reg[1]0 ;
  wire \x_t_reg[2]0 ;
  wire \x_t_reg_n_0_[0][0] ;
  wire \x_t_reg_n_0_[0][10] ;
  wire \x_t_reg_n_0_[0][11] ;
  wire \x_t_reg_n_0_[0][12] ;
  wire \x_t_reg_n_0_[0][13] ;
  wire \x_t_reg_n_0_[0][14] ;
  wire \x_t_reg_n_0_[0][15] ;
  wire \x_t_reg_n_0_[0][16] ;
  wire \x_t_reg_n_0_[0][17] ;
  wire \x_t_reg_n_0_[0][18] ;
  wire \x_t_reg_n_0_[0][19] ;
  wire \x_t_reg_n_0_[0][1] ;
  wire \x_t_reg_n_0_[0][20] ;
  wire \x_t_reg_n_0_[0][21] ;
  wire \x_t_reg_n_0_[0][22] ;
  wire \x_t_reg_n_0_[0][23] ;
  wire \x_t_reg_n_0_[0][24] ;
  wire \x_t_reg_n_0_[0][25] ;
  wire \x_t_reg_n_0_[0][26] ;
  wire \x_t_reg_n_0_[0][27] ;
  wire \x_t_reg_n_0_[0][28] ;
  wire \x_t_reg_n_0_[0][29] ;
  wire \x_t_reg_n_0_[0][2] ;
  wire \x_t_reg_n_0_[0][30] ;
  wire \x_t_reg_n_0_[0][31] ;
  wire \x_t_reg_n_0_[0][3] ;
  wire \x_t_reg_n_0_[0][4] ;
  wire \x_t_reg_n_0_[0][5] ;
  wire \x_t_reg_n_0_[0][6] ;
  wire \x_t_reg_n_0_[0][7] ;
  wire \x_t_reg_n_0_[0][8] ;
  wire \x_t_reg_n_0_[0][9] ;
  wire \x_t_reg_n_0_[1][0] ;
  wire \x_t_reg_n_0_[1][16] ;
  wire \x_t_reg_n_0_[1][17] ;
  wire \x_t_reg_n_0_[1][18] ;
  wire \x_t_reg_n_0_[1][19] ;
  wire \x_t_reg_n_0_[1][1] ;
  wire \x_t_reg_n_0_[1][20] ;
  wire \x_t_reg_n_0_[1][21] ;
  wire \x_t_reg_n_0_[1][22] ;
  wire \x_t_reg_n_0_[1][23] ;
  wire \x_t_reg_n_0_[1][24] ;
  wire \x_t_reg_n_0_[1][2] ;
  wire \x_t_reg_n_0_[1][3] ;
  wire \x_t_reg_n_0_[1][4] ;
  wire \x_t_reg_n_0_[1][5] ;
  wire \x_t_reg_n_0_[1][6] ;
  wire \x_t_reg_n_0_[1][7] ;
  wire \x_t_reg_n_0_[1][8] ;
  wire \x_t_reg_n_0_[2][0] ;
  wire \x_t_reg_n_0_[2][16] ;
  wire \x_t_reg_n_0_[2][17] ;
  wire \x_t_reg_n_0_[2][18] ;
  wire \x_t_reg_n_0_[2][19] ;
  wire \x_t_reg_n_0_[2][1] ;
  wire \x_t_reg_n_0_[2][20] ;
  wire \x_t_reg_n_0_[2][21] ;
  wire \x_t_reg_n_0_[2][22] ;
  wire \x_t_reg_n_0_[2][23] ;
  wire \x_t_reg_n_0_[2][24] ;
  wire \x_t_reg_n_0_[2][2] ;
  wire \x_t_reg_n_0_[2][3] ;
  wire \x_t_reg_n_0_[2][4] ;
  wire \x_t_reg_n_0_[2][5] ;
  wire \x_t_reg_n_0_[2][6] ;
  wire \x_t_reg_n_0_[2][7] ;
  wire \x_t_reg_n_0_[2][8] ;
  wire \y_out[24]_i_1_n_0 ;
  wire \y_out_reg[23]_0 ;
  wire \y_out_reg[23]_1 ;
  wire \y_out_reg[23]_2 ;
  wire \y_out_reg[23]_3 ;
  wire NLW_ARG_CARRYCASCOUT_UNCONNECTED;
  wire NLW_ARG_MULTSIGNOUT_UNCONNECTED;
  wire NLW_ARG_OVERFLOW_UNCONNECTED;
  wire NLW_ARG_PATTERNBDETECT_UNCONNECTED;
  wire NLW_ARG_PATTERNDETECT_UNCONNECTED;
  wire NLW_ARG_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_ARG_ACOUT_UNCONNECTED;
  wire [17:0]NLW_ARG_BCOUT_UNCONNECTED;
  wire [3:0]NLW_ARG_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_ARG_P_UNCONNECTED;
  wire [47:0]NLW_ARG_PCOUT_UNCONNECTED;
  wire NLW_ARG__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_ARG__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_ARG__0_OVERFLOW_UNCONNECTED;
  wire NLW_ARG__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_ARG__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_ARG__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_ARG__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_ARG__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_ARG__0_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_ARG__0_P_UNCONNECTED;
  wire [47:0]NLW_ARG__0_PCOUT_UNCONNECTED;
  wire [3:3]NLW_ARG__0_i_1__0_CO_UNCONNECTED;
  wire [3:3]NLW_ARG_i_1__0_CO_UNCONNECTED;
  wire [3:3]\NLW_napaka_reg[15]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_napaka_reg[15]_i_21_CO_UNCONNECTED ;
  wire [3:3]\NLW_napaka_reg[15]_i_33_CO_UNCONNECTED ;
  wire [2:0]\NLW_napaka_reg[15]_i_39_O_UNCONNECTED ;
  wire [3:0]\NLW_napaka_reg[15]_i_77_O_UNCONNECTED ;
  wire [2:0]\NLW_napaka_reg[3]_i_27_O_UNCONNECTED ;
  wire [3:0]\NLW_napaka_reg[3]_i_36_O_UNCONNECTED ;
  wire [3:3]\NLW_total_error_temp_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_w_inputs_pop_reg[79]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_w_inputs_pop_reg[95]_i_3_CO_UNCONNECTED ;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    ARG
       (.A({A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_ARG_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({A[15],A[15],A}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_ARG_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_ARG_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_ARG_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_ARG_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_ARG_OVERFLOW_UNCONNECTED),
        .P({NLW_ARG_P_UNCONNECTED[47:32],ARG__1}),
        .PATTERNBDETECT(NLW_ARG_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_ARG_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_ARG_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_ARG_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    ARG__0
       (.A({ARG__0_i_1__0_n_4,ARG__0_i_1__0_n_4,ARG__0_i_1__0_n_4,ARG__0_i_1__0_n_4,ARG__0_i_1__0_n_4,ARG__0_i_1__0_n_4,ARG__0_i_1__0_n_4,ARG__0_i_1__0_n_4,ARG__0_i_1__0_n_4,ARG__0_i_1__0_n_4,ARG__0_i_1__0_n_4,ARG__0_i_1__0_n_4,ARG__0_i_1__0_n_4,ARG__0_i_1__0_n_4,ARG__0_i_1__0_n_4,ARG__0_i_1__0_n_5,ARG__0_i_1__0_n_6,ARG__0_i_1__0_n_7,ARG__0_i_2__1_n_4,ARG__0_i_2__1_n_5,ARG__0_i_2__1_n_6,ARG__0_i_2__1_n_7,ARG__0_i_3__1_n_4,ARG__0_i_3__1_n_5,ARG__0_i_3__1_n_6,ARG__0_i_3__1_n_7,ARG__0_i_4__1_n_4,ARG__0_i_4__1_n_5,ARG__0_i_4__1_n_6,ARG__0_i_4__1_n_7}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_ARG__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({ARG__0_i_1__0_n_4,ARG__0_i_1__0_n_4,ARG__0_i_1__0_n_4,ARG__0_i_1__0_n_5,ARG__0_i_1__0_n_6,ARG__0_i_1__0_n_7,ARG__0_i_2__1_n_4,ARG__0_i_2__1_n_5,ARG__0_i_2__1_n_6,ARG__0_i_2__1_n_7,ARG__0_i_3__1_n_4,ARG__0_i_3__1_n_5,ARG__0_i_3__1_n_6,ARG__0_i_3__1_n_7,ARG__0_i_4__1_n_4,ARG__0_i_4__1_n_5,ARG__0_i_4__1_n_6,ARG__0_i_4__1_n_7}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_ARG__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_ARG__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_ARG__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_ARG__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_ARG__0_OVERFLOW_UNCONNECTED),
        .P({NLW_ARG__0_P_UNCONNECTED[47:32],ARG__0_n_74,ARG__0_n_75,ARG__0_n_76,ARG__0_n_77,ARG__0_n_78,ARG__0_n_79,ARG__0_n_80,ARG__0_n_81,ARG__0_n_82,ARG__0_n_83,ARG__0_n_84,ARG__0_n_85,ARG__0_n_86,ARG__0_n_87,ARG__0_n_88,ARG__0_n_89,ARG__0_n_90,ARG__0_n_91,ARG__0_n_92,ARG__0_n_93,ARG__0_n_94,ARG__0_n_95,ARG__0_n_96,ARG__0_n_97,ARG__0_n_98,ARG__0_n_99,ARG__0_n_100,ARG__0_n_101,ARG__0_n_102,ARG__0_n_103,ARG__0_n_104,ARG__0_n_105}),
        .PATTERNBDETECT(NLW_ARG__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_ARG__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_ARG__0_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_ARG__0_UNDERFLOW_UNCONNECTED));
  LUT1 #(
    .INIT(2'h1)) 
    ARG__0_i_10__1
       (.I0(\goals_temp_reg[0][15] [26]),
        .O(ARG__0_i_10__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    ARG__0_i_11__1
       (.I0(\goals_temp_reg[0][15] [25]),
        .O(ARG__0_i_11__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    ARG__0_i_12__1
       (.I0(\x_t_reg_n_0_[2][24] ),
        .I1(\goals_temp_reg[0][15] [24]),
        .O(ARG__0_i_12__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    ARG__0_i_13__1
       (.I0(\x_t_reg_n_0_[2][23] ),
        .I1(\goals_temp_reg[0][15] [23]),
        .O(ARG__0_i_13__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    ARG__0_i_14__1
       (.I0(\x_t_reg_n_0_[2][22] ),
        .I1(\goals_temp_reg[0][15] [22]),
        .O(ARG__0_i_14__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    ARG__0_i_15__1
       (.I0(\x_t_reg_n_0_[2][21] ),
        .I1(\goals_temp_reg[0][15] [21]),
        .O(ARG__0_i_15__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    ARG__0_i_16__1
       (.I0(\x_t_reg_n_0_[2][20] ),
        .I1(\goals_temp_reg[0][15] [20]),
        .O(ARG__0_i_16__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    ARG__0_i_17__1
       (.I0(\x_t_reg_n_0_[2][19] ),
        .I1(\goals_temp_reg[0][15] [19]),
        .O(ARG__0_i_17__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    ARG__0_i_18__0
       (.I0(\x_t_reg_n_0_[2][18] ),
        .I1(\goals_temp_reg[0][15] [18]),
        .O(ARG__0_i_18__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    ARG__0_i_19__0
       (.I0(\x_t_reg_n_0_[2][17] ),
        .I1(\goals_temp_reg[0][15] [17]),
        .O(ARG__0_i_19__0_n_0));
  CARRY4 ARG__0_i_1__0
       (.CI(ARG__0_i_2__1_n_0),
        .CO({NLW_ARG__0_i_1__0_CO_UNCONNECTED[3],ARG__0_i_1__0_n_1,ARG__0_i_1__0_n_2,ARG__0_i_1__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({ARG__0_i_1__0_n_4,ARG__0_i_1__0_n_5,ARG__0_i_1__0_n_6,ARG__0_i_1__0_n_7}),
        .S({ARG__0_i_5__1_n_0,ARG__0_i_6__1_n_0,ARG__0_i_7__1_n_0,ARG__0_i_8__1_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    ARG__0_i_20__0
       (.I0(\x_t_reg_n_0_[2][16] ),
        .I1(\goals_temp_reg[0][15] [16]),
        .O(ARG__0_i_20__0_n_0));
  CARRY4 ARG__0_i_2__1
       (.CI(ARG__0_i_3__1_n_0),
        .CO({ARG__0_i_2__1_n_0,ARG__0_i_2__1_n_1,ARG__0_i_2__1_n_2,ARG__0_i_2__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\x_t_reg_n_0_[2][24] }),
        .O({ARG__0_i_2__1_n_4,ARG__0_i_2__1_n_5,ARG__0_i_2__1_n_6,ARG__0_i_2__1_n_7}),
        .S({ARG__0_i_9__1_n_0,ARG__0_i_10__1_n_0,ARG__0_i_11__1_n_0,ARG__0_i_12__1_n_0}));
  CARRY4 ARG__0_i_3__1
       (.CI(ARG__0_i_4__1_n_0),
        .CO({ARG__0_i_3__1_n_0,ARG__0_i_3__1_n_1,ARG__0_i_3__1_n_2,ARG__0_i_3__1_n_3}),
        .CYINIT(1'b0),
        .DI({\x_t_reg_n_0_[2][23] ,\x_t_reg_n_0_[2][22] ,\x_t_reg_n_0_[2][21] ,\x_t_reg_n_0_[2][20] }),
        .O({ARG__0_i_3__1_n_4,ARG__0_i_3__1_n_5,ARG__0_i_3__1_n_6,ARG__0_i_3__1_n_7}),
        .S({ARG__0_i_13__1_n_0,ARG__0_i_14__1_n_0,ARG__0_i_15__1_n_0,ARG__0_i_16__1_n_0}));
  CARRY4 ARG__0_i_4__1
       (.CI(1'b0),
        .CO({ARG__0_i_4__1_n_0,ARG__0_i_4__1_n_1,ARG__0_i_4__1_n_2,ARG__0_i_4__1_n_3}),
        .CYINIT(1'b1),
        .DI({\x_t_reg_n_0_[2][19] ,\x_t_reg_n_0_[2][18] ,\x_t_reg_n_0_[2][17] ,\x_t_reg_n_0_[2][16] }),
        .O({ARG__0_i_4__1_n_4,ARG__0_i_4__1_n_5,ARG__0_i_4__1_n_6,ARG__0_i_4__1_n_7}),
        .S({ARG__0_i_17__1_n_0,ARG__0_i_18__0_n_0,ARG__0_i_19__0_n_0,ARG__0_i_20__0_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    ARG__0_i_5__1
       (.I0(\goals_temp_reg[0][15] [31]),
        .O(ARG__0_i_5__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    ARG__0_i_6__1
       (.I0(\goals_temp_reg[0][15] [30]),
        .O(ARG__0_i_6__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    ARG__0_i_7__1
       (.I0(\goals_temp_reg[0][15] [29]),
        .O(ARG__0_i_7__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    ARG__0_i_8__1
       (.I0(\goals_temp_reg[0][15] [28]),
        .O(ARG__0_i_8__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    ARG__0_i_9__1
       (.I0(\goals_temp_reg[0][15] [27]),
        .O(ARG__0_i_9__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    ARG_i_10__1
       (.I0(\goals_temp_reg[0][15] [10]),
        .O(ARG_i_10__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    ARG_i_11__1
       (.I0(\goals_temp_reg[0][15] [9]),
        .O(ARG_i_11__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    ARG_i_12__1
       (.I0(\x_t_reg_n_0_[2][8] ),
        .I1(\goals_temp_reg[0][15] [8]),
        .O(ARG_i_12__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    ARG_i_13__1
       (.I0(\x_t_reg_n_0_[2][7] ),
        .I1(\goals_temp_reg[0][15] [7]),
        .O(ARG_i_13__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    ARG_i_14__1
       (.I0(\x_t_reg_n_0_[2][6] ),
        .I1(\goals_temp_reg[0][15] [6]),
        .O(ARG_i_14__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    ARG_i_15__1
       (.I0(\x_t_reg_n_0_[2][5] ),
        .I1(\goals_temp_reg[0][15] [5]),
        .O(ARG_i_15__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    ARG_i_16__1
       (.I0(\x_t_reg_n_0_[2][4] ),
        .I1(\goals_temp_reg[0][15] [4]),
        .O(ARG_i_16__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    ARG_i_17__0
       (.I0(\x_t_reg_n_0_[2][3] ),
        .I1(\goals_temp_reg[0][15] [3]),
        .O(ARG_i_17__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    ARG_i_18__0
       (.I0(\x_t_reg_n_0_[2][2] ),
        .I1(\goals_temp_reg[0][15] [2]),
        .O(ARG_i_18__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    ARG_i_19__0
       (.I0(\x_t_reg_n_0_[2][1] ),
        .I1(\goals_temp_reg[0][15] [1]),
        .O(ARG_i_19__0_n_0));
  CARRY4 ARG_i_1__0
       (.CI(ARG_i_2__1_n_0),
        .CO({NLW_ARG_i_1__0_CO_UNCONNECTED[3],ARG_i_1__0_n_1,ARG_i_1__0_n_2,ARG_i_1__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(A[15:12]),
        .S({ARG_i_5__1_n_0,ARG_i_6__1_n_0,ARG_i_7__1_n_0,ARG_i_8__1_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    ARG_i_20__0
       (.I0(\x_t_reg_n_0_[2][0] ),
        .I1(\goals_temp_reg[0][15] [0]),
        .O(ARG_i_20__0_n_0));
  CARRY4 ARG_i_2__1
       (.CI(ARG_i_3__1_n_0),
        .CO({ARG_i_2__1_n_0,ARG_i_2__1_n_1,ARG_i_2__1_n_2,ARG_i_2__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\x_t_reg_n_0_[2][8] }),
        .O(A[11:8]),
        .S({ARG_i_9__1_n_0,ARG_i_10__1_n_0,ARG_i_11__1_n_0,ARG_i_12__1_n_0}));
  CARRY4 ARG_i_3__1
       (.CI(ARG_i_4__1_n_0),
        .CO({ARG_i_3__1_n_0,ARG_i_3__1_n_1,ARG_i_3__1_n_2,ARG_i_3__1_n_3}),
        .CYINIT(1'b0),
        .DI({\x_t_reg_n_0_[2][7] ,\x_t_reg_n_0_[2][6] ,\x_t_reg_n_0_[2][5] ,\x_t_reg_n_0_[2][4] }),
        .O(A[7:4]),
        .S({ARG_i_13__1_n_0,ARG_i_14__1_n_0,ARG_i_15__1_n_0,ARG_i_16__1_n_0}));
  CARRY4 ARG_i_4__1
       (.CI(1'b0),
        .CO({ARG_i_4__1_n_0,ARG_i_4__1_n_1,ARG_i_4__1_n_2,ARG_i_4__1_n_3}),
        .CYINIT(1'b1),
        .DI({\x_t_reg_n_0_[2][3] ,\x_t_reg_n_0_[2][2] ,\x_t_reg_n_0_[2][1] ,\x_t_reg_n_0_[2][0] }),
        .O(A[3:0]),
        .S({ARG_i_17__0_n_0,ARG_i_18__0_n_0,ARG_i_19__0_n_0,ARG_i_20__0_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    ARG_i_5__1
       (.I0(\goals_temp_reg[0][15] [15]),
        .O(ARG_i_5__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    ARG_i_6__1
       (.I0(\goals_temp_reg[0][15] [14]),
        .O(ARG_i_6__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    ARG_i_7__1
       (.I0(\goals_temp_reg[0][15] [13]),
        .O(ARG_i_7__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    ARG_i_8__1
       (.I0(\goals_temp_reg[0][15] [12]),
        .O(ARG_i_8__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    ARG_i_9__1
       (.I0(\goals_temp_reg[0][15] [11]),
        .O(ARG_i_9__1_n_0));
  LUT4 #(
    .INIT(16'hFF04)) 
    \State[0]_i_1 
       (.I0(\State[0]_i_2_n_0 ),
        .I1(\State_reg_n_0_[2] ),
        .I2(\State_reg_n_0_[3] ),
        .I3(\State[0]_i_3_n_0 ),
        .O(State[0]));
  LUT6 #(
    .INIT(64'h0411045504000455)) 
    \State[0]_i_1__0 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(done_all),
        .I3(Q[1]),
        .I4(learn),
        .I5(init_ram),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hF0A3FFA300A30FA3)) 
    \State[0]_i_2 
       (.I0(\State[0]_i_4_n_0 ),
        .I1(learn),
        .I2(\State_reg_n_0_[1] ),
        .I3(\State_reg_n_0_[0] ),
        .I4(\State[3]_i_4_n_0 ),
        .I5(\State[3]_i_5_n_0 ),
        .O(\State[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000004F43)) 
    \State[0]_i_3 
       (.I0(\State[2]_i_2__0_n_0 ),
        .I1(\State_reg_n_0_[1] ),
        .I2(\State_reg_n_0_[0] ),
        .I3(\State[0]_i_5_n_0 ),
        .I4(\State_reg_n_0_[3] ),
        .I5(\State_reg_n_0_[2] ),
        .O(\State[0]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT5 #(
    .INIT(32'hFFFFFDFF)) 
    \State[0]_i_4 
       (.I0(\sel_div_reg_n_0_[2] ),
        .I1(\sel_div_reg_n_0_[4] ),
        .I2(\sel_div_reg_n_0_[3] ),
        .I3(\sel_div_reg_n_0_[1] ),
        .I4(\sel_div_reg_n_0_[0] ),
        .O(\State[0]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    \State[0]_i_5 
       (.I0(\sel_div_reg_n_0_[2] ),
        .I1(\sel_div_reg_n_0_[0] ),
        .I2(\sel_div_reg_n_0_[1] ),
        .I3(\sel_div_reg_n_0_[4] ),
        .I4(\sel_div_reg_n_0_[3] ),
        .O(\State[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FF10FFFF)) 
    \State[1]_i_1 
       (.I0(CO),
        .I1(\State_reg[1]_0 ),
        .I2(Q[2]),
        .I3(\State_reg[1]_1 ),
        .I4(init_ram),
        .I5(D[2]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h0000000026A666E6)) 
    \State[1]_i_1__0 
       (.I0(\State_reg_n_0_[1] ),
        .I1(\State_reg_n_0_[0] ),
        .I2(\State_reg_n_0_[2] ),
        .I3(\ind_back_calc[4]_i_3_n_0 ),
        .I4(\State[3]_i_4_n_0 ),
        .I5(\State_reg_n_0_[3] ),
        .O(State[1]));
  LUT5 #(
    .INIT(32'h0000FF80)) 
    \State[2]_i_1__0 
       (.I0(\State_reg_n_0_[1] ),
        .I1(\State_reg_n_0_[0] ),
        .I2(\State[2]_i_2__0_n_0 ),
        .I3(\State_reg_n_0_[2] ),
        .I4(State[3]),
        .O(State[2]));
  LUT6 #(
    .INIT(64'hBBB888B888888888)) 
    \State[2]_i_2 
       (.I0(State1),
        .I1(Q[2]),
        .I2(CLK),
        .I3(Q[0]),
        .I4(done_all),
        .I5(Q[1]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    \State[2]_i_2__0 
       (.I0(ind_for_res_reg[1]),
        .I1(ind_for_res_reg[3]),
        .I2(ind_for_res_reg[4]),
        .I3(ind_for_res_reg[0]),
        .I4(ind_for_res_reg[2]),
        .O(\State[2]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'hDF)) 
    \State[3]_i_1 
       (.I0(\State[3]_i_4_n_0 ),
        .I1(\State_reg_n_0_[2] ),
        .I2(\State_reg_n_0_[0] ),
        .O(\State[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF80008202)) 
    \State[3]_i_2 
       (.I0(\State_reg_n_0_[2] ),
        .I1(\State_reg_n_0_[1] ),
        .I2(\State_reg_n_0_[0] ),
        .I3(\State[3]_i_5_n_0 ),
        .I4(learn),
        .I5(\State_reg_n_0_[3] ),
        .O(State[3]));
  LUT1 #(
    .INIT(2'h1)) 
    \State[3]_i_3 
       (.I0(\current_example_reg[0] ),
        .O(State0));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT5 #(
    .INIT(32'hFFFFFEFF)) 
    \State[3]_i_4 
       (.I0(\sel_div_reg_n_0_[4] ),
        .I1(\sel_div_reg_n_0_[3] ),
        .I2(\sel_div_reg_n_0_[2] ),
        .I3(\sel_div_reg_n_0_[0] ),
        .I4(\sel_div_reg_n_0_[1] ),
        .O(\State[3]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT5 #(
    .INIT(32'h00000004)) 
    \State[3]_i_5 
       (.I0(\ind_back_calc_reg_n_0_[1] ),
        .I1(\sel_div_reg_n_0_[2] ),
        .I2(\ind_back_calc_reg_n_0_[3] ),
        .I3(\ind_back_calc_reg_n_0_[4] ),
        .I4(\State[3]_i_6_n_0 ),
        .O(\State[3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEFF)) 
    \State[3]_i_6 
       (.I0(\ind_back_calc_reg_n_0_[0] ),
        .I1(\ind_back_calc_reg_n_0_[2] ),
        .I2(\sel_div_reg_n_0_[1] ),
        .I3(\sel_div_reg_n_0_[0] ),
        .I4(\sel_div_reg_n_0_[4] ),
        .I5(\sel_div_reg_n_0_[3] ),
        .O(\State[3]_i_6_n_0 ));
  FDCE \State_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\State[3]_i_1_n_0 ),
        .CLR(State0),
        .D(State[0]),
        .Q(\State_reg_n_0_[0] ));
  FDCE \State_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\State[3]_i_1_n_0 ),
        .CLR(State0),
        .D(State[1]),
        .Q(\State_reg_n_0_[1] ));
  FDCE \State_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\State[3]_i_1_n_0 ),
        .CLR(State0),
        .D(State[2]),
        .Q(\State_reg_n_0_[2] ));
  FDCE \State_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\State[3]_i_1_n_0 ),
        .CLR(State0),
        .D(State[3]),
        .Q(\State_reg_n_0_[3] ));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT5 #(
    .INIT(32'hFFEB0028)) 
    \addr[0]_i_1 
       (.I0(ind_for_addr_reg[0]),
        .I1(\State_reg_n_0_[1] ),
        .I2(\State_reg_n_0_[0] ),
        .I3(\State_reg_n_0_[2] ),
        .I4(ind_back_addr_reg[0]),
        .O(\addr[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFEB0028)) 
    \addr[1]_i_1 
       (.I0(ind_for_addr_reg[1]),
        .I1(\State_reg_n_0_[1] ),
        .I2(\State_reg_n_0_[0] ),
        .I3(\State_reg_n_0_[2] ),
        .I4(ind_back_addr_reg[1]),
        .O(\addr[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFEB0028)) 
    \addr[2]_i_1 
       (.I0(ind_for_addr_reg[2]),
        .I1(\State_reg_n_0_[1] ),
        .I2(\State_reg_n_0_[0] ),
        .I3(\State_reg_n_0_[2] ),
        .I4(ind_back_addr_reg[2]),
        .O(\addr[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFEB0028)) 
    \addr[3]_i_1 
       (.I0(\ind_for_addr_reg_n_0_[3] ),
        .I1(\State_reg_n_0_[1] ),
        .I2(\State_reg_n_0_[0] ),
        .I3(\State_reg_n_0_[2] ),
        .I4(ind_back_addr_reg[3]),
        .O(\addr[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2330)) 
    \addr[4]_i_1 
       (.I0(\State_reg_n_0_[2] ),
        .I1(\State_reg_n_0_[3] ),
        .I2(\State_reg_n_0_[0] ),
        .I3(\State_reg_n_0_[1] ),
        .O(\addr[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFEB0028)) 
    \addr[4]_i_2 
       (.I0(\ind_for_addr_reg_n_0_[4] ),
        .I1(\State_reg_n_0_[1] ),
        .I2(\State_reg_n_0_[0] ),
        .I3(\State_reg_n_0_[2] ),
        .I4(ind_back_addr_reg[4]),
        .O(\addr[4]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \addr_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\addr[4]_i_1_n_0 ),
        .D(\addr[0]_i_1_n_0 ),
        .Q(addr[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \addr_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\addr[4]_i_1_n_0 ),
        .D(\addr[1]_i_1_n_0 ),
        .Q(addr[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \addr_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\addr[4]_i_1_n_0 ),
        .D(\addr[2]_i_1_n_0 ),
        .Q(addr[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \addr_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\addr[4]_i_1_n_0 ),
        .D(\addr[3]_i_1_n_0 ),
        .Q(addr[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \addr_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\addr[4]_i_1_n_0 ),
        .D(\addr[4]_i_2_n_0 ),
        .Q(addr[4]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \addr_temp[0]_i_1 
       (.I0(\addr_temp_reg[4]_0 [0]),
        .I1(w_inputs_temp),
        .I2(addr[0]),
        .O(\addr_temp[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \addr_temp[1]_i_1 
       (.I0(\addr_temp_reg[4]_0 [1]),
        .I1(w_inputs_temp),
        .I2(addr[1]),
        .O(\addr_temp[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \addr_temp[2]_i_1 
       (.I0(\addr_temp_reg[4]_0 [2]),
        .I1(w_inputs_temp),
        .I2(addr[2]),
        .O(\addr_temp[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \addr_temp[3]_i_1 
       (.I0(\addr_temp_reg[4]_0 [3]),
        .I1(w_inputs_temp),
        .I2(addr[3]),
        .O(\addr_temp[3]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \addr_temp[4]_i_1 
       (.I0(\addr_temp_reg[4]_0 [4]),
        .I1(w_inputs_temp),
        .I2(addr[4]),
        .O(\addr_temp[4]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \addr_temp_reg[0] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\addr_temp[0]_i_1_n_0 ),
        .Q(\addr_temp_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \addr_temp_reg[1] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\addr_temp[1]_i_1_n_0 ),
        .Q(\addr_temp_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \addr_temp_reg[2] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\addr_temp[2]_i_1_n_0 ),
        .Q(\addr_temp_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \addr_temp_reg[3] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\addr_temp[3]_i_1_n_0 ),
        .Q(\addr_temp_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \addr_temp_reg[4] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\addr_temp[4]_i_1_n_0 ),
        .Q(\addr_temp_reg_n_0_[4] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \all_rez_temp[0]_i_1 
       (.I0(current_y_out[23]),
        .I1(\all_rez_temp_reg[3] [1]),
        .I2(\all_rez_temp_reg[3] [0]),
        .I3(\all_rez_temp_reg[3]_0 ),
        .I4(\all_rez_temp_reg[3]_1 [0]),
        .O(\y_out_reg[23]_3 ));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \all_rez_temp[1]_i_1 
       (.I0(current_y_out[23]),
        .I1(\all_rez_temp_reg[3] [1]),
        .I2(\all_rez_temp_reg[3] [0]),
        .I3(\all_rez_temp_reg[3]_0 ),
        .I4(\all_rez_temp_reg[3]_1 [1]),
        .O(\y_out_reg[23]_2 ));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \all_rez_temp[2]_i_1 
       (.I0(current_y_out[23]),
        .I1(\all_rez_temp_reg[3] [0]),
        .I2(\all_rez_temp_reg[3] [1]),
        .I3(\all_rez_temp_reg[3]_0 ),
        .I4(\all_rez_temp_reg[3]_1 [2]),
        .O(\y_out_reg[23]_1 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \all_rez_temp[3]_i_1 
       (.I0(current_y_out[23]),
        .I1(\all_rez_temp_reg[3] [1]),
        .I2(\all_rez_temp_reg[3] [0]),
        .I3(\all_rez_temp_reg[3]_0 ),
        .I4(\all_rez_temp_reg[3]_1 [3]),
        .O(\y_out_reg[23]_0 ));
  design_1_calculate_backward backward
       (.A(A_0),
        .ARG__0_0({ram_n_288,ram_n_289,ram_n_290,ram_n_291,ram_n_292,ram_n_293,ram_n_294,ram_n_295,ram_n_296,ram_n_297,ram_n_298,ram_n_299,ram_n_300,ram_n_301,ram_n_302,ram_n_303}),
        .ARG__13_0(enable_back_calc_reg_n_0),
        .ARG__1_0(\x_t_reg_n_0_[2][0] ),
        .ARG__1_1(\x_t_reg_n_0_[1][0] ),
        .ARG__1_10(\x_t_reg_n_0_[2][5] ),
        .ARG__1_11(\x_t_reg_n_0_[1][5] ),
        .ARG__1_12(\x_t_reg_n_0_[2][6] ),
        .ARG__1_13(\x_t_reg_n_0_[1][6] ),
        .ARG__1_14(\x_t_reg_n_0_[2][7] ),
        .ARG__1_15(\x_t_reg_n_0_[1][7] ),
        .ARG__1_16(\x_t_reg_n_0_[2][8] ),
        .ARG__1_17(\x_t_reg_n_0_[1][8] ),
        .ARG__1_2(\x_t_reg_n_0_[2][1] ),
        .ARG__1_3(\x_t_reg_n_0_[1][1] ),
        .ARG__1_4(\x_t_reg_n_0_[2][2] ),
        .ARG__1_5(\x_t_reg_n_0_[1][2] ),
        .ARG__1_6(\x_t_reg_n_0_[2][3] ),
        .ARG__1_7(\x_t_reg_n_0_[1][3] ),
        .ARG__1_8(\x_t_reg_n_0_[2][4] ),
        .ARG__1_9(\x_t_reg_n_0_[1][4] ),
        .ARG__3_0(\addr_temp_reg_n_0_[0] ),
        .ARG__4_0({ram_n_304,ram_n_305,ram_n_306,ram_n_307,ram_n_308,ram_n_309,ram_n_310,ram_n_311,ram_n_312,ram_n_313,ram_n_314,ram_n_315,ram_n_316,ram_n_317,ram_n_318,ram_n_319}),
        .ARG__5_0({\x_t_reg_n_0_[0][31] ,\x_t_reg_n_0_[0][30] ,\x_t_reg_n_0_[0][29] ,\x_t_reg_n_0_[0][28] ,\x_t_reg_n_0_[0][27] ,\x_t_reg_n_0_[0][26] ,\x_t_reg_n_0_[0][25] ,\x_t_reg_n_0_[0][24] ,\x_t_reg_n_0_[0][23] ,\x_t_reg_n_0_[0][22] ,\x_t_reg_n_0_[0][21] ,\x_t_reg_n_0_[0][20] ,\x_t_reg_n_0_[0][19] ,\x_t_reg_n_0_[0][18] ,\x_t_reg_n_0_[0][17] ,\x_t_reg_n_0_[0][16] ,\x_t_reg_n_0_[0][15] ,\x_t_reg_n_0_[0][14] ,\x_t_reg_n_0_[0][13] ,\x_t_reg_n_0_[0][12] ,\x_t_reg_n_0_[0][11] ,\x_t_reg_n_0_[0][10] ,\x_t_reg_n_0_[0][9] ,\x_t_reg_n_0_[0][8] ,\x_t_reg_n_0_[0][7] ,\x_t_reg_n_0_[0][6] ,\x_t_reg_n_0_[0][5] ,\x_t_reg_n_0_[0][4] ,\x_t_reg_n_0_[0][3] ,\x_t_reg_n_0_[0][2] ,\x_t_reg_n_0_[0][1] ,\x_t_reg_n_0_[0][0] }),
        .ARG__5_1(\x_t_reg_n_0_[2][16] ),
        .ARG__5_10(\x_t_reg_n_0_[1][20] ),
        .ARG__5_11(\x_t_reg_n_0_[2][21] ),
        .ARG__5_12(\x_t_reg_n_0_[1][21] ),
        .ARG__5_13(\x_t_reg_n_0_[2][22] ),
        .ARG__5_14(\x_t_reg_n_0_[1][22] ),
        .ARG__5_15(\x_t_reg_n_0_[2][23] ),
        .ARG__5_16(\x_t_reg_n_0_[1][23] ),
        .ARG__5_17(\x_t_reg_n_0_[2][24] ),
        .ARG__5_18(\x_t_reg_n_0_[1][24] ),
        .ARG__5_2(\x_t_reg_n_0_[1][16] ),
        .ARG__5_3(\x_t_reg_n_0_[2][17] ),
        .ARG__5_4(\x_t_reg_n_0_[1][17] ),
        .ARG__5_5(\x_t_reg_n_0_[2][18] ),
        .ARG__5_6(\x_t_reg_n_0_[1][18] ),
        .ARG__5_7(\x_t_reg_n_0_[2][19] ),
        .ARG__5_8(\x_t_reg_n_0_[1][19] ),
        .ARG__5_9(\x_t_reg_n_0_[2][20] ),
        .ARG__7_0(ARG__7),
        .B({backward_n_1,backward_n_2,backward_n_3,backward_n_4,backward_n_5,backward_n_6,backward_n_7,backward_n_8,backward_n_9,backward_n_10,backward_n_11,backward_n_12,backward_n_13,backward_n_14,backward_n_15,backward_n_16}),
        .D({backward_n_33,backward_n_34,backward_n_35,backward_n_36,backward_n_37,backward_n_38,backward_n_39,backward_n_40,backward_n_41,backward_n_42,backward_n_43,backward_n_44,backward_n_45,backward_n_46,backward_n_47,backward_n_48,backward_n_49,backward_n_50,backward_n_51,backward_n_52,backward_n_53,backward_n_54,backward_n_55,backward_n_56,backward_n_57,backward_n_58,backward_n_59,backward_n_60,backward_n_61,backward_n_62,backward_n_63,backward_n_64,backward_n_65,backward_n_66,backward_n_67,backward_n_68,backward_n_69,backward_n_70,backward_n_71,backward_n_72,backward_n_73,backward_n_74,backward_n_75,backward_n_76,backward_n_77,backward_n_78,backward_n_79,backward_n_80,backward_n_81,backward_n_82,backward_n_83,backward_n_84,backward_n_85,backward_n_86,backward_n_87,backward_n_88,backward_n_89,backward_n_90,backward_n_91,backward_n_92,backward_n_93,backward_n_94,backward_n_95,backward_n_96}),
        .\NUM_OF_NEURONS_VAR_reg[1]_0 ({backward_n_177,backward_n_178}),
        .Q({\State_reg_n_0_[3] ,\State_reg_n_0_[2] ,\State_reg_n_0_[1] ,\State_reg_n_0_[0] }),
        .S({ram_n_260,ram_n_261,ram_n_262,ram_n_263}),
        .data_out_test({data_out_test[191:176],data_out_test[95:80]}),
        .\delta_out_reg[31]_0 (delta_out),
        .\deltas_reg[0][15]_0 (delta_in),
        .\goals_temp_reg[0][15]_0 (\goals_temp_reg[0][15] ),
        .if_end(if_end),
        .\ind_back_calc_reg[0] ({backward_n_17,backward_n_18,backward_n_19,backward_n_20,backward_n_21,backward_n_22,backward_n_23,backward_n_24,backward_n_25,backward_n_26,backward_n_27,backward_n_28,backward_n_29,backward_n_30,backward_n_31,backward_n_32}),
        .\inputs_before_reg[1][0]_0 ({\ind_back_calc_reg_n_0_[2] ,\ind_back_calc_reg_n_0_[1] ,\ind_back_calc_reg_n_0_[0] }),
        .inputs_in(inputs_in),
        .outputs(outputs),
        .s00_axi_aclk(s00_axi_aclk),
        .w_inputs_pop2(w_inputs_pop2),
        .\w_inputs_pop_reg[0]_i_1_0 ({ram_n_64,ram_n_65,ram_n_66,ram_n_67}),
        .\w_inputs_pop_reg[12]_i_1_0 ({ram_n_172,ram_n_173,ram_n_174,ram_n_175}),
        .\w_inputs_pop_reg[16]_i_1_0 ({ram_n_176,ram_n_177,ram_n_178,ram_n_179}),
        .\w_inputs_pop_reg[20]_i_1_0 ({ram_n_180,ram_n_181,ram_n_182,ram_n_183}),
        .\w_inputs_pop_reg[24]_i_1_0 ({ram_n_184,ram_n_185,ram_n_186,ram_n_187}),
        .\w_inputs_pop_reg[28]_i_1_0 ({ram_n_188,ram_n_189,ram_n_190,ram_n_191}),
        .\w_inputs_pop_reg[4]_i_1_0 ({ram_n_164,ram_n_165,ram_n_166,ram_n_167}),
        .\w_inputs_pop_reg[52]_i_1_0 ({ram_n_264,ram_n_265,ram_n_266,ram_n_267}),
        .\w_inputs_pop_reg[56]_i_1_0 ({ram_n_268,ram_n_269,ram_n_270,ram_n_271}),
        .\w_inputs_pop_reg[60]_i_1_0 ({ram_n_240,ram_n_241,ram_n_242,ram_n_243}),
        .\w_inputs_pop_reg[64]_i_1 ({ram_n_204,ram_n_205,ram_n_206,ram_n_207}),
        .\w_inputs_pop_reg[68]_i_1 ({ram_n_200,ram_n_201,ram_n_202,ram_n_203}),
        .\w_inputs_pop_reg[72]_i_1 ({ram_n_196,ram_n_197,ram_n_198,ram_n_199}),
        .\w_inputs_pop_reg[76]_i_1 ({ram_n_192,ram_n_193,ram_n_194,ram_n_195}),
        .\w_inputs_pop_reg[8]_i_1_0 ({ram_n_168,ram_n_169,ram_n_170,ram_n_171}),
        .\w_inputs_temp_reg[16] (num_of_before),
        .\w_vector_reg[1][0]_0 (if_end_reg_n_0),
        .weights_update(weights_update),
        .weights_update__0(weights_update__0));
  LUT5 #(
    .INIT(32'h00040000)) 
    \current_example[4]_i_2 
       (.I0(\current_example_reg[0] ),
        .I1(done_all),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[1]),
        .O(E));
  FDRE #(
    .INIT(1'b0)) 
    \delta_in_reg[0] 
       (.C(s00_axi_aclk),
        .CE(if_end),
        .D(delta_out[0]),
        .Q(delta_in[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \delta_in_reg[10] 
       (.C(s00_axi_aclk),
        .CE(if_end),
        .D(delta_out[10]),
        .Q(delta_in[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \delta_in_reg[11] 
       (.C(s00_axi_aclk),
        .CE(if_end),
        .D(delta_out[11]),
        .Q(delta_in[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \delta_in_reg[12] 
       (.C(s00_axi_aclk),
        .CE(if_end),
        .D(delta_out[12]),
        .Q(delta_in[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \delta_in_reg[13] 
       (.C(s00_axi_aclk),
        .CE(if_end),
        .D(delta_out[13]),
        .Q(delta_in[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \delta_in_reg[14] 
       (.C(s00_axi_aclk),
        .CE(if_end),
        .D(delta_out[14]),
        .Q(delta_in[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \delta_in_reg[15] 
       (.C(s00_axi_aclk),
        .CE(if_end),
        .D(delta_out[15]),
        .Q(delta_in[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \delta_in_reg[16] 
       (.C(s00_axi_aclk),
        .CE(if_end),
        .D(delta_out[16]),
        .Q(delta_in[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \delta_in_reg[17] 
       (.C(s00_axi_aclk),
        .CE(if_end),
        .D(delta_out[17]),
        .Q(delta_in[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \delta_in_reg[18] 
       (.C(s00_axi_aclk),
        .CE(if_end),
        .D(delta_out[18]),
        .Q(delta_in[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \delta_in_reg[19] 
       (.C(s00_axi_aclk),
        .CE(if_end),
        .D(delta_out[19]),
        .Q(delta_in[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \delta_in_reg[1] 
       (.C(s00_axi_aclk),
        .CE(if_end),
        .D(delta_out[1]),
        .Q(delta_in[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \delta_in_reg[20] 
       (.C(s00_axi_aclk),
        .CE(if_end),
        .D(delta_out[20]),
        .Q(delta_in[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \delta_in_reg[21] 
       (.C(s00_axi_aclk),
        .CE(if_end),
        .D(delta_out[21]),
        .Q(delta_in[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \delta_in_reg[22] 
       (.C(s00_axi_aclk),
        .CE(if_end),
        .D(delta_out[22]),
        .Q(delta_in[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \delta_in_reg[23] 
       (.C(s00_axi_aclk),
        .CE(if_end),
        .D(delta_out[23]),
        .Q(delta_in[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \delta_in_reg[24] 
       (.C(s00_axi_aclk),
        .CE(if_end),
        .D(delta_out[24]),
        .Q(delta_in[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \delta_in_reg[25] 
       (.C(s00_axi_aclk),
        .CE(if_end),
        .D(delta_out[25]),
        .Q(delta_in[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \delta_in_reg[26] 
       (.C(s00_axi_aclk),
        .CE(if_end),
        .D(delta_out[26]),
        .Q(delta_in[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \delta_in_reg[27] 
       (.C(s00_axi_aclk),
        .CE(if_end),
        .D(delta_out[27]),
        .Q(delta_in[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \delta_in_reg[28] 
       (.C(s00_axi_aclk),
        .CE(if_end),
        .D(delta_out[28]),
        .Q(delta_in[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \delta_in_reg[29] 
       (.C(s00_axi_aclk),
        .CE(if_end),
        .D(delta_out[29]),
        .Q(delta_in[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \delta_in_reg[2] 
       (.C(s00_axi_aclk),
        .CE(if_end),
        .D(delta_out[2]),
        .Q(delta_in[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \delta_in_reg[30] 
       (.C(s00_axi_aclk),
        .CE(if_end),
        .D(delta_out[30]),
        .Q(delta_in[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \delta_in_reg[31] 
       (.C(s00_axi_aclk),
        .CE(if_end),
        .D(delta_out[31]),
        .Q(delta_in[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \delta_in_reg[3] 
       (.C(s00_axi_aclk),
        .CE(if_end),
        .D(delta_out[3]),
        .Q(delta_in[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \delta_in_reg[4] 
       (.C(s00_axi_aclk),
        .CE(if_end),
        .D(delta_out[4]),
        .Q(delta_in[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \delta_in_reg[5] 
       (.C(s00_axi_aclk),
        .CE(if_end),
        .D(delta_out[5]),
        .Q(delta_in[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \delta_in_reg[6] 
       (.C(s00_axi_aclk),
        .CE(if_end),
        .D(delta_out[6]),
        .Q(delta_in[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \delta_in_reg[7] 
       (.C(s00_axi_aclk),
        .CE(if_end),
        .D(delta_out[7]),
        .Q(delta_in[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \delta_in_reg[8] 
       (.C(s00_axi_aclk),
        .CE(if_end),
        .D(delta_out[8]),
        .Q(delta_in[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \delta_in_reg[9] 
       (.C(s00_axi_aclk),
        .CE(if_end),
        .D(delta_out[9]),
        .Q(delta_in[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    done_all_i_1
       (.I0(\State_reg_n_0_[1] ),
        .I1(\State_reg_n_0_[0] ),
        .I2(\State_reg_n_0_[3] ),
        .I3(\State_reg_n_0_[2] ),
        .O(done_all_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    done_all_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(done_all_i_1_n_0),
        .Q(done_all),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0020)) 
    enable_back_calc_i_1
       (.I0(\State_reg_n_0_[2] ),
        .I1(\State_reg_n_0_[0] ),
        .I2(\State_reg_n_0_[1] ),
        .I3(\State_reg_n_0_[3] ),
        .O(enable_back_calc_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    enable_back_calc_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(enable_back_calc_i_1_n_0),
        .Q(enable_back_calc_reg_n_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    enable_for_calc_i_1
       (.I0(\State_reg_n_0_[0] ),
        .I1(\State_reg_n_0_[1] ),
        .I2(\State_reg_n_0_[3] ),
        .I3(\State_reg_n_0_[2] ),
        .O(enable_for_calc_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    enable_for_calc_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(enable_for_calc_i_1_n_0),
        .Q(enable_for_calc_reg_n_0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00F00010)) 
    enable_temp_i_1
       (.I0(current_goals),
        .I1(done_all),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(Q[0]),
        .O(done_all_reg_0));
  design_1_calculate_forward forward
       (.ARG__2_0(enable_for_calc_reg_n_0),
        .D({\x_t[0]_29 [24:16],\x_t[0]_29 [8:0]}),
        .Q(ind_for_addr_reg),
        .Y({Y[24:16],Y[8:0]}),
        .data_out(data_out),
        .s00_axi_aclk(s00_axi_aclk),
        .\x_s_reg[0][0]_0 (\x_t_reg_n_0_[2][16] ),
        .\x_s_reg[0][0]_1 (\x_t_reg_n_0_[1][16] ),
        .\x_s_reg[0][15]_0 ({\x_t_reg_n_0_[0][31] ,\x_t_reg_n_0_[0][30] ,\x_t_reg_n_0_[0][29] ,\x_t_reg_n_0_[0][28] ,\x_t_reg_n_0_[0][27] ,\x_t_reg_n_0_[0][26] ,\x_t_reg_n_0_[0][25] ,\x_t_reg_n_0_[0][24] ,\x_t_reg_n_0_[0][23] ,\x_t_reg_n_0_[0][22] ,\x_t_reg_n_0_[0][21] ,\x_t_reg_n_0_[0][20] ,\x_t_reg_n_0_[0][19] ,\x_t_reg_n_0_[0][18] ,\x_t_reg_n_0_[0][17] ,\x_t_reg_n_0_[0][16] ,\x_t_reg_n_0_[0][15] ,\x_t_reg_n_0_[0][14] ,\x_t_reg_n_0_[0][13] ,\x_t_reg_n_0_[0][12] ,\x_t_reg_n_0_[0][11] ,\x_t_reg_n_0_[0][10] ,\x_t_reg_n_0_[0][9] ,\x_t_reg_n_0_[0][8] ,\x_t_reg_n_0_[0][7] ,\x_t_reg_n_0_[0][6] ,\x_t_reg_n_0_[0][5] ,\x_t_reg_n_0_[0][4] ,\x_t_reg_n_0_[0][3] ,\x_t_reg_n_0_[0][2] ,\x_t_reg_n_0_[0][1] ,\x_t_reg_n_0_[0][0] }),
        .\x_s_reg[0][1]_0 (\x_t_reg_n_0_[2][17] ),
        .\x_s_reg[0][1]_1 (\x_t_reg_n_0_[1][17] ),
        .\x_s_reg[0][2]_0 (\x_t_reg_n_0_[2][18] ),
        .\x_s_reg[0][2]_1 (\x_t_reg_n_0_[1][18] ),
        .\x_s_reg[0][3]_0 (\x_t_reg_n_0_[2][19] ),
        .\x_s_reg[0][3]_1 (\x_t_reg_n_0_[1][19] ),
        .\x_s_reg[0][4]_0 (\x_t_reg_n_0_[2][20] ),
        .\x_s_reg[0][4]_1 (\x_t_reg_n_0_[1][20] ),
        .\x_s_reg[0][5]_0 (\x_t_reg_n_0_[2][21] ),
        .\x_s_reg[0][5]_1 (\x_t_reg_n_0_[1][21] ),
        .\x_s_reg[0][6]_0 (\x_t_reg_n_0_[2][22] ),
        .\x_s_reg[0][6]_1 (\x_t_reg_n_0_[1][22] ),
        .\x_s_reg[0][7]_0 (\x_t_reg_n_0_[2][23] ),
        .\x_s_reg[0][7]_1 (\x_t_reg_n_0_[1][23] ),
        .\x_s_reg[0][8]_0 (\x_t_reg_n_0_[2][24] ),
        .\x_s_reg[0][8]_1 (\x_t_reg_n_0_[1][24] ),
        .\x_s_reg[1][0]_0 (\x_t_reg_n_0_[2][0] ),
        .\x_s_reg[1][0]_1 (\x_t_reg_n_0_[1][0] ),
        .\x_s_reg[1][1]_0 (\x_t_reg_n_0_[2][1] ),
        .\x_s_reg[1][1]_1 (\x_t_reg_n_0_[1][1] ),
        .\x_s_reg[1][2]_0 (\x_t_reg_n_0_[2][2] ),
        .\x_s_reg[1][2]_1 (\x_t_reg_n_0_[1][2] ),
        .\x_s_reg[1][3]_0 (\x_t_reg_n_0_[2][3] ),
        .\x_s_reg[1][3]_1 (\x_t_reg_n_0_[1][3] ),
        .\x_s_reg[1][4]_0 (\x_t_reg_n_0_[2][4] ),
        .\x_s_reg[1][4]_1 (\x_t_reg_n_0_[1][4] ),
        .\x_s_reg[1][5]_0 (\x_t_reg_n_0_[2][5] ),
        .\x_s_reg[1][5]_1 (\x_t_reg_n_0_[1][5] ),
        .\x_s_reg[1][6]_0 (\x_t_reg_n_0_[2][6] ),
        .\x_s_reg[1][6]_1 (\x_t_reg_n_0_[1][6] ),
        .\x_s_reg[1][7]_0 (\x_t_reg_n_0_[2][7] ),
        .\x_s_reg[1][7]_1 (\x_t_reg_n_0_[1][7] ),
        .\x_s_reg[1][8]_0 (\x_t_reg_n_0_[2][8] ),
        .\x_s_reg[1][8]_1 (\x_t_reg_n_0_[1][8] ),
        .\x_t[2]1 (\x_t[2]1 ),
        .\x_t_reg[0][24] ({\x_t_reg[0][31]_0 [24:16],\x_t_reg[0][31]_0 [8:0]}),
        .\x_t_reg[0][8] (\x_t[2][24]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA00030000)) 
    if_end_i_1
       (.I0(if_end_reg_n_0),
        .I1(\ind_back_calc_reg_n_0_[1] ),
        .I2(\ind_back_calc_reg_n_0_[2] ),
        .I3(if_end_i_2_n_0),
        .I4(\ind_back_calc_reg_n_0_[0] ),
        .I5(if_end_i_3_n_0),
        .O(if_end_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT2 #(
    .INIT(4'hE)) 
    if_end_i_2
       (.I0(\ind_back_calc_reg_n_0_[3] ),
        .I1(\ind_back_calc_reg_n_0_[4] ),
        .O(if_end_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT4 #(
    .INIT(16'hEFFF)) 
    if_end_i_3
       (.I0(\State_reg_n_0_[3] ),
        .I1(\State_reg_n_0_[1] ),
        .I2(\State_reg_n_0_[2] ),
        .I3(\State_reg_n_0_[0] ),
        .O(if_end_i_3_n_0));
  FDRE #(
    .INIT(1'b1)) 
    if_end_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(if_end_i_1_n_0),
        .Q(if_end_reg_n_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000020000000)) 
    \ind_back_addr[4]_i_1 
       (.I0(\State_reg_n_0_[1] ),
        .I1(\State_reg_n_0_[3] ),
        .I2(\State_reg_n_0_[2] ),
        .I3(\State_reg_n_0_[0] ),
        .I4(\ind_back_addr[4]_i_2_n_0 ),
        .I5(if_end_reg_n_0),
        .O(\ind_back_addr[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \ind_back_addr[4]_i_2 
       (.I0(\sel_div_reg_n_0_[4] ),
        .I1(\sel_div_reg_n_0_[3] ),
        .I2(\sel_div_reg_n_0_[2] ),
        .I3(\sel_div_reg_n_0_[1] ),
        .I4(\sel_div_reg_n_0_[0] ),
        .O(\ind_back_addr[4]_i_2_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \ind_back_addr_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\ind_back_addr[4]_i_1_n_0 ),
        .D(ind_back_addr0[0]),
        .Q(ind_back_addr_reg[0]),
        .S(w_inputs_temp));
  FDRE #(
    .INIT(1'b0)) 
    \ind_back_addr_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\ind_back_addr[4]_i_1_n_0 ),
        .D(\ind_back_calc[1]_i_1_n_0 ),
        .Q(ind_back_addr_reg[1]),
        .R(w_inputs_temp));
  FDRE #(
    .INIT(1'b0)) 
    \ind_back_addr_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\ind_back_addr[4]_i_1_n_0 ),
        .D(ind_back_addr0[2]),
        .Q(ind_back_addr_reg[2]),
        .R(w_inputs_temp));
  FDRE #(
    .INIT(1'b0)) 
    \ind_back_addr_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\ind_back_addr[4]_i_1_n_0 ),
        .D(ind_back_addr0[3]),
        .Q(ind_back_addr_reg[3]),
        .R(w_inputs_temp));
  FDRE #(
    .INIT(1'b0)) 
    \ind_back_addr_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\ind_back_addr[4]_i_1_n_0 ),
        .D(ind_back_addr0[4]),
        .Q(ind_back_addr_reg[4]),
        .R(w_inputs_temp));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \ind_back_calc[0]_i_1 
       (.I0(ind_back_addr_reg[0]),
        .O(ind_back_addr0[0]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \ind_back_calc[1]_i_1 
       (.I0(ind_back_addr_reg[1]),
        .I1(ind_back_addr_reg[0]),
        .O(\ind_back_calc[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hA9)) 
    \ind_back_calc[2]_i_1 
       (.I0(ind_back_addr_reg[2]),
        .I1(ind_back_addr_reg[0]),
        .I2(ind_back_addr_reg[1]),
        .O(ind_back_addr0[2]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT4 #(
    .INIT(16'hAAA9)) 
    \ind_back_calc[3]_i_1 
       (.I0(ind_back_addr_reg[3]),
        .I1(ind_back_addr_reg[2]),
        .I2(ind_back_addr_reg[1]),
        .I3(ind_back_addr_reg[0]),
        .O(ind_back_addr0[3]));
  LUT5 #(
    .INIT(32'h00800000)) 
    \ind_back_calc[4]_i_1 
       (.I0(\ind_back_calc[4]_i_3_n_0 ),
        .I1(\State_reg_n_0_[0] ),
        .I2(\State_reg_n_0_[2] ),
        .I3(\State_reg_n_0_[3] ),
        .I4(\State_reg_n_0_[1] ),
        .O(\ind_back_calc[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT5 #(
    .INIT(32'hAAAAAAA9)) 
    \ind_back_calc[4]_i_2 
       (.I0(ind_back_addr_reg[4]),
        .I1(ind_back_addr_reg[3]),
        .I2(ind_back_addr_reg[0]),
        .I3(ind_back_addr_reg[1]),
        .I4(ind_back_addr_reg[2]),
        .O(ind_back_addr0[4]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT5 #(
    .INIT(32'h00000020)) 
    \ind_back_calc[4]_i_3 
       (.I0(\sel_div_reg_n_0_[0] ),
        .I1(\sel_div_reg_n_0_[1] ),
        .I2(\sel_div_reg_n_0_[2] ),
        .I3(\sel_div_reg_n_0_[4] ),
        .I4(\sel_div_reg_n_0_[3] ),
        .O(\ind_back_calc[4]_i_3_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \ind_back_calc_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\ind_back_calc[4]_i_1_n_0 ),
        .D(ind_back_addr0[0]),
        .Q(\ind_back_calc_reg_n_0_[0] ),
        .S(w_inputs_temp));
  FDRE #(
    .INIT(1'b0)) 
    \ind_back_calc_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\ind_back_calc[4]_i_1_n_0 ),
        .D(\ind_back_calc[1]_i_1_n_0 ),
        .Q(\ind_back_calc_reg_n_0_[1] ),
        .R(w_inputs_temp));
  FDRE #(
    .INIT(1'b0)) 
    \ind_back_calc_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\ind_back_calc[4]_i_1_n_0 ),
        .D(ind_back_addr0[2]),
        .Q(\ind_back_calc_reg_n_0_[2] ),
        .R(w_inputs_temp));
  FDRE #(
    .INIT(1'b0)) 
    \ind_back_calc_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\ind_back_calc[4]_i_1_n_0 ),
        .D(ind_back_addr0[3]),
        .Q(\ind_back_calc_reg_n_0_[3] ),
        .R(w_inputs_temp));
  FDRE #(
    .INIT(1'b0)) 
    \ind_back_calc_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\ind_back_calc[4]_i_1_n_0 ),
        .D(ind_back_addr0[4]),
        .Q(\ind_back_calc_reg_n_0_[4] ),
        .R(w_inputs_temp));
  LUT1 #(
    .INIT(2'h1)) 
    \ind_for_addr[0]_i_1 
       (.I0(ind_for_addr_reg[0]),
        .O(p_0_in__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \ind_for_addr[1]_i_1 
       (.I0(ind_for_addr_reg[0]),
        .I1(ind_for_addr_reg[1]),
        .O(p_0_in__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \ind_for_addr[2]_i_1 
       (.I0(ind_for_addr_reg[2]),
        .I1(ind_for_addr_reg[1]),
        .I2(ind_for_addr_reg[0]),
        .O(p_0_in__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \ind_for_addr[3]_i_1 
       (.I0(\ind_for_addr_reg_n_0_[3] ),
        .I1(ind_for_addr_reg[0]),
        .I2(ind_for_addr_reg[1]),
        .I3(ind_for_addr_reg[2]),
        .O(p_0_in__0[3]));
  LUT1 #(
    .INIT(2'h1)) 
    \ind_for_addr[4]_i_1 
       (.I0(\x_t[2][24]_i_4_n_0 ),
        .O(\x_t[2]115_out ));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \ind_for_addr[4]_i_2 
       (.I0(\ind_for_addr_reg_n_0_[4] ),
        .I1(ind_for_addr_reg[2]),
        .I2(ind_for_addr_reg[1]),
        .I3(ind_for_addr_reg[0]),
        .I4(\ind_for_addr_reg_n_0_[3] ),
        .O(p_0_in__0[4]));
  FDRE #(
    .INIT(1'b0)) 
    \ind_for_addr_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\x_t[2]115_out ),
        .D(p_0_in__0[0]),
        .Q(ind_for_addr_reg[0]),
        .R(w_inputs_temp));
  FDRE #(
    .INIT(1'b0)) 
    \ind_for_addr_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\x_t[2]115_out ),
        .D(p_0_in__0[1]),
        .Q(ind_for_addr_reg[1]),
        .R(w_inputs_temp));
  FDRE #(
    .INIT(1'b0)) 
    \ind_for_addr_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\x_t[2]115_out ),
        .D(p_0_in__0[2]),
        .Q(ind_for_addr_reg[2]),
        .R(w_inputs_temp));
  FDRE #(
    .INIT(1'b0)) 
    \ind_for_addr_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\x_t[2]115_out ),
        .D(p_0_in__0[3]),
        .Q(\ind_for_addr_reg_n_0_[3] ),
        .R(w_inputs_temp));
  FDRE #(
    .INIT(1'b0)) 
    \ind_for_addr_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\x_t[2]115_out ),
        .D(p_0_in__0[4]),
        .Q(\ind_for_addr_reg_n_0_[4] ),
        .R(w_inputs_temp));
  LUT1 #(
    .INIT(2'h1)) 
    \ind_for_res[0]_i_1 
       (.I0(ind_for_res_reg[0]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \ind_for_res[1]_i_1 
       (.I0(ind_for_res_reg[0]),
        .I1(ind_for_res_reg[1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \ind_for_res[2]_i_1 
       (.I0(ind_for_res_reg[2]),
        .I1(ind_for_res_reg[1]),
        .I2(ind_for_res_reg[0]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \ind_for_res[3]_i_1 
       (.I0(ind_for_res_reg[3]),
        .I1(ind_for_res_reg[0]),
        .I2(ind_for_res_reg[1]),
        .I3(ind_for_res_reg[2]),
        .O(p_0_in[3]));
  LUT5 #(
    .INIT(32'h00000004)) 
    \ind_for_res[4]_i_1 
       (.I0(\State_reg_n_0_[1] ),
        .I1(\State_reg_n_0_[0] ),
        .I2(\State[3]_i_4_n_0 ),
        .I3(\State_reg_n_0_[2] ),
        .I4(\State_reg_n_0_[3] ),
        .O(ind_for_res0));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \ind_for_res[4]_i_2 
       (.I0(ind_for_res_reg[4]),
        .I1(ind_for_res_reg[2]),
        .I2(ind_for_res_reg[1]),
        .I3(ind_for_res_reg[0]),
        .I4(ind_for_res_reg[3]),
        .O(p_0_in[4]));
  FDRE #(
    .INIT(1'b0)) 
    \ind_for_res_reg[0] 
       (.C(s00_axi_aclk),
        .CE(ind_for_res0),
        .D(p_0_in[0]),
        .Q(ind_for_res_reg[0]),
        .R(w_inputs_temp));
  FDRE #(
    .INIT(1'b0)) 
    \ind_for_res_reg[1] 
       (.C(s00_axi_aclk),
        .CE(ind_for_res0),
        .D(p_0_in[1]),
        .Q(ind_for_res_reg[1]),
        .R(w_inputs_temp));
  FDRE #(
    .INIT(1'b0)) 
    \ind_for_res_reg[2] 
       (.C(s00_axi_aclk),
        .CE(ind_for_res0),
        .D(p_0_in[2]),
        .Q(ind_for_res_reg[2]),
        .R(w_inputs_temp));
  FDRE #(
    .INIT(1'b0)) 
    \ind_for_res_reg[3] 
       (.C(s00_axi_aclk),
        .CE(ind_for_res0),
        .D(p_0_in[3]),
        .Q(ind_for_res_reg[3]),
        .R(w_inputs_temp));
  FDRE #(
    .INIT(1'b0)) 
    \ind_for_res_reg[4] 
       (.C(s00_axi_aclk),
        .CE(ind_for_res0),
        .D(p_0_in[4]),
        .Q(ind_for_res_reg[4]),
        .R(w_inputs_temp));
  LUT5 #(
    .INIT(32'h0FAC00AC)) 
    \inputs_in[0]_i_1 
       (.I0(\x_t_reg_n_0_[2][0] ),
        .I1(\x_t_reg_n_0_[0][0] ),
        .I2(\ind_back_calc_reg_n_0_[1] ),
        .I3(\ind_back_calc_reg_n_0_[0] ),
        .I4(\x_t_reg_n_0_[1][0] ),
        .O(\inputs_in[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \inputs_in[10]_i_1 
       (.I0(\ind_back_calc_reg_n_0_[0] ),
        .I1(\ind_back_calc_reg_n_0_[1] ),
        .I2(\x_t_reg_n_0_[0][10] ),
        .O(\inputs_in[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \inputs_in[11]_i_1 
       (.I0(\ind_back_calc_reg_n_0_[0] ),
        .I1(\ind_back_calc_reg_n_0_[1] ),
        .I2(\x_t_reg_n_0_[0][11] ),
        .O(\inputs_in[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \inputs_in[12]_i_1 
       (.I0(\ind_back_calc_reg_n_0_[0] ),
        .I1(\ind_back_calc_reg_n_0_[1] ),
        .I2(\x_t_reg_n_0_[0][12] ),
        .O(\inputs_in[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \inputs_in[13]_i_1 
       (.I0(\ind_back_calc_reg_n_0_[0] ),
        .I1(\ind_back_calc_reg_n_0_[1] ),
        .I2(\x_t_reg_n_0_[0][13] ),
        .O(\inputs_in[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \inputs_in[14]_i_1 
       (.I0(\ind_back_calc_reg_n_0_[0] ),
        .I1(\ind_back_calc_reg_n_0_[1] ),
        .I2(\x_t_reg_n_0_[0][14] ),
        .O(\inputs_in[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \inputs_in[15]_i_1 
       (.I0(\ind_back_calc_reg_n_0_[0] ),
        .I1(\ind_back_calc_reg_n_0_[1] ),
        .I2(\x_t_reg_n_0_[0][15] ),
        .O(\inputs_in[15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0FAC00AC)) 
    \inputs_in[16]_i_1 
       (.I0(\x_t_reg_n_0_[2][16] ),
        .I1(\x_t_reg_n_0_[0][16] ),
        .I2(\ind_back_calc_reg_n_0_[1] ),
        .I3(\ind_back_calc_reg_n_0_[0] ),
        .I4(\x_t_reg_n_0_[1][16] ),
        .O(\inputs_in[16]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0FAC00AC)) 
    \inputs_in[17]_i_1 
       (.I0(\x_t_reg_n_0_[2][17] ),
        .I1(\x_t_reg_n_0_[0][17] ),
        .I2(\ind_back_calc_reg_n_0_[1] ),
        .I3(\ind_back_calc_reg_n_0_[0] ),
        .I4(\x_t_reg_n_0_[1][17] ),
        .O(\inputs_in[17]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0FAC00AC)) 
    \inputs_in[18]_i_1 
       (.I0(\x_t_reg_n_0_[2][18] ),
        .I1(\x_t_reg_n_0_[0][18] ),
        .I2(\ind_back_calc_reg_n_0_[1] ),
        .I3(\ind_back_calc_reg_n_0_[0] ),
        .I4(\x_t_reg_n_0_[1][18] ),
        .O(\inputs_in[18]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0FAC00AC)) 
    \inputs_in[19]_i_1 
       (.I0(\x_t_reg_n_0_[2][19] ),
        .I1(\x_t_reg_n_0_[0][19] ),
        .I2(\ind_back_calc_reg_n_0_[1] ),
        .I3(\ind_back_calc_reg_n_0_[0] ),
        .I4(\x_t_reg_n_0_[1][19] ),
        .O(\inputs_in[19]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0FAC00AC)) 
    \inputs_in[1]_i_1 
       (.I0(\x_t_reg_n_0_[2][1] ),
        .I1(\x_t_reg_n_0_[0][1] ),
        .I2(\ind_back_calc_reg_n_0_[1] ),
        .I3(\ind_back_calc_reg_n_0_[0] ),
        .I4(\x_t_reg_n_0_[1][1] ),
        .O(\inputs_in[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0FAC00AC)) 
    \inputs_in[20]_i_1 
       (.I0(\x_t_reg_n_0_[2][20] ),
        .I1(\x_t_reg_n_0_[0][20] ),
        .I2(\ind_back_calc_reg_n_0_[1] ),
        .I3(\ind_back_calc_reg_n_0_[0] ),
        .I4(\x_t_reg_n_0_[1][20] ),
        .O(\inputs_in[20]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0FAC00AC)) 
    \inputs_in[21]_i_1 
       (.I0(\x_t_reg_n_0_[2][21] ),
        .I1(\x_t_reg_n_0_[0][21] ),
        .I2(\ind_back_calc_reg_n_0_[1] ),
        .I3(\ind_back_calc_reg_n_0_[0] ),
        .I4(\x_t_reg_n_0_[1][21] ),
        .O(\inputs_in[21]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0FAC00AC)) 
    \inputs_in[22]_i_1 
       (.I0(\x_t_reg_n_0_[2][22] ),
        .I1(\x_t_reg_n_0_[0][22] ),
        .I2(\ind_back_calc_reg_n_0_[1] ),
        .I3(\ind_back_calc_reg_n_0_[0] ),
        .I4(\x_t_reg_n_0_[1][22] ),
        .O(\inputs_in[22]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0FAC00AC)) 
    \inputs_in[23]_i_1 
       (.I0(\x_t_reg_n_0_[2][23] ),
        .I1(\x_t_reg_n_0_[0][23] ),
        .I2(\ind_back_calc_reg_n_0_[1] ),
        .I3(\ind_back_calc_reg_n_0_[0] ),
        .I4(\x_t_reg_n_0_[1][23] ),
        .O(\inputs_in[23]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0FAC00AC)) 
    \inputs_in[24]_i_1 
       (.I0(\x_t_reg_n_0_[2][24] ),
        .I1(\x_t_reg_n_0_[0][24] ),
        .I2(\ind_back_calc_reg_n_0_[1] ),
        .I3(\ind_back_calc_reg_n_0_[0] ),
        .I4(\x_t_reg_n_0_[1][24] ),
        .O(\inputs_in[24]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \inputs_in[25]_i_1 
       (.I0(\ind_back_calc_reg_n_0_[0] ),
        .I1(\ind_back_calc_reg_n_0_[1] ),
        .I2(\x_t_reg_n_0_[0][25] ),
        .O(\inputs_in[25]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \inputs_in[26]_i_1 
       (.I0(\ind_back_calc_reg_n_0_[0] ),
        .I1(\ind_back_calc_reg_n_0_[1] ),
        .I2(\x_t_reg_n_0_[0][26] ),
        .O(\inputs_in[26]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \inputs_in[27]_i_1 
       (.I0(\ind_back_calc_reg_n_0_[0] ),
        .I1(\ind_back_calc_reg_n_0_[1] ),
        .I2(\x_t_reg_n_0_[0][27] ),
        .O(\inputs_in[27]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \inputs_in[28]_i_1 
       (.I0(\ind_back_calc_reg_n_0_[0] ),
        .I1(\ind_back_calc_reg_n_0_[1] ),
        .I2(\x_t_reg_n_0_[0][28] ),
        .O(\inputs_in[28]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \inputs_in[29]_i_1 
       (.I0(\ind_back_calc_reg_n_0_[0] ),
        .I1(\ind_back_calc_reg_n_0_[1] ),
        .I2(\x_t_reg_n_0_[0][29] ),
        .O(\inputs_in[29]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0FAC00AC)) 
    \inputs_in[2]_i_1 
       (.I0(\x_t_reg_n_0_[2][2] ),
        .I1(\x_t_reg_n_0_[0][2] ),
        .I2(\ind_back_calc_reg_n_0_[1] ),
        .I3(\ind_back_calc_reg_n_0_[0] ),
        .I4(\x_t_reg_n_0_[1][2] ),
        .O(\inputs_in[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \inputs_in[30]_i_1 
       (.I0(\ind_back_calc_reg_n_0_[0] ),
        .I1(\ind_back_calc_reg_n_0_[1] ),
        .I2(\x_t_reg_n_0_[0][30] ),
        .O(\inputs_in[30]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \inputs_in[31]_i_1 
       (.I0(\ind_back_calc_reg_n_0_[0] ),
        .I1(\ind_back_calc_reg_n_0_[1] ),
        .I2(\x_t_reg_n_0_[0][31] ),
        .O(\inputs_in[31]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0FAC00AC)) 
    \inputs_in[3]_i_1 
       (.I0(\x_t_reg_n_0_[2][3] ),
        .I1(\x_t_reg_n_0_[0][3] ),
        .I2(\ind_back_calc_reg_n_0_[1] ),
        .I3(\ind_back_calc_reg_n_0_[0] ),
        .I4(\x_t_reg_n_0_[1][3] ),
        .O(\inputs_in[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0FAC00AC)) 
    \inputs_in[4]_i_1 
       (.I0(\x_t_reg_n_0_[2][4] ),
        .I1(\x_t_reg_n_0_[0][4] ),
        .I2(\ind_back_calc_reg_n_0_[1] ),
        .I3(\ind_back_calc_reg_n_0_[0] ),
        .I4(\x_t_reg_n_0_[1][4] ),
        .O(\inputs_in[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0FAC00AC)) 
    \inputs_in[5]_i_1 
       (.I0(\x_t_reg_n_0_[2][5] ),
        .I1(\x_t_reg_n_0_[0][5] ),
        .I2(\ind_back_calc_reg_n_0_[1] ),
        .I3(\ind_back_calc_reg_n_0_[0] ),
        .I4(\x_t_reg_n_0_[1][5] ),
        .O(\inputs_in[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0FAC00AC)) 
    \inputs_in[6]_i_1 
       (.I0(\x_t_reg_n_0_[2][6] ),
        .I1(\x_t_reg_n_0_[0][6] ),
        .I2(\ind_back_calc_reg_n_0_[1] ),
        .I3(\ind_back_calc_reg_n_0_[0] ),
        .I4(\x_t_reg_n_0_[1][6] ),
        .O(\inputs_in[6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0FAC00AC)) 
    \inputs_in[7]_i_1 
       (.I0(\x_t_reg_n_0_[2][7] ),
        .I1(\x_t_reg_n_0_[0][7] ),
        .I2(\ind_back_calc_reg_n_0_[1] ),
        .I3(\ind_back_calc_reg_n_0_[0] ),
        .I4(\x_t_reg_n_0_[1][7] ),
        .O(\inputs_in[7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0FAC00AC)) 
    \inputs_in[8]_i_1 
       (.I0(\x_t_reg_n_0_[2][8] ),
        .I1(\x_t_reg_n_0_[0][8] ),
        .I2(\ind_back_calc_reg_n_0_[1] ),
        .I3(\ind_back_calc_reg_n_0_[0] ),
        .I4(\x_t_reg_n_0_[1][8] ),
        .O(\inputs_in[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \inputs_in[9]_i_1 
       (.I0(\ind_back_calc_reg_n_0_[0] ),
        .I1(\ind_back_calc_reg_n_0_[1] ),
        .I2(\x_t_reg_n_0_[0][9] ),
        .O(\inputs_in[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \inputs_in_reg[0] 
       (.C(s00_axi_aclk),
        .CE(if_end),
        .D(\inputs_in[0]_i_1_n_0 ),
        .Q(inputs_in[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \inputs_in_reg[10] 
       (.C(s00_axi_aclk),
        .CE(if_end),
        .D(\inputs_in[10]_i_1_n_0 ),
        .Q(inputs_in[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \inputs_in_reg[11] 
       (.C(s00_axi_aclk),
        .CE(if_end),
        .D(\inputs_in[11]_i_1_n_0 ),
        .Q(inputs_in[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \inputs_in_reg[12] 
       (.C(s00_axi_aclk),
        .CE(if_end),
        .D(\inputs_in[12]_i_1_n_0 ),
        .Q(inputs_in[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \inputs_in_reg[13] 
       (.C(s00_axi_aclk),
        .CE(if_end),
        .D(\inputs_in[13]_i_1_n_0 ),
        .Q(inputs_in[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \inputs_in_reg[14] 
       (.C(s00_axi_aclk),
        .CE(if_end),
        .D(\inputs_in[14]_i_1_n_0 ),
        .Q(inputs_in[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \inputs_in_reg[15] 
       (.C(s00_axi_aclk),
        .CE(if_end),
        .D(\inputs_in[15]_i_1_n_0 ),
        .Q(inputs_in[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \inputs_in_reg[16] 
       (.C(s00_axi_aclk),
        .CE(if_end),
        .D(\inputs_in[16]_i_1_n_0 ),
        .Q(inputs_in[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \inputs_in_reg[17] 
       (.C(s00_axi_aclk),
        .CE(if_end),
        .D(\inputs_in[17]_i_1_n_0 ),
        .Q(inputs_in[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \inputs_in_reg[18] 
       (.C(s00_axi_aclk),
        .CE(if_end),
        .D(\inputs_in[18]_i_1_n_0 ),
        .Q(inputs_in[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \inputs_in_reg[19] 
       (.C(s00_axi_aclk),
        .CE(if_end),
        .D(\inputs_in[19]_i_1_n_0 ),
        .Q(inputs_in[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \inputs_in_reg[1] 
       (.C(s00_axi_aclk),
        .CE(if_end),
        .D(\inputs_in[1]_i_1_n_0 ),
        .Q(inputs_in[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \inputs_in_reg[20] 
       (.C(s00_axi_aclk),
        .CE(if_end),
        .D(\inputs_in[20]_i_1_n_0 ),
        .Q(inputs_in[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \inputs_in_reg[21] 
       (.C(s00_axi_aclk),
        .CE(if_end),
        .D(\inputs_in[21]_i_1_n_0 ),
        .Q(inputs_in[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \inputs_in_reg[22] 
       (.C(s00_axi_aclk),
        .CE(if_end),
        .D(\inputs_in[22]_i_1_n_0 ),
        .Q(inputs_in[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \inputs_in_reg[23] 
       (.C(s00_axi_aclk),
        .CE(if_end),
        .D(\inputs_in[23]_i_1_n_0 ),
        .Q(inputs_in[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \inputs_in_reg[24] 
       (.C(s00_axi_aclk),
        .CE(if_end),
        .D(\inputs_in[24]_i_1_n_0 ),
        .Q(inputs_in[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \inputs_in_reg[25] 
       (.C(s00_axi_aclk),
        .CE(if_end),
        .D(\inputs_in[25]_i_1_n_0 ),
        .Q(inputs_in[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \inputs_in_reg[26] 
       (.C(s00_axi_aclk),
        .CE(if_end),
        .D(\inputs_in[26]_i_1_n_0 ),
        .Q(inputs_in[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \inputs_in_reg[27] 
       (.C(s00_axi_aclk),
        .CE(if_end),
        .D(\inputs_in[27]_i_1_n_0 ),
        .Q(inputs_in[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \inputs_in_reg[28] 
       (.C(s00_axi_aclk),
        .CE(if_end),
        .D(\inputs_in[28]_i_1_n_0 ),
        .Q(inputs_in[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \inputs_in_reg[29] 
       (.C(s00_axi_aclk),
        .CE(if_end),
        .D(\inputs_in[29]_i_1_n_0 ),
        .Q(inputs_in[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \inputs_in_reg[2] 
       (.C(s00_axi_aclk),
        .CE(if_end),
        .D(\inputs_in[2]_i_1_n_0 ),
        .Q(inputs_in[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \inputs_in_reg[30] 
       (.C(s00_axi_aclk),
        .CE(if_end),
        .D(\inputs_in[30]_i_1_n_0 ),
        .Q(inputs_in[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \inputs_in_reg[31] 
       (.C(s00_axi_aclk),
        .CE(if_end),
        .D(\inputs_in[31]_i_1_n_0 ),
        .Q(inputs_in[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \inputs_in_reg[3] 
       (.C(s00_axi_aclk),
        .CE(if_end),
        .D(\inputs_in[3]_i_1_n_0 ),
        .Q(inputs_in[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \inputs_in_reg[4] 
       (.C(s00_axi_aclk),
        .CE(if_end),
        .D(\inputs_in[4]_i_1_n_0 ),
        .Q(inputs_in[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \inputs_in_reg[5] 
       (.C(s00_axi_aclk),
        .CE(if_end),
        .D(\inputs_in[5]_i_1_n_0 ),
        .Q(inputs_in[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \inputs_in_reg[6] 
       (.C(s00_axi_aclk),
        .CE(if_end),
        .D(\inputs_in[6]_i_1_n_0 ),
        .Q(inputs_in[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \inputs_in_reg[7] 
       (.C(s00_axi_aclk),
        .CE(if_end),
        .D(\inputs_in[7]_i_1_n_0 ),
        .Q(inputs_in[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \inputs_in_reg[8] 
       (.C(s00_axi_aclk),
        .CE(if_end),
        .D(\inputs_in[8]_i_1_n_0 ),
        .Q(inputs_in[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \inputs_in_reg[9] 
       (.C(s00_axi_aclk),
        .CE(if_end),
        .D(\inputs_in[9]_i_1_n_0 ),
        .Q(inputs_in[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \napaka[11]_i_2 
       (.I0(ARG__0_n_86),
        .I1(\napaka[15]_i_10_n_0 ),
        .O(v_prod[11]));
  LUT2 #(
    .INIT(4'h2)) 
    \napaka[11]_i_3 
       (.I0(ARG__0_n_87),
        .I1(\napaka[15]_i_10_n_0 ),
        .O(v_prod[10]));
  LUT2 #(
    .INIT(4'h2)) 
    \napaka[11]_i_4 
       (.I0(ARG__0_n_88),
        .I1(\napaka[15]_i_10_n_0 ),
        .O(v_prod[9]));
  LUT2 #(
    .INIT(4'h2)) 
    \napaka[11]_i_5 
       (.I0(ARG__0_n_89),
        .I1(\napaka[15]_i_10_n_0 ),
        .O(v_prod[8]));
  LUT4 #(
    .INIT(16'h4B44)) 
    \napaka[11]_i_6 
       (.I0(\napaka[15]_i_10_n_0 ),
        .I1(ARG__0_n_86),
        .I2(\napaka[15]_i_11_n_0 ),
        .I3(ARG__1[19]),
        .O(\napaka[11]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h4B44)) 
    \napaka[11]_i_7 
       (.I0(\napaka[15]_i_10_n_0 ),
        .I1(ARG__0_n_87),
        .I2(\napaka[15]_i_11_n_0 ),
        .I3(ARG__1[18]),
        .O(\napaka[11]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h4B44)) 
    \napaka[11]_i_8 
       (.I0(\napaka[15]_i_10_n_0 ),
        .I1(ARG__0_n_88),
        .I2(\napaka[15]_i_11_n_0 ),
        .I3(ARG__1[17]),
        .O(\napaka[11]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h4B44)) 
    \napaka[11]_i_9 
       (.I0(\napaka[15]_i_10_n_0 ),
        .I1(ARG__0_n_89),
        .I2(\napaka[15]_i_11_n_0 ),
        .I3(ARG__1[16]),
        .O(\napaka[11]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hFFFB)) 
    \napaka[15]_i_1 
       (.I0(\State_reg_n_0_[2] ),
        .I1(\State_reg_n_0_[3] ),
        .I2(\State_reg_n_0_[0] ),
        .I3(\State_reg_n_0_[1] ),
        .O(\napaka[15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000002)) 
    \napaka[15]_i_10 
       (.I0(ARG__0_n_96),
        .I1(\napaka[15]_i_12_n_0 ),
        .I2(\napaka[15]_i_13_n_0 ),
        .I3(\napaka[15]_i_14_n_0 ),
        .I4(\napaka[15]_i_15_n_0 ),
        .O(\napaka[15]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'h00000002)) 
    \napaka[15]_i_11 
       (.I0(ARG__1[9]),
        .I1(\napaka[15]_i_16_n_0 ),
        .I2(\napaka[15]_i_17_n_0 ),
        .I3(\napaka[15]_i_18_n_0 ),
        .I4(\napaka[15]_i_19_n_0 ),
        .O(\napaka[15]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFB)) 
    \napaka[15]_i_12 
       (.I0(\napaka_reg[15]_i_20_n_5 ),
        .I1(ARG__0_n_83),
        .I2(\napaka_reg[15]_i_21_n_6 ),
        .I3(\napaka[15]_i_22_n_0 ),
        .I4(\napaka[15]_i_23_n_0 ),
        .O(\napaka[15]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFBFFF)) 
    \napaka[15]_i_13 
       (.I0(\napaka_reg[15]_i_24_n_6 ),
        .I1(ARG__0_n_89),
        .I2(ARG__0_n_76),
        .I3(ARG__0_n_94),
        .I4(\napaka[15]_i_25_n_0 ),
        .O(\napaka[15]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFB)) 
    \napaka[15]_i_14 
       (.I0(\napaka_reg[15]_i_20_n_6 ),
        .I1(ARG__0_n_93),
        .I2(\napaka_reg[15]_i_21_n_7 ),
        .I3(\napaka_reg[15]_i_26_n_4 ),
        .I4(\napaka[15]_i_27_n_0 ),
        .O(\napaka[15]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \napaka[15]_i_15 
       (.I0(\napaka[3]_i_17_n_0 ),
        .I1(\napaka[15]_i_28_n_0 ),
        .I2(\napaka[15]_i_29_n_0 ),
        .I3(\napaka[15]_i_30_n_0 ),
        .I4(\napaka[15]_i_31_n_0 ),
        .O(\napaka[15]_i_15_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFB)) 
    \napaka[15]_i_16 
       (.I0(\napaka_reg[15]_i_32_n_6 ),
        .I1(ARG__1[31]),
        .I2(\napaka_reg[15]_i_33_n_5 ),
        .I3(\napaka[15]_i_34_n_0 ),
        .I4(\napaka[15]_i_35_n_0 ),
        .O(\napaka[15]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFBFFF)) 
    \napaka[15]_i_17 
       (.I0(\napaka_reg[15]_i_33_n_7 ),
        .I1(ARG__1[22]),
        .I2(ARG__1[10]),
        .I3(ARG__1[12]),
        .I4(\napaka[15]_i_36_n_0 ),
        .O(\napaka[15]_i_17_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFEFF)) 
    \napaka[15]_i_18 
       (.I0(\napaka_reg[15]_i_37_n_4 ),
        .I1(\napaka_reg[15]_i_38_n_7 ),
        .I2(\napaka_reg[15]_i_39_n_4 ),
        .I3(ARG__1[20]),
        .I4(\napaka[15]_i_40_n_0 ),
        .O(\napaka[15]_i_18_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \napaka[15]_i_19 
       (.I0(\napaka[3]_i_23_n_0 ),
        .I1(\napaka[15]_i_41_n_0 ),
        .I2(\napaka[15]_i_42_n_0 ),
        .I3(\napaka[15]_i_43_n_0 ),
        .I4(\napaka[15]_i_44_n_0 ),
        .O(\napaka[15]_i_19_n_0 ));
  LUT4 #(
    .INIT(16'hDFFF)) 
    \napaka[15]_i_22 
       (.I0(ARG__0_n_77),
        .I1(\napaka_reg[15]_i_26_n_6 ),
        .I2(ARG__0_n_87),
        .I3(ARG__0_n_84),
        .O(\napaka[15]_i_22_n_0 ));
  LUT4 #(
    .INIT(16'hFFDF)) 
    \napaka[15]_i_23 
       (.I0(ARG__0_n_78),
        .I1(\napaka_reg[15]_i_26_n_7 ),
        .I2(ARG__0_n_81),
        .I3(\napaka_reg[3]_i_29_n_4 ),
        .O(\napaka[15]_i_23_n_0 ));
  LUT4 #(
    .INIT(16'hDFFF)) 
    \napaka[15]_i_25 
       (.I0(ARG__0_n_95),
        .I1(\napaka_reg[15]_i_20_n_7 ),
        .I2(ARG__0_n_75),
        .I3(ARG__0_n_90),
        .O(\napaka[15]_i_25_n_0 ));
  LUT4 #(
    .INIT(16'hFFFD)) 
    \napaka[15]_i_27 
       (.I0(ARG__0_n_91),
        .I1(\napaka_reg[15]_i_21_n_5 ),
        .I2(\napaka_reg[15]_i_24_n_7 ),
        .I3(\napaka_reg[15]_i_24_n_4 ),
        .O(\napaka[15]_i_27_n_0 ));
  LUT4 #(
    .INIT(16'hFF7F)) 
    \napaka[15]_i_28 
       (.I0(ARG__0_n_82),
        .I1(ARG__0_n_92),
        .I2(ARG__0_n_74),
        .I3(\napaka_reg[15]_i_26_n_5 ),
        .O(\napaka[15]_i_28_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT4 #(
    .INIT(16'hFFFD)) 
    \napaka[15]_i_29 
       (.I0(ARG__0_n_85),
        .I1(\napaka_reg[3]_i_29_n_7 ),
        .I2(\napaka_reg[3]_i_28_n_4 ),
        .I3(\napaka_reg[3]_i_28_n_6 ),
        .O(\napaka[15]_i_29_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \napaka[15]_i_3 
       (.I0(ARG__0_n_83),
        .I1(\napaka[15]_i_10_n_0 ),
        .O(v_prod[14]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT4 #(
    .INIT(16'hEFFF)) 
    \napaka[15]_i_30 
       (.I0(\napaka_reg[3]_i_28_n_7 ),
        .I1(\napaka_reg[3]_i_27_n_4 ),
        .I2(ARG__0_n_97),
        .I3(ARG__0_n_86),
        .O(\napaka[15]_i_30_n_0 ));
  LUT4 #(
    .INIT(16'hFFF7)) 
    \napaka[15]_i_31 
       (.I0(ARG__0_n_80),
        .I1(ARG__0_n_74),
        .I2(\napaka_reg[3]_i_29_n_6 ),
        .I3(\napaka_reg[15]_i_24_n_5 ),
        .O(\napaka[15]_i_31_n_0 ));
  LUT4 #(
    .INIT(16'hFFDF)) 
    \napaka[15]_i_34 
       (.I0(ARG__1[30]),
        .I1(\napaka_reg[15]_i_38_n_6 ),
        .I2(ARG__1[14]),
        .I3(\napaka_reg[3]_i_31_n_6 ),
        .O(\napaka[15]_i_34_n_0 ));
  LUT4 #(
    .INIT(16'hFFFD)) 
    \napaka[15]_i_35 
       (.I0(ARG__1[28]),
        .I1(\napaka_reg[15]_i_33_n_6 ),
        .I2(\napaka_reg[15]_i_37_n_6 ),
        .I3(\napaka_reg[3]_i_31_n_4 ),
        .O(\napaka[15]_i_35_n_0 ));
  LUT4 #(
    .INIT(16'hDFFF)) 
    \napaka[15]_i_36 
       (.I0(ARG__1[29]),
        .I1(\napaka_reg[15]_i_37_n_5 ),
        .I2(ARG__1[13]),
        .I3(ARG__1[11]),
        .O(\napaka[15]_i_36_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \napaka[15]_i_4 
       (.I0(ARG__0_n_84),
        .I1(\napaka[15]_i_10_n_0 ),
        .O(v_prod[13]));
  LUT4 #(
    .INIT(16'hFFFD)) 
    \napaka[15]_i_40 
       (.I0(ARG__1[8]),
        .I1(\napaka_reg[3]_i_32_n_6 ),
        .I2(\napaka_reg[3]_i_32_n_5 ),
        .I3(\napaka_reg[15]_i_37_n_7 ),
        .O(\napaka[15]_i_40_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \napaka[15]_i_41 
       (.I0(ARG__1[21]),
        .I1(ARG__1[24]),
        .I2(ARG__1[27]),
        .I3(ARG__1[18]),
        .O(\napaka[15]_i_41_n_0 ));
  LUT4 #(
    .INIT(16'hFFEF)) 
    \napaka[15]_i_42 
       (.I0(\napaka_reg[3]_i_31_n_7 ),
        .I1(\napaka_reg[3]_i_32_n_7 ),
        .I2(ARG__1[31]),
        .I3(\napaka_reg[15]_i_32_n_7 ),
        .O(\napaka[15]_i_42_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT4 #(
    .INIT(16'hFFFD)) 
    \napaka[15]_i_43 
       (.I0(ARG__1[26]),
        .I1(\napaka_reg[3]_i_31_n_5 ),
        .I2(\napaka_reg[15]_i_32_n_4 ),
        .I3(\napaka_reg[15]_i_32_n_5 ),
        .O(\napaka[15]_i_43_n_0 ));
  LUT4 #(
    .INIT(16'hFF7F)) 
    \napaka[15]_i_44 
       (.I0(ARG__1[15]),
        .I1(ARG__1[25]),
        .I2(ARG__1[16]),
        .I3(\napaka_reg[15]_i_38_n_5 ),
        .O(\napaka[15]_i_44_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \napaka[15]_i_45 
       (.I0(ARG__0_n_90),
        .O(\napaka[15]_i_45_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \napaka[15]_i_46 
       (.I0(ARG__0_n_91),
        .O(\napaka[15]_i_46_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \napaka[15]_i_47 
       (.I0(ARG__0_n_92),
        .O(\napaka[15]_i_47_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \napaka[15]_i_48 
       (.I0(ARG__0_n_93),
        .O(\napaka[15]_i_48_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \napaka[15]_i_49 
       (.I0(ARG__0_n_74),
        .O(\napaka[15]_i_49_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \napaka[15]_i_5 
       (.I0(ARG__0_n_85),
        .I1(\napaka[15]_i_10_n_0 ),
        .O(v_prod[12]));
  LUT1 #(
    .INIT(2'h1)) 
    \napaka[15]_i_50 
       (.I0(ARG__0_n_75),
        .O(\napaka[15]_i_50_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \napaka[15]_i_51 
       (.I0(ARG__0_n_76),
        .O(\napaka[15]_i_51_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \napaka[15]_i_52 
       (.I0(ARG__0_n_77),
        .O(\napaka[15]_i_52_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \napaka[15]_i_53 
       (.I0(ARG__0_n_82),
        .O(\napaka[15]_i_53_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \napaka[15]_i_54 
       (.I0(ARG__0_n_83),
        .O(\napaka[15]_i_54_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \napaka[15]_i_55 
       (.I0(ARG__0_n_84),
        .O(\napaka[15]_i_55_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \napaka[15]_i_56 
       (.I0(ARG__0_n_85),
        .O(\napaka[15]_i_56_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \napaka[15]_i_57 
       (.I0(ARG__0_n_86),
        .O(\napaka[15]_i_57_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \napaka[15]_i_58 
       (.I0(ARG__0_n_87),
        .O(\napaka[15]_i_58_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \napaka[15]_i_59 
       (.I0(ARG__0_n_88),
        .O(\napaka[15]_i_59_n_0 ));
  LUT4 #(
    .INIT(16'h22D2)) 
    \napaka[15]_i_6 
       (.I0(ARG__0_n_74),
        .I1(\napaka[15]_i_10_n_0 ),
        .I2(ARG__1[31]),
        .I3(\napaka[15]_i_11_n_0 ),
        .O(\napaka[15]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \napaka[15]_i_60 
       (.I0(ARG__0_n_89),
        .O(\napaka[15]_i_60_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \napaka[15]_i_61 
       (.I0(ARG__1[19]),
        .O(\napaka[15]_i_61_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \napaka[15]_i_62 
       (.I0(ARG__1[18]),
        .O(\napaka[15]_i_62_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \napaka[15]_i_63 
       (.I0(ARG__1[17]),
        .O(\napaka[15]_i_63_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \napaka[15]_i_64 
       (.I0(ARG__1[16]),
        .O(\napaka[15]_i_64_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \napaka[15]_i_65 
       (.I0(ARG__1[31]),
        .O(\napaka[15]_i_65_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \napaka[15]_i_66 
       (.I0(ARG__1[30]),
        .O(\napaka[15]_i_66_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \napaka[15]_i_67 
       (.I0(ARG__1[29]),
        .O(\napaka[15]_i_67_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \napaka[15]_i_68 
       (.I0(ARG__1[28]),
        .O(\napaka[15]_i_68_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \napaka[15]_i_69 
       (.I0(ARG__1[15]),
        .O(\napaka[15]_i_69_n_0 ));
  LUT4 #(
    .INIT(16'h4B44)) 
    \napaka[15]_i_7 
       (.I0(\napaka[15]_i_10_n_0 ),
        .I1(ARG__0_n_83),
        .I2(\napaka[15]_i_11_n_0 ),
        .I3(ARG__1[22]),
        .O(\napaka[15]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \napaka[15]_i_70 
       (.I0(ARG__1[14]),
        .O(\napaka[15]_i_70_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \napaka[15]_i_71 
       (.I0(ARG__1[13]),
        .O(\napaka[15]_i_71_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \napaka[15]_i_72 
       (.I0(ARG__1[12]),
        .O(\napaka[15]_i_72_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \napaka[15]_i_73 
       (.I0(ARG__1[23]),
        .O(\napaka[15]_i_73_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \napaka[15]_i_74 
       (.I0(ARG__1[22]),
        .O(\napaka[15]_i_74_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \napaka[15]_i_75 
       (.I0(ARG__1[21]),
        .O(\napaka[15]_i_75_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \napaka[15]_i_76 
       (.I0(ARG__1[20]),
        .O(\napaka[15]_i_76_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \napaka[15]_i_78 
       (.I0(ARG__1[7]),
        .O(\napaka[15]_i_78_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \napaka[15]_i_79 
       (.I0(ARG__1[6]),
        .O(\napaka[15]_i_79_n_0 ));
  LUT4 #(
    .INIT(16'h4B44)) 
    \napaka[15]_i_8 
       (.I0(\napaka[15]_i_10_n_0 ),
        .I1(ARG__0_n_84),
        .I2(\napaka[15]_i_11_n_0 ),
        .I3(ARG__1[21]),
        .O(\napaka[15]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \napaka[15]_i_80 
       (.I0(ARG__1[5]),
        .O(\napaka[15]_i_80_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \napaka[15]_i_81 
       (.I0(ARG__1[4]),
        .O(\napaka[15]_i_81_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \napaka[15]_i_82 
       (.I0(ARG__1[3]),
        .O(\napaka[15]_i_82_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \napaka[15]_i_83 
       (.I0(ARG__1[2]),
        .O(\napaka[15]_i_83_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \napaka[15]_i_84 
       (.I0(ARG__1[1]),
        .O(\napaka[15]_i_84_n_0 ));
  LUT4 #(
    .INIT(16'h4B44)) 
    \napaka[15]_i_9 
       (.I0(\napaka[15]_i_10_n_0 ),
        .I1(ARG__0_n_85),
        .I2(\napaka[15]_i_11_n_0 ),
        .I3(ARG__1[20]),
        .O(\napaka[15]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \napaka[3]_i_10 
       (.I0(\napaka[3]_i_15_n_0 ),
        .I1(\napaka[3]_i_16_n_0 ),
        .I2(\napaka[3]_i_17_n_0 ),
        .I3(\napaka[15]_i_14_n_0 ),
        .I4(\napaka[15]_i_13_n_0 ),
        .I5(\napaka[15]_i_12_n_0 ),
        .O(\napaka[3]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \napaka[3]_i_11 
       (.I0(ARG__0_n_91),
        .I1(ARG__0_n_80),
        .I2(ARG__0_n_92),
        .I3(ARG__0_n_83),
        .I4(\napaka[3]_i_18_n_0 ),
        .O(\napaka[3]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \napaka[3]_i_12 
       (.I0(\napaka[3]_i_19_n_0 ),
        .I1(ARG__0_n_84),
        .I2(ARG__0_n_77),
        .I3(ARG__0_n_93),
        .I4(ARG__0_n_90),
        .I5(\napaka[3]_i_20_n_0 ),
        .O(\napaka[3]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \napaka[3]_i_13 
       (.I0(\napaka[3]_i_21_n_0 ),
        .I1(\napaka[3]_i_22_n_0 ),
        .I2(\napaka[3]_i_23_n_0 ),
        .I3(\napaka[15]_i_18_n_0 ),
        .I4(\napaka[15]_i_17_n_0 ),
        .I5(\napaka[15]_i_16_n_0 ),
        .O(\napaka[3]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h5455)) 
    \napaka[3]_i_14 
       (.I0(ARG__1[8]),
        .I1(\napaka[3]_i_24_n_0 ),
        .I2(\napaka[3]_i_25_n_0 ),
        .I3(\napaka[3]_i_26_n_0 ),
        .O(\napaka[3]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT5 #(
    .INIT(32'hFFFFFFF7)) 
    \napaka[3]_i_15 
       (.I0(ARG__0_n_86),
        .I1(ARG__0_n_97),
        .I2(\napaka_reg[3]_i_27_n_4 ),
        .I3(\napaka_reg[3]_i_28_n_7 ),
        .I4(\napaka[15]_i_31_n_0 ),
        .O(\napaka[3]_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT5 #(
    .INIT(32'hFFFEFFFF)) 
    \napaka[3]_i_16 
       (.I0(\napaka[15]_i_28_n_0 ),
        .I1(\napaka_reg[3]_i_28_n_6 ),
        .I2(\napaka_reg[3]_i_28_n_4 ),
        .I3(\napaka_reg[3]_i_29_n_7 ),
        .I4(ARG__0_n_85),
        .O(\napaka[3]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEFFF)) 
    \napaka[3]_i_17 
       (.I0(\napaka_reg[15]_i_20_n_4 ),
        .I1(\napaka_reg[3]_i_28_n_5 ),
        .I2(ARG__0_n_88),
        .I3(ARG__0_n_79),
        .I4(\napaka_reg[15]_i_21_n_4 ),
        .I5(\napaka_reg[3]_i_29_n_5 ),
        .O(\napaka[3]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'hFFEF)) 
    \napaka[3]_i_18 
       (.I0(ARG__0_n_75),
        .I1(ARG__0_n_74),
        .I2(ARG__0_n_98),
        .I3(ARG__0_n_96),
        .O(\napaka[3]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \napaka[3]_i_19 
       (.I0(ARG__0_n_94),
        .I1(ARG__0_n_76),
        .I2(ARG__0_n_79),
        .I3(ARG__0_n_88),
        .O(\napaka[3]_i_19_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \napaka[3]_i_2 
       (.I0(ARG__0_n_94),
        .I1(\napaka[15]_i_10_n_0 ),
        .O(v_prod[3]));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \napaka[3]_i_20 
       (.I0(ARG__0_n_86),
        .I1(ARG__0_n_87),
        .I2(ARG__0_n_78),
        .I3(ARG__0_n_82),
        .I4(\napaka[3]_i_30_n_0 ),
        .O(\napaka[3]_i_20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT5 #(
    .INIT(32'hFFFFFEFF)) 
    \napaka[3]_i_21 
       (.I0(\napaka_reg[15]_i_32_n_5 ),
        .I1(\napaka_reg[15]_i_32_n_4 ),
        .I2(\napaka_reg[3]_i_31_n_5 ),
        .I3(ARG__1[26]),
        .I4(\napaka[15]_i_44_n_0 ),
        .O(\napaka[3]_i_21_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT5 #(
    .INIT(32'hFFFF7FFF)) 
    \napaka[3]_i_22 
       (.I0(ARG__1[18]),
        .I1(ARG__1[27]),
        .I2(ARG__1[24]),
        .I3(ARG__1[21]),
        .I4(\napaka[15]_i_42_n_0 ),
        .O(\napaka[3]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFDFFF)) 
    \napaka[3]_i_23 
       (.I0(ARG__1[19]),
        .I1(\napaka_reg[15]_i_38_n_4 ),
        .I2(ARG__1[17]),
        .I3(ARG__1[23]),
        .I4(\napaka_reg[3]_i_32_n_4 ),
        .I5(SHIFT_RIGHT0),
        .O(\napaka[3]_i_23_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \napaka[3]_i_24 
       (.I0(ARG__1[26]),
        .I1(ARG__1[19]),
        .I2(ARG__1[24]),
        .I3(ARG__1[29]),
        .I4(\napaka[3]_i_33_n_0 ),
        .O(\napaka[3]_i_24_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \napaka[3]_i_25 
       (.I0(ARG__1[17]),
        .I1(ARG__1[12]),
        .I2(ARG__1[25]),
        .I3(ARG__1[9]),
        .I4(\napaka[3]_i_34_n_0 ),
        .O(\napaka[3]_i_25_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \napaka[3]_i_26 
       (.I0(ARG__1[15]),
        .I1(ARG__1[18]),
        .I2(ARG__1[11]),
        .I3(ARG__1[16]),
        .I4(\napaka[3]_i_35_n_0 ),
        .O(\napaka[3]_i_26_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \napaka[3]_i_3 
       (.I0(ARG__0_n_95),
        .I1(\napaka[15]_i_10_n_0 ),
        .O(v_prod[2]));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \napaka[3]_i_30 
       (.I0(ARG__0_n_85),
        .I1(ARG__0_n_95),
        .I2(ARG__0_n_89),
        .I3(ARG__0_n_81),
        .O(\napaka[3]_i_30_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \napaka[3]_i_33 
       (.I0(ARG__1[27]),
        .I1(ARG__1[20]),
        .I2(ARG__1[23]),
        .I3(ARG__1[22]),
        .O(\napaka[3]_i_33_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \napaka[3]_i_34 
       (.I0(ARG__1[13]),
        .I1(ARG__1[21]),
        .I2(ARG__1[14]),
        .I3(ARG__1[10]),
        .O(\napaka[3]_i_34_n_0 ));
  LUT4 #(
    .INIT(16'hFFEF)) 
    \napaka[3]_i_35 
       (.I0(ARG__1[31]),
        .I1(ARG__1[30]),
        .I2(ARG__1[7]),
        .I3(ARG__1[28]),
        .O(\napaka[3]_i_35_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \napaka[3]_i_37 
       (.I0(ARG__0_n_98),
        .O(\napaka[3]_i_37_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \napaka[3]_i_38 
       (.I0(ARG__0_n_99),
        .O(\napaka[3]_i_38_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \napaka[3]_i_39 
       (.I0(ARG__0_n_100),
        .O(\napaka[3]_i_39_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \napaka[3]_i_4 
       (.I0(\napaka[3]_i_10_n_0 ),
        .I1(ARG__0_n_96),
        .O(\napaka[3]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \napaka[3]_i_40 
       (.I0(ARG__0_n_101),
        .O(\napaka[3]_i_40_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \napaka[3]_i_41 
       (.I0(ARG__0_n_78),
        .O(\napaka[3]_i_41_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \napaka[3]_i_42 
       (.I0(ARG__0_n_79),
        .O(\napaka[3]_i_42_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \napaka[3]_i_43 
       (.I0(ARG__0_n_80),
        .O(\napaka[3]_i_43_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \napaka[3]_i_44 
       (.I0(ARG__0_n_81),
        .O(\napaka[3]_i_44_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \napaka[3]_i_45 
       (.I0(ARG__0_n_94),
        .O(\napaka[3]_i_45_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \napaka[3]_i_46 
       (.I0(ARG__0_n_95),
        .O(\napaka[3]_i_46_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \napaka[3]_i_47 
       (.I0(ARG__0_n_96),
        .O(\napaka[3]_i_47_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \napaka[3]_i_48 
       (.I0(ARG__0_n_97),
        .O(\napaka[3]_i_48_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \napaka[3]_i_49 
       (.I0(ARG__1[11]),
        .O(\napaka[3]_i_49_n_0 ));
  LUT4 #(
    .INIT(16'h5504)) 
    \napaka[3]_i_5 
       (.I0(\napaka[15]_i_10_n_0 ),
        .I1(\napaka[3]_i_11_n_0 ),
        .I2(\napaka[3]_i_12_n_0 ),
        .I3(ARG__0_n_97),
        .O(v_prod[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \napaka[3]_i_50 
       (.I0(ARG__1[10]),
        .O(\napaka[3]_i_50_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \napaka[3]_i_51 
       (.I0(ARG__1[9]),
        .O(\napaka[3]_i_51_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \napaka[3]_i_52 
       (.I0(ARG__1[8]),
        .O(\napaka[3]_i_52_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \napaka[3]_i_53 
       (.I0(ARG__1[27]),
        .O(\napaka[3]_i_53_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \napaka[3]_i_54 
       (.I0(ARG__1[26]),
        .O(\napaka[3]_i_54_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \napaka[3]_i_55 
       (.I0(ARG__1[25]),
        .O(\napaka[3]_i_55_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \napaka[3]_i_56 
       (.I0(ARG__1[24]),
        .O(\napaka[3]_i_56_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \napaka[3]_i_57 
       (.I0(ARG__0_n_102),
        .O(\napaka[3]_i_57_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \napaka[3]_i_58 
       (.I0(ARG__0_n_103),
        .O(\napaka[3]_i_58_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \napaka[3]_i_59 
       (.I0(ARG__0_n_104),
        .O(\napaka[3]_i_59_n_0 ));
  LUT4 #(
    .INIT(16'h4B44)) 
    \napaka[3]_i_6 
       (.I0(\napaka[15]_i_10_n_0 ),
        .I1(ARG__0_n_94),
        .I2(\napaka[15]_i_11_n_0 ),
        .I3(ARG__1[11]),
        .O(\napaka[3]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h4B44)) 
    \napaka[3]_i_7 
       (.I0(\napaka[15]_i_10_n_0 ),
        .I1(ARG__0_n_95),
        .I2(\napaka[15]_i_11_n_0 ),
        .I3(ARG__1[10]),
        .O(\napaka[3]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \napaka[3]_i_8 
       (.I0(ARG__0_n_96),
        .I1(\napaka[3]_i_10_n_0 ),
        .I2(ARG__1[9]),
        .I3(\napaka[3]_i_13_n_0 ),
        .O(\napaka[3]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h00BA00BA00BAFF45)) 
    \napaka[3]_i_9 
       (.I0(ARG__0_n_97),
        .I1(\napaka[3]_i_12_n_0 ),
        .I2(\napaka[3]_i_11_n_0 ),
        .I3(\napaka[15]_i_10_n_0 ),
        .I4(\napaka[3]_i_14_n_0 ),
        .I5(\napaka[15]_i_11_n_0 ),
        .O(\napaka[3]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \napaka[7]_i_2 
       (.I0(ARG__0_n_90),
        .I1(\napaka[15]_i_10_n_0 ),
        .O(v_prod[7]));
  LUT2 #(
    .INIT(4'h2)) 
    \napaka[7]_i_3 
       (.I0(ARG__0_n_91),
        .I1(\napaka[15]_i_10_n_0 ),
        .O(v_prod[6]));
  LUT2 #(
    .INIT(4'h2)) 
    \napaka[7]_i_4 
       (.I0(ARG__0_n_92),
        .I1(\napaka[15]_i_10_n_0 ),
        .O(v_prod[5]));
  LUT2 #(
    .INIT(4'h2)) 
    \napaka[7]_i_5 
       (.I0(ARG__0_n_93),
        .I1(\napaka[15]_i_10_n_0 ),
        .O(v_prod[4]));
  LUT4 #(
    .INIT(16'h4B44)) 
    \napaka[7]_i_6 
       (.I0(\napaka[15]_i_10_n_0 ),
        .I1(ARG__0_n_90),
        .I2(\napaka[15]_i_11_n_0 ),
        .I3(ARG__1[15]),
        .O(\napaka[7]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h4B44)) 
    \napaka[7]_i_7 
       (.I0(\napaka[15]_i_10_n_0 ),
        .I1(ARG__0_n_91),
        .I2(\napaka[15]_i_11_n_0 ),
        .I3(ARG__1[14]),
        .O(\napaka[7]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h4B44)) 
    \napaka[7]_i_8 
       (.I0(\napaka[15]_i_10_n_0 ),
        .I1(ARG__0_n_92),
        .I2(\napaka[15]_i_11_n_0 ),
        .I3(ARG__1[13]),
        .O(\napaka[7]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h4B44)) 
    \napaka[7]_i_9 
       (.I0(\napaka[15]_i_10_n_0 ),
        .I1(ARG__0_n_93),
        .I2(\napaka[15]_i_11_n_0 ),
        .I3(ARG__1[12]),
        .O(\napaka[7]_i_9_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \napaka_reg[0] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\napaka_reg[3]_i_1_n_7 ),
        .Q(napaka[0]),
        .R(\napaka[15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \napaka_reg[10] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\napaka_reg[11]_i_1_n_5 ),
        .Q(napaka[10]),
        .R(\napaka[15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \napaka_reg[11] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\napaka_reg[11]_i_1_n_4 ),
        .Q(napaka[11]),
        .R(\napaka[15]_i_1_n_0 ));
  CARRY4 \napaka_reg[11]_i_1 
       (.CI(\napaka_reg[7]_i_1_n_0 ),
        .CO({\napaka_reg[11]_i_1_n_0 ,\napaka_reg[11]_i_1_n_1 ,\napaka_reg[11]_i_1_n_2 ,\napaka_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(v_prod[11:8]),
        .O({\napaka_reg[11]_i_1_n_4 ,\napaka_reg[11]_i_1_n_5 ,\napaka_reg[11]_i_1_n_6 ,\napaka_reg[11]_i_1_n_7 }),
        .S({\napaka[11]_i_6_n_0 ,\napaka[11]_i_7_n_0 ,\napaka[11]_i_8_n_0 ,\napaka[11]_i_9_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \napaka_reg[12] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\napaka_reg[15]_i_2_n_7 ),
        .Q(napaka[12]),
        .R(\napaka[15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \napaka_reg[13] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\napaka_reg[15]_i_2_n_6 ),
        .Q(napaka[13]),
        .R(\napaka[15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \napaka_reg[14] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\napaka_reg[15]_i_2_n_5 ),
        .Q(napaka[14]),
        .R(\napaka[15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \napaka_reg[15] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\napaka_reg[15]_i_2_n_4 ),
        .Q(napaka[15]),
        .R(\napaka[15]_i_1_n_0 ));
  CARRY4 \napaka_reg[15]_i_2 
       (.CI(\napaka_reg[11]_i_1_n_0 ),
        .CO({\NLW_napaka_reg[15]_i_2_CO_UNCONNECTED [3],\napaka_reg[15]_i_2_n_1 ,\napaka_reg[15]_i_2_n_2 ,\napaka_reg[15]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,v_prod[14:12]}),
        .O({\napaka_reg[15]_i_2_n_4 ,\napaka_reg[15]_i_2_n_5 ,\napaka_reg[15]_i_2_n_6 ,\napaka_reg[15]_i_2_n_7 }),
        .S({\napaka[15]_i_6_n_0 ,\napaka[15]_i_7_n_0 ,\napaka[15]_i_8_n_0 ,\napaka[15]_i_9_n_0 }));
  CARRY4 \napaka_reg[15]_i_20 
       (.CI(\napaka_reg[3]_i_29_n_0 ),
        .CO({\napaka_reg[15]_i_20_n_0 ,\napaka_reg[15]_i_20_n_1 ,\napaka_reg[15]_i_20_n_2 ,\napaka_reg[15]_i_20_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\napaka_reg[15]_i_20_n_4 ,\napaka_reg[15]_i_20_n_5 ,\napaka_reg[15]_i_20_n_6 ,\napaka_reg[15]_i_20_n_7 }),
        .S({\napaka[15]_i_45_n_0 ,\napaka[15]_i_46_n_0 ,\napaka[15]_i_47_n_0 ,\napaka[15]_i_48_n_0 }));
  CARRY4 \napaka_reg[15]_i_21 
       (.CI(\napaka_reg[3]_i_28_n_0 ),
        .CO({\NLW_napaka_reg[15]_i_21_CO_UNCONNECTED [3],\napaka_reg[15]_i_21_n_1 ,\napaka_reg[15]_i_21_n_2 ,\napaka_reg[15]_i_21_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\napaka_reg[15]_i_21_n_4 ,\napaka_reg[15]_i_21_n_5 ,\napaka_reg[15]_i_21_n_6 ,\napaka_reg[15]_i_21_n_7 }),
        .S({\napaka[15]_i_49_n_0 ,\napaka[15]_i_50_n_0 ,\napaka[15]_i_51_n_0 ,\napaka[15]_i_52_n_0 }));
  CARRY4 \napaka_reg[15]_i_24 
       (.CI(\napaka_reg[15]_i_26_n_0 ),
        .CO({\napaka_reg[15]_i_24_n_0 ,\napaka_reg[15]_i_24_n_1 ,\napaka_reg[15]_i_24_n_2 ,\napaka_reg[15]_i_24_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\napaka_reg[15]_i_24_n_4 ,\napaka_reg[15]_i_24_n_5 ,\napaka_reg[15]_i_24_n_6 ,\napaka_reg[15]_i_24_n_7 }),
        .S({\napaka[15]_i_53_n_0 ,\napaka[15]_i_54_n_0 ,\napaka[15]_i_55_n_0 ,\napaka[15]_i_56_n_0 }));
  CARRY4 \napaka_reg[15]_i_26 
       (.CI(\napaka_reg[15]_i_20_n_0 ),
        .CO({\napaka_reg[15]_i_26_n_0 ,\napaka_reg[15]_i_26_n_1 ,\napaka_reg[15]_i_26_n_2 ,\napaka_reg[15]_i_26_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\napaka_reg[15]_i_26_n_4 ,\napaka_reg[15]_i_26_n_5 ,\napaka_reg[15]_i_26_n_6 ,\napaka_reg[15]_i_26_n_7 }),
        .S({\napaka[15]_i_57_n_0 ,\napaka[15]_i_58_n_0 ,\napaka[15]_i_59_n_0 ,\napaka[15]_i_60_n_0 }));
  CARRY4 \napaka_reg[15]_i_32 
       (.CI(\napaka_reg[15]_i_37_n_0 ),
        .CO({\napaka_reg[15]_i_32_n_0 ,\napaka_reg[15]_i_32_n_1 ,\napaka_reg[15]_i_32_n_2 ,\napaka_reg[15]_i_32_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\napaka_reg[15]_i_32_n_4 ,\napaka_reg[15]_i_32_n_5 ,\napaka_reg[15]_i_32_n_6 ,\napaka_reg[15]_i_32_n_7 }),
        .S({\napaka[15]_i_61_n_0 ,\napaka[15]_i_62_n_0 ,\napaka[15]_i_63_n_0 ,\napaka[15]_i_64_n_0 }));
  CARRY4 \napaka_reg[15]_i_33 
       (.CI(\napaka_reg[3]_i_32_n_0 ),
        .CO({\NLW_napaka_reg[15]_i_33_CO_UNCONNECTED [3],\napaka_reg[15]_i_33_n_1 ,\napaka_reg[15]_i_33_n_2 ,\napaka_reg[15]_i_33_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({SHIFT_RIGHT0,\napaka_reg[15]_i_33_n_5 ,\napaka_reg[15]_i_33_n_6 ,\napaka_reg[15]_i_33_n_7 }),
        .S({\napaka[15]_i_65_n_0 ,\napaka[15]_i_66_n_0 ,\napaka[15]_i_67_n_0 ,\napaka[15]_i_68_n_0 }));
  CARRY4 \napaka_reg[15]_i_37 
       (.CI(\napaka_reg[3]_i_31_n_0 ),
        .CO({\napaka_reg[15]_i_37_n_0 ,\napaka_reg[15]_i_37_n_1 ,\napaka_reg[15]_i_37_n_2 ,\napaka_reg[15]_i_37_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\napaka_reg[15]_i_37_n_4 ,\napaka_reg[15]_i_37_n_5 ,\napaka_reg[15]_i_37_n_6 ,\napaka_reg[15]_i_37_n_7 }),
        .S({\napaka[15]_i_69_n_0 ,\napaka[15]_i_70_n_0 ,\napaka[15]_i_71_n_0 ,\napaka[15]_i_72_n_0 }));
  CARRY4 \napaka_reg[15]_i_38 
       (.CI(\napaka_reg[15]_i_32_n_0 ),
        .CO({\napaka_reg[15]_i_38_n_0 ,\napaka_reg[15]_i_38_n_1 ,\napaka_reg[15]_i_38_n_2 ,\napaka_reg[15]_i_38_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\napaka_reg[15]_i_38_n_4 ,\napaka_reg[15]_i_38_n_5 ,\napaka_reg[15]_i_38_n_6 ,\napaka_reg[15]_i_38_n_7 }),
        .S({\napaka[15]_i_73_n_0 ,\napaka[15]_i_74_n_0 ,\napaka[15]_i_75_n_0 ,\napaka[15]_i_76_n_0 }));
  CARRY4 \napaka_reg[15]_i_39 
       (.CI(\napaka_reg[15]_i_77_n_0 ),
        .CO({\napaka_reg[15]_i_39_n_0 ,\napaka_reg[15]_i_39_n_1 ,\napaka_reg[15]_i_39_n_2 ,\napaka_reg[15]_i_39_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\napaka_reg[15]_i_39_n_4 ,\NLW_napaka_reg[15]_i_39_O_UNCONNECTED [2:0]}),
        .S({\napaka[15]_i_78_n_0 ,\napaka[15]_i_79_n_0 ,\napaka[15]_i_80_n_0 ,\napaka[15]_i_81_n_0 }));
  CARRY4 \napaka_reg[15]_i_77 
       (.CI(1'b0),
        .CO({\napaka_reg[15]_i_77_n_0 ,\napaka_reg[15]_i_77_n_1 ,\napaka_reg[15]_i_77_n_2 ,\napaka_reg[15]_i_77_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O(\NLW_napaka_reg[15]_i_77_O_UNCONNECTED [3:0]),
        .S({\napaka[15]_i_82_n_0 ,\napaka[15]_i_83_n_0 ,\napaka[15]_i_84_n_0 ,ARG__1[0]}));
  FDRE #(
    .INIT(1'b0)) 
    \napaka_reg[1] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\napaka_reg[3]_i_1_n_6 ),
        .Q(napaka[1]),
        .R(\napaka[15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \napaka_reg[2] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\napaka_reg[3]_i_1_n_5 ),
        .Q(napaka[2]),
        .R(\napaka[15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \napaka_reg[3] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\napaka_reg[3]_i_1_n_4 ),
        .Q(napaka[3]),
        .R(\napaka[15]_i_1_n_0 ));
  CARRY4 \napaka_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\napaka_reg[3]_i_1_n_0 ,\napaka_reg[3]_i_1_n_1 ,\napaka_reg[3]_i_1_n_2 ,\napaka_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({v_prod[3:2],\napaka[3]_i_4_n_0 ,v_prod[0]}),
        .O({\napaka_reg[3]_i_1_n_4 ,\napaka_reg[3]_i_1_n_5 ,\napaka_reg[3]_i_1_n_6 ,\napaka_reg[3]_i_1_n_7 }),
        .S({\napaka[3]_i_6_n_0 ,\napaka[3]_i_7_n_0 ,\napaka[3]_i_8_n_0 ,\napaka[3]_i_9_n_0 }));
  CARRY4 \napaka_reg[3]_i_27 
       (.CI(\napaka_reg[3]_i_36_n_0 ),
        .CO({\napaka_reg[3]_i_27_n_0 ,\napaka_reg[3]_i_27_n_1 ,\napaka_reg[3]_i_27_n_2 ,\napaka_reg[3]_i_27_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\napaka_reg[3]_i_27_n_4 ,\NLW_napaka_reg[3]_i_27_O_UNCONNECTED [2:0]}),
        .S({\napaka[3]_i_37_n_0 ,\napaka[3]_i_38_n_0 ,\napaka[3]_i_39_n_0 ,\napaka[3]_i_40_n_0 }));
  CARRY4 \napaka_reg[3]_i_28 
       (.CI(\napaka_reg[15]_i_24_n_0 ),
        .CO({\napaka_reg[3]_i_28_n_0 ,\napaka_reg[3]_i_28_n_1 ,\napaka_reg[3]_i_28_n_2 ,\napaka_reg[3]_i_28_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\napaka_reg[3]_i_28_n_4 ,\napaka_reg[3]_i_28_n_5 ,\napaka_reg[3]_i_28_n_6 ,\napaka_reg[3]_i_28_n_7 }),
        .S({\napaka[3]_i_41_n_0 ,\napaka[3]_i_42_n_0 ,\napaka[3]_i_43_n_0 ,\napaka[3]_i_44_n_0 }));
  CARRY4 \napaka_reg[3]_i_29 
       (.CI(\napaka_reg[3]_i_27_n_0 ),
        .CO({\napaka_reg[3]_i_29_n_0 ,\napaka_reg[3]_i_29_n_1 ,\napaka_reg[3]_i_29_n_2 ,\napaka_reg[3]_i_29_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\napaka_reg[3]_i_29_n_4 ,\napaka_reg[3]_i_29_n_5 ,\napaka_reg[3]_i_29_n_6 ,\napaka_reg[3]_i_29_n_7 }),
        .S({\napaka[3]_i_45_n_0 ,\napaka[3]_i_46_n_0 ,\napaka[3]_i_47_n_0 ,\napaka[3]_i_48_n_0 }));
  CARRY4 \napaka_reg[3]_i_31 
       (.CI(\napaka_reg[15]_i_39_n_0 ),
        .CO({\napaka_reg[3]_i_31_n_0 ,\napaka_reg[3]_i_31_n_1 ,\napaka_reg[3]_i_31_n_2 ,\napaka_reg[3]_i_31_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\napaka_reg[3]_i_31_n_4 ,\napaka_reg[3]_i_31_n_5 ,\napaka_reg[3]_i_31_n_6 ,\napaka_reg[3]_i_31_n_7 }),
        .S({\napaka[3]_i_49_n_0 ,\napaka[3]_i_50_n_0 ,\napaka[3]_i_51_n_0 ,\napaka[3]_i_52_n_0 }));
  CARRY4 \napaka_reg[3]_i_32 
       (.CI(\napaka_reg[15]_i_38_n_0 ),
        .CO({\napaka_reg[3]_i_32_n_0 ,\napaka_reg[3]_i_32_n_1 ,\napaka_reg[3]_i_32_n_2 ,\napaka_reg[3]_i_32_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\napaka_reg[3]_i_32_n_4 ,\napaka_reg[3]_i_32_n_5 ,\napaka_reg[3]_i_32_n_6 ,\napaka_reg[3]_i_32_n_7 }),
        .S({\napaka[3]_i_53_n_0 ,\napaka[3]_i_54_n_0 ,\napaka[3]_i_55_n_0 ,\napaka[3]_i_56_n_0 }));
  CARRY4 \napaka_reg[3]_i_36 
       (.CI(1'b0),
        .CO({\napaka_reg[3]_i_36_n_0 ,\napaka_reg[3]_i_36_n_1 ,\napaka_reg[3]_i_36_n_2 ,\napaka_reg[3]_i_36_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O(\NLW_napaka_reg[3]_i_36_O_UNCONNECTED [3:0]),
        .S({\napaka[3]_i_57_n_0 ,\napaka[3]_i_58_n_0 ,\napaka[3]_i_59_n_0 ,ARG__0_n_105}));
  FDRE #(
    .INIT(1'b0)) 
    \napaka_reg[4] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\napaka_reg[7]_i_1_n_7 ),
        .Q(napaka[4]),
        .R(\napaka[15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \napaka_reg[5] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\napaka_reg[7]_i_1_n_6 ),
        .Q(napaka[5]),
        .R(\napaka[15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \napaka_reg[6] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\napaka_reg[7]_i_1_n_5 ),
        .Q(napaka[6]),
        .R(\napaka[15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \napaka_reg[7] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\napaka_reg[7]_i_1_n_4 ),
        .Q(napaka[7]),
        .R(\napaka[15]_i_1_n_0 ));
  CARRY4 \napaka_reg[7]_i_1 
       (.CI(\napaka_reg[3]_i_1_n_0 ),
        .CO({\napaka_reg[7]_i_1_n_0 ,\napaka_reg[7]_i_1_n_1 ,\napaka_reg[7]_i_1_n_2 ,\napaka_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(v_prod[7:4]),
        .O({\napaka_reg[7]_i_1_n_4 ,\napaka_reg[7]_i_1_n_5 ,\napaka_reg[7]_i_1_n_6 ,\napaka_reg[7]_i_1_n_7 }),
        .S({\napaka[7]_i_6_n_0 ,\napaka[7]_i_7_n_0 ,\napaka[7]_i_8_n_0 ,\napaka[7]_i_9_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \napaka_reg[8] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\napaka_reg[11]_i_1_n_7 ),
        .Q(napaka[8]),
        .R(\napaka[15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \napaka_reg[9] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\napaka_reg[11]_i_1_n_6 ),
        .Q(napaka[9]),
        .R(\napaka[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \num_of_before[0]_i_1 
       (.I0(\ind_back_calc_reg_n_0_[1] ),
        .I1(\ind_back_calc_reg_n_0_[0] ),
        .I2(\ind_back_calc_reg_n_0_[2] ),
        .O(\num_of_before[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \num_of_before[1]_i_1 
       (.I0(\ind_back_calc_reg_n_0_[2] ),
        .I1(\ind_back_calc_reg_n_0_[1] ),
        .O(\num_of_before[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \num_of_before_reg[0] 
       (.C(s00_axi_aclk),
        .CE(if_end),
        .D(\num_of_before[0]_i_1_n_0 ),
        .Q(num_of_before[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \num_of_before_reg[1] 
       (.C(s00_axi_aclk),
        .CE(if_end),
        .D(\num_of_before[1]_i_1_n_0 ),
        .Q(num_of_before[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_reg[0] 
       (.C(s00_axi_aclk),
        .CE(if_end),
        .D(backward_n_16),
        .Q(outputs[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_reg[10] 
       (.C(s00_axi_aclk),
        .CE(if_end),
        .D(backward_n_6),
        .Q(outputs[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_reg[11] 
       (.C(s00_axi_aclk),
        .CE(if_end),
        .D(backward_n_5),
        .Q(outputs[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_reg[12] 
       (.C(s00_axi_aclk),
        .CE(if_end),
        .D(backward_n_4),
        .Q(outputs[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_reg[13] 
       (.C(s00_axi_aclk),
        .CE(if_end),
        .D(backward_n_3),
        .Q(outputs[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_reg[14] 
       (.C(s00_axi_aclk),
        .CE(if_end),
        .D(backward_n_2),
        .Q(outputs[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_reg[15] 
       (.C(s00_axi_aclk),
        .CE(if_end),
        .D(backward_n_1),
        .Q(outputs[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_reg[16] 
       (.C(s00_axi_aclk),
        .CE(if_end),
        .D(backward_n_32),
        .Q(outputs[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_reg[17] 
       (.C(s00_axi_aclk),
        .CE(if_end),
        .D(backward_n_31),
        .Q(outputs[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_reg[18] 
       (.C(s00_axi_aclk),
        .CE(if_end),
        .D(backward_n_30),
        .Q(outputs[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_reg[19] 
       (.C(s00_axi_aclk),
        .CE(if_end),
        .D(backward_n_29),
        .Q(outputs[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_reg[1] 
       (.C(s00_axi_aclk),
        .CE(if_end),
        .D(backward_n_15),
        .Q(outputs[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_reg[20] 
       (.C(s00_axi_aclk),
        .CE(if_end),
        .D(backward_n_28),
        .Q(outputs[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_reg[21] 
       (.C(s00_axi_aclk),
        .CE(if_end),
        .D(backward_n_27),
        .Q(outputs[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_reg[22] 
       (.C(s00_axi_aclk),
        .CE(if_end),
        .D(backward_n_26),
        .Q(outputs[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_reg[23] 
       (.C(s00_axi_aclk),
        .CE(if_end),
        .D(backward_n_25),
        .Q(outputs[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_reg[24] 
       (.C(s00_axi_aclk),
        .CE(if_end),
        .D(backward_n_24),
        .Q(outputs[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_reg[25] 
       (.C(s00_axi_aclk),
        .CE(if_end),
        .D(backward_n_23),
        .Q(outputs[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_reg[26] 
       (.C(s00_axi_aclk),
        .CE(if_end),
        .D(backward_n_22),
        .Q(outputs[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_reg[27] 
       (.C(s00_axi_aclk),
        .CE(if_end),
        .D(backward_n_21),
        .Q(outputs[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_reg[28] 
       (.C(s00_axi_aclk),
        .CE(if_end),
        .D(backward_n_20),
        .Q(outputs[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_reg[29] 
       (.C(s00_axi_aclk),
        .CE(if_end),
        .D(backward_n_19),
        .Q(outputs[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_reg[2] 
       (.C(s00_axi_aclk),
        .CE(if_end),
        .D(backward_n_14),
        .Q(outputs[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_reg[30] 
       (.C(s00_axi_aclk),
        .CE(if_end),
        .D(backward_n_18),
        .Q(outputs[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_reg[31] 
       (.C(s00_axi_aclk),
        .CE(if_end),
        .D(backward_n_17),
        .Q(outputs[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_reg[3] 
       (.C(s00_axi_aclk),
        .CE(if_end),
        .D(backward_n_13),
        .Q(outputs[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_reg[4] 
       (.C(s00_axi_aclk),
        .CE(if_end),
        .D(backward_n_12),
        .Q(outputs[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_reg[5] 
       (.C(s00_axi_aclk),
        .CE(if_end),
        .D(backward_n_11),
        .Q(outputs[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_reg[6] 
       (.C(s00_axi_aclk),
        .CE(if_end),
        .D(backward_n_10),
        .Q(outputs[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_reg[7] 
       (.C(s00_axi_aclk),
        .CE(if_end),
        .D(backward_n_9),
        .Q(outputs[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_reg[8] 
       (.C(s00_axi_aclk),
        .CE(if_end),
        .D(backward_n_8),
        .Q(outputs[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_reg[9] 
       (.C(s00_axi_aclk),
        .CE(if_end),
        .D(backward_n_7),
        .Q(outputs[9]),
        .R(1'b0));
  design_1_weight_ram ram
       (.A(A_0),
        .ARG({backward_n_177,backward_n_178}),
        .D({ram_n_244,ram_n_245,ram_n_246,ram_n_247,ram_n_248,ram_n_249,ram_n_250,ram_n_251,ram_n_252,ram_n_253,ram_n_254,ram_n_255,ram_n_256,ram_n_257,ram_n_258,ram_n_259}),
        .Q({current_y_out[24:16],current_y_out[8:0]}),
        .S({ram_n_260,ram_n_261,ram_n_262,ram_n_263}),
        .\addr_temp_reg[0] ({ram_n_264,ram_n_265,ram_n_266,ram_n_267}),
        .\addr_temp_reg[0]_0 ({ram_n_268,ram_n_269,ram_n_270,ram_n_271}),
        .\addr_temp_reg[0]_1 ({ram_n_288,ram_n_289,ram_n_290,ram_n_291,ram_n_292,ram_n_293,ram_n_294,ram_n_295,ram_n_296,ram_n_297,ram_n_298,ram_n_299,ram_n_300,ram_n_301,ram_n_302,ram_n_303}),
        .\axi_araddr_reg[2] (\axi_araddr_reg[2] ),
        .\axi_rdata_reg[0] (\axi_rdata_reg[0] ),
        .\axi_rdata_reg[10] (\axi_rdata_reg[10] ),
        .\axi_rdata_reg[11] (\axi_rdata_reg[11] ),
        .\axi_rdata_reg[16] (\axi_rdata_reg[16] ),
        .\axi_rdata_reg[22] (\axi_rdata_reg[22] ),
        .\axi_rdata_reg[24] (\axi_rdata_reg[24] ),
        .\axi_rdata_reg[2] (\axi_rdata_reg[2] ),
        .\axi_rdata_reg[31] (\axi_rdata_reg[31] ),
        .\axi_rdata_reg[3] (\axi_rdata_reg[3] ),
        .\axi_rdata_reg[4] (\axi_rdata_reg[4] ),
        .\axi_rdata_reg[5] (\axi_rdata_reg[5] ),
        .\axi_rdata_reg[6] (\axi_rdata_reg[6] ),
        .\axi_rdata_reg[7] (\axi_rdata_reg[7] ),
        .\axi_rdata_reg[8] (\axi_rdata_reg[8] ),
        .\axi_rdata_reg[8]_0 (\axi_rdata_reg[8]_0 ),
        .\axi_rdata_reg[9] (\axi_rdata_reg[9] ),
        .data_out(data_out),
        .\num_of_before_reg[0] ({ram_n_176,ram_n_177,ram_n_178,ram_n_179}),
        .\num_of_before_reg[0]_0 ({ram_n_180,ram_n_181,ram_n_182,ram_n_183}),
        .\num_of_before_reg[0]_1 ({ram_n_184,ram_n_185,ram_n_186,ram_n_187}),
        .\num_of_before_reg[0]_2 ({ram_n_188,ram_n_189,ram_n_190,ram_n_191}),
        .\num_of_before_reg[0]_3 ({ram_n_192,ram_n_193,ram_n_194,ram_n_195}),
        .\num_of_before_reg[0]_4 ({ram_n_196,ram_n_197,ram_n_198,ram_n_199}),
        .\num_of_before_reg[0]_5 ({ram_n_200,ram_n_201,ram_n_202,ram_n_203}),
        .\num_of_before_reg[0]_6 ({ram_n_204,ram_n_205,ram_n_206,ram_n_207}),
        .\num_of_before_reg[1] ({ram_n_64,ram_n_65,ram_n_66,ram_n_67}),
        .\num_of_before_reg[1]_0 ({ram_n_164,ram_n_165,ram_n_166,ram_n_167}),
        .\num_of_before_reg[1]_1 ({ram_n_168,ram_n_169,ram_n_170,ram_n_171}),
        .\num_of_before_reg[1]_2 ({ram_n_172,ram_n_173,ram_n_174,ram_n_175}),
        .p_1_in({ram_n_335,ram_n_336,ram_n_337,ram_n_338,ram_n_339,ram_n_340,ram_n_341,ram_n_342,ram_n_343,ram_n_344,ram_n_345,ram_n_346,ram_n_347,ram_n_348,ram_n_349}),
        .p_7_in(p_7_in),
        .\ram_reg[0][95]_0 ({data_out_test[191:160],data_out_test[95:64]}),
        .\ram_reg[0][95]_1 ({\w_inputs_temp_reg_n_0_[95] ,\w_inputs_temp_reg_n_0_[94] ,\w_inputs_temp_reg_n_0_[93] ,\w_inputs_temp_reg_n_0_[92] ,\w_inputs_temp_reg_n_0_[91] ,\w_inputs_temp_reg_n_0_[90] ,\w_inputs_temp_reg_n_0_[89] ,\w_inputs_temp_reg_n_0_[88] ,\w_inputs_temp_reg_n_0_[87] ,\w_inputs_temp_reg_n_0_[86] ,\w_inputs_temp_reg_n_0_[85] ,\w_inputs_temp_reg_n_0_[84] ,\w_inputs_temp_reg_n_0_[83] ,\w_inputs_temp_reg_n_0_[82] ,\w_inputs_temp_reg_n_0_[81] ,\w_inputs_temp_reg_n_0_[80] ,\w_inputs_temp_reg_n_0_[79] ,\w_inputs_temp_reg_n_0_[78] ,\w_inputs_temp_reg_n_0_[77] ,\w_inputs_temp_reg_n_0_[76] ,\w_inputs_temp_reg_n_0_[75] ,\w_inputs_temp_reg_n_0_[74] ,\w_inputs_temp_reg_n_0_[73] ,\w_inputs_temp_reg_n_0_[72] ,\w_inputs_temp_reg_n_0_[71] ,\w_inputs_temp_reg_n_0_[70] ,\w_inputs_temp_reg_n_0_[69] ,\w_inputs_temp_reg_n_0_[68] ,\w_inputs_temp_reg_n_0_[67] ,\w_inputs_temp_reg_n_0_[66] ,\w_inputs_temp_reg_n_0_[65] ,\w_inputs_temp_reg_n_0_[64] ,\w_inputs_temp_reg_n_0_[63] ,\w_inputs_temp_reg_n_0_[62] ,\w_inputs_temp_reg_n_0_[61] ,\w_inputs_temp_reg_n_0_[60] ,\w_inputs_temp_reg_n_0_[59] ,\w_inputs_temp_reg_n_0_[58] ,\w_inputs_temp_reg_n_0_[57] ,\w_inputs_temp_reg_n_0_[56] ,\w_inputs_temp_reg_n_0_[55] ,\w_inputs_temp_reg_n_0_[54] ,\w_inputs_temp_reg_n_0_[53] ,\w_inputs_temp_reg_n_0_[52] ,\w_inputs_temp_reg_n_0_[51] ,\w_inputs_temp_reg_n_0_[50] ,\w_inputs_temp_reg_n_0_[49] ,\w_inputs_temp_reg_n_0_[48] ,\w_inputs_temp_reg_n_0_[47] ,\w_inputs_temp_reg_n_0_[46] ,\w_inputs_temp_reg_n_0_[45] ,\w_inputs_temp_reg_n_0_[44] ,\w_inputs_temp_reg_n_0_[43] ,\w_inputs_temp_reg_n_0_[42] ,\w_inputs_temp_reg_n_0_[41] ,\w_inputs_temp_reg_n_0_[40] ,\w_inputs_temp_reg_n_0_[39] ,\w_inputs_temp_reg_n_0_[38] ,\w_inputs_temp_reg_n_0_[37] ,\w_inputs_temp_reg_n_0_[36] ,\w_inputs_temp_reg_n_0_[35] ,\w_inputs_temp_reg_n_0_[34] ,\w_inputs_temp_reg_n_0_[33] ,\w_inputs_temp_reg_n_0_[32] ,\w_inputs_temp_reg_n_0_[31] ,\w_inputs_temp_reg_n_0_[30] ,\w_inputs_temp_reg_n_0_[29] ,\w_inputs_temp_reg_n_0_[28] ,\w_inputs_temp_reg_n_0_[27] ,\w_inputs_temp_reg_n_0_[26] ,\w_inputs_temp_reg_n_0_[25] ,\w_inputs_temp_reg_n_0_[24] ,\w_inputs_temp_reg_n_0_[23] ,\w_inputs_temp_reg_n_0_[22] ,\w_inputs_temp_reg_n_0_[21] ,\w_inputs_temp_reg_n_0_[20] ,\w_inputs_temp_reg_n_0_[19] ,\w_inputs_temp_reg_n_0_[18] ,\w_inputs_temp_reg_n_0_[17] ,\w_inputs_temp_reg_n_0_[16] ,\w_inputs_temp_reg_n_0_[15] ,\w_inputs_temp_reg_n_0_[14] ,\w_inputs_temp_reg_n_0_[13] ,\w_inputs_temp_reg_n_0_[12] ,\w_inputs_temp_reg_n_0_[11] ,\w_inputs_temp_reg_n_0_[10] ,\w_inputs_temp_reg_n_0_[9] ,\w_inputs_temp_reg_n_0_[8] ,\w_inputs_temp_reg_n_0_[7] ,\w_inputs_temp_reg_n_0_[6] ,\w_inputs_temp_reg_n_0_[5] ,\w_inputs_temp_reg_n_0_[4] ,\w_inputs_temp_reg_n_0_[3] ,\w_inputs_temp_reg_n_0_[2] ,\w_inputs_temp_reg_n_0_[1] ,\w_inputs_temp_reg_n_0_[0] }),
        .\ram_reg[0][95]_2 (write_enable_reg_n_0),
        .\ram_reg[1][0]_0 ({\addr_temp_reg_n_0_[4] ,\addr_temp_reg_n_0_[3] ,\addr_temp_reg_n_0_[2] ,\addr_temp_reg_n_0_[1] ,\addr_temp_reg_n_0_[0] }),
        .\ram_reg[1][47]_0 ({ram_n_304,ram_n_305,ram_n_306,ram_n_307,ram_n_308,ram_n_309,ram_n_310,ram_n_311,ram_n_312,ram_n_313,ram_n_314,ram_n_315,ram_n_316,ram_n_317,ram_n_318,ram_n_319}),
        .\ram_reg[1][63]_0 ({ram_n_240,ram_n_241,ram_n_242,ram_n_243}),
        .\ram_reg[1][78]_0 ({ram_n_320,ram_n_321,ram_n_322,ram_n_323,ram_n_324,ram_n_325,ram_n_326,ram_n_327,ram_n_328,ram_n_329,ram_n_330,ram_n_331,ram_n_332,ram_n_333,ram_n_334}),
        .\reg_data_out_reg[0]_i_1_0 (\reg_data_out_reg[0]_i_1 ),
        .\reg_data_out_reg[0]_i_2_0 (\reg_data_out_reg[0]_i_2 ),
        .\reg_data_out_reg[10]_i_1_0 (\reg_data_out_reg[10]_i_1 ),
        .\reg_data_out_reg[10]_i_3_0 (\reg_data_out_reg[10]_i_3 ),
        .\reg_data_out_reg[11]_i_1_0 (\reg_data_out_reg[11]_i_1 ),
        .\reg_data_out_reg[11]_i_4_0 (\reg_data_out_reg[11]_i_4 ),
        .\reg_data_out_reg[12]_i_1_0 (\reg_data_out_reg[12]_i_1 ),
        .\reg_data_out_reg[12]_i_2_0 (\reg_data_out_reg[12]_i_2 ),
        .\reg_data_out_reg[13]_i_1_0 (\reg_data_out_reg[13]_i_1 ),
        .\reg_data_out_reg[13]_i_1_1 (\reg_data_out_reg[13]_i_1_0 ),
        .\reg_data_out_reg[13]_i_2_0 (\reg_data_out_reg[13]_i_2 ),
        .\reg_data_out_reg[14]_i_1_0 (\reg_data_out_reg[14]_i_1 ),
        .\reg_data_out_reg[14]_i_4_0 (\reg_data_out_reg[14]_i_4 ),
        .\reg_data_out_reg[15]_i_1_0 (\reg_data_out_reg[15]_i_1 ),
        .\reg_data_out_reg[15]_i_2_0 (\reg_data_out_reg[15]_i_2 ),
        .\reg_data_out_reg[15]_i_4_0 (\reg_data_out_reg[15]_i_4 ),
        .\reg_data_out_reg[16]_i_1_0 (\reg_data_out_reg[16]_i_1 ),
        .\reg_data_out_reg[16]_i_2_0 (\reg_data_out_reg[16]_i_2 ),
        .\reg_data_out_reg[17]_i_1_0 (\reg_data_out_reg[17]_i_1 ),
        .\reg_data_out_reg[17]_i_1_1 (\reg_data_out_reg[17]_i_1_0 ),
        .\reg_data_out_reg[17]_i_4_0 (\reg_data_out_reg[17]_i_4 ),
        .\reg_data_out_reg[18]_i_1_0 (\reg_data_out_reg[18]_i_1 ),
        .\reg_data_out_reg[18]_i_2_0 (\reg_data_out_reg[18]_i_2 ),
        .\reg_data_out_reg[18]_i_2_1 (\reg_data_out_reg[18]_i_2_0 ),
        .\reg_data_out_reg[18]_i_3_0 (\reg_data_out_reg[18]_i_3 ),
        .\reg_data_out_reg[19]_i_1_0 (\reg_data_out_reg[19]_i_1 ),
        .\reg_data_out_reg[19]_i_2_0 (\reg_data_out_reg[19]_i_2 ),
        .\reg_data_out_reg[19]_i_3_0 (\reg_data_out_reg[19]_i_3 ),
        .\reg_data_out_reg[1]_i_1_0 (\reg_data_out_reg[1]_i_1 ),
        .\reg_data_out_reg[1]_i_1_1 (\reg_data_out_reg[1]_i_1_0 ),
        .\reg_data_out_reg[1]_i_3_0 (\reg_data_out_reg[1]_i_3 ),
        .\reg_data_out_reg[20]_i_1_0 (\reg_data_out_reg[20]_i_1 ),
        .\reg_data_out_reg[20]_i_1_1 (\reg_data_out_reg[20]_i_1_0 ),
        .\reg_data_out_reg[20]_i_2_0 (\reg_data_out_reg[20]_i_2 ),
        .\reg_data_out_reg[20]_i_3_0 (\reg_data_out_reg[20]_i_3 ),
        .\reg_data_out_reg[21]_i_1_0 (\reg_data_out_reg[21]_i_1 ),
        .\reg_data_out_reg[21]_i_3_0 (\reg_data_out_reg[21]_i_3 ),
        .\reg_data_out_reg[21]_i_4_0 (\reg_data_out_reg[21]_i_4 ),
        .\reg_data_out_reg[22]_i_1_0 (\reg_data_out_reg[22]_i_1 ),
        .\reg_data_out_reg[22]_i_1_1 (\reg_data_out_reg[22]_i_1_0 ),
        .\reg_data_out_reg[22]_i_2_0 (\reg_data_out_reg[22]_i_2 ),
        .\reg_data_out_reg[22]_i_2_1 (\reg_data_out_reg[22]_i_2_0 ),
        .\reg_data_out_reg[22]_i_3_0 (\reg_data_out_reg[22]_i_3 ),
        .\reg_data_out_reg[22]_i_4_0 (\reg_data_out_reg[22]_i_4 ),
        .\reg_data_out_reg[23]_i_1_0 (\reg_data_out_reg[23]_i_1 ),
        .\reg_data_out_reg[23]_i_3_0 (\reg_data_out_reg[23]_i_3 ),
        .\reg_data_out_reg[23]_i_4_0 (\reg_data_out_reg[23]_i_4 ),
        .\reg_data_out_reg[23]_i_9_0 (\reg_data_out_reg[23]_i_9 ),
        .\reg_data_out_reg[23]_i_9_1 (\reg_data_out_reg[23]_i_9_0 ),
        .\reg_data_out_reg[24]_i_1_0 (\reg_data_out_reg[24]_i_1 ),
        .\reg_data_out_reg[24]_i_1_1 (\reg_data_out_reg[24]_i_1_0 ),
        .\reg_data_out_reg[24]_i_1_2 (\reg_data_out_reg[24]_i_1_1 ),
        .\reg_data_out_reg[25]_i_3_0 (\reg_data_out_reg[25]_i_3 ),
        .\reg_data_out_reg[25]_i_5_0 (\reg_data_out_reg[25]_i_5 ),
        .\reg_data_out_reg[26]_i_1_0 (\reg_data_out_reg[26]_i_1 ),
        .\reg_data_out_reg[26]_i_4_0 (\reg_data_out_reg[26]_i_4 ),
        .\reg_data_out_reg[27]_i_3_0 (\reg_data_out_reg[27]_i_3 ),
        .\reg_data_out_reg[27]_i_5_0 (\reg_data_out_reg[27]_i_5 ),
        .\reg_data_out_reg[28]_i_1_0 (\reg_data_out_reg[28]_i_1 ),
        .\reg_data_out_reg[28]_i_4_0 (\reg_data_out_reg[28]_i_4 ),
        .\reg_data_out_reg[29]_i_1_0 (\reg_data_out_reg[29]_i_1 ),
        .\reg_data_out_reg[29]_i_2_0 (\reg_data_out_reg[29]_i_2 ),
        .\reg_data_out_reg[29]_i_5_0 (\reg_data_out_reg[29]_i_5 ),
        .\reg_data_out_reg[2]_i_1_0 (\reg_data_out_reg[2]_i_1 ),
        .\reg_data_out_reg[2]_i_3_0 (\reg_data_out_reg[2]_i_3 ),
        .\reg_data_out_reg[30]_i_1_0 (\reg_data_out_reg[30]_i_1 ),
        .\reg_data_out_reg[30]_i_1_1 (\reg_data_out_reg[30]_i_1_0 ),
        .\reg_data_out_reg[30]_i_1_2 (\reg_data_out_reg[30]_i_1_1 ),
        .\reg_data_out_reg[30]_i_5_0 (\reg_data_out_reg[30]_i_5 ),
        .\reg_data_out_reg[31]_i_1_0 (\reg_data_out_reg[31]_i_1 ),
        .\reg_data_out_reg[31]_i_1_1 (\reg_data_out_reg[31]_i_1_0 ),
        .\reg_data_out_reg[31]_i_1_2 (\reg_data_out_reg[31]_i_1_1 ),
        .\reg_data_out_reg[31]_i_1_3 (\reg_data_out_reg[31]_i_1_2 ),
        .\reg_data_out_reg[31]_i_3_0 (\reg_data_out_reg[31]_i_3 ),
        .\reg_data_out_reg[31]_i_3_1 (\reg_data_out_reg[31]_i_3_0 ),
        .\reg_data_out_reg[31]_i_4_0 (\reg_data_out_reg[31]_i_4 ),
        .\reg_data_out_reg[31]_i_6_0 (\reg_data_out_reg[31]_i_6 ),
        .\reg_data_out_reg[31]_i_6_1 (\reg_data_out_reg[31]_i_6_0 ),
        .\reg_data_out_reg[3]_i_1_0 (\reg_data_out_reg[3]_i_1 ),
        .\reg_data_out_reg[3]_i_3_0 (\reg_data_out_reg[3]_i_3 ),
        .\reg_data_out_reg[4]_i_1_0 (\reg_data_out_reg[4]_i_1 ),
        .\reg_data_out_reg[4]_i_3_0 (\reg_data_out_reg[4]_i_3 ),
        .\reg_data_out_reg[5]_i_1_0 (\reg_data_out_reg[5]_i_1 ),
        .\reg_data_out_reg[5]_i_1_1 (\reg_data_out_reg[5]_i_1_0 ),
        .\reg_data_out_reg[5]_i_3_0 (\reg_data_out_reg[5]_i_3 ),
        .\reg_data_out_reg[6]_i_1_0 (\reg_data_out_reg[6]_i_1 ),
        .\reg_data_out_reg[6]_i_3_0 (\reg_data_out_reg[6]_i_3 ),
        .\reg_data_out_reg[7]_i_1_0 (\reg_data_out_reg[7]_i_1 ),
        .\reg_data_out_reg[7]_i_3_0 (\reg_data_out_reg[7]_i_3 ),
        .\reg_data_out_reg[8]_i_1_0 (\reg_data_out_reg[8]_i_1 ),
        .\reg_data_out_reg[8]_i_1_1 (\reg_data_out_reg[8]_i_1_0 ),
        .\reg_data_out_reg[9]_i_1_0 (\reg_data_out_reg[9]_i_1 ),
        .\reg_data_out_reg[9]_i_3_0 (\reg_data_out_reg[9]_i_3 ),
        .total_error_out(total_error_out),
        .w_inputs_pop1(p_1_in15_in[95:80]),
        .\w_inputs_pop_reg[63]_i_3 (\w_inputs_pop_reg[63]_i_8_n_0 ),
        .\w_inputs_pop_reg[67]_i_3 (num_of_before),
        .weights_update(weights_update));
  LUT6 #(
    .INIT(64'h0000F5F30000FFFF)) 
    \sel_div[0]_i_1__0 
       (.I0(\sel_div[1]_i_5_n_0 ),
        .I1(\sel_div[2]_i_2_n_0 ),
        .I2(\sel_div[0]_i_2_n_0 ),
        .I3(\sel_div_reg_n_0_[1] ),
        .I4(\sel_div_reg_n_0_[0] ),
        .I5(\sel_div_reg_n_0_[2] ),
        .O(\sel_div[0]_i_1__0_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \sel_div[0]_i_2 
       (.I0(\sel_div_reg_n_0_[4] ),
        .I1(\sel_div_reg_n_0_[3] ),
        .O(\sel_div[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000505555540000)) 
    \sel_div[1]_i_1__0 
       (.I0(\sel_div[1]_i_2_n_0 ),
        .I1(\sel_div[1]_i_3_n_0 ),
        .I2(\sel_div[1]_i_4_n_0 ),
        .I3(\sel_div[1]_i_5_n_0 ),
        .I4(\sel_div_reg_n_0_[0] ),
        .I5(\sel_div_reg_n_0_[1] ),
        .O(\sel_div[1]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FF5FFFDF)) 
    \sel_div[1]_i_2 
       (.I0(\current_example_reg[0] ),
        .I1(\State_reg_n_0_[0] ),
        .I2(\State_reg_n_0_[1] ),
        .I3(\State_reg_n_0_[3] ),
        .I4(\State_reg_n_0_[2] ),
        .I5(\State[3]_i_4_n_0 ),
        .O(\sel_div[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT5 #(
    .INIT(32'hF7FFFFFF)) 
    \sel_div[1]_i_3 
       (.I0(\State_reg_n_0_[0] ),
        .I1(\State_reg_n_0_[2] ),
        .I2(\State_reg_n_0_[3] ),
        .I3(\State_reg_n_0_[1] ),
        .I4(\current_example_reg[0] ),
        .O(\sel_div[1]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    \sel_div[1]_i_4 
       (.I0(\sel_div_reg_n_0_[3] ),
        .I1(\sel_div_reg_n_0_[4] ),
        .I2(\sel_div_reg_n_0_[2] ),
        .O(\sel_div[1]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT5 #(
    .INIT(32'h00000800)) 
    \sel_div[1]_i_5 
       (.I0(\current_example_reg[0] ),
        .I1(\State_reg_n_0_[2] ),
        .I2(\State_reg_n_0_[0] ),
        .I3(\State_reg_n_0_[1] ),
        .I4(\State_reg_n_0_[3] ),
        .O(\sel_div[1]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h00000020)) 
    \sel_div[2]_i_2 
       (.I0(\current_example_reg[0] ),
        .I1(\State_reg_n_0_[0] ),
        .I2(\State_reg_n_0_[1] ),
        .I3(\State_reg_n_0_[3] ),
        .I4(\State_reg_n_0_[2] ),
        .O(\sel_div[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00FFFE00F500FF00)) 
    \sel_div[2]_i_3 
       (.I0(\sel_div[1]_i_5_n_0 ),
        .I1(\sel_div[1]_i_3_n_0 ),
        .I2(\sel_div[0]_i_2_n_0 ),
        .I3(\sel_div_reg_n_0_[2] ),
        .I4(\sel_div_reg_n_0_[1] ),
        .I5(\sel_div_reg_n_0_[0] ),
        .O(\sel_div[2]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h0FFEF000)) 
    \sel_div[2]_i_4 
       (.I0(\sel_div_reg_n_0_[3] ),
        .I1(\sel_div_reg_n_0_[4] ),
        .I2(\sel_div_reg_n_0_[1] ),
        .I3(\sel_div_reg_n_0_[0] ),
        .I4(\sel_div_reg_n_0_[2] ),
        .O(\sel_div[2]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \sel_div[3]_i_1__0 
       (.I0(\sel_div_reg_n_0_[3] ),
        .I1(\sel_div_reg_n_0_[2] ),
        .I2(\sel_div_reg_n_0_[0] ),
        .I3(\sel_div_reg_n_0_[1] ),
        .O(\sel_div[3]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \sel_div[4]_i_1 
       (.I0(\State_reg_n_0_[2] ),
        .I1(\State_reg_n_0_[3] ),
        .I2(\State_reg_n_0_[1] ),
        .I3(\State_reg_n_0_[0] ),
        .O(w_inputs_temp));
  LUT4 #(
    .INIT(16'h0E00)) 
    \sel_div[4]_i_2__0 
       (.I0(\State_reg_n_0_[0] ),
        .I1(\State_reg_n_0_[1] ),
        .I2(\State_reg_n_0_[3] ),
        .I3(\current_example_reg[0] ),
        .O(sel_div));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \sel_div[4]_i_3 
       (.I0(\sel_div_reg_n_0_[4] ),
        .I1(\sel_div_reg_n_0_[1] ),
        .I2(\sel_div_reg_n_0_[0] ),
        .I3(\sel_div_reg_n_0_[2] ),
        .I4(\sel_div_reg_n_0_[3] ),
        .O(\sel_div[4]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sel_div_reg[0] 
       (.C(s00_axi_aclk),
        .CE(sel_div),
        .D(\sel_div[0]_i_1__0_n_0 ),
        .Q(\sel_div_reg_n_0_[0] ),
        .R(w_inputs_temp));
  FDRE #(
    .INIT(1'b0)) 
    \sel_div_reg[1] 
       (.C(s00_axi_aclk),
        .CE(sel_div),
        .D(\sel_div[1]_i_1__0_n_0 ),
        .Q(\sel_div_reg_n_0_[1] ),
        .R(w_inputs_temp));
  FDRE #(
    .INIT(1'b0)) 
    \sel_div_reg[2] 
       (.C(s00_axi_aclk),
        .CE(sel_div),
        .D(\sel_div_reg[2]_i_1_n_0 ),
        .Q(\sel_div_reg_n_0_[2] ),
        .R(w_inputs_temp));
  MUXF7 \sel_div_reg[2]_i_1 
       (.I0(\sel_div[2]_i_3_n_0 ),
        .I1(\sel_div[2]_i_4_n_0 ),
        .O(\sel_div_reg[2]_i_1_n_0 ),
        .S(\sel_div[2]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sel_div_reg[3] 
       (.C(s00_axi_aclk),
        .CE(sel_div),
        .D(\sel_div[3]_i_1__0_n_0 ),
        .Q(\sel_div_reg_n_0_[3] ),
        .R(w_inputs_temp));
  FDRE #(
    .INIT(1'b0)) 
    \sel_div_reg[4] 
       (.C(s00_axi_aclk),
        .CE(sel_div),
        .D(\sel_div[4]_i_3_n_0 ),
        .Q(\sel_div_reg_n_0_[4] ),
        .R(w_inputs_temp));
  LUT2 #(
    .INIT(4'h6)) 
    \total_error_temp[0]_i_4 
       (.I0(napaka[3]),
        .I1(total_error_temp_reg[3]),
        .O(\total_error_temp[0]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \total_error_temp[0]_i_5 
       (.I0(napaka[2]),
        .I1(total_error_temp_reg[2]),
        .O(\total_error_temp[0]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \total_error_temp[0]_i_6 
       (.I0(napaka[1]),
        .I1(total_error_temp_reg[1]),
        .O(\total_error_temp[0]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \total_error_temp[0]_i_7 
       (.I0(napaka[0]),
        .I1(total_error_temp_reg[0]),
        .O(\total_error_temp[0]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \total_error_temp[12]_i_2 
       (.I0(total_error_temp_reg[15]),
        .I1(napaka[15]),
        .O(\total_error_temp[12]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \total_error_temp[12]_i_3 
       (.I0(napaka[14]),
        .I1(total_error_temp_reg[14]),
        .O(\total_error_temp[12]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \total_error_temp[12]_i_4 
       (.I0(napaka[13]),
        .I1(total_error_temp_reg[13]),
        .O(\total_error_temp[12]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \total_error_temp[12]_i_5 
       (.I0(napaka[12]),
        .I1(total_error_temp_reg[12]),
        .O(\total_error_temp[12]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \total_error_temp[4]_i_2 
       (.I0(napaka[7]),
        .I1(total_error_temp_reg[7]),
        .O(\total_error_temp[4]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \total_error_temp[4]_i_3 
       (.I0(napaka[6]),
        .I1(total_error_temp_reg[6]),
        .O(\total_error_temp[4]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \total_error_temp[4]_i_4 
       (.I0(napaka[5]),
        .I1(total_error_temp_reg[5]),
        .O(\total_error_temp[4]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \total_error_temp[4]_i_5 
       (.I0(napaka[4]),
        .I1(total_error_temp_reg[4]),
        .O(\total_error_temp[4]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \total_error_temp[8]_i_2 
       (.I0(napaka[11]),
        .I1(total_error_temp_reg[11]),
        .O(\total_error_temp[8]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \total_error_temp[8]_i_3 
       (.I0(napaka[10]),
        .I1(total_error_temp_reg[10]),
        .O(\total_error_temp[8]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \total_error_temp[8]_i_4 
       (.I0(napaka[9]),
        .I1(total_error_temp_reg[9]),
        .O(\total_error_temp[8]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \total_error_temp[8]_i_5 
       (.I0(napaka[8]),
        .I1(total_error_temp_reg[8]),
        .O(\total_error_temp[8]_i_5_n_0 ));
  CARRY4 \total_error_temp_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\total_error_temp_reg[0]_i_3_n_0 ,\total_error_temp_reg[0]_i_3_n_1 ,\total_error_temp_reg[0]_i_3_n_2 ,\total_error_temp_reg[0]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI(napaka[3:0]),
        .O(O),
        .S({\total_error_temp[0]_i_4_n_0 ,\total_error_temp[0]_i_5_n_0 ,\total_error_temp[0]_i_6_n_0 ,\total_error_temp[0]_i_7_n_0 }));
  CARRY4 \total_error_temp_reg[12]_i_1 
       (.CI(\total_error_temp_reg[8]_i_1_n_0 ),
        .CO({\NLW_total_error_temp_reg[12]_i_1_CO_UNCONNECTED [3],\total_error_temp_reg[12]_i_1_n_1 ,\total_error_temp_reg[12]_i_1_n_2 ,\total_error_temp_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,napaka[14:12]}),
        .O(\napaka_reg[14]_0 ),
        .S({\total_error_temp[12]_i_2_n_0 ,\total_error_temp[12]_i_3_n_0 ,\total_error_temp[12]_i_4_n_0 ,\total_error_temp[12]_i_5_n_0 }));
  CARRY4 \total_error_temp_reg[4]_i_1 
       (.CI(\total_error_temp_reg[0]_i_3_n_0 ),
        .CO({\total_error_temp_reg[4]_i_1_n_0 ,\total_error_temp_reg[4]_i_1_n_1 ,\total_error_temp_reg[4]_i_1_n_2 ,\total_error_temp_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(napaka[7:4]),
        .O(\napaka_reg[7]_0 ),
        .S({\total_error_temp[4]_i_2_n_0 ,\total_error_temp[4]_i_3_n_0 ,\total_error_temp[4]_i_4_n_0 ,\total_error_temp[4]_i_5_n_0 }));
  CARRY4 \total_error_temp_reg[8]_i_1 
       (.CI(\total_error_temp_reg[4]_i_1_n_0 ),
        .CO({\total_error_temp_reg[8]_i_1_n_0 ,\total_error_temp_reg[8]_i_1_n_1 ,\total_error_temp_reg[8]_i_1_n_2 ,\total_error_temp_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(napaka[11:8]),
        .O(\napaka_reg[11]_0 ),
        .S({\total_error_temp[8]_i_2_n_0 ,\total_error_temp[8]_i_3_n_0 ,\total_error_temp[8]_i_4_n_0 ,\total_error_temp[8]_i_5_n_0 }));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \w_inputs_pop_reg[0] 
       (.CLR(1'b0),
        .D(backward_n_96),
        .G(\w_inputs_pop_reg[31]_i_2_n_0 ),
        .GE(1'b1),
        .Q(w_inputs_pop[0]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \w_inputs_pop_reg[10] 
       (.CLR(1'b0),
        .D(backward_n_86),
        .G(\w_inputs_pop_reg[31]_i_2_n_0 ),
        .GE(1'b1),
        .Q(w_inputs_pop[10]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \w_inputs_pop_reg[11] 
       (.CLR(1'b0),
        .D(backward_n_85),
        .G(\w_inputs_pop_reg[31]_i_2_n_0 ),
        .GE(1'b1),
        .Q(w_inputs_pop[11]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \w_inputs_pop_reg[12] 
       (.CLR(1'b0),
        .D(backward_n_84),
        .G(\w_inputs_pop_reg[31]_i_2_n_0 ),
        .GE(1'b1),
        .Q(w_inputs_pop[12]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \w_inputs_pop_reg[13] 
       (.CLR(1'b0),
        .D(backward_n_83),
        .G(\w_inputs_pop_reg[31]_i_2_n_0 ),
        .GE(1'b1),
        .Q(w_inputs_pop[13]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \w_inputs_pop_reg[14] 
       (.CLR(1'b0),
        .D(backward_n_82),
        .G(\w_inputs_pop_reg[31]_i_2_n_0 ),
        .GE(1'b1),
        .Q(w_inputs_pop[14]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \w_inputs_pop_reg[15] 
       (.CLR(1'b0),
        .D(backward_n_81),
        .G(\w_inputs_pop_reg[31]_i_2_n_0 ),
        .GE(1'b1),
        .Q(w_inputs_pop[15]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \w_inputs_pop_reg[16] 
       (.CLR(1'b0),
        .D(backward_n_80),
        .G(\w_inputs_pop_reg[31]_i_2_n_0 ),
        .GE(1'b1),
        .Q(w_inputs_pop[16]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \w_inputs_pop_reg[17] 
       (.CLR(1'b0),
        .D(backward_n_79),
        .G(\w_inputs_pop_reg[31]_i_2_n_0 ),
        .GE(1'b1),
        .Q(w_inputs_pop[17]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \w_inputs_pop_reg[18] 
       (.CLR(1'b0),
        .D(backward_n_78),
        .G(\w_inputs_pop_reg[31]_i_2_n_0 ),
        .GE(1'b1),
        .Q(w_inputs_pop[18]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \w_inputs_pop_reg[19] 
       (.CLR(1'b0),
        .D(backward_n_77),
        .G(\w_inputs_pop_reg[31]_i_2_n_0 ),
        .GE(1'b1),
        .Q(w_inputs_pop[19]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \w_inputs_pop_reg[1] 
       (.CLR(1'b0),
        .D(backward_n_95),
        .G(\w_inputs_pop_reg[31]_i_2_n_0 ),
        .GE(1'b1),
        .Q(w_inputs_pop[1]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \w_inputs_pop_reg[20] 
       (.CLR(1'b0),
        .D(backward_n_76),
        .G(\w_inputs_pop_reg[31]_i_2_n_0 ),
        .GE(1'b1),
        .Q(w_inputs_pop[20]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \w_inputs_pop_reg[21] 
       (.CLR(1'b0),
        .D(backward_n_75),
        .G(\w_inputs_pop_reg[31]_i_2_n_0 ),
        .GE(1'b1),
        .Q(w_inputs_pop[21]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \w_inputs_pop_reg[22] 
       (.CLR(1'b0),
        .D(backward_n_74),
        .G(\w_inputs_pop_reg[31]_i_2_n_0 ),
        .GE(1'b1),
        .Q(w_inputs_pop[22]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \w_inputs_pop_reg[23] 
       (.CLR(1'b0),
        .D(backward_n_73),
        .G(\w_inputs_pop_reg[31]_i_2_n_0 ),
        .GE(1'b1),
        .Q(w_inputs_pop[23]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \w_inputs_pop_reg[24] 
       (.CLR(1'b0),
        .D(backward_n_72),
        .G(\w_inputs_pop_reg[31]_i_2_n_0 ),
        .GE(1'b1),
        .Q(w_inputs_pop[24]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \w_inputs_pop_reg[25] 
       (.CLR(1'b0),
        .D(backward_n_71),
        .G(\w_inputs_pop_reg[31]_i_2_n_0 ),
        .GE(1'b1),
        .Q(w_inputs_pop[25]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \w_inputs_pop_reg[26] 
       (.CLR(1'b0),
        .D(backward_n_70),
        .G(\w_inputs_pop_reg[31]_i_2_n_0 ),
        .GE(1'b1),
        .Q(w_inputs_pop[26]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \w_inputs_pop_reg[27] 
       (.CLR(1'b0),
        .D(backward_n_69),
        .G(\w_inputs_pop_reg[31]_i_2_n_0 ),
        .GE(1'b1),
        .Q(w_inputs_pop[27]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \w_inputs_pop_reg[28] 
       (.CLR(1'b0),
        .D(backward_n_68),
        .G(\w_inputs_pop_reg[31]_i_2_n_0 ),
        .GE(1'b1),
        .Q(w_inputs_pop[28]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \w_inputs_pop_reg[29] 
       (.CLR(1'b0),
        .D(backward_n_67),
        .G(\w_inputs_pop_reg[31]_i_2_n_0 ),
        .GE(1'b1),
        .Q(w_inputs_pop[29]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \w_inputs_pop_reg[2] 
       (.CLR(1'b0),
        .D(backward_n_94),
        .G(\w_inputs_pop_reg[31]_i_2_n_0 ),
        .GE(1'b1),
        .Q(w_inputs_pop[2]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \w_inputs_pop_reg[30] 
       (.CLR(1'b0),
        .D(backward_n_66),
        .G(\w_inputs_pop_reg[31]_i_2_n_0 ),
        .GE(1'b1),
        .Q(w_inputs_pop[30]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \w_inputs_pop_reg[31] 
       (.CLR(1'b0),
        .D(backward_n_65),
        .G(\w_inputs_pop_reg[31]_i_2_n_0 ),
        .GE(1'b1),
        .Q(w_inputs_pop[31]));
  LUT2 #(
    .INIT(4'h8)) 
    \w_inputs_pop_reg[31]_i_2 
       (.I0(\w_inputs_pop_reg[95]_i_2_n_0 ),
        .I1(num_of_before[1]),
        .O(\w_inputs_pop_reg[31]_i_2_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \w_inputs_pop_reg[32] 
       (.CLR(1'b0),
        .D(backward_n_64),
        .G(\w_inputs_pop_reg[47]_i_2_n_0 ),
        .GE(1'b1),
        .Q(w_inputs_pop[32]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \w_inputs_pop_reg[33] 
       (.CLR(1'b0),
        .D(backward_n_63),
        .G(\w_inputs_pop_reg[47]_i_2_n_0 ),
        .GE(1'b1),
        .Q(w_inputs_pop[33]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \w_inputs_pop_reg[34] 
       (.CLR(1'b0),
        .D(backward_n_62),
        .G(\w_inputs_pop_reg[47]_i_2_n_0 ),
        .GE(1'b1),
        .Q(w_inputs_pop[34]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \w_inputs_pop_reg[35] 
       (.CLR(1'b0),
        .D(backward_n_61),
        .G(\w_inputs_pop_reg[47]_i_2_n_0 ),
        .GE(1'b1),
        .Q(w_inputs_pop[35]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \w_inputs_pop_reg[36] 
       (.CLR(1'b0),
        .D(backward_n_60),
        .G(\w_inputs_pop_reg[47]_i_2_n_0 ),
        .GE(1'b1),
        .Q(w_inputs_pop[36]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \w_inputs_pop_reg[37] 
       (.CLR(1'b0),
        .D(backward_n_59),
        .G(\w_inputs_pop_reg[47]_i_2_n_0 ),
        .GE(1'b1),
        .Q(w_inputs_pop[37]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \w_inputs_pop_reg[38] 
       (.CLR(1'b0),
        .D(backward_n_58),
        .G(\w_inputs_pop_reg[47]_i_2_n_0 ),
        .GE(1'b1),
        .Q(w_inputs_pop[38]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \w_inputs_pop_reg[39] 
       (.CLR(1'b0),
        .D(backward_n_57),
        .G(\w_inputs_pop_reg[47]_i_2_n_0 ),
        .GE(1'b1),
        .Q(w_inputs_pop[39]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \w_inputs_pop_reg[3] 
       (.CLR(1'b0),
        .D(backward_n_93),
        .G(\w_inputs_pop_reg[31]_i_2_n_0 ),
        .GE(1'b1),
        .Q(w_inputs_pop[3]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \w_inputs_pop_reg[40] 
       (.CLR(1'b0),
        .D(backward_n_56),
        .G(\w_inputs_pop_reg[47]_i_2_n_0 ),
        .GE(1'b1),
        .Q(w_inputs_pop[40]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \w_inputs_pop_reg[41] 
       (.CLR(1'b0),
        .D(backward_n_55),
        .G(\w_inputs_pop_reg[47]_i_2_n_0 ),
        .GE(1'b1),
        .Q(w_inputs_pop[41]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \w_inputs_pop_reg[42] 
       (.CLR(1'b0),
        .D(backward_n_54),
        .G(\w_inputs_pop_reg[47]_i_2_n_0 ),
        .GE(1'b1),
        .Q(w_inputs_pop[42]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \w_inputs_pop_reg[43] 
       (.CLR(1'b0),
        .D(backward_n_53),
        .G(\w_inputs_pop_reg[47]_i_2_n_0 ),
        .GE(1'b1),
        .Q(w_inputs_pop[43]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \w_inputs_pop_reg[44] 
       (.CLR(1'b0),
        .D(backward_n_52),
        .G(\w_inputs_pop_reg[47]_i_2_n_0 ),
        .GE(1'b1),
        .Q(w_inputs_pop[44]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \w_inputs_pop_reg[45] 
       (.CLR(1'b0),
        .D(backward_n_51),
        .G(\w_inputs_pop_reg[47]_i_2_n_0 ),
        .GE(1'b1),
        .Q(w_inputs_pop[45]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \w_inputs_pop_reg[46] 
       (.CLR(1'b0),
        .D(backward_n_50),
        .G(\w_inputs_pop_reg[47]_i_2_n_0 ),
        .GE(1'b1),
        .Q(w_inputs_pop[46]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \w_inputs_pop_reg[47] 
       (.CLR(1'b0),
        .D(backward_n_49),
        .G(\w_inputs_pop_reg[47]_i_2_n_0 ),
        .GE(1'b1),
        .Q(w_inputs_pop[47]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \w_inputs_pop_reg[47]_i_2 
       (.I0(\w_inputs_pop_reg[95]_i_2_n_0 ),
        .I1(num_of_before[1]),
        .I2(num_of_before[0]),
        .O(\w_inputs_pop_reg[47]_i_2_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \w_inputs_pop_reg[48] 
       (.CLR(1'b0),
        .D(backward_n_48),
        .G(\w_inputs_pop_reg[63]_i_2_n_0 ),
        .GE(1'b1),
        .Q(w_inputs_pop[48]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \w_inputs_pop_reg[49] 
       (.CLR(1'b0),
        .D(backward_n_47),
        .G(\w_inputs_pop_reg[63]_i_2_n_0 ),
        .GE(1'b1),
        .Q(w_inputs_pop[49]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \w_inputs_pop_reg[4] 
       (.CLR(1'b0),
        .D(backward_n_92),
        .G(\w_inputs_pop_reg[31]_i_2_n_0 ),
        .GE(1'b1),
        .Q(w_inputs_pop[4]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \w_inputs_pop_reg[50] 
       (.CLR(1'b0),
        .D(backward_n_46),
        .G(\w_inputs_pop_reg[63]_i_2_n_0 ),
        .GE(1'b1),
        .Q(w_inputs_pop[50]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \w_inputs_pop_reg[51] 
       (.CLR(1'b0),
        .D(backward_n_45),
        .G(\w_inputs_pop_reg[63]_i_2_n_0 ),
        .GE(1'b1),
        .Q(w_inputs_pop[51]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \w_inputs_pop_reg[52] 
       (.CLR(1'b0),
        .D(backward_n_44),
        .G(\w_inputs_pop_reg[63]_i_2_n_0 ),
        .GE(1'b1),
        .Q(w_inputs_pop[52]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \w_inputs_pop_reg[53] 
       (.CLR(1'b0),
        .D(backward_n_43),
        .G(\w_inputs_pop_reg[63]_i_2_n_0 ),
        .GE(1'b1),
        .Q(w_inputs_pop[53]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \w_inputs_pop_reg[54] 
       (.CLR(1'b0),
        .D(backward_n_42),
        .G(\w_inputs_pop_reg[63]_i_2_n_0 ),
        .GE(1'b1),
        .Q(w_inputs_pop[54]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \w_inputs_pop_reg[55] 
       (.CLR(1'b0),
        .D(backward_n_41),
        .G(\w_inputs_pop_reg[63]_i_2_n_0 ),
        .GE(1'b1),
        .Q(w_inputs_pop[55]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \w_inputs_pop_reg[56] 
       (.CLR(1'b0),
        .D(backward_n_40),
        .G(\w_inputs_pop_reg[63]_i_2_n_0 ),
        .GE(1'b1),
        .Q(w_inputs_pop[56]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \w_inputs_pop_reg[57] 
       (.CLR(1'b0),
        .D(backward_n_39),
        .G(\w_inputs_pop_reg[63]_i_2_n_0 ),
        .GE(1'b1),
        .Q(w_inputs_pop[57]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \w_inputs_pop_reg[58] 
       (.CLR(1'b0),
        .D(backward_n_38),
        .G(\w_inputs_pop_reg[63]_i_2_n_0 ),
        .GE(1'b1),
        .Q(w_inputs_pop[58]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \w_inputs_pop_reg[59] 
       (.CLR(1'b0),
        .D(backward_n_37),
        .G(\w_inputs_pop_reg[63]_i_2_n_0 ),
        .GE(1'b1),
        .Q(w_inputs_pop[59]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \w_inputs_pop_reg[5] 
       (.CLR(1'b0),
        .D(backward_n_91),
        .G(\w_inputs_pop_reg[31]_i_2_n_0 ),
        .GE(1'b1),
        .Q(w_inputs_pop[5]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \w_inputs_pop_reg[60] 
       (.CLR(1'b0),
        .D(backward_n_36),
        .G(\w_inputs_pop_reg[63]_i_2_n_0 ),
        .GE(1'b1),
        .Q(w_inputs_pop[60]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \w_inputs_pop_reg[61] 
       (.CLR(1'b0),
        .D(backward_n_35),
        .G(\w_inputs_pop_reg[63]_i_2_n_0 ),
        .GE(1'b1),
        .Q(w_inputs_pop[61]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \w_inputs_pop_reg[62] 
       (.CLR(1'b0),
        .D(backward_n_34),
        .G(\w_inputs_pop_reg[63]_i_2_n_0 ),
        .GE(1'b1),
        .Q(w_inputs_pop[62]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \w_inputs_pop_reg[63] 
       (.CLR(1'b0),
        .D(backward_n_33),
        .G(\w_inputs_pop_reg[63]_i_2_n_0 ),
        .GE(1'b1),
        .Q(w_inputs_pop[63]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \w_inputs_pop_reg[63]_i_2 
       (.I0(num_of_before[0]),
        .I1(num_of_before[1]),
        .I2(\w_inputs_pop_reg[95]_i_2_n_0 ),
        .O(\w_inputs_pop_reg[63]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \w_inputs_pop_reg[63]_i_8 
       (.I0(num_of_before[1]),
        .I1(num_of_before[0]),
        .O(\w_inputs_pop_reg[63]_i_8_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \w_inputs_pop_reg[64] 
       (.CLR(1'b0),
        .D(\w_inputs_pop_reg[64]_i_1_n_0 ),
        .G(\w_inputs_pop_reg[95]_i_2_n_0 ),
        .GE(1'b1),
        .Q(w_inputs_pop[64]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT4 #(
    .INIT(16'hAAAC)) 
    \w_inputs_pop_reg[64]_i_1 
       (.I0(p_1_in15_in[64]),
        .I1(w_inputs_pop2[0]),
        .I2(num_of_before[0]),
        .I3(num_of_before[1]),
        .O(\w_inputs_pop_reg[64]_i_1_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \w_inputs_pop_reg[65] 
       (.CLR(1'b0),
        .D(\w_inputs_pop_reg[65]_i_1_n_0 ),
        .G(\w_inputs_pop_reg[95]_i_2_n_0 ),
        .GE(1'b1),
        .Q(w_inputs_pop[65]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT4 #(
    .INIT(16'hAAAC)) 
    \w_inputs_pop_reg[65]_i_1 
       (.I0(p_1_in15_in[65]),
        .I1(w_inputs_pop2[1]),
        .I2(num_of_before[0]),
        .I3(num_of_before[1]),
        .O(\w_inputs_pop_reg[65]_i_1_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \w_inputs_pop_reg[66] 
       (.CLR(1'b0),
        .D(\w_inputs_pop_reg[66]_i_1_n_0 ),
        .G(\w_inputs_pop_reg[95]_i_2_n_0 ),
        .GE(1'b1),
        .Q(w_inputs_pop[66]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT4 #(
    .INIT(16'hAAAC)) 
    \w_inputs_pop_reg[66]_i_1 
       (.I0(p_1_in15_in[66]),
        .I1(w_inputs_pop2[2]),
        .I2(num_of_before[0]),
        .I3(num_of_before[1]),
        .O(\w_inputs_pop_reg[66]_i_1_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \w_inputs_pop_reg[67] 
       (.CLR(1'b0),
        .D(\w_inputs_pop_reg[67]_i_1_n_0 ),
        .G(\w_inputs_pop_reg[95]_i_2_n_0 ),
        .GE(1'b1),
        .Q(w_inputs_pop[67]));
  LUT4 #(
    .INIT(16'hAAAC)) 
    \w_inputs_pop_reg[67]_i_1 
       (.I0(p_1_in15_in[67]),
        .I1(w_inputs_pop2[3]),
        .I2(num_of_before[0]),
        .I3(num_of_before[1]),
        .O(\w_inputs_pop_reg[67]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h1BE4)) 
    \w_inputs_pop_reg[67]_i_10 
       (.I0(\addr_temp_reg_n_0_[0] ),
        .I1(data_out_test[161]),
        .I2(data_out_test[65]),
        .I3(weights_update__0[65]),
        .O(\w_inputs_pop_reg[67]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h1BE4)) 
    \w_inputs_pop_reg[67]_i_11 
       (.I0(\addr_temp_reg_n_0_[0] ),
        .I1(data_out_test[160]),
        .I2(data_out_test[64]),
        .I3(weights_update__0[64]),
        .O(\w_inputs_pop_reg[67]_i_11_n_0 ));
  CARRY4 \w_inputs_pop_reg[67]_i_2 
       (.CI(1'b0),
        .CO({\w_inputs_pop_reg[67]_i_2_n_0 ,\w_inputs_pop_reg[67]_i_2_n_1 ,\w_inputs_pop_reg[67]_i_2_n_2 ,\w_inputs_pop_reg[67]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({ram_n_331,ram_n_332,ram_n_333,ram_n_334}),
        .O(p_1_in15_in[67:64]),
        .S({\w_inputs_pop_reg[67]_i_8_n_0 ,\w_inputs_pop_reg[67]_i_9_n_0 ,\w_inputs_pop_reg[67]_i_10_n_0 ,\w_inputs_pop_reg[67]_i_11_n_0 }));
  LUT4 #(
    .INIT(16'h1BE4)) 
    \w_inputs_pop_reg[67]_i_8 
       (.I0(\addr_temp_reg_n_0_[0] ),
        .I1(data_out_test[163]),
        .I2(data_out_test[67]),
        .I3(weights_update__0[67]),
        .O(\w_inputs_pop_reg[67]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h1BE4)) 
    \w_inputs_pop_reg[67]_i_9 
       (.I0(\addr_temp_reg_n_0_[0] ),
        .I1(data_out_test[162]),
        .I2(data_out_test[66]),
        .I3(weights_update__0[66]),
        .O(\w_inputs_pop_reg[67]_i_9_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \w_inputs_pop_reg[68] 
       (.CLR(1'b0),
        .D(\w_inputs_pop_reg[68]_i_1_n_0 ),
        .G(\w_inputs_pop_reg[95]_i_2_n_0 ),
        .GE(1'b1),
        .Q(w_inputs_pop[68]));
  LUT4 #(
    .INIT(16'hAAAC)) 
    \w_inputs_pop_reg[68]_i_1 
       (.I0(p_1_in15_in[68]),
        .I1(w_inputs_pop2[4]),
        .I2(num_of_before[0]),
        .I3(num_of_before[1]),
        .O(\w_inputs_pop_reg[68]_i_1_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \w_inputs_pop_reg[69] 
       (.CLR(1'b0),
        .D(\w_inputs_pop_reg[69]_i_1_n_0 ),
        .G(\w_inputs_pop_reg[95]_i_2_n_0 ),
        .GE(1'b1),
        .Q(w_inputs_pop[69]));
  LUT4 #(
    .INIT(16'hAAAC)) 
    \w_inputs_pop_reg[69]_i_1 
       (.I0(p_1_in15_in[69]),
        .I1(w_inputs_pop2[5]),
        .I2(num_of_before[0]),
        .I3(num_of_before[1]),
        .O(\w_inputs_pop_reg[69]_i_1_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \w_inputs_pop_reg[6] 
       (.CLR(1'b0),
        .D(backward_n_90),
        .G(\w_inputs_pop_reg[31]_i_2_n_0 ),
        .GE(1'b1),
        .Q(w_inputs_pop[6]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \w_inputs_pop_reg[70] 
       (.CLR(1'b0),
        .D(\w_inputs_pop_reg[70]_i_1_n_0 ),
        .G(\w_inputs_pop_reg[95]_i_2_n_0 ),
        .GE(1'b1),
        .Q(w_inputs_pop[70]));
  LUT4 #(
    .INIT(16'hAAAC)) 
    \w_inputs_pop_reg[70]_i_1 
       (.I0(p_1_in15_in[70]),
        .I1(w_inputs_pop2[6]),
        .I2(num_of_before[0]),
        .I3(num_of_before[1]),
        .O(\w_inputs_pop_reg[70]_i_1_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \w_inputs_pop_reg[71] 
       (.CLR(1'b0),
        .D(\w_inputs_pop_reg[71]_i_1_n_0 ),
        .G(\w_inputs_pop_reg[95]_i_2_n_0 ),
        .GE(1'b1),
        .Q(w_inputs_pop[71]));
  LUT4 #(
    .INIT(16'hAAAC)) 
    \w_inputs_pop_reg[71]_i_1 
       (.I0(p_1_in15_in[71]),
        .I1(w_inputs_pop2[7]),
        .I2(num_of_before[0]),
        .I3(num_of_before[1]),
        .O(\w_inputs_pop_reg[71]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h1BE4)) 
    \w_inputs_pop_reg[71]_i_10 
       (.I0(\addr_temp_reg_n_0_[0] ),
        .I1(data_out_test[165]),
        .I2(data_out_test[69]),
        .I3(weights_update__0[69]),
        .O(\w_inputs_pop_reg[71]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h1BE4)) 
    \w_inputs_pop_reg[71]_i_11 
       (.I0(\addr_temp_reg_n_0_[0] ),
        .I1(data_out_test[164]),
        .I2(data_out_test[68]),
        .I3(weights_update__0[68]),
        .O(\w_inputs_pop_reg[71]_i_11_n_0 ));
  CARRY4 \w_inputs_pop_reg[71]_i_2 
       (.CI(\w_inputs_pop_reg[67]_i_2_n_0 ),
        .CO({\w_inputs_pop_reg[71]_i_2_n_0 ,\w_inputs_pop_reg[71]_i_2_n_1 ,\w_inputs_pop_reg[71]_i_2_n_2 ,\w_inputs_pop_reg[71]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({ram_n_327,ram_n_328,ram_n_329,ram_n_330}),
        .O(p_1_in15_in[71:68]),
        .S({\w_inputs_pop_reg[71]_i_8_n_0 ,\w_inputs_pop_reg[71]_i_9_n_0 ,\w_inputs_pop_reg[71]_i_10_n_0 ,\w_inputs_pop_reg[71]_i_11_n_0 }));
  LUT4 #(
    .INIT(16'h1BE4)) 
    \w_inputs_pop_reg[71]_i_8 
       (.I0(\addr_temp_reg_n_0_[0] ),
        .I1(data_out_test[167]),
        .I2(data_out_test[71]),
        .I3(weights_update__0[71]),
        .O(\w_inputs_pop_reg[71]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h1BE4)) 
    \w_inputs_pop_reg[71]_i_9 
       (.I0(\addr_temp_reg_n_0_[0] ),
        .I1(data_out_test[166]),
        .I2(data_out_test[70]),
        .I3(weights_update__0[70]),
        .O(\w_inputs_pop_reg[71]_i_9_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \w_inputs_pop_reg[72] 
       (.CLR(1'b0),
        .D(\w_inputs_pop_reg[72]_i_1_n_0 ),
        .G(\w_inputs_pop_reg[95]_i_2_n_0 ),
        .GE(1'b1),
        .Q(w_inputs_pop[72]));
  LUT4 #(
    .INIT(16'hAAAC)) 
    \w_inputs_pop_reg[72]_i_1 
       (.I0(p_1_in15_in[72]),
        .I1(w_inputs_pop2[8]),
        .I2(num_of_before[0]),
        .I3(num_of_before[1]),
        .O(\w_inputs_pop_reg[72]_i_1_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \w_inputs_pop_reg[73] 
       (.CLR(1'b0),
        .D(\w_inputs_pop_reg[73]_i_1_n_0 ),
        .G(\w_inputs_pop_reg[95]_i_2_n_0 ),
        .GE(1'b1),
        .Q(w_inputs_pop[73]));
  LUT4 #(
    .INIT(16'hAAAC)) 
    \w_inputs_pop_reg[73]_i_1 
       (.I0(p_1_in15_in[73]),
        .I1(w_inputs_pop2[9]),
        .I2(num_of_before[0]),
        .I3(num_of_before[1]),
        .O(\w_inputs_pop_reg[73]_i_1_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \w_inputs_pop_reg[74] 
       (.CLR(1'b0),
        .D(\w_inputs_pop_reg[74]_i_1_n_0 ),
        .G(\w_inputs_pop_reg[95]_i_2_n_0 ),
        .GE(1'b1),
        .Q(w_inputs_pop[74]));
  LUT4 #(
    .INIT(16'hAAAC)) 
    \w_inputs_pop_reg[74]_i_1 
       (.I0(p_1_in15_in[74]),
        .I1(w_inputs_pop2[10]),
        .I2(num_of_before[0]),
        .I3(num_of_before[1]),
        .O(\w_inputs_pop_reg[74]_i_1_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \w_inputs_pop_reg[75] 
       (.CLR(1'b0),
        .D(\w_inputs_pop_reg[75]_i_1_n_0 ),
        .G(\w_inputs_pop_reg[95]_i_2_n_0 ),
        .GE(1'b1),
        .Q(w_inputs_pop[75]));
  LUT4 #(
    .INIT(16'hAAAC)) 
    \w_inputs_pop_reg[75]_i_1 
       (.I0(p_1_in15_in[75]),
        .I1(w_inputs_pop2[11]),
        .I2(num_of_before[0]),
        .I3(num_of_before[1]),
        .O(\w_inputs_pop_reg[75]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h1BE4)) 
    \w_inputs_pop_reg[75]_i_10 
       (.I0(\addr_temp_reg_n_0_[0] ),
        .I1(data_out_test[169]),
        .I2(data_out_test[73]),
        .I3(weights_update__0[73]),
        .O(\w_inputs_pop_reg[75]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h1BE4)) 
    \w_inputs_pop_reg[75]_i_11 
       (.I0(\addr_temp_reg_n_0_[0] ),
        .I1(data_out_test[168]),
        .I2(data_out_test[72]),
        .I3(weights_update__0[72]),
        .O(\w_inputs_pop_reg[75]_i_11_n_0 ));
  CARRY4 \w_inputs_pop_reg[75]_i_2 
       (.CI(\w_inputs_pop_reg[71]_i_2_n_0 ),
        .CO({\w_inputs_pop_reg[75]_i_2_n_0 ,\w_inputs_pop_reg[75]_i_2_n_1 ,\w_inputs_pop_reg[75]_i_2_n_2 ,\w_inputs_pop_reg[75]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({ram_n_323,ram_n_324,ram_n_325,ram_n_326}),
        .O(p_1_in15_in[75:72]),
        .S({\w_inputs_pop_reg[75]_i_8_n_0 ,\w_inputs_pop_reg[75]_i_9_n_0 ,\w_inputs_pop_reg[75]_i_10_n_0 ,\w_inputs_pop_reg[75]_i_11_n_0 }));
  LUT4 #(
    .INIT(16'h1BE4)) 
    \w_inputs_pop_reg[75]_i_8 
       (.I0(\addr_temp_reg_n_0_[0] ),
        .I1(data_out_test[171]),
        .I2(data_out_test[75]),
        .I3(weights_update__0[75]),
        .O(\w_inputs_pop_reg[75]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h1BE4)) 
    \w_inputs_pop_reg[75]_i_9 
       (.I0(\addr_temp_reg_n_0_[0] ),
        .I1(data_out_test[170]),
        .I2(data_out_test[74]),
        .I3(weights_update__0[74]),
        .O(\w_inputs_pop_reg[75]_i_9_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \w_inputs_pop_reg[76] 
       (.CLR(1'b0),
        .D(\w_inputs_pop_reg[76]_i_1_n_0 ),
        .G(\w_inputs_pop_reg[95]_i_2_n_0 ),
        .GE(1'b1),
        .Q(w_inputs_pop[76]));
  LUT4 #(
    .INIT(16'hAAAC)) 
    \w_inputs_pop_reg[76]_i_1 
       (.I0(p_1_in15_in[76]),
        .I1(w_inputs_pop2[12]),
        .I2(num_of_before[0]),
        .I3(num_of_before[1]),
        .O(\w_inputs_pop_reg[76]_i_1_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \w_inputs_pop_reg[77] 
       (.CLR(1'b0),
        .D(\w_inputs_pop_reg[77]_i_1_n_0 ),
        .G(\w_inputs_pop_reg[95]_i_2_n_0 ),
        .GE(1'b1),
        .Q(w_inputs_pop[77]));
  LUT4 #(
    .INIT(16'hAAAC)) 
    \w_inputs_pop_reg[77]_i_1 
       (.I0(p_1_in15_in[77]),
        .I1(w_inputs_pop2[13]),
        .I2(num_of_before[0]),
        .I3(num_of_before[1]),
        .O(\w_inputs_pop_reg[77]_i_1_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \w_inputs_pop_reg[78] 
       (.CLR(1'b0),
        .D(\w_inputs_pop_reg[78]_i_1_n_0 ),
        .G(\w_inputs_pop_reg[95]_i_2_n_0 ),
        .GE(1'b1),
        .Q(w_inputs_pop[78]));
  LUT4 #(
    .INIT(16'hAAAC)) 
    \w_inputs_pop_reg[78]_i_1 
       (.I0(p_1_in15_in[78]),
        .I1(w_inputs_pop2[14]),
        .I2(num_of_before[0]),
        .I3(num_of_before[1]),
        .O(\w_inputs_pop_reg[78]_i_1_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \w_inputs_pop_reg[79] 
       (.CLR(1'b0),
        .D(\w_inputs_pop_reg[79]_i_1_n_0 ),
        .G(\w_inputs_pop_reg[95]_i_2_n_0 ),
        .GE(1'b1),
        .Q(w_inputs_pop[79]));
  LUT4 #(
    .INIT(16'hAAAC)) 
    \w_inputs_pop_reg[79]_i_1 
       (.I0(p_1_in15_in[79]),
        .I1(w_inputs_pop2[15]),
        .I2(num_of_before[0]),
        .I3(num_of_before[1]),
        .O(\w_inputs_pop_reg[79]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h1BE4)) 
    \w_inputs_pop_reg[79]_i_10 
       (.I0(\addr_temp_reg_n_0_[0] ),
        .I1(data_out_test[172]),
        .I2(data_out_test[76]),
        .I3(weights_update__0[76]),
        .O(\w_inputs_pop_reg[79]_i_10_n_0 ));
  CARRY4 \w_inputs_pop_reg[79]_i_2 
       (.CI(\w_inputs_pop_reg[75]_i_2_n_0 ),
        .CO({\NLW_w_inputs_pop_reg[79]_i_2_CO_UNCONNECTED [3],\w_inputs_pop_reg[79]_i_2_n_1 ,\w_inputs_pop_reg[79]_i_2_n_2 ,\w_inputs_pop_reg[79]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,ram_n_320,ram_n_321,ram_n_322}),
        .O(p_1_in15_in[79:76]),
        .S({\w_inputs_pop_reg[79]_i_7_n_0 ,\w_inputs_pop_reg[79]_i_8_n_0 ,\w_inputs_pop_reg[79]_i_9_n_0 ,\w_inputs_pop_reg[79]_i_10_n_0 }));
  LUT4 #(
    .INIT(16'h1BE4)) 
    \w_inputs_pop_reg[79]_i_7 
       (.I0(\addr_temp_reg_n_0_[0] ),
        .I1(data_out_test[175]),
        .I2(data_out_test[79]),
        .I3(weights_update__0[79]),
        .O(\w_inputs_pop_reg[79]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h1BE4)) 
    \w_inputs_pop_reg[79]_i_8 
       (.I0(\addr_temp_reg_n_0_[0] ),
        .I1(data_out_test[174]),
        .I2(data_out_test[78]),
        .I3(weights_update__0[78]),
        .O(\w_inputs_pop_reg[79]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h1BE4)) 
    \w_inputs_pop_reg[79]_i_9 
       (.I0(\addr_temp_reg_n_0_[0] ),
        .I1(data_out_test[173]),
        .I2(data_out_test[77]),
        .I3(weights_update__0[77]),
        .O(\w_inputs_pop_reg[79]_i_9_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \w_inputs_pop_reg[7] 
       (.CLR(1'b0),
        .D(backward_n_89),
        .G(\w_inputs_pop_reg[31]_i_2_n_0 ),
        .GE(1'b1),
        .Q(w_inputs_pop[7]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \w_inputs_pop_reg[80] 
       (.CLR(1'b0),
        .D(ram_n_259),
        .G(\w_inputs_pop_reg[95]_i_2_n_0 ),
        .GE(1'b1),
        .Q(w_inputs_pop[80]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \w_inputs_pop_reg[81] 
       (.CLR(1'b0),
        .D(ram_n_258),
        .G(\w_inputs_pop_reg[95]_i_2_n_0 ),
        .GE(1'b1),
        .Q(w_inputs_pop[81]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \w_inputs_pop_reg[82] 
       (.CLR(1'b0),
        .D(ram_n_257),
        .G(\w_inputs_pop_reg[95]_i_2_n_0 ),
        .GE(1'b1),
        .Q(w_inputs_pop[82]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \w_inputs_pop_reg[83] 
       (.CLR(1'b0),
        .D(ram_n_256),
        .G(\w_inputs_pop_reg[95]_i_2_n_0 ),
        .GE(1'b1),
        .Q(w_inputs_pop[83]));
  LUT4 #(
    .INIT(16'h1BE4)) 
    \w_inputs_pop_reg[83]_i_10 
       (.I0(\addr_temp_reg_n_0_[0] ),
        .I1(data_out_test[176]),
        .I2(data_out_test[80]),
        .I3(weights_update__0[80]),
        .O(\w_inputs_pop_reg[83]_i_10_n_0 ));
  CARRY4 \w_inputs_pop_reg[83]_i_2 
       (.CI(1'b0),
        .CO({\w_inputs_pop_reg[83]_i_2_n_0 ,\w_inputs_pop_reg[83]_i_2_n_1 ,\w_inputs_pop_reg[83]_i_2_n_2 ,\w_inputs_pop_reg[83]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({ram_n_346,ram_n_347,ram_n_348,ram_n_349}),
        .O(p_1_in15_in[83:80]),
        .S({\w_inputs_pop_reg[83]_i_7_n_0 ,\w_inputs_pop_reg[83]_i_8_n_0 ,\w_inputs_pop_reg[83]_i_9_n_0 ,\w_inputs_pop_reg[83]_i_10_n_0 }));
  LUT4 #(
    .INIT(16'h1BE4)) 
    \w_inputs_pop_reg[83]_i_7 
       (.I0(\addr_temp_reg_n_0_[0] ),
        .I1(data_out_test[179]),
        .I2(data_out_test[83]),
        .I3(weights_update__0[83]),
        .O(\w_inputs_pop_reg[83]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h1BE4)) 
    \w_inputs_pop_reg[83]_i_8 
       (.I0(\addr_temp_reg_n_0_[0] ),
        .I1(data_out_test[178]),
        .I2(data_out_test[82]),
        .I3(weights_update__0[82]),
        .O(\w_inputs_pop_reg[83]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h1BE4)) 
    \w_inputs_pop_reg[83]_i_9 
       (.I0(\addr_temp_reg_n_0_[0] ),
        .I1(data_out_test[177]),
        .I2(data_out_test[81]),
        .I3(weights_update__0[81]),
        .O(\w_inputs_pop_reg[83]_i_9_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \w_inputs_pop_reg[84] 
       (.CLR(1'b0),
        .D(ram_n_255),
        .G(\w_inputs_pop_reg[95]_i_2_n_0 ),
        .GE(1'b1),
        .Q(w_inputs_pop[84]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \w_inputs_pop_reg[85] 
       (.CLR(1'b0),
        .D(ram_n_254),
        .G(\w_inputs_pop_reg[95]_i_2_n_0 ),
        .GE(1'b1),
        .Q(w_inputs_pop[85]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \w_inputs_pop_reg[86] 
       (.CLR(1'b0),
        .D(ram_n_253),
        .G(\w_inputs_pop_reg[95]_i_2_n_0 ),
        .GE(1'b1),
        .Q(w_inputs_pop[86]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \w_inputs_pop_reg[87] 
       (.CLR(1'b0),
        .D(ram_n_252),
        .G(\w_inputs_pop_reg[95]_i_2_n_0 ),
        .GE(1'b1),
        .Q(w_inputs_pop[87]));
  LUT4 #(
    .INIT(16'h1BE4)) 
    \w_inputs_pop_reg[87]_i_10 
       (.I0(\addr_temp_reg_n_0_[0] ),
        .I1(data_out_test[180]),
        .I2(data_out_test[84]),
        .I3(weights_update__0[84]),
        .O(\w_inputs_pop_reg[87]_i_10_n_0 ));
  CARRY4 \w_inputs_pop_reg[87]_i_2 
       (.CI(\w_inputs_pop_reg[83]_i_2_n_0 ),
        .CO({\w_inputs_pop_reg[87]_i_2_n_0 ,\w_inputs_pop_reg[87]_i_2_n_1 ,\w_inputs_pop_reg[87]_i_2_n_2 ,\w_inputs_pop_reg[87]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({ram_n_342,ram_n_343,ram_n_344,ram_n_345}),
        .O(p_1_in15_in[87:84]),
        .S({\w_inputs_pop_reg[87]_i_7_n_0 ,\w_inputs_pop_reg[87]_i_8_n_0 ,\w_inputs_pop_reg[87]_i_9_n_0 ,\w_inputs_pop_reg[87]_i_10_n_0 }));
  LUT4 #(
    .INIT(16'h1BE4)) 
    \w_inputs_pop_reg[87]_i_7 
       (.I0(\addr_temp_reg_n_0_[0] ),
        .I1(data_out_test[183]),
        .I2(data_out_test[87]),
        .I3(weights_update__0[87]),
        .O(\w_inputs_pop_reg[87]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h1BE4)) 
    \w_inputs_pop_reg[87]_i_8 
       (.I0(\addr_temp_reg_n_0_[0] ),
        .I1(data_out_test[182]),
        .I2(data_out_test[86]),
        .I3(weights_update__0[86]),
        .O(\w_inputs_pop_reg[87]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h1BE4)) 
    \w_inputs_pop_reg[87]_i_9 
       (.I0(\addr_temp_reg_n_0_[0] ),
        .I1(data_out_test[181]),
        .I2(data_out_test[85]),
        .I3(weights_update__0[85]),
        .O(\w_inputs_pop_reg[87]_i_9_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \w_inputs_pop_reg[88] 
       (.CLR(1'b0),
        .D(ram_n_251),
        .G(\w_inputs_pop_reg[95]_i_2_n_0 ),
        .GE(1'b1),
        .Q(w_inputs_pop[88]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \w_inputs_pop_reg[89] 
       (.CLR(1'b0),
        .D(ram_n_250),
        .G(\w_inputs_pop_reg[95]_i_2_n_0 ),
        .GE(1'b1),
        .Q(w_inputs_pop[89]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \w_inputs_pop_reg[8] 
       (.CLR(1'b0),
        .D(backward_n_88),
        .G(\w_inputs_pop_reg[31]_i_2_n_0 ),
        .GE(1'b1),
        .Q(w_inputs_pop[8]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \w_inputs_pop_reg[90] 
       (.CLR(1'b0),
        .D(ram_n_249),
        .G(\w_inputs_pop_reg[95]_i_2_n_0 ),
        .GE(1'b1),
        .Q(w_inputs_pop[90]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \w_inputs_pop_reg[91] 
       (.CLR(1'b0),
        .D(ram_n_248),
        .G(\w_inputs_pop_reg[95]_i_2_n_0 ),
        .GE(1'b1),
        .Q(w_inputs_pop[91]));
  LUT4 #(
    .INIT(16'h1BE4)) 
    \w_inputs_pop_reg[91]_i_10 
       (.I0(\addr_temp_reg_n_0_[0] ),
        .I1(data_out_test[184]),
        .I2(data_out_test[88]),
        .I3(weights_update__0[88]),
        .O(\w_inputs_pop_reg[91]_i_10_n_0 ));
  CARRY4 \w_inputs_pop_reg[91]_i_2 
       (.CI(\w_inputs_pop_reg[87]_i_2_n_0 ),
        .CO({\w_inputs_pop_reg[91]_i_2_n_0 ,\w_inputs_pop_reg[91]_i_2_n_1 ,\w_inputs_pop_reg[91]_i_2_n_2 ,\w_inputs_pop_reg[91]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({ram_n_338,ram_n_339,ram_n_340,ram_n_341}),
        .O(p_1_in15_in[91:88]),
        .S({\w_inputs_pop_reg[91]_i_7_n_0 ,\w_inputs_pop_reg[91]_i_8_n_0 ,\w_inputs_pop_reg[91]_i_9_n_0 ,\w_inputs_pop_reg[91]_i_10_n_0 }));
  LUT4 #(
    .INIT(16'h1BE4)) 
    \w_inputs_pop_reg[91]_i_7 
       (.I0(\addr_temp_reg_n_0_[0] ),
        .I1(data_out_test[187]),
        .I2(data_out_test[91]),
        .I3(weights_update__0[91]),
        .O(\w_inputs_pop_reg[91]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h1BE4)) 
    \w_inputs_pop_reg[91]_i_8 
       (.I0(\addr_temp_reg_n_0_[0] ),
        .I1(data_out_test[186]),
        .I2(data_out_test[90]),
        .I3(weights_update__0[90]),
        .O(\w_inputs_pop_reg[91]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h1BE4)) 
    \w_inputs_pop_reg[91]_i_9 
       (.I0(\addr_temp_reg_n_0_[0] ),
        .I1(data_out_test[185]),
        .I2(data_out_test[89]),
        .I3(weights_update__0[89]),
        .O(\w_inputs_pop_reg[91]_i_9_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \w_inputs_pop_reg[92] 
       (.CLR(1'b0),
        .D(ram_n_247),
        .G(\w_inputs_pop_reg[95]_i_2_n_0 ),
        .GE(1'b1),
        .Q(w_inputs_pop[92]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \w_inputs_pop_reg[93] 
       (.CLR(1'b0),
        .D(ram_n_246),
        .G(\w_inputs_pop_reg[95]_i_2_n_0 ),
        .GE(1'b1),
        .Q(w_inputs_pop[93]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \w_inputs_pop_reg[94] 
       (.CLR(1'b0),
        .D(ram_n_245),
        .G(\w_inputs_pop_reg[95]_i_2_n_0 ),
        .GE(1'b1),
        .Q(w_inputs_pop[94]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \w_inputs_pop_reg[95] 
       (.CLR(1'b0),
        .D(ram_n_244),
        .G(\w_inputs_pop_reg[95]_i_2_n_0 ),
        .GE(1'b1),
        .Q(w_inputs_pop[95]));
  LUT4 #(
    .INIT(16'h1BE4)) 
    \w_inputs_pop_reg[95]_i_10 
       (.I0(\addr_temp_reg_n_0_[0] ),
        .I1(data_out_test[189]),
        .I2(data_out_test[93]),
        .I3(weights_update__0[93]),
        .O(\w_inputs_pop_reg[95]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h1BE4)) 
    \w_inputs_pop_reg[95]_i_11 
       (.I0(\addr_temp_reg_n_0_[0] ),
        .I1(data_out_test[188]),
        .I2(data_out_test[92]),
        .I3(weights_update__0[92]),
        .O(\w_inputs_pop_reg[95]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    \w_inputs_pop_reg[95]_i_2 
       (.I0(\sel_div_reg_n_0_[4] ),
        .I1(\sel_div_reg_n_0_[3] ),
        .I2(\sel_div_reg_n_0_[2] ),
        .I3(\sel_div_reg_n_0_[0] ),
        .I4(\sel_div_reg_n_0_[1] ),
        .I5(\w_inputs_pop_reg[95]_i_4_n_0 ),
        .O(\w_inputs_pop_reg[95]_i_2_n_0 ));
  CARRY4 \w_inputs_pop_reg[95]_i_3 
       (.CI(\w_inputs_pop_reg[91]_i_2_n_0 ),
        .CO({\NLW_w_inputs_pop_reg[95]_i_3_CO_UNCONNECTED [3],\w_inputs_pop_reg[95]_i_3_n_1 ,\w_inputs_pop_reg[95]_i_3_n_2 ,\w_inputs_pop_reg[95]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,ram_n_335,ram_n_336,ram_n_337}),
        .O(p_1_in15_in[95:92]),
        .S({\w_inputs_pop_reg[95]_i_8_n_0 ,\w_inputs_pop_reg[95]_i_9_n_0 ,\w_inputs_pop_reg[95]_i_10_n_0 ,\w_inputs_pop_reg[95]_i_11_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT4 #(
    .INIT(16'hDFFF)) 
    \w_inputs_pop_reg[95]_i_4 
       (.I0(\State_reg_n_0_[1] ),
        .I1(\State_reg_n_0_[3] ),
        .I2(\State_reg_n_0_[2] ),
        .I3(\State_reg_n_0_[0] ),
        .O(\w_inputs_pop_reg[95]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h1BE4)) 
    \w_inputs_pop_reg[95]_i_8 
       (.I0(\addr_temp_reg_n_0_[0] ),
        .I1(data_out_test[191]),
        .I2(data_out_test[95]),
        .I3(weights_update__0[95]),
        .O(\w_inputs_pop_reg[95]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h1BE4)) 
    \w_inputs_pop_reg[95]_i_9 
       (.I0(\addr_temp_reg_n_0_[0] ),
        .I1(data_out_test[190]),
        .I2(data_out_test[94]),
        .I3(weights_update__0[94]),
        .O(\w_inputs_pop_reg[95]_i_9_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \w_inputs_pop_reg[9] 
       (.CLR(1'b0),
        .D(backward_n_87),
        .G(\w_inputs_pop_reg[31]_i_2_n_0 ),
        .GE(1'b1),
        .Q(w_inputs_pop[9]));
  FDRE #(
    .INIT(1'b0)) 
    \w_inputs_temp_reg[0] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(w_inputs_pop[0]),
        .Q(\w_inputs_temp_reg_n_0_[0] ),
        .R(w_inputs_temp));
  FDRE #(
    .INIT(1'b0)) 
    \w_inputs_temp_reg[10] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(w_inputs_pop[10]),
        .Q(\w_inputs_temp_reg_n_0_[10] ),
        .R(w_inputs_temp));
  FDRE #(
    .INIT(1'b0)) 
    \w_inputs_temp_reg[11] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(w_inputs_pop[11]),
        .Q(\w_inputs_temp_reg_n_0_[11] ),
        .R(w_inputs_temp));
  FDRE #(
    .INIT(1'b0)) 
    \w_inputs_temp_reg[12] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(w_inputs_pop[12]),
        .Q(\w_inputs_temp_reg_n_0_[12] ),
        .R(w_inputs_temp));
  FDRE #(
    .INIT(1'b0)) 
    \w_inputs_temp_reg[13] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(w_inputs_pop[13]),
        .Q(\w_inputs_temp_reg_n_0_[13] ),
        .R(w_inputs_temp));
  FDRE #(
    .INIT(1'b0)) 
    \w_inputs_temp_reg[14] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(w_inputs_pop[14]),
        .Q(\w_inputs_temp_reg_n_0_[14] ),
        .R(w_inputs_temp));
  FDRE #(
    .INIT(1'b0)) 
    \w_inputs_temp_reg[15] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(w_inputs_pop[15]),
        .Q(\w_inputs_temp_reg_n_0_[15] ),
        .R(w_inputs_temp));
  FDRE #(
    .INIT(1'b0)) 
    \w_inputs_temp_reg[16] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(w_inputs_pop[16]),
        .Q(\w_inputs_temp_reg_n_0_[16] ),
        .R(w_inputs_temp));
  FDRE #(
    .INIT(1'b0)) 
    \w_inputs_temp_reg[17] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(w_inputs_pop[17]),
        .Q(\w_inputs_temp_reg_n_0_[17] ),
        .R(w_inputs_temp));
  FDRE #(
    .INIT(1'b0)) 
    \w_inputs_temp_reg[18] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(w_inputs_pop[18]),
        .Q(\w_inputs_temp_reg_n_0_[18] ),
        .R(w_inputs_temp));
  FDRE #(
    .INIT(1'b0)) 
    \w_inputs_temp_reg[19] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(w_inputs_pop[19]),
        .Q(\w_inputs_temp_reg_n_0_[19] ),
        .R(w_inputs_temp));
  FDRE #(
    .INIT(1'b0)) 
    \w_inputs_temp_reg[1] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(w_inputs_pop[1]),
        .Q(\w_inputs_temp_reg_n_0_[1] ),
        .R(w_inputs_temp));
  FDRE #(
    .INIT(1'b0)) 
    \w_inputs_temp_reg[20] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(w_inputs_pop[20]),
        .Q(\w_inputs_temp_reg_n_0_[20] ),
        .R(w_inputs_temp));
  FDRE #(
    .INIT(1'b0)) 
    \w_inputs_temp_reg[21] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(w_inputs_pop[21]),
        .Q(\w_inputs_temp_reg_n_0_[21] ),
        .R(w_inputs_temp));
  FDRE #(
    .INIT(1'b0)) 
    \w_inputs_temp_reg[22] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(w_inputs_pop[22]),
        .Q(\w_inputs_temp_reg_n_0_[22] ),
        .R(w_inputs_temp));
  FDRE #(
    .INIT(1'b0)) 
    \w_inputs_temp_reg[23] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(w_inputs_pop[23]),
        .Q(\w_inputs_temp_reg_n_0_[23] ),
        .R(w_inputs_temp));
  FDRE #(
    .INIT(1'b0)) 
    \w_inputs_temp_reg[24] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(w_inputs_pop[24]),
        .Q(\w_inputs_temp_reg_n_0_[24] ),
        .R(w_inputs_temp));
  FDRE #(
    .INIT(1'b0)) 
    \w_inputs_temp_reg[25] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(w_inputs_pop[25]),
        .Q(\w_inputs_temp_reg_n_0_[25] ),
        .R(w_inputs_temp));
  FDRE #(
    .INIT(1'b0)) 
    \w_inputs_temp_reg[26] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(w_inputs_pop[26]),
        .Q(\w_inputs_temp_reg_n_0_[26] ),
        .R(w_inputs_temp));
  FDRE #(
    .INIT(1'b0)) 
    \w_inputs_temp_reg[27] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(w_inputs_pop[27]),
        .Q(\w_inputs_temp_reg_n_0_[27] ),
        .R(w_inputs_temp));
  FDRE #(
    .INIT(1'b0)) 
    \w_inputs_temp_reg[28] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(w_inputs_pop[28]),
        .Q(\w_inputs_temp_reg_n_0_[28] ),
        .R(w_inputs_temp));
  FDRE #(
    .INIT(1'b0)) 
    \w_inputs_temp_reg[29] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(w_inputs_pop[29]),
        .Q(\w_inputs_temp_reg_n_0_[29] ),
        .R(w_inputs_temp));
  FDRE #(
    .INIT(1'b0)) 
    \w_inputs_temp_reg[2] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(w_inputs_pop[2]),
        .Q(\w_inputs_temp_reg_n_0_[2] ),
        .R(w_inputs_temp));
  FDRE #(
    .INIT(1'b0)) 
    \w_inputs_temp_reg[30] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(w_inputs_pop[30]),
        .Q(\w_inputs_temp_reg_n_0_[30] ),
        .R(w_inputs_temp));
  FDRE #(
    .INIT(1'b0)) 
    \w_inputs_temp_reg[31] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(w_inputs_pop[31]),
        .Q(\w_inputs_temp_reg_n_0_[31] ),
        .R(w_inputs_temp));
  FDRE #(
    .INIT(1'b0)) 
    \w_inputs_temp_reg[32] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(w_inputs_pop[32]),
        .Q(\w_inputs_temp_reg_n_0_[32] ),
        .R(w_inputs_temp));
  FDRE #(
    .INIT(1'b0)) 
    \w_inputs_temp_reg[33] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(w_inputs_pop[33]),
        .Q(\w_inputs_temp_reg_n_0_[33] ),
        .R(w_inputs_temp));
  FDRE #(
    .INIT(1'b0)) 
    \w_inputs_temp_reg[34] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(w_inputs_pop[34]),
        .Q(\w_inputs_temp_reg_n_0_[34] ),
        .R(w_inputs_temp));
  FDRE #(
    .INIT(1'b0)) 
    \w_inputs_temp_reg[35] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(w_inputs_pop[35]),
        .Q(\w_inputs_temp_reg_n_0_[35] ),
        .R(w_inputs_temp));
  FDRE #(
    .INIT(1'b0)) 
    \w_inputs_temp_reg[36] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(w_inputs_pop[36]),
        .Q(\w_inputs_temp_reg_n_0_[36] ),
        .R(w_inputs_temp));
  FDRE #(
    .INIT(1'b0)) 
    \w_inputs_temp_reg[37] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(w_inputs_pop[37]),
        .Q(\w_inputs_temp_reg_n_0_[37] ),
        .R(w_inputs_temp));
  FDRE #(
    .INIT(1'b0)) 
    \w_inputs_temp_reg[38] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(w_inputs_pop[38]),
        .Q(\w_inputs_temp_reg_n_0_[38] ),
        .R(w_inputs_temp));
  FDRE #(
    .INIT(1'b0)) 
    \w_inputs_temp_reg[39] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(w_inputs_pop[39]),
        .Q(\w_inputs_temp_reg_n_0_[39] ),
        .R(w_inputs_temp));
  FDRE #(
    .INIT(1'b0)) 
    \w_inputs_temp_reg[3] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(w_inputs_pop[3]),
        .Q(\w_inputs_temp_reg_n_0_[3] ),
        .R(w_inputs_temp));
  FDRE #(
    .INIT(1'b0)) 
    \w_inputs_temp_reg[40] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(w_inputs_pop[40]),
        .Q(\w_inputs_temp_reg_n_0_[40] ),
        .R(w_inputs_temp));
  FDRE #(
    .INIT(1'b0)) 
    \w_inputs_temp_reg[41] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(w_inputs_pop[41]),
        .Q(\w_inputs_temp_reg_n_0_[41] ),
        .R(w_inputs_temp));
  FDRE #(
    .INIT(1'b0)) 
    \w_inputs_temp_reg[42] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(w_inputs_pop[42]),
        .Q(\w_inputs_temp_reg_n_0_[42] ),
        .R(w_inputs_temp));
  FDRE #(
    .INIT(1'b0)) 
    \w_inputs_temp_reg[43] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(w_inputs_pop[43]),
        .Q(\w_inputs_temp_reg_n_0_[43] ),
        .R(w_inputs_temp));
  FDRE #(
    .INIT(1'b0)) 
    \w_inputs_temp_reg[44] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(w_inputs_pop[44]),
        .Q(\w_inputs_temp_reg_n_0_[44] ),
        .R(w_inputs_temp));
  FDRE #(
    .INIT(1'b0)) 
    \w_inputs_temp_reg[45] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(w_inputs_pop[45]),
        .Q(\w_inputs_temp_reg_n_0_[45] ),
        .R(w_inputs_temp));
  FDRE #(
    .INIT(1'b0)) 
    \w_inputs_temp_reg[46] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(w_inputs_pop[46]),
        .Q(\w_inputs_temp_reg_n_0_[46] ),
        .R(w_inputs_temp));
  FDRE #(
    .INIT(1'b0)) 
    \w_inputs_temp_reg[47] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(w_inputs_pop[47]),
        .Q(\w_inputs_temp_reg_n_0_[47] ),
        .R(w_inputs_temp));
  FDRE #(
    .INIT(1'b0)) 
    \w_inputs_temp_reg[48] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(w_inputs_pop[48]),
        .Q(\w_inputs_temp_reg_n_0_[48] ),
        .R(w_inputs_temp));
  FDRE #(
    .INIT(1'b0)) 
    \w_inputs_temp_reg[49] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(w_inputs_pop[49]),
        .Q(\w_inputs_temp_reg_n_0_[49] ),
        .R(w_inputs_temp));
  FDRE #(
    .INIT(1'b0)) 
    \w_inputs_temp_reg[4] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(w_inputs_pop[4]),
        .Q(\w_inputs_temp_reg_n_0_[4] ),
        .R(w_inputs_temp));
  FDRE #(
    .INIT(1'b0)) 
    \w_inputs_temp_reg[50] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(w_inputs_pop[50]),
        .Q(\w_inputs_temp_reg_n_0_[50] ),
        .R(w_inputs_temp));
  FDRE #(
    .INIT(1'b0)) 
    \w_inputs_temp_reg[51] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(w_inputs_pop[51]),
        .Q(\w_inputs_temp_reg_n_0_[51] ),
        .R(w_inputs_temp));
  FDRE #(
    .INIT(1'b0)) 
    \w_inputs_temp_reg[52] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(w_inputs_pop[52]),
        .Q(\w_inputs_temp_reg_n_0_[52] ),
        .R(w_inputs_temp));
  FDRE #(
    .INIT(1'b0)) 
    \w_inputs_temp_reg[53] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(w_inputs_pop[53]),
        .Q(\w_inputs_temp_reg_n_0_[53] ),
        .R(w_inputs_temp));
  FDRE #(
    .INIT(1'b0)) 
    \w_inputs_temp_reg[54] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(w_inputs_pop[54]),
        .Q(\w_inputs_temp_reg_n_0_[54] ),
        .R(w_inputs_temp));
  FDRE #(
    .INIT(1'b0)) 
    \w_inputs_temp_reg[55] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(w_inputs_pop[55]),
        .Q(\w_inputs_temp_reg_n_0_[55] ),
        .R(w_inputs_temp));
  FDRE #(
    .INIT(1'b0)) 
    \w_inputs_temp_reg[56] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(w_inputs_pop[56]),
        .Q(\w_inputs_temp_reg_n_0_[56] ),
        .R(w_inputs_temp));
  FDRE #(
    .INIT(1'b0)) 
    \w_inputs_temp_reg[57] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(w_inputs_pop[57]),
        .Q(\w_inputs_temp_reg_n_0_[57] ),
        .R(w_inputs_temp));
  FDRE #(
    .INIT(1'b0)) 
    \w_inputs_temp_reg[58] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(w_inputs_pop[58]),
        .Q(\w_inputs_temp_reg_n_0_[58] ),
        .R(w_inputs_temp));
  FDRE #(
    .INIT(1'b0)) 
    \w_inputs_temp_reg[59] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(w_inputs_pop[59]),
        .Q(\w_inputs_temp_reg_n_0_[59] ),
        .R(w_inputs_temp));
  FDRE #(
    .INIT(1'b0)) 
    \w_inputs_temp_reg[5] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(w_inputs_pop[5]),
        .Q(\w_inputs_temp_reg_n_0_[5] ),
        .R(w_inputs_temp));
  FDRE #(
    .INIT(1'b0)) 
    \w_inputs_temp_reg[60] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(w_inputs_pop[60]),
        .Q(\w_inputs_temp_reg_n_0_[60] ),
        .R(w_inputs_temp));
  FDRE #(
    .INIT(1'b0)) 
    \w_inputs_temp_reg[61] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(w_inputs_pop[61]),
        .Q(\w_inputs_temp_reg_n_0_[61] ),
        .R(w_inputs_temp));
  FDRE #(
    .INIT(1'b0)) 
    \w_inputs_temp_reg[62] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(w_inputs_pop[62]),
        .Q(\w_inputs_temp_reg_n_0_[62] ),
        .R(w_inputs_temp));
  FDRE #(
    .INIT(1'b0)) 
    \w_inputs_temp_reg[63] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(w_inputs_pop[63]),
        .Q(\w_inputs_temp_reg_n_0_[63] ),
        .R(w_inputs_temp));
  FDRE #(
    .INIT(1'b0)) 
    \w_inputs_temp_reg[64] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(w_inputs_pop[64]),
        .Q(\w_inputs_temp_reg_n_0_[64] ),
        .R(w_inputs_temp));
  FDRE #(
    .INIT(1'b0)) 
    \w_inputs_temp_reg[65] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(w_inputs_pop[65]),
        .Q(\w_inputs_temp_reg_n_0_[65] ),
        .R(w_inputs_temp));
  FDRE #(
    .INIT(1'b0)) 
    \w_inputs_temp_reg[66] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(w_inputs_pop[66]),
        .Q(\w_inputs_temp_reg_n_0_[66] ),
        .R(w_inputs_temp));
  FDRE #(
    .INIT(1'b0)) 
    \w_inputs_temp_reg[67] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(w_inputs_pop[67]),
        .Q(\w_inputs_temp_reg_n_0_[67] ),
        .R(w_inputs_temp));
  FDRE #(
    .INIT(1'b0)) 
    \w_inputs_temp_reg[68] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(w_inputs_pop[68]),
        .Q(\w_inputs_temp_reg_n_0_[68] ),
        .R(w_inputs_temp));
  FDRE #(
    .INIT(1'b0)) 
    \w_inputs_temp_reg[69] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(w_inputs_pop[69]),
        .Q(\w_inputs_temp_reg_n_0_[69] ),
        .R(w_inputs_temp));
  FDRE #(
    .INIT(1'b0)) 
    \w_inputs_temp_reg[6] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(w_inputs_pop[6]),
        .Q(\w_inputs_temp_reg_n_0_[6] ),
        .R(w_inputs_temp));
  FDRE #(
    .INIT(1'b0)) 
    \w_inputs_temp_reg[70] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(w_inputs_pop[70]),
        .Q(\w_inputs_temp_reg_n_0_[70] ),
        .R(w_inputs_temp));
  FDRE #(
    .INIT(1'b0)) 
    \w_inputs_temp_reg[71] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(w_inputs_pop[71]),
        .Q(\w_inputs_temp_reg_n_0_[71] ),
        .R(w_inputs_temp));
  FDRE #(
    .INIT(1'b0)) 
    \w_inputs_temp_reg[72] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(w_inputs_pop[72]),
        .Q(\w_inputs_temp_reg_n_0_[72] ),
        .R(w_inputs_temp));
  FDRE #(
    .INIT(1'b0)) 
    \w_inputs_temp_reg[73] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(w_inputs_pop[73]),
        .Q(\w_inputs_temp_reg_n_0_[73] ),
        .R(w_inputs_temp));
  FDRE #(
    .INIT(1'b0)) 
    \w_inputs_temp_reg[74] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(w_inputs_pop[74]),
        .Q(\w_inputs_temp_reg_n_0_[74] ),
        .R(w_inputs_temp));
  FDRE #(
    .INIT(1'b0)) 
    \w_inputs_temp_reg[75] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(w_inputs_pop[75]),
        .Q(\w_inputs_temp_reg_n_0_[75] ),
        .R(w_inputs_temp));
  FDRE #(
    .INIT(1'b0)) 
    \w_inputs_temp_reg[76] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(w_inputs_pop[76]),
        .Q(\w_inputs_temp_reg_n_0_[76] ),
        .R(w_inputs_temp));
  FDRE #(
    .INIT(1'b0)) 
    \w_inputs_temp_reg[77] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(w_inputs_pop[77]),
        .Q(\w_inputs_temp_reg_n_0_[77] ),
        .R(w_inputs_temp));
  FDRE #(
    .INIT(1'b0)) 
    \w_inputs_temp_reg[78] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(w_inputs_pop[78]),
        .Q(\w_inputs_temp_reg_n_0_[78] ),
        .R(w_inputs_temp));
  FDRE #(
    .INIT(1'b0)) 
    \w_inputs_temp_reg[79] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(w_inputs_pop[79]),
        .Q(\w_inputs_temp_reg_n_0_[79] ),
        .R(w_inputs_temp));
  FDRE #(
    .INIT(1'b0)) 
    \w_inputs_temp_reg[7] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(w_inputs_pop[7]),
        .Q(\w_inputs_temp_reg_n_0_[7] ),
        .R(w_inputs_temp));
  FDRE #(
    .INIT(1'b0)) 
    \w_inputs_temp_reg[80] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(w_inputs_pop[80]),
        .Q(\w_inputs_temp_reg_n_0_[80] ),
        .R(w_inputs_temp));
  FDRE #(
    .INIT(1'b0)) 
    \w_inputs_temp_reg[81] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(w_inputs_pop[81]),
        .Q(\w_inputs_temp_reg_n_0_[81] ),
        .R(w_inputs_temp));
  FDRE #(
    .INIT(1'b0)) 
    \w_inputs_temp_reg[82] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(w_inputs_pop[82]),
        .Q(\w_inputs_temp_reg_n_0_[82] ),
        .R(w_inputs_temp));
  FDRE #(
    .INIT(1'b0)) 
    \w_inputs_temp_reg[83] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(w_inputs_pop[83]),
        .Q(\w_inputs_temp_reg_n_0_[83] ),
        .R(w_inputs_temp));
  FDRE #(
    .INIT(1'b0)) 
    \w_inputs_temp_reg[84] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(w_inputs_pop[84]),
        .Q(\w_inputs_temp_reg_n_0_[84] ),
        .R(w_inputs_temp));
  FDRE #(
    .INIT(1'b0)) 
    \w_inputs_temp_reg[85] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(w_inputs_pop[85]),
        .Q(\w_inputs_temp_reg_n_0_[85] ),
        .R(w_inputs_temp));
  FDRE #(
    .INIT(1'b0)) 
    \w_inputs_temp_reg[86] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(w_inputs_pop[86]),
        .Q(\w_inputs_temp_reg_n_0_[86] ),
        .R(w_inputs_temp));
  FDRE #(
    .INIT(1'b0)) 
    \w_inputs_temp_reg[87] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(w_inputs_pop[87]),
        .Q(\w_inputs_temp_reg_n_0_[87] ),
        .R(w_inputs_temp));
  FDRE #(
    .INIT(1'b0)) 
    \w_inputs_temp_reg[88] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(w_inputs_pop[88]),
        .Q(\w_inputs_temp_reg_n_0_[88] ),
        .R(w_inputs_temp));
  FDRE #(
    .INIT(1'b0)) 
    \w_inputs_temp_reg[89] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(w_inputs_pop[89]),
        .Q(\w_inputs_temp_reg_n_0_[89] ),
        .R(w_inputs_temp));
  FDRE #(
    .INIT(1'b0)) 
    \w_inputs_temp_reg[8] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(w_inputs_pop[8]),
        .Q(\w_inputs_temp_reg_n_0_[8] ),
        .R(w_inputs_temp));
  FDRE #(
    .INIT(1'b0)) 
    \w_inputs_temp_reg[90] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(w_inputs_pop[90]),
        .Q(\w_inputs_temp_reg_n_0_[90] ),
        .R(w_inputs_temp));
  FDRE #(
    .INIT(1'b0)) 
    \w_inputs_temp_reg[91] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(w_inputs_pop[91]),
        .Q(\w_inputs_temp_reg_n_0_[91] ),
        .R(w_inputs_temp));
  FDRE #(
    .INIT(1'b0)) 
    \w_inputs_temp_reg[92] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(w_inputs_pop[92]),
        .Q(\w_inputs_temp_reg_n_0_[92] ),
        .R(w_inputs_temp));
  FDRE #(
    .INIT(1'b0)) 
    \w_inputs_temp_reg[93] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(w_inputs_pop[93]),
        .Q(\w_inputs_temp_reg_n_0_[93] ),
        .R(w_inputs_temp));
  FDRE #(
    .INIT(1'b0)) 
    \w_inputs_temp_reg[94] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(w_inputs_pop[94]),
        .Q(\w_inputs_temp_reg_n_0_[94] ),
        .R(w_inputs_temp));
  FDRE #(
    .INIT(1'b0)) 
    \w_inputs_temp_reg[95] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(w_inputs_pop[95]),
        .Q(\w_inputs_temp_reg_n_0_[95] ),
        .R(w_inputs_temp));
  FDRE #(
    .INIT(1'b0)) 
    \w_inputs_temp_reg[9] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(w_inputs_pop[9]),
        .Q(\w_inputs_temp_reg_n_0_[9] ),
        .R(w_inputs_temp));
  LUT6 #(
    .INIT(64'hFFFFFFFF32020202)) 
    write_enable_i_1
       (.I0(write_enable_reg_n_0),
        .I1(write_enable_i_2_n_0),
        .I2(w_inputs_temp),
        .I3(write_enable_reg_0),
        .I4(write_enable_reg_1),
        .I5(write_enable_i_3_n_0),
        .O(write_enable_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000010000000001)) 
    write_enable_i_2
       (.I0(\w_inputs_pop_reg[95]_i_4_n_0 ),
        .I1(\sel_div_reg_n_0_[4] ),
        .I2(\sel_div_reg_n_0_[3] ),
        .I3(\sel_div_reg_n_0_[2] ),
        .I4(\sel_div_reg_n_0_[1] ),
        .I5(\sel_div_reg_n_0_[0] ),
        .O(write_enable_i_2_n_0));
  LUT6 #(
    .INIT(64'h00000000FFFFFFB0)) 
    write_enable_i_3
       (.I0(\sel_div_reg_n_0_[1] ),
        .I1(\sel_div_reg_n_0_[0] ),
        .I2(\sel_div_reg_n_0_[2] ),
        .I3(\sel_div_reg_n_0_[3] ),
        .I4(\sel_div_reg_n_0_[4] ),
        .I5(\w_inputs_pop_reg[95]_i_4_n_0 ),
        .O(write_enable_i_3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    write_enable_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(write_enable_i_1_n_0),
        .Q(write_enable_reg_n_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \x_t[0][10]_i_1 
       (.I0(\x_t[2]1 ),
        .I1(\x_t_reg[0][31]_0 [10]),
        .I2(\x_t[2][24]_i_4_n_0 ),
        .O(\x_t[0]_29 [10]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \x_t[0][11]_i_1 
       (.I0(\x_t[2]1 ),
        .I1(\x_t_reg[0][31]_0 [11]),
        .I2(\x_t[2][24]_i_4_n_0 ),
        .O(\x_t[0]_29 [11]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \x_t[0][12]_i_1 
       (.I0(\x_t[2]1 ),
        .I1(\x_t_reg[0][31]_0 [12]),
        .I2(\x_t[2][24]_i_4_n_0 ),
        .O(\x_t[0]_29 [12]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \x_t[0][13]_i_1 
       (.I0(\x_t[2]1 ),
        .I1(\x_t_reg[0][31]_0 [13]),
        .I2(\x_t[2][24]_i_4_n_0 ),
        .O(\x_t[0]_29 [13]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \x_t[0][14]_i_1 
       (.I0(\x_t[2]1 ),
        .I1(\x_t_reg[0][31]_0 [14]),
        .I2(\x_t[2][24]_i_4_n_0 ),
        .O(\x_t[0]_29 [14]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \x_t[0][15]_i_1 
       (.I0(\x_t[2]1 ),
        .I1(\x_t_reg[0][31]_0 [15]),
        .I2(\x_t[2][24]_i_4_n_0 ),
        .O(\x_t[0]_29 [15]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \x_t[0][25]_i_1 
       (.I0(\x_t[2]1 ),
        .I1(\x_t_reg[0][31]_0 [25]),
        .I2(\x_t[2][24]_i_4_n_0 ),
        .O(\x_t[0]_29 [25]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \x_t[0][26]_i_1 
       (.I0(\x_t[2]1 ),
        .I1(\x_t_reg[0][31]_0 [26]),
        .I2(\x_t[2][24]_i_4_n_0 ),
        .O(\x_t[0]_29 [26]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \x_t[0][27]_i_1 
       (.I0(\x_t[2]1 ),
        .I1(\x_t_reg[0][31]_0 [27]),
        .I2(\x_t[2][24]_i_4_n_0 ),
        .O(\x_t[0]_29 [27]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \x_t[0][28]_i_1 
       (.I0(\x_t[2]1 ),
        .I1(\x_t_reg[0][31]_0 [28]),
        .I2(\x_t[2][24]_i_4_n_0 ),
        .O(\x_t[0]_29 [28]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \x_t[0][29]_i_1 
       (.I0(\x_t[2]1 ),
        .I1(\x_t_reg[0][31]_0 [29]),
        .I2(\x_t[2][24]_i_4_n_0 ),
        .O(\x_t[0]_29 [29]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \x_t[0][30]_i_1 
       (.I0(\x_t[2]1 ),
        .I1(\x_t_reg[0][31]_0 [30]),
        .I2(\x_t[2][24]_i_4_n_0 ),
        .O(\x_t[0]_29 [30]));
  LUT4 #(
    .INIT(16'hEFEE)) 
    \x_t[0][31]_i_1 
       (.I0(\x_t[2]1 ),
        .I1(w_inputs_temp),
        .I2(\x_t[2][24]_i_4_n_0 ),
        .I3(\x_t[0][31]_i_4_n_0 ),
        .O(\x_t[0][31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \x_t[0][31]_i_2 
       (.I0(\x_t[2]1 ),
        .I1(\x_t_reg[0][31]_0 [31]),
        .I2(\x_t[2][24]_i_4_n_0 ),
        .O(\x_t[0]_29 [31]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \x_t[0][31]_i_3 
       (.I0(\State_reg_n_0_[1] ),
        .I1(\State_reg_n_0_[3] ),
        .I2(\State_reg_n_0_[2] ),
        .I3(\x_t[0][31]_i_5_n_0 ),
        .O(\x_t[2]1 ));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \x_t[0][31]_i_4 
       (.I0(ind_for_res_reg[1]),
        .I1(ind_for_res_reg[3]),
        .I2(ind_for_res_reg[4]),
        .I3(ind_for_res_reg[0]),
        .I4(ind_for_res_reg[2]),
        .O(\x_t[0][31]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFD)) 
    \x_t[0][31]_i_5 
       (.I0(\ind_back_addr[4]_i_2_n_0 ),
        .I1(ind_for_res_reg[2]),
        .I2(ind_for_res_reg[0]),
        .I3(ind_for_res_reg[4]),
        .I4(ind_for_res_reg[3]),
        .I5(ind_for_res_reg[1]),
        .O(\x_t[0][31]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \x_t[0][9]_i_1 
       (.I0(\x_t[2]1 ),
        .I1(\x_t_reg[0][31]_0 [9]),
        .I2(\x_t[2][24]_i_4_n_0 ),
        .O(\x_t[0]_29 [9]));
  LUT2 #(
    .INIT(4'h8)) 
    \x_t[1][24]_i_1 
       (.I0(\x_t[2][24]_i_3_n_0 ),
        .I1(\x_t[2][24]_i_4_n_0 ),
        .O(\x_t[1][24]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h88888888888888B8)) 
    \x_t[1][24]_i_2 
       (.I0(\x_t[2][24]_i_3_n_0 ),
        .I1(\x_t[2][24]_i_4_n_0 ),
        .I2(ind_for_res_reg[0]),
        .I3(ind_for_res_reg[2]),
        .I4(ind_for_res_reg[1]),
        .I5(\x_t[2][24]_i_5_n_0 ),
        .O(\x_t_reg[1]0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \x_t[2][24]_i_1 
       (.I0(\x_t[2][24]_i_3_n_0 ),
        .I1(\x_t[2][24]_i_4_n_0 ),
        .O(\x_t[2][24]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h88888888888888B8)) 
    \x_t[2][24]_i_2 
       (.I0(\x_t[2][24]_i_3_n_0 ),
        .I1(\x_t[2][24]_i_4_n_0 ),
        .I2(ind_for_res_reg[1]),
        .I3(ind_for_res_reg[2]),
        .I4(ind_for_res_reg[0]),
        .I5(\x_t[2][24]_i_5_n_0 ),
        .O(\x_t_reg[2]0 ));
  LUT6 #(
    .INIT(64'hAAAAAAA8AAAAAAAA)) 
    \x_t[2][24]_i_3 
       (.I0(w_inputs_temp),
        .I1(ind_for_res_reg[1]),
        .I2(\x_t[2][24]_i_5_n_0 ),
        .I3(ind_for_res_reg[0]),
        .I4(ind_for_res_reg[2]),
        .I5(\ind_back_addr[4]_i_2_n_0 ),
        .O(\x_t[2][24]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT5 #(
    .INIT(32'hFFF7FFFF)) 
    \x_t[2][24]_i_4 
       (.I0(\State_reg_n_0_[0] ),
        .I1(\State_reg_n_0_[1] ),
        .I2(\State_reg_n_0_[3] ),
        .I3(\State_reg_n_0_[2] ),
        .I4(\ind_back_addr[4]_i_2_n_0 ),
        .O(\x_t[2][24]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \x_t[2][24]_i_5 
       (.I0(ind_for_res_reg[3]),
        .I1(ind_for_res_reg[4]),
        .O(\x_t[2][24]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \x_t_reg[0][0] 
       (.C(s00_axi_aclk),
        .CE(\x_t[0][31]_i_1_n_0 ),
        .D(\x_t[0]_29 [0]),
        .Q(\x_t_reg_n_0_[0][0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_t_reg[0][10] 
       (.C(s00_axi_aclk),
        .CE(\x_t[0][31]_i_1_n_0 ),
        .D(\x_t[0]_29 [10]),
        .Q(\x_t_reg_n_0_[0][10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_t_reg[0][11] 
       (.C(s00_axi_aclk),
        .CE(\x_t[0][31]_i_1_n_0 ),
        .D(\x_t[0]_29 [11]),
        .Q(\x_t_reg_n_0_[0][11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_t_reg[0][12] 
       (.C(s00_axi_aclk),
        .CE(\x_t[0][31]_i_1_n_0 ),
        .D(\x_t[0]_29 [12]),
        .Q(\x_t_reg_n_0_[0][12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_t_reg[0][13] 
       (.C(s00_axi_aclk),
        .CE(\x_t[0][31]_i_1_n_0 ),
        .D(\x_t[0]_29 [13]),
        .Q(\x_t_reg_n_0_[0][13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_t_reg[0][14] 
       (.C(s00_axi_aclk),
        .CE(\x_t[0][31]_i_1_n_0 ),
        .D(\x_t[0]_29 [14]),
        .Q(\x_t_reg_n_0_[0][14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_t_reg[0][15] 
       (.C(s00_axi_aclk),
        .CE(\x_t[0][31]_i_1_n_0 ),
        .D(\x_t[0]_29 [15]),
        .Q(\x_t_reg_n_0_[0][15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_t_reg[0][16] 
       (.C(s00_axi_aclk),
        .CE(\x_t[0][31]_i_1_n_0 ),
        .D(\x_t[0]_29 [16]),
        .Q(\x_t_reg_n_0_[0][16] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_t_reg[0][17] 
       (.C(s00_axi_aclk),
        .CE(\x_t[0][31]_i_1_n_0 ),
        .D(\x_t[0]_29 [17]),
        .Q(\x_t_reg_n_0_[0][17] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_t_reg[0][18] 
       (.C(s00_axi_aclk),
        .CE(\x_t[0][31]_i_1_n_0 ),
        .D(\x_t[0]_29 [18]),
        .Q(\x_t_reg_n_0_[0][18] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_t_reg[0][19] 
       (.C(s00_axi_aclk),
        .CE(\x_t[0][31]_i_1_n_0 ),
        .D(\x_t[0]_29 [19]),
        .Q(\x_t_reg_n_0_[0][19] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_t_reg[0][1] 
       (.C(s00_axi_aclk),
        .CE(\x_t[0][31]_i_1_n_0 ),
        .D(\x_t[0]_29 [1]),
        .Q(\x_t_reg_n_0_[0][1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_t_reg[0][20] 
       (.C(s00_axi_aclk),
        .CE(\x_t[0][31]_i_1_n_0 ),
        .D(\x_t[0]_29 [20]),
        .Q(\x_t_reg_n_0_[0][20] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_t_reg[0][21] 
       (.C(s00_axi_aclk),
        .CE(\x_t[0][31]_i_1_n_0 ),
        .D(\x_t[0]_29 [21]),
        .Q(\x_t_reg_n_0_[0][21] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_t_reg[0][22] 
       (.C(s00_axi_aclk),
        .CE(\x_t[0][31]_i_1_n_0 ),
        .D(\x_t[0]_29 [22]),
        .Q(\x_t_reg_n_0_[0][22] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_t_reg[0][23] 
       (.C(s00_axi_aclk),
        .CE(\x_t[0][31]_i_1_n_0 ),
        .D(\x_t[0]_29 [23]),
        .Q(\x_t_reg_n_0_[0][23] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_t_reg[0][24] 
       (.C(s00_axi_aclk),
        .CE(\x_t[0][31]_i_1_n_0 ),
        .D(\x_t[0]_29 [24]),
        .Q(\x_t_reg_n_0_[0][24] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_t_reg[0][25] 
       (.C(s00_axi_aclk),
        .CE(\x_t[0][31]_i_1_n_0 ),
        .D(\x_t[0]_29 [25]),
        .Q(\x_t_reg_n_0_[0][25] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_t_reg[0][26] 
       (.C(s00_axi_aclk),
        .CE(\x_t[0][31]_i_1_n_0 ),
        .D(\x_t[0]_29 [26]),
        .Q(\x_t_reg_n_0_[0][26] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_t_reg[0][27] 
       (.C(s00_axi_aclk),
        .CE(\x_t[0][31]_i_1_n_0 ),
        .D(\x_t[0]_29 [27]),
        .Q(\x_t_reg_n_0_[0][27] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_t_reg[0][28] 
       (.C(s00_axi_aclk),
        .CE(\x_t[0][31]_i_1_n_0 ),
        .D(\x_t[0]_29 [28]),
        .Q(\x_t_reg_n_0_[0][28] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_t_reg[0][29] 
       (.C(s00_axi_aclk),
        .CE(\x_t[0][31]_i_1_n_0 ),
        .D(\x_t[0]_29 [29]),
        .Q(\x_t_reg_n_0_[0][29] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_t_reg[0][2] 
       (.C(s00_axi_aclk),
        .CE(\x_t[0][31]_i_1_n_0 ),
        .D(\x_t[0]_29 [2]),
        .Q(\x_t_reg_n_0_[0][2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_t_reg[0][30] 
       (.C(s00_axi_aclk),
        .CE(\x_t[0][31]_i_1_n_0 ),
        .D(\x_t[0]_29 [30]),
        .Q(\x_t_reg_n_0_[0][30] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_t_reg[0][31] 
       (.C(s00_axi_aclk),
        .CE(\x_t[0][31]_i_1_n_0 ),
        .D(\x_t[0]_29 [31]),
        .Q(\x_t_reg_n_0_[0][31] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_t_reg[0][3] 
       (.C(s00_axi_aclk),
        .CE(\x_t[0][31]_i_1_n_0 ),
        .D(\x_t[0]_29 [3]),
        .Q(\x_t_reg_n_0_[0][3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_t_reg[0][4] 
       (.C(s00_axi_aclk),
        .CE(\x_t[0][31]_i_1_n_0 ),
        .D(\x_t[0]_29 [4]),
        .Q(\x_t_reg_n_0_[0][4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_t_reg[0][5] 
       (.C(s00_axi_aclk),
        .CE(\x_t[0][31]_i_1_n_0 ),
        .D(\x_t[0]_29 [5]),
        .Q(\x_t_reg_n_0_[0][5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_t_reg[0][6] 
       (.C(s00_axi_aclk),
        .CE(\x_t[0][31]_i_1_n_0 ),
        .D(\x_t[0]_29 [6]),
        .Q(\x_t_reg_n_0_[0][6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_t_reg[0][7] 
       (.C(s00_axi_aclk),
        .CE(\x_t[0][31]_i_1_n_0 ),
        .D(\x_t[0]_29 [7]),
        .Q(\x_t_reg_n_0_[0][7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_t_reg[0][8] 
       (.C(s00_axi_aclk),
        .CE(\x_t[0][31]_i_1_n_0 ),
        .D(\x_t[0]_29 [8]),
        .Q(\x_t_reg_n_0_[0][8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_t_reg[0][9] 
       (.C(s00_axi_aclk),
        .CE(\x_t[0][31]_i_1_n_0 ),
        .D(\x_t[0]_29 [9]),
        .Q(\x_t_reg_n_0_[0][9] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_t_reg[1][0] 
       (.C(s00_axi_aclk),
        .CE(\x_t_reg[1]0 ),
        .D(Y[0]),
        .Q(\x_t_reg_n_0_[1][0] ),
        .R(\x_t[1][24]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \x_t_reg[1][16] 
       (.C(s00_axi_aclk),
        .CE(\x_t_reg[1]0 ),
        .D(Y[16]),
        .Q(\x_t_reg_n_0_[1][16] ),
        .R(\x_t[1][24]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \x_t_reg[1][17] 
       (.C(s00_axi_aclk),
        .CE(\x_t_reg[1]0 ),
        .D(Y[17]),
        .Q(\x_t_reg_n_0_[1][17] ),
        .R(\x_t[1][24]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \x_t_reg[1][18] 
       (.C(s00_axi_aclk),
        .CE(\x_t_reg[1]0 ),
        .D(Y[18]),
        .Q(\x_t_reg_n_0_[1][18] ),
        .R(\x_t[1][24]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \x_t_reg[1][19] 
       (.C(s00_axi_aclk),
        .CE(\x_t_reg[1]0 ),
        .D(Y[19]),
        .Q(\x_t_reg_n_0_[1][19] ),
        .R(\x_t[1][24]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \x_t_reg[1][1] 
       (.C(s00_axi_aclk),
        .CE(\x_t_reg[1]0 ),
        .D(Y[1]),
        .Q(\x_t_reg_n_0_[1][1] ),
        .R(\x_t[1][24]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \x_t_reg[1][20] 
       (.C(s00_axi_aclk),
        .CE(\x_t_reg[1]0 ),
        .D(Y[20]),
        .Q(\x_t_reg_n_0_[1][20] ),
        .R(\x_t[1][24]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \x_t_reg[1][21] 
       (.C(s00_axi_aclk),
        .CE(\x_t_reg[1]0 ),
        .D(Y[21]),
        .Q(\x_t_reg_n_0_[1][21] ),
        .R(\x_t[1][24]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \x_t_reg[1][22] 
       (.C(s00_axi_aclk),
        .CE(\x_t_reg[1]0 ),
        .D(Y[22]),
        .Q(\x_t_reg_n_0_[1][22] ),
        .R(\x_t[1][24]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \x_t_reg[1][23] 
       (.C(s00_axi_aclk),
        .CE(\x_t_reg[1]0 ),
        .D(Y[23]),
        .Q(\x_t_reg_n_0_[1][23] ),
        .R(\x_t[1][24]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \x_t_reg[1][24] 
       (.C(s00_axi_aclk),
        .CE(\x_t_reg[1]0 ),
        .D(Y[24]),
        .Q(\x_t_reg_n_0_[1][24] ),
        .R(\x_t[1][24]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \x_t_reg[1][2] 
       (.C(s00_axi_aclk),
        .CE(\x_t_reg[1]0 ),
        .D(Y[2]),
        .Q(\x_t_reg_n_0_[1][2] ),
        .R(\x_t[1][24]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \x_t_reg[1][3] 
       (.C(s00_axi_aclk),
        .CE(\x_t_reg[1]0 ),
        .D(Y[3]),
        .Q(\x_t_reg_n_0_[1][3] ),
        .R(\x_t[1][24]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \x_t_reg[1][4] 
       (.C(s00_axi_aclk),
        .CE(\x_t_reg[1]0 ),
        .D(Y[4]),
        .Q(\x_t_reg_n_0_[1][4] ),
        .R(\x_t[1][24]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \x_t_reg[1][5] 
       (.C(s00_axi_aclk),
        .CE(\x_t_reg[1]0 ),
        .D(Y[5]),
        .Q(\x_t_reg_n_0_[1][5] ),
        .R(\x_t[1][24]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \x_t_reg[1][6] 
       (.C(s00_axi_aclk),
        .CE(\x_t_reg[1]0 ),
        .D(Y[6]),
        .Q(\x_t_reg_n_0_[1][6] ),
        .R(\x_t[1][24]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \x_t_reg[1][7] 
       (.C(s00_axi_aclk),
        .CE(\x_t_reg[1]0 ),
        .D(Y[7]),
        .Q(\x_t_reg_n_0_[1][7] ),
        .R(\x_t[1][24]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \x_t_reg[1][8] 
       (.C(s00_axi_aclk),
        .CE(\x_t_reg[1]0 ),
        .D(Y[8]),
        .Q(\x_t_reg_n_0_[1][8] ),
        .R(\x_t[1][24]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \x_t_reg[2][0] 
       (.C(s00_axi_aclk),
        .CE(\x_t_reg[2]0 ),
        .D(Y[0]),
        .Q(\x_t_reg_n_0_[2][0] ),
        .R(\x_t[2][24]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \x_t_reg[2][16] 
       (.C(s00_axi_aclk),
        .CE(\x_t_reg[2]0 ),
        .D(Y[16]),
        .Q(\x_t_reg_n_0_[2][16] ),
        .R(\x_t[2][24]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \x_t_reg[2][17] 
       (.C(s00_axi_aclk),
        .CE(\x_t_reg[2]0 ),
        .D(Y[17]),
        .Q(\x_t_reg_n_0_[2][17] ),
        .R(\x_t[2][24]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \x_t_reg[2][18] 
       (.C(s00_axi_aclk),
        .CE(\x_t_reg[2]0 ),
        .D(Y[18]),
        .Q(\x_t_reg_n_0_[2][18] ),
        .R(\x_t[2][24]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \x_t_reg[2][19] 
       (.C(s00_axi_aclk),
        .CE(\x_t_reg[2]0 ),
        .D(Y[19]),
        .Q(\x_t_reg_n_0_[2][19] ),
        .R(\x_t[2][24]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \x_t_reg[2][1] 
       (.C(s00_axi_aclk),
        .CE(\x_t_reg[2]0 ),
        .D(Y[1]),
        .Q(\x_t_reg_n_0_[2][1] ),
        .R(\x_t[2][24]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \x_t_reg[2][20] 
       (.C(s00_axi_aclk),
        .CE(\x_t_reg[2]0 ),
        .D(Y[20]),
        .Q(\x_t_reg_n_0_[2][20] ),
        .R(\x_t[2][24]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \x_t_reg[2][21] 
       (.C(s00_axi_aclk),
        .CE(\x_t_reg[2]0 ),
        .D(Y[21]),
        .Q(\x_t_reg_n_0_[2][21] ),
        .R(\x_t[2][24]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \x_t_reg[2][22] 
       (.C(s00_axi_aclk),
        .CE(\x_t_reg[2]0 ),
        .D(Y[22]),
        .Q(\x_t_reg_n_0_[2][22] ),
        .R(\x_t[2][24]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \x_t_reg[2][23] 
       (.C(s00_axi_aclk),
        .CE(\x_t_reg[2]0 ),
        .D(Y[23]),
        .Q(\x_t_reg_n_0_[2][23] ),
        .R(\x_t[2][24]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \x_t_reg[2][24] 
       (.C(s00_axi_aclk),
        .CE(\x_t_reg[2]0 ),
        .D(Y[24]),
        .Q(\x_t_reg_n_0_[2][24] ),
        .R(\x_t[2][24]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \x_t_reg[2][2] 
       (.C(s00_axi_aclk),
        .CE(\x_t_reg[2]0 ),
        .D(Y[2]),
        .Q(\x_t_reg_n_0_[2][2] ),
        .R(\x_t[2][24]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \x_t_reg[2][3] 
       (.C(s00_axi_aclk),
        .CE(\x_t_reg[2]0 ),
        .D(Y[3]),
        .Q(\x_t_reg_n_0_[2][3] ),
        .R(\x_t[2][24]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \x_t_reg[2][4] 
       (.C(s00_axi_aclk),
        .CE(\x_t_reg[2]0 ),
        .D(Y[4]),
        .Q(\x_t_reg_n_0_[2][4] ),
        .R(\x_t[2][24]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \x_t_reg[2][5] 
       (.C(s00_axi_aclk),
        .CE(\x_t_reg[2]0 ),
        .D(Y[5]),
        .Q(\x_t_reg_n_0_[2][5] ),
        .R(\x_t[2][24]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \x_t_reg[2][6] 
       (.C(s00_axi_aclk),
        .CE(\x_t_reg[2]0 ),
        .D(Y[6]),
        .Q(\x_t_reg_n_0_[2][6] ),
        .R(\x_t[2][24]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \x_t_reg[2][7] 
       (.C(s00_axi_aclk),
        .CE(\x_t_reg[2]0 ),
        .D(Y[7]),
        .Q(\x_t_reg_n_0_[2][7] ),
        .R(\x_t[2][24]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \x_t_reg[2][8] 
       (.C(s00_axi_aclk),
        .CE(\x_t_reg[2]0 ),
        .D(Y[8]),
        .Q(\x_t_reg_n_0_[2][8] ),
        .R(\x_t[2][24]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0004)) 
    \y_out[24]_i_1 
       (.I0(\State_reg_n_0_[3] ),
        .I1(\State_reg_n_0_[2] ),
        .I2(\State_reg_n_0_[1] ),
        .I3(\State_reg_n_0_[0] ),
        .O(\y_out[24]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \y_out_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\y_out[24]_i_1_n_0 ),
        .D(\x_t_reg_n_0_[2][0] ),
        .Q(current_y_out[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \y_out_reg[16] 
       (.C(s00_axi_aclk),
        .CE(\y_out[24]_i_1_n_0 ),
        .D(\x_t_reg_n_0_[2][16] ),
        .Q(current_y_out[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \y_out_reg[17] 
       (.C(s00_axi_aclk),
        .CE(\y_out[24]_i_1_n_0 ),
        .D(\x_t_reg_n_0_[2][17] ),
        .Q(current_y_out[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \y_out_reg[18] 
       (.C(s00_axi_aclk),
        .CE(\y_out[24]_i_1_n_0 ),
        .D(\x_t_reg_n_0_[2][18] ),
        .Q(current_y_out[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \y_out_reg[19] 
       (.C(s00_axi_aclk),
        .CE(\y_out[24]_i_1_n_0 ),
        .D(\x_t_reg_n_0_[2][19] ),
        .Q(current_y_out[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \y_out_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\y_out[24]_i_1_n_0 ),
        .D(\x_t_reg_n_0_[2][1] ),
        .Q(current_y_out[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \y_out_reg[20] 
       (.C(s00_axi_aclk),
        .CE(\y_out[24]_i_1_n_0 ),
        .D(\x_t_reg_n_0_[2][20] ),
        .Q(current_y_out[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \y_out_reg[21] 
       (.C(s00_axi_aclk),
        .CE(\y_out[24]_i_1_n_0 ),
        .D(\x_t_reg_n_0_[2][21] ),
        .Q(current_y_out[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \y_out_reg[22] 
       (.C(s00_axi_aclk),
        .CE(\y_out[24]_i_1_n_0 ),
        .D(\x_t_reg_n_0_[2][22] ),
        .Q(current_y_out[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \y_out_reg[23] 
       (.C(s00_axi_aclk),
        .CE(\y_out[24]_i_1_n_0 ),
        .D(\x_t_reg_n_0_[2][23] ),
        .Q(current_y_out[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \y_out_reg[24] 
       (.C(s00_axi_aclk),
        .CE(\y_out[24]_i_1_n_0 ),
        .D(\x_t_reg_n_0_[2][24] ),
        .Q(current_y_out[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \y_out_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\y_out[24]_i_1_n_0 ),
        .D(\x_t_reg_n_0_[2][2] ),
        .Q(current_y_out[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \y_out_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\y_out[24]_i_1_n_0 ),
        .D(\x_t_reg_n_0_[2][3] ),
        .Q(current_y_out[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \y_out_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\y_out[24]_i_1_n_0 ),
        .D(\x_t_reg_n_0_[2][4] ),
        .Q(current_y_out[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \y_out_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\y_out[24]_i_1_n_0 ),
        .D(\x_t_reg_n_0_[2][5] ),
        .Q(current_y_out[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \y_out_reg[6] 
       (.C(s00_axi_aclk),
        .CE(\y_out[24]_i_1_n_0 ),
        .D(\x_t_reg_n_0_[2][6] ),
        .Q(current_y_out[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \y_out_reg[7] 
       (.C(s00_axi_aclk),
        .CE(\y_out[24]_i_1_n_0 ),
        .D(\x_t_reg_n_0_[2][7] ),
        .Q(current_y_out[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \y_out_reg[8] 
       (.C(s00_axi_aclk),
        .CE(\y_out[24]_i_1_n_0 ),
        .D(\x_t_reg_n_0_[2][8] ),
        .Q(current_y_out[8]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "neural_network_control" *) 
module design_1_neural_network_control
   (\total_error_reg[6]_0 ,
    \axi_araddr_reg[2] ,
    learn,
    init_ram,
    \reg_data_out_reg[22]_i_2 ,
    \reg_data_out_reg[30]_i_1 ,
    Q,
    \reg_data_out_reg[18]_i_2 ,
    \reg_data_out_reg[22]_i_2_0 ,
    \reg_data_out_reg[23]_i_9 ,
    done_learning_reg_0,
    \reg_data_out_reg[8]_i_1 ,
    D,
    \reg_data_out_reg[31]_i_4 ,
    \reg_data_out_reg[22]_i_2_1 ,
    \reg_data_out_reg[31]_i_3 ,
    sw,
    \axi_rdata_reg[2] ,
    \axi_rdata_reg[3] ,
    \axi_rdata_reg[4] ,
    \axi_rdata_reg[5] ,
    \reg_data_out_reg[5]_i_1 ,
    \axi_rdata_reg[6] ,
    \axi_rdata_reg[7] ,
    \axi_rdata_reg[8] ,
    \axi_rdata_reg[8]_0 ,
    \reg_data_out_reg[31]_i_1 ,
    \reg_data_out_reg[31]_i_3_0 ,
    \reg_data_out_reg[23]_i_4 ,
    \axi_rdata_reg[9] ,
    \axi_rdata_reg[10] ,
    \axi_rdata_reg[11] ,
    \axi_rdata_reg[22] ,
    \reg_data_out_reg[31]_i_1_0 ,
    \reg_data_out_reg[31]_i_1_1 ,
    \axi_rdata_reg[24] ,
    \reg_data_out_reg[13]_i_1 ,
    \axi_rdata_reg[0] ,
    \axi_rdata_reg[31] ,
    \axi_rdata_reg[16] ,
    \reg_data_out_reg[17]_i_1 ,
    \reg_data_out_reg[30]_i_1_0 ,
    \reg_data_out_reg[1]_i_1 ,
    \reg_data_out_reg[20]_i_1 ,
    \reg_data_out_reg[18]_i_2_0 ,
    \reg_data_out_reg[19]_i_2 ,
    \reg_data_out_reg[20]_i_2 ,
    \reg_data_out_reg[21]_i_3 ,
    \reg_data_out_reg[22]_i_4 ,
    \reg_data_out_reg[31]_i_1_2 ,
    \reg_data_out_reg[31]_i_6 ,
    \reg_data_out_reg[24]_i_1 ,
    \reg_data_out_reg[24]_i_1_0 ,
    \reg_data_out_reg[24]_i_1_1 ,
    \reg_data_out_reg[30]_i_1_1 ,
    \reg_data_out_reg[30]_i_5 ,
    \reg_data_out_reg[29]_i_1 ,
    \reg_data_out_reg[29]_i_2 ,
    \reg_data_out_reg[28]_i_1 ,
    \reg_data_out_reg[28]_i_4 ,
    \reg_data_out_reg[27]_i_3 ,
    \reg_data_out_reg[27]_i_5 ,
    \reg_data_out_reg[26]_i_1 ,
    \reg_data_out_reg[26]_i_4 ,
    \reg_data_out_reg[25]_i_3 ,
    \reg_data_out_reg[25]_i_5 ,
    \reg_data_out_reg[23]_i_1 ,
    \reg_data_out_reg[23]_i_3 ,
    \reg_data_out_reg[22]_i_1 ,
    \reg_data_out_reg[22]_i_3 ,
    \reg_data_out_reg[21]_i_1 ,
    \reg_data_out_reg[21]_i_4 ,
    \reg_data_out_reg[20]_i_1_0 ,
    \reg_data_out_reg[20]_i_3 ,
    \reg_data_out_reg[19]_i_1 ,
    \reg_data_out_reg[19]_i_3 ,
    \reg_data_out_reg[18]_i_1 ,
    \reg_data_out_reg[18]_i_3 ,
    \reg_data_out_reg[17]_i_1_0 ,
    \reg_data_out_reg[17]_i_4 ,
    \reg_data_out_reg[16]_i_1 ,
    \reg_data_out_reg[16]_i_2 ,
    \reg_data_out_reg[15]_i_1 ,
    \reg_data_out_reg[15]_i_2 ,
    \reg_data_out_reg[14]_i_1 ,
    \reg_data_out_reg[14]_i_4 ,
    \reg_data_out_reg[13]_i_1_0 ,
    \reg_data_out_reg[13]_i_2 ,
    \reg_data_out_reg[12]_i_1 ,
    \reg_data_out_reg[12]_i_2 ,
    \reg_data_out_reg[11]_i_1 ,
    \reg_data_out_reg[11]_i_4 ,
    \reg_data_out_reg[10]_i_1 ,
    \reg_data_out_reg[10]_i_3 ,
    \reg_data_out_reg[9]_i_1 ,
    \reg_data_out_reg[9]_i_3 ,
    \reg_data_out_reg[8]_i_1_0 ,
    \reg_data_out_reg[7]_i_1 ,
    \reg_data_out_reg[7]_i_3 ,
    \reg_data_out_reg[6]_i_1 ,
    \reg_data_out_reg[6]_i_3 ,
    \reg_data_out_reg[5]_i_1_0 ,
    \reg_data_out_reg[5]_i_3 ,
    \reg_data_out_reg[4]_i_1 ,
    \reg_data_out_reg[4]_i_3 ,
    \reg_data_out_reg[3]_i_1 ,
    \reg_data_out_reg[3]_i_3 ,
    \reg_data_out_reg[2]_i_1 ,
    \reg_data_out_reg[2]_i_3 ,
    \reg_data_out_reg[1]_i_1_0 ,
    \reg_data_out_reg[1]_i_3 ,
    \reg_data_out_reg[0]_i_1 ,
    \reg_data_out_reg[0]_i_2 ,
    s00_axi_aclk,
    ARG__7,
    \State_reg[1]_i_31_0 ,
    \State_reg[1]_i_2_0 ,
    \current_input_reg[31]_0 ,
    \current_goals_reg[31]_0 );
  output [3:0]\total_error_reg[6]_0 ;
  output [31:0]\axi_araddr_reg[2] ;
  input learn;
  input init_ram;
  input \reg_data_out_reg[22]_i_2 ;
  input \reg_data_out_reg[30]_i_1 ;
  input [4:0]Q;
  input \reg_data_out_reg[18]_i_2 ;
  input \reg_data_out_reg[22]_i_2_0 ;
  input \reg_data_out_reg[23]_i_9 ;
  input [0:0]done_learning_reg_0;
  input \reg_data_out_reg[8]_i_1 ;
  input [55:0]D;
  input [23:0]\reg_data_out_reg[31]_i_4 ;
  input \reg_data_out_reg[22]_i_2_1 ;
  input [31:0]\reg_data_out_reg[31]_i_3 ;
  input sw;
  input \axi_rdata_reg[2] ;
  input \axi_rdata_reg[3] ;
  input \axi_rdata_reg[4] ;
  input \axi_rdata_reg[5] ;
  input \reg_data_out_reg[5]_i_1 ;
  input \axi_rdata_reg[6] ;
  input \axi_rdata_reg[7] ;
  input \axi_rdata_reg[8] ;
  input \axi_rdata_reg[8]_0 ;
  input [29:0]\reg_data_out_reg[31]_i_1 ;
  input [29:0]\reg_data_out_reg[31]_i_3_0 ;
  input \reg_data_out_reg[23]_i_4 ;
  input \axi_rdata_reg[9] ;
  input \axi_rdata_reg[10] ;
  input \axi_rdata_reg[11] ;
  input \axi_rdata_reg[22] ;
  input [53:0]\reg_data_out_reg[31]_i_1_0 ;
  input \reg_data_out_reg[31]_i_1_1 ;
  input \axi_rdata_reg[24] ;
  input \reg_data_out_reg[13]_i_1 ;
  input \axi_rdata_reg[0] ;
  input \axi_rdata_reg[31] ;
  input \axi_rdata_reg[16] ;
  input \reg_data_out_reg[17]_i_1 ;
  input \reg_data_out_reg[30]_i_1_0 ;
  input \reg_data_out_reg[1]_i_1 ;
  input \reg_data_out_reg[20]_i_1 ;
  input \reg_data_out_reg[18]_i_2_0 ;
  input \reg_data_out_reg[19]_i_2 ;
  input \reg_data_out_reg[20]_i_2 ;
  input \reg_data_out_reg[21]_i_3 ;
  input \reg_data_out_reg[22]_i_4 ;
  input \reg_data_out_reg[31]_i_1_2 ;
  input [31:0]\reg_data_out_reg[31]_i_6 ;
  input \reg_data_out_reg[24]_i_1 ;
  input \reg_data_out_reg[24]_i_1_0 ;
  input \reg_data_out_reg[24]_i_1_1 ;
  input \reg_data_out_reg[30]_i_1_1 ;
  input \reg_data_out_reg[30]_i_5 ;
  input \reg_data_out_reg[29]_i_1 ;
  input \reg_data_out_reg[29]_i_2 ;
  input \reg_data_out_reg[28]_i_1 ;
  input \reg_data_out_reg[28]_i_4 ;
  input \reg_data_out_reg[27]_i_3 ;
  input \reg_data_out_reg[27]_i_5 ;
  input \reg_data_out_reg[26]_i_1 ;
  input \reg_data_out_reg[26]_i_4 ;
  input \reg_data_out_reg[25]_i_3 ;
  input \reg_data_out_reg[25]_i_5 ;
  input \reg_data_out_reg[23]_i_1 ;
  input \reg_data_out_reg[23]_i_3 ;
  input \reg_data_out_reg[22]_i_1 ;
  input \reg_data_out_reg[22]_i_3 ;
  input \reg_data_out_reg[21]_i_1 ;
  input \reg_data_out_reg[21]_i_4 ;
  input \reg_data_out_reg[20]_i_1_0 ;
  input \reg_data_out_reg[20]_i_3 ;
  input \reg_data_out_reg[19]_i_1 ;
  input \reg_data_out_reg[19]_i_3 ;
  input \reg_data_out_reg[18]_i_1 ;
  input \reg_data_out_reg[18]_i_3 ;
  input \reg_data_out_reg[17]_i_1_0 ;
  input \reg_data_out_reg[17]_i_4 ;
  input \reg_data_out_reg[16]_i_1 ;
  input \reg_data_out_reg[16]_i_2 ;
  input \reg_data_out_reg[15]_i_1 ;
  input \reg_data_out_reg[15]_i_2 ;
  input \reg_data_out_reg[14]_i_1 ;
  input \reg_data_out_reg[14]_i_4 ;
  input \reg_data_out_reg[13]_i_1_0 ;
  input \reg_data_out_reg[13]_i_2 ;
  input \reg_data_out_reg[12]_i_1 ;
  input \reg_data_out_reg[12]_i_2 ;
  input \reg_data_out_reg[11]_i_1 ;
  input \reg_data_out_reg[11]_i_4 ;
  input \reg_data_out_reg[10]_i_1 ;
  input \reg_data_out_reg[10]_i_3 ;
  input \reg_data_out_reg[9]_i_1 ;
  input \reg_data_out_reg[9]_i_3 ;
  input \reg_data_out_reg[8]_i_1_0 ;
  input \reg_data_out_reg[7]_i_1 ;
  input \reg_data_out_reg[7]_i_3 ;
  input \reg_data_out_reg[6]_i_1 ;
  input \reg_data_out_reg[6]_i_3 ;
  input \reg_data_out_reg[5]_i_1_0 ;
  input \reg_data_out_reg[5]_i_3 ;
  input \reg_data_out_reg[4]_i_1 ;
  input \reg_data_out_reg[4]_i_3 ;
  input \reg_data_out_reg[3]_i_1 ;
  input \reg_data_out_reg[3]_i_3 ;
  input \reg_data_out_reg[2]_i_1 ;
  input \reg_data_out_reg[2]_i_3 ;
  input \reg_data_out_reg[1]_i_1_0 ;
  input \reg_data_out_reg[1]_i_3 ;
  input \reg_data_out_reg[0]_i_1 ;
  input \reg_data_out_reg[0]_i_2 ;
  input s00_axi_aclk;
  input [15:0]ARG__7;
  input [14:0]\State_reg[1]_i_31_0 ;
  input [15:0]\State_reg[1]_i_2_0 ;
  input [127:0]\current_input_reg[31]_0 ;
  input [127:0]\current_goals_reg[31]_0 ;

  wire [15:0]ARG__7;
  wire [55:0]D;
  wire [4:0]Q;
  wire [2:1]State;
  wire State1;
  wire State2;
  wire State21_in;
  wire \State[1]_i_10_n_0 ;
  wire \State[1]_i_11_n_0 ;
  wire \State[1]_i_12_n_0 ;
  wire \State[1]_i_13_n_0 ;
  wire \State[1]_i_15_n_0 ;
  wire \State[1]_i_16_n_0 ;
  wire \State[1]_i_17_n_0 ;
  wire \State[1]_i_18_n_0 ;
  wire \State[1]_i_19_n_0 ;
  wire \State[1]_i_20_n_0 ;
  wire \State[1]_i_21_n_0 ;
  wire \State[1]_i_22_n_0 ;
  wire \State[1]_i_23_n_0 ;
  wire \State[1]_i_24_n_0 ;
  wire \State[1]_i_25_n_0 ;
  wire \State[1]_i_26_n_0 ;
  wire \State[1]_i_27_n_0 ;
  wire \State[1]_i_28_n_0 ;
  wire \State[1]_i_29_n_0 ;
  wire \State[1]_i_30_n_0 ;
  wire \State[1]_i_32_n_0 ;
  wire \State[1]_i_33_n_0 ;
  wire \State[1]_i_34_n_0 ;
  wire \State[1]_i_35_n_0 ;
  wire \State[1]_i_36_n_0 ;
  wire \State[1]_i_37_n_0 ;
  wire \State[1]_i_38_n_0 ;
  wire \State[1]_i_39_n_0 ;
  wire \State[1]_i_41_n_0 ;
  wire \State[1]_i_42_n_0 ;
  wire \State[1]_i_43_n_0 ;
  wire \State[1]_i_44_n_0 ;
  wire \State[1]_i_45_n_0 ;
  wire \State[1]_i_46_n_0 ;
  wire \State[1]_i_47_n_0 ;
  wire \State[1]_i_48_n_0 ;
  wire \State[1]_i_49_n_0 ;
  wire \State[1]_i_4_n_0 ;
  wire \State[1]_i_50_n_0 ;
  wire \State[1]_i_51_n_0 ;
  wire \State[1]_i_52_n_0 ;
  wire \State[1]_i_53_n_0 ;
  wire \State[1]_i_54_n_0 ;
  wire \State[1]_i_55_n_0 ;
  wire \State[1]_i_56_n_0 ;
  wire \State[1]_i_6_n_0 ;
  wire \State[1]_i_7_n_0 ;
  wire \State[1]_i_8_n_0 ;
  wire \State[1]_i_9_n_0 ;
  wire \State[2]_i_1_n_0 ;
  wire \State_reg[1]_i_14_n_0 ;
  wire \State_reg[1]_i_14_n_1 ;
  wire \State_reg[1]_i_14_n_2 ;
  wire \State_reg[1]_i_14_n_3 ;
  wire [15:0]\State_reg[1]_i_2_0 ;
  wire \State_reg[1]_i_2_n_1 ;
  wire \State_reg[1]_i_2_n_2 ;
  wire \State_reg[1]_i_2_n_3 ;
  wire [14:0]\State_reg[1]_i_31_0 ;
  wire \State_reg[1]_i_31_n_0 ;
  wire \State_reg[1]_i_31_n_1 ;
  wire \State_reg[1]_i_31_n_2 ;
  wire \State_reg[1]_i_31_n_3 ;
  wire \State_reg[1]_i_3_n_1 ;
  wire \State_reg[1]_i_3_n_2 ;
  wire \State_reg[1]_i_3_n_3 ;
  wire \State_reg[1]_i_40_n_0 ;
  wire \State_reg[1]_i_40_n_1 ;
  wire \State_reg[1]_i_40_n_2 ;
  wire \State_reg[1]_i_40_n_3 ;
  wire \State_reg[1]_i_5_n_0 ;
  wire \State_reg[1]_i_5_n_1 ;
  wire \State_reg[1]_i_5_n_2 ;
  wire \State_reg[1]_i_5_n_3 ;
  wire \State_reg_n_0_[0] ;
  wire \State_reg_n_0_[1] ;
  wire \State_reg_n_0_[2] ;
  wire [3:0]all_rez;
  wire \all_rez[3]_i_1_n_0 ;
  wire [3:0]all_rez_temp;
  wire \all_rez_temp[3]_i_2_n_0 ;
  wire [31:0]\axi_araddr_reg[2] ;
  wire \axi_rdata_reg[0] ;
  wire \axi_rdata_reg[10] ;
  wire \axi_rdata_reg[11] ;
  wire \axi_rdata_reg[16] ;
  wire \axi_rdata_reg[22] ;
  wire \axi_rdata_reg[24] ;
  wire \axi_rdata_reg[2] ;
  wire \axi_rdata_reg[31] ;
  wire \axi_rdata_reg[3] ;
  wire \axi_rdata_reg[4] ;
  wire \axi_rdata_reg[5] ;
  wire \axi_rdata_reg[6] ;
  wire \axi_rdata_reg[7] ;
  wire \axi_rdata_reg[8] ;
  wire \axi_rdata_reg[8]_0 ;
  wire \axi_rdata_reg[9] ;
  wire current_addr0;
  wire \current_addr[4]_i_3_n_0 ;
  wire [4:0]current_addr_reg;
  wire current_example;
  wire \current_example[2]_i_1_n_0 ;
  wire \current_example[4]_i_1_n_0 ;
  wire [4:0]current_example_reg;
  wire current_goals;
  wire \current_goals[0]_i_1_n_0 ;
  wire \current_goals[0]_i_2_n_0 ;
  wire \current_goals[10]_i_1_n_0 ;
  wire \current_goals[10]_i_2_n_0 ;
  wire \current_goals[11]_i_1_n_0 ;
  wire \current_goals[11]_i_2_n_0 ;
  wire \current_goals[12]_i_1_n_0 ;
  wire \current_goals[12]_i_2_n_0 ;
  wire \current_goals[13]_i_1_n_0 ;
  wire \current_goals[13]_i_2_n_0 ;
  wire \current_goals[14]_i_1_n_0 ;
  wire \current_goals[14]_i_2_n_0 ;
  wire \current_goals[15]_i_1_n_0 ;
  wire \current_goals[15]_i_2_n_0 ;
  wire \current_goals[16]_i_1_n_0 ;
  wire \current_goals[16]_i_2_n_0 ;
  wire \current_goals[17]_i_1_n_0 ;
  wire \current_goals[17]_i_2_n_0 ;
  wire \current_goals[18]_i_1_n_0 ;
  wire \current_goals[18]_i_2_n_0 ;
  wire \current_goals[19]_i_1_n_0 ;
  wire \current_goals[19]_i_2_n_0 ;
  wire \current_goals[1]_i_1_n_0 ;
  wire \current_goals[1]_i_2_n_0 ;
  wire \current_goals[20]_i_1_n_0 ;
  wire \current_goals[20]_i_2_n_0 ;
  wire \current_goals[21]_i_1_n_0 ;
  wire \current_goals[21]_i_2_n_0 ;
  wire \current_goals[22]_i_1_n_0 ;
  wire \current_goals[22]_i_2_n_0 ;
  wire \current_goals[23]_i_1_n_0 ;
  wire \current_goals[23]_i_2_n_0 ;
  wire \current_goals[24]_i_1_n_0 ;
  wire \current_goals[24]_i_2_n_0 ;
  wire \current_goals[25]_i_1_n_0 ;
  wire \current_goals[25]_i_2_n_0 ;
  wire \current_goals[26]_i_1_n_0 ;
  wire \current_goals[26]_i_2_n_0 ;
  wire \current_goals[27]_i_1_n_0 ;
  wire \current_goals[27]_i_2_n_0 ;
  wire \current_goals[28]_i_1_n_0 ;
  wire \current_goals[28]_i_2_n_0 ;
  wire \current_goals[29]_i_1_n_0 ;
  wire \current_goals[29]_i_2_n_0 ;
  wire \current_goals[2]_i_1_n_0 ;
  wire \current_goals[2]_i_2_n_0 ;
  wire \current_goals[30]_i_1_n_0 ;
  wire \current_goals[30]_i_2_n_0 ;
  wire \current_goals[31]_i_1_n_0 ;
  wire \current_goals[31]_i_2_n_0 ;
  wire \current_goals[3]_i_1_n_0 ;
  wire \current_goals[3]_i_2_n_0 ;
  wire \current_goals[4]_i_1_n_0 ;
  wire \current_goals[4]_i_2_n_0 ;
  wire \current_goals[5]_i_1_n_0 ;
  wire \current_goals[5]_i_2_n_0 ;
  wire \current_goals[6]_i_1_n_0 ;
  wire \current_goals[6]_i_2_n_0 ;
  wire \current_goals[7]_i_1_n_0 ;
  wire \current_goals[7]_i_2_n_0 ;
  wire \current_goals[8]_i_1_n_0 ;
  wire \current_goals[8]_i_2_n_0 ;
  wire \current_goals[9]_i_1_n_0 ;
  wire \current_goals[9]_i_2_n_0 ;
  wire [127:0]\current_goals_reg[31]_0 ;
  wire \current_goals_reg_n_0_[0] ;
  wire \current_goals_reg_n_0_[10] ;
  wire \current_goals_reg_n_0_[11] ;
  wire \current_goals_reg_n_0_[12] ;
  wire \current_goals_reg_n_0_[13] ;
  wire \current_goals_reg_n_0_[14] ;
  wire \current_goals_reg_n_0_[15] ;
  wire \current_goals_reg_n_0_[16] ;
  wire \current_goals_reg_n_0_[17] ;
  wire \current_goals_reg_n_0_[18] ;
  wire \current_goals_reg_n_0_[19] ;
  wire \current_goals_reg_n_0_[1] ;
  wire \current_goals_reg_n_0_[20] ;
  wire \current_goals_reg_n_0_[21] ;
  wire \current_goals_reg_n_0_[22] ;
  wire \current_goals_reg_n_0_[23] ;
  wire \current_goals_reg_n_0_[24] ;
  wire \current_goals_reg_n_0_[25] ;
  wire \current_goals_reg_n_0_[26] ;
  wire \current_goals_reg_n_0_[27] ;
  wire \current_goals_reg_n_0_[28] ;
  wire \current_goals_reg_n_0_[29] ;
  wire \current_goals_reg_n_0_[2] ;
  wire \current_goals_reg_n_0_[30] ;
  wire \current_goals_reg_n_0_[31] ;
  wire \current_goals_reg_n_0_[3] ;
  wire \current_goals_reg_n_0_[4] ;
  wire \current_goals_reg_n_0_[5] ;
  wire \current_goals_reg_n_0_[6] ;
  wire \current_goals_reg_n_0_[7] ;
  wire \current_goals_reg_n_0_[8] ;
  wire \current_goals_reg_n_0_[9] ;
  wire [31:0]current_input;
  wire [1:0]current_input3;
  wire \current_input[0]_i_1_n_0 ;
  wire \current_input[0]_i_2_n_0 ;
  wire \current_input[10]_i_1_n_0 ;
  wire \current_input[10]_i_2_n_0 ;
  wire \current_input[11]_i_1_n_0 ;
  wire \current_input[11]_i_2_n_0 ;
  wire \current_input[12]_i_1_n_0 ;
  wire \current_input[12]_i_2_n_0 ;
  wire \current_input[13]_i_1_n_0 ;
  wire \current_input[13]_i_2_n_0 ;
  wire \current_input[14]_i_1_n_0 ;
  wire \current_input[14]_i_2_n_0 ;
  wire \current_input[15]_i_1_n_0 ;
  wire \current_input[15]_i_2_n_0 ;
  wire \current_input[16]_i_1_n_0 ;
  wire \current_input[16]_i_2_n_0 ;
  wire \current_input[17]_i_1_n_0 ;
  wire \current_input[17]_i_2_n_0 ;
  wire \current_input[18]_i_1_n_0 ;
  wire \current_input[18]_i_2_n_0 ;
  wire \current_input[19]_i_1_n_0 ;
  wire \current_input[19]_i_2_n_0 ;
  wire \current_input[1]_i_1_n_0 ;
  wire \current_input[1]_i_2_n_0 ;
  wire \current_input[20]_i_1_n_0 ;
  wire \current_input[20]_i_2_n_0 ;
  wire \current_input[21]_i_1_n_0 ;
  wire \current_input[21]_i_2_n_0 ;
  wire \current_input[22]_i_1_n_0 ;
  wire \current_input[22]_i_2_n_0 ;
  wire \current_input[23]_i_1_n_0 ;
  wire \current_input[23]_i_2_n_0 ;
  wire \current_input[24]_i_1_n_0 ;
  wire \current_input[24]_i_2_n_0 ;
  wire \current_input[25]_i_1_n_0 ;
  wire \current_input[25]_i_2_n_0 ;
  wire \current_input[26]_i_1_n_0 ;
  wire \current_input[26]_i_2_n_0 ;
  wire \current_input[27]_i_1_n_0 ;
  wire \current_input[27]_i_2_n_0 ;
  wire \current_input[28]_i_1_n_0 ;
  wire \current_input[28]_i_2_n_0 ;
  wire \current_input[29]_i_1_n_0 ;
  wire \current_input[29]_i_2_n_0 ;
  wire \current_input[2]_i_1_n_0 ;
  wire \current_input[2]_i_2_n_0 ;
  wire \current_input[30]_i_1_n_0 ;
  wire \current_input[30]_i_2_n_0 ;
  wire \current_input[31]_i_1_n_0 ;
  wire \current_input[31]_i_2_n_0 ;
  wire \current_input[3]_i_1_n_0 ;
  wire \current_input[3]_i_2_n_0 ;
  wire \current_input[4]_i_1_n_0 ;
  wire \current_input[4]_i_2_n_0 ;
  wire \current_input[5]_i_1_n_0 ;
  wire \current_input[5]_i_2_n_0 ;
  wire \current_input[6]_i_1_n_0 ;
  wire \current_input[6]_i_2_n_0 ;
  wire \current_input[7]_i_1_n_0 ;
  wire \current_input[7]_i_2_n_0 ;
  wire \current_input[8]_i_1_n_0 ;
  wire \current_input[8]_i_2_n_0 ;
  wire \current_input[9]_i_1_n_0 ;
  wire \current_input[9]_i_2_n_0 ;
  wire [127:0]\current_input_reg[31]_0 ;
  wire done_all;
  wire done_epoch;
  wire done_init;
  wire done_init_i_1_n_0;
  wire done_init_i_2_n_0;
  wire done_learning_i_1_n_0;
  wire [0:0]done_learning_reg_0;
  wire done_test_i_1_n_0;
  wire enable_temp_reg_n_0;
  wire [31:0]epoch_num;
  wire epoch_num0;
  wire epoch_num2;
  wire \epoch_num[0]_i_1_n_0 ;
  wire \epoch_num[31]_i_1_n_0 ;
  wire \epoch_num_reg[12]_i_1_n_0 ;
  wire \epoch_num_reg[12]_i_1_n_1 ;
  wire \epoch_num_reg[12]_i_1_n_2 ;
  wire \epoch_num_reg[12]_i_1_n_3 ;
  wire \epoch_num_reg[12]_i_1_n_4 ;
  wire \epoch_num_reg[12]_i_1_n_5 ;
  wire \epoch_num_reg[12]_i_1_n_6 ;
  wire \epoch_num_reg[12]_i_1_n_7 ;
  wire \epoch_num_reg[16]_i_1_n_0 ;
  wire \epoch_num_reg[16]_i_1_n_1 ;
  wire \epoch_num_reg[16]_i_1_n_2 ;
  wire \epoch_num_reg[16]_i_1_n_3 ;
  wire \epoch_num_reg[16]_i_1_n_4 ;
  wire \epoch_num_reg[16]_i_1_n_5 ;
  wire \epoch_num_reg[16]_i_1_n_6 ;
  wire \epoch_num_reg[16]_i_1_n_7 ;
  wire \epoch_num_reg[20]_i_1_n_0 ;
  wire \epoch_num_reg[20]_i_1_n_1 ;
  wire \epoch_num_reg[20]_i_1_n_2 ;
  wire \epoch_num_reg[20]_i_1_n_3 ;
  wire \epoch_num_reg[20]_i_1_n_4 ;
  wire \epoch_num_reg[20]_i_1_n_5 ;
  wire \epoch_num_reg[20]_i_1_n_6 ;
  wire \epoch_num_reg[20]_i_1_n_7 ;
  wire \epoch_num_reg[24]_i_1_n_0 ;
  wire \epoch_num_reg[24]_i_1_n_1 ;
  wire \epoch_num_reg[24]_i_1_n_2 ;
  wire \epoch_num_reg[24]_i_1_n_3 ;
  wire \epoch_num_reg[24]_i_1_n_4 ;
  wire \epoch_num_reg[24]_i_1_n_5 ;
  wire \epoch_num_reg[24]_i_1_n_6 ;
  wire \epoch_num_reg[24]_i_1_n_7 ;
  wire \epoch_num_reg[28]_i_1_n_0 ;
  wire \epoch_num_reg[28]_i_1_n_1 ;
  wire \epoch_num_reg[28]_i_1_n_2 ;
  wire \epoch_num_reg[28]_i_1_n_3 ;
  wire \epoch_num_reg[28]_i_1_n_4 ;
  wire \epoch_num_reg[28]_i_1_n_5 ;
  wire \epoch_num_reg[28]_i_1_n_6 ;
  wire \epoch_num_reg[28]_i_1_n_7 ;
  wire \epoch_num_reg[31]_i_3_n_2 ;
  wire \epoch_num_reg[31]_i_3_n_3 ;
  wire \epoch_num_reg[31]_i_3_n_5 ;
  wire \epoch_num_reg[31]_i_3_n_6 ;
  wire \epoch_num_reg[31]_i_3_n_7 ;
  wire \epoch_num_reg[4]_i_1_n_0 ;
  wire \epoch_num_reg[4]_i_1_n_1 ;
  wire \epoch_num_reg[4]_i_1_n_2 ;
  wire \epoch_num_reg[4]_i_1_n_3 ;
  wire \epoch_num_reg[4]_i_1_n_4 ;
  wire \epoch_num_reg[4]_i_1_n_5 ;
  wire \epoch_num_reg[4]_i_1_n_6 ;
  wire \epoch_num_reg[4]_i_1_n_7 ;
  wire \epoch_num_reg[8]_i_1_n_0 ;
  wire \epoch_num_reg[8]_i_1_n_1 ;
  wire \epoch_num_reg[8]_i_1_n_2 ;
  wire \epoch_num_reg[8]_i_1_n_3 ;
  wire \epoch_num_reg[8]_i_1_n_4 ;
  wire \epoch_num_reg[8]_i_1_n_5 ;
  wire \epoch_num_reg[8]_i_1_n_6 ;
  wire \epoch_num_reg[8]_i_1_n_7 ;
  wire init_ram;
  wire init_ram_in_progress_i_1_n_0;
  wire init_ram_in_progress_reg_n_0;
  wire init_ram_we_i_1_n_0;
  wire init_ram_we_i_2_n_0;
  wire init_ram_we_reg_n_0;
  wire learn;
  wire nn_n_3;
  wire nn_n_36;
  wire nn_n_37;
  wire nn_n_38;
  wire nn_n_39;
  wire nn_n_40;
  wire nn_n_41;
  wire nn_n_42;
  wire nn_n_43;
  wire nn_n_44;
  wire nn_n_45;
  wire nn_n_46;
  wire nn_n_47;
  wire nn_n_48;
  wire nn_n_49;
  wire nn_n_50;
  wire nn_n_51;
  wire nn_n_52;
  wire nn_n_53;
  wire nn_n_54;
  wire nn_n_55;
  wire nn_n_57;
  wire [4:0]p_0_in;
  wire [4:3]p_0_in__0;
  wire [1:0]p_7_in;
  wire \reg_data_out_reg[0]_i_1 ;
  wire \reg_data_out_reg[0]_i_2 ;
  wire \reg_data_out_reg[10]_i_1 ;
  wire \reg_data_out_reg[10]_i_3 ;
  wire \reg_data_out_reg[11]_i_1 ;
  wire \reg_data_out_reg[11]_i_4 ;
  wire \reg_data_out_reg[12]_i_1 ;
  wire \reg_data_out_reg[12]_i_2 ;
  wire \reg_data_out_reg[13]_i_1 ;
  wire \reg_data_out_reg[13]_i_1_0 ;
  wire \reg_data_out_reg[13]_i_2 ;
  wire \reg_data_out_reg[14]_i_1 ;
  wire \reg_data_out_reg[14]_i_4 ;
  wire \reg_data_out_reg[15]_i_1 ;
  wire \reg_data_out_reg[15]_i_2 ;
  wire \reg_data_out_reg[16]_i_1 ;
  wire \reg_data_out_reg[16]_i_2 ;
  wire \reg_data_out_reg[17]_i_1 ;
  wire \reg_data_out_reg[17]_i_1_0 ;
  wire \reg_data_out_reg[17]_i_4 ;
  wire \reg_data_out_reg[18]_i_1 ;
  wire \reg_data_out_reg[18]_i_2 ;
  wire \reg_data_out_reg[18]_i_2_0 ;
  wire \reg_data_out_reg[18]_i_3 ;
  wire \reg_data_out_reg[19]_i_1 ;
  wire \reg_data_out_reg[19]_i_2 ;
  wire \reg_data_out_reg[19]_i_3 ;
  wire \reg_data_out_reg[1]_i_1 ;
  wire \reg_data_out_reg[1]_i_1_0 ;
  wire \reg_data_out_reg[1]_i_3 ;
  wire \reg_data_out_reg[20]_i_1 ;
  wire \reg_data_out_reg[20]_i_1_0 ;
  wire \reg_data_out_reg[20]_i_2 ;
  wire \reg_data_out_reg[20]_i_3 ;
  wire \reg_data_out_reg[21]_i_1 ;
  wire \reg_data_out_reg[21]_i_3 ;
  wire \reg_data_out_reg[21]_i_4 ;
  wire \reg_data_out_reg[22]_i_1 ;
  wire \reg_data_out_reg[22]_i_2 ;
  wire \reg_data_out_reg[22]_i_2_0 ;
  wire \reg_data_out_reg[22]_i_2_1 ;
  wire \reg_data_out_reg[22]_i_3 ;
  wire \reg_data_out_reg[22]_i_4 ;
  wire \reg_data_out_reg[22]_i_5_n_0 ;
  wire \reg_data_out_reg[23]_i_1 ;
  wire \reg_data_out_reg[23]_i_3 ;
  wire \reg_data_out_reg[23]_i_4 ;
  wire \reg_data_out_reg[23]_i_9 ;
  wire \reg_data_out_reg[24]_i_1 ;
  wire \reg_data_out_reg[24]_i_1_0 ;
  wire \reg_data_out_reg[24]_i_1_1 ;
  wire \reg_data_out_reg[25]_i_3 ;
  wire \reg_data_out_reg[25]_i_5 ;
  wire \reg_data_out_reg[26]_i_1 ;
  wire \reg_data_out_reg[26]_i_4 ;
  wire \reg_data_out_reg[27]_i_3 ;
  wire \reg_data_out_reg[27]_i_5 ;
  wire \reg_data_out_reg[28]_i_1 ;
  wire \reg_data_out_reg[28]_i_4 ;
  wire \reg_data_out_reg[29]_i_1 ;
  wire \reg_data_out_reg[29]_i_2 ;
  wire \reg_data_out_reg[2]_i_1 ;
  wire \reg_data_out_reg[2]_i_3 ;
  wire \reg_data_out_reg[30]_i_1 ;
  wire \reg_data_out_reg[30]_i_1_0 ;
  wire \reg_data_out_reg[30]_i_1_1 ;
  wire \reg_data_out_reg[30]_i_5 ;
  wire [29:0]\reg_data_out_reg[31]_i_1 ;
  wire [53:0]\reg_data_out_reg[31]_i_1_0 ;
  wire \reg_data_out_reg[31]_i_1_1 ;
  wire \reg_data_out_reg[31]_i_1_2 ;
  wire [31:0]\reg_data_out_reg[31]_i_3 ;
  wire [29:0]\reg_data_out_reg[31]_i_3_0 ;
  wire [23:0]\reg_data_out_reg[31]_i_4 ;
  wire [31:0]\reg_data_out_reg[31]_i_6 ;
  wire \reg_data_out_reg[3]_i_1 ;
  wire \reg_data_out_reg[3]_i_3 ;
  wire \reg_data_out_reg[4]_i_1 ;
  wire \reg_data_out_reg[4]_i_3 ;
  wire \reg_data_out_reg[5]_i_1 ;
  wire \reg_data_out_reg[5]_i_1_0 ;
  wire \reg_data_out_reg[5]_i_3 ;
  wire \reg_data_out_reg[6]_i_1 ;
  wire \reg_data_out_reg[6]_i_3 ;
  wire \reg_data_out_reg[7]_i_1 ;
  wire \reg_data_out_reg[7]_i_3 ;
  wire \reg_data_out_reg[8]_i_1 ;
  wire \reg_data_out_reg[8]_i_1_0 ;
  wire \reg_data_out_reg[9]_i_1 ;
  wire \reg_data_out_reg[9]_i_3 ;
  wire s00_axi_aclk;
  wire [4:0]sel_div;
  wire \sel_div[0]_i_1_n_0 ;
  wire \sel_div[1]_i_1_n_0 ;
  wire \sel_div[2]_i_1_n_0 ;
  wire \sel_div[3]_i_1_n_0 ;
  wire \sel_div[4]_i_1__0_n_0 ;
  wire \sel_div[4]_i_2_n_0 ;
  wire sw;
  wire \total_error[0]_i_1_n_0 ;
  wire \total_error[0]_i_2_n_0 ;
  wire \total_error[0]_i_3_n_0 ;
  wire \total_error[0]_i_4_n_0 ;
  wire \total_error[15]_i_10_n_0 ;
  wire \total_error[15]_i_12_n_0 ;
  wire \total_error[15]_i_13_n_0 ;
  wire \total_error[15]_i_14_n_0 ;
  wire \total_error[15]_i_15_n_0 ;
  wire \total_error[15]_i_16_n_0 ;
  wire \total_error[15]_i_17_n_0 ;
  wire \total_error[15]_i_18_n_0 ;
  wire \total_error[15]_i_19_n_0 ;
  wire \total_error[15]_i_1_n_0 ;
  wire \total_error[15]_i_20_n_0 ;
  wire \total_error[15]_i_21_n_0 ;
  wire \total_error[15]_i_22_n_0 ;
  wire \total_error[15]_i_23_n_0 ;
  wire \total_error[15]_i_24_n_0 ;
  wire \total_error[15]_i_26_n_0 ;
  wire \total_error[15]_i_27_n_0 ;
  wire \total_error[15]_i_28_n_0 ;
  wire \total_error[15]_i_29_n_0 ;
  wire \total_error[15]_i_2_n_0 ;
  wire \total_error[15]_i_3_n_0 ;
  wire \total_error[15]_i_4_n_0 ;
  wire \total_error[15]_i_5_n_0 ;
  wire \total_error[15]_i_7_n_0 ;
  wire \total_error[1]_i_1_n_0 ;
  wire [15:0]total_error_out;
  wire \total_error_reg[15]_i_11_n_0 ;
  wire \total_error_reg[15]_i_11_n_1 ;
  wire \total_error_reg[15]_i_11_n_2 ;
  wire \total_error_reg[15]_i_11_n_3 ;
  wire \total_error_reg[15]_i_11_n_4 ;
  wire \total_error_reg[15]_i_11_n_5 ;
  wire \total_error_reg[15]_i_11_n_6 ;
  wire \total_error_reg[15]_i_11_n_7 ;
  wire \total_error_reg[15]_i_25_n_3 ;
  wire \total_error_reg[15]_i_6_n_0 ;
  wire \total_error_reg[15]_i_6_n_1 ;
  wire \total_error_reg[15]_i_6_n_2 ;
  wire \total_error_reg[15]_i_6_n_3 ;
  wire \total_error_reg[15]_i_6_n_4 ;
  wire \total_error_reg[15]_i_6_n_5 ;
  wire \total_error_reg[15]_i_6_n_6 ;
  wire \total_error_reg[15]_i_8_n_0 ;
  wire \total_error_reg[15]_i_8_n_1 ;
  wire \total_error_reg[15]_i_8_n_2 ;
  wire \total_error_reg[15]_i_8_n_3 ;
  wire \total_error_reg[15]_i_8_n_4 ;
  wire \total_error_reg[15]_i_8_n_5 ;
  wire \total_error_reg[15]_i_8_n_6 ;
  wire \total_error_reg[15]_i_8_n_7 ;
  wire \total_error_reg[15]_i_9_n_0 ;
  wire \total_error_reg[15]_i_9_n_1 ;
  wire \total_error_reg[15]_i_9_n_2 ;
  wire \total_error_reg[15]_i_9_n_3 ;
  wire \total_error_reg[15]_i_9_n_4 ;
  wire \total_error_reg[15]_i_9_n_5 ;
  wire \total_error_reg[15]_i_9_n_6 ;
  wire \total_error_reg[15]_i_9_n_7 ;
  wire [3:0]\total_error_reg[6]_0 ;
  wire total_error_temp0;
  wire \total_error_temp[0]_i_1_n_0 ;
  wire [15:0]total_error_temp_reg;
  wire [3:0]\NLW_State_reg[1]_i_14_O_UNCONNECTED ;
  wire [3:0]\NLW_State_reg[1]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_State_reg[1]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_State_reg[1]_i_31_O_UNCONNECTED ;
  wire [3:0]\NLW_State_reg[1]_i_40_O_UNCONNECTED ;
  wire [3:0]\NLW_State_reg[1]_i_5_O_UNCONNECTED ;
  wire [3:2]\NLW_epoch_num_reg[31]_i_3_CO_UNCONNECTED ;
  wire [3:3]\NLW_epoch_num_reg[31]_i_3_O_UNCONNECTED ;
  wire [3:1]\NLW_total_error_reg[15]_i_25_CO_UNCONNECTED ;
  wire [3:0]\NLW_total_error_reg[15]_i_25_O_UNCONNECTED ;
  wire [0:0]\NLW_total_error_reg[15]_i_6_O_UNCONNECTED ;

  LUT3 #(
    .INIT(8'h81)) 
    \State[1]_i_10 
       (.I0(\State_reg[1]_i_2_0 [15]),
        .I1(\State_reg[1]_i_2_0 [14]),
        .I2(total_error_out[15]),
        .O(\State[1]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \State[1]_i_11 
       (.I0(total_error_out[15]),
        .I1(\State_reg[1]_i_2_0 [13]),
        .I2(total_error_out[12]),
        .I3(\State_reg[1]_i_2_0 [12]),
        .O(\State[1]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \State[1]_i_12 
       (.I0(total_error_out[11]),
        .I1(\State_reg[1]_i_2_0 [11]),
        .I2(total_error_out[10]),
        .I3(\State_reg[1]_i_2_0 [10]),
        .O(\State[1]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \State[1]_i_13 
       (.I0(total_error_out[9]),
        .I1(\State_reg[1]_i_2_0 [9]),
        .I2(total_error_out[8]),
        .I3(\State_reg[1]_i_2_0 [8]),
        .O(\State[1]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \State[1]_i_15 
       (.I0(epoch_num[30]),
        .I1(epoch_num[31]),
        .O(\State[1]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \State[1]_i_16 
       (.I0(epoch_num[29]),
        .I1(epoch_num[28]),
        .O(\State[1]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \State[1]_i_17 
       (.I0(epoch_num[27]),
        .I1(epoch_num[26]),
        .O(\State[1]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \State[1]_i_18 
       (.I0(epoch_num[25]),
        .I1(epoch_num[24]),
        .O(\State[1]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \State[1]_i_19 
       (.I0(epoch_num[30]),
        .I1(epoch_num[31]),
        .O(\State[1]_i_19_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \State[1]_i_20 
       (.I0(epoch_num[28]),
        .I1(epoch_num[29]),
        .O(\State[1]_i_20_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \State[1]_i_21 
       (.I0(epoch_num[26]),
        .I1(epoch_num[27]),
        .O(\State[1]_i_21_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \State[1]_i_22 
       (.I0(epoch_num[24]),
        .I1(epoch_num[25]),
        .O(\State[1]_i_22_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \State[1]_i_23 
       (.I0(\State_reg[1]_i_2_0 [7]),
        .I1(total_error_out[7]),
        .I2(\State_reg[1]_i_2_0 [6]),
        .I3(total_error_out[6]),
        .O(\State[1]_i_23_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \State[1]_i_24 
       (.I0(\State_reg[1]_i_2_0 [5]),
        .I1(total_error_out[5]),
        .I2(\State_reg[1]_i_2_0 [4]),
        .I3(total_error_out[4]),
        .O(\State[1]_i_24_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \State[1]_i_25 
       (.I0(\State_reg[1]_i_2_0 [3]),
        .I1(total_error_out[3]),
        .I2(\State_reg[1]_i_2_0 [2]),
        .I3(total_error_out[2]),
        .O(\State[1]_i_25_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \State[1]_i_26 
       (.I0(\State_reg[1]_i_2_0 [1]),
        .I1(total_error_out[1]),
        .I2(\State_reg[1]_i_2_0 [0]),
        .I3(total_error_out[0]),
        .O(\State[1]_i_26_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \State[1]_i_27 
       (.I0(total_error_out[7]),
        .I1(\State_reg[1]_i_2_0 [7]),
        .I2(total_error_out[6]),
        .I3(\State_reg[1]_i_2_0 [6]),
        .O(\State[1]_i_27_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \State[1]_i_28 
       (.I0(total_error_out[5]),
        .I1(\State_reg[1]_i_2_0 [5]),
        .I2(total_error_out[4]),
        .I3(\State_reg[1]_i_2_0 [4]),
        .O(\State[1]_i_28_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \State[1]_i_29 
       (.I0(total_error_out[3]),
        .I1(\State_reg[1]_i_2_0 [3]),
        .I2(total_error_out[2]),
        .I3(\State_reg[1]_i_2_0 [2]),
        .O(\State[1]_i_29_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \State[1]_i_30 
       (.I0(total_error_out[1]),
        .I1(\State_reg[1]_i_2_0 [1]),
        .I2(total_error_out[0]),
        .I3(\State_reg[1]_i_2_0 [0]),
        .O(\State[1]_i_30_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \State[1]_i_32 
       (.I0(epoch_num[23]),
        .I1(epoch_num[22]),
        .O(\State[1]_i_32_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \State[1]_i_33 
       (.I0(epoch_num[21]),
        .I1(epoch_num[20]),
        .O(\State[1]_i_33_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \State[1]_i_34 
       (.I0(epoch_num[19]),
        .I1(epoch_num[18]),
        .O(\State[1]_i_34_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \State[1]_i_35 
       (.I0(epoch_num[17]),
        .I1(epoch_num[16]),
        .O(\State[1]_i_35_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \State[1]_i_36 
       (.I0(epoch_num[22]),
        .I1(epoch_num[23]),
        .O(\State[1]_i_36_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \State[1]_i_37 
       (.I0(epoch_num[20]),
        .I1(epoch_num[21]),
        .O(\State[1]_i_37_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \State[1]_i_38 
       (.I0(epoch_num[18]),
        .I1(epoch_num[19]),
        .O(\State[1]_i_38_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \State[1]_i_39 
       (.I0(epoch_num[16]),
        .I1(epoch_num[17]),
        .O(\State[1]_i_39_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \State[1]_i_4 
       (.I0(\State_reg_n_0_[1] ),
        .I1(\State_reg_n_0_[0] ),
        .O(\State[1]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \State[1]_i_41 
       (.I0(epoch_num[15]),
        .I1(\State_reg[1]_i_31_0 [14]),
        .I2(epoch_num[14]),
        .I3(\State_reg[1]_i_31_0 [13]),
        .O(\State[1]_i_41_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \State[1]_i_42 
       (.I0(epoch_num[13]),
        .I1(\State_reg[1]_i_31_0 [12]),
        .I2(epoch_num[12]),
        .I3(\State_reg[1]_i_31_0 [11]),
        .O(\State[1]_i_42_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \State[1]_i_43 
       (.I0(epoch_num[11]),
        .I1(\State_reg[1]_i_31_0 [10]),
        .I2(epoch_num[10]),
        .I3(\State_reg[1]_i_31_0 [9]),
        .O(\State[1]_i_43_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \State[1]_i_44 
       (.I0(epoch_num[9]),
        .I1(\State_reg[1]_i_31_0 [8]),
        .I2(epoch_num[8]),
        .I3(\State_reg[1]_i_31_0 [7]),
        .O(\State[1]_i_44_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \State[1]_i_45 
       (.I0(\State_reg[1]_i_31_0 [14]),
        .I1(epoch_num[15]),
        .I2(\State_reg[1]_i_31_0 [13]),
        .I3(epoch_num[14]),
        .O(\State[1]_i_45_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \State[1]_i_46 
       (.I0(\State_reg[1]_i_31_0 [12]),
        .I1(epoch_num[13]),
        .I2(\State_reg[1]_i_31_0 [11]),
        .I3(epoch_num[12]),
        .O(\State[1]_i_46_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \State[1]_i_47 
       (.I0(\State_reg[1]_i_31_0 [10]),
        .I1(epoch_num[11]),
        .I2(\State_reg[1]_i_31_0 [9]),
        .I3(epoch_num[10]),
        .O(\State[1]_i_47_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \State[1]_i_48 
       (.I0(\State_reg[1]_i_31_0 [8]),
        .I1(epoch_num[9]),
        .I2(\State_reg[1]_i_31_0 [7]),
        .I3(epoch_num[8]),
        .O(\State[1]_i_48_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \State[1]_i_49 
       (.I0(epoch_num[7]),
        .I1(\State_reg[1]_i_31_0 [6]),
        .I2(epoch_num[6]),
        .I3(\State_reg[1]_i_31_0 [5]),
        .O(\State[1]_i_49_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \State[1]_i_50 
       (.I0(epoch_num[5]),
        .I1(\State_reg[1]_i_31_0 [4]),
        .I2(epoch_num[4]),
        .I3(\State_reg[1]_i_31_0 [3]),
        .O(\State[1]_i_50_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \State[1]_i_51 
       (.I0(epoch_num[3]),
        .I1(\State_reg[1]_i_31_0 [2]),
        .I2(epoch_num[2]),
        .I3(\State_reg[1]_i_31_0 [1]),
        .O(\State[1]_i_51_n_0 ));
  LUT3 #(
    .INIT(8'hB2)) 
    \State[1]_i_52 
       (.I0(epoch_num[1]),
        .I1(\State_reg[1]_i_31_0 [0]),
        .I2(epoch_num[0]),
        .O(\State[1]_i_52_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \State[1]_i_53 
       (.I0(\State_reg[1]_i_31_0 [6]),
        .I1(epoch_num[7]),
        .I2(\State_reg[1]_i_31_0 [5]),
        .I3(epoch_num[6]),
        .O(\State[1]_i_53_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \State[1]_i_54 
       (.I0(\State_reg[1]_i_31_0 [4]),
        .I1(epoch_num[5]),
        .I2(\State_reg[1]_i_31_0 [3]),
        .I3(epoch_num[4]),
        .O(\State[1]_i_54_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \State[1]_i_55 
       (.I0(\State_reg[1]_i_31_0 [2]),
        .I1(epoch_num[3]),
        .I2(\State_reg[1]_i_31_0 [1]),
        .I3(epoch_num[2]),
        .O(\State[1]_i_55_n_0 ));
  LUT3 #(
    .INIT(8'h41)) 
    \State[1]_i_56 
       (.I0(epoch_num[0]),
        .I1(\State_reg[1]_i_31_0 [0]),
        .I2(epoch_num[1]),
        .O(\State[1]_i_56_n_0 ));
  LUT3 #(
    .INIT(8'h0E)) 
    \State[1]_i_6 
       (.I0(\State_reg[1]_i_2_0 [14]),
        .I1(total_error_out[15]),
        .I2(\State_reg[1]_i_2_0 [15]),
        .O(\State[1]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \State[1]_i_7 
       (.I0(\State_reg[1]_i_2_0 [13]),
        .I1(total_error_out[15]),
        .I2(\State_reg[1]_i_2_0 [12]),
        .I3(total_error_out[12]),
        .O(\State[1]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \State[1]_i_8 
       (.I0(\State_reg[1]_i_2_0 [11]),
        .I1(total_error_out[11]),
        .I2(\State_reg[1]_i_2_0 [10]),
        .I3(total_error_out[10]),
        .O(\State[1]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \State[1]_i_9 
       (.I0(\State_reg[1]_i_2_0 [9]),
        .I1(total_error_out[9]),
        .I2(\State_reg[1]_i_2_0 [8]),
        .I3(total_error_out[8]),
        .O(\State[1]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF0DDD)) 
    \State[2]_i_1 
       (.I0(\State_reg_n_0_[2] ),
        .I1(learn),
        .I2(init_ram_in_progress_reg_n_0),
        .I3(\State_reg_n_0_[0] ),
        .I4(\State_reg_n_0_[1] ),
        .O(\State[2]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \State[2]_i_3 
       (.I0(done_learning_reg_0),
        .O(epoch_num2));
  LUT2 #(
    .INIT(4'hE)) 
    \State[2]_i_4 
       (.I0(State2),
        .I1(State21_in),
        .O(State1));
  FDCE \State_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\State[2]_i_1_n_0 ),
        .CLR(epoch_num2),
        .D(nn_n_3),
        .Q(\State_reg_n_0_[0] ));
  FDCE \State_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\State[2]_i_1_n_0 ),
        .CLR(epoch_num2),
        .D(State[1]),
        .Q(\State_reg_n_0_[1] ));
  CARRY4 \State_reg[1]_i_14 
       (.CI(\State_reg[1]_i_31_n_0 ),
        .CO({\State_reg[1]_i_14_n_0 ,\State_reg[1]_i_14_n_1 ,\State_reg[1]_i_14_n_2 ,\State_reg[1]_i_14_n_3 }),
        .CYINIT(1'b0),
        .DI({\State[1]_i_32_n_0 ,\State[1]_i_33_n_0 ,\State[1]_i_34_n_0 ,\State[1]_i_35_n_0 }),
        .O(\NLW_State_reg[1]_i_14_O_UNCONNECTED [3:0]),
        .S({\State[1]_i_36_n_0 ,\State[1]_i_37_n_0 ,\State[1]_i_38_n_0 ,\State[1]_i_39_n_0 }));
  CARRY4 \State_reg[1]_i_2 
       (.CI(\State_reg[1]_i_5_n_0 ),
        .CO({State21_in,\State_reg[1]_i_2_n_1 ,\State_reg[1]_i_2_n_2 ,\State_reg[1]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\State[1]_i_6_n_0 ,\State[1]_i_7_n_0 ,\State[1]_i_8_n_0 ,\State[1]_i_9_n_0 }),
        .O(\NLW_State_reg[1]_i_2_O_UNCONNECTED [3:0]),
        .S({\State[1]_i_10_n_0 ,\State[1]_i_11_n_0 ,\State[1]_i_12_n_0 ,\State[1]_i_13_n_0 }));
  CARRY4 \State_reg[1]_i_3 
       (.CI(\State_reg[1]_i_14_n_0 ),
        .CO({State2,\State_reg[1]_i_3_n_1 ,\State_reg[1]_i_3_n_2 ,\State_reg[1]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\State[1]_i_15_n_0 ,\State[1]_i_16_n_0 ,\State[1]_i_17_n_0 ,\State[1]_i_18_n_0 }),
        .O(\NLW_State_reg[1]_i_3_O_UNCONNECTED [3:0]),
        .S({\State[1]_i_19_n_0 ,\State[1]_i_20_n_0 ,\State[1]_i_21_n_0 ,\State[1]_i_22_n_0 }));
  CARRY4 \State_reg[1]_i_31 
       (.CI(\State_reg[1]_i_40_n_0 ),
        .CO({\State_reg[1]_i_31_n_0 ,\State_reg[1]_i_31_n_1 ,\State_reg[1]_i_31_n_2 ,\State_reg[1]_i_31_n_3 }),
        .CYINIT(1'b0),
        .DI({\State[1]_i_41_n_0 ,\State[1]_i_42_n_0 ,\State[1]_i_43_n_0 ,\State[1]_i_44_n_0 }),
        .O(\NLW_State_reg[1]_i_31_O_UNCONNECTED [3:0]),
        .S({\State[1]_i_45_n_0 ,\State[1]_i_46_n_0 ,\State[1]_i_47_n_0 ,\State[1]_i_48_n_0 }));
  CARRY4 \State_reg[1]_i_40 
       (.CI(1'b0),
        .CO({\State_reg[1]_i_40_n_0 ,\State_reg[1]_i_40_n_1 ,\State_reg[1]_i_40_n_2 ,\State_reg[1]_i_40_n_3 }),
        .CYINIT(1'b0),
        .DI({\State[1]_i_49_n_0 ,\State[1]_i_50_n_0 ,\State[1]_i_51_n_0 ,\State[1]_i_52_n_0 }),
        .O(\NLW_State_reg[1]_i_40_O_UNCONNECTED [3:0]),
        .S({\State[1]_i_53_n_0 ,\State[1]_i_54_n_0 ,\State[1]_i_55_n_0 ,\State[1]_i_56_n_0 }));
  CARRY4 \State_reg[1]_i_5 
       (.CI(1'b0),
        .CO({\State_reg[1]_i_5_n_0 ,\State_reg[1]_i_5_n_1 ,\State_reg[1]_i_5_n_2 ,\State_reg[1]_i_5_n_3 }),
        .CYINIT(1'b1),
        .DI({\State[1]_i_23_n_0 ,\State[1]_i_24_n_0 ,\State[1]_i_25_n_0 ,\State[1]_i_26_n_0 }),
        .O(\NLW_State_reg[1]_i_5_O_UNCONNECTED [3:0]),
        .S({\State[1]_i_27_n_0 ,\State[1]_i_28_n_0 ,\State[1]_i_29_n_0 ,\State[1]_i_30_n_0 }));
  FDCE \State_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\State[2]_i_1_n_0 ),
        .CLR(epoch_num2),
        .D(State[2]),
        .Q(\State_reg_n_0_[2] ));
  LUT1 #(
    .INIT(2'h1)) 
    \all_rez[3]_i_1 
       (.I0(learn),
        .O(\all_rez[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \all_rez_reg[0] 
       (.C(done_epoch),
        .CE(1'b1),
        .D(all_rez_temp[0]),
        .Q(all_rez[0]),
        .R(\all_rez[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \all_rez_reg[1] 
       (.C(done_epoch),
        .CE(1'b1),
        .D(all_rez_temp[1]),
        .Q(all_rez[1]),
        .R(\all_rez[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \all_rez_reg[2] 
       (.C(done_epoch),
        .CE(1'b1),
        .D(all_rez_temp[2]),
        .Q(all_rez[2]),
        .R(\all_rez[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \all_rez_reg[3] 
       (.C(done_epoch),
        .CE(1'b1),
        .D(all_rez_temp[3]),
        .Q(all_rez[3]),
        .R(\all_rez[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \all_rez_temp[3]_i_2 
       (.I0(current_example_reg[2]),
        .I1(current_example_reg[4]),
        .I2(current_example_reg[3]),
        .O(\all_rez_temp[3]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \all_rez_temp_reg[0] 
       (.C(done_all),
        .CE(1'b1),
        .D(nn_n_39),
        .Q(all_rez_temp[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \all_rez_temp_reg[1] 
       (.C(done_all),
        .CE(1'b1),
        .D(nn_n_38),
        .Q(all_rez_temp[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \all_rez_temp_reg[2] 
       (.C(done_all),
        .CE(1'b1),
        .D(nn_n_37),
        .Q(all_rez_temp[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \all_rez_temp_reg[3] 
       (.C(done_all),
        .CE(1'b1),
        .D(nn_n_36),
        .Q(all_rez_temp[3]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \current_addr[0]_i_1 
       (.I0(current_addr_reg[0]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \current_addr[1]_i_1 
       (.I0(current_addr_reg[1]),
        .I1(current_addr_reg[0]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \current_addr[2]_i_1 
       (.I0(current_addr_reg[2]),
        .I1(current_addr_reg[1]),
        .I2(current_addr_reg[0]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \current_addr[3]_i_1 
       (.I0(current_addr_reg[0]),
        .I1(current_addr_reg[1]),
        .I2(current_addr_reg[2]),
        .I3(current_addr_reg[3]),
        .O(p_0_in[3]));
  LUT5 #(
    .INIT(32'h00000400)) 
    \current_addr[4]_i_1 
       (.I0(done_init),
        .I1(\current_addr[4]_i_3_n_0 ),
        .I2(\State_reg_n_0_[1] ),
        .I3(\State_reg_n_0_[0] ),
        .I4(\State_reg_n_0_[2] ),
        .O(current_addr0));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \current_addr[4]_i_2 
       (.I0(current_addr_reg[4]),
        .I1(current_addr_reg[0]),
        .I2(current_addr_reg[1]),
        .I3(current_addr_reg[2]),
        .I4(current_addr_reg[3]),
        .O(p_0_in[4]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT5 #(
    .INIT(32'h00000100)) 
    \current_addr[4]_i_3 
       (.I0(sel_div[3]),
        .I1(sel_div[4]),
        .I2(sel_div[1]),
        .I3(sel_div[2]),
        .I4(sel_div[0]),
        .O(\current_addr[4]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \current_addr_reg[0] 
       (.C(s00_axi_aclk),
        .CE(current_addr0),
        .D(p_0_in[0]),
        .Q(current_addr_reg[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_addr_reg[1] 
       (.C(s00_axi_aclk),
        .CE(current_addr0),
        .D(p_0_in[1]),
        .Q(current_addr_reg[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_addr_reg[2] 
       (.C(s00_axi_aclk),
        .CE(current_addr0),
        .D(p_0_in[2]),
        .Q(current_addr_reg[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_addr_reg[3] 
       (.C(s00_axi_aclk),
        .CE(current_addr0),
        .D(p_0_in[3]),
        .Q(current_addr_reg[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_addr_reg[4] 
       (.C(s00_axi_aclk),
        .CE(current_addr0),
        .D(p_0_in[4]),
        .Q(current_addr_reg[4]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \current_example[0]_i_1 
       (.I0(current_example_reg[0]),
        .O(current_input3[0]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \current_example[1]_i_1 
       (.I0(current_example_reg[0]),
        .I1(current_example_reg[1]),
        .O(current_input3[1]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \current_example[2]_i_1 
       (.I0(current_example_reg[2]),
        .I1(current_example_reg[1]),
        .I2(current_example_reg[0]),
        .O(\current_example[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \current_example[3]_i_1 
       (.I0(current_example_reg[1]),
        .I1(current_example_reg[0]),
        .I2(current_example_reg[2]),
        .I3(current_example_reg[3]),
        .O(p_0_in__0[3]));
  LUT3 #(
    .INIT(8'h43)) 
    \current_example[4]_i_1 
       (.I0(\State_reg_n_0_[2] ),
        .I1(\State_reg_n_0_[0] ),
        .I2(\State_reg_n_0_[1] ),
        .O(\current_example[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \current_example[4]_i_3 
       (.I0(current_example_reg[4]),
        .I1(current_example_reg[1]),
        .I2(current_example_reg[0]),
        .I3(current_example_reg[2]),
        .I4(current_example_reg[3]),
        .O(p_0_in__0[4]));
  FDRE #(
    .INIT(1'b0)) 
    \current_example_reg[0] 
       (.C(s00_axi_aclk),
        .CE(current_example),
        .D(current_input3[0]),
        .Q(current_example_reg[0]),
        .R(\current_example[4]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \current_example_reg[1] 
       (.C(s00_axi_aclk),
        .CE(current_example),
        .D(current_input3[1]),
        .Q(current_example_reg[1]),
        .R(\current_example[4]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \current_example_reg[2] 
       (.C(s00_axi_aclk),
        .CE(current_example),
        .D(\current_example[2]_i_1_n_0 ),
        .Q(current_example_reg[2]),
        .R(\current_example[4]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \current_example_reg[3] 
       (.C(s00_axi_aclk),
        .CE(current_example),
        .D(p_0_in__0[3]),
        .Q(current_example_reg[3]),
        .R(\current_example[4]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \current_example_reg[4] 
       (.C(s00_axi_aclk),
        .CE(current_example),
        .D(p_0_in__0[4]),
        .Q(current_example_reg[4]),
        .R(\current_example[4]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \current_goals[0]_i_1 
       (.I0(\current_goals[0]_i_2_n_0 ),
        .I1(current_example_reg[2]),
        .O(\current_goals[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \current_goals[0]_i_2 
       (.I0(\current_goals_reg[31]_0 [0]),
        .I1(\current_goals_reg[31]_0 [64]),
        .I2(current_example_reg[0]),
        .I3(\current_goals_reg[31]_0 [32]),
        .I4(current_example_reg[1]),
        .I5(\current_goals_reg[31]_0 [96]),
        .O(\current_goals[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \current_goals[10]_i_1 
       (.I0(\current_goals[10]_i_2_n_0 ),
        .I1(current_example_reg[2]),
        .O(\current_goals[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \current_goals[10]_i_2 
       (.I0(\current_goals_reg[31]_0 [10]),
        .I1(\current_goals_reg[31]_0 [74]),
        .I2(current_example_reg[0]),
        .I3(\current_goals_reg[31]_0 [42]),
        .I4(current_example_reg[1]),
        .I5(\current_goals_reg[31]_0 [106]),
        .O(\current_goals[10]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \current_goals[11]_i_1 
       (.I0(\current_goals[11]_i_2_n_0 ),
        .I1(current_example_reg[2]),
        .O(\current_goals[11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \current_goals[11]_i_2 
       (.I0(\current_goals_reg[31]_0 [11]),
        .I1(\current_goals_reg[31]_0 [75]),
        .I2(current_example_reg[0]),
        .I3(\current_goals_reg[31]_0 [43]),
        .I4(current_example_reg[1]),
        .I5(\current_goals_reg[31]_0 [107]),
        .O(\current_goals[11]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \current_goals[12]_i_1 
       (.I0(\current_goals[12]_i_2_n_0 ),
        .I1(current_example_reg[2]),
        .O(\current_goals[12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \current_goals[12]_i_2 
       (.I0(\current_goals_reg[31]_0 [12]),
        .I1(\current_goals_reg[31]_0 [76]),
        .I2(current_example_reg[0]),
        .I3(\current_goals_reg[31]_0 [44]),
        .I4(current_example_reg[1]),
        .I5(\current_goals_reg[31]_0 [108]),
        .O(\current_goals[12]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \current_goals[13]_i_1 
       (.I0(\current_goals[13]_i_2_n_0 ),
        .I1(current_example_reg[2]),
        .O(\current_goals[13]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \current_goals[13]_i_2 
       (.I0(\current_goals_reg[31]_0 [13]),
        .I1(\current_goals_reg[31]_0 [77]),
        .I2(current_example_reg[0]),
        .I3(\current_goals_reg[31]_0 [45]),
        .I4(current_example_reg[1]),
        .I5(\current_goals_reg[31]_0 [109]),
        .O(\current_goals[13]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \current_goals[14]_i_1 
       (.I0(\current_goals[14]_i_2_n_0 ),
        .I1(current_example_reg[2]),
        .O(\current_goals[14]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \current_goals[14]_i_2 
       (.I0(\current_goals_reg[31]_0 [14]),
        .I1(\current_goals_reg[31]_0 [78]),
        .I2(current_example_reg[0]),
        .I3(\current_goals_reg[31]_0 [46]),
        .I4(current_example_reg[1]),
        .I5(\current_goals_reg[31]_0 [110]),
        .O(\current_goals[14]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \current_goals[15]_i_1 
       (.I0(\current_goals[15]_i_2_n_0 ),
        .I1(current_example_reg[2]),
        .O(\current_goals[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \current_goals[15]_i_2 
       (.I0(\current_goals_reg[31]_0 [15]),
        .I1(\current_goals_reg[31]_0 [79]),
        .I2(current_example_reg[0]),
        .I3(\current_goals_reg[31]_0 [47]),
        .I4(current_example_reg[1]),
        .I5(\current_goals_reg[31]_0 [111]),
        .O(\current_goals[15]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \current_goals[16]_i_1 
       (.I0(\current_goals[16]_i_2_n_0 ),
        .I1(current_example_reg[2]),
        .O(\current_goals[16]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \current_goals[16]_i_2 
       (.I0(\current_goals_reg[31]_0 [16]),
        .I1(\current_goals_reg[31]_0 [80]),
        .I2(current_example_reg[0]),
        .I3(\current_goals_reg[31]_0 [48]),
        .I4(current_example_reg[1]),
        .I5(\current_goals_reg[31]_0 [112]),
        .O(\current_goals[16]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \current_goals[17]_i_1 
       (.I0(\current_goals[17]_i_2_n_0 ),
        .I1(current_example_reg[2]),
        .O(\current_goals[17]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \current_goals[17]_i_2 
       (.I0(\current_goals_reg[31]_0 [17]),
        .I1(\current_goals_reg[31]_0 [81]),
        .I2(current_example_reg[0]),
        .I3(\current_goals_reg[31]_0 [49]),
        .I4(current_example_reg[1]),
        .I5(\current_goals_reg[31]_0 [113]),
        .O(\current_goals[17]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \current_goals[18]_i_1 
       (.I0(\current_goals[18]_i_2_n_0 ),
        .I1(current_example_reg[2]),
        .O(\current_goals[18]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \current_goals[18]_i_2 
       (.I0(\current_goals_reg[31]_0 [18]),
        .I1(\current_goals_reg[31]_0 [82]),
        .I2(current_example_reg[0]),
        .I3(\current_goals_reg[31]_0 [50]),
        .I4(current_example_reg[1]),
        .I5(\current_goals_reg[31]_0 [114]),
        .O(\current_goals[18]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \current_goals[19]_i_1 
       (.I0(\current_goals[19]_i_2_n_0 ),
        .I1(current_example_reg[2]),
        .O(\current_goals[19]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \current_goals[19]_i_2 
       (.I0(\current_goals_reg[31]_0 [19]),
        .I1(\current_goals_reg[31]_0 [83]),
        .I2(current_example_reg[0]),
        .I3(\current_goals_reg[31]_0 [51]),
        .I4(current_example_reg[1]),
        .I5(\current_goals_reg[31]_0 [115]),
        .O(\current_goals[19]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \current_goals[1]_i_1 
       (.I0(\current_goals[1]_i_2_n_0 ),
        .I1(current_example_reg[2]),
        .O(\current_goals[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \current_goals[1]_i_2 
       (.I0(\current_goals_reg[31]_0 [1]),
        .I1(\current_goals_reg[31]_0 [65]),
        .I2(current_example_reg[0]),
        .I3(\current_goals_reg[31]_0 [33]),
        .I4(current_example_reg[1]),
        .I5(\current_goals_reg[31]_0 [97]),
        .O(\current_goals[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \current_goals[20]_i_1 
       (.I0(\current_goals[20]_i_2_n_0 ),
        .I1(current_example_reg[2]),
        .O(\current_goals[20]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \current_goals[20]_i_2 
       (.I0(\current_goals_reg[31]_0 [20]),
        .I1(\current_goals_reg[31]_0 [84]),
        .I2(current_example_reg[0]),
        .I3(\current_goals_reg[31]_0 [52]),
        .I4(current_example_reg[1]),
        .I5(\current_goals_reg[31]_0 [116]),
        .O(\current_goals[20]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \current_goals[21]_i_1 
       (.I0(\current_goals[21]_i_2_n_0 ),
        .I1(current_example_reg[2]),
        .O(\current_goals[21]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \current_goals[21]_i_2 
       (.I0(\current_goals_reg[31]_0 [21]),
        .I1(\current_goals_reg[31]_0 [85]),
        .I2(current_example_reg[0]),
        .I3(\current_goals_reg[31]_0 [53]),
        .I4(current_example_reg[1]),
        .I5(\current_goals_reg[31]_0 [117]),
        .O(\current_goals[21]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \current_goals[22]_i_1 
       (.I0(\current_goals[22]_i_2_n_0 ),
        .I1(current_example_reg[2]),
        .O(\current_goals[22]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \current_goals[22]_i_2 
       (.I0(\current_goals_reg[31]_0 [22]),
        .I1(\current_goals_reg[31]_0 [86]),
        .I2(current_example_reg[0]),
        .I3(\current_goals_reg[31]_0 [54]),
        .I4(current_example_reg[1]),
        .I5(\current_goals_reg[31]_0 [118]),
        .O(\current_goals[22]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \current_goals[23]_i_1 
       (.I0(\current_goals[23]_i_2_n_0 ),
        .I1(current_example_reg[2]),
        .O(\current_goals[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \current_goals[23]_i_2 
       (.I0(\current_goals_reg[31]_0 [23]),
        .I1(\current_goals_reg[31]_0 [87]),
        .I2(current_example_reg[0]),
        .I3(\current_goals_reg[31]_0 [55]),
        .I4(current_example_reg[1]),
        .I5(\current_goals_reg[31]_0 [119]),
        .O(\current_goals[23]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \current_goals[24]_i_1 
       (.I0(\current_goals[24]_i_2_n_0 ),
        .I1(current_example_reg[2]),
        .O(\current_goals[24]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \current_goals[24]_i_2 
       (.I0(\current_goals_reg[31]_0 [24]),
        .I1(\current_goals_reg[31]_0 [88]),
        .I2(current_example_reg[0]),
        .I3(\current_goals_reg[31]_0 [56]),
        .I4(current_example_reg[1]),
        .I5(\current_goals_reg[31]_0 [120]),
        .O(\current_goals[24]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \current_goals[25]_i_1 
       (.I0(\current_goals[25]_i_2_n_0 ),
        .I1(current_example_reg[2]),
        .O(\current_goals[25]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \current_goals[25]_i_2 
       (.I0(\current_goals_reg[31]_0 [25]),
        .I1(\current_goals_reg[31]_0 [89]),
        .I2(current_example_reg[0]),
        .I3(\current_goals_reg[31]_0 [57]),
        .I4(current_example_reg[1]),
        .I5(\current_goals_reg[31]_0 [121]),
        .O(\current_goals[25]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \current_goals[26]_i_1 
       (.I0(\current_goals[26]_i_2_n_0 ),
        .I1(current_example_reg[2]),
        .O(\current_goals[26]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \current_goals[26]_i_2 
       (.I0(\current_goals_reg[31]_0 [26]),
        .I1(\current_goals_reg[31]_0 [90]),
        .I2(current_example_reg[0]),
        .I3(\current_goals_reg[31]_0 [58]),
        .I4(current_example_reg[1]),
        .I5(\current_goals_reg[31]_0 [122]),
        .O(\current_goals[26]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \current_goals[27]_i_1 
       (.I0(\current_goals[27]_i_2_n_0 ),
        .I1(current_example_reg[2]),
        .O(\current_goals[27]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \current_goals[27]_i_2 
       (.I0(\current_goals_reg[31]_0 [27]),
        .I1(\current_goals_reg[31]_0 [91]),
        .I2(current_example_reg[0]),
        .I3(\current_goals_reg[31]_0 [59]),
        .I4(current_example_reg[1]),
        .I5(\current_goals_reg[31]_0 [123]),
        .O(\current_goals[27]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \current_goals[28]_i_1 
       (.I0(\current_goals[28]_i_2_n_0 ),
        .I1(current_example_reg[2]),
        .O(\current_goals[28]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \current_goals[28]_i_2 
       (.I0(\current_goals_reg[31]_0 [28]),
        .I1(\current_goals_reg[31]_0 [92]),
        .I2(current_example_reg[0]),
        .I3(\current_goals_reg[31]_0 [60]),
        .I4(current_example_reg[1]),
        .I5(\current_goals_reg[31]_0 [124]),
        .O(\current_goals[28]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \current_goals[29]_i_1 
       (.I0(\current_goals[29]_i_2_n_0 ),
        .I1(current_example_reg[2]),
        .O(\current_goals[29]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \current_goals[29]_i_2 
       (.I0(\current_goals_reg[31]_0 [29]),
        .I1(\current_goals_reg[31]_0 [93]),
        .I2(current_example_reg[0]),
        .I3(\current_goals_reg[31]_0 [61]),
        .I4(current_example_reg[1]),
        .I5(\current_goals_reg[31]_0 [125]),
        .O(\current_goals[29]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \current_goals[2]_i_1 
       (.I0(\current_goals[2]_i_2_n_0 ),
        .I1(current_example_reg[2]),
        .O(\current_goals[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \current_goals[2]_i_2 
       (.I0(\current_goals_reg[31]_0 [2]),
        .I1(\current_goals_reg[31]_0 [66]),
        .I2(current_example_reg[0]),
        .I3(\current_goals_reg[31]_0 [34]),
        .I4(current_example_reg[1]),
        .I5(\current_goals_reg[31]_0 [98]),
        .O(\current_goals[2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \current_goals[30]_i_1 
       (.I0(\current_goals[30]_i_2_n_0 ),
        .I1(current_example_reg[2]),
        .O(\current_goals[30]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \current_goals[30]_i_2 
       (.I0(\current_goals_reg[31]_0 [30]),
        .I1(\current_goals_reg[31]_0 [94]),
        .I2(current_example_reg[0]),
        .I3(\current_goals_reg[31]_0 [62]),
        .I4(current_example_reg[1]),
        .I5(\current_goals_reg[31]_0 [126]),
        .O(\current_goals[30]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \current_goals[31]_i_1 
       (.I0(\current_goals[31]_i_2_n_0 ),
        .I1(current_example_reg[2]),
        .O(\current_goals[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \current_goals[31]_i_2 
       (.I0(\current_goals_reg[31]_0 [31]),
        .I1(\current_goals_reg[31]_0 [95]),
        .I2(current_example_reg[0]),
        .I3(\current_goals_reg[31]_0 [63]),
        .I4(current_example_reg[1]),
        .I5(\current_goals_reg[31]_0 [127]),
        .O(\current_goals[31]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \current_goals[3]_i_1 
       (.I0(\current_goals[3]_i_2_n_0 ),
        .I1(current_example_reg[2]),
        .O(\current_goals[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \current_goals[3]_i_2 
       (.I0(\current_goals_reg[31]_0 [3]),
        .I1(\current_goals_reg[31]_0 [67]),
        .I2(current_example_reg[0]),
        .I3(\current_goals_reg[31]_0 [35]),
        .I4(current_example_reg[1]),
        .I5(\current_goals_reg[31]_0 [99]),
        .O(\current_goals[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \current_goals[4]_i_1 
       (.I0(\current_goals[4]_i_2_n_0 ),
        .I1(current_example_reg[2]),
        .O(\current_goals[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \current_goals[4]_i_2 
       (.I0(\current_goals_reg[31]_0 [4]),
        .I1(\current_goals_reg[31]_0 [68]),
        .I2(current_example_reg[0]),
        .I3(\current_goals_reg[31]_0 [36]),
        .I4(current_example_reg[1]),
        .I5(\current_goals_reg[31]_0 [100]),
        .O(\current_goals[4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \current_goals[5]_i_1 
       (.I0(\current_goals[5]_i_2_n_0 ),
        .I1(current_example_reg[2]),
        .O(\current_goals[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \current_goals[5]_i_2 
       (.I0(\current_goals_reg[31]_0 [5]),
        .I1(\current_goals_reg[31]_0 [69]),
        .I2(current_example_reg[0]),
        .I3(\current_goals_reg[31]_0 [37]),
        .I4(current_example_reg[1]),
        .I5(\current_goals_reg[31]_0 [101]),
        .O(\current_goals[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \current_goals[6]_i_1 
       (.I0(\current_goals[6]_i_2_n_0 ),
        .I1(current_example_reg[2]),
        .O(\current_goals[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \current_goals[6]_i_2 
       (.I0(\current_goals_reg[31]_0 [6]),
        .I1(\current_goals_reg[31]_0 [70]),
        .I2(current_example_reg[0]),
        .I3(\current_goals_reg[31]_0 [38]),
        .I4(current_example_reg[1]),
        .I5(\current_goals_reg[31]_0 [102]),
        .O(\current_goals[6]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \current_goals[7]_i_1 
       (.I0(\current_goals[7]_i_2_n_0 ),
        .I1(current_example_reg[2]),
        .O(\current_goals[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \current_goals[7]_i_2 
       (.I0(\current_goals_reg[31]_0 [7]),
        .I1(\current_goals_reg[31]_0 [71]),
        .I2(current_example_reg[0]),
        .I3(\current_goals_reg[31]_0 [39]),
        .I4(current_example_reg[1]),
        .I5(\current_goals_reg[31]_0 [103]),
        .O(\current_goals[7]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \current_goals[8]_i_1 
       (.I0(\current_goals[8]_i_2_n_0 ),
        .I1(current_example_reg[2]),
        .O(\current_goals[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \current_goals[8]_i_2 
       (.I0(\current_goals_reg[31]_0 [8]),
        .I1(\current_goals_reg[31]_0 [72]),
        .I2(current_example_reg[0]),
        .I3(\current_goals_reg[31]_0 [40]),
        .I4(current_example_reg[1]),
        .I5(\current_goals_reg[31]_0 [104]),
        .O(\current_goals[8]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \current_goals[9]_i_1 
       (.I0(\current_goals[9]_i_2_n_0 ),
        .I1(current_example_reg[2]),
        .O(\current_goals[9]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \current_goals[9]_i_2 
       (.I0(\current_goals_reg[31]_0 [9]),
        .I1(\current_goals_reg[31]_0 [73]),
        .I2(current_example_reg[0]),
        .I3(\current_goals_reg[31]_0 [41]),
        .I4(current_example_reg[1]),
        .I5(\current_goals_reg[31]_0 [105]),
        .O(\current_goals[9]_i_2_n_0 ));
  FDRE \current_goals_reg[0] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\current_goals[0]_i_1_n_0 ),
        .Q(\current_goals_reg_n_0_[0] ),
        .R(current_goals));
  FDRE \current_goals_reg[10] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\current_goals[10]_i_1_n_0 ),
        .Q(\current_goals_reg_n_0_[10] ),
        .R(current_goals));
  FDRE \current_goals_reg[11] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\current_goals[11]_i_1_n_0 ),
        .Q(\current_goals_reg_n_0_[11] ),
        .R(current_goals));
  FDRE \current_goals_reg[12] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\current_goals[12]_i_1_n_0 ),
        .Q(\current_goals_reg_n_0_[12] ),
        .R(current_goals));
  FDRE \current_goals_reg[13] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\current_goals[13]_i_1_n_0 ),
        .Q(\current_goals_reg_n_0_[13] ),
        .R(current_goals));
  FDRE \current_goals_reg[14] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\current_goals[14]_i_1_n_0 ),
        .Q(\current_goals_reg_n_0_[14] ),
        .R(current_goals));
  FDRE \current_goals_reg[15] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\current_goals[15]_i_1_n_0 ),
        .Q(\current_goals_reg_n_0_[15] ),
        .R(current_goals));
  FDRE \current_goals_reg[16] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\current_goals[16]_i_1_n_0 ),
        .Q(\current_goals_reg_n_0_[16] ),
        .R(current_goals));
  FDRE \current_goals_reg[17] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\current_goals[17]_i_1_n_0 ),
        .Q(\current_goals_reg_n_0_[17] ),
        .R(current_goals));
  FDRE \current_goals_reg[18] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\current_goals[18]_i_1_n_0 ),
        .Q(\current_goals_reg_n_0_[18] ),
        .R(current_goals));
  FDRE \current_goals_reg[19] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\current_goals[19]_i_1_n_0 ),
        .Q(\current_goals_reg_n_0_[19] ),
        .R(current_goals));
  FDRE \current_goals_reg[1] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\current_goals[1]_i_1_n_0 ),
        .Q(\current_goals_reg_n_0_[1] ),
        .R(current_goals));
  FDRE \current_goals_reg[20] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\current_goals[20]_i_1_n_0 ),
        .Q(\current_goals_reg_n_0_[20] ),
        .R(current_goals));
  FDRE \current_goals_reg[21] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\current_goals[21]_i_1_n_0 ),
        .Q(\current_goals_reg_n_0_[21] ),
        .R(current_goals));
  FDRE \current_goals_reg[22] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\current_goals[22]_i_1_n_0 ),
        .Q(\current_goals_reg_n_0_[22] ),
        .R(current_goals));
  FDRE \current_goals_reg[23] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\current_goals[23]_i_1_n_0 ),
        .Q(\current_goals_reg_n_0_[23] ),
        .R(current_goals));
  FDRE \current_goals_reg[24] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\current_goals[24]_i_1_n_0 ),
        .Q(\current_goals_reg_n_0_[24] ),
        .R(current_goals));
  FDRE \current_goals_reg[25] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\current_goals[25]_i_1_n_0 ),
        .Q(\current_goals_reg_n_0_[25] ),
        .R(current_goals));
  FDRE \current_goals_reg[26] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\current_goals[26]_i_1_n_0 ),
        .Q(\current_goals_reg_n_0_[26] ),
        .R(current_goals));
  FDRE \current_goals_reg[27] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\current_goals[27]_i_1_n_0 ),
        .Q(\current_goals_reg_n_0_[27] ),
        .R(current_goals));
  FDRE \current_goals_reg[28] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\current_goals[28]_i_1_n_0 ),
        .Q(\current_goals_reg_n_0_[28] ),
        .R(current_goals));
  FDRE \current_goals_reg[29] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\current_goals[29]_i_1_n_0 ),
        .Q(\current_goals_reg_n_0_[29] ),
        .R(current_goals));
  FDRE \current_goals_reg[2] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\current_goals[2]_i_1_n_0 ),
        .Q(\current_goals_reg_n_0_[2] ),
        .R(current_goals));
  FDRE \current_goals_reg[30] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\current_goals[30]_i_1_n_0 ),
        .Q(\current_goals_reg_n_0_[30] ),
        .R(current_goals));
  FDRE \current_goals_reg[31] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\current_goals[31]_i_1_n_0 ),
        .Q(\current_goals_reg_n_0_[31] ),
        .R(current_goals));
  FDRE \current_goals_reg[3] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\current_goals[3]_i_1_n_0 ),
        .Q(\current_goals_reg_n_0_[3] ),
        .R(current_goals));
  FDRE \current_goals_reg[4] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\current_goals[4]_i_1_n_0 ),
        .Q(\current_goals_reg_n_0_[4] ),
        .R(current_goals));
  FDRE \current_goals_reg[5] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\current_goals[5]_i_1_n_0 ),
        .Q(\current_goals_reg_n_0_[5] ),
        .R(current_goals));
  FDRE \current_goals_reg[6] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\current_goals[6]_i_1_n_0 ),
        .Q(\current_goals_reg_n_0_[6] ),
        .R(current_goals));
  FDRE \current_goals_reg[7] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\current_goals[7]_i_1_n_0 ),
        .Q(\current_goals_reg_n_0_[7] ),
        .R(current_goals));
  FDRE \current_goals_reg[8] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\current_goals[8]_i_1_n_0 ),
        .Q(\current_goals_reg_n_0_[8] ),
        .R(current_goals));
  FDRE \current_goals_reg[9] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\current_goals[9]_i_1_n_0 ),
        .Q(\current_goals_reg_n_0_[9] ),
        .R(current_goals));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \current_input[0]_i_1 
       (.I0(\current_input[0]_i_2_n_0 ),
        .I1(current_example_reg[2]),
        .O(\current_input[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \current_input[0]_i_2 
       (.I0(\current_input_reg[31]_0 [0]),
        .I1(\current_input_reg[31]_0 [64]),
        .I2(current_example_reg[0]),
        .I3(\current_input_reg[31]_0 [32]),
        .I4(current_example_reg[1]),
        .I5(\current_input_reg[31]_0 [96]),
        .O(\current_input[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \current_input[10]_i_1 
       (.I0(\current_input[10]_i_2_n_0 ),
        .I1(current_example_reg[2]),
        .O(\current_input[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \current_input[10]_i_2 
       (.I0(\current_input_reg[31]_0 [10]),
        .I1(\current_input_reg[31]_0 [74]),
        .I2(current_example_reg[0]),
        .I3(\current_input_reg[31]_0 [42]),
        .I4(current_example_reg[1]),
        .I5(\current_input_reg[31]_0 [106]),
        .O(\current_input[10]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \current_input[11]_i_1 
       (.I0(\current_input[11]_i_2_n_0 ),
        .I1(current_example_reg[2]),
        .O(\current_input[11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \current_input[11]_i_2 
       (.I0(\current_input_reg[31]_0 [11]),
        .I1(\current_input_reg[31]_0 [75]),
        .I2(current_example_reg[0]),
        .I3(\current_input_reg[31]_0 [43]),
        .I4(current_example_reg[1]),
        .I5(\current_input_reg[31]_0 [107]),
        .O(\current_input[11]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \current_input[12]_i_1 
       (.I0(\current_input[12]_i_2_n_0 ),
        .I1(current_example_reg[2]),
        .O(\current_input[12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \current_input[12]_i_2 
       (.I0(\current_input_reg[31]_0 [12]),
        .I1(\current_input_reg[31]_0 [76]),
        .I2(current_example_reg[0]),
        .I3(\current_input_reg[31]_0 [44]),
        .I4(current_example_reg[1]),
        .I5(\current_input_reg[31]_0 [108]),
        .O(\current_input[12]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \current_input[13]_i_1 
       (.I0(\current_input[13]_i_2_n_0 ),
        .I1(current_example_reg[2]),
        .O(\current_input[13]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \current_input[13]_i_2 
       (.I0(\current_input_reg[31]_0 [13]),
        .I1(\current_input_reg[31]_0 [77]),
        .I2(current_example_reg[0]),
        .I3(\current_input_reg[31]_0 [45]),
        .I4(current_example_reg[1]),
        .I5(\current_input_reg[31]_0 [109]),
        .O(\current_input[13]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \current_input[14]_i_1 
       (.I0(\current_input[14]_i_2_n_0 ),
        .I1(current_example_reg[2]),
        .O(\current_input[14]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \current_input[14]_i_2 
       (.I0(\current_input_reg[31]_0 [14]),
        .I1(\current_input_reg[31]_0 [78]),
        .I2(current_example_reg[0]),
        .I3(\current_input_reg[31]_0 [46]),
        .I4(current_example_reg[1]),
        .I5(\current_input_reg[31]_0 [110]),
        .O(\current_input[14]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \current_input[15]_i_1 
       (.I0(\current_input[15]_i_2_n_0 ),
        .I1(current_example_reg[2]),
        .O(\current_input[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \current_input[15]_i_2 
       (.I0(\current_input_reg[31]_0 [15]),
        .I1(\current_input_reg[31]_0 [79]),
        .I2(current_example_reg[0]),
        .I3(\current_input_reg[31]_0 [47]),
        .I4(current_example_reg[1]),
        .I5(\current_input_reg[31]_0 [111]),
        .O(\current_input[15]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \current_input[16]_i_1 
       (.I0(\current_input[16]_i_2_n_0 ),
        .I1(current_example_reg[2]),
        .O(\current_input[16]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \current_input[16]_i_2 
       (.I0(\current_input_reg[31]_0 [16]),
        .I1(\current_input_reg[31]_0 [80]),
        .I2(current_example_reg[0]),
        .I3(\current_input_reg[31]_0 [48]),
        .I4(current_example_reg[1]),
        .I5(\current_input_reg[31]_0 [112]),
        .O(\current_input[16]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \current_input[17]_i_1 
       (.I0(\current_input[17]_i_2_n_0 ),
        .I1(current_example_reg[2]),
        .O(\current_input[17]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \current_input[17]_i_2 
       (.I0(\current_input_reg[31]_0 [17]),
        .I1(\current_input_reg[31]_0 [81]),
        .I2(current_example_reg[0]),
        .I3(\current_input_reg[31]_0 [49]),
        .I4(current_example_reg[1]),
        .I5(\current_input_reg[31]_0 [113]),
        .O(\current_input[17]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \current_input[18]_i_1 
       (.I0(\current_input[18]_i_2_n_0 ),
        .I1(current_example_reg[2]),
        .O(\current_input[18]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \current_input[18]_i_2 
       (.I0(\current_input_reg[31]_0 [18]),
        .I1(\current_input_reg[31]_0 [82]),
        .I2(current_example_reg[0]),
        .I3(\current_input_reg[31]_0 [50]),
        .I4(current_example_reg[1]),
        .I5(\current_input_reg[31]_0 [114]),
        .O(\current_input[18]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \current_input[19]_i_1 
       (.I0(\current_input[19]_i_2_n_0 ),
        .I1(current_example_reg[2]),
        .O(\current_input[19]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \current_input[19]_i_2 
       (.I0(\current_input_reg[31]_0 [19]),
        .I1(\current_input_reg[31]_0 [83]),
        .I2(current_example_reg[0]),
        .I3(\current_input_reg[31]_0 [51]),
        .I4(current_example_reg[1]),
        .I5(\current_input_reg[31]_0 [115]),
        .O(\current_input[19]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \current_input[1]_i_1 
       (.I0(\current_input[1]_i_2_n_0 ),
        .I1(current_example_reg[2]),
        .O(\current_input[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \current_input[1]_i_2 
       (.I0(\current_input_reg[31]_0 [1]),
        .I1(\current_input_reg[31]_0 [65]),
        .I2(current_example_reg[0]),
        .I3(\current_input_reg[31]_0 [33]),
        .I4(current_example_reg[1]),
        .I5(\current_input_reg[31]_0 [97]),
        .O(\current_input[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \current_input[20]_i_1 
       (.I0(\current_input[20]_i_2_n_0 ),
        .I1(current_example_reg[2]),
        .O(\current_input[20]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \current_input[20]_i_2 
       (.I0(\current_input_reg[31]_0 [20]),
        .I1(\current_input_reg[31]_0 [84]),
        .I2(current_example_reg[0]),
        .I3(\current_input_reg[31]_0 [52]),
        .I4(current_example_reg[1]),
        .I5(\current_input_reg[31]_0 [116]),
        .O(\current_input[20]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \current_input[21]_i_1 
       (.I0(\current_input[21]_i_2_n_0 ),
        .I1(current_example_reg[2]),
        .O(\current_input[21]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \current_input[21]_i_2 
       (.I0(\current_input_reg[31]_0 [21]),
        .I1(\current_input_reg[31]_0 [85]),
        .I2(current_example_reg[0]),
        .I3(\current_input_reg[31]_0 [53]),
        .I4(current_example_reg[1]),
        .I5(\current_input_reg[31]_0 [117]),
        .O(\current_input[21]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \current_input[22]_i_1 
       (.I0(\current_input[22]_i_2_n_0 ),
        .I1(current_example_reg[2]),
        .O(\current_input[22]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \current_input[22]_i_2 
       (.I0(\current_input_reg[31]_0 [22]),
        .I1(\current_input_reg[31]_0 [86]),
        .I2(current_example_reg[0]),
        .I3(\current_input_reg[31]_0 [54]),
        .I4(current_example_reg[1]),
        .I5(\current_input_reg[31]_0 [118]),
        .O(\current_input[22]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \current_input[23]_i_1 
       (.I0(\current_input[23]_i_2_n_0 ),
        .I1(current_example_reg[2]),
        .O(\current_input[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \current_input[23]_i_2 
       (.I0(\current_input_reg[31]_0 [23]),
        .I1(\current_input_reg[31]_0 [87]),
        .I2(current_example_reg[0]),
        .I3(\current_input_reg[31]_0 [55]),
        .I4(current_example_reg[1]),
        .I5(\current_input_reg[31]_0 [119]),
        .O(\current_input[23]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \current_input[24]_i_1 
       (.I0(\current_input[24]_i_2_n_0 ),
        .I1(current_example_reg[2]),
        .O(\current_input[24]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \current_input[24]_i_2 
       (.I0(\current_input_reg[31]_0 [24]),
        .I1(\current_input_reg[31]_0 [88]),
        .I2(current_example_reg[0]),
        .I3(\current_input_reg[31]_0 [56]),
        .I4(current_example_reg[1]),
        .I5(\current_input_reg[31]_0 [120]),
        .O(\current_input[24]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \current_input[25]_i_1 
       (.I0(\current_input[25]_i_2_n_0 ),
        .I1(current_example_reg[2]),
        .O(\current_input[25]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \current_input[25]_i_2 
       (.I0(\current_input_reg[31]_0 [25]),
        .I1(\current_input_reg[31]_0 [89]),
        .I2(current_example_reg[0]),
        .I3(\current_input_reg[31]_0 [57]),
        .I4(current_example_reg[1]),
        .I5(\current_input_reg[31]_0 [121]),
        .O(\current_input[25]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \current_input[26]_i_1 
       (.I0(\current_input[26]_i_2_n_0 ),
        .I1(current_example_reg[2]),
        .O(\current_input[26]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \current_input[26]_i_2 
       (.I0(\current_input_reg[31]_0 [26]),
        .I1(\current_input_reg[31]_0 [90]),
        .I2(current_example_reg[0]),
        .I3(\current_input_reg[31]_0 [58]),
        .I4(current_example_reg[1]),
        .I5(\current_input_reg[31]_0 [122]),
        .O(\current_input[26]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \current_input[27]_i_1 
       (.I0(\current_input[27]_i_2_n_0 ),
        .I1(current_example_reg[2]),
        .O(\current_input[27]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \current_input[27]_i_2 
       (.I0(\current_input_reg[31]_0 [27]),
        .I1(\current_input_reg[31]_0 [91]),
        .I2(current_example_reg[0]),
        .I3(\current_input_reg[31]_0 [59]),
        .I4(current_example_reg[1]),
        .I5(\current_input_reg[31]_0 [123]),
        .O(\current_input[27]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \current_input[28]_i_1 
       (.I0(\current_input[28]_i_2_n_0 ),
        .I1(current_example_reg[2]),
        .O(\current_input[28]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \current_input[28]_i_2 
       (.I0(\current_input_reg[31]_0 [28]),
        .I1(\current_input_reg[31]_0 [92]),
        .I2(current_example_reg[0]),
        .I3(\current_input_reg[31]_0 [60]),
        .I4(current_example_reg[1]),
        .I5(\current_input_reg[31]_0 [124]),
        .O(\current_input[28]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \current_input[29]_i_1 
       (.I0(\current_input[29]_i_2_n_0 ),
        .I1(current_example_reg[2]),
        .O(\current_input[29]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \current_input[29]_i_2 
       (.I0(\current_input_reg[31]_0 [29]),
        .I1(\current_input_reg[31]_0 [93]),
        .I2(current_example_reg[0]),
        .I3(\current_input_reg[31]_0 [61]),
        .I4(current_example_reg[1]),
        .I5(\current_input_reg[31]_0 [125]),
        .O(\current_input[29]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \current_input[2]_i_1 
       (.I0(\current_input[2]_i_2_n_0 ),
        .I1(current_example_reg[2]),
        .O(\current_input[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \current_input[2]_i_2 
       (.I0(\current_input_reg[31]_0 [2]),
        .I1(\current_input_reg[31]_0 [66]),
        .I2(current_example_reg[0]),
        .I3(\current_input_reg[31]_0 [34]),
        .I4(current_example_reg[1]),
        .I5(\current_input_reg[31]_0 [98]),
        .O(\current_input[2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \current_input[30]_i_1 
       (.I0(\current_input[30]_i_2_n_0 ),
        .I1(current_example_reg[2]),
        .O(\current_input[30]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \current_input[30]_i_2 
       (.I0(\current_input_reg[31]_0 [30]),
        .I1(\current_input_reg[31]_0 [94]),
        .I2(current_example_reg[0]),
        .I3(\current_input_reg[31]_0 [62]),
        .I4(current_example_reg[1]),
        .I5(\current_input_reg[31]_0 [126]),
        .O(\current_input[30]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \current_input[31]_i_1 
       (.I0(\current_input[31]_i_2_n_0 ),
        .I1(current_example_reg[2]),
        .O(\current_input[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \current_input[31]_i_2 
       (.I0(\current_input_reg[31]_0 [31]),
        .I1(\current_input_reg[31]_0 [95]),
        .I2(current_example_reg[0]),
        .I3(\current_input_reg[31]_0 [63]),
        .I4(current_example_reg[1]),
        .I5(\current_input_reg[31]_0 [127]),
        .O(\current_input[31]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \current_input[3]_i_1 
       (.I0(\current_input[3]_i_2_n_0 ),
        .I1(current_example_reg[2]),
        .O(\current_input[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \current_input[3]_i_2 
       (.I0(\current_input_reg[31]_0 [3]),
        .I1(\current_input_reg[31]_0 [67]),
        .I2(current_example_reg[0]),
        .I3(\current_input_reg[31]_0 [35]),
        .I4(current_example_reg[1]),
        .I5(\current_input_reg[31]_0 [99]),
        .O(\current_input[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \current_input[4]_i_1 
       (.I0(\current_input[4]_i_2_n_0 ),
        .I1(current_example_reg[2]),
        .O(\current_input[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \current_input[4]_i_2 
       (.I0(\current_input_reg[31]_0 [4]),
        .I1(\current_input_reg[31]_0 [68]),
        .I2(current_example_reg[0]),
        .I3(\current_input_reg[31]_0 [36]),
        .I4(current_example_reg[1]),
        .I5(\current_input_reg[31]_0 [100]),
        .O(\current_input[4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \current_input[5]_i_1 
       (.I0(\current_input[5]_i_2_n_0 ),
        .I1(current_example_reg[2]),
        .O(\current_input[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \current_input[5]_i_2 
       (.I0(\current_input_reg[31]_0 [5]),
        .I1(\current_input_reg[31]_0 [69]),
        .I2(current_example_reg[0]),
        .I3(\current_input_reg[31]_0 [37]),
        .I4(current_example_reg[1]),
        .I5(\current_input_reg[31]_0 [101]),
        .O(\current_input[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \current_input[6]_i_1 
       (.I0(\current_input[6]_i_2_n_0 ),
        .I1(current_example_reg[2]),
        .O(\current_input[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \current_input[6]_i_2 
       (.I0(\current_input_reg[31]_0 [6]),
        .I1(\current_input_reg[31]_0 [70]),
        .I2(current_example_reg[0]),
        .I3(\current_input_reg[31]_0 [38]),
        .I4(current_example_reg[1]),
        .I5(\current_input_reg[31]_0 [102]),
        .O(\current_input[6]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \current_input[7]_i_1 
       (.I0(\current_input[7]_i_2_n_0 ),
        .I1(current_example_reg[2]),
        .O(\current_input[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \current_input[7]_i_2 
       (.I0(\current_input_reg[31]_0 [7]),
        .I1(\current_input_reg[31]_0 [71]),
        .I2(current_example_reg[0]),
        .I3(\current_input_reg[31]_0 [39]),
        .I4(current_example_reg[1]),
        .I5(\current_input_reg[31]_0 [103]),
        .O(\current_input[7]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \current_input[8]_i_1 
       (.I0(\current_input[8]_i_2_n_0 ),
        .I1(current_example_reg[2]),
        .O(\current_input[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \current_input[8]_i_2 
       (.I0(\current_input_reg[31]_0 [8]),
        .I1(\current_input_reg[31]_0 [72]),
        .I2(current_example_reg[0]),
        .I3(\current_input_reg[31]_0 [40]),
        .I4(current_example_reg[1]),
        .I5(\current_input_reg[31]_0 [104]),
        .O(\current_input[8]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \current_input[9]_i_1 
       (.I0(\current_input[9]_i_2_n_0 ),
        .I1(current_example_reg[2]),
        .O(\current_input[9]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \current_input[9]_i_2 
       (.I0(\current_input_reg[31]_0 [9]),
        .I1(\current_input_reg[31]_0 [73]),
        .I2(current_example_reg[0]),
        .I3(\current_input_reg[31]_0 [41]),
        .I4(current_example_reg[1]),
        .I5(\current_input_reg[31]_0 [105]),
        .O(\current_input[9]_i_2_n_0 ));
  FDRE \current_input_reg[0] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\current_input[0]_i_1_n_0 ),
        .Q(current_input[0]),
        .R(current_goals));
  FDRE \current_input_reg[10] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\current_input[10]_i_1_n_0 ),
        .Q(current_input[10]),
        .R(current_goals));
  FDRE \current_input_reg[11] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\current_input[11]_i_1_n_0 ),
        .Q(current_input[11]),
        .R(current_goals));
  FDRE \current_input_reg[12] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\current_input[12]_i_1_n_0 ),
        .Q(current_input[12]),
        .R(current_goals));
  FDRE \current_input_reg[13] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\current_input[13]_i_1_n_0 ),
        .Q(current_input[13]),
        .R(current_goals));
  FDRE \current_input_reg[14] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\current_input[14]_i_1_n_0 ),
        .Q(current_input[14]),
        .R(current_goals));
  FDRE \current_input_reg[15] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\current_input[15]_i_1_n_0 ),
        .Q(current_input[15]),
        .R(current_goals));
  FDRE \current_input_reg[16] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\current_input[16]_i_1_n_0 ),
        .Q(current_input[16]),
        .R(current_goals));
  FDRE \current_input_reg[17] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\current_input[17]_i_1_n_0 ),
        .Q(current_input[17]),
        .R(current_goals));
  FDRE \current_input_reg[18] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\current_input[18]_i_1_n_0 ),
        .Q(current_input[18]),
        .R(current_goals));
  FDRE \current_input_reg[19] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\current_input[19]_i_1_n_0 ),
        .Q(current_input[19]),
        .R(current_goals));
  FDRE \current_input_reg[1] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\current_input[1]_i_1_n_0 ),
        .Q(current_input[1]),
        .R(current_goals));
  FDRE \current_input_reg[20] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\current_input[20]_i_1_n_0 ),
        .Q(current_input[20]),
        .R(current_goals));
  FDRE \current_input_reg[21] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\current_input[21]_i_1_n_0 ),
        .Q(current_input[21]),
        .R(current_goals));
  FDRE \current_input_reg[22] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\current_input[22]_i_1_n_0 ),
        .Q(current_input[22]),
        .R(current_goals));
  FDRE \current_input_reg[23] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\current_input[23]_i_1_n_0 ),
        .Q(current_input[23]),
        .R(current_goals));
  FDRE \current_input_reg[24] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\current_input[24]_i_1_n_0 ),
        .Q(current_input[24]),
        .R(current_goals));
  FDRE \current_input_reg[25] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\current_input[25]_i_1_n_0 ),
        .Q(current_input[25]),
        .R(current_goals));
  FDRE \current_input_reg[26] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\current_input[26]_i_1_n_0 ),
        .Q(current_input[26]),
        .R(current_goals));
  FDRE \current_input_reg[27] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\current_input[27]_i_1_n_0 ),
        .Q(current_input[27]),
        .R(current_goals));
  FDRE \current_input_reg[28] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\current_input[28]_i_1_n_0 ),
        .Q(current_input[28]),
        .R(current_goals));
  FDRE \current_input_reg[29] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\current_input[29]_i_1_n_0 ),
        .Q(current_input[29]),
        .R(current_goals));
  FDRE \current_input_reg[2] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\current_input[2]_i_1_n_0 ),
        .Q(current_input[2]),
        .R(current_goals));
  FDRE \current_input_reg[30] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\current_input[30]_i_1_n_0 ),
        .Q(current_input[30]),
        .R(current_goals));
  FDRE \current_input_reg[31] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\current_input[31]_i_1_n_0 ),
        .Q(current_input[31]),
        .R(current_goals));
  FDRE \current_input_reg[3] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\current_input[3]_i_1_n_0 ),
        .Q(current_input[3]),
        .R(current_goals));
  FDRE \current_input_reg[4] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\current_input[4]_i_1_n_0 ),
        .Q(current_input[4]),
        .R(current_goals));
  FDRE \current_input_reg[5] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\current_input[5]_i_1_n_0 ),
        .Q(current_input[5]),
        .R(current_goals));
  FDRE \current_input_reg[6] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\current_input[6]_i_1_n_0 ),
        .Q(current_input[6]),
        .R(current_goals));
  FDRE \current_input_reg[7] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\current_input[7]_i_1_n_0 ),
        .Q(current_input[7]),
        .R(current_goals));
  FDRE \current_input_reg[8] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\current_input[8]_i_1_n_0 ),
        .Q(current_input[8]),
        .R(current_goals));
  FDRE \current_input_reg[9] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\current_input[9]_i_1_n_0 ),
        .Q(current_input[9]),
        .R(current_goals));
  LUT5 #(
    .INIT(32'h00000010)) 
    done_epoch_i_1
       (.I0(current_example_reg[4]),
        .I1(current_example_reg[3]),
        .I2(current_example_reg[2]),
        .I3(current_example_reg[0]),
        .I4(current_example_reg[1]),
        .O(current_goals));
  FDSE #(
    .INIT(1'b0)) 
    done_epoch_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(done_epoch),
        .S(current_goals));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    done_init_i_1
       (.I0(done_init),
        .I1(done_init_i_2_n_0),
        .I2(\State_reg_n_0_[1] ),
        .I3(\State_reg_n_0_[0] ),
        .I4(\State_reg_n_0_[2] ),
        .O(done_init_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFD)) 
    done_init_i_2
       (.I0(current_addr_reg[0]),
        .I1(current_addr_reg[1]),
        .I2(current_addr_reg[2]),
        .I3(current_addr_reg[4]),
        .I4(current_addr_reg[3]),
        .O(done_init_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    done_init_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(done_init_i_1_n_0),
        .Q(done_init),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hEFFFFFFFE0000000)) 
    done_learning_i_1
       (.I0(State2),
        .I1(State21_in),
        .I2(done_learning_reg_0),
        .I3(\State_reg_n_0_[2] ),
        .I4(learn),
        .I5(p_7_in[0]),
        .O(done_learning_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    done_learning_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(done_learning_i_1_n_0),
        .Q(p_7_in[0]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFAF00000020)) 
    done_test_i_1
       (.I0(\State_reg_n_0_[2] ),
        .I1(learn),
        .I2(done_learning_reg_0),
        .I3(\State_reg_n_0_[1] ),
        .I4(\State_reg_n_0_[0] ),
        .I5(p_7_in[1]),
        .O(done_test_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    done_test_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(done_test_i_1_n_0),
        .Q(p_7_in[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    enable_temp_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(nn_n_57),
        .Q(enable_temp_reg_n_0),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \epoch_num[0]_i_1 
       (.I0(epoch_num[0]),
        .O(\epoch_num[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0010)) 
    \epoch_num[31]_i_1 
       (.I0(\State_reg_n_0_[2] ),
        .I1(\State_reg_n_0_[0] ),
        .I2(done_learning_reg_0),
        .I3(\State_reg_n_0_[1] ),
        .O(\epoch_num[31]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h000000D0)) 
    \epoch_num[31]_i_2 
       (.I0(\State_reg_n_0_[1] ),
        .I1(done_epoch),
        .I2(done_learning_reg_0),
        .I3(\State_reg_n_0_[0] ),
        .I4(\State_reg_n_0_[2] ),
        .O(epoch_num0));
  FDRE #(
    .INIT(1'b0)) 
    \epoch_num_reg[0] 
       (.C(s00_axi_aclk),
        .CE(epoch_num0),
        .D(\epoch_num[0]_i_1_n_0 ),
        .Q(epoch_num[0]),
        .R(\epoch_num[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \epoch_num_reg[10] 
       (.C(s00_axi_aclk),
        .CE(epoch_num0),
        .D(\epoch_num_reg[12]_i_1_n_6 ),
        .Q(epoch_num[10]),
        .R(\epoch_num[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \epoch_num_reg[11] 
       (.C(s00_axi_aclk),
        .CE(epoch_num0),
        .D(\epoch_num_reg[12]_i_1_n_5 ),
        .Q(epoch_num[11]),
        .R(\epoch_num[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \epoch_num_reg[12] 
       (.C(s00_axi_aclk),
        .CE(epoch_num0),
        .D(\epoch_num_reg[12]_i_1_n_4 ),
        .Q(epoch_num[12]),
        .R(\epoch_num[31]_i_1_n_0 ));
  CARRY4 \epoch_num_reg[12]_i_1 
       (.CI(\epoch_num_reg[8]_i_1_n_0 ),
        .CO({\epoch_num_reg[12]_i_1_n_0 ,\epoch_num_reg[12]_i_1_n_1 ,\epoch_num_reg[12]_i_1_n_2 ,\epoch_num_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\epoch_num_reg[12]_i_1_n_4 ,\epoch_num_reg[12]_i_1_n_5 ,\epoch_num_reg[12]_i_1_n_6 ,\epoch_num_reg[12]_i_1_n_7 }),
        .S(epoch_num[12:9]));
  FDRE #(
    .INIT(1'b0)) 
    \epoch_num_reg[13] 
       (.C(s00_axi_aclk),
        .CE(epoch_num0),
        .D(\epoch_num_reg[16]_i_1_n_7 ),
        .Q(epoch_num[13]),
        .R(\epoch_num[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \epoch_num_reg[14] 
       (.C(s00_axi_aclk),
        .CE(epoch_num0),
        .D(\epoch_num_reg[16]_i_1_n_6 ),
        .Q(epoch_num[14]),
        .R(\epoch_num[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \epoch_num_reg[15] 
       (.C(s00_axi_aclk),
        .CE(epoch_num0),
        .D(\epoch_num_reg[16]_i_1_n_5 ),
        .Q(epoch_num[15]),
        .R(\epoch_num[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \epoch_num_reg[16] 
       (.C(s00_axi_aclk),
        .CE(epoch_num0),
        .D(\epoch_num_reg[16]_i_1_n_4 ),
        .Q(epoch_num[16]),
        .R(\epoch_num[31]_i_1_n_0 ));
  CARRY4 \epoch_num_reg[16]_i_1 
       (.CI(\epoch_num_reg[12]_i_1_n_0 ),
        .CO({\epoch_num_reg[16]_i_1_n_0 ,\epoch_num_reg[16]_i_1_n_1 ,\epoch_num_reg[16]_i_1_n_2 ,\epoch_num_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\epoch_num_reg[16]_i_1_n_4 ,\epoch_num_reg[16]_i_1_n_5 ,\epoch_num_reg[16]_i_1_n_6 ,\epoch_num_reg[16]_i_1_n_7 }),
        .S(epoch_num[16:13]));
  FDRE #(
    .INIT(1'b0)) 
    \epoch_num_reg[17] 
       (.C(s00_axi_aclk),
        .CE(epoch_num0),
        .D(\epoch_num_reg[20]_i_1_n_7 ),
        .Q(epoch_num[17]),
        .R(\epoch_num[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \epoch_num_reg[18] 
       (.C(s00_axi_aclk),
        .CE(epoch_num0),
        .D(\epoch_num_reg[20]_i_1_n_6 ),
        .Q(epoch_num[18]),
        .R(\epoch_num[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \epoch_num_reg[19] 
       (.C(s00_axi_aclk),
        .CE(epoch_num0),
        .D(\epoch_num_reg[20]_i_1_n_5 ),
        .Q(epoch_num[19]),
        .R(\epoch_num[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \epoch_num_reg[1] 
       (.C(s00_axi_aclk),
        .CE(epoch_num0),
        .D(\epoch_num_reg[4]_i_1_n_7 ),
        .Q(epoch_num[1]),
        .R(\epoch_num[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \epoch_num_reg[20] 
       (.C(s00_axi_aclk),
        .CE(epoch_num0),
        .D(\epoch_num_reg[20]_i_1_n_4 ),
        .Q(epoch_num[20]),
        .R(\epoch_num[31]_i_1_n_0 ));
  CARRY4 \epoch_num_reg[20]_i_1 
       (.CI(\epoch_num_reg[16]_i_1_n_0 ),
        .CO({\epoch_num_reg[20]_i_1_n_0 ,\epoch_num_reg[20]_i_1_n_1 ,\epoch_num_reg[20]_i_1_n_2 ,\epoch_num_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\epoch_num_reg[20]_i_1_n_4 ,\epoch_num_reg[20]_i_1_n_5 ,\epoch_num_reg[20]_i_1_n_6 ,\epoch_num_reg[20]_i_1_n_7 }),
        .S(epoch_num[20:17]));
  FDRE #(
    .INIT(1'b0)) 
    \epoch_num_reg[21] 
       (.C(s00_axi_aclk),
        .CE(epoch_num0),
        .D(\epoch_num_reg[24]_i_1_n_7 ),
        .Q(epoch_num[21]),
        .R(\epoch_num[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \epoch_num_reg[22] 
       (.C(s00_axi_aclk),
        .CE(epoch_num0),
        .D(\epoch_num_reg[24]_i_1_n_6 ),
        .Q(epoch_num[22]),
        .R(\epoch_num[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \epoch_num_reg[23] 
       (.C(s00_axi_aclk),
        .CE(epoch_num0),
        .D(\epoch_num_reg[24]_i_1_n_5 ),
        .Q(epoch_num[23]),
        .R(\epoch_num[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \epoch_num_reg[24] 
       (.C(s00_axi_aclk),
        .CE(epoch_num0),
        .D(\epoch_num_reg[24]_i_1_n_4 ),
        .Q(epoch_num[24]),
        .R(\epoch_num[31]_i_1_n_0 ));
  CARRY4 \epoch_num_reg[24]_i_1 
       (.CI(\epoch_num_reg[20]_i_1_n_0 ),
        .CO({\epoch_num_reg[24]_i_1_n_0 ,\epoch_num_reg[24]_i_1_n_1 ,\epoch_num_reg[24]_i_1_n_2 ,\epoch_num_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\epoch_num_reg[24]_i_1_n_4 ,\epoch_num_reg[24]_i_1_n_5 ,\epoch_num_reg[24]_i_1_n_6 ,\epoch_num_reg[24]_i_1_n_7 }),
        .S(epoch_num[24:21]));
  FDRE #(
    .INIT(1'b0)) 
    \epoch_num_reg[25] 
       (.C(s00_axi_aclk),
        .CE(epoch_num0),
        .D(\epoch_num_reg[28]_i_1_n_7 ),
        .Q(epoch_num[25]),
        .R(\epoch_num[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \epoch_num_reg[26] 
       (.C(s00_axi_aclk),
        .CE(epoch_num0),
        .D(\epoch_num_reg[28]_i_1_n_6 ),
        .Q(epoch_num[26]),
        .R(\epoch_num[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \epoch_num_reg[27] 
       (.C(s00_axi_aclk),
        .CE(epoch_num0),
        .D(\epoch_num_reg[28]_i_1_n_5 ),
        .Q(epoch_num[27]),
        .R(\epoch_num[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \epoch_num_reg[28] 
       (.C(s00_axi_aclk),
        .CE(epoch_num0),
        .D(\epoch_num_reg[28]_i_1_n_4 ),
        .Q(epoch_num[28]),
        .R(\epoch_num[31]_i_1_n_0 ));
  CARRY4 \epoch_num_reg[28]_i_1 
       (.CI(\epoch_num_reg[24]_i_1_n_0 ),
        .CO({\epoch_num_reg[28]_i_1_n_0 ,\epoch_num_reg[28]_i_1_n_1 ,\epoch_num_reg[28]_i_1_n_2 ,\epoch_num_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\epoch_num_reg[28]_i_1_n_4 ,\epoch_num_reg[28]_i_1_n_5 ,\epoch_num_reg[28]_i_1_n_6 ,\epoch_num_reg[28]_i_1_n_7 }),
        .S(epoch_num[28:25]));
  FDRE #(
    .INIT(1'b0)) 
    \epoch_num_reg[29] 
       (.C(s00_axi_aclk),
        .CE(epoch_num0),
        .D(\epoch_num_reg[31]_i_3_n_7 ),
        .Q(epoch_num[29]),
        .R(\epoch_num[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \epoch_num_reg[2] 
       (.C(s00_axi_aclk),
        .CE(epoch_num0),
        .D(\epoch_num_reg[4]_i_1_n_6 ),
        .Q(epoch_num[2]),
        .R(\epoch_num[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \epoch_num_reg[30] 
       (.C(s00_axi_aclk),
        .CE(epoch_num0),
        .D(\epoch_num_reg[31]_i_3_n_6 ),
        .Q(epoch_num[30]),
        .R(\epoch_num[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \epoch_num_reg[31] 
       (.C(s00_axi_aclk),
        .CE(epoch_num0),
        .D(\epoch_num_reg[31]_i_3_n_5 ),
        .Q(epoch_num[31]),
        .R(\epoch_num[31]_i_1_n_0 ));
  CARRY4 \epoch_num_reg[31]_i_3 
       (.CI(\epoch_num_reg[28]_i_1_n_0 ),
        .CO({\NLW_epoch_num_reg[31]_i_3_CO_UNCONNECTED [3:2],\epoch_num_reg[31]_i_3_n_2 ,\epoch_num_reg[31]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_epoch_num_reg[31]_i_3_O_UNCONNECTED [3],\epoch_num_reg[31]_i_3_n_5 ,\epoch_num_reg[31]_i_3_n_6 ,\epoch_num_reg[31]_i_3_n_7 }),
        .S({1'b0,epoch_num[31:29]}));
  FDRE #(
    .INIT(1'b0)) 
    \epoch_num_reg[3] 
       (.C(s00_axi_aclk),
        .CE(epoch_num0),
        .D(\epoch_num_reg[4]_i_1_n_5 ),
        .Q(epoch_num[3]),
        .R(\epoch_num[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \epoch_num_reg[4] 
       (.C(s00_axi_aclk),
        .CE(epoch_num0),
        .D(\epoch_num_reg[4]_i_1_n_4 ),
        .Q(epoch_num[4]),
        .R(\epoch_num[31]_i_1_n_0 ));
  CARRY4 \epoch_num_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\epoch_num_reg[4]_i_1_n_0 ,\epoch_num_reg[4]_i_1_n_1 ,\epoch_num_reg[4]_i_1_n_2 ,\epoch_num_reg[4]_i_1_n_3 }),
        .CYINIT(epoch_num[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\epoch_num_reg[4]_i_1_n_4 ,\epoch_num_reg[4]_i_1_n_5 ,\epoch_num_reg[4]_i_1_n_6 ,\epoch_num_reg[4]_i_1_n_7 }),
        .S(epoch_num[4:1]));
  FDRE #(
    .INIT(1'b0)) 
    \epoch_num_reg[5] 
       (.C(s00_axi_aclk),
        .CE(epoch_num0),
        .D(\epoch_num_reg[8]_i_1_n_7 ),
        .Q(epoch_num[5]),
        .R(\epoch_num[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \epoch_num_reg[6] 
       (.C(s00_axi_aclk),
        .CE(epoch_num0),
        .D(\epoch_num_reg[8]_i_1_n_6 ),
        .Q(epoch_num[6]),
        .R(\epoch_num[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \epoch_num_reg[7] 
       (.C(s00_axi_aclk),
        .CE(epoch_num0),
        .D(\epoch_num_reg[8]_i_1_n_5 ),
        .Q(epoch_num[7]),
        .R(\epoch_num[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \epoch_num_reg[8] 
       (.C(s00_axi_aclk),
        .CE(epoch_num0),
        .D(\epoch_num_reg[8]_i_1_n_4 ),
        .Q(epoch_num[8]),
        .R(\epoch_num[31]_i_1_n_0 ));
  CARRY4 \epoch_num_reg[8]_i_1 
       (.CI(\epoch_num_reg[4]_i_1_n_0 ),
        .CO({\epoch_num_reg[8]_i_1_n_0 ,\epoch_num_reg[8]_i_1_n_1 ,\epoch_num_reg[8]_i_1_n_2 ,\epoch_num_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\epoch_num_reg[8]_i_1_n_4 ,\epoch_num_reg[8]_i_1_n_5 ,\epoch_num_reg[8]_i_1_n_6 ,\epoch_num_reg[8]_i_1_n_7 }),
        .S(epoch_num[8:5]));
  FDRE #(
    .INIT(1'b0)) 
    \epoch_num_reg[9] 
       (.C(s00_axi_aclk),
        .CE(epoch_num0),
        .D(\epoch_num_reg[12]_i_1_n_7 ),
        .Q(epoch_num[9]),
        .R(\epoch_num[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAA8AAAAAAAAAAAAA)) 
    init_ram_in_progress_i_1
       (.I0(init_ram_in_progress_reg_n_0),
        .I1(\State_reg_n_0_[2] ),
        .I2(\State_reg_n_0_[0] ),
        .I3(\State_reg_n_0_[1] ),
        .I4(\current_addr[4]_i_3_n_0 ),
        .I5(done_init),
        .O(init_ram_in_progress_i_1_n_0));
  FDRE #(
    .INIT(1'b1)) 
    init_ram_in_progress_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(init_ram_in_progress_i_1_n_0),
        .Q(init_ram_in_progress_reg_n_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000300AAAAAAAA)) 
    init_ram_we_i_1
       (.I0(init_ram_we_reg_n_0),
        .I1(init_ram_we_i_2_n_0),
        .I2(sel_div[1]),
        .I3(sel_div[0]),
        .I4(sel_div[2]),
        .I5(\sel_div[4]_i_1__0_n_0 ),
        .O(init_ram_we_i_1_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    init_ram_we_i_2
       (.I0(sel_div[4]),
        .I1(sel_div[3]),
        .O(init_ram_we_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    init_ram_we_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(init_ram_we_i_1_n_0),
        .Q(init_ram_we_reg_n_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \led[0]_i_1 
       (.I0(total_error_out[3]),
        .I1(sw),
        .I2(all_rez[0]),
        .O(\total_error_reg[6]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \led[1]_i_1 
       (.I0(total_error_out[4]),
        .I1(sw),
        .I2(all_rez[1]),
        .O(\total_error_reg[6]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \led[2]_i_1 
       (.I0(total_error_out[5]),
        .I1(sw),
        .I2(all_rez[2]),
        .O(\total_error_reg[6]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \led[3]_i_1 
       (.I0(total_error_out[6]),
        .I1(sw),
        .I2(all_rez[3]),
        .O(\total_error_reg[6]_0 [3]));
  design_1_neural_network nn
       (.ARG__7(ARG__7),
        .CLK(done_epoch),
        .CO(State21_in),
        .D({State,nn_n_3}),
        .E(current_example),
        .O({nn_n_40,nn_n_41,nn_n_42,nn_n_43}),
        .Q({\State_reg_n_0_[2] ,\State_reg_n_0_[1] ,\State_reg_n_0_[0] }),
        .State1(State1),
        .\State_reg[1]_0 (State2),
        .\State_reg[1]_1 (\State[1]_i_4_n_0 ),
        .\addr_temp_reg[4]_0 (current_addr_reg),
        .\all_rez_temp_reg[3] (current_example_reg[1:0]),
        .\all_rez_temp_reg[3]_0 (\all_rez_temp[3]_i_2_n_0 ),
        .\all_rez_temp_reg[3]_1 (all_rez_temp),
        .\axi_araddr_reg[2] (\axi_araddr_reg[2] ),
        .\axi_rdata_reg[0] (\axi_rdata_reg[0] ),
        .\axi_rdata_reg[10] (\axi_rdata_reg[10] ),
        .\axi_rdata_reg[11] (\axi_rdata_reg[11] ),
        .\axi_rdata_reg[16] (\axi_rdata_reg[16] ),
        .\axi_rdata_reg[22] (\axi_rdata_reg[22] ),
        .\axi_rdata_reg[24] (\axi_rdata_reg[24] ),
        .\axi_rdata_reg[2] (\axi_rdata_reg[2] ),
        .\axi_rdata_reg[31] (\axi_rdata_reg[31] ),
        .\axi_rdata_reg[3] (\axi_rdata_reg[3] ),
        .\axi_rdata_reg[4] (\axi_rdata_reg[4] ),
        .\axi_rdata_reg[5] (\axi_rdata_reg[5] ),
        .\axi_rdata_reg[6] (\axi_rdata_reg[6] ),
        .\axi_rdata_reg[7] (\axi_rdata_reg[7] ),
        .\axi_rdata_reg[8] (\axi_rdata_reg[8] ),
        .\axi_rdata_reg[8]_0 (\axi_rdata_reg[8]_0 ),
        .\axi_rdata_reg[9] (\axi_rdata_reg[9] ),
        .\current_example_reg[0] (enable_temp_reg_n_0),
        .current_goals(current_goals),
        .done_all(done_all),
        .done_all_reg_0(nn_n_57),
        .\goals_temp_reg[0][15] ({\current_goals_reg_n_0_[31] ,\current_goals_reg_n_0_[30] ,\current_goals_reg_n_0_[29] ,\current_goals_reg_n_0_[28] ,\current_goals_reg_n_0_[27] ,\current_goals_reg_n_0_[26] ,\current_goals_reg_n_0_[25] ,\current_goals_reg_n_0_[24] ,\current_goals_reg_n_0_[23] ,\current_goals_reg_n_0_[22] ,\current_goals_reg_n_0_[21] ,\current_goals_reg_n_0_[20] ,\current_goals_reg_n_0_[19] ,\current_goals_reg_n_0_[18] ,\current_goals_reg_n_0_[17] ,\current_goals_reg_n_0_[16] ,\current_goals_reg_n_0_[15] ,\current_goals_reg_n_0_[14] ,\current_goals_reg_n_0_[13] ,\current_goals_reg_n_0_[12] ,\current_goals_reg_n_0_[11] ,\current_goals_reg_n_0_[10] ,\current_goals_reg_n_0_[9] ,\current_goals_reg_n_0_[8] ,\current_goals_reg_n_0_[7] ,\current_goals_reg_n_0_[6] ,\current_goals_reg_n_0_[5] ,\current_goals_reg_n_0_[4] ,\current_goals_reg_n_0_[3] ,\current_goals_reg_n_0_[2] ,\current_goals_reg_n_0_[1] ,\current_goals_reg_n_0_[0] }),
        .init_ram(init_ram),
        .learn(learn),
        .\napaka_reg[11]_0 ({nn_n_48,nn_n_49,nn_n_50,nn_n_51}),
        .\napaka_reg[14]_0 ({nn_n_52,nn_n_53,nn_n_54,nn_n_55}),
        .\napaka_reg[7]_0 ({nn_n_44,nn_n_45,nn_n_46,nn_n_47}),
        .p_7_in(p_7_in),
        .\reg_data_out_reg[0]_i_1 (\reg_data_out_reg[0]_i_1 ),
        .\reg_data_out_reg[0]_i_2 (\reg_data_out_reg[0]_i_2 ),
        .\reg_data_out_reg[10]_i_1 (\reg_data_out_reg[10]_i_1 ),
        .\reg_data_out_reg[10]_i_3 (\reg_data_out_reg[10]_i_3 ),
        .\reg_data_out_reg[11]_i_1 (\reg_data_out_reg[11]_i_1 ),
        .\reg_data_out_reg[11]_i_4 (\reg_data_out_reg[11]_i_4 ),
        .\reg_data_out_reg[12]_i_1 (\reg_data_out_reg[12]_i_1 ),
        .\reg_data_out_reg[12]_i_2 (\reg_data_out_reg[12]_i_2 ),
        .\reg_data_out_reg[13]_i_1 (\reg_data_out_reg[13]_i_1 ),
        .\reg_data_out_reg[13]_i_1_0 (\reg_data_out_reg[13]_i_1_0 ),
        .\reg_data_out_reg[13]_i_2 (\reg_data_out_reg[13]_i_2 ),
        .\reg_data_out_reg[14]_i_1 (\reg_data_out_reg[14]_i_1 ),
        .\reg_data_out_reg[14]_i_4 (\reg_data_out_reg[14]_i_4 ),
        .\reg_data_out_reg[15]_i_1 (\reg_data_out_reg[15]_i_1 ),
        .\reg_data_out_reg[15]_i_2 (\reg_data_out_reg[15]_i_2 ),
        .\reg_data_out_reg[15]_i_4 (all_rez),
        .\reg_data_out_reg[16]_i_1 (\reg_data_out_reg[16]_i_1 ),
        .\reg_data_out_reg[16]_i_2 (\reg_data_out_reg[16]_i_2 ),
        .\reg_data_out_reg[17]_i_1 (\reg_data_out_reg[17]_i_1 ),
        .\reg_data_out_reg[17]_i_1_0 (\reg_data_out_reg[17]_i_1_0 ),
        .\reg_data_out_reg[17]_i_4 (\reg_data_out_reg[17]_i_4 ),
        .\reg_data_out_reg[18]_i_1 (\reg_data_out_reg[18]_i_1 ),
        .\reg_data_out_reg[18]_i_2 (\reg_data_out_reg[18]_i_2 ),
        .\reg_data_out_reg[18]_i_2_0 (\reg_data_out_reg[18]_i_2_0 ),
        .\reg_data_out_reg[18]_i_3 (\reg_data_out_reg[18]_i_3 ),
        .\reg_data_out_reg[19]_i_1 (\reg_data_out_reg[19]_i_1 ),
        .\reg_data_out_reg[19]_i_2 (\reg_data_out_reg[19]_i_2 ),
        .\reg_data_out_reg[19]_i_3 (\reg_data_out_reg[19]_i_3 ),
        .\reg_data_out_reg[1]_i_1 (\reg_data_out_reg[1]_i_1 ),
        .\reg_data_out_reg[1]_i_1_0 (\reg_data_out_reg[1]_i_1_0 ),
        .\reg_data_out_reg[1]_i_3 (\reg_data_out_reg[1]_i_3 ),
        .\reg_data_out_reg[20]_i_1 (\reg_data_out_reg[20]_i_1 ),
        .\reg_data_out_reg[20]_i_1_0 (\reg_data_out_reg[20]_i_1_0 ),
        .\reg_data_out_reg[20]_i_2 (\reg_data_out_reg[20]_i_2 ),
        .\reg_data_out_reg[20]_i_3 (\reg_data_out_reg[20]_i_3 ),
        .\reg_data_out_reg[21]_i_1 (\reg_data_out_reg[21]_i_1 ),
        .\reg_data_out_reg[21]_i_3 (\reg_data_out_reg[21]_i_3 ),
        .\reg_data_out_reg[21]_i_4 (\reg_data_out_reg[21]_i_4 ),
        .\reg_data_out_reg[22]_i_1 (\reg_data_out_reg[22]_i_5_n_0 ),
        .\reg_data_out_reg[22]_i_1_0 (\reg_data_out_reg[22]_i_1 ),
        .\reg_data_out_reg[22]_i_2 (\reg_data_out_reg[22]_i_2 ),
        .\reg_data_out_reg[22]_i_2_0 (\reg_data_out_reg[22]_i_2_0 ),
        .\reg_data_out_reg[22]_i_3 (\reg_data_out_reg[22]_i_3 ),
        .\reg_data_out_reg[22]_i_4 (\reg_data_out_reg[22]_i_4 ),
        .\reg_data_out_reg[23]_i_1 (\reg_data_out_reg[23]_i_1 ),
        .\reg_data_out_reg[23]_i_3 (\reg_data_out_reg[23]_i_3 ),
        .\reg_data_out_reg[23]_i_4 (\reg_data_out_reg[23]_i_4 ),
        .\reg_data_out_reg[23]_i_9 (\reg_data_out_reg[23]_i_9 ),
        .\reg_data_out_reg[23]_i_9_0 (\reg_data_out_reg[22]_i_2_1 ),
        .\reg_data_out_reg[24]_i_1 (\reg_data_out_reg[24]_i_1 ),
        .\reg_data_out_reg[24]_i_1_0 (\reg_data_out_reg[24]_i_1_0 ),
        .\reg_data_out_reg[24]_i_1_1 (\reg_data_out_reg[24]_i_1_1 ),
        .\reg_data_out_reg[25]_i_3 (\reg_data_out_reg[25]_i_3 ),
        .\reg_data_out_reg[25]_i_5 (\reg_data_out_reg[25]_i_5 ),
        .\reg_data_out_reg[26]_i_1 (\reg_data_out_reg[26]_i_1 ),
        .\reg_data_out_reg[26]_i_4 (\reg_data_out_reg[26]_i_4 ),
        .\reg_data_out_reg[27]_i_3 (\reg_data_out_reg[27]_i_3 ),
        .\reg_data_out_reg[27]_i_5 (\reg_data_out_reg[27]_i_5 ),
        .\reg_data_out_reg[28]_i_1 (\reg_data_out_reg[28]_i_1 ),
        .\reg_data_out_reg[28]_i_4 (\reg_data_out_reg[28]_i_4 ),
        .\reg_data_out_reg[29]_i_1 (\reg_data_out_reg[29]_i_1 ),
        .\reg_data_out_reg[29]_i_2 (\reg_data_out_reg[29]_i_2 ),
        .\reg_data_out_reg[29]_i_5 (Q),
        .\reg_data_out_reg[2]_i_1 (\reg_data_out_reg[2]_i_1 ),
        .\reg_data_out_reg[2]_i_3 (\reg_data_out_reg[2]_i_3 ),
        .\reg_data_out_reg[30]_i_1 (\reg_data_out_reg[30]_i_1 ),
        .\reg_data_out_reg[30]_i_1_0 (\reg_data_out_reg[30]_i_1_0 ),
        .\reg_data_out_reg[30]_i_1_1 (\reg_data_out_reg[30]_i_1_1 ),
        .\reg_data_out_reg[30]_i_5 (\reg_data_out_reg[30]_i_5 ),
        .\reg_data_out_reg[31]_i_1 (\reg_data_out_reg[31]_i_1 ),
        .\reg_data_out_reg[31]_i_1_0 (\reg_data_out_reg[31]_i_1_0 ),
        .\reg_data_out_reg[31]_i_1_1 (\reg_data_out_reg[31]_i_1_1 ),
        .\reg_data_out_reg[31]_i_1_2 (\reg_data_out_reg[31]_i_1_2 ),
        .\reg_data_out_reg[31]_i_3 (\reg_data_out_reg[31]_i_3 ),
        .\reg_data_out_reg[31]_i_3_0 ({\reg_data_out_reg[31]_i_3_0 [29:21],\reg_data_out_reg[31]_i_3_0 [19:0]}),
        .\reg_data_out_reg[31]_i_4 (\reg_data_out_reg[31]_i_4 ),
        .\reg_data_out_reg[31]_i_6 (D),
        .\reg_data_out_reg[31]_i_6_0 (\reg_data_out_reg[31]_i_6 ),
        .\reg_data_out_reg[3]_i_1 (\reg_data_out_reg[3]_i_1 ),
        .\reg_data_out_reg[3]_i_3 (\reg_data_out_reg[3]_i_3 ),
        .\reg_data_out_reg[4]_i_1 (\reg_data_out_reg[4]_i_1 ),
        .\reg_data_out_reg[4]_i_3 (\reg_data_out_reg[4]_i_3 ),
        .\reg_data_out_reg[5]_i_1 (\reg_data_out_reg[5]_i_1 ),
        .\reg_data_out_reg[5]_i_1_0 (\reg_data_out_reg[5]_i_1_0 ),
        .\reg_data_out_reg[5]_i_3 (\reg_data_out_reg[5]_i_3 ),
        .\reg_data_out_reg[6]_i_1 (\reg_data_out_reg[6]_i_1 ),
        .\reg_data_out_reg[6]_i_3 (\reg_data_out_reg[6]_i_3 ),
        .\reg_data_out_reg[7]_i_1 (\reg_data_out_reg[7]_i_1 ),
        .\reg_data_out_reg[7]_i_3 (\reg_data_out_reg[7]_i_3 ),
        .\reg_data_out_reg[8]_i_1 (\reg_data_out_reg[8]_i_1 ),
        .\reg_data_out_reg[8]_i_1_0 (\reg_data_out_reg[8]_i_1_0 ),
        .\reg_data_out_reg[9]_i_1 (\reg_data_out_reg[9]_i_1 ),
        .\reg_data_out_reg[9]_i_3 (\reg_data_out_reg[9]_i_3 ),
        .s00_axi_aclk(s00_axi_aclk),
        .total_error_out({total_error_out[15],total_error_out[12:7],total_error_out[5:0]}),
        .total_error_temp_reg(total_error_temp_reg),
        .write_enable_reg_0(init_ram_in_progress_reg_n_0),
        .write_enable_reg_1(init_ram_we_reg_n_0),
        .\x_t_reg[0][31]_0 (current_input),
        .\y_out_reg[23]_0 (nn_n_36),
        .\y_out_reg[23]_1 (nn_n_37),
        .\y_out_reg[23]_2 (nn_n_38),
        .\y_out_reg[23]_3 (nn_n_39));
  LUT6 #(
    .INIT(64'h0202000002023000)) 
    \reg_data_out_reg[22]_i_5 
       (.I0(\reg_data_out_reg[31]_i_3_0 [20]),
        .I1(\reg_data_out_reg[22]_i_2 ),
        .I2(\reg_data_out_reg[22]_i_2_1 ),
        .I3(total_error_out[6]),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(\reg_data_out_reg[22]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT5 #(
    .INIT(32'h55555551)) 
    \sel_div[0]_i_1 
       (.I0(sel_div[0]),
        .I1(sel_div[2]),
        .I2(sel_div[1]),
        .I3(sel_div[4]),
        .I4(sel_div[3]),
        .O(\sel_div[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \sel_div[1]_i_1 
       (.I0(sel_div[0]),
        .I1(sel_div[1]),
        .O(\sel_div[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT5 #(
    .INIT(32'h6C6C6C68)) 
    \sel_div[2]_i_1 
       (.I0(sel_div[0]),
        .I1(sel_div[2]),
        .I2(sel_div[1]),
        .I3(sel_div[4]),
        .I4(sel_div[3]),
        .O(\sel_div[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \sel_div[3]_i_1 
       (.I0(sel_div[1]),
        .I1(sel_div[0]),
        .I2(sel_div[2]),
        .I3(sel_div[3]),
        .O(\sel_div[3]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h04)) 
    \sel_div[4]_i_1__0 
       (.I0(\State_reg_n_0_[1] ),
        .I1(\State_reg_n_0_[0] ),
        .I2(\State_reg_n_0_[2] ),
        .O(\sel_div[4]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \sel_div[4]_i_2 
       (.I0(sel_div[4]),
        .I1(sel_div[1]),
        .I2(sel_div[0]),
        .I3(sel_div[2]),
        .I4(sel_div[3]),
        .O(\sel_div[4]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sel_div_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\sel_div[4]_i_1__0_n_0 ),
        .D(\sel_div[0]_i_1_n_0 ),
        .Q(sel_div[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sel_div_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\sel_div[4]_i_1__0_n_0 ),
        .D(\sel_div[1]_i_1_n_0 ),
        .Q(sel_div[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sel_div_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\sel_div[4]_i_1__0_n_0 ),
        .D(\sel_div[2]_i_1_n_0 ),
        .Q(sel_div[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sel_div_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\sel_div[4]_i_1__0_n_0 ),
        .D(\sel_div[3]_i_1_n_0 ),
        .Q(sel_div[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sel_div_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\sel_div[4]_i_1__0_n_0 ),
        .D(\sel_div[4]_i_2_n_0 ),
        .Q(sel_div[4]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFF0000FFFF0010)) 
    \total_error[0]_i_1 
       (.I0(\total_error[0]_i_2_n_0 ),
        .I1(\total_error[0]_i_3_n_0 ),
        .I2(\total_error[0]_i_4_n_0 ),
        .I3(total_error_temp_reg[10]),
        .I4(total_error_temp_reg[2]),
        .I5(total_error_temp_reg[7]),
        .O(\total_error[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \total_error[0]_i_2 
       (.I0(total_error_temp_reg[13]),
        .I1(total_error_temp_reg[14]),
        .I2(total_error_temp_reg[4]),
        .I3(total_error_temp_reg[11]),
        .O(\total_error[0]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFFEF)) 
    \total_error[0]_i_3 
       (.I0(total_error_temp_reg[3]),
        .I1(total_error_temp_reg[15]),
        .I2(total_error_temp_reg[1]),
        .I3(total_error_temp_reg[12]),
        .O(\total_error[0]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \total_error[0]_i_4 
       (.I0(total_error_temp_reg[6]),
        .I1(total_error_temp_reg[8]),
        .I2(total_error_temp_reg[5]),
        .I3(total_error_temp_reg[9]),
        .O(\total_error[0]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \total_error[15]_i_1 
       (.I0(\total_error[15]_i_2_n_0 ),
        .I1(total_error_temp_reg[3]),
        .I2(current_goals),
        .O(\total_error[15]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFFEF)) 
    \total_error[15]_i_10 
       (.I0(\total_error_reg[15]_i_9_n_6 ),
        .I1(\total_error_reg[15]_i_9_n_5 ),
        .I2(\total_error_reg[15]_i_25_n_3 ),
        .I3(\total_error_reg[15]_i_6_n_6 ),
        .O(\total_error[15]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'hFFDF)) 
    \total_error[15]_i_12 
       (.I0(total_error_temp_reg[15]),
        .I1(\total_error_reg[15]_i_8_n_4 ),
        .I2(total_error_temp_reg[8]),
        .I3(\total_error_reg[15]_i_11_n_5 ),
        .O(\total_error[15]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'hFFDF)) 
    \total_error[15]_i_13 
       (.I0(total_error_temp_reg[9]),
        .I1(\total_error_reg[15]_i_8_n_5 ),
        .I2(total_error_temp_reg[2]),
        .I3(\total_error_reg[15]_i_6_n_5 ),
        .O(\total_error[15]_i_13_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \total_error[15]_i_14 
       (.I0(total_error_temp_reg[3]),
        .O(\total_error[15]_i_14_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \total_error[15]_i_15 
       (.I0(total_error_temp_reg[2]),
        .O(\total_error[15]_i_15_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \total_error[15]_i_16 
       (.I0(total_error_temp_reg[1]),
        .O(\total_error[15]_i_16_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \total_error[15]_i_17 
       (.I0(total_error_temp_reg[15]),
        .O(\total_error[15]_i_17_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \total_error[15]_i_18 
       (.I0(total_error_temp_reg[14]),
        .O(\total_error[15]_i_18_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \total_error[15]_i_19 
       (.I0(total_error_temp_reg[13]),
        .O(\total_error[15]_i_19_n_0 ));
  LUT4 #(
    .INIT(16'hFEFF)) 
    \total_error[15]_i_2 
       (.I0(\total_error[15]_i_3_n_0 ),
        .I1(\total_error[15]_i_4_n_0 ),
        .I2(\total_error[15]_i_5_n_0 ),
        .I3(total_error_temp_reg[14]),
        .O(\total_error[15]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \total_error[15]_i_20 
       (.I0(total_error_temp_reg[12]),
        .O(\total_error[15]_i_20_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \total_error[15]_i_21 
       (.I0(total_error_temp_reg[7]),
        .O(\total_error[15]_i_21_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \total_error[15]_i_22 
       (.I0(total_error_temp_reg[6]),
        .O(\total_error[15]_i_22_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \total_error[15]_i_23 
       (.I0(total_error_temp_reg[5]),
        .O(\total_error[15]_i_23_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \total_error[15]_i_24 
       (.I0(total_error_temp_reg[4]),
        .O(\total_error[15]_i_24_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \total_error[15]_i_26 
       (.I0(total_error_temp_reg[11]),
        .O(\total_error[15]_i_26_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \total_error[15]_i_27 
       (.I0(total_error_temp_reg[10]),
        .O(\total_error[15]_i_27_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \total_error[15]_i_28 
       (.I0(total_error_temp_reg[9]),
        .O(\total_error[15]_i_28_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \total_error[15]_i_29 
       (.I0(total_error_temp_reg[8]),
        .O(\total_error[15]_i_29_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF7FF)) 
    \total_error[15]_i_3 
       (.I0(total_error_temp_reg[13]),
        .I1(total_error_temp_reg[4]),
        .I2(\total_error_reg[15]_i_6_n_4 ),
        .I3(total_error_temp_reg[11]),
        .I4(\total_error[15]_i_7_n_0 ),
        .O(\total_error[15]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFBFF)) 
    \total_error[15]_i_4 
       (.I0(\total_error_reg[15]_i_8_n_7 ),
        .I1(total_error_temp_reg[7]),
        .I2(\total_error_reg[15]_i_9_n_7 ),
        .I3(total_error_temp_reg[6]),
        .I4(\total_error[15]_i_10_n_0 ),
        .O(\total_error[15]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFB)) 
    \total_error[15]_i_5 
       (.I0(\total_error_reg[15]_i_11_n_4 ),
        .I1(total_error_temp_reg[5]),
        .I2(\total_error_reg[15]_i_8_n_6 ),
        .I3(\total_error_reg[15]_i_11_n_7 ),
        .I4(\total_error[15]_i_12_n_0 ),
        .I5(\total_error[15]_i_13_n_0 ),
        .O(\total_error[15]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hFFDF)) 
    \total_error[15]_i_7 
       (.I0(total_error_temp_reg[12]),
        .I1(\total_error_reg[15]_i_11_n_6 ),
        .I2(total_error_temp_reg[10]),
        .I3(\total_error_reg[15]_i_9_n_4 ),
        .O(\total_error[15]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h8F80)) 
    \total_error[1]_i_1 
       (.I0(\total_error[15]_i_2_n_0 ),
        .I1(total_error_temp_reg[3]),
        .I2(current_goals),
        .I3(total_error_out[1]),
        .O(\total_error[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \total_error_reg[0] 
       (.C(s00_axi_aclk),
        .CE(current_goals),
        .D(\total_error[0]_i_1_n_0 ),
        .Q(total_error_out[0]),
        .R(\total_error[15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \total_error_reg[10] 
       (.C(s00_axi_aclk),
        .CE(current_goals),
        .D(total_error_temp_reg[12]),
        .Q(total_error_out[10]),
        .R(\total_error[15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \total_error_reg[11] 
       (.C(s00_axi_aclk),
        .CE(current_goals),
        .D(total_error_temp_reg[13]),
        .Q(total_error_out[11]),
        .R(\total_error[15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \total_error_reg[12] 
       (.C(s00_axi_aclk),
        .CE(current_goals),
        .D(total_error_temp_reg[14]),
        .Q(total_error_out[12]),
        .R(\total_error[15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \total_error_reg[15] 
       (.C(s00_axi_aclk),
        .CE(current_goals),
        .D(total_error_temp_reg[15]),
        .Q(total_error_out[15]),
        .R(\total_error[15]_i_1_n_0 ));
  CARRY4 \total_error_reg[15]_i_11 
       (.CI(\total_error_reg[15]_i_9_n_0 ),
        .CO({\total_error_reg[15]_i_11_n_0 ,\total_error_reg[15]_i_11_n_1 ,\total_error_reg[15]_i_11_n_2 ,\total_error_reg[15]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\total_error_reg[15]_i_11_n_4 ,\total_error_reg[15]_i_11_n_5 ,\total_error_reg[15]_i_11_n_6 ,\total_error_reg[15]_i_11_n_7 }),
        .S({\total_error[15]_i_26_n_0 ,\total_error[15]_i_27_n_0 ,\total_error[15]_i_28_n_0 ,\total_error[15]_i_29_n_0 }));
  CARRY4 \total_error_reg[15]_i_25 
       (.CI(\total_error_reg[15]_i_8_n_0 ),
        .CO({\NLW_total_error_reg[15]_i_25_CO_UNCONNECTED [3:1],\total_error_reg[15]_i_25_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_total_error_reg[15]_i_25_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 \total_error_reg[15]_i_6 
       (.CI(1'b0),
        .CO({\total_error_reg[15]_i_6_n_0 ,\total_error_reg[15]_i_6_n_1 ,\total_error_reg[15]_i_6_n_2 ,\total_error_reg[15]_i_6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\total_error_reg[15]_i_6_n_4 ,\total_error_reg[15]_i_6_n_5 ,\total_error_reg[15]_i_6_n_6 ,\NLW_total_error_reg[15]_i_6_O_UNCONNECTED [0]}),
        .S({\total_error[15]_i_14_n_0 ,\total_error[15]_i_15_n_0 ,\total_error[15]_i_16_n_0 ,total_error_temp_reg[0]}));
  CARRY4 \total_error_reg[15]_i_8 
       (.CI(\total_error_reg[15]_i_11_n_0 ),
        .CO({\total_error_reg[15]_i_8_n_0 ,\total_error_reg[15]_i_8_n_1 ,\total_error_reg[15]_i_8_n_2 ,\total_error_reg[15]_i_8_n_3 }),
        .CYINIT(1'b0),
        .DI({total_error_temp_reg[15],1'b0,1'b0,1'b0}),
        .O({\total_error_reg[15]_i_8_n_4 ,\total_error_reg[15]_i_8_n_5 ,\total_error_reg[15]_i_8_n_6 ,\total_error_reg[15]_i_8_n_7 }),
        .S({\total_error[15]_i_17_n_0 ,\total_error[15]_i_18_n_0 ,\total_error[15]_i_19_n_0 ,\total_error[15]_i_20_n_0 }));
  CARRY4 \total_error_reg[15]_i_9 
       (.CI(\total_error_reg[15]_i_6_n_0 ),
        .CO({\total_error_reg[15]_i_9_n_0 ,\total_error_reg[15]_i_9_n_1 ,\total_error_reg[15]_i_9_n_2 ,\total_error_reg[15]_i_9_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\total_error_reg[15]_i_9_n_4 ,\total_error_reg[15]_i_9_n_5 ,\total_error_reg[15]_i_9_n_6 ,\total_error_reg[15]_i_9_n_7 }),
        .S({\total_error[15]_i_21_n_0 ,\total_error[15]_i_22_n_0 ,\total_error[15]_i_23_n_0 ,\total_error[15]_i_24_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \total_error_reg[1] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\total_error[1]_i_1_n_0 ),
        .Q(total_error_out[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \total_error_reg[2] 
       (.C(s00_axi_aclk),
        .CE(current_goals),
        .D(total_error_temp_reg[4]),
        .Q(total_error_out[2]),
        .R(\total_error[15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \total_error_reg[3] 
       (.C(s00_axi_aclk),
        .CE(current_goals),
        .D(total_error_temp_reg[5]),
        .Q(total_error_out[3]),
        .R(\total_error[15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \total_error_reg[4] 
       (.C(s00_axi_aclk),
        .CE(current_goals),
        .D(total_error_temp_reg[6]),
        .Q(total_error_out[4]),
        .R(\total_error[15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \total_error_reg[5] 
       (.C(s00_axi_aclk),
        .CE(current_goals),
        .D(total_error_temp_reg[7]),
        .Q(total_error_out[5]),
        .R(\total_error[15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \total_error_reg[6] 
       (.C(s00_axi_aclk),
        .CE(current_goals),
        .D(total_error_temp_reg[8]),
        .Q(total_error_out[6]),
        .R(\total_error[15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \total_error_reg[7] 
       (.C(s00_axi_aclk),
        .CE(current_goals),
        .D(total_error_temp_reg[9]),
        .Q(total_error_out[7]),
        .R(\total_error[15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \total_error_reg[8] 
       (.C(s00_axi_aclk),
        .CE(current_goals),
        .D(total_error_temp_reg[10]),
        .Q(total_error_out[8]),
        .R(\total_error[15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \total_error_reg[9] 
       (.C(s00_axi_aclk),
        .CE(current_goals),
        .D(total_error_temp_reg[11]),
        .Q(total_error_out[9]),
        .R(\total_error[15]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h02)) 
    \total_error_temp[0]_i_1 
       (.I0(\State_reg_n_0_[2] ),
        .I1(\State_reg_n_0_[0] ),
        .I2(\State_reg_n_0_[1] ),
        .O(\total_error_temp[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAA8AA)) 
    \total_error_temp[0]_i_2 
       (.I0(enable_temp_reg_n_0),
        .I1(current_example_reg[1]),
        .I2(current_example_reg[0]),
        .I3(current_example_reg[2]),
        .I4(current_example_reg[3]),
        .I5(current_example_reg[4]),
        .O(total_error_temp0));
  FDRE #(
    .INIT(1'b0)) 
    \total_error_temp_reg[0] 
       (.C(s00_axi_aclk),
        .CE(total_error_temp0),
        .D(nn_n_43),
        .Q(total_error_temp_reg[0]),
        .R(\total_error_temp[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \total_error_temp_reg[10] 
       (.C(s00_axi_aclk),
        .CE(total_error_temp0),
        .D(nn_n_49),
        .Q(total_error_temp_reg[10]),
        .R(\total_error_temp[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \total_error_temp_reg[11] 
       (.C(s00_axi_aclk),
        .CE(total_error_temp0),
        .D(nn_n_48),
        .Q(total_error_temp_reg[11]),
        .R(\total_error_temp[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \total_error_temp_reg[12] 
       (.C(s00_axi_aclk),
        .CE(total_error_temp0),
        .D(nn_n_55),
        .Q(total_error_temp_reg[12]),
        .R(\total_error_temp[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \total_error_temp_reg[13] 
       (.C(s00_axi_aclk),
        .CE(total_error_temp0),
        .D(nn_n_54),
        .Q(total_error_temp_reg[13]),
        .R(\total_error_temp[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \total_error_temp_reg[14] 
       (.C(s00_axi_aclk),
        .CE(total_error_temp0),
        .D(nn_n_53),
        .Q(total_error_temp_reg[14]),
        .R(\total_error_temp[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \total_error_temp_reg[15] 
       (.C(s00_axi_aclk),
        .CE(total_error_temp0),
        .D(nn_n_52),
        .Q(total_error_temp_reg[15]),
        .R(\total_error_temp[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \total_error_temp_reg[1] 
       (.C(s00_axi_aclk),
        .CE(total_error_temp0),
        .D(nn_n_42),
        .Q(total_error_temp_reg[1]),
        .R(\total_error_temp[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \total_error_temp_reg[2] 
       (.C(s00_axi_aclk),
        .CE(total_error_temp0),
        .D(nn_n_41),
        .Q(total_error_temp_reg[2]),
        .R(\total_error_temp[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \total_error_temp_reg[3] 
       (.C(s00_axi_aclk),
        .CE(total_error_temp0),
        .D(nn_n_40),
        .Q(total_error_temp_reg[3]),
        .R(\total_error_temp[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \total_error_temp_reg[4] 
       (.C(s00_axi_aclk),
        .CE(total_error_temp0),
        .D(nn_n_47),
        .Q(total_error_temp_reg[4]),
        .R(\total_error_temp[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \total_error_temp_reg[5] 
       (.C(s00_axi_aclk),
        .CE(total_error_temp0),
        .D(nn_n_46),
        .Q(total_error_temp_reg[5]),
        .R(\total_error_temp[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \total_error_temp_reg[6] 
       (.C(s00_axi_aclk),
        .CE(total_error_temp0),
        .D(nn_n_45),
        .Q(total_error_temp_reg[6]),
        .R(\total_error_temp[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \total_error_temp_reg[7] 
       (.C(s00_axi_aclk),
        .CE(total_error_temp0),
        .D(nn_n_44),
        .Q(total_error_temp_reg[7]),
        .R(\total_error_temp[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \total_error_temp_reg[8] 
       (.C(s00_axi_aclk),
        .CE(total_error_temp0),
        .D(nn_n_51),
        .Q(total_error_temp_reg[8]),
        .R(\total_error_temp[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \total_error_temp_reg[9] 
       (.C(s00_axi_aclk),
        .CE(total_error_temp0),
        .D(nn_n_50),
        .Q(total_error_temp_reg[9]),
        .R(\total_error_temp[0]_i_1_n_0 ));
endmodule

(* C_AUX_RESET_HIGH = "1'b0" *) (* C_AUX_RST_WIDTH = "4" *) (* C_EXT_RESET_HIGH = "1'b0" *) 
(* C_EXT_RST_WIDTH = "4" *) (* C_FAMILY = "zynq" *) (* C_NUM_BUS_RST = "1" *) 
(* C_NUM_INTERCONNECT_ARESETN = "1" *) (* C_NUM_PERP_ARESETN = "1" *) (* C_NUM_PERP_RST = "1" *) 
(* ORIG_REF_NAME = "proc_sys_reset" *) 
module design_1_proc_sys_reset
   (slowest_sync_clk,
    ext_reset_in,
    aux_reset_in,
    mb_debug_sys_rst,
    dcm_locked,
    mb_reset,
    bus_struct_reset,
    peripheral_reset,
    interconnect_aresetn,
    peripheral_aresetn);
  input slowest_sync_clk;
  input ext_reset_in;
  input aux_reset_in;
  input mb_debug_sys_rst;
  input dcm_locked;
  output mb_reset;
  output [0:0]bus_struct_reset;
  output [0:0]peripheral_reset;
  output [0:0]interconnect_aresetn;
  output [0:0]peripheral_aresetn;

  wire Bsr_out;
  wire MB_out;
  wire Pr_out;
  wire SEQ_n_3;
  wire SEQ_n_4;
  wire aux_reset_in;
  wire [0:0]bus_struct_reset;
  wire dcm_locked;
  wire ext_reset_in;
  wire [0:0]interconnect_aresetn;
  wire lpf_int;
  wire mb_debug_sys_rst;
  wire mb_reset;
  wire [0:0]peripheral_aresetn;
  wire [0:0]peripheral_reset;
  wire slowest_sync_clk;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N 
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(SEQ_n_3),
        .Q(interconnect_aresetn),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N 
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(SEQ_n_4),
        .Q(peripheral_aresetn),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \BSR_OUT_DFF[0].FDRE_BSR 
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(Bsr_out),
        .Q(bus_struct_reset),
        .R(1'b0));
  design_1_lpf EXT_LPF
       (.aux_reset_in(aux_reset_in),
        .dcm_locked(dcm_locked),
        .ext_reset_in(ext_reset_in),
        .lpf_int(lpf_int),
        .mb_debug_sys_rst(mb_debug_sys_rst),
        .slowest_sync_clk(slowest_sync_clk));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    FDRE_inst
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(MB_out),
        .Q(mb_reset),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \PR_OUT_DFF[0].FDRE_PER 
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(Pr_out),
        .Q(peripheral_reset),
        .R(1'b0));
  design_1_sequence_psr SEQ
       (.Bsr_out(Bsr_out),
        .MB_out(MB_out),
        .Pr_out(Pr_out),
        .bsr_reg_0(SEQ_n_3),
        .lpf_int(lpf_int),
        .pr_reg_0(SEQ_n_4),
        .slowest_sync_clk(slowest_sync_clk));
endmodule

(* C_DM_WIDTH = "4" *) (* C_DQS_WIDTH = "4" *) (* C_DQ_WIDTH = "32" *) 
(* C_EMIO_GPIO_WIDTH = "64" *) (* C_EN_EMIO_ENET0 = "0" *) (* C_EN_EMIO_ENET1 = "0" *) 
(* C_EN_EMIO_PJTAG = "0" *) (* C_EN_EMIO_TRACE = "0" *) (* C_FCLK_CLK0_BUF = "TRUE" *) 
(* C_FCLK_CLK1_BUF = "FALSE" *) (* C_FCLK_CLK2_BUF = "FALSE" *) (* C_FCLK_CLK3_BUF = "FALSE" *) 
(* C_GP0_EN_MODIFIABLE_TXN = "0" *) (* C_GP1_EN_MODIFIABLE_TXN = "0" *) (* C_INCLUDE_ACP_TRANS_CHECK = "0" *) 
(* C_INCLUDE_TRACE_BUFFER = "0" *) (* C_IRQ_F2P_MODE = "DIRECT" *) (* C_MIO_PRIMITIVE = "54" *) 
(* C_M_AXI_GP0_ENABLE_STATIC_REMAP = "0" *) (* C_M_AXI_GP0_ID_WIDTH = "12" *) (* C_M_AXI_GP0_THREAD_ID_WIDTH = "12" *) 
(* C_M_AXI_GP1_ENABLE_STATIC_REMAP = "0" *) (* C_M_AXI_GP1_ID_WIDTH = "12" *) (* C_M_AXI_GP1_THREAD_ID_WIDTH = "12" *) 
(* C_NUM_F2P_INTR_INPUTS = "1" *) (* C_PACKAGE_NAME = "clg400" *) (* C_PS7_SI_REV = "PRODUCTION" *) 
(* C_S_AXI_ACP_ARUSER_VAL = "31" *) (* C_S_AXI_ACP_AWUSER_VAL = "31" *) (* C_S_AXI_ACP_ID_WIDTH = "3" *) 
(* C_S_AXI_GP0_ID_WIDTH = "6" *) (* C_S_AXI_GP1_ID_WIDTH = "6" *) (* C_S_AXI_HP0_DATA_WIDTH = "64" *) 
(* C_S_AXI_HP0_ID_WIDTH = "6" *) (* C_S_AXI_HP1_DATA_WIDTH = "64" *) (* C_S_AXI_HP1_ID_WIDTH = "6" *) 
(* C_S_AXI_HP2_DATA_WIDTH = "64" *) (* C_S_AXI_HP2_ID_WIDTH = "6" *) (* C_S_AXI_HP3_DATA_WIDTH = "64" *) 
(* C_S_AXI_HP3_ID_WIDTH = "6" *) (* C_TRACE_BUFFER_CLOCK_DELAY = "12" *) (* C_TRACE_BUFFER_FIFO_SIZE = "128" *) 
(* C_TRACE_INTERNAL_WIDTH = "2" *) (* C_TRACE_PIPELINE_WIDTH = "8" *) (* C_USE_AXI_NONSECURE = "0" *) 
(* C_USE_DEFAULT_ACP_USER_VAL = "0" *) (* C_USE_M_AXI_GP0 = "1" *) (* C_USE_M_AXI_GP1 = "0" *) 
(* C_USE_S_AXI_ACP = "0" *) (* C_USE_S_AXI_GP0 = "0" *) (* C_USE_S_AXI_GP1 = "0" *) 
(* C_USE_S_AXI_HP0 = "0" *) (* C_USE_S_AXI_HP1 = "0" *) (* C_USE_S_AXI_HP2 = "0" *) 
(* C_USE_S_AXI_HP3 = "0" *) (* ORIG_REF_NAME = "processing_system7_v5_5_processing_system7" *) (* POWER = "<PROCESSOR name={system} numA9Cores={2} clockFreq={650} load={0.5} /><MEMORY name={code} memType={DDR3} dataWidth={32} clockFreq={525} readRate={0.5} writeRate={0.5} /><IO interface={GPIO_Bank_1} ioStandard={LVCMOS18} bidis={2} ioBank={Vcco_p1} clockFreq={1} usageRate={0.5} /><IO interface={GPIO_Bank_0} ioStandard={LVCMOS33} bidis={9} ioBank={Vcco_p0} clockFreq={1} usageRate={0.5} /><IO interface={Timer} ioStandard={} bidis={0} ioBank={} clockFreq={108.333336} usageRate={0.5} /><IO interface={UART} ioStandard={LVCMOS18} bidis={2} ioBank={Vcco_p1} clockFreq={100.000000} usageRate={0.5} /><IO interface={SD} ioStandard={LVCMOS18} bidis={7} ioBank={Vcco_p1} clockFreq={50.000000} usageRate={0.5} /><IO interface={USB} ioStandard={LVCMOS18} bidis={12} ioBank={Vcco_p1} clockFreq={60} usageRate={0.5} /><IO interface={GigE} ioStandard={HSTL_I_18} bidis={14} ioBank={Vcco_p1} clockFreq={125.000000} usageRate={0.5} /><IO interface={QSPI} ioStandard={LVCMOS33} bidis={7} ioBank={Vcco_p0} clockFreq={200} usageRate={0.5} /><PLL domain={Processor} vco={1300.000} /><PLL domain={Memory} vco={1050.000} /><PLL domain={IO} vco={1000.000} /><AXI interface={M_AXI_GP0} dataWidth={32} clockFreq={66} usageRate={0.5} />/>" *) 
(* USE_TRACE_DATA_EDGE_DETECTOR = "0" *) (* hw_handoff = "design_1_processing_system7_0_0.hwdef" *) 
module design_1_processing_system7_v5_5_processing_system7
   (CAN0_PHY_TX,
    CAN0_PHY_RX,
    CAN1_PHY_TX,
    CAN1_PHY_RX,
    ENET0_GMII_TX_EN,
    ENET0_GMII_TX_ER,
    ENET0_MDIO_MDC,
    ENET0_MDIO_O,
    ENET0_MDIO_T,
    ENET0_PTP_DELAY_REQ_RX,
    ENET0_PTP_DELAY_REQ_TX,
    ENET0_PTP_PDELAY_REQ_RX,
    ENET0_PTP_PDELAY_REQ_TX,
    ENET0_PTP_PDELAY_RESP_RX,
    ENET0_PTP_PDELAY_RESP_TX,
    ENET0_PTP_SYNC_FRAME_RX,
    ENET0_PTP_SYNC_FRAME_TX,
    ENET0_SOF_RX,
    ENET0_SOF_TX,
    ENET0_GMII_TXD,
    ENET0_GMII_COL,
    ENET0_GMII_CRS,
    ENET0_GMII_RX_CLK,
    ENET0_GMII_RX_DV,
    ENET0_GMII_RX_ER,
    ENET0_GMII_TX_CLK,
    ENET0_MDIO_I,
    ENET0_EXT_INTIN,
    ENET0_GMII_RXD,
    ENET1_GMII_TX_EN,
    ENET1_GMII_TX_ER,
    ENET1_MDIO_MDC,
    ENET1_MDIO_O,
    ENET1_MDIO_T,
    ENET1_PTP_DELAY_REQ_RX,
    ENET1_PTP_DELAY_REQ_TX,
    ENET1_PTP_PDELAY_REQ_RX,
    ENET1_PTP_PDELAY_REQ_TX,
    ENET1_PTP_PDELAY_RESP_RX,
    ENET1_PTP_PDELAY_RESP_TX,
    ENET1_PTP_SYNC_FRAME_RX,
    ENET1_PTP_SYNC_FRAME_TX,
    ENET1_SOF_RX,
    ENET1_SOF_TX,
    ENET1_GMII_TXD,
    ENET1_GMII_COL,
    ENET1_GMII_CRS,
    ENET1_GMII_RX_CLK,
    ENET1_GMII_RX_DV,
    ENET1_GMII_RX_ER,
    ENET1_GMII_TX_CLK,
    ENET1_MDIO_I,
    ENET1_EXT_INTIN,
    ENET1_GMII_RXD,
    GPIO_I,
    GPIO_O,
    GPIO_T,
    I2C0_SDA_I,
    I2C0_SDA_O,
    I2C0_SDA_T,
    I2C0_SCL_I,
    I2C0_SCL_O,
    I2C0_SCL_T,
    I2C1_SDA_I,
    I2C1_SDA_O,
    I2C1_SDA_T,
    I2C1_SCL_I,
    I2C1_SCL_O,
    I2C1_SCL_T,
    PJTAG_TCK,
    PJTAG_TMS,
    PJTAG_TDI,
    PJTAG_TDO,
    SDIO0_CLK,
    SDIO0_CLK_FB,
    SDIO0_CMD_O,
    SDIO0_CMD_I,
    SDIO0_CMD_T,
    SDIO0_DATA_I,
    SDIO0_DATA_O,
    SDIO0_DATA_T,
    SDIO0_LED,
    SDIO0_CDN,
    SDIO0_WP,
    SDIO0_BUSPOW,
    SDIO0_BUSVOLT,
    SDIO1_CLK,
    SDIO1_CLK_FB,
    SDIO1_CMD_O,
    SDIO1_CMD_I,
    SDIO1_CMD_T,
    SDIO1_DATA_I,
    SDIO1_DATA_O,
    SDIO1_DATA_T,
    SDIO1_LED,
    SDIO1_CDN,
    SDIO1_WP,
    SDIO1_BUSPOW,
    SDIO1_BUSVOLT,
    SPI0_SCLK_I,
    SPI0_SCLK_O,
    SPI0_SCLK_T,
    SPI0_MOSI_I,
    SPI0_MOSI_O,
    SPI0_MOSI_T,
    SPI0_MISO_I,
    SPI0_MISO_O,
    SPI0_MISO_T,
    SPI0_SS_I,
    SPI0_SS_O,
    SPI0_SS1_O,
    SPI0_SS2_O,
    SPI0_SS_T,
    SPI1_SCLK_I,
    SPI1_SCLK_O,
    SPI1_SCLK_T,
    SPI1_MOSI_I,
    SPI1_MOSI_O,
    SPI1_MOSI_T,
    SPI1_MISO_I,
    SPI1_MISO_O,
    SPI1_MISO_T,
    SPI1_SS_I,
    SPI1_SS_O,
    SPI1_SS1_O,
    SPI1_SS2_O,
    SPI1_SS_T,
    UART0_DTRN,
    UART0_RTSN,
    UART0_TX,
    UART0_CTSN,
    UART0_DCDN,
    UART0_DSRN,
    UART0_RIN,
    UART0_RX,
    UART1_DTRN,
    UART1_RTSN,
    UART1_TX,
    UART1_CTSN,
    UART1_DCDN,
    UART1_DSRN,
    UART1_RIN,
    UART1_RX,
    TTC0_WAVE0_OUT,
    TTC0_WAVE1_OUT,
    TTC0_WAVE2_OUT,
    TTC0_CLK0_IN,
    TTC0_CLK1_IN,
    TTC0_CLK2_IN,
    TTC1_WAVE0_OUT,
    TTC1_WAVE1_OUT,
    TTC1_WAVE2_OUT,
    TTC1_CLK0_IN,
    TTC1_CLK1_IN,
    TTC1_CLK2_IN,
    WDT_CLK_IN,
    WDT_RST_OUT,
    TRACE_CLK,
    TRACE_CTL,
    TRACE_DATA,
    TRACE_CLK_OUT,
    USB0_PORT_INDCTL,
    USB0_VBUS_PWRSELECT,
    USB0_VBUS_PWRFAULT,
    USB1_PORT_INDCTL,
    USB1_VBUS_PWRSELECT,
    USB1_VBUS_PWRFAULT,
    SRAM_INTIN,
    M_AXI_GP0_ARESETN,
    M_AXI_GP0_ARVALID,
    M_AXI_GP0_AWVALID,
    M_AXI_GP0_BREADY,
    M_AXI_GP0_RREADY,
    M_AXI_GP0_WLAST,
    M_AXI_GP0_WVALID,
    M_AXI_GP0_ARID,
    M_AXI_GP0_AWID,
    M_AXI_GP0_WID,
    M_AXI_GP0_ARBURST,
    M_AXI_GP0_ARLOCK,
    M_AXI_GP0_ARSIZE,
    M_AXI_GP0_AWBURST,
    M_AXI_GP0_AWLOCK,
    M_AXI_GP0_AWSIZE,
    M_AXI_GP0_ARPROT,
    M_AXI_GP0_AWPROT,
    M_AXI_GP0_ARADDR,
    M_AXI_GP0_AWADDR,
    M_AXI_GP0_WDATA,
    M_AXI_GP0_ARCACHE,
    M_AXI_GP0_ARLEN,
    M_AXI_GP0_ARQOS,
    M_AXI_GP0_AWCACHE,
    M_AXI_GP0_AWLEN,
    M_AXI_GP0_AWQOS,
    M_AXI_GP0_WSTRB,
    M_AXI_GP0_ACLK,
    M_AXI_GP0_ARREADY,
    M_AXI_GP0_AWREADY,
    M_AXI_GP0_BVALID,
    M_AXI_GP0_RLAST,
    M_AXI_GP0_RVALID,
    M_AXI_GP0_WREADY,
    M_AXI_GP0_BID,
    M_AXI_GP0_RID,
    M_AXI_GP0_BRESP,
    M_AXI_GP0_RRESP,
    M_AXI_GP0_RDATA,
    M_AXI_GP1_ARESETN,
    M_AXI_GP1_ARVALID,
    M_AXI_GP1_AWVALID,
    M_AXI_GP1_BREADY,
    M_AXI_GP1_RREADY,
    M_AXI_GP1_WLAST,
    M_AXI_GP1_WVALID,
    M_AXI_GP1_ARID,
    M_AXI_GP1_AWID,
    M_AXI_GP1_WID,
    M_AXI_GP1_ARBURST,
    M_AXI_GP1_ARLOCK,
    M_AXI_GP1_ARSIZE,
    M_AXI_GP1_AWBURST,
    M_AXI_GP1_AWLOCK,
    M_AXI_GP1_AWSIZE,
    M_AXI_GP1_ARPROT,
    M_AXI_GP1_AWPROT,
    M_AXI_GP1_ARADDR,
    M_AXI_GP1_AWADDR,
    M_AXI_GP1_WDATA,
    M_AXI_GP1_ARCACHE,
    M_AXI_GP1_ARLEN,
    M_AXI_GP1_ARQOS,
    M_AXI_GP1_AWCACHE,
    M_AXI_GP1_AWLEN,
    M_AXI_GP1_AWQOS,
    M_AXI_GP1_WSTRB,
    M_AXI_GP1_ACLK,
    M_AXI_GP1_ARREADY,
    M_AXI_GP1_AWREADY,
    M_AXI_GP1_BVALID,
    M_AXI_GP1_RLAST,
    M_AXI_GP1_RVALID,
    M_AXI_GP1_WREADY,
    M_AXI_GP1_BID,
    M_AXI_GP1_RID,
    M_AXI_GP1_BRESP,
    M_AXI_GP1_RRESP,
    M_AXI_GP1_RDATA,
    S_AXI_GP0_ARESETN,
    S_AXI_GP0_ARREADY,
    S_AXI_GP0_AWREADY,
    S_AXI_GP0_BVALID,
    S_AXI_GP0_RLAST,
    S_AXI_GP0_RVALID,
    S_AXI_GP0_WREADY,
    S_AXI_GP0_BRESP,
    S_AXI_GP0_RRESP,
    S_AXI_GP0_RDATA,
    S_AXI_GP0_BID,
    S_AXI_GP0_RID,
    S_AXI_GP0_ACLK,
    S_AXI_GP0_ARVALID,
    S_AXI_GP0_AWVALID,
    S_AXI_GP0_BREADY,
    S_AXI_GP0_RREADY,
    S_AXI_GP0_WLAST,
    S_AXI_GP0_WVALID,
    S_AXI_GP0_ARBURST,
    S_AXI_GP0_ARLOCK,
    S_AXI_GP0_ARSIZE,
    S_AXI_GP0_AWBURST,
    S_AXI_GP0_AWLOCK,
    S_AXI_GP0_AWSIZE,
    S_AXI_GP0_ARPROT,
    S_AXI_GP0_AWPROT,
    S_AXI_GP0_ARADDR,
    S_AXI_GP0_AWADDR,
    S_AXI_GP0_WDATA,
    S_AXI_GP0_ARCACHE,
    S_AXI_GP0_ARLEN,
    S_AXI_GP0_ARQOS,
    S_AXI_GP0_AWCACHE,
    S_AXI_GP0_AWLEN,
    S_AXI_GP0_AWQOS,
    S_AXI_GP0_WSTRB,
    S_AXI_GP0_ARID,
    S_AXI_GP0_AWID,
    S_AXI_GP0_WID,
    S_AXI_GP1_ARESETN,
    S_AXI_GP1_ARREADY,
    S_AXI_GP1_AWREADY,
    S_AXI_GP1_BVALID,
    S_AXI_GP1_RLAST,
    S_AXI_GP1_RVALID,
    S_AXI_GP1_WREADY,
    S_AXI_GP1_BRESP,
    S_AXI_GP1_RRESP,
    S_AXI_GP1_RDATA,
    S_AXI_GP1_BID,
    S_AXI_GP1_RID,
    S_AXI_GP1_ACLK,
    S_AXI_GP1_ARVALID,
    S_AXI_GP1_AWVALID,
    S_AXI_GP1_BREADY,
    S_AXI_GP1_RREADY,
    S_AXI_GP1_WLAST,
    S_AXI_GP1_WVALID,
    S_AXI_GP1_ARBURST,
    S_AXI_GP1_ARLOCK,
    S_AXI_GP1_ARSIZE,
    S_AXI_GP1_AWBURST,
    S_AXI_GP1_AWLOCK,
    S_AXI_GP1_AWSIZE,
    S_AXI_GP1_ARPROT,
    S_AXI_GP1_AWPROT,
    S_AXI_GP1_ARADDR,
    S_AXI_GP1_AWADDR,
    S_AXI_GP1_WDATA,
    S_AXI_GP1_ARCACHE,
    S_AXI_GP1_ARLEN,
    S_AXI_GP1_ARQOS,
    S_AXI_GP1_AWCACHE,
    S_AXI_GP1_AWLEN,
    S_AXI_GP1_AWQOS,
    S_AXI_GP1_WSTRB,
    S_AXI_GP1_ARID,
    S_AXI_GP1_AWID,
    S_AXI_GP1_WID,
    S_AXI_ACP_ARESETN,
    S_AXI_ACP_ARREADY,
    S_AXI_ACP_AWREADY,
    S_AXI_ACP_BVALID,
    S_AXI_ACP_RLAST,
    S_AXI_ACP_RVALID,
    S_AXI_ACP_WREADY,
    S_AXI_ACP_BRESP,
    S_AXI_ACP_RRESP,
    S_AXI_ACP_BID,
    S_AXI_ACP_RID,
    S_AXI_ACP_RDATA,
    S_AXI_ACP_ACLK,
    S_AXI_ACP_ARVALID,
    S_AXI_ACP_AWVALID,
    S_AXI_ACP_BREADY,
    S_AXI_ACP_RREADY,
    S_AXI_ACP_WLAST,
    S_AXI_ACP_WVALID,
    S_AXI_ACP_ARID,
    S_AXI_ACP_ARPROT,
    S_AXI_ACP_AWID,
    S_AXI_ACP_AWPROT,
    S_AXI_ACP_WID,
    S_AXI_ACP_ARADDR,
    S_AXI_ACP_AWADDR,
    S_AXI_ACP_ARCACHE,
    S_AXI_ACP_ARLEN,
    S_AXI_ACP_ARQOS,
    S_AXI_ACP_AWCACHE,
    S_AXI_ACP_AWLEN,
    S_AXI_ACP_AWQOS,
    S_AXI_ACP_ARBURST,
    S_AXI_ACP_ARLOCK,
    S_AXI_ACP_ARSIZE,
    S_AXI_ACP_AWBURST,
    S_AXI_ACP_AWLOCK,
    S_AXI_ACP_AWSIZE,
    S_AXI_ACP_ARUSER,
    S_AXI_ACP_AWUSER,
    S_AXI_ACP_WDATA,
    S_AXI_ACP_WSTRB,
    S_AXI_HP0_ARESETN,
    S_AXI_HP0_ARREADY,
    S_AXI_HP0_AWREADY,
    S_AXI_HP0_BVALID,
    S_AXI_HP0_RLAST,
    S_AXI_HP0_RVALID,
    S_AXI_HP0_WREADY,
    S_AXI_HP0_BRESP,
    S_AXI_HP0_RRESP,
    S_AXI_HP0_BID,
    S_AXI_HP0_RID,
    S_AXI_HP0_RDATA,
    S_AXI_HP0_RCOUNT,
    S_AXI_HP0_WCOUNT,
    S_AXI_HP0_RACOUNT,
    S_AXI_HP0_WACOUNT,
    S_AXI_HP0_ACLK,
    S_AXI_HP0_ARVALID,
    S_AXI_HP0_AWVALID,
    S_AXI_HP0_BREADY,
    S_AXI_HP0_RDISSUECAP1_EN,
    S_AXI_HP0_RREADY,
    S_AXI_HP0_WLAST,
    S_AXI_HP0_WRISSUECAP1_EN,
    S_AXI_HP0_WVALID,
    S_AXI_HP0_ARBURST,
    S_AXI_HP0_ARLOCK,
    S_AXI_HP0_ARSIZE,
    S_AXI_HP0_AWBURST,
    S_AXI_HP0_AWLOCK,
    S_AXI_HP0_AWSIZE,
    S_AXI_HP0_ARPROT,
    S_AXI_HP0_AWPROT,
    S_AXI_HP0_ARADDR,
    S_AXI_HP0_AWADDR,
    S_AXI_HP0_ARCACHE,
    S_AXI_HP0_ARLEN,
    S_AXI_HP0_ARQOS,
    S_AXI_HP0_AWCACHE,
    S_AXI_HP0_AWLEN,
    S_AXI_HP0_AWQOS,
    S_AXI_HP0_ARID,
    S_AXI_HP0_AWID,
    S_AXI_HP0_WID,
    S_AXI_HP0_WDATA,
    S_AXI_HP0_WSTRB,
    S_AXI_HP1_ARESETN,
    S_AXI_HP1_ARREADY,
    S_AXI_HP1_AWREADY,
    S_AXI_HP1_BVALID,
    S_AXI_HP1_RLAST,
    S_AXI_HP1_RVALID,
    S_AXI_HP1_WREADY,
    S_AXI_HP1_BRESP,
    S_AXI_HP1_RRESP,
    S_AXI_HP1_BID,
    S_AXI_HP1_RID,
    S_AXI_HP1_RDATA,
    S_AXI_HP1_RCOUNT,
    S_AXI_HP1_WCOUNT,
    S_AXI_HP1_RACOUNT,
    S_AXI_HP1_WACOUNT,
    S_AXI_HP1_ACLK,
    S_AXI_HP1_ARVALID,
    S_AXI_HP1_AWVALID,
    S_AXI_HP1_BREADY,
    S_AXI_HP1_RDISSUECAP1_EN,
    S_AXI_HP1_RREADY,
    S_AXI_HP1_WLAST,
    S_AXI_HP1_WRISSUECAP1_EN,
    S_AXI_HP1_WVALID,
    S_AXI_HP1_ARBURST,
    S_AXI_HP1_ARLOCK,
    S_AXI_HP1_ARSIZE,
    S_AXI_HP1_AWBURST,
    S_AXI_HP1_AWLOCK,
    S_AXI_HP1_AWSIZE,
    S_AXI_HP1_ARPROT,
    S_AXI_HP1_AWPROT,
    S_AXI_HP1_ARADDR,
    S_AXI_HP1_AWADDR,
    S_AXI_HP1_ARCACHE,
    S_AXI_HP1_ARLEN,
    S_AXI_HP1_ARQOS,
    S_AXI_HP1_AWCACHE,
    S_AXI_HP1_AWLEN,
    S_AXI_HP1_AWQOS,
    S_AXI_HP1_ARID,
    S_AXI_HP1_AWID,
    S_AXI_HP1_WID,
    S_AXI_HP1_WDATA,
    S_AXI_HP1_WSTRB,
    S_AXI_HP2_ARESETN,
    S_AXI_HP2_ARREADY,
    S_AXI_HP2_AWREADY,
    S_AXI_HP2_BVALID,
    S_AXI_HP2_RLAST,
    S_AXI_HP2_RVALID,
    S_AXI_HP2_WREADY,
    S_AXI_HP2_BRESP,
    S_AXI_HP2_RRESP,
    S_AXI_HP2_BID,
    S_AXI_HP2_RID,
    S_AXI_HP2_RDATA,
    S_AXI_HP2_RCOUNT,
    S_AXI_HP2_WCOUNT,
    S_AXI_HP2_RACOUNT,
    S_AXI_HP2_WACOUNT,
    S_AXI_HP2_ACLK,
    S_AXI_HP2_ARVALID,
    S_AXI_HP2_AWVALID,
    S_AXI_HP2_BREADY,
    S_AXI_HP2_RDISSUECAP1_EN,
    S_AXI_HP2_RREADY,
    S_AXI_HP2_WLAST,
    S_AXI_HP2_WRISSUECAP1_EN,
    S_AXI_HP2_WVALID,
    S_AXI_HP2_ARBURST,
    S_AXI_HP2_ARLOCK,
    S_AXI_HP2_ARSIZE,
    S_AXI_HP2_AWBURST,
    S_AXI_HP2_AWLOCK,
    S_AXI_HP2_AWSIZE,
    S_AXI_HP2_ARPROT,
    S_AXI_HP2_AWPROT,
    S_AXI_HP2_ARADDR,
    S_AXI_HP2_AWADDR,
    S_AXI_HP2_ARCACHE,
    S_AXI_HP2_ARLEN,
    S_AXI_HP2_ARQOS,
    S_AXI_HP2_AWCACHE,
    S_AXI_HP2_AWLEN,
    S_AXI_HP2_AWQOS,
    S_AXI_HP2_ARID,
    S_AXI_HP2_AWID,
    S_AXI_HP2_WID,
    S_AXI_HP2_WDATA,
    S_AXI_HP2_WSTRB,
    S_AXI_HP3_ARESETN,
    S_AXI_HP3_ARREADY,
    S_AXI_HP3_AWREADY,
    S_AXI_HP3_BVALID,
    S_AXI_HP3_RLAST,
    S_AXI_HP3_RVALID,
    S_AXI_HP3_WREADY,
    S_AXI_HP3_BRESP,
    S_AXI_HP3_RRESP,
    S_AXI_HP3_BID,
    S_AXI_HP3_RID,
    S_AXI_HP3_RDATA,
    S_AXI_HP3_RCOUNT,
    S_AXI_HP3_WCOUNT,
    S_AXI_HP3_RACOUNT,
    S_AXI_HP3_WACOUNT,
    S_AXI_HP3_ACLK,
    S_AXI_HP3_ARVALID,
    S_AXI_HP3_AWVALID,
    S_AXI_HP3_BREADY,
    S_AXI_HP3_RDISSUECAP1_EN,
    S_AXI_HP3_RREADY,
    S_AXI_HP3_WLAST,
    S_AXI_HP3_WRISSUECAP1_EN,
    S_AXI_HP3_WVALID,
    S_AXI_HP3_ARBURST,
    S_AXI_HP3_ARLOCK,
    S_AXI_HP3_ARSIZE,
    S_AXI_HP3_AWBURST,
    S_AXI_HP3_AWLOCK,
    S_AXI_HP3_AWSIZE,
    S_AXI_HP3_ARPROT,
    S_AXI_HP3_AWPROT,
    S_AXI_HP3_ARADDR,
    S_AXI_HP3_AWADDR,
    S_AXI_HP3_ARCACHE,
    S_AXI_HP3_ARLEN,
    S_AXI_HP3_ARQOS,
    S_AXI_HP3_AWCACHE,
    S_AXI_HP3_AWLEN,
    S_AXI_HP3_AWQOS,
    S_AXI_HP3_ARID,
    S_AXI_HP3_AWID,
    S_AXI_HP3_WID,
    S_AXI_HP3_WDATA,
    S_AXI_HP3_WSTRB,
    IRQ_P2F_DMAC_ABORT,
    IRQ_P2F_DMAC0,
    IRQ_P2F_DMAC1,
    IRQ_P2F_DMAC2,
    IRQ_P2F_DMAC3,
    IRQ_P2F_DMAC4,
    IRQ_P2F_DMAC5,
    IRQ_P2F_DMAC6,
    IRQ_P2F_DMAC7,
    IRQ_P2F_SMC,
    IRQ_P2F_QSPI,
    IRQ_P2F_CTI,
    IRQ_P2F_GPIO,
    IRQ_P2F_USB0,
    IRQ_P2F_ENET0,
    IRQ_P2F_ENET_WAKE0,
    IRQ_P2F_SDIO0,
    IRQ_P2F_I2C0,
    IRQ_P2F_SPI0,
    IRQ_P2F_UART0,
    IRQ_P2F_CAN0,
    IRQ_P2F_USB1,
    IRQ_P2F_ENET1,
    IRQ_P2F_ENET_WAKE1,
    IRQ_P2F_SDIO1,
    IRQ_P2F_I2C1,
    IRQ_P2F_SPI1,
    IRQ_P2F_UART1,
    IRQ_P2F_CAN1,
    IRQ_F2P,
    Core0_nFIQ,
    Core0_nIRQ,
    Core1_nFIQ,
    Core1_nIRQ,
    DMA0_DATYPE,
    DMA0_DAVALID,
    DMA0_DRREADY,
    DMA0_RSTN,
    DMA1_DATYPE,
    DMA1_DAVALID,
    DMA1_DRREADY,
    DMA1_RSTN,
    DMA2_DATYPE,
    DMA2_DAVALID,
    DMA2_DRREADY,
    DMA2_RSTN,
    DMA3_DATYPE,
    DMA3_DAVALID,
    DMA3_DRREADY,
    DMA3_RSTN,
    DMA0_ACLK,
    DMA0_DAREADY,
    DMA0_DRLAST,
    DMA0_DRVALID,
    DMA1_ACLK,
    DMA1_DAREADY,
    DMA1_DRLAST,
    DMA1_DRVALID,
    DMA2_ACLK,
    DMA2_DAREADY,
    DMA2_DRLAST,
    DMA2_DRVALID,
    DMA3_ACLK,
    DMA3_DAREADY,
    DMA3_DRLAST,
    DMA3_DRVALID,
    DMA0_DRTYPE,
    DMA1_DRTYPE,
    DMA2_DRTYPE,
    DMA3_DRTYPE,
    FCLK_CLK3,
    FCLK_CLK2,
    FCLK_CLK1,
    FCLK_CLK0,
    FCLK_CLKTRIG3_N,
    FCLK_CLKTRIG2_N,
    FCLK_CLKTRIG1_N,
    FCLK_CLKTRIG0_N,
    FCLK_RESET3_N,
    FCLK_RESET2_N,
    FCLK_RESET1_N,
    FCLK_RESET0_N,
    FTMD_TRACEIN_DATA,
    FTMD_TRACEIN_VALID,
    FTMD_TRACEIN_CLK,
    FTMD_TRACEIN_ATID,
    FTMT_F2P_TRIG_0,
    FTMT_F2P_TRIGACK_0,
    FTMT_F2P_TRIG_1,
    FTMT_F2P_TRIGACK_1,
    FTMT_F2P_TRIG_2,
    FTMT_F2P_TRIGACK_2,
    FTMT_F2P_TRIG_3,
    FTMT_F2P_TRIGACK_3,
    FTMT_F2P_DEBUG,
    FTMT_P2F_TRIGACK_0,
    FTMT_P2F_TRIG_0,
    FTMT_P2F_TRIGACK_1,
    FTMT_P2F_TRIG_1,
    FTMT_P2F_TRIGACK_2,
    FTMT_P2F_TRIG_2,
    FTMT_P2F_TRIGACK_3,
    FTMT_P2F_TRIG_3,
    FTMT_P2F_DEBUG,
    FPGA_IDLE_N,
    EVENT_EVENTO,
    EVENT_STANDBYWFE,
    EVENT_STANDBYWFI,
    EVENT_EVENTI,
    DDR_ARB,
    MIO,
    DDR_CAS_n,
    DDR_CKE,
    DDR_Clk_n,
    DDR_Clk,
    DDR_CS_n,
    DDR_DRSTB,
    DDR_ODT,
    DDR_RAS_n,
    DDR_WEB,
    DDR_BankAddr,
    DDR_Addr,
    DDR_VRN,
    DDR_VRP,
    DDR_DM,
    DDR_DQ,
    DDR_DQS_n,
    DDR_DQS,
    PS_SRSTB,
    PS_CLK,
    PS_PORB);
  output CAN0_PHY_TX;
  input CAN0_PHY_RX;
  output CAN1_PHY_TX;
  input CAN1_PHY_RX;
  output ENET0_GMII_TX_EN;
  output ENET0_GMII_TX_ER;
  output ENET0_MDIO_MDC;
  output ENET0_MDIO_O;
  output ENET0_MDIO_T;
  output ENET0_PTP_DELAY_REQ_RX;
  output ENET0_PTP_DELAY_REQ_TX;
  output ENET0_PTP_PDELAY_REQ_RX;
  output ENET0_PTP_PDELAY_REQ_TX;
  output ENET0_PTP_PDELAY_RESP_RX;
  output ENET0_PTP_PDELAY_RESP_TX;
  output ENET0_PTP_SYNC_FRAME_RX;
  output ENET0_PTP_SYNC_FRAME_TX;
  output ENET0_SOF_RX;
  output ENET0_SOF_TX;
  output [7:0]ENET0_GMII_TXD;
  input ENET0_GMII_COL;
  input ENET0_GMII_CRS;
  input ENET0_GMII_RX_CLK;
  input ENET0_GMII_RX_DV;
  input ENET0_GMII_RX_ER;
  input ENET0_GMII_TX_CLK;
  input ENET0_MDIO_I;
  input ENET0_EXT_INTIN;
  input [7:0]ENET0_GMII_RXD;
  output ENET1_GMII_TX_EN;
  output ENET1_GMII_TX_ER;
  output ENET1_MDIO_MDC;
  output ENET1_MDIO_O;
  output ENET1_MDIO_T;
  output ENET1_PTP_DELAY_REQ_RX;
  output ENET1_PTP_DELAY_REQ_TX;
  output ENET1_PTP_PDELAY_REQ_RX;
  output ENET1_PTP_PDELAY_REQ_TX;
  output ENET1_PTP_PDELAY_RESP_RX;
  output ENET1_PTP_PDELAY_RESP_TX;
  output ENET1_PTP_SYNC_FRAME_RX;
  output ENET1_PTP_SYNC_FRAME_TX;
  output ENET1_SOF_RX;
  output ENET1_SOF_TX;
  output [7:0]ENET1_GMII_TXD;
  input ENET1_GMII_COL;
  input ENET1_GMII_CRS;
  input ENET1_GMII_RX_CLK;
  input ENET1_GMII_RX_DV;
  input ENET1_GMII_RX_ER;
  input ENET1_GMII_TX_CLK;
  input ENET1_MDIO_I;
  input ENET1_EXT_INTIN;
  input [7:0]ENET1_GMII_RXD;
  input [63:0]GPIO_I;
  output [63:0]GPIO_O;
  output [63:0]GPIO_T;
  input I2C0_SDA_I;
  output I2C0_SDA_O;
  output I2C0_SDA_T;
  input I2C0_SCL_I;
  output I2C0_SCL_O;
  output I2C0_SCL_T;
  input I2C1_SDA_I;
  output I2C1_SDA_O;
  output I2C1_SDA_T;
  input I2C1_SCL_I;
  output I2C1_SCL_O;
  output I2C1_SCL_T;
  input PJTAG_TCK;
  input PJTAG_TMS;
  input PJTAG_TDI;
  output PJTAG_TDO;
  output SDIO0_CLK;
  input SDIO0_CLK_FB;
  output SDIO0_CMD_O;
  input SDIO0_CMD_I;
  output SDIO0_CMD_T;
  input [3:0]SDIO0_DATA_I;
  output [3:0]SDIO0_DATA_O;
  output [3:0]SDIO0_DATA_T;
  output SDIO0_LED;
  input SDIO0_CDN;
  input SDIO0_WP;
  output SDIO0_BUSPOW;
  output [2:0]SDIO0_BUSVOLT;
  output SDIO1_CLK;
  input SDIO1_CLK_FB;
  output SDIO1_CMD_O;
  input SDIO1_CMD_I;
  output SDIO1_CMD_T;
  input [3:0]SDIO1_DATA_I;
  output [3:0]SDIO1_DATA_O;
  output [3:0]SDIO1_DATA_T;
  output SDIO1_LED;
  input SDIO1_CDN;
  input SDIO1_WP;
  output SDIO1_BUSPOW;
  output [2:0]SDIO1_BUSVOLT;
  input SPI0_SCLK_I;
  output SPI0_SCLK_O;
  output SPI0_SCLK_T;
  input SPI0_MOSI_I;
  output SPI0_MOSI_O;
  output SPI0_MOSI_T;
  input SPI0_MISO_I;
  output SPI0_MISO_O;
  output SPI0_MISO_T;
  input SPI0_SS_I;
  output SPI0_SS_O;
  output SPI0_SS1_O;
  output SPI0_SS2_O;
  output SPI0_SS_T;
  input SPI1_SCLK_I;
  output SPI1_SCLK_O;
  output SPI1_SCLK_T;
  input SPI1_MOSI_I;
  output SPI1_MOSI_O;
  output SPI1_MOSI_T;
  input SPI1_MISO_I;
  output SPI1_MISO_O;
  output SPI1_MISO_T;
  input SPI1_SS_I;
  output SPI1_SS_O;
  output SPI1_SS1_O;
  output SPI1_SS2_O;
  output SPI1_SS_T;
  output UART0_DTRN;
  output UART0_RTSN;
  output UART0_TX;
  input UART0_CTSN;
  input UART0_DCDN;
  input UART0_DSRN;
  input UART0_RIN;
  input UART0_RX;
  output UART1_DTRN;
  output UART1_RTSN;
  output UART1_TX;
  input UART1_CTSN;
  input UART1_DCDN;
  input UART1_DSRN;
  input UART1_RIN;
  input UART1_RX;
  output TTC0_WAVE0_OUT;
  output TTC0_WAVE1_OUT;
  output TTC0_WAVE2_OUT;
  input TTC0_CLK0_IN;
  input TTC0_CLK1_IN;
  input TTC0_CLK2_IN;
  output TTC1_WAVE0_OUT;
  output TTC1_WAVE1_OUT;
  output TTC1_WAVE2_OUT;
  input TTC1_CLK0_IN;
  input TTC1_CLK1_IN;
  input TTC1_CLK2_IN;
  input WDT_CLK_IN;
  output WDT_RST_OUT;
  input TRACE_CLK;
  output TRACE_CTL;
  output [1:0]TRACE_DATA;
  output TRACE_CLK_OUT;
  output [1:0]USB0_PORT_INDCTL;
  output USB0_VBUS_PWRSELECT;
  input USB0_VBUS_PWRFAULT;
  output [1:0]USB1_PORT_INDCTL;
  output USB1_VBUS_PWRSELECT;
  input USB1_VBUS_PWRFAULT;
  input SRAM_INTIN;
  output M_AXI_GP0_ARESETN;
  output M_AXI_GP0_ARVALID;
  output M_AXI_GP0_AWVALID;
  output M_AXI_GP0_BREADY;
  output M_AXI_GP0_RREADY;
  output M_AXI_GP0_WLAST;
  output M_AXI_GP0_WVALID;
  output [11:0]M_AXI_GP0_ARID;
  output [11:0]M_AXI_GP0_AWID;
  output [11:0]M_AXI_GP0_WID;
  output [1:0]M_AXI_GP0_ARBURST;
  output [1:0]M_AXI_GP0_ARLOCK;
  output [2:0]M_AXI_GP0_ARSIZE;
  output [1:0]M_AXI_GP0_AWBURST;
  output [1:0]M_AXI_GP0_AWLOCK;
  output [2:0]M_AXI_GP0_AWSIZE;
  output [2:0]M_AXI_GP0_ARPROT;
  output [2:0]M_AXI_GP0_AWPROT;
  output [31:0]M_AXI_GP0_ARADDR;
  output [31:0]M_AXI_GP0_AWADDR;
  output [31:0]M_AXI_GP0_WDATA;
  output [3:0]M_AXI_GP0_ARCACHE;
  output [3:0]M_AXI_GP0_ARLEN;
  output [3:0]M_AXI_GP0_ARQOS;
  output [3:0]M_AXI_GP0_AWCACHE;
  output [3:0]M_AXI_GP0_AWLEN;
  output [3:0]M_AXI_GP0_AWQOS;
  output [3:0]M_AXI_GP0_WSTRB;
  input M_AXI_GP0_ACLK;
  input M_AXI_GP0_ARREADY;
  input M_AXI_GP0_AWREADY;
  input M_AXI_GP0_BVALID;
  input M_AXI_GP0_RLAST;
  input M_AXI_GP0_RVALID;
  input M_AXI_GP0_WREADY;
  input [11:0]M_AXI_GP0_BID;
  input [11:0]M_AXI_GP0_RID;
  input [1:0]M_AXI_GP0_BRESP;
  input [1:0]M_AXI_GP0_RRESP;
  input [31:0]M_AXI_GP0_RDATA;
  output M_AXI_GP1_ARESETN;
  output M_AXI_GP1_ARVALID;
  output M_AXI_GP1_AWVALID;
  output M_AXI_GP1_BREADY;
  output M_AXI_GP1_RREADY;
  output M_AXI_GP1_WLAST;
  output M_AXI_GP1_WVALID;
  output [11:0]M_AXI_GP1_ARID;
  output [11:0]M_AXI_GP1_AWID;
  output [11:0]M_AXI_GP1_WID;
  output [1:0]M_AXI_GP1_ARBURST;
  output [1:0]M_AXI_GP1_ARLOCK;
  output [2:0]M_AXI_GP1_ARSIZE;
  output [1:0]M_AXI_GP1_AWBURST;
  output [1:0]M_AXI_GP1_AWLOCK;
  output [2:0]M_AXI_GP1_AWSIZE;
  output [2:0]M_AXI_GP1_ARPROT;
  output [2:0]M_AXI_GP1_AWPROT;
  output [31:0]M_AXI_GP1_ARADDR;
  output [31:0]M_AXI_GP1_AWADDR;
  output [31:0]M_AXI_GP1_WDATA;
  output [3:0]M_AXI_GP1_ARCACHE;
  output [3:0]M_AXI_GP1_ARLEN;
  output [3:0]M_AXI_GP1_ARQOS;
  output [3:0]M_AXI_GP1_AWCACHE;
  output [3:0]M_AXI_GP1_AWLEN;
  output [3:0]M_AXI_GP1_AWQOS;
  output [3:0]M_AXI_GP1_WSTRB;
  input M_AXI_GP1_ACLK;
  input M_AXI_GP1_ARREADY;
  input M_AXI_GP1_AWREADY;
  input M_AXI_GP1_BVALID;
  input M_AXI_GP1_RLAST;
  input M_AXI_GP1_RVALID;
  input M_AXI_GP1_WREADY;
  input [11:0]M_AXI_GP1_BID;
  input [11:0]M_AXI_GP1_RID;
  input [1:0]M_AXI_GP1_BRESP;
  input [1:0]M_AXI_GP1_RRESP;
  input [31:0]M_AXI_GP1_RDATA;
  output S_AXI_GP0_ARESETN;
  output S_AXI_GP0_ARREADY;
  output S_AXI_GP0_AWREADY;
  output S_AXI_GP0_BVALID;
  output S_AXI_GP0_RLAST;
  output S_AXI_GP0_RVALID;
  output S_AXI_GP0_WREADY;
  output [1:0]S_AXI_GP0_BRESP;
  output [1:0]S_AXI_GP0_RRESP;
  output [31:0]S_AXI_GP0_RDATA;
  output [5:0]S_AXI_GP0_BID;
  output [5:0]S_AXI_GP0_RID;
  input S_AXI_GP0_ACLK;
  input S_AXI_GP0_ARVALID;
  input S_AXI_GP0_AWVALID;
  input S_AXI_GP0_BREADY;
  input S_AXI_GP0_RREADY;
  input S_AXI_GP0_WLAST;
  input S_AXI_GP0_WVALID;
  input [1:0]S_AXI_GP0_ARBURST;
  input [1:0]S_AXI_GP0_ARLOCK;
  input [2:0]S_AXI_GP0_ARSIZE;
  input [1:0]S_AXI_GP0_AWBURST;
  input [1:0]S_AXI_GP0_AWLOCK;
  input [2:0]S_AXI_GP0_AWSIZE;
  input [2:0]S_AXI_GP0_ARPROT;
  input [2:0]S_AXI_GP0_AWPROT;
  input [31:0]S_AXI_GP0_ARADDR;
  input [31:0]S_AXI_GP0_AWADDR;
  input [31:0]S_AXI_GP0_WDATA;
  input [3:0]S_AXI_GP0_ARCACHE;
  input [3:0]S_AXI_GP0_ARLEN;
  input [3:0]S_AXI_GP0_ARQOS;
  input [3:0]S_AXI_GP0_AWCACHE;
  input [3:0]S_AXI_GP0_AWLEN;
  input [3:0]S_AXI_GP0_AWQOS;
  input [3:0]S_AXI_GP0_WSTRB;
  input [5:0]S_AXI_GP0_ARID;
  input [5:0]S_AXI_GP0_AWID;
  input [5:0]S_AXI_GP0_WID;
  output S_AXI_GP1_ARESETN;
  output S_AXI_GP1_ARREADY;
  output S_AXI_GP1_AWREADY;
  output S_AXI_GP1_BVALID;
  output S_AXI_GP1_RLAST;
  output S_AXI_GP1_RVALID;
  output S_AXI_GP1_WREADY;
  output [1:0]S_AXI_GP1_BRESP;
  output [1:0]S_AXI_GP1_RRESP;
  output [31:0]S_AXI_GP1_RDATA;
  output [5:0]S_AXI_GP1_BID;
  output [5:0]S_AXI_GP1_RID;
  input S_AXI_GP1_ACLK;
  input S_AXI_GP1_ARVALID;
  input S_AXI_GP1_AWVALID;
  input S_AXI_GP1_BREADY;
  input S_AXI_GP1_RREADY;
  input S_AXI_GP1_WLAST;
  input S_AXI_GP1_WVALID;
  input [1:0]S_AXI_GP1_ARBURST;
  input [1:0]S_AXI_GP1_ARLOCK;
  input [2:0]S_AXI_GP1_ARSIZE;
  input [1:0]S_AXI_GP1_AWBURST;
  input [1:0]S_AXI_GP1_AWLOCK;
  input [2:0]S_AXI_GP1_AWSIZE;
  input [2:0]S_AXI_GP1_ARPROT;
  input [2:0]S_AXI_GP1_AWPROT;
  input [31:0]S_AXI_GP1_ARADDR;
  input [31:0]S_AXI_GP1_AWADDR;
  input [31:0]S_AXI_GP1_WDATA;
  input [3:0]S_AXI_GP1_ARCACHE;
  input [3:0]S_AXI_GP1_ARLEN;
  input [3:0]S_AXI_GP1_ARQOS;
  input [3:0]S_AXI_GP1_AWCACHE;
  input [3:0]S_AXI_GP1_AWLEN;
  input [3:0]S_AXI_GP1_AWQOS;
  input [3:0]S_AXI_GP1_WSTRB;
  input [5:0]S_AXI_GP1_ARID;
  input [5:0]S_AXI_GP1_AWID;
  input [5:0]S_AXI_GP1_WID;
  output S_AXI_ACP_ARESETN;
  output S_AXI_ACP_ARREADY;
  output S_AXI_ACP_AWREADY;
  output S_AXI_ACP_BVALID;
  output S_AXI_ACP_RLAST;
  output S_AXI_ACP_RVALID;
  output S_AXI_ACP_WREADY;
  output [1:0]S_AXI_ACP_BRESP;
  output [1:0]S_AXI_ACP_RRESP;
  output [2:0]S_AXI_ACP_BID;
  output [2:0]S_AXI_ACP_RID;
  output [63:0]S_AXI_ACP_RDATA;
  input S_AXI_ACP_ACLK;
  input S_AXI_ACP_ARVALID;
  input S_AXI_ACP_AWVALID;
  input S_AXI_ACP_BREADY;
  input S_AXI_ACP_RREADY;
  input S_AXI_ACP_WLAST;
  input S_AXI_ACP_WVALID;
  input [2:0]S_AXI_ACP_ARID;
  input [2:0]S_AXI_ACP_ARPROT;
  input [2:0]S_AXI_ACP_AWID;
  input [2:0]S_AXI_ACP_AWPROT;
  input [2:0]S_AXI_ACP_WID;
  input [31:0]S_AXI_ACP_ARADDR;
  input [31:0]S_AXI_ACP_AWADDR;
  input [3:0]S_AXI_ACP_ARCACHE;
  input [3:0]S_AXI_ACP_ARLEN;
  input [3:0]S_AXI_ACP_ARQOS;
  input [3:0]S_AXI_ACP_AWCACHE;
  input [3:0]S_AXI_ACP_AWLEN;
  input [3:0]S_AXI_ACP_AWQOS;
  input [1:0]S_AXI_ACP_ARBURST;
  input [1:0]S_AXI_ACP_ARLOCK;
  input [2:0]S_AXI_ACP_ARSIZE;
  input [1:0]S_AXI_ACP_AWBURST;
  input [1:0]S_AXI_ACP_AWLOCK;
  input [2:0]S_AXI_ACP_AWSIZE;
  input [4:0]S_AXI_ACP_ARUSER;
  input [4:0]S_AXI_ACP_AWUSER;
  input [63:0]S_AXI_ACP_WDATA;
  input [7:0]S_AXI_ACP_WSTRB;
  output S_AXI_HP0_ARESETN;
  output S_AXI_HP0_ARREADY;
  output S_AXI_HP0_AWREADY;
  output S_AXI_HP0_BVALID;
  output S_AXI_HP0_RLAST;
  output S_AXI_HP0_RVALID;
  output S_AXI_HP0_WREADY;
  output [1:0]S_AXI_HP0_BRESP;
  output [1:0]S_AXI_HP0_RRESP;
  output [5:0]S_AXI_HP0_BID;
  output [5:0]S_AXI_HP0_RID;
  output [63:0]S_AXI_HP0_RDATA;
  output [7:0]S_AXI_HP0_RCOUNT;
  output [7:0]S_AXI_HP0_WCOUNT;
  output [2:0]S_AXI_HP0_RACOUNT;
  output [5:0]S_AXI_HP0_WACOUNT;
  input S_AXI_HP0_ACLK;
  input S_AXI_HP0_ARVALID;
  input S_AXI_HP0_AWVALID;
  input S_AXI_HP0_BREADY;
  input S_AXI_HP0_RDISSUECAP1_EN;
  input S_AXI_HP0_RREADY;
  input S_AXI_HP0_WLAST;
  input S_AXI_HP0_WRISSUECAP1_EN;
  input S_AXI_HP0_WVALID;
  input [1:0]S_AXI_HP0_ARBURST;
  input [1:0]S_AXI_HP0_ARLOCK;
  input [2:0]S_AXI_HP0_ARSIZE;
  input [1:0]S_AXI_HP0_AWBURST;
  input [1:0]S_AXI_HP0_AWLOCK;
  input [2:0]S_AXI_HP0_AWSIZE;
  input [2:0]S_AXI_HP0_ARPROT;
  input [2:0]S_AXI_HP0_AWPROT;
  input [31:0]S_AXI_HP0_ARADDR;
  input [31:0]S_AXI_HP0_AWADDR;
  input [3:0]S_AXI_HP0_ARCACHE;
  input [3:0]S_AXI_HP0_ARLEN;
  input [3:0]S_AXI_HP0_ARQOS;
  input [3:0]S_AXI_HP0_AWCACHE;
  input [3:0]S_AXI_HP0_AWLEN;
  input [3:0]S_AXI_HP0_AWQOS;
  input [5:0]S_AXI_HP0_ARID;
  input [5:0]S_AXI_HP0_AWID;
  input [5:0]S_AXI_HP0_WID;
  input [63:0]S_AXI_HP0_WDATA;
  input [7:0]S_AXI_HP0_WSTRB;
  output S_AXI_HP1_ARESETN;
  output S_AXI_HP1_ARREADY;
  output S_AXI_HP1_AWREADY;
  output S_AXI_HP1_BVALID;
  output S_AXI_HP1_RLAST;
  output S_AXI_HP1_RVALID;
  output S_AXI_HP1_WREADY;
  output [1:0]S_AXI_HP1_BRESP;
  output [1:0]S_AXI_HP1_RRESP;
  output [5:0]S_AXI_HP1_BID;
  output [5:0]S_AXI_HP1_RID;
  output [63:0]S_AXI_HP1_RDATA;
  output [7:0]S_AXI_HP1_RCOUNT;
  output [7:0]S_AXI_HP1_WCOUNT;
  output [2:0]S_AXI_HP1_RACOUNT;
  output [5:0]S_AXI_HP1_WACOUNT;
  input S_AXI_HP1_ACLK;
  input S_AXI_HP1_ARVALID;
  input S_AXI_HP1_AWVALID;
  input S_AXI_HP1_BREADY;
  input S_AXI_HP1_RDISSUECAP1_EN;
  input S_AXI_HP1_RREADY;
  input S_AXI_HP1_WLAST;
  input S_AXI_HP1_WRISSUECAP1_EN;
  input S_AXI_HP1_WVALID;
  input [1:0]S_AXI_HP1_ARBURST;
  input [1:0]S_AXI_HP1_ARLOCK;
  input [2:0]S_AXI_HP1_ARSIZE;
  input [1:0]S_AXI_HP1_AWBURST;
  input [1:0]S_AXI_HP1_AWLOCK;
  input [2:0]S_AXI_HP1_AWSIZE;
  input [2:0]S_AXI_HP1_ARPROT;
  input [2:0]S_AXI_HP1_AWPROT;
  input [31:0]S_AXI_HP1_ARADDR;
  input [31:0]S_AXI_HP1_AWADDR;
  input [3:0]S_AXI_HP1_ARCACHE;
  input [3:0]S_AXI_HP1_ARLEN;
  input [3:0]S_AXI_HP1_ARQOS;
  input [3:0]S_AXI_HP1_AWCACHE;
  input [3:0]S_AXI_HP1_AWLEN;
  input [3:0]S_AXI_HP1_AWQOS;
  input [5:0]S_AXI_HP1_ARID;
  input [5:0]S_AXI_HP1_AWID;
  input [5:0]S_AXI_HP1_WID;
  input [63:0]S_AXI_HP1_WDATA;
  input [7:0]S_AXI_HP1_WSTRB;
  output S_AXI_HP2_ARESETN;
  output S_AXI_HP2_ARREADY;
  output S_AXI_HP2_AWREADY;
  output S_AXI_HP2_BVALID;
  output S_AXI_HP2_RLAST;
  output S_AXI_HP2_RVALID;
  output S_AXI_HP2_WREADY;
  output [1:0]S_AXI_HP2_BRESP;
  output [1:0]S_AXI_HP2_RRESP;
  output [5:0]S_AXI_HP2_BID;
  output [5:0]S_AXI_HP2_RID;
  output [63:0]S_AXI_HP2_RDATA;
  output [7:0]S_AXI_HP2_RCOUNT;
  output [7:0]S_AXI_HP2_WCOUNT;
  output [2:0]S_AXI_HP2_RACOUNT;
  output [5:0]S_AXI_HP2_WACOUNT;
  input S_AXI_HP2_ACLK;
  input S_AXI_HP2_ARVALID;
  input S_AXI_HP2_AWVALID;
  input S_AXI_HP2_BREADY;
  input S_AXI_HP2_RDISSUECAP1_EN;
  input S_AXI_HP2_RREADY;
  input S_AXI_HP2_WLAST;
  input S_AXI_HP2_WRISSUECAP1_EN;
  input S_AXI_HP2_WVALID;
  input [1:0]S_AXI_HP2_ARBURST;
  input [1:0]S_AXI_HP2_ARLOCK;
  input [2:0]S_AXI_HP2_ARSIZE;
  input [1:0]S_AXI_HP2_AWBURST;
  input [1:0]S_AXI_HP2_AWLOCK;
  input [2:0]S_AXI_HP2_AWSIZE;
  input [2:0]S_AXI_HP2_ARPROT;
  input [2:0]S_AXI_HP2_AWPROT;
  input [31:0]S_AXI_HP2_ARADDR;
  input [31:0]S_AXI_HP2_AWADDR;
  input [3:0]S_AXI_HP2_ARCACHE;
  input [3:0]S_AXI_HP2_ARLEN;
  input [3:0]S_AXI_HP2_ARQOS;
  input [3:0]S_AXI_HP2_AWCACHE;
  input [3:0]S_AXI_HP2_AWLEN;
  input [3:0]S_AXI_HP2_AWQOS;
  input [5:0]S_AXI_HP2_ARID;
  input [5:0]S_AXI_HP2_AWID;
  input [5:0]S_AXI_HP2_WID;
  input [63:0]S_AXI_HP2_WDATA;
  input [7:0]S_AXI_HP2_WSTRB;
  output S_AXI_HP3_ARESETN;
  output S_AXI_HP3_ARREADY;
  output S_AXI_HP3_AWREADY;
  output S_AXI_HP3_BVALID;
  output S_AXI_HP3_RLAST;
  output S_AXI_HP3_RVALID;
  output S_AXI_HP3_WREADY;
  output [1:0]S_AXI_HP3_BRESP;
  output [1:0]S_AXI_HP3_RRESP;
  output [5:0]S_AXI_HP3_BID;
  output [5:0]S_AXI_HP3_RID;
  output [63:0]S_AXI_HP3_RDATA;
  output [7:0]S_AXI_HP3_RCOUNT;
  output [7:0]S_AXI_HP3_WCOUNT;
  output [2:0]S_AXI_HP3_RACOUNT;
  output [5:0]S_AXI_HP3_WACOUNT;
  input S_AXI_HP3_ACLK;
  input S_AXI_HP3_ARVALID;
  input S_AXI_HP3_AWVALID;
  input S_AXI_HP3_BREADY;
  input S_AXI_HP3_RDISSUECAP1_EN;
  input S_AXI_HP3_RREADY;
  input S_AXI_HP3_WLAST;
  input S_AXI_HP3_WRISSUECAP1_EN;
  input S_AXI_HP3_WVALID;
  input [1:0]S_AXI_HP3_ARBURST;
  input [1:0]S_AXI_HP3_ARLOCK;
  input [2:0]S_AXI_HP3_ARSIZE;
  input [1:0]S_AXI_HP3_AWBURST;
  input [1:0]S_AXI_HP3_AWLOCK;
  input [2:0]S_AXI_HP3_AWSIZE;
  input [2:0]S_AXI_HP3_ARPROT;
  input [2:0]S_AXI_HP3_AWPROT;
  input [31:0]S_AXI_HP3_ARADDR;
  input [31:0]S_AXI_HP3_AWADDR;
  input [3:0]S_AXI_HP3_ARCACHE;
  input [3:0]S_AXI_HP3_ARLEN;
  input [3:0]S_AXI_HP3_ARQOS;
  input [3:0]S_AXI_HP3_AWCACHE;
  input [3:0]S_AXI_HP3_AWLEN;
  input [3:0]S_AXI_HP3_AWQOS;
  input [5:0]S_AXI_HP3_ARID;
  input [5:0]S_AXI_HP3_AWID;
  input [5:0]S_AXI_HP3_WID;
  input [63:0]S_AXI_HP3_WDATA;
  input [7:0]S_AXI_HP3_WSTRB;
  output IRQ_P2F_DMAC_ABORT;
  output IRQ_P2F_DMAC0;
  output IRQ_P2F_DMAC1;
  output IRQ_P2F_DMAC2;
  output IRQ_P2F_DMAC3;
  output IRQ_P2F_DMAC4;
  output IRQ_P2F_DMAC5;
  output IRQ_P2F_DMAC6;
  output IRQ_P2F_DMAC7;
  output IRQ_P2F_SMC;
  output IRQ_P2F_QSPI;
  output IRQ_P2F_CTI;
  output IRQ_P2F_GPIO;
  output IRQ_P2F_USB0;
  output IRQ_P2F_ENET0;
  output IRQ_P2F_ENET_WAKE0;
  output IRQ_P2F_SDIO0;
  output IRQ_P2F_I2C0;
  output IRQ_P2F_SPI0;
  output IRQ_P2F_UART0;
  output IRQ_P2F_CAN0;
  output IRQ_P2F_USB1;
  output IRQ_P2F_ENET1;
  output IRQ_P2F_ENET_WAKE1;
  output IRQ_P2F_SDIO1;
  output IRQ_P2F_I2C1;
  output IRQ_P2F_SPI1;
  output IRQ_P2F_UART1;
  output IRQ_P2F_CAN1;
  input [0:0]IRQ_F2P;
  input Core0_nFIQ;
  input Core0_nIRQ;
  input Core1_nFIQ;
  input Core1_nIRQ;
  output [1:0]DMA0_DATYPE;
  output DMA0_DAVALID;
  output DMA0_DRREADY;
  output DMA0_RSTN;
  output [1:0]DMA1_DATYPE;
  output DMA1_DAVALID;
  output DMA1_DRREADY;
  output DMA1_RSTN;
  output [1:0]DMA2_DATYPE;
  output DMA2_DAVALID;
  output DMA2_DRREADY;
  output DMA2_RSTN;
  output [1:0]DMA3_DATYPE;
  output DMA3_DAVALID;
  output DMA3_DRREADY;
  output DMA3_RSTN;
  input DMA0_ACLK;
  input DMA0_DAREADY;
  input DMA0_DRLAST;
  input DMA0_DRVALID;
  input DMA1_ACLK;
  input DMA1_DAREADY;
  input DMA1_DRLAST;
  input DMA1_DRVALID;
  input DMA2_ACLK;
  input DMA2_DAREADY;
  input DMA2_DRLAST;
  input DMA2_DRVALID;
  input DMA3_ACLK;
  input DMA3_DAREADY;
  input DMA3_DRLAST;
  input DMA3_DRVALID;
  input [1:0]DMA0_DRTYPE;
  input [1:0]DMA1_DRTYPE;
  input [1:0]DMA2_DRTYPE;
  input [1:0]DMA3_DRTYPE;
  output FCLK_CLK3;
  output FCLK_CLK2;
  output FCLK_CLK1;
  output FCLK_CLK0;
  input FCLK_CLKTRIG3_N;
  input FCLK_CLKTRIG2_N;
  input FCLK_CLKTRIG1_N;
  input FCLK_CLKTRIG0_N;
  output FCLK_RESET3_N;
  output FCLK_RESET2_N;
  output FCLK_RESET1_N;
  output FCLK_RESET0_N;
  input [31:0]FTMD_TRACEIN_DATA;
  input FTMD_TRACEIN_VALID;
  input FTMD_TRACEIN_CLK;
  input [3:0]FTMD_TRACEIN_ATID;
  input FTMT_F2P_TRIG_0;
  output FTMT_F2P_TRIGACK_0;
  input FTMT_F2P_TRIG_1;
  output FTMT_F2P_TRIGACK_1;
  input FTMT_F2P_TRIG_2;
  output FTMT_F2P_TRIGACK_2;
  input FTMT_F2P_TRIG_3;
  output FTMT_F2P_TRIGACK_3;
  input [31:0]FTMT_F2P_DEBUG;
  input FTMT_P2F_TRIGACK_0;
  output FTMT_P2F_TRIG_0;
  input FTMT_P2F_TRIGACK_1;
  output FTMT_P2F_TRIG_1;
  input FTMT_P2F_TRIGACK_2;
  output FTMT_P2F_TRIG_2;
  input FTMT_P2F_TRIGACK_3;
  output FTMT_P2F_TRIG_3;
  output [31:0]FTMT_P2F_DEBUG;
  input FPGA_IDLE_N;
  output EVENT_EVENTO;
  output [1:0]EVENT_STANDBYWFE;
  output [1:0]EVENT_STANDBYWFI;
  input EVENT_EVENTI;
  input [3:0]DDR_ARB;
  inout [53:0]MIO;
  inout DDR_CAS_n;
  inout DDR_CKE;
  inout DDR_Clk_n;
  inout DDR_Clk;
  inout DDR_CS_n;
  inout DDR_DRSTB;
  inout DDR_ODT;
  inout DDR_RAS_n;
  inout DDR_WEB;
  inout [2:0]DDR_BankAddr;
  inout [14:0]DDR_Addr;
  inout DDR_VRN;
  inout DDR_VRP;
  inout [3:0]DDR_DM;
  inout [31:0]DDR_DQ;
  inout [3:0]DDR_DQS_n;
  inout [3:0]DDR_DQS;
  inout PS_SRSTB;
  inout PS_CLK;
  inout PS_PORB;

  wire \<const0> ;
  wire CAN0_PHY_RX;
  wire CAN0_PHY_TX;
  wire CAN1_PHY_RX;
  wire CAN1_PHY_TX;
  wire Core0_nFIQ;
  wire Core0_nIRQ;
  wire Core1_nFIQ;
  wire Core1_nIRQ;
  wire [3:0]DDR_ARB;
  wire [14:0]DDR_Addr;
  wire [2:0]DDR_BankAddr;
  wire DDR_CAS_n;
  wire DDR_CKE;
  wire DDR_CS_n;
  wire DDR_Clk;
  wire DDR_Clk_n;
  wire [3:0]DDR_DM;
  wire [31:0]DDR_DQ;
  wire [3:0]DDR_DQS;
  wire [3:0]DDR_DQS_n;
  wire DDR_DRSTB;
  wire DDR_ODT;
  wire DDR_RAS_n;
  wire DDR_VRN;
  wire DDR_VRP;
  wire DDR_WEB;
  wire DMA0_ACLK;
  wire DMA0_DAREADY;
  wire [1:0]DMA0_DATYPE;
  wire DMA0_DAVALID;
  wire DMA0_DRLAST;
  wire DMA0_DRREADY;
  wire [1:0]DMA0_DRTYPE;
  wire DMA0_DRVALID;
  wire DMA0_RSTN;
  wire DMA1_ACLK;
  wire DMA1_DAREADY;
  wire [1:0]DMA1_DATYPE;
  wire DMA1_DAVALID;
  wire DMA1_DRLAST;
  wire DMA1_DRREADY;
  wire [1:0]DMA1_DRTYPE;
  wire DMA1_DRVALID;
  wire DMA1_RSTN;
  wire DMA2_ACLK;
  wire DMA2_DAREADY;
  wire [1:0]DMA2_DATYPE;
  wire DMA2_DAVALID;
  wire DMA2_DRLAST;
  wire DMA2_DRREADY;
  wire [1:0]DMA2_DRTYPE;
  wire DMA2_DRVALID;
  wire DMA2_RSTN;
  wire DMA3_ACLK;
  wire DMA3_DAREADY;
  wire [1:0]DMA3_DATYPE;
  wire DMA3_DAVALID;
  wire DMA3_DRLAST;
  wire DMA3_DRREADY;
  wire [1:0]DMA3_DRTYPE;
  wire DMA3_DRVALID;
  wire DMA3_RSTN;
  wire ENET0_EXT_INTIN;
  wire ENET0_GMII_RX_CLK;
  wire ENET0_GMII_TX_CLK;
  wire ENET0_MDIO_I;
  wire ENET0_MDIO_MDC;
  wire ENET0_MDIO_O;
  wire ENET0_MDIO_T;
  wire ENET0_MDIO_T_n;
  wire ENET0_PTP_DELAY_REQ_RX;
  wire ENET0_PTP_DELAY_REQ_TX;
  wire ENET0_PTP_PDELAY_REQ_RX;
  wire ENET0_PTP_PDELAY_REQ_TX;
  wire ENET0_PTP_PDELAY_RESP_RX;
  wire ENET0_PTP_PDELAY_RESP_TX;
  wire ENET0_PTP_SYNC_FRAME_RX;
  wire ENET0_PTP_SYNC_FRAME_TX;
  wire ENET0_SOF_RX;
  wire ENET0_SOF_TX;
  wire ENET1_EXT_INTIN;
  wire ENET1_GMII_RX_CLK;
  wire ENET1_GMII_TX_CLK;
  wire ENET1_MDIO_I;
  wire ENET1_MDIO_MDC;
  wire ENET1_MDIO_O;
  wire ENET1_MDIO_T;
  wire ENET1_MDIO_T_n;
  wire ENET1_PTP_DELAY_REQ_RX;
  wire ENET1_PTP_DELAY_REQ_TX;
  wire ENET1_PTP_PDELAY_REQ_RX;
  wire ENET1_PTP_PDELAY_REQ_TX;
  wire ENET1_PTP_PDELAY_RESP_RX;
  wire ENET1_PTP_PDELAY_RESP_TX;
  wire ENET1_PTP_SYNC_FRAME_RX;
  wire ENET1_PTP_SYNC_FRAME_TX;
  wire ENET1_SOF_RX;
  wire ENET1_SOF_TX;
  wire EVENT_EVENTI;
  wire EVENT_EVENTO;
  wire [1:0]EVENT_STANDBYWFE;
  wire [1:0]EVENT_STANDBYWFI;
  wire FCLK_CLK0;
  wire FCLK_CLK1;
  wire FCLK_CLK2;
  wire FCLK_CLK3;
  wire [0:0]FCLK_CLK_unbuffered;
  wire FCLK_RESET0_N;
  wire FCLK_RESET1_N;
  wire FCLK_RESET2_N;
  wire FCLK_RESET3_N;
  wire FPGA_IDLE_N;
  wire FTMD_TRACEIN_CLK;
  wire [31:0]FTMT_F2P_DEBUG;
  wire FTMT_F2P_TRIGACK_0;
  wire FTMT_F2P_TRIGACK_1;
  wire FTMT_F2P_TRIGACK_2;
  wire FTMT_F2P_TRIGACK_3;
  wire FTMT_F2P_TRIG_0;
  wire FTMT_F2P_TRIG_1;
  wire FTMT_F2P_TRIG_2;
  wire FTMT_F2P_TRIG_3;
  wire [31:0]FTMT_P2F_DEBUG;
  wire FTMT_P2F_TRIGACK_0;
  wire FTMT_P2F_TRIGACK_1;
  wire FTMT_P2F_TRIGACK_2;
  wire FTMT_P2F_TRIGACK_3;
  wire FTMT_P2F_TRIG_0;
  wire FTMT_P2F_TRIG_1;
  wire FTMT_P2F_TRIG_2;
  wire FTMT_P2F_TRIG_3;
  wire [63:0]GPIO_I;
  wire [63:0]GPIO_O;
  wire [63:0]GPIO_T;
  wire I2C0_SCL_I;
  wire I2C0_SCL_O;
  wire I2C0_SCL_T;
  wire I2C0_SCL_T_n;
  wire I2C0_SDA_I;
  wire I2C0_SDA_O;
  wire I2C0_SDA_T;
  wire I2C0_SDA_T_n;
  wire I2C1_SCL_I;
  wire I2C1_SCL_O;
  wire I2C1_SCL_T;
  wire I2C1_SCL_T_n;
  wire I2C1_SDA_I;
  wire I2C1_SDA_O;
  wire I2C1_SDA_T;
  wire I2C1_SDA_T_n;
  wire [0:0]IRQ_F2P;
  wire IRQ_P2F_CAN0;
  wire IRQ_P2F_CAN1;
  wire IRQ_P2F_CTI;
  wire IRQ_P2F_DMAC0;
  wire IRQ_P2F_DMAC1;
  wire IRQ_P2F_DMAC2;
  wire IRQ_P2F_DMAC3;
  wire IRQ_P2F_DMAC4;
  wire IRQ_P2F_DMAC5;
  wire IRQ_P2F_DMAC6;
  wire IRQ_P2F_DMAC7;
  wire IRQ_P2F_DMAC_ABORT;
  wire IRQ_P2F_ENET0;
  wire IRQ_P2F_ENET1;
  wire IRQ_P2F_ENET_WAKE0;
  wire IRQ_P2F_ENET_WAKE1;
  wire IRQ_P2F_GPIO;
  wire IRQ_P2F_I2C0;
  wire IRQ_P2F_I2C1;
  wire IRQ_P2F_QSPI;
  wire IRQ_P2F_SDIO0;
  wire IRQ_P2F_SDIO1;
  wire IRQ_P2F_SMC;
  wire IRQ_P2F_SPI0;
  wire IRQ_P2F_SPI1;
  wire IRQ_P2F_UART0;
  wire IRQ_P2F_UART1;
  wire IRQ_P2F_USB0;
  wire IRQ_P2F_USB1;
  wire [53:0]MIO;
  wire M_AXI_GP0_ACLK;
  wire [31:0]M_AXI_GP0_ARADDR;
  wire [1:0]M_AXI_GP0_ARBURST;
  wire [3:0]M_AXI_GP0_ARCACHE;
  wire M_AXI_GP0_ARESETN;
  wire [11:0]M_AXI_GP0_ARID;
  wire [3:0]M_AXI_GP0_ARLEN;
  wire [1:0]M_AXI_GP0_ARLOCK;
  wire [2:0]M_AXI_GP0_ARPROT;
  wire [3:0]M_AXI_GP0_ARQOS;
  wire M_AXI_GP0_ARREADY;
  wire [1:0]\^M_AXI_GP0_ARSIZE ;
  wire M_AXI_GP0_ARVALID;
  wire [31:0]M_AXI_GP0_AWADDR;
  wire [1:0]M_AXI_GP0_AWBURST;
  wire [3:0]M_AXI_GP0_AWCACHE;
  wire [11:0]M_AXI_GP0_AWID;
  wire [3:0]M_AXI_GP0_AWLEN;
  wire [1:0]M_AXI_GP0_AWLOCK;
  wire [2:0]M_AXI_GP0_AWPROT;
  wire [3:0]M_AXI_GP0_AWQOS;
  wire M_AXI_GP0_AWREADY;
  wire [1:0]\^M_AXI_GP0_AWSIZE ;
  wire M_AXI_GP0_AWVALID;
  wire [11:0]M_AXI_GP0_BID;
  wire M_AXI_GP0_BREADY;
  wire [1:0]M_AXI_GP0_BRESP;
  wire M_AXI_GP0_BVALID;
  wire [31:0]M_AXI_GP0_RDATA;
  wire [11:0]M_AXI_GP0_RID;
  wire M_AXI_GP0_RLAST;
  wire M_AXI_GP0_RREADY;
  wire [1:0]M_AXI_GP0_RRESP;
  wire M_AXI_GP0_RVALID;
  wire [31:0]M_AXI_GP0_WDATA;
  wire [11:0]M_AXI_GP0_WID;
  wire M_AXI_GP0_WLAST;
  wire M_AXI_GP0_WREADY;
  wire [3:0]M_AXI_GP0_WSTRB;
  wire M_AXI_GP0_WVALID;
  wire M_AXI_GP1_ACLK;
  wire [31:0]M_AXI_GP1_ARADDR;
  wire [1:0]M_AXI_GP1_ARBURST;
  wire [3:0]M_AXI_GP1_ARCACHE;
  wire M_AXI_GP1_ARESETN;
  wire [11:0]M_AXI_GP1_ARID;
  wire [3:0]M_AXI_GP1_ARLEN;
  wire [1:0]M_AXI_GP1_ARLOCK;
  wire [2:0]M_AXI_GP1_ARPROT;
  wire [3:0]M_AXI_GP1_ARQOS;
  wire M_AXI_GP1_ARREADY;
  wire [1:0]\^M_AXI_GP1_ARSIZE ;
  wire M_AXI_GP1_ARVALID;
  wire [31:0]M_AXI_GP1_AWADDR;
  wire [1:0]M_AXI_GP1_AWBURST;
  wire [3:0]M_AXI_GP1_AWCACHE;
  wire [11:0]M_AXI_GP1_AWID;
  wire [3:0]M_AXI_GP1_AWLEN;
  wire [1:0]M_AXI_GP1_AWLOCK;
  wire [2:0]M_AXI_GP1_AWPROT;
  wire [3:0]M_AXI_GP1_AWQOS;
  wire M_AXI_GP1_AWREADY;
  wire [1:0]\^M_AXI_GP1_AWSIZE ;
  wire M_AXI_GP1_AWVALID;
  wire [11:0]M_AXI_GP1_BID;
  wire M_AXI_GP1_BREADY;
  wire [1:0]M_AXI_GP1_BRESP;
  wire M_AXI_GP1_BVALID;
  wire [31:0]M_AXI_GP1_RDATA;
  wire [11:0]M_AXI_GP1_RID;
  wire M_AXI_GP1_RLAST;
  wire M_AXI_GP1_RREADY;
  wire [1:0]M_AXI_GP1_RRESP;
  wire M_AXI_GP1_RVALID;
  wire [31:0]M_AXI_GP1_WDATA;
  wire [11:0]M_AXI_GP1_WID;
  wire M_AXI_GP1_WLAST;
  wire M_AXI_GP1_WREADY;
  wire [3:0]M_AXI_GP1_WSTRB;
  wire M_AXI_GP1_WVALID;
  wire PJTAG_TCK;
  wire PJTAG_TDI;
  wire PJTAG_TMS;
  wire PS_CLK;
  wire PS_PORB;
  wire PS_SRSTB;
  wire SDIO0_BUSPOW;
  wire [2:0]SDIO0_BUSVOLT;
  wire SDIO0_CDN;
  wire SDIO0_CLK;
  wire SDIO0_CLK_FB;
  wire SDIO0_CMD_I;
  wire SDIO0_CMD_O;
  wire SDIO0_CMD_T;
  wire SDIO0_CMD_T_n;
  wire [3:0]SDIO0_DATA_I;
  wire [3:0]SDIO0_DATA_O;
  wire [3:0]SDIO0_DATA_T;
  wire [3:0]SDIO0_DATA_T_n;
  wire SDIO0_LED;
  wire SDIO0_WP;
  wire SDIO1_BUSPOW;
  wire [2:0]SDIO1_BUSVOLT;
  wire SDIO1_CDN;
  wire SDIO1_CLK;
  wire SDIO1_CLK_FB;
  wire SDIO1_CMD_I;
  wire SDIO1_CMD_O;
  wire SDIO1_CMD_T;
  wire SDIO1_CMD_T_n;
  wire [3:0]SDIO1_DATA_I;
  wire [3:0]SDIO1_DATA_O;
  wire [3:0]SDIO1_DATA_T;
  wire [3:0]SDIO1_DATA_T_n;
  wire SDIO1_LED;
  wire SDIO1_WP;
  wire SPI0_MISO_I;
  wire SPI0_MISO_O;
  wire SPI0_MISO_T;
  wire SPI0_MISO_T_n;
  wire SPI0_MOSI_I;
  wire SPI0_MOSI_O;
  wire SPI0_MOSI_T;
  wire SPI0_MOSI_T_n;
  wire SPI0_SCLK_I;
  wire SPI0_SCLK_O;
  wire SPI0_SCLK_T;
  wire SPI0_SCLK_T_n;
  wire SPI0_SS1_O;
  wire SPI0_SS2_O;
  wire SPI0_SS_I;
  wire SPI0_SS_O;
  wire SPI0_SS_T;
  wire SPI0_SS_T_n;
  wire SPI1_MISO_I;
  wire SPI1_MISO_O;
  wire SPI1_MISO_T;
  wire SPI1_MISO_T_n;
  wire SPI1_MOSI_I;
  wire SPI1_MOSI_O;
  wire SPI1_MOSI_T;
  wire SPI1_MOSI_T_n;
  wire SPI1_SCLK_I;
  wire SPI1_SCLK_O;
  wire SPI1_SCLK_T;
  wire SPI1_SCLK_T_n;
  wire SPI1_SS1_O;
  wire SPI1_SS2_O;
  wire SPI1_SS_I;
  wire SPI1_SS_O;
  wire SPI1_SS_T;
  wire SPI1_SS_T_n;
  wire SRAM_INTIN;
  wire S_AXI_ACP_ACLK;
  wire [31:0]S_AXI_ACP_ARADDR;
  wire [1:0]S_AXI_ACP_ARBURST;
  wire [3:0]S_AXI_ACP_ARCACHE;
  wire S_AXI_ACP_ARESETN;
  wire [2:0]S_AXI_ACP_ARID;
  wire [3:0]S_AXI_ACP_ARLEN;
  wire [1:0]S_AXI_ACP_ARLOCK;
  wire [2:0]S_AXI_ACP_ARPROT;
  wire [3:0]S_AXI_ACP_ARQOS;
  wire S_AXI_ACP_ARREADY;
  wire [2:0]S_AXI_ACP_ARSIZE;
  wire [4:0]S_AXI_ACP_ARUSER;
  wire S_AXI_ACP_ARVALID;
  wire [31:0]S_AXI_ACP_AWADDR;
  wire [1:0]S_AXI_ACP_AWBURST;
  wire [3:0]S_AXI_ACP_AWCACHE;
  wire [2:0]S_AXI_ACP_AWID;
  wire [3:0]S_AXI_ACP_AWLEN;
  wire [1:0]S_AXI_ACP_AWLOCK;
  wire [2:0]S_AXI_ACP_AWPROT;
  wire [3:0]S_AXI_ACP_AWQOS;
  wire S_AXI_ACP_AWREADY;
  wire [2:0]S_AXI_ACP_AWSIZE;
  wire [4:0]S_AXI_ACP_AWUSER;
  wire S_AXI_ACP_AWVALID;
  wire [2:0]S_AXI_ACP_BID;
  wire S_AXI_ACP_BREADY;
  wire [1:0]S_AXI_ACP_BRESP;
  wire S_AXI_ACP_BVALID;
  wire [63:0]S_AXI_ACP_RDATA;
  wire [2:0]S_AXI_ACP_RID;
  wire S_AXI_ACP_RLAST;
  wire S_AXI_ACP_RREADY;
  wire [1:0]S_AXI_ACP_RRESP;
  wire S_AXI_ACP_RVALID;
  wire [63:0]S_AXI_ACP_WDATA;
  wire [2:0]S_AXI_ACP_WID;
  wire S_AXI_ACP_WLAST;
  wire S_AXI_ACP_WREADY;
  wire [7:0]S_AXI_ACP_WSTRB;
  wire S_AXI_ACP_WVALID;
  wire S_AXI_GP0_ACLK;
  wire [31:0]S_AXI_GP0_ARADDR;
  wire [1:0]S_AXI_GP0_ARBURST;
  wire [3:0]S_AXI_GP0_ARCACHE;
  wire S_AXI_GP0_ARESETN;
  wire [5:0]S_AXI_GP0_ARID;
  wire [3:0]S_AXI_GP0_ARLEN;
  wire [1:0]S_AXI_GP0_ARLOCK;
  wire [2:0]S_AXI_GP0_ARPROT;
  wire [3:0]S_AXI_GP0_ARQOS;
  wire S_AXI_GP0_ARREADY;
  wire [2:0]S_AXI_GP0_ARSIZE;
  wire S_AXI_GP0_ARVALID;
  wire [31:0]S_AXI_GP0_AWADDR;
  wire [1:0]S_AXI_GP0_AWBURST;
  wire [3:0]S_AXI_GP0_AWCACHE;
  wire [5:0]S_AXI_GP0_AWID;
  wire [3:0]S_AXI_GP0_AWLEN;
  wire [1:0]S_AXI_GP0_AWLOCK;
  wire [2:0]S_AXI_GP0_AWPROT;
  wire [3:0]S_AXI_GP0_AWQOS;
  wire S_AXI_GP0_AWREADY;
  wire [2:0]S_AXI_GP0_AWSIZE;
  wire S_AXI_GP0_AWVALID;
  wire [5:0]S_AXI_GP0_BID;
  wire S_AXI_GP0_BREADY;
  wire [1:0]S_AXI_GP0_BRESP;
  wire S_AXI_GP0_BVALID;
  wire [31:0]S_AXI_GP0_RDATA;
  wire [5:0]S_AXI_GP0_RID;
  wire S_AXI_GP0_RLAST;
  wire S_AXI_GP0_RREADY;
  wire [1:0]S_AXI_GP0_RRESP;
  wire S_AXI_GP0_RVALID;
  wire [31:0]S_AXI_GP0_WDATA;
  wire [5:0]S_AXI_GP0_WID;
  wire S_AXI_GP0_WLAST;
  wire S_AXI_GP0_WREADY;
  wire [3:0]S_AXI_GP0_WSTRB;
  wire S_AXI_GP0_WVALID;
  wire S_AXI_GP1_ACLK;
  wire [31:0]S_AXI_GP1_ARADDR;
  wire [1:0]S_AXI_GP1_ARBURST;
  wire [3:0]S_AXI_GP1_ARCACHE;
  wire S_AXI_GP1_ARESETN;
  wire [5:0]S_AXI_GP1_ARID;
  wire [3:0]S_AXI_GP1_ARLEN;
  wire [1:0]S_AXI_GP1_ARLOCK;
  wire [2:0]S_AXI_GP1_ARPROT;
  wire [3:0]S_AXI_GP1_ARQOS;
  wire S_AXI_GP1_ARREADY;
  wire [2:0]S_AXI_GP1_ARSIZE;
  wire S_AXI_GP1_ARVALID;
  wire [31:0]S_AXI_GP1_AWADDR;
  wire [1:0]S_AXI_GP1_AWBURST;
  wire [3:0]S_AXI_GP1_AWCACHE;
  wire [5:0]S_AXI_GP1_AWID;
  wire [3:0]S_AXI_GP1_AWLEN;
  wire [1:0]S_AXI_GP1_AWLOCK;
  wire [2:0]S_AXI_GP1_AWPROT;
  wire [3:0]S_AXI_GP1_AWQOS;
  wire S_AXI_GP1_AWREADY;
  wire [2:0]S_AXI_GP1_AWSIZE;
  wire S_AXI_GP1_AWVALID;
  wire [5:0]S_AXI_GP1_BID;
  wire S_AXI_GP1_BREADY;
  wire [1:0]S_AXI_GP1_BRESP;
  wire S_AXI_GP1_BVALID;
  wire [31:0]S_AXI_GP1_RDATA;
  wire [5:0]S_AXI_GP1_RID;
  wire S_AXI_GP1_RLAST;
  wire S_AXI_GP1_RREADY;
  wire [1:0]S_AXI_GP1_RRESP;
  wire S_AXI_GP1_RVALID;
  wire [31:0]S_AXI_GP1_WDATA;
  wire [5:0]S_AXI_GP1_WID;
  wire S_AXI_GP1_WLAST;
  wire S_AXI_GP1_WREADY;
  wire [3:0]S_AXI_GP1_WSTRB;
  wire S_AXI_GP1_WVALID;
  wire S_AXI_HP0_ACLK;
  wire [31:0]S_AXI_HP0_ARADDR;
  wire [1:0]S_AXI_HP0_ARBURST;
  wire [3:0]S_AXI_HP0_ARCACHE;
  wire S_AXI_HP0_ARESETN;
  wire [5:0]S_AXI_HP0_ARID;
  wire [3:0]S_AXI_HP0_ARLEN;
  wire [1:0]S_AXI_HP0_ARLOCK;
  wire [2:0]S_AXI_HP0_ARPROT;
  wire [3:0]S_AXI_HP0_ARQOS;
  wire S_AXI_HP0_ARREADY;
  wire [2:0]S_AXI_HP0_ARSIZE;
  wire S_AXI_HP0_ARVALID;
  wire [31:0]S_AXI_HP0_AWADDR;
  wire [1:0]S_AXI_HP0_AWBURST;
  wire [3:0]S_AXI_HP0_AWCACHE;
  wire [5:0]S_AXI_HP0_AWID;
  wire [3:0]S_AXI_HP0_AWLEN;
  wire [1:0]S_AXI_HP0_AWLOCK;
  wire [2:0]S_AXI_HP0_AWPROT;
  wire [3:0]S_AXI_HP0_AWQOS;
  wire S_AXI_HP0_AWREADY;
  wire [2:0]S_AXI_HP0_AWSIZE;
  wire S_AXI_HP0_AWVALID;
  wire [5:0]S_AXI_HP0_BID;
  wire S_AXI_HP0_BREADY;
  wire [1:0]S_AXI_HP0_BRESP;
  wire S_AXI_HP0_BVALID;
  wire [2:0]S_AXI_HP0_RACOUNT;
  wire [7:0]S_AXI_HP0_RCOUNT;
  wire [63:0]S_AXI_HP0_RDATA;
  wire S_AXI_HP0_RDISSUECAP1_EN;
  wire [5:0]S_AXI_HP0_RID;
  wire S_AXI_HP0_RLAST;
  wire S_AXI_HP0_RREADY;
  wire [1:0]S_AXI_HP0_RRESP;
  wire S_AXI_HP0_RVALID;
  wire [5:0]S_AXI_HP0_WACOUNT;
  wire [7:0]S_AXI_HP0_WCOUNT;
  wire [63:0]S_AXI_HP0_WDATA;
  wire [5:0]S_AXI_HP0_WID;
  wire S_AXI_HP0_WLAST;
  wire S_AXI_HP0_WREADY;
  wire S_AXI_HP0_WRISSUECAP1_EN;
  wire [7:0]S_AXI_HP0_WSTRB;
  wire S_AXI_HP0_WVALID;
  wire S_AXI_HP1_ACLK;
  wire [31:0]S_AXI_HP1_ARADDR;
  wire [1:0]S_AXI_HP1_ARBURST;
  wire [3:0]S_AXI_HP1_ARCACHE;
  wire S_AXI_HP1_ARESETN;
  wire [5:0]S_AXI_HP1_ARID;
  wire [3:0]S_AXI_HP1_ARLEN;
  wire [1:0]S_AXI_HP1_ARLOCK;
  wire [2:0]S_AXI_HP1_ARPROT;
  wire [3:0]S_AXI_HP1_ARQOS;
  wire S_AXI_HP1_ARREADY;
  wire [2:0]S_AXI_HP1_ARSIZE;
  wire S_AXI_HP1_ARVALID;
  wire [31:0]S_AXI_HP1_AWADDR;
  wire [1:0]S_AXI_HP1_AWBURST;
  wire [3:0]S_AXI_HP1_AWCACHE;
  wire [5:0]S_AXI_HP1_AWID;
  wire [3:0]S_AXI_HP1_AWLEN;
  wire [1:0]S_AXI_HP1_AWLOCK;
  wire [2:0]S_AXI_HP1_AWPROT;
  wire [3:0]S_AXI_HP1_AWQOS;
  wire S_AXI_HP1_AWREADY;
  wire [2:0]S_AXI_HP1_AWSIZE;
  wire S_AXI_HP1_AWVALID;
  wire [5:0]S_AXI_HP1_BID;
  wire S_AXI_HP1_BREADY;
  wire [1:0]S_AXI_HP1_BRESP;
  wire S_AXI_HP1_BVALID;
  wire [2:0]S_AXI_HP1_RACOUNT;
  wire [7:0]S_AXI_HP1_RCOUNT;
  wire [63:0]S_AXI_HP1_RDATA;
  wire S_AXI_HP1_RDISSUECAP1_EN;
  wire [5:0]S_AXI_HP1_RID;
  wire S_AXI_HP1_RLAST;
  wire S_AXI_HP1_RREADY;
  wire [1:0]S_AXI_HP1_RRESP;
  wire S_AXI_HP1_RVALID;
  wire [5:0]S_AXI_HP1_WACOUNT;
  wire [7:0]S_AXI_HP1_WCOUNT;
  wire [63:0]S_AXI_HP1_WDATA;
  wire [5:0]S_AXI_HP1_WID;
  wire S_AXI_HP1_WLAST;
  wire S_AXI_HP1_WREADY;
  wire S_AXI_HP1_WRISSUECAP1_EN;
  wire [7:0]S_AXI_HP1_WSTRB;
  wire S_AXI_HP1_WVALID;
  wire S_AXI_HP2_ACLK;
  wire [31:0]S_AXI_HP2_ARADDR;
  wire [1:0]S_AXI_HP2_ARBURST;
  wire [3:0]S_AXI_HP2_ARCACHE;
  wire S_AXI_HP2_ARESETN;
  wire [5:0]S_AXI_HP2_ARID;
  wire [3:0]S_AXI_HP2_ARLEN;
  wire [1:0]S_AXI_HP2_ARLOCK;
  wire [2:0]S_AXI_HP2_ARPROT;
  wire [3:0]S_AXI_HP2_ARQOS;
  wire S_AXI_HP2_ARREADY;
  wire [2:0]S_AXI_HP2_ARSIZE;
  wire S_AXI_HP2_ARVALID;
  wire [31:0]S_AXI_HP2_AWADDR;
  wire [1:0]S_AXI_HP2_AWBURST;
  wire [3:0]S_AXI_HP2_AWCACHE;
  wire [5:0]S_AXI_HP2_AWID;
  wire [3:0]S_AXI_HP2_AWLEN;
  wire [1:0]S_AXI_HP2_AWLOCK;
  wire [2:0]S_AXI_HP2_AWPROT;
  wire [3:0]S_AXI_HP2_AWQOS;
  wire S_AXI_HP2_AWREADY;
  wire [2:0]S_AXI_HP2_AWSIZE;
  wire S_AXI_HP2_AWVALID;
  wire [5:0]S_AXI_HP2_BID;
  wire S_AXI_HP2_BREADY;
  wire [1:0]S_AXI_HP2_BRESP;
  wire S_AXI_HP2_BVALID;
  wire [2:0]S_AXI_HP2_RACOUNT;
  wire [7:0]S_AXI_HP2_RCOUNT;
  wire [63:0]S_AXI_HP2_RDATA;
  wire S_AXI_HP2_RDISSUECAP1_EN;
  wire [5:0]S_AXI_HP2_RID;
  wire S_AXI_HP2_RLAST;
  wire S_AXI_HP2_RREADY;
  wire [1:0]S_AXI_HP2_RRESP;
  wire S_AXI_HP2_RVALID;
  wire [5:0]S_AXI_HP2_WACOUNT;
  wire [7:0]S_AXI_HP2_WCOUNT;
  wire [63:0]S_AXI_HP2_WDATA;
  wire [5:0]S_AXI_HP2_WID;
  wire S_AXI_HP2_WLAST;
  wire S_AXI_HP2_WREADY;
  wire S_AXI_HP2_WRISSUECAP1_EN;
  wire [7:0]S_AXI_HP2_WSTRB;
  wire S_AXI_HP2_WVALID;
  wire S_AXI_HP3_ACLK;
  wire [31:0]S_AXI_HP3_ARADDR;
  wire [1:0]S_AXI_HP3_ARBURST;
  wire [3:0]S_AXI_HP3_ARCACHE;
  wire S_AXI_HP3_ARESETN;
  wire [5:0]S_AXI_HP3_ARID;
  wire [3:0]S_AXI_HP3_ARLEN;
  wire [1:0]S_AXI_HP3_ARLOCK;
  wire [2:0]S_AXI_HP3_ARPROT;
  wire [3:0]S_AXI_HP3_ARQOS;
  wire S_AXI_HP3_ARREADY;
  wire [2:0]S_AXI_HP3_ARSIZE;
  wire S_AXI_HP3_ARVALID;
  wire [31:0]S_AXI_HP3_AWADDR;
  wire [1:0]S_AXI_HP3_AWBURST;
  wire [3:0]S_AXI_HP3_AWCACHE;
  wire [5:0]S_AXI_HP3_AWID;
  wire [3:0]S_AXI_HP3_AWLEN;
  wire [1:0]S_AXI_HP3_AWLOCK;
  wire [2:0]S_AXI_HP3_AWPROT;
  wire [3:0]S_AXI_HP3_AWQOS;
  wire S_AXI_HP3_AWREADY;
  wire [2:0]S_AXI_HP3_AWSIZE;
  wire S_AXI_HP3_AWVALID;
  wire [5:0]S_AXI_HP3_BID;
  wire S_AXI_HP3_BREADY;
  wire [1:0]S_AXI_HP3_BRESP;
  wire S_AXI_HP3_BVALID;
  wire [2:0]S_AXI_HP3_RACOUNT;
  wire [7:0]S_AXI_HP3_RCOUNT;
  wire [63:0]S_AXI_HP3_RDATA;
  wire S_AXI_HP3_RDISSUECAP1_EN;
  wire [5:0]S_AXI_HP3_RID;
  wire S_AXI_HP3_RLAST;
  wire S_AXI_HP3_RREADY;
  wire [1:0]S_AXI_HP3_RRESP;
  wire S_AXI_HP3_RVALID;
  wire [5:0]S_AXI_HP3_WACOUNT;
  wire [7:0]S_AXI_HP3_WCOUNT;
  wire [63:0]S_AXI_HP3_WDATA;
  wire [5:0]S_AXI_HP3_WID;
  wire S_AXI_HP3_WLAST;
  wire S_AXI_HP3_WREADY;
  wire S_AXI_HP3_WRISSUECAP1_EN;
  wire [7:0]S_AXI_HP3_WSTRB;
  wire S_AXI_HP3_WVALID;
  wire TRACE_CLK;
  (* RTL_KEEP = "true" *) wire \TRACE_CTL_PIPE[0] ;
  (* RTL_KEEP = "true" *) wire \TRACE_CTL_PIPE[1] ;
  (* RTL_KEEP = "true" *) wire \TRACE_CTL_PIPE[2] ;
  (* RTL_KEEP = "true" *) wire \TRACE_CTL_PIPE[3] ;
  (* RTL_KEEP = "true" *) wire \TRACE_CTL_PIPE[4] ;
  (* RTL_KEEP = "true" *) wire \TRACE_CTL_PIPE[5] ;
  (* RTL_KEEP = "true" *) wire \TRACE_CTL_PIPE[6] ;
  (* RTL_KEEP = "true" *) wire \TRACE_CTL_PIPE[7] ;
  (* RTL_KEEP = "true" *) wire [1:0]\TRACE_DATA_PIPE[0] ;
  (* RTL_KEEP = "true" *) wire [1:0]\TRACE_DATA_PIPE[1] ;
  (* RTL_KEEP = "true" *) wire [1:0]\TRACE_DATA_PIPE[2] ;
  (* RTL_KEEP = "true" *) wire [1:0]\TRACE_DATA_PIPE[3] ;
  (* RTL_KEEP = "true" *) wire [1:0]\TRACE_DATA_PIPE[4] ;
  (* RTL_KEEP = "true" *) wire [1:0]\TRACE_DATA_PIPE[5] ;
  (* RTL_KEEP = "true" *) wire [1:0]\TRACE_DATA_PIPE[6] ;
  (* RTL_KEEP = "true" *) wire [1:0]\TRACE_DATA_PIPE[7] ;
  wire TTC0_CLK0_IN;
  wire TTC0_CLK1_IN;
  wire TTC0_CLK2_IN;
  wire TTC0_WAVE0_OUT;
  wire TTC0_WAVE1_OUT;
  wire TTC0_WAVE2_OUT;
  wire TTC1_CLK0_IN;
  wire TTC1_CLK1_IN;
  wire TTC1_CLK2_IN;
  wire TTC1_WAVE0_OUT;
  wire TTC1_WAVE1_OUT;
  wire TTC1_WAVE2_OUT;
  wire UART0_CTSN;
  wire UART0_DCDN;
  wire UART0_DSRN;
  wire UART0_DTRN;
  wire UART0_RIN;
  wire UART0_RTSN;
  wire UART0_RX;
  wire UART0_TX;
  wire UART1_CTSN;
  wire UART1_DCDN;
  wire UART1_DSRN;
  wire UART1_DTRN;
  wire UART1_RIN;
  wire UART1_RTSN;
  wire UART1_RX;
  wire UART1_TX;
  wire [1:0]USB0_PORT_INDCTL;
  wire USB0_VBUS_PWRFAULT;
  wire USB0_VBUS_PWRSELECT;
  wire [1:0]USB1_PORT_INDCTL;
  wire USB1_VBUS_PWRFAULT;
  wire USB1_VBUS_PWRSELECT;
  wire WDT_CLK_IN;
  wire WDT_RST_OUT;
  wire [14:0]buffered_DDR_Addr;
  wire [2:0]buffered_DDR_BankAddr;
  wire buffered_DDR_CAS_n;
  wire buffered_DDR_CKE;
  wire buffered_DDR_CS_n;
  wire buffered_DDR_Clk;
  wire buffered_DDR_Clk_n;
  wire [3:0]buffered_DDR_DM;
  wire [31:0]buffered_DDR_DQ;
  wire [3:0]buffered_DDR_DQS;
  wire [3:0]buffered_DDR_DQS_n;
  wire buffered_DDR_DRSTB;
  wire buffered_DDR_ODT;
  wire buffered_DDR_RAS_n;
  wire buffered_DDR_VRN;
  wire buffered_DDR_VRP;
  wire buffered_DDR_WEB;
  wire [53:0]buffered_MIO;
  wire buffered_PS_CLK;
  wire buffered_PS_PORB;
  wire buffered_PS_SRSTB;
  wire [63:0]gpio_out_t_n;
  wire NLW_PS7_i_EMIOENET0GMIITXEN_UNCONNECTED;
  wire NLW_PS7_i_EMIOENET0GMIITXER_UNCONNECTED;
  wire NLW_PS7_i_EMIOENET1GMIITXEN_UNCONNECTED;
  wire NLW_PS7_i_EMIOENET1GMIITXER_UNCONNECTED;
  wire NLW_PS7_i_EMIOPJTAGTDO_UNCONNECTED;
  wire NLW_PS7_i_EMIOPJTAGTDTN_UNCONNECTED;
  wire NLW_PS7_i_EMIOTRACECTL_UNCONNECTED;
  wire [7:0]NLW_PS7_i_EMIOENET0GMIITXD_UNCONNECTED;
  wire [7:0]NLW_PS7_i_EMIOENET1GMIITXD_UNCONNECTED;
  wire [31:0]NLW_PS7_i_EMIOTRACEDATA_UNCONNECTED;

  assign ENET0_GMII_TXD[7] = \<const0> ;
  assign ENET0_GMII_TXD[6] = \<const0> ;
  assign ENET0_GMII_TXD[5] = \<const0> ;
  assign ENET0_GMII_TXD[4] = \<const0> ;
  assign ENET0_GMII_TXD[3] = \<const0> ;
  assign ENET0_GMII_TXD[2] = \<const0> ;
  assign ENET0_GMII_TXD[1] = \<const0> ;
  assign ENET0_GMII_TXD[0] = \<const0> ;
  assign ENET0_GMII_TX_EN = \<const0> ;
  assign ENET0_GMII_TX_ER = \<const0> ;
  assign ENET1_GMII_TXD[7] = \<const0> ;
  assign ENET1_GMII_TXD[6] = \<const0> ;
  assign ENET1_GMII_TXD[5] = \<const0> ;
  assign ENET1_GMII_TXD[4] = \<const0> ;
  assign ENET1_GMII_TXD[3] = \<const0> ;
  assign ENET1_GMII_TXD[2] = \<const0> ;
  assign ENET1_GMII_TXD[1] = \<const0> ;
  assign ENET1_GMII_TXD[0] = \<const0> ;
  assign ENET1_GMII_TX_EN = \<const0> ;
  assign ENET1_GMII_TX_ER = \<const0> ;
  assign M_AXI_GP0_ARSIZE[2] = \<const0> ;
  assign M_AXI_GP0_ARSIZE[1:0] = \^M_AXI_GP0_ARSIZE [1:0];
  assign M_AXI_GP0_AWSIZE[2] = \<const0> ;
  assign M_AXI_GP0_AWSIZE[1:0] = \^M_AXI_GP0_AWSIZE [1:0];
  assign M_AXI_GP1_ARSIZE[2] = \<const0> ;
  assign M_AXI_GP1_ARSIZE[1:0] = \^M_AXI_GP1_ARSIZE [1:0];
  assign M_AXI_GP1_AWSIZE[2] = \<const0> ;
  assign M_AXI_GP1_AWSIZE[1:0] = \^M_AXI_GP1_AWSIZE [1:0];
  assign PJTAG_TDO = \<const0> ;
  assign TRACE_CLK_OUT = \<const0> ;
  assign TRACE_CTL = \TRACE_CTL_PIPE[0] ;
  assign TRACE_DATA[1:0] = \TRACE_DATA_PIPE[0] ;
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF DDR_CAS_n_BIBUF
       (.IO(buffered_DDR_CAS_n),
        .PAD(DDR_CAS_n));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF DDR_CKE_BIBUF
       (.IO(buffered_DDR_CKE),
        .PAD(DDR_CKE));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF DDR_CS_n_BIBUF
       (.IO(buffered_DDR_CS_n),
        .PAD(DDR_CS_n));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF DDR_Clk_BIBUF
       (.IO(buffered_DDR_Clk),
        .PAD(DDR_Clk));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF DDR_Clk_n_BIBUF
       (.IO(buffered_DDR_Clk_n),
        .PAD(DDR_Clk_n));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF DDR_DRSTB_BIBUF
       (.IO(buffered_DDR_DRSTB),
        .PAD(DDR_DRSTB));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF DDR_ODT_BIBUF
       (.IO(buffered_DDR_ODT),
        .PAD(DDR_ODT));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF DDR_RAS_n_BIBUF
       (.IO(buffered_DDR_RAS_n),
        .PAD(DDR_RAS_n));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF DDR_VRN_BIBUF
       (.IO(buffered_DDR_VRN),
        .PAD(DDR_VRN));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF DDR_VRP_BIBUF
       (.IO(buffered_DDR_VRP),
        .PAD(DDR_VRP));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF DDR_WEB_BIBUF
       (.IO(buffered_DDR_WEB),
        .PAD(DDR_WEB));
  LUT1 #(
    .INIT(2'h1)) 
    ENET0_MDIO_T_INST_0
       (.I0(ENET0_MDIO_T_n),
        .O(ENET0_MDIO_T));
  LUT1 #(
    .INIT(2'h1)) 
    ENET1_MDIO_T_INST_0
       (.I0(ENET1_MDIO_T_n),
        .O(ENET1_MDIO_T));
  GND GND
       (.G(\<const0> ));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[0]_INST_0 
       (.I0(gpio_out_t_n[0]),
        .O(GPIO_T[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[10]_INST_0 
       (.I0(gpio_out_t_n[10]),
        .O(GPIO_T[10]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[11]_INST_0 
       (.I0(gpio_out_t_n[11]),
        .O(GPIO_T[11]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[12]_INST_0 
       (.I0(gpio_out_t_n[12]),
        .O(GPIO_T[12]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[13]_INST_0 
       (.I0(gpio_out_t_n[13]),
        .O(GPIO_T[13]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[14]_INST_0 
       (.I0(gpio_out_t_n[14]),
        .O(GPIO_T[14]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[15]_INST_0 
       (.I0(gpio_out_t_n[15]),
        .O(GPIO_T[15]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[16]_INST_0 
       (.I0(gpio_out_t_n[16]),
        .O(GPIO_T[16]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[17]_INST_0 
       (.I0(gpio_out_t_n[17]),
        .O(GPIO_T[17]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[18]_INST_0 
       (.I0(gpio_out_t_n[18]),
        .O(GPIO_T[18]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[19]_INST_0 
       (.I0(gpio_out_t_n[19]),
        .O(GPIO_T[19]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[1]_INST_0 
       (.I0(gpio_out_t_n[1]),
        .O(GPIO_T[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[20]_INST_0 
       (.I0(gpio_out_t_n[20]),
        .O(GPIO_T[20]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[21]_INST_0 
       (.I0(gpio_out_t_n[21]),
        .O(GPIO_T[21]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[22]_INST_0 
       (.I0(gpio_out_t_n[22]),
        .O(GPIO_T[22]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[23]_INST_0 
       (.I0(gpio_out_t_n[23]),
        .O(GPIO_T[23]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[24]_INST_0 
       (.I0(gpio_out_t_n[24]),
        .O(GPIO_T[24]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[25]_INST_0 
       (.I0(gpio_out_t_n[25]),
        .O(GPIO_T[25]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[26]_INST_0 
       (.I0(gpio_out_t_n[26]),
        .O(GPIO_T[26]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[27]_INST_0 
       (.I0(gpio_out_t_n[27]),
        .O(GPIO_T[27]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[28]_INST_0 
       (.I0(gpio_out_t_n[28]),
        .O(GPIO_T[28]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[29]_INST_0 
       (.I0(gpio_out_t_n[29]),
        .O(GPIO_T[29]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[2]_INST_0 
       (.I0(gpio_out_t_n[2]),
        .O(GPIO_T[2]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[30]_INST_0 
       (.I0(gpio_out_t_n[30]),
        .O(GPIO_T[30]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[31]_INST_0 
       (.I0(gpio_out_t_n[31]),
        .O(GPIO_T[31]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[32]_INST_0 
       (.I0(gpio_out_t_n[32]),
        .O(GPIO_T[32]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[33]_INST_0 
       (.I0(gpio_out_t_n[33]),
        .O(GPIO_T[33]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[34]_INST_0 
       (.I0(gpio_out_t_n[34]),
        .O(GPIO_T[34]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[35]_INST_0 
       (.I0(gpio_out_t_n[35]),
        .O(GPIO_T[35]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[36]_INST_0 
       (.I0(gpio_out_t_n[36]),
        .O(GPIO_T[36]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[37]_INST_0 
       (.I0(gpio_out_t_n[37]),
        .O(GPIO_T[37]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[38]_INST_0 
       (.I0(gpio_out_t_n[38]),
        .O(GPIO_T[38]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[39]_INST_0 
       (.I0(gpio_out_t_n[39]),
        .O(GPIO_T[39]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[3]_INST_0 
       (.I0(gpio_out_t_n[3]),
        .O(GPIO_T[3]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[40]_INST_0 
       (.I0(gpio_out_t_n[40]),
        .O(GPIO_T[40]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[41]_INST_0 
       (.I0(gpio_out_t_n[41]),
        .O(GPIO_T[41]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[42]_INST_0 
       (.I0(gpio_out_t_n[42]),
        .O(GPIO_T[42]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[43]_INST_0 
       (.I0(gpio_out_t_n[43]),
        .O(GPIO_T[43]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[44]_INST_0 
       (.I0(gpio_out_t_n[44]),
        .O(GPIO_T[44]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[45]_INST_0 
       (.I0(gpio_out_t_n[45]),
        .O(GPIO_T[45]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[46]_INST_0 
       (.I0(gpio_out_t_n[46]),
        .O(GPIO_T[46]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[47]_INST_0 
       (.I0(gpio_out_t_n[47]),
        .O(GPIO_T[47]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[48]_INST_0 
       (.I0(gpio_out_t_n[48]),
        .O(GPIO_T[48]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[49]_INST_0 
       (.I0(gpio_out_t_n[49]),
        .O(GPIO_T[49]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[4]_INST_0 
       (.I0(gpio_out_t_n[4]),
        .O(GPIO_T[4]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[50]_INST_0 
       (.I0(gpio_out_t_n[50]),
        .O(GPIO_T[50]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[51]_INST_0 
       (.I0(gpio_out_t_n[51]),
        .O(GPIO_T[51]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[52]_INST_0 
       (.I0(gpio_out_t_n[52]),
        .O(GPIO_T[52]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[53]_INST_0 
       (.I0(gpio_out_t_n[53]),
        .O(GPIO_T[53]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[54]_INST_0 
       (.I0(gpio_out_t_n[54]),
        .O(GPIO_T[54]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[55]_INST_0 
       (.I0(gpio_out_t_n[55]),
        .O(GPIO_T[55]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[56]_INST_0 
       (.I0(gpio_out_t_n[56]),
        .O(GPIO_T[56]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[57]_INST_0 
       (.I0(gpio_out_t_n[57]),
        .O(GPIO_T[57]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[58]_INST_0 
       (.I0(gpio_out_t_n[58]),
        .O(GPIO_T[58]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[59]_INST_0 
       (.I0(gpio_out_t_n[59]),
        .O(GPIO_T[59]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[5]_INST_0 
       (.I0(gpio_out_t_n[5]),
        .O(GPIO_T[5]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[60]_INST_0 
       (.I0(gpio_out_t_n[60]),
        .O(GPIO_T[60]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[61]_INST_0 
       (.I0(gpio_out_t_n[61]),
        .O(GPIO_T[61]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[62]_INST_0 
       (.I0(gpio_out_t_n[62]),
        .O(GPIO_T[62]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[63]_INST_0 
       (.I0(gpio_out_t_n[63]),
        .O(GPIO_T[63]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[6]_INST_0 
       (.I0(gpio_out_t_n[6]),
        .O(GPIO_T[6]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[7]_INST_0 
       (.I0(gpio_out_t_n[7]),
        .O(GPIO_T[7]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[8]_INST_0 
       (.I0(gpio_out_t_n[8]),
        .O(GPIO_T[8]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[9]_INST_0 
       (.I0(gpio_out_t_n[9]),
        .O(GPIO_T[9]));
  LUT1 #(
    .INIT(2'h1)) 
    I2C0_SCL_T_INST_0
       (.I0(I2C0_SCL_T_n),
        .O(I2C0_SCL_T));
  LUT1 #(
    .INIT(2'h1)) 
    I2C0_SDA_T_INST_0
       (.I0(I2C0_SDA_T_n),
        .O(I2C0_SDA_T));
  LUT1 #(
    .INIT(2'h1)) 
    I2C1_SCL_T_INST_0
       (.I0(I2C1_SCL_T_n),
        .O(I2C1_SCL_T));
  LUT1 #(
    .INIT(2'h1)) 
    I2C1_SDA_T_INST_0
       (.I0(I2C1_SDA_T_n),
        .O(I2C1_SDA_T));
  (* BOX_TYPE = "PRIMITIVE" *) 
  PS7 PS7_i
       (.DDRA(buffered_DDR_Addr),
        .DDRARB(DDR_ARB),
        .DDRBA(buffered_DDR_BankAddr),
        .DDRCASB(buffered_DDR_CAS_n),
        .DDRCKE(buffered_DDR_CKE),
        .DDRCKN(buffered_DDR_Clk_n),
        .DDRCKP(buffered_DDR_Clk),
        .DDRCSB(buffered_DDR_CS_n),
        .DDRDM(buffered_DDR_DM),
        .DDRDQ(buffered_DDR_DQ),
        .DDRDQSN(buffered_DDR_DQS_n),
        .DDRDQSP(buffered_DDR_DQS),
        .DDRDRSTB(buffered_DDR_DRSTB),
        .DDRODT(buffered_DDR_ODT),
        .DDRRASB(buffered_DDR_RAS_n),
        .DDRVRN(buffered_DDR_VRN),
        .DDRVRP(buffered_DDR_VRP),
        .DDRWEB(buffered_DDR_WEB),
        .DMA0ACLK(DMA0_ACLK),
        .DMA0DAREADY(DMA0_DAREADY),
        .DMA0DATYPE(DMA0_DATYPE),
        .DMA0DAVALID(DMA0_DAVALID),
        .DMA0DRLAST(DMA0_DRLAST),
        .DMA0DRREADY(DMA0_DRREADY),
        .DMA0DRTYPE(DMA0_DRTYPE),
        .DMA0DRVALID(DMA0_DRVALID),
        .DMA0RSTN(DMA0_RSTN),
        .DMA1ACLK(DMA1_ACLK),
        .DMA1DAREADY(DMA1_DAREADY),
        .DMA1DATYPE(DMA1_DATYPE),
        .DMA1DAVALID(DMA1_DAVALID),
        .DMA1DRLAST(DMA1_DRLAST),
        .DMA1DRREADY(DMA1_DRREADY),
        .DMA1DRTYPE(DMA1_DRTYPE),
        .DMA1DRVALID(DMA1_DRVALID),
        .DMA1RSTN(DMA1_RSTN),
        .DMA2ACLK(DMA2_ACLK),
        .DMA2DAREADY(DMA2_DAREADY),
        .DMA2DATYPE(DMA2_DATYPE),
        .DMA2DAVALID(DMA2_DAVALID),
        .DMA2DRLAST(DMA2_DRLAST),
        .DMA2DRREADY(DMA2_DRREADY),
        .DMA2DRTYPE(DMA2_DRTYPE),
        .DMA2DRVALID(DMA2_DRVALID),
        .DMA2RSTN(DMA2_RSTN),
        .DMA3ACLK(DMA3_ACLK),
        .DMA3DAREADY(DMA3_DAREADY),
        .DMA3DATYPE(DMA3_DATYPE),
        .DMA3DAVALID(DMA3_DAVALID),
        .DMA3DRLAST(DMA3_DRLAST),
        .DMA3DRREADY(DMA3_DRREADY),
        .DMA3DRTYPE(DMA3_DRTYPE),
        .DMA3DRVALID(DMA3_DRVALID),
        .DMA3RSTN(DMA3_RSTN),
        .EMIOCAN0PHYRX(CAN0_PHY_RX),
        .EMIOCAN0PHYTX(CAN0_PHY_TX),
        .EMIOCAN1PHYRX(CAN1_PHY_RX),
        .EMIOCAN1PHYTX(CAN1_PHY_TX),
        .EMIOENET0EXTINTIN(ENET0_EXT_INTIN),
        .EMIOENET0GMIICOL(1'b0),
        .EMIOENET0GMIICRS(1'b0),
        .EMIOENET0GMIIRXCLK(ENET0_GMII_RX_CLK),
        .EMIOENET0GMIIRXD({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .EMIOENET0GMIIRXDV(1'b0),
        .EMIOENET0GMIIRXER(1'b0),
        .EMIOENET0GMIITXCLK(ENET0_GMII_TX_CLK),
        .EMIOENET0GMIITXD(NLW_PS7_i_EMIOENET0GMIITXD_UNCONNECTED[7:0]),
        .EMIOENET0GMIITXEN(NLW_PS7_i_EMIOENET0GMIITXEN_UNCONNECTED),
        .EMIOENET0GMIITXER(NLW_PS7_i_EMIOENET0GMIITXER_UNCONNECTED),
        .EMIOENET0MDIOI(ENET0_MDIO_I),
        .EMIOENET0MDIOMDC(ENET0_MDIO_MDC),
        .EMIOENET0MDIOO(ENET0_MDIO_O),
        .EMIOENET0MDIOTN(ENET0_MDIO_T_n),
        .EMIOENET0PTPDELAYREQRX(ENET0_PTP_DELAY_REQ_RX),
        .EMIOENET0PTPDELAYREQTX(ENET0_PTP_DELAY_REQ_TX),
        .EMIOENET0PTPPDELAYREQRX(ENET0_PTP_PDELAY_REQ_RX),
        .EMIOENET0PTPPDELAYREQTX(ENET0_PTP_PDELAY_REQ_TX),
        .EMIOENET0PTPPDELAYRESPRX(ENET0_PTP_PDELAY_RESP_RX),
        .EMIOENET0PTPPDELAYRESPTX(ENET0_PTP_PDELAY_RESP_TX),
        .EMIOENET0PTPSYNCFRAMERX(ENET0_PTP_SYNC_FRAME_RX),
        .EMIOENET0PTPSYNCFRAMETX(ENET0_PTP_SYNC_FRAME_TX),
        .EMIOENET0SOFRX(ENET0_SOF_RX),
        .EMIOENET0SOFTX(ENET0_SOF_TX),
        .EMIOENET1EXTINTIN(ENET1_EXT_INTIN),
        .EMIOENET1GMIICOL(1'b0),
        .EMIOENET1GMIICRS(1'b0),
        .EMIOENET1GMIIRXCLK(ENET1_GMII_RX_CLK),
        .EMIOENET1GMIIRXD({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .EMIOENET1GMIIRXDV(1'b0),
        .EMIOENET1GMIIRXER(1'b0),
        .EMIOENET1GMIITXCLK(ENET1_GMII_TX_CLK),
        .EMIOENET1GMIITXD(NLW_PS7_i_EMIOENET1GMIITXD_UNCONNECTED[7:0]),
        .EMIOENET1GMIITXEN(NLW_PS7_i_EMIOENET1GMIITXEN_UNCONNECTED),
        .EMIOENET1GMIITXER(NLW_PS7_i_EMIOENET1GMIITXER_UNCONNECTED),
        .EMIOENET1MDIOI(ENET1_MDIO_I),
        .EMIOENET1MDIOMDC(ENET1_MDIO_MDC),
        .EMIOENET1MDIOO(ENET1_MDIO_O),
        .EMIOENET1MDIOTN(ENET1_MDIO_T_n),
        .EMIOENET1PTPDELAYREQRX(ENET1_PTP_DELAY_REQ_RX),
        .EMIOENET1PTPDELAYREQTX(ENET1_PTP_DELAY_REQ_TX),
        .EMIOENET1PTPPDELAYREQRX(ENET1_PTP_PDELAY_REQ_RX),
        .EMIOENET1PTPPDELAYREQTX(ENET1_PTP_PDELAY_REQ_TX),
        .EMIOENET1PTPPDELAYRESPRX(ENET1_PTP_PDELAY_RESP_RX),
        .EMIOENET1PTPPDELAYRESPTX(ENET1_PTP_PDELAY_RESP_TX),
        .EMIOENET1PTPSYNCFRAMERX(ENET1_PTP_SYNC_FRAME_RX),
        .EMIOENET1PTPSYNCFRAMETX(ENET1_PTP_SYNC_FRAME_TX),
        .EMIOENET1SOFRX(ENET1_SOF_RX),
        .EMIOENET1SOFTX(ENET1_SOF_TX),
        .EMIOGPIOI(GPIO_I),
        .EMIOGPIOO(GPIO_O),
        .EMIOGPIOTN(gpio_out_t_n),
        .EMIOI2C0SCLI(I2C0_SCL_I),
        .EMIOI2C0SCLO(I2C0_SCL_O),
        .EMIOI2C0SCLTN(I2C0_SCL_T_n),
        .EMIOI2C0SDAI(I2C0_SDA_I),
        .EMIOI2C0SDAO(I2C0_SDA_O),
        .EMIOI2C0SDATN(I2C0_SDA_T_n),
        .EMIOI2C1SCLI(I2C1_SCL_I),
        .EMIOI2C1SCLO(I2C1_SCL_O),
        .EMIOI2C1SCLTN(I2C1_SCL_T_n),
        .EMIOI2C1SDAI(I2C1_SDA_I),
        .EMIOI2C1SDAO(I2C1_SDA_O),
        .EMIOI2C1SDATN(I2C1_SDA_T_n),
        .EMIOPJTAGTCK(PJTAG_TCK),
        .EMIOPJTAGTDI(PJTAG_TDI),
        .EMIOPJTAGTDO(NLW_PS7_i_EMIOPJTAGTDO_UNCONNECTED),
        .EMIOPJTAGTDTN(NLW_PS7_i_EMIOPJTAGTDTN_UNCONNECTED),
        .EMIOPJTAGTMS(PJTAG_TMS),
        .EMIOSDIO0BUSPOW(SDIO0_BUSPOW),
        .EMIOSDIO0BUSVOLT(SDIO0_BUSVOLT),
        .EMIOSDIO0CDN(SDIO0_CDN),
        .EMIOSDIO0CLK(SDIO0_CLK),
        .EMIOSDIO0CLKFB(SDIO0_CLK_FB),
        .EMIOSDIO0CMDI(SDIO0_CMD_I),
        .EMIOSDIO0CMDO(SDIO0_CMD_O),
        .EMIOSDIO0CMDTN(SDIO0_CMD_T_n),
        .EMIOSDIO0DATAI(SDIO0_DATA_I),
        .EMIOSDIO0DATAO(SDIO0_DATA_O),
        .EMIOSDIO0DATATN(SDIO0_DATA_T_n),
        .EMIOSDIO0LED(SDIO0_LED),
        .EMIOSDIO0WP(SDIO0_WP),
        .EMIOSDIO1BUSPOW(SDIO1_BUSPOW),
        .EMIOSDIO1BUSVOLT(SDIO1_BUSVOLT),
        .EMIOSDIO1CDN(SDIO1_CDN),
        .EMIOSDIO1CLK(SDIO1_CLK),
        .EMIOSDIO1CLKFB(SDIO1_CLK_FB),
        .EMIOSDIO1CMDI(SDIO1_CMD_I),
        .EMIOSDIO1CMDO(SDIO1_CMD_O),
        .EMIOSDIO1CMDTN(SDIO1_CMD_T_n),
        .EMIOSDIO1DATAI(SDIO1_DATA_I),
        .EMIOSDIO1DATAO(SDIO1_DATA_O),
        .EMIOSDIO1DATATN(SDIO1_DATA_T_n),
        .EMIOSDIO1LED(SDIO1_LED),
        .EMIOSDIO1WP(SDIO1_WP),
        .EMIOSPI0MI(SPI0_MISO_I),
        .EMIOSPI0MO(SPI0_MOSI_O),
        .EMIOSPI0MOTN(SPI0_MOSI_T_n),
        .EMIOSPI0SCLKI(SPI0_SCLK_I),
        .EMIOSPI0SCLKO(SPI0_SCLK_O),
        .EMIOSPI0SCLKTN(SPI0_SCLK_T_n),
        .EMIOSPI0SI(SPI0_MOSI_I),
        .EMIOSPI0SO(SPI0_MISO_O),
        .EMIOSPI0SSIN(SPI0_SS_I),
        .EMIOSPI0SSNTN(SPI0_SS_T_n),
        .EMIOSPI0SSON({SPI0_SS2_O,SPI0_SS1_O,SPI0_SS_O}),
        .EMIOSPI0STN(SPI0_MISO_T_n),
        .EMIOSPI1MI(SPI1_MISO_I),
        .EMIOSPI1MO(SPI1_MOSI_O),
        .EMIOSPI1MOTN(SPI1_MOSI_T_n),
        .EMIOSPI1SCLKI(SPI1_SCLK_I),
        .EMIOSPI1SCLKO(SPI1_SCLK_O),
        .EMIOSPI1SCLKTN(SPI1_SCLK_T_n),
        .EMIOSPI1SI(SPI1_MOSI_I),
        .EMIOSPI1SO(SPI1_MISO_O),
        .EMIOSPI1SSIN(SPI1_SS_I),
        .EMIOSPI1SSNTN(SPI1_SS_T_n),
        .EMIOSPI1SSON({SPI1_SS2_O,SPI1_SS1_O,SPI1_SS_O}),
        .EMIOSPI1STN(SPI1_MISO_T_n),
        .EMIOSRAMINTIN(SRAM_INTIN),
        .EMIOTRACECLK(TRACE_CLK),
        .EMIOTRACECTL(NLW_PS7_i_EMIOTRACECTL_UNCONNECTED),
        .EMIOTRACEDATA(NLW_PS7_i_EMIOTRACEDATA_UNCONNECTED[31:0]),
        .EMIOTTC0CLKI({TTC0_CLK2_IN,TTC0_CLK1_IN,TTC0_CLK0_IN}),
        .EMIOTTC0WAVEO({TTC0_WAVE2_OUT,TTC0_WAVE1_OUT,TTC0_WAVE0_OUT}),
        .EMIOTTC1CLKI({TTC1_CLK2_IN,TTC1_CLK1_IN,TTC1_CLK0_IN}),
        .EMIOTTC1WAVEO({TTC1_WAVE2_OUT,TTC1_WAVE1_OUT,TTC1_WAVE0_OUT}),
        .EMIOUART0CTSN(UART0_CTSN),
        .EMIOUART0DCDN(UART0_DCDN),
        .EMIOUART0DSRN(UART0_DSRN),
        .EMIOUART0DTRN(UART0_DTRN),
        .EMIOUART0RIN(UART0_RIN),
        .EMIOUART0RTSN(UART0_RTSN),
        .EMIOUART0RX(UART0_RX),
        .EMIOUART0TX(UART0_TX),
        .EMIOUART1CTSN(UART1_CTSN),
        .EMIOUART1DCDN(UART1_DCDN),
        .EMIOUART1DSRN(UART1_DSRN),
        .EMIOUART1DTRN(UART1_DTRN),
        .EMIOUART1RIN(UART1_RIN),
        .EMIOUART1RTSN(UART1_RTSN),
        .EMIOUART1RX(UART1_RX),
        .EMIOUART1TX(UART1_TX),
        .EMIOUSB0PORTINDCTL(USB0_PORT_INDCTL),
        .EMIOUSB0VBUSPWRFAULT(USB0_VBUS_PWRFAULT),
        .EMIOUSB0VBUSPWRSELECT(USB0_VBUS_PWRSELECT),
        .EMIOUSB1PORTINDCTL(USB1_PORT_INDCTL),
        .EMIOUSB1VBUSPWRFAULT(USB1_VBUS_PWRFAULT),
        .EMIOUSB1VBUSPWRSELECT(USB1_VBUS_PWRSELECT),
        .EMIOWDTCLKI(WDT_CLK_IN),
        .EMIOWDTRSTO(WDT_RST_OUT),
        .EVENTEVENTI(EVENT_EVENTI),
        .EVENTEVENTO(EVENT_EVENTO),
        .EVENTSTANDBYWFE(EVENT_STANDBYWFE),
        .EVENTSTANDBYWFI(EVENT_STANDBYWFI),
        .FCLKCLK({FCLK_CLK3,FCLK_CLK2,FCLK_CLK1,FCLK_CLK_unbuffered}),
        .FCLKCLKTRIGN({1'b0,1'b0,1'b0,1'b0}),
        .FCLKRESETN({FCLK_RESET3_N,FCLK_RESET2_N,FCLK_RESET1_N,FCLK_RESET0_N}),
        .FPGAIDLEN(FPGA_IDLE_N),
        .FTMDTRACEINATID({1'b0,1'b0,1'b0,1'b0}),
        .FTMDTRACEINCLOCK(FTMD_TRACEIN_CLK),
        .FTMDTRACEINDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .FTMDTRACEINVALID(1'b0),
        .FTMTF2PDEBUG(FTMT_F2P_DEBUG),
        .FTMTF2PTRIG({FTMT_F2P_TRIG_3,FTMT_F2P_TRIG_2,FTMT_F2P_TRIG_1,FTMT_F2P_TRIG_0}),
        .FTMTF2PTRIGACK({FTMT_F2P_TRIGACK_3,FTMT_F2P_TRIGACK_2,FTMT_F2P_TRIGACK_1,FTMT_F2P_TRIGACK_0}),
        .FTMTP2FDEBUG(FTMT_P2F_DEBUG),
        .FTMTP2FTRIG({FTMT_P2F_TRIG_3,FTMT_P2F_TRIG_2,FTMT_P2F_TRIG_1,FTMT_P2F_TRIG_0}),
        .FTMTP2FTRIGACK({FTMT_P2F_TRIGACK_3,FTMT_P2F_TRIGACK_2,FTMT_P2F_TRIGACK_1,FTMT_P2F_TRIGACK_0}),
        .IRQF2P({Core1_nFIQ,Core0_nFIQ,Core1_nIRQ,Core0_nIRQ,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,IRQ_F2P}),
        .IRQP2F({IRQ_P2F_DMAC_ABORT,IRQ_P2F_DMAC7,IRQ_P2F_DMAC6,IRQ_P2F_DMAC5,IRQ_P2F_DMAC4,IRQ_P2F_DMAC3,IRQ_P2F_DMAC2,IRQ_P2F_DMAC1,IRQ_P2F_DMAC0,IRQ_P2F_SMC,IRQ_P2F_QSPI,IRQ_P2F_CTI,IRQ_P2F_GPIO,IRQ_P2F_USB0,IRQ_P2F_ENET0,IRQ_P2F_ENET_WAKE0,IRQ_P2F_SDIO0,IRQ_P2F_I2C0,IRQ_P2F_SPI0,IRQ_P2F_UART0,IRQ_P2F_CAN0,IRQ_P2F_USB1,IRQ_P2F_ENET1,IRQ_P2F_ENET_WAKE1,IRQ_P2F_SDIO1,IRQ_P2F_I2C1,IRQ_P2F_SPI1,IRQ_P2F_UART1,IRQ_P2F_CAN1}),
        .MAXIGP0ACLK(M_AXI_GP0_ACLK),
        .MAXIGP0ARADDR(M_AXI_GP0_ARADDR),
        .MAXIGP0ARBURST(M_AXI_GP0_ARBURST),
        .MAXIGP0ARCACHE(M_AXI_GP0_ARCACHE),
        .MAXIGP0ARESETN(M_AXI_GP0_ARESETN),
        .MAXIGP0ARID(M_AXI_GP0_ARID),
        .MAXIGP0ARLEN(M_AXI_GP0_ARLEN),
        .MAXIGP0ARLOCK(M_AXI_GP0_ARLOCK),
        .MAXIGP0ARPROT(M_AXI_GP0_ARPROT),
        .MAXIGP0ARQOS(M_AXI_GP0_ARQOS),
        .MAXIGP0ARREADY(M_AXI_GP0_ARREADY),
        .MAXIGP0ARSIZE(\^M_AXI_GP0_ARSIZE ),
        .MAXIGP0ARVALID(M_AXI_GP0_ARVALID),
        .MAXIGP0AWADDR(M_AXI_GP0_AWADDR),
        .MAXIGP0AWBURST(M_AXI_GP0_AWBURST),
        .MAXIGP0AWCACHE(M_AXI_GP0_AWCACHE),
        .MAXIGP0AWID(M_AXI_GP0_AWID),
        .MAXIGP0AWLEN(M_AXI_GP0_AWLEN),
        .MAXIGP0AWLOCK(M_AXI_GP0_AWLOCK),
        .MAXIGP0AWPROT(M_AXI_GP0_AWPROT),
        .MAXIGP0AWQOS(M_AXI_GP0_AWQOS),
        .MAXIGP0AWREADY(M_AXI_GP0_AWREADY),
        .MAXIGP0AWSIZE(\^M_AXI_GP0_AWSIZE ),
        .MAXIGP0AWVALID(M_AXI_GP0_AWVALID),
        .MAXIGP0BID(M_AXI_GP0_BID),
        .MAXIGP0BREADY(M_AXI_GP0_BREADY),
        .MAXIGP0BRESP(M_AXI_GP0_BRESP),
        .MAXIGP0BVALID(M_AXI_GP0_BVALID),
        .MAXIGP0RDATA(M_AXI_GP0_RDATA),
        .MAXIGP0RID(M_AXI_GP0_RID),
        .MAXIGP0RLAST(M_AXI_GP0_RLAST),
        .MAXIGP0RREADY(M_AXI_GP0_RREADY),
        .MAXIGP0RRESP(M_AXI_GP0_RRESP),
        .MAXIGP0RVALID(M_AXI_GP0_RVALID),
        .MAXIGP0WDATA(M_AXI_GP0_WDATA),
        .MAXIGP0WID(M_AXI_GP0_WID),
        .MAXIGP0WLAST(M_AXI_GP0_WLAST),
        .MAXIGP0WREADY(M_AXI_GP0_WREADY),
        .MAXIGP0WSTRB(M_AXI_GP0_WSTRB),
        .MAXIGP0WVALID(M_AXI_GP0_WVALID),
        .MAXIGP1ACLK(M_AXI_GP1_ACLK),
        .MAXIGP1ARADDR(M_AXI_GP1_ARADDR),
        .MAXIGP1ARBURST(M_AXI_GP1_ARBURST),
        .MAXIGP1ARCACHE(M_AXI_GP1_ARCACHE),
        .MAXIGP1ARESETN(M_AXI_GP1_ARESETN),
        .MAXIGP1ARID(M_AXI_GP1_ARID),
        .MAXIGP1ARLEN(M_AXI_GP1_ARLEN),
        .MAXIGP1ARLOCK(M_AXI_GP1_ARLOCK),
        .MAXIGP1ARPROT(M_AXI_GP1_ARPROT),
        .MAXIGP1ARQOS(M_AXI_GP1_ARQOS),
        .MAXIGP1ARREADY(M_AXI_GP1_ARREADY),
        .MAXIGP1ARSIZE(\^M_AXI_GP1_ARSIZE ),
        .MAXIGP1ARVALID(M_AXI_GP1_ARVALID),
        .MAXIGP1AWADDR(M_AXI_GP1_AWADDR),
        .MAXIGP1AWBURST(M_AXI_GP1_AWBURST),
        .MAXIGP1AWCACHE(M_AXI_GP1_AWCACHE),
        .MAXIGP1AWID(M_AXI_GP1_AWID),
        .MAXIGP1AWLEN(M_AXI_GP1_AWLEN),
        .MAXIGP1AWLOCK(M_AXI_GP1_AWLOCK),
        .MAXIGP1AWPROT(M_AXI_GP1_AWPROT),
        .MAXIGP1AWQOS(M_AXI_GP1_AWQOS),
        .MAXIGP1AWREADY(M_AXI_GP1_AWREADY),
        .MAXIGP1AWSIZE(\^M_AXI_GP1_AWSIZE ),
        .MAXIGP1AWVALID(M_AXI_GP1_AWVALID),
        .MAXIGP1BID(M_AXI_GP1_BID),
        .MAXIGP1BREADY(M_AXI_GP1_BREADY),
        .MAXIGP1BRESP(M_AXI_GP1_BRESP),
        .MAXIGP1BVALID(M_AXI_GP1_BVALID),
        .MAXIGP1RDATA(M_AXI_GP1_RDATA),
        .MAXIGP1RID(M_AXI_GP1_RID),
        .MAXIGP1RLAST(M_AXI_GP1_RLAST),
        .MAXIGP1RREADY(M_AXI_GP1_RREADY),
        .MAXIGP1RRESP(M_AXI_GP1_RRESP),
        .MAXIGP1RVALID(M_AXI_GP1_RVALID),
        .MAXIGP1WDATA(M_AXI_GP1_WDATA),
        .MAXIGP1WID(M_AXI_GP1_WID),
        .MAXIGP1WLAST(M_AXI_GP1_WLAST),
        .MAXIGP1WREADY(M_AXI_GP1_WREADY),
        .MAXIGP1WSTRB(M_AXI_GP1_WSTRB),
        .MAXIGP1WVALID(M_AXI_GP1_WVALID),
        .MIO(buffered_MIO),
        .PSCLK(buffered_PS_CLK),
        .PSPORB(buffered_PS_PORB),
        .PSSRSTB(buffered_PS_SRSTB),
        .SAXIACPACLK(S_AXI_ACP_ACLK),
        .SAXIACPARADDR(S_AXI_ACP_ARADDR),
        .SAXIACPARBURST(S_AXI_ACP_ARBURST),
        .SAXIACPARCACHE(S_AXI_ACP_ARCACHE),
        .SAXIACPARESETN(S_AXI_ACP_ARESETN),
        .SAXIACPARID(S_AXI_ACP_ARID),
        .SAXIACPARLEN(S_AXI_ACP_ARLEN),
        .SAXIACPARLOCK(S_AXI_ACP_ARLOCK),
        .SAXIACPARPROT(S_AXI_ACP_ARPROT),
        .SAXIACPARQOS(S_AXI_ACP_ARQOS),
        .SAXIACPARREADY(S_AXI_ACP_ARREADY),
        .SAXIACPARSIZE(S_AXI_ACP_ARSIZE[1:0]),
        .SAXIACPARUSER(S_AXI_ACP_ARUSER),
        .SAXIACPARVALID(S_AXI_ACP_ARVALID),
        .SAXIACPAWADDR(S_AXI_ACP_AWADDR),
        .SAXIACPAWBURST(S_AXI_ACP_AWBURST),
        .SAXIACPAWCACHE(S_AXI_ACP_AWCACHE),
        .SAXIACPAWID(S_AXI_ACP_AWID),
        .SAXIACPAWLEN(S_AXI_ACP_AWLEN),
        .SAXIACPAWLOCK(S_AXI_ACP_AWLOCK),
        .SAXIACPAWPROT(S_AXI_ACP_AWPROT),
        .SAXIACPAWQOS(S_AXI_ACP_AWQOS),
        .SAXIACPAWREADY(S_AXI_ACP_AWREADY),
        .SAXIACPAWSIZE(S_AXI_ACP_AWSIZE[1:0]),
        .SAXIACPAWUSER(S_AXI_ACP_AWUSER),
        .SAXIACPAWVALID(S_AXI_ACP_AWVALID),
        .SAXIACPBID(S_AXI_ACP_BID),
        .SAXIACPBREADY(S_AXI_ACP_BREADY),
        .SAXIACPBRESP(S_AXI_ACP_BRESP),
        .SAXIACPBVALID(S_AXI_ACP_BVALID),
        .SAXIACPRDATA(S_AXI_ACP_RDATA),
        .SAXIACPRID(S_AXI_ACP_RID),
        .SAXIACPRLAST(S_AXI_ACP_RLAST),
        .SAXIACPRREADY(S_AXI_ACP_RREADY),
        .SAXIACPRRESP(S_AXI_ACP_RRESP),
        .SAXIACPRVALID(S_AXI_ACP_RVALID),
        .SAXIACPWDATA(S_AXI_ACP_WDATA),
        .SAXIACPWID(S_AXI_ACP_WID),
        .SAXIACPWLAST(S_AXI_ACP_WLAST),
        .SAXIACPWREADY(S_AXI_ACP_WREADY),
        .SAXIACPWSTRB(S_AXI_ACP_WSTRB),
        .SAXIACPWVALID(S_AXI_ACP_WVALID),
        .SAXIGP0ACLK(S_AXI_GP0_ACLK),
        .SAXIGP0ARADDR(S_AXI_GP0_ARADDR),
        .SAXIGP0ARBURST(S_AXI_GP0_ARBURST),
        .SAXIGP0ARCACHE(S_AXI_GP0_ARCACHE),
        .SAXIGP0ARESETN(S_AXI_GP0_ARESETN),
        .SAXIGP0ARID(S_AXI_GP0_ARID),
        .SAXIGP0ARLEN(S_AXI_GP0_ARLEN),
        .SAXIGP0ARLOCK(S_AXI_GP0_ARLOCK),
        .SAXIGP0ARPROT(S_AXI_GP0_ARPROT),
        .SAXIGP0ARQOS(S_AXI_GP0_ARQOS),
        .SAXIGP0ARREADY(S_AXI_GP0_ARREADY),
        .SAXIGP0ARSIZE(S_AXI_GP0_ARSIZE[1:0]),
        .SAXIGP0ARVALID(S_AXI_GP0_ARVALID),
        .SAXIGP0AWADDR(S_AXI_GP0_AWADDR),
        .SAXIGP0AWBURST(S_AXI_GP0_AWBURST),
        .SAXIGP0AWCACHE(S_AXI_GP0_AWCACHE),
        .SAXIGP0AWID(S_AXI_GP0_AWID),
        .SAXIGP0AWLEN(S_AXI_GP0_AWLEN),
        .SAXIGP0AWLOCK(S_AXI_GP0_AWLOCK),
        .SAXIGP0AWPROT(S_AXI_GP0_AWPROT),
        .SAXIGP0AWQOS(S_AXI_GP0_AWQOS),
        .SAXIGP0AWREADY(S_AXI_GP0_AWREADY),
        .SAXIGP0AWSIZE(S_AXI_GP0_AWSIZE[1:0]),
        .SAXIGP0AWVALID(S_AXI_GP0_AWVALID),
        .SAXIGP0BID(S_AXI_GP0_BID),
        .SAXIGP0BREADY(S_AXI_GP0_BREADY),
        .SAXIGP0BRESP(S_AXI_GP0_BRESP),
        .SAXIGP0BVALID(S_AXI_GP0_BVALID),
        .SAXIGP0RDATA(S_AXI_GP0_RDATA),
        .SAXIGP0RID(S_AXI_GP0_RID),
        .SAXIGP0RLAST(S_AXI_GP0_RLAST),
        .SAXIGP0RREADY(S_AXI_GP0_RREADY),
        .SAXIGP0RRESP(S_AXI_GP0_RRESP),
        .SAXIGP0RVALID(S_AXI_GP0_RVALID),
        .SAXIGP0WDATA(S_AXI_GP0_WDATA),
        .SAXIGP0WID(S_AXI_GP0_WID),
        .SAXIGP0WLAST(S_AXI_GP0_WLAST),
        .SAXIGP0WREADY(S_AXI_GP0_WREADY),
        .SAXIGP0WSTRB(S_AXI_GP0_WSTRB),
        .SAXIGP0WVALID(S_AXI_GP0_WVALID),
        .SAXIGP1ACLK(S_AXI_GP1_ACLK),
        .SAXIGP1ARADDR(S_AXI_GP1_ARADDR),
        .SAXIGP1ARBURST(S_AXI_GP1_ARBURST),
        .SAXIGP1ARCACHE(S_AXI_GP1_ARCACHE),
        .SAXIGP1ARESETN(S_AXI_GP1_ARESETN),
        .SAXIGP1ARID(S_AXI_GP1_ARID),
        .SAXIGP1ARLEN(S_AXI_GP1_ARLEN),
        .SAXIGP1ARLOCK(S_AXI_GP1_ARLOCK),
        .SAXIGP1ARPROT(S_AXI_GP1_ARPROT),
        .SAXIGP1ARQOS(S_AXI_GP1_ARQOS),
        .SAXIGP1ARREADY(S_AXI_GP1_ARREADY),
        .SAXIGP1ARSIZE(S_AXI_GP1_ARSIZE[1:0]),
        .SAXIGP1ARVALID(S_AXI_GP1_ARVALID),
        .SAXIGP1AWADDR(S_AXI_GP1_AWADDR),
        .SAXIGP1AWBURST(S_AXI_GP1_AWBURST),
        .SAXIGP1AWCACHE(S_AXI_GP1_AWCACHE),
        .SAXIGP1AWID(S_AXI_GP1_AWID),
        .SAXIGP1AWLEN(S_AXI_GP1_AWLEN),
        .SAXIGP1AWLOCK(S_AXI_GP1_AWLOCK),
        .SAXIGP1AWPROT(S_AXI_GP1_AWPROT),
        .SAXIGP1AWQOS(S_AXI_GP1_AWQOS),
        .SAXIGP1AWREADY(S_AXI_GP1_AWREADY),
        .SAXIGP1AWSIZE(S_AXI_GP1_AWSIZE[1:0]),
        .SAXIGP1AWVALID(S_AXI_GP1_AWVALID),
        .SAXIGP1BID(S_AXI_GP1_BID),
        .SAXIGP1BREADY(S_AXI_GP1_BREADY),
        .SAXIGP1BRESP(S_AXI_GP1_BRESP),
        .SAXIGP1BVALID(S_AXI_GP1_BVALID),
        .SAXIGP1RDATA(S_AXI_GP1_RDATA),
        .SAXIGP1RID(S_AXI_GP1_RID),
        .SAXIGP1RLAST(S_AXI_GP1_RLAST),
        .SAXIGP1RREADY(S_AXI_GP1_RREADY),
        .SAXIGP1RRESP(S_AXI_GP1_RRESP),
        .SAXIGP1RVALID(S_AXI_GP1_RVALID),
        .SAXIGP1WDATA(S_AXI_GP1_WDATA),
        .SAXIGP1WID(S_AXI_GP1_WID),
        .SAXIGP1WLAST(S_AXI_GP1_WLAST),
        .SAXIGP1WREADY(S_AXI_GP1_WREADY),
        .SAXIGP1WSTRB(S_AXI_GP1_WSTRB),
        .SAXIGP1WVALID(S_AXI_GP1_WVALID),
        .SAXIHP0ACLK(S_AXI_HP0_ACLK),
        .SAXIHP0ARADDR(S_AXI_HP0_ARADDR),
        .SAXIHP0ARBURST(S_AXI_HP0_ARBURST),
        .SAXIHP0ARCACHE(S_AXI_HP0_ARCACHE),
        .SAXIHP0ARESETN(S_AXI_HP0_ARESETN),
        .SAXIHP0ARID(S_AXI_HP0_ARID),
        .SAXIHP0ARLEN(S_AXI_HP0_ARLEN),
        .SAXIHP0ARLOCK(S_AXI_HP0_ARLOCK),
        .SAXIHP0ARPROT(S_AXI_HP0_ARPROT),
        .SAXIHP0ARQOS(S_AXI_HP0_ARQOS),
        .SAXIHP0ARREADY(S_AXI_HP0_ARREADY),
        .SAXIHP0ARSIZE(S_AXI_HP0_ARSIZE[1:0]),
        .SAXIHP0ARVALID(S_AXI_HP0_ARVALID),
        .SAXIHP0AWADDR(S_AXI_HP0_AWADDR),
        .SAXIHP0AWBURST(S_AXI_HP0_AWBURST),
        .SAXIHP0AWCACHE(S_AXI_HP0_AWCACHE),
        .SAXIHP0AWID(S_AXI_HP0_AWID),
        .SAXIHP0AWLEN(S_AXI_HP0_AWLEN),
        .SAXIHP0AWLOCK(S_AXI_HP0_AWLOCK),
        .SAXIHP0AWPROT(S_AXI_HP0_AWPROT),
        .SAXIHP0AWQOS(S_AXI_HP0_AWQOS),
        .SAXIHP0AWREADY(S_AXI_HP0_AWREADY),
        .SAXIHP0AWSIZE(S_AXI_HP0_AWSIZE[1:0]),
        .SAXIHP0AWVALID(S_AXI_HP0_AWVALID),
        .SAXIHP0BID(S_AXI_HP0_BID),
        .SAXIHP0BREADY(S_AXI_HP0_BREADY),
        .SAXIHP0BRESP(S_AXI_HP0_BRESP),
        .SAXIHP0BVALID(S_AXI_HP0_BVALID),
        .SAXIHP0RACOUNT(S_AXI_HP0_RACOUNT),
        .SAXIHP0RCOUNT(S_AXI_HP0_RCOUNT),
        .SAXIHP0RDATA(S_AXI_HP0_RDATA),
        .SAXIHP0RDISSUECAP1EN(S_AXI_HP0_RDISSUECAP1_EN),
        .SAXIHP0RID(S_AXI_HP0_RID),
        .SAXIHP0RLAST(S_AXI_HP0_RLAST),
        .SAXIHP0RREADY(S_AXI_HP0_RREADY),
        .SAXIHP0RRESP(S_AXI_HP0_RRESP),
        .SAXIHP0RVALID(S_AXI_HP0_RVALID),
        .SAXIHP0WACOUNT(S_AXI_HP0_WACOUNT),
        .SAXIHP0WCOUNT(S_AXI_HP0_WCOUNT),
        .SAXIHP0WDATA(S_AXI_HP0_WDATA),
        .SAXIHP0WID(S_AXI_HP0_WID),
        .SAXIHP0WLAST(S_AXI_HP0_WLAST),
        .SAXIHP0WREADY(S_AXI_HP0_WREADY),
        .SAXIHP0WRISSUECAP1EN(S_AXI_HP0_WRISSUECAP1_EN),
        .SAXIHP0WSTRB(S_AXI_HP0_WSTRB),
        .SAXIHP0WVALID(S_AXI_HP0_WVALID),
        .SAXIHP1ACLK(S_AXI_HP1_ACLK),
        .SAXIHP1ARADDR(S_AXI_HP1_ARADDR),
        .SAXIHP1ARBURST(S_AXI_HP1_ARBURST),
        .SAXIHP1ARCACHE(S_AXI_HP1_ARCACHE),
        .SAXIHP1ARESETN(S_AXI_HP1_ARESETN),
        .SAXIHP1ARID(S_AXI_HP1_ARID),
        .SAXIHP1ARLEN(S_AXI_HP1_ARLEN),
        .SAXIHP1ARLOCK(S_AXI_HP1_ARLOCK),
        .SAXIHP1ARPROT(S_AXI_HP1_ARPROT),
        .SAXIHP1ARQOS(S_AXI_HP1_ARQOS),
        .SAXIHP1ARREADY(S_AXI_HP1_ARREADY),
        .SAXIHP1ARSIZE(S_AXI_HP1_ARSIZE[1:0]),
        .SAXIHP1ARVALID(S_AXI_HP1_ARVALID),
        .SAXIHP1AWADDR(S_AXI_HP1_AWADDR),
        .SAXIHP1AWBURST(S_AXI_HP1_AWBURST),
        .SAXIHP1AWCACHE(S_AXI_HP1_AWCACHE),
        .SAXIHP1AWID(S_AXI_HP1_AWID),
        .SAXIHP1AWLEN(S_AXI_HP1_AWLEN),
        .SAXIHP1AWLOCK(S_AXI_HP1_AWLOCK),
        .SAXIHP1AWPROT(S_AXI_HP1_AWPROT),
        .SAXIHP1AWQOS(S_AXI_HP1_AWQOS),
        .SAXIHP1AWREADY(S_AXI_HP1_AWREADY),
        .SAXIHP1AWSIZE(S_AXI_HP1_AWSIZE[1:0]),
        .SAXIHP1AWVALID(S_AXI_HP1_AWVALID),
        .SAXIHP1BID(S_AXI_HP1_BID),
        .SAXIHP1BREADY(S_AXI_HP1_BREADY),
        .SAXIHP1BRESP(S_AXI_HP1_BRESP),
        .SAXIHP1BVALID(S_AXI_HP1_BVALID),
        .SAXIHP1RACOUNT(S_AXI_HP1_RACOUNT),
        .SAXIHP1RCOUNT(S_AXI_HP1_RCOUNT),
        .SAXIHP1RDATA(S_AXI_HP1_RDATA),
        .SAXIHP1RDISSUECAP1EN(S_AXI_HP1_RDISSUECAP1_EN),
        .SAXIHP1RID(S_AXI_HP1_RID),
        .SAXIHP1RLAST(S_AXI_HP1_RLAST),
        .SAXIHP1RREADY(S_AXI_HP1_RREADY),
        .SAXIHP1RRESP(S_AXI_HP1_RRESP),
        .SAXIHP1RVALID(S_AXI_HP1_RVALID),
        .SAXIHP1WACOUNT(S_AXI_HP1_WACOUNT),
        .SAXIHP1WCOUNT(S_AXI_HP1_WCOUNT),
        .SAXIHP1WDATA(S_AXI_HP1_WDATA),
        .SAXIHP1WID(S_AXI_HP1_WID),
        .SAXIHP1WLAST(S_AXI_HP1_WLAST),
        .SAXIHP1WREADY(S_AXI_HP1_WREADY),
        .SAXIHP1WRISSUECAP1EN(S_AXI_HP1_WRISSUECAP1_EN),
        .SAXIHP1WSTRB(S_AXI_HP1_WSTRB),
        .SAXIHP1WVALID(S_AXI_HP1_WVALID),
        .SAXIHP2ACLK(S_AXI_HP2_ACLK),
        .SAXIHP2ARADDR(S_AXI_HP2_ARADDR),
        .SAXIHP2ARBURST(S_AXI_HP2_ARBURST),
        .SAXIHP2ARCACHE(S_AXI_HP2_ARCACHE),
        .SAXIHP2ARESETN(S_AXI_HP2_ARESETN),
        .SAXIHP2ARID(S_AXI_HP2_ARID),
        .SAXIHP2ARLEN(S_AXI_HP2_ARLEN),
        .SAXIHP2ARLOCK(S_AXI_HP2_ARLOCK),
        .SAXIHP2ARPROT(S_AXI_HP2_ARPROT),
        .SAXIHP2ARQOS(S_AXI_HP2_ARQOS),
        .SAXIHP2ARREADY(S_AXI_HP2_ARREADY),
        .SAXIHP2ARSIZE(S_AXI_HP2_ARSIZE[1:0]),
        .SAXIHP2ARVALID(S_AXI_HP2_ARVALID),
        .SAXIHP2AWADDR(S_AXI_HP2_AWADDR),
        .SAXIHP2AWBURST(S_AXI_HP2_AWBURST),
        .SAXIHP2AWCACHE(S_AXI_HP2_AWCACHE),
        .SAXIHP2AWID(S_AXI_HP2_AWID),
        .SAXIHP2AWLEN(S_AXI_HP2_AWLEN),
        .SAXIHP2AWLOCK(S_AXI_HP2_AWLOCK),
        .SAXIHP2AWPROT(S_AXI_HP2_AWPROT),
        .SAXIHP2AWQOS(S_AXI_HP2_AWQOS),
        .SAXIHP2AWREADY(S_AXI_HP2_AWREADY),
        .SAXIHP2AWSIZE(S_AXI_HP2_AWSIZE[1:0]),
        .SAXIHP2AWVALID(S_AXI_HP2_AWVALID),
        .SAXIHP2BID(S_AXI_HP2_BID),
        .SAXIHP2BREADY(S_AXI_HP2_BREADY),
        .SAXIHP2BRESP(S_AXI_HP2_BRESP),
        .SAXIHP2BVALID(S_AXI_HP2_BVALID),
        .SAXIHP2RACOUNT(S_AXI_HP2_RACOUNT),
        .SAXIHP2RCOUNT(S_AXI_HP2_RCOUNT),
        .SAXIHP2RDATA(S_AXI_HP2_RDATA),
        .SAXIHP2RDISSUECAP1EN(S_AXI_HP2_RDISSUECAP1_EN),
        .SAXIHP2RID(S_AXI_HP2_RID),
        .SAXIHP2RLAST(S_AXI_HP2_RLAST),
        .SAXIHP2RREADY(S_AXI_HP2_RREADY),
        .SAXIHP2RRESP(S_AXI_HP2_RRESP),
        .SAXIHP2RVALID(S_AXI_HP2_RVALID),
        .SAXIHP2WACOUNT(S_AXI_HP2_WACOUNT),
        .SAXIHP2WCOUNT(S_AXI_HP2_WCOUNT),
        .SAXIHP2WDATA(S_AXI_HP2_WDATA),
        .SAXIHP2WID(S_AXI_HP2_WID),
        .SAXIHP2WLAST(S_AXI_HP2_WLAST),
        .SAXIHP2WREADY(S_AXI_HP2_WREADY),
        .SAXIHP2WRISSUECAP1EN(S_AXI_HP2_WRISSUECAP1_EN),
        .SAXIHP2WSTRB(S_AXI_HP2_WSTRB),
        .SAXIHP2WVALID(S_AXI_HP2_WVALID),
        .SAXIHP3ACLK(S_AXI_HP3_ACLK),
        .SAXIHP3ARADDR(S_AXI_HP3_ARADDR),
        .SAXIHP3ARBURST(S_AXI_HP3_ARBURST),
        .SAXIHP3ARCACHE(S_AXI_HP3_ARCACHE),
        .SAXIHP3ARESETN(S_AXI_HP3_ARESETN),
        .SAXIHP3ARID(S_AXI_HP3_ARID),
        .SAXIHP3ARLEN(S_AXI_HP3_ARLEN),
        .SAXIHP3ARLOCK(S_AXI_HP3_ARLOCK),
        .SAXIHP3ARPROT(S_AXI_HP3_ARPROT),
        .SAXIHP3ARQOS(S_AXI_HP3_ARQOS),
        .SAXIHP3ARREADY(S_AXI_HP3_ARREADY),
        .SAXIHP3ARSIZE(S_AXI_HP3_ARSIZE[1:0]),
        .SAXIHP3ARVALID(S_AXI_HP3_ARVALID),
        .SAXIHP3AWADDR(S_AXI_HP3_AWADDR),
        .SAXIHP3AWBURST(S_AXI_HP3_AWBURST),
        .SAXIHP3AWCACHE(S_AXI_HP3_AWCACHE),
        .SAXIHP3AWID(S_AXI_HP3_AWID),
        .SAXIHP3AWLEN(S_AXI_HP3_AWLEN),
        .SAXIHP3AWLOCK(S_AXI_HP3_AWLOCK),
        .SAXIHP3AWPROT(S_AXI_HP3_AWPROT),
        .SAXIHP3AWQOS(S_AXI_HP3_AWQOS),
        .SAXIHP3AWREADY(S_AXI_HP3_AWREADY),
        .SAXIHP3AWSIZE(S_AXI_HP3_AWSIZE[1:0]),
        .SAXIHP3AWVALID(S_AXI_HP3_AWVALID),
        .SAXIHP3BID(S_AXI_HP3_BID),
        .SAXIHP3BREADY(S_AXI_HP3_BREADY),
        .SAXIHP3BRESP(S_AXI_HP3_BRESP),
        .SAXIHP3BVALID(S_AXI_HP3_BVALID),
        .SAXIHP3RACOUNT(S_AXI_HP3_RACOUNT),
        .SAXIHP3RCOUNT(S_AXI_HP3_RCOUNT),
        .SAXIHP3RDATA(S_AXI_HP3_RDATA),
        .SAXIHP3RDISSUECAP1EN(S_AXI_HP3_RDISSUECAP1_EN),
        .SAXIHP3RID(S_AXI_HP3_RID),
        .SAXIHP3RLAST(S_AXI_HP3_RLAST),
        .SAXIHP3RREADY(S_AXI_HP3_RREADY),
        .SAXIHP3RRESP(S_AXI_HP3_RRESP),
        .SAXIHP3RVALID(S_AXI_HP3_RVALID),
        .SAXIHP3WACOUNT(S_AXI_HP3_WACOUNT),
        .SAXIHP3WCOUNT(S_AXI_HP3_WCOUNT),
        .SAXIHP3WDATA(S_AXI_HP3_WDATA),
        .SAXIHP3WID(S_AXI_HP3_WID),
        .SAXIHP3WLAST(S_AXI_HP3_WLAST),
        .SAXIHP3WREADY(S_AXI_HP3_WREADY),
        .SAXIHP3WRISSUECAP1EN(S_AXI_HP3_WRISSUECAP1_EN),
        .SAXIHP3WSTRB(S_AXI_HP3_WSTRB),
        .SAXIHP3WVALID(S_AXI_HP3_WVALID));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF PS_CLK_BIBUF
       (.IO(buffered_PS_CLK),
        .PAD(PS_CLK));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF PS_PORB_BIBUF
       (.IO(buffered_PS_PORB),
        .PAD(PS_PORB));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF PS_SRSTB_BIBUF
       (.IO(buffered_PS_SRSTB),
        .PAD(PS_SRSTB));
  LUT1 #(
    .INIT(2'h1)) 
    SDIO0_CMD_T_INST_0
       (.I0(SDIO0_CMD_T_n),
        .O(SDIO0_CMD_T));
  LUT1 #(
    .INIT(2'h1)) 
    \SDIO0_DATA_T[0]_INST_0 
       (.I0(SDIO0_DATA_T_n[0]),
        .O(SDIO0_DATA_T[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \SDIO0_DATA_T[1]_INST_0 
       (.I0(SDIO0_DATA_T_n[1]),
        .O(SDIO0_DATA_T[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \SDIO0_DATA_T[2]_INST_0 
       (.I0(SDIO0_DATA_T_n[2]),
        .O(SDIO0_DATA_T[2]));
  LUT1 #(
    .INIT(2'h1)) 
    \SDIO0_DATA_T[3]_INST_0 
       (.I0(SDIO0_DATA_T_n[3]),
        .O(SDIO0_DATA_T[3]));
  LUT1 #(
    .INIT(2'h1)) 
    SDIO1_CMD_T_INST_0
       (.I0(SDIO1_CMD_T_n),
        .O(SDIO1_CMD_T));
  LUT1 #(
    .INIT(2'h1)) 
    \SDIO1_DATA_T[0]_INST_0 
       (.I0(SDIO1_DATA_T_n[0]),
        .O(SDIO1_DATA_T[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \SDIO1_DATA_T[1]_INST_0 
       (.I0(SDIO1_DATA_T_n[1]),
        .O(SDIO1_DATA_T[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \SDIO1_DATA_T[2]_INST_0 
       (.I0(SDIO1_DATA_T_n[2]),
        .O(SDIO1_DATA_T[2]));
  LUT1 #(
    .INIT(2'h1)) 
    \SDIO1_DATA_T[3]_INST_0 
       (.I0(SDIO1_DATA_T_n[3]),
        .O(SDIO1_DATA_T[3]));
  LUT1 #(
    .INIT(2'h1)) 
    SPI0_MISO_T_INST_0
       (.I0(SPI0_MISO_T_n),
        .O(SPI0_MISO_T));
  LUT1 #(
    .INIT(2'h1)) 
    SPI0_MOSI_T_INST_0
       (.I0(SPI0_MOSI_T_n),
        .O(SPI0_MOSI_T));
  LUT1 #(
    .INIT(2'h1)) 
    SPI0_SCLK_T_INST_0
       (.I0(SPI0_SCLK_T_n),
        .O(SPI0_SCLK_T));
  LUT1 #(
    .INIT(2'h1)) 
    SPI0_SS_T_INST_0
       (.I0(SPI0_SS_T_n),
        .O(SPI0_SS_T));
  LUT1 #(
    .INIT(2'h1)) 
    SPI1_MISO_T_INST_0
       (.I0(SPI1_MISO_T_n),
        .O(SPI1_MISO_T));
  LUT1 #(
    .INIT(2'h1)) 
    SPI1_MOSI_T_INST_0
       (.I0(SPI1_MOSI_T_n),
        .O(SPI1_MOSI_T));
  LUT1 #(
    .INIT(2'h1)) 
    SPI1_SCLK_T_INST_0
       (.I0(SPI1_SCLK_T_n),
        .O(SPI1_SCLK_T));
  LUT1 #(
    .INIT(2'h1)) 
    SPI1_SS_T_INST_0
       (.I0(SPI1_SS_T_n),
        .O(SPI1_SS_T));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BUFG \buffer_fclk_clk_0.FCLK_CLK_0_BUFG 
       (.I(FCLK_CLK_unbuffered),
        .O(FCLK_CLK0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk13[0].MIO_BIBUF 
       (.IO(buffered_MIO[0]),
        .PAD(MIO[0]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk13[10].MIO_BIBUF 
       (.IO(buffered_MIO[10]),
        .PAD(MIO[10]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk13[11].MIO_BIBUF 
       (.IO(buffered_MIO[11]),
        .PAD(MIO[11]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk13[12].MIO_BIBUF 
       (.IO(buffered_MIO[12]),
        .PAD(MIO[12]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk13[13].MIO_BIBUF 
       (.IO(buffered_MIO[13]),
        .PAD(MIO[13]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk13[14].MIO_BIBUF 
       (.IO(buffered_MIO[14]),
        .PAD(MIO[14]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk13[15].MIO_BIBUF 
       (.IO(buffered_MIO[15]),
        .PAD(MIO[15]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk13[16].MIO_BIBUF 
       (.IO(buffered_MIO[16]),
        .PAD(MIO[16]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk13[17].MIO_BIBUF 
       (.IO(buffered_MIO[17]),
        .PAD(MIO[17]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk13[18].MIO_BIBUF 
       (.IO(buffered_MIO[18]),
        .PAD(MIO[18]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk13[19].MIO_BIBUF 
       (.IO(buffered_MIO[19]),
        .PAD(MIO[19]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk13[1].MIO_BIBUF 
       (.IO(buffered_MIO[1]),
        .PAD(MIO[1]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk13[20].MIO_BIBUF 
       (.IO(buffered_MIO[20]),
        .PAD(MIO[20]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk13[21].MIO_BIBUF 
       (.IO(buffered_MIO[21]),
        .PAD(MIO[21]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk13[22].MIO_BIBUF 
       (.IO(buffered_MIO[22]),
        .PAD(MIO[22]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk13[23].MIO_BIBUF 
       (.IO(buffered_MIO[23]),
        .PAD(MIO[23]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk13[24].MIO_BIBUF 
       (.IO(buffered_MIO[24]),
        .PAD(MIO[24]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk13[25].MIO_BIBUF 
       (.IO(buffered_MIO[25]),
        .PAD(MIO[25]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk13[26].MIO_BIBUF 
       (.IO(buffered_MIO[26]),
        .PAD(MIO[26]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk13[27].MIO_BIBUF 
       (.IO(buffered_MIO[27]),
        .PAD(MIO[27]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk13[28].MIO_BIBUF 
       (.IO(buffered_MIO[28]),
        .PAD(MIO[28]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk13[29].MIO_BIBUF 
       (.IO(buffered_MIO[29]),
        .PAD(MIO[29]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk13[2].MIO_BIBUF 
       (.IO(buffered_MIO[2]),
        .PAD(MIO[2]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk13[30].MIO_BIBUF 
       (.IO(buffered_MIO[30]),
        .PAD(MIO[30]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk13[31].MIO_BIBUF 
       (.IO(buffered_MIO[31]),
        .PAD(MIO[31]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk13[32].MIO_BIBUF 
       (.IO(buffered_MIO[32]),
        .PAD(MIO[32]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk13[33].MIO_BIBUF 
       (.IO(buffered_MIO[33]),
        .PAD(MIO[33]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk13[34].MIO_BIBUF 
       (.IO(buffered_MIO[34]),
        .PAD(MIO[34]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk13[35].MIO_BIBUF 
       (.IO(buffered_MIO[35]),
        .PAD(MIO[35]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk13[36].MIO_BIBUF 
       (.IO(buffered_MIO[36]),
        .PAD(MIO[36]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk13[37].MIO_BIBUF 
       (.IO(buffered_MIO[37]),
        .PAD(MIO[37]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk13[38].MIO_BIBUF 
       (.IO(buffered_MIO[38]),
        .PAD(MIO[38]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk13[39].MIO_BIBUF 
       (.IO(buffered_MIO[39]),
        .PAD(MIO[39]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk13[3].MIO_BIBUF 
       (.IO(buffered_MIO[3]),
        .PAD(MIO[3]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk13[40].MIO_BIBUF 
       (.IO(buffered_MIO[40]),
        .PAD(MIO[40]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk13[41].MIO_BIBUF 
       (.IO(buffered_MIO[41]),
        .PAD(MIO[41]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk13[42].MIO_BIBUF 
       (.IO(buffered_MIO[42]),
        .PAD(MIO[42]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk13[43].MIO_BIBUF 
       (.IO(buffered_MIO[43]),
        .PAD(MIO[43]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk13[44].MIO_BIBUF 
       (.IO(buffered_MIO[44]),
        .PAD(MIO[44]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk13[45].MIO_BIBUF 
       (.IO(buffered_MIO[45]),
        .PAD(MIO[45]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk13[46].MIO_BIBUF 
       (.IO(buffered_MIO[46]),
        .PAD(MIO[46]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk13[47].MIO_BIBUF 
       (.IO(buffered_MIO[47]),
        .PAD(MIO[47]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk13[48].MIO_BIBUF 
       (.IO(buffered_MIO[48]),
        .PAD(MIO[48]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk13[49].MIO_BIBUF 
       (.IO(buffered_MIO[49]),
        .PAD(MIO[49]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk13[4].MIO_BIBUF 
       (.IO(buffered_MIO[4]),
        .PAD(MIO[4]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk13[50].MIO_BIBUF 
       (.IO(buffered_MIO[50]),
        .PAD(MIO[50]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk13[51].MIO_BIBUF 
       (.IO(buffered_MIO[51]),
        .PAD(MIO[51]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk13[52].MIO_BIBUF 
       (.IO(buffered_MIO[52]),
        .PAD(MIO[52]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk13[53].MIO_BIBUF 
       (.IO(buffered_MIO[53]),
        .PAD(MIO[53]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk13[5].MIO_BIBUF 
       (.IO(buffered_MIO[5]),
        .PAD(MIO[5]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk13[6].MIO_BIBUF 
       (.IO(buffered_MIO[6]),
        .PAD(MIO[6]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk13[7].MIO_BIBUF 
       (.IO(buffered_MIO[7]),
        .PAD(MIO[7]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk13[8].MIO_BIBUF 
       (.IO(buffered_MIO[8]),
        .PAD(MIO[8]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk13[9].MIO_BIBUF 
       (.IO(buffered_MIO[9]),
        .PAD(MIO[9]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk14[0].DDR_BankAddr_BIBUF 
       (.IO(buffered_DDR_BankAddr[0]),
        .PAD(DDR_BankAddr[0]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk14[1].DDR_BankAddr_BIBUF 
       (.IO(buffered_DDR_BankAddr[1]),
        .PAD(DDR_BankAddr[1]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk14[2].DDR_BankAddr_BIBUF 
       (.IO(buffered_DDR_BankAddr[2]),
        .PAD(DDR_BankAddr[2]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk15[0].DDR_Addr_BIBUF 
       (.IO(buffered_DDR_Addr[0]),
        .PAD(DDR_Addr[0]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk15[10].DDR_Addr_BIBUF 
       (.IO(buffered_DDR_Addr[10]),
        .PAD(DDR_Addr[10]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk15[11].DDR_Addr_BIBUF 
       (.IO(buffered_DDR_Addr[11]),
        .PAD(DDR_Addr[11]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk15[12].DDR_Addr_BIBUF 
       (.IO(buffered_DDR_Addr[12]),
        .PAD(DDR_Addr[12]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk15[13].DDR_Addr_BIBUF 
       (.IO(buffered_DDR_Addr[13]),
        .PAD(DDR_Addr[13]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk15[14].DDR_Addr_BIBUF 
       (.IO(buffered_DDR_Addr[14]),
        .PAD(DDR_Addr[14]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk15[1].DDR_Addr_BIBUF 
       (.IO(buffered_DDR_Addr[1]),
        .PAD(DDR_Addr[1]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk15[2].DDR_Addr_BIBUF 
       (.IO(buffered_DDR_Addr[2]),
        .PAD(DDR_Addr[2]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk15[3].DDR_Addr_BIBUF 
       (.IO(buffered_DDR_Addr[3]),
        .PAD(DDR_Addr[3]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk15[4].DDR_Addr_BIBUF 
       (.IO(buffered_DDR_Addr[4]),
        .PAD(DDR_Addr[4]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk15[5].DDR_Addr_BIBUF 
       (.IO(buffered_DDR_Addr[5]),
        .PAD(DDR_Addr[5]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk15[6].DDR_Addr_BIBUF 
       (.IO(buffered_DDR_Addr[6]),
        .PAD(DDR_Addr[6]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk15[7].DDR_Addr_BIBUF 
       (.IO(buffered_DDR_Addr[7]),
        .PAD(DDR_Addr[7]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk15[8].DDR_Addr_BIBUF 
       (.IO(buffered_DDR_Addr[8]),
        .PAD(DDR_Addr[8]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk15[9].DDR_Addr_BIBUF 
       (.IO(buffered_DDR_Addr[9]),
        .PAD(DDR_Addr[9]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk16[0].DDR_DM_BIBUF 
       (.IO(buffered_DDR_DM[0]),
        .PAD(DDR_DM[0]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk16[1].DDR_DM_BIBUF 
       (.IO(buffered_DDR_DM[1]),
        .PAD(DDR_DM[1]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk16[2].DDR_DM_BIBUF 
       (.IO(buffered_DDR_DM[2]),
        .PAD(DDR_DM[2]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk16[3].DDR_DM_BIBUF 
       (.IO(buffered_DDR_DM[3]),
        .PAD(DDR_DM[3]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk17[0].DDR_DQ_BIBUF 
       (.IO(buffered_DDR_DQ[0]),
        .PAD(DDR_DQ[0]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk17[10].DDR_DQ_BIBUF 
       (.IO(buffered_DDR_DQ[10]),
        .PAD(DDR_DQ[10]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk17[11].DDR_DQ_BIBUF 
       (.IO(buffered_DDR_DQ[11]),
        .PAD(DDR_DQ[11]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk17[12].DDR_DQ_BIBUF 
       (.IO(buffered_DDR_DQ[12]),
        .PAD(DDR_DQ[12]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk17[13].DDR_DQ_BIBUF 
       (.IO(buffered_DDR_DQ[13]),
        .PAD(DDR_DQ[13]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk17[14].DDR_DQ_BIBUF 
       (.IO(buffered_DDR_DQ[14]),
        .PAD(DDR_DQ[14]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk17[15].DDR_DQ_BIBUF 
       (.IO(buffered_DDR_DQ[15]),
        .PAD(DDR_DQ[15]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk17[16].DDR_DQ_BIBUF 
       (.IO(buffered_DDR_DQ[16]),
        .PAD(DDR_DQ[16]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk17[17].DDR_DQ_BIBUF 
       (.IO(buffered_DDR_DQ[17]),
        .PAD(DDR_DQ[17]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk17[18].DDR_DQ_BIBUF 
       (.IO(buffered_DDR_DQ[18]),
        .PAD(DDR_DQ[18]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk17[19].DDR_DQ_BIBUF 
       (.IO(buffered_DDR_DQ[19]),
        .PAD(DDR_DQ[19]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk17[1].DDR_DQ_BIBUF 
       (.IO(buffered_DDR_DQ[1]),
        .PAD(DDR_DQ[1]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk17[20].DDR_DQ_BIBUF 
       (.IO(buffered_DDR_DQ[20]),
        .PAD(DDR_DQ[20]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk17[21].DDR_DQ_BIBUF 
       (.IO(buffered_DDR_DQ[21]),
        .PAD(DDR_DQ[21]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk17[22].DDR_DQ_BIBUF 
       (.IO(buffered_DDR_DQ[22]),
        .PAD(DDR_DQ[22]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk17[23].DDR_DQ_BIBUF 
       (.IO(buffered_DDR_DQ[23]),
        .PAD(DDR_DQ[23]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk17[24].DDR_DQ_BIBUF 
       (.IO(buffered_DDR_DQ[24]),
        .PAD(DDR_DQ[24]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk17[25].DDR_DQ_BIBUF 
       (.IO(buffered_DDR_DQ[25]),
        .PAD(DDR_DQ[25]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk17[26].DDR_DQ_BIBUF 
       (.IO(buffered_DDR_DQ[26]),
        .PAD(DDR_DQ[26]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk17[27].DDR_DQ_BIBUF 
       (.IO(buffered_DDR_DQ[27]),
        .PAD(DDR_DQ[27]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk17[28].DDR_DQ_BIBUF 
       (.IO(buffered_DDR_DQ[28]),
        .PAD(DDR_DQ[28]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk17[29].DDR_DQ_BIBUF 
       (.IO(buffered_DDR_DQ[29]),
        .PAD(DDR_DQ[29]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk17[2].DDR_DQ_BIBUF 
       (.IO(buffered_DDR_DQ[2]),
        .PAD(DDR_DQ[2]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk17[30].DDR_DQ_BIBUF 
       (.IO(buffered_DDR_DQ[30]),
        .PAD(DDR_DQ[30]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk17[31].DDR_DQ_BIBUF 
       (.IO(buffered_DDR_DQ[31]),
        .PAD(DDR_DQ[31]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk17[3].DDR_DQ_BIBUF 
       (.IO(buffered_DDR_DQ[3]),
        .PAD(DDR_DQ[3]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk17[4].DDR_DQ_BIBUF 
       (.IO(buffered_DDR_DQ[4]),
        .PAD(DDR_DQ[4]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk17[5].DDR_DQ_BIBUF 
       (.IO(buffered_DDR_DQ[5]),
        .PAD(DDR_DQ[5]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk17[6].DDR_DQ_BIBUF 
       (.IO(buffered_DDR_DQ[6]),
        .PAD(DDR_DQ[6]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk17[7].DDR_DQ_BIBUF 
       (.IO(buffered_DDR_DQ[7]),
        .PAD(DDR_DQ[7]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk17[8].DDR_DQ_BIBUF 
       (.IO(buffered_DDR_DQ[8]),
        .PAD(DDR_DQ[8]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk17[9].DDR_DQ_BIBUF 
       (.IO(buffered_DDR_DQ[9]),
        .PAD(DDR_DQ[9]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk18[0].DDR_DQS_n_BIBUF 
       (.IO(buffered_DDR_DQS_n[0]),
        .PAD(DDR_DQS_n[0]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk18[1].DDR_DQS_n_BIBUF 
       (.IO(buffered_DDR_DQS_n[1]),
        .PAD(DDR_DQS_n[1]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk18[2].DDR_DQS_n_BIBUF 
       (.IO(buffered_DDR_DQS_n[2]),
        .PAD(DDR_DQS_n[2]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk18[3].DDR_DQS_n_BIBUF 
       (.IO(buffered_DDR_DQS_n[3]),
        .PAD(DDR_DQS_n[3]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk19[0].DDR_DQS_BIBUF 
       (.IO(buffered_DDR_DQS[0]),
        .PAD(DDR_DQS[0]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk19[1].DDR_DQS_BIBUF 
       (.IO(buffered_DDR_DQS[1]),
        .PAD(DDR_DQS[1]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk19[2].DDR_DQS_BIBUF 
       (.IO(buffered_DDR_DQS[2]),
        .PAD(DDR_DQS[2]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk19[3].DDR_DQS_BIBUF 
       (.IO(buffered_DDR_DQS[3]),
        .PAD(DDR_DQS[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(\TRACE_CTL_PIPE[0] ));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(\TRACE_DATA_PIPE[0] [1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(\TRACE_DATA_PIPE[7] [1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(\TRACE_DATA_PIPE[7] [0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(\TRACE_DATA_PIPE[6] [1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(\TRACE_DATA_PIPE[6] [0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(\TRACE_DATA_PIPE[5] [1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(\TRACE_DATA_PIPE[5] [0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(\TRACE_DATA_PIPE[4] [1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(\TRACE_DATA_PIPE[4] [0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(\TRACE_DATA_PIPE[3] [1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(\TRACE_DATA_PIPE[3] [0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(\TRACE_DATA_PIPE[0] [0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_20
       (.I0(1'b0),
        .O(\TRACE_DATA_PIPE[2] [1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_21
       (.I0(1'b0),
        .O(\TRACE_DATA_PIPE[2] [0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_22
       (.I0(1'b0),
        .O(\TRACE_DATA_PIPE[1] [1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_23
       (.I0(1'b0),
        .O(\TRACE_DATA_PIPE[1] [0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(\TRACE_CTL_PIPE[7] ));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(\TRACE_CTL_PIPE[6] ));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(\TRACE_CTL_PIPE[5] ));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(\TRACE_CTL_PIPE[4] ));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(\TRACE_CTL_PIPE[3] ));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(\TRACE_CTL_PIPE[2] ));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(\TRACE_CTL_PIPE[1] ));
endmodule

(* ORIG_REF_NAME = "s00_couplers_imp_UYSKKA" *) 
module design_1_s00_couplers_imp_UYSKKA
   (S00_AXI_awready,
    S00_AXI_wready,
    S00_AXI_bid,
    S00_AXI_bresp,
    S00_AXI_bvalid,
    S00_AXI_arready,
    S00_AXI_rid,
    S00_AXI_rdata,
    S00_AXI_rresp,
    S00_AXI_rlast,
    S00_AXI_rvalid,
    M00_AXI_awaddr,
    M00_AXI_awprot,
    M00_AXI_awvalid,
    M00_AXI_wdata,
    M00_AXI_wstrb,
    M00_AXI_wvalid,
    M00_AXI_bready,
    M00_AXI_araddr,
    M00_AXI_arprot,
    M00_AXI_arvalid,
    M00_AXI_rready,
    S00_ACLK,
    S00_ARESETN,
    S00_AXI_awid,
    S00_AXI_awaddr,
    S00_AXI_awlen,
    S00_AXI_awsize,
    S00_AXI_awburst,
    S00_AXI_awlock,
    S00_AXI_awcache,
    S00_AXI_awprot,
    S00_AXI_awqos,
    S00_AXI_awvalid,
    S00_AXI_wid,
    S00_AXI_wdata,
    S00_AXI_wstrb,
    S00_AXI_wlast,
    S00_AXI_wvalid,
    S00_AXI_bready,
    S00_AXI_arid,
    S00_AXI_araddr,
    S00_AXI_arlen,
    S00_AXI_arsize,
    S00_AXI_arburst,
    S00_AXI_arlock,
    S00_AXI_arcache,
    S00_AXI_arprot,
    S00_AXI_arqos,
    S00_AXI_arvalid,
    S00_AXI_rready,
    M00_AXI_awready,
    M00_AXI_wready,
    M00_AXI_bresp,
    M00_AXI_bvalid,
    M00_AXI_arready,
    M00_AXI_rdata,
    M00_AXI_rresp,
    M00_AXI_rvalid);
  output S00_AXI_awready;
  output S00_AXI_wready;
  output [11:0]S00_AXI_bid;
  output [1:0]S00_AXI_bresp;
  output S00_AXI_bvalid;
  output S00_AXI_arready;
  output [11:0]S00_AXI_rid;
  output [31:0]S00_AXI_rdata;
  output [1:0]S00_AXI_rresp;
  output S00_AXI_rlast;
  output S00_AXI_rvalid;
  output [31:0]M00_AXI_awaddr;
  output [2:0]M00_AXI_awprot;
  output M00_AXI_awvalid;
  output [31:0]M00_AXI_wdata;
  output [3:0]M00_AXI_wstrb;
  output M00_AXI_wvalid;
  output M00_AXI_bready;
  output [31:0]M00_AXI_araddr;
  output [2:0]M00_AXI_arprot;
  output M00_AXI_arvalid;
  output M00_AXI_rready;
  input S00_ACLK;
  input S00_ARESETN;
  input [11:0]S00_AXI_awid;
  input [31:0]S00_AXI_awaddr;
  input [3:0]S00_AXI_awlen;
  input [2:0]S00_AXI_awsize;
  input [1:0]S00_AXI_awburst;
  input [1:0]S00_AXI_awlock;
  input [3:0]S00_AXI_awcache;
  input [2:0]S00_AXI_awprot;
  input [3:0]S00_AXI_awqos;
  input S00_AXI_awvalid;
  input [11:0]S00_AXI_wid;
  input [31:0]S00_AXI_wdata;
  input [3:0]S00_AXI_wstrb;
  input S00_AXI_wlast;
  input S00_AXI_wvalid;
  input S00_AXI_bready;
  input [11:0]S00_AXI_arid;
  input [31:0]S00_AXI_araddr;
  input [3:0]S00_AXI_arlen;
  input [2:0]S00_AXI_arsize;
  input [1:0]S00_AXI_arburst;
  input [1:0]S00_AXI_arlock;
  input [3:0]S00_AXI_arcache;
  input [2:0]S00_AXI_arprot;
  input [3:0]S00_AXI_arqos;
  input S00_AXI_arvalid;
  input S00_AXI_rready;
  input M00_AXI_awready;
  input M00_AXI_wready;
  input [1:0]M00_AXI_bresp;
  input M00_AXI_bvalid;
  input M00_AXI_arready;
  input [31:0]M00_AXI_rdata;
  input [1:0]M00_AXI_rresp;
  input M00_AXI_rvalid;

  wire [31:0]M00_AXI_araddr;
  wire [2:0]M00_AXI_arprot;
  wire M00_AXI_arready;
  wire M00_AXI_arvalid;
  wire [31:0]M00_AXI_awaddr;
  wire [2:0]M00_AXI_awprot;
  wire M00_AXI_awready;
  wire M00_AXI_awvalid;
  wire M00_AXI_bready;
  wire [1:0]M00_AXI_bresp;
  wire M00_AXI_bvalid;
  wire [31:0]M00_AXI_rdata;
  wire M00_AXI_rready;
  wire [1:0]M00_AXI_rresp;
  wire M00_AXI_rvalid;
  wire [31:0]M00_AXI_wdata;
  wire M00_AXI_wready;
  wire [3:0]M00_AXI_wstrb;
  wire M00_AXI_wvalid;
  wire S00_ACLK;
  wire S00_ARESETN;
  wire [31:0]S00_AXI_araddr;
  wire [1:0]S00_AXI_arburst;
  wire [3:0]S00_AXI_arcache;
  wire [11:0]S00_AXI_arid;
  wire [3:0]S00_AXI_arlen;
  wire [1:0]S00_AXI_arlock;
  wire [2:0]S00_AXI_arprot;
  wire [3:0]S00_AXI_arqos;
  wire S00_AXI_arready;
  wire [2:0]S00_AXI_arsize;
  wire S00_AXI_arvalid;
  wire [31:0]S00_AXI_awaddr;
  wire [1:0]S00_AXI_awburst;
  wire [3:0]S00_AXI_awcache;
  wire [11:0]S00_AXI_awid;
  wire [3:0]S00_AXI_awlen;
  wire [1:0]S00_AXI_awlock;
  wire [2:0]S00_AXI_awprot;
  wire [3:0]S00_AXI_awqos;
  wire S00_AXI_awready;
  wire [2:0]S00_AXI_awsize;
  wire S00_AXI_awvalid;
  wire [11:0]S00_AXI_bid;
  wire S00_AXI_bready;
  wire [1:0]S00_AXI_bresp;
  wire S00_AXI_bvalid;
  wire [31:0]S00_AXI_rdata;
  wire [11:0]S00_AXI_rid;
  wire S00_AXI_rlast;
  wire S00_AXI_rready;
  wire [1:0]S00_AXI_rresp;
  wire S00_AXI_rvalid;
  wire [31:0]S00_AXI_wdata;
  wire [11:0]S00_AXI_wid;
  wire S00_AXI_wlast;
  wire S00_AXI_wready;
  wire [3:0]S00_AXI_wstrb;
  wire S00_AXI_wvalid;

  (* CHECK_LICENSE_TYPE = "design_1_auto_pc_0,axi_protocol_converter_v2_1_19_axi_protocol_converter,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "axi_protocol_converter_v2_1_19_axi_protocol_converter,Vivado 2019.1" *) 
  design_1_design_1_auto_pc_0 auto_pc
       (.aclk(S00_ACLK),
        .aresetn(S00_ARESETN),
        .m_axi_araddr(M00_AXI_araddr),
        .m_axi_arprot(M00_AXI_arprot),
        .m_axi_arready(M00_AXI_arready),
        .m_axi_arvalid(M00_AXI_arvalid),
        .m_axi_awaddr(M00_AXI_awaddr),
        .m_axi_awprot(M00_AXI_awprot),
        .m_axi_awready(M00_AXI_awready),
        .m_axi_awvalid(M00_AXI_awvalid),
        .m_axi_bready(M00_AXI_bready),
        .m_axi_bresp(M00_AXI_bresp),
        .m_axi_bvalid(M00_AXI_bvalid),
        .m_axi_rdata(M00_AXI_rdata),
        .m_axi_rready(M00_AXI_rready),
        .m_axi_rresp(M00_AXI_rresp),
        .m_axi_rvalid(M00_AXI_rvalid),
        .m_axi_wdata(M00_AXI_wdata),
        .m_axi_wready(M00_AXI_wready),
        .m_axi_wstrb(M00_AXI_wstrb),
        .m_axi_wvalid(M00_AXI_wvalid),
        .s_axi_araddr(S00_AXI_araddr),
        .s_axi_arburst(S00_AXI_arburst),
        .s_axi_arcache(S00_AXI_arcache),
        .s_axi_arid(S00_AXI_arid),
        .s_axi_arlen(S00_AXI_arlen),
        .s_axi_arlock(S00_AXI_arlock),
        .s_axi_arprot(S00_AXI_arprot),
        .s_axi_arqos(S00_AXI_arqos),
        .s_axi_arready(S00_AXI_arready),
        .s_axi_arsize(S00_AXI_arsize),
        .s_axi_arvalid(S00_AXI_arvalid),
        .s_axi_awaddr(S00_AXI_awaddr),
        .s_axi_awburst(S00_AXI_awburst),
        .s_axi_awcache(S00_AXI_awcache),
        .s_axi_awid(S00_AXI_awid),
        .s_axi_awlen(S00_AXI_awlen),
        .s_axi_awlock(S00_AXI_awlock),
        .s_axi_awprot(S00_AXI_awprot),
        .s_axi_awqos(S00_AXI_awqos),
        .s_axi_awready(S00_AXI_awready),
        .s_axi_awsize(S00_AXI_awsize),
        .s_axi_awvalid(S00_AXI_awvalid),
        .s_axi_bid(S00_AXI_bid),
        .s_axi_bready(S00_AXI_bready),
        .s_axi_bresp(S00_AXI_bresp),
        .s_axi_bvalid(S00_AXI_bvalid),
        .s_axi_rdata(S00_AXI_rdata),
        .s_axi_rid(S00_AXI_rid),
        .s_axi_rlast(S00_AXI_rlast),
        .s_axi_rready(S00_AXI_rready),
        .s_axi_rresp(S00_AXI_rresp),
        .s_axi_rvalid(S00_AXI_rvalid),
        .s_axi_wdata(S00_AXI_wdata),
        .s_axi_wid(S00_AXI_wid),
        .s_axi_wlast(S00_AXI_wlast),
        .s_axi_wready(S00_AXI_wready),
        .s_axi_wstrb(S00_AXI_wstrb),
        .s_axi_wvalid(S00_AXI_wvalid));
endmodule

(* ORIG_REF_NAME = "sequence_psr" *) 
module design_1_sequence_psr
   (MB_out,
    Bsr_out,
    Pr_out,
    bsr_reg_0,
    pr_reg_0,
    lpf_int,
    slowest_sync_clk);
  output MB_out;
  output Bsr_out;
  output Pr_out;
  output bsr_reg_0;
  output pr_reg_0;
  input lpf_int;
  input slowest_sync_clk;

  wire Bsr_out;
  wire Core_i_1_n_0;
  wire MB_out;
  wire Pr_out;
  wire \bsr_dec_reg_n_0_[0] ;
  wire \bsr_dec_reg_n_0_[2] ;
  wire bsr_i_1_n_0;
  wire bsr_reg_0;
  wire \core_dec[0]_i_1_n_0 ;
  wire \core_dec[2]_i_1_n_0 ;
  wire \core_dec_reg_n_0_[0] ;
  wire \core_dec_reg_n_0_[1] ;
  wire from_sys_i_1_n_0;
  wire lpf_int;
  wire p_0_in;
  wire [2:0]p_3_out;
  wire [2:0]p_5_out;
  wire pr_dec0__0;
  wire \pr_dec_reg_n_0_[0] ;
  wire \pr_dec_reg_n_0_[2] ;
  wire pr_i_1_n_0;
  wire pr_reg_0;
  wire seq_clr;
  wire [5:0]seq_cnt;
  wire seq_cnt_en;
  wire slowest_sync_clk;

  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N_i_1 
       (.I0(Bsr_out),
        .O(bsr_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_i_1 
       (.I0(Pr_out),
        .O(pr_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT2 #(
    .INIT(4'h2)) 
    Core_i_1
       (.I0(MB_out),
        .I1(p_0_in),
        .O(Core_i_1_n_0));
  FDSE #(
    .INIT(1'b1)) 
    Core_reg
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(Core_i_1_n_0),
        .Q(MB_out),
        .S(lpf_int));
  design_1_upcnt_n SEQ_COUNTER
       (.Q(seq_cnt),
        .seq_clr(seq_clr),
        .seq_cnt_en(seq_cnt_en),
        .slowest_sync_clk(slowest_sync_clk));
  LUT4 #(
    .INIT(16'h0090)) 
    \bsr_dec[0]_i_1 
       (.I0(seq_cnt_en),
        .I1(seq_cnt[4]),
        .I2(seq_cnt[3]),
        .I3(seq_cnt[5]),
        .O(p_5_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bsr_dec[2]_i_1 
       (.I0(\core_dec_reg_n_0_[1] ),
        .I1(\bsr_dec_reg_n_0_[0] ),
        .O(p_5_out[2]));
  FDRE #(
    .INIT(1'b0)) 
    \bsr_dec_reg[0] 
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(p_5_out[0]),
        .Q(\bsr_dec_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \bsr_dec_reg[2] 
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(p_5_out[2]),
        .Q(\bsr_dec_reg_n_0_[2] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT2 #(
    .INIT(4'h2)) 
    bsr_i_1
       (.I0(Bsr_out),
        .I1(\bsr_dec_reg_n_0_[2] ),
        .O(bsr_i_1_n_0));
  FDSE #(
    .INIT(1'b1)) 
    bsr_reg
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(bsr_i_1_n_0),
        .Q(Bsr_out),
        .S(lpf_int));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT4 #(
    .INIT(16'h9000)) 
    \core_dec[0]_i_1 
       (.I0(seq_cnt_en),
        .I1(seq_cnt[4]),
        .I2(seq_cnt[3]),
        .I3(seq_cnt[5]),
        .O(\core_dec[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \core_dec[2]_i_1 
       (.I0(\core_dec_reg_n_0_[1] ),
        .I1(\core_dec_reg_n_0_[0] ),
        .O(\core_dec[2]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \core_dec_reg[0] 
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(\core_dec[0]_i_1_n_0 ),
        .Q(\core_dec_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \core_dec_reg[1] 
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(pr_dec0__0),
        .Q(\core_dec_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \core_dec_reg[2] 
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(\core_dec[2]_i_1_n_0 ),
        .Q(p_0_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT2 #(
    .INIT(4'h8)) 
    from_sys_i_1
       (.I0(MB_out),
        .I1(seq_cnt_en),
        .O(from_sys_i_1_n_0));
  FDSE #(
    .INIT(1'b0)) 
    from_sys_reg
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(from_sys_i_1_n_0),
        .Q(seq_cnt_en),
        .S(lpf_int));
  LUT4 #(
    .INIT(16'h0018)) 
    pr_dec0
       (.I0(seq_cnt_en),
        .I1(seq_cnt[0]),
        .I2(seq_cnt[2]),
        .I3(seq_cnt[1]),
        .O(pr_dec0__0));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT4 #(
    .INIT(16'h0480)) 
    \pr_dec[0]_i_1 
       (.I0(seq_cnt_en),
        .I1(seq_cnt[3]),
        .I2(seq_cnt[5]),
        .I3(seq_cnt[4]),
        .O(p_3_out[0]));
  LUT2 #(
    .INIT(4'h8)) 
    \pr_dec[2]_i_1 
       (.I0(\core_dec_reg_n_0_[1] ),
        .I1(\pr_dec_reg_n_0_[0] ),
        .O(p_3_out[2]));
  FDRE #(
    .INIT(1'b0)) 
    \pr_dec_reg[0] 
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(p_3_out[0]),
        .Q(\pr_dec_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pr_dec_reg[2] 
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(p_3_out[2]),
        .Q(\pr_dec_reg_n_0_[2] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT2 #(
    .INIT(4'h2)) 
    pr_i_1
       (.I0(Pr_out),
        .I1(\pr_dec_reg_n_0_[2] ),
        .O(pr_i_1_n_0));
  FDSE #(
    .INIT(1'b1)) 
    pr_reg
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(pr_i_1_n_0),
        .Q(Pr_out),
        .S(lpf_int));
  FDRE #(
    .INIT(1'b0)) 
    seq_clr_reg
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(1'b1),
        .Q(seq_clr),
        .R(lpf_int));
endmodule

(* ORIG_REF_NAME = "upcnt_n" *) 
module design_1_upcnt_n
   (Q,
    seq_clr,
    seq_cnt_en,
    slowest_sync_clk);
  output [5:0]Q;
  input seq_clr;
  input seq_cnt_en;
  input slowest_sync_clk;

  wire [5:0]Q;
  wire clear;
  wire [5:0]q_int0;
  wire seq_clr;
  wire seq_cnt_en;
  wire slowest_sync_clk;

  LUT1 #(
    .INIT(2'h1)) 
    \q_int[0]_i_1 
       (.I0(Q[0]),
        .O(q_int0[0]));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \q_int[1]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(q_int0[1]));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \q_int[2]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(q_int0[2]));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \q_int[3]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(q_int0[3]));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \q_int[4]_i_1 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(Q[4]),
        .O(q_int0[4]));
  LUT1 #(
    .INIT(2'h1)) 
    \q_int[5]_i_1 
       (.I0(seq_clr),
        .O(clear));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \q_int[5]_i_2 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[4]),
        .I5(Q[5]),
        .O(q_int0[5]));
  FDRE #(
    .INIT(1'b1)) 
    \q_int_reg[0] 
       (.C(slowest_sync_clk),
        .CE(seq_cnt_en),
        .D(q_int0[0]),
        .Q(Q[0]),
        .R(clear));
  FDRE #(
    .INIT(1'b1)) 
    \q_int_reg[1] 
       (.C(slowest_sync_clk),
        .CE(seq_cnt_en),
        .D(q_int0[1]),
        .Q(Q[1]),
        .R(clear));
  FDRE #(
    .INIT(1'b1)) 
    \q_int_reg[2] 
       (.C(slowest_sync_clk),
        .CE(seq_cnt_en),
        .D(q_int0[2]),
        .Q(Q[2]),
        .R(clear));
  FDRE #(
    .INIT(1'b1)) 
    \q_int_reg[3] 
       (.C(slowest_sync_clk),
        .CE(seq_cnt_en),
        .D(q_int0[3]),
        .Q(Q[3]),
        .R(clear));
  FDRE #(
    .INIT(1'b1)) 
    \q_int_reg[4] 
       (.C(slowest_sync_clk),
        .CE(seq_cnt_en),
        .D(q_int0[4]),
        .Q(Q[4]),
        .R(clear));
  FDRE #(
    .INIT(1'b1)) 
    \q_int_reg[5] 
       (.C(slowest_sync_clk),
        .CE(seq_cnt_en),
        .D(q_int0[5]),
        .Q(Q[5]),
        .R(clear));
endmodule

(* ORIG_REF_NAME = "weight_ram" *) 
module design_1_weight_ram
   (\ram_reg[0][95]_0 ,
    \num_of_before_reg[1] ,
    data_out,
    \num_of_before_reg[1]_0 ,
    \num_of_before_reg[1]_1 ,
    \num_of_before_reg[1]_2 ,
    \num_of_before_reg[0] ,
    \num_of_before_reg[0]_0 ,
    \num_of_before_reg[0]_1 ,
    \num_of_before_reg[0]_2 ,
    \num_of_before_reg[0]_3 ,
    \num_of_before_reg[0]_4 ,
    \num_of_before_reg[0]_5 ,
    \num_of_before_reg[0]_6 ,
    \axi_araddr_reg[2] ,
    \ram_reg[1][63]_0 ,
    D,
    S,
    \addr_temp_reg[0] ,
    \addr_temp_reg[0]_0 ,
    A,
    \addr_temp_reg[0]_1 ,
    \ram_reg[1][47]_0 ,
    \ram_reg[1][78]_0 ,
    p_1_in,
    Q,
    \reg_data_out_reg[22]_i_2_0 ,
    \reg_data_out_reg[30]_i_1_0 ,
    \reg_data_out_reg[29]_i_5_0 ,
    \reg_data_out_reg[18]_i_2_0 ,
    total_error_out,
    \reg_data_out_reg[22]_i_2_1 ,
    \reg_data_out_reg[15]_i_4_0 ,
    \reg_data_out_reg[23]_i_9_0 ,
    \reg_data_out_reg[8]_i_1_0 ,
    \w_inputs_pop_reg[67]_i_3 ,
    weights_update,
    \reg_data_out_reg[31]_i_6_0 ,
    \reg_data_out_reg[31]_i_4_0 ,
    \reg_data_out_reg[23]_i_9_1 ,
    \reg_data_out_reg[31]_i_3_0 ,
    \axi_rdata_reg[2] ,
    \axi_rdata_reg[3] ,
    \axi_rdata_reg[4] ,
    \axi_rdata_reg[5] ,
    \reg_data_out_reg[5]_i_1_0 ,
    \axi_rdata_reg[6] ,
    \axi_rdata_reg[7] ,
    \axi_rdata_reg[8] ,
    \axi_rdata_reg[8]_0 ,
    \reg_data_out_reg[31]_i_1_0 ,
    \reg_data_out_reg[31]_i_3_1 ,
    \reg_data_out_reg[23]_i_4_0 ,
    \axi_rdata_reg[9] ,
    \axi_rdata_reg[10] ,
    \axi_rdata_reg[11] ,
    \axi_rdata_reg[22] ,
    \reg_data_out_reg[31]_i_1_1 ,
    \reg_data_out_reg[31]_i_1_2 ,
    \reg_data_out_reg[22]_i_1_0 ,
    \axi_rdata_reg[24] ,
    \reg_data_out_reg[13]_i_1_0 ,
    \axi_rdata_reg[0] ,
    \axi_rdata_reg[31] ,
    \axi_rdata_reg[16] ,
    \reg_data_out_reg[17]_i_1_0 ,
    \reg_data_out_reg[30]_i_1_1 ,
    \reg_data_out_reg[1]_i_1_0 ,
    \reg_data_out_reg[20]_i_1_0 ,
    \reg_data_out_reg[18]_i_2_1 ,
    \reg_data_out_reg[19]_i_2_0 ,
    \reg_data_out_reg[20]_i_2_0 ,
    \reg_data_out_reg[21]_i_3_0 ,
    \reg_data_out_reg[22]_i_4_0 ,
    \reg_data_out_reg[31]_i_1_3 ,
    \reg_data_out_reg[31]_i_6_1 ,
    \reg_data_out_reg[24]_i_1_0 ,
    \reg_data_out_reg[24]_i_1_1 ,
    \reg_data_out_reg[24]_i_1_2 ,
    \reg_data_out_reg[30]_i_1_2 ,
    \reg_data_out_reg[30]_i_5_0 ,
    \reg_data_out_reg[29]_i_1_0 ,
    \reg_data_out_reg[29]_i_2_0 ,
    \reg_data_out_reg[28]_i_1_0 ,
    \reg_data_out_reg[28]_i_4_0 ,
    \reg_data_out_reg[27]_i_3_0 ,
    \reg_data_out_reg[27]_i_5_0 ,
    \reg_data_out_reg[26]_i_1_0 ,
    \reg_data_out_reg[26]_i_4_0 ,
    \reg_data_out_reg[25]_i_3_0 ,
    \reg_data_out_reg[25]_i_5_0 ,
    \reg_data_out_reg[23]_i_1_0 ,
    \reg_data_out_reg[23]_i_3_0 ,
    \reg_data_out_reg[22]_i_1_1 ,
    \reg_data_out_reg[22]_i_3_0 ,
    \reg_data_out_reg[21]_i_1_0 ,
    \reg_data_out_reg[21]_i_4_0 ,
    \reg_data_out_reg[20]_i_1_1 ,
    \reg_data_out_reg[20]_i_3_0 ,
    \reg_data_out_reg[19]_i_1_0 ,
    \reg_data_out_reg[19]_i_3_0 ,
    \reg_data_out_reg[18]_i_1_0 ,
    \reg_data_out_reg[18]_i_3_0 ,
    \reg_data_out_reg[17]_i_1_1 ,
    \reg_data_out_reg[17]_i_4_0 ,
    \reg_data_out_reg[16]_i_1_0 ,
    \reg_data_out_reg[16]_i_2_0 ,
    \reg_data_out_reg[15]_i_1_0 ,
    \reg_data_out_reg[15]_i_2_0 ,
    \reg_data_out_reg[14]_i_1_0 ,
    \reg_data_out_reg[14]_i_4_0 ,
    \reg_data_out_reg[13]_i_1_1 ,
    \reg_data_out_reg[13]_i_2_0 ,
    \reg_data_out_reg[12]_i_1_0 ,
    \reg_data_out_reg[12]_i_2_0 ,
    \reg_data_out_reg[11]_i_1_0 ,
    \reg_data_out_reg[11]_i_4_0 ,
    \reg_data_out_reg[10]_i_1_0 ,
    \reg_data_out_reg[10]_i_3_0 ,
    \reg_data_out_reg[9]_i_1_0 ,
    \reg_data_out_reg[9]_i_3_0 ,
    \reg_data_out_reg[8]_i_1_1 ,
    \reg_data_out_reg[7]_i_1_0 ,
    \reg_data_out_reg[7]_i_3_0 ,
    \reg_data_out_reg[6]_i_1_0 ,
    \reg_data_out_reg[6]_i_3_0 ,
    \reg_data_out_reg[5]_i_1_1 ,
    \reg_data_out_reg[5]_i_3_0 ,
    \reg_data_out_reg[4]_i_1_0 ,
    \reg_data_out_reg[4]_i_3_0 ,
    \reg_data_out_reg[3]_i_1_0 ,
    \reg_data_out_reg[3]_i_3_0 ,
    \reg_data_out_reg[2]_i_1_0 ,
    \reg_data_out_reg[2]_i_3_0 ,
    p_7_in,
    \reg_data_out_reg[1]_i_1_1 ,
    \reg_data_out_reg[1]_i_3_0 ,
    \reg_data_out_reg[0]_i_1_0 ,
    \reg_data_out_reg[0]_i_2_0 ,
    \w_inputs_pop_reg[63]_i_3 ,
    \ram_reg[1][0]_0 ,
    w_inputs_pop1,
    ARG,
    \ram_reg[0][95]_1 ,
    \ram_reg[0][95]_2 );
  output [63:0]\ram_reg[0][95]_0 ;
  output [3:0]\num_of_before_reg[1] ;
  output [95:0]data_out;
  output [3:0]\num_of_before_reg[1]_0 ;
  output [3:0]\num_of_before_reg[1]_1 ;
  output [3:0]\num_of_before_reg[1]_2 ;
  output [3:0]\num_of_before_reg[0] ;
  output [3:0]\num_of_before_reg[0]_0 ;
  output [3:0]\num_of_before_reg[0]_1 ;
  output [3:0]\num_of_before_reg[0]_2 ;
  output [3:0]\num_of_before_reg[0]_3 ;
  output [3:0]\num_of_before_reg[0]_4 ;
  output [3:0]\num_of_before_reg[0]_5 ;
  output [3:0]\num_of_before_reg[0]_6 ;
  output [31:0]\axi_araddr_reg[2] ;
  output [3:0]\ram_reg[1][63]_0 ;
  output [15:0]D;
  output [3:0]S;
  output [3:0]\addr_temp_reg[0] ;
  output [3:0]\addr_temp_reg[0]_0 ;
  output [15:0]A;
  output [15:0]\addr_temp_reg[0]_1 ;
  output [15:0]\ram_reg[1][47]_0 ;
  output [14:0]\ram_reg[1][78]_0 ;
  output [14:0]p_1_in;
  input [17:0]Q;
  input \reg_data_out_reg[22]_i_2_0 ;
  input \reg_data_out_reg[30]_i_1_0 ;
  input [4:0]\reg_data_out_reg[29]_i_5_0 ;
  input \reg_data_out_reg[18]_i_2_0 ;
  input [12:0]total_error_out;
  input \reg_data_out_reg[22]_i_2_1 ;
  input [3:0]\reg_data_out_reg[15]_i_4_0 ;
  input \reg_data_out_reg[23]_i_9_0 ;
  input \reg_data_out_reg[8]_i_1_0 ;
  input [1:0]\w_inputs_pop_reg[67]_i_3 ;
  input [63:0]weights_update;
  input [55:0]\reg_data_out_reg[31]_i_6_0 ;
  input [23:0]\reg_data_out_reg[31]_i_4_0 ;
  input \reg_data_out_reg[23]_i_9_1 ;
  input [31:0]\reg_data_out_reg[31]_i_3_0 ;
  input \axi_rdata_reg[2] ;
  input \axi_rdata_reg[3] ;
  input \axi_rdata_reg[4] ;
  input \axi_rdata_reg[5] ;
  input \reg_data_out_reg[5]_i_1_0 ;
  input \axi_rdata_reg[6] ;
  input \axi_rdata_reg[7] ;
  input \axi_rdata_reg[8] ;
  input \axi_rdata_reg[8]_0 ;
  input [29:0]\reg_data_out_reg[31]_i_1_0 ;
  input [28:0]\reg_data_out_reg[31]_i_3_1 ;
  input \reg_data_out_reg[23]_i_4_0 ;
  input \axi_rdata_reg[9] ;
  input \axi_rdata_reg[10] ;
  input \axi_rdata_reg[11] ;
  input \axi_rdata_reg[22] ;
  input [53:0]\reg_data_out_reg[31]_i_1_1 ;
  input \reg_data_out_reg[31]_i_1_2 ;
  input \reg_data_out_reg[22]_i_1_0 ;
  input \axi_rdata_reg[24] ;
  input \reg_data_out_reg[13]_i_1_0 ;
  input \axi_rdata_reg[0] ;
  input \axi_rdata_reg[31] ;
  input \axi_rdata_reg[16] ;
  input \reg_data_out_reg[17]_i_1_0 ;
  input \reg_data_out_reg[30]_i_1_1 ;
  input \reg_data_out_reg[1]_i_1_0 ;
  input \reg_data_out_reg[20]_i_1_0 ;
  input \reg_data_out_reg[18]_i_2_1 ;
  input \reg_data_out_reg[19]_i_2_0 ;
  input \reg_data_out_reg[20]_i_2_0 ;
  input \reg_data_out_reg[21]_i_3_0 ;
  input \reg_data_out_reg[22]_i_4_0 ;
  input \reg_data_out_reg[31]_i_1_3 ;
  input [31:0]\reg_data_out_reg[31]_i_6_1 ;
  input \reg_data_out_reg[24]_i_1_0 ;
  input \reg_data_out_reg[24]_i_1_1 ;
  input \reg_data_out_reg[24]_i_1_2 ;
  input \reg_data_out_reg[30]_i_1_2 ;
  input \reg_data_out_reg[30]_i_5_0 ;
  input \reg_data_out_reg[29]_i_1_0 ;
  input \reg_data_out_reg[29]_i_2_0 ;
  input \reg_data_out_reg[28]_i_1_0 ;
  input \reg_data_out_reg[28]_i_4_0 ;
  input \reg_data_out_reg[27]_i_3_0 ;
  input \reg_data_out_reg[27]_i_5_0 ;
  input \reg_data_out_reg[26]_i_1_0 ;
  input \reg_data_out_reg[26]_i_4_0 ;
  input \reg_data_out_reg[25]_i_3_0 ;
  input \reg_data_out_reg[25]_i_5_0 ;
  input \reg_data_out_reg[23]_i_1_0 ;
  input \reg_data_out_reg[23]_i_3_0 ;
  input \reg_data_out_reg[22]_i_1_1 ;
  input \reg_data_out_reg[22]_i_3_0 ;
  input \reg_data_out_reg[21]_i_1_0 ;
  input \reg_data_out_reg[21]_i_4_0 ;
  input \reg_data_out_reg[20]_i_1_1 ;
  input \reg_data_out_reg[20]_i_3_0 ;
  input \reg_data_out_reg[19]_i_1_0 ;
  input \reg_data_out_reg[19]_i_3_0 ;
  input \reg_data_out_reg[18]_i_1_0 ;
  input \reg_data_out_reg[18]_i_3_0 ;
  input \reg_data_out_reg[17]_i_1_1 ;
  input \reg_data_out_reg[17]_i_4_0 ;
  input \reg_data_out_reg[16]_i_1_0 ;
  input \reg_data_out_reg[16]_i_2_0 ;
  input \reg_data_out_reg[15]_i_1_0 ;
  input \reg_data_out_reg[15]_i_2_0 ;
  input \reg_data_out_reg[14]_i_1_0 ;
  input \reg_data_out_reg[14]_i_4_0 ;
  input \reg_data_out_reg[13]_i_1_1 ;
  input \reg_data_out_reg[13]_i_2_0 ;
  input \reg_data_out_reg[12]_i_1_0 ;
  input \reg_data_out_reg[12]_i_2_0 ;
  input \reg_data_out_reg[11]_i_1_0 ;
  input \reg_data_out_reg[11]_i_4_0 ;
  input \reg_data_out_reg[10]_i_1_0 ;
  input \reg_data_out_reg[10]_i_3_0 ;
  input \reg_data_out_reg[9]_i_1_0 ;
  input \reg_data_out_reg[9]_i_3_0 ;
  input \reg_data_out_reg[8]_i_1_1 ;
  input \reg_data_out_reg[7]_i_1_0 ;
  input \reg_data_out_reg[7]_i_3_0 ;
  input \reg_data_out_reg[6]_i_1_0 ;
  input \reg_data_out_reg[6]_i_3_0 ;
  input \reg_data_out_reg[5]_i_1_1 ;
  input \reg_data_out_reg[5]_i_3_0 ;
  input \reg_data_out_reg[4]_i_1_0 ;
  input \reg_data_out_reg[4]_i_3_0 ;
  input \reg_data_out_reg[3]_i_1_0 ;
  input \reg_data_out_reg[3]_i_3_0 ;
  input \reg_data_out_reg[2]_i_1_0 ;
  input \reg_data_out_reg[2]_i_3_0 ;
  input [1:0]p_7_in;
  input \reg_data_out_reg[1]_i_1_1 ;
  input \reg_data_out_reg[1]_i_3_0 ;
  input \reg_data_out_reg[0]_i_1_0 ;
  input \reg_data_out_reg[0]_i_2_0 ;
  input \w_inputs_pop_reg[63]_i_3 ;
  input [4:0]\ram_reg[1][0]_0 ;
  input [15:0]w_inputs_pop1;
  input [1:0]ARG;
  input [95:0]\ram_reg[0][95]_1 ;
  input \ram_reg[0][95]_2 ;

  wire [15:0]A;
  wire [1:0]ARG;
  wire [15:0]D;
  wire [17:0]Q;
  wire [3:0]S;
  wire [3:0]\addr_temp_reg[0] ;
  wire [3:0]\addr_temp_reg[0]_0 ;
  wire [15:0]\addr_temp_reg[0]_1 ;
  wire [31:0]\axi_araddr_reg[2] ;
  wire \axi_rdata_reg[0] ;
  wire \axi_rdata_reg[10] ;
  wire \axi_rdata_reg[11] ;
  wire \axi_rdata_reg[16] ;
  wire \axi_rdata_reg[22] ;
  wire \axi_rdata_reg[24] ;
  wire \axi_rdata_reg[2] ;
  wire \axi_rdata_reg[31] ;
  wire \axi_rdata_reg[3] ;
  wire \axi_rdata_reg[4] ;
  wire \axi_rdata_reg[5] ;
  wire \axi_rdata_reg[6] ;
  wire \axi_rdata_reg[7] ;
  wire \axi_rdata_reg[8] ;
  wire \axi_rdata_reg[8]_0 ;
  wire \axi_rdata_reg[9] ;
  wire [95:0]data_out;
  wire [159:0]data_out_test;
  wire [3:0]\num_of_before_reg[0] ;
  wire [3:0]\num_of_before_reg[0]_0 ;
  wire [3:0]\num_of_before_reg[0]_1 ;
  wire [3:0]\num_of_before_reg[0]_2 ;
  wire [3:0]\num_of_before_reg[0]_3 ;
  wire [3:0]\num_of_before_reg[0]_4 ;
  wire [3:0]\num_of_before_reg[0]_5 ;
  wire [3:0]\num_of_before_reg[0]_6 ;
  wire [3:0]\num_of_before_reg[1] ;
  wire [3:0]\num_of_before_reg[1]_0 ;
  wire [3:0]\num_of_before_reg[1]_1 ;
  wire [3:0]\num_of_before_reg[1]_2 ;
  wire [14:0]p_1_in;
  wire [1:0]p_7_in;
  wire [63:0]\ram_reg[0][95]_0 ;
  wire [95:0]\ram_reg[0][95]_1 ;
  wire \ram_reg[0][95]_2 ;
  wire \ram_reg[0]_15 ;
  wire [4:0]\ram_reg[1][0]_0 ;
  wire [15:0]\ram_reg[1][47]_0 ;
  wire [3:0]\ram_reg[1][63]_0 ;
  wire [14:0]\ram_reg[1][78]_0 ;
  wire \ram_reg[1]_14 ;
  wire \reg_data_out_reg[0]_i_10_n_0 ;
  wire \reg_data_out_reg[0]_i_14_n_0 ;
  wire \reg_data_out_reg[0]_i_1_0 ;
  wire \reg_data_out_reg[0]_i_2_0 ;
  wire \reg_data_out_reg[0]_i_2_n_0 ;
  wire \reg_data_out_reg[0]_i_3_n_0 ;
  wire \reg_data_out_reg[0]_i_4_n_0 ;
  wire \reg_data_out_reg[0]_i_6_n_0 ;
  wire \reg_data_out_reg[0]_i_7_n_0 ;
  wire \reg_data_out_reg[0]_i_8_n_0 ;
  wire \reg_data_out_reg[0]_i_9_n_0 ;
  wire \reg_data_out_reg[10]_i_10_n_0 ;
  wire \reg_data_out_reg[10]_i_14_n_0 ;
  wire \reg_data_out_reg[10]_i_15_n_0 ;
  wire \reg_data_out_reg[10]_i_1_0 ;
  wire \reg_data_out_reg[10]_i_3_0 ;
  wire \reg_data_out_reg[10]_i_3_n_0 ;
  wire \reg_data_out_reg[10]_i_4_n_0 ;
  wire \reg_data_out_reg[10]_i_5_n_0 ;
  wire \reg_data_out_reg[10]_i_7_n_0 ;
  wire \reg_data_out_reg[10]_i_8_n_0 ;
  wire \reg_data_out_reg[10]_i_9_n_0 ;
  wire \reg_data_out_reg[11]_i_10_n_0 ;
  wire \reg_data_out_reg[11]_i_11_n_0 ;
  wire \reg_data_out_reg[11]_i_15_n_0 ;
  wire \reg_data_out_reg[11]_i_16_n_0 ;
  wire \reg_data_out_reg[11]_i_1_0 ;
  wire \reg_data_out_reg[11]_i_4_0 ;
  wire \reg_data_out_reg[11]_i_4_n_0 ;
  wire \reg_data_out_reg[11]_i_5_n_0 ;
  wire \reg_data_out_reg[11]_i_6_n_0 ;
  wire \reg_data_out_reg[11]_i_8_n_0 ;
  wire \reg_data_out_reg[11]_i_9_n_0 ;
  wire \reg_data_out_reg[12]_i_12_n_0 ;
  wire \reg_data_out_reg[12]_i_13_n_0 ;
  wire \reg_data_out_reg[12]_i_1_0 ;
  wire \reg_data_out_reg[12]_i_2_0 ;
  wire \reg_data_out_reg[12]_i_2_n_0 ;
  wire \reg_data_out_reg[12]_i_3_n_0 ;
  wire \reg_data_out_reg[12]_i_5_n_0 ;
  wire \reg_data_out_reg[12]_i_6_n_0 ;
  wire \reg_data_out_reg[12]_i_7_n_0 ;
  wire \reg_data_out_reg[12]_i_8_n_0 ;
  wire \reg_data_out_reg[13]_i_13_n_0 ;
  wire \reg_data_out_reg[13]_i_1_0 ;
  wire \reg_data_out_reg[13]_i_1_1 ;
  wire \reg_data_out_reg[13]_i_2_0 ;
  wire \reg_data_out_reg[13]_i_2_n_0 ;
  wire \reg_data_out_reg[13]_i_3_n_0 ;
  wire \reg_data_out_reg[13]_i_5_n_0 ;
  wire \reg_data_out_reg[13]_i_6_n_0 ;
  wire \reg_data_out_reg[13]_i_7_n_0 ;
  wire \reg_data_out_reg[13]_i_9_n_0 ;
  wire \reg_data_out_reg[14]_i_13_n_0 ;
  wire \reg_data_out_reg[14]_i_1_0 ;
  wire \reg_data_out_reg[14]_i_2_n_0 ;
  wire \reg_data_out_reg[14]_i_3_n_0 ;
  wire \reg_data_out_reg[14]_i_4_0 ;
  wire \reg_data_out_reg[14]_i_4_n_0 ;
  wire \reg_data_out_reg[14]_i_5_n_0 ;
  wire \reg_data_out_reg[14]_i_6_n_0 ;
  wire \reg_data_out_reg[14]_i_7_n_0 ;
  wire \reg_data_out_reg[14]_i_9_n_0 ;
  wire \reg_data_out_reg[15]_i_13_n_0 ;
  wire \reg_data_out_reg[15]_i_1_0 ;
  wire \reg_data_out_reg[15]_i_2_0 ;
  wire \reg_data_out_reg[15]_i_2_n_0 ;
  wire \reg_data_out_reg[15]_i_3_n_0 ;
  wire [3:0]\reg_data_out_reg[15]_i_4_0 ;
  wire \reg_data_out_reg[15]_i_4_n_0 ;
  wire \reg_data_out_reg[15]_i_6_n_0 ;
  wire \reg_data_out_reg[15]_i_7_n_0 ;
  wire \reg_data_out_reg[15]_i_8_n_0 ;
  wire \reg_data_out_reg[15]_i_9_n_0 ;
  wire \reg_data_out_reg[16]_i_13_n_0 ;
  wire \reg_data_out_reg[16]_i_14_n_0 ;
  wire \reg_data_out_reg[16]_i_1_0 ;
  wire \reg_data_out_reg[16]_i_2_0 ;
  wire \reg_data_out_reg[16]_i_2_n_0 ;
  wire \reg_data_out_reg[16]_i_4_n_0 ;
  wire \reg_data_out_reg[16]_i_6_n_0 ;
  wire \reg_data_out_reg[16]_i_7_n_0 ;
  wire \reg_data_out_reg[16]_i_8_n_0 ;
  wire \reg_data_out_reg[16]_i_9_n_0 ;
  wire \reg_data_out_reg[17]_i_11_n_0 ;
  wire \reg_data_out_reg[17]_i_15_n_0 ;
  wire \reg_data_out_reg[17]_i_1_0 ;
  wire \reg_data_out_reg[17]_i_1_1 ;
  wire \reg_data_out_reg[17]_i_2_n_0 ;
  wire \reg_data_out_reg[17]_i_3_n_0 ;
  wire \reg_data_out_reg[17]_i_4_0 ;
  wire \reg_data_out_reg[17]_i_4_n_0 ;
  wire \reg_data_out_reg[17]_i_5_n_0 ;
  wire \reg_data_out_reg[17]_i_6_n_0 ;
  wire \reg_data_out_reg[17]_i_8_n_0 ;
  wire \reg_data_out_reg[18]_i_10_n_0 ;
  wire \reg_data_out_reg[18]_i_14_n_0 ;
  wire \reg_data_out_reg[18]_i_1_0 ;
  wire \reg_data_out_reg[18]_i_2_0 ;
  wire \reg_data_out_reg[18]_i_2_1 ;
  wire \reg_data_out_reg[18]_i_2_n_0 ;
  wire \reg_data_out_reg[18]_i_3_0 ;
  wire \reg_data_out_reg[18]_i_3_n_0 ;
  wire \reg_data_out_reg[18]_i_4_n_0 ;
  wire \reg_data_out_reg[18]_i_5_n_0 ;
  wire \reg_data_out_reg[18]_i_6_n_0 ;
  wire \reg_data_out_reg[18]_i_8_n_0 ;
  wire \reg_data_out_reg[19]_i_10_n_0 ;
  wire \reg_data_out_reg[19]_i_14_n_0 ;
  wire \reg_data_out_reg[19]_i_1_0 ;
  wire \reg_data_out_reg[19]_i_2_0 ;
  wire \reg_data_out_reg[19]_i_2_n_0 ;
  wire \reg_data_out_reg[19]_i_3_0 ;
  wire \reg_data_out_reg[19]_i_3_n_0 ;
  wire \reg_data_out_reg[19]_i_4_n_0 ;
  wire \reg_data_out_reg[19]_i_5_n_0 ;
  wire \reg_data_out_reg[19]_i_6_n_0 ;
  wire \reg_data_out_reg[19]_i_8_n_0 ;
  wire \reg_data_out_reg[1]_i_10_n_0 ;
  wire \reg_data_out_reg[1]_i_11_n_0 ;
  wire \reg_data_out_reg[1]_i_12_n_0 ;
  wire \reg_data_out_reg[1]_i_16_n_0 ;
  wire \reg_data_out_reg[1]_i_1_0 ;
  wire \reg_data_out_reg[1]_i_1_1 ;
  wire \reg_data_out_reg[1]_i_3_0 ;
  wire \reg_data_out_reg[1]_i_3_n_0 ;
  wire \reg_data_out_reg[1]_i_5_n_0 ;
  wire \reg_data_out_reg[1]_i_6_n_0 ;
  wire \reg_data_out_reg[1]_i_8_n_0 ;
  wire \reg_data_out_reg[1]_i_9_n_0 ;
  wire \reg_data_out_reg[20]_i_11_n_0 ;
  wire \reg_data_out_reg[20]_i_15_n_0 ;
  wire \reg_data_out_reg[20]_i_1_0 ;
  wire \reg_data_out_reg[20]_i_1_1 ;
  wire \reg_data_out_reg[20]_i_2_0 ;
  wire \reg_data_out_reg[20]_i_2_n_0 ;
  wire \reg_data_out_reg[20]_i_3_0 ;
  wire \reg_data_out_reg[20]_i_3_n_0 ;
  wire \reg_data_out_reg[20]_i_4_n_0 ;
  wire \reg_data_out_reg[20]_i_6_n_0 ;
  wire \reg_data_out_reg[20]_i_7_n_0 ;
  wire \reg_data_out_reg[20]_i_9_n_0 ;
  wire \reg_data_out_reg[21]_i_14_n_0 ;
  wire \reg_data_out_reg[21]_i_1_0 ;
  wire \reg_data_out_reg[21]_i_2_n_0 ;
  wire \reg_data_out_reg[21]_i_3_0 ;
  wire \reg_data_out_reg[21]_i_3_n_0 ;
  wire \reg_data_out_reg[21]_i_4_0 ;
  wire \reg_data_out_reg[21]_i_4_n_0 ;
  wire \reg_data_out_reg[21]_i_5_n_0 ;
  wire \reg_data_out_reg[21]_i_6_n_0 ;
  wire \reg_data_out_reg[21]_i_7_n_0 ;
  wire \reg_data_out_reg[21]_i_9_n_0 ;
  wire \reg_data_out_reg[22]_i_10_n_0 ;
  wire \reg_data_out_reg[22]_i_14_n_0 ;
  wire \reg_data_out_reg[22]_i_1_0 ;
  wire \reg_data_out_reg[22]_i_1_1 ;
  wire \reg_data_out_reg[22]_i_2_0 ;
  wire \reg_data_out_reg[22]_i_2_1 ;
  wire \reg_data_out_reg[22]_i_2_n_0 ;
  wire \reg_data_out_reg[22]_i_3_0 ;
  wire \reg_data_out_reg[22]_i_3_n_0 ;
  wire \reg_data_out_reg[22]_i_4_0 ;
  wire \reg_data_out_reg[22]_i_4_n_0 ;
  wire \reg_data_out_reg[22]_i_6_n_0 ;
  wire \reg_data_out_reg[22]_i_8_n_0 ;
  wire \reg_data_out_reg[22]_i_9_n_0 ;
  wire \reg_data_out_reg[23]_i_13_n_0 ;
  wire \reg_data_out_reg[23]_i_14_n_0 ;
  wire \reg_data_out_reg[23]_i_15_n_0 ;
  wire \reg_data_out_reg[23]_i_17_n_0 ;
  wire \reg_data_out_reg[23]_i_1_0 ;
  wire \reg_data_out_reg[23]_i_3_0 ;
  wire \reg_data_out_reg[23]_i_3_n_0 ;
  wire \reg_data_out_reg[23]_i_4_0 ;
  wire \reg_data_out_reg[23]_i_4_n_0 ;
  wire \reg_data_out_reg[23]_i_6_n_0 ;
  wire \reg_data_out_reg[23]_i_7_n_0 ;
  wire \reg_data_out_reg[23]_i_8_n_0 ;
  wire \reg_data_out_reg[23]_i_9_0 ;
  wire \reg_data_out_reg[23]_i_9_1 ;
  wire \reg_data_out_reg[23]_i_9_n_0 ;
  wire \reg_data_out_reg[24]_i_11_n_0 ;
  wire \reg_data_out_reg[24]_i_12_n_0 ;
  wire \reg_data_out_reg[24]_i_1_0 ;
  wire \reg_data_out_reg[24]_i_1_1 ;
  wire \reg_data_out_reg[24]_i_1_2 ;
  wire \reg_data_out_reg[24]_i_2_n_0 ;
  wire \reg_data_out_reg[24]_i_3_n_0 ;
  wire \reg_data_out_reg[24]_i_4_n_0 ;
  wire \reg_data_out_reg[24]_i_5_n_0 ;
  wire \reg_data_out_reg[24]_i_6_n_0 ;
  wire \reg_data_out_reg[24]_i_7_n_0 ;
  wire \reg_data_out_reg[25]_i_10_n_0 ;
  wire \reg_data_out_reg[25]_i_14_n_0 ;
  wire \reg_data_out_reg[25]_i_2_n_0 ;
  wire \reg_data_out_reg[25]_i_3_0 ;
  wire \reg_data_out_reg[25]_i_3_n_0 ;
  wire \reg_data_out_reg[25]_i_4_n_0 ;
  wire \reg_data_out_reg[25]_i_5_0 ;
  wire \reg_data_out_reg[25]_i_5_n_0 ;
  wire \reg_data_out_reg[25]_i_6_n_0 ;
  wire \reg_data_out_reg[25]_i_8_n_0 ;
  wire \reg_data_out_reg[25]_i_9_n_0 ;
  wire \reg_data_out_reg[26]_i_10_n_0 ;
  wire \reg_data_out_reg[26]_i_14_n_0 ;
  wire \reg_data_out_reg[26]_i_1_0 ;
  wire \reg_data_out_reg[26]_i_2_n_0 ;
  wire \reg_data_out_reg[26]_i_3_n_0 ;
  wire \reg_data_out_reg[26]_i_4_0 ;
  wire \reg_data_out_reg[26]_i_4_n_0 ;
  wire \reg_data_out_reg[26]_i_5_n_0 ;
  wire \reg_data_out_reg[26]_i_6_n_0 ;
  wire \reg_data_out_reg[26]_i_8_n_0 ;
  wire \reg_data_out_reg[26]_i_9_n_0 ;
  wire \reg_data_out_reg[27]_i_10_n_0 ;
  wire \reg_data_out_reg[27]_i_14_n_0 ;
  wire \reg_data_out_reg[27]_i_2_n_0 ;
  wire \reg_data_out_reg[27]_i_3_0 ;
  wire \reg_data_out_reg[27]_i_3_n_0 ;
  wire \reg_data_out_reg[27]_i_4_n_0 ;
  wire \reg_data_out_reg[27]_i_5_0 ;
  wire \reg_data_out_reg[27]_i_5_n_0 ;
  wire \reg_data_out_reg[27]_i_6_n_0 ;
  wire \reg_data_out_reg[27]_i_8_n_0 ;
  wire \reg_data_out_reg[27]_i_9_n_0 ;
  wire \reg_data_out_reg[28]_i_10_n_0 ;
  wire \reg_data_out_reg[28]_i_14_n_0 ;
  wire \reg_data_out_reg[28]_i_1_0 ;
  wire \reg_data_out_reg[28]_i_2_n_0 ;
  wire \reg_data_out_reg[28]_i_3_n_0 ;
  wire \reg_data_out_reg[28]_i_4_0 ;
  wire \reg_data_out_reg[28]_i_4_n_0 ;
  wire \reg_data_out_reg[28]_i_5_n_0 ;
  wire \reg_data_out_reg[28]_i_6_n_0 ;
  wire \reg_data_out_reg[28]_i_8_n_0 ;
  wire \reg_data_out_reg[28]_i_9_n_0 ;
  wire \reg_data_out_reg[29]_i_10_n_0 ;
  wire \reg_data_out_reg[29]_i_14_n_0 ;
  wire \reg_data_out_reg[29]_i_1_0 ;
  wire \reg_data_out_reg[29]_i_2_0 ;
  wire \reg_data_out_reg[29]_i_2_n_0 ;
  wire \reg_data_out_reg[29]_i_3_n_0 ;
  wire \reg_data_out_reg[29]_i_4_n_0 ;
  wire [4:0]\reg_data_out_reg[29]_i_5_0 ;
  wire \reg_data_out_reg[29]_i_5_n_0 ;
  wire \reg_data_out_reg[29]_i_7_n_0 ;
  wire \reg_data_out_reg[29]_i_8_n_0 ;
  wire \reg_data_out_reg[29]_i_9_n_0 ;
  wire \reg_data_out_reg[2]_i_13_n_0 ;
  wire \reg_data_out_reg[2]_i_14_n_0 ;
  wire \reg_data_out_reg[2]_i_15_n_0 ;
  wire \reg_data_out_reg[2]_i_1_0 ;
  wire \reg_data_out_reg[2]_i_3_0 ;
  wire \reg_data_out_reg[2]_i_3_n_0 ;
  wire \reg_data_out_reg[2]_i_4_n_0 ;
  wire \reg_data_out_reg[2]_i_5_n_0 ;
  wire \reg_data_out_reg[2]_i_7_n_0 ;
  wire \reg_data_out_reg[2]_i_8_n_0 ;
  wire \reg_data_out_reg[2]_i_9_n_0 ;
  wire \reg_data_out_reg[30]_i_12_n_0 ;
  wire \reg_data_out_reg[30]_i_13_n_0 ;
  wire \reg_data_out_reg[30]_i_14_n_0 ;
  wire \reg_data_out_reg[30]_i_18_n_0 ;
  wire \reg_data_out_reg[30]_i_1_0 ;
  wire \reg_data_out_reg[30]_i_1_1 ;
  wire \reg_data_out_reg[30]_i_1_2 ;
  wire \reg_data_out_reg[30]_i_3_n_0 ;
  wire \reg_data_out_reg[30]_i_4_n_0 ;
  wire \reg_data_out_reg[30]_i_5_0 ;
  wire \reg_data_out_reg[30]_i_5_n_0 ;
  wire \reg_data_out_reg[30]_i_6_n_0 ;
  wire \reg_data_out_reg[30]_i_9_n_0 ;
  wire \reg_data_out_reg[31]_i_10_n_0 ;
  wire \reg_data_out_reg[31]_i_11_n_0 ;
  wire \reg_data_out_reg[31]_i_12_n_0 ;
  wire \reg_data_out_reg[31]_i_16_n_0 ;
  wire [29:0]\reg_data_out_reg[31]_i_1_0 ;
  wire [53:0]\reg_data_out_reg[31]_i_1_1 ;
  wire \reg_data_out_reg[31]_i_1_2 ;
  wire \reg_data_out_reg[31]_i_1_3 ;
  wire [31:0]\reg_data_out_reg[31]_i_3_0 ;
  wire [28:0]\reg_data_out_reg[31]_i_3_1 ;
  wire \reg_data_out_reg[31]_i_3_n_0 ;
  wire [23:0]\reg_data_out_reg[31]_i_4_0 ;
  wire \reg_data_out_reg[31]_i_4_n_0 ;
  wire [55:0]\reg_data_out_reg[31]_i_6_0 ;
  wire [31:0]\reg_data_out_reg[31]_i_6_1 ;
  wire \reg_data_out_reg[31]_i_6_n_0 ;
  wire \reg_data_out_reg[31]_i_8_n_0 ;
  wire \reg_data_out_reg[31]_i_9_n_0 ;
  wire \reg_data_out_reg[3]_i_13_n_0 ;
  wire \reg_data_out_reg[3]_i_14_n_0 ;
  wire \reg_data_out_reg[3]_i_15_n_0 ;
  wire \reg_data_out_reg[3]_i_1_0 ;
  wire \reg_data_out_reg[3]_i_3_0 ;
  wire \reg_data_out_reg[3]_i_3_n_0 ;
  wire \reg_data_out_reg[3]_i_4_n_0 ;
  wire \reg_data_out_reg[3]_i_5_n_0 ;
  wire \reg_data_out_reg[3]_i_7_n_0 ;
  wire \reg_data_out_reg[3]_i_8_n_0 ;
  wire \reg_data_out_reg[3]_i_9_n_0 ;
  wire \reg_data_out_reg[4]_i_13_n_0 ;
  wire \reg_data_out_reg[4]_i_14_n_0 ;
  wire \reg_data_out_reg[4]_i_15_n_0 ;
  wire \reg_data_out_reg[4]_i_1_0 ;
  wire \reg_data_out_reg[4]_i_3_0 ;
  wire \reg_data_out_reg[4]_i_3_n_0 ;
  wire \reg_data_out_reg[4]_i_4_n_0 ;
  wire \reg_data_out_reg[4]_i_5_n_0 ;
  wire \reg_data_out_reg[4]_i_7_n_0 ;
  wire \reg_data_out_reg[4]_i_8_n_0 ;
  wire \reg_data_out_reg[4]_i_9_n_0 ;
  wire \reg_data_out_reg[5]_i_10_n_0 ;
  wire \reg_data_out_reg[5]_i_14_n_0 ;
  wire \reg_data_out_reg[5]_i_15_n_0 ;
  wire \reg_data_out_reg[5]_i_1_0 ;
  wire \reg_data_out_reg[5]_i_1_1 ;
  wire \reg_data_out_reg[5]_i_3_0 ;
  wire \reg_data_out_reg[5]_i_3_n_0 ;
  wire \reg_data_out_reg[5]_i_4_n_0 ;
  wire \reg_data_out_reg[5]_i_5_n_0 ;
  wire \reg_data_out_reg[5]_i_7_n_0 ;
  wire \reg_data_out_reg[5]_i_8_n_0 ;
  wire \reg_data_out_reg[6]_i_13_n_0 ;
  wire \reg_data_out_reg[6]_i_14_n_0 ;
  wire \reg_data_out_reg[6]_i_15_n_0 ;
  wire \reg_data_out_reg[6]_i_1_0 ;
  wire \reg_data_out_reg[6]_i_3_0 ;
  wire \reg_data_out_reg[6]_i_3_n_0 ;
  wire \reg_data_out_reg[6]_i_4_n_0 ;
  wire \reg_data_out_reg[6]_i_5_n_0 ;
  wire \reg_data_out_reg[6]_i_7_n_0 ;
  wire \reg_data_out_reg[6]_i_8_n_0 ;
  wire \reg_data_out_reg[6]_i_9_n_0 ;
  wire \reg_data_out_reg[7]_i_13_n_0 ;
  wire \reg_data_out_reg[7]_i_14_n_0 ;
  wire \reg_data_out_reg[7]_i_15_n_0 ;
  wire \reg_data_out_reg[7]_i_1_0 ;
  wire \reg_data_out_reg[7]_i_3_0 ;
  wire \reg_data_out_reg[7]_i_3_n_0 ;
  wire \reg_data_out_reg[7]_i_4_n_0 ;
  wire \reg_data_out_reg[7]_i_5_n_0 ;
  wire \reg_data_out_reg[7]_i_7_n_0 ;
  wire \reg_data_out_reg[7]_i_8_n_0 ;
  wire \reg_data_out_reg[7]_i_9_n_0 ;
  wire \reg_data_out_reg[8]_i_10_n_0 ;
  wire \reg_data_out_reg[8]_i_11_n_0 ;
  wire \reg_data_out_reg[8]_i_12_n_0 ;
  wire \reg_data_out_reg[8]_i_13_n_0 ;
  wire \reg_data_out_reg[8]_i_14_n_0 ;
  wire \reg_data_out_reg[8]_i_1_0 ;
  wire \reg_data_out_reg[8]_i_1_1 ;
  wire \reg_data_out_reg[8]_i_4_n_0 ;
  wire \reg_data_out_reg[8]_i_5_n_0 ;
  wire \reg_data_out_reg[8]_i_9_n_0 ;
  wire \reg_data_out_reg[9]_i_13_n_0 ;
  wire \reg_data_out_reg[9]_i_14_n_0 ;
  wire \reg_data_out_reg[9]_i_15_n_0 ;
  wire \reg_data_out_reg[9]_i_1_0 ;
  wire \reg_data_out_reg[9]_i_3_0 ;
  wire \reg_data_out_reg[9]_i_3_n_0 ;
  wire \reg_data_out_reg[9]_i_4_n_0 ;
  wire \reg_data_out_reg[9]_i_5_n_0 ;
  wire \reg_data_out_reg[9]_i_7_n_0 ;
  wire \reg_data_out_reg[9]_i_8_n_0 ;
  wire \reg_data_out_reg[9]_i_9_n_0 ;
  wire [12:0]total_error_out;
  wire [15:0]w_inputs_pop1;
  wire \w_inputs_pop_reg[63]_i_3 ;
  wire [1:0]\w_inputs_pop_reg[67]_i_3 ;
  wire [63:0]weights_update;

  LUT4 #(
    .INIT(16'hE400)) 
    ARG__0_i_17
       (.I0(\ram_reg[1][0]_0 [0]),
        .I1(data_out_test[127]),
        .I2(data_out_test[31]),
        .I3(ARG[1]),
        .O(\addr_temp_reg[0]_1 [15]));
  LUT4 #(
    .INIT(16'hE400)) 
    ARG__0_i_18
       (.I0(\ram_reg[1][0]_0 [0]),
        .I1(data_out_test[126]),
        .I2(data_out_test[30]),
        .I3(ARG[1]),
        .O(\addr_temp_reg[0]_1 [14]));
  LUT4 #(
    .INIT(16'hE400)) 
    ARG__0_i_19
       (.I0(\ram_reg[1][0]_0 [0]),
        .I1(data_out_test[125]),
        .I2(data_out_test[29]),
        .I3(ARG[1]),
        .O(\addr_temp_reg[0]_1 [13]));
  LUT4 #(
    .INIT(16'hE400)) 
    ARG__0_i_20
       (.I0(\ram_reg[1][0]_0 [0]),
        .I1(data_out_test[124]),
        .I2(data_out_test[28]),
        .I3(ARG[1]),
        .O(\addr_temp_reg[0]_1 [12]));
  LUT4 #(
    .INIT(16'hE400)) 
    ARG__0_i_21
       (.I0(\ram_reg[1][0]_0 [0]),
        .I1(data_out_test[123]),
        .I2(data_out_test[27]),
        .I3(ARG[1]),
        .O(\addr_temp_reg[0]_1 [11]));
  LUT4 #(
    .INIT(16'hE400)) 
    ARG__0_i_22
       (.I0(\ram_reg[1][0]_0 [0]),
        .I1(data_out_test[122]),
        .I2(data_out_test[26]),
        .I3(ARG[1]),
        .O(\addr_temp_reg[0]_1 [10]));
  LUT4 #(
    .INIT(16'hE400)) 
    ARG__0_i_23
       (.I0(\ram_reg[1][0]_0 [0]),
        .I1(data_out_test[121]),
        .I2(data_out_test[25]),
        .I3(ARG[1]),
        .O(\addr_temp_reg[0]_1 [9]));
  LUT4 #(
    .INIT(16'hE400)) 
    ARG__0_i_24
       (.I0(\ram_reg[1][0]_0 [0]),
        .I1(data_out_test[120]),
        .I2(data_out_test[24]),
        .I3(ARG[1]),
        .O(\addr_temp_reg[0]_1 [8]));
  LUT4 #(
    .INIT(16'hE400)) 
    ARG__0_i_25
       (.I0(\ram_reg[1][0]_0 [0]),
        .I1(data_out_test[119]),
        .I2(data_out_test[23]),
        .I3(ARG[1]),
        .O(\addr_temp_reg[0]_1 [7]));
  LUT4 #(
    .INIT(16'hE400)) 
    ARG__0_i_26
       (.I0(\ram_reg[1][0]_0 [0]),
        .I1(data_out_test[118]),
        .I2(data_out_test[22]),
        .I3(ARG[1]),
        .O(\addr_temp_reg[0]_1 [6]));
  LUT4 #(
    .INIT(16'hE400)) 
    ARG__0_i_27
       (.I0(\ram_reg[1][0]_0 [0]),
        .I1(data_out_test[117]),
        .I2(data_out_test[21]),
        .I3(ARG[1]),
        .O(\addr_temp_reg[0]_1 [5]));
  LUT4 #(
    .INIT(16'hE400)) 
    ARG__0_i_28
       (.I0(\ram_reg[1][0]_0 [0]),
        .I1(data_out_test[116]),
        .I2(data_out_test[20]),
        .I3(ARG[1]),
        .O(\addr_temp_reg[0]_1 [4]));
  LUT4 #(
    .INIT(16'hE400)) 
    ARG__0_i_29
       (.I0(\ram_reg[1][0]_0 [0]),
        .I1(data_out_test[115]),
        .I2(data_out_test[19]),
        .I3(ARG[1]),
        .O(\addr_temp_reg[0]_1 [3]));
  LUT4 #(
    .INIT(16'hE400)) 
    ARG__0_i_30
       (.I0(\ram_reg[1][0]_0 [0]),
        .I1(data_out_test[114]),
        .I2(data_out_test[18]),
        .I3(ARG[1]),
        .O(\addr_temp_reg[0]_1 [2]));
  LUT4 #(
    .INIT(16'hE400)) 
    ARG__0_i_31
       (.I0(\ram_reg[1][0]_0 [0]),
        .I1(data_out_test[113]),
        .I2(data_out_test[17]),
        .I3(ARG[1]),
        .O(\addr_temp_reg[0]_1 [1]));
  LUT4 #(
    .INIT(16'hE400)) 
    ARG__0_i_32
       (.I0(\ram_reg[1][0]_0 [0]),
        .I1(data_out_test[112]),
        .I2(data_out_test[16]),
        .I3(ARG[1]),
        .O(\addr_temp_reg[0]_1 [0]));
  LUT3 #(
    .INIT(8'hAC)) 
    ARG__2_i_1
       (.I0(\ram_reg[0][95]_0 [15]),
        .I1(\ram_reg[0][95]_0 [47]),
        .I2(\ram_reg[1][0]_0 [0]),
        .O(data_out[79]));
  LUT3 #(
    .INIT(8'hAC)) 
    ARG__2_i_10
       (.I0(\ram_reg[0][95]_0 [6]),
        .I1(\ram_reg[0][95]_0 [38]),
        .I2(\ram_reg[1][0]_0 [0]),
        .O(data_out[70]));
  LUT3 #(
    .INIT(8'hAC)) 
    ARG__2_i_11
       (.I0(\ram_reg[0][95]_0 [5]),
        .I1(\ram_reg[0][95]_0 [37]),
        .I2(\ram_reg[1][0]_0 [0]),
        .O(data_out[69]));
  LUT3 #(
    .INIT(8'hAC)) 
    ARG__2_i_12
       (.I0(\ram_reg[0][95]_0 [4]),
        .I1(\ram_reg[0][95]_0 [36]),
        .I2(\ram_reg[1][0]_0 [0]),
        .O(data_out[68]));
  LUT3 #(
    .INIT(8'hAC)) 
    ARG__2_i_13
       (.I0(\ram_reg[0][95]_0 [3]),
        .I1(\ram_reg[0][95]_0 [35]),
        .I2(\ram_reg[1][0]_0 [0]),
        .O(data_out[67]));
  LUT3 #(
    .INIT(8'hAC)) 
    ARG__2_i_14
       (.I0(\ram_reg[0][95]_0 [2]),
        .I1(\ram_reg[0][95]_0 [34]),
        .I2(\ram_reg[1][0]_0 [0]),
        .O(data_out[66]));
  LUT3 #(
    .INIT(8'hAC)) 
    ARG__2_i_15
       (.I0(\ram_reg[0][95]_0 [1]),
        .I1(\ram_reg[0][95]_0 [33]),
        .I2(\ram_reg[1][0]_0 [0]),
        .O(data_out[65]));
  LUT3 #(
    .INIT(8'hAC)) 
    ARG__2_i_16
       (.I0(\ram_reg[0][95]_0 [0]),
        .I1(\ram_reg[0][95]_0 [32]),
        .I2(\ram_reg[1][0]_0 [0]),
        .O(data_out[64]));
  LUT3 #(
    .INIT(8'hAC)) 
    ARG__2_i_2
       (.I0(\ram_reg[0][95]_0 [14]),
        .I1(\ram_reg[0][95]_0 [46]),
        .I2(\ram_reg[1][0]_0 [0]),
        .O(data_out[78]));
  LUT3 #(
    .INIT(8'hAC)) 
    ARG__2_i_3
       (.I0(\ram_reg[0][95]_0 [13]),
        .I1(\ram_reg[0][95]_0 [45]),
        .I2(\ram_reg[1][0]_0 [0]),
        .O(data_out[77]));
  LUT3 #(
    .INIT(8'hAC)) 
    ARG__2_i_4
       (.I0(\ram_reg[0][95]_0 [12]),
        .I1(\ram_reg[0][95]_0 [44]),
        .I2(\ram_reg[1][0]_0 [0]),
        .O(data_out[76]));
  LUT3 #(
    .INIT(8'hAC)) 
    ARG__2_i_5
       (.I0(\ram_reg[0][95]_0 [11]),
        .I1(\ram_reg[0][95]_0 [43]),
        .I2(\ram_reg[1][0]_0 [0]),
        .O(data_out[75]));
  LUT3 #(
    .INIT(8'hAC)) 
    ARG__2_i_6
       (.I0(\ram_reg[0][95]_0 [10]),
        .I1(\ram_reg[0][95]_0 [42]),
        .I2(\ram_reg[1][0]_0 [0]),
        .O(data_out[74]));
  LUT3 #(
    .INIT(8'hAC)) 
    ARG__2_i_7
       (.I0(\ram_reg[0][95]_0 [9]),
        .I1(\ram_reg[0][95]_0 [41]),
        .I2(\ram_reg[1][0]_0 [0]),
        .O(data_out[73]));
  LUT3 #(
    .INIT(8'hAC)) 
    ARG__2_i_8
       (.I0(\ram_reg[0][95]_0 [8]),
        .I1(\ram_reg[0][95]_0 [40]),
        .I2(\ram_reg[1][0]_0 [0]),
        .O(data_out[72]));
  LUT3 #(
    .INIT(8'hAC)) 
    ARG__2_i_9
       (.I0(\ram_reg[0][95]_0 [7]),
        .I1(\ram_reg[0][95]_0 [39]),
        .I2(\ram_reg[1][0]_0 [0]),
        .O(data_out[71]));
  LUT3 #(
    .INIT(8'hAC)) 
    ARG__4_i_1
       (.I0(\ram_reg[0][95]_0 [31]),
        .I1(\ram_reg[0][95]_0 [63]),
        .I2(\ram_reg[1][0]_0 [0]),
        .O(data_out[95]));
  LUT3 #(
    .INIT(8'hAC)) 
    ARG__4_i_10
       (.I0(\ram_reg[0][95]_0 [22]),
        .I1(\ram_reg[0][95]_0 [54]),
        .I2(\ram_reg[1][0]_0 [0]),
        .O(data_out[86]));
  LUT3 #(
    .INIT(8'hAC)) 
    ARG__4_i_11
       (.I0(\ram_reg[0][95]_0 [21]),
        .I1(\ram_reg[0][95]_0 [53]),
        .I2(\ram_reg[1][0]_0 [0]),
        .O(data_out[85]));
  LUT3 #(
    .INIT(8'hAC)) 
    ARG__4_i_12
       (.I0(\ram_reg[0][95]_0 [20]),
        .I1(\ram_reg[0][95]_0 [52]),
        .I2(\ram_reg[1][0]_0 [0]),
        .O(data_out[84]));
  LUT3 #(
    .INIT(8'hAC)) 
    ARG__4_i_13
       (.I0(\ram_reg[0][95]_0 [19]),
        .I1(\ram_reg[0][95]_0 [51]),
        .I2(\ram_reg[1][0]_0 [0]),
        .O(data_out[83]));
  LUT3 #(
    .INIT(8'hAC)) 
    ARG__4_i_14
       (.I0(\ram_reg[0][95]_0 [18]),
        .I1(\ram_reg[0][95]_0 [50]),
        .I2(\ram_reg[1][0]_0 [0]),
        .O(data_out[82]));
  LUT3 #(
    .INIT(8'hAC)) 
    ARG__4_i_15
       (.I0(\ram_reg[0][95]_0 [17]),
        .I1(\ram_reg[0][95]_0 [49]),
        .I2(\ram_reg[1][0]_0 [0]),
        .O(data_out[81]));
  LUT3 #(
    .INIT(8'hAC)) 
    ARG__4_i_16
       (.I0(\ram_reg[0][95]_0 [16]),
        .I1(\ram_reg[0][95]_0 [48]),
        .I2(\ram_reg[1][0]_0 [0]),
        .O(data_out[80]));
  LUT6 #(
    .INIT(64'hACFFAC00AC00AC00)) 
    ARG__4_i_17
       (.I0(data_out_test[47]),
        .I1(data_out_test[143]),
        .I2(\ram_reg[1][0]_0 [0]),
        .I3(ARG[1]),
        .I4(data_out[63]),
        .I5(ARG[0]),
        .O(\ram_reg[1][47]_0 [15]));
  LUT6 #(
    .INIT(64'hACFFAC00AC00AC00)) 
    ARG__4_i_18
       (.I0(data_out_test[46]),
        .I1(data_out_test[142]),
        .I2(\ram_reg[1][0]_0 [0]),
        .I3(ARG[1]),
        .I4(data_out[62]),
        .I5(ARG[0]),
        .O(\ram_reg[1][47]_0 [14]));
  LUT6 #(
    .INIT(64'hACFFAC00AC00AC00)) 
    ARG__4_i_19
       (.I0(data_out_test[45]),
        .I1(data_out_test[141]),
        .I2(\ram_reg[1][0]_0 [0]),
        .I3(ARG[1]),
        .I4(data_out[61]),
        .I5(ARG[0]),
        .O(\ram_reg[1][47]_0 [13]));
  LUT3 #(
    .INIT(8'hAC)) 
    ARG__4_i_2
       (.I0(\ram_reg[0][95]_0 [30]),
        .I1(\ram_reg[0][95]_0 [62]),
        .I2(\ram_reg[1][0]_0 [0]),
        .O(data_out[94]));
  LUT6 #(
    .INIT(64'hACFFAC00AC00AC00)) 
    ARG__4_i_20
       (.I0(data_out_test[44]),
        .I1(data_out_test[140]),
        .I2(\ram_reg[1][0]_0 [0]),
        .I3(ARG[1]),
        .I4(data_out[60]),
        .I5(ARG[0]),
        .O(\ram_reg[1][47]_0 [12]));
  LUT6 #(
    .INIT(64'hACFFAC00AC00AC00)) 
    ARG__4_i_21
       (.I0(data_out_test[43]),
        .I1(data_out_test[139]),
        .I2(\ram_reg[1][0]_0 [0]),
        .I3(ARG[1]),
        .I4(data_out[59]),
        .I5(ARG[0]),
        .O(\ram_reg[1][47]_0 [11]));
  LUT6 #(
    .INIT(64'hACFFAC00AC00AC00)) 
    ARG__4_i_22
       (.I0(data_out_test[42]),
        .I1(data_out_test[138]),
        .I2(\ram_reg[1][0]_0 [0]),
        .I3(ARG[1]),
        .I4(data_out[58]),
        .I5(ARG[0]),
        .O(\ram_reg[1][47]_0 [10]));
  LUT6 #(
    .INIT(64'hACFFAC00AC00AC00)) 
    ARG__4_i_23
       (.I0(data_out_test[41]),
        .I1(data_out_test[137]),
        .I2(\ram_reg[1][0]_0 [0]),
        .I3(ARG[1]),
        .I4(data_out[57]),
        .I5(ARG[0]),
        .O(\ram_reg[1][47]_0 [9]));
  LUT6 #(
    .INIT(64'hACFFAC00AC00AC00)) 
    ARG__4_i_24
       (.I0(data_out_test[40]),
        .I1(data_out_test[136]),
        .I2(\ram_reg[1][0]_0 [0]),
        .I3(ARG[1]),
        .I4(data_out[56]),
        .I5(ARG[0]),
        .O(\ram_reg[1][47]_0 [8]));
  LUT6 #(
    .INIT(64'hACFFAC00AC00AC00)) 
    ARG__4_i_25
       (.I0(data_out_test[39]),
        .I1(data_out_test[135]),
        .I2(\ram_reg[1][0]_0 [0]),
        .I3(ARG[1]),
        .I4(data_out[55]),
        .I5(ARG[0]),
        .O(\ram_reg[1][47]_0 [7]));
  LUT6 #(
    .INIT(64'hACFFAC00AC00AC00)) 
    ARG__4_i_26
       (.I0(data_out_test[38]),
        .I1(data_out_test[134]),
        .I2(\ram_reg[1][0]_0 [0]),
        .I3(ARG[1]),
        .I4(data_out[54]),
        .I5(ARG[0]),
        .O(\ram_reg[1][47]_0 [6]));
  LUT6 #(
    .INIT(64'hACFFAC00AC00AC00)) 
    ARG__4_i_27
       (.I0(data_out_test[37]),
        .I1(data_out_test[133]),
        .I2(\ram_reg[1][0]_0 [0]),
        .I3(ARG[1]),
        .I4(data_out[53]),
        .I5(ARG[0]),
        .O(\ram_reg[1][47]_0 [5]));
  LUT6 #(
    .INIT(64'hACFFAC00AC00AC00)) 
    ARG__4_i_28
       (.I0(data_out_test[36]),
        .I1(data_out_test[132]),
        .I2(\ram_reg[1][0]_0 [0]),
        .I3(ARG[1]),
        .I4(data_out[52]),
        .I5(ARG[0]),
        .O(\ram_reg[1][47]_0 [4]));
  LUT6 #(
    .INIT(64'hACFFAC00AC00AC00)) 
    ARG__4_i_29
       (.I0(data_out_test[35]),
        .I1(data_out_test[131]),
        .I2(\ram_reg[1][0]_0 [0]),
        .I3(ARG[1]),
        .I4(data_out[51]),
        .I5(ARG[0]),
        .O(\ram_reg[1][47]_0 [3]));
  LUT3 #(
    .INIT(8'hAC)) 
    ARG__4_i_3
       (.I0(\ram_reg[0][95]_0 [29]),
        .I1(\ram_reg[0][95]_0 [61]),
        .I2(\ram_reg[1][0]_0 [0]),
        .O(data_out[93]));
  LUT6 #(
    .INIT(64'hACFFAC00AC00AC00)) 
    ARG__4_i_30
       (.I0(data_out_test[34]),
        .I1(data_out_test[130]),
        .I2(\ram_reg[1][0]_0 [0]),
        .I3(ARG[1]),
        .I4(data_out[50]),
        .I5(ARG[0]),
        .O(\ram_reg[1][47]_0 [2]));
  LUT6 #(
    .INIT(64'hACFFAC00AC00AC00)) 
    ARG__4_i_31
       (.I0(data_out_test[33]),
        .I1(data_out_test[129]),
        .I2(\ram_reg[1][0]_0 [0]),
        .I3(ARG[1]),
        .I4(data_out[49]),
        .I5(ARG[0]),
        .O(\ram_reg[1][47]_0 [1]));
  LUT6 #(
    .INIT(64'hACFFAC00AC00AC00)) 
    ARG__4_i_32
       (.I0(data_out_test[32]),
        .I1(data_out_test[128]),
        .I2(\ram_reg[1][0]_0 [0]),
        .I3(ARG[1]),
        .I4(data_out[48]),
        .I5(ARG[0]),
        .O(\ram_reg[1][47]_0 [0]));
  LUT3 #(
    .INIT(8'hAC)) 
    ARG__4_i_4
       (.I0(\ram_reg[0][95]_0 [28]),
        .I1(\ram_reg[0][95]_0 [60]),
        .I2(\ram_reg[1][0]_0 [0]),
        .O(data_out[92]));
  LUT3 #(
    .INIT(8'hAC)) 
    ARG__4_i_5
       (.I0(\ram_reg[0][95]_0 [27]),
        .I1(\ram_reg[0][95]_0 [59]),
        .I2(\ram_reg[1][0]_0 [0]),
        .O(data_out[91]));
  LUT3 #(
    .INIT(8'hAC)) 
    ARG__4_i_6
       (.I0(\ram_reg[0][95]_0 [26]),
        .I1(\ram_reg[0][95]_0 [58]),
        .I2(\ram_reg[1][0]_0 [0]),
        .O(data_out[90]));
  LUT3 #(
    .INIT(8'hAC)) 
    ARG__4_i_7
       (.I0(\ram_reg[0][95]_0 [25]),
        .I1(\ram_reg[0][95]_0 [57]),
        .I2(\ram_reg[1][0]_0 [0]),
        .O(data_out[89]));
  LUT3 #(
    .INIT(8'hAC)) 
    ARG__4_i_8
       (.I0(\ram_reg[0][95]_0 [24]),
        .I1(\ram_reg[0][95]_0 [56]),
        .I2(\ram_reg[1][0]_0 [0]),
        .O(data_out[88]));
  LUT3 #(
    .INIT(8'hAC)) 
    ARG__4_i_9
       (.I0(\ram_reg[0][95]_0 [23]),
        .I1(\ram_reg[0][95]_0 [55]),
        .I2(\ram_reg[1][0]_0 [0]),
        .O(data_out[87]));
  LUT4 #(
    .INIT(16'hE400)) 
    ARG_i_19
       (.I0(\ram_reg[1][0]_0 [0]),
        .I1(\ram_reg[0][95]_0 [47]),
        .I2(\ram_reg[0][95]_0 [15]),
        .I3(ARG[1]),
        .O(A[15]));
  LUT4 #(
    .INIT(16'hE400)) 
    ARG_i_20
       (.I0(\ram_reg[1][0]_0 [0]),
        .I1(\ram_reg[0][95]_0 [46]),
        .I2(\ram_reg[0][95]_0 [14]),
        .I3(ARG[1]),
        .O(A[14]));
  LUT4 #(
    .INIT(16'hE400)) 
    ARG_i_21
       (.I0(\ram_reg[1][0]_0 [0]),
        .I1(\ram_reg[0][95]_0 [45]),
        .I2(\ram_reg[0][95]_0 [13]),
        .I3(ARG[1]),
        .O(A[13]));
  LUT4 #(
    .INIT(16'hE400)) 
    ARG_i_22
       (.I0(\ram_reg[1][0]_0 [0]),
        .I1(\ram_reg[0][95]_0 [44]),
        .I2(\ram_reg[0][95]_0 [12]),
        .I3(ARG[1]),
        .O(A[12]));
  LUT4 #(
    .INIT(16'hE400)) 
    ARG_i_23
       (.I0(\ram_reg[1][0]_0 [0]),
        .I1(\ram_reg[0][95]_0 [43]),
        .I2(\ram_reg[0][95]_0 [11]),
        .I3(ARG[1]),
        .O(A[11]));
  LUT4 #(
    .INIT(16'hE400)) 
    ARG_i_24
       (.I0(\ram_reg[1][0]_0 [0]),
        .I1(\ram_reg[0][95]_0 [42]),
        .I2(\ram_reg[0][95]_0 [10]),
        .I3(ARG[1]),
        .O(A[10]));
  LUT4 #(
    .INIT(16'hE400)) 
    ARG_i_25
       (.I0(\ram_reg[1][0]_0 [0]),
        .I1(\ram_reg[0][95]_0 [41]),
        .I2(\ram_reg[0][95]_0 [9]),
        .I3(ARG[1]),
        .O(A[9]));
  LUT4 #(
    .INIT(16'hE400)) 
    ARG_i_26
       (.I0(\ram_reg[1][0]_0 [0]),
        .I1(\ram_reg[0][95]_0 [40]),
        .I2(\ram_reg[0][95]_0 [8]),
        .I3(ARG[1]),
        .O(A[8]));
  LUT4 #(
    .INIT(16'hE400)) 
    ARG_i_27
       (.I0(\ram_reg[1][0]_0 [0]),
        .I1(\ram_reg[0][95]_0 [39]),
        .I2(\ram_reg[0][95]_0 [7]),
        .I3(ARG[1]),
        .O(A[7]));
  LUT4 #(
    .INIT(16'hE400)) 
    ARG_i_28
       (.I0(\ram_reg[1][0]_0 [0]),
        .I1(\ram_reg[0][95]_0 [38]),
        .I2(\ram_reg[0][95]_0 [6]),
        .I3(ARG[1]),
        .O(A[6]));
  LUT4 #(
    .INIT(16'hE400)) 
    ARG_i_29
       (.I0(\ram_reg[1][0]_0 [0]),
        .I1(\ram_reg[0][95]_0 [37]),
        .I2(\ram_reg[0][95]_0 [5]),
        .I3(ARG[1]),
        .O(A[5]));
  LUT4 #(
    .INIT(16'hE400)) 
    ARG_i_30
       (.I0(\ram_reg[1][0]_0 [0]),
        .I1(\ram_reg[0][95]_0 [36]),
        .I2(\ram_reg[0][95]_0 [4]),
        .I3(ARG[1]),
        .O(A[4]));
  LUT4 #(
    .INIT(16'hE400)) 
    ARG_i_31
       (.I0(\ram_reg[1][0]_0 [0]),
        .I1(\ram_reg[0][95]_0 [35]),
        .I2(\ram_reg[0][95]_0 [3]),
        .I3(ARG[1]),
        .O(A[3]));
  LUT4 #(
    .INIT(16'hE400)) 
    ARG_i_32
       (.I0(\ram_reg[1][0]_0 [0]),
        .I1(\ram_reg[0][95]_0 [34]),
        .I2(\ram_reg[0][95]_0 [2]),
        .I3(ARG[1]),
        .O(A[2]));
  LUT4 #(
    .INIT(16'hE400)) 
    ARG_i_33
       (.I0(\ram_reg[1][0]_0 [0]),
        .I1(\ram_reg[0][95]_0 [33]),
        .I2(\ram_reg[0][95]_0 [1]),
        .I3(ARG[1]),
        .O(A[1]));
  LUT4 #(
    .INIT(16'hE400)) 
    ARG_i_34
       (.I0(\ram_reg[1][0]_0 [0]),
        .I1(\ram_reg[0][95]_0 [32]),
        .I2(\ram_reg[0][95]_0 [0]),
        .I3(ARG[1]),
        .O(A[0]));
  LUT5 #(
    .INIT(32'h00000001)) 
    \ram_reg[0] 
       (.I0(\ram_reg[1][0]_0 [3]),
        .I1(\ram_reg[1][0]_0 [1]),
        .I2(\ram_reg[1][0]_0 [0]),
        .I3(\ram_reg[1][0]_0 [4]),
        .I4(\ram_reg[1][0]_0 [2]),
        .O(\ram_reg[0]_15 ));
  FDRE #(
    .INIT(1'b0)) 
    \ram_reg[0][0] 
       (.C(\ram_reg[0][95]_2 ),
        .CE(\ram_reg[0]_15 ),
        .D(\ram_reg[0][95]_1 [0]),
        .Q(data_out_test[96]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ram_reg[0][10] 
       (.C(\ram_reg[0][95]_2 ),
        .CE(\ram_reg[0]_15 ),
        .D(\ram_reg[0][95]_1 [10]),
        .Q(data_out_test[106]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ram_reg[0][11] 
       (.C(\ram_reg[0][95]_2 ),
        .CE(\ram_reg[0]_15 ),
        .D(\ram_reg[0][95]_1 [11]),
        .Q(data_out_test[107]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ram_reg[0][12] 
       (.C(\ram_reg[0][95]_2 ),
        .CE(\ram_reg[0]_15 ),
        .D(\ram_reg[0][95]_1 [12]),
        .Q(data_out_test[108]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ram_reg[0][13] 
       (.C(\ram_reg[0][95]_2 ),
        .CE(\ram_reg[0]_15 ),
        .D(\ram_reg[0][95]_1 [13]),
        .Q(data_out_test[109]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ram_reg[0][14] 
       (.C(\ram_reg[0][95]_2 ),
        .CE(\ram_reg[0]_15 ),
        .D(\ram_reg[0][95]_1 [14]),
        .Q(data_out_test[110]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ram_reg[0][15] 
       (.C(\ram_reg[0][95]_2 ),
        .CE(\ram_reg[0]_15 ),
        .D(\ram_reg[0][95]_1 [15]),
        .Q(data_out_test[111]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ram_reg[0][16] 
       (.C(\ram_reg[0][95]_2 ),
        .CE(\ram_reg[0]_15 ),
        .D(\ram_reg[0][95]_1 [16]),
        .Q(data_out_test[112]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ram_reg[0][17] 
       (.C(\ram_reg[0][95]_2 ),
        .CE(\ram_reg[0]_15 ),
        .D(\ram_reg[0][95]_1 [17]),
        .Q(data_out_test[113]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ram_reg[0][18] 
       (.C(\ram_reg[0][95]_2 ),
        .CE(\ram_reg[0]_15 ),
        .D(\ram_reg[0][95]_1 [18]),
        .Q(data_out_test[114]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ram_reg[0][19] 
       (.C(\ram_reg[0][95]_2 ),
        .CE(\ram_reg[0]_15 ),
        .D(\ram_reg[0][95]_1 [19]),
        .Q(data_out_test[115]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ram_reg[0][1] 
       (.C(\ram_reg[0][95]_2 ),
        .CE(\ram_reg[0]_15 ),
        .D(\ram_reg[0][95]_1 [1]),
        .Q(data_out_test[97]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \ram_reg[0][20] 
       (.C(\ram_reg[0][95]_2 ),
        .CE(\ram_reg[0]_15 ),
        .D(\ram_reg[0][95]_1 [20]),
        .Q(data_out_test[116]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ram_reg[0][21] 
       (.C(\ram_reg[0][95]_2 ),
        .CE(\ram_reg[0]_15 ),
        .D(\ram_reg[0][95]_1 [21]),
        .Q(data_out_test[117]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ram_reg[0][22] 
       (.C(\ram_reg[0][95]_2 ),
        .CE(\ram_reg[0]_15 ),
        .D(\ram_reg[0][95]_1 [22]),
        .Q(data_out_test[118]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \ram_reg[0][23] 
       (.C(\ram_reg[0][95]_2 ),
        .CE(\ram_reg[0]_15 ),
        .D(\ram_reg[0][95]_1 [23]),
        .Q(data_out_test[119]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ram_reg[0][24] 
       (.C(\ram_reg[0][95]_2 ),
        .CE(\ram_reg[0]_15 ),
        .D(\ram_reg[0][95]_1 [24]),
        .Q(data_out_test[120]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ram_reg[0][25] 
       (.C(\ram_reg[0][95]_2 ),
        .CE(\ram_reg[0]_15 ),
        .D(\ram_reg[0][95]_1 [25]),
        .Q(data_out_test[121]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \ram_reg[0][26] 
       (.C(\ram_reg[0][95]_2 ),
        .CE(\ram_reg[0]_15 ),
        .D(\ram_reg[0][95]_1 [26]),
        .Q(data_out_test[122]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \ram_reg[0][27] 
       (.C(\ram_reg[0][95]_2 ),
        .CE(\ram_reg[0]_15 ),
        .D(\ram_reg[0][95]_1 [27]),
        .Q(data_out_test[123]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \ram_reg[0][28] 
       (.C(\ram_reg[0][95]_2 ),
        .CE(\ram_reg[0]_15 ),
        .D(\ram_reg[0][95]_1 [28]),
        .Q(data_out_test[124]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \ram_reg[0][29] 
       (.C(\ram_reg[0][95]_2 ),
        .CE(\ram_reg[0]_15 ),
        .D(\ram_reg[0][95]_1 [29]),
        .Q(data_out_test[125]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ram_reg[0][2] 
       (.C(\ram_reg[0][95]_2 ),
        .CE(\ram_reg[0]_15 ),
        .D(\ram_reg[0][95]_1 [2]),
        .Q(data_out_test[98]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \ram_reg[0][30] 
       (.C(\ram_reg[0][95]_2 ),
        .CE(\ram_reg[0]_15 ),
        .D(\ram_reg[0][95]_1 [30]),
        .Q(data_out_test[126]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \ram_reg[0][31] 
       (.C(\ram_reg[0][95]_2 ),
        .CE(\ram_reg[0]_15 ),
        .D(\ram_reg[0][95]_1 [31]),
        .Q(data_out_test[127]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \ram_reg[0][32] 
       (.C(\ram_reg[0][95]_2 ),
        .CE(\ram_reg[0]_15 ),
        .D(\ram_reg[0][95]_1 [32]),
        .Q(data_out_test[128]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ram_reg[0][33] 
       (.C(\ram_reg[0][95]_2 ),
        .CE(\ram_reg[0]_15 ),
        .D(\ram_reg[0][95]_1 [33]),
        .Q(data_out_test[129]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \ram_reg[0][34] 
       (.C(\ram_reg[0][95]_2 ),
        .CE(\ram_reg[0]_15 ),
        .D(\ram_reg[0][95]_1 [34]),
        .Q(data_out_test[130]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \ram_reg[0][35] 
       (.C(\ram_reg[0][95]_2 ),
        .CE(\ram_reg[0]_15 ),
        .D(\ram_reg[0][95]_1 [35]),
        .Q(data_out_test[131]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \ram_reg[0][36] 
       (.C(\ram_reg[0][95]_2 ),
        .CE(\ram_reg[0]_15 ),
        .D(\ram_reg[0][95]_1 [36]),
        .Q(data_out_test[132]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \ram_reg[0][37] 
       (.C(\ram_reg[0][95]_2 ),
        .CE(\ram_reg[0]_15 ),
        .D(\ram_reg[0][95]_1 [37]),
        .Q(data_out_test[133]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \ram_reg[0][38] 
       (.C(\ram_reg[0][95]_2 ),
        .CE(\ram_reg[0]_15 ),
        .D(\ram_reg[0][95]_1 [38]),
        .Q(data_out_test[134]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \ram_reg[0][39] 
       (.C(\ram_reg[0][95]_2 ),
        .CE(\ram_reg[0]_15 ),
        .D(\ram_reg[0][95]_1 [39]),
        .Q(data_out_test[135]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \ram_reg[0][3] 
       (.C(\ram_reg[0][95]_2 ),
        .CE(\ram_reg[0]_15 ),
        .D(\ram_reg[0][95]_1 [3]),
        .Q(data_out_test[99]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \ram_reg[0][40] 
       (.C(\ram_reg[0][95]_2 ),
        .CE(\ram_reg[0]_15 ),
        .D(\ram_reg[0][95]_1 [40]),
        .Q(data_out_test[136]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ram_reg[0][41] 
       (.C(\ram_reg[0][95]_2 ),
        .CE(\ram_reg[0]_15 ),
        .D(\ram_reg[0][95]_1 [41]),
        .Q(data_out_test[137]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \ram_reg[0][42] 
       (.C(\ram_reg[0][95]_2 ),
        .CE(\ram_reg[0]_15 ),
        .D(\ram_reg[0][95]_1 [42]),
        .Q(data_out_test[138]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \ram_reg[0][43] 
       (.C(\ram_reg[0][95]_2 ),
        .CE(\ram_reg[0]_15 ),
        .D(\ram_reg[0][95]_1 [43]),
        .Q(data_out_test[139]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \ram_reg[0][44] 
       (.C(\ram_reg[0][95]_2 ),
        .CE(\ram_reg[0]_15 ),
        .D(\ram_reg[0][95]_1 [44]),
        .Q(data_out_test[140]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \ram_reg[0][45] 
       (.C(\ram_reg[0][95]_2 ),
        .CE(\ram_reg[0]_15 ),
        .D(\ram_reg[0][95]_1 [45]),
        .Q(data_out_test[141]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \ram_reg[0][46] 
       (.C(\ram_reg[0][95]_2 ),
        .CE(\ram_reg[0]_15 ),
        .D(\ram_reg[0][95]_1 [46]),
        .Q(data_out_test[142]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \ram_reg[0][47] 
       (.C(\ram_reg[0][95]_2 ),
        .CE(\ram_reg[0]_15 ),
        .D(\ram_reg[0][95]_1 [47]),
        .Q(data_out_test[143]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ram_reg[0][48] 
       (.C(\ram_reg[0][95]_2 ),
        .CE(\ram_reg[0]_15 ),
        .D(\ram_reg[0][95]_1 [48]),
        .Q(data_out_test[144]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ram_reg[0][49] 
       (.C(\ram_reg[0][95]_2 ),
        .CE(\ram_reg[0]_15 ),
        .D(\ram_reg[0][95]_1 [49]),
        .Q(data_out_test[145]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ram_reg[0][4] 
       (.C(\ram_reg[0][95]_2 ),
        .CE(\ram_reg[0]_15 ),
        .D(\ram_reg[0][95]_1 [4]),
        .Q(data_out_test[100]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ram_reg[0][50] 
       (.C(\ram_reg[0][95]_2 ),
        .CE(\ram_reg[0]_15 ),
        .D(\ram_reg[0][95]_1 [50]),
        .Q(data_out_test[146]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \ram_reg[0][51] 
       (.C(\ram_reg[0][95]_2 ),
        .CE(\ram_reg[0]_15 ),
        .D(\ram_reg[0][95]_1 [51]),
        .Q(data_out_test[147]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \ram_reg[0][52] 
       (.C(\ram_reg[0][95]_2 ),
        .CE(\ram_reg[0]_15 ),
        .D(\ram_reg[0][95]_1 [52]),
        .Q(data_out_test[148]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ram_reg[0][53] 
       (.C(\ram_reg[0][95]_2 ),
        .CE(\ram_reg[0]_15 ),
        .D(\ram_reg[0][95]_1 [53]),
        .Q(data_out_test[149]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ram_reg[0][54] 
       (.C(\ram_reg[0][95]_2 ),
        .CE(\ram_reg[0]_15 ),
        .D(\ram_reg[0][95]_1 [54]),
        .Q(data_out_test[150]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ram_reg[0][55] 
       (.C(\ram_reg[0][95]_2 ),
        .CE(\ram_reg[0]_15 ),
        .D(\ram_reg[0][95]_1 [55]),
        .Q(data_out_test[151]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ram_reg[0][56] 
       (.C(\ram_reg[0][95]_2 ),
        .CE(\ram_reg[0]_15 ),
        .D(\ram_reg[0][95]_1 [56]),
        .Q(data_out_test[152]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ram_reg[0][57] 
       (.C(\ram_reg[0][95]_2 ),
        .CE(\ram_reg[0]_15 ),
        .D(\ram_reg[0][95]_1 [57]),
        .Q(data_out_test[153]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \ram_reg[0][58] 
       (.C(\ram_reg[0][95]_2 ),
        .CE(\ram_reg[0]_15 ),
        .D(\ram_reg[0][95]_1 [58]),
        .Q(data_out_test[154]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \ram_reg[0][59] 
       (.C(\ram_reg[0][95]_2 ),
        .CE(\ram_reg[0]_15 ),
        .D(\ram_reg[0][95]_1 [59]),
        .Q(data_out_test[155]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \ram_reg[0][5] 
       (.C(\ram_reg[0][95]_2 ),
        .CE(\ram_reg[0]_15 ),
        .D(\ram_reg[0][95]_1 [5]),
        .Q(data_out_test[101]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \ram_reg[0][60] 
       (.C(\ram_reg[0][95]_2 ),
        .CE(\ram_reg[0]_15 ),
        .D(\ram_reg[0][95]_1 [60]),
        .Q(data_out_test[156]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \ram_reg[0][61] 
       (.C(\ram_reg[0][95]_2 ),
        .CE(\ram_reg[0]_15 ),
        .D(\ram_reg[0][95]_1 [61]),
        .Q(data_out_test[157]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \ram_reg[0][62] 
       (.C(\ram_reg[0][95]_2 ),
        .CE(\ram_reg[0]_15 ),
        .D(\ram_reg[0][95]_1 [62]),
        .Q(data_out_test[158]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \ram_reg[0][63] 
       (.C(\ram_reg[0][95]_2 ),
        .CE(\ram_reg[0]_15 ),
        .D(\ram_reg[0][95]_1 [63]),
        .Q(data_out_test[159]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ram_reg[0][64] 
       (.C(\ram_reg[0][95]_2 ),
        .CE(\ram_reg[0]_15 ),
        .D(\ram_reg[0][95]_1 [64]),
        .Q(\ram_reg[0][95]_0 [32]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \ram_reg[0][65] 
       (.C(\ram_reg[0][95]_2 ),
        .CE(\ram_reg[0]_15 ),
        .D(\ram_reg[0][95]_1 [65]),
        .Q(\ram_reg[0][95]_0 [33]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ram_reg[0][66] 
       (.C(\ram_reg[0][95]_2 ),
        .CE(\ram_reg[0]_15 ),
        .D(\ram_reg[0][95]_1 [66]),
        .Q(\ram_reg[0][95]_0 [34]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ram_reg[0][67] 
       (.C(\ram_reg[0][95]_2 ),
        .CE(\ram_reg[0]_15 ),
        .D(\ram_reg[0][95]_1 [67]),
        .Q(\ram_reg[0][95]_0 [35]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \ram_reg[0][68] 
       (.C(\ram_reg[0][95]_2 ),
        .CE(\ram_reg[0]_15 ),
        .D(\ram_reg[0][95]_1 [68]),
        .Q(\ram_reg[0][95]_0 [36]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ram_reg[0][69] 
       (.C(\ram_reg[0][95]_2 ),
        .CE(\ram_reg[0]_15 ),
        .D(\ram_reg[0][95]_1 [69]),
        .Q(\ram_reg[0][95]_0 [37]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \ram_reg[0][6] 
       (.C(\ram_reg[0][95]_2 ),
        .CE(\ram_reg[0]_15 ),
        .D(\ram_reg[0][95]_1 [6]),
        .Q(data_out_test[102]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \ram_reg[0][70] 
       (.C(\ram_reg[0][95]_2 ),
        .CE(\ram_reg[0]_15 ),
        .D(\ram_reg[0][95]_1 [70]),
        .Q(\ram_reg[0][95]_0 [38]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ram_reg[0][71] 
       (.C(\ram_reg[0][95]_2 ),
        .CE(\ram_reg[0]_15 ),
        .D(\ram_reg[0][95]_1 [71]),
        .Q(\ram_reg[0][95]_0 [39]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ram_reg[0][72] 
       (.C(\ram_reg[0][95]_2 ),
        .CE(\ram_reg[0]_15 ),
        .D(\ram_reg[0][95]_1 [72]),
        .Q(\ram_reg[0][95]_0 [40]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \ram_reg[0][73] 
       (.C(\ram_reg[0][95]_2 ),
        .CE(\ram_reg[0]_15 ),
        .D(\ram_reg[0][95]_1 [73]),
        .Q(\ram_reg[0][95]_0 [41]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ram_reg[0][74] 
       (.C(\ram_reg[0][95]_2 ),
        .CE(\ram_reg[0]_15 ),
        .D(\ram_reg[0][95]_1 [74]),
        .Q(\ram_reg[0][95]_0 [42]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ram_reg[0][75] 
       (.C(\ram_reg[0][95]_2 ),
        .CE(\ram_reg[0]_15 ),
        .D(\ram_reg[0][95]_1 [75]),
        .Q(\ram_reg[0][95]_0 [43]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ram_reg[0][76] 
       (.C(\ram_reg[0][95]_2 ),
        .CE(\ram_reg[0]_15 ),
        .D(\ram_reg[0][95]_1 [76]),
        .Q(\ram_reg[0][95]_0 [44]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ram_reg[0][77] 
       (.C(\ram_reg[0][95]_2 ),
        .CE(\ram_reg[0]_15 ),
        .D(\ram_reg[0][95]_1 [77]),
        .Q(\ram_reg[0][95]_0 [45]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ram_reg[0][78] 
       (.C(\ram_reg[0][95]_2 ),
        .CE(\ram_reg[0]_15 ),
        .D(\ram_reg[0][95]_1 [78]),
        .Q(\ram_reg[0][95]_0 [46]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ram_reg[0][79] 
       (.C(\ram_reg[0][95]_2 ),
        .CE(\ram_reg[0]_15 ),
        .D(\ram_reg[0][95]_1 [79]),
        .Q(\ram_reg[0][95]_0 [47]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ram_reg[0][7] 
       (.C(\ram_reg[0][95]_2 ),
        .CE(\ram_reg[0]_15 ),
        .D(\ram_reg[0][95]_1 [7]),
        .Q(data_out_test[103]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ram_reg[0][80] 
       (.C(\ram_reg[0][95]_2 ),
        .CE(\ram_reg[0]_15 ),
        .D(\ram_reg[0][95]_1 [80]),
        .Q(\ram_reg[0][95]_0 [48]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \ram_reg[0][81] 
       (.C(\ram_reg[0][95]_2 ),
        .CE(\ram_reg[0]_15 ),
        .D(\ram_reg[0][95]_1 [81]),
        .Q(\ram_reg[0][95]_0 [49]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \ram_reg[0][82] 
       (.C(\ram_reg[0][95]_2 ),
        .CE(\ram_reg[0]_15 ),
        .D(\ram_reg[0][95]_1 [82]),
        .Q(\ram_reg[0][95]_0 [50]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \ram_reg[0][83] 
       (.C(\ram_reg[0][95]_2 ),
        .CE(\ram_reg[0]_15 ),
        .D(\ram_reg[0][95]_1 [83]),
        .Q(\ram_reg[0][95]_0 [51]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \ram_reg[0][84] 
       (.C(\ram_reg[0][95]_2 ),
        .CE(\ram_reg[0]_15 ),
        .D(\ram_reg[0][95]_1 [84]),
        .Q(\ram_reg[0][95]_0 [52]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ram_reg[0][85] 
       (.C(\ram_reg[0][95]_2 ),
        .CE(\ram_reg[0]_15 ),
        .D(\ram_reg[0][95]_1 [85]),
        .Q(\ram_reg[0][95]_0 [53]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ram_reg[0][86] 
       (.C(\ram_reg[0][95]_2 ),
        .CE(\ram_reg[0]_15 ),
        .D(\ram_reg[0][95]_1 [86]),
        .Q(\ram_reg[0][95]_0 [54]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ram_reg[0][87] 
       (.C(\ram_reg[0][95]_2 ),
        .CE(\ram_reg[0]_15 ),
        .D(\ram_reg[0][95]_1 [87]),
        .Q(\ram_reg[0][95]_0 [55]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \ram_reg[0][88] 
       (.C(\ram_reg[0][95]_2 ),
        .CE(\ram_reg[0]_15 ),
        .D(\ram_reg[0][95]_1 [88]),
        .Q(\ram_reg[0][95]_0 [56]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \ram_reg[0][89] 
       (.C(\ram_reg[0][95]_2 ),
        .CE(\ram_reg[0]_15 ),
        .D(\ram_reg[0][95]_1 [89]),
        .Q(\ram_reg[0][95]_0 [57]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \ram_reg[0][8] 
       (.C(\ram_reg[0][95]_2 ),
        .CE(\ram_reg[0]_15 ),
        .D(\ram_reg[0][95]_1 [8]),
        .Q(data_out_test[104]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ram_reg[0][90] 
       (.C(\ram_reg[0][95]_2 ),
        .CE(\ram_reg[0]_15 ),
        .D(\ram_reg[0][95]_1 [90]),
        .Q(\ram_reg[0][95]_0 [58]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ram_reg[0][91] 
       (.C(\ram_reg[0][95]_2 ),
        .CE(\ram_reg[0]_15 ),
        .D(\ram_reg[0][95]_1 [91]),
        .Q(\ram_reg[0][95]_0 [59]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ram_reg[0][92] 
       (.C(\ram_reg[0][95]_2 ),
        .CE(\ram_reg[0]_15 ),
        .D(\ram_reg[0][95]_1 [92]),
        .Q(\ram_reg[0][95]_0 [60]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ram_reg[0][93] 
       (.C(\ram_reg[0][95]_2 ),
        .CE(\ram_reg[0]_15 ),
        .D(\ram_reg[0][95]_1 [93]),
        .Q(\ram_reg[0][95]_0 [61]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ram_reg[0][94] 
       (.C(\ram_reg[0][95]_2 ),
        .CE(\ram_reg[0]_15 ),
        .D(\ram_reg[0][95]_1 [94]),
        .Q(\ram_reg[0][95]_0 [62]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ram_reg[0][95] 
       (.C(\ram_reg[0][95]_2 ),
        .CE(\ram_reg[0]_15 ),
        .D(\ram_reg[0][95]_1 [95]),
        .Q(\ram_reg[0][95]_0 [63]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \ram_reg[0][9] 
       (.C(\ram_reg[0][95]_2 ),
        .CE(\ram_reg[0]_15 ),
        .D(\ram_reg[0][95]_1 [9]),
        .Q(data_out_test[105]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00000002)) 
    \ram_reg[1] 
       (.I0(\ram_reg[1][0]_0 [0]),
        .I1(\ram_reg[1][0]_0 [2]),
        .I2(\ram_reg[1][0]_0 [1]),
        .I3(\ram_reg[1][0]_0 [3]),
        .I4(\ram_reg[1][0]_0 [4]),
        .O(\ram_reg[1]_14 ));
  FDRE #(
    .INIT(1'b0)) 
    \ram_reg[1][0] 
       (.C(\ram_reg[0][95]_2 ),
        .CE(\ram_reg[1]_14 ),
        .D(\ram_reg[0][95]_1 [0]),
        .Q(data_out_test[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ram_reg[1][10] 
       (.C(\ram_reg[0][95]_2 ),
        .CE(\ram_reg[1]_14 ),
        .D(\ram_reg[0][95]_1 [10]),
        .Q(data_out_test[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ram_reg[1][11] 
       (.C(\ram_reg[0][95]_2 ),
        .CE(\ram_reg[1]_14 ),
        .D(\ram_reg[0][95]_1 [11]),
        .Q(data_out_test[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ram_reg[1][12] 
       (.C(\ram_reg[0][95]_2 ),
        .CE(\ram_reg[1]_14 ),
        .D(\ram_reg[0][95]_1 [12]),
        .Q(data_out_test[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ram_reg[1][13] 
       (.C(\ram_reg[0][95]_2 ),
        .CE(\ram_reg[1]_14 ),
        .D(\ram_reg[0][95]_1 [13]),
        .Q(data_out_test[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ram_reg[1][14] 
       (.C(\ram_reg[0][95]_2 ),
        .CE(\ram_reg[1]_14 ),
        .D(\ram_reg[0][95]_1 [14]),
        .Q(data_out_test[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ram_reg[1][15] 
       (.C(\ram_reg[0][95]_2 ),
        .CE(\ram_reg[1]_14 ),
        .D(\ram_reg[0][95]_1 [15]),
        .Q(data_out_test[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \ram_reg[1][16] 
       (.C(\ram_reg[0][95]_2 ),
        .CE(\ram_reg[1]_14 ),
        .D(\ram_reg[0][95]_1 [16]),
        .Q(data_out_test[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ram_reg[1][17] 
       (.C(\ram_reg[0][95]_2 ),
        .CE(\ram_reg[1]_14 ),
        .D(\ram_reg[0][95]_1 [17]),
        .Q(data_out_test[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \ram_reg[1][18] 
       (.C(\ram_reg[0][95]_2 ),
        .CE(\ram_reg[1]_14 ),
        .D(\ram_reg[0][95]_1 [18]),
        .Q(data_out_test[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ram_reg[1][19] 
       (.C(\ram_reg[0][95]_2 ),
        .CE(\ram_reg[1]_14 ),
        .D(\ram_reg[0][95]_1 [19]),
        .Q(data_out_test[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ram_reg[1][1] 
       (.C(\ram_reg[0][95]_2 ),
        .CE(\ram_reg[1]_14 ),
        .D(\ram_reg[0][95]_1 [1]),
        .Q(data_out_test[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ram_reg[1][20] 
       (.C(\ram_reg[0][95]_2 ),
        .CE(\ram_reg[1]_14 ),
        .D(\ram_reg[0][95]_1 [20]),
        .Q(data_out_test[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ram_reg[1][21] 
       (.C(\ram_reg[0][95]_2 ),
        .CE(\ram_reg[1]_14 ),
        .D(\ram_reg[0][95]_1 [21]),
        .Q(data_out_test[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ram_reg[1][22] 
       (.C(\ram_reg[0][95]_2 ),
        .CE(\ram_reg[1]_14 ),
        .D(\ram_reg[0][95]_1 [22]),
        .Q(data_out_test[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ram_reg[1][23] 
       (.C(\ram_reg[0][95]_2 ),
        .CE(\ram_reg[1]_14 ),
        .D(\ram_reg[0][95]_1 [23]),
        .Q(data_out_test[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ram_reg[1][24] 
       (.C(\ram_reg[0][95]_2 ),
        .CE(\ram_reg[1]_14 ),
        .D(\ram_reg[0][95]_1 [24]),
        .Q(data_out_test[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ram_reg[1][25] 
       (.C(\ram_reg[0][95]_2 ),
        .CE(\ram_reg[1]_14 ),
        .D(\ram_reg[0][95]_1 [25]),
        .Q(data_out_test[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ram_reg[1][26] 
       (.C(\ram_reg[0][95]_2 ),
        .CE(\ram_reg[1]_14 ),
        .D(\ram_reg[0][95]_1 [26]),
        .Q(data_out_test[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ram_reg[1][27] 
       (.C(\ram_reg[0][95]_2 ),
        .CE(\ram_reg[1]_14 ),
        .D(\ram_reg[0][95]_1 [27]),
        .Q(data_out_test[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ram_reg[1][28] 
       (.C(\ram_reg[0][95]_2 ),
        .CE(\ram_reg[1]_14 ),
        .D(\ram_reg[0][95]_1 [28]),
        .Q(data_out_test[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ram_reg[1][29] 
       (.C(\ram_reg[0][95]_2 ),
        .CE(\ram_reg[1]_14 ),
        .D(\ram_reg[0][95]_1 [29]),
        .Q(data_out_test[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \ram_reg[1][2] 
       (.C(\ram_reg[0][95]_2 ),
        .CE(\ram_reg[1]_14 ),
        .D(\ram_reg[0][95]_1 [2]),
        .Q(data_out_test[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ram_reg[1][30] 
       (.C(\ram_reg[0][95]_2 ),
        .CE(\ram_reg[1]_14 ),
        .D(\ram_reg[0][95]_1 [30]),
        .Q(data_out_test[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ram_reg[1][31] 
       (.C(\ram_reg[0][95]_2 ),
        .CE(\ram_reg[1]_14 ),
        .D(\ram_reg[0][95]_1 [31]),
        .Q(data_out_test[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ram_reg[1][32] 
       (.C(\ram_reg[0][95]_2 ),
        .CE(\ram_reg[1]_14 ),
        .D(\ram_reg[0][95]_1 [32]),
        .Q(data_out_test[32]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ram_reg[1][33] 
       (.C(\ram_reg[0][95]_2 ),
        .CE(\ram_reg[1]_14 ),
        .D(\ram_reg[0][95]_1 [33]),
        .Q(data_out_test[33]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \ram_reg[1][34] 
       (.C(\ram_reg[0][95]_2 ),
        .CE(\ram_reg[1]_14 ),
        .D(\ram_reg[0][95]_1 [34]),
        .Q(data_out_test[34]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ram_reg[1][35] 
       (.C(\ram_reg[0][95]_2 ),
        .CE(\ram_reg[1]_14 ),
        .D(\ram_reg[0][95]_1 [35]),
        .Q(data_out_test[35]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ram_reg[1][36] 
       (.C(\ram_reg[0][95]_2 ),
        .CE(\ram_reg[1]_14 ),
        .D(\ram_reg[0][95]_1 [36]),
        .Q(data_out_test[36]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ram_reg[1][37] 
       (.C(\ram_reg[0][95]_2 ),
        .CE(\ram_reg[1]_14 ),
        .D(\ram_reg[0][95]_1 [37]),
        .Q(data_out_test[37]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ram_reg[1][38] 
       (.C(\ram_reg[0][95]_2 ),
        .CE(\ram_reg[1]_14 ),
        .D(\ram_reg[0][95]_1 [38]),
        .Q(data_out_test[38]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ram_reg[1][39] 
       (.C(\ram_reg[0][95]_2 ),
        .CE(\ram_reg[1]_14 ),
        .D(\ram_reg[0][95]_1 [39]),
        .Q(data_out_test[39]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \ram_reg[1][3] 
       (.C(\ram_reg[0][95]_2 ),
        .CE(\ram_reg[1]_14 ),
        .D(\ram_reg[0][95]_1 [3]),
        .Q(data_out_test[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ram_reg[1][40] 
       (.C(\ram_reg[0][95]_2 ),
        .CE(\ram_reg[1]_14 ),
        .D(\ram_reg[0][95]_1 [40]),
        .Q(data_out_test[40]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ram_reg[1][41] 
       (.C(\ram_reg[0][95]_2 ),
        .CE(\ram_reg[1]_14 ),
        .D(\ram_reg[0][95]_1 [41]),
        .Q(data_out_test[41]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ram_reg[1][42] 
       (.C(\ram_reg[0][95]_2 ),
        .CE(\ram_reg[1]_14 ),
        .D(\ram_reg[0][95]_1 [42]),
        .Q(data_out_test[42]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ram_reg[1][43] 
       (.C(\ram_reg[0][95]_2 ),
        .CE(\ram_reg[1]_14 ),
        .D(\ram_reg[0][95]_1 [43]),
        .Q(data_out_test[43]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ram_reg[1][44] 
       (.C(\ram_reg[0][95]_2 ),
        .CE(\ram_reg[1]_14 ),
        .D(\ram_reg[0][95]_1 [44]),
        .Q(data_out_test[44]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ram_reg[1][45] 
       (.C(\ram_reg[0][95]_2 ),
        .CE(\ram_reg[1]_14 ),
        .D(\ram_reg[0][95]_1 [45]),
        .Q(data_out_test[45]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ram_reg[1][46] 
       (.C(\ram_reg[0][95]_2 ),
        .CE(\ram_reg[1]_14 ),
        .D(\ram_reg[0][95]_1 [46]),
        .Q(data_out_test[46]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ram_reg[1][47] 
       (.C(\ram_reg[0][95]_2 ),
        .CE(\ram_reg[1]_14 ),
        .D(\ram_reg[0][95]_1 [47]),
        .Q(data_out_test[47]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \ram_reg[1][48] 
       (.C(\ram_reg[0][95]_2 ),
        .CE(\ram_reg[1]_14 ),
        .D(\ram_reg[0][95]_1 [48]),
        .Q(data_out_test[48]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ram_reg[1][49] 
       (.C(\ram_reg[0][95]_2 ),
        .CE(\ram_reg[1]_14 ),
        .D(\ram_reg[0][95]_1 [49]),
        .Q(data_out_test[49]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ram_reg[1][4] 
       (.C(\ram_reg[0][95]_2 ),
        .CE(\ram_reg[1]_14 ),
        .D(\ram_reg[0][95]_1 [4]),
        .Q(data_out_test[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ram_reg[1][50] 
       (.C(\ram_reg[0][95]_2 ),
        .CE(\ram_reg[1]_14 ),
        .D(\ram_reg[0][95]_1 [50]),
        .Q(data_out_test[50]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \ram_reg[1][51] 
       (.C(\ram_reg[0][95]_2 ),
        .CE(\ram_reg[1]_14 ),
        .D(\ram_reg[0][95]_1 [51]),
        .Q(data_out_test[51]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \ram_reg[1][52] 
       (.C(\ram_reg[0][95]_2 ),
        .CE(\ram_reg[1]_14 ),
        .D(\ram_reg[0][95]_1 [52]),
        .Q(data_out_test[52]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \ram_reg[1][53] 
       (.C(\ram_reg[0][95]_2 ),
        .CE(\ram_reg[1]_14 ),
        .D(\ram_reg[0][95]_1 [53]),
        .Q(data_out_test[53]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \ram_reg[1][54] 
       (.C(\ram_reg[0][95]_2 ),
        .CE(\ram_reg[1]_14 ),
        .D(\ram_reg[0][95]_1 [54]),
        .Q(data_out_test[54]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \ram_reg[1][55] 
       (.C(\ram_reg[0][95]_2 ),
        .CE(\ram_reg[1]_14 ),
        .D(\ram_reg[0][95]_1 [55]),
        .Q(data_out_test[55]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \ram_reg[1][56] 
       (.C(\ram_reg[0][95]_2 ),
        .CE(\ram_reg[1]_14 ),
        .D(\ram_reg[0][95]_1 [56]),
        .Q(data_out_test[56]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ram_reg[1][57] 
       (.C(\ram_reg[0][95]_2 ),
        .CE(\ram_reg[1]_14 ),
        .D(\ram_reg[0][95]_1 [57]),
        .Q(data_out_test[57]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ram_reg[1][58] 
       (.C(\ram_reg[0][95]_2 ),
        .CE(\ram_reg[1]_14 ),
        .D(\ram_reg[0][95]_1 [58]),
        .Q(data_out_test[58]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ram_reg[1][59] 
       (.C(\ram_reg[0][95]_2 ),
        .CE(\ram_reg[1]_14 ),
        .D(\ram_reg[0][95]_1 [59]),
        .Q(data_out_test[59]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \ram_reg[1][5] 
       (.C(\ram_reg[0][95]_2 ),
        .CE(\ram_reg[1]_14 ),
        .D(\ram_reg[0][95]_1 [5]),
        .Q(data_out_test[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ram_reg[1][60] 
       (.C(\ram_reg[0][95]_2 ),
        .CE(\ram_reg[1]_14 ),
        .D(\ram_reg[0][95]_1 [60]),
        .Q(data_out_test[60]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ram_reg[1][61] 
       (.C(\ram_reg[0][95]_2 ),
        .CE(\ram_reg[1]_14 ),
        .D(\ram_reg[0][95]_1 [61]),
        .Q(data_out_test[61]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ram_reg[1][62] 
       (.C(\ram_reg[0][95]_2 ),
        .CE(\ram_reg[1]_14 ),
        .D(\ram_reg[0][95]_1 [62]),
        .Q(data_out_test[62]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ram_reg[1][63] 
       (.C(\ram_reg[0][95]_2 ),
        .CE(\ram_reg[1]_14 ),
        .D(\ram_reg[0][95]_1 [63]),
        .Q(data_out_test[63]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ram_reg[1][64] 
       (.C(\ram_reg[0][95]_2 ),
        .CE(\ram_reg[1]_14 ),
        .D(\ram_reg[0][95]_1 [64]),
        .Q(\ram_reg[0][95]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ram_reg[1][65] 
       (.C(\ram_reg[0][95]_2 ),
        .CE(\ram_reg[1]_14 ),
        .D(\ram_reg[0][95]_1 [65]),
        .Q(\ram_reg[0][95]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \ram_reg[1][66] 
       (.C(\ram_reg[0][95]_2 ),
        .CE(\ram_reg[1]_14 ),
        .D(\ram_reg[0][95]_1 [66]),
        .Q(\ram_reg[0][95]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ram_reg[1][67] 
       (.C(\ram_reg[0][95]_2 ),
        .CE(\ram_reg[1]_14 ),
        .D(\ram_reg[0][95]_1 [67]),
        .Q(\ram_reg[0][95]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \ram_reg[1][68] 
       (.C(\ram_reg[0][95]_2 ),
        .CE(\ram_reg[1]_14 ),
        .D(\ram_reg[0][95]_1 [68]),
        .Q(\ram_reg[0][95]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \ram_reg[1][69] 
       (.C(\ram_reg[0][95]_2 ),
        .CE(\ram_reg[1]_14 ),
        .D(\ram_reg[0][95]_1 [69]),
        .Q(\ram_reg[0][95]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ram_reg[1][6] 
       (.C(\ram_reg[0][95]_2 ),
        .CE(\ram_reg[1]_14 ),
        .D(\ram_reg[0][95]_1 [6]),
        .Q(data_out_test[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ram_reg[1][70] 
       (.C(\ram_reg[0][95]_2 ),
        .CE(\ram_reg[1]_14 ),
        .D(\ram_reg[0][95]_1 [70]),
        .Q(\ram_reg[0][95]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ram_reg[1][71] 
       (.C(\ram_reg[0][95]_2 ),
        .CE(\ram_reg[1]_14 ),
        .D(\ram_reg[0][95]_1 [71]),
        .Q(\ram_reg[0][95]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ram_reg[1][72] 
       (.C(\ram_reg[0][95]_2 ),
        .CE(\ram_reg[1]_14 ),
        .D(\ram_reg[0][95]_1 [72]),
        .Q(\ram_reg[0][95]_0 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ram_reg[1][73] 
       (.C(\ram_reg[0][95]_2 ),
        .CE(\ram_reg[1]_14 ),
        .D(\ram_reg[0][95]_1 [73]),
        .Q(\ram_reg[0][95]_0 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \ram_reg[1][74] 
       (.C(\ram_reg[0][95]_2 ),
        .CE(\ram_reg[1]_14 ),
        .D(\ram_reg[0][95]_1 [74]),
        .Q(\ram_reg[0][95]_0 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ram_reg[1][75] 
       (.C(\ram_reg[0][95]_2 ),
        .CE(\ram_reg[1]_14 ),
        .D(\ram_reg[0][95]_1 [75]),
        .Q(\ram_reg[0][95]_0 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ram_reg[1][76] 
       (.C(\ram_reg[0][95]_2 ),
        .CE(\ram_reg[1]_14 ),
        .D(\ram_reg[0][95]_1 [76]),
        .Q(\ram_reg[0][95]_0 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ram_reg[1][77] 
       (.C(\ram_reg[0][95]_2 ),
        .CE(\ram_reg[1]_14 ),
        .D(\ram_reg[0][95]_1 [77]),
        .Q(\ram_reg[0][95]_0 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ram_reg[1][78] 
       (.C(\ram_reg[0][95]_2 ),
        .CE(\ram_reg[1]_14 ),
        .D(\ram_reg[0][95]_1 [78]),
        .Q(\ram_reg[0][95]_0 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ram_reg[1][79] 
       (.C(\ram_reg[0][95]_2 ),
        .CE(\ram_reg[1]_14 ),
        .D(\ram_reg[0][95]_1 [79]),
        .Q(\ram_reg[0][95]_0 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ram_reg[1][7] 
       (.C(\ram_reg[0][95]_2 ),
        .CE(\ram_reg[1]_14 ),
        .D(\ram_reg[0][95]_1 [7]),
        .Q(data_out_test[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \ram_reg[1][80] 
       (.C(\ram_reg[0][95]_2 ),
        .CE(\ram_reg[1]_14 ),
        .D(\ram_reg[0][95]_1 [80]),
        .Q(\ram_reg[0][95]_0 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \ram_reg[1][81] 
       (.C(\ram_reg[0][95]_2 ),
        .CE(\ram_reg[1]_14 ),
        .D(\ram_reg[0][95]_1 [81]),
        .Q(\ram_reg[0][95]_0 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \ram_reg[1][82] 
       (.C(\ram_reg[0][95]_2 ),
        .CE(\ram_reg[1]_14 ),
        .D(\ram_reg[0][95]_1 [82]),
        .Q(\ram_reg[0][95]_0 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ram_reg[1][83] 
       (.C(\ram_reg[0][95]_2 ),
        .CE(\ram_reg[1]_14 ),
        .D(\ram_reg[0][95]_1 [83]),
        .Q(\ram_reg[0][95]_0 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \ram_reg[1][84] 
       (.C(\ram_reg[0][95]_2 ),
        .CE(\ram_reg[1]_14 ),
        .D(\ram_reg[0][95]_1 [84]),
        .Q(\ram_reg[0][95]_0 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ram_reg[1][85] 
       (.C(\ram_reg[0][95]_2 ),
        .CE(\ram_reg[1]_14 ),
        .D(\ram_reg[0][95]_1 [85]),
        .Q(\ram_reg[0][95]_0 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \ram_reg[1][86] 
       (.C(\ram_reg[0][95]_2 ),
        .CE(\ram_reg[1]_14 ),
        .D(\ram_reg[0][95]_1 [86]),
        .Q(\ram_reg[0][95]_0 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ram_reg[1][87] 
       (.C(\ram_reg[0][95]_2 ),
        .CE(\ram_reg[1]_14 ),
        .D(\ram_reg[0][95]_1 [87]),
        .Q(\ram_reg[0][95]_0 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \ram_reg[1][88] 
       (.C(\ram_reg[0][95]_2 ),
        .CE(\ram_reg[1]_14 ),
        .D(\ram_reg[0][95]_1 [88]),
        .Q(\ram_reg[0][95]_0 [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ram_reg[1][89] 
       (.C(\ram_reg[0][95]_2 ),
        .CE(\ram_reg[1]_14 ),
        .D(\ram_reg[0][95]_1 [89]),
        .Q(\ram_reg[0][95]_0 [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \ram_reg[1][8] 
       (.C(\ram_reg[0][95]_2 ),
        .CE(\ram_reg[1]_14 ),
        .D(\ram_reg[0][95]_1 [8]),
        .Q(data_out_test[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ram_reg[1][90] 
       (.C(\ram_reg[0][95]_2 ),
        .CE(\ram_reg[1]_14 ),
        .D(\ram_reg[0][95]_1 [90]),
        .Q(\ram_reg[0][95]_0 [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \ram_reg[1][91] 
       (.C(\ram_reg[0][95]_2 ),
        .CE(\ram_reg[1]_14 ),
        .D(\ram_reg[0][95]_1 [91]),
        .Q(\ram_reg[0][95]_0 [27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \ram_reg[1][92] 
       (.C(\ram_reg[0][95]_2 ),
        .CE(\ram_reg[1]_14 ),
        .D(\ram_reg[0][95]_1 [92]),
        .Q(\ram_reg[0][95]_0 [28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \ram_reg[1][93] 
       (.C(\ram_reg[0][95]_2 ),
        .CE(\ram_reg[1]_14 ),
        .D(\ram_reg[0][95]_1 [93]),
        .Q(\ram_reg[0][95]_0 [29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \ram_reg[1][94] 
       (.C(\ram_reg[0][95]_2 ),
        .CE(\ram_reg[1]_14 ),
        .D(\ram_reg[0][95]_1 [94]),
        .Q(\ram_reg[0][95]_0 [30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \ram_reg[1][95] 
       (.C(\ram_reg[0][95]_2 ),
        .CE(\ram_reg[1]_14 ),
        .D(\ram_reg[0][95]_1 [95]),
        .Q(\ram_reg[0][95]_0 [31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \ram_reg[1][9] 
       (.C(\ram_reg[0][95]_2 ),
        .CE(\ram_reg[1]_14 ),
        .D(\ram_reg[0][95]_1 [9]),
        .Q(data_out_test[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFF30FFBABA)) 
    \reg_data_out_reg[0]_i_1 
       (.I0(\reg_data_out_reg[0]_i_2_n_0 ),
        .I1(\axi_rdata_reg[0] ),
        .I2(\reg_data_out_reg[31]_i_1_1 [0]),
        .I3(\reg_data_out_reg[0]_i_3_n_0 ),
        .I4(\reg_data_out_reg[29]_i_5_0 [3]),
        .I5(\reg_data_out_reg[0]_i_4_n_0 ),
        .O(\axi_araddr_reg[2] [0]));
  LUT6 #(
    .INIT(64'h5F5F57F7FFFF57F7)) 
    \reg_data_out_reg[0]_i_10 
       (.I0(\reg_data_out_reg[29]_i_5_0 [0]),
        .I1(p_7_in[0]),
        .I2(\reg_data_out_reg[29]_i_5_0 [4]),
        .I3(data_out_test[96]),
        .I4(\reg_data_out_reg[29]_i_5_0 [2]),
        .I5(Q[0]),
        .O(\reg_data_out_reg[0]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_data_out_reg[0]_i_14 
       (.I0(\ram_reg[0][95]_0 [32]),
        .I1(\reg_data_out_reg[31]_i_6_0 [24]),
        .I2(\reg_data_out_reg[29]_i_5_0 [2]),
        .I3(\reg_data_out_reg[31]_i_6_1 [0]),
        .I4(\reg_data_out_reg[29]_i_5_0 [4]),
        .I5(\reg_data_out_reg[31]_i_1_1 [2]),
        .O(\reg_data_out_reg[0]_i_14_n_0 ));
  MUXF8 \reg_data_out_reg[0]_i_2 
       (.I0(\reg_data_out_reg[0]_i_1_0 ),
        .I1(\reg_data_out_reg[0]_i_6_n_0 ),
        .O(\reg_data_out_reg[0]_i_2_n_0 ),
        .S(\reg_data_out_reg[29]_i_5_0 [0]));
  LUT6 #(
    .INIT(64'h007F007F0000007F)) 
    \reg_data_out_reg[0]_i_3 
       (.I0(\reg_data_out_reg[0]_i_7_n_0 ),
        .I1(\reg_data_out_reg[29]_i_5_0 [1]),
        .I2(\reg_data_out_reg[29]_i_5_0 [0]),
        .I3(\reg_data_out_reg[0]_i_8_n_0 ),
        .I4(\reg_data_out_reg[31]_i_1_0 [0]),
        .I5(\reg_data_out_reg[31]_i_1_2 ),
        .O(\reg_data_out_reg[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAAA2000AAAAAAAA)) 
    \reg_data_out_reg[0]_i_4 
       (.I0(\reg_data_out_reg[1]_i_1_0 ),
        .I1(\reg_data_out_reg[29]_i_5_0 [4]),
        .I2(\reg_data_out_reg[29]_i_5_0 [2]),
        .I3(\reg_data_out_reg[31]_i_4_0 [0]),
        .I4(\reg_data_out_reg[0]_i_9_n_0 ),
        .I5(\reg_data_out_reg[0]_i_10_n_0 ),
        .O(\reg_data_out_reg[0]_i_4_n_0 ));
  MUXF7 \reg_data_out_reg[0]_i_6 
       (.I0(\reg_data_out_reg[0]_i_2_0 ),
        .I1(\reg_data_out_reg[0]_i_14_n_0 ),
        .O(\reg_data_out_reg[0]_i_6_n_0 ),
        .S(\reg_data_out_reg[29]_i_5_0 [1]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \reg_data_out_reg[0]_i_7 
       (.I0(\reg_data_out_reg[31]_i_3_0 [0]),
        .I1(\reg_data_out_reg[22]_i_2_1 ),
        .I2(data_out_test[32]),
        .I3(\reg_data_out_reg[22]_i_2_0 ),
        .I4(\reg_data_out_reg[31]_i_3_1 [0]),
        .O(\reg_data_out_reg[0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000C808)) 
    \reg_data_out_reg[0]_i_8 
       (.I0(Q[0]),
        .I1(\reg_data_out_reg[29]_i_5_0 [1]),
        .I2(\reg_data_out_reg[22]_i_2_0 ),
        .I3(\ram_reg[0][95]_0 [0]),
        .I4(\reg_data_out_reg[22]_i_2_1 ),
        .I5(\reg_data_out_reg[29]_i_5_0 [0]),
        .O(\reg_data_out_reg[0]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    \reg_data_out_reg[0]_i_9 
       (.I0(\reg_data_out_reg[31]_i_6_0 [0]),
        .I1(\reg_data_out_reg[29]_i_5_0 [4]),
        .I2(data_out_test[128]),
        .I3(\reg_data_out_reg[29]_i_5_0 [2]),
        .I4(data_out_test[0]),
        .I5(\reg_data_out_reg[29]_i_5_0 [0]),
        .O(\reg_data_out_reg[0]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAEAEAEFEFEFEFEFE)) 
    \reg_data_out_reg[10]_i_1 
       (.I0(\axi_rdata_reg[10] ),
        .I1(\reg_data_out_reg[10]_i_3_n_0 ),
        .I2(\reg_data_out_reg[29]_i_5_0 [3]),
        .I3(\reg_data_out_reg[29]_i_5_0 [1]),
        .I4(\reg_data_out_reg[10]_i_4_n_0 ),
        .I5(\reg_data_out_reg[10]_i_5_n_0 ),
        .O(\axi_araddr_reg[2] [10]));
  LUT5 #(
    .INIT(32'h0080AAAA)) 
    \reg_data_out_reg[10]_i_10 
       (.I0(\reg_data_out_reg[29]_i_5_0 [1]),
        .I1(\reg_data_out_reg[8]_i_1_0 ),
        .I2(\ram_reg[0][95]_0 [10]),
        .I3(\reg_data_out_reg[30]_i_1_0 ),
        .I4(\reg_data_out_reg[10]_i_15_n_0 ),
        .O(\reg_data_out_reg[10]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_data_out_reg[10]_i_14 
       (.I0(\ram_reg[0][95]_0 [42]),
        .I1(\reg_data_out_reg[31]_i_6_0 [34]),
        .I2(\reg_data_out_reg[23]_i_9_1 ),
        .I3(\reg_data_out_reg[31]_i_6_1 [10]),
        .I4(\reg_data_out_reg[8]_i_1_0 ),
        .I5(\reg_data_out_reg[31]_i_1_1 [12]),
        .O(\reg_data_out_reg[10]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'hF75FF7FF)) 
    \reg_data_out_reg[10]_i_15 
       (.I0(\reg_data_out_reg[29]_i_5_0 [0]),
        .I1(data_out_test[42]),
        .I2(\reg_data_out_reg[22]_i_2_1 ),
        .I3(\reg_data_out_reg[8]_i_1_0 ),
        .I4(\reg_data_out_reg[31]_i_3_0 [10]),
        .O(\reg_data_out_reg[10]_i_15_n_0 ));
  MUXF8 \reg_data_out_reg[10]_i_3 
       (.I0(\reg_data_out_reg[10]_i_1_0 ),
        .I1(\reg_data_out_reg[10]_i_7_n_0 ),
        .O(\reg_data_out_reg[10]_i_3_n_0 ),
        .S(\reg_data_out_reg[29]_i_5_0 [0]));
  LUT6 #(
    .INIT(64'h2222222200022202)) 
    \reg_data_out_reg[10]_i_4 
       (.I0(\reg_data_out_reg[10]_i_8_n_0 ),
        .I1(\reg_data_out_reg[10]_i_9_n_0 ),
        .I2(\reg_data_out_reg[31]_i_6_0 [9]),
        .I3(\reg_data_out_reg[29]_i_5_0 [0]),
        .I4(\reg_data_out_reg[31]_i_4_0 [9]),
        .I5(\reg_data_out_reg[8]_i_1_0 ),
        .O(\reg_data_out_reg[10]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFD3FFDF)) 
    \reg_data_out_reg[10]_i_5 
       (.I0(\reg_data_out_reg[31]_i_1_0 [10]),
        .I1(\reg_data_out_reg[29]_i_5_0 [0]),
        .I2(\reg_data_out_reg[23]_i_9_1 ),
        .I3(\reg_data_out_reg[8]_i_1_0 ),
        .I4(\reg_data_out_reg[31]_i_3_1 [10]),
        .I5(\reg_data_out_reg[10]_i_10_n_0 ),
        .O(\reg_data_out_reg[10]_i_5_n_0 ));
  MUXF7 \reg_data_out_reg[10]_i_7 
       (.I0(\reg_data_out_reg[10]_i_3_0 ),
        .I1(\reg_data_out_reg[10]_i_14_n_0 ),
        .O(\reg_data_out_reg[10]_i_7_n_0 ),
        .S(\reg_data_out_reg[29]_i_5_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT4 #(
    .INIT(16'hFDFF)) 
    \reg_data_out_reg[10]_i_8 
       (.I0(data_out_test[138]),
        .I1(\reg_data_out_reg[29]_i_5_0 [0]),
        .I2(\reg_data_out_reg[22]_i_2_1 ),
        .I3(\reg_data_out_reg[8]_i_1_0 ),
        .O(\reg_data_out_reg[10]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT4 #(
    .INIT(16'h3808)) 
    \reg_data_out_reg[10]_i_9 
       (.I0(data_out_test[106]),
        .I1(\reg_data_out_reg[29]_i_5_0 [0]),
        .I2(\reg_data_out_reg[22]_i_2_1 ),
        .I3(data_out_test[10]),
        .O(\reg_data_out_reg[10]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAEAEAEFEFEFEFEFE)) 
    \reg_data_out_reg[11]_i_1 
       (.I0(\axi_rdata_reg[11] ),
        .I1(\reg_data_out_reg[11]_i_4_n_0 ),
        .I2(\reg_data_out_reg[29]_i_5_0 [3]),
        .I3(\reg_data_out_reg[29]_i_5_0 [1]),
        .I4(\reg_data_out_reg[11]_i_5_n_0 ),
        .I5(\reg_data_out_reg[11]_i_6_n_0 ),
        .O(\axi_araddr_reg[2] [11]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT4 #(
    .INIT(16'h3808)) 
    \reg_data_out_reg[11]_i_10 
       (.I0(data_out_test[107]),
        .I1(\reg_data_out_reg[29]_i_5_0 [0]),
        .I2(\reg_data_out_reg[22]_i_2_1 ),
        .I3(data_out_test[11]),
        .O(\reg_data_out_reg[11]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'h0080AAAA)) 
    \reg_data_out_reg[11]_i_11 
       (.I0(\reg_data_out_reg[29]_i_5_0 [1]),
        .I1(\reg_data_out_reg[8]_i_1_0 ),
        .I2(\ram_reg[0][95]_0 [11]),
        .I3(\reg_data_out_reg[30]_i_1_0 ),
        .I4(\reg_data_out_reg[11]_i_16_n_0 ),
        .O(\reg_data_out_reg[11]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_data_out_reg[11]_i_15 
       (.I0(\ram_reg[0][95]_0 [43]),
        .I1(\reg_data_out_reg[31]_i_6_0 [35]),
        .I2(\reg_data_out_reg[23]_i_9_1 ),
        .I3(\reg_data_out_reg[31]_i_6_1 [11]),
        .I4(\reg_data_out_reg[8]_i_1_0 ),
        .I5(\reg_data_out_reg[31]_i_1_1 [13]),
        .O(\reg_data_out_reg[11]_i_15_n_0 ));
  LUT5 #(
    .INIT(32'hF75FF7FF)) 
    \reg_data_out_reg[11]_i_16 
       (.I0(\reg_data_out_reg[29]_i_5_0 [0]),
        .I1(data_out_test[43]),
        .I2(\reg_data_out_reg[22]_i_2_1 ),
        .I3(\reg_data_out_reg[8]_i_1_0 ),
        .I4(\reg_data_out_reg[31]_i_3_0 [11]),
        .O(\reg_data_out_reg[11]_i_16_n_0 ));
  MUXF8 \reg_data_out_reg[11]_i_4 
       (.I0(\reg_data_out_reg[11]_i_1_0 ),
        .I1(\reg_data_out_reg[11]_i_8_n_0 ),
        .O(\reg_data_out_reg[11]_i_4_n_0 ),
        .S(\reg_data_out_reg[29]_i_5_0 [0]));
  LUT6 #(
    .INIT(64'h2222222200022202)) 
    \reg_data_out_reg[11]_i_5 
       (.I0(\reg_data_out_reg[11]_i_9_n_0 ),
        .I1(\reg_data_out_reg[11]_i_10_n_0 ),
        .I2(\reg_data_out_reg[31]_i_6_0 [10]),
        .I3(\reg_data_out_reg[29]_i_5_0 [0]),
        .I4(\reg_data_out_reg[31]_i_4_0 [10]),
        .I5(\reg_data_out_reg[8]_i_1_0 ),
        .O(\reg_data_out_reg[11]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFD3FFDF)) 
    \reg_data_out_reg[11]_i_6 
       (.I0(\reg_data_out_reg[31]_i_1_0 [11]),
        .I1(\reg_data_out_reg[29]_i_5_0 [0]),
        .I2(\reg_data_out_reg[23]_i_9_1 ),
        .I3(\reg_data_out_reg[8]_i_1_0 ),
        .I4(\reg_data_out_reg[31]_i_3_1 [11]),
        .I5(\reg_data_out_reg[11]_i_11_n_0 ),
        .O(\reg_data_out_reg[11]_i_6_n_0 ));
  MUXF7 \reg_data_out_reg[11]_i_8 
       (.I0(\reg_data_out_reg[11]_i_4_0 ),
        .I1(\reg_data_out_reg[11]_i_15_n_0 ),
        .O(\reg_data_out_reg[11]_i_8_n_0 ),
        .S(\reg_data_out_reg[29]_i_5_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT4 #(
    .INIT(16'hFDFF)) 
    \reg_data_out_reg[11]_i_9 
       (.I0(data_out_test[139]),
        .I1(\reg_data_out_reg[29]_i_5_0 [0]),
        .I2(\reg_data_out_reg[22]_i_2_1 ),
        .I3(\reg_data_out_reg[8]_i_1_0 ),
        .O(\reg_data_out_reg[11]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hFFF444F4)) 
    \reg_data_out_reg[12]_i_1 
       (.I0(\axi_rdata_reg[22] ),
        .I1(\reg_data_out_reg[31]_i_1_1 [34]),
        .I2(\reg_data_out_reg[12]_i_2_n_0 ),
        .I3(\reg_data_out_reg[29]_i_5_0 [3]),
        .I4(\reg_data_out_reg[12]_i_3_n_0 ),
        .O(\axi_araddr_reg[2] [12]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_data_out_reg[12]_i_12 
       (.I0(\ram_reg[0][95]_0 [44]),
        .I1(\reg_data_out_reg[31]_i_6_0 [36]),
        .I2(\reg_data_out_reg[23]_i_9_1 ),
        .I3(\reg_data_out_reg[31]_i_6_1 [12]),
        .I4(\reg_data_out_reg[23]_i_9_0 ),
        .I5(\reg_data_out_reg[31]_i_1_1 [14]),
        .O(\reg_data_out_reg[12]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h3088)) 
    \reg_data_out_reg[12]_i_13 
       (.I0(\reg_data_out_reg[31]_i_1_0 [12]),
        .I1(\reg_data_out_reg[22]_i_2_1 ),
        .I2(\ram_reg[0][95]_0 [12]),
        .I3(\reg_data_out_reg[22]_i_2_0 ),
        .O(\reg_data_out_reg[12]_i_13_n_0 ));
  MUXF8 \reg_data_out_reg[12]_i_2 
       (.I0(\reg_data_out_reg[12]_i_1_0 ),
        .I1(\reg_data_out_reg[12]_i_5_n_0 ),
        .O(\reg_data_out_reg[12]_i_2_n_0 ),
        .S(\reg_data_out_reg[29]_i_5_0 [0]));
  LUT6 #(
    .INIT(64'hFFBAFF30FFBAFFFF)) 
    \reg_data_out_reg[12]_i_3 
       (.I0(\reg_data_out_reg[12]_i_6_n_0 ),
        .I1(\axi_rdata_reg[24] ),
        .I2(\reg_data_out_reg[31]_i_3_1 [12]),
        .I3(\reg_data_out_reg[12]_i_7_n_0 ),
        .I4(\reg_data_out_reg[29]_i_5_0 [1]),
        .I5(\reg_data_out_reg[12]_i_8_n_0 ),
        .O(\reg_data_out_reg[12]_i_3_n_0 ));
  MUXF7 \reg_data_out_reg[12]_i_5 
       (.I0(\reg_data_out_reg[12]_i_2_0 ),
        .I1(\reg_data_out_reg[12]_i_12_n_0 ),
        .O(\reg_data_out_reg[12]_i_5_n_0 ),
        .S(\reg_data_out_reg[29]_i_5_0 [1]));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \reg_data_out_reg[12]_i_6 
       (.I0(\reg_data_out_reg[31]_i_3_0 [12]),
        .I1(\reg_data_out_reg[22]_i_2_1 ),
        .I2(\reg_data_out_reg[22]_i_2_0 ),
        .I3(data_out_test[44]),
        .I4(\reg_data_out_reg[29]_i_5_0 [0]),
        .I5(\reg_data_out_reg[12]_i_13_n_0 ),
        .O(\reg_data_out_reg[12]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F8C83808)) 
    \reg_data_out_reg[12]_i_7 
       (.I0(data_out_test[140]),
        .I1(\reg_data_out_reg[22]_i_2_0 ),
        .I2(\reg_data_out_reg[22]_i_2_1 ),
        .I3(\reg_data_out_reg[15]_i_4_0 [0]),
        .I4(data_out_test[12]),
        .I5(\reg_data_out_reg[18]_i_2_0 ),
        .O(\reg_data_out_reg[12]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hA0FBABFBF0FBFBFB)) 
    \reg_data_out_reg[12]_i_8 
       (.I0(\reg_data_out_reg[22]_i_2_1 ),
        .I1(\reg_data_out_reg[31]_i_6_0 [11]),
        .I2(\reg_data_out_reg[22]_i_2_0 ),
        .I3(\reg_data_out_reg[29]_i_5_0 [0]),
        .I4(\reg_data_out_reg[31]_i_4_0 [11]),
        .I5(data_out_test[108]),
        .O(\reg_data_out_reg[12]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hFFF444F4)) 
    \reg_data_out_reg[13]_i_1 
       (.I0(\axi_rdata_reg[22] ),
        .I1(\reg_data_out_reg[31]_i_1_1 [35]),
        .I2(\reg_data_out_reg[13]_i_2_n_0 ),
        .I3(\reg_data_out_reg[29]_i_5_0 [3]),
        .I4(\reg_data_out_reg[13]_i_3_n_0 ),
        .O(\axi_araddr_reg[2] [13]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_data_out_reg[13]_i_13 
       (.I0(\ram_reg[0][95]_0 [45]),
        .I1(\reg_data_out_reg[31]_i_6_0 [37]),
        .I2(\reg_data_out_reg[23]_i_9_1 ),
        .I3(\reg_data_out_reg[31]_i_6_1 [13]),
        .I4(\reg_data_out_reg[23]_i_9_0 ),
        .I5(\reg_data_out_reg[31]_i_1_1 [15]),
        .O(\reg_data_out_reg[13]_i_13_n_0 ));
  MUXF8 \reg_data_out_reg[13]_i_2 
       (.I0(\reg_data_out_reg[13]_i_1_1 ),
        .I1(\reg_data_out_reg[13]_i_5_n_0 ),
        .O(\reg_data_out_reg[13]_i_2_n_0 ),
        .S(\reg_data_out_reg[29]_i_5_0 [0]));
  LUT6 #(
    .INIT(64'hFF00FF1FFFFFFF1F)) 
    \reg_data_out_reg[13]_i_3 
       (.I0(\reg_data_out_reg[29]_i_5_0 [0]),
        .I1(\reg_data_out_reg[13]_i_6_n_0 ),
        .I2(\reg_data_out_reg[13]_i_7_n_0 ),
        .I3(\reg_data_out_reg[13]_i_1_0 ),
        .I4(\reg_data_out_reg[29]_i_5_0 [1]),
        .I5(\reg_data_out_reg[13]_i_9_n_0 ),
        .O(\reg_data_out_reg[13]_i_3_n_0 ));
  MUXF7 \reg_data_out_reg[13]_i_5 
       (.I0(\reg_data_out_reg[13]_i_2_0 ),
        .I1(\reg_data_out_reg[13]_i_13_n_0 ),
        .O(\reg_data_out_reg[13]_i_5_n_0 ),
        .S(\reg_data_out_reg[29]_i_5_0 [1]));
  LUT5 #(
    .INIT(32'h1D331DFF)) 
    \reg_data_out_reg[13]_i_6 
       (.I0(data_out_test[141]),
        .I1(\reg_data_out_reg[22]_i_2_1 ),
        .I2(data_out_test[13]),
        .I3(\reg_data_out_reg[23]_i_9_0 ),
        .I4(\reg_data_out_reg[15]_i_4_0 [1]),
        .O(\reg_data_out_reg[13]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hA0FBABFBF0FBFBFB)) 
    \reg_data_out_reg[13]_i_7 
       (.I0(\reg_data_out_reg[22]_i_2_1 ),
        .I1(\reg_data_out_reg[31]_i_6_0 [12]),
        .I2(\reg_data_out_reg[23]_i_9_0 ),
        .I3(\reg_data_out_reg[29]_i_5_0 [0]),
        .I4(\reg_data_out_reg[31]_i_4_0 [12]),
        .I5(data_out_test[109]),
        .O(\reg_data_out_reg[13]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAF57FF57AFF7FFF7)) 
    \reg_data_out_reg[13]_i_9 
       (.I0(\reg_data_out_reg[23]_i_9_0 ),
        .I1(\ram_reg[0][95]_0 [13]),
        .I2(\reg_data_out_reg[29]_i_5_0 [0]),
        .I3(\reg_data_out_reg[22]_i_2_1 ),
        .I4(\reg_data_out_reg[31]_i_3_0 [13]),
        .I5(data_out_test[45]),
        .O(\reg_data_out_reg[13]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hDDF0DDF0FFFFDDF0)) 
    \reg_data_out_reg[14]_i_1 
       (.I0(\reg_data_out_reg[14]_i_2_n_0 ),
        .I1(\reg_data_out_reg[14]_i_3_n_0 ),
        .I2(\reg_data_out_reg[14]_i_4_n_0 ),
        .I3(\reg_data_out_reg[29]_i_5_0 [3]),
        .I4(\reg_data_out_reg[31]_i_1_1 [36]),
        .I5(\axi_rdata_reg[22] ),
        .O(\axi_araddr_reg[2] [14]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_data_out_reg[14]_i_13 
       (.I0(\ram_reg[0][95]_0 [46]),
        .I1(\reg_data_out_reg[31]_i_6_0 [38]),
        .I2(\reg_data_out_reg[23]_i_9_1 ),
        .I3(\reg_data_out_reg[31]_i_6_1 [14]),
        .I4(\reg_data_out_reg[23]_i_9_0 ),
        .I5(\reg_data_out_reg[31]_i_1_1 [16]),
        .O(\reg_data_out_reg[14]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'h77775777)) 
    \reg_data_out_reg[14]_i_2 
       (.I0(\reg_data_out_reg[29]_i_5_0 [1]),
        .I1(\reg_data_out_reg[14]_i_5_n_0 ),
        .I2(\reg_data_out_reg[23]_i_9_0 ),
        .I3(\ram_reg[0][95]_0 [14]),
        .I4(\reg_data_out_reg[30]_i_1_0 ),
        .O(\reg_data_out_reg[14]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h005D005DFFFF005D)) 
    \reg_data_out_reg[14]_i_3 
       (.I0(\reg_data_out_reg[14]_i_6_n_0 ),
        .I1(\reg_data_out_reg[14]_i_7_n_0 ),
        .I2(\reg_data_out_reg[29]_i_5_0 [0]),
        .I3(\reg_data_out_reg[29]_i_5_0 [1]),
        .I4(\reg_data_out_reg[31]_i_3_1 [13]),
        .I5(\axi_rdata_reg[24] ),
        .O(\reg_data_out_reg[14]_i_3_n_0 ));
  MUXF8 \reg_data_out_reg[14]_i_4 
       (.I0(\reg_data_out_reg[14]_i_1_0 ),
        .I1(\reg_data_out_reg[14]_i_9_n_0 ),
        .O(\reg_data_out_reg[14]_i_4_n_0 ),
        .S(\reg_data_out_reg[29]_i_5_0 [0]));
  LUT6 #(
    .INIT(64'h0AC00F000AC00000)) 
    \reg_data_out_reg[14]_i_5 
       (.I0(\reg_data_out_reg[31]_i_3_0 [14]),
        .I1(data_out_test[46]),
        .I2(\reg_data_out_reg[23]_i_9_0 ),
        .I3(\reg_data_out_reg[22]_i_2_1 ),
        .I4(\reg_data_out_reg[29]_i_5_0 [0]),
        .I5(\reg_data_out_reg[31]_i_1_0 [13]),
        .O(\reg_data_out_reg[14]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hA0FBABFBF0FBFBFB)) 
    \reg_data_out_reg[14]_i_6 
       (.I0(\reg_data_out_reg[22]_i_2_1 ),
        .I1(\reg_data_out_reg[31]_i_6_0 [13]),
        .I2(\reg_data_out_reg[22]_i_2_0 ),
        .I3(\reg_data_out_reg[29]_i_5_0 [0]),
        .I4(\reg_data_out_reg[31]_i_4_0 [13]),
        .I5(data_out_test[110]),
        .O(\reg_data_out_reg[14]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \reg_data_out_reg[14]_i_7 
       (.I0(data_out_test[14]),
        .I1(\reg_data_out_reg[15]_i_4_0 [2]),
        .I2(\reg_data_out_reg[22]_i_2_1 ),
        .I3(\reg_data_out_reg[22]_i_2_0 ),
        .I4(data_out_test[142]),
        .O(\reg_data_out_reg[14]_i_7_n_0 ));
  MUXF7 \reg_data_out_reg[14]_i_9 
       (.I0(\reg_data_out_reg[14]_i_4_0 ),
        .I1(\reg_data_out_reg[14]_i_13_n_0 ),
        .O(\reg_data_out_reg[14]_i_9_n_0 ),
        .S(\reg_data_out_reg[29]_i_5_0 [1]));
  LUT6 #(
    .INIT(64'hFFF4FFF4FFF444F4)) 
    \reg_data_out_reg[15]_i_1 
       (.I0(\axi_rdata_reg[22] ),
        .I1(\reg_data_out_reg[31]_i_1_1 [37]),
        .I2(\reg_data_out_reg[15]_i_2_n_0 ),
        .I3(\reg_data_out_reg[29]_i_5_0 [3]),
        .I4(\reg_data_out_reg[15]_i_3_n_0 ),
        .I5(\reg_data_out_reg[15]_i_4_n_0 ),
        .O(\axi_araddr_reg[2] [15]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_data_out_reg[15]_i_13 
       (.I0(\ram_reg[0][95]_0 [47]),
        .I1(\reg_data_out_reg[31]_i_6_0 [39]),
        .I2(\reg_data_out_reg[23]_i_9_1 ),
        .I3(\reg_data_out_reg[31]_i_6_1 [15]),
        .I4(\reg_data_out_reg[23]_i_9_0 ),
        .I5(\reg_data_out_reg[31]_i_1_1 [17]),
        .O(\reg_data_out_reg[15]_i_13_n_0 ));
  MUXF8 \reg_data_out_reg[15]_i_2 
       (.I0(\reg_data_out_reg[15]_i_1_0 ),
        .I1(\reg_data_out_reg[15]_i_6_n_0 ),
        .O(\reg_data_out_reg[15]_i_2_n_0 ),
        .S(\reg_data_out_reg[29]_i_5_0 [0]));
  MUXF7 \reg_data_out_reg[15]_i_3 
       (.I0(\reg_data_out_reg[15]_i_7_n_0 ),
        .I1(\reg_data_out_reg[15]_i_8_n_0 ),
        .O(\reg_data_out_reg[15]_i_3_n_0 ),
        .S(\reg_data_out_reg[29]_i_5_0 [1]));
  LUT6 #(
    .INIT(64'hAAEAAAEAFFFFAAEA)) 
    \reg_data_out_reg[15]_i_4 
       (.I0(\reg_data_out_reg[15]_i_9_n_0 ),
        .I1(\reg_data_out_reg[31]_i_1_0 [14]),
        .I2(\reg_data_out_reg[29]_i_5_0 [1]),
        .I3(\reg_data_out_reg[31]_i_1_2 ),
        .I4(\reg_data_out_reg[31]_i_3_1 [14]),
        .I5(\axi_rdata_reg[24] ),
        .O(\reg_data_out_reg[15]_i_4_n_0 ));
  MUXF7 \reg_data_out_reg[15]_i_6 
       (.I0(\reg_data_out_reg[15]_i_2_0 ),
        .I1(\reg_data_out_reg[15]_i_13_n_0 ),
        .O(\reg_data_out_reg[15]_i_6_n_0 ),
        .S(\reg_data_out_reg[29]_i_5_0 [1]));
  LUT6 #(
    .INIT(64'h5F0454040F040404)) 
    \reg_data_out_reg[15]_i_7 
       (.I0(\reg_data_out_reg[23]_i_9_1 ),
        .I1(\reg_data_out_reg[31]_i_6_0 [14]),
        .I2(\reg_data_out_reg[23]_i_9_0 ),
        .I3(\reg_data_out_reg[29]_i_5_0 [0]),
        .I4(\reg_data_out_reg[31]_i_4_0 [14]),
        .I5(data_out_test[111]),
        .O(\reg_data_out_reg[15]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h50A800A850080008)) 
    \reg_data_out_reg[15]_i_8 
       (.I0(\reg_data_out_reg[23]_i_9_0 ),
        .I1(\ram_reg[0][95]_0 [15]),
        .I2(\reg_data_out_reg[29]_i_5_0 [0]),
        .I3(\reg_data_out_reg[23]_i_9_1 ),
        .I4(\reg_data_out_reg[31]_i_3_0 [15]),
        .I5(data_out_test[47]),
        .O(\reg_data_out_reg[15]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h5404505054040000)) 
    \reg_data_out_reg[15]_i_9 
       (.I0(\reg_data_out_reg[18]_i_2_0 ),
        .I1(\reg_data_out_reg[15]_i_4_0 [3]),
        .I2(\reg_data_out_reg[22]_i_2_0 ),
        .I3(data_out_test[15]),
        .I4(\reg_data_out_reg[22]_i_2_1 ),
        .I5(data_out_test[143]),
        .O(\reg_data_out_reg[15]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFF30FFBAFFFFFFBA)) 
    \reg_data_out_reg[16]_i_1 
       (.I0(\reg_data_out_reg[16]_i_2_n_0 ),
        .I1(\axi_rdata_reg[22] ),
        .I2(\reg_data_out_reg[31]_i_1_1 [38]),
        .I3(\axi_rdata_reg[16] ),
        .I4(\reg_data_out_reg[29]_i_5_0 [3]),
        .I5(\reg_data_out_reg[16]_i_4_n_0 ),
        .O(\axi_araddr_reg[2] [16]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_data_out_reg[16]_i_13 
       (.I0(\ram_reg[0][95]_0 [48]),
        .I1(\reg_data_out_reg[31]_i_6_0 [40]),
        .I2(\reg_data_out_reg[23]_i_9_1 ),
        .I3(\reg_data_out_reg[31]_i_6_1 [16]),
        .I4(\reg_data_out_reg[23]_i_9_0 ),
        .I5(\reg_data_out_reg[31]_i_1_1 [18]),
        .O(\reg_data_out_reg[16]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \reg_data_out_reg[16]_i_14 
       (.I0(\reg_data_out_reg[31]_i_1_0 [15]),
        .I1(\reg_data_out_reg[22]_i_2_1 ),
        .I2(\ram_reg[0][95]_0 [16]),
        .I3(\reg_data_out_reg[22]_i_2_0 ),
        .I4(Q[9]),
        .O(\reg_data_out_reg[16]_i_14_n_0 ));
  MUXF8 \reg_data_out_reg[16]_i_2 
       (.I0(\reg_data_out_reg[16]_i_1_0 ),
        .I1(\reg_data_out_reg[16]_i_6_n_0 ),
        .O(\reg_data_out_reg[16]_i_2_n_0 ),
        .S(\reg_data_out_reg[29]_i_5_0 [0]));
  LUT6 #(
    .INIT(64'h0000000000007077)) 
    \reg_data_out_reg[16]_i_4 
       (.I0(\reg_data_out_reg[16]_i_7_n_0 ),
        .I1(\reg_data_out_reg[29]_i_5_0 [1]),
        .I2(\axi_rdata_reg[24] ),
        .I3(\reg_data_out_reg[31]_i_3_1 [15]),
        .I4(\reg_data_out_reg[16]_i_8_n_0 ),
        .I5(\reg_data_out_reg[16]_i_9_n_0 ),
        .O(\reg_data_out_reg[16]_i_4_n_0 ));
  MUXF7 \reg_data_out_reg[16]_i_6 
       (.I0(\reg_data_out_reg[16]_i_2_0 ),
        .I1(\reg_data_out_reg[16]_i_13_n_0 ),
        .O(\reg_data_out_reg[16]_i_6_n_0 ),
        .S(\reg_data_out_reg[29]_i_5_0 [1]));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \reg_data_out_reg[16]_i_7 
       (.I0(\reg_data_out_reg[31]_i_3_0 [16]),
        .I1(\reg_data_out_reg[22]_i_2_1 ),
        .I2(\reg_data_out_reg[22]_i_2_0 ),
        .I3(data_out_test[48]),
        .I4(\reg_data_out_reg[29]_i_5_0 [0]),
        .I5(\reg_data_out_reg[16]_i_14_n_0 ),
        .O(\reg_data_out_reg[16]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h4044400000000000)) 
    \reg_data_out_reg[16]_i_8 
       (.I0(\reg_data_out_reg[29]_i_5_0 [1]),
        .I1(\reg_data_out_reg[29]_i_5_0 [0]),
        .I2(Q[9]),
        .I3(\reg_data_out_reg[22]_i_2_1 ),
        .I4(data_out_test[112]),
        .I5(\reg_data_out_reg[22]_i_2_0 ),
        .O(\reg_data_out_reg[16]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h5404505054040000)) 
    \reg_data_out_reg[16]_i_9 
       (.I0(\reg_data_out_reg[18]_i_2_0 ),
        .I1(total_error_out[0]),
        .I2(\reg_data_out_reg[22]_i_2_0 ),
        .I3(data_out_test[16]),
        .I4(\reg_data_out_reg[22]_i_2_1 ),
        .I5(data_out_test[144]),
        .O(\reg_data_out_reg[16]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hDDF0DDF0FFFFDDF0)) 
    \reg_data_out_reg[17]_i_1 
       (.I0(\reg_data_out_reg[17]_i_2_n_0 ),
        .I1(\reg_data_out_reg[17]_i_3_n_0 ),
        .I2(\reg_data_out_reg[17]_i_4_n_0 ),
        .I3(\reg_data_out_reg[29]_i_5_0 [3]),
        .I4(\reg_data_out_reg[31]_i_1_1 [39]),
        .I5(\axi_rdata_reg[22] ),
        .O(\axi_araddr_reg[2] [17]));
  MUXF7 \reg_data_out_reg[17]_i_11 
       (.I0(\reg_data_out_reg[17]_i_4_0 ),
        .I1(\reg_data_out_reg[17]_i_15_n_0 ),
        .O(\reg_data_out_reg[17]_i_11_n_0 ),
        .S(\reg_data_out_reg[29]_i_5_0 [1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_data_out_reg[17]_i_15 
       (.I0(\ram_reg[0][95]_0 [49]),
        .I1(\reg_data_out_reg[31]_i_6_0 [41]),
        .I2(\reg_data_out_reg[23]_i_9_1 ),
        .I3(\reg_data_out_reg[31]_i_6_1 [17]),
        .I4(\reg_data_out_reg[23]_i_9_0 ),
        .I5(\reg_data_out_reg[31]_i_1_1 [19]),
        .O(\reg_data_out_reg[17]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h7777777755577757)) 
    \reg_data_out_reg[17]_i_2 
       (.I0(\reg_data_out_reg[29]_i_5_0 [1]),
        .I1(\reg_data_out_reg[17]_i_5_n_0 ),
        .I2(Q[10]),
        .I3(\reg_data_out_reg[23]_i_9_0 ),
        .I4(\ram_reg[0][95]_0 [17]),
        .I5(\reg_data_out_reg[30]_i_1_0 ),
        .O(\reg_data_out_reg[17]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF1F11)) 
    \reg_data_out_reg[17]_i_3 
       (.I0(\reg_data_out_reg[17]_i_6_n_0 ),
        .I1(\reg_data_out_reg[18]_i_2_0 ),
        .I2(\axi_rdata_reg[24] ),
        .I3(\reg_data_out_reg[31]_i_3_1 [16]),
        .I4(\reg_data_out_reg[17]_i_8_n_0 ),
        .I5(\reg_data_out_reg[17]_i_1_0 ),
        .O(\reg_data_out_reg[17]_i_3_n_0 ));
  MUXF8 \reg_data_out_reg[17]_i_4 
       (.I0(\reg_data_out_reg[17]_i_1_1 ),
        .I1(\reg_data_out_reg[17]_i_11_n_0 ),
        .O(\reg_data_out_reg[17]_i_4_n_0 ),
        .S(\reg_data_out_reg[29]_i_5_0 [0]));
  LUT6 #(
    .INIT(64'h0AC00F000AC00000)) 
    \reg_data_out_reg[17]_i_5 
       (.I0(\reg_data_out_reg[31]_i_3_0 [17]),
        .I1(data_out_test[49]),
        .I2(\reg_data_out_reg[23]_i_9_0 ),
        .I3(\reg_data_out_reg[22]_i_2_1 ),
        .I4(\reg_data_out_reg[29]_i_5_0 [0]),
        .I5(\reg_data_out_reg[31]_i_1_0 [16]),
        .O(\reg_data_out_reg[17]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h1D331DFF)) 
    \reg_data_out_reg[17]_i_6 
       (.I0(data_out_test[145]),
        .I1(\reg_data_out_reg[22]_i_2_1 ),
        .I2(data_out_test[17]),
        .I3(\reg_data_out_reg[22]_i_2_0 ),
        .I4(total_error_out[1]),
        .O(\reg_data_out_reg[17]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h4044400000000000)) 
    \reg_data_out_reg[17]_i_8 
       (.I0(\reg_data_out_reg[29]_i_5_0 [1]),
        .I1(\reg_data_out_reg[29]_i_5_0 [0]),
        .I2(Q[10]),
        .I3(\reg_data_out_reg[22]_i_2_1 ),
        .I4(data_out_test[113]),
        .I5(\reg_data_out_reg[22]_i_2_0 ),
        .O(\reg_data_out_reg[17]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h5D5DFF0C)) 
    \reg_data_out_reg[18]_i_1 
       (.I0(\reg_data_out_reg[18]_i_2_n_0 ),
        .I1(\reg_data_out_reg[31]_i_1_1 [40]),
        .I2(\axi_rdata_reg[22] ),
        .I3(\reg_data_out_reg[18]_i_3_n_0 ),
        .I4(\reg_data_out_reg[29]_i_5_0 [3]),
        .O(\axi_araddr_reg[2] [18]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \reg_data_out_reg[18]_i_10 
       (.I0(\reg_data_out_reg[31]_i_1_0 [17]),
        .I1(\reg_data_out_reg[22]_i_2_1 ),
        .I2(\ram_reg[0][95]_0 [18]),
        .I3(\reg_data_out_reg[22]_i_2_0 ),
        .I4(Q[11]),
        .O(\reg_data_out_reg[18]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_data_out_reg[18]_i_14 
       (.I0(\ram_reg[0][95]_0 [50]),
        .I1(\reg_data_out_reg[31]_i_6_0 [42]),
        .I2(\reg_data_out_reg[23]_i_9_1 ),
        .I3(\reg_data_out_reg[31]_i_6_1 [18]),
        .I4(\reg_data_out_reg[23]_i_9_0 ),
        .I5(\reg_data_out_reg[31]_i_1_1 [20]),
        .O(\reg_data_out_reg[18]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h000000CF008A008A)) 
    \reg_data_out_reg[18]_i_2 
       (.I0(\reg_data_out_reg[18]_i_4_n_0 ),
        .I1(\axi_rdata_reg[24] ),
        .I2(\reg_data_out_reg[31]_i_3_1 [17]),
        .I3(\reg_data_out_reg[18]_i_5_n_0 ),
        .I4(\reg_data_out_reg[18]_i_6_n_0 ),
        .I5(\reg_data_out_reg[29]_i_5_0 [1]),
        .O(\reg_data_out_reg[18]_i_2_n_0 ));
  MUXF8 \reg_data_out_reg[18]_i_3 
       (.I0(\reg_data_out_reg[18]_i_1_0 ),
        .I1(\reg_data_out_reg[18]_i_8_n_0 ),
        .O(\reg_data_out_reg[18]_i_3_n_0 ),
        .S(\reg_data_out_reg[29]_i_5_0 [0]));
  LUT6 #(
    .INIT(64'h00000000777FFF7F)) 
    \reg_data_out_reg[18]_i_4 
       (.I0(\reg_data_out_reg[29]_i_5_0 [0]),
        .I1(\reg_data_out_reg[22]_i_2_0 ),
        .I2(data_out_test[114]),
        .I3(\reg_data_out_reg[22]_i_2_1 ),
        .I4(Q[11]),
        .I5(\reg_data_out_reg[18]_i_2_1 ),
        .O(\reg_data_out_reg[18]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F8C83808)) 
    \reg_data_out_reg[18]_i_5 
       (.I0(data_out_test[146]),
        .I1(\reg_data_out_reg[22]_i_2_0 ),
        .I2(\reg_data_out_reg[22]_i_2_1 ),
        .I3(total_error_out[2]),
        .I4(data_out_test[18]),
        .I5(\reg_data_out_reg[18]_i_2_0 ),
        .O(\reg_data_out_reg[18]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \reg_data_out_reg[18]_i_6 
       (.I0(\reg_data_out_reg[31]_i_3_0 [18]),
        .I1(\reg_data_out_reg[22]_i_2_1 ),
        .I2(\reg_data_out_reg[22]_i_2_0 ),
        .I3(data_out_test[50]),
        .I4(\reg_data_out_reg[29]_i_5_0 [0]),
        .I5(\reg_data_out_reg[18]_i_10_n_0 ),
        .O(\reg_data_out_reg[18]_i_6_n_0 ));
  MUXF7 \reg_data_out_reg[18]_i_8 
       (.I0(\reg_data_out_reg[18]_i_3_0 ),
        .I1(\reg_data_out_reg[18]_i_14_n_0 ),
        .O(\reg_data_out_reg[18]_i_8_n_0 ),
        .S(\reg_data_out_reg[29]_i_5_0 [1]));
  LUT5 #(
    .INIT(32'h5C5CFF5C)) 
    \reg_data_out_reg[19]_i_1 
       (.I0(\reg_data_out_reg[19]_i_2_n_0 ),
        .I1(\reg_data_out_reg[19]_i_3_n_0 ),
        .I2(\reg_data_out_reg[29]_i_5_0 [3]),
        .I3(\reg_data_out_reg[31]_i_1_1 [41]),
        .I4(\axi_rdata_reg[22] ),
        .O(\axi_araddr_reg[2] [19]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \reg_data_out_reg[19]_i_10 
       (.I0(\reg_data_out_reg[31]_i_1_0 [18]),
        .I1(\reg_data_out_reg[22]_i_2_1 ),
        .I2(\ram_reg[0][95]_0 [19]),
        .I3(\reg_data_out_reg[22]_i_2_0 ),
        .I4(Q[12]),
        .O(\reg_data_out_reg[19]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_data_out_reg[19]_i_14 
       (.I0(\ram_reg[0][95]_0 [51]),
        .I1(\reg_data_out_reg[31]_i_6_0 [43]),
        .I2(\reg_data_out_reg[23]_i_9_1 ),
        .I3(\reg_data_out_reg[31]_i_6_1 [19]),
        .I4(\reg_data_out_reg[23]_i_9_0 ),
        .I5(\reg_data_out_reg[31]_i_1_1 [21]),
        .O(\reg_data_out_reg[19]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h000000CF008A008A)) 
    \reg_data_out_reg[19]_i_2 
       (.I0(\reg_data_out_reg[19]_i_4_n_0 ),
        .I1(\axi_rdata_reg[24] ),
        .I2(\reg_data_out_reg[31]_i_3_1 [18]),
        .I3(\reg_data_out_reg[19]_i_5_n_0 ),
        .I4(\reg_data_out_reg[19]_i_6_n_0 ),
        .I5(\reg_data_out_reg[29]_i_5_0 [1]),
        .O(\reg_data_out_reg[19]_i_2_n_0 ));
  MUXF8 \reg_data_out_reg[19]_i_3 
       (.I0(\reg_data_out_reg[19]_i_1_0 ),
        .I1(\reg_data_out_reg[19]_i_8_n_0 ),
        .O(\reg_data_out_reg[19]_i_3_n_0 ),
        .S(\reg_data_out_reg[29]_i_5_0 [0]));
  LUT6 #(
    .INIT(64'h00000000777FFF7F)) 
    \reg_data_out_reg[19]_i_4 
       (.I0(\reg_data_out_reg[29]_i_5_0 [0]),
        .I1(\reg_data_out_reg[22]_i_2_0 ),
        .I2(data_out_test[115]),
        .I3(\reg_data_out_reg[22]_i_2_1 ),
        .I4(Q[12]),
        .I5(\reg_data_out_reg[19]_i_2_0 ),
        .O(\reg_data_out_reg[19]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h5404505054040000)) 
    \reg_data_out_reg[19]_i_5 
       (.I0(\reg_data_out_reg[18]_i_2_0 ),
        .I1(total_error_out[3]),
        .I2(\reg_data_out_reg[22]_i_2_0 ),
        .I3(data_out_test[19]),
        .I4(\reg_data_out_reg[22]_i_2_1 ),
        .I5(data_out_test[147]),
        .O(\reg_data_out_reg[19]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \reg_data_out_reg[19]_i_6 
       (.I0(\reg_data_out_reg[31]_i_3_0 [19]),
        .I1(\reg_data_out_reg[22]_i_2_1 ),
        .I2(\reg_data_out_reg[22]_i_2_0 ),
        .I3(data_out_test[51]),
        .I4(\reg_data_out_reg[29]_i_5_0 [0]),
        .I5(\reg_data_out_reg[19]_i_10_n_0 ),
        .O(\reg_data_out_reg[19]_i_6_n_0 ));
  MUXF7 \reg_data_out_reg[19]_i_8 
       (.I0(\reg_data_out_reg[19]_i_3_0 ),
        .I1(\reg_data_out_reg[19]_i_14_n_0 ),
        .O(\reg_data_out_reg[19]_i_8_n_0 ),
        .S(\reg_data_out_reg[29]_i_5_0 [1]));
  LUT6 #(
    .INIT(64'hFFFFFFFF30FFBABA)) 
    \reg_data_out_reg[1]_i_1 
       (.I0(\reg_data_out_reg[1]_i_3_n_0 ),
        .I1(\axi_rdata_reg[0] ),
        .I2(\reg_data_out_reg[31]_i_1_1 [1]),
        .I3(\reg_data_out_reg[1]_i_5_n_0 ),
        .I4(\reg_data_out_reg[29]_i_5_0 [3]),
        .I5(\reg_data_out_reg[1]_i_6_n_0 ),
        .O(\axi_araddr_reg[2] [1]));
  LUT6 #(
    .INIT(64'h000000000000C808)) 
    \reg_data_out_reg[1]_i_10 
       (.I0(Q[1]),
        .I1(\reg_data_out_reg[29]_i_5_0 [1]),
        .I2(\reg_data_out_reg[22]_i_2_0 ),
        .I3(\ram_reg[0][95]_0 [1]),
        .I4(\reg_data_out_reg[22]_i_2_1 ),
        .I5(\reg_data_out_reg[29]_i_5_0 [0]),
        .O(\reg_data_out_reg[1]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    \reg_data_out_reg[1]_i_11 
       (.I0(\reg_data_out_reg[31]_i_6_0 [1]),
        .I1(\reg_data_out_reg[29]_i_5_0 [4]),
        .I2(data_out_test[129]),
        .I3(\reg_data_out_reg[29]_i_5_0 [2]),
        .I4(data_out_test[1]),
        .I5(\reg_data_out_reg[29]_i_5_0 [0]),
        .O(\reg_data_out_reg[1]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h5F5F57F7FFFF57F7)) 
    \reg_data_out_reg[1]_i_12 
       (.I0(\reg_data_out_reg[29]_i_5_0 [0]),
        .I1(p_7_in[1]),
        .I2(\reg_data_out_reg[29]_i_5_0 [4]),
        .I3(data_out_test[97]),
        .I4(\reg_data_out_reg[29]_i_5_0 [2]),
        .I5(Q[1]),
        .O(\reg_data_out_reg[1]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_data_out_reg[1]_i_16 
       (.I0(\ram_reg[0][95]_0 [33]),
        .I1(\reg_data_out_reg[31]_i_6_0 [25]),
        .I2(\reg_data_out_reg[29]_i_5_0 [2]),
        .I3(\reg_data_out_reg[31]_i_6_1 [1]),
        .I4(\reg_data_out_reg[29]_i_5_0 [4]),
        .I5(\reg_data_out_reg[31]_i_1_1 [3]),
        .O(\reg_data_out_reg[1]_i_16_n_0 ));
  MUXF8 \reg_data_out_reg[1]_i_3 
       (.I0(\reg_data_out_reg[1]_i_1_1 ),
        .I1(\reg_data_out_reg[1]_i_8_n_0 ),
        .O(\reg_data_out_reg[1]_i_3_n_0 ),
        .S(\reg_data_out_reg[29]_i_5_0 [0]));
  LUT6 #(
    .INIT(64'h007F007F0000007F)) 
    \reg_data_out_reg[1]_i_5 
       (.I0(\reg_data_out_reg[1]_i_9_n_0 ),
        .I1(\reg_data_out_reg[29]_i_5_0 [1]),
        .I2(\reg_data_out_reg[29]_i_5_0 [0]),
        .I3(\reg_data_out_reg[1]_i_10_n_0 ),
        .I4(\reg_data_out_reg[31]_i_1_0 [1]),
        .I5(\reg_data_out_reg[31]_i_1_2 ),
        .O(\reg_data_out_reg[1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAAAA2000AAAAAAAA)) 
    \reg_data_out_reg[1]_i_6 
       (.I0(\reg_data_out_reg[1]_i_1_0 ),
        .I1(\reg_data_out_reg[29]_i_5_0 [4]),
        .I2(\reg_data_out_reg[29]_i_5_0 [2]),
        .I3(\reg_data_out_reg[31]_i_4_0 [1]),
        .I4(\reg_data_out_reg[1]_i_11_n_0 ),
        .I5(\reg_data_out_reg[1]_i_12_n_0 ),
        .O(\reg_data_out_reg[1]_i_6_n_0 ));
  MUXF7 \reg_data_out_reg[1]_i_8 
       (.I0(\reg_data_out_reg[1]_i_3_0 ),
        .I1(\reg_data_out_reg[1]_i_16_n_0 ),
        .O(\reg_data_out_reg[1]_i_8_n_0 ),
        .S(\reg_data_out_reg[29]_i_5_0 [1]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \reg_data_out_reg[1]_i_9 
       (.I0(\reg_data_out_reg[31]_i_3_0 [1]),
        .I1(\reg_data_out_reg[22]_i_2_1 ),
        .I2(data_out_test[33]),
        .I3(\reg_data_out_reg[22]_i_2_0 ),
        .I4(\reg_data_out_reg[31]_i_3_1 [1]),
        .O(\reg_data_out_reg[1]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h5C5CFF5C)) 
    \reg_data_out_reg[20]_i_1 
       (.I0(\reg_data_out_reg[20]_i_2_n_0 ),
        .I1(\reg_data_out_reg[20]_i_3_n_0 ),
        .I2(\reg_data_out_reg[29]_i_5_0 [3]),
        .I3(\reg_data_out_reg[31]_i_1_1 [42]),
        .I4(\axi_rdata_reg[22] ),
        .O(\axi_araddr_reg[2] [20]));
  LUT5 #(
    .INIT(32'h000000E2)) 
    \reg_data_out_reg[20]_i_11 
       (.I0(Q[13]),
        .I1(\reg_data_out_reg[23]_i_9_0 ),
        .I2(\ram_reg[0][95]_0 [20]),
        .I3(\reg_data_out_reg[29]_i_5_0 [0]),
        .I4(\reg_data_out_reg[22]_i_2_1 ),
        .O(\reg_data_out_reg[20]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_data_out_reg[20]_i_15 
       (.I0(\ram_reg[0][95]_0 [52]),
        .I1(\reg_data_out_reg[31]_i_6_0 [44]),
        .I2(\reg_data_out_reg[23]_i_9_1 ),
        .I3(\reg_data_out_reg[31]_i_6_1 [20]),
        .I4(\reg_data_out_reg[23]_i_9_0 ),
        .I5(\reg_data_out_reg[31]_i_1_1 [22]),
        .O(\reg_data_out_reg[20]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h3322332000220020)) 
    \reg_data_out_reg[20]_i_2 
       (.I0(\reg_data_out_reg[20]_i_4_n_0 ),
        .I1(\reg_data_out_reg[20]_i_1_0 ),
        .I2(\reg_data_out_reg[20]_i_6_n_0 ),
        .I3(\reg_data_out_reg[29]_i_5_0 [1]),
        .I4(\reg_data_out_reg[29]_i_5_0 [0]),
        .I5(\reg_data_out_reg[20]_i_7_n_0 ),
        .O(\reg_data_out_reg[20]_i_2_n_0 ));
  MUXF8 \reg_data_out_reg[20]_i_3 
       (.I0(\reg_data_out_reg[20]_i_1_1 ),
        .I1(\reg_data_out_reg[20]_i_9_n_0 ),
        .O(\reg_data_out_reg[20]_i_3_n_0 ),
        .S(\reg_data_out_reg[29]_i_5_0 [0]));
  LUT6 #(
    .INIT(64'h00000000777FFF7F)) 
    \reg_data_out_reg[20]_i_4 
       (.I0(\reg_data_out_reg[29]_i_5_0 [0]),
        .I1(\reg_data_out_reg[23]_i_9_0 ),
        .I2(data_out_test[116]),
        .I3(\reg_data_out_reg[22]_i_2_1 ),
        .I4(Q[13]),
        .I5(\reg_data_out_reg[20]_i_2_0 ),
        .O(\reg_data_out_reg[20]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h1D331DFF)) 
    \reg_data_out_reg[20]_i_6 
       (.I0(data_out_test[148]),
        .I1(\reg_data_out_reg[22]_i_2_1 ),
        .I2(data_out_test[20]),
        .I3(\reg_data_out_reg[23]_i_9_0 ),
        .I4(total_error_out[4]),
        .O(\reg_data_out_reg[20]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h00000000D3DFFFFF)) 
    \reg_data_out_reg[20]_i_7 
       (.I0(\reg_data_out_reg[31]_i_3_0 [20]),
        .I1(\reg_data_out_reg[23]_i_9_0 ),
        .I2(\reg_data_out_reg[22]_i_2_1 ),
        .I3(data_out_test[52]),
        .I4(\reg_data_out_reg[29]_i_5_0 [0]),
        .I5(\reg_data_out_reg[20]_i_11_n_0 ),
        .O(\reg_data_out_reg[20]_i_7_n_0 ));
  MUXF7 \reg_data_out_reg[20]_i_9 
       (.I0(\reg_data_out_reg[20]_i_3_0 ),
        .I1(\reg_data_out_reg[20]_i_15_n_0 ),
        .O(\reg_data_out_reg[20]_i_9_n_0 ),
        .S(\reg_data_out_reg[29]_i_5_0 [1]));
  LUT6 #(
    .INIT(64'hDDF0DDF0FFFFDDF0)) 
    \reg_data_out_reg[21]_i_1 
       (.I0(\reg_data_out_reg[21]_i_2_n_0 ),
        .I1(\reg_data_out_reg[21]_i_3_n_0 ),
        .I2(\reg_data_out_reg[21]_i_4_n_0 ),
        .I3(\reg_data_out_reg[29]_i_5_0 [3]),
        .I4(\reg_data_out_reg[31]_i_1_1 [43]),
        .I5(\axi_rdata_reg[22] ),
        .O(\axi_araddr_reg[2] [21]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_data_out_reg[21]_i_14 
       (.I0(\ram_reg[0][95]_0 [53]),
        .I1(\reg_data_out_reg[31]_i_6_0 [45]),
        .I2(\reg_data_out_reg[23]_i_9_1 ),
        .I3(\reg_data_out_reg[31]_i_6_1 [21]),
        .I4(\reg_data_out_reg[23]_i_9_0 ),
        .I5(\reg_data_out_reg[31]_i_1_1 [23]),
        .O(\reg_data_out_reg[21]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h7777777755577757)) 
    \reg_data_out_reg[21]_i_2 
       (.I0(\reg_data_out_reg[29]_i_5_0 [1]),
        .I1(\reg_data_out_reg[21]_i_5_n_0 ),
        .I2(Q[14]),
        .I3(\reg_data_out_reg[23]_i_9_0 ),
        .I4(\ram_reg[0][95]_0 [21]),
        .I5(\reg_data_out_reg[30]_i_1_0 ),
        .O(\reg_data_out_reg[21]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h005D005DFFFF005D)) 
    \reg_data_out_reg[21]_i_3 
       (.I0(\reg_data_out_reg[21]_i_6_n_0 ),
        .I1(\reg_data_out_reg[21]_i_7_n_0 ),
        .I2(\reg_data_out_reg[29]_i_5_0 [0]),
        .I3(\reg_data_out_reg[29]_i_5_0 [1]),
        .I4(\reg_data_out_reg[31]_i_3_1 [19]),
        .I5(\axi_rdata_reg[24] ),
        .O(\reg_data_out_reg[21]_i_3_n_0 ));
  MUXF8 \reg_data_out_reg[21]_i_4 
       (.I0(\reg_data_out_reg[21]_i_1_0 ),
        .I1(\reg_data_out_reg[21]_i_9_n_0 ),
        .O(\reg_data_out_reg[21]_i_4_n_0 ),
        .S(\reg_data_out_reg[29]_i_5_0 [0]));
  LUT6 #(
    .INIT(64'h0AC00F000AC00000)) 
    \reg_data_out_reg[21]_i_5 
       (.I0(\reg_data_out_reg[31]_i_3_0 [21]),
        .I1(data_out_test[53]),
        .I2(\reg_data_out_reg[23]_i_9_0 ),
        .I3(\reg_data_out_reg[22]_i_2_1 ),
        .I4(\reg_data_out_reg[29]_i_5_0 [0]),
        .I5(\reg_data_out_reg[31]_i_1_0 [19]),
        .O(\reg_data_out_reg[21]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h00000000777FFF7F)) 
    \reg_data_out_reg[21]_i_6 
       (.I0(\reg_data_out_reg[29]_i_5_0 [0]),
        .I1(\reg_data_out_reg[22]_i_2_0 ),
        .I2(data_out_test[117]),
        .I3(\reg_data_out_reg[22]_i_2_1 ),
        .I4(Q[14]),
        .I5(\reg_data_out_reg[21]_i_3_0 ),
        .O(\reg_data_out_reg[21]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \reg_data_out_reg[21]_i_7 
       (.I0(data_out_test[21]),
        .I1(total_error_out[5]),
        .I2(\reg_data_out_reg[22]_i_2_1 ),
        .I3(\reg_data_out_reg[22]_i_2_0 ),
        .I4(data_out_test[149]),
        .O(\reg_data_out_reg[21]_i_7_n_0 ));
  MUXF7 \reg_data_out_reg[21]_i_9 
       (.I0(\reg_data_out_reg[21]_i_4_0 ),
        .I1(\reg_data_out_reg[21]_i_14_n_0 ),
        .O(\reg_data_out_reg[21]_i_9_n_0 ),
        .S(\reg_data_out_reg[29]_i_5_0 [1]));
  LUT5 #(
    .INIT(32'h5C5CFF5C)) 
    \reg_data_out_reg[22]_i_1 
       (.I0(\reg_data_out_reg[22]_i_2_n_0 ),
        .I1(\reg_data_out_reg[22]_i_3_n_0 ),
        .I2(\reg_data_out_reg[29]_i_5_0 [3]),
        .I3(\reg_data_out_reg[31]_i_1_1 [44]),
        .I4(\axi_rdata_reg[22] ),
        .O(\axi_araddr_reg[2] [22]));
  LUT5 #(
    .INIT(32'h000000E2)) 
    \reg_data_out_reg[22]_i_10 
       (.I0(Q[15]),
        .I1(\reg_data_out_reg[22]_i_2_0 ),
        .I2(\ram_reg[0][95]_0 [22]),
        .I3(\reg_data_out_reg[29]_i_5_0 [0]),
        .I4(\reg_data_out_reg[22]_i_2_1 ),
        .O(\reg_data_out_reg[22]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_data_out_reg[22]_i_14 
       (.I0(\ram_reg[0][95]_0 [54]),
        .I1(\reg_data_out_reg[31]_i_6_0 [46]),
        .I2(\reg_data_out_reg[23]_i_9_1 ),
        .I3(\reg_data_out_reg[31]_i_6_1 [22]),
        .I4(\reg_data_out_reg[23]_i_9_0 ),
        .I5(\reg_data_out_reg[31]_i_1_1 [24]),
        .O(\reg_data_out_reg[22]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h0000CAFA00000A0A)) 
    \reg_data_out_reg[22]_i_2 
       (.I0(\reg_data_out_reg[22]_i_4_n_0 ),
        .I1(\reg_data_out_reg[31]_i_1_2 ),
        .I2(\reg_data_out_reg[29]_i_5_0 [1]),
        .I3(\reg_data_out_reg[31]_i_1_0 [20]),
        .I4(\reg_data_out_reg[22]_i_1_0 ),
        .I5(\reg_data_out_reg[22]_i_6_n_0 ),
        .O(\reg_data_out_reg[22]_i_2_n_0 ));
  MUXF8 \reg_data_out_reg[22]_i_3 
       (.I0(\reg_data_out_reg[22]_i_1_1 ),
        .I1(\reg_data_out_reg[22]_i_8_n_0 ),
        .O(\reg_data_out_reg[22]_i_3_n_0 ),
        .S(\reg_data_out_reg[29]_i_5_0 [0]));
  LUT6 #(
    .INIT(64'h00000000FFFF37F7)) 
    \reg_data_out_reg[22]_i_4 
       (.I0(data_out_test[150]),
        .I1(\reg_data_out_reg[22]_i_2_0 ),
        .I2(\reg_data_out_reg[22]_i_2_1 ),
        .I3(data_out_test[22]),
        .I4(\reg_data_out_reg[29]_i_5_0 [0]),
        .I5(\reg_data_out_reg[22]_i_9_n_0 ),
        .O(\reg_data_out_reg[22]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00000000D3DFFFFF)) 
    \reg_data_out_reg[22]_i_6 
       (.I0(\reg_data_out_reg[31]_i_3_0 [22]),
        .I1(\reg_data_out_reg[22]_i_2_0 ),
        .I2(\reg_data_out_reg[22]_i_2_1 ),
        .I3(data_out_test[54]),
        .I4(\reg_data_out_reg[29]_i_5_0 [0]),
        .I5(\reg_data_out_reg[22]_i_10_n_0 ),
        .O(\reg_data_out_reg[22]_i_6_n_0 ));
  MUXF7 \reg_data_out_reg[22]_i_8 
       (.I0(\reg_data_out_reg[22]_i_3_0 ),
        .I1(\reg_data_out_reg[22]_i_14_n_0 ),
        .O(\reg_data_out_reg[22]_i_8_n_0 ),
        .S(\reg_data_out_reg[29]_i_5_0 [1]));
  LUT6 #(
    .INIT(64'hFFFFFFFFA8080000)) 
    \reg_data_out_reg[22]_i_9 
       (.I0(\reg_data_out_reg[22]_i_2_0 ),
        .I1(data_out_test[118]),
        .I2(\reg_data_out_reg[22]_i_2_1 ),
        .I3(Q[15]),
        .I4(\reg_data_out_reg[29]_i_5_0 [0]),
        .I5(\reg_data_out_reg[22]_i_4_0 ),
        .O(\reg_data_out_reg[22]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hFFF444F4)) 
    \reg_data_out_reg[23]_i_1 
       (.I0(\axi_rdata_reg[22] ),
        .I1(\reg_data_out_reg[31]_i_1_1 [45]),
        .I2(\reg_data_out_reg[23]_i_3_n_0 ),
        .I3(\reg_data_out_reg[29]_i_5_0 [3]),
        .I4(\reg_data_out_reg[23]_i_4_n_0 ),
        .O(\axi_araddr_reg[2] [23]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_data_out_reg[23]_i_13 
       (.I0(\ram_reg[0][95]_0 [55]),
        .I1(\reg_data_out_reg[31]_i_6_0 [47]),
        .I2(\reg_data_out_reg[23]_i_9_1 ),
        .I3(\reg_data_out_reg[31]_i_6_1 [23]),
        .I4(\reg_data_out_reg[23]_i_9_0 ),
        .I5(\reg_data_out_reg[31]_i_1_1 [25]),
        .O(\reg_data_out_reg[23]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'h000000E2)) 
    \reg_data_out_reg[23]_i_14 
       (.I0(Q[16]),
        .I1(\reg_data_out_reg[22]_i_2_0 ),
        .I2(\ram_reg[0][95]_0 [23]),
        .I3(\reg_data_out_reg[29]_i_5_0 [0]),
        .I4(\reg_data_out_reg[22]_i_2_1 ),
        .O(\reg_data_out_reg[23]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h4044400000000000)) 
    \reg_data_out_reg[23]_i_15 
       (.I0(\reg_data_out_reg[29]_i_5_0 [1]),
        .I1(\reg_data_out_reg[29]_i_5_0 [0]),
        .I2(Q[16]),
        .I3(\reg_data_out_reg[22]_i_2_1 ),
        .I4(data_out_test[119]),
        .I5(\reg_data_out_reg[22]_i_2_0 ),
        .O(\reg_data_out_reg[23]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h0200020C02000200)) 
    \reg_data_out_reg[23]_i_17 
       (.I0(\reg_data_out_reg[31]_i_3_1 [20]),
        .I1(\reg_data_out_reg[23]_i_9_0 ),
        .I2(\reg_data_out_reg[23]_i_9_1 ),
        .I3(\reg_data_out_reg[29]_i_5_0 [0]),
        .I4(\reg_data_out_reg[29]_i_5_0 [1]),
        .I5(data_out_test[151]),
        .O(\reg_data_out_reg[23]_i_17_n_0 ));
  MUXF8 \reg_data_out_reg[23]_i_3 
       (.I0(\reg_data_out_reg[23]_i_1_0 ),
        .I1(\reg_data_out_reg[23]_i_6_n_0 ),
        .O(\reg_data_out_reg[23]_i_3_n_0 ),
        .S(\reg_data_out_reg[29]_i_5_0 [0]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFAA20)) 
    \reg_data_out_reg[23]_i_4 
       (.I0(\reg_data_out_reg[29]_i_5_0 [1]),
        .I1(\reg_data_out_reg[31]_i_1_2 ),
        .I2(\reg_data_out_reg[31]_i_1_0 [21]),
        .I3(\reg_data_out_reg[23]_i_7_n_0 ),
        .I4(\reg_data_out_reg[23]_i_8_n_0 ),
        .I5(\reg_data_out_reg[23]_i_9_n_0 ),
        .O(\reg_data_out_reg[23]_i_4_n_0 ));
  MUXF7 \reg_data_out_reg[23]_i_6 
       (.I0(\reg_data_out_reg[23]_i_3_0 ),
        .I1(\reg_data_out_reg[23]_i_13_n_0 ),
        .O(\reg_data_out_reg[23]_i_6_n_0 ),
        .S(\reg_data_out_reg[29]_i_5_0 [1]));
  LUT6 #(
    .INIT(64'hFFFFFFFF2C200000)) 
    \reg_data_out_reg[23]_i_7 
       (.I0(\reg_data_out_reg[31]_i_3_0 [23]),
        .I1(\reg_data_out_reg[22]_i_2_0 ),
        .I2(\reg_data_out_reg[22]_i_2_1 ),
        .I3(data_out_test[55]),
        .I4(\reg_data_out_reg[29]_i_5_0 [0]),
        .I5(\reg_data_out_reg[23]_i_14_n_0 ),
        .O(\reg_data_out_reg[23]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAEEEAAAEA)) 
    \reg_data_out_reg[23]_i_8 
       (.I0(\reg_data_out_reg[23]_i_15_n_0 ),
        .I1(\reg_data_out_reg[22]_i_2_1 ),
        .I2(total_error_out[6]),
        .I3(\reg_data_out_reg[22]_i_2_0 ),
        .I4(data_out_test[23]),
        .I5(\reg_data_out_reg[18]_i_2_0 ),
        .O(\reg_data_out_reg[23]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00002F22)) 
    \reg_data_out_reg[23]_i_9 
       (.I0(\reg_data_out_reg[31]_i_6_0 [15]),
        .I1(\reg_data_out_reg[30]_i_1_1 ),
        .I2(\reg_data_out_reg[23]_i_4_0 ),
        .I3(\reg_data_out_reg[31]_i_4_0 [15]),
        .I4(\reg_data_out_reg[29]_i_5_0 [1]),
        .I5(\reg_data_out_reg[23]_i_17_n_0 ),
        .O(\reg_data_out_reg[23]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFF2FF00FFF2FFFF)) 
    \reg_data_out_reg[24]_i_1 
       (.I0(\reg_data_out_reg[31]_i_3_1 [21]),
        .I1(\axi_rdata_reg[24] ),
        .I2(\reg_data_out_reg[24]_i_2_n_0 ),
        .I3(\reg_data_out_reg[24]_i_3_n_0 ),
        .I4(\reg_data_out_reg[29]_i_5_0 [3]),
        .I5(\reg_data_out_reg[24]_i_4_n_0 ),
        .O(\axi_araddr_reg[2] [24]));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \reg_data_out_reg[24]_i_11 
       (.I0(data_out_test[24]),
        .I1(total_error_out[7]),
        .I2(\reg_data_out_reg[23]_i_9_1 ),
        .I3(\reg_data_out_reg[23]_i_9_0 ),
        .I4(data_out_test[152]),
        .O(\reg_data_out_reg[24]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \reg_data_out_reg[24]_i_12 
       (.I0(Q[17]),
        .I1(\reg_data_out_reg[23]_i_9_1 ),
        .I2(data_out_test[120]),
        .I3(\reg_data_out_reg[23]_i_9_0 ),
        .I4(\reg_data_out_reg[31]_i_4_0 [16]),
        .O(\reg_data_out_reg[24]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAFEAE00000000)) 
    \reg_data_out_reg[24]_i_2 
       (.I0(\reg_data_out_reg[24]_i_5_n_0 ),
        .I1(Q[17]),
        .I2(\reg_data_out_reg[22]_i_2_0 ),
        .I3(\ram_reg[0][95]_0 [24]),
        .I4(\reg_data_out_reg[30]_i_1_0 ),
        .I5(\reg_data_out_reg[29]_i_5_0 [1]),
        .O(\reg_data_out_reg[24]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF44F444444444)) 
    \reg_data_out_reg[24]_i_3 
       (.I0(\axi_rdata_reg[22] ),
        .I1(\reg_data_out_reg[31]_i_1_1 [46]),
        .I2(\reg_data_out_reg[31]_i_6_0 [16]),
        .I3(\reg_data_out_reg[30]_i_1_1 ),
        .I4(\reg_data_out_reg[24]_i_6_n_0 ),
        .I5(\reg_data_out_reg[1]_i_1_0 ),
        .O(\reg_data_out_reg[24]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h550F0033550FFF33)) 
    \reg_data_out_reg[24]_i_4 
       (.I0(\reg_data_out_reg[24]_i_7_n_0 ),
        .I1(\reg_data_out_reg[24]_i_1_0 ),
        .I2(\reg_data_out_reg[24]_i_1_1 ),
        .I3(\reg_data_out_reg[29]_i_5_0 [1]),
        .I4(\reg_data_out_reg[29]_i_5_0 [0]),
        .I5(\reg_data_out_reg[24]_i_1_2 ),
        .O(\reg_data_out_reg[24]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0AC00F000AC00000)) 
    \reg_data_out_reg[24]_i_5 
       (.I0(\reg_data_out_reg[31]_i_3_0 [24]),
        .I1(data_out_test[56]),
        .I2(\reg_data_out_reg[22]_i_2_0 ),
        .I3(\reg_data_out_reg[22]_i_2_1 ),
        .I4(\reg_data_out_reg[29]_i_5_0 [0]),
        .I5(\reg_data_out_reg[31]_i_1_0 [22]),
        .O(\reg_data_out_reg[24]_i_5_n_0 ));
  MUXF7 \reg_data_out_reg[24]_i_6 
       (.I0(\reg_data_out_reg[24]_i_11_n_0 ),
        .I1(\reg_data_out_reg[24]_i_12_n_0 ),
        .O(\reg_data_out_reg[24]_i_6_n_0 ),
        .S(\reg_data_out_reg[29]_i_5_0 [0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_data_out_reg[24]_i_7 
       (.I0(\ram_reg[0][95]_0 [56]),
        .I1(\reg_data_out_reg[31]_i_6_0 [48]),
        .I2(\reg_data_out_reg[22]_i_2_1 ),
        .I3(\reg_data_out_reg[31]_i_6_1 [24]),
        .I4(\reg_data_out_reg[22]_i_2_0 ),
        .I5(\reg_data_out_reg[31]_i_1_1 [26]),
        .O(\reg_data_out_reg[24]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF2220000)) 
    \reg_data_out_reg[25]_i_1 
       (.I0(\reg_data_out_reg[31]_i_3_1 [22]),
        .I1(\axi_rdata_reg[24] ),
        .I2(\reg_data_out_reg[29]_i_5_0 [1]),
        .I3(\reg_data_out_reg[25]_i_2_n_0 ),
        .I4(\reg_data_out_reg[29]_i_5_0 [3]),
        .I5(\reg_data_out_reg[25]_i_3_n_0 ),
        .O(\axi_araddr_reg[2] [25]));
  LUT4 #(
    .INIT(16'h4F40)) 
    \reg_data_out_reg[25]_i_10 
       (.I0(\reg_data_out_reg[23]_i_9_1 ),
        .I1(data_out_test[121]),
        .I2(\reg_data_out_reg[23]_i_9_0 ),
        .I3(\reg_data_out_reg[31]_i_4_0 [17]),
        .O(\reg_data_out_reg[25]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_data_out_reg[25]_i_14 
       (.I0(\ram_reg[0][95]_0 [57]),
        .I1(\reg_data_out_reg[31]_i_6_0 [49]),
        .I2(\reg_data_out_reg[23]_i_9_1 ),
        .I3(\reg_data_out_reg[31]_i_6_1 [25]),
        .I4(\reg_data_out_reg[23]_i_9_0 ),
        .I5(\reg_data_out_reg[31]_i_1_1 [27]),
        .O(\reg_data_out_reg[25]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF2C200000)) 
    \reg_data_out_reg[25]_i_2 
       (.I0(\reg_data_out_reg[31]_i_3_0 [25]),
        .I1(\reg_data_out_reg[22]_i_2_0 ),
        .I2(\reg_data_out_reg[22]_i_2_1 ),
        .I3(data_out_test[57]),
        .I4(\reg_data_out_reg[29]_i_5_0 [0]),
        .I5(\reg_data_out_reg[25]_i_4_n_0 ),
        .O(\reg_data_out_reg[25]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0A3A0A3AFFFF0A3A)) 
    \reg_data_out_reg[25]_i_3 
       (.I0(\reg_data_out_reg[25]_i_5_n_0 ),
        .I1(\reg_data_out_reg[29]_i_5_0 [1]),
        .I2(\reg_data_out_reg[29]_i_5_0 [3]),
        .I3(\reg_data_out_reg[25]_i_6_n_0 ),
        .I4(\reg_data_out_reg[31]_i_1_1 [47]),
        .I5(\axi_rdata_reg[22] ),
        .O(\reg_data_out_reg[25]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h00380008)) 
    \reg_data_out_reg[25]_i_4 
       (.I0(\ram_reg[0][95]_0 [25]),
        .I1(\reg_data_out_reg[22]_i_2_0 ),
        .I2(\reg_data_out_reg[22]_i_2_1 ),
        .I3(\reg_data_out_reg[29]_i_5_0 [0]),
        .I4(\reg_data_out_reg[31]_i_1_0 [23]),
        .O(\reg_data_out_reg[25]_i_4_n_0 ));
  MUXF8 \reg_data_out_reg[25]_i_5 
       (.I0(\reg_data_out_reg[25]_i_3_0 ),
        .I1(\reg_data_out_reg[25]_i_8_n_0 ),
        .O(\reg_data_out_reg[25]_i_5_n_0 ),
        .S(\reg_data_out_reg[29]_i_5_0 [0]));
  LUT6 #(
    .INIT(64'h000000FDFDFD00FD)) 
    \reg_data_out_reg[25]_i_6 
       (.I0(\reg_data_out_reg[31]_i_6_0 [17]),
        .I1(\reg_data_out_reg[23]_i_9_0 ),
        .I2(\reg_data_out_reg[23]_i_9_1 ),
        .I3(\reg_data_out_reg[25]_i_9_n_0 ),
        .I4(\reg_data_out_reg[29]_i_5_0 [0]),
        .I5(\reg_data_out_reg[25]_i_10_n_0 ),
        .O(\reg_data_out_reg[25]_i_6_n_0 ));
  MUXF7 \reg_data_out_reg[25]_i_8 
       (.I0(\reg_data_out_reg[25]_i_5_0 ),
        .I1(\reg_data_out_reg[25]_i_14_n_0 ),
        .O(\reg_data_out_reg[25]_i_8_n_0 ),
        .S(\reg_data_out_reg[29]_i_5_0 [1]));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \reg_data_out_reg[25]_i_9 
       (.I0(data_out_test[25]),
        .I1(total_error_out[8]),
        .I2(\reg_data_out_reg[23]_i_9_1 ),
        .I3(\reg_data_out_reg[23]_i_9_0 ),
        .I4(data_out_test[153]),
        .O(\reg_data_out_reg[25]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFF2FFF2FFFFFF00)) 
    \reg_data_out_reg[26]_i_1 
       (.I0(\reg_data_out_reg[31]_i_3_1 [23]),
        .I1(\axi_rdata_reg[24] ),
        .I2(\reg_data_out_reg[26]_i_2_n_0 ),
        .I3(\reg_data_out_reg[26]_i_3_n_0 ),
        .I4(\reg_data_out_reg[26]_i_4_n_0 ),
        .I5(\reg_data_out_reg[29]_i_5_0 [3]),
        .O(\axi_araddr_reg[2] [26]));
  LUT4 #(
    .INIT(16'h4F40)) 
    \reg_data_out_reg[26]_i_10 
       (.I0(\reg_data_out_reg[23]_i_9_1 ),
        .I1(data_out_test[122]),
        .I2(\reg_data_out_reg[23]_i_9_0 ),
        .I3(\reg_data_out_reg[31]_i_4_0 [18]),
        .O(\reg_data_out_reg[26]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_data_out_reg[26]_i_14 
       (.I0(\ram_reg[0][95]_0 [58]),
        .I1(\reg_data_out_reg[31]_i_6_0 [50]),
        .I2(\reg_data_out_reg[22]_i_2_1 ),
        .I3(\reg_data_out_reg[31]_i_6_1 [26]),
        .I4(\reg_data_out_reg[22]_i_2_0 ),
        .I5(\reg_data_out_reg[31]_i_1_1 [28]),
        .O(\reg_data_out_reg[26]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'hAAEA0000)) 
    \reg_data_out_reg[26]_i_2 
       (.I0(\reg_data_out_reg[26]_i_5_n_0 ),
        .I1(\reg_data_out_reg[22]_i_2_0 ),
        .I2(\ram_reg[0][95]_0 [26]),
        .I3(\reg_data_out_reg[30]_i_1_0 ),
        .I4(\reg_data_out_reg[29]_i_5_0 [1]),
        .O(\reg_data_out_reg[26]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF44F444444444)) 
    \reg_data_out_reg[26]_i_3 
       (.I0(\axi_rdata_reg[22] ),
        .I1(\reg_data_out_reg[31]_i_1_1 [48]),
        .I2(\reg_data_out_reg[31]_i_6_0 [18]),
        .I3(\reg_data_out_reg[30]_i_1_1 ),
        .I4(\reg_data_out_reg[26]_i_6_n_0 ),
        .I5(\reg_data_out_reg[1]_i_1_0 ),
        .O(\reg_data_out_reg[26]_i_3_n_0 ));
  MUXF8 \reg_data_out_reg[26]_i_4 
       (.I0(\reg_data_out_reg[26]_i_1_0 ),
        .I1(\reg_data_out_reg[26]_i_8_n_0 ),
        .O(\reg_data_out_reg[26]_i_4_n_0 ),
        .S(\reg_data_out_reg[29]_i_5_0 [0]));
  LUT6 #(
    .INIT(64'h0AC00F000AC00000)) 
    \reg_data_out_reg[26]_i_5 
       (.I0(\reg_data_out_reg[31]_i_3_0 [26]),
        .I1(data_out_test[58]),
        .I2(\reg_data_out_reg[22]_i_2_0 ),
        .I3(\reg_data_out_reg[22]_i_2_1 ),
        .I4(\reg_data_out_reg[29]_i_5_0 [0]),
        .I5(\reg_data_out_reg[31]_i_1_0 [24]),
        .O(\reg_data_out_reg[26]_i_5_n_0 ));
  MUXF7 \reg_data_out_reg[26]_i_6 
       (.I0(\reg_data_out_reg[26]_i_9_n_0 ),
        .I1(\reg_data_out_reg[26]_i_10_n_0 ),
        .O(\reg_data_out_reg[26]_i_6_n_0 ),
        .S(\reg_data_out_reg[29]_i_5_0 [0]));
  MUXF7 \reg_data_out_reg[26]_i_8 
       (.I0(\reg_data_out_reg[26]_i_4_0 ),
        .I1(\reg_data_out_reg[26]_i_14_n_0 ),
        .O(\reg_data_out_reg[26]_i_8_n_0 ),
        .S(\reg_data_out_reg[29]_i_5_0 [1]));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \reg_data_out_reg[26]_i_9 
       (.I0(data_out_test[26]),
        .I1(total_error_out[9]),
        .I2(\reg_data_out_reg[23]_i_9_1 ),
        .I3(\reg_data_out_reg[23]_i_9_0 ),
        .I4(data_out_test[154]),
        .O(\reg_data_out_reg[26]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF2220000)) 
    \reg_data_out_reg[27]_i_1 
       (.I0(\reg_data_out_reg[31]_i_3_1 [24]),
        .I1(\axi_rdata_reg[24] ),
        .I2(\reg_data_out_reg[29]_i_5_0 [1]),
        .I3(\reg_data_out_reg[27]_i_2_n_0 ),
        .I4(\reg_data_out_reg[29]_i_5_0 [3]),
        .I5(\reg_data_out_reg[27]_i_3_n_0 ),
        .O(\axi_araddr_reg[2] [27]));
  LUT4 #(
    .INIT(16'h4F40)) 
    \reg_data_out_reg[27]_i_10 
       (.I0(\reg_data_out_reg[23]_i_9_1 ),
        .I1(data_out_test[123]),
        .I2(\reg_data_out_reg[23]_i_9_0 ),
        .I3(\reg_data_out_reg[31]_i_4_0 [19]),
        .O(\reg_data_out_reg[27]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_data_out_reg[27]_i_14 
       (.I0(\ram_reg[0][95]_0 [59]),
        .I1(\reg_data_out_reg[31]_i_6_0 [51]),
        .I2(\reg_data_out_reg[23]_i_9_1 ),
        .I3(\reg_data_out_reg[31]_i_6_1 [27]),
        .I4(\reg_data_out_reg[23]_i_9_0 ),
        .I5(\reg_data_out_reg[31]_i_1_1 [29]),
        .O(\reg_data_out_reg[27]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF2C200000)) 
    \reg_data_out_reg[27]_i_2 
       (.I0(\reg_data_out_reg[31]_i_3_0 [27]),
        .I1(\reg_data_out_reg[22]_i_2_0 ),
        .I2(\reg_data_out_reg[22]_i_2_1 ),
        .I3(data_out_test[59]),
        .I4(\reg_data_out_reg[29]_i_5_0 [0]),
        .I5(\reg_data_out_reg[27]_i_4_n_0 ),
        .O(\reg_data_out_reg[27]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0A3A0A3AFFFF0A3A)) 
    \reg_data_out_reg[27]_i_3 
       (.I0(\reg_data_out_reg[27]_i_5_n_0 ),
        .I1(\reg_data_out_reg[29]_i_5_0 [1]),
        .I2(\reg_data_out_reg[29]_i_5_0 [3]),
        .I3(\reg_data_out_reg[27]_i_6_n_0 ),
        .I4(\reg_data_out_reg[31]_i_1_1 [49]),
        .I5(\axi_rdata_reg[22] ),
        .O(\reg_data_out_reg[27]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h00380008)) 
    \reg_data_out_reg[27]_i_4 
       (.I0(\ram_reg[0][95]_0 [27]),
        .I1(\reg_data_out_reg[22]_i_2_0 ),
        .I2(\reg_data_out_reg[22]_i_2_1 ),
        .I3(\reg_data_out_reg[29]_i_5_0 [0]),
        .I4(\reg_data_out_reg[31]_i_1_0 [25]),
        .O(\reg_data_out_reg[27]_i_4_n_0 ));
  MUXF8 \reg_data_out_reg[27]_i_5 
       (.I0(\reg_data_out_reg[27]_i_3_0 ),
        .I1(\reg_data_out_reg[27]_i_8_n_0 ),
        .O(\reg_data_out_reg[27]_i_5_n_0 ),
        .S(\reg_data_out_reg[29]_i_5_0 [0]));
  LUT6 #(
    .INIT(64'h000000FDFDFD00FD)) 
    \reg_data_out_reg[27]_i_6 
       (.I0(\reg_data_out_reg[31]_i_6_0 [19]),
        .I1(\reg_data_out_reg[23]_i_9_0 ),
        .I2(\reg_data_out_reg[23]_i_9_1 ),
        .I3(\reg_data_out_reg[27]_i_9_n_0 ),
        .I4(\reg_data_out_reg[29]_i_5_0 [0]),
        .I5(\reg_data_out_reg[27]_i_10_n_0 ),
        .O(\reg_data_out_reg[27]_i_6_n_0 ));
  MUXF7 \reg_data_out_reg[27]_i_8 
       (.I0(\reg_data_out_reg[27]_i_5_0 ),
        .I1(\reg_data_out_reg[27]_i_14_n_0 ),
        .O(\reg_data_out_reg[27]_i_8_n_0 ),
        .S(\reg_data_out_reg[29]_i_5_0 [1]));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \reg_data_out_reg[27]_i_9 
       (.I0(data_out_test[27]),
        .I1(total_error_out[10]),
        .I2(\reg_data_out_reg[23]_i_9_1 ),
        .I3(\reg_data_out_reg[23]_i_9_0 ),
        .I4(data_out_test[155]),
        .O(\reg_data_out_reg[27]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFF2FFF2FFFFFF00)) 
    \reg_data_out_reg[28]_i_1 
       (.I0(\reg_data_out_reg[31]_i_3_1 [25]),
        .I1(\axi_rdata_reg[24] ),
        .I2(\reg_data_out_reg[28]_i_2_n_0 ),
        .I3(\reg_data_out_reg[28]_i_3_n_0 ),
        .I4(\reg_data_out_reg[28]_i_4_n_0 ),
        .I5(\reg_data_out_reg[29]_i_5_0 [3]),
        .O(\axi_araddr_reg[2] [28]));
  LUT4 #(
    .INIT(16'h4F40)) 
    \reg_data_out_reg[28]_i_10 
       (.I0(\reg_data_out_reg[23]_i_9_1 ),
        .I1(data_out_test[124]),
        .I2(\reg_data_out_reg[23]_i_9_0 ),
        .I3(\reg_data_out_reg[31]_i_4_0 [20]),
        .O(\reg_data_out_reg[28]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_data_out_reg[28]_i_14 
       (.I0(\ram_reg[0][95]_0 [60]),
        .I1(\reg_data_out_reg[31]_i_6_0 [52]),
        .I2(\reg_data_out_reg[22]_i_2_1 ),
        .I3(\reg_data_out_reg[31]_i_6_1 [28]),
        .I4(\reg_data_out_reg[22]_i_2_0 ),
        .I5(\reg_data_out_reg[31]_i_1_1 [30]),
        .O(\reg_data_out_reg[28]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'hAAEA0000)) 
    \reg_data_out_reg[28]_i_2 
       (.I0(\reg_data_out_reg[28]_i_5_n_0 ),
        .I1(\reg_data_out_reg[22]_i_2_0 ),
        .I2(\ram_reg[0][95]_0 [28]),
        .I3(\reg_data_out_reg[30]_i_1_0 ),
        .I4(\reg_data_out_reg[29]_i_5_0 [1]),
        .O(\reg_data_out_reg[28]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF44F444444444)) 
    \reg_data_out_reg[28]_i_3 
       (.I0(\axi_rdata_reg[22] ),
        .I1(\reg_data_out_reg[31]_i_1_1 [50]),
        .I2(\reg_data_out_reg[31]_i_6_0 [20]),
        .I3(\reg_data_out_reg[30]_i_1_1 ),
        .I4(\reg_data_out_reg[28]_i_6_n_0 ),
        .I5(\reg_data_out_reg[1]_i_1_0 ),
        .O(\reg_data_out_reg[28]_i_3_n_0 ));
  MUXF8 \reg_data_out_reg[28]_i_4 
       (.I0(\reg_data_out_reg[28]_i_1_0 ),
        .I1(\reg_data_out_reg[28]_i_8_n_0 ),
        .O(\reg_data_out_reg[28]_i_4_n_0 ),
        .S(\reg_data_out_reg[29]_i_5_0 [0]));
  LUT6 #(
    .INIT(64'h0AC00F000AC00000)) 
    \reg_data_out_reg[28]_i_5 
       (.I0(\reg_data_out_reg[31]_i_3_0 [28]),
        .I1(data_out_test[60]),
        .I2(\reg_data_out_reg[22]_i_2_0 ),
        .I3(\reg_data_out_reg[22]_i_2_1 ),
        .I4(\reg_data_out_reg[29]_i_5_0 [0]),
        .I5(\reg_data_out_reg[31]_i_1_0 [26]),
        .O(\reg_data_out_reg[28]_i_5_n_0 ));
  MUXF7 \reg_data_out_reg[28]_i_6 
       (.I0(\reg_data_out_reg[28]_i_9_n_0 ),
        .I1(\reg_data_out_reg[28]_i_10_n_0 ),
        .O(\reg_data_out_reg[28]_i_6_n_0 ),
        .S(\reg_data_out_reg[29]_i_5_0 [0]));
  MUXF7 \reg_data_out_reg[28]_i_8 
       (.I0(\reg_data_out_reg[28]_i_4_0 ),
        .I1(\reg_data_out_reg[28]_i_14_n_0 ),
        .O(\reg_data_out_reg[28]_i_8_n_0 ),
        .S(\reg_data_out_reg[29]_i_5_0 [1]));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \reg_data_out_reg[28]_i_9 
       (.I0(data_out_test[28]),
        .I1(total_error_out[11]),
        .I2(\reg_data_out_reg[23]_i_9_1 ),
        .I3(\reg_data_out_reg[23]_i_9_0 ),
        .I4(data_out_test[156]),
        .O(\reg_data_out_reg[28]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFEFEFECEFECEFECE)) 
    \reg_data_out_reg[29]_i_1 
       (.I0(\reg_data_out_reg[29]_i_2_n_0 ),
        .I1(\reg_data_out_reg[29]_i_3_n_0 ),
        .I2(\reg_data_out_reg[29]_i_5_0 [3]),
        .I3(\reg_data_out_reg[29]_i_4_n_0 ),
        .I4(\reg_data_out_reg[29]_i_5_0 [1]),
        .I5(\reg_data_out_reg[29]_i_5_n_0 ),
        .O(\axi_araddr_reg[2] [29]));
  LUT4 #(
    .INIT(16'h3088)) 
    \reg_data_out_reg[29]_i_10 
       (.I0(\reg_data_out_reg[31]_i_1_0 [27]),
        .I1(\reg_data_out_reg[29]_i_5_0 [2]),
        .I2(\ram_reg[0][95]_0 [29]),
        .I3(\reg_data_out_reg[29]_i_5_0 [4]),
        .O(\reg_data_out_reg[29]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_data_out_reg[29]_i_14 
       (.I0(\ram_reg[0][95]_0 [61]),
        .I1(\reg_data_out_reg[31]_i_6_0 [53]),
        .I2(\reg_data_out_reg[29]_i_5_0 [2]),
        .I3(\reg_data_out_reg[31]_i_6_1 [29]),
        .I4(\reg_data_out_reg[29]_i_5_0 [4]),
        .I5(\reg_data_out_reg[31]_i_1_1 [31]),
        .O(\reg_data_out_reg[29]_i_14_n_0 ));
  MUXF8 \reg_data_out_reg[29]_i_2 
       (.I0(\reg_data_out_reg[29]_i_1_0 ),
        .I1(\reg_data_out_reg[29]_i_7_n_0 ),
        .O(\reg_data_out_reg[29]_i_2_n_0 ),
        .S(\reg_data_out_reg[29]_i_5_0 [0]));
  LUT6 #(
    .INIT(64'h44444444FF4F4444)) 
    \reg_data_out_reg[29]_i_3 
       (.I0(\axi_rdata_reg[22] ),
        .I1(\reg_data_out_reg[31]_i_1_1 [51]),
        .I2(\reg_data_out_reg[29]_i_8_n_0 ),
        .I3(\reg_data_out_reg[29]_i_9_n_0 ),
        .I4(\reg_data_out_reg[29]_i_5_0 [3]),
        .I5(\reg_data_out_reg[29]_i_5_0 [1]),
        .O(\reg_data_out_reg[29]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0200020C02000200)) 
    \reg_data_out_reg[29]_i_4 
       (.I0(\reg_data_out_reg[31]_i_3_1 [26]),
        .I1(\reg_data_out_reg[29]_i_5_0 [4]),
        .I2(\reg_data_out_reg[29]_i_5_0 [2]),
        .I3(\reg_data_out_reg[29]_i_5_0 [0]),
        .I4(\reg_data_out_reg[29]_i_5_0 [1]),
        .I5(data_out_test[157]),
        .O(\reg_data_out_reg[29]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \reg_data_out_reg[29]_i_5 
       (.I0(\reg_data_out_reg[31]_i_3_0 [29]),
        .I1(\reg_data_out_reg[29]_i_5_0 [2]),
        .I2(\reg_data_out_reg[29]_i_5_0 [4]),
        .I3(data_out_test[61]),
        .I4(\reg_data_out_reg[29]_i_5_0 [0]),
        .I5(\reg_data_out_reg[29]_i_10_n_0 ),
        .O(\reg_data_out_reg[29]_i_5_n_0 ));
  MUXF7 \reg_data_out_reg[29]_i_7 
       (.I0(\reg_data_out_reg[29]_i_2_0 ),
        .I1(\reg_data_out_reg[29]_i_14_n_0 ),
        .O(\reg_data_out_reg[29]_i_7_n_0 ),
        .S(\reg_data_out_reg[29]_i_5_0 [1]));
  LUT5 #(
    .INIT(32'hF7F757F7)) 
    \reg_data_out_reg[29]_i_8 
       (.I0(\reg_data_out_reg[29]_i_5_0 [0]),
        .I1(\reg_data_out_reg[31]_i_4_0 [21]),
        .I2(\reg_data_out_reg[23]_i_9_0 ),
        .I3(data_out_test[125]),
        .I4(\reg_data_out_reg[23]_i_9_1 ),
        .O(\reg_data_out_reg[29]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h30003A3A30000A0A)) 
    \reg_data_out_reg[29]_i_9 
       (.I0(\reg_data_out_reg[31]_i_6_0 [21]),
        .I1(\reg_data_out_reg[29]_i_5_0 [0]),
        .I2(\reg_data_out_reg[23]_i_9_1 ),
        .I3(data_out_test[29]),
        .I4(\reg_data_out_reg[23]_i_9_0 ),
        .I5(total_error_out[12]),
        .O(\reg_data_out_reg[29]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAEAEAEFEFEFEFEFE)) 
    \reg_data_out_reg[2]_i_1 
       (.I0(\axi_rdata_reg[2] ),
        .I1(\reg_data_out_reg[2]_i_3_n_0 ),
        .I2(\reg_data_out_reg[29]_i_5_0 [3]),
        .I3(\reg_data_out_reg[29]_i_5_0 [1]),
        .I4(\reg_data_out_reg[2]_i_4_n_0 ),
        .I5(\reg_data_out_reg[2]_i_5_n_0 ),
        .O(\axi_araddr_reg[2] [2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_data_out_reg[2]_i_13 
       (.I0(\ram_reg[0][95]_0 [34]),
        .I1(\reg_data_out_reg[31]_i_6_0 [26]),
        .I2(\reg_data_out_reg[29]_i_5_0 [2]),
        .I3(\reg_data_out_reg[31]_i_6_1 [2]),
        .I4(\reg_data_out_reg[8]_i_1_0 ),
        .I5(\reg_data_out_reg[31]_i_1_1 [4]),
        .O(\reg_data_out_reg[2]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'h4F004400)) 
    \reg_data_out_reg[2]_i_14 
       (.I0(\reg_data_out_reg[8]_i_1_0 ),
        .I1(\reg_data_out_reg[31]_i_4_0 [2]),
        .I2(\reg_data_out_reg[29]_i_5_0 [2]),
        .I3(\reg_data_out_reg[29]_i_5_0 [0]),
        .I4(data_out_test[98]),
        .O(\reg_data_out_reg[2]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'hABFB)) 
    \reg_data_out_reg[2]_i_15 
       (.I0(\reg_data_out_reg[22]_i_2_1 ),
        .I1(Q[2]),
        .I2(\reg_data_out_reg[22]_i_2_0 ),
        .I3(\ram_reg[0][95]_0 [2]),
        .O(\reg_data_out_reg[2]_i_15_n_0 ));
  MUXF8 \reg_data_out_reg[2]_i_3 
       (.I0(\reg_data_out_reg[2]_i_1_0 ),
        .I1(\reg_data_out_reg[2]_i_7_n_0 ),
        .O(\reg_data_out_reg[2]_i_3_n_0 ),
        .S(\reg_data_out_reg[29]_i_5_0 [0]));
  LUT6 #(
    .INIT(64'h000000007C7FFFFF)) 
    \reg_data_out_reg[2]_i_4 
       (.I0(Q[2]),
        .I1(\reg_data_out_reg[29]_i_5_0 [2]),
        .I2(\reg_data_out_reg[29]_i_5_0 [0]),
        .I3(data_out_test[130]),
        .I4(\reg_data_out_reg[8]_i_1_0 ),
        .I5(\reg_data_out_reg[2]_i_8_n_0 ),
        .O(\reg_data_out_reg[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hD0DD0000D0DDD0DD)) 
    \reg_data_out_reg[2]_i_5 
       (.I0(\reg_data_out_reg[31]_i_1_0 [2]),
        .I1(\reg_data_out_reg[31]_i_1_2 ),
        .I2(\axi_rdata_reg[24] ),
        .I3(\reg_data_out_reg[31]_i_3_1 [2]),
        .I4(\reg_data_out_reg[2]_i_9_n_0 ),
        .I5(\reg_data_out_reg[29]_i_5_0 [1]),
        .O(\reg_data_out_reg[2]_i_5_n_0 ));
  MUXF7 \reg_data_out_reg[2]_i_7 
       (.I0(\reg_data_out_reg[2]_i_3_0 ),
        .I1(\reg_data_out_reg[2]_i_13_n_0 ),
        .O(\reg_data_out_reg[2]_i_7_n_0 ),
        .S(\reg_data_out_reg[29]_i_5_0 [1]));
  LUT6 #(
    .INIT(64'hFFFFFFFF08080F08)) 
    \reg_data_out_reg[2]_i_8 
       (.I0(data_out_test[2]),
        .I1(\reg_data_out_reg[29]_i_5_0 [2]),
        .I2(\reg_data_out_reg[29]_i_5_0 [0]),
        .I3(\reg_data_out_reg[31]_i_6_0 [2]),
        .I4(\reg_data_out_reg[8]_i_1_0 ),
        .I5(\reg_data_out_reg[2]_i_14_n_0 ),
        .O(\reg_data_out_reg[2]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hC7F7FFFFC7F70000)) 
    \reg_data_out_reg[2]_i_9 
       (.I0(\reg_data_out_reg[31]_i_3_0 [2]),
        .I1(\reg_data_out_reg[22]_i_2_1 ),
        .I2(\reg_data_out_reg[22]_i_2_0 ),
        .I3(data_out_test[34]),
        .I4(\reg_data_out_reg[29]_i_5_0 [0]),
        .I5(\reg_data_out_reg[2]_i_15_n_0 ),
        .O(\reg_data_out_reg[2]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFF2FFF2FFFFFF00)) 
    \reg_data_out_reg[30]_i_1 
       (.I0(\reg_data_out_reg[31]_i_3_1 [27]),
        .I1(\axi_rdata_reg[24] ),
        .I2(\reg_data_out_reg[30]_i_3_n_0 ),
        .I3(\reg_data_out_reg[30]_i_4_n_0 ),
        .I4(\reg_data_out_reg[30]_i_5_n_0 ),
        .I5(\reg_data_out_reg[29]_i_5_0 [3]),
        .O(\axi_araddr_reg[2] [30]));
  MUXF7 \reg_data_out_reg[30]_i_12 
       (.I0(\reg_data_out_reg[30]_i_5_0 ),
        .I1(\reg_data_out_reg[30]_i_18_n_0 ),
        .O(\reg_data_out_reg[30]_i_12_n_0 ),
        .S(\reg_data_out_reg[29]_i_5_0 [1]));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \reg_data_out_reg[30]_i_13 
       (.I0(data_out_test[30]),
        .I1(total_error_out[12]),
        .I2(\reg_data_out_reg[23]_i_9_1 ),
        .I3(\reg_data_out_reg[23]_i_9_0 ),
        .I4(data_out_test[158]),
        .O(\reg_data_out_reg[30]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h4F40)) 
    \reg_data_out_reg[30]_i_14 
       (.I0(\reg_data_out_reg[23]_i_9_1 ),
        .I1(data_out_test[126]),
        .I2(\reg_data_out_reg[23]_i_9_0 ),
        .I3(\reg_data_out_reg[31]_i_4_0 [22]),
        .O(\reg_data_out_reg[30]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_data_out_reg[30]_i_18 
       (.I0(\ram_reg[0][95]_0 [62]),
        .I1(\reg_data_out_reg[31]_i_6_0 [54]),
        .I2(\reg_data_out_reg[22]_i_2_1 ),
        .I3(\reg_data_out_reg[31]_i_6_1 [30]),
        .I4(\reg_data_out_reg[22]_i_2_0 ),
        .I5(\reg_data_out_reg[31]_i_1_1 [32]),
        .O(\reg_data_out_reg[30]_i_18_n_0 ));
  LUT5 #(
    .INIT(32'hAAEA0000)) 
    \reg_data_out_reg[30]_i_3 
       (.I0(\reg_data_out_reg[30]_i_6_n_0 ),
        .I1(\reg_data_out_reg[22]_i_2_0 ),
        .I2(\ram_reg[0][95]_0 [30]),
        .I3(\reg_data_out_reg[30]_i_1_0 ),
        .I4(\reg_data_out_reg[29]_i_5_0 [1]),
        .O(\reg_data_out_reg[30]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF44F444444444)) 
    \reg_data_out_reg[30]_i_4 
       (.I0(\axi_rdata_reg[22] ),
        .I1(\reg_data_out_reg[31]_i_1_1 [52]),
        .I2(\reg_data_out_reg[31]_i_6_0 [22]),
        .I3(\reg_data_out_reg[30]_i_1_1 ),
        .I4(\reg_data_out_reg[30]_i_9_n_0 ),
        .I5(\reg_data_out_reg[1]_i_1_0 ),
        .O(\reg_data_out_reg[30]_i_4_n_0 ));
  MUXF8 \reg_data_out_reg[30]_i_5 
       (.I0(\reg_data_out_reg[30]_i_1_2 ),
        .I1(\reg_data_out_reg[30]_i_12_n_0 ),
        .O(\reg_data_out_reg[30]_i_5_n_0 ),
        .S(\reg_data_out_reg[29]_i_5_0 [0]));
  LUT6 #(
    .INIT(64'h0AC00F000AC00000)) 
    \reg_data_out_reg[30]_i_6 
       (.I0(\reg_data_out_reg[31]_i_3_0 [30]),
        .I1(data_out_test[62]),
        .I2(\reg_data_out_reg[22]_i_2_0 ),
        .I3(\reg_data_out_reg[22]_i_2_1 ),
        .I4(\reg_data_out_reg[29]_i_5_0 [0]),
        .I5(\reg_data_out_reg[31]_i_1_0 [28]),
        .O(\reg_data_out_reg[30]_i_6_n_0 ));
  MUXF7 \reg_data_out_reg[30]_i_9 
       (.I0(\reg_data_out_reg[30]_i_13_n_0 ),
        .I1(\reg_data_out_reg[30]_i_14_n_0 ),
        .O(\reg_data_out_reg[30]_i_9_n_0 ),
        .S(\reg_data_out_reg[29]_i_5_0 [0]));
  LUT6 #(
    .INIT(64'hDDDDDDDDFFFCCCFC)) 
    \reg_data_out_reg[31]_i_1 
       (.I0(\reg_data_out_reg[31]_i_3_n_0 ),
        .I1(\reg_data_out_reg[31]_i_4_n_0 ),
        .I2(\axi_rdata_reg[31] ),
        .I3(\reg_data_out_reg[29]_i_5_0 [0]),
        .I4(\reg_data_out_reg[31]_i_6_n_0 ),
        .I5(\reg_data_out_reg[29]_i_5_0 [3]),
        .O(\axi_araddr_reg[2] [31]));
  LUT6 #(
    .INIT(64'h0200020C02000200)) 
    \reg_data_out_reg[31]_i_10 
       (.I0(\reg_data_out_reg[31]_i_3_1 [28]),
        .I1(\reg_data_out_reg[22]_i_2_0 ),
        .I2(\reg_data_out_reg[22]_i_2_1 ),
        .I3(\reg_data_out_reg[29]_i_5_0 [0]),
        .I4(\reg_data_out_reg[29]_i_5_0 [1]),
        .I5(data_out_test[159]),
        .O(\reg_data_out_reg[31]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hF7F757F7)) 
    \reg_data_out_reg[31]_i_11 
       (.I0(\reg_data_out_reg[29]_i_5_0 [0]),
        .I1(\reg_data_out_reg[31]_i_4_0 [23]),
        .I2(\reg_data_out_reg[23]_i_9_0 ),
        .I3(data_out_test[127]),
        .I4(\reg_data_out_reg[23]_i_9_1 ),
        .O(\reg_data_out_reg[31]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h30003A3A30000A0A)) 
    \reg_data_out_reg[31]_i_12 
       (.I0(\reg_data_out_reg[31]_i_6_0 [23]),
        .I1(\reg_data_out_reg[29]_i_5_0 [0]),
        .I2(\reg_data_out_reg[23]_i_9_1 ),
        .I3(data_out_test[31]),
        .I4(\reg_data_out_reg[23]_i_9_0 ),
        .I5(total_error_out[12]),
        .O(\reg_data_out_reg[31]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_data_out_reg[31]_i_16 
       (.I0(\ram_reg[0][95]_0 [63]),
        .I1(\reg_data_out_reg[31]_i_6_0 [55]),
        .I2(\reg_data_out_reg[29]_i_5_0 [2]),
        .I3(\reg_data_out_reg[31]_i_6_1 [31]),
        .I4(\reg_data_out_reg[29]_i_5_0 [4]),
        .I5(\reg_data_out_reg[31]_i_1_1 [33]),
        .O(\reg_data_out_reg[31]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h00000000000BFFFF)) 
    \reg_data_out_reg[31]_i_3 
       (.I0(\reg_data_out_reg[31]_i_1_2 ),
        .I1(\reg_data_out_reg[31]_i_1_0 [29]),
        .I2(\reg_data_out_reg[31]_i_8_n_0 ),
        .I3(\reg_data_out_reg[31]_i_9_n_0 ),
        .I4(\reg_data_out_reg[29]_i_5_0 [1]),
        .I5(\reg_data_out_reg[31]_i_10_n_0 ),
        .O(\reg_data_out_reg[31]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h44444444FF4F4444)) 
    \reg_data_out_reg[31]_i_4 
       (.I0(\axi_rdata_reg[22] ),
        .I1(\reg_data_out_reg[31]_i_1_1 [53]),
        .I2(\reg_data_out_reg[31]_i_11_n_0 ),
        .I3(\reg_data_out_reg[31]_i_12_n_0 ),
        .I4(\reg_data_out_reg[29]_i_5_0 [3]),
        .I5(\reg_data_out_reg[29]_i_5_0 [1]),
        .O(\reg_data_out_reg[31]_i_4_n_0 ));
  MUXF7 \reg_data_out_reg[31]_i_6 
       (.I0(\reg_data_out_reg[31]_i_1_3 ),
        .I1(\reg_data_out_reg[31]_i_16_n_0 ),
        .O(\reg_data_out_reg[31]_i_6_n_0 ),
        .S(\reg_data_out_reg[29]_i_5_0 [1]));
  LUT5 #(
    .INIT(32'h0CA00000)) 
    \reg_data_out_reg[31]_i_8 
       (.I0(data_out_test[63]),
        .I1(\reg_data_out_reg[31]_i_3_0 [31]),
        .I2(\reg_data_out_reg[22]_i_2_0 ),
        .I3(\reg_data_out_reg[22]_i_2_1 ),
        .I4(\reg_data_out_reg[29]_i_5_0 [0]),
        .O(\reg_data_out_reg[31]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h0008)) 
    \reg_data_out_reg[31]_i_9 
       (.I0(\reg_data_out_reg[22]_i_2_0 ),
        .I1(\ram_reg[0][95]_0 [31]),
        .I2(\reg_data_out_reg[29]_i_5_0 [0]),
        .I3(\reg_data_out_reg[22]_i_2_1 ),
        .O(\reg_data_out_reg[31]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAEAEAEFEFEFEFEFE)) 
    \reg_data_out_reg[3]_i_1 
       (.I0(\axi_rdata_reg[3] ),
        .I1(\reg_data_out_reg[3]_i_3_n_0 ),
        .I2(\reg_data_out_reg[29]_i_5_0 [3]),
        .I3(\reg_data_out_reg[29]_i_5_0 [1]),
        .I4(\reg_data_out_reg[3]_i_4_n_0 ),
        .I5(\reg_data_out_reg[3]_i_5_n_0 ),
        .O(\axi_araddr_reg[2] [3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_data_out_reg[3]_i_13 
       (.I0(\ram_reg[0][95]_0 [35]),
        .I1(\reg_data_out_reg[31]_i_6_0 [27]),
        .I2(\reg_data_out_reg[29]_i_5_0 [2]),
        .I3(\reg_data_out_reg[31]_i_6_1 [3]),
        .I4(\reg_data_out_reg[8]_i_1_0 ),
        .I5(\reg_data_out_reg[31]_i_1_1 [5]),
        .O(\reg_data_out_reg[3]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'h0F040404)) 
    \reg_data_out_reg[3]_i_14 
       (.I0(\reg_data_out_reg[8]_i_1_0 ),
        .I1(\reg_data_out_reg[31]_i_6_0 [3]),
        .I2(\reg_data_out_reg[29]_i_5_0 [0]),
        .I3(\reg_data_out_reg[29]_i_5_0 [2]),
        .I4(data_out_test[3]),
        .O(\reg_data_out_reg[3]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'hABFB)) 
    \reg_data_out_reg[3]_i_15 
       (.I0(\reg_data_out_reg[22]_i_2_1 ),
        .I1(Q[3]),
        .I2(\reg_data_out_reg[22]_i_2_0 ),
        .I3(\ram_reg[0][95]_0 [3]),
        .O(\reg_data_out_reg[3]_i_15_n_0 ));
  MUXF8 \reg_data_out_reg[3]_i_3 
       (.I0(\reg_data_out_reg[3]_i_1_0 ),
        .I1(\reg_data_out_reg[3]_i_7_n_0 ),
        .O(\reg_data_out_reg[3]_i_3_n_0 ),
        .S(\reg_data_out_reg[29]_i_5_0 [0]));
  LUT6 #(
    .INIT(64'h000000007C7FFFFF)) 
    \reg_data_out_reg[3]_i_4 
       (.I0(Q[3]),
        .I1(\reg_data_out_reg[29]_i_5_0 [2]),
        .I2(\reg_data_out_reg[29]_i_5_0 [0]),
        .I3(data_out_test[131]),
        .I4(\reg_data_out_reg[8]_i_1_0 ),
        .I5(\reg_data_out_reg[3]_i_8_n_0 ),
        .O(\reg_data_out_reg[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hD0DD0000D0DDD0DD)) 
    \reg_data_out_reg[3]_i_5 
       (.I0(\reg_data_out_reg[31]_i_1_0 [3]),
        .I1(\reg_data_out_reg[31]_i_1_2 ),
        .I2(\axi_rdata_reg[24] ),
        .I3(\reg_data_out_reg[31]_i_3_1 [3]),
        .I4(\reg_data_out_reg[3]_i_9_n_0 ),
        .I5(\reg_data_out_reg[29]_i_5_0 [1]),
        .O(\reg_data_out_reg[3]_i_5_n_0 ));
  MUXF7 \reg_data_out_reg[3]_i_7 
       (.I0(\reg_data_out_reg[3]_i_3_0 ),
        .I1(\reg_data_out_reg[3]_i_13_n_0 ),
        .O(\reg_data_out_reg[3]_i_7_n_0 ),
        .S(\reg_data_out_reg[29]_i_5_0 [1]));
  LUT6 #(
    .INIT(64'hFFFFFFFF0808CC08)) 
    \reg_data_out_reg[3]_i_8 
       (.I0(data_out_test[99]),
        .I1(\reg_data_out_reg[29]_i_5_0 [0]),
        .I2(\reg_data_out_reg[29]_i_5_0 [2]),
        .I3(\reg_data_out_reg[31]_i_4_0 [3]),
        .I4(\reg_data_out_reg[8]_i_1_0 ),
        .I5(\reg_data_out_reg[3]_i_14_n_0 ),
        .O(\reg_data_out_reg[3]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hC7F7FFFFC7F70000)) 
    \reg_data_out_reg[3]_i_9 
       (.I0(\reg_data_out_reg[31]_i_3_0 [3]),
        .I1(\reg_data_out_reg[22]_i_2_1 ),
        .I2(\reg_data_out_reg[22]_i_2_0 ),
        .I3(data_out_test[35]),
        .I4(\reg_data_out_reg[29]_i_5_0 [0]),
        .I5(\reg_data_out_reg[3]_i_15_n_0 ),
        .O(\reg_data_out_reg[3]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAEAEAEFEFEFEFEFE)) 
    \reg_data_out_reg[4]_i_1 
       (.I0(\axi_rdata_reg[4] ),
        .I1(\reg_data_out_reg[4]_i_3_n_0 ),
        .I2(\reg_data_out_reg[29]_i_5_0 [3]),
        .I3(\reg_data_out_reg[29]_i_5_0 [1]),
        .I4(\reg_data_out_reg[4]_i_4_n_0 ),
        .I5(\reg_data_out_reg[4]_i_5_n_0 ),
        .O(\axi_araddr_reg[2] [4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_data_out_reg[4]_i_13 
       (.I0(\ram_reg[0][95]_0 [36]),
        .I1(\reg_data_out_reg[31]_i_6_0 [28]),
        .I2(\reg_data_out_reg[29]_i_5_0 [2]),
        .I3(\reg_data_out_reg[31]_i_6_1 [4]),
        .I4(\reg_data_out_reg[8]_i_1_0 ),
        .I5(\reg_data_out_reg[31]_i_1_1 [6]),
        .O(\reg_data_out_reg[4]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'h4F004400)) 
    \reg_data_out_reg[4]_i_14 
       (.I0(\reg_data_out_reg[8]_i_1_0 ),
        .I1(\reg_data_out_reg[31]_i_4_0 [4]),
        .I2(\reg_data_out_reg[29]_i_5_0 [2]),
        .I3(\reg_data_out_reg[29]_i_5_0 [0]),
        .I4(data_out_test[100]),
        .O(\reg_data_out_reg[4]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'hABFB)) 
    \reg_data_out_reg[4]_i_15 
       (.I0(\reg_data_out_reg[22]_i_2_1 ),
        .I1(Q[4]),
        .I2(\reg_data_out_reg[22]_i_2_0 ),
        .I3(\ram_reg[0][95]_0 [4]),
        .O(\reg_data_out_reg[4]_i_15_n_0 ));
  MUXF8 \reg_data_out_reg[4]_i_3 
       (.I0(\reg_data_out_reg[4]_i_1_0 ),
        .I1(\reg_data_out_reg[4]_i_7_n_0 ),
        .O(\reg_data_out_reg[4]_i_3_n_0 ),
        .S(\reg_data_out_reg[29]_i_5_0 [0]));
  LUT6 #(
    .INIT(64'h000000007C7FFFFF)) 
    \reg_data_out_reg[4]_i_4 
       (.I0(Q[4]),
        .I1(\reg_data_out_reg[29]_i_5_0 [2]),
        .I2(\reg_data_out_reg[29]_i_5_0 [0]),
        .I3(data_out_test[132]),
        .I4(\reg_data_out_reg[8]_i_1_0 ),
        .I5(\reg_data_out_reg[4]_i_8_n_0 ),
        .O(\reg_data_out_reg[4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hD0DD0000D0DDD0DD)) 
    \reg_data_out_reg[4]_i_5 
       (.I0(\reg_data_out_reg[31]_i_1_0 [4]),
        .I1(\reg_data_out_reg[31]_i_1_2 ),
        .I2(\axi_rdata_reg[24] ),
        .I3(\reg_data_out_reg[31]_i_3_1 [4]),
        .I4(\reg_data_out_reg[4]_i_9_n_0 ),
        .I5(\reg_data_out_reg[29]_i_5_0 [1]),
        .O(\reg_data_out_reg[4]_i_5_n_0 ));
  MUXF7 \reg_data_out_reg[4]_i_7 
       (.I0(\reg_data_out_reg[4]_i_3_0 ),
        .I1(\reg_data_out_reg[4]_i_13_n_0 ),
        .O(\reg_data_out_reg[4]_i_7_n_0 ),
        .S(\reg_data_out_reg[29]_i_5_0 [1]));
  LUT6 #(
    .INIT(64'hFFFFFFFF08080F08)) 
    \reg_data_out_reg[4]_i_8 
       (.I0(data_out_test[4]),
        .I1(\reg_data_out_reg[29]_i_5_0 [2]),
        .I2(\reg_data_out_reg[29]_i_5_0 [0]),
        .I3(\reg_data_out_reg[31]_i_6_0 [4]),
        .I4(\reg_data_out_reg[8]_i_1_0 ),
        .I5(\reg_data_out_reg[4]_i_14_n_0 ),
        .O(\reg_data_out_reg[4]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hC7F7FFFFC7F70000)) 
    \reg_data_out_reg[4]_i_9 
       (.I0(\reg_data_out_reg[31]_i_3_0 [4]),
        .I1(\reg_data_out_reg[22]_i_2_1 ),
        .I2(\reg_data_out_reg[22]_i_2_0 ),
        .I3(data_out_test[36]),
        .I4(\reg_data_out_reg[29]_i_5_0 [0]),
        .I5(\reg_data_out_reg[4]_i_15_n_0 ),
        .O(\reg_data_out_reg[4]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAEAEAEFEFEFEFEFE)) 
    \reg_data_out_reg[5]_i_1 
       (.I0(\axi_rdata_reg[5] ),
        .I1(\reg_data_out_reg[5]_i_3_n_0 ),
        .I2(\reg_data_out_reg[29]_i_5_0 [3]),
        .I3(\reg_data_out_reg[29]_i_5_0 [1]),
        .I4(\reg_data_out_reg[5]_i_4_n_0 ),
        .I5(\reg_data_out_reg[5]_i_5_n_0 ),
        .O(\axi_araddr_reg[2] [5]));
  LUT6 #(
    .INIT(64'hC7F7FFFFC7F70000)) 
    \reg_data_out_reg[5]_i_10 
       (.I0(\reg_data_out_reg[31]_i_3_0 [5]),
        .I1(\reg_data_out_reg[22]_i_2_1 ),
        .I2(\reg_data_out_reg[22]_i_2_0 ),
        .I3(data_out_test[37]),
        .I4(\reg_data_out_reg[29]_i_5_0 [0]),
        .I5(\reg_data_out_reg[5]_i_15_n_0 ),
        .O(\reg_data_out_reg[5]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_data_out_reg[5]_i_14 
       (.I0(\ram_reg[0][95]_0 [37]),
        .I1(\reg_data_out_reg[31]_i_6_0 [29]),
        .I2(\reg_data_out_reg[29]_i_5_0 [2]),
        .I3(\reg_data_out_reg[31]_i_6_1 [5]),
        .I4(\reg_data_out_reg[8]_i_1_0 ),
        .I5(\reg_data_out_reg[31]_i_1_1 [7]),
        .O(\reg_data_out_reg[5]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'hABFB)) 
    \reg_data_out_reg[5]_i_15 
       (.I0(\reg_data_out_reg[22]_i_2_1 ),
        .I1(Q[5]),
        .I2(\reg_data_out_reg[22]_i_2_0 ),
        .I3(\ram_reg[0][95]_0 [5]),
        .O(\reg_data_out_reg[5]_i_15_n_0 ));
  MUXF8 \reg_data_out_reg[5]_i_3 
       (.I0(\reg_data_out_reg[5]_i_1_1 ),
        .I1(\reg_data_out_reg[5]_i_7_n_0 ),
        .O(\reg_data_out_reg[5]_i_3_n_0 ),
        .S(\reg_data_out_reg[29]_i_5_0 [0]));
  LUT6 #(
    .INIT(64'h2200022222220222)) 
    \reg_data_out_reg[5]_i_4 
       (.I0(\reg_data_out_reg[5]_i_8_n_0 ),
        .I1(\reg_data_out_reg[5]_i_1_0 ),
        .I2(data_out_test[5]),
        .I3(\reg_data_out_reg[29]_i_5_0 [2]),
        .I4(\reg_data_out_reg[29]_i_5_0 [0]),
        .I5(data_out_test[101]),
        .O(\reg_data_out_reg[5]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hD0DD0000D0DDD0DD)) 
    \reg_data_out_reg[5]_i_5 
       (.I0(\reg_data_out_reg[31]_i_1_0 [5]),
        .I1(\reg_data_out_reg[31]_i_1_2 ),
        .I2(\axi_rdata_reg[24] ),
        .I3(\reg_data_out_reg[31]_i_3_1 [5]),
        .I4(\reg_data_out_reg[5]_i_10_n_0 ),
        .I5(\reg_data_out_reg[29]_i_5_0 [1]),
        .O(\reg_data_out_reg[5]_i_5_n_0 ));
  MUXF7 \reg_data_out_reg[5]_i_7 
       (.I0(\reg_data_out_reg[5]_i_3_0 ),
        .I1(\reg_data_out_reg[5]_i_14_n_0 ),
        .O(\reg_data_out_reg[5]_i_7_n_0 ),
        .S(\reg_data_out_reg[29]_i_5_0 [1]));
  LUT5 #(
    .INIT(32'h5FF7FFF7)) 
    \reg_data_out_reg[5]_i_8 
       (.I0(\reg_data_out_reg[8]_i_1_0 ),
        .I1(data_out_test[133]),
        .I2(\reg_data_out_reg[29]_i_5_0 [0]),
        .I3(\reg_data_out_reg[29]_i_5_0 [2]),
        .I4(Q[5]),
        .O(\reg_data_out_reg[5]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAEAEAEFEFEFEFEFE)) 
    \reg_data_out_reg[6]_i_1 
       (.I0(\axi_rdata_reg[6] ),
        .I1(\reg_data_out_reg[6]_i_3_n_0 ),
        .I2(\reg_data_out_reg[29]_i_5_0 [3]),
        .I3(\reg_data_out_reg[29]_i_5_0 [1]),
        .I4(\reg_data_out_reg[6]_i_4_n_0 ),
        .I5(\reg_data_out_reg[6]_i_5_n_0 ),
        .O(\axi_araddr_reg[2] [6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_data_out_reg[6]_i_13 
       (.I0(\ram_reg[0][95]_0 [38]),
        .I1(\reg_data_out_reg[31]_i_6_0 [30]),
        .I2(\reg_data_out_reg[29]_i_5_0 [2]),
        .I3(\reg_data_out_reg[31]_i_6_1 [6]),
        .I4(\reg_data_out_reg[8]_i_1_0 ),
        .I5(\reg_data_out_reg[31]_i_1_1 [8]),
        .O(\reg_data_out_reg[6]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'h0F440044)) 
    \reg_data_out_reg[6]_i_14 
       (.I0(\reg_data_out_reg[8]_i_1_0 ),
        .I1(\reg_data_out_reg[31]_i_6_0 [5]),
        .I2(\reg_data_out_reg[29]_i_5_0 [2]),
        .I3(\reg_data_out_reg[29]_i_5_0 [0]),
        .I4(data_out_test[102]),
        .O(\reg_data_out_reg[6]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'hABFB)) 
    \reg_data_out_reg[6]_i_15 
       (.I0(\reg_data_out_reg[22]_i_2_1 ),
        .I1(Q[6]),
        .I2(\reg_data_out_reg[22]_i_2_0 ),
        .I3(\ram_reg[0][95]_0 [6]),
        .O(\reg_data_out_reg[6]_i_15_n_0 ));
  MUXF8 \reg_data_out_reg[6]_i_3 
       (.I0(\reg_data_out_reg[6]_i_1_0 ),
        .I1(\reg_data_out_reg[6]_i_7_n_0 ),
        .O(\reg_data_out_reg[6]_i_3_n_0 ),
        .S(\reg_data_out_reg[29]_i_5_0 [0]));
  LUT6 #(
    .INIT(64'h000000007C7FFFFF)) 
    \reg_data_out_reg[6]_i_4 
       (.I0(Q[6]),
        .I1(\reg_data_out_reg[29]_i_5_0 [2]),
        .I2(\reg_data_out_reg[29]_i_5_0 [0]),
        .I3(data_out_test[134]),
        .I4(\reg_data_out_reg[8]_i_1_0 ),
        .I5(\reg_data_out_reg[6]_i_8_n_0 ),
        .O(\reg_data_out_reg[6]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hD0DD0000D0DDD0DD)) 
    \reg_data_out_reg[6]_i_5 
       (.I0(\reg_data_out_reg[31]_i_1_0 [6]),
        .I1(\reg_data_out_reg[31]_i_1_2 ),
        .I2(\axi_rdata_reg[24] ),
        .I3(\reg_data_out_reg[31]_i_3_1 [6]),
        .I4(\reg_data_out_reg[6]_i_9_n_0 ),
        .I5(\reg_data_out_reg[29]_i_5_0 [1]),
        .O(\reg_data_out_reg[6]_i_5_n_0 ));
  MUXF7 \reg_data_out_reg[6]_i_7 
       (.I0(\reg_data_out_reg[6]_i_3_0 ),
        .I1(\reg_data_out_reg[6]_i_13_n_0 ),
        .O(\reg_data_out_reg[6]_i_7_n_0 ),
        .S(\reg_data_out_reg[29]_i_5_0 [1]));
  LUT6 #(
    .INIT(64'hFFFFFFFF0808F808)) 
    \reg_data_out_reg[6]_i_8 
       (.I0(data_out_test[6]),
        .I1(\reg_data_out_reg[29]_i_5_0 [2]),
        .I2(\reg_data_out_reg[29]_i_5_0 [0]),
        .I3(\reg_data_out_reg[31]_i_4_0 [5]),
        .I4(\reg_data_out_reg[8]_i_1_0 ),
        .I5(\reg_data_out_reg[6]_i_14_n_0 ),
        .O(\reg_data_out_reg[6]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hC7F7FFFFC7F70000)) 
    \reg_data_out_reg[6]_i_9 
       (.I0(\reg_data_out_reg[31]_i_3_0 [6]),
        .I1(\reg_data_out_reg[22]_i_2_1 ),
        .I2(\reg_data_out_reg[22]_i_2_0 ),
        .I3(data_out_test[38]),
        .I4(\reg_data_out_reg[29]_i_5_0 [0]),
        .I5(\reg_data_out_reg[6]_i_15_n_0 ),
        .O(\reg_data_out_reg[6]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAEAEAEFEFEFEFEFE)) 
    \reg_data_out_reg[7]_i_1 
       (.I0(\axi_rdata_reg[7] ),
        .I1(\reg_data_out_reg[7]_i_3_n_0 ),
        .I2(\reg_data_out_reg[29]_i_5_0 [3]),
        .I3(\reg_data_out_reg[29]_i_5_0 [1]),
        .I4(\reg_data_out_reg[7]_i_4_n_0 ),
        .I5(\reg_data_out_reg[7]_i_5_n_0 ),
        .O(\axi_araddr_reg[2] [7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_data_out_reg[7]_i_13 
       (.I0(\ram_reg[0][95]_0 [39]),
        .I1(\reg_data_out_reg[31]_i_6_0 [31]),
        .I2(\reg_data_out_reg[29]_i_5_0 [2]),
        .I3(\reg_data_out_reg[31]_i_6_1 [7]),
        .I4(\reg_data_out_reg[8]_i_1_0 ),
        .I5(\reg_data_out_reg[31]_i_1_1 [9]),
        .O(\reg_data_out_reg[7]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'h0F040404)) 
    \reg_data_out_reg[7]_i_14 
       (.I0(\reg_data_out_reg[8]_i_1_0 ),
        .I1(\reg_data_out_reg[31]_i_6_0 [6]),
        .I2(\reg_data_out_reg[29]_i_5_0 [0]),
        .I3(\reg_data_out_reg[29]_i_5_0 [2]),
        .I4(data_out_test[7]),
        .O(\reg_data_out_reg[7]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'hABFB)) 
    \reg_data_out_reg[7]_i_15 
       (.I0(\reg_data_out_reg[22]_i_2_1 ),
        .I1(Q[7]),
        .I2(\reg_data_out_reg[22]_i_2_0 ),
        .I3(\ram_reg[0][95]_0 [7]),
        .O(\reg_data_out_reg[7]_i_15_n_0 ));
  MUXF8 \reg_data_out_reg[7]_i_3 
       (.I0(\reg_data_out_reg[7]_i_1_0 ),
        .I1(\reg_data_out_reg[7]_i_7_n_0 ),
        .O(\reg_data_out_reg[7]_i_3_n_0 ),
        .S(\reg_data_out_reg[29]_i_5_0 [0]));
  LUT6 #(
    .INIT(64'h000000007C7FFFFF)) 
    \reg_data_out_reg[7]_i_4 
       (.I0(Q[7]),
        .I1(\reg_data_out_reg[29]_i_5_0 [2]),
        .I2(\reg_data_out_reg[29]_i_5_0 [0]),
        .I3(data_out_test[135]),
        .I4(\reg_data_out_reg[8]_i_1_0 ),
        .I5(\reg_data_out_reg[7]_i_8_n_0 ),
        .O(\reg_data_out_reg[7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hD0DD0000D0DDD0DD)) 
    \reg_data_out_reg[7]_i_5 
       (.I0(\reg_data_out_reg[31]_i_1_0 [7]),
        .I1(\reg_data_out_reg[31]_i_1_2 ),
        .I2(\axi_rdata_reg[24] ),
        .I3(\reg_data_out_reg[31]_i_3_1 [7]),
        .I4(\reg_data_out_reg[7]_i_9_n_0 ),
        .I5(\reg_data_out_reg[29]_i_5_0 [1]),
        .O(\reg_data_out_reg[7]_i_5_n_0 ));
  MUXF7 \reg_data_out_reg[7]_i_7 
       (.I0(\reg_data_out_reg[7]_i_3_0 ),
        .I1(\reg_data_out_reg[7]_i_13_n_0 ),
        .O(\reg_data_out_reg[7]_i_7_n_0 ),
        .S(\reg_data_out_reg[29]_i_5_0 [1]));
  LUT6 #(
    .INIT(64'hFFFFFFFF0808CC08)) 
    \reg_data_out_reg[7]_i_8 
       (.I0(data_out_test[103]),
        .I1(\reg_data_out_reg[29]_i_5_0 [0]),
        .I2(\reg_data_out_reg[29]_i_5_0 [2]),
        .I3(\reg_data_out_reg[31]_i_4_0 [6]),
        .I4(\reg_data_out_reg[8]_i_1_0 ),
        .I5(\reg_data_out_reg[7]_i_14_n_0 ),
        .O(\reg_data_out_reg[7]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hC7F7FFFFC7F70000)) 
    \reg_data_out_reg[7]_i_9 
       (.I0(\reg_data_out_reg[31]_i_3_0 [7]),
        .I1(\reg_data_out_reg[22]_i_2_1 ),
        .I2(\reg_data_out_reg[22]_i_2_0 ),
        .I3(data_out_test[39]),
        .I4(\reg_data_out_reg[29]_i_5_0 [0]),
        .I5(\reg_data_out_reg[7]_i_15_n_0 ),
        .O(\reg_data_out_reg[7]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEAEAAAAFEAE)) 
    \reg_data_out_reg[8]_i_1 
       (.I0(\axi_rdata_reg[8] ),
        .I1(\axi_rdata_reg[8]_0 ),
        .I2(\reg_data_out_reg[29]_i_5_0 [0]),
        .I3(\reg_data_out_reg[8]_i_4_n_0 ),
        .I4(\reg_data_out_reg[29]_i_5_0 [3]),
        .I5(\reg_data_out_reg[8]_i_5_n_0 ),
        .O(\axi_araddr_reg[2] [8]));
  LUT6 #(
    .INIT(64'h00000000FFFFFFAE)) 
    \reg_data_out_reg[8]_i_10 
       (.I0(\reg_data_out_reg[8]_i_11_n_0 ),
        .I1(\reg_data_out_reg[31]_i_4_0 [7]),
        .I2(\reg_data_out_reg[23]_i_4_0 ),
        .I3(\reg_data_out_reg[29]_i_5_0 [1]),
        .I4(\reg_data_out_reg[8]_i_12_n_0 ),
        .I5(\reg_data_out_reg[8]_i_13_n_0 ),
        .O(\reg_data_out_reg[8]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hC00A0000)) 
    \reg_data_out_reg[8]_i_11 
       (.I0(data_out_test[136]),
        .I1(Q[8]),
        .I2(\reg_data_out_reg[29]_i_5_0 [0]),
        .I3(\reg_data_out_reg[29]_i_5_0 [2]),
        .I4(\reg_data_out_reg[23]_i_9_0 ),
        .O(\reg_data_out_reg[8]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h00FFF4440000F444)) 
    \reg_data_out_reg[8]_i_12 
       (.I0(\reg_data_out_reg[23]_i_9_0 ),
        .I1(\reg_data_out_reg[31]_i_6_0 [7]),
        .I2(data_out_test[8]),
        .I3(\reg_data_out_reg[29]_i_5_0 [2]),
        .I4(\reg_data_out_reg[29]_i_5_0 [0]),
        .I5(data_out_test[104]),
        .O(\reg_data_out_reg[8]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h00000000D3DFFFFF)) 
    \reg_data_out_reg[8]_i_13 
       (.I0(\reg_data_out_reg[31]_i_3_0 [8]),
        .I1(\reg_data_out_reg[23]_i_9_0 ),
        .I2(\reg_data_out_reg[29]_i_5_0 [2]),
        .I3(data_out_test[40]),
        .I4(\reg_data_out_reg[29]_i_5_0 [0]),
        .I5(\reg_data_out_reg[8]_i_14_n_0 ),
        .O(\reg_data_out_reg[8]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h11100010FFFFFFFF)) 
    \reg_data_out_reg[8]_i_14 
       (.I0(\reg_data_out_reg[29]_i_5_0 [0]),
        .I1(\reg_data_out_reg[29]_i_5_0 [2]),
        .I2(Q[8]),
        .I3(\reg_data_out_reg[23]_i_9_0 ),
        .I4(\ram_reg[0][95]_0 [8]),
        .I5(\reg_data_out_reg[29]_i_5_0 [1]),
        .O(\reg_data_out_reg[8]_i_14_n_0 ));
  MUXF7 \reg_data_out_reg[8]_i_4 
       (.I0(\reg_data_out_reg[8]_i_1_1 ),
        .I1(\reg_data_out_reg[8]_i_9_n_0 ),
        .O(\reg_data_out_reg[8]_i_4_n_0 ),
        .S(\reg_data_out_reg[29]_i_5_0 [1]));
  LUT6 #(
    .INIT(64'hAAAAAEFAAAAAAEAA)) 
    \reg_data_out_reg[8]_i_5 
       (.I0(\reg_data_out_reg[8]_i_10_n_0 ),
        .I1(\reg_data_out_reg[31]_i_1_0 [8]),
        .I2(\reg_data_out_reg[29]_i_5_0 [0]),
        .I3(\reg_data_out_reg[29]_i_5_0 [2]),
        .I4(\reg_data_out_reg[8]_i_1_0 ),
        .I5(\reg_data_out_reg[31]_i_3_1 [8]),
        .O(\reg_data_out_reg[8]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_data_out_reg[8]_i_9 
       (.I0(\ram_reg[0][95]_0 [40]),
        .I1(\reg_data_out_reg[31]_i_6_0 [32]),
        .I2(\reg_data_out_reg[29]_i_5_0 [2]),
        .I3(\reg_data_out_reg[31]_i_6_1 [8]),
        .I4(\reg_data_out_reg[8]_i_1_0 ),
        .I5(\reg_data_out_reg[31]_i_1_1 [10]),
        .O(\reg_data_out_reg[8]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAEAEAEFEFEFEFEFE)) 
    \reg_data_out_reg[9]_i_1 
       (.I0(\axi_rdata_reg[9] ),
        .I1(\reg_data_out_reg[9]_i_3_n_0 ),
        .I2(\reg_data_out_reg[29]_i_5_0 [3]),
        .I3(\reg_data_out_reg[29]_i_5_0 [1]),
        .I4(\reg_data_out_reg[9]_i_4_n_0 ),
        .I5(\reg_data_out_reg[9]_i_5_n_0 ),
        .O(\axi_araddr_reg[2] [9]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_data_out_reg[9]_i_13 
       (.I0(\ram_reg[0][95]_0 [41]),
        .I1(\reg_data_out_reg[31]_i_6_0 [33]),
        .I2(\reg_data_out_reg[23]_i_9_1 ),
        .I3(\reg_data_out_reg[31]_i_6_1 [9]),
        .I4(\reg_data_out_reg[8]_i_1_0 ),
        .I5(\reg_data_out_reg[31]_i_1_1 [11]),
        .O(\reg_data_out_reg[9]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'h4F004400)) 
    \reg_data_out_reg[9]_i_14 
       (.I0(\reg_data_out_reg[23]_i_9_1 ),
        .I1(data_out_test[105]),
        .I2(\reg_data_out_reg[8]_i_1_0 ),
        .I3(\reg_data_out_reg[29]_i_5_0 [0]),
        .I4(\reg_data_out_reg[31]_i_4_0 [8]),
        .O(\reg_data_out_reg[9]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'hF75FF7FF)) 
    \reg_data_out_reg[9]_i_15 
       (.I0(\reg_data_out_reg[29]_i_5_0 [0]),
        .I1(data_out_test[41]),
        .I2(\reg_data_out_reg[22]_i_2_1 ),
        .I3(\reg_data_out_reg[8]_i_1_0 ),
        .I4(\reg_data_out_reg[31]_i_3_0 [9]),
        .O(\reg_data_out_reg[9]_i_15_n_0 ));
  MUXF8 \reg_data_out_reg[9]_i_3 
       (.I0(\reg_data_out_reg[9]_i_1_0 ),
        .I1(\reg_data_out_reg[9]_i_7_n_0 ),
        .O(\reg_data_out_reg[9]_i_3_n_0 ),
        .S(\reg_data_out_reg[29]_i_5_0 [0]));
  LUT5 #(
    .INIT(32'h0000FDFF)) 
    \reg_data_out_reg[9]_i_4 
       (.I0(\reg_data_out_reg[8]_i_1_0 ),
        .I1(\reg_data_out_reg[23]_i_9_1 ),
        .I2(\reg_data_out_reg[29]_i_5_0 [0]),
        .I3(data_out_test[137]),
        .I4(\reg_data_out_reg[9]_i_8_n_0 ),
        .O(\reg_data_out_reg[9]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFD3FFDF)) 
    \reg_data_out_reg[9]_i_5 
       (.I0(\reg_data_out_reg[31]_i_1_0 [9]),
        .I1(\reg_data_out_reg[29]_i_5_0 [0]),
        .I2(\reg_data_out_reg[23]_i_9_1 ),
        .I3(\reg_data_out_reg[8]_i_1_0 ),
        .I4(\reg_data_out_reg[31]_i_3_1 [9]),
        .I5(\reg_data_out_reg[9]_i_9_n_0 ),
        .O(\reg_data_out_reg[9]_i_5_n_0 ));
  MUXF7 \reg_data_out_reg[9]_i_7 
       (.I0(\reg_data_out_reg[9]_i_3_0 ),
        .I1(\reg_data_out_reg[9]_i_13_n_0 ),
        .O(\reg_data_out_reg[9]_i_7_n_0 ),
        .S(\reg_data_out_reg[29]_i_5_0 [1]));
  LUT6 #(
    .INIT(64'hFFFFFFFF33020202)) 
    \reg_data_out_reg[9]_i_8 
       (.I0(\reg_data_out_reg[31]_i_6_0 [8]),
        .I1(\reg_data_out_reg[29]_i_5_0 [0]),
        .I2(\reg_data_out_reg[8]_i_1_0 ),
        .I3(data_out_test[9]),
        .I4(\reg_data_out_reg[23]_i_9_1 ),
        .I5(\reg_data_out_reg[9]_i_14_n_0 ),
        .O(\reg_data_out_reg[9]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h0080AAAA)) 
    \reg_data_out_reg[9]_i_9 
       (.I0(\reg_data_out_reg[29]_i_5_0 [1]),
        .I1(\reg_data_out_reg[8]_i_1_0 ),
        .I2(\ram_reg[0][95]_0 [9]),
        .I3(\reg_data_out_reg[30]_i_1_0 ),
        .I4(\reg_data_out_reg[9]_i_15_n_0 ),
        .O(\reg_data_out_reg[9]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h01CD31FDFE32CE02)) 
    \w_inputs_pop_reg[11]_i_3 
       (.I0(data_out[59]),
        .I1(\w_inputs_pop_reg[67]_i_3 [1]),
        .I2(\w_inputs_pop_reg[67]_i_3 [0]),
        .I3(data_out[11]),
        .I4(data_out[27]),
        .I5(weights_update[11]),
        .O(\num_of_before_reg[1]_1 [3]));
  LUT6 #(
    .INIT(64'h01CD31FDFE32CE02)) 
    \w_inputs_pop_reg[11]_i_4 
       (.I0(data_out[58]),
        .I1(\w_inputs_pop_reg[67]_i_3 [1]),
        .I2(\w_inputs_pop_reg[67]_i_3 [0]),
        .I3(data_out[10]),
        .I4(data_out[26]),
        .I5(weights_update[10]),
        .O(\num_of_before_reg[1]_1 [2]));
  LUT6 #(
    .INIT(64'h01CD31FDFE32CE02)) 
    \w_inputs_pop_reg[11]_i_5 
       (.I0(data_out[57]),
        .I1(\w_inputs_pop_reg[67]_i_3 [1]),
        .I2(\w_inputs_pop_reg[67]_i_3 [0]),
        .I3(data_out[9]),
        .I4(data_out[25]),
        .I5(weights_update[9]),
        .O(\num_of_before_reg[1]_1 [1]));
  LUT6 #(
    .INIT(64'h01CD31FDFE32CE02)) 
    \w_inputs_pop_reg[11]_i_6 
       (.I0(data_out[56]),
        .I1(\w_inputs_pop_reg[67]_i_3 [1]),
        .I2(\w_inputs_pop_reg[67]_i_3 [0]),
        .I3(data_out[8]),
        .I4(data_out[24]),
        .I5(weights_update[8]),
        .O(\num_of_before_reg[1]_1 [0]));
  LUT6 #(
    .INIT(64'h01CD31FDFE32CE02)) 
    \w_inputs_pop_reg[15]_i_3 
       (.I0(data_out[63]),
        .I1(\w_inputs_pop_reg[67]_i_3 [1]),
        .I2(\w_inputs_pop_reg[67]_i_3 [0]),
        .I3(data_out[15]),
        .I4(data_out[31]),
        .I5(weights_update[15]),
        .O(\num_of_before_reg[1]_2 [3]));
  LUT6 #(
    .INIT(64'h01CD31FDFE32CE02)) 
    \w_inputs_pop_reg[15]_i_4 
       (.I0(data_out[62]),
        .I1(\w_inputs_pop_reg[67]_i_3 [1]),
        .I2(\w_inputs_pop_reg[67]_i_3 [0]),
        .I3(data_out[14]),
        .I4(data_out[30]),
        .I5(weights_update[14]),
        .O(\num_of_before_reg[1]_2 [2]));
  LUT6 #(
    .INIT(64'h01CD31FDFE32CE02)) 
    \w_inputs_pop_reg[15]_i_5 
       (.I0(data_out[61]),
        .I1(\w_inputs_pop_reg[67]_i_3 [1]),
        .I2(\w_inputs_pop_reg[67]_i_3 [0]),
        .I3(data_out[13]),
        .I4(data_out[29]),
        .I5(weights_update[13]),
        .O(\num_of_before_reg[1]_2 [1]));
  LUT6 #(
    .INIT(64'h01CD31FDFE32CE02)) 
    \w_inputs_pop_reg[15]_i_6 
       (.I0(data_out[60]),
        .I1(\w_inputs_pop_reg[67]_i_3 [1]),
        .I2(\w_inputs_pop_reg[67]_i_3 [0]),
        .I3(data_out[12]),
        .I4(data_out[28]),
        .I5(weights_update[12]),
        .O(\num_of_before_reg[1]_2 [0]));
  LUT6 #(
    .INIT(64'h0035FF35FFCA00CA)) 
    \w_inputs_pop_reg[35]_i_3 
       (.I0(data_out[51]),
        .I1(data_out[35]),
        .I2(\w_inputs_pop_reg[67]_i_3 [0]),
        .I3(\w_inputs_pop_reg[67]_i_3 [1]),
        .I4(data_out[19]),
        .I5(weights_update[19]),
        .O(\num_of_before_reg[0] [3]));
  LUT6 #(
    .INIT(64'h0035FF35FFCA00CA)) 
    \w_inputs_pop_reg[35]_i_4 
       (.I0(data_out[50]),
        .I1(data_out[34]),
        .I2(\w_inputs_pop_reg[67]_i_3 [0]),
        .I3(\w_inputs_pop_reg[67]_i_3 [1]),
        .I4(data_out[18]),
        .I5(weights_update[18]),
        .O(\num_of_before_reg[0] [2]));
  LUT6 #(
    .INIT(64'h0035FF35FFCA00CA)) 
    \w_inputs_pop_reg[35]_i_5 
       (.I0(data_out[49]),
        .I1(data_out[33]),
        .I2(\w_inputs_pop_reg[67]_i_3 [0]),
        .I3(\w_inputs_pop_reg[67]_i_3 [1]),
        .I4(data_out[17]),
        .I5(weights_update[17]),
        .O(\num_of_before_reg[0] [1]));
  LUT6 #(
    .INIT(64'h0035FF35FFCA00CA)) 
    \w_inputs_pop_reg[35]_i_6 
       (.I0(data_out[48]),
        .I1(data_out[32]),
        .I2(\w_inputs_pop_reg[67]_i_3 [0]),
        .I3(\w_inputs_pop_reg[67]_i_3 [1]),
        .I4(data_out[16]),
        .I5(weights_update[16]),
        .O(\num_of_before_reg[0] [0]));
  LUT6 #(
    .INIT(64'h0035FF35FFCA00CA)) 
    \w_inputs_pop_reg[39]_i_3 
       (.I0(data_out[55]),
        .I1(data_out[39]),
        .I2(\w_inputs_pop_reg[67]_i_3 [0]),
        .I3(\w_inputs_pop_reg[67]_i_3 [1]),
        .I4(data_out[23]),
        .I5(weights_update[23]),
        .O(\num_of_before_reg[0]_0 [3]));
  LUT6 #(
    .INIT(64'h0035FF35FFCA00CA)) 
    \w_inputs_pop_reg[39]_i_4 
       (.I0(data_out[54]),
        .I1(data_out[38]),
        .I2(\w_inputs_pop_reg[67]_i_3 [0]),
        .I3(\w_inputs_pop_reg[67]_i_3 [1]),
        .I4(data_out[22]),
        .I5(weights_update[22]),
        .O(\num_of_before_reg[0]_0 [2]));
  LUT6 #(
    .INIT(64'h0035FF35FFCA00CA)) 
    \w_inputs_pop_reg[39]_i_5 
       (.I0(data_out[53]),
        .I1(data_out[37]),
        .I2(\w_inputs_pop_reg[67]_i_3 [0]),
        .I3(\w_inputs_pop_reg[67]_i_3 [1]),
        .I4(data_out[21]),
        .I5(weights_update[21]),
        .O(\num_of_before_reg[0]_0 [1]));
  LUT6 #(
    .INIT(64'h0035FF35FFCA00CA)) 
    \w_inputs_pop_reg[39]_i_6 
       (.I0(data_out[52]),
        .I1(data_out[36]),
        .I2(\w_inputs_pop_reg[67]_i_3 [0]),
        .I3(\w_inputs_pop_reg[67]_i_3 [1]),
        .I4(data_out[20]),
        .I5(weights_update[20]),
        .O(\num_of_before_reg[0]_0 [0]));
  LUT6 #(
    .INIT(64'h01CD31FDFE32CE02)) 
    \w_inputs_pop_reg[3]_i_3 
       (.I0(data_out[51]),
        .I1(\w_inputs_pop_reg[67]_i_3 [1]),
        .I2(\w_inputs_pop_reg[67]_i_3 [0]),
        .I3(data_out[3]),
        .I4(data_out[19]),
        .I5(weights_update[3]),
        .O(\num_of_before_reg[1] [3]));
  LUT6 #(
    .INIT(64'h01CD31FDFE32CE02)) 
    \w_inputs_pop_reg[3]_i_4 
       (.I0(data_out[50]),
        .I1(\w_inputs_pop_reg[67]_i_3 [1]),
        .I2(\w_inputs_pop_reg[67]_i_3 [0]),
        .I3(data_out[2]),
        .I4(data_out[18]),
        .I5(weights_update[2]),
        .O(\num_of_before_reg[1] [2]));
  LUT6 #(
    .INIT(64'h01CD31FDFE32CE02)) 
    \w_inputs_pop_reg[3]_i_5 
       (.I0(data_out[49]),
        .I1(\w_inputs_pop_reg[67]_i_3 [1]),
        .I2(\w_inputs_pop_reg[67]_i_3 [0]),
        .I3(data_out[1]),
        .I4(data_out[17]),
        .I5(weights_update[1]),
        .O(\num_of_before_reg[1] [1]));
  LUT6 #(
    .INIT(64'h01CD31FDFE32CE02)) 
    \w_inputs_pop_reg[3]_i_6 
       (.I0(data_out[48]),
        .I1(\w_inputs_pop_reg[67]_i_3 [1]),
        .I2(\w_inputs_pop_reg[67]_i_3 [0]),
        .I3(data_out[0]),
        .I4(data_out[16]),
        .I5(weights_update[0]),
        .O(\num_of_before_reg[1] [0]));
  LUT6 #(
    .INIT(64'h0035FF35FFCA00CA)) 
    \w_inputs_pop_reg[43]_i_3 
       (.I0(data_out[59]),
        .I1(data_out[43]),
        .I2(\w_inputs_pop_reg[67]_i_3 [0]),
        .I3(\w_inputs_pop_reg[67]_i_3 [1]),
        .I4(data_out[27]),
        .I5(weights_update[27]),
        .O(\num_of_before_reg[0]_1 [3]));
  LUT6 #(
    .INIT(64'h0035FF35FFCA00CA)) 
    \w_inputs_pop_reg[43]_i_4 
       (.I0(data_out[58]),
        .I1(data_out[42]),
        .I2(\w_inputs_pop_reg[67]_i_3 [0]),
        .I3(\w_inputs_pop_reg[67]_i_3 [1]),
        .I4(data_out[26]),
        .I5(weights_update[26]),
        .O(\num_of_before_reg[0]_1 [2]));
  LUT6 #(
    .INIT(64'h0035FF35FFCA00CA)) 
    \w_inputs_pop_reg[43]_i_5 
       (.I0(data_out[57]),
        .I1(data_out[41]),
        .I2(\w_inputs_pop_reg[67]_i_3 [0]),
        .I3(\w_inputs_pop_reg[67]_i_3 [1]),
        .I4(data_out[25]),
        .I5(weights_update[25]),
        .O(\num_of_before_reg[0]_1 [1]));
  LUT6 #(
    .INIT(64'h0035FF35FFCA00CA)) 
    \w_inputs_pop_reg[43]_i_6 
       (.I0(data_out[56]),
        .I1(data_out[40]),
        .I2(\w_inputs_pop_reg[67]_i_3 [0]),
        .I3(\w_inputs_pop_reg[67]_i_3 [1]),
        .I4(data_out[24]),
        .I5(weights_update[24]),
        .O(\num_of_before_reg[0]_1 [0]));
  LUT6 #(
    .INIT(64'h0035FF35FFCA00CA)) 
    \w_inputs_pop_reg[47]_i_4 
       (.I0(data_out[63]),
        .I1(data_out[47]),
        .I2(\w_inputs_pop_reg[67]_i_3 [0]),
        .I3(\w_inputs_pop_reg[67]_i_3 [1]),
        .I4(data_out[31]),
        .I5(weights_update[31]),
        .O(\num_of_before_reg[0]_2 [3]));
  LUT6 #(
    .INIT(64'h0035FF35FFCA00CA)) 
    \w_inputs_pop_reg[47]_i_5 
       (.I0(data_out[62]),
        .I1(data_out[46]),
        .I2(\w_inputs_pop_reg[67]_i_3 [0]),
        .I3(\w_inputs_pop_reg[67]_i_3 [1]),
        .I4(data_out[30]),
        .I5(weights_update[30]),
        .O(\num_of_before_reg[0]_2 [2]));
  LUT6 #(
    .INIT(64'h0035FF35FFCA00CA)) 
    \w_inputs_pop_reg[47]_i_6 
       (.I0(data_out[61]),
        .I1(data_out[45]),
        .I2(\w_inputs_pop_reg[67]_i_3 [0]),
        .I3(\w_inputs_pop_reg[67]_i_3 [1]),
        .I4(data_out[29]),
        .I5(weights_update[29]),
        .O(\num_of_before_reg[0]_2 [1]));
  LUT6 #(
    .INIT(64'h0035FF35FFCA00CA)) 
    \w_inputs_pop_reg[47]_i_7 
       (.I0(data_out[60]),
        .I1(data_out[44]),
        .I2(\w_inputs_pop_reg[67]_i_3 [0]),
        .I3(\w_inputs_pop_reg[67]_i_3 [1]),
        .I4(data_out[28]),
        .I5(weights_update[28]),
        .O(\num_of_before_reg[0]_2 [0]));
  LUT6 #(
    .INIT(64'h111DD1DDEEE22E22)) 
    \w_inputs_pop_reg[51]_i_3 
       (.I0(data_out[67]),
        .I1(\w_inputs_pop_reg[63]_i_3 ),
        .I2(\ram_reg[1][0]_0 [0]),
        .I3(data_out_test[147]),
        .I4(data_out_test[51]),
        .I5(weights_update[51]),
        .O(S[3]));
  LUT6 #(
    .INIT(64'h111DD1DDEEE22E22)) 
    \w_inputs_pop_reg[51]_i_4 
       (.I0(data_out[66]),
        .I1(\w_inputs_pop_reg[63]_i_3 ),
        .I2(\ram_reg[1][0]_0 [0]),
        .I3(data_out_test[146]),
        .I4(data_out_test[50]),
        .I5(weights_update[50]),
        .O(S[2]));
  LUT6 #(
    .INIT(64'h111DD1DDEEE22E22)) 
    \w_inputs_pop_reg[51]_i_5 
       (.I0(data_out[65]),
        .I1(\w_inputs_pop_reg[63]_i_3 ),
        .I2(\ram_reg[1][0]_0 [0]),
        .I3(data_out_test[145]),
        .I4(data_out_test[49]),
        .I5(weights_update[49]),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h111DD1DDEEE22E22)) 
    \w_inputs_pop_reg[51]_i_6 
       (.I0(data_out[64]),
        .I1(\w_inputs_pop_reg[63]_i_3 ),
        .I2(\ram_reg[1][0]_0 [0]),
        .I3(data_out_test[144]),
        .I4(data_out_test[48]),
        .I5(weights_update[48]),
        .O(S[0]));
  LUT6 #(
    .INIT(64'h111DD1DDEEE22E22)) 
    \w_inputs_pop_reg[55]_i_3 
       (.I0(data_out[71]),
        .I1(\w_inputs_pop_reg[63]_i_3 ),
        .I2(\ram_reg[1][0]_0 [0]),
        .I3(data_out_test[151]),
        .I4(data_out_test[55]),
        .I5(weights_update[55]),
        .O(\addr_temp_reg[0] [3]));
  LUT6 #(
    .INIT(64'h111DD1DDEEE22E22)) 
    \w_inputs_pop_reg[55]_i_4 
       (.I0(data_out[70]),
        .I1(\w_inputs_pop_reg[63]_i_3 ),
        .I2(\ram_reg[1][0]_0 [0]),
        .I3(data_out_test[150]),
        .I4(data_out_test[54]),
        .I5(weights_update[54]),
        .O(\addr_temp_reg[0] [2]));
  LUT6 #(
    .INIT(64'h111DD1DDEEE22E22)) 
    \w_inputs_pop_reg[55]_i_5 
       (.I0(data_out[69]),
        .I1(\w_inputs_pop_reg[63]_i_3 ),
        .I2(\ram_reg[1][0]_0 [0]),
        .I3(data_out_test[149]),
        .I4(data_out_test[53]),
        .I5(weights_update[53]),
        .O(\addr_temp_reg[0] [1]));
  LUT6 #(
    .INIT(64'h111DD1DDEEE22E22)) 
    \w_inputs_pop_reg[55]_i_6 
       (.I0(data_out[68]),
        .I1(\w_inputs_pop_reg[63]_i_3 ),
        .I2(\ram_reg[1][0]_0 [0]),
        .I3(data_out_test[148]),
        .I4(data_out_test[52]),
        .I5(weights_update[52]),
        .O(\addr_temp_reg[0] [0]));
  LUT6 #(
    .INIT(64'h111DD1DDEEE22E22)) 
    \w_inputs_pop_reg[59]_i_3 
       (.I0(data_out[75]),
        .I1(\w_inputs_pop_reg[63]_i_3 ),
        .I2(\ram_reg[1][0]_0 [0]),
        .I3(data_out_test[155]),
        .I4(data_out_test[59]),
        .I5(weights_update[59]),
        .O(\addr_temp_reg[0]_0 [3]));
  LUT6 #(
    .INIT(64'h111DD1DDEEE22E22)) 
    \w_inputs_pop_reg[59]_i_4 
       (.I0(data_out[74]),
        .I1(\w_inputs_pop_reg[63]_i_3 ),
        .I2(\ram_reg[1][0]_0 [0]),
        .I3(data_out_test[154]),
        .I4(data_out_test[58]),
        .I5(weights_update[58]),
        .O(\addr_temp_reg[0]_0 [2]));
  LUT6 #(
    .INIT(64'h111DD1DDEEE22E22)) 
    \w_inputs_pop_reg[59]_i_5 
       (.I0(data_out[73]),
        .I1(\w_inputs_pop_reg[63]_i_3 ),
        .I2(\ram_reg[1][0]_0 [0]),
        .I3(data_out_test[153]),
        .I4(data_out_test[57]),
        .I5(weights_update[57]),
        .O(\addr_temp_reg[0]_0 [1]));
  LUT6 #(
    .INIT(64'h111DD1DDEEE22E22)) 
    \w_inputs_pop_reg[59]_i_6 
       (.I0(data_out[72]),
        .I1(\w_inputs_pop_reg[63]_i_3 ),
        .I2(\ram_reg[1][0]_0 [0]),
        .I3(data_out_test[152]),
        .I4(data_out_test[56]),
        .I5(weights_update[56]),
        .O(\addr_temp_reg[0]_0 [0]));
  LUT6 #(
    .INIT(64'h1D1D11DDE2E2EE22)) 
    \w_inputs_pop_reg[63]_i_4 
       (.I0(data_out[79]),
        .I1(\w_inputs_pop_reg[63]_i_3 ),
        .I2(data_out_test[63]),
        .I3(data_out_test[159]),
        .I4(\ram_reg[1][0]_0 [0]),
        .I5(weights_update[63]),
        .O(\ram_reg[1][63]_0 [3]));
  LUT6 #(
    .INIT(64'h111DD1DDEEE22E22)) 
    \w_inputs_pop_reg[63]_i_5 
       (.I0(data_out[78]),
        .I1(\w_inputs_pop_reg[63]_i_3 ),
        .I2(\ram_reg[1][0]_0 [0]),
        .I3(data_out_test[158]),
        .I4(data_out_test[62]),
        .I5(weights_update[62]),
        .O(\ram_reg[1][63]_0 [2]));
  LUT6 #(
    .INIT(64'h111DD1DDEEE22E22)) 
    \w_inputs_pop_reg[63]_i_6 
       (.I0(data_out[77]),
        .I1(\w_inputs_pop_reg[63]_i_3 ),
        .I2(\ram_reg[1][0]_0 [0]),
        .I3(data_out_test[157]),
        .I4(data_out_test[61]),
        .I5(weights_update[61]),
        .O(\ram_reg[1][63]_0 [1]));
  LUT6 #(
    .INIT(64'h111DD1DDEEE22E22)) 
    \w_inputs_pop_reg[63]_i_7 
       (.I0(data_out[76]),
        .I1(\w_inputs_pop_reg[63]_i_3 ),
        .I2(\ram_reg[1][0]_0 [0]),
        .I3(data_out_test[156]),
        .I4(data_out_test[60]),
        .I5(weights_update[60]),
        .O(\ram_reg[1][63]_0 [0]));
  LUT6 #(
    .INIT(64'h5530553FAACFAAC0)) 
    \w_inputs_pop_reg[67]_i_12 
       (.I0(data_out[35]),
        .I1(data_out[51]),
        .I2(\w_inputs_pop_reg[67]_i_3 [0]),
        .I3(\w_inputs_pop_reg[67]_i_3 [1]),
        .I4(data_out[67]),
        .I5(weights_update[35]),
        .O(\num_of_before_reg[0]_6 [3]));
  LUT6 #(
    .INIT(64'h5530553FAACFAAC0)) 
    \w_inputs_pop_reg[67]_i_13 
       (.I0(data_out[34]),
        .I1(data_out[50]),
        .I2(\w_inputs_pop_reg[67]_i_3 [0]),
        .I3(\w_inputs_pop_reg[67]_i_3 [1]),
        .I4(data_out[66]),
        .I5(weights_update[34]),
        .O(\num_of_before_reg[0]_6 [2]));
  LUT6 #(
    .INIT(64'h5530553FAACFAAC0)) 
    \w_inputs_pop_reg[67]_i_14 
       (.I0(data_out[33]),
        .I1(data_out[49]),
        .I2(\w_inputs_pop_reg[67]_i_3 [0]),
        .I3(\w_inputs_pop_reg[67]_i_3 [1]),
        .I4(data_out[65]),
        .I5(weights_update[33]),
        .O(\num_of_before_reg[0]_6 [1]));
  LUT6 #(
    .INIT(64'h5530553FAACFAAC0)) 
    \w_inputs_pop_reg[67]_i_15 
       (.I0(data_out[32]),
        .I1(data_out[48]),
        .I2(\w_inputs_pop_reg[67]_i_3 [0]),
        .I3(\w_inputs_pop_reg[67]_i_3 [1]),
        .I4(data_out[64]),
        .I5(weights_update[32]),
        .O(\num_of_before_reg[0]_6 [0]));
  LUT3 #(
    .INIT(8'hAC)) 
    \w_inputs_pop_reg[67]_i_4 
       (.I0(\ram_reg[0][95]_0 [3]),
        .I1(\ram_reg[0][95]_0 [35]),
        .I2(\ram_reg[1][0]_0 [0]),
        .O(\ram_reg[1][78]_0 [3]));
  LUT3 #(
    .INIT(8'hAC)) 
    \w_inputs_pop_reg[67]_i_5 
       (.I0(\ram_reg[0][95]_0 [2]),
        .I1(\ram_reg[0][95]_0 [34]),
        .I2(\ram_reg[1][0]_0 [0]),
        .O(\ram_reg[1][78]_0 [2]));
  LUT3 #(
    .INIT(8'hAC)) 
    \w_inputs_pop_reg[67]_i_6 
       (.I0(\ram_reg[0][95]_0 [1]),
        .I1(\ram_reg[0][95]_0 [33]),
        .I2(\ram_reg[1][0]_0 [0]),
        .O(\ram_reg[1][78]_0 [1]));
  LUT3 #(
    .INIT(8'hAC)) 
    \w_inputs_pop_reg[67]_i_7 
       (.I0(\ram_reg[0][95]_0 [0]),
        .I1(\ram_reg[0][95]_0 [32]),
        .I2(\ram_reg[1][0]_0 [0]),
        .O(\ram_reg[1][78]_0 [0]));
  LUT6 #(
    .INIT(64'h5530553FAACFAAC0)) 
    \w_inputs_pop_reg[71]_i_12 
       (.I0(data_out[39]),
        .I1(data_out[55]),
        .I2(\w_inputs_pop_reg[67]_i_3 [0]),
        .I3(\w_inputs_pop_reg[67]_i_3 [1]),
        .I4(data_out[71]),
        .I5(weights_update[39]),
        .O(\num_of_before_reg[0]_5 [3]));
  LUT6 #(
    .INIT(64'h5530553FAACFAAC0)) 
    \w_inputs_pop_reg[71]_i_13 
       (.I0(data_out[38]),
        .I1(data_out[54]),
        .I2(\w_inputs_pop_reg[67]_i_3 [0]),
        .I3(\w_inputs_pop_reg[67]_i_3 [1]),
        .I4(data_out[70]),
        .I5(weights_update[38]),
        .O(\num_of_before_reg[0]_5 [2]));
  LUT6 #(
    .INIT(64'h5530553FAACFAAC0)) 
    \w_inputs_pop_reg[71]_i_14 
       (.I0(data_out[37]),
        .I1(data_out[53]),
        .I2(\w_inputs_pop_reg[67]_i_3 [0]),
        .I3(\w_inputs_pop_reg[67]_i_3 [1]),
        .I4(data_out[69]),
        .I5(weights_update[37]),
        .O(\num_of_before_reg[0]_5 [1]));
  LUT6 #(
    .INIT(64'h5530553FAACFAAC0)) 
    \w_inputs_pop_reg[71]_i_15 
       (.I0(data_out[36]),
        .I1(data_out[52]),
        .I2(\w_inputs_pop_reg[67]_i_3 [0]),
        .I3(\w_inputs_pop_reg[67]_i_3 [1]),
        .I4(data_out[68]),
        .I5(weights_update[36]),
        .O(\num_of_before_reg[0]_5 [0]));
  LUT3 #(
    .INIT(8'hAC)) 
    \w_inputs_pop_reg[71]_i_4 
       (.I0(\ram_reg[0][95]_0 [7]),
        .I1(\ram_reg[0][95]_0 [39]),
        .I2(\ram_reg[1][0]_0 [0]),
        .O(\ram_reg[1][78]_0 [7]));
  LUT3 #(
    .INIT(8'hAC)) 
    \w_inputs_pop_reg[71]_i_5 
       (.I0(\ram_reg[0][95]_0 [6]),
        .I1(\ram_reg[0][95]_0 [38]),
        .I2(\ram_reg[1][0]_0 [0]),
        .O(\ram_reg[1][78]_0 [6]));
  LUT3 #(
    .INIT(8'hAC)) 
    \w_inputs_pop_reg[71]_i_6 
       (.I0(\ram_reg[0][95]_0 [5]),
        .I1(\ram_reg[0][95]_0 [37]),
        .I2(\ram_reg[1][0]_0 [0]),
        .O(\ram_reg[1][78]_0 [5]));
  LUT3 #(
    .INIT(8'hAC)) 
    \w_inputs_pop_reg[71]_i_7 
       (.I0(\ram_reg[0][95]_0 [4]),
        .I1(\ram_reg[0][95]_0 [36]),
        .I2(\ram_reg[1][0]_0 [0]),
        .O(\ram_reg[1][78]_0 [4]));
  LUT6 #(
    .INIT(64'h5530553FAACFAAC0)) 
    \w_inputs_pop_reg[75]_i_12 
       (.I0(data_out[43]),
        .I1(data_out[59]),
        .I2(\w_inputs_pop_reg[67]_i_3 [0]),
        .I3(\w_inputs_pop_reg[67]_i_3 [1]),
        .I4(data_out[75]),
        .I5(weights_update[43]),
        .O(\num_of_before_reg[0]_4 [3]));
  LUT6 #(
    .INIT(64'h5530553FAACFAAC0)) 
    \w_inputs_pop_reg[75]_i_13 
       (.I0(data_out[42]),
        .I1(data_out[58]),
        .I2(\w_inputs_pop_reg[67]_i_3 [0]),
        .I3(\w_inputs_pop_reg[67]_i_3 [1]),
        .I4(data_out[74]),
        .I5(weights_update[42]),
        .O(\num_of_before_reg[0]_4 [2]));
  LUT6 #(
    .INIT(64'h5530553FAACFAAC0)) 
    \w_inputs_pop_reg[75]_i_14 
       (.I0(data_out[41]),
        .I1(data_out[57]),
        .I2(\w_inputs_pop_reg[67]_i_3 [0]),
        .I3(\w_inputs_pop_reg[67]_i_3 [1]),
        .I4(data_out[73]),
        .I5(weights_update[41]),
        .O(\num_of_before_reg[0]_4 [1]));
  LUT6 #(
    .INIT(64'h5530553FAACFAAC0)) 
    \w_inputs_pop_reg[75]_i_15 
       (.I0(data_out[40]),
        .I1(data_out[56]),
        .I2(\w_inputs_pop_reg[67]_i_3 [0]),
        .I3(\w_inputs_pop_reg[67]_i_3 [1]),
        .I4(data_out[72]),
        .I5(weights_update[40]),
        .O(\num_of_before_reg[0]_4 [0]));
  LUT3 #(
    .INIT(8'hAC)) 
    \w_inputs_pop_reg[75]_i_4 
       (.I0(\ram_reg[0][95]_0 [11]),
        .I1(\ram_reg[0][95]_0 [43]),
        .I2(\ram_reg[1][0]_0 [0]),
        .O(\ram_reg[1][78]_0 [11]));
  LUT3 #(
    .INIT(8'hAC)) 
    \w_inputs_pop_reg[75]_i_5 
       (.I0(\ram_reg[0][95]_0 [10]),
        .I1(\ram_reg[0][95]_0 [42]),
        .I2(\ram_reg[1][0]_0 [0]),
        .O(\ram_reg[1][78]_0 [10]));
  LUT3 #(
    .INIT(8'hAC)) 
    \w_inputs_pop_reg[75]_i_6 
       (.I0(\ram_reg[0][95]_0 [9]),
        .I1(\ram_reg[0][95]_0 [41]),
        .I2(\ram_reg[1][0]_0 [0]),
        .O(\ram_reg[1][78]_0 [9]));
  LUT3 #(
    .INIT(8'hAC)) 
    \w_inputs_pop_reg[75]_i_7 
       (.I0(\ram_reg[0][95]_0 [8]),
        .I1(\ram_reg[0][95]_0 [40]),
        .I2(\ram_reg[1][0]_0 [0]),
        .O(\ram_reg[1][78]_0 [8]));
  LUT6 #(
    .INIT(64'h5530553FAACFAAC0)) 
    \w_inputs_pop_reg[79]_i_11 
       (.I0(data_out[47]),
        .I1(data_out[63]),
        .I2(\w_inputs_pop_reg[67]_i_3 [0]),
        .I3(\w_inputs_pop_reg[67]_i_3 [1]),
        .I4(data_out[79]),
        .I5(weights_update[47]),
        .O(\num_of_before_reg[0]_3 [3]));
  LUT6 #(
    .INIT(64'h5530553FAACFAAC0)) 
    \w_inputs_pop_reg[79]_i_12 
       (.I0(data_out[46]),
        .I1(data_out[62]),
        .I2(\w_inputs_pop_reg[67]_i_3 [0]),
        .I3(\w_inputs_pop_reg[67]_i_3 [1]),
        .I4(data_out[78]),
        .I5(weights_update[46]),
        .O(\num_of_before_reg[0]_3 [2]));
  LUT6 #(
    .INIT(64'h5530553FAACFAAC0)) 
    \w_inputs_pop_reg[79]_i_13 
       (.I0(data_out[45]),
        .I1(data_out[61]),
        .I2(\w_inputs_pop_reg[67]_i_3 [0]),
        .I3(\w_inputs_pop_reg[67]_i_3 [1]),
        .I4(data_out[77]),
        .I5(weights_update[45]),
        .O(\num_of_before_reg[0]_3 [1]));
  LUT6 #(
    .INIT(64'h5530553FAACFAAC0)) 
    \w_inputs_pop_reg[79]_i_14 
       (.I0(data_out[44]),
        .I1(data_out[60]),
        .I2(\w_inputs_pop_reg[67]_i_3 [0]),
        .I3(\w_inputs_pop_reg[67]_i_3 [1]),
        .I4(data_out[76]),
        .I5(weights_update[44]),
        .O(\num_of_before_reg[0]_3 [0]));
  LUT3 #(
    .INIT(8'hAC)) 
    \w_inputs_pop_reg[79]_i_4 
       (.I0(\ram_reg[0][95]_0 [14]),
        .I1(\ram_reg[0][95]_0 [46]),
        .I2(\ram_reg[1][0]_0 [0]),
        .O(\ram_reg[1][78]_0 [14]));
  LUT3 #(
    .INIT(8'hAC)) 
    \w_inputs_pop_reg[79]_i_5 
       (.I0(\ram_reg[0][95]_0 [13]),
        .I1(\ram_reg[0][95]_0 [45]),
        .I2(\ram_reg[1][0]_0 [0]),
        .O(\ram_reg[1][78]_0 [13]));
  LUT3 #(
    .INIT(8'hAC)) 
    \w_inputs_pop_reg[79]_i_6 
       (.I0(\ram_reg[0][95]_0 [12]),
        .I1(\ram_reg[0][95]_0 [44]),
        .I2(\ram_reg[1][0]_0 [0]),
        .O(\ram_reg[1][78]_0 [12]));
  LUT6 #(
    .INIT(64'h01CD31FDFE32CE02)) 
    \w_inputs_pop_reg[7]_i_3 
       (.I0(data_out[55]),
        .I1(\w_inputs_pop_reg[67]_i_3 [1]),
        .I2(\w_inputs_pop_reg[67]_i_3 [0]),
        .I3(data_out[7]),
        .I4(data_out[23]),
        .I5(weights_update[7]),
        .O(\num_of_before_reg[1]_0 [3]));
  LUT6 #(
    .INIT(64'h01CD31FDFE32CE02)) 
    \w_inputs_pop_reg[7]_i_4 
       (.I0(data_out[54]),
        .I1(\w_inputs_pop_reg[67]_i_3 [1]),
        .I2(\w_inputs_pop_reg[67]_i_3 [0]),
        .I3(data_out[6]),
        .I4(data_out[22]),
        .I5(weights_update[6]),
        .O(\num_of_before_reg[1]_0 [2]));
  LUT6 #(
    .INIT(64'h01CD31FDFE32CE02)) 
    \w_inputs_pop_reg[7]_i_5 
       (.I0(data_out[53]),
        .I1(\w_inputs_pop_reg[67]_i_3 [1]),
        .I2(\w_inputs_pop_reg[67]_i_3 [0]),
        .I3(data_out[5]),
        .I4(data_out[21]),
        .I5(weights_update[5]),
        .O(\num_of_before_reg[1]_0 [1]));
  LUT6 #(
    .INIT(64'h01CD31FDFE32CE02)) 
    \w_inputs_pop_reg[7]_i_6 
       (.I0(data_out[52]),
        .I1(\w_inputs_pop_reg[67]_i_3 [1]),
        .I2(\w_inputs_pop_reg[67]_i_3 [0]),
        .I3(data_out[4]),
        .I4(data_out[20]),
        .I5(weights_update[4]),
        .O(\num_of_before_reg[1]_0 [0]));
  LUT1 #(
    .INIT(2'h2)) 
    \w_inputs_pop_reg[80]_i_1 
       (.I0(w_inputs_pop1[0]),
        .O(D[0]));
  LUT1 #(
    .INIT(2'h2)) 
    \w_inputs_pop_reg[81]_i_1 
       (.I0(w_inputs_pop1[1]),
        .O(D[1]));
  LUT1 #(
    .INIT(2'h2)) 
    \w_inputs_pop_reg[82]_i_1 
       (.I0(w_inputs_pop1[2]),
        .O(D[2]));
  LUT1 #(
    .INIT(2'h2)) 
    \w_inputs_pop_reg[83]_i_1 
       (.I0(w_inputs_pop1[3]),
        .O(D[3]));
  LUT3 #(
    .INIT(8'hAC)) 
    \w_inputs_pop_reg[83]_i_3 
       (.I0(\ram_reg[0][95]_0 [19]),
        .I1(\ram_reg[0][95]_0 [51]),
        .I2(\ram_reg[1][0]_0 [0]),
        .O(p_1_in[3]));
  LUT3 #(
    .INIT(8'hAC)) 
    \w_inputs_pop_reg[83]_i_4 
       (.I0(\ram_reg[0][95]_0 [18]),
        .I1(\ram_reg[0][95]_0 [50]),
        .I2(\ram_reg[1][0]_0 [0]),
        .O(p_1_in[2]));
  LUT3 #(
    .INIT(8'hAC)) 
    \w_inputs_pop_reg[83]_i_5 
       (.I0(\ram_reg[0][95]_0 [17]),
        .I1(\ram_reg[0][95]_0 [49]),
        .I2(\ram_reg[1][0]_0 [0]),
        .O(p_1_in[1]));
  LUT3 #(
    .INIT(8'hAC)) 
    \w_inputs_pop_reg[83]_i_6 
       (.I0(\ram_reg[0][95]_0 [16]),
        .I1(\ram_reg[0][95]_0 [48]),
        .I2(\ram_reg[1][0]_0 [0]),
        .O(p_1_in[0]));
  LUT1 #(
    .INIT(2'h2)) 
    \w_inputs_pop_reg[84]_i_1 
       (.I0(w_inputs_pop1[4]),
        .O(D[4]));
  LUT1 #(
    .INIT(2'h2)) 
    \w_inputs_pop_reg[85]_i_1 
       (.I0(w_inputs_pop1[5]),
        .O(D[5]));
  LUT1 #(
    .INIT(2'h2)) 
    \w_inputs_pop_reg[86]_i_1 
       (.I0(w_inputs_pop1[6]),
        .O(D[6]));
  LUT1 #(
    .INIT(2'h2)) 
    \w_inputs_pop_reg[87]_i_1 
       (.I0(w_inputs_pop1[7]),
        .O(D[7]));
  LUT3 #(
    .INIT(8'hAC)) 
    \w_inputs_pop_reg[87]_i_3 
       (.I0(\ram_reg[0][95]_0 [23]),
        .I1(\ram_reg[0][95]_0 [55]),
        .I2(\ram_reg[1][0]_0 [0]),
        .O(p_1_in[7]));
  LUT3 #(
    .INIT(8'hAC)) 
    \w_inputs_pop_reg[87]_i_4 
       (.I0(\ram_reg[0][95]_0 [22]),
        .I1(\ram_reg[0][95]_0 [54]),
        .I2(\ram_reg[1][0]_0 [0]),
        .O(p_1_in[6]));
  LUT3 #(
    .INIT(8'hAC)) 
    \w_inputs_pop_reg[87]_i_5 
       (.I0(\ram_reg[0][95]_0 [21]),
        .I1(\ram_reg[0][95]_0 [53]),
        .I2(\ram_reg[1][0]_0 [0]),
        .O(p_1_in[5]));
  LUT3 #(
    .INIT(8'hAC)) 
    \w_inputs_pop_reg[87]_i_6 
       (.I0(\ram_reg[0][95]_0 [20]),
        .I1(\ram_reg[0][95]_0 [52]),
        .I2(\ram_reg[1][0]_0 [0]),
        .O(p_1_in[4]));
  LUT1 #(
    .INIT(2'h2)) 
    \w_inputs_pop_reg[88]_i_1 
       (.I0(w_inputs_pop1[8]),
        .O(D[8]));
  LUT1 #(
    .INIT(2'h2)) 
    \w_inputs_pop_reg[89]_i_1 
       (.I0(w_inputs_pop1[9]),
        .O(D[9]));
  LUT1 #(
    .INIT(2'h2)) 
    \w_inputs_pop_reg[90]_i_1 
       (.I0(w_inputs_pop1[10]),
        .O(D[10]));
  LUT1 #(
    .INIT(2'h2)) 
    \w_inputs_pop_reg[91]_i_1 
       (.I0(w_inputs_pop1[11]),
        .O(D[11]));
  LUT3 #(
    .INIT(8'hAC)) 
    \w_inputs_pop_reg[91]_i_3 
       (.I0(\ram_reg[0][95]_0 [27]),
        .I1(\ram_reg[0][95]_0 [59]),
        .I2(\ram_reg[1][0]_0 [0]),
        .O(p_1_in[11]));
  LUT3 #(
    .INIT(8'hAC)) 
    \w_inputs_pop_reg[91]_i_4 
       (.I0(\ram_reg[0][95]_0 [26]),
        .I1(\ram_reg[0][95]_0 [58]),
        .I2(\ram_reg[1][0]_0 [0]),
        .O(p_1_in[10]));
  LUT3 #(
    .INIT(8'hAC)) 
    \w_inputs_pop_reg[91]_i_5 
       (.I0(\ram_reg[0][95]_0 [25]),
        .I1(\ram_reg[0][95]_0 [57]),
        .I2(\ram_reg[1][0]_0 [0]),
        .O(p_1_in[9]));
  LUT3 #(
    .INIT(8'hAC)) 
    \w_inputs_pop_reg[91]_i_6 
       (.I0(\ram_reg[0][95]_0 [24]),
        .I1(\ram_reg[0][95]_0 [56]),
        .I2(\ram_reg[1][0]_0 [0]),
        .O(p_1_in[8]));
  LUT1 #(
    .INIT(2'h2)) 
    \w_inputs_pop_reg[92]_i_1 
       (.I0(w_inputs_pop1[12]),
        .O(D[12]));
  LUT1 #(
    .INIT(2'h2)) 
    \w_inputs_pop_reg[93]_i_1 
       (.I0(w_inputs_pop1[13]),
        .O(D[13]));
  LUT1 #(
    .INIT(2'h2)) 
    \w_inputs_pop_reg[94]_i_1 
       (.I0(w_inputs_pop1[14]),
        .O(D[14]));
  LUT1 #(
    .INIT(2'h2)) 
    \w_inputs_pop_reg[95]_i_1 
       (.I0(w_inputs_pop1[15]),
        .O(D[15]));
  LUT3 #(
    .INIT(8'hAC)) 
    \w_inputs_pop_reg[95]_i_5 
       (.I0(\ram_reg[0][95]_0 [30]),
        .I1(\ram_reg[0][95]_0 [62]),
        .I2(\ram_reg[1][0]_0 [0]),
        .O(p_1_in[14]));
  LUT3 #(
    .INIT(8'hAC)) 
    \w_inputs_pop_reg[95]_i_6 
       (.I0(\ram_reg[0][95]_0 [29]),
        .I1(\ram_reg[0][95]_0 [61]),
        .I2(\ram_reg[1][0]_0 [0]),
        .O(p_1_in[13]));
  LUT3 #(
    .INIT(8'hAC)) 
    \w_inputs_pop_reg[95]_i_7 
       (.I0(\ram_reg[0][95]_0 [28]),
        .I1(\ram_reg[0][95]_0 [60]),
        .I2(\ram_reg[1][0]_0 [0]),
        .O(p_1_in[12]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \w_s[2][0]_i_1 
       (.I0(data_out_test[48]),
        .I1(data_out_test[144]),
        .I2(\ram_reg[1][0]_0 [0]),
        .O(data_out[48]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \w_s[2][10]_i_1 
       (.I0(data_out_test[58]),
        .I1(data_out_test[154]),
        .I2(\ram_reg[1][0]_0 [0]),
        .O(data_out[58]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \w_s[2][11]_i_1 
       (.I0(data_out_test[59]),
        .I1(data_out_test[155]),
        .I2(\ram_reg[1][0]_0 [0]),
        .O(data_out[59]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \w_s[2][12]_i_1 
       (.I0(data_out_test[60]),
        .I1(data_out_test[156]),
        .I2(\ram_reg[1][0]_0 [0]),
        .O(data_out[60]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \w_s[2][13]_i_1 
       (.I0(data_out_test[61]),
        .I1(data_out_test[157]),
        .I2(\ram_reg[1][0]_0 [0]),
        .O(data_out[61]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \w_s[2][14]_i_1 
       (.I0(data_out_test[62]),
        .I1(data_out_test[158]),
        .I2(\ram_reg[1][0]_0 [0]),
        .O(data_out[62]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \w_s[2][15]_i_1 
       (.I0(data_out_test[63]),
        .I1(data_out_test[159]),
        .I2(\ram_reg[1][0]_0 [0]),
        .O(data_out[63]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \w_s[2][1]_i_1 
       (.I0(data_out_test[49]),
        .I1(data_out_test[145]),
        .I2(\ram_reg[1][0]_0 [0]),
        .O(data_out[49]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \w_s[2][2]_i_1 
       (.I0(data_out_test[50]),
        .I1(data_out_test[146]),
        .I2(\ram_reg[1][0]_0 [0]),
        .O(data_out[50]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \w_s[2][3]_i_1 
       (.I0(data_out_test[51]),
        .I1(data_out_test[147]),
        .I2(\ram_reg[1][0]_0 [0]),
        .O(data_out[51]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \w_s[2][4]_i_1 
       (.I0(data_out_test[52]),
        .I1(data_out_test[148]),
        .I2(\ram_reg[1][0]_0 [0]),
        .O(data_out[52]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \w_s[2][5]_i_1 
       (.I0(data_out_test[53]),
        .I1(data_out_test[149]),
        .I2(\ram_reg[1][0]_0 [0]),
        .O(data_out[53]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \w_s[2][6]_i_1 
       (.I0(data_out_test[54]),
        .I1(data_out_test[150]),
        .I2(\ram_reg[1][0]_0 [0]),
        .O(data_out[54]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \w_s[2][7]_i_1 
       (.I0(data_out_test[55]),
        .I1(data_out_test[151]),
        .I2(\ram_reg[1][0]_0 [0]),
        .O(data_out[55]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \w_s[2][8]_i_1 
       (.I0(data_out_test[56]),
        .I1(data_out_test[152]),
        .I2(\ram_reg[1][0]_0 [0]),
        .O(data_out[56]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \w_s[2][9]_i_1 
       (.I0(data_out_test[57]),
        .I1(data_out_test[153]),
        .I2(\ram_reg[1][0]_0 [0]),
        .O(data_out[57]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \w_s[3][0]_i_1 
       (.I0(data_out_test[32]),
        .I1(data_out_test[128]),
        .I2(\ram_reg[1][0]_0 [0]),
        .O(data_out[32]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \w_s[3][10]_i_1 
       (.I0(data_out_test[42]),
        .I1(data_out_test[138]),
        .I2(\ram_reg[1][0]_0 [0]),
        .O(data_out[42]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \w_s[3][11]_i_1 
       (.I0(data_out_test[43]),
        .I1(data_out_test[139]),
        .I2(\ram_reg[1][0]_0 [0]),
        .O(data_out[43]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \w_s[3][12]_i_1 
       (.I0(data_out_test[44]),
        .I1(data_out_test[140]),
        .I2(\ram_reg[1][0]_0 [0]),
        .O(data_out[44]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \w_s[3][13]_i_1 
       (.I0(data_out_test[45]),
        .I1(data_out_test[141]),
        .I2(\ram_reg[1][0]_0 [0]),
        .O(data_out[45]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \w_s[3][14]_i_1 
       (.I0(data_out_test[46]),
        .I1(data_out_test[142]),
        .I2(\ram_reg[1][0]_0 [0]),
        .O(data_out[46]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \w_s[3][15]_i_1 
       (.I0(data_out_test[47]),
        .I1(data_out_test[143]),
        .I2(\ram_reg[1][0]_0 [0]),
        .O(data_out[47]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \w_s[3][1]_i_1 
       (.I0(data_out_test[33]),
        .I1(data_out_test[129]),
        .I2(\ram_reg[1][0]_0 [0]),
        .O(data_out[33]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \w_s[3][2]_i_1 
       (.I0(data_out_test[34]),
        .I1(data_out_test[130]),
        .I2(\ram_reg[1][0]_0 [0]),
        .O(data_out[34]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \w_s[3][3]_i_1 
       (.I0(data_out_test[35]),
        .I1(data_out_test[131]),
        .I2(\ram_reg[1][0]_0 [0]),
        .O(data_out[35]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \w_s[3][4]_i_1 
       (.I0(data_out_test[36]),
        .I1(data_out_test[132]),
        .I2(\ram_reg[1][0]_0 [0]),
        .O(data_out[36]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \w_s[3][5]_i_1 
       (.I0(data_out_test[37]),
        .I1(data_out_test[133]),
        .I2(\ram_reg[1][0]_0 [0]),
        .O(data_out[37]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \w_s[3][6]_i_1 
       (.I0(data_out_test[38]),
        .I1(data_out_test[134]),
        .I2(\ram_reg[1][0]_0 [0]),
        .O(data_out[38]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \w_s[3][7]_i_1 
       (.I0(data_out_test[39]),
        .I1(data_out_test[135]),
        .I2(\ram_reg[1][0]_0 [0]),
        .O(data_out[39]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \w_s[3][8]_i_1 
       (.I0(data_out_test[40]),
        .I1(data_out_test[136]),
        .I2(\ram_reg[1][0]_0 [0]),
        .O(data_out[40]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \w_s[3][9]_i_1 
       (.I0(data_out_test[41]),
        .I1(data_out_test[137]),
        .I2(\ram_reg[1][0]_0 [0]),
        .O(data_out[41]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \w_s[4][0]_i_1 
       (.I0(data_out_test[16]),
        .I1(data_out_test[112]),
        .I2(\ram_reg[1][0]_0 [0]),
        .O(data_out[16]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \w_s[4][10]_i_1 
       (.I0(data_out_test[26]),
        .I1(data_out_test[122]),
        .I2(\ram_reg[1][0]_0 [0]),
        .O(data_out[26]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \w_s[4][11]_i_1 
       (.I0(data_out_test[27]),
        .I1(data_out_test[123]),
        .I2(\ram_reg[1][0]_0 [0]),
        .O(data_out[27]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \w_s[4][12]_i_1 
       (.I0(data_out_test[28]),
        .I1(data_out_test[124]),
        .I2(\ram_reg[1][0]_0 [0]),
        .O(data_out[28]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \w_s[4][13]_i_1 
       (.I0(data_out_test[29]),
        .I1(data_out_test[125]),
        .I2(\ram_reg[1][0]_0 [0]),
        .O(data_out[29]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \w_s[4][14]_i_1 
       (.I0(data_out_test[30]),
        .I1(data_out_test[126]),
        .I2(\ram_reg[1][0]_0 [0]),
        .O(data_out[30]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \w_s[4][15]_i_1 
       (.I0(data_out_test[31]),
        .I1(data_out_test[127]),
        .I2(\ram_reg[1][0]_0 [0]),
        .O(data_out[31]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \w_s[4][1]_i_1 
       (.I0(data_out_test[17]),
        .I1(data_out_test[113]),
        .I2(\ram_reg[1][0]_0 [0]),
        .O(data_out[17]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \w_s[4][2]_i_1 
       (.I0(data_out_test[18]),
        .I1(data_out_test[114]),
        .I2(\ram_reg[1][0]_0 [0]),
        .O(data_out[18]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \w_s[4][3]_i_1 
       (.I0(data_out_test[19]),
        .I1(data_out_test[115]),
        .I2(\ram_reg[1][0]_0 [0]),
        .O(data_out[19]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \w_s[4][4]_i_1 
       (.I0(data_out_test[20]),
        .I1(data_out_test[116]),
        .I2(\ram_reg[1][0]_0 [0]),
        .O(data_out[20]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \w_s[4][5]_i_1 
       (.I0(data_out_test[21]),
        .I1(data_out_test[117]),
        .I2(\ram_reg[1][0]_0 [0]),
        .O(data_out[21]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \w_s[4][6]_i_1 
       (.I0(data_out_test[22]),
        .I1(data_out_test[118]),
        .I2(\ram_reg[1][0]_0 [0]),
        .O(data_out[22]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \w_s[4][7]_i_1 
       (.I0(data_out_test[23]),
        .I1(data_out_test[119]),
        .I2(\ram_reg[1][0]_0 [0]),
        .O(data_out[23]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \w_s[4][8]_i_1 
       (.I0(data_out_test[24]),
        .I1(data_out_test[120]),
        .I2(\ram_reg[1][0]_0 [0]),
        .O(data_out[24]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \w_s[4][9]_i_1 
       (.I0(data_out_test[25]),
        .I1(data_out_test[121]),
        .I2(\ram_reg[1][0]_0 [0]),
        .O(data_out[25]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \w_s[5][0]_i_1 
       (.I0(data_out_test[0]),
        .I1(data_out_test[96]),
        .I2(\ram_reg[1][0]_0 [0]),
        .O(data_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \w_s[5][10]_i_1 
       (.I0(data_out_test[10]),
        .I1(data_out_test[106]),
        .I2(\ram_reg[1][0]_0 [0]),
        .O(data_out[10]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \w_s[5][11]_i_1 
       (.I0(data_out_test[11]),
        .I1(data_out_test[107]),
        .I2(\ram_reg[1][0]_0 [0]),
        .O(data_out[11]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \w_s[5][12]_i_1 
       (.I0(data_out_test[12]),
        .I1(data_out_test[108]),
        .I2(\ram_reg[1][0]_0 [0]),
        .O(data_out[12]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \w_s[5][13]_i_1 
       (.I0(data_out_test[13]),
        .I1(data_out_test[109]),
        .I2(\ram_reg[1][0]_0 [0]),
        .O(data_out[13]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \w_s[5][14]_i_1 
       (.I0(data_out_test[14]),
        .I1(data_out_test[110]),
        .I2(\ram_reg[1][0]_0 [0]),
        .O(data_out[14]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \w_s[5][15]_i_1 
       (.I0(data_out_test[15]),
        .I1(data_out_test[111]),
        .I2(\ram_reg[1][0]_0 [0]),
        .O(data_out[15]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \w_s[5][1]_i_1 
       (.I0(data_out_test[1]),
        .I1(data_out_test[97]),
        .I2(\ram_reg[1][0]_0 [0]),
        .O(data_out[1]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \w_s[5][2]_i_1 
       (.I0(data_out_test[2]),
        .I1(data_out_test[98]),
        .I2(\ram_reg[1][0]_0 [0]),
        .O(data_out[2]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \w_s[5][3]_i_1 
       (.I0(data_out_test[3]),
        .I1(data_out_test[99]),
        .I2(\ram_reg[1][0]_0 [0]),
        .O(data_out[3]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \w_s[5][4]_i_1 
       (.I0(data_out_test[4]),
        .I1(data_out_test[100]),
        .I2(\ram_reg[1][0]_0 [0]),
        .O(data_out[4]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \w_s[5][5]_i_1 
       (.I0(data_out_test[5]),
        .I1(data_out_test[101]),
        .I2(\ram_reg[1][0]_0 [0]),
        .O(data_out[5]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \w_s[5][6]_i_1 
       (.I0(data_out_test[6]),
        .I1(data_out_test[102]),
        .I2(\ram_reg[1][0]_0 [0]),
        .O(data_out[6]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \w_s[5][7]_i_1 
       (.I0(data_out_test[7]),
        .I1(data_out_test[103]),
        .I2(\ram_reg[1][0]_0 [0]),
        .O(data_out[7]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \w_s[5][8]_i_1 
       (.I0(data_out_test[8]),
        .I1(data_out_test[104]),
        .I2(\ram_reg[1][0]_0 [0]),
        .O(data_out[8]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \w_s[5][9]_i_1 
       (.I0(data_out_test[9]),
        .I1(data_out_test[105]),
        .I2(\ram_reg[1][0]_0 [0]),
        .O(data_out[9]));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule
`endif
