multiline_comment|/* $Id: cache.c,v 1.10 2000/03/07 11:58:34 gniibe Exp $&n; *&n; *  linux/arch/sh/mm/cache.c&n; *&n; * Copyright (C) 1999, 2000  Niibe Yutaka&n; *&n; */
macro_line|#include &lt;linux/init.h&gt;
macro_line|#include &lt;linux/mman.h&gt;
macro_line|#include &lt;linux/mm.h&gt;
macro_line|#include &lt;linux/threads.h&gt;
macro_line|#include &lt;asm/page.h&gt;
macro_line|#include &lt;asm/pgtable.h&gt;
macro_line|#include &lt;asm/processor.h&gt;
macro_line|#include &lt;asm/cache.h&gt;
macro_line|#include &lt;asm/io.h&gt;
macro_line|#include &lt;asm/uaccess.h&gt;
macro_line|#if defined(__sh3__)
DECL|macro|CCR
mdefine_line|#define CCR&t;&t;0xffffffec&t;/* Address of Cache Control Register */
DECL|macro|CCR_CACHE_VAL
mdefine_line|#define CCR_CACHE_VAL&t;0x00000005&t;/* 8k-byte cache, P1-wb, enable */
DECL|macro|CCR_CACHE_INIT
mdefine_line|#define CCR_CACHE_INIT&t;0x0000000d&t;/* 8k-byte cache, CF, P1-wb, enable */
DECL|macro|CCR_CACHE_ENABLE
mdefine_line|#define CCR_CACHE_ENABLE&t; 1
DECL|macro|CACHE_IC_ADDRESS_ARRAY
mdefine_line|#define CACHE_IC_ADDRESS_ARRAY 0xf0000000 /* SH-3 has unified cache system */
DECL|macro|CACHE_OC_ADDRESS_ARRAY
mdefine_line|#define CACHE_OC_ADDRESS_ARRAY 0xf0000000
DECL|macro|CACHE_VALID
mdefine_line|#define CACHE_VALID&t;  1
DECL|macro|CACHE_UPDATED
mdefine_line|#define CACHE_UPDATED&t;  2
multiline_comment|/* 7709A/7729 has 16K cache (256-entry), while 7702 has only 2K(direct)&n;   7702 is not supported (yet) */
DECL|struct|_cache_system_info
r_struct
id|_cache_system_info
(brace
DECL|member|way_shift
r_int
id|way_shift
suffix:semicolon
DECL|member|entry_mask
r_int
id|entry_mask
suffix:semicolon
DECL|member|num_entries
r_int
id|num_entries
suffix:semicolon
)brace
suffix:semicolon
multiline_comment|/* Data at BSS is cleared after setting this variable.&n;   So, we Should not placed this variable at BSS section.&n;   Initialize this, it is placed at data section. */
DECL|variable|cache_system_info
r_static
r_struct
id|_cache_system_info
id|cache_system_info
op_assign
(brace
l_int|0
comma
)brace
suffix:semicolon
DECL|macro|CACHE_OC_WAY_SHIFT
mdefine_line|#define CACHE_OC_WAY_SHIFT&t;(cache_system_info.way_shift)
DECL|macro|CACHE_IC_WAY_SHIFT
mdefine_line|#define CACHE_IC_WAY_SHIFT&t;(cache_system_info.way_shift)
DECL|macro|CACHE_OC_ENTRY_SHIFT
mdefine_line|#define CACHE_OC_ENTRY_SHIFT    4
DECL|macro|CACHE_OC_ENTRY_MASK
mdefine_line|#define CACHE_OC_ENTRY_MASK&t;(cache_system_info.entry_mask)
DECL|macro|CACHE_IC_ENTRY_MASK
mdefine_line|#define CACHE_IC_ENTRY_MASK&t;(cache_system_info.entry_mask)
DECL|macro|CACHE_OC_NUM_ENTRIES
mdefine_line|#define CACHE_OC_NUM_ENTRIES&t;(cache_system_info.num_entries)
DECL|macro|CACHE_OC_NUM_WAYS
mdefine_line|#define CACHE_OC_NUM_WAYS&t;4
DECL|macro|CACHE_IC_NUM_WAYS
mdefine_line|#define CACHE_IC_NUM_WAYS&t;4
macro_line|#elif defined(__SH4__)
DECL|macro|CCR
mdefine_line|#define CCR&t;&t; 0xff00001c&t;/* Address of Cache Control Register */
DECL|macro|CCR_CACHE_VAL
mdefine_line|#define CCR_CACHE_VAL&t; 0x00000105&t;/* 8k+16k-byte cache,P1-wb,enable */
DECL|macro|CCR_CACHE_INIT
mdefine_line|#define CCR_CACHE_INIT&t; 0x0000090d&t;/* ICI,ICE(8k), OCI,P1-wb,OCE(16k) */
DECL|macro|CCR_CACHE_ENABLE
mdefine_line|#define CCR_CACHE_ENABLE 0x00000101
DECL|macro|CACHE_IC_ADDRESS_ARRAY
mdefine_line|#define CACHE_IC_ADDRESS_ARRAY 0xf0000000
DECL|macro|CACHE_OC_ADDRESS_ARRAY
mdefine_line|#define CACHE_OC_ADDRESS_ARRAY 0xf4000000
DECL|macro|CACHE_VALID
mdefine_line|#define CACHE_VALID&t;  1
DECL|macro|CACHE_UPDATED
mdefine_line|#define CACHE_UPDATED&t;  2
DECL|macro|CACHE_OC_WAY_SHIFT
mdefine_line|#define CACHE_OC_WAY_SHIFT       13
DECL|macro|CACHE_IC_WAY_SHIFT
mdefine_line|#define CACHE_IC_WAY_SHIFT       13
DECL|macro|CACHE_OC_ENTRY_SHIFT
mdefine_line|#define CACHE_OC_ENTRY_SHIFT      5
DECL|macro|CACHE_IC_ENTRY_SHIFT
mdefine_line|#define CACHE_IC_ENTRY_SHIFT      5
DECL|macro|CACHE_OC_ENTRY_MASK
mdefine_line|#define CACHE_OC_ENTRY_MASK  0x3fe0
DECL|macro|CACHE_OC_ENTRY_PHYS_MASK
mdefine_line|#define CACHE_OC_ENTRY_PHYS_MASK  0x0fe0
DECL|macro|CACHE_IC_ENTRY_MASK
mdefine_line|#define CACHE_IC_ENTRY_MASK  0x1fe0
DECL|macro|CACHE_IC_NUM_ENTRIES
mdefine_line|#define CACHE_IC_NUM_ENTRIES&t;256
DECL|macro|CACHE_OC_NUM_ENTRIES
mdefine_line|#define CACHE_OC_NUM_ENTRIES&t;512
DECL|macro|CACHE_OC_NUM_WAYS
mdefine_line|#define CACHE_OC_NUM_WAYS&t;  1
DECL|macro|CACHE_IC_NUM_WAYS
mdefine_line|#define CACHE_IC_NUM_WAYS&t;  1
macro_line|#endif
multiline_comment|/*&n; * Write back all the cache.&n; *&n; * For SH-4, we only need to flush (write back) Operand Cache,&n; * as Instruction Cache doesn&squot;t have &quot;updated&quot; data.&n; *&n; * Assumes that this is called in interrupt disabled context, and P2.&n; * Shuld be INLINE function.&n; */
DECL|function|cache_wback_all
r_static
r_inline
r_void
id|cache_wback_all
c_func
(paren
r_void
)paren
(brace
r_int
r_int
id|addr
comma
id|data
comma
id|i
comma
id|j
suffix:semicolon
r_for
c_loop
(paren
id|i
op_assign
l_int|0
suffix:semicolon
id|i
OL
id|CACHE_OC_NUM_ENTRIES
suffix:semicolon
id|i
op_increment
)paren
(brace
r_for
c_loop
(paren
id|j
op_assign
l_int|0
suffix:semicolon
id|j
OL
id|CACHE_OC_NUM_WAYS
suffix:semicolon
id|j
op_increment
)paren
(brace
id|addr
op_assign
id|CACHE_OC_ADDRESS_ARRAY
op_or
(paren
id|j
op_lshift
id|CACHE_OC_WAY_SHIFT
)paren
op_or
(paren
id|i
op_lshift
id|CACHE_OC_ENTRY_SHIFT
)paren
suffix:semicolon
id|data
op_assign
id|ctrl_inl
c_func
(paren
id|addr
)paren
suffix:semicolon
r_if
c_cond
(paren
id|data
op_amp
id|CACHE_UPDATED
)paren
(brace
id|data
op_and_assign
op_complement
id|CACHE_UPDATED
suffix:semicolon
id|ctrl_outl
c_func
(paren
id|data
comma
id|addr
)paren
suffix:semicolon
)brace
)brace
)brace
)brace
r_static
r_void
id|__init
DECL|function|detect_cpu_and_cache_system
id|detect_cpu_and_cache_system
c_func
(paren
r_void
)paren
(brace
macro_line|#if defined(__sh3__)
r_int
r_int
id|addr0
comma
id|addr1
comma
id|data0
comma
id|data1
comma
id|data2
comma
id|data3
suffix:semicolon
id|jump_to_P2
c_func
(paren
)paren
suffix:semicolon
multiline_comment|/*&n;&t; * Check if the entry shadows or not.&n;&t; * When shadowed, it&squot;s 128-entry system.&n;&t; * Otherwise, it&squot;s 256-entry system.&n;&t; */
id|addr0
op_assign
id|CACHE_OC_ADDRESS_ARRAY
op_plus
(paren
l_int|3
op_lshift
l_int|12
)paren
suffix:semicolon
id|addr1
op_assign
id|CACHE_OC_ADDRESS_ARRAY
op_plus
(paren
l_int|1
op_lshift
l_int|12
)paren
suffix:semicolon
id|data0
op_assign
id|ctrl_inl
c_func
(paren
id|addr0
)paren
suffix:semicolon
id|data0
op_xor_assign
l_int|0x00000001
suffix:semicolon
id|ctrl_outl
c_func
(paren
id|data0
comma
id|addr0
)paren
suffix:semicolon
id|data1
op_assign
id|ctrl_inl
c_func
(paren
id|addr1
)paren
suffix:semicolon
id|data2
op_assign
id|data1
op_xor
l_int|0x00000001
suffix:semicolon
id|ctrl_outl
c_func
(paren
id|data2
comma
id|addr1
)paren
suffix:semicolon
id|data3
op_assign
id|ctrl_inl
c_func
(paren
id|addr0
)paren
suffix:semicolon
multiline_comment|/* Invaliate them, in case the cache has been enabled already. */
id|ctrl_outl
c_func
(paren
id|data0
op_amp
op_complement
l_int|0x00000001
comma
id|addr0
)paren
suffix:semicolon
id|ctrl_outl
c_func
(paren
id|data2
op_amp
op_complement
l_int|0x00000001
comma
id|addr1
)paren
suffix:semicolon
id|back_to_P1
c_func
(paren
)paren
suffix:semicolon
r_if
c_cond
(paren
id|data0
op_eq
id|data1
op_logical_and
id|data2
op_eq
id|data3
)paren
(brace
multiline_comment|/* Shadow */
id|cache_system_info.way_shift
op_assign
l_int|11
suffix:semicolon
id|cache_system_info.entry_mask
op_assign
l_int|0x7f0
suffix:semicolon
id|cache_system_info.num_entries
op_assign
l_int|128
suffix:semicolon
id|cpu_data-&gt;type
op_assign
id|CPU_SH7708
suffix:semicolon
)brace
r_else
(brace
multiline_comment|/* 7709A or 7729  */
id|cache_system_info.way_shift
op_assign
l_int|12
suffix:semicolon
id|cache_system_info.entry_mask
op_assign
l_int|0xff0
suffix:semicolon
id|cache_system_info.num_entries
op_assign
l_int|256
suffix:semicolon
id|cpu_data-&gt;type
op_assign
id|CPU_SH7729
suffix:semicolon
)brace
macro_line|#elif defined(__SH4__)
id|cpu_data-&gt;type
op_assign
id|CPU_SH7750
suffix:semicolon
macro_line|#endif
)brace
DECL|function|cache_init
r_void
id|__init
id|cache_init
c_func
(paren
r_void
)paren
(brace
r_int
r_int
id|ccr
suffix:semicolon
id|detect_cpu_and_cache_system
c_func
(paren
)paren
suffix:semicolon
id|ccr
op_assign
id|ctrl_inl
c_func
(paren
id|CCR
)paren
suffix:semicolon
r_if
c_cond
(paren
id|ccr
op_eq
id|CCR_CACHE_VAL
)paren
r_return
suffix:semicolon
id|jump_to_P2
c_func
(paren
)paren
suffix:semicolon
r_if
c_cond
(paren
id|ccr
op_amp
id|CCR_CACHE_ENABLE
)paren
multiline_comment|/*&n;&t;&t; * XXX: Should check RA here. &n;&t;&t; * If RA was 1, we only need to flush the half of the caches.&n;&t;&t; */
id|cache_wback_all
c_func
(paren
)paren
suffix:semicolon
id|ctrl_outl
c_func
(paren
id|CCR_CACHE_INIT
comma
id|CCR
)paren
suffix:semicolon
id|back_to_P1
c_func
(paren
)paren
suffix:semicolon
)brace
macro_line|#if defined(__SH4__)
multiline_comment|/*&n; * SH-4 has virtually indexed and physically tagged cache.&n; */
multiline_comment|/*&n; * Write back the dirty D-caches, but not invalidate them.&n; *&n; * START, END: Virtual Address&n; */
DECL|function|dcache_wback_range
r_static
r_void
id|dcache_wback_range
c_func
(paren
r_int
r_int
id|start
comma
r_int
r_int
id|end
)paren
(brace
r_int
r_int
id|v
suffix:semicolon
id|start
op_and_assign
op_complement
(paren
id|L1_CACHE_BYTES
op_minus
l_int|1
)paren
suffix:semicolon
r_for
c_loop
(paren
id|v
op_assign
id|start
suffix:semicolon
id|v
OL
id|end
suffix:semicolon
id|v
op_add_assign
id|L1_CACHE_BYTES
)paren
(brace
id|asm
r_volatile
(paren
l_string|&quot;ocbwb&t;%0&quot;
suffix:colon
multiline_comment|/* no output */
suffix:colon
l_string|&quot;m&quot;
(paren
id|__m
c_func
(paren
id|v
)paren
)paren
)paren
suffix:semicolon
)brace
)brace
multiline_comment|/*&n; * Invalidate I-caches.&n; *&n; * START, END: Virtual Address&n; *&n; */
DECL|function|icache_purge_range
r_static
r_void
id|icache_purge_range
c_func
(paren
r_int
r_int
id|start
comma
r_int
r_int
id|end
)paren
(brace
r_int
r_int
id|addr
comma
id|data
comma
id|v
suffix:semicolon
id|start
op_and_assign
op_complement
(paren
id|L1_CACHE_BYTES
op_minus
l_int|1
)paren
suffix:semicolon
id|jump_to_P2
c_func
(paren
)paren
suffix:semicolon
multiline_comment|/*&n;&t; * To handle the cache-line, we calculate the entry with virtual&n;&t; * address: entry = vaddr &amp; CACHE_IC_ENTRY_MASK.&n;&t; *&n;&t; * With A-bit &quot;on&quot;, data written to is translated by MMU and&n;&t; * compared the tag of cache and if it&squot;s not matched, nothing&n;&t; * will be occurred.  (We can avoid flushing other caches.)&n;&t; * &n;&t; */
r_for
c_loop
(paren
id|v
op_assign
id|start
suffix:semicolon
id|v
OL
id|end
suffix:semicolon
id|v
op_add_assign
id|L1_CACHE_BYTES
)paren
(brace
id|addr
op_assign
id|CACHE_IC_ADDRESS_ARRAY
op_or
(paren
id|v
op_amp
id|CACHE_IC_ENTRY_MASK
)paren
op_or
l_int|0x8
multiline_comment|/* A-bit */
suffix:semicolon
id|data
op_assign
(paren
id|v
op_amp
l_int|0xfffffc00
)paren
suffix:semicolon
multiline_comment|/* Valid=0 */
id|ctrl_outl
c_func
(paren
id|data
comma
id|addr
)paren
suffix:semicolon
)brace
id|back_to_P1
c_func
(paren
)paren
suffix:semicolon
)brace
multiline_comment|/*&n; * Write back the range of D-cache, and purge the I-cache.&n; *&n; * Called from sh/kernel/signal.c, after accessing the memory&n; * through U0 area.  START and END is the address of U0.&n; */
DECL|function|flush_icache_range
r_void
id|flush_icache_range
c_func
(paren
r_int
r_int
id|start
comma
r_int
r_int
id|end
)paren
(brace
id|dcache_wback_range
c_func
(paren
id|start
comma
id|end
)paren
suffix:semicolon
id|icache_purge_range
c_func
(paren
id|start
comma
id|end
)paren
suffix:semicolon
)brace
multiline_comment|/*&n; * Invalidate the I-cache of the page (don&squot;t need to write back D-cache).&n; *&n; * Called from kernel/ptrace.c, mm/memory.c after flush_page_to_ram is called.&n; */
DECL|function|flush_icache_page
r_void
id|flush_icache_page
c_func
(paren
r_struct
id|vm_area_struct
op_star
id|vma
comma
r_struct
id|page
op_star
id|pg
)paren
(brace
r_int
r_int
id|phys
comma
id|addr
comma
id|data
comma
id|i
suffix:semicolon
multiline_comment|/*&n;&t; * Alas, we don&squot;t know where the virtual address is,&n;&t; * So, we can&squot;t use icache_purge_range().&n;&t; */
multiline_comment|/* Physical address of this page */
id|phys
op_assign
(paren
id|pg
op_minus
id|mem_map
)paren
op_star
id|PAGE_SIZE
op_plus
id|__MEMORY_START
suffix:semicolon
id|jump_to_P2
c_func
(paren
)paren
suffix:semicolon
multiline_comment|/* Loop all the I-cache */
r_for
c_loop
(paren
id|i
op_assign
l_int|0
suffix:semicolon
id|i
OL
id|CACHE_IC_NUM_ENTRIES
suffix:semicolon
id|i
op_increment
)paren
(brace
id|addr
op_assign
id|CACHE_IC_ADDRESS_ARRAY
op_or
(paren
id|i
op_lshift
id|CACHE_IC_ENTRY_SHIFT
)paren
suffix:semicolon
id|data
op_assign
id|ctrl_inl
c_func
(paren
id|addr
)paren
suffix:semicolon
r_if
c_cond
(paren
(paren
id|data
op_amp
id|CACHE_VALID
)paren
op_logical_and
(paren
id|data
op_amp
id|PAGE_MASK
)paren
op_eq
id|phys
)paren
(brace
id|data
op_and_assign
op_complement
id|CACHE_VALID
suffix:semicolon
id|ctrl_outl
c_func
(paren
id|data
comma
id|addr
)paren
suffix:semicolon
)brace
)brace
id|back_to_P1
c_func
(paren
)paren
suffix:semicolon
)brace
DECL|function|flush_cache_all
r_void
id|flush_cache_all
c_func
(paren
r_void
)paren
(brace
r_int
r_int
id|addr
comma
id|data
comma
id|i
suffix:semicolon
r_int
r_int
id|flags
suffix:semicolon
id|save_and_cli
c_func
(paren
id|flags
)paren
suffix:semicolon
id|jump_to_P2
c_func
(paren
)paren
suffix:semicolon
multiline_comment|/* Loop all the D-cache */
r_for
c_loop
(paren
id|i
op_assign
l_int|0
suffix:semicolon
id|i
OL
id|CACHE_OC_NUM_ENTRIES
suffix:semicolon
id|i
op_increment
)paren
(brace
id|addr
op_assign
id|CACHE_OC_ADDRESS_ARRAY
op_or
(paren
id|i
op_lshift
id|CACHE_OC_ENTRY_SHIFT
)paren
suffix:semicolon
id|data
op_assign
id|ctrl_inl
c_func
(paren
id|addr
)paren
suffix:semicolon
r_if
c_cond
(paren
id|data
op_amp
id|CACHE_VALID
)paren
(brace
id|data
op_and_assign
op_complement
(paren
id|CACHE_UPDATED
op_or
id|CACHE_VALID
)paren
suffix:semicolon
id|ctrl_outl
c_func
(paren
id|data
comma
id|addr
)paren
suffix:semicolon
)brace
)brace
multiline_comment|/* Loop all the I-cache */
r_for
c_loop
(paren
id|i
op_assign
l_int|0
suffix:semicolon
id|i
OL
id|CACHE_IC_NUM_ENTRIES
suffix:semicolon
id|i
op_increment
)paren
(brace
id|addr
op_assign
id|CACHE_IC_ADDRESS_ARRAY
op_or
(paren
id|i
op_lshift
id|CACHE_IC_ENTRY_SHIFT
)paren
suffix:semicolon
id|data
op_assign
id|ctrl_inl
c_func
(paren
id|addr
)paren
suffix:semicolon
r_if
c_cond
(paren
id|data
op_amp
id|CACHE_VALID
)paren
(brace
id|data
op_and_assign
op_complement
id|CACHE_VALID
suffix:semicolon
id|ctrl_outl
c_func
(paren
id|data
comma
id|addr
)paren
suffix:semicolon
)brace
)brace
id|back_to_P1
c_func
(paren
)paren
suffix:semicolon
id|restore_flags
c_func
(paren
id|flags
)paren
suffix:semicolon
)brace
DECL|function|flush_cache_mm
r_void
id|flush_cache_mm
c_func
(paren
r_struct
id|mm_struct
op_star
id|mm
)paren
(brace
multiline_comment|/* Is there any good way? */
multiline_comment|/* XXX: possibly call flush_cache_range for each vm area */
id|flush_cache_all
c_func
(paren
)paren
suffix:semicolon
)brace
DECL|function|flush_cache_range
r_void
id|flush_cache_range
c_func
(paren
r_struct
id|mm_struct
op_star
id|mm
comma
r_int
r_int
id|start
comma
r_int
r_int
id|end
)paren
(brace
multiline_comment|/*&n;&t; * Calling&n;&t; *&t;dcache_flush_range(start, end);&n;&t; * is not good for the purpose of this function.  That is,&n;&t; * flushing cache lines indexed by the virtual address is not&n;&t; * sufficient.&n;&t; *&n;&t; * Instead, we need to flush the relevant cache lines which&n;&t; * hold the data of the corresponding physical memory, as we&n;&t; * have &quot;alias&quot; issues.&n;&t; *&n;&t; * This is needed because, kernel accesses the memory through&n;&t; * P1-area (and/or U0-area) and user-space accesses through U0-area.&n;&t; * And P1-area and U0-area may use different cache lines for&n;&t; * same physical memory.&n;&t; *&n;&t; * If we would call dcache_flush_range(), the line of P1-area&n;&t; * could remain in the cache, unflushed.&n;&t; */
r_int
r_int
id|addr
comma
id|data
comma
id|v
suffix:semicolon
id|start
op_and_assign
op_complement
(paren
id|L1_CACHE_BYTES
op_minus
l_int|1
)paren
suffix:semicolon
id|jump_to_P2
c_func
(paren
)paren
suffix:semicolon
r_for
c_loop
(paren
id|v
op_assign
id|start
suffix:semicolon
id|v
OL
id|end
suffix:semicolon
id|v
op_add_assign
id|L1_CACHE_BYTES
)paren
(brace
id|addr
op_assign
id|CACHE_OC_ADDRESS_ARRAY
op_or
(paren
id|v
op_amp
id|CACHE_OC_ENTRY_PHYS_MASK
)paren
op_or
l_int|0x8
multiline_comment|/* A-bit */
suffix:semicolon
id|data
op_assign
(paren
id|v
op_amp
l_int|0xfffffc00
)paren
suffix:semicolon
multiline_comment|/* Update=0, Valid=0 */
multiline_comment|/* Try all the cases for aliases */
id|ctrl_outl
c_func
(paren
id|data
comma
id|addr
)paren
suffix:semicolon
id|ctrl_outl
c_func
(paren
id|data
comma
id|addr
op_or
l_int|0x1000
)paren
suffix:semicolon
id|ctrl_outl
c_func
(paren
id|data
comma
id|addr
op_or
l_int|0x2000
)paren
suffix:semicolon
id|ctrl_outl
c_func
(paren
id|data
comma
id|addr
op_or
l_int|0x3000
)paren
suffix:semicolon
)brace
id|back_to_P1
c_func
(paren
)paren
suffix:semicolon
)brace
DECL|function|flush_cache_page
r_void
id|flush_cache_page
c_func
(paren
r_struct
id|vm_area_struct
op_star
id|vma
comma
r_int
r_int
id|addr
)paren
(brace
multiline_comment|/* XXX: Umm... this flush out all the cache lines.  Any improvement? */
id|flush_cache_range
c_func
(paren
id|vma-&gt;vm_mm
comma
id|addr
comma
id|addr
op_plus
id|PAGE_SIZE
)paren
suffix:semicolon
)brace
multiline_comment|/*&n; * After accessing the memory from kernel space (P1-area), we need to &n; * write back the cache line, to avoid &quot;alias&quot; issues.&n; *&n; * We search the D-cache to see if we have the entries corresponding to&n; * the page, and if found, write back them.&n; */
DECL|function|flush_page_to_ram
r_void
id|flush_page_to_ram
c_func
(paren
r_struct
id|page
op_star
id|pg
)paren
(brace
r_int
r_int
id|phys
comma
id|addr
comma
id|data
comma
id|i
suffix:semicolon
multiline_comment|/* Physical address of this page */
id|phys
op_assign
(paren
id|pg
op_minus
id|mem_map
)paren
op_star
id|PAGE_SIZE
op_plus
id|__MEMORY_START
suffix:semicolon
id|jump_to_P2
c_func
(paren
)paren
suffix:semicolon
multiline_comment|/* Loop all the D-cache */
r_for
c_loop
(paren
id|i
op_assign
l_int|0
suffix:semicolon
id|i
OL
id|CACHE_OC_NUM_ENTRIES
suffix:semicolon
id|i
op_increment
)paren
(brace
id|addr
op_assign
id|CACHE_OC_ADDRESS_ARRAY
op_or
(paren
id|i
op_lshift
id|CACHE_OC_ENTRY_SHIFT
)paren
suffix:semicolon
id|data
op_assign
id|ctrl_inl
c_func
(paren
id|addr
)paren
suffix:semicolon
r_if
c_cond
(paren
(paren
id|data
op_amp
id|CACHE_UPDATED
)paren
op_logical_and
(paren
id|data
op_amp
id|PAGE_MASK
)paren
op_eq
id|phys
)paren
(brace
id|data
op_and_assign
op_complement
id|CACHE_UPDATED
suffix:semicolon
id|ctrl_outl
c_func
(paren
id|data
comma
id|addr
)paren
suffix:semicolon
)brace
)brace
id|back_to_P1
c_func
(paren
)paren
suffix:semicolon
)brace
macro_line|#endif
eof
