[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 10000000
Simulation Instructions: 50000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 2639285 heartbeat IPC: 3.789 cumulative IPC: 3.789 (Simulation time: 00 hr 00 min 19 sec)
Warmup finished CPU 0 instructions: 10000001 cycles: 2639285 cumulative IPC: 3.789 (Simulation time: 00 hr 00 min 19 sec)
Warmup complete CPU 0 instructions: 10000001 cycles: 2639285 cumulative IPC: 3.789 (Simulation time: 00 hr 00 min 19 sec)
Heartbeat CPU 0 instructions: 20000001 cycles: 13669299 heartbeat IPC: 0.9066 cumulative IPC: 0.9066 (Simulation time: 00 hr 01 min 04 sec)
Heartbeat CPU 0 instructions: 30000005 cycles: 24718964 heartbeat IPC: 0.905 cumulative IPC: 0.9058 (Simulation time: 00 hr 01 min 49 sec)
Heartbeat CPU 0 instructions: 40000008 cycles: 35842673 heartbeat IPC: 0.899 cumulative IPC: 0.9035 (Simulation time: 00 hr 02 min 36 sec)
Heartbeat CPU 0 instructions: 50000009 cycles: 46818905 heartbeat IPC: 0.9111 cumulative IPC: 0.9054 (Simulation time: 00 hr 03 min 21 sec)
Simulation finished CPU 0 instructions: 50000004 cycles: 55338005 cumulative IPC: 0.9035 (Simulation time: 00 hr 04 min 07 sec)
Simulation complete CPU 0 instructions: 50000004 cycles: 55338005 cumulative IPC: 0.9035 (Simulation time: 00 hr 04 min 07 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs 603.bwaves_s-2931B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.9035 instructions: 50000004 cycles: 55338005
CPU 0 Branch Prediction Accuracy: 80.62% MPKI: 1.636 Average ROB Occupancy at Mispredict: 296.8
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 1.636
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

cpu0->cpu0_STLB TOTAL        ACCESS:      87140 HIT:      76496 MISS:      10644 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:      87140 HIT:      76496 MISS:      10644 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 227.7 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    1162815 HIT:     428991 MISS:     733824 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:     518622 HIT:      87815 MISS:     430807 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     314739 HIT:      17022 MISS:     297717 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     318804 HIT:     315107 MISS:       3697 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      10650 HIT:       9047 MISS:       1603 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 224.9 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    5681369 HIT:    5681361 MISS:          8 MSHR_MERGE:          1
cpu0->cpu0_L1I LOAD         ACCESS:    5681369 HIT:    5681361 MISS:          8 MSHR_MERGE:          1
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 237.4 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   16975492 HIT:   15354135 MISS:    1621357 MSHR_MERGE:     776985
cpu0->cpu0_L1D LOAD         ACCESS:    7818533 HIT:    7293064 MISS:     525469 MSHR_MERGE:       6823
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    9146288 HIT:    8061050 MISS:    1085238 MSHR_MERGE:     770162
cpu0->cpu0_L1D TRANSLATION  ACCESS:      10671 HIT:         21 MISS:      10650 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 204.3 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    4542959 HIT:    4542959 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB LOAD         ACCESS:    4542959 HIT:    4542959 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: - cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   15676864 HIT:   15581716 MISS:      95148 MSHR_MERGE:       8008
cpu0->cpu0_DTLB LOAD         ACCESS:   15676864 HIT:   15581716 MISS:      95148 MSHR_MERGE:       8008
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 32.95 cycles
cpu0->LLC TOTAL        ACCESS:    1031313 HIT:     349345 MISS:     681968 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     430807 HIT:      47020 MISS:     383787 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:     297716 HIT:         19 MISS:     297697 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     301187 HIT:     301050 MISS:        137 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       1603 HIT:       1256 MISS:        347 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 224.9 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:          9
  ROW_BUFFER_MISS:     681821
  AVG DBUS CONGESTED CYCLE: 11.26
Channel 0 WQ ROW_BUFFER_HIT:     104474
  ROW_BUFFER_MISS:     193563
  FULL:          0
Channel 0 REFRESHES ISSUED:       4612
