--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\win7software\xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle
ise -v 3 -s 4 -n 3 -fastpaths -xml top_layer.twx top_layer.ncd -o top_layer.twr
top_layer.pcf

Design file:              top_layer.ncd
Physical constraint file: top_layer.pcf
Device,package,speed:     xc3s100e,cp132,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk_50m
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
modle       |    1.410(R)|    0.569(R)|clk_50m_BUFGP     |   0.000|
music_en    |    0.563(R)|    0.848(R)|clk_50m_BUFGP     |   0.000|
pause       |    8.011(R)|    1.464(R)|clk_50m_BUFGP     |   0.000|
sw<0>       |    2.121(R)|    0.411(R)|clk_50m_BUFGP     |   0.000|
sw<1>       |    2.513(R)|    0.829(R)|clk_50m_BUFGP     |   0.000|
------------+------------+------------+------------------+--------+

Setup/Hold to clock left_shift
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
pause       |    2.654(R)|   -0.646(R)|left_shift_BUFGP  |   0.000|
------------+------------+------------+------------------+--------+

Setup/Hold to clock right_shift
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
pause       |    2.276(R)|   -0.013(R)|right_shift_IBUF  |   0.000|
------------+------------+------------+------------------+--------+

Clock clk_50m to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
VGA_BLUE<0> |   31.364(R)|clk_50m_BUFGP     |   0.000|
VGA_BLUE<1> |   30.771(R)|clk_50m_BUFGP     |   0.000|
VGA_GREEN<0>|   22.956(R)|clk_50m_BUFGP     |   0.000|
VGA_GREEN<1>|   21.559(R)|clk_50m_BUFGP     |   0.000|
VGA_GREEN<2>|   21.986(R)|clk_50m_BUFGP     |   0.000|
VGA_HS      |    7.322(R)|clk_50m_BUFGP     |   0.000|
VGA_RED<0>  |   32.243(R)|clk_50m_BUFGP     |   0.000|
VGA_RED<1>  |   22.063(R)|clk_50m_BUFGP     |   0.000|
VGA_RED<2>  |   22.194(R)|clk_50m_BUFGP     |   0.000|
VGA_VS      |    7.861(R)|clk_50m_BUFGP     |   0.000|
buzzout     |    8.916(R)|clk_50m_BUFGP     |   0.000|
led<0>      |   11.584(R)|clk_50m_BUFGP     |   0.000|
led<1>      |   11.070(R)|clk_50m_BUFGP     |   0.000|
led<2>      |   10.922(R)|clk_50m_BUFGP     |   0.000|
led<3>      |   10.391(R)|clk_50m_BUFGP     |   0.000|
led<4>      |   10.758(R)|clk_50m_BUFGP     |   0.000|
led<5>      |   11.145(R)|clk_50m_BUFGP     |   0.000|
led<7>      |   12.574(R)|clk_50m_BUFGP     |   0.000|
------------+------------+------------------+--------+

Clock left_shift to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
VGA_BLUE<0> |   27.256(R)|left_shift_BUFGP  |   0.000|
VGA_BLUE<1> |   27.203(R)|left_shift_BUFGP  |   0.000|
VGA_GREEN<0>|   28.245(R)|left_shift_BUFGP  |   0.000|
VGA_GREEN<1>|   26.384(R)|left_shift_BUFGP  |   0.000|
VGA_GREEN<2>|   26.631(R)|left_shift_BUFGP  |   0.000|
VGA_RED<0>  |   27.420(R)|left_shift_BUFGP  |   0.000|
VGA_RED<1>  |   27.300(R)|left_shift_BUFGP  |   0.000|
VGA_RED<2>  |   26.967(R)|left_shift_BUFGP  |   0.000|
------------+------------+------------------+--------+

Clock right_shift to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
VGA_BLUE<0> |   28.262(R)|right_shift_IBUF  |   0.000|
VGA_BLUE<1> |   28.209(R)|right_shift_IBUF  |   0.000|
VGA_GREEN<0>|   29.251(R)|right_shift_IBUF  |   0.000|
VGA_GREEN<1>|   27.390(R)|right_shift_IBUF  |   0.000|
VGA_GREEN<2>|   27.637(R)|right_shift_IBUF  |   0.000|
VGA_RED<0>  |   28.426(R)|right_shift_IBUF  |   0.000|
VGA_RED<1>  |   28.306(R)|right_shift_IBUF  |   0.000|
VGA_RED<2>  |   27.973(R)|right_shift_IBUF  |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk_50m
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_50m        |   14.936|         |         |         |
left_shift     |   21.451|         |         |         |
right_shift    |   22.225|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock left_shift
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
left_shift     |    7.951|         |         |         |
right_shift    |    8.950|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock right_shift
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
left_shift     |    7.985|         |         |         |
right_shift    |    7.688|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Thu Jan 08 18:02:49 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 181 MB



