
./bin/main.elf:     file format elf32-littlearm


Disassembly of section .text:

08000200 <OSStartHighRdy>:
@              e) Enable interrupts (tasks will run with interrupts enabled).
@********************************************************************************************************

.thumb_func
OSStartHighRdy:
    CPSID   I                                                   @ Prevent interruption during context switch
 8000200:	b672      	cpsid	i
    MOVW    R0, #:lower16:NVIC_SYSPRI14                         @ Set the PendSV exception priority
 8000202:	f64e 5022 	movw	r0, #60706	; 0xed22
    MOVT    R0, #:upper16:NVIC_SYSPRI14
 8000206:	f2ce 0000 	movt	r0, #57344	; 0xe000

    MOVW    R1, #:lower16:NVIC_PENDSV_PRI
 800020a:	f240 01ff 	movw	r1, #255	; 0xff
    MOVT    R1, #:upper16:NVIC_PENDSV_PRI
 800020e:	f2c0 0100 	movt	r1, #0
    STRB    R1, [R0]
 8000212:	7001      	strb	r1, [r0, #0]

    MOVW    R0, #:lower16:OS_CPU_ExceptStkBase                  @ Initialize the MSP to the OS_CPU_ExceptStkBase
 8000214:	f243 7090 	movw	r0, #14224	; 0x3790
    MOVT    R0, #:upper16:OS_CPU_ExceptStkBase
 8000218:	f2c2 0000 	movt	r0, #8192	; 0x2000
    LDR     R1, [R0]
 800021c:	6801      	ldr	r1, [r0, #0]
    MSR     MSP, R1
 800021e:	f381 8808 	msr	MSP, r1

    MOVW    R0, #:lower16:OSPrioCur                             @ OSPrioCur   = OSPrioHighRdy;
 8000222:	f242 502c 	movw	r0, #9516	; 0x252c
    MOVT    R0, #:upper16:OSPrioCur
 8000226:	f2c2 0000 	movt	r0, #8192	; 0x2000
    MOVW    R1, #:lower16:OSPrioHighRdy
 800022a:	f242 5120 	movw	r1, #9504	; 0x2520
    MOVT    R1, #:upper16:OSPrioHighRdy
 800022e:	f2c2 0100 	movt	r1, #8192	; 0x2000
    LDRB    R2, [R1]
 8000232:	780a      	ldrb	r2, [r1, #0]
    STRB    R2, [R0]
 8000234:	7002      	strb	r2, [r0, #0]

    MOVW    R5, #:lower16:OSTCBCurPtr
 8000236:	f242 55f8 	movw	r5, #9720	; 0x25f8
    MOVT    R5, #:upper16:OSTCBCurPtr
 800023a:	f2c2 0500 	movt	r5, #8192	; 0x2000
    MOVW    R1, #:lower16:OSTCBHighRdyPtr                       @ OSTCBCurPtr = OSTCBHighRdyPtr;
 800023e:	f242 6104 	movw	r1, #9732	; 0x2604
    MOVT    R1, #:upper16:OSTCBHighRdyPtr
 8000242:	f2c2 0100 	movt	r1, #8192	; 0x2000
    LDR     R2, [R1]
 8000246:	680a      	ldr	r2, [r1, #0]
    STR     R2, [R5]
 8000248:	602a      	str	r2, [r5, #0]

    LDR     R0, [R2]                                            @ R0 is new process SP; SP = OSTCBHighRdyPtr->StkPtr;
 800024a:	6810      	ldr	r0, [r2, #0]
    MSR     PSP, R0                                             @ Load PSP with new process SP
 800024c:	f380 8809 	msr	PSP, r0

    MRS     R0, CONTROL
 8000250:	f3ef 8014 	mrs	r0, CONTROL
    ORR     R0, R0, #2
 8000254:	f040 0002 	orr.w	r0, r0, #2
    MSR     CONTROL, R0
 8000258:	f380 8814 	msr	CONTROL, r0
    ISB                                                         @ Sync instruction stream
 800025c:	f3bf 8f6f 	isb	sy

    LDMFD    SP!, {R4-R11}                                      @ Restore r4-11 from new process stack
 8000260:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
    LDMFD    SP!, {R0-R3}                                       @ Restore r0, r3
 8000264:	bc0f      	pop	{r0, r1, r2, r3}
    LDMFD    SP!, {R12, LR}                                     @ Load R12 and LR
 8000266:	e8bd 5000 	ldmia.w	sp!, {ip, lr}
    LDMFD    SP!, {R1, R2}                                      @ Load PC and discard xPSR
 800026a:	bc06      	pop	{r1, r2}
    CPSIE    I
 800026c:	b662      	cpsie	i
    BX       R1
 800026e:	4708      	bx	r1

08000270 <OSCtxSw>:
@              triggers the PendSV exception which is where the real work is done.
@********************************************************************************************************

.thumb_func
OSCtxSw:
    LDR     R0, =NVIC_INT_CTRL                                  @ Trigger the PendSV exception (causes context switch)
 8000270:	4818      	ldr	r0, [pc, #96]	; (80002d4 <OS_CPU_PendSVHandler+0x50>)
    LDR     R1, =NVIC_PENDSVSET
 8000272:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
    STR     R1, [R0]
 8000276:	6001      	str	r1, [r0, #0]
    BX      LR
 8000278:	4770      	bx	lr

0800027a <OSIntCtxSw>:
@              be handled when there are no more interrupts active and interrupts are enabled.
@********************************************************************************************************

.thumb_func
OSIntCtxSw:
    LDR     R0, =NVIC_INT_CTRL                                  @ Trigger the PendSV exception (causes context switch)
 800027a:	4816      	ldr	r0, [pc, #88]	; (80002d4 <OS_CPU_PendSVHandler+0x50>)
    LDR     R1, =NVIC_PENDSVSET
 800027c:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
    STR     R1, [R0]
 8000280:	6001      	str	r1, [r0, #0]
    BX      LR
 8000282:	4770      	bx	lr

08000284 <OS_CPU_PendSVHandler>:
@              therefore safe to assume that context being switched out was using the process stack (PSP).
@********************************************************************************************************

.thumb_func
OS_CPU_PendSVHandler:
    CPSID   I                                                   @ Prevent interruption during context switch
 8000284:	b672      	cpsid	i
    MRS     R0, PSP                                             @ PSP is process stack pointer
 8000286:	f3ef 8009 	mrs	r0, PSP
    STMFD   R0!, {R4-R11}                                       @ Save remaining regs r4-11 on process stack
 800028a:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}

    MOVW    R5, #:lower16:OSTCBCurPtr                           @ OSTCBCurPtr->OSTCBStkPtr = SP;
 800028e:	f242 55f8 	movw	r5, #9720	; 0x25f8
    MOVT    R5, #:upper16:OSTCBCurPtr
 8000292:	f2c2 0500 	movt	r5, #8192	; 0x2000
    LDR     R6, [R5]
 8000296:	682e      	ldr	r6, [r5, #0]
    STR     R0, [R6]                                            @ R0 is SP of process being switched out
 8000298:	6030      	str	r0, [r6, #0]

                                                                @ At this point, entire context of process has been saved
    MOV     R4, LR                                              @ Save LR exc_return value
 800029a:	4674      	mov	r4, lr
    BL      OSTaskSwHook                                        @ OSTaskSwHook();
 800029c:	f005 ff08 	bl	80060b0 <OSTaskSwHook>

    MOVW    R0, #:lower16:OSPrioCur                             @ OSPrioCur   = OSPrioHighRdy;
 80002a0:	f242 502c 	movw	r0, #9516	; 0x252c
    MOVT    R0, #:upper16:OSPrioCur
 80002a4:	f2c2 0000 	movt	r0, #8192	; 0x2000
    MOVW    R1, #:lower16:OSPrioHighRdy
 80002a8:	f242 5120 	movw	r1, #9504	; 0x2520
    MOVT    R1, #:upper16:OSPrioHighRdy
 80002ac:	f2c2 0100 	movt	r1, #8192	; 0x2000
    LDRB    R2, [R1]
 80002b0:	780a      	ldrb	r2, [r1, #0]
    STRB    R2, [R0]
 80002b2:	7002      	strb	r2, [r0, #0]

    MOVW    R1, #:lower16:OSTCBHighRdyPtr                      @ OSTCBCurPtr = OSTCBHighRdyPtr;
 80002b4:	f242 6104 	movw	r1, #9732	; 0x2604
    MOVT    R1, #:upper16:OSTCBHighRdyPtr
 80002b8:	f2c2 0100 	movt	r1, #8192	; 0x2000
    LDR     R2, [R1]
 80002bc:	680a      	ldr	r2, [r1, #0]
    STR     R2, [R5]
 80002be:	602a      	str	r2, [r5, #0]

    ORR     LR, R4, #0xF4                                       @ Ensure exception return uses process stack
 80002c0:	f044 0ef4 	orr.w	lr, r4, #244	; 0xf4
    LDR     R0, [R2]                                            @ R0 is new process SP; SP = OSTCBHighRdyPtr->StkPtr;
 80002c4:	6810      	ldr	r0, [r2, #0]
    LDMFD   R0!, {R4-R11}                                       @ Restore r4-11 from new process stack
 80002c6:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
    MSR     PSP, R0                                             @ Load PSP with new process SP
 80002ca:	f380 8809 	msr	PSP, r0
    CPSIE   I
 80002ce:	b662      	cpsie	i
    BX      LR                                                  @ Exception return will restore remaining context
 80002d0:	4770      	bx	lr
 80002d2:	0000      	.short	0x0000
@              triggers the PendSV exception which is where the real work is done.
@********************************************************************************************************

.thumb_func
OSCtxSw:
    LDR     R0, =NVIC_INT_CTRL                                  @ Trigger the PendSV exception (causes context switch)
 80002d4:	e000ed04 	.word	0xe000ed04

080002d8 <CPU_IntDis>:
@              void  CPU_IntEn (void);
@********************************************************************************************************

.thumb_func
CPU_IntDis:
        CPSID   I
 80002d8:	b672      	cpsid	i
        BX      LR
 80002da:	4770      	bx	lr

080002dc <CPU_IntEn>:

.thumb_func
CPU_IntEn:
        CPSIE   I
 80002dc:	b662      	cpsie	i
        BX      LR
 80002de:	4770      	bx	lr

080002e0 <CPU_SR_Save>:
@                       }
@********************************************************************************************************

.thumb_func
CPU_SR_Save:
        MRS     R0, PRIMASK                     @ Set prio int mask to mask all (except faults)
 80002e0:	f3ef 8010 	mrs	r0, PRIMASK
        CPSID   I
 80002e4:	b672      	cpsid	i
        BX      LR
 80002e6:	4770      	bx	lr

080002e8 <CPU_SR_Restore>:

.thumb_func
CPU_SR_Restore:                                  @ See Note #2.
        MSR     PRIMASK, R0
 80002e8:	f380 8810 	msr	PRIMASK, r0
        BX      LR
 80002ec:	4770      	bx	lr

080002ee <CPU_WaitForInt>:
@ Argument(s) : none.
@********************************************************************************************************

.thumb_func
CPU_WaitForInt:
        WFI                                     @ Wait for interrupt
 80002ee:	bf30      	wfi
        BX      LR
 80002f0:	4770      	bx	lr

080002f2 <CPU_WaitForExcept>:
@ Argument(s) : none.
@********************************************************************************************************

.thumb_func
CPU_WaitForExcept:
        WFE                                     @ Wait for exception
 80002f2:	bf20      	wfe
        BX      LR
 80002f4:	4770      	bx	lr

080002f6 <CPU_CntLeadZeros>:
@                   #define'd in 'cpu_cfg.h' or 'cpu.h'.
@********************************************************************************************************

.thumb_func
CPU_CntLeadZeros:
        CLZ     R0, R0                          @ Count leading zeros
 80002f6:	fab0 f080 	clz	r0, r0
        BX      LR
 80002fa:	4770      	bx	lr

080002fc <CPU_CntTrailZeros>:
@                   #define'd in 'cpu_cfg.h' or 'cpu.h'.
@********************************************************************************************************

.thumb_func
CPU_CntTrailZeros:
        RBIT    R0, R0                          @ Reverse bits
 80002fc:	fa90 f0a0 	rbit	r0, r0
        CLZ     R0, R0                          @ Count trailing zeros
 8000300:	fab0 f080 	clz	r0, r0
        BX      LR
 8000304:	4770      	bx	lr

08000306 <CPU_RevBits>:
@                       'val's final bit  N       =  'val's original bit  0
@********************************************************************************************************

.thumb_func
CPU_RevBits:
        RBIT    R0, R0                          @ Reverse bits
 8000306:	fa90 f0a0 	rbit	r0, r0
        BX      LR
 800030a:	4770      	bx	lr

0800030c <__aeabi_uldivmod>:
 800030c:	b953      	cbnz	r3, 8000324 <__aeabi_uldivmod+0x18>
 800030e:	b94a      	cbnz	r2, 8000324 <__aeabi_uldivmod+0x18>
 8000310:	2900      	cmp	r1, #0
 8000312:	bf08      	it	eq
 8000314:	2800      	cmpeq	r0, #0
 8000316:	bf1c      	itt	ne
 8000318:	f04f 31ff 	movne.w	r1, #4294967295
 800031c:	f04f 30ff 	movne.w	r0, #4294967295
 8000320:	f000 b97e 	b.w	8000620 <__aeabi_idiv0>
 8000324:	f1ad 0c08 	sub.w	ip, sp, #8
 8000328:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800032c:	f000 f806 	bl	800033c <__udivmoddi4>
 8000330:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000334:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000338:	b004      	add	sp, #16
 800033a:	4770      	bx	lr

0800033c <__udivmoddi4>:
 800033c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000340:	468c      	mov	ip, r1
 8000342:	460e      	mov	r6, r1
 8000344:	4604      	mov	r4, r0
 8000346:	9d08      	ldr	r5, [sp, #32]
 8000348:	2b00      	cmp	r3, #0
 800034a:	d150      	bne.n	80003ee <__udivmoddi4+0xb2>
 800034c:	428a      	cmp	r2, r1
 800034e:	4617      	mov	r7, r2
 8000350:	d96c      	bls.n	800042c <__udivmoddi4+0xf0>
 8000352:	fab2 fe82 	clz	lr, r2
 8000356:	f1be 0f00 	cmp.w	lr, #0
 800035a:	d00b      	beq.n	8000374 <__udivmoddi4+0x38>
 800035c:	f1ce 0420 	rsb	r4, lr, #32
 8000360:	fa20 f404 	lsr.w	r4, r0, r4
 8000364:	fa01 f60e 	lsl.w	r6, r1, lr
 8000368:	ea44 0c06 	orr.w	ip, r4, r6
 800036c:	fa02 f70e 	lsl.w	r7, r2, lr
 8000370:	fa00 f40e 	lsl.w	r4, r0, lr
 8000374:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000378:	0c22      	lsrs	r2, r4, #16
 800037a:	fbbc f0f9 	udiv	r0, ip, r9
 800037e:	fa1f f887 	uxth.w	r8, r7
 8000382:	fb09 c610 	mls	r6, r9, r0, ip
 8000386:	ea42 4606 	orr.w	r6, r2, r6, lsl #16
 800038a:	fb00 f308 	mul.w	r3, r0, r8
 800038e:	42b3      	cmp	r3, r6
 8000390:	d909      	bls.n	80003a6 <__udivmoddi4+0x6a>
 8000392:	19f6      	adds	r6, r6, r7
 8000394:	f100 32ff 	add.w	r2, r0, #4294967295
 8000398:	f080 8122 	bcs.w	80005e0 <__udivmoddi4+0x2a4>
 800039c:	42b3      	cmp	r3, r6
 800039e:	f240 811f 	bls.w	80005e0 <__udivmoddi4+0x2a4>
 80003a2:	3802      	subs	r0, #2
 80003a4:	443e      	add	r6, r7
 80003a6:	1af6      	subs	r6, r6, r3
 80003a8:	b2a2      	uxth	r2, r4
 80003aa:	fbb6 f3f9 	udiv	r3, r6, r9
 80003ae:	fb09 6613 	mls	r6, r9, r3, r6
 80003b2:	ea42 4406 	orr.w	r4, r2, r6, lsl #16
 80003b6:	fb03 f808 	mul.w	r8, r3, r8
 80003ba:	45a0      	cmp	r8, r4
 80003bc:	d909      	bls.n	80003d2 <__udivmoddi4+0x96>
 80003be:	19e4      	adds	r4, r4, r7
 80003c0:	f103 32ff 	add.w	r2, r3, #4294967295
 80003c4:	f080 810a 	bcs.w	80005dc <__udivmoddi4+0x2a0>
 80003c8:	45a0      	cmp	r8, r4
 80003ca:	f240 8107 	bls.w	80005dc <__udivmoddi4+0x2a0>
 80003ce:	3b02      	subs	r3, #2
 80003d0:	443c      	add	r4, r7
 80003d2:	ebc8 0404 	rsb	r4, r8, r4
 80003d6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80003da:	2100      	movs	r1, #0
 80003dc:	2d00      	cmp	r5, #0
 80003de:	d062      	beq.n	80004a6 <__udivmoddi4+0x16a>
 80003e0:	fa24 f40e 	lsr.w	r4, r4, lr
 80003e4:	2300      	movs	r3, #0
 80003e6:	602c      	str	r4, [r5, #0]
 80003e8:	606b      	str	r3, [r5, #4]
 80003ea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003ee:	428b      	cmp	r3, r1
 80003f0:	d907      	bls.n	8000402 <__udivmoddi4+0xc6>
 80003f2:	2d00      	cmp	r5, #0
 80003f4:	d055      	beq.n	80004a2 <__udivmoddi4+0x166>
 80003f6:	2100      	movs	r1, #0
 80003f8:	e885 0041 	stmia.w	r5, {r0, r6}
 80003fc:	4608      	mov	r0, r1
 80003fe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000402:	fab3 f183 	clz	r1, r3
 8000406:	2900      	cmp	r1, #0
 8000408:	f040 8090 	bne.w	800052c <__udivmoddi4+0x1f0>
 800040c:	42b3      	cmp	r3, r6
 800040e:	d302      	bcc.n	8000416 <__udivmoddi4+0xda>
 8000410:	4282      	cmp	r2, r0
 8000412:	f200 80f8 	bhi.w	8000606 <__udivmoddi4+0x2ca>
 8000416:	1a84      	subs	r4, r0, r2
 8000418:	eb66 0603 	sbc.w	r6, r6, r3
 800041c:	2001      	movs	r0, #1
 800041e:	46b4      	mov	ip, r6
 8000420:	2d00      	cmp	r5, #0
 8000422:	d040      	beq.n	80004a6 <__udivmoddi4+0x16a>
 8000424:	e885 1010 	stmia.w	r5, {r4, ip}
 8000428:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800042c:	b912      	cbnz	r2, 8000434 <__udivmoddi4+0xf8>
 800042e:	2701      	movs	r7, #1
 8000430:	fbb7 f7f2 	udiv	r7, r7, r2
 8000434:	fab7 fe87 	clz	lr, r7
 8000438:	f1be 0f00 	cmp.w	lr, #0
 800043c:	d135      	bne.n	80004aa <__udivmoddi4+0x16e>
 800043e:	1bf3      	subs	r3, r6, r7
 8000440:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000444:	fa1f fc87 	uxth.w	ip, r7
 8000448:	2101      	movs	r1, #1
 800044a:	fbb3 f0f8 	udiv	r0, r3, r8
 800044e:	0c22      	lsrs	r2, r4, #16
 8000450:	fb08 3610 	mls	r6, r8, r0, r3
 8000454:	ea42 4606 	orr.w	r6, r2, r6, lsl #16
 8000458:	fb0c f300 	mul.w	r3, ip, r0
 800045c:	42b3      	cmp	r3, r6
 800045e:	d907      	bls.n	8000470 <__udivmoddi4+0x134>
 8000460:	19f6      	adds	r6, r6, r7
 8000462:	f100 32ff 	add.w	r2, r0, #4294967295
 8000466:	d202      	bcs.n	800046e <__udivmoddi4+0x132>
 8000468:	42b3      	cmp	r3, r6
 800046a:	f200 80ce 	bhi.w	800060a <__udivmoddi4+0x2ce>
 800046e:	4610      	mov	r0, r2
 8000470:	1af6      	subs	r6, r6, r3
 8000472:	b2a2      	uxth	r2, r4
 8000474:	fbb6 f3f8 	udiv	r3, r6, r8
 8000478:	fb08 6613 	mls	r6, r8, r3, r6
 800047c:	ea42 4406 	orr.w	r4, r2, r6, lsl #16
 8000480:	fb0c fc03 	mul.w	ip, ip, r3
 8000484:	45a4      	cmp	ip, r4
 8000486:	d907      	bls.n	8000498 <__udivmoddi4+0x15c>
 8000488:	19e4      	adds	r4, r4, r7
 800048a:	f103 32ff 	add.w	r2, r3, #4294967295
 800048e:	d202      	bcs.n	8000496 <__udivmoddi4+0x15a>
 8000490:	45a4      	cmp	ip, r4
 8000492:	f200 80b5 	bhi.w	8000600 <__udivmoddi4+0x2c4>
 8000496:	4613      	mov	r3, r2
 8000498:	ebcc 0404 	rsb	r4, ip, r4
 800049c:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004a0:	e79c      	b.n	80003dc <__udivmoddi4+0xa0>
 80004a2:	4629      	mov	r1, r5
 80004a4:	4628      	mov	r0, r5
 80004a6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004aa:	f1ce 0120 	rsb	r1, lr, #32
 80004ae:	fa06 f30e 	lsl.w	r3, r6, lr
 80004b2:	fa07 f70e 	lsl.w	r7, r7, lr
 80004b6:	fa20 f901 	lsr.w	r9, r0, r1
 80004ba:	ea4f 4817 	mov.w	r8, r7, lsr #16
 80004be:	40ce      	lsrs	r6, r1
 80004c0:	ea49 0903 	orr.w	r9, r9, r3
 80004c4:	fbb6 faf8 	udiv	sl, r6, r8
 80004c8:	ea4f 4419 	mov.w	r4, r9, lsr #16
 80004cc:	fb08 661a 	mls	r6, r8, sl, r6
 80004d0:	fa1f fc87 	uxth.w	ip, r7
 80004d4:	ea44 4306 	orr.w	r3, r4, r6, lsl #16
 80004d8:	fb0a f20c 	mul.w	r2, sl, ip
 80004dc:	429a      	cmp	r2, r3
 80004de:	fa00 f40e 	lsl.w	r4, r0, lr
 80004e2:	d90a      	bls.n	80004fa <__udivmoddi4+0x1be>
 80004e4:	19db      	adds	r3, r3, r7
 80004e6:	f10a 31ff 	add.w	r1, sl, #4294967295
 80004ea:	f080 8087 	bcs.w	80005fc <__udivmoddi4+0x2c0>
 80004ee:	429a      	cmp	r2, r3
 80004f0:	f240 8084 	bls.w	80005fc <__udivmoddi4+0x2c0>
 80004f4:	f1aa 0a02 	sub.w	sl, sl, #2
 80004f8:	443b      	add	r3, r7
 80004fa:	1a9b      	subs	r3, r3, r2
 80004fc:	fa1f f989 	uxth.w	r9, r9
 8000500:	fbb3 f1f8 	udiv	r1, r3, r8
 8000504:	fb08 3311 	mls	r3, r8, r1, r3
 8000508:	ea49 4303 	orr.w	r3, r9, r3, lsl #16
 800050c:	fb01 f60c 	mul.w	r6, r1, ip
 8000510:	429e      	cmp	r6, r3
 8000512:	d907      	bls.n	8000524 <__udivmoddi4+0x1e8>
 8000514:	19db      	adds	r3, r3, r7
 8000516:	f101 32ff 	add.w	r2, r1, #4294967295
 800051a:	d26b      	bcs.n	80005f4 <__udivmoddi4+0x2b8>
 800051c:	429e      	cmp	r6, r3
 800051e:	d969      	bls.n	80005f4 <__udivmoddi4+0x2b8>
 8000520:	3902      	subs	r1, #2
 8000522:	443b      	add	r3, r7
 8000524:	1b9b      	subs	r3, r3, r6
 8000526:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 800052a:	e78e      	b.n	800044a <__udivmoddi4+0x10e>
 800052c:	f1c1 0e20 	rsb	lr, r1, #32
 8000530:	fa22 f40e 	lsr.w	r4, r2, lr
 8000534:	408b      	lsls	r3, r1
 8000536:	4323      	orrs	r3, r4
 8000538:	fa20 f70e 	lsr.w	r7, r0, lr
 800053c:	fa06 f401 	lsl.w	r4, r6, r1
 8000540:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 8000544:	fa26 f60e 	lsr.w	r6, r6, lr
 8000548:	433c      	orrs	r4, r7
 800054a:	fbb6 f9fc 	udiv	r9, r6, ip
 800054e:	0c27      	lsrs	r7, r4, #16
 8000550:	fb0c 6619 	mls	r6, ip, r9, r6
 8000554:	fa1f f883 	uxth.w	r8, r3
 8000558:	ea47 4606 	orr.w	r6, r7, r6, lsl #16
 800055c:	fb09 f708 	mul.w	r7, r9, r8
 8000560:	42b7      	cmp	r7, r6
 8000562:	fa02 f201 	lsl.w	r2, r2, r1
 8000566:	fa00 fa01 	lsl.w	sl, r0, r1
 800056a:	d908      	bls.n	800057e <__udivmoddi4+0x242>
 800056c:	18f6      	adds	r6, r6, r3
 800056e:	f109 30ff 	add.w	r0, r9, #4294967295
 8000572:	d241      	bcs.n	80005f8 <__udivmoddi4+0x2bc>
 8000574:	42b7      	cmp	r7, r6
 8000576:	d93f      	bls.n	80005f8 <__udivmoddi4+0x2bc>
 8000578:	f1a9 0902 	sub.w	r9, r9, #2
 800057c:	441e      	add	r6, r3
 800057e:	1bf6      	subs	r6, r6, r7
 8000580:	b2a0      	uxth	r0, r4
 8000582:	fbb6 f4fc 	udiv	r4, r6, ip
 8000586:	fb0c 6614 	mls	r6, ip, r4, r6
 800058a:	ea40 4706 	orr.w	r7, r0, r6, lsl #16
 800058e:	fb04 f808 	mul.w	r8, r4, r8
 8000592:	45b8      	cmp	r8, r7
 8000594:	d907      	bls.n	80005a6 <__udivmoddi4+0x26a>
 8000596:	18ff      	adds	r7, r7, r3
 8000598:	f104 30ff 	add.w	r0, r4, #4294967295
 800059c:	d228      	bcs.n	80005f0 <__udivmoddi4+0x2b4>
 800059e:	45b8      	cmp	r8, r7
 80005a0:	d926      	bls.n	80005f0 <__udivmoddi4+0x2b4>
 80005a2:	3c02      	subs	r4, #2
 80005a4:	441f      	add	r7, r3
 80005a6:	ea44 4009 	orr.w	r0, r4, r9, lsl #16
 80005aa:	ebc8 0707 	rsb	r7, r8, r7
 80005ae:	fba0 8902 	umull	r8, r9, r0, r2
 80005b2:	454f      	cmp	r7, r9
 80005b4:	4644      	mov	r4, r8
 80005b6:	464e      	mov	r6, r9
 80005b8:	d314      	bcc.n	80005e4 <__udivmoddi4+0x2a8>
 80005ba:	d029      	beq.n	8000610 <__udivmoddi4+0x2d4>
 80005bc:	b365      	cbz	r5, 8000618 <__udivmoddi4+0x2dc>
 80005be:	ebba 0304 	subs.w	r3, sl, r4
 80005c2:	eb67 0706 	sbc.w	r7, r7, r6
 80005c6:	fa07 fe0e 	lsl.w	lr, r7, lr
 80005ca:	40cb      	lsrs	r3, r1
 80005cc:	40cf      	lsrs	r7, r1
 80005ce:	ea4e 0303 	orr.w	r3, lr, r3
 80005d2:	e885 0088 	stmia.w	r5, {r3, r7}
 80005d6:	2100      	movs	r1, #0
 80005d8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80005dc:	4613      	mov	r3, r2
 80005de:	e6f8      	b.n	80003d2 <__udivmoddi4+0x96>
 80005e0:	4610      	mov	r0, r2
 80005e2:	e6e0      	b.n	80003a6 <__udivmoddi4+0x6a>
 80005e4:	ebb8 0402 	subs.w	r4, r8, r2
 80005e8:	eb69 0603 	sbc.w	r6, r9, r3
 80005ec:	3801      	subs	r0, #1
 80005ee:	e7e5      	b.n	80005bc <__udivmoddi4+0x280>
 80005f0:	4604      	mov	r4, r0
 80005f2:	e7d8      	b.n	80005a6 <__udivmoddi4+0x26a>
 80005f4:	4611      	mov	r1, r2
 80005f6:	e795      	b.n	8000524 <__udivmoddi4+0x1e8>
 80005f8:	4681      	mov	r9, r0
 80005fa:	e7c0      	b.n	800057e <__udivmoddi4+0x242>
 80005fc:	468a      	mov	sl, r1
 80005fe:	e77c      	b.n	80004fa <__udivmoddi4+0x1be>
 8000600:	3b02      	subs	r3, #2
 8000602:	443c      	add	r4, r7
 8000604:	e748      	b.n	8000498 <__udivmoddi4+0x15c>
 8000606:	4608      	mov	r0, r1
 8000608:	e70a      	b.n	8000420 <__udivmoddi4+0xe4>
 800060a:	3802      	subs	r0, #2
 800060c:	443e      	add	r6, r7
 800060e:	e72f      	b.n	8000470 <__udivmoddi4+0x134>
 8000610:	45c2      	cmp	sl, r8
 8000612:	d3e7      	bcc.n	80005e4 <__udivmoddi4+0x2a8>
 8000614:	463e      	mov	r6, r7
 8000616:	e7d1      	b.n	80005bc <__udivmoddi4+0x280>
 8000618:	4629      	mov	r1, r5
 800061a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800061e:	bf00      	nop

08000620 <__aeabi_idiv0>:
 8000620:	4770      	bx	lr
 8000622:	bf00      	nop

08000624 <memcpy>:
 8000624:	4684      	mov	ip, r0
 8000626:	ea41 0300 	orr.w	r3, r1, r0
 800062a:	f013 0303 	ands.w	r3, r3, #3
 800062e:	d16d      	bne.n	800070c <memcpy+0xe8>
 8000630:	3a40      	subs	r2, #64	; 0x40
 8000632:	d341      	bcc.n	80006b8 <memcpy+0x94>
 8000634:	f851 3b04 	ldr.w	r3, [r1], #4
 8000638:	f840 3b04 	str.w	r3, [r0], #4
 800063c:	f851 3b04 	ldr.w	r3, [r1], #4
 8000640:	f840 3b04 	str.w	r3, [r0], #4
 8000644:	f851 3b04 	ldr.w	r3, [r1], #4
 8000648:	f840 3b04 	str.w	r3, [r0], #4
 800064c:	f851 3b04 	ldr.w	r3, [r1], #4
 8000650:	f840 3b04 	str.w	r3, [r0], #4
 8000654:	f851 3b04 	ldr.w	r3, [r1], #4
 8000658:	f840 3b04 	str.w	r3, [r0], #4
 800065c:	f851 3b04 	ldr.w	r3, [r1], #4
 8000660:	f840 3b04 	str.w	r3, [r0], #4
 8000664:	f851 3b04 	ldr.w	r3, [r1], #4
 8000668:	f840 3b04 	str.w	r3, [r0], #4
 800066c:	f851 3b04 	ldr.w	r3, [r1], #4
 8000670:	f840 3b04 	str.w	r3, [r0], #4
 8000674:	f851 3b04 	ldr.w	r3, [r1], #4
 8000678:	f840 3b04 	str.w	r3, [r0], #4
 800067c:	f851 3b04 	ldr.w	r3, [r1], #4
 8000680:	f840 3b04 	str.w	r3, [r0], #4
 8000684:	f851 3b04 	ldr.w	r3, [r1], #4
 8000688:	f840 3b04 	str.w	r3, [r0], #4
 800068c:	f851 3b04 	ldr.w	r3, [r1], #4
 8000690:	f840 3b04 	str.w	r3, [r0], #4
 8000694:	f851 3b04 	ldr.w	r3, [r1], #4
 8000698:	f840 3b04 	str.w	r3, [r0], #4
 800069c:	f851 3b04 	ldr.w	r3, [r1], #4
 80006a0:	f840 3b04 	str.w	r3, [r0], #4
 80006a4:	f851 3b04 	ldr.w	r3, [r1], #4
 80006a8:	f840 3b04 	str.w	r3, [r0], #4
 80006ac:	f851 3b04 	ldr.w	r3, [r1], #4
 80006b0:	f840 3b04 	str.w	r3, [r0], #4
 80006b4:	3a40      	subs	r2, #64	; 0x40
 80006b6:	d2bd      	bcs.n	8000634 <memcpy+0x10>
 80006b8:	3230      	adds	r2, #48	; 0x30
 80006ba:	d311      	bcc.n	80006e0 <memcpy+0xbc>
 80006bc:	f851 3b04 	ldr.w	r3, [r1], #4
 80006c0:	f840 3b04 	str.w	r3, [r0], #4
 80006c4:	f851 3b04 	ldr.w	r3, [r1], #4
 80006c8:	f840 3b04 	str.w	r3, [r0], #4
 80006cc:	f851 3b04 	ldr.w	r3, [r1], #4
 80006d0:	f840 3b04 	str.w	r3, [r0], #4
 80006d4:	f851 3b04 	ldr.w	r3, [r1], #4
 80006d8:	f840 3b04 	str.w	r3, [r0], #4
 80006dc:	3a10      	subs	r2, #16
 80006de:	d2ed      	bcs.n	80006bc <memcpy+0x98>
 80006e0:	320c      	adds	r2, #12
 80006e2:	d305      	bcc.n	80006f0 <memcpy+0xcc>
 80006e4:	f851 3b04 	ldr.w	r3, [r1], #4
 80006e8:	f840 3b04 	str.w	r3, [r0], #4
 80006ec:	3a04      	subs	r2, #4
 80006ee:	d2f9      	bcs.n	80006e4 <memcpy+0xc0>
 80006f0:	3204      	adds	r2, #4
 80006f2:	d008      	beq.n	8000706 <memcpy+0xe2>
 80006f4:	07d2      	lsls	r2, r2, #31
 80006f6:	bf1c      	itt	ne
 80006f8:	f811 3b01 	ldrbne.w	r3, [r1], #1
 80006fc:	f800 3b01 	strbne.w	r3, [r0], #1
 8000700:	d301      	bcc.n	8000706 <memcpy+0xe2>
 8000702:	880b      	ldrh	r3, [r1, #0]
 8000704:	8003      	strh	r3, [r0, #0]
 8000706:	4660      	mov	r0, ip
 8000708:	4770      	bx	lr
 800070a:	bf00      	nop
 800070c:	2a08      	cmp	r2, #8
 800070e:	d313      	bcc.n	8000738 <memcpy+0x114>
 8000710:	078b      	lsls	r3, r1, #30
 8000712:	d08d      	beq.n	8000630 <memcpy+0xc>
 8000714:	f010 0303 	ands.w	r3, r0, #3
 8000718:	d08a      	beq.n	8000630 <memcpy+0xc>
 800071a:	f1c3 0304 	rsb	r3, r3, #4
 800071e:	1ad2      	subs	r2, r2, r3
 8000720:	07db      	lsls	r3, r3, #31
 8000722:	bf1c      	itt	ne
 8000724:	f811 3b01 	ldrbne.w	r3, [r1], #1
 8000728:	f800 3b01 	strbne.w	r3, [r0], #1
 800072c:	d380      	bcc.n	8000630 <memcpy+0xc>
 800072e:	f831 3b02 	ldrh.w	r3, [r1], #2
 8000732:	f820 3b02 	strh.w	r3, [r0], #2
 8000736:	e77b      	b.n	8000630 <memcpy+0xc>
 8000738:	3a04      	subs	r2, #4
 800073a:	d3d9      	bcc.n	80006f0 <memcpy+0xcc>
 800073c:	3a01      	subs	r2, #1
 800073e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000742:	f800 3b01 	strb.w	r3, [r0], #1
 8000746:	d2f9      	bcs.n	800073c <memcpy+0x118>
 8000748:	780b      	ldrb	r3, [r1, #0]
 800074a:	7003      	strb	r3, [r0, #0]
 800074c:	784b      	ldrb	r3, [r1, #1]
 800074e:	7043      	strb	r3, [r0, #1]
 8000750:	788b      	ldrb	r3, [r1, #2]
 8000752:	7083      	strb	r3, [r0, #2]
 8000754:	4660      	mov	r0, ip
 8000756:	4770      	bx	lr
	...

08000780 <strlen>:
 8000780:	f890 f000 	pld	[r0]
 8000784:	e96d 4502 	strd	r4, r5, [sp, #-8]!
 8000788:	f020 0107 	bic.w	r1, r0, #7
 800078c:	f06f 0c00 	mvn.w	ip, #0
 8000790:	f010 0407 	ands.w	r4, r0, #7
 8000794:	f891 f020 	pld	[r1, #32]
 8000798:	f040 8049 	bne.w	800082e <strlen+0xae>
 800079c:	f04f 0400 	mov.w	r4, #0
 80007a0:	f06f 0007 	mvn.w	r0, #7
 80007a4:	e9d1 2300 	ldrd	r2, r3, [r1]
 80007a8:	f891 f040 	pld	[r1, #64]	; 0x40
 80007ac:	f100 0008 	add.w	r0, r0, #8
 80007b0:	fa82 f24c 	uadd8	r2, r2, ip
 80007b4:	faa4 f28c 	sel	r2, r4, ip
 80007b8:	fa83 f34c 	uadd8	r3, r3, ip
 80007bc:	faa2 f38c 	sel	r3, r2, ip
 80007c0:	bb4b      	cbnz	r3, 8000816 <strlen+0x96>
 80007c2:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
 80007c6:	fa82 f24c 	uadd8	r2, r2, ip
 80007ca:	f100 0008 	add.w	r0, r0, #8
 80007ce:	faa4 f28c 	sel	r2, r4, ip
 80007d2:	fa83 f34c 	uadd8	r3, r3, ip
 80007d6:	faa2 f38c 	sel	r3, r2, ip
 80007da:	b9e3      	cbnz	r3, 8000816 <strlen+0x96>
 80007dc:	e9d1 2304 	ldrd	r2, r3, [r1, #16]
 80007e0:	fa82 f24c 	uadd8	r2, r2, ip
 80007e4:	f100 0008 	add.w	r0, r0, #8
 80007e8:	faa4 f28c 	sel	r2, r4, ip
 80007ec:	fa83 f34c 	uadd8	r3, r3, ip
 80007f0:	faa2 f38c 	sel	r3, r2, ip
 80007f4:	b97b      	cbnz	r3, 8000816 <strlen+0x96>
 80007f6:	e9d1 2306 	ldrd	r2, r3, [r1, #24]
 80007fa:	f101 0120 	add.w	r1, r1, #32
 80007fe:	fa82 f24c 	uadd8	r2, r2, ip
 8000802:	f100 0008 	add.w	r0, r0, #8
 8000806:	faa4 f28c 	sel	r2, r4, ip
 800080a:	fa83 f34c 	uadd8	r3, r3, ip
 800080e:	faa2 f38c 	sel	r3, r2, ip
 8000812:	2b00      	cmp	r3, #0
 8000814:	d0c6      	beq.n	80007a4 <strlen+0x24>
 8000816:	2a00      	cmp	r2, #0
 8000818:	bf04      	itt	eq
 800081a:	3004      	addeq	r0, #4
 800081c:	461a      	moveq	r2, r3
 800081e:	ba12      	rev	r2, r2
 8000820:	fab2 f282 	clz	r2, r2
 8000824:	e8fd 4502 	ldrd	r4, r5, [sp], #8
 8000828:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
 800082c:	4770      	bx	lr
 800082e:	e9d1 2300 	ldrd	r2, r3, [r1]
 8000832:	f004 0503 	and.w	r5, r4, #3
 8000836:	f1c4 0000 	rsb	r0, r4, #0
 800083a:	ea4f 05c5 	mov.w	r5, r5, lsl #3
 800083e:	f014 0f04 	tst.w	r4, #4
 8000842:	f891 f040 	pld	[r1, #64]	; 0x40
 8000846:	fa0c f505 	lsl.w	r5, ip, r5
 800084a:	ea62 0205 	orn	r2, r2, r5
 800084e:	bf1c      	itt	ne
 8000850:	ea63 0305 	ornne	r3, r3, r5
 8000854:	4662      	movne	r2, ip
 8000856:	f04f 0400 	mov.w	r4, #0
 800085a:	e7a9      	b.n	80007b0 <strlen+0x30>
 800085c:	0000      	movs	r0, r0
	...

08000860 <memchr>:
 8000860:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000864:	2a10      	cmp	r2, #16
 8000866:	db2b      	blt.n	80008c0 <memchr+0x60>
 8000868:	f010 0f07 	tst.w	r0, #7
 800086c:	d008      	beq.n	8000880 <memchr+0x20>
 800086e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000872:	3a01      	subs	r2, #1
 8000874:	428b      	cmp	r3, r1
 8000876:	d02d      	beq.n	80008d4 <memchr+0x74>
 8000878:	f010 0f07 	tst.w	r0, #7
 800087c:	b342      	cbz	r2, 80008d0 <memchr+0x70>
 800087e:	d1f6      	bne.n	800086e <memchr+0xe>
 8000880:	b4f0      	push	{r4, r5, r6, r7}
 8000882:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000886:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800088a:	f022 0407 	bic.w	r4, r2, #7
 800088e:	f07f 0700 	mvns.w	r7, #0
 8000892:	2300      	movs	r3, #0
 8000894:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000898:	3c08      	subs	r4, #8
 800089a:	ea85 0501 	eor.w	r5, r5, r1
 800089e:	ea86 0601 	eor.w	r6, r6, r1
 80008a2:	fa85 f547 	uadd8	r5, r5, r7
 80008a6:	faa3 f587 	sel	r5, r3, r7
 80008aa:	fa86 f647 	uadd8	r6, r6, r7
 80008ae:	faa5 f687 	sel	r6, r5, r7
 80008b2:	b98e      	cbnz	r6, 80008d8 <memchr+0x78>
 80008b4:	d1ee      	bne.n	8000894 <memchr+0x34>
 80008b6:	bcf0      	pop	{r4, r5, r6, r7}
 80008b8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80008bc:	f002 0207 	and.w	r2, r2, #7
 80008c0:	b132      	cbz	r2, 80008d0 <memchr+0x70>
 80008c2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80008c6:	3a01      	subs	r2, #1
 80008c8:	ea83 0301 	eor.w	r3, r3, r1
 80008cc:	b113      	cbz	r3, 80008d4 <memchr+0x74>
 80008ce:	d1f8      	bne.n	80008c2 <memchr+0x62>
 80008d0:	2000      	movs	r0, #0
 80008d2:	4770      	bx	lr
 80008d4:	3801      	subs	r0, #1
 80008d6:	4770      	bx	lr
 80008d8:	2d00      	cmp	r5, #0
 80008da:	bf06      	itte	eq
 80008dc:	4635      	moveq	r5, r6
 80008de:	3803      	subeq	r0, #3
 80008e0:	3807      	subne	r0, #7
 80008e2:	f015 0f01 	tst.w	r5, #1
 80008e6:	d107      	bne.n	80008f8 <memchr+0x98>
 80008e8:	3001      	adds	r0, #1
 80008ea:	f415 7f80 	tst.w	r5, #256	; 0x100
 80008ee:	bf02      	ittt	eq
 80008f0:	3001      	addeq	r0, #1
 80008f2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80008f6:	3001      	addeq	r0, #1
 80008f8:	bcf0      	pop	{r4, r5, r6, r7}
 80008fa:	3801      	subs	r0, #1
 80008fc:	4770      	bx	lr
 80008fe:	bf00      	nop

08000900 <__aeabi_drsub>:
 8000900:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000904:	e002      	b.n	800090c <__adddf3>
 8000906:	bf00      	nop

08000908 <__aeabi_dsub>:
 8000908:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800090c <__adddf3>:
 800090c:	b530      	push	{r4, r5, lr}
 800090e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000912:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000916:	ea94 0f05 	teq	r4, r5
 800091a:	bf08      	it	eq
 800091c:	ea90 0f02 	teqeq	r0, r2
 8000920:	bf1f      	itttt	ne
 8000922:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000926:	ea55 0c02 	orrsne.w	ip, r5, r2
 800092a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800092e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000932:	f000 80e2 	beq.w	8000afa <__adddf3+0x1ee>
 8000936:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800093a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800093e:	bfb8      	it	lt
 8000940:	426d      	neglt	r5, r5
 8000942:	dd0c      	ble.n	800095e <__adddf3+0x52>
 8000944:	442c      	add	r4, r5
 8000946:	ea80 0202 	eor.w	r2, r0, r2
 800094a:	ea81 0303 	eor.w	r3, r1, r3
 800094e:	ea82 0000 	eor.w	r0, r2, r0
 8000952:	ea83 0101 	eor.w	r1, r3, r1
 8000956:	ea80 0202 	eor.w	r2, r0, r2
 800095a:	ea81 0303 	eor.w	r3, r1, r3
 800095e:	2d36      	cmp	r5, #54	; 0x36
 8000960:	bf88      	it	hi
 8000962:	bd30      	pophi	{r4, r5, pc}
 8000964:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000968:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800096c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000970:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000974:	d002      	beq.n	800097c <__adddf3+0x70>
 8000976:	4240      	negs	r0, r0
 8000978:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800097c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000980:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000984:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000988:	d002      	beq.n	8000990 <__adddf3+0x84>
 800098a:	4252      	negs	r2, r2
 800098c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000990:	ea94 0f05 	teq	r4, r5
 8000994:	f000 80a7 	beq.w	8000ae6 <__adddf3+0x1da>
 8000998:	f1a4 0401 	sub.w	r4, r4, #1
 800099c:	f1d5 0e20 	rsbs	lr, r5, #32
 80009a0:	db0d      	blt.n	80009be <__adddf3+0xb2>
 80009a2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80009a6:	fa22 f205 	lsr.w	r2, r2, r5
 80009aa:	1880      	adds	r0, r0, r2
 80009ac:	f141 0100 	adc.w	r1, r1, #0
 80009b0:	fa03 f20e 	lsl.w	r2, r3, lr
 80009b4:	1880      	adds	r0, r0, r2
 80009b6:	fa43 f305 	asr.w	r3, r3, r5
 80009ba:	4159      	adcs	r1, r3
 80009bc:	e00e      	b.n	80009dc <__adddf3+0xd0>
 80009be:	f1a5 0520 	sub.w	r5, r5, #32
 80009c2:	f10e 0e20 	add.w	lr, lr, #32
 80009c6:	2a01      	cmp	r2, #1
 80009c8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80009cc:	bf28      	it	cs
 80009ce:	f04c 0c02 	orrcs.w	ip, ip, #2
 80009d2:	fa43 f305 	asr.w	r3, r3, r5
 80009d6:	18c0      	adds	r0, r0, r3
 80009d8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80009dc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80009e0:	d507      	bpl.n	80009f2 <__adddf3+0xe6>
 80009e2:	f04f 0e00 	mov.w	lr, #0
 80009e6:	f1dc 0c00 	rsbs	ip, ip, #0
 80009ea:	eb7e 0000 	sbcs.w	r0, lr, r0
 80009ee:	eb6e 0101 	sbc.w	r1, lr, r1
 80009f2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80009f6:	d31b      	bcc.n	8000a30 <__adddf3+0x124>
 80009f8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80009fc:	d30c      	bcc.n	8000a18 <__adddf3+0x10c>
 80009fe:	0849      	lsrs	r1, r1, #1
 8000a00:	ea5f 0030 	movs.w	r0, r0, rrx
 8000a04:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000a08:	f104 0401 	add.w	r4, r4, #1
 8000a0c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000a10:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000a14:	f080 809a 	bcs.w	8000b4c <__adddf3+0x240>
 8000a18:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000a1c:	bf08      	it	eq
 8000a1e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000a22:	f150 0000 	adcs.w	r0, r0, #0
 8000a26:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000a2a:	ea41 0105 	orr.w	r1, r1, r5
 8000a2e:	bd30      	pop	{r4, r5, pc}
 8000a30:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000a34:	4140      	adcs	r0, r0
 8000a36:	eb41 0101 	adc.w	r1, r1, r1
 8000a3a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000a3e:	f1a4 0401 	sub.w	r4, r4, #1
 8000a42:	d1e9      	bne.n	8000a18 <__adddf3+0x10c>
 8000a44:	f091 0f00 	teq	r1, #0
 8000a48:	bf04      	itt	eq
 8000a4a:	4601      	moveq	r1, r0
 8000a4c:	2000      	moveq	r0, #0
 8000a4e:	fab1 f381 	clz	r3, r1
 8000a52:	bf08      	it	eq
 8000a54:	3320      	addeq	r3, #32
 8000a56:	f1a3 030b 	sub.w	r3, r3, #11
 8000a5a:	f1b3 0220 	subs.w	r2, r3, #32
 8000a5e:	da0c      	bge.n	8000a7a <__adddf3+0x16e>
 8000a60:	320c      	adds	r2, #12
 8000a62:	dd08      	ble.n	8000a76 <__adddf3+0x16a>
 8000a64:	f102 0c14 	add.w	ip, r2, #20
 8000a68:	f1c2 020c 	rsb	r2, r2, #12
 8000a6c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000a70:	fa21 f102 	lsr.w	r1, r1, r2
 8000a74:	e00c      	b.n	8000a90 <__adddf3+0x184>
 8000a76:	f102 0214 	add.w	r2, r2, #20
 8000a7a:	bfd8      	it	le
 8000a7c:	f1c2 0c20 	rsble	ip, r2, #32
 8000a80:	fa01 f102 	lsl.w	r1, r1, r2
 8000a84:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000a88:	bfdc      	itt	le
 8000a8a:	ea41 010c 	orrle.w	r1, r1, ip
 8000a8e:	4090      	lslle	r0, r2
 8000a90:	1ae4      	subs	r4, r4, r3
 8000a92:	bfa2      	ittt	ge
 8000a94:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000a98:	4329      	orrge	r1, r5
 8000a9a:	bd30      	popge	{r4, r5, pc}
 8000a9c:	ea6f 0404 	mvn.w	r4, r4
 8000aa0:	3c1f      	subs	r4, #31
 8000aa2:	da1c      	bge.n	8000ade <__adddf3+0x1d2>
 8000aa4:	340c      	adds	r4, #12
 8000aa6:	dc0e      	bgt.n	8000ac6 <__adddf3+0x1ba>
 8000aa8:	f104 0414 	add.w	r4, r4, #20
 8000aac:	f1c4 0220 	rsb	r2, r4, #32
 8000ab0:	fa20 f004 	lsr.w	r0, r0, r4
 8000ab4:	fa01 f302 	lsl.w	r3, r1, r2
 8000ab8:	ea40 0003 	orr.w	r0, r0, r3
 8000abc:	fa21 f304 	lsr.w	r3, r1, r4
 8000ac0:	ea45 0103 	orr.w	r1, r5, r3
 8000ac4:	bd30      	pop	{r4, r5, pc}
 8000ac6:	f1c4 040c 	rsb	r4, r4, #12
 8000aca:	f1c4 0220 	rsb	r2, r4, #32
 8000ace:	fa20 f002 	lsr.w	r0, r0, r2
 8000ad2:	fa01 f304 	lsl.w	r3, r1, r4
 8000ad6:	ea40 0003 	orr.w	r0, r0, r3
 8000ada:	4629      	mov	r1, r5
 8000adc:	bd30      	pop	{r4, r5, pc}
 8000ade:	fa21 f004 	lsr.w	r0, r1, r4
 8000ae2:	4629      	mov	r1, r5
 8000ae4:	bd30      	pop	{r4, r5, pc}
 8000ae6:	f094 0f00 	teq	r4, #0
 8000aea:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 8000aee:	bf06      	itte	eq
 8000af0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000af4:	3401      	addeq	r4, #1
 8000af6:	3d01      	subne	r5, #1
 8000af8:	e74e      	b.n	8000998 <__adddf3+0x8c>
 8000afa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000afe:	bf18      	it	ne
 8000b00:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000b04:	d029      	beq.n	8000b5a <__adddf3+0x24e>
 8000b06:	ea94 0f05 	teq	r4, r5
 8000b0a:	bf08      	it	eq
 8000b0c:	ea90 0f02 	teqeq	r0, r2
 8000b10:	d005      	beq.n	8000b1e <__adddf3+0x212>
 8000b12:	ea54 0c00 	orrs.w	ip, r4, r0
 8000b16:	bf04      	itt	eq
 8000b18:	4619      	moveq	r1, r3
 8000b1a:	4610      	moveq	r0, r2
 8000b1c:	bd30      	pop	{r4, r5, pc}
 8000b1e:	ea91 0f03 	teq	r1, r3
 8000b22:	bf1e      	ittt	ne
 8000b24:	2100      	movne	r1, #0
 8000b26:	2000      	movne	r0, #0
 8000b28:	bd30      	popne	{r4, r5, pc}
 8000b2a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000b2e:	d105      	bne.n	8000b3c <__adddf3+0x230>
 8000b30:	0040      	lsls	r0, r0, #1
 8000b32:	4149      	adcs	r1, r1
 8000b34:	bf28      	it	cs
 8000b36:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000b3a:	bd30      	pop	{r4, r5, pc}
 8000b3c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000b40:	bf3c      	itt	cc
 8000b42:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000b46:	bd30      	popcc	{r4, r5, pc}
 8000b48:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000b4c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000b50:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000b54:	f04f 0000 	mov.w	r0, #0
 8000b58:	bd30      	pop	{r4, r5, pc}
 8000b5a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000b5e:	bf1a      	itte	ne
 8000b60:	4619      	movne	r1, r3
 8000b62:	4610      	movne	r0, r2
 8000b64:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000b68:	bf1c      	itt	ne
 8000b6a:	460b      	movne	r3, r1
 8000b6c:	4602      	movne	r2, r0
 8000b6e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000b72:	bf06      	itte	eq
 8000b74:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000b78:	ea91 0f03 	teqeq	r1, r3
 8000b7c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000b80:	bd30      	pop	{r4, r5, pc}
 8000b82:	bf00      	nop

08000b84 <__aeabi_ui2d>:
 8000b84:	f090 0f00 	teq	r0, #0
 8000b88:	bf04      	itt	eq
 8000b8a:	2100      	moveq	r1, #0
 8000b8c:	4770      	bxeq	lr
 8000b8e:	b530      	push	{r4, r5, lr}
 8000b90:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000b94:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000b98:	f04f 0500 	mov.w	r5, #0
 8000b9c:	f04f 0100 	mov.w	r1, #0
 8000ba0:	e750      	b.n	8000a44 <__adddf3+0x138>
 8000ba2:	bf00      	nop

08000ba4 <__aeabi_i2d>:
 8000ba4:	f090 0f00 	teq	r0, #0
 8000ba8:	bf04      	itt	eq
 8000baa:	2100      	moveq	r1, #0
 8000bac:	4770      	bxeq	lr
 8000bae:	b530      	push	{r4, r5, lr}
 8000bb0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000bb4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000bb8:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000bbc:	bf48      	it	mi
 8000bbe:	4240      	negmi	r0, r0
 8000bc0:	f04f 0100 	mov.w	r1, #0
 8000bc4:	e73e      	b.n	8000a44 <__adddf3+0x138>
 8000bc6:	bf00      	nop

08000bc8 <__aeabi_f2d>:
 8000bc8:	0042      	lsls	r2, r0, #1
 8000bca:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000bce:	ea4f 0131 	mov.w	r1, r1, rrx
 8000bd2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000bd6:	bf1f      	itttt	ne
 8000bd8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 8000bdc:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000be0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000be4:	4770      	bxne	lr
 8000be6:	f092 0f00 	teq	r2, #0
 8000bea:	bf14      	ite	ne
 8000bec:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000bf0:	4770      	bxeq	lr
 8000bf2:	b530      	push	{r4, r5, lr}
 8000bf4:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000bf8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000bfc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000c00:	e720      	b.n	8000a44 <__adddf3+0x138>
 8000c02:	bf00      	nop

08000c04 <__aeabi_ul2d>:
 8000c04:	ea50 0201 	orrs.w	r2, r0, r1
 8000c08:	bf08      	it	eq
 8000c0a:	4770      	bxeq	lr
 8000c0c:	b530      	push	{r4, r5, lr}
 8000c0e:	f04f 0500 	mov.w	r5, #0
 8000c12:	e00a      	b.n	8000c2a <__aeabi_l2d+0x16>

08000c14 <__aeabi_l2d>:
 8000c14:	ea50 0201 	orrs.w	r2, r0, r1
 8000c18:	bf08      	it	eq
 8000c1a:	4770      	bxeq	lr
 8000c1c:	b530      	push	{r4, r5, lr}
 8000c1e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000c22:	d502      	bpl.n	8000c2a <__aeabi_l2d+0x16>
 8000c24:	4240      	negs	r0, r0
 8000c26:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c2a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000c2e:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000c32:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000c36:	f43f aedc 	beq.w	80009f2 <__adddf3+0xe6>
 8000c3a:	f04f 0203 	mov.w	r2, #3
 8000c3e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000c42:	bf18      	it	ne
 8000c44:	3203      	addne	r2, #3
 8000c46:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000c4a:	bf18      	it	ne
 8000c4c:	3203      	addne	r2, #3
 8000c4e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000c52:	f1c2 0320 	rsb	r3, r2, #32
 8000c56:	fa00 fc03 	lsl.w	ip, r0, r3
 8000c5a:	fa20 f002 	lsr.w	r0, r0, r2
 8000c5e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000c62:	ea40 000e 	orr.w	r0, r0, lr
 8000c66:	fa21 f102 	lsr.w	r1, r1, r2
 8000c6a:	4414      	add	r4, r2
 8000c6c:	e6c1      	b.n	80009f2 <__adddf3+0xe6>
 8000c6e:	bf00      	nop

08000c70 <__aeabi_dmul>:
 8000c70:	b570      	push	{r4, r5, r6, lr}
 8000c72:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000c76:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000c7a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000c7e:	bf1d      	ittte	ne
 8000c80:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000c84:	ea94 0f0c 	teqne	r4, ip
 8000c88:	ea95 0f0c 	teqne	r5, ip
 8000c8c:	f000 f8de 	bleq	8000e4c <__aeabi_dmul+0x1dc>
 8000c90:	442c      	add	r4, r5
 8000c92:	ea81 0603 	eor.w	r6, r1, r3
 8000c96:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000c9a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000c9e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000ca2:	bf18      	it	ne
 8000ca4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000ca8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000cac:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000cb0:	d038      	beq.n	8000d24 <__aeabi_dmul+0xb4>
 8000cb2:	fba0 ce02 	umull	ip, lr, r0, r2
 8000cb6:	f04f 0500 	mov.w	r5, #0
 8000cba:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000cbe:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000cc2:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000cc6:	f04f 0600 	mov.w	r6, #0
 8000cca:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000cce:	f09c 0f00 	teq	ip, #0
 8000cd2:	bf18      	it	ne
 8000cd4:	f04e 0e01 	orrne.w	lr, lr, #1
 8000cd8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000cdc:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000ce0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000ce4:	d204      	bcs.n	8000cf0 <__aeabi_dmul+0x80>
 8000ce6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000cea:	416d      	adcs	r5, r5
 8000cec:	eb46 0606 	adc.w	r6, r6, r6
 8000cf0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000cf4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000cf8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000cfc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000d00:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000d04:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000d08:	bf88      	it	hi
 8000d0a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000d0e:	d81e      	bhi.n	8000d4e <__aeabi_dmul+0xde>
 8000d10:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000d14:	bf08      	it	eq
 8000d16:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000d1a:	f150 0000 	adcs.w	r0, r0, #0
 8000d1e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000d22:	bd70      	pop	{r4, r5, r6, pc}
 8000d24:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000d28:	ea46 0101 	orr.w	r1, r6, r1
 8000d2c:	ea40 0002 	orr.w	r0, r0, r2
 8000d30:	ea81 0103 	eor.w	r1, r1, r3
 8000d34:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000d38:	bfc2      	ittt	gt
 8000d3a:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000d3e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000d42:	bd70      	popgt	{r4, r5, r6, pc}
 8000d44:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000d48:	f04f 0e00 	mov.w	lr, #0
 8000d4c:	3c01      	subs	r4, #1
 8000d4e:	f300 80ab 	bgt.w	8000ea8 <__aeabi_dmul+0x238>
 8000d52:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000d56:	bfde      	ittt	le
 8000d58:	2000      	movle	r0, #0
 8000d5a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000d5e:	bd70      	pople	{r4, r5, r6, pc}
 8000d60:	f1c4 0400 	rsb	r4, r4, #0
 8000d64:	3c20      	subs	r4, #32
 8000d66:	da35      	bge.n	8000dd4 <__aeabi_dmul+0x164>
 8000d68:	340c      	adds	r4, #12
 8000d6a:	dc1b      	bgt.n	8000da4 <__aeabi_dmul+0x134>
 8000d6c:	f104 0414 	add.w	r4, r4, #20
 8000d70:	f1c4 0520 	rsb	r5, r4, #32
 8000d74:	fa00 f305 	lsl.w	r3, r0, r5
 8000d78:	fa20 f004 	lsr.w	r0, r0, r4
 8000d7c:	fa01 f205 	lsl.w	r2, r1, r5
 8000d80:	ea40 0002 	orr.w	r0, r0, r2
 8000d84:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000d88:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000d8c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000d90:	fa21 f604 	lsr.w	r6, r1, r4
 8000d94:	eb42 0106 	adc.w	r1, r2, r6
 8000d98:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000d9c:	bf08      	it	eq
 8000d9e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000da2:	bd70      	pop	{r4, r5, r6, pc}
 8000da4:	f1c4 040c 	rsb	r4, r4, #12
 8000da8:	f1c4 0520 	rsb	r5, r4, #32
 8000dac:	fa00 f304 	lsl.w	r3, r0, r4
 8000db0:	fa20 f005 	lsr.w	r0, r0, r5
 8000db4:	fa01 f204 	lsl.w	r2, r1, r4
 8000db8:	ea40 0002 	orr.w	r0, r0, r2
 8000dbc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000dc0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000dc4:	f141 0100 	adc.w	r1, r1, #0
 8000dc8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000dcc:	bf08      	it	eq
 8000dce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000dd2:	bd70      	pop	{r4, r5, r6, pc}
 8000dd4:	f1c4 0520 	rsb	r5, r4, #32
 8000dd8:	fa00 f205 	lsl.w	r2, r0, r5
 8000ddc:	ea4e 0e02 	orr.w	lr, lr, r2
 8000de0:	fa20 f304 	lsr.w	r3, r0, r4
 8000de4:	fa01 f205 	lsl.w	r2, r1, r5
 8000de8:	ea43 0302 	orr.w	r3, r3, r2
 8000dec:	fa21 f004 	lsr.w	r0, r1, r4
 8000df0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000df4:	fa21 f204 	lsr.w	r2, r1, r4
 8000df8:	ea20 0002 	bic.w	r0, r0, r2
 8000dfc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000e00:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000e04:	bf08      	it	eq
 8000e06:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000e0a:	bd70      	pop	{r4, r5, r6, pc}
 8000e0c:	f094 0f00 	teq	r4, #0
 8000e10:	d10f      	bne.n	8000e32 <__aeabi_dmul+0x1c2>
 8000e12:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000e16:	0040      	lsls	r0, r0, #1
 8000e18:	eb41 0101 	adc.w	r1, r1, r1
 8000e1c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000e20:	bf08      	it	eq
 8000e22:	3c01      	subeq	r4, #1
 8000e24:	d0f7      	beq.n	8000e16 <__aeabi_dmul+0x1a6>
 8000e26:	ea41 0106 	orr.w	r1, r1, r6
 8000e2a:	f095 0f00 	teq	r5, #0
 8000e2e:	bf18      	it	ne
 8000e30:	4770      	bxne	lr
 8000e32:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000e36:	0052      	lsls	r2, r2, #1
 8000e38:	eb43 0303 	adc.w	r3, r3, r3
 8000e3c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000e40:	bf08      	it	eq
 8000e42:	3d01      	subeq	r5, #1
 8000e44:	d0f7      	beq.n	8000e36 <__aeabi_dmul+0x1c6>
 8000e46:	ea43 0306 	orr.w	r3, r3, r6
 8000e4a:	4770      	bx	lr
 8000e4c:	ea94 0f0c 	teq	r4, ip
 8000e50:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000e54:	bf18      	it	ne
 8000e56:	ea95 0f0c 	teqne	r5, ip
 8000e5a:	d00c      	beq.n	8000e76 <__aeabi_dmul+0x206>
 8000e5c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000e60:	bf18      	it	ne
 8000e62:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000e66:	d1d1      	bne.n	8000e0c <__aeabi_dmul+0x19c>
 8000e68:	ea81 0103 	eor.w	r1, r1, r3
 8000e6c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000e70:	f04f 0000 	mov.w	r0, #0
 8000e74:	bd70      	pop	{r4, r5, r6, pc}
 8000e76:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000e7a:	bf06      	itte	eq
 8000e7c:	4610      	moveq	r0, r2
 8000e7e:	4619      	moveq	r1, r3
 8000e80:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000e84:	d019      	beq.n	8000eba <__aeabi_dmul+0x24a>
 8000e86:	ea94 0f0c 	teq	r4, ip
 8000e8a:	d102      	bne.n	8000e92 <__aeabi_dmul+0x222>
 8000e8c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000e90:	d113      	bne.n	8000eba <__aeabi_dmul+0x24a>
 8000e92:	ea95 0f0c 	teq	r5, ip
 8000e96:	d105      	bne.n	8000ea4 <__aeabi_dmul+0x234>
 8000e98:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000e9c:	bf1c      	itt	ne
 8000e9e:	4610      	movne	r0, r2
 8000ea0:	4619      	movne	r1, r3
 8000ea2:	d10a      	bne.n	8000eba <__aeabi_dmul+0x24a>
 8000ea4:	ea81 0103 	eor.w	r1, r1, r3
 8000ea8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000eac:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000eb0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000eb4:	f04f 0000 	mov.w	r0, #0
 8000eb8:	bd70      	pop	{r4, r5, r6, pc}
 8000eba:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000ebe:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000ec2:	bd70      	pop	{r4, r5, r6, pc}

08000ec4 <__aeabi_ddiv>:
 8000ec4:	b570      	push	{r4, r5, r6, lr}
 8000ec6:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000eca:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000ece:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000ed2:	bf1d      	ittte	ne
 8000ed4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000ed8:	ea94 0f0c 	teqne	r4, ip
 8000edc:	ea95 0f0c 	teqne	r5, ip
 8000ee0:	f000 f8a7 	bleq	8001032 <__aeabi_ddiv+0x16e>
 8000ee4:	eba4 0405 	sub.w	r4, r4, r5
 8000ee8:	ea81 0e03 	eor.w	lr, r1, r3
 8000eec:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000ef0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000ef4:	f000 8088 	beq.w	8001008 <__aeabi_ddiv+0x144>
 8000ef8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000efc:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000f00:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000f04:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000f08:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000f0c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000f10:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000f14:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000f18:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000f1c:	429d      	cmp	r5, r3
 8000f1e:	bf08      	it	eq
 8000f20:	4296      	cmpeq	r6, r2
 8000f22:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000f26:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000f2a:	d202      	bcs.n	8000f32 <__aeabi_ddiv+0x6e>
 8000f2c:	085b      	lsrs	r3, r3, #1
 8000f2e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000f32:	1ab6      	subs	r6, r6, r2
 8000f34:	eb65 0503 	sbc.w	r5, r5, r3
 8000f38:	085b      	lsrs	r3, r3, #1
 8000f3a:	ea4f 0232 	mov.w	r2, r2, rrx
 8000f3e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000f42:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000f46:	ebb6 0e02 	subs.w	lr, r6, r2
 8000f4a:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000f4e:	bf22      	ittt	cs
 8000f50:	1ab6      	subcs	r6, r6, r2
 8000f52:	4675      	movcs	r5, lr
 8000f54:	ea40 000c 	orrcs.w	r0, r0, ip
 8000f58:	085b      	lsrs	r3, r3, #1
 8000f5a:	ea4f 0232 	mov.w	r2, r2, rrx
 8000f5e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000f62:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000f66:	bf22      	ittt	cs
 8000f68:	1ab6      	subcs	r6, r6, r2
 8000f6a:	4675      	movcs	r5, lr
 8000f6c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000f70:	085b      	lsrs	r3, r3, #1
 8000f72:	ea4f 0232 	mov.w	r2, r2, rrx
 8000f76:	ebb6 0e02 	subs.w	lr, r6, r2
 8000f7a:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000f7e:	bf22      	ittt	cs
 8000f80:	1ab6      	subcs	r6, r6, r2
 8000f82:	4675      	movcs	r5, lr
 8000f84:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000f88:	085b      	lsrs	r3, r3, #1
 8000f8a:	ea4f 0232 	mov.w	r2, r2, rrx
 8000f8e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000f92:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000f96:	bf22      	ittt	cs
 8000f98:	1ab6      	subcs	r6, r6, r2
 8000f9a:	4675      	movcs	r5, lr
 8000f9c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000fa0:	ea55 0e06 	orrs.w	lr, r5, r6
 8000fa4:	d018      	beq.n	8000fd8 <__aeabi_ddiv+0x114>
 8000fa6:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000faa:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000fae:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000fb2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000fb6:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000fba:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000fbe:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000fc2:	d1c0      	bne.n	8000f46 <__aeabi_ddiv+0x82>
 8000fc4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000fc8:	d10b      	bne.n	8000fe2 <__aeabi_ddiv+0x11e>
 8000fca:	ea41 0100 	orr.w	r1, r1, r0
 8000fce:	f04f 0000 	mov.w	r0, #0
 8000fd2:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000fd6:	e7b6      	b.n	8000f46 <__aeabi_ddiv+0x82>
 8000fd8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000fdc:	bf04      	itt	eq
 8000fde:	4301      	orreq	r1, r0
 8000fe0:	2000      	moveq	r0, #0
 8000fe2:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000fe6:	bf88      	it	hi
 8000fe8:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000fec:	f63f aeaf 	bhi.w	8000d4e <__aeabi_dmul+0xde>
 8000ff0:	ebb5 0c03 	subs.w	ip, r5, r3
 8000ff4:	bf04      	itt	eq
 8000ff6:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000ffa:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000ffe:	f150 0000 	adcs.w	r0, r0, #0
 8001002:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8001006:	bd70      	pop	{r4, r5, r6, pc}
 8001008:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 800100c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8001010:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8001014:	bfc2      	ittt	gt
 8001016:	ebd4 050c 	rsbsgt	r5, r4, ip
 800101a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800101e:	bd70      	popgt	{r4, r5, r6, pc}
 8001020:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8001024:	f04f 0e00 	mov.w	lr, #0
 8001028:	3c01      	subs	r4, #1
 800102a:	e690      	b.n	8000d4e <__aeabi_dmul+0xde>
 800102c:	ea45 0e06 	orr.w	lr, r5, r6
 8001030:	e68d      	b.n	8000d4e <__aeabi_dmul+0xde>
 8001032:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8001036:	ea94 0f0c 	teq	r4, ip
 800103a:	bf08      	it	eq
 800103c:	ea95 0f0c 	teqeq	r5, ip
 8001040:	f43f af3b 	beq.w	8000eba <__aeabi_dmul+0x24a>
 8001044:	ea94 0f0c 	teq	r4, ip
 8001048:	d10a      	bne.n	8001060 <__aeabi_ddiv+0x19c>
 800104a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800104e:	f47f af34 	bne.w	8000eba <__aeabi_dmul+0x24a>
 8001052:	ea95 0f0c 	teq	r5, ip
 8001056:	f47f af25 	bne.w	8000ea4 <__aeabi_dmul+0x234>
 800105a:	4610      	mov	r0, r2
 800105c:	4619      	mov	r1, r3
 800105e:	e72c      	b.n	8000eba <__aeabi_dmul+0x24a>
 8001060:	ea95 0f0c 	teq	r5, ip
 8001064:	d106      	bne.n	8001074 <__aeabi_ddiv+0x1b0>
 8001066:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800106a:	f43f aefd 	beq.w	8000e68 <__aeabi_dmul+0x1f8>
 800106e:	4610      	mov	r0, r2
 8001070:	4619      	mov	r1, r3
 8001072:	e722      	b.n	8000eba <__aeabi_dmul+0x24a>
 8001074:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8001078:	bf18      	it	ne
 800107a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800107e:	f47f aec5 	bne.w	8000e0c <__aeabi_dmul+0x19c>
 8001082:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8001086:	f47f af0d 	bne.w	8000ea4 <__aeabi_dmul+0x234>
 800108a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800108e:	f47f aeeb 	bne.w	8000e68 <__aeabi_dmul+0x1f8>
 8001092:	e712      	b.n	8000eba <__aeabi_dmul+0x24a>

08001094 <__gedf2>:
 8001094:	f04f 3cff 	mov.w	ip, #4294967295
 8001098:	e006      	b.n	80010a8 <__cmpdf2+0x4>
 800109a:	bf00      	nop

0800109c <__ledf2>:
 800109c:	f04f 0c01 	mov.w	ip, #1
 80010a0:	e002      	b.n	80010a8 <__cmpdf2+0x4>
 80010a2:	bf00      	nop

080010a4 <__cmpdf2>:
 80010a4:	f04f 0c01 	mov.w	ip, #1
 80010a8:	f84d cd04 	str.w	ip, [sp, #-4]!
 80010ac:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80010b0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80010b4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80010b8:	bf18      	it	ne
 80010ba:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80010be:	d01b      	beq.n	80010f8 <__cmpdf2+0x54>
 80010c0:	b001      	add	sp, #4
 80010c2:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80010c6:	bf0c      	ite	eq
 80010c8:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80010cc:	ea91 0f03 	teqne	r1, r3
 80010d0:	bf02      	ittt	eq
 80010d2:	ea90 0f02 	teqeq	r0, r2
 80010d6:	2000      	moveq	r0, #0
 80010d8:	4770      	bxeq	lr
 80010da:	f110 0f00 	cmn.w	r0, #0
 80010de:	ea91 0f03 	teq	r1, r3
 80010e2:	bf58      	it	pl
 80010e4:	4299      	cmppl	r1, r3
 80010e6:	bf08      	it	eq
 80010e8:	4290      	cmpeq	r0, r2
 80010ea:	bf2c      	ite	cs
 80010ec:	17d8      	asrcs	r0, r3, #31
 80010ee:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80010f2:	f040 0001 	orr.w	r0, r0, #1
 80010f6:	4770      	bx	lr
 80010f8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80010fc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8001100:	d102      	bne.n	8001108 <__cmpdf2+0x64>
 8001102:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8001106:	d107      	bne.n	8001118 <__cmpdf2+0x74>
 8001108:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 800110c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8001110:	d1d6      	bne.n	80010c0 <__cmpdf2+0x1c>
 8001112:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8001116:	d0d3      	beq.n	80010c0 <__cmpdf2+0x1c>
 8001118:	f85d 0b04 	ldr.w	r0, [sp], #4
 800111c:	4770      	bx	lr
 800111e:	bf00      	nop

08001120 <__aeabi_cdrcmple>:
 8001120:	4684      	mov	ip, r0
 8001122:	4610      	mov	r0, r2
 8001124:	4662      	mov	r2, ip
 8001126:	468c      	mov	ip, r1
 8001128:	4619      	mov	r1, r3
 800112a:	4663      	mov	r3, ip
 800112c:	e000      	b.n	8001130 <__aeabi_cdcmpeq>
 800112e:	bf00      	nop

08001130 <__aeabi_cdcmpeq>:
 8001130:	b501      	push	{r0, lr}
 8001132:	f7ff ffb7 	bl	80010a4 <__cmpdf2>
 8001136:	2800      	cmp	r0, #0
 8001138:	bf48      	it	mi
 800113a:	f110 0f00 	cmnmi.w	r0, #0
 800113e:	bd01      	pop	{r0, pc}

08001140 <__aeabi_dcmpeq>:
 8001140:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001144:	f7ff fff4 	bl	8001130 <__aeabi_cdcmpeq>
 8001148:	bf0c      	ite	eq
 800114a:	2001      	moveq	r0, #1
 800114c:	2000      	movne	r0, #0
 800114e:	f85d fb08 	ldr.w	pc, [sp], #8
 8001152:	bf00      	nop

08001154 <__aeabi_dcmplt>:
 8001154:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001158:	f7ff ffea 	bl	8001130 <__aeabi_cdcmpeq>
 800115c:	bf34      	ite	cc
 800115e:	2001      	movcc	r0, #1
 8001160:	2000      	movcs	r0, #0
 8001162:	f85d fb08 	ldr.w	pc, [sp], #8
 8001166:	bf00      	nop

08001168 <__aeabi_dcmple>:
 8001168:	f84d ed08 	str.w	lr, [sp, #-8]!
 800116c:	f7ff ffe0 	bl	8001130 <__aeabi_cdcmpeq>
 8001170:	bf94      	ite	ls
 8001172:	2001      	movls	r0, #1
 8001174:	2000      	movhi	r0, #0
 8001176:	f85d fb08 	ldr.w	pc, [sp], #8
 800117a:	bf00      	nop

0800117c <__aeabi_dcmpge>:
 800117c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001180:	f7ff ffce 	bl	8001120 <__aeabi_cdrcmple>
 8001184:	bf94      	ite	ls
 8001186:	2001      	movls	r0, #1
 8001188:	2000      	movhi	r0, #0
 800118a:	f85d fb08 	ldr.w	pc, [sp], #8
 800118e:	bf00      	nop

08001190 <__aeabi_dcmpgt>:
 8001190:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001194:	f7ff ffc4 	bl	8001120 <__aeabi_cdrcmple>
 8001198:	bf34      	ite	cc
 800119a:	2001      	movcc	r0, #1
 800119c:	2000      	movcs	r0, #0
 800119e:	f85d fb08 	ldr.w	pc, [sp], #8
 80011a2:	bf00      	nop

080011a4 <__aeabi_dcmpun>:
 80011a4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80011a8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80011ac:	d102      	bne.n	80011b4 <__aeabi_dcmpun+0x10>
 80011ae:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80011b2:	d10a      	bne.n	80011ca <__aeabi_dcmpun+0x26>
 80011b4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80011b8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80011bc:	d102      	bne.n	80011c4 <__aeabi_dcmpun+0x20>
 80011be:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80011c2:	d102      	bne.n	80011ca <__aeabi_dcmpun+0x26>
 80011c4:	f04f 0000 	mov.w	r0, #0
 80011c8:	4770      	bx	lr
 80011ca:	f04f 0001 	mov.w	r0, #1
 80011ce:	4770      	bx	lr

080011d0 <__aeabi_d2iz>:
 80011d0:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80011d4:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 80011d8:	d215      	bcs.n	8001206 <__aeabi_d2iz+0x36>
 80011da:	d511      	bpl.n	8001200 <__aeabi_d2iz+0x30>
 80011dc:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 80011e0:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 80011e4:	d912      	bls.n	800120c <__aeabi_d2iz+0x3c>
 80011e6:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80011ea:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80011ee:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 80011f2:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80011f6:	fa23 f002 	lsr.w	r0, r3, r2
 80011fa:	bf18      	it	ne
 80011fc:	4240      	negne	r0, r0
 80011fe:	4770      	bx	lr
 8001200:	f04f 0000 	mov.w	r0, #0
 8001204:	4770      	bx	lr
 8001206:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 800120a:	d105      	bne.n	8001218 <__aeabi_d2iz+0x48>
 800120c:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8001210:	bf08      	it	eq
 8001212:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8001216:	4770      	bx	lr
 8001218:	f04f 0000 	mov.w	r0, #0
 800121c:	4770      	bx	lr
 800121e:	bf00      	nop

08001220 <main>:
 * \returns 0 always
 *
 * \brief This is the standard entry point for C code.
 */
int main (void)
{
 8001220:	b580      	push	{r7, lr}
 8001222:	b08c      	sub	sp, #48	; 0x30
 8001224:	af0a      	add	r7, sp, #40	; 0x28
  OS_ERR  err;

  // Disable all interrupts                                               // <3>
  BSP_IntDisAll();
 8001226:	f005 f97d 	bl	8006524 <BSP_IntDisAll>
  // Enable Interrupt UART
  BSP_IntEn (BSP_INT_ID_USIC1_01); //**
 800122a:	205b      	movs	r0, #91	; 0x5b
 800122c:	f005 f980 	bl	8006530 <BSP_IntEn>
  BSP_IntEn (BSP_INT_ID_USIC1_00); //**
 8001230:	205a      	movs	r0, #90	; 0x5a
 8001232:	f005 f97d 	bl	8006530 <BSP_IntEn>

// init SEMI Hosting DEBUG Support                                        // <4>
#if SEMI_HOSTING
  initRetargetSwo();
 8001236:	f006 f953 	bl	80074e0 <initRetargetSwo>
  SEGGER_RTT_ConfigUpBuffer (0, NULL, NULL, 0,
           SEGGER_RTT_MODE_BLOCK_IF_FIFO_FULL);
#endif

  // Init uC/OS-III
  OSInit (&err);                                                          // <5>
 800123a:	1dbb      	adds	r3, r7, #6
 800123c:	4618      	mov	r0, r3
 800123e:	f002 f81b 	bl	8003278 <OSInit>
  if (err != OS_ERR_NONE)
 8001242:	88fb      	ldrh	r3, [r7, #6]
 8001244:	2b00      	cmp	r3, #0
 8001246:	d002      	beq.n	800124e <main+0x2e>
    APP_TRACE_DBG ("Error OSInit: main\n");
 8001248:	4814      	ldr	r0, [pc, #80]	; (800129c <main+0x7c>)
 800124a:	f007 f8ef 	bl	800842c <puts>

  /* Create the start task */                                             // <6>
  OSTaskCreate ( (OS_TCB     *) &AppStartTaskTCB,
 800124e:	1dbb      	adds	r3, r7, #6
 8001250:	9308      	str	r3, [sp, #32]
 8001252:	2303      	movs	r3, #3
 8001254:	9307      	str	r3, [sp, #28]
 8001256:	2300      	movs	r3, #0
 8001258:	9306      	str	r3, [sp, #24]
 800125a:	2300      	movs	r3, #0
 800125c:	9305      	str	r3, [sp, #20]
 800125e:	2300      	movs	r3, #0
 8001260:	9304      	str	r3, [sp, #16]
 8001262:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001266:	9303      	str	r3, [sp, #12]
 8001268:	2319      	movs	r3, #25
 800126a:	9302      	str	r3, [sp, #8]
 800126c:	4b0c      	ldr	r3, [pc, #48]	; (80012a0 <main+0x80>)
 800126e:	9301      	str	r3, [sp, #4]
 8001270:	2302      	movs	r3, #2
 8001272:	9300      	str	r3, [sp, #0]
 8001274:	2300      	movs	r3, #0
 8001276:	4a0b      	ldr	r2, [pc, #44]	; (80012a4 <main+0x84>)
 8001278:	490b      	ldr	r1, [pc, #44]	; (80012a8 <main+0x88>)
 800127a:	480c      	ldr	r0, [pc, #48]	; (80012ac <main+0x8c>)
 800127c:	f001 f83e 	bl	80022fc <OSTaskCreate>
           (void       *) 0,
           (OS_OPT) (OS_OPT_TASK_STK_CHK | OS_OPT_TASK_STK_CLR),
           (OS_ERR     *) &err);

  // Start multitasking (i.e., give control to uC/OS-III)
  OSStart (&err);                                                         // <7>
 8001280:	1dbb      	adds	r3, r7, #6
 8001282:	4618      	mov	r0, r3
 8001284:	f002 fa4c 	bl	8003720 <OSStart>
  if (err != OS_ERR_NONE)
 8001288:	88fb      	ldrh	r3, [r7, #6]
 800128a:	2b00      	cmp	r3, #0
 800128c:	d002      	beq.n	8001294 <main+0x74>
    APP_TRACE_DBG ("Error OSStart: main\n");
 800128e:	4808      	ldr	r0, [pc, #32]	; (80012b0 <main+0x90>)
 8001290:	f007 f8cc 	bl	800842c <puts>

  while (1) {                                                             // <8>
    APP_TRACE_DBG ("Should never be output! Bug?\n");
 8001294:	4807      	ldr	r0, [pc, #28]	; (80012b4 <main+0x94>)
 8001296:	f007 f8c9 	bl	800842c <puts>
  }
 800129a:	e7fb      	b.n	8001294 <main+0x74>
 800129c:	0800e2a8 	.word	0x0800e2a8
 80012a0:	200009e0 	.word	0x200009e0
 80012a4:	080012b9 	.word	0x080012b9
 80012a8:	0800e2bc 	.word	0x0800e2bc
 80012ac:	20000de0 	.word	0x20000de0
 80012b0:	0800e2cc 	.word	0x0800e2cc
 80012b4:	0800e2e0 	.word	0x0800e2e0

080012b8 <AppTaskStart>:
 * \brief Startup (init) task that loads board support functions,
 *        initializes CPU services, the memory, the systick timer,
 *        etc. and finally invokes other application tasks.
 */
static void AppTaskStart (void *p_arg)
{
 80012b8:	b580      	push	{r7, lr}
 80012ba:	b086      	sub	sp, #24
 80012bc:	af00      	add	r7, sp, #0
 80012be:	6078      	str	r0, [r7, #4]
  CPU_INT32U  cnts;
  OS_ERR      err;

  (void) p_arg;
  // initialize BSP functions
  BSP_Init();                                                             // <9>
 80012c0:	f006 f8d2 	bl	8007468 <BSP_Init>
  // initialize the uC/CPU services
  CPU_Init();
 80012c4:	f000 fbfe 	bl	8001ac4 <CPU_Init>
  // determine SysTick reference frequency
  cpu_clk_freq = BSP_SysClkFreqGet();
 80012c8:	f006 f874 	bl	80073b4 <BSP_SysClkFreqGet>
 80012cc:	6178      	str	r0, [r7, #20]
  // determine nbr SysTick increments
  cnts = cpu_clk_freq / (CPU_INT32U) OSCfg_TickRate_Hz;
 80012ce:	4b17      	ldr	r3, [pc, #92]	; (800132c <AppTaskStart+0x74>)
 80012d0:	681b      	ldr	r3, [r3, #0]
 80012d2:	697a      	ldr	r2, [r7, #20]
 80012d4:	fbb2 f3f3 	udiv	r3, r2, r3
 80012d8:	613b      	str	r3, [r7, #16]
  // init uCOS-III periodic time src (SysTick)
  OS_CPU_SysTickInit (cnts);
 80012da:	6938      	ldr	r0, [r7, #16]
 80012dc:	f004 ff5e 	bl	800619c <OS_CPU_SysTickInit>
  // initialize memory management module
  Mem_Init();
 80012e0:	f000 fcd8 	bl	8001c94 <Mem_Init>
  // initialize mathematical module
  Math_Init();
 80012e4:	f000 fda8 	bl	8001e38 <Math_Init>

// compute CPU capacity with no task running
#if (OS_CFG_STAT_TASK_EN > 0u)                                           // <10>
  OSStatTaskCPUUsageInit (&err);
 80012e8:	f107 030e 	add.w	r3, r7, #14
 80012ec:	4618      	mov	r0, r3
 80012ee:	f003 facb 	bl	8004888 <OSStatTaskCPUUsageInit>
  if (err != OS_ERR_NONE)
 80012f2:	89fb      	ldrh	r3, [r7, #14]
 80012f4:	2b00      	cmp	r3, #0
 80012f6:	d002      	beq.n	80012fe <AppTaskStart+0x46>
    APP_TRACE_DBG ("Error OSStatTaskCPUUsageInit: AppTaskStart\n");
 80012f8:	480d      	ldr	r0, [pc, #52]	; (8001330 <AppTaskStart+0x78>)
 80012fa:	f007 f897 	bl	800842c <puts>
#endif

  APP_TRACE_INFO ("Creating Application Objects...\n");                  // <11>
 80012fe:	480d      	ldr	r0, [pc, #52]	; (8001334 <AppTaskStart+0x7c>)
 8001300:	f007 f894 	bl	800842c <puts>
  // create application objects
  AppObjCreate();
 8001304:	f000 f81c 	bl	8001340 <AppObjCreate>

  APP_TRACE_INFO ("Creating Application Tasks...\n");                    // <12>
 8001308:	480b      	ldr	r0, [pc, #44]	; (8001338 <AppTaskStart+0x80>)
 800130a:	f007 f88f 	bl	800842c <puts>
  // create application tasks
  AppTaskCreate();
 800130e:	f000 f849 	bl	80013a4 <AppTaskCreate>

  while (DEF_TRUE) {                                                     // <13>
    // Suspend current task
    OSTaskSuspend ( (OS_TCB *) 0, &err);
 8001312:	f107 030e 	add.w	r3, r7, #14
 8001316:	4619      	mov	r1, r3
 8001318:	2000      	movs	r0, #0
 800131a:	f001 faab 	bl	8002874 <OSTaskSuspend>
    if (err != OS_ERR_NONE)
 800131e:	89fb      	ldrh	r3, [r7, #14]
 8001320:	2b00      	cmp	r3, #0
 8001322:	d0f6      	beq.n	8001312 <AppTaskStart+0x5a>
      APP_TRACE_DBG ("Error OSTaskSuspend: AppTaskStart\n");
 8001324:	4805      	ldr	r0, [pc, #20]	; (800133c <AppTaskStart+0x84>)
 8001326:	f007 f881 	bl	800842c <puts>
  }
 800132a:	e7f2      	b.n	8001312 <AppTaskStart+0x5a>
 800132c:	0800e6b4 	.word	0x0800e6b4
 8001330:	0800e300 	.word	0x0800e300
 8001334:	0800e32c 	.word	0x0800e32c
 8001338:	0800e34c 	.word	0x0800e34c
 800133c:	0800e36c 	.word	0x0800e36c

08001340 <AppObjCreate>:
 * \brief Creates application objects.
 * \params none
 * \returns none
 */
static void AppObjCreate (void)
{
 8001340:	b580      	push	{r7, lr}
 8001342:	b084      	sub	sp, #16
 8001344:	af02      	add	r7, sp, #8
	OS_ERR      err;

	// Create Shared Memory
	OSMemCreate ( (OS_MEM    *) &Mem_Partition,
 8001346:	1dbb      	adds	r3, r7, #6
 8001348:	9301      	str	r3, [sp, #4]
 800134a:	2314      	movs	r3, #20
 800134c:	9300      	str	r3, [sp, #0]
 800134e:	2302      	movs	r3, #2
 8001350:	4a0d      	ldr	r2, [pc, #52]	; (8001388 <AppObjCreate+0x48>)
 8001352:	490e      	ldr	r1, [pc, #56]	; (800138c <AppObjCreate+0x4c>)
 8001354:	480e      	ldr	r0, [pc, #56]	; (8001390 <AppObjCreate+0x50>)
 8001356:	f004 fb21 	bl	800599c <OSMemCreate>
			(CPU_CHAR  *) "Mem Partition",
			(void      *) &MyPartitionStorage[0][0],
			(OS_MEM_QTY)  NUM_MSG,
			(OS_MEM_SIZE) MAX_MSG_LENGTH * sizeof (CPU_CHAR),
			(OS_ERR    *) &err);
	if (err != OS_ERR_NONE)
 800135a:	88fb      	ldrh	r3, [r7, #6]
 800135c:	2b00      	cmp	r3, #0
 800135e:	d002      	beq.n	8001366 <AppObjCreate+0x26>
	  APP_TRACE_DBG ("Error OSMemCreate: AppObjCreate\n");
 8001360:	480c      	ldr	r0, [pc, #48]	; (8001394 <AppObjCreate+0x54>)
 8001362:	f007 f863 	bl	800842c <puts>

	// Create Message Queue
	OSQCreate ( (OS_Q *)     &UART_ISR,
 8001366:	1dbb      	adds	r3, r7, #6
 8001368:	2202      	movs	r2, #2
 800136a:	490b      	ldr	r1, [pc, #44]	; (8001398 <AppObjCreate+0x58>)
 800136c:	480b      	ldr	r0, [pc, #44]	; (800139c <AppObjCreate+0x5c>)
 800136e:	f000 fd81 	bl	8001e74 <OSQCreate>
		  (CPU_CHAR *) "ISR Queue",
		  (OS_MSG_QTY) NUM_MSG,
		  (OS_ERR   *) &err);
	if (err != OS_ERR_NONE)
 8001372:	88fb      	ldrh	r3, [r7, #6]
 8001374:	2b00      	cmp	r3, #0
 8001376:	d002      	beq.n	800137e <AppObjCreate+0x3e>
	  APP_TRACE_DBG ("Error OSQCreate: AppObjCreate\n");
 8001378:	4809      	ldr	r0, [pc, #36]	; (80013a0 <AppObjCreate+0x60>)
 800137a:	f007 f857 	bl	800842c <puts>
}
 800137e:	bf00      	nop
 8001380:	3708      	adds	r7, #8
 8001382:	46bd      	mov	sp, r7
 8001384:	bd80      	pop	{r7, pc}
 8001386:	bf00      	nop
 8001388:	20001eec 	.word	0x20001eec
 800138c:	0800e390 	.word	0x0800e390
 8001390:	20001f38 	.word	0x20001f38
 8001394:	0800e3a0 	.word	0x0800e3a0
 8001398:	0800e3c0 	.word	0x0800e3c0
 800139c:	20001f08 	.word	0x20001f08
 80013a0:	0800e3cc 	.word	0x0800e3cc

080013a4 <AppTaskCreate>:
 * \brief Creates one application task.
 * \params none
 * \returns none
 */
static void  AppTaskCreate (void)
{
 80013a4:	b580      	push	{r7, lr}
 80013a6:	b08c      	sub	sp, #48	; 0x30
 80013a8:	af0a      	add	r7, sp, #40	; 0x28
  OS_ERR      err;

  // create AppTask_COM
  OSTaskCreate ( (OS_TCB     *) &AppTaskComTCB,
 80013aa:	1dbb      	adds	r3, r7, #6
 80013ac:	9308      	str	r3, [sp, #32]
 80013ae:	2303      	movs	r3, #3
 80013b0:	9307      	str	r3, [sp, #28]
 80013b2:	2300      	movs	r3, #0
 80013b4:	9306      	str	r3, [sp, #24]
 80013b6:	2300      	movs	r3, #0
 80013b8:	9305      	str	r3, [sp, #20]
 80013ba:	2300      	movs	r3, #0
 80013bc:	9304      	str	r3, [sp, #16]
 80013be:	f44f 7380 	mov.w	r3, #256	; 0x100
 80013c2:	9303      	str	r3, [sp, #12]
 80013c4:	2319      	movs	r3, #25
 80013c6:	9302      	str	r3, [sp, #8]
 80013c8:	4b28      	ldr	r3, [pc, #160]	; (800146c <AppTaskCreate+0xc8>)
 80013ca:	9301      	str	r3, [sp, #4]
 80013cc:	230a      	movs	r3, #10
 80013ce:	9300      	str	r3, [sp, #0]
 80013d0:	2300      	movs	r3, #0
 80013d2:	4a27      	ldr	r2, [pc, #156]	; (8001470 <AppTaskCreate+0xcc>)
 80013d4:	4927      	ldr	r1, [pc, #156]	; (8001474 <AppTaskCreate+0xd0>)
 80013d6:	4828      	ldr	r0, [pc, #160]	; (8001478 <AppTaskCreate+0xd4>)
 80013d8:	f000 ff90 	bl	80022fc <OSTaskCreate>
           (OS_MSG_QTY) 0u,
           (OS_TICK) 0u,
           (void       *) 0,
           (OS_OPT) (OS_OPT_TASK_STK_CHK | OS_OPT_TASK_STK_CLR),
           (OS_ERR     *) &err);
  if (err != OS_ERR_NONE)
 80013dc:	88fb      	ldrh	r3, [r7, #6]
 80013de:	2b00      	cmp	r3, #0
 80013e0:	d002      	beq.n	80013e8 <AppTaskCreate+0x44>
    APP_TRACE_DBG ("Error OSTaskCreate: AppTaskCreate\n");
 80013e2:	4826      	ldr	r0, [pc, #152]	; (800147c <AppTaskCreate+0xd8>)
 80013e4:	f007 f822 	bl	800842c <puts>

  // create AppTask_IO
    OSTaskCreate ( (OS_TCB     *) &AppTaskEndstopsTCB,
 80013e8:	1dbb      	adds	r3, r7, #6
 80013ea:	9308      	str	r3, [sp, #32]
 80013ec:	2303      	movs	r3, #3
 80013ee:	9307      	str	r3, [sp, #28]
 80013f0:	2300      	movs	r3, #0
 80013f2:	9306      	str	r3, [sp, #24]
 80013f4:	2300      	movs	r3, #0
 80013f6:	9305      	str	r3, [sp, #20]
 80013f8:	2300      	movs	r3, #0
 80013fa:	9304      	str	r3, [sp, #16]
 80013fc:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001400:	9303      	str	r3, [sp, #12]
 8001402:	2319      	movs	r3, #25
 8001404:	9302      	str	r3, [sp, #8]
 8001406:	4b1e      	ldr	r3, [pc, #120]	; (8001480 <AppTaskCreate+0xdc>)
 8001408:	9301      	str	r3, [sp, #4]
 800140a:	230c      	movs	r3, #12
 800140c:	9300      	str	r3, [sp, #0]
 800140e:	2300      	movs	r3, #0
 8001410:	4a1c      	ldr	r2, [pc, #112]	; (8001484 <AppTaskCreate+0xe0>)
 8001412:	491d      	ldr	r1, [pc, #116]	; (8001488 <AppTaskCreate+0xe4>)
 8001414:	481d      	ldr	r0, [pc, #116]	; (800148c <AppTaskCreate+0xe8>)
 8001416:	f000 ff71 	bl	80022fc <OSTaskCreate>
             (OS_MSG_QTY) 0u,
             (OS_TICK) 0u,
             (void       *) 0,
             (OS_OPT) (OS_OPT_TASK_STK_CHK | OS_OPT_TASK_STK_CLR),
             (OS_ERR     *) &err);
    if (err != OS_ERR_NONE)
 800141a:	88fb      	ldrh	r3, [r7, #6]
 800141c:	2b00      	cmp	r3, #0
 800141e:	d002      	beq.n	8001426 <AppTaskCreate+0x82>
      APP_TRACE_DBG ("Error OSTaskCreate: AppTaskCreate\n");
 8001420:	4816      	ldr	r0, [pc, #88]	; (800147c <AppTaskCreate+0xd8>)
 8001422:	f007 f803 	bl	800842c <puts>

    // create AppTask_IO
      OSTaskCreate ( (OS_TCB     *) &AppTaskServoTCB,
 8001426:	1dbb      	adds	r3, r7, #6
 8001428:	9308      	str	r3, [sp, #32]
 800142a:	2303      	movs	r3, #3
 800142c:	9307      	str	r3, [sp, #28]
 800142e:	2300      	movs	r3, #0
 8001430:	9306      	str	r3, [sp, #24]
 8001432:	2300      	movs	r3, #0
 8001434:	9305      	str	r3, [sp, #20]
 8001436:	2300      	movs	r3, #0
 8001438:	9304      	str	r3, [sp, #16]
 800143a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800143e:	9303      	str	r3, [sp, #12]
 8001440:	2319      	movs	r3, #25
 8001442:	9302      	str	r3, [sp, #8]
 8001444:	4b12      	ldr	r3, [pc, #72]	; (8001490 <AppTaskCreate+0xec>)
 8001446:	9301      	str	r3, [sp, #4]
 8001448:	230d      	movs	r3, #13
 800144a:	9300      	str	r3, [sp, #0]
 800144c:	2300      	movs	r3, #0
 800144e:	4a11      	ldr	r2, [pc, #68]	; (8001494 <AppTaskCreate+0xf0>)
 8001450:	4911      	ldr	r1, [pc, #68]	; (8001498 <AppTaskCreate+0xf4>)
 8001452:	4812      	ldr	r0, [pc, #72]	; (800149c <AppTaskCreate+0xf8>)
 8001454:	f000 ff52 	bl	80022fc <OSTaskCreate>
               (OS_MSG_QTY) 0u,
               (OS_TICK) 0u,
               (void       *) 0,
               (OS_OPT) (OS_OPT_TASK_STK_CHK | OS_OPT_TASK_STK_CLR),
               (OS_ERR     *) &err);
      if (err != OS_ERR_NONE)
 8001458:	88fb      	ldrh	r3, [r7, #6]
 800145a:	2b00      	cmp	r3, #0
 800145c:	d002      	beq.n	8001464 <AppTaskCreate+0xc0>
        APP_TRACE_DBG ("Error OSTaskCreate: AppTaskCreate\n");
 800145e:	4807      	ldr	r0, [pc, #28]	; (800147c <AppTaskCreate+0xd8>)
 8001460:	f006 ffe4 	bl	800842c <puts>
}
 8001464:	bf00      	nop
 8001466:	3708      	adds	r7, #8
 8001468:	46bd      	mov	sp, r7
 800146a:	bd80      	pop	{r7, pc}
 800146c:	20000ea0 	.word	0x20000ea0
 8001470:	080014a1 	.word	0x080014a1
 8001474:	0800e3ec 	.word	0x0800e3ec
 8001478:	20001aa0 	.word	0x20001aa0
 800147c:	0800e3f4 	.word	0x0800e3f4
 8001480:	200012a0 	.word	0x200012a0
 8001484:	080015e1 	.word	0x080015e1
 8001488:	0800e418 	.word	0x0800e418
 800148c:	20001b60 	.word	0x20001b60
 8001490:	200016a0 	.word	0x200016a0
 8001494:	080016d9 	.word	0x080016d9
 8001498:	0800e428 	.word	0x0800e428
 800149c:	20001c20 	.word	0x20001c20

080014a0 <AppTaskCom>:
 *        (3) Launch a terminal program and connect with 9600-8N1
 *            Enter strings like: #12345$, #abc$, etc.
 *            The XMC will respond with: XMC: 12345, XMC: abc, etc.
 */
static void AppTaskCom (void *p_arg)
{
 80014a0:	b580      	push	{r7, lr}
 80014a2:	b09a      	sub	sp, #104	; 0x68
 80014a4:	af02      	add	r7, sp, #8
 80014a6:	6078      	str	r0, [r7, #4]
  void        *p_msg;
  OS_ERR      err;
  OS_MSG_SIZE msg_size;
  CPU_TS      ts;
  CPU_CHAR    msg[MAX_MSG_LENGTH];
  CPU_INT08U  i = 0;
 80014a8:	2300      	movs	r3, #0
 80014aa:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
  CPU_CHAR    debug_msg[MAX_MSG_LENGTH + 30];

  (void) p_arg;                                                          // <14>
  APP_TRACE_INFO ("Entering AppTaskCom ...\n");
 80014ae:	4845      	ldr	r0, [pc, #276]	; (80015c4 <AppTaskCom+0x124>)
 80014b0:	f006 ffbc 	bl	800842c <puts>
  while (DEF_TRUE) {
    // empty the message buffer
    memset (&msg, 0, MAX_MSG_LENGTH);                                    // <15>
 80014b4:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80014b8:	2214      	movs	r2, #20
 80014ba:	2100      	movs	r1, #0
 80014bc:	4618      	mov	r0, r3
 80014be:	f006 ff1f 	bl	8008300 <memset>

    // wait until a message is received
    p_msg = OSQPend (&UART_ISR,                                          // <16>
 80014c2:	f107 0254 	add.w	r2, r7, #84	; 0x54
 80014c6:	f107 0356 	add.w	r3, r7, #86	; 0x56
 80014ca:	9301      	str	r3, [sp, #4]
 80014cc:	f107 0350 	add.w	r3, r7, #80	; 0x50
 80014d0:	9300      	str	r3, [sp, #0]
 80014d2:	4613      	mov	r3, r2
 80014d4:	2200      	movs	r2, #0
 80014d6:	2100      	movs	r1, #0
 80014d8:	483b      	ldr	r0, [pc, #236]	; (80015c8 <AppTaskCom+0x128>)
 80014da:	f000 fd1b 	bl	8001f14 <OSQPend>
 80014de:	65b8      	str	r0, [r7, #88]	; 0x58
         0,
         OS_OPT_PEND_BLOCKING,
         &msg_size,
         &ts,
         &err);
    if (err != OS_ERR_NONE)
 80014e0:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 80014e4:	2b00      	cmp	r3, #0
 80014e6:	d002      	beq.n	80014ee <AppTaskCom+0x4e>
      APP_TRACE_DBG ("Error OSQPend: AppTaskCom\n");
 80014e8:	4838      	ldr	r0, [pc, #224]	; (80015cc <AppTaskCom+0x12c>)
 80014ea:	f006 ff9f 	bl	800842c <puts>

    // obtain message we received
    memcpy (msg, (CPU_CHAR*) p_msg, msg_size - 1);                       // <17>
 80014ee:	f8b7 3054 	ldrh.w	r3, [r7, #84]	; 0x54
 80014f2:	3b01      	subs	r3, #1
 80014f4:	461a      	mov	r2, r3
 80014f6:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80014fa:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80014fc:	4618      	mov	r0, r3
 80014fe:	f7ff f891 	bl	8000624 <memcpy>

    // release the memory partition allocated in the UART service routine
    OSMemPut (&Mem_Partition, p_msg, &err);                              // <18>
 8001502:	f107 0356 	add.w	r3, r7, #86	; 0x56
 8001506:	461a      	mov	r2, r3
 8001508:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800150a:	4831      	ldr	r0, [pc, #196]	; (80015d0 <AppTaskCom+0x130>)
 800150c:	f004 fb0e 	bl	8005b2c <OSMemPut>
    if (err != OS_ERR_NONE)
 8001510:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 8001514:	2b00      	cmp	r3, #0
 8001516:	d002      	beq.n	800151e <AppTaskCom+0x7e>
      APP_TRACE_DBG ("Error OSMemPut: AppTaskCom\n");
 8001518:	482e      	ldr	r0, [pc, #184]	; (80015d4 <AppTaskCom+0x134>)
 800151a:	f006 ff87 	bl	800842c <puts>

    // send ACK in return
    XMC_UART_CH_Transmit (XMC_UART1_CH1, ACK);                           // <19>
 800151e:	2106      	movs	r1, #6
 8001520:	482d      	ldr	r0, [pc, #180]	; (80015d8 <AppTaskCom+0x138>)
 8001522:	f006 fd41 	bl	8007fa8 <XMC_UART_CH_Transmit>

    // print the received message to the debug interface
    sprintf (debug_msg, "Msg: %s\tLength: %d\n", msg, msg_size - 1);     // <20>
 8001526:	f8b7 3054 	ldrh.w	r3, [r7, #84]	; 0x54
 800152a:	3b01      	subs	r3, #1
 800152c:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 8001530:	f107 0008 	add.w	r0, r7, #8
 8001534:	4929      	ldr	r1, [pc, #164]	; (80015dc <AppTaskCom+0x13c>)
 8001536:	f006 ff81 	bl	800843c <sprintf>
    APP_TRACE_INFO (debug_msg);
 800153a:	f107 0308 	add.w	r3, r7, #8
 800153e:	4618      	mov	r0, r3
 8001540:	f006 ff2c 	bl	800839c <printf>

    // send the received message back via the UART pre-text with "XMC: "
    XMC_UART_CH_Transmit (XMC_UART1_CH1, 'X');                           // <21>
 8001544:	2158      	movs	r1, #88	; 0x58
 8001546:	4824      	ldr	r0, [pc, #144]	; (80015d8 <AppTaskCom+0x138>)
 8001548:	f006 fd2e 	bl	8007fa8 <XMC_UART_CH_Transmit>
    XMC_UART_CH_Transmit (XMC_UART1_CH1, 'M');
 800154c:	214d      	movs	r1, #77	; 0x4d
 800154e:	4822      	ldr	r0, [pc, #136]	; (80015d8 <AppTaskCom+0x138>)
 8001550:	f006 fd2a 	bl	8007fa8 <XMC_UART_CH_Transmit>
    XMC_UART_CH_Transmit (XMC_UART1_CH1, 'C');
 8001554:	2143      	movs	r1, #67	; 0x43
 8001556:	4820      	ldr	r0, [pc, #128]	; (80015d8 <AppTaskCom+0x138>)
 8001558:	f006 fd26 	bl	8007fa8 <XMC_UART_CH_Transmit>
    XMC_UART_CH_Transmit (XMC_UART1_CH1, ':');
 800155c:	213a      	movs	r1, #58	; 0x3a
 800155e:	481e      	ldr	r0, [pc, #120]	; (80015d8 <AppTaskCom+0x138>)
 8001560:	f006 fd22 	bl	8007fa8 <XMC_UART_CH_Transmit>
    XMC_UART_CH_Transmit (XMC_UART1_CH1, ' ');
 8001564:	2120      	movs	r1, #32
 8001566:	481c      	ldr	r0, [pc, #112]	; (80015d8 <AppTaskCom+0x138>)
 8001568:	f006 fd1e 	bl	8007fa8 <XMC_UART_CH_Transmit>
    for (i = 0; i <= msg_size; i++) {
 800156c:	2300      	movs	r3, #0
 800156e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8001572:	e019      	b.n	80015a8 <AppTaskCom+0x108>
    	if (msg[i] != 0){
 8001574:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8001578:	f107 0260 	add.w	r2, r7, #96	; 0x60
 800157c:	4413      	add	r3, r2
 800157e:	f913 3c24 	ldrsb.w	r3, [r3, #-36]
 8001582:	2b00      	cmp	r3, #0
 8001584:	d018      	beq.n	80015b8 <AppTaskCom+0x118>
 			XMC_UART_CH_Transmit (XMC_UART1_CH1, msg[i]);
 8001586:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800158a:	f107 0260 	add.w	r2, r7, #96	; 0x60
 800158e:	4413      	add	r3, r2
 8001590:	f913 3c24 	ldrsb.w	r3, [r3, #-36]
 8001594:	b29b      	uxth	r3, r3
 8001596:	4619      	mov	r1, r3
 8001598:	480f      	ldr	r0, [pc, #60]	; (80015d8 <AppTaskCom+0x138>)
 800159a:	f006 fd05 	bl	8007fa8 <XMC_UART_CH_Transmit>
    XMC_UART_CH_Transmit (XMC_UART1_CH1, 'X');                           // <21>
    XMC_UART_CH_Transmit (XMC_UART1_CH1, 'M');
    XMC_UART_CH_Transmit (XMC_UART1_CH1, 'C');
    XMC_UART_CH_Transmit (XMC_UART1_CH1, ':');
    XMC_UART_CH_Transmit (XMC_UART1_CH1, ' ');
    for (i = 0; i <= msg_size; i++) {
 800159e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80015a2:	3301      	adds	r3, #1
 80015a4:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 80015a8:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80015ac:	b29a      	uxth	r2, r3
 80015ae:	f8b7 3054 	ldrh.w	r3, [r7, #84]	; 0x54
 80015b2:	429a      	cmp	r2, r3
 80015b4:	d9de      	bls.n	8001574 <AppTaskCom+0xd4>
 80015b6:	e000      	b.n	80015ba <AppTaskCom+0x11a>
    	if (msg[i] != 0){
 			XMC_UART_CH_Transmit (XMC_UART1_CH1, msg[i]);
     	}else{
       		break;
 80015b8:	bf00      	nop
    	}
    }
    XMC_UART_CH_Transmit (XMC_UART1_CH1, '\n');
 80015ba:	210a      	movs	r1, #10
 80015bc:	4806      	ldr	r0, [pc, #24]	; (80015d8 <AppTaskCom+0x138>)
 80015be:	f006 fcf3 	bl	8007fa8 <XMC_UART_CH_Transmit>
  }
 80015c2:	e777      	b.n	80014b4 <AppTaskCom+0x14>
 80015c4:	0800e434 	.word	0x0800e434
 80015c8:	20001f08 	.word	0x20001f08
 80015cc:	0800e44c 	.word	0x0800e44c
 80015d0:	20001f38 	.word	0x20001f38
 80015d4:	0800e468 	.word	0x0800e468
 80015d8:	48020200 	.word	0x48020200
 80015dc:	0800e484 	.word	0x0800e484

080015e0 <AppTaskEndstops>:
}
/***********************************AppTask_Io*/
static void AppTaskEndstops (void *p_arg)
{
 80015e0:	b580      	push	{r7, lr}
 80015e2:	b084      	sub	sp, #16
 80015e4:	af00      	add	r7, sp, #0
 80015e6:	6078      	str	r0, [r7, #4]
	_Bool l_state1 =1;
 80015e8:	2301      	movs	r3, #1
 80015ea:	73fb      	strb	r3, [r7, #15]
	_Bool l_state2 =1;
 80015ec:	2301      	movs	r3, #1
 80015ee:	73bb      	strb	r3, [r7, #14]
	_Bool l_state3 =1;
 80015f0:	2301      	movs	r3, #1
 80015f2:	737b      	strb	r3, [r7, #13]
	_Bool l_state4 =1;
 80015f4:	2301      	movs	r3, #1
 80015f6:	733b      	strb	r3, [r7, #12]
	OS_ERR      err;
	CPU_TS      ts=0;
 80015f8:	2300      	movs	r3, #0
 80015fa:	60bb      	str	r3, [r7, #8]
	APP_TRACE_INFO ("Entering AppTaskEndstops ...\n");
 80015fc:	4830      	ldr	r0, [pc, #192]	; (80016c0 <AppTaskEndstops+0xe0>)
 80015fe:	f006 ff15 	bl	800842c <puts>
	CCU40_0_SetCapture(2);
 8001602:	2002      	movs	r0, #2
 8001604:	f004 ff34 	bl	8006470 <CCU40_0_SetCapture>

	while(1){
//ENDSTOP1

		if(0==debounce(ENDSTOP1)){			//Button 2	//
 8001608:	210f      	movs	r1, #15
 800160a:	482e      	ldr	r0, [pc, #184]	; (80016c4 <AppTaskEndstops+0xe4>)
 800160c:	f000 f8ae 	bl	800176c <debounce>
 8001610:	4603      	mov	r3, r0
 8001612:	f083 0301 	eor.w	r3, r3, #1
 8001616:	b2db      	uxtb	r3, r3
 8001618:	2b00      	cmp	r3, #0
 800161a:	d00b      	beq.n	8001634 <AppTaskEndstops+0x54>
			if(l_state1){
 800161c:	7bfb      	ldrb	r3, [r7, #15]
 800161e:	2b00      	cmp	r3, #0
 8001620:	d00a      	beq.n	8001638 <AppTaskEndstops+0x58>
				APP_TRACE_INFO ("ENDSTOP1 PRESSED ...\n");
 8001622:	4829      	ldr	r0, [pc, #164]	; (80016c8 <AppTaskEndstops+0xe8>)
 8001624:	f006 ff02 	bl	800842c <puts>
				l_state1=0;
 8001628:	2300      	movs	r3, #0
 800162a:	73fb      	strb	r3, [r7, #15]
				CCU40_0_SetCapture(2);
 800162c:	2002      	movs	r0, #2
 800162e:	f004 ff1f 	bl	8006470 <CCU40_0_SetCapture>
 8001632:	e001      	b.n	8001638 <AppTaskEndstops+0x58>
			}
		}else{
			l_state1=1;
 8001634:	2301      	movs	r3, #1
 8001636:	73fb      	strb	r3, [r7, #15]
		}
//ENDSTOP2
		if(0==debounce(ENDSTOP2)){			//Button 1	//
 8001638:	210d      	movs	r1, #13
 800163a:	4822      	ldr	r0, [pc, #136]	; (80016c4 <AppTaskEndstops+0xe4>)
 800163c:	f000 f896 	bl	800176c <debounce>
 8001640:	4603      	mov	r3, r0
 8001642:	f083 0301 	eor.w	r3, r3, #1
 8001646:	b2db      	uxtb	r3, r3
 8001648:	2b00      	cmp	r3, #0
 800164a:	d008      	beq.n	800165e <AppTaskEndstops+0x7e>
			if(l_state2){
 800164c:	7bbb      	ldrb	r3, [r7, #14]
 800164e:	2b00      	cmp	r3, #0
 8001650:	d007      	beq.n	8001662 <AppTaskEndstops+0x82>
				APP_TRACE_INFO ("ENDSTOP2 PRESSED ...\n");
 8001652:	481e      	ldr	r0, [pc, #120]	; (80016cc <AppTaskEndstops+0xec>)
 8001654:	f006 feea 	bl	800842c <puts>
				l_state2=0;
 8001658:	2300      	movs	r3, #0
 800165a:	73bb      	strb	r3, [r7, #14]
 800165c:	e001      	b.n	8001662 <AppTaskEndstops+0x82>

			}
		}else{
			l_state2=1;
 800165e:	2301      	movs	r3, #1
 8001660:	73bb      	strb	r3, [r7, #14]
		}
//ENDSTOP3
		if(0==debounce(ENDSTOP3)){			//Button 1	//
 8001662:	210e      	movs	r1, #14
 8001664:	4817      	ldr	r0, [pc, #92]	; (80016c4 <AppTaskEndstops+0xe4>)
 8001666:	f000 f881 	bl	800176c <debounce>
 800166a:	4603      	mov	r3, r0
 800166c:	f083 0301 	eor.w	r3, r3, #1
 8001670:	b2db      	uxtb	r3, r3
 8001672:	2b00      	cmp	r3, #0
 8001674:	d00b      	beq.n	800168e <AppTaskEndstops+0xae>
			if(l_state3){
 8001676:	7b7b      	ldrb	r3, [r7, #13]
 8001678:	2b00      	cmp	r3, #0
 800167a:	d00a      	beq.n	8001692 <AppTaskEndstops+0xb2>
				APP_TRACE_INFO ("ENDSTOP3 PRESSED ...\n");
 800167c:	4814      	ldr	r0, [pc, #80]	; (80016d0 <AppTaskEndstops+0xf0>)
 800167e:	f006 fed5 	bl	800842c <puts>
				l_state3=0;
 8001682:	2300      	movs	r3, #0
 8001684:	737b      	strb	r3, [r7, #13]
				CCU40_0_SetCapture(1);
 8001686:	2001      	movs	r0, #1
 8001688:	f004 fef2 	bl	8006470 <CCU40_0_SetCapture>
 800168c:	e001      	b.n	8001692 <AppTaskEndstops+0xb2>
			}
		}else{
			l_state3=1;
 800168e:	2301      	movs	r3, #1
 8001690:	737b      	strb	r3, [r7, #13]
		}
//ENDSTOP4
		if(0==debounce(ENDSTOP4)){			//Button 1	//
 8001692:	210c      	movs	r1, #12
 8001694:	480b      	ldr	r0, [pc, #44]	; (80016c4 <AppTaskEndstops+0xe4>)
 8001696:	f000 f869 	bl	800176c <debounce>
 800169a:	4603      	mov	r3, r0
 800169c:	f083 0301 	eor.w	r3, r3, #1
 80016a0:	b2db      	uxtb	r3, r3
 80016a2:	2b00      	cmp	r3, #0
 80016a4:	d008      	beq.n	80016b8 <AppTaskEndstops+0xd8>
			if(l_state4){
 80016a6:	7b3b      	ldrb	r3, [r7, #12]
 80016a8:	2b00      	cmp	r3, #0
 80016aa:	d0ad      	beq.n	8001608 <AppTaskEndstops+0x28>
				APP_TRACE_INFO ("ENDSTOP4 PRESSED ...\n");
 80016ac:	4809      	ldr	r0, [pc, #36]	; (80016d4 <AppTaskEndstops+0xf4>)
 80016ae:	f006 febd 	bl	800842c <puts>
				l_state4=0;
 80016b2:	2300      	movs	r3, #0
 80016b4:	733b      	strb	r3, [r7, #12]
 80016b6:	e7a7      	b.n	8001608 <AppTaskEndstops+0x28>
			}
		}else{
			l_state4=1;
 80016b8:	2301      	movs	r3, #1
 80016ba:	733b      	strb	r3, [r7, #12]
		}
	}//Whileend
 80016bc:	e7a4      	b.n	8001608 <AppTaskEndstops+0x28>
 80016be:	bf00      	nop
 80016c0:	0800e498 	.word	0x0800e498
 80016c4:	48028100 	.word	0x48028100
 80016c8:	0800e4b8 	.word	0x0800e4b8
 80016cc:	0800e4d0 	.word	0x0800e4d0
 80016d0:	0800e4e8 	.word	0x0800e4e8
 80016d4:	0800e500 	.word	0x0800e500

080016d8 <AppTaskServo>:
}
//Servo
static void AppTaskServo (void *p_arg){
 80016d8:	b580      	push	{r7, lr}
 80016da:	b084      	sub	sp, #16
 80016dc:	af00      	add	r7, sp, #0
 80016de:	6078      	str	r0, [r7, #4]
	OS_ERR      err;
	CPU_TS      ts=0;
 80016e0:	2300      	movs	r3, #0
 80016e2:	60fb      	str	r3, [r7, #12]
	APP_TRACE_INFO ("Entering AppTaskServo ...\n");
 80016e4:	4815      	ldr	r0, [pc, #84]	; (800173c <AppTaskServo+0x64>)
 80016e6:	f006 fea1 	bl	800842c <puts>

	_mcp23s08_reset();
 80016ea:	f000 f8cb 	bl	8001884 <_mcp23s08_reset>

	//REG SETUP
	_mcp23s08_reset_ss(MCP23S08_SS);
 80016ee:	2102      	movs	r1, #2
 80016f0:	4813      	ldr	r0, [pc, #76]	; (8001740 <AppTaskServo+0x68>)
 80016f2:	f000 f8a7 	bl	8001844 <_mcp23s08_reset_ss>
	_mcp23s08_reg_xfer(XMC_SPI1_CH0,MCP23S08_IODIR,0,MCP23S08_WR);
 80016f6:	2300      	movs	r3, #0
 80016f8:	2200      	movs	r2, #0
 80016fa:	2100      	movs	r1, #0
 80016fc:	4811      	ldr	r0, [pc, #68]	; (8001744 <AppTaskServo+0x6c>)
 80016fe:	f000 f8d1 	bl	80018a4 <_mcp23s08_reg_xfer>
	_mcp23s08_set_ss(MCP23S08_SS);
 8001702:	2102      	movs	r1, #2
 8001704:	480e      	ldr	r0, [pc, #56]	; (8001740 <AppTaskServo+0x68>)
 8001706:	f000 f8ad 	bl	8001864 <_mcp23s08_set_ss>

		//_mcp23s08_reset_ss(MCP23S08_SS);
		//_mcp23s08_reg_xfer(XMC_SPI1_CH0,MCP23S08_GPIO,0x01,MCP23S08_WR);
		//_mcp23s08_set_ss(MCP23S08_SS);

		while(_mcp23s08_step_negx());
 800170a:	bf00      	nop
 800170c:	f000 f9ac 	bl	8001a68 <_mcp23s08_step_negx>
 8001710:	4603      	mov	r3, r0
 8001712:	2b00      	cmp	r3, #0
 8001714:	d1fa      	bne.n	800170c <AppTaskServo+0x34>
		while(_mcp23s08_step_negy());
 8001716:	bf00      	nop
 8001718:	f000 f94a 	bl	80019b0 <_mcp23s08_step_negy>
 800171c:	4603      	mov	r3, r0
 800171e:	2b00      	cmp	r3, #0
 8001720:	d1fa      	bne.n	8001718 <AppTaskServo+0x40>
		while(_mcp23s08_step_posx());
 8001722:	bf00      	nop
 8001724:	f000 f972 	bl	8001a0c <_mcp23s08_step_posx>
 8001728:	4603      	mov	r3, r0
 800172a:	2b00      	cmp	r3, #0
 800172c:	d1fa      	bne.n	8001724 <AppTaskServo+0x4c>
		while(_mcp23s08_step_posy());
 800172e:	bf00      	nop
 8001730:	f000 f910 	bl	8001954 <_mcp23s08_step_posy>
 8001734:	4603      	mov	r3, r0
 8001736:	2b00      	cmp	r3, #0
 8001738:	d1fa      	bne.n	8001730 <AppTaskServo+0x58>

	}
 800173a:	e7e6      	b.n	800170a <AppTaskServo+0x32>
 800173c:	0800e518 	.word	0x0800e518
 8001740:	48028100 	.word	0x48028100
 8001744:	48020000 	.word	0x48020000

08001748 <XMC_GPIO_GetInput>:
 * Prior to this api, user has to configure port pin to input mode using XMC_GPIO_SetMode().
 *
 */

__STATIC_INLINE uint32_t XMC_GPIO_GetInput(XMC_GPIO_PORT_t *const port, const uint8_t pin)
{
 8001748:	b480      	push	{r7}
 800174a:	b083      	sub	sp, #12
 800174c:	af00      	add	r7, sp, #0
 800174e:	6078      	str	r0, [r7, #4]
 8001750:	460b      	mov	r3, r1
 8001752:	70fb      	strb	r3, [r7, #3]
  XMC_ASSERT("XMC_GPIO_GetInput: Invalid port", XMC_GPIO_CHECK_PORT(port));

  return (((port->IN) >> pin) & 0x1U);
 8001754:	687b      	ldr	r3, [r7, #4]
 8001756:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001758:	78fb      	ldrb	r3, [r7, #3]
 800175a:	fa22 f303 	lsr.w	r3, r2, r3
 800175e:	f003 0301 	and.w	r3, r3, #1
}
 8001762:	4618      	mov	r0, r3
 8001764:	370c      	adds	r7, #12
 8001766:	46bd      	mov	sp, r7
 8001768:	bc80      	pop	{r7}
 800176a:	4770      	bx	lr

0800176c <debounce>:
#include <mylib.h>
#include <bsp_gpio.h>


//_________________________________DEBOUNCE
_Bool debounce(int port,  int pin){
 800176c:	b580      	push	{r7, lr}
 800176e:	b086      	sub	sp, #24
 8001770:	af02      	add	r7, sp, #8
 8001772:	6078      	str	r0, [r7, #4]
 8001774:	6039      	str	r1, [r7, #0]
	CPU_INT08U i=2;
 8001776:	2302      	movs	r3, #2
 8001778:	73fb      	strb	r3, [r7, #15]
	CPU_INT08U f_press=0;
 800177a:	2300      	movs	r3, #0
 800177c:	73bb      	strb	r3, [r7, #14]
	CPU_INT08U press=0;
 800177e:	2300      	movs	r3, #0
 8001780:	737b      	strb	r3, [r7, #13]
	OS_ERR      err;
	f_press=XMC_GPIO_GetInput((XMC_GPIO_PORT_t *const) port,(const uint8_t)pin);
 8001782:	687b      	ldr	r3, [r7, #4]
 8001784:	683a      	ldr	r2, [r7, #0]
 8001786:	b2d2      	uxtb	r2, r2
 8001788:	4611      	mov	r1, r2
 800178a:	4618      	mov	r0, r3
 800178c:	f7ff ffdc 	bl	8001748 <XMC_GPIO_GetInput>
 8001790:	4603      	mov	r3, r0
 8001792:	73bb      	strb	r3, [r7, #14]
	while(--i){
 8001794:	e023      	b.n	80017de <debounce+0x72>
		press=XMC_GPIO_GetInput((XMC_GPIO_PORT_t *const) port,(const uint8_t)pin);
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	683a      	ldr	r2, [r7, #0]
 800179a:	b2d2      	uxtb	r2, r2
 800179c:	4611      	mov	r1, r2
 800179e:	4618      	mov	r0, r3
 80017a0:	f7ff ffd2 	bl	8001748 <XMC_GPIO_GetInput>
 80017a4:	4603      	mov	r3, r0
 80017a6:	737b      	strb	r3, [r7, #13]
		if(f_press==press){
 80017a8:	7bba      	ldrb	r2, [r7, #14]
 80017aa:	7b7b      	ldrb	r3, [r7, #13]
 80017ac:	429a      	cmp	r2, r3
 80017ae:	d006      	beq.n	80017be <debounce+0x52>

		}else{
			return press;
 80017b0:	7b7b      	ldrb	r3, [r7, #13]
 80017b2:	2b00      	cmp	r3, #0
 80017b4:	bf14      	ite	ne
 80017b6:	2301      	movne	r3, #1
 80017b8:	2300      	moveq	r3, #0
 80017ba:	b2db      	uxtb	r3, r3
 80017bc:	e01b      	b.n	80017f6 <debounce+0x8a>
		}
		//wait(100000);
		OSTimeDlyHMSM  (0,
 80017be:	f107 030a 	add.w	r3, r7, #10
 80017c2:	9301      	str	r3, [sp, #4]
 80017c4:	2300      	movs	r3, #0
 80017c6:	9300      	str	r3, [sp, #0]
 80017c8:	2301      	movs	r3, #1
 80017ca:	2200      	movs	r2, #0
 80017cc:	2100      	movs	r1, #0
 80017ce:	2000      	movs	r0, #0
 80017d0:	f003 fbc2 	bl	8004f58 <OSTimeDlyHMSM>
			   			0,
  						0,
		 	    		1,
						OS_OPT_TIME_HMSM_STRICT ,
			       		&err);
  		if (err != OS_ERR_NONE)
 80017d4:	897b      	ldrh	r3, [r7, #10]
 80017d6:	2b00      	cmp	r3, #0
 80017d8:	d001      	beq.n	80017de <debounce+0x72>
  			return 3;
 80017da:	2301      	movs	r3, #1
 80017dc:	e00b      	b.n	80017f6 <debounce+0x8a>
	CPU_INT08U i=2;
	CPU_INT08U f_press=0;
	CPU_INT08U press=0;
	OS_ERR      err;
	f_press=XMC_GPIO_GetInput((XMC_GPIO_PORT_t *const) port,(const uint8_t)pin);
	while(--i){
 80017de:	7bfb      	ldrb	r3, [r7, #15]
 80017e0:	3b01      	subs	r3, #1
 80017e2:	73fb      	strb	r3, [r7, #15]
 80017e4:	7bfb      	ldrb	r3, [r7, #15]
 80017e6:	2b00      	cmp	r3, #0
 80017e8:	d1d5      	bne.n	8001796 <debounce+0x2a>
						OS_OPT_TIME_HMSM_STRICT ,
			       		&err);
  		if (err != OS_ERR_NONE)
  			return 3;
	}
	return f_press;
 80017ea:	7bbb      	ldrb	r3, [r7, #14]
 80017ec:	2b00      	cmp	r3, #0
 80017ee:	bf14      	ite	ne
 80017f0:	2301      	movne	r3, #1
 80017f2:	2300      	moveq	r3, #0
 80017f4:	b2db      	uxtb	r3, r3
}
 80017f6:	4618      	mov	r0, r3
 80017f8:	3710      	adds	r7, #16
 80017fa:	46bd      	mov	sp, r7
 80017fc:	bd80      	pop	{r7, pc}
 80017fe:	bf00      	nop

08001800 <XMC_GPIO_SetOutputHigh>:
 * Register Pn_OMR is virtual and does not contain any flip-flop. A read action delivers the value of 0.
 *
 */

__STATIC_INLINE void XMC_GPIO_SetOutputHigh(XMC_GPIO_PORT_t *const port, const uint8_t pin)
{
 8001800:	b480      	push	{r7}
 8001802:	b083      	sub	sp, #12
 8001804:	af00      	add	r7, sp, #0
 8001806:	6078      	str	r0, [r7, #4]
 8001808:	460b      	mov	r3, r1
 800180a:	70fb      	strb	r3, [r7, #3]
  XMC_ASSERT("XMC_GPIO_SetOutputHigh: Invalid port", XMC_GPIO_CHECK_OUTPUT_PORT(port));

  port->OMR = (uint32_t)0x1U << pin;
 800180c:	78fb      	ldrb	r3, [r7, #3]
 800180e:	2201      	movs	r2, #1
 8001810:	409a      	lsls	r2, r3
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	605a      	str	r2, [r3, #4]
}
 8001816:	bf00      	nop
 8001818:	370c      	adds	r7, #12
 800181a:	46bd      	mov	sp, r7
 800181c:	bc80      	pop	{r7}
 800181e:	4770      	bx	lr

08001820 <XMC_GPIO_SetOutputLow>:
 * Register Pn_OMR is virtual and does not contain any flip-flop. A read action delivers the value of 0.\n
 *
 */

__STATIC_INLINE void XMC_GPIO_SetOutputLow(XMC_GPIO_PORT_t *const port, const uint8_t pin)
{
 8001820:	b480      	push	{r7}
 8001822:	b083      	sub	sp, #12
 8001824:	af00      	add	r7, sp, #0
 8001826:	6078      	str	r0, [r7, #4]
 8001828:	460b      	mov	r3, r1
 800182a:	70fb      	strb	r3, [r7, #3]
  XMC_ASSERT("XMC_GPIO_SetOutputLow: Invalid port", XMC_GPIO_CHECK_OUTPUT_PORT(port));

  port->OMR = 0x10000U << pin;
 800182c:	78fb      	ldrb	r3, [r7, #3]
 800182e:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8001832:	409a      	lsls	r2, r3
 8001834:	687b      	ldr	r3, [r7, #4]
 8001836:	605a      	str	r2, [r3, #4]
}
 8001838:	bf00      	nop
 800183a:	370c      	adds	r7, #12
 800183c:	46bd      	mov	sp, r7
 800183e:	bc80      	pop	{r7}
 8001840:	4770      	bx	lr
 8001842:	bf00      	nop

08001844 <_mcp23s08_reset_ss>:
 *  @param XMC_GPIO_PORT_t *const port, const uint8_t pin
 *  @return on success this function returns MCP23S08_OK (0) otherwise it check
 *  the given port on validity
 */
uint8_t _mcp23s08_reset_ss(XMC_GPIO_PORT_t *const port, const uint8_t pin)
{
 8001844:	b580      	push	{r7, lr}
 8001846:	b082      	sub	sp, #8
 8001848:	af00      	add	r7, sp, #0
 800184a:	6078      	str	r0, [r7, #4]
 800184c:	460b      	mov	r3, r1
 800184e:	70fb      	strb	r3, [r7, #3]
  XMC_ASSERT("XMC_GPIO_Init: Invalid port", XMC_GPIO_CHECK_PORT(port));

  XMC_GPIO_SetOutputLow(port,pin);
 8001850:	78fb      	ldrb	r3, [r7, #3]
 8001852:	4619      	mov	r1, r3
 8001854:	6878      	ldr	r0, [r7, #4]
 8001856:	f7ff ffe3 	bl	8001820 <XMC_GPIO_SetOutputLow>

  return MCP23S08_OK;
 800185a:	2300      	movs	r3, #0
}
 800185c:	4618      	mov	r0, r3
 800185e:	3708      	adds	r7, #8
 8001860:	46bd      	mov	sp, r7
 8001862:	bd80      	pop	{r7, pc}

08001864 <_mcp23s08_set_ss>:
 *  @param XMC_GPIO_PORT_t *const port, const uint8_t pin
 *  @return on success this function returns MCP23S08_OK (0) otherwise it check
 *  the given port on validity
 */
uint8_t _mcp23s08_set_ss(XMC_GPIO_PORT_t *const port, const uint8_t pin)
{
 8001864:	b580      	push	{r7, lr}
 8001866:	b082      	sub	sp, #8
 8001868:	af00      	add	r7, sp, #0
 800186a:	6078      	str	r0, [r7, #4]
 800186c:	460b      	mov	r3, r1
 800186e:	70fb      	strb	r3, [r7, #3]
  XMC_ASSERT("XMC_GPIO_Init: Invalid port", XMC_GPIO_CHECK_PORT(port));

  XMC_GPIO_SetOutputHigh(port,pin);
 8001870:	78fb      	ldrb	r3, [r7, #3]
 8001872:	4619      	mov	r1, r3
 8001874:	6878      	ldr	r0, [r7, #4]
 8001876:	f7ff ffc3 	bl	8001800 <XMC_GPIO_SetOutputHigh>

  return MCP23S08_OK;
 800187a:	2300      	movs	r3, #0
}
 800187c:	4618      	mov	r0, r3
 800187e:	3708      	adds	r7, #8
 8001880:	46bd      	mov	sp, r7
 8001882:	bd80      	pop	{r7, pc}

08001884 <_mcp23s08_reset>:
 *  @brief This function toggles the reset for the MCP23S08
 *  @param XMC_GPIO_PORT_t *const port, const uint8_t pin
 *  @return on success this function returns MCP23S08_OK (0)
 */
uint8_t _mcp23s08_reset(void)
{
 8001884:	b580      	push	{r7, lr}
 8001886:	af00      	add	r7, sp, #0
  XMC_GPIO_SetOutputLow(MCP23S08_RESET);
 8001888:	210c      	movs	r1, #12
 800188a:	4805      	ldr	r0, [pc, #20]	; (80018a0 <_mcp23s08_reset+0x1c>)
 800188c:	f7ff ffc8 	bl	8001820 <XMC_GPIO_SetOutputLow>
  XMC_GPIO_SetOutputHigh(MCP23S08_RESET);
 8001890:	210c      	movs	r1, #12
 8001892:	4803      	ldr	r0, [pc, #12]	; (80018a0 <_mcp23s08_reset+0x1c>)
 8001894:	f7ff ffb4 	bl	8001800 <XMC_GPIO_SetOutputHigh>

  return MCP23S08_OK;
 8001898:	2300      	movs	r3, #0
}
 800189a:	4618      	mov	r0, r3
 800189c:	bd80      	pop	{r7, pc}
 800189e:	bf00      	nop
 80018a0:	48028000 	.word	0x48028000

080018a4 <_mcp23s08_reg_xfer>:
 *		   data ...... content of the register
 *		   rd_wr ..... read/write
 *  @return on success this function returns MCP23S08_OK (0)
 */
uint8_t _mcp23s08_reg_xfer(XMC_USIC_CH_t *const channel, uint8_t reg_name, uint8_t data, uint8_t rd_wr)
{
 80018a4:	b580      	push	{r7, lr}
 80018a6:	b084      	sub	sp, #16
 80018a8:	af00      	add	r7, sp, #0
 80018aa:	6078      	str	r0, [r7, #4]
 80018ac:	4608      	mov	r0, r1
 80018ae:	4611      	mov	r1, r2
 80018b0:	461a      	mov	r2, r3
 80018b2:	4603      	mov	r3, r0
 80018b4:	70fb      	strb	r3, [r7, #3]
 80018b6:	460b      	mov	r3, r1
 80018b8:	70bb      	strb	r3, [r7, #2]
 80018ba:	4613      	mov	r3, r2
 80018bc:	707b      	strb	r3, [r7, #1]
  uint8_t recv = 0, mcp23s08_addr_rd = 0;
 80018be:	2300      	movs	r3, #0
 80018c0:	73fb      	strb	r3, [r7, #15]
 80018c2:	2300      	movs	r3, #0
 80018c4:	73bb      	strb	r3, [r7, #14]

  XMC_ASSERT("XMC_USIC_CH_Enable: channel not valid", XMC_USIC_IsChannelValid(channel));

  if(rd_wr)
 80018c6:	787b      	ldrb	r3, [r7, #1]
 80018c8:	2b00      	cmp	r3, #0
 80018ca:	d020      	beq.n	800190e <_mcp23s08_reg_xfer+0x6a>
  {
	mcp23s08_addr_rd = mcp23s08_addr|MCP23S08_RD;
 80018cc:	4b1f      	ldr	r3, [pc, #124]	; (800194c <_mcp23s08_reg_xfer+0xa8>)
 80018ce:	781b      	ldrb	r3, [r3, #0]
 80018d0:	f043 0301 	orr.w	r3, r3, #1
 80018d4:	73bb      	strb	r3, [r7, #14]

	_spi_transmit(channel,mcp23s08_addr_rd);
 80018d6:	7bbb      	ldrb	r3, [r7, #14]
 80018d8:	4619      	mov	r1, r3
 80018da:	6878      	ldr	r0, [r7, #4]
 80018dc:	f005 fb66 	bl	8006fac <_spi_transmit>
	_spi_receive(channel);
 80018e0:	6878      	ldr	r0, [r7, #4]
 80018e2:	f005 fb83 	bl	8006fec <_spi_receive>

	_spi_transmit(channel,reg_name);
 80018e6:	78fb      	ldrb	r3, [r7, #3]
 80018e8:	4619      	mov	r1, r3
 80018ea:	6878      	ldr	r0, [r7, #4]
 80018ec:	f005 fb5e 	bl	8006fac <_spi_transmit>
	_spi_receive(channel);
 80018f0:	6878      	ldr	r0, [r7, #4]
 80018f2:	f005 fb7b 	bl	8006fec <_spi_receive>

	_spi_transmit(channel,mcp23s08_nop);
 80018f6:	4b16      	ldr	r3, [pc, #88]	; (8001950 <_mcp23s08_reg_xfer+0xac>)
 80018f8:	781b      	ldrb	r3, [r3, #0]
 80018fa:	4619      	mov	r1, r3
 80018fc:	6878      	ldr	r0, [r7, #4]
 80018fe:	f005 fb55 	bl	8006fac <_spi_transmit>
	recv = _spi_receive(channel);
 8001902:	6878      	ldr	r0, [r7, #4]
 8001904:	f005 fb72 	bl	8006fec <_spi_receive>
 8001908:	4603      	mov	r3, r0
 800190a:	73fb      	strb	r3, [r7, #15]
 800190c:	e018      	b.n	8001940 <_mcp23s08_reg_xfer+0x9c>

  }
  else
  {
	_spi_transmit(channel,mcp23s08_addr);
 800190e:	4b0f      	ldr	r3, [pc, #60]	; (800194c <_mcp23s08_reg_xfer+0xa8>)
 8001910:	781b      	ldrb	r3, [r3, #0]
 8001912:	4619      	mov	r1, r3
 8001914:	6878      	ldr	r0, [r7, #4]
 8001916:	f005 fb49 	bl	8006fac <_spi_transmit>
	_spi_receive(channel);
 800191a:	6878      	ldr	r0, [r7, #4]
 800191c:	f005 fb66 	bl	8006fec <_spi_receive>

	_spi_transmit(channel,reg_name);
 8001920:	78fb      	ldrb	r3, [r7, #3]
 8001922:	4619      	mov	r1, r3
 8001924:	6878      	ldr	r0, [r7, #4]
 8001926:	f005 fb41 	bl	8006fac <_spi_transmit>
	_spi_receive(channel);
 800192a:	6878      	ldr	r0, [r7, #4]
 800192c:	f005 fb5e 	bl	8006fec <_spi_receive>

	_spi_transmit(channel,data);
 8001930:	78bb      	ldrb	r3, [r7, #2]
 8001932:	4619      	mov	r1, r3
 8001934:	6878      	ldr	r0, [r7, #4]
 8001936:	f005 fb39 	bl	8006fac <_spi_transmit>
	_spi_receive(channel);
 800193a:	6878      	ldr	r0, [r7, #4]
 800193c:	f005 fb56 	bl	8006fec <_spi_receive>
  }

  return recv;
 8001940:	7bfb      	ldrb	r3, [r7, #15]
}
 8001942:	4618      	mov	r0, r3
 8001944:	3710      	adds	r7, #16
 8001946:	46bd      	mov	sp, r7
 8001948:	bd80      	pop	{r7, pc}
 800194a:	bf00      	nop
 800194c:	20000000 	.word	0x20000000
 8001950:	20001ce0 	.word	0x20001ce0

08001954 <_mcp23s08_step_posy>:

uint8_t _mcp23s08_step_posy(void){
 8001954:	b580      	push	{r7, lr}
 8001956:	af00      	add	r7, sp, #0
	if(debounce(ENDSTOP1)){
 8001958:	210f      	movs	r1, #15
 800195a:	4813      	ldr	r0, [pc, #76]	; (80019a8 <_mcp23s08_step_posy+0x54>)
 800195c:	f7ff ff06 	bl	800176c <debounce>
 8001960:	4603      	mov	r3, r0
 8001962:	2b00      	cmp	r3, #0
 8001964:	d01d      	beq.n	80019a2 <_mcp23s08_step_posy+0x4e>

		_mcp23s08_reset_ss(MCP23S08_SS);
 8001966:	2102      	movs	r1, #2
 8001968:	480f      	ldr	r0, [pc, #60]	; (80019a8 <_mcp23s08_step_posy+0x54>)
 800196a:	f7ff ff6b 	bl	8001844 <_mcp23s08_reset_ss>
		_mcp23s08_reg_xfer(XMC_SPI1_CH0,MCP23S08_GPIO,0x2,MCP23S08_WR);
 800196e:	2300      	movs	r3, #0
 8001970:	2202      	movs	r2, #2
 8001972:	2109      	movs	r1, #9
 8001974:	480d      	ldr	r0, [pc, #52]	; (80019ac <_mcp23s08_step_posy+0x58>)
 8001976:	f7ff ff95 	bl	80018a4 <_mcp23s08_reg_xfer>
		_mcp23s08_set_ss(MCP23S08_SS);
 800197a:	2102      	movs	r1, #2
 800197c:	480a      	ldr	r0, [pc, #40]	; (80019a8 <_mcp23s08_step_posy+0x54>)
 800197e:	f7ff ff71 	bl	8001864 <_mcp23s08_set_ss>

		//APP_TRACE_INFO ("PLOTTERSTEP HIGH...\n");

		_mcp23s08_reset_ss(MCP23S08_SS);
 8001982:	2102      	movs	r1, #2
 8001984:	4808      	ldr	r0, [pc, #32]	; (80019a8 <_mcp23s08_step_posy+0x54>)
 8001986:	f7ff ff5d 	bl	8001844 <_mcp23s08_reset_ss>
		_mcp23s08_reg_xfer(XMC_SPI1_CH0,MCP23S08_GPIO,0x00,MCP23S08_WR);
 800198a:	2300      	movs	r3, #0
 800198c:	2200      	movs	r2, #0
 800198e:	2109      	movs	r1, #9
 8001990:	4806      	ldr	r0, [pc, #24]	; (80019ac <_mcp23s08_step_posy+0x58>)
 8001992:	f7ff ff87 	bl	80018a4 <_mcp23s08_reg_xfer>
		_mcp23s08_set_ss(MCP23S08_SS);
 8001996:	2102      	movs	r1, #2
 8001998:	4803      	ldr	r0, [pc, #12]	; (80019a8 <_mcp23s08_step_posy+0x54>)
 800199a:	f7ff ff63 	bl	8001864 <_mcp23s08_set_ss>

		return 1;
 800199e:	2301      	movs	r3, #1
 80019a0:	e000      	b.n	80019a4 <_mcp23s08_step_posy+0x50>
	}else{
		return 0;
 80019a2:	2300      	movs	r3, #0
	}
}
 80019a4:	4618      	mov	r0, r3
 80019a6:	bd80      	pop	{r7, pc}
 80019a8:	48028100 	.word	0x48028100
 80019ac:	48020000 	.word	0x48020000

080019b0 <_mcp23s08_step_negy>:


uint8_t _mcp23s08_step_negy(void){
 80019b0:	b580      	push	{r7, lr}
 80019b2:	af00      	add	r7, sp, #0
	if(debounce(ENDSTOP2)){
 80019b4:	210d      	movs	r1, #13
 80019b6:	4813      	ldr	r0, [pc, #76]	; (8001a04 <_mcp23s08_step_negy+0x54>)
 80019b8:	f7ff fed8 	bl	800176c <debounce>
 80019bc:	4603      	mov	r3, r0
 80019be:	2b00      	cmp	r3, #0
 80019c0:	d01d      	beq.n	80019fe <_mcp23s08_step_negy+0x4e>
		_mcp23s08_reset_ss(MCP23S08_SS);
 80019c2:	2102      	movs	r1, #2
 80019c4:	480f      	ldr	r0, [pc, #60]	; (8001a04 <_mcp23s08_step_negy+0x54>)
 80019c6:	f7ff ff3d 	bl	8001844 <_mcp23s08_reset_ss>
		_mcp23s08_reg_xfer(XMC_SPI1_CH0,MCP23S08_GPIO,0x3,MCP23S08_WR);
 80019ca:	2300      	movs	r3, #0
 80019cc:	2203      	movs	r2, #3
 80019ce:	2109      	movs	r1, #9
 80019d0:	480d      	ldr	r0, [pc, #52]	; (8001a08 <_mcp23s08_step_negy+0x58>)
 80019d2:	f7ff ff67 	bl	80018a4 <_mcp23s08_reg_xfer>
		_mcp23s08_set_ss(MCP23S08_SS);
 80019d6:	2102      	movs	r1, #2
 80019d8:	480a      	ldr	r0, [pc, #40]	; (8001a04 <_mcp23s08_step_negy+0x54>)
 80019da:	f7ff ff43 	bl	8001864 <_mcp23s08_set_ss>

		//APP_TRACE_INFO ("PLOTTERSTEP HIGH...\n");

		_mcp23s08_reset_ss(MCP23S08_SS);
 80019de:	2102      	movs	r1, #2
 80019e0:	4808      	ldr	r0, [pc, #32]	; (8001a04 <_mcp23s08_step_negy+0x54>)
 80019e2:	f7ff ff2f 	bl	8001844 <_mcp23s08_reset_ss>
		_mcp23s08_reg_xfer(XMC_SPI1_CH0,MCP23S08_GPIO,0x01,MCP23S08_WR);
 80019e6:	2300      	movs	r3, #0
 80019e8:	2201      	movs	r2, #1
 80019ea:	2109      	movs	r1, #9
 80019ec:	4806      	ldr	r0, [pc, #24]	; (8001a08 <_mcp23s08_step_negy+0x58>)
 80019ee:	f7ff ff59 	bl	80018a4 <_mcp23s08_reg_xfer>
		_mcp23s08_set_ss(MCP23S08_SS);
 80019f2:	2102      	movs	r1, #2
 80019f4:	4803      	ldr	r0, [pc, #12]	; (8001a04 <_mcp23s08_step_negy+0x54>)
 80019f6:	f7ff ff35 	bl	8001864 <_mcp23s08_set_ss>

		return 1;
 80019fa:	2301      	movs	r3, #1
 80019fc:	e000      	b.n	8001a00 <_mcp23s08_step_negy+0x50>
	}else{
		return 0;
 80019fe:	2300      	movs	r3, #0
	}
}
 8001a00:	4618      	mov	r0, r3
 8001a02:	bd80      	pop	{r7, pc}
 8001a04:	48028100 	.word	0x48028100
 8001a08:	48020000 	.word	0x48020000

08001a0c <_mcp23s08_step_posx>:


uint8_t _mcp23s08_step_posx(void){
 8001a0c:	b580      	push	{r7, lr}
 8001a0e:	af00      	add	r7, sp, #0
	if(debounce(ENDSTOP4)){
 8001a10:	210c      	movs	r1, #12
 8001a12:	4813      	ldr	r0, [pc, #76]	; (8001a60 <_mcp23s08_step_posx+0x54>)
 8001a14:	f7ff feaa 	bl	800176c <debounce>
 8001a18:	4603      	mov	r3, r0
 8001a1a:	2b00      	cmp	r3, #0
 8001a1c:	d01d      	beq.n	8001a5a <_mcp23s08_step_posx+0x4e>
		_mcp23s08_reset_ss(MCP23S08_SS);
 8001a1e:	2102      	movs	r1, #2
 8001a20:	480f      	ldr	r0, [pc, #60]	; (8001a60 <_mcp23s08_step_posx+0x54>)
 8001a22:	f7ff ff0f 	bl	8001844 <_mcp23s08_reset_ss>
		_mcp23s08_reg_xfer(XMC_SPI1_CH0,MCP23S08_GPIO,0x0C,MCP23S08_WR);
 8001a26:	2300      	movs	r3, #0
 8001a28:	220c      	movs	r2, #12
 8001a2a:	2109      	movs	r1, #9
 8001a2c:	480d      	ldr	r0, [pc, #52]	; (8001a64 <_mcp23s08_step_posx+0x58>)
 8001a2e:	f7ff ff39 	bl	80018a4 <_mcp23s08_reg_xfer>
		_mcp23s08_set_ss(MCP23S08_SS);
 8001a32:	2102      	movs	r1, #2
 8001a34:	480a      	ldr	r0, [pc, #40]	; (8001a60 <_mcp23s08_step_posx+0x54>)
 8001a36:	f7ff ff15 	bl	8001864 <_mcp23s08_set_ss>

		//APP_TRACE_INFO ("PLOTTERSTEP HIGH...\n");

		_mcp23s08_reset_ss(MCP23S08_SS);
 8001a3a:	2102      	movs	r1, #2
 8001a3c:	4808      	ldr	r0, [pc, #32]	; (8001a60 <_mcp23s08_step_posx+0x54>)
 8001a3e:	f7ff ff01 	bl	8001844 <_mcp23s08_reset_ss>
		_mcp23s08_reg_xfer(XMC_SPI1_CH0,MCP23S08_GPIO,0x04,MCP23S08_WR);
 8001a42:	2300      	movs	r3, #0
 8001a44:	2204      	movs	r2, #4
 8001a46:	2109      	movs	r1, #9
 8001a48:	4806      	ldr	r0, [pc, #24]	; (8001a64 <_mcp23s08_step_posx+0x58>)
 8001a4a:	f7ff ff2b 	bl	80018a4 <_mcp23s08_reg_xfer>
		_mcp23s08_set_ss(MCP23S08_SS);
 8001a4e:	2102      	movs	r1, #2
 8001a50:	4803      	ldr	r0, [pc, #12]	; (8001a60 <_mcp23s08_step_posx+0x54>)
 8001a52:	f7ff ff07 	bl	8001864 <_mcp23s08_set_ss>

		return 1;
 8001a56:	2301      	movs	r3, #1
 8001a58:	e000      	b.n	8001a5c <_mcp23s08_step_posx+0x50>
	}else{
		return 0;
 8001a5a:	2300      	movs	r3, #0
	}
}
 8001a5c:	4618      	mov	r0, r3
 8001a5e:	bd80      	pop	{r7, pc}
 8001a60:	48028100 	.word	0x48028100
 8001a64:	48020000 	.word	0x48020000

08001a68 <_mcp23s08_step_negx>:

uint8_t _mcp23s08_step_negx(void){
 8001a68:	b580      	push	{r7, lr}
 8001a6a:	af00      	add	r7, sp, #0
	if(debounce(ENDSTOP3)){
 8001a6c:	210e      	movs	r1, #14
 8001a6e:	4813      	ldr	r0, [pc, #76]	; (8001abc <_mcp23s08_step_negx+0x54>)
 8001a70:	f7ff fe7c 	bl	800176c <debounce>
 8001a74:	4603      	mov	r3, r0
 8001a76:	2b00      	cmp	r3, #0
 8001a78:	d01d      	beq.n	8001ab6 <_mcp23s08_step_negx+0x4e>
		_mcp23s08_reset_ss(MCP23S08_SS);
 8001a7a:	2102      	movs	r1, #2
 8001a7c:	480f      	ldr	r0, [pc, #60]	; (8001abc <_mcp23s08_step_negx+0x54>)
 8001a7e:	f7ff fee1 	bl	8001844 <_mcp23s08_reset_ss>
		_mcp23s08_reg_xfer(XMC_SPI1_CH0,MCP23S08_GPIO,0x8,MCP23S08_WR);
 8001a82:	2300      	movs	r3, #0
 8001a84:	2208      	movs	r2, #8
 8001a86:	2109      	movs	r1, #9
 8001a88:	480d      	ldr	r0, [pc, #52]	; (8001ac0 <_mcp23s08_step_negx+0x58>)
 8001a8a:	f7ff ff0b 	bl	80018a4 <_mcp23s08_reg_xfer>
		_mcp23s08_set_ss(MCP23S08_SS);
 8001a8e:	2102      	movs	r1, #2
 8001a90:	480a      	ldr	r0, [pc, #40]	; (8001abc <_mcp23s08_step_negx+0x54>)
 8001a92:	f7ff fee7 	bl	8001864 <_mcp23s08_set_ss>

		//APP_TRACE_INFO ("PLOTTERSTEP HIGH...\n");

		_mcp23s08_reset_ss(MCP23S08_SS);
 8001a96:	2102      	movs	r1, #2
 8001a98:	4808      	ldr	r0, [pc, #32]	; (8001abc <_mcp23s08_step_negx+0x54>)
 8001a9a:	f7ff fed3 	bl	8001844 <_mcp23s08_reset_ss>
		_mcp23s08_reg_xfer(XMC_SPI1_CH0,MCP23S08_GPIO,0x00,MCP23S08_WR);
 8001a9e:	2300      	movs	r3, #0
 8001aa0:	2200      	movs	r2, #0
 8001aa2:	2109      	movs	r1, #9
 8001aa4:	4806      	ldr	r0, [pc, #24]	; (8001ac0 <_mcp23s08_step_negx+0x58>)
 8001aa6:	f7ff fefd 	bl	80018a4 <_mcp23s08_reg_xfer>
		_mcp23s08_set_ss(MCP23S08_SS);
 8001aaa:	2102      	movs	r1, #2
 8001aac:	4803      	ldr	r0, [pc, #12]	; (8001abc <_mcp23s08_step_negx+0x54>)
 8001aae:	f7ff fed9 	bl	8001864 <_mcp23s08_set_ss>

		return 1;
 8001ab2:	2301      	movs	r3, #1
 8001ab4:	e000      	b.n	8001ab8 <_mcp23s08_step_negx+0x50>
	}else{
		return 0;
 8001ab6:	2300      	movs	r3, #0
	}
}
 8001ab8:	4618      	mov	r0, r3
 8001aba:	bd80      	pop	{r7, pc}
 8001abc:	48028100 	.word	0x48028100
 8001ac0:	48020000 	.word	0x48020000

08001ac4 <CPU_Init>:
*                                                   & other CPU interrupts disabled time measurement functions
*********************************************************************************************************
*/

void  CPU_Init (void)
{
 8001ac4:	b580      	push	{r7, lr}
 8001ac6:	af00      	add	r7, sp, #0
                                                                /* --------------------- INIT TS ---------------------- */
#if ((CPU_CFG_TS_EN     == DEF_ENABLED) || \
     (CPU_CFG_TS_TMR_EN == DEF_ENABLED))
    CPU_TS_Init();                                              /* See Note #3a.                                        */
 8001ac8:	f000 f832 	bl	8001b30 <CPU_TS_Init>
    CPU_IntDisMeasInit();                                       /* See Note #3b.                                        */
#endif

                                                                /* ------------------ INIT CPU NAME ------------------- */
#if (CPU_CFG_NAME_EN == DEF_ENABLED)
     CPU_NameInit();
 8001acc:	f000 f82a 	bl	8001b24 <CPU_NameInit>
#endif

#if (CPU_CFG_CACHE_MGMT_EN == DEF_ENABLED)
     CPU_Cache_Init();
#endif
}
 8001ad0:	bf00      	nop
 8001ad2:	bd80      	pop	{r7, pc}

08001ad4 <CPU_SW_Exception>:
*                   See also 'cpu_core.h  CPU_SW_EXCEPTION()  Note #1'.
*********************************************************************************************************
*/

void  CPU_SW_Exception (void)
{
 8001ad4:	b480      	push	{r7}
 8001ad6:	af00      	add	r7, sp, #0
    while (DEF_ON) {
        ;
    }
 8001ad8:	e7fe      	b.n	8001ad8 <CPU_SW_Exception+0x4>
 8001ada:	bf00      	nop

08001adc <CPU_NameClr>:
*********************************************************************************************************
*/

#if (CPU_CFG_NAME_EN == DEF_ENABLED)
void  CPU_NameClr (void)
{
 8001adc:	b580      	push	{r7, lr}
 8001ade:	b082      	sub	sp, #8
 8001ae0:	af00      	add	r7, sp, #0
    CPU_SR_ALLOC();
 8001ae2:	2300      	movs	r3, #0
 8001ae4:	607b      	str	r3, [r7, #4]


    CPU_CRITICAL_ENTER();
 8001ae6:	f7fe fbfb 	bl	80002e0 <CPU_SR_Save>
 8001aea:	6078      	str	r0, [r7, #4]
    Mem_Clr((void     *)&CPU_Name[0],
 8001aec:	2110      	movs	r1, #16
 8001aee:	4805      	ldr	r0, [pc, #20]	; (8001b04 <CPU_NameClr+0x28>)
 8001af0:	f000 f8f6 	bl	8001ce0 <Mem_Clr>
            (CPU_SIZE_T) CPU_CFG_NAME_SIZE);
    CPU_CRITICAL_EXIT();
 8001af4:	6878      	ldr	r0, [r7, #4]
 8001af6:	f7fe fbf7 	bl	80002e8 <CPU_SR_Restore>
}
 8001afa:	bf00      	nop
 8001afc:	3708      	adds	r7, #8
 8001afe:	46bd      	mov	sp, r7
 8001b00:	bd80      	pop	{r7, pc}
 8001b02:	bf00      	nop
 8001b04:	20001f5c 	.word	0x20001f5c

08001b08 <CPU_TS_TmrFreqSet>:
*********************************************************************************************************
*/

#if (CPU_CFG_TS_TMR_EN == DEF_ENABLED)
void  CPU_TS_TmrFreqSet (CPU_TS_TMR_FREQ  freq_hz)
{
 8001b08:	b480      	push	{r7}
 8001b0a:	b083      	sub	sp, #12
 8001b0c:	af00      	add	r7, sp, #0
 8001b0e:	6078      	str	r0, [r7, #4]
    CPU_TS_TmrFreq_Hz = freq_hz;
 8001b10:	4a03      	ldr	r2, [pc, #12]	; (8001b20 <CPU_TS_TmrFreqSet+0x18>)
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	6013      	str	r3, [r2, #0]
}
 8001b16:	bf00      	nop
 8001b18:	370c      	adds	r7, #12
 8001b1a:	46bd      	mov	sp, r7
 8001b1c:	bc80      	pop	{r7}
 8001b1e:	4770      	bx	lr
 8001b20:	20001f58 	.word	0x20001f58

08001b24 <CPU_NameInit>:
*********************************************************************************************************
*/

#if (CPU_CFG_NAME_EN == DEF_ENABLED)
static  void  CPU_NameInit (void)
{
 8001b24:	b580      	push	{r7, lr}
 8001b26:	af00      	add	r7, sp, #0
    CPU_NameClr();
 8001b28:	f7ff ffd8 	bl	8001adc <CPU_NameClr>
}
 8001b2c:	bf00      	nop
 8001b2e:	bd80      	pop	{r7, pc}

08001b30 <CPU_TS_Init>:
*/

#if ((CPU_CFG_TS_EN     == DEF_ENABLED) || \
     (CPU_CFG_TS_TMR_EN == DEF_ENABLED))
static  void  CPU_TS_Init (void)
{
 8001b30:	b580      	push	{r7, lr}
 8001b32:	af00      	add	r7, sp, #0
#endif


                                                                /* ----------------- INIT CPU TS TMR ------------------ */
#if (CPU_CFG_TS_TMR_EN == DEF_ENABLED)
    CPU_TS_TmrFreq_Hz   = 0u;                                   /* Init/clr     ts tmr freq (see Note #1a).             */
 8001b34:	4b03      	ldr	r3, [pc, #12]	; (8001b44 <CPU_TS_Init+0x14>)
 8001b36:	2200      	movs	r2, #0
 8001b38:	601a      	str	r2, [r3, #0]
    CPU_TS_TmrInit();                                           /* Init & start ts tmr      (see Note #1b).             */
 8001b3a:	f005 fd33 	bl	80075a4 <CPU_TS_TmrInit>
#if  ((CPU_CFG_TS_64_EN    == DEF_ENABLED)  && \
      (CPU_CFG_TS_TMR_SIZE <  CPU_WORD_SIZE_64))
    CPU_TS_64_Accum   = 0u;                                     /* Init 64-bit accum'd ts.                              */
    CPU_TS_64_TmrPrev = ts_tmr_cnts;                            /* Init 64-bit ts prev tmr val.                         */
#endif
}
 8001b3e:	bf00      	nop
 8001b40:	bd80      	pop	{r7, pc}
 8001b42:	bf00      	nop
 8001b44:	20001f58 	.word	0x20001f58

08001b48 <CPU_IntSrcEn>:
*               (3) See 'CPU_IntSrcDis()  Note #3'.
*********************************************************************************************************
*/

void  CPU_IntSrcEn (CPU_INT08U  pos)
{
 8001b48:	b580      	push	{r7, lr}
 8001b4a:	b084      	sub	sp, #16
 8001b4c:	af00      	add	r7, sp, #0
 8001b4e:	4603      	mov	r3, r0
 8001b50:	71fb      	strb	r3, [r7, #7]
    CPU_INT08U  group;
    CPU_INT08U  nbr;
    CPU_INT08U  pos_max;
    CPU_SR_ALLOC();
 8001b52:	2300      	movs	r3, #0
 8001b54:	60fb      	str	r3, [r7, #12]


    switch (pos) {
 8001b56:	79fb      	ldrb	r3, [r7, #7]
 8001b58:	2b0f      	cmp	r3, #15
 8001b5a:	d857      	bhi.n	8001c0c <CPU_IntSrcEn+0xc4>
 8001b5c:	a201      	add	r2, pc, #4	; (adr r2, 8001b64 <CPU_IntSrcEn+0x1c>)
 8001b5e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001b62:	bf00      	nop
 8001b64:	08001c75 	.word	0x08001c75
 8001b68:	08001c75 	.word	0x08001c75
 8001b6c:	08001c75 	.word	0x08001c75
 8001b70:	08001c75 	.word	0x08001c75
 8001b74:	08001ba5 	.word	0x08001ba5
 8001b78:	08001bbf 	.word	0x08001bbf
 8001b7c:	08001bd9 	.word	0x08001bd9
 8001b80:	08001c75 	.word	0x08001c75
 8001b84:	08001c75 	.word	0x08001c75
 8001b88:	08001c75 	.word	0x08001c75
 8001b8c:	08001c75 	.word	0x08001c75
 8001b90:	08001c75 	.word	0x08001c75
 8001b94:	08001c75 	.word	0x08001c75
 8001b98:	08001c75 	.word	0x08001c75
 8001b9c:	08001c75 	.word	0x08001c75
 8001ba0:	08001bf3 	.word	0x08001bf3
        case CPU_INT_DBGMON:                                    /* Debug monitor (see Note #2).                         */
        case CPU_INT_PENDSV:                                    /* PendSV (see Note #2).                                */
             break;

        case CPU_INT_MEM:                                       /* Memory management.                                   */
             CPU_CRITICAL_ENTER();
 8001ba4:	f7fe fb9c 	bl	80002e0 <CPU_SR_Save>
 8001ba8:	60f8      	str	r0, [r7, #12]
             CPU_REG_NVIC_SHCSR |= CPU_REG_NVIC_SHCSR_MEMFAULTENA;
 8001baa:	4a36      	ldr	r2, [pc, #216]	; (8001c84 <CPU_IntSrcEn+0x13c>)
 8001bac:	4b35      	ldr	r3, [pc, #212]	; (8001c84 <CPU_IntSrcEn+0x13c>)
 8001bae:	681b      	ldr	r3, [r3, #0]
 8001bb0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001bb4:	6013      	str	r3, [r2, #0]
             CPU_CRITICAL_EXIT();
 8001bb6:	68f8      	ldr	r0, [r7, #12]
 8001bb8:	f7fe fb96 	bl	80002e8 <CPU_SR_Restore>
             break;
 8001bbc:	e05d      	b.n	8001c7a <CPU_IntSrcEn+0x132>

        case CPU_INT_BUSFAULT:                                  /* Bus fault.                                           */
             CPU_CRITICAL_ENTER();
 8001bbe:	f7fe fb8f 	bl	80002e0 <CPU_SR_Save>
 8001bc2:	60f8      	str	r0, [r7, #12]
             CPU_REG_NVIC_SHCSR |= CPU_REG_NVIC_SHCSR_BUSFAULTENA;
 8001bc4:	4a2f      	ldr	r2, [pc, #188]	; (8001c84 <CPU_IntSrcEn+0x13c>)
 8001bc6:	4b2f      	ldr	r3, [pc, #188]	; (8001c84 <CPU_IntSrcEn+0x13c>)
 8001bc8:	681b      	ldr	r3, [r3, #0]
 8001bca:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001bce:	6013      	str	r3, [r2, #0]
             CPU_CRITICAL_EXIT();
 8001bd0:	68f8      	ldr	r0, [r7, #12]
 8001bd2:	f7fe fb89 	bl	80002e8 <CPU_SR_Restore>
             break;
 8001bd6:	e050      	b.n	8001c7a <CPU_IntSrcEn+0x132>

        case CPU_INT_USAGEFAULT:                                /* Usage fault.                                         */
             CPU_CRITICAL_ENTER();
 8001bd8:	f7fe fb82 	bl	80002e0 <CPU_SR_Save>
 8001bdc:	60f8      	str	r0, [r7, #12]
             CPU_REG_NVIC_SHCSR |= CPU_REG_NVIC_SHCSR_USGFAULTENA;
 8001bde:	4a29      	ldr	r2, [pc, #164]	; (8001c84 <CPU_IntSrcEn+0x13c>)
 8001be0:	4b28      	ldr	r3, [pc, #160]	; (8001c84 <CPU_IntSrcEn+0x13c>)
 8001be2:	681b      	ldr	r3, [r3, #0]
 8001be4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001be8:	6013      	str	r3, [r2, #0]
             CPU_CRITICAL_EXIT();
 8001bea:	68f8      	ldr	r0, [r7, #12]
 8001bec:	f7fe fb7c 	bl	80002e8 <CPU_SR_Restore>
             break;
 8001bf0:	e043      	b.n	8001c7a <CPU_IntSrcEn+0x132>

        case CPU_INT_SYSTICK:                                   /* SysTick.                                             */
             CPU_CRITICAL_ENTER();
 8001bf2:	f7fe fb75 	bl	80002e0 <CPU_SR_Save>
 8001bf6:	60f8      	str	r0, [r7, #12]
             CPU_REG_NVIC_ST_CTRL |= CPU_REG_NVIC_ST_CTRL_ENABLE;
 8001bf8:	4a23      	ldr	r2, [pc, #140]	; (8001c88 <CPU_IntSrcEn+0x140>)
 8001bfa:	4b23      	ldr	r3, [pc, #140]	; (8001c88 <CPU_IntSrcEn+0x140>)
 8001bfc:	681b      	ldr	r3, [r3, #0]
 8001bfe:	f043 0301 	orr.w	r3, r3, #1
 8001c02:	6013      	str	r3, [r2, #0]
             CPU_CRITICAL_EXIT();
 8001c04:	68f8      	ldr	r0, [r7, #12]
 8001c06:	f7fe fb6f 	bl	80002e8 <CPU_SR_Restore>
             break;
 8001c0a:	e036      	b.n	8001c7a <CPU_IntSrcEn+0x132>


                                                                /* ---------------- EXTERNAL INTERRUPT ---------------- */
        default:
            pos_max = CPU_INT_SRC_POS_MAX;
 8001c0c:	4b1f      	ldr	r3, [pc, #124]	; (8001c8c <CPU_IntSrcEn+0x144>)
 8001c0e:	681b      	ldr	r3, [r3, #0]
 8001c10:	3301      	adds	r3, #1
 8001c12:	b2db      	uxtb	r3, r3
 8001c14:	f003 031f 	and.w	r3, r3, #31
 8001c18:	b2db      	uxtb	r3, r3
 8001c1a:	015b      	lsls	r3, r3, #5
 8001c1c:	b2db      	uxtb	r3, r3
 8001c1e:	3310      	adds	r3, #16
 8001c20:	72fb      	strb	r3, [r7, #11]
            if (pos < pos_max) {                                /* See Note #3.                                         */
 8001c22:	79fa      	ldrb	r2, [r7, #7]
 8001c24:	7afb      	ldrb	r3, [r7, #11]
 8001c26:	429a      	cmp	r2, r3
 8001c28:	d226      	bcs.n	8001c78 <CPU_IntSrcEn+0x130>
                 group = (pos - 16) / 32;
 8001c2a:	79fb      	ldrb	r3, [r7, #7]
 8001c2c:	3b10      	subs	r3, #16
 8001c2e:	2b00      	cmp	r3, #0
 8001c30:	da00      	bge.n	8001c34 <CPU_IntSrcEn+0xec>
 8001c32:	331f      	adds	r3, #31
 8001c34:	115b      	asrs	r3, r3, #5
 8001c36:	72bb      	strb	r3, [r7, #10]
                 nbr   = (pos - 16) % 32;
 8001c38:	79fb      	ldrb	r3, [r7, #7]
 8001c3a:	f1a3 0210 	sub.w	r2, r3, #16
 8001c3e:	4b14      	ldr	r3, [pc, #80]	; (8001c90 <CPU_IntSrcEn+0x148>)
 8001c40:	4013      	ands	r3, r2
 8001c42:	2b00      	cmp	r3, #0
 8001c44:	da03      	bge.n	8001c4e <CPU_IntSrcEn+0x106>
 8001c46:	3b01      	subs	r3, #1
 8001c48:	f063 031f 	orn	r3, r3, #31
 8001c4c:	3301      	adds	r3, #1
 8001c4e:	727b      	strb	r3, [r7, #9]

                 CPU_CRITICAL_ENTER();
 8001c50:	f7fe fb46 	bl	80002e0 <CPU_SR_Save>
 8001c54:	60f8      	str	r0, [r7, #12]
                 CPU_REG_NVIC_SETEN(group) = DEF_BIT(nbr);
 8001c56:	7abb      	ldrb	r3, [r7, #10]
 8001c58:	f103 2338 	add.w	r3, r3, #939538432	; 0x38003800
 8001c5c:	3340      	adds	r3, #64	; 0x40
 8001c5e:	009b      	lsls	r3, r3, #2
 8001c60:	4619      	mov	r1, r3
 8001c62:	7a7b      	ldrb	r3, [r7, #9]
 8001c64:	2201      	movs	r2, #1
 8001c66:	fa02 f303 	lsl.w	r3, r2, r3
 8001c6a:	600b      	str	r3, [r1, #0]
                 CPU_CRITICAL_EXIT();
 8001c6c:	68f8      	ldr	r0, [r7, #12]
 8001c6e:	f7fe fb3b 	bl	80002e8 <CPU_SR_Restore>
             }
             break;
 8001c72:	e001      	b.n	8001c78 <CPU_IntSrcEn+0x130>
        case CPU_INT_RSVD_07:
        case CPU_INT_RSVD_08:
        case CPU_INT_RSVD_09:
        case CPU_INT_RSVD_10:
        case CPU_INT_RSVD_13:
             break;
 8001c74:	bf00      	nop
 8001c76:	e000      	b.n	8001c7a <CPU_IntSrcEn+0x132>

                 CPU_CRITICAL_ENTER();
                 CPU_REG_NVIC_SETEN(group) = DEF_BIT(nbr);
                 CPU_CRITICAL_EXIT();
             }
             break;
 8001c78:	bf00      	nop
    }
}
 8001c7a:	bf00      	nop
 8001c7c:	3710      	adds	r7, #16
 8001c7e:	46bd      	mov	sp, r7
 8001c80:	bd80      	pop	{r7, pc}
 8001c82:	bf00      	nop
 8001c84:	e000ed24 	.word	0xe000ed24
 8001c88:	e000e010 	.word	0xe000e010
 8001c8c:	e000e004 	.word	0xe000e004
 8001c90:	8000001f 	.word	0x8000001f

08001c94 <Mem_Init>:
*                   (b) BEFORE product's application calls any memory library module function(s)
*********************************************************************************************************
*/

void  Mem_Init (void)
{
 8001c94:	b580      	push	{r7, lr}
 8001c96:	b084      	sub	sp, #16
 8001c98:	af02      	add	r7, sp, #8

                                                                /* ------------------ INIT SEG LIST ------------------- */
    Mem_SegHeadPtr = DEF_NULL;
 8001c9a:	4b0d      	ldr	r3, [pc, #52]	; (8001cd0 <Mem_Init+0x3c>)
 8001c9c:	2200      	movs	r2, #0
 8001c9e:	601a      	str	r2, [r3, #0]

                                                                /* ------------------ INIT HEAP SEG ------------------- */
#ifdef  LIB_MEM_CFG_HEAP_BASE_ADDR
        heap_base_addr = LIB_MEM_CFG_HEAP_BASE_ADDR;
#else
        heap_base_addr = (CPU_ADDR)&Mem_Heap[0u];
 8001ca0:	4b0c      	ldr	r3, [pc, #48]	; (8001cd4 <Mem_Init+0x40>)
 8001ca2:	607b      	str	r3, [r7, #4]
#endif

        Mem_SegCreate("Heap",
 8001ca4:	1cbb      	adds	r3, r7, #2
 8001ca6:	9301      	str	r3, [sp, #4]
 8001ca8:	2301      	movs	r3, #1
 8001caa:	9300      	str	r3, [sp, #0]
 8001cac:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001cb0:	687a      	ldr	r2, [r7, #4]
 8001cb2:	4909      	ldr	r1, [pc, #36]	; (8001cd8 <Mem_Init+0x44>)
 8001cb4:	4809      	ldr	r0, [pc, #36]	; (8001cdc <Mem_Init+0x48>)
 8001cb6:	f000 f87b 	bl	8001db0 <Mem_SegCreate>
                      &Mem_SegHeap,                             /* Create heap seg.                                     */
                       heap_base_addr,
                       LIB_MEM_CFG_HEAP_SIZE,
                       LIB_MEM_PADDING_ALIGN_NONE,
                      &err);
        if (err != LIB_MEM_ERR_NONE) {
 8001cba:	887b      	ldrh	r3, [r7, #2]
 8001cbc:	f242 7210 	movw	r2, #10000	; 0x2710
 8001cc0:	4293      	cmp	r3, r2
 8001cc2:	d001      	beq.n	8001cc8 <Mem_Init+0x34>
            CPU_SW_EXCEPTION(;);
 8001cc4:	f7ff ff06 	bl	8001ad4 <CPU_SW_Exception>
        }
    }
#endif
}
 8001cc8:	bf00      	nop
 8001cca:	3708      	adds	r7, #8
 8001ccc:	46bd      	mov	sp, r7
 8001cce:	bd80      	pop	{r7, pc}
 8001cd0:	20001f80 	.word	0x20001f80
 8001cd4:	20001f84 	.word	0x20001f84
 8001cd8:	20001f6c 	.word	0x20001f6c
 8001cdc:	0800e534 	.word	0x0800e534

08001ce0 <Mem_Clr>:
*********************************************************************************************************
*/

void  Mem_Clr (void        *pmem,
               CPU_SIZE_T   size)
{
 8001ce0:	b580      	push	{r7, lr}
 8001ce2:	b082      	sub	sp, #8
 8001ce4:	af00      	add	r7, sp, #0
 8001ce6:	6078      	str	r0, [r7, #4]
 8001ce8:	6039      	str	r1, [r7, #0]
    Mem_Set(pmem,
 8001cea:	683a      	ldr	r2, [r7, #0]
 8001cec:	2100      	movs	r1, #0
 8001cee:	6878      	ldr	r0, [r7, #4]
 8001cf0:	f000 f804 	bl	8001cfc <Mem_Set>
            0u,                                                 /* See Note #2.                                         */
            size);
}
 8001cf4:	bf00      	nop
 8001cf6:	3708      	adds	r7, #8
 8001cf8:	46bd      	mov	sp, r7
 8001cfa:	bd80      	pop	{r7, pc}

08001cfc <Mem_Set>:
*/

void  Mem_Set (void        *pmem,
               CPU_INT08U   data_val,
               CPU_SIZE_T   size)
{
 8001cfc:	b480      	push	{r7}
 8001cfe:	b08b      	sub	sp, #44	; 0x2c
 8001d00:	af00      	add	r7, sp, #0
 8001d02:	60f8      	str	r0, [r7, #12]
 8001d04:	460b      	mov	r3, r1
 8001d06:	607a      	str	r2, [r7, #4]
 8001d08:	72fb      	strb	r3, [r7, #11]
        return;
    }
#endif


    data_align = 0u;
 8001d0a:	2300      	movs	r3, #0
 8001d0c:	623b      	str	r3, [r7, #32]
    for (i = 0u; i < sizeof(CPU_ALIGN); i++) {                  /* Fill each data_align octet with data val.            */
 8001d0e:	2300      	movs	r3, #0
 8001d10:	617b      	str	r3, [r7, #20]
 8001d12:	e009      	b.n	8001d28 <Mem_Set+0x2c>
        data_align <<=  DEF_OCTET_NBR_BITS;
 8001d14:	6a3b      	ldr	r3, [r7, #32]
 8001d16:	021b      	lsls	r3, r3, #8
 8001d18:	623b      	str	r3, [r7, #32]
        data_align  |= (CPU_ALIGN)data_val;
 8001d1a:	7afb      	ldrb	r3, [r7, #11]
 8001d1c:	6a3a      	ldr	r2, [r7, #32]
 8001d1e:	4313      	orrs	r3, r2
 8001d20:	623b      	str	r3, [r7, #32]
    }
#endif


    data_align = 0u;
    for (i = 0u; i < sizeof(CPU_ALIGN); i++) {                  /* Fill each data_align octet with data val.            */
 8001d22:	697b      	ldr	r3, [r7, #20]
 8001d24:	3301      	adds	r3, #1
 8001d26:	617b      	str	r3, [r7, #20]
 8001d28:	697b      	ldr	r3, [r7, #20]
 8001d2a:	2b03      	cmp	r3, #3
 8001d2c:	d9f2      	bls.n	8001d14 <Mem_Set+0x18>
        data_align <<=  DEF_OCTET_NBR_BITS;
        data_align  |= (CPU_ALIGN)data_val;
    }

    size_rem      =  size;
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	627b      	str	r3, [r7, #36]	; 0x24
    mem_align_mod = (CPU_INT08U)((CPU_ADDR)pmem % sizeof(CPU_ALIGN));   /* See Note #3.                                 */
 8001d32:	68fb      	ldr	r3, [r7, #12]
 8001d34:	b2db      	uxtb	r3, r3
 8001d36:	f003 0303 	and.w	r3, r3, #3
 8001d3a:	613b      	str	r3, [r7, #16]

    pmem_08 = (CPU_INT08U *)pmem;
 8001d3c:	68fb      	ldr	r3, [r7, #12]
 8001d3e:	61bb      	str	r3, [r7, #24]
    if (mem_align_mod != 0u) {                                  /* If leading octets avail,                   ...       */
 8001d40:	693b      	ldr	r3, [r7, #16]
 8001d42:	2b00      	cmp	r3, #0
 8001d44:	d013      	beq.n	8001d6e <Mem_Set+0x72>
        i = mem_align_mod;
 8001d46:	693b      	ldr	r3, [r7, #16]
 8001d48:	617b      	str	r3, [r7, #20]
        while ((size_rem > 0) &&                                /* ... start mem buf fill with leading octets ...       */
 8001d4a:	e00a      	b.n	8001d62 <Mem_Set+0x66>
               (i        < sizeof(CPU_ALIGN ))) {               /* ... until next CPU_ALIGN word boundary.              */
           *pmem_08++ = data_val;
 8001d4c:	69bb      	ldr	r3, [r7, #24]
 8001d4e:	1c5a      	adds	r2, r3, #1
 8001d50:	61ba      	str	r2, [r7, #24]
 8001d52:	7afa      	ldrb	r2, [r7, #11]
 8001d54:	701a      	strb	r2, [r3, #0]
            size_rem -= sizeof(CPU_INT08U);
 8001d56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d58:	3b01      	subs	r3, #1
 8001d5a:	627b      	str	r3, [r7, #36]	; 0x24
            i++;
 8001d5c:	697b      	ldr	r3, [r7, #20]
 8001d5e:	3301      	adds	r3, #1
 8001d60:	617b      	str	r3, [r7, #20]
    mem_align_mod = (CPU_INT08U)((CPU_ADDR)pmem % sizeof(CPU_ALIGN));   /* See Note #3.                                 */

    pmem_08 = (CPU_INT08U *)pmem;
    if (mem_align_mod != 0u) {                                  /* If leading octets avail,                   ...       */
        i = mem_align_mod;
        while ((size_rem > 0) &&                                /* ... start mem buf fill with leading octets ...       */
 8001d62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d64:	2b00      	cmp	r3, #0
 8001d66:	d002      	beq.n	8001d6e <Mem_Set+0x72>
 8001d68:	697b      	ldr	r3, [r7, #20]
 8001d6a:	2b03      	cmp	r3, #3
 8001d6c:	d9ee      	bls.n	8001d4c <Mem_Set+0x50>
            size_rem -= sizeof(CPU_INT08U);
            i++;
        }
    }

    pmem_align = (CPU_ALIGN *)pmem_08;                          /* See Note #2.                                         */
 8001d6e:	69bb      	ldr	r3, [r7, #24]
 8001d70:	61fb      	str	r3, [r7, #28]
    while (size_rem >= sizeof(CPU_ALIGN)) {                     /* While mem buf aligned on CPU_ALIGN word boundaries,  */
 8001d72:	e007      	b.n	8001d84 <Mem_Set+0x88>
       *pmem_align++ = data_align;                              /* ... fill mem buf with    CPU_ALIGN-sized data.       */
 8001d74:	69fb      	ldr	r3, [r7, #28]
 8001d76:	1d1a      	adds	r2, r3, #4
 8001d78:	61fa      	str	r2, [r7, #28]
 8001d7a:	6a3a      	ldr	r2, [r7, #32]
 8001d7c:	601a      	str	r2, [r3, #0]
        size_rem    -= sizeof(CPU_ALIGN);
 8001d7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d80:	3b04      	subs	r3, #4
 8001d82:	627b      	str	r3, [r7, #36]	; 0x24
            i++;
        }
    }

    pmem_align = (CPU_ALIGN *)pmem_08;                          /* See Note #2.                                         */
    while (size_rem >= sizeof(CPU_ALIGN)) {                     /* While mem buf aligned on CPU_ALIGN word boundaries,  */
 8001d84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d86:	2b03      	cmp	r3, #3
 8001d88:	d8f4      	bhi.n	8001d74 <Mem_Set+0x78>
       *pmem_align++ = data_align;                              /* ... fill mem buf with    CPU_ALIGN-sized data.       */
        size_rem    -= sizeof(CPU_ALIGN);
    }

    pmem_08 = (CPU_INT08U *)pmem_align;
 8001d8a:	69fb      	ldr	r3, [r7, #28]
 8001d8c:	61bb      	str	r3, [r7, #24]
    while (size_rem > 0) {                                      /* Finish mem buf fill with trailing octets.            */
 8001d8e:	e007      	b.n	8001da0 <Mem_Set+0xa4>
       *pmem_08++   = data_val;
 8001d90:	69bb      	ldr	r3, [r7, #24]
 8001d92:	1c5a      	adds	r2, r3, #1
 8001d94:	61ba      	str	r2, [r7, #24]
 8001d96:	7afa      	ldrb	r2, [r7, #11]
 8001d98:	701a      	strb	r2, [r3, #0]
        size_rem   -= sizeof(CPU_INT08U);
 8001d9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d9c:	3b01      	subs	r3, #1
 8001d9e:	627b      	str	r3, [r7, #36]	; 0x24
       *pmem_align++ = data_align;                              /* ... fill mem buf with    CPU_ALIGN-sized data.       */
        size_rem    -= sizeof(CPU_ALIGN);
    }

    pmem_08 = (CPU_INT08U *)pmem_align;
    while (size_rem > 0) {                                      /* Finish mem buf fill with trailing octets.            */
 8001da0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001da2:	2b00      	cmp	r3, #0
 8001da4:	d1f4      	bne.n	8001d90 <Mem_Set+0x94>
       *pmem_08++   = data_val;
        size_rem   -= sizeof(CPU_INT08U);
    }
}
 8001da6:	bf00      	nop
 8001da8:	372c      	adds	r7, #44	; 0x2c
 8001daa:	46bd      	mov	sp, r7
 8001dac:	bc80      	pop	{r7}
 8001dae:	4770      	bx	lr

08001db0 <Mem_SegCreate>:
                            MEM_SEG     *p_seg,
                            CPU_ADDR     seg_base_addr,
                            CPU_SIZE_T   size,
                            CPU_SIZE_T   padding_align,
                            LIB_ERR     *p_err)
{
 8001db0:	b580      	push	{r7, lr}
 8001db2:	b088      	sub	sp, #32
 8001db4:	af02      	add	r7, sp, #8
 8001db6:	60f8      	str	r0, [r7, #12]
 8001db8:	60b9      	str	r1, [r7, #8]
 8001dba:	607a      	str	r2, [r7, #4]
 8001dbc:	603b      	str	r3, [r7, #0]
    CPU_SR_ALLOC();
 8001dbe:	2300      	movs	r3, #0
 8001dc0:	617b      	str	r3, [r7, #20]
       *p_err = LIB_MEM_ERR_INVALID_MEM_ALIGN;
        return;
    }
#endif

    CPU_CRITICAL_ENTER();
 8001dc2:	f7fe fa8d 	bl	80002e0 <CPU_SR_Save>
 8001dc6:	6178      	str	r0, [r7, #20]
        CPU_CRITICAL_EXIT();
        return;
    }
#endif

    Mem_SegCreateCritical(p_name,                               /* Create seg.                                          */
 8001dc8:	683b      	ldr	r3, [r7, #0]
 8001dca:	9300      	str	r3, [sp, #0]
 8001dcc:	6a3b      	ldr	r3, [r7, #32]
 8001dce:	687a      	ldr	r2, [r7, #4]
 8001dd0:	68b9      	ldr	r1, [r7, #8]
 8001dd2:	68f8      	ldr	r0, [r7, #12]
 8001dd4:	f000 f80c 	bl	8001df0 <Mem_SegCreateCritical>
                          p_seg,
                          seg_base_addr,
                          padding_align,
                          size);
    CPU_CRITICAL_EXIT();
 8001dd8:	6978      	ldr	r0, [r7, #20]
 8001dda:	f7fe fa85 	bl	80002e8 <CPU_SR_Restore>

   *p_err = LIB_MEM_ERR_NONE;
 8001dde:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001de0:	f242 7210 	movw	r2, #10000	; 0x2710
 8001de4:	801a      	strh	r2, [r3, #0]
}
 8001de6:	bf00      	nop
 8001de8:	3718      	adds	r7, #24
 8001dea:	46bd      	mov	sp, r7
 8001dec:	bd80      	pop	{r7, pc}
 8001dee:	bf00      	nop

08001df0 <Mem_SegCreateCritical>:
static  void  Mem_SegCreateCritical(const  CPU_CHAR    *p_name,
                                           MEM_SEG     *p_seg,
                                           CPU_ADDR     seg_base_addr,
                                           CPU_SIZE_T   padding_align,
                                           CPU_SIZE_T   size)
{
 8001df0:	b480      	push	{r7}
 8001df2:	b085      	sub	sp, #20
 8001df4:	af00      	add	r7, sp, #0
 8001df6:	60f8      	str	r0, [r7, #12]
 8001df8:	60b9      	str	r1, [r7, #8]
 8001dfa:	607a      	str	r2, [r7, #4]
 8001dfc:	603b      	str	r3, [r7, #0]
    p_seg->AddrBase         =  seg_base_addr;
 8001dfe:	68bb      	ldr	r3, [r7, #8]
 8001e00:	687a      	ldr	r2, [r7, #4]
 8001e02:	601a      	str	r2, [r3, #0]
    p_seg->AddrEnd          = (seg_base_addr + (size - 1u));
 8001e04:	69ba      	ldr	r2, [r7, #24]
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	4413      	add	r3, r2
 8001e0a:	1e5a      	subs	r2, r3, #1
 8001e0c:	68bb      	ldr	r3, [r7, #8]
 8001e0e:	605a      	str	r2, [r3, #4]
    p_seg->AddrNext         =  seg_base_addr;
 8001e10:	68bb      	ldr	r3, [r7, #8]
 8001e12:	687a      	ldr	r2, [r7, #4]
 8001e14:	609a      	str	r2, [r3, #8]
    p_seg->NextPtr          =  Mem_SegHeadPtr;
 8001e16:	4b07      	ldr	r3, [pc, #28]	; (8001e34 <Mem_SegCreateCritical+0x44>)
 8001e18:	681a      	ldr	r2, [r3, #0]
 8001e1a:	68bb      	ldr	r3, [r7, #8]
 8001e1c:	60da      	str	r2, [r3, #12]
    p_seg->PaddingAlign     =  padding_align;
 8001e1e:	68bb      	ldr	r3, [r7, #8]
 8001e20:	683a      	ldr	r2, [r7, #0]
 8001e22:	611a      	str	r2, [r3, #16]
    p_seg->AllocInfoHeadPtr = DEF_NULL;
#else
    (void)&p_name;
#endif

    Mem_SegHeadPtr = p_seg;
 8001e24:	4a03      	ldr	r2, [pc, #12]	; (8001e34 <Mem_SegCreateCritical+0x44>)
 8001e26:	68bb      	ldr	r3, [r7, #8]
 8001e28:	6013      	str	r3, [r2, #0]
}
 8001e2a:	bf00      	nop
 8001e2c:	3714      	adds	r7, #20
 8001e2e:	46bd      	mov	sp, r7
 8001e30:	bc80      	pop	{r7}
 8001e32:	4770      	bx	lr
 8001e34:	20001f80 	.word	0x20001f80

08001e38 <Math_Init>:
*                   as when srand() is first called with a seed value of 1".
*********************************************************************************************************
*/

void  Math_Init (void)
{
 8001e38:	b580      	push	{r7, lr}
 8001e3a:	af00      	add	r7, sp, #0
    Math_RandSetSeed((RAND_NBR)RAND_SEED_INIT_VAL);             /* See Note #2.                                         */
 8001e3c:	2001      	movs	r0, #1
 8001e3e:	f000 f803 	bl	8001e48 <Math_RandSetSeed>
}
 8001e42:	bf00      	nop
 8001e44:	bd80      	pop	{r7, pc}
 8001e46:	bf00      	nop

08001e48 <Math_RandSetSeed>:
*                   See also 'Math_Rand()  Note #1b'.
*********************************************************************************************************
*/

void  Math_RandSetSeed (RAND_NBR  seed)
{
 8001e48:	b580      	push	{r7, lr}
 8001e4a:	b084      	sub	sp, #16
 8001e4c:	af00      	add	r7, sp, #0
 8001e4e:	6078      	str	r0, [r7, #4]
    CPU_SR_ALLOC();
 8001e50:	2300      	movs	r3, #0
 8001e52:	60fb      	str	r3, [r7, #12]


    CPU_CRITICAL_ENTER();
 8001e54:	f7fe fa44 	bl	80002e0 <CPU_SR_Save>
 8001e58:	60f8      	str	r0, [r7, #12]
    Math_RandSeedCur = seed;
 8001e5a:	4a05      	ldr	r2, [pc, #20]	; (8001e70 <Math_RandSetSeed+0x28>)
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	6013      	str	r3, [r2, #0]
    CPU_CRITICAL_EXIT();
 8001e60:	68f8      	ldr	r0, [r7, #12]
 8001e62:	f7fe fa41 	bl	80002e8 <CPU_SR_Restore>
}
 8001e66:	bf00      	nop
 8001e68:	3710      	adds	r7, #16
 8001e6a:	46bd      	mov	sp, r7
 8001e6c:	bd80      	pop	{r7, pc}
 8001e6e:	bf00      	nop
 8001e70:	20002384 	.word	0x20002384

08001e74 <OSQCreate>:
void  OSQCreate (OS_Q        *p_q,
                 CPU_CHAR    *p_name,
                 OS_MSG_QTY   max_qty,
                 OS_ERR      *p_err)

{
 8001e74:	b580      	push	{r7, lr}
 8001e76:	b086      	sub	sp, #24
 8001e78:	af00      	add	r7, sp, #0
 8001e7a:	60f8      	str	r0, [r7, #12]
 8001e7c:	60b9      	str	r1, [r7, #8]
 8001e7e:	603b      	str	r3, [r7, #0]
 8001e80:	4613      	mov	r3, r2
 8001e82:	80fb      	strh	r3, [r7, #6]
    CPU_SR_ALLOC();
 8001e84:	2300      	movs	r3, #0
 8001e86:	617b      	str	r3, [r7, #20]
        return;
    }
#endif

#if OS_CFG_CALLED_FROM_ISR_CHK_EN > 0u
    if (OSIntNestingCtr > (OS_NESTING_CTR)0) {              /* Not allowed to be called from an ISR                   */
 8001e88:	4b1f      	ldr	r3, [pc, #124]	; (8001f08 <OSQCreate+0x94>)
 8001e8a:	781b      	ldrb	r3, [r3, #0]
 8001e8c:	2b00      	cmp	r3, #0
 8001e8e:	d004      	beq.n	8001e9a <OSQCreate+0x26>
       *p_err = OS_ERR_CREATE_ISR;
 8001e90:	683b      	ldr	r3, [r7, #0]
 8001e92:	f642 62e1 	movw	r2, #12001	; 0x2ee1
 8001e96:	801a      	strh	r2, [r3, #0]
        return;
 8001e98:	e033      	b.n	8001f02 <OSQCreate+0x8e>
    }
#endif

#if OS_CFG_ARG_CHK_EN > 0u
    if (p_q == (OS_Q *)0) {                                 /* Validate arguments                                     */
 8001e9a:	68fb      	ldr	r3, [r7, #12]
 8001e9c:	2b00      	cmp	r3, #0
 8001e9e:	d104      	bne.n	8001eaa <OSQCreate+0x36>
       *p_err = OS_ERR_OBJ_PTR_NULL;
 8001ea0:	683b      	ldr	r3, [r7, #0]
 8001ea2:	f645 52c3 	movw	r2, #24003	; 0x5dc3
 8001ea6:	801a      	strh	r2, [r3, #0]
        return;
 8001ea8:	e02b      	b.n	8001f02 <OSQCreate+0x8e>
    }
    if (max_qty == (OS_MSG_QTY)0) {                         /* Cannot specify a zero size queue                       */
 8001eaa:	88fb      	ldrh	r3, [r7, #6]
 8001eac:	2b00      	cmp	r3, #0
 8001eae:	d104      	bne.n	8001eba <OSQCreate+0x46>
       *p_err = OS_ERR_Q_SIZE;
 8001eb0:	683b      	ldr	r3, [r7, #0]
 8001eb2:	f246 5294 	movw	r2, #26004	; 0x6594
 8001eb6:	801a      	strh	r2, [r3, #0]
        return;
 8001eb8:	e023      	b.n	8001f02 <OSQCreate+0x8e>
    }
#endif

    OS_CRITICAL_ENTER();
 8001eba:	f7fe fa11 	bl	80002e0 <CPU_SR_Save>
 8001ebe:	6178      	str	r0, [r7, #20]
#if OS_OBJ_TYPE_REQ > 0u
    p_q->Type    = OS_OBJ_TYPE_Q;                           /* Mark the data structure as a message queue             */
 8001ec0:	68fb      	ldr	r3, [r7, #12]
 8001ec2:	4a12      	ldr	r2, [pc, #72]	; (8001f0c <OSQCreate+0x98>)
 8001ec4:	601a      	str	r2, [r3, #0]
#endif
#if OS_CFG_DBG_EN > 0u
    p_q->NamePtr = p_name;
 8001ec6:	68fb      	ldr	r3, [r7, #12]
 8001ec8:	68ba      	ldr	r2, [r7, #8]
 8001eca:	605a      	str	r2, [r3, #4]
#else
    (void)&p_name;
#endif
    OS_MsgQInit(&p_q->MsgQ,                                 /* Initialize the queue                                   */
 8001ecc:	68fb      	ldr	r3, [r7, #12]
 8001ece:	3320      	adds	r3, #32
 8001ed0:	88fa      	ldrh	r2, [r7, #6]
 8001ed2:	4611      	mov	r1, r2
 8001ed4:	4618      	mov	r0, r3
 8001ed6:	f001 f8cf 	bl	8003078 <OS_MsgQInit>
                max_qty);
    OS_PendListInit(&p_q->PendList);                        /* Initialize the waiting list                            */
 8001eda:	68fb      	ldr	r3, [r7, #12]
 8001edc:	3308      	adds	r3, #8
 8001ede:	4618      	mov	r0, r3
 8001ee0:	f001 fdb6 	bl	8003a50 <OS_PendListInit>

#if OS_CFG_DBG_EN > 0u
    OS_QDbgListAdd(p_q);
 8001ee4:	68f8      	ldr	r0, [r7, #12]
 8001ee6:	f000 f965 	bl	80021b4 <OS_QDbgListAdd>
#endif
    OSQQty++;                                               /* One more queue created                                 */
 8001eea:	4b09      	ldr	r3, [pc, #36]	; (8001f10 <OSQCreate+0x9c>)
 8001eec:	881b      	ldrh	r3, [r3, #0]
 8001eee:	3301      	adds	r3, #1
 8001ef0:	b29a      	uxth	r2, r3
 8001ef2:	4b07      	ldr	r3, [pc, #28]	; (8001f10 <OSQCreate+0x9c>)
 8001ef4:	801a      	strh	r2, [r3, #0]
#if (defined(TRACE_CFG_EN) && (TRACE_CFG_EN > 0u))
    TRACE_OS_Q_CREATE(p_q, p_name);                         /* Record the event.                                      */
#endif
    OS_CRITICAL_EXIT_NO_SCHED();
 8001ef6:	6978      	ldr	r0, [r7, #20]
 8001ef8:	f7fe f9f6 	bl	80002e8 <CPU_SR_Restore>
   *p_err = OS_ERR_NONE;
 8001efc:	683b      	ldr	r3, [r7, #0]
 8001efe:	2200      	movs	r2, #0
 8001f00:	801a      	strh	r2, [r3, #0]
}
 8001f02:	3718      	adds	r7, #24
 8001f04:	46bd      	mov	sp, r7
 8001f06:	bd80      	pop	{r7, pc}
 8001f08:	20002624 	.word	0x20002624
 8001f0c:	55455551 	.word	0x55455551
 8001f10:	200025fc 	.word	0x200025fc

08001f14 <OSQPend>:
                OS_TICK       timeout,
                OS_OPT        opt,
                OS_MSG_SIZE  *p_msg_size,
                CPU_TS       *p_ts,
                OS_ERR       *p_err)
{
 8001f14:	b580      	push	{r7, lr}
 8001f16:	b08e      	sub	sp, #56	; 0x38
 8001f18:	af00      	add	r7, sp, #0
 8001f1a:	60f8      	str	r0, [r7, #12]
 8001f1c:	60b9      	str	r1, [r7, #8]
 8001f1e:	603b      	str	r3, [r7, #0]
 8001f20:	4613      	mov	r3, r2
 8001f22:	80fb      	strh	r3, [r7, #6]
    OS_PEND_DATA  pend_data;
    void         *p_void;
    CPU_SR_ALLOC();
 8001f24:	2300      	movs	r3, #0
 8001f26:	633b      	str	r3, [r7, #48]	; 0x30
        return ((void *)0);
    }
#endif

#if OS_CFG_CALLED_FROM_ISR_CHK_EN > 0u
    if (OSIntNestingCtr > (OS_NESTING_CTR)0) {              /* Not allowed to call from an ISR                        */
 8001f28:	4b72      	ldr	r3, [pc, #456]	; (80020f4 <OSQPend+0x1e0>)
 8001f2a:	781b      	ldrb	r3, [r3, #0]
 8001f2c:	2b00      	cmp	r3, #0
 8001f2e:	d005      	beq.n	8001f3c <OSQPend+0x28>
#if (defined(TRACE_CFG_EN) && (TRACE_CFG_EN > 0u))
        TRACE_OS_Q_PEND_FAILED(p_q);                        /* Record the event.                                      */
#endif
       *p_err = OS_ERR_PEND_ISR;
 8001f30:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001f32:	f246 12ae 	movw	r2, #25006	; 0x61ae
 8001f36:	801a      	strh	r2, [r3, #0]
        return ((void *)0);
 8001f38:	2300      	movs	r3, #0
 8001f3a:	e0d7      	b.n	80020ec <OSQPend+0x1d8>
    }
#endif

#if OS_CFG_ARG_CHK_EN > 0u
    if (p_q == (OS_Q *)0) {                                 /* Validate arguments                                     */
 8001f3c:	68fb      	ldr	r3, [r7, #12]
 8001f3e:	2b00      	cmp	r3, #0
 8001f40:	d105      	bne.n	8001f4e <OSQPend+0x3a>
#if (defined(TRACE_CFG_EN) && (TRACE_CFG_EN > 0u))
        TRACE_OS_Q_PEND_FAILED(p_q);                        /* Record the event.                                      */
#endif
       *p_err = OS_ERR_OBJ_PTR_NULL;
 8001f42:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001f44:	f645 52c3 	movw	r2, #24003	; 0x5dc3
 8001f48:	801a      	strh	r2, [r3, #0]
        return ((void *)0);
 8001f4a:	2300      	movs	r3, #0
 8001f4c:	e0ce      	b.n	80020ec <OSQPend+0x1d8>
    }
    if (p_msg_size == (OS_MSG_SIZE *)0) {
 8001f4e:	683b      	ldr	r3, [r7, #0]
 8001f50:	2b00      	cmp	r3, #0
 8001f52:	d105      	bne.n	8001f60 <OSQPend+0x4c>
#if (defined(TRACE_CFG_EN) && (TRACE_CFG_EN > 0u))
        TRACE_OS_Q_PEND_FAILED(p_q);                        /* Record the event.                                      */
#endif
       *p_err = OS_ERR_PTR_INVALID;
 8001f54:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001f56:	f246 22d5 	movw	r2, #25301	; 0x62d5
 8001f5a:	801a      	strh	r2, [r3, #0]
        return ((void *)0);
 8001f5c:	2300      	movs	r3, #0
 8001f5e:	e0c5      	b.n	80020ec <OSQPend+0x1d8>
    }
    switch (opt) {
 8001f60:	88fb      	ldrh	r3, [r7, #6]
 8001f62:	2b00      	cmp	r3, #0
 8001f64:	d008      	beq.n	8001f78 <OSQPend+0x64>
 8001f66:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001f6a:	d005      	beq.n	8001f78 <OSQPend+0x64>

        default:
#if (defined(TRACE_CFG_EN) && (TRACE_CFG_EN > 0u))
             TRACE_OS_Q_PEND_FAILED(p_q);                   /* Record the event.                                      */
#endif
            *p_err = OS_ERR_OPT_INVALID;
 8001f6c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001f6e:	f645 6225 	movw	r2, #24101	; 0x5e25
 8001f72:	801a      	strh	r2, [r3, #0]
             return ((void *)0);
 8001f74:	2300      	movs	r3, #0
 8001f76:	e0b9      	b.n	80020ec <OSQPend+0x1d8>
        return ((void *)0);
    }
    switch (opt) {
        case OS_OPT_PEND_BLOCKING:
        case OS_OPT_PEND_NON_BLOCKING:
             break;
 8001f78:	bf00      	nop
             return ((void *)0);
    }
#endif

#if OS_CFG_OBJ_TYPE_CHK_EN > 0u
    if (p_q->Type != OS_OBJ_TYPE_Q) {                       /* Make sure message queue was created                    */
 8001f7a:	68fb      	ldr	r3, [r7, #12]
 8001f7c:	681b      	ldr	r3, [r3, #0]
 8001f7e:	4a5e      	ldr	r2, [pc, #376]	; (80020f8 <OSQPend+0x1e4>)
 8001f80:	4293      	cmp	r3, r2
 8001f82:	d005      	beq.n	8001f90 <OSQPend+0x7c>
#if (defined(TRACE_CFG_EN) && (TRACE_CFG_EN > 0u))
        TRACE_OS_Q_PEND_FAILED(p_q);                        /* Record the event.                                      */
#endif
       *p_err = OS_ERR_OBJ_TYPE;
 8001f84:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001f86:	f645 52c4 	movw	r2, #24004	; 0x5dc4
 8001f8a:	801a      	strh	r2, [r3, #0]
        return ((void *)0);
 8001f8c:	2300      	movs	r3, #0
 8001f8e:	e0ad      	b.n	80020ec <OSQPend+0x1d8>
    }
#endif

    if (p_ts != (CPU_TS *)0) {
 8001f90:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001f92:	2b00      	cmp	r3, #0
 8001f94:	d002      	beq.n	8001f9c <OSQPend+0x88>
       *p_ts  = (CPU_TS  )0;                                /* Initialize the returned timestamp                      */
 8001f96:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001f98:	2200      	movs	r2, #0
 8001f9a:	601a      	str	r2, [r3, #0]
    }

    CPU_CRITICAL_ENTER();
 8001f9c:	f7fe f9a0 	bl	80002e0 <CPU_SR_Save>
 8001fa0:	6338      	str	r0, [r7, #48]	; 0x30
    p_void = OS_MsgQGet(&p_q->MsgQ,                         /* Any message waiting in the message queue?              */
 8001fa2:	68fb      	ldr	r3, [r7, #12]
 8001fa4:	f103 0020 	add.w	r0, r3, #32
 8001fa8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001faa:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8001fac:	6839      	ldr	r1, [r7, #0]
 8001fae:	f001 f87d 	bl	80030ac <OS_MsgQGet>
 8001fb2:	6378      	str	r0, [r7, #52]	; 0x34
                        p_msg_size,
                        p_ts,
                        p_err);
    if (*p_err == OS_ERR_NONE) {
 8001fb4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001fb6:	881b      	ldrh	r3, [r3, #0]
 8001fb8:	2b00      	cmp	r3, #0
 8001fba:	d104      	bne.n	8001fc6 <OSQPend+0xb2>
        CPU_CRITICAL_EXIT();
 8001fbc:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8001fbe:	f7fe f993 	bl	80002e8 <CPU_SR_Restore>
#if (defined(TRACE_CFG_EN) && (TRACE_CFG_EN > 0u))
        TRACE_OS_Q_PEND(p_q);                               /* Record the event.                                      */
#endif
        return (p_void);                                    /* Yes, Return message received                           */
 8001fc2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001fc4:	e092      	b.n	80020ec <OSQPend+0x1d8>
    }

    if ((opt & OS_OPT_PEND_NON_BLOCKING) != (OS_OPT)0) {    /* Caller wants to block if not available?                */
 8001fc6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001fca:	2b00      	cmp	r3, #0
 8001fcc:	da08      	bge.n	8001fe0 <OSQPend+0xcc>
        CPU_CRITICAL_EXIT();
 8001fce:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8001fd0:	f7fe f98a 	bl	80002e8 <CPU_SR_Restore>
#if (defined(TRACE_CFG_EN) && (TRACE_CFG_EN > 0u))
        TRACE_OS_Q_PEND_FAILED(p_q);                        /* Record the event.                                      */
#endif
       *p_err = OS_ERR_PEND_WOULD_BLOCK;                    /* No                                                     */
 8001fd4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001fd6:	f246 12b0 	movw	r2, #25008	; 0x61b0
 8001fda:	801a      	strh	r2, [r3, #0]
        return ((void *)0);
 8001fdc:	2300      	movs	r3, #0
 8001fde:	e085      	b.n	80020ec <OSQPend+0x1d8>
    } else {
        if (OSSchedLockNestingCtr > (OS_NESTING_CTR)0) {    /* Can't pend when the scheduler is locked                */
 8001fe0:	4b46      	ldr	r3, [pc, #280]	; (80020fc <OSQPend+0x1e8>)
 8001fe2:	781b      	ldrb	r3, [r3, #0]
 8001fe4:	2b00      	cmp	r3, #0
 8001fe6:	d008      	beq.n	8001ffa <OSQPend+0xe6>
            CPU_CRITICAL_EXIT();
 8001fe8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8001fea:	f7fe f97d 	bl	80002e8 <CPU_SR_Restore>
#if (defined(TRACE_CFG_EN) && (TRACE_CFG_EN > 0u))
            TRACE_OS_Q_PEND_FAILED(p_q);                    /* Record the event.                                      */
#endif
           *p_err = OS_ERR_SCHED_LOCKED;
 8001fee:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001ff0:	f646 5263 	movw	r2, #28003	; 0x6d63
 8001ff4:	801a      	strh	r2, [r3, #0]
            return ((void *)0);
 8001ff6:	2300      	movs	r3, #0
 8001ff8:	e078      	b.n	80020ec <OSQPend+0x1d8>
        }
    }
                                                            /* Lock the scheduler/re-enable interrupts                */
    OS_CRITICAL_ENTER_CPU_EXIT();
    OS_Pend(&pend_data,                                     /* Block task pending on Message Queue                    */
 8001ffa:	f107 0010 	add.w	r0, r7, #16
 8001ffe:	68bb      	ldr	r3, [r7, #8]
 8002000:	2205      	movs	r2, #5
 8002002:	68f9      	ldr	r1, [r7, #12]
 8002004:	f001 fc1e 	bl	8003844 <OS_Pend>
            (OS_PEND_OBJ *)((void *)p_q),
            OS_TASK_PEND_ON_Q,
            timeout);
    OS_CRITICAL_EXIT_NO_SCHED();
 8002008:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800200a:	f7fe f96d 	bl	80002e8 <CPU_SR_Restore>
#if (defined(TRACE_CFG_EN) && (TRACE_CFG_EN > 0u))
    TRACE_OS_Q_PEND_BLOCK(p_q);                             /* Record the event.                                      */
#endif
    OSSched();                                              /* Find the next highest priority task ready to run       */
 800200e:	f001 faad 	bl	800356c <OSSched>

    CPU_CRITICAL_ENTER();
 8002012:	f7fe f965 	bl	80002e0 <CPU_SR_Save>
 8002016:	6338      	str	r0, [r7, #48]	; 0x30
    switch (OSTCBCurPtr->PendStatus) {
 8002018:	4b39      	ldr	r3, [pc, #228]	; (8002100 <OSQPend+0x1ec>)
 800201a:	681b      	ldr	r3, [r3, #0]
 800201c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002020:	2b03      	cmp	r3, #3
 8002022:	d855      	bhi.n	80020d0 <OSQPend+0x1bc>
 8002024:	a201      	add	r2, pc, #4	; (adr r2, 800202c <OSQPend+0x118>)
 8002026:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800202a:	bf00      	nop
 800202c:	0800203d 	.word	0x0800203d
 8002030:	08002069 	.word	0x08002069
 8002034:	080020ad 	.word	0x080020ad
 8002038:	0800208d 	.word	0x0800208d
        case OS_STATUS_PEND_OK:                             /* Extract message from TCB (Put there by Post)           */
             p_void     = OSTCBCurPtr->MsgPtr;
 800203c:	4b30      	ldr	r3, [pc, #192]	; (8002100 <OSQPend+0x1ec>)
 800203e:	681b      	ldr	r3, [r3, #0]
 8002040:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002042:	637b      	str	r3, [r7, #52]	; 0x34
            *p_msg_size = OSTCBCurPtr->MsgSize;
 8002044:	4b2e      	ldr	r3, [pc, #184]	; (8002100 <OSQPend+0x1ec>)
 8002046:	681b      	ldr	r3, [r3, #0]
 8002048:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 800204c:	683b      	ldr	r3, [r7, #0]
 800204e:	801a      	strh	r2, [r3, #0]
             if (p_ts  != (CPU_TS *)0) {
 8002050:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002052:	2b00      	cmp	r3, #0
 8002054:	d004      	beq.n	8002060 <OSQPend+0x14c>
                *p_ts   =  OSTCBCurPtr->TS;
 8002056:	4b2a      	ldr	r3, [pc, #168]	; (8002100 <OSQPend+0x1ec>)
 8002058:	681b      	ldr	r3, [r3, #0]
 800205a:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800205c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800205e:	601a      	str	r2, [r3, #0]
             }
#if (defined(TRACE_CFG_EN) && (TRACE_CFG_EN > 0u))
             TRACE_OS_Q_PEND(p_q);                          /* Record the event.                                      */
#endif
            *p_err      = OS_ERR_NONE;
 8002060:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002062:	2200      	movs	r2, #0
 8002064:	801a      	strh	r2, [r3, #0]
             break;
 8002066:	e03d      	b.n	80020e4 <OSQPend+0x1d0>

        case OS_STATUS_PEND_ABORT:                          /* Indicate that we aborted                               */
             p_void     = (void      *)0;
 8002068:	2300      	movs	r3, #0
 800206a:	637b      	str	r3, [r7, #52]	; 0x34
            *p_msg_size = (OS_MSG_SIZE)0;
 800206c:	683b      	ldr	r3, [r7, #0]
 800206e:	2200      	movs	r2, #0
 8002070:	801a      	strh	r2, [r3, #0]
             if (p_ts  != (CPU_TS *)0) {
 8002072:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002074:	2b00      	cmp	r3, #0
 8002076:	d004      	beq.n	8002082 <OSQPend+0x16e>
                *p_ts   =  OSTCBCurPtr->TS;
 8002078:	4b21      	ldr	r3, [pc, #132]	; (8002100 <OSQPend+0x1ec>)
 800207a:	681b      	ldr	r3, [r3, #0]
 800207c:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800207e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002080:	601a      	str	r2, [r3, #0]
             }
#if (defined(TRACE_CFG_EN) && (TRACE_CFG_EN > 0u))
             TRACE_OS_Q_PEND_FAILED(p_q);                   /* Record the event.                                      */
#endif
            *p_err      = OS_ERR_PEND_ABORT;
 8002082:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002084:	f246 12a9 	movw	r2, #25001	; 0x61a9
 8002088:	801a      	strh	r2, [r3, #0]
             break;
 800208a:	e02b      	b.n	80020e4 <OSQPend+0x1d0>

        case OS_STATUS_PEND_TIMEOUT:                        /* Indicate that we didn't get event within TO            */
             p_void     = (void      *)0;
 800208c:	2300      	movs	r3, #0
 800208e:	637b      	str	r3, [r7, #52]	; 0x34
            *p_msg_size = (OS_MSG_SIZE)0;
 8002090:	683b      	ldr	r3, [r7, #0]
 8002092:	2200      	movs	r2, #0
 8002094:	801a      	strh	r2, [r3, #0]
             if (p_ts  != (CPU_TS *)0) {
 8002096:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002098:	2b00      	cmp	r3, #0
 800209a:	d002      	beq.n	80020a2 <OSQPend+0x18e>
                *p_ts   = (CPU_TS  )0;
 800209c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800209e:	2200      	movs	r2, #0
 80020a0:	601a      	str	r2, [r3, #0]
             }
#if (defined(TRACE_CFG_EN) && (TRACE_CFG_EN > 0u))
             TRACE_OS_Q_PEND_FAILED(p_q);                   /* Record the event.                                      */
#endif
            *p_err      = OS_ERR_TIMEOUT;
 80020a2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80020a4:	f247 22d9 	movw	r2, #29401	; 0x72d9
 80020a8:	801a      	strh	r2, [r3, #0]
             break;
 80020aa:	e01b      	b.n	80020e4 <OSQPend+0x1d0>

        case OS_STATUS_PEND_DEL:                            /* Indicate that object pended on has been deleted        */
             p_void     = (void      *)0;
 80020ac:	2300      	movs	r3, #0
 80020ae:	637b      	str	r3, [r7, #52]	; 0x34
            *p_msg_size = (OS_MSG_SIZE)0;
 80020b0:	683b      	ldr	r3, [r7, #0]
 80020b2:	2200      	movs	r2, #0
 80020b4:	801a      	strh	r2, [r3, #0]
             if (p_ts  != (CPU_TS *)0) {
 80020b6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80020b8:	2b00      	cmp	r3, #0
 80020ba:	d004      	beq.n	80020c6 <OSQPend+0x1b2>
                *p_ts   =  OSTCBCurPtr->TS;
 80020bc:	4b10      	ldr	r3, [pc, #64]	; (8002100 <OSQPend+0x1ec>)
 80020be:	681b      	ldr	r3, [r3, #0]
 80020c0:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80020c2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80020c4:	601a      	str	r2, [r3, #0]
             }
#if (defined(TRACE_CFG_EN) && (TRACE_CFG_EN > 0u))
             TRACE_OS_Q_PEND_FAILED(p_q);                   /* Record the event.                                      */
#endif
            *p_err      = OS_ERR_OBJ_DEL;
 80020c6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80020c8:	f645 52c2 	movw	r2, #24002	; 0x5dc2
 80020cc:	801a      	strh	r2, [r3, #0]
             break;
 80020ce:	e009      	b.n	80020e4 <OSQPend+0x1d0>

        default:
             p_void     = (void      *)0;
 80020d0:	2300      	movs	r3, #0
 80020d2:	637b      	str	r3, [r7, #52]	; 0x34
            *p_msg_size = (OS_MSG_SIZE)0;
 80020d4:	683b      	ldr	r3, [r7, #0]
 80020d6:	2200      	movs	r2, #0
 80020d8:	801a      	strh	r2, [r3, #0]
#if (defined(TRACE_CFG_EN) && (TRACE_CFG_EN > 0u))
             TRACE_OS_Q_PEND_FAILED(p_q);                   /* Record the event.                                      */
#endif
            *p_err      = OS_ERR_STATUS_INVALID;
 80020da:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80020dc:	f646 622e 	movw	r2, #28206	; 0x6e2e
 80020e0:	801a      	strh	r2, [r3, #0]
             break;
 80020e2:	bf00      	nop
    }
    CPU_CRITICAL_EXIT();
 80020e4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80020e6:	f7fe f8ff 	bl	80002e8 <CPU_SR_Restore>
    return (p_void);
 80020ea:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 80020ec:	4618      	mov	r0, r3
 80020ee:	3738      	adds	r7, #56	; 0x38
 80020f0:	46bd      	mov	sp, r7
 80020f2:	bd80      	pop	{r7, pc}
 80020f4:	20002624 	.word	0x20002624
 80020f8:	55455551 	.word	0x55455551
 80020fc:	2000238c 	.word	0x2000238c
 8002100:	200025f8 	.word	0x200025f8

08002104 <OSQPost>:
void  OSQPost (OS_Q         *p_q,
               void         *p_void,
               OS_MSG_SIZE   msg_size,
               OS_OPT        opt,
               OS_ERR       *p_err)
{
 8002104:	b580      	push	{r7, lr}
 8002106:	b088      	sub	sp, #32
 8002108:	af02      	add	r7, sp, #8
 800210a:	60f8      	str	r0, [r7, #12]
 800210c:	60b9      	str	r1, [r7, #8]
 800210e:	4611      	mov	r1, r2
 8002110:	461a      	mov	r2, r3
 8002112:	460b      	mov	r3, r1
 8002114:	80fb      	strh	r3, [r7, #6]
 8002116:	4613      	mov	r3, r2
 8002118:	80bb      	strh	r3, [r7, #4]
        return;
    }
#endif

#if OS_CFG_ARG_CHK_EN > 0u
    if (p_q == (OS_Q *)0) {                                 /* Validate 'p_q'                                         */
 800211a:	68fb      	ldr	r3, [r7, #12]
 800211c:	2b00      	cmp	r3, #0
 800211e:	d104      	bne.n	800212a <OSQPost+0x26>
#if (defined(TRACE_CFG_EN) && (TRACE_CFG_EN > 0u))
        TRACE_OS_Q_POST_FAILED(p_q);                        /* Record the event.                                      */
#endif
       *p_err = OS_ERR_OBJ_PTR_NULL;
 8002120:	6a3b      	ldr	r3, [r7, #32]
 8002122:	f645 52c3 	movw	r2, #24003	; 0x5dc3
 8002126:	801a      	strh	r2, [r3, #0]
        return;
 8002128:	e03f      	b.n	80021aa <OSQPost+0xa6>
    }
    switch (opt) {                                          /* Validate 'opt'                                         */
 800212a:	88bb      	ldrh	r3, [r7, #4]
 800212c:	f5b3 7f04 	cmp.w	r3, #528	; 0x210
 8002130:	d022      	beq.n	8002178 <OSQPost+0x74>
 8002132:	f5b3 7f04 	cmp.w	r3, #528	; 0x210
 8002136:	dc07      	bgt.n	8002148 <OSQPost+0x44>
 8002138:	2b10      	cmp	r3, #16
 800213a:	d01d      	beq.n	8002178 <OSQPost+0x74>
 800213c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002140:	d01a      	beq.n	8002178 <OSQPost+0x74>
 8002142:	2b00      	cmp	r3, #0
 8002144:	d018      	beq.n	8002178 <OSQPost+0x74>
 8002146:	e012      	b.n	800216e <OSQPost+0x6a>
 8002148:	f248 0210 	movw	r2, #32784	; 0x8010
 800214c:	4293      	cmp	r3, r2
 800214e:	d013      	beq.n	8002178 <OSQPost+0x74>
 8002150:	f248 0210 	movw	r2, #32784	; 0x8010
 8002154:	4293      	cmp	r3, r2
 8002156:	dc03      	bgt.n	8002160 <OSQPost+0x5c>
 8002158:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800215c:	d00c      	beq.n	8002178 <OSQPost+0x74>
 800215e:	e006      	b.n	800216e <OSQPost+0x6a>
 8002160:	f5b3 4f02 	cmp.w	r3, #33280	; 0x8200
 8002164:	d008      	beq.n	8002178 <OSQPost+0x74>
 8002166:	f248 2210 	movw	r2, #33296	; 0x8210
 800216a:	4293      	cmp	r3, r2
 800216c:	d004      	beq.n	8002178 <OSQPost+0x74>

        default:
#if (defined(TRACE_CFG_EN) && (TRACE_CFG_EN > 0u))
             TRACE_OS_Q_POST_FAILED(p_q);                   /* Record the event.                                      */
#endif
            *p_err =  OS_ERR_OPT_INVALID;
 800216e:	6a3b      	ldr	r3, [r7, #32]
 8002170:	f645 6225 	movw	r2, #24101	; 0x5e25
 8002174:	801a      	strh	r2, [r3, #0]
             return;
 8002176:	e018      	b.n	80021aa <OSQPost+0xa6>
        case OS_OPT_POST_LIFO | OS_OPT_POST_ALL:
        case OS_OPT_POST_FIFO | OS_OPT_POST_NO_SCHED:
        case OS_OPT_POST_LIFO | OS_OPT_POST_NO_SCHED:
        case OS_OPT_POST_FIFO | OS_OPT_POST_ALL | OS_OPT_POST_NO_SCHED:
        case OS_OPT_POST_LIFO | OS_OPT_POST_ALL | OS_OPT_POST_NO_SCHED:
             break;
 8002178:	bf00      	nop
             return;
    }
#endif

#if OS_CFG_OBJ_TYPE_CHK_EN > 0u
    if (p_q->Type != OS_OBJ_TYPE_Q) {                       /* Make sure message queue was created                    */
 800217a:	68fb      	ldr	r3, [r7, #12]
 800217c:	681b      	ldr	r3, [r3, #0]
 800217e:	4a0c      	ldr	r2, [pc, #48]	; (80021b0 <OSQPost+0xac>)
 8002180:	4293      	cmp	r3, r2
 8002182:	d004      	beq.n	800218e <OSQPost+0x8a>
#if (defined(TRACE_CFG_EN) && (TRACE_CFG_EN > 0u))
        TRACE_OS_Q_POST_FAILED(p_q);                        /* Record the event.                                      */
#endif
       *p_err = OS_ERR_OBJ_TYPE;
 8002184:	6a3b      	ldr	r3, [r7, #32]
 8002186:	f645 52c4 	movw	r2, #24004	; 0x5dc4
 800218a:	801a      	strh	r2, [r3, #0]
        return;
 800218c:	e00d      	b.n	80021aa <OSQPost+0xa6>
    }
#endif

    ts = OS_TS_GET();                                       /* Get timestamp                                          */
 800218e:	f005 fa27 	bl	80075e0 <CPU_TS_TmrRd>
 8002192:	6178      	str	r0, [r7, #20]
    }
#endif
#if (defined(TRACE_CFG_EN) && (TRACE_CFG_EN > 0u))
    TRACE_OS_Q_POST(p_q);                                   /* Record the event.                                      */
#endif
    OS_QPost(p_q,
 8002194:	88b9      	ldrh	r1, [r7, #4]
 8002196:	88fa      	ldrh	r2, [r7, #6]
 8002198:	6a3b      	ldr	r3, [r7, #32]
 800219a:	9301      	str	r3, [sp, #4]
 800219c:	697b      	ldr	r3, [r7, #20]
 800219e:	9300      	str	r3, [sp, #0]
 80021a0:	460b      	mov	r3, r1
 80021a2:	68b9      	ldr	r1, [r7, #8]
 80021a4:	68f8      	ldr	r0, [r7, #12]
 80021a6:	f000 f841 	bl	800222c <OS_QPost>
             p_void,
             msg_size,
             opt,
             ts,
             p_err);
}
 80021aa:	3718      	adds	r7, #24
 80021ac:	46bd      	mov	sp, r7
 80021ae:	bd80      	pop	{r7, pc}
 80021b0:	55455551 	.word	0x55455551

080021b4 <OS_QDbgListAdd>:
*/


#if OS_CFG_DBG_EN > 0u
void  OS_QDbgListAdd (OS_Q  *p_q)
{
 80021b4:	b480      	push	{r7}
 80021b6:	b083      	sub	sp, #12
 80021b8:	af00      	add	r7, sp, #0
 80021ba:	6078      	str	r0, [r7, #4]
    p_q->DbgNamePtr               = (CPU_CHAR *)((void *)" ");
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	4a0e      	ldr	r2, [pc, #56]	; (80021f8 <OS_QDbgListAdd+0x44>)
 80021c0:	61da      	str	r2, [r3, #28]
    p_q->DbgPrevPtr               = (OS_Q     *)0;
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	2200      	movs	r2, #0
 80021c6:	615a      	str	r2, [r3, #20]
    if (OSQDbgListPtr == (OS_Q *)0) {
 80021c8:	4b0c      	ldr	r3, [pc, #48]	; (80021fc <OS_QDbgListAdd+0x48>)
 80021ca:	681b      	ldr	r3, [r3, #0]
 80021cc:	2b00      	cmp	r3, #0
 80021ce:	d103      	bne.n	80021d8 <OS_QDbgListAdd+0x24>
        p_q->DbgNextPtr           = (OS_Q     *)0;
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	2200      	movs	r2, #0
 80021d4:	619a      	str	r2, [r3, #24]
 80021d6:	e007      	b.n	80021e8 <OS_QDbgListAdd+0x34>
    } else {
        p_q->DbgNextPtr           =  OSQDbgListPtr;
 80021d8:	4b08      	ldr	r3, [pc, #32]	; (80021fc <OS_QDbgListAdd+0x48>)
 80021da:	681a      	ldr	r2, [r3, #0]
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	619a      	str	r2, [r3, #24]
        OSQDbgListPtr->DbgPrevPtr =  p_q;
 80021e0:	4b06      	ldr	r3, [pc, #24]	; (80021fc <OS_QDbgListAdd+0x48>)
 80021e2:	681b      	ldr	r3, [r3, #0]
 80021e4:	687a      	ldr	r2, [r7, #4]
 80021e6:	615a      	str	r2, [r3, #20]
    }
    OSQDbgListPtr                 =  p_q;
 80021e8:	4a04      	ldr	r2, [pc, #16]	; (80021fc <OS_QDbgListAdd+0x48>)
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	6013      	str	r3, [r2, #0]
}
 80021ee:	bf00      	nop
 80021f0:	370c      	adds	r7, #12
 80021f2:	46bd      	mov	sp, r7
 80021f4:	bc80      	pop	{r7}
 80021f6:	4770      	bx	lr
 80021f8:	0800e578 	.word	0x0800e578
 80021fc:	200027b4 	.word	0x200027b4

08002200 <OS_QInit>:
* Note(s)    : 1) This function is INTERNAL to uC/OS-III and your application MUST NOT call it.
************************************************************************************************************************
*/

void  OS_QInit (OS_ERR  *p_err)
{
 8002200:	b480      	push	{r7}
 8002202:	b083      	sub	sp, #12
 8002204:	af00      	add	r7, sp, #0
 8002206:	6078      	str	r0, [r7, #4]
        return;
    }
#endif

#if OS_CFG_DBG_EN > 0u
    OSQDbgListPtr = (OS_Q *)0;
 8002208:	4b06      	ldr	r3, [pc, #24]	; (8002224 <OS_QInit+0x24>)
 800220a:	2200      	movs	r2, #0
 800220c:	601a      	str	r2, [r3, #0]
#endif

    OSQQty        = (OS_OBJ_QTY)0;
 800220e:	4b06      	ldr	r3, [pc, #24]	; (8002228 <OS_QInit+0x28>)
 8002210:	2200      	movs	r2, #0
 8002212:	801a      	strh	r2, [r3, #0]
   *p_err         = OS_ERR_NONE;
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	2200      	movs	r2, #0
 8002218:	801a      	strh	r2, [r3, #0]
}
 800221a:	bf00      	nop
 800221c:	370c      	adds	r7, #12
 800221e:	46bd      	mov	sp, r7
 8002220:	bc80      	pop	{r7}
 8002222:	4770      	bx	lr
 8002224:	200027b4 	.word	0x200027b4
 8002228:	200025fc 	.word	0x200025fc

0800222c <OS_QPost>:
                void         *p_void,
                OS_MSG_SIZE   msg_size,
                OS_OPT        opt,
                CPU_TS        ts,
                OS_ERR       *p_err)
{
 800222c:	b580      	push	{r7, lr}
 800222e:	b08c      	sub	sp, #48	; 0x30
 8002230:	af02      	add	r7, sp, #8
 8002232:	60f8      	str	r0, [r7, #12]
 8002234:	60b9      	str	r1, [r7, #8]
 8002236:	4611      	mov	r1, r2
 8002238:	461a      	mov	r2, r3
 800223a:	460b      	mov	r3, r1
 800223c:	80fb      	strh	r3, [r7, #6]
 800223e:	4613      	mov	r3, r2
 8002240:	80bb      	strh	r3, [r7, #4]
    OS_OPT         post_type;
    OS_PEND_LIST  *p_pend_list;
    OS_PEND_DATA  *p_pend_data;
    OS_PEND_DATA  *p_pend_data_next;
    OS_TCB        *p_tcb;
    CPU_SR_ALLOC();
 8002242:	2300      	movs	r3, #0
 8002244:	61fb      	str	r3, [r7, #28]



    OS_CRITICAL_ENTER();
 8002246:	f7fe f84b 	bl	80002e0 <CPU_SR_Save>
 800224a:	61f8      	str	r0, [r7, #28]
    p_pend_list = &p_q->PendList;
 800224c:	68fb      	ldr	r3, [r7, #12]
 800224e:	3308      	adds	r3, #8
 8002250:	61bb      	str	r3, [r7, #24]
    if (p_pend_list->NbrEntries == (OS_OBJ_QTY)0) {         /* Any task waiting on message queue?                     */
 8002252:	69bb      	ldr	r3, [r7, #24]
 8002254:	891b      	ldrh	r3, [r3, #8]
 8002256:	2b00      	cmp	r3, #0
 8002258:	d11a      	bne.n	8002290 <OS_QPost+0x64>
        if ((opt & OS_OPT_POST_LIFO) == (OS_OPT)0) {        /* Determine whether we post FIFO or LIFO                 */
 800225a:	88bb      	ldrh	r3, [r7, #4]
 800225c:	f003 0310 	and.w	r3, r3, #16
 8002260:	2b00      	cmp	r3, #0
 8002262:	d102      	bne.n	800226a <OS_QPost+0x3e>
            post_type = OS_OPT_POST_FIFO;
 8002264:	2300      	movs	r3, #0
 8002266:	84bb      	strh	r3, [r7, #36]	; 0x24
 8002268:	e001      	b.n	800226e <OS_QPost+0x42>
        } else {
            post_type = OS_OPT_POST_LIFO;
 800226a:	2310      	movs	r3, #16
 800226c:	84bb      	strh	r3, [r7, #36]	; 0x24
        }
        OS_MsgQPut(&p_q->MsgQ,                              /* Place message in the message queue                     */
 800226e:	68fb      	ldr	r3, [r7, #12]
 8002270:	f103 0020 	add.w	r0, r3, #32
 8002274:	8cb9      	ldrh	r1, [r7, #36]	; 0x24
 8002276:	88fa      	ldrh	r2, [r7, #6]
 8002278:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800227a:	9301      	str	r3, [sp, #4]
 800227c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800227e:	9300      	str	r3, [sp, #0]
 8002280:	460b      	mov	r3, r1
 8002282:	68b9      	ldr	r1, [r7, #8]
 8002284:	f000 ff70 	bl	8003168 <OS_MsgQPut>
                   p_void,
                   msg_size,
                   post_type,
                   ts,
                   p_err);
        OS_CRITICAL_EXIT();
 8002288:	69f8      	ldr	r0, [r7, #28]
 800228a:	f7fe f82d 	bl	80002e8 <CPU_SR_Restore>
        return;
 800228e:	e031      	b.n	80022f4 <OS_QPost+0xc8>
    }

    if ((opt & OS_OPT_POST_ALL) != (OS_OPT)0) {             /* Post message to all tasks waiting?                     */
 8002290:	88bb      	ldrh	r3, [r7, #4]
 8002292:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002296:	2b00      	cmp	r3, #0
 8002298:	d003      	beq.n	80022a2 <OS_QPost+0x76>
        cnt = p_pend_list->NbrEntries;                      /* Yes                                                    */
 800229a:	69bb      	ldr	r3, [r7, #24]
 800229c:	891b      	ldrh	r3, [r3, #8]
 800229e:	84fb      	strh	r3, [r7, #38]	; 0x26
 80022a0:	e001      	b.n	80022a6 <OS_QPost+0x7a>
    } else {
        cnt = (OS_OBJ_QTY)1;                                /* No                                                     */
 80022a2:	2301      	movs	r3, #1
 80022a4:	84fb      	strh	r3, [r7, #38]	; 0x26
    }
    p_pend_data = p_pend_list->HeadPtr;
 80022a6:	69bb      	ldr	r3, [r7, #24]
 80022a8:	681b      	ldr	r3, [r3, #0]
 80022aa:	623b      	str	r3, [r7, #32]
    while (cnt > 0u) {
 80022ac:	e013      	b.n	80022d6 <OS_QPost+0xaa>
        p_tcb            = p_pend_data->TCBPtr;
 80022ae:	6a3b      	ldr	r3, [r7, #32]
 80022b0:	689b      	ldr	r3, [r3, #8]
 80022b2:	617b      	str	r3, [r7, #20]
        p_pend_data_next = p_pend_data->NextPtr;
 80022b4:	6a3b      	ldr	r3, [r7, #32]
 80022b6:	685b      	ldr	r3, [r3, #4]
 80022b8:	613b      	str	r3, [r7, #16]
        OS_Post((OS_PEND_OBJ *)((void *)p_q),
 80022ba:	88fa      	ldrh	r2, [r7, #6]
 80022bc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80022be:	9300      	str	r3, [sp, #0]
 80022c0:	4613      	mov	r3, r2
 80022c2:	68ba      	ldr	r2, [r7, #8]
 80022c4:	6979      	ldr	r1, [r7, #20]
 80022c6:	68f8      	ldr	r0, [r7, #12]
 80022c8:	f001 fcbc 	bl	8003c44 <OS_Post>
                p_tcb,
                p_void,
                msg_size,
                ts);
        p_pend_data = p_pend_data_next;
 80022cc:	693b      	ldr	r3, [r7, #16]
 80022ce:	623b      	str	r3, [r7, #32]
        cnt--;
 80022d0:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80022d2:	3b01      	subs	r3, #1
 80022d4:	84fb      	strh	r3, [r7, #38]	; 0x26
        cnt = p_pend_list->NbrEntries;                      /* Yes                                                    */
    } else {
        cnt = (OS_OBJ_QTY)1;                                /* No                                                     */
    }
    p_pend_data = p_pend_list->HeadPtr;
    while (cnt > 0u) {
 80022d6:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80022d8:	2b00      	cmp	r3, #0
 80022da:	d1e8      	bne.n	80022ae <OS_QPost+0x82>
                msg_size,
                ts);
        p_pend_data = p_pend_data_next;
        cnt--;
    }
    OS_CRITICAL_EXIT_NO_SCHED();
 80022dc:	69f8      	ldr	r0, [r7, #28]
 80022de:	f7fe f803 	bl	80002e8 <CPU_SR_Restore>
    if ((opt & OS_OPT_POST_NO_SCHED) == (OS_OPT)0) {
 80022e2:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80022e6:	2b00      	cmp	r3, #0
 80022e8:	db01      	blt.n	80022ee <OS_QPost+0xc2>
        OSSched();                                          /* Run the scheduler                                      */
 80022ea:	f001 f93f 	bl	800356c <OSSched>
    }
   *p_err = OS_ERR_NONE;
 80022ee:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80022f0:	2200      	movs	r2, #0
 80022f2:	801a      	strh	r2, [r3, #0]
}
 80022f4:	3728      	adds	r7, #40	; 0x28
 80022f6:	46bd      	mov	sp, r7
 80022f8:	bd80      	pop	{r7, pc}
 80022fa:	bf00      	nop

080022fc <OSTaskCreate>:
                    OS_MSG_QTY     q_size,
                    OS_TICK        time_quanta,
                    void          *p_ext,
                    OS_OPT         opt,
                    OS_ERR        *p_err)
{
 80022fc:	b580      	push	{r7, lr}
 80022fe:	b08c      	sub	sp, #48	; 0x30
 8002300:	af02      	add	r7, sp, #8
 8002302:	60f8      	str	r0, [r7, #12]
 8002304:	60b9      	str	r1, [r7, #8]
 8002306:	607a      	str	r2, [r7, #4]
 8002308:	603b      	str	r3, [r7, #0]
    OS_TLS_ID      id;
#endif

    CPU_STK       *p_sp;
    CPU_STK       *p_stk_limit;
    CPU_SR_ALLOC();
 800230a:	2300      	movs	r3, #0
 800230c:	61bb      	str	r3, [r7, #24]
        return;
    }
#endif

#if OS_CFG_CALLED_FROM_ISR_CHK_EN > 0u
    if (OSIntNestingCtr > (OS_NESTING_CTR)0) {              /* ---------- CANNOT CREATE A TASK FROM AN ISR ---------- */
 800230e:	4b75      	ldr	r3, [pc, #468]	; (80024e4 <OSTaskCreate+0x1e8>)
 8002310:	781b      	ldrb	r3, [r3, #0]
 8002312:	2b00      	cmp	r3, #0
 8002314:	d004      	beq.n	8002320 <OSTaskCreate+0x24>
#if (defined(TRACE_CFG_EN) && (TRACE_CFG_EN > 0u))
        TRACE_OS_TASK_CREATE_FAILED(p_tcb);                 /* Record the event.                                      */
#endif
       *p_err = OS_ERR_TASK_CREATE_ISR;
 8002316:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002318:	f247 124a 	movw	r2, #29002	; 0x714a
 800231c:	801a      	strh	r2, [r3, #0]
        return;
 800231e:	e0dd      	b.n	80024dc <OSTaskCreate+0x1e0>
    }
#endif

#if OS_CFG_ARG_CHK_EN > 0u                                  /* ---------------- VALIDATE ARGUMENTS ------------------ */
    if (p_tcb == (OS_TCB *)0) {                             /* User must supply a valid OS_TCB                        */
 8002320:	68fb      	ldr	r3, [r7, #12]
 8002322:	2b00      	cmp	r3, #0
 8002324:	d104      	bne.n	8002330 <OSTaskCreate+0x34>
#if (defined(TRACE_CFG_EN) && (TRACE_CFG_EN > 0u))
        TRACE_OS_TASK_CREATE_FAILED(p_tcb);                 /* Record the event.                                      */
#endif
       *p_err = OS_ERR_TCB_INVALID;
 8002326:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002328:	f247 12ad 	movw	r2, #29101	; 0x71ad
 800232c:	801a      	strh	r2, [r3, #0]
        return;
 800232e:	e0d5      	b.n	80024dc <OSTaskCreate+0x1e0>
    }
    if (p_task == (OS_TASK_PTR)0) {                         /* User must supply a valid task                          */
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	2b00      	cmp	r3, #0
 8002334:	d104      	bne.n	8002340 <OSTaskCreate+0x44>
#if (defined(TRACE_CFG_EN) && (TRACE_CFG_EN > 0u))
        TRACE_OS_TASK_CREATE_FAILED(p_tcb);                 /* Record the event.                                      */
#endif
       *p_err = OS_ERR_TASK_INVALID;
 8002336:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002338:	f247 124f 	movw	r2, #29007	; 0x714f
 800233c:	801a      	strh	r2, [r3, #0]
        return;
 800233e:	e0cd      	b.n	80024dc <OSTaskCreate+0x1e0>
    }
    if (p_stk_base == (CPU_STK *)0) {                       /* User must supply a valid stack base address            */
 8002340:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002342:	2b00      	cmp	r3, #0
 8002344:	d104      	bne.n	8002350 <OSTaskCreate+0x54>
#if (defined(TRACE_CFG_EN) && (TRACE_CFG_EN > 0u))
        TRACE_OS_TASK_CREATE_FAILED(p_tcb);                 /* Record the event.                                      */
#endif
       *p_err = OS_ERR_STK_INVALID;
 8002346:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002348:	f646 622f 	movw	r2, #28207	; 0x6e2f
 800234c:	801a      	strh	r2, [r3, #0]
        return;
 800234e:	e0c5      	b.n	80024dc <OSTaskCreate+0x1e0>
    }
    if (stk_size < OSCfg_StkSizeMin) {                      /* User must supply a valid minimum stack size            */
 8002350:	4b65      	ldr	r3, [pc, #404]	; (80024e8 <OSTaskCreate+0x1ec>)
 8002352:	681b      	ldr	r3, [r3, #0]
 8002354:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8002356:	429a      	cmp	r2, r3
 8002358:	d204      	bcs.n	8002364 <OSTaskCreate+0x68>
#if (defined(TRACE_CFG_EN) && (TRACE_CFG_EN > 0u))
        TRACE_OS_TASK_CREATE_FAILED(p_tcb);                 /* Record the event.                                      */
#endif
       *p_err = OS_ERR_STK_SIZE_INVALID;
 800235a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800235c:	f646 6230 	movw	r2, #28208	; 0x6e30
 8002360:	801a      	strh	r2, [r3, #0]
        return;
 8002362:	e0bb      	b.n	80024dc <OSTaskCreate+0x1e0>
    }
    if (stk_limit >= stk_size) {                            /* User must supply a valid stack limit                   */
 8002364:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002366:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002368:	429a      	cmp	r2, r3
 800236a:	d304      	bcc.n	8002376 <OSTaskCreate+0x7a>
#if (defined(TRACE_CFG_EN) && (TRACE_CFG_EN > 0u))
        TRACE_OS_TASK_CREATE_FAILED(p_tcb);                 /* Record the event.                                      */
#endif
       *p_err = OS_ERR_STK_LIMIT_INVALID;
 800236c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800236e:	f646 6231 	movw	r2, #28209	; 0x6e31
 8002372:	801a      	strh	r2, [r3, #0]
        return;
 8002374:	e0b2      	b.n	80024dc <OSTaskCreate+0x1e0>
    }
    if (prio >= OS_CFG_PRIO_MAX) {                          /* Priority must be within 0 and OS_CFG_PRIO_MAX-1        */
 8002376:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 800237a:	2b1f      	cmp	r3, #31
 800237c:	d904      	bls.n	8002388 <OSTaskCreate+0x8c>
#if (defined(TRACE_CFG_EN) && (TRACE_CFG_EN > 0u))
        TRACE_OS_TASK_CREATE_FAILED(p_tcb);                 /* Record the event.                                      */
#endif
       *p_err = OS_ERR_PRIO_INVALID;
 800237e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002380:	f246 2273 	movw	r2, #25203	; 0x6273
 8002384:	801a      	strh	r2, [r3, #0]
        return;
 8002386:	e0a9      	b.n	80024dc <OSTaskCreate+0x1e0>
            return;
        }
    }
#endif

    if (prio == (OS_CFG_PRIO_MAX - 1u)) {
 8002388:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 800238c:	2b1f      	cmp	r3, #31
 800238e:	d108      	bne.n	80023a2 <OSTaskCreate+0xa6>
        if (p_tcb != &OSIdleTaskTCB) {
 8002390:	68fb      	ldr	r3, [r7, #12]
 8002392:	4a56      	ldr	r2, [pc, #344]	; (80024ec <OSTaskCreate+0x1f0>)
 8002394:	4293      	cmp	r3, r2
 8002396:	d004      	beq.n	80023a2 <OSTaskCreate+0xa6>
#if (defined(TRACE_CFG_EN) && (TRACE_CFG_EN > 0u))
            TRACE_OS_TASK_CREATE_FAILED(p_tcb);             /* Record the event.                                      */
#endif
           *p_err = OS_ERR_PRIO_INVALID;                    /* Not allowed to use same priority as idle task          */
 8002398:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800239a:	f246 2273 	movw	r2, #25203	; 0x6273
 800239e:	801a      	strh	r2, [r3, #0]
            return;
 80023a0:	e09c      	b.n	80024dc <OSTaskCreate+0x1e0>
        }
    }

    OS_TaskInitTCB(p_tcb);                                  /* Initialize the TCB to default values                   */
 80023a2:	68f8      	ldr	r0, [r7, #12]
 80023a4:	f000 faca 	bl	800293c <OS_TaskInitTCB>

   *p_err = OS_ERR_NONE;
 80023a8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80023aa:	2200      	movs	r2, #0
 80023ac:	801a      	strh	r2, [r3, #0]
                                                            /* --------------- CLEAR THE TASK'S STACK --------------- */
    if ((opt & OS_OPT_TASK_STK_CHK) != (OS_OPT)0) {         /* See if stack checking has been enabled                 */
 80023ae:	f8b7 304c 	ldrh.w	r3, [r7, #76]	; 0x4c
 80023b2:	f003 0301 	and.w	r3, r3, #1
 80023b6:	2b00      	cmp	r3, #0
 80023b8:	d017      	beq.n	80023ea <OSTaskCreate+0xee>
        if ((opt & OS_OPT_TASK_STK_CLR) != (OS_OPT)0) {     /* See if stack needs to be cleared                       */
 80023ba:	f8b7 304c 	ldrh.w	r3, [r7, #76]	; 0x4c
 80023be:	f003 0302 	and.w	r3, r3, #2
 80023c2:	2b00      	cmp	r3, #0
 80023c4:	d011      	beq.n	80023ea <OSTaskCreate+0xee>
            p_sp = p_stk_base;
 80023c6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80023c8:	61fb      	str	r3, [r7, #28]
            for (i = 0u; i < stk_size; i++) {               /* Stack grows from HIGH to LOW memory                    */
 80023ca:	2300      	movs	r3, #0
 80023cc:	627b      	str	r3, [r7, #36]	; 0x24
 80023ce:	e008      	b.n	80023e2 <OSTaskCreate+0xe6>
               *p_sp = (CPU_STK)0;                          /* Clear from bottom of stack and up!                     */
 80023d0:	69fb      	ldr	r3, [r7, #28]
 80023d2:	2200      	movs	r2, #0
 80023d4:	601a      	str	r2, [r3, #0]
                p_sp++;
 80023d6:	69fb      	ldr	r3, [r7, #28]
 80023d8:	3304      	adds	r3, #4
 80023da:	61fb      	str	r3, [r7, #28]
   *p_err = OS_ERR_NONE;
                                                            /* --------------- CLEAR THE TASK'S STACK --------------- */
    if ((opt & OS_OPT_TASK_STK_CHK) != (OS_OPT)0) {         /* See if stack checking has been enabled                 */
        if ((opt & OS_OPT_TASK_STK_CLR) != (OS_OPT)0) {     /* See if stack needs to be cleared                       */
            p_sp = p_stk_base;
            for (i = 0u; i < stk_size; i++) {               /* Stack grows from HIGH to LOW memory                    */
 80023dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80023de:	3301      	adds	r3, #1
 80023e0:	627b      	str	r3, [r7, #36]	; 0x24
 80023e2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80023e4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80023e6:	429a      	cmp	r2, r3
 80023e8:	d3f2      	bcc.n	80023d0 <OSTaskCreate+0xd4>
            }
        }
    }
                                                            /* ------- INITIALIZE THE STACK FRAME OF THE TASK ------- */
#if (CPU_CFG_STK_GROWTH == CPU_STK_GROWTH_HI_TO_LO)
    p_stk_limit = p_stk_base + stk_limit;
 80023ea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80023ec:	009b      	lsls	r3, r3, #2
 80023ee:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80023f0:	4413      	add	r3, r2
 80023f2:	617b      	str	r3, [r7, #20]
#else
    p_stk_limit = p_stk_base + (stk_size - 1u) - stk_limit;
#endif

    p_sp = OSTaskStkInit(p_task,
 80023f4:	f8b7 304c 	ldrh.w	r3, [r7, #76]	; 0x4c
 80023f8:	9301      	str	r3, [sp, #4]
 80023fa:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80023fc:	9300      	str	r3, [sp, #0]
 80023fe:	697b      	ldr	r3, [r7, #20]
 8002400:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002402:	6839      	ldr	r1, [r7, #0]
 8002404:	6878      	ldr	r0, [r7, #4]
 8002406:	f003 fdcf 	bl	8005fa8 <OSTaskStkInit>
 800240a:	61f8      	str	r0, [r7, #28]
                         stk_size,
                         opt);

                                                            /* -------------- INITIALIZE THE TCB FIELDS ------------- */
#if OS_CFG_DBG_EN > 0u
    p_tcb->TaskEntryAddr = p_task;                          /* Save task entry point address                          */
 800240c:	68fb      	ldr	r3, [r7, #12]
 800240e:	687a      	ldr	r2, [r7, #4]
 8002410:	629a      	str	r2, [r3, #40]	; 0x28
    p_tcb->TaskEntryArg  = p_arg;                           /* Save task entry argument                               */
 8002412:	68fb      	ldr	r3, [r7, #12]
 8002414:	683a      	ldr	r2, [r7, #0]
 8002416:	62da      	str	r2, [r3, #44]	; 0x2c
#endif

#if OS_CFG_DBG_EN > 0u
    p_tcb->NamePtr       = p_name;                          /* Save task name                                         */
 8002418:	68fb      	ldr	r3, [r7, #12]
 800241a:	68ba      	ldr	r2, [r7, #8]
 800241c:	621a      	str	r2, [r3, #32]
#else
    (void)&p_name;
#endif

    p_tcb->Prio          = prio;                            /* Save the task's priority                               */
 800241e:	68fb      	ldr	r3, [r7, #12]
 8002420:	f897 2030 	ldrb.w	r2, [r7, #48]	; 0x30
 8002424:	f883 2037 	strb.w	r2, [r3, #55]	; 0x37

#if OS_CFG_MUTEX_EN > 0u
    p_tcb->BasePrio      = prio;                            /* Set the base priority                                  */
 8002428:	68fb      	ldr	r3, [r7, #12]
 800242a:	f897 2030 	ldrb.w	r2, [r7, #48]	; 0x30
 800242e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
#endif

    p_tcb->StkPtr        = p_sp;                            /* Save the new top-of-stack pointer                      */
 8002432:	68fb      	ldr	r3, [r7, #12]
 8002434:	69fa      	ldr	r2, [r7, #28]
 8002436:	601a      	str	r2, [r3, #0]
#if ((OS_CFG_DBG_EN > 0u) || (OS_CFG_STAT_TASK_STK_CHK_EN > 0u))
    p_tcb->StkLimitPtr   = p_stk_limit;                     /* Save the stack limit pointer                           */
 8002438:	68fb      	ldr	r3, [r7, #12]
 800243a:	697a      	ldr	r2, [r7, #20]
 800243c:	609a      	str	r2, [r3, #8]
    }
#else
    (void)&time_quanta;
#endif

    p_tcb->ExtPtr        = p_ext;                           /* Save pointer to TCB extension                          */
 800243e:	68fb      	ldr	r3, [r7, #12]
 8002440:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8002442:	605a      	str	r2, [r3, #4]
#if ((OS_CFG_DBG_EN > 0u) || (OS_CFG_STAT_TASK_STK_CHK_EN > 0u))
    p_tcb->StkBasePtr    = p_stk_base;                      /* Save pointer to the base address of the stack          */
 8002444:	68fb      	ldr	r3, [r7, #12]
 8002446:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002448:	625a      	str	r2, [r3, #36]	; 0x24
    p_tcb->StkSize       = stk_size;                        /* Save the stack size (in number of CPU_STK elements)    */
 800244a:	68fb      	ldr	r3, [r7, #12]
 800244c:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800244e:	641a      	str	r2, [r3, #64]	; 0x40
#endif
    p_tcb->Opt           = opt;                             /* Save task options                                      */
 8002450:	68fb      	ldr	r3, [r7, #12]
 8002452:	f8b7 204c 	ldrh.w	r2, [r7, #76]	; 0x4c
 8002456:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

#if OS_CFG_TASK_REG_TBL_SIZE > 0u
    for (reg_nbr = 0u; reg_nbr < OS_CFG_TASK_REG_TBL_SIZE; reg_nbr++) {
 800245a:	2300      	movs	r3, #0
 800245c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8002460:	e00b      	b.n	800247a <OSTaskCreate+0x17e>
        p_tcb->RegTbl[reg_nbr] = (OS_REG)0;
 8002462:	f897 2023 	ldrb.w	r2, [r7, #35]	; 0x23
 8002466:	68fb      	ldr	r3, [r7, #12]
 8002468:	321e      	adds	r2, #30
 800246a:	2100      	movs	r1, #0
 800246c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    p_tcb->StkSize       = stk_size;                        /* Save the stack size (in number of CPU_STK elements)    */
#endif
    p_tcb->Opt           = opt;                             /* Save task options                                      */

#if OS_CFG_TASK_REG_TBL_SIZE > 0u
    for (reg_nbr = 0u; reg_nbr < OS_CFG_TASK_REG_TBL_SIZE; reg_nbr++) {
 8002470:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8002474:	3301      	adds	r3, #1
 8002476:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800247a:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800247e:	2b00      	cmp	r3, #0
 8002480:	d0ef      	beq.n	8002462 <OSTaskCreate+0x166>
        p_tcb->RegTbl[reg_nbr] = (OS_REG)0;
    }
#endif

#if OS_CFG_TASK_Q_EN > 0u
    OS_MsgQInit(&p_tcb->MsgQ,                               /* Initialize the task's message queue                    */
 8002482:	68fb      	ldr	r3, [r7, #12]
 8002484:	3360      	adds	r3, #96	; 0x60
 8002486:	f8b7 2040 	ldrh.w	r2, [r7, #64]	; 0x40
 800248a:	4611      	mov	r1, r2
 800248c:	4618      	mov	r0, r3
 800248e:	f000 fdf3 	bl	8003078 <OS_MsgQInit>
                q_size);
#else
    (void)&q_size;
#endif

    OSTaskCreateHook(p_tcb);                                /* Call user defined hook                                 */
 8002492:	68f8      	ldr	r0, [r7, #12]
 8002494:	f003 fd64 	bl	8005f60 <OSTaskCreateHook>
        p_tcb->TLS_Tbl[id] = (OS_TLS)0;
    }
    OS_TLS_TaskCreate(p_tcb);                               /* Call TLS hook                                          */
#endif
                                                            /* --------------- ADD TASK TO READY LIST --------------- */
    OS_CRITICAL_ENTER();
 8002498:	f7fd ff22 	bl	80002e0 <CPU_SR_Save>
 800249c:	61b8      	str	r0, [r7, #24]
    OS_PrioInsert(p_tcb->Prio);
 800249e:	68fb      	ldr	r3, [r7, #12]
 80024a0:	f893 3037 	ldrb.w	r3, [r3, #55]	; 0x37
 80024a4:	4618      	mov	r0, r3
 80024a6:	f002 fc9d 	bl	8004de4 <OS_PrioInsert>
    OS_RdyListInsertTail(p_tcb);
 80024aa:	68f8      	ldr	r0, [r7, #12]
 80024ac:	f001 fd14 	bl	8003ed8 <OS_RdyListInsertTail>

#if OS_CFG_DBG_EN > 0u
    OS_TaskDbgListAdd(p_tcb);
 80024b0:	68f8      	ldr	r0, [r7, #12]
 80024b2:	f000 fa01 	bl	80028b8 <OS_TaskDbgListAdd>
#endif

    OSTaskQty++;                                            /* Increment the #tasks counter                           */
 80024b6:	4b0e      	ldr	r3, [pc, #56]	; (80024f0 <OSTaskCreate+0x1f4>)
 80024b8:	881b      	ldrh	r3, [r3, #0]
 80024ba:	3301      	adds	r3, #1
 80024bc:	b29a      	uxth	r2, r3
 80024be:	4b0c      	ldr	r3, [pc, #48]	; (80024f0 <OSTaskCreate+0x1f4>)
 80024c0:	801a      	strh	r2, [r3, #0]

    if (OSRunning != OS_STATE_OS_RUNNING) {                 /* Return if multitasking has not started                 */
 80024c2:	4b0c      	ldr	r3, [pc, #48]	; (80024f4 <OSTaskCreate+0x1f8>)
 80024c4:	781b      	ldrb	r3, [r3, #0]
 80024c6:	2b01      	cmp	r3, #1
 80024c8:	d003      	beq.n	80024d2 <OSTaskCreate+0x1d6>
        OS_CRITICAL_EXIT();
 80024ca:	69b8      	ldr	r0, [r7, #24]
 80024cc:	f7fd ff0c 	bl	80002e8 <CPU_SR_Restore>
        return;
 80024d0:	e004      	b.n	80024dc <OSTaskCreate+0x1e0>
    }

    OS_CRITICAL_EXIT_NO_SCHED();
 80024d2:	69b8      	ldr	r0, [r7, #24]
 80024d4:	f7fd ff08 	bl	80002e8 <CPU_SR_Restore>

    OSSched();
 80024d8:	f001 f848 	bl	800356c <OSSched>
}
 80024dc:	3728      	adds	r7, #40	; 0x28
 80024de:	46bd      	mov	sp, r7
 80024e0:	bd80      	pop	{r7, pc}
 80024e2:	bf00      	nop
 80024e4:	20002624 	.word	0x20002624
 80024e8:	0800e6b0 	.word	0x0800e6b0
 80024ec:	200026f4 	.word	0x200026f4
 80024f0:	20002626 	.word	0x20002626
 80024f4:	2000239d 	.word	0x2000239d

080024f8 <OSTaskResume>:
*/

#if OS_CFG_TASK_SUSPEND_EN > 0u
void  OSTaskResume (OS_TCB  *p_tcb,
                    OS_ERR  *p_err)
{
 80024f8:	b580      	push	{r7, lr}
 80024fa:	b084      	sub	sp, #16
 80024fc:	af00      	add	r7, sp, #0
 80024fe:	6078      	str	r0, [r7, #4]
 8002500:	6039      	str	r1, [r7, #0]
    CPU_SR_ALLOC();
 8002502:	2300      	movs	r3, #0
 8002504:	60fb      	str	r3, [r7, #12]
    }
#endif

#if (OS_CFG_ISR_POST_DEFERRED_EN   == 0u) && \
    (OS_CFG_CALLED_FROM_ISR_CHK_EN >  0u)
    if (OSIntNestingCtr > (OS_NESTING_CTR)0) {              /* Not allowed to call from an ISR                        */
 8002506:	4b13      	ldr	r3, [pc, #76]	; (8002554 <OSTaskResume+0x5c>)
 8002508:	781b      	ldrb	r3, [r3, #0]
 800250a:	2b00      	cmp	r3, #0
 800250c:	d004      	beq.n	8002518 <OSTaskResume+0x20>
       *p_err = OS_ERR_TASK_RESUME_ISR;
 800250e:	683b      	ldr	r3, [r7, #0]
 8002510:	f247 1255 	movw	r2, #29013	; 0x7155
 8002514:	801a      	strh	r2, [r3, #0]
        return;
 8002516:	e019      	b.n	800254c <OSTaskResume+0x54>
    }
#endif


    CPU_CRITICAL_ENTER();
 8002518:	f7fd fee2 	bl	80002e0 <CPU_SR_Save>
 800251c:	60f8      	str	r0, [r7, #12]
#if OS_CFG_ARG_CHK_EN > 0u
    if ((p_tcb == (OS_TCB *)0) ||                           /* We cannot resume 'self'                                */
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	2b00      	cmp	r3, #0
 8002522:	d004      	beq.n	800252e <OSTaskResume+0x36>
        (p_tcb == OSTCBCurPtr)) {
 8002524:	4b0c      	ldr	r3, [pc, #48]	; (8002558 <OSTaskResume+0x60>)
 8002526:	681b      	ldr	r3, [r3, #0]
#endif


    CPU_CRITICAL_ENTER();
#if OS_CFG_ARG_CHK_EN > 0u
    if ((p_tcb == (OS_TCB *)0) ||                           /* We cannot resume 'self'                                */
 8002528:	687a      	ldr	r2, [r7, #4]
 800252a:	429a      	cmp	r2, r3
 800252c:	d107      	bne.n	800253e <OSTaskResume+0x46>
        (p_tcb == OSTCBCurPtr)) {
        CPU_CRITICAL_EXIT();
 800252e:	68f8      	ldr	r0, [r7, #12]
 8002530:	f7fd feda 	bl	80002e8 <CPU_SR_Restore>
       *p_err  = OS_ERR_TASK_RESUME_SELF;
 8002534:	683b      	ldr	r3, [r7, #0]
 8002536:	f247 1257 	movw	r2, #29015	; 0x7157
 800253a:	801a      	strh	r2, [r3, #0]
        return;
 800253c:	e006      	b.n	800254c <OSTaskResume+0x54>
    }
#endif
    CPU_CRITICAL_EXIT();
 800253e:	68f8      	ldr	r0, [r7, #12]
 8002540:	f7fd fed2 	bl	80002e8 <CPU_SR_Restore>
                    (OS_ERR    *)p_err);
        return;
    }
#endif

    OS_TaskResume(p_tcb, p_err);
 8002544:	6839      	ldr	r1, [r7, #0]
 8002546:	6878      	ldr	r0, [r7, #4]
 8002548:	f000 fac6 	bl	8002ad8 <OS_TaskResume>

#if (defined(TRACE_CFG_EN) && (TRACE_CFG_EN > 0u))
    TRACE_OS_TASK_RESUME(p_tcb);                            /* Record the event.                                      */
#endif
}
 800254c:	3710      	adds	r7, #16
 800254e:	46bd      	mov	sp, r7
 8002550:	bd80      	pop	{r7, pc}
 8002552:	bf00      	nop
 8002554:	20002624 	.word	0x20002624
 8002558:	200025f8 	.word	0x200025f8

0800255c <OSTaskSemPend>:

OS_SEM_CTR  OSTaskSemPend (OS_TICK   timeout,
                           OS_OPT    opt,
                           CPU_TS   *p_ts,
                           OS_ERR   *p_err)
{
 800255c:	b590      	push	{r4, r7, lr}
 800255e:	b087      	sub	sp, #28
 8002560:	af00      	add	r7, sp, #0
 8002562:	60f8      	str	r0, [r7, #12]
 8002564:	607a      	str	r2, [r7, #4]
 8002566:	603b      	str	r3, [r7, #0]
 8002568:	460b      	mov	r3, r1
 800256a:	817b      	strh	r3, [r7, #10]
    OS_SEM_CTR    ctr;
    CPU_SR_ALLOC();
 800256c:	2300      	movs	r3, #0
 800256e:	617b      	str	r3, [r7, #20]
        return ((OS_SEM_CTR)0);
    }
#endif

#if OS_CFG_CALLED_FROM_ISR_CHK_EN > 0u
    if (OSIntNestingCtr > (OS_NESTING_CTR)0) {              /* Not allowed to call from an ISR                        */
 8002570:	4b6f      	ldr	r3, [pc, #444]	; (8002730 <OSTaskSemPend+0x1d4>)
 8002572:	781b      	ldrb	r3, [r3, #0]
 8002574:	2b00      	cmp	r3, #0
 8002576:	d005      	beq.n	8002584 <OSTaskSemPend+0x28>
#if (defined(TRACE_CFG_EN) && (TRACE_CFG_EN > 0u))
        TRACE_OS_TASK_SEM_PEND_FAILED(OSTCBCurPtr);         /* Record the event.                                      */
#endif
       *p_err = OS_ERR_PEND_ISR;
 8002578:	683b      	ldr	r3, [r7, #0]
 800257a:	f246 12ae 	movw	r2, #25006	; 0x61ae
 800257e:	801a      	strh	r2, [r3, #0]
        return ((OS_SEM_CTR)0);
 8002580:	2300      	movs	r3, #0
 8002582:	e0d0      	b.n	8002726 <OSTaskSemPend+0x1ca>
    }
#endif

#if OS_CFG_ARG_CHK_EN > 0u
    switch (opt) {                                          /* Validate 'opt'                                         */
 8002584:	897b      	ldrh	r3, [r7, #10]
 8002586:	2b00      	cmp	r3, #0
 8002588:	d008      	beq.n	800259c <OSTaskSemPend+0x40>
 800258a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800258e:	d005      	beq.n	800259c <OSTaskSemPend+0x40>

        default:
#if (defined(TRACE_CFG_EN) && (TRACE_CFG_EN > 0u))
             TRACE_OS_TASK_SEM_PEND_FAILED(OSTCBCurPtr);    /* Record the event.                                      */
#endif
            *p_err = OS_ERR_OPT_INVALID;
 8002590:	683b      	ldr	r3, [r7, #0]
 8002592:	f645 6225 	movw	r2, #24101	; 0x5e25
 8002596:	801a      	strh	r2, [r3, #0]
             return ((OS_SEM_CTR)0);
 8002598:	2300      	movs	r3, #0
 800259a:	e0c4      	b.n	8002726 <OSTaskSemPend+0x1ca>

#if OS_CFG_ARG_CHK_EN > 0u
    switch (opt) {                                          /* Validate 'opt'                                         */
        case OS_OPT_PEND_BLOCKING:
        case OS_OPT_PEND_NON_BLOCKING:
             break;
 800259c:	bf00      	nop
            *p_err = OS_ERR_OPT_INVALID;
             return ((OS_SEM_CTR)0);
    }
#endif

    if (p_ts != (CPU_TS *)0) {
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	2b00      	cmp	r3, #0
 80025a2:	d002      	beq.n	80025aa <OSTaskSemPend+0x4e>
       *p_ts  = (CPU_TS  )0;                                /* Initialize the returned timestamp                      */
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	2200      	movs	r2, #0
 80025a8:	601a      	str	r2, [r3, #0]
    }

    CPU_CRITICAL_ENTER();
 80025aa:	f7fd fe99 	bl	80002e0 <CPU_SR_Save>
 80025ae:	6178      	str	r0, [r7, #20]
    if (OSTCBCurPtr->SemCtr > (OS_SEM_CTR)0) {              /* See if task already been signaled                      */
 80025b0:	4b60      	ldr	r3, [pc, #384]	; (8002734 <OSTaskSemPend+0x1d8>)
 80025b2:	681b      	ldr	r3, [r3, #0]
 80025b4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80025b6:	2b00      	cmp	r3, #0
 80025b8:	d035      	beq.n	8002626 <OSTaskSemPend+0xca>
        OSTCBCurPtr->SemCtr--;
 80025ba:	4b5e      	ldr	r3, [pc, #376]	; (8002734 <OSTaskSemPend+0x1d8>)
 80025bc:	681b      	ldr	r3, [r3, #0]
 80025be:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80025c0:	3a01      	subs	r2, #1
 80025c2:	64da      	str	r2, [r3, #76]	; 0x4c
        ctr    = OSTCBCurPtr->SemCtr;
 80025c4:	4b5b      	ldr	r3, [pc, #364]	; (8002734 <OSTaskSemPend+0x1d8>)
 80025c6:	681b      	ldr	r3, [r3, #0]
 80025c8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80025ca:	613b      	str	r3, [r7, #16]
        if (p_ts != (CPU_TS *)0) {
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	2b00      	cmp	r3, #0
 80025d0:	d004      	beq.n	80025dc <OSTaskSemPend+0x80>
           *p_ts  = OSTCBCurPtr->TS;
 80025d2:	4b58      	ldr	r3, [pc, #352]	; (8002734 <OSTaskSemPend+0x1d8>)
 80025d4:	681b      	ldr	r3, [r3, #0]
 80025d6:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	601a      	str	r2, [r3, #0]
        }
#if OS_CFG_TASK_PROFILE_EN > 0u
        OSTCBCurPtr->SemPendTime = OS_TS_GET() - OSTCBCurPtr->TS;
 80025dc:	4b55      	ldr	r3, [pc, #340]	; (8002734 <OSTaskSemPend+0x1d8>)
 80025de:	681c      	ldr	r4, [r3, #0]
 80025e0:	f004 fffe 	bl	80075e0 <CPU_TS_TmrRd>
 80025e4:	4602      	mov	r2, r0
 80025e6:	4b53      	ldr	r3, [pc, #332]	; (8002734 <OSTaskSemPend+0x1d8>)
 80025e8:	681b      	ldr	r3, [r3, #0]
 80025ea:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80025ec:	1ad3      	subs	r3, r2, r3
 80025ee:	f8c4 30a0 	str.w	r3, [r4, #160]	; 0xa0
        if (OSTCBCurPtr->SemPendTimeMax < OSTCBCurPtr->SemPendTime) {
 80025f2:	4b50      	ldr	r3, [pc, #320]	; (8002734 <OSTaskSemPend+0x1d8>)
 80025f4:	681b      	ldr	r3, [r3, #0]
 80025f6:	f8d3 20a4 	ldr.w	r2, [r3, #164]	; 0xa4
 80025fa:	4b4e      	ldr	r3, [pc, #312]	; (8002734 <OSTaskSemPend+0x1d8>)
 80025fc:	681b      	ldr	r3, [r3, #0]
 80025fe:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8002602:	429a      	cmp	r2, r3
 8002604:	d207      	bcs.n	8002616 <OSTaskSemPend+0xba>
            OSTCBCurPtr->SemPendTimeMax = OSTCBCurPtr->SemPendTime;
 8002606:	4b4b      	ldr	r3, [pc, #300]	; (8002734 <OSTaskSemPend+0x1d8>)
 8002608:	681b      	ldr	r3, [r3, #0]
 800260a:	4a4a      	ldr	r2, [pc, #296]	; (8002734 <OSTaskSemPend+0x1d8>)
 800260c:	6812      	ldr	r2, [r2, #0]
 800260e:	f8d2 20a0 	ldr.w	r2, [r2, #160]	; 0xa0
 8002612:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
        }
#endif
        CPU_CRITICAL_EXIT();
 8002616:	6978      	ldr	r0, [r7, #20]
 8002618:	f7fd fe66 	bl	80002e8 <CPU_SR_Restore>
#if (defined(TRACE_CFG_EN) && (TRACE_CFG_EN > 0u))
        TRACE_OS_TASK_SEM_PEND(OSTCBCurPtr);                /* Record the event.                                      */
#endif
       *p_err = OS_ERR_NONE;
 800261c:	683b      	ldr	r3, [r7, #0]
 800261e:	2200      	movs	r2, #0
 8002620:	801a      	strh	r2, [r3, #0]
        return (ctr);
 8002622:	693b      	ldr	r3, [r7, #16]
 8002624:	e07f      	b.n	8002726 <OSTaskSemPend+0x1ca>
    }

    if ((opt & OS_OPT_PEND_NON_BLOCKING) != (OS_OPT)0) {    /* Caller wants to block if not available?                */
 8002626:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 800262a:	2b00      	cmp	r3, #0
 800262c:	da08      	bge.n	8002640 <OSTaskSemPend+0xe4>
        CPU_CRITICAL_EXIT();        
 800262e:	6978      	ldr	r0, [r7, #20]
 8002630:	f7fd fe5a 	bl	80002e8 <CPU_SR_Restore>
       *p_err = OS_ERR_PEND_WOULD_BLOCK;                    /* No                                                     */
 8002634:	683b      	ldr	r3, [r7, #0]
 8002636:	f246 12b0 	movw	r2, #25008	; 0x61b0
 800263a:	801a      	strh	r2, [r3, #0]
#if (defined(TRACE_CFG_EN) && (TRACE_CFG_EN > 0u))
        TRACE_OS_TASK_SEM_PEND_FAILED(OSTCBCurPtr);         /* Record the event.                                      */
#endif
        return ((OS_SEM_CTR)0);
 800263c:	2300      	movs	r3, #0
 800263e:	e072      	b.n	8002726 <OSTaskSemPend+0x1ca>
    } else {                                                /* Yes                                                    */
        if (OSSchedLockNestingCtr > (OS_NESTING_CTR)0) {    /* Can't pend when the scheduler is locked                */
 8002640:	4b3d      	ldr	r3, [pc, #244]	; (8002738 <OSTaskSemPend+0x1dc>)
 8002642:	781b      	ldrb	r3, [r3, #0]
 8002644:	2b00      	cmp	r3, #0
 8002646:	d008      	beq.n	800265a <OSTaskSemPend+0xfe>
            CPU_CRITICAL_EXIT();
 8002648:	6978      	ldr	r0, [r7, #20]
 800264a:	f7fd fe4d 	bl	80002e8 <CPU_SR_Restore>
#if (defined(TRACE_CFG_EN) && (TRACE_CFG_EN > 0u))
            TRACE_OS_TASK_SEM_PEND_FAILED(OSTCBCurPtr);     /* Record the event.                                      */
#endif
           *p_err = OS_ERR_SCHED_LOCKED;
 800264e:	683b      	ldr	r3, [r7, #0]
 8002650:	f646 5263 	movw	r2, #28003	; 0x6d63
 8002654:	801a      	strh	r2, [r3, #0]
            return ((OS_SEM_CTR)0);
 8002656:	2300      	movs	r3, #0
 8002658:	e065      	b.n	8002726 <OSTaskSemPend+0x1ca>
        }
    }
                                                            /* Lock the scheduler/re-enable interrupts                */
    OS_CRITICAL_ENTER_CPU_EXIT();
    OS_Pend((OS_PEND_DATA *)0,                              /* Block task pending on Signal                           */
 800265a:	68fb      	ldr	r3, [r7, #12]
 800265c:	2207      	movs	r2, #7
 800265e:	2100      	movs	r1, #0
 8002660:	2000      	movs	r0, #0
 8002662:	f001 f8ef 	bl	8003844 <OS_Pend>
            (OS_PEND_OBJ  *)0,
            (OS_STATE      )OS_TASK_PEND_ON_TASK_SEM,
            (OS_TICK       )timeout);
    OS_CRITICAL_EXIT_NO_SCHED();
 8002666:	6978      	ldr	r0, [r7, #20]
 8002668:	f7fd fe3e 	bl	80002e8 <CPU_SR_Restore>
#if (defined(TRACE_CFG_EN) && (TRACE_CFG_EN > 0u))
    TRACE_OS_TASK_SEM_PEND_BLOCK(OSTCBCurPtr);              /* Record the event.                                      */
#endif
    OSSched();                                              /* Find next highest priority task ready to run           */
 800266c:	f000 ff7e 	bl	800356c <OSSched>

    CPU_CRITICAL_ENTER();
 8002670:	f7fd fe36 	bl	80002e0 <CPU_SR_Save>
 8002674:	6178      	str	r0, [r7, #20]
    switch (OSTCBCurPtr->PendStatus) {                      /* See if we timed-out or aborted                         */
 8002676:	4b2f      	ldr	r3, [pc, #188]	; (8002734 <OSTaskSemPend+0x1d8>)
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800267e:	2b01      	cmp	r3, #1
 8002680:	d02c      	beq.n	80026dc <OSTaskSemPend+0x180>
 8002682:	2b03      	cmp	r3, #3
 8002684:	d037      	beq.n	80026f6 <OSTaskSemPend+0x19a>
 8002686:	2b00      	cmp	r3, #0
 8002688:	d140      	bne.n	800270c <OSTaskSemPend+0x1b0>
        case OS_STATUS_PEND_OK:
             if (p_ts != (CPU_TS *)0) {
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	2b00      	cmp	r3, #0
 800268e:	d021      	beq.n	80026d4 <OSTaskSemPend+0x178>
                *p_ts                    =  OSTCBCurPtr->TS;
 8002690:	4b28      	ldr	r3, [pc, #160]	; (8002734 <OSTaskSemPend+0x1d8>)
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	601a      	str	r2, [r3, #0]
#if OS_CFG_TASK_PROFILE_EN > 0u
                OSTCBCurPtr->SemPendTime = OS_TS_GET() - OSTCBCurPtr->TS;
 800269a:	4b26      	ldr	r3, [pc, #152]	; (8002734 <OSTaskSemPend+0x1d8>)
 800269c:	681c      	ldr	r4, [r3, #0]
 800269e:	f004 ff9f 	bl	80075e0 <CPU_TS_TmrRd>
 80026a2:	4602      	mov	r2, r0
 80026a4:	4b23      	ldr	r3, [pc, #140]	; (8002734 <OSTaskSemPend+0x1d8>)
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80026aa:	1ad3      	subs	r3, r2, r3
 80026ac:	f8c4 30a0 	str.w	r3, [r4, #160]	; 0xa0
                if (OSTCBCurPtr->SemPendTimeMax < OSTCBCurPtr->SemPendTime) {
 80026b0:	4b20      	ldr	r3, [pc, #128]	; (8002734 <OSTaskSemPend+0x1d8>)
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	f8d3 20a4 	ldr.w	r2, [r3, #164]	; 0xa4
 80026b8:	4b1e      	ldr	r3, [pc, #120]	; (8002734 <OSTaskSemPend+0x1d8>)
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 80026c0:	429a      	cmp	r2, r3
 80026c2:	d207      	bcs.n	80026d4 <OSTaskSemPend+0x178>
                    OSTCBCurPtr->SemPendTimeMax = OSTCBCurPtr->SemPendTime;
 80026c4:	4b1b      	ldr	r3, [pc, #108]	; (8002734 <OSTaskSemPend+0x1d8>)
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	4a1a      	ldr	r2, [pc, #104]	; (8002734 <OSTaskSemPend+0x1d8>)
 80026ca:	6812      	ldr	r2, [r2, #0]
 80026cc:	f8d2 20a0 	ldr.w	r2, [r2, #160]	; 0xa0
 80026d0:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
#endif
             }
#if (defined(TRACE_CFG_EN) && (TRACE_CFG_EN > 0u))
             TRACE_OS_TASK_SEM_PEND(OSTCBCurPtr);           /* Record the event.                                      */
#endif
            *p_err = OS_ERR_NONE;
 80026d4:	683b      	ldr	r3, [r7, #0]
 80026d6:	2200      	movs	r2, #0
 80026d8:	801a      	strh	r2, [r3, #0]
             break;
 80026da:	e01c      	b.n	8002716 <OSTaskSemPend+0x1ba>

        case OS_STATUS_PEND_ABORT:
             if (p_ts != (CPU_TS *)0) {
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	2b00      	cmp	r3, #0
 80026e0:	d004      	beq.n	80026ec <OSTaskSemPend+0x190>
                *p_ts  =  OSTCBCurPtr->TS;
 80026e2:	4b14      	ldr	r3, [pc, #80]	; (8002734 <OSTaskSemPend+0x1d8>)
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	601a      	str	r2, [r3, #0]
             }
#if (defined(TRACE_CFG_EN) && (TRACE_CFG_EN > 0u))
             TRACE_OS_TASK_SEM_PEND_FAILED(OSTCBCurPtr);    /* Record the event.                                      */
#endif
            *p_err = OS_ERR_PEND_ABORT;                     /* Indicate that we aborted                               */
 80026ec:	683b      	ldr	r3, [r7, #0]
 80026ee:	f246 12a9 	movw	r2, #25001	; 0x61a9
 80026f2:	801a      	strh	r2, [r3, #0]
             break;
 80026f4:	e00f      	b.n	8002716 <OSTaskSemPend+0x1ba>

        case OS_STATUS_PEND_TIMEOUT:
             if (p_ts != (CPU_TS *)0) {
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	2b00      	cmp	r3, #0
 80026fa:	d002      	beq.n	8002702 <OSTaskSemPend+0x1a6>
                *p_ts  = (CPU_TS  )0;
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	2200      	movs	r2, #0
 8002700:	601a      	str	r2, [r3, #0]
             }
#if (defined(TRACE_CFG_EN) && (TRACE_CFG_EN > 0u))
             TRACE_OS_TASK_SEM_PEND_FAILED(OSTCBCurPtr);    /* Record the event.                                      */
#endif
            *p_err = OS_ERR_TIMEOUT;                        /* Indicate that we didn't get event within TO            */
 8002702:	683b      	ldr	r3, [r7, #0]
 8002704:	f247 22d9 	movw	r2, #29401	; 0x72d9
 8002708:	801a      	strh	r2, [r3, #0]
             break;
 800270a:	e004      	b.n	8002716 <OSTaskSemPend+0x1ba>

        default:
#if (defined(TRACE_CFG_EN) && (TRACE_CFG_EN > 0u))
             TRACE_OS_TASK_SEM_PEND_FAILED(OSTCBCurPtr);    /* Record the event.                                      */
#endif
            *p_err = OS_ERR_STATUS_INVALID;
 800270c:	683b      	ldr	r3, [r7, #0]
 800270e:	f646 622e 	movw	r2, #28206	; 0x6e2e
 8002712:	801a      	strh	r2, [r3, #0]
             break;
 8002714:	bf00      	nop
    }
    ctr = OSTCBCurPtr->SemCtr;
 8002716:	4b07      	ldr	r3, [pc, #28]	; (8002734 <OSTaskSemPend+0x1d8>)
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800271c:	613b      	str	r3, [r7, #16]
    CPU_CRITICAL_EXIT();
 800271e:	6978      	ldr	r0, [r7, #20]
 8002720:	f7fd fde2 	bl	80002e8 <CPU_SR_Restore>
    return (ctr);
 8002724:	693b      	ldr	r3, [r7, #16]
}
 8002726:	4618      	mov	r0, r3
 8002728:	371c      	adds	r7, #28
 800272a:	46bd      	mov	sp, r7
 800272c:	bd90      	pop	{r4, r7, pc}
 800272e:	bf00      	nop
 8002730:	20002624 	.word	0x20002624
 8002734:	200025f8 	.word	0x200025f8
 8002738:	2000238c 	.word	0x2000238c

0800273c <OSTaskSemPost>:
*/

OS_SEM_CTR  OSTaskSemPost (OS_TCB  *p_tcb,
                           OS_OPT   opt,
                           OS_ERR  *p_err)
{
 800273c:	b580      	push	{r7, lr}
 800273e:	b086      	sub	sp, #24
 8002740:	af00      	add	r7, sp, #0
 8002742:	60f8      	str	r0, [r7, #12]
 8002744:	460b      	mov	r3, r1
 8002746:	607a      	str	r2, [r7, #4]
 8002748:	817b      	strh	r3, [r7, #10]
        return ((OS_SEM_CTR)0);
    }
#endif

#if OS_CFG_ARG_CHK_EN > 0u
    switch (opt) {                                          /* Validate 'opt'                                         */
 800274a:	897b      	ldrh	r3, [r7, #10]
 800274c:	2b00      	cmp	r3, #0
 800274e:	d008      	beq.n	8002762 <OSTaskSemPost+0x26>
 8002750:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002754:	d005      	beq.n	8002762 <OSTaskSemPost+0x26>

        default:
#if (defined(TRACE_CFG_EN) && (TRACE_CFG_EN > 0u))
             TRACE_OS_TASK_SEM_POST_FAILED(p_tcb);          /* Record the event.                                      */
#endif
            *p_err =  OS_ERR_OPT_INVALID;
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	f645 6225 	movw	r2, #24101	; 0x5e25
 800275c:	801a      	strh	r2, [r3, #0]
             return ((OS_SEM_CTR)0u);
 800275e:	2300      	movs	r3, #0
 8002760:	e00b      	b.n	800277a <OSTaskSemPost+0x3e>

#if OS_CFG_ARG_CHK_EN > 0u
    switch (opt) {                                          /* Validate 'opt'                                         */
        case OS_OPT_POST_NONE:
        case OS_OPT_POST_NO_SCHED:
             break;
 8002762:	bf00      	nop
            *p_err =  OS_ERR_OPT_INVALID;
             return ((OS_SEM_CTR)0u);
    }
#endif

    ts = OS_TS_GET();                                       /* Get timestamp                                          */
 8002764:	f004 ff3c 	bl	80075e0 <CPU_TS_TmrRd>
 8002768:	6178      	str	r0, [r7, #20]

#if (defined(TRACE_CFG_EN) && (TRACE_CFG_EN > 0u))
    TRACE_OS_TASK_SEM_POST(p_tcb);                          /* Record the event.                                      */
#endif

    ctr = OS_TaskSemPost(p_tcb,
 800276a:	8979      	ldrh	r1, [r7, #10]
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	697a      	ldr	r2, [r7, #20]
 8002770:	68f8      	ldr	r0, [r7, #12]
 8002772:	f000 fa57 	bl	8002c24 <OS_TaskSemPost>
 8002776:	6138      	str	r0, [r7, #16]
                         opt,
                         ts,
                         p_err);

    return (ctr);
 8002778:	693b      	ldr	r3, [r7, #16]
}
 800277a:	4618      	mov	r0, r3
 800277c:	3718      	adds	r7, #24
 800277e:	46bd      	mov	sp, r7
 8002780:	bd80      	pop	{r7, pc}
 8002782:	bf00      	nop

08002784 <OSTaskStkChk>:
#if OS_CFG_STAT_TASK_STK_CHK_EN > 0u
void  OSTaskStkChk (OS_TCB        *p_tcb,
                    CPU_STK_SIZE  *p_free,
                    CPU_STK_SIZE  *p_used,
                    OS_ERR        *p_err)
{
 8002784:	b580      	push	{r7, lr}
 8002786:	b088      	sub	sp, #32
 8002788:	af00      	add	r7, sp, #0
 800278a:	60f8      	str	r0, [r7, #12]
 800278c:	60b9      	str	r1, [r7, #8]
 800278e:	607a      	str	r2, [r7, #4]
 8002790:	603b      	str	r3, [r7, #0]
    CPU_STK_SIZE  free_stk;
    CPU_STK      *p_stk;
    CPU_SR_ALLOC();
 8002792:	2300      	movs	r3, #0
 8002794:	617b      	str	r3, [r7, #20]
        return;
    }
#endif

#if OS_CFG_CALLED_FROM_ISR_CHK_EN > 0u
    if (OSIntNestingCtr > (OS_NESTING_CTR)0) {              /* See if trying to check stack from ISR                  */
 8002796:	4b35      	ldr	r3, [pc, #212]	; (800286c <OSTaskStkChk+0xe8>)
 8002798:	781b      	ldrb	r3, [r3, #0]
 800279a:	2b00      	cmp	r3, #0
 800279c:	d004      	beq.n	80027a8 <OSTaskStkChk+0x24>
       *p_err = OS_ERR_TASK_STK_CHK_ISR;
 800279e:	683b      	ldr	r3, [r7, #0]
 80027a0:	f247 1259 	movw	r2, #29017	; 0x7159
 80027a4:	801a      	strh	r2, [r3, #0]
        return;
 80027a6:	e05e      	b.n	8002866 <OSTaskStkChk+0xe2>
    }
#endif

#if OS_CFG_ARG_CHK_EN > 0u
    if (p_free == (CPU_STK_SIZE*)0) {                       /* User must specify valid destinations for the sizes     */
 80027a8:	68bb      	ldr	r3, [r7, #8]
 80027aa:	2b00      	cmp	r3, #0
 80027ac:	d104      	bne.n	80027b8 <OSTaskStkChk+0x34>
       *p_err  = OS_ERR_PTR_INVALID;
 80027ae:	683b      	ldr	r3, [r7, #0]
 80027b0:	f246 22d5 	movw	r2, #25301	; 0x62d5
 80027b4:	801a      	strh	r2, [r3, #0]
        return;
 80027b6:	e056      	b.n	8002866 <OSTaskStkChk+0xe2>
    }

    if (p_used == (CPU_STK_SIZE*)0) {
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	2b00      	cmp	r3, #0
 80027bc:	d104      	bne.n	80027c8 <OSTaskStkChk+0x44>
       *p_err  = OS_ERR_PTR_INVALID;
 80027be:	683b      	ldr	r3, [r7, #0]
 80027c0:	f246 22d5 	movw	r2, #25301	; 0x62d5
 80027c4:	801a      	strh	r2, [r3, #0]
        return;
 80027c6:	e04e      	b.n	8002866 <OSTaskStkChk+0xe2>
    }
#endif

    CPU_CRITICAL_ENTER();
 80027c8:	f7fd fd8a 	bl	80002e0 <CPU_SR_Save>
 80027cc:	6178      	str	r0, [r7, #20]
    if (p_tcb == (OS_TCB *)0) {                             /* Check the stack of the current task?                   */
 80027ce:	68fb      	ldr	r3, [r7, #12]
 80027d0:	2b00      	cmp	r3, #0
 80027d2:	d102      	bne.n	80027da <OSTaskStkChk+0x56>
        p_tcb = OSTCBCurPtr;                                /* Yes                                                    */
 80027d4:	4b26      	ldr	r3, [pc, #152]	; (8002870 <OSTaskStkChk+0xec>)
 80027d6:	681b      	ldr	r3, [r3, #0]
 80027d8:	60fb      	str	r3, [r7, #12]
    }

    if (p_tcb->StkPtr == (CPU_STK*)0) {                     /* Make sure task exist                                   */
 80027da:	68fb      	ldr	r3, [r7, #12]
 80027dc:	681b      	ldr	r3, [r3, #0]
 80027de:	2b00      	cmp	r3, #0
 80027e0:	d10d      	bne.n	80027fe <OSTaskStkChk+0x7a>
        CPU_CRITICAL_EXIT();
 80027e2:	6978      	ldr	r0, [r7, #20]
 80027e4:	f7fd fd80 	bl	80002e8 <CPU_SR_Restore>
       *p_free = (CPU_STK_SIZE)0;
 80027e8:	68bb      	ldr	r3, [r7, #8]
 80027ea:	2200      	movs	r2, #0
 80027ec:	601a      	str	r2, [r3, #0]
       *p_used = (CPU_STK_SIZE)0;
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	2200      	movs	r2, #0
 80027f2:	601a      	str	r2, [r3, #0]
       *p_err  =  OS_ERR_TASK_NOT_EXIST;
 80027f4:	683b      	ldr	r3, [r7, #0]
 80027f6:	f247 1252 	movw	r2, #29010	; 0x7152
 80027fa:	801a      	strh	r2, [r3, #0]
        return;
 80027fc:	e033      	b.n	8002866 <OSTaskStkChk+0xe2>
    }

    if ((p_tcb->Opt & OS_OPT_TASK_STK_CHK) == (OS_OPT)0) {  /* Make sure stack checking option is set                 */
 80027fe:	68fb      	ldr	r3, [r7, #12]
 8002800:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8002804:	f003 0301 	and.w	r3, r3, #1
 8002808:	2b00      	cmp	r3, #0
 800280a:	d10d      	bne.n	8002828 <OSTaskStkChk+0xa4>
        CPU_CRITICAL_EXIT();
 800280c:	6978      	ldr	r0, [r7, #20]
 800280e:	f7fd fd6b 	bl	80002e8 <CPU_SR_Restore>
       *p_free = (CPU_STK_SIZE)0;
 8002812:	68bb      	ldr	r3, [r7, #8]
 8002814:	2200      	movs	r2, #0
 8002816:	601a      	str	r2, [r3, #0]
       *p_used = (CPU_STK_SIZE)0;
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	2200      	movs	r2, #0
 800281c:	601a      	str	r2, [r3, #0]
       *p_err  =  OS_ERR_TASK_OPT;
 800281e:	683b      	ldr	r3, [r7, #0]
 8002820:	f247 1254 	movw	r2, #29012	; 0x7154
 8002824:	801a      	strh	r2, [r3, #0]
        return;
 8002826:	e01e      	b.n	8002866 <OSTaskStkChk+0xe2>
    }
    CPU_CRITICAL_EXIT();
 8002828:	6978      	ldr	r0, [r7, #20]
 800282a:	f7fd fd5d 	bl	80002e8 <CPU_SR_Restore>

    free_stk  = 0u;
 800282e:	2300      	movs	r3, #0
 8002830:	61fb      	str	r3, [r7, #28]
#if CPU_CFG_STK_GROWTH == CPU_STK_GROWTH_HI_TO_LO
    p_stk = p_tcb->StkBasePtr;                              /* Start at the lowest memory and go up                   */
 8002832:	68fb      	ldr	r3, [r7, #12]
 8002834:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002836:	61bb      	str	r3, [r7, #24]
    while (*p_stk == (CPU_STK)0) {                          /* Compute the number of zero entries on the stk          */
 8002838:	e005      	b.n	8002846 <OSTaskStkChk+0xc2>
        p_stk++;
 800283a:	69bb      	ldr	r3, [r7, #24]
 800283c:	3304      	adds	r3, #4
 800283e:	61bb      	str	r3, [r7, #24]
        free_stk++;
 8002840:	69fb      	ldr	r3, [r7, #28]
 8002842:	3301      	adds	r3, #1
 8002844:	61fb      	str	r3, [r7, #28]
    CPU_CRITICAL_EXIT();

    free_stk  = 0u;
#if CPU_CFG_STK_GROWTH == CPU_STK_GROWTH_HI_TO_LO
    p_stk = p_tcb->StkBasePtr;                              /* Start at the lowest memory and go up                   */
    while (*p_stk == (CPU_STK)0) {                          /* Compute the number of zero entries on the stk          */
 8002846:	69bb      	ldr	r3, [r7, #24]
 8002848:	681b      	ldr	r3, [r3, #0]
 800284a:	2b00      	cmp	r3, #0
 800284c:	d0f5      	beq.n	800283a <OSTaskStkChk+0xb6>
    while (*p_stk == (CPU_STK)0) {
        free_stk++;
        p_stk--;
    }
#endif
   *p_free = free_stk;
 800284e:	68bb      	ldr	r3, [r7, #8]
 8002850:	69fa      	ldr	r2, [r7, #28]
 8002852:	601a      	str	r2, [r3, #0]
   *p_used = (p_tcb->StkSize - free_stk);                   /* Compute number of entries used on the stack            */
 8002854:	68fb      	ldr	r3, [r7, #12]
 8002856:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002858:	69fb      	ldr	r3, [r7, #28]
 800285a:	1ad2      	subs	r2, r2, r3
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	601a      	str	r2, [r3, #0]
   *p_err  = OS_ERR_NONE;
 8002860:	683b      	ldr	r3, [r7, #0]
 8002862:	2200      	movs	r2, #0
 8002864:	801a      	strh	r2, [r3, #0]
}
 8002866:	3720      	adds	r7, #32
 8002868:	46bd      	mov	sp, r7
 800286a:	bd80      	pop	{r7, pc}
 800286c:	20002624 	.word	0x20002624
 8002870:	200025f8 	.word	0x200025f8

08002874 <OSTaskSuspend>:
*/

#if OS_CFG_TASK_SUSPEND_EN > 0u
void   OSTaskSuspend (OS_TCB  *p_tcb,
                      OS_ERR  *p_err)
{
 8002874:	b580      	push	{r7, lr}
 8002876:	b082      	sub	sp, #8
 8002878:	af00      	add	r7, sp, #0
 800287a:	6078      	str	r0, [r7, #4]
 800287c:	6039      	str	r1, [r7, #0]
    }
#endif

#if (OS_CFG_ISR_POST_DEFERRED_EN   == 0u) && \
    (OS_CFG_CALLED_FROM_ISR_CHK_EN >  0u)
    if (OSIntNestingCtr > (OS_NESTING_CTR)0) {              /* Not allowed to call from an ISR                        */
 800287e:	4b0c      	ldr	r3, [pc, #48]	; (80028b0 <OSTaskSuspend+0x3c>)
 8002880:	781b      	ldrb	r3, [r3, #0]
 8002882:	2b00      	cmp	r3, #0
 8002884:	d004      	beq.n	8002890 <OSTaskSuspend+0x1c>
       *p_err = OS_ERR_TASK_SUSPEND_ISR;
 8002886:	683b      	ldr	r3, [r7, #0]
 8002888:	f247 125d 	movw	r2, #29021	; 0x715d
 800288c:	801a      	strh	r2, [r3, #0]
        return;
 800288e:	e00c      	b.n	80028aa <OSTaskSuspend+0x36>
    }
#endif

    if (p_tcb == &OSIdleTaskTCB) {                          /* Make sure not suspending the idle task                 */
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	4a08      	ldr	r2, [pc, #32]	; (80028b4 <OSTaskSuspend+0x40>)
 8002894:	4293      	cmp	r3, r2
 8002896:	d104      	bne.n	80028a2 <OSTaskSuspend+0x2e>
       *p_err = OS_ERR_TASK_SUSPEND_IDLE;
 8002898:	683b      	ldr	r3, [r7, #0]
 800289a:	f247 125b 	movw	r2, #29019	; 0x715b
 800289e:	801a      	strh	r2, [r3, #0]
        return;
 80028a0:	e003      	b.n	80028aa <OSTaskSuspend+0x36>
                    (OS_ERR    *)p_err);
        return;
    }
#endif

    OS_TaskSuspend(p_tcb, p_err);
 80028a2:	6839      	ldr	r1, [r7, #0]
 80028a4:	6878      	ldr	r0, [r7, #4]
 80028a6:	f000 fa51 	bl	8002d4c <OS_TaskSuspend>
}
 80028aa:	3708      	adds	r7, #8
 80028ac:	46bd      	mov	sp, r7
 80028ae:	bd80      	pop	{r7, pc}
 80028b0:	20002624 	.word	0x20002624
 80028b4:	200026f4 	.word	0x200026f4

080028b8 <OS_TaskDbgListAdd>:
************************************************************************************************************************
*/

#if OS_CFG_DBG_EN > 0u
void  OS_TaskDbgListAdd (OS_TCB  *p_tcb)
{
 80028b8:	b480      	push	{r7}
 80028ba:	b083      	sub	sp, #12
 80028bc:	af00      	add	r7, sp, #0
 80028be:	6078      	str	r0, [r7, #4]
    p_tcb->DbgPrevPtr                = (OS_TCB *)0;
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	2200      	movs	r2, #0
 80028c4:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
    if (OSTaskDbgListPtr == (OS_TCB *)0) {
 80028c8:	4b0d      	ldr	r3, [pc, #52]	; (8002900 <OS_TaskDbgListAdd+0x48>)
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	2b00      	cmp	r3, #0
 80028ce:	d104      	bne.n	80028da <OS_TaskDbgListAdd+0x22>
        p_tcb->DbgNextPtr            = (OS_TCB *)0;
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	2200      	movs	r2, #0
 80028d4:	f8c3 20b8 	str.w	r2, [r3, #184]	; 0xb8
 80028d8:	e009      	b.n	80028ee <OS_TaskDbgListAdd+0x36>
    } else {
        p_tcb->DbgNextPtr            =  OSTaskDbgListPtr;
 80028da:	4b09      	ldr	r3, [pc, #36]	; (8002900 <OS_TaskDbgListAdd+0x48>)
 80028dc:	681a      	ldr	r2, [r3, #0]
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	f8c3 20b8 	str.w	r2, [r3, #184]	; 0xb8
        OSTaskDbgListPtr->DbgPrevPtr =  p_tcb;
 80028e4:	4b06      	ldr	r3, [pc, #24]	; (8002900 <OS_TaskDbgListAdd+0x48>)
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	687a      	ldr	r2, [r7, #4]
 80028ea:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
    }
    OSTaskDbgListPtr                 =  p_tcb;
 80028ee:	4a04      	ldr	r2, [pc, #16]	; (8002900 <OS_TaskDbgListAdd+0x48>)
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	6013      	str	r3, [r2, #0]
}
 80028f4:	bf00      	nop
 80028f6:	370c      	adds	r7, #12
 80028f8:	46bd      	mov	sp, r7
 80028fa:	bc80      	pop	{r7}
 80028fc:	4770      	bx	lr
 80028fe:	bf00      	nop
 8002900:	2000260c 	.word	0x2000260c

08002904 <OS_TaskInit>:
* Note(s)    : This function is INTERNAL to uC/OS-III and your application should not call it.
************************************************************************************************************************
*/

void  OS_TaskInit (OS_ERR  *p_err)
{
 8002904:	b480      	push	{r7}
 8002906:	b083      	sub	sp, #12
 8002908:	af00      	add	r7, sp, #0
 800290a:	6078      	str	r0, [r7, #4]
        return;
    }
#endif

#if OS_CFG_DBG_EN > 0u
    OSTaskDbgListPtr = (OS_TCB      *)0;
 800290c:	4b08      	ldr	r3, [pc, #32]	; (8002930 <OS_TaskInit+0x2c>)
 800290e:	2200      	movs	r2, #0
 8002910:	601a      	str	r2, [r3, #0]
#endif

    OSTaskQty        = (OS_OBJ_QTY   )0;                    /* Clear the number of tasks                              */
 8002912:	4b08      	ldr	r3, [pc, #32]	; (8002934 <OS_TaskInit+0x30>)
 8002914:	2200      	movs	r2, #0
 8002916:	801a      	strh	r2, [r3, #0]
    OSTaskCtxSwCtr   = (OS_CTX_SW_CTR)0;                    /* Clear the context switch counter                       */
 8002918:	4b07      	ldr	r3, [pc, #28]	; (8002938 <OS_TaskInit+0x34>)
 800291a:	2200      	movs	r2, #0
 800291c:	601a      	str	r2, [r3, #0]

   *p_err            = OS_ERR_NONE;
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	2200      	movs	r2, #0
 8002922:	801a      	strh	r2, [r3, #0]
}
 8002924:	bf00      	nop
 8002926:	370c      	adds	r7, #12
 8002928:	46bd      	mov	sp, r7
 800292a:	bc80      	pop	{r7}
 800292c:	4770      	bx	lr
 800292e:	bf00      	nop
 8002930:	2000260c 	.word	0x2000260c
 8002934:	20002626 	.word	0x20002626
 8002938:	20002620 	.word	0x20002620

0800293c <OS_TaskInitTCB>:
* Note(s)    : This function is INTERNAL to uC/OS-III and your application should not call it.
************************************************************************************************************************
*/

void  OS_TaskInitTCB (OS_TCB  *p_tcb)
{
 800293c:	b580      	push	{r7, lr}
 800293e:	b084      	sub	sp, #16
 8002940:	af00      	add	r7, sp, #0
 8002942:	6078      	str	r0, [r7, #4]
#if OS_CFG_TASK_PROFILE_EN > 0u
    CPU_TS      ts;
#endif


    p_tcb->StkPtr             = (CPU_STK       *)0;
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	2200      	movs	r2, #0
 8002948:	601a      	str	r2, [r3, #0]
#if ((OS_CFG_DBG_EN > 0u) || (OS_CFG_STAT_TASK_STK_CHK_EN > 0u))
    p_tcb->StkLimitPtr        = (CPU_STK       *)0;
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	2200      	movs	r2, #0
 800294e:	609a      	str	r2, [r3, #8]
#endif

    p_tcb->ExtPtr             = (void          *)0;
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	2200      	movs	r2, #0
 8002954:	605a      	str	r2, [r3, #4]

    p_tcb->NextPtr            = (OS_TCB        *)0;
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	2200      	movs	r2, #0
 800295a:	60da      	str	r2, [r3, #12]
    p_tcb->PrevPtr            = (OS_TCB        *)0;
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	2200      	movs	r2, #0
 8002960:	611a      	str	r2, [r3, #16]

    p_tcb->TickNextPtr        = (OS_TCB        *)0;
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	2200      	movs	r2, #0
 8002966:	615a      	str	r2, [r3, #20]
    p_tcb->TickPrevPtr        = (OS_TCB        *)0;
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	2200      	movs	r2, #0
 800296c:	619a      	str	r2, [r3, #24]
    p_tcb->TickListPtr        = (OS_TICK_LIST  *)0;
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	2200      	movs	r2, #0
 8002972:	61da      	str	r2, [r3, #28]

#if OS_CFG_DBG_EN > 0u
    p_tcb->NamePtr            = (CPU_CHAR      *)((void *)"?Task");
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	4a56      	ldr	r2, [pc, #344]	; (8002ad0 <OS_TaskInitTCB+0x194>)
 8002978:	621a      	str	r2, [r3, #32]
#endif

#if ((OS_CFG_DBG_EN > 0u) || (OS_CFG_STAT_TASK_STK_CHK_EN > 0u))
    p_tcb->StkBasePtr         = (CPU_STK       *)0;
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	2200      	movs	r2, #0
 800297e:	625a      	str	r2, [r3, #36]	; 0x24
#endif

#if OS_CFG_DBG_EN > 0u
    p_tcb->TaskEntryAddr      = (OS_TASK_PTR    )0;
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	2200      	movs	r2, #0
 8002984:	629a      	str	r2, [r3, #40]	; 0x28
    p_tcb->TaskEntryArg       = (void          *)0;
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	2200      	movs	r2, #0
 800298a:	62da      	str	r2, [r3, #44]	; 0x2c
#endif

#if (OS_CFG_PEND_MULTI_EN > 0u)
    p_tcb->PendDataTblPtr     = (OS_PEND_DATA  *)0;
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	2200      	movs	r2, #0
 8002990:	631a      	str	r2, [r3, #48]	; 0x30
    p_tcb->PendDataTblEntries = (OS_OBJ_QTY     )0u;
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	2200      	movs	r2, #0
 8002996:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
#endif

    p_tcb->TS                 = (CPU_TS         )0u;
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	2200      	movs	r2, #0
 800299e:	649a      	str	r2, [r3, #72]	; 0x48

#if (OS_MSG_EN > 0u)
    p_tcb->MsgPtr             = (void          *)0;
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	2200      	movs	r2, #0
 80029a4:	659a      	str	r2, [r3, #88]	; 0x58
    p_tcb->MsgSize            = (OS_MSG_SIZE    )0u;
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	2200      	movs	r2, #0
 80029aa:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
#endif

#if OS_CFG_TASK_Q_EN > 0u
    OS_MsgQInit(&p_tcb->MsgQ,
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	3360      	adds	r3, #96	; 0x60
 80029b2:	2100      	movs	r1, #0
 80029b4:	4618      	mov	r0, r3
 80029b6:	f000 fb5f 	bl	8003078 <OS_MsgQInit>
                (OS_MSG_QTY)0u);
#if OS_CFG_TASK_PROFILE_EN > 0u
    p_tcb->MsgQPendTime       = (CPU_TS         )0u;
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	2200      	movs	r2, #0
 80029be:	671a      	str	r2, [r3, #112]	; 0x70
    p_tcb->MsgQPendTimeMax    = (CPU_TS         )0u;
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	2200      	movs	r2, #0
 80029c4:	675a      	str	r2, [r3, #116]	; 0x74
#endif
#endif

#if OS_CFG_FLAG_EN > 0u
    p_tcb->FlagsPend          = (OS_FLAGS       )0u;
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	2200      	movs	r2, #0
 80029ca:	67da      	str	r2, [r3, #124]	; 0x7c
    p_tcb->FlagsOpt           = (OS_OPT         )0u;
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	2200      	movs	r2, #0
 80029d0:	f8a3 2084 	strh.w	r2, [r3, #132]	; 0x84
    p_tcb->FlagsRdy           = (OS_FLAGS       )0u;
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	2200      	movs	r2, #0
 80029d8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
#endif

#if OS_CFG_TASK_REG_TBL_SIZE > 0u
    for (reg_id = 0u; reg_id < OS_CFG_TASK_REG_TBL_SIZE; reg_id++) {
 80029dc:	2300      	movs	r3, #0
 80029de:	73fb      	strb	r3, [r7, #15]
 80029e0:	e008      	b.n	80029f4 <OS_TaskInitTCB+0xb8>
        p_tcb->RegTbl[reg_id] = (OS_REG)0u;
 80029e2:	7bfa      	ldrb	r2, [r7, #15]
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	321e      	adds	r2, #30
 80029e8:	2100      	movs	r1, #0
 80029ea:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    p_tcb->FlagsOpt           = (OS_OPT         )0u;
    p_tcb->FlagsRdy           = (OS_FLAGS       )0u;
#endif

#if OS_CFG_TASK_REG_TBL_SIZE > 0u
    for (reg_id = 0u; reg_id < OS_CFG_TASK_REG_TBL_SIZE; reg_id++) {
 80029ee:	7bfb      	ldrb	r3, [r7, #15]
 80029f0:	3301      	adds	r3, #1
 80029f2:	73fb      	strb	r3, [r7, #15]
 80029f4:	7bfb      	ldrb	r3, [r7, #15]
 80029f6:	2b00      	cmp	r3, #0
 80029f8:	d0f3      	beq.n	80029e2 <OS_TaskInitTCB+0xa6>
    for (id = 0u; id < OS_CFG_TLS_TBL_SIZE; id++) {
        p_tcb->TLS_Tbl[id]    = (OS_TLS)0;
    }
#endif

    p_tcb->SemCtr             = (OS_SEM_CTR     )0u;
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	2200      	movs	r2, #0
 80029fe:	64da      	str	r2, [r3, #76]	; 0x4c
#if OS_CFG_TASK_PROFILE_EN > 0u
    p_tcb->SemPendTime        = (CPU_TS         )0u;
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	2200      	movs	r2, #0
 8002a04:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
    p_tcb->SemPendTimeMax     = (CPU_TS         )0u;
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	2200      	movs	r2, #0
 8002a0c:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
#endif

#if ((OS_CFG_DBG_EN > 0u) || (OS_CFG_STAT_TASK_STK_CHK_EN > 0u))
    p_tcb->StkSize            = (CPU_STK_SIZE   )0u;
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	2200      	movs	r2, #0
 8002a14:	641a      	str	r2, [r3, #64]	; 0x40
#endif


#if OS_CFG_TASK_SUSPEND_EN > 0u
    p_tcb->SuspendCtr         = (OS_NESTING_CTR )0u;
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	2200      	movs	r2, #0
 8002a1a:	f883 2086 	strb.w	r2, [r3, #134]	; 0x86
#endif

#if OS_CFG_STAT_TASK_STK_CHK_EN > 0u
    p_tcb->StkFree            = (CPU_STK_SIZE   )0u;
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	2200      	movs	r2, #0
 8002a22:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
    p_tcb->StkUsed            = (CPU_STK_SIZE   )0u;
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	2200      	movs	r2, #0
 8002a2a:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
#endif

    p_tcb->Opt                = (OS_OPT         )0u;
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	2200      	movs	r2, #0
 8002a32:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    p_tcb->TickRemain         = (OS_TICK        )0u;
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	2200      	movs	r2, #0
 8002a3a:	651a      	str	r2, [r3, #80]	; 0x50
    p_tcb->TickCtrPrev        = (OS_TICK        )0u;
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	2200      	movs	r2, #0
 8002a40:	655a      	str	r2, [r3, #84]	; 0x54
    p_tcb->TimeQuanta         = (OS_TICK        )0u;
    p_tcb->TimeQuantaCtr      = (OS_TICK        )0u;
#endif

#if OS_CFG_TASK_PROFILE_EN > 0u
    p_tcb->CPUUsage           = (OS_CPU_USAGE   )0u;
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	2200      	movs	r2, #0
 8002a46:	f8a3 2088 	strh.w	r2, [r3, #136]	; 0x88
    p_tcb->CPUUsageMax        = (OS_CPU_USAGE   )0u;
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	2200      	movs	r2, #0
 8002a4e:	f8a3 208a 	strh.w	r2, [r3, #138]	; 0x8a
    p_tcb->CtxSwCtr           = (OS_CTX_SW_CTR  )0u;
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	2200      	movs	r2, #0
 8002a56:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    p_tcb->CyclesDelta        = (CPU_TS         )0u;
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	2200      	movs	r2, #0
 8002a5e:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    ts                        = OS_TS_GET();                /* Read the current timestamp and save                    */
 8002a62:	f004 fdbd 	bl	80075e0 <CPU_TS_TmrRd>
 8002a66:	60b8      	str	r0, [r7, #8]
    p_tcb->CyclesStart        = ts;
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	68ba      	ldr	r2, [r7, #8]
 8002a6c:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
    p_tcb->CyclesTotal        = (OS_CYCLES      )0u;
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	2200      	movs	r2, #0
 8002a74:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
#endif
#ifdef CPU_CFG_INT_DIS_MEAS_EN
    p_tcb->IntDisTimeMax      = (CPU_TS         )0u;
#endif
#if OS_CFG_SCHED_LOCK_TIME_MEAS_EN > 0u
    p_tcb->SchedLockTimeMax   = (CPU_TS         )0u;
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	2200      	movs	r2, #0
 8002a7c:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
#endif

    p_tcb->PendOn             = (OS_STATE       )OS_TASK_PEND_ON_NOTHING;
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	2200      	movs	r2, #0
 8002a84:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    p_tcb->PendStatus         = (OS_STATUS      )OS_STATUS_PEND_OK;
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	2200      	movs	r2, #0
 8002a8c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    p_tcb->TaskState          = (OS_STATE       )OS_TASK_STATE_RDY;
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	2200      	movs	r2, #0
 8002a94:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36

    p_tcb->Prio               = (OS_PRIO        )OS_PRIO_INIT;
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	2220      	movs	r2, #32
 8002a9c:	f883 2037 	strb.w	r2, [r3, #55]	; 0x37
#if OS_CFG_MUTEX_EN > 0u
    p_tcb->BasePrio           = (OS_PRIO        )OS_PRIO_INIT;
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	2220      	movs	r2, #32
 8002aa4:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    p_tcb->MutexGrpHeadPtr    = (OS_MUTEX      *)0;
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	2200      	movs	r2, #0
 8002aac:	63da      	str	r2, [r3, #60]	; 0x3c
#endif

#if OS_CFG_DBG_EN > 0u
    p_tcb->DbgPrevPtr         = (OS_TCB        *)0;
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	2200      	movs	r2, #0
 8002ab2:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
    p_tcb->DbgNextPtr         = (OS_TCB        *)0;
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	2200      	movs	r2, #0
 8002aba:	f8c3 20b8 	str.w	r2, [r3, #184]	; 0xb8
    p_tcb->DbgNamePtr         = (CPU_CHAR      *)((void *)" ");
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	4a04      	ldr	r2, [pc, #16]	; (8002ad4 <OS_TaskInitTCB+0x198>)
 8002ac2:	f8c3 20bc 	str.w	r2, [r3, #188]	; 0xbc
#endif
}
 8002ac6:	bf00      	nop
 8002ac8:	3710      	adds	r7, #16
 8002aca:	46bd      	mov	sp, r7
 8002acc:	bd80      	pop	{r7, pc}
 8002ace:	bf00      	nop
 8002ad0:	0800e57c 	.word	0x0800e57c
 8002ad4:	0800e584 	.word	0x0800e584

08002ad8 <OS_TaskResume>:
*/

#if OS_CFG_TASK_SUSPEND_EN > 0u
void  OS_TaskResume (OS_TCB  *p_tcb,
                     OS_ERR  *p_err)
{
 8002ad8:	b580      	push	{r7, lr}
 8002ada:	b084      	sub	sp, #16
 8002adc:	af00      	add	r7, sp, #0
 8002ade:	6078      	str	r0, [r7, #4]
 8002ae0:	6039      	str	r1, [r7, #0]
    CPU_SR_ALLOC();
 8002ae2:	2300      	movs	r3, #0
 8002ae4:	60fb      	str	r3, [r7, #12]


    CPU_CRITICAL_ENTER();
 8002ae6:	f7fd fbfb 	bl	80002e0 <CPU_SR_Save>
 8002aea:	60f8      	str	r0, [r7, #12]
   *p_err  = OS_ERR_NONE;
 8002aec:	683b      	ldr	r3, [r7, #0]
 8002aee:	2200      	movs	r2, #0
 8002af0:	801a      	strh	r2, [r3, #0]
    switch (p_tcb->TaskState) {
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
 8002af8:	2b07      	cmp	r3, #7
 8002afa:	d872      	bhi.n	8002be2 <OS_TaskResume+0x10a>
 8002afc:	a201      	add	r2, pc, #4	; (adr r2, 8002b04 <OS_TaskResume+0x2c>)
 8002afe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002b02:	bf00      	nop
 8002b04:	08002b25 	.word	0x08002b25
 8002b08:	08002b25 	.word	0x08002b25
 8002b0c:	08002b25 	.word	0x08002b25
 8002b10:	08002b25 	.word	0x08002b25
 8002b14:	08002b35 	.word	0x08002b35
 8002b18:	08002b65 	.word	0x08002b65
 8002b1c:	08002b8f 	.word	0x08002b8f
 8002b20:	08002bb9 	.word	0x08002bb9
        case OS_TASK_STATE_RDY:
        case OS_TASK_STATE_DLY:
        case OS_TASK_STATE_PEND:
        case OS_TASK_STATE_PEND_TIMEOUT:
             CPU_CRITICAL_EXIT();
 8002b24:	68f8      	ldr	r0, [r7, #12]
 8002b26:	f7fd fbdf 	bl	80002e8 <CPU_SR_Restore>
            *p_err = OS_ERR_TASK_NOT_SUSPENDED;
 8002b2a:	683b      	ldr	r3, [r7, #0]
 8002b2c:	f247 1253 	movw	r2, #29011	; 0x7153
 8002b30:	801a      	strh	r2, [r3, #0]
             break;
 8002b32:	e05e      	b.n	8002bf2 <OS_TaskResume+0x11a>

        case OS_TASK_STATE_SUSPENDED:
             OS_CRITICAL_ENTER_CPU_EXIT();
             p_tcb->SuspendCtr--;
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	f893 3086 	ldrb.w	r3, [r3, #134]	; 0x86
 8002b3a:	3b01      	subs	r3, #1
 8002b3c:	b2da      	uxtb	r2, r3
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	f883 2086 	strb.w	r2, [r3, #134]	; 0x86
             if (p_tcb->SuspendCtr == (OS_NESTING_CTR)0) {
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	f893 3086 	ldrb.w	r3, [r3, #134]	; 0x86
 8002b4a:	2b00      	cmp	r3, #0
 8002b4c:	d106      	bne.n	8002b5c <OS_TaskResume+0x84>
                 p_tcb->TaskState = OS_TASK_STATE_RDY;
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	2200      	movs	r2, #0
 8002b52:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36
                 OS_RdyListInsert(p_tcb);                            /* Insert the task in the ready list                      */
 8002b56:	6878      	ldr	r0, [r7, #4]
 8002b58:	f001 f960 	bl	8003e1c <OS_RdyListInsert>
             }
             OS_CRITICAL_EXIT_NO_SCHED();
 8002b5c:	68f8      	ldr	r0, [r7, #12]
 8002b5e:	f7fd fbc3 	bl	80002e8 <CPU_SR_Restore>
             break;
 8002b62:	e046      	b.n	8002bf2 <OS_TaskResume+0x11a>

        case OS_TASK_STATE_DLY_SUSPENDED:
             p_tcb->SuspendCtr--;
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	f893 3086 	ldrb.w	r3, [r3, #134]	; 0x86
 8002b6a:	3b01      	subs	r3, #1
 8002b6c:	b2da      	uxtb	r2, r3
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	f883 2086 	strb.w	r2, [r3, #134]	; 0x86
             if (p_tcb->SuspendCtr == (OS_NESTING_CTR)0) {
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	f893 3086 	ldrb.w	r3, [r3, #134]	; 0x86
 8002b7a:	2b00      	cmp	r3, #0
 8002b7c:	d103      	bne.n	8002b86 <OS_TaskResume+0xae>
                 p_tcb->TaskState = OS_TASK_STATE_DLY;
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	2201      	movs	r2, #1
 8002b82:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36
             }
             CPU_CRITICAL_EXIT();
 8002b86:	68f8      	ldr	r0, [r7, #12]
 8002b88:	f7fd fbae 	bl	80002e8 <CPU_SR_Restore>
             break;
 8002b8c:	e031      	b.n	8002bf2 <OS_TaskResume+0x11a>

        case OS_TASK_STATE_PEND_SUSPENDED:
             p_tcb->SuspendCtr--;
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	f893 3086 	ldrb.w	r3, [r3, #134]	; 0x86
 8002b94:	3b01      	subs	r3, #1
 8002b96:	b2da      	uxtb	r2, r3
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	f883 2086 	strb.w	r2, [r3, #134]	; 0x86
             if (p_tcb->SuspendCtr == (OS_NESTING_CTR)0) {
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	f893 3086 	ldrb.w	r3, [r3, #134]	; 0x86
 8002ba4:	2b00      	cmp	r3, #0
 8002ba6:	d103      	bne.n	8002bb0 <OS_TaskResume+0xd8>
                 p_tcb->TaskState = OS_TASK_STATE_PEND;
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	2202      	movs	r2, #2
 8002bac:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36
             }
             CPU_CRITICAL_EXIT();
 8002bb0:	68f8      	ldr	r0, [r7, #12]
 8002bb2:	f7fd fb99 	bl	80002e8 <CPU_SR_Restore>
             break;
 8002bb6:	e01c      	b.n	8002bf2 <OS_TaskResume+0x11a>

        case OS_TASK_STATE_PEND_TIMEOUT_SUSPENDED:
             p_tcb->SuspendCtr--;
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	f893 3086 	ldrb.w	r3, [r3, #134]	; 0x86
 8002bbe:	3b01      	subs	r3, #1
 8002bc0:	b2da      	uxtb	r2, r3
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	f883 2086 	strb.w	r2, [r3, #134]	; 0x86
             if (p_tcb->SuspendCtr == (OS_NESTING_CTR)0) {
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	f893 3086 	ldrb.w	r3, [r3, #134]	; 0x86
 8002bce:	2b00      	cmp	r3, #0
 8002bd0:	d103      	bne.n	8002bda <OS_TaskResume+0x102>
                 p_tcb->TaskState = OS_TASK_STATE_PEND_TIMEOUT;
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	2203      	movs	r2, #3
 8002bd6:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36
             }
             CPU_CRITICAL_EXIT();
 8002bda:	68f8      	ldr	r0, [r7, #12]
 8002bdc:	f7fd fb84 	bl	80002e8 <CPU_SR_Restore>
             break;
 8002be0:	e007      	b.n	8002bf2 <OS_TaskResume+0x11a>

        default:
             CPU_CRITICAL_EXIT();
 8002be2:	68f8      	ldr	r0, [r7, #12]
 8002be4:	f7fd fb80 	bl	80002e8 <CPU_SR_Restore>
            *p_err = OS_ERR_STATE_INVALID;
 8002be8:	683b      	ldr	r3, [r7, #0]
 8002bea:	f646 622d 	movw	r2, #28205	; 0x6e2d
 8002bee:	801a      	strh	r2, [r3, #0]
             return;
 8002bf0:	e001      	b.n	8002bf6 <OS_TaskResume+0x11e>
    }

    OSSched();
 8002bf2:	f000 fcbb 	bl	800356c <OSSched>
}
 8002bf6:	3710      	adds	r7, #16
 8002bf8:	46bd      	mov	sp, r7
 8002bfa:	bd80      	pop	{r7, pc}

08002bfc <OS_TaskReturn>:
* Note(s)    : This function is INTERNAL to uC/OS-III and your application should not call it.
************************************************************************************************************************
*/

void  OS_TaskReturn (void)
{
 8002bfc:	b580      	push	{r7, lr}
 8002bfe:	b082      	sub	sp, #8
 8002c00:	af00      	add	r7, sp, #0
    OS_ERR  err;



    OSTaskReturnHook(OSTCBCurPtr);                          /* Call hook to let user decide on what to do             */
 8002c02:	4b06      	ldr	r3, [pc, #24]	; (8002c1c <OS_TaskReturn+0x20>)
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	4618      	mov	r0, r3
 8002c08:	f003 f9bc 	bl	8005f84 <OSTaskReturnHook>
#if OS_CFG_TASK_DEL_EN > 0u
    OSTaskDel((OS_TCB *)0,                                  /* Delete task if it accidentally returns!                */
              (OS_ERR *)&err);
#else
    for (;;) {
        OSTimeDly((OS_TICK )OSCfg_TickRate_Hz,
 8002c0c:	4b04      	ldr	r3, [pc, #16]	; (8002c20 <OS_TaskReturn+0x24>)
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	1dba      	adds	r2, r7, #6
 8002c12:	2100      	movs	r1, #0
 8002c14:	4618      	mov	r0, r3
 8002c16:	f002 f933 	bl	8004e80 <OSTimeDly>
                  (OS_OPT  )OS_OPT_TIME_DLY,
                  (OS_ERR *)&err);
    }
 8002c1a:	e7f7      	b.n	8002c0c <OS_TaskReturn+0x10>
 8002c1c:	200025f8 	.word	0x200025f8
 8002c20:	0800e6b4 	.word	0x0800e6b4

08002c24 <OS_TaskSemPost>:

OS_SEM_CTR  OS_TaskSemPost (OS_TCB  *p_tcb,
                            OS_OPT   opt,
                            CPU_TS   ts,
                            OS_ERR  *p_err)
{
 8002c24:	b580      	push	{r7, lr}
 8002c26:	b088      	sub	sp, #32
 8002c28:	af02      	add	r7, sp, #8
 8002c2a:	60f8      	str	r0, [r7, #12]
 8002c2c:	607a      	str	r2, [r7, #4]
 8002c2e:	603b      	str	r3, [r7, #0]
 8002c30:	460b      	mov	r3, r1
 8002c32:	817b      	strh	r3, [r7, #10]
    OS_SEM_CTR  ctr;
    CPU_SR_ALLOC();
 8002c34:	2300      	movs	r3, #0
 8002c36:	613b      	str	r3, [r7, #16]



    OS_CRITICAL_ENTER();
 8002c38:	f7fd fb52 	bl	80002e0 <CPU_SR_Save>
 8002c3c:	6138      	str	r0, [r7, #16]
    if (p_tcb == (OS_TCB *)0) {                             /* Post signal to 'self'?                                 */
 8002c3e:	68fb      	ldr	r3, [r7, #12]
 8002c40:	2b00      	cmp	r3, #0
 8002c42:	d102      	bne.n	8002c4a <OS_TaskSemPost+0x26>
        p_tcb = OSTCBCurPtr;
 8002c44:	4b40      	ldr	r3, [pc, #256]	; (8002d48 <OS_TaskSemPost+0x124>)
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	60fb      	str	r3, [r7, #12]
    }
    p_tcb->TS = ts;
 8002c4a:	68fb      	ldr	r3, [r7, #12]
 8002c4c:	687a      	ldr	r2, [r7, #4]
 8002c4e:	649a      	str	r2, [r3, #72]	; 0x48
   *p_err     = OS_ERR_NONE;                                /* Assume we won't have any errors                        */
 8002c50:	683b      	ldr	r3, [r7, #0]
 8002c52:	2200      	movs	r2, #0
 8002c54:	801a      	strh	r2, [r3, #0]
    switch (p_tcb->TaskState) {
 8002c56:	68fb      	ldr	r3, [r7, #12]
 8002c58:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
 8002c5c:	2b07      	cmp	r3, #7
 8002c5e:	d863      	bhi.n	8002d28 <OS_TaskSemPost+0x104>
 8002c60:	a201      	add	r2, pc, #4	; (adr r2, 8002c68 <OS_TaskSemPost+0x44>)
 8002c62:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002c66:	bf00      	nop
 8002c68:	08002c89 	.word	0x08002c89
 8002c6c:	08002c89 	.word	0x08002c89
 8002c70:	08002cbf 	.word	0x08002cbf
 8002c74:	08002cbf 	.word	0x08002cbf
 8002c78:	08002c89 	.word	0x08002c89
 8002c7c:	08002c89 	.word	0x08002c89
 8002c80:	08002cbf 	.word	0x08002cbf
 8002c84:	08002cbf 	.word	0x08002cbf
                          return ((OS_SEM_CTR)0);
                      }
                      break;

                 case 4u:
                      if (p_tcb->SemCtr == DEF_INT_32U_MAX_VAL) {
 8002c88:	68fb      	ldr	r3, [r7, #12]
 8002c8a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002c8c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002c90:	d108      	bne.n	8002ca4 <OS_TaskSemPost+0x80>
                          OS_CRITICAL_EXIT();
 8002c92:	6938      	ldr	r0, [r7, #16]
 8002c94:	f7fd fb28 	bl	80002e8 <CPU_SR_Restore>
                         *p_err = OS_ERR_SEM_OVF;
 8002c98:	683b      	ldr	r3, [r7, #0]
 8002c9a:	f646 52c5 	movw	r2, #28101	; 0x6dc5
 8002c9e:	801a      	strh	r2, [r3, #0]
                          return ((OS_SEM_CTR)0);
 8002ca0:	2300      	movs	r3, #0
 8002ca2:	e04d      	b.n	8002d40 <OS_TaskSemPost+0x11c>
                      }
                      break;
 8002ca4:	bf00      	nop

                 default:
                      break;
             }
             p_tcb->SemCtr++;                               /* Task signaled is not pending on anything               */
 8002ca6:	68fb      	ldr	r3, [r7, #12]
 8002ca8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002caa:	1c5a      	adds	r2, r3, #1
 8002cac:	68fb      	ldr	r3, [r7, #12]
 8002cae:	64da      	str	r2, [r3, #76]	; 0x4c
             ctr = p_tcb->SemCtr;
 8002cb0:	68fb      	ldr	r3, [r7, #12]
 8002cb2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002cb4:	617b      	str	r3, [r7, #20]
             OS_CRITICAL_EXIT();
 8002cb6:	6938      	ldr	r0, [r7, #16]
 8002cb8:	f7fd fb16 	bl	80002e8 <CPU_SR_Restore>
             break;
 8002cbc:	e03f      	b.n	8002d3e <OS_TaskSemPost+0x11a>

        case OS_TASK_STATE_PEND:
        case OS_TASK_STATE_PEND_TIMEOUT:
        case OS_TASK_STATE_PEND_SUSPENDED:
        case OS_TASK_STATE_PEND_TIMEOUT_SUSPENDED:
             if (p_tcb->PendOn == OS_TASK_PEND_ON_TASK_SEM) {   /* Is task signaled waiting for a signal?             */
 8002cbe:	68fb      	ldr	r3, [r7, #12]
 8002cc0:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8002cc4:	2b07      	cmp	r3, #7
 8002cc6:	d114      	bne.n	8002cf2 <OS_TaskSemPost+0xce>
                 OS_Post((OS_PEND_OBJ *)0,                      /*      Task is pending on signal                     */
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	9300      	str	r3, [sp, #0]
 8002ccc:	2300      	movs	r3, #0
 8002cce:	2200      	movs	r2, #0
 8002cd0:	68f9      	ldr	r1, [r7, #12]
 8002cd2:	2000      	movs	r0, #0
 8002cd4:	f000 ffb6 	bl	8003c44 <OS_Post>
                         (OS_TCB      *)p_tcb,
                         (void        *)0,
                         (OS_MSG_SIZE  )0u,
                         (CPU_TS       )ts);
                 ctr = p_tcb->SemCtr;
 8002cd8:	68fb      	ldr	r3, [r7, #12]
 8002cda:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002cdc:	617b      	str	r3, [r7, #20]
                 OS_CRITICAL_EXIT_NO_SCHED();
 8002cde:	6938      	ldr	r0, [r7, #16]
 8002ce0:	f7fd fb02 	bl	80002e8 <CPU_SR_Restore>
                 if ((opt & OS_OPT_POST_NO_SCHED) == (OS_OPT)0) {
 8002ce4:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8002ce8:	2b00      	cmp	r3, #0
 8002cea:	db27      	blt.n	8002d3c <OS_TaskSemPost+0x118>
                     OSSched();                                 /* Run the scheduler                                  */
 8002cec:	f000 fc3e 	bl	800356c <OSSched>
                 }
                 p_tcb->SemCtr++;                           /* No,  Task signaled is NOT pending on semaphore ...     */
                 ctr = p_tcb->SemCtr;                       /*      ... it must be waiting on something else          */
                 OS_CRITICAL_EXIT();
             }
             break;
 8002cf0:	e024      	b.n	8002d3c <OS_TaskSemPost+0x118>
                              return ((OS_SEM_CTR)0);
                          }
                          break;

                     case 4u:
                          if (p_tcb->SemCtr == DEF_INT_32U_MAX_VAL) {
 8002cf2:	68fb      	ldr	r3, [r7, #12]
 8002cf4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002cf6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002cfa:	d108      	bne.n	8002d0e <OS_TaskSemPost+0xea>
                              OS_CRITICAL_EXIT();
 8002cfc:	6938      	ldr	r0, [r7, #16]
 8002cfe:	f7fd faf3 	bl	80002e8 <CPU_SR_Restore>
                             *p_err = OS_ERR_SEM_OVF;
 8002d02:	683b      	ldr	r3, [r7, #0]
 8002d04:	f646 52c5 	movw	r2, #28101	; 0x6dc5
 8002d08:	801a      	strh	r2, [r3, #0]
                              return ((OS_SEM_CTR)0);
 8002d0a:	2300      	movs	r3, #0
 8002d0c:	e018      	b.n	8002d40 <OS_TaskSemPost+0x11c>
                          }
                          break;
 8002d0e:	bf00      	nop

                     default:
                          break;
                 }
                 p_tcb->SemCtr++;                           /* No,  Task signaled is NOT pending on semaphore ...     */
 8002d10:	68fb      	ldr	r3, [r7, #12]
 8002d12:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002d14:	1c5a      	adds	r2, r3, #1
 8002d16:	68fb      	ldr	r3, [r7, #12]
 8002d18:	64da      	str	r2, [r3, #76]	; 0x4c
                 ctr = p_tcb->SemCtr;                       /*      ... it must be waiting on something else          */
 8002d1a:	68fb      	ldr	r3, [r7, #12]
 8002d1c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002d1e:	617b      	str	r3, [r7, #20]
                 OS_CRITICAL_EXIT();
 8002d20:	6938      	ldr	r0, [r7, #16]
 8002d22:	f7fd fae1 	bl	80002e8 <CPU_SR_Restore>
             }
             break;
 8002d26:	e009      	b.n	8002d3c <OS_TaskSemPost+0x118>

        default:
             OS_CRITICAL_EXIT();
 8002d28:	6938      	ldr	r0, [r7, #16]
 8002d2a:	f7fd fadd 	bl	80002e8 <CPU_SR_Restore>
            *p_err = OS_ERR_STATE_INVALID;
 8002d2e:	683b      	ldr	r3, [r7, #0]
 8002d30:	f646 622d 	movw	r2, #28205	; 0x6e2d
 8002d34:	801a      	strh	r2, [r3, #0]
             ctr   = (OS_SEM_CTR)0;
 8002d36:	2300      	movs	r3, #0
 8002d38:	617b      	str	r3, [r7, #20]
             break;
 8002d3a:	e000      	b.n	8002d3e <OS_TaskSemPost+0x11a>
                 }
                 p_tcb->SemCtr++;                           /* No,  Task signaled is NOT pending on semaphore ...     */
                 ctr = p_tcb->SemCtr;                       /*      ... it must be waiting on something else          */
                 OS_CRITICAL_EXIT();
             }
             break;
 8002d3c:	bf00      	nop
             OS_CRITICAL_EXIT();
            *p_err = OS_ERR_STATE_INVALID;
             ctr   = (OS_SEM_CTR)0;
             break;
    }
    return (ctr);
 8002d3e:	697b      	ldr	r3, [r7, #20]
}
 8002d40:	4618      	mov	r0, r3
 8002d42:	3718      	adds	r7, #24
 8002d44:	46bd      	mov	sp, r7
 8002d46:	bd80      	pop	{r7, pc}
 8002d48:	200025f8 	.word	0x200025f8

08002d4c <OS_TaskSuspend>:
*/

#if OS_CFG_TASK_SUSPEND_EN > 0u
void  OS_TaskSuspend (OS_TCB  *p_tcb,
                      OS_ERR  *p_err)
{
 8002d4c:	b580      	push	{r7, lr}
 8002d4e:	b084      	sub	sp, #16
 8002d50:	af00      	add	r7, sp, #0
 8002d52:	6078      	str	r0, [r7, #4]
 8002d54:	6039      	str	r1, [r7, #0]
    CPU_SR_ALLOC();
 8002d56:	2300      	movs	r3, #0
 8002d58:	60fb      	str	r3, [r7, #12]


    CPU_CRITICAL_ENTER();
 8002d5a:	f7fd fac1 	bl	80002e0 <CPU_SR_Save>
 8002d5e:	60f8      	str	r0, [r7, #12]
    if (p_tcb == (OS_TCB *)0) {                             /* See if specified to suspend self                       */
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	2b00      	cmp	r3, #0
 8002d64:	d102      	bne.n	8002d6c <OS_TaskSuspend+0x20>
        p_tcb = OSTCBCurPtr;
 8002d66:	4b3d      	ldr	r3, [pc, #244]	; (8002e5c <OS_TaskSuspend+0x110>)
 8002d68:	681b      	ldr	r3, [r3, #0]
 8002d6a:	607b      	str	r3, [r7, #4]
    }

    if (p_tcb == OSTCBCurPtr) {
 8002d6c:	4b3b      	ldr	r3, [pc, #236]	; (8002e5c <OS_TaskSuspend+0x110>)
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	687a      	ldr	r2, [r7, #4]
 8002d72:	429a      	cmp	r2, r3
 8002d74:	d10b      	bne.n	8002d8e <OS_TaskSuspend+0x42>
        if (OSSchedLockNestingCtr > (OS_NESTING_CTR)0) {    /* Can't suspend when the scheduler is locked             */
 8002d76:	4b3a      	ldr	r3, [pc, #232]	; (8002e60 <OS_TaskSuspend+0x114>)
 8002d78:	781b      	ldrb	r3, [r3, #0]
 8002d7a:	2b00      	cmp	r3, #0
 8002d7c:	d007      	beq.n	8002d8e <OS_TaskSuspend+0x42>
            CPU_CRITICAL_EXIT();
 8002d7e:	68f8      	ldr	r0, [r7, #12]
 8002d80:	f7fd fab2 	bl	80002e8 <CPU_SR_Restore>
           *p_err = OS_ERR_SCHED_LOCKED;
 8002d84:	683b      	ldr	r3, [r7, #0]
 8002d86:	f646 5263 	movw	r2, #28003	; 0x6d63
 8002d8a:	801a      	strh	r2, [r3, #0]
            return;
 8002d8c:	e063      	b.n	8002e56 <OS_TaskSuspend+0x10a>
        }
    }

   *p_err = OS_ERR_NONE;
 8002d8e:	683b      	ldr	r3, [r7, #0]
 8002d90:	2200      	movs	r2, #0
 8002d92:	801a      	strh	r2, [r3, #0]
    switch (p_tcb->TaskState) {
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
 8002d9a:	2b07      	cmp	r3, #7
 8002d9c:	d851      	bhi.n	8002e42 <OS_TaskSuspend+0xf6>
 8002d9e:	a201      	add	r2, pc, #4	; (adr r2, 8002da4 <OS_TaskSuspend+0x58>)
 8002da0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002da4:	08002dc5 	.word	0x08002dc5
 8002da8:	08002de3 	.word	0x08002de3
 8002dac:	08002dfb 	.word	0x08002dfb
 8002db0:	08002e13 	.word	0x08002e13
 8002db4:	08002e2b 	.word	0x08002e2b
 8002db8:	08002e2b 	.word	0x08002e2b
 8002dbc:	08002e2b 	.word	0x08002e2b
 8002dc0:	08002e2b 	.word	0x08002e2b
        case OS_TASK_STATE_RDY:
             OS_CRITICAL_ENTER_CPU_EXIT();
             p_tcb->TaskState  =  OS_TASK_STATE_SUSPENDED;
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	2204      	movs	r2, #4
 8002dc8:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36
             p_tcb->SuspendCtr = (OS_NESTING_CTR)1;
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	2201      	movs	r2, #1
 8002dd0:	f883 2086 	strb.w	r2, [r3, #134]	; 0x86
             OS_RdyListRemove(p_tcb);
 8002dd4:	6878      	ldr	r0, [r7, #4]
 8002dd6:	f001 f8bf 	bl	8003f58 <OS_RdyListRemove>
             OS_CRITICAL_EXIT_NO_SCHED();
 8002dda:	68f8      	ldr	r0, [r7, #12]
 8002ddc:	f7fd fa84 	bl	80002e8 <CPU_SR_Restore>
             break;
 8002de0:	e037      	b.n	8002e52 <OS_TaskSuspend+0x106>

        case OS_TASK_STATE_DLY:
             p_tcb->TaskState  = OS_TASK_STATE_DLY_SUSPENDED;
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	2205      	movs	r2, #5
 8002de6:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36
             p_tcb->SuspendCtr = (OS_NESTING_CTR)1;
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	2201      	movs	r2, #1
 8002dee:	f883 2086 	strb.w	r2, [r3, #134]	; 0x86
             CPU_CRITICAL_EXIT();
 8002df2:	68f8      	ldr	r0, [r7, #12]
 8002df4:	f7fd fa78 	bl	80002e8 <CPU_SR_Restore>
             break;
 8002df8:	e02b      	b.n	8002e52 <OS_TaskSuspend+0x106>

        case OS_TASK_STATE_PEND:
             p_tcb->TaskState  = OS_TASK_STATE_PEND_SUSPENDED;
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	2206      	movs	r2, #6
 8002dfe:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36
             p_tcb->SuspendCtr = (OS_NESTING_CTR)1;
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	2201      	movs	r2, #1
 8002e06:	f883 2086 	strb.w	r2, [r3, #134]	; 0x86
             CPU_CRITICAL_EXIT();
 8002e0a:	68f8      	ldr	r0, [r7, #12]
 8002e0c:	f7fd fa6c 	bl	80002e8 <CPU_SR_Restore>
             break;
 8002e10:	e01f      	b.n	8002e52 <OS_TaskSuspend+0x106>

        case OS_TASK_STATE_PEND_TIMEOUT:
             p_tcb->TaskState  = OS_TASK_STATE_PEND_TIMEOUT_SUSPENDED;
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	2207      	movs	r2, #7
 8002e16:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36
             p_tcb->SuspendCtr = (OS_NESTING_CTR)1;
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	2201      	movs	r2, #1
 8002e1e:	f883 2086 	strb.w	r2, [r3, #134]	; 0x86
             CPU_CRITICAL_EXIT();
 8002e22:	68f8      	ldr	r0, [r7, #12]
 8002e24:	f7fd fa60 	bl	80002e8 <CPU_SR_Restore>
             break;
 8002e28:	e013      	b.n	8002e52 <OS_TaskSuspend+0x106>

        case OS_TASK_STATE_SUSPENDED:
        case OS_TASK_STATE_DLY_SUSPENDED:
        case OS_TASK_STATE_PEND_SUSPENDED:
        case OS_TASK_STATE_PEND_TIMEOUT_SUSPENDED:
             p_tcb->SuspendCtr++;
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	f893 3086 	ldrb.w	r3, [r3, #134]	; 0x86
 8002e30:	3301      	adds	r3, #1
 8002e32:	b2da      	uxtb	r2, r3
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	f883 2086 	strb.w	r2, [r3, #134]	; 0x86
             CPU_CRITICAL_EXIT();
 8002e3a:	68f8      	ldr	r0, [r7, #12]
 8002e3c:	f7fd fa54 	bl	80002e8 <CPU_SR_Restore>
             break;
 8002e40:	e007      	b.n	8002e52 <OS_TaskSuspend+0x106>

        default:
             CPU_CRITICAL_EXIT();
 8002e42:	68f8      	ldr	r0, [r7, #12]
 8002e44:	f7fd fa50 	bl	80002e8 <CPU_SR_Restore>
            *p_err = OS_ERR_STATE_INVALID;
 8002e48:	683b      	ldr	r3, [r7, #0]
 8002e4a:	f646 622d 	movw	r2, #28205	; 0x6e2d
 8002e4e:	801a      	strh	r2, [r3, #0]
             return;
 8002e50:	e001      	b.n	8002e56 <OS_TaskSuspend+0x10a>
    }

    OSSched();
 8002e52:	f000 fb8b 	bl	800356c <OSSched>
}
 8002e56:	3710      	adds	r7, #16
 8002e58:	46bd      	mov	sp, r7
 8002e5a:	bd80      	pop	{r7, pc}
 8002e5c:	200025f8 	.word	0x200025f8
 8002e60:	2000238c 	.word	0x2000238c

08002e64 <OS_TaskChangePrio>:
************************************************************************************************************************
*/

void  OS_TaskChangePrio(OS_TCB  *p_tcb,
                        OS_PRIO  prio_new)
{
 8002e64:	b580      	push	{r7, lr}
 8002e66:	b084      	sub	sp, #16
 8002e68:	af00      	add	r7, sp, #0
 8002e6a:	6078      	str	r0, [r7, #4]
 8002e6c:	460b      	mov	r3, r1
 8002e6e:	70fb      	strb	r3, [r7, #3]
    OS_PRIO  prio_cur;
#endif


    do {
        p_tcb_owner = (OS_TCB *)0;
 8002e70:	2300      	movs	r3, #0
 8002e72:	60fb      	str	r3, [r7, #12]
#if OS_CFG_MUTEX_EN > 0
        prio_cur    = p_tcb->Prio;
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	f893 3037 	ldrb.w	r3, [r3, #55]	; 0x37
 8002e7a:	72fb      	strb	r3, [r7, #11]
#endif
        switch (p_tcb->TaskState) {
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
 8002e82:	2b07      	cmp	r3, #7
 8002e84:	f200 808c 	bhi.w	8002fa0 <OS_TaskChangePrio+0x13c>
 8002e88:	a201      	add	r2, pc, #4	; (adr r2, 8002e90 <OS_TaskChangePrio+0x2c>)
 8002e8a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002e8e:	bf00      	nop
 8002e90:	08002eb1 	.word	0x08002eb1
 8002e94:	08002ee5 	.word	0x08002ee5
 8002e98:	08002eef 	.word	0x08002eef
 8002e9c:	08002eef 	.word	0x08002eef
 8002ea0:	08002ee5 	.word	0x08002ee5
 8002ea4:	08002ee5 	.word	0x08002ee5
 8002ea8:	08002eef 	.word	0x08002eef
 8002eac:	08002eef 	.word	0x08002eef
            case OS_TASK_STATE_RDY:
                 OS_RdyListRemove(p_tcb);                   /* Remove from current priority                           */
 8002eb0:	6878      	ldr	r0, [r7, #4]
 8002eb2:	f001 f851 	bl	8003f58 <OS_RdyListRemove>
                 p_tcb->Prio = prio_new;                    /* Set new task priority                                  */
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	78fa      	ldrb	r2, [r7, #3]
 8002eba:	f883 2037 	strb.w	r2, [r3, #55]	; 0x37
                 OS_PrioInsert(p_tcb->Prio);
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	f893 3037 	ldrb.w	r3, [r3, #55]	; 0x37
 8002ec4:	4618      	mov	r0, r3
 8002ec6:	f001 ff8d 	bl	8004de4 <OS_PrioInsert>
                 if (p_tcb == OSTCBCurPtr) {
 8002eca:	4b37      	ldr	r3, [pc, #220]	; (8002fa8 <OS_TaskChangePrio+0x144>)
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	687a      	ldr	r2, [r7, #4]
 8002ed0:	429a      	cmp	r2, r3
 8002ed2:	d103      	bne.n	8002edc <OS_TaskChangePrio+0x78>
                     OS_RdyListInsertHead(p_tcb);
 8002ed4:	6878      	ldr	r0, [r7, #4]
 8002ed6:	f000 ffbf 	bl	8003e58 <OS_RdyListInsertHead>
                 } else {
                     OS_RdyListInsertTail(p_tcb);
                 }
                 break;
 8002eda:	e05a      	b.n	8002f92 <OS_TaskChangePrio+0x12e>
                 p_tcb->Prio = prio_new;                    /* Set new task priority                                  */
                 OS_PrioInsert(p_tcb->Prio);
                 if (p_tcb == OSTCBCurPtr) {
                     OS_RdyListInsertHead(p_tcb);
                 } else {
                     OS_RdyListInsertTail(p_tcb);
 8002edc:	6878      	ldr	r0, [r7, #4]
 8002ede:	f000 fffb 	bl	8003ed8 <OS_RdyListInsertTail>
                 }
                 break;
 8002ee2:	e056      	b.n	8002f92 <OS_TaskChangePrio+0x12e>

            case OS_TASK_STATE_DLY:                         /* Nothing to do except change the priority in the OS_TCB */
            case OS_TASK_STATE_SUSPENDED:
            case OS_TASK_STATE_DLY_SUSPENDED:
                 p_tcb->Prio = prio_new;                    /* Set new task priority                                  */
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	78fa      	ldrb	r2, [r7, #3]
 8002ee8:	f883 2037 	strb.w	r2, [r3, #55]	; 0x37
                 break;
 8002eec:	e051      	b.n	8002f92 <OS_TaskChangePrio+0x12e>

            case OS_TASK_STATE_PEND:
            case OS_TASK_STATE_PEND_TIMEOUT:
            case OS_TASK_STATE_PEND_SUSPENDED:
            case OS_TASK_STATE_PEND_TIMEOUT_SUSPENDED:
                 p_tcb->Prio = prio_new;                    /* Set new task priority                                  */
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	78fa      	ldrb	r2, [r7, #3]
 8002ef2:	f883 2037 	strb.w	r2, [r3, #55]	; 0x37
                 switch (p_tcb->PendOn) {                   /* What to do depends on what we are pending on           */
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8002efc:	3b01      	subs	r3, #1
 8002efe:	2b05      	cmp	r3, #5
 8002f00:	d843      	bhi.n	8002f8a <OS_TaskChangePrio+0x126>
 8002f02:	a201      	add	r2, pc, #4	; (adr r2, 8002f08 <OS_TaskChangePrio+0xa4>)
 8002f04:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002f08:	08002f21 	.word	0x08002f21
 8002f0c:	08002f8b 	.word	0x08002f8b
 8002f10:	08002f21 	.word	0x08002f21
 8002f14:	08002f29 	.word	0x08002f29
 8002f18:	08002f21 	.word	0x08002f21
 8002f1c:	08002f21 	.word	0x08002f21
                     case OS_TASK_PEND_ON_FLAG:
                     case OS_TASK_PEND_ON_MULTI:
                     case OS_TASK_PEND_ON_Q:
                     case OS_TASK_PEND_ON_SEM:
                          OS_PendListChangePrio(p_tcb);
 8002f20:	6878      	ldr	r0, [r7, #4]
 8002f22:	f000 fd69 	bl	80039f8 <OS_PendListChangePrio>
                          break;
 8002f26:	e033      	b.n	8002f90 <OS_TaskChangePrio+0x12c>

                     case OS_TASK_PEND_ON_MUTEX:
#if OS_CFG_MUTEX_EN > 0
                          OS_PendListChangePrio(p_tcb);
 8002f28:	6878      	ldr	r0, [r7, #4]
 8002f2a:	f000 fd65 	bl	80039f8 <OS_PendListChangePrio>
                          p_tcb_owner = ((OS_MUTEX *)p_tcb->PendDataTblPtr->PendObjPtr)->OwnerTCBPtr;
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f32:	68db      	ldr	r3, [r3, #12]
 8002f34:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f36:	60fb      	str	r3, [r7, #12]
                          if (prio_cur > prio_new) {         /* Are we increasing the priority?                        */
 8002f38:	7afa      	ldrb	r2, [r7, #11]
 8002f3a:	78fb      	ldrb	r3, [r7, #3]
 8002f3c:	429a      	cmp	r2, r3
 8002f3e:	d908      	bls.n	8002f52 <OS_TaskChangePrio+0xee>
                              if (p_tcb_owner->Prio <= prio_new) {/* Yes, do we need to give this prio to the owner?   */
 8002f40:	68fb      	ldr	r3, [r7, #12]
 8002f42:	f893 3037 	ldrb.w	r3, [r3, #55]	; 0x37
 8002f46:	78fa      	ldrb	r2, [r7, #3]
 8002f48:	429a      	cmp	r2, r3
 8002f4a:	d320      	bcc.n	8002f8e <OS_TaskChangePrio+0x12a>
                                  p_tcb_owner = (OS_TCB *)0;
 8002f4c:	2300      	movs	r3, #0
 8002f4e:	60fb      	str	r3, [r7, #12]
#endif
                                  }
                              }
                          }
#endif
                         break;
 8002f50:	e01d      	b.n	8002f8e <OS_TaskChangePrio+0x12a>
#if (defined(TRACE_CFG_EN) && (TRACE_CFG_EN > 0u))
                                 TRACE_OS_MUTEX_TASK_PRIO_INHERIT(p_tcb_owner, prio_new);
#endif
                              }
                          } else {
                              if (p_tcb_owner->Prio == prio_cur) {/* No, is it required to check for a lower prio?     */
 8002f52:	68fb      	ldr	r3, [r7, #12]
 8002f54:	f893 3037 	ldrb.w	r3, [r3, #55]	; 0x37
 8002f58:	7afa      	ldrb	r2, [r7, #11]
 8002f5a:	429a      	cmp	r2, r3
 8002f5c:	d117      	bne.n	8002f8e <OS_TaskChangePrio+0x12a>
                                  prio_new = OS_MutexGrpPrioFindHighest(p_tcb_owner);
 8002f5e:	68f8      	ldr	r0, [r7, #12]
 8002f60:	f002 fbd6 	bl	8005710 <OS_MutexGrpPrioFindHighest>
 8002f64:	4603      	mov	r3, r0
 8002f66:	70fb      	strb	r3, [r7, #3]
                                  prio_new = prio_new > p_tcb_owner->BasePrio ? p_tcb_owner->BasePrio : prio_new;
 8002f68:	68fb      	ldr	r3, [r7, #12]
 8002f6a:	f893 2038 	ldrb.w	r2, [r3, #56]	; 0x38
 8002f6e:	78fb      	ldrb	r3, [r7, #3]
 8002f70:	4293      	cmp	r3, r2
 8002f72:	bf28      	it	cs
 8002f74:	4613      	movcs	r3, r2
 8002f76:	70fb      	strb	r3, [r7, #3]
                                  if (prio_new == p_tcb_owner->Prio) {
 8002f78:	68fb      	ldr	r3, [r7, #12]
 8002f7a:	f893 3037 	ldrb.w	r3, [r3, #55]	; 0x37
 8002f7e:	78fa      	ldrb	r2, [r7, #3]
 8002f80:	429a      	cmp	r2, r3
 8002f82:	d104      	bne.n	8002f8e <OS_TaskChangePrio+0x12a>
                                      p_tcb_owner = (OS_TCB *)0;
 8002f84:	2300      	movs	r3, #0
 8002f86:	60fb      	str	r3, [r7, #12]
#endif
                                  }
                              }
                          }
#endif
                         break;
 8002f88:	e001      	b.n	8002f8e <OS_TaskChangePrio+0x12a>

                     case OS_TASK_PEND_ON_TASK_Q:
                     case OS_TASK_PEND_ON_TASK_SEM:
                     default:
                          break;
 8002f8a:	bf00      	nop
 8002f8c:	e000      	b.n	8002f90 <OS_TaskChangePrio+0x12c>
#endif
                                  }
                              }
                          }
#endif
                         break;
 8002f8e:	bf00      	nop
                     case OS_TASK_PEND_ON_TASK_Q:
                     case OS_TASK_PEND_ON_TASK_SEM:
                     default:
                          break;
                 }
                 break;
 8002f90:	bf00      	nop

            default:
                 return;
        }
        p_tcb = p_tcb_owner;
 8002f92:	68fb      	ldr	r3, [r7, #12]
 8002f94:	607b      	str	r3, [r7, #4]
    } while (p_tcb != (OS_TCB *)0);
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	2b00      	cmp	r3, #0
 8002f9a:	f47f af69 	bne.w	8002e70 <OS_TaskChangePrio+0xc>
 8002f9e:	e000      	b.n	8002fa2 <OS_TaskChangePrio+0x13e>
                          break;
                 }
                 break;

            default:
                 return;
 8002fa0:	bf00      	nop
        }
        p_tcb = p_tcb_owner;
    } while (p_tcb != (OS_TCB *)0);
}
 8002fa2:	3710      	adds	r7, #16
 8002fa4:	46bd      	mov	sp, r7
 8002fa6:	bd80      	pop	{r7, pc}
 8002fa8:	200025f8 	.word	0x200025f8

08002fac <OS_MsgPoolInit>:
* Note(s)    : 1) This function is INTERNAL to uC/OS-III and your application MUST NOT call it.
************************************************************************************************************************
*/

void  OS_MsgPoolInit (OS_ERR  *p_err)
{
 8002fac:	b480      	push	{r7}
 8002fae:	b087      	sub	sp, #28
 8002fb0:	af00      	add	r7, sp, #0
 8002fb2:	6078      	str	r0, [r7, #4]
        return;
    }
#endif

#if OS_CFG_ARG_CHK_EN > 0u
    if (OSCfg_MsgPoolBasePtr == (OS_MSG *)0) {
 8002fb4:	4b2d      	ldr	r3, [pc, #180]	; (800306c <OS_MsgPoolInit+0xc0>)
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	2b00      	cmp	r3, #0
 8002fba:	d104      	bne.n	8002fc6 <OS_MsgPoolInit+0x1a>
       *p_err = OS_ERR_MSG_POOL_NULL_PTR;
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	f245 721e 	movw	r2, #22302	; 0x571e
 8002fc2:	801a      	strh	r2, [r3, #0]
        return;
 8002fc4:	e04e      	b.n	8003064 <OS_MsgPoolInit+0xb8>
    }
    if (OSCfg_MsgPoolSize == (OS_MSG_QTY)0) {
 8002fc6:	4b2a      	ldr	r3, [pc, #168]	; (8003070 <OS_MsgPoolInit+0xc4>)
 8002fc8:	881b      	ldrh	r3, [r3, #0]
 8002fca:	2b00      	cmp	r3, #0
 8002fcc:	d104      	bne.n	8002fd8 <OS_MsgPoolInit+0x2c>
       *p_err = OS_ERR_MSG_POOL_EMPTY;
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	f245 721d 	movw	r2, #22301	; 0x571d
 8002fd4:	801a      	strh	r2, [r3, #0]
        return;
 8002fd6:	e045      	b.n	8003064 <OS_MsgPoolInit+0xb8>
    }
#endif

    p_msg1 = OSCfg_MsgPoolBasePtr;
 8002fd8:	4b24      	ldr	r3, [pc, #144]	; (800306c <OS_MsgPoolInit+0xc0>)
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	617b      	str	r3, [r7, #20]
    p_msg2 = OSCfg_MsgPoolBasePtr;
 8002fde:	4b23      	ldr	r3, [pc, #140]	; (800306c <OS_MsgPoolInit+0xc0>)
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	613b      	str	r3, [r7, #16]
    p_msg2++;
 8002fe4:	693b      	ldr	r3, [r7, #16]
 8002fe6:	3310      	adds	r3, #16
 8002fe8:	613b      	str	r3, [r7, #16]
    loops  = OSCfg_MsgPoolSize - 1u;
 8002fea:	4b21      	ldr	r3, [pc, #132]	; (8003070 <OS_MsgPoolInit+0xc4>)
 8002fec:	881b      	ldrh	r3, [r3, #0]
 8002fee:	3b01      	subs	r3, #1
 8002ff0:	81bb      	strh	r3, [r7, #12]
    for (i = 0u; i < loops; i++) {                          /* Init. list of free OS_MSGs                             */
 8002ff2:	2300      	movs	r3, #0
 8002ff4:	81fb      	strh	r3, [r7, #14]
 8002ff6:	e014      	b.n	8003022 <OS_MsgPoolInit+0x76>
        p_msg1->NextPtr = p_msg2;
 8002ff8:	697b      	ldr	r3, [r7, #20]
 8002ffa:	693a      	ldr	r2, [r7, #16]
 8002ffc:	601a      	str	r2, [r3, #0]
        p_msg1->MsgPtr  = (void      *)0;
 8002ffe:	697b      	ldr	r3, [r7, #20]
 8003000:	2200      	movs	r2, #0
 8003002:	605a      	str	r2, [r3, #4]
        p_msg1->MsgSize = (OS_MSG_SIZE)0u;
 8003004:	697b      	ldr	r3, [r7, #20]
 8003006:	2200      	movs	r2, #0
 8003008:	811a      	strh	r2, [r3, #8]
        p_msg1->MsgTS   = (CPU_TS     )0u;
 800300a:	697b      	ldr	r3, [r7, #20]
 800300c:	2200      	movs	r2, #0
 800300e:	60da      	str	r2, [r3, #12]
        p_msg1++;
 8003010:	697b      	ldr	r3, [r7, #20]
 8003012:	3310      	adds	r3, #16
 8003014:	617b      	str	r3, [r7, #20]
        p_msg2++;
 8003016:	693b      	ldr	r3, [r7, #16]
 8003018:	3310      	adds	r3, #16
 800301a:	613b      	str	r3, [r7, #16]

    p_msg1 = OSCfg_MsgPoolBasePtr;
    p_msg2 = OSCfg_MsgPoolBasePtr;
    p_msg2++;
    loops  = OSCfg_MsgPoolSize - 1u;
    for (i = 0u; i < loops; i++) {                          /* Init. list of free OS_MSGs                             */
 800301c:	89fb      	ldrh	r3, [r7, #14]
 800301e:	3301      	adds	r3, #1
 8003020:	81fb      	strh	r3, [r7, #14]
 8003022:	89fa      	ldrh	r2, [r7, #14]
 8003024:	89bb      	ldrh	r3, [r7, #12]
 8003026:	429a      	cmp	r2, r3
 8003028:	d3e6      	bcc.n	8002ff8 <OS_MsgPoolInit+0x4c>
        p_msg1->MsgSize = (OS_MSG_SIZE)0u;
        p_msg1->MsgTS   = (CPU_TS     )0u;
        p_msg1++;
        p_msg2++;
    }
    p_msg1->NextPtr = (OS_MSG    *)0;                       /* Last OS_MSG                                            */
 800302a:	697b      	ldr	r3, [r7, #20]
 800302c:	2200      	movs	r2, #0
 800302e:	601a      	str	r2, [r3, #0]
    p_msg1->MsgPtr  = (void      *)0;
 8003030:	697b      	ldr	r3, [r7, #20]
 8003032:	2200      	movs	r2, #0
 8003034:	605a      	str	r2, [r3, #4]
    p_msg1->MsgSize = (OS_MSG_SIZE)0u;
 8003036:	697b      	ldr	r3, [r7, #20]
 8003038:	2200      	movs	r2, #0
 800303a:	811a      	strh	r2, [r3, #8]
    p_msg1->MsgTS   = (CPU_TS     )0u;
 800303c:	697b      	ldr	r3, [r7, #20]
 800303e:	2200      	movs	r2, #0
 8003040:	60da      	str	r2, [r3, #12]

    OSMsgPool.NextPtr    =  OSCfg_MsgPoolBasePtr;
 8003042:	4b0a      	ldr	r3, [pc, #40]	; (800306c <OS_MsgPoolInit+0xc0>)
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	4a0b      	ldr	r2, [pc, #44]	; (8003074 <OS_MsgPoolInit+0xc8>)
 8003048:	6013      	str	r3, [r2, #0]
    OSMsgPool.NbrFree    =  OSCfg_MsgPoolSize;
 800304a:	4b09      	ldr	r3, [pc, #36]	; (8003070 <OS_MsgPoolInit+0xc4>)
 800304c:	881a      	ldrh	r2, [r3, #0]
 800304e:	4b09      	ldr	r3, [pc, #36]	; (8003074 <OS_MsgPoolInit+0xc8>)
 8003050:	809a      	strh	r2, [r3, #4]
    OSMsgPool.NbrUsed    = (OS_MSG_QTY)0;
 8003052:	4b08      	ldr	r3, [pc, #32]	; (8003074 <OS_MsgPoolInit+0xc8>)
 8003054:	2200      	movs	r2, #0
 8003056:	80da      	strh	r2, [r3, #6]
#if OS_CFG_DBG_EN > 0u
    OSMsgPool.NbrUsedMax = (OS_MSG_QTY)0;
 8003058:	4b06      	ldr	r3, [pc, #24]	; (8003074 <OS_MsgPoolInit+0xc8>)
 800305a:	2200      	movs	r2, #0
 800305c:	811a      	strh	r2, [r3, #8]
#endif
   *p_err                =  OS_ERR_NONE;
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	2200      	movs	r2, #0
 8003062:	801a      	strh	r2, [r3, #0]
}
 8003064:	371c      	adds	r7, #28
 8003066:	46bd      	mov	sp, r7
 8003068:	bc80      	pop	{r7}
 800306a:	4770      	bx	lr
 800306c:	0800e698 	.word	0x0800e698
 8003070:	0800e694 	.word	0x0800e694
 8003074:	200026e8 	.word	0x200026e8

08003078 <OS_MsgQInit>:
************************************************************************************************************************
*/

void  OS_MsgQInit (OS_MSG_Q    *p_msg_q,
                   OS_MSG_QTY   size)
{
 8003078:	b480      	push	{r7}
 800307a:	b083      	sub	sp, #12
 800307c:	af00      	add	r7, sp, #0
 800307e:	6078      	str	r0, [r7, #4]
 8003080:	460b      	mov	r3, r1
 8003082:	807b      	strh	r3, [r7, #2]
    p_msg_q->NbrEntriesSize = (OS_MSG_QTY)size;
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	887a      	ldrh	r2, [r7, #2]
 8003088:	811a      	strh	r2, [r3, #8]
    p_msg_q->NbrEntries     = (OS_MSG_QTY)0;
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	2200      	movs	r2, #0
 800308e:	815a      	strh	r2, [r3, #10]
#if OS_CFG_DBG_EN > 0u
    p_msg_q->NbrEntriesMax  = (OS_MSG_QTY)0;
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	2200      	movs	r2, #0
 8003094:	819a      	strh	r2, [r3, #12]
#endif
    p_msg_q->InPtr          = (OS_MSG   *)0;
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	2200      	movs	r2, #0
 800309a:	601a      	str	r2, [r3, #0]
    p_msg_q->OutPtr         = (OS_MSG   *)0;
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	2200      	movs	r2, #0
 80030a0:	605a      	str	r2, [r3, #4]
}
 80030a2:	bf00      	nop
 80030a4:	370c      	adds	r7, #12
 80030a6:	46bd      	mov	sp, r7
 80030a8:	bc80      	pop	{r7}
 80030aa:	4770      	bx	lr

080030ac <OS_MsgQGet>:

void  *OS_MsgQGet (OS_MSG_Q     *p_msg_q,
                   OS_MSG_SIZE  *p_msg_size,
                   CPU_TS       *p_ts,
                   OS_ERR       *p_err)
{
 80030ac:	b480      	push	{r7}
 80030ae:	b087      	sub	sp, #28
 80030b0:	af00      	add	r7, sp, #0
 80030b2:	60f8      	str	r0, [r7, #12]
 80030b4:	60b9      	str	r1, [r7, #8]
 80030b6:	607a      	str	r2, [r7, #4]
 80030b8:	603b      	str	r3, [r7, #0]
        OS_SAFETY_CRITICAL_EXCEPTION();
        return ((void *)0);
    }
#endif

    if (p_msg_q->NbrEntries == (OS_MSG_QTY)0) {             /* Is the queue empty?                                    */
 80030ba:	68fb      	ldr	r3, [r7, #12]
 80030bc:	895b      	ldrh	r3, [r3, #10]
 80030be:	2b00      	cmp	r3, #0
 80030c0:	d10e      	bne.n	80030e0 <OS_MsgQGet+0x34>
       *p_msg_size = (OS_MSG_SIZE)0;                        /* Yes                                                    */
 80030c2:	68bb      	ldr	r3, [r7, #8]
 80030c4:	2200      	movs	r2, #0
 80030c6:	801a      	strh	r2, [r3, #0]
        if (p_ts != (CPU_TS *)0) {
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	2b00      	cmp	r3, #0
 80030cc:	d002      	beq.n	80030d4 <OS_MsgQGet+0x28>
           *p_ts  = (CPU_TS  )0;
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	2200      	movs	r2, #0
 80030d2:	601a      	str	r2, [r3, #0]
        }
       *p_err = OS_ERR_Q_EMPTY;
 80030d4:	683b      	ldr	r3, [r7, #0]
 80030d6:	f246 5292 	movw	r2, #26002	; 0x6592
 80030da:	801a      	strh	r2, [r3, #0]
        return ((void *)0);
 80030dc:	2300      	movs	r3, #0
 80030de:	e03c      	b.n	800315a <OS_MsgQGet+0xae>
    }

    p_msg           = p_msg_q->OutPtr;                      /* No, get the next message to extract from the queue     */
 80030e0:	68fb      	ldr	r3, [r7, #12]
 80030e2:	685b      	ldr	r3, [r3, #4]
 80030e4:	617b      	str	r3, [r7, #20]
    p_void          = p_msg->MsgPtr;
 80030e6:	697b      	ldr	r3, [r7, #20]
 80030e8:	685b      	ldr	r3, [r3, #4]
 80030ea:	613b      	str	r3, [r7, #16]
   *p_msg_size      = p_msg->MsgSize;
 80030ec:	697b      	ldr	r3, [r7, #20]
 80030ee:	891a      	ldrh	r2, [r3, #8]
 80030f0:	68bb      	ldr	r3, [r7, #8]
 80030f2:	801a      	strh	r2, [r3, #0]
    if (p_ts != (CPU_TS *)0) {
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	2b00      	cmp	r3, #0
 80030f8:	d003      	beq.n	8003102 <OS_MsgQGet+0x56>
       *p_ts  = p_msg->MsgTS;
 80030fa:	697b      	ldr	r3, [r7, #20]
 80030fc:	68da      	ldr	r2, [r3, #12]
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	601a      	str	r2, [r3, #0]
    }

    p_msg_q->OutPtr = p_msg->NextPtr;                       /* Point to next message to extract                       */
 8003102:	697b      	ldr	r3, [r7, #20]
 8003104:	681a      	ldr	r2, [r3, #0]
 8003106:	68fb      	ldr	r3, [r7, #12]
 8003108:	605a      	str	r2, [r3, #4]

    if (p_msg_q->OutPtr == (OS_MSG *)0) {                   /* Are there any more messages in the queue?              */
 800310a:	68fb      	ldr	r3, [r7, #12]
 800310c:	685b      	ldr	r3, [r3, #4]
 800310e:	2b00      	cmp	r3, #0
 8003110:	d106      	bne.n	8003120 <OS_MsgQGet+0x74>
        p_msg_q->InPtr      = (OS_MSG   *)0;                /* No                                                     */
 8003112:	68fb      	ldr	r3, [r7, #12]
 8003114:	2200      	movs	r2, #0
 8003116:	601a      	str	r2, [r3, #0]
        p_msg_q->NbrEntries = (OS_MSG_QTY)0;
 8003118:	68fb      	ldr	r3, [r7, #12]
 800311a:	2200      	movs	r2, #0
 800311c:	815a      	strh	r2, [r3, #10]
 800311e:	e005      	b.n	800312c <OS_MsgQGet+0x80>
    } else {
        p_msg_q->NbrEntries--;                              /* Yes, One less message in the queue                     */
 8003120:	68fb      	ldr	r3, [r7, #12]
 8003122:	895b      	ldrh	r3, [r3, #10]
 8003124:	3b01      	subs	r3, #1
 8003126:	b29a      	uxth	r2, r3
 8003128:	68fb      	ldr	r3, [r7, #12]
 800312a:	815a      	strh	r2, [r3, #10]
    }

    p_msg->NextPtr    = OSMsgPool.NextPtr;                  /* Return message control block to free list              */
 800312c:	4b0d      	ldr	r3, [pc, #52]	; (8003164 <OS_MsgQGet+0xb8>)
 800312e:	681a      	ldr	r2, [r3, #0]
 8003130:	697b      	ldr	r3, [r7, #20]
 8003132:	601a      	str	r2, [r3, #0]
    OSMsgPool.NextPtr = p_msg;
 8003134:	4a0b      	ldr	r2, [pc, #44]	; (8003164 <OS_MsgQGet+0xb8>)
 8003136:	697b      	ldr	r3, [r7, #20]
 8003138:	6013      	str	r3, [r2, #0]
    OSMsgPool.NbrFree++;
 800313a:	4b0a      	ldr	r3, [pc, #40]	; (8003164 <OS_MsgQGet+0xb8>)
 800313c:	889b      	ldrh	r3, [r3, #4]
 800313e:	3301      	adds	r3, #1
 8003140:	b29a      	uxth	r2, r3
 8003142:	4b08      	ldr	r3, [pc, #32]	; (8003164 <OS_MsgQGet+0xb8>)
 8003144:	809a      	strh	r2, [r3, #4]
    OSMsgPool.NbrUsed--;
 8003146:	4b07      	ldr	r3, [pc, #28]	; (8003164 <OS_MsgQGet+0xb8>)
 8003148:	88db      	ldrh	r3, [r3, #6]
 800314a:	3b01      	subs	r3, #1
 800314c:	b29a      	uxth	r2, r3
 800314e:	4b05      	ldr	r3, [pc, #20]	; (8003164 <OS_MsgQGet+0xb8>)
 8003150:	80da      	strh	r2, [r3, #6]

   *p_err             = OS_ERR_NONE;
 8003152:	683b      	ldr	r3, [r7, #0]
 8003154:	2200      	movs	r2, #0
 8003156:	801a      	strh	r2, [r3, #0]
    return (p_void);
 8003158:	693b      	ldr	r3, [r7, #16]
}
 800315a:	4618      	mov	r0, r3
 800315c:	371c      	adds	r7, #28
 800315e:	46bd      	mov	sp, r7
 8003160:	bc80      	pop	{r7}
 8003162:	4770      	bx	lr
 8003164:	200026e8 	.word	0x200026e8

08003168 <OS_MsgQPut>:
                  void         *p_void,
                  OS_MSG_SIZE   msg_size,
                  OS_OPT        opt,
                  CPU_TS        ts,
                  OS_ERR       *p_err)
{
 8003168:	b480      	push	{r7}
 800316a:	b087      	sub	sp, #28
 800316c:	af00      	add	r7, sp, #0
 800316e:	60f8      	str	r0, [r7, #12]
 8003170:	60b9      	str	r1, [r7, #8]
 8003172:	4611      	mov	r1, r2
 8003174:	461a      	mov	r2, r3
 8003176:	460b      	mov	r3, r1
 8003178:	80fb      	strh	r3, [r7, #6]
 800317a:	4613      	mov	r3, r2
 800317c:	80bb      	strh	r3, [r7, #4]
        OS_SAFETY_CRITICAL_EXCEPTION();
        return;
    }
#endif

    if (p_msg_q->NbrEntries >= p_msg_q->NbrEntriesSize) {
 800317e:	68fb      	ldr	r3, [r7, #12]
 8003180:	895a      	ldrh	r2, [r3, #10]
 8003182:	68fb      	ldr	r3, [r7, #12]
 8003184:	891b      	ldrh	r3, [r3, #8]
 8003186:	429a      	cmp	r2, r3
 8003188:	d304      	bcc.n	8003194 <OS_MsgQPut+0x2c>
       *p_err = OS_ERR_Q_MAX;                               /* Message queue cannot accept any more messages          */
 800318a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800318c:	f246 5293 	movw	r2, #26003	; 0x6593
 8003190:	801a      	strh	r2, [r3, #0]
        return;
 8003192:	e06b      	b.n	800326c <OS_MsgQPut+0x104>
    }

    if (OSMsgPool.NbrFree == (OS_MSG_QTY)0) {
 8003194:	4b37      	ldr	r3, [pc, #220]	; (8003274 <OS_MsgQPut+0x10c>)
 8003196:	889b      	ldrh	r3, [r3, #4]
 8003198:	2b00      	cmp	r3, #0
 800319a:	d104      	bne.n	80031a6 <OS_MsgQPut+0x3e>
       *p_err = OS_ERR_MSG_POOL_EMPTY;                      /* No more OS_MSG to use                                  */
 800319c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800319e:	f245 721d 	movw	r2, #22301	; 0x571d
 80031a2:	801a      	strh	r2, [r3, #0]
        return;
 80031a4:	e062      	b.n	800326c <OS_MsgQPut+0x104>
    }

    p_msg             = OSMsgPool.NextPtr;                  /* Remove message control block from free list            */
 80031a6:	4b33      	ldr	r3, [pc, #204]	; (8003274 <OS_MsgQPut+0x10c>)
 80031a8:	681b      	ldr	r3, [r3, #0]
 80031aa:	617b      	str	r3, [r7, #20]
    OSMsgPool.NextPtr = p_msg->NextPtr;
 80031ac:	697b      	ldr	r3, [r7, #20]
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	4a30      	ldr	r2, [pc, #192]	; (8003274 <OS_MsgQPut+0x10c>)
 80031b2:	6013      	str	r3, [r2, #0]
    OSMsgPool.NbrFree--;
 80031b4:	4b2f      	ldr	r3, [pc, #188]	; (8003274 <OS_MsgQPut+0x10c>)
 80031b6:	889b      	ldrh	r3, [r3, #4]
 80031b8:	3b01      	subs	r3, #1
 80031ba:	b29a      	uxth	r2, r3
 80031bc:	4b2d      	ldr	r3, [pc, #180]	; (8003274 <OS_MsgQPut+0x10c>)
 80031be:	809a      	strh	r2, [r3, #4]
    OSMsgPool.NbrUsed++;
 80031c0:	4b2c      	ldr	r3, [pc, #176]	; (8003274 <OS_MsgQPut+0x10c>)
 80031c2:	88db      	ldrh	r3, [r3, #6]
 80031c4:	3301      	adds	r3, #1
 80031c6:	b29a      	uxth	r2, r3
 80031c8:	4b2a      	ldr	r3, [pc, #168]	; (8003274 <OS_MsgQPut+0x10c>)
 80031ca:	80da      	strh	r2, [r3, #6]

#if OS_CFG_DBG_EN > 0u
    if (OSMsgPool.NbrUsedMax < OSMsgPool.NbrUsed) {
 80031cc:	4b29      	ldr	r3, [pc, #164]	; (8003274 <OS_MsgQPut+0x10c>)
 80031ce:	891a      	ldrh	r2, [r3, #8]
 80031d0:	4b28      	ldr	r3, [pc, #160]	; (8003274 <OS_MsgQPut+0x10c>)
 80031d2:	88db      	ldrh	r3, [r3, #6]
 80031d4:	429a      	cmp	r2, r3
 80031d6:	d203      	bcs.n	80031e0 <OS_MsgQPut+0x78>
        OSMsgPool.NbrUsedMax = OSMsgPool.NbrUsed;
 80031d8:	4b26      	ldr	r3, [pc, #152]	; (8003274 <OS_MsgQPut+0x10c>)
 80031da:	88da      	ldrh	r2, [r3, #6]
 80031dc:	4b25      	ldr	r3, [pc, #148]	; (8003274 <OS_MsgQPut+0x10c>)
 80031de:	811a      	strh	r2, [r3, #8]
    }
#endif

    if (p_msg_q->NbrEntries == (OS_MSG_QTY)0) {             /* Is this first message placed in the queue?             */
 80031e0:	68fb      	ldr	r3, [r7, #12]
 80031e2:	895b      	ldrh	r3, [r3, #10]
 80031e4:	2b00      	cmp	r3, #0
 80031e6:	d10c      	bne.n	8003202 <OS_MsgQPut+0x9a>
        p_msg_q->InPtr         = p_msg;                     /* Yes                                                    */
 80031e8:	68fb      	ldr	r3, [r7, #12]
 80031ea:	697a      	ldr	r2, [r7, #20]
 80031ec:	601a      	str	r2, [r3, #0]
        p_msg_q->OutPtr        = p_msg;
 80031ee:	68fb      	ldr	r3, [r7, #12]
 80031f0:	697a      	ldr	r2, [r7, #20]
 80031f2:	605a      	str	r2, [r3, #4]
        p_msg_q->NbrEntries    = (OS_MSG_QTY)1;
 80031f4:	68fb      	ldr	r3, [r7, #12]
 80031f6:	2201      	movs	r2, #1
 80031f8:	815a      	strh	r2, [r3, #10]
        p_msg->NextPtr         = (OS_MSG *)0;
 80031fa:	697b      	ldr	r3, [r7, #20]
 80031fc:	2200      	movs	r2, #0
 80031fe:	601a      	str	r2, [r3, #0]
 8003200:	e01e      	b.n	8003240 <OS_MsgQPut+0xd8>
    } else {                                                /* No                                                     */
        if ((opt & OS_OPT_POST_LIFO) == OS_OPT_POST_FIFO) { /* Is it FIFO or LIFO?                                    */
 8003202:	88bb      	ldrh	r3, [r7, #4]
 8003204:	f003 0310 	and.w	r3, r3, #16
 8003208:	2b00      	cmp	r3, #0
 800320a:	d10c      	bne.n	8003226 <OS_MsgQPut+0xbe>
            p_msg_in           = p_msg_q->InPtr;            /* FIFO, add to the head                                  */
 800320c:	68fb      	ldr	r3, [r7, #12]
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	613b      	str	r3, [r7, #16]
            p_msg_in->NextPtr  = p_msg;
 8003212:	693b      	ldr	r3, [r7, #16]
 8003214:	697a      	ldr	r2, [r7, #20]
 8003216:	601a      	str	r2, [r3, #0]
            p_msg_q->InPtr     = p_msg;
 8003218:	68fb      	ldr	r3, [r7, #12]
 800321a:	697a      	ldr	r2, [r7, #20]
 800321c:	601a      	str	r2, [r3, #0]
            p_msg->NextPtr     = (OS_MSG *)0;
 800321e:	697b      	ldr	r3, [r7, #20]
 8003220:	2200      	movs	r2, #0
 8003222:	601a      	str	r2, [r3, #0]
 8003224:	e006      	b.n	8003234 <OS_MsgQPut+0xcc>
        } else {
            p_msg->NextPtr     = p_msg_q->OutPtr;           /* LIFO, add to the tail                                  */
 8003226:	68fb      	ldr	r3, [r7, #12]
 8003228:	685a      	ldr	r2, [r3, #4]
 800322a:	697b      	ldr	r3, [r7, #20]
 800322c:	601a      	str	r2, [r3, #0]
            p_msg_q->OutPtr    = p_msg;
 800322e:	68fb      	ldr	r3, [r7, #12]
 8003230:	697a      	ldr	r2, [r7, #20]
 8003232:	605a      	str	r2, [r3, #4]
        }
        p_msg_q->NbrEntries++;
 8003234:	68fb      	ldr	r3, [r7, #12]
 8003236:	895b      	ldrh	r3, [r3, #10]
 8003238:	3301      	adds	r3, #1
 800323a:	b29a      	uxth	r2, r3
 800323c:	68fb      	ldr	r3, [r7, #12]
 800323e:	815a      	strh	r2, [r3, #10]
    }

#if OS_CFG_DBG_EN > 0u
    if (p_msg_q->NbrEntriesMax < p_msg_q->NbrEntries) {
 8003240:	68fb      	ldr	r3, [r7, #12]
 8003242:	899a      	ldrh	r2, [r3, #12]
 8003244:	68fb      	ldr	r3, [r7, #12]
 8003246:	895b      	ldrh	r3, [r3, #10]
 8003248:	429a      	cmp	r2, r3
 800324a:	d203      	bcs.n	8003254 <OS_MsgQPut+0xec>
        p_msg_q->NbrEntriesMax = p_msg_q->NbrEntries;
 800324c:	68fb      	ldr	r3, [r7, #12]
 800324e:	895a      	ldrh	r2, [r3, #10]
 8003250:	68fb      	ldr	r3, [r7, #12]
 8003252:	819a      	strh	r2, [r3, #12]
    }
#endif

    p_msg->MsgPtr  = p_void;                                /* Deposit message in the message queue entry             */
 8003254:	697b      	ldr	r3, [r7, #20]
 8003256:	68ba      	ldr	r2, [r7, #8]
 8003258:	605a      	str	r2, [r3, #4]
    p_msg->MsgSize = msg_size;
 800325a:	697b      	ldr	r3, [r7, #20]
 800325c:	88fa      	ldrh	r2, [r7, #6]
 800325e:	811a      	strh	r2, [r3, #8]
    p_msg->MsgTS   = ts;
 8003260:	697b      	ldr	r3, [r7, #20]
 8003262:	6a3a      	ldr	r2, [r7, #32]
 8003264:	60da      	str	r2, [r3, #12]
   *p_err          = OS_ERR_NONE;
 8003266:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003268:	2200      	movs	r2, #0
 800326a:	801a      	strh	r2, [r3, #0]
}
 800326c:	371c      	adds	r7, #28
 800326e:	46bd      	mov	sp, r7
 8003270:	bc80      	pop	{r7}
 8003272:	4770      	bx	lr
 8003274:	200026e8 	.word	0x200026e8

08003278 <OSInit>:
* Returns    : none
************************************************************************************************************************
*/

void  OSInit (OS_ERR  *p_err)
{
 8003278:	b580      	push	{r7, lr}
 800327a:	b084      	sub	sp, #16
 800327c:	af00      	add	r7, sp, #0
 800327e:	6078      	str	r0, [r7, #4]
        OS_SAFETY_CRITICAL_EXCEPTION();
        return;
    }
#endif

    OSInitHook();                                           /* Call port specific initialization code                 */
 8003280:	f002 fe44 	bl	8005f0c <OSInitHook>

    OSIntNestingCtr                 = (OS_NESTING_CTR)0;    /* Clear the interrupt nesting counter                    */
 8003284:	4b60      	ldr	r3, [pc, #384]	; (8003408 <OSInit+0x190>)
 8003286:	2200      	movs	r2, #0
 8003288:	701a      	strb	r2, [r3, #0]

    OSRunning                       =  OS_STATE_OS_STOPPED; /* Indicate that multitasking not started                 */
 800328a:	4b60      	ldr	r3, [pc, #384]	; (800340c <OSInit+0x194>)
 800328c:	2200      	movs	r2, #0
 800328e:	701a      	strb	r2, [r3, #0]

    OSSchedLockNestingCtr           = (OS_NESTING_CTR)0;    /* Clear the scheduling lock counter                      */
 8003290:	4b5f      	ldr	r3, [pc, #380]	; (8003410 <OSInit+0x198>)
 8003292:	2200      	movs	r2, #0
 8003294:	701a      	strb	r2, [r3, #0]

    OSTCBCurPtr                     = (OS_TCB *)0;          /* Initialize OS_TCB pointers to a known state            */
 8003296:	4b5f      	ldr	r3, [pc, #380]	; (8003414 <OSInit+0x19c>)
 8003298:	2200      	movs	r2, #0
 800329a:	601a      	str	r2, [r3, #0]
    OSTCBHighRdyPtr                 = (OS_TCB *)0;
 800329c:	4b5e      	ldr	r3, [pc, #376]	; (8003418 <OSInit+0x1a0>)
 800329e:	2200      	movs	r2, #0
 80032a0:	601a      	str	r2, [r3, #0]

    OSPrioCur                       = (OS_PRIO)0;           /* Initialize priority variables to a known state         */
 80032a2:	4b5e      	ldr	r3, [pc, #376]	; (800341c <OSInit+0x1a4>)
 80032a4:	2200      	movs	r2, #0
 80032a6:	701a      	strb	r2, [r3, #0]
    OSPrioHighRdy                   = (OS_PRIO)0;
 80032a8:	4b5d      	ldr	r3, [pc, #372]	; (8003420 <OSInit+0x1a8>)
 80032aa:	2200      	movs	r2, #0
 80032ac:	701a      	strb	r2, [r3, #0]
    OSPrioSaved                     = (OS_PRIO)0;
 80032ae:	4b5d      	ldr	r3, [pc, #372]	; (8003424 <OSInit+0x1ac>)
 80032b0:	2200      	movs	r2, #0
 80032b2:	701a      	strb	r2, [r3, #0]

#if OS_CFG_SCHED_LOCK_TIME_MEAS_EN > 0u
    OSSchedLockTimeBegin            = (CPU_TS)0;
 80032b4:	4b5c      	ldr	r3, [pc, #368]	; (8003428 <OSInit+0x1b0>)
 80032b6:	2200      	movs	r2, #0
 80032b8:	601a      	str	r2, [r3, #0]
    OSSchedLockTimeMax              = (CPU_TS)0;
 80032ba:	4b5c      	ldr	r3, [pc, #368]	; (800342c <OSInit+0x1b4>)
 80032bc:	2200      	movs	r2, #0
 80032be:	601a      	str	r2, [r3, #0]
    OSSchedLockTimeMaxCur           = (CPU_TS)0;
 80032c0:	4b5b      	ldr	r3, [pc, #364]	; (8003430 <OSInit+0x1b8>)
 80032c2:	2200      	movs	r2, #0
 80032c4:	601a      	str	r2, [r3, #0]
#if OS_CFG_SCHED_ROUND_ROBIN_EN > 0u
    OSSchedRoundRobinEn             = DEF_FALSE;
    OSSchedRoundRobinDfltTimeQuanta = OSCfg_TickRate_Hz / 10u;
#endif

    if (OSCfg_ISRStkSize > (CPU_STK_SIZE)0) {
 80032c6:	4b5b      	ldr	r3, [pc, #364]	; (8003434 <OSInit+0x1bc>)
 80032c8:	681b      	ldr	r3, [r3, #0]
 80032ca:	2b00      	cmp	r3, #0
 80032cc:	d015      	beq.n	80032fa <OSInit+0x82>
        p_stk = OSCfg_ISRStkBasePtr;                        /* Clear exception stack for stack checking.              */
 80032ce:	4b5a      	ldr	r3, [pc, #360]	; (8003438 <OSInit+0x1c0>)
 80032d0:	681b      	ldr	r3, [r3, #0]
 80032d2:	60fb      	str	r3, [r7, #12]
        if (p_stk != (CPU_STK *)0) {
 80032d4:	68fb      	ldr	r3, [r7, #12]
 80032d6:	2b00      	cmp	r3, #0
 80032d8:	d00f      	beq.n	80032fa <OSInit+0x82>
            size  = OSCfg_ISRStkSize;
 80032da:	4b56      	ldr	r3, [pc, #344]	; (8003434 <OSInit+0x1bc>)
 80032dc:	681b      	ldr	r3, [r3, #0]
 80032de:	60bb      	str	r3, [r7, #8]
            while (size > (CPU_STK_SIZE)0) {
 80032e0:	e008      	b.n	80032f4 <OSInit+0x7c>
                size--;
 80032e2:	68bb      	ldr	r3, [r7, #8]
 80032e4:	3b01      	subs	r3, #1
 80032e6:	60bb      	str	r3, [r7, #8]
               *p_stk = (CPU_STK)0;
 80032e8:	68fb      	ldr	r3, [r7, #12]
 80032ea:	2200      	movs	r2, #0
 80032ec:	601a      	str	r2, [r3, #0]
                p_stk++;
 80032ee:	68fb      	ldr	r3, [r7, #12]
 80032f0:	3304      	adds	r3, #4
 80032f2:	60fb      	str	r3, [r7, #12]

    if (OSCfg_ISRStkSize > (CPU_STK_SIZE)0) {
        p_stk = OSCfg_ISRStkBasePtr;                        /* Clear exception stack for stack checking.              */
        if (p_stk != (CPU_STK *)0) {
            size  = OSCfg_ISRStkSize;
            while (size > (CPU_STK_SIZE)0) {
 80032f4:	68bb      	ldr	r3, [r7, #8]
 80032f6:	2b00      	cmp	r3, #0
 80032f8:	d1f3      	bne.n	80032e2 <OSInit+0x6a>
            }
        }
    }

#if OS_CFG_APP_HOOKS_EN > 0u
    OS_AppTaskCreateHookPtr = (OS_APP_HOOK_TCB )0;          /* Clear application hook pointers                        */
 80032fa:	4b50      	ldr	r3, [pc, #320]	; (800343c <OSInit+0x1c4>)
 80032fc:	2200      	movs	r2, #0
 80032fe:	601a      	str	r2, [r3, #0]
    OS_AppTaskDelHookPtr    = (OS_APP_HOOK_TCB )0;
 8003300:	4b4f      	ldr	r3, [pc, #316]	; (8003440 <OSInit+0x1c8>)
 8003302:	2200      	movs	r2, #0
 8003304:	601a      	str	r2, [r3, #0]
    OS_AppTaskReturnHookPtr = (OS_APP_HOOK_TCB )0;
 8003306:	4b4f      	ldr	r3, [pc, #316]	; (8003444 <OSInit+0x1cc>)
 8003308:	2200      	movs	r2, #0
 800330a:	601a      	str	r2, [r3, #0]

    OS_AppIdleTaskHookPtr   = (OS_APP_HOOK_VOID)0;
 800330c:	4b4e      	ldr	r3, [pc, #312]	; (8003448 <OSInit+0x1d0>)
 800330e:	2200      	movs	r2, #0
 8003310:	601a      	str	r2, [r3, #0]
    OS_AppStatTaskHookPtr   = (OS_APP_HOOK_VOID)0;
 8003312:	4b4e      	ldr	r3, [pc, #312]	; (800344c <OSInit+0x1d4>)
 8003314:	2200      	movs	r2, #0
 8003316:	601a      	str	r2, [r3, #0]
    OS_AppTaskSwHookPtr     = (OS_APP_HOOK_VOID)0;
 8003318:	4b4d      	ldr	r3, [pc, #308]	; (8003450 <OSInit+0x1d8>)
 800331a:	2200      	movs	r2, #0
 800331c:	601a      	str	r2, [r3, #0]
    OS_AppTimeTickHookPtr   = (OS_APP_HOOK_VOID)0;
 800331e:	4b4d      	ldr	r3, [pc, #308]	; (8003454 <OSInit+0x1dc>)
 8003320:	2200      	movs	r2, #0
 8003322:	601a      	str	r2, [r3, #0]
#endif

#if OS_CFG_TASK_REG_TBL_SIZE > 0u
    OSTaskRegNextAvailID    = (OS_REG_ID)0;
 8003324:	4b4c      	ldr	r3, [pc, #304]	; (8003458 <OSInit+0x1e0>)
 8003326:	2200      	movs	r2, #0
 8003328:	701a      	strb	r2, [r3, #0]
#endif

    OS_PrioInit();                                          /* Initialize the priority bitmap table                   */
 800332a:	f001 fd1f 	bl	8004d6c <OS_PrioInit>

    OS_RdyListInit();                                       /* Initialize the Ready List                              */
 800332e:	f000 fd51 	bl	8003dd4 <OS_RdyListInit>

    
#if OS_CFG_FLAG_EN > 0u                                     /* Initialize the Event Flag module                       */
    OS_FlagInit(p_err);
 8003332:	6878      	ldr	r0, [r7, #4]
 8003334:	f001 f9fa 	bl	800472c <OS_FlagInit>
    if (*p_err != OS_ERR_NONE) {
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	881b      	ldrh	r3, [r3, #0]
 800333c:	2b00      	cmp	r3, #0
 800333e:	d14a      	bne.n	80033d6 <OSInit+0x15e>
    }
#endif


#if OS_CFG_MEM_EN > 0u                                      /* Initialize the Memory Manager module                   */
    OS_MemInit(p_err);
 8003340:	6878      	ldr	r0, [r7, #4]
 8003342:	f002 fc55 	bl	8005bf0 <OS_MemInit>
    if (*p_err != OS_ERR_NONE) {
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	881b      	ldrh	r3, [r3, #0]
 800334a:	2b00      	cmp	r3, #0
 800334c:	d145      	bne.n	80033da <OSInit+0x162>
    }
#endif


#if (OS_MSG_EN) > 0u                                        /* Initialize the free list of OS_MSGs                    */
    OS_MsgPoolInit(p_err);
 800334e:	6878      	ldr	r0, [r7, #4]
 8003350:	f7ff fe2c 	bl	8002fac <OS_MsgPoolInit>
    if (*p_err != OS_ERR_NONE) {
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	881b      	ldrh	r3, [r3, #0]
 8003358:	2b00      	cmp	r3, #0
 800335a:	d140      	bne.n	80033de <OSInit+0x166>
    }
#endif


#if OS_CFG_MUTEX_EN > 0u                                    /* Initialize the Mutex Manager module                    */
    OS_MutexInit(p_err);
 800335c:	6878      	ldr	r0, [r7, #4]
 800335e:	f002 f993 	bl	8005688 <OS_MutexInit>
    if (*p_err != OS_ERR_NONE) {
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	881b      	ldrh	r3, [r3, #0]
 8003366:	2b00      	cmp	r3, #0
 8003368:	d13b      	bne.n	80033e2 <OSInit+0x16a>
    }
#endif


#if OS_CFG_Q_EN > 0u
    OS_QInit(p_err);                                        /* Initialize the Message Queue Manager module            */
 800336a:	6878      	ldr	r0, [r7, #4]
 800336c:	f7fe ff48 	bl	8002200 <OS_QInit>
    if (*p_err != OS_ERR_NONE) {
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	881b      	ldrh	r3, [r3, #0]
 8003374:	2b00      	cmp	r3, #0
 8003376:	d136      	bne.n	80033e6 <OSInit+0x16e>
    }
#endif


#if OS_CFG_SEM_EN > 0u                                      /* Initialize the Semaphore Manager module                */
    OS_SemInit(p_err);
 8003378:	6878      	ldr	r0, [r7, #4]
 800337a:	f001 ff19 	bl	80051b0 <OS_SemInit>
    if (*p_err != OS_ERR_NONE) {
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	881b      	ldrh	r3, [r3, #0]
 8003382:	2b00      	cmp	r3, #0
 8003384:	d131      	bne.n	80033ea <OSInit+0x172>
        return;
    }
#endif


    OS_TaskInit(p_err);                                     /* Initialize the task manager                            */
 8003386:	6878      	ldr	r0, [r7, #4]
 8003388:	f7ff fabc 	bl	8002904 <OS_TaskInit>
    if (*p_err != OS_ERR_NONE) {
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	881b      	ldrh	r3, [r3, #0]
 8003390:	2b00      	cmp	r3, #0
 8003392:	d12c      	bne.n	80033ee <OSInit+0x176>
        return;
    }
#endif

    
    OS_IdleTaskInit(p_err);                                 /* Initialize the Idle Task                               */
 8003394:	6878      	ldr	r0, [r7, #4]
 8003396:	f000 fa21 	bl	80037dc <OS_IdleTaskInit>
    if (*p_err != OS_ERR_NONE) {
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	881b      	ldrh	r3, [r3, #0]
 800339e:	2b00      	cmp	r3, #0
 80033a0:	d127      	bne.n	80033f2 <OSInit+0x17a>
        return;
    }


    OS_TickTaskInit(p_err);                                 /* Initialize the Tick Task                               */
 80033a2:	6878      	ldr	r0, [r7, #4]
 80033a4:	f000 febe 	bl	8004124 <OS_TickTaskInit>
    if (*p_err != OS_ERR_NONE) {
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	881b      	ldrh	r3, [r3, #0]
 80033ac:	2b00      	cmp	r3, #0
 80033ae:	d122      	bne.n	80033f6 <OSInit+0x17e>
        return;
    }


#if OS_CFG_STAT_TASK_EN > 0u                                /* Initialize the Statistic Task                          */
    OS_StatTaskInit(p_err);
 80033b0:	6878      	ldr	r0, [r7, #4]
 80033b2:	f001 fc71 	bl	8004c98 <OS_StatTaskInit>
    if (*p_err != OS_ERR_NONE) {
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	881b      	ldrh	r3, [r3, #0]
 80033ba:	2b00      	cmp	r3, #0
 80033bc:	d11d      	bne.n	80033fa <OSInit+0x182>
    }
#endif


#if OS_CFG_TMR_EN > 0u                                      /* Initialize the Timer Manager module                    */
    OS_TmrInit(p_err);
 80033be:	6878      	ldr	r0, [r7, #4]
 80033c0:	f002 fc2c 	bl	8005c1c <OS_TmrInit>
    if (*p_err != OS_ERR_NONE) {
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	881b      	ldrh	r3, [r3, #0]
 80033c8:	2b00      	cmp	r3, #0
 80033ca:	d118      	bne.n	80033fe <OSInit+0x186>
    }
#endif


#if OS_CFG_DBG_EN > 0u
    OS_Dbg_Init();
 80033cc:	f002 f9ca 	bl	8005764 <OS_Dbg_Init>
#endif


    OSCfg_Init();
 80033d0:	f001 fee8 	bl	80051a4 <OSCfg_Init>
 80033d4:	e014      	b.n	8003400 <OSInit+0x188>

    
#if OS_CFG_FLAG_EN > 0u                                     /* Initialize the Event Flag module                       */
    OS_FlagInit(p_err);
    if (*p_err != OS_ERR_NONE) {
        return;
 80033d6:	bf00      	nop
 80033d8:	e012      	b.n	8003400 <OSInit+0x188>


#if OS_CFG_MEM_EN > 0u                                      /* Initialize the Memory Manager module                   */
    OS_MemInit(p_err);
    if (*p_err != OS_ERR_NONE) {
        return;
 80033da:	bf00      	nop
 80033dc:	e010      	b.n	8003400 <OSInit+0x188>


#if (OS_MSG_EN) > 0u                                        /* Initialize the free list of OS_MSGs                    */
    OS_MsgPoolInit(p_err);
    if (*p_err != OS_ERR_NONE) {
        return;
 80033de:	bf00      	nop
 80033e0:	e00e      	b.n	8003400 <OSInit+0x188>


#if OS_CFG_MUTEX_EN > 0u                                    /* Initialize the Mutex Manager module                    */
    OS_MutexInit(p_err);
    if (*p_err != OS_ERR_NONE) {
        return;
 80033e2:	bf00      	nop
 80033e4:	e00c      	b.n	8003400 <OSInit+0x188>


#if OS_CFG_Q_EN > 0u
    OS_QInit(p_err);                                        /* Initialize the Message Queue Manager module            */
    if (*p_err != OS_ERR_NONE) {
        return;
 80033e6:	bf00      	nop
 80033e8:	e00a      	b.n	8003400 <OSInit+0x188>


#if OS_CFG_SEM_EN > 0u                                      /* Initialize the Semaphore Manager module                */
    OS_SemInit(p_err);
    if (*p_err != OS_ERR_NONE) {
        return;
 80033ea:	bf00      	nop
 80033ec:	e008      	b.n	8003400 <OSInit+0x188>
#endif


    OS_TaskInit(p_err);                                     /* Initialize the task manager                            */
    if (*p_err != OS_ERR_NONE) {
        return;
 80033ee:	bf00      	nop
 80033f0:	e006      	b.n	8003400 <OSInit+0x188>
#endif

    
    OS_IdleTaskInit(p_err);                                 /* Initialize the Idle Task                               */
    if (*p_err != OS_ERR_NONE) {
        return;
 80033f2:	bf00      	nop
 80033f4:	e004      	b.n	8003400 <OSInit+0x188>
    }


    OS_TickTaskInit(p_err);                                 /* Initialize the Tick Task                               */
    if (*p_err != OS_ERR_NONE) {
        return;
 80033f6:	bf00      	nop
 80033f8:	e002      	b.n	8003400 <OSInit+0x188>


#if OS_CFG_STAT_TASK_EN > 0u                                /* Initialize the Statistic Task                          */
    OS_StatTaskInit(p_err);
    if (*p_err != OS_ERR_NONE) {
        return;
 80033fa:	bf00      	nop
 80033fc:	e000      	b.n	8003400 <OSInit+0x188>


#if OS_CFG_TMR_EN > 0u                                      /* Initialize the Timer Manager module                    */
    OS_TmrInit(p_err);
    if (*p_err != OS_ERR_NONE) {
        return;
 80033fe:	bf00      	nop
    OS_Dbg_Init();
#endif


    OSCfg_Init();
}
 8003400:	3710      	adds	r7, #16
 8003402:	46bd      	mov	sp, r7
 8003404:	bd80      	pop	{r7, pc}
 8003406:	bf00      	nop
 8003408:	20002624 	.word	0x20002624
 800340c:	2000239d 	.word	0x2000239d
 8003410:	2000238c 	.word	0x2000238c
 8003414:	200025f8 	.word	0x200025f8
 8003418:	20002604 	.word	0x20002604
 800341c:	2000252c 	.word	0x2000252c
 8003420:	20002520 	.word	0x20002520
 8003424:	20002600 	.word	0x20002600
 8003428:	200025f4 	.word	0x200025f4
 800342c:	20002818 	.word	0x20002818
 8003430:	20002608 	.word	0x20002608
 8003434:	0800e690 	.word	0x0800e690
 8003438:	0800e68c 	.word	0x0800e68c
 800343c:	20002528 	.word	0x20002528
 8003440:	20002614 	.word	0x20002614
 8003444:	20002390 	.word	0x20002390
 8003448:	200027f0 	.word	0x200027f0
 800344c:	2000280c 	.word	0x2000280c
 8003450:	200027fc 	.word	0x200027fc
 8003454:	20002618 	.word	0x20002618
 8003458:	2000239c 	.word	0x2000239c

0800345c <OSIntEnter>:
*              5) You are allowed to nest interrupts up to 250 levels deep.
************************************************************************************************************************
*/

void  OSIntEnter (void)
{
 800345c:	b480      	push	{r7}
 800345e:	af00      	add	r7, sp, #0
    if (OSRunning != OS_STATE_OS_RUNNING) {                 /* Is OS running?                                         */
 8003460:	4b0a      	ldr	r3, [pc, #40]	; (800348c <OSIntEnter+0x30>)
 8003462:	781b      	ldrb	r3, [r3, #0]
 8003464:	2b01      	cmp	r3, #1
 8003466:	d10a      	bne.n	800347e <OSIntEnter+0x22>
        return;                                             /* No                                                     */
    }

    if (OSIntNestingCtr >= (OS_NESTING_CTR)250u) {          /* Have we nested past 250 levels?                        */
 8003468:	4b09      	ldr	r3, [pc, #36]	; (8003490 <OSIntEnter+0x34>)
 800346a:	781b      	ldrb	r3, [r3, #0]
 800346c:	2bf9      	cmp	r3, #249	; 0xf9
 800346e:	d808      	bhi.n	8003482 <OSIntEnter+0x26>
        return;                                             /* Yes                                                    */
    }

    OSIntNestingCtr++;                                      /* Increment ISR nesting level                            */
 8003470:	4b07      	ldr	r3, [pc, #28]	; (8003490 <OSIntEnter+0x34>)
 8003472:	781b      	ldrb	r3, [r3, #0]
 8003474:	3301      	adds	r3, #1
 8003476:	b2da      	uxtb	r2, r3
 8003478:	4b05      	ldr	r3, [pc, #20]	; (8003490 <OSIntEnter+0x34>)
 800347a:	701a      	strb	r2, [r3, #0]
 800347c:	e002      	b.n	8003484 <OSIntEnter+0x28>
*/

void  OSIntEnter (void)
{
    if (OSRunning != OS_STATE_OS_RUNNING) {                 /* Is OS running?                                         */
        return;                                             /* No                                                     */
 800347e:	bf00      	nop
 8003480:	e000      	b.n	8003484 <OSIntEnter+0x28>
    }

    if (OSIntNestingCtr >= (OS_NESTING_CTR)250u) {          /* Have we nested past 250 levels?                        */
        return;                                             /* Yes                                                    */
 8003482:	bf00      	nop
    }

    OSIntNestingCtr++;                                      /* Increment ISR nesting level                            */
}
 8003484:	46bd      	mov	sp, r7
 8003486:	bc80      	pop	{r7}
 8003488:	4770      	bx	lr
 800348a:	bf00      	nop
 800348c:	2000239d 	.word	0x2000239d
 8003490:	20002624 	.word	0x20002624

08003494 <OSIntExit>:
*              2) Rescheduling is prevented when the scheduler is locked (see OSSchedLock())
************************************************************************************************************************
*/

void  OSIntExit (void)
{
 8003494:	b580      	push	{r7, lr}
 8003496:	b082      	sub	sp, #8
 8003498:	af00      	add	r7, sp, #0
    CPU_SR_ALLOC();
 800349a:	2300      	movs	r3, #0
 800349c:	607b      	str	r3, [r7, #4]



    if (OSRunning != OS_STATE_OS_RUNNING) {                 /* Has the OS started?                                    */
 800349e:	4b2b      	ldr	r3, [pc, #172]	; (800354c <OSIntExit+0xb8>)
 80034a0:	781b      	ldrb	r3, [r3, #0]
 80034a2:	2b01      	cmp	r3, #1
 80034a4:	d14e      	bne.n	8003544 <OSIntExit+0xb0>
        return;                                             /* No                                                     */
    }

    CPU_INT_DIS();
 80034a6:	f7fc ff1b 	bl	80002e0 <CPU_SR_Save>
 80034aa:	6078      	str	r0, [r7, #4]
    if (OSIntNestingCtr == (OS_NESTING_CTR)0) {             /* Prevent OSIntNestingCtr from wrapping                  */
 80034ac:	4b28      	ldr	r3, [pc, #160]	; (8003550 <OSIntExit+0xbc>)
 80034ae:	781b      	ldrb	r3, [r3, #0]
 80034b0:	2b00      	cmp	r3, #0
 80034b2:	d103      	bne.n	80034bc <OSIntExit+0x28>
        CPU_INT_EN();
 80034b4:	6878      	ldr	r0, [r7, #4]
 80034b6:	f7fc ff17 	bl	80002e8 <CPU_SR_Restore>
        return;
 80034ba:	e044      	b.n	8003546 <OSIntExit+0xb2>
    }
    OSIntNestingCtr--;
 80034bc:	4b24      	ldr	r3, [pc, #144]	; (8003550 <OSIntExit+0xbc>)
 80034be:	781b      	ldrb	r3, [r3, #0]
 80034c0:	3b01      	subs	r3, #1
 80034c2:	b2da      	uxtb	r2, r3
 80034c4:	4b22      	ldr	r3, [pc, #136]	; (8003550 <OSIntExit+0xbc>)
 80034c6:	701a      	strb	r2, [r3, #0]
    if (OSIntNestingCtr > (OS_NESTING_CTR)0) {              /* ISRs still nested?                                     */
 80034c8:	4b21      	ldr	r3, [pc, #132]	; (8003550 <OSIntExit+0xbc>)
 80034ca:	781b      	ldrb	r3, [r3, #0]
 80034cc:	2b00      	cmp	r3, #0
 80034ce:	d003      	beq.n	80034d8 <OSIntExit+0x44>
        CPU_INT_EN();                                       /* Yes                                                    */
 80034d0:	6878      	ldr	r0, [r7, #4]
 80034d2:	f7fc ff09 	bl	80002e8 <CPU_SR_Restore>
        return;
 80034d6:	e036      	b.n	8003546 <OSIntExit+0xb2>
    }

    if (OSSchedLockNestingCtr > (OS_NESTING_CTR)0) {        /* Scheduler still locked?                                */
 80034d8:	4b1e      	ldr	r3, [pc, #120]	; (8003554 <OSIntExit+0xc0>)
 80034da:	781b      	ldrb	r3, [r3, #0]
 80034dc:	2b00      	cmp	r3, #0
 80034de:	d003      	beq.n	80034e8 <OSIntExit+0x54>
        CPU_INT_EN();                                       /* Yes                                                    */
 80034e0:	6878      	ldr	r0, [r7, #4]
 80034e2:	f7fc ff01 	bl	80002e8 <CPU_SR_Restore>
        return;
 80034e6:	e02e      	b.n	8003546 <OSIntExit+0xb2>
    }

    OSPrioHighRdy   = OS_PrioGetHighest();                  /* Find highest priority                                  */
 80034e8:	f001 fc58 	bl	8004d9c <OS_PrioGetHighest>
 80034ec:	4603      	mov	r3, r0
 80034ee:	461a      	mov	r2, r3
 80034f0:	4b19      	ldr	r3, [pc, #100]	; (8003558 <OSIntExit+0xc4>)
 80034f2:	701a      	strb	r2, [r3, #0]
    OSTCBHighRdyPtr = OSRdyList[OSPrioHighRdy].HeadPtr;     /* Get highest priority task ready-to-run                 */
 80034f4:	4b18      	ldr	r3, [pc, #96]	; (8003558 <OSIntExit+0xc4>)
 80034f6:	781b      	ldrb	r3, [r3, #0]
 80034f8:	4619      	mov	r1, r3
 80034fa:	4a18      	ldr	r2, [pc, #96]	; (800355c <OSIntExit+0xc8>)
 80034fc:	460b      	mov	r3, r1
 80034fe:	005b      	lsls	r3, r3, #1
 8003500:	440b      	add	r3, r1
 8003502:	009b      	lsls	r3, r3, #2
 8003504:	4413      	add	r3, r2
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	4a15      	ldr	r2, [pc, #84]	; (8003560 <OSIntExit+0xcc>)
 800350a:	6013      	str	r3, [r2, #0]
    if (OSTCBHighRdyPtr == OSTCBCurPtr) {                   /* Current task still the highest priority?               */
 800350c:	4b14      	ldr	r3, [pc, #80]	; (8003560 <OSIntExit+0xcc>)
 800350e:	681a      	ldr	r2, [r3, #0]
 8003510:	4b14      	ldr	r3, [pc, #80]	; (8003564 <OSIntExit+0xd0>)
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	429a      	cmp	r2, r3
 8003516:	d103      	bne.n	8003520 <OSIntExit+0x8c>
        CPU_INT_EN();                                       /* Yes                                                    */
 8003518:	6878      	ldr	r0, [r7, #4]
 800351a:	f7fc fee5 	bl	80002e8 <CPU_SR_Restore>
        return;
 800351e:	e012      	b.n	8003546 <OSIntExit+0xb2>
    }

#if OS_CFG_TASK_PROFILE_EN > 0u
    OSTCBHighRdyPtr->CtxSwCtr++;                            /* Inc. # of context switches for this new task           */
 8003520:	4b0f      	ldr	r3, [pc, #60]	; (8003560 <OSIntExit+0xcc>)
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8003528:	3201      	adds	r2, #1
 800352a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
#endif
    OSTaskCtxSwCtr++;                                       /* Keep track of the total number of ctx switches         */
 800352e:	4b0e      	ldr	r3, [pc, #56]	; (8003568 <OSIntExit+0xd4>)
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	3301      	adds	r3, #1
 8003534:	4a0c      	ldr	r2, [pc, #48]	; (8003568 <OSIntExit+0xd4>)
 8003536:	6013      	str	r3, [r2, #0]

#if defined(OS_CFG_TLS_TBL_SIZE) && (OS_CFG_TLS_TBL_SIZE > 0u)
    OS_TLS_TaskSw();
#endif

    OSIntCtxSw();                                           /* Perform interrupt level ctx switch                     */
 8003538:	f7fc fe9f 	bl	800027a <OSIntCtxSw>

    CPU_INT_EN();
 800353c:	6878      	ldr	r0, [r7, #4]
 800353e:	f7fc fed3 	bl	80002e8 <CPU_SR_Restore>
 8003542:	e000      	b.n	8003546 <OSIntExit+0xb2>
    CPU_SR_ALLOC();



    if (OSRunning != OS_STATE_OS_RUNNING) {                 /* Has the OS started?                                    */
        return;                                             /* No                                                     */
 8003544:	bf00      	nop
#endif

    OSIntCtxSw();                                           /* Perform interrupt level ctx switch                     */

    CPU_INT_EN();
}
 8003546:	3708      	adds	r7, #8
 8003548:	46bd      	mov	sp, r7
 800354a:	bd80      	pop	{r7, pc}
 800354c:	2000239d 	.word	0x2000239d
 8003550:	20002624 	.word	0x20002624
 8003554:	2000238c 	.word	0x2000238c
 8003558:	20002520 	.word	0x20002520
 800355c:	200023a0 	.word	0x200023a0
 8003560:	20002604 	.word	0x20002604
 8003564:	200025f8 	.word	0x200025f8
 8003568:	20002620 	.word	0x20002620

0800356c <OSSched>:
* Note(s)    : 1) Rescheduling is prevented when the scheduler is locked (see OSSchedLock())
************************************************************************************************************************
*/

void  OSSched (void)
{
 800356c:	b580      	push	{r7, lr}
 800356e:	b082      	sub	sp, #8
 8003570:	af00      	add	r7, sp, #0
    CPU_SR_ALLOC();
 8003572:	2300      	movs	r3, #0
 8003574:	607b      	str	r3, [r7, #4]



    if (OSIntNestingCtr > (OS_NESTING_CTR)0) {              /* ISRs still nested?                                     */
 8003576:	4b20      	ldr	r3, [pc, #128]	; (80035f8 <OSSched+0x8c>)
 8003578:	781b      	ldrb	r3, [r3, #0]
 800357a:	2b00      	cmp	r3, #0
 800357c:	d136      	bne.n	80035ec <OSSched+0x80>
        return;                                             /* Yes ... only schedule when no nested ISRs              */
    }

    if (OSSchedLockNestingCtr > (OS_NESTING_CTR)0) {        /* Scheduler locked?                                      */
 800357e:	4b1f      	ldr	r3, [pc, #124]	; (80035fc <OSSched+0x90>)
 8003580:	781b      	ldrb	r3, [r3, #0]
 8003582:	2b00      	cmp	r3, #0
 8003584:	d134      	bne.n	80035f0 <OSSched+0x84>
        return;                                             /* Yes                                                    */
    }

    CPU_INT_DIS();
 8003586:	f7fc feab 	bl	80002e0 <CPU_SR_Save>
 800358a:	6078      	str	r0, [r7, #4]
    OSPrioHighRdy   = OS_PrioGetHighest();                  /* Find the highest priority ready                        */
 800358c:	f001 fc06 	bl	8004d9c <OS_PrioGetHighest>
 8003590:	4603      	mov	r3, r0
 8003592:	461a      	mov	r2, r3
 8003594:	4b1a      	ldr	r3, [pc, #104]	; (8003600 <OSSched+0x94>)
 8003596:	701a      	strb	r2, [r3, #0]
    OSTCBHighRdyPtr = OSRdyList[OSPrioHighRdy].HeadPtr;
 8003598:	4b19      	ldr	r3, [pc, #100]	; (8003600 <OSSched+0x94>)
 800359a:	781b      	ldrb	r3, [r3, #0]
 800359c:	4619      	mov	r1, r3
 800359e:	4a19      	ldr	r2, [pc, #100]	; (8003604 <OSSched+0x98>)
 80035a0:	460b      	mov	r3, r1
 80035a2:	005b      	lsls	r3, r3, #1
 80035a4:	440b      	add	r3, r1
 80035a6:	009b      	lsls	r3, r3, #2
 80035a8:	4413      	add	r3, r2
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	4a16      	ldr	r2, [pc, #88]	; (8003608 <OSSched+0x9c>)
 80035ae:	6013      	str	r3, [r2, #0]
    if (OSTCBHighRdyPtr == OSTCBCurPtr) {                   /* Current task is still highest priority task?           */
 80035b0:	4b15      	ldr	r3, [pc, #84]	; (8003608 <OSSched+0x9c>)
 80035b2:	681a      	ldr	r2, [r3, #0]
 80035b4:	4b15      	ldr	r3, [pc, #84]	; (800360c <OSSched+0xa0>)
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	429a      	cmp	r2, r3
 80035ba:	d103      	bne.n	80035c4 <OSSched+0x58>
        CPU_INT_EN();                                       /* Yes ... no need to context switch                      */
 80035bc:	6878      	ldr	r0, [r7, #4]
 80035be:	f7fc fe93 	bl	80002e8 <CPU_SR_Restore>
        return;
 80035c2:	e016      	b.n	80035f2 <OSSched+0x86>
    }

#if OS_CFG_TASK_PROFILE_EN > 0u
    OSTCBHighRdyPtr->CtxSwCtr++;                            /* Inc. # of context switches to this task                */
 80035c4:	4b10      	ldr	r3, [pc, #64]	; (8003608 <OSSched+0x9c>)
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 80035cc:	3201      	adds	r2, #1
 80035ce:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
#endif
    OSTaskCtxSwCtr++;                                       /* Increment context switch counter                       */
 80035d2:	4b0f      	ldr	r3, [pc, #60]	; (8003610 <OSSched+0xa4>)
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	3301      	adds	r3, #1
 80035d8:	4a0d      	ldr	r2, [pc, #52]	; (8003610 <OSSched+0xa4>)
 80035da:	6013      	str	r3, [r2, #0]

#if defined(OS_CFG_TLS_TBL_SIZE) && (OS_CFG_TLS_TBL_SIZE > 0u)
    OS_TLS_TaskSw();
#endif

    OS_TASK_SW();                                           /* Perform a task level context switch                    */
 80035dc:	f7fc fe48 	bl	8000270 <OSCtxSw>
    CPU_INT_EN();
 80035e0:	6878      	ldr	r0, [r7, #4]
 80035e2:	f7fc fe81 	bl	80002e8 <CPU_SR_Restore>

#ifdef OS_TASK_SW_SYNC
    OS_TASK_SW_SYNC();
 80035e6:	f3bf 8f6f 	isb	sy
 80035ea:	e002      	b.n	80035f2 <OSSched+0x86>
    CPU_SR_ALLOC();



    if (OSIntNestingCtr > (OS_NESTING_CTR)0) {              /* ISRs still nested?                                     */
        return;                                             /* Yes ... only schedule when no nested ISRs              */
 80035ec:	bf00      	nop
 80035ee:	e000      	b.n	80035f2 <OSSched+0x86>
    }

    if (OSSchedLockNestingCtr > (OS_NESTING_CTR)0) {        /* Scheduler locked?                                      */
        return;                                             /* Yes                                                    */
 80035f0:	bf00      	nop
    CPU_INT_EN();

#ifdef OS_TASK_SW_SYNC
    OS_TASK_SW_SYNC();
#endif
}
 80035f2:	3708      	adds	r7, #8
 80035f4:	46bd      	mov	sp, r7
 80035f6:	bd80      	pop	{r7, pc}
 80035f8:	20002624 	.word	0x20002624
 80035fc:	2000238c 	.word	0x2000238c
 8003600:	20002520 	.word	0x20002520
 8003604:	200023a0 	.word	0x200023a0
 8003608:	20002604 	.word	0x20002604
 800360c:	200025f8 	.word	0x200025f8
 8003610:	20002620 	.word	0x20002620

08003614 <OSSchedLock>:
*                 call to OSSchedLock() you MUST have a call to OSSchedUnlock().
************************************************************************************************************************
*/

void  OSSchedLock (OS_ERR  *p_err)
{
 8003614:	b580      	push	{r7, lr}
 8003616:	b084      	sub	sp, #16
 8003618:	af00      	add	r7, sp, #0
 800361a:	6078      	str	r0, [r7, #4]
    CPU_SR_ALLOC();
 800361c:	2300      	movs	r3, #0
 800361e:	60fb      	str	r3, [r7, #12]
        return;
    }
#endif

#if OS_CFG_CALLED_FROM_ISR_CHK_EN > 0u
    if (OSIntNestingCtr > (OS_NESTING_CTR)0) {              /* Not allowed to call from an ISR                        */
 8003620:	4b17      	ldr	r3, [pc, #92]	; (8003680 <OSSchedLock+0x6c>)
 8003622:	781b      	ldrb	r3, [r3, #0]
 8003624:	2b00      	cmp	r3, #0
 8003626:	d004      	beq.n	8003632 <OSSchedLock+0x1e>
       *p_err = OS_ERR_SCHED_LOCK_ISR;
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	f646 5262 	movw	r2, #28002	; 0x6d62
 800362e:	801a      	strh	r2, [r3, #0]
        return;
 8003630:	e022      	b.n	8003678 <OSSchedLock+0x64>
    }
#endif

    if (OSRunning != OS_STATE_OS_RUNNING) {                 /* Make sure multitasking is running                      */
 8003632:	4b14      	ldr	r3, [pc, #80]	; (8003684 <OSSchedLock+0x70>)
 8003634:	781b      	ldrb	r3, [r3, #0]
 8003636:	2b01      	cmp	r3, #1
 8003638:	d004      	beq.n	8003644 <OSSchedLock+0x30>
       *p_err = OS_ERR_OS_NOT_RUNNING;
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	f645 6289 	movw	r2, #24201	; 0x5e89
 8003640:	801a      	strh	r2, [r3, #0]
        return;
 8003642:	e019      	b.n	8003678 <OSSchedLock+0x64>
    }

    if (OSSchedLockNestingCtr >= (OS_NESTING_CTR)250u) {    /* Prevent OSSchedLockNestingCtr overflowing              */
 8003644:	4b10      	ldr	r3, [pc, #64]	; (8003688 <OSSchedLock+0x74>)
 8003646:	781b      	ldrb	r3, [r3, #0]
 8003648:	2bf9      	cmp	r3, #249	; 0xf9
 800364a:	d904      	bls.n	8003656 <OSSchedLock+0x42>
       *p_err = OS_ERR_LOCK_NESTING_OVF;
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	f245 2209 	movw	r2, #21001	; 0x5209
 8003652:	801a      	strh	r2, [r3, #0]
        return;
 8003654:	e010      	b.n	8003678 <OSSchedLock+0x64>
    }

    CPU_CRITICAL_ENTER();
 8003656:	f7fc fe43 	bl	80002e0 <CPU_SR_Save>
 800365a:	60f8      	str	r0, [r7, #12]
    OSSchedLockNestingCtr++;                                /* Increment lock nesting level                           */
 800365c:	4b0a      	ldr	r3, [pc, #40]	; (8003688 <OSSchedLock+0x74>)
 800365e:	781b      	ldrb	r3, [r3, #0]
 8003660:	3301      	adds	r3, #1
 8003662:	b2da      	uxtb	r2, r3
 8003664:	4b08      	ldr	r3, [pc, #32]	; (8003688 <OSSchedLock+0x74>)
 8003666:	701a      	strb	r2, [r3, #0]
#if OS_CFG_SCHED_LOCK_TIME_MEAS_EN > 0u
    OS_SchedLockTimeMeasStart();
 8003668:	f000 fcce 	bl	8004008 <OS_SchedLockTimeMeasStart>
#endif
    CPU_CRITICAL_EXIT();
 800366c:	68f8      	ldr	r0, [r7, #12]
 800366e:	f7fc fe3b 	bl	80002e8 <CPU_SR_Restore>
   *p_err = OS_ERR_NONE;
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	2200      	movs	r2, #0
 8003676:	801a      	strh	r2, [r3, #0]
}
 8003678:	3710      	adds	r7, #16
 800367a:	46bd      	mov	sp, r7
 800367c:	bd80      	pop	{r7, pc}
 800367e:	bf00      	nop
 8003680:	20002624 	.word	0x20002624
 8003684:	2000239d 	.word	0x2000239d
 8003688:	2000238c 	.word	0x2000238c

0800368c <OSSchedUnlock>:
*                 OSSchedLock() you MUST have a call to OSSchedUnlock().
************************************************************************************************************************
*/

void  OSSchedUnlock (OS_ERR  *p_err)
{
 800368c:	b580      	push	{r7, lr}
 800368e:	b084      	sub	sp, #16
 8003690:	af00      	add	r7, sp, #0
 8003692:	6078      	str	r0, [r7, #4]
    CPU_SR_ALLOC();
 8003694:	2300      	movs	r3, #0
 8003696:	60fb      	str	r3, [r7, #12]
        return;
    }
#endif

#if OS_CFG_CALLED_FROM_ISR_CHK_EN > 0u
    if (OSIntNestingCtr > (OS_NESTING_CTR)0) {              /* Not allowed to call from an ISR                        */
 8003698:	4b1e      	ldr	r3, [pc, #120]	; (8003714 <OSSchedUnlock+0x88>)
 800369a:	781b      	ldrb	r3, [r3, #0]
 800369c:	2b00      	cmp	r3, #0
 800369e:	d004      	beq.n	80036aa <OSSchedUnlock+0x1e>
       *p_err = OS_ERR_SCHED_UNLOCK_ISR;
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	f646 5265 	movw	r2, #28005	; 0x6d65
 80036a6:	801a      	strh	r2, [r3, #0]
        return;
 80036a8:	e030      	b.n	800370c <OSSchedUnlock+0x80>
    }
#endif

    if (OSRunning != OS_STATE_OS_RUNNING) {                 /* Make sure multitasking is running                      */
 80036aa:	4b1b      	ldr	r3, [pc, #108]	; (8003718 <OSSchedUnlock+0x8c>)
 80036ac:	781b      	ldrb	r3, [r3, #0]
 80036ae:	2b01      	cmp	r3, #1
 80036b0:	d004      	beq.n	80036bc <OSSchedUnlock+0x30>
       *p_err = OS_ERR_OS_NOT_RUNNING;
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	f645 6289 	movw	r2, #24201	; 0x5e89
 80036b8:	801a      	strh	r2, [r3, #0]
        return;
 80036ba:	e027      	b.n	800370c <OSSchedUnlock+0x80>
    }

    if (OSSchedLockNestingCtr == (OS_NESTING_CTR)0) {       /* See if the scheduler is locked                         */
 80036bc:	4b17      	ldr	r3, [pc, #92]	; (800371c <OSSchedUnlock+0x90>)
 80036be:	781b      	ldrb	r3, [r3, #0]
 80036c0:	2b00      	cmp	r3, #0
 80036c2:	d104      	bne.n	80036ce <OSSchedUnlock+0x42>
       *p_err = OS_ERR_SCHED_NOT_LOCKED;
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	f646 5264 	movw	r2, #28004	; 0x6d64
 80036ca:	801a      	strh	r2, [r3, #0]
        return;
 80036cc:	e01e      	b.n	800370c <OSSchedUnlock+0x80>
    }

    CPU_CRITICAL_ENTER();
 80036ce:	f7fc fe07 	bl	80002e0 <CPU_SR_Save>
 80036d2:	60f8      	str	r0, [r7, #12]
    OSSchedLockNestingCtr--;                                /* Decrement lock nesting level                           */
 80036d4:	4b11      	ldr	r3, [pc, #68]	; (800371c <OSSchedUnlock+0x90>)
 80036d6:	781b      	ldrb	r3, [r3, #0]
 80036d8:	3b01      	subs	r3, #1
 80036da:	b2da      	uxtb	r2, r3
 80036dc:	4b0f      	ldr	r3, [pc, #60]	; (800371c <OSSchedUnlock+0x90>)
 80036de:	701a      	strb	r2, [r3, #0]
    if (OSSchedLockNestingCtr > (OS_NESTING_CTR)0) {
 80036e0:	4b0e      	ldr	r3, [pc, #56]	; (800371c <OSSchedUnlock+0x90>)
 80036e2:	781b      	ldrb	r3, [r3, #0]
 80036e4:	2b00      	cmp	r3, #0
 80036e6:	d007      	beq.n	80036f8 <OSSchedUnlock+0x6c>
        CPU_CRITICAL_EXIT();                                /* Scheduler is still locked                              */
 80036e8:	68f8      	ldr	r0, [r7, #12]
 80036ea:	f7fc fdfd 	bl	80002e8 <CPU_SR_Restore>
       *p_err = OS_ERR_SCHED_LOCKED;
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	f646 5263 	movw	r2, #28003	; 0x6d63
 80036f4:	801a      	strh	r2, [r3, #0]
        return;
 80036f6:	e009      	b.n	800370c <OSSchedUnlock+0x80>
    }

#if OS_CFG_SCHED_LOCK_TIME_MEAS_EN > 0u
    OS_SchedLockTimeMeasStop();
 80036f8:	f000 fc98 	bl	800402c <OS_SchedLockTimeMeasStop>
#endif

    CPU_CRITICAL_EXIT();                                    /* Scheduler should be re-enabled                         */
 80036fc:	68f8      	ldr	r0, [r7, #12]
 80036fe:	f7fc fdf3 	bl	80002e8 <CPU_SR_Restore>
    OSSched();                                              /* Run the scheduler                                      */
 8003702:	f7ff ff33 	bl	800356c <OSSched>
   *p_err = OS_ERR_NONE;
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	2200      	movs	r2, #0
 800370a:	801a      	strh	r2, [r3, #0]
}
 800370c:	3710      	adds	r7, #16
 800370e:	46bd      	mov	sp, r7
 8003710:	bd80      	pop	{r7, pc}
 8003712:	bf00      	nop
 8003714:	20002624 	.word	0x20002624
 8003718:	2000239d 	.word	0x2000239d
 800371c:	2000238c 	.word	0x2000238c

08003720 <OSStart>:
*              2) OSStart() is not supposed to return.  If it does, that would be considered a fatal error.
************************************************************************************************************************
*/

void  OSStart (OS_ERR  *p_err)
{
 8003720:	b580      	push	{r7, lr}
 8003722:	b082      	sub	sp, #8
 8003724:	af00      	add	r7, sp, #0
 8003726:	6078      	str	r0, [r7, #4]
        OS_SAFETY_CRITICAL_EXCEPTION();
        return;
    }
#endif

    if (OSRunning == OS_STATE_OS_STOPPED) {
 8003728:	4b17      	ldr	r3, [pc, #92]	; (8003788 <OSStart+0x68>)
 800372a:	781b      	ldrb	r3, [r3, #0]
 800372c:	2b00      	cmp	r3, #0
 800372e:	d123      	bne.n	8003778 <OSStart+0x58>
        OSPrioHighRdy   = OS_PrioGetHighest();              /* Find the highest priority                              */
 8003730:	f001 fb34 	bl	8004d9c <OS_PrioGetHighest>
 8003734:	4603      	mov	r3, r0
 8003736:	461a      	mov	r2, r3
 8003738:	4b14      	ldr	r3, [pc, #80]	; (800378c <OSStart+0x6c>)
 800373a:	701a      	strb	r2, [r3, #0]
        OSPrioCur       = OSPrioHighRdy;
 800373c:	4b13      	ldr	r3, [pc, #76]	; (800378c <OSStart+0x6c>)
 800373e:	781a      	ldrb	r2, [r3, #0]
 8003740:	4b13      	ldr	r3, [pc, #76]	; (8003790 <OSStart+0x70>)
 8003742:	701a      	strb	r2, [r3, #0]
        OSTCBHighRdyPtr = OSRdyList[OSPrioHighRdy].HeadPtr;
 8003744:	4b11      	ldr	r3, [pc, #68]	; (800378c <OSStart+0x6c>)
 8003746:	781b      	ldrb	r3, [r3, #0]
 8003748:	4619      	mov	r1, r3
 800374a:	4a12      	ldr	r2, [pc, #72]	; (8003794 <OSStart+0x74>)
 800374c:	460b      	mov	r3, r1
 800374e:	005b      	lsls	r3, r3, #1
 8003750:	440b      	add	r3, r1
 8003752:	009b      	lsls	r3, r3, #2
 8003754:	4413      	add	r3, r2
 8003756:	681b      	ldr	r3, [r3, #0]
 8003758:	4a0f      	ldr	r2, [pc, #60]	; (8003798 <OSStart+0x78>)
 800375a:	6013      	str	r3, [r2, #0]
        OSTCBCurPtr     = OSTCBHighRdyPtr;
 800375c:	4b0e      	ldr	r3, [pc, #56]	; (8003798 <OSStart+0x78>)
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	4a0e      	ldr	r2, [pc, #56]	; (800379c <OSStart+0x7c>)
 8003762:	6013      	str	r3, [r2, #0]
        OSRunning       = OS_STATE_OS_RUNNING;
 8003764:	4b08      	ldr	r3, [pc, #32]	; (8003788 <OSStart+0x68>)
 8003766:	2201      	movs	r2, #1
 8003768:	701a      	strb	r2, [r3, #0]
        OSStartHighRdy();                                   /* Execute target specific code to start task             */
 800376a:	f7fc fd49 	bl	8000200 <OSStartHighRdy>
       *p_err           = OS_ERR_FATAL_RETURN;              /* OSStart() is not supposed to return                    */
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	f643 2299 	movw	r2, #15001	; 0x3a99
 8003774:	801a      	strh	r2, [r3, #0]
    } else {
       *p_err           = OS_ERR_OS_RUNNING;                /* OS is already running                                  */
    }
}
 8003776:	e003      	b.n	8003780 <OSStart+0x60>
        OSTCBCurPtr     = OSTCBHighRdyPtr;
        OSRunning       = OS_STATE_OS_RUNNING;
        OSStartHighRdy();                                   /* Execute target specific code to start task             */
       *p_err           = OS_ERR_FATAL_RETURN;              /* OSStart() is not supposed to return                    */
    } else {
       *p_err           = OS_ERR_OS_RUNNING;                /* OS is already running                                  */
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	f645 628a 	movw	r2, #24202	; 0x5e8a
 800377e:	801a      	strh	r2, [r3, #0]
    }
}
 8003780:	bf00      	nop
 8003782:	3708      	adds	r7, #8
 8003784:	46bd      	mov	sp, r7
 8003786:	bd80      	pop	{r7, pc}
 8003788:	2000239d 	.word	0x2000239d
 800378c:	20002520 	.word	0x20002520
 8003790:	2000252c 	.word	0x2000252c
 8003794:	200023a0 	.word	0x200023a0
 8003798:	20002604 	.word	0x20002604
 800379c:	200025f8 	.word	0x200025f8

080037a0 <OS_IdleTask>:
*              3) This hook has been added to allow you to do such things as STOP the CPU to conserve power.
************************************************************************************************************************
*/

void  OS_IdleTask (void  *p_arg)
{
 80037a0:	b580      	push	{r7, lr}
 80037a2:	b084      	sub	sp, #16
 80037a4:	af00      	add	r7, sp, #0
 80037a6:	6078      	str	r0, [r7, #4]
    CPU_SR_ALLOC();
 80037a8:	2300      	movs	r3, #0
 80037aa:	60fb      	str	r3, [r7, #12]


    (void)&p_arg;                                           /* Prevent compiler warning for not using 'p_arg'         */

    while (DEF_ON) {
        CPU_CRITICAL_ENTER();
 80037ac:	f7fc fd98 	bl	80002e0 <CPU_SR_Save>
 80037b0:	60f8      	str	r0, [r7, #12]
        OSIdleTaskCtr++;
 80037b2:	4b08      	ldr	r3, [pc, #32]	; (80037d4 <OS_IdleTask+0x34>)
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	3301      	adds	r3, #1
 80037b8:	4a06      	ldr	r2, [pc, #24]	; (80037d4 <OS_IdleTask+0x34>)
 80037ba:	6013      	str	r3, [r2, #0]
#if OS_CFG_STAT_TASK_EN > 0u
        OSStatTaskCtr++;
 80037bc:	4b06      	ldr	r3, [pc, #24]	; (80037d8 <OS_IdleTask+0x38>)
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	3301      	adds	r3, #1
 80037c2:	4a05      	ldr	r2, [pc, #20]	; (80037d8 <OS_IdleTask+0x38>)
 80037c4:	6013      	str	r3, [r2, #0]
#endif
        CPU_CRITICAL_EXIT();
 80037c6:	68f8      	ldr	r0, [r7, #12]
 80037c8:	f7fc fd8e 	bl	80002e8 <CPU_SR_Restore>

        OSIdleTaskHook();                                   /* Call user definable HOOK                               */
 80037cc:	f002 fb90 	bl	8005ef0 <OSIdleTaskHook>
    }
 80037d0:	e7ec      	b.n	80037ac <OS_IdleTask+0xc>
 80037d2:	bf00      	nop
 80037d4:	20002804 	.word	0x20002804
 80037d8:	20002398 	.word	0x20002398

080037dc <OS_IdleTaskInit>:
* Note(s)    : 1) This function is INTERNAL to uC/OS-III and your application MUST NOT call it.
************************************************************************************************************************
*/

void  OS_IdleTaskInit (OS_ERR  *p_err)
{
 80037dc:	b580      	push	{r7, lr}
 80037de:	b08c      	sub	sp, #48	; 0x30
 80037e0:	af0a      	add	r7, sp, #40	; 0x28
 80037e2:	6078      	str	r0, [r7, #4]
        OS_SAFETY_CRITICAL_EXCEPTION();
        return;
    }
#endif

    OSIdleTaskCtr = (OS_IDLE_CTR)0;
 80037e4:	4b10      	ldr	r3, [pc, #64]	; (8003828 <OS_IdleTaskInit+0x4c>)
 80037e6:	2200      	movs	r2, #0
 80037e8:	601a      	str	r2, [r3, #0]
                                                            /* ---------------- CREATE THE IDLE TASK ---------------- */
    OSTaskCreate((OS_TCB     *)&OSIdleTaskTCB,
 80037ea:	4b10      	ldr	r3, [pc, #64]	; (800382c <OS_IdleTaskInit+0x50>)
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	4a10      	ldr	r2, [pc, #64]	; (8003830 <OS_IdleTaskInit+0x54>)
 80037f0:	6812      	ldr	r2, [r2, #0]
 80037f2:	4910      	ldr	r1, [pc, #64]	; (8003834 <OS_IdleTaskInit+0x58>)
 80037f4:	6809      	ldr	r1, [r1, #0]
 80037f6:	6878      	ldr	r0, [r7, #4]
 80037f8:	9008      	str	r0, [sp, #32]
 80037fa:	200b      	movs	r0, #11
 80037fc:	9007      	str	r0, [sp, #28]
 80037fe:	2000      	movs	r0, #0
 8003800:	9006      	str	r0, [sp, #24]
 8003802:	2000      	movs	r0, #0
 8003804:	9005      	str	r0, [sp, #20]
 8003806:	2000      	movs	r0, #0
 8003808:	9004      	str	r0, [sp, #16]
 800380a:	9103      	str	r1, [sp, #12]
 800380c:	9202      	str	r2, [sp, #8]
 800380e:	9301      	str	r3, [sp, #4]
 8003810:	231f      	movs	r3, #31
 8003812:	9300      	str	r3, [sp, #0]
 8003814:	2300      	movs	r3, #0
 8003816:	4a08      	ldr	r2, [pc, #32]	; (8003838 <OS_IdleTaskInit+0x5c>)
 8003818:	4908      	ldr	r1, [pc, #32]	; (800383c <OS_IdleTaskInit+0x60>)
 800381a:	4809      	ldr	r0, [pc, #36]	; (8003840 <OS_IdleTaskInit+0x64>)
 800381c:	f7fe fd6e 	bl	80022fc <OSTaskCreate>
                 (OS_MSG_QTY  )0u,
                 (OS_TICK     )0u,
                 (void       *)0,
                 (OS_OPT      )(OS_OPT_TASK_STK_CHK | OS_OPT_TASK_STK_CLR | OS_OPT_TASK_NO_TLS),
                 (OS_ERR     *)p_err);
}
 8003820:	bf00      	nop
 8003822:	3708      	adds	r7, #8
 8003824:	46bd      	mov	sp, r7
 8003826:	bd80      	pop	{r7, pc}
 8003828:	20002804 	.word	0x20002804
 800382c:	0800e680 	.word	0x0800e680
 8003830:	0800e684 	.word	0x0800e684
 8003834:	0800e688 	.word	0x0800e688
 8003838:	080037a1 	.word	0x080037a1
 800383c:	0800e588 	.word	0x0800e588
 8003840:	200026f4 	.word	0x200026f4

08003844 <OS_Pend>:

void  OS_Pend (OS_PEND_DATA  *p_pend_data,
               OS_PEND_OBJ   *p_obj,
               OS_STATE       pending_on,
               OS_TICK        timeout)
{
 8003844:	b580      	push	{r7, lr}
 8003846:	b086      	sub	sp, #24
 8003848:	af00      	add	r7, sp, #0
 800384a:	60f8      	str	r0, [r7, #12]
 800384c:	60b9      	str	r1, [r7, #8]
 800384e:	603b      	str	r3, [r7, #0]
 8003850:	4613      	mov	r3, r2
 8003852:	71fb      	strb	r3, [r7, #7]
    OS_PEND_LIST  *p_pend_list;



    OSTCBCurPtr->PendOn     = pending_on;                    /* Resource not available, wait until it is              */
 8003854:	4b1b      	ldr	r3, [pc, #108]	; (80038c4 <OS_Pend+0x80>)
 8003856:	681b      	ldr	r3, [r3, #0]
 8003858:	79fa      	ldrb	r2, [r7, #7]
 800385a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    OSTCBCurPtr->PendStatus = OS_STATUS_PEND_OK;
 800385e:	4b19      	ldr	r3, [pc, #100]	; (80038c4 <OS_Pend+0x80>)
 8003860:	681b      	ldr	r3, [r3, #0]
 8003862:	2200      	movs	r2, #0
 8003864:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    OS_TaskBlock(OSTCBCurPtr,                                /* Block the task and add it to the tick list if needed  */
 8003868:	4b16      	ldr	r3, [pc, #88]	; (80038c4 <OS_Pend+0x80>)
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	6839      	ldr	r1, [r7, #0]
 800386e:	4618      	mov	r0, r3
 8003870:	f000 fc06 	bl	8004080 <OS_TaskBlock>
                 timeout);

    if (p_obj != (OS_PEND_OBJ *)0) {                         /* Add the current task to the pend list ...             */
 8003874:	68bb      	ldr	r3, [r7, #8]
 8003876:	2b00      	cmp	r3, #0
 8003878:	d011      	beq.n	800389e <OS_Pend+0x5a>
        p_pend_list             = &p_obj->PendList;          /* ... if there is an object to pend on                  */
 800387a:	68bb      	ldr	r3, [r7, #8]
 800387c:	3308      	adds	r3, #8
 800387e:	617b      	str	r3, [r7, #20]
        p_pend_data->PendObjPtr = p_obj;                     /* Save the pointer to the object pending on             */
 8003880:	68fb      	ldr	r3, [r7, #12]
 8003882:	68ba      	ldr	r2, [r7, #8]
 8003884:	60da      	str	r2, [r3, #12]
        OS_PendDataInit((OS_TCB       *)OSTCBCurPtr,         /* Initialize the remaining field                        */
 8003886:	4b0f      	ldr	r3, [pc, #60]	; (80038c4 <OS_Pend+0x80>)
 8003888:	681b      	ldr	r3, [r3, #0]
 800388a:	2201      	movs	r2, #1
 800388c:	68f9      	ldr	r1, [r7, #12]
 800388e:	4618      	mov	r0, r3
 8003890:	f000 f81a 	bl	80038c8 <OS_PendDataInit>
                        (OS_PEND_DATA *)p_pend_data,
                        (OS_OBJ_QTY    )1);
        OS_PendListInsertPrio(p_pend_list,                   /* Insert in the pend list in priority order             */
 8003894:	68f9      	ldr	r1, [r7, #12]
 8003896:	6978      	ldr	r0, [r7, #20]
 8003898:	f000 f8ec 	bl	8003a74 <OS_PendListInsertPrio>
 800389c:	e008      	b.n	80038b0 <OS_Pend+0x6c>
                              p_pend_data);
    } else {
        OSTCBCurPtr->PendDataTblEntries = (OS_OBJ_QTY    )0; /* If no object being pended on the clear these fields   */
 800389e:	4b09      	ldr	r3, [pc, #36]	; (80038c4 <OS_Pend+0x80>)
 80038a0:	681b      	ldr	r3, [r3, #0]
 80038a2:	2200      	movs	r2, #0
 80038a4:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        OSTCBCurPtr->PendDataTblPtr     = (OS_PEND_DATA *)0; /* ... in the TCB                                        */
 80038a8:	4b06      	ldr	r3, [pc, #24]	; (80038c4 <OS_Pend+0x80>)
 80038aa:	681b      	ldr	r3, [r3, #0]
 80038ac:	2200      	movs	r2, #0
 80038ae:	631a      	str	r2, [r3, #48]	; 0x30
    }
#if OS_CFG_DBG_EN > 0u
    OS_PendDbgNameAdd(p_obj,
 80038b0:	4b04      	ldr	r3, [pc, #16]	; (80038c4 <OS_Pend+0x80>)
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	4619      	mov	r1, r3
 80038b6:	68b8      	ldr	r0, [r7, #8]
 80038b8:	f000 f83c 	bl	8003934 <OS_PendDbgNameAdd>
                      OSTCBCurPtr);
#endif
}
 80038bc:	bf00      	nop
 80038be:	3718      	adds	r7, #24
 80038c0:	46bd      	mov	sp, r7
 80038c2:	bd80      	pop	{r7, pc}
 80038c4:	200025f8 	.word	0x200025f8

080038c8 <OS_PendDataInit>:
*/

void  OS_PendDataInit (OS_TCB        *p_tcb,
                       OS_PEND_DATA  *p_pend_data_tbl,
                       OS_OBJ_QTY     tbl_size)
{
 80038c8:	b480      	push	{r7}
 80038ca:	b087      	sub	sp, #28
 80038cc:	af00      	add	r7, sp, #0
 80038ce:	60f8      	str	r0, [r7, #12]
 80038d0:	60b9      	str	r1, [r7, #8]
 80038d2:	4613      	mov	r3, r2
 80038d4:	80fb      	strh	r3, [r7, #6]
    OS_OBJ_QTY  i;



    p_tcb->PendDataTblEntries = tbl_size;                   /* Link the TCB to the beginning of the table             */
 80038d6:	68fb      	ldr	r3, [r7, #12]
 80038d8:	88fa      	ldrh	r2, [r7, #6]
 80038da:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
    p_tcb->PendDataTblPtr     = p_pend_data_tbl;
 80038de:	68fb      	ldr	r3, [r7, #12]
 80038e0:	68ba      	ldr	r2, [r7, #8]
 80038e2:	631a      	str	r2, [r3, #48]	; 0x30

    for (i = 0u; i < tbl_size; i++) {
 80038e4:	2300      	movs	r3, #0
 80038e6:	82fb      	strh	r3, [r7, #22]
 80038e8:	e01a      	b.n	8003920 <OS_PendDataInit+0x58>
        p_pend_data_tbl->NextPtr    = (OS_PEND_DATA *)0;    /* Initialize all the fields                              */
 80038ea:	68bb      	ldr	r3, [r7, #8]
 80038ec:	2200      	movs	r2, #0
 80038ee:	605a      	str	r2, [r3, #4]
        p_pend_data_tbl->PrevPtr    = (OS_PEND_DATA *)0;
 80038f0:	68bb      	ldr	r3, [r7, #8]
 80038f2:	2200      	movs	r2, #0
 80038f4:	601a      	str	r2, [r3, #0]
        p_pend_data_tbl->RdyObjPtr  = (OS_PEND_OBJ  *)0;
 80038f6:	68bb      	ldr	r3, [r7, #8]
 80038f8:	2200      	movs	r2, #0
 80038fa:	611a      	str	r2, [r3, #16]
        p_pend_data_tbl->RdyMsgPtr  = (void         *)0;
 80038fc:	68bb      	ldr	r3, [r7, #8]
 80038fe:	2200      	movs	r2, #0
 8003900:	615a      	str	r2, [r3, #20]
        p_pend_data_tbl->RdyMsgSize = (OS_MSG_SIZE   )0;
 8003902:	68bb      	ldr	r3, [r7, #8]
 8003904:	2200      	movs	r2, #0
 8003906:	831a      	strh	r2, [r3, #24]
        p_pend_data_tbl->RdyTS      = (CPU_TS        )0;
 8003908:	68bb      	ldr	r3, [r7, #8]
 800390a:	2200      	movs	r2, #0
 800390c:	61da      	str	r2, [r3, #28]
        p_pend_data_tbl->TCBPtr     = p_tcb;                /* Every entry points back to the TCB of the task         */
 800390e:	68bb      	ldr	r3, [r7, #8]
 8003910:	68fa      	ldr	r2, [r7, #12]
 8003912:	609a      	str	r2, [r3, #8]
        p_pend_data_tbl++;
 8003914:	68bb      	ldr	r3, [r7, #8]
 8003916:	3320      	adds	r3, #32
 8003918:	60bb      	str	r3, [r7, #8]


    p_tcb->PendDataTblEntries = tbl_size;                   /* Link the TCB to the beginning of the table             */
    p_tcb->PendDataTblPtr     = p_pend_data_tbl;

    for (i = 0u; i < tbl_size; i++) {
 800391a:	8afb      	ldrh	r3, [r7, #22]
 800391c:	3301      	adds	r3, #1
 800391e:	82fb      	strh	r3, [r7, #22]
 8003920:	8afa      	ldrh	r2, [r7, #22]
 8003922:	88fb      	ldrh	r3, [r7, #6]
 8003924:	429a      	cmp	r2, r3
 8003926:	d3e0      	bcc.n	80038ea <OS_PendDataInit+0x22>
        p_pend_data_tbl->RdyMsgSize = (OS_MSG_SIZE   )0;
        p_pend_data_tbl->RdyTS      = (CPU_TS        )0;
        p_pend_data_tbl->TCBPtr     = p_tcb;                /* Every entry points back to the TCB of the task         */
        p_pend_data_tbl++;
    }
}
 8003928:	bf00      	nop
 800392a:	371c      	adds	r7, #28
 800392c:	46bd      	mov	sp, r7
 800392e:	bc80      	pop	{r7}
 8003930:	4770      	bx	lr
 8003932:	bf00      	nop

08003934 <OS_PendDbgNameAdd>:


#if OS_CFG_DBG_EN > 0u
void  OS_PendDbgNameAdd (OS_PEND_OBJ  *p_obj,
                         OS_TCB       *p_tcb)
{
 8003934:	b480      	push	{r7}
 8003936:	b087      	sub	sp, #28
 8003938:	af00      	add	r7, sp, #0
 800393a:	6078      	str	r0, [r7, #4]
 800393c:	6039      	str	r1, [r7, #0]
    OS_PEND_LIST  *p_pend_list;
    OS_PEND_DATA  *p_pend_data;
    OS_TCB        *p_tcb1;


    if (p_obj != (OS_PEND_OBJ *)0) {
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	2b00      	cmp	r3, #0
 8003942:	d012      	beq.n	800396a <OS_PendDbgNameAdd+0x36>
        p_tcb->DbgNamePtr =  p_obj->NamePtr;                /* Task pending on this object ... save name in TCB       */
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	685a      	ldr	r2, [r3, #4]
 8003948:	683b      	ldr	r3, [r7, #0]
 800394a:	f8c3 20bc 	str.w	r2, [r3, #188]	; 0xbc
        p_pend_list       = &p_obj->PendList;               /* Find name of HP task pending on this object ...        */
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	3308      	adds	r3, #8
 8003952:	617b      	str	r3, [r7, #20]
        p_pend_data       =  p_pend_list->HeadPtr;
 8003954:	697b      	ldr	r3, [r7, #20]
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	613b      	str	r3, [r7, #16]
        p_tcb1            =  p_pend_data->TCBPtr;
 800395a:	693b      	ldr	r3, [r7, #16]
 800395c:	689b      	ldr	r3, [r3, #8]
 800395e:	60fb      	str	r3, [r7, #12]
        p_obj->DbgNamePtr = p_tcb1->NamePtr;                /* ... Save in object                                     */
 8003960:	68fb      	ldr	r3, [r7, #12]
 8003962:	6a1a      	ldr	r2, [r3, #32]
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	61da      	str	r2, [r3, #28]
            default:
                 p_tcb->DbgNamePtr = (CPU_CHAR *)((void *)" ");
                 break;
        }
    }
}
 8003968:	e016      	b.n	8003998 <OS_PendDbgNameAdd+0x64>
        p_pend_list       = &p_obj->PendList;               /* Find name of HP task pending on this object ...        */
        p_pend_data       =  p_pend_list->HeadPtr;
        p_tcb1            =  p_pend_data->TCBPtr;
        p_obj->DbgNamePtr = p_tcb1->NamePtr;                /* ... Save in object                                     */
    } else {
        switch (p_tcb->PendOn) {
 800396a:	683b      	ldr	r3, [r7, #0]
 800396c:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8003970:	2b02      	cmp	r3, #2
 8003972:	d002      	beq.n	800397a <OS_PendDbgNameAdd+0x46>
 8003974:	2b07      	cmp	r3, #7
 8003976:	d005      	beq.n	8003984 <OS_PendDbgNameAdd+0x50>
 8003978:	e009      	b.n	800398e <OS_PendDbgNameAdd+0x5a>
            case OS_TASK_PEND_ON_TASK_Q:
                 p_tcb->DbgNamePtr = (CPU_CHAR *)((void *)"Task Q");
 800397a:	683b      	ldr	r3, [r7, #0]
 800397c:	4a09      	ldr	r2, [pc, #36]	; (80039a4 <OS_PendDbgNameAdd+0x70>)
 800397e:	f8c3 20bc 	str.w	r2, [r3, #188]	; 0xbc
                 break;
 8003982:	e009      	b.n	8003998 <OS_PendDbgNameAdd+0x64>

            case OS_TASK_PEND_ON_TASK_SEM:
                 p_tcb->DbgNamePtr = (CPU_CHAR *)((void *)"Task Sem");
 8003984:	683b      	ldr	r3, [r7, #0]
 8003986:	4a08      	ldr	r2, [pc, #32]	; (80039a8 <OS_PendDbgNameAdd+0x74>)
 8003988:	f8c3 20bc 	str.w	r2, [r3, #188]	; 0xbc
                 break;
 800398c:	e004      	b.n	8003998 <OS_PendDbgNameAdd+0x64>

            default:
                 p_tcb->DbgNamePtr = (CPU_CHAR *)((void *)" ");
 800398e:	683b      	ldr	r3, [r7, #0]
 8003990:	4a06      	ldr	r2, [pc, #24]	; (80039ac <OS_PendDbgNameAdd+0x78>)
 8003992:	f8c3 20bc 	str.w	r2, [r3, #188]	; 0xbc
                 break;
 8003996:	bf00      	nop
        }
    }
}
 8003998:	bf00      	nop
 800399a:	371c      	adds	r7, #28
 800399c:	46bd      	mov	sp, r7
 800399e:	bc80      	pop	{r7}
 80039a0:	4770      	bx	lr
 80039a2:	bf00      	nop
 80039a4:	0800e59c 	.word	0x0800e59c
 80039a8:	0800e5a4 	.word	0x0800e5a4
 80039ac:	0800e5b0 	.word	0x0800e5b0

080039b0 <OS_PendDbgNameRemove>:



void  OS_PendDbgNameRemove (OS_PEND_OBJ  *p_obj,
                            OS_TCB       *p_tcb)
{
 80039b0:	b480      	push	{r7}
 80039b2:	b087      	sub	sp, #28
 80039b4:	af00      	add	r7, sp, #0
 80039b6:	6078      	str	r0, [r7, #4]
 80039b8:	6039      	str	r1, [r7, #0]
    OS_PEND_LIST  *p_pend_list;
    OS_PEND_DATA  *p_pend_data;
    OS_TCB        *p_tcb1;


    p_tcb->DbgNamePtr = (CPU_CHAR *)((void *)" ");          /* Remove name of object pended on for readied task       */
 80039ba:	683b      	ldr	r3, [r7, #0]
 80039bc:	4a0d      	ldr	r2, [pc, #52]	; (80039f4 <OS_PendDbgNameRemove+0x44>)
 80039be:	f8c3 20bc 	str.w	r2, [r3, #188]	; 0xbc
    p_pend_list       = &p_obj->PendList;
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	3308      	adds	r3, #8
 80039c6:	617b      	str	r3, [r7, #20]
    p_pend_data       =  p_pend_list->HeadPtr;
 80039c8:	697b      	ldr	r3, [r7, #20]
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	613b      	str	r3, [r7, #16]
    if (p_pend_data  != (OS_PEND_DATA *)0) {
 80039ce:	693b      	ldr	r3, [r7, #16]
 80039d0:	2b00      	cmp	r3, #0
 80039d2:	d007      	beq.n	80039e4 <OS_PendDbgNameRemove+0x34>
        p_tcb1            = p_pend_data->TCBPtr;
 80039d4:	693b      	ldr	r3, [r7, #16]
 80039d6:	689b      	ldr	r3, [r3, #8]
 80039d8:	60fb      	str	r3, [r7, #12]
        p_obj->DbgNamePtr = p_tcb1->NamePtr;
 80039da:	68fb      	ldr	r3, [r7, #12]
 80039dc:	6a1a      	ldr	r2, [r3, #32]
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	61da      	str	r2, [r3, #28]
    } else {
        p_obj->DbgNamePtr = (CPU_CHAR *)((void *)" ");      /* No other task pending on object                        */
    }
}
 80039e2:	e002      	b.n	80039ea <OS_PendDbgNameRemove+0x3a>
    p_pend_data       =  p_pend_list->HeadPtr;
    if (p_pend_data  != (OS_PEND_DATA *)0) {
        p_tcb1            = p_pend_data->TCBPtr;
        p_obj->DbgNamePtr = p_tcb1->NamePtr;
    } else {
        p_obj->DbgNamePtr = (CPU_CHAR *)((void *)" ");      /* No other task pending on object                        */
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	4a03      	ldr	r2, [pc, #12]	; (80039f4 <OS_PendDbgNameRemove+0x44>)
 80039e8:	61da      	str	r2, [r3, #28]
    }
}
 80039ea:	bf00      	nop
 80039ec:	371c      	adds	r7, #28
 80039ee:	46bd      	mov	sp, r7
 80039f0:	bc80      	pop	{r7}
 80039f2:	4770      	bx	lr
 80039f4:	0800e5b0 	.word	0x0800e5b0

080039f8 <OS_PendListChangePrio>:
*              2) It's assumed that the TCB contains the NEW priority in its .Prio field.
************************************************************************************************************************
*/

void  OS_PendListChangePrio (OS_TCB   *p_tcb)
{
 80039f8:	b580      	push	{r7, lr}
 80039fa:	b086      	sub	sp, #24
 80039fc:	af00      	add	r7, sp, #0
 80039fe:	6078      	str	r0, [r7, #4]
    OS_PEND_DATA   *p_pend_data;
    OS_PEND_LIST   *p_pend_list;
    OS_PEND_OBJ    *p_obj;


    p_pend_data = p_tcb->PendDataTblPtr;                            /* Point to first wait list entry                 */
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a04:	613b      	str	r3, [r7, #16]
    n_pend_list = p_tcb->PendDataTblEntries;                        /* Get the number of pend list task is in         */
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8003a0c:	82fb      	strh	r3, [r7, #22]

    while (n_pend_list > 0u) {
 8003a0e:	e017      	b.n	8003a40 <OS_PendListChangePrio+0x48>
        p_obj       =  p_pend_data->PendObjPtr;                     /* Get pointer to pend list                       */
 8003a10:	693b      	ldr	r3, [r7, #16]
 8003a12:	68db      	ldr	r3, [r3, #12]
 8003a14:	60fb      	str	r3, [r7, #12]
        p_pend_list = &p_obj->PendList;
 8003a16:	68fb      	ldr	r3, [r7, #12]
 8003a18:	3308      	adds	r3, #8
 8003a1a:	60bb      	str	r3, [r7, #8]
        if (p_pend_list->NbrEntries > 1u) {                         /* Only move if multiple entries in the list      */
 8003a1c:	68bb      	ldr	r3, [r7, #8]
 8003a1e:	891b      	ldrh	r3, [r3, #8]
 8003a20:	2b01      	cmp	r3, #1
 8003a22:	d907      	bls.n	8003a34 <OS_PendListChangePrio+0x3c>
            OS_PendListRemove1(p_pend_list,                         /* Remove entry from current position             */
 8003a24:	6939      	ldr	r1, [r7, #16]
 8003a26:	68b8      	ldr	r0, [r7, #8]
 8003a28:	f000 f8c2 	bl	8003bb0 <OS_PendListRemove1>
                               p_pend_data);
            OS_PendListInsertPrio(p_pend_list,                      /* INSERT it back in the list                     */
 8003a2c:	6939      	ldr	r1, [r7, #16]
 8003a2e:	68b8      	ldr	r0, [r7, #8]
 8003a30:	f000 f820 	bl	8003a74 <OS_PendListInsertPrio>
                                  p_pend_data);
        }
        p_pend_data++;                                              /* Point to next wait list                        */
 8003a34:	693b      	ldr	r3, [r7, #16]
 8003a36:	3320      	adds	r3, #32
 8003a38:	613b      	str	r3, [r7, #16]
        n_pend_list--;
 8003a3a:	8afb      	ldrh	r3, [r7, #22]
 8003a3c:	3b01      	subs	r3, #1
 8003a3e:	82fb      	strh	r3, [r7, #22]


    p_pend_data = p_tcb->PendDataTblPtr;                            /* Point to first wait list entry                 */
    n_pend_list = p_tcb->PendDataTblEntries;                        /* Get the number of pend list task is in         */

    while (n_pend_list > 0u) {
 8003a40:	8afb      	ldrh	r3, [r7, #22]
 8003a42:	2b00      	cmp	r3, #0
 8003a44:	d1e4      	bne.n	8003a10 <OS_PendListChangePrio+0x18>
                                  p_pend_data);
        }
        p_pend_data++;                                              /* Point to next wait list                        */
        n_pend_list--;
    }
}
 8003a46:	bf00      	nop
 8003a48:	3718      	adds	r7, #24
 8003a4a:	46bd      	mov	sp, r7
 8003a4c:	bd80      	pop	{r7, pc}
 8003a4e:	bf00      	nop

08003a50 <OS_PendListInit>:
* Note(s)    : 1) This function is INTERNAL to uC/OS-III and your application must not call it.
************************************************************************************************************************
*/

void  OS_PendListInit (OS_PEND_LIST  *p_pend_list)
{
 8003a50:	b480      	push	{r7}
 8003a52:	b083      	sub	sp, #12
 8003a54:	af00      	add	r7, sp, #0
 8003a56:	6078      	str	r0, [r7, #4]
    p_pend_list->HeadPtr    = (OS_PEND_DATA *)0;
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	2200      	movs	r2, #0
 8003a5c:	601a      	str	r2, [r3, #0]
    p_pend_list->TailPtr    = (OS_PEND_DATA *)0;
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	2200      	movs	r2, #0
 8003a62:	605a      	str	r2, [r3, #4]
    p_pend_list->NbrEntries = (OS_OBJ_QTY    )0;
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	2200      	movs	r2, #0
 8003a68:	811a      	strh	r2, [r3, #8]
}
 8003a6a:	bf00      	nop
 8003a6c:	370c      	adds	r7, #12
 8003a6e:	46bd      	mov	sp, r7
 8003a70:	bc80      	pop	{r7}
 8003a72:	4770      	bx	lr

08003a74 <OS_PendListInsertPrio>:
************************************************************************************************************************
*/

void  OS_PendListInsertPrio (OS_PEND_LIST  *p_pend_list,
                             OS_PEND_DATA  *p_pend_data)
{
 8003a74:	b480      	push	{r7}
 8003a76:	b089      	sub	sp, #36	; 0x24
 8003a78:	af00      	add	r7, sp, #0
 8003a7a:	6078      	str	r0, [r7, #4]
 8003a7c:	6039      	str	r1, [r7, #0]
    OS_PEND_DATA  *p_pend_data_prev;
    OS_PEND_DATA  *p_pend_data_next;



    p_tcb = p_pend_data->TCBPtr;                                      /* Obtain the priority of the task to insert    */
 8003a7e:	683b      	ldr	r3, [r7, #0]
 8003a80:	689b      	ldr	r3, [r3, #8]
 8003a82:	61bb      	str	r3, [r7, #24]
    prio  = p_tcb->Prio;
 8003a84:	69bb      	ldr	r3, [r7, #24]
 8003a86:	f893 3037 	ldrb.w	r3, [r3, #55]	; 0x37
 8003a8a:	75fb      	strb	r3, [r7, #23]
    if (p_pend_list->NbrEntries == (OS_OBJ_QTY)0) {                   /* CASE 0: Insert when there are no entries     */
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	891b      	ldrh	r3, [r3, #8]
 8003a90:	2b00      	cmp	r3, #0
 8003a92:	d10f      	bne.n	8003ab4 <OS_PendListInsertPrio+0x40>
        p_pend_list->NbrEntries = (OS_OBJ_QTY)1;                      /*         This is the first entry              */
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	2201      	movs	r2, #1
 8003a98:	811a      	strh	r2, [r3, #8]
        p_pend_data->NextPtr    = (OS_PEND_DATA *)0;                  /*         No other OS_PEND_DATAs in the list   */
 8003a9a:	683b      	ldr	r3, [r7, #0]
 8003a9c:	2200      	movs	r2, #0
 8003a9e:	605a      	str	r2, [r3, #4]
        p_pend_data->PrevPtr    = (OS_PEND_DATA *)0;
 8003aa0:	683b      	ldr	r3, [r7, #0]
 8003aa2:	2200      	movs	r2, #0
 8003aa4:	601a      	str	r2, [r3, #0]
        p_pend_list->HeadPtr    = p_pend_data;                        /*                                              */
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	683a      	ldr	r2, [r7, #0]
 8003aaa:	601a      	str	r2, [r3, #0]
        p_pend_list->TailPtr    = p_pend_data;
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	683a      	ldr	r2, [r7, #0]
 8003ab0:	605a      	str	r2, [r3, #4]
                p_pend_data_prev->NextPtr  = p_pend_data;
                p_pend_data_next->PrevPtr  = p_pend_data;
            }
        }
    }
}
 8003ab2:	e04d      	b.n	8003b50 <OS_PendListInsertPrio+0xdc>
        p_pend_data->NextPtr    = (OS_PEND_DATA *)0;                  /*         No other OS_PEND_DATAs in the list   */
        p_pend_data->PrevPtr    = (OS_PEND_DATA *)0;
        p_pend_list->HeadPtr    = p_pend_data;                        /*                                              */
        p_pend_list->TailPtr    = p_pend_data;
    } else {
        p_pend_list->NbrEntries++;                                    /* CASE 1: One more OS_PEND_DATA in the list    */
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	891b      	ldrh	r3, [r3, #8]
 8003ab8:	3301      	adds	r3, #1
 8003aba:	b29a      	uxth	r2, r3
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	811a      	strh	r2, [r3, #8]
        p_pend_data_next = p_pend_list->HeadPtr;
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	681b      	ldr	r3, [r3, #0]
 8003ac4:	61fb      	str	r3, [r7, #28]
        while (p_pend_data_next != (OS_PEND_DATA *)0) {               /*         Find the position where to insert    */
 8003ac6:	e00b      	b.n	8003ae0 <OS_PendListInsertPrio+0x6c>
            p_tcb_next   = p_pend_data_next->TCBPtr;
 8003ac8:	69fb      	ldr	r3, [r7, #28]
 8003aca:	689b      	ldr	r3, [r3, #8]
 8003acc:	613b      	str	r3, [r7, #16]
            if (prio < p_tcb_next->Prio) {
 8003ace:	693b      	ldr	r3, [r7, #16]
 8003ad0:	f893 3037 	ldrb.w	r3, [r3, #55]	; 0x37
 8003ad4:	7dfa      	ldrb	r2, [r7, #23]
 8003ad6:	429a      	cmp	r2, r3
 8003ad8:	d306      	bcc.n	8003ae8 <OS_PendListInsertPrio+0x74>
                break;                                                /*         Found! ... insert BEFORE current     */
            } else {
                p_pend_data_next = p_pend_data_next->NextPtr;         /*         Not Found, follow the list           */
 8003ada:	69fb      	ldr	r3, [r7, #28]
 8003adc:	685b      	ldr	r3, [r3, #4]
 8003ade:	61fb      	str	r3, [r7, #28]
        p_pend_list->HeadPtr    = p_pend_data;                        /*                                              */
        p_pend_list->TailPtr    = p_pend_data;
    } else {
        p_pend_list->NbrEntries++;                                    /* CASE 1: One more OS_PEND_DATA in the list    */
        p_pend_data_next = p_pend_list->HeadPtr;
        while (p_pend_data_next != (OS_PEND_DATA *)0) {               /*         Find the position where to insert    */
 8003ae0:	69fb      	ldr	r3, [r7, #28]
 8003ae2:	2b00      	cmp	r3, #0
 8003ae4:	d1f0      	bne.n	8003ac8 <OS_PendListInsertPrio+0x54>
 8003ae6:	e000      	b.n	8003aea <OS_PendListInsertPrio+0x76>
            p_tcb_next   = p_pend_data_next->TCBPtr;
            if (prio < p_tcb_next->Prio) {
                break;                                                /*         Found! ... insert BEFORE current     */
 8003ae8:	bf00      	nop
            } else {
                p_pend_data_next = p_pend_data_next->NextPtr;         /*         Not Found, follow the list           */
            }
        }
        if (p_pend_data_next == (OS_PEND_DATA *)0) {                  /*         TCB to insert is lower in prio       */
 8003aea:	69fb      	ldr	r3, [r7, #28]
 8003aec:	2b00      	cmp	r3, #0
 8003aee:	d10f      	bne.n	8003b10 <OS_PendListInsertPrio+0x9c>
            p_pend_data->NextPtr      = (OS_PEND_DATA *)0;            /*         ... insert at the tail.              */
 8003af0:	683b      	ldr	r3, [r7, #0]
 8003af2:	2200      	movs	r2, #0
 8003af4:	605a      	str	r2, [r3, #4]
            p_pend_data_prev          = p_pend_list->TailPtr;
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	685b      	ldr	r3, [r3, #4]
 8003afa:	60fb      	str	r3, [r7, #12]
            p_pend_data->PrevPtr      = p_pend_data_prev;
 8003afc:	683b      	ldr	r3, [r7, #0]
 8003afe:	68fa      	ldr	r2, [r7, #12]
 8003b00:	601a      	str	r2, [r3, #0]
            p_pend_data_prev->NextPtr = p_pend_data;
 8003b02:	68fb      	ldr	r3, [r7, #12]
 8003b04:	683a      	ldr	r2, [r7, #0]
 8003b06:	605a      	str	r2, [r3, #4]
            p_pend_list->TailPtr      = p_pend_data;
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	683a      	ldr	r2, [r7, #0]
 8003b0c:	605a      	str	r2, [r3, #4]
                p_pend_data_prev->NextPtr  = p_pend_data;
                p_pend_data_next->PrevPtr  = p_pend_data;
            }
        }
    }
}
 8003b0e:	e01f      	b.n	8003b50 <OS_PendListInsertPrio+0xdc>
            p_pend_data_prev          = p_pend_list->TailPtr;
            p_pend_data->PrevPtr      = p_pend_data_prev;
            p_pend_data_prev->NextPtr = p_pend_data;
            p_pend_list->TailPtr      = p_pend_data;
        } else {
            if (p_pend_data_next->PrevPtr == (OS_PEND_DATA *)0) {     /*         Is new TCB highest priority?         */
 8003b10:	69fb      	ldr	r3, [r7, #28]
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	2b00      	cmp	r3, #0
 8003b16:	d10c      	bne.n	8003b32 <OS_PendListInsertPrio+0xbe>
                p_pend_data_next->PrevPtr  = p_pend_data;             /*         Yes, insert as new Head of list      */
 8003b18:	69fb      	ldr	r3, [r7, #28]
 8003b1a:	683a      	ldr	r2, [r7, #0]
 8003b1c:	601a      	str	r2, [r3, #0]
                p_pend_data->PrevPtr       = (OS_PEND_DATA *)0;
 8003b1e:	683b      	ldr	r3, [r7, #0]
 8003b20:	2200      	movs	r2, #0
 8003b22:	601a      	str	r2, [r3, #0]
                p_pend_data->NextPtr       = p_pend_data_next;
 8003b24:	683b      	ldr	r3, [r7, #0]
 8003b26:	69fa      	ldr	r2, [r7, #28]
 8003b28:	605a      	str	r2, [r3, #4]
                p_pend_list->HeadPtr       = p_pend_data;
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	683a      	ldr	r2, [r7, #0]
 8003b2e:	601a      	str	r2, [r3, #0]
                p_pend_data_prev->NextPtr  = p_pend_data;
                p_pend_data_next->PrevPtr  = p_pend_data;
            }
        }
    }
}
 8003b30:	e00e      	b.n	8003b50 <OS_PendListInsertPrio+0xdc>
                p_pend_data_next->PrevPtr  = p_pend_data;             /*         Yes, insert as new Head of list      */
                p_pend_data->PrevPtr       = (OS_PEND_DATA *)0;
                p_pend_data->NextPtr       = p_pend_data_next;
                p_pend_list->HeadPtr       = p_pend_data;
            } else {
                p_pend_data_prev           = p_pend_data_next->PrevPtr;/*        No,  insert in between two entries   */
 8003b32:	69fb      	ldr	r3, [r7, #28]
 8003b34:	681b      	ldr	r3, [r3, #0]
 8003b36:	60fb      	str	r3, [r7, #12]
                p_pend_data->PrevPtr       = p_pend_data_prev;
 8003b38:	683b      	ldr	r3, [r7, #0]
 8003b3a:	68fa      	ldr	r2, [r7, #12]
 8003b3c:	601a      	str	r2, [r3, #0]
                p_pend_data->NextPtr       = p_pend_data_next;
 8003b3e:	683b      	ldr	r3, [r7, #0]
 8003b40:	69fa      	ldr	r2, [r7, #28]
 8003b42:	605a      	str	r2, [r3, #4]
                p_pend_data_prev->NextPtr  = p_pend_data;
 8003b44:	68fb      	ldr	r3, [r7, #12]
 8003b46:	683a      	ldr	r2, [r7, #0]
 8003b48:	605a      	str	r2, [r3, #4]
                p_pend_data_next->PrevPtr  = p_pend_data;
 8003b4a:	69fb      	ldr	r3, [r7, #28]
 8003b4c:	683a      	ldr	r2, [r7, #0]
 8003b4e:	601a      	str	r2, [r3, #0]
            }
        }
    }
}
 8003b50:	bf00      	nop
 8003b52:	3724      	adds	r7, #36	; 0x24
 8003b54:	46bd      	mov	sp, r7
 8003b56:	bc80      	pop	{r7}
 8003b58:	4770      	bx	lr
 8003b5a:	bf00      	nop

08003b5c <OS_PendListRemove>:
* Note(s)    : 1) This function is INTERNAL to uC/OS-III and your application MUST NOT call it.
************************************************************************************************************************
*/

void  OS_PendListRemove (OS_TCB  *p_tcb)
{
 8003b5c:	b580      	push	{r7, lr}
 8003b5e:	b086      	sub	sp, #24
 8003b60:	af00      	add	r7, sp, #0
 8003b62:	6078      	str	r0, [r7, #4]
    OS_PEND_LIST   *p_pend_list;
    OS_PEND_OBJ    *p_obj;



    p_pend_data = p_tcb->PendDataTblPtr;                            /* Point to the first OS_PEND_DATA to remove      */
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b68:	613b      	str	r3, [r7, #16]
    n_pend_list = p_tcb->PendDataTblEntries;                        /* Get number of entries in the table             */
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8003b70:	82fb      	strh	r3, [r7, #22]

    while (n_pend_list > (OS_OBJ_QTY)0) {
 8003b72:	e00f      	b.n	8003b94 <OS_PendListRemove+0x38>
        p_obj       =  p_pend_data->PendObjPtr;                     /* Get pointer to pend list                       */
 8003b74:	693b      	ldr	r3, [r7, #16]
 8003b76:	68db      	ldr	r3, [r3, #12]
 8003b78:	60fb      	str	r3, [r7, #12]
        p_pend_list = &p_obj->PendList;
 8003b7a:	68fb      	ldr	r3, [r7, #12]
 8003b7c:	3308      	adds	r3, #8
 8003b7e:	60bb      	str	r3, [r7, #8]
        OS_PendListRemove1(p_pend_list,
 8003b80:	6939      	ldr	r1, [r7, #16]
 8003b82:	68b8      	ldr	r0, [r7, #8]
 8003b84:	f000 f814 	bl	8003bb0 <OS_PendListRemove1>
                           p_pend_data);
        p_pend_data++;
 8003b88:	693b      	ldr	r3, [r7, #16]
 8003b8a:	3320      	adds	r3, #32
 8003b8c:	613b      	str	r3, [r7, #16]
        n_pend_list--;
 8003b8e:	8afb      	ldrh	r3, [r7, #22]
 8003b90:	3b01      	subs	r3, #1
 8003b92:	82fb      	strh	r3, [r7, #22]


    p_pend_data = p_tcb->PendDataTblPtr;                            /* Point to the first OS_PEND_DATA to remove      */
    n_pend_list = p_tcb->PendDataTblEntries;                        /* Get number of entries in the table             */

    while (n_pend_list > (OS_OBJ_QTY)0) {
 8003b94:	8afb      	ldrh	r3, [r7, #22]
 8003b96:	2b00      	cmp	r3, #0
 8003b98:	d1ec      	bne.n	8003b74 <OS_PendListRemove+0x18>
        OS_PendListRemove1(p_pend_list,
                           p_pend_data);
        p_pend_data++;
        n_pend_list--;
    }
    p_tcb->PendDataTblEntries = (OS_OBJ_QTY    )0;
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	2200      	movs	r2, #0
 8003b9e:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
    p_tcb->PendDataTblPtr     = (OS_PEND_DATA *)0;
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	2200      	movs	r2, #0
 8003ba6:	631a      	str	r2, [r3, #48]	; 0x30
}
 8003ba8:	bf00      	nop
 8003baa:	3718      	adds	r7, #24
 8003bac:	46bd      	mov	sp, r7
 8003bae:	bd80      	pop	{r7, pc}

08003bb0 <OS_PendListRemove1>:
************************************************************************************************************************
*/

void  OS_PendListRemove1 (OS_PEND_LIST  *p_pend_list,
                          OS_PEND_DATA  *p_pend_data)
{
 8003bb0:	b480      	push	{r7}
 8003bb2:	b085      	sub	sp, #20
 8003bb4:	af00      	add	r7, sp, #0
 8003bb6:	6078      	str	r0, [r7, #4]
 8003bb8:	6039      	str	r1, [r7, #0]
    OS_PEND_DATA  *p_prev;
    OS_PEND_DATA  *p_next;



    if (p_pend_list->NbrEntries == 1u) {
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	891b      	ldrh	r3, [r3, #8]
 8003bbe:	2b01      	cmp	r3, #1
 8003bc0:	d106      	bne.n	8003bd0 <OS_PendListRemove1+0x20>
        p_pend_list->HeadPtr = (OS_PEND_DATA *)0;           /* Only one entry in the pend list                        */
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	2200      	movs	r2, #0
 8003bc6:	601a      	str	r2, [r3, #0]
        p_pend_list->TailPtr = (OS_PEND_DATA *)0;
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	2200      	movs	r2, #0
 8003bcc:	605a      	str	r2, [r3, #4]
 8003bce:	e027      	b.n	8003c20 <OS_PendListRemove1+0x70>

    } else if (p_pend_data->PrevPtr == (OS_PEND_DATA *)0) { /* See if entry is at the head of the list                */
 8003bd0:	683b      	ldr	r3, [r7, #0]
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	2b00      	cmp	r3, #0
 8003bd6:	d109      	bne.n	8003bec <OS_PendListRemove1+0x3c>
        p_next               = p_pend_data->NextPtr;        /* Yes                                                    */
 8003bd8:	683b      	ldr	r3, [r7, #0]
 8003bda:	685b      	ldr	r3, [r3, #4]
 8003bdc:	60fb      	str	r3, [r7, #12]
        p_next->PrevPtr      = (OS_PEND_DATA *)0;
 8003bde:	68fb      	ldr	r3, [r7, #12]
 8003be0:	2200      	movs	r2, #0
 8003be2:	601a      	str	r2, [r3, #0]
        p_pend_list->HeadPtr = p_next;
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	68fa      	ldr	r2, [r7, #12]
 8003be8:	601a      	str	r2, [r3, #0]
 8003bea:	e019      	b.n	8003c20 <OS_PendListRemove1+0x70>

    } else if (p_pend_data->NextPtr == (OS_PEND_DATA *)0) { /* See if entry is at the tail of the list                */
 8003bec:	683b      	ldr	r3, [r7, #0]
 8003bee:	685b      	ldr	r3, [r3, #4]
 8003bf0:	2b00      	cmp	r3, #0
 8003bf2:	d109      	bne.n	8003c08 <OS_PendListRemove1+0x58>
        p_prev               = p_pend_data->PrevPtr;        /* Yes                                                    */
 8003bf4:	683b      	ldr	r3, [r7, #0]
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	60bb      	str	r3, [r7, #8]
        p_prev->NextPtr      = (OS_PEND_DATA *)0;
 8003bfa:	68bb      	ldr	r3, [r7, #8]
 8003bfc:	2200      	movs	r2, #0
 8003bfe:	605a      	str	r2, [r3, #4]
        p_pend_list->TailPtr = p_prev;
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	68ba      	ldr	r2, [r7, #8]
 8003c04:	605a      	str	r2, [r3, #4]
 8003c06:	e00b      	b.n	8003c20 <OS_PendListRemove1+0x70>

    } else {
        p_prev               = p_pend_data->PrevPtr;        /* Remove from inside the list                            */
 8003c08:	683b      	ldr	r3, [r7, #0]
 8003c0a:	681b      	ldr	r3, [r3, #0]
 8003c0c:	60bb      	str	r3, [r7, #8]
        p_next               = p_pend_data->NextPtr;
 8003c0e:	683b      	ldr	r3, [r7, #0]
 8003c10:	685b      	ldr	r3, [r3, #4]
 8003c12:	60fb      	str	r3, [r7, #12]
        p_prev->NextPtr      = p_next;
 8003c14:	68bb      	ldr	r3, [r7, #8]
 8003c16:	68fa      	ldr	r2, [r7, #12]
 8003c18:	605a      	str	r2, [r3, #4]
        p_next->PrevPtr      = p_prev;
 8003c1a:	68fb      	ldr	r3, [r7, #12]
 8003c1c:	68ba      	ldr	r2, [r7, #8]
 8003c1e:	601a      	str	r2, [r3, #0]
    }
    p_pend_list->NbrEntries--;                              /* One less entry in the list                             */
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	891b      	ldrh	r3, [r3, #8]
 8003c24:	3b01      	subs	r3, #1
 8003c26:	b29a      	uxth	r2, r3
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	811a      	strh	r2, [r3, #8]
    p_pend_data->NextPtr = (OS_PEND_DATA *)0;
 8003c2c:	683b      	ldr	r3, [r7, #0]
 8003c2e:	2200      	movs	r2, #0
 8003c30:	605a      	str	r2, [r3, #4]
    p_pend_data->PrevPtr = (OS_PEND_DATA *)0;
 8003c32:	683b      	ldr	r3, [r7, #0]
 8003c34:	2200      	movs	r2, #0
 8003c36:	601a      	str	r2, [r3, #0]
}
 8003c38:	bf00      	nop
 8003c3a:	3714      	adds	r7, #20
 8003c3c:	46bd      	mov	sp, r7
 8003c3e:	bc80      	pop	{r7}
 8003c40:	4770      	bx	lr
 8003c42:	bf00      	nop

08003c44 <OS_Post>:
void  OS_Post (OS_PEND_OBJ  *p_obj,
               OS_TCB       *p_tcb,
               void         *p_void,
               OS_MSG_SIZE   msg_size,
               CPU_TS        ts)
{
 8003c44:	b580      	push	{r7, lr}
 8003c46:	b086      	sub	sp, #24
 8003c48:	af02      	add	r7, sp, #8
 8003c4a:	60f8      	str	r0, [r7, #12]
 8003c4c:	60b9      	str	r1, [r7, #8]
 8003c4e:	607a      	str	r2, [r7, #4]
 8003c50:	807b      	strh	r3, [r7, #2]
    switch (p_tcb->TaskState) {
 8003c52:	68bb      	ldr	r3, [r7, #8]
 8003c54:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
 8003c58:	2b07      	cmp	r3, #7
 8003c5a:	f200 8086 	bhi.w	8003d6a <OS_Post+0x126>
 8003c5e:	a201      	add	r2, pc, #4	; (adr r2, 8003c64 <OS_Post+0x20>)
 8003c60:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003c64:	08003d6b 	.word	0x08003d6b
 8003c68:	08003d6b 	.word	0x08003d6b
 8003c6c:	08003c85 	.word	0x08003c85
 8003c70:	08003c85 	.word	0x08003c85
 8003c74:	08003d6b 	.word	0x08003d6b
 8003c78:	08003d6b 	.word	0x08003d6b
 8003c7c:	08003cfb 	.word	0x08003cfb
 8003c80:	08003cfb 	.word	0x08003cfb
        case OS_TASK_STATE_DLY_SUSPENDED:                        /* Cannot Post a suspended task that was also dly'd  */
             break;

        case OS_TASK_STATE_PEND:
        case OS_TASK_STATE_PEND_TIMEOUT:
             if (p_tcb->PendOn == OS_TASK_PEND_ON_MULTI) {
 8003c84:	68bb      	ldr	r3, [r7, #8]
 8003c86:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8003c8a:	2b03      	cmp	r3, #3
 8003c8c:	d109      	bne.n	8003ca2 <OS_Post+0x5e>
                 OS_Post1(p_obj,                                 /* Indicate which object was posted to               */
 8003c8e:	887a      	ldrh	r2, [r7, #2]
 8003c90:	69bb      	ldr	r3, [r7, #24]
 8003c92:	9300      	str	r3, [sp, #0]
 8003c94:	4613      	mov	r3, r2
 8003c96:	687a      	ldr	r2, [r7, #4]
 8003c98:	68b9      	ldr	r1, [r7, #8]
 8003c9a:	68f8      	ldr	r0, [r7, #12]
 8003c9c:	f000 f86a 	bl	8003d74 <OS_Post1>
 8003ca0:	e009      	b.n	8003cb6 <OS_Post+0x72>
                          p_void,
                          msg_size,
                          ts);
             } else {
#if (OS_MSG_EN > 0u)
                 p_tcb->MsgPtr  = p_void;                        /* Deposit message in OS_TCB of task waiting         */
 8003ca2:	68bb      	ldr	r3, [r7, #8]
 8003ca4:	687a      	ldr	r2, [r7, #4]
 8003ca6:	659a      	str	r2, [r3, #88]	; 0x58
                 p_tcb->MsgSize = msg_size;                      /* ... assuming posting a message                    */
 8003ca8:	68bb      	ldr	r3, [r7, #8]
 8003caa:	887a      	ldrh	r2, [r7, #2]
 8003cac:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
#endif
                 p_tcb->TS      = ts;
 8003cb0:	68bb      	ldr	r3, [r7, #8]
 8003cb2:	69ba      	ldr	r2, [r7, #24]
 8003cb4:	649a      	str	r2, [r3, #72]	; 0x48
             }
             if (p_obj != (OS_PEND_OBJ *)0) {
 8003cb6:	68fb      	ldr	r3, [r7, #12]
 8003cb8:	2b00      	cmp	r3, #0
 8003cba:	d006      	beq.n	8003cca <OS_Post+0x86>
                 OS_PendListRemove(p_tcb);                       /* Remove task from wait list(s)                     */
 8003cbc:	68b8      	ldr	r0, [r7, #8]
 8003cbe:	f7ff ff4d 	bl	8003b5c <OS_PendListRemove>
#if OS_CFG_DBG_EN > 0u
                 OS_PendDbgNameRemove(p_obj,
 8003cc2:	68b9      	ldr	r1, [r7, #8]
 8003cc4:	68f8      	ldr	r0, [r7, #12]
 8003cc6:	f7ff fe73 	bl	80039b0 <OS_PendDbgNameRemove>
                                      p_tcb);
#endif
             }
             if (p_tcb->TaskState == OS_TASK_STATE_PEND_TIMEOUT) {
 8003cca:	68bb      	ldr	r3, [r7, #8]
 8003ccc:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
 8003cd0:	2b03      	cmp	r3, #3
 8003cd2:	d102      	bne.n	8003cda <OS_Post+0x96>
                 OS_TickListRemove(p_tcb);                       /* Remove from tick list                             */
 8003cd4:	68b8      	ldr	r0, [r7, #8]
 8003cd6:	f000 fbab 	bl	8004430 <OS_TickListRemove>
             }
             OS_RdyListInsert(p_tcb);                            /* Insert the task in the ready list                 */
 8003cda:	68b8      	ldr	r0, [r7, #8]
 8003cdc:	f000 f89e 	bl	8003e1c <OS_RdyListInsert>
             p_tcb->TaskState  = OS_TASK_STATE_RDY;
 8003ce0:	68bb      	ldr	r3, [r7, #8]
 8003ce2:	2200      	movs	r2, #0
 8003ce4:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36
             p_tcb->PendStatus = OS_STATUS_PEND_OK;              /* Clear pend status                                 */
 8003ce8:	68bb      	ldr	r3, [r7, #8]
 8003cea:	2200      	movs	r2, #0
 8003cec:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
             p_tcb->PendOn     = OS_TASK_PEND_ON_NOTHING;        /* Indicate no longer pending                        */
 8003cf0:	68bb      	ldr	r3, [r7, #8]
 8003cf2:	2200      	movs	r2, #0
 8003cf4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
             break;
 8003cf8:	e038      	b.n	8003d6c <OS_Post+0x128>

        case OS_TASK_STATE_PEND_SUSPENDED:
        case OS_TASK_STATE_PEND_TIMEOUT_SUSPENDED:
             if (p_tcb->PendOn == OS_TASK_PEND_ON_MULTI) {
 8003cfa:	68bb      	ldr	r3, [r7, #8]
 8003cfc:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8003d00:	2b03      	cmp	r3, #3
 8003d02:	d109      	bne.n	8003d18 <OS_Post+0xd4>
                 OS_Post1(p_obj,                                 /* Indicate which object was posted to               */
 8003d04:	887a      	ldrh	r2, [r7, #2]
 8003d06:	69bb      	ldr	r3, [r7, #24]
 8003d08:	9300      	str	r3, [sp, #0]
 8003d0a:	4613      	mov	r3, r2
 8003d0c:	687a      	ldr	r2, [r7, #4]
 8003d0e:	68b9      	ldr	r1, [r7, #8]
 8003d10:	68f8      	ldr	r0, [r7, #12]
 8003d12:	f000 f82f 	bl	8003d74 <OS_Post1>
 8003d16:	e009      	b.n	8003d2c <OS_Post+0xe8>
                          p_void,
                          msg_size,
                          ts);
             } else {
#if (OS_MSG_EN > 0u)
                 p_tcb->MsgPtr  = p_void;                        /* Deposit message in OS_TCB of task waiting         */
 8003d18:	68bb      	ldr	r3, [r7, #8]
 8003d1a:	687a      	ldr	r2, [r7, #4]
 8003d1c:	659a      	str	r2, [r3, #88]	; 0x58
                 p_tcb->MsgSize = msg_size;                      /* ... assuming posting a message                    */
 8003d1e:	68bb      	ldr	r3, [r7, #8]
 8003d20:	887a      	ldrh	r2, [r7, #2]
 8003d22:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
#endif
                 p_tcb->TS      = ts;
 8003d26:	68bb      	ldr	r3, [r7, #8]
 8003d28:	69ba      	ldr	r2, [r7, #24]
 8003d2a:	649a      	str	r2, [r3, #72]	; 0x48
             }
             if (p_obj != (OS_PEND_OBJ *)0) {
 8003d2c:	68fb      	ldr	r3, [r7, #12]
 8003d2e:	2b00      	cmp	r3, #0
 8003d30:	d006      	beq.n	8003d40 <OS_Post+0xfc>
                 OS_PendListRemove(p_tcb);                       /* Remove task from wait list(s)                     */
 8003d32:	68b8      	ldr	r0, [r7, #8]
 8003d34:	f7ff ff12 	bl	8003b5c <OS_PendListRemove>
#if OS_CFG_DBG_EN > 0u
                 OS_PendDbgNameRemove(p_obj,
 8003d38:	68b9      	ldr	r1, [r7, #8]
 8003d3a:	68f8      	ldr	r0, [r7, #12]
 8003d3c:	f7ff fe38 	bl	80039b0 <OS_PendDbgNameRemove>
                                      p_tcb);
#endif
             }
             if (p_tcb->TaskState == OS_TASK_STATE_PEND_TIMEOUT_SUSPENDED) {
 8003d40:	68bb      	ldr	r3, [r7, #8]
 8003d42:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
 8003d46:	2b07      	cmp	r3, #7
 8003d48:	d102      	bne.n	8003d50 <OS_Post+0x10c>
                 OS_TickListRemove(p_tcb);                       /* Cancel any timeout                                */
 8003d4a:	68b8      	ldr	r0, [r7, #8]
 8003d4c:	f000 fb70 	bl	8004430 <OS_TickListRemove>
             }
             p_tcb->TaskState  = OS_TASK_STATE_SUSPENDED;
 8003d50:	68bb      	ldr	r3, [r7, #8]
 8003d52:	2204      	movs	r2, #4
 8003d54:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36
             p_tcb->PendStatus = OS_STATUS_PEND_OK;              /* Clear pend status                                 */
 8003d58:	68bb      	ldr	r3, [r7, #8]
 8003d5a:	2200      	movs	r2, #0
 8003d5c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
             p_tcb->PendOn     = OS_TASK_PEND_ON_NOTHING;        /* Indicate no longer pending                        */
 8003d60:	68bb      	ldr	r3, [r7, #8]
 8003d62:	2200      	movs	r2, #0
 8003d64:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
             break;
 8003d68:	e000      	b.n	8003d6c <OS_Post+0x128>

        default:
             break;
 8003d6a:	bf00      	nop
    }
}
 8003d6c:	bf00      	nop
 8003d6e:	3710      	adds	r7, #16
 8003d70:	46bd      	mov	sp, r7
 8003d72:	bd80      	pop	{r7, pc}

08003d74 <OS_Post1>:
void  OS_Post1 (OS_PEND_OBJ  *p_obj,
                OS_TCB       *p_tcb,
                void         *p_void,
                OS_MSG_SIZE   msg_size,
                CPU_TS        ts)
{
 8003d74:	b480      	push	{r7}
 8003d76:	b087      	sub	sp, #28
 8003d78:	af00      	add	r7, sp, #0
 8003d7a:	60f8      	str	r0, [r7, #12]
 8003d7c:	60b9      	str	r1, [r7, #8]
 8003d7e:	607a      	str	r2, [r7, #4]
 8003d80:	807b      	strh	r3, [r7, #2]
    OS_OBJ_QTY      n_pend_list;                                    /* Number of pend lists                           */
    OS_PEND_DATA   *p_pend_data;



    p_pend_data = p_tcb->PendDataTblPtr;                            /* Point to the first OS_PEND_DATA to remove      */
 8003d82:	68bb      	ldr	r3, [r7, #8]
 8003d84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d86:	613b      	str	r3, [r7, #16]
    n_pend_list = p_tcb->PendDataTblEntries;                        /* Get number of entries in the table             */
 8003d88:	68bb      	ldr	r3, [r7, #8]
 8003d8a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8003d8e:	82fb      	strh	r3, [r7, #22]

    while (n_pend_list > (OS_OBJ_QTY)0) {                           /* Mark posted object in OS_PEND_DATA table       */
 8003d90:	e017      	b.n	8003dc2 <OS_Post1+0x4e>
        if (p_obj == p_pend_data->PendObjPtr) {                     /* Did we find the object posted to?              */
 8003d92:	693b      	ldr	r3, [r7, #16]
 8003d94:	68da      	ldr	r2, [r3, #12]
 8003d96:	68fb      	ldr	r3, [r7, #12]
 8003d98:	429a      	cmp	r2, r3
 8003d9a:	d10c      	bne.n	8003db6 <OS_Post1+0x42>
            p_pend_data->RdyObjPtr  = p_obj;                        /* Yes, indicate the object in the .RdyObjPtr     */
 8003d9c:	693b      	ldr	r3, [r7, #16]
 8003d9e:	68fa      	ldr	r2, [r7, #12]
 8003da0:	611a      	str	r2, [r3, #16]
            p_pend_data->RdyMsgPtr  = p_void;                       /*      store the message posted                  */
 8003da2:	693b      	ldr	r3, [r7, #16]
 8003da4:	687a      	ldr	r2, [r7, #4]
 8003da6:	615a      	str	r2, [r3, #20]
            p_pend_data->RdyMsgSize = msg_size;                     /*      store the size of the message posted      */
 8003da8:	693b      	ldr	r3, [r7, #16]
 8003daa:	887a      	ldrh	r2, [r7, #2]
 8003dac:	831a      	strh	r2, [r3, #24]
            p_pend_data->RdyTS      = ts;                           /*      save the timestamp of the post            */
 8003dae:	693b      	ldr	r3, [r7, #16]
 8003db0:	6a3a      	ldr	r2, [r7, #32]
 8003db2:	61da      	str	r2, [r3, #28]
            break;
 8003db4:	e008      	b.n	8003dc8 <OS_Post1+0x54>
        }
        p_pend_data++;
 8003db6:	693b      	ldr	r3, [r7, #16]
 8003db8:	3320      	adds	r3, #32
 8003dba:	613b      	str	r3, [r7, #16]
        n_pend_list--;
 8003dbc:	8afb      	ldrh	r3, [r7, #22]
 8003dbe:	3b01      	subs	r3, #1
 8003dc0:	82fb      	strh	r3, [r7, #22]


    p_pend_data = p_tcb->PendDataTblPtr;                            /* Point to the first OS_PEND_DATA to remove      */
    n_pend_list = p_tcb->PendDataTblEntries;                        /* Get number of entries in the table             */

    while (n_pend_list > (OS_OBJ_QTY)0) {                           /* Mark posted object in OS_PEND_DATA table       */
 8003dc2:	8afb      	ldrh	r3, [r7, #22]
 8003dc4:	2b00      	cmp	r3, #0
 8003dc6:	d1e4      	bne.n	8003d92 <OS_Post1+0x1e>
            break;
        }
        p_pend_data++;
        n_pend_list--;
    }
}
 8003dc8:	bf00      	nop
 8003dca:	371c      	adds	r7, #28
 8003dcc:	46bd      	mov	sp, r7
 8003dce:	bc80      	pop	{r7}
 8003dd0:	4770      	bx	lr
 8003dd2:	bf00      	nop

08003dd4 <OS_RdyListInit>:
* Note(s)    : This function is INTERNAL to uC/OS-III and your application should not call it.
************************************************************************************************************************
*/

void  OS_RdyListInit (void)
{
 8003dd4:	b480      	push	{r7}
 8003dd6:	b083      	sub	sp, #12
 8003dd8:	af00      	add	r7, sp, #0
    OS_PRIO       i;
    OS_RDY_LIST  *p_rdy_list;



    for (i = 0u; i < OS_CFG_PRIO_MAX; i++) {                /* Initialize the array of OS_RDY_LIST at each priority   */
 8003dda:	2300      	movs	r3, #0
 8003ddc:	71fb      	strb	r3, [r7, #7]
 8003dde:	e013      	b.n	8003e08 <OS_RdyListInit+0x34>
        p_rdy_list = &OSRdyList[i];
 8003de0:	79fa      	ldrb	r2, [r7, #7]
 8003de2:	4613      	mov	r3, r2
 8003de4:	005b      	lsls	r3, r3, #1
 8003de6:	4413      	add	r3, r2
 8003de8:	009b      	lsls	r3, r3, #2
 8003dea:	4a0b      	ldr	r2, [pc, #44]	; (8003e18 <OS_RdyListInit+0x44>)
 8003dec:	4413      	add	r3, r2
 8003dee:	603b      	str	r3, [r7, #0]
        p_rdy_list->NbrEntries = (OS_OBJ_QTY)0;
 8003df0:	683b      	ldr	r3, [r7, #0]
 8003df2:	2200      	movs	r2, #0
 8003df4:	811a      	strh	r2, [r3, #8]
        p_rdy_list->HeadPtr    = (OS_TCB   *)0;
 8003df6:	683b      	ldr	r3, [r7, #0]
 8003df8:	2200      	movs	r2, #0
 8003dfa:	601a      	str	r2, [r3, #0]
        p_rdy_list->TailPtr    = (OS_TCB   *)0;
 8003dfc:	683b      	ldr	r3, [r7, #0]
 8003dfe:	2200      	movs	r2, #0
 8003e00:	605a      	str	r2, [r3, #4]
    OS_PRIO       i;
    OS_RDY_LIST  *p_rdy_list;



    for (i = 0u; i < OS_CFG_PRIO_MAX; i++) {                /* Initialize the array of OS_RDY_LIST at each priority   */
 8003e02:	79fb      	ldrb	r3, [r7, #7]
 8003e04:	3301      	adds	r3, #1
 8003e06:	71fb      	strb	r3, [r7, #7]
 8003e08:	79fb      	ldrb	r3, [r7, #7]
 8003e0a:	2b1f      	cmp	r3, #31
 8003e0c:	d9e8      	bls.n	8003de0 <OS_RdyListInit+0xc>
        p_rdy_list = &OSRdyList[i];
        p_rdy_list->NbrEntries = (OS_OBJ_QTY)0;
        p_rdy_list->HeadPtr    = (OS_TCB   *)0;
        p_rdy_list->TailPtr    = (OS_TCB   *)0;
    }
}
 8003e0e:	bf00      	nop
 8003e10:	370c      	adds	r7, #12
 8003e12:	46bd      	mov	sp, r7
 8003e14:	bc80      	pop	{r7}
 8003e16:	4770      	bx	lr
 8003e18:	200023a0 	.word	0x200023a0

08003e1c <OS_RdyListInsert>:
* Note(s)    : This function is INTERNAL to uC/OS-III and your application should not call it.
************************************************************************************************************************
*/

void  OS_RdyListInsert (OS_TCB  *p_tcb)
{
 8003e1c:	b580      	push	{r7, lr}
 8003e1e:	b082      	sub	sp, #8
 8003e20:	af00      	add	r7, sp, #0
 8003e22:	6078      	str	r0, [r7, #4]
    OS_PrioInsert(p_tcb->Prio);
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	f893 3037 	ldrb.w	r3, [r3, #55]	; 0x37
 8003e2a:	4618      	mov	r0, r3
 8003e2c:	f000 ffda 	bl	8004de4 <OS_PrioInsert>
    if (p_tcb->Prio == OSPrioCur) {                         /* Are we readying a task at the same prio?               */
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	f893 2037 	ldrb.w	r2, [r3, #55]	; 0x37
 8003e36:	4b07      	ldr	r3, [pc, #28]	; (8003e54 <OS_RdyListInsert+0x38>)
 8003e38:	781b      	ldrb	r3, [r3, #0]
 8003e3a:	429a      	cmp	r2, r3
 8003e3c:	d103      	bne.n	8003e46 <OS_RdyListInsert+0x2a>
        OS_RdyListInsertTail(p_tcb);                        /* Yes, insert readied task at the end of the list        */
 8003e3e:	6878      	ldr	r0, [r7, #4]
 8003e40:	f000 f84a 	bl	8003ed8 <OS_RdyListInsertTail>
    }

#if (defined(TRACE_CFG_EN) && (TRACE_CFG_EN > 0u))
        TRACE_OS_TASK_READY(p_tcb);                         /* Record the event.                                      */
#endif
}
 8003e44:	e002      	b.n	8003e4c <OS_RdyListInsert+0x30>
{
    OS_PrioInsert(p_tcb->Prio);
    if (p_tcb->Prio == OSPrioCur) {                         /* Are we readying a task at the same prio?               */
        OS_RdyListInsertTail(p_tcb);                        /* Yes, insert readied task at the end of the list        */
    } else {
        OS_RdyListInsertHead(p_tcb);                        /* No,  insert readied task at the beginning of the list  */
 8003e46:	6878      	ldr	r0, [r7, #4]
 8003e48:	f000 f806 	bl	8003e58 <OS_RdyListInsertHead>
    }

#if (defined(TRACE_CFG_EN) && (TRACE_CFG_EN > 0u))
        TRACE_OS_TASK_READY(p_tcb);                         /* Record the event.                                      */
#endif
}
 8003e4c:	bf00      	nop
 8003e4e:	3708      	adds	r7, #8
 8003e50:	46bd      	mov	sp, r7
 8003e52:	bd80      	pop	{r7, pc}
 8003e54:	2000252c 	.word	0x2000252c

08003e58 <OS_RdyListInsertHead>:
* Note(s)    : 1) This function is INTERNAL to uC/OS-III and your application MUST NOT call it.
************************************************************************************************************************
*/

void  OS_RdyListInsertHead (OS_TCB  *p_tcb)
{
 8003e58:	b480      	push	{r7}
 8003e5a:	b085      	sub	sp, #20
 8003e5c:	af00      	add	r7, sp, #0
 8003e5e:	6078      	str	r0, [r7, #4]
    OS_RDY_LIST  *p_rdy_list;
    OS_TCB       *p_tcb2;



    p_rdy_list = &OSRdyList[p_tcb->Prio];
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	f893 3037 	ldrb.w	r3, [r3, #55]	; 0x37
 8003e66:	461a      	mov	r2, r3
 8003e68:	4613      	mov	r3, r2
 8003e6a:	005b      	lsls	r3, r3, #1
 8003e6c:	4413      	add	r3, r2
 8003e6e:	009b      	lsls	r3, r3, #2
 8003e70:	4a18      	ldr	r2, [pc, #96]	; (8003ed4 <OS_RdyListInsertHead+0x7c>)
 8003e72:	4413      	add	r3, r2
 8003e74:	60fb      	str	r3, [r7, #12]
    if (p_rdy_list->NbrEntries == (OS_OBJ_QTY)0) {          /* CASE 0: Insert when there are no entries               */
 8003e76:	68fb      	ldr	r3, [r7, #12]
 8003e78:	891b      	ldrh	r3, [r3, #8]
 8003e7a:	2b00      	cmp	r3, #0
 8003e7c:	d10f      	bne.n	8003e9e <OS_RdyListInsertHead+0x46>
        p_rdy_list->NbrEntries =  (OS_OBJ_QTY)1;            /*         This is the first entry                        */
 8003e7e:	68fb      	ldr	r3, [r7, #12]
 8003e80:	2201      	movs	r2, #1
 8003e82:	811a      	strh	r2, [r3, #8]
        p_tcb->NextPtr         =  (OS_TCB   *)0;            /*         No other OS_TCBs in the list                   */
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	2200      	movs	r2, #0
 8003e88:	60da      	str	r2, [r3, #12]
        p_tcb->PrevPtr         =  (OS_TCB   *)0;
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	2200      	movs	r2, #0
 8003e8e:	611a      	str	r2, [r3, #16]
        p_rdy_list->HeadPtr    =  p_tcb;                    /*         Both list pointers point to this OS_TCB        */
 8003e90:	68fb      	ldr	r3, [r7, #12]
 8003e92:	687a      	ldr	r2, [r7, #4]
 8003e94:	601a      	str	r2, [r3, #0]
        p_rdy_list->TailPtr    =  p_tcb;
 8003e96:	68fb      	ldr	r3, [r7, #12]
 8003e98:	687a      	ldr	r2, [r7, #4]
 8003e9a:	605a      	str	r2, [r3, #4]
        p_tcb->PrevPtr         = (OS_TCB    *)0;
        p_tcb2                 = p_rdy_list->HeadPtr;       /*         Adjust old head of list's links                */
        p_tcb2->PrevPtr        = p_tcb;
        p_rdy_list->HeadPtr    = p_tcb;
    }
}
 8003e9c:	e015      	b.n	8003eca <OS_RdyListInsertHead+0x72>
        p_tcb->NextPtr         =  (OS_TCB   *)0;            /*         No other OS_TCBs in the list                   */
        p_tcb->PrevPtr         =  (OS_TCB   *)0;
        p_rdy_list->HeadPtr    =  p_tcb;                    /*         Both list pointers point to this OS_TCB        */
        p_rdy_list->TailPtr    =  p_tcb;
    } else {                                                /* CASE 1: Insert BEFORE the current head of list         */
        p_rdy_list->NbrEntries++;                           /*         One more OS_TCB in the list                    */
 8003e9e:	68fb      	ldr	r3, [r7, #12]
 8003ea0:	891b      	ldrh	r3, [r3, #8]
 8003ea2:	3301      	adds	r3, #1
 8003ea4:	b29a      	uxth	r2, r3
 8003ea6:	68fb      	ldr	r3, [r7, #12]
 8003ea8:	811a      	strh	r2, [r3, #8]
        p_tcb->NextPtr         = p_rdy_list->HeadPtr;       /*         Adjust new OS_TCBs links                       */
 8003eaa:	68fb      	ldr	r3, [r7, #12]
 8003eac:	681a      	ldr	r2, [r3, #0]
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	60da      	str	r2, [r3, #12]
        p_tcb->PrevPtr         = (OS_TCB    *)0;
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	2200      	movs	r2, #0
 8003eb6:	611a      	str	r2, [r3, #16]
        p_tcb2                 = p_rdy_list->HeadPtr;       /*         Adjust old head of list's links                */
 8003eb8:	68fb      	ldr	r3, [r7, #12]
 8003eba:	681b      	ldr	r3, [r3, #0]
 8003ebc:	60bb      	str	r3, [r7, #8]
        p_tcb2->PrevPtr        = p_tcb;
 8003ebe:	68bb      	ldr	r3, [r7, #8]
 8003ec0:	687a      	ldr	r2, [r7, #4]
 8003ec2:	611a      	str	r2, [r3, #16]
        p_rdy_list->HeadPtr    = p_tcb;
 8003ec4:	68fb      	ldr	r3, [r7, #12]
 8003ec6:	687a      	ldr	r2, [r7, #4]
 8003ec8:	601a      	str	r2, [r3, #0]
    }
}
 8003eca:	bf00      	nop
 8003ecc:	3714      	adds	r7, #20
 8003ece:	46bd      	mov	sp, r7
 8003ed0:	bc80      	pop	{r7}
 8003ed2:	4770      	bx	lr
 8003ed4:	200023a0 	.word	0x200023a0

08003ed8 <OS_RdyListInsertTail>:
* Note(s)    : 1) This function is INTERNAL to uC/OS-III and your application MUST NOT call it.
************************************************************************************************************************
*/

void  OS_RdyListInsertTail (OS_TCB  *p_tcb)
{
 8003ed8:	b480      	push	{r7}
 8003eda:	b085      	sub	sp, #20
 8003edc:	af00      	add	r7, sp, #0
 8003ede:	6078      	str	r0, [r7, #4]
    OS_RDY_LIST  *p_rdy_list;
    OS_TCB       *p_tcb2;



    p_rdy_list = &OSRdyList[p_tcb->Prio];
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	f893 3037 	ldrb.w	r3, [r3, #55]	; 0x37
 8003ee6:	461a      	mov	r2, r3
 8003ee8:	4613      	mov	r3, r2
 8003eea:	005b      	lsls	r3, r3, #1
 8003eec:	4413      	add	r3, r2
 8003eee:	009b      	lsls	r3, r3, #2
 8003ef0:	4a18      	ldr	r2, [pc, #96]	; (8003f54 <OS_RdyListInsertTail+0x7c>)
 8003ef2:	4413      	add	r3, r2
 8003ef4:	60fb      	str	r3, [r7, #12]
    if (p_rdy_list->NbrEntries == (OS_OBJ_QTY)0) {          /* CASE 0: Insert when there are no entries               */
 8003ef6:	68fb      	ldr	r3, [r7, #12]
 8003ef8:	891b      	ldrh	r3, [r3, #8]
 8003efa:	2b00      	cmp	r3, #0
 8003efc:	d10f      	bne.n	8003f1e <OS_RdyListInsertTail+0x46>
        p_rdy_list->NbrEntries  = (OS_OBJ_QTY)1;            /*         This is the first entry                        */
 8003efe:	68fb      	ldr	r3, [r7, #12]
 8003f00:	2201      	movs	r2, #1
 8003f02:	811a      	strh	r2, [r3, #8]
        p_tcb->NextPtr          = (OS_TCB   *)0;            /*         No other OS_TCBs in the list                   */
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	2200      	movs	r2, #0
 8003f08:	60da      	str	r2, [r3, #12]
        p_tcb->PrevPtr          = (OS_TCB   *)0;
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	2200      	movs	r2, #0
 8003f0e:	611a      	str	r2, [r3, #16]
        p_rdy_list->HeadPtr     = p_tcb;                    /*         Both list pointers point to this OS_TCB        */
 8003f10:	68fb      	ldr	r3, [r7, #12]
 8003f12:	687a      	ldr	r2, [r7, #4]
 8003f14:	601a      	str	r2, [r3, #0]
        p_rdy_list->TailPtr     = p_tcb;
 8003f16:	68fb      	ldr	r3, [r7, #12]
 8003f18:	687a      	ldr	r2, [r7, #4]
 8003f1a:	605a      	str	r2, [r3, #4]
        p_tcb2                  = p_rdy_list->TailPtr;
        p_tcb->PrevPtr          = p_tcb2;
        p_tcb2->NextPtr         = p_tcb;                    /*         Adjust old tail of list's links                */
        p_rdy_list->TailPtr     = p_tcb;
    }
}
 8003f1c:	e014      	b.n	8003f48 <OS_RdyListInsertTail+0x70>
        p_tcb->NextPtr          = (OS_TCB   *)0;            /*         No other OS_TCBs in the list                   */
        p_tcb->PrevPtr          = (OS_TCB   *)0;
        p_rdy_list->HeadPtr     = p_tcb;                    /*         Both list pointers point to this OS_TCB        */
        p_rdy_list->TailPtr     = p_tcb;
    } else {                                                /* CASE 1: Insert AFTER the current tail of list          */
        p_rdy_list->NbrEntries++;                           /*         One more OS_TCB in the list                    */
 8003f1e:	68fb      	ldr	r3, [r7, #12]
 8003f20:	891b      	ldrh	r3, [r3, #8]
 8003f22:	3301      	adds	r3, #1
 8003f24:	b29a      	uxth	r2, r3
 8003f26:	68fb      	ldr	r3, [r7, #12]
 8003f28:	811a      	strh	r2, [r3, #8]
        p_tcb->NextPtr          = (OS_TCB   *)0;            /*         Adjust new OS_TCBs links                       */
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	2200      	movs	r2, #0
 8003f2e:	60da      	str	r2, [r3, #12]
        p_tcb2                  = p_rdy_list->TailPtr;
 8003f30:	68fb      	ldr	r3, [r7, #12]
 8003f32:	685b      	ldr	r3, [r3, #4]
 8003f34:	60bb      	str	r3, [r7, #8]
        p_tcb->PrevPtr          = p_tcb2;
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	68ba      	ldr	r2, [r7, #8]
 8003f3a:	611a      	str	r2, [r3, #16]
        p_tcb2->NextPtr         = p_tcb;                    /*         Adjust old tail of list's links                */
 8003f3c:	68bb      	ldr	r3, [r7, #8]
 8003f3e:	687a      	ldr	r2, [r7, #4]
 8003f40:	60da      	str	r2, [r3, #12]
        p_rdy_list->TailPtr     = p_tcb;
 8003f42:	68fb      	ldr	r3, [r7, #12]
 8003f44:	687a      	ldr	r2, [r7, #4]
 8003f46:	605a      	str	r2, [r3, #4]
    }
}
 8003f48:	bf00      	nop
 8003f4a:	3714      	adds	r7, #20
 8003f4c:	46bd      	mov	sp, r7
 8003f4e:	bc80      	pop	{r7}
 8003f50:	4770      	bx	lr
 8003f52:	bf00      	nop
 8003f54:	200023a0 	.word	0x200023a0

08003f58 <OS_RdyListRemove>:
* Note(s)    : 1) This function is INTERNAL to uC/OS-III and your application MUST NOT call it.
************************************************************************************************************************
*/

void  OS_RdyListRemove (OS_TCB  *p_tcb)
{
 8003f58:	b580      	push	{r7, lr}
 8003f5a:	b086      	sub	sp, #24
 8003f5c:	af00      	add	r7, sp, #0
 8003f5e:	6078      	str	r0, [r7, #4]
    OS_TCB       *p_tcb1;
    OS_TCB       *p_tcb2;



    p_rdy_list = &OSRdyList[p_tcb->Prio];
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	f893 3037 	ldrb.w	r3, [r3, #55]	; 0x37
 8003f66:	461a      	mov	r2, r3
 8003f68:	4613      	mov	r3, r2
 8003f6a:	005b      	lsls	r3, r3, #1
 8003f6c:	4413      	add	r3, r2
 8003f6e:	009b      	lsls	r3, r3, #2
 8003f70:	4a24      	ldr	r2, [pc, #144]	; (8004004 <OS_RdyListRemove+0xac>)
 8003f72:	4413      	add	r3, r2
 8003f74:	617b      	str	r3, [r7, #20]
    p_tcb1     = p_tcb->PrevPtr;                            /* Point to next and previous OS_TCB in the list          */
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	691b      	ldr	r3, [r3, #16]
 8003f7a:	613b      	str	r3, [r7, #16]
    p_tcb2     = p_tcb->NextPtr;
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	68db      	ldr	r3, [r3, #12]
 8003f80:	60fb      	str	r3, [r7, #12]
    if (p_tcb1 == (OS_TCB *)0) {                            /* Was the OS_TCB to remove was at the head?              */
 8003f82:	693b      	ldr	r3, [r7, #16]
 8003f84:	2b00      	cmp	r3, #0
 8003f86:	d11f      	bne.n	8003fc8 <OS_RdyListRemove+0x70>
        if (p_tcb2 == (OS_TCB *)0) {                        /* Yes, was it the only OS_TCB?                           */
 8003f88:	68fb      	ldr	r3, [r7, #12]
 8003f8a:	2b00      	cmp	r3, #0
 8003f8c:	d10f      	bne.n	8003fae <OS_RdyListRemove+0x56>
            p_rdy_list->NbrEntries = (OS_OBJ_QTY)0;         /*      Yes, no more entries                              */
 8003f8e:	697b      	ldr	r3, [r7, #20]
 8003f90:	2200      	movs	r2, #0
 8003f92:	811a      	strh	r2, [r3, #8]
            p_rdy_list->HeadPtr    = (OS_TCB   *)0;
 8003f94:	697b      	ldr	r3, [r7, #20]
 8003f96:	2200      	movs	r2, #0
 8003f98:	601a      	str	r2, [r3, #0]
            p_rdy_list->TailPtr    = (OS_TCB   *)0;
 8003f9a:	697b      	ldr	r3, [r7, #20]
 8003f9c:	2200      	movs	r2, #0
 8003f9e:	605a      	str	r2, [r3, #4]
            OS_PrioRemove(p_tcb->Prio);
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	f893 3037 	ldrb.w	r3, [r3, #55]	; 0x37
 8003fa6:	4618      	mov	r0, r3
 8003fa8:	f000 ff42 	bl	8004e30 <OS_PrioRemove>
 8003fac:	e01f      	b.n	8003fee <OS_RdyListRemove+0x96>
        } else {
            p_rdy_list->NbrEntries--;                       /*      No,  one less entry                               */
 8003fae:	697b      	ldr	r3, [r7, #20]
 8003fb0:	891b      	ldrh	r3, [r3, #8]
 8003fb2:	3b01      	subs	r3, #1
 8003fb4:	b29a      	uxth	r2, r3
 8003fb6:	697b      	ldr	r3, [r7, #20]
 8003fb8:	811a      	strh	r2, [r3, #8]
            p_tcb2->PrevPtr        = (OS_TCB   *)0;         /*           adjust back link of new list head            */
 8003fba:	68fb      	ldr	r3, [r7, #12]
 8003fbc:	2200      	movs	r2, #0
 8003fbe:	611a      	str	r2, [r3, #16]
            p_rdy_list->HeadPtr    = p_tcb2;                /*           adjust OS_RDY_LIST's new head                */
 8003fc0:	697b      	ldr	r3, [r7, #20]
 8003fc2:	68fa      	ldr	r2, [r7, #12]
 8003fc4:	601a      	str	r2, [r3, #0]
 8003fc6:	e012      	b.n	8003fee <OS_RdyListRemove+0x96>
        }
    } else {
        p_rdy_list->NbrEntries--;                           /* No,  one less entry                                    */
 8003fc8:	697b      	ldr	r3, [r7, #20]
 8003fca:	891b      	ldrh	r3, [r3, #8]
 8003fcc:	3b01      	subs	r3, #1
 8003fce:	b29a      	uxth	r2, r3
 8003fd0:	697b      	ldr	r3, [r7, #20]
 8003fd2:	811a      	strh	r2, [r3, #8]
        p_tcb1->NextPtr = p_tcb2;
 8003fd4:	693b      	ldr	r3, [r7, #16]
 8003fd6:	68fa      	ldr	r2, [r7, #12]
 8003fd8:	60da      	str	r2, [r3, #12]
        if (p_tcb2 == (OS_TCB *)0) {
 8003fda:	68fb      	ldr	r3, [r7, #12]
 8003fdc:	2b00      	cmp	r3, #0
 8003fde:	d103      	bne.n	8003fe8 <OS_RdyListRemove+0x90>
            p_rdy_list->TailPtr = p_tcb1;                   /*      Removing the TCB at the tail, adj the tail ptr    */
 8003fe0:	697b      	ldr	r3, [r7, #20]
 8003fe2:	693a      	ldr	r2, [r7, #16]
 8003fe4:	605a      	str	r2, [r3, #4]
 8003fe6:	e002      	b.n	8003fee <OS_RdyListRemove+0x96>
        } else {
            p_tcb2->PrevPtr     = p_tcb1;
 8003fe8:	68fb      	ldr	r3, [r7, #12]
 8003fea:	693a      	ldr	r2, [r7, #16]
 8003fec:	611a      	str	r2, [r3, #16]
        }
    }
    p_tcb->PrevPtr = (OS_TCB *)0;
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	2200      	movs	r2, #0
 8003ff2:	611a      	str	r2, [r3, #16]
    p_tcb->NextPtr = (OS_TCB *)0;
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	2200      	movs	r2, #0
 8003ff8:	60da      	str	r2, [r3, #12]

#if (defined(TRACE_CFG_EN) && (TRACE_CFG_EN > 0u))
    TRACE_OS_TASK_SUSPEND(p_tcb);                           /* Record the event.                                      */
#endif
}
 8003ffa:	bf00      	nop
 8003ffc:	3718      	adds	r7, #24
 8003ffe:	46bd      	mov	sp, r7
 8004000:	bd80      	pop	{r7, pc}
 8004002:	bf00      	nop
 8004004:	200023a0 	.word	0x200023a0

08004008 <OS_SchedLockTimeMeasStart>:
************************************************************************************************************************
*/

#if OS_CFG_SCHED_LOCK_TIME_MEAS_EN > 0u
void  OS_SchedLockTimeMeasStart (void)
{
 8004008:	b580      	push	{r7, lr}
 800400a:	af00      	add	r7, sp, #0
    if (OSSchedLockNestingCtr == 1u) {
 800400c:	4b05      	ldr	r3, [pc, #20]	; (8004024 <OS_SchedLockTimeMeasStart+0x1c>)
 800400e:	781b      	ldrb	r3, [r3, #0]
 8004010:	2b01      	cmp	r3, #1
 8004012:	d104      	bne.n	800401e <OS_SchedLockTimeMeasStart+0x16>
        OSSchedLockTimeBegin = CPU_TS_TmrRd();
 8004014:	f003 fae4 	bl	80075e0 <CPU_TS_TmrRd>
 8004018:	4602      	mov	r2, r0
 800401a:	4b03      	ldr	r3, [pc, #12]	; (8004028 <OS_SchedLockTimeMeasStart+0x20>)
 800401c:	601a      	str	r2, [r3, #0]
    }
}
 800401e:	bf00      	nop
 8004020:	bd80      	pop	{r7, pc}
 8004022:	bf00      	nop
 8004024:	2000238c 	.word	0x2000238c
 8004028:	200025f4 	.word	0x200025f4

0800402c <OS_SchedLockTimeMeasStop>:




void  OS_SchedLockTimeMeasStop (void)
{
 800402c:	b580      	push	{r7, lr}
 800402e:	b082      	sub	sp, #8
 8004030:	af00      	add	r7, sp, #0
    CPU_TS_TMR  delta;


    if (OSSchedLockNestingCtr == (OS_NESTING_CTR)0) {       /* Make sure we fully un-nested scheduler lock            */
 8004032:	4b0f      	ldr	r3, [pc, #60]	; (8004070 <OS_SchedLockTimeMeasStop+0x44>)
 8004034:	781b      	ldrb	r3, [r3, #0]
 8004036:	2b00      	cmp	r3, #0
 8004038:	d116      	bne.n	8004068 <OS_SchedLockTimeMeasStop+0x3c>
        delta = CPU_TS_TmrRd()                              /* Compute the delta time between begin and end           */
 800403a:	f003 fad1 	bl	80075e0 <CPU_TS_TmrRd>
 800403e:	4602      	mov	r2, r0
              - OSSchedLockTimeBegin;
 8004040:	4b0c      	ldr	r3, [pc, #48]	; (8004074 <OS_SchedLockTimeMeasStop+0x48>)
 8004042:	681b      	ldr	r3, [r3, #0]
{
    CPU_TS_TMR  delta;


    if (OSSchedLockNestingCtr == (OS_NESTING_CTR)0) {       /* Make sure we fully un-nested scheduler lock            */
        delta = CPU_TS_TmrRd()                              /* Compute the delta time between begin and end           */
 8004044:	1ad3      	subs	r3, r2, r3
 8004046:	607b      	str	r3, [r7, #4]
              - OSSchedLockTimeBegin;
        if (OSSchedLockTimeMax    < delta) {                /* Detect peak value                                      */
 8004048:	4b0b      	ldr	r3, [pc, #44]	; (8004078 <OS_SchedLockTimeMeasStop+0x4c>)
 800404a:	681a      	ldr	r2, [r3, #0]
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	429a      	cmp	r2, r3
 8004050:	d202      	bcs.n	8004058 <OS_SchedLockTimeMeasStop+0x2c>
            OSSchedLockTimeMax    = delta;
 8004052:	4a09      	ldr	r2, [pc, #36]	; (8004078 <OS_SchedLockTimeMeasStop+0x4c>)
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	6013      	str	r3, [r2, #0]
        }
        if (OSSchedLockTimeMaxCur < delta) {                /* Detect peak value (for resettable value)               */
 8004058:	4b08      	ldr	r3, [pc, #32]	; (800407c <OS_SchedLockTimeMeasStop+0x50>)
 800405a:	681a      	ldr	r2, [r3, #0]
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	429a      	cmp	r2, r3
 8004060:	d202      	bcs.n	8004068 <OS_SchedLockTimeMeasStop+0x3c>
            OSSchedLockTimeMaxCur = delta;
 8004062:	4a06      	ldr	r2, [pc, #24]	; (800407c <OS_SchedLockTimeMeasStop+0x50>)
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	6013      	str	r3, [r2, #0]
        }
    }
}
 8004068:	bf00      	nop
 800406a:	3708      	adds	r7, #8
 800406c:	46bd      	mov	sp, r7
 800406e:	bd80      	pop	{r7, pc}
 8004070:	2000238c 	.word	0x2000238c
 8004074:	200025f4 	.word	0x200025f4
 8004078:	20002818 	.word	0x20002818
 800407c:	20002608 	.word	0x20002608

08004080 <OS_TaskBlock>:
************************************************************************************************************************
*/

void  OS_TaskBlock (OS_TCB   *p_tcb,
                    OS_TICK   timeout)
{
 8004080:	b580      	push	{r7, lr}
 8004082:	b082      	sub	sp, #8
 8004084:	af00      	add	r7, sp, #0
 8004086:	6078      	str	r0, [r7, #4]
 8004088:	6039      	str	r1, [r7, #0]
    if (timeout > (OS_TICK)0) {                             /* Add task to tick list if timeout non zero               */
 800408a:	683b      	ldr	r3, [r7, #0]
 800408c:	2b00      	cmp	r3, #0
 800408e:	d009      	beq.n	80040a4 <OS_TaskBlock+0x24>
        OS_TickListInsert(&OSTickListTimeout, p_tcb, timeout);
 8004090:	683a      	ldr	r2, [r7, #0]
 8004092:	6879      	ldr	r1, [r7, #4]
 8004094:	4809      	ldr	r0, [pc, #36]	; (80040bc <OS_TaskBlock+0x3c>)
 8004096:	f000 f8b1 	bl	80041fc <OS_TickListInsert>
        p_tcb->TaskState = OS_TASK_STATE_PEND_TIMEOUT;
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	2203      	movs	r2, #3
 800409e:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36
 80040a2:	e003      	b.n	80040ac <OS_TaskBlock+0x2c>
    } else {
        p_tcb->TaskState = OS_TASK_STATE_PEND;
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	2202      	movs	r2, #2
 80040a8:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36
    }
    OS_RdyListRemove(p_tcb);
 80040ac:	6878      	ldr	r0, [r7, #4]
 80040ae:	f7ff ff53 	bl	8003f58 <OS_RdyListRemove>
}
 80040b2:	bf00      	nop
 80040b4:	3708      	adds	r7, #8
 80040b6:	46bd      	mov	sp, r7
 80040b8:	bd80      	pop	{r7, pc}
 80040ba:	bf00      	nop
 80040bc:	20002908 	.word	0x20002908

080040c0 <OS_TickTask>:
* Note(s)    : This function is INTERNAL to uC/OS-III and your application should not call it.
************************************************************************************************************************
*/

void  OS_TickTask (void  *p_arg)
{
 80040c0:	b580      	push	{r7, lr}
 80040c2:	b088      	sub	sp, #32
 80040c4:	af00      	add	r7, sp, #0
 80040c6:	6078      	str	r0, [r7, #4]
    OS_ERR  err;
    CPU_TS  ts_delta;
    CPU_TS  ts_delta_dly;
    CPU_TS  ts_delta_timeout;
    CPU_SR_ALLOC();
 80040c8:	2300      	movs	r3, #0
 80040ca:	61fb      	str	r3, [r7, #28]


    (void)&p_arg;                                               /* Prevent compiler warning                             */

    while (DEF_ON) {
        (void)OSTaskSemPend((OS_TICK  )0,
 80040cc:	f107 030e 	add.w	r3, r7, #14
 80040d0:	2200      	movs	r2, #0
 80040d2:	2100      	movs	r1, #0
 80040d4:	2000      	movs	r0, #0
 80040d6:	f7fe fa41 	bl	800255c <OSTaskSemPend>
                            (OS_OPT   )OS_OPT_PEND_BLOCKING,
                            (CPU_TS  *)0,
                            (OS_ERR  *)&err);                   /* Wait for signal from tick interrupt                  */
        if (err == OS_ERR_NONE) {
 80040da:	89fb      	ldrh	r3, [r7, #14]
 80040dc:	2b00      	cmp	r3, #0
 80040de:	d1f5      	bne.n	80040cc <OS_TickTask+0xc>
            OS_CRITICAL_ENTER();
 80040e0:	f7fc f8fe 	bl	80002e0 <CPU_SR_Save>
 80040e4:	61f8      	str	r0, [r7, #28]
            OSTickCtr++;                                        /* Keep track of the number of ticks                    */
 80040e6:	4b0d      	ldr	r3, [pc, #52]	; (800411c <OS_TickTask+0x5c>)
 80040e8:	681b      	ldr	r3, [r3, #0]
 80040ea:	3301      	adds	r3, #1
 80040ec:	4a0b      	ldr	r2, [pc, #44]	; (800411c <OS_TickTask+0x5c>)
 80040ee:	6013      	str	r3, [r2, #0]
#if (defined(TRACE_CFG_EN) && (TRACE_CFG_EN > 0u))
            TRACE_OS_TICK_INCREMENT(OSTickCtr);                 /* Record the event.                                    */
#endif
            OS_CRITICAL_EXIT();
 80040f0:	69f8      	ldr	r0, [r7, #28]
 80040f2:	f7fc f8f9 	bl	80002e8 <CPU_SR_Restore>
            ts_delta_dly     = OS_TickListUpdateDly();
 80040f6:	f000 fa05 	bl	8004504 <OS_TickListUpdateDly>
 80040fa:	61b8      	str	r0, [r7, #24]
            ts_delta_timeout = OS_TickListUpdateTimeout();
 80040fc:	f000 fa64 	bl	80045c8 <OS_TickListUpdateTimeout>
 8004100:	6178      	str	r0, [r7, #20]
            ts_delta         = ts_delta_dly + ts_delta_timeout; /* Compute total execution time of list updates         */
 8004102:	69ba      	ldr	r2, [r7, #24]
 8004104:	697b      	ldr	r3, [r7, #20]
 8004106:	4413      	add	r3, r2
 8004108:	613b      	str	r3, [r7, #16]
            if (OSTickTaskTimeMax < ts_delta) {
 800410a:	4b05      	ldr	r3, [pc, #20]	; (8004120 <OS_TickTask+0x60>)
 800410c:	681a      	ldr	r2, [r3, #0]
 800410e:	693b      	ldr	r3, [r7, #16]
 8004110:	429a      	cmp	r2, r3
 8004112:	d2db      	bcs.n	80040cc <OS_TickTask+0xc>
                OSTickTaskTimeMax = ts_delta;
 8004114:	4a02      	ldr	r2, [pc, #8]	; (8004120 <OS_TickTask+0x60>)
 8004116:	693b      	ldr	r3, [r7, #16]
 8004118:	6013      	str	r3, [r2, #0]
            }
        }
    }
 800411a:	e7d7      	b.n	80040cc <OS_TickTask+0xc>
 800411c:	200027f8 	.word	0x200027f8
 8004120:	200028ec 	.word	0x200028ec

08004124 <OS_TickTaskInit>:
* Note(s)    : This function is INTERNAL to uC/OS-III and your application should not call it.
************************************************************************************************************************
*/

void  OS_TickTaskInit (OS_ERR  *p_err)
{
 8004124:	b590      	push	{r4, r7, lr}
 8004126:	b08d      	sub	sp, #52	; 0x34
 8004128:	af0a      	add	r7, sp, #40	; 0x28
 800412a:	6078      	str	r0, [r7, #4]
        OS_SAFETY_CRITICAL_EXCEPTION();
        return;
    }
#endif

    OSTickCtr                    = (OS_TICK)0u;                         /* Clear the tick counter                            */
 800412c:	4b28      	ldr	r3, [pc, #160]	; (80041d0 <OS_TickTaskInit+0xac>)
 800412e:	2200      	movs	r2, #0
 8004130:	601a      	str	r2, [r3, #0]

    OSTickListDly.TCB_Ptr        = (OS_TCB   *)0;
 8004132:	4b28      	ldr	r3, [pc, #160]	; (80041d4 <OS_TickTaskInit+0xb0>)
 8004134:	2200      	movs	r2, #0
 8004136:	601a      	str	r2, [r3, #0]
    OSTickListTimeout.TCB_Ptr    = (OS_TCB   *)0;
 8004138:	4b27      	ldr	r3, [pc, #156]	; (80041d8 <OS_TickTaskInit+0xb4>)
 800413a:	2200      	movs	r2, #0
 800413c:	601a      	str	r2, [r3, #0]

#if OS_CFG_DBG_EN > 0u
    OSTickListDly.NbrEntries     = (OS_OBJ_QTY)0;
 800413e:	4b25      	ldr	r3, [pc, #148]	; (80041d4 <OS_TickTaskInit+0xb0>)
 8004140:	2200      	movs	r2, #0
 8004142:	809a      	strh	r2, [r3, #4]
    OSTickListDly.NbrUpdated     = (OS_OBJ_QTY)0;
 8004144:	4b23      	ldr	r3, [pc, #140]	; (80041d4 <OS_TickTaskInit+0xb0>)
 8004146:	2200      	movs	r2, #0
 8004148:	80da      	strh	r2, [r3, #6]

    OSTickListTimeout.NbrEntries = (OS_OBJ_QTY)0;
 800414a:	4b23      	ldr	r3, [pc, #140]	; (80041d8 <OS_TickTaskInit+0xb4>)
 800414c:	2200      	movs	r2, #0
 800414e:	809a      	strh	r2, [r3, #4]
    OSTickListTimeout.NbrUpdated = (OS_OBJ_QTY)0;
 8004150:	4b21      	ldr	r3, [pc, #132]	; (80041d8 <OS_TickTaskInit+0xb4>)
 8004152:	2200      	movs	r2, #0
 8004154:	80da      	strh	r2, [r3, #6]
#endif

                                                                        /* ---------------- CREATE THE TICK TASK ----------- */
    if (OSCfg_TickTaskStkBasePtr == (CPU_STK *)0) {
 8004156:	4b21      	ldr	r3, [pc, #132]	; (80041dc <OS_TickTaskInit+0xb8>)
 8004158:	681b      	ldr	r3, [r3, #0]
 800415a:	2b00      	cmp	r3, #0
 800415c:	d104      	bne.n	8004168 <OS_TickTaskInit+0x44>
       *p_err = OS_ERR_TICK_STK_INVALID;
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	f247 2212 	movw	r2, #29202	; 0x7212
 8004164:	801a      	strh	r2, [r3, #0]
        return;
 8004166:	e02f      	b.n	80041c8 <OS_TickTaskInit+0xa4>
    }

    if (OSCfg_TickTaskStkSize < OSCfg_StkSizeMin) {
 8004168:	4b1d      	ldr	r3, [pc, #116]	; (80041e0 <OS_TickTaskInit+0xbc>)
 800416a:	681a      	ldr	r2, [r3, #0]
 800416c:	4b1d      	ldr	r3, [pc, #116]	; (80041e4 <OS_TickTaskInit+0xc0>)
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	429a      	cmp	r2, r3
 8004172:	d204      	bcs.n	800417e <OS_TickTaskInit+0x5a>
       *p_err = OS_ERR_TICK_STK_SIZE_INVALID;
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	f247 2213 	movw	r2, #29203	; 0x7213
 800417a:	801a      	strh	r2, [r3, #0]
        return;
 800417c:	e024      	b.n	80041c8 <OS_TickTaskInit+0xa4>
    }

    if (OSCfg_TickTaskPrio >= (OS_CFG_PRIO_MAX - 1u)) {                 /* Only one task at the 'Idle Task' priority         */
 800417e:	4b1a      	ldr	r3, [pc, #104]	; (80041e8 <OS_TickTaskInit+0xc4>)
 8004180:	781b      	ldrb	r3, [r3, #0]
 8004182:	2b1e      	cmp	r3, #30
 8004184:	d904      	bls.n	8004190 <OS_TickTaskInit+0x6c>
       *p_err = OS_ERR_TICK_PRIO_INVALID;
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	f247 2211 	movw	r2, #29201	; 0x7211
 800418c:	801a      	strh	r2, [r3, #0]
        return;
 800418e:	e01b      	b.n	80041c8 <OS_TickTaskInit+0xa4>
    }

    OSTaskCreate((OS_TCB     *)&OSTickTaskTCB,
 8004190:	4b15      	ldr	r3, [pc, #84]	; (80041e8 <OS_TickTaskInit+0xc4>)
 8004192:	781b      	ldrb	r3, [r3, #0]
 8004194:	4a11      	ldr	r2, [pc, #68]	; (80041dc <OS_TickTaskInit+0xb8>)
 8004196:	6812      	ldr	r2, [r2, #0]
 8004198:	4914      	ldr	r1, [pc, #80]	; (80041ec <OS_TickTaskInit+0xc8>)
 800419a:	6809      	ldr	r1, [r1, #0]
 800419c:	4810      	ldr	r0, [pc, #64]	; (80041e0 <OS_TickTaskInit+0xbc>)
 800419e:	6800      	ldr	r0, [r0, #0]
 80041a0:	687c      	ldr	r4, [r7, #4]
 80041a2:	9408      	str	r4, [sp, #32]
 80041a4:	240b      	movs	r4, #11
 80041a6:	9407      	str	r4, [sp, #28]
 80041a8:	2400      	movs	r4, #0
 80041aa:	9406      	str	r4, [sp, #24]
 80041ac:	2400      	movs	r4, #0
 80041ae:	9405      	str	r4, [sp, #20]
 80041b0:	2400      	movs	r4, #0
 80041b2:	9404      	str	r4, [sp, #16]
 80041b4:	9003      	str	r0, [sp, #12]
 80041b6:	9102      	str	r1, [sp, #8]
 80041b8:	9201      	str	r2, [sp, #4]
 80041ba:	9300      	str	r3, [sp, #0]
 80041bc:	2300      	movs	r3, #0
 80041be:	4a0c      	ldr	r2, [pc, #48]	; (80041f0 <OS_TickTaskInit+0xcc>)
 80041c0:	490c      	ldr	r1, [pc, #48]	; (80041f4 <OS_TickTaskInit+0xd0>)
 80041c2:	480d      	ldr	r0, [pc, #52]	; (80041f8 <OS_TickTaskInit+0xd4>)
 80041c4:	f7fe f89a 	bl	80022fc <OSTaskCreate>
                 (OS_MSG_QTY  )0u,
                 (OS_TICK     )0u,
                 (void       *)0,
                 (OS_OPT      )(OS_OPT_TASK_STK_CHK | OS_OPT_TASK_STK_CLR | OS_OPT_TASK_NO_TLS),
                 (OS_ERR     *)p_err);
}
 80041c8:	370c      	adds	r7, #12
 80041ca:	46bd      	mov	sp, r7
 80041cc:	bd90      	pop	{r4, r7, pc}
 80041ce:	bf00      	nop
 80041d0:	200027f8 	.word	0x200027f8
 80041d4:	200028fc 	.word	0x200028fc
 80041d8:	20002908 	.word	0x20002908
 80041dc:	0800e6bc 	.word	0x0800e6bc
 80041e0:	0800e6c4 	.word	0x0800e6c4
 80041e4:	0800e6b0 	.word	0x0800e6b0
 80041e8:	0800e6b8 	.word	0x0800e6b8
 80041ec:	0800e6c0 	.word	0x0800e6c0
 80041f0:	080040c1 	.word	0x080040c1
 80041f4:	0800e5b4 	.word	0x0800e5b4
 80041f8:	20002530 	.word	0x20002530

080041fc <OS_TickListInsert>:
*/

void  OS_TickListInsert (OS_TICK_LIST  *p_list,
                         OS_TCB        *p_tcb,
                         OS_TICK        time)
{
 80041fc:	b480      	push	{r7}
 80041fe:	b089      	sub	sp, #36	; 0x24
 8004200:	af00      	add	r7, sp, #0
 8004202:	60f8      	str	r0, [r7, #12]
 8004204:	60b9      	str	r1, [r7, #8]
 8004206:	607a      	str	r2, [r7, #4]
    OS_TCB  *p_tcb1;
    OS_TCB  *p_tcb2;
    OS_TICK  remain;


    if (p_list->TCB_Ptr == (OS_TCB *)0) {                               /* Is the list empty?                                */
 8004208:	68fb      	ldr	r3, [r7, #12]
 800420a:	681b      	ldr	r3, [r3, #0]
 800420c:	2b00      	cmp	r3, #0
 800420e:	d112      	bne.n	8004236 <OS_TickListInsert+0x3a>
        p_tcb->TickRemain  = time;                                      /* Yes, Store time in TCB                            */
 8004210:	68bb      	ldr	r3, [r7, #8]
 8004212:	687a      	ldr	r2, [r7, #4]
 8004214:	651a      	str	r2, [r3, #80]	; 0x50
        p_tcb->TickNextPtr = (OS_TCB *)0;
 8004216:	68bb      	ldr	r3, [r7, #8]
 8004218:	2200      	movs	r2, #0
 800421a:	615a      	str	r2, [r3, #20]
        p_tcb->TickPrevPtr = (OS_TCB *)0;
 800421c:	68bb      	ldr	r3, [r7, #8]
 800421e:	2200      	movs	r2, #0
 8004220:	619a      	str	r2, [r3, #24]
        p_tcb->TickListPtr = (OS_TICK_LIST *)p_list;                    /*      Link to this list                            */
 8004222:	68bb      	ldr	r3, [r7, #8]
 8004224:	68fa      	ldr	r2, [r7, #12]
 8004226:	61da      	str	r2, [r3, #28]
        p_list->TCB_Ptr    = p_tcb;                                     /*      Point to TCB of task to place in the list    */
 8004228:	68fb      	ldr	r3, [r7, #12]
 800422a:	68ba      	ldr	r2, [r7, #8]
 800422c:	601a      	str	r2, [r3, #0]
#if OS_CFG_DBG_EN > 0u
        p_list->NbrEntries = 1u;                                        /*      List contains 1 entry                        */
 800422e:	68fb      	ldr	r3, [r7, #12]
 8004230:	2201      	movs	r2, #1
 8004232:	809a      	strh	r2, [r3, #4]
 8004234:	e074      	b.n	8004320 <OS_TickListInsert+0x124>
#endif
    } else {
        p_tcb1 = p_list->TCB_Ptr;
 8004236:	68fb      	ldr	r3, [r7, #12]
 8004238:	681b      	ldr	r3, [r3, #0]
 800423a:	61fb      	str	r3, [r7, #28]
        p_tcb2 = p_list->TCB_Ptr;                                       /* No,  Insert somewhere in the list in delta order  */
 800423c:	68fb      	ldr	r3, [r7, #12]
 800423e:	681b      	ldr	r3, [r3, #0]
 8004240:	61bb      	str	r3, [r7, #24]
        remain = time;
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	617b      	str	r3, [r7, #20]
        while (p_tcb2 != (OS_TCB *)0) {
 8004246:	e053      	b.n	80042f0 <OS_TickListInsert+0xf4>
            if (remain <= p_tcb2->TickRemain) {
 8004248:	69bb      	ldr	r3, [r7, #24]
 800424a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800424c:	697b      	ldr	r3, [r7, #20]
 800424e:	429a      	cmp	r2, r3
 8004250:	d344      	bcc.n	80042dc <OS_TickListInsert+0xe0>
                if (p_tcb2->TickPrevPtr == (OS_TCB *)0) {               /*      Insert before the first entry in the list?   */
 8004252:	69bb      	ldr	r3, [r7, #24]
 8004254:	699b      	ldr	r3, [r3, #24]
 8004256:	2b00      	cmp	r3, #0
 8004258:	d11e      	bne.n	8004298 <OS_TickListInsert+0x9c>
                    p_tcb->TickRemain   = remain;                       /*      Yes, Store remaining time                    */                                          
 800425a:	68bb      	ldr	r3, [r7, #8]
 800425c:	697a      	ldr	r2, [r7, #20]
 800425e:	651a      	str	r2, [r3, #80]	; 0x50
                    p_tcb->TickPrevPtr  = (OS_TCB *)0;
 8004260:	68bb      	ldr	r3, [r7, #8]
 8004262:	2200      	movs	r2, #0
 8004264:	619a      	str	r2, [r3, #24]
                    p_tcb->TickNextPtr  = p_tcb2;    
 8004266:	68bb      	ldr	r3, [r7, #8]
 8004268:	69ba      	ldr	r2, [r7, #24]
 800426a:	615a      	str	r2, [r3, #20]
                    p_tcb->TickListPtr  = (OS_TICK_LIST *)p_list;       /*           Link TCB to this list                   */
 800426c:	68bb      	ldr	r3, [r7, #8]
 800426e:	68fa      	ldr	r2, [r7, #12]
 8004270:	61da      	str	r2, [r3, #28]
                    p_tcb2->TickRemain -= remain;                       /*           Reduce time of next entry in the list   */
 8004272:	69bb      	ldr	r3, [r7, #24]
 8004274:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8004276:	697b      	ldr	r3, [r7, #20]
 8004278:	1ad2      	subs	r2, r2, r3
 800427a:	69bb      	ldr	r3, [r7, #24]
 800427c:	651a      	str	r2, [r3, #80]	; 0x50
                    p_tcb2->TickPrevPtr = p_tcb;
 800427e:	69bb      	ldr	r3, [r7, #24]
 8004280:	68ba      	ldr	r2, [r7, #8]
 8004282:	619a      	str	r2, [r3, #24]
                    p_list->TCB_Ptr     = p_tcb;                        /*           Add TCB to the list                     */
 8004284:	68fb      	ldr	r3, [r7, #12]
 8004286:	68ba      	ldr	r2, [r7, #8]
 8004288:	601a      	str	r2, [r3, #0]
#if OS_CFG_DBG_EN > 0u
                    p_list->NbrEntries++;                               /*           List contains an extra entry            */
 800428a:	68fb      	ldr	r3, [r7, #12]
 800428c:	889b      	ldrh	r3, [r3, #4]
 800428e:	3301      	adds	r3, #1
 8004290:	b29a      	uxth	r2, r3
 8004292:	68fb      	ldr	r3, [r7, #12]
 8004294:	809a      	strh	r2, [r3, #4]
                    p_tcb1->TickNextPtr = p_tcb;
#if OS_CFG_DBG_EN > 0u
                    p_list->NbrEntries++;                               /*           List contains an extra entry            */
#endif
                }
                return;
 8004296:	e043      	b.n	8004320 <OS_TickListInsert+0x124>
                    p_list->TCB_Ptr     = p_tcb;                        /*           Add TCB to the list                     */
#if OS_CFG_DBG_EN > 0u
                    p_list->NbrEntries++;                               /*           List contains an extra entry            */
#endif
                } else {                                                /*      No,  Insert somewhere further in the list    */
                    p_tcb1              = p_tcb2->TickPrevPtr;
 8004298:	69bb      	ldr	r3, [r7, #24]
 800429a:	699b      	ldr	r3, [r3, #24]
 800429c:	61fb      	str	r3, [r7, #28]
                    p_tcb->TickRemain   = remain;                       /*           Store remaining time                    */
 800429e:	68bb      	ldr	r3, [r7, #8]
 80042a0:	697a      	ldr	r2, [r7, #20]
 80042a2:	651a      	str	r2, [r3, #80]	; 0x50
                    p_tcb->TickPrevPtr  = p_tcb1;
 80042a4:	68bb      	ldr	r3, [r7, #8]
 80042a6:	69fa      	ldr	r2, [r7, #28]
 80042a8:	619a      	str	r2, [r3, #24]
                    p_tcb->TickNextPtr  = p_tcb2;    
 80042aa:	68bb      	ldr	r3, [r7, #8]
 80042ac:	69ba      	ldr	r2, [r7, #24]
 80042ae:	615a      	str	r2, [r3, #20]
                    p_tcb->TickListPtr  = (OS_TICK_LIST *)p_list;       /*           TCB points to this list                 */
 80042b0:	68bb      	ldr	r3, [r7, #8]
 80042b2:	68fa      	ldr	r2, [r7, #12]
 80042b4:	61da      	str	r2, [r3, #28]
                    p_tcb2->TickRemain -= remain;                       /*           Reduce time of next entry in the list   */
 80042b6:	69bb      	ldr	r3, [r7, #24]
 80042b8:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80042ba:	697b      	ldr	r3, [r7, #20]
 80042bc:	1ad2      	subs	r2, r2, r3
 80042be:	69bb      	ldr	r3, [r7, #24]
 80042c0:	651a      	str	r2, [r3, #80]	; 0x50
                    p_tcb2->TickPrevPtr = p_tcb;
 80042c2:	69bb      	ldr	r3, [r7, #24]
 80042c4:	68ba      	ldr	r2, [r7, #8]
 80042c6:	619a      	str	r2, [r3, #24]
                    p_tcb1->TickNextPtr = p_tcb;
 80042c8:	69fb      	ldr	r3, [r7, #28]
 80042ca:	68ba      	ldr	r2, [r7, #8]
 80042cc:	615a      	str	r2, [r3, #20]
#if OS_CFG_DBG_EN > 0u
                    p_list->NbrEntries++;                               /*           List contains an extra entry            */
 80042ce:	68fb      	ldr	r3, [r7, #12]
 80042d0:	889b      	ldrh	r3, [r3, #4]
 80042d2:	3301      	adds	r3, #1
 80042d4:	b29a      	uxth	r2, r3
 80042d6:	68fb      	ldr	r3, [r7, #12]
 80042d8:	809a      	strh	r2, [r3, #4]
#endif
                }
                return;
 80042da:	e021      	b.n	8004320 <OS_TickListInsert+0x124>
            } else {
                remain -= p_tcb2->TickRemain;                           /*           Point to the next TCB in the list       */
 80042dc:	69bb      	ldr	r3, [r7, #24]
 80042de:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80042e0:	697a      	ldr	r2, [r7, #20]
 80042e2:	1ad3      	subs	r3, r2, r3
 80042e4:	617b      	str	r3, [r7, #20]
                p_tcb1  = p_tcb2;
 80042e6:	69bb      	ldr	r3, [r7, #24]
 80042e8:	61fb      	str	r3, [r7, #28]
                p_tcb2  = p_tcb2->TickNextPtr;
 80042ea:	69bb      	ldr	r3, [r7, #24]
 80042ec:	695b      	ldr	r3, [r3, #20]
 80042ee:	61bb      	str	r3, [r7, #24]
#endif
    } else {
        p_tcb1 = p_list->TCB_Ptr;
        p_tcb2 = p_list->TCB_Ptr;                                       /* No,  Insert somewhere in the list in delta order  */
        remain = time;
        while (p_tcb2 != (OS_TCB *)0) {
 80042f0:	69bb      	ldr	r3, [r7, #24]
 80042f2:	2b00      	cmp	r3, #0
 80042f4:	d1a8      	bne.n	8004248 <OS_TickListInsert+0x4c>
                remain -= p_tcb2->TickRemain;                           /*           Point to the next TCB in the list       */
                p_tcb1  = p_tcb2;
                p_tcb2  = p_tcb2->TickNextPtr;
            }                 
        }
        p_tcb->TickRemain   = remain;                       
 80042f6:	68bb      	ldr	r3, [r7, #8]
 80042f8:	697a      	ldr	r2, [r7, #20]
 80042fa:	651a      	str	r2, [r3, #80]	; 0x50
        p_tcb->TickPrevPtr  = p_tcb1;
 80042fc:	68bb      	ldr	r3, [r7, #8]
 80042fe:	69fa      	ldr	r2, [r7, #28]
 8004300:	619a      	str	r2, [r3, #24]
        p_tcb->TickNextPtr  = (OS_TCB *)0;    
 8004302:	68bb      	ldr	r3, [r7, #8]
 8004304:	2200      	movs	r2, #0
 8004306:	615a      	str	r2, [r3, #20]
        p_tcb->TickListPtr  = (OS_TICK_LIST *)p_list;                   /*           Link the list to the TCB                */
 8004308:	68bb      	ldr	r3, [r7, #8]
 800430a:	68fa      	ldr	r2, [r7, #12]
 800430c:	61da      	str	r2, [r3, #28]
        p_tcb1->TickNextPtr = p_tcb;
 800430e:	69fb      	ldr	r3, [r7, #28]
 8004310:	68ba      	ldr	r2, [r7, #8]
 8004312:	615a      	str	r2, [r3, #20]
#if OS_CFG_DBG_EN > 0u
        p_list->NbrEntries++;                                           /*           List contains an extra entry            */
 8004314:	68fb      	ldr	r3, [r7, #12]
 8004316:	889b      	ldrh	r3, [r3, #4]
 8004318:	3301      	adds	r3, #1
 800431a:	b29a      	uxth	r2, r3
 800431c:	68fb      	ldr	r3, [r7, #12]
 800431e:	809a      	strh	r2, [r3, #4]
#endif
    }
}
 8004320:	3724      	adds	r7, #36	; 0x24
 8004322:	46bd      	mov	sp, r7
 8004324:	bc80      	pop	{r7}
 8004326:	4770      	bx	lr

08004328 <OS_TickListInsertDly>:

void  OS_TickListInsertDly (OS_TCB   *p_tcb,
                            OS_TICK   time,
                            OS_OPT    opt,
                            OS_ERR   *p_err)
{
 8004328:	b580      	push	{r7, lr}
 800432a:	b086      	sub	sp, #24
 800432c:	af00      	add	r7, sp, #0
 800432e:	60f8      	str	r0, [r7, #12]
 8004330:	60b9      	str	r1, [r7, #8]
 8004332:	603b      	str	r3, [r7, #0]
 8004334:	4613      	mov	r3, r2
 8004336:	80fb      	strh	r3, [r7, #6]
    OS_TICK   remain;



    if (opt == OS_OPT_TIME_MATCH) {                                     /* MATCH to absolute OSTickCtr value mode            */
 8004338:	88fb      	ldrh	r3, [r7, #6]
 800433a:	2b04      	cmp	r3, #4
 800433c:	d113      	bne.n	8004366 <OS_TickListInsertDly+0x3e>
        remain = time - OSTickCtr;
 800433e:	4b3a      	ldr	r3, [pc, #232]	; (8004428 <OS_TickListInsertDly+0x100>)
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	68ba      	ldr	r2, [r7, #8]
 8004344:	1ad3      	subs	r3, r2, r3
 8004346:	617b      	str	r3, [r7, #20]
        if ((remain > OS_TICK_TH_RDY) ||                                /* If delay already occurred, ...                    */
 8004348:	697b      	ldr	r3, [r7, #20]
 800434a:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800434e:	d802      	bhi.n	8004356 <OS_TickListInsertDly+0x2e>
 8004350:	697b      	ldr	r3, [r7, #20]
 8004352:	2b00      	cmp	r3, #0
 8004354:	d158      	bne.n	8004408 <OS_TickListInsertDly+0xe0>
            (remain == (OS_TICK)0u)) {
            p_tcb->TickRemain = (OS_TICK)0u;
 8004356:	68fb      	ldr	r3, [r7, #12]
 8004358:	2200      	movs	r2, #0
 800435a:	651a      	str	r2, [r3, #80]	; 0x50
           *p_err             =  OS_ERR_TIME_ZERO_DLY;                  /* ... do NOT delay.                                 */
 800435c:	683b      	ldr	r3, [r7, #0]
 800435e:	f247 227e 	movw	r2, #29310	; 0x727e
 8004362:	801a      	strh	r2, [r3, #0]
            return;
 8004364:	e05c      	b.n	8004420 <OS_TickListInsertDly+0xf8>
        }

    } else if (opt == OS_OPT_TIME_PERIODIC) {                           /* PERIODIC mode.                                    */
 8004366:	88fb      	ldrh	r3, [r7, #6]
 8004368:	2b08      	cmp	r3, #8
 800436a:	d13f      	bne.n	80043ec <OS_TickListInsertDly+0xc4>
        if ((OSTickCtr - p_tcb->TickCtrPrev) > time) {
 800436c:	4b2e      	ldr	r3, [pc, #184]	; (8004428 <OS_TickListInsertDly+0x100>)
 800436e:	681a      	ldr	r2, [r3, #0]
 8004370:	68fb      	ldr	r3, [r7, #12]
 8004372:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004374:	1ad2      	subs	r2, r2, r3
 8004376:	68bb      	ldr	r3, [r7, #8]
 8004378:	429a      	cmp	r2, r3
 800437a:	d908      	bls.n	800438e <OS_TickListInsertDly+0x66>
            remain             = time;                                  /* ... first time we load .TickCtrPrev               */
 800437c:	68bb      	ldr	r3, [r7, #8]
 800437e:	617b      	str	r3, [r7, #20]
            p_tcb->TickCtrPrev = OSTickCtr + time;
 8004380:	4b29      	ldr	r3, [pc, #164]	; (8004428 <OS_TickListInsertDly+0x100>)
 8004382:	681a      	ldr	r2, [r3, #0]
 8004384:	68bb      	ldr	r3, [r7, #8]
 8004386:	441a      	add	r2, r3
 8004388:	68fb      	ldr	r3, [r7, #12]
 800438a:	655a      	str	r2, [r3, #84]	; 0x54
 800438c:	e03c      	b.n	8004408 <OS_TickListInsertDly+0xe0>
        } else {
            remain = time - (OSTickCtr - p_tcb->TickCtrPrev);
 800438e:	68fb      	ldr	r3, [r7, #12]
 8004390:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8004392:	4b25      	ldr	r3, [pc, #148]	; (8004428 <OS_TickListInsertDly+0x100>)
 8004394:	681b      	ldr	r3, [r3, #0]
 8004396:	1ad2      	subs	r2, r2, r3
 8004398:	68bb      	ldr	r3, [r7, #8]
 800439a:	4413      	add	r3, r2
 800439c:	617b      	str	r3, [r7, #20]
            if ((remain > OS_TICK_TH_RDY) ||                            /* If delay time has already passed, ...             */
 800439e:	697b      	ldr	r3, [r7, #20]
 80043a0:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80043a4:	d802      	bhi.n	80043ac <OS_TickListInsertDly+0x84>
 80043a6:	697b      	ldr	r3, [r7, #20]
 80043a8:	2b00      	cmp	r3, #0
 80043aa:	d118      	bne.n	80043de <OS_TickListInsertDly+0xb6>
                (remain == (OS_TICK)0u)) {
                p_tcb->TickCtrPrev += time + time * ((OSTickCtr - p_tcb->TickCtrPrev) / time); /* Try to recover the period  */
 80043ac:	68fb      	ldr	r3, [r7, #12]
 80043ae:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80043b0:	4b1d      	ldr	r3, [pc, #116]	; (8004428 <OS_TickListInsertDly+0x100>)
 80043b2:	6819      	ldr	r1, [r3, #0]
 80043b4:	68fb      	ldr	r3, [r7, #12]
 80043b6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80043b8:	1ac9      	subs	r1, r1, r3
 80043ba:	68bb      	ldr	r3, [r7, #8]
 80043bc:	fbb1 f3f3 	udiv	r3, r1, r3
 80043c0:	3301      	adds	r3, #1
 80043c2:	68b9      	ldr	r1, [r7, #8]
 80043c4:	fb01 f303 	mul.w	r3, r1, r3
 80043c8:	441a      	add	r2, r3
 80043ca:	68fb      	ldr	r3, [r7, #12]
 80043cc:	655a      	str	r2, [r3, #84]	; 0x54
                p_tcb->TickRemain   = (OS_TICK)0u;
 80043ce:	68fb      	ldr	r3, [r7, #12]
 80043d0:	2200      	movs	r2, #0
 80043d2:	651a      	str	r2, [r3, #80]	; 0x50
               *p_err               =  OS_ERR_TIME_ZERO_DLY;            /* ... do NOT delay.                                 */
 80043d4:	683b      	ldr	r3, [r7, #0]
 80043d6:	f247 227e 	movw	r2, #29310	; 0x727e
 80043da:	801a      	strh	r2, [r3, #0]
                return;
 80043dc:	e020      	b.n	8004420 <OS_TickListInsertDly+0xf8>
            }
            p_tcb->TickCtrPrev += time;
 80043de:	68fb      	ldr	r3, [r7, #12]
 80043e0:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80043e2:	68bb      	ldr	r3, [r7, #8]
 80043e4:	441a      	add	r2, r3
 80043e6:	68fb      	ldr	r3, [r7, #12]
 80043e8:	655a      	str	r2, [r3, #84]	; 0x54
 80043ea:	e00d      	b.n	8004408 <OS_TickListInsertDly+0xe0>
        }

    } else if (time > (OS_TICK)0u) {                                    /* RELATIVE time delay mode                          */
 80043ec:	68bb      	ldr	r3, [r7, #8]
 80043ee:	2b00      	cmp	r3, #0
 80043f0:	d002      	beq.n	80043f8 <OS_TickListInsertDly+0xd0>
        remain = time;
 80043f2:	68bb      	ldr	r3, [r7, #8]
 80043f4:	617b      	str	r3, [r7, #20]
 80043f6:	e007      	b.n	8004408 <OS_TickListInsertDly+0xe0>

    } else {                                                            /* Zero time delay; ...                              */
        p_tcb->TickRemain = (OS_TICK)0u;
 80043f8:	68fb      	ldr	r3, [r7, #12]
 80043fa:	2200      	movs	r2, #0
 80043fc:	651a      	str	r2, [r3, #80]	; 0x50
       *p_err             =  OS_ERR_TIME_ZERO_DLY;                      /* ... do NOT delay.                                 */
 80043fe:	683b      	ldr	r3, [r7, #0]
 8004400:	f247 227e 	movw	r2, #29310	; 0x727e
 8004404:	801a      	strh	r2, [r3, #0]
        return;
 8004406:	e00b      	b.n	8004420 <OS_TickListInsertDly+0xf8>
    }

    p_tcb->TaskState = OS_TASK_STATE_DLY;
 8004408:	68fb      	ldr	r3, [r7, #12]
 800440a:	2201      	movs	r2, #1
 800440c:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36
    OS_TickListInsert(&OSTickListDly, p_tcb, remain);
 8004410:	697a      	ldr	r2, [r7, #20]
 8004412:	68f9      	ldr	r1, [r7, #12]
 8004414:	4805      	ldr	r0, [pc, #20]	; (800442c <OS_TickListInsertDly+0x104>)
 8004416:	f7ff fef1 	bl	80041fc <OS_TickListInsert>

   *p_err = OS_ERR_NONE;
 800441a:	683b      	ldr	r3, [r7, #0]
 800441c:	2200      	movs	r2, #0
 800441e:	801a      	strh	r2, [r3, #0]
}
 8004420:	3718      	adds	r7, #24
 8004422:	46bd      	mov	sp, r7
 8004424:	bd80      	pop	{r7, pc}
 8004426:	bf00      	nop
 8004428:	200027f8 	.word	0x200027f8
 800442c:	200028fc 	.word	0x200028fc

08004430 <OS_TickListRemove>:
*              2) This function is assumed to be called with interrupts disabled.
************************************************************************************************************************
*/

void  OS_TickListRemove (OS_TCB  *p_tcb)
{
 8004430:	b480      	push	{r7}
 8004432:	b087      	sub	sp, #28
 8004434:	af00      	add	r7, sp, #0
 8004436:	6078      	str	r0, [r7, #4]
    OS_TICK_LIST  *p_list;
    OS_TCB        *p_tcb1;
    OS_TCB        *p_tcb2;


    p_list = (OS_TICK_LIST *)p_tcb->TickListPtr;
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	69db      	ldr	r3, [r3, #28]
 800443c:	617b      	str	r3, [r7, #20]
    p_tcb1  = p_tcb->TickPrevPtr;
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	699b      	ldr	r3, [r3, #24]
 8004442:	613b      	str	r3, [r7, #16]
    p_tcb2  = p_tcb->TickNextPtr;
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	695b      	ldr	r3, [r3, #20]
 8004448:	60fb      	str	r3, [r7, #12]
    if (p_tcb1 == (OS_TCB *)0) {
 800444a:	693b      	ldr	r3, [r7, #16]
 800444c:	2b00      	cmp	r3, #0
 800444e:	d12c      	bne.n	80044aa <OS_TickListRemove+0x7a>
        if (p_tcb2 == (OS_TCB *)0) {                                    /* Remove ONLY entry in the list?                    */
 8004450:	68fb      	ldr	r3, [r7, #12]
 8004452:	2b00      	cmp	r3, #0
 8004454:	d10c      	bne.n	8004470 <OS_TickListRemove+0x40>
            p_list->TCB_Ptr    = (OS_TCB        *)0;
 8004456:	697b      	ldr	r3, [r7, #20]
 8004458:	2200      	movs	r2, #0
 800445a:	601a      	str	r2, [r3, #0]
#if OS_CFG_DBG_EN > 0u
            p_list->NbrEntries = (OS_OBJ_QTY    )0u;
 800445c:	697b      	ldr	r3, [r7, #20]
 800445e:	2200      	movs	r2, #0
 8004460:	809a      	strh	r2, [r3, #4]
#endif
            p_tcb->TickRemain   = (OS_TICK       )0u;
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	2200      	movs	r2, #0
 8004466:	651a      	str	r2, [r3, #80]	; 0x50
            p_tcb->TickListPtr  = (OS_TICK_LIST *)0;
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	2200      	movs	r2, #0
 800446c:	61da      	str	r2, [r3, #28]
#endif
        p_tcb->TickNextPtr  = (OS_TCB       *)0;
        p_tcb->TickRemain   = (OS_TICK       )0u;
        p_tcb->TickListPtr  = (OS_TICK_LIST *)0;
    }
}
 800446e:	e03e      	b.n	80044ee <OS_TickListRemove+0xbe>
            p_list->NbrEntries = (OS_OBJ_QTY    )0u;
#endif
            p_tcb->TickRemain   = (OS_TICK       )0u;
            p_tcb->TickListPtr  = (OS_TICK_LIST *)0;
        } else {
            p_tcb2->TickPrevPtr = (OS_TCB       *)0;
 8004470:	68fb      	ldr	r3, [r7, #12]
 8004472:	2200      	movs	r2, #0
 8004474:	619a      	str	r2, [r3, #24]
            p_tcb2->TickRemain += p_tcb->TickRemain;                    /* Add back the ticks to the delta                   */
 8004476:	68fb      	ldr	r3, [r7, #12]
 8004478:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800447e:	441a      	add	r2, r3
 8004480:	68fb      	ldr	r3, [r7, #12]
 8004482:	651a      	str	r2, [r3, #80]	; 0x50
            p_list->TCB_Ptr    = p_tcb2;
 8004484:	697b      	ldr	r3, [r7, #20]
 8004486:	68fa      	ldr	r2, [r7, #12]
 8004488:	601a      	str	r2, [r3, #0]
#if OS_CFG_DBG_EN > 0u
            p_list->NbrEntries--;
 800448a:	697b      	ldr	r3, [r7, #20]
 800448c:	889b      	ldrh	r3, [r3, #4]
 800448e:	3b01      	subs	r3, #1
 8004490:	b29a      	uxth	r2, r3
 8004492:	697b      	ldr	r3, [r7, #20]
 8004494:	809a      	strh	r2, [r3, #4]
#endif
            p_tcb->TickNextPtr  = (OS_TCB       *)0;
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	2200      	movs	r2, #0
 800449a:	615a      	str	r2, [r3, #20]
            p_tcb->TickRemain   = (OS_TICK       )0u;
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	2200      	movs	r2, #0
 80044a0:	651a      	str	r2, [r3, #80]	; 0x50
            p_tcb->TickListPtr  = (OS_TICK_LIST *)0;
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	2200      	movs	r2, #0
 80044a6:	61da      	str	r2, [r3, #28]
#endif
        p_tcb->TickNextPtr  = (OS_TCB       *)0;
        p_tcb->TickRemain   = (OS_TICK       )0u;
        p_tcb->TickListPtr  = (OS_TICK_LIST *)0;
    }
}
 80044a8:	e021      	b.n	80044ee <OS_TickListRemove+0xbe>
            p_tcb->TickNextPtr  = (OS_TCB       *)0;
            p_tcb->TickRemain   = (OS_TICK       )0u;
            p_tcb->TickListPtr  = (OS_TICK_LIST *)0;
        }
    } else {
        p_tcb1->TickNextPtr = p_tcb2;    
 80044aa:	693b      	ldr	r3, [r7, #16]
 80044ac:	68fa      	ldr	r2, [r7, #12]
 80044ae:	615a      	str	r2, [r3, #20]
        if (p_tcb2 != (OS_TCB *)0) {
 80044b0:	68fb      	ldr	r3, [r7, #12]
 80044b2:	2b00      	cmp	r3, #0
 80044b4:	d009      	beq.n	80044ca <OS_TickListRemove+0x9a>
            p_tcb2->TickPrevPtr = p_tcb1;
 80044b6:	68fb      	ldr	r3, [r7, #12]
 80044b8:	693a      	ldr	r2, [r7, #16]
 80044ba:	619a      	str	r2, [r3, #24]
            p_tcb2->TickRemain += p_tcb->TickRemain;                    /* Add back the ticks to the delta list              */
 80044bc:	68fb      	ldr	r3, [r7, #12]
 80044be:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80044c4:	441a      	add	r2, r3
 80044c6:	68fb      	ldr	r3, [r7, #12]
 80044c8:	651a      	str	r2, [r3, #80]	; 0x50
        }
        p_tcb->TickPrevPtr  = (OS_TCB       *)0;
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	2200      	movs	r2, #0
 80044ce:	619a      	str	r2, [r3, #24]
#if OS_CFG_DBG_EN > 0u
        p_list->NbrEntries--;
 80044d0:	697b      	ldr	r3, [r7, #20]
 80044d2:	889b      	ldrh	r3, [r3, #4]
 80044d4:	3b01      	subs	r3, #1
 80044d6:	b29a      	uxth	r2, r3
 80044d8:	697b      	ldr	r3, [r7, #20]
 80044da:	809a      	strh	r2, [r3, #4]
#endif
        p_tcb->TickNextPtr  = (OS_TCB       *)0;
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	2200      	movs	r2, #0
 80044e0:	615a      	str	r2, [r3, #20]
        p_tcb->TickRemain   = (OS_TICK       )0u;
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	2200      	movs	r2, #0
 80044e6:	651a      	str	r2, [r3, #80]	; 0x50
        p_tcb->TickListPtr  = (OS_TICK_LIST *)0;
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	2200      	movs	r2, #0
 80044ec:	61da      	str	r2, [r3, #28]
    }
}
 80044ee:	bf00      	nop
 80044f0:	371c      	adds	r7, #28
 80044f2:	46bd      	mov	sp, r7
 80044f4:	bc80      	pop	{r7}
 80044f6:	4770      	bx	lr

080044f8 <OS_TickListResetPeak>:
* Note(s)    : This function is INTERNAL to uC/OS-III and your application should not call it.
************************************************************************************************************************
*/

void  OS_TickListResetPeak (void)
{
 80044f8:	b480      	push	{r7}
 80044fa:	af00      	add	r7, sp, #0
#if OS_CFG_DBG_EN > 0u
#endif
}
 80044fc:	bf00      	nop
 80044fe:	46bd      	mov	sp, r7
 8004500:	bc80      	pop	{r7}
 8004502:	4770      	bx	lr

08004504 <OS_TickListUpdateDly>:
* Note(s)    : 1) This function is INTERNAL to uC/OS-III and your application MUST NOT call it.
************************************************************************************************************************
*/

static  CPU_TS  OS_TickListUpdateDly (void)
{
 8004504:	b580      	push	{r7, lr}
 8004506:	b086      	sub	sp, #24
 8004508:	af00      	add	r7, sp, #0
    CPU_TS        ts_start;
    CPU_TS        ts_delta_dly;
#if OS_CFG_DBG_EN > 0u
    OS_OBJ_QTY    nbr_updated;
#endif
    CPU_SR_ALLOC();
 800450a:	2300      	movs	r3, #0
 800450c:	60fb      	str	r3, [r7, #12]

                                                              
                                                                        
    OS_CRITICAL_ENTER();
 800450e:	f7fb fee7 	bl	80002e0 <CPU_SR_Save>
 8004512:	60f8      	str	r0, [r7, #12]
    ts_start    = OS_TS_GET();
 8004514:	f003 f864 	bl	80075e0 <CPU_TS_TmrRd>
 8004518:	60b8      	str	r0, [r7, #8]
#if OS_CFG_DBG_EN > 0u
    nbr_updated = (OS_OBJ_QTY)0u;
 800451a:	2300      	movs	r3, #0
 800451c:	827b      	strh	r3, [r7, #18]
#endif
    p_list      = &OSTickListDly;
 800451e:	4b29      	ldr	r3, [pc, #164]	; (80045c4 <OS_TickListUpdateDly+0xc0>)
 8004520:	607b      	str	r3, [r7, #4]
    p_tcb       = p_list->TCB_Ptr;                                      
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	681b      	ldr	r3, [r3, #0]
 8004526:	617b      	str	r3, [r7, #20]
    if (p_tcb != (OS_TCB *)0) {
 8004528:	697b      	ldr	r3, [r7, #20]
 800452a:	2b00      	cmp	r3, #0
 800452c:	d039      	beq.n	80045a2 <OS_TickListUpdateDly+0x9e>
        p_tcb->TickRemain--;
 800452e:	697b      	ldr	r3, [r7, #20]
 8004530:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004532:	1e5a      	subs	r2, r3, #1
 8004534:	697b      	ldr	r3, [r7, #20]
 8004536:	651a      	str	r2, [r3, #80]	; 0x50
        while (p_tcb->TickRemain == 0u) {
 8004538:	e02f      	b.n	800459a <OS_TickListUpdateDly+0x96>
#if OS_CFG_DBG_EN > 0u
            nbr_updated++;											    /* Keep track of the number of TCBs updated          */
 800453a:	8a7b      	ldrh	r3, [r7, #18]
 800453c:	3301      	adds	r3, #1
 800453e:	827b      	strh	r3, [r7, #18]
#endif
            if (p_tcb->TaskState == OS_TASK_STATE_DLY) {
 8004540:	697b      	ldr	r3, [r7, #20]
 8004542:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
 8004546:	2b01      	cmp	r3, #1
 8004548:	d107      	bne.n	800455a <OS_TickListUpdateDly+0x56>
                p_tcb->TaskState = OS_TASK_STATE_RDY;
 800454a:	697b      	ldr	r3, [r7, #20]
 800454c:	2200      	movs	r2, #0
 800454e:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36
                OS_RdyListInsert(p_tcb);                                /* Insert the task in the ready list                 */
 8004552:	6978      	ldr	r0, [r7, #20]
 8004554:	f7ff fc62 	bl	8003e1c <OS_RdyListInsert>
 8004558:	e008      	b.n	800456c <OS_TickListUpdateDly+0x68>
            } else if (p_tcb->TaskState == OS_TASK_STATE_DLY_SUSPENDED) {
 800455a:	697b      	ldr	r3, [r7, #20]
 800455c:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
 8004560:	2b05      	cmp	r3, #5
 8004562:	d103      	bne.n	800456c <OS_TickListUpdateDly+0x68>
                p_tcb->TaskState = OS_TASK_STATE_SUSPENDED;
 8004564:	697b      	ldr	r3, [r7, #20]
 8004566:	2204      	movs	r2, #4
 8004568:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36
            }

            p_list->TCB_Ptr = p_tcb->TickNextPtr;
 800456c:	697b      	ldr	r3, [r7, #20]
 800456e:	695a      	ldr	r2, [r3, #20]
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	601a      	str	r2, [r3, #0]
            p_tcb           = p_list->TCB_Ptr;                          /* Get 'p_tcb' again for loop                        */
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	681b      	ldr	r3, [r3, #0]
 8004578:	617b      	str	r3, [r7, #20]
            if (p_tcb == (OS_TCB *)0) {
 800457a:	697b      	ldr	r3, [r7, #20]
 800457c:	2b00      	cmp	r3, #0
 800457e:	d103      	bne.n	8004588 <OS_TickListUpdateDly+0x84>
#if OS_CFG_DBG_EN > 0u
                p_list->NbrEntries = (OS_OBJ_QTY)0u;
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	2200      	movs	r2, #0
 8004584:	809a      	strh	r2, [r3, #4]
#endif
                break;
 8004586:	e00c      	b.n	80045a2 <OS_TickListUpdateDly+0x9e>
            } else {
#if OS_CFG_DBG_EN > 0u
                p_list->NbrEntries--;
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	889b      	ldrh	r3, [r3, #4]
 800458c:	3b01      	subs	r3, #1
 800458e:	b29a      	uxth	r2, r3
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	809a      	strh	r2, [r3, #4]
#endif
                p_tcb->TickPrevPtr = (OS_TCB *)0;
 8004594:	697b      	ldr	r3, [r7, #20]
 8004596:	2200      	movs	r2, #0
 8004598:	619a      	str	r2, [r3, #24]
#endif
    p_list      = &OSTickListDly;
    p_tcb       = p_list->TCB_Ptr;                                      
    if (p_tcb != (OS_TCB *)0) {
        p_tcb->TickRemain--;
        while (p_tcb->TickRemain == 0u) {
 800459a:	697b      	ldr	r3, [r7, #20]
 800459c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800459e:	2b00      	cmp	r3, #0
 80045a0:	d0cb      	beq.n	800453a <OS_TickListUpdateDly+0x36>
                p_tcb->TickPrevPtr = (OS_TCB *)0;
            }
        }
    }
#if OS_CFG_DBG_EN > 0u
    p_list->NbrUpdated = nbr_updated;
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	8a7a      	ldrh	r2, [r7, #18]
 80045a6:	80da      	strh	r2, [r3, #6]
#endif
    ts_delta_dly       = OS_TS_GET() - ts_start;                        /* Measure execution time of the update              */
 80045a8:	f003 f81a 	bl	80075e0 <CPU_TS_TmrRd>
 80045ac:	4602      	mov	r2, r0
 80045ae:	68bb      	ldr	r3, [r7, #8]
 80045b0:	1ad3      	subs	r3, r2, r3
 80045b2:	603b      	str	r3, [r7, #0]
    OS_CRITICAL_EXIT();
 80045b4:	68f8      	ldr	r0, [r7, #12]
 80045b6:	f7fb fe97 	bl	80002e8 <CPU_SR_Restore>

    return (ts_delta_dly);
 80045ba:	683b      	ldr	r3, [r7, #0]
}
 80045bc:	4618      	mov	r0, r3
 80045be:	3718      	adds	r7, #24
 80045c0:	46bd      	mov	sp, r7
 80045c2:	bd80      	pop	{r7, pc}
 80045c4:	200028fc 	.word	0x200028fc

080045c8 <OS_TickListUpdateTimeout>:
* Note(s)    : 1) This function is INTERNAL to uC/OS-III and your application MUST NOT call it.
************************************************************************************************************************
*/

static  CPU_TS  OS_TickListUpdateTimeout (void)
{
 80045c8:	b580      	push	{r7, lr}
 80045ca:	b088      	sub	sp, #32
 80045cc:	af00      	add	r7, sp, #0
#endif
#if OS_CFG_MUTEX_EN > 0u
    OS_TCB       *p_tcb_owner;
    OS_PRIO       prio_new;
#endif
    CPU_SR_ALLOC();
 80045ce:	2300      	movs	r3, #0
 80045d0:	613b      	str	r3, [r7, #16]

                                                              
                                                                        
    OS_CRITICAL_ENTER();                                                /* ======= UPDATE TASKS WAITING WITH TIMEOUT ======= */
 80045d2:	f7fb fe85 	bl	80002e0 <CPU_SR_Save>
 80045d6:	6138      	str	r0, [r7, #16]
    ts_start    = OS_TS_GET();
 80045d8:	f003 f802 	bl	80075e0 <CPU_TS_TmrRd>
 80045dc:	60f8      	str	r0, [r7, #12]
#if OS_CFG_DBG_EN > 0u
    nbr_updated = (OS_OBJ_QTY)0u;
 80045de:	2300      	movs	r3, #0
 80045e0:	837b      	strh	r3, [r7, #26]
#endif
    p_list      = &OSTickListTimeout;
 80045e2:	4b51      	ldr	r3, [pc, #324]	; (8004728 <OS_TickListUpdateTimeout+0x160>)
 80045e4:	60bb      	str	r3, [r7, #8]
    p_tcb       = p_list->TCB_Ptr;                                  
 80045e6:	68bb      	ldr	r3, [r7, #8]
 80045e8:	681b      	ldr	r3, [r3, #0]
 80045ea:	61fb      	str	r3, [r7, #28]
    if (p_tcb != (OS_TCB *)0) {
 80045ec:	69fb      	ldr	r3, [r7, #28]
 80045ee:	2b00      	cmp	r3, #0
 80045f0:	f000 8089 	beq.w	8004706 <OS_TickListUpdateTimeout+0x13e>
        p_tcb->TickRemain--;
 80045f4:	69fb      	ldr	r3, [r7, #28]
 80045f6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80045f8:	1e5a      	subs	r2, r3, #1
 80045fa:	69fb      	ldr	r3, [r7, #28]
 80045fc:	651a      	str	r2, [r3, #80]	; 0x50
        while (p_tcb->TickRemain == 0u) {
 80045fe:	e07d      	b.n	80046fc <OS_TickListUpdateTimeout+0x134>
#if OS_CFG_DBG_EN > 0u
            nbr_updated++;
 8004600:	8b7b      	ldrh	r3, [r7, #26]
 8004602:	3301      	adds	r3, #1
 8004604:	837b      	strh	r3, [r7, #26]
#endif

#if OS_CFG_MUTEX_EN > 0u
            p_tcb_owner = (OS_TCB *)0;
 8004606:	2300      	movs	r3, #0
 8004608:	617b      	str	r3, [r7, #20]
            if (p_tcb->PendOn == OS_TASK_PEND_ON_MUTEX) {
 800460a:	69fb      	ldr	r3, [r7, #28]
 800460c:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8004610:	2b04      	cmp	r3, #4
 8004612:	d104      	bne.n	800461e <OS_TickListUpdateTimeout+0x56>
                p_tcb_owner = ((OS_MUTEX *)p_tcb->PendDataTblPtr->PendObjPtr)->OwnerTCBPtr;
 8004614:	69fb      	ldr	r3, [r7, #28]
 8004616:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004618:	68db      	ldr	r3, [r3, #12]
 800461a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800461c:	617b      	str	r3, [r7, #20]
            }
#endif

#if (OS_MSG_EN > 0u)
            p_tcb->MsgPtr  = (void      *)0;
 800461e:	69fb      	ldr	r3, [r7, #28]
 8004620:	2200      	movs	r2, #0
 8004622:	659a      	str	r2, [r3, #88]	; 0x58
            p_tcb->MsgSize = (OS_MSG_SIZE)0u;
 8004624:	69fb      	ldr	r3, [r7, #28]
 8004626:	2200      	movs	r2, #0
 8004628:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
#endif
            p_tcb->TS      = OS_TS_GET();
 800462c:	f002 ffd8 	bl	80075e0 <CPU_TS_TmrRd>
 8004630:	4602      	mov	r2, r0
 8004632:	69fb      	ldr	r3, [r7, #28]
 8004634:	649a      	str	r2, [r3, #72]	; 0x48
            OS_PendListRemove(p_tcb);                                   /* Remove from wait list                             */
 8004636:	69f8      	ldr	r0, [r7, #28]
 8004638:	f7ff fa90 	bl	8003b5c <OS_PendListRemove>
            if (p_tcb->TaskState == OS_TASK_STATE_PEND_TIMEOUT) {
 800463c:	69fb      	ldr	r3, [r7, #28]
 800463e:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
 8004642:	2b03      	cmp	r3, #3
 8004644:	d107      	bne.n	8004656 <OS_TickListUpdateTimeout+0x8e>
                OS_RdyListInsert(p_tcb);                                /* Insert the task in the ready list                 */
 8004646:	69f8      	ldr	r0, [r7, #28]
 8004648:	f7ff fbe8 	bl	8003e1c <OS_RdyListInsert>
                p_tcb->TaskState  = OS_TASK_STATE_RDY;
 800464c:	69fb      	ldr	r3, [r7, #28]
 800464e:	2200      	movs	r2, #0
 8004650:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36
 8004654:	e008      	b.n	8004668 <OS_TickListUpdateTimeout+0xa0>
            } else if (p_tcb->TaskState == OS_TASK_STATE_PEND_TIMEOUT_SUSPENDED) {
 8004656:	69fb      	ldr	r3, [r7, #28]
 8004658:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
 800465c:	2b07      	cmp	r3, #7
 800465e:	d103      	bne.n	8004668 <OS_TickListUpdateTimeout+0xa0>

                p_tcb->TaskState  = OS_TASK_STATE_SUSPENDED;
 8004660:	69fb      	ldr	r3, [r7, #28]
 8004662:	2204      	movs	r2, #4
 8004664:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36
            }
            p_tcb->PendStatus = OS_STATUS_PEND_TIMEOUT;                 /* Indicate pend timed out                           */
 8004668:	69fb      	ldr	r3, [r7, #28]
 800466a:	2203      	movs	r2, #3
 800466c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
            p_tcb->PendOn     = OS_TASK_PEND_ON_NOTHING;                /* Indicate no longer pending                        */
 8004670:	69fb      	ldr	r3, [r7, #28]
 8004672:	2200      	movs	r2, #0
 8004674:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

#if OS_CFG_MUTEX_EN > 0u
            if(p_tcb_owner != (OS_TCB *)0) {
 8004678:	697b      	ldr	r3, [r7, #20]
 800467a:	2b00      	cmp	r3, #0
 800467c:	d027      	beq.n	80046ce <OS_TickListUpdateTimeout+0x106>
                if ((p_tcb_owner->Prio != p_tcb_owner->BasePrio) &&
 800467e:	697b      	ldr	r3, [r7, #20]
 8004680:	f893 2037 	ldrb.w	r2, [r3, #55]	; 0x37
 8004684:	697b      	ldr	r3, [r7, #20]
 8004686:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800468a:	429a      	cmp	r2, r3
 800468c:	d01f      	beq.n	80046ce <OS_TickListUpdateTimeout+0x106>
                    (p_tcb_owner->Prio == p_tcb->Prio)) {               /* Has the owner inherited a priority?               */
 800468e:	697b      	ldr	r3, [r7, #20]
 8004690:	f893 2037 	ldrb.w	r2, [r3, #55]	; 0x37
 8004694:	69fb      	ldr	r3, [r7, #28]
 8004696:	f893 3037 	ldrb.w	r3, [r3, #55]	; 0x37
            p_tcb->PendStatus = OS_STATUS_PEND_TIMEOUT;                 /* Indicate pend timed out                           */
            p_tcb->PendOn     = OS_TASK_PEND_ON_NOTHING;                /* Indicate no longer pending                        */

#if OS_CFG_MUTEX_EN > 0u
            if(p_tcb_owner != (OS_TCB *)0) {
                if ((p_tcb_owner->Prio != p_tcb_owner->BasePrio) &&
 800469a:	429a      	cmp	r2, r3
 800469c:	d117      	bne.n	80046ce <OS_TickListUpdateTimeout+0x106>
                    (p_tcb_owner->Prio == p_tcb->Prio)) {               /* Has the owner inherited a priority?               */
                    prio_new = OS_MutexGrpPrioFindHighest(p_tcb_owner);
 800469e:	6978      	ldr	r0, [r7, #20]
 80046a0:	f001 f836 	bl	8005710 <OS_MutexGrpPrioFindHighest>
 80046a4:	4603      	mov	r3, r0
 80046a6:	71fb      	strb	r3, [r7, #7]
                    prio_new = prio_new > p_tcb_owner->BasePrio ? p_tcb_owner->BasePrio : prio_new;
 80046a8:	697b      	ldr	r3, [r7, #20]
 80046aa:	f893 2038 	ldrb.w	r2, [r3, #56]	; 0x38
 80046ae:	79fb      	ldrb	r3, [r7, #7]
 80046b0:	4293      	cmp	r3, r2
 80046b2:	bf28      	it	cs
 80046b4:	4613      	movcs	r3, r2
 80046b6:	71fb      	strb	r3, [r7, #7]
                    if(prio_new != p_tcb_owner->Prio) {
 80046b8:	697b      	ldr	r3, [r7, #20]
 80046ba:	f893 3037 	ldrb.w	r3, [r3, #55]	; 0x37
 80046be:	79fa      	ldrb	r2, [r7, #7]
 80046c0:	429a      	cmp	r2, r3
 80046c2:	d004      	beq.n	80046ce <OS_TickListUpdateTimeout+0x106>
                        OS_TaskChangePrio(p_tcb_owner, prio_new);
 80046c4:	79fb      	ldrb	r3, [r7, #7]
 80046c6:	4619      	mov	r1, r3
 80046c8:	6978      	ldr	r0, [r7, #20]
 80046ca:	f7fe fbcb 	bl	8002e64 <OS_TaskChangePrio>
                    }
                }
            }
#endif

            p_list->TCB_Ptr = p_tcb->TickNextPtr;
 80046ce:	69fb      	ldr	r3, [r7, #28]
 80046d0:	695a      	ldr	r2, [r3, #20]
 80046d2:	68bb      	ldr	r3, [r7, #8]
 80046d4:	601a      	str	r2, [r3, #0]
            p_tcb           = p_list->TCB_Ptr;                          /* Get 'p_tcb' again for loop                        */
 80046d6:	68bb      	ldr	r3, [r7, #8]
 80046d8:	681b      	ldr	r3, [r3, #0]
 80046da:	61fb      	str	r3, [r7, #28]
            if (p_tcb == (OS_TCB *)0) {
 80046dc:	69fb      	ldr	r3, [r7, #28]
 80046de:	2b00      	cmp	r3, #0
 80046e0:	d103      	bne.n	80046ea <OS_TickListUpdateTimeout+0x122>
#if OS_CFG_DBG_EN > 0u
                p_list->NbrEntries = (OS_OBJ_QTY)0u;
 80046e2:	68bb      	ldr	r3, [r7, #8]
 80046e4:	2200      	movs	r2, #0
 80046e6:	809a      	strh	r2, [r3, #4]
#endif
                break;
 80046e8:	e00d      	b.n	8004706 <OS_TickListUpdateTimeout+0x13e>
            } else {
#if OS_CFG_DBG_EN > 0u
                p_list->NbrEntries--;
 80046ea:	68bb      	ldr	r3, [r7, #8]
 80046ec:	889b      	ldrh	r3, [r3, #4]
 80046ee:	3b01      	subs	r3, #1
 80046f0:	b29a      	uxth	r2, r3
 80046f2:	68bb      	ldr	r3, [r7, #8]
 80046f4:	809a      	strh	r2, [r3, #4]
#endif
                p_tcb->TickPrevPtr = (OS_TCB *)0;
 80046f6:	69fb      	ldr	r3, [r7, #28]
 80046f8:	2200      	movs	r2, #0
 80046fa:	619a      	str	r2, [r3, #24]
#endif
    p_list      = &OSTickListTimeout;
    p_tcb       = p_list->TCB_Ptr;                                  
    if (p_tcb != (OS_TCB *)0) {
        p_tcb->TickRemain--;
        while (p_tcb->TickRemain == 0u) {
 80046fc:	69fb      	ldr	r3, [r7, #28]
 80046fe:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004700:	2b00      	cmp	r3, #0
 8004702:	f43f af7d 	beq.w	8004600 <OS_TickListUpdateTimeout+0x38>
                p_tcb->TickPrevPtr = (OS_TCB *)0;
            }
        }
    }
#if OS_CFG_DBG_EN > 0u
    p_list->NbrUpdated = nbr_updated;
 8004706:	68bb      	ldr	r3, [r7, #8]
 8004708:	8b7a      	ldrh	r2, [r7, #26]
 800470a:	80da      	strh	r2, [r3, #6]
#endif
    ts_delta_timeout   = OS_TS_GET() - ts_start;                        /* Measure execution time of the update              */
 800470c:	f002 ff68 	bl	80075e0 <CPU_TS_TmrRd>
 8004710:	4602      	mov	r2, r0
 8004712:	68fb      	ldr	r3, [r7, #12]
 8004714:	1ad3      	subs	r3, r2, r3
 8004716:	603b      	str	r3, [r7, #0]
    OS_CRITICAL_EXIT();                                                 /* ------------------------------------------------- */
 8004718:	6938      	ldr	r0, [r7, #16]
 800471a:	f7fb fde5 	bl	80002e8 <CPU_SR_Restore>

    return (ts_delta_timeout);
 800471e:	683b      	ldr	r3, [r7, #0]
}
 8004720:	4618      	mov	r0, r3
 8004722:	3720      	adds	r7, #32
 8004724:	46bd      	mov	sp, r7
 8004726:	bd80      	pop	{r7, pc}
 8004728:	20002908 	.word	0x20002908

0800472c <OS_FlagInit>:
* Note(s)    : This function is INTERNAL to uC/OS-III and your application should not call it.
************************************************************************************************************************
*/

void  OS_FlagInit (OS_ERR  *p_err)
{
 800472c:	b480      	push	{r7}
 800472e:	b083      	sub	sp, #12
 8004730:	af00      	add	r7, sp, #0
 8004732:	6078      	str	r0, [r7, #4]
        return;
    }
#endif

#if OS_CFG_DBG_EN > 0u
    OSFlagDbgListPtr = (OS_FLAG_GRP *)0;
 8004734:	4b06      	ldr	r3, [pc, #24]	; (8004750 <OS_FlagInit+0x24>)
 8004736:	2200      	movs	r2, #0
 8004738:	601a      	str	r2, [r3, #0]
#endif

    OSFlagQty        = (OS_OBJ_QTY   )0;
 800473a:	4b06      	ldr	r3, [pc, #24]	; (8004754 <OS_FlagInit+0x28>)
 800473c:	2200      	movs	r2, #0
 800473e:	801a      	strh	r2, [r3, #0]
   *p_err            = OS_ERR_NONE;
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	2200      	movs	r2, #0
 8004744:	801a      	strh	r2, [r3, #0]
}
 8004746:	bf00      	nop
 8004748:	370c      	adds	r7, #12
 800474a:	46bd      	mov	sp, r7
 800474c:	bc80      	pop	{r7}
 800474e:	4770      	bx	lr
 8004750:	20002814 	.word	0x20002814
 8004754:	20002810 	.word	0x20002810

08004758 <OSStatReset>:
* Returns    : none
************************************************************************************************************************
*/

void  OSStatReset (OS_ERR  *p_err)
{
 8004758:	b580      	push	{r7, lr}
 800475a:	b086      	sub	sp, #24
 800475c:	af00      	add	r7, sp, #0
 800475e:	6078      	str	r0, [r7, #4]
#endif
#if (OS_CFG_Q_EN > 0u)
    OS_Q        *p_q;
#endif
#endif
    CPU_SR_ALLOC();
 8004760:	2300      	movs	r3, #0
 8004762:	60fb      	str	r3, [r7, #12]
        OS_SAFETY_CRITICAL_EXCEPTION();
        return;
    }
#endif

    CPU_CRITICAL_ENTER();
 8004764:	f7fb fdbc 	bl	80002e0 <CPU_SR_Save>
 8004768:	60f8      	str	r0, [r7, #12]
    OSIntQTaskTimeMax     = (CPU_TS    )0;                  /* Reset the task execution times                         */
    OSIntQNbrEntriesMax   = (OS_OBJ_QTY)0;                  /* Reset the queue maximum number of entries              */
#endif

#if OS_CFG_STAT_TASK_EN > 0u
    OSStatTaskCPUUsageMax = 0u;
 800476a:	4b3f      	ldr	r3, [pc, #252]	; (8004868 <OSStatReset+0x110>)
 800476c:	2200      	movs	r2, #0
 800476e:	801a      	strh	r2, [r3, #0]
    OSStatTaskTimeMax     = (CPU_TS)0;
 8004770:	4b3e      	ldr	r3, [pc, #248]	; (800486c <OSStatReset+0x114>)
 8004772:	2200      	movs	r2, #0
 8004774:	601a      	str	r2, [r3, #0]
#endif

    OSTickTaskTimeMax     = (CPU_TS)0;
 8004776:	4b3e      	ldr	r3, [pc, #248]	; (8004870 <OSStatReset+0x118>)
 8004778:	2200      	movs	r2, #0
 800477a:	601a      	str	r2, [r3, #0]

#if OS_CFG_TMR_EN > 0u
    OSTmrTaskTimeMax      = (CPU_TS)0;
 800477c:	4b3d      	ldr	r3, [pc, #244]	; (8004874 <OSStatReset+0x11c>)
 800477e:	2200      	movs	r2, #0
 8004780:	601a      	str	r2, [r3, #0]
#ifdef CPU_CFG_INT_DIS_MEAS_EN
    OSIntDisTimeMax       = (CPU_TS)0;                      /* Reset the maximum interrupt disable time               */
#endif

#if OS_CFG_SCHED_LOCK_TIME_MEAS_EN > 0u
    OSSchedLockTimeMax    = (CPU_TS)0;                      /* Reset the maximum scheduler lock time                  */
 8004782:	4b3d      	ldr	r3, [pc, #244]	; (8004878 <OSStatReset+0x120>)
 8004784:	2200      	movs	r2, #0
 8004786:	601a      	str	r2, [r3, #0]
#endif

#if ((OS_MSG_EN > 0u) && (OS_CFG_DBG_EN > 0u))
    OSMsgPool.NbrUsedMax  = 0u;
 8004788:	4b3c      	ldr	r3, [pc, #240]	; (800487c <OSStatReset+0x124>)
 800478a:	2200      	movs	r2, #0
 800478c:	811a      	strh	r2, [r3, #8]
#endif
    CPU_CRITICAL_EXIT();
 800478e:	68f8      	ldr	r0, [r7, #12]
 8004790:	f7fb fdaa 	bl	80002e8 <CPU_SR_Restore>

#if OS_CFG_DBG_EN > 0u
    CPU_CRITICAL_ENTER();
 8004794:	f7fb fda4 	bl	80002e0 <CPU_SR_Save>
 8004798:	60f8      	str	r0, [r7, #12]
    p_tcb = OSTaskDbgListPtr;
 800479a:	4b39      	ldr	r3, [pc, #228]	; (8004880 <OSStatReset+0x128>)
 800479c:	681b      	ldr	r3, [r3, #0]
 800479e:	617b      	str	r3, [r7, #20]
    CPU_CRITICAL_EXIT();
 80047a0:	68f8      	ldr	r0, [r7, #12]
 80047a2:	f7fb fda1 	bl	80002e8 <CPU_SR_Restore>
    while (p_tcb != (OS_TCB *)0) {                          /* Reset per-Task statistics                              */
 80047a6:	e034      	b.n	8004812 <OSStatReset+0xba>
        CPU_CRITICAL_ENTER();
 80047a8:	f7fb fd9a 	bl	80002e0 <CPU_SR_Save>
 80047ac:	60f8      	str	r0, [r7, #12]
#ifdef CPU_CFG_INT_DIS_MEAS_EN
        p_tcb->IntDisTimeMax    = (CPU_TS      )0;
#endif

#if OS_CFG_SCHED_LOCK_TIME_MEAS_EN > 0u
        p_tcb->SchedLockTimeMax = (CPU_TS      )0;
 80047ae:	697b      	ldr	r3, [r7, #20]
 80047b0:	2200      	movs	r2, #0
 80047b2:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
#endif

#if OS_CFG_TASK_PROFILE_EN > 0u
#if OS_CFG_TASK_Q_EN > 0u
        p_tcb->MsgQPendTimeMax  = (CPU_TS      )0;
 80047b6:	697b      	ldr	r3, [r7, #20]
 80047b8:	2200      	movs	r2, #0
 80047ba:	675a      	str	r2, [r3, #116]	; 0x74
#endif
        p_tcb->SemPendTimeMax   = (CPU_TS      )0;
 80047bc:	697b      	ldr	r3, [r7, #20]
 80047be:	2200      	movs	r2, #0
 80047c0:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
        p_tcb->CtxSwCtr         = (OS_CTR      )0;
 80047c4:	697b      	ldr	r3, [r7, #20]
 80047c6:	2200      	movs	r2, #0
 80047c8:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        p_tcb->CPUUsage         = (OS_CPU_USAGE)0;
 80047cc:	697b      	ldr	r3, [r7, #20]
 80047ce:	2200      	movs	r2, #0
 80047d0:	f8a3 2088 	strh.w	r2, [r3, #136]	; 0x88
        p_tcb->CPUUsageMax      = (OS_CPU_USAGE)0;
 80047d4:	697b      	ldr	r3, [r7, #20]
 80047d6:	2200      	movs	r2, #0
 80047d8:	f8a3 208a 	strh.w	r2, [r3, #138]	; 0x8a
        p_tcb->CyclesTotal      = (OS_CYCLES   )0;
 80047dc:	697b      	ldr	r3, [r7, #20]
 80047de:	2200      	movs	r2, #0
 80047e0:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
        p_tcb->CyclesTotalPrev  = (OS_CYCLES   )0;
 80047e4:	697b      	ldr	r3, [r7, #20]
 80047e6:	2200      	movs	r2, #0
 80047e8:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
        p_tcb->CyclesStart      =  OS_TS_GET();
 80047ec:	f002 fef8 	bl	80075e0 <CPU_TS_TmrRd>
 80047f0:	4602      	mov	r2, r0
 80047f2:	697b      	ldr	r3, [r7, #20]
 80047f4:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
#endif

#if OS_CFG_TASK_Q_EN > 0u
        p_msg_q                 = &p_tcb->MsgQ;
 80047f8:	697b      	ldr	r3, [r7, #20]
 80047fa:	3360      	adds	r3, #96	; 0x60
 80047fc:	60bb      	str	r3, [r7, #8]
        p_msg_q->NbrEntriesMax  = (OS_MSG_QTY  )0;
 80047fe:	68bb      	ldr	r3, [r7, #8]
 8004800:	2200      	movs	r2, #0
 8004802:	819a      	strh	r2, [r3, #12]
#endif
        p_tcb                   = p_tcb->DbgNextPtr;
 8004804:	697b      	ldr	r3, [r7, #20]
 8004806:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 800480a:	617b      	str	r3, [r7, #20]
        CPU_CRITICAL_EXIT();
 800480c:	68f8      	ldr	r0, [r7, #12]
 800480e:	f7fb fd6b 	bl	80002e8 <CPU_SR_Restore>

#if OS_CFG_DBG_EN > 0u
    CPU_CRITICAL_ENTER();
    p_tcb = OSTaskDbgListPtr;
    CPU_CRITICAL_EXIT();
    while (p_tcb != (OS_TCB *)0) {                          /* Reset per-Task statistics                              */
 8004812:	697b      	ldr	r3, [r7, #20]
 8004814:	2b00      	cmp	r3, #0
 8004816:	d1c7      	bne.n	80047a8 <OSStatReset+0x50>
        CPU_CRITICAL_EXIT();
    }
#endif

#if (OS_CFG_Q_EN > 0u) && (OS_CFG_DBG_EN > 0u)
    CPU_CRITICAL_ENTER();
 8004818:	f7fb fd62 	bl	80002e0 <CPU_SR_Save>
 800481c:	60f8      	str	r0, [r7, #12]
    p_q = OSQDbgListPtr;
 800481e:	4b19      	ldr	r3, [pc, #100]	; (8004884 <OSStatReset+0x12c>)
 8004820:	681b      	ldr	r3, [r3, #0]
 8004822:	613b      	str	r3, [r7, #16]
    CPU_CRITICAL_EXIT();
 8004824:	68f8      	ldr	r0, [r7, #12]
 8004826:	f7fb fd5f 	bl	80002e8 <CPU_SR_Restore>
    while (p_q != (OS_Q *)0) {                              /* Reset message queues statistics                        */
 800482a:	e00e      	b.n	800484a <OSStatReset+0xf2>
        CPU_CRITICAL_ENTER();
 800482c:	f7fb fd58 	bl	80002e0 <CPU_SR_Save>
 8004830:	60f8      	str	r0, [r7, #12]
        p_msg_q                = &p_q->MsgQ;
 8004832:	693b      	ldr	r3, [r7, #16]
 8004834:	3320      	adds	r3, #32
 8004836:	60bb      	str	r3, [r7, #8]
        p_msg_q->NbrEntriesMax = (OS_MSG_QTY)0;
 8004838:	68bb      	ldr	r3, [r7, #8]
 800483a:	2200      	movs	r2, #0
 800483c:	819a      	strh	r2, [r3, #12]
        p_q                    = p_q->DbgNextPtr;
 800483e:	693b      	ldr	r3, [r7, #16]
 8004840:	699b      	ldr	r3, [r3, #24]
 8004842:	613b      	str	r3, [r7, #16]
        CPU_CRITICAL_EXIT();
 8004844:	68f8      	ldr	r0, [r7, #12]
 8004846:	f7fb fd4f 	bl	80002e8 <CPU_SR_Restore>

#if (OS_CFG_Q_EN > 0u) && (OS_CFG_DBG_EN > 0u)
    CPU_CRITICAL_ENTER();
    p_q = OSQDbgListPtr;
    CPU_CRITICAL_EXIT();
    while (p_q != (OS_Q *)0) {                              /* Reset message queues statistics                        */
 800484a:	693b      	ldr	r3, [r7, #16]
 800484c:	2b00      	cmp	r3, #0
 800484e:	d1ed      	bne.n	800482c <OSStatReset+0xd4>
        p_q                    = p_q->DbgNextPtr;
        CPU_CRITICAL_EXIT();
    }
#endif

    OS_TickListResetPeak();                                 /* Reset tick wheel statistics                            */
 8004850:	f7ff fe52 	bl	80044f8 <OS_TickListResetPeak>

#if OS_CFG_TMR_EN > 0u
    OS_TmrResetPeak();
 8004854:	f001 fa7e 	bl	8005d54 <OS_TmrResetPeak>
#endif


   *p_err = OS_ERR_NONE;
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	2200      	movs	r2, #0
 800485c:	801a      	strh	r2, [r3, #0]
}
 800485e:	bf00      	nop
 8004860:	3718      	adds	r7, #24
 8004862:	46bd      	mov	sp, r7
 8004864:	bd80      	pop	{r7, pc}
 8004866:	bf00      	nop
 8004868:	200025fe 	.word	0x200025fe
 800486c:	20002394 	.word	0x20002394
 8004870:	200028ec 	.word	0x200028ec
 8004874:	20002610 	.word	0x20002610
 8004878:	20002818 	.word	0x20002818
 800487c:	200026e8 	.word	0x200026e8
 8004880:	2000260c 	.word	0x2000260c
 8004884:	200027b4 	.word	0x200027b4

08004888 <OSStatTaskCPUUsageInit>:
* Returns    : none
************************************************************************************************************************
*/

void  OSStatTaskCPUUsageInit (OS_ERR  *p_err)
{
 8004888:	b580      	push	{r7, lr}
 800488a:	b086      	sub	sp, #24
 800488c:	af00      	add	r7, sp, #0
 800488e:	6078      	str	r0, [r7, #4]
    OS_ERR   err;
    OS_TICK  dly;
    CPU_SR_ALLOC();
 8004890:	2300      	movs	r3, #0
 8004892:	613b      	str	r3, [r7, #16]
        return;
    }
#endif

#if ((OS_CFG_TMR_EN > 0u) && (OS_CFG_TASK_SUSPEND_EN > 0u))
    OSTaskSuspend(&OSTmrTaskTCB, &err);
 8004894:	f107 030e 	add.w	r3, r7, #14
 8004898:	4619      	mov	r1, r3
 800489a:	4832      	ldr	r0, [pc, #200]	; (8004964 <OSStatTaskCPUUsageInit+0xdc>)
 800489c:	f7fd ffea 	bl	8002874 <OSTaskSuspend>
    if (err != OS_ERR_NONE) {
 80048a0:	89fb      	ldrh	r3, [r7, #14]
 80048a2:	2b00      	cmp	r3, #0
 80048a4:	d003      	beq.n	80048ae <OSStatTaskCPUUsageInit+0x26>
       *p_err = err;
 80048a6:	89fa      	ldrh	r2, [r7, #14]
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	801a      	strh	r2, [r3, #0]
        return;
 80048ac:	e056      	b.n	800495c <OSStatTaskCPUUsageInit+0xd4>
    }
#endif

    OSTimeDly((OS_TICK )2,                                  /* Synchronize with clock tick                            */
 80048ae:	f107 030e 	add.w	r3, r7, #14
 80048b2:	461a      	mov	r2, r3
 80048b4:	2100      	movs	r1, #0
 80048b6:	2002      	movs	r0, #2
 80048b8:	f000 fae2 	bl	8004e80 <OSTimeDly>
              (OS_OPT  )OS_OPT_TIME_DLY,
              (OS_ERR *)&err);
    if (err != OS_ERR_NONE) {
 80048bc:	89fb      	ldrh	r3, [r7, #14]
 80048be:	2b00      	cmp	r3, #0
 80048c0:	d003      	beq.n	80048ca <OSStatTaskCPUUsageInit+0x42>
       *p_err = err;
 80048c2:	89fa      	ldrh	r2, [r7, #14]
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	801a      	strh	r2, [r3, #0]
        return;
 80048c8:	e048      	b.n	800495c <OSStatTaskCPUUsageInit+0xd4>
    }
    CPU_CRITICAL_ENTER();
 80048ca:	f7fb fd09 	bl	80002e0 <CPU_SR_Save>
 80048ce:	6138      	str	r0, [r7, #16]
    OSStatTaskCtr = (OS_TICK)0;                             /* Clear idle counter                                     */
 80048d0:	4b25      	ldr	r3, [pc, #148]	; (8004968 <OSStatTaskCPUUsageInit+0xe0>)
 80048d2:	2200      	movs	r2, #0
 80048d4:	601a      	str	r2, [r3, #0]
    CPU_CRITICAL_EXIT();
 80048d6:	6938      	ldr	r0, [r7, #16]
 80048d8:	f7fb fd06 	bl	80002e8 <CPU_SR_Restore>

    dly = (OS_TICK)0;
 80048dc:	2300      	movs	r3, #0
 80048de:	617b      	str	r3, [r7, #20]
    if (OSCfg_TickRate_Hz > OSCfg_StatTaskRate_Hz) {
 80048e0:	4b22      	ldr	r3, [pc, #136]	; (800496c <OSStatTaskCPUUsageInit+0xe4>)
 80048e2:	681a      	ldr	r2, [r3, #0]
 80048e4:	4b22      	ldr	r3, [pc, #136]	; (8004970 <OSStatTaskCPUUsageInit+0xe8>)
 80048e6:	681b      	ldr	r3, [r3, #0]
 80048e8:	429a      	cmp	r2, r3
 80048ea:	d906      	bls.n	80048fa <OSStatTaskCPUUsageInit+0x72>
        dly = (OS_TICK)(OSCfg_TickRate_Hz / OSCfg_StatTaskRate_Hz);
 80048ec:	4b1f      	ldr	r3, [pc, #124]	; (800496c <OSStatTaskCPUUsageInit+0xe4>)
 80048ee:	681a      	ldr	r2, [r3, #0]
 80048f0:	4b1f      	ldr	r3, [pc, #124]	; (8004970 <OSStatTaskCPUUsageInit+0xe8>)
 80048f2:	681b      	ldr	r3, [r3, #0]
 80048f4:	fbb2 f3f3 	udiv	r3, r2, r3
 80048f8:	617b      	str	r3, [r7, #20]
    }
    if (dly == (OS_TICK)0) {
 80048fa:	697b      	ldr	r3, [r7, #20]
 80048fc:	2b00      	cmp	r3, #0
 80048fe:	d106      	bne.n	800490e <OSStatTaskCPUUsageInit+0x86>
        dly =  (OS_TICK)(OSCfg_TickRate_Hz / (OS_RATE_HZ)10);
 8004900:	4b1a      	ldr	r3, [pc, #104]	; (800496c <OSStatTaskCPUUsageInit+0xe4>)
 8004902:	681b      	ldr	r3, [r3, #0]
 8004904:	4a1b      	ldr	r2, [pc, #108]	; (8004974 <OSStatTaskCPUUsageInit+0xec>)
 8004906:	fba2 2303 	umull	r2, r3, r2, r3
 800490a:	08db      	lsrs	r3, r3, #3
 800490c:	617b      	str	r3, [r7, #20]
    }

    OSTimeDly(dly,                                          /* Determine MAX. idle counter value                      */
 800490e:	f107 030e 	add.w	r3, r7, #14
 8004912:	461a      	mov	r2, r3
 8004914:	2100      	movs	r1, #0
 8004916:	6978      	ldr	r0, [r7, #20]
 8004918:	f000 fab2 	bl	8004e80 <OSTimeDly>
              OS_OPT_TIME_DLY,
              &err);

#if ((OS_CFG_TMR_EN > 0u) && (OS_CFG_TASK_SUSPEND_EN > 0u))
    OSTaskResume(&OSTmrTaskTCB, &err);
 800491c:	f107 030e 	add.w	r3, r7, #14
 8004920:	4619      	mov	r1, r3
 8004922:	4810      	ldr	r0, [pc, #64]	; (8004964 <OSStatTaskCPUUsageInit+0xdc>)
 8004924:	f7fd fde8 	bl	80024f8 <OSTaskResume>
    if (err != OS_ERR_NONE) {
 8004928:	89fb      	ldrh	r3, [r7, #14]
 800492a:	2b00      	cmp	r3, #0
 800492c:	d003      	beq.n	8004936 <OSStatTaskCPUUsageInit+0xae>
       *p_err = err;
 800492e:	89fa      	ldrh	r2, [r7, #14]
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	801a      	strh	r2, [r3, #0]
        return;
 8004934:	e012      	b.n	800495c <OSStatTaskCPUUsageInit+0xd4>
    }
#endif

    CPU_CRITICAL_ENTER();
 8004936:	f7fb fcd3 	bl	80002e0 <CPU_SR_Save>
 800493a:	6138      	str	r0, [r7, #16]
    OSStatTaskTimeMax = (CPU_TS)0;
 800493c:	4b0e      	ldr	r3, [pc, #56]	; (8004978 <OSStatTaskCPUUsageInit+0xf0>)
 800493e:	2200      	movs	r2, #0
 8004940:	601a      	str	r2, [r3, #0]

    OSStatTaskCtrMax  = OSStatTaskCtr;                      /* Store maximum idle counter count                       */
 8004942:	4b09      	ldr	r3, [pc, #36]	; (8004968 <OSStatTaskCPUUsageInit+0xe0>)
 8004944:	681b      	ldr	r3, [r3, #0]
 8004946:	4a0d      	ldr	r2, [pc, #52]	; (800497c <OSStatTaskCPUUsageInit+0xf4>)
 8004948:	6013      	str	r3, [r2, #0]
    OSStatTaskRdy     = OS_STATE_RDY;
 800494a:	4b0d      	ldr	r3, [pc, #52]	; (8004980 <OSStatTaskCPUUsageInit+0xf8>)
 800494c:	2201      	movs	r2, #1
 800494e:	701a      	strb	r2, [r3, #0]
    CPU_CRITICAL_EXIT();
 8004950:	6938      	ldr	r0, [r7, #16]
 8004952:	f7fb fcc9 	bl	80002e8 <CPU_SR_Restore>
   *p_err             = OS_ERR_NONE;
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	2200      	movs	r2, #0
 800495a:	801a      	strh	r2, [r3, #0]
}
 800495c:	3718      	adds	r7, #24
 800495e:	46bd      	mov	sp, r7
 8004960:	bd80      	pop	{r7, pc}
 8004962:	bf00      	nop
 8004964:	20002628 	.word	0x20002628
 8004968:	20002398 	.word	0x20002398
 800496c:	0800e6b4 	.word	0x0800e6b4
 8004970:	0800e6a0 	.word	0x0800e6a0
 8004974:	cccccccd 	.word	0xcccccccd
 8004978:	20002394 	.word	0x20002394
 800497c:	200027f4 	.word	0x200027f4
 8004980:	20002521 	.word	0x20002521

08004984 <OS_StatTask>:
*              4) This function is INTERNAL to uC/OS-III and your application should not call it.
************************************************************************************************************************
*/

void  OS_StatTask (void  *p_arg)
{
 8004984:	b580      	push	{r7, lr}
 8004986:	b090      	sub	sp, #64	; 0x40
 8004988:	af00      	add	r7, sp, #0
 800498a:	6078      	str	r0, [r7, #4]
    OS_TICK      ctr_div;
    OS_ERR       err;
    OS_TICK      dly;
    CPU_TS       ts_start;
    CPU_TS       ts_end;
    CPU_SR_ALLOC();
 800498c:	2300      	movs	r3, #0
 800498e:	61bb      	str	r3, [r7, #24]



    (void)&p_arg;                                           /* Prevent compiler warning for not using 'p_arg'         */
    while (OSStatTaskRdy != DEF_TRUE) {
 8004990:	e008      	b.n	80049a4 <OS_StatTask+0x20>
        OSTimeDly(2u * OSCfg_StatTaskRate_Hz,               /* Wait until statistic task is ready                     */
 8004992:	4b84      	ldr	r3, [pc, #528]	; (8004ba4 <OS_StatTask+0x220>)
 8004994:	681b      	ldr	r3, [r3, #0]
 8004996:	005b      	lsls	r3, r3, #1
 8004998:	f107 020a 	add.w	r2, r7, #10
 800499c:	2100      	movs	r1, #0
 800499e:	4618      	mov	r0, r3
 80049a0:	f000 fa6e 	bl	8004e80 <OSTimeDly>
    CPU_SR_ALLOC();



    (void)&p_arg;                                           /* Prevent compiler warning for not using 'p_arg'         */
    while (OSStatTaskRdy != DEF_TRUE) {
 80049a4:	4b80      	ldr	r3, [pc, #512]	; (8004ba8 <OS_StatTask+0x224>)
 80049a6:	781b      	ldrb	r3, [r3, #0]
 80049a8:	2b01      	cmp	r3, #1
 80049aa:	d1f2      	bne.n	8004992 <OS_StatTask+0xe>
        OSTimeDly(2u * OSCfg_StatTaskRate_Hz,               /* Wait until statistic task is ready                     */
                  OS_OPT_TIME_DLY,
                  &err);
    }
    OSStatReset(&err);                                      /* Reset statistics                                       */
 80049ac:	f107 030a 	add.w	r3, r7, #10
 80049b0:	4618      	mov	r0, r3
 80049b2:	f7ff fed1 	bl	8004758 <OSStatReset>

    dly = (OS_TICK)0;                                       /* Compute statistic task sleep delay                     */
 80049b6:	2300      	movs	r3, #0
 80049b8:	61fb      	str	r3, [r7, #28]
    if (OSCfg_TickRate_Hz > OSCfg_StatTaskRate_Hz) {
 80049ba:	4b7c      	ldr	r3, [pc, #496]	; (8004bac <OS_StatTask+0x228>)
 80049bc:	681a      	ldr	r2, [r3, #0]
 80049be:	4b79      	ldr	r3, [pc, #484]	; (8004ba4 <OS_StatTask+0x220>)
 80049c0:	681b      	ldr	r3, [r3, #0]
 80049c2:	429a      	cmp	r2, r3
 80049c4:	d906      	bls.n	80049d4 <OS_StatTask+0x50>
        dly = (OS_TICK)(OSCfg_TickRate_Hz / OSCfg_StatTaskRate_Hz);
 80049c6:	4b79      	ldr	r3, [pc, #484]	; (8004bac <OS_StatTask+0x228>)
 80049c8:	681a      	ldr	r2, [r3, #0]
 80049ca:	4b76      	ldr	r3, [pc, #472]	; (8004ba4 <OS_StatTask+0x220>)
 80049cc:	681b      	ldr	r3, [r3, #0]
 80049ce:	fbb2 f3f3 	udiv	r3, r2, r3
 80049d2:	61fb      	str	r3, [r7, #28]
    }
    if (dly == (OS_TICK)0) {
 80049d4:	69fb      	ldr	r3, [r7, #28]
 80049d6:	2b00      	cmp	r3, #0
 80049d8:	d106      	bne.n	80049e8 <OS_StatTask+0x64>
        dly =  (OS_TICK)(OSCfg_TickRate_Hz / (OS_RATE_HZ)10);
 80049da:	4b74      	ldr	r3, [pc, #464]	; (8004bac <OS_StatTask+0x228>)
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	4a74      	ldr	r2, [pc, #464]	; (8004bb0 <OS_StatTask+0x22c>)
 80049e0:	fba2 2303 	umull	r2, r3, r2, r3
 80049e4:	08db      	lsrs	r3, r3, #3
 80049e6:	61fb      	str	r3, [r7, #28]
    }

    while (DEF_ON) {
        ts_start        = OS_TS_GET();
 80049e8:	f002 fdfa 	bl	80075e0 <CPU_TS_TmrRd>
 80049ec:	6178      	str	r0, [r7, #20]
#ifdef  CPU_CFG_INT_DIS_MEAS_EN
        OSIntDisTimeMax = CPU_IntDisMeasMaxGet();
#endif

        CPU_CRITICAL_ENTER();                               /* ----------------- OVERALL CPU USAGE ------------------ */
 80049ee:	f7fb fc77 	bl	80002e0 <CPU_SR_Save>
 80049f2:	61b8      	str	r0, [r7, #24]
        OSStatTaskCtrRun   = OSStatTaskCtr;                 /* Obtain the of the stat counter for the past .1 second  */
 80049f4:	4b6f      	ldr	r3, [pc, #444]	; (8004bb4 <OS_StatTask+0x230>)
 80049f6:	681b      	ldr	r3, [r3, #0]
 80049f8:	4a6f      	ldr	r2, [pc, #444]	; (8004bb8 <OS_StatTask+0x234>)
 80049fa:	6013      	str	r3, [r2, #0]
        OSStatTaskCtr      = (OS_TICK)0;                    /* Reset the stat counter for the next .1 second          */
 80049fc:	4b6d      	ldr	r3, [pc, #436]	; (8004bb4 <OS_StatTask+0x230>)
 80049fe:	2200      	movs	r2, #0
 8004a00:	601a      	str	r2, [r3, #0]
        CPU_CRITICAL_EXIT();
 8004a02:	69b8      	ldr	r0, [r7, #24]
 8004a04:	f7fb fc70 	bl	80002e8 <CPU_SR_Restore>

        if (OSStatTaskCtrMax > OSStatTaskCtrRun) {          /* Compute CPU Usage with best resolution                 */
 8004a08:	4b6c      	ldr	r3, [pc, #432]	; (8004bbc <OS_StatTask+0x238>)
 8004a0a:	681a      	ldr	r2, [r3, #0]
 8004a0c:	4b6a      	ldr	r3, [pc, #424]	; (8004bb8 <OS_StatTask+0x234>)
 8004a0e:	681b      	ldr	r3, [r3, #0]
 8004a10:	429a      	cmp	r2, r3
 8004a12:	d94f      	bls.n	8004ab4 <OS_StatTask+0x130>
            if (OSStatTaskCtrMax < 400000u) {                                        /*            1 to       400,000 */
 8004a14:	4b69      	ldr	r3, [pc, #420]	; (8004bbc <OS_StatTask+0x238>)
 8004a16:	681b      	ldr	r3, [r3, #0]
 8004a18:	4a69      	ldr	r2, [pc, #420]	; (8004bc0 <OS_StatTask+0x23c>)
 8004a1a:	4293      	cmp	r3, r2
 8004a1c:	d805      	bhi.n	8004a2a <OS_StatTask+0xa6>
                ctr_mult = 10000u;
 8004a1e:	f242 7310 	movw	r3, #10000	; 0x2710
 8004a22:	627b      	str	r3, [r7, #36]	; 0x24
                ctr_div  =     1u;
 8004a24:	2301      	movs	r3, #1
 8004a26:	623b      	str	r3, [r7, #32]
 8004a28:	e024      	b.n	8004a74 <OS_StatTask+0xf0>
            } else if (OSStatTaskCtrMax <   4000000u) {                              /*      400,000 to     4,000,000 */
 8004a2a:	4b64      	ldr	r3, [pc, #400]	; (8004bbc <OS_StatTask+0x238>)
 8004a2c:	681b      	ldr	r3, [r3, #0]
 8004a2e:	4a65      	ldr	r2, [pc, #404]	; (8004bc4 <OS_StatTask+0x240>)
 8004a30:	4293      	cmp	r3, r2
 8004a32:	d805      	bhi.n	8004a40 <OS_StatTask+0xbc>
                ctr_mult =  1000u;
 8004a34:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8004a38:	627b      	str	r3, [r7, #36]	; 0x24
                ctr_div  =    10u;
 8004a3a:	230a      	movs	r3, #10
 8004a3c:	623b      	str	r3, [r7, #32]
 8004a3e:	e019      	b.n	8004a74 <OS_StatTask+0xf0>
            } else if (OSStatTaskCtrMax <  40000000u) {                              /*    4,000,000 to    40,000,000 */
 8004a40:	4b5e      	ldr	r3, [pc, #376]	; (8004bbc <OS_StatTask+0x238>)
 8004a42:	681b      	ldr	r3, [r3, #0]
 8004a44:	4a60      	ldr	r2, [pc, #384]	; (8004bc8 <OS_StatTask+0x244>)
 8004a46:	4293      	cmp	r3, r2
 8004a48:	d804      	bhi.n	8004a54 <OS_StatTask+0xd0>
                ctr_mult =   100u;
 8004a4a:	2364      	movs	r3, #100	; 0x64
 8004a4c:	627b      	str	r3, [r7, #36]	; 0x24
                ctr_div  =   100u;
 8004a4e:	2364      	movs	r3, #100	; 0x64
 8004a50:	623b      	str	r3, [r7, #32]
 8004a52:	e00f      	b.n	8004a74 <OS_StatTask+0xf0>
            } else if (OSStatTaskCtrMax < 400000000u) {                              /*   40,000,000 to   400,000,000 */
 8004a54:	4b59      	ldr	r3, [pc, #356]	; (8004bbc <OS_StatTask+0x238>)
 8004a56:	681b      	ldr	r3, [r3, #0]
 8004a58:	4a5c      	ldr	r2, [pc, #368]	; (8004bcc <OS_StatTask+0x248>)
 8004a5a:	4293      	cmp	r3, r2
 8004a5c:	d805      	bhi.n	8004a6a <OS_StatTask+0xe6>
                ctr_mult =    10u;
 8004a5e:	230a      	movs	r3, #10
 8004a60:	627b      	str	r3, [r7, #36]	; 0x24
                ctr_div  =  1000u;
 8004a62:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8004a66:	623b      	str	r3, [r7, #32]
 8004a68:	e004      	b.n	8004a74 <OS_StatTask+0xf0>
            } else {                                                                 /*  400,000,000 and up           */
                ctr_mult =     1u;
 8004a6a:	2301      	movs	r3, #1
 8004a6c:	627b      	str	r3, [r7, #36]	; 0x24
                ctr_div  = 10000u;
 8004a6e:	f242 7310 	movw	r3, #10000	; 0x2710
 8004a72:	623b      	str	r3, [r7, #32]
            }
            ctr_max            = OSStatTaskCtrMax / ctr_div;
 8004a74:	4b51      	ldr	r3, [pc, #324]	; (8004bbc <OS_StatTask+0x238>)
 8004a76:	681a      	ldr	r2, [r3, #0]
 8004a78:	6a3b      	ldr	r3, [r7, #32]
 8004a7a:	fbb2 f3f3 	udiv	r3, r2, r3
 8004a7e:	613b      	str	r3, [r7, #16]
            OSStatTaskCPUUsage = (OS_CPU_USAGE)((OS_TICK)10000u - ctr_mult * OSStatTaskCtrRun / ctr_max);
 8004a80:	4b4d      	ldr	r3, [pc, #308]	; (8004bb8 <OS_StatTask+0x234>)
 8004a82:	681b      	ldr	r3, [r3, #0]
 8004a84:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004a86:	fb02 f203 	mul.w	r2, r2, r3
 8004a8a:	693b      	ldr	r3, [r7, #16]
 8004a8c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004a90:	b29b      	uxth	r3, r3
 8004a92:	f5c3 531c 	rsb	r3, r3, #9984	; 0x2700
 8004a96:	3310      	adds	r3, #16
 8004a98:	b29a      	uxth	r2, r3
 8004a9a:	4b4d      	ldr	r3, [pc, #308]	; (8004bd0 <OS_StatTask+0x24c>)
 8004a9c:	801a      	strh	r2, [r3, #0]
            if (OSStatTaskCPUUsageMax < OSStatTaskCPUUsage) {
 8004a9e:	4b4d      	ldr	r3, [pc, #308]	; (8004bd4 <OS_StatTask+0x250>)
 8004aa0:	881a      	ldrh	r2, [r3, #0]
 8004aa2:	4b4b      	ldr	r3, [pc, #300]	; (8004bd0 <OS_StatTask+0x24c>)
 8004aa4:	881b      	ldrh	r3, [r3, #0]
 8004aa6:	429a      	cmp	r2, r3
 8004aa8:	d208      	bcs.n	8004abc <OS_StatTask+0x138>
                OSStatTaskCPUUsageMax = OSStatTaskCPUUsage;
 8004aaa:	4b49      	ldr	r3, [pc, #292]	; (8004bd0 <OS_StatTask+0x24c>)
 8004aac:	881a      	ldrh	r2, [r3, #0]
 8004aae:	4b49      	ldr	r3, [pc, #292]	; (8004bd4 <OS_StatTask+0x250>)
 8004ab0:	801a      	strh	r2, [r3, #0]
 8004ab2:	e003      	b.n	8004abc <OS_StatTask+0x138>
            }
        } else {
            OSStatTaskCPUUsage = (OS_CPU_USAGE)10000u;
 8004ab4:	4b46      	ldr	r3, [pc, #280]	; (8004bd0 <OS_StatTask+0x24c>)
 8004ab6:	f242 7210 	movw	r2, #10000	; 0x2710
 8004aba:	801a      	strh	r2, [r3, #0]
        }

        OSStatTaskHook();                                   /* Invoke user definable hook                             */
 8004abc:	f001 fa42 	bl	8005f44 <OSStatTaskHook>


#if OS_CFG_DBG_EN > 0u
#if OS_CFG_TASK_PROFILE_EN > 0u
        cycles_total = (OS_CYCLES)0;
 8004ac0:	2300      	movs	r3, #0
 8004ac2:	63bb      	str	r3, [r7, #56]	; 0x38

        CPU_CRITICAL_ENTER();
 8004ac4:	f7fb fc0c 	bl	80002e0 <CPU_SR_Save>
 8004ac8:	61b8      	str	r0, [r7, #24]
        p_tcb = OSTaskDbgListPtr;
 8004aca:	4b43      	ldr	r3, [pc, #268]	; (8004bd8 <OS_StatTask+0x254>)
 8004acc:	681b      	ldr	r3, [r3, #0]
 8004ace:	62bb      	str	r3, [r7, #40]	; 0x28
        CPU_CRITICAL_EXIT();
 8004ad0:	69b8      	ldr	r0, [r7, #24]
 8004ad2:	f7fb fc09 	bl	80002e8 <CPU_SR_Restore>
        while (p_tcb != (OS_TCB *)0) {                      /* ----------------- TOTAL CYCLES COUNT ----------------- */
 8004ad6:	e01f      	b.n	8004b18 <OS_StatTask+0x194>
            OS_CRITICAL_ENTER();
 8004ad8:	f7fb fc02 	bl	80002e0 <CPU_SR_Save>
 8004adc:	61b8      	str	r0, [r7, #24]
            p_tcb->CyclesTotalPrev =  p_tcb->CyclesTotal;   /* Save accumulated # cycles into a temp variable         */
 8004ade:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004ae0:	f8d3 2098 	ldr.w	r2, [r3, #152]	; 0x98
 8004ae4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004ae6:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
            p_tcb->CyclesTotal     = (OS_CYCLES)0;          /* Reset total cycles for task for next run               */
 8004aea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004aec:	2200      	movs	r2, #0
 8004aee:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
            OS_CRITICAL_EXIT();
 8004af2:	69b8      	ldr	r0, [r7, #24]
 8004af4:	f7fb fbf8 	bl	80002e8 <CPU_SR_Restore>

            cycles_total          += p_tcb->CyclesTotalPrev;/* Perform sum of all task # cycles                       */
 8004af8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004afa:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8004afe:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004b00:	4413      	add	r3, r2
 8004b02:	63bb      	str	r3, [r7, #56]	; 0x38

            CPU_CRITICAL_ENTER();
 8004b04:	f7fb fbec 	bl	80002e0 <CPU_SR_Save>
 8004b08:	61b8      	str	r0, [r7, #24]
            p_tcb                  = p_tcb->DbgNextPtr;
 8004b0a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004b0c:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 8004b10:	62bb      	str	r3, [r7, #40]	; 0x28
            CPU_CRITICAL_EXIT();
 8004b12:	69b8      	ldr	r0, [r7, #24]
 8004b14:	f7fb fbe8 	bl	80002e8 <CPU_SR_Restore>
        cycles_total = (OS_CYCLES)0;

        CPU_CRITICAL_ENTER();
        p_tcb = OSTaskDbgListPtr;
        CPU_CRITICAL_EXIT();
        while (p_tcb != (OS_TCB *)0) {                      /* ----------------- TOTAL CYCLES COUNT ----------------- */
 8004b18:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004b1a:	2b00      	cmp	r3, #0
 8004b1c:	d1dc      	bne.n	8004ad8 <OS_StatTask+0x154>
#endif


#if OS_CFG_TASK_PROFILE_EN > 0u
                                                            /* ------------- INDIVIDUAL TASK CPU USAGE -------------- */
        if (cycles_total > (OS_CYCLES)0u) {                                          /* 'cycles_total' scaling ...    */
 8004b1e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004b20:	2b00      	cmp	r3, #0
 8004b22:	d031      	beq.n	8004b88 <OS_StatTask+0x204>
            if (cycles_total < 400000u) {                                            /*            1 to       400,000 */
 8004b24:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004b26:	4a26      	ldr	r2, [pc, #152]	; (8004bc0 <OS_StatTask+0x23c>)
 8004b28:	4293      	cmp	r3, r2
 8004b2a:	d805      	bhi.n	8004b38 <OS_StatTask+0x1b4>
                cycles_mult = 10000u;
 8004b2c:	f242 7310 	movw	r3, #10000	; 0x2710
 8004b30:	633b      	str	r3, [r7, #48]	; 0x30
                cycles_div  =     1u;
 8004b32:	2301      	movs	r3, #1
 8004b34:	637b      	str	r3, [r7, #52]	; 0x34
 8004b36:	e021      	b.n	8004b7c <OS_StatTask+0x1f8>
            } else if (cycles_total <   4000000u) {                                  /*      400,000 to     4,000,000 */
 8004b38:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004b3a:	4a22      	ldr	r2, [pc, #136]	; (8004bc4 <OS_StatTask+0x240>)
 8004b3c:	4293      	cmp	r3, r2
 8004b3e:	d805      	bhi.n	8004b4c <OS_StatTask+0x1c8>
                cycles_mult =  1000u;
 8004b40:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8004b44:	633b      	str	r3, [r7, #48]	; 0x30
                cycles_div  =    10u;
 8004b46:	230a      	movs	r3, #10
 8004b48:	637b      	str	r3, [r7, #52]	; 0x34
 8004b4a:	e017      	b.n	8004b7c <OS_StatTask+0x1f8>
            } else if (cycles_total <  40000000u) {                                  /*    4,000,000 to    40,000,000 */
 8004b4c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004b4e:	4a1e      	ldr	r2, [pc, #120]	; (8004bc8 <OS_StatTask+0x244>)
 8004b50:	4293      	cmp	r3, r2
 8004b52:	d804      	bhi.n	8004b5e <OS_StatTask+0x1da>
                cycles_mult =   100u;
 8004b54:	2364      	movs	r3, #100	; 0x64
 8004b56:	633b      	str	r3, [r7, #48]	; 0x30
                cycles_div  =   100u;
 8004b58:	2364      	movs	r3, #100	; 0x64
 8004b5a:	637b      	str	r3, [r7, #52]	; 0x34
 8004b5c:	e00e      	b.n	8004b7c <OS_StatTask+0x1f8>
            } else if (cycles_total < 400000000u) {                                  /*   40,000,000 to   400,000,000 */
 8004b5e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004b60:	4a1a      	ldr	r2, [pc, #104]	; (8004bcc <OS_StatTask+0x248>)
 8004b62:	4293      	cmp	r3, r2
 8004b64:	d805      	bhi.n	8004b72 <OS_StatTask+0x1ee>
                cycles_mult =    10u;
 8004b66:	230a      	movs	r3, #10
 8004b68:	633b      	str	r3, [r7, #48]	; 0x30
                cycles_div  =  1000u;
 8004b6a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8004b6e:	637b      	str	r3, [r7, #52]	; 0x34
 8004b70:	e004      	b.n	8004b7c <OS_StatTask+0x1f8>
            } else {                                                                 /*  400,000,000 and up           */
                cycles_mult =     1u;
 8004b72:	2301      	movs	r3, #1
 8004b74:	633b      	str	r3, [r7, #48]	; 0x30
                cycles_div  = 10000u;
 8004b76:	f242 7310 	movw	r3, #10000	; 0x2710
 8004b7a:	637b      	str	r3, [r7, #52]	; 0x34
            }
            cycles_max  = cycles_total / cycles_div;
 8004b7c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004b7e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004b80:	fbb2 f3f3 	udiv	r3, r2, r3
 8004b84:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004b86:	e003      	b.n	8004b90 <OS_StatTask+0x20c>
        } else {
            cycles_mult = 0u;
 8004b88:	2300      	movs	r3, #0
 8004b8a:	633b      	str	r3, [r7, #48]	; 0x30
            cycles_max  = 1u;
 8004b8c:	2301      	movs	r3, #1
 8004b8e:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif
        CPU_CRITICAL_ENTER();
 8004b90:	f7fb fba6 	bl	80002e0 <CPU_SR_Save>
 8004b94:	61b8      	str	r0, [r7, #24]
        p_tcb = OSTaskDbgListPtr;
 8004b96:	4b10      	ldr	r3, [pc, #64]	; (8004bd8 <OS_StatTask+0x254>)
 8004b98:	681b      	ldr	r3, [r3, #0]
 8004b9a:	62bb      	str	r3, [r7, #40]	; 0x28
        CPU_CRITICAL_EXIT();
 8004b9c:	69b8      	ldr	r0, [r7, #24]
 8004b9e:	f7fb fba3 	bl	80002e8 <CPU_SR_Restore>
        while (p_tcb != (OS_TCB *)0) {
 8004ba2:	e050      	b.n	8004c46 <OS_StatTask+0x2c2>
 8004ba4:	0800e6a0 	.word	0x0800e6a0
 8004ba8:	20002521 	.word	0x20002521
 8004bac:	0800e6b4 	.word	0x0800e6b4
 8004bb0:	cccccccd 	.word	0xcccccccd
 8004bb4:	20002398 	.word	0x20002398
 8004bb8:	20002808 	.word	0x20002808
 8004bbc:	200027f4 	.word	0x200027f4
 8004bc0:	00061a7f 	.word	0x00061a7f
 8004bc4:	003d08ff 	.word	0x003d08ff
 8004bc8:	026259ff 	.word	0x026259ff
 8004bcc:	17d783ff 	.word	0x17d783ff
 8004bd0:	2000261c 	.word	0x2000261c
 8004bd4:	200025fe 	.word	0x200025fe
 8004bd8:	2000260c 	.word	0x2000260c
#if OS_CFG_TASK_PROFILE_EN > 0u                             /* Compute execution time of each task                    */
            usage = (OS_CPU_USAGE)(cycles_mult * p_tcb->CyclesTotalPrev / cycles_max);
 8004bdc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004bde:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8004be2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004be4:	fb02 f203 	mul.w	r2, r2, r3
 8004be8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004bea:	fbb2 f3f3 	udiv	r3, r2, r3
 8004bee:	87fb      	strh	r3, [r7, #62]	; 0x3e
            if (usage > 10000u) {
 8004bf0:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 8004bf2:	f242 7210 	movw	r2, #10000	; 0x2710
 8004bf6:	4293      	cmp	r3, r2
 8004bf8:	d902      	bls.n	8004c00 <OS_StatTask+0x27c>
                usage = 10000u;
 8004bfa:	f242 7310 	movw	r3, #10000	; 0x2710
 8004bfe:	87fb      	strh	r3, [r7, #62]	; 0x3e
            }
            p_tcb->CPUUsage = usage;
 8004c00:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004c02:	8ffa      	ldrh	r2, [r7, #62]	; 0x3e
 8004c04:	f8a3 2088 	strh.w	r2, [r3, #136]	; 0x88
            if (p_tcb->CPUUsageMax < usage) {               /* Detect peak CPU usage                                  */
 8004c08:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004c0a:	f8b3 308a 	ldrh.w	r3, [r3, #138]	; 0x8a
 8004c0e:	8ffa      	ldrh	r2, [r7, #62]	; 0x3e
 8004c10:	429a      	cmp	r2, r3
 8004c12:	d903      	bls.n	8004c1c <OS_StatTask+0x298>
                p_tcb->CPUUsageMax = usage;
 8004c14:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004c16:	8ffa      	ldrh	r2, [r7, #62]	; 0x3e
 8004c18:	f8a3 208a 	strh.w	r2, [r3, #138]	; 0x8a
            }
#endif

#if OS_CFG_STAT_TASK_STK_CHK_EN > 0u
            OSTaskStkChk( p_tcb,                            /* Compute stack usage of active tasks only               */
 8004c1c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004c1e:	f103 01ac 	add.w	r1, r3, #172	; 0xac
 8004c22:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004c24:	f103 02a8 	add.w	r2, r3, #168	; 0xa8
 8004c28:	f107 030a 	add.w	r3, r7, #10
 8004c2c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004c2e:	f7fd fda9 	bl	8002784 <OSTaskStkChk>
                         &p_tcb->StkFree,
                         &p_tcb->StkUsed,
                         &err);
#endif

            CPU_CRITICAL_ENTER();
 8004c32:	f7fb fb55 	bl	80002e0 <CPU_SR_Save>
 8004c36:	61b8      	str	r0, [r7, #24]
            p_tcb = p_tcb->DbgNextPtr;
 8004c38:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004c3a:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 8004c3e:	62bb      	str	r3, [r7, #40]	; 0x28
            CPU_CRITICAL_EXIT();
 8004c40:	69b8      	ldr	r0, [r7, #24]
 8004c42:	f7fb fb51 	bl	80002e8 <CPU_SR_Restore>
        }
#endif
        CPU_CRITICAL_ENTER();
        p_tcb = OSTaskDbgListPtr;
        CPU_CRITICAL_EXIT();
        while (p_tcb != (OS_TCB *)0) {
 8004c46:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004c48:	2b00      	cmp	r3, #0
 8004c4a:	d1c7      	bne.n	8004bdc <OS_StatTask+0x258>
            p_tcb = p_tcb->DbgNextPtr;
            CPU_CRITICAL_EXIT();
        }
#endif

        if (OSStatResetFlag == DEF_TRUE) {                  /* Check if need to reset statistics                      */
 8004c4c:	4b10      	ldr	r3, [pc, #64]	; (8004c90 <OS_StatTask+0x30c>)
 8004c4e:	781b      	ldrb	r3, [r3, #0]
 8004c50:	2b01      	cmp	r3, #1
 8004c52:	d107      	bne.n	8004c64 <OS_StatTask+0x2e0>
            OSStatResetFlag  = DEF_FALSE;
 8004c54:	4b0e      	ldr	r3, [pc, #56]	; (8004c90 <OS_StatTask+0x30c>)
 8004c56:	2200      	movs	r2, #0
 8004c58:	701a      	strb	r2, [r3, #0]
            OSStatReset(&err);
 8004c5a:	f107 030a 	add.w	r3, r7, #10
 8004c5e:	4618      	mov	r0, r3
 8004c60:	f7ff fd7a 	bl	8004758 <OSStatReset>
        }

        ts_end = OS_TS_GET() - ts_start;                    /* Measure execution time of statistic task               */
 8004c64:	f002 fcbc 	bl	80075e0 <CPU_TS_TmrRd>
 8004c68:	4602      	mov	r2, r0
 8004c6a:	697b      	ldr	r3, [r7, #20]
 8004c6c:	1ad3      	subs	r3, r2, r3
 8004c6e:	60fb      	str	r3, [r7, #12]
        if (OSStatTaskTimeMax < ts_end) {
 8004c70:	4b08      	ldr	r3, [pc, #32]	; (8004c94 <OS_StatTask+0x310>)
 8004c72:	681a      	ldr	r2, [r3, #0]
 8004c74:	68fb      	ldr	r3, [r7, #12]
 8004c76:	429a      	cmp	r2, r3
 8004c78:	d202      	bcs.n	8004c80 <OS_StatTask+0x2fc>
            OSStatTaskTimeMax = ts_end;
 8004c7a:	4a06      	ldr	r2, [pc, #24]	; (8004c94 <OS_StatTask+0x310>)
 8004c7c:	68fb      	ldr	r3, [r7, #12]
 8004c7e:	6013      	str	r3, [r2, #0]
        }

        OSTimeDly(dly,
 8004c80:	f107 030a 	add.w	r3, r7, #10
 8004c84:	461a      	mov	r2, r3
 8004c86:	2100      	movs	r1, #0
 8004c88:	69f8      	ldr	r0, [r7, #28]
 8004c8a:	f000 f8f9 	bl	8004e80 <OSTimeDly>
                  OS_OPT_TIME_DLY,
                  &err);
    }
 8004c8e:	e6ab      	b.n	80049e8 <OS_StatTask+0x64>
 8004c90:	2000281c 	.word	0x2000281c
 8004c94:	20002394 	.word	0x20002394

08004c98 <OS_StatTaskInit>:
* Note(s)    : This function is INTERNAL to uC/OS-III and your application should not call it.
************************************************************************************************************************
*/

void  OS_StatTaskInit (OS_ERR  *p_err)
{
 8004c98:	b590      	push	{r4, r7, lr}
 8004c9a:	b08d      	sub	sp, #52	; 0x34
 8004c9c:	af0a      	add	r7, sp, #40	; 0x28
 8004c9e:	6078      	str	r0, [r7, #4]
        OS_SAFETY_CRITICAL_EXCEPTION();
        return;
    }
#endif

    OSStatTaskCtr    = (OS_TICK)0;
 8004ca0:	4b25      	ldr	r3, [pc, #148]	; (8004d38 <OS_StatTaskInit+0xa0>)
 8004ca2:	2200      	movs	r2, #0
 8004ca4:	601a      	str	r2, [r3, #0]
    OSStatTaskCtrRun = (OS_TICK)0;
 8004ca6:	4b25      	ldr	r3, [pc, #148]	; (8004d3c <OS_StatTaskInit+0xa4>)
 8004ca8:	2200      	movs	r2, #0
 8004caa:	601a      	str	r2, [r3, #0]
    OSStatTaskCtrMax = (OS_TICK)0;
 8004cac:	4b24      	ldr	r3, [pc, #144]	; (8004d40 <OS_StatTaskInit+0xa8>)
 8004cae:	2200      	movs	r2, #0
 8004cb0:	601a      	str	r2, [r3, #0]
    OSStatTaskRdy    = OS_STATE_NOT_RDY;                    /* Statistic task is not ready                            */
 8004cb2:	4b24      	ldr	r3, [pc, #144]	; (8004d44 <OS_StatTaskInit+0xac>)
 8004cb4:	2200      	movs	r2, #0
 8004cb6:	701a      	strb	r2, [r3, #0]
    OSStatResetFlag  = DEF_FALSE;
 8004cb8:	4b23      	ldr	r3, [pc, #140]	; (8004d48 <OS_StatTaskInit+0xb0>)
 8004cba:	2200      	movs	r2, #0
 8004cbc:	701a      	strb	r2, [r3, #0]

                                                            /* ---------------- CREATE THE STAT TASK ---------------- */
    if (OSCfg_StatTaskStkBasePtr == (CPU_STK *)0) {
 8004cbe:	4b23      	ldr	r3, [pc, #140]	; (8004d4c <OS_StatTaskInit+0xb4>)
 8004cc0:	681b      	ldr	r3, [r3, #0]
 8004cc2:	2b00      	cmp	r3, #0
 8004cc4:	d104      	bne.n	8004cd0 <OS_StatTaskInit+0x38>
       *p_err = OS_ERR_STAT_STK_INVALID;
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	f646 622b 	movw	r2, #28203	; 0x6e2b
 8004ccc:	801a      	strh	r2, [r3, #0]
        return;
 8004cce:	e02f      	b.n	8004d30 <OS_StatTaskInit+0x98>
    }

    if (OSCfg_StatTaskStkSize < OSCfg_StkSizeMin) {
 8004cd0:	4b1f      	ldr	r3, [pc, #124]	; (8004d50 <OS_StatTaskInit+0xb8>)
 8004cd2:	681a      	ldr	r2, [r3, #0]
 8004cd4:	4b1f      	ldr	r3, [pc, #124]	; (8004d54 <OS_StatTaskInit+0xbc>)
 8004cd6:	681b      	ldr	r3, [r3, #0]
 8004cd8:	429a      	cmp	r2, r3
 8004cda:	d204      	bcs.n	8004ce6 <OS_StatTaskInit+0x4e>
       *p_err = OS_ERR_STAT_STK_SIZE_INVALID;
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	f646 622c 	movw	r2, #28204	; 0x6e2c
 8004ce2:	801a      	strh	r2, [r3, #0]
        return;
 8004ce4:	e024      	b.n	8004d30 <OS_StatTaskInit+0x98>
    }

    if (OSCfg_StatTaskPrio >= (OS_CFG_PRIO_MAX - 1u)) {
 8004ce6:	4b1c      	ldr	r3, [pc, #112]	; (8004d58 <OS_StatTaskInit+0xc0>)
 8004ce8:	781b      	ldrb	r3, [r3, #0]
 8004cea:	2b1e      	cmp	r3, #30
 8004cec:	d904      	bls.n	8004cf8 <OS_StatTaskInit+0x60>
       *p_err = OS_ERR_STAT_PRIO_INVALID;
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	f646 622a 	movw	r2, #28202	; 0x6e2a
 8004cf4:	801a      	strh	r2, [r3, #0]
        return;
 8004cf6:	e01b      	b.n	8004d30 <OS_StatTaskInit+0x98>
    }

    OSTaskCreate((OS_TCB     *)&OSStatTaskTCB,
 8004cf8:	4b17      	ldr	r3, [pc, #92]	; (8004d58 <OS_StatTaskInit+0xc0>)
 8004cfa:	781b      	ldrb	r3, [r3, #0]
 8004cfc:	4a13      	ldr	r2, [pc, #76]	; (8004d4c <OS_StatTaskInit+0xb4>)
 8004cfe:	6812      	ldr	r2, [r2, #0]
 8004d00:	4916      	ldr	r1, [pc, #88]	; (8004d5c <OS_StatTaskInit+0xc4>)
 8004d02:	6809      	ldr	r1, [r1, #0]
 8004d04:	4812      	ldr	r0, [pc, #72]	; (8004d50 <OS_StatTaskInit+0xb8>)
 8004d06:	6800      	ldr	r0, [r0, #0]
 8004d08:	687c      	ldr	r4, [r7, #4]
 8004d0a:	9408      	str	r4, [sp, #32]
 8004d0c:	2403      	movs	r4, #3
 8004d0e:	9407      	str	r4, [sp, #28]
 8004d10:	2400      	movs	r4, #0
 8004d12:	9406      	str	r4, [sp, #24]
 8004d14:	2400      	movs	r4, #0
 8004d16:	9405      	str	r4, [sp, #20]
 8004d18:	2400      	movs	r4, #0
 8004d1a:	9404      	str	r4, [sp, #16]
 8004d1c:	9003      	str	r0, [sp, #12]
 8004d1e:	9102      	str	r1, [sp, #8]
 8004d20:	9201      	str	r2, [sp, #4]
 8004d22:	9300      	str	r3, [sp, #0]
 8004d24:	2300      	movs	r3, #0
 8004d26:	4a0e      	ldr	r2, [pc, #56]	; (8004d60 <OS_StatTaskInit+0xc8>)
 8004d28:	490e      	ldr	r1, [pc, #56]	; (8004d64 <OS_StatTaskInit+0xcc>)
 8004d2a:	480f      	ldr	r0, [pc, #60]	; (8004d68 <OS_StatTaskInit+0xd0>)
 8004d2c:	f7fd fae6 	bl	80022fc <OSTaskCreate>
                 (OS_MSG_QTY  )0,
                 (OS_TICK     )0,
                 (void       *)0,
                 (OS_OPT      )(OS_OPT_TASK_STK_CHK | OS_OPT_TASK_STK_CLR),
                 (OS_ERR     *)p_err);
}
 8004d30:	370c      	adds	r7, #12
 8004d32:	46bd      	mov	sp, r7
 8004d34:	bd90      	pop	{r4, r7, pc}
 8004d36:	bf00      	nop
 8004d38:	20002398 	.word	0x20002398
 8004d3c:	20002808 	.word	0x20002808
 8004d40:	200027f4 	.word	0x200027f4
 8004d44:	20002521 	.word	0x20002521
 8004d48:	2000281c 	.word	0x2000281c
 8004d4c:	0800e6a4 	.word	0x0800e6a4
 8004d50:	0800e6ac 	.word	0x0800e6ac
 8004d54:	0800e6b0 	.word	0x0800e6b0
 8004d58:	0800e69c 	.word	0x0800e69c
 8004d5c:	0800e6a8 	.word	0x0800e6a8
 8004d60:	08004985 	.word	0x08004985
 8004d64:	0800e5c8 	.word	0x0800e5c8
 8004d68:	20002824 	.word	0x20002824

08004d6c <OS_PrioInit>:
* Note       : This function is INTERNAL to uC/OS-III and your application should not call it.
************************************************************************************************************************
*/

void  OS_PrioInit (void)
{
 8004d6c:	b480      	push	{r7}
 8004d6e:	b083      	sub	sp, #12
 8004d70:	af00      	add	r7, sp, #0
    CPU_DATA  i;


                                                            /* Clear the bitmap table ... no task is ready            */
    for (i = 0u; i < OS_PRIO_TBL_SIZE; i++) {
 8004d72:	2300      	movs	r3, #0
 8004d74:	607b      	str	r3, [r7, #4]
 8004d76:	e007      	b.n	8004d88 <OS_PrioInit+0x1c>
         OSPrioTbl[i] = (CPU_DATA)0;
 8004d78:	4a07      	ldr	r2, [pc, #28]	; (8004d98 <OS_PrioInit+0x2c>)
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	2100      	movs	r1, #0
 8004d7e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
{
    CPU_DATA  i;


                                                            /* Clear the bitmap table ... no task is ready            */
    for (i = 0u; i < OS_PRIO_TBL_SIZE; i++) {
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	3301      	adds	r3, #1
 8004d86:	607b      	str	r3, [r7, #4]
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	2b00      	cmp	r3, #0
 8004d8c:	d0f4      	beq.n	8004d78 <OS_PrioInit+0xc>
         OSPrioTbl[i] = (CPU_DATA)0;
    }
}
 8004d8e:	bf00      	nop
 8004d90:	370c      	adds	r7, #12
 8004d92:	46bd      	mov	sp, r7
 8004d94:	bc80      	pop	{r7}
 8004d96:	4770      	bx	lr
 8004d98:	20002388 	.word	0x20002388

08004d9c <OS_PrioGetHighest>:
* Note(s)    : 1) This function is INTERNAL to uC/OS-III and your application MUST NOT call it.
************************************************************************************************************************
*/

OS_PRIO  OS_PrioGetHighest (void)
{
 8004d9c:	b580      	push	{r7, lr}
 8004d9e:	b082      	sub	sp, #8
 8004da0:	af00      	add	r7, sp, #0
    CPU_DATA  *p_tbl;
    OS_PRIO    prio;


    prio  = (OS_PRIO)0;
 8004da2:	2300      	movs	r3, #0
 8004da4:	70fb      	strb	r3, [r7, #3]
    p_tbl = &OSPrioTbl[0];
 8004da6:	4b0e      	ldr	r3, [pc, #56]	; (8004de0 <OS_PrioGetHighest+0x44>)
 8004da8:	607b      	str	r3, [r7, #4]
    while (*p_tbl == (CPU_DATA)0) {                         /* Search the bitmap table for the highest priority       */
 8004daa:	e005      	b.n	8004db8 <OS_PrioGetHighest+0x1c>
        prio += DEF_INT_CPU_NBR_BITS;                       /* Compute the step of each CPU_DATA entry                */
 8004dac:	78fb      	ldrb	r3, [r7, #3]
 8004dae:	3320      	adds	r3, #32
 8004db0:	70fb      	strb	r3, [r7, #3]
        p_tbl++;
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	3304      	adds	r3, #4
 8004db6:	607b      	str	r3, [r7, #4]
    OS_PRIO    prio;


    prio  = (OS_PRIO)0;
    p_tbl = &OSPrioTbl[0];
    while (*p_tbl == (CPU_DATA)0) {                         /* Search the bitmap table for the highest priority       */
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	681b      	ldr	r3, [r3, #0]
 8004dbc:	2b00      	cmp	r3, #0
 8004dbe:	d0f5      	beq.n	8004dac <OS_PrioGetHighest+0x10>
        prio += DEF_INT_CPU_NBR_BITS;                       /* Compute the step of each CPU_DATA entry                */
        p_tbl++;
    }
    prio += (OS_PRIO)CPU_CntLeadZeros(*p_tbl);              /* Find the position of the first bit set at the entry    */
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	681b      	ldr	r3, [r3, #0]
 8004dc4:	4618      	mov	r0, r3
 8004dc6:	f7fb fa96 	bl	80002f6 <CPU_CntLeadZeros>
 8004dca:	4603      	mov	r3, r0
 8004dcc:	b2da      	uxtb	r2, r3
 8004dce:	78fb      	ldrb	r3, [r7, #3]
 8004dd0:	4413      	add	r3, r2
 8004dd2:	70fb      	strb	r3, [r7, #3]
    return (prio);
 8004dd4:	78fb      	ldrb	r3, [r7, #3]
}
 8004dd6:	4618      	mov	r0, r3
 8004dd8:	3708      	adds	r7, #8
 8004dda:	46bd      	mov	sp, r7
 8004ddc:	bd80      	pop	{r7, pc}
 8004dde:	bf00      	nop
 8004de0:	20002388 	.word	0x20002388

08004de4 <OS_PrioInsert>:
* Note(s)    : 1) This function is INTERNAL to uC/OS-III and your application MUST NOT call it.
************************************************************************************************************************
*/

void  OS_PrioInsert (OS_PRIO  prio)
{
 8004de4:	b480      	push	{r7}
 8004de6:	b087      	sub	sp, #28
 8004de8:	af00      	add	r7, sp, #0
 8004dea:	4603      	mov	r3, r0
 8004dec:	71fb      	strb	r3, [r7, #7]
    CPU_DATA  bit;
    CPU_DATA  bit_nbr;
    OS_PRIO   ix;


    ix             = prio / DEF_INT_CPU_NBR_BITS;
 8004dee:	79fb      	ldrb	r3, [r7, #7]
 8004df0:	095b      	lsrs	r3, r3, #5
 8004df2:	75fb      	strb	r3, [r7, #23]
    bit_nbr        = (CPU_DATA)prio & (DEF_INT_CPU_NBR_BITS - 1u);
 8004df4:	79fb      	ldrb	r3, [r7, #7]
 8004df6:	f003 031f 	and.w	r3, r3, #31
 8004dfa:	613b      	str	r3, [r7, #16]
    bit            = 1u;
 8004dfc:	2301      	movs	r3, #1
 8004dfe:	60fb      	str	r3, [r7, #12]
    bit          <<= (DEF_INT_CPU_NBR_BITS - 1u) - bit_nbr;
 8004e00:	693b      	ldr	r3, [r7, #16]
 8004e02:	f1c3 031f 	rsb	r3, r3, #31
 8004e06:	68fa      	ldr	r2, [r7, #12]
 8004e08:	fa02 f303 	lsl.w	r3, r2, r3
 8004e0c:	60fb      	str	r3, [r7, #12]
    OSPrioTbl[ix] |= bit;
 8004e0e:	7dfb      	ldrb	r3, [r7, #23]
 8004e10:	7dfa      	ldrb	r2, [r7, #23]
 8004e12:	4906      	ldr	r1, [pc, #24]	; (8004e2c <OS_PrioInsert+0x48>)
 8004e14:	f851 1022 	ldr.w	r1, [r1, r2, lsl #2]
 8004e18:	68fa      	ldr	r2, [r7, #12]
 8004e1a:	430a      	orrs	r2, r1
 8004e1c:	4903      	ldr	r1, [pc, #12]	; (8004e2c <OS_PrioInsert+0x48>)
 8004e1e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8004e22:	bf00      	nop
 8004e24:	371c      	adds	r7, #28
 8004e26:	46bd      	mov	sp, r7
 8004e28:	bc80      	pop	{r7}
 8004e2a:	4770      	bx	lr
 8004e2c:	20002388 	.word	0x20002388

08004e30 <OS_PrioRemove>:
* Note(s)    : 1) This function is INTERNAL to uC/OS-III and your application MUST NOT call it.
************************************************************************************************************************
*/

void  OS_PrioRemove (OS_PRIO  prio)
{
 8004e30:	b480      	push	{r7}
 8004e32:	b087      	sub	sp, #28
 8004e34:	af00      	add	r7, sp, #0
 8004e36:	4603      	mov	r3, r0
 8004e38:	71fb      	strb	r3, [r7, #7]
    CPU_DATA  bit;
    CPU_DATA  bit_nbr;
    OS_PRIO   ix;


    ix             = prio / DEF_INT_CPU_NBR_BITS;
 8004e3a:	79fb      	ldrb	r3, [r7, #7]
 8004e3c:	095b      	lsrs	r3, r3, #5
 8004e3e:	75fb      	strb	r3, [r7, #23]
    bit_nbr        = (CPU_DATA)prio & (DEF_INT_CPU_NBR_BITS - 1u);
 8004e40:	79fb      	ldrb	r3, [r7, #7]
 8004e42:	f003 031f 	and.w	r3, r3, #31
 8004e46:	613b      	str	r3, [r7, #16]
    bit            = 1u;
 8004e48:	2301      	movs	r3, #1
 8004e4a:	60fb      	str	r3, [r7, #12]
    bit          <<= (DEF_INT_CPU_NBR_BITS - 1u) - bit_nbr;
 8004e4c:	693b      	ldr	r3, [r7, #16]
 8004e4e:	f1c3 031f 	rsb	r3, r3, #31
 8004e52:	68fa      	ldr	r2, [r7, #12]
 8004e54:	fa02 f303 	lsl.w	r3, r2, r3
 8004e58:	60fb      	str	r3, [r7, #12]
    OSPrioTbl[ix] &= ~bit;
 8004e5a:	7dfb      	ldrb	r3, [r7, #23]
 8004e5c:	7dfa      	ldrb	r2, [r7, #23]
 8004e5e:	4907      	ldr	r1, [pc, #28]	; (8004e7c <OS_PrioRemove+0x4c>)
 8004e60:	f851 1022 	ldr.w	r1, [r1, r2, lsl #2]
 8004e64:	68fa      	ldr	r2, [r7, #12]
 8004e66:	43d2      	mvns	r2, r2
 8004e68:	400a      	ands	r2, r1
 8004e6a:	4904      	ldr	r1, [pc, #16]	; (8004e7c <OS_PrioRemove+0x4c>)
 8004e6c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8004e70:	bf00      	nop
 8004e72:	371c      	adds	r7, #28
 8004e74:	46bd      	mov	sp, r7
 8004e76:	bc80      	pop	{r7}
 8004e78:	4770      	bx	lr
 8004e7a:	bf00      	nop
 8004e7c:	20002388 	.word	0x20002388

08004e80 <OSTimeDly>:
*/

void  OSTimeDly (OS_TICK   dly,
                 OS_OPT    opt,
                 OS_ERR   *p_err)
{
 8004e80:	b580      	push	{r7, lr}
 8004e82:	b086      	sub	sp, #24
 8004e84:	af00      	add	r7, sp, #0
 8004e86:	60f8      	str	r0, [r7, #12]
 8004e88:	460b      	mov	r3, r1
 8004e8a:	607a      	str	r2, [r7, #4]
 8004e8c:	817b      	strh	r3, [r7, #10]
    CPU_SR_ALLOC();
 8004e8e:	2300      	movs	r3, #0
 8004e90:	617b      	str	r3, [r7, #20]
        return;
    }
#endif

#if OS_CFG_CALLED_FROM_ISR_CHK_EN > 0u
    if (OSIntNestingCtr > (OS_NESTING_CTR)0u) {             /* Not allowed to call from an ISR                        */
 8004e92:	4b2e      	ldr	r3, [pc, #184]	; (8004f4c <OSTimeDly+0xcc>)
 8004e94:	781b      	ldrb	r3, [r3, #0]
 8004e96:	2b00      	cmp	r3, #0
 8004e98:	d004      	beq.n	8004ea4 <OSTimeDly+0x24>
       *p_err = OS_ERR_TIME_DLY_ISR;
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	f247 2275 	movw	r2, #29301	; 0x7275
 8004ea0:	801a      	strh	r2, [r3, #0]
        return;
 8004ea2:	e050      	b.n	8004f46 <OSTimeDly+0xc6>
    }
#endif

    if (OSSchedLockNestingCtr > (OS_NESTING_CTR)0u) {       /* Can't delay when the scheduler is locked               */
 8004ea4:	4b2a      	ldr	r3, [pc, #168]	; (8004f50 <OSTimeDly+0xd0>)
 8004ea6:	781b      	ldrb	r3, [r3, #0]
 8004ea8:	2b00      	cmp	r3, #0
 8004eaa:	d004      	beq.n	8004eb6 <OSTimeDly+0x36>
       *p_err = OS_ERR_SCHED_LOCKED;
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	f646 5263 	movw	r2, #28003	; 0x6d63
 8004eb2:	801a      	strh	r2, [r3, #0]
        return;
 8004eb4:	e047      	b.n	8004f46 <OSTimeDly+0xc6>
    }

    switch (opt) {
 8004eb6:	897b      	ldrh	r3, [r7, #10]
 8004eb8:	2b08      	cmp	r3, #8
 8004eba:	d81d      	bhi.n	8004ef8 <OSTimeDly+0x78>
 8004ebc:	a201      	add	r2, pc, #4	; (adr r2, 8004ec4 <OSTimeDly+0x44>)
 8004ebe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004ec2:	bf00      	nop
 8004ec4:	08004ee9 	.word	0x08004ee9
 8004ec8:	08004ef9 	.word	0x08004ef9
 8004ecc:	08004ee9 	.word	0x08004ee9
 8004ed0:	08004ef9 	.word	0x08004ef9
 8004ed4:	08004f03 	.word	0x08004f03
 8004ed8:	08004ef9 	.word	0x08004ef9
 8004edc:	08004ef9 	.word	0x08004ef9
 8004ee0:	08004ef9 	.word	0x08004ef9
 8004ee4:	08004ee9 	.word	0x08004ee9
        case OS_OPT_TIME_DLY:
        case OS_OPT_TIME_TIMEOUT:
        case OS_OPT_TIME_PERIODIC:
             if (dly == (OS_TICK)0u) {                      /* 0 means no delay!                                      */
 8004ee8:	68fb      	ldr	r3, [r7, #12]
 8004eea:	2b00      	cmp	r3, #0
 8004eec:	d10b      	bne.n	8004f06 <OSTimeDly+0x86>
                *p_err = OS_ERR_TIME_ZERO_DLY;
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	f247 227e 	movw	r2, #29310	; 0x727e
 8004ef4:	801a      	strh	r2, [r3, #0]
                 return;
 8004ef6:	e026      	b.n	8004f46 <OSTimeDly+0xc6>

        case OS_OPT_TIME_MATCH:
             break;

        default:
            *p_err = OS_ERR_OPT_INVALID;
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	f645 6225 	movw	r2, #24101	; 0x5e25
 8004efe:	801a      	strh	r2, [r3, #0]
             return;
 8004f00:	e021      	b.n	8004f46 <OSTimeDly+0xc6>
                 return;
             }
             break;

        case OS_OPT_TIME_MATCH:
             break;
 8004f02:	bf00      	nop
 8004f04:	e000      	b.n	8004f08 <OSTimeDly+0x88>
        case OS_OPT_TIME_PERIODIC:
             if (dly == (OS_TICK)0u) {                      /* 0 means no delay!                                      */
                *p_err = OS_ERR_TIME_ZERO_DLY;
                 return;
             }
             break;
 8004f06:	bf00      	nop
        default:
            *p_err = OS_ERR_OPT_INVALID;
             return;
    }

    OS_CRITICAL_ENTER();
 8004f08:	f7fb f9ea 	bl	80002e0 <CPU_SR_Save>
 8004f0c:	6178      	str	r0, [r7, #20]
    OS_TickListInsertDly(OSTCBCurPtr,
 8004f0e:	4b11      	ldr	r3, [pc, #68]	; (8004f54 <OSTimeDly+0xd4>)
 8004f10:	6818      	ldr	r0, [r3, #0]
 8004f12:	897a      	ldrh	r2, [r7, #10]
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	68f9      	ldr	r1, [r7, #12]
 8004f18:	f7ff fa06 	bl	8004328 <OS_TickListInsertDly>
                         dly,
                         opt,
                         p_err);
    if (*p_err != OS_ERR_NONE) {
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	881b      	ldrh	r3, [r3, #0]
 8004f20:	2b00      	cmp	r3, #0
 8004f22:	d003      	beq.n	8004f2c <OSTimeDly+0xac>
         OS_CRITICAL_EXIT_NO_SCHED();
 8004f24:	6978      	ldr	r0, [r7, #20]
 8004f26:	f7fb f9df 	bl	80002e8 <CPU_SR_Restore>
         return;
 8004f2a:	e00c      	b.n	8004f46 <OSTimeDly+0xc6>
    }
#if (defined(TRACE_CFG_EN) && (TRACE_CFG_EN > 0u))
    TRACE_OS_TASK_DLY(dly);                                 /* Record the event.                                      */
#endif
    OS_RdyListRemove(OSTCBCurPtr);                          /* Remove current task from ready list                    */
 8004f2c:	4b09      	ldr	r3, [pc, #36]	; (8004f54 <OSTimeDly+0xd4>)
 8004f2e:	681b      	ldr	r3, [r3, #0]
 8004f30:	4618      	mov	r0, r3
 8004f32:	f7ff f811 	bl	8003f58 <OS_RdyListRemove>
    OS_CRITICAL_EXIT_NO_SCHED();
 8004f36:	6978      	ldr	r0, [r7, #20]
 8004f38:	f7fb f9d6 	bl	80002e8 <CPU_SR_Restore>
    OSSched();                                              /* Find next task to run!                                 */
 8004f3c:	f7fe fb16 	bl	800356c <OSSched>
   *p_err = OS_ERR_NONE;
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	2200      	movs	r2, #0
 8004f44:	801a      	strh	r2, [r3, #0]
}
 8004f46:	3718      	adds	r7, #24
 8004f48:	46bd      	mov	sp, r7
 8004f4a:	bd80      	pop	{r7, pc}
 8004f4c:	20002624 	.word	0x20002624
 8004f50:	2000238c 	.word	0x2000238c
 8004f54:	200025f8 	.word	0x200025f8

08004f58 <OSTimeDlyHMSM>:
                     CPU_INT16U   minutes,
                     CPU_INT16U   seconds,
                     CPU_INT32U   milli,
                     OS_OPT       opt,
                     OS_ERR      *p_err)
{
 8004f58:	b580      	push	{r7, lr}
 8004f5a:	b088      	sub	sp, #32
 8004f5c:	af00      	add	r7, sp, #0
 8004f5e:	607b      	str	r3, [r7, #4]
 8004f60:	4603      	mov	r3, r0
 8004f62:	81fb      	strh	r3, [r7, #14]
 8004f64:	460b      	mov	r3, r1
 8004f66:	81bb      	strh	r3, [r7, #12]
 8004f68:	4613      	mov	r3, r2
 8004f6a:	817b      	strh	r3, [r7, #10]
    CPU_BOOLEAN  opt_non_strict;
#endif
    OS_OPT       opt_time;
    OS_RATE_HZ   tick_rate;
    OS_TICK      ticks;
    CPU_SR_ALLOC();
 8004f6c:	2300      	movs	r3, #0
 8004f6e:	61fb      	str	r3, [r7, #28]
        return;
    }
#endif

#if OS_CFG_CALLED_FROM_ISR_CHK_EN > 0u
    if (OSIntNestingCtr > (OS_NESTING_CTR)0u) {             /* Not allowed to call from an ISR                        */
 8004f70:	4b72      	ldr	r3, [pc, #456]	; (800513c <OSTimeDlyHMSM+0x1e4>)
 8004f72:	781b      	ldrb	r3, [r3, #0]
 8004f74:	2b00      	cmp	r3, #0
 8004f76:	d004      	beq.n	8004f82 <OSTimeDlyHMSM+0x2a>
       *p_err = OS_ERR_TIME_DLY_ISR;
 8004f78:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004f7a:	f247 2275 	movw	r2, #29301	; 0x7275
 8004f7e:	801a      	strh	r2, [r3, #0]
        return;
 8004f80:	e0d8      	b.n	8005134 <OSTimeDlyHMSM+0x1dc>
    }
#endif

    if (OSSchedLockNestingCtr > (OS_NESTING_CTR)0u) {       /* Can't delay when the scheduler is locked               */
 8004f82:	4b6f      	ldr	r3, [pc, #444]	; (8005140 <OSTimeDlyHMSM+0x1e8>)
 8004f84:	781b      	ldrb	r3, [r3, #0]
 8004f86:	2b00      	cmp	r3, #0
 8004f88:	d004      	beq.n	8004f94 <OSTimeDlyHMSM+0x3c>
       *p_err = OS_ERR_SCHED_LOCKED;
 8004f8a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004f8c:	f646 5263 	movw	r2, #28003	; 0x6d63
 8004f90:	801a      	strh	r2, [r3, #0]
        return;
 8004f92:	e0cf      	b.n	8005134 <OSTimeDlyHMSM+0x1dc>
    }

    opt_time = opt & OS_OPT_TIME_MASK;                      /* Retrieve time options only.                            */
 8004f94:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8004f96:	f003 030e 	and.w	r3, r3, #14
 8004f9a:	837b      	strh	r3, [r7, #26]
    switch (opt_time) {
 8004f9c:	8b7b      	ldrh	r3, [r7, #26]
 8004f9e:	2b08      	cmp	r3, #8
 8004fa0:	d825      	bhi.n	8004fee <OSTimeDlyHMSM+0x96>
 8004fa2:	a201      	add	r2, pc, #4	; (adr r2, 8004fa8 <OSTimeDlyHMSM+0x50>)
 8004fa4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004fa8:	08004fcd 	.word	0x08004fcd
 8004fac:	08004fef 	.word	0x08004fef
 8004fb0:	08004fcd 	.word	0x08004fcd
 8004fb4:	08004fef 	.word	0x08004fef
 8004fb8:	08004ff9 	.word	0x08004ff9
 8004fbc:	08004fef 	.word	0x08004fef
 8004fc0:	08004fef 	.word	0x08004fef
 8004fc4:	08004fef 	.word	0x08004fef
 8004fc8:	08004fcd 	.word	0x08004fcd
        case OS_OPT_TIME_DLY:
        case OS_OPT_TIME_TIMEOUT:
        case OS_OPT_TIME_PERIODIC:
             if (milli == (CPU_INT32U)0u) {                 /* Make sure we didn't specify a 0 delay                  */
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	2b00      	cmp	r3, #0
 8004fd0:	d114      	bne.n	8004ffc <OSTimeDlyHMSM+0xa4>
                 if (seconds == (CPU_INT16U)0u) {
 8004fd2:	897b      	ldrh	r3, [r7, #10]
 8004fd4:	2b00      	cmp	r3, #0
 8004fd6:	d111      	bne.n	8004ffc <OSTimeDlyHMSM+0xa4>
                     if (minutes == (CPU_INT16U)0u) {
 8004fd8:	89bb      	ldrh	r3, [r7, #12]
 8004fda:	2b00      	cmp	r3, #0
 8004fdc:	d10e      	bne.n	8004ffc <OSTimeDlyHMSM+0xa4>
                         if (hours == (CPU_INT16U)0u) {
 8004fde:	89fb      	ldrh	r3, [r7, #14]
 8004fe0:	2b00      	cmp	r3, #0
 8004fe2:	d10b      	bne.n	8004ffc <OSTimeDlyHMSM+0xa4>
                            *p_err = OS_ERR_TIME_ZERO_DLY;
 8004fe4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004fe6:	f247 227e 	movw	r2, #29310	; 0x727e
 8004fea:	801a      	strh	r2, [r3, #0]
                             return;
 8004fec:	e0a2      	b.n	8005134 <OSTimeDlyHMSM+0x1dc>

        case OS_OPT_TIME_MATCH:
             break;

        default:
            *p_err = OS_ERR_OPT_INVALID;
 8004fee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004ff0:	f645 6225 	movw	r2, #24101	; 0x5e25
 8004ff4:	801a      	strh	r2, [r3, #0]
             return;
 8004ff6:	e09d      	b.n	8005134 <OSTimeDlyHMSM+0x1dc>
                 }
             }
             break;

        case OS_OPT_TIME_MATCH:
             break;
 8004ff8:	bf00      	nop
 8004ffa:	e000      	b.n	8004ffe <OSTimeDlyHMSM+0xa6>
                             return;
                         }
                     }
                 }
             }
             break;
 8004ffc:	bf00      	nop
            *p_err = OS_ERR_OPT_INVALID;
             return;
    }

#if OS_CFG_ARG_CHK_EN > 0u                                  /* Validate arguments to be within range                  */
    opt_invalid = DEF_BIT_IS_SET_ANY(opt, ~OS_OPT_TIME_OPTS_MASK);
 8004ffe:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8005000:	f023 031e 	bic.w	r3, r3, #30
 8005004:	2b00      	cmp	r3, #0
 8005006:	bf14      	ite	ne
 8005008:	2301      	movne	r3, #1
 800500a:	2300      	moveq	r3, #0
 800500c:	b2db      	uxtb	r3, r3
 800500e:	767b      	strb	r3, [r7, #25]
    if (opt_invalid == DEF_YES) {
 8005010:	7e7b      	ldrb	r3, [r7, #25]
 8005012:	2b01      	cmp	r3, #1
 8005014:	d104      	bne.n	8005020 <OSTimeDlyHMSM+0xc8>
       *p_err = OS_ERR_OPT_INVALID;
 8005016:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005018:	f645 6225 	movw	r2, #24101	; 0x5e25
 800501c:	801a      	strh	r2, [r3, #0]
        return;
 800501e:	e089      	b.n	8005134 <OSTimeDlyHMSM+0x1dc>
    }

    opt_non_strict = DEF_BIT_IS_SET(opt, OS_OPT_TIME_HMSM_NON_STRICT);
 8005020:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8005022:	f003 0310 	and.w	r3, r3, #16
 8005026:	2b00      	cmp	r3, #0
 8005028:	d001      	beq.n	800502e <OSTimeDlyHMSM+0xd6>
 800502a:	2301      	movs	r3, #1
 800502c:	e000      	b.n	8005030 <OSTimeDlyHMSM+0xd8>
 800502e:	2300      	movs	r3, #0
 8005030:	763b      	strb	r3, [r7, #24]
    if (opt_non_strict != DEF_YES) {
 8005032:	7e3b      	ldrb	r3, [r7, #24]
 8005034:	2b01      	cmp	r3, #1
 8005036:	d020      	beq.n	800507a <OSTimeDlyHMSM+0x122>
         if (milli   > (CPU_INT32U)999u) {
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800503e:	d304      	bcc.n	800504a <OSTimeDlyHMSM+0xf2>
            *p_err = OS_ERR_TIME_INVALID_MILLISECONDS;
 8005040:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005042:	f247 227b 	movw	r2, #29307	; 0x727b
 8005046:	801a      	strh	r2, [r3, #0]
             return;
 8005048:	e074      	b.n	8005134 <OSTimeDlyHMSM+0x1dc>
         }
         if (seconds > (CPU_INT16U)59u) {
 800504a:	897b      	ldrh	r3, [r7, #10]
 800504c:	2b3b      	cmp	r3, #59	; 0x3b
 800504e:	d904      	bls.n	800505a <OSTimeDlyHMSM+0x102>
            *p_err = OS_ERR_TIME_INVALID_SECONDS;
 8005050:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005052:	f247 227a 	movw	r2, #29306	; 0x727a
 8005056:	801a      	strh	r2, [r3, #0]
             return;
 8005058:	e06c      	b.n	8005134 <OSTimeDlyHMSM+0x1dc>
         }
         if (minutes > (CPU_INT16U)59u) {
 800505a:	89bb      	ldrh	r3, [r7, #12]
 800505c:	2b3b      	cmp	r3, #59	; 0x3b
 800505e:	d904      	bls.n	800506a <OSTimeDlyHMSM+0x112>
            *p_err = OS_ERR_TIME_INVALID_MINUTES;
 8005060:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005062:	f247 2279 	movw	r2, #29305	; 0x7279
 8005066:	801a      	strh	r2, [r3, #0]
             return;
 8005068:	e064      	b.n	8005134 <OSTimeDlyHMSM+0x1dc>
         }
         if (hours   > (CPU_INT16U)99u) {
 800506a:	89fb      	ldrh	r3, [r7, #14]
 800506c:	2b63      	cmp	r3, #99	; 0x63
 800506e:	d917      	bls.n	80050a0 <OSTimeDlyHMSM+0x148>
            *p_err = OS_ERR_TIME_INVALID_HOURS;
 8005070:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005072:	f247 2278 	movw	r2, #29304	; 0x7278
 8005076:	801a      	strh	r2, [r3, #0]
             return;
 8005078:	e05c      	b.n	8005134 <OSTimeDlyHMSM+0x1dc>
         }
    } else {
         if (minutes > (CPU_INT16U)9999u) {
 800507a:	89bb      	ldrh	r3, [r7, #12]
 800507c:	f242 720f 	movw	r2, #9999	; 0x270f
 8005080:	4293      	cmp	r3, r2
 8005082:	d904      	bls.n	800508e <OSTimeDlyHMSM+0x136>
            *p_err = OS_ERR_TIME_INVALID_MINUTES;
 8005084:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005086:	f247 2279 	movw	r2, #29305	; 0x7279
 800508a:	801a      	strh	r2, [r3, #0]
             return;
 800508c:	e052      	b.n	8005134 <OSTimeDlyHMSM+0x1dc>
         }
         if (hours   > (CPU_INT16U)999u) {
 800508e:	89fb      	ldrh	r3, [r7, #14]
 8005090:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005094:	d304      	bcc.n	80050a0 <OSTimeDlyHMSM+0x148>
            *p_err = OS_ERR_TIME_INVALID_HOURS;
 8005096:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005098:	f247 2278 	movw	r2, #29304	; 0x7278
 800509c:	801a      	strh	r2, [r3, #0]
             return;
 800509e:	e049      	b.n	8005134 <OSTimeDlyHMSM+0x1dc>
    }
#endif

                                                            /* Compute the total number of clock ticks required..     */
                                                            /* .. (rounded to the nearest tick)                       */
    tick_rate = OSCfg_TickRate_Hz;
 80050a0:	4b28      	ldr	r3, [pc, #160]	; (8005144 <OSTimeDlyHMSM+0x1ec>)
 80050a2:	681b      	ldr	r3, [r3, #0]
 80050a4:	617b      	str	r3, [r7, #20]
    ticks     = ((OS_TICK)hours * (OS_TICK)3600u + (OS_TICK)minutes * (OS_TICK)60u + (OS_TICK)seconds) * tick_rate
 80050a6:	89fb      	ldrh	r3, [r7, #14]
 80050a8:	f44f 6261 	mov.w	r2, #3600	; 0xe10
 80050ac:	fb02 f103 	mul.w	r1, r2, r3
 80050b0:	89ba      	ldrh	r2, [r7, #12]
 80050b2:	4613      	mov	r3, r2
 80050b4:	011b      	lsls	r3, r3, #4
 80050b6:	1a9b      	subs	r3, r3, r2
 80050b8:	009b      	lsls	r3, r3, #2
 80050ba:	18ca      	adds	r2, r1, r3
 80050bc:	897b      	ldrh	r3, [r7, #10]
 80050be:	4413      	add	r3, r2
 80050c0:	697a      	ldr	r2, [r7, #20]
 80050c2:	fb02 f203 	mul.w	r2, r2, r3
              + (tick_rate * ((OS_TICK)milli + (OS_TICK)500u / tick_rate)) / (OS_TICK)1000u;
 80050c6:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 80050ca:	697b      	ldr	r3, [r7, #20]
 80050cc:	fbb1 f1f3 	udiv	r1, r1, r3
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	440b      	add	r3, r1
 80050d4:	6979      	ldr	r1, [r7, #20]
 80050d6:	fb01 f303 	mul.w	r3, r1, r3
 80050da:	491b      	ldr	r1, [pc, #108]	; (8005148 <OSTimeDlyHMSM+0x1f0>)
 80050dc:	fba1 1303 	umull	r1, r3, r1, r3
 80050e0:	099b      	lsrs	r3, r3, #6
#endif

                                                            /* Compute the total number of clock ticks required..     */
                                                            /* .. (rounded to the nearest tick)                       */
    tick_rate = OSCfg_TickRate_Hz;
    ticks     = ((OS_TICK)hours * (OS_TICK)3600u + (OS_TICK)minutes * (OS_TICK)60u + (OS_TICK)seconds) * tick_rate
 80050e2:	4413      	add	r3, r2
 80050e4:	613b      	str	r3, [r7, #16]
              + (tick_rate * ((OS_TICK)milli + (OS_TICK)500u / tick_rate)) / (OS_TICK)1000u;

    if (ticks > (OS_TICK)0u) {
 80050e6:	693b      	ldr	r3, [r7, #16]
 80050e8:	2b00      	cmp	r3, #0
 80050ea:	d01f      	beq.n	800512c <OSTimeDlyHMSM+0x1d4>
        OS_CRITICAL_ENTER();
 80050ec:	f7fb f8f8 	bl	80002e0 <CPU_SR_Save>
 80050f0:	61f8      	str	r0, [r7, #28]
        OS_TickListInsertDly(OSTCBCurPtr,
 80050f2:	4b16      	ldr	r3, [pc, #88]	; (800514c <OSTimeDlyHMSM+0x1f4>)
 80050f4:	6818      	ldr	r0, [r3, #0]
 80050f6:	8b7a      	ldrh	r2, [r7, #26]
 80050f8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80050fa:	6939      	ldr	r1, [r7, #16]
 80050fc:	f7ff f914 	bl	8004328 <OS_TickListInsertDly>
                             ticks,
                             opt_time,
                             p_err);
        if (*p_err != OS_ERR_NONE) {
 8005100:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005102:	881b      	ldrh	r3, [r3, #0]
 8005104:	2b00      	cmp	r3, #0
 8005106:	d003      	beq.n	8005110 <OSTimeDlyHMSM+0x1b8>
             OS_CRITICAL_EXIT_NO_SCHED();
 8005108:	69f8      	ldr	r0, [r7, #28]
 800510a:	f7fb f8ed 	bl	80002e8 <CPU_SR_Restore>
             return;
 800510e:	e011      	b.n	8005134 <OSTimeDlyHMSM+0x1dc>
        }
#if (defined(TRACE_CFG_EN) && (TRACE_CFG_EN > 0u))
        TRACE_OS_TASK_DLY(ticks);                           /* Record the event.                                      */
#endif
        OS_RdyListRemove(OSTCBCurPtr);                      /* Remove current task from ready list                    */
 8005110:	4b0e      	ldr	r3, [pc, #56]	; (800514c <OSTimeDlyHMSM+0x1f4>)
 8005112:	681b      	ldr	r3, [r3, #0]
 8005114:	4618      	mov	r0, r3
 8005116:	f7fe ff1f 	bl	8003f58 <OS_RdyListRemove>
        OS_CRITICAL_EXIT_NO_SCHED();
 800511a:	69f8      	ldr	r0, [r7, #28]
 800511c:	f7fb f8e4 	bl	80002e8 <CPU_SR_Restore>
        OSSched();                                          /* Find next task to run!                                 */
 8005120:	f7fe fa24 	bl	800356c <OSSched>
       *p_err = OS_ERR_NONE;
 8005124:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005126:	2200      	movs	r2, #0
 8005128:	801a      	strh	r2, [r3, #0]
 800512a:	e003      	b.n	8005134 <OSTimeDlyHMSM+0x1dc>
    } else {
       *p_err = OS_ERR_TIME_ZERO_DLY;
 800512c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800512e:	f247 227e 	movw	r2, #29310	; 0x727e
 8005132:	801a      	strh	r2, [r3, #0]
    }
}
 8005134:	3720      	adds	r7, #32
 8005136:	46bd      	mov	sp, r7
 8005138:	bd80      	pop	{r7, pc}
 800513a:	bf00      	nop
 800513c:	20002624 	.word	0x20002624
 8005140:	2000238c 	.word	0x2000238c
 8005144:	0800e6b4 	.word	0x0800e6b4
 8005148:	10624dd3 	.word	0x10624dd3
 800514c:	200025f8 	.word	0x200025f8

08005150 <OSTimeTick>:
* Returns    : none
************************************************************************************************************************
*/

void  OSTimeTick (void)
{
 8005150:	b580      	push	{r7, lr}
 8005152:	b082      	sub	sp, #8
 8005154:	af00      	add	r7, sp, #0
#if OS_CFG_ISR_POST_DEFERRED_EN > 0u
    CPU_TS  ts;
#endif


    OSTimeTickHook();                                       /* Call user definable hook                               */
 8005156:	f000 fff7 	bl	8006148 <OSTimeTickHook>
                (CPU_TS     ) ts,
                (OS_ERR    *)&err);

#else

   (void)OSTaskSemPost((OS_TCB *)&OSTickTaskTCB,            /* Signal tick task                                       */
 800515a:	1dbb      	adds	r3, r7, #6
 800515c:	461a      	mov	r2, r3
 800515e:	2100      	movs	r1, #0
 8005160:	480c      	ldr	r0, [pc, #48]	; (8005194 <OSTimeTick+0x44>)
 8005162:	f7fd faeb 	bl	800273c <OSTaskSemPost>
#if OS_CFG_SCHED_ROUND_ROBIN_EN > 0u
    OS_SchedRoundRobin(&OSRdyList[OSPrioCur]);
#endif

#if OS_CFG_TMR_EN > 0u
    OSTmrUpdateCtr--;
 8005166:	4b0c      	ldr	r3, [pc, #48]	; (8005198 <OSTimeTick+0x48>)
 8005168:	681b      	ldr	r3, [r3, #0]
 800516a:	3b01      	subs	r3, #1
 800516c:	4a0a      	ldr	r2, [pc, #40]	; (8005198 <OSTimeTick+0x48>)
 800516e:	6013      	str	r3, [r2, #0]
    if (OSTmrUpdateCtr == (OS_CTR)0u) {
 8005170:	4b09      	ldr	r3, [pc, #36]	; (8005198 <OSTimeTick+0x48>)
 8005172:	681b      	ldr	r3, [r3, #0]
 8005174:	2b00      	cmp	r3, #0
 8005176:	d109      	bne.n	800518c <OSTimeTick+0x3c>
        OSTmrUpdateCtr = OSTmrUpdateCnt;
 8005178:	4b08      	ldr	r3, [pc, #32]	; (800519c <OSTimeTick+0x4c>)
 800517a:	681b      	ldr	r3, [r3, #0]
 800517c:	4a06      	ldr	r2, [pc, #24]	; (8005198 <OSTimeTick+0x48>)
 800517e:	6013      	str	r3, [r2, #0]
        OSTaskSemPost((OS_TCB *)&OSTmrTaskTCB,              /* Signal timer task                                      */
 8005180:	1dbb      	adds	r3, r7, #6
 8005182:	461a      	mov	r2, r3
 8005184:	2100      	movs	r1, #0
 8005186:	4806      	ldr	r0, [pc, #24]	; (80051a0 <OSTimeTick+0x50>)
 8005188:	f7fd fad8 	bl	800273c <OSTaskSemPost>
                      (OS_ERR *)&err);
    }
#endif

#endif
}
 800518c:	bf00      	nop
 800518e:	3708      	adds	r7, #8
 8005190:	46bd      	mov	sp, r7
 8005192:	bd80      	pop	{r7, pc}
 8005194:	20002530 	.word	0x20002530
 8005198:	20002904 	.word	0x20002904
 800519c:	200028f4 	.word	0x200028f4
 80051a0:	20002628 	.word	0x20002628

080051a4 <OSCfg_Init>:
*                  DOES NOT optimize out the 'const' variables above.
************************************************************************************************************************
*/

void  OSCfg_Init (void)
{
 80051a4:	b480      	push	{r7}
 80051a6:	af00      	add	r7, sp, #0
    (void)&OSCfg_TmrTaskStkBasePtr;
    (void)&OSCfg_TmrTaskStkLimit;
    (void)&OSCfg_TmrTaskStkSize;
    (void)&OSCfg_TmrTaskStkSizeRAM;
#endif
}
 80051a8:	bf00      	nop
 80051aa:	46bd      	mov	sp, r7
 80051ac:	bc80      	pop	{r7}
 80051ae:	4770      	bx	lr

080051b0 <OS_SemInit>:
* Note(s)    : 1) This function is INTERNAL to uC/OS-III and your application MUST NOT call it.
************************************************************************************************************************
*/

void  OS_SemInit (OS_ERR  *p_err)
{
 80051b0:	b480      	push	{r7}
 80051b2:	b083      	sub	sp, #12
 80051b4:	af00      	add	r7, sp, #0
 80051b6:	6078      	str	r0, [r7, #4]
        return;
    }
#endif

#if OS_CFG_DBG_EN > 0u
    OSSemDbgListPtr = (OS_SEM *)0;
 80051b8:	4b06      	ldr	r3, [pc, #24]	; (80051d4 <OS_SemInit+0x24>)
 80051ba:	2200      	movs	r2, #0
 80051bc:	601a      	str	r2, [r3, #0]
#endif

    OSSemQty        = (OS_OBJ_QTY)0;
 80051be:	4b06      	ldr	r3, [pc, #24]	; (80051d8 <OS_SemInit+0x28>)
 80051c0:	2200      	movs	r2, #0
 80051c2:	801a      	strh	r2, [r3, #0]
   *p_err           = OS_ERR_NONE;
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	2200      	movs	r2, #0
 80051c8:	801a      	strh	r2, [r3, #0]
}
 80051ca:	bf00      	nop
 80051cc:	370c      	adds	r7, #12
 80051ce:	46bd      	mov	sp, r7
 80051d0:	bc80      	pop	{r7}
 80051d2:	4770      	bx	lr
 80051d4:	20002524 	.word	0x20002524
 80051d8:	200027b8 	.word	0x200027b8

080051dc <OSMutexCreate>:
*/

void  OSMutexCreate (OS_MUTEX  *p_mutex,
                     CPU_CHAR  *p_name,
                     OS_ERR    *p_err)
{
 80051dc:	b580      	push	{r7, lr}
 80051de:	b086      	sub	sp, #24
 80051e0:	af00      	add	r7, sp, #0
 80051e2:	60f8      	str	r0, [r7, #12]
 80051e4:	60b9      	str	r1, [r7, #8]
 80051e6:	607a      	str	r2, [r7, #4]
    CPU_SR_ALLOC();
 80051e8:	2300      	movs	r3, #0
 80051ea:	617b      	str	r3, [r7, #20]
        return;
    }
#endif

#if OS_CFG_CALLED_FROM_ISR_CHK_EN > 0u
    if (OSIntNestingCtr > (OS_NESTING_CTR)0) {              /* Not allowed to be called from an ISR                   */
 80051ec:	4b1e      	ldr	r3, [pc, #120]	; (8005268 <OSMutexCreate+0x8c>)
 80051ee:	781b      	ldrb	r3, [r3, #0]
 80051f0:	2b00      	cmp	r3, #0
 80051f2:	d004      	beq.n	80051fe <OSMutexCreate+0x22>
       *p_err = OS_ERR_CREATE_ISR;
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	f642 62e1 	movw	r2, #12001	; 0x2ee1
 80051fa:	801a      	strh	r2, [r3, #0]
        return;
 80051fc:	e031      	b.n	8005262 <OSMutexCreate+0x86>
    }
#endif

#if OS_CFG_ARG_CHK_EN > 0u
    if (p_mutex == (OS_MUTEX *)0) {                         /* Validate 'p_mutex'                                     */
 80051fe:	68fb      	ldr	r3, [r7, #12]
 8005200:	2b00      	cmp	r3, #0
 8005202:	d104      	bne.n	800520e <OSMutexCreate+0x32>
       *p_err = OS_ERR_OBJ_PTR_NULL;
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	f645 52c3 	movw	r2, #24003	; 0x5dc3
 800520a:	801a      	strh	r2, [r3, #0]
        return;
 800520c:	e029      	b.n	8005262 <OSMutexCreate+0x86>
    }
#endif

    OS_CRITICAL_ENTER();
 800520e:	f7fb f867 	bl	80002e0 <CPU_SR_Save>
 8005212:	6178      	str	r0, [r7, #20]
#if OS_OBJ_TYPE_REQ > 0u
    p_mutex->Type              =  OS_OBJ_TYPE_MUTEX;        /* Mark the data structure as a mutex                     */
 8005214:	68fb      	ldr	r3, [r7, #12]
 8005216:	4a15      	ldr	r2, [pc, #84]	; (800526c <OSMutexCreate+0x90>)
 8005218:	601a      	str	r2, [r3, #0]
#endif
#if OS_CFG_DBG_EN > 0u
    p_mutex->NamePtr           =  p_name;
 800521a:	68fb      	ldr	r3, [r7, #12]
 800521c:	68ba      	ldr	r2, [r7, #8]
 800521e:	605a      	str	r2, [r3, #4]
#else
    (void)&p_name;
#endif
    p_mutex->MutexGrpNextPtr   = (OS_MUTEX     *)0;
 8005220:	68fb      	ldr	r3, [r7, #12]
 8005222:	2200      	movs	r2, #0
 8005224:	621a      	str	r2, [r3, #32]
    p_mutex->OwnerTCBPtr       = (OS_TCB       *)0;
 8005226:	68fb      	ldr	r3, [r7, #12]
 8005228:	2200      	movs	r2, #0
 800522a:	625a      	str	r2, [r3, #36]	; 0x24
    p_mutex->OwnerNestingCtr   = (OS_NESTING_CTR)0;         /* Mutex is available                                     */
 800522c:	68fb      	ldr	r3, [r7, #12]
 800522e:	2200      	movs	r2, #0
 8005230:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
    p_mutex->TS                = (CPU_TS        )0;
 8005234:	68fb      	ldr	r3, [r7, #12]
 8005236:	2200      	movs	r2, #0
 8005238:	62da      	str	r2, [r3, #44]	; 0x2c
    OS_PendListInit(&p_mutex->PendList);                    /* Initialize the waiting list                            */
 800523a:	68fb      	ldr	r3, [r7, #12]
 800523c:	3308      	adds	r3, #8
 800523e:	4618      	mov	r0, r3
 8005240:	f7fe fc06 	bl	8003a50 <OS_PendListInit>

#if OS_CFG_DBG_EN > 0u
    OS_MutexDbgListAdd(p_mutex);
 8005244:	68f8      	ldr	r0, [r7, #12]
 8005246:	f000 f9f9 	bl	800563c <OS_MutexDbgListAdd>
#endif

    OSMutexQty++;
 800524a:	4b09      	ldr	r3, [pc, #36]	; (8005270 <OSMutexCreate+0x94>)
 800524c:	881b      	ldrh	r3, [r3, #0]
 800524e:	3301      	adds	r3, #1
 8005250:	b29a      	uxth	r2, r3
 8005252:	4b07      	ldr	r3, [pc, #28]	; (8005270 <OSMutexCreate+0x94>)
 8005254:	801a      	strh	r2, [r3, #0]

#if (defined(TRACE_CFG_EN) && (TRACE_CFG_EN > 0u))
    TRACE_OS_MUTEX_CREATE(p_mutex, p_name);                 /* Record the event.                                      */
#endif

    OS_CRITICAL_EXIT_NO_SCHED();
 8005256:	6978      	ldr	r0, [r7, #20]
 8005258:	f7fb f846 	bl	80002e8 <CPU_SR_Restore>
   *p_err = OS_ERR_NONE;
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	2200      	movs	r2, #0
 8005260:	801a      	strh	r2, [r3, #0]
}
 8005262:	3718      	adds	r7, #24
 8005264:	46bd      	mov	sp, r7
 8005266:	bd80      	pop	{r7, pc}
 8005268:	20002624 	.word	0x20002624
 800526c:	5854554d 	.word	0x5854554d
 8005270:	20002820 	.word	0x20002820

08005274 <OSMutexPend>:
void  OSMutexPend (OS_MUTEX  *p_mutex,
                   OS_TICK    timeout,
                   OS_OPT     opt,
                   CPU_TS    *p_ts,
                   OS_ERR    *p_err)
{
 8005274:	b580      	push	{r7, lr}
 8005276:	b08e      	sub	sp, #56	; 0x38
 8005278:	af00      	add	r7, sp, #0
 800527a:	60f8      	str	r0, [r7, #12]
 800527c:	60b9      	str	r1, [r7, #8]
 800527e:	603b      	str	r3, [r7, #0]
 8005280:	4613      	mov	r3, r2
 8005282:	80fb      	strh	r3, [r7, #6]
    OS_PEND_DATA  pend_data;
    OS_TCB       *p_tcb;
    CPU_SR_ALLOC();
 8005284:	2300      	movs	r3, #0
 8005286:	637b      	str	r3, [r7, #52]	; 0x34
        return;
    }
#endif

#if OS_CFG_CALLED_FROM_ISR_CHK_EN > 0u
    if (OSIntNestingCtr > (OS_NESTING_CTR)0) {              /* Not allowed to call from an ISR                        */
 8005288:	4b7a      	ldr	r3, [pc, #488]	; (8005474 <OSMutexPend+0x200>)
 800528a:	781b      	ldrb	r3, [r3, #0]
 800528c:	2b00      	cmp	r3, #0
 800528e:	d004      	beq.n	800529a <OSMutexPend+0x26>
#if (defined(TRACE_CFG_EN) && (TRACE_CFG_EN > 0u))
        TRACE_OS_MUTEX_PEND_FAILED(p_mutex);                /* Record the event.                                      */
#endif
       *p_err = OS_ERR_PEND_ISR;
 8005290:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005292:	f246 12ae 	movw	r2, #25006	; 0x61ae
 8005296:	801a      	strh	r2, [r3, #0]
        return;
 8005298:	e0e9      	b.n	800546e <OSMutexPend+0x1fa>
    }
#endif

#if OS_CFG_ARG_CHK_EN > 0u
    if (p_mutex == (OS_MUTEX *)0) {                         /* Validate arguments                                     */
 800529a:	68fb      	ldr	r3, [r7, #12]
 800529c:	2b00      	cmp	r3, #0
 800529e:	d104      	bne.n	80052aa <OSMutexPend+0x36>
#if (defined(TRACE_CFG_EN) && (TRACE_CFG_EN > 0u))
        TRACE_OS_MUTEX_PEND_FAILED(p_mutex);                /* Record the event.                                      */
#endif
       *p_err = OS_ERR_OBJ_PTR_NULL;
 80052a0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80052a2:	f645 52c3 	movw	r2, #24003	; 0x5dc3
 80052a6:	801a      	strh	r2, [r3, #0]
        return;
 80052a8:	e0e1      	b.n	800546e <OSMutexPend+0x1fa>
    }
    switch (opt) {                                          /* Validate 'opt'                                         */
 80052aa:	88fb      	ldrh	r3, [r7, #6]
 80052ac:	2b00      	cmp	r3, #0
 80052ae:	d007      	beq.n	80052c0 <OSMutexPend+0x4c>
 80052b0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80052b4:	d004      	beq.n	80052c0 <OSMutexPend+0x4c>

        default:
#if (defined(TRACE_CFG_EN) && (TRACE_CFG_EN > 0u))
             TRACE_OS_MUTEX_PEND_FAILED(p_mutex);           /* Record the event.                                      */
#endif
            *p_err = OS_ERR_OPT_INVALID;
 80052b6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80052b8:	f645 6225 	movw	r2, #24101	; 0x5e25
 80052bc:	801a      	strh	r2, [r3, #0]
             return;
 80052be:	e0d6      	b.n	800546e <OSMutexPend+0x1fa>
        return;
    }
    switch (opt) {                                          /* Validate 'opt'                                         */
        case OS_OPT_PEND_BLOCKING:
        case OS_OPT_PEND_NON_BLOCKING:
             break;
 80052c0:	bf00      	nop
             return;
    }
#endif

#if OS_CFG_OBJ_TYPE_CHK_EN > 0u
    if (p_mutex->Type != OS_OBJ_TYPE_MUTEX) {               /* Make sure mutex was created                            */
 80052c2:	68fb      	ldr	r3, [r7, #12]
 80052c4:	681b      	ldr	r3, [r3, #0]
 80052c6:	4a6c      	ldr	r2, [pc, #432]	; (8005478 <OSMutexPend+0x204>)
 80052c8:	4293      	cmp	r3, r2
 80052ca:	d004      	beq.n	80052d6 <OSMutexPend+0x62>
#if (defined(TRACE_CFG_EN) && (TRACE_CFG_EN > 0u))
        TRACE_OS_MUTEX_PEND_FAILED(p_mutex);                /* Record the event.                                      */
#endif
       *p_err = OS_ERR_OBJ_TYPE;
 80052cc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80052ce:	f645 52c4 	movw	r2, #24004	; 0x5dc4
 80052d2:	801a      	strh	r2, [r3, #0]
        return;
 80052d4:	e0cb      	b.n	800546e <OSMutexPend+0x1fa>
    }
#endif

    if (p_ts != (CPU_TS *)0) {
 80052d6:	683b      	ldr	r3, [r7, #0]
 80052d8:	2b00      	cmp	r3, #0
 80052da:	d002      	beq.n	80052e2 <OSMutexPend+0x6e>
       *p_ts  = (CPU_TS  )0;                                /* Initialize the returned timestamp                      */
 80052dc:	683b      	ldr	r3, [r7, #0]
 80052de:	2200      	movs	r2, #0
 80052e0:	601a      	str	r2, [r3, #0]
    }

    CPU_CRITICAL_ENTER();
 80052e2:	f7fa fffd 	bl	80002e0 <CPU_SR_Save>
 80052e6:	6378      	str	r0, [r7, #52]	; 0x34
    if (p_mutex->OwnerNestingCtr == (OS_NESTING_CTR)0) {    /* Resource available?                                    */
 80052e8:	68fb      	ldr	r3, [r7, #12]
 80052ea:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80052ee:	2b00      	cmp	r3, #0
 80052f0:	d11b      	bne.n	800532a <OSMutexPend+0xb6>
        p_mutex->OwnerTCBPtr       =  OSTCBCurPtr;          /* Yes, caller may proceed                                */
 80052f2:	4b62      	ldr	r3, [pc, #392]	; (800547c <OSMutexPend+0x208>)
 80052f4:	681a      	ldr	r2, [r3, #0]
 80052f6:	68fb      	ldr	r3, [r7, #12]
 80052f8:	625a      	str	r2, [r3, #36]	; 0x24
        p_mutex->OwnerNestingCtr   = (OS_NESTING_CTR)1;
 80052fa:	68fb      	ldr	r3, [r7, #12]
 80052fc:	2201      	movs	r2, #1
 80052fe:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
        if (p_ts != (CPU_TS *)0) {
 8005302:	683b      	ldr	r3, [r7, #0]
 8005304:	2b00      	cmp	r3, #0
 8005306:	d003      	beq.n	8005310 <OSMutexPend+0x9c>
           *p_ts  = p_mutex->TS;
 8005308:	68fb      	ldr	r3, [r7, #12]
 800530a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800530c:	683b      	ldr	r3, [r7, #0]
 800530e:	601a      	str	r2, [r3, #0]
        }
        OS_MutexGrpAdd(OSTCBCurPtr, p_mutex);               /* Add mutex to owner's group                             */
 8005310:	4b5a      	ldr	r3, [pc, #360]	; (800547c <OSMutexPend+0x208>)
 8005312:	681b      	ldr	r3, [r3, #0]
 8005314:	68f9      	ldr	r1, [r7, #12]
 8005316:	4618      	mov	r0, r3
 8005318:	f000 f9cc 	bl	80056b4 <OS_MutexGrpAdd>
        CPU_CRITICAL_EXIT();
 800531c:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800531e:	f7fa ffe3 	bl	80002e8 <CPU_SR_Restore>
#if (defined(TRACE_CFG_EN) && (TRACE_CFG_EN > 0u))
        TRACE_OS_MUTEX_PEND(p_mutex);                       /* Record the event.                                      */
#endif
       *p_err = OS_ERR_NONE;
 8005322:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005324:	2200      	movs	r2, #0
 8005326:	801a      	strh	r2, [r3, #0]
        return;
 8005328:	e0a1      	b.n	800546e <OSMutexPend+0x1fa>
    }

    if (OSTCBCurPtr == p_mutex->OwnerTCBPtr) {              /* See if current task is already the owner of the mutex  */
 800532a:	68fb      	ldr	r3, [r7, #12]
 800532c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800532e:	4b53      	ldr	r3, [pc, #332]	; (800547c <OSMutexPend+0x208>)
 8005330:	681b      	ldr	r3, [r3, #0]
 8005332:	429a      	cmp	r2, r3
 8005334:	d116      	bne.n	8005364 <OSMutexPend+0xf0>
        p_mutex->OwnerNestingCtr++;
 8005336:	68fb      	ldr	r3, [r7, #12]
 8005338:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800533c:	3301      	adds	r3, #1
 800533e:	b2da      	uxtb	r2, r3
 8005340:	68fb      	ldr	r3, [r7, #12]
 8005342:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
        if (p_ts != (CPU_TS *)0) {
 8005346:	683b      	ldr	r3, [r7, #0]
 8005348:	2b00      	cmp	r3, #0
 800534a:	d003      	beq.n	8005354 <OSMutexPend+0xe0>
           *p_ts  = p_mutex->TS;
 800534c:	68fb      	ldr	r3, [r7, #12]
 800534e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005350:	683b      	ldr	r3, [r7, #0]
 8005352:	601a      	str	r2, [r3, #0]
        }
        CPU_CRITICAL_EXIT();
 8005354:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8005356:	f7fa ffc7 	bl	80002e8 <CPU_SR_Restore>
#if (defined(TRACE_CFG_EN) && (TRACE_CFG_EN > 0u))
        TRACE_OS_MUTEX_PEND_FAILED(p_mutex);                /* Record the event.                                      */
#endif
       *p_err = OS_ERR_MUTEX_OWNER;                         /* Indicate that current task already owns the mutex      */
 800535a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800535c:	f245 7282 	movw	r2, #22402	; 0x5782
 8005360:	801a      	strh	r2, [r3, #0]
        return;
 8005362:	e084      	b.n	800546e <OSMutexPend+0x1fa>
    }

    if ((opt & OS_OPT_PEND_NON_BLOCKING) != (OS_OPT)0) {    /* Caller wants to block if not available?                */
 8005364:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8005368:	2b00      	cmp	r3, #0
 800536a:	da07      	bge.n	800537c <OSMutexPend+0x108>
        CPU_CRITICAL_EXIT();
 800536c:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800536e:	f7fa ffbb 	bl	80002e8 <CPU_SR_Restore>
#if (defined(TRACE_CFG_EN) && (TRACE_CFG_EN > 0u))
        TRACE_OS_MUTEX_PEND_FAILED(p_mutex);                /* Record the event.                                      */
#endif
       *p_err = OS_ERR_PEND_WOULD_BLOCK;                    /* No                                                     */
 8005372:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005374:	f246 12b0 	movw	r2, #25008	; 0x61b0
 8005378:	801a      	strh	r2, [r3, #0]
        return;
 800537a:	e078      	b.n	800546e <OSMutexPend+0x1fa>
    } else {
        if (OSSchedLockNestingCtr > (OS_NESTING_CTR)0) {    /* Can't pend when the scheduler is locked                */
 800537c:	4b40      	ldr	r3, [pc, #256]	; (8005480 <OSMutexPend+0x20c>)
 800537e:	781b      	ldrb	r3, [r3, #0]
 8005380:	2b00      	cmp	r3, #0
 8005382:	d007      	beq.n	8005394 <OSMutexPend+0x120>
            CPU_CRITICAL_EXIT();
 8005384:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8005386:	f7fa ffaf 	bl	80002e8 <CPU_SR_Restore>
#if (defined(TRACE_CFG_EN) && (TRACE_CFG_EN > 0u))
            TRACE_OS_MUTEX_PEND_FAILED(p_mutex);            /* Record the event.                                      */
#endif
           *p_err = OS_ERR_SCHED_LOCKED;
 800538a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800538c:	f646 5263 	movw	r2, #28003	; 0x6d63
 8005390:	801a      	strh	r2, [r3, #0]
            return;
 8005392:	e06c      	b.n	800546e <OSMutexPend+0x1fa>
        }
    }
                                                            /* Lock the scheduler/re-enable interrupts                */
    OS_CRITICAL_ENTER_CPU_EXIT();
    p_tcb = p_mutex->OwnerTCBPtr;                           /* Point to the TCB of the Mutex owner                    */
 8005394:	68fb      	ldr	r3, [r7, #12]
 8005396:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005398:	633b      	str	r3, [r7, #48]	; 0x30
    if (p_tcb->Prio > OSTCBCurPtr->Prio) {                  /* See if mutex owner has a lower priority than current   */
 800539a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800539c:	f893 2037 	ldrb.w	r2, [r3, #55]	; 0x37
 80053a0:	4b36      	ldr	r3, [pc, #216]	; (800547c <OSMutexPend+0x208>)
 80053a2:	681b      	ldr	r3, [r3, #0]
 80053a4:	f893 3037 	ldrb.w	r3, [r3, #55]	; 0x37
 80053a8:	429a      	cmp	r2, r3
 80053aa:	d907      	bls.n	80053bc <OSMutexPend+0x148>
        OS_TaskChangePrio(p_tcb, OSTCBCurPtr->Prio);
 80053ac:	4b33      	ldr	r3, [pc, #204]	; (800547c <OSMutexPend+0x208>)
 80053ae:	681b      	ldr	r3, [r3, #0]
 80053b0:	f893 3037 	ldrb.w	r3, [r3, #55]	; 0x37
 80053b4:	4619      	mov	r1, r3
 80053b6:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80053b8:	f7fd fd54 	bl	8002e64 <OS_TaskChangePrio>
#if (defined(TRACE_CFG_EN) && (TRACE_CFG_EN > 0u))
                 TRACE_OS_MUTEX_TASK_PRIO_INHERIT(p_tcb, p_tcb->Prio);
#endif
    }

    OS_Pend(&pend_data,                                     /* Block task pending on Mutex                            */
 80053bc:	f107 0010 	add.w	r0, r7, #16
 80053c0:	68bb      	ldr	r3, [r7, #8]
 80053c2:	2204      	movs	r2, #4
 80053c4:	68f9      	ldr	r1, [r7, #12]
 80053c6:	f7fe fa3d 	bl	8003844 <OS_Pend>
            (OS_PEND_OBJ *)((void *)p_mutex),
             OS_TASK_PEND_ON_MUTEX,
             timeout);

    OS_CRITICAL_EXIT_NO_SCHED();
 80053ca:	6b78      	ldr	r0, [r7, #52]	; 0x34
 80053cc:	f7fa ff8c 	bl	80002e8 <CPU_SR_Restore>
#if (defined(TRACE_CFG_EN) && (TRACE_CFG_EN > 0u))
    TRACE_OS_MUTEX_PEND_BLOCK(p_mutex);                     /* Record the event.                                      */
#endif
    OSSched();                                              /* Find the next highest priority task ready to run       */
 80053d0:	f7fe f8cc 	bl	800356c <OSSched>

    CPU_CRITICAL_ENTER();
 80053d4:	f7fa ff84 	bl	80002e0 <CPU_SR_Save>
 80053d8:	6378      	str	r0, [r7, #52]	; 0x34
    switch (OSTCBCurPtr->PendStatus) {
 80053da:	4b28      	ldr	r3, [pc, #160]	; (800547c <OSMutexPend+0x208>)
 80053dc:	681b      	ldr	r3, [r3, #0]
 80053de:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80053e2:	2b03      	cmp	r3, #3
 80053e4:	d83b      	bhi.n	800545e <OSMutexPend+0x1ea>
 80053e6:	a201      	add	r2, pc, #4	; (adr r2, 80053ec <OSMutexPend+0x178>)
 80053e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80053ec:	080053fd 	.word	0x080053fd
 80053f0:	08005415 	.word	0x08005415
 80053f4:	08005445 	.word	0x08005445
 80053f8:	0800542f 	.word	0x0800542f
        case OS_STATUS_PEND_OK:                             /* We got the mutex                                       */
             if (p_ts != (CPU_TS *)0) {
 80053fc:	683b      	ldr	r3, [r7, #0]
 80053fe:	2b00      	cmp	r3, #0
 8005400:	d004      	beq.n	800540c <OSMutexPend+0x198>
                *p_ts  = OSTCBCurPtr->TS;
 8005402:	4b1e      	ldr	r3, [pc, #120]	; (800547c <OSMutexPend+0x208>)
 8005404:	681b      	ldr	r3, [r3, #0]
 8005406:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8005408:	683b      	ldr	r3, [r7, #0]
 800540a:	601a      	str	r2, [r3, #0]
             }
#if (defined(TRACE_CFG_EN) && (TRACE_CFG_EN > 0u))
             TRACE_OS_MUTEX_PEND(p_mutex);                  /* Record the event.                                      */
#endif
            *p_err = OS_ERR_NONE;
 800540c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800540e:	2200      	movs	r2, #0
 8005410:	801a      	strh	r2, [r3, #0]
             break;
 8005412:	e029      	b.n	8005468 <OSMutexPend+0x1f4>

        case OS_STATUS_PEND_ABORT:                          /* Indicate that we aborted                               */
             if (p_ts != (CPU_TS *)0) {
 8005414:	683b      	ldr	r3, [r7, #0]
 8005416:	2b00      	cmp	r3, #0
 8005418:	d004      	beq.n	8005424 <OSMutexPend+0x1b0>
                *p_ts  = OSTCBCurPtr->TS;
 800541a:	4b18      	ldr	r3, [pc, #96]	; (800547c <OSMutexPend+0x208>)
 800541c:	681b      	ldr	r3, [r3, #0]
 800541e:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8005420:	683b      	ldr	r3, [r7, #0]
 8005422:	601a      	str	r2, [r3, #0]
             }
#if (defined(TRACE_CFG_EN) && (TRACE_CFG_EN > 0u))
             TRACE_OS_MUTEX_PEND_FAILED(p_mutex);           /* Record the event.                                      */
#endif
            *p_err = OS_ERR_PEND_ABORT;
 8005424:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005426:	f246 12a9 	movw	r2, #25001	; 0x61a9
 800542a:	801a      	strh	r2, [r3, #0]
             break;
 800542c:	e01c      	b.n	8005468 <OSMutexPend+0x1f4>

        case OS_STATUS_PEND_TIMEOUT:                        /* Indicate that we didn't get mutex within timeout       */
             if (p_ts != (CPU_TS *)0) {
 800542e:	683b      	ldr	r3, [r7, #0]
 8005430:	2b00      	cmp	r3, #0
 8005432:	d002      	beq.n	800543a <OSMutexPend+0x1c6>
                *p_ts  = (CPU_TS  )0;
 8005434:	683b      	ldr	r3, [r7, #0]
 8005436:	2200      	movs	r2, #0
 8005438:	601a      	str	r2, [r3, #0]
             }
#if (defined(TRACE_CFG_EN) && (TRACE_CFG_EN > 0u))
             TRACE_OS_MUTEX_PEND_FAILED(p_mutex);           /* Record the event.                                      */
#endif
            *p_err = OS_ERR_TIMEOUT;
 800543a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800543c:	f247 22d9 	movw	r2, #29401	; 0x72d9
 8005440:	801a      	strh	r2, [r3, #0]
             break;
 8005442:	e011      	b.n	8005468 <OSMutexPend+0x1f4>

        case OS_STATUS_PEND_DEL:                            /* Indicate that object pended on has been deleted        */
             if (p_ts != (CPU_TS *)0) {
 8005444:	683b      	ldr	r3, [r7, #0]
 8005446:	2b00      	cmp	r3, #0
 8005448:	d004      	beq.n	8005454 <OSMutexPend+0x1e0>
                *p_ts  = OSTCBCurPtr->TS;
 800544a:	4b0c      	ldr	r3, [pc, #48]	; (800547c <OSMutexPend+0x208>)
 800544c:	681b      	ldr	r3, [r3, #0]
 800544e:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8005450:	683b      	ldr	r3, [r7, #0]
 8005452:	601a      	str	r2, [r3, #0]
             }
#if (defined(TRACE_CFG_EN) && (TRACE_CFG_EN > 0u))
             TRACE_OS_MUTEX_PEND_FAILED(p_mutex);           /* Record the event.                                      */
#endif
            *p_err = OS_ERR_OBJ_DEL;
 8005454:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005456:	f645 52c2 	movw	r2, #24002	; 0x5dc2
 800545a:	801a      	strh	r2, [r3, #0]
             break;
 800545c:	e004      	b.n	8005468 <OSMutexPend+0x1f4>

        default:
#if (defined(TRACE_CFG_EN) && (TRACE_CFG_EN > 0u))
             TRACE_OS_MUTEX_PEND_FAILED(p_mutex);           /* Record the event.                                      */
#endif
            *p_err = OS_ERR_STATUS_INVALID;
 800545e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005460:	f646 622e 	movw	r2, #28206	; 0x6e2e
 8005464:	801a      	strh	r2, [r3, #0]
             break;
 8005466:	bf00      	nop
    }
    CPU_CRITICAL_EXIT();
 8005468:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800546a:	f7fa ff3d 	bl	80002e8 <CPU_SR_Restore>
}
 800546e:	3738      	adds	r7, #56	; 0x38
 8005470:	46bd      	mov	sp, r7
 8005472:	bd80      	pop	{r7, pc}
 8005474:	20002624 	.word	0x20002624
 8005478:	5854554d 	.word	0x5854554d
 800547c:	200025f8 	.word	0x200025f8
 8005480:	2000238c 	.word	0x2000238c

08005484 <OSMutexPost>:
*/

void  OSMutexPost (OS_MUTEX  *p_mutex,
                   OS_OPT     opt,
                   OS_ERR    *p_err)
{
 8005484:	b580      	push	{r7, lr}
 8005486:	b08c      	sub	sp, #48	; 0x30
 8005488:	af02      	add	r7, sp, #8
 800548a:	60f8      	str	r0, [r7, #12]
 800548c:	460b      	mov	r3, r1
 800548e:	607a      	str	r2, [r7, #4]
 8005490:	817b      	strh	r3, [r7, #10]
    OS_PEND_LIST  *p_pend_list;
    OS_TCB        *p_tcb;
    CPU_TS         ts;
    OS_PRIO        prio_new;
    CPU_SR_ALLOC();
 8005492:	2300      	movs	r3, #0
 8005494:	627b      	str	r3, [r7, #36]	; 0x24
        return;
    }
#endif

#if OS_CFG_CALLED_FROM_ISR_CHK_EN > 0u
    if (OSIntNestingCtr > (OS_NESTING_CTR)0) {              /* Not allowed to call from an ISR                        */
 8005496:	4b65      	ldr	r3, [pc, #404]	; (800562c <OSMutexPost+0x1a8>)
 8005498:	781b      	ldrb	r3, [r3, #0]
 800549a:	2b00      	cmp	r3, #0
 800549c:	d004      	beq.n	80054a8 <OSMutexPost+0x24>
#if (defined(TRACE_CFG_EN) && (TRACE_CFG_EN > 0u))
        TRACE_OS_MUTEX_POST_FAILED(p_mutex);                /* Record the event.                                      */
#endif
       *p_err = OS_ERR_POST_ISR;
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	f246 220e 	movw	r2, #25102	; 0x620e
 80054a4:	801a      	strh	r2, [r3, #0]
        return;
 80054a6:	e0be      	b.n	8005626 <OSMutexPost+0x1a2>
    }
#endif

#if OS_CFG_ARG_CHK_EN > 0u
    if (p_mutex == (OS_MUTEX *)0) {                         /* Validate 'p_mutex'                                     */
 80054a8:	68fb      	ldr	r3, [r7, #12]
 80054aa:	2b00      	cmp	r3, #0
 80054ac:	d104      	bne.n	80054b8 <OSMutexPost+0x34>
#if (defined(TRACE_CFG_EN) && (TRACE_CFG_EN > 0u))
        TRACE_OS_MUTEX_POST_FAILED(p_mutex);                /* Record the event.                                      */
#endif
       *p_err = OS_ERR_OBJ_PTR_NULL;
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	f645 52c3 	movw	r2, #24003	; 0x5dc3
 80054b4:	801a      	strh	r2, [r3, #0]
        return;
 80054b6:	e0b6      	b.n	8005626 <OSMutexPost+0x1a2>
    }
    switch (opt) {                                          /* Validate 'opt'                                         */
 80054b8:	897b      	ldrh	r3, [r7, #10]
 80054ba:	2b00      	cmp	r3, #0
 80054bc:	d007      	beq.n	80054ce <OSMutexPost+0x4a>
 80054be:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80054c2:	d004      	beq.n	80054ce <OSMutexPost+0x4a>

        default:
#if (defined(TRACE_CFG_EN) && (TRACE_CFG_EN > 0u))
             TRACE_OS_MUTEX_POST_FAILED(p_mutex);           /* Record the event.                                      */
#endif
            *p_err =  OS_ERR_OPT_INVALID;
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	f645 6225 	movw	r2, #24101	; 0x5e25
 80054ca:	801a      	strh	r2, [r3, #0]
             return;
 80054cc:	e0ab      	b.n	8005626 <OSMutexPost+0x1a2>
        return;
    }
    switch (opt) {                                          /* Validate 'opt'                                         */
        case OS_OPT_POST_NONE:
        case OS_OPT_POST_NO_SCHED:
             break;
 80054ce:	bf00      	nop
             return;
    }
#endif

#if OS_CFG_OBJ_TYPE_CHK_EN > 0u
    if (p_mutex->Type != OS_OBJ_TYPE_MUTEX) {               /* Make sure mutex was created                            */
 80054d0:	68fb      	ldr	r3, [r7, #12]
 80054d2:	681b      	ldr	r3, [r3, #0]
 80054d4:	4a56      	ldr	r2, [pc, #344]	; (8005630 <OSMutexPost+0x1ac>)
 80054d6:	4293      	cmp	r3, r2
 80054d8:	d004      	beq.n	80054e4 <OSMutexPost+0x60>
#if (defined(TRACE_CFG_EN) && (TRACE_CFG_EN > 0u))
        TRACE_OS_MUTEX_POST_FAILED(p_mutex);                /* Record the event.                                      */
#endif
       *p_err = OS_ERR_OBJ_TYPE;
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	f645 52c4 	movw	r2, #24004	; 0x5dc4
 80054e0:	801a      	strh	r2, [r3, #0]
        return;
 80054e2:	e0a0      	b.n	8005626 <OSMutexPost+0x1a2>
    }
#endif

    CPU_CRITICAL_ENTER();
 80054e4:	f7fa fefc 	bl	80002e0 <CPU_SR_Save>
 80054e8:	6278      	str	r0, [r7, #36]	; 0x24
    if (OSTCBCurPtr != p_mutex->OwnerTCBPtr) {              /* Make sure the mutex owner is releasing the mutex       */
 80054ea:	68fb      	ldr	r3, [r7, #12]
 80054ec:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80054ee:	4b51      	ldr	r3, [pc, #324]	; (8005634 <OSMutexPost+0x1b0>)
 80054f0:	681b      	ldr	r3, [r3, #0]
 80054f2:	429a      	cmp	r2, r3
 80054f4:	d007      	beq.n	8005506 <OSMutexPost+0x82>
        CPU_CRITICAL_EXIT();
 80054f6:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80054f8:	f7fa fef6 	bl	80002e8 <CPU_SR_Restore>
#if (defined(TRACE_CFG_EN) && (TRACE_CFG_EN > 0u))
        TRACE_OS_MUTEX_POST_FAILED(p_mutex);                /* Record the event.                                      */
#endif
       *p_err = OS_ERR_MUTEX_NOT_OWNER;
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	f245 7281 	movw	r2, #22401	; 0x5781
 8005502:	801a      	strh	r2, [r3, #0]
        return;
 8005504:	e08f      	b.n	8005626 <OSMutexPost+0x1a2>
#if (defined(TRACE_CFG_EN) && (TRACE_CFG_EN > 0u))
    TRACE_OS_MUTEX_POST(p_mutex);                           /* Record the event.                                      */
#endif

    OS_CRITICAL_ENTER_CPU_EXIT();
    ts          = OS_TS_GET();                              /* Get timestamp                                          */
 8005506:	f002 f86b 	bl	80075e0 <CPU_TS_TmrRd>
 800550a:	6238      	str	r0, [r7, #32]
    p_mutex->TS = ts;
 800550c:	68fb      	ldr	r3, [r7, #12]
 800550e:	6a3a      	ldr	r2, [r7, #32]
 8005510:	62da      	str	r2, [r3, #44]	; 0x2c
    p_mutex->OwnerNestingCtr--;                             /* Decrement owner's nesting counter                      */
 8005512:	68fb      	ldr	r3, [r7, #12]
 8005514:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8005518:	3b01      	subs	r3, #1
 800551a:	b2da      	uxtb	r2, r3
 800551c:	68fb      	ldr	r3, [r7, #12]
 800551e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
    if (p_mutex->OwnerNestingCtr > (OS_NESTING_CTR)0) {     /* Are we done with all nestings?                         */
 8005522:	68fb      	ldr	r3, [r7, #12]
 8005524:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8005528:	2b00      	cmp	r3, #0
 800552a:	d007      	beq.n	800553c <OSMutexPost+0xb8>
        OS_CRITICAL_EXIT();                                 /* No                                                     */
 800552c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800552e:	f7fa fedb 	bl	80002e8 <CPU_SR_Restore>
       *p_err = OS_ERR_MUTEX_NESTING;
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	f245 7283 	movw	r2, #22403	; 0x5783
 8005538:	801a      	strh	r2, [r3, #0]
        return;
 800553a:	e074      	b.n	8005626 <OSMutexPost+0x1a2>
    }

    OS_MutexGrpRemove(OSTCBCurPtr, p_mutex);                /* Remove mutex from owner's group                        */
 800553c:	4b3d      	ldr	r3, [pc, #244]	; (8005634 <OSMutexPost+0x1b0>)
 800553e:	681b      	ldr	r3, [r3, #0]
 8005540:	68f9      	ldr	r1, [r7, #12]
 8005542:	4618      	mov	r0, r3
 8005544:	f000 f8c8 	bl	80056d8 <OS_MutexGrpRemove>

    p_pend_list = &p_mutex->PendList;
 8005548:	68fb      	ldr	r3, [r7, #12]
 800554a:	3308      	adds	r3, #8
 800554c:	61fb      	str	r3, [r7, #28]
    if (p_pend_list->NbrEntries == (OS_OBJ_QTY)0) {         /* Any task waiting on mutex?                             */
 800554e:	69fb      	ldr	r3, [r7, #28]
 8005550:	891b      	ldrh	r3, [r3, #8]
 8005552:	2b00      	cmp	r3, #0
 8005554:	d10d      	bne.n	8005572 <OSMutexPost+0xee>
        p_mutex->OwnerTCBPtr     = (OS_TCB       *)0;       /* No                                                     */
 8005556:	68fb      	ldr	r3, [r7, #12]
 8005558:	2200      	movs	r2, #0
 800555a:	625a      	str	r2, [r3, #36]	; 0x24
        p_mutex->OwnerNestingCtr = (OS_NESTING_CTR)0;
 800555c:	68fb      	ldr	r3, [r7, #12]
 800555e:	2200      	movs	r2, #0
 8005560:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
        OS_CRITICAL_EXIT();
 8005564:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8005566:	f7fa febf 	bl	80002e8 <CPU_SR_Restore>
       *p_err = OS_ERR_NONE;
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	2200      	movs	r2, #0
 800556e:	801a      	strh	r2, [r3, #0]
        return;
 8005570:	e059      	b.n	8005626 <OSMutexPost+0x1a2>
    }
                                                            /* Yes                                                    */
    if (OSTCBCurPtr->Prio != OSTCBCurPtr->BasePrio) {       /* Has owner inherited a priority?                        */
 8005572:	4b30      	ldr	r3, [pc, #192]	; (8005634 <OSMutexPost+0x1b0>)
 8005574:	681b      	ldr	r3, [r3, #0]
 8005576:	f893 2037 	ldrb.w	r2, [r3, #55]	; 0x37
 800557a:	4b2e      	ldr	r3, [pc, #184]	; (8005634 <OSMutexPost+0x1b0>)
 800557c:	681b      	ldr	r3, [r3, #0]
 800557e:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8005582:	429a      	cmp	r2, r3
 8005584:	d02c      	beq.n	80055e0 <OSMutexPost+0x15c>
        prio_new = OS_MutexGrpPrioFindHighest(OSTCBCurPtr); /* Yes, find highest priority pending                     */
 8005586:	4b2b      	ldr	r3, [pc, #172]	; (8005634 <OSMutexPost+0x1b0>)
 8005588:	681b      	ldr	r3, [r3, #0]
 800558a:	4618      	mov	r0, r3
 800558c:	f000 f8c0 	bl	8005710 <OS_MutexGrpPrioFindHighest>
 8005590:	4603      	mov	r3, r0
 8005592:	76fb      	strb	r3, [r7, #27]
        prio_new = prio_new > OSTCBCurPtr->BasePrio ? OSTCBCurPtr->BasePrio : prio_new;
 8005594:	4b27      	ldr	r3, [pc, #156]	; (8005634 <OSMutexPost+0x1b0>)
 8005596:	681b      	ldr	r3, [r3, #0]
 8005598:	f893 2038 	ldrb.w	r2, [r3, #56]	; 0x38
 800559c:	7efb      	ldrb	r3, [r7, #27]
 800559e:	4293      	cmp	r3, r2
 80055a0:	bf28      	it	cs
 80055a2:	4613      	movcs	r3, r2
 80055a4:	76fb      	strb	r3, [r7, #27]
        if (prio_new > OSTCBCurPtr->Prio) {
 80055a6:	4b23      	ldr	r3, [pc, #140]	; (8005634 <OSMutexPost+0x1b0>)
 80055a8:	681b      	ldr	r3, [r3, #0]
 80055aa:	f893 3037 	ldrb.w	r3, [r3, #55]	; 0x37
 80055ae:	7efa      	ldrb	r2, [r7, #27]
 80055b0:	429a      	cmp	r2, r3
 80055b2:	d915      	bls.n	80055e0 <OSMutexPost+0x15c>
            OS_RdyListRemove(OSTCBCurPtr);
 80055b4:	4b1f      	ldr	r3, [pc, #124]	; (8005634 <OSMutexPost+0x1b0>)
 80055b6:	681b      	ldr	r3, [r3, #0]
 80055b8:	4618      	mov	r0, r3
 80055ba:	f7fe fccd 	bl	8003f58 <OS_RdyListRemove>
            OSTCBCurPtr->Prio = prio_new;                   /* Lower owner's priority back to its original one        */
 80055be:	4b1d      	ldr	r3, [pc, #116]	; (8005634 <OSMutexPost+0x1b0>)
 80055c0:	681b      	ldr	r3, [r3, #0]
 80055c2:	7efa      	ldrb	r2, [r7, #27]
 80055c4:	f883 2037 	strb.w	r2, [r3, #55]	; 0x37
#if (defined(TRACE_CFG_EN) && (TRACE_CFG_EN > 0u))
            TRACE_OS_MUTEX_TASK_PRIO_DISINHERIT(OSTCBCurPtr, prio_new);
#endif
            OS_PrioInsert(prio_new);
 80055c8:	7efb      	ldrb	r3, [r7, #27]
 80055ca:	4618      	mov	r0, r3
 80055cc:	f7ff fc0a 	bl	8004de4 <OS_PrioInsert>
            OS_RdyListInsertTail(OSTCBCurPtr);              /* Insert owner in ready list at new priority             */
 80055d0:	4b18      	ldr	r3, [pc, #96]	; (8005634 <OSMutexPost+0x1b0>)
 80055d2:	681b      	ldr	r3, [r3, #0]
 80055d4:	4618      	mov	r0, r3
 80055d6:	f7fe fc7f 	bl	8003ed8 <OS_RdyListInsertTail>
            OSPrioCur         = prio_new;
 80055da:	4a17      	ldr	r2, [pc, #92]	; (8005638 <OSMutexPost+0x1b4>)
 80055dc:	7efb      	ldrb	r3, [r7, #27]
 80055de:	7013      	strb	r3, [r2, #0]
        }
    }
                                                            /* Get TCB from head of pend list                         */
    p_tcb                      = p_pend_list->HeadPtr->TCBPtr;
 80055e0:	69fb      	ldr	r3, [r7, #28]
 80055e2:	681b      	ldr	r3, [r3, #0]
 80055e4:	689b      	ldr	r3, [r3, #8]
 80055e6:	617b      	str	r3, [r7, #20]
    p_mutex->OwnerTCBPtr       = p_tcb;                     /* Give mutex to new owner                                */
 80055e8:	68fb      	ldr	r3, [r7, #12]
 80055ea:	697a      	ldr	r2, [r7, #20]
 80055ec:	625a      	str	r2, [r3, #36]	; 0x24
    p_mutex->OwnerNestingCtr   = (OS_NESTING_CTR)1;
 80055ee:	68fb      	ldr	r3, [r7, #12]
 80055f0:	2201      	movs	r2, #1
 80055f2:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
    OS_MutexGrpAdd(p_tcb, p_mutex);
 80055f6:	68f9      	ldr	r1, [r7, #12]
 80055f8:	6978      	ldr	r0, [r7, #20]
 80055fa:	f000 f85b 	bl	80056b4 <OS_MutexGrpAdd>
                                                            /* Post to mutex                                          */
    OS_Post((OS_PEND_OBJ *)((void *)p_mutex),
 80055fe:	6a3b      	ldr	r3, [r7, #32]
 8005600:	9300      	str	r3, [sp, #0]
 8005602:	2300      	movs	r3, #0
 8005604:	2200      	movs	r2, #0
 8005606:	6979      	ldr	r1, [r7, #20]
 8005608:	68f8      	ldr	r0, [r7, #12]
 800560a:	f7fe fb1b 	bl	8003c44 <OS_Post>
            (OS_TCB      *)p_tcb,
            (void        *)0,
            (OS_MSG_SIZE  )0,
            (CPU_TS       )ts);

    OS_CRITICAL_EXIT_NO_SCHED();
 800560e:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8005610:	f7fa fe6a 	bl	80002e8 <CPU_SR_Restore>

    if ((opt & OS_OPT_POST_NO_SCHED) == (OS_OPT)0) {
 8005614:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8005618:	2b00      	cmp	r3, #0
 800561a:	db01      	blt.n	8005620 <OSMutexPost+0x19c>
        OSSched();                                          /* Run the scheduler                                      */
 800561c:	f7fd ffa6 	bl	800356c <OSSched>
    }

   *p_err = OS_ERR_NONE;
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	2200      	movs	r2, #0
 8005624:	801a      	strh	r2, [r3, #0]
}
 8005626:	3728      	adds	r7, #40	; 0x28
 8005628:	46bd      	mov	sp, r7
 800562a:	bd80      	pop	{r7, pc}
 800562c:	20002624 	.word	0x20002624
 8005630:	5854554d 	.word	0x5854554d
 8005634:	200025f8 	.word	0x200025f8
 8005638:	2000252c 	.word	0x2000252c

0800563c <OS_MutexDbgListAdd>:
*/


#if OS_CFG_DBG_EN > 0u
void  OS_MutexDbgListAdd (OS_MUTEX  *p_mutex)
{
 800563c:	b480      	push	{r7}
 800563e:	b083      	sub	sp, #12
 8005640:	af00      	add	r7, sp, #0
 8005642:	6078      	str	r0, [r7, #4]
    p_mutex->DbgNamePtr               = (CPU_CHAR *)((void *)" ");
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	4a0e      	ldr	r2, [pc, #56]	; (8005680 <OS_MutexDbgListAdd+0x44>)
 8005648:	61da      	str	r2, [r3, #28]
    p_mutex->DbgPrevPtr               = (OS_MUTEX *)0;
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	2200      	movs	r2, #0
 800564e:	615a      	str	r2, [r3, #20]
    if (OSMutexDbgListPtr == (OS_MUTEX *)0) {
 8005650:	4b0c      	ldr	r3, [pc, #48]	; (8005684 <OS_MutexDbgListAdd+0x48>)
 8005652:	681b      	ldr	r3, [r3, #0]
 8005654:	2b00      	cmp	r3, #0
 8005656:	d103      	bne.n	8005660 <OS_MutexDbgListAdd+0x24>
        p_mutex->DbgNextPtr           = (OS_MUTEX *)0;
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	2200      	movs	r2, #0
 800565c:	619a      	str	r2, [r3, #24]
 800565e:	e007      	b.n	8005670 <OS_MutexDbgListAdd+0x34>
    } else {
        p_mutex->DbgNextPtr           =  OSMutexDbgListPtr;
 8005660:	4b08      	ldr	r3, [pc, #32]	; (8005684 <OS_MutexDbgListAdd+0x48>)
 8005662:	681a      	ldr	r2, [r3, #0]
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	619a      	str	r2, [r3, #24]
        OSMutexDbgListPtr->DbgPrevPtr =  p_mutex;
 8005668:	4b06      	ldr	r3, [pc, #24]	; (8005684 <OS_MutexDbgListAdd+0x48>)
 800566a:	681b      	ldr	r3, [r3, #0]
 800566c:	687a      	ldr	r2, [r7, #4]
 800566e:	615a      	str	r2, [r3, #20]
    }
    OSMutexDbgListPtr                 =  p_mutex;
 8005670:	4a04      	ldr	r2, [pc, #16]	; (8005684 <OS_MutexDbgListAdd+0x48>)
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	6013      	str	r3, [r2, #0]
}
 8005676:	bf00      	nop
 8005678:	370c      	adds	r7, #12
 800567a:	46bd      	mov	sp, r7
 800567c:	bc80      	pop	{r7}
 800567e:	4770      	bx	lr
 8005680:	0800e5e4 	.word	0x0800e5e4
 8005684:	200028f8 	.word	0x200028f8

08005688 <OS_MutexInit>:
* Note(s)    : 1) This function is INTERNAL to uC/OS-III and your application MUST NOT call it.
************************************************************************************************************************
*/

void  OS_MutexInit (OS_ERR  *p_err)
{
 8005688:	b480      	push	{r7}
 800568a:	b083      	sub	sp, #12
 800568c:	af00      	add	r7, sp, #0
 800568e:	6078      	str	r0, [r7, #4]
        return;
    }
#endif

#if OS_CFG_DBG_EN > 0u
    OSMutexDbgListPtr = (OS_MUTEX *)0;
 8005690:	4b06      	ldr	r3, [pc, #24]	; (80056ac <OS_MutexInit+0x24>)
 8005692:	2200      	movs	r2, #0
 8005694:	601a      	str	r2, [r3, #0]
#endif

    OSMutexQty        = (OS_OBJ_QTY)0;
 8005696:	4b06      	ldr	r3, [pc, #24]	; (80056b0 <OS_MutexInit+0x28>)
 8005698:	2200      	movs	r2, #0
 800569a:	801a      	strh	r2, [r3, #0]
   *p_err             =  OS_ERR_NONE;
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	2200      	movs	r2, #0
 80056a0:	801a      	strh	r2, [r3, #0]
}
 80056a2:	bf00      	nop
 80056a4:	370c      	adds	r7, #12
 80056a6:	46bd      	mov	sp, r7
 80056a8:	bc80      	pop	{r7}
 80056aa:	4770      	bx	lr
 80056ac:	200028f8 	.word	0x200028f8
 80056b0:	20002820 	.word	0x20002820

080056b4 <OS_MutexGrpAdd>:
* Note(s)    : 1) This function is INTERNAL to uC/OS-III and your application MUST NOT call it.
************************************************************************************************************************
*/

void  OS_MutexGrpAdd (OS_TCB  *p_tcb, OS_MUTEX  *p_mutex)
{
 80056b4:	b480      	push	{r7}
 80056b6:	b083      	sub	sp, #12
 80056b8:	af00      	add	r7, sp, #0
 80056ba:	6078      	str	r0, [r7, #4]
 80056bc:	6039      	str	r1, [r7, #0]
    p_mutex->MutexGrpNextPtr = p_tcb->MutexGrpHeadPtr;      /* The mutex grp is not sorted add to head of list.       */
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80056c2:	683b      	ldr	r3, [r7, #0]
 80056c4:	621a      	str	r2, [r3, #32]
    p_tcb->MutexGrpHeadPtr   = p_mutex;
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	683a      	ldr	r2, [r7, #0]
 80056ca:	63da      	str	r2, [r3, #60]	; 0x3c
}
 80056cc:	bf00      	nop
 80056ce:	370c      	adds	r7, #12
 80056d0:	46bd      	mov	sp, r7
 80056d2:	bc80      	pop	{r7}
 80056d4:	4770      	bx	lr
 80056d6:	bf00      	nop

080056d8 <OS_MutexGrpRemove>:
* Note(s)    : 1) This function is INTERNAL to uC/OS-III and your application MUST NOT call it.
************************************************************************************************************************
*/

void  OS_MutexGrpRemove (OS_TCB  *p_tcb, OS_MUTEX  *p_mutex)
{
 80056d8:	b480      	push	{r7}
 80056da:	b085      	sub	sp, #20
 80056dc:	af00      	add	r7, sp, #0
 80056de:	6078      	str	r0, [r7, #4]
 80056e0:	6039      	str	r1, [r7, #0]
    OS_MUTEX  **pp_mutex;

    pp_mutex = &p_tcb->MutexGrpHeadPtr;
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	333c      	adds	r3, #60	; 0x3c
 80056e6:	60fb      	str	r3, [r7, #12]

    while(*pp_mutex != p_mutex) {
 80056e8:	e003      	b.n	80056f2 <OS_MutexGrpRemove+0x1a>
        pp_mutex = &(*pp_mutex)->MutexGrpNextPtr;
 80056ea:	68fb      	ldr	r3, [r7, #12]
 80056ec:	681b      	ldr	r3, [r3, #0]
 80056ee:	3320      	adds	r3, #32
 80056f0:	60fb      	str	r3, [r7, #12]
{
    OS_MUTEX  **pp_mutex;

    pp_mutex = &p_tcb->MutexGrpHeadPtr;

    while(*pp_mutex != p_mutex) {
 80056f2:	68fb      	ldr	r3, [r7, #12]
 80056f4:	681a      	ldr	r2, [r3, #0]
 80056f6:	683b      	ldr	r3, [r7, #0]
 80056f8:	429a      	cmp	r2, r3
 80056fa:	d1f6      	bne.n	80056ea <OS_MutexGrpRemove+0x12>
        pp_mutex = &(*pp_mutex)->MutexGrpNextPtr;
    }

    *pp_mutex = (*pp_mutex)->MutexGrpNextPtr;
 80056fc:	68fb      	ldr	r3, [r7, #12]
 80056fe:	681b      	ldr	r3, [r3, #0]
 8005700:	6a1a      	ldr	r2, [r3, #32]
 8005702:	68fb      	ldr	r3, [r7, #12]
 8005704:	601a      	str	r2, [r3, #0]
}
 8005706:	bf00      	nop
 8005708:	3714      	adds	r7, #20
 800570a:	46bd      	mov	sp, r7
 800570c:	bc80      	pop	{r7}
 800570e:	4770      	bx	lr

08005710 <OS_MutexGrpPrioFindHighest>:
* Note(s)    : 1) This function is INTERNAL to uC/OS-III and your application MUST NOT call it.
************************************************************************************************************************
*/

OS_PRIO  OS_MutexGrpPrioFindHighest (OS_TCB  *p_tcb)
{
 8005710:	b480      	push	{r7}
 8005712:	b087      	sub	sp, #28
 8005714:	af00      	add	r7, sp, #0
 8005716:	6078      	str	r0, [r7, #4]
    OS_PRIO        highest_prio;
    OS_PRIO        prio;
    OS_PEND_DATA  *p_head;


    highest_prio = OS_CFG_PRIO_MAX - 1u;
 8005718:	231f      	movs	r3, #31
 800571a:	74fb      	strb	r3, [r7, #19]
    pp_mutex = &p_tcb->MutexGrpHeadPtr;
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	333c      	adds	r3, #60	; 0x3c
 8005720:	617b      	str	r3, [r7, #20]

    while(*pp_mutex != (OS_MUTEX *)0) {
 8005722:	e015      	b.n	8005750 <OS_MutexGrpPrioFindHighest+0x40>
        p_head = (*pp_mutex)->PendList.HeadPtr;
 8005724:	697b      	ldr	r3, [r7, #20]
 8005726:	681b      	ldr	r3, [r3, #0]
 8005728:	689b      	ldr	r3, [r3, #8]
 800572a:	60fb      	str	r3, [r7, #12]
        if (p_head!= (OS_PEND_DATA *)0) {
 800572c:	68fb      	ldr	r3, [r7, #12]
 800572e:	2b00      	cmp	r3, #0
 8005730:	d00a      	beq.n	8005748 <OS_MutexGrpPrioFindHighest+0x38>
            prio = p_head->TCBPtr->Prio;
 8005732:	68fb      	ldr	r3, [r7, #12]
 8005734:	689b      	ldr	r3, [r3, #8]
 8005736:	f893 3037 	ldrb.w	r3, [r3, #55]	; 0x37
 800573a:	72fb      	strb	r3, [r7, #11]
            if(prio < highest_prio) {
 800573c:	7afa      	ldrb	r2, [r7, #11]
 800573e:	7cfb      	ldrb	r3, [r7, #19]
 8005740:	429a      	cmp	r2, r3
 8005742:	d201      	bcs.n	8005748 <OS_MutexGrpPrioFindHighest+0x38>
                highest_prio = prio;
 8005744:	7afb      	ldrb	r3, [r7, #11]
 8005746:	74fb      	strb	r3, [r7, #19]
            }
        }
        pp_mutex = &(*pp_mutex)->MutexGrpNextPtr;
 8005748:	697b      	ldr	r3, [r7, #20]
 800574a:	681b      	ldr	r3, [r3, #0]
 800574c:	3320      	adds	r3, #32
 800574e:	617b      	str	r3, [r7, #20]


    highest_prio = OS_CFG_PRIO_MAX - 1u;
    pp_mutex = &p_tcb->MutexGrpHeadPtr;

    while(*pp_mutex != (OS_MUTEX *)0) {
 8005750:	697b      	ldr	r3, [r7, #20]
 8005752:	681b      	ldr	r3, [r3, #0]
 8005754:	2b00      	cmp	r3, #0
 8005756:	d1e5      	bne.n	8005724 <OS_MutexGrpPrioFindHighest+0x14>
            }
        }
        pp_mutex = &(*pp_mutex)->MutexGrpNextPtr;
    }

    return (highest_prio);
 8005758:	7cfb      	ldrb	r3, [r7, #19]
}
 800575a:	4618      	mov	r0, r3
 800575c:	371c      	adds	r7, #28
 800575e:	46bd      	mov	sp, r7
 8005760:	bc80      	pop	{r7}
 8005762:	4770      	bx	lr

08005764 <OS_Dbg_Init>:
*                  DOES NOT optimize out the 'const' variables above.
************************************************************************************************************************
*/

void  OS_Dbg_Init (void)
{
 8005764:	b480      	push	{r7}
 8005766:	b085      	sub	sp, #20
 8005768:	af00      	add	r7, sp, #0
    CPU_INT08U const  *p_temp08;
    CPU_INT16U const  *p_temp16;
    CPU_INT32U const  *p_temp32;


    p_temp08 = (CPU_INT08U const *)&OSDbg_DbgEn;
 800576a:	4b47      	ldr	r3, [pc, #284]	; (8005888 <OS_Dbg_Init+0x124>)
 800576c:	60fb      	str	r3, [r7, #12]

    p_temp32 = (CPU_INT32U const *)&OSDbg_DataSize;
 800576e:	4b47      	ldr	r3, [pc, #284]	; (800588c <OS_Dbg_Init+0x128>)
 8005770:	60bb      	str	r3, [r7, #8]

    p_temp08 = (CPU_INT08U const *)&OSDbg_ArgChkEn;
 8005772:	4b47      	ldr	r3, [pc, #284]	; (8005890 <OS_Dbg_Init+0x12c>)
 8005774:	60fb      	str	r3, [r7, #12]
    p_temp08 = (CPU_INT08U const *)&OSDbg_AppHooksEn;
 8005776:	4b47      	ldr	r3, [pc, #284]	; (8005894 <OS_Dbg_Init+0x130>)
 8005778:	60fb      	str	r3, [r7, #12]

    p_temp32 = (CPU_INT32U const *)&OSDbg_EndiannessTest;
 800577a:	4b47      	ldr	r3, [pc, #284]	; (8005898 <OS_Dbg_Init+0x134>)
 800577c:	60bb      	str	r3, [r7, #8]

    p_temp08 = (CPU_INT08U const *)&OSDbg_CalledFromISRChkEn;
 800577e:	4b47      	ldr	r3, [pc, #284]	; (800589c <OS_Dbg_Init+0x138>)
 8005780:	60fb      	str	r3, [r7, #12]

    p_temp16 = (CPU_INT16U const *)&OSDbg_FlagGrp;
 8005782:	4b47      	ldr	r3, [pc, #284]	; (80058a0 <OS_Dbg_Init+0x13c>)
 8005784:	607b      	str	r3, [r7, #4]
    p_temp08 = (CPU_INT08U const *)&OSDbg_FlagEn;
 8005786:	4b47      	ldr	r3, [pc, #284]	; (80058a4 <OS_Dbg_Init+0x140>)
 8005788:	60fb      	str	r3, [r7, #12]
#if OS_CFG_FLAG_EN > 0u
    p_temp08 = (CPU_INT08U const *)&OSDbg_FlagDelEn;
 800578a:	4b47      	ldr	r3, [pc, #284]	; (80058a8 <OS_Dbg_Init+0x144>)
 800578c:	60fb      	str	r3, [r7, #12]
    p_temp08 = (CPU_INT08U const *)&OSDbg_FlagModeClrEn;
 800578e:	4b47      	ldr	r3, [pc, #284]	; (80058ac <OS_Dbg_Init+0x148>)
 8005790:	60fb      	str	r3, [r7, #12]
    p_temp08 = (CPU_INT08U const *)&OSDbg_FlagPendAbortEn;
 8005792:	4b47      	ldr	r3, [pc, #284]	; (80058b0 <OS_Dbg_Init+0x14c>)
 8005794:	60fb      	str	r3, [r7, #12]
    p_temp16 = (CPU_INT16U const *)&OSDbg_FlagGrpSize;
 8005796:	4b47      	ldr	r3, [pc, #284]	; (80058b4 <OS_Dbg_Init+0x150>)
 8005798:	607b      	str	r3, [r7, #4]
    p_temp16 = (CPU_INT16U const *)&OSDbg_FlagWidth;
 800579a:	4b47      	ldr	r3, [pc, #284]	; (80058b8 <OS_Dbg_Init+0x154>)
 800579c:	607b      	str	r3, [r7, #4]

#if OS_CFG_ISR_POST_DEFERRED_EN > 0u
    p_temp16 = (CPU_INT16U const *)&OSDbg_IntQ;
#endif

    p_temp08 = (CPU_INT08U const *)&OSDbg_ISRPostDeferredEn;
 800579e:	4b47      	ldr	r3, [pc, #284]	; (80058bc <OS_Dbg_Init+0x158>)
 80057a0:	60fb      	str	r3, [r7, #12]

    p_temp16 = (CPU_INT16U const *)&OSDbg_Mem;
 80057a2:	4b47      	ldr	r3, [pc, #284]	; (80058c0 <OS_Dbg_Init+0x15c>)
 80057a4:	607b      	str	r3, [r7, #4]
    p_temp08 = (CPU_INT08U const *)&OSDbg_MemEn;
 80057a6:	4b47      	ldr	r3, [pc, #284]	; (80058c4 <OS_Dbg_Init+0x160>)
 80057a8:	60fb      	str	r3, [r7, #12]
#if OS_CFG_MEM_EN > 0u
    p_temp16 = (CPU_INT16U const *)&OSDbg_MemSize;
 80057aa:	4b47      	ldr	r3, [pc, #284]	; (80058c8 <OS_Dbg_Init+0x164>)
 80057ac:	607b      	str	r3, [r7, #4]
#endif

    p_temp08 = (CPU_INT08U const *)&OSDbg_MsgEn;
 80057ae:	4b47      	ldr	r3, [pc, #284]	; (80058cc <OS_Dbg_Init+0x168>)
 80057b0:	60fb      	str	r3, [r7, #12]
#if (OS_MSG_EN) > 0u
    p_temp16 = (CPU_INT16U const *)&OSDbg_MsgSize;
 80057b2:	4b47      	ldr	r3, [pc, #284]	; (80058d0 <OS_Dbg_Init+0x16c>)
 80057b4:	607b      	str	r3, [r7, #4]
    p_temp16 = (CPU_INT16U const *)&OSDbg_MsgPoolSize;
 80057b6:	4b47      	ldr	r3, [pc, #284]	; (80058d4 <OS_Dbg_Init+0x170>)
 80057b8:	607b      	str	r3, [r7, #4]
    p_temp16 = (CPU_INT16U const *)&OSDbg_MsgQSize;
 80057ba:	4b47      	ldr	r3, [pc, #284]	; (80058d8 <OS_Dbg_Init+0x174>)
 80057bc:	607b      	str	r3, [r7, #4]
#endif

    p_temp16 = (CPU_INT16U const *)&OSDbg_Mutex;
 80057be:	4b47      	ldr	r3, [pc, #284]	; (80058dc <OS_Dbg_Init+0x178>)
 80057c0:	607b      	str	r3, [r7, #4]
    p_temp08 = (CPU_INT08U const *)&OSDbg_MutexEn;
 80057c2:	4b47      	ldr	r3, [pc, #284]	; (80058e0 <OS_Dbg_Init+0x17c>)
 80057c4:	60fb      	str	r3, [r7, #12]
#if (OS_CFG_MUTEX_EN) > 0u
    p_temp08 = (CPU_INT08U const *)&OSDbg_MutexDelEn;
 80057c6:	4b47      	ldr	r3, [pc, #284]	; (80058e4 <OS_Dbg_Init+0x180>)
 80057c8:	60fb      	str	r3, [r7, #12]
    p_temp08 = (CPU_INT08U const *)&OSDbg_MutexPendAbortEn;
 80057ca:	4b47      	ldr	r3, [pc, #284]	; (80058e8 <OS_Dbg_Init+0x184>)
 80057cc:	60fb      	str	r3, [r7, #12]
    p_temp16 = (CPU_INT16U const *)&OSDbg_MutexSize;
 80057ce:	4b47      	ldr	r3, [pc, #284]	; (80058ec <OS_Dbg_Init+0x188>)
 80057d0:	607b      	str	r3, [r7, #4]
#endif

    p_temp08 = (CPU_INT08U const *)&OSDbg_ObjTypeChkEn;
 80057d2:	4b47      	ldr	r3, [pc, #284]	; (80058f0 <OS_Dbg_Init+0x18c>)
 80057d4:	60fb      	str	r3, [r7, #12]

    p_temp08 = (CPU_INT08U const *)&OSDbg_PendMultiEn;
 80057d6:	4b47      	ldr	r3, [pc, #284]	; (80058f4 <OS_Dbg_Init+0x190>)
 80057d8:	60fb      	str	r3, [r7, #12]
    p_temp16 = (CPU_INT16U const *)&OSDbg_PendDataSize;
 80057da:	4b47      	ldr	r3, [pc, #284]	; (80058f8 <OS_Dbg_Init+0x194>)
 80057dc:	607b      	str	r3, [r7, #4]
    p_temp16 = (CPU_INT16U const *)&OSDbg_PendListSize;
 80057de:	4b47      	ldr	r3, [pc, #284]	; (80058fc <OS_Dbg_Init+0x198>)
 80057e0:	607b      	str	r3, [r7, #4]
    p_temp16 = (CPU_INT16U const *)&OSDbg_PendObjSize;
 80057e2:	4b47      	ldr	r3, [pc, #284]	; (8005900 <OS_Dbg_Init+0x19c>)
 80057e4:	607b      	str	r3, [r7, #4]

    p_temp16 = (CPU_INT16U const *)&OSDbg_PrioMax;
 80057e6:	4b47      	ldr	r3, [pc, #284]	; (8005904 <OS_Dbg_Init+0x1a0>)
 80057e8:	607b      	str	r3, [r7, #4]
    p_temp16 = (CPU_INT16U const *)&OSDbg_PrioTblSize;
 80057ea:	4b47      	ldr	r3, [pc, #284]	; (8005908 <OS_Dbg_Init+0x1a4>)
 80057ec:	607b      	str	r3, [r7, #4]

    p_temp16 = (CPU_INT16U const *)&OSDbg_PtrSize;
 80057ee:	4b47      	ldr	r3, [pc, #284]	; (800590c <OS_Dbg_Init+0x1a8>)
 80057f0:	607b      	str	r3, [r7, #4]

    p_temp16 = (CPU_INT16U const *)&OSDbg_Q;
 80057f2:	4b47      	ldr	r3, [pc, #284]	; (8005910 <OS_Dbg_Init+0x1ac>)
 80057f4:	607b      	str	r3, [r7, #4]
    p_temp08 = (CPU_INT08U const *)&OSDbg_QEn;
 80057f6:	4b47      	ldr	r3, [pc, #284]	; (8005914 <OS_Dbg_Init+0x1b0>)
 80057f8:	60fb      	str	r3, [r7, #12]
#if (OS_CFG_Q_EN) > 0u
    p_temp08 = (CPU_INT08U const *)&OSDbg_QDelEn;
 80057fa:	4b47      	ldr	r3, [pc, #284]	; (8005918 <OS_Dbg_Init+0x1b4>)
 80057fc:	60fb      	str	r3, [r7, #12]
    p_temp08 = (CPU_INT08U const *)&OSDbg_QFlushEn;
 80057fe:	4b47      	ldr	r3, [pc, #284]	; (800591c <OS_Dbg_Init+0x1b8>)
 8005800:	60fb      	str	r3, [r7, #12]
    p_temp08 = (CPU_INT08U const *)&OSDbg_QPendAbortEn;
 8005802:	4b47      	ldr	r3, [pc, #284]	; (8005920 <OS_Dbg_Init+0x1bc>)
 8005804:	60fb      	str	r3, [r7, #12]
    p_temp16 = (CPU_INT16U const *)&OSDbg_QSize;
 8005806:	4b47      	ldr	r3, [pc, #284]	; (8005924 <OS_Dbg_Init+0x1c0>)
 8005808:	607b      	str	r3, [r7, #4]
#endif

    p_temp16 = (CPU_INT16U const *)&OSDbg_SchedRoundRobinEn;
 800580a:	4b47      	ldr	r3, [pc, #284]	; (8005928 <OS_Dbg_Init+0x1c4>)
 800580c:	607b      	str	r3, [r7, #4]

    p_temp16 = (CPU_INT16U const *)&OSDbg_Sem;
 800580e:	4b47      	ldr	r3, [pc, #284]	; (800592c <OS_Dbg_Init+0x1c8>)
 8005810:	607b      	str	r3, [r7, #4]
    p_temp08 = (CPU_INT08U const *)&OSDbg_SemEn;
 8005812:	4b47      	ldr	r3, [pc, #284]	; (8005930 <OS_Dbg_Init+0x1cc>)
 8005814:	60fb      	str	r3, [r7, #12]
#if (OS_CFG_SEM_EN) > 0u
    p_temp08 = (CPU_INT08U const *)&OSDbg_SemDelEn;
 8005816:	4b47      	ldr	r3, [pc, #284]	; (8005934 <OS_Dbg_Init+0x1d0>)
 8005818:	60fb      	str	r3, [r7, #12]
    p_temp08 = (CPU_INT08U const *)&OSDbg_SemPendAbortEn;
 800581a:	4b47      	ldr	r3, [pc, #284]	; (8005938 <OS_Dbg_Init+0x1d4>)
 800581c:	60fb      	str	r3, [r7, #12]
    p_temp16 = (CPU_INT16U const *)&OSDbg_SemSetEn;
 800581e:	4b47      	ldr	r3, [pc, #284]	; (800593c <OS_Dbg_Init+0x1d8>)
 8005820:	607b      	str	r3, [r7, #4]
    p_temp16 = (CPU_INT16U const *)&OSDbg_SemSize;
 8005822:	4b47      	ldr	r3, [pc, #284]	; (8005940 <OS_Dbg_Init+0x1dc>)
 8005824:	607b      	str	r3, [r7, #4]
#endif

    p_temp16 = (CPU_INT16U const *)&OSDbg_RdyList;
 8005826:	4b47      	ldr	r3, [pc, #284]	; (8005944 <OS_Dbg_Init+0x1e0>)
 8005828:	607b      	str	r3, [r7, #4]
    p_temp32 = (CPU_INT32U const *)&OSDbg_RdyListSize;
 800582a:	4b47      	ldr	r3, [pc, #284]	; (8005948 <OS_Dbg_Init+0x1e4>)
 800582c:	60bb      	str	r3, [r7, #8]

    p_temp16 = (CPU_INT16U const *)&OSDbg_StkWidth;
 800582e:	4b47      	ldr	r3, [pc, #284]	; (800594c <OS_Dbg_Init+0x1e8>)
 8005830:	607b      	str	r3, [r7, #4]

    p_temp08 = (CPU_INT08U const *)&OSDbg_StatTaskEn;
 8005832:	4b47      	ldr	r3, [pc, #284]	; (8005950 <OS_Dbg_Init+0x1ec>)
 8005834:	60fb      	str	r3, [r7, #12]
    p_temp08 = (CPU_INT08U const *)&OSDbg_StatTaskStkChkEn;
 8005836:	4b47      	ldr	r3, [pc, #284]	; (8005954 <OS_Dbg_Init+0x1f0>)
 8005838:	60fb      	str	r3, [r7, #12]

    p_temp08 = (CPU_INT08U const *)&OSDbg_TaskChangePrioEn;
 800583a:	4b47      	ldr	r3, [pc, #284]	; (8005958 <OS_Dbg_Init+0x1f4>)
 800583c:	60fb      	str	r3, [r7, #12]
    p_temp08 = (CPU_INT08U const *)&OSDbg_TaskDelEn;
 800583e:	4b47      	ldr	r3, [pc, #284]	; (800595c <OS_Dbg_Init+0x1f8>)
 8005840:	60fb      	str	r3, [r7, #12]
    p_temp08 = (CPU_INT08U const *)&OSDbg_TaskQEn;
 8005842:	4b47      	ldr	r3, [pc, #284]	; (8005960 <OS_Dbg_Init+0x1fc>)
 8005844:	60fb      	str	r3, [r7, #12]
    p_temp08 = (CPU_INT08U const *)&OSDbg_TaskQPendAbortEn;
 8005846:	4b47      	ldr	r3, [pc, #284]	; (8005964 <OS_Dbg_Init+0x200>)
 8005848:	60fb      	str	r3, [r7, #12]
    p_temp08 = (CPU_INT08U const *)&OSDbg_TaskProfileEn;
 800584a:	4b47      	ldr	r3, [pc, #284]	; (8005968 <OS_Dbg_Init+0x204>)
 800584c:	60fb      	str	r3, [r7, #12]
    p_temp16 = (CPU_INT16U const *)&OSDbg_TaskRegTblSize;
 800584e:	4b47      	ldr	r3, [pc, #284]	; (800596c <OS_Dbg_Init+0x208>)
 8005850:	607b      	str	r3, [r7, #4]
    p_temp08 = (CPU_INT08U const *)&OSDbg_TaskSemPendAbortEn;
 8005852:	4b47      	ldr	r3, [pc, #284]	; (8005970 <OS_Dbg_Init+0x20c>)
 8005854:	60fb      	str	r3, [r7, #12]
    p_temp08 = (CPU_INT08U const *)&OSDbg_TaskSuspendEn;
 8005856:	4b47      	ldr	r3, [pc, #284]	; (8005974 <OS_Dbg_Init+0x210>)
 8005858:	60fb      	str	r3, [r7, #12]

    p_temp16 = (CPU_INT16U const *)&OSDbg_TCBSize;
 800585a:	4b47      	ldr	r3, [pc, #284]	; (8005978 <OS_Dbg_Init+0x214>)
 800585c:	607b      	str	r3, [r7, #4]

    p_temp16 = (CPU_INT16U const *)&OSDbg_TickListSize;
 800585e:	4b47      	ldr	r3, [pc, #284]	; (800597c <OS_Dbg_Init+0x218>)
 8005860:	607b      	str	r3, [r7, #4]

    p_temp08 = (CPU_INT08U const *)&OSDbg_TimeDlyHMSMEn;
 8005862:	4b47      	ldr	r3, [pc, #284]	; (8005980 <OS_Dbg_Init+0x21c>)
 8005864:	60fb      	str	r3, [r7, #12]
    p_temp08 = (CPU_INT08U const *)&OSDbg_TimeDlyResumeEn;
 8005866:	4b47      	ldr	r3, [pc, #284]	; (8005984 <OS_Dbg_Init+0x220>)
 8005868:	60fb      	str	r3, [r7, #12]


    p_temp16 = (CPU_INT16U const *)&OSDbg_Tmr;
 800586a:	4b47      	ldr	r3, [pc, #284]	; (8005988 <OS_Dbg_Init+0x224>)
 800586c:	607b      	str	r3, [r7, #4]
    p_temp08 = (CPU_INT08U const *)&OSDbg_TmrEn;
 800586e:	4b47      	ldr	r3, [pc, #284]	; (800598c <OS_Dbg_Init+0x228>)
 8005870:	60fb      	str	r3, [r7, #12]
#if (OS_CFG_TMR_EN) > 0u
    p_temp08 = (CPU_INT08U const *)&OSDbg_TmrDelEn;
 8005872:	4b47      	ldr	r3, [pc, #284]	; (8005990 <OS_Dbg_Init+0x22c>)
 8005874:	60fb      	str	r3, [r7, #12]
    p_temp16 = (CPU_INT16U const *)&OSDbg_TmrSize;
 8005876:	4b47      	ldr	r3, [pc, #284]	; (8005994 <OS_Dbg_Init+0x230>)
 8005878:	607b      	str	r3, [r7, #4]
#endif

    p_temp16 = (CPU_INT16U const *)&OSDbg_VersionNbr;
 800587a:	4b47      	ldr	r3, [pc, #284]	; (8005998 <OS_Dbg_Init+0x234>)
 800587c:	607b      	str	r3, [r7, #4]

    p_temp08 = p_temp08;                                     /* Prevent compiler warning for not using 'p_temp'        */
    p_temp16 = p_temp16;
    p_temp32 = p_temp32;
}
 800587e:	bf00      	nop
 8005880:	3714      	adds	r7, #20
 8005882:	46bd      	mov	sp, r7
 8005884:	bc80      	pop	{r7}
 8005886:	4770      	bx	lr
 8005888:	0800e6dc 	.word	0x0800e6dc
 800588c:	0800e844 	.word	0x0800e844
 8005890:	0800e6dd 	.word	0x0800e6dd
 8005894:	0800e6de 	.word	0x0800e6de
 8005898:	0800e6e0 	.word	0x0800e6e0
 800589c:	0800e6e4 	.word	0x0800e6e4
 80058a0:	0800e6e8 	.word	0x0800e6e8
 80058a4:	0800e6e5 	.word	0x0800e6e5
 80058a8:	0800e710 	.word	0x0800e710
 80058ac:	0800e711 	.word	0x0800e711
 80058b0:	0800e712 	.word	0x0800e712
 80058b4:	0800e714 	.word	0x0800e714
 80058b8:	0800e716 	.word	0x0800e716
 80058bc:	0800e718 	.word	0x0800e718
 80058c0:	0800e71c 	.word	0x0800e71c
 80058c4:	0800e73c 	.word	0x0800e73c
 80058c8:	0800e73e 	.word	0x0800e73e
 80058cc:	0800e740 	.word	0x0800e740
 80058d0:	0800e742 	.word	0x0800e742
 80058d4:	0800e744 	.word	0x0800e744
 80058d8:	0800e746 	.word	0x0800e746
 80058dc:	0800e748 	.word	0x0800e748
 80058e0:	0800e778 	.word	0x0800e778
 80058e4:	0800e779 	.word	0x0800e779
 80058e8:	0800e77a 	.word	0x0800e77a
 80058ec:	0800e77c 	.word	0x0800e77c
 80058f0:	0800e77e 	.word	0x0800e77e
 80058f4:	0800e77f 	.word	0x0800e77f
 80058f8:	0800e780 	.word	0x0800e780
 80058fc:	0800e782 	.word	0x0800e782
 8005900:	0800e784 	.word	0x0800e784
 8005904:	0800e786 	.word	0x0800e786
 8005908:	0800e788 	.word	0x0800e788
 800590c:	0800e78a 	.word	0x0800e78a
 8005910:	0800e78c 	.word	0x0800e78c
 8005914:	0800e7bc 	.word	0x0800e7bc
 8005918:	0800e7bd 	.word	0x0800e7bd
 800591c:	0800e7be 	.word	0x0800e7be
 8005920:	0800e7bf 	.word	0x0800e7bf
 8005924:	0800e7c0 	.word	0x0800e7c0
 8005928:	0800e7c2 	.word	0x0800e7c2
 800592c:	0800e7c4 	.word	0x0800e7c4
 8005930:	0800e7ec 	.word	0x0800e7ec
 8005934:	0800e7ed 	.word	0x0800e7ed
 8005938:	0800e7ee 	.word	0x0800e7ee
 800593c:	0800e7ef 	.word	0x0800e7ef
 8005940:	0800e7f0 	.word	0x0800e7f0
 8005944:	0800e7f2 	.word	0x0800e7f2
 8005948:	0800e7f4 	.word	0x0800e7f4
 800594c:	0800e7f8 	.word	0x0800e7f8
 8005950:	0800e7f9 	.word	0x0800e7f9
 8005954:	0800e7fa 	.word	0x0800e7fa
 8005958:	0800e7fb 	.word	0x0800e7fb
 800595c:	0800e7fc 	.word	0x0800e7fc
 8005960:	0800e7fd 	.word	0x0800e7fd
 8005964:	0800e7fe 	.word	0x0800e7fe
 8005968:	0800e7ff 	.word	0x0800e7ff
 800596c:	0800e800 	.word	0x0800e800
 8005970:	0800e802 	.word	0x0800e802
 8005974:	0800e803 	.word	0x0800e803
 8005978:	0800e804 	.word	0x0800e804
 800597c:	0800e806 	.word	0x0800e806
 8005980:	0800e808 	.word	0x0800e808
 8005984:	0800e809 	.word	0x0800e809
 8005988:	0800e80c 	.word	0x0800e80c
 800598c:	0800e83c 	.word	0x0800e83c
 8005990:	0800e83d 	.word	0x0800e83d
 8005994:	0800e83e 	.word	0x0800e83e
 8005998:	0800e840 	.word	0x0800e840

0800599c <OSMemCreate>:
                   CPU_CHAR     *p_name,
                   void         *p_addr,
                   OS_MEM_QTY    n_blks,
                   OS_MEM_SIZE   blk_size,
                   OS_ERR       *p_err)
{
 800599c:	b580      	push	{r7, lr}
 800599e:	b08a      	sub	sp, #40	; 0x28
 80059a0:	af00      	add	r7, sp, #0
 80059a2:	60f8      	str	r0, [r7, #12]
 80059a4:	60b9      	str	r1, [r7, #8]
 80059a6:	607a      	str	r2, [r7, #4]
 80059a8:	807b      	strh	r3, [r7, #2]
#endif
    OS_MEM_QTY     i;
    OS_MEM_QTY     loops;
    CPU_INT08U    *p_blk;
    void         **p_link;
    CPU_SR_ALLOC();
 80059aa:	2300      	movs	r3, #0
 80059ac:	61bb      	str	r3, [r7, #24]
        return;
    }
#endif

#if OS_CFG_CALLED_FROM_ISR_CHK_EN > 0u
    if (OSIntNestingCtr > (OS_NESTING_CTR)0) {              /* Not allowed to call from an ISR                        */
 80059ae:	4b40      	ldr	r3, [pc, #256]	; (8005ab0 <OSMemCreate+0x114>)
 80059b0:	781b      	ldrb	r3, [r3, #0]
 80059b2:	2b00      	cmp	r3, #0
 80059b4:	d004      	beq.n	80059c0 <OSMemCreate+0x24>
       *p_err = OS_ERR_MEM_CREATE_ISR;
 80059b6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80059b8:	f245 62b9 	movw	r2, #22201	; 0x56b9
 80059bc:	801a      	strh	r2, [r3, #0]
        return;
 80059be:	e074      	b.n	8005aaa <OSMemCreate+0x10e>
    }
#endif

#if OS_CFG_ARG_CHK_EN > 0u
    if (p_addr == (void *)0) {                              /* Must pass a valid address for the memory part.         */
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	2b00      	cmp	r3, #0
 80059c4:	d104      	bne.n	80059d0 <OSMemCreate+0x34>
       *p_err   = OS_ERR_MEM_INVALID_P_ADDR;
 80059c6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80059c8:	f245 62bb 	movw	r2, #22203	; 0x56bb
 80059cc:	801a      	strh	r2, [r3, #0]
        return;
 80059ce:	e06c      	b.n	8005aaa <OSMemCreate+0x10e>
    }
    if (n_blks < (OS_MEM_QTY)2) {                           /* Must have at least 2 blocks per partition              */
 80059d0:	887b      	ldrh	r3, [r7, #2]
 80059d2:	2b01      	cmp	r3, #1
 80059d4:	d804      	bhi.n	80059e0 <OSMemCreate+0x44>
       *p_err = OS_ERR_MEM_INVALID_BLKS;
 80059d6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80059d8:	f245 62bc 	movw	r2, #22204	; 0x56bc
 80059dc:	801a      	strh	r2, [r3, #0]
        return;
 80059de:	e064      	b.n	8005aaa <OSMemCreate+0x10e>
    }
    if (blk_size < sizeof(void *)) {                        /* Must contain space for at least a pointer              */
 80059e0:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 80059e2:	2b03      	cmp	r3, #3
 80059e4:	d804      	bhi.n	80059f0 <OSMemCreate+0x54>
       *p_err = OS_ERR_MEM_INVALID_SIZE;
 80059e6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80059e8:	f245 62c1 	movw	r2, #22209	; 0x56c1
 80059ec:	801a      	strh	r2, [r3, #0]
        return;
 80059ee:	e05c      	b.n	8005aaa <OSMemCreate+0x10e>
    }
    align_msk = sizeof(void *) - 1u;
 80059f0:	2303      	movs	r3, #3
 80059f2:	617b      	str	r3, [r7, #20]
    if (align_msk > 0u) {
 80059f4:	697b      	ldr	r3, [r7, #20]
 80059f6:	2b00      	cmp	r3, #0
 80059f8:	d013      	beq.n	8005a22 <OSMemCreate+0x86>
        if (((CPU_ADDR)p_addr & align_msk) != 0u){          /* Must be pointer size aligned                           */
 80059fa:	687a      	ldr	r2, [r7, #4]
 80059fc:	697b      	ldr	r3, [r7, #20]
 80059fe:	4013      	ands	r3, r2
 8005a00:	2b00      	cmp	r3, #0
 8005a02:	d004      	beq.n	8005a0e <OSMemCreate+0x72>
           *p_err = OS_ERR_MEM_INVALID_P_ADDR;
 8005a04:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005a06:	f245 62bb 	movw	r2, #22203	; 0x56bb
 8005a0a:	801a      	strh	r2, [r3, #0]
            return;
 8005a0c:	e04d      	b.n	8005aaa <OSMemCreate+0x10e>
        }
        if ((blk_size & align_msk) != 0u) {                 /* Block size must be a multiple address size             */
 8005a0e:	8e3a      	ldrh	r2, [r7, #48]	; 0x30
 8005a10:	697b      	ldr	r3, [r7, #20]
 8005a12:	4013      	ands	r3, r2
 8005a14:	2b00      	cmp	r3, #0
 8005a16:	d004      	beq.n	8005a22 <OSMemCreate+0x86>
           *p_err = OS_ERR_MEM_INVALID_SIZE;
 8005a18:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005a1a:	f245 62c1 	movw	r2, #22209	; 0x56c1
 8005a1e:	801a      	strh	r2, [r3, #0]
            return;
 8005a20:	e043      	b.n	8005aaa <OSMemCreate+0x10e>
        }
    }
#endif

    p_link = (void **)p_addr;                               /* Create linked list of free memory blocks               */
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	61fb      	str	r3, [r7, #28]
    p_blk  = (CPU_INT08U *)p_addr;
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	623b      	str	r3, [r7, #32]
    loops  = n_blks - 1u;
 8005a2a:	887b      	ldrh	r3, [r7, #2]
 8005a2c:	3b01      	subs	r3, #1
 8005a2e:	827b      	strh	r3, [r7, #18]
    for (i = 0u; i < loops; i++) {
 8005a30:	2300      	movs	r3, #0
 8005a32:	84fb      	strh	r3, [r7, #38]	; 0x26
 8005a34:	e00b      	b.n	8005a4e <OSMemCreate+0xb2>
        p_blk +=  blk_size;
 8005a36:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 8005a38:	6a3a      	ldr	r2, [r7, #32]
 8005a3a:	4413      	add	r3, r2
 8005a3c:	623b      	str	r3, [r7, #32]
       *p_link = (void  *)p_blk;                            /* Save pointer to NEXT block in CURRENT block            */
 8005a3e:	69fb      	ldr	r3, [r7, #28]
 8005a40:	6a3a      	ldr	r2, [r7, #32]
 8005a42:	601a      	str	r2, [r3, #0]
        p_link = (void **)(void *)p_blk;                    /* Position     to NEXT block                             */
 8005a44:	6a3b      	ldr	r3, [r7, #32]
 8005a46:	61fb      	str	r3, [r7, #28]
#endif

    p_link = (void **)p_addr;                               /* Create linked list of free memory blocks               */
    p_blk  = (CPU_INT08U *)p_addr;
    loops  = n_blks - 1u;
    for (i = 0u; i < loops; i++) {
 8005a48:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8005a4a:	3301      	adds	r3, #1
 8005a4c:	84fb      	strh	r3, [r7, #38]	; 0x26
 8005a4e:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8005a50:	8a7b      	ldrh	r3, [r7, #18]
 8005a52:	429a      	cmp	r2, r3
 8005a54:	d3ef      	bcc.n	8005a36 <OSMemCreate+0x9a>
        p_blk +=  blk_size;
       *p_link = (void  *)p_blk;                            /* Save pointer to NEXT block in CURRENT block            */
        p_link = (void **)(void *)p_blk;                    /* Position     to NEXT block                             */
    }
   *p_link             = (void *)0;                         /* Last memory block points to NULL                       */
 8005a56:	69fb      	ldr	r3, [r7, #28]
 8005a58:	2200      	movs	r2, #0
 8005a5a:	601a      	str	r2, [r3, #0]

    OS_CRITICAL_ENTER();
 8005a5c:	f7fa fc40 	bl	80002e0 <CPU_SR_Save>
 8005a60:	61b8      	str	r0, [r7, #24]
#if OS_OBJ_TYPE_REQ > 0u
    p_mem->Type        = OS_OBJ_TYPE_MEM;                   /* Set the type of object                                 */
 8005a62:	68fb      	ldr	r3, [r7, #12]
 8005a64:	4a13      	ldr	r2, [pc, #76]	; (8005ab4 <OSMemCreate+0x118>)
 8005a66:	601a      	str	r2, [r3, #0]
#endif
#if OS_CFG_DBG_EN > 0u
    p_mem->NamePtr     = p_name;                            /* Save name of memory partition                          */
 8005a68:	68fb      	ldr	r3, [r7, #12]
 8005a6a:	68ba      	ldr	r2, [r7, #8]
 8005a6c:	609a      	str	r2, [r3, #8]
#else
    (void)&p_name;
#endif
    p_mem->AddrPtr     = p_addr;                            /* Store start address of memory partition                */
 8005a6e:	68fb      	ldr	r3, [r7, #12]
 8005a70:	687a      	ldr	r2, [r7, #4]
 8005a72:	605a      	str	r2, [r3, #4]
    p_mem->FreeListPtr = p_addr;                            /* Initialize pointer to pool of free blocks              */
 8005a74:	68fb      	ldr	r3, [r7, #12]
 8005a76:	687a      	ldr	r2, [r7, #4]
 8005a78:	60da      	str	r2, [r3, #12]
    p_mem->NbrFree     = n_blks;                            /* Store number of free blocks in MCB                     */
 8005a7a:	68fb      	ldr	r3, [r7, #12]
 8005a7c:	887a      	ldrh	r2, [r7, #2]
 8005a7e:	829a      	strh	r2, [r3, #20]
    p_mem->NbrMax      = n_blks;
 8005a80:	68fb      	ldr	r3, [r7, #12]
 8005a82:	887a      	ldrh	r2, [r7, #2]
 8005a84:	825a      	strh	r2, [r3, #18]
    p_mem->BlkSize     = blk_size;                          /* Store block size of each memory blocks                 */
 8005a86:	68fb      	ldr	r3, [r7, #12]
 8005a88:	8e3a      	ldrh	r2, [r7, #48]	; 0x30
 8005a8a:	821a      	strh	r2, [r3, #16]

#if OS_CFG_DBG_EN > 0u
    OS_MemDbgListAdd(p_mem);
 8005a8c:	68f8      	ldr	r0, [r7, #12]
 8005a8e:	f000 f88d 	bl	8005bac <OS_MemDbgListAdd>
#endif

    OSMemQty++;
 8005a92:	4b09      	ldr	r3, [pc, #36]	; (8005ab8 <OSMemCreate+0x11c>)
 8005a94:	881b      	ldrh	r3, [r3, #0]
 8005a96:	3301      	adds	r3, #1
 8005a98:	b29a      	uxth	r2, r3
 8005a9a:	4b07      	ldr	r3, [pc, #28]	; (8005ab8 <OSMemCreate+0x11c>)
 8005a9c:	801a      	strh	r2, [r3, #0]

#if (defined(TRACE_CFG_EN) && (TRACE_CFG_EN > 0u))
    TRACE_OS_MEM_CREATE(p_mem, p_name);                     /* Record the event.                                      */
#endif

    OS_CRITICAL_EXIT_NO_SCHED();
 8005a9e:	69b8      	ldr	r0, [r7, #24]
 8005aa0:	f7fa fc22 	bl	80002e8 <CPU_SR_Restore>
   *p_err = OS_ERR_NONE;
 8005aa4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005aa6:	2200      	movs	r2, #0
 8005aa8:	801a      	strh	r2, [r3, #0]
}
 8005aaa:	3728      	adds	r7, #40	; 0x28
 8005aac:	46bd      	mov	sp, r7
 8005aae:	bd80      	pop	{r7, pc}
 8005ab0:	20002624 	.word	0x20002624
 8005ab4:	204d454d 	.word	0x204d454d
 8005ab8:	2000281e 	.word	0x2000281e

08005abc <OSMemGet>:
************************************************************************************************************************
*/

void  *OSMemGet (OS_MEM  *p_mem,
                 OS_ERR  *p_err)
{
 8005abc:	b580      	push	{r7, lr}
 8005abe:	b084      	sub	sp, #16
 8005ac0:	af00      	add	r7, sp, #0
 8005ac2:	6078      	str	r0, [r7, #4]
 8005ac4:	6039      	str	r1, [r7, #0]
    void    *p_blk;
    CPU_SR_ALLOC();
 8005ac6:	2300      	movs	r3, #0
 8005ac8:	60fb      	str	r3, [r7, #12]
        return ((void *)0);
    }
#endif

#if OS_CFG_ARG_CHK_EN > 0u
    if (p_mem == (OS_MEM *)0) {                             /* Must point to a valid memory partition                 */
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	2b00      	cmp	r3, #0
 8005ace:	d105      	bne.n	8005adc <OSMemGet+0x20>
#if (defined(TRACE_CFG_EN) && (TRACE_CFG_EN > 0u))
        TRACE_OS_MEM_GET_FAILED(p_mem);                     /* Record the event.                                      */
#endif
       *p_err  = OS_ERR_MEM_INVALID_P_MEM;
 8005ad0:	683b      	ldr	r3, [r7, #0]
 8005ad2:	f245 62bf 	movw	r2, #22207	; 0x56bf
 8005ad6:	801a      	strh	r2, [r3, #0]
        return ((void *)0);
 8005ad8:	2300      	movs	r3, #0
 8005ada:	e023      	b.n	8005b24 <OSMemGet+0x68>
    }
#endif

    CPU_CRITICAL_ENTER();
 8005adc:	f7fa fc00 	bl	80002e0 <CPU_SR_Save>
 8005ae0:	60f8      	str	r0, [r7, #12]
    if (p_mem->NbrFree == (OS_MEM_QTY)0) {                  /* See if there are any free memory blocks                */
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	8a9b      	ldrh	r3, [r3, #20]
 8005ae6:	2b00      	cmp	r3, #0
 8005ae8:	d108      	bne.n	8005afc <OSMemGet+0x40>
        CPU_CRITICAL_EXIT();
 8005aea:	68f8      	ldr	r0, [r7, #12]
 8005aec:	f7fa fbfc 	bl	80002e8 <CPU_SR_Restore>
#if (defined(TRACE_CFG_EN) && (TRACE_CFG_EN > 0u))
        TRACE_OS_MEM_GET_FAILED(p_mem);                     /* Record the event.                                      */
#endif
       *p_err = OS_ERR_MEM_NO_FREE_BLKS;                    /* No,  Notify caller of empty memory partition           */
 8005af0:	683b      	ldr	r3, [r7, #0]
 8005af2:	f245 62c2 	movw	r2, #22210	; 0x56c2
 8005af6:	801a      	strh	r2, [r3, #0]
        return ((void *)0);                                 /*      Return NULL pointer to caller                     */
 8005af8:	2300      	movs	r3, #0
 8005afa:	e013      	b.n	8005b24 <OSMemGet+0x68>
    }
    p_blk              = p_mem->FreeListPtr;                /* Yes, point to next free memory block                   */
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	68db      	ldr	r3, [r3, #12]
 8005b00:	60bb      	str	r3, [r7, #8]
    p_mem->FreeListPtr = *(void **)p_blk;                   /*      Adjust pointer to new free list                   */
 8005b02:	68bb      	ldr	r3, [r7, #8]
 8005b04:	681a      	ldr	r2, [r3, #0]
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	60da      	str	r2, [r3, #12]
    p_mem->NbrFree--;                                       /*      One less memory block in this partition           */
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	8a9b      	ldrh	r3, [r3, #20]
 8005b0e:	3b01      	subs	r3, #1
 8005b10:	b29a      	uxth	r2, r3
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	829a      	strh	r2, [r3, #20]
    CPU_CRITICAL_EXIT();
 8005b16:	68f8      	ldr	r0, [r7, #12]
 8005b18:	f7fa fbe6 	bl	80002e8 <CPU_SR_Restore>
#if (defined(TRACE_CFG_EN) && (TRACE_CFG_EN > 0u))
    TRACE_OS_MEM_GET(p_mem);                                /* Record the event.                                      */
#endif
   *p_err = OS_ERR_NONE;                                    /*      No error                                          */
 8005b1c:	683b      	ldr	r3, [r7, #0]
 8005b1e:	2200      	movs	r2, #0
 8005b20:	801a      	strh	r2, [r3, #0]
    return (p_blk);                                         /*      Return memory block to caller                     */
 8005b22:	68bb      	ldr	r3, [r7, #8]
}
 8005b24:	4618      	mov	r0, r3
 8005b26:	3710      	adds	r7, #16
 8005b28:	46bd      	mov	sp, r7
 8005b2a:	bd80      	pop	{r7, pc}

08005b2c <OSMemPut>:
*/

void  OSMemPut (OS_MEM  *p_mem,
                void    *p_blk,
                OS_ERR  *p_err)
{
 8005b2c:	b580      	push	{r7, lr}
 8005b2e:	b086      	sub	sp, #24
 8005b30:	af00      	add	r7, sp, #0
 8005b32:	60f8      	str	r0, [r7, #12]
 8005b34:	60b9      	str	r1, [r7, #8]
 8005b36:	607a      	str	r2, [r7, #4]
    CPU_SR_ALLOC();
 8005b38:	2300      	movs	r3, #0
 8005b3a:	617b      	str	r3, [r7, #20]
        return;
    }
#endif

#if OS_CFG_ARG_CHK_EN > 0u
    if (p_mem == (OS_MEM *)0) {                             /* Must point to a valid memory partition                 */
 8005b3c:	68fb      	ldr	r3, [r7, #12]
 8005b3e:	2b00      	cmp	r3, #0
 8005b40:	d104      	bne.n	8005b4c <OSMemPut+0x20>
#if (defined(TRACE_CFG_EN) && (TRACE_CFG_EN > 0u))
        TRACE_OS_MEM_PUT_FAILED(p_mem);                     /* Record the event.                                      */
#endif
       *p_err  = OS_ERR_MEM_INVALID_P_MEM;
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	f245 62bf 	movw	r2, #22207	; 0x56bf
 8005b48:	801a      	strh	r2, [r3, #0]
        return;
 8005b4a:	e02b      	b.n	8005ba4 <OSMemPut+0x78>
    }
    if (p_blk == (void *)0) {                               /* Must release a valid block                             */
 8005b4c:	68bb      	ldr	r3, [r7, #8]
 8005b4e:	2b00      	cmp	r3, #0
 8005b50:	d104      	bne.n	8005b5c <OSMemPut+0x30>
#if (defined(TRACE_CFG_EN) && (TRACE_CFG_EN > 0u))
        TRACE_OS_MEM_PUT_FAILED(p_mem);                     /* Record the event.                                      */
#endif
       *p_err  = OS_ERR_MEM_INVALID_P_BLK;
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	f245 62be 	movw	r2, #22206	; 0x56be
 8005b58:	801a      	strh	r2, [r3, #0]
        return;
 8005b5a:	e023      	b.n	8005ba4 <OSMemPut+0x78>
    }
#endif

    CPU_CRITICAL_ENTER();
 8005b5c:	f7fa fbc0 	bl	80002e0 <CPU_SR_Save>
 8005b60:	6178      	str	r0, [r7, #20]
    if (p_mem->NbrFree >= p_mem->NbrMax) {                  /* Make sure all blocks not already returned              */
 8005b62:	68fb      	ldr	r3, [r7, #12]
 8005b64:	8a9a      	ldrh	r2, [r3, #20]
 8005b66:	68fb      	ldr	r3, [r7, #12]
 8005b68:	8a5b      	ldrh	r3, [r3, #18]
 8005b6a:	429a      	cmp	r2, r3
 8005b6c:	d307      	bcc.n	8005b7e <OSMemPut+0x52>
        CPU_CRITICAL_EXIT();
 8005b6e:	6978      	ldr	r0, [r7, #20]
 8005b70:	f7fa fbba 	bl	80002e8 <CPU_SR_Restore>
#if (defined(TRACE_CFG_EN) && (TRACE_CFG_EN > 0u))
        TRACE_OS_MEM_PUT_FAILED(p_mem);                     /* Record the event.                                      */
#endif
       *p_err = OS_ERR_MEM_FULL;
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	f245 62ba 	movw	r2, #22202	; 0x56ba
 8005b7a:	801a      	strh	r2, [r3, #0]
        return;
 8005b7c:	e012      	b.n	8005ba4 <OSMemPut+0x78>
    }
    *(void **)p_blk    = p_mem->FreeListPtr;                /* Insert released block into free block list             */
 8005b7e:	68fb      	ldr	r3, [r7, #12]
 8005b80:	68da      	ldr	r2, [r3, #12]
 8005b82:	68bb      	ldr	r3, [r7, #8]
 8005b84:	601a      	str	r2, [r3, #0]
    p_mem->FreeListPtr = p_blk;
 8005b86:	68fb      	ldr	r3, [r7, #12]
 8005b88:	68ba      	ldr	r2, [r7, #8]
 8005b8a:	60da      	str	r2, [r3, #12]
    p_mem->NbrFree++;                                       /* One more memory block in this partition                */
 8005b8c:	68fb      	ldr	r3, [r7, #12]
 8005b8e:	8a9b      	ldrh	r3, [r3, #20]
 8005b90:	3301      	adds	r3, #1
 8005b92:	b29a      	uxth	r2, r3
 8005b94:	68fb      	ldr	r3, [r7, #12]
 8005b96:	829a      	strh	r2, [r3, #20]
    CPU_CRITICAL_EXIT();
 8005b98:	6978      	ldr	r0, [r7, #20]
 8005b9a:	f7fa fba5 	bl	80002e8 <CPU_SR_Restore>
#if (defined(TRACE_CFG_EN) && (TRACE_CFG_EN > 0u))
    TRACE_OS_MEM_PUT(p_mem);                                /* Record the event.                                      */
#endif
   *p_err              = OS_ERR_NONE;                       /* Notify caller that memory block was released           */
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	2200      	movs	r2, #0
 8005ba2:	801a      	strh	r2, [r3, #0]
}
 8005ba4:	3718      	adds	r7, #24
 8005ba6:	46bd      	mov	sp, r7
 8005ba8:	bd80      	pop	{r7, pc}
 8005baa:	bf00      	nop

08005bac <OS_MemDbgListAdd>:
************************************************************************************************************************
*/

#if OS_CFG_DBG_EN > 0u
void  OS_MemDbgListAdd (OS_MEM  *p_mem)
{
 8005bac:	b480      	push	{r7}
 8005bae:	b083      	sub	sp, #12
 8005bb0:	af00      	add	r7, sp, #0
 8005bb2:	6078      	str	r0, [r7, #4]
    p_mem->DbgPrevPtr               = (OS_MEM *)0;
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	2200      	movs	r2, #0
 8005bb8:	619a      	str	r2, [r3, #24]
    if (OSMemDbgListPtr == (OS_MEM *)0) {
 8005bba:	4b0c      	ldr	r3, [pc, #48]	; (8005bec <OS_MemDbgListAdd+0x40>)
 8005bbc:	681b      	ldr	r3, [r3, #0]
 8005bbe:	2b00      	cmp	r3, #0
 8005bc0:	d103      	bne.n	8005bca <OS_MemDbgListAdd+0x1e>
        p_mem->DbgNextPtr           = (OS_MEM *)0;
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	2200      	movs	r2, #0
 8005bc6:	61da      	str	r2, [r3, #28]
 8005bc8:	e007      	b.n	8005bda <OS_MemDbgListAdd+0x2e>
    } else {
        p_mem->DbgNextPtr           =  OSMemDbgListPtr;
 8005bca:	4b08      	ldr	r3, [pc, #32]	; (8005bec <OS_MemDbgListAdd+0x40>)
 8005bcc:	681a      	ldr	r2, [r3, #0]
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	61da      	str	r2, [r3, #28]
        OSMemDbgListPtr->DbgPrevPtr =  p_mem;
 8005bd2:	4b06      	ldr	r3, [pc, #24]	; (8005bec <OS_MemDbgListAdd+0x40>)
 8005bd4:	681b      	ldr	r3, [r3, #0]
 8005bd6:	687a      	ldr	r2, [r7, #4]
 8005bd8:	619a      	str	r2, [r3, #24]
    }
    OSMemDbgListPtr                 =  p_mem;
 8005bda:	4a04      	ldr	r2, [pc, #16]	; (8005bec <OS_MemDbgListAdd+0x40>)
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	6013      	str	r3, [r2, #0]
}
 8005be0:	bf00      	nop
 8005be2:	370c      	adds	r7, #12
 8005be4:	46bd      	mov	sp, r7
 8005be6:	bc80      	pop	{r7}
 8005be8:	4770      	bx	lr
 8005bea:	bf00      	nop
 8005bec:	200027bc 	.word	0x200027bc

08005bf0 <OS_MemInit>:
* Note(s)    : This function is INTERNAL to uC/OS-III and your application should not call it.
************************************************************************************************************************
*/

void  OS_MemInit (OS_ERR  *p_err)
{
 8005bf0:	b480      	push	{r7}
 8005bf2:	b083      	sub	sp, #12
 8005bf4:	af00      	add	r7, sp, #0
 8005bf6:	6078      	str	r0, [r7, #4]
        return;
    }
#endif

#if OS_CFG_DBG_EN > 0u
    OSMemDbgListPtr = (OS_MEM   *)0;
 8005bf8:	4b06      	ldr	r3, [pc, #24]	; (8005c14 <OS_MemInit+0x24>)
 8005bfa:	2200      	movs	r2, #0
 8005bfc:	601a      	str	r2, [r3, #0]
#endif

    OSMemQty        = (OS_OBJ_QTY)0;
 8005bfe:	4b06      	ldr	r3, [pc, #24]	; (8005c18 <OS_MemInit+0x28>)
 8005c00:	2200      	movs	r2, #0
 8005c02:	801a      	strh	r2, [r3, #0]
   *p_err           = OS_ERR_NONE;
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	2200      	movs	r2, #0
 8005c08:	801a      	strh	r2, [r3, #0]
}
 8005c0a:	bf00      	nop
 8005c0c:	370c      	adds	r7, #12
 8005c0e:	46bd      	mov	sp, r7
 8005c10:	bc80      	pop	{r7}
 8005c12:	4770      	bx	lr
 8005c14:	200027bc 	.word	0x200027bc
 8005c18:	2000281e 	.word	0x2000281e

08005c1c <OS_TmrInit>:
* Note(s)    : 1) This function is INTERNAL to uC/OS-III and your application MUST NOT call it.
************************************************************************************************************************
*/

void  OS_TmrInit (OS_ERR  *p_err)
{
 8005c1c:	b590      	push	{r4, r7, lr}
 8005c1e:	b08d      	sub	sp, #52	; 0x34
 8005c20:	af0a      	add	r7, sp, #40	; 0x28
 8005c22:	6078      	str	r0, [r7, #4]
        return;
    }
#endif

#if OS_CFG_DBG_EN > 0u
    OSTmrDbgListPtr = (OS_TMR *)0;
 8005c24:	4b37      	ldr	r3, [pc, #220]	; (8005d04 <OS_TmrInit+0xe8>)
 8005c26:	2200      	movs	r2, #0
 8005c28:	601a      	str	r2, [r3, #0]
#endif

    OSTmrListPtr        = (OS_TMR *)0;                      /* Create an empty timer list                             */
 8005c2a:	4b37      	ldr	r3, [pc, #220]	; (8005d08 <OS_TmrInit+0xec>)
 8005c2c:	2200      	movs	r2, #0
 8005c2e:	601a      	str	r2, [r3, #0]
    OSTmrListEntries    = 0u;
 8005c30:	4b36      	ldr	r3, [pc, #216]	; (8005d0c <OS_TmrInit+0xf0>)
 8005c32:	2200      	movs	r2, #0
 8005c34:	801a      	strh	r2, [r3, #0]

    if (OSCfg_TmrTaskRate_Hz > (OS_RATE_HZ)0) {
 8005c36:	4b36      	ldr	r3, [pc, #216]	; (8005d10 <OS_TmrInit+0xf4>)
 8005c38:	681b      	ldr	r3, [r3, #0]
 8005c3a:	2b00      	cmp	r3, #0
 8005c3c:	d008      	beq.n	8005c50 <OS_TmrInit+0x34>
        OSTmrUpdateCnt  = OSCfg_TickRate_Hz / OSCfg_TmrTaskRate_Hz;
 8005c3e:	4b35      	ldr	r3, [pc, #212]	; (8005d14 <OS_TmrInit+0xf8>)
 8005c40:	681a      	ldr	r2, [r3, #0]
 8005c42:	4b33      	ldr	r3, [pc, #204]	; (8005d10 <OS_TmrInit+0xf4>)
 8005c44:	681b      	ldr	r3, [r3, #0]
 8005c46:	fbb2 f3f3 	udiv	r3, r2, r3
 8005c4a:	4a33      	ldr	r2, [pc, #204]	; (8005d18 <OS_TmrInit+0xfc>)
 8005c4c:	6013      	str	r3, [r2, #0]
 8005c4e:	e007      	b.n	8005c60 <OS_TmrInit+0x44>
    } else {
        OSTmrUpdateCnt  = OSCfg_TickRate_Hz / (OS_RATE_HZ)10;
 8005c50:	4b30      	ldr	r3, [pc, #192]	; (8005d14 <OS_TmrInit+0xf8>)
 8005c52:	681b      	ldr	r3, [r3, #0]
 8005c54:	4a31      	ldr	r2, [pc, #196]	; (8005d1c <OS_TmrInit+0x100>)
 8005c56:	fba2 2303 	umull	r2, r3, r2, r3
 8005c5a:	08db      	lsrs	r3, r3, #3
 8005c5c:	4a2e      	ldr	r2, [pc, #184]	; (8005d18 <OS_TmrInit+0xfc>)
 8005c5e:	6013      	str	r3, [r2, #0]
    }
    OSTmrUpdateCtr      = OSTmrUpdateCnt;
 8005c60:	4b2d      	ldr	r3, [pc, #180]	; (8005d18 <OS_TmrInit+0xfc>)
 8005c62:	681b      	ldr	r3, [r3, #0]
 8005c64:	4a2e      	ldr	r2, [pc, #184]	; (8005d20 <OS_TmrInit+0x104>)
 8005c66:	6013      	str	r3, [r2, #0]

    OSTmrTickCtr        = (OS_TICK)0;
 8005c68:	4b2e      	ldr	r3, [pc, #184]	; (8005d24 <OS_TmrInit+0x108>)
 8005c6a:	2200      	movs	r2, #0
 8005c6c:	601a      	str	r2, [r3, #0]

    OSTmrTaskTimeMax    = (CPU_TS)0;
 8005c6e:	4b2e      	ldr	r3, [pc, #184]	; (8005d28 <OS_TmrInit+0x10c>)
 8005c70:	2200      	movs	r2, #0
 8005c72:	601a      	str	r2, [r3, #0]

#if   OS_CFG_MUTEX_EN > 0u
    OSMutexCreate(&OSTmrMutex,                              /* Use a mutex to protect the timers                      */
 8005c74:	687a      	ldr	r2, [r7, #4]
 8005c76:	492d      	ldr	r1, [pc, #180]	; (8005d2c <OS_TmrInit+0x110>)
 8005c78:	482d      	ldr	r0, [pc, #180]	; (8005d30 <OS_TmrInit+0x114>)
 8005c7a:	f7ff faaf 	bl	80051dc <OSMutexCreate>
                  "OS Tmr Mutex", 
                  p_err);
    if (*p_err != OS_ERR_NONE) {
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	881b      	ldrh	r3, [r3, #0]
 8005c82:	2b00      	cmp	r3, #0
 8005c84:	d139      	bne.n	8005cfa <OS_TmrInit+0xde>
        return;
    }
#endif

                                                            /* ---------------- CREATE THE TIMER TASK --------------- */
    if (OSCfg_TmrTaskStkBasePtr == (CPU_STK*)0) {
 8005c86:	4b2b      	ldr	r3, [pc, #172]	; (8005d34 <OS_TmrInit+0x118>)
 8005c88:	681b      	ldr	r3, [r3, #0]
 8005c8a:	2b00      	cmp	r3, #0
 8005c8c:	d104      	bne.n	8005c98 <OS_TmrInit+0x7c>
       *p_err = OS_ERR_TMR_STK_INVALID;
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	f247 3247 	movw	r2, #29511	; 0x7347
 8005c94:	801a      	strh	r2, [r3, #0]
        return;
 8005c96:	e031      	b.n	8005cfc <OS_TmrInit+0xe0>
    }

    if (OSCfg_TmrTaskStkSize < OSCfg_StkSizeMin) {
 8005c98:	4b27      	ldr	r3, [pc, #156]	; (8005d38 <OS_TmrInit+0x11c>)
 8005c9a:	681a      	ldr	r2, [r3, #0]
 8005c9c:	4b27      	ldr	r3, [pc, #156]	; (8005d3c <OS_TmrInit+0x120>)
 8005c9e:	681b      	ldr	r3, [r3, #0]
 8005ca0:	429a      	cmp	r2, r3
 8005ca2:	d204      	bcs.n	8005cae <OS_TmrInit+0x92>
       *p_err = OS_ERR_TMR_STK_SIZE_INVALID;
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	f247 3248 	movw	r2, #29512	; 0x7348
 8005caa:	801a      	strh	r2, [r3, #0]
        return;
 8005cac:	e026      	b.n	8005cfc <OS_TmrInit+0xe0>
    }

    if (OSCfg_TmrTaskPrio >= (OS_CFG_PRIO_MAX - 1u)) {
 8005cae:	4b24      	ldr	r3, [pc, #144]	; (8005d40 <OS_TmrInit+0x124>)
 8005cb0:	781b      	ldrb	r3, [r3, #0]
 8005cb2:	2b1e      	cmp	r3, #30
 8005cb4:	d904      	bls.n	8005cc0 <OS_TmrInit+0xa4>
       *p_err = OS_ERR_TMR_PRIO_INVALID;
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	f247 3246 	movw	r2, #29510	; 0x7346
 8005cbc:	801a      	strh	r2, [r3, #0]
        return;
 8005cbe:	e01d      	b.n	8005cfc <OS_TmrInit+0xe0>
    }

    OSTaskCreate((OS_TCB     *)&OSTmrTaskTCB,
 8005cc0:	4b1f      	ldr	r3, [pc, #124]	; (8005d40 <OS_TmrInit+0x124>)
 8005cc2:	781b      	ldrb	r3, [r3, #0]
 8005cc4:	4a1b      	ldr	r2, [pc, #108]	; (8005d34 <OS_TmrInit+0x118>)
 8005cc6:	6812      	ldr	r2, [r2, #0]
 8005cc8:	491e      	ldr	r1, [pc, #120]	; (8005d44 <OS_TmrInit+0x128>)
 8005cca:	6809      	ldr	r1, [r1, #0]
 8005ccc:	481a      	ldr	r0, [pc, #104]	; (8005d38 <OS_TmrInit+0x11c>)
 8005cce:	6800      	ldr	r0, [r0, #0]
 8005cd0:	687c      	ldr	r4, [r7, #4]
 8005cd2:	9408      	str	r4, [sp, #32]
 8005cd4:	240b      	movs	r4, #11
 8005cd6:	9407      	str	r4, [sp, #28]
 8005cd8:	2400      	movs	r4, #0
 8005cda:	9406      	str	r4, [sp, #24]
 8005cdc:	2400      	movs	r4, #0
 8005cde:	9405      	str	r4, [sp, #20]
 8005ce0:	2400      	movs	r4, #0
 8005ce2:	9404      	str	r4, [sp, #16]
 8005ce4:	9003      	str	r0, [sp, #12]
 8005ce6:	9102      	str	r1, [sp, #8]
 8005ce8:	9201      	str	r2, [sp, #4]
 8005cea:	9300      	str	r3, [sp, #0]
 8005cec:	2300      	movs	r3, #0
 8005cee:	4a16      	ldr	r2, [pc, #88]	; (8005d48 <OS_TmrInit+0x12c>)
 8005cf0:	4916      	ldr	r1, [pc, #88]	; (8005d4c <OS_TmrInit+0x130>)
 8005cf2:	4817      	ldr	r0, [pc, #92]	; (8005d50 <OS_TmrInit+0x134>)
 8005cf4:	f7fc fb02 	bl	80022fc <OSTaskCreate>
 8005cf8:	e000      	b.n	8005cfc <OS_TmrInit+0xe0>
#if   OS_CFG_MUTEX_EN > 0u
    OSMutexCreate(&OSTmrMutex,                              /* Use a mutex to protect the timers                      */
                  "OS Tmr Mutex", 
                  p_err);
    if (*p_err != OS_ERR_NONE) {
        return;
 8005cfa:	bf00      	nop
                 (OS_MSG_QTY  )0,
                 (OS_TICK     )0,
                 (void       *)0,
                 (OS_OPT      )(OS_OPT_TASK_STK_CHK | OS_OPT_TASK_STK_CLR | OS_OPT_TASK_NO_TLS),
                 (OS_ERR     *)p_err);
}
 8005cfc:	370c      	adds	r7, #12
 8005cfe:	46bd      	mov	sp, r7
 8005d00:	bd90      	pop	{r4, r7, pc}
 8005d02:	bf00      	nop
 8005d04:	200028e8 	.word	0x200028e8
 8005d08:	200028e4 	.word	0x200028e4
 8005d0c:	200028f0 	.word	0x200028f0
 8005d10:	0800e6cc 	.word	0x0800e6cc
 8005d14:	0800e6b4 	.word	0x0800e6b4
 8005d18:	200028f4 	.word	0x200028f4
 8005d1c:	cccccccd 	.word	0xcccccccd
 8005d20:	20002904 	.word	0x20002904
 8005d24:	200025f0 	.word	0x200025f0
 8005d28:	20002610 	.word	0x20002610
 8005d2c:	0800e5f0 	.word	0x0800e5f0
 8005d30:	200027c0 	.word	0x200027c0
 8005d34:	0800e6d0 	.word	0x0800e6d0
 8005d38:	0800e6d8 	.word	0x0800e6d8
 8005d3c:	0800e6b0 	.word	0x0800e6b0
 8005d40:	0800e6c8 	.word	0x0800e6c8
 8005d44:	0800e6d4 	.word	0x0800e6d4
 8005d48:	08005ddd 	.word	0x08005ddd
 8005d4c:	0800e600 	.word	0x0800e600
 8005d50:	20002628 	.word	0x20002628

08005d54 <OS_TmrResetPeak>:
* Note(s)    : This function is INTERNAL to uC/OS-III and your application should not call it.
************************************************************************************************************************
*/

void  OS_TmrResetPeak (void)
{
 8005d54:	b480      	push	{r7}
 8005d56:	af00      	add	r7, sp, #0
}
 8005d58:	bf00      	nop
 8005d5a:	46bd      	mov	sp, r7
 8005d5c:	bc80      	pop	{r7}
 8005d5e:	4770      	bx	lr

08005d60 <OS_TmrUnlink>:
* Note(s)    : 1) This function is INTERNAL to uC/OS-III and your application MUST NOT call it.
************************************************************************************************************************
*/

void  OS_TmrUnlink (OS_TMR  *p_tmr)
{
 8005d60:	b480      	push	{r7}
 8005d62:	b085      	sub	sp, #20
 8005d64:	af00      	add	r7, sp, #0
 8005d66:	6078      	str	r0, [r7, #4]
    OS_TMR  *p_tmr1;
    OS_TMR  *p_tmr2;



    if (OSTmrListPtr == p_tmr) {                            /* See if timer to remove is at the beginning of list     */
 8005d68:	4b1a      	ldr	r3, [pc, #104]	; (8005dd4 <OS_TmrUnlink+0x74>)
 8005d6a:	681a      	ldr	r2, [r3, #0]
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	429a      	cmp	r2, r3
 8005d70:	d10c      	bne.n	8005d8c <OS_TmrUnlink+0x2c>
        p_tmr1       = (OS_TMR *)p_tmr->NextPtr;
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	691b      	ldr	r3, [r3, #16]
 8005d76:	60fb      	str	r3, [r7, #12]
        OSTmrListPtr = (OS_TMR *)p_tmr1;
 8005d78:	4a16      	ldr	r2, [pc, #88]	; (8005dd4 <OS_TmrUnlink+0x74>)
 8005d7a:	68fb      	ldr	r3, [r7, #12]
 8005d7c:	6013      	str	r3, [r2, #0]
        if (p_tmr1 != (OS_TMR *)0) {
 8005d7e:	68fb      	ldr	r3, [r7, #12]
 8005d80:	2b00      	cmp	r3, #0
 8005d82:	d012      	beq.n	8005daa <OS_TmrUnlink+0x4a>
            p_tmr1->PrevPtr = (OS_TMR *)0;
 8005d84:	68fb      	ldr	r3, [r7, #12]
 8005d86:	2200      	movs	r2, #0
 8005d88:	615a      	str	r2, [r3, #20]
 8005d8a:	e00e      	b.n	8005daa <OS_TmrUnlink+0x4a>
        }
    } else {
        p_tmr1          = (OS_TMR *)p_tmr->PrevPtr;         /* Remove timer from somewhere in the list                */
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	695b      	ldr	r3, [r3, #20]
 8005d90:	60fb      	str	r3, [r7, #12]
        p_tmr2          = (OS_TMR *)p_tmr->NextPtr;
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	691b      	ldr	r3, [r3, #16]
 8005d96:	60bb      	str	r3, [r7, #8]
        p_tmr1->NextPtr = p_tmr2;
 8005d98:	68fb      	ldr	r3, [r7, #12]
 8005d9a:	68ba      	ldr	r2, [r7, #8]
 8005d9c:	611a      	str	r2, [r3, #16]
        if (p_tmr2 != (OS_TMR *)0) {
 8005d9e:	68bb      	ldr	r3, [r7, #8]
 8005da0:	2b00      	cmp	r3, #0
 8005da2:	d002      	beq.n	8005daa <OS_TmrUnlink+0x4a>
            p_tmr2->PrevPtr = (OS_TMR *)p_tmr1;
 8005da4:	68bb      	ldr	r3, [r7, #8]
 8005da6:	68fa      	ldr	r2, [r7, #12]
 8005da8:	615a      	str	r2, [r3, #20]
        }
    }
    p_tmr->State   = OS_TMR_STATE_STOPPED;
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	2201      	movs	r2, #1
 8005dae:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
    p_tmr->NextPtr = (OS_TMR *)0;
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	2200      	movs	r2, #0
 8005db6:	611a      	str	r2, [r3, #16]
    p_tmr->PrevPtr = (OS_TMR *)0;
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	2200      	movs	r2, #0
 8005dbc:	615a      	str	r2, [r3, #20]
    OSTmrListEntries--;
 8005dbe:	4b06      	ldr	r3, [pc, #24]	; (8005dd8 <OS_TmrUnlink+0x78>)
 8005dc0:	881b      	ldrh	r3, [r3, #0]
 8005dc2:	3b01      	subs	r3, #1
 8005dc4:	b29a      	uxth	r2, r3
 8005dc6:	4b04      	ldr	r3, [pc, #16]	; (8005dd8 <OS_TmrUnlink+0x78>)
 8005dc8:	801a      	strh	r2, [r3, #0]
}
 8005dca:	bf00      	nop
 8005dcc:	3714      	adds	r7, #20
 8005dce:	46bd      	mov	sp, r7
 8005dd0:	bc80      	pop	{r7}
 8005dd2:	4770      	bx	lr
 8005dd4:	200028e4 	.word	0x200028e4
 8005dd8:	200028f0 	.word	0x200028f0

08005ddc <OS_TmrTask>:
* Note(s)    : 1) This function is INTERNAL to uC/OS-III and your application MUST NOT call it.
************************************************************************************************************************
*/

void  OS_TmrTask (void  *p_arg)
{
 8005ddc:	b580      	push	{r7, lr}
 8005dde:	b08a      	sub	sp, #40	; 0x28
 8005de0:	af00      	add	r7, sp, #0
 8005de2:	6078      	str	r0, [r7, #4]



    (void)&p_arg;                                                /* Not using 'p_arg', prevent compiler warning       */
    while (DEF_ON) {
        (void)OSTaskSemPend((OS_TICK )0,                         /* Wait for signal indicating time to update tmrs    */
 8005de4:	f107 0312 	add.w	r3, r7, #18
 8005de8:	f107 020c 	add.w	r2, r7, #12
 8005dec:	2100      	movs	r1, #0
 8005dee:	2000      	movs	r0, #0
 8005df0:	f7fc fbb4 	bl	800255c <OSTaskSemPend>
                            (OS_OPT  )OS_OPT_PEND_BLOCKING,
                            (CPU_TS *)&ts,
                            (OS_ERR *)&err);


        OS_TmrLock();
 8005df4:	f000 f85a 	bl	8005eac <OS_TmrLock>
        ts_start = OS_TS_GET();
 8005df8:	f001 fbf2 	bl	80075e0 <CPU_TS_TmrRd>
 8005dfc:	6238      	str	r0, [r7, #32]
        OSTmrTickCtr++;                                          /* Increment the current time                        */
 8005dfe:	4b28      	ldr	r3, [pc, #160]	; (8005ea0 <OS_TmrTask+0xc4>)
 8005e00:	681b      	ldr	r3, [r3, #0]
 8005e02:	3301      	adds	r3, #1
 8005e04:	4a26      	ldr	r2, [pc, #152]	; (8005ea0 <OS_TmrTask+0xc4>)
 8005e06:	6013      	str	r3, [r2, #0]
        p_tmr    = OSTmrListPtr;
 8005e08:	4b26      	ldr	r3, [pc, #152]	; (8005ea4 <OS_TmrTask+0xc8>)
 8005e0a:	681b      	ldr	r3, [r3, #0]
 8005e0c:	627b      	str	r3, [r7, #36]	; 0x24
        while (p_tmr != (OS_TMR *)0) {                           /* Update all the timers in the list                 */
 8005e0e:	e033      	b.n	8005e78 <OS_TmrTask+0x9c>
            OSSchedLock(&err);
 8005e10:	f107 0312 	add.w	r3, r7, #18
 8005e14:	4618      	mov	r0, r3
 8005e16:	f7fd fbfd 	bl	8003614 <OSSchedLock>
            (void)&err;
            p_tmr_next = p_tmr->NextPtr;
 8005e1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e1c:	691b      	ldr	r3, [r3, #16]
 8005e1e:	61bb      	str	r3, [r7, #24]
            p_tmr->Remain--;
 8005e20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e22:	699b      	ldr	r3, [r3, #24]
 8005e24:	1e5a      	subs	r2, r3, #1
 8005e26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e28:	619a      	str	r2, [r3, #24]
            if (p_tmr->Remain == 0) {
 8005e2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e2c:	699b      	ldr	r3, [r3, #24]
 8005e2e:	2b00      	cmp	r3, #0
 8005e30:	d11b      	bne.n	8005e6a <OS_TmrTask+0x8e>
                if (p_tmr->Opt == OS_OPT_TMR_PERIODIC) {
 8005e32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e34:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8005e36:	2b02      	cmp	r3, #2
 8005e38:	d104      	bne.n	8005e44 <OS_TmrTask+0x68>
                    p_tmr->Remain = p_tmr->Period;               /* Reload the time remaining                         */
 8005e3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e3c:	6a1a      	ldr	r2, [r3, #32]
 8005e3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e40:	619a      	str	r2, [r3, #24]
 8005e42:	e006      	b.n	8005e52 <OS_TmrTask+0x76>
                } else {
                    OS_TmrUnlink(p_tmr);                         /* Remove from list                                  */
 8005e44:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8005e46:	f7ff ff8b 	bl	8005d60 <OS_TmrUnlink>
                    p_tmr->State = OS_TMR_STATE_COMPLETED;       /* Indicate that the timer has completed             */
 8005e4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e4c:	2203      	movs	r2, #3
 8005e4e:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
                }
                p_fnct = p_tmr->CallbackPtr;                     /* Execute callback function if available            */
 8005e52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e54:	689b      	ldr	r3, [r3, #8]
 8005e56:	617b      	str	r3, [r7, #20]
                if (p_fnct != (OS_TMR_CALLBACK_PTR)0) {
 8005e58:	697b      	ldr	r3, [r7, #20]
 8005e5a:	2b00      	cmp	r3, #0
 8005e5c:	d005      	beq.n	8005e6a <OS_TmrTask+0x8e>
                    (*p_fnct)((void *)p_tmr,
 8005e5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e60:	68da      	ldr	r2, [r3, #12]
 8005e62:	697b      	ldr	r3, [r7, #20]
 8005e64:	4611      	mov	r1, r2
 8005e66:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8005e68:	4798      	blx	r3
                              p_tmr->CallbackPtrArg);
                }
            }
            p_tmr = p_tmr_next;
 8005e6a:	69bb      	ldr	r3, [r7, #24]
 8005e6c:	627b      	str	r3, [r7, #36]	; 0x24
            OSSchedUnlock(&err);
 8005e6e:	f107 0312 	add.w	r3, r7, #18
 8005e72:	4618      	mov	r0, r3
 8005e74:	f7fd fc0a 	bl	800368c <OSSchedUnlock>

        OS_TmrLock();
        ts_start = OS_TS_GET();
        OSTmrTickCtr++;                                          /* Increment the current time                        */
        p_tmr    = OSTmrListPtr;
        while (p_tmr != (OS_TMR *)0) {                           /* Update all the timers in the list                 */
 8005e78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e7a:	2b00      	cmp	r3, #0
 8005e7c:	d1c8      	bne.n	8005e10 <OS_TmrTask+0x34>
            p_tmr = p_tmr_next;
            OSSchedUnlock(&err);
            (void)&err;
        }

        ts_delta = OS_TS_GET() - ts_start;                      /* Measure execution time of timer task              */
 8005e7e:	f001 fbaf 	bl	80075e0 <CPU_TS_TmrRd>
 8005e82:	4602      	mov	r2, r0
 8005e84:	6a3b      	ldr	r3, [r7, #32]
 8005e86:	1ad3      	subs	r3, r2, r3
 8005e88:	61fb      	str	r3, [r7, #28]
        OS_TmrUnlock();
 8005e8a:	f000 f821 	bl	8005ed0 <OS_TmrUnlock>

        if (OSTmrTaskTimeMax < ts_delta) {
 8005e8e:	4b06      	ldr	r3, [pc, #24]	; (8005ea8 <OS_TmrTask+0xcc>)
 8005e90:	681a      	ldr	r2, [r3, #0]
 8005e92:	69fb      	ldr	r3, [r7, #28]
 8005e94:	429a      	cmp	r2, r3
 8005e96:	d2a5      	bcs.n	8005de4 <OS_TmrTask+0x8>
            OSTmrTaskTimeMax = ts_delta;
 8005e98:	4a03      	ldr	r2, [pc, #12]	; (8005ea8 <OS_TmrTask+0xcc>)
 8005e9a:	69fb      	ldr	r3, [r7, #28]
 8005e9c:	6013      	str	r3, [r2, #0]
        }
    }
 8005e9e:	e7a1      	b.n	8005de4 <OS_TmrTask+0x8>
 8005ea0:	200025f0 	.word	0x200025f0
 8005ea4:	200028e4 	.word	0x200028e4
 8005ea8:	20002610 	.word	0x20002610

08005eac <OS_TmrLock>:
* Note(s)    : 1) These function is INTERNAL to uC/OS-III and your application MUST NOT call it.
************************************************************************************************************************
*/

static  void  OS_TmrLock (void)
{
 8005eac:	b580      	push	{r7, lr}
 8005eae:	b084      	sub	sp, #16
 8005eb0:	af02      	add	r7, sp, #8
    OS_ERR  err;
#if OS_CFG_MUTEX_EN > 0u
    CPU_TS  ts;


    OSMutexPend(&OSTmrMutex,                                /* Use a mutex to protect the timers                      */
 8005eb2:	463a      	mov	r2, r7
 8005eb4:	1dbb      	adds	r3, r7, #6
 8005eb6:	9300      	str	r3, [sp, #0]
 8005eb8:	4613      	mov	r3, r2
 8005eba:	2200      	movs	r2, #0
 8005ebc:	2100      	movs	r1, #0
 8005ebe:	4803      	ldr	r0, [pc, #12]	; (8005ecc <OS_TmrLock+0x20>)
 8005ec0:	f7ff f9d8 	bl	8005274 <OSMutexPend>
                &err);
#else
    OSSchedLock(&err);                                      /* Lock the scheduler to protect the timers               */
#endif
    (void)&err;
}
 8005ec4:	bf00      	nop
 8005ec6:	3708      	adds	r7, #8
 8005ec8:	46bd      	mov	sp, r7
 8005eca:	bd80      	pop	{r7, pc}
 8005ecc:	200027c0 	.word	0x200027c0

08005ed0 <OS_TmrUnlock>:




static  void  OS_TmrUnlock (void)
{
 8005ed0:	b580      	push	{r7, lr}
 8005ed2:	b082      	sub	sp, #8
 8005ed4:	af00      	add	r7, sp, #0
    OS_ERR  err;


#if OS_CFG_MUTEX_EN > 0u
    OSMutexPost(&OSTmrMutex,                                /* Use a mutex to protect the timers                      */
 8005ed6:	1dbb      	adds	r3, r7, #6
 8005ed8:	461a      	mov	r2, r3
 8005eda:	2100      	movs	r1, #0
 8005edc:	4803      	ldr	r0, [pc, #12]	; (8005eec <OS_TmrUnlock+0x1c>)
 8005ede:	f7ff fad1 	bl	8005484 <OSMutexPost>
                &err);
#else
    OSSchedUnlock(&err);                                    /* Lock the scheduler to protect the timers               */
#endif
    (void)&err;
}
 8005ee2:	bf00      	nop
 8005ee4:	3708      	adds	r7, #8
 8005ee6:	46bd      	mov	sp, r7
 8005ee8:	bd80      	pop	{r7, pc}
 8005eea:	bf00      	nop
 8005eec:	200027c0 	.word	0x200027c0

08005ef0 <OSIdleTaskHook>:
* Note(s)    : None.
*********************************************************************************************************
*/

void  OSIdleTaskHook (void)
{
 8005ef0:	b580      	push	{r7, lr}
 8005ef2:	af00      	add	r7, sp, #0
#if OS_CFG_APP_HOOKS_EN > 0u
    if (OS_AppIdleTaskHookPtr != (OS_APP_HOOK_VOID)0) {
 8005ef4:	4b04      	ldr	r3, [pc, #16]	; (8005f08 <OSIdleTaskHook+0x18>)
 8005ef6:	681b      	ldr	r3, [r3, #0]
 8005ef8:	2b00      	cmp	r3, #0
 8005efa:	d002      	beq.n	8005f02 <OSIdleTaskHook+0x12>
        (*OS_AppIdleTaskHookPtr)();
 8005efc:	4b02      	ldr	r3, [pc, #8]	; (8005f08 <OSIdleTaskHook+0x18>)
 8005efe:	681b      	ldr	r3, [r3, #0]
 8005f00:	4798      	blx	r3
    }
#endif
}
 8005f02:	bf00      	nop
 8005f04:	bd80      	pop	{r7, pc}
 8005f06:	bf00      	nop
 8005f08:	200027f0 	.word	0x200027f0

08005f0c <OSInitHook>:
* Note(s)    : None.
*********************************************************************************************************
*/

void  OSInitHook (void)
{
 8005f0c:	b480      	push	{r7}
 8005f0e:	af00      	add	r7, sp, #0
                                                                    /* 8-byte align the ISR stack.                            */    
    OS_CPU_ExceptStkBase = (CPU_STK *)(OSCfg_ISRStkBasePtr + OSCfg_ISRStkSize);
 8005f10:	4b09      	ldr	r3, [pc, #36]	; (8005f38 <OSInitHook+0x2c>)
 8005f12:	681a      	ldr	r2, [r3, #0]
 8005f14:	4b09      	ldr	r3, [pc, #36]	; (8005f3c <OSInitHook+0x30>)
 8005f16:	681b      	ldr	r3, [r3, #0]
 8005f18:	009b      	lsls	r3, r3, #2
 8005f1a:	4413      	add	r3, r2
 8005f1c:	4a08      	ldr	r2, [pc, #32]	; (8005f40 <OSInitHook+0x34>)
 8005f1e:	6013      	str	r3, [r2, #0]
    OS_CPU_ExceptStkBase = (CPU_STK *)((CPU_STK)(OS_CPU_ExceptStkBase) & 0xFFFFFFF8);
 8005f20:	4b07      	ldr	r3, [pc, #28]	; (8005f40 <OSInitHook+0x34>)
 8005f22:	681b      	ldr	r3, [r3, #0]
 8005f24:	f023 0307 	bic.w	r3, r3, #7
 8005f28:	461a      	mov	r2, r3
 8005f2a:	4b05      	ldr	r3, [pc, #20]	; (8005f40 <OSInitHook+0x34>)
 8005f2c:	601a      	str	r2, [r3, #0]
}
 8005f2e:	bf00      	nop
 8005f30:	46bd      	mov	sp, r7
 8005f32:	bc80      	pop	{r7}
 8005f34:	4770      	bx	lr
 8005f36:	bf00      	nop
 8005f38:	0800e68c 	.word	0x0800e68c
 8005f3c:	0800e690 	.word	0x0800e690
 8005f40:	20003790 	.word	0x20003790

08005f44 <OSStatTaskHook>:
* Note(s)    : None.
*********************************************************************************************************
*/

void  OSStatTaskHook (void)
{
 8005f44:	b580      	push	{r7, lr}
 8005f46:	af00      	add	r7, sp, #0
#if OS_CFG_APP_HOOKS_EN > 0u
    if (OS_AppStatTaskHookPtr != (OS_APP_HOOK_VOID)0) {
 8005f48:	4b04      	ldr	r3, [pc, #16]	; (8005f5c <OSStatTaskHook+0x18>)
 8005f4a:	681b      	ldr	r3, [r3, #0]
 8005f4c:	2b00      	cmp	r3, #0
 8005f4e:	d002      	beq.n	8005f56 <OSStatTaskHook+0x12>
        (*OS_AppStatTaskHookPtr)();
 8005f50:	4b02      	ldr	r3, [pc, #8]	; (8005f5c <OSStatTaskHook+0x18>)
 8005f52:	681b      	ldr	r3, [r3, #0]
 8005f54:	4798      	blx	r3
    }
#endif
}
 8005f56:	bf00      	nop
 8005f58:	bd80      	pop	{r7, pc}
 8005f5a:	bf00      	nop
 8005f5c:	2000280c 	.word	0x2000280c

08005f60 <OSTaskCreateHook>:
* Note(s)    : None.
*********************************************************************************************************
*/

void  OSTaskCreateHook (OS_TCB  *p_tcb)
{
 8005f60:	b580      	push	{r7, lr}
 8005f62:	b082      	sub	sp, #8
 8005f64:	af00      	add	r7, sp, #0
 8005f66:	6078      	str	r0, [r7, #4]
#if OS_CFG_APP_HOOKS_EN > 0u
    if (OS_AppTaskCreateHookPtr != (OS_APP_HOOK_TCB)0) {
 8005f68:	4b05      	ldr	r3, [pc, #20]	; (8005f80 <OSTaskCreateHook+0x20>)
 8005f6a:	681b      	ldr	r3, [r3, #0]
 8005f6c:	2b00      	cmp	r3, #0
 8005f6e:	d003      	beq.n	8005f78 <OSTaskCreateHook+0x18>
        (*OS_AppTaskCreateHookPtr)(p_tcb);
 8005f70:	4b03      	ldr	r3, [pc, #12]	; (8005f80 <OSTaskCreateHook+0x20>)
 8005f72:	681b      	ldr	r3, [r3, #0]
 8005f74:	6878      	ldr	r0, [r7, #4]
 8005f76:	4798      	blx	r3
    }
#else
    (void)p_tcb;                                            /* Prevent compiler warning                               */
#endif
}
 8005f78:	bf00      	nop
 8005f7a:	3708      	adds	r7, #8
 8005f7c:	46bd      	mov	sp, r7
 8005f7e:	bd80      	pop	{r7, pc}
 8005f80:	20002528 	.word	0x20002528

08005f84 <OSTaskReturnHook>:
* Note(s)    : None.
*********************************************************************************************************
*/

void  OSTaskReturnHook (OS_TCB  *p_tcb)
{
 8005f84:	b580      	push	{r7, lr}
 8005f86:	b082      	sub	sp, #8
 8005f88:	af00      	add	r7, sp, #0
 8005f8a:	6078      	str	r0, [r7, #4]
#if OS_CFG_APP_HOOKS_EN > 0u
    if (OS_AppTaskReturnHookPtr != (OS_APP_HOOK_TCB)0) {
 8005f8c:	4b05      	ldr	r3, [pc, #20]	; (8005fa4 <OSTaskReturnHook+0x20>)
 8005f8e:	681b      	ldr	r3, [r3, #0]
 8005f90:	2b00      	cmp	r3, #0
 8005f92:	d003      	beq.n	8005f9c <OSTaskReturnHook+0x18>
        (*OS_AppTaskReturnHookPtr)(p_tcb);
 8005f94:	4b03      	ldr	r3, [pc, #12]	; (8005fa4 <OSTaskReturnHook+0x20>)
 8005f96:	681b      	ldr	r3, [r3, #0]
 8005f98:	6878      	ldr	r0, [r7, #4]
 8005f9a:	4798      	blx	r3
    }
#else
    (void)p_tcb;                                            /* Prevent compiler warning                               */
#endif
}
 8005f9c:	bf00      	nop
 8005f9e:	3708      	adds	r7, #8
 8005fa0:	46bd      	mov	sp, r7
 8005fa2:	bd80      	pop	{r7, pc}
 8005fa4:	20002390 	.word	0x20002390

08005fa8 <OSTaskStkInit>:
                         void          *p_arg,
                         CPU_STK       *p_stk_base,
                         CPU_STK       *p_stk_limit,
                         CPU_STK_SIZE   stk_size,
                         OS_OPT         opt)
{
 8005fa8:	b480      	push	{r7}
 8005faa:	b087      	sub	sp, #28
 8005fac:	af00      	add	r7, sp, #0
 8005fae:	60f8      	str	r0, [r7, #12]
 8005fb0:	60b9      	str	r1, [r7, #8]
 8005fb2:	607a      	str	r2, [r7, #4]
 8005fb4:	603b      	str	r3, [r7, #0]
    CPU_STK    *p_stk;

    
    (void)opt;                                                  /* Prevent compiler warning                               */

    p_stk = &p_stk_base[stk_size];                              /* Load stack pointer                                     */
 8005fb6:	6a3b      	ldr	r3, [r7, #32]
 8005fb8:	009b      	lsls	r3, r3, #2
 8005fba:	687a      	ldr	r2, [r7, #4]
 8005fbc:	4413      	add	r3, r2
 8005fbe:	617b      	str	r3, [r7, #20]
                                                                /* Align the stack to 8-bytes.                            */
    p_stk = (CPU_STK *)((CPU_STK)(p_stk) & 0xFFFFFFF8);
 8005fc0:	697b      	ldr	r3, [r7, #20]
 8005fc2:	f023 0307 	bic.w	r3, r3, #7
 8005fc6:	617b      	str	r3, [r7, #20]
                                                                /* Registers stacked as if auto-saved on exception        */
    *--p_stk = (CPU_STK)0x01000000u;                            /* xPSR                                                   */
 8005fc8:	697b      	ldr	r3, [r7, #20]
 8005fca:	3b04      	subs	r3, #4
 8005fcc:	617b      	str	r3, [r7, #20]
 8005fce:	697b      	ldr	r3, [r7, #20]
 8005fd0:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8005fd4:	601a      	str	r2, [r3, #0]
    *--p_stk = (CPU_STK)p_task;                                 /* Entry Point                                            */
 8005fd6:	697b      	ldr	r3, [r7, #20]
 8005fd8:	3b04      	subs	r3, #4
 8005fda:	617b      	str	r3, [r7, #20]
 8005fdc:	68fa      	ldr	r2, [r7, #12]
 8005fde:	697b      	ldr	r3, [r7, #20]
 8005fe0:	601a      	str	r2, [r3, #0]
    *--p_stk = (CPU_STK)OS_TaskReturn;                          /* R14 (LR)                                               */
 8005fe2:	697b      	ldr	r3, [r7, #20]
 8005fe4:	3b04      	subs	r3, #4
 8005fe6:	617b      	str	r3, [r7, #20]
 8005fe8:	4a30      	ldr	r2, [pc, #192]	; (80060ac <OSTaskStkInit+0x104>)
 8005fea:	697b      	ldr	r3, [r7, #20]
 8005fec:	601a      	str	r2, [r3, #0]
    *--p_stk = (CPU_STK)0x12121212u;                            /* R12                                                    */
 8005fee:	697b      	ldr	r3, [r7, #20]
 8005ff0:	3b04      	subs	r3, #4
 8005ff2:	617b      	str	r3, [r7, #20]
 8005ff4:	697b      	ldr	r3, [r7, #20]
 8005ff6:	f04f 3212 	mov.w	r2, #303174162	; 0x12121212
 8005ffa:	601a      	str	r2, [r3, #0]
    *--p_stk = (CPU_STK)0x03030303u;                            /* R3                                                     */
 8005ffc:	697b      	ldr	r3, [r7, #20]
 8005ffe:	3b04      	subs	r3, #4
 8006000:	617b      	str	r3, [r7, #20]
 8006002:	697b      	ldr	r3, [r7, #20]
 8006004:	f04f 3203 	mov.w	r2, #50529027	; 0x3030303
 8006008:	601a      	str	r2, [r3, #0]
    *--p_stk = (CPU_STK)0x02020202u;                            /* R2                                                     */
 800600a:	697b      	ldr	r3, [r7, #20]
 800600c:	3b04      	subs	r3, #4
 800600e:	617b      	str	r3, [r7, #20]
 8006010:	697b      	ldr	r3, [r7, #20]
 8006012:	f04f 3202 	mov.w	r2, #33686018	; 0x2020202
 8006016:	601a      	str	r2, [r3, #0]
    *--p_stk = (CPU_STK)p_stk_limit;                            /* R1                                                     */
 8006018:	697b      	ldr	r3, [r7, #20]
 800601a:	3b04      	subs	r3, #4
 800601c:	617b      	str	r3, [r7, #20]
 800601e:	683a      	ldr	r2, [r7, #0]
 8006020:	697b      	ldr	r3, [r7, #20]
 8006022:	601a      	str	r2, [r3, #0]
    *--p_stk = (CPU_STK)p_arg;                                  /* R0 : argument                                          */
 8006024:	697b      	ldr	r3, [r7, #20]
 8006026:	3b04      	subs	r3, #4
 8006028:	617b      	str	r3, [r7, #20]
 800602a:	68ba      	ldr	r2, [r7, #8]
 800602c:	697b      	ldr	r3, [r7, #20]
 800602e:	601a      	str	r2, [r3, #0]
                                                                /* Remaining registers saved on process stack             */
    *--p_stk = (CPU_STK)0x11111111u;                            /* R11                                                    */
 8006030:	697b      	ldr	r3, [r7, #20]
 8006032:	3b04      	subs	r3, #4
 8006034:	617b      	str	r3, [r7, #20]
 8006036:	697b      	ldr	r3, [r7, #20]
 8006038:	f04f 3211 	mov.w	r2, #286331153	; 0x11111111
 800603c:	601a      	str	r2, [r3, #0]
    *--p_stk = (CPU_STK)0x10101010u;                            /* R10                                                    */
 800603e:	697b      	ldr	r3, [r7, #20]
 8006040:	3b04      	subs	r3, #4
 8006042:	617b      	str	r3, [r7, #20]
 8006044:	697b      	ldr	r3, [r7, #20]
 8006046:	f04f 3210 	mov.w	r2, #269488144	; 0x10101010
 800604a:	601a      	str	r2, [r3, #0]
    *--p_stk = (CPU_STK)0x09090909u;                            /* R9                                                     */
 800604c:	697b      	ldr	r3, [r7, #20]
 800604e:	3b04      	subs	r3, #4
 8006050:	617b      	str	r3, [r7, #20]
 8006052:	697b      	ldr	r3, [r7, #20]
 8006054:	f04f 3209 	mov.w	r2, #151587081	; 0x9090909
 8006058:	601a      	str	r2, [r3, #0]
    *--p_stk = (CPU_STK)0x08080808u;                            /* R8                                                     */
 800605a:	697b      	ldr	r3, [r7, #20]
 800605c:	3b04      	subs	r3, #4
 800605e:	617b      	str	r3, [r7, #20]
 8006060:	697b      	ldr	r3, [r7, #20]
 8006062:	f04f 3208 	mov.w	r2, #134744072	; 0x8080808
 8006066:	601a      	str	r2, [r3, #0]
    *--p_stk = (CPU_STK)0x07070707u;                            /* R7                                                     */
 8006068:	697b      	ldr	r3, [r7, #20]
 800606a:	3b04      	subs	r3, #4
 800606c:	617b      	str	r3, [r7, #20]
 800606e:	697b      	ldr	r3, [r7, #20]
 8006070:	f04f 3207 	mov.w	r2, #117901063	; 0x7070707
 8006074:	601a      	str	r2, [r3, #0]
    *--p_stk = (CPU_STK)0x06060606u;                            /* R6                                                     */
 8006076:	697b      	ldr	r3, [r7, #20]
 8006078:	3b04      	subs	r3, #4
 800607a:	617b      	str	r3, [r7, #20]
 800607c:	697b      	ldr	r3, [r7, #20]
 800607e:	f04f 3206 	mov.w	r2, #101058054	; 0x6060606
 8006082:	601a      	str	r2, [r3, #0]
    *--p_stk = (CPU_STK)0x05050505u;                            /* R5                                                     */
 8006084:	697b      	ldr	r3, [r7, #20]
 8006086:	3b04      	subs	r3, #4
 8006088:	617b      	str	r3, [r7, #20]
 800608a:	697b      	ldr	r3, [r7, #20]
 800608c:	f04f 3205 	mov.w	r2, #84215045	; 0x5050505
 8006090:	601a      	str	r2, [r3, #0]
    *--p_stk = (CPU_STK)0x04040404u;                            /* R4                                                     */
 8006092:	697b      	ldr	r3, [r7, #20]
 8006094:	3b04      	subs	r3, #4
 8006096:	617b      	str	r3, [r7, #20]
 8006098:	697b      	ldr	r3, [r7, #20]
 800609a:	f04f 3204 	mov.w	r2, #67372036	; 0x4040404
 800609e:	601a      	str	r2, [r3, #0]
        *--p_stk = (CPU_STK)0x3F800000u;                        /* S1                                                     */
        *--p_stk = (CPU_STK)0x00000000u;                        /* S0                                                     */
    }
#endif    

    return (p_stk);
 80060a0:	697b      	ldr	r3, [r7, #20]
}
 80060a2:	4618      	mov	r0, r3
 80060a4:	371c      	adds	r7, #28
 80060a6:	46bd      	mov	sp, r7
 80060a8:	bc80      	pop	{r7}
 80060aa:	4770      	bx	lr
 80060ac:	08002bfd 	.word	0x08002bfd

080060b0 <OSTaskSwHook>:
*                 to the task being switched out (i.e. the preempted task).
*********************************************************************************************************
*/

void  OSTaskSwHook (void)
{
 80060b0:	b580      	push	{r7, lr}
 80060b2:	b082      	sub	sp, #8
 80060b4:	af00      	add	r7, sp, #0
        OS_CPU_FP_Reg_Pop(OSTCBHighRdyPtr->StkPtr);
    }
#endif    

#if OS_CFG_APP_HOOKS_EN > 0u
    if (OS_AppTaskSwHookPtr != (OS_APP_HOOK_VOID)0) {
 80060b6:	4b20      	ldr	r3, [pc, #128]	; (8006138 <OSTaskSwHook+0x88>)
 80060b8:	681b      	ldr	r3, [r3, #0]
 80060ba:	2b00      	cmp	r3, #0
 80060bc:	d002      	beq.n	80060c4 <OSTaskSwHook+0x14>
        (*OS_AppTaskSwHookPtr)();
 80060be:	4b1e      	ldr	r3, [pc, #120]	; (8006138 <OSTaskSwHook+0x88>)
 80060c0:	681b      	ldr	r3, [r3, #0]
 80060c2:	4798      	blx	r3
#if (defined(TRACE_CFG_EN) && (TRACE_CFG_EN > 0u))
    TRACE_OS_TASK_SWITCHED_IN(OSTCBHighRdyPtr);             /* Record the event.                                      */
#endif

#if OS_CFG_TASK_PROFILE_EN > 0u
    ts = OS_TS_GET();
 80060c4:	f001 fa8c 	bl	80075e0 <CPU_TS_TmrRd>
 80060c8:	6078      	str	r0, [r7, #4]
    if (OSTCBCurPtr != OSTCBHighRdyPtr) {
 80060ca:	4b1c      	ldr	r3, [pc, #112]	; (800613c <OSTaskSwHook+0x8c>)
 80060cc:	681a      	ldr	r2, [r3, #0]
 80060ce:	4b1c      	ldr	r3, [pc, #112]	; (8006140 <OSTaskSwHook+0x90>)
 80060d0:	681b      	ldr	r3, [r3, #0]
 80060d2:	429a      	cmp	r2, r3
 80060d4:	d016      	beq.n	8006104 <OSTaskSwHook+0x54>
        OSTCBCurPtr->CyclesDelta  = ts - OSTCBCurPtr->CyclesStart;
 80060d6:	4b19      	ldr	r3, [pc, #100]	; (800613c <OSTaskSwHook+0x8c>)
 80060d8:	681b      	ldr	r3, [r3, #0]
 80060da:	4a18      	ldr	r2, [pc, #96]	; (800613c <OSTaskSwHook+0x8c>)
 80060dc:	6812      	ldr	r2, [r2, #0]
 80060de:	f8d2 2094 	ldr.w	r2, [r2, #148]	; 0x94
 80060e2:	6879      	ldr	r1, [r7, #4]
 80060e4:	1a8a      	subs	r2, r1, r2
 80060e6:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
        OSTCBCurPtr->CyclesTotal += (OS_CYCLES)OSTCBCurPtr->CyclesDelta;
 80060ea:	4b14      	ldr	r3, [pc, #80]	; (800613c <OSTaskSwHook+0x8c>)
 80060ec:	681b      	ldr	r3, [r3, #0]
 80060ee:	4a13      	ldr	r2, [pc, #76]	; (800613c <OSTaskSwHook+0x8c>)
 80060f0:	6812      	ldr	r2, [r2, #0]
 80060f2:	f8d2 1098 	ldr.w	r1, [r2, #152]	; 0x98
 80060f6:	4a11      	ldr	r2, [pc, #68]	; (800613c <OSTaskSwHook+0x8c>)
 80060f8:	6812      	ldr	r2, [r2, #0]
 80060fa:	f8d2 2090 	ldr.w	r2, [r2, #144]	; 0x90
 80060fe:	440a      	add	r2, r1
 8006100:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
    }

    OSTCBHighRdyPtr->CyclesStart = ts;
 8006104:	4b0e      	ldr	r3, [pc, #56]	; (8006140 <OSTaskSwHook+0x90>)
 8006106:	681b      	ldr	r3, [r3, #0]
 8006108:	687a      	ldr	r2, [r7, #4]
 800610a:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
    }
#endif

#if OS_CFG_SCHED_LOCK_TIME_MEAS_EN > 0u
                                                            /* Keep track of per-task scheduler lock time             */
    if (OSTCBCurPtr->SchedLockTimeMax < OSSchedLockTimeMaxCur) {
 800610e:	4b0b      	ldr	r3, [pc, #44]	; (800613c <OSTaskSwHook+0x8c>)
 8006110:	681b      	ldr	r3, [r3, #0]
 8006112:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 8006116:	4b0b      	ldr	r3, [pc, #44]	; (8006144 <OSTaskSwHook+0x94>)
 8006118:	681b      	ldr	r3, [r3, #0]
 800611a:	429a      	cmp	r2, r3
 800611c:	d205      	bcs.n	800612a <OSTaskSwHook+0x7a>
        OSTCBCurPtr->SchedLockTimeMax = OSSchedLockTimeMaxCur;
 800611e:	4b07      	ldr	r3, [pc, #28]	; (800613c <OSTaskSwHook+0x8c>)
 8006120:	681b      	ldr	r3, [r3, #0]
 8006122:	4a08      	ldr	r2, [pc, #32]	; (8006144 <OSTaskSwHook+0x94>)
 8006124:	6812      	ldr	r2, [r2, #0]
 8006126:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
    }
    OSSchedLockTimeMaxCur = (CPU_TS)0;                      /* Reset the per-task value                               */
 800612a:	4b06      	ldr	r3, [pc, #24]	; (8006144 <OSTaskSwHook+0x94>)
 800612c:	2200      	movs	r2, #0
 800612e:	601a      	str	r2, [r3, #0]
#endif
}
 8006130:	bf00      	nop
 8006132:	3708      	adds	r7, #8
 8006134:	46bd      	mov	sp, r7
 8006136:	bd80      	pop	{r7, pc}
 8006138:	200027fc 	.word	0x200027fc
 800613c:	200025f8 	.word	0x200025f8
 8006140:	20002604 	.word	0x20002604
 8006144:	20002608 	.word	0x20002608

08006148 <OSTimeTickHook>:
* Note(s)    : 1) This function is assumed to be called from the Tick ISR.
*********************************************************************************************************
*/

void  OSTimeTickHook (void)
{
 8006148:	b580      	push	{r7, lr}
 800614a:	af00      	add	r7, sp, #0
#if OS_CFG_APP_HOOKS_EN > 0u
    if (OS_AppTimeTickHookPtr != (OS_APP_HOOK_VOID)0) {
 800614c:	4b04      	ldr	r3, [pc, #16]	; (8006160 <OSTimeTickHook+0x18>)
 800614e:	681b      	ldr	r3, [r3, #0]
 8006150:	2b00      	cmp	r3, #0
 8006152:	d002      	beq.n	800615a <OSTimeTickHook+0x12>
        (*OS_AppTimeTickHookPtr)();
 8006154:	4b02      	ldr	r3, [pc, #8]	; (8006160 <OSTimeTickHook+0x18>)
 8006156:	681b      	ldr	r3, [r3, #0]
 8006158:	4798      	blx	r3
    }
#endif
}
 800615a:	bf00      	nop
 800615c:	bd80      	pop	{r7, pc}
 800615e:	bf00      	nop
 8006160:	20002618 	.word	0x20002618

08006164 <OS_CPU_SysTickHandler>:
* Note(s)    : 1) This function MUST be placed on entry 15 of the Cortex-M4 vector table.
*********************************************************************************************************
*/

void  OS_CPU_SysTickHandler (void)
{
 8006164:	b580      	push	{r7, lr}
 8006166:	b082      	sub	sp, #8
 8006168:	af00      	add	r7, sp, #0
    CPU_SR_ALLOC();
 800616a:	2300      	movs	r3, #0
 800616c:	607b      	str	r3, [r7, #4]


    CPU_CRITICAL_ENTER();
 800616e:	f7fa f8b7 	bl	80002e0 <CPU_SR_Save>
 8006172:	6078      	str	r0, [r7, #4]
    OSIntNestingCtr++;                                      /* Tell uC/OS-III that we are starting an ISR             */
 8006174:	4b08      	ldr	r3, [pc, #32]	; (8006198 <OS_CPU_SysTickHandler+0x34>)
 8006176:	781b      	ldrb	r3, [r3, #0]
 8006178:	3301      	adds	r3, #1
 800617a:	b2da      	uxtb	r2, r3
 800617c:	4b06      	ldr	r3, [pc, #24]	; (8006198 <OS_CPU_SysTickHandler+0x34>)
 800617e:	701a      	strb	r2, [r3, #0]
    CPU_CRITICAL_EXIT();
 8006180:	6878      	ldr	r0, [r7, #4]
 8006182:	f7fa f8b1 	bl	80002e8 <CPU_SR_Restore>

    OSTimeTick();                                           /* Call uC/OS-III's OSTimeTick()                          */
 8006186:	f7fe ffe3 	bl	8005150 <OSTimeTick>

    OSIntExit();                                            /* Tell uC/OS-III that we are leaving the ISR             */
 800618a:	f7fd f983 	bl	8003494 <OSIntExit>
}
 800618e:	bf00      	nop
 8006190:	3708      	adds	r7, #8
 8006192:	46bd      	mov	sp, r7
 8006194:	bd80      	pop	{r7, pc}
 8006196:	bf00      	nop
 8006198:	20002624 	.word	0x20002624

0800619c <OS_CPU_SysTickInit>:
* Note(s)    : 1) This function MUST be called after OSStart() & after processor initialization.
*********************************************************************************************************
*/

void  OS_CPU_SysTickInit (CPU_INT32U  cnts)
{
 800619c:	b480      	push	{r7}
 800619e:	b085      	sub	sp, #20
 80061a0:	af00      	add	r7, sp, #0
 80061a2:	6078      	str	r0, [r7, #4]
    CPU_INT32U  prio;


    CPU_REG_NVIC_ST_RELOAD = cnts - 1u;
 80061a4:	4a0f      	ldr	r2, [pc, #60]	; (80061e4 <OS_CPU_SysTickInit+0x48>)
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	3b01      	subs	r3, #1
 80061aa:	6013      	str	r3, [r2, #0]

                                                            /* Set SysTick handler prio.                              */
    prio                   = CPU_REG_NVIC_SHPRI3;
 80061ac:	4b0e      	ldr	r3, [pc, #56]	; (80061e8 <OS_CPU_SysTickInit+0x4c>)
 80061ae:	681b      	ldr	r3, [r3, #0]
 80061b0:	60fb      	str	r3, [r7, #12]
    prio                  &= DEF_BIT_FIELD(24, 0);
 80061b2:	68fb      	ldr	r3, [r7, #12]
 80061b4:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 80061b8:	60fb      	str	r3, [r7, #12]
    prio                  |= DEF_BIT_MASK(OS_CPU_CFG_SYSTICK_PRIO, 24);

    CPU_REG_NVIC_SHPRI3    = prio;
 80061ba:	4a0b      	ldr	r2, [pc, #44]	; (80061e8 <OS_CPU_SysTickInit+0x4c>)
 80061bc:	68fb      	ldr	r3, [r7, #12]
 80061be:	6013      	str	r3, [r2, #0]

                                                            /* Enable timer.                                          */
    CPU_REG_NVIC_ST_CTRL  |= CPU_REG_NVIC_ST_CTRL_CLKSOURCE |
 80061c0:	4a0a      	ldr	r2, [pc, #40]	; (80061ec <OS_CPU_SysTickInit+0x50>)
 80061c2:	4b0a      	ldr	r3, [pc, #40]	; (80061ec <OS_CPU_SysTickInit+0x50>)
 80061c4:	681b      	ldr	r3, [r3, #0]
 80061c6:	f043 0305 	orr.w	r3, r3, #5
 80061ca:	6013      	str	r3, [r2, #0]
                             CPU_REG_NVIC_ST_CTRL_ENABLE;
                                                            /* Enable timer interrupt.                                */
    CPU_REG_NVIC_ST_CTRL  |= CPU_REG_NVIC_ST_CTRL_TICKINT;
 80061cc:	4a07      	ldr	r2, [pc, #28]	; (80061ec <OS_CPU_SysTickInit+0x50>)
 80061ce:	4b07      	ldr	r3, [pc, #28]	; (80061ec <OS_CPU_SysTickInit+0x50>)
 80061d0:	681b      	ldr	r3, [r3, #0]
 80061d2:	f043 0302 	orr.w	r3, r3, #2
 80061d6:	6013      	str	r3, [r2, #0]
}
 80061d8:	bf00      	nop
 80061da:	3714      	adds	r7, #20
 80061dc:	46bd      	mov	sp, r7
 80061de:	bc80      	pop	{r7}
 80061e0:	4770      	bx	lr
 80061e2:	bf00      	nop
 80061e4:	e000e014 	.word	0xe000e014
 80061e8:	e000ed20 	.word	0xe000ed20
 80061ec:	e000e010 	.word	0xe000e010

080061f0 <NVIC_EnableIRQ>:
    The function enables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80061f0:	b480      	push	{r7}
 80061f2:	b083      	sub	sp, #12
 80061f4:	af00      	add	r7, sp, #0
 80061f6:	4603      	mov	r3, r0
 80061f8:	71fb      	strb	r3, [r7, #7]
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
 80061fa:	4908      	ldr	r1, [pc, #32]	; (800621c <NVIC_EnableIRQ+0x2c>)
 80061fc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006200:	095b      	lsrs	r3, r3, #5
 8006202:	79fa      	ldrb	r2, [r7, #7]
 8006204:	f002 021f 	and.w	r2, r2, #31
 8006208:	2001      	movs	r0, #1
 800620a:	fa00 f202 	lsl.w	r2, r0, r2
 800620e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8006212:	bf00      	nop
 8006214:	370c      	adds	r7, #12
 8006216:	46bd      	mov	sp, r7
 8006218:	bc80      	pop	{r7}
 800621a:	4770      	bx	lr
 800621c:	e000e100 	.word	0xe000e100

08006220 <NVIC_SetPriority>:

    \param [in]      IRQn  Interrupt number.
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8006220:	b480      	push	{r7}
 8006222:	b083      	sub	sp, #12
 8006224:	af00      	add	r7, sp, #0
 8006226:	4603      	mov	r3, r0
 8006228:	6039      	str	r1, [r7, #0]
 800622a:	71fb      	strb	r3, [r7, #7]
  if(IRQn < 0) {
 800622c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006230:	2b00      	cmp	r3, #0
 8006232:	da0b      	bge.n	800624c <NVIC_SetPriority+0x2c>
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
 8006234:	490d      	ldr	r1, [pc, #52]	; (800626c <NVIC_SetPriority+0x4c>)
 8006236:	79fb      	ldrb	r3, [r7, #7]
 8006238:	f003 030f 	and.w	r3, r3, #15
 800623c:	3b04      	subs	r3, #4
 800623e:	683a      	ldr	r2, [r7, #0]
 8006240:	b2d2      	uxtb	r2, r2
 8006242:	0092      	lsls	r2, r2, #2
 8006244:	b2d2      	uxtb	r2, r2
 8006246:	440b      	add	r3, r1
 8006248:	761a      	strb	r2, [r3, #24]
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
}
 800624a:	e009      	b.n	8006260 <NVIC_SetPriority+0x40>
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
 800624c:	4908      	ldr	r1, [pc, #32]	; (8006270 <NVIC_SetPriority+0x50>)
 800624e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006252:	683a      	ldr	r2, [r7, #0]
 8006254:	b2d2      	uxtb	r2, r2
 8006256:	0092      	lsls	r2, r2, #2
 8006258:	b2d2      	uxtb	r2, r2
 800625a:	440b      	add	r3, r1
 800625c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8006260:	bf00      	nop
 8006262:	370c      	adds	r7, #12
 8006264:	46bd      	mov	sp, r7
 8006266:	bc80      	pop	{r7}
 8006268:	4770      	bx	lr
 800626a:	bf00      	nop
 800626c:	e000ed00 	.word	0xe000ed00
 8006270:	e000e100 	.word	0xe000e100

08006274 <XMC_CCU4_StartPrescaler>:
 * \par<b>Related APIs:</b><br>
 * XMC_CCU4_Init()<BR> XMC_CCU4_EnableClock()<BR> XMC_CCU4_DisableClock()<BR> XMC_CCU4_StartPrescaler()<BR>
 * XMC_CCU4_StopPrescaler().
 */
__STATIC_INLINE void XMC_CCU4_StartPrescaler(XMC_CCU4_MODULE_t *const module)
{
 8006274:	b480      	push	{r7}
 8006276:	b083      	sub	sp, #12
 8006278:	af00      	add	r7, sp, #0
 800627a:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("XMC_CCU4_StartPrescaler:Invalid Module Pointer", XMC_CCU4_IsValidModule(module));
  module->GIDLC |= (uint32_t) CCU4_GIDLC_SPRB_Msk;
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	68db      	ldr	r3, [r3, #12]
 8006280:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	60da      	str	r2, [r3, #12]
}
 8006288:	bf00      	nop
 800628a:	370c      	adds	r7, #12
 800628c:	46bd      	mov	sp, r7
 800628e:	bc80      	pop	{r7}
 8006290:	4770      	bx	lr
 8006292:	bf00      	nop

08006294 <XMC_CCU4_EnableClock>:
 *
 * \par<b>Related APIs:</b><br>
 * XMC_CCU4_DisableClock()<BR> XMC_CCU4_EnableMultipleClocks()<BR> XMC_CCU4_StartPrescaler()<BR> XMC_CCU4_StopPrescaler().
 */
__STATIC_INLINE void XMC_CCU4_EnableClock(XMC_CCU4_MODULE_t *const module, const uint8_t slice_number)
{
 8006294:	b480      	push	{r7}
 8006296:	b083      	sub	sp, #12
 8006298:	af00      	add	r7, sp, #0
 800629a:	6078      	str	r0, [r7, #4]
 800629c:	460b      	mov	r3, r1
 800629e:	70fb      	strb	r3, [r7, #3]
  XMC_ASSERT("XMC_CCU4_EnableClock:Invalid Module Pointer", XMC_CCU4_IsValidModule(module));
  XMC_ASSERT("XMC_CCU4_EnableClock:Invalid Slice Number", (slice_number < 4U));

  module->GIDLC |= ((uint32_t) 1) << slice_number;
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	68da      	ldr	r2, [r3, #12]
 80062a4:	78fb      	ldrb	r3, [r7, #3]
 80062a6:	2101      	movs	r1, #1
 80062a8:	fa01 f303 	lsl.w	r3, r1, r3
 80062ac:	431a      	orrs	r2, r3
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	60da      	str	r2, [r3, #12]
}
 80062b2:	bf00      	nop
 80062b4:	370c      	adds	r7, #12
 80062b6:	46bd      	mov	sp, r7
 80062b8:	bc80      	pop	{r7}
 80062ba:	4770      	bx	lr

080062bc <XMC_CCU4_SLICE_StartTimer>:
 *
 * \par<b>Related APIs:</b><br>
 *  XMC_CCU4_SLICE_StopTimer().
 */
__STATIC_INLINE void XMC_CCU4_SLICE_StartTimer(XMC_CCU4_SLICE_t *const slice)
{
 80062bc:	b480      	push	{r7}
 80062be:	b083      	sub	sp, #12
 80062c0:	af00      	add	r7, sp, #0
 80062c2:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("XMC_CCU4_SLICE_StartTimer:Invalid Slice Pointer", XMC_CCU4_IsValidSlice(slice));
  slice->TCSET = CCU4_CC4_TCSET_TRBS_Msk;
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	2201      	movs	r2, #1
 80062c8:	60da      	str	r2, [r3, #12]
}
 80062ca:	bf00      	nop
 80062cc:	370c      	adds	r7, #12
 80062ce:	46bd      	mov	sp, r7
 80062d0:	bc80      	pop	{r7}
 80062d2:	4770      	bx	lr

080062d4 <XMC_CCU4_SLICE_SetTimerPeriodMatch>:
 *
 * \par<b>Related APIs:</b><br>
 *  XMC_CCU4_SLICE_GetTimerPeriodMatch().
 */
__STATIC_INLINE void XMC_CCU4_SLICE_SetTimerPeriodMatch(XMC_CCU4_SLICE_t *const slice, const uint16_t period_val)
{
 80062d4:	b480      	push	{r7}
 80062d6:	b083      	sub	sp, #12
 80062d8:	af00      	add	r7, sp, #0
 80062da:	6078      	str	r0, [r7, #4]
 80062dc:	460b      	mov	r3, r1
 80062de:	807b      	strh	r3, [r7, #2]
  XMC_ASSERT("XMC_CCU4_SLICE_SetTimerPeriodMatch:Invalid Slice Pointer", XMC_CCU4_IsValidSlice(slice));
  slice->PRS = (uint32_t) period_val;
 80062e0:	887a      	ldrh	r2, [r7, #2]
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	635a      	str	r2, [r3, #52]	; 0x34
}
 80062e6:	bf00      	nop
 80062e8:	370c      	adds	r7, #12
 80062ea:	46bd      	mov	sp, r7
 80062ec:	bc80      	pop	{r7}
 80062ee:	4770      	bx	lr

080062f0 <XMC_CCU4_SLICE_SetTimerCompareMatch>:
 *
 * \par<b>Related APIs:</b><br>
 *  XMC_CCU4_SLICE_GetTimerPeriodMatch().
 */
__STATIC_INLINE void XMC_CCU4_SLICE_SetTimerCompareMatch(XMC_CCU4_SLICE_t *const slice, const uint16_t compare_val)
{
 80062f0:	b480      	push	{r7}
 80062f2:	b083      	sub	sp, #12
 80062f4:	af00      	add	r7, sp, #0
 80062f6:	6078      	str	r0, [r7, #4]
 80062f8:	460b      	mov	r3, r1
 80062fa:	807b      	strh	r3, [r7, #2]
  XMC_ASSERT("XMC_CCU4_SLICE_SetTimerCompareMatch:Invalid Slice Pointer", XMC_CCU4_IsValidSlice(slice));
  slice->CRS = (uint32_t) compare_val;
 80062fc:	887a      	ldrh	r2, [r7, #2]
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	63da      	str	r2, [r3, #60]	; 0x3c
}
 8006302:	bf00      	nop
 8006304:	370c      	adds	r7, #12
 8006306:	46bd      	mov	sp, r7
 8006308:	bc80      	pop	{r7}
 800630a:	4770      	bx	lr

0800630c <XMC_CCU4_EnableShadowTransfer>:
 *
 * \par<b>Related APIs:</b><br>
 *  None.
 */
__STATIC_INLINE void XMC_CCU4_EnableShadowTransfer(XMC_CCU4_MODULE_t *const module, const uint32_t shadow_transfer_msk)
{
 800630c:	b480      	push	{r7}
 800630e:	b083      	sub	sp, #12
 8006310:	af00      	add	r7, sp, #0
 8006312:	6078      	str	r0, [r7, #4]
 8006314:	6039      	str	r1, [r7, #0]
  XMC_ASSERT("XMC_CCU4_EnableShadowTransfer:Invalid Slice Pointer", XMC_CCU4_IsValidModule(module));
  module->GCSS |= (uint32_t)shadow_transfer_msk;  
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	691a      	ldr	r2, [r3, #16]
 800631a:	683b      	ldr	r3, [r7, #0]
 800631c:	431a      	orrs	r2, r3
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	611a      	str	r2, [r3, #16]
}
 8006322:	bf00      	nop
 8006324:	370c      	adds	r7, #12
 8006326:	46bd      	mov	sp, r7
 8006328:	bc80      	pop	{r7}
 800632a:	4770      	bx	lr

0800632c <XMC_CCU4_SLICE_EnableEvent>:
 *  XMC_CCU4_SLICE_SetInterruptNode()<BR> XMC_CCU4_SLICE_EnableMultipleEvents()<BR> XMC_CCU4_SLICE_DisableEvent()<BR>
 *  XMC_CCU4_SLICE_DisableMultipleEvents().
 */
__STATIC_INLINE void XMC_CCU4_SLICE_EnableEvent(XMC_CCU4_SLICE_t *const slice,
                                                const XMC_CCU4_SLICE_IRQ_ID_t event)
{
 800632c:	b480      	push	{r7}
 800632e:	b083      	sub	sp, #12
 8006330:	af00      	add	r7, sp, #0
 8006332:	6078      	str	r0, [r7, #4]
 8006334:	460b      	mov	r3, r1
 8006336:	70fb      	strb	r3, [r7, #3]
  XMC_ASSERT("XMC_CCU4_SLICE_EnableEvent:Invalid Slice Pointer", XMC_CCU4_IsValidSlice(slice));
  XMC_ASSERT("XMC_CCU4_SLICE_EnableEvent:Invalid SR event", XMC_CCU4_SLICE_CHECK_INTERRUPT(event));
  slice->INTE |= ((uint32_t) 1) << ((uint32_t) event);
 8006338:	687b      	ldr	r3, [r7, #4]
 800633a:	f8d3 20a4 	ldr.w	r2, [r3, #164]	; 0xa4
 800633e:	78fb      	ldrb	r3, [r7, #3]
 8006340:	2101      	movs	r1, #1
 8006342:	fa01 f303 	lsl.w	r3, r1, r3
 8006346:	431a      	orrs	r2, r3
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
}
 800634e:	bf00      	nop
 8006350:	370c      	adds	r7, #12
 8006352:	46bd      	mov	sp, r7
 8006354:	bc80      	pop	{r7}
 8006356:	4770      	bx	lr

08006358 <XMC_SCU_SetCcuTriggerHigh>:
 * the timer using this API.<BR>
 * \par<b>Related APIs:</b><BR>
 * XMC_CCU4_SLICE_StartConfig(), XMC_CCU4_SLICE_SetInput(), XMC_SCU_SetCcuTriggerLow()\n\n\n
 */
__STATIC_INLINE void XMC_SCU_SetCcuTriggerHigh(const uint32_t trigger)
{
 8006358:	b480      	push	{r7}
 800635a:	b083      	sub	sp, #12
 800635c:	af00      	add	r7, sp, #0
 800635e:	6078      	str	r0, [r7, #4]
  SCU_GENERAL->CCUCON |= (uint32_t)trigger;
 8006360:	4905      	ldr	r1, [pc, #20]	; (8006378 <XMC_SCU_SetCcuTriggerHigh+0x20>)
 8006362:	4b05      	ldr	r3, [pc, #20]	; (8006378 <XMC_SCU_SetCcuTriggerHigh+0x20>)
 8006364:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	4313      	orrs	r3, r2
 800636a:	64cb      	str	r3, [r1, #76]	; 0x4c
}
 800636c:	bf00      	nop
 800636e:	370c      	adds	r7, #12
 8006370:	46bd      	mov	sp, r7
 8006372:	bc80      	pop	{r7}
 8006374:	4770      	bx	lr
 8006376:	bf00      	nop
 8006378:	50004000 	.word	0x50004000

0800637c <BSP_CCU4_Init>:
#include "../../XMCLIB/inc/xmc4_ccu4_map.h"



_Bool BSP_CCU4_Init (void)
{
 800637c:	b580      	push	{r7, lr}
 800637e:	b084      	sub	sp, #16
 8006380:	af00      	add	r7, sp, #0
	XMC_CCU4_SLICE_COMPARE_CONFIG_t g_timer_object =
 8006382:	f107 0308 	add.w	r3, r7, #8
 8006386:	2200      	movs	r2, #0
 8006388:	601a      	str	r2, [r3, #0]
 800638a:	605a      	str	r2, [r3, #4]
 800638c:	7a3b      	ldrb	r3, [r7, #8]
 800638e:	f043 0302 	orr.w	r3, r3, #2
 8006392:	723b      	strb	r3, [r7, #8]
 8006394:	7b3b      	ldrb	r3, [r7, #12]
 8006396:	2208      	movs	r2, #8
 8006398:	f362 0303 	bfi	r3, r2, #0, #4
 800639c:	733b      	strb	r3, [r7, #12]
		};
	};*/

	  /* Local variable which holds configuration of Event-1 */
	XMC_CCU4_SLICE_EVENT_CONFIG_t config;
	config.duration = XMC_CCU4_SLICE_EVENT_FILTER_DISABLED;
 800639e:	2300      	movs	r3, #0
 80063a0:	71fb      	strb	r3, [r7, #7]
	config.edge     = XMC_CCU4_SLICE_EVENT_EDGE_SENSITIVITY_RISING_EDGE;
 80063a2:	2301      	movs	r3, #1
 80063a4:	717b      	strb	r3, [r7, #5]
	config.level    = XMC_CCU4_SLICE_EVENT_LEVEL_SENSITIVITY_ACTIVE_HIGH; /* Not needed */
 80063a6:	2300      	movs	r3, #0
 80063a8:	71bb      	strb	r3, [r7, #6]
	config.mapped_input = XMC_CCU4_SLICE_INPUT_I;
 80063aa:	2308      	movs	r3, #8
 80063ac:	713b      	strb	r3, [r7, #4]

	/* Ensure fCCU reaches CCU42 */
	XMC_CCU4_SetModuleClock(MODULE_PTR, XMC_CCU4_CLOCK_SCU);
 80063ae:	2100      	movs	r1, #0
 80063b0:	482d      	ldr	r0, [pc, #180]	; (8006468 <BSP_CCU4_Init+0xec>)
 80063b2:	f001 fb19 	bl	80079e8 <XMC_CCU4_SetModuleClock>
	XMC_CCU4_Init(MODULE_PTR, XMC_CCU4_SLICE_MCMS_ACTION_TRANSFER_PR_CR);
 80063b6:	2100      	movs	r1, #0
 80063b8:	482b      	ldr	r0, [pc, #172]	; (8006468 <BSP_CCU4_Init+0xec>)
 80063ba:	f001 faf5 	bl	80079a8 <XMC_CCU4_Init>

	/* Get the slice out of idle mode */
	XMC_CCU4_EnableClock(MODULE_PTR, SLICE_NUMBER);
 80063be:	2100      	movs	r1, #0
 80063c0:	4829      	ldr	r0, [pc, #164]	; (8006468 <BSP_CCU4_Init+0xec>)
 80063c2:	f7ff ff67 	bl	8006294 <XMC_CCU4_EnableClock>
/* Start the prescaler and restore clocks to slices */
	XMC_CCU4_StartPrescaler(MODULE_PTR);
 80063c6:	4828      	ldr	r0, [pc, #160]	; (8006468 <BSP_CCU4_Init+0xec>)
 80063c8:	f7ff ff54 	bl	8006274 <XMC_CCU4_StartPrescaler>

/* Initialize the Slice */
	XMC_CCU4_SLICE_CompareInit(SLICE_PTR, &g_timer_object);
 80063cc:	f107 0308 	add.w	r3, r7, #8
 80063d0:	4619      	mov	r1, r3
 80063d2:	4826      	ldr	r0, [pc, #152]	; (800646c <BSP_CCU4_Init+0xf0>)
 80063d4:	f001 fb22 	bl	8007a1c <XMC_CCU4_SLICE_CompareInit>
/* Enable compare match and period match events */
	XMC_CCU4_SLICE_EnableEvent(SLICE_PTR, XMC_CCU4_SLICE_IRQ_ID_PERIOD_MATCH);
 80063d8:	2100      	movs	r1, #0
 80063da:	4824      	ldr	r0, [pc, #144]	; (800646c <BSP_CCU4_Init+0xf0>)
 80063dc:	f7ff ffa6 	bl	800632c <XMC_CCU4_SLICE_EnableEvent>
	XMC_CCU4_SLICE_EnableEvent(SLICE_PTR, XMC_CCU4_SLICE_IRQ_ID_COMPARE_MATCH_UP);
 80063e0:	2102      	movs	r1, #2
 80063e2:	4822      	ldr	r0, [pc, #136]	; (800646c <BSP_CCU4_Init+0xf0>)
 80063e4:	f7ff ffa2 	bl	800632c <XMC_CCU4_SLICE_EnableEvent>
/* Connect period match event to SR0 */
	XMC_CCU4_SLICE_SetInterruptNode(SLICE_PTR, XMC_CCU4_SLICE_IRQ_ID_PERIOD_MATCH, XMC_CCU4_SLICE_SR_ID_0);
 80063e8:	2200      	movs	r2, #0
 80063ea:	2100      	movs	r1, #0
 80063ec:	481f      	ldr	r0, [pc, #124]	; (800646c <BSP_CCU4_Init+0xf0>)
 80063ee:	f001 fbe3 	bl	8007bb8 <XMC_CCU4_SLICE_SetInterruptNode>

/* Connect compare match event to SR1 */
	XMC_CCU4_SLICE_SetInterruptNode(SLICE_PTR, XMC_CCU4_SLICE_IRQ_ID_COMPARE_MATCH_UP, XMC_CCU4_SLICE_SR_ID_1);
 80063f2:	2201      	movs	r2, #1
 80063f4:	2102      	movs	r1, #2
 80063f6:	481d      	ldr	r0, [pc, #116]	; (800646c <BSP_CCU4_Init+0xf0>)
 80063f8:	f001 fbde 	bl	8007bb8 <XMC_CCU4_SLICE_SetInterruptNode>

/* Configure NVIC */
	/* Set priority */
	NVIC_SetPriority(CCU40_0_IRQn, 10U);
 80063fc:	210a      	movs	r1, #10
 80063fe:	202c      	movs	r0, #44	; 0x2c
 8006400:	f7ff ff0e 	bl	8006220 <NVIC_SetPriority>
	NVIC_SetPriority(CCU40_1_IRQn, 10U);
 8006404:	210a      	movs	r1, #10
 8006406:	202d      	movs	r0, #45	; 0x2d
 8006408:	f7ff ff0a 	bl	8006220 <NVIC_SetPriority>
	//NVIC_SetPriority(CCU40_3_IRQn, 10U);
	/* Enable IRQ */
	NVIC_EnableIRQ(CCU40_0_IRQn);
 800640c:	202c      	movs	r0, #44	; 0x2c
 800640e:	f7ff feef 	bl	80061f0 <NVIC_EnableIRQ>
	NVIC_EnableIRQ(CCU40_1_IRQn);
 8006412:	202d      	movs	r0, #45	; 0x2d
 8006414:	f7ff feec 	bl	80061f0 <NVIC_EnableIRQ>
	/* Program a very large value into PR and CR */
	XMC_CCU4_SLICE_SetTimerPeriodMatch(SLICE_PTR, PERIODE); //65500U
 8006418:	f242 419e 	movw	r1, #9374	; 0x249e
 800641c:	4813      	ldr	r0, [pc, #76]	; (800646c <BSP_CCU4_Init+0xf0>)
 800641e:	f7ff ff59 	bl	80062d4 <XMC_CCU4_SLICE_SetTimerPeriodMatch>
	XMC_CCU4_SLICE_SetTimerCompareMatch(SLICE_PTR, CAPTURE1);//32000U
 8006422:	f44f 61e1 	mov.w	r1, #1800	; 0x708
 8006426:	4811      	ldr	r0, [pc, #68]	; (800646c <BSP_CCU4_Init+0xf0>)
 8006428:	f7ff ff62 	bl	80062f0 <XMC_CCU4_SLICE_SetTimerCompareMatch>

	/* Enable shadow transfer */
	XMC_CCU4_EnableShadowTransfer(MODULE_PTR, 							\
 800642c:	2105      	movs	r1, #5
 800642e:	480e      	ldr	r0, [pc, #56]	; (8006468 <BSP_CCU4_Init+0xec>)
 8006430:	f7ff ff6c 	bl	800630c <XMC_CCU4_EnableShadowTransfer>
			(uint32_t)(XMC_CCU4_SHADOW_TRANSFER_SLICE_0|				\
			XMC_CCU4_SHADOW_TRANSFER_PRESCALER_SLICE_0));
	/* Configure Event-1 and map it to Input-I */
	XMC_CCU4_SLICE_ConfigureEvent(SLICE_PTR, XMC_CCU4_SLICE_EVENT_0, &config);
 8006434:	1d3b      	adds	r3, r7, #4
 8006436:	461a      	mov	r2, r3
 8006438:	2101      	movs	r1, #1
 800643a:	480c      	ldr	r0, [pc, #48]	; (800646c <BSP_CCU4_Init+0xf0>)
 800643c:	f001 fb52 	bl	8007ae4 <XMC_CCU4_SLICE_ConfigureEvent>
	/* Map Event-1 to Start function */
	XMC_CCU4_SLICE_StartConfig(SLICE_PTR, XMC_CCU4_SLICE_EVENT_0, XMC_CCU4_SLICE_START_MODE_TIMER_START_CLEAR);
 8006440:	2201      	movs	r2, #1
 8006442:	2101      	movs	r1, #1
 8006444:	4809      	ldr	r0, [pc, #36]	; (800646c <BSP_CCU4_Init+0xf0>)
 8006446:	f001 fb1f 	bl	8007a88 <XMC_CCU4_SLICE_StartConfig>

	/* Generate an external start trigger */
	XMC_SCU_SetCcuTriggerHigh(CAPCOM_MASK);
 800644a:	2001      	movs	r0, #1
 800644c:	f7ff ff84 	bl	8006358 <XMC_SCU_SetCcuTriggerHigh>
	XMC_CCU4_EnableClock(MODULE_PTR, SLICE_NUMBER);
 8006450:	2100      	movs	r1, #0
 8006452:	4805      	ldr	r0, [pc, #20]	; (8006468 <BSP_CCU4_Init+0xec>)
 8006454:	f7ff ff1e 	bl	8006294 <XMC_CCU4_EnableClock>
	XMC_CCU4_SLICE_StartTimer(SLICE_PTR);
 8006458:	4804      	ldr	r0, [pc, #16]	; (800646c <BSP_CCU4_Init+0xf0>)
 800645a:	f7ff ff2f 	bl	80062bc <XMC_CCU4_SLICE_StartTimer>
	return true;
 800645e:	2301      	movs	r3, #1
}
 8006460:	4618      	mov	r0, r3
 8006462:	3710      	adds	r7, #16
 8006464:	46bd      	mov	sp, r7
 8006466:	bd80      	pop	{r7, pc}
 8006468:	4000c000 	.word	0x4000c000
 800646c:	4000c100 	.word	0x4000c100

08006470 <CCU40_0_SetCapture>:

void CCU40_0_SetCapture(int dc){
 8006470:	b580      	push	{r7, lr}
 8006472:	b082      	sub	sp, #8
 8006474:	af00      	add	r7, sp, #0
 8006476:	6078      	str	r0, [r7, #4]
	XMC_CCU4_SLICE_SetTimerCompareMatch(SLICE_PTR, (PERIODE/(dc*10)));
 8006478:	687a      	ldr	r2, [r7, #4]
 800647a:	4613      	mov	r3, r2
 800647c:	009b      	lsls	r3, r3, #2
 800647e:	4413      	add	r3, r2
 8006480:	005b      	lsls	r3, r3, #1
 8006482:	461a      	mov	r2, r3
 8006484:	f242 439e 	movw	r3, #9374	; 0x249e
 8006488:	fbb3 f3f2 	udiv	r3, r3, r2
 800648c:	b29b      	uxth	r3, r3
 800648e:	4619      	mov	r1, r3
 8006490:	4805      	ldr	r0, [pc, #20]	; (80064a8 <CCU40_0_SetCapture+0x38>)
 8006492:	f7ff ff2d 	bl	80062f0 <XMC_CCU4_SLICE_SetTimerCompareMatch>
	XMC_CCU4_EnableShadowTransfer(MODULE_PTR,XMC_CCU4_SHADOW_TRANSFER_SLICE_0);
 8006496:	2101      	movs	r1, #1
 8006498:	4804      	ldr	r0, [pc, #16]	; (80064ac <CCU40_0_SetCapture+0x3c>)
 800649a:	f7ff ff37 	bl	800630c <XMC_CCU4_EnableShadowTransfer>
}
 800649e:	bf00      	nop
 80064a0:	3708      	adds	r7, #8
 80064a2:	46bd      	mov	sp, r7
 80064a4:	bd80      	pop	{r7, pc}
 80064a6:	bf00      	nop
 80064a8:	4000c100 	.word	0x4000c100
 80064ac:	4000c000 	.word	0x4000c000

080064b0 <XMC_SCU_SetCcuTriggerHigh>:
 * The input signal for the CCU slice should be selected as SCU input.
 * The above mentioned configurations can be made using the CCU LLD API XMC_CCU4_SLICE_StartConfig(). 
 * CCU timer slice should be started using XMC_CCU4_SLICE_StartTimer() before triggering 
 * the timer using this API.<BR>
 * \par<b>Related APIs:</b><BR>
 * XMC_CCU4_SLICE_StartConfig(), XMC_CCU4_SLICE_SetInput(), XMC_SCU_SetCcuTriggerLow()\n\n\n
 80064b0:	b480      	push	{r7}
 80064b2:	b083      	sub	sp, #12
 80064b4:	af00      	add	r7, sp, #0
 80064b6:	6078      	str	r0, [r7, #4]
 */
 80064b8:	4905      	ldr	r1, [pc, #20]	; (80064d0 <XMC_SCU_SetCcuTriggerHigh+0x20>)
 80064ba:	4b05      	ldr	r3, [pc, #20]	; (80064d0 <XMC_SCU_SetCcuTriggerHigh+0x20>)
 80064bc:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80064be:	687b      	ldr	r3, [r7, #4]
 80064c0:	4313      	orrs	r3, r2
 80064c2:	64cb      	str	r3, [r1, #76]	; 0x4c
__STATIC_INLINE void XMC_SCU_SetCcuTriggerHigh(const uint32_t trigger)
 80064c4:	bf00      	nop
 80064c6:	370c      	adds	r7, #12
 80064c8:	46bd      	mov	sp, r7
 80064ca:	bc80      	pop	{r7}
 80064cc:	4770      	bx	lr
 80064ce:	bf00      	nop
 80064d0:	50004000 	.word	0x50004000

080064d4 <XMC_SCU_SetCcuTriggerLow>:
 * The input signal for the CCU slice should be selected as SCU input.
 * The above mentioned configurations can be made using the CCU LLD API XMC_CCU4_SLICE_StartConfig(). 
 * CCU timer slice should be started using XMC_CCU4_SLICE_StartTimer() before triggering 
 * the timer using this API.<BR>
 * \par<b>Related APIs:</b><BR>
 * XMC_CCU4_SLICE_StartConfig(), XMC_CCU4_SLICE_SetInput(), XMC_SCU_SetCcuTriggerHigh()\n\n\n
 80064d4:	b480      	push	{r7}
 80064d6:	b083      	sub	sp, #12
 80064d8:	af00      	add	r7, sp, #0
 80064da:	6078      	str	r0, [r7, #4]
 */
 80064dc:	4905      	ldr	r1, [pc, #20]	; (80064f4 <XMC_SCU_SetCcuTriggerLow+0x20>)
 80064de:	4b05      	ldr	r3, [pc, #20]	; (80064f4 <XMC_SCU_SetCcuTriggerLow+0x20>)
 80064e0:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	43db      	mvns	r3, r3
 80064e6:	4013      	ands	r3, r2
 80064e8:	64cb      	str	r3, [r1, #76]	; 0x4c
__STATIC_INLINE void XMC_SCU_SetCcuTriggerLow(const uint32_t trigger)
 80064ea:	bf00      	nop
 80064ec:	370c      	adds	r7, #12
 80064ee:	46bd      	mov	sp, r7
 80064f0:	bc80      	pop	{r7}
 80064f2:	4770      	bx	lr
 80064f4:	50004000 	.word	0x50004000

080064f8 <XMC_CCU4_SLICE_ClearEvent>:
/**
 * @param slice Constant pointer to CC4 Slice
 * @param reg_num The capture register from which the captured value is to be retrieved
 *                Range: [0,3]
 * @return <BR>
 *    uint32_t  Returns the Capture register value.
 80064f8:	b480      	push	{r7}
 80064fa:	b083      	sub	sp, #12
 80064fc:	af00      	add	r7, sp, #0
 80064fe:	6078      	str	r0, [r7, #4]
 8006500:	460b      	mov	r3, r1
 8006502:	70fb      	strb	r3, [r7, #3]
 *              Range: [0 to 0x1FFFFF]
 *
 * \par<b>Description:</b><br>
 8006504:	687b      	ldr	r3, [r7, #4]
 8006506:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 800650a:	78fb      	ldrb	r3, [r7, #3]
 800650c:	2101      	movs	r1, #1
 800650e:	fa01 f303 	lsl.w	r3, r1, r3
 8006512:	431a      	orrs	r2, r3
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
 * Retrieves timer value which has been captured in the Capture registers, by reading CC4yCV[\b reg_num] register.\n\n
 800651a:	bf00      	nop
 800651c:	370c      	adds	r7, #12
 800651e:	46bd      	mov	sp, r7
 8006520:	bc80      	pop	{r7}
 8006522:	4770      	bx	lr

08006524 <BSP_IntDisAll>:
 * \params   none
 * \returns  none
 * \brief    disable all interrupts
 */
void  BSP_IntDisAll (void)
{
 8006524:	b580      	push	{r7, lr}
 8006526:	af00      	add	r7, sp, #0
	CPU_IntDis();
 8006528:	f7f9 fed6 	bl	80002d8 <CPU_IntDis>
}
 800652c:	bf00      	nop
 800652e:	bd80      	pop	{r7, pc}

08006530 <BSP_IntEn>:
 * \params   int_id ... interrupt to enable
 * \returns  none
 * \brief    enable interrupt
 */
void  BSP_IntEn (CPU_DATA  int_id)
{
 8006530:	b580      	push	{r7, lr}
 8006532:	b082      	sub	sp, #8
 8006534:	af00      	add	r7, sp, #0
 8006536:	6078      	str	r0, [r7, #4]
	if (int_id < BSP_INT_ID_MAX) {
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	2b6f      	cmp	r3, #111	; 0x6f
 800653c:	d806      	bhi.n	800654c <BSP_IntEn+0x1c>
		CPU_IntSrcEn (int_id + 16);
 800653e:	687b      	ldr	r3, [r7, #4]
 8006540:	b2db      	uxtb	r3, r3
 8006542:	3310      	adds	r3, #16
 8006544:	b2db      	uxtb	r3, r3
 8006546:	4618      	mov	r0, r3
 8006548:	f7fb fafe 	bl	8001b48 <CPU_IntSrcEn>
	}
}
 800654c:	bf00      	nop
 800654e:	3708      	adds	r7, #8
 8006550:	46bd      	mov	sp, r7
 8006552:	bd80      	pop	{r7, pc}

08006554 <BSP_IntVectSet>:
 *           isr ...... handler to assign
 * \returns  none
 * \brief    assign ISR handler
 */
void  BSP_IntVectSet (CPU_DATA int_id, CPU_FNCT_VOID  isr)
{
 8006554:	b580      	push	{r7, lr}
 8006556:	b084      	sub	sp, #16
 8006558:	af00      	add	r7, sp, #0
 800655a:	6078      	str	r0, [r7, #4]
 800655c:	6039      	str	r1, [r7, #0]
	CPU_SR_ALLOC();
 800655e:	2300      	movs	r3, #0
 8006560:	60fb      	str	r3, [r7, #12]

	if (int_id < BSP_INT_ID_MAX) {
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	2b6f      	cmp	r3, #111	; 0x6f
 8006566:	d80a      	bhi.n	800657e <BSP_IntVectSet+0x2a>
		CPU_CRITICAL_ENTER();
 8006568:	f7f9 feba 	bl	80002e0 <CPU_SR_Save>
 800656c:	60f8      	str	r0, [r7, #12]
		BSP_IntVectTbl[int_id] = isr;
 800656e:	4906      	ldr	r1, [pc, #24]	; (8006588 <BSP_IntVectSet+0x34>)
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	683a      	ldr	r2, [r7, #0]
 8006574:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		CPU_CRITICAL_EXIT();
 8006578:	68f8      	ldr	r0, [r7, #12]
 800657a:	f7f9 feb5 	bl	80002e8 <CPU_SR_Restore>
	}
}
 800657e:	bf00      	nop
 8006580:	3710      	adds	r7, #16
 8006582:	46bd      	mov	sp, r7
 8006584:	bd80      	pop	{r7, pc}
 8006586:	bf00      	nop
 8006588:	20001ce4 	.word	0x20001ce4

0800658c <BSP_IntInit>:
 * \params   none
 * \returns  none
 * \brief    initialize interrupts
 */
void  BSP_IntInit (void)
{
 800658c:	b580      	push	{r7, lr}
 800658e:	af00      	add	r7, sp, #0
	BSP_IntVectSet (USIC1_1_IRQn, BSP_IntHandler_Uart_Recive); //**
 8006590:	4908      	ldr	r1, [pc, #32]	; (80065b4 <BSP_IntInit+0x28>)
 8006592:	205b      	movs	r0, #91	; 0x5b
 8006594:	f7ff ffde 	bl	8006554 <BSP_IntVectSet>
	BSP_IntVectSet (USIC1_0_IRQn, BSP_IntHandler_Uart_Recive); //**
 8006598:	4906      	ldr	r1, [pc, #24]	; (80065b4 <BSP_IntInit+0x28>)
 800659a:	205a      	movs	r0, #90	; 0x5a
 800659c:	f7ff ffda 	bl	8006554 <BSP_IntVectSet>
	BSP_IntVectSet (CCU40_0_IRQn, CCU40_0_IRQHandler);
 80065a0:	4905      	ldr	r1, [pc, #20]	; (80065b8 <BSP_IntInit+0x2c>)
 80065a2:	202c      	movs	r0, #44	; 0x2c
 80065a4:	f7ff ffd6 	bl	8006554 <BSP_IntVectSet>
	BSP_IntVectSet (CCU40_1_IRQn, CCU40_1_IRQHandler);
 80065a8:	4904      	ldr	r1, [pc, #16]	; (80065bc <BSP_IntInit+0x30>)
 80065aa:	202d      	movs	r0, #45	; 0x2d
 80065ac:	f7ff ffd2 	bl	8006554 <BSP_IntVectSet>
}
 80065b0:	bf00      	nop
 80065b2:	bd80      	pop	{r7, pc}
 80065b4:	080065f5 	.word	0x080065f5
 80065b8:	080065c1 	.word	0x080065c1
 80065bc:	080065e1 	.word	0x080065e1

080065c0 <CCU40_0_IRQHandler>:

static void CCU40_0_IRQHandler(void)
{
 80065c0:	b580      	push	{r7, lr}
 80065c2:	af00      	add	r7, sp, #0
  XMC_CCU4_SLICE_ClearEvent(SLICE_PTR, XMC_CCU4_SLICE_IRQ_ID_PERIOD_MATCH);
 80065c4:	2100      	movs	r1, #0
 80065c6:	4805      	ldr	r0, [pc, #20]	; (80065dc <CCU40_0_IRQHandler+0x1c>)
 80065c8:	f7ff ff96 	bl	80064f8 <XMC_CCU4_SLICE_ClearEvent>
  //APP_TRACE_INFO ("sH ...\n");
  XMC_SCU_SetCcuTriggerLow(CAPCOM_MASK);
 80065cc:	2001      	movs	r0, #1
 80065ce:	f7ff ff81 	bl	80064d4 <XMC_SCU_SetCcuTriggerLow>
  XMC_SCU_SetCcuTriggerHigh(CAPCOM_MASK);
 80065d2:	2001      	movs	r0, #1
 80065d4:	f7ff ff6c 	bl	80064b0 <XMC_SCU_SetCcuTriggerHigh>
}
 80065d8:	bf00      	nop
 80065da:	bd80      	pop	{r7, pc}
 80065dc:	4000c100 	.word	0x4000c100

080065e0 <CCU40_1_IRQHandler>:

static void CCU40_1_IRQHandler(void){
 80065e0:	b580      	push	{r7, lr}
 80065e2:	af00      	add	r7, sp, #0

	XMC_CCU4_SLICE_ClearEvent(SLICE_PTR,  XMC_CCU4_SLICE_IRQ_ID_COMPARE_MATCH_UP);
 80065e4:	2102      	movs	r1, #2
 80065e6:	4802      	ldr	r0, [pc, #8]	; (80065f0 <CCU40_1_IRQHandler+0x10>)
 80065e8:	f7ff ff86 	bl	80064f8 <XMC_CCU4_SLICE_ClearEvent>
		//APP_TRACE_INFO ("sL ...\n");
}
 80065ec:	bf00      	nop
 80065ee:	bd80      	pop	{r7, pc}
 80065f0:	4000c100 	.word	0x4000c100

080065f4 <BSP_IntHandler_Uart_Recive>:
 * \returns  none
 * \brief    UART interrupt handler
 *           https://doc.micrium.com/display/osiiidoc/Keeping+the+Data+in+Scope
 */
static  void  BSP_IntHandler_Uart_Recive (void)
{
 80065f4:	b580      	push	{r7, lr}
 80065f6:	b084      	sub	sp, #16
 80065f8:	af02      	add	r7, sp, #8
	static CPU_CHAR    *RxDataPtr  = NULL ;
	static CPU_INT32U  RxDataCtr = 0;
	static CPU_CHAR    msg_receiving = 0;

	// receive byte
	RxData = XMC_UART_CH_GetReceivedData (XMC_UART1_CH1);                   // <1>
 80065fa:	4838      	ldr	r0, [pc, #224]	; (80066dc <BSP_IntHandler_Uart_Recive+0xe8>)
 80065fc:	f001 fcfa 	bl	8007ff4 <XMC_UART_CH_GetReceivedData>
 8006600:	4603      	mov	r3, r0
 8006602:	71fb      	strb	r3, [r7, #7]

	// is the character a "start of packet" character?                      // <2>
	if ( ( (int) RxData == Start_of_Packet) && msg_receiving == 0) {
 8006604:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006608:	4a35      	ldr	r2, [pc, #212]	; (80066e0 <BSP_IntHandler_Uart_Recive+0xec>)
 800660a:	7812      	ldrb	r2, [r2, #0]
 800660c:	4293      	cmp	r3, r2
 800660e:	d116      	bne.n	800663e <BSP_IntHandler_Uart_Recive+0x4a>
 8006610:	4b34      	ldr	r3, [pc, #208]	; (80066e4 <BSP_IntHandler_Uart_Recive+0xf0>)
 8006612:	f993 3000 	ldrsb.w	r3, [r3]
 8006616:	2b00      	cmp	r3, #0
 8006618:	d111      	bne.n	800663e <BSP_IntHandler_Uart_Recive+0x4a>
		// allocate a memory block
		RxDataPtr = (CPU_CHAR *) OSMemGet (&Mem_Partition, &err);
 800661a:	1d3b      	adds	r3, r7, #4
 800661c:	4619      	mov	r1, r3
 800661e:	4832      	ldr	r0, [pc, #200]	; (80066e8 <BSP_IntHandler_Uart_Recive+0xf4>)
 8006620:	f7ff fa4c 	bl	8005abc <OSMemGet>
 8006624:	4602      	mov	r2, r0
 8006626:	4b31      	ldr	r3, [pc, #196]	; (80066ec <BSP_IntHandler_Uart_Recive+0xf8>)
 8006628:	601a      	str	r2, [r3, #0]
		if (err != OS_ERR_NONE)
 800662a:	88bb      	ldrh	r3, [r7, #4]
 800662c:	2b00      	cmp	r3, #0
 800662e:	d003      	beq.n	8006638 <BSP_IntHandler_Uart_Recive+0x44>
			APP_TRACE_DBG ("Error OSMemGet: BSP_IntHandler_Uart_Recive\n");
 8006630:	482f      	ldr	r0, [pc, #188]	; (80066f0 <BSP_IntHandler_Uart_Recive+0xfc>)
 8006632:	f001 fefb 	bl	800842c <puts>
 8006636:	e002      	b.n	800663e <BSP_IntHandler_Uart_Recive+0x4a>
		else
			msg_receiving = 1;
 8006638:	4b2a      	ldr	r3, [pc, #168]	; (80066e4 <BSP_IntHandler_Uart_Recive+0xf0>)
 800663a:	2201      	movs	r2, #1
 800663c:	701a      	strb	r2, [r3, #0]

	// receive characters and put them into the memory partition            // <3>
	// until we detect and "end of packet character"
	// NOTE: the message itself may also contain a "start of packet character"
	//       but no "end of packet character"
	if ( ( (int) RxData != Start_of_Packet) && ( (int) RxData != End_of_Packet)
 800663e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006642:	4a27      	ldr	r2, [pc, #156]	; (80066e0 <BSP_IntHandler_Uart_Recive+0xec>)
 8006644:	7812      	ldrb	r2, [r2, #0]
 8006646:	4293      	cmp	r3, r2
 8006648:	d018      	beq.n	800667c <BSP_IntHandler_Uart_Recive+0x88>
 800664a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800664e:	4a29      	ldr	r2, [pc, #164]	; (80066f4 <BSP_IntHandler_Uart_Recive+0x100>)
 8006650:	7812      	ldrb	r2, [r2, #0]
 8006652:	4293      	cmp	r3, r2
 8006654:	d012      	beq.n	800667c <BSP_IntHandler_Uart_Recive+0x88>
	     && msg_receiving == 1) {
 8006656:	4b23      	ldr	r3, [pc, #140]	; (80066e4 <BSP_IntHandler_Uart_Recive+0xf0>)
 8006658:	f993 3000 	ldrsb.w	r3, [r3]
 800665c:	2b01      	cmp	r3, #1
 800665e:	d10d      	bne.n	800667c <BSP_IntHandler_Uart_Recive+0x88>
		// put byte into the memory partition at the respective address
		*RxDataPtr = RxData;
 8006660:	4b22      	ldr	r3, [pc, #136]	; (80066ec <BSP_IntHandler_Uart_Recive+0xf8>)
 8006662:	681b      	ldr	r3, [r3, #0]
 8006664:	79fa      	ldrb	r2, [r7, #7]
 8006666:	701a      	strb	r2, [r3, #0]
		// increment the address to point to the next location
		RxDataPtr++;
 8006668:	4b20      	ldr	r3, [pc, #128]	; (80066ec <BSP_IntHandler_Uart_Recive+0xf8>)
 800666a:	681b      	ldr	r3, [r3, #0]
 800666c:	3301      	adds	r3, #1
 800666e:	4a1f      	ldr	r2, [pc, #124]	; (80066ec <BSP_IntHandler_Uart_Recive+0xf8>)
 8006670:	6013      	str	r3, [r2, #0]
		// increment the receive counter
		RxDataCtr++;
 8006672:	4b21      	ldr	r3, [pc, #132]	; (80066f8 <BSP_IntHandler_Uart_Recive+0x104>)
 8006674:	681b      	ldr	r3, [r3, #0]
 8006676:	3301      	adds	r3, #1
 8006678:	4a1f      	ldr	r2, [pc, #124]	; (80066f8 <BSP_IntHandler_Uart_Recive+0x104>)
 800667a:	6013      	str	r3, [r2, #0]
	}

	// is the character a "end of packet" character?                        // <4>
	if ( ( (int) RxData == End_of_Packet) && msg_receiving == 1) {
 800667c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006680:	4a1c      	ldr	r2, [pc, #112]	; (80066f4 <BSP_IntHandler_Uart_Recive+0x100>)
 8006682:	7812      	ldrb	r2, [r2, #0]
 8006684:	4293      	cmp	r3, r2
 8006686:	d124      	bne.n	80066d2 <BSP_IntHandler_Uart_Recive+0xde>
 8006688:	4b16      	ldr	r3, [pc, #88]	; (80066e4 <BSP_IntHandler_Uart_Recive+0xf0>)
 800668a:	f993 3000 	ldrsb.w	r3, [r3]
 800668e:	2b01      	cmp	r3, #1
 8006690:	d11f      	bne.n	80066d2 <BSP_IntHandler_Uart_Recive+0xde>
		// send the message to the application task - to that end put a pointer to
		// the memory block into the queue to the application task
		OSQPost ( (OS_Q      *) &UART_ISR,
 8006692:	4b16      	ldr	r3, [pc, #88]	; (80066ec <BSP_IntHandler_Uart_Recive+0xf8>)
 8006694:	681a      	ldr	r2, [r3, #0]
			  (void      *) (RxDataPtr - RxDataCtr),
 8006696:	4b18      	ldr	r3, [pc, #96]	; (80066f8 <BSP_IntHandler_Uart_Recive+0x104>)
 8006698:	681b      	ldr	r3, [r3, #0]
 800669a:	425b      	negs	r3, r3
 800669c:	18d1      	adds	r1, r2, r3
			  (OS_MSG_SIZE) RxDataCtr + 1,
 800669e:	4b16      	ldr	r3, [pc, #88]	; (80066f8 <BSP_IntHandler_Uart_Recive+0x104>)
 80066a0:	681b      	ldr	r3, [r3, #0]
 80066a2:	b29b      	uxth	r3, r3

	// is the character a "end of packet" character?                        // <4>
	if ( ( (int) RxData == End_of_Packet) && msg_receiving == 1) {
		// send the message to the application task - to that end put a pointer to
		// the memory block into the queue to the application task
		OSQPost ( (OS_Q      *) &UART_ISR,
 80066a4:	3301      	adds	r3, #1
 80066a6:	b29a      	uxth	r2, r3
 80066a8:	1d3b      	adds	r3, r7, #4
 80066aa:	9300      	str	r3, [sp, #0]
 80066ac:	2300      	movs	r3, #0
 80066ae:	4813      	ldr	r0, [pc, #76]	; (80066fc <BSP_IntHandler_Uart_Recive+0x108>)
 80066b0:	f7fb fd28 	bl	8002104 <OSQPost>
			  (void      *) (RxDataPtr - RxDataCtr),
			  (OS_MSG_SIZE) RxDataCtr + 1,
			  (OS_OPT)      OS_OPT_POST_FIFO,
			  (OS_ERR    *) &err);
		if (err != OS_ERR_NONE)
 80066b4:	88bb      	ldrh	r3, [r7, #4]
 80066b6:	2b00      	cmp	r3, #0
 80066b8:	d002      	beq.n	80066c0 <BSP_IntHandler_Uart_Recive+0xcc>
			APP_TRACE_DBG ("Error OSQPost: BSP_IntHandler_Uart_Recive\n");
 80066ba:	4811      	ldr	r0, [pc, #68]	; (8006700 <BSP_IntHandler_Uart_Recive+0x10c>)
 80066bc:	f001 feb6 	bl	800842c <puts>

		// clear the receive pointer and counter                              // <5>
		RxDataPtr = NULL;
 80066c0:	4b0a      	ldr	r3, [pc, #40]	; (80066ec <BSP_IntHandler_Uart_Recive+0xf8>)
 80066c2:	2200      	movs	r2, #0
 80066c4:	601a      	str	r2, [r3, #0]
		RxDataCtr = 0;
 80066c6:	4b0c      	ldr	r3, [pc, #48]	; (80066f8 <BSP_IntHandler_Uart_Recive+0x104>)
 80066c8:	2200      	movs	r2, #0
 80066ca:	601a      	str	r2, [r3, #0]
		// ready for a next message
		msg_receiving = 0;
 80066cc:	4b05      	ldr	r3, [pc, #20]	; (80066e4 <BSP_IntHandler_Uart_Recive+0xf0>)
 80066ce:	2200      	movs	r2, #0
 80066d0:	701a      	strb	r2, [r3, #0]
	}
}
 80066d2:	bf00      	nop
 80066d4:	3708      	adds	r7, #8
 80066d6:	46bd      	mov	sp, r7
 80066d8:	bd80      	pop	{r7, pc}
 80066da:	bf00      	nop
 80066dc:	48020200 	.word	0x48020200
 80066e0:	20000001 	.word	0x20000001
 80066e4:	20001ea4 	.word	0x20001ea4
 80066e8:	20001f38 	.word	0x20001f38
 80066ec:	20001ea8 	.word	0x20001ea8
 80066f0:	0800e618 	.word	0x0800e618
 80066f4:	20000002 	.word	0x20000002
 80066f8:	20001eac 	.word	0x20001eac
 80066fc:	20001f08 	.word	0x20001f08
 8006700:	0800e644 	.word	0x0800e644

08006704 <BSP_IntHandlerSCU>:
 * \params   none
 * \returns  none
 * \brief    handle an interrupt
 */
void BSP_IntHandlerSCU (void)
{
 8006704:	b580      	push	{r7, lr}
 8006706:	af00      	add	r7, sp, #0
	BSP_IntHandler (BSP_INT_ID_SCU);
 8006708:	2000      	movs	r0, #0
 800670a:	f000 fb23 	bl	8006d54 <BSP_IntHandler>
}
 800670e:	bf00      	nop
 8006710:	bd80      	pop	{r7, pc}
 8006712:	bf00      	nop

08006714 <BSP_IntHandlerERU0_00>:
void BSP_IntHandlerERU0_00 (void)
{
 8006714:	b580      	push	{r7, lr}
 8006716:	af00      	add	r7, sp, #0
	BSP_IntHandler (BSP_INT_ID_ERU0_00);
 8006718:	2001      	movs	r0, #1
 800671a:	f000 fb1b 	bl	8006d54 <BSP_IntHandler>
}
 800671e:	bf00      	nop
 8006720:	bd80      	pop	{r7, pc}
 8006722:	bf00      	nop

08006724 <BSP_IntHandlerERU0_01>:
void BSP_IntHandlerERU0_01 (void)
{
 8006724:	b580      	push	{r7, lr}
 8006726:	af00      	add	r7, sp, #0
	BSP_IntHandler (BSP_INT_ID_ERU0_01);
 8006728:	2002      	movs	r0, #2
 800672a:	f000 fb13 	bl	8006d54 <BSP_IntHandler>
}
 800672e:	bf00      	nop
 8006730:	bd80      	pop	{r7, pc}
 8006732:	bf00      	nop

08006734 <BSP_IntHandlerERU0_02>:
void BSP_IntHandlerERU0_02 (void)
{
 8006734:	b580      	push	{r7, lr}
 8006736:	af00      	add	r7, sp, #0
	BSP_IntHandler (BSP_INT_ID_ERU0_02);
 8006738:	2003      	movs	r0, #3
 800673a:	f000 fb0b 	bl	8006d54 <BSP_IntHandler>
}
 800673e:	bf00      	nop
 8006740:	bd80      	pop	{r7, pc}
 8006742:	bf00      	nop

08006744 <BSP_IntHandlerERU0_03>:
void BSP_IntHandlerERU0_03 (void)
{
 8006744:	b580      	push	{r7, lr}
 8006746:	af00      	add	r7, sp, #0
	BSP_IntHandler (BSP_INT_ID_ERU0_03);
 8006748:	2004      	movs	r0, #4
 800674a:	f000 fb03 	bl	8006d54 <BSP_IntHandler>
}
 800674e:	bf00      	nop
 8006750:	bd80      	pop	{r7, pc}
 8006752:	bf00      	nop

08006754 <BSP_IntHandlerERU1_00>:
void BSP_IntHandlerERU1_00 (void)
{
 8006754:	b580      	push	{r7, lr}
 8006756:	af00      	add	r7, sp, #0
	BSP_IntHandler (BSP_INT_ID_ERU1_00);
 8006758:	2005      	movs	r0, #5
 800675a:	f000 fafb 	bl	8006d54 <BSP_IntHandler>
}
 800675e:	bf00      	nop
 8006760:	bd80      	pop	{r7, pc}
 8006762:	bf00      	nop

08006764 <BSP_IntHandlerERU1_01>:
void BSP_IntHandlerERU1_01 (void)
{
 8006764:	b580      	push	{r7, lr}
 8006766:	af00      	add	r7, sp, #0
	BSP_IntHandler (BSP_INT_ID_ERU1_01);
 8006768:	2006      	movs	r0, #6
 800676a:	f000 faf3 	bl	8006d54 <BSP_IntHandler>
}
 800676e:	bf00      	nop
 8006770:	bd80      	pop	{r7, pc}
 8006772:	bf00      	nop

08006774 <BSP_IntHandlerERU1_02>:
void BSP_IntHandlerERU1_02 (void)
{
 8006774:	b580      	push	{r7, lr}
 8006776:	af00      	add	r7, sp, #0
	BSP_IntHandler (BSP_INT_ID_ERU1_02);
 8006778:	2007      	movs	r0, #7
 800677a:	f000 faeb 	bl	8006d54 <BSP_IntHandler>
}
 800677e:	bf00      	nop
 8006780:	bd80      	pop	{r7, pc}
 8006782:	bf00      	nop

08006784 <BSP_IntHandlerERU1_03>:
void BSP_IntHandlerERU1_03 (void)
{
 8006784:	b580      	push	{r7, lr}
 8006786:	af00      	add	r7, sp, #0
	BSP_IntHandler (BSP_INT_ID_ERU1_03);
 8006788:	2008      	movs	r0, #8
 800678a:	f000 fae3 	bl	8006d54 <BSP_IntHandler>
}
 800678e:	bf00      	nop
 8006790:	bd80      	pop	{r7, pc}
 8006792:	bf00      	nop

08006794 <BSP_IntHandlerPMU0_00>:
void BSP_IntHandlerPMU0_00 (void)
{
 8006794:	b580      	push	{r7, lr}
 8006796:	af00      	add	r7, sp, #0
	BSP_IntHandler (BSP_INT_ID_PMU0_00);
 8006798:	200c      	movs	r0, #12
 800679a:	f000 fadb 	bl	8006d54 <BSP_IntHandler>
}
 800679e:	bf00      	nop
 80067a0:	bd80      	pop	{r7, pc}
 80067a2:	bf00      	nop

080067a4 <BSP_IntHandlerVADC0_C0_00>:
void BSP_IntHandlerVADC0_C0_00 (void)
{
 80067a4:	b580      	push	{r7, lr}
 80067a6:	af00      	add	r7, sp, #0
	BSP_IntHandler (BSP_INT_ID_VADC0_C0_00);
 80067a8:	200e      	movs	r0, #14
 80067aa:	f000 fad3 	bl	8006d54 <BSP_IntHandler>
}
 80067ae:	bf00      	nop
 80067b0:	bd80      	pop	{r7, pc}
 80067b2:	bf00      	nop

080067b4 <BSP_IntHandlerVADC0_C0_01>:
void BSP_IntHandlerVADC0_C0_01 (void)
{
 80067b4:	b580      	push	{r7, lr}
 80067b6:	af00      	add	r7, sp, #0
	BSP_IntHandler (BSP_INT_ID_VADC0_C0_01);
 80067b8:	200f      	movs	r0, #15
 80067ba:	f000 facb 	bl	8006d54 <BSP_IntHandler>
}
 80067be:	bf00      	nop
 80067c0:	bd80      	pop	{r7, pc}
 80067c2:	bf00      	nop

080067c4 <BSP_IntHandlerVADC0_C0_02>:
void BSP_IntHandlerVADC0_C0_02 (void)
{
 80067c4:	b580      	push	{r7, lr}
 80067c6:	af00      	add	r7, sp, #0
	BSP_IntHandler (BSP_INT_ID_VADC0_C0_02);
 80067c8:	2010      	movs	r0, #16
 80067ca:	f000 fac3 	bl	8006d54 <BSP_IntHandler>
}
 80067ce:	bf00      	nop
 80067d0:	bd80      	pop	{r7, pc}
 80067d2:	bf00      	nop

080067d4 <BSP_IntHandlerVADC0_C0_03>:
void BSP_IntHandlerVADC0_C0_03 (void)
{
 80067d4:	b580      	push	{r7, lr}
 80067d6:	af00      	add	r7, sp, #0
	BSP_IntHandler (BSP_INT_ID_VADC0_C0_03);
 80067d8:	2011      	movs	r0, #17
 80067da:	f000 fabb 	bl	8006d54 <BSP_IntHandler>
}
 80067de:	bf00      	nop
 80067e0:	bd80      	pop	{r7, pc}
 80067e2:	bf00      	nop

080067e4 <BSP_IntHandlerVADC0_G0_00>:
void BSP_IntHandlerVADC0_G0_00 (void)
{
 80067e4:	b580      	push	{r7, lr}
 80067e6:	af00      	add	r7, sp, #0
	BSP_IntHandler (BSP_INT_ID_VADC0_G0_00);
 80067e8:	2012      	movs	r0, #18
 80067ea:	f000 fab3 	bl	8006d54 <BSP_IntHandler>
}
 80067ee:	bf00      	nop
 80067f0:	bd80      	pop	{r7, pc}
 80067f2:	bf00      	nop

080067f4 <BSP_IntHandlerVADC0_G0_01>:
void BSP_IntHandlerVADC0_G0_01 (void)
{
 80067f4:	b580      	push	{r7, lr}
 80067f6:	af00      	add	r7, sp, #0
	BSP_IntHandler (BSP_INT_ID_VADC0_G0_01);
 80067f8:	2013      	movs	r0, #19
 80067fa:	f000 faab 	bl	8006d54 <BSP_IntHandler>
}
 80067fe:	bf00      	nop
 8006800:	bd80      	pop	{r7, pc}
 8006802:	bf00      	nop

08006804 <BSP_IntHandlerVADC0_G0_02>:
void BSP_IntHandlerVADC0_G0_02 (void)
{
 8006804:	b580      	push	{r7, lr}
 8006806:	af00      	add	r7, sp, #0
	BSP_IntHandler (BSP_INT_ID_VADC0_G0_02);
 8006808:	2014      	movs	r0, #20
 800680a:	f000 faa3 	bl	8006d54 <BSP_IntHandler>
}
 800680e:	bf00      	nop
 8006810:	bd80      	pop	{r7, pc}
 8006812:	bf00      	nop

08006814 <BSP_IntHandlerVADC0_G0_03>:
void BSP_IntHandlerVADC0_G0_03 (void)
{
 8006814:	b580      	push	{r7, lr}
 8006816:	af00      	add	r7, sp, #0
	BSP_IntHandler (BSP_INT_ID_VADC0_G0_03);
 8006818:	2015      	movs	r0, #21
 800681a:	f000 fa9b 	bl	8006d54 <BSP_IntHandler>
}
 800681e:	bf00      	nop
 8006820:	bd80      	pop	{r7, pc}
 8006822:	bf00      	nop

08006824 <BSP_IntHandlerVADC0_G1_00>:
void BSP_IntHandlerVADC0_G1_00 (void)
{
 8006824:	b580      	push	{r7, lr}
 8006826:	af00      	add	r7, sp, #0
	BSP_IntHandler (BSP_INT_ID_VADC0_G1_00);
 8006828:	2016      	movs	r0, #22
 800682a:	f000 fa93 	bl	8006d54 <BSP_IntHandler>
}
 800682e:	bf00      	nop
 8006830:	bd80      	pop	{r7, pc}
 8006832:	bf00      	nop

08006834 <BSP_IntHandlerVADC0_G1_01>:
void BSP_IntHandlerVADC0_G1_01 (void)
{
 8006834:	b580      	push	{r7, lr}
 8006836:	af00      	add	r7, sp, #0
	BSP_IntHandler (BSP_INT_ID_VADC0_G1_01);
 8006838:	2017      	movs	r0, #23
 800683a:	f000 fa8b 	bl	8006d54 <BSP_IntHandler>
}
 800683e:	bf00      	nop
 8006840:	bd80      	pop	{r7, pc}
 8006842:	bf00      	nop

08006844 <BSP_IntHandlerVADC0_G1_02>:
void BSP_IntHandlerVADC0_G1_02 (void)
{
 8006844:	b580      	push	{r7, lr}
 8006846:	af00      	add	r7, sp, #0
	BSP_IntHandler (BSP_INT_ID_VADC0_G1_02);
 8006848:	2018      	movs	r0, #24
 800684a:	f000 fa83 	bl	8006d54 <BSP_IntHandler>
}
 800684e:	bf00      	nop
 8006850:	bd80      	pop	{r7, pc}
 8006852:	bf00      	nop

08006854 <BSP_IntHandlerVADC0_G1_03>:
void BSP_IntHandlerVADC0_G1_03 (void)
{
 8006854:	b580      	push	{r7, lr}
 8006856:	af00      	add	r7, sp, #0
	BSP_IntHandler (BSP_INT_ID_VADC0_G1_03);
 8006858:	2019      	movs	r0, #25
 800685a:	f000 fa7b 	bl	8006d54 <BSP_IntHandler>
}
 800685e:	bf00      	nop
 8006860:	bd80      	pop	{r7, pc}
 8006862:	bf00      	nop

08006864 <BSP_IntHandlerVADC0_G2_00>:
void BSP_IntHandlerVADC0_G2_00 (void)
{
 8006864:	b580      	push	{r7, lr}
 8006866:	af00      	add	r7, sp, #0
	BSP_IntHandler (BSP_INT_ID_VADC0_G2_00);
 8006868:	201a      	movs	r0, #26
 800686a:	f000 fa73 	bl	8006d54 <BSP_IntHandler>
}
 800686e:	bf00      	nop
 8006870:	bd80      	pop	{r7, pc}
 8006872:	bf00      	nop

08006874 <BSP_IntHandlerVADC0_G2_01>:
void BSP_IntHandlerVADC0_G2_01 (void)
{
 8006874:	b580      	push	{r7, lr}
 8006876:	af00      	add	r7, sp, #0
	BSP_IntHandler (BSP_INT_ID_VADC0_G2_01);
 8006878:	201b      	movs	r0, #27
 800687a:	f000 fa6b 	bl	8006d54 <BSP_IntHandler>
}
 800687e:	bf00      	nop
 8006880:	bd80      	pop	{r7, pc}
 8006882:	bf00      	nop

08006884 <BSP_IntHandlerVADC0_G2_02>:
void BSP_IntHandlerVADC0_G2_02 (void)
{
 8006884:	b580      	push	{r7, lr}
 8006886:	af00      	add	r7, sp, #0
	BSP_IntHandler (BSP_INT_ID_VADC0_G2_02);
 8006888:	201c      	movs	r0, #28
 800688a:	f000 fa63 	bl	8006d54 <BSP_IntHandler>
}
 800688e:	bf00      	nop
 8006890:	bd80      	pop	{r7, pc}
 8006892:	bf00      	nop

08006894 <BSP_IntHandlerVADC0_G2_03>:
void BSP_IntHandlerVADC0_G2_03 (void)
{
 8006894:	b580      	push	{r7, lr}
 8006896:	af00      	add	r7, sp, #0
	BSP_IntHandler (BSP_INT_ID_VADC0_G2_03);
 8006898:	201d      	movs	r0, #29
 800689a:	f000 fa5b 	bl	8006d54 <BSP_IntHandler>
}
 800689e:	bf00      	nop
 80068a0:	bd80      	pop	{r7, pc}
 80068a2:	bf00      	nop

080068a4 <BSP_IntHandlerVADC0_G3_00>:
void BSP_IntHandlerVADC0_G3_00 (void)
{
 80068a4:	b580      	push	{r7, lr}
 80068a6:	af00      	add	r7, sp, #0
	BSP_IntHandler (BSP_INT_ID_VADC0_G3_00);
 80068a8:	201e      	movs	r0, #30
 80068aa:	f000 fa53 	bl	8006d54 <BSP_IntHandler>
}
 80068ae:	bf00      	nop
 80068b0:	bd80      	pop	{r7, pc}
 80068b2:	bf00      	nop

080068b4 <BSP_IntHandlerVADC0_G3_01>:
void BSP_IntHandlerVADC0_G3_01 (void)
{
 80068b4:	b580      	push	{r7, lr}
 80068b6:	af00      	add	r7, sp, #0
	BSP_IntHandler (BSP_INT_ID_VADC0_G3_01);
 80068b8:	201f      	movs	r0, #31
 80068ba:	f000 fa4b 	bl	8006d54 <BSP_IntHandler>
}
 80068be:	bf00      	nop
 80068c0:	bd80      	pop	{r7, pc}
 80068c2:	bf00      	nop

080068c4 <BSP_IntHandlerVADC0_G3_02>:
void BSP_IntHandlerVADC0_G3_02 (void)
{
 80068c4:	b580      	push	{r7, lr}
 80068c6:	af00      	add	r7, sp, #0
	BSP_IntHandler (BSP_INT_ID_VADC0_G3_02);
 80068c8:	2020      	movs	r0, #32
 80068ca:	f000 fa43 	bl	8006d54 <BSP_IntHandler>
}
 80068ce:	bf00      	nop
 80068d0:	bd80      	pop	{r7, pc}
 80068d2:	bf00      	nop

080068d4 <BSP_IntHandlerVADC0_G3_03>:
void BSP_IntHandlerVADC0_G3_03 (void)
{
 80068d4:	b580      	push	{r7, lr}
 80068d6:	af00      	add	r7, sp, #0
	BSP_IntHandler (BSP_INT_ID_VADC0_G3_03);
 80068d8:	2021      	movs	r0, #33	; 0x21
 80068da:	f000 fa3b 	bl	8006d54 <BSP_IntHandler>
}
 80068de:	bf00      	nop
 80068e0:	bd80      	pop	{r7, pc}
 80068e2:	bf00      	nop

080068e4 <BSP_IntHandlerDSD0_00>:
void BSP_IntHandlerDSD0_00 (void)
{
 80068e4:	b580      	push	{r7, lr}
 80068e6:	af00      	add	r7, sp, #0
	BSP_IntHandler (BSP_INT_ID_DSD0_00);
 80068e8:	2022      	movs	r0, #34	; 0x22
 80068ea:	f000 fa33 	bl	8006d54 <BSP_IntHandler>
}
 80068ee:	bf00      	nop
 80068f0:	bd80      	pop	{r7, pc}
 80068f2:	bf00      	nop

080068f4 <BSP_IntHandlerDSD0_01>:
void BSP_IntHandlerDSD0_01 (void)
{
 80068f4:	b580      	push	{r7, lr}
 80068f6:	af00      	add	r7, sp, #0
	BSP_IntHandler (BSP_INT_ID_DSD0_01);
 80068f8:	2023      	movs	r0, #35	; 0x23
 80068fa:	f000 fa2b 	bl	8006d54 <BSP_IntHandler>
}
 80068fe:	bf00      	nop
 8006900:	bd80      	pop	{r7, pc}
 8006902:	bf00      	nop

08006904 <BSP_IntHandlerDSD0_02>:
void BSP_IntHandlerDSD0_02 (void)
{
 8006904:	b580      	push	{r7, lr}
 8006906:	af00      	add	r7, sp, #0
	BSP_IntHandler (BSP_INT_ID_DSD0_02);
 8006908:	2024      	movs	r0, #36	; 0x24
 800690a:	f000 fa23 	bl	8006d54 <BSP_IntHandler>
}
 800690e:	bf00      	nop
 8006910:	bd80      	pop	{r7, pc}
 8006912:	bf00      	nop

08006914 <BSP_IntHandlerDSD0_03>:
void BSP_IntHandlerDSD0_03 (void)
{
 8006914:	b580      	push	{r7, lr}
 8006916:	af00      	add	r7, sp, #0
	BSP_IntHandler (BSP_INT_ID_DSD0_03);
 8006918:	2025      	movs	r0, #37	; 0x25
 800691a:	f000 fa1b 	bl	8006d54 <BSP_IntHandler>
}
 800691e:	bf00      	nop
 8006920:	bd80      	pop	{r7, pc}
 8006922:	bf00      	nop

08006924 <BSP_IntHandlerDSD0_04>:
void BSP_IntHandlerDSD0_04 (void)
{
 8006924:	b580      	push	{r7, lr}
 8006926:	af00      	add	r7, sp, #0
	BSP_IntHandler (BSP_INT_ID_DSD0_04);
 8006928:	2026      	movs	r0, #38	; 0x26
 800692a:	f000 fa13 	bl	8006d54 <BSP_IntHandler>
}
 800692e:	bf00      	nop
 8006930:	bd80      	pop	{r7, pc}
 8006932:	bf00      	nop

08006934 <BSP_IntHandlerDSD0_05>:
void BSP_IntHandlerDSD0_05 (void)
{
 8006934:	b580      	push	{r7, lr}
 8006936:	af00      	add	r7, sp, #0
	BSP_IntHandler (BSP_INT_ID_DSD0_05);
 8006938:	2027      	movs	r0, #39	; 0x27
 800693a:	f000 fa0b 	bl	8006d54 <BSP_IntHandler>
}
 800693e:	bf00      	nop
 8006940:	bd80      	pop	{r7, pc}
 8006942:	bf00      	nop

08006944 <BSP_IntHandlerDSD0_06>:
void BSP_IntHandlerDSD0_06 (void)
{
 8006944:	b580      	push	{r7, lr}
 8006946:	af00      	add	r7, sp, #0
	BSP_IntHandler (BSP_INT_ID_DSD0_06);
 8006948:	2028      	movs	r0, #40	; 0x28
 800694a:	f000 fa03 	bl	8006d54 <BSP_IntHandler>
}
 800694e:	bf00      	nop
 8006950:	bd80      	pop	{r7, pc}
 8006952:	bf00      	nop

08006954 <BSP_IntHandlerDSD0_07>:
void BSP_IntHandlerDSD0_07 (void)
{
 8006954:	b580      	push	{r7, lr}
 8006956:	af00      	add	r7, sp, #0
	BSP_IntHandler (BSP_INT_ID_DSD0_07);
 8006958:	2029      	movs	r0, #41	; 0x29
 800695a:	f000 f9fb 	bl	8006d54 <BSP_IntHandler>
}
 800695e:	bf00      	nop
 8006960:	bd80      	pop	{r7, pc}
 8006962:	bf00      	nop

08006964 <BSP_IntHandlerDAC0_00>:
void BSP_IntHandlerDAC0_00 (void)
{
 8006964:	b580      	push	{r7, lr}
 8006966:	af00      	add	r7, sp, #0
	BSP_IntHandler (BSP_INT_ID_DAC0_00);
 8006968:	202a      	movs	r0, #42	; 0x2a
 800696a:	f000 f9f3 	bl	8006d54 <BSP_IntHandler>
}
 800696e:	bf00      	nop
 8006970:	bd80      	pop	{r7, pc}
 8006972:	bf00      	nop

08006974 <BSP_IntHandlerDAC0_01>:
void BSP_IntHandlerDAC0_01 (void)
{
 8006974:	b580      	push	{r7, lr}
 8006976:	af00      	add	r7, sp, #0
	BSP_IntHandler (BSP_INT_ID_DAC0_01);
 8006978:	202b      	movs	r0, #43	; 0x2b
 800697a:	f000 f9eb 	bl	8006d54 <BSP_IntHandler>
}
 800697e:	bf00      	nop
 8006980:	bd80      	pop	{r7, pc}
 8006982:	bf00      	nop

08006984 <BSP_IntHandlerCCU40_00>:
void BSP_IntHandlerCCU40_00 (void)
{
 8006984:	b580      	push	{r7, lr}
 8006986:	af00      	add	r7, sp, #0
	BSP_IntHandler (BSP_INT_ID_CCU40_00);
 8006988:	202c      	movs	r0, #44	; 0x2c
 800698a:	f000 f9e3 	bl	8006d54 <BSP_IntHandler>
}
 800698e:	bf00      	nop
 8006990:	bd80      	pop	{r7, pc}
 8006992:	bf00      	nop

08006994 <BSP_IntHandlerCCU40_01>:
void BSP_IntHandlerCCU40_01 (void)
{
 8006994:	b580      	push	{r7, lr}
 8006996:	af00      	add	r7, sp, #0
	BSP_IntHandler (BSP_INT_ID_CCU40_01);
 8006998:	202d      	movs	r0, #45	; 0x2d
 800699a:	f000 f9db 	bl	8006d54 <BSP_IntHandler>
}
 800699e:	bf00      	nop
 80069a0:	bd80      	pop	{r7, pc}
 80069a2:	bf00      	nop

080069a4 <BSP_IntHandlerCCU40_02>:
void BSP_IntHandlerCCU40_02 (void)
{
 80069a4:	b580      	push	{r7, lr}
 80069a6:	af00      	add	r7, sp, #0
	BSP_IntHandler (BSP_INT_ID_CCU40_02);
 80069a8:	202e      	movs	r0, #46	; 0x2e
 80069aa:	f000 f9d3 	bl	8006d54 <BSP_IntHandler>
}
 80069ae:	bf00      	nop
 80069b0:	bd80      	pop	{r7, pc}
 80069b2:	bf00      	nop

080069b4 <BSP_IntHandlerCCU40_03>:
void BSP_IntHandlerCCU40_03 (void)
{
 80069b4:	b580      	push	{r7, lr}
 80069b6:	af00      	add	r7, sp, #0
	BSP_IntHandler (BSP_INT_ID_CCU40_03);
 80069b8:	202f      	movs	r0, #47	; 0x2f
 80069ba:	f000 f9cb 	bl	8006d54 <BSP_IntHandler>
}
 80069be:	bf00      	nop
 80069c0:	bd80      	pop	{r7, pc}
 80069c2:	bf00      	nop

080069c4 <BSP_IntHandlerCCU41_00>:
void BSP_IntHandlerCCU41_00 (void)
{
 80069c4:	b580      	push	{r7, lr}
 80069c6:	af00      	add	r7, sp, #0
	BSP_IntHandler (BSP_INT_ID_CCU41_00);
 80069c8:	2030      	movs	r0, #48	; 0x30
 80069ca:	f000 f9c3 	bl	8006d54 <BSP_IntHandler>
}
 80069ce:	bf00      	nop
 80069d0:	bd80      	pop	{r7, pc}
 80069d2:	bf00      	nop

080069d4 <BSP_IntHandlerCCU41_01>:
void BSP_IntHandlerCCU41_01 (void)
{
 80069d4:	b580      	push	{r7, lr}
 80069d6:	af00      	add	r7, sp, #0
	BSP_IntHandler (BSP_INT_ID_CCU41_01);
 80069d8:	2031      	movs	r0, #49	; 0x31
 80069da:	f000 f9bb 	bl	8006d54 <BSP_IntHandler>
}
 80069de:	bf00      	nop
 80069e0:	bd80      	pop	{r7, pc}
 80069e2:	bf00      	nop

080069e4 <BSP_IntHandlerCCU41_02>:
void BSP_IntHandlerCCU41_02 (void)
{
 80069e4:	b580      	push	{r7, lr}
 80069e6:	af00      	add	r7, sp, #0
	BSP_IntHandler (BSP_INT_ID_CCU41_02);
 80069e8:	2032      	movs	r0, #50	; 0x32
 80069ea:	f000 f9b3 	bl	8006d54 <BSP_IntHandler>
}
 80069ee:	bf00      	nop
 80069f0:	bd80      	pop	{r7, pc}
 80069f2:	bf00      	nop

080069f4 <BSP_IntHandlerCCU41_03>:
void BSP_IntHandlerCCU41_03 (void)
{
 80069f4:	b580      	push	{r7, lr}
 80069f6:	af00      	add	r7, sp, #0
	BSP_IntHandler (BSP_INT_ID_CCU41_03);
 80069f8:	2033      	movs	r0, #51	; 0x33
 80069fa:	f000 f9ab 	bl	8006d54 <BSP_IntHandler>
}
 80069fe:	bf00      	nop
 8006a00:	bd80      	pop	{r7, pc}
 8006a02:	bf00      	nop

08006a04 <BSP_IntHandlerCCU42_00>:
void BSP_IntHandlerCCU42_00 (void)
{
 8006a04:	b580      	push	{r7, lr}
 8006a06:	af00      	add	r7, sp, #0
	BSP_IntHandler (BSP_INT_ID_CCU42_00);
 8006a08:	2034      	movs	r0, #52	; 0x34
 8006a0a:	f000 f9a3 	bl	8006d54 <BSP_IntHandler>
}
 8006a0e:	bf00      	nop
 8006a10:	bd80      	pop	{r7, pc}
 8006a12:	bf00      	nop

08006a14 <BSP_IntHandlerCCU42_01>:
void BSP_IntHandlerCCU42_01 (void)
{
 8006a14:	b580      	push	{r7, lr}
 8006a16:	af00      	add	r7, sp, #0
	BSP_IntHandler (BSP_INT_ID_CCU42_01);
 8006a18:	2035      	movs	r0, #53	; 0x35
 8006a1a:	f000 f99b 	bl	8006d54 <BSP_IntHandler>
}
 8006a1e:	bf00      	nop
 8006a20:	bd80      	pop	{r7, pc}
 8006a22:	bf00      	nop

08006a24 <BSP_IntHandlerCCU42_02>:
void BSP_IntHandlerCCU42_02 (void)
{
 8006a24:	b580      	push	{r7, lr}
 8006a26:	af00      	add	r7, sp, #0
	BSP_IntHandler (BSP_INT_ID_CCU42_02);
 8006a28:	2036      	movs	r0, #54	; 0x36
 8006a2a:	f000 f993 	bl	8006d54 <BSP_IntHandler>
}
 8006a2e:	bf00      	nop
 8006a30:	bd80      	pop	{r7, pc}
 8006a32:	bf00      	nop

08006a34 <BSP_IntHandlerCCU42_03>:
void BSP_IntHandlerCCU42_03 (void)
{
 8006a34:	b580      	push	{r7, lr}
 8006a36:	af00      	add	r7, sp, #0
	BSP_IntHandler (BSP_INT_ID_CCU42_03);
 8006a38:	2037      	movs	r0, #55	; 0x37
 8006a3a:	f000 f98b 	bl	8006d54 <BSP_IntHandler>
}
 8006a3e:	bf00      	nop
 8006a40:	bd80      	pop	{r7, pc}
 8006a42:	bf00      	nop

08006a44 <BSP_IntHandlerCCU43_00>:
void BSP_IntHandlerCCU43_00 (void)
{
 8006a44:	b580      	push	{r7, lr}
 8006a46:	af00      	add	r7, sp, #0
	BSP_IntHandler (BSP_INT_ID_CCU43_00);
 8006a48:	2038      	movs	r0, #56	; 0x38
 8006a4a:	f000 f983 	bl	8006d54 <BSP_IntHandler>
}
 8006a4e:	bf00      	nop
 8006a50:	bd80      	pop	{r7, pc}
 8006a52:	bf00      	nop

08006a54 <BSP_IntHandlerCCU43_01>:
void BSP_IntHandlerCCU43_01 (void)
{
 8006a54:	b580      	push	{r7, lr}
 8006a56:	af00      	add	r7, sp, #0
	BSP_IntHandler (BSP_INT_ID_CCU43_01);
 8006a58:	2039      	movs	r0, #57	; 0x39
 8006a5a:	f000 f97b 	bl	8006d54 <BSP_IntHandler>
}
 8006a5e:	bf00      	nop
 8006a60:	bd80      	pop	{r7, pc}
 8006a62:	bf00      	nop

08006a64 <BSP_IntHandlerCCU43_02>:
void BSP_IntHandlerCCU43_02 (void)
{
 8006a64:	b580      	push	{r7, lr}
 8006a66:	af00      	add	r7, sp, #0
	BSP_IntHandler (BSP_INT_ID_CCU43_02);
 8006a68:	203a      	movs	r0, #58	; 0x3a
 8006a6a:	f000 f973 	bl	8006d54 <BSP_IntHandler>
}
 8006a6e:	bf00      	nop
 8006a70:	bd80      	pop	{r7, pc}
 8006a72:	bf00      	nop

08006a74 <BSP_IntHandlerCCU43_03>:
void BSP_IntHandlerCCU43_03 (void)
{
 8006a74:	b580      	push	{r7, lr}
 8006a76:	af00      	add	r7, sp, #0
	BSP_IntHandler (BSP_INT_ID_CCU43_03);
 8006a78:	203b      	movs	r0, #59	; 0x3b
 8006a7a:	f000 f96b 	bl	8006d54 <BSP_IntHandler>
}
 8006a7e:	bf00      	nop
 8006a80:	bd80      	pop	{r7, pc}
 8006a82:	bf00      	nop

08006a84 <BSP_IntHandlerCCU80_00>:
void BSP_IntHandlerCCU80_00 (void)
{
 8006a84:	b580      	push	{r7, lr}
 8006a86:	af00      	add	r7, sp, #0
	BSP_IntHandler (BSP_INT_ID_CCU80_00);
 8006a88:	203c      	movs	r0, #60	; 0x3c
 8006a8a:	f000 f963 	bl	8006d54 <BSP_IntHandler>
}
 8006a8e:	bf00      	nop
 8006a90:	bd80      	pop	{r7, pc}
 8006a92:	bf00      	nop

08006a94 <BSP_IntHandlerCCU80_01>:
void BSP_IntHandlerCCU80_01 (void)
{
 8006a94:	b580      	push	{r7, lr}
 8006a96:	af00      	add	r7, sp, #0
	BSP_IntHandler (BSP_INT_ID_CCU80_01);
 8006a98:	203d      	movs	r0, #61	; 0x3d
 8006a9a:	f000 f95b 	bl	8006d54 <BSP_IntHandler>
}
 8006a9e:	bf00      	nop
 8006aa0:	bd80      	pop	{r7, pc}
 8006aa2:	bf00      	nop

08006aa4 <BSP_IntHandlerCCU80_02>:
void BSP_IntHandlerCCU80_02 (void)
{
 8006aa4:	b580      	push	{r7, lr}
 8006aa6:	af00      	add	r7, sp, #0
	BSP_IntHandler (BSP_INT_ID_CCU80_02);
 8006aa8:	203e      	movs	r0, #62	; 0x3e
 8006aaa:	f000 f953 	bl	8006d54 <BSP_IntHandler>
}
 8006aae:	bf00      	nop
 8006ab0:	bd80      	pop	{r7, pc}
 8006ab2:	bf00      	nop

08006ab4 <BSP_IntHandlerCCU80_03>:
void BSP_IntHandlerCCU80_03 (void)
{
 8006ab4:	b580      	push	{r7, lr}
 8006ab6:	af00      	add	r7, sp, #0
	BSP_IntHandler (BSP_INT_ID_CCU80_03);
 8006ab8:	203f      	movs	r0, #63	; 0x3f
 8006aba:	f000 f94b 	bl	8006d54 <BSP_IntHandler>
}
 8006abe:	bf00      	nop
 8006ac0:	bd80      	pop	{r7, pc}
 8006ac2:	bf00      	nop

08006ac4 <BSP_IntHandlerCCU81_00>:
void BSP_IntHandlerCCU81_00 (void)
{
 8006ac4:	b580      	push	{r7, lr}
 8006ac6:	af00      	add	r7, sp, #0
	BSP_IntHandler (BSP_INT_ID_CCU81_00);
 8006ac8:	2040      	movs	r0, #64	; 0x40
 8006aca:	f000 f943 	bl	8006d54 <BSP_IntHandler>
}
 8006ace:	bf00      	nop
 8006ad0:	bd80      	pop	{r7, pc}
 8006ad2:	bf00      	nop

08006ad4 <BSP_IntHandlerCCU81_01>:
void BSP_IntHandlerCCU81_01 (void)
{
 8006ad4:	b580      	push	{r7, lr}
 8006ad6:	af00      	add	r7, sp, #0
	BSP_IntHandler (BSP_INT_ID_CCU81_01);
 8006ad8:	2041      	movs	r0, #65	; 0x41
 8006ada:	f000 f93b 	bl	8006d54 <BSP_IntHandler>
}
 8006ade:	bf00      	nop
 8006ae0:	bd80      	pop	{r7, pc}
 8006ae2:	bf00      	nop

08006ae4 <BSP_IntHandlerCCU81_02>:
void BSP_IntHandlerCCU81_02 (void)
{
 8006ae4:	b580      	push	{r7, lr}
 8006ae6:	af00      	add	r7, sp, #0
	BSP_IntHandler (BSP_INT_ID_CCU81_02);
 8006ae8:	2042      	movs	r0, #66	; 0x42
 8006aea:	f000 f933 	bl	8006d54 <BSP_IntHandler>
}
 8006aee:	bf00      	nop
 8006af0:	bd80      	pop	{r7, pc}
 8006af2:	bf00      	nop

08006af4 <BSP_IntHandlerCCU81_03>:
void BSP_IntHandlerCCU81_03 (void)
{
 8006af4:	b580      	push	{r7, lr}
 8006af6:	af00      	add	r7, sp, #0
	BSP_IntHandler (BSP_INT_ID_CCU81_03);
 8006af8:	2043      	movs	r0, #67	; 0x43
 8006afa:	f000 f92b 	bl	8006d54 <BSP_IntHandler>
}
 8006afe:	bf00      	nop
 8006b00:	bd80      	pop	{r7, pc}
 8006b02:	bf00      	nop

08006b04 <BSP_IntHandlerPOSIF0_00>:
void BSP_IntHandlerPOSIF0_00 (void)
{
 8006b04:	b580      	push	{r7, lr}
 8006b06:	af00      	add	r7, sp, #0
	BSP_IntHandler (BSP_INT_ID_POSIF0_00);
 8006b08:	2044      	movs	r0, #68	; 0x44
 8006b0a:	f000 f923 	bl	8006d54 <BSP_IntHandler>
}
 8006b0e:	bf00      	nop
 8006b10:	bd80      	pop	{r7, pc}
 8006b12:	bf00      	nop

08006b14 <BSP_IntHandlerPOSIF0_01>:
void BSP_IntHandlerPOSIF0_01 (void)
{
 8006b14:	b580      	push	{r7, lr}
 8006b16:	af00      	add	r7, sp, #0
	BSP_IntHandler (BSP_INT_ID_POSIF0_01);
 8006b18:	2045      	movs	r0, #69	; 0x45
 8006b1a:	f000 f91b 	bl	8006d54 <BSP_IntHandler>
}
 8006b1e:	bf00      	nop
 8006b20:	bd80      	pop	{r7, pc}
 8006b22:	bf00      	nop

08006b24 <BSP_IntHandlerPOSIF1_00>:
void BSP_IntHandlerPOSIF1_00 (void)
{
 8006b24:	b580      	push	{r7, lr}
 8006b26:	af00      	add	r7, sp, #0
	BSP_IntHandler (BSP_INT_ID_POSIF1_00);
 8006b28:	2046      	movs	r0, #70	; 0x46
 8006b2a:	f000 f913 	bl	8006d54 <BSP_IntHandler>
}
 8006b2e:	bf00      	nop
 8006b30:	bd80      	pop	{r7, pc}
 8006b32:	bf00      	nop

08006b34 <BSP_IntHandlerPOSIF1_01>:
void BSP_IntHandlerPOSIF1_01 (void)
{
 8006b34:	b580      	push	{r7, lr}
 8006b36:	af00      	add	r7, sp, #0
	BSP_IntHandler (BSP_INT_ID_POSIF1_01);
 8006b38:	2047      	movs	r0, #71	; 0x47
 8006b3a:	f000 f90b 	bl	8006d54 <BSP_IntHandler>
}
 8006b3e:	bf00      	nop
 8006b40:	bd80      	pop	{r7, pc}
 8006b42:	bf00      	nop

08006b44 <BSP_IntHandlerCAN0_00>:
void BSP_IntHandlerCAN0_00 (void)
{
 8006b44:	b580      	push	{r7, lr}
 8006b46:	af00      	add	r7, sp, #0
	BSP_IntHandler (BSP_INT_ID_CAN0_00);
 8006b48:	204c      	movs	r0, #76	; 0x4c
 8006b4a:	f000 f903 	bl	8006d54 <BSP_IntHandler>
}
 8006b4e:	bf00      	nop
 8006b50:	bd80      	pop	{r7, pc}
 8006b52:	bf00      	nop

08006b54 <BSP_IntHandlerCAN0_01>:
void BSP_IntHandlerCAN0_01 (void)
{
 8006b54:	b580      	push	{r7, lr}
 8006b56:	af00      	add	r7, sp, #0
	BSP_IntHandler (BSP_INT_ID_CAN0_01);
 8006b58:	204d      	movs	r0, #77	; 0x4d
 8006b5a:	f000 f8fb 	bl	8006d54 <BSP_IntHandler>
}
 8006b5e:	bf00      	nop
 8006b60:	bd80      	pop	{r7, pc}
 8006b62:	bf00      	nop

08006b64 <BSP_IntHandlerCAN0_02>:
void BSP_IntHandlerCAN0_02 (void)
{
 8006b64:	b580      	push	{r7, lr}
 8006b66:	af00      	add	r7, sp, #0
	BSP_IntHandler (BSP_INT_ID_CAN0_02);
 8006b68:	204e      	movs	r0, #78	; 0x4e
 8006b6a:	f000 f8f3 	bl	8006d54 <BSP_IntHandler>
}
 8006b6e:	bf00      	nop
 8006b70:	bd80      	pop	{r7, pc}
 8006b72:	bf00      	nop

08006b74 <BSP_IntHandlerCAN0_03>:
void BSP_IntHandlerCAN0_03 (void)
{
 8006b74:	b580      	push	{r7, lr}
 8006b76:	af00      	add	r7, sp, #0
	BSP_IntHandler (BSP_INT_ID_CAN0_03);
 8006b78:	204f      	movs	r0, #79	; 0x4f
 8006b7a:	f000 f8eb 	bl	8006d54 <BSP_IntHandler>
}
 8006b7e:	bf00      	nop
 8006b80:	bd80      	pop	{r7, pc}
 8006b82:	bf00      	nop

08006b84 <BSP_IntHandlerCAN0_04>:
void BSP_IntHandlerCAN0_04 (void)
{
 8006b84:	b580      	push	{r7, lr}
 8006b86:	af00      	add	r7, sp, #0
	BSP_IntHandler (BSP_INT_ID_CAN0_04);
 8006b88:	2050      	movs	r0, #80	; 0x50
 8006b8a:	f000 f8e3 	bl	8006d54 <BSP_IntHandler>
}
 8006b8e:	bf00      	nop
 8006b90:	bd80      	pop	{r7, pc}
 8006b92:	bf00      	nop

08006b94 <BSP_IntHandlerCAN0_05>:
void BSP_IntHandlerCAN0_05 (void)
{
 8006b94:	b580      	push	{r7, lr}
 8006b96:	af00      	add	r7, sp, #0
	BSP_IntHandler (BSP_INT_ID_CAN0_05);
 8006b98:	2051      	movs	r0, #81	; 0x51
 8006b9a:	f000 f8db 	bl	8006d54 <BSP_IntHandler>
}
 8006b9e:	bf00      	nop
 8006ba0:	bd80      	pop	{r7, pc}
 8006ba2:	bf00      	nop

08006ba4 <BSP_IntHandlerCAN0_06>:
void BSP_IntHandlerCAN0_06 (void)
{
 8006ba4:	b580      	push	{r7, lr}
 8006ba6:	af00      	add	r7, sp, #0
	BSP_IntHandler (BSP_INT_ID_CAN0_06);
 8006ba8:	2052      	movs	r0, #82	; 0x52
 8006baa:	f000 f8d3 	bl	8006d54 <BSP_IntHandler>
}
 8006bae:	bf00      	nop
 8006bb0:	bd80      	pop	{r7, pc}
 8006bb2:	bf00      	nop

08006bb4 <BSP_IntHandlerCAN0_07>:
void BSP_IntHandlerCAN0_07 (void)
{
 8006bb4:	b580      	push	{r7, lr}
 8006bb6:	af00      	add	r7, sp, #0
	BSP_IntHandler (BSP_INT_ID_CAN0_07);
 8006bb8:	2053      	movs	r0, #83	; 0x53
 8006bba:	f000 f8cb 	bl	8006d54 <BSP_IntHandler>
}
 8006bbe:	bf00      	nop
 8006bc0:	bd80      	pop	{r7, pc}
 8006bc2:	bf00      	nop

08006bc4 <BSP_IntHandlerUSIC0_00>:
void BSP_IntHandlerUSIC0_00 (void)
{
 8006bc4:	b580      	push	{r7, lr}
 8006bc6:	af00      	add	r7, sp, #0
	BSP_IntHandler (BSP_INT_ID_USIC0_00);
 8006bc8:	2054      	movs	r0, #84	; 0x54
 8006bca:	f000 f8c3 	bl	8006d54 <BSP_IntHandler>
}
 8006bce:	bf00      	nop
 8006bd0:	bd80      	pop	{r7, pc}
 8006bd2:	bf00      	nop

08006bd4 <BSP_IntHandlerUSIC0_01>:
void BSP_IntHandlerUSIC0_01 (void)
{
 8006bd4:	b580      	push	{r7, lr}
 8006bd6:	af00      	add	r7, sp, #0
	BSP_IntHandler (BSP_INT_ID_USIC0_01);
 8006bd8:	2055      	movs	r0, #85	; 0x55
 8006bda:	f000 f8bb 	bl	8006d54 <BSP_IntHandler>
}
 8006bde:	bf00      	nop
 8006be0:	bd80      	pop	{r7, pc}
 8006be2:	bf00      	nop

08006be4 <BSP_IntHandlerUSIC0_02>:
void BSP_IntHandlerUSIC0_02 (void)
{
 8006be4:	b580      	push	{r7, lr}
 8006be6:	af00      	add	r7, sp, #0
	BSP_IntHandler (BSP_INT_ID_USIC0_02);
 8006be8:	2056      	movs	r0, #86	; 0x56
 8006bea:	f000 f8b3 	bl	8006d54 <BSP_IntHandler>
}
 8006bee:	bf00      	nop
 8006bf0:	bd80      	pop	{r7, pc}
 8006bf2:	bf00      	nop

08006bf4 <BSP_IntHandlerUSIC0_03>:
void BSP_IntHandlerUSIC0_03 (void)
{
 8006bf4:	b580      	push	{r7, lr}
 8006bf6:	af00      	add	r7, sp, #0
	BSP_IntHandler (BSP_INT_ID_USIC0_03);
 8006bf8:	2057      	movs	r0, #87	; 0x57
 8006bfa:	f000 f8ab 	bl	8006d54 <BSP_IntHandler>
}
 8006bfe:	bf00      	nop
 8006c00:	bd80      	pop	{r7, pc}
 8006c02:	bf00      	nop

08006c04 <BSP_IntHandlerUSIC0_04>:
void BSP_IntHandlerUSIC0_04 (void)
{
 8006c04:	b580      	push	{r7, lr}
 8006c06:	af00      	add	r7, sp, #0
	BSP_IntHandler (BSP_INT_ID_USIC0_04);
 8006c08:	2058      	movs	r0, #88	; 0x58
 8006c0a:	f000 f8a3 	bl	8006d54 <BSP_IntHandler>
}
 8006c0e:	bf00      	nop
 8006c10:	bd80      	pop	{r7, pc}
 8006c12:	bf00      	nop

08006c14 <BSP_IntHandlerUSIC0_05>:
void BSP_IntHandlerUSIC0_05 (void)
{
 8006c14:	b580      	push	{r7, lr}
 8006c16:	af00      	add	r7, sp, #0
	BSP_IntHandler (BSP_INT_ID_USIC0_05);
 8006c18:	2059      	movs	r0, #89	; 0x59
 8006c1a:	f000 f89b 	bl	8006d54 <BSP_IntHandler>
}
 8006c1e:	bf00      	nop
 8006c20:	bd80      	pop	{r7, pc}
 8006c22:	bf00      	nop

08006c24 <BSP_IntHandlerUSIC1_00>:
void BSP_IntHandlerUSIC1_00 (void)
{
 8006c24:	b580      	push	{r7, lr}
 8006c26:	af00      	add	r7, sp, #0
	BSP_IntHandler (BSP_INT_ID_USIC1_00);
 8006c28:	205a      	movs	r0, #90	; 0x5a
 8006c2a:	f000 f893 	bl	8006d54 <BSP_IntHandler>
}
 8006c2e:	bf00      	nop
 8006c30:	bd80      	pop	{r7, pc}
 8006c32:	bf00      	nop

08006c34 <BSP_IntHandlerUSIC1_01>:
void BSP_IntHandlerUSIC1_01 (void)
{
 8006c34:	b580      	push	{r7, lr}
 8006c36:	af00      	add	r7, sp, #0
	BSP_IntHandler (BSP_INT_ID_USIC1_01);
 8006c38:	205b      	movs	r0, #91	; 0x5b
 8006c3a:	f000 f88b 	bl	8006d54 <BSP_IntHandler>
}
 8006c3e:	bf00      	nop
 8006c40:	bd80      	pop	{r7, pc}
 8006c42:	bf00      	nop

08006c44 <BSP_IntHandlerUSIC1_02>:
void BSP_IntHandlerUSIC1_02 (void)
{
 8006c44:	b580      	push	{r7, lr}
 8006c46:	af00      	add	r7, sp, #0
	BSP_IntHandler (BSP_INT_ID_USIC1_02);
 8006c48:	205c      	movs	r0, #92	; 0x5c
 8006c4a:	f000 f883 	bl	8006d54 <BSP_IntHandler>
}
 8006c4e:	bf00      	nop
 8006c50:	bd80      	pop	{r7, pc}
 8006c52:	bf00      	nop

08006c54 <BSP_IntHandlerUSIC1_03>:
void BSP_IntHandlerUSIC1_03 (void)
{
 8006c54:	b580      	push	{r7, lr}
 8006c56:	af00      	add	r7, sp, #0
	BSP_IntHandler (BSP_INT_ID_USIC1_03);
 8006c58:	205d      	movs	r0, #93	; 0x5d
 8006c5a:	f000 f87b 	bl	8006d54 <BSP_IntHandler>
}
 8006c5e:	bf00      	nop
 8006c60:	bd80      	pop	{r7, pc}
 8006c62:	bf00      	nop

08006c64 <BSP_IntHandlerUSIC1_04>:
void BSP_IntHandlerUSIC1_04 (void)
{
 8006c64:	b580      	push	{r7, lr}
 8006c66:	af00      	add	r7, sp, #0
	BSP_IntHandler (BSP_INT_ID_USIC1_04);
 8006c68:	205e      	movs	r0, #94	; 0x5e
 8006c6a:	f000 f873 	bl	8006d54 <BSP_IntHandler>
}
 8006c6e:	bf00      	nop
 8006c70:	bd80      	pop	{r7, pc}
 8006c72:	bf00      	nop

08006c74 <BSP_IntHandlerUSIC1_05>:
void BSP_IntHandlerUSIC1_05 (void)
{
 8006c74:	b580      	push	{r7, lr}
 8006c76:	af00      	add	r7, sp, #0
	BSP_IntHandler (BSP_INT_ID_USIC1_05);
 8006c78:	205f      	movs	r0, #95	; 0x5f
 8006c7a:	f000 f86b 	bl	8006d54 <BSP_IntHandler>
}
 8006c7e:	bf00      	nop
 8006c80:	bd80      	pop	{r7, pc}
 8006c82:	bf00      	nop

08006c84 <BSP_IntHandlerUSIC2_00>:
void BSP_IntHandlerUSIC2_00 (void)
{
 8006c84:	b580      	push	{r7, lr}
 8006c86:	af00      	add	r7, sp, #0
	BSP_IntHandler (BSP_INT_ID_USIC2_00);
 8006c88:	2060      	movs	r0, #96	; 0x60
 8006c8a:	f000 f863 	bl	8006d54 <BSP_IntHandler>
}
 8006c8e:	bf00      	nop
 8006c90:	bd80      	pop	{r7, pc}
 8006c92:	bf00      	nop

08006c94 <BSP_IntHandlerUSIC2_01>:
void BSP_IntHandlerUSIC2_01 (void)
{
 8006c94:	b580      	push	{r7, lr}
 8006c96:	af00      	add	r7, sp, #0
	BSP_IntHandler (BSP_INT_ID_USIC2_01);
 8006c98:	2061      	movs	r0, #97	; 0x61
 8006c9a:	f000 f85b 	bl	8006d54 <BSP_IntHandler>
}
 8006c9e:	bf00      	nop
 8006ca0:	bd80      	pop	{r7, pc}
 8006ca2:	bf00      	nop

08006ca4 <BSP_IntHandlerUSIC2_02>:
void BSP_IntHandlerUSIC2_02 (void)
{
 8006ca4:	b580      	push	{r7, lr}
 8006ca6:	af00      	add	r7, sp, #0
	BSP_IntHandler (BSP_INT_ID_USIC2_02);
 8006ca8:	2062      	movs	r0, #98	; 0x62
 8006caa:	f000 f853 	bl	8006d54 <BSP_IntHandler>
}
 8006cae:	bf00      	nop
 8006cb0:	bd80      	pop	{r7, pc}
 8006cb2:	bf00      	nop

08006cb4 <BSP_IntHandlerUSIC2_03>:
void BSP_IntHandlerUSIC2_03 (void)
{
 8006cb4:	b580      	push	{r7, lr}
 8006cb6:	af00      	add	r7, sp, #0
	BSP_IntHandler (BSP_INT_ID_USIC2_03);
 8006cb8:	2063      	movs	r0, #99	; 0x63
 8006cba:	f000 f84b 	bl	8006d54 <BSP_IntHandler>
}
 8006cbe:	bf00      	nop
 8006cc0:	bd80      	pop	{r7, pc}
 8006cc2:	bf00      	nop

08006cc4 <BSP_IntHandlerUSIC2_04>:
void BSP_IntHandlerUSIC2_04 (void)
{
 8006cc4:	b580      	push	{r7, lr}
 8006cc6:	af00      	add	r7, sp, #0
	BSP_IntHandler (BSP_INT_ID_USIC2_04);
 8006cc8:	2064      	movs	r0, #100	; 0x64
 8006cca:	f000 f843 	bl	8006d54 <BSP_IntHandler>
}
 8006cce:	bf00      	nop
 8006cd0:	bd80      	pop	{r7, pc}
 8006cd2:	bf00      	nop

08006cd4 <BSP_IntHandlerUSIC2_05>:
void BSP_IntHandlerUSIC2_05 (void)
{
 8006cd4:	b580      	push	{r7, lr}
 8006cd6:	af00      	add	r7, sp, #0
	BSP_IntHandler (BSP_INT_ID_USIC2_05);
 8006cd8:	2065      	movs	r0, #101	; 0x65
 8006cda:	f000 f83b 	bl	8006d54 <BSP_IntHandler>
}
 8006cde:	bf00      	nop
 8006ce0:	bd80      	pop	{r7, pc}
 8006ce2:	bf00      	nop

08006ce4 <BSP_IntHandlerLEDTS0_00>:
void BSP_IntHandlerLEDTS0_00 (void)
{
 8006ce4:	b580      	push	{r7, lr}
 8006ce6:	af00      	add	r7, sp, #0
	BSP_IntHandler (BSP_INT_ID_LEDTS0_00);
 8006ce8:	2066      	movs	r0, #102	; 0x66
 8006cea:	f000 f833 	bl	8006d54 <BSP_IntHandler>
}
 8006cee:	bf00      	nop
 8006cf0:	bd80      	pop	{r7, pc}
 8006cf2:	bf00      	nop

08006cf4 <BSP_IntHandlerFCE0_00>:
void BSP_IntHandlerFCE0_00 (void)
{
 8006cf4:	b580      	push	{r7, lr}
 8006cf6:	af00      	add	r7, sp, #0
	BSP_IntHandler (BSP_INT_ID_FCE0_00);
 8006cf8:	2068      	movs	r0, #104	; 0x68
 8006cfa:	f000 f82b 	bl	8006d54 <BSP_IntHandler>
}
 8006cfe:	bf00      	nop
 8006d00:	bd80      	pop	{r7, pc}
 8006d02:	bf00      	nop

08006d04 <BSP_IntHandlerGPDMA0_00>:
void BSP_IntHandlerGPDMA0_00 (void)
{
 8006d04:	b580      	push	{r7, lr}
 8006d06:	af00      	add	r7, sp, #0
	BSP_IntHandler (BSP_INT_ID_GPDMA0_00);
 8006d08:	2069      	movs	r0, #105	; 0x69
 8006d0a:	f000 f823 	bl	8006d54 <BSP_IntHandler>
}
 8006d0e:	bf00      	nop
 8006d10:	bd80      	pop	{r7, pc}
 8006d12:	bf00      	nop

08006d14 <BSP_IntHandlerSDMMC0_00>:
void BSP_IntHandlerSDMMC0_00 (void)
{
 8006d14:	b580      	push	{r7, lr}
 8006d16:	af00      	add	r7, sp, #0
	BSP_IntHandler (BSP_INT_ID_SDMMC0_00);
 8006d18:	206a      	movs	r0, #106	; 0x6a
 8006d1a:	f000 f81b 	bl	8006d54 <BSP_IntHandler>
}
 8006d1e:	bf00      	nop
 8006d20:	bd80      	pop	{r7, pc}
 8006d22:	bf00      	nop

08006d24 <BSP_IntHandlerUSB0_00>:
void BSP_IntHandlerUSB0_00 (void)
{
 8006d24:	b580      	push	{r7, lr}
 8006d26:	af00      	add	r7, sp, #0
	BSP_IntHandler (BSP_INT_ID_USB0_00);
 8006d28:	206b      	movs	r0, #107	; 0x6b
 8006d2a:	f000 f813 	bl	8006d54 <BSP_IntHandler>
}
 8006d2e:	bf00      	nop
 8006d30:	bd80      	pop	{r7, pc}
 8006d32:	bf00      	nop

08006d34 <BSP_IntHandlerETH0_00>:
void BSP_IntHandlerETH0_00 (void)
{
 8006d34:	b580      	push	{r7, lr}
 8006d36:	af00      	add	r7, sp, #0
	BSP_IntHandler (BSP_INT_ID_ETH0_00);
 8006d38:	206c      	movs	r0, #108	; 0x6c
 8006d3a:	f000 f80b 	bl	8006d54 <BSP_IntHandler>
}
 8006d3e:	bf00      	nop
 8006d40:	bd80      	pop	{r7, pc}
 8006d42:	bf00      	nop

08006d44 <BSP_IntHandlerGPDMA1_00>:
void BSP_IntHandlerGPDMA1_00 (void)
{
 8006d44:	b580      	push	{r7, lr}
 8006d46:	af00      	add	r7, sp, #0
	BSP_IntHandler (BSP_INT_ID_GPDMA1_00);
 8006d48:	206e      	movs	r0, #110	; 0x6e
 8006d4a:	f000 f803 	bl	8006d54 <BSP_IntHandler>
}
 8006d4e:	bf00      	nop
 8006d50:	bd80      	pop	{r7, pc}
 8006d52:	bf00      	nop

08006d54 <BSP_IntHandler>:
 * \params   int_id interrupt that will be handled
 * \returns  none
 * \brief    central interrupt handler
 */
static  void  BSP_IntHandler (CPU_DATA  int_id)
{
 8006d54:	b580      	push	{r7, lr}
 8006d56:	b084      	sub	sp, #16
 8006d58:	af00      	add	r7, sp, #0
 8006d5a:	6078      	str	r0, [r7, #4]
	CPU_FNCT_VOID  isr;
	CPU_SR_ALLOC();
 8006d5c:	2300      	movs	r3, #0
 8006d5e:	60fb      	str	r3, [r7, #12]

	/* tell the OS that we are starting an ISR */
	CPU_CRITICAL_ENTER();
 8006d60:	f7f9 fabe 	bl	80002e0 <CPU_SR_Save>
 8006d64:	60f8      	str	r0, [r7, #12]
	OSIntEnter();
 8006d66:	f7fc fb79 	bl	800345c <OSIntEnter>
	CPU_CRITICAL_EXIT();
 8006d6a:	68f8      	ldr	r0, [r7, #12]
 8006d6c:	f7f9 fabc 	bl	80002e8 <CPU_SR_Restore>

	if (int_id < BSP_INT_ID_MAX) {
 8006d70:	687b      	ldr	r3, [r7, #4]
 8006d72:	2b6f      	cmp	r3, #111	; 0x6f
 8006d74:	d809      	bhi.n	8006d8a <BSP_IntHandler+0x36>
		isr = BSP_IntVectTbl[int_id];
 8006d76:	4a08      	ldr	r2, [pc, #32]	; (8006d98 <BSP_IntHandler+0x44>)
 8006d78:	687b      	ldr	r3, [r7, #4]
 8006d7a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006d7e:	60bb      	str	r3, [r7, #8]
		if (isr != (CPU_FNCT_VOID) 0) {
 8006d80:	68bb      	ldr	r3, [r7, #8]
 8006d82:	2b00      	cmp	r3, #0
 8006d84:	d001      	beq.n	8006d8a <BSP_IntHandler+0x36>
			isr();
 8006d86:	68bb      	ldr	r3, [r7, #8]
 8006d88:	4798      	blx	r3
		}
	}
	/* tell the OS that we are leaving an ISR */
	OSIntExit();
 8006d8a:	f7fc fb83 	bl	8003494 <OSIntExit>
}
 8006d8e:	bf00      	nop
 8006d90:	3710      	adds	r7, #16
 8006d92:	46bd      	mov	sp, r7
 8006d94:	bd80      	pop	{r7, pc}
 8006d96:	bf00      	nop
 8006d98:	20001ce4 	.word	0x20001ce4

08006d9c <BSP_GPIO_Init>:
/**
 * @brief  Initialize UART1 CH1 - Tx=P0.1, Rx=P0.0, 9600-8N1
 * @return true on success, false otherwise
 */
_Bool BSP_GPIO_Init (void)
{
 8006d9c:	b580      	push	{r7, lr}
 8006d9e:	af00      	add	r7, sp, #0

	XMC_GPIO_Init(SERVO_CCU4, &servo_config);
 8006da0:	4a0d      	ldr	r2, [pc, #52]	; (8006dd8 <BSP_GPIO_Init+0x3c>)
 8006da2:	2103      	movs	r1, #3
 8006da4:	480d      	ldr	r0, [pc, #52]	; (8006ddc <BSP_GPIO_Init+0x40>)
 8006da6:	f001 f999 	bl	80080dc <XMC_GPIO_Init>

	XMC_GPIO_SetMode(ENDSTOP1,XMC_GPIO_MODE_INPUT_PULL_DOWN);
 8006daa:	2208      	movs	r2, #8
 8006dac:	210f      	movs	r1, #15
 8006dae:	480b      	ldr	r0, [pc, #44]	; (8006ddc <BSP_GPIO_Init+0x40>)
 8006db0:	f001 f954 	bl	800805c <XMC_GPIO_SetMode>
	XMC_GPIO_SetMode(ENDSTOP2,XMC_GPIO_MODE_INPUT_PULL_DOWN);
 8006db4:	2208      	movs	r2, #8
 8006db6:	210d      	movs	r1, #13
 8006db8:	4808      	ldr	r0, [pc, #32]	; (8006ddc <BSP_GPIO_Init+0x40>)
 8006dba:	f001 f94f 	bl	800805c <XMC_GPIO_SetMode>
	XMC_GPIO_SetMode(ENDSTOP3,XMC_GPIO_MODE_INPUT_PULL_DOWN);
 8006dbe:	2208      	movs	r2, #8
 8006dc0:	210e      	movs	r1, #14
 8006dc2:	4806      	ldr	r0, [pc, #24]	; (8006ddc <BSP_GPIO_Init+0x40>)
 8006dc4:	f001 f94a 	bl	800805c <XMC_GPIO_SetMode>
	XMC_GPIO_SetMode(ENDSTOP4,XMC_GPIO_MODE_INPUT_PULL_DOWN);
 8006dc8:	2208      	movs	r2, #8
 8006dca:	210c      	movs	r1, #12
 8006dcc:	4803      	ldr	r0, [pc, #12]	; (8006ddc <BSP_GPIO_Init+0x40>)
 8006dce:	f001 f945 	bl	800805c <XMC_GPIO_SetMode>

	return true;
 8006dd2:	2301      	movs	r3, #1
}
 8006dd4:	4618      	mov	r0, r3
 8006dd6:	bd80      	pop	{r7, pc}
 8006dd8:	20000004 	.word	0x20000004
 8006ddc:	48028100 	.word	0x48028100

08006de0 <XMC_USIC_CH_SetInputSource>:
 * Baudrate is configured by considering the peripheral frequency and the desired baudrate.
 * Optimum values of FDR->STEP and BRG->PDIV are calulated and used for generating the desired
 * baudrate.
 *
 * \par<b>Related APIs:</b><BR>
 * XMC_USIC_CH_SetStartTransmisionMode(), XMC_USIC_CH_SetInputSource() \n\n\n
 8006de0:	b480      	push	{r7}
 8006de2:	b083      	sub	sp, #12
 8006de4:	af00      	add	r7, sp, #0
 8006de6:	6078      	str	r0, [r7, #4]
 8006de8:	460b      	mov	r3, r1
 8006dea:	70fb      	strb	r3, [r7, #3]
 8006dec:	4613      	mov	r3, r2
 8006dee:	70bb      	strb	r3, [r7, #2]
 */
 8006df0:	78f8      	ldrb	r0, [r7, #3]
 8006df2:	78fb      	ldrb	r3, [r7, #3]
 8006df4:	687a      	ldr	r2, [r7, #4]
 8006df6:	3306      	adds	r3, #6
 8006df8:	009b      	lsls	r3, r3, #2
 8006dfa:	4413      	add	r3, r2
 8006dfc:	685b      	ldr	r3, [r3, #4]
 8006dfe:	f023 0207 	bic.w	r2, r3, #7
XMC_USIC_CH_STATUS_t XMC_USIC_CH_SetBaudrate(XMC_USIC_CH_t *const channel, uint32_t rate, uint32_t oversampling);
 8006e02:	78bb      	ldrb	r3, [r7, #2]
 * Optimum values of FDR->STEP and BRG->PDIV are calulated and used for generating the desired
 * baudrate.
 *
 * \par<b>Related APIs:</b><BR>
 * XMC_USIC_CH_SetStartTransmisionMode(), XMC_USIC_CH_SetInputSource() \n\n\n
 */
 8006e04:	431a      	orrs	r2, r3
 8006e06:	6879      	ldr	r1, [r7, #4]
 8006e08:	1d83      	adds	r3, r0, #6
 8006e0a:	009b      	lsls	r3, r3, #2
 8006e0c:	440b      	add	r3, r1
 8006e0e:	605a      	str	r2, [r3, #4]
XMC_USIC_CH_STATUS_t XMC_USIC_CH_SetBaudrate(XMC_USIC_CH_t *const channel, uint32_t rate, uint32_t oversampling);

 8006e10:	bf00      	nop
 8006e12:	370c      	adds	r7, #12
 8006e14:	46bd      	mov	sp, r7
 8006e16:	bc80      	pop	{r7}
 8006e18:	4770      	bx	lr
 8006e1a:	bf00      	nop

08006e1c <XMC_USIC_CH_SetMode>:
 * 
 * \par<b>Related APIs:</b><BR>
 * XMC_USIC_CH_RXFIFO_GetLevel() \n\n\n
 */
__STATIC_INLINE void XMC_USIC_CH_RXFIFO_Flush(XMC_USIC_CH_t *const channel)
{
 8006e1c:	b480      	push	{r7}
 8006e1e:	b083      	sub	sp, #12
 8006e20:	af00      	add	r7, sp, #0
 8006e22:	6078      	str	r0, [r7, #4]
 8006e24:	460b      	mov	r3, r1
 8006e26:	70fb      	strb	r3, [r7, #3]
  channel->TRBSCR |= (uint32_t)USIC_CH_TRBSCR_FLUSHRB_Msk;
 8006e28:	687b      	ldr	r3, [r7, #4]
 8006e2a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006e2c:	f023 020f 	bic.w	r2, r3, #15
 8006e30:	78fb      	ldrb	r3, [r7, #3]
 8006e32:	431a      	orrs	r2, r3
 8006e34:	687b      	ldr	r3, [r7, #4]
 8006e36:	641a      	str	r2, [r3, #64]	; 0x40
}
 8006e38:	bf00      	nop
 8006e3a:	370c      	adds	r7, #12
 8006e3c:	46bd      	mov	sp, r7
 8006e3e:	bc80      	pop	{r7}
 8006e40:	4770      	bx	lr
 8006e42:	bf00      	nop

08006e44 <XMC_SPI_CH_Start>:
 * <li>Set polarity for the Slave signal,</li>
 * <li>Enable Frame end mode(MSLS signal is kept active after transmission of a frame)</li>
 * </ul>
 */
void XMC_SPI_CH_Init(XMC_USIC_CH_t *const channel, const XMC_SPI_CH_CONFIG_t *const config);

 8006e44:	b580      	push	{r7, lr}
 8006e46:	b082      	sub	sp, #8
 8006e48:	af00      	add	r7, sp, #0
 8006e4a:	6078      	str	r0, [r7, #4]
/**
 * @param channel A constant pointer to XMC_USIC_CH_t, pointing to the USIC channel base address.
 8006e4c:	2101      	movs	r1, #1
 8006e4e:	6878      	ldr	r0, [r7, #4]
 8006e50:	f7ff ffe4 	bl	8006e1c <XMC_USIC_CH_SetMode>
 *
 8006e54:	bf00      	nop
 8006e56:	3708      	adds	r7, #8
 8006e58:	46bd      	mov	sp, r7
 8006e5a:	bd80      	pop	{r7, pc}

08006e5c <XMC_SPI_CH_GetStatusFlag>:
 * After disabling the events, XMC_SPI_CH_EnableEvent() has to be invoked to re-enable the events.
 *
 * \par<b>Related APIs:</b><BR>
 * XMC_SPI_CH_EnableEvent()
 */
void XMC_SPI_CH_DisableEvent(XMC_USIC_CH_t *const channel, const uint32_t event);
 8006e5c:	b480      	push	{r7}
 8006e5e:	b083      	sub	sp, #12
 8006e60:	af00      	add	r7, sp, #0
 8006e62:	6078      	str	r0, [r7, #4]

 8006e64:	687b      	ldr	r3, [r7, #4]
 8006e66:	6c9b      	ldr	r3, [r3, #72]	; 0x48
/**
 8006e68:	4618      	mov	r0, r3
 8006e6a:	370c      	adds	r7, #12
 8006e6c:	46bd      	mov	sp, r7
 8006e6e:	bc80      	pop	{r7}
 8006e70:	4770      	bx	lr
 8006e72:	bf00      	nop

08006e74 <XMC_SPI_CH_ClearStatusFlag>:
  return channel->PSR_SSCMode;
}

/**
 * @param channel A constant pointer to XMC_USIC_CH_t, pointing to the USIC channel base address.
 * @param flag Protocol event status to be cleared for detection of next occurence.
 8006e74:	b480      	push	{r7}
 8006e76:	b083      	sub	sp, #12
 8006e78:	af00      	add	r7, sp, #0
 8006e7a:	6078      	str	r0, [r7, #4]
 8006e7c:	6039      	str	r1, [r7, #0]
 *              Refer @ XMC_SPI_CH_STATUS_FLAG_t for valid values. <b>OR</b> combinations of these enum item can be used 
 8006e7e:	687b      	ldr	r3, [r7, #4]
 8006e80:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8006e82:	683b      	ldr	r3, [r7, #0]
 8006e84:	431a      	orrs	r2, r3
 8006e86:	687b      	ldr	r3, [r7, #4]
 8006e88:	64da      	str	r2, [r3, #76]	; 0x4c
 *              as input.
 8006e8a:	bf00      	nop
 8006e8c:	370c      	adds	r7, #12
 8006e8e:	46bd      	mov	sp, r7
 8006e90:	bc80      	pop	{r7}
 8006e92:	4770      	bx	lr

08006e94 <XMC_SPI_CH_SetInputSource>:
 * @param  channel A constant pointer to XMC_USIC_CH_t, pointing to the USIC channel base address.
 *
 * @return None
 *
 * \par<b>Description</b><br>
 * Configure the handling of end of frame through software, by setting TCSR.EOF bit.\n\n
 8006e94:	b580      	push	{r7, lr}
 8006e96:	b082      	sub	sp, #8
 8006e98:	af00      	add	r7, sp, #0
 8006e9a:	6078      	str	r0, [r7, #4]
 8006e9c:	460b      	mov	r3, r1
 8006e9e:	70fb      	strb	r3, [r7, #3]
 8006ea0:	4613      	mov	r3, r2
 8006ea2:	70bb      	strb	r3, [r7, #2]
 * This can be used if the software handles the TBUF data without FIFO. If EOF is set, a valid content of the TBUF is 
 8006ea4:	78fb      	ldrb	r3, [r7, #3]
 8006ea6:	687a      	ldr	r2, [r7, #4]
 8006ea8:	3306      	adds	r3, #6
 8006eaa:	009b      	lsls	r3, r3, #2
 8006eac:	4413      	add	r3, r2
 8006eae:	2210      	movs	r2, #16
 8006eb0:	605a      	str	r2, [r3, #4]
 * considered as last word of a frame. After transfer of the last word, MSLS signal becomes inactive. For software 
 8006eb2:	78ba      	ldrb	r2, [r7, #2]
 8006eb4:	78fb      	ldrb	r3, [r7, #3]
 8006eb6:	4619      	mov	r1, r3
 8006eb8:	6878      	ldr	r0, [r7, #4]
 8006eba:	f7ff ff91 	bl	8006de0 <XMC_USIC_CH_SetInputSource>
 * handling of EOF bit, it is recommended to configure TCSR.WLEMD as 0. \n
 8006ebe:	bf00      	nop
 8006ec0:	3708      	adds	r7, #8
 8006ec2:	46bd      	mov	sp, r7
 8006ec4:	bd80      	pop	{r7, pc}
 8006ec6:	bf00      	nop

08006ec8 <XMC_GPIO_SetOutputHigh>:

/**
 *
 * @param port constant pointer pointing to GPIO port, to access hardware register Pn_OMR.
 8006ec8:	b480      	push	{r7}
 8006eca:	b083      	sub	sp, #12
 8006ecc:	af00      	add	r7, sp, #0
 8006ece:	6078      	str	r0, [r7, #4]
 8006ed0:	460b      	mov	r3, r1
 8006ed2:	70fb      	strb	r3, [r7, #3]
 * @param pin  port pin number.
 *
 * @return None
 8006ed4:	78fb      	ldrb	r3, [r7, #3]
 8006ed6:	2201      	movs	r2, #1
 8006ed8:	409a      	lsls	r2, r3
 8006eda:	687b      	ldr	r3, [r7, #4]
 8006edc:	605a      	str	r2, [r3, #4]
 *
 8006ede:	bf00      	nop
 8006ee0:	370c      	adds	r7, #12
 8006ee2:	46bd      	mov	sp, r7
 8006ee4:	bc80      	pop	{r7}
 8006ee6:	4770      	bx	lr

08006ee8 <BSP_SPI_Init>:
 *  @brief This function configures the SPI interface to communicate with the MCP23S08 & the MCP3004
 *  @param none
 *  @return on success this function returns SPI_OK (0)
 */
uint8_t BSP_SPI_Init(void)
{
 8006ee8:	b580      	push	{r7, lr}
 8006eea:	af00      	add	r7, sp, #0
	/*Initialize and Start SPI*/
	XMC_SPI_CH_Init(XMC_SPI1_CH0, &spi_config);
 8006eec:	4929      	ldr	r1, [pc, #164]	; (8006f94 <BSP_SPI_Init+0xac>)
 8006eee:	482a      	ldr	r0, [pc, #168]	; (8006f98 <BSP_SPI_Init+0xb0>)
 8006ef0:	f000 ff38 	bl	8007d64 <XMC_SPI_CH_Init>

	/*Input source selected*/
	XMC_SPI_CH_SetInputSource(XMC_SPI1_CH0,XMC_SPI_CH_INPUT_DIN0,USIC1_C0_DX0_P0_4);
 8006ef4:	2200      	movs	r2, #0
 8006ef6:	2100      	movs	r1, #0
 8006ef8:	4827      	ldr	r0, [pc, #156]	; (8006f98 <BSP_SPI_Init+0xb0>)
 8006efa:	f7ff ffcb 	bl	8006e94 <XMC_SPI_CH_SetInputSource>
	XMC_SPI_CH_EnableEvent(XMC_SPI1_CH0,XMC_SPI_CH_EVENT_STANDARD_RECEIVE);
 8006efe:	4927      	ldr	r1, [pc, #156]	; (8006f9c <BSP_SPI_Init+0xb4>)
 8006f00:	4825      	ldr	r0, [pc, #148]	; (8006f98 <BSP_SPI_Init+0xb0>)
 8006f02:	f000 ffc3 	bl	8007e8c <XMC_SPI_CH_EnableEvent>
	XMC_SPI_CH_Start(XMC_SPI1_CH0);
 8006f06:	4824      	ldr	r0, [pc, #144]	; (8006f98 <BSP_SPI_Init+0xb0>)
 8006f08:	f7ff ff9c 	bl	8006e44 <XMC_SPI_CH_Start>

	/*GPIO configuration*/
	XMC_GPIO_SetMode(SPI_MOSI, XMC_GPIO_MODE_OUTPUT_PUSH_PULL_ALT2);
 8006f0c:	2290      	movs	r2, #144	; 0x90
 8006f0e:	2105      	movs	r1, #5
 8006f10:	4823      	ldr	r0, [pc, #140]	; (8006fa0 <BSP_SPI_Init+0xb8>)
 8006f12:	f001 f8a3 	bl	800805c <XMC_GPIO_SetMode>
	XMC_GPIO_SetMode(SPI_MISO, XMC_GPIO_MODE_INPUT_TRISTATE);
 8006f16:	2200      	movs	r2, #0
 8006f18:	2104      	movs	r1, #4
 8006f1a:	4821      	ldr	r0, [pc, #132]	; (8006fa0 <BSP_SPI_Init+0xb8>)
 8006f1c:	f001 f89e 	bl	800805c <XMC_GPIO_SetMode>
	XMC_GPIO_SetMode(SPI_SCLK, XMC_GPIO_MODE_OUTPUT_PUSH_PULL_ALT2);
 8006f20:	2290      	movs	r2, #144	; 0x90
 8006f22:	210b      	movs	r1, #11
 8006f24:	481e      	ldr	r0, [pc, #120]	; (8006fa0 <BSP_SPI_Init+0xb8>)
 8006f26:	f001 f899 	bl	800805c <XMC_GPIO_SetMode>

	gpio_config.mode = XMC_GPIO_MODE_OUTPUT_PUSH_PULL;
 8006f2a:	4b1e      	ldr	r3, [pc, #120]	; (8006fa4 <BSP_SPI_Init+0xbc>)
 8006f2c:	2280      	movs	r2, #128	; 0x80
 8006f2e:	701a      	strb	r2, [r3, #0]
	gpio_config.output_level = XMC_GPIO_OUTPUT_LEVEL_HIGH;
 8006f30:	4b1c      	ldr	r3, [pc, #112]	; (8006fa4 <BSP_SPI_Init+0xbc>)
 8006f32:	2201      	movs	r2, #1
 8006f34:	605a      	str	r2, [r3, #4]
	gpio_config.output_strength = XMC_GPIO_OUTPUT_STRENGTH_MEDIUM;
 8006f36:	4b1b      	ldr	r3, [pc, #108]	; (8006fa4 <BSP_SPI_Init+0xbc>)
 8006f38:	2204      	movs	r2, #4
 8006f3a:	721a      	strb	r2, [r3, #8]

	XMC_GPIO_Init(MCP23S08_SS, &gpio_config); //IO-Expander CS
 8006f3c:	4a19      	ldr	r2, [pc, #100]	; (8006fa4 <BSP_SPI_Init+0xbc>)
 8006f3e:	2102      	movs	r1, #2
 8006f40:	4819      	ldr	r0, [pc, #100]	; (8006fa8 <BSP_SPI_Init+0xc0>)
 8006f42:	f001 f8cb 	bl	80080dc <XMC_GPIO_Init>
	XMC_GPIO_SetOutputHigh(MCP23S08_SS);
 8006f46:	2102      	movs	r1, #2
 8006f48:	4817      	ldr	r0, [pc, #92]	; (8006fa8 <BSP_SPI_Init+0xc0>)
 8006f4a:	f7ff ffbd 	bl	8006ec8 <XMC_GPIO_SetOutputHigh>

	gpio_config.mode = XMC_GPIO_MODE_OUTPUT_PUSH_PULL;
 8006f4e:	4b15      	ldr	r3, [pc, #84]	; (8006fa4 <BSP_SPI_Init+0xbc>)
 8006f50:	2280      	movs	r2, #128	; 0x80
 8006f52:	701a      	strb	r2, [r3, #0]
	gpio_config.output_level = XMC_GPIO_OUTPUT_LEVEL_HIGH;
 8006f54:	4b13      	ldr	r3, [pc, #76]	; (8006fa4 <BSP_SPI_Init+0xbc>)
 8006f56:	2201      	movs	r2, #1
 8006f58:	605a      	str	r2, [r3, #4]
	gpio_config.output_strength = XMC_GPIO_OUTPUT_STRENGTH_MEDIUM;
 8006f5a:	4b12      	ldr	r3, [pc, #72]	; (8006fa4 <BSP_SPI_Init+0xbc>)
 8006f5c:	2204      	movs	r2, #4
 8006f5e:	721a      	strb	r2, [r3, #8]

	XMC_GPIO_Init(MCP3004_SS, &gpio_config); //ADC-CS
 8006f60:	4a10      	ldr	r2, [pc, #64]	; (8006fa4 <BSP_SPI_Init+0xbc>)
 8006f62:	2104      	movs	r1, #4
 8006f64:	4810      	ldr	r0, [pc, #64]	; (8006fa8 <BSP_SPI_Init+0xc0>)
 8006f66:	f001 f8b9 	bl	80080dc <XMC_GPIO_Init>
	XMC_GPIO_SetOutputHigh(MCP3004_SS);
 8006f6a:	2104      	movs	r1, #4
 8006f6c:	480e      	ldr	r0, [pc, #56]	; (8006fa8 <BSP_SPI_Init+0xc0>)
 8006f6e:	f7ff ffab 	bl	8006ec8 <XMC_GPIO_SetOutputHigh>

	gpio_config.mode = XMC_GPIO_MODE_OUTPUT_PUSH_PULL;
 8006f72:	4b0c      	ldr	r3, [pc, #48]	; (8006fa4 <BSP_SPI_Init+0xbc>)
 8006f74:	2280      	movs	r2, #128	; 0x80
 8006f76:	701a      	strb	r2, [r3, #0]
	gpio_config.output_level = XMC_GPIO_OUTPUT_LEVEL_HIGH;
 8006f78:	4b0a      	ldr	r3, [pc, #40]	; (8006fa4 <BSP_SPI_Init+0xbc>)
 8006f7a:	2201      	movs	r2, #1
 8006f7c:	605a      	str	r2, [r3, #4]
	gpio_config.output_strength = XMC_GPIO_OUTPUT_STRENGTH_MEDIUM;
 8006f7e:	4b09      	ldr	r3, [pc, #36]	; (8006fa4 <BSP_SPI_Init+0xbc>)
 8006f80:	2204      	movs	r2, #4
 8006f82:	721a      	strb	r2, [r3, #8]

	XMC_GPIO_Init(MCP23S08_RESET, &gpio_config); //IO-Expander Reset
 8006f84:	4a07      	ldr	r2, [pc, #28]	; (8006fa4 <BSP_SPI_Init+0xbc>)
 8006f86:	210c      	movs	r1, #12
 8006f88:	4805      	ldr	r0, [pc, #20]	; (8006fa0 <BSP_SPI_Init+0xb8>)
 8006f8a:	f001 f8a7 	bl	80080dc <XMC_GPIO_Init>

	return SPI_OK;
 8006f8e:	2300      	movs	r3, #0
}
 8006f90:	4618      	mov	r0, r3
 8006f92:	bd80      	pop	{r7, pc}
 8006f94:	2000001c 	.word	0x2000001c
 8006f98:	48020000 	.word	0x48020000
 8006f9c:	80004000 	.word	0x80004000
 8006fa0:	48028000 	.word	0x48028000
 8006fa4:	20000010 	.word	0x20000010
 8006fa8:	48028100 	.word	0x48028100

08006fac <_spi_transmit>:
 *  @param channel ... SPI channel
 *		   spi_data .. byte which should be transmitted
 *  @return on success this function returns SPI_OK (0)
 */
uint8_t _spi_transmit(XMC_USIC_CH_t *const channel, uint8_t spi_data)
{
 8006fac:	b580      	push	{r7, lr}
 8006fae:	b082      	sub	sp, #8
 8006fb0:	af00      	add	r7, sp, #0
 8006fb2:	6078      	str	r0, [r7, #4]
 8006fb4:	460b      	mov	r3, r1
 8006fb6:	70fb      	strb	r3, [r7, #3]
	XMC_ASSERT("XMC_USIC_CH_Enable: channel not valid", XMC_USIC_IsChannelValid(channel));

	XMC_SPI_CH_Transmit(channel, spi_data, XMC_SPI_CH_MODE_STANDARD);
 8006fb8:	78fb      	ldrb	r3, [r7, #3]
 8006fba:	b29b      	uxth	r3, r3
 8006fbc:	2200      	movs	r2, #0
 8006fbe:	4619      	mov	r1, r3
 8006fc0:	6878      	ldr	r0, [r7, #4]
 8006fc2:	f000 ff05 	bl	8007dd0 <XMC_SPI_CH_Transmit>
	while((XMC_SPI_CH_GetStatusFlag(channel) & XMC_SPI_CH_STATUS_FLAG_TRANSMIT_SHIFT_INDICATION) == 0U);
 8006fc6:	bf00      	nop
 8006fc8:	6878      	ldr	r0, [r7, #4]
 8006fca:	f7ff ff47 	bl	8006e5c <XMC_SPI_CH_GetStatusFlag>
 8006fce:	4603      	mov	r3, r0
 8006fd0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8006fd4:	2b00      	cmp	r3, #0
 8006fd6:	d0f7      	beq.n	8006fc8 <_spi_transmit+0x1c>
	XMC_SPI_CH_ClearStatusFlag(channel, XMC_SPI_CH_STATUS_FLAG_TRANSMIT_SHIFT_INDICATION);
 8006fd8:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8006fdc:	6878      	ldr	r0, [r7, #4]
 8006fde:	f7ff ff49 	bl	8006e74 <XMC_SPI_CH_ClearStatusFlag>

	return SPI_OK;
 8006fe2:	2300      	movs	r3, #0
}
 8006fe4:	4618      	mov	r0, r3
 8006fe6:	3708      	adds	r7, #8
 8006fe8:	46bd      	mov	sp, r7
 8006fea:	bd80      	pop	{r7, pc}

08006fec <_spi_receive>:
 *  @brief This function reads data from a specific SPI channel
 *  @param channel ... SPI channel
 *  @return byte which was received and is valid
 */
uint8_t _spi_receive(XMC_USIC_CH_t *const channel)
{
 8006fec:	b580      	push	{r7, lr}
 8006fee:	b082      	sub	sp, #8
 8006ff0:	af00      	add	r7, sp, #0
 8006ff2:	6078      	str	r0, [r7, #4]
	XMC_ASSERT("XMC_USIC_CH_Enable: channel not valid", XMC_USIC_IsChannelValid(channel));

	return XMC_SPI_CH_GetReceivedData(channel);
 8006ff4:	6878      	ldr	r0, [r7, #4]
 8006ff6:	f000 ff21 	bl	8007e3c <XMC_SPI_CH_GetReceivedData>
 8006ffa:	4603      	mov	r3, r0
 8006ffc:	b2db      	uxtb	r3, r3
}
 8006ffe:	4618      	mov	r0, r3
 8007000:	3708      	adds	r7, #8
 8007002:	46bd      	mov	sp, r7
 8007004:	bd80      	pop	{r7, pc}
 8007006:	bf00      	nop

08007008 <NVIC_EnableIRQ>:
    The function enables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8007008:	b480      	push	{r7}
 800700a:	b083      	sub	sp, #12
 800700c:	af00      	add	r7, sp, #0
 800700e:	4603      	mov	r3, r0
 8007010:	71fb      	strb	r3, [r7, #7]
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
 8007012:	4908      	ldr	r1, [pc, #32]	; (8007034 <NVIC_EnableIRQ+0x2c>)
 8007014:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007018:	095b      	lsrs	r3, r3, #5
 800701a:	79fa      	ldrb	r2, [r7, #7]
 800701c:	f002 021f 	and.w	r2, r2, #31
 8007020:	2001      	movs	r0, #1
 8007022:	fa00 f202 	lsl.w	r2, r0, r2
 8007026:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800702a:	bf00      	nop
 800702c:	370c      	adds	r7, #12
 800702e:	46bd      	mov	sp, r7
 8007030:	bc80      	pop	{r7}
 8007032:	4770      	bx	lr
 8007034:	e000e100 	.word	0xe000e100

08007038 <XMC_USIC_CH_SetInputSource>:
 * Baudrate is configured by considering the peripheral frequency and the desired baudrate.
 * Optimum values of FDR->STEP and BRG->PDIV are calulated and used for generating the desired
 * baudrate.
 *
 * \par<b>Related APIs:</b><BR>
 * XMC_USIC_CH_SetStartTransmisionMode(), XMC_USIC_CH_SetInputSource() \n\n\n
 8007038:	b480      	push	{r7}
 800703a:	b083      	sub	sp, #12
 800703c:	af00      	add	r7, sp, #0
 800703e:	6078      	str	r0, [r7, #4]
 8007040:	460b      	mov	r3, r1
 8007042:	70fb      	strb	r3, [r7, #3]
 8007044:	4613      	mov	r3, r2
 8007046:	70bb      	strb	r3, [r7, #2]
 */
 8007048:	78f8      	ldrb	r0, [r7, #3]
 800704a:	78fb      	ldrb	r3, [r7, #3]
 800704c:	687a      	ldr	r2, [r7, #4]
 800704e:	3306      	adds	r3, #6
 8007050:	009b      	lsls	r3, r3, #2
 8007052:	4413      	add	r3, r2
 8007054:	685b      	ldr	r3, [r3, #4]
 8007056:	f023 0207 	bic.w	r2, r3, #7
XMC_USIC_CH_STATUS_t XMC_USIC_CH_SetBaudrate(XMC_USIC_CH_t *const channel, uint32_t rate, uint32_t oversampling);
 800705a:	78bb      	ldrb	r3, [r7, #2]
 * Optimum values of FDR->STEP and BRG->PDIV are calulated and used for generating the desired
 * baudrate.
 *
 * \par<b>Related APIs:</b><BR>
 * XMC_USIC_CH_SetStartTransmisionMode(), XMC_USIC_CH_SetInputSource() \n\n\n
 */
 800705c:	431a      	orrs	r2, r3
 800705e:	6879      	ldr	r1, [r7, #4]
 8007060:	1d83      	adds	r3, r0, #6
 8007062:	009b      	lsls	r3, r3, #2
 8007064:	440b      	add	r3, r1
 8007066:	605a      	str	r2, [r3, #4]
XMC_USIC_CH_STATUS_t XMC_USIC_CH_SetBaudrate(XMC_USIC_CH_t *const channel, uint32_t rate, uint32_t oversampling);

 8007068:	bf00      	nop
 800706a:	370c      	adds	r7, #12
 800706c:	46bd      	mov	sp, r7
 800706e:	bc80      	pop	{r7}
 8007070:	4770      	bx	lr
 8007072:	bf00      	nop

08007074 <XMC_UART_CH_Start>:
 * \par<b>Description</b><br>
 * Sets the USIC channel operation mode to UART mode.\n\n
 * CCR register bitfield \a Mode is set to 2(UART mode). This API should be called after configuring
 * the USIC channel. Transmission and reception can happen only when the UART mode is set. 
 * This is an inline function.
 *
 8007074:	b480      	push	{r7}
 8007076:	b083      	sub	sp, #12
 8007078:	af00      	add	r7, sp, #0
 800707a:	6078      	str	r0, [r7, #4]
 * \par<b>Related APIs:</b><BR>
 800707c:	687b      	ldr	r3, [r7, #4]
 800707e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007080:	f023 030f 	bic.w	r3, r3, #15
 8007084:	f043 0202 	orr.w	r2, r3, #2
 8007088:	687b      	ldr	r3, [r7, #4]
 800708a:	641a      	str	r2, [r3, #64]	; 0x40
 * XMC_UART_CH_Stop(), XMC_UART_CH_Transmit()\n\n\n
 800708c:	bf00      	nop
 800708e:	370c      	adds	r7, #12
 8007090:	46bd      	mov	sp, r7
 8007092:	bc80      	pop	{r7}
 8007094:	4770      	bx	lr
 8007096:	bf00      	nop

08007098 <XMC_UART_CH_SetInterruptNodePointer>:
 * For all the protocol events enlisted in the enumeration XMC_UART_CH_EVENT_t, one common
 * interrupt gets generated. The service request connects the interrupt node to the UART 
 * protocol events.
 * Note: NVIC node should be separately enabled to generate the interrupt.
 *
 * \par<b>Related APIs:</b><BR>
 8007098:	b580      	push	{r7, lr}
 800709a:	b082      	sub	sp, #8
 800709c:	af00      	add	r7, sp, #0
 800709e:	6078      	str	r0, [r7, #4]
 80070a0:	460b      	mov	r3, r1
 80070a2:	70fb      	strb	r3, [r7, #3]
 * XMC_UART_CH_EnableEvent() \n\n\n
 80070a4:	78fb      	ldrb	r3, [r7, #3]
 80070a6:	461a      	mov	r2, r3
 80070a8:	2110      	movs	r1, #16
 80070aa:	6878      	ldr	r0, [r7, #4]
 80070ac:	f000 fbe4 	bl	8007878 <XMC_USIC_CH_SetInterruptNodePointer>
 */
__STATIC_INLINE void XMC_UART_CH_SetInterruptNodePointer(XMC_USIC_CH_t *const channel,
 80070b0:	bf00      	nop
 80070b2:	3708      	adds	r7, #8
 80070b4:	46bd      	mov	sp, r7
 80070b6:	bd80      	pop	{r7, pc}

080070b8 <XMC_UART_CH_SetInputSource>:
 * \par<b>Description</b><br>
 * Sets input soource for the UART communication.\n\n
 * It is used for configuring the input stage for data reception.
 * Selects the input data signal source among DXnA, DXnB.. DXnG for the input stage. 
 * The API can be used for the input stages DX0, DX3 and DX5. 
 *
 80070b8:	b580      	push	{r7, lr}
 80070ba:	b082      	sub	sp, #8
 80070bc:	af00      	add	r7, sp, #0
 80070be:	6078      	str	r0, [r7, #4]
 80070c0:	460b      	mov	r3, r1
 80070c2:	70fb      	strb	r3, [r7, #3]
 80070c4:	4613      	mov	r3, r2
 80070c6:	70bb      	strb	r3, [r7, #2]
 * \par<b>Related APIs:</b><BR>
 80070c8:	78fb      	ldrb	r3, [r7, #3]
 80070ca:	687a      	ldr	r2, [r7, #4]
 80070cc:	3306      	adds	r3, #6
 80070ce:	009b      	lsls	r3, r3, #2
 80070d0:	4413      	add	r3, r2
 80070d2:	2200      	movs	r2, #0
 80070d4:	605a      	str	r2, [r3, #4]
 * XMC_UART_CH_EnableInputInversion() \n\n\n
 80070d6:	78ba      	ldrb	r2, [r7, #2]
 80070d8:	78fb      	ldrb	r3, [r7, #3]
 80070da:	4619      	mov	r1, r3
 80070dc:	6878      	ldr	r0, [r7, #4]
 80070de:	f7ff ffab 	bl	8007038 <XMC_USIC_CH_SetInputSource>
 */
 80070e2:	bf00      	nop
 80070e4:	3708      	adds	r7, #8
 80070e6:	46bd      	mov	sp, r7
 80070e8:	bd80      	pop	{r7, pc}
 80070ea:	bf00      	nop

080070ec <BSP_UART_Init>:
/**
 * @brief  Initialize UART1 CH1 - Tx=P0.1, Rx=P0.0, 9600-8N1
 * @return true on success, false otherwise
 */
_Bool BSP_UART_Init (void)
{
 80070ec:	b580      	push	{r7, lr}
 80070ee:	af00      	add	r7, sp, #0

	XMC_UART_CH_Init (XMC_UART1_CH1, &uart_config);
 80070f0:	4917      	ldr	r1, [pc, #92]	; (8007150 <BSP_UART_Init+0x64>)
 80070f2:	4818      	ldr	r0, [pc, #96]	; (8007154 <BSP_UART_Init+0x68>)
 80070f4:	f000 ff02 	bl	8007efc <XMC_UART_CH_Init>
	XMC_UART_CH_Init (XMC_UART1_CH0, &uart_config);
 80070f8:	4915      	ldr	r1, [pc, #84]	; (8007150 <BSP_UART_Init+0x64>)
 80070fa:	4817      	ldr	r0, [pc, #92]	; (8007158 <BSP_UART_Init+0x6c>)
 80070fc:	f000 fefe 	bl	8007efc <XMC_UART_CH_Init>
	XMC_UART_CH_SetInputSource (XMC_UART1_CH1, XMC_UART_CH_INPUT_RXD, 
 8007100:	2203      	movs	r2, #3
 8007102:	2100      	movs	r1, #0
 8007104:	4813      	ldr	r0, [pc, #76]	; (8007154 <BSP_UART_Init+0x68>)
 8007106:	f7ff ffd7 	bl	80070b8 <XMC_UART_CH_SetInputSource>
	                            USIC1_C1_DX0_P0_0);

	XMC_UART_CH_SetInterruptNodePointer	(XMC_UART1_CH1, 0) ;
 800710a:	2100      	movs	r1, #0
 800710c:	4811      	ldr	r0, [pc, #68]	; (8007154 <BSP_UART_Init+0x68>)
 800710e:	f7ff ffc3 	bl	8007098 <XMC_UART_CH_SetInterruptNodePointer>
	XMC_UART_CH_EnableEvent (XMC_UART1_CH1, XMC_UART_CH_EVENT_STANDARD_RECEIVE);
 8007112:	4912      	ldr	r1, [pc, #72]	; (800715c <BSP_UART_Init+0x70>)
 8007114:	480f      	ldr	r0, [pc, #60]	; (8007154 <BSP_UART_Init+0x68>)
 8007116:	f000 ff87 	bl	8008028 <XMC_UART_CH_EnableEvent>
	XMC_UART_CH_EnableEvent (XMC_UART1_CH1, 
 800711a:	f04f 2180 	mov.w	r1, #2147516416	; 0x80008000
 800711e:	480d      	ldr	r0, [pc, #52]	; (8007154 <BSP_UART_Init+0x68>)
 8007120:	f000 ff82 	bl	8008028 <XMC_UART_CH_EnableEvent>
	                         XMC_UART_CH_EVENT_ALTERNATIVE_RECEIVE);
	NVIC_EnableIRQ (USIC1_0_IRQn);
 8007124:	205a      	movs	r0, #90	; 0x5a
 8007126:	f7ff ff6f 	bl	8007008 <NVIC_EnableIRQ>

	XMC_UART_CH_Start (XMC_UART1_CH1);
 800712a:	480a      	ldr	r0, [pc, #40]	; (8007154 <BSP_UART_Init+0x68>)
 800712c:	f7ff ffa2 	bl	8007074 <XMC_UART_CH_Start>
	XMC_UART_CH_Start (XMC_UART1_CH0);
 8007130:	4809      	ldr	r0, [pc, #36]	; (8007158 <BSP_UART_Init+0x6c>)
 8007132:	f7ff ff9f 	bl	8007074 <XMC_UART_CH_Start>

	XMC_GPIO_SetMode (UART_TX, XMC_GPIO_MODE_OUTPUT_PUSH_PULL_ALT2);
 8007136:	2290      	movs	r2, #144	; 0x90
 8007138:	2101      	movs	r1, #1
 800713a:	4809      	ldr	r0, [pc, #36]	; (8007160 <BSP_UART_Init+0x74>)
 800713c:	f000 ff8e 	bl	800805c <XMC_GPIO_SetMode>
	XMC_GPIO_SetMode (UART_RX, XMC_GPIO_MODE_INPUT_TRISTATE);
 8007140:	2200      	movs	r2, #0
 8007142:	2100      	movs	r1, #0
 8007144:	4806      	ldr	r0, [pc, #24]	; (8007160 <BSP_UART_Init+0x74>)
 8007146:	f000 ff89 	bl	800805c <XMC_GPIO_SetMode>

	return true;
 800714a:	2301      	movs	r3, #1
}
 800714c:	4618      	mov	r0, r3
 800714e:	bd80      	pop	{r7, pc}
 8007150:	20000024 	.word	0x20000024
 8007154:	48020200 	.word	0x48020200
 8007158:	48020000 	.word	0x48020000
 800715c:	80004000 	.word	0x80004000
 8007160:	48028000 	.word	0x48028000

08007164 <BSP_LowLevelInit>:
 * @note Problems with Branch prediction if accessing the flash via the cached
 *       memory interface. In this silicon(step A11), branch prediction has to
 *       be switched off by setting PCON.PBS = 1.
 */
void  BSP_LowLevelInit (void)
{
 8007164:	b580      	push	{r7, lr}
 8007166:	b082      	sub	sp, #8
 8007168:	af00      	add	r7, sp, #0
	CPU_INT32U  reg_val;

	/* Disable Watchdog timer */
	DEF_BIT_CLR (BSP_REG_WDT_CTR, BSP_BIT_WDT_CTR_ENB);
 800716a:	4a0d      	ldr	r2, [pc, #52]	; (80071a0 <BSP_LowLevelInit+0x3c>)
 800716c:	4b0c      	ldr	r3, [pc, #48]	; (80071a0 <BSP_LowLevelInit+0x3c>)
 800716e:	681b      	ldr	r3, [r3, #0]
 8007170:	f023 0301 	bic.w	r3, r3, #1
 8007174:	6013      	str	r3, [r2, #0]
	DEF_BIT_SET (BSP_REG_PREF_PCON, BSP_BIT_PREF_PCON_PBS);
 8007176:	4a0b      	ldr	r2, [pc, #44]	; (80071a4 <BSP_LowLevelInit+0x40>)
 8007178:	4b0a      	ldr	r3, [pc, #40]	; (80071a4 <BSP_LowLevelInit+0x40>)
 800717a:	681b      	ldr	r3, [r3, #0]
 800717c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007180:	6013      	str	r3, [r2, #0]

	reg_val = BSP_REG_FLASH0_FCON;
 8007182:	4b09      	ldr	r3, [pc, #36]	; (80071a8 <BSP_LowLevelInit+0x44>)
 8007184:	681b      	ldr	r3, [r3, #0]
 8007186:	607b      	str	r3, [r7, #4]
	reg_val = 0x3;
 8007188:	2303      	movs	r3, #3
 800718a:	607b      	str	r3, [r7, #4]
	BSP_REG_FLASH0_FCON = reg_val;
 800718c:	4a06      	ldr	r2, [pc, #24]	; (80071a8 <BSP_LowLevelInit+0x44>)
 800718e:	687b      	ldr	r3, [r7, #4]
 8007190:	6013      	str	r3, [r2, #0]

	BSP_SysInit();
 8007192:	f000 f80b 	bl	80071ac <BSP_SysInit>
}
 8007196:	bf00      	nop
 8007198:	3708      	adds	r7, #8
 800719a:	46bd      	mov	sp, r7
 800719c:	bd80      	pop	{r7, pc}
 800719e:	bf00      	nop
 80071a0:	50008004 	.word	0x50008004
 80071a4:	58004000 	.word	0x58004000
 80071a8:	58002014 	.word	0x58002014

080071ac <BSP_SysInit>:
 *       result in multiple changes of the K2-Divider to avoid big frequency
 *       changes. Between the update of two K2-divider values 6 cycles of fpll
 *       should be waited.
 */
void  BSP_SysInit (void)
{
 80071ac:	b480      	push	{r7}
 80071ae:	b083      	sub	sp, #12
 80071b0:	af00      	add	r7, sp, #0
	CPU_INT32U  reg_to;
	CPU_INT32U  reg;

	/* Set VCO and PLL power saving mode to normal behavior */
	DEF_BIT_CLR (BSP_REG_SCU_PLLCON0, (BSP_BIT_PLLCON0_VCOPWD |
 80071b2:	4a74      	ldr	r2, [pc, #464]	; (8007384 <BSP_SysInit+0x1d8>)
 80071b4:	4b73      	ldr	r3, [pc, #460]	; (8007384 <BSP_SysInit+0x1d8>)
 80071b6:	681b      	ldr	r3, [r3, #0]
 80071b8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80071bc:	f023 0302 	bic.w	r3, r3, #2
 80071c0:	6013      	str	r3, [r2, #0]
					   BSP_BIT_PLLCON0_PLLPWD));

	reg = BSP_REG_SCU_OSCHPCTRL;
 80071c2:	4b71      	ldr	r3, [pc, #452]	; (8007388 <BSP_SysInit+0x1dc>)
 80071c4:	681b      	ldr	r3, [r3, #0]
 80071c6:	603b      	str	r3, [r7, #0]
	/* Set Ext. Crystal mod; osc power saving isn't entered */
	DEF_BIT_CLR (reg, (BSP_BIT_OSCHPCTRL_MODE_MASK  |
 80071c8:	683b      	ldr	r3, [r7, #0]
 80071ca:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 80071ce:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 80071d2:	603b      	str	r3, [r7, #0]
			   BSP_BIT_OSCHPCTRL_OSCVAL_MASK));
	/* Cfg. foscref = fosc / (OSCVAL + 1) */
	DEF_BIT_SET (reg, BSP_BIT_OSCHPCTRL_OSCVAL);
 80071d4:	683b      	ldr	r3, [r7, #0]
 80071d6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80071da:	603b      	str	r3, [r7, #0]
	BSP_REG_SCU_OSCHPCTRL = reg;
 80071dc:	4a6a      	ldr	r2, [pc, #424]	; (8007388 <BSP_SysInit+0x1dc>)
 80071de:	683b      	ldr	r3, [r7, #0]
 80071e0:	6013      	str	r3, [r2, #0]

	/* Set ext. osc as PLL input */
	DEF_BIT_CLR (BSP_REG_SCU_PLLCON2, BSP_BIT_PLLCON2_PINSEL);
 80071e2:	4a6a      	ldr	r2, [pc, #424]	; (800738c <BSP_SysInit+0x1e0>)
 80071e4:	4b69      	ldr	r3, [pc, #420]	; (800738c <BSP_SysInit+0x1e0>)
 80071e6:	681b      	ldr	r3, [r3, #0]
 80071e8:	f023 0301 	bic.w	r3, r3, #1
 80071ec:	6013      	str	r3, [r2, #0]
	/* Restart osc watchdog of the PLL */
	DEF_BIT_CLR (BSP_REG_SCU_PLLCON0, BSP_BIT_PLLCON0_OSCRES);
 80071ee:	4a65      	ldr	r2, [pc, #404]	; (8007384 <BSP_SysInit+0x1d8>)
 80071f0:	4b64      	ldr	r3, [pc, #400]	; (8007384 <BSP_SysInit+0x1d8>)
 80071f2:	681b      	ldr	r3, [r3, #0]
 80071f4:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 80071f8:	6013      	str	r3, [r2, #0]
	/* Wait for stable OSC frequency */
	reg_to = BSP_REG_VAL_TO;
 80071fa:	4b65      	ldr	r3, [pc, #404]	; (8007390 <BSP_SysInit+0x1e4>)
 80071fc:	607b      	str	r3, [r7, #4]
	while ( (DEF_BIT_IS_CLR (BSP_REG_SCU_PLLSTAT, (BSP_BIT_PLLSTAT_PLLLV |
 80071fe:	e002      	b.n	8007206 <BSP_SysInit+0x5a>
						       BSP_BIT_PLLSTAT_PLLHV |
						       BSP_BIT_PLLSTAT_PLLSP))) &
		(reg_to > 0u)) {
		reg_to--;
 8007200:	687b      	ldr	r3, [r7, #4]
 8007202:	3b01      	subs	r3, #1
 8007204:	607b      	str	r3, [r7, #4]
	DEF_BIT_CLR (BSP_REG_SCU_PLLCON2, BSP_BIT_PLLCON2_PINSEL);
	/* Restart osc watchdog of the PLL */
	DEF_BIT_CLR (BSP_REG_SCU_PLLCON0, BSP_BIT_PLLCON0_OSCRES);
	/* Wait for stable OSC frequency */
	reg_to = BSP_REG_VAL_TO;
	while ( (DEF_BIT_IS_CLR (BSP_REG_SCU_PLLSTAT, (BSP_BIT_PLLSTAT_PLLLV |
 8007206:	4b63      	ldr	r3, [pc, #396]	; (8007394 <BSP_SysInit+0x1e8>)
 8007208:	681b      	ldr	r3, [r3, #0]
 800720a:	f403 7360 	and.w	r3, r3, #896	; 0x380
 800720e:	2b00      	cmp	r3, #0
 8007210:	d101      	bne.n	8007216 <BSP_SysInit+0x6a>
 8007212:	2301      	movs	r3, #1
 8007214:	e000      	b.n	8007218 <BSP_SysInit+0x6c>
 8007216:	2300      	movs	r3, #0
						       BSP_BIT_PLLSTAT_PLLHV |
						       BSP_BIT_PLLSTAT_PLLSP))) &
		(reg_to > 0u)) {
 8007218:	687a      	ldr	r2, [r7, #4]
 800721a:	2a00      	cmp	r2, #0
 800721c:	bf14      	ite	ne
 800721e:	2201      	movne	r2, #1
 8007220:	2200      	moveq	r2, #0
 8007222:	b2d2      	uxtb	r2, r2
	DEF_BIT_CLR (BSP_REG_SCU_PLLCON0, BSP_BIT_PLLCON0_OSCRES);
	/* Wait for stable OSC frequency */
	reg_to = BSP_REG_VAL_TO;
	while ( (DEF_BIT_IS_CLR (BSP_REG_SCU_PLLSTAT, (BSP_BIT_PLLSTAT_PLLLV |
						       BSP_BIT_PLLSTAT_PLLHV |
						       BSP_BIT_PLLSTAT_PLLSP))) &
 8007224:	4013      	ands	r3, r2
	DEF_BIT_CLR (BSP_REG_SCU_PLLCON2, BSP_BIT_PLLCON2_PINSEL);
	/* Restart osc watchdog of the PLL */
	DEF_BIT_CLR (BSP_REG_SCU_PLLCON0, BSP_BIT_PLLCON0_OSCRES);
	/* Wait for stable OSC frequency */
	reg_to = BSP_REG_VAL_TO;
	while ( (DEF_BIT_IS_CLR (BSP_REG_SCU_PLLSTAT, (BSP_BIT_PLLSTAT_PLLLV |
 8007226:	2b00      	cmp	r3, #0
 8007228:	d1ea      	bne.n	8007200 <BSP_SysInit+0x54>
						       BSP_BIT_PLLSTAT_PLLHV |
						       BSP_BIT_PLLSTAT_PLLSP))) &
		(reg_to > 0u)) {
		reg_to--;
	}
	if (reg_to == 0u) {
 800722a:	687b      	ldr	r3, [r7, #4]
 800722c:	2b00      	cmp	r3, #0
 800722e:	d100      	bne.n	8007232 <BSP_SysInit+0x86>
		while (DEF_TRUE);
 8007230:	e7fe      	b.n	8007230 <BSP_SysInit+0x84>
	}
	/* ---------------- PLL CONFIGURATION ----------------- */
	/* Select OSC_FI as system clk */
	BSP_REG_SCU_SYSCLKCR = BSP_BIT_SYSCLKCR_OSC_FI;
 8007232:	4b59      	ldr	r3, [pc, #356]	; (8007398 <BSP_SysInit+0x1ec>)
 8007234:	2200      	movs	r2, #0
 8007236:	601a      	str	r2, [r3, #0]
	/* PLL is bypassed */
	DEF_BIT_SET (BSP_REG_SCU_PLLCON0, BSP_BIT_PLLCON0_VCOBYP);
 8007238:	4a52      	ldr	r2, [pc, #328]	; (8007384 <BSP_SysInit+0x1d8>)
 800723a:	4b52      	ldr	r3, [pc, #328]	; (8007384 <BSP_SysInit+0x1d8>)
 800723c:	681b      	ldr	r3, [r3, #0]
 800723e:	f043 0301 	orr.w	r3, r3, #1
 8007242:	6013      	str	r3, [r2, #0]
	/* Disconnect OSC_HP from PLL */
	DEF_BIT_SET (BSP_REG_SCU_PLLCON0, BSP_BIT_PLLCON0_FINDIS);
 8007244:	4a4f      	ldr	r2, [pc, #316]	; (8007384 <BSP_SysInit+0x1d8>)
 8007246:	4b4f      	ldr	r3, [pc, #316]	; (8007384 <BSP_SysInit+0x1d8>)
 8007248:	681b      	ldr	r3, [r3, #0]
 800724a:	f043 0310 	orr.w	r3, r3, #16
 800724e:	6013      	str	r3, [r2, #0]

	/* fpll = (NDIV  * fosc) / (PDIV * K2DIV))              */
	/*      = (40 * 12MHz) / (1 * 20)) = 24MHz              */
	BSP_REG_SCU_PLLCON1 = ( ( (BSP_PLLCON1_K1DIV       - 1u) <<  0u)
 8007250:	4b52      	ldr	r3, [pc, #328]	; (800739c <BSP_SysInit+0x1f0>)
 8007252:	4a53      	ldr	r2, [pc, #332]	; (80073a0 <BSP_SysInit+0x1f4>)
 8007254:	601a      	str	r2, [r3, #0]
				| ( (BSP_PLLCON1_NDIV        - 1u) <<  8u)
				| ( (BSP_PLLCON1_K2DIV_STEP1 - 1u) << 16u)
				| ( (BSP_PLLCON1_PDIV        - 1u) << 24u));

	/* Keeps OSC clk conn. to VCO in case of Loss-of-lock */
	BSP_REG_SCU_PLLCON0 |= BSP_BIT_PLLCON0_OSCDISCDIS;
 8007256:	4a4b      	ldr	r2, [pc, #300]	; (8007384 <BSP_SysInit+0x1d8>)
 8007258:	4b4a      	ldr	r3, [pc, #296]	; (8007384 <BSP_SysInit+0x1d8>)
 800725a:	681b      	ldr	r3, [r3, #0]
 800725c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007260:	6013      	str	r3, [r2, #0]
	/* Connect OSC_HP to PLL */
	DEF_BIT_CLR (BSP_REG_SCU_PLLCON0, BSP_BIT_PLLCON0_FINDIS);
 8007262:	4a48      	ldr	r2, [pc, #288]	; (8007384 <BSP_SysInit+0x1d8>)
 8007264:	4b47      	ldr	r3, [pc, #284]	; (8007384 <BSP_SysInit+0x1d8>)
 8007266:	681b      	ldr	r3, [r3, #0]
 8007268:	f023 0310 	bic.w	r3, r3, #16
 800726c:	6013      	str	r3, [r2, #0]
	/* Restart PLL lock detection */
	DEF_BIT_SET (BSP_REG_SCU_PLLCON0, BSP_BIT_PLLCON0_RESLD);
 800726e:	4a45      	ldr	r2, [pc, #276]	; (8007384 <BSP_SysInit+0x1d8>)
 8007270:	4b44      	ldr	r3, [pc, #272]	; (8007384 <BSP_SysInit+0x1d8>)
 8007272:	681b      	ldr	r3, [r3, #0]
 8007274:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8007278:	6013      	str	r3, [r2, #0]

	/* Wait for PLL Lock */
	reg_to = BSP_REG_VAL_TO;
 800727a:	4b45      	ldr	r3, [pc, #276]	; (8007390 <BSP_SysInit+0x1e4>)
 800727c:	607b      	str	r3, [r7, #4]
	while ( (DEF_BIT_IS_CLR (BSP_REG_SCU_PLLSTAT, BSP_BIT_PLLSTAT_VCOLOCK)) &
 800727e:	e002      	b.n	8007286 <BSP_SysInit+0xda>
		(reg_to > 0u)) {
		reg_to--;
 8007280:	687b      	ldr	r3, [r7, #4]
 8007282:	3b01      	subs	r3, #1
 8007284:	607b      	str	r3, [r7, #4]
	/* Restart PLL lock detection */
	DEF_BIT_SET (BSP_REG_SCU_PLLCON0, BSP_BIT_PLLCON0_RESLD);

	/* Wait for PLL Lock */
	reg_to = BSP_REG_VAL_TO;
	while ( (DEF_BIT_IS_CLR (BSP_REG_SCU_PLLSTAT, BSP_BIT_PLLSTAT_VCOLOCK)) &
 8007286:	4b43      	ldr	r3, [pc, #268]	; (8007394 <BSP_SysInit+0x1e8>)
 8007288:	681b      	ldr	r3, [r3, #0]
 800728a:	f003 0304 	and.w	r3, r3, #4
 800728e:	2b00      	cmp	r3, #0
 8007290:	d101      	bne.n	8007296 <BSP_SysInit+0xea>
 8007292:	2301      	movs	r3, #1
 8007294:	e000      	b.n	8007298 <BSP_SysInit+0xec>
 8007296:	2300      	movs	r3, #0
		(reg_to > 0u)) {
 8007298:	687a      	ldr	r2, [r7, #4]
 800729a:	2a00      	cmp	r2, #0
 800729c:	bf14      	ite	ne
 800729e:	2201      	movne	r2, #1
 80072a0:	2200      	moveq	r2, #0
 80072a2:	b2d2      	uxtb	r2, r2
	/* Restart PLL lock detection */
	DEF_BIT_SET (BSP_REG_SCU_PLLCON0, BSP_BIT_PLLCON0_RESLD);

	/* Wait for PLL Lock */
	reg_to = BSP_REG_VAL_TO;
	while ( (DEF_BIT_IS_CLR (BSP_REG_SCU_PLLSTAT, BSP_BIT_PLLSTAT_VCOLOCK)) &
 80072a4:	4013      	ands	r3, r2
 80072a6:	2b00      	cmp	r3, #0
 80072a8:	d1ea      	bne.n	8007280 <BSP_SysInit+0xd4>
		(reg_to > 0u)) {
		reg_to--;
	}
	if (reg_to == 0u) {
 80072aa:	687b      	ldr	r3, [r7, #4]
 80072ac:	2b00      	cmp	r3, #0
 80072ae:	d100      	bne.n	80072b2 <BSP_SysInit+0x106>
		while (DEF_TRUE);
 80072b0:	e7fe      	b.n	80072b0 <BSP_SysInit+0x104>
	}

	/* Normal opertaion, PLL is not bypassed */
	DEF_BIT_CLR (BSP_REG_SCU_PLLCON0, BSP_BIT_PLLCON0_VCOBYP);
 80072b2:	4a34      	ldr	r2, [pc, #208]	; (8007384 <BSP_SysInit+0x1d8>)
 80072b4:	4b33      	ldr	r3, [pc, #204]	; (8007384 <BSP_SysInit+0x1d8>)
 80072b6:	681b      	ldr	r3, [r3, #0]
 80072b8:	f023 0301 	bic.w	r3, r3, #1
 80072bc:	6013      	str	r3, [r2, #0]
	/* Enable MMC clock */
	DEF_BIT_SET (BSP_REG_SCU_CLKSET, BSP_BIT_CLKSET_MMCEN);
 80072be:	4a39      	ldr	r2, [pc, #228]	; (80073a4 <BSP_SysInit+0x1f8>)
 80072c0:	4b38      	ldr	r3, [pc, #224]	; (80073a4 <BSP_SysInit+0x1f8>)
 80072c2:	681b      	ldr	r3, [r3, #0]
 80072c4:	f043 0302 	orr.w	r3, r3, #2
 80072c8:	6013      	str	r3, [r2, #0]
	/* fcpu = fsys */
	DEF_BIT_CLR (BSP_REG_SCU_CPUCLKCR, BSP_BIT_CPUCLKCR_CPUDIV);
 80072ca:	4a37      	ldr	r2, [pc, #220]	; (80073a8 <BSP_SysInit+0x1fc>)
 80072cc:	4b36      	ldr	r3, [pc, #216]	; (80073a8 <BSP_SysInit+0x1fc>)
 80072ce:	681b      	ldr	r3, [r3, #0]
 80072d0:	f023 0301 	bic.w	r3, r3, #1
 80072d4:	6013      	str	r3, [r2, #0]
	/* fpb  = fsys */
	DEF_BIT_CLR (BSP_REG_SCU_PBCLKCR,  BSP_BIT_PBCLKCR_PBDIV);
 80072d6:	4a35      	ldr	r2, [pc, #212]	; (80073ac <BSP_SysInit+0x200>)
 80072d8:	4b34      	ldr	r3, [pc, #208]	; (80073ac <BSP_SysInit+0x200>)
 80072da:	681b      	ldr	r3, [r3, #0]
 80072dc:	f023 0301 	bic.w	r3, r3, #1
 80072e0:	6013      	str	r3, [r2, #0]
	/* fccu = fsys */
	DEF_BIT_CLR (BSP_REG_SCU_CCUCLKCR, BSP_BIT_CCUCLKCR_CCUDIV);
 80072e2:	4a33      	ldr	r2, [pc, #204]	; (80073b0 <BSP_SysInit+0x204>)
 80072e4:	4b32      	ldr	r3, [pc, #200]	; (80073b0 <BSP_SysInit+0x204>)
 80072e6:	681b      	ldr	r3, [r3, #0]
 80072e8:	f023 0301 	bic.w	r3, r3, #1
 80072ec:	6013      	str	r3, [r2, #0]
	/* Select PLL clock as system clk */
	BSP_REG_SCU_SYSCLKCR |= BSP_BIT_SYSCLKCR_PLL_CLK;
 80072ee:	4a2a      	ldr	r2, [pc, #168]	; (8007398 <BSP_SysInit+0x1ec>)
 80072f0:	4b29      	ldr	r3, [pc, #164]	; (8007398 <BSP_SysInit+0x1ec>)
 80072f2:	681b      	ldr	r3, [r3, #0]
 80072f4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80072f8:	6013      	str	r3, [r2, #0]
	/* Wait between K2 divider updates */
	reg_to = BSP_REG_VAL_TO;
 80072fa:	4b25      	ldr	r3, [pc, #148]	; (8007390 <BSP_SysInit+0x1e4>)
 80072fc:	607b      	str	r3, [r7, #4]
	while (reg_to > 0u) {
 80072fe:	e002      	b.n	8007306 <BSP_SysInit+0x15a>
		reg_to--;
 8007300:	687b      	ldr	r3, [r7, #4]
 8007302:	3b01      	subs	r3, #1
 8007304:	607b      	str	r3, [r7, #4]
	DEF_BIT_CLR (BSP_REG_SCU_CCUCLKCR, BSP_BIT_CCUCLKCR_CCUDIV);
	/* Select PLL clock as system clk */
	BSP_REG_SCU_SYSCLKCR |= BSP_BIT_SYSCLKCR_PLL_CLK;
	/* Wait between K2 divider updates */
	reg_to = BSP_REG_VAL_TO;
	while (reg_to > 0u) {
 8007306:	687b      	ldr	r3, [r7, #4]
 8007308:	2b00      	cmp	r3, #0
 800730a:	d1f9      	bne.n	8007300 <BSP_SysInit+0x154>
		reg_to--;
	}
	/* fpll = (NDIV  * fosc) / (PDIV * K2DIV)) */
	/*      = (40 * 12MHz) / (1 * 8)) = 60MHz  */
	reg  = (BSP_REG_SCU_PLLCON1 & ~BSP_PLLCON1_K2DIV_MASK);
 800730c:	4b23      	ldr	r3, [pc, #140]	; (800739c <BSP_SysInit+0x1f0>)
 800730e:	681b      	ldr	r3, [r3, #0]
 8007310:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 8007314:	603b      	str	r3, [r7, #0]
	reg |= ( (BSP_PLLCON1_K2DIV_STEP2 - 1u) << 16);
 8007316:	683b      	ldr	r3, [r7, #0]
 8007318:	f443 23e0 	orr.w	r3, r3, #458752	; 0x70000
 800731c:	603b      	str	r3, [r7, #0]
	BSP_REG_SCU_PLLCON1 = reg;
 800731e:	4a1f      	ldr	r2, [pc, #124]	; (800739c <BSP_SysInit+0x1f0>)
 8007320:	683b      	ldr	r3, [r7, #0]
 8007322:	6013      	str	r3, [r2, #0]
	/* Wait between K2 divider updates */
	reg_to = BSP_REG_VAL_TO;
 8007324:	4b1a      	ldr	r3, [pc, #104]	; (8007390 <BSP_SysInit+0x1e4>)
 8007326:	607b      	str	r3, [r7, #4]
	while (reg_to > 0u) {
 8007328:	e002      	b.n	8007330 <BSP_SysInit+0x184>
		reg_to--;
 800732a:	687b      	ldr	r3, [r7, #4]
 800732c:	3b01      	subs	r3, #1
 800732e:	607b      	str	r3, [r7, #4]
	reg  = (BSP_REG_SCU_PLLCON1 & ~BSP_PLLCON1_K2DIV_MASK);
	reg |= ( (BSP_PLLCON1_K2DIV_STEP2 - 1u) << 16);
	BSP_REG_SCU_PLLCON1 = reg;
	/* Wait between K2 divider updates */
	reg_to = BSP_REG_VAL_TO;
	while (reg_to > 0u) {
 8007330:	687b      	ldr	r3, [r7, #4]
 8007332:	2b00      	cmp	r3, #0
 8007334:	d1f9      	bne.n	800732a <BSP_SysInit+0x17e>
		reg_to--;
	}

	/* fpll = (NDIV  * fosc) / (PDIV * K2DIV)) */
	/*      = (40 * 12MHz) / (1 * 5)) = 96MHz  */
	reg                 = (BSP_REG_SCU_PLLCON1 & ~BSP_PLLCON1_K2DIV_MASK);
 8007336:	4b19      	ldr	r3, [pc, #100]	; (800739c <BSP_SysInit+0x1f0>)
 8007338:	681b      	ldr	r3, [r3, #0]
 800733a:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 800733e:	603b      	str	r3, [r7, #0]
	reg                |= ( (BSP_PLLCON1_K2DIV_STEP3 - 1u) << 16);
 8007340:	683b      	ldr	r3, [r7, #0]
 8007342:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8007346:	603b      	str	r3, [r7, #0]
	BSP_REG_SCU_PLLCON1 = reg;
 8007348:	4a14      	ldr	r2, [pc, #80]	; (800739c <BSP_SysInit+0x1f0>)
 800734a:	683b      	ldr	r3, [r7, #0]
 800734c:	6013      	str	r3, [r2, #0]
	/* Wait between K2 divider updates */
	reg_to = BSP_REG_VAL_TO;
 800734e:	4b10      	ldr	r3, [pc, #64]	; (8007390 <BSP_SysInit+0x1e4>)
 8007350:	607b      	str	r3, [r7, #4]
	while (reg_to > 0u) {
 8007352:	e002      	b.n	800735a <BSP_SysInit+0x1ae>
		reg_to--;
 8007354:	687b      	ldr	r3, [r7, #4]
 8007356:	3b01      	subs	r3, #1
 8007358:	607b      	str	r3, [r7, #4]
	reg                 = (BSP_REG_SCU_PLLCON1 & ~BSP_PLLCON1_K2DIV_MASK);
	reg                |= ( (BSP_PLLCON1_K2DIV_STEP3 - 1u) << 16);
	BSP_REG_SCU_PLLCON1 = reg;
	/* Wait between K2 divider updates */
	reg_to = BSP_REG_VAL_TO;
	while (reg_to > 0u) {
 800735a:	687b      	ldr	r3, [r7, #4]
 800735c:	2b00      	cmp	r3, #0
 800735e:	d1f9      	bne.n	8007354 <BSP_SysInit+0x1a8>
		reg_to--;
	}
	/* fpll = (NDIV  * fosc) / (PDIV * K2DIV)) */
	/*      = (40 * 12MHz) / (1 * 4)) = 120MHz */
	reg                 = (BSP_REG_SCU_PLLCON1 & ~BSP_PLLCON1_K2DIV_MASK);
 8007360:	4b0e      	ldr	r3, [pc, #56]	; (800739c <BSP_SysInit+0x1f0>)
 8007362:	681b      	ldr	r3, [r3, #0]
 8007364:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 8007368:	603b      	str	r3, [r7, #0]
	reg                |= ( (BSP_PLLCON1_K2DIV_FINAL - 1u) << 16);
 800736a:	683b      	ldr	r3, [r7, #0]
 800736c:	f443 3340 	orr.w	r3, r3, #196608	; 0x30000
 8007370:	603b      	str	r3, [r7, #0]
	BSP_REG_SCU_PLLCON1 = reg;
 8007372:	4a0a      	ldr	r2, [pc, #40]	; (800739c <BSP_SysInit+0x1f0>)
 8007374:	683b      	ldr	r3, [r7, #0]
 8007376:	6013      	str	r3, [r2, #0]
}
 8007378:	bf00      	nop
 800737a:	370c      	adds	r7, #12
 800737c:	46bd      	mov	sp, r7
 800737e:	bc80      	pop	{r7}
 8007380:	4770      	bx	lr
 8007382:	bf00      	nop
 8007384:	50004714 	.word	0x50004714
 8007388:	50004704 	.word	0x50004704
 800738c:	5000471c 	.word	0x5000471c
 8007390:	0007ffff 	.word	0x0007ffff
 8007394:	50004710 	.word	0x50004710
 8007398:	5000460c 	.word	0x5000460c
 800739c:	50004718 	.word	0x50004718
 80073a0:	00132700 	.word	0x00132700
 80073a4:	50004604 	.word	0x50004604
 80073a8:	50004610 	.word	0x50004610
 80073ac:	50004614 	.word	0x50004614
 80073b0:	50004620 	.word	0x50004620

080073b4 <BSP_SysClkFreqGet>:
 *
 * @brief This function is used to retrieve system or CPU clock frequency
 *
 */
CPU_INT32U BSP_SysClkFreqGet (void)
{
 80073b4:	b480      	push	{r7}
 80073b6:	b085      	sub	sp, #20
 80073b8:	af00      	add	r7, sp, #0
	CPU_INT08U  pll_p;
	CPU_INT08U  pll_k2;
	CPU_INT32U  cpu_freq;


	sysclk_src = (BSP_REG_SCU_SYSCLKCR & DEF_BIT_FIELD (2u, 16u)) >> 16u;
 80073ba:	4b26      	ldr	r3, [pc, #152]	; (8007454 <BSP_SysClkFreqGet+0xa0>)
 80073bc:	681b      	ldr	r3, [r3, #0]
 80073be:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80073c2:	0c1b      	lsrs	r3, r3, #16
 80073c4:	72fb      	strb	r3, [r7, #11]
	sysclk_div = (BSP_REG_SCU_SYSCLKCR & DEF_BIT_FIELD (8u, 0u)) + 1u;
 80073c6:	4b23      	ldr	r3, [pc, #140]	; (8007454 <BSP_SysClkFreqGet+0xa0>)
 80073c8:	681b      	ldr	r3, [r3, #0]
 80073ca:	b29b      	uxth	r3, r3
 80073cc:	b2db      	uxtb	r3, r3
 80073ce:	b29b      	uxth	r3, r3
 80073d0:	3301      	adds	r3, #1
 80073d2:	813b      	strh	r3, [r7, #8]

	switch (sysclk_src) {
 80073d4:	7afb      	ldrb	r3, [r7, #11]
 80073d6:	2b00      	cmp	r3, #0
 80073d8:	d002      	beq.n	80073e0 <BSP_SysClkFreqGet+0x2c>
 80073da:	2b01      	cmp	r3, #1
 80073dc:	d003      	beq.n	80073e6 <BSP_SysClkFreqGet+0x32>
 80073de:	e022      	b.n	8007426 <BSP_SysClkFreqGet+0x72>
	case 0:
		/* Fast Internal Oscillator selected as system clk */
		cpu_freq = BSP_CFG_SYS_INT_OSC_FI_FREQ_HZ;
 80073e0:	4b1d      	ldr	r3, [pc, #116]	; (8007458 <BSP_SysClkFreqGet+0xa4>)
 80073e2:	60fb      	str	r3, [r7, #12]
		break;
 80073e4:	e021      	b.n	800742a <BSP_SysClkFreqGet+0x76>

	case 1:
		/* PLL clock is selected as system clk */
		cpu_freq = BSP_CFG_SYS_XTAL_OSC_FREQ_HZ;
 80073e6:	4b1d      	ldr	r3, [pc, #116]	; (800745c <BSP_SysClkFreqGet+0xa8>)
 80073e8:	60fb      	str	r3, [r7, #12]
		pll_n    = (BSP_REG_SCU_PLLCON1 >>  8u) + 1u;
 80073ea:	4b1d      	ldr	r3, [pc, #116]	; (8007460 <BSP_SysClkFreqGet+0xac>)
 80073ec:	681b      	ldr	r3, [r3, #0]
 80073ee:	0a1b      	lsrs	r3, r3, #8
 80073f0:	b2db      	uxtb	r3, r3
 80073f2:	3301      	adds	r3, #1
 80073f4:	71fb      	strb	r3, [r7, #7]
		pll_p    = (BSP_REG_SCU_PLLCON1 >> 24u) + 1u;
 80073f6:	4b1a      	ldr	r3, [pc, #104]	; (8007460 <BSP_SysClkFreqGet+0xac>)
 80073f8:	681b      	ldr	r3, [r3, #0]
 80073fa:	0e1b      	lsrs	r3, r3, #24
 80073fc:	b2db      	uxtb	r3, r3
 80073fe:	3301      	adds	r3, #1
 8007400:	71bb      	strb	r3, [r7, #6]
		pll_k2   = (BSP_REG_SCU_PLLCON1 >> 16u) + 1u;
 8007402:	4b17      	ldr	r3, [pc, #92]	; (8007460 <BSP_SysClkFreqGet+0xac>)
 8007404:	681b      	ldr	r3, [r3, #0]
 8007406:	0c1b      	lsrs	r3, r3, #16
 8007408:	b2db      	uxtb	r3, r3
 800740a:	3301      	adds	r3, #1
 800740c:	717b      	strb	r3, [r7, #5]
		cpu_freq = ( (cpu_freq / pll_p) * pll_n) / pll_k2;
 800740e:	79bb      	ldrb	r3, [r7, #6]
 8007410:	68fa      	ldr	r2, [r7, #12]
 8007412:	fbb2 f3f3 	udiv	r3, r2, r3
 8007416:	79fa      	ldrb	r2, [r7, #7]
 8007418:	fb02 f203 	mul.w	r2, r2, r3
 800741c:	797b      	ldrb	r3, [r7, #5]
 800741e:	fbb2 f3f3 	udiv	r3, r2, r3
 8007422:	60fb      	str	r3, [r7, #12]
		break;
 8007424:	e001      	b.n	800742a <BSP_SysClkFreqGet+0x76>

	case 2:
	case 3:
	default:
		return ( (CPU_INT32U) 0u);
 8007426:	2300      	movs	r3, #0
 8007428:	e00e      	b.n	8007448 <BSP_SysClkFreqGet+0x94>
	}
	cpu_freq /= sysclk_div;
 800742a:	893b      	ldrh	r3, [r7, #8]
 800742c:	68fa      	ldr	r2, [r7, #12]
 800742e:	fbb2 f3f3 	udiv	r3, r2, r3
 8007432:	60fb      	str	r3, [r7, #12]
	if (DEF_BIT_IS_SET (BSP_REG_SCU_CPUCLKCR, BSP_BIT_CPUCLKCR_CPUDIV)) {
 8007434:	4b0b      	ldr	r3, [pc, #44]	; (8007464 <BSP_SysClkFreqGet+0xb0>)
 8007436:	681b      	ldr	r3, [r3, #0]
 8007438:	f003 0301 	and.w	r3, r3, #1
 800743c:	2b00      	cmp	r3, #0
 800743e:	d002      	beq.n	8007446 <BSP_SysClkFreqGet+0x92>
		cpu_freq /= 2u;
 8007440:	68fb      	ldr	r3, [r7, #12]
 8007442:	085b      	lsrs	r3, r3, #1
 8007444:	60fb      	str	r3, [r7, #12]
	}
	return (cpu_freq);
 8007446:	68fb      	ldr	r3, [r7, #12]
}
 8007448:	4618      	mov	r0, r3
 800744a:	3714      	adds	r7, #20
 800744c:	46bd      	mov	sp, r7
 800744e:	bc80      	pop	{r7}
 8007450:	4770      	bx	lr
 8007452:	bf00      	nop
 8007454:	5000460c 	.word	0x5000460c
 8007458:	016e3600 	.word	0x016e3600
 800745c:	00b71b00 	.word	0x00b71b00
 8007460:	50004718 	.word	0x50004718
 8007464:	50004610 	.word	0x50004610

08007468 <BSP_Init>:
 * @params none
 * @returns none
 * @brief Initialization of the board support.
 */
void  BSP_Init (void)
{
 8007468:	b580      	push	{r7, lr}
 800746a:	af00      	add	r7, sp, #0
	BSP_IntInit();
 800746c:	f7ff f88e 	bl	800658c <BSP_IntInit>
	BSP_UART_Init();
 8007470:	f7ff fe3c 	bl	80070ec <BSP_UART_Init>
	BSP_GPIO_Init();
 8007474:	f7ff fc92 	bl	8006d9c <BSP_GPIO_Init>
	BSP_CCU4_Init();
 8007478:	f7fe ff80 	bl	800637c <BSP_CCU4_Init>
	if(BSP_SPI_Init()!=SPI_OK){
 800747c:	f7ff fd34 	bl	8006ee8 <BSP_SPI_Init>
 8007480:	4603      	mov	r3, r0
 8007482:	2b00      	cmp	r3, #0
 8007484:	d002      	beq.n	800748c <BSP_Init+0x24>
		APP_TRACE_INFO ("SPI NOT OK ...\n");
 8007486:	4802      	ldr	r0, [pc, #8]	; (8007490 <BSP_Init+0x28>)
 8007488:	f000 ffd0 	bl	800842c <puts>
		/*Error should never get here*/
	}
}
 800748c:	bf00      	nop
 800748e:	bd80      	pop	{r7, pc}
 8007490:	0800e670 	.word	0x0800e670

08007494 <ITM_SendChar>:
    \param [in]     ch  Character to transmit.

    \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 8007494:	b480      	push	{r7}
 8007496:	b083      	sub	sp, #12
 8007498:	af00      	add	r7, sp, #0
 800749a:	6078      	str	r0, [r7, #4]
  if ((ITM->TCR & ITM_TCR_ITMENA_Msk)                  &&      /* ITM enabled */
 800749c:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80074a0:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	; 0xe80
 80074a4:	f003 0301 	and.w	r3, r3, #1
 80074a8:	2b00      	cmp	r3, #0
 80074aa:	d012      	beq.n	80074d2 <ITM_SendChar+0x3e>
      (ITM->TER & (1UL << 0)        )                    )     /* ITM Port #0 enabled */
 80074ac:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80074b0:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	; 0xe00
 80074b4:	f003 0301 	and.w	r3, r3, #1

    \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
  if ((ITM->TCR & ITM_TCR_ITMENA_Msk)                  &&      /* ITM enabled */
 80074b8:	2b00      	cmp	r3, #0
 80074ba:	d00a      	beq.n	80074d2 <ITM_SendChar+0x3e>
      (ITM->TER & (1UL << 0)        )                    )     /* ITM Port #0 enabled */
  {
    while (ITM->PORT[0].u32 == 0);
 80074bc:	bf00      	nop
 80074be:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80074c2:	681b      	ldr	r3, [r3, #0]
 80074c4:	2b00      	cmp	r3, #0
 80074c6:	d0fa      	beq.n	80074be <ITM_SendChar+0x2a>
    ITM->PORT[0].u8 = (uint8_t) ch;
 80074c8:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80074cc:	687a      	ldr	r2, [r7, #4]
 80074ce:	b2d2      	uxtb	r2, r2
 80074d0:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 80074d2:	687b      	ldr	r3, [r7, #4]
}
 80074d4:	4618      	mov	r0, r3
 80074d6:	370c      	adds	r7, #12
 80074d8:	46bd      	mov	sp, r7
 80074da:	bc80      	pop	{r7}
 80074dc:	4770      	bx	lr
 80074de:	bf00      	nop

080074e0 <initRetargetSwo>:
 *            CMSIS-Core > Reference > Debug Access
 *        (2) ARM Cortex-M4 Processor Technical Reference Manual
 *        (3) ARMv7-M Architecture Reference Manual
 */
void initRetargetSwo (void)
{
 80074e0:	b480      	push	{r7}
 80074e2:	af00      	add	r7, sp, #0
	// P2.1: After a system reset, this pin selects HWO0 (DB.TDO/DB.TRACESWO)
	// PORT2->HWSEL ... clear bits [3:2]
	PORT2->HWSEL &= ~PORT2_HWSEL_HW1_Msk;
 80074e4:	4a1c      	ldr	r2, [pc, #112]	; (8007558 <initRetargetSwo+0x78>)
 80074e6:	4b1c      	ldr	r3, [pc, #112]	; (8007558 <initRetargetSwo+0x78>)
 80074e8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80074ea:	f023 030c 	bic.w	r3, r3, #12
 80074ee:	6753      	str	r3, [r2, #116]	; 0x74
	// PORT2->HWSEL ... set bit [2] -> HWO0
	PORT2->HWSEL |= 0x01UL << PORT2_HWSEL_HW1_Pos;
 80074f0:	4a19      	ldr	r2, [pc, #100]	; (8007558 <initRetargetSwo+0x78>)
 80074f2:	4b19      	ldr	r3, [pc, #100]	; (8007558 <initRetargetSwo+0x78>)
 80074f4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80074f6:	f043 0304 	orr.w	r3, r3, #4
 80074fa:	6753      	str	r3, [r2, #116]	; 0x74

	// Enable trace systems
	// Source: ARMv7-M Architecture Reference Manual
	// DEMCR = Debug Exception and Monitor Control Register
	//         TRCENA ... global enable for DWT and ITM blocks
	CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;
 80074fc:	4a17      	ldr	r2, [pc, #92]	; (800755c <initRetargetSwo+0x7c>)
 80074fe:	4b17      	ldr	r3, [pc, #92]	; (800755c <initRetargetSwo+0x7c>)
 8007500:	68db      	ldr	r3, [r3, #12]
 8007502:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8007506:	60d3      	str	r3, [r2, #12]
	// SWO baud rate prescaler value
	// ACPR = Asynchronous Clock Prescaler Register
	//        fSWO = fCPU / (SWOSCALAR + 1)
	//        fSWO = 1MHz (maximum speed JLINK Lite CortexM)
	//        fCPU = 120MHz
	TPI->ACPR = 119UL;
 8007508:	4b15      	ldr	r3, [pc, #84]	; (8007560 <initRetargetSwo+0x80>)
 800750a:	2277      	movs	r2, #119	; 0x77
 800750c:	611a      	str	r2, [r3, #16]
	// Source: ARMv7-M Architecture Reference Manual
	// SPPR = Selected Pin Control Register
	//        0x0 ... Synchronous Trace Port Mode
	//        0x1 ... Asynchronous Serial Wire Output (Manchester)
	//        0x2 ... Asynchronous Serial Wire Output (NRZ)
	TPI->SPPR = 0x2UL;
 800750e:	4b14      	ldr	r3, [pc, #80]	; (8007560 <initRetargetSwo+0x80>)
 8007510:	2202      	movs	r2, #2
 8007512:	f8c3 20f0 	str.w	r2, [r3, #240]	; 0xf0
	// Source: ARM Cortex-M4 Processor Technical Reference Manual
	// Source: infineonforums -> 358-ITM-printf-style-debugging-not-working
	// FFCR = Formatter and Flash Control Register
	//        0x0 ... continuous formatting disabled
	//        0x1 ... continuous formatting enabled
	TPI->FFCR &= ~TPI_FFCR_EnFCont_Msk;
 8007516:	4a12      	ldr	r2, [pc, #72]	; (8007560 <initRetargetSwo+0x80>)
 8007518:	4b11      	ldr	r3, [pc, #68]	; (8007560 <initRetargetSwo+0x80>)
 800751a:	f8d3 3304 	ldr.w	r3, [r3, #772]	; 0x304
 800751e:	f023 0302 	bic.w	r3, r3, #2
 8007522:	f8c2 3304 	str.w	r3, [r2, #772]	; 0x304

	// Unlock ITM
	// Source: infineonforums -> 358-ITM-printf-style-debugging-not-working
	ITM->LAR = 0xC5ACCE55;
 8007526:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 800752a:	4a0e      	ldr	r2, [pc, #56]	; (8007564 <initRetargetSwo+0x84>)
 800752c:	f8c3 2fb0 	str.w	r2, [r3, #4016]	; 0xfb0
	// Source: ARMv7-M Architecture Reference Manual, Sec. C1-7
	// TCR = Trace Control Register
	//       ITMENA ... enable ITM
	ITM->TCR |= ITM_TCR_ITMENA_Msk;
 8007530:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 8007534:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8007538:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	; 0xe80
 800753c:	f043 0301 	orr.w	r3, r3, #1
 8007540:	f8c2 3e80 	str.w	r3, [r2, #3712]	; 0xe80
	// Source: ARMv7-M Architecture Reference Manual, Sec. C1-7
	// TER = Trace Enable Register
	//       STIMENA ... Stimulus Port #N is enabled when bit STIMENA[N]
	ITM->TER = 0xFFFFFFFF;
 8007544:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8007548:	f04f 32ff 	mov.w	r2, #4294967295
 800754c:	f8c3 2e00 	str.w	r2, [r3, #3584]	; 0xe00
}
 8007550:	bf00      	nop
 8007552:	46bd      	mov	sp, r7
 8007554:	bc80      	pop	{r7}
 8007556:	4770      	bx	lr
 8007558:	48028200 	.word	0x48028200
 800755c:	e000edf0 	.word	0xe000edf0
 8007560:	e0040000 	.word	0xe0040000
 8007564:	c5acce55 	.word	0xc5acce55

08007568 <_write>:
 * @brief Retarget the printf() function to output via the ITM Debug module.
 *        This function relies on ITM_SendChar() defined in core_cm4.h of the
 *        CMSIS library.
 */
int _write (int file, char *buf, int nbytes)
{
 8007568:	b580      	push	{r7, lr}
 800756a:	b086      	sub	sp, #24
 800756c:	af00      	add	r7, sp, #0
 800756e:	60f8      	str	r0, [r7, #12]
 8007570:	60b9      	str	r1, [r7, #8]
 8007572:	607a      	str	r2, [r7, #4]
	int i;

	for (i = 0; i < nbytes; i++) {
 8007574:	2300      	movs	r3, #0
 8007576:	617b      	str	r3, [r7, #20]
 8007578:	e00a      	b.n	8007590 <_write+0x28>
		ITM_SendChar ( (*buf++));
 800757a:	68bb      	ldr	r3, [r7, #8]
 800757c:	1c5a      	adds	r2, r3, #1
 800757e:	60ba      	str	r2, [r7, #8]
 8007580:	f993 3000 	ldrsb.w	r3, [r3]
 8007584:	4618      	mov	r0, r3
 8007586:	f7ff ff85 	bl	8007494 <ITM_SendChar>
 */
int _write (int file, char *buf, int nbytes)
{
	int i;

	for (i = 0; i < nbytes; i++) {
 800758a:	697b      	ldr	r3, [r7, #20]
 800758c:	3301      	adds	r3, #1
 800758e:	617b      	str	r3, [r7, #20]
 8007590:	697a      	ldr	r2, [r7, #20]
 8007592:	687b      	ldr	r3, [r7, #4]
 8007594:	429a      	cmp	r2, r3
 8007596:	dbf0      	blt.n	800757a <_write+0x12>
		ITM_SendChar ( (*buf++));
	}
	return nbytes;
 8007598:	687b      	ldr	r3, [r7, #4]
}
 800759a:	4618      	mov	r0, r3
 800759c:	3718      	adds	r7, #24
 800759e:	46bd      	mov	sp, r7
 80075a0:	bd80      	pop	{r7, pc}
 80075a2:	bf00      	nop

080075a4 <CPU_TS_TmrInit>:
 *
 *              See also CPU_TS_TmrRd()
 */
#if (CPU_CFG_TS_TMR_EN == DEF_ENABLED)
void  CPU_TS_TmrInit (void)
{
 80075a4:	b580      	push	{r7, lr}
 80075a6:	b082      	sub	sp, #8
 80075a8:	af00      	add	r7, sp, #0
	CPU_INT32U  fclk_freq;

	fclk_freq = BSP_SysClkFreqGet();
 80075aa:	f7ff ff03 	bl	80073b4 <BSP_SysClkFreqGet>
 80075ae:	6078      	str	r0, [r7, #4]

	CPU_BSP_REG_DEMCR  |= DEF_BIT_24;
 80075b0:	4a09      	ldr	r2, [pc, #36]	; (80075d8 <CPU_TS_TmrInit+0x34>)
 80075b2:	4b09      	ldr	r3, [pc, #36]	; (80075d8 <CPU_TS_TmrInit+0x34>)
 80075b4:	681b      	ldr	r3, [r3, #0]
 80075b6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80075ba:	6013      	str	r3, [r2, #0]
	CPU_BSP_REG_DWT_CR |= DEF_BIT_00;
 80075bc:	4a07      	ldr	r2, [pc, #28]	; (80075dc <CPU_TS_TmrInit+0x38>)
 80075be:	4b07      	ldr	r3, [pc, #28]	; (80075dc <CPU_TS_TmrInit+0x38>)
 80075c0:	681b      	ldr	r3, [r3, #0]
 80075c2:	f043 0301 	orr.w	r3, r3, #1
 80075c6:	6013      	str	r3, [r2, #0]

	CPU_TS_TmrFreqSet ( (CPU_TS_TMR_FREQ) fclk_freq);
 80075c8:	6878      	ldr	r0, [r7, #4]
 80075ca:	f7fa fa9d 	bl	8001b08 <CPU_TS_TmrFreqSet>
}
 80075ce:	bf00      	nop
 80075d0:	3708      	adds	r7, #8
 80075d2:	46bd      	mov	sp, r7
 80075d4:	bd80      	pop	{r7, pc}
 80075d6:	bf00      	nop
 80075d8:	e000edfc 	.word	0xe000edfc
 80075dc:	e0001000 	.word	0xe0001000

080075e0 <CPU_TS_TmrRd>:
 *             resolution inadequate to measure desired times.
 *
 */
#if (CPU_CFG_TS_TMR_EN == DEF_ENABLED)
CPU_TS_TMR  CPU_TS_TmrRd (void)
{
 80075e0:	b480      	push	{r7}
 80075e2:	b083      	sub	sp, #12
 80075e4:	af00      	add	r7, sp, #0
	CPU_TS_TMR  ts_tmr_cnts;


	ts_tmr_cnts = (CPU_TS_TMR) CPU_BSP_REG_DWT_CYCCNT;
 80075e6:	4b04      	ldr	r3, [pc, #16]	; (80075f8 <CPU_TS_TmrRd+0x18>)
 80075e8:	681b      	ldr	r3, [r3, #0]
 80075ea:	607b      	str	r3, [r7, #4]

	return (ts_tmr_cnts);
 80075ec:	687b      	ldr	r3, [r7, #4]
}
 80075ee:	4618      	mov	r0, r3
 80075f0:	370c      	adds	r7, #12
 80075f2:	46bd      	mov	sp, r7
 80075f4:	bc80      	pop	{r7}
 80075f6:	4770      	bx	lr
 80075f8:	e0001004 	.word	0xe0001004

080075fc <_lseek>:

/*
 * File position seek
 */
__attribute__((weak)) int _lseek(int file, int offset, int whence)
{
 80075fc:	b480      	push	{r7}
 80075fe:	b085      	sub	sp, #20
 8007600:	af00      	add	r7, sp, #0
 8007602:	60f8      	str	r0, [r7, #12]
 8007604:	60b9      	str	r1, [r7, #8]
 8007606:	607a      	str	r2, [r7, #4]
 file = file;
 offset = offset;
 whence = whence;
 return -1;
 8007608:	f04f 33ff 	mov.w	r3, #4294967295
}
 800760c:	4618      	mov	r0, r3
 800760e:	3714      	adds	r7, #20
 8007610:	46bd      	mov	sp, r7
 8007612:	bc80      	pop	{r7}
 8007614:	4770      	bx	lr
 8007616:	bf00      	nop

08007618 <_read>:

/*
 * File read
 */
__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8007618:	b480      	push	{r7}
 800761a:	b085      	sub	sp, #20
 800761c:	af00      	add	r7, sp, #0
 800761e:	60f8      	str	r0, [r7, #12]
 8007620:	60b9      	str	r1, [r7, #8]
 8007622:	607a      	str	r2, [r7, #4]
 file = file;
 len  = len;
 return 0;
 8007624:	2300      	movs	r3, #0
}
 8007626:	4618      	mov	r0, r3
 8007628:	3714      	adds	r7, #20
 800762a:	46bd      	mov	sp, r7
 800762c:	bc80      	pop	{r7}
 800762e:	4770      	bx	lr

08007630 <_close>:

/*
 * File close
 */
__attribute__((weak)) int _close(void)
{
 8007630:	b480      	push	{r7}
 8007632:	af00      	add	r7, sp, #0
 return -1;
 8007634:	f04f 33ff 	mov.w	r3, #4294967295
}
 8007638:	4618      	mov	r0, r3
 800763a:	46bd      	mov	sp, r7
 800763c:	bc80      	pop	{r7}
 800763e:	4770      	bx	lr

08007640 <_fstat>:

/*
 * File status
 */
__attribute__((weak)) int _fstat(int file, struct stat *st)
{
 8007640:	b480      	push	{r7}
 8007642:	b083      	sub	sp, #12
 8007644:	af00      	add	r7, sp, #0
 8007646:	6078      	str	r0, [r7, #4]
 8007648:	6039      	str	r1, [r7, #0]
 file = file;
 if(st)
 800764a:	683b      	ldr	r3, [r7, #0]
 800764c:	2b00      	cmp	r3, #0
 800764e:	d002      	beq.n	8007656 <_fstat+0x16>
  return -1;
 8007650:	f04f 33ff 	mov.w	r3, #4294967295
 8007654:	e001      	b.n	800765a <_fstat+0x1a>
 else
  return -2;
 8007656:	f06f 0301 	mvn.w	r3, #1
}
 800765a:	4618      	mov	r0, r3
 800765c:	370c      	adds	r7, #12
 800765e:	46bd      	mov	sp, r7
 8007660:	bc80      	pop	{r7}
 8007662:	4770      	bx	lr

08007664 <_sbrk>:
/* ========================================================================= */
/*
 * Heap break (position)
 */
__attribute__((weak)) void *_sbrk(int RequestedSize)
{
 8007664:	b480      	push	{r7}
 8007666:	b087      	sub	sp, #28
 8007668:	af00      	add	r7, sp, #0
 800766a:	6078      	str	r0, [r7, #4]
 unsigned int  HeapSize;
 static unsigned char *HeapBound;
 static unsigned char * heap= (unsigned char *)NULL;


 HeapSize   = (unsigned int)(&Heap_Bank1_Size);
 800766c:	4b15      	ldr	r3, [pc, #84]	; (80076c4 <_sbrk+0x60>)
 800766e:	617b      	str	r3, [r7, #20]

 /*
  * If this is the first time malloc() was invoked, we start with the
  * begining of the heap.
  */
 if(heap == (unsigned char *)NULL)
 8007670:	4b15      	ldr	r3, [pc, #84]	; (80076c8 <_sbrk+0x64>)
 8007672:	681b      	ldr	r3, [r3, #0]
 8007674:	2b00      	cmp	r3, #0
 8007676:	d108      	bne.n	800768a <_sbrk+0x26>
  {
   heap = (unsigned char *)&Heap_Bank1_Start;
 8007678:	4b13      	ldr	r3, [pc, #76]	; (80076c8 <_sbrk+0x64>)
 800767a:	4a14      	ldr	r2, [pc, #80]	; (80076cc <_sbrk+0x68>)
 800767c:	601a      	str	r2, [r3, #0]
   HeapBound  = (unsigned char *) (heap + HeapSize);
 800767e:	4b12      	ldr	r3, [pc, #72]	; (80076c8 <_sbrk+0x64>)
 8007680:	681a      	ldr	r2, [r3, #0]
 8007682:	697b      	ldr	r3, [r7, #20]
 8007684:	4413      	add	r3, r2
 8007686:	4a12      	ldr	r2, [pc, #72]	; (80076d0 <_sbrk+0x6c>)
 8007688:	6013      	str	r3, [r2, #0]
  }

 /* Super duper algo to find out if we have memory for the latest request */
 /* Given conditions are: */
 /* 1. Latest break */
 CurrBreak = heap;
 800768a:	4b0f      	ldr	r3, [pc, #60]	; (80076c8 <_sbrk+0x64>)
 800768c:	681b      	ldr	r3, [r3, #0]
 800768e:	613b      	str	r3, [r7, #16]

 /* And 2. Potential break based on requested size */
 NextBreak = (unsigned char *)( (((unsigned int)(heap)) + RequestedSize + 7)
 8007690:	4b0d      	ldr	r3, [pc, #52]	; (80076c8 <_sbrk+0x64>)
 8007692:	681b      	ldr	r3, [r3, #0]
 8007694:	461a      	mov	r2, r3
 8007696:	687b      	ldr	r3, [r7, #4]
 8007698:	4413      	add	r3, r2
 800769a:	3307      	adds	r3, #7
                                          & 0xFFFFFFF8);
 800769c:	f023 0307 	bic.w	r3, r3, #7
 /* Given conditions are: */
 /* 1. Latest break */
 CurrBreak = heap;

 /* And 2. Potential break based on requested size */
 NextBreak = (unsigned char *)( (((unsigned int)(heap)) + RequestedSize + 7)
 80076a0:	60fb      	str	r3, [r7, #12]
                                          & 0xFFFFFFF8);

 /* Return no memory condition if we sense we are crossing the limit */
 if (NextBreak >=  HeapBound )
 80076a2:	4b0b      	ldr	r3, [pc, #44]	; (80076d0 <_sbrk+0x6c>)
 80076a4:	681b      	ldr	r3, [r3, #0]
 80076a6:	68fa      	ldr	r2, [r7, #12]
 80076a8:	429a      	cmp	r2, r3
 80076aa:	d301      	bcc.n	80076b0 <_sbrk+0x4c>
  return ((unsigned char *)NULL);
 80076ac:	2300      	movs	r3, #0
 80076ae:	e003      	b.n	80076b8 <_sbrk+0x54>
 else
 {
  heap = NextBreak;
 80076b0:	4a05      	ldr	r2, [pc, #20]	; (80076c8 <_sbrk+0x64>)
 80076b2:	68fb      	ldr	r3, [r7, #12]
 80076b4:	6013      	str	r3, [r2, #0]
  return CurrBreak;
 80076b6:	693b      	ldr	r3, [r7, #16]
 }
}
 80076b8:	4618      	mov	r0, r3
 80076ba:	371c      	adds	r7, #28
 80076bc:	46bd      	mov	sp, r7
 80076be:	bc80      	pop	{r7}
 80076c0:	4770      	bx	lr
 80076c2:	bf00      	nop
 80076c4:	0000c668 	.word	0x0000c668
 80076c8:	20001eb0 	.word	0x20001eb0
 80076cc:	20003998 	.word	0x20003998
 80076d0:	20001eb4 	.word	0x20001eb4

080076d4 <_init>:
 while(1){}
}

/* Init */
__attribute__((weak)) void _init(void)
{}
 80076d4:	b480      	push	{r7}
 80076d6:	af00      	add	r7, sp, #0
 80076d8:	bf00      	nop
 80076da:	46bd      	mov	sp, r7
 80076dc:	bc80      	pop	{r7}
 80076de:	4770      	bx	lr

080076e0 <_isatty>:

/*
 * Terminal type evaluation
 */
__attribute__((weak)) int _isatty(int file)
{
 80076e0:	b480      	push	{r7}
 80076e2:	b083      	sub	sp, #12
 80076e4:	af00      	add	r7, sp, #0
 80076e6:	6078      	str	r0, [r7, #4]
 file = file;
 return -1;
 80076e8:	f04f 33ff 	mov.w	r3, #4294967295
}
 80076ec:	4618      	mov	r0, r3
 80076ee:	370c      	adds	r7, #12
 80076f0:	46bd      	mov	sp, r7
 80076f2:	bc80      	pop	{r7}
 80076f4:	4770      	bx	lr
 80076f6:	bf00      	nop

080076f8 <XMC_USIC_CH_Enable>:
/*******************************************************************************
 * API IMPLEMENTATION
 *******************************************************************************/

void XMC_USIC_CH_Enable(XMC_USIC_CH_t *const channel)
{
 80076f8:	b580      	push	{r7, lr}
 80076fa:	b082      	sub	sp, #8
 80076fc:	af00      	add	r7, sp, #0
 80076fe:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("XMC_USIC_CH_Enable: channel not valid", XMC_USIC_IsChannelValid(channel));

  if ((channel == XMC_USIC0_CH0) || (channel == XMC_USIC0_CH1))
 8007700:	687b      	ldr	r3, [r7, #4]
 8007702:	4a1b      	ldr	r2, [pc, #108]	; (8007770 <XMC_USIC_CH_Enable+0x78>)
 8007704:	4293      	cmp	r3, r2
 8007706:	d003      	beq.n	8007710 <XMC_USIC_CH_Enable+0x18>
 8007708:	687b      	ldr	r3, [r7, #4]
 800770a:	4a1a      	ldr	r2, [pc, #104]	; (8007774 <XMC_USIC_CH_Enable+0x7c>)
 800770c:	4293      	cmp	r3, r2
 800770e:	d103      	bne.n	8007718 <XMC_USIC_CH_Enable+0x20>
  {
    XMC_USIC_Enable(XMC_USIC0);
 8007710:	4819      	ldr	r0, [pc, #100]	; (8007778 <XMC_USIC_CH_Enable+0x80>)
 8007712:	f000 f8cd 	bl	80078b0 <XMC_USIC_Enable>
 8007716:	e016      	b.n	8007746 <XMC_USIC_CH_Enable+0x4e>
  }
#if defined(USIC1)
  else if((channel == XMC_USIC1_CH0) || (channel == XMC_USIC1_CH1))
 8007718:	687b      	ldr	r3, [r7, #4]
 800771a:	4a18      	ldr	r2, [pc, #96]	; (800777c <XMC_USIC_CH_Enable+0x84>)
 800771c:	4293      	cmp	r3, r2
 800771e:	d003      	beq.n	8007728 <XMC_USIC_CH_Enable+0x30>
 8007720:	687b      	ldr	r3, [r7, #4]
 8007722:	4a17      	ldr	r2, [pc, #92]	; (8007780 <XMC_USIC_CH_Enable+0x88>)
 8007724:	4293      	cmp	r3, r2
 8007726:	d103      	bne.n	8007730 <XMC_USIC_CH_Enable+0x38>
  {
    XMC_USIC_Enable(XMC_USIC1);
 8007728:	4816      	ldr	r0, [pc, #88]	; (8007784 <XMC_USIC_CH_Enable+0x8c>)
 800772a:	f000 f8c1 	bl	80078b0 <XMC_USIC_Enable>
 800772e:	e00a      	b.n	8007746 <XMC_USIC_CH_Enable+0x4e>
  }
#endif
#if defined(USIC2)
  else if((channel == XMC_USIC2_CH0) || (channel == XMC_USIC2_CH1))
 8007730:	687b      	ldr	r3, [r7, #4]
 8007732:	4a15      	ldr	r2, [pc, #84]	; (8007788 <XMC_USIC_CH_Enable+0x90>)
 8007734:	4293      	cmp	r3, r2
 8007736:	d003      	beq.n	8007740 <XMC_USIC_CH_Enable+0x48>
 8007738:	687b      	ldr	r3, [r7, #4]
 800773a:	4a14      	ldr	r2, [pc, #80]	; (800778c <XMC_USIC_CH_Enable+0x94>)
 800773c:	4293      	cmp	r3, r2
 800773e:	d102      	bne.n	8007746 <XMC_USIC_CH_Enable+0x4e>
  {
    XMC_USIC_Enable(XMC_USIC2);
 8007740:	4813      	ldr	r0, [pc, #76]	; (8007790 <XMC_USIC_CH_Enable+0x98>)
 8007742:	f000 f8b5 	bl	80078b0 <XMC_USIC_Enable>
  {
    XMC_ASSERT("USIC module not available", 0U/*Always*/);
  }

  /* USIC channel switched on*/
  channel->KSCFG = (USIC_CH_KSCFG_MODEN_Msk | USIC_CH_KSCFG_BPMODEN_Msk);
 8007746:	687b      	ldr	r3, [r7, #4]
 8007748:	2203      	movs	r2, #3
 800774a:	60da      	str	r2, [r3, #12]
  while ((channel->KSCFG & USIC_CH_KSCFG_MODEN_Msk) == 0U)
 800774c:	bf00      	nop
 800774e:	687b      	ldr	r3, [r7, #4]
 8007750:	68db      	ldr	r3, [r3, #12]
 8007752:	f003 0301 	and.w	r3, r3, #1
 8007756:	2b00      	cmp	r3, #0
 8007758:	d0f9      	beq.n	800774e <XMC_USIC_CH_Enable+0x56>
  {
    /* Wait till the channel is enabled */
  }

  /* Set USIC channel in IDLE mode */
  channel->CCR &= (uint32_t)~USIC_CH_CCR_MODE_Msk;
 800775a:	687b      	ldr	r3, [r7, #4]
 800775c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800775e:	f023 020f 	bic.w	r2, r3, #15
 8007762:	687b      	ldr	r3, [r7, #4]
 8007764:	641a      	str	r2, [r3, #64]	; 0x40
}
 8007766:	bf00      	nop
 8007768:	3708      	adds	r7, #8
 800776a:	46bd      	mov	sp, r7
 800776c:	bd80      	pop	{r7, pc}
 800776e:	bf00      	nop
 8007770:	40030000 	.word	0x40030000
 8007774:	40030200 	.word	0x40030200
 8007778:	40030008 	.word	0x40030008
 800777c:	48020000 	.word	0x48020000
 8007780:	48020200 	.word	0x48020200
 8007784:	48020008 	.word	0x48020008
 8007788:	48024000 	.word	0x48024000
 800778c:	48024200 	.word	0x48024200
 8007790:	48024008 	.word	0x48024008

08007794 <XMC_USIC_CH_SetBaudrate>:
{
  channel->KSCFG = (uint32_t)((channel->KSCFG & (~USIC_CH_KSCFG_MODEN_Msk)) | USIC_CH_KSCFG_BPMODEN_Msk);
}

XMC_USIC_CH_STATUS_t XMC_USIC_CH_SetBaudrate(XMC_USIC_CH_t *const channel, uint32_t rate, uint32_t oversampling)
{
 8007794:	b580      	push	{r7, lr}
 8007796:	b08e      	sub	sp, #56	; 0x38
 8007798:	af00      	add	r7, sp, #0
 800779a:	60f8      	str	r0, [r7, #12]
 800779c:	60b9      	str	r1, [r7, #8]
 800779e:	607a      	str	r2, [r7, #4]
  
  uint32_t pdiv_frac;
  uint32_t pdiv_frac_min;

  /* The rate and peripheral clock are divided by 100 to be able to use only 32bit arithmetic */
  if ((rate >= 100U) && (oversampling != 0U))
 80077a0:	68bb      	ldr	r3, [r7, #8]
 80077a2:	2b63      	cmp	r3, #99	; 0x63
 80077a4:	d95a      	bls.n	800785c <XMC_USIC_CH_SetBaudrate+0xc8>
 80077a6:	687b      	ldr	r3, [r7, #4]
 80077a8:	2b00      	cmp	r3, #0
 80077aa:	d057      	beq.n	800785c <XMC_USIC_CH_SetBaudrate+0xc8>
  {
    peripheral_clock = XMC_SCU_CLOCK_GetPeripheralClockFrequency() / 100U;
 80077ac:	f000 fa8c 	bl	8007cc8 <XMC_SCU_CLOCK_GetPeripheralClockFrequency>
 80077b0:	4602      	mov	r2, r0
 80077b2:	4b2f      	ldr	r3, [pc, #188]	; (8007870 <XMC_USIC_CH_SetBaudrate+0xdc>)
 80077b4:	fba3 2302 	umull	r2, r3, r3, r2
 80077b8:	095b      	lsrs	r3, r3, #5
 80077ba:	623b      	str	r3, [r7, #32]
    rate = rate / 100U;
 80077bc:	68bb      	ldr	r3, [r7, #8]
 80077be:	4a2c      	ldr	r2, [pc, #176]	; (8007870 <XMC_USIC_CH_SetBaudrate+0xdc>)
 80077c0:	fba2 2303 	umull	r2, r3, r2, r3
 80077c4:	095b      	lsrs	r3, r3, #5
 80077c6:	60bb      	str	r3, [r7, #8]

    clock_divider_min = 1U;
 80077c8:	2301      	movs	r3, #1
 80077ca:	62fb      	str	r3, [r7, #44]	; 0x2c
    pdiv_int_min = 1U;
 80077cc:	2301      	movs	r3, #1
 80077ce:	62bb      	str	r3, [r7, #40]	; 0x28
    pdiv_frac_min = 0x3ffU;
 80077d0:	f240 33ff 	movw	r3, #1023	; 0x3ff
 80077d4:	627b      	str	r3, [r7, #36]	; 0x24

    for(clock_divider = 1023U; clock_divider > 0U; --clock_divider)
 80077d6:	f240 33ff 	movw	r3, #1023	; 0x3ff
 80077da:	633b      	str	r3, [r7, #48]	; 0x30
 80077dc:	e022      	b.n	8007824 <XMC_USIC_CH_SetBaudrate+0x90>
    {
      pdiv = ((peripheral_clock * clock_divider) / (rate * oversampling));
 80077de:	6a3b      	ldr	r3, [r7, #32]
 80077e0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80077e2:	fb02 f203 	mul.w	r2, r2, r3
 80077e6:	68bb      	ldr	r3, [r7, #8]
 80077e8:	6879      	ldr	r1, [r7, #4]
 80077ea:	fb01 f303 	mul.w	r3, r1, r3
 80077ee:	fbb2 f3f3 	udiv	r3, r2, r3
 80077f2:	61fb      	str	r3, [r7, #28]
      pdiv_int = pdiv >> 10U;
 80077f4:	69fb      	ldr	r3, [r7, #28]
 80077f6:	0a9b      	lsrs	r3, r3, #10
 80077f8:	61bb      	str	r3, [r7, #24]
      pdiv_frac = pdiv & 0x3ffU;
 80077fa:	69fb      	ldr	r3, [r7, #28]
 80077fc:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007800:	617b      	str	r3, [r7, #20]

      if ((pdiv_int < 1024U) && (pdiv_frac < pdiv_frac_min))
 8007802:	69bb      	ldr	r3, [r7, #24]
 8007804:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007808:	d209      	bcs.n	800781e <XMC_USIC_CH_SetBaudrate+0x8a>
 800780a:	697a      	ldr	r2, [r7, #20]
 800780c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800780e:	429a      	cmp	r2, r3
 8007810:	d205      	bcs.n	800781e <XMC_USIC_CH_SetBaudrate+0x8a>
      {
        pdiv_frac_min = pdiv_frac;
 8007812:	697b      	ldr	r3, [r7, #20]
 8007814:	627b      	str	r3, [r7, #36]	; 0x24
        pdiv_int_min = pdiv_int;
 8007816:	69bb      	ldr	r3, [r7, #24]
 8007818:	62bb      	str	r3, [r7, #40]	; 0x28
        clock_divider_min = clock_divider;
 800781a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800781c:	62fb      	str	r3, [r7, #44]	; 0x2c

    clock_divider_min = 1U;
    pdiv_int_min = 1U;
    pdiv_frac_min = 0x3ffU;

    for(clock_divider = 1023U; clock_divider > 0U; --clock_divider)
 800781e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007820:	3b01      	subs	r3, #1
 8007822:	633b      	str	r3, [r7, #48]	; 0x30
 8007824:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007826:	2b00      	cmp	r3, #0
 8007828:	d1d9      	bne.n	80077de <XMC_USIC_CH_SetBaudrate+0x4a>
        pdiv_int_min = pdiv_int;
        clock_divider_min = clock_divider;
      }
    }

    channel->FDR = XMC_USIC_CH_BRG_CLOCK_DIVIDER_MODE_FRACTIONAL |
 800782a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800782c:	f443 4200 	orr.w	r2, r3, #32768	; 0x8000
 8007830:	68fb      	ldr	r3, [r7, #12]
 8007832:	611a      	str	r2, [r3, #16]
                   (clock_divider_min << USIC_CH_FDR_STEP_Pos);

    /*FHTW: BRG.SCLKCFG[31:30]-Bit (Bit 31:30 auf 01 setzen, damit mit positiver SCLK die Daten (MOSI) anliegen)*/
    channel->BRG = (channel->BRG & ~(USIC_CH_BRG_DCTQ_Msk |
 8007834:	68fb      	ldr	r3, [r7, #12]
 8007836:	695a      	ldr	r2, [r3, #20]
 8007838:	4b0e      	ldr	r3, [pc, #56]	; (8007874 <XMC_USIC_CH_SetBaudrate+0xe0>)
 800783a:	4013      	ands	r3, r2
                                     USIC_CH_BRG_PDIV_Msk |
                                     USIC_CH_BRG_PCTQ_Msk |
                                     USIC_CH_BRG_PPPEN_Msk)) |
                   ((oversampling - 1U) << USIC_CH_BRG_DCTQ_Pos) |
 800783c:	687a      	ldr	r2, [r7, #4]
 800783e:	3a01      	subs	r2, #1
 8007840:	0292      	lsls	r2, r2, #10

    /*FHTW: BRG.SCLKCFG[31:30]-Bit (Bit 31:30 auf 01 setzen, damit mit positiver SCLK die Daten (MOSI) anliegen)*/
    channel->BRG = (channel->BRG & ~(USIC_CH_BRG_DCTQ_Msk |
                                     USIC_CH_BRG_PDIV_Msk |
                                     USIC_CH_BRG_PCTQ_Msk |
                                     USIC_CH_BRG_PPPEN_Msk)) |
 8007842:	431a      	orrs	r2, r3
                   ((oversampling - 1U) << USIC_CH_BRG_DCTQ_Pos) |
                   ((pdiv_int_min - 1U) << USIC_CH_BRG_PDIV_Pos) |
 8007844:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007846:	3b01      	subs	r3, #1
 8007848:	041b      	lsls	r3, r3, #16
    /*FHTW: BRG.SCLKCFG[31:30]-Bit (Bit 31:30 auf 01 setzen, damit mit positiver SCLK die Daten (MOSI) anliegen)*/
    channel->BRG = (channel->BRG & ~(USIC_CH_BRG_DCTQ_Msk |
                                     USIC_CH_BRG_PDIV_Msk |
                                     USIC_CH_BRG_PCTQ_Msk |
                                     USIC_CH_BRG_PPPEN_Msk)) |
                   ((oversampling - 1U) << USIC_CH_BRG_DCTQ_Pos) |
 800784a:	4313      	orrs	r3, r2
                   ((pdiv_int_min - 1U) << USIC_CH_BRG_PDIV_Pos) |
 800784c:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000

    channel->FDR = XMC_USIC_CH_BRG_CLOCK_DIVIDER_MODE_FRACTIONAL |
                   (clock_divider_min << USIC_CH_FDR_STEP_Pos);

    /*FHTW: BRG.SCLKCFG[31:30]-Bit (Bit 31:30 auf 01 setzen, damit mit positiver SCLK die Daten (MOSI) anliegen)*/
    channel->BRG = (channel->BRG & ~(USIC_CH_BRG_DCTQ_Msk |
 8007850:	68fb      	ldr	r3, [r7, #12]
 8007852:	615a      	str	r2, [r3, #20]
                                     USIC_CH_BRG_PPPEN_Msk)) |
                   ((oversampling - 1U) << USIC_CH_BRG_DCTQ_Pos) |
                   ((pdiv_int_min - 1U) << USIC_CH_BRG_PDIV_Pos) |
				   (0x1UL<<USIC_CH_BRG_SCLKCFG_Pos);
                    
    status = XMC_USIC_CH_STATUS_OK;
 8007854:	2300      	movs	r3, #0
 8007856:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 800785a:	e002      	b.n	8007862 <XMC_USIC_CH_SetBaudrate+0xce>
  }
  else 
  {
    status = XMC_USIC_CH_STATUS_ERROR;
 800785c:	2301      	movs	r3, #1
 800785e:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
  }
  
  return status;
 8007862:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
}
 8007866:	4618      	mov	r0, r3
 8007868:	3738      	adds	r7, #56	; 0x38
 800786a:	46bd      	mov	sp, r7
 800786c:	bd80      	pop	{r7, pc}
 800786e:	bf00      	nop
 8007870:	51eb851f 	.word	0x51eb851f
 8007874:	fc0080ef 	.word	0xfc0080ef

08007878 <XMC_USIC_CH_SetInterruptNodePointer>:
}

void XMC_USIC_CH_SetInterruptNodePointer(XMC_USIC_CH_t *const channel,
                                         const XMC_USIC_CH_INTERRUPT_NODE_POINTER_t interrupt_node,
                                         const uint32_t service_request)
{
 8007878:	b480      	push	{r7}
 800787a:	b085      	sub	sp, #20
 800787c:	af00      	add	r7, sp, #0
 800787e:	60f8      	str	r0, [r7, #12]
 8007880:	460b      	mov	r3, r1
 8007882:	607a      	str	r2, [r7, #4]
 8007884:	72fb      	strb	r3, [r7, #11]
  channel->INPR = (uint32_t)((channel->INPR & (~(uint32_t)(USIC_CH_INPR_Msk << (uint32_t)interrupt_node))) |
 8007886:	68fb      	ldr	r3, [r7, #12]
 8007888:	699a      	ldr	r2, [r3, #24]
 800788a:	7afb      	ldrb	r3, [r7, #11]
 800788c:	2107      	movs	r1, #7
 800788e:	fa01 f303 	lsl.w	r3, r1, r3
 8007892:	43db      	mvns	r3, r3
 8007894:	401a      	ands	r2, r3
                  (service_request << (uint32_t)interrupt_node));
 8007896:	7afb      	ldrb	r3, [r7, #11]
 8007898:	6879      	ldr	r1, [r7, #4]
 800789a:	fa01 f303 	lsl.w	r3, r1, r3

void XMC_USIC_CH_SetInterruptNodePointer(XMC_USIC_CH_t *const channel,
                                         const XMC_USIC_CH_INTERRUPT_NODE_POINTER_t interrupt_node,
                                         const uint32_t service_request)
{
  channel->INPR = (uint32_t)((channel->INPR & (~(uint32_t)(USIC_CH_INPR_Msk << (uint32_t)interrupt_node))) |
 800789e:	431a      	orrs	r2, r3
 80078a0:	68fb      	ldr	r3, [r7, #12]
 80078a2:	619a      	str	r2, [r3, #24]
                  (service_request << (uint32_t)interrupt_node));
}
 80078a4:	bf00      	nop
 80078a6:	3714      	adds	r7, #20
 80078a8:	46bd      	mov	sp, r7
 80078aa:	bc80      	pop	{r7}
 80078ac:	4770      	bx	lr
 80078ae:	bf00      	nop

080078b0 <XMC_USIC_Enable>:
  channel->RBCTR = (uint32_t)((channel->RBCTR & (~(uint32_t)(USIC_CH_INPR_Msk << (uint32_t)interrupt_node))) |
                   (service_request << (uint32_t)interrupt_node));
}

void XMC_USIC_Enable(XMC_USIC_t *const usic)
{
 80078b0:	b580      	push	{r7, lr}
 80078b2:	b082      	sub	sp, #8
 80078b4:	af00      	add	r7, sp, #0
 80078b6:	6078      	str	r0, [r7, #4]
  if (usic == USIC0)
 80078b8:	687b      	ldr	r3, [r7, #4]
 80078ba:	4a0d      	ldr	r2, [pc, #52]	; (80078f0 <XMC_USIC_Enable+0x40>)
 80078bc:	4293      	cmp	r3, r2
 80078be:	d104      	bne.n	80078ca <XMC_USIC_Enable+0x1a>
  {
#if defined(CLOCK_GATING_SUPPORTED)
    XMC_SCU_CLOCK_UngatePeripheralClock(XMC_SCU_PERIPHERAL_CLOCK_USIC0);
#endif
#if defined(PERIPHERAL_RESET_SUPPORTED)
    XMC_SCU_RESET_DeassertPeripheralReset(XMC_SCU_PERIPHERAL_RESET_USIC0);
 80078c0:	f44f 6000 	mov.w	r0, #2048	; 0x800
 80078c4:	f000 f9da 	bl	8007c7c <XMC_SCU_RESET_DeassertPeripheralReset>
#endif  
  else
  {
    XMC_ASSERT("USIC module not available", 0/*Always*/);
  }
}
 80078c8:	e00e      	b.n	80078e8 <XMC_USIC_Enable+0x38>
#if defined(PERIPHERAL_RESET_SUPPORTED)
    XMC_SCU_RESET_DeassertPeripheralReset(XMC_SCU_PERIPHERAL_RESET_USIC0);
#endif	
  }
#if defined(USIC1)  
  else if (usic == USIC1)
 80078ca:	687b      	ldr	r3, [r7, #4]
 80078cc:	4a09      	ldr	r2, [pc, #36]	; (80078f4 <XMC_USIC_Enable+0x44>)
 80078ce:	4293      	cmp	r3, r2
 80078d0:	d103      	bne.n	80078da <XMC_USIC_Enable+0x2a>
  {
#if defined(CLOCK_GATING_SUPPORTED)
    XMC_SCU_CLOCK_UngatePeripheralClock(XMC_SCU_PERIPHERAL_CLOCK_USIC1);
#endif	
#if defined(PERIPHERAL_RESET_SUPPORTED)
    XMC_SCU_RESET_DeassertPeripheralReset(XMC_SCU_PERIPHERAL_RESET_USIC1);
 80078d2:	4809      	ldr	r0, [pc, #36]	; (80078f8 <XMC_USIC_Enable+0x48>)
 80078d4:	f000 f9d2 	bl	8007c7c <XMC_SCU_RESET_DeassertPeripheralReset>
#endif  
  else
  {
    XMC_ASSERT("USIC module not available", 0/*Always*/);
  }
}
 80078d8:	e006      	b.n	80078e8 <XMC_USIC_Enable+0x38>
    XMC_SCU_RESET_DeassertPeripheralReset(XMC_SCU_PERIPHERAL_RESET_USIC1);
#endif	
  }
#endif  
#if defined(USIC2)  
  else if (usic == USIC2)
 80078da:	687b      	ldr	r3, [r7, #4]
 80078dc:	4a07      	ldr	r2, [pc, #28]	; (80078fc <XMC_USIC_Enable+0x4c>)
 80078de:	4293      	cmp	r3, r2
 80078e0:	d102      	bne.n	80078e8 <XMC_USIC_Enable+0x38>
  {
#if defined(CLOCK_GATING_SUPPORTED) 
    XMC_SCU_CLOCK_UngatePeripheralClock(XMC_SCU_PERIPHERAL_CLOCK_USIC2);
#endif
#if defined(PERIPHERAL_RESET_SUPPORTED)
    XMC_SCU_RESET_DeassertPeripheralReset(XMC_SCU_PERIPHERAL_RESET_USIC2);
 80078e2:	4807      	ldr	r0, [pc, #28]	; (8007900 <XMC_USIC_Enable+0x50>)
 80078e4:	f000 f9ca 	bl	8007c7c <XMC_SCU_RESET_DeassertPeripheralReset>
#endif  
  else
  {
    XMC_ASSERT("USIC module not available", 0/*Always*/);
  }
}
 80078e8:	bf00      	nop
 80078ea:	3708      	adds	r7, #8
 80078ec:	46bd      	mov	sp, r7
 80078ee:	bd80      	pop	{r7, pc}
 80078f0:	40030008 	.word	0x40030008
 80078f4:	48020008 	.word	0x48020008
 80078f8:	10000080 	.word	0x10000080
 80078fc:	48024008 	.word	0x48024008
 8007900:	10000100 	.word	0x10000100

08007904 <XMC_CCU4_StartPrescaler>:
 * \par<b>Related APIs:</b><br>
 * XMC_CCU4_Init()<BR> XMC_CCU4_EnableClock()<BR> XMC_CCU4_DisableClock()<BR> XMC_CCU4_StartPrescaler()<BR>
 * XMC_CCU4_StopPrescaler().
 */
__STATIC_INLINE void XMC_CCU4_StartPrescaler(XMC_CCU4_MODULE_t *const module)
{
 8007904:	b480      	push	{r7}
 8007906:	b083      	sub	sp, #12
 8007908:	af00      	add	r7, sp, #0
 800790a:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("XMC_CCU4_StartPrescaler:Invalid Module Pointer", XMC_CCU4_IsValidModule(module));
  module->GIDLC |= (uint32_t) CCU4_GIDLC_SPRB_Msk;
 800790c:	687b      	ldr	r3, [r7, #4]
 800790e:	68db      	ldr	r3, [r3, #12]
 8007910:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8007914:	687b      	ldr	r3, [r7, #4]
 8007916:	60da      	str	r2, [r3, #12]
}
 8007918:	bf00      	nop
 800791a:	370c      	adds	r7, #12
 800791c:	46bd      	mov	sp, r7
 800791e:	bc80      	pop	{r7}
 8007920:	4770      	bx	lr
 8007922:	bf00      	nop

08007924 <XMC_CCU4_lDeassertReset>:

  }
}

__STATIC_INLINE void XMC_CCU4_lDeassertReset(const XMC_CCU4_MODULE_t *const module)
{
 8007924:	b580      	push	{r7, lr}
 8007926:	b082      	sub	sp, #8
 8007928:	af00      	add	r7, sp, #0
 800792a:	6078      	str	r0, [r7, #4]
  switch ((uint32_t)module)
 800792c:	687b      	ldr	r3, [r7, #4]
 800792e:	4a12      	ldr	r2, [pc, #72]	; (8007978 <XMC_CCU4_lDeassertReset+0x54>)
 8007930:	4293      	cmp	r3, r2
 8007932:	d011      	beq.n	8007958 <XMC_CCU4_lDeassertReset+0x34>
 8007934:	4a10      	ldr	r2, [pc, #64]	; (8007978 <XMC_CCU4_lDeassertReset+0x54>)
 8007936:	4293      	cmp	r3, r2
 8007938:	d803      	bhi.n	8007942 <XMC_CCU4_lDeassertReset+0x1e>
 800793a:	4a10      	ldr	r2, [pc, #64]	; (800797c <XMC_CCU4_lDeassertReset+0x58>)
 800793c:	4293      	cmp	r3, r2
 800793e:	d007      	beq.n	8007950 <XMC_CCU4_lDeassertReset+0x2c>
      break;
#endif

    default:
      XMC_ASSERT("XMC_CCU4_lDeassertReset:Invalid Module Pointer", 0);
      break;   
 8007940:	e016      	b.n	8007970 <XMC_CCU4_lDeassertReset+0x4c>
  }
}

__STATIC_INLINE void XMC_CCU4_lDeassertReset(const XMC_CCU4_MODULE_t *const module)
{
  switch ((uint32_t)module)
 8007942:	4a0f      	ldr	r2, [pc, #60]	; (8007980 <XMC_CCU4_lDeassertReset+0x5c>)
 8007944:	4293      	cmp	r3, r2
 8007946:	d00b      	beq.n	8007960 <XMC_CCU4_lDeassertReset+0x3c>
 8007948:	4a0e      	ldr	r2, [pc, #56]	; (8007984 <XMC_CCU4_lDeassertReset+0x60>)
 800794a:	4293      	cmp	r3, r2
 800794c:	d00c      	beq.n	8007968 <XMC_CCU4_lDeassertReset+0x44>
      break;
#endif

    default:
      XMC_ASSERT("XMC_CCU4_lDeassertReset:Invalid Module Pointer", 0);
      break;   
 800794e:	e00f      	b.n	8007970 <XMC_CCU4_lDeassertReset+0x4c>
__STATIC_INLINE void XMC_CCU4_lDeassertReset(const XMC_CCU4_MODULE_t *const module)
{
  switch ((uint32_t)module)
  {
    case (uint32_t)CCU40:
      XMC_SCU_RESET_DeassertPeripheralReset(XMC_SCU_PERIPHERAL_RESET_CCU40);
 8007950:	2004      	movs	r0, #4
 8007952:	f000 f993 	bl	8007c7c <XMC_SCU_RESET_DeassertPeripheralReset>
      break;
 8007956:	e00b      	b.n	8007970 <XMC_CCU4_lDeassertReset+0x4c>
      
#if defined(CCU41)
    case (uint32_t)CCU41:
      XMC_SCU_RESET_DeassertPeripheralReset(XMC_SCU_PERIPHERAL_RESET_CCU41);
 8007958:	2008      	movs	r0, #8
 800795a:	f000 f98f 	bl	8007c7c <XMC_SCU_RESET_DeassertPeripheralReset>
      break;
 800795e:	e007      	b.n	8007970 <XMC_CCU4_lDeassertReset+0x4c>
#endif

#if defined(CCU42)
    case (uint32_t)CCU42:
      XMC_SCU_RESET_DeassertPeripheralReset(XMC_SCU_PERIPHERAL_RESET_CCU42);
 8007960:	2010      	movs	r0, #16
 8007962:	f000 f98b 	bl	8007c7c <XMC_SCU_RESET_DeassertPeripheralReset>
      break;
 8007966:	e003      	b.n	8007970 <XMC_CCU4_lDeassertReset+0x4c>
#endif

#if defined(CCU43)
    case (uint32_t)CCU43:
      XMC_SCU_RESET_DeassertPeripheralReset(XMC_SCU_PERIPHERAL_RESET_CCU43);
 8007968:	4807      	ldr	r0, [pc, #28]	; (8007988 <XMC_CCU4_lDeassertReset+0x64>)
 800796a:	f000 f987 	bl	8007c7c <XMC_SCU_RESET_DeassertPeripheralReset>
      break;
 800796e:	bf00      	nop
    default:
      XMC_ASSERT("XMC_CCU4_lDeassertReset:Invalid Module Pointer", 0);
      break;   

  }
}
 8007970:	bf00      	nop
 8007972:	3708      	adds	r7, #8
 8007974:	46bd      	mov	sp, r7
 8007976:	bd80      	pop	{r7, pc}
 8007978:	40010000 	.word	0x40010000
 800797c:	4000c000 	.word	0x4000c000
 8007980:	40014000 	.word	0x40014000
 8007984:	48004000 	.word	0x48004000
 8007988:	10000001 	.word	0x10000001

0800798c <XMC_CCU4_EnableModule>:
/*********************************************************************************************************************
 * API IMPLEMENTATION
 ********************************************************************************************************************/

void XMC_CCU4_EnableModule(XMC_CCU4_MODULE_t *const module)
{
 800798c:	b580      	push	{r7, lr}
 800798e:	b082      	sub	sp, #8
 8007990:	af00      	add	r7, sp, #0
 8007992:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("XMC_CCU4_EnableModule:Invalid Module Pointer", XMC_CCU4_IsValidModule(module));

#if UC_FAMILY == XMC4
  /* Enable CCU4 module clock */
  XMC_SCU_CLOCK_EnableClock(XMC_SCU_CLOCK_CCU);
 8007994:	2010      	movs	r0, #16
 8007996:	f000 f9a7 	bl	8007ce8 <XMC_SCU_CLOCK_EnableClock>
#if defined(CLOCK_GATING_SUPPORTED)
  XMC_CCU4_lUngateClock(module);
#endif

#if defined(PERIPHERAL_RESET_SUPPORTED)
  XMC_CCU4_lDeassertReset(module);
 800799a:	6878      	ldr	r0, [r7, #4]
 800799c:	f7ff ffc2 	bl	8007924 <XMC_CCU4_lDeassertReset>
#endif
}
 80079a0:	bf00      	nop
 80079a2:	3708      	adds	r7, #8
 80079a4:	46bd      	mov	sp, r7
 80079a6:	bd80      	pop	{r7, pc}

080079a8 <XMC_CCU4_Init>:
#endif
}

/* API to initialize CCU4 global resources  */
void XMC_CCU4_Init(XMC_CCU4_MODULE_t *const module, const XMC_CCU4_SLICE_MCMS_ACTION_t mcs_action)
{
 80079a8:	b580      	push	{r7, lr}
 80079aa:	b084      	sub	sp, #16
 80079ac:	af00      	add	r7, sp, #0
 80079ae:	6078      	str	r0, [r7, #4]
 80079b0:	460b      	mov	r3, r1
 80079b2:	70fb      	strb	r3, [r7, #3]
  
  XMC_ASSERT("XMC_CCU4_Init:Invalid module pointer", XMC_CCU4_IsValidModule(module));
  XMC_ASSERT("XMC_CCU4_Init:Invalid mcs action", XMC_CCU4_SLICE_CHECK_MCS_ACTION(mcs_action));

  /* Enable CCU4 module */
  XMC_CCU4_EnableModule(module);
 80079b4:	6878      	ldr	r0, [r7, #4]
 80079b6:	f7ff ffe9 	bl	800798c <XMC_CCU4_EnableModule>
  /* Start the prescaler */
  XMC_CCU4_StartPrescaler(module);
 80079ba:	6878      	ldr	r0, [r7, #4]
 80079bc:	f7ff ffa2 	bl	8007904 <XMC_CCU4_StartPrescaler>
  
  gctrl = module->GCTRL;
 80079c0:	687b      	ldr	r3, [r7, #4]
 80079c2:	681b      	ldr	r3, [r3, #0]
 80079c4:	60fb      	str	r3, [r7, #12]
  gctrl &= ~((uint32_t) CCU4_GCTRL_MSDE_Msk);
 80079c6:	68fb      	ldr	r3, [r7, #12]
 80079c8:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 80079cc:	60fb      	str	r3, [r7, #12]
  gctrl |= ((uint32_t) mcs_action) << CCU4_GCTRL_MSDE_Pos;
 80079ce:	78fb      	ldrb	r3, [r7, #3]
 80079d0:	039b      	lsls	r3, r3, #14
 80079d2:	68fa      	ldr	r2, [r7, #12]
 80079d4:	4313      	orrs	r3, r2
 80079d6:	60fb      	str	r3, [r7, #12]
  
  module->GCTRL = gctrl;
 80079d8:	687b      	ldr	r3, [r7, #4]
 80079da:	68fa      	ldr	r2, [r7, #12]
 80079dc:	601a      	str	r2, [r3, #0]
}
 80079de:	bf00      	nop
 80079e0:	3710      	adds	r7, #16
 80079e2:	46bd      	mov	sp, r7
 80079e4:	bd80      	pop	{r7, pc}
 80079e6:	bf00      	nop

080079e8 <XMC_CCU4_SetModuleClock>:

/* API to select CCU4 module clock */
void XMC_CCU4_SetModuleClock(XMC_CCU4_MODULE_t *const module, const XMC_CCU4_CLOCK_t clock)
{
 80079e8:	b480      	push	{r7}
 80079ea:	b085      	sub	sp, #20
 80079ec:	af00      	add	r7, sp, #0
 80079ee:	6078      	str	r0, [r7, #4]
 80079f0:	460b      	mov	r3, r1
 80079f2:	70fb      	strb	r3, [r7, #3]
  uint32_t gctrl;

  XMC_ASSERT("XMC_CCU4_SetModuleClock:Invalid Module Pointer", XMC_CCU4_IsValidModule(module));
  XMC_ASSERT("XMC_CCU4_SetModuleClock:Invalid Module Clock", XMC_CCU4_SLICE_CHECK_CLOCK(clock));

  gctrl = module->GCTRL;
 80079f4:	687b      	ldr	r3, [r7, #4]
 80079f6:	681b      	ldr	r3, [r3, #0]
 80079f8:	60fb      	str	r3, [r7, #12]
  gctrl &= ~((uint32_t) CCU4_GCTRL_PCIS_Msk);
 80079fa:	68fb      	ldr	r3, [r7, #12]
 80079fc:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8007a00:	60fb      	str	r3, [r7, #12]
  gctrl |= ((uint32_t) clock) << CCU4_GCTRL_PCIS_Pos;
 8007a02:	78fb      	ldrb	r3, [r7, #3]
 8007a04:	011b      	lsls	r3, r3, #4
 8007a06:	68fa      	ldr	r2, [r7, #12]
 8007a08:	4313      	orrs	r3, r2
 8007a0a:	60fb      	str	r3, [r7, #12]
  
  module->GCTRL = gctrl;
 8007a0c:	687b      	ldr	r3, [r7, #4]
 8007a0e:	68fa      	ldr	r2, [r7, #12]
 8007a10:	601a      	str	r2, [r3, #0]
}
 8007a12:	bf00      	nop
 8007a14:	3714      	adds	r7, #20
 8007a16:	46bd      	mov	sp, r7
 8007a18:	bc80      	pop	{r7}
 8007a1a:	4770      	bx	lr

08007a1c <XMC_CCU4_SLICE_CompareInit>:
}

/* API to configure CC4 Slice as Timer */
void XMC_CCU4_SLICE_CompareInit(XMC_CCU4_SLICE_t *const slice,
		                            const XMC_CCU4_SLICE_COMPARE_CONFIG_t *const compare_init)
{
 8007a1c:	b480      	push	{r7}
 8007a1e:	b083      	sub	sp, #12
 8007a20:	af00      	add	r7, sp, #0
 8007a22:	6078      	str	r0, [r7, #4]
 8007a24:	6039      	str	r1, [r7, #0]
  XMC_ASSERT("XMC_CCU4_SLICE_CompareInit:Invalid Slice Pointer", XMC_CCU4_IsValidSlice(slice));
  XMC_ASSERT("XMC_CCU4_SLICE_CompareInit:Compare Init Pointer is NULL",
             (XMC_CCU4_SLICE_COMPARE_CONFIG_t *) NULL != compare_init);

  /* Program the timer mode */
  slice->TC = compare_init->tc;
 8007a26:	683b      	ldr	r3, [r7, #0]
 8007a28:	681a      	ldr	r2, [r3, #0]
 8007a2a:	687b      	ldr	r3, [r7, #4]
 8007a2c:	615a      	str	r2, [r3, #20]
  /* Enable the timer concatenation */
  slice->CMC = ((uint32_t) compare_init->timer_concatenation << CCU4_CC4_CMC_TCE_Pos);
 8007a2e:	683b      	ldr	r3, [r7, #0]
 8007a30:	795b      	ldrb	r3, [r3, #5]
 8007a32:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8007a36:	b2db      	uxtb	r3, r3
 8007a38:	051a      	lsls	r2, r3, #20
 8007a3a:	687b      	ldr	r3, [r7, #4]
 8007a3c:	605a      	str	r2, [r3, #4]
  /* Program initial prescaler divider value */
  slice->PSC = (uint32_t) compare_init->prescaler_initval;
 8007a3e:	683b      	ldr	r3, [r7, #0]
 8007a40:	791b      	ldrb	r3, [r3, #4]
 8007a42:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8007a46:	b2db      	uxtb	r3, r3
 8007a48:	461a      	mov	r2, r3
 8007a4a:	687b      	ldr	r3, [r7, #4]
 8007a4c:	625a      	str	r2, [r3, #36]	; 0x24
  /* Program the dither compare value */
  slice->DITS = (uint32_t) compare_init->dither_limit;
 8007a4e:	683b      	ldr	r3, [r7, #0]
 8007a50:	795b      	ldrb	r3, [r3, #5]
 8007a52:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8007a56:	b2db      	uxtb	r3, r3
 8007a58:	461a      	mov	r2, r3
 8007a5a:	687b      	ldr	r3, [r7, #4]
 8007a5c:	621a      	str	r2, [r3, #32]
  /* Program timer output passive level */
  slice->PSL = (uint32_t) compare_init->passive_level;
 8007a5e:	683b      	ldr	r3, [r7, #0]
 8007a60:	795b      	ldrb	r3, [r3, #5]
 8007a62:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8007a66:	b2db      	uxtb	r3, r3
 8007a68:	461a      	mov	r2, r3
 8007a6a:	687b      	ldr	r3, [r7, #4]
 8007a6c:	619a      	str	r2, [r3, #24]
  /* Program floating prescaler compare value */
  slice->FPCS = (uint32_t) compare_init->float_limit;
 8007a6e:	683b      	ldr	r3, [r7, #0]
 8007a70:	791b      	ldrb	r3, [r3, #4]
 8007a72:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8007a76:	b2db      	uxtb	r3, r3
 8007a78:	461a      	mov	r2, r3
 8007a7a:	687b      	ldr	r3, [r7, #4]
 8007a7c:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8007a7e:	bf00      	nop
 8007a80:	370c      	adds	r7, #12
 8007a82:	46bd      	mov	sp, r7
 8007a84:	bc80      	pop	{r7}
 8007a86:	4770      	bx	lr

08007a88 <XMC_CCU4_SLICE_StartConfig>:

/* API to configure the Start trigger function of a slice */
void XMC_CCU4_SLICE_StartConfig(XMC_CCU4_SLICE_t *const slice,
		                        const XMC_CCU4_SLICE_EVENT_t event,
                                const XMC_CCU4_SLICE_START_MODE_t start_mode)
{
 8007a88:	b480      	push	{r7}
 8007a8a:	b085      	sub	sp, #20
 8007a8c:	af00      	add	r7, sp, #0
 8007a8e:	6078      	str	r0, [r7, #4]
 8007a90:	460b      	mov	r3, r1
 8007a92:	70fb      	strb	r3, [r7, #3]
 8007a94:	4613      	mov	r3, r2
 8007a96:	70bb      	strb	r3, [r7, #2]
  XMC_ASSERT("XMC_CCU4_SLICE_StartConfig:Invalid Event ID", XMC_CCU4_SLICE_CHECK_EVENT_ID(event));
  XMC_ASSERT("XMC_CCU4_SLICE_StartConfig:Invalid Start Mode", 
             ((start_mode == XMC_CCU4_SLICE_START_MODE_TIMER_START_CLEAR) ||\
		          (start_mode == XMC_CCU4_SLICE_START_MODE_TIMER_START)));
  /* First, Bind the event with the stop function */
  cmc = slice->CMC;
 8007a98:	687b      	ldr	r3, [r7, #4]
 8007a9a:	685b      	ldr	r3, [r3, #4]
 8007a9c:	60bb      	str	r3, [r7, #8]
  cmc &= ~((uint32_t) CCU4_CC4_CMC_STRTS_Msk);
 8007a9e:	68bb      	ldr	r3, [r7, #8]
 8007aa0:	f023 0303 	bic.w	r3, r3, #3
 8007aa4:	60bb      	str	r3, [r7, #8]
  cmc |= ((uint32_t) event) << CCU4_CC4_CMC_STRTS_Pos;
 8007aa6:	78fb      	ldrb	r3, [r7, #3]
 8007aa8:	68ba      	ldr	r2, [r7, #8]
 8007aaa:	4313      	orrs	r3, r2
 8007aac:	60bb      	str	r3, [r7, #8]

  slice->CMC = cmc;
 8007aae:	687b      	ldr	r3, [r7, #4]
 8007ab0:	68ba      	ldr	r2, [r7, #8]
 8007ab2:	605a      	str	r2, [r3, #4]
  
  tc  = slice->TC;
 8007ab4:	687b      	ldr	r3, [r7, #4]
 8007ab6:	695b      	ldr	r3, [r3, #20]
 8007ab8:	60fb      	str	r3, [r7, #12]
  /* Next, Configure the start mode */
  if (start_mode == XMC_CCU4_SLICE_START_MODE_TIMER_START_CLEAR)
 8007aba:	78bb      	ldrb	r3, [r7, #2]
 8007abc:	2b01      	cmp	r3, #1
 8007abe:	d104      	bne.n	8007aca <XMC_CCU4_SLICE_StartConfig+0x42>
  {
    tc |= (uint32_t)CCU4_CC4_TC_STRM_Msk;
 8007ac0:	68fb      	ldr	r3, [r7, #12]
 8007ac2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8007ac6:	60fb      	str	r3, [r7, #12]
 8007ac8:	e003      	b.n	8007ad2 <XMC_CCU4_SLICE_StartConfig+0x4a>
  }
  else
  {
    tc &= ~((uint32_t)CCU4_CC4_TC_STRM_Msk);
 8007aca:	68fb      	ldr	r3, [r7, #12]
 8007acc:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8007ad0:	60fb      	str	r3, [r7, #12]
  }
  
  slice->TC = tc;
 8007ad2:	687b      	ldr	r3, [r7, #4]
 8007ad4:	68fa      	ldr	r2, [r7, #12]
 8007ad6:	615a      	str	r2, [r3, #20]
}
 8007ad8:	bf00      	nop
 8007ada:	3714      	adds	r7, #20
 8007adc:	46bd      	mov	sp, r7
 8007ade:	bc80      	pop	{r7}
 8007ae0:	4770      	bx	lr
 8007ae2:	bf00      	nop

08007ae4 <XMC_CCU4_SLICE_ConfigureEvent>:

/* API to configure a slice trigger event */
void XMC_CCU4_SLICE_ConfigureEvent(XMC_CCU4_SLICE_t *const slice,
		                               const XMC_CCU4_SLICE_EVENT_t event,
                                   const XMC_CCU4_SLICE_EVENT_CONFIG_t *const config)
{
 8007ae4:	b480      	push	{r7}
 8007ae6:	b089      	sub	sp, #36	; 0x24
 8007ae8:	af00      	add	r7, sp, #0
 8007aea:	60f8      	str	r0, [r7, #12]
 8007aec:	460b      	mov	r3, r1
 8007aee:	607a      	str	r2, [r7, #4]
 8007af0:	72fb      	strb	r3, [r7, #11]
             ((config->level == XMC_CCU4_SLICE_EVENT_LEVEL_SENSITIVITY_ACTIVE_HIGH) ||\
              (config->level == XMC_CCU4_SLICE_EVENT_LEVEL_SENSITIVITY_ACTIVE_LOW)));
  XMC_ASSERT("XMC_CCU4_SLICE_ConfigureEvent:Invalid Debounce Period", 
             XMC_CCU4_SLICE_CHECK_EVENT_FILTER(config->duration));
  /* Calculate offset with reference to event */
  offset = ((uint8_t) event) - 1U;
 8007af2:	7afb      	ldrb	r3, [r7, #11]
 8007af4:	3b01      	subs	r3, #1
 8007af6:	77fb      	strb	r3, [r7, #31]
  ins |= ((uint32_t) config->mapped_input) << pos;

  slice->INS1 = ins;

#else
  ins = slice->INS;
 8007af8:	68fb      	ldr	r3, [r7, #12]
 8007afa:	681b      	ldr	r3, [r3, #0]
 8007afc:	61bb      	str	r3, [r7, #24]
  
  /* First, configure the edge sensitivity */
  pos = ((uint8_t) CCU4_CC4_INS_EV0EM_Pos) + (uint8_t)(offset << 1U);
 8007afe:	7ffb      	ldrb	r3, [r7, #31]
 8007b00:	005b      	lsls	r3, r3, #1
 8007b02:	b2db      	uxtb	r3, r3
 8007b04:	3310      	adds	r3, #16
 8007b06:	75fb      	strb	r3, [r7, #23]
  ins &= ~(((uint32_t) XMC_CCU4_SLICE_EVENT_EDGE_CONFIG_MASK) << pos);
 8007b08:	7dfb      	ldrb	r3, [r7, #23]
 8007b0a:	2203      	movs	r2, #3
 8007b0c:	fa02 f303 	lsl.w	r3, r2, r3
 8007b10:	43db      	mvns	r3, r3
 8007b12:	69ba      	ldr	r2, [r7, #24]
 8007b14:	4013      	ands	r3, r2
 8007b16:	61bb      	str	r3, [r7, #24]
  ins |= ((uint32_t) config->edge) << pos;
 8007b18:	687b      	ldr	r3, [r7, #4]
 8007b1a:	785b      	ldrb	r3, [r3, #1]
 8007b1c:	461a      	mov	r2, r3
 8007b1e:	7dfb      	ldrb	r3, [r7, #23]
 8007b20:	fa02 f303 	lsl.w	r3, r2, r3
 8007b24:	69ba      	ldr	r2, [r7, #24]
 8007b26:	4313      	orrs	r3, r2
 8007b28:	61bb      	str	r3, [r7, #24]
  
  /* Next, the level */
  pos = ((uint8_t) CCU4_CC4_INS_EV0LM_Pos) + offset;
 8007b2a:	7ffb      	ldrb	r3, [r7, #31]
 8007b2c:	3316      	adds	r3, #22
 8007b2e:	75fb      	strb	r3, [r7, #23]
  ins &= ~(((uint32_t) XMC_CCU4_SLICE_EVENT_LEVEL_CONFIG_MASK) << pos);
 8007b30:	7dfb      	ldrb	r3, [r7, #23]
 8007b32:	2201      	movs	r2, #1
 8007b34:	fa02 f303 	lsl.w	r3, r2, r3
 8007b38:	43db      	mvns	r3, r3
 8007b3a:	69ba      	ldr	r2, [r7, #24]
 8007b3c:	4013      	ands	r3, r2
 8007b3e:	61bb      	str	r3, [r7, #24]
  ins |= ((uint32_t) config->level) << pos;
 8007b40:	687b      	ldr	r3, [r7, #4]
 8007b42:	789b      	ldrb	r3, [r3, #2]
 8007b44:	461a      	mov	r2, r3
 8007b46:	7dfb      	ldrb	r3, [r7, #23]
 8007b48:	fa02 f303 	lsl.w	r3, r2, r3
 8007b4c:	69ba      	ldr	r2, [r7, #24]
 8007b4e:	4313      	orrs	r3, r2
 8007b50:	61bb      	str	r3, [r7, #24]
  
  /* Next, the debounce filter */
  pos = ((uint8_t) CCU4_CC4_INS_LPF0M_Pos) + (uint8_t)(offset << 1U);
 8007b52:	7ffb      	ldrb	r3, [r7, #31]
 8007b54:	005b      	lsls	r3, r3, #1
 8007b56:	b2db      	uxtb	r3, r3
 8007b58:	3319      	adds	r3, #25
 8007b5a:	75fb      	strb	r3, [r7, #23]
  ins &= ~(((uint32_t) XMC_CCU4_SLICE_EVENT_FILTER_CONFIG_MASK) << pos);
 8007b5c:	7dfb      	ldrb	r3, [r7, #23]
 8007b5e:	2203      	movs	r2, #3
 8007b60:	fa02 f303 	lsl.w	r3, r2, r3
 8007b64:	43db      	mvns	r3, r3
 8007b66:	69ba      	ldr	r2, [r7, #24]
 8007b68:	4013      	ands	r3, r2
 8007b6a:	61bb      	str	r3, [r7, #24]
  ins |= ((uint32_t) config->duration) << pos;
 8007b6c:	687b      	ldr	r3, [r7, #4]
 8007b6e:	78db      	ldrb	r3, [r3, #3]
 8007b70:	461a      	mov	r2, r3
 8007b72:	7dfb      	ldrb	r3, [r7, #23]
 8007b74:	fa02 f303 	lsl.w	r3, r2, r3
 8007b78:	69ba      	ldr	r2, [r7, #24]
 8007b7a:	4313      	orrs	r3, r2
 8007b7c:	61bb      	str	r3, [r7, #24]

  /* Finally the input */
  pos = ((uint8_t) CCU4_CC4_INS_EV0IS_Pos) + (uint8_t)(offset << 2U);
 8007b7e:	7ffb      	ldrb	r3, [r7, #31]
 8007b80:	009b      	lsls	r3, r3, #2
 8007b82:	75fb      	strb	r3, [r7, #23]
  ins &= ~(((uint32_t) XMC_CCU4_SLICE_EVENT_INPUT_CONFIG_MASK) << pos);
 8007b84:	7dfb      	ldrb	r3, [r7, #23]
 8007b86:	220f      	movs	r2, #15
 8007b88:	fa02 f303 	lsl.w	r3, r2, r3
 8007b8c:	43db      	mvns	r3, r3
 8007b8e:	69ba      	ldr	r2, [r7, #24]
 8007b90:	4013      	ands	r3, r2
 8007b92:	61bb      	str	r3, [r7, #24]
  ins |= ((uint32_t) config->mapped_input) << pos;
 8007b94:	687b      	ldr	r3, [r7, #4]
 8007b96:	781b      	ldrb	r3, [r3, #0]
 8007b98:	461a      	mov	r2, r3
 8007b9a:	7dfb      	ldrb	r3, [r7, #23]
 8007b9c:	fa02 f303 	lsl.w	r3, r2, r3
 8007ba0:	69ba      	ldr	r2, [r7, #24]
 8007ba2:	4313      	orrs	r3, r2
 8007ba4:	61bb      	str	r3, [r7, #24]

  slice->INS = ins;
 8007ba6:	68fb      	ldr	r3, [r7, #12]
 8007ba8:	69ba      	ldr	r2, [r7, #24]
 8007baa:	601a      	str	r2, [r3, #0]
#endif
}
 8007bac:	bf00      	nop
 8007bae:	3724      	adds	r7, #36	; 0x24
 8007bb0:	46bd      	mov	sp, r7
 8007bb2:	bc80      	pop	{r7}
 8007bb4:	4770      	bx	lr
 8007bb6:	bf00      	nop

08007bb8 <XMC_CCU4_SLICE_SetInterruptNode>:

/* Binds a capcom event to an NVIC node  */
void XMC_CCU4_SLICE_SetInterruptNode(XMC_CCU4_SLICE_t *const slice,
                                     const XMC_CCU4_SLICE_IRQ_ID_t event,
                                     const XMC_CCU4_SLICE_SR_ID_t sr)
{
 8007bb8:	b480      	push	{r7}
 8007bba:	b087      	sub	sp, #28
 8007bbc:	af00      	add	r7, sp, #0
 8007bbe:	6078      	str	r0, [r7, #4]
 8007bc0:	460b      	mov	r3, r1
 8007bc2:	70fb      	strb	r3, [r7, #3]
 8007bc4:	4613      	mov	r3, r2
 8007bc6:	70bb      	strb	r3, [r7, #2]

  XMC_ASSERT("XMC_CCU4_SLICE_SetInterruptNode:Invalid Slice Pointer", XMC_CCU4_IsValidSlice(slice));
  XMC_ASSERT("XMC_CCU4_SLICE_SetInterruptNode:Invalid SR ID ", XMC_CCU4_SLICE_CHECK_SR_ID(sr));
  XMC_ASSERT("XMC_CCU4_SLICE_SetInterruptNode:Invalid event", XMC_CCU4_SLICE_CHECK_INTERRUPT(event));
  
  srs = slice->SRS;
 8007bc8:	687b      	ldr	r3, [r7, #4]
 8007bca:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8007bce:	60fb      	str	r3, [r7, #12]
  
  switch(event)
 8007bd0:	78fb      	ldrb	r3, [r7, #3]
 8007bd2:	2b09      	cmp	r3, #9
 8007bd4:	d82c      	bhi.n	8007c30 <XMC_CCU4_SLICE_SetInterruptNode+0x78>
 8007bd6:	a201      	add	r2, pc, #4	; (adr r2, 8007bdc <XMC_CCU4_SLICE_SetInterruptNode+0x24>)
 8007bd8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007bdc:	08007c05 	.word	0x08007c05
 8007be0:	08007c05 	.word	0x08007c05
 8007be4:	08007c0f 	.word	0x08007c0f
 8007be8:	08007c0f 	.word	0x08007c0f
 8007bec:	08007c31 	.word	0x08007c31
 8007bf0:	08007c31 	.word	0x08007c31
 8007bf4:	08007c31 	.word	0x08007c31
 8007bf8:	08007c31 	.word	0x08007c31
 8007bfc:	08007c19 	.word	0x08007c19
 8007c00:	08007c25 	.word	0x08007c25
  {
    case XMC_CCU4_SLICE_IRQ_ID_PERIOD_MATCH:
    case XMC_CCU4_SLICE_IRQ_ID_ONE_MATCH:
      mask = ((uint32_t) CCU4_CC4_SRS_POSR_Msk);
 8007c04:	2303      	movs	r3, #3
 8007c06:	613b      	str	r3, [r7, #16]
      pos  = CCU4_CC4_SRS_POSR_Pos;
 8007c08:	2300      	movs	r3, #0
 8007c0a:	617b      	str	r3, [r7, #20]
      break;
 8007c0c:	e016      	b.n	8007c3c <XMC_CCU4_SLICE_SetInterruptNode+0x84>

    case XMC_CCU4_SLICE_IRQ_ID_COMPARE_MATCH_UP:
    case XMC_CCU4_SLICE_IRQ_ID_COMPARE_MATCH_DOWN:
      mask = ((uint32_t) CCU4_CC4_SRS_CMSR_Msk);
 8007c0e:	230c      	movs	r3, #12
 8007c10:	613b      	str	r3, [r7, #16]
      pos  = CCU4_CC4_SRS_CMSR_Pos;
 8007c12:	2302      	movs	r3, #2
 8007c14:	617b      	str	r3, [r7, #20]
      break;
 8007c16:	e011      	b.n	8007c3c <XMC_CCU4_SLICE_SetInterruptNode+0x84>

    case XMC_CCU4_SLICE_IRQ_ID_EVENT0:
      mask = ((uint32_t) CCU4_CC4_SRS_E0SR_Msk);
 8007c18:	f44f 7340 	mov.w	r3, #768	; 0x300
 8007c1c:	613b      	str	r3, [r7, #16]
      pos  = CCU4_CC4_SRS_E0SR_Pos;
 8007c1e:	2308      	movs	r3, #8
 8007c20:	617b      	str	r3, [r7, #20]
      break;
 8007c22:	e00b      	b.n	8007c3c <XMC_CCU4_SLICE_SetInterruptNode+0x84>

    case XMC_CCU4_SLICE_IRQ_ID_EVENT1:
      mask = ((uint32_t) CCU4_CC4_SRS_E1SR_Msk);
 8007c24:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8007c28:	613b      	str	r3, [r7, #16]
      pos  = CCU4_CC4_SRS_E1SR_Pos;
 8007c2a:	230a      	movs	r3, #10
 8007c2c:	617b      	str	r3, [r7, #20]
      break;
 8007c2e:	e005      	b.n	8007c3c <XMC_CCU4_SLICE_SetInterruptNode+0x84>

    default:
      mask = ((uint32_t) CCU4_CC4_SRS_E2SR_Msk);
 8007c30:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8007c34:	613b      	str	r3, [r7, #16]
      pos  = CCU4_CC4_SRS_E2SR_Pos;
 8007c36:	230c      	movs	r3, #12
 8007c38:	617b      	str	r3, [r7, #20]
      break;
 8007c3a:	bf00      	nop
  }
  
  srs &= ~mask; 
 8007c3c:	693b      	ldr	r3, [r7, #16]
 8007c3e:	43db      	mvns	r3, r3
 8007c40:	68fa      	ldr	r2, [r7, #12]
 8007c42:	4013      	ands	r3, r2
 8007c44:	60fb      	str	r3, [r7, #12]
  srs |= (uint32_t)sr << pos;
 8007c46:	78ba      	ldrb	r2, [r7, #2]
 8007c48:	697b      	ldr	r3, [r7, #20]
 8007c4a:	fa02 f303 	lsl.w	r3, r2, r3
 8007c4e:	68fa      	ldr	r2, [r7, #12]
 8007c50:	4313      	orrs	r3, r2
 8007c52:	60fb      	str	r3, [r7, #12]
  slice->SRS = srs;
 8007c54:	687b      	ldr	r3, [r7, #4]
 8007c56:	68fa      	ldr	r2, [r7, #12]
 8007c58:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
}
 8007c5c:	bf00      	nop
 8007c5e:	371c      	adds	r7, #28
 8007c60:	46bd      	mov	sp, r7
 8007c62:	bc80      	pop	{r7}
 8007c64:	4770      	bx	lr
 8007c66:	bf00      	nop

08007c68 <XMC_SCU_CLOCK_GetCpuClockFrequency>:
 *
 * \par<b>Related APIs:</b><BR>
 * XMC_SCU_CLOCK_GetPeripheralClockFrequency(), XMC_SCU_CLOCK_GatePeripheralClock() \n\n\n
 */
__STATIC_INLINE uint32_t XMC_SCU_CLOCK_GetCpuClockFrequency(void)
{
 8007c68:	b480      	push	{r7}
 8007c6a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8007c6c:	4b02      	ldr	r3, [pc, #8]	; (8007c78 <XMC_SCU_CLOCK_GetCpuClockFrequency+0x10>)
 8007c6e:	681b      	ldr	r3, [r3, #0]
}
 8007c70:	4618      	mov	r0, r3
 8007c72:	46bd      	mov	sp, r7
 8007c74:	bc80      	pop	{r7}
 8007c76:	4770      	bx	lr
 8007c78:	20000030 	.word	0x20000030

08007c7c <XMC_SCU_RESET_DeassertPeripheralReset>:
  *(uint32_t *)(&(SCU_RESET->PRSET0) + (index * 3U)) |= (uint32_t)mask;
}

/* API to manually de-assert a reset request */
void XMC_SCU_RESET_DeassertPeripheralReset(const XMC_SCU_PERIPHERAL_RESET_t peripheral)
{
 8007c7c:	b480      	push	{r7}
 8007c7e:	b085      	sub	sp, #20
 8007c80:	af00      	add	r7, sp, #0
 8007c82:	6078      	str	r0, [r7, #4]
  uint32_t index = (uint32_t)((((uint32_t)peripheral) & 0xf0000000UL) >> 28UL);
 8007c84:	687b      	ldr	r3, [r7, #4]
 8007c86:	0f1b      	lsrs	r3, r3, #28
 8007c88:	60fb      	str	r3, [r7, #12]
  uint32_t mask = (((uint32_t)peripheral) & ((uint32_t)~0xf0000000UL));
 8007c8a:	687b      	ldr	r3, [r7, #4]
 8007c8c:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8007c90:	60bb      	str	r3, [r7, #8]

  *(uint32_t *)(&(SCU_RESET->PRCLR0) + (index * 3U)) |= (uint32_t)mask;
 8007c92:	68fa      	ldr	r2, [r7, #12]
 8007c94:	4613      	mov	r3, r2
 8007c96:	005b      	lsls	r3, r3, #1
 8007c98:	4413      	add	r3, r2
 8007c9a:	009b      	lsls	r3, r3, #2
 8007c9c:	4a09      	ldr	r2, [pc, #36]	; (8007cc4 <XMC_SCU_RESET_DeassertPeripheralReset+0x48>)
 8007c9e:	441a      	add	r2, r3
 8007ca0:	68f9      	ldr	r1, [r7, #12]
 8007ca2:	460b      	mov	r3, r1
 8007ca4:	005b      	lsls	r3, r3, #1
 8007ca6:	440b      	add	r3, r1
 8007ca8:	009b      	lsls	r3, r3, #2
 8007caa:	4619      	mov	r1, r3
 8007cac:	4b05      	ldr	r3, [pc, #20]	; (8007cc4 <XMC_SCU_RESET_DeassertPeripheralReset+0x48>)
 8007cae:	440b      	add	r3, r1
 8007cb0:	6819      	ldr	r1, [r3, #0]
 8007cb2:	68bb      	ldr	r3, [r7, #8]
 8007cb4:	430b      	orrs	r3, r1
 8007cb6:	6013      	str	r3, [r2, #0]
}
 8007cb8:	bf00      	nop
 8007cba:	3714      	adds	r7, #20
 8007cbc:	46bd      	mov	sp, r7
 8007cbe:	bc80      	pop	{r7}
 8007cc0:	4770      	bx	lr
 8007cc2:	bf00      	nop
 8007cc4:	50004414 	.word	0x50004414

08007cc8 <XMC_SCU_CLOCK_GetPeripheralClockFrequency>:

/*
 * API to retrieve clock frequency of peripherals on the peripheral bus using a shared functional clock
 */
uint32_t XMC_SCU_CLOCK_GetPeripheralClockFrequency(void)
{
 8007cc8:	b580      	push	{r7, lr}
 8007cca:	af00      	add	r7, sp, #0
  return (uint32_t)(XMC_SCU_CLOCK_GetCpuClockFrequency() >>
 8007ccc:	f7ff ffcc 	bl	8007c68 <XMC_SCU_CLOCK_GetCpuClockFrequency>
 8007cd0:	4602      	mov	r2, r0
         ((SCU_CLK->PBCLKCR & SCU_CLK_PBCLKCR_PBDIV_Msk) >> SCU_CLK_PBCLKCR_PBDIV_Pos));  
 8007cd2:	4b04      	ldr	r3, [pc, #16]	; (8007ce4 <XMC_SCU_CLOCK_GetPeripheralClockFrequency+0x1c>)
 8007cd4:	695b      	ldr	r3, [r3, #20]
 8007cd6:	f003 0301 	and.w	r3, r3, #1
/*
 * API to retrieve clock frequency of peripherals on the peripheral bus using a shared functional clock
 */
uint32_t XMC_SCU_CLOCK_GetPeripheralClockFrequency(void)
{
  return (uint32_t)(XMC_SCU_CLOCK_GetCpuClockFrequency() >>
 8007cda:	fa22 f303 	lsr.w	r3, r2, r3
         ((SCU_CLK->PBCLKCR & SCU_CLK_PBCLKCR_PBDIV_Msk) >> SCU_CLK_PBCLKCR_PBDIV_Pos));  
}
 8007cde:	4618      	mov	r0, r3
 8007ce0:	bd80      	pop	{r7, pc}
 8007ce2:	bf00      	nop
 8007ce4:	50004600 	.word	0x50004600

08007ce8 <XMC_SCU_CLOCK_EnableClock>:
}
#endif

/* API to enable a given module clock */
void XMC_SCU_CLOCK_EnableClock(const XMC_SCU_CLOCK_t clock)
{
 8007ce8:	b480      	push	{r7}
 8007cea:	b083      	sub	sp, #12
 8007cec:	af00      	add	r7, sp, #0
 8007cee:	4603      	mov	r3, r0
 8007cf0:	71fb      	strb	r3, [r7, #7]
  SCU_CLK->CLKSET = ((uint32_t)clock);
 8007cf2:	4a04      	ldr	r2, [pc, #16]	; (8007d04 <XMC_SCU_CLOCK_EnableClock+0x1c>)
 8007cf4:	79fb      	ldrb	r3, [r7, #7]
 8007cf6:	6053      	str	r3, [r2, #4]
}
 8007cf8:	bf00      	nop
 8007cfa:	370c      	adds	r7, #12
 8007cfc:	46bd      	mov	sp, r7
 8007cfe:	bc80      	pop	{r7}
 8007d00:	4770      	bx	lr
 8007d02:	bf00      	nop
 8007d04:	50004600 	.word	0x50004600

08007d08 <XMC_USIC_CH_GetTransmitBufferStatus>:
 *
 * \par<b>Related APIs:</b><BR>
 * XMC_USIC_CH_SetDataOutputMode() \n\n\n
 */
__STATIC_INLINE XMC_USIC_CH_TBUF_STATUS_t XMC_USIC_CH_GetTransmitBufferStatus(XMC_USIC_CH_t *const channel)
{
 8007d08:	b480      	push	{r7}
 8007d0a:	b083      	sub	sp, #12
 8007d0c:	af00      	add	r7, sp, #0
 8007d0e:	6078      	str	r0, [r7, #4]
  return (XMC_USIC_CH_TBUF_STATUS_t)(channel->TCSR & USIC_CH_TCSR_TDV_Msk);
 8007d10:	687b      	ldr	r3, [r7, #4]
 8007d12:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007d14:	b2db      	uxtb	r3, r3
 8007d16:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8007d1a:	b2db      	uxtb	r3, r3
}
 8007d1c:	4618      	mov	r0, r3
 8007d1e:	370c      	adds	r7, #12
 8007d20:	46bd      	mov	sp, r7
 8007d22:	bc80      	pop	{r7}
 8007d24:	4770      	bx	lr
 8007d26:	bf00      	nop

08007d28 <XMC_USIC_CH_GetReceiveBufferStatus>:
 * can be read from RBUF.
 * \par<b>Related APIs:</b><BR>
 * XMC_USIC_CH_GetTransmitBufferStatus() \n\n\n
 */
__STATIC_INLINE uint32_t XMC_USIC_CH_GetReceiveBufferStatus(XMC_USIC_CH_t *const channel)
{
 8007d28:	b480      	push	{r7}
 8007d2a:	b083      	sub	sp, #12
 8007d2c:	af00      	add	r7, sp, #0
 8007d2e:	6078      	str	r0, [r7, #4]
  return ((uint32_t) (channel->RBUFSR & (USIC_CH_RBUFSR_RDV0_Msk | USIC_CH_RBUFSR_RDV1_Msk)));
 8007d30:	687b      	ldr	r3, [r7, #4]
 8007d32:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007d34:	f403 43c0 	and.w	r3, r3, #24576	; 0x6000
}
 8007d38:	4618      	mov	r0, r3
 8007d3a:	370c      	adds	r7, #12
 8007d3c:	46bd      	mov	sp, r7
 8007d3e:	bc80      	pop	{r7}
 8007d40:	4770      	bx	lr
 8007d42:	bf00      	nop

08007d44 <XMC_SPI_CH_ClearStatusFlag>:
 *
 * \par<b>Related APIs:</b><BR>
 * XMC_SPI_CH_GetStatusFlag()
 */
__STATIC_INLINE void XMC_SPI_CH_ClearStatusFlag(XMC_USIC_CH_t *const channel, const uint32_t flag)
{
 8007d44:	b480      	push	{r7}
 8007d46:	b083      	sub	sp, #12
 8007d48:	af00      	add	r7, sp, #0
 8007d4a:	6078      	str	r0, [r7, #4]
 8007d4c:	6039      	str	r1, [r7, #0]
  channel->PSCR |= flag;
 8007d4e:	687b      	ldr	r3, [r7, #4]
 8007d50:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8007d52:	683b      	ldr	r3, [r7, #0]
 8007d54:	431a      	orrs	r2, r3
 8007d56:	687b      	ldr	r3, [r7, #4]
 8007d58:	64da      	str	r2, [r3, #76]	; 0x4c
}
 8007d5a:	bf00      	nop
 8007d5c:	370c      	adds	r7, #12
 8007d5e:	46bd      	mov	sp, r7
 8007d60:	bc80      	pop	{r7}
 8007d62:	4770      	bx	lr

08007d64 <XMC_SPI_CH_Init>:
 * API IMPLEMENTATION
 ********************************************************************************************************************/
 
/* Initializes the selected SPI channel with the config structure. */
void XMC_SPI_CH_Init(XMC_USIC_CH_t *const channel, const XMC_SPI_CH_CONFIG_t *const config)
{
 8007d64:	b580      	push	{r7, lr}
 8007d66:	b082      	sub	sp, #8
 8007d68:	af00      	add	r7, sp, #0
 8007d6a:	6078      	str	r0, [r7, #4]
 8007d6c:	6039      	str	r1, [r7, #0]
  XMC_USIC_CH_Enable(channel);
 8007d6e:	6878      	ldr	r0, [r7, #4]
 8007d70:	f7ff fcc2 	bl	80076f8 <XMC_USIC_CH_Enable>
  
  if(config->bus_mode == XMC_SPI_CH_BUS_MODE_MASTER)
 8007d74:	683b      	ldr	r3, [r7, #0]
 8007d76:	791b      	ldrb	r3, [r3, #4]
 8007d78:	2b00      	cmp	r3, #0
 8007d7a:	d106      	bne.n	8007d8a <XMC_SPI_CH_Init+0x26>
  {
    /* Configure baud rate */
    (void)XMC_USIC_CH_SetBaudrate(channel, config->baudrate, XMC_SPI_CH_OVERSAMPLING); 
 8007d7c:	683b      	ldr	r3, [r7, #0]
 8007d7e:	681b      	ldr	r3, [r3, #0]
 8007d80:	2202      	movs	r2, #2
 8007d82:	4619      	mov	r1, r3
 8007d84:	6878      	ldr	r0, [r7, #4]
 8007d86:	f7ff fd05 	bl	8007794 <XMC_USIC_CH_SetBaudrate>
  
  /* Configuration of USIC Shift Control */
  /* Transmission Mode (TRM) = 1  */
  /* Passive Data Level (PDL) = 1 */
  /* FHTW: SDIR-Bit (Bit 0 of SCTR) to 1 in order to send MSB first */
  channel->SCTR = USIC_CH_SCTR_PDL_Msk |
 8007d8a:	687b      	ldr	r3, [r7, #4]
 8007d8c:	4a0f      	ldr	r2, [pc, #60]	; (8007dcc <XMC_SPI_CH_Init+0x68>)
 8007d8e:	635a      	str	r2, [r3, #52]	; 0x34
				  (0x1UL << USIC_CH_SCTR_SDIR_Pos);

  /* Configuration of USIC Transmit Control/Status Register */
  /* TBUF Data Enable (TDEN) = 1 */
  /* TBUF Data Single Shot Mode (TDSSM) = 1 */
  channel->TCSR = (uint32_t)(USIC_CH_TCSR_HPCMD_Msk |
 8007d90:	687b      	ldr	r3, [r7, #4]
 8007d92:	f44f 62a2 	mov.w	r2, #1296	; 0x510
 8007d96:	639a      	str	r2, [r3, #56]	; 0x38
                  (0x01UL  << USIC_CH_TCSR_TDEN_Pos) |
                  USIC_CH_TCSR_TDSSM_Msk);

  if(config->bus_mode == XMC_SPI_CH_BUS_MODE_MASTER)
 8007d98:	683b      	ldr	r3, [r7, #0]
 8007d9a:	791b      	ldrb	r3, [r3, #4]
 8007d9c:	2b00      	cmp	r3, #0
 8007d9e:	d107      	bne.n	8007db0 <XMC_SPI_CH_Init+0x4c>
  {
    /* Configuration of Protocol Control Register */
    channel->PCR_SSCMode = (uint32_t)(USIC_CH_PCR_SSCMode_MSLSEN_Msk |
                           USIC_CH_PCR_SSCMode_SELCTR_Msk |
                           (uint32_t)config->selo_inversion |
 8007da0:	683b      	ldr	r3, [r7, #0]
 8007da2:	795b      	ldrb	r3, [r3, #5]
                  USIC_CH_TCSR_TDSSM_Msk);

  if(config->bus_mode == XMC_SPI_CH_BUS_MODE_MASTER)
  {
    /* Configuration of Protocol Control Register */
    channel->PCR_SSCMode = (uint32_t)(USIC_CH_PCR_SSCMode_MSLSEN_Msk |
 8007da4:	f043 030b 	orr.w	r3, r3, #11
 8007da8:	b2db      	uxtb	r3, r3
 8007daa:	461a      	mov	r2, r3
 8007dac:	687b      	ldr	r3, [r7, #4]
 8007dae:	63da      	str	r2, [r3, #60]	; 0x3c
                           (uint32_t)config->selo_inversion |
                           USIC_CH_PCR_SSCMode_FEM_Msk);
  }

  /* Clear protocol status */
  channel->PSCR = 0xFFFFFFFFUL;
 8007db0:	687b      	ldr	r3, [r7, #4]
 8007db2:	f04f 32ff 	mov.w	r2, #4294967295
 8007db6:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set parity settings */
  channel->CCR = (uint32_t)config->parity_mode;
 8007db8:	683b      	ldr	r3, [r7, #0]
 8007dba:	88db      	ldrh	r3, [r3, #6]
 8007dbc:	461a      	mov	r2, r3
 8007dbe:	687b      	ldr	r3, [r7, #4]
 8007dc0:	641a      	str	r2, [r3, #64]	; 0x40
}
 8007dc2:	bf00      	nop
 8007dc4:	3708      	adds	r7, #8
 8007dc6:	46bd      	mov	sp, r7
 8007dc8:	bd80      	pop	{r7, pc}
 8007dca:	bf00      	nop
 8007dcc:	073f0103 	.word	0x073f0103

08007dd0 <XMC_SPI_CH_Transmit>:
  channel->PCR_SSCMode &= (uint32_t)~USIC_CH_PCR_SSCMode_SELO_Msk;
}

/* Puts the data into FIFO if FIFO mode is enabled or else into standard buffers, by setting the proper mode. */
void XMC_SPI_CH_Transmit(XMC_USIC_CH_t *const channel, const uint16_t data, const XMC_SPI_CH_MODE_t mode)
{
 8007dd0:	b580      	push	{r7, lr}
 8007dd2:	b082      	sub	sp, #8
 8007dd4:	af00      	add	r7, sp, #0
 8007dd6:	6078      	str	r0, [r7, #4]
 8007dd8:	460b      	mov	r3, r1
 8007dda:	807b      	strh	r3, [r7, #2]
 8007ddc:	4613      	mov	r3, r2
 8007dde:	707b      	strb	r3, [r7, #1]

  channel->CCR = (channel->CCR & (uint32_t)(~USIC_CH_CCR_HPCEN_Msk)) |
 8007de0:	687b      	ldr	r3, [r7, #4]
 8007de2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007de4:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
                 (((uint32_t) mode << USIC_CH_CCR_HPCEN_Pos) & (uint32_t)USIC_CH_CCR_HPCEN_Msk);
 8007de8:	787b      	ldrb	r3, [r7, #1]
 8007dea:	019b      	lsls	r3, r3, #6
 8007dec:	b2db      	uxtb	r3, r3

/* Puts the data into FIFO if FIFO mode is enabled or else into standard buffers, by setting the proper mode. */
void XMC_SPI_CH_Transmit(XMC_USIC_CH_t *const channel, const uint16_t data, const XMC_SPI_CH_MODE_t mode)
{

  channel->CCR = (channel->CCR & (uint32_t)(~USIC_CH_CCR_HPCEN_Msk)) |
 8007dee:	431a      	orrs	r2, r3
 8007df0:	687b      	ldr	r3, [r7, #4]
 8007df2:	641a      	str	r2, [r3, #64]	; 0x40
                 (((uint32_t) mode << USIC_CH_CCR_HPCEN_Pos) & (uint32_t)USIC_CH_CCR_HPCEN_Msk);


  /* Check FIFO size */
  if ((channel->TBCTR & USIC_CH_TBCTR_SIZE_Msk) == 0U)
 8007df4:	687b      	ldr	r3, [r7, #4]
 8007df6:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8007dfa:	f003 63e0 	and.w	r3, r3, #117440512	; 0x7000000
 8007dfe:	2b00      	cmp	r3, #0
 8007e00:	d112      	bne.n	8007e28 <XMC_SPI_CH_Transmit+0x58>
  {
    while((uint32_t)XMC_USIC_CH_GetTransmitBufferStatus(channel) == (uint32_t)XMC_USIC_CH_TBUF_STATUS_BUSY)
 8007e02:	bf00      	nop
 8007e04:	6878      	ldr	r0, [r7, #4]
 8007e06:	f7ff ff7f 	bl	8007d08 <XMC_USIC_CH_GetTransmitBufferStatus>
 8007e0a:	4603      	mov	r3, r0
 8007e0c:	2b80      	cmp	r3, #128	; 0x80
 8007e0e:	d0f9      	beq.n	8007e04 <XMC_SPI_CH_Transmit+0x34>
    {
    }
  
    XMC_SPI_CH_ClearStatusFlag(channel, (uint32_t)XMC_SPI_CH_STATUS_FLAG_TRANSMIT_BUFFER_INDICATION);
 8007e10:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8007e14:	6878      	ldr	r0, [r7, #4]
 8007e16:	f7ff ff95 	bl	8007d44 <XMC_SPI_CH_ClearStatusFlag>
  
    channel->TBUF[mode] = data;
 8007e1a:	787a      	ldrb	r2, [r7, #1]
 8007e1c:	8879      	ldrh	r1, [r7, #2]
 8007e1e:	687b      	ldr	r3, [r7, #4]
 8007e20:	3220      	adds	r2, #32
 8007e22:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  }
  else
  {
    channel->IN[mode] = data;
  }
}
 8007e26:	e005      	b.n	8007e34 <XMC_SPI_CH_Transmit+0x64>
  
    channel->TBUF[mode] = data;
  }
  else
  {
    channel->IN[mode] = data;
 8007e28:	787a      	ldrb	r2, [r7, #1]
 8007e2a:	8879      	ldrh	r1, [r7, #2]
 8007e2c:	687b      	ldr	r3, [r7, #4]
 8007e2e:	3260      	adds	r2, #96	; 0x60
 8007e30:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  }
}
 8007e34:	bf00      	nop
 8007e36:	3708      	adds	r7, #8
 8007e38:	46bd      	mov	sp, r7
 8007e3a:	bd80      	pop	{r7, pc}

08007e3c <XMC_SPI_CH_GetReceivedData>:

/* Reads the data from the buffers based on the FIFO mode selection. */
uint16_t XMC_SPI_CH_GetReceivedData(XMC_USIC_CH_t *const channel)
{
 8007e3c:	b580      	push	{r7, lr}
 8007e3e:	b084      	sub	sp, #16
 8007e40:	af00      	add	r7, sp, #0
 8007e42:	6078      	str	r0, [r7, #4]
  uint16_t retval;

  /* Check FIFO size */
  if ((channel->RBCTR & USIC_CH_RBCTR_SIZE_Msk) == 0U)
 8007e44:	687b      	ldr	r3, [r7, #4]
 8007e46:	f8d3 310c 	ldr.w	r3, [r3, #268]	; 0x10c
 8007e4a:	f003 63e0 	and.w	r3, r3, #117440512	; 0x7000000
 8007e4e:	2b00      	cmp	r3, #0
 8007e50:	d112      	bne.n	8007e78 <XMC_SPI_CH_GetReceivedData+0x3c>
  {
	/*FHTW: check ReceiveBuffer Status added */
	while(((uint32_t)XMC_USIC_CH_GetReceiveBufferStatus(channel) != (uint32_t)XMC_USIC_CH_RBUF_STATUS_DATA_VALID1)&&((uint32_t)XMC_USIC_CH_GetReceiveBufferStatus(channel) != (uint32_t)XMC_USIC_CH_RBUF_STATUS_DATA_VALID0))
 8007e52:	bf00      	nop
 8007e54:	6878      	ldr	r0, [r7, #4]
 8007e56:	f7ff ff67 	bl	8007d28 <XMC_USIC_CH_GetReceiveBufferStatus>
 8007e5a:	4603      	mov	r3, r0
 8007e5c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8007e60:	d006      	beq.n	8007e70 <XMC_SPI_CH_GetReceivedData+0x34>
 8007e62:	6878      	ldr	r0, [r7, #4]
 8007e64:	f7ff ff60 	bl	8007d28 <XMC_USIC_CH_GetReceiveBufferStatus>
 8007e68:	4603      	mov	r3, r0
 8007e6a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007e6e:	d1f1      	bne.n	8007e54 <XMC_SPI_CH_GetReceivedData+0x18>
	{
	}
    retval = (uint16_t)channel->RBUF;
 8007e70:	687b      	ldr	r3, [r7, #4]
 8007e72:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007e74:	81fb      	strh	r3, [r7, #14]
 8007e76:	e003      	b.n	8007e80 <XMC_SPI_CH_GetReceivedData+0x44>
  }
  else
  {
    retval = (uint16_t)channel->OUTR;
 8007e78:	687b      	ldr	r3, [r7, #4]
 8007e7a:	f8d3 311c 	ldr.w	r3, [r3, #284]	; 0x11c
 8007e7e:	81fb      	strh	r3, [r7, #14]
  }

  return retval;
 8007e80:	89fb      	ldrh	r3, [r7, #14]
}
 8007e82:	4618      	mov	r0, r3
 8007e84:	3710      	adds	r7, #16
 8007e86:	46bd      	mov	sp, r7
 8007e88:	bd80      	pop	{r7, pc}
 8007e8a:	bf00      	nop

08007e8c <XMC_SPI_CH_EnableEvent>:

  return status;
}

void XMC_SPI_CH_EnableEvent(XMC_USIC_CH_t *const channel, const uint32_t event)
{
 8007e8c:	b480      	push	{r7}
 8007e8e:	b083      	sub	sp, #12
 8007e90:	af00      	add	r7, sp, #0
 8007e92:	6078      	str	r0, [r7, #4]
 8007e94:	6039      	str	r1, [r7, #0]
  channel->CCR |= (event&0x1fc00U);
 8007e96:	687b      	ldr	r3, [r7, #4]
 8007e98:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8007e9a:	683b      	ldr	r3, [r7, #0]
 8007e9c:	f403 33fe 	and.w	r3, r3, #130048	; 0x1fc00
 8007ea0:	431a      	orrs	r2, r3
 8007ea2:	687b      	ldr	r3, [r7, #4]
 8007ea4:	641a      	str	r2, [r3, #64]	; 0x40
  channel->PCR_SSCMode |= ((event << 13U) & 0xe000U);
 8007ea6:	687b      	ldr	r3, [r7, #4]
 8007ea8:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8007eaa:	683b      	ldr	r3, [r7, #0]
 8007eac:	035b      	lsls	r3, r3, #13
 8007eae:	b29b      	uxth	r3, r3
 8007eb0:	431a      	orrs	r2, r3
 8007eb2:	687b      	ldr	r3, [r7, #4]
 8007eb4:	63da      	str	r2, [r3, #60]	; 0x3c
}
 8007eb6:	bf00      	nop
 8007eb8:	370c      	adds	r7, #12
 8007eba:	46bd      	mov	sp, r7
 8007ebc:	bc80      	pop	{r7}
 8007ebe:	4770      	bx	lr

08007ec0 <XMC_USIC_CH_GetTransmitBufferStatus>:
 *
 * \par<b>Related APIs:</b><BR>
 * XMC_USIC_CH_SetDataOutputMode() \n\n\n
 */
__STATIC_INLINE XMC_USIC_CH_TBUF_STATUS_t XMC_USIC_CH_GetTransmitBufferStatus(XMC_USIC_CH_t *const channel)
{
 8007ec0:	b480      	push	{r7}
 8007ec2:	b083      	sub	sp, #12
 8007ec4:	af00      	add	r7, sp, #0
 8007ec6:	6078      	str	r0, [r7, #4]
  return (XMC_USIC_CH_TBUF_STATUS_t)(channel->TCSR & USIC_CH_TCSR_TDV_Msk);
 8007ec8:	687b      	ldr	r3, [r7, #4]
 8007eca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007ecc:	b2db      	uxtb	r3, r3
 8007ece:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8007ed2:	b2db      	uxtb	r3, r3
}
 8007ed4:	4618      	mov	r0, r3
 8007ed6:	370c      	adds	r7, #12
 8007ed8:	46bd      	mov	sp, r7
 8007eda:	bc80      	pop	{r7}
 8007edc:	4770      	bx	lr
 8007ede:	bf00      	nop

08007ee0 <XMC_UART_CH_ClearStatusFlag>:
 *
 * \par<b>Related APIs:</b><BR>
 * XMC_UART_CH_DisableEvent(),  XMC_UART_CH_GetStatusFlag()\n\n\n
 */
__STATIC_INLINE void XMC_UART_CH_ClearStatusFlag(XMC_USIC_CH_t *const channel, const uint32_t flag)
{
 8007ee0:	b480      	push	{r7}
 8007ee2:	b083      	sub	sp, #12
 8007ee4:	af00      	add	r7, sp, #0
 8007ee6:	6078      	str	r0, [r7, #4]
 8007ee8:	6039      	str	r1, [r7, #0]
  channel->PSCR = flag;
 8007eea:	687b      	ldr	r3, [r7, #4]
 8007eec:	683a      	ldr	r2, [r7, #0]
 8007eee:	64da      	str	r2, [r3, #76]	; 0x4c
}
 8007ef0:	bf00      	nop
 8007ef2:	370c      	adds	r7, #12
 8007ef4:	46bd      	mov	sp, r7
 8007ef6:	bc80      	pop	{r7}
 8007ef8:	4770      	bx	lr
 8007efa:	bf00      	nop

08007efc <XMC_UART_CH_Init>:
/*********************************************************************************************************************
 * API IMPLEMENTATION
 *********************************************************************************************************************/

void XMC_UART_CH_Init(XMC_USIC_CH_t *channel, const XMC_UART_CH_CONFIG_t *const config)
{
 8007efc:	b580      	push	{r7, lr}
 8007efe:	b084      	sub	sp, #16
 8007f00:	af00      	add	r7, sp, #0
 8007f02:	6078      	str	r0, [r7, #4]
 8007f04:	6039      	str	r1, [r7, #0]
  uint32_t oversampling = XMC_UART_CH_OVERSAMPLING;
 8007f06:	2310      	movs	r3, #16
 8007f08:	60fb      	str	r3, [r7, #12]

  /* USIC channel switched on*/
  XMC_USIC_CH_Enable(channel);
 8007f0a:	6878      	ldr	r0, [r7, #4]
 8007f0c:	f7ff fbf4 	bl	80076f8 <XMC_USIC_CH_Enable>
  
  if(config->oversampling != 0U)
 8007f10:	683b      	ldr	r3, [r7, #0]
 8007f12:	79db      	ldrb	r3, [r3, #7]
 8007f14:	2b00      	cmp	r3, #0
 8007f16:	d002      	beq.n	8007f1e <XMC_UART_CH_Init+0x22>
  {
    oversampling = (uint32_t)config->oversampling;
 8007f18:	683b      	ldr	r3, [r7, #0]
 8007f1a:	79db      	ldrb	r3, [r3, #7]
 8007f1c:	60fb      	str	r3, [r7, #12]
  }
  
  /* Configure baud rate */
  (void)XMC_USIC_CH_SetBaudrate(channel, config->baudrate, oversampling);
 8007f1e:	683b      	ldr	r3, [r7, #0]
 8007f20:	681b      	ldr	r3, [r3, #0]
 8007f22:	68fa      	ldr	r2, [r7, #12]
 8007f24:	4619      	mov	r1, r3
 8007f26:	6878      	ldr	r0, [r7, #4]
 8007f28:	f7ff fc34 	bl	8007794 <XMC_USIC_CH_SetBaudrate>
   * Configure the number of stop bits
   * Pulse length is set to 0 to have standard UART signaling, 
   * i.e. the 0 level is signaled during the complete bit time
   * Sampling point set equal to the half of the oversampling period
   * Enable Sample Majority Decision */
  channel->PCR_ASCMode = (uint32_t)(((config->stop_bits - 1UL) << USIC_CH_PCR_ASCMode_STPB_Pos) |
 8007f2c:	683b      	ldr	r3, [r7, #0]
 8007f2e:	799b      	ldrb	r3, [r3, #6]
 8007f30:	3b01      	subs	r3, #1
 8007f32:	005a      	lsls	r2, r3, #1
			             (((oversampling >> 1UL) + 1UL) << USIC_CH_PCR_ASCMode_SP_Pos) |
 8007f34:	68fb      	ldr	r3, [r7, #12]
 8007f36:	085b      	lsrs	r3, r3, #1
 8007f38:	3301      	adds	r3, #1
 8007f3a:	021b      	lsls	r3, r3, #8
   * Configure the number of stop bits
   * Pulse length is set to 0 to have standard UART signaling, 
   * i.e. the 0 level is signaled during the complete bit time
   * Sampling point set equal to the half of the oversampling period
   * Enable Sample Majority Decision */
  channel->PCR_ASCMode = (uint32_t)(((config->stop_bits - 1UL) << USIC_CH_PCR_ASCMode_STPB_Pos) |
 8007f3c:	4313      	orrs	r3, r2
 8007f3e:	f043 0201 	orr.w	r2, r3, #1
 8007f42:	687b      	ldr	r3, [r7, #4]
 8007f44:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Set passive data level, high
     Set word length. Data bits - 1
     If frame length is > 0, frame_lemgth-1; else, FLE = WLE (Data bits - 1)
     Transmission Mode: The shift control signal is considered active if it
     is at 1-level. This is the setting to be programmed to allow data transfers */
  channel->SCTR = (uint32_t)((((uint32_t)config->data_bits - 1UL) << USIC_CH_SCTR_WLE_Pos) |
 8007f46:	683b      	ldr	r3, [r7, #0]
 8007f48:	791b      	ldrb	r3, [r3, #4]
 8007f4a:	3b01      	subs	r3, #1
 8007f4c:	061b      	lsls	r3, r3, #24
 8007f4e:	f443 7281 	orr.w	r2, r3, #258	; 0x102
 8007f52:	687b      	ldr	r3, [r7, #4]
 8007f54:	635a      	str	r2, [r3, #52]	; 0x34
		              ((0x1UL << USIC_CH_SCTR_TRM_Pos) | USIC_CH_SCTR_PDL_Msk));

  if (config->frame_length != 0U)
 8007f56:	683b      	ldr	r3, [r7, #0]
 8007f58:	795b      	ldrb	r3, [r3, #5]
 8007f5a:	2b00      	cmp	r3, #0
 8007f5c:	d009      	beq.n	8007f72 <XMC_UART_CH_Init+0x76>
  {
    channel->SCTR |= (uint32_t)(((uint32_t)config->frame_length - 1UL) << USIC_CH_SCTR_FLE_Pos);
 8007f5e:	687b      	ldr	r3, [r7, #4]
 8007f60:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007f62:	683b      	ldr	r3, [r7, #0]
 8007f64:	795b      	ldrb	r3, [r3, #5]
 8007f66:	3b01      	subs	r3, #1
 8007f68:	041b      	lsls	r3, r3, #16
 8007f6a:	431a      	orrs	r2, r3
 8007f6c:	687b      	ldr	r3, [r7, #4]
 8007f6e:	635a      	str	r2, [r3, #52]	; 0x34
 8007f70:	e008      	b.n	8007f84 <XMC_UART_CH_Init+0x88>
  }
  else
  {
    channel->SCTR |= (uint32_t)(((uint32_t)config->data_bits - 1UL) << USIC_CH_SCTR_FLE_Pos);
 8007f72:	687b      	ldr	r3, [r7, #4]
 8007f74:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007f76:	683b      	ldr	r3, [r7, #0]
 8007f78:	791b      	ldrb	r3, [r3, #4]
 8007f7a:	3b01      	subs	r3, #1
 8007f7c:	041b      	lsls	r3, r3, #16
 8007f7e:	431a      	orrs	r2, r3
 8007f80:	687b      	ldr	r3, [r7, #4]
 8007f82:	635a      	str	r2, [r3, #52]	; 0x34
  }

  /* Enable transfer buffer */
  channel->TCSR = (0x1UL << USIC_CH_TCSR_TDEN_Pos) |
 8007f84:	687b      	ldr	r3, [r7, #4]
 8007f86:	f44f 62a0 	mov.w	r2, #1280	; 0x500
 8007f8a:	639a      	str	r2, [r3, #56]	; 0x38
                  USIC_CH_TCSR_TDSSM_Msk;

  /* Clear protocol status */
  channel->PSCR = 0xFFFFFFFFUL;
 8007f8c:	687b      	ldr	r3, [r7, #4]
 8007f8e:	f04f 32ff 	mov.w	r2, #4294967295
 8007f92:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set parity settings */
  channel->CCR = (uint32_t)config->parity_mode;
 8007f94:	683b      	ldr	r3, [r7, #0]
 8007f96:	891b      	ldrh	r3, [r3, #8]
 8007f98:	461a      	mov	r2, r3
 8007f9a:	687b      	ldr	r3, [r7, #4]
 8007f9c:	641a      	str	r2, [r3, #64]	; 0x40
}
 8007f9e:	bf00      	nop
 8007fa0:	3710      	adds	r7, #16
 8007fa2:	46bd      	mov	sp, r7
 8007fa4:	bd80      	pop	{r7, pc}
 8007fa6:	bf00      	nop

08007fa8 <XMC_UART_CH_Transmit>:
  } 
  return status;
}

void XMC_UART_CH_Transmit(XMC_USIC_CH_t *const channel, const uint16_t data)
{
 8007fa8:	b580      	push	{r7, lr}
 8007faa:	b082      	sub	sp, #8
 8007fac:	af00      	add	r7, sp, #0
 8007fae:	6078      	str	r0, [r7, #4]
 8007fb0:	460b      	mov	r3, r1
 8007fb2:	807b      	strh	r3, [r7, #2]
  /* Check FIFO size */
  if ((channel->TBCTR & USIC_CH_TBCTR_SIZE_Msk) == 0UL)
 8007fb4:	687b      	ldr	r3, [r7, #4]
 8007fb6:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8007fba:	f003 63e0 	and.w	r3, r3, #117440512	; 0x7000000
 8007fbe:	2b00      	cmp	r3, #0
 8007fc0:	d110      	bne.n	8007fe4 <XMC_UART_CH_Transmit+0x3c>
  {
    /* Wait till the Transmit Buffer is free for transmission */
    while(XMC_USIC_CH_GetTransmitBufferStatus(channel) == XMC_USIC_CH_TBUF_STATUS_BUSY)
 8007fc2:	bf00      	nop
 8007fc4:	6878      	ldr	r0, [r7, #4]
 8007fc6:	f7ff ff7b 	bl	8007ec0 <XMC_USIC_CH_GetTransmitBufferStatus>
 8007fca:	4603      	mov	r3, r0
 8007fcc:	2b80      	cmp	r3, #128	; 0x80
 8007fce:	d0f9      	beq.n	8007fc4 <XMC_UART_CH_Transmit+0x1c>
    {
    }
  
    /* Clear the Transmit Buffer indication flag */
    XMC_UART_CH_ClearStatusFlag(channel, (uint32_t)XMC_UART_CH_STATUS_FLAG_TRANSMIT_BUFFER_INDICATION);
 8007fd0:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8007fd4:	6878      	ldr	r0, [r7, #4]
 8007fd6:	f7ff ff83 	bl	8007ee0 <XMC_UART_CH_ClearStatusFlag>
  
    /*Transmit data */
    channel->TBUF[0U] = data;
 8007fda:	887a      	ldrh	r2, [r7, #2]
 8007fdc:	687b      	ldr	r3, [r7, #4]
 8007fde:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  }
  else
  {
    channel->IN[0U] = data;
  }
}
 8007fe2:	e003      	b.n	8007fec <XMC_UART_CH_Transmit+0x44>
    /*Transmit data */
    channel->TBUF[0U] = data;
  }
  else
  {
    channel->IN[0U] = data;
 8007fe4:	887a      	ldrh	r2, [r7, #2]
 8007fe6:	687b      	ldr	r3, [r7, #4]
 8007fe8:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
  }
}
 8007fec:	bf00      	nop
 8007fee:	3708      	adds	r7, #8
 8007ff0:	46bd      	mov	sp, r7
 8007ff2:	bd80      	pop	{r7, pc}

08007ff4 <XMC_UART_CH_GetReceivedData>:

uint16_t XMC_UART_CH_GetReceivedData(XMC_USIC_CH_t *const channel)
{
 8007ff4:	b480      	push	{r7}
 8007ff6:	b085      	sub	sp, #20
 8007ff8:	af00      	add	r7, sp, #0
 8007ffa:	6078      	str	r0, [r7, #4]
  uint16_t retval;

  /* Check FIFO size */
  if ((channel->RBCTR & USIC_CH_RBCTR_SIZE_Msk) == 0U)
 8007ffc:	687b      	ldr	r3, [r7, #4]
 8007ffe:	f8d3 310c 	ldr.w	r3, [r3, #268]	; 0x10c
 8008002:	f003 63e0 	and.w	r3, r3, #117440512	; 0x7000000
 8008006:	2b00      	cmp	r3, #0
 8008008:	d103      	bne.n	8008012 <XMC_UART_CH_GetReceivedData+0x1e>
  {
    retval = (uint16_t)channel->RBUF;
 800800a:	687b      	ldr	r3, [r7, #4]
 800800c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800800e:	81fb      	strh	r3, [r7, #14]
 8008010:	e003      	b.n	800801a <XMC_UART_CH_GetReceivedData+0x26>
  }
  else
  {
    retval = (uint16_t)channel->OUTR;
 8008012:	687b      	ldr	r3, [r7, #4]
 8008014:	f8d3 311c 	ldr.w	r3, [r3, #284]	; 0x11c
 8008018:	81fb      	strh	r3, [r7, #14]
  }

  return retval;
 800801a:	89fb      	ldrh	r3, [r7, #14]
}
 800801c:	4618      	mov	r0, r3
 800801e:	3714      	adds	r7, #20
 8008020:	46bd      	mov	sp, r7
 8008022:	bc80      	pop	{r7}
 8008024:	4770      	bx	lr
 8008026:	bf00      	nop

08008028 <XMC_UART_CH_EnableEvent>:
  }
  return status;
}

void XMC_UART_CH_EnableEvent(XMC_USIC_CH_t *const channel, const uint32_t event)
{
 8008028:	b480      	push	{r7}
 800802a:	b083      	sub	sp, #12
 800802c:	af00      	add	r7, sp, #0
 800802e:	6078      	str	r0, [r7, #4]
 8008030:	6039      	str	r1, [r7, #0]
  channel->CCR |= (event&0x1fc00U);
 8008032:	687b      	ldr	r3, [r7, #4]
 8008034:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8008036:	683b      	ldr	r3, [r7, #0]
 8008038:	f403 33fe 	and.w	r3, r3, #130048	; 0x1fc00
 800803c:	431a      	orrs	r2, r3
 800803e:	687b      	ldr	r3, [r7, #4]
 8008040:	641a      	str	r2, [r3, #64]	; 0x40
  channel->PCR_ASCMode |= (event&0xf8U);
 8008042:	687b      	ldr	r3, [r7, #4]
 8008044:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8008046:	683b      	ldr	r3, [r7, #0]
 8008048:	f003 03f8 	and.w	r3, r3, #248	; 0xf8
 800804c:	431a      	orrs	r2, r3
 800804e:	687b      	ldr	r3, [r7, #4]
 8008050:	63da      	str	r2, [r3, #60]	; 0x3c
}
 8008052:	bf00      	nop
 8008054:	370c      	adds	r7, #12
 8008056:	46bd      	mov	sp, r7
 8008058:	bc80      	pop	{r7}
 800805a:	4770      	bx	lr

0800805c <XMC_GPIO_SetMode>:
/*******************************************************************************
 * API IMPLEMENTATION
 *******************************************************************************/

void XMC_GPIO_SetMode(XMC_GPIO_PORT_t *const port, const uint8_t pin, const XMC_GPIO_MODE_t mode)
{
 800805c:	b480      	push	{r7}
 800805e:	b083      	sub	sp, #12
 8008060:	af00      	add	r7, sp, #0
 8008062:	6078      	str	r0, [r7, #4]
 8008064:	460b      	mov	r3, r1
 8008066:	70fb      	strb	r3, [r7, #3]
 8008068:	4613      	mov	r3, r2
 800806a:	70bb      	strb	r3, [r7, #2]
  XMC_ASSERT("XMC_GPIO_SetMode: Invalid port", XMC_GPIO_CHECK_PORT(port));
  XMC_ASSERT("XMC_GPIO_SetMode: Invalid mode", XMC_GPIO_IsModeValid(mode));

  port->IOCR[(uint32_t)pin >> 2U] &= ~(uint32_t)((uint32_t)PORT_IOCR_PC_Msk << ((uint32_t)PORT_IOCR_PC_Size * ((uint32_t)pin & 0x3U)));
 800806c:	78fb      	ldrb	r3, [r7, #3]
 800806e:	089b      	lsrs	r3, r3, #2
 8008070:	b2db      	uxtb	r3, r3
 8008072:	4618      	mov	r0, r3
 8008074:	78fb      	ldrb	r3, [r7, #3]
 8008076:	089b      	lsrs	r3, r3, #2
 8008078:	b2db      	uxtb	r3, r3
 800807a:	461a      	mov	r2, r3
 800807c:	687b      	ldr	r3, [r7, #4]
 800807e:	3204      	adds	r2, #4
 8008080:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8008084:	78fb      	ldrb	r3, [r7, #3]
 8008086:	f003 0303 	and.w	r3, r3, #3
 800808a:	00db      	lsls	r3, r3, #3
 800808c:	21f8      	movs	r1, #248	; 0xf8
 800808e:	fa01 f303 	lsl.w	r3, r1, r3
 8008092:	43db      	mvns	r3, r3
 8008094:	ea02 0103 	and.w	r1, r2, r3
 8008098:	687b      	ldr	r3, [r7, #4]
 800809a:	1d02      	adds	r2, r0, #4
 800809c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  port->IOCR[(uint32_t)pin >> 2U] |= (uint32_t)mode << ((uint32_t)PORT_IOCR_PC_Size * ((uint32_t)pin & 0x3U));
 80080a0:	78fb      	ldrb	r3, [r7, #3]
 80080a2:	089b      	lsrs	r3, r3, #2
 80080a4:	b2db      	uxtb	r3, r3
 80080a6:	4618      	mov	r0, r3
 80080a8:	78fb      	ldrb	r3, [r7, #3]
 80080aa:	089b      	lsrs	r3, r3, #2
 80080ac:	b2db      	uxtb	r3, r3
 80080ae:	461a      	mov	r2, r3
 80080b0:	687b      	ldr	r3, [r7, #4]
 80080b2:	3204      	adds	r2, #4
 80080b4:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80080b8:	78b9      	ldrb	r1, [r7, #2]
 80080ba:	78fb      	ldrb	r3, [r7, #3]
 80080bc:	f003 0303 	and.w	r3, r3, #3
 80080c0:	00db      	lsls	r3, r3, #3
 80080c2:	fa01 f303 	lsl.w	r3, r1, r3
 80080c6:	ea42 0103 	orr.w	r1, r2, r3
 80080ca:	687b      	ldr	r3, [r7, #4]
 80080cc:	1d02      	adds	r2, r0, #4
 80080ce:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
 80080d2:	bf00      	nop
 80080d4:	370c      	adds	r7, #12
 80080d6:	46bd      	mov	sp, r7
 80080d8:	bc80      	pop	{r7}
 80080da:	4770      	bx	lr

080080dc <XMC_GPIO_Init>:
/*******************************************************************************
 * API IMPLEMENTATION
 *******************************************************************************/

void XMC_GPIO_Init(XMC_GPIO_PORT_t *const port, const uint8_t pin, const XMC_GPIO_CONFIG_t *const config)
{
 80080dc:	b480      	push	{r7}
 80080de:	b085      	sub	sp, #20
 80080e0:	af00      	add	r7, sp, #0
 80080e2:	60f8      	str	r0, [r7, #12]
 80080e4:	460b      	mov	r3, r1
 80080e6:	607a      	str	r2, [r7, #4]
 80080e8:	72fb      	strb	r3, [r7, #11]
  XMC_ASSERT("XMC_GPIO_Init: Invalid port", XMC_GPIO_CHECK_PORT(port));
  XMC_ASSERT("XMC_GPIO_Init: Invalid mode", XMC_GPIO_IsModeValid(config->mode));
 
  /* Switch to input */
  port->IOCR[pin >> 2U] &= (uint32_t)~(PORT_IOCR_PC_Msk << (PORT_IOCR_PC_Size * (pin & 0x3U)));
 80080ea:	7afb      	ldrb	r3, [r7, #11]
 80080ec:	089b      	lsrs	r3, r3, #2
 80080ee:	b2db      	uxtb	r3, r3
 80080f0:	4618      	mov	r0, r3
 80080f2:	7afb      	ldrb	r3, [r7, #11]
 80080f4:	089b      	lsrs	r3, r3, #2
 80080f6:	b2db      	uxtb	r3, r3
 80080f8:	461a      	mov	r2, r3
 80080fa:	68fb      	ldr	r3, [r7, #12]
 80080fc:	3204      	adds	r2, #4
 80080fe:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8008102:	7afb      	ldrb	r3, [r7, #11]
 8008104:	f003 0303 	and.w	r3, r3, #3
 8008108:	00db      	lsls	r3, r3, #3
 800810a:	21f8      	movs	r1, #248	; 0xf8
 800810c:	fa01 f303 	lsl.w	r3, r1, r3
 8008110:	43db      	mvns	r3, r3
 8008112:	ea02 0103 	and.w	r1, r2, r3
 8008116:	68fb      	ldr	r3, [r7, #12]
 8008118:	1d02      	adds	r2, r0, #4
 800811a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* HW port control is disabled */
  port->HWSEL &= ~(uint32_t)((uint32_t)PORT_HWSEL_Msk << ((uint32_t)pin << 1U));
 800811e:	68fb      	ldr	r3, [r7, #12]
 8008120:	6f5a      	ldr	r2, [r3, #116]	; 0x74
 8008122:	7afb      	ldrb	r3, [r7, #11]
 8008124:	005b      	lsls	r3, r3, #1
 8008126:	2103      	movs	r1, #3
 8008128:	fa01 f303 	lsl.w	r3, r1, r3
 800812c:	43db      	mvns	r3, r3
 800812e:	401a      	ands	r2, r3
 8008130:	68fb      	ldr	r3, [r7, #12]
 8008132:	675a      	str	r2, [r3, #116]	; 0x74


  /* Enable digital input */
  if (XMC_GPIO_CHECK_ANALOG_PORT(port))
 8008134:	68fb      	ldr	r3, [r7, #12]
 8008136:	4a37      	ldr	r2, [pc, #220]	; (8008214 <XMC_GPIO_Init+0x138>)
 8008138:	4293      	cmp	r3, r2
 800813a:	d003      	beq.n	8008144 <XMC_GPIO_Init+0x68>
 800813c:	68fb      	ldr	r3, [r7, #12]
 800813e:	4a36      	ldr	r2, [pc, #216]	; (8008218 <XMC_GPIO_Init+0x13c>)
 8008140:	4293      	cmp	r3, r2
 8008142:	d10a      	bne.n	800815a <XMC_GPIO_Init+0x7e>
  {
    port->PDISC &= ~(uint32_t)((uint32_t)0x1U << pin);
 8008144:	68fb      	ldr	r3, [r7, #12]
 8008146:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8008148:	7afb      	ldrb	r3, [r7, #11]
 800814a:	2101      	movs	r1, #1
 800814c:	fa01 f303 	lsl.w	r3, r1, r3
 8008150:	43db      	mvns	r3, r3
 8008152:	401a      	ands	r2, r3
 8008154:	68fb      	ldr	r3, [r7, #12]
 8008156:	661a      	str	r2, [r3, #96]	; 0x60
 8008158:	e03c      	b.n	80081d4 <XMC_GPIO_Init+0xf8>
  }
  else
  {
    /* Set output level */
    port->OMR = (uint32_t)config->output_level << pin;
 800815a:	687b      	ldr	r3, [r7, #4]
 800815c:	685a      	ldr	r2, [r3, #4]
 800815e:	7afb      	ldrb	r3, [r7, #11]
 8008160:	409a      	lsls	r2, r3
 8008162:	68fb      	ldr	r3, [r7, #12]
 8008164:	605a      	str	r2, [r3, #4]

    /* Set output driver strength */
    port->PDR[pin >> 3U] &= (uint32_t)~(PORT_PDR_Msk << ((uint32_t)PORT_PDR_Size * ((uint32_t)pin & 0x7U)));
 8008166:	7afb      	ldrb	r3, [r7, #11]
 8008168:	08db      	lsrs	r3, r3, #3
 800816a:	b2db      	uxtb	r3, r3
 800816c:	4618      	mov	r0, r3
 800816e:	7afb      	ldrb	r3, [r7, #11]
 8008170:	08db      	lsrs	r3, r3, #3
 8008172:	b2db      	uxtb	r3, r3
 8008174:	461a      	mov	r2, r3
 8008176:	68fb      	ldr	r3, [r7, #12]
 8008178:	3210      	adds	r2, #16
 800817a:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800817e:	7afb      	ldrb	r3, [r7, #11]
 8008180:	f003 0307 	and.w	r3, r3, #7
 8008184:	009b      	lsls	r3, r3, #2
 8008186:	2107      	movs	r1, #7
 8008188:	fa01 f303 	lsl.w	r3, r1, r3
 800818c:	43db      	mvns	r3, r3
 800818e:	ea02 0103 	and.w	r1, r2, r3
 8008192:	68fb      	ldr	r3, [r7, #12]
 8008194:	f100 0210 	add.w	r2, r0, #16
 8008198:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    port->PDR[pin >> 3U] |= (uint32_t)config->output_strength << ((uint32_t)PORT_PDR_Size * ((uint32_t)pin & 0x7U));
 800819c:	7afb      	ldrb	r3, [r7, #11]
 800819e:	08db      	lsrs	r3, r3, #3
 80081a0:	b2db      	uxtb	r3, r3
 80081a2:	4618      	mov	r0, r3
 80081a4:	7afb      	ldrb	r3, [r7, #11]
 80081a6:	08db      	lsrs	r3, r3, #3
 80081a8:	b2db      	uxtb	r3, r3
 80081aa:	461a      	mov	r2, r3
 80081ac:	68fb      	ldr	r3, [r7, #12]
 80081ae:	3210      	adds	r2, #16
 80081b0:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80081b4:	687b      	ldr	r3, [r7, #4]
 80081b6:	7a1b      	ldrb	r3, [r3, #8]
 80081b8:	4619      	mov	r1, r3
 80081ba:	7afb      	ldrb	r3, [r7, #11]
 80081bc:	f003 0307 	and.w	r3, r3, #7
 80081c0:	009b      	lsls	r3, r3, #2
 80081c2:	fa01 f303 	lsl.w	r3, r1, r3
 80081c6:	ea42 0103 	orr.w	r1, r2, r3
 80081ca:	68fb      	ldr	r3, [r7, #12]
 80081cc:	f100 0210 	add.w	r2, r0, #16
 80081d0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  }

  /* Set mode */
  port->IOCR[pin >> 2U] |= (uint32_t)config->mode << ((uint32_t)PORT_IOCR_PC_Size * ((uint32_t)pin & 0x3U));
 80081d4:	7afb      	ldrb	r3, [r7, #11]
 80081d6:	089b      	lsrs	r3, r3, #2
 80081d8:	b2db      	uxtb	r3, r3
 80081da:	4618      	mov	r0, r3
 80081dc:	7afb      	ldrb	r3, [r7, #11]
 80081de:	089b      	lsrs	r3, r3, #2
 80081e0:	b2db      	uxtb	r3, r3
 80081e2:	461a      	mov	r2, r3
 80081e4:	68fb      	ldr	r3, [r7, #12]
 80081e6:	3204      	adds	r2, #4
 80081e8:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80081ec:	687b      	ldr	r3, [r7, #4]
 80081ee:	781b      	ldrb	r3, [r3, #0]
 80081f0:	4619      	mov	r1, r3
 80081f2:	7afb      	ldrb	r3, [r7, #11]
 80081f4:	f003 0303 	and.w	r3, r3, #3
 80081f8:	00db      	lsls	r3, r3, #3
 80081fa:	fa01 f303 	lsl.w	r3, r1, r3
 80081fe:	ea42 0103 	orr.w	r1, r2, r3
 8008202:	68fb      	ldr	r3, [r7, #12]
 8008204:	1d02      	adds	r2, r0, #4
 8008206:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
 800820a:	bf00      	nop
 800820c:	3714      	adds	r7, #20
 800820e:	46bd      	mov	sp, r7
 8008210:	bc80      	pop	{r7}
 8008212:	4770      	bx	lr
 8008214:	48028e00 	.word	0x48028e00
 8008218:	48028f00 	.word	0x48028f00

0800821c <Reset_Handler>:
    .section  .text.Reset_Handler
    .weak  Reset_Handler
    .type  Reset_Handler, %function
Reset_Handler:
                                            @ Disable Branch prediction.
    ldr r0,=PREF_PCON
 800821c:	4817      	ldr	r0, [pc, #92]	; (800827c <LoopForever+0x2>)
    ldr r1,[r0]
 800821e:	6801      	ldr	r1, [r0, #0]
    orr r1,r1,#0x00010000
 8008220:	f441 3180 	orr.w	r1, r1, #65536	; 0x10000
    str r1,[r0]
 8008224:	6001      	str	r1, [r0, #0]

                                            @ Clear existing parity errors if any.
    ldr r0,=SCU_GCU_PEFLAG
 8008226:	4816      	ldr	r0, [pc, #88]	; (8008280 <LoopForever+0x6>)
    ldr r1,=0xFFFFFFFF
 8008228:	f04f 31ff 	mov.w	r1, #4294967295
    str r1,[r0]
 800822c:	6001      	str	r1, [r0, #0]

                                            @ Disable parity.
    ldr r0,=SCU_GCU_PEEN
 800822e:	4815      	ldr	r0, [pc, #84]	; (8008284 <LoopForever+0xa>)
    mov r1,#0
 8008230:	f04f 0100 	mov.w	r1, #0
    str r1,[R0]
 8008234:	6001      	str	r1, [r0, #0]
    AND     R1,  R1, #(0x3FFFFFFF)          @ Clear the LSPEN and ASPEN bits
    STR     R1, [R0]
    ISB                                     @ Reset pipeline now the FPU is enabled
#endif

    LDR     R1, =0xE000ED14                 @ Load address to CCR register
 8008236:	4914      	ldr	r1, [pc, #80]	; (8008288 <LoopForever+0xe>)
    LDR.W   R0, [R1, #0x0]
 8008238:	f8d1 0000 	ldr.w	r0, [r1]
    BIC     R0,  R0, #0x8                   @ Enable unaligned memory access
 800823c:	f020 0008 	bic.w	r0, r0, #8
    STR.W   R0, [R1, #0x0]
 8008240:	f8c1 0000 	str.w	r0, [r1]

    ldr sp, =_estack                        @ set stack pointer.
 8008244:	f8df d044 	ldr.w	sp, [pc, #68]	; 800828c <LoopForever+0x12>

                                            @ a) copy .data section (Copy from ROM to RAM).
    movs r1, #0
 8008248:	2100      	movs	r1, #0
    b LoopCopyDataInit
 800824a:	e003      	b.n	8008254 <LoopCopyDataInit>

0800824c <CopyDataInit>:

CopyDataInit:
    ldr r3, =_sidata
 800824c:	4b10      	ldr	r3, [pc, #64]	; (8008290 <LoopForever+0x16>)
    ldr r3, [r3, r1]
 800824e:	585b      	ldr	r3, [r3, r1]
    str r3, [r0, r1]
 8008250:	5043      	str	r3, [r0, r1]
    adds r1, r1, #4
 8008252:	3104      	adds	r1, #4

08008254 <LoopCopyDataInit>:

LoopCopyDataInit:
    ldr r0, =_sdata
 8008254:	480f      	ldr	r0, [pc, #60]	; (8008294 <LoopForever+0x1a>)
    ldr r3, =_edata
 8008256:	4b10      	ldr	r3, [pc, #64]	; (8008298 <LoopForever+0x1e>)
    adds r2, r0, r1
 8008258:	1842      	adds	r2, r0, r1
    cmp r2, r3
 800825a:	429a      	cmp	r2, r3
    bcc CopyDataInit
 800825c:	d3f6      	bcc.n	800824c <CopyDataInit>
    ldr r2, =_sbss
 800825e:	4a0f      	ldr	r2, [pc, #60]	; (800829c <LoopForever+0x22>)
    b LoopFillZerobss
 8008260:	e002      	b.n	8008268 <LoopFillZerobss>

08008262 <FillZerobss>:

                                            @ b) Clear .bss section (Zero init).
FillZerobss:
    movs r3, #0
 8008262:	2300      	movs	r3, #0
    str r3, [r2], #4
 8008264:	f842 3b04 	str.w	r3, [r2], #4

08008268 <LoopFillZerobss>:

LoopFillZerobss:
    ldr r3, = _ebss
 8008268:	4b0d      	ldr	r3, [pc, #52]	; (80082a0 <LoopForever+0x26>)
    cmp r2, r3
 800826a:	429a      	cmp	r2, r3
    bcc FillZerobss
 800826c:	d3f9      	bcc.n	8008262 <FillZerobss>

    bl BSP_LowLevelInit                     @ c) Call system initialzation routine.
 800826e:	f7fe ff79 	bl	8007164 <BSP_LowLevelInit>

    bl __libc_init_array                    @ d) Run static constructors.
 8008272:	f000 f81d 	bl	80082b0 <__libc_init_array>

    bl main                                 @ e) Enter main.
 8008276:	f7f8 ffd3 	bl	8001220 <main>

0800827a <LoopForever>:

                                            @ f) Loop forever if returning from main.
LoopForever:
    b LoopForever
 800827a:	e7fe      	b.n	800827a <LoopForever>
    .section  .text.Reset_Handler
    .weak  Reset_Handler
    .type  Reset_Handler, %function
Reset_Handler:
                                            @ Disable Branch prediction.
    ldr r0,=PREF_PCON
 800827c:	58004000 	.word	0x58004000
    ldr r1,[r0]
    orr r1,r1,#0x00010000
    str r1,[r0]

                                            @ Clear existing parity errors if any.
    ldr r0,=SCU_GCU_PEFLAG
 8008280:	50004150 	.word	0x50004150
    ldr r1,=0xFFFFFFFF
    str r1,[r0]

                                            @ Disable parity.
    ldr r0,=SCU_GCU_PEEN
 8008284:	5000413c 	.word	0x5000413c
    AND     R1,  R1, #(0x3FFFFFFF)          @ Clear the LSPEN and ASPEN bits
    STR     R1, [R0]
    ISB                                     @ Reset pipeline now the FPU is enabled
#endif

    LDR     R1, =0xE000ED14                 @ Load address to CCR register
 8008288:	e000ed14 	.word	0xe000ed14
    LDR.W   R0, [R1, #0x0]
    BIC     R0,  R0, #0x8                   @ Enable unaligned memory access
    STR.W   R0, [R1, #0x0]

    ldr sp, =_estack                        @ set stack pointer.
 800828c:	20010000 	.word	0x20010000
                                            @ a) copy .data section (Copy from ROM to RAM).
    movs r1, #0
    b LoopCopyDataInit

CopyDataInit:
    ldr r3, =_sidata
 8008290:	0800eafc 	.word	0x0800eafc
    ldr r3, [r3, r1]
    str r3, [r0, r1]
    adds r1, r1, #4

LoopCopyDataInit:
    ldr r0, =_sdata
 8008294:	20000000 	.word	0x20000000
    ldr r3, =_edata
 8008298:	200009e0 	.word	0x200009e0
    adds r2, r0, r1
    cmp r2, r3
    bcc CopyDataInit
    ldr r2, =_sbss
 800829c:	200009e0 	.word	0x200009e0
FillZerobss:
    movs r3, #0
    str r3, [r2], #4

LoopFillZerobss:
    ldr r3, = _ebss
 80082a0:	20003798 	.word	0x20003798

080082a4 <App_NMI_ISR>:

@ Dummy Exception Handlers (infinite loops which can be modified)

    .section	.text.App_NMI_ISR
App_NMI_ISR:
	b	App_NMI_ISR
 80082a4:	e7fe      	b.n	80082a4 <App_NMI_ISR>

080082a6 <App_Fault_ISR>:
	.size	App_NMI_ISR, .-App_NMI_ISR


    .section	.text.App_Fault_ISR
App_Fault_ISR:
	b	App_Fault_ISR
 80082a6:	e7fe      	b.n	80082a6 <App_Fault_ISR>

080082a8 <App_MemFault_ISR>:
	.size	App_Fault_ISR, .-App_Fault_ISR


    .section	.text.App_MemFault_ISR
App_MemFault_ISR:
	b	App_MemFault_ISR
 80082a8:	e7fe      	b.n	80082a8 <App_MemFault_ISR>

080082aa <App_BusFault_ISR>:
	.size	App_MemFault_ISR, .-App_MemFault_ISR


    .section	.text.App_BusFault_ISR
App_BusFault_ISR:
	b	App_BusFault_ISR
 80082aa:	e7fe      	b.n	80082aa <App_BusFault_ISR>

080082ac <App_UsageFault_ISR>:
	.size	App_BusFault_ISR, .-App_BusFault_ISR


    .section	.text.App_UsageFault_ISR
App_UsageFault_ISR:
	b	App_UsageFault_ISR
 80082ac:	e7fe      	b.n	80082ac <App_UsageFault_ISR>

080082ae <App_Spurious_ISR>:
	.size	App_UsageFault_ISR, .-App_UsageFault_ISR

    .section	.text.App_Spurious_ISR
App_Spurious_ISR:
	b	App_Spurious_ISR
 80082ae:	e7fe      	b.n	80082ae <App_Spurious_ISR>

080082b0 <__libc_init_array>:
 80082b0:	b570      	push	{r4, r5, r6, lr}
 80082b2:	4e0f      	ldr	r6, [pc, #60]	; (80082f0 <__libc_init_array+0x40>)
 80082b4:	4d0f      	ldr	r5, [pc, #60]	; (80082f4 <__libc_init_array+0x44>)
 80082b6:	1b76      	subs	r6, r6, r5
 80082b8:	10b6      	asrs	r6, r6, #2
 80082ba:	bf18      	it	ne
 80082bc:	2400      	movne	r4, #0
 80082be:	d005      	beq.n	80082cc <__libc_init_array+0x1c>
 80082c0:	3401      	adds	r4, #1
 80082c2:	f855 3b04 	ldr.w	r3, [r5], #4
 80082c6:	4798      	blx	r3
 80082c8:	42a6      	cmp	r6, r4
 80082ca:	d1f9      	bne.n	80082c0 <__libc_init_array+0x10>
 80082cc:	4e0a      	ldr	r6, [pc, #40]	; (80082f8 <__libc_init_array+0x48>)
 80082ce:	4d0b      	ldr	r5, [pc, #44]	; (80082fc <__libc_init_array+0x4c>)
 80082d0:	1b76      	subs	r6, r6, r5
 80082d2:	f7ff f9ff 	bl	80076d4 <_init>
 80082d6:	10b6      	asrs	r6, r6, #2
 80082d8:	bf18      	it	ne
 80082da:	2400      	movne	r4, #0
 80082dc:	d006      	beq.n	80082ec <__libc_init_array+0x3c>
 80082de:	3401      	adds	r4, #1
 80082e0:	f855 3b04 	ldr.w	r3, [r5], #4
 80082e4:	4798      	blx	r3
 80082e6:	42a6      	cmp	r6, r4
 80082e8:	d1f9      	bne.n	80082de <__libc_init_array+0x2e>
 80082ea:	bd70      	pop	{r4, r5, r6, pc}
 80082ec:	bd70      	pop	{r4, r5, r6, pc}
 80082ee:	bf00      	nop
 80082f0:	0800eafc 	.word	0x0800eafc
 80082f4:	0800eafc 	.word	0x0800eafc
 80082f8:	0800eafc 	.word	0x0800eafc
 80082fc:	0800eafc 	.word	0x0800eafc

08008300 <memset>:
 8008300:	b470      	push	{r4, r5, r6}
 8008302:	0784      	lsls	r4, r0, #30
 8008304:	d046      	beq.n	8008394 <memset+0x94>
 8008306:	1e54      	subs	r4, r2, #1
 8008308:	2a00      	cmp	r2, #0
 800830a:	d041      	beq.n	8008390 <memset+0x90>
 800830c:	b2cd      	uxtb	r5, r1
 800830e:	4603      	mov	r3, r0
 8008310:	e002      	b.n	8008318 <memset+0x18>
 8008312:	1e62      	subs	r2, r4, #1
 8008314:	b3e4      	cbz	r4, 8008390 <memset+0x90>
 8008316:	4614      	mov	r4, r2
 8008318:	f803 5b01 	strb.w	r5, [r3], #1
 800831c:	079a      	lsls	r2, r3, #30
 800831e:	d1f8      	bne.n	8008312 <memset+0x12>
 8008320:	2c03      	cmp	r4, #3
 8008322:	d92e      	bls.n	8008382 <memset+0x82>
 8008324:	b2cd      	uxtb	r5, r1
 8008326:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
 800832a:	2c0f      	cmp	r4, #15
 800832c:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
 8008330:	d919      	bls.n	8008366 <memset+0x66>
 8008332:	f103 0210 	add.w	r2, r3, #16
 8008336:	4626      	mov	r6, r4
 8008338:	3e10      	subs	r6, #16
 800833a:	2e0f      	cmp	r6, #15
 800833c:	f842 5c10 	str.w	r5, [r2, #-16]
 8008340:	f842 5c0c 	str.w	r5, [r2, #-12]
 8008344:	f842 5c08 	str.w	r5, [r2, #-8]
 8008348:	f842 5c04 	str.w	r5, [r2, #-4]
 800834c:	f102 0210 	add.w	r2, r2, #16
 8008350:	d8f2      	bhi.n	8008338 <memset+0x38>
 8008352:	f1a4 0210 	sub.w	r2, r4, #16
 8008356:	f022 020f 	bic.w	r2, r2, #15
 800835a:	f004 040f 	and.w	r4, r4, #15
 800835e:	3210      	adds	r2, #16
 8008360:	2c03      	cmp	r4, #3
 8008362:	4413      	add	r3, r2
 8008364:	d90d      	bls.n	8008382 <memset+0x82>
 8008366:	461e      	mov	r6, r3
 8008368:	4622      	mov	r2, r4
 800836a:	3a04      	subs	r2, #4
 800836c:	2a03      	cmp	r2, #3
 800836e:	f846 5b04 	str.w	r5, [r6], #4
 8008372:	d8fa      	bhi.n	800836a <memset+0x6a>
 8008374:	1f22      	subs	r2, r4, #4
 8008376:	f022 0203 	bic.w	r2, r2, #3
 800837a:	3204      	adds	r2, #4
 800837c:	4413      	add	r3, r2
 800837e:	f004 0403 	and.w	r4, r4, #3
 8008382:	b12c      	cbz	r4, 8008390 <memset+0x90>
 8008384:	b2c9      	uxtb	r1, r1
 8008386:	441c      	add	r4, r3
 8008388:	f803 1b01 	strb.w	r1, [r3], #1
 800838c:	42a3      	cmp	r3, r4
 800838e:	d1fb      	bne.n	8008388 <memset+0x88>
 8008390:	bc70      	pop	{r4, r5, r6}
 8008392:	4770      	bx	lr
 8008394:	4614      	mov	r4, r2
 8008396:	4603      	mov	r3, r0
 8008398:	e7c2      	b.n	8008320 <memset+0x20>
 800839a:	bf00      	nop

0800839c <printf>:
 800839c:	b40f      	push	{r0, r1, r2, r3}
 800839e:	b500      	push	{lr}
 80083a0:	4907      	ldr	r1, [pc, #28]	; (80083c0 <printf+0x24>)
 80083a2:	b083      	sub	sp, #12
 80083a4:	ab04      	add	r3, sp, #16
 80083a6:	6808      	ldr	r0, [r1, #0]
 80083a8:	f853 2b04 	ldr.w	r2, [r3], #4
 80083ac:	6881      	ldr	r1, [r0, #8]
 80083ae:	9301      	str	r3, [sp, #4]
 80083b0:	f001 fbc2 	bl	8009b38 <_vfprintf_r>
 80083b4:	b003      	add	sp, #12
 80083b6:	f85d eb04 	ldr.w	lr, [sp], #4
 80083ba:	b004      	add	sp, #16
 80083bc:	4770      	bx	lr
 80083be:	bf00      	nop
 80083c0:	20000460 	.word	0x20000460

080083c4 <_puts_r>:
 80083c4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80083c6:	4605      	mov	r5, r0
 80083c8:	b089      	sub	sp, #36	; 0x24
 80083ca:	4608      	mov	r0, r1
 80083cc:	460c      	mov	r4, r1
 80083ce:	f7f8 f9d7 	bl	8000780 <strlen>
 80083d2:	6bab      	ldr	r3, [r5, #56]	; 0x38
 80083d4:	4f14      	ldr	r7, [pc, #80]	; (8008428 <_puts_r+0x64>)
 80083d6:	9404      	str	r4, [sp, #16]
 80083d8:	2601      	movs	r6, #1
 80083da:	1c44      	adds	r4, r0, #1
 80083dc:	a904      	add	r1, sp, #16
 80083de:	2202      	movs	r2, #2
 80083e0:	9403      	str	r4, [sp, #12]
 80083e2:	9005      	str	r0, [sp, #20]
 80083e4:	68ac      	ldr	r4, [r5, #8]
 80083e6:	9706      	str	r7, [sp, #24]
 80083e8:	9607      	str	r6, [sp, #28]
 80083ea:	9101      	str	r1, [sp, #4]
 80083ec:	9202      	str	r2, [sp, #8]
 80083ee:	b1b3      	cbz	r3, 800841e <_puts_r+0x5a>
 80083f0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80083f4:	049a      	lsls	r2, r3, #18
 80083f6:	d406      	bmi.n	8008406 <_puts_r+0x42>
 80083f8:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80083fa:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80083fe:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8008402:	81a3      	strh	r3, [r4, #12]
 8008404:	6662      	str	r2, [r4, #100]	; 0x64
 8008406:	4621      	mov	r1, r4
 8008408:	4628      	mov	r0, r5
 800840a:	aa01      	add	r2, sp, #4
 800840c:	f004 f9e8 	bl	800c7e0 <__sfvwrite_r>
 8008410:	2800      	cmp	r0, #0
 8008412:	bf14      	ite	ne
 8008414:	f04f 30ff 	movne.w	r0, #4294967295
 8008418:	200a      	moveq	r0, #10
 800841a:	b009      	add	sp, #36	; 0x24
 800841c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800841e:	4628      	mov	r0, r5
 8008420:	f004 f89e 	bl	800c560 <__sinit>
 8008424:	e7e4      	b.n	80083f0 <_puts_r+0x2c>
 8008426:	bf00      	nop
 8008428:	0800e848 	.word	0x0800e848

0800842c <puts>:
 800842c:	4b02      	ldr	r3, [pc, #8]	; (8008438 <puts+0xc>)
 800842e:	4601      	mov	r1, r0
 8008430:	6818      	ldr	r0, [r3, #0]
 8008432:	f7ff bfc7 	b.w	80083c4 <_puts_r>
 8008436:	bf00      	nop
 8008438:	20000460 	.word	0x20000460

0800843c <sprintf>:
 800843c:	b40e      	push	{r1, r2, r3}
 800843e:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008440:	b09c      	sub	sp, #112	; 0x70
 8008442:	ab21      	add	r3, sp, #132	; 0x84
 8008444:	490f      	ldr	r1, [pc, #60]	; (8008484 <sprintf+0x48>)
 8008446:	f853 2b04 	ldr.w	r2, [r3], #4
 800844a:	9301      	str	r3, [sp, #4]
 800844c:	4605      	mov	r5, r0
 800844e:	f06f 4400 	mvn.w	r4, #2147483648	; 0x80000000
 8008452:	6808      	ldr	r0, [r1, #0]
 8008454:	9502      	str	r5, [sp, #8]
 8008456:	f44f 7702 	mov.w	r7, #520	; 0x208
 800845a:	f64f 76ff 	movw	r6, #65535	; 0xffff
 800845e:	a902      	add	r1, sp, #8
 8008460:	9506      	str	r5, [sp, #24]
 8008462:	f8ad 7014 	strh.w	r7, [sp, #20]
 8008466:	9404      	str	r4, [sp, #16]
 8008468:	9407      	str	r4, [sp, #28]
 800846a:	f8ad 6016 	strh.w	r6, [sp, #22]
 800846e:	f000 f80b 	bl	8008488 <_svfprintf_r>
 8008472:	9b02      	ldr	r3, [sp, #8]
 8008474:	2200      	movs	r2, #0
 8008476:	701a      	strb	r2, [r3, #0]
 8008478:	b01c      	add	sp, #112	; 0x70
 800847a:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 800847e:	b003      	add	sp, #12
 8008480:	4770      	bx	lr
 8008482:	bf00      	nop
 8008484:	20000460 	.word	0x20000460

08008488 <_svfprintf_r>:
 8008488:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800848c:	b0c1      	sub	sp, #260	; 0x104
 800848e:	460c      	mov	r4, r1
 8008490:	9109      	str	r1, [sp, #36]	; 0x24
 8008492:	4615      	mov	r5, r2
 8008494:	930e      	str	r3, [sp, #56]	; 0x38
 8008496:	900a      	str	r0, [sp, #40]	; 0x28
 8008498:	f004 fb4e 	bl	800cb38 <_localeconv_r>
 800849c:	6803      	ldr	r3, [r0, #0]
 800849e:	9317      	str	r3, [sp, #92]	; 0x5c
 80084a0:	4618      	mov	r0, r3
 80084a2:	f7f8 f96d 	bl	8000780 <strlen>
 80084a6:	89a3      	ldrh	r3, [r4, #12]
 80084a8:	9016      	str	r0, [sp, #88]	; 0x58
 80084aa:	061e      	lsls	r6, r3, #24
 80084ac:	d503      	bpl.n	80084b6 <_svfprintf_r+0x2e>
 80084ae:	6923      	ldr	r3, [r4, #16]
 80084b0:	2b00      	cmp	r3, #0
 80084b2:	f001 811a 	beq.w	80096ea <_svfprintf_r+0x1262>
 80084b6:	2300      	movs	r3, #0
 80084b8:	461a      	mov	r2, r3
 80084ba:	9312      	str	r3, [sp, #72]	; 0x48
 80084bc:	9325      	str	r3, [sp, #148]	; 0x94
 80084be:	9324      	str	r3, [sp, #144]	; 0x90
 80084c0:	9319      	str	r3, [sp, #100]	; 0x64
 80084c2:	930b      	str	r3, [sp, #44]	; 0x2c
 80084c4:	f8df a464 	ldr.w	sl, [pc, #1124]	; 800892c <_svfprintf_r+0x4a4>
 80084c8:	9214      	str	r2, [sp, #80]	; 0x50
 80084ca:	ab30      	add	r3, sp, #192	; 0xc0
 80084cc:	9323      	str	r3, [sp, #140]	; 0x8c
 80084ce:	4699      	mov	r9, r3
 80084d0:	9215      	str	r2, [sp, #84]	; 0x54
 80084d2:	46a8      	mov	r8, r5
 80084d4:	f898 3000 	ldrb.w	r3, [r8]
 80084d8:	4644      	mov	r4, r8
 80084da:	b1eb      	cbz	r3, 8008518 <_svfprintf_r+0x90>
 80084dc:	2b25      	cmp	r3, #37	; 0x25
 80084de:	d102      	bne.n	80084e6 <_svfprintf_r+0x5e>
 80084e0:	e01a      	b.n	8008518 <_svfprintf_r+0x90>
 80084e2:	2b25      	cmp	r3, #37	; 0x25
 80084e4:	d003      	beq.n	80084ee <_svfprintf_r+0x66>
 80084e6:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 80084ea:	2b00      	cmp	r3, #0
 80084ec:	d1f9      	bne.n	80084e2 <_svfprintf_r+0x5a>
 80084ee:	ebc8 0504 	rsb	r5, r8, r4
 80084f2:	b18d      	cbz	r5, 8008518 <_svfprintf_r+0x90>
 80084f4:	9b24      	ldr	r3, [sp, #144]	; 0x90
 80084f6:	9a25      	ldr	r2, [sp, #148]	; 0x94
 80084f8:	f8c9 8000 	str.w	r8, [r9]
 80084fc:	3301      	adds	r3, #1
 80084fe:	442a      	add	r2, r5
 8008500:	2b07      	cmp	r3, #7
 8008502:	f8c9 5004 	str.w	r5, [r9, #4]
 8008506:	9225      	str	r2, [sp, #148]	; 0x94
 8008508:	9324      	str	r3, [sp, #144]	; 0x90
 800850a:	f300 80a6 	bgt.w	800865a <_svfprintf_r+0x1d2>
 800850e:	f109 0908 	add.w	r9, r9, #8
 8008512:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008514:	442b      	add	r3, r5
 8008516:	930b      	str	r3, [sp, #44]	; 0x2c
 8008518:	7823      	ldrb	r3, [r4, #0]
 800851a:	2b00      	cmp	r3, #0
 800851c:	f000 80a6 	beq.w	800866c <_svfprintf_r+0x1e4>
 8008520:	2300      	movs	r3, #0
 8008522:	461a      	mov	r2, r3
 8008524:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
 8008528:	4619      	mov	r1, r3
 800852a:	930c      	str	r3, [sp, #48]	; 0x30
 800852c:	9307      	str	r3, [sp, #28]
 800852e:	f04f 3bff 	mov.w	fp, #4294967295
 8008532:	7863      	ldrb	r3, [r4, #1]
 8008534:	f104 0801 	add.w	r8, r4, #1
 8008538:	465d      	mov	r5, fp
 800853a:	f108 0801 	add.w	r8, r8, #1
 800853e:	f1a3 0020 	sub.w	r0, r3, #32
 8008542:	2858      	cmp	r0, #88	; 0x58
 8008544:	f200 8425 	bhi.w	8008d92 <_svfprintf_r+0x90a>
 8008548:	e8df f010 	tbh	[pc, r0, lsl #1]
 800854c:	04230388 	.word	0x04230388
 8008550:	03900423 	.word	0x03900423
 8008554:	04230423 	.word	0x04230423
 8008558:	04230423 	.word	0x04230423
 800855c:	04230423 	.word	0x04230423
 8008560:	03a50397 	.word	0x03a50397
 8008564:	005d0423 	.word	0x005d0423
 8008568:	042300e2 	.word	0x042300e2
 800856c:	010500fe 	.word	0x010500fe
 8008570:	01050105 	.word	0x01050105
 8008574:	01050105 	.word	0x01050105
 8008578:	01050105 	.word	0x01050105
 800857c:	01050105 	.word	0x01050105
 8008580:	04230423 	.word	0x04230423
 8008584:	04230423 	.word	0x04230423
 8008588:	04230423 	.word	0x04230423
 800858c:	04230423 	.word	0x04230423
 8008590:	04230423 	.word	0x04230423
 8008594:	02810115 	.word	0x02810115
 8008598:	02810423 	.word	0x02810423
 800859c:	04230423 	.word	0x04230423
 80085a0:	04230423 	.word	0x04230423
 80085a4:	042302c6 	.word	0x042302c6
 80085a8:	02cd0423 	.word	0x02cd0423
 80085ac:	04230423 	.word	0x04230423
 80085b0:	04230423 	.word	0x04230423
 80085b4:	02f70423 	.word	0x02f70423
 80085b8:	04230423 	.word	0x04230423
 80085bc:	04230325 	.word	0x04230325
 80085c0:	04230423 	.word	0x04230423
 80085c4:	04230423 	.word	0x04230423
 80085c8:	04230423 	.word	0x04230423
 80085cc:	04230423 	.word	0x04230423
 80085d0:	03660423 	.word	0x03660423
 80085d4:	02810379 	.word	0x02810379
 80085d8:	02810281 	.word	0x02810281
 80085dc:	03790381 	.word	0x03790381
 80085e0:	04230423 	.word	0x04230423
 80085e4:	042303d1 	.word	0x042303d1
 80085e8:	00a303db 	.word	0x00a303db
 80085ec:	03ee0064 	.word	0x03ee0064
 80085f0:	03f50423 	.word	0x03f50423
 80085f4:	03aa0423 	.word	0x03aa0423
 80085f8:	04230423 	.word	0x04230423
 80085fc:	03bc      	.short	0x03bc
 80085fe:	980c      	ldr	r0, [sp, #48]	; 0x30
 8008600:	930e      	str	r3, [sp, #56]	; 0x38
 8008602:	4240      	negs	r0, r0
 8008604:	900c      	str	r0, [sp, #48]	; 0x30
 8008606:	9b07      	ldr	r3, [sp, #28]
 8008608:	f043 0304 	orr.w	r3, r3, #4
 800860c:	9307      	str	r3, [sp, #28]
 800860e:	f898 3000 	ldrb.w	r3, [r8]
 8008612:	e792      	b.n	800853a <_svfprintf_r+0xb2>
 8008614:	980e      	ldr	r0, [sp, #56]	; 0x38
 8008616:	46ab      	mov	fp, r5
 8008618:	2100      	movs	r1, #0
 800861a:	6804      	ldr	r4, [r0, #0]
 800861c:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
 8008620:	1d07      	adds	r7, r0, #4
 8008622:	9807      	ldr	r0, [sp, #28]
 8008624:	2330      	movs	r3, #48	; 0x30
 8008626:	2278      	movs	r2, #120	; 0x78
 8008628:	458b      	cmp	fp, r1
 800862a:	f88d 3070 	strb.w	r3, [sp, #112]	; 0x70
 800862e:	f04f 0500 	mov.w	r5, #0
 8008632:	f88d 2071 	strb.w	r2, [sp, #113]	; 0x71
 8008636:	f040 0302 	orr.w	r3, r0, #2
 800863a:	f2c0 83c7 	blt.w	8008dcc <_svfprintf_r+0x944>
 800863e:	f020 0380 	bic.w	r3, r0, #128	; 0x80
 8008642:	f043 0302 	orr.w	r3, r3, #2
 8008646:	9307      	str	r3, [sp, #28]
 8008648:	ea54 0305 	orrs.w	r3, r4, r5
 800864c:	970e      	str	r7, [sp, #56]	; 0x38
 800864e:	f000 8393 	beq.w	8008d78 <_svfprintf_r+0x8f0>
 8008652:	460f      	mov	r7, r1
 8008654:	9211      	str	r2, [sp, #68]	; 0x44
 8008656:	48b3      	ldr	r0, [pc, #716]	; (8008924 <_svfprintf_r+0x49c>)
 8008658:	e2ce      	b.n	8008bf8 <_svfprintf_r+0x770>
 800865a:	aa23      	add	r2, sp, #140	; 0x8c
 800865c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800865e:	980a      	ldr	r0, [sp, #40]	; 0x28
 8008660:	f005 fb60 	bl	800dd24 <__ssprint_r>
 8008664:	b948      	cbnz	r0, 800867a <_svfprintf_r+0x1f2>
 8008666:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
 800866a:	e752      	b.n	8008512 <_svfprintf_r+0x8a>
 800866c:	9b25      	ldr	r3, [sp, #148]	; 0x94
 800866e:	b123      	cbz	r3, 800867a <_svfprintf_r+0x1f2>
 8008670:	980a      	ldr	r0, [sp, #40]	; 0x28
 8008672:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008674:	aa23      	add	r2, sp, #140	; 0x8c
 8008676:	f005 fb55 	bl	800dd24 <__ssprint_r>
 800867a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800867c:	899b      	ldrh	r3, [r3, #12]
 800867e:	f013 0f40 	tst.w	r3, #64	; 0x40
 8008682:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008684:	bf18      	it	ne
 8008686:	f04f 33ff 	movne.w	r3, #4294967295
 800868a:	4618      	mov	r0, r3
 800868c:	b041      	add	sp, #260	; 0x104
 800868e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008692:	9311      	str	r3, [sp, #68]	; 0x44
 8008694:	46ab      	mov	fp, r5
 8008696:	2a00      	cmp	r2, #0
 8008698:	f041 8233 	bne.w	8009b02 <_svfprintf_r+0x167a>
 800869c:	9a07      	ldr	r2, [sp, #28]
 800869e:	f012 0320 	ands.w	r3, r2, #32
 80086a2:	f000 822e 	beq.w	8008b02 <_svfprintf_r+0x67a>
 80086a6:	9f0e      	ldr	r7, [sp, #56]	; 0x38
 80086a8:	3707      	adds	r7, #7
 80086aa:	f027 0307 	bic.w	r3, r7, #7
 80086ae:	2700      	movs	r7, #0
 80086b0:	f103 0108 	add.w	r1, r3, #8
 80086b4:	45bb      	cmp	fp, r7
 80086b6:	910e      	str	r1, [sp, #56]	; 0x38
 80086b8:	e9d3 4500 	ldrd	r4, r5, [r3]
 80086bc:	f88d 706f 	strb.w	r7, [sp, #111]	; 0x6f
 80086c0:	f2c0 8779 	blt.w	80095b6 <_svfprintf_r+0x112e>
 80086c4:	f022 0380 	bic.w	r3, r2, #128	; 0x80
 80086c8:	9307      	str	r3, [sp, #28]
 80086ca:	ea54 0305 	orrs.w	r3, r4, r5
 80086ce:	f000 8375 	beq.w	8008dbc <_svfprintf_r+0x934>
 80086d2:	ae30      	add	r6, sp, #192	; 0xc0
 80086d4:	08e2      	lsrs	r2, r4, #3
 80086d6:	ea42 7245 	orr.w	r2, r2, r5, lsl #29
 80086da:	08e9      	lsrs	r1, r5, #3
 80086dc:	f004 0307 	and.w	r3, r4, #7
 80086e0:	460d      	mov	r5, r1
 80086e2:	4614      	mov	r4, r2
 80086e4:	3330      	adds	r3, #48	; 0x30
 80086e6:	ea54 0205 	orrs.w	r2, r4, r5
 80086ea:	f806 3d01 	strb.w	r3, [r6, #-1]!
 80086ee:	d1f1      	bne.n	80086d4 <_svfprintf_r+0x24c>
 80086f0:	9a07      	ldr	r2, [sp, #28]
 80086f2:	07d1      	lsls	r1, r2, #31
 80086f4:	f140 8084 	bpl.w	8008800 <_svfprintf_r+0x378>
 80086f8:	2b30      	cmp	r3, #48	; 0x30
 80086fa:	f000 8081 	beq.w	8008800 <_svfprintf_r+0x378>
 80086fe:	2230      	movs	r2, #48	; 0x30
 8008700:	1e73      	subs	r3, r6, #1
 8008702:	f806 2c01 	strb.w	r2, [r6, #-1]
 8008706:	aa30      	add	r2, sp, #192	; 0xc0
 8008708:	1ad2      	subs	r2, r2, r3
 800870a:	920d      	str	r2, [sp, #52]	; 0x34
 800870c:	461e      	mov	r6, r3
 800870e:	e07a      	b.n	8008806 <_svfprintf_r+0x37e>
 8008710:	f898 3000 	ldrb.w	r3, [r8]
 8008714:	2b2a      	cmp	r3, #42	; 0x2a
 8008716:	f108 0401 	add.w	r4, r8, #1
 800871a:	f001 81b9 	beq.w	8009a90 <_svfprintf_r+0x1608>
 800871e:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
 8008722:	2809      	cmp	r0, #9
 8008724:	bf98      	it	ls
 8008726:	2500      	movls	r5, #0
 8008728:	f201 816c 	bhi.w	8009a04 <_svfprintf_r+0x157c>
 800872c:	f814 3b01 	ldrb.w	r3, [r4], #1
 8008730:	eb05 0585 	add.w	r5, r5, r5, lsl #2
 8008734:	eb00 0545 	add.w	r5, r0, r5, lsl #1
 8008738:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
 800873c:	2809      	cmp	r0, #9
 800873e:	d9f5      	bls.n	800872c <_svfprintf_r+0x2a4>
 8008740:	ea45 75e5 	orr.w	r5, r5, r5, asr #31
 8008744:	46a0      	mov	r8, r4
 8008746:	e6fa      	b.n	800853e <_svfprintf_r+0xb6>
 8008748:	9b07      	ldr	r3, [sp, #28]
 800874a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800874e:	9307      	str	r3, [sp, #28]
 8008750:	f898 3000 	ldrb.w	r3, [r8]
 8008754:	e6f1      	b.n	800853a <_svfprintf_r+0xb2>
 8008756:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
 800875a:	2300      	movs	r3, #0
 800875c:	461c      	mov	r4, r3
 800875e:	f818 3b01 	ldrb.w	r3, [r8], #1
 8008762:	eb04 0484 	add.w	r4, r4, r4, lsl #2
 8008766:	eb00 0444 	add.w	r4, r0, r4, lsl #1
 800876a:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
 800876e:	2809      	cmp	r0, #9
 8008770:	d9f5      	bls.n	800875e <_svfprintf_r+0x2d6>
 8008772:	940c      	str	r4, [sp, #48]	; 0x30
 8008774:	e6e3      	b.n	800853e <_svfprintf_r+0xb6>
 8008776:	9311      	str	r3, [sp, #68]	; 0x44
 8008778:	46ab      	mov	fp, r5
 800877a:	2a00      	cmp	r2, #0
 800877c:	f041 81ab 	bne.w	8009ad6 <_svfprintf_r+0x164e>
 8008780:	9b07      	ldr	r3, [sp, #28]
 8008782:	f043 0310 	orr.w	r3, r3, #16
 8008786:	9307      	str	r3, [sp, #28]
 8008788:	9b07      	ldr	r3, [sp, #28]
 800878a:	0698      	lsls	r0, r3, #26
 800878c:	f140 8530 	bpl.w	80091f0 <_svfprintf_r+0xd68>
 8008790:	9f0e      	ldr	r7, [sp, #56]	; 0x38
 8008792:	3707      	adds	r7, #7
 8008794:	f027 0707 	bic.w	r7, r7, #7
 8008798:	e9d7 2300 	ldrd	r2, r3, [r7]
 800879c:	f107 0108 	add.w	r1, r7, #8
 80087a0:	910e      	str	r1, [sp, #56]	; 0x38
 80087a2:	4614      	mov	r4, r2
 80087a4:	461d      	mov	r5, r3
 80087a6:	2a00      	cmp	r2, #0
 80087a8:	f173 0300 	sbcs.w	r3, r3, #0
 80087ac:	f2c0 855b 	blt.w	8009266 <_svfprintf_r+0xdde>
 80087b0:	f1bb 0f00 	cmp.w	fp, #0
 80087b4:	f89d 706f 	ldrb.w	r7, [sp, #111]	; 0x6f
 80087b8:	f2c0 8538 	blt.w	800922c <_svfprintf_r+0xda4>
 80087bc:	9b07      	ldr	r3, [sp, #28]
 80087be:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80087c2:	9307      	str	r3, [sp, #28]
 80087c4:	ea54 0305 	orrs.w	r3, r4, r5
 80087c8:	f000 81db 	beq.w	8008b82 <_svfprintf_r+0x6fa>
 80087cc:	2d00      	cmp	r5, #0
 80087ce:	bf08      	it	eq
 80087d0:	2c0a      	cmpeq	r4, #10
 80087d2:	f0c0 81db 	bcc.w	8008b8c <_svfprintf_r+0x704>
 80087d6:	ae30      	add	r6, sp, #192	; 0xc0
 80087d8:	4620      	mov	r0, r4
 80087da:	4629      	mov	r1, r5
 80087dc:	220a      	movs	r2, #10
 80087de:	2300      	movs	r3, #0
 80087e0:	f7f7 fd94 	bl	800030c <__aeabi_uldivmod>
 80087e4:	3230      	adds	r2, #48	; 0x30
 80087e6:	f806 2d01 	strb.w	r2, [r6, #-1]!
 80087ea:	4620      	mov	r0, r4
 80087ec:	4629      	mov	r1, r5
 80087ee:	2300      	movs	r3, #0
 80087f0:	220a      	movs	r2, #10
 80087f2:	f7f7 fd8b 	bl	800030c <__aeabi_uldivmod>
 80087f6:	4604      	mov	r4, r0
 80087f8:	460d      	mov	r5, r1
 80087fa:	ea54 0305 	orrs.w	r3, r4, r5
 80087fe:	d1eb      	bne.n	80087d8 <_svfprintf_r+0x350>
 8008800:	ab30      	add	r3, sp, #192	; 0xc0
 8008802:	1b9b      	subs	r3, r3, r6
 8008804:	930d      	str	r3, [sp, #52]	; 0x34
 8008806:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008808:	455b      	cmp	r3, fp
 800880a:	bfb8      	it	lt
 800880c:	465b      	movlt	r3, fp
 800880e:	9308      	str	r3, [sp, #32]
 8008810:	2300      	movs	r3, #0
 8008812:	9313      	str	r3, [sp, #76]	; 0x4c
 8008814:	b117      	cbz	r7, 800881c <_svfprintf_r+0x394>
 8008816:	9b08      	ldr	r3, [sp, #32]
 8008818:	3301      	adds	r3, #1
 800881a:	9308      	str	r3, [sp, #32]
 800881c:	9b07      	ldr	r3, [sp, #28]
 800881e:	f013 0302 	ands.w	r3, r3, #2
 8008822:	930f      	str	r3, [sp, #60]	; 0x3c
 8008824:	d002      	beq.n	800882c <_svfprintf_r+0x3a4>
 8008826:	9b08      	ldr	r3, [sp, #32]
 8008828:	3302      	adds	r3, #2
 800882a:	9308      	str	r3, [sp, #32]
 800882c:	9b07      	ldr	r3, [sp, #28]
 800882e:	f013 0384 	ands.w	r3, r3, #132	; 0x84
 8008832:	9310      	str	r3, [sp, #64]	; 0x40
 8008834:	f040 82d7 	bne.w	8008de6 <_svfprintf_r+0x95e>
 8008838:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800883a:	9a08      	ldr	r2, [sp, #32]
 800883c:	1a9d      	subs	r5, r3, r2
 800883e:	2d00      	cmp	r5, #0
 8008840:	f340 82d1 	ble.w	8008de6 <_svfprintf_r+0x95e>
 8008844:	2d10      	cmp	r5, #16
 8008846:	9925      	ldr	r1, [sp, #148]	; 0x94
 8008848:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800884a:	4f37      	ldr	r7, [pc, #220]	; (8008928 <_svfprintf_r+0x4a0>)
 800884c:	dd27      	ble.n	800889e <_svfprintf_r+0x416>
 800884e:	9618      	str	r6, [sp, #96]	; 0x60
 8008850:	4648      	mov	r0, r9
 8008852:	2410      	movs	r4, #16
 8008854:	46b9      	mov	r9, r7
 8008856:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8008858:	462f      	mov	r7, r5
 800885a:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 800885c:	e004      	b.n	8008868 <_svfprintf_r+0x3e0>
 800885e:	3f10      	subs	r7, #16
 8008860:	2f10      	cmp	r7, #16
 8008862:	f100 0008 	add.w	r0, r0, #8
 8008866:	dd16      	ble.n	8008896 <_svfprintf_r+0x40e>
 8008868:	3201      	adds	r2, #1
 800886a:	4b2f      	ldr	r3, [pc, #188]	; (8008928 <_svfprintf_r+0x4a0>)
 800886c:	9224      	str	r2, [sp, #144]	; 0x90
 800886e:	3110      	adds	r1, #16
 8008870:	2a07      	cmp	r2, #7
 8008872:	9125      	str	r1, [sp, #148]	; 0x94
 8008874:	e880 0018 	stmia.w	r0, {r3, r4}
 8008878:	ddf1      	ble.n	800885e <_svfprintf_r+0x3d6>
 800887a:	aa23      	add	r2, sp, #140	; 0x8c
 800887c:	4631      	mov	r1, r6
 800887e:	4628      	mov	r0, r5
 8008880:	f005 fa50 	bl	800dd24 <__ssprint_r>
 8008884:	2800      	cmp	r0, #0
 8008886:	f47f aef8 	bne.w	800867a <_svfprintf_r+0x1f2>
 800888a:	3f10      	subs	r7, #16
 800888c:	2f10      	cmp	r7, #16
 800888e:	9925      	ldr	r1, [sp, #148]	; 0x94
 8008890:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8008892:	a830      	add	r0, sp, #192	; 0xc0
 8008894:	dce8      	bgt.n	8008868 <_svfprintf_r+0x3e0>
 8008896:	9e18      	ldr	r6, [sp, #96]	; 0x60
 8008898:	463d      	mov	r5, r7
 800889a:	464f      	mov	r7, r9
 800889c:	4681      	mov	r9, r0
 800889e:	3201      	adds	r2, #1
 80088a0:	186c      	adds	r4, r5, r1
 80088a2:	2a07      	cmp	r2, #7
 80088a4:	9425      	str	r4, [sp, #148]	; 0x94
 80088a6:	9224      	str	r2, [sp, #144]	; 0x90
 80088a8:	f8c9 7000 	str.w	r7, [r9]
 80088ac:	f8c9 5004 	str.w	r5, [r9, #4]
 80088b0:	f300 8428 	bgt.w	8009104 <_svfprintf_r+0xc7c>
 80088b4:	f89d 706f 	ldrb.w	r7, [sp, #111]	; 0x6f
 80088b8:	f109 0908 	add.w	r9, r9, #8
 80088bc:	b177      	cbz	r7, 80088dc <_svfprintf_r+0x454>
 80088be:	9b24      	ldr	r3, [sp, #144]	; 0x90
 80088c0:	3301      	adds	r3, #1
 80088c2:	3401      	adds	r4, #1
 80088c4:	f10d 016f 	add.w	r1, sp, #111	; 0x6f
 80088c8:	2201      	movs	r2, #1
 80088ca:	2b07      	cmp	r3, #7
 80088cc:	9425      	str	r4, [sp, #148]	; 0x94
 80088ce:	9324      	str	r3, [sp, #144]	; 0x90
 80088d0:	e889 0006 	stmia.w	r9, {r1, r2}
 80088d4:	f300 83a0 	bgt.w	8009018 <_svfprintf_r+0xb90>
 80088d8:	f109 0908 	add.w	r9, r9, #8
 80088dc:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80088de:	b16b      	cbz	r3, 80088fc <_svfprintf_r+0x474>
 80088e0:	9b24      	ldr	r3, [sp, #144]	; 0x90
 80088e2:	3301      	adds	r3, #1
 80088e4:	3402      	adds	r4, #2
 80088e6:	a91c      	add	r1, sp, #112	; 0x70
 80088e8:	2202      	movs	r2, #2
 80088ea:	2b07      	cmp	r3, #7
 80088ec:	9425      	str	r4, [sp, #148]	; 0x94
 80088ee:	9324      	str	r3, [sp, #144]	; 0x90
 80088f0:	e889 0006 	stmia.w	r9, {r1, r2}
 80088f4:	f300 839c 	bgt.w	8009030 <_svfprintf_r+0xba8>
 80088f8:	f109 0908 	add.w	r9, r9, #8
 80088fc:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80088fe:	2b80      	cmp	r3, #128	; 0x80
 8008900:	f000 82d5 	beq.w	8008eae <_svfprintf_r+0xa26>
 8008904:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008906:	ebc3 070b 	rsb	r7, r3, fp
 800890a:	2f00      	cmp	r7, #0
 800890c:	dd39      	ble.n	8008982 <_svfprintf_r+0x4fa>
 800890e:	4a07      	ldr	r2, [pc, #28]	; (800892c <_svfprintf_r+0x4a4>)
 8008910:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8008912:	920f      	str	r2, [sp, #60]	; 0x3c
 8008914:	2f10      	cmp	r7, #16
 8008916:	dd28      	ble.n	800896a <_svfprintf_r+0x4e2>
 8008918:	4622      	mov	r2, r4
 800891a:	f04f 0b10 	mov.w	fp, #16
 800891e:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 8008920:	9c09      	ldr	r4, [sp, #36]	; 0x24
 8008922:	e00a      	b.n	800893a <_svfprintf_r+0x4b2>
 8008924:	0800e880 	.word	0x0800e880
 8008928:	0800e8a0 	.word	0x0800e8a0
 800892c:	0800e84c 	.word	0x0800e84c
 8008930:	3f10      	subs	r7, #16
 8008932:	2f10      	cmp	r7, #16
 8008934:	f109 0908 	add.w	r9, r9, #8
 8008938:	dd16      	ble.n	8008968 <_svfprintf_r+0x4e0>
 800893a:	3301      	adds	r3, #1
 800893c:	3210      	adds	r2, #16
 800893e:	2b07      	cmp	r3, #7
 8008940:	9225      	str	r2, [sp, #148]	; 0x94
 8008942:	9324      	str	r3, [sp, #144]	; 0x90
 8008944:	e889 0c00 	stmia.w	r9, {sl, fp}
 8008948:	ddf2      	ble.n	8008930 <_svfprintf_r+0x4a8>
 800894a:	aa23      	add	r2, sp, #140	; 0x8c
 800894c:	4621      	mov	r1, r4
 800894e:	4628      	mov	r0, r5
 8008950:	f005 f9e8 	bl	800dd24 <__ssprint_r>
 8008954:	2800      	cmp	r0, #0
 8008956:	f47f ae90 	bne.w	800867a <_svfprintf_r+0x1f2>
 800895a:	3f10      	subs	r7, #16
 800895c:	2f10      	cmp	r7, #16
 800895e:	9a25      	ldr	r2, [sp, #148]	; 0x94
 8008960:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8008962:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
 8008966:	dce8      	bgt.n	800893a <_svfprintf_r+0x4b2>
 8008968:	4614      	mov	r4, r2
 800896a:	3301      	adds	r3, #1
 800896c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800896e:	9324      	str	r3, [sp, #144]	; 0x90
 8008970:	443c      	add	r4, r7
 8008972:	2b07      	cmp	r3, #7
 8008974:	9425      	str	r4, [sp, #148]	; 0x94
 8008976:	e889 0084 	stmia.w	r9, {r2, r7}
 800897a:	f300 8341 	bgt.w	8009000 <_svfprintf_r+0xb78>
 800897e:	f109 0908 	add.w	r9, r9, #8
 8008982:	9b07      	ldr	r3, [sp, #28]
 8008984:	05da      	lsls	r2, r3, #23
 8008986:	f100 8230 	bmi.w	8008dea <_svfprintf_r+0x962>
 800898a:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800898c:	990d      	ldr	r1, [sp, #52]	; 0x34
 800898e:	f8c9 6000 	str.w	r6, [r9]
 8008992:	3301      	adds	r3, #1
 8008994:	440c      	add	r4, r1
 8008996:	2b07      	cmp	r3, #7
 8008998:	9425      	str	r4, [sp, #148]	; 0x94
 800899a:	f8c9 1004 	str.w	r1, [r9, #4]
 800899e:	9324      	str	r3, [sp, #144]	; 0x90
 80089a0:	f300 8318 	bgt.w	8008fd4 <_svfprintf_r+0xb4c>
 80089a4:	f109 0908 	add.w	r9, r9, #8
 80089a8:	9b07      	ldr	r3, [sp, #28]
 80089aa:	0759      	lsls	r1, r3, #29
 80089ac:	d53f      	bpl.n	8008a2e <_svfprintf_r+0x5a6>
 80089ae:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80089b0:	9a08      	ldr	r2, [sp, #32]
 80089b2:	1a9d      	subs	r5, r3, r2
 80089b4:	2d00      	cmp	r5, #0
 80089b6:	dd3a      	ble.n	8008a2e <_svfprintf_r+0x5a6>
 80089b8:	2d10      	cmp	r5, #16
 80089ba:	9b24      	ldr	r3, [sp, #144]	; 0x90
 80089bc:	4fbc      	ldr	r7, [pc, #752]	; (8008cb0 <_svfprintf_r+0x828>)
 80089be:	dd23      	ble.n	8008a08 <_svfprintf_r+0x580>
 80089c0:	4622      	mov	r2, r4
 80089c2:	2610      	movs	r6, #16
 80089c4:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
 80089c8:	9c09      	ldr	r4, [sp, #36]	; 0x24
 80089ca:	e004      	b.n	80089d6 <_svfprintf_r+0x54e>
 80089cc:	3d10      	subs	r5, #16
 80089ce:	2d10      	cmp	r5, #16
 80089d0:	f109 0908 	add.w	r9, r9, #8
 80089d4:	dd17      	ble.n	8008a06 <_svfprintf_r+0x57e>
 80089d6:	3301      	adds	r3, #1
 80089d8:	49b5      	ldr	r1, [pc, #724]	; (8008cb0 <_svfprintf_r+0x828>)
 80089da:	9324      	str	r3, [sp, #144]	; 0x90
 80089dc:	3210      	adds	r2, #16
 80089de:	2b07      	cmp	r3, #7
 80089e0:	9225      	str	r2, [sp, #148]	; 0x94
 80089e2:	e889 0042 	stmia.w	r9, {r1, r6}
 80089e6:	ddf1      	ble.n	80089cc <_svfprintf_r+0x544>
 80089e8:	aa23      	add	r2, sp, #140	; 0x8c
 80089ea:	4621      	mov	r1, r4
 80089ec:	4658      	mov	r0, fp
 80089ee:	f005 f999 	bl	800dd24 <__ssprint_r>
 80089f2:	2800      	cmp	r0, #0
 80089f4:	f47f ae41 	bne.w	800867a <_svfprintf_r+0x1f2>
 80089f8:	3d10      	subs	r5, #16
 80089fa:	2d10      	cmp	r5, #16
 80089fc:	9a25      	ldr	r2, [sp, #148]	; 0x94
 80089fe:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8008a00:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
 8008a04:	dce7      	bgt.n	80089d6 <_svfprintf_r+0x54e>
 8008a06:	4614      	mov	r4, r2
 8008a08:	3301      	adds	r3, #1
 8008a0a:	442c      	add	r4, r5
 8008a0c:	2b07      	cmp	r3, #7
 8008a0e:	9425      	str	r4, [sp, #148]	; 0x94
 8008a10:	9324      	str	r3, [sp, #144]	; 0x90
 8008a12:	f8c9 7000 	str.w	r7, [r9]
 8008a16:	f8c9 5004 	str.w	r5, [r9, #4]
 8008a1a:	dd08      	ble.n	8008a2e <_svfprintf_r+0x5a6>
 8008a1c:	aa23      	add	r2, sp, #140	; 0x8c
 8008a1e:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008a20:	980a      	ldr	r0, [sp, #40]	; 0x28
 8008a22:	f005 f97f 	bl	800dd24 <__ssprint_r>
 8008a26:	2800      	cmp	r0, #0
 8008a28:	f47f ae27 	bne.w	800867a <_svfprintf_r+0x1f2>
 8008a2c:	9c25      	ldr	r4, [sp, #148]	; 0x94
 8008a2e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008a30:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8008a32:	9908      	ldr	r1, [sp, #32]
 8008a34:	428a      	cmp	r2, r1
 8008a36:	bfac      	ite	ge
 8008a38:	189b      	addge	r3, r3, r2
 8008a3a:	185b      	addlt	r3, r3, r1
 8008a3c:	930b      	str	r3, [sp, #44]	; 0x2c
 8008a3e:	2c00      	cmp	r4, #0
 8008a40:	f040 82d4 	bne.w	8008fec <_svfprintf_r+0xb64>
 8008a44:	2300      	movs	r3, #0
 8008a46:	9324      	str	r3, [sp, #144]	; 0x90
 8008a48:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
 8008a4c:	e542      	b.n	80084d4 <_svfprintf_r+0x4c>
 8008a4e:	9311      	str	r3, [sp, #68]	; 0x44
 8008a50:	46ab      	mov	fp, r5
 8008a52:	2a00      	cmp	r2, #0
 8008a54:	f041 8051 	bne.w	8009afa <_svfprintf_r+0x1672>
 8008a58:	9f0e      	ldr	r7, [sp, #56]	; 0x38
 8008a5a:	3707      	adds	r7, #7
 8008a5c:	f027 0307 	bic.w	r3, r7, #7
 8008a60:	f103 0208 	add.w	r2, r3, #8
 8008a64:	920e      	str	r2, [sp, #56]	; 0x38
 8008a66:	681a      	ldr	r2, [r3, #0]
 8008a68:	9214      	str	r2, [sp, #80]	; 0x50
 8008a6a:	685b      	ldr	r3, [r3, #4]
 8008a6c:	9315      	str	r3, [sp, #84]	; 0x54
 8008a6e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008a70:	9d14      	ldr	r5, [sp, #80]	; 0x50
 8008a72:	f023 4400 	bic.w	r4, r3, #2147483648	; 0x80000000
 8008a76:	4628      	mov	r0, r5
 8008a78:	4621      	mov	r1, r4
 8008a7a:	f04f 32ff 	mov.w	r2, #4294967295
 8008a7e:	4b8d      	ldr	r3, [pc, #564]	; (8008cb4 <_svfprintf_r+0x82c>)
 8008a80:	f7f8 fb90 	bl	80011a4 <__aeabi_dcmpun>
 8008a84:	2800      	cmp	r0, #0
 8008a86:	f040 84c2 	bne.w	800940e <_svfprintf_r+0xf86>
 8008a8a:	4628      	mov	r0, r5
 8008a8c:	4621      	mov	r1, r4
 8008a8e:	f04f 32ff 	mov.w	r2, #4294967295
 8008a92:	4b88      	ldr	r3, [pc, #544]	; (8008cb4 <_svfprintf_r+0x82c>)
 8008a94:	f7f8 fb68 	bl	8001168 <__aeabi_dcmple>
 8008a98:	2800      	cmp	r0, #0
 8008a9a:	f040 84b8 	bne.w	800940e <_svfprintf_r+0xf86>
 8008a9e:	9814      	ldr	r0, [sp, #80]	; 0x50
 8008aa0:	9915      	ldr	r1, [sp, #84]	; 0x54
 8008aa2:	2200      	movs	r2, #0
 8008aa4:	2300      	movs	r3, #0
 8008aa6:	f7f8 fb55 	bl	8001154 <__aeabi_dcmplt>
 8008aaa:	2800      	cmp	r0, #0
 8008aac:	f040 874f 	bne.w	800994e <_svfprintf_r+0x14c6>
 8008ab0:	f89d 706f 	ldrb.w	r7, [sp, #111]	; 0x6f
 8008ab4:	4e80      	ldr	r6, [pc, #512]	; (8008cb8 <_svfprintf_r+0x830>)
 8008ab6:	4b81      	ldr	r3, [pc, #516]	; (8008cbc <_svfprintf_r+0x834>)
 8008ab8:	9907      	ldr	r1, [sp, #28]
 8008aba:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8008abe:	9107      	str	r1, [sp, #28]
 8008ac0:	9911      	ldr	r1, [sp, #68]	; 0x44
 8008ac2:	2203      	movs	r2, #3
 8008ac4:	f04f 0b00 	mov.w	fp, #0
 8008ac8:	9208      	str	r2, [sp, #32]
 8008aca:	2947      	cmp	r1, #71	; 0x47
 8008acc:	bfd8      	it	le
 8008ace:	461e      	movle	r6, r3
 8008ad0:	920d      	str	r2, [sp, #52]	; 0x34
 8008ad2:	f8cd b04c 	str.w	fp, [sp, #76]	; 0x4c
 8008ad6:	e69d      	b.n	8008814 <_svfprintf_r+0x38c>
 8008ad8:	9b07      	ldr	r3, [sp, #28]
 8008ada:	f043 0308 	orr.w	r3, r3, #8
 8008ade:	9307      	str	r3, [sp, #28]
 8008ae0:	f898 3000 	ldrb.w	r3, [r8]
 8008ae4:	e529      	b.n	800853a <_svfprintf_r+0xb2>
 8008ae6:	9311      	str	r3, [sp, #68]	; 0x44
 8008ae8:	46ab      	mov	fp, r5
 8008aea:	2a00      	cmp	r2, #0
 8008aec:	f041 8011 	bne.w	8009b12 <_svfprintf_r+0x168a>
 8008af0:	9b07      	ldr	r3, [sp, #28]
 8008af2:	f043 0310 	orr.w	r3, r3, #16
 8008af6:	9307      	str	r3, [sp, #28]
 8008af8:	9a07      	ldr	r2, [sp, #28]
 8008afa:	f012 0320 	ands.w	r3, r2, #32
 8008afe:	f47f add2 	bne.w	80086a6 <_svfprintf_r+0x21e>
 8008b02:	9907      	ldr	r1, [sp, #28]
 8008b04:	f011 0210 	ands.w	r2, r1, #16
 8008b08:	f000 852c 	beq.w	8009564 <_svfprintf_r+0x10dc>
 8008b0c:	980e      	ldr	r0, [sp, #56]	; 0x38
 8008b0e:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
 8008b12:	f1bb 0f00 	cmp.w	fp, #0
 8008b16:	6804      	ldr	r4, [r0, #0]
 8008b18:	f100 0704 	add.w	r7, r0, #4
 8008b1c:	f04f 0500 	mov.w	r5, #0
 8008b20:	f2c0 8548 	blt.w	80095b4 <_svfprintf_r+0x112c>
 8008b24:	460a      	mov	r2, r1
 8008b26:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8008b2a:	9207      	str	r2, [sp, #28]
 8008b2c:	ea54 0205 	orrs.w	r2, r4, r5
 8008b30:	970e      	str	r7, [sp, #56]	; 0x38
 8008b32:	f000 8143 	beq.w	8008dbc <_svfprintf_r+0x934>
 8008b36:	461f      	mov	r7, r3
 8008b38:	e5cb      	b.n	80086d2 <_svfprintf_r+0x24a>
 8008b3a:	9311      	str	r3, [sp, #68]	; 0x44
 8008b3c:	46ab      	mov	fp, r5
 8008b3e:	2a00      	cmp	r2, #0
 8008b40:	f040 87e3 	bne.w	8009b0a <_svfprintf_r+0x1682>
 8008b44:	9b07      	ldr	r3, [sp, #28]
 8008b46:	f043 0310 	orr.w	r3, r3, #16
 8008b4a:	9307      	str	r3, [sp, #28]
 8008b4c:	9a07      	ldr	r2, [sp, #28]
 8008b4e:	f012 0320 	ands.w	r3, r2, #32
 8008b52:	f000 8332 	beq.w	80091ba <_svfprintf_r+0xd32>
 8008b56:	9f0e      	ldr	r7, [sp, #56]	; 0x38
 8008b58:	3707      	adds	r7, #7
 8008b5a:	f027 0307 	bic.w	r3, r7, #7
 8008b5e:	2700      	movs	r7, #0
 8008b60:	f103 0108 	add.w	r1, r3, #8
 8008b64:	45bb      	cmp	fp, r7
 8008b66:	910e      	str	r1, [sp, #56]	; 0x38
 8008b68:	e9d3 4500 	ldrd	r4, r5, [r3]
 8008b6c:	f88d 706f 	strb.w	r7, [sp, #111]	; 0x6f
 8008b70:	f2c0 835c 	blt.w	800922c <_svfprintf_r+0xda4>
 8008b74:	f022 0380 	bic.w	r3, r2, #128	; 0x80
 8008b78:	9307      	str	r3, [sp, #28]
 8008b7a:	ea54 0305 	orrs.w	r3, r4, r5
 8008b7e:	f47f ae25 	bne.w	80087cc <_svfprintf_r+0x344>
 8008b82:	f1bb 0f00 	cmp.w	fp, #0
 8008b86:	f000 80fe 	beq.w	8008d86 <_svfprintf_r+0x8fe>
 8008b8a:	2400      	movs	r4, #0
 8008b8c:	ae40      	add	r6, sp, #256	; 0x100
 8008b8e:	3430      	adds	r4, #48	; 0x30
 8008b90:	f806 4d41 	strb.w	r4, [r6, #-65]!
 8008b94:	e634      	b.n	8008800 <_svfprintf_r+0x378>
 8008b96:	9311      	str	r3, [sp, #68]	; 0x44
 8008b98:	46ab      	mov	fp, r5
 8008b9a:	2a00      	cmp	r2, #0
 8008b9c:	f040 8797 	bne.w	8009ace <_svfprintf_r+0x1646>
 8008ba0:	9b07      	ldr	r3, [sp, #28]
 8008ba2:	4847      	ldr	r0, [pc, #284]	; (8008cc0 <_svfprintf_r+0x838>)
 8008ba4:	069d      	lsls	r5, r3, #26
 8008ba6:	f140 8097 	bpl.w	8008cd8 <_svfprintf_r+0x850>
 8008baa:	9f0e      	ldr	r7, [sp, #56]	; 0x38
 8008bac:	3707      	adds	r7, #7
 8008bae:	f027 0307 	bic.w	r3, r7, #7
 8008bb2:	e9d3 4500 	ldrd	r4, r5, [r3]
 8008bb6:	f103 0208 	add.w	r2, r3, #8
 8008bba:	920e      	str	r2, [sp, #56]	; 0x38
 8008bbc:	9a07      	ldr	r2, [sp, #28]
 8008bbe:	f012 0701 	ands.w	r7, r2, #1
 8008bc2:	f000 8241 	beq.w	8009048 <_svfprintf_r+0xbc0>
 8008bc6:	ea54 0305 	orrs.w	r3, r4, r5
 8008bca:	f000 8505 	beq.w	80095d8 <_svfprintf_r+0x1150>
 8008bce:	f89d 2044 	ldrb.w	r2, [sp, #68]	; 0x44
 8008bd2:	f88d 2071 	strb.w	r2, [sp, #113]	; 0x71
 8008bd6:	2700      	movs	r7, #0
 8008bd8:	9a07      	ldr	r2, [sp, #28]
 8008bda:	f88d 706f 	strb.w	r7, [sp, #111]	; 0x6f
 8008bde:	2330      	movs	r3, #48	; 0x30
 8008be0:	45bb      	cmp	fp, r7
 8008be2:	f88d 3070 	strb.w	r3, [sp, #112]	; 0x70
 8008be6:	f042 0302 	orr.w	r3, r2, #2
 8008bea:	f2c0 86b5 	blt.w	8009958 <_svfprintf_r+0x14d0>
 8008bee:	f022 0380 	bic.w	r3, r2, #128	; 0x80
 8008bf2:	f043 0302 	orr.w	r3, r3, #2
 8008bf6:	9307      	str	r3, [sp, #28]
 8008bf8:	ae30      	add	r6, sp, #192	; 0xc0
 8008bfa:	0923      	lsrs	r3, r4, #4
 8008bfc:	f004 010f 	and.w	r1, r4, #15
 8008c00:	ea43 7305 	orr.w	r3, r3, r5, lsl #28
 8008c04:	092a      	lsrs	r2, r5, #4
 8008c06:	461c      	mov	r4, r3
 8008c08:	4615      	mov	r5, r2
 8008c0a:	5c43      	ldrb	r3, [r0, r1]
 8008c0c:	f806 3d01 	strb.w	r3, [r6, #-1]!
 8008c10:	ea54 0305 	orrs.w	r3, r4, r5
 8008c14:	d1f1      	bne.n	8008bfa <_svfprintf_r+0x772>
 8008c16:	e5f3      	b.n	8008800 <_svfprintf_r+0x378>
 8008c18:	990e      	ldr	r1, [sp, #56]	; 0x38
 8008c1a:	9311      	str	r3, [sp, #68]	; 0x44
 8008c1c:	680a      	ldr	r2, [r1, #0]
 8008c1e:	f88d 2098 	strb.w	r2, [sp, #152]	; 0x98
 8008c22:	2300      	movs	r3, #0
 8008c24:	460a      	mov	r2, r1
 8008c26:	461f      	mov	r7, r3
 8008c28:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
 8008c2c:	3204      	adds	r2, #4
 8008c2e:	2301      	movs	r3, #1
 8008c30:	9308      	str	r3, [sp, #32]
 8008c32:	46bb      	mov	fp, r7
 8008c34:	9713      	str	r7, [sp, #76]	; 0x4c
 8008c36:	920e      	str	r2, [sp, #56]	; 0x38
 8008c38:	930d      	str	r3, [sp, #52]	; 0x34
 8008c3a:	ae26      	add	r6, sp, #152	; 0x98
 8008c3c:	e5ee      	b.n	800881c <_svfprintf_r+0x394>
 8008c3e:	9311      	str	r3, [sp, #68]	; 0x44
 8008c40:	46ab      	mov	fp, r5
 8008c42:	2a00      	cmp	r2, #0
 8008c44:	f43f ada0 	beq.w	8008788 <_svfprintf_r+0x300>
 8008c48:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
 8008c4c:	e59c      	b.n	8008788 <_svfprintf_r+0x300>
 8008c4e:	9b07      	ldr	r3, [sp, #28]
 8008c50:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008c54:	9307      	str	r3, [sp, #28]
 8008c56:	f898 3000 	ldrb.w	r3, [r8]
 8008c5a:	e46e      	b.n	800853a <_svfprintf_r+0xb2>
 8008c5c:	f898 3000 	ldrb.w	r3, [r8]
 8008c60:	2900      	cmp	r1, #0
 8008c62:	f47f ac6a 	bne.w	800853a <_svfprintf_r+0xb2>
 8008c66:	2201      	movs	r2, #1
 8008c68:	2120      	movs	r1, #32
 8008c6a:	e466      	b.n	800853a <_svfprintf_r+0xb2>
 8008c6c:	9b07      	ldr	r3, [sp, #28]
 8008c6e:	f043 0301 	orr.w	r3, r3, #1
 8008c72:	9307      	str	r3, [sp, #28]
 8008c74:	f898 3000 	ldrb.w	r3, [r8]
 8008c78:	e45f      	b.n	800853a <_svfprintf_r+0xb2>
 8008c7a:	9c0e      	ldr	r4, [sp, #56]	; 0x38
 8008c7c:	6823      	ldr	r3, [r4, #0]
 8008c7e:	930c      	str	r3, [sp, #48]	; 0x30
 8008c80:	4618      	mov	r0, r3
 8008c82:	2800      	cmp	r0, #0
 8008c84:	4623      	mov	r3, r4
 8008c86:	f103 0304 	add.w	r3, r3, #4
 8008c8a:	f6ff acb8 	blt.w	80085fe <_svfprintf_r+0x176>
 8008c8e:	930e      	str	r3, [sp, #56]	; 0x38
 8008c90:	f898 3000 	ldrb.w	r3, [r8]
 8008c94:	e451      	b.n	800853a <_svfprintf_r+0xb2>
 8008c96:	f898 3000 	ldrb.w	r3, [r8]
 8008c9a:	2201      	movs	r2, #1
 8008c9c:	212b      	movs	r1, #43	; 0x2b
 8008c9e:	e44c      	b.n	800853a <_svfprintf_r+0xb2>
 8008ca0:	9311      	str	r3, [sp, #68]	; 0x44
 8008ca2:	46ab      	mov	fp, r5
 8008ca4:	2a00      	cmp	r2, #0
 8008ca6:	f43f af51 	beq.w	8008b4c <_svfprintf_r+0x6c4>
 8008caa:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
 8008cae:	e74d      	b.n	8008b4c <_svfprintf_r+0x6c4>
 8008cb0:	0800e8a0 	.word	0x0800e8a0
 8008cb4:	7fefffff 	.word	0x7fefffff
 8008cb8:	0800e860 	.word	0x0800e860
 8008cbc:	0800e85c 	.word	0x0800e85c
 8008cc0:	0800e86c 	.word	0x0800e86c
 8008cc4:	9311      	str	r3, [sp, #68]	; 0x44
 8008cc6:	46ab      	mov	fp, r5
 8008cc8:	2a00      	cmp	r2, #0
 8008cca:	f040 872a 	bne.w	8009b22 <_svfprintf_r+0x169a>
 8008cce:	9b07      	ldr	r3, [sp, #28]
 8008cd0:	4899      	ldr	r0, [pc, #612]	; (8008f38 <_svfprintf_r+0xab0>)
 8008cd2:	069d      	lsls	r5, r3, #26
 8008cd4:	f53f af69 	bmi.w	8008baa <_svfprintf_r+0x722>
 8008cd8:	9b07      	ldr	r3, [sp, #28]
 8008cda:	06dc      	lsls	r4, r3, #27
 8008cdc:	f140 8435 	bpl.w	800954a <_svfprintf_r+0x10c2>
 8008ce0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8008ce2:	4613      	mov	r3, r2
 8008ce4:	3304      	adds	r3, #4
 8008ce6:	6814      	ldr	r4, [r2, #0]
 8008ce8:	930e      	str	r3, [sp, #56]	; 0x38
 8008cea:	2500      	movs	r5, #0
 8008cec:	e766      	b.n	8008bbc <_svfprintf_r+0x734>
 8008cee:	f898 3000 	ldrb.w	r3, [r8]
 8008cf2:	2b6c      	cmp	r3, #108	; 0x6c
 8008cf4:	f000 84e2 	beq.w	80096bc <_svfprintf_r+0x1234>
 8008cf8:	9807      	ldr	r0, [sp, #28]
 8008cfa:	f040 0010 	orr.w	r0, r0, #16
 8008cfe:	9007      	str	r0, [sp, #28]
 8008d00:	e41b      	b.n	800853a <_svfprintf_r+0xb2>
 8008d02:	2a00      	cmp	r2, #0
 8008d04:	f040 8709 	bne.w	8009b1a <_svfprintf_r+0x1692>
 8008d08:	9b07      	ldr	r3, [sp, #28]
 8008d0a:	069b      	lsls	r3, r3, #26
 8008d0c:	f140 8406 	bpl.w	800951c <_svfprintf_r+0x1094>
 8008d10:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8008d12:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8008d14:	6813      	ldr	r3, [r2, #0]
 8008d16:	17cd      	asrs	r5, r1, #31
 8008d18:	4608      	mov	r0, r1
 8008d1a:	3204      	adds	r2, #4
 8008d1c:	4629      	mov	r1, r5
 8008d1e:	920e      	str	r2, [sp, #56]	; 0x38
 8008d20:	e9c3 0100 	strd	r0, r1, [r3]
 8008d24:	f7ff bbd6 	b.w	80084d4 <_svfprintf_r+0x4c>
 8008d28:	9b07      	ldr	r3, [sp, #28]
 8008d2a:	f043 0320 	orr.w	r3, r3, #32
 8008d2e:	9307      	str	r3, [sp, #28]
 8008d30:	f898 3000 	ldrb.w	r3, [r8]
 8008d34:	e401      	b.n	800853a <_svfprintf_r+0xb2>
 8008d36:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8008d38:	9311      	str	r3, [sp, #68]	; 0x44
 8008d3a:	6816      	ldr	r6, [r2, #0]
 8008d3c:	2400      	movs	r4, #0
 8008d3e:	f88d 406f 	strb.w	r4, [sp, #111]	; 0x6f
 8008d42:	1d17      	adds	r7, r2, #4
 8008d44:	2e00      	cmp	r6, #0
 8008d46:	f000 85cd 	beq.w	80098e4 <_svfprintf_r+0x145c>
 8008d4a:	2d00      	cmp	r5, #0
 8008d4c:	f2c0 8518 	blt.w	8009780 <_svfprintf_r+0x12f8>
 8008d50:	462a      	mov	r2, r5
 8008d52:	4621      	mov	r1, r4
 8008d54:	4630      	mov	r0, r6
 8008d56:	f7f7 fd83 	bl	8000860 <memchr>
 8008d5a:	2800      	cmp	r0, #0
 8008d5c:	f000 862a 	beq.w	80099b4 <_svfprintf_r+0x152c>
 8008d60:	1b83      	subs	r3, r0, r6
 8008d62:	930d      	str	r3, [sp, #52]	; 0x34
 8008d64:	46a3      	mov	fp, r4
 8008d66:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8008d6a:	970e      	str	r7, [sp, #56]	; 0x38
 8008d6c:	9308      	str	r3, [sp, #32]
 8008d6e:	f8cd b04c 	str.w	fp, [sp, #76]	; 0x4c
 8008d72:	f89d 706f 	ldrb.w	r7, [sp, #111]	; 0x6f
 8008d76:	e54d      	b.n	8008814 <_svfprintf_r+0x38c>
 8008d78:	486f      	ldr	r0, [pc, #444]	; (8008f38 <_svfprintf_r+0xab0>)
 8008d7a:	9211      	str	r2, [sp, #68]	; 0x44
 8008d7c:	f1bb 0f00 	cmp.w	fp, #0
 8008d80:	f040 8173 	bne.w	800906a <_svfprintf_r+0xbe2>
 8008d84:	465f      	mov	r7, fp
 8008d86:	f04f 0b00 	mov.w	fp, #0
 8008d8a:	f8cd b034 	str.w	fp, [sp, #52]	; 0x34
 8008d8e:	ae30      	add	r6, sp, #192	; 0xc0
 8008d90:	e539      	b.n	8008806 <_svfprintf_r+0x37e>
 8008d92:	9311      	str	r3, [sp, #68]	; 0x44
 8008d94:	2a00      	cmp	r2, #0
 8008d96:	f040 86ac 	bne.w	8009af2 <_svfprintf_r+0x166a>
 8008d9a:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8008d9c:	2a00      	cmp	r2, #0
 8008d9e:	f43f ac65 	beq.w	800866c <_svfprintf_r+0x1e4>
 8008da2:	2300      	movs	r3, #0
 8008da4:	2101      	movs	r1, #1
 8008da6:	461f      	mov	r7, r3
 8008da8:	9108      	str	r1, [sp, #32]
 8008daa:	f88d 2098 	strb.w	r2, [sp, #152]	; 0x98
 8008dae:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
 8008db2:	469b      	mov	fp, r3
 8008db4:	9313      	str	r3, [sp, #76]	; 0x4c
 8008db6:	910d      	str	r1, [sp, #52]	; 0x34
 8008db8:	ae26      	add	r6, sp, #152	; 0x98
 8008dba:	e52f      	b.n	800881c <_svfprintf_r+0x394>
 8008dbc:	f1bb 0f00 	cmp.w	fp, #0
 8008dc0:	f000 8603 	beq.w	80099ca <_svfprintf_r+0x1542>
 8008dc4:	2700      	movs	r7, #0
 8008dc6:	2400      	movs	r4, #0
 8008dc8:	2500      	movs	r5, #0
 8008dca:	e482      	b.n	80086d2 <_svfprintf_r+0x24a>
 8008dcc:	485a      	ldr	r0, [pc, #360]	; (8008f38 <_svfprintf_r+0xab0>)
 8008dce:	9307      	str	r3, [sp, #28]
 8008dd0:	9211      	str	r2, [sp, #68]	; 0x44
 8008dd2:	ea54 0305 	orrs.w	r3, r4, r5
 8008dd6:	970e      	str	r7, [sp, #56]	; 0x38
 8008dd8:	f04f 0700 	mov.w	r7, #0
 8008ddc:	f47f af0c 	bne.w	8008bf8 <_svfprintf_r+0x770>
 8008de0:	2400      	movs	r4, #0
 8008de2:	2500      	movs	r5, #0
 8008de4:	e708      	b.n	8008bf8 <_svfprintf_r+0x770>
 8008de6:	9c25      	ldr	r4, [sp, #148]	; 0x94
 8008de8:	e568      	b.n	80088bc <_svfprintf_r+0x434>
 8008dea:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8008dec:	2b65      	cmp	r3, #101	; 0x65
 8008dee:	f340 80a9 	ble.w	8008f44 <_svfprintf_r+0xabc>
 8008df2:	9814      	ldr	r0, [sp, #80]	; 0x50
 8008df4:	9915      	ldr	r1, [sp, #84]	; 0x54
 8008df6:	2200      	movs	r2, #0
 8008df8:	2300      	movs	r3, #0
 8008dfa:	f7f8 f9a1 	bl	8001140 <__aeabi_dcmpeq>
 8008dfe:	2800      	cmp	r0, #0
 8008e00:	f000 8135 	beq.w	800906e <_svfprintf_r+0xbe6>
 8008e04:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8008e06:	4a4d      	ldr	r2, [pc, #308]	; (8008f3c <_svfprintf_r+0xab4>)
 8008e08:	f8c9 2000 	str.w	r2, [r9]
 8008e0c:	3301      	adds	r3, #1
 8008e0e:	3401      	adds	r4, #1
 8008e10:	2201      	movs	r2, #1
 8008e12:	2b07      	cmp	r3, #7
 8008e14:	9425      	str	r4, [sp, #148]	; 0x94
 8008e16:	9324      	str	r3, [sp, #144]	; 0x90
 8008e18:	f8c9 2004 	str.w	r2, [r9, #4]
 8008e1c:	f300 83e8 	bgt.w	80095f0 <_svfprintf_r+0x1168>
 8008e20:	f109 0908 	add.w	r9, r9, #8
 8008e24:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8008e26:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8008e28:	4293      	cmp	r3, r2
 8008e2a:	db03      	blt.n	8008e34 <_svfprintf_r+0x9ac>
 8008e2c:	9b07      	ldr	r3, [sp, #28]
 8008e2e:	07db      	lsls	r3, r3, #31
 8008e30:	f57f adba 	bpl.w	80089a8 <_svfprintf_r+0x520>
 8008e34:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8008e36:	9916      	ldr	r1, [sp, #88]	; 0x58
 8008e38:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8008e3a:	f8c9 2000 	str.w	r2, [r9]
 8008e3e:	3301      	adds	r3, #1
 8008e40:	440c      	add	r4, r1
 8008e42:	2b07      	cmp	r3, #7
 8008e44:	9425      	str	r4, [sp, #148]	; 0x94
 8008e46:	f8c9 1004 	str.w	r1, [r9, #4]
 8008e4a:	9324      	str	r3, [sp, #144]	; 0x90
 8008e4c:	f300 8440 	bgt.w	80096d0 <_svfprintf_r+0x1248>
 8008e50:	f109 0908 	add.w	r9, r9, #8
 8008e54:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8008e56:	1e5d      	subs	r5, r3, #1
 8008e58:	2d00      	cmp	r5, #0
 8008e5a:	f77f ada5 	ble.w	80089a8 <_svfprintf_r+0x520>
 8008e5e:	4a38      	ldr	r2, [pc, #224]	; (8008f40 <_svfprintf_r+0xab8>)
 8008e60:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8008e62:	920f      	str	r2, [sp, #60]	; 0x3c
 8008e64:	2d10      	cmp	r5, #16
 8008e66:	f340 81e6 	ble.w	8009236 <_svfprintf_r+0xdae>
 8008e6a:	2610      	movs	r6, #16
 8008e6c:	9f0a      	ldr	r7, [sp, #40]	; 0x28
 8008e6e:	f8dd b024 	ldr.w	fp, [sp, #36]	; 0x24
 8008e72:	e005      	b.n	8008e80 <_svfprintf_r+0x9f8>
 8008e74:	f109 0908 	add.w	r9, r9, #8
 8008e78:	3d10      	subs	r5, #16
 8008e7a:	2d10      	cmp	r5, #16
 8008e7c:	f340 81db 	ble.w	8009236 <_svfprintf_r+0xdae>
 8008e80:	3301      	adds	r3, #1
 8008e82:	3410      	adds	r4, #16
 8008e84:	2b07      	cmp	r3, #7
 8008e86:	9425      	str	r4, [sp, #148]	; 0x94
 8008e88:	9324      	str	r3, [sp, #144]	; 0x90
 8008e8a:	f8c9 a000 	str.w	sl, [r9]
 8008e8e:	f8c9 6004 	str.w	r6, [r9, #4]
 8008e92:	ddef      	ble.n	8008e74 <_svfprintf_r+0x9ec>
 8008e94:	aa23      	add	r2, sp, #140	; 0x8c
 8008e96:	4659      	mov	r1, fp
 8008e98:	4638      	mov	r0, r7
 8008e9a:	f004 ff43 	bl	800dd24 <__ssprint_r>
 8008e9e:	2800      	cmp	r0, #0
 8008ea0:	f47f abeb 	bne.w	800867a <_svfprintf_r+0x1f2>
 8008ea4:	9c25      	ldr	r4, [sp, #148]	; 0x94
 8008ea6:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8008ea8:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
 8008eac:	e7e4      	b.n	8008e78 <_svfprintf_r+0x9f0>
 8008eae:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008eb0:	9a08      	ldr	r2, [sp, #32]
 8008eb2:	1a9f      	subs	r7, r3, r2
 8008eb4:	2f00      	cmp	r7, #0
 8008eb6:	f77f ad25 	ble.w	8008904 <_svfprintf_r+0x47c>
 8008eba:	4a21      	ldr	r2, [pc, #132]	; (8008f40 <_svfprintf_r+0xab8>)
 8008ebc:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8008ebe:	920f      	str	r2, [sp, #60]	; 0x3c
 8008ec0:	2f10      	cmp	r7, #16
 8008ec2:	dd2b      	ble.n	8008f1c <_svfprintf_r+0xa94>
 8008ec4:	464a      	mov	r2, r9
 8008ec6:	4621      	mov	r1, r4
 8008ec8:	46b9      	mov	r9, r7
 8008eca:	2510      	movs	r5, #16
 8008ecc:	4637      	mov	r7, r6
 8008ece:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8008ed0:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8008ed2:	e006      	b.n	8008ee2 <_svfprintf_r+0xa5a>
 8008ed4:	f1a9 0910 	sub.w	r9, r9, #16
 8008ed8:	f1b9 0f10 	cmp.w	r9, #16
 8008edc:	f102 0208 	add.w	r2, r2, #8
 8008ee0:	dd18      	ble.n	8008f14 <_svfprintf_r+0xa8c>
 8008ee2:	3301      	adds	r3, #1
 8008ee4:	3110      	adds	r1, #16
 8008ee6:	2b07      	cmp	r3, #7
 8008ee8:	9125      	str	r1, [sp, #148]	; 0x94
 8008eea:	9324      	str	r3, [sp, #144]	; 0x90
 8008eec:	f8c2 a000 	str.w	sl, [r2]
 8008ef0:	6055      	str	r5, [r2, #4]
 8008ef2:	ddef      	ble.n	8008ed4 <_svfprintf_r+0xa4c>
 8008ef4:	aa23      	add	r2, sp, #140	; 0x8c
 8008ef6:	4631      	mov	r1, r6
 8008ef8:	4620      	mov	r0, r4
 8008efa:	f004 ff13 	bl	800dd24 <__ssprint_r>
 8008efe:	2800      	cmp	r0, #0
 8008f00:	f47f abbb 	bne.w	800867a <_svfprintf_r+0x1f2>
 8008f04:	f1a9 0910 	sub.w	r9, r9, #16
 8008f08:	f1b9 0f10 	cmp.w	r9, #16
 8008f0c:	9925      	ldr	r1, [sp, #148]	; 0x94
 8008f0e:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8008f10:	aa30      	add	r2, sp, #192	; 0xc0
 8008f12:	dce6      	bgt.n	8008ee2 <_svfprintf_r+0xa5a>
 8008f14:	463e      	mov	r6, r7
 8008f16:	460c      	mov	r4, r1
 8008f18:	464f      	mov	r7, r9
 8008f1a:	4691      	mov	r9, r2
 8008f1c:	3301      	adds	r3, #1
 8008f1e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8008f20:	9324      	str	r3, [sp, #144]	; 0x90
 8008f22:	443c      	add	r4, r7
 8008f24:	2b07      	cmp	r3, #7
 8008f26:	9425      	str	r4, [sp, #148]	; 0x94
 8008f28:	e889 0084 	stmia.w	r9, {r2, r7}
 8008f2c:	f300 8245 	bgt.w	80093ba <_svfprintf_r+0xf32>
 8008f30:	f109 0908 	add.w	r9, r9, #8
 8008f34:	e4e6      	b.n	8008904 <_svfprintf_r+0x47c>
 8008f36:	bf00      	nop
 8008f38:	0800e880 	.word	0x0800e880
 8008f3c:	0800e89c 	.word	0x0800e89c
 8008f40:	0800e84c 	.word	0x0800e84c
 8008f44:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8008f46:	9d24      	ldr	r5, [sp, #144]	; 0x90
 8008f48:	2b01      	cmp	r3, #1
 8008f4a:	f340 8208 	ble.w	800935e <_svfprintf_r+0xed6>
 8008f4e:	3501      	adds	r5, #1
 8008f50:	3401      	adds	r4, #1
 8008f52:	2301      	movs	r3, #1
 8008f54:	2d07      	cmp	r5, #7
 8008f56:	9425      	str	r4, [sp, #148]	; 0x94
 8008f58:	9524      	str	r5, [sp, #144]	; 0x90
 8008f5a:	f8c9 6000 	str.w	r6, [r9]
 8008f5e:	f8c9 3004 	str.w	r3, [r9, #4]
 8008f62:	f300 820d 	bgt.w	8009380 <_svfprintf_r+0xef8>
 8008f66:	f109 0908 	add.w	r9, r9, #8
 8008f6a:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8008f6c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8008f6e:	f8c9 3000 	str.w	r3, [r9]
 8008f72:	3501      	adds	r5, #1
 8008f74:	4414      	add	r4, r2
 8008f76:	2d07      	cmp	r5, #7
 8008f78:	9425      	str	r4, [sp, #148]	; 0x94
 8008f7a:	9524      	str	r5, [sp, #144]	; 0x90
 8008f7c:	f8c9 2004 	str.w	r2, [r9, #4]
 8008f80:	f300 820e 	bgt.w	80093a0 <_svfprintf_r+0xf18>
 8008f84:	f109 0908 	add.w	r9, r9, #8
 8008f88:	2300      	movs	r3, #0
 8008f8a:	9814      	ldr	r0, [sp, #80]	; 0x50
 8008f8c:	9915      	ldr	r1, [sp, #84]	; 0x54
 8008f8e:	2200      	movs	r2, #0
 8008f90:	f7f8 f8d6 	bl	8001140 <__aeabi_dcmpeq>
 8008f94:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8008f96:	2800      	cmp	r0, #0
 8008f98:	f040 80c3 	bne.w	8009122 <_svfprintf_r+0xc9a>
 8008f9c:	3b01      	subs	r3, #1
 8008f9e:	3501      	adds	r5, #1
 8008fa0:	3601      	adds	r6, #1
 8008fa2:	441c      	add	r4, r3
 8008fa4:	2d07      	cmp	r5, #7
 8008fa6:	9524      	str	r5, [sp, #144]	; 0x90
 8008fa8:	9425      	str	r4, [sp, #148]	; 0x94
 8008faa:	f8c9 6000 	str.w	r6, [r9]
 8008fae:	f8c9 3004 	str.w	r3, [r9, #4]
 8008fb2:	f300 80f5 	bgt.w	80091a0 <_svfprintf_r+0xd18>
 8008fb6:	f109 0908 	add.w	r9, r9, #8
 8008fba:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8008fbc:	f8c9 2004 	str.w	r2, [r9, #4]
 8008fc0:	3501      	adds	r5, #1
 8008fc2:	4414      	add	r4, r2
 8008fc4:	ab1f      	add	r3, sp, #124	; 0x7c
 8008fc6:	2d07      	cmp	r5, #7
 8008fc8:	9425      	str	r4, [sp, #148]	; 0x94
 8008fca:	9524      	str	r5, [sp, #144]	; 0x90
 8008fcc:	f8c9 3000 	str.w	r3, [r9]
 8008fd0:	f77f ace8 	ble.w	80089a4 <_svfprintf_r+0x51c>
 8008fd4:	aa23      	add	r2, sp, #140	; 0x8c
 8008fd6:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008fd8:	980a      	ldr	r0, [sp, #40]	; 0x28
 8008fda:	f004 fea3 	bl	800dd24 <__ssprint_r>
 8008fde:	2800      	cmp	r0, #0
 8008fe0:	f47f ab4b 	bne.w	800867a <_svfprintf_r+0x1f2>
 8008fe4:	9c25      	ldr	r4, [sp, #148]	; 0x94
 8008fe6:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
 8008fea:	e4dd      	b.n	80089a8 <_svfprintf_r+0x520>
 8008fec:	aa23      	add	r2, sp, #140	; 0x8c
 8008fee:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008ff0:	980a      	ldr	r0, [sp, #40]	; 0x28
 8008ff2:	f004 fe97 	bl	800dd24 <__ssprint_r>
 8008ff6:	2800      	cmp	r0, #0
 8008ff8:	f43f ad24 	beq.w	8008a44 <_svfprintf_r+0x5bc>
 8008ffc:	f7ff bb3d 	b.w	800867a <_svfprintf_r+0x1f2>
 8009000:	aa23      	add	r2, sp, #140	; 0x8c
 8009002:	9909      	ldr	r1, [sp, #36]	; 0x24
 8009004:	980a      	ldr	r0, [sp, #40]	; 0x28
 8009006:	f004 fe8d 	bl	800dd24 <__ssprint_r>
 800900a:	2800      	cmp	r0, #0
 800900c:	f47f ab35 	bne.w	800867a <_svfprintf_r+0x1f2>
 8009010:	9c25      	ldr	r4, [sp, #148]	; 0x94
 8009012:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
 8009016:	e4b4      	b.n	8008982 <_svfprintf_r+0x4fa>
 8009018:	aa23      	add	r2, sp, #140	; 0x8c
 800901a:	9909      	ldr	r1, [sp, #36]	; 0x24
 800901c:	980a      	ldr	r0, [sp, #40]	; 0x28
 800901e:	f004 fe81 	bl	800dd24 <__ssprint_r>
 8009022:	2800      	cmp	r0, #0
 8009024:	f47f ab29 	bne.w	800867a <_svfprintf_r+0x1f2>
 8009028:	9c25      	ldr	r4, [sp, #148]	; 0x94
 800902a:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
 800902e:	e455      	b.n	80088dc <_svfprintf_r+0x454>
 8009030:	aa23      	add	r2, sp, #140	; 0x8c
 8009032:	9909      	ldr	r1, [sp, #36]	; 0x24
 8009034:	980a      	ldr	r0, [sp, #40]	; 0x28
 8009036:	f004 fe75 	bl	800dd24 <__ssprint_r>
 800903a:	2800      	cmp	r0, #0
 800903c:	f47f ab1d 	bne.w	800867a <_svfprintf_r+0x1f2>
 8009040:	9c25      	ldr	r4, [sp, #148]	; 0x94
 8009042:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
 8009046:	e459      	b.n	80088fc <_svfprintf_r+0x474>
 8009048:	f1bb 0f00 	cmp.w	fp, #0
 800904c:	f88d 706f 	strb.w	r7, [sp, #111]	; 0x6f
 8009050:	f2c0 82da 	blt.w	8009608 <_svfprintf_r+0x1180>
 8009054:	f022 0380 	bic.w	r3, r2, #128	; 0x80
 8009058:	9307      	str	r3, [sp, #28]
 800905a:	ea54 0305 	orrs.w	r3, r4, r5
 800905e:	f47f adcb 	bne.w	8008bf8 <_svfprintf_r+0x770>
 8009062:	f1bb 0f00 	cmp.w	fp, #0
 8009066:	f43f ae8d 	beq.w	8008d84 <_svfprintf_r+0x8fc>
 800906a:	2700      	movs	r7, #0
 800906c:	e6b8      	b.n	8008de0 <_svfprintf_r+0x958>
 800906e:	9d1d      	ldr	r5, [sp, #116]	; 0x74
 8009070:	2d00      	cmp	r5, #0
 8009072:	f340 82cc 	ble.w	800960e <_svfprintf_r+0x1186>
 8009076:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8009078:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800907a:	4293      	cmp	r3, r2
 800907c:	bfa8      	it	ge
 800907e:	4613      	movge	r3, r2
 8009080:	2b00      	cmp	r3, #0
 8009082:	461d      	mov	r5, r3
 8009084:	dd0d      	ble.n	80090a2 <_svfprintf_r+0xc1a>
 8009086:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8009088:	f8c9 6000 	str.w	r6, [r9]
 800908c:	3301      	adds	r3, #1
 800908e:	442c      	add	r4, r5
 8009090:	2b07      	cmp	r3, #7
 8009092:	9425      	str	r4, [sp, #148]	; 0x94
 8009094:	f8c9 5004 	str.w	r5, [r9, #4]
 8009098:	9324      	str	r3, [sp, #144]	; 0x90
 800909a:	f300 83a3 	bgt.w	80097e4 <_svfprintf_r+0x135c>
 800909e:	f109 0908 	add.w	r9, r9, #8
 80090a2:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80090a4:	2d00      	cmp	r5, #0
 80090a6:	bfa8      	it	ge
 80090a8:	1b5b      	subge	r3, r3, r5
 80090aa:	2b00      	cmp	r3, #0
 80090ac:	461d      	mov	r5, r3
 80090ae:	f340 80f6 	ble.w	800929e <_svfprintf_r+0xe16>
 80090b2:	4aba      	ldr	r2, [pc, #744]	; (800939c <_svfprintf_r+0xf14>)
 80090b4:	9b24      	ldr	r3, [sp, #144]	; 0x90
 80090b6:	920f      	str	r2, [sp, #60]	; 0x3c
 80090b8:	2d10      	cmp	r5, #16
 80090ba:	f340 8280 	ble.w	80095be <_svfprintf_r+0x1136>
 80090be:	4622      	mov	r2, r4
 80090c0:	2710      	movs	r7, #16
 80090c2:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
 80090c6:	9c09      	ldr	r4, [sp, #36]	; 0x24
 80090c8:	e005      	b.n	80090d6 <_svfprintf_r+0xc4e>
 80090ca:	f109 0908 	add.w	r9, r9, #8
 80090ce:	3d10      	subs	r5, #16
 80090d0:	2d10      	cmp	r5, #16
 80090d2:	f340 8273 	ble.w	80095bc <_svfprintf_r+0x1134>
 80090d6:	3301      	adds	r3, #1
 80090d8:	3210      	adds	r2, #16
 80090da:	2b07      	cmp	r3, #7
 80090dc:	9225      	str	r2, [sp, #148]	; 0x94
 80090de:	9324      	str	r3, [sp, #144]	; 0x90
 80090e0:	f8c9 a000 	str.w	sl, [r9]
 80090e4:	f8c9 7004 	str.w	r7, [r9, #4]
 80090e8:	ddef      	ble.n	80090ca <_svfprintf_r+0xc42>
 80090ea:	aa23      	add	r2, sp, #140	; 0x8c
 80090ec:	4621      	mov	r1, r4
 80090ee:	4658      	mov	r0, fp
 80090f0:	f004 fe18 	bl	800dd24 <__ssprint_r>
 80090f4:	2800      	cmp	r0, #0
 80090f6:	f47f aac0 	bne.w	800867a <_svfprintf_r+0x1f2>
 80090fa:	9a25      	ldr	r2, [sp, #148]	; 0x94
 80090fc:	9b24      	ldr	r3, [sp, #144]	; 0x90
 80090fe:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
 8009102:	e7e4      	b.n	80090ce <_svfprintf_r+0xc46>
 8009104:	aa23      	add	r2, sp, #140	; 0x8c
 8009106:	9909      	ldr	r1, [sp, #36]	; 0x24
 8009108:	980a      	ldr	r0, [sp, #40]	; 0x28
 800910a:	f004 fe0b 	bl	800dd24 <__ssprint_r>
 800910e:	2800      	cmp	r0, #0
 8009110:	f47f aab3 	bne.w	800867a <_svfprintf_r+0x1f2>
 8009114:	f89d 706f 	ldrb.w	r7, [sp, #111]	; 0x6f
 8009118:	9c25      	ldr	r4, [sp, #148]	; 0x94
 800911a:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
 800911e:	f7ff bbcd 	b.w	80088bc <_svfprintf_r+0x434>
 8009122:	1e5e      	subs	r6, r3, #1
 8009124:	2e00      	cmp	r6, #0
 8009126:	f77f af48 	ble.w	8008fba <_svfprintf_r+0xb32>
 800912a:	4b9c      	ldr	r3, [pc, #624]	; (800939c <_svfprintf_r+0xf14>)
 800912c:	930f      	str	r3, [sp, #60]	; 0x3c
 800912e:	2e10      	cmp	r6, #16
 8009130:	dd2c      	ble.n	800918c <_svfprintf_r+0xd04>
 8009132:	f8cd 8034 	str.w	r8, [sp, #52]	; 0x34
 8009136:	2710      	movs	r7, #16
 8009138:	46b0      	mov	r8, r6
 800913a:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
 800913e:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8009140:	e006      	b.n	8009150 <_svfprintf_r+0xcc8>
 8009142:	f1a8 0810 	sub.w	r8, r8, #16
 8009146:	f1b8 0f10 	cmp.w	r8, #16
 800914a:	f109 0908 	add.w	r9, r9, #8
 800914e:	dd1a      	ble.n	8009186 <_svfprintf_r+0xcfe>
 8009150:	3501      	adds	r5, #1
 8009152:	3410      	adds	r4, #16
 8009154:	2d07      	cmp	r5, #7
 8009156:	9425      	str	r4, [sp, #148]	; 0x94
 8009158:	9524      	str	r5, [sp, #144]	; 0x90
 800915a:	f8c9 a000 	str.w	sl, [r9]
 800915e:	f8c9 7004 	str.w	r7, [r9, #4]
 8009162:	ddee      	ble.n	8009142 <_svfprintf_r+0xcba>
 8009164:	aa23      	add	r2, sp, #140	; 0x8c
 8009166:	4631      	mov	r1, r6
 8009168:	4658      	mov	r0, fp
 800916a:	f004 fddb 	bl	800dd24 <__ssprint_r>
 800916e:	2800      	cmp	r0, #0
 8009170:	f47f aa83 	bne.w	800867a <_svfprintf_r+0x1f2>
 8009174:	f1a8 0810 	sub.w	r8, r8, #16
 8009178:	f1b8 0f10 	cmp.w	r8, #16
 800917c:	9c25      	ldr	r4, [sp, #148]	; 0x94
 800917e:	9d24      	ldr	r5, [sp, #144]	; 0x90
 8009180:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
 8009184:	dce4      	bgt.n	8009150 <_svfprintf_r+0xcc8>
 8009186:	4646      	mov	r6, r8
 8009188:	f8dd 8034 	ldr.w	r8, [sp, #52]	; 0x34
 800918c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800918e:	3501      	adds	r5, #1
 8009190:	4434      	add	r4, r6
 8009192:	2d07      	cmp	r5, #7
 8009194:	9425      	str	r4, [sp, #148]	; 0x94
 8009196:	9524      	str	r5, [sp, #144]	; 0x90
 8009198:	e889 0048 	stmia.w	r9, {r3, r6}
 800919c:	f77f af0b 	ble.w	8008fb6 <_svfprintf_r+0xb2e>
 80091a0:	aa23      	add	r2, sp, #140	; 0x8c
 80091a2:	9909      	ldr	r1, [sp, #36]	; 0x24
 80091a4:	980a      	ldr	r0, [sp, #40]	; 0x28
 80091a6:	f004 fdbd 	bl	800dd24 <__ssprint_r>
 80091aa:	2800      	cmp	r0, #0
 80091ac:	f47f aa65 	bne.w	800867a <_svfprintf_r+0x1f2>
 80091b0:	9c25      	ldr	r4, [sp, #148]	; 0x94
 80091b2:	9d24      	ldr	r5, [sp, #144]	; 0x90
 80091b4:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
 80091b8:	e6ff      	b.n	8008fba <_svfprintf_r+0xb32>
 80091ba:	9907      	ldr	r1, [sp, #28]
 80091bc:	f011 0210 	ands.w	r2, r1, #16
 80091c0:	f000 8108 	beq.w	80093d4 <_svfprintf_r+0xf4c>
 80091c4:	980e      	ldr	r0, [sp, #56]	; 0x38
 80091c6:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
 80091ca:	f1bb 0f00 	cmp.w	fp, #0
 80091ce:	6804      	ldr	r4, [r0, #0]
 80091d0:	f100 0704 	add.w	r7, r0, #4
 80091d4:	f04f 0500 	mov.w	r5, #0
 80091d8:	db26      	blt.n	8009228 <_svfprintf_r+0xda0>
 80091da:	460a      	mov	r2, r1
 80091dc:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80091e0:	9207      	str	r2, [sp, #28]
 80091e2:	ea54 0205 	orrs.w	r2, r4, r5
 80091e6:	970e      	str	r7, [sp, #56]	; 0x38
 80091e8:	461f      	mov	r7, r3
 80091ea:	f47f aaef 	bne.w	80087cc <_svfprintf_r+0x344>
 80091ee:	e4c8      	b.n	8008b82 <_svfprintf_r+0x6fa>
 80091f0:	9b07      	ldr	r3, [sp, #28]
 80091f2:	06d9      	lsls	r1, r3, #27
 80091f4:	d42a      	bmi.n	800924c <_svfprintf_r+0xdc4>
 80091f6:	9b07      	ldr	r3, [sp, #28]
 80091f8:	065a      	lsls	r2, r3, #25
 80091fa:	d527      	bpl.n	800924c <_svfprintf_r+0xdc4>
 80091fc:	990e      	ldr	r1, [sp, #56]	; 0x38
 80091fe:	f9b1 4000 	ldrsh.w	r4, [r1]
 8009202:	3104      	adds	r1, #4
 8009204:	17e5      	asrs	r5, r4, #31
 8009206:	4622      	mov	r2, r4
 8009208:	462b      	mov	r3, r5
 800920a:	910e      	str	r1, [sp, #56]	; 0x38
 800920c:	f7ff bacb 	b.w	80087a6 <_svfprintf_r+0x31e>
 8009210:	990e      	ldr	r1, [sp, #56]	; 0x38
 8009212:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
 8009216:	f1bb 0f00 	cmp.w	fp, #0
 800921a:	680c      	ldr	r4, [r1, #0]
 800921c:	f101 0704 	add.w	r7, r1, #4
 8009220:	f04f 0500 	mov.w	r5, #0
 8009224:	f280 8245 	bge.w	80096b2 <_svfprintf_r+0x122a>
 8009228:	970e      	str	r7, [sp, #56]	; 0x38
 800922a:	461f      	mov	r7, r3
 800922c:	ea54 0305 	orrs.w	r3, r4, r5
 8009230:	f47f aacc 	bne.w	80087cc <_svfprintf_r+0x344>
 8009234:	e4aa      	b.n	8008b8c <_svfprintf_r+0x704>
 8009236:	3301      	adds	r3, #1
 8009238:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800923a:	9324      	str	r3, [sp, #144]	; 0x90
 800923c:	442c      	add	r4, r5
 800923e:	2b07      	cmp	r3, #7
 8009240:	9425      	str	r4, [sp, #148]	; 0x94
 8009242:	e889 0024 	stmia.w	r9, {r2, r5}
 8009246:	f77f abad 	ble.w	80089a4 <_svfprintf_r+0x51c>
 800924a:	e6c3      	b.n	8008fd4 <_svfprintf_r+0xb4c>
 800924c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800924e:	6814      	ldr	r4, [r2, #0]
 8009250:	4613      	mov	r3, r2
 8009252:	3304      	adds	r3, #4
 8009254:	17e5      	asrs	r5, r4, #31
 8009256:	4622      	mov	r2, r4
 8009258:	930e      	str	r3, [sp, #56]	; 0x38
 800925a:	2a00      	cmp	r2, #0
 800925c:	462b      	mov	r3, r5
 800925e:	f173 0300 	sbcs.w	r3, r3, #0
 8009262:	f6bf aaa5 	bge.w	80087b0 <_svfprintf_r+0x328>
 8009266:	4264      	negs	r4, r4
 8009268:	f04f 072d 	mov.w	r7, #45	; 0x2d
 800926c:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
 8009270:	f1bb 0f00 	cmp.w	fp, #0
 8009274:	f88d 706f 	strb.w	r7, [sp, #111]	; 0x6f
 8009278:	f6ff aaa8 	blt.w	80087cc <_svfprintf_r+0x344>
 800927c:	9b07      	ldr	r3, [sp, #28]
 800927e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8009282:	9307      	str	r3, [sp, #28]
 8009284:	f7ff baa2 	b.w	80087cc <_svfprintf_r+0x344>
 8009288:	aa23      	add	r2, sp, #140	; 0x8c
 800928a:	9909      	ldr	r1, [sp, #36]	; 0x24
 800928c:	980a      	ldr	r0, [sp, #40]	; 0x28
 800928e:	f004 fd49 	bl	800dd24 <__ssprint_r>
 8009292:	2800      	cmp	r0, #0
 8009294:	f47f a9f1 	bne.w	800867a <_svfprintf_r+0x1f2>
 8009298:	9c25      	ldr	r4, [sp, #148]	; 0x94
 800929a:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
 800929e:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 80092a0:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80092a2:	4432      	add	r2, r6
 80092a4:	4617      	mov	r7, r2
 80092a6:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80092a8:	4293      	cmp	r3, r2
 80092aa:	db47      	blt.n	800933c <_svfprintf_r+0xeb4>
 80092ac:	9a07      	ldr	r2, [sp, #28]
 80092ae:	07d5      	lsls	r5, r2, #31
 80092b0:	d444      	bmi.n	800933c <_svfprintf_r+0xeb4>
 80092b2:	9912      	ldr	r1, [sp, #72]	; 0x48
 80092b4:	440e      	add	r6, r1
 80092b6:	1bf5      	subs	r5, r6, r7
 80092b8:	1acb      	subs	r3, r1, r3
 80092ba:	429d      	cmp	r5, r3
 80092bc:	bfa8      	it	ge
 80092be:	461d      	movge	r5, r3
 80092c0:	2d00      	cmp	r5, #0
 80092c2:	462e      	mov	r6, r5
 80092c4:	dd0d      	ble.n	80092e2 <_svfprintf_r+0xe5a>
 80092c6:	9a24      	ldr	r2, [sp, #144]	; 0x90
 80092c8:	f8c9 7000 	str.w	r7, [r9]
 80092cc:	3201      	adds	r2, #1
 80092ce:	442c      	add	r4, r5
 80092d0:	2a07      	cmp	r2, #7
 80092d2:	9425      	str	r4, [sp, #148]	; 0x94
 80092d4:	f8c9 5004 	str.w	r5, [r9, #4]
 80092d8:	9224      	str	r2, [sp, #144]	; 0x90
 80092da:	f300 8312 	bgt.w	8009902 <_svfprintf_r+0x147a>
 80092de:	f109 0908 	add.w	r9, r9, #8
 80092e2:	2e00      	cmp	r6, #0
 80092e4:	bfac      	ite	ge
 80092e6:	1b9d      	subge	r5, r3, r6
 80092e8:	461d      	movlt	r5, r3
 80092ea:	2d00      	cmp	r5, #0
 80092ec:	f77f ab5c 	ble.w	80089a8 <_svfprintf_r+0x520>
 80092f0:	4a2a      	ldr	r2, [pc, #168]	; (800939c <_svfprintf_r+0xf14>)
 80092f2:	9b24      	ldr	r3, [sp, #144]	; 0x90
 80092f4:	920f      	str	r2, [sp, #60]	; 0x3c
 80092f6:	2d10      	cmp	r5, #16
 80092f8:	dd9d      	ble.n	8009236 <_svfprintf_r+0xdae>
 80092fa:	2610      	movs	r6, #16
 80092fc:	9f0a      	ldr	r7, [sp, #40]	; 0x28
 80092fe:	f8dd b024 	ldr.w	fp, [sp, #36]	; 0x24
 8009302:	e004      	b.n	800930e <_svfprintf_r+0xe86>
 8009304:	f109 0908 	add.w	r9, r9, #8
 8009308:	3d10      	subs	r5, #16
 800930a:	2d10      	cmp	r5, #16
 800930c:	dd93      	ble.n	8009236 <_svfprintf_r+0xdae>
 800930e:	3301      	adds	r3, #1
 8009310:	3410      	adds	r4, #16
 8009312:	2b07      	cmp	r3, #7
 8009314:	9425      	str	r4, [sp, #148]	; 0x94
 8009316:	9324      	str	r3, [sp, #144]	; 0x90
 8009318:	f8c9 a000 	str.w	sl, [r9]
 800931c:	f8c9 6004 	str.w	r6, [r9, #4]
 8009320:	ddf0      	ble.n	8009304 <_svfprintf_r+0xe7c>
 8009322:	aa23      	add	r2, sp, #140	; 0x8c
 8009324:	4659      	mov	r1, fp
 8009326:	4638      	mov	r0, r7
 8009328:	f004 fcfc 	bl	800dd24 <__ssprint_r>
 800932c:	2800      	cmp	r0, #0
 800932e:	f47f a9a4 	bne.w	800867a <_svfprintf_r+0x1f2>
 8009332:	9c25      	ldr	r4, [sp, #148]	; 0x94
 8009334:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8009336:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
 800933a:	e7e5      	b.n	8009308 <_svfprintf_r+0xe80>
 800933c:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800933e:	9816      	ldr	r0, [sp, #88]	; 0x58
 8009340:	9917      	ldr	r1, [sp, #92]	; 0x5c
 8009342:	f8c9 1000 	str.w	r1, [r9]
 8009346:	3201      	adds	r2, #1
 8009348:	4404      	add	r4, r0
 800934a:	2a07      	cmp	r2, #7
 800934c:	9425      	str	r4, [sp, #148]	; 0x94
 800934e:	f8c9 0004 	str.w	r0, [r9, #4]
 8009352:	9224      	str	r2, [sp, #144]	; 0x90
 8009354:	f300 82a5 	bgt.w	80098a2 <_svfprintf_r+0x141a>
 8009358:	f109 0908 	add.w	r9, r9, #8
 800935c:	e7a9      	b.n	80092b2 <_svfprintf_r+0xe2a>
 800935e:	9b07      	ldr	r3, [sp, #28]
 8009360:	07d8      	lsls	r0, r3, #31
 8009362:	f53f adf4 	bmi.w	8008f4e <_svfprintf_r+0xac6>
 8009366:	3501      	adds	r5, #1
 8009368:	3401      	adds	r4, #1
 800936a:	2301      	movs	r3, #1
 800936c:	2d07      	cmp	r5, #7
 800936e:	9425      	str	r4, [sp, #148]	; 0x94
 8009370:	9524      	str	r5, [sp, #144]	; 0x90
 8009372:	f8c9 6000 	str.w	r6, [r9]
 8009376:	f8c9 3004 	str.w	r3, [r9, #4]
 800937a:	f77f ae1c 	ble.w	8008fb6 <_svfprintf_r+0xb2e>
 800937e:	e70f      	b.n	80091a0 <_svfprintf_r+0xd18>
 8009380:	aa23      	add	r2, sp, #140	; 0x8c
 8009382:	9909      	ldr	r1, [sp, #36]	; 0x24
 8009384:	980a      	ldr	r0, [sp, #40]	; 0x28
 8009386:	f004 fccd 	bl	800dd24 <__ssprint_r>
 800938a:	2800      	cmp	r0, #0
 800938c:	f47f a975 	bne.w	800867a <_svfprintf_r+0x1f2>
 8009390:	9c25      	ldr	r4, [sp, #148]	; 0x94
 8009392:	9d24      	ldr	r5, [sp, #144]	; 0x90
 8009394:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
 8009398:	e5e7      	b.n	8008f6a <_svfprintf_r+0xae2>
 800939a:	bf00      	nop
 800939c:	0800e84c 	.word	0x0800e84c
 80093a0:	aa23      	add	r2, sp, #140	; 0x8c
 80093a2:	9909      	ldr	r1, [sp, #36]	; 0x24
 80093a4:	980a      	ldr	r0, [sp, #40]	; 0x28
 80093a6:	f004 fcbd 	bl	800dd24 <__ssprint_r>
 80093aa:	2800      	cmp	r0, #0
 80093ac:	f47f a965 	bne.w	800867a <_svfprintf_r+0x1f2>
 80093b0:	9c25      	ldr	r4, [sp, #148]	; 0x94
 80093b2:	9d24      	ldr	r5, [sp, #144]	; 0x90
 80093b4:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
 80093b8:	e5e6      	b.n	8008f88 <_svfprintf_r+0xb00>
 80093ba:	aa23      	add	r2, sp, #140	; 0x8c
 80093bc:	9909      	ldr	r1, [sp, #36]	; 0x24
 80093be:	980a      	ldr	r0, [sp, #40]	; 0x28
 80093c0:	f004 fcb0 	bl	800dd24 <__ssprint_r>
 80093c4:	2800      	cmp	r0, #0
 80093c6:	f47f a958 	bne.w	800867a <_svfprintf_r+0x1f2>
 80093ca:	9c25      	ldr	r4, [sp, #148]	; 0x94
 80093cc:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
 80093d0:	f7ff ba98 	b.w	8008904 <_svfprintf_r+0x47c>
 80093d4:	9907      	ldr	r1, [sp, #28]
 80093d6:	f011 0340 	ands.w	r3, r1, #64	; 0x40
 80093da:	f43f af19 	beq.w	8009210 <_svfprintf_r+0xd88>
 80093de:	980e      	ldr	r0, [sp, #56]	; 0x38
 80093e0:	f88d 206f 	strb.w	r2, [sp, #111]	; 0x6f
 80093e4:	4603      	mov	r3, r0
 80093e6:	f1bb 0f00 	cmp.w	fp, #0
 80093ea:	f103 0304 	add.w	r3, r3, #4
 80093ee:	8804      	ldrh	r4, [r0, #0]
 80093f0:	f04f 0500 	mov.w	r5, #0
 80093f4:	f2c0 81b9 	blt.w	800976a <_svfprintf_r+0x12e2>
 80093f8:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 80093fc:	9107      	str	r1, [sp, #28]
 80093fe:	ea54 0105 	orrs.w	r1, r4, r5
 8009402:	930e      	str	r3, [sp, #56]	; 0x38
 8009404:	4617      	mov	r7, r2
 8009406:	f47f a9e1 	bne.w	80087cc <_svfprintf_r+0x344>
 800940a:	f7ff bbba 	b.w	8008b82 <_svfprintf_r+0x6fa>
 800940e:	9c14      	ldr	r4, [sp, #80]	; 0x50
 8009410:	4622      	mov	r2, r4
 8009412:	4620      	mov	r0, r4
 8009414:	9c15      	ldr	r4, [sp, #84]	; 0x54
 8009416:	4623      	mov	r3, r4
 8009418:	4621      	mov	r1, r4
 800941a:	f7f7 fec3 	bl	80011a4 <__aeabi_dcmpun>
 800941e:	2800      	cmp	r0, #0
 8009420:	f040 8315 	bne.w	8009a4e <_svfprintf_r+0x15c6>
 8009424:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8009426:	f1bb 3fff 	cmp.w	fp, #4294967295
 800942a:	f023 0320 	bic.w	r3, r3, #32
 800942e:	930d      	str	r3, [sp, #52]	; 0x34
 8009430:	f000 8276 	beq.w	8009920 <_svfprintf_r+0x1498>
 8009434:	2b47      	cmp	r3, #71	; 0x47
 8009436:	f000 8192 	beq.w	800975e <_svfprintf_r+0x12d6>
 800943a:	9b07      	ldr	r3, [sp, #28]
 800943c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8009440:	9310      	str	r3, [sp, #64]	; 0x40
 8009442:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009444:	1e1f      	subs	r7, r3, #0
 8009446:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8009448:	9308      	str	r3, [sp, #32]
 800944a:	bfbb      	ittet	lt
 800944c:	463b      	movlt	r3, r7
 800944e:	f103 4700 	addlt.w	r7, r3, #2147483648	; 0x80000000
 8009452:	2300      	movge	r3, #0
 8009454:	232d      	movlt	r3, #45	; 0x2d
 8009456:	930f      	str	r3, [sp, #60]	; 0x3c
 8009458:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800945a:	2b66      	cmp	r3, #102	; 0x66
 800945c:	f000 8263 	beq.w	8009926 <_svfprintf_r+0x149e>
 8009460:	2b46      	cmp	r3, #70	; 0x46
 8009462:	f000 815e 	beq.w	8009722 <_svfprintf_r+0x129a>
 8009466:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009468:	9a08      	ldr	r2, [sp, #32]
 800946a:	2b45      	cmp	r3, #69	; 0x45
 800946c:	a821      	add	r0, sp, #132	; 0x84
 800946e:	a91e      	add	r1, sp, #120	; 0x78
 8009470:	bf0c      	ite	eq
 8009472:	f10b 0501 	addeq.w	r5, fp, #1
 8009476:	465d      	movne	r5, fp
 8009478:	9004      	str	r0, [sp, #16]
 800947a:	9103      	str	r1, [sp, #12]
 800947c:	a81d      	add	r0, sp, #116	; 0x74
 800947e:	2102      	movs	r1, #2
 8009480:	463b      	mov	r3, r7
 8009482:	9002      	str	r0, [sp, #8]
 8009484:	9501      	str	r5, [sp, #4]
 8009486:	9100      	str	r1, [sp, #0]
 8009488:	980a      	ldr	r0, [sp, #40]	; 0x28
 800948a:	f002 f805 	bl	800b498 <_dtoa_r>
 800948e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8009490:	2b67      	cmp	r3, #103	; 0x67
 8009492:	4606      	mov	r6, r0
 8009494:	f040 827d 	bne.w	8009992 <_svfprintf_r+0x150a>
 8009498:	9b07      	ldr	r3, [sp, #28]
 800949a:	07da      	lsls	r2, r3, #31
 800949c:	f140 82bf 	bpl.w	8009a1e <_svfprintf_r+0x1596>
 80094a0:	1974      	adds	r4, r6, r5
 80094a2:	9808      	ldr	r0, [sp, #32]
 80094a4:	4639      	mov	r1, r7
 80094a6:	2200      	movs	r2, #0
 80094a8:	2300      	movs	r3, #0
 80094aa:	f7f7 fe49 	bl	8001140 <__aeabi_dcmpeq>
 80094ae:	2800      	cmp	r0, #0
 80094b0:	f040 81a4 	bne.w	80097fc <_svfprintf_r+0x1374>
 80094b4:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80094b6:	429c      	cmp	r4, r3
 80094b8:	d906      	bls.n	80094c8 <_svfprintf_r+0x1040>
 80094ba:	2130      	movs	r1, #48	; 0x30
 80094bc:	1c5a      	adds	r2, r3, #1
 80094be:	9221      	str	r2, [sp, #132]	; 0x84
 80094c0:	7019      	strb	r1, [r3, #0]
 80094c2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80094c4:	429c      	cmp	r4, r3
 80094c6:	d8f9      	bhi.n	80094bc <_svfprintf_r+0x1034>
 80094c8:	1b9b      	subs	r3, r3, r6
 80094ca:	9312      	str	r3, [sp, #72]	; 0x48
 80094cc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80094ce:	2b47      	cmp	r3, #71	; 0x47
 80094d0:	f000 8181 	beq.w	80097d6 <_svfprintf_r+0x134e>
 80094d4:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80094d6:	2b65      	cmp	r3, #101	; 0x65
 80094d8:	f340 826a 	ble.w	80099b0 <_svfprintf_r+0x1528>
 80094dc:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80094de:	2b66      	cmp	r3, #102	; 0x66
 80094e0:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80094e2:	9313      	str	r3, [sp, #76]	; 0x4c
 80094e4:	f000 8247 	beq.w	8009976 <_svfprintf_r+0x14ee>
 80094e8:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 80094ea:	9912      	ldr	r1, [sp, #72]	; 0x48
 80094ec:	428a      	cmp	r2, r1
 80094ee:	f2c0 8236 	blt.w	800995e <_svfprintf_r+0x14d6>
 80094f2:	9b07      	ldr	r3, [sp, #28]
 80094f4:	07d9      	lsls	r1, r3, #31
 80094f6:	f100 8289 	bmi.w	8009a0c <_svfprintf_r+0x1584>
 80094fa:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 80094fe:	920d      	str	r2, [sp, #52]	; 0x34
 8009500:	2267      	movs	r2, #103	; 0x67
 8009502:	9211      	str	r2, [sp, #68]	; 0x44
 8009504:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8009506:	2a00      	cmp	r2, #0
 8009508:	f040 815b 	bne.w	80097c2 <_svfprintf_r+0x133a>
 800950c:	9308      	str	r3, [sp, #32]
 800950e:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8009510:	9307      	str	r3, [sp, #28]
 8009512:	4693      	mov	fp, r2
 8009514:	f89d 706f 	ldrb.w	r7, [sp, #111]	; 0x6f
 8009518:	f7ff b97c 	b.w	8008814 <_svfprintf_r+0x38c>
 800951c:	9b07      	ldr	r3, [sp, #28]
 800951e:	06df      	lsls	r7, r3, #27
 8009520:	d40b      	bmi.n	800953a <_svfprintf_r+0x10b2>
 8009522:	9b07      	ldr	r3, [sp, #28]
 8009524:	065e      	lsls	r6, r3, #25
 8009526:	d508      	bpl.n	800953a <_svfprintf_r+0x10b2>
 8009528:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800952a:	6813      	ldr	r3, [r2, #0]
 800952c:	3204      	adds	r2, #4
 800952e:	920e      	str	r2, [sp, #56]	; 0x38
 8009530:	f8bd 202c 	ldrh.w	r2, [sp, #44]	; 0x2c
 8009534:	801a      	strh	r2, [r3, #0]
 8009536:	f7fe bfcd 	b.w	80084d4 <_svfprintf_r+0x4c>
 800953a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800953c:	6813      	ldr	r3, [r2, #0]
 800953e:	3204      	adds	r2, #4
 8009540:	920e      	str	r2, [sp, #56]	; 0x38
 8009542:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8009544:	601a      	str	r2, [r3, #0]
 8009546:	f7fe bfc5 	b.w	80084d4 <_svfprintf_r+0x4c>
 800954a:	9b07      	ldr	r3, [sp, #28]
 800954c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800954e:	f013 0f40 	tst.w	r3, #64	; 0x40
 8009552:	4613      	mov	r3, r2
 8009554:	f000 810e 	beq.w	8009774 <_svfprintf_r+0x12ec>
 8009558:	3304      	adds	r3, #4
 800955a:	8814      	ldrh	r4, [r2, #0]
 800955c:	930e      	str	r3, [sp, #56]	; 0x38
 800955e:	2500      	movs	r5, #0
 8009560:	f7ff bb2c 	b.w	8008bbc <_svfprintf_r+0x734>
 8009564:	9907      	ldr	r1, [sp, #28]
 8009566:	f011 0340 	ands.w	r3, r1, #64	; 0x40
 800956a:	d017      	beq.n	800959c <_svfprintf_r+0x1114>
 800956c:	980e      	ldr	r0, [sp, #56]	; 0x38
 800956e:	f88d 206f 	strb.w	r2, [sp, #111]	; 0x6f
 8009572:	4603      	mov	r3, r0
 8009574:	f1bb 0f00 	cmp.w	fp, #0
 8009578:	f103 0304 	add.w	r3, r3, #4
 800957c:	8804      	ldrh	r4, [r0, #0]
 800957e:	f04f 0500 	mov.w	r5, #0
 8009582:	f2c0 80f5 	blt.w	8009770 <_svfprintf_r+0x12e8>
 8009586:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 800958a:	9107      	str	r1, [sp, #28]
 800958c:	ea54 0105 	orrs.w	r1, r4, r5
 8009590:	930e      	str	r3, [sp, #56]	; 0x38
 8009592:	f43f ac13 	beq.w	8008dbc <_svfprintf_r+0x934>
 8009596:	4617      	mov	r7, r2
 8009598:	f7ff b89b 	b.w	80086d2 <_svfprintf_r+0x24a>
 800959c:	990e      	ldr	r1, [sp, #56]	; 0x38
 800959e:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
 80095a2:	f1bb 0f00 	cmp.w	fp, #0
 80095a6:	680c      	ldr	r4, [r1, #0]
 80095a8:	f101 0704 	add.w	r7, r1, #4
 80095ac:	f04f 0500 	mov.w	r5, #0
 80095b0:	f280 8081 	bge.w	80096b6 <_svfprintf_r+0x122e>
 80095b4:	970e      	str	r7, [sp, #56]	; 0x38
 80095b6:	2700      	movs	r7, #0
 80095b8:	f7ff b88b 	b.w	80086d2 <_svfprintf_r+0x24a>
 80095bc:	4614      	mov	r4, r2
 80095be:	3301      	adds	r3, #1
 80095c0:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80095c2:	9324      	str	r3, [sp, #144]	; 0x90
 80095c4:	442c      	add	r4, r5
 80095c6:	2b07      	cmp	r3, #7
 80095c8:	9425      	str	r4, [sp, #148]	; 0x94
 80095ca:	e889 0024 	stmia.w	r9, {r2, r5}
 80095ce:	f73f ae5b 	bgt.w	8009288 <_svfprintf_r+0xe00>
 80095d2:	f109 0908 	add.w	r9, r9, #8
 80095d6:	e662      	b.n	800929e <_svfprintf_r+0xe16>
 80095d8:	2700      	movs	r7, #0
 80095da:	45bb      	cmp	fp, r7
 80095dc:	f88d 706f 	strb.w	r7, [sp, #111]	; 0x6f
 80095e0:	f6ff abfe 	blt.w	8008de0 <_svfprintf_r+0x958>
 80095e4:	9b07      	ldr	r3, [sp, #28]
 80095e6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80095ea:	9307      	str	r3, [sp, #28]
 80095ec:	f7ff bbc6 	b.w	8008d7c <_svfprintf_r+0x8f4>
 80095f0:	aa23      	add	r2, sp, #140	; 0x8c
 80095f2:	9909      	ldr	r1, [sp, #36]	; 0x24
 80095f4:	980a      	ldr	r0, [sp, #40]	; 0x28
 80095f6:	f004 fb95 	bl	800dd24 <__ssprint_r>
 80095fa:	2800      	cmp	r0, #0
 80095fc:	f47f a83d 	bne.w	800867a <_svfprintf_r+0x1f2>
 8009600:	9c25      	ldr	r4, [sp, #148]	; 0x94
 8009602:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
 8009606:	e40d      	b.n	8008e24 <_svfprintf_r+0x99c>
 8009608:	9f0e      	ldr	r7, [sp, #56]	; 0x38
 800960a:	f7ff bbe2 	b.w	8008dd2 <_svfprintf_r+0x94a>
 800960e:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8009610:	4ab1      	ldr	r2, [pc, #708]	; (80098d8 <_svfprintf_r+0x1450>)
 8009612:	f8c9 2000 	str.w	r2, [r9]
 8009616:	3301      	adds	r3, #1
 8009618:	3401      	adds	r4, #1
 800961a:	2201      	movs	r2, #1
 800961c:	2b07      	cmp	r3, #7
 800961e:	9425      	str	r4, [sp, #148]	; 0x94
 8009620:	9324      	str	r3, [sp, #144]	; 0x90
 8009622:	f8c9 2004 	str.w	r2, [r9, #4]
 8009626:	dc6f      	bgt.n	8009708 <_svfprintf_r+0x1280>
 8009628:	f109 0908 	add.w	r9, r9, #8
 800962c:	b92d      	cbnz	r5, 800963a <_svfprintf_r+0x11b2>
 800962e:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8009630:	b91b      	cbnz	r3, 800963a <_svfprintf_r+0x11b2>
 8009632:	9b07      	ldr	r3, [sp, #28]
 8009634:	07df      	lsls	r7, r3, #31
 8009636:	f57f a9b7 	bpl.w	80089a8 <_svfprintf_r+0x520>
 800963a:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800963c:	9916      	ldr	r1, [sp, #88]	; 0x58
 800963e:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8009640:	f8c9 2000 	str.w	r2, [r9]
 8009644:	3301      	adds	r3, #1
 8009646:	440c      	add	r4, r1
 8009648:	2b07      	cmp	r3, #7
 800964a:	9425      	str	r4, [sp, #148]	; 0x94
 800964c:	f8c9 1004 	str.w	r1, [r9, #4]
 8009650:	9324      	str	r3, [sp, #144]	; 0x90
 8009652:	f300 81c9 	bgt.w	80099e8 <_svfprintf_r+0x1560>
 8009656:	f109 0908 	add.w	r9, r9, #8
 800965a:	426d      	negs	r5, r5
 800965c:	2d00      	cmp	r5, #0
 800965e:	f340 80a3 	ble.w	80097a8 <_svfprintf_r+0x1320>
 8009662:	4a9e      	ldr	r2, [pc, #632]	; (80098dc <_svfprintf_r+0x1454>)
 8009664:	920f      	str	r2, [sp, #60]	; 0x3c
 8009666:	2d10      	cmp	r5, #16
 8009668:	f340 8129 	ble.w	80098be <_svfprintf_r+0x1436>
 800966c:	4622      	mov	r2, r4
 800966e:	2710      	movs	r7, #16
 8009670:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
 8009674:	9c09      	ldr	r4, [sp, #36]	; 0x24
 8009676:	e005      	b.n	8009684 <_svfprintf_r+0x11fc>
 8009678:	f109 0908 	add.w	r9, r9, #8
 800967c:	3d10      	subs	r5, #16
 800967e:	2d10      	cmp	r5, #16
 8009680:	f340 811c 	ble.w	80098bc <_svfprintf_r+0x1434>
 8009684:	3301      	adds	r3, #1
 8009686:	3210      	adds	r2, #16
 8009688:	2b07      	cmp	r3, #7
 800968a:	9225      	str	r2, [sp, #148]	; 0x94
 800968c:	9324      	str	r3, [sp, #144]	; 0x90
 800968e:	f8c9 a000 	str.w	sl, [r9]
 8009692:	f8c9 7004 	str.w	r7, [r9, #4]
 8009696:	ddef      	ble.n	8009678 <_svfprintf_r+0x11f0>
 8009698:	aa23      	add	r2, sp, #140	; 0x8c
 800969a:	4621      	mov	r1, r4
 800969c:	4658      	mov	r0, fp
 800969e:	f004 fb41 	bl	800dd24 <__ssprint_r>
 80096a2:	2800      	cmp	r0, #0
 80096a4:	f47e afe9 	bne.w	800867a <_svfprintf_r+0x1f2>
 80096a8:	9a25      	ldr	r2, [sp, #148]	; 0x94
 80096aa:	9b24      	ldr	r3, [sp, #144]	; 0x90
 80096ac:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
 80096b0:	e7e4      	b.n	800967c <_svfprintf_r+0x11f4>
 80096b2:	9a07      	ldr	r2, [sp, #28]
 80096b4:	e592      	b.n	80091dc <_svfprintf_r+0xd54>
 80096b6:	9a07      	ldr	r2, [sp, #28]
 80096b8:	f7ff ba35 	b.w	8008b26 <_svfprintf_r+0x69e>
 80096bc:	9b07      	ldr	r3, [sp, #28]
 80096be:	f043 0320 	orr.w	r3, r3, #32
 80096c2:	9307      	str	r3, [sp, #28]
 80096c4:	f108 0801 	add.w	r8, r8, #1
 80096c8:	f898 3000 	ldrb.w	r3, [r8]
 80096cc:	f7fe bf35 	b.w	800853a <_svfprintf_r+0xb2>
 80096d0:	aa23      	add	r2, sp, #140	; 0x8c
 80096d2:	9909      	ldr	r1, [sp, #36]	; 0x24
 80096d4:	980a      	ldr	r0, [sp, #40]	; 0x28
 80096d6:	f004 fb25 	bl	800dd24 <__ssprint_r>
 80096da:	2800      	cmp	r0, #0
 80096dc:	f47e afcd 	bne.w	800867a <_svfprintf_r+0x1f2>
 80096e0:	9c25      	ldr	r4, [sp, #148]	; 0x94
 80096e2:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
 80096e6:	f7ff bbb5 	b.w	8008e54 <_svfprintf_r+0x9cc>
 80096ea:	2140      	movs	r1, #64	; 0x40
 80096ec:	980a      	ldr	r0, [sp, #40]	; 0x28
 80096ee:	f003 faa5 	bl	800cc3c <_malloc_r>
 80096f2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80096f4:	6010      	str	r0, [r2, #0]
 80096f6:	6110      	str	r0, [r2, #16]
 80096f8:	2800      	cmp	r0, #0
 80096fa:	f000 81f3 	beq.w	8009ae4 <_svfprintf_r+0x165c>
 80096fe:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009700:	2340      	movs	r3, #64	; 0x40
 8009702:	6153      	str	r3, [r2, #20]
 8009704:	f7fe bed7 	b.w	80084b6 <_svfprintf_r+0x2e>
 8009708:	aa23      	add	r2, sp, #140	; 0x8c
 800970a:	9909      	ldr	r1, [sp, #36]	; 0x24
 800970c:	980a      	ldr	r0, [sp, #40]	; 0x28
 800970e:	f004 fb09 	bl	800dd24 <__ssprint_r>
 8009712:	2800      	cmp	r0, #0
 8009714:	f47e afb1 	bne.w	800867a <_svfprintf_r+0x1f2>
 8009718:	9d1d      	ldr	r5, [sp, #116]	; 0x74
 800971a:	9c25      	ldr	r4, [sp, #148]	; 0x94
 800971c:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
 8009720:	e784      	b.n	800962c <_svfprintf_r+0x11a4>
 8009722:	a821      	add	r0, sp, #132	; 0x84
 8009724:	a91e      	add	r1, sp, #120	; 0x78
 8009726:	9004      	str	r0, [sp, #16]
 8009728:	9103      	str	r1, [sp, #12]
 800972a:	a81d      	add	r0, sp, #116	; 0x74
 800972c:	2103      	movs	r1, #3
 800972e:	9002      	str	r0, [sp, #8]
 8009730:	9a08      	ldr	r2, [sp, #32]
 8009732:	f8cd b004 	str.w	fp, [sp, #4]
 8009736:	463b      	mov	r3, r7
 8009738:	9100      	str	r1, [sp, #0]
 800973a:	980a      	ldr	r0, [sp, #40]	; 0x28
 800973c:	f001 feac 	bl	800b498 <_dtoa_r>
 8009740:	465d      	mov	r5, fp
 8009742:	4606      	mov	r6, r0
 8009744:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8009746:	2b46      	cmp	r3, #70	; 0x46
 8009748:	eb06 0405 	add.w	r4, r6, r5
 800974c:	f47f aea9 	bne.w	80094a2 <_svfprintf_r+0x101a>
 8009750:	7833      	ldrb	r3, [r6, #0]
 8009752:	2b30      	cmp	r3, #48	; 0x30
 8009754:	f000 816d 	beq.w	8009a32 <_svfprintf_r+0x15aa>
 8009758:	9d1d      	ldr	r5, [sp, #116]	; 0x74
 800975a:	442c      	add	r4, r5
 800975c:	e6a1      	b.n	80094a2 <_svfprintf_r+0x101a>
 800975e:	f1bb 0f00 	cmp.w	fp, #0
 8009762:	bf08      	it	eq
 8009764:	f04f 0b01 	moveq.w	fp, #1
 8009768:	e667      	b.n	800943a <_svfprintf_r+0xfb2>
 800976a:	930e      	str	r3, [sp, #56]	; 0x38
 800976c:	4617      	mov	r7, r2
 800976e:	e55d      	b.n	800922c <_svfprintf_r+0xda4>
 8009770:	930e      	str	r3, [sp, #56]	; 0x38
 8009772:	e720      	b.n	80095b6 <_svfprintf_r+0x112e>
 8009774:	3304      	adds	r3, #4
 8009776:	6814      	ldr	r4, [r2, #0]
 8009778:	930e      	str	r3, [sp, #56]	; 0x38
 800977a:	2500      	movs	r5, #0
 800977c:	f7ff ba1e 	b.w	8008bbc <_svfprintf_r+0x734>
 8009780:	4630      	mov	r0, r6
 8009782:	f7f6 fffd 	bl	8000780 <strlen>
 8009786:	46a3      	mov	fp, r4
 8009788:	4603      	mov	r3, r0
 800978a:	900d      	str	r0, [sp, #52]	; 0x34
 800978c:	f7ff baeb 	b.w	8008d66 <_svfprintf_r+0x8de>
 8009790:	aa23      	add	r2, sp, #140	; 0x8c
 8009792:	9909      	ldr	r1, [sp, #36]	; 0x24
 8009794:	980a      	ldr	r0, [sp, #40]	; 0x28
 8009796:	f004 fac5 	bl	800dd24 <__ssprint_r>
 800979a:	2800      	cmp	r0, #0
 800979c:	f47e af6d 	bne.w	800867a <_svfprintf_r+0x1f2>
 80097a0:	9c25      	ldr	r4, [sp, #148]	; 0x94
 80097a2:	9b24      	ldr	r3, [sp, #144]	; 0x90
 80097a4:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
 80097a8:	9912      	ldr	r1, [sp, #72]	; 0x48
 80097aa:	f8c9 6000 	str.w	r6, [r9]
 80097ae:	3301      	adds	r3, #1
 80097b0:	440c      	add	r4, r1
 80097b2:	2b07      	cmp	r3, #7
 80097b4:	9425      	str	r4, [sp, #148]	; 0x94
 80097b6:	9324      	str	r3, [sp, #144]	; 0x90
 80097b8:	f8c9 1004 	str.w	r1, [r9, #4]
 80097bc:	f77f a8f2 	ble.w	80089a4 <_svfprintf_r+0x51c>
 80097c0:	e408      	b.n	8008fd4 <_svfprintf_r+0xb4c>
 80097c2:	272d      	movs	r7, #45	; 0x2d
 80097c4:	9308      	str	r3, [sp, #32]
 80097c6:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80097c8:	9307      	str	r3, [sp, #28]
 80097ca:	f88d 706f 	strb.w	r7, [sp, #111]	; 0x6f
 80097ce:	f04f 0b00 	mov.w	fp, #0
 80097d2:	f7ff b820 	b.w	8008816 <_svfprintf_r+0x38e>
 80097d6:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80097d8:	1cdd      	adds	r5, r3, #3
 80097da:	db11      	blt.n	8009800 <_svfprintf_r+0x1378>
 80097dc:	459b      	cmp	fp, r3
 80097de:	db0f      	blt.n	8009800 <_svfprintf_r+0x1378>
 80097e0:	9313      	str	r3, [sp, #76]	; 0x4c
 80097e2:	e681      	b.n	80094e8 <_svfprintf_r+0x1060>
 80097e4:	aa23      	add	r2, sp, #140	; 0x8c
 80097e6:	9909      	ldr	r1, [sp, #36]	; 0x24
 80097e8:	980a      	ldr	r0, [sp, #40]	; 0x28
 80097ea:	f004 fa9b 	bl	800dd24 <__ssprint_r>
 80097ee:	2800      	cmp	r0, #0
 80097f0:	f47e af43 	bne.w	800867a <_svfprintf_r+0x1f2>
 80097f4:	9c25      	ldr	r4, [sp, #148]	; 0x94
 80097f6:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
 80097fa:	e452      	b.n	80090a2 <_svfprintf_r+0xc1a>
 80097fc:	4623      	mov	r3, r4
 80097fe:	e663      	b.n	80094c8 <_svfprintf_r+0x1040>
 8009800:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8009802:	3a02      	subs	r2, #2
 8009804:	9211      	str	r2, [sp, #68]	; 0x44
 8009806:	3b01      	subs	r3, #1
 8009808:	2b00      	cmp	r3, #0
 800980a:	f89d 2044 	ldrb.w	r2, [sp, #68]	; 0x44
 800980e:	931d      	str	r3, [sp, #116]	; 0x74
 8009810:	bfb8      	it	lt
 8009812:	425b      	neglt	r3, r3
 8009814:	f88d 207c 	strb.w	r2, [sp, #124]	; 0x7c
 8009818:	bfb4      	ite	lt
 800981a:	222d      	movlt	r2, #45	; 0x2d
 800981c:	222b      	movge	r2, #43	; 0x2b
 800981e:	2b09      	cmp	r3, #9
 8009820:	f88d 207d 	strb.w	r2, [sp, #125]	; 0x7d
 8009824:	f340 80fd 	ble.w	8009a22 <_svfprintf_r+0x159a>
 8009828:	f10d 008b 	add.w	r0, sp, #139	; 0x8b
 800982c:	4604      	mov	r4, r0
 800982e:	4a2c      	ldr	r2, [pc, #176]	; (80098e0 <_svfprintf_r+0x1458>)
 8009830:	fb82 2103 	smull	r2, r1, r2, r3
 8009834:	17da      	asrs	r2, r3, #31
 8009836:	ebc2 02a1 	rsb	r2, r2, r1, asr #2
 800983a:	eb02 0182 	add.w	r1, r2, r2, lsl #2
 800983e:	eba3 0341 	sub.w	r3, r3, r1, lsl #1
 8009842:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8009846:	2a09      	cmp	r2, #9
 8009848:	4613      	mov	r3, r2
 800984a:	f804 1d01 	strb.w	r1, [r4, #-1]!
 800984e:	dcee      	bgt.n	800982e <_svfprintf_r+0x13a6>
 8009850:	4621      	mov	r1, r4
 8009852:	3330      	adds	r3, #48	; 0x30
 8009854:	b2da      	uxtb	r2, r3
 8009856:	f801 2d01 	strb.w	r2, [r1, #-1]!
 800985a:	4288      	cmp	r0, r1
 800985c:	f240 813f 	bls.w	8009ade <_svfprintf_r+0x1656>
 8009860:	f10d 017e 	add.w	r1, sp, #126	; 0x7e
 8009864:	4623      	mov	r3, r4
 8009866:	e001      	b.n	800986c <_svfprintf_r+0x13e4>
 8009868:	f813 2b01 	ldrb.w	r2, [r3], #1
 800986c:	f801 2b01 	strb.w	r2, [r1], #1
 8009870:	4298      	cmp	r0, r3
 8009872:	d1f9      	bne.n	8009868 <_svfprintf_r+0x13e0>
 8009874:	1c43      	adds	r3, r0, #1
 8009876:	1b1b      	subs	r3, r3, r4
 8009878:	f10d 027e 	add.w	r2, sp, #126	; 0x7e
 800987c:	4413      	add	r3, r2
 800987e:	aa1f      	add	r2, sp, #124	; 0x7c
 8009880:	1a9b      	subs	r3, r3, r2
 8009882:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8009884:	9319      	str	r3, [sp, #100]	; 0x64
 8009886:	2a01      	cmp	r2, #1
 8009888:	4413      	add	r3, r2
 800988a:	930d      	str	r3, [sp, #52]	; 0x34
 800988c:	f340 80f6 	ble.w	8009a7c <_svfprintf_r+0x15f4>
 8009890:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009892:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8009894:	4413      	add	r3, r2
 8009896:	2200      	movs	r2, #0
 8009898:	930d      	str	r3, [sp, #52]	; 0x34
 800989a:	9213      	str	r2, [sp, #76]	; 0x4c
 800989c:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 80098a0:	e630      	b.n	8009504 <_svfprintf_r+0x107c>
 80098a2:	aa23      	add	r2, sp, #140	; 0x8c
 80098a4:	9909      	ldr	r1, [sp, #36]	; 0x24
 80098a6:	980a      	ldr	r0, [sp, #40]	; 0x28
 80098a8:	f004 fa3c 	bl	800dd24 <__ssprint_r>
 80098ac:	2800      	cmp	r0, #0
 80098ae:	f47e aee4 	bne.w	800867a <_svfprintf_r+0x1f2>
 80098b2:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80098b4:	9c25      	ldr	r4, [sp, #148]	; 0x94
 80098b6:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
 80098ba:	e4fa      	b.n	80092b2 <_svfprintf_r+0xe2a>
 80098bc:	4614      	mov	r4, r2
 80098be:	3301      	adds	r3, #1
 80098c0:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80098c2:	9324      	str	r3, [sp, #144]	; 0x90
 80098c4:	442c      	add	r4, r5
 80098c6:	2b07      	cmp	r3, #7
 80098c8:	9425      	str	r4, [sp, #148]	; 0x94
 80098ca:	e889 0024 	stmia.w	r9, {r2, r5}
 80098ce:	f73f af5f 	bgt.w	8009790 <_svfprintf_r+0x1308>
 80098d2:	f109 0908 	add.w	r9, r9, #8
 80098d6:	e767      	b.n	80097a8 <_svfprintf_r+0x1320>
 80098d8:	0800e89c 	.word	0x0800e89c
 80098dc:	0800e84c 	.word	0x0800e84c
 80098e0:	66666667 	.word	0x66666667
 80098e4:	2d06      	cmp	r5, #6
 80098e6:	462b      	mov	r3, r5
 80098e8:	bf28      	it	cs
 80098ea:	2306      	movcs	r3, #6
 80098ec:	930d      	str	r3, [sp, #52]	; 0x34
 80098ee:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 80098f2:	46b3      	mov	fp, r6
 80098f4:	970e      	str	r7, [sp, #56]	; 0x38
 80098f6:	9613      	str	r6, [sp, #76]	; 0x4c
 80098f8:	4637      	mov	r7, r6
 80098fa:	9308      	str	r3, [sp, #32]
 80098fc:	4e8b      	ldr	r6, [pc, #556]	; (8009b2c <_svfprintf_r+0x16a4>)
 80098fe:	f7fe bf89 	b.w	8008814 <_svfprintf_r+0x38c>
 8009902:	aa23      	add	r2, sp, #140	; 0x8c
 8009904:	9909      	ldr	r1, [sp, #36]	; 0x24
 8009906:	980a      	ldr	r0, [sp, #40]	; 0x28
 8009908:	f004 fa0c 	bl	800dd24 <__ssprint_r>
 800990c:	2800      	cmp	r0, #0
 800990e:	f47e aeb4 	bne.w	800867a <_svfprintf_r+0x1f2>
 8009912:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8009914:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8009916:	9c25      	ldr	r4, [sp, #148]	; 0x94
 8009918:	1ad3      	subs	r3, r2, r3
 800991a:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
 800991e:	e4e0      	b.n	80092e2 <_svfprintf_r+0xe5a>
 8009920:	f04f 0b06 	mov.w	fp, #6
 8009924:	e589      	b.n	800943a <_svfprintf_r+0xfb2>
 8009926:	a821      	add	r0, sp, #132	; 0x84
 8009928:	a91e      	add	r1, sp, #120	; 0x78
 800992a:	9004      	str	r0, [sp, #16]
 800992c:	9103      	str	r1, [sp, #12]
 800992e:	a81d      	add	r0, sp, #116	; 0x74
 8009930:	2103      	movs	r1, #3
 8009932:	9002      	str	r0, [sp, #8]
 8009934:	9a08      	ldr	r2, [sp, #32]
 8009936:	f8cd b004 	str.w	fp, [sp, #4]
 800993a:	463b      	mov	r3, r7
 800993c:	9100      	str	r1, [sp, #0]
 800993e:	980a      	ldr	r0, [sp, #40]	; 0x28
 8009940:	f001 fdaa 	bl	800b498 <_dtoa_r>
 8009944:	465d      	mov	r5, fp
 8009946:	4606      	mov	r6, r0
 8009948:	eb00 040b 	add.w	r4, r0, fp
 800994c:	e700      	b.n	8009750 <_svfprintf_r+0x12c8>
 800994e:	272d      	movs	r7, #45	; 0x2d
 8009950:	f88d 706f 	strb.w	r7, [sp, #111]	; 0x6f
 8009954:	f7ff b8ae 	b.w	8008ab4 <_svfprintf_r+0x62c>
 8009958:	9307      	str	r3, [sp, #28]
 800995a:	f7ff b94d 	b.w	8008bf8 <_svfprintf_r+0x770>
 800995e:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8009960:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8009962:	4413      	add	r3, r2
 8009964:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8009966:	930d      	str	r3, [sp, #52]	; 0x34
 8009968:	2a00      	cmp	r2, #0
 800996a:	dd7f      	ble.n	8009a6c <_svfprintf_r+0x15e4>
 800996c:	2267      	movs	r2, #103	; 0x67
 800996e:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8009972:	9211      	str	r2, [sp, #68]	; 0x44
 8009974:	e5c6      	b.n	8009504 <_svfprintf_r+0x107c>
 8009976:	2b00      	cmp	r3, #0
 8009978:	f340 8098 	ble.w	8009aac <_svfprintf_r+0x1624>
 800997c:	f1bb 0f00 	cmp.w	fp, #0
 8009980:	d16b      	bne.n	8009a5a <_svfprintf_r+0x15d2>
 8009982:	9a07      	ldr	r2, [sp, #28]
 8009984:	07d4      	lsls	r4, r2, #31
 8009986:	d468      	bmi.n	8009a5a <_svfprintf_r+0x15d2>
 8009988:	461a      	mov	r2, r3
 800998a:	920d      	str	r2, [sp, #52]	; 0x34
 800998c:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8009990:	e5b8      	b.n	8009504 <_svfprintf_r+0x107c>
 8009992:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8009994:	2b47      	cmp	r3, #71	; 0x47
 8009996:	f47f ad83 	bne.w	80094a0 <_svfprintf_r+0x1018>
 800999a:	9b07      	ldr	r3, [sp, #28]
 800999c:	07db      	lsls	r3, r3, #31
 800999e:	f53f aed1 	bmi.w	8009744 <_svfprintf_r+0x12bc>
 80099a2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80099a4:	1b9b      	subs	r3, r3, r6
 80099a6:	9312      	str	r3, [sp, #72]	; 0x48
 80099a8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80099aa:	2b47      	cmp	r3, #71	; 0x47
 80099ac:	f43f af13 	beq.w	80097d6 <_svfprintf_r+0x134e>
 80099b0:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80099b2:	e728      	b.n	8009806 <_svfprintf_r+0x137e>
 80099b4:	ea25 73e5 	bic.w	r3, r5, r5, asr #31
 80099b8:	970e      	str	r7, [sp, #56]	; 0x38
 80099ba:	9308      	str	r3, [sp, #32]
 80099bc:	950d      	str	r5, [sp, #52]	; 0x34
 80099be:	4683      	mov	fp, r0
 80099c0:	9013      	str	r0, [sp, #76]	; 0x4c
 80099c2:	f89d 706f 	ldrb.w	r7, [sp, #111]	; 0x6f
 80099c6:	f7fe bf25 	b.w	8008814 <_svfprintf_r+0x38c>
 80099ca:	9b07      	ldr	r3, [sp, #28]
 80099cc:	07db      	lsls	r3, r3, #31
 80099ce:	465f      	mov	r7, fp
 80099d0:	d505      	bpl.n	80099de <_svfprintf_r+0x1556>
 80099d2:	ae40      	add	r6, sp, #256	; 0x100
 80099d4:	2330      	movs	r3, #48	; 0x30
 80099d6:	f806 3d41 	strb.w	r3, [r6, #-65]!
 80099da:	f7fe bf11 	b.w	8008800 <_svfprintf_r+0x378>
 80099de:	f8cd b034 	str.w	fp, [sp, #52]	; 0x34
 80099e2:	ae30      	add	r6, sp, #192	; 0xc0
 80099e4:	f7fe bf0f 	b.w	8008806 <_svfprintf_r+0x37e>
 80099e8:	aa23      	add	r2, sp, #140	; 0x8c
 80099ea:	9909      	ldr	r1, [sp, #36]	; 0x24
 80099ec:	980a      	ldr	r0, [sp, #40]	; 0x28
 80099ee:	f004 f999 	bl	800dd24 <__ssprint_r>
 80099f2:	2800      	cmp	r0, #0
 80099f4:	f47e ae41 	bne.w	800867a <_svfprintf_r+0x1f2>
 80099f8:	9d1d      	ldr	r5, [sp, #116]	; 0x74
 80099fa:	9c25      	ldr	r4, [sp, #148]	; 0x94
 80099fc:	9b24      	ldr	r3, [sp, #144]	; 0x90
 80099fe:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
 8009a02:	e62a      	b.n	800965a <_svfprintf_r+0x11d2>
 8009a04:	46a0      	mov	r8, r4
 8009a06:	2500      	movs	r5, #0
 8009a08:	f7fe bd99 	b.w	800853e <_svfprintf_r+0xb6>
 8009a0c:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8009a0e:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8009a10:	4413      	add	r3, r2
 8009a12:	2267      	movs	r2, #103	; 0x67
 8009a14:	930d      	str	r3, [sp, #52]	; 0x34
 8009a16:	9211      	str	r2, [sp, #68]	; 0x44
 8009a18:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8009a1c:	e572      	b.n	8009504 <_svfprintf_r+0x107c>
 8009a1e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009a20:	e552      	b.n	80094c8 <_svfprintf_r+0x1040>
 8009a22:	3330      	adds	r3, #48	; 0x30
 8009a24:	2230      	movs	r2, #48	; 0x30
 8009a26:	f88d 307f 	strb.w	r3, [sp, #127]	; 0x7f
 8009a2a:	f88d 207e 	strb.w	r2, [sp, #126]	; 0x7e
 8009a2e:	ab20      	add	r3, sp, #128	; 0x80
 8009a30:	e725      	b.n	800987e <_svfprintf_r+0x13f6>
 8009a32:	9808      	ldr	r0, [sp, #32]
 8009a34:	4639      	mov	r1, r7
 8009a36:	2200      	movs	r2, #0
 8009a38:	2300      	movs	r3, #0
 8009a3a:	f7f7 fb81 	bl	8001140 <__aeabi_dcmpeq>
 8009a3e:	2800      	cmp	r0, #0
 8009a40:	f47f ae8a 	bne.w	8009758 <_svfprintf_r+0x12d0>
 8009a44:	f1c5 0501 	rsb	r5, r5, #1
 8009a48:	951d      	str	r5, [sp, #116]	; 0x74
 8009a4a:	442c      	add	r4, r5
 8009a4c:	e529      	b.n	80094a2 <_svfprintf_r+0x101a>
 8009a4e:	4e38      	ldr	r6, [pc, #224]	; (8009b30 <_svfprintf_r+0x16a8>)
 8009a50:	4b38      	ldr	r3, [pc, #224]	; (8009b34 <_svfprintf_r+0x16ac>)
 8009a52:	f89d 706f 	ldrb.w	r7, [sp, #111]	; 0x6f
 8009a56:	f7ff b82f 	b.w	8008ab8 <_svfprintf_r+0x630>
 8009a5a:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8009a5c:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8009a5e:	189d      	adds	r5, r3, r2
 8009a60:	eb05 030b 	add.w	r3, r5, fp
 8009a64:	930d      	str	r3, [sp, #52]	; 0x34
 8009a66:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8009a6a:	e54b      	b.n	8009504 <_svfprintf_r+0x107c>
 8009a6c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8009a6e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8009a70:	f1c3 0301 	rsb	r3, r3, #1
 8009a74:	441a      	add	r2, r3
 8009a76:	4613      	mov	r3, r2
 8009a78:	920d      	str	r2, [sp, #52]	; 0x34
 8009a7a:	e777      	b.n	800996c <_svfprintf_r+0x14e4>
 8009a7c:	9b07      	ldr	r3, [sp, #28]
 8009a7e:	f013 0301 	ands.w	r3, r3, #1
 8009a82:	f47f af05 	bne.w	8009890 <_svfprintf_r+0x1408>
 8009a86:	9313      	str	r3, [sp, #76]	; 0x4c
 8009a88:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009a8a:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8009a8e:	e539      	b.n	8009504 <_svfprintf_r+0x107c>
 8009a90:	980e      	ldr	r0, [sp, #56]	; 0x38
 8009a92:	f898 3001 	ldrb.w	r3, [r8, #1]
 8009a96:	6805      	ldr	r5, [r0, #0]
 8009a98:	3004      	adds	r0, #4
 8009a9a:	2d00      	cmp	r5, #0
 8009a9c:	900e      	str	r0, [sp, #56]	; 0x38
 8009a9e:	46a0      	mov	r8, r4
 8009aa0:	f6be ad4b 	bge.w	800853a <_svfprintf_r+0xb2>
 8009aa4:	f04f 35ff 	mov.w	r5, #4294967295
 8009aa8:	f7fe bd47 	b.w	800853a <_svfprintf_r+0xb2>
 8009aac:	f1bb 0f00 	cmp.w	fp, #0
 8009ab0:	d102      	bne.n	8009ab8 <_svfprintf_r+0x1630>
 8009ab2:	9b07      	ldr	r3, [sp, #28]
 8009ab4:	07d8      	lsls	r0, r3, #31
 8009ab6:	d507      	bpl.n	8009ac8 <_svfprintf_r+0x1640>
 8009ab8:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8009aba:	1c5d      	adds	r5, r3, #1
 8009abc:	eb05 030b 	add.w	r3, r5, fp
 8009ac0:	930d      	str	r3, [sp, #52]	; 0x34
 8009ac2:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8009ac6:	e51d      	b.n	8009504 <_svfprintf_r+0x107c>
 8009ac8:	2301      	movs	r3, #1
 8009aca:	930d      	str	r3, [sp, #52]	; 0x34
 8009acc:	e51a      	b.n	8009504 <_svfprintf_r+0x107c>
 8009ace:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
 8009ad2:	f7ff b865 	b.w	8008ba0 <_svfprintf_r+0x718>
 8009ad6:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
 8009ada:	f7fe be51 	b.w	8008780 <_svfprintf_r+0x2f8>
 8009ade:	f10d 037e 	add.w	r3, sp, #126	; 0x7e
 8009ae2:	e6cc      	b.n	800987e <_svfprintf_r+0x13f6>
 8009ae4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009ae6:	230c      	movs	r3, #12
 8009ae8:	6013      	str	r3, [r2, #0]
 8009aea:	f04f 30ff 	mov.w	r0, #4294967295
 8009aee:	f7fe bdcd 	b.w	800868c <_svfprintf_r+0x204>
 8009af2:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
 8009af6:	f7ff b950 	b.w	8008d9a <_svfprintf_r+0x912>
 8009afa:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
 8009afe:	f7fe bfab 	b.w	8008a58 <_svfprintf_r+0x5d0>
 8009b02:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
 8009b06:	f7fe bdc9 	b.w	800869c <_svfprintf_r+0x214>
 8009b0a:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
 8009b0e:	f7ff b819 	b.w	8008b44 <_svfprintf_r+0x6bc>
 8009b12:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
 8009b16:	f7fe bfeb 	b.w	8008af0 <_svfprintf_r+0x668>
 8009b1a:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
 8009b1e:	f7ff b8f3 	b.w	8008d08 <_svfprintf_r+0x880>
 8009b22:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
 8009b26:	f7ff b8d2 	b.w	8008cce <_svfprintf_r+0x846>
 8009b2a:	bf00      	nop
 8009b2c:	0800e894 	.word	0x0800e894
 8009b30:	0800e868 	.word	0x0800e868
 8009b34:	0800e864 	.word	0x0800e864

08009b38 <_vfprintf_r>:
 8009b38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009b3c:	b0c1      	sub	sp, #260	; 0x104
 8009b3e:	461c      	mov	r4, r3
 8009b40:	9108      	str	r1, [sp, #32]
 8009b42:	4616      	mov	r6, r2
 8009b44:	4605      	mov	r5, r0
 8009b46:	900a      	str	r0, [sp, #40]	; 0x28
 8009b48:	f002 fff6 	bl	800cb38 <_localeconv_r>
 8009b4c:	6803      	ldr	r3, [r0, #0]
 8009b4e:	9317      	str	r3, [sp, #92]	; 0x5c
 8009b50:	4618      	mov	r0, r3
 8009b52:	f7f6 fe15 	bl	8000780 <strlen>
 8009b56:	940e      	str	r4, [sp, #56]	; 0x38
 8009b58:	9016      	str	r0, [sp, #88]	; 0x58
 8009b5a:	b11d      	cbz	r5, 8009b64 <_vfprintf_r+0x2c>
 8009b5c:	6bab      	ldr	r3, [r5, #56]	; 0x38
 8009b5e:	2b00      	cmp	r3, #0
 8009b60:	f000 8122 	beq.w	8009da8 <_vfprintf_r+0x270>
 8009b64:	9808      	ldr	r0, [sp, #32]
 8009b66:	f9b0 200c 	ldrsh.w	r2, [r0, #12]
 8009b6a:	b293      	uxth	r3, r2
 8009b6c:	0499      	lsls	r1, r3, #18
 8009b6e:	d407      	bmi.n	8009b80 <_vfprintf_r+0x48>
 8009b70:	6e41      	ldr	r1, [r0, #100]	; 0x64
 8009b72:	f442 5300 	orr.w	r3, r2, #8192	; 0x2000
 8009b76:	f421 5100 	bic.w	r1, r1, #8192	; 0x2000
 8009b7a:	8183      	strh	r3, [r0, #12]
 8009b7c:	6641      	str	r1, [r0, #100]	; 0x64
 8009b7e:	b29b      	uxth	r3, r3
 8009b80:	071a      	lsls	r2, r3, #28
 8009b82:	f140 80dc 	bpl.w	8009d3e <_vfprintf_r+0x206>
 8009b86:	9a08      	ldr	r2, [sp, #32]
 8009b88:	6912      	ldr	r2, [r2, #16]
 8009b8a:	2a00      	cmp	r2, #0
 8009b8c:	f000 80d7 	beq.w	8009d3e <_vfprintf_r+0x206>
 8009b90:	f003 031a 	and.w	r3, r3, #26
 8009b94:	2b0a      	cmp	r3, #10
 8009b96:	f000 80e0 	beq.w	8009d5a <_vfprintf_r+0x222>
 8009b9a:	2300      	movs	r3, #0
 8009b9c:	461a      	mov	r2, r3
 8009b9e:	9312      	str	r3, [sp, #72]	; 0x48
 8009ba0:	9325      	str	r3, [sp, #148]	; 0x94
 8009ba2:	9324      	str	r3, [sp, #144]	; 0x90
 8009ba4:	9319      	str	r3, [sp, #100]	; 0x64
 8009ba6:	930b      	str	r3, [sp, #44]	; 0x2c
 8009ba8:	f8df a3fc 	ldr.w	sl, [pc, #1020]	; 8009fa8 <_vfprintf_r+0x470>
 8009bac:	9214      	str	r2, [sp, #80]	; 0x50
 8009bae:	ab30      	add	r3, sp, #192	; 0xc0
 8009bb0:	9323      	str	r3, [sp, #140]	; 0x8c
 8009bb2:	4699      	mov	r9, r3
 8009bb4:	9215      	str	r2, [sp, #84]	; 0x54
 8009bb6:	46b0      	mov	r8, r6
 8009bb8:	f898 3000 	ldrb.w	r3, [r8]
 8009bbc:	4644      	mov	r4, r8
 8009bbe:	b1eb      	cbz	r3, 8009bfc <_vfprintf_r+0xc4>
 8009bc0:	2b25      	cmp	r3, #37	; 0x25
 8009bc2:	d102      	bne.n	8009bca <_vfprintf_r+0x92>
 8009bc4:	e01a      	b.n	8009bfc <_vfprintf_r+0xc4>
 8009bc6:	2b25      	cmp	r3, #37	; 0x25
 8009bc8:	d003      	beq.n	8009bd2 <_vfprintf_r+0x9a>
 8009bca:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 8009bce:	2b00      	cmp	r3, #0
 8009bd0:	d1f9      	bne.n	8009bc6 <_vfprintf_r+0x8e>
 8009bd2:	ebc8 0504 	rsb	r5, r8, r4
 8009bd6:	b18d      	cbz	r5, 8009bfc <_vfprintf_r+0xc4>
 8009bd8:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8009bda:	9a25      	ldr	r2, [sp, #148]	; 0x94
 8009bdc:	f8c9 8000 	str.w	r8, [r9]
 8009be0:	3301      	adds	r3, #1
 8009be2:	442a      	add	r2, r5
 8009be4:	2b07      	cmp	r3, #7
 8009be6:	f8c9 5004 	str.w	r5, [r9, #4]
 8009bea:	9225      	str	r2, [sp, #148]	; 0x94
 8009bec:	9324      	str	r3, [sp, #144]	; 0x90
 8009bee:	f300 80c2 	bgt.w	8009d76 <_vfprintf_r+0x23e>
 8009bf2:	f109 0908 	add.w	r9, r9, #8
 8009bf6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009bf8:	442b      	add	r3, r5
 8009bfa:	930b      	str	r3, [sp, #44]	; 0x2c
 8009bfc:	7823      	ldrb	r3, [r4, #0]
 8009bfe:	2b00      	cmp	r3, #0
 8009c00:	f000 80c2 	beq.w	8009d88 <_vfprintf_r+0x250>
 8009c04:	2300      	movs	r3, #0
 8009c06:	461a      	mov	r2, r3
 8009c08:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
 8009c0c:	4619      	mov	r1, r3
 8009c0e:	930c      	str	r3, [sp, #48]	; 0x30
 8009c10:	9307      	str	r3, [sp, #28]
 8009c12:	f04f 3bff 	mov.w	fp, #4294967295
 8009c16:	7863      	ldrb	r3, [r4, #1]
 8009c18:	f104 0801 	add.w	r8, r4, #1
 8009c1c:	465d      	mov	r5, fp
 8009c1e:	f108 0801 	add.w	r8, r8, #1
 8009c22:	f1a3 0020 	sub.w	r0, r3, #32
 8009c26:	2858      	cmp	r0, #88	; 0x58
 8009c28:	f200 844b 	bhi.w	800a4c2 <_vfprintf_r+0x98a>
 8009c2c:	e8df f010 	tbh	[pc, r0, lsl #1]
 8009c30:	04490401 	.word	0x04490401
 8009c34:	040a0449 	.word	0x040a0449
 8009c38:	04490449 	.word	0x04490449
 8009c3c:	04490449 	.word	0x04490449
 8009c40:	04490449 	.word	0x04490449
 8009c44:	043b035d 	.word	0x043b035d
 8009c48:	005d0449 	.word	0x005d0449
 8009c4c:	044900fe 	.word	0x044900fe
 8009c50:	036b011a 	.word	0x036b011a
 8009c54:	036b036b 	.word	0x036b036b
 8009c58:	036b036b 	.word	0x036b036b
 8009c5c:	036b036b 	.word	0x036b036b
 8009c60:	036b036b 	.word	0x036b036b
 8009c64:	04490449 	.word	0x04490449
 8009c68:	04490449 	.word	0x04490449
 8009c6c:	04490449 	.word	0x04490449
 8009c70:	04490449 	.word	0x04490449
 8009c74:	04490449 	.word	0x04490449
 8009c78:	0398037b 	.word	0x0398037b
 8009c7c:	03980449 	.word	0x03980449
 8009c80:	04490449 	.word	0x04490449
 8009c84:	04490449 	.word	0x04490449
 8009c88:	044903dd 	.word	0x044903dd
 8009c8c:	01210449 	.word	0x01210449
 8009c90:	04490449 	.word	0x04490449
 8009c94:	04490449 	.word	0x04490449
 8009c98:	014a0449 	.word	0x014a0449
 8009c9c:	04490449 	.word	0x04490449
 8009ca0:	044902b0 	.word	0x044902b0
 8009ca4:	04490449 	.word	0x04490449
 8009ca8:	04490449 	.word	0x04490449
 8009cac:	04490449 	.word	0x04490449
 8009cb0:	04490449 	.word	0x04490449
 8009cb4:	02f10449 	.word	0x02f10449
 8009cb8:	03980304 	.word	0x03980304
 8009cbc:	03980398 	.word	0x03980398
 8009cc0:	0304033a 	.word	0x0304033a
 8009cc4:	04490449 	.word	0x04490449
 8009cc8:	04490341 	.word	0x04490341
 8009ccc:	00c0034b 	.word	0x00c0034b
 8009cd0:	04120064 	.word	0x04120064
 8009cd4:	041a0449 	.word	0x041a0449
 8009cd8:	03e40449 	.word	0x03e40449
 8009cdc:	04490449 	.word	0x04490449
 8009ce0:	03ec      	.short	0x03ec
 8009ce2:	980c      	ldr	r0, [sp, #48]	; 0x30
 8009ce4:	930e      	str	r3, [sp, #56]	; 0x38
 8009ce6:	4240      	negs	r0, r0
 8009ce8:	900c      	str	r0, [sp, #48]	; 0x30
 8009cea:	9b07      	ldr	r3, [sp, #28]
 8009cec:	f043 0304 	orr.w	r3, r3, #4
 8009cf0:	9307      	str	r3, [sp, #28]
 8009cf2:	f898 3000 	ldrb.w	r3, [r8]
 8009cf6:	e792      	b.n	8009c1e <_vfprintf_r+0xe6>
 8009cf8:	980e      	ldr	r0, [sp, #56]	; 0x38
 8009cfa:	46ab      	mov	fp, r5
 8009cfc:	2100      	movs	r1, #0
 8009cfe:	6804      	ldr	r4, [r0, #0]
 8009d00:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
 8009d04:	1d07      	adds	r7, r0, #4
 8009d06:	9807      	ldr	r0, [sp, #28]
 8009d08:	2330      	movs	r3, #48	; 0x30
 8009d0a:	2278      	movs	r2, #120	; 0x78
 8009d0c:	458b      	cmp	fp, r1
 8009d0e:	f88d 3070 	strb.w	r3, [sp, #112]	; 0x70
 8009d12:	f04f 0500 	mov.w	r5, #0
 8009d16:	f88d 2071 	strb.w	r2, [sp, #113]	; 0x71
 8009d1a:	f040 0302 	orr.w	r3, r0, #2
 8009d1e:	f2c0 83ed 	blt.w	800a4fc <_vfprintf_r+0x9c4>
 8009d22:	f020 0380 	bic.w	r3, r0, #128	; 0x80
 8009d26:	f043 0302 	orr.w	r3, r3, #2
 8009d2a:	9307      	str	r3, [sp, #28]
 8009d2c:	ea54 0305 	orrs.w	r3, r4, r5
 8009d30:	970e      	str	r7, [sp, #56]	; 0x38
 8009d32:	f000 83be 	beq.w	800a4b2 <_vfprintf_r+0x97a>
 8009d36:	460f      	mov	r7, r1
 8009d38:	9211      	str	r2, [sp, #68]	; 0x44
 8009d3a:	4899      	ldr	r0, [pc, #612]	; (8009fa0 <_vfprintf_r+0x468>)
 8009d3c:	e259      	b.n	800a1f2 <_vfprintf_r+0x6ba>
 8009d3e:	9908      	ldr	r1, [sp, #32]
 8009d40:	980a      	ldr	r0, [sp, #40]	; 0x28
 8009d42:	f001 faaf 	bl	800b2a4 <__swsetup_r>
 8009d46:	2800      	cmp	r0, #0
 8009d48:	f041 8015 	bne.w	800ad76 <_vfprintf_r+0x123e>
 8009d4c:	9b08      	ldr	r3, [sp, #32]
 8009d4e:	899b      	ldrh	r3, [r3, #12]
 8009d50:	f003 031a 	and.w	r3, r3, #26
 8009d54:	2b0a      	cmp	r3, #10
 8009d56:	f47f af20 	bne.w	8009b9a <_vfprintf_r+0x62>
 8009d5a:	9908      	ldr	r1, [sp, #32]
 8009d5c:	f9b1 300e 	ldrsh.w	r3, [r1, #14]
 8009d60:	2b00      	cmp	r3, #0
 8009d62:	f6ff af1a 	blt.w	8009b9a <_vfprintf_r+0x62>
 8009d66:	4623      	mov	r3, r4
 8009d68:	4632      	mov	r2, r6
 8009d6a:	980a      	ldr	r0, [sp, #40]	; 0x28
 8009d6c:	f001 fa64 	bl	800b238 <__sbprintf>
 8009d70:	b041      	add	sp, #260	; 0x104
 8009d72:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009d76:	aa23      	add	r2, sp, #140	; 0x8c
 8009d78:	9908      	ldr	r1, [sp, #32]
 8009d7a:	980a      	ldr	r0, [sp, #40]	; 0x28
 8009d7c:	f004 f88e 	bl	800de9c <__sprint_r>
 8009d80:	b948      	cbnz	r0, 8009d96 <_vfprintf_r+0x25e>
 8009d82:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
 8009d86:	e736      	b.n	8009bf6 <_vfprintf_r+0xbe>
 8009d88:	9b25      	ldr	r3, [sp, #148]	; 0x94
 8009d8a:	b123      	cbz	r3, 8009d96 <_vfprintf_r+0x25e>
 8009d8c:	980a      	ldr	r0, [sp, #40]	; 0x28
 8009d8e:	9908      	ldr	r1, [sp, #32]
 8009d90:	aa23      	add	r2, sp, #140	; 0x8c
 8009d92:	f004 f883 	bl	800de9c <__sprint_r>
 8009d96:	9b08      	ldr	r3, [sp, #32]
 8009d98:	899b      	ldrh	r3, [r3, #12]
 8009d9a:	0659      	lsls	r1, r3, #25
 8009d9c:	f100 87eb 	bmi.w	800ad76 <_vfprintf_r+0x123e>
 8009da0:	980b      	ldr	r0, [sp, #44]	; 0x2c
 8009da2:	b041      	add	sp, #260	; 0x104
 8009da4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009da8:	980a      	ldr	r0, [sp, #40]	; 0x28
 8009daa:	f002 fbd9 	bl	800c560 <__sinit>
 8009dae:	e6d9      	b.n	8009b64 <_vfprintf_r+0x2c>
 8009db0:	9311      	str	r3, [sp, #68]	; 0x44
 8009db2:	46ab      	mov	fp, r5
 8009db4:	2a00      	cmp	r2, #0
 8009db6:	f041 8221 	bne.w	800b1fc <_vfprintf_r+0x16c4>
 8009dba:	9a07      	ldr	r2, [sp, #28]
 8009dbc:	f012 0320 	ands.w	r3, r2, #32
 8009dc0:	d064      	beq.n	8009e8c <_vfprintf_r+0x354>
 8009dc2:	9f0e      	ldr	r7, [sp, #56]	; 0x38
 8009dc4:	3707      	adds	r7, #7
 8009dc6:	f027 0307 	bic.w	r3, r7, #7
 8009dca:	2700      	movs	r7, #0
 8009dcc:	f103 0108 	add.w	r1, r3, #8
 8009dd0:	45bb      	cmp	fp, r7
 8009dd2:	910e      	str	r1, [sp, #56]	; 0x38
 8009dd4:	e9d3 4500 	ldrd	r4, r5, [r3]
 8009dd8:	f88d 706f 	strb.w	r7, [sp, #111]	; 0x6f
 8009ddc:	f2c0 873c 	blt.w	800ac58 <_vfprintf_r+0x1120>
 8009de0:	f022 0380 	bic.w	r3, r2, #128	; 0x80
 8009de4:	9307      	str	r3, [sp, #28]
 8009de6:	ea54 0305 	orrs.w	r3, r4, r5
 8009dea:	f000 837f 	beq.w	800a4ec <_vfprintf_r+0x9b4>
 8009dee:	ae30      	add	r6, sp, #192	; 0xc0
 8009df0:	08e2      	lsrs	r2, r4, #3
 8009df2:	ea42 7245 	orr.w	r2, r2, r5, lsl #29
 8009df6:	08e9      	lsrs	r1, r5, #3
 8009df8:	f004 0307 	and.w	r3, r4, #7
 8009dfc:	460d      	mov	r5, r1
 8009dfe:	4614      	mov	r4, r2
 8009e00:	3330      	adds	r3, #48	; 0x30
 8009e02:	ea54 0205 	orrs.w	r2, r4, r5
 8009e06:	f806 3d01 	strb.w	r3, [r6, #-1]!
 8009e0a:	d1f1      	bne.n	8009df0 <_vfprintf_r+0x2b8>
 8009e0c:	9a07      	ldr	r2, [sp, #28]
 8009e0e:	07d2      	lsls	r2, r2, #31
 8009e10:	f140 8096 	bpl.w	8009f40 <_vfprintf_r+0x408>
 8009e14:	2b30      	cmp	r3, #48	; 0x30
 8009e16:	f000 8093 	beq.w	8009f40 <_vfprintf_r+0x408>
 8009e1a:	2230      	movs	r2, #48	; 0x30
 8009e1c:	1e73      	subs	r3, r6, #1
 8009e1e:	f806 2c01 	strb.w	r2, [r6, #-1]
 8009e22:	aa30      	add	r2, sp, #192	; 0xc0
 8009e24:	1ad2      	subs	r2, r2, r3
 8009e26:	920d      	str	r2, [sp, #52]	; 0x34
 8009e28:	461e      	mov	r6, r3
 8009e2a:	e08c      	b.n	8009f46 <_vfprintf_r+0x40e>
 8009e2c:	f898 3000 	ldrb.w	r3, [r8]
 8009e30:	2b2a      	cmp	r3, #42	; 0x2a
 8009e32:	f108 0401 	add.w	r4, r8, #1
 8009e36:	f001 81bf 	beq.w	800b1b8 <_vfprintf_r+0x1680>
 8009e3a:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
 8009e3e:	2809      	cmp	r0, #9
 8009e40:	bf98      	it	ls
 8009e42:	2500      	movls	r5, #0
 8009e44:	f201 814e 	bhi.w	800b0e4 <_vfprintf_r+0x15ac>
 8009e48:	f814 3b01 	ldrb.w	r3, [r4], #1
 8009e4c:	eb05 0585 	add.w	r5, r5, r5, lsl #2
 8009e50:	eb00 0545 	add.w	r5, r0, r5, lsl #1
 8009e54:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
 8009e58:	2809      	cmp	r0, #9
 8009e5a:	d9f5      	bls.n	8009e48 <_vfprintf_r+0x310>
 8009e5c:	ea45 75e5 	orr.w	r5, r5, r5, asr #31
 8009e60:	46a0      	mov	r8, r4
 8009e62:	e6de      	b.n	8009c22 <_vfprintf_r+0xea>
 8009e64:	9b07      	ldr	r3, [sp, #28]
 8009e66:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009e6a:	9307      	str	r3, [sp, #28]
 8009e6c:	f898 3000 	ldrb.w	r3, [r8]
 8009e70:	e6d5      	b.n	8009c1e <_vfprintf_r+0xe6>
 8009e72:	9311      	str	r3, [sp, #68]	; 0x44
 8009e74:	46ab      	mov	fp, r5
 8009e76:	2a00      	cmp	r2, #0
 8009e78:	f041 81c4 	bne.w	800b204 <_vfprintf_r+0x16cc>
 8009e7c:	9b07      	ldr	r3, [sp, #28]
 8009e7e:	f043 0310 	orr.w	r3, r3, #16
 8009e82:	9307      	str	r3, [sp, #28]
 8009e84:	9a07      	ldr	r2, [sp, #28]
 8009e86:	f012 0320 	ands.w	r3, r2, #32
 8009e8a:	d19a      	bne.n	8009dc2 <_vfprintf_r+0x28a>
 8009e8c:	9907      	ldr	r1, [sp, #28]
 8009e8e:	f011 0210 	ands.w	r2, r1, #16
 8009e92:	f000 86d0 	beq.w	800ac36 <_vfprintf_r+0x10fe>
 8009e96:	980e      	ldr	r0, [sp, #56]	; 0x38
 8009e98:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
 8009e9c:	f1bb 0f00 	cmp.w	fp, #0
 8009ea0:	6804      	ldr	r4, [r0, #0]
 8009ea2:	f100 0704 	add.w	r7, r0, #4
 8009ea6:	f04f 0500 	mov.w	r5, #0
 8009eaa:	f2c0 86d4 	blt.w	800ac56 <_vfprintf_r+0x111e>
 8009eae:	460a      	mov	r2, r1
 8009eb0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8009eb4:	9207      	str	r2, [sp, #28]
 8009eb6:	ea54 0205 	orrs.w	r2, r4, r5
 8009eba:	970e      	str	r7, [sp, #56]	; 0x38
 8009ebc:	f000 8316 	beq.w	800a4ec <_vfprintf_r+0x9b4>
 8009ec0:	461f      	mov	r7, r3
 8009ec2:	e794      	b.n	8009dee <_vfprintf_r+0x2b6>
 8009ec4:	9311      	str	r3, [sp, #68]	; 0x44
 8009ec6:	46ab      	mov	fp, r5
 8009ec8:	2a00      	cmp	r2, #0
 8009eca:	f041 818f 	bne.w	800b1ec <_vfprintf_r+0x16b4>
 8009ece:	9b07      	ldr	r3, [sp, #28]
 8009ed0:	f043 0310 	orr.w	r3, r3, #16
 8009ed4:	9307      	str	r3, [sp, #28]
 8009ed6:	9a07      	ldr	r2, [sp, #28]
 8009ed8:	f012 0320 	ands.w	r3, r2, #32
 8009edc:	f000 84f8 	beq.w	800a8d0 <_vfprintf_r+0xd98>
 8009ee0:	9f0e      	ldr	r7, [sp, #56]	; 0x38
 8009ee2:	3707      	adds	r7, #7
 8009ee4:	f027 0307 	bic.w	r3, r7, #7
 8009ee8:	2700      	movs	r7, #0
 8009eea:	f103 0108 	add.w	r1, r3, #8
 8009eee:	45bb      	cmp	fp, r7
 8009ef0:	910e      	str	r1, [sp, #56]	; 0x38
 8009ef2:	e9d3 4500 	ldrd	r4, r5, [r3]
 8009ef6:	f88d 706f 	strb.w	r7, [sp, #111]	; 0x6f
 8009efa:	f2c0 8516 	blt.w	800a92a <_vfprintf_r+0xdf2>
 8009efe:	f022 0380 	bic.w	r3, r2, #128	; 0x80
 8009f02:	9307      	str	r3, [sp, #28]
 8009f04:	ea54 0305 	orrs.w	r3, r4, r5
 8009f08:	f000 81bc 	beq.w	800a284 <_vfprintf_r+0x74c>
 8009f0c:	2d00      	cmp	r5, #0
 8009f0e:	bf08      	it	eq
 8009f10:	2c0a      	cmpeq	r4, #10
 8009f12:	f0c0 850e 	bcc.w	800a932 <_vfprintf_r+0xdfa>
 8009f16:	ae30      	add	r6, sp, #192	; 0xc0
 8009f18:	4620      	mov	r0, r4
 8009f1a:	4629      	mov	r1, r5
 8009f1c:	220a      	movs	r2, #10
 8009f1e:	2300      	movs	r3, #0
 8009f20:	f7f6 f9f4 	bl	800030c <__aeabi_uldivmod>
 8009f24:	3230      	adds	r2, #48	; 0x30
 8009f26:	f806 2d01 	strb.w	r2, [r6, #-1]!
 8009f2a:	4620      	mov	r0, r4
 8009f2c:	4629      	mov	r1, r5
 8009f2e:	2300      	movs	r3, #0
 8009f30:	220a      	movs	r2, #10
 8009f32:	f7f6 f9eb 	bl	800030c <__aeabi_uldivmod>
 8009f36:	4604      	mov	r4, r0
 8009f38:	460d      	mov	r5, r1
 8009f3a:	ea54 0305 	orrs.w	r3, r4, r5
 8009f3e:	d1eb      	bne.n	8009f18 <_vfprintf_r+0x3e0>
 8009f40:	ab30      	add	r3, sp, #192	; 0xc0
 8009f42:	1b9b      	subs	r3, r3, r6
 8009f44:	930d      	str	r3, [sp, #52]	; 0x34
 8009f46:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009f48:	455b      	cmp	r3, fp
 8009f4a:	bfb8      	it	lt
 8009f4c:	465b      	movlt	r3, fp
 8009f4e:	9309      	str	r3, [sp, #36]	; 0x24
 8009f50:	2300      	movs	r3, #0
 8009f52:	9313      	str	r3, [sp, #76]	; 0x4c
 8009f54:	b117      	cbz	r7, 8009f5c <_vfprintf_r+0x424>
 8009f56:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009f58:	3301      	adds	r3, #1
 8009f5a:	9309      	str	r3, [sp, #36]	; 0x24
 8009f5c:	9b07      	ldr	r3, [sp, #28]
 8009f5e:	f013 0302 	ands.w	r3, r3, #2
 8009f62:	930f      	str	r3, [sp, #60]	; 0x3c
 8009f64:	d002      	beq.n	8009f6c <_vfprintf_r+0x434>
 8009f66:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009f68:	3302      	adds	r3, #2
 8009f6a:	9309      	str	r3, [sp, #36]	; 0x24
 8009f6c:	9b07      	ldr	r3, [sp, #28]
 8009f6e:	f013 0384 	ands.w	r3, r3, #132	; 0x84
 8009f72:	9310      	str	r3, [sp, #64]	; 0x40
 8009f74:	f040 82cf 	bne.w	800a516 <_vfprintf_r+0x9de>
 8009f78:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009f7a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009f7c:	1a9d      	subs	r5, r3, r2
 8009f7e:	2d00      	cmp	r5, #0
 8009f80:	f340 82c9 	ble.w	800a516 <_vfprintf_r+0x9de>
 8009f84:	2d10      	cmp	r5, #16
 8009f86:	9925      	ldr	r1, [sp, #148]	; 0x94
 8009f88:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8009f8a:	4f06      	ldr	r7, [pc, #24]	; (8009fa4 <_vfprintf_r+0x46c>)
 8009f8c:	dd2e      	ble.n	8009fec <_vfprintf_r+0x4b4>
 8009f8e:	9618      	str	r6, [sp, #96]	; 0x60
 8009f90:	4648      	mov	r0, r9
 8009f92:	2410      	movs	r4, #16
 8009f94:	46b9      	mov	r9, r7
 8009f96:	9e08      	ldr	r6, [sp, #32]
 8009f98:	462f      	mov	r7, r5
 8009f9a:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 8009f9c:	e00b      	b.n	8009fb6 <_vfprintf_r+0x47e>
 8009f9e:	bf00      	nop
 8009fa0:	0800e880 	.word	0x0800e880
 8009fa4:	0800e8c0 	.word	0x0800e8c0
 8009fa8:	0800e8b0 	.word	0x0800e8b0
 8009fac:	3f10      	subs	r7, #16
 8009fae:	2f10      	cmp	r7, #16
 8009fb0:	f100 0008 	add.w	r0, r0, #8
 8009fb4:	dd16      	ble.n	8009fe4 <_vfprintf_r+0x4ac>
 8009fb6:	3201      	adds	r2, #1
 8009fb8:	4bb7      	ldr	r3, [pc, #732]	; (800a298 <_vfprintf_r+0x760>)
 8009fba:	9224      	str	r2, [sp, #144]	; 0x90
 8009fbc:	3110      	adds	r1, #16
 8009fbe:	2a07      	cmp	r2, #7
 8009fc0:	9125      	str	r1, [sp, #148]	; 0x94
 8009fc2:	e880 0018 	stmia.w	r0, {r3, r4}
 8009fc6:	ddf1      	ble.n	8009fac <_vfprintf_r+0x474>
 8009fc8:	aa23      	add	r2, sp, #140	; 0x8c
 8009fca:	4631      	mov	r1, r6
 8009fcc:	4628      	mov	r0, r5
 8009fce:	f003 ff65 	bl	800de9c <__sprint_r>
 8009fd2:	2800      	cmp	r0, #0
 8009fd4:	f47f aedf 	bne.w	8009d96 <_vfprintf_r+0x25e>
 8009fd8:	3f10      	subs	r7, #16
 8009fda:	2f10      	cmp	r7, #16
 8009fdc:	9925      	ldr	r1, [sp, #148]	; 0x94
 8009fde:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8009fe0:	a830      	add	r0, sp, #192	; 0xc0
 8009fe2:	dce8      	bgt.n	8009fb6 <_vfprintf_r+0x47e>
 8009fe4:	9e18      	ldr	r6, [sp, #96]	; 0x60
 8009fe6:	463d      	mov	r5, r7
 8009fe8:	464f      	mov	r7, r9
 8009fea:	4681      	mov	r9, r0
 8009fec:	3201      	adds	r2, #1
 8009fee:	186c      	adds	r4, r5, r1
 8009ff0:	2a07      	cmp	r2, #7
 8009ff2:	9425      	str	r4, [sp, #148]	; 0x94
 8009ff4:	9224      	str	r2, [sp, #144]	; 0x90
 8009ff6:	f8c9 7000 	str.w	r7, [r9]
 8009ffa:	f8c9 5004 	str.w	r5, [r9, #4]
 8009ffe:	f300 841f 	bgt.w	800a840 <_vfprintf_r+0xd08>
 800a002:	f89d 706f 	ldrb.w	r7, [sp, #111]	; 0x6f
 800a006:	f109 0908 	add.w	r9, r9, #8
 800a00a:	b177      	cbz	r7, 800a02a <_vfprintf_r+0x4f2>
 800a00c:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800a00e:	3301      	adds	r3, #1
 800a010:	3401      	adds	r4, #1
 800a012:	f10d 016f 	add.w	r1, sp, #111	; 0x6f
 800a016:	2201      	movs	r2, #1
 800a018:	2b07      	cmp	r3, #7
 800a01a:	9425      	str	r4, [sp, #148]	; 0x94
 800a01c:	9324      	str	r3, [sp, #144]	; 0x90
 800a01e:	e889 0006 	stmia.w	r9, {r1, r2}
 800a022:	f300 8397 	bgt.w	800a754 <_vfprintf_r+0xc1c>
 800a026:	f109 0908 	add.w	r9, r9, #8
 800a02a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a02c:	b16b      	cbz	r3, 800a04a <_vfprintf_r+0x512>
 800a02e:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800a030:	3301      	adds	r3, #1
 800a032:	3402      	adds	r4, #2
 800a034:	a91c      	add	r1, sp, #112	; 0x70
 800a036:	2202      	movs	r2, #2
 800a038:	2b07      	cmp	r3, #7
 800a03a:	9425      	str	r4, [sp, #148]	; 0x94
 800a03c:	9324      	str	r3, [sp, #144]	; 0x90
 800a03e:	e889 0006 	stmia.w	r9, {r1, r2}
 800a042:	f300 8393 	bgt.w	800a76c <_vfprintf_r+0xc34>
 800a046:	f109 0908 	add.w	r9, r9, #8
 800a04a:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800a04c:	2b80      	cmp	r3, #128	; 0x80
 800a04e:	f000 82c6 	beq.w	800a5de <_vfprintf_r+0xaa6>
 800a052:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a054:	ebc3 070b 	rsb	r7, r3, fp
 800a058:	2f00      	cmp	r7, #0
 800a05a:	dd33      	ble.n	800a0c4 <_vfprintf_r+0x58c>
 800a05c:	4a8f      	ldr	r2, [pc, #572]	; (800a29c <_vfprintf_r+0x764>)
 800a05e:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800a060:	920f      	str	r2, [sp, #60]	; 0x3c
 800a062:	2f10      	cmp	r7, #16
 800a064:	dd22      	ble.n	800a0ac <_vfprintf_r+0x574>
 800a066:	4622      	mov	r2, r4
 800a068:	f04f 0b10 	mov.w	fp, #16
 800a06c:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 800a06e:	9c08      	ldr	r4, [sp, #32]
 800a070:	e004      	b.n	800a07c <_vfprintf_r+0x544>
 800a072:	3f10      	subs	r7, #16
 800a074:	2f10      	cmp	r7, #16
 800a076:	f109 0908 	add.w	r9, r9, #8
 800a07a:	dd16      	ble.n	800a0aa <_vfprintf_r+0x572>
 800a07c:	3301      	adds	r3, #1
 800a07e:	3210      	adds	r2, #16
 800a080:	2b07      	cmp	r3, #7
 800a082:	9225      	str	r2, [sp, #148]	; 0x94
 800a084:	9324      	str	r3, [sp, #144]	; 0x90
 800a086:	e889 0c00 	stmia.w	r9, {sl, fp}
 800a08a:	ddf2      	ble.n	800a072 <_vfprintf_r+0x53a>
 800a08c:	aa23      	add	r2, sp, #140	; 0x8c
 800a08e:	4621      	mov	r1, r4
 800a090:	4628      	mov	r0, r5
 800a092:	f003 ff03 	bl	800de9c <__sprint_r>
 800a096:	2800      	cmp	r0, #0
 800a098:	f47f ae7d 	bne.w	8009d96 <_vfprintf_r+0x25e>
 800a09c:	3f10      	subs	r7, #16
 800a09e:	2f10      	cmp	r7, #16
 800a0a0:	9a25      	ldr	r2, [sp, #148]	; 0x94
 800a0a2:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800a0a4:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
 800a0a8:	dce8      	bgt.n	800a07c <_vfprintf_r+0x544>
 800a0aa:	4614      	mov	r4, r2
 800a0ac:	3301      	adds	r3, #1
 800a0ae:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800a0b0:	9324      	str	r3, [sp, #144]	; 0x90
 800a0b2:	443c      	add	r4, r7
 800a0b4:	2b07      	cmp	r3, #7
 800a0b6:	9425      	str	r4, [sp, #148]	; 0x94
 800a0b8:	e889 0084 	stmia.w	r9, {r2, r7}
 800a0bc:	f300 833e 	bgt.w	800a73c <_vfprintf_r+0xc04>
 800a0c0:	f109 0908 	add.w	r9, r9, #8
 800a0c4:	9b07      	ldr	r3, [sp, #28]
 800a0c6:	05dd      	lsls	r5, r3, #23
 800a0c8:	f100 8227 	bmi.w	800a51a <_vfprintf_r+0x9e2>
 800a0cc:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800a0ce:	990d      	ldr	r1, [sp, #52]	; 0x34
 800a0d0:	f8c9 6000 	str.w	r6, [r9]
 800a0d4:	3301      	adds	r3, #1
 800a0d6:	440c      	add	r4, r1
 800a0d8:	2b07      	cmp	r3, #7
 800a0da:	9425      	str	r4, [sp, #148]	; 0x94
 800a0dc:	f8c9 1004 	str.w	r1, [r9, #4]
 800a0e0:	9324      	str	r3, [sp, #144]	; 0x90
 800a0e2:	f300 8315 	bgt.w	800a710 <_vfprintf_r+0xbd8>
 800a0e6:	f109 0908 	add.w	r9, r9, #8
 800a0ea:	9b07      	ldr	r3, [sp, #28]
 800a0ec:	0758      	lsls	r0, r3, #29
 800a0ee:	d53f      	bpl.n	800a170 <_vfprintf_r+0x638>
 800a0f0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a0f2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a0f4:	1a9d      	subs	r5, r3, r2
 800a0f6:	2d00      	cmp	r5, #0
 800a0f8:	dd3a      	ble.n	800a170 <_vfprintf_r+0x638>
 800a0fa:	2d10      	cmp	r5, #16
 800a0fc:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800a0fe:	4f66      	ldr	r7, [pc, #408]	; (800a298 <_vfprintf_r+0x760>)
 800a100:	dd23      	ble.n	800a14a <_vfprintf_r+0x612>
 800a102:	4622      	mov	r2, r4
 800a104:	2610      	movs	r6, #16
 800a106:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
 800a10a:	9c08      	ldr	r4, [sp, #32]
 800a10c:	e004      	b.n	800a118 <_vfprintf_r+0x5e0>
 800a10e:	3d10      	subs	r5, #16
 800a110:	2d10      	cmp	r5, #16
 800a112:	f109 0908 	add.w	r9, r9, #8
 800a116:	dd17      	ble.n	800a148 <_vfprintf_r+0x610>
 800a118:	3301      	adds	r3, #1
 800a11a:	495f      	ldr	r1, [pc, #380]	; (800a298 <_vfprintf_r+0x760>)
 800a11c:	9324      	str	r3, [sp, #144]	; 0x90
 800a11e:	3210      	adds	r2, #16
 800a120:	2b07      	cmp	r3, #7
 800a122:	9225      	str	r2, [sp, #148]	; 0x94
 800a124:	e889 0042 	stmia.w	r9, {r1, r6}
 800a128:	ddf1      	ble.n	800a10e <_vfprintf_r+0x5d6>
 800a12a:	aa23      	add	r2, sp, #140	; 0x8c
 800a12c:	4621      	mov	r1, r4
 800a12e:	4658      	mov	r0, fp
 800a130:	f003 feb4 	bl	800de9c <__sprint_r>
 800a134:	2800      	cmp	r0, #0
 800a136:	f47f ae2e 	bne.w	8009d96 <_vfprintf_r+0x25e>
 800a13a:	3d10      	subs	r5, #16
 800a13c:	2d10      	cmp	r5, #16
 800a13e:	9a25      	ldr	r2, [sp, #148]	; 0x94
 800a140:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800a142:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
 800a146:	dce7      	bgt.n	800a118 <_vfprintf_r+0x5e0>
 800a148:	4614      	mov	r4, r2
 800a14a:	3301      	adds	r3, #1
 800a14c:	442c      	add	r4, r5
 800a14e:	2b07      	cmp	r3, #7
 800a150:	9425      	str	r4, [sp, #148]	; 0x94
 800a152:	9324      	str	r3, [sp, #144]	; 0x90
 800a154:	f8c9 7000 	str.w	r7, [r9]
 800a158:	f8c9 5004 	str.w	r5, [r9, #4]
 800a15c:	dd08      	ble.n	800a170 <_vfprintf_r+0x638>
 800a15e:	aa23      	add	r2, sp, #140	; 0x8c
 800a160:	9908      	ldr	r1, [sp, #32]
 800a162:	980a      	ldr	r0, [sp, #40]	; 0x28
 800a164:	f003 fe9a 	bl	800de9c <__sprint_r>
 800a168:	2800      	cmp	r0, #0
 800a16a:	f47f ae14 	bne.w	8009d96 <_vfprintf_r+0x25e>
 800a16e:	9c25      	ldr	r4, [sp, #148]	; 0x94
 800a170:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a172:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800a174:	9909      	ldr	r1, [sp, #36]	; 0x24
 800a176:	428a      	cmp	r2, r1
 800a178:	bfac      	ite	ge
 800a17a:	189b      	addge	r3, r3, r2
 800a17c:	185b      	addlt	r3, r3, r1
 800a17e:	930b      	str	r3, [sp, #44]	; 0x2c
 800a180:	2c00      	cmp	r4, #0
 800a182:	f040 82d1 	bne.w	800a728 <_vfprintf_r+0xbf0>
 800a186:	2300      	movs	r3, #0
 800a188:	9324      	str	r3, [sp, #144]	; 0x90
 800a18a:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
 800a18e:	e513      	b.n	8009bb8 <_vfprintf_r+0x80>
 800a190:	9311      	str	r3, [sp, #68]	; 0x44
 800a192:	46ab      	mov	fp, r5
 800a194:	2a00      	cmp	r2, #0
 800a196:	f041 8025 	bne.w	800b1e4 <_vfprintf_r+0x16ac>
 800a19a:	9b07      	ldr	r3, [sp, #28]
 800a19c:	4840      	ldr	r0, [pc, #256]	; (800a2a0 <_vfprintf_r+0x768>)
 800a19e:	069c      	lsls	r4, r3, #26
 800a1a0:	f140 813c 	bpl.w	800a41c <_vfprintf_r+0x8e4>
 800a1a4:	9f0e      	ldr	r7, [sp, #56]	; 0x38
 800a1a6:	3707      	adds	r7, #7
 800a1a8:	f027 0307 	bic.w	r3, r7, #7
 800a1ac:	e9d3 4500 	ldrd	r4, r5, [r3]
 800a1b0:	f103 0208 	add.w	r2, r3, #8
 800a1b4:	920e      	str	r2, [sp, #56]	; 0x38
 800a1b6:	9a07      	ldr	r2, [sp, #28]
 800a1b8:	f012 0701 	ands.w	r7, r2, #1
 800a1bc:	f000 82e2 	beq.w	800a784 <_vfprintf_r+0xc4c>
 800a1c0:	ea54 0305 	orrs.w	r3, r4, r5
 800a1c4:	f000 856b 	beq.w	800ac9e <_vfprintf_r+0x1166>
 800a1c8:	f89d 2044 	ldrb.w	r2, [sp, #68]	; 0x44
 800a1cc:	f88d 2071 	strb.w	r2, [sp, #113]	; 0x71
 800a1d0:	2700      	movs	r7, #0
 800a1d2:	9a07      	ldr	r2, [sp, #28]
 800a1d4:	f88d 706f 	strb.w	r7, [sp, #111]	; 0x6f
 800a1d8:	2330      	movs	r3, #48	; 0x30
 800a1da:	45bb      	cmp	fp, r7
 800a1dc:	f88d 3070 	strb.w	r3, [sp, #112]	; 0x70
 800a1e0:	f042 0302 	orr.w	r3, r2, #2
 800a1e4:	f2c0 872d 	blt.w	800b042 <_vfprintf_r+0x150a>
 800a1e8:	f022 0380 	bic.w	r3, r2, #128	; 0x80
 800a1ec:	f043 0302 	orr.w	r3, r3, #2
 800a1f0:	9307      	str	r3, [sp, #28]
 800a1f2:	ae30      	add	r6, sp, #192	; 0xc0
 800a1f4:	0923      	lsrs	r3, r4, #4
 800a1f6:	f004 010f 	and.w	r1, r4, #15
 800a1fa:	ea43 7305 	orr.w	r3, r3, r5, lsl #28
 800a1fe:	092a      	lsrs	r2, r5, #4
 800a200:	461c      	mov	r4, r3
 800a202:	4615      	mov	r5, r2
 800a204:	5c43      	ldrb	r3, [r0, r1]
 800a206:	f806 3d01 	strb.w	r3, [r6, #-1]!
 800a20a:	ea54 0305 	orrs.w	r3, r4, r5
 800a20e:	d1f1      	bne.n	800a1f4 <_vfprintf_r+0x6bc>
 800a210:	e696      	b.n	8009f40 <_vfprintf_r+0x408>
 800a212:	990e      	ldr	r1, [sp, #56]	; 0x38
 800a214:	9311      	str	r3, [sp, #68]	; 0x44
 800a216:	680a      	ldr	r2, [r1, #0]
 800a218:	f88d 2098 	strb.w	r2, [sp, #152]	; 0x98
 800a21c:	2300      	movs	r3, #0
 800a21e:	460a      	mov	r2, r1
 800a220:	461f      	mov	r7, r3
 800a222:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
 800a226:	3204      	adds	r2, #4
 800a228:	2301      	movs	r3, #1
 800a22a:	9309      	str	r3, [sp, #36]	; 0x24
 800a22c:	46bb      	mov	fp, r7
 800a22e:	9713      	str	r7, [sp, #76]	; 0x4c
 800a230:	920e      	str	r2, [sp, #56]	; 0x38
 800a232:	930d      	str	r3, [sp, #52]	; 0x34
 800a234:	ae26      	add	r6, sp, #152	; 0x98
 800a236:	e691      	b.n	8009f5c <_vfprintf_r+0x424>
 800a238:	9311      	str	r3, [sp, #68]	; 0x44
 800a23a:	46ab      	mov	fp, r5
 800a23c:	2a00      	cmp	r2, #0
 800a23e:	f040 87cd 	bne.w	800b1dc <_vfprintf_r+0x16a4>
 800a242:	9b07      	ldr	r3, [sp, #28]
 800a244:	069f      	lsls	r7, r3, #26
 800a246:	d57a      	bpl.n	800a33e <_vfprintf_r+0x806>
 800a248:	9f0e      	ldr	r7, [sp, #56]	; 0x38
 800a24a:	3707      	adds	r7, #7
 800a24c:	f027 0707 	bic.w	r7, r7, #7
 800a250:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a254:	f107 0108 	add.w	r1, r7, #8
 800a258:	910e      	str	r1, [sp, #56]	; 0x38
 800a25a:	4614      	mov	r4, r2
 800a25c:	461d      	mov	r5, r3
 800a25e:	2a00      	cmp	r2, #0
 800a260:	f173 0300 	sbcs.w	r3, r3, #0
 800a264:	f2c0 8438 	blt.w	800aad8 <_vfprintf_r+0xfa0>
 800a268:	f1bb 0f00 	cmp.w	fp, #0
 800a26c:	f89d 706f 	ldrb.w	r7, [sp, #111]	; 0x6f
 800a270:	f2c0 835b 	blt.w	800a92a <_vfprintf_r+0xdf2>
 800a274:	9b07      	ldr	r3, [sp, #28]
 800a276:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800a27a:	9307      	str	r3, [sp, #28]
 800a27c:	ea54 0305 	orrs.w	r3, r4, r5
 800a280:	f47f ae44 	bne.w	8009f0c <_vfprintf_r+0x3d4>
 800a284:	f1bb 0f00 	cmp.w	fp, #0
 800a288:	f040 8414 	bne.w	800aab4 <_vfprintf_r+0xf7c>
 800a28c:	f04f 0b00 	mov.w	fp, #0
 800a290:	f8cd b034 	str.w	fp, [sp, #52]	; 0x34
 800a294:	ae30      	add	r6, sp, #192	; 0xc0
 800a296:	e656      	b.n	8009f46 <_vfprintf_r+0x40e>
 800a298:	0800e8c0 	.word	0x0800e8c0
 800a29c:	0800e8b0 	.word	0x0800e8b0
 800a2a0:	0800e86c 	.word	0x0800e86c
 800a2a4:	9b07      	ldr	r3, [sp, #28]
 800a2a6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a2aa:	9307      	str	r3, [sp, #28]
 800a2ac:	f898 3000 	ldrb.w	r3, [r8]
 800a2b0:	e4b5      	b.n	8009c1e <_vfprintf_r+0xe6>
 800a2b2:	f898 3000 	ldrb.w	r3, [r8]
 800a2b6:	2b6c      	cmp	r3, #108	; 0x6c
 800a2b8:	f000 85c8 	beq.w	800ae4c <_vfprintf_r+0x1314>
 800a2bc:	9807      	ldr	r0, [sp, #28]
 800a2be:	f040 0010 	orr.w	r0, r0, #16
 800a2c2:	9007      	str	r0, [sp, #28]
 800a2c4:	e4ab      	b.n	8009c1e <_vfprintf_r+0xe6>
 800a2c6:	2a00      	cmp	r2, #0
 800a2c8:	f040 8784 	bne.w	800b1d4 <_vfprintf_r+0x169c>
 800a2cc:	9b07      	ldr	r3, [sp, #28]
 800a2ce:	069f      	lsls	r7, r3, #26
 800a2d0:	f140 8413 	bpl.w	800aafa <_vfprintf_r+0xfc2>
 800a2d4:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800a2d6:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800a2d8:	6813      	ldr	r3, [r2, #0]
 800a2da:	17cd      	asrs	r5, r1, #31
 800a2dc:	4608      	mov	r0, r1
 800a2de:	3204      	adds	r2, #4
 800a2e0:	4629      	mov	r1, r5
 800a2e2:	920e      	str	r2, [sp, #56]	; 0x38
 800a2e4:	e9c3 0100 	strd	r0, r1, [r3]
 800a2e8:	e466      	b.n	8009bb8 <_vfprintf_r+0x80>
 800a2ea:	9c0e      	ldr	r4, [sp, #56]	; 0x38
 800a2ec:	6823      	ldr	r3, [r4, #0]
 800a2ee:	930c      	str	r3, [sp, #48]	; 0x30
 800a2f0:	4618      	mov	r0, r3
 800a2f2:	2800      	cmp	r0, #0
 800a2f4:	4623      	mov	r3, r4
 800a2f6:	f103 0304 	add.w	r3, r3, #4
 800a2fa:	f6ff acf2 	blt.w	8009ce2 <_vfprintf_r+0x1aa>
 800a2fe:	930e      	str	r3, [sp, #56]	; 0x38
 800a300:	f898 3000 	ldrb.w	r3, [r8]
 800a304:	e48b      	b.n	8009c1e <_vfprintf_r+0xe6>
 800a306:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
 800a30a:	2300      	movs	r3, #0
 800a30c:	461c      	mov	r4, r3
 800a30e:	f818 3b01 	ldrb.w	r3, [r8], #1
 800a312:	eb04 0484 	add.w	r4, r4, r4, lsl #2
 800a316:	eb00 0444 	add.w	r4, r0, r4, lsl #1
 800a31a:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
 800a31e:	2809      	cmp	r0, #9
 800a320:	d9f5      	bls.n	800a30e <_vfprintf_r+0x7d6>
 800a322:	940c      	str	r4, [sp, #48]	; 0x30
 800a324:	e47d      	b.n	8009c22 <_vfprintf_r+0xea>
 800a326:	9311      	str	r3, [sp, #68]	; 0x44
 800a328:	46ab      	mov	fp, r5
 800a32a:	2a00      	cmp	r2, #0
 800a32c:	f040 8771 	bne.w	800b212 <_vfprintf_r+0x16da>
 800a330:	9b07      	ldr	r3, [sp, #28]
 800a332:	f043 0310 	orr.w	r3, r3, #16
 800a336:	9307      	str	r3, [sp, #28]
 800a338:	9b07      	ldr	r3, [sp, #28]
 800a33a:	069f      	lsls	r7, r3, #26
 800a33c:	d484      	bmi.n	800a248 <_vfprintf_r+0x710>
 800a33e:	9b07      	ldr	r3, [sp, #28]
 800a340:	06de      	lsls	r6, r3, #27
 800a342:	f100 82bc 	bmi.w	800a8be <_vfprintf_r+0xd86>
 800a346:	9b07      	ldr	r3, [sp, #28]
 800a348:	065d      	lsls	r5, r3, #25
 800a34a:	f140 82b8 	bpl.w	800a8be <_vfprintf_r+0xd86>
 800a34e:	990e      	ldr	r1, [sp, #56]	; 0x38
 800a350:	f9b1 4000 	ldrsh.w	r4, [r1]
 800a354:	3104      	adds	r1, #4
 800a356:	17e5      	asrs	r5, r4, #31
 800a358:	4622      	mov	r2, r4
 800a35a:	462b      	mov	r3, r5
 800a35c:	910e      	str	r1, [sp, #56]	; 0x38
 800a35e:	e77e      	b.n	800a25e <_vfprintf_r+0x726>
 800a360:	9311      	str	r3, [sp, #68]	; 0x44
 800a362:	46ab      	mov	fp, r5
 800a364:	2a00      	cmp	r2, #0
 800a366:	f040 8758 	bne.w	800b21a <_vfprintf_r+0x16e2>
 800a36a:	9f0e      	ldr	r7, [sp, #56]	; 0x38
 800a36c:	3707      	adds	r7, #7
 800a36e:	f027 0307 	bic.w	r3, r7, #7
 800a372:	f103 0208 	add.w	r2, r3, #8
 800a376:	920e      	str	r2, [sp, #56]	; 0x38
 800a378:	681a      	ldr	r2, [r3, #0]
 800a37a:	9214      	str	r2, [sp, #80]	; 0x50
 800a37c:	685b      	ldr	r3, [r3, #4]
 800a37e:	9315      	str	r3, [sp, #84]	; 0x54
 800a380:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800a382:	9d14      	ldr	r5, [sp, #80]	; 0x50
 800a384:	f023 4400 	bic.w	r4, r3, #2147483648	; 0x80000000
 800a388:	4628      	mov	r0, r5
 800a38a:	4621      	mov	r1, r4
 800a38c:	f04f 32ff 	mov.w	r2, #4294967295
 800a390:	4bb5      	ldr	r3, [pc, #724]	; (800a668 <_vfprintf_r+0xb30>)
 800a392:	f7f6 ff07 	bl	80011a4 <__aeabi_dcmpun>
 800a396:	2800      	cmp	r0, #0
 800a398:	f040 83c6 	bne.w	800ab28 <_vfprintf_r+0xff0>
 800a39c:	4628      	mov	r0, r5
 800a39e:	4621      	mov	r1, r4
 800a3a0:	f04f 32ff 	mov.w	r2, #4294967295
 800a3a4:	4bb0      	ldr	r3, [pc, #704]	; (800a668 <_vfprintf_r+0xb30>)
 800a3a6:	f7f6 fedf 	bl	8001168 <__aeabi_dcmple>
 800a3aa:	2800      	cmp	r0, #0
 800a3ac:	f040 83bc 	bne.w	800ab28 <_vfprintf_r+0xff0>
 800a3b0:	9814      	ldr	r0, [sp, #80]	; 0x50
 800a3b2:	9915      	ldr	r1, [sp, #84]	; 0x54
 800a3b4:	2200      	movs	r2, #0
 800a3b6:	2300      	movs	r3, #0
 800a3b8:	f7f6 fecc 	bl	8001154 <__aeabi_dcmplt>
 800a3bc:	2800      	cmp	r0, #0
 800a3be:	f040 8646 	bne.w	800b04e <_vfprintf_r+0x1516>
 800a3c2:	f89d 706f 	ldrb.w	r7, [sp, #111]	; 0x6f
 800a3c6:	4ea9      	ldr	r6, [pc, #676]	; (800a66c <_vfprintf_r+0xb34>)
 800a3c8:	4ba9      	ldr	r3, [pc, #676]	; (800a670 <_vfprintf_r+0xb38>)
 800a3ca:	9907      	ldr	r1, [sp, #28]
 800a3cc:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 800a3d0:	9107      	str	r1, [sp, #28]
 800a3d2:	9911      	ldr	r1, [sp, #68]	; 0x44
 800a3d4:	2203      	movs	r2, #3
 800a3d6:	f04f 0b00 	mov.w	fp, #0
 800a3da:	9209      	str	r2, [sp, #36]	; 0x24
 800a3dc:	2947      	cmp	r1, #71	; 0x47
 800a3de:	bfd8      	it	le
 800a3e0:	461e      	movle	r6, r3
 800a3e2:	920d      	str	r2, [sp, #52]	; 0x34
 800a3e4:	f8cd b04c 	str.w	fp, [sp, #76]	; 0x4c
 800a3e8:	e5b4      	b.n	8009f54 <_vfprintf_r+0x41c>
 800a3ea:	9b07      	ldr	r3, [sp, #28]
 800a3ec:	f043 0308 	orr.w	r3, r3, #8
 800a3f0:	9307      	str	r3, [sp, #28]
 800a3f2:	f898 3000 	ldrb.w	r3, [r8]
 800a3f6:	e412      	b.n	8009c1e <_vfprintf_r+0xe6>
 800a3f8:	9311      	str	r3, [sp, #68]	; 0x44
 800a3fa:	46ab      	mov	fp, r5
 800a3fc:	2a00      	cmp	r2, #0
 800a3fe:	f43f ad6a 	beq.w	8009ed6 <_vfprintf_r+0x39e>
 800a402:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
 800a406:	e566      	b.n	8009ed6 <_vfprintf_r+0x39e>
 800a408:	9311      	str	r3, [sp, #68]	; 0x44
 800a40a:	46ab      	mov	fp, r5
 800a40c:	2a00      	cmp	r2, #0
 800a40e:	f040 8708 	bne.w	800b222 <_vfprintf_r+0x16ea>
 800a412:	9b07      	ldr	r3, [sp, #28]
 800a414:	4897      	ldr	r0, [pc, #604]	; (800a674 <_vfprintf_r+0xb3c>)
 800a416:	069c      	lsls	r4, r3, #26
 800a418:	f53f aec4 	bmi.w	800a1a4 <_vfprintf_r+0x66c>
 800a41c:	9b07      	ldr	r3, [sp, #28]
 800a41e:	06d9      	lsls	r1, r3, #27
 800a420:	f140 841f 	bpl.w	800ac62 <_vfprintf_r+0x112a>
 800a424:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800a426:	4613      	mov	r3, r2
 800a428:	3304      	adds	r3, #4
 800a42a:	6814      	ldr	r4, [r2, #0]
 800a42c:	930e      	str	r3, [sp, #56]	; 0x38
 800a42e:	2500      	movs	r5, #0
 800a430:	e6c1      	b.n	800a1b6 <_vfprintf_r+0x67e>
 800a432:	f898 3000 	ldrb.w	r3, [r8]
 800a436:	2900      	cmp	r1, #0
 800a438:	f47f abf1 	bne.w	8009c1e <_vfprintf_r+0xe6>
 800a43c:	2201      	movs	r2, #1
 800a43e:	2120      	movs	r1, #32
 800a440:	f7ff bbed 	b.w	8009c1e <_vfprintf_r+0xe6>
 800a444:	9b07      	ldr	r3, [sp, #28]
 800a446:	f043 0301 	orr.w	r3, r3, #1
 800a44a:	9307      	str	r3, [sp, #28]
 800a44c:	f898 3000 	ldrb.w	r3, [r8]
 800a450:	f7ff bbe5 	b.w	8009c1e <_vfprintf_r+0xe6>
 800a454:	9b07      	ldr	r3, [sp, #28]
 800a456:	f043 0320 	orr.w	r3, r3, #32
 800a45a:	9307      	str	r3, [sp, #28]
 800a45c:	f898 3000 	ldrb.w	r3, [r8]
 800a460:	f7ff bbdd 	b.w	8009c1e <_vfprintf_r+0xe6>
 800a464:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800a466:	9311      	str	r3, [sp, #68]	; 0x44
 800a468:	6816      	ldr	r6, [r2, #0]
 800a46a:	2400      	movs	r4, #0
 800a46c:	f88d 406f 	strb.w	r4, [sp, #111]	; 0x6f
 800a470:	1d17      	adds	r7, r2, #4
 800a472:	2e00      	cmp	r6, #0
 800a474:	f000 85c2 	beq.w	800affc <_vfprintf_r+0x14c4>
 800a478:	2d00      	cmp	r5, #0
 800a47a:	f2c0 84fe 	blt.w	800ae7a <_vfprintf_r+0x1342>
 800a47e:	462a      	mov	r2, r5
 800a480:	4621      	mov	r1, r4
 800a482:	4630      	mov	r0, r6
 800a484:	f7f6 f9ec 	bl	8000860 <memchr>
 800a488:	2800      	cmp	r0, #0
 800a48a:	f000 8600 	beq.w	800b08e <_vfprintf_r+0x1556>
 800a48e:	1b83      	subs	r3, r0, r6
 800a490:	930d      	str	r3, [sp, #52]	; 0x34
 800a492:	46a3      	mov	fp, r4
 800a494:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800a498:	970e      	str	r7, [sp, #56]	; 0x38
 800a49a:	9309      	str	r3, [sp, #36]	; 0x24
 800a49c:	f8cd b04c 	str.w	fp, [sp, #76]	; 0x4c
 800a4a0:	f89d 706f 	ldrb.w	r7, [sp, #111]	; 0x6f
 800a4a4:	e556      	b.n	8009f54 <_vfprintf_r+0x41c>
 800a4a6:	f898 3000 	ldrb.w	r3, [r8]
 800a4aa:	2201      	movs	r2, #1
 800a4ac:	212b      	movs	r1, #43	; 0x2b
 800a4ae:	f7ff bbb6 	b.w	8009c1e <_vfprintf_r+0xe6>
 800a4b2:	4870      	ldr	r0, [pc, #448]	; (800a674 <_vfprintf_r+0xb3c>)
 800a4b4:	9211      	str	r2, [sp, #68]	; 0x44
 800a4b6:	f1bb 0f00 	cmp.w	fp, #0
 800a4ba:	f040 8174 	bne.w	800a7a6 <_vfprintf_r+0xc6e>
 800a4be:	465f      	mov	r7, fp
 800a4c0:	e6e4      	b.n	800a28c <_vfprintf_r+0x754>
 800a4c2:	9311      	str	r3, [sp, #68]	; 0x44
 800a4c4:	2a00      	cmp	r2, #0
 800a4c6:	f040 8695 	bne.w	800b1f4 <_vfprintf_r+0x16bc>
 800a4ca:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800a4cc:	2a00      	cmp	r2, #0
 800a4ce:	f43f ac5b 	beq.w	8009d88 <_vfprintf_r+0x250>
 800a4d2:	2300      	movs	r3, #0
 800a4d4:	2101      	movs	r1, #1
 800a4d6:	461f      	mov	r7, r3
 800a4d8:	9109      	str	r1, [sp, #36]	; 0x24
 800a4da:	f88d 2098 	strb.w	r2, [sp, #152]	; 0x98
 800a4de:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
 800a4e2:	469b      	mov	fp, r3
 800a4e4:	9313      	str	r3, [sp, #76]	; 0x4c
 800a4e6:	910d      	str	r1, [sp, #52]	; 0x34
 800a4e8:	ae26      	add	r6, sp, #152	; 0x98
 800a4ea:	e537      	b.n	8009f5c <_vfprintf_r+0x424>
 800a4ec:	f1bb 0f00 	cmp.w	fp, #0
 800a4f0:	f000 85d8 	beq.w	800b0a4 <_vfprintf_r+0x156c>
 800a4f4:	2700      	movs	r7, #0
 800a4f6:	2400      	movs	r4, #0
 800a4f8:	2500      	movs	r5, #0
 800a4fa:	e478      	b.n	8009dee <_vfprintf_r+0x2b6>
 800a4fc:	485d      	ldr	r0, [pc, #372]	; (800a674 <_vfprintf_r+0xb3c>)
 800a4fe:	9307      	str	r3, [sp, #28]
 800a500:	9211      	str	r2, [sp, #68]	; 0x44
 800a502:	ea54 0305 	orrs.w	r3, r4, r5
 800a506:	970e      	str	r7, [sp, #56]	; 0x38
 800a508:	f04f 0700 	mov.w	r7, #0
 800a50c:	f47f ae71 	bne.w	800a1f2 <_vfprintf_r+0x6ba>
 800a510:	2400      	movs	r4, #0
 800a512:	2500      	movs	r5, #0
 800a514:	e66d      	b.n	800a1f2 <_vfprintf_r+0x6ba>
 800a516:	9c25      	ldr	r4, [sp, #148]	; 0x94
 800a518:	e577      	b.n	800a00a <_vfprintf_r+0x4d2>
 800a51a:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800a51c:	2b65      	cmp	r3, #101	; 0x65
 800a51e:	f340 80af 	ble.w	800a680 <_vfprintf_r+0xb48>
 800a522:	9814      	ldr	r0, [sp, #80]	; 0x50
 800a524:	9915      	ldr	r1, [sp, #84]	; 0x54
 800a526:	2200      	movs	r2, #0
 800a528:	2300      	movs	r3, #0
 800a52a:	f7f6 fe09 	bl	8001140 <__aeabi_dcmpeq>
 800a52e:	2800      	cmp	r0, #0
 800a530:	f000 813b 	beq.w	800a7aa <_vfprintf_r+0xc72>
 800a534:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800a536:	4a50      	ldr	r2, [pc, #320]	; (800a678 <_vfprintf_r+0xb40>)
 800a538:	f8c9 2000 	str.w	r2, [r9]
 800a53c:	3301      	adds	r3, #1
 800a53e:	3401      	adds	r4, #1
 800a540:	2201      	movs	r2, #1
 800a542:	2b07      	cmp	r3, #7
 800a544:	9425      	str	r4, [sp, #148]	; 0x94
 800a546:	9324      	str	r3, [sp, #144]	; 0x90
 800a548:	f8c9 2004 	str.w	r2, [r9, #4]
 800a54c:	f300 83b2 	bgt.w	800acb4 <_vfprintf_r+0x117c>
 800a550:	f109 0908 	add.w	r9, r9, #8
 800a554:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800a556:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800a558:	4293      	cmp	r3, r2
 800a55a:	db03      	blt.n	800a564 <_vfprintf_r+0xa2c>
 800a55c:	9b07      	ldr	r3, [sp, #28]
 800a55e:	07d8      	lsls	r0, r3, #31
 800a560:	f57f adc3 	bpl.w	800a0ea <_vfprintf_r+0x5b2>
 800a564:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800a566:	9916      	ldr	r1, [sp, #88]	; 0x58
 800a568:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800a56a:	f8c9 2000 	str.w	r2, [r9]
 800a56e:	3301      	adds	r3, #1
 800a570:	440c      	add	r4, r1
 800a572:	2b07      	cmp	r3, #7
 800a574:	9425      	str	r4, [sp, #148]	; 0x94
 800a576:	f8c9 1004 	str.w	r1, [r9, #4]
 800a57a:	9324      	str	r3, [sp, #144]	; 0x90
 800a57c:	f300 8470 	bgt.w	800ae60 <_vfprintf_r+0x1328>
 800a580:	f109 0908 	add.w	r9, r9, #8
 800a584:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800a586:	1e5d      	subs	r5, r3, #1
 800a588:	2d00      	cmp	r5, #0
 800a58a:	f77f adae 	ble.w	800a0ea <_vfprintf_r+0x5b2>
 800a58e:	4a3b      	ldr	r2, [pc, #236]	; (800a67c <_vfprintf_r+0xb44>)
 800a590:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800a592:	920f      	str	r2, [sp, #60]	; 0x3c
 800a594:	2d10      	cmp	r5, #16
 800a596:	f340 81d2 	ble.w	800a93e <_vfprintf_r+0xe06>
 800a59a:	2610      	movs	r6, #16
 800a59c:	9f0a      	ldr	r7, [sp, #40]	; 0x28
 800a59e:	f8dd b020 	ldr.w	fp, [sp, #32]
 800a5a2:	e005      	b.n	800a5b0 <_vfprintf_r+0xa78>
 800a5a4:	f109 0908 	add.w	r9, r9, #8
 800a5a8:	3d10      	subs	r5, #16
 800a5aa:	2d10      	cmp	r5, #16
 800a5ac:	f340 81c7 	ble.w	800a93e <_vfprintf_r+0xe06>
 800a5b0:	3301      	adds	r3, #1
 800a5b2:	3410      	adds	r4, #16
 800a5b4:	2b07      	cmp	r3, #7
 800a5b6:	9425      	str	r4, [sp, #148]	; 0x94
 800a5b8:	9324      	str	r3, [sp, #144]	; 0x90
 800a5ba:	f8c9 a000 	str.w	sl, [r9]
 800a5be:	f8c9 6004 	str.w	r6, [r9, #4]
 800a5c2:	ddef      	ble.n	800a5a4 <_vfprintf_r+0xa6c>
 800a5c4:	aa23      	add	r2, sp, #140	; 0x8c
 800a5c6:	4659      	mov	r1, fp
 800a5c8:	4638      	mov	r0, r7
 800a5ca:	f003 fc67 	bl	800de9c <__sprint_r>
 800a5ce:	2800      	cmp	r0, #0
 800a5d0:	f47f abe1 	bne.w	8009d96 <_vfprintf_r+0x25e>
 800a5d4:	9c25      	ldr	r4, [sp, #148]	; 0x94
 800a5d6:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800a5d8:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
 800a5dc:	e7e4      	b.n	800a5a8 <_vfprintf_r+0xa70>
 800a5de:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a5e0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a5e2:	1a9f      	subs	r7, r3, r2
 800a5e4:	2f00      	cmp	r7, #0
 800a5e6:	f77f ad34 	ble.w	800a052 <_vfprintf_r+0x51a>
 800a5ea:	4a24      	ldr	r2, [pc, #144]	; (800a67c <_vfprintf_r+0xb44>)
 800a5ec:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800a5ee:	920f      	str	r2, [sp, #60]	; 0x3c
 800a5f0:	2f10      	cmp	r7, #16
 800a5f2:	dd2b      	ble.n	800a64c <_vfprintf_r+0xb14>
 800a5f4:	464a      	mov	r2, r9
 800a5f6:	4621      	mov	r1, r4
 800a5f8:	46b9      	mov	r9, r7
 800a5fa:	2510      	movs	r5, #16
 800a5fc:	4637      	mov	r7, r6
 800a5fe:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800a600:	9e08      	ldr	r6, [sp, #32]
 800a602:	e006      	b.n	800a612 <_vfprintf_r+0xada>
 800a604:	f1a9 0910 	sub.w	r9, r9, #16
 800a608:	f1b9 0f10 	cmp.w	r9, #16
 800a60c:	f102 0208 	add.w	r2, r2, #8
 800a610:	dd18      	ble.n	800a644 <_vfprintf_r+0xb0c>
 800a612:	3301      	adds	r3, #1
 800a614:	3110      	adds	r1, #16
 800a616:	2b07      	cmp	r3, #7
 800a618:	9125      	str	r1, [sp, #148]	; 0x94
 800a61a:	9324      	str	r3, [sp, #144]	; 0x90
 800a61c:	f8c2 a000 	str.w	sl, [r2]
 800a620:	6055      	str	r5, [r2, #4]
 800a622:	ddef      	ble.n	800a604 <_vfprintf_r+0xacc>
 800a624:	aa23      	add	r2, sp, #140	; 0x8c
 800a626:	4631      	mov	r1, r6
 800a628:	4620      	mov	r0, r4
 800a62a:	f003 fc37 	bl	800de9c <__sprint_r>
 800a62e:	2800      	cmp	r0, #0
 800a630:	f47f abb1 	bne.w	8009d96 <_vfprintf_r+0x25e>
 800a634:	f1a9 0910 	sub.w	r9, r9, #16
 800a638:	f1b9 0f10 	cmp.w	r9, #16
 800a63c:	9925      	ldr	r1, [sp, #148]	; 0x94
 800a63e:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800a640:	aa30      	add	r2, sp, #192	; 0xc0
 800a642:	dce6      	bgt.n	800a612 <_vfprintf_r+0xada>
 800a644:	463e      	mov	r6, r7
 800a646:	460c      	mov	r4, r1
 800a648:	464f      	mov	r7, r9
 800a64a:	4691      	mov	r9, r2
 800a64c:	3301      	adds	r3, #1
 800a64e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800a650:	9324      	str	r3, [sp, #144]	; 0x90
 800a652:	443c      	add	r4, r7
 800a654:	2b07      	cmp	r3, #7
 800a656:	9425      	str	r4, [sp, #148]	; 0x94
 800a658:	e889 0084 	stmia.w	r9, {r2, r7}
 800a65c:	f300 822c 	bgt.w	800aab8 <_vfprintf_r+0xf80>
 800a660:	f109 0908 	add.w	r9, r9, #8
 800a664:	e4f5      	b.n	800a052 <_vfprintf_r+0x51a>
 800a666:	bf00      	nop
 800a668:	7fefffff 	.word	0x7fefffff
 800a66c:	0800e860 	.word	0x0800e860
 800a670:	0800e85c 	.word	0x0800e85c
 800a674:	0800e880 	.word	0x0800e880
 800a678:	0800e89c 	.word	0x0800e89c
 800a67c:	0800e8b0 	.word	0x0800e8b0
 800a680:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800a682:	9d24      	ldr	r5, [sp, #144]	; 0x90
 800a684:	2b01      	cmp	r3, #1
 800a686:	f340 81d0 	ble.w	800aa2a <_vfprintf_r+0xef2>
 800a68a:	3501      	adds	r5, #1
 800a68c:	3401      	adds	r4, #1
 800a68e:	2301      	movs	r3, #1
 800a690:	2d07      	cmp	r5, #7
 800a692:	9425      	str	r4, [sp, #148]	; 0x94
 800a694:	9524      	str	r5, [sp, #144]	; 0x90
 800a696:	f8c9 6000 	str.w	r6, [r9]
 800a69a:	f8c9 3004 	str.w	r3, [r9, #4]
 800a69e:	f300 81e1 	bgt.w	800aa64 <_vfprintf_r+0xf2c>
 800a6a2:	f109 0908 	add.w	r9, r9, #8
 800a6a6:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800a6a8:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800a6aa:	f8c9 3000 	str.w	r3, [r9]
 800a6ae:	3501      	adds	r5, #1
 800a6b0:	4414      	add	r4, r2
 800a6b2:	2d07      	cmp	r5, #7
 800a6b4:	9425      	str	r4, [sp, #148]	; 0x94
 800a6b6:	9524      	str	r5, [sp, #144]	; 0x90
 800a6b8:	f8c9 2004 	str.w	r2, [r9, #4]
 800a6bc:	f300 81ed 	bgt.w	800aa9a <_vfprintf_r+0xf62>
 800a6c0:	f109 0908 	add.w	r9, r9, #8
 800a6c4:	2300      	movs	r3, #0
 800a6c6:	9814      	ldr	r0, [sp, #80]	; 0x50
 800a6c8:	9915      	ldr	r1, [sp, #84]	; 0x54
 800a6ca:	2200      	movs	r2, #0
 800a6cc:	f7f6 fd38 	bl	8001140 <__aeabi_dcmpeq>
 800a6d0:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800a6d2:	2800      	cmp	r0, #0
 800a6d4:	f040 80c3 	bne.w	800a85e <_vfprintf_r+0xd26>
 800a6d8:	3b01      	subs	r3, #1
 800a6da:	3501      	adds	r5, #1
 800a6dc:	3601      	adds	r6, #1
 800a6de:	441c      	add	r4, r3
 800a6e0:	2d07      	cmp	r5, #7
 800a6e2:	9524      	str	r5, [sp, #144]	; 0x90
 800a6e4:	9425      	str	r4, [sp, #148]	; 0x94
 800a6e6:	f8c9 6000 	str.w	r6, [r9]
 800a6ea:	f8c9 3004 	str.w	r3, [r9, #4]
 800a6ee:	f300 81ac 	bgt.w	800aa4a <_vfprintf_r+0xf12>
 800a6f2:	f109 0908 	add.w	r9, r9, #8
 800a6f6:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800a6f8:	f8c9 2004 	str.w	r2, [r9, #4]
 800a6fc:	3501      	adds	r5, #1
 800a6fe:	4414      	add	r4, r2
 800a700:	ab1f      	add	r3, sp, #124	; 0x7c
 800a702:	2d07      	cmp	r5, #7
 800a704:	9425      	str	r4, [sp, #148]	; 0x94
 800a706:	9524      	str	r5, [sp, #144]	; 0x90
 800a708:	f8c9 3000 	str.w	r3, [r9]
 800a70c:	f77f aceb 	ble.w	800a0e6 <_vfprintf_r+0x5ae>
 800a710:	aa23      	add	r2, sp, #140	; 0x8c
 800a712:	9908      	ldr	r1, [sp, #32]
 800a714:	980a      	ldr	r0, [sp, #40]	; 0x28
 800a716:	f003 fbc1 	bl	800de9c <__sprint_r>
 800a71a:	2800      	cmp	r0, #0
 800a71c:	f47f ab3b 	bne.w	8009d96 <_vfprintf_r+0x25e>
 800a720:	9c25      	ldr	r4, [sp, #148]	; 0x94
 800a722:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
 800a726:	e4e0      	b.n	800a0ea <_vfprintf_r+0x5b2>
 800a728:	aa23      	add	r2, sp, #140	; 0x8c
 800a72a:	9908      	ldr	r1, [sp, #32]
 800a72c:	980a      	ldr	r0, [sp, #40]	; 0x28
 800a72e:	f003 fbb5 	bl	800de9c <__sprint_r>
 800a732:	2800      	cmp	r0, #0
 800a734:	f43f ad27 	beq.w	800a186 <_vfprintf_r+0x64e>
 800a738:	f7ff bb2d 	b.w	8009d96 <_vfprintf_r+0x25e>
 800a73c:	aa23      	add	r2, sp, #140	; 0x8c
 800a73e:	9908      	ldr	r1, [sp, #32]
 800a740:	980a      	ldr	r0, [sp, #40]	; 0x28
 800a742:	f003 fbab 	bl	800de9c <__sprint_r>
 800a746:	2800      	cmp	r0, #0
 800a748:	f47f ab25 	bne.w	8009d96 <_vfprintf_r+0x25e>
 800a74c:	9c25      	ldr	r4, [sp, #148]	; 0x94
 800a74e:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
 800a752:	e4b7      	b.n	800a0c4 <_vfprintf_r+0x58c>
 800a754:	aa23      	add	r2, sp, #140	; 0x8c
 800a756:	9908      	ldr	r1, [sp, #32]
 800a758:	980a      	ldr	r0, [sp, #40]	; 0x28
 800a75a:	f003 fb9f 	bl	800de9c <__sprint_r>
 800a75e:	2800      	cmp	r0, #0
 800a760:	f47f ab19 	bne.w	8009d96 <_vfprintf_r+0x25e>
 800a764:	9c25      	ldr	r4, [sp, #148]	; 0x94
 800a766:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
 800a76a:	e45e      	b.n	800a02a <_vfprintf_r+0x4f2>
 800a76c:	aa23      	add	r2, sp, #140	; 0x8c
 800a76e:	9908      	ldr	r1, [sp, #32]
 800a770:	980a      	ldr	r0, [sp, #40]	; 0x28
 800a772:	f003 fb93 	bl	800de9c <__sprint_r>
 800a776:	2800      	cmp	r0, #0
 800a778:	f47f ab0d 	bne.w	8009d96 <_vfprintf_r+0x25e>
 800a77c:	9c25      	ldr	r4, [sp, #148]	; 0x94
 800a77e:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
 800a782:	e462      	b.n	800a04a <_vfprintf_r+0x512>
 800a784:	f1bb 0f00 	cmp.w	fp, #0
 800a788:	f88d 706f 	strb.w	r7, [sp, #111]	; 0x6f
 800a78c:	f2c0 829e 	blt.w	800accc <_vfprintf_r+0x1194>
 800a790:	f022 0380 	bic.w	r3, r2, #128	; 0x80
 800a794:	9307      	str	r3, [sp, #28]
 800a796:	ea54 0305 	orrs.w	r3, r4, r5
 800a79a:	f47f ad2a 	bne.w	800a1f2 <_vfprintf_r+0x6ba>
 800a79e:	f1bb 0f00 	cmp.w	fp, #0
 800a7a2:	f43f ae8c 	beq.w	800a4be <_vfprintf_r+0x986>
 800a7a6:	2700      	movs	r7, #0
 800a7a8:	e6b2      	b.n	800a510 <_vfprintf_r+0x9d8>
 800a7aa:	9d1d      	ldr	r5, [sp, #116]	; 0x74
 800a7ac:	2d00      	cmp	r5, #0
 800a7ae:	f340 828f 	ble.w	800acd0 <_vfprintf_r+0x1198>
 800a7b2:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800a7b4:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800a7b6:	4293      	cmp	r3, r2
 800a7b8:	bfa8      	it	ge
 800a7ba:	4613      	movge	r3, r2
 800a7bc:	2b00      	cmp	r3, #0
 800a7be:	461d      	mov	r5, r3
 800a7c0:	dd0d      	ble.n	800a7de <_vfprintf_r+0xca6>
 800a7c2:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800a7c4:	f8c9 6000 	str.w	r6, [r9]
 800a7c8:	3301      	adds	r3, #1
 800a7ca:	442c      	add	r4, r5
 800a7cc:	2b07      	cmp	r3, #7
 800a7ce:	9425      	str	r4, [sp, #148]	; 0x94
 800a7d0:	f8c9 5004 	str.w	r5, [r9, #4]
 800a7d4:	9324      	str	r3, [sp, #144]	; 0x90
 800a7d6:	f300 8384 	bgt.w	800aee2 <_vfprintf_r+0x13aa>
 800a7da:	f109 0908 	add.w	r9, r9, #8
 800a7de:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800a7e0:	2d00      	cmp	r5, #0
 800a7e2:	bfa8      	it	ge
 800a7e4:	1b5b      	subge	r3, r3, r5
 800a7e6:	2b00      	cmp	r3, #0
 800a7e8:	461d      	mov	r5, r3
 800a7ea:	f340 80be 	ble.w	800a96a <_vfprintf_r+0xe32>
 800a7ee:	4ab9      	ldr	r2, [pc, #740]	; (800aad4 <_vfprintf_r+0xf9c>)
 800a7f0:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800a7f2:	920f      	str	r2, [sp, #60]	; 0x3c
 800a7f4:	2d10      	cmp	r5, #16
 800a7f6:	f340 8245 	ble.w	800ac84 <_vfprintf_r+0x114c>
 800a7fa:	4622      	mov	r2, r4
 800a7fc:	2710      	movs	r7, #16
 800a7fe:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
 800a802:	9c08      	ldr	r4, [sp, #32]
 800a804:	e005      	b.n	800a812 <_vfprintf_r+0xcda>
 800a806:	f109 0908 	add.w	r9, r9, #8
 800a80a:	3d10      	subs	r5, #16
 800a80c:	2d10      	cmp	r5, #16
 800a80e:	f340 8238 	ble.w	800ac82 <_vfprintf_r+0x114a>
 800a812:	3301      	adds	r3, #1
 800a814:	3210      	adds	r2, #16
 800a816:	2b07      	cmp	r3, #7
 800a818:	9225      	str	r2, [sp, #148]	; 0x94
 800a81a:	9324      	str	r3, [sp, #144]	; 0x90
 800a81c:	f8c9 a000 	str.w	sl, [r9]
 800a820:	f8c9 7004 	str.w	r7, [r9, #4]
 800a824:	ddef      	ble.n	800a806 <_vfprintf_r+0xcce>
 800a826:	aa23      	add	r2, sp, #140	; 0x8c
 800a828:	4621      	mov	r1, r4
 800a82a:	4658      	mov	r0, fp
 800a82c:	f003 fb36 	bl	800de9c <__sprint_r>
 800a830:	2800      	cmp	r0, #0
 800a832:	f47f aab0 	bne.w	8009d96 <_vfprintf_r+0x25e>
 800a836:	9a25      	ldr	r2, [sp, #148]	; 0x94
 800a838:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800a83a:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
 800a83e:	e7e4      	b.n	800a80a <_vfprintf_r+0xcd2>
 800a840:	aa23      	add	r2, sp, #140	; 0x8c
 800a842:	9908      	ldr	r1, [sp, #32]
 800a844:	980a      	ldr	r0, [sp, #40]	; 0x28
 800a846:	f003 fb29 	bl	800de9c <__sprint_r>
 800a84a:	2800      	cmp	r0, #0
 800a84c:	f47f aaa3 	bne.w	8009d96 <_vfprintf_r+0x25e>
 800a850:	f89d 706f 	ldrb.w	r7, [sp, #111]	; 0x6f
 800a854:	9c25      	ldr	r4, [sp, #148]	; 0x94
 800a856:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
 800a85a:	f7ff bbd6 	b.w	800a00a <_vfprintf_r+0x4d2>
 800a85e:	1e5e      	subs	r6, r3, #1
 800a860:	2e00      	cmp	r6, #0
 800a862:	f77f af48 	ble.w	800a6f6 <_vfprintf_r+0xbbe>
 800a866:	4b9b      	ldr	r3, [pc, #620]	; (800aad4 <_vfprintf_r+0xf9c>)
 800a868:	930f      	str	r3, [sp, #60]	; 0x3c
 800a86a:	2e10      	cmp	r6, #16
 800a86c:	f340 810a 	ble.w	800aa84 <_vfprintf_r+0xf4c>
 800a870:	f8cd 8034 	str.w	r8, [sp, #52]	; 0x34
 800a874:	2710      	movs	r7, #16
 800a876:	46b0      	mov	r8, r6
 800a878:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
 800a87c:	9e08      	ldr	r6, [sp, #32]
 800a87e:	e007      	b.n	800a890 <_vfprintf_r+0xd58>
 800a880:	f109 0908 	add.w	r9, r9, #8
 800a884:	f1a8 0810 	sub.w	r8, r8, #16
 800a888:	f1b8 0f10 	cmp.w	r8, #16
 800a88c:	f340 80f7 	ble.w	800aa7e <_vfprintf_r+0xf46>
 800a890:	3501      	adds	r5, #1
 800a892:	3410      	adds	r4, #16
 800a894:	2d07      	cmp	r5, #7
 800a896:	9425      	str	r4, [sp, #148]	; 0x94
 800a898:	9524      	str	r5, [sp, #144]	; 0x90
 800a89a:	f8c9 a000 	str.w	sl, [r9]
 800a89e:	f8c9 7004 	str.w	r7, [r9, #4]
 800a8a2:	dded      	ble.n	800a880 <_vfprintf_r+0xd48>
 800a8a4:	aa23      	add	r2, sp, #140	; 0x8c
 800a8a6:	4631      	mov	r1, r6
 800a8a8:	4658      	mov	r0, fp
 800a8aa:	f003 faf7 	bl	800de9c <__sprint_r>
 800a8ae:	2800      	cmp	r0, #0
 800a8b0:	f47f aa71 	bne.w	8009d96 <_vfprintf_r+0x25e>
 800a8b4:	9c25      	ldr	r4, [sp, #148]	; 0x94
 800a8b6:	9d24      	ldr	r5, [sp, #144]	; 0x90
 800a8b8:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
 800a8bc:	e7e2      	b.n	800a884 <_vfprintf_r+0xd4c>
 800a8be:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800a8c0:	6814      	ldr	r4, [r2, #0]
 800a8c2:	4613      	mov	r3, r2
 800a8c4:	3304      	adds	r3, #4
 800a8c6:	17e5      	asrs	r5, r4, #31
 800a8c8:	930e      	str	r3, [sp, #56]	; 0x38
 800a8ca:	4622      	mov	r2, r4
 800a8cc:	462b      	mov	r3, r5
 800a8ce:	e4c6      	b.n	800a25e <_vfprintf_r+0x726>
 800a8d0:	9907      	ldr	r1, [sp, #28]
 800a8d2:	f011 0210 	ands.w	r2, r1, #16
 800a8d6:	d015      	beq.n	800a904 <_vfprintf_r+0xdcc>
 800a8d8:	980e      	ldr	r0, [sp, #56]	; 0x38
 800a8da:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
 800a8de:	f1bb 0f00 	cmp.w	fp, #0
 800a8e2:	6804      	ldr	r4, [r0, #0]
 800a8e4:	f100 0704 	add.w	r7, r0, #4
 800a8e8:	f04f 0500 	mov.w	r5, #0
 800a8ec:	db1b      	blt.n	800a926 <_vfprintf_r+0xdee>
 800a8ee:	460a      	mov	r2, r1
 800a8f0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800a8f4:	9207      	str	r2, [sp, #28]
 800a8f6:	ea54 0205 	orrs.w	r2, r4, r5
 800a8fa:	970e      	str	r7, [sp, #56]	; 0x38
 800a8fc:	461f      	mov	r7, r3
 800a8fe:	f47f ab05 	bne.w	8009f0c <_vfprintf_r+0x3d4>
 800a902:	e4bf      	b.n	800a284 <_vfprintf_r+0x74c>
 800a904:	9907      	ldr	r1, [sp, #28]
 800a906:	f011 0340 	ands.w	r3, r1, #64	; 0x40
 800a90a:	f040 8256 	bne.w	800adba <_vfprintf_r+0x1282>
 800a90e:	990e      	ldr	r1, [sp, #56]	; 0x38
 800a910:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
 800a914:	f1bb 0f00 	cmp.w	fp, #0
 800a918:	680c      	ldr	r4, [r1, #0]
 800a91a:	f101 0704 	add.w	r7, r1, #4
 800a91e:	f04f 0500 	mov.w	r5, #0
 800a922:	f280 819c 	bge.w	800ac5e <_vfprintf_r+0x1126>
 800a926:	970e      	str	r7, [sp, #56]	; 0x38
 800a928:	461f      	mov	r7, r3
 800a92a:	ea54 0305 	orrs.w	r3, r4, r5
 800a92e:	f47f aaed 	bne.w	8009f0c <_vfprintf_r+0x3d4>
 800a932:	ae40      	add	r6, sp, #256	; 0x100
 800a934:	3430      	adds	r4, #48	; 0x30
 800a936:	f806 4d41 	strb.w	r4, [r6, #-65]!
 800a93a:	f7ff bb01 	b.w	8009f40 <_vfprintf_r+0x408>
 800a93e:	3301      	adds	r3, #1
 800a940:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800a942:	9324      	str	r3, [sp, #144]	; 0x90
 800a944:	442c      	add	r4, r5
 800a946:	2b07      	cmp	r3, #7
 800a948:	9425      	str	r4, [sp, #148]	; 0x94
 800a94a:	e889 0024 	stmia.w	r9, {r2, r5}
 800a94e:	f77f abca 	ble.w	800a0e6 <_vfprintf_r+0x5ae>
 800a952:	e6dd      	b.n	800a710 <_vfprintf_r+0xbd8>
 800a954:	aa23      	add	r2, sp, #140	; 0x8c
 800a956:	9908      	ldr	r1, [sp, #32]
 800a958:	980a      	ldr	r0, [sp, #40]	; 0x28
 800a95a:	f003 fa9f 	bl	800de9c <__sprint_r>
 800a95e:	2800      	cmp	r0, #0
 800a960:	f47f aa19 	bne.w	8009d96 <_vfprintf_r+0x25e>
 800a964:	9c25      	ldr	r4, [sp, #148]	; 0x94
 800a966:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
 800a96a:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800a96c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800a96e:	4432      	add	r2, r6
 800a970:	4617      	mov	r7, r2
 800a972:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800a974:	4293      	cmp	r3, r2
 800a976:	db47      	blt.n	800aa08 <_vfprintf_r+0xed0>
 800a978:	9a07      	ldr	r2, [sp, #28]
 800a97a:	07d2      	lsls	r2, r2, #31
 800a97c:	d444      	bmi.n	800aa08 <_vfprintf_r+0xed0>
 800a97e:	9912      	ldr	r1, [sp, #72]	; 0x48
 800a980:	440e      	add	r6, r1
 800a982:	1bf5      	subs	r5, r6, r7
 800a984:	1acb      	subs	r3, r1, r3
 800a986:	429d      	cmp	r5, r3
 800a988:	bfa8      	it	ge
 800a98a:	461d      	movge	r5, r3
 800a98c:	2d00      	cmp	r5, #0
 800a98e:	462e      	mov	r6, r5
 800a990:	dd0d      	ble.n	800a9ae <_vfprintf_r+0xe76>
 800a992:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800a994:	f8c9 7000 	str.w	r7, [r9]
 800a998:	3201      	adds	r2, #1
 800a99a:	442c      	add	r4, r5
 800a99c:	2a07      	cmp	r2, #7
 800a99e:	9425      	str	r4, [sp, #148]	; 0x94
 800a9a0:	f8c9 5004 	str.w	r5, [r9, #4]
 800a9a4:	9224      	str	r2, [sp, #144]	; 0x90
 800a9a6:	f300 831a 	bgt.w	800afde <_vfprintf_r+0x14a6>
 800a9aa:	f109 0908 	add.w	r9, r9, #8
 800a9ae:	2e00      	cmp	r6, #0
 800a9b0:	bfac      	ite	ge
 800a9b2:	1b9d      	subge	r5, r3, r6
 800a9b4:	461d      	movlt	r5, r3
 800a9b6:	2d00      	cmp	r5, #0
 800a9b8:	f77f ab97 	ble.w	800a0ea <_vfprintf_r+0x5b2>
 800a9bc:	4a45      	ldr	r2, [pc, #276]	; (800aad4 <_vfprintf_r+0xf9c>)
 800a9be:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800a9c0:	920f      	str	r2, [sp, #60]	; 0x3c
 800a9c2:	2d10      	cmp	r5, #16
 800a9c4:	ddbb      	ble.n	800a93e <_vfprintf_r+0xe06>
 800a9c6:	2610      	movs	r6, #16
 800a9c8:	9f0a      	ldr	r7, [sp, #40]	; 0x28
 800a9ca:	f8dd b020 	ldr.w	fp, [sp, #32]
 800a9ce:	e004      	b.n	800a9da <_vfprintf_r+0xea2>
 800a9d0:	f109 0908 	add.w	r9, r9, #8
 800a9d4:	3d10      	subs	r5, #16
 800a9d6:	2d10      	cmp	r5, #16
 800a9d8:	ddb1      	ble.n	800a93e <_vfprintf_r+0xe06>
 800a9da:	3301      	adds	r3, #1
 800a9dc:	3410      	adds	r4, #16
 800a9de:	2b07      	cmp	r3, #7
 800a9e0:	9425      	str	r4, [sp, #148]	; 0x94
 800a9e2:	9324      	str	r3, [sp, #144]	; 0x90
 800a9e4:	f8c9 a000 	str.w	sl, [r9]
 800a9e8:	f8c9 6004 	str.w	r6, [r9, #4]
 800a9ec:	ddf0      	ble.n	800a9d0 <_vfprintf_r+0xe98>
 800a9ee:	aa23      	add	r2, sp, #140	; 0x8c
 800a9f0:	4659      	mov	r1, fp
 800a9f2:	4638      	mov	r0, r7
 800a9f4:	f003 fa52 	bl	800de9c <__sprint_r>
 800a9f8:	2800      	cmp	r0, #0
 800a9fa:	f47f a9cc 	bne.w	8009d96 <_vfprintf_r+0x25e>
 800a9fe:	9c25      	ldr	r4, [sp, #148]	; 0x94
 800aa00:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800aa02:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
 800aa06:	e7e5      	b.n	800a9d4 <_vfprintf_r+0xe9c>
 800aa08:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800aa0a:	9816      	ldr	r0, [sp, #88]	; 0x58
 800aa0c:	9917      	ldr	r1, [sp, #92]	; 0x5c
 800aa0e:	f8c9 1000 	str.w	r1, [r9]
 800aa12:	3201      	adds	r2, #1
 800aa14:	4404      	add	r4, r0
 800aa16:	2a07      	cmp	r2, #7
 800aa18:	9425      	str	r4, [sp, #148]	; 0x94
 800aa1a:	f8c9 0004 	str.w	r0, [r9, #4]
 800aa1e:	9224      	str	r2, [sp, #144]	; 0x90
 800aa20:	f300 8278 	bgt.w	800af14 <_vfprintf_r+0x13dc>
 800aa24:	f109 0908 	add.w	r9, r9, #8
 800aa28:	e7a9      	b.n	800a97e <_vfprintf_r+0xe46>
 800aa2a:	9b07      	ldr	r3, [sp, #28]
 800aa2c:	07df      	lsls	r7, r3, #31
 800aa2e:	f53f ae2c 	bmi.w	800a68a <_vfprintf_r+0xb52>
 800aa32:	3501      	adds	r5, #1
 800aa34:	3401      	adds	r4, #1
 800aa36:	2301      	movs	r3, #1
 800aa38:	2d07      	cmp	r5, #7
 800aa3a:	9425      	str	r4, [sp, #148]	; 0x94
 800aa3c:	9524      	str	r5, [sp, #144]	; 0x90
 800aa3e:	f8c9 6000 	str.w	r6, [r9]
 800aa42:	f8c9 3004 	str.w	r3, [r9, #4]
 800aa46:	f77f ae54 	ble.w	800a6f2 <_vfprintf_r+0xbba>
 800aa4a:	aa23      	add	r2, sp, #140	; 0x8c
 800aa4c:	9908      	ldr	r1, [sp, #32]
 800aa4e:	980a      	ldr	r0, [sp, #40]	; 0x28
 800aa50:	f003 fa24 	bl	800de9c <__sprint_r>
 800aa54:	2800      	cmp	r0, #0
 800aa56:	f47f a99e 	bne.w	8009d96 <_vfprintf_r+0x25e>
 800aa5a:	9c25      	ldr	r4, [sp, #148]	; 0x94
 800aa5c:	9d24      	ldr	r5, [sp, #144]	; 0x90
 800aa5e:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
 800aa62:	e648      	b.n	800a6f6 <_vfprintf_r+0xbbe>
 800aa64:	aa23      	add	r2, sp, #140	; 0x8c
 800aa66:	9908      	ldr	r1, [sp, #32]
 800aa68:	980a      	ldr	r0, [sp, #40]	; 0x28
 800aa6a:	f003 fa17 	bl	800de9c <__sprint_r>
 800aa6e:	2800      	cmp	r0, #0
 800aa70:	f47f a991 	bne.w	8009d96 <_vfprintf_r+0x25e>
 800aa74:	9c25      	ldr	r4, [sp, #148]	; 0x94
 800aa76:	9d24      	ldr	r5, [sp, #144]	; 0x90
 800aa78:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
 800aa7c:	e613      	b.n	800a6a6 <_vfprintf_r+0xb6e>
 800aa7e:	4646      	mov	r6, r8
 800aa80:	f8dd 8034 	ldr.w	r8, [sp, #52]	; 0x34
 800aa84:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800aa86:	3501      	adds	r5, #1
 800aa88:	4434      	add	r4, r6
 800aa8a:	2d07      	cmp	r5, #7
 800aa8c:	9425      	str	r4, [sp, #148]	; 0x94
 800aa8e:	9524      	str	r5, [sp, #144]	; 0x90
 800aa90:	e889 0048 	stmia.w	r9, {r3, r6}
 800aa94:	f77f ae2d 	ble.w	800a6f2 <_vfprintf_r+0xbba>
 800aa98:	e7d7      	b.n	800aa4a <_vfprintf_r+0xf12>
 800aa9a:	aa23      	add	r2, sp, #140	; 0x8c
 800aa9c:	9908      	ldr	r1, [sp, #32]
 800aa9e:	980a      	ldr	r0, [sp, #40]	; 0x28
 800aaa0:	f003 f9fc 	bl	800de9c <__sprint_r>
 800aaa4:	2800      	cmp	r0, #0
 800aaa6:	f47f a976 	bne.w	8009d96 <_vfprintf_r+0x25e>
 800aaaa:	9c25      	ldr	r4, [sp, #148]	; 0x94
 800aaac:	9d24      	ldr	r5, [sp, #144]	; 0x90
 800aaae:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
 800aab2:	e607      	b.n	800a6c4 <_vfprintf_r+0xb8c>
 800aab4:	2400      	movs	r4, #0
 800aab6:	e73c      	b.n	800a932 <_vfprintf_r+0xdfa>
 800aab8:	aa23      	add	r2, sp, #140	; 0x8c
 800aaba:	9908      	ldr	r1, [sp, #32]
 800aabc:	980a      	ldr	r0, [sp, #40]	; 0x28
 800aabe:	f003 f9ed 	bl	800de9c <__sprint_r>
 800aac2:	2800      	cmp	r0, #0
 800aac4:	f47f a967 	bne.w	8009d96 <_vfprintf_r+0x25e>
 800aac8:	9c25      	ldr	r4, [sp, #148]	; 0x94
 800aaca:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
 800aace:	f7ff bac0 	b.w	800a052 <_vfprintf_r+0x51a>
 800aad2:	bf00      	nop
 800aad4:	0800e8b0 	.word	0x0800e8b0
 800aad8:	4264      	negs	r4, r4
 800aada:	f04f 072d 	mov.w	r7, #45	; 0x2d
 800aade:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
 800aae2:	f1bb 0f00 	cmp.w	fp, #0
 800aae6:	f88d 706f 	strb.w	r7, [sp, #111]	; 0x6f
 800aaea:	f6ff aa0f 	blt.w	8009f0c <_vfprintf_r+0x3d4>
 800aaee:	9b07      	ldr	r3, [sp, #28]
 800aaf0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800aaf4:	9307      	str	r3, [sp, #28]
 800aaf6:	f7ff ba09 	b.w	8009f0c <_vfprintf_r+0x3d4>
 800aafa:	9b07      	ldr	r3, [sp, #28]
 800aafc:	06de      	lsls	r6, r3, #27
 800aafe:	d40b      	bmi.n	800ab18 <_vfprintf_r+0xfe0>
 800ab00:	9b07      	ldr	r3, [sp, #28]
 800ab02:	065d      	lsls	r5, r3, #25
 800ab04:	d508      	bpl.n	800ab18 <_vfprintf_r+0xfe0>
 800ab06:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800ab08:	6813      	ldr	r3, [r2, #0]
 800ab0a:	3204      	adds	r2, #4
 800ab0c:	920e      	str	r2, [sp, #56]	; 0x38
 800ab0e:	f8bd 202c 	ldrh.w	r2, [sp, #44]	; 0x2c
 800ab12:	801a      	strh	r2, [r3, #0]
 800ab14:	f7ff b850 	b.w	8009bb8 <_vfprintf_r+0x80>
 800ab18:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800ab1a:	6813      	ldr	r3, [r2, #0]
 800ab1c:	3204      	adds	r2, #4
 800ab1e:	920e      	str	r2, [sp, #56]	; 0x38
 800ab20:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800ab22:	601a      	str	r2, [r3, #0]
 800ab24:	f7ff b848 	b.w	8009bb8 <_vfprintf_r+0x80>
 800ab28:	9c14      	ldr	r4, [sp, #80]	; 0x50
 800ab2a:	4622      	mov	r2, r4
 800ab2c:	4620      	mov	r0, r4
 800ab2e:	9c15      	ldr	r4, [sp, #84]	; 0x54
 800ab30:	4623      	mov	r3, r4
 800ab32:	4621      	mov	r1, r4
 800ab34:	f7f6 fb36 	bl	80011a4 <__aeabi_dcmpun>
 800ab38:	2800      	cmp	r0, #0
 800ab3a:	f040 8306 	bne.w	800b14a <_vfprintf_r+0x1612>
 800ab3e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800ab40:	f1bb 3fff 	cmp.w	fp, #4294967295
 800ab44:	f023 0320 	bic.w	r3, r3, #32
 800ab48:	930d      	str	r3, [sp, #52]	; 0x34
 800ab4a:	f000 827d 	beq.w	800b048 <_vfprintf_r+0x1510>
 800ab4e:	2b47      	cmp	r3, #71	; 0x47
 800ab50:	f000 8176 	beq.w	800ae40 <_vfprintf_r+0x1308>
 800ab54:	9b07      	ldr	r3, [sp, #28]
 800ab56:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800ab5a:	9310      	str	r3, [sp, #64]	; 0x40
 800ab5c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800ab5e:	1e1f      	subs	r7, r3, #0
 800ab60:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800ab62:	9309      	str	r3, [sp, #36]	; 0x24
 800ab64:	bfbb      	ittet	lt
 800ab66:	463b      	movlt	r3, r7
 800ab68:	f103 4700 	addlt.w	r7, r3, #2147483648	; 0x80000000
 800ab6c:	2300      	movge	r3, #0
 800ab6e:	232d      	movlt	r3, #45	; 0x2d
 800ab70:	930f      	str	r3, [sp, #60]	; 0x3c
 800ab72:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800ab74:	2b66      	cmp	r3, #102	; 0x66
 800ab76:	f000 8250 	beq.w	800b01a <_vfprintf_r+0x14e2>
 800ab7a:	2b46      	cmp	r3, #70	; 0x46
 800ab7c:	f000 8135 	beq.w	800adea <_vfprintf_r+0x12b2>
 800ab80:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800ab82:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800ab84:	2b45      	cmp	r3, #69	; 0x45
 800ab86:	a821      	add	r0, sp, #132	; 0x84
 800ab88:	a91e      	add	r1, sp, #120	; 0x78
 800ab8a:	bf0c      	ite	eq
 800ab8c:	f10b 0501 	addeq.w	r5, fp, #1
 800ab90:	465d      	movne	r5, fp
 800ab92:	9004      	str	r0, [sp, #16]
 800ab94:	9103      	str	r1, [sp, #12]
 800ab96:	a81d      	add	r0, sp, #116	; 0x74
 800ab98:	2102      	movs	r1, #2
 800ab9a:	463b      	mov	r3, r7
 800ab9c:	9002      	str	r0, [sp, #8]
 800ab9e:	9501      	str	r5, [sp, #4]
 800aba0:	9100      	str	r1, [sp, #0]
 800aba2:	980a      	ldr	r0, [sp, #40]	; 0x28
 800aba4:	f000 fc78 	bl	800b498 <_dtoa_r>
 800aba8:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800abaa:	2b67      	cmp	r3, #103	; 0x67
 800abac:	4606      	mov	r6, r0
 800abae:	f040 8288 	bne.w	800b0c2 <_vfprintf_r+0x158a>
 800abb2:	9b07      	ldr	r3, [sp, #28]
 800abb4:	07da      	lsls	r2, r3, #31
 800abb6:	f140 82bd 	bpl.w	800b134 <_vfprintf_r+0x15fc>
 800abba:	1974      	adds	r4, r6, r5
 800abbc:	9809      	ldr	r0, [sp, #36]	; 0x24
 800abbe:	4639      	mov	r1, r7
 800abc0:	2200      	movs	r2, #0
 800abc2:	2300      	movs	r3, #0
 800abc4:	f7f6 fabc 	bl	8001140 <__aeabi_dcmpeq>
 800abc8:	2800      	cmp	r0, #0
 800abca:	f040 8188 	bne.w	800aede <_vfprintf_r+0x13a6>
 800abce:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800abd0:	429c      	cmp	r4, r3
 800abd2:	d906      	bls.n	800abe2 <_vfprintf_r+0x10aa>
 800abd4:	2130      	movs	r1, #48	; 0x30
 800abd6:	1c5a      	adds	r2, r3, #1
 800abd8:	9221      	str	r2, [sp, #132]	; 0x84
 800abda:	7019      	strb	r1, [r3, #0]
 800abdc:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800abde:	429c      	cmp	r4, r3
 800abe0:	d8f9      	bhi.n	800abd6 <_vfprintf_r+0x109e>
 800abe2:	1b9b      	subs	r3, r3, r6
 800abe4:	9312      	str	r3, [sp, #72]	; 0x48
 800abe6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800abe8:	2b47      	cmp	r3, #71	; 0x47
 800abea:	f000 8171 	beq.w	800aed0 <_vfprintf_r+0x1398>
 800abee:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800abf0:	2b65      	cmp	r3, #101	; 0x65
 800abf2:	f340 8275 	ble.w	800b0e0 <_vfprintf_r+0x15a8>
 800abf6:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800abf8:	2b66      	cmp	r3, #102	; 0x66
 800abfa:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800abfc:	9313      	str	r3, [sp, #76]	; 0x4c
 800abfe:	f000 8238 	beq.w	800b072 <_vfprintf_r+0x153a>
 800ac02:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800ac04:	9912      	ldr	r1, [sp, #72]	; 0x48
 800ac06:	428a      	cmp	r2, r1
 800ac08:	f2c0 8226 	blt.w	800b058 <_vfprintf_r+0x1520>
 800ac0c:	9b07      	ldr	r3, [sp, #28]
 800ac0e:	07db      	lsls	r3, r3, #31
 800ac10:	f100 827d 	bmi.w	800b10e <_vfprintf_r+0x15d6>
 800ac14:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800ac18:	920d      	str	r2, [sp, #52]	; 0x34
 800ac1a:	2267      	movs	r2, #103	; 0x67
 800ac1c:	9211      	str	r2, [sp, #68]	; 0x44
 800ac1e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800ac20:	2a00      	cmp	r2, #0
 800ac22:	f040 814b 	bne.w	800aebc <_vfprintf_r+0x1384>
 800ac26:	9309      	str	r3, [sp, #36]	; 0x24
 800ac28:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800ac2a:	9307      	str	r3, [sp, #28]
 800ac2c:	4693      	mov	fp, r2
 800ac2e:	f89d 706f 	ldrb.w	r7, [sp, #111]	; 0x6f
 800ac32:	f7ff b98f 	b.w	8009f54 <_vfprintf_r+0x41c>
 800ac36:	9907      	ldr	r1, [sp, #28]
 800ac38:	f011 0340 	ands.w	r3, r1, #64	; 0x40
 800ac3c:	f040 809f 	bne.w	800ad7e <_vfprintf_r+0x1246>
 800ac40:	990e      	ldr	r1, [sp, #56]	; 0x38
 800ac42:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
 800ac46:	f1bb 0f00 	cmp.w	fp, #0
 800ac4a:	680c      	ldr	r4, [r1, #0]
 800ac4c:	f101 0704 	add.w	r7, r1, #4
 800ac50:	f04f 0500 	mov.w	r5, #0
 800ac54:	da12      	bge.n	800ac7c <_vfprintf_r+0x1144>
 800ac56:	970e      	str	r7, [sp, #56]	; 0x38
 800ac58:	2700      	movs	r7, #0
 800ac5a:	f7ff b8c8 	b.w	8009dee <_vfprintf_r+0x2b6>
 800ac5e:	9a07      	ldr	r2, [sp, #28]
 800ac60:	e646      	b.n	800a8f0 <_vfprintf_r+0xdb8>
 800ac62:	9b07      	ldr	r3, [sp, #28]
 800ac64:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800ac66:	f013 0f40 	tst.w	r3, #64	; 0x40
 800ac6a:	4613      	mov	r3, r2
 800ac6c:	f000 809f 	beq.w	800adae <_vfprintf_r+0x1276>
 800ac70:	3304      	adds	r3, #4
 800ac72:	8814      	ldrh	r4, [r2, #0]
 800ac74:	930e      	str	r3, [sp, #56]	; 0x38
 800ac76:	2500      	movs	r5, #0
 800ac78:	f7ff ba9d 	b.w	800a1b6 <_vfprintf_r+0x67e>
 800ac7c:	9a07      	ldr	r2, [sp, #28]
 800ac7e:	f7ff b917 	b.w	8009eb0 <_vfprintf_r+0x378>
 800ac82:	4614      	mov	r4, r2
 800ac84:	3301      	adds	r3, #1
 800ac86:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800ac88:	9324      	str	r3, [sp, #144]	; 0x90
 800ac8a:	442c      	add	r4, r5
 800ac8c:	2b07      	cmp	r3, #7
 800ac8e:	9425      	str	r4, [sp, #148]	; 0x94
 800ac90:	e889 0024 	stmia.w	r9, {r2, r5}
 800ac94:	f73f ae5e 	bgt.w	800a954 <_vfprintf_r+0xe1c>
 800ac98:	f109 0908 	add.w	r9, r9, #8
 800ac9c:	e665      	b.n	800a96a <_vfprintf_r+0xe32>
 800ac9e:	2700      	movs	r7, #0
 800aca0:	45bb      	cmp	fp, r7
 800aca2:	f88d 706f 	strb.w	r7, [sp, #111]	; 0x6f
 800aca6:	f6ff ac33 	blt.w	800a510 <_vfprintf_r+0x9d8>
 800acaa:	9b07      	ldr	r3, [sp, #28]
 800acac:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800acb0:	9307      	str	r3, [sp, #28]
 800acb2:	e400      	b.n	800a4b6 <_vfprintf_r+0x97e>
 800acb4:	aa23      	add	r2, sp, #140	; 0x8c
 800acb6:	9908      	ldr	r1, [sp, #32]
 800acb8:	980a      	ldr	r0, [sp, #40]	; 0x28
 800acba:	f003 f8ef 	bl	800de9c <__sprint_r>
 800acbe:	2800      	cmp	r0, #0
 800acc0:	f47f a869 	bne.w	8009d96 <_vfprintf_r+0x25e>
 800acc4:	9c25      	ldr	r4, [sp, #148]	; 0x94
 800acc6:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
 800acca:	e443      	b.n	800a554 <_vfprintf_r+0xa1c>
 800accc:	9f0e      	ldr	r7, [sp, #56]	; 0x38
 800acce:	e418      	b.n	800a502 <_vfprintf_r+0x9ca>
 800acd0:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800acd2:	4ab1      	ldr	r2, [pc, #708]	; (800af98 <_vfprintf_r+0x1460>)
 800acd4:	f8c9 2000 	str.w	r2, [r9]
 800acd8:	3301      	adds	r3, #1
 800acda:	3401      	adds	r4, #1
 800acdc:	2201      	movs	r2, #1
 800acde:	2b07      	cmp	r3, #7
 800ace0:	9425      	str	r4, [sp, #148]	; 0x94
 800ace2:	9324      	str	r3, [sp, #144]	; 0x90
 800ace4:	f8c9 2004 	str.w	r2, [r9, #4]
 800ace8:	f300 809d 	bgt.w	800ae26 <_vfprintf_r+0x12ee>
 800acec:	f109 0908 	add.w	r9, r9, #8
 800acf0:	b92d      	cbnz	r5, 800acfe <_vfprintf_r+0x11c6>
 800acf2:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800acf4:	b91b      	cbnz	r3, 800acfe <_vfprintf_r+0x11c6>
 800acf6:	9b07      	ldr	r3, [sp, #28]
 800acf8:	07d9      	lsls	r1, r3, #31
 800acfa:	f57f a9f6 	bpl.w	800a0ea <_vfprintf_r+0x5b2>
 800acfe:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800ad00:	9916      	ldr	r1, [sp, #88]	; 0x58
 800ad02:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800ad04:	f8c9 2000 	str.w	r2, [r9]
 800ad08:	3301      	adds	r3, #1
 800ad0a:	440c      	add	r4, r1
 800ad0c:	2b07      	cmp	r3, #7
 800ad0e:	9425      	str	r4, [sp, #148]	; 0x94
 800ad10:	f8c9 1004 	str.w	r1, [r9, #4]
 800ad14:	9324      	str	r3, [sp, #144]	; 0x90
 800ad16:	f300 81e9 	bgt.w	800b0ec <_vfprintf_r+0x15b4>
 800ad1a:	f109 0908 	add.w	r9, r9, #8
 800ad1e:	426d      	negs	r5, r5
 800ad20:	2d00      	cmp	r5, #0
 800ad22:	f340 80be 	ble.w	800aea2 <_vfprintf_r+0x136a>
 800ad26:	4a9d      	ldr	r2, [pc, #628]	; (800af9c <_vfprintf_r+0x1464>)
 800ad28:	920f      	str	r2, [sp, #60]	; 0x3c
 800ad2a:	2d10      	cmp	r5, #16
 800ad2c:	f340 80e6 	ble.w	800aefc <_vfprintf_r+0x13c4>
 800ad30:	4622      	mov	r2, r4
 800ad32:	2710      	movs	r7, #16
 800ad34:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
 800ad38:	9c08      	ldr	r4, [sp, #32]
 800ad3a:	e005      	b.n	800ad48 <_vfprintf_r+0x1210>
 800ad3c:	f109 0908 	add.w	r9, r9, #8
 800ad40:	3d10      	subs	r5, #16
 800ad42:	2d10      	cmp	r5, #16
 800ad44:	f340 80d9 	ble.w	800aefa <_vfprintf_r+0x13c2>
 800ad48:	3301      	adds	r3, #1
 800ad4a:	3210      	adds	r2, #16
 800ad4c:	2b07      	cmp	r3, #7
 800ad4e:	9225      	str	r2, [sp, #148]	; 0x94
 800ad50:	9324      	str	r3, [sp, #144]	; 0x90
 800ad52:	f8c9 a000 	str.w	sl, [r9]
 800ad56:	f8c9 7004 	str.w	r7, [r9, #4]
 800ad5a:	ddef      	ble.n	800ad3c <_vfprintf_r+0x1204>
 800ad5c:	aa23      	add	r2, sp, #140	; 0x8c
 800ad5e:	4621      	mov	r1, r4
 800ad60:	4658      	mov	r0, fp
 800ad62:	f003 f89b 	bl	800de9c <__sprint_r>
 800ad66:	2800      	cmp	r0, #0
 800ad68:	f47f a815 	bne.w	8009d96 <_vfprintf_r+0x25e>
 800ad6c:	9a25      	ldr	r2, [sp, #148]	; 0x94
 800ad6e:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800ad70:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
 800ad74:	e7e4      	b.n	800ad40 <_vfprintf_r+0x1208>
 800ad76:	f04f 30ff 	mov.w	r0, #4294967295
 800ad7a:	f7ff b812 	b.w	8009da2 <_vfprintf_r+0x26a>
 800ad7e:	980e      	ldr	r0, [sp, #56]	; 0x38
 800ad80:	f88d 206f 	strb.w	r2, [sp, #111]	; 0x6f
 800ad84:	4603      	mov	r3, r0
 800ad86:	f1bb 0f00 	cmp.w	fp, #0
 800ad8a:	f103 0304 	add.w	r3, r3, #4
 800ad8e:	8804      	ldrh	r4, [r0, #0]
 800ad90:	f04f 0500 	mov.w	r5, #0
 800ad94:	f2c0 81c4 	blt.w	800b120 <_vfprintf_r+0x15e8>
 800ad98:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 800ad9c:	9107      	str	r1, [sp, #28]
 800ad9e:	ea54 0105 	orrs.w	r1, r4, r5
 800ada2:	930e      	str	r3, [sp, #56]	; 0x38
 800ada4:	f43f aba2 	beq.w	800a4ec <_vfprintf_r+0x9b4>
 800ada8:	4617      	mov	r7, r2
 800adaa:	f7ff b820 	b.w	8009dee <_vfprintf_r+0x2b6>
 800adae:	3304      	adds	r3, #4
 800adb0:	6814      	ldr	r4, [r2, #0]
 800adb2:	930e      	str	r3, [sp, #56]	; 0x38
 800adb4:	2500      	movs	r5, #0
 800adb6:	f7ff b9fe 	b.w	800a1b6 <_vfprintf_r+0x67e>
 800adba:	980e      	ldr	r0, [sp, #56]	; 0x38
 800adbc:	f88d 206f 	strb.w	r2, [sp, #111]	; 0x6f
 800adc0:	4603      	mov	r3, r0
 800adc2:	f1bb 0f00 	cmp.w	fp, #0
 800adc6:	f103 0304 	add.w	r3, r3, #4
 800adca:	8804      	ldrh	r4, [r0, #0]
 800adcc:	f04f 0500 	mov.w	r5, #0
 800add0:	f2c0 819a 	blt.w	800b108 <_vfprintf_r+0x15d0>
 800add4:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 800add8:	9107      	str	r1, [sp, #28]
 800adda:	ea54 0105 	orrs.w	r1, r4, r5
 800adde:	930e      	str	r3, [sp, #56]	; 0x38
 800ade0:	4617      	mov	r7, r2
 800ade2:	f47f a893 	bne.w	8009f0c <_vfprintf_r+0x3d4>
 800ade6:	f7ff ba4d 	b.w	800a284 <_vfprintf_r+0x74c>
 800adea:	a821      	add	r0, sp, #132	; 0x84
 800adec:	a91e      	add	r1, sp, #120	; 0x78
 800adee:	9004      	str	r0, [sp, #16]
 800adf0:	9103      	str	r1, [sp, #12]
 800adf2:	a81d      	add	r0, sp, #116	; 0x74
 800adf4:	2103      	movs	r1, #3
 800adf6:	9002      	str	r0, [sp, #8]
 800adf8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800adfa:	f8cd b004 	str.w	fp, [sp, #4]
 800adfe:	463b      	mov	r3, r7
 800ae00:	9100      	str	r1, [sp, #0]
 800ae02:	980a      	ldr	r0, [sp, #40]	; 0x28
 800ae04:	f000 fb48 	bl	800b498 <_dtoa_r>
 800ae08:	465d      	mov	r5, fp
 800ae0a:	4606      	mov	r6, r0
 800ae0c:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800ae0e:	2b46      	cmp	r3, #70	; 0x46
 800ae10:	eb06 0405 	add.w	r4, r6, r5
 800ae14:	f47f aed2 	bne.w	800abbc <_vfprintf_r+0x1084>
 800ae18:	7833      	ldrb	r3, [r6, #0]
 800ae1a:	2b30      	cmp	r3, #48	; 0x30
 800ae1c:	f000 819b 	beq.w	800b156 <_vfprintf_r+0x161e>
 800ae20:	9d1d      	ldr	r5, [sp, #116]	; 0x74
 800ae22:	442c      	add	r4, r5
 800ae24:	e6ca      	b.n	800abbc <_vfprintf_r+0x1084>
 800ae26:	aa23      	add	r2, sp, #140	; 0x8c
 800ae28:	9908      	ldr	r1, [sp, #32]
 800ae2a:	980a      	ldr	r0, [sp, #40]	; 0x28
 800ae2c:	f003 f836 	bl	800de9c <__sprint_r>
 800ae30:	2800      	cmp	r0, #0
 800ae32:	f47e afb0 	bne.w	8009d96 <_vfprintf_r+0x25e>
 800ae36:	9d1d      	ldr	r5, [sp, #116]	; 0x74
 800ae38:	9c25      	ldr	r4, [sp, #148]	; 0x94
 800ae3a:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
 800ae3e:	e757      	b.n	800acf0 <_vfprintf_r+0x11b8>
 800ae40:	f1bb 0f00 	cmp.w	fp, #0
 800ae44:	bf08      	it	eq
 800ae46:	f04f 0b01 	moveq.w	fp, #1
 800ae4a:	e683      	b.n	800ab54 <_vfprintf_r+0x101c>
 800ae4c:	9b07      	ldr	r3, [sp, #28]
 800ae4e:	f043 0320 	orr.w	r3, r3, #32
 800ae52:	9307      	str	r3, [sp, #28]
 800ae54:	f108 0801 	add.w	r8, r8, #1
 800ae58:	f898 3000 	ldrb.w	r3, [r8]
 800ae5c:	f7fe bedf 	b.w	8009c1e <_vfprintf_r+0xe6>
 800ae60:	aa23      	add	r2, sp, #140	; 0x8c
 800ae62:	9908      	ldr	r1, [sp, #32]
 800ae64:	980a      	ldr	r0, [sp, #40]	; 0x28
 800ae66:	f003 f819 	bl	800de9c <__sprint_r>
 800ae6a:	2800      	cmp	r0, #0
 800ae6c:	f47e af93 	bne.w	8009d96 <_vfprintf_r+0x25e>
 800ae70:	9c25      	ldr	r4, [sp, #148]	; 0x94
 800ae72:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
 800ae76:	f7ff bb85 	b.w	800a584 <_vfprintf_r+0xa4c>
 800ae7a:	4630      	mov	r0, r6
 800ae7c:	f7f5 fc80 	bl	8000780 <strlen>
 800ae80:	46a3      	mov	fp, r4
 800ae82:	4603      	mov	r3, r0
 800ae84:	900d      	str	r0, [sp, #52]	; 0x34
 800ae86:	f7ff bb05 	b.w	800a494 <_vfprintf_r+0x95c>
 800ae8a:	aa23      	add	r2, sp, #140	; 0x8c
 800ae8c:	9908      	ldr	r1, [sp, #32]
 800ae8e:	980a      	ldr	r0, [sp, #40]	; 0x28
 800ae90:	f003 f804 	bl	800de9c <__sprint_r>
 800ae94:	2800      	cmp	r0, #0
 800ae96:	f47e af7e 	bne.w	8009d96 <_vfprintf_r+0x25e>
 800ae9a:	9c25      	ldr	r4, [sp, #148]	; 0x94
 800ae9c:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800ae9e:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
 800aea2:	9912      	ldr	r1, [sp, #72]	; 0x48
 800aea4:	f8c9 6000 	str.w	r6, [r9]
 800aea8:	3301      	adds	r3, #1
 800aeaa:	440c      	add	r4, r1
 800aeac:	2b07      	cmp	r3, #7
 800aeae:	9425      	str	r4, [sp, #148]	; 0x94
 800aeb0:	9324      	str	r3, [sp, #144]	; 0x90
 800aeb2:	f8c9 1004 	str.w	r1, [r9, #4]
 800aeb6:	f77f a916 	ble.w	800a0e6 <_vfprintf_r+0x5ae>
 800aeba:	e429      	b.n	800a710 <_vfprintf_r+0xbd8>
 800aebc:	272d      	movs	r7, #45	; 0x2d
 800aebe:	9309      	str	r3, [sp, #36]	; 0x24
 800aec0:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800aec2:	9307      	str	r3, [sp, #28]
 800aec4:	f88d 706f 	strb.w	r7, [sp, #111]	; 0x6f
 800aec8:	f04f 0b00 	mov.w	fp, #0
 800aecc:	f7ff b843 	b.w	8009f56 <_vfprintf_r+0x41e>
 800aed0:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800aed2:	1cd8      	adds	r0, r3, #3
 800aed4:	db2b      	blt.n	800af2e <_vfprintf_r+0x13f6>
 800aed6:	459b      	cmp	fp, r3
 800aed8:	db29      	blt.n	800af2e <_vfprintf_r+0x13f6>
 800aeda:	9313      	str	r3, [sp, #76]	; 0x4c
 800aedc:	e691      	b.n	800ac02 <_vfprintf_r+0x10ca>
 800aede:	4623      	mov	r3, r4
 800aee0:	e67f      	b.n	800abe2 <_vfprintf_r+0x10aa>
 800aee2:	aa23      	add	r2, sp, #140	; 0x8c
 800aee4:	9908      	ldr	r1, [sp, #32]
 800aee6:	980a      	ldr	r0, [sp, #40]	; 0x28
 800aee8:	f002 ffd8 	bl	800de9c <__sprint_r>
 800aeec:	2800      	cmp	r0, #0
 800aeee:	f47e af52 	bne.w	8009d96 <_vfprintf_r+0x25e>
 800aef2:	9c25      	ldr	r4, [sp, #148]	; 0x94
 800aef4:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
 800aef8:	e471      	b.n	800a7de <_vfprintf_r+0xca6>
 800aefa:	4614      	mov	r4, r2
 800aefc:	3301      	adds	r3, #1
 800aefe:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800af00:	9324      	str	r3, [sp, #144]	; 0x90
 800af02:	442c      	add	r4, r5
 800af04:	2b07      	cmp	r3, #7
 800af06:	9425      	str	r4, [sp, #148]	; 0x94
 800af08:	e889 0024 	stmia.w	r9, {r2, r5}
 800af0c:	dcbd      	bgt.n	800ae8a <_vfprintf_r+0x1352>
 800af0e:	f109 0908 	add.w	r9, r9, #8
 800af12:	e7c6      	b.n	800aea2 <_vfprintf_r+0x136a>
 800af14:	aa23      	add	r2, sp, #140	; 0x8c
 800af16:	9908      	ldr	r1, [sp, #32]
 800af18:	980a      	ldr	r0, [sp, #40]	; 0x28
 800af1a:	f002 ffbf 	bl	800de9c <__sprint_r>
 800af1e:	2800      	cmp	r0, #0
 800af20:	f47e af39 	bne.w	8009d96 <_vfprintf_r+0x25e>
 800af24:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800af26:	9c25      	ldr	r4, [sp, #148]	; 0x94
 800af28:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
 800af2c:	e527      	b.n	800a97e <_vfprintf_r+0xe46>
 800af2e:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800af30:	3a02      	subs	r2, #2
 800af32:	9211      	str	r2, [sp, #68]	; 0x44
 800af34:	3b01      	subs	r3, #1
 800af36:	2b00      	cmp	r3, #0
 800af38:	f89d 2044 	ldrb.w	r2, [sp, #68]	; 0x44
 800af3c:	931d      	str	r3, [sp, #116]	; 0x74
 800af3e:	bfb8      	it	lt
 800af40:	425b      	neglt	r3, r3
 800af42:	f88d 207c 	strb.w	r2, [sp, #124]	; 0x7c
 800af46:	bfb4      	ite	lt
 800af48:	222d      	movlt	r2, #45	; 0x2d
 800af4a:	222b      	movge	r2, #43	; 0x2b
 800af4c:	2b09      	cmp	r3, #9
 800af4e:	f88d 207d 	strb.w	r2, [sp, #125]	; 0x7d
 800af52:	f340 80e7 	ble.w	800b124 <_vfprintf_r+0x15ec>
 800af56:	f10d 008b 	add.w	r0, sp, #139	; 0x8b
 800af5a:	4604      	mov	r4, r0
 800af5c:	4a10      	ldr	r2, [pc, #64]	; (800afa0 <_vfprintf_r+0x1468>)
 800af5e:	fb82 2103 	smull	r2, r1, r2, r3
 800af62:	17da      	asrs	r2, r3, #31
 800af64:	ebc2 02a1 	rsb	r2, r2, r1, asr #2
 800af68:	eb02 0182 	add.w	r1, r2, r2, lsl #2
 800af6c:	eba3 0341 	sub.w	r3, r3, r1, lsl #1
 800af70:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800af74:	2a09      	cmp	r2, #9
 800af76:	4613      	mov	r3, r2
 800af78:	f804 1d01 	strb.w	r1, [r4, #-1]!
 800af7c:	dcee      	bgt.n	800af5c <_vfprintf_r+0x1424>
 800af7e:	4621      	mov	r1, r4
 800af80:	3330      	adds	r3, #48	; 0x30
 800af82:	b2da      	uxtb	r2, r3
 800af84:	f801 2d01 	strb.w	r2, [r1, #-1]!
 800af88:	4288      	cmp	r0, r1
 800af8a:	f240 813f 	bls.w	800b20c <_vfprintf_r+0x16d4>
 800af8e:	f10d 017e 	add.w	r1, sp, #126	; 0x7e
 800af92:	4623      	mov	r3, r4
 800af94:	e008      	b.n	800afa8 <_vfprintf_r+0x1470>
 800af96:	bf00      	nop
 800af98:	0800e89c 	.word	0x0800e89c
 800af9c:	0800e8b0 	.word	0x0800e8b0
 800afa0:	66666667 	.word	0x66666667
 800afa4:	f813 2b01 	ldrb.w	r2, [r3], #1
 800afa8:	f801 2b01 	strb.w	r2, [r1], #1
 800afac:	4298      	cmp	r0, r3
 800afae:	d1f9      	bne.n	800afa4 <_vfprintf_r+0x146c>
 800afb0:	1c43      	adds	r3, r0, #1
 800afb2:	1b1b      	subs	r3, r3, r4
 800afb4:	f10d 027e 	add.w	r2, sp, #126	; 0x7e
 800afb8:	4413      	add	r3, r2
 800afba:	aa1f      	add	r2, sp, #124	; 0x7c
 800afbc:	1a9b      	subs	r3, r3, r2
 800afbe:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800afc0:	9319      	str	r3, [sp, #100]	; 0x64
 800afc2:	2a01      	cmp	r2, #1
 800afc4:	4413      	add	r3, r2
 800afc6:	930d      	str	r3, [sp, #52]	; 0x34
 800afc8:	f340 80db 	ble.w	800b182 <_vfprintf_r+0x164a>
 800afcc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800afce:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800afd0:	4413      	add	r3, r2
 800afd2:	2200      	movs	r2, #0
 800afd4:	930d      	str	r3, [sp, #52]	; 0x34
 800afd6:	9213      	str	r2, [sp, #76]	; 0x4c
 800afd8:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800afdc:	e61f      	b.n	800ac1e <_vfprintf_r+0x10e6>
 800afde:	aa23      	add	r2, sp, #140	; 0x8c
 800afe0:	9908      	ldr	r1, [sp, #32]
 800afe2:	980a      	ldr	r0, [sp, #40]	; 0x28
 800afe4:	f002 ff5a 	bl	800de9c <__sprint_r>
 800afe8:	2800      	cmp	r0, #0
 800afea:	f47e aed4 	bne.w	8009d96 <_vfprintf_r+0x25e>
 800afee:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800aff0:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800aff2:	9c25      	ldr	r4, [sp, #148]	; 0x94
 800aff4:	1ad3      	subs	r3, r2, r3
 800aff6:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
 800affa:	e4d8      	b.n	800a9ae <_vfprintf_r+0xe76>
 800affc:	2d06      	cmp	r5, #6
 800affe:	462b      	mov	r3, r5
 800b000:	bf28      	it	cs
 800b002:	2306      	movcs	r3, #6
 800b004:	930d      	str	r3, [sp, #52]	; 0x34
 800b006:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800b00a:	46b3      	mov	fp, r6
 800b00c:	970e      	str	r7, [sp, #56]	; 0x38
 800b00e:	9613      	str	r6, [sp, #76]	; 0x4c
 800b010:	4637      	mov	r7, r6
 800b012:	9309      	str	r3, [sp, #36]	; 0x24
 800b014:	4e85      	ldr	r6, [pc, #532]	; (800b22c <_vfprintf_r+0x16f4>)
 800b016:	f7fe bf9d 	b.w	8009f54 <_vfprintf_r+0x41c>
 800b01a:	a821      	add	r0, sp, #132	; 0x84
 800b01c:	a91e      	add	r1, sp, #120	; 0x78
 800b01e:	9004      	str	r0, [sp, #16]
 800b020:	9103      	str	r1, [sp, #12]
 800b022:	a81d      	add	r0, sp, #116	; 0x74
 800b024:	2103      	movs	r1, #3
 800b026:	9002      	str	r0, [sp, #8]
 800b028:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b02a:	f8cd b004 	str.w	fp, [sp, #4]
 800b02e:	463b      	mov	r3, r7
 800b030:	9100      	str	r1, [sp, #0]
 800b032:	980a      	ldr	r0, [sp, #40]	; 0x28
 800b034:	f000 fa30 	bl	800b498 <_dtoa_r>
 800b038:	465d      	mov	r5, fp
 800b03a:	4606      	mov	r6, r0
 800b03c:	eb00 040b 	add.w	r4, r0, fp
 800b040:	e6ea      	b.n	800ae18 <_vfprintf_r+0x12e0>
 800b042:	9307      	str	r3, [sp, #28]
 800b044:	f7ff b8d5 	b.w	800a1f2 <_vfprintf_r+0x6ba>
 800b048:	f04f 0b06 	mov.w	fp, #6
 800b04c:	e582      	b.n	800ab54 <_vfprintf_r+0x101c>
 800b04e:	272d      	movs	r7, #45	; 0x2d
 800b050:	f88d 706f 	strb.w	r7, [sp, #111]	; 0x6f
 800b054:	f7ff b9b7 	b.w	800a3c6 <_vfprintf_r+0x88e>
 800b058:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800b05a:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800b05c:	4413      	add	r3, r2
 800b05e:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800b060:	930d      	str	r3, [sp, #52]	; 0x34
 800b062:	2a00      	cmp	r2, #0
 800b064:	f340 8085 	ble.w	800b172 <_vfprintf_r+0x163a>
 800b068:	2267      	movs	r2, #103	; 0x67
 800b06a:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800b06e:	9211      	str	r2, [sp, #68]	; 0x44
 800b070:	e5d5      	b.n	800ac1e <_vfprintf_r+0x10e6>
 800b072:	2b00      	cmp	r3, #0
 800b074:	f340 808f 	ble.w	800b196 <_vfprintf_r+0x165e>
 800b078:	f1bb 0f00 	cmp.w	fp, #0
 800b07c:	d15c      	bne.n	800b138 <_vfprintf_r+0x1600>
 800b07e:	9a07      	ldr	r2, [sp, #28]
 800b080:	07d1      	lsls	r1, r2, #31
 800b082:	d459      	bmi.n	800b138 <_vfprintf_r+0x1600>
 800b084:	461a      	mov	r2, r3
 800b086:	920d      	str	r2, [sp, #52]	; 0x34
 800b088:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800b08c:	e5c7      	b.n	800ac1e <_vfprintf_r+0x10e6>
 800b08e:	ea25 73e5 	bic.w	r3, r5, r5, asr #31
 800b092:	970e      	str	r7, [sp, #56]	; 0x38
 800b094:	9309      	str	r3, [sp, #36]	; 0x24
 800b096:	950d      	str	r5, [sp, #52]	; 0x34
 800b098:	4683      	mov	fp, r0
 800b09a:	9013      	str	r0, [sp, #76]	; 0x4c
 800b09c:	f89d 706f 	ldrb.w	r7, [sp, #111]	; 0x6f
 800b0a0:	f7fe bf58 	b.w	8009f54 <_vfprintf_r+0x41c>
 800b0a4:	9b07      	ldr	r3, [sp, #28]
 800b0a6:	07db      	lsls	r3, r3, #31
 800b0a8:	465f      	mov	r7, fp
 800b0aa:	d505      	bpl.n	800b0b8 <_vfprintf_r+0x1580>
 800b0ac:	ae40      	add	r6, sp, #256	; 0x100
 800b0ae:	2330      	movs	r3, #48	; 0x30
 800b0b0:	f806 3d41 	strb.w	r3, [r6, #-65]!
 800b0b4:	f7fe bf44 	b.w	8009f40 <_vfprintf_r+0x408>
 800b0b8:	f8cd b034 	str.w	fp, [sp, #52]	; 0x34
 800b0bc:	ae30      	add	r6, sp, #192	; 0xc0
 800b0be:	f7fe bf42 	b.w	8009f46 <_vfprintf_r+0x40e>
 800b0c2:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800b0c4:	2b47      	cmp	r3, #71	; 0x47
 800b0c6:	f47f ad78 	bne.w	800abba <_vfprintf_r+0x1082>
 800b0ca:	9b07      	ldr	r3, [sp, #28]
 800b0cc:	07dc      	lsls	r4, r3, #31
 800b0ce:	f53f ae9d 	bmi.w	800ae0c <_vfprintf_r+0x12d4>
 800b0d2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800b0d4:	1b9b      	subs	r3, r3, r6
 800b0d6:	9312      	str	r3, [sp, #72]	; 0x48
 800b0d8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b0da:	2b47      	cmp	r3, #71	; 0x47
 800b0dc:	f43f aef8 	beq.w	800aed0 <_vfprintf_r+0x1398>
 800b0e0:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800b0e2:	e727      	b.n	800af34 <_vfprintf_r+0x13fc>
 800b0e4:	46a0      	mov	r8, r4
 800b0e6:	2500      	movs	r5, #0
 800b0e8:	f7fe bd9b 	b.w	8009c22 <_vfprintf_r+0xea>
 800b0ec:	aa23      	add	r2, sp, #140	; 0x8c
 800b0ee:	9908      	ldr	r1, [sp, #32]
 800b0f0:	980a      	ldr	r0, [sp, #40]	; 0x28
 800b0f2:	f002 fed3 	bl	800de9c <__sprint_r>
 800b0f6:	2800      	cmp	r0, #0
 800b0f8:	f47e ae4d 	bne.w	8009d96 <_vfprintf_r+0x25e>
 800b0fc:	9d1d      	ldr	r5, [sp, #116]	; 0x74
 800b0fe:	9c25      	ldr	r4, [sp, #148]	; 0x94
 800b100:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800b102:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
 800b106:	e60a      	b.n	800ad1e <_vfprintf_r+0x11e6>
 800b108:	930e      	str	r3, [sp, #56]	; 0x38
 800b10a:	4617      	mov	r7, r2
 800b10c:	e40d      	b.n	800a92a <_vfprintf_r+0xdf2>
 800b10e:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800b110:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800b112:	4413      	add	r3, r2
 800b114:	2267      	movs	r2, #103	; 0x67
 800b116:	930d      	str	r3, [sp, #52]	; 0x34
 800b118:	9211      	str	r2, [sp, #68]	; 0x44
 800b11a:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800b11e:	e57e      	b.n	800ac1e <_vfprintf_r+0x10e6>
 800b120:	930e      	str	r3, [sp, #56]	; 0x38
 800b122:	e599      	b.n	800ac58 <_vfprintf_r+0x1120>
 800b124:	3330      	adds	r3, #48	; 0x30
 800b126:	2230      	movs	r2, #48	; 0x30
 800b128:	f88d 307f 	strb.w	r3, [sp, #127]	; 0x7f
 800b12c:	f88d 207e 	strb.w	r2, [sp, #126]	; 0x7e
 800b130:	ab20      	add	r3, sp, #128	; 0x80
 800b132:	e742      	b.n	800afba <_vfprintf_r+0x1482>
 800b134:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800b136:	e554      	b.n	800abe2 <_vfprintf_r+0x10aa>
 800b138:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800b13a:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800b13c:	189d      	adds	r5, r3, r2
 800b13e:	eb05 030b 	add.w	r3, r5, fp
 800b142:	930d      	str	r3, [sp, #52]	; 0x34
 800b144:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800b148:	e569      	b.n	800ac1e <_vfprintf_r+0x10e6>
 800b14a:	4e39      	ldr	r6, [pc, #228]	; (800b230 <_vfprintf_r+0x16f8>)
 800b14c:	4b39      	ldr	r3, [pc, #228]	; (800b234 <_vfprintf_r+0x16fc>)
 800b14e:	f89d 706f 	ldrb.w	r7, [sp, #111]	; 0x6f
 800b152:	f7ff b93a 	b.w	800a3ca <_vfprintf_r+0x892>
 800b156:	9809      	ldr	r0, [sp, #36]	; 0x24
 800b158:	4639      	mov	r1, r7
 800b15a:	2200      	movs	r2, #0
 800b15c:	2300      	movs	r3, #0
 800b15e:	f7f5 ffef 	bl	8001140 <__aeabi_dcmpeq>
 800b162:	2800      	cmp	r0, #0
 800b164:	f47f ae5c 	bne.w	800ae20 <_vfprintf_r+0x12e8>
 800b168:	f1c5 0501 	rsb	r5, r5, #1
 800b16c:	951d      	str	r5, [sp, #116]	; 0x74
 800b16e:	442c      	add	r4, r5
 800b170:	e524      	b.n	800abbc <_vfprintf_r+0x1084>
 800b172:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800b174:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800b176:	f1c3 0301 	rsb	r3, r3, #1
 800b17a:	441a      	add	r2, r3
 800b17c:	4613      	mov	r3, r2
 800b17e:	920d      	str	r2, [sp, #52]	; 0x34
 800b180:	e772      	b.n	800b068 <_vfprintf_r+0x1530>
 800b182:	9b07      	ldr	r3, [sp, #28]
 800b184:	f013 0301 	ands.w	r3, r3, #1
 800b188:	f47f af20 	bne.w	800afcc <_vfprintf_r+0x1494>
 800b18c:	9313      	str	r3, [sp, #76]	; 0x4c
 800b18e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b190:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800b194:	e543      	b.n	800ac1e <_vfprintf_r+0x10e6>
 800b196:	f1bb 0f00 	cmp.w	fp, #0
 800b19a:	d102      	bne.n	800b1a2 <_vfprintf_r+0x166a>
 800b19c:	9b07      	ldr	r3, [sp, #28]
 800b19e:	07da      	lsls	r2, r3, #31
 800b1a0:	d507      	bpl.n	800b1b2 <_vfprintf_r+0x167a>
 800b1a2:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800b1a4:	1c5d      	adds	r5, r3, #1
 800b1a6:	eb05 030b 	add.w	r3, r5, fp
 800b1aa:	930d      	str	r3, [sp, #52]	; 0x34
 800b1ac:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800b1b0:	e535      	b.n	800ac1e <_vfprintf_r+0x10e6>
 800b1b2:	2301      	movs	r3, #1
 800b1b4:	930d      	str	r3, [sp, #52]	; 0x34
 800b1b6:	e532      	b.n	800ac1e <_vfprintf_r+0x10e6>
 800b1b8:	980e      	ldr	r0, [sp, #56]	; 0x38
 800b1ba:	f898 3001 	ldrb.w	r3, [r8, #1]
 800b1be:	6805      	ldr	r5, [r0, #0]
 800b1c0:	3004      	adds	r0, #4
 800b1c2:	2d00      	cmp	r5, #0
 800b1c4:	900e      	str	r0, [sp, #56]	; 0x38
 800b1c6:	46a0      	mov	r8, r4
 800b1c8:	f6be ad29 	bge.w	8009c1e <_vfprintf_r+0xe6>
 800b1cc:	f04f 35ff 	mov.w	r5, #4294967295
 800b1d0:	f7fe bd25 	b.w	8009c1e <_vfprintf_r+0xe6>
 800b1d4:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
 800b1d8:	f7ff b878 	b.w	800a2cc <_vfprintf_r+0x794>
 800b1dc:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
 800b1e0:	f7ff b82f 	b.w	800a242 <_vfprintf_r+0x70a>
 800b1e4:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
 800b1e8:	f7fe bfd7 	b.w	800a19a <_vfprintf_r+0x662>
 800b1ec:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
 800b1f0:	f7fe be6d 	b.w	8009ece <_vfprintf_r+0x396>
 800b1f4:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
 800b1f8:	f7ff b967 	b.w	800a4ca <_vfprintf_r+0x992>
 800b1fc:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
 800b200:	f7fe bddb 	b.w	8009dba <_vfprintf_r+0x282>
 800b204:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
 800b208:	f7fe be38 	b.w	8009e7c <_vfprintf_r+0x344>
 800b20c:	f10d 037e 	add.w	r3, sp, #126	; 0x7e
 800b210:	e6d3      	b.n	800afba <_vfprintf_r+0x1482>
 800b212:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
 800b216:	f7ff b88b 	b.w	800a330 <_vfprintf_r+0x7f8>
 800b21a:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
 800b21e:	f7ff b8a4 	b.w	800a36a <_vfprintf_r+0x832>
 800b222:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
 800b226:	f7ff b8f4 	b.w	800a412 <_vfprintf_r+0x8da>
 800b22a:	bf00      	nop
 800b22c:	0800e894 	.word	0x0800e894
 800b230:	0800e868 	.word	0x0800e868
 800b234:	0800e864 	.word	0x0800e864

0800b238 <__sbprintf>:
 800b238:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b23a:	460c      	mov	r4, r1
 800b23c:	f2ad 4d6c 	subw	sp, sp, #1132	; 0x46c
 800b240:	8989      	ldrh	r1, [r1, #12]
 800b242:	6e66      	ldr	r6, [r4, #100]	; 0x64
 800b244:	89e5      	ldrh	r5, [r4, #14]
 800b246:	9619      	str	r6, [sp, #100]	; 0x64
 800b248:	f021 0102 	bic.w	r1, r1, #2
 800b24c:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800b24e:	f8ad 500e 	strh.w	r5, [sp, #14]
 800b252:	2500      	movs	r5, #0
 800b254:	69e7      	ldr	r7, [r4, #28]
 800b256:	f8ad 100c 	strh.w	r1, [sp, #12]
 800b25a:	9609      	str	r6, [sp, #36]	; 0x24
 800b25c:	9506      	str	r5, [sp, #24]
 800b25e:	ae1a      	add	r6, sp, #104	; 0x68
 800b260:	f44f 6580 	mov.w	r5, #1024	; 0x400
 800b264:	4669      	mov	r1, sp
 800b266:	9600      	str	r6, [sp, #0]
 800b268:	9604      	str	r6, [sp, #16]
 800b26a:	9502      	str	r5, [sp, #8]
 800b26c:	9505      	str	r5, [sp, #20]
 800b26e:	9707      	str	r7, [sp, #28]
 800b270:	4606      	mov	r6, r0
 800b272:	f7fe fc61 	bl	8009b38 <_vfprintf_r>
 800b276:	1e05      	subs	r5, r0, #0
 800b278:	db07      	blt.n	800b28a <__sbprintf+0x52>
 800b27a:	4630      	mov	r0, r6
 800b27c:	4669      	mov	r1, sp
 800b27e:	f001 f8db 	bl	800c438 <_fflush_r>
 800b282:	2800      	cmp	r0, #0
 800b284:	bf18      	it	ne
 800b286:	f04f 35ff 	movne.w	r5, #4294967295
 800b28a:	f8bd 300c 	ldrh.w	r3, [sp, #12]
 800b28e:	065b      	lsls	r3, r3, #25
 800b290:	d503      	bpl.n	800b29a <__sbprintf+0x62>
 800b292:	89a3      	ldrh	r3, [r4, #12]
 800b294:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b298:	81a3      	strh	r3, [r4, #12]
 800b29a:	4628      	mov	r0, r5
 800b29c:	f20d 4d6c 	addw	sp, sp, #1132	; 0x46c
 800b2a0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b2a2:	bf00      	nop

0800b2a4 <__swsetup_r>:
 800b2a4:	b538      	push	{r3, r4, r5, lr}
 800b2a6:	4b30      	ldr	r3, [pc, #192]	; (800b368 <__swsetup_r+0xc4>)
 800b2a8:	681b      	ldr	r3, [r3, #0]
 800b2aa:	4605      	mov	r5, r0
 800b2ac:	460c      	mov	r4, r1
 800b2ae:	b113      	cbz	r3, 800b2b6 <__swsetup_r+0x12>
 800b2b0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800b2b2:	2a00      	cmp	r2, #0
 800b2b4:	d038      	beq.n	800b328 <__swsetup_r+0x84>
 800b2b6:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800b2ba:	b293      	uxth	r3, r2
 800b2bc:	0718      	lsls	r0, r3, #28
 800b2be:	d50c      	bpl.n	800b2da <__swsetup_r+0x36>
 800b2c0:	6920      	ldr	r0, [r4, #16]
 800b2c2:	b1a8      	cbz	r0, 800b2f0 <__swsetup_r+0x4c>
 800b2c4:	f013 0201 	ands.w	r2, r3, #1
 800b2c8:	d01e      	beq.n	800b308 <__swsetup_r+0x64>
 800b2ca:	6963      	ldr	r3, [r4, #20]
 800b2cc:	2200      	movs	r2, #0
 800b2ce:	425b      	negs	r3, r3
 800b2d0:	61a3      	str	r3, [r4, #24]
 800b2d2:	60a2      	str	r2, [r4, #8]
 800b2d4:	b1f0      	cbz	r0, 800b314 <__swsetup_r+0x70>
 800b2d6:	2000      	movs	r0, #0
 800b2d8:	bd38      	pop	{r3, r4, r5, pc}
 800b2da:	06d9      	lsls	r1, r3, #27
 800b2dc:	d53c      	bpl.n	800b358 <__swsetup_r+0xb4>
 800b2de:	0758      	lsls	r0, r3, #29
 800b2e0:	d426      	bmi.n	800b330 <__swsetup_r+0x8c>
 800b2e2:	6920      	ldr	r0, [r4, #16]
 800b2e4:	f042 0308 	orr.w	r3, r2, #8
 800b2e8:	81a3      	strh	r3, [r4, #12]
 800b2ea:	b29b      	uxth	r3, r3
 800b2ec:	2800      	cmp	r0, #0
 800b2ee:	d1e9      	bne.n	800b2c4 <__swsetup_r+0x20>
 800b2f0:	f403 7220 	and.w	r2, r3, #640	; 0x280
 800b2f4:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
 800b2f8:	d0e4      	beq.n	800b2c4 <__swsetup_r+0x20>
 800b2fa:	4628      	mov	r0, r5
 800b2fc:	4621      	mov	r1, r4
 800b2fe:	f001 fc59 	bl	800cbb4 <__smakebuf_r>
 800b302:	89a3      	ldrh	r3, [r4, #12]
 800b304:	6920      	ldr	r0, [r4, #16]
 800b306:	e7dd      	b.n	800b2c4 <__swsetup_r+0x20>
 800b308:	0799      	lsls	r1, r3, #30
 800b30a:	bf58      	it	pl
 800b30c:	6962      	ldrpl	r2, [r4, #20]
 800b30e:	60a2      	str	r2, [r4, #8]
 800b310:	2800      	cmp	r0, #0
 800b312:	d1e0      	bne.n	800b2d6 <__swsetup_r+0x32>
 800b314:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b318:	061a      	lsls	r2, r3, #24
 800b31a:	d5dd      	bpl.n	800b2d8 <__swsetup_r+0x34>
 800b31c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b320:	81a3      	strh	r3, [r4, #12]
 800b322:	f04f 30ff 	mov.w	r0, #4294967295
 800b326:	bd38      	pop	{r3, r4, r5, pc}
 800b328:	4618      	mov	r0, r3
 800b32a:	f001 f919 	bl	800c560 <__sinit>
 800b32e:	e7c2      	b.n	800b2b6 <__swsetup_r+0x12>
 800b330:	6b21      	ldr	r1, [r4, #48]	; 0x30
 800b332:	b151      	cbz	r1, 800b34a <__swsetup_r+0xa6>
 800b334:	f104 0340 	add.w	r3, r4, #64	; 0x40
 800b338:	4299      	cmp	r1, r3
 800b33a:	d004      	beq.n	800b346 <__swsetup_r+0xa2>
 800b33c:	4628      	mov	r0, r5
 800b33e:	f001 f967 	bl	800c610 <_free_r>
 800b342:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800b346:	2300      	movs	r3, #0
 800b348:	6323      	str	r3, [r4, #48]	; 0x30
 800b34a:	2300      	movs	r3, #0
 800b34c:	6920      	ldr	r0, [r4, #16]
 800b34e:	6063      	str	r3, [r4, #4]
 800b350:	f022 0224 	bic.w	r2, r2, #36	; 0x24
 800b354:	6020      	str	r0, [r4, #0]
 800b356:	e7c5      	b.n	800b2e4 <__swsetup_r+0x40>
 800b358:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800b35c:	2309      	movs	r3, #9
 800b35e:	602b      	str	r3, [r5, #0]
 800b360:	f04f 30ff 	mov.w	r0, #4294967295
 800b364:	81a2      	strh	r2, [r4, #12]
 800b366:	bd38      	pop	{r3, r4, r5, pc}
 800b368:	20000460 	.word	0x20000460

0800b36c <quorem>:
 800b36c:	6902      	ldr	r2, [r0, #16]
 800b36e:	690b      	ldr	r3, [r1, #16]
 800b370:	4293      	cmp	r3, r2
 800b372:	f300 808d 	bgt.w	800b490 <quorem+0x124>
 800b376:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b37a:	f103 38ff 	add.w	r8, r3, #4294967295
 800b37e:	f101 0714 	add.w	r7, r1, #20
 800b382:	f100 0b14 	add.w	fp, r0, #20
 800b386:	f857 2028 	ldr.w	r2, [r7, r8, lsl #2]
 800b38a:	f85b 3028 	ldr.w	r3, [fp, r8, lsl #2]
 800b38e:	ea4f 0488 	mov.w	r4, r8, lsl #2
 800b392:	b083      	sub	sp, #12
 800b394:	3201      	adds	r2, #1
 800b396:	fbb3 f9f2 	udiv	r9, r3, r2
 800b39a:	eb0b 0304 	add.w	r3, fp, r4
 800b39e:	9400      	str	r4, [sp, #0]
 800b3a0:	eb07 0a04 	add.w	sl, r7, r4
 800b3a4:	9301      	str	r3, [sp, #4]
 800b3a6:	f1b9 0f00 	cmp.w	r9, #0
 800b3aa:	d039      	beq.n	800b420 <quorem+0xb4>
 800b3ac:	2500      	movs	r5, #0
 800b3ae:	46bc      	mov	ip, r7
 800b3b0:	46de      	mov	lr, fp
 800b3b2:	462b      	mov	r3, r5
 800b3b4:	f85c 6b04 	ldr.w	r6, [ip], #4
 800b3b8:	f8de 2000 	ldr.w	r2, [lr]
 800b3bc:	b2b4      	uxth	r4, r6
 800b3be:	fb09 5504 	mla	r5, r9, r4, r5
 800b3c2:	0c36      	lsrs	r6, r6, #16
 800b3c4:	0c2c      	lsrs	r4, r5, #16
 800b3c6:	fb09 4406 	mla	r4, r9, r6, r4
 800b3ca:	b2ad      	uxth	r5, r5
 800b3cc:	1b5b      	subs	r3, r3, r5
 800b3ce:	b2a6      	uxth	r6, r4
 800b3d0:	fa13 f382 	uxtah	r3, r3, r2
 800b3d4:	ebc6 4612 	rsb	r6, r6, r2, lsr #16
 800b3d8:	eb06 4623 	add.w	r6, r6, r3, asr #16
 800b3dc:	b29b      	uxth	r3, r3
 800b3de:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 800b3e2:	45e2      	cmp	sl, ip
 800b3e4:	f84e 3b04 	str.w	r3, [lr], #4
 800b3e8:	ea4f 4514 	mov.w	r5, r4, lsr #16
 800b3ec:	ea4f 4326 	mov.w	r3, r6, asr #16
 800b3f0:	d2e0      	bcs.n	800b3b4 <quorem+0x48>
 800b3f2:	9b00      	ldr	r3, [sp, #0]
 800b3f4:	f85b 3003 	ldr.w	r3, [fp, r3]
 800b3f8:	b993      	cbnz	r3, 800b420 <quorem+0xb4>
 800b3fa:	9c01      	ldr	r4, [sp, #4]
 800b3fc:	1f23      	subs	r3, r4, #4
 800b3fe:	459b      	cmp	fp, r3
 800b400:	d20c      	bcs.n	800b41c <quorem+0xb0>
 800b402:	f854 3c04 	ldr.w	r3, [r4, #-4]
 800b406:	b94b      	cbnz	r3, 800b41c <quorem+0xb0>
 800b408:	f1a4 0308 	sub.w	r3, r4, #8
 800b40c:	e002      	b.n	800b414 <quorem+0xa8>
 800b40e:	681a      	ldr	r2, [r3, #0]
 800b410:	3b04      	subs	r3, #4
 800b412:	b91a      	cbnz	r2, 800b41c <quorem+0xb0>
 800b414:	459b      	cmp	fp, r3
 800b416:	f108 38ff 	add.w	r8, r8, #4294967295
 800b41a:	d3f8      	bcc.n	800b40e <quorem+0xa2>
 800b41c:	f8c0 8010 	str.w	r8, [r0, #16]
 800b420:	4604      	mov	r4, r0
 800b422:	f002 f933 	bl	800d68c <__mcmp>
 800b426:	2800      	cmp	r0, #0
 800b428:	db2e      	blt.n	800b488 <quorem+0x11c>
 800b42a:	f109 0901 	add.w	r9, r9, #1
 800b42e:	465d      	mov	r5, fp
 800b430:	2300      	movs	r3, #0
 800b432:	f857 1b04 	ldr.w	r1, [r7], #4
 800b436:	6828      	ldr	r0, [r5, #0]
 800b438:	b28a      	uxth	r2, r1
 800b43a:	1a9a      	subs	r2, r3, r2
 800b43c:	0c09      	lsrs	r1, r1, #16
 800b43e:	fa12 f280 	uxtah	r2, r2, r0
 800b442:	ebc1 4310 	rsb	r3, r1, r0, lsr #16
 800b446:	eb03 4322 	add.w	r3, r3, r2, asr #16
 800b44a:	b291      	uxth	r1, r2
 800b44c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800b450:	45ba      	cmp	sl, r7
 800b452:	f845 1b04 	str.w	r1, [r5], #4
 800b456:	ea4f 4323 	mov.w	r3, r3, asr #16
 800b45a:	d2ea      	bcs.n	800b432 <quorem+0xc6>
 800b45c:	f85b 2028 	ldr.w	r2, [fp, r8, lsl #2]
 800b460:	eb0b 0388 	add.w	r3, fp, r8, lsl #2
 800b464:	b982      	cbnz	r2, 800b488 <quorem+0x11c>
 800b466:	1f1a      	subs	r2, r3, #4
 800b468:	4593      	cmp	fp, r2
 800b46a:	d20b      	bcs.n	800b484 <quorem+0x118>
 800b46c:	f853 2c04 	ldr.w	r2, [r3, #-4]
 800b470:	b942      	cbnz	r2, 800b484 <quorem+0x118>
 800b472:	3b08      	subs	r3, #8
 800b474:	e002      	b.n	800b47c <quorem+0x110>
 800b476:	681a      	ldr	r2, [r3, #0]
 800b478:	3b04      	subs	r3, #4
 800b47a:	b91a      	cbnz	r2, 800b484 <quorem+0x118>
 800b47c:	459b      	cmp	fp, r3
 800b47e:	f108 38ff 	add.w	r8, r8, #4294967295
 800b482:	d3f8      	bcc.n	800b476 <quorem+0x10a>
 800b484:	f8c4 8010 	str.w	r8, [r4, #16]
 800b488:	4648      	mov	r0, r9
 800b48a:	b003      	add	sp, #12
 800b48c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b490:	2000      	movs	r0, #0
 800b492:	4770      	bx	lr
 800b494:	0000      	movs	r0, r0
	...

0800b498 <_dtoa_r>:
 800b498:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b49c:	6c01      	ldr	r1, [r0, #64]	; 0x40
 800b49e:	b097      	sub	sp, #92	; 0x5c
 800b4a0:	4681      	mov	r9, r0
 800b4a2:	9c23      	ldr	r4, [sp, #140]	; 0x8c
 800b4a4:	4692      	mov	sl, r2
 800b4a6:	469b      	mov	fp, r3
 800b4a8:	b149      	cbz	r1, 800b4be <_dtoa_r+0x26>
 800b4aa:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800b4ac:	604a      	str	r2, [r1, #4]
 800b4ae:	2301      	movs	r3, #1
 800b4b0:	4093      	lsls	r3, r2
 800b4b2:	608b      	str	r3, [r1, #8]
 800b4b4:	f001 ff08 	bl	800d2c8 <_Bfree>
 800b4b8:	2300      	movs	r3, #0
 800b4ba:	f8c9 3040 	str.w	r3, [r9, #64]	; 0x40
 800b4be:	f1bb 0f00 	cmp.w	fp, #0
 800b4c2:	46d8      	mov	r8, fp
 800b4c4:	db33      	blt.n	800b52e <_dtoa_r+0x96>
 800b4c6:	2300      	movs	r3, #0
 800b4c8:	6023      	str	r3, [r4, #0]
 800b4ca:	4ba5      	ldr	r3, [pc, #660]	; (800b760 <_dtoa_r+0x2c8>)
 800b4cc:	461a      	mov	r2, r3
 800b4ce:	ea08 0303 	and.w	r3, r8, r3
 800b4d2:	4293      	cmp	r3, r2
 800b4d4:	d014      	beq.n	800b500 <_dtoa_r+0x68>
 800b4d6:	4650      	mov	r0, sl
 800b4d8:	4659      	mov	r1, fp
 800b4da:	2200      	movs	r2, #0
 800b4dc:	2300      	movs	r3, #0
 800b4de:	f7f5 fe2f 	bl	8001140 <__aeabi_dcmpeq>
 800b4e2:	4605      	mov	r5, r0
 800b4e4:	b348      	cbz	r0, 800b53a <_dtoa_r+0xa2>
 800b4e6:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800b4e8:	2301      	movs	r3, #1
 800b4ea:	6013      	str	r3, [r2, #0]
 800b4ec:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800b4ee:	2b00      	cmp	r3, #0
 800b4f0:	f000 80c5 	beq.w	800b67e <_dtoa_r+0x1e6>
 800b4f4:	489b      	ldr	r0, [pc, #620]	; (800b764 <_dtoa_r+0x2cc>)
 800b4f6:	6018      	str	r0, [r3, #0]
 800b4f8:	3801      	subs	r0, #1
 800b4fa:	b017      	add	sp, #92	; 0x5c
 800b4fc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b500:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800b502:	f242 730f 	movw	r3, #9999	; 0x270f
 800b506:	6013      	str	r3, [r2, #0]
 800b508:	f1ba 0f00 	cmp.w	sl, #0
 800b50c:	f000 80a2 	beq.w	800b654 <_dtoa_r+0x1bc>
 800b510:	4895      	ldr	r0, [pc, #596]	; (800b768 <_dtoa_r+0x2d0>)
 800b512:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800b514:	2b00      	cmp	r3, #0
 800b516:	d0f0      	beq.n	800b4fa <_dtoa_r+0x62>
 800b518:	78c3      	ldrb	r3, [r0, #3]
 800b51a:	2b00      	cmp	r3, #0
 800b51c:	f000 80b1 	beq.w	800b682 <_dtoa_r+0x1ea>
 800b520:	f100 0308 	add.w	r3, r0, #8
 800b524:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800b526:	6013      	str	r3, [r2, #0]
 800b528:	b017      	add	sp, #92	; 0x5c
 800b52a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b52e:	2301      	movs	r3, #1
 800b530:	f02b 4800 	bic.w	r8, fp, #2147483648	; 0x80000000
 800b534:	6023      	str	r3, [r4, #0]
 800b536:	46c3      	mov	fp, r8
 800b538:	e7c7      	b.n	800b4ca <_dtoa_r+0x32>
 800b53a:	aa14      	add	r2, sp, #80	; 0x50
 800b53c:	ab15      	add	r3, sp, #84	; 0x54
 800b53e:	9201      	str	r2, [sp, #4]
 800b540:	9300      	str	r3, [sp, #0]
 800b542:	4652      	mov	r2, sl
 800b544:	465b      	mov	r3, fp
 800b546:	4648      	mov	r0, r9
 800b548:	f002 f94a 	bl	800d7e0 <__d2b>
 800b54c:	ea5f 5418 	movs.w	r4, r8, lsr #20
 800b550:	9008      	str	r0, [sp, #32]
 800b552:	f040 8088 	bne.w	800b666 <_dtoa_r+0x1ce>
 800b556:	9d14      	ldr	r5, [sp, #80]	; 0x50
 800b558:	9c15      	ldr	r4, [sp, #84]	; 0x54
 800b55a:	442c      	add	r4, r5
 800b55c:	f204 4332 	addw	r3, r4, #1074	; 0x432
 800b560:	2b20      	cmp	r3, #32
 800b562:	f340 8291 	ble.w	800ba88 <_dtoa_r+0x5f0>
 800b566:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 800b56a:	f204 4012 	addw	r0, r4, #1042	; 0x412
 800b56e:	fa08 f803 	lsl.w	r8, r8, r3
 800b572:	fa2a f000 	lsr.w	r0, sl, r0
 800b576:	ea40 0008 	orr.w	r0, r0, r8
 800b57a:	f7f5 fb03 	bl	8000b84 <__aeabi_ui2d>
 800b57e:	2301      	movs	r3, #1
 800b580:	3c01      	subs	r4, #1
 800b582:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 800b586:	9310      	str	r3, [sp, #64]	; 0x40
 800b588:	2200      	movs	r2, #0
 800b58a:	4b78      	ldr	r3, [pc, #480]	; (800b76c <_dtoa_r+0x2d4>)
 800b58c:	f7f5 f9bc 	bl	8000908 <__aeabi_dsub>
 800b590:	a36d      	add	r3, pc, #436	; (adr r3, 800b748 <_dtoa_r+0x2b0>)
 800b592:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b596:	f7f5 fb6b 	bl	8000c70 <__aeabi_dmul>
 800b59a:	a36d      	add	r3, pc, #436	; (adr r3, 800b750 <_dtoa_r+0x2b8>)
 800b59c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b5a0:	f7f5 f9b4 	bl	800090c <__adddf3>
 800b5a4:	4606      	mov	r6, r0
 800b5a6:	4620      	mov	r0, r4
 800b5a8:	460f      	mov	r7, r1
 800b5aa:	f7f5 fafb 	bl	8000ba4 <__aeabi_i2d>
 800b5ae:	a36a      	add	r3, pc, #424	; (adr r3, 800b758 <_dtoa_r+0x2c0>)
 800b5b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b5b4:	f7f5 fb5c 	bl	8000c70 <__aeabi_dmul>
 800b5b8:	4602      	mov	r2, r0
 800b5ba:	460b      	mov	r3, r1
 800b5bc:	4630      	mov	r0, r6
 800b5be:	4639      	mov	r1, r7
 800b5c0:	f7f5 f9a4 	bl	800090c <__adddf3>
 800b5c4:	4606      	mov	r6, r0
 800b5c6:	460f      	mov	r7, r1
 800b5c8:	f7f5 fe02 	bl	80011d0 <__aeabi_d2iz>
 800b5cc:	2200      	movs	r2, #0
 800b5ce:	9004      	str	r0, [sp, #16]
 800b5d0:	2300      	movs	r3, #0
 800b5d2:	4630      	mov	r0, r6
 800b5d4:	4639      	mov	r1, r7
 800b5d6:	f7f5 fdbd 	bl	8001154 <__aeabi_dcmplt>
 800b5da:	2800      	cmp	r0, #0
 800b5dc:	f040 8230 	bne.w	800ba40 <_dtoa_r+0x5a8>
 800b5e0:	9e04      	ldr	r6, [sp, #16]
 800b5e2:	2e16      	cmp	r6, #22
 800b5e4:	f200 8229 	bhi.w	800ba3a <_dtoa_r+0x5a2>
 800b5e8:	4b61      	ldr	r3, [pc, #388]	; (800b770 <_dtoa_r+0x2d8>)
 800b5ea:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800b5ee:	e9d3 0100 	ldrd	r0, r1, [r3]
 800b5f2:	4652      	mov	r2, sl
 800b5f4:	465b      	mov	r3, fp
 800b5f6:	f7f5 fdcb 	bl	8001190 <__aeabi_dcmpgt>
 800b5fa:	2800      	cmp	r0, #0
 800b5fc:	f000 8249 	beq.w	800ba92 <_dtoa_r+0x5fa>
 800b600:	1e73      	subs	r3, r6, #1
 800b602:	9304      	str	r3, [sp, #16]
 800b604:	2300      	movs	r3, #0
 800b606:	930c      	str	r3, [sp, #48]	; 0x30
 800b608:	1b2c      	subs	r4, r5, r4
 800b60a:	1e63      	subs	r3, r4, #1
 800b60c:	9302      	str	r3, [sp, #8]
 800b60e:	f100 8232 	bmi.w	800ba76 <_dtoa_r+0x5de>
 800b612:	2300      	movs	r3, #0
 800b614:	9305      	str	r3, [sp, #20]
 800b616:	9b04      	ldr	r3, [sp, #16]
 800b618:	2b00      	cmp	r3, #0
 800b61a:	f2c0 8223 	blt.w	800ba64 <_dtoa_r+0x5cc>
 800b61e:	9a02      	ldr	r2, [sp, #8]
 800b620:	930b      	str	r3, [sp, #44]	; 0x2c
 800b622:	4611      	mov	r1, r2
 800b624:	4419      	add	r1, r3
 800b626:	2300      	movs	r3, #0
 800b628:	9102      	str	r1, [sp, #8]
 800b62a:	930a      	str	r3, [sp, #40]	; 0x28
 800b62c:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800b62e:	2b09      	cmp	r3, #9
 800b630:	d829      	bhi.n	800b686 <_dtoa_r+0x1ee>
 800b632:	2b05      	cmp	r3, #5
 800b634:	f340 8658 	ble.w	800c2e8 <_dtoa_r+0xe50>
 800b638:	3b04      	subs	r3, #4
 800b63a:	9320      	str	r3, [sp, #128]	; 0x80
 800b63c:	2500      	movs	r5, #0
 800b63e:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800b640:	3b02      	subs	r3, #2
 800b642:	2b03      	cmp	r3, #3
 800b644:	f200 8635 	bhi.w	800c2b2 <_dtoa_r+0xe1a>
 800b648:	e8df f013 	tbh	[pc, r3, lsl #1]
 800b64c:	0228032c 	.word	0x0228032c
 800b650:	04590337 	.word	0x04590337
 800b654:	4b44      	ldr	r3, [pc, #272]	; (800b768 <_dtoa_r+0x2d0>)
 800b656:	4a47      	ldr	r2, [pc, #284]	; (800b774 <_dtoa_r+0x2dc>)
 800b658:	f3c8 0013 	ubfx	r0, r8, #0, #20
 800b65c:	2800      	cmp	r0, #0
 800b65e:	bf14      	ite	ne
 800b660:	4618      	movne	r0, r3
 800b662:	4610      	moveq	r0, r2
 800b664:	e755      	b.n	800b512 <_dtoa_r+0x7a>
 800b666:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800b66a:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 800b66e:	9510      	str	r5, [sp, #64]	; 0x40
 800b670:	4650      	mov	r0, sl
 800b672:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 800b676:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 800b67a:	9d14      	ldr	r5, [sp, #80]	; 0x50
 800b67c:	e784      	b.n	800b588 <_dtoa_r+0xf0>
 800b67e:	483e      	ldr	r0, [pc, #248]	; (800b778 <_dtoa_r+0x2e0>)
 800b680:	e73b      	b.n	800b4fa <_dtoa_r+0x62>
 800b682:	1cc3      	adds	r3, r0, #3
 800b684:	e74e      	b.n	800b524 <_dtoa_r+0x8c>
 800b686:	2100      	movs	r1, #0
 800b688:	f8c9 1044 	str.w	r1, [r9, #68]	; 0x44
 800b68c:	4648      	mov	r0, r9
 800b68e:	9120      	str	r1, [sp, #128]	; 0x80
 800b690:	f001 fdf4 	bl	800d27c <_Balloc>
 800b694:	f04f 33ff 	mov.w	r3, #4294967295
 800b698:	9306      	str	r3, [sp, #24]
 800b69a:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800b69c:	930d      	str	r3, [sp, #52]	; 0x34
 800b69e:	2301      	movs	r3, #1
 800b6a0:	9007      	str	r0, [sp, #28]
 800b6a2:	9221      	str	r2, [sp, #132]	; 0x84
 800b6a4:	f8c9 0040 	str.w	r0, [r9, #64]	; 0x40
 800b6a8:	9309      	str	r3, [sp, #36]	; 0x24
 800b6aa:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800b6ac:	2b00      	cmp	r3, #0
 800b6ae:	f2c0 80d1 	blt.w	800b854 <_dtoa_r+0x3bc>
 800b6b2:	9a04      	ldr	r2, [sp, #16]
 800b6b4:	2a0e      	cmp	r2, #14
 800b6b6:	f300 80cd 	bgt.w	800b854 <_dtoa_r+0x3bc>
 800b6ba:	4b2d      	ldr	r3, [pc, #180]	; (800b770 <_dtoa_r+0x2d8>)
 800b6bc:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b6c0:	e9d3 3400 	ldrd	r3, r4, [r3]
 800b6c4:	e9cd 3402 	strd	r3, r4, [sp, #8]
 800b6c8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800b6ca:	2b00      	cmp	r3, #0
 800b6cc:	f2c0 8300 	blt.w	800bcd0 <_dtoa_r+0x838>
 800b6d0:	4656      	mov	r6, sl
 800b6d2:	465f      	mov	r7, fp
 800b6d4:	4650      	mov	r0, sl
 800b6d6:	4659      	mov	r1, fp
 800b6d8:	e9dd ab02 	ldrd	sl, fp, [sp, #8]
 800b6dc:	4652      	mov	r2, sl
 800b6de:	465b      	mov	r3, fp
 800b6e0:	f7f5 fbf0 	bl	8000ec4 <__aeabi_ddiv>
 800b6e4:	f7f5 fd74 	bl	80011d0 <__aeabi_d2iz>
 800b6e8:	4604      	mov	r4, r0
 800b6ea:	f7f5 fa5b 	bl	8000ba4 <__aeabi_i2d>
 800b6ee:	4652      	mov	r2, sl
 800b6f0:	465b      	mov	r3, fp
 800b6f2:	f7f5 fabd 	bl	8000c70 <__aeabi_dmul>
 800b6f6:	460b      	mov	r3, r1
 800b6f8:	4602      	mov	r2, r0
 800b6fa:	4639      	mov	r1, r7
 800b6fc:	4630      	mov	r0, r6
 800b6fe:	f7f5 f903 	bl	8000908 <__aeabi_dsub>
 800b702:	9d07      	ldr	r5, [sp, #28]
 800b704:	f104 0330 	add.w	r3, r4, #48	; 0x30
 800b708:	702b      	strb	r3, [r5, #0]
 800b70a:	9b06      	ldr	r3, [sp, #24]
 800b70c:	2b01      	cmp	r3, #1
 800b70e:	4606      	mov	r6, r0
 800b710:	460f      	mov	r7, r1
 800b712:	f105 0501 	add.w	r5, r5, #1
 800b716:	d062      	beq.n	800b7de <_dtoa_r+0x346>
 800b718:	2200      	movs	r2, #0
 800b71a:	4b18      	ldr	r3, [pc, #96]	; (800b77c <_dtoa_r+0x2e4>)
 800b71c:	f7f5 faa8 	bl	8000c70 <__aeabi_dmul>
 800b720:	2200      	movs	r2, #0
 800b722:	2300      	movs	r3, #0
 800b724:	4606      	mov	r6, r0
 800b726:	460f      	mov	r7, r1
 800b728:	f7f5 fd0a 	bl	8001140 <__aeabi_dcmpeq>
 800b72c:	2800      	cmp	r0, #0
 800b72e:	d17e      	bne.n	800b82e <_dtoa_r+0x396>
 800b730:	f8cd 9014 	str.w	r9, [sp, #20]
 800b734:	f8dd a018 	ldr.w	sl, [sp, #24]
 800b738:	f8dd b01c 	ldr.w	fp, [sp, #28]
 800b73c:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800b740:	e029      	b.n	800b796 <_dtoa_r+0x2fe>
 800b742:	bf00      	nop
 800b744:	f3af 8000 	nop.w
 800b748:	636f4361 	.word	0x636f4361
 800b74c:	3fd287a7 	.word	0x3fd287a7
 800b750:	8b60c8b3 	.word	0x8b60c8b3
 800b754:	3fc68a28 	.word	0x3fc68a28
 800b758:	509f79fb 	.word	0x509f79fb
 800b75c:	3fd34413 	.word	0x3fd34413
 800b760:	7ff00000 	.word	0x7ff00000
 800b764:	0800e89d 	.word	0x0800e89d
 800b768:	0800e8dc 	.word	0x0800e8dc
 800b76c:	3ff80000 	.word	0x3ff80000
 800b770:	0800e8e0 	.word	0x0800e8e0
 800b774:	0800e8d0 	.word	0x0800e8d0
 800b778:	0800e89c 	.word	0x0800e89c
 800b77c:	40240000 	.word	0x40240000
 800b780:	f7f5 fa76 	bl	8000c70 <__aeabi_dmul>
 800b784:	2200      	movs	r2, #0
 800b786:	2300      	movs	r3, #0
 800b788:	4606      	mov	r6, r0
 800b78a:	460f      	mov	r7, r1
 800b78c:	f7f5 fcd8 	bl	8001140 <__aeabi_dcmpeq>
 800b790:	2800      	cmp	r0, #0
 800b792:	f040 83b7 	bne.w	800bf04 <_dtoa_r+0xa6c>
 800b796:	4642      	mov	r2, r8
 800b798:	464b      	mov	r3, r9
 800b79a:	4630      	mov	r0, r6
 800b79c:	4639      	mov	r1, r7
 800b79e:	f7f5 fb91 	bl	8000ec4 <__aeabi_ddiv>
 800b7a2:	f7f5 fd15 	bl	80011d0 <__aeabi_d2iz>
 800b7a6:	4604      	mov	r4, r0
 800b7a8:	f7f5 f9fc 	bl	8000ba4 <__aeabi_i2d>
 800b7ac:	4642      	mov	r2, r8
 800b7ae:	464b      	mov	r3, r9
 800b7b0:	f7f5 fa5e 	bl	8000c70 <__aeabi_dmul>
 800b7b4:	4602      	mov	r2, r0
 800b7b6:	460b      	mov	r3, r1
 800b7b8:	4630      	mov	r0, r6
 800b7ba:	4639      	mov	r1, r7
 800b7bc:	f7f5 f8a4 	bl	8000908 <__aeabi_dsub>
 800b7c0:	f104 0e30 	add.w	lr, r4, #48	; 0x30
 800b7c4:	f805 eb01 	strb.w	lr, [r5], #1
 800b7c8:	ebcb 0e05 	rsb	lr, fp, r5
 800b7cc:	45d6      	cmp	lr, sl
 800b7ce:	4606      	mov	r6, r0
 800b7d0:	460f      	mov	r7, r1
 800b7d2:	f04f 0200 	mov.w	r2, #0
 800b7d6:	4bb0      	ldr	r3, [pc, #704]	; (800ba98 <_dtoa_r+0x600>)
 800b7d8:	d1d2      	bne.n	800b780 <_dtoa_r+0x2e8>
 800b7da:	f8dd 9014 	ldr.w	r9, [sp, #20]
 800b7de:	4632      	mov	r2, r6
 800b7e0:	463b      	mov	r3, r7
 800b7e2:	4630      	mov	r0, r6
 800b7e4:	4639      	mov	r1, r7
 800b7e6:	f7f5 f891 	bl	800090c <__adddf3>
 800b7ea:	4606      	mov	r6, r0
 800b7ec:	460f      	mov	r7, r1
 800b7ee:	4602      	mov	r2, r0
 800b7f0:	460b      	mov	r3, r1
 800b7f2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b7f6:	f7f5 fcad 	bl	8001154 <__aeabi_dcmplt>
 800b7fa:	b940      	cbnz	r0, 800b80e <_dtoa_r+0x376>
 800b7fc:	4632      	mov	r2, r6
 800b7fe:	463b      	mov	r3, r7
 800b800:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b804:	f7f5 fc9c 	bl	8001140 <__aeabi_dcmpeq>
 800b808:	b188      	cbz	r0, 800b82e <_dtoa_r+0x396>
 800b80a:	07e3      	lsls	r3, r4, #31
 800b80c:	d50f      	bpl.n	800b82e <_dtoa_r+0x396>
 800b80e:	f815 4c01 	ldrb.w	r4, [r5, #-1]
 800b812:	9a07      	ldr	r2, [sp, #28]
 800b814:	1e6b      	subs	r3, r5, #1
 800b816:	e004      	b.n	800b822 <_dtoa_r+0x38a>
 800b818:	429a      	cmp	r2, r3
 800b81a:	f000 842c 	beq.w	800c076 <_dtoa_r+0xbde>
 800b81e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800b822:	2c39      	cmp	r4, #57	; 0x39
 800b824:	f103 0501 	add.w	r5, r3, #1
 800b828:	d0f6      	beq.n	800b818 <_dtoa_r+0x380>
 800b82a:	3401      	adds	r4, #1
 800b82c:	701c      	strb	r4, [r3, #0]
 800b82e:	9908      	ldr	r1, [sp, #32]
 800b830:	4648      	mov	r0, r9
 800b832:	f001 fd49 	bl	800d2c8 <_Bfree>
 800b836:	2200      	movs	r2, #0
 800b838:	9b04      	ldr	r3, [sp, #16]
 800b83a:	702a      	strb	r2, [r5, #0]
 800b83c:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800b83e:	3301      	adds	r3, #1
 800b840:	6013      	str	r3, [r2, #0]
 800b842:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800b844:	2b00      	cmp	r3, #0
 800b846:	f000 83a7 	beq.w	800bf98 <_dtoa_r+0xb00>
 800b84a:	9807      	ldr	r0, [sp, #28]
 800b84c:	601d      	str	r5, [r3, #0]
 800b84e:	b017      	add	sp, #92	; 0x5c
 800b850:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b854:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b856:	2a00      	cmp	r2, #0
 800b858:	f000 8112 	beq.w	800ba80 <_dtoa_r+0x5e8>
 800b85c:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800b85e:	2a01      	cmp	r2, #1
 800b860:	f340 8258 	ble.w	800bd14 <_dtoa_r+0x87c>
 800b864:	9b06      	ldr	r3, [sp, #24]
 800b866:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b868:	1e5f      	subs	r7, r3, #1
 800b86a:	42ba      	cmp	r2, r7
 800b86c:	f2c0 8397 	blt.w	800bf9e <_dtoa_r+0xb06>
 800b870:	1bd7      	subs	r7, r2, r7
 800b872:	9b06      	ldr	r3, [sp, #24]
 800b874:	2b00      	cmp	r3, #0
 800b876:	f2c0 848a 	blt.w	800c18e <_dtoa_r+0xcf6>
 800b87a:	9d05      	ldr	r5, [sp, #20]
 800b87c:	9b06      	ldr	r3, [sp, #24]
 800b87e:	9a05      	ldr	r2, [sp, #20]
 800b880:	441a      	add	r2, r3
 800b882:	9205      	str	r2, [sp, #20]
 800b884:	9a02      	ldr	r2, [sp, #8]
 800b886:	2101      	movs	r1, #1
 800b888:	441a      	add	r2, r3
 800b88a:	4648      	mov	r0, r9
 800b88c:	9202      	str	r2, [sp, #8]
 800b88e:	f001 fdb3 	bl	800d3f8 <__i2b>
 800b892:	4606      	mov	r6, r0
 800b894:	b165      	cbz	r5, 800b8b0 <_dtoa_r+0x418>
 800b896:	9902      	ldr	r1, [sp, #8]
 800b898:	2900      	cmp	r1, #0
 800b89a:	460b      	mov	r3, r1
 800b89c:	dd08      	ble.n	800b8b0 <_dtoa_r+0x418>
 800b89e:	42a9      	cmp	r1, r5
 800b8a0:	9a05      	ldr	r2, [sp, #20]
 800b8a2:	bfa8      	it	ge
 800b8a4:	462b      	movge	r3, r5
 800b8a6:	1ad2      	subs	r2, r2, r3
 800b8a8:	1aed      	subs	r5, r5, r3
 800b8aa:	1acb      	subs	r3, r1, r3
 800b8ac:	9205      	str	r2, [sp, #20]
 800b8ae:	9302      	str	r3, [sp, #8]
 800b8b0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b8b2:	2b00      	cmp	r3, #0
 800b8b4:	f340 82fc 	ble.w	800beb0 <_dtoa_r+0xa18>
 800b8b8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b8ba:	2a00      	cmp	r2, #0
 800b8bc:	f000 8201 	beq.w	800bcc2 <_dtoa_r+0x82a>
 800b8c0:	2f00      	cmp	r7, #0
 800b8c2:	f000 81fe 	beq.w	800bcc2 <_dtoa_r+0x82a>
 800b8c6:	4631      	mov	r1, r6
 800b8c8:	463a      	mov	r2, r7
 800b8ca:	4648      	mov	r0, r9
 800b8cc:	f001 fe36 	bl	800d53c <__pow5mult>
 800b8d0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800b8d4:	4601      	mov	r1, r0
 800b8d6:	4642      	mov	r2, r8
 800b8d8:	4606      	mov	r6, r0
 800b8da:	4648      	mov	r0, r9
 800b8dc:	f001 fd96 	bl	800d40c <__multiply>
 800b8e0:	4641      	mov	r1, r8
 800b8e2:	4604      	mov	r4, r0
 800b8e4:	4648      	mov	r0, r9
 800b8e6:	f001 fcef 	bl	800d2c8 <_Bfree>
 800b8ea:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b8ec:	1bdb      	subs	r3, r3, r7
 800b8ee:	930a      	str	r3, [sp, #40]	; 0x28
 800b8f0:	f040 81e6 	bne.w	800bcc0 <_dtoa_r+0x828>
 800b8f4:	2101      	movs	r1, #1
 800b8f6:	4648      	mov	r0, r9
 800b8f8:	f001 fd7e 	bl	800d3f8 <__i2b>
 800b8fc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b8fe:	4680      	mov	r8, r0
 800b900:	2b00      	cmp	r3, #0
 800b902:	f000 8219 	beq.w	800bd38 <_dtoa_r+0x8a0>
 800b906:	4601      	mov	r1, r0
 800b908:	461a      	mov	r2, r3
 800b90a:	4648      	mov	r0, r9
 800b90c:	f001 fe16 	bl	800d53c <__pow5mult>
 800b910:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800b912:	2b01      	cmp	r3, #1
 800b914:	4680      	mov	r8, r0
 800b916:	f340 82f8 	ble.w	800bf0a <_dtoa_r+0xa72>
 800b91a:	2700      	movs	r7, #0
 800b91c:	f8d8 3010 	ldr.w	r3, [r8, #16]
 800b920:	eb08 0383 	add.w	r3, r8, r3, lsl #2
 800b924:	6918      	ldr	r0, [r3, #16]
 800b926:	f001 fd19 	bl	800d35c <__hi0bits>
 800b92a:	f1c0 0020 	rsb	r0, r0, #32
 800b92e:	9a02      	ldr	r2, [sp, #8]
 800b930:	4410      	add	r0, r2
 800b932:	f010 001f 	ands.w	r0, r0, #31
 800b936:	f000 81f6 	beq.w	800bd26 <_dtoa_r+0x88e>
 800b93a:	f1c0 0320 	rsb	r3, r0, #32
 800b93e:	2b04      	cmp	r3, #4
 800b940:	f340 84ca 	ble.w	800c2d8 <_dtoa_r+0xe40>
 800b944:	9b05      	ldr	r3, [sp, #20]
 800b946:	f1c0 001c 	rsb	r0, r0, #28
 800b94a:	4403      	add	r3, r0
 800b94c:	9305      	str	r3, [sp, #20]
 800b94e:	4613      	mov	r3, r2
 800b950:	4403      	add	r3, r0
 800b952:	4405      	add	r5, r0
 800b954:	9302      	str	r3, [sp, #8]
 800b956:	9b05      	ldr	r3, [sp, #20]
 800b958:	2b00      	cmp	r3, #0
 800b95a:	dd05      	ble.n	800b968 <_dtoa_r+0x4d0>
 800b95c:	4621      	mov	r1, r4
 800b95e:	461a      	mov	r2, r3
 800b960:	4648      	mov	r0, r9
 800b962:	f001 fe3b 	bl	800d5dc <__lshift>
 800b966:	4604      	mov	r4, r0
 800b968:	9b02      	ldr	r3, [sp, #8]
 800b96a:	2b00      	cmp	r3, #0
 800b96c:	dd05      	ble.n	800b97a <_dtoa_r+0x4e2>
 800b96e:	4641      	mov	r1, r8
 800b970:	461a      	mov	r2, r3
 800b972:	4648      	mov	r0, r9
 800b974:	f001 fe32 	bl	800d5dc <__lshift>
 800b978:	4680      	mov	r8, r0
 800b97a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800b97c:	2b00      	cmp	r3, #0
 800b97e:	f040 827c 	bne.w	800be7a <_dtoa_r+0x9e2>
 800b982:	9b06      	ldr	r3, [sp, #24]
 800b984:	2b00      	cmp	r3, #0
 800b986:	f340 8295 	ble.w	800beb4 <_dtoa_r+0xa1c>
 800b98a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b98c:	2b00      	cmp	r3, #0
 800b98e:	f040 81f5 	bne.w	800bd7c <_dtoa_r+0x8e4>
 800b992:	f8dd b01c 	ldr.w	fp, [sp, #28]
 800b996:	9f06      	ldr	r7, [sp, #24]
 800b998:	465d      	mov	r5, fp
 800b99a:	e002      	b.n	800b9a2 <_dtoa_r+0x50a>
 800b99c:	f001 fc9e 	bl	800d2dc <__multadd>
 800b9a0:	4604      	mov	r4, r0
 800b9a2:	4641      	mov	r1, r8
 800b9a4:	4620      	mov	r0, r4
 800b9a6:	f7ff fce1 	bl	800b36c <quorem>
 800b9aa:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800b9ae:	f805 ab01 	strb.w	sl, [r5], #1
 800b9b2:	ebcb 0305 	rsb	r3, fp, r5
 800b9b6:	42bb      	cmp	r3, r7
 800b9b8:	f04f 020a 	mov.w	r2, #10
 800b9bc:	f04f 0300 	mov.w	r3, #0
 800b9c0:	4621      	mov	r1, r4
 800b9c2:	4648      	mov	r0, r9
 800b9c4:	dbea      	blt.n	800b99c <_dtoa_r+0x504>
 800b9c6:	9b07      	ldr	r3, [sp, #28]
 800b9c8:	9a06      	ldr	r2, [sp, #24]
 800b9ca:	2a01      	cmp	r2, #1
 800b9cc:	bfac      	ite	ge
 800b9ce:	189b      	addge	r3, r3, r2
 800b9d0:	3301      	addlt	r3, #1
 800b9d2:	461d      	mov	r5, r3
 800b9d4:	f04f 0b00 	mov.w	fp, #0
 800b9d8:	4621      	mov	r1, r4
 800b9da:	2201      	movs	r2, #1
 800b9dc:	4648      	mov	r0, r9
 800b9de:	f001 fdfd 	bl	800d5dc <__lshift>
 800b9e2:	4641      	mov	r1, r8
 800b9e4:	9008      	str	r0, [sp, #32]
 800b9e6:	f001 fe51 	bl	800d68c <__mcmp>
 800b9ea:	2800      	cmp	r0, #0
 800b9ec:	f340 830d 	ble.w	800c00a <_dtoa_r+0xb72>
 800b9f0:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800b9f4:	9907      	ldr	r1, [sp, #28]
 800b9f6:	1e6b      	subs	r3, r5, #1
 800b9f8:	e004      	b.n	800ba04 <_dtoa_r+0x56c>
 800b9fa:	428b      	cmp	r3, r1
 800b9fc:	f000 8278 	beq.w	800bef0 <_dtoa_r+0xa58>
 800ba00:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800ba04:	2a39      	cmp	r2, #57	; 0x39
 800ba06:	f103 0501 	add.w	r5, r3, #1
 800ba0a:	d0f6      	beq.n	800b9fa <_dtoa_r+0x562>
 800ba0c:	3201      	adds	r2, #1
 800ba0e:	701a      	strb	r2, [r3, #0]
 800ba10:	4641      	mov	r1, r8
 800ba12:	4648      	mov	r0, r9
 800ba14:	f001 fc58 	bl	800d2c8 <_Bfree>
 800ba18:	2e00      	cmp	r6, #0
 800ba1a:	f43f af08 	beq.w	800b82e <_dtoa_r+0x396>
 800ba1e:	f1bb 0f00 	cmp.w	fp, #0
 800ba22:	d005      	beq.n	800ba30 <_dtoa_r+0x598>
 800ba24:	45b3      	cmp	fp, r6
 800ba26:	d003      	beq.n	800ba30 <_dtoa_r+0x598>
 800ba28:	4659      	mov	r1, fp
 800ba2a:	4648      	mov	r0, r9
 800ba2c:	f001 fc4c 	bl	800d2c8 <_Bfree>
 800ba30:	4631      	mov	r1, r6
 800ba32:	4648      	mov	r0, r9
 800ba34:	f001 fc48 	bl	800d2c8 <_Bfree>
 800ba38:	e6f9      	b.n	800b82e <_dtoa_r+0x396>
 800ba3a:	2301      	movs	r3, #1
 800ba3c:	930c      	str	r3, [sp, #48]	; 0x30
 800ba3e:	e5e3      	b.n	800b608 <_dtoa_r+0x170>
 800ba40:	f8dd 8010 	ldr.w	r8, [sp, #16]
 800ba44:	4640      	mov	r0, r8
 800ba46:	f7f5 f8ad 	bl	8000ba4 <__aeabi_i2d>
 800ba4a:	4602      	mov	r2, r0
 800ba4c:	460b      	mov	r3, r1
 800ba4e:	4630      	mov	r0, r6
 800ba50:	4639      	mov	r1, r7
 800ba52:	f7f5 fb75 	bl	8001140 <__aeabi_dcmpeq>
 800ba56:	2800      	cmp	r0, #0
 800ba58:	f47f adc2 	bne.w	800b5e0 <_dtoa_r+0x148>
 800ba5c:	f108 33ff 	add.w	r3, r8, #4294967295
 800ba60:	9304      	str	r3, [sp, #16]
 800ba62:	e5bd      	b.n	800b5e0 <_dtoa_r+0x148>
 800ba64:	9a05      	ldr	r2, [sp, #20]
 800ba66:	9b04      	ldr	r3, [sp, #16]
 800ba68:	1ad2      	subs	r2, r2, r3
 800ba6a:	425b      	negs	r3, r3
 800ba6c:	930a      	str	r3, [sp, #40]	; 0x28
 800ba6e:	2300      	movs	r3, #0
 800ba70:	9205      	str	r2, [sp, #20]
 800ba72:	930b      	str	r3, [sp, #44]	; 0x2c
 800ba74:	e5da      	b.n	800b62c <_dtoa_r+0x194>
 800ba76:	425b      	negs	r3, r3
 800ba78:	9305      	str	r3, [sp, #20]
 800ba7a:	2300      	movs	r3, #0
 800ba7c:	9302      	str	r3, [sp, #8]
 800ba7e:	e5ca      	b.n	800b616 <_dtoa_r+0x17e>
 800ba80:	9f0a      	ldr	r7, [sp, #40]	; 0x28
 800ba82:	9d05      	ldr	r5, [sp, #20]
 800ba84:	9e09      	ldr	r6, [sp, #36]	; 0x24
 800ba86:	e705      	b.n	800b894 <_dtoa_r+0x3fc>
 800ba88:	f1c3 0820 	rsb	r8, r3, #32
 800ba8c:	fa0a f008 	lsl.w	r0, sl, r8
 800ba90:	e573      	b.n	800b57a <_dtoa_r+0xe2>
 800ba92:	900c      	str	r0, [sp, #48]	; 0x30
 800ba94:	e5b8      	b.n	800b608 <_dtoa_r+0x170>
 800ba96:	bf00      	nop
 800ba98:	40240000 	.word	0x40240000
 800ba9c:	2300      	movs	r3, #0
 800ba9e:	9309      	str	r3, [sp, #36]	; 0x24
 800baa0:	9b04      	ldr	r3, [sp, #16]
 800baa2:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800baa4:	4413      	add	r3, r2
 800baa6:	930d      	str	r3, [sp, #52]	; 0x34
 800baa8:	3301      	adds	r3, #1
 800baaa:	2b00      	cmp	r3, #0
 800baac:	9306      	str	r3, [sp, #24]
 800baae:	f340 8283 	ble.w	800bfb8 <_dtoa_r+0xb20>
 800bab2:	9c06      	ldr	r4, [sp, #24]
 800bab4:	4626      	mov	r6, r4
 800bab6:	2100      	movs	r1, #0
 800bab8:	2e17      	cmp	r6, #23
 800baba:	f8c9 1044 	str.w	r1, [r9, #68]	; 0x44
 800babe:	d90b      	bls.n	800bad8 <_dtoa_r+0x640>
 800bac0:	2201      	movs	r2, #1
 800bac2:	2304      	movs	r3, #4
 800bac4:	005b      	lsls	r3, r3, #1
 800bac6:	f103 0014 	add.w	r0, r3, #20
 800baca:	42b0      	cmp	r0, r6
 800bacc:	4611      	mov	r1, r2
 800bace:	f102 0201 	add.w	r2, r2, #1
 800bad2:	d9f7      	bls.n	800bac4 <_dtoa_r+0x62c>
 800bad4:	f8c9 1044 	str.w	r1, [r9, #68]	; 0x44
 800bad8:	4648      	mov	r0, r9
 800bada:	f001 fbcf 	bl	800d27c <_Balloc>
 800bade:	2c0e      	cmp	r4, #14
 800bae0:	9007      	str	r0, [sp, #28]
 800bae2:	f8c9 0040 	str.w	r0, [r9, #64]	; 0x40
 800bae6:	f63f ade0 	bhi.w	800b6aa <_dtoa_r+0x212>
 800baea:	2d00      	cmp	r5, #0
 800baec:	f43f addd 	beq.w	800b6aa <_dtoa_r+0x212>
 800baf0:	9904      	ldr	r1, [sp, #16]
 800baf2:	4657      	mov	r7, sl
 800baf4:	46d8      	mov	r8, fp
 800baf6:	2900      	cmp	r1, #0
 800baf8:	e9cd 780e 	strd	r7, r8, [sp, #56]	; 0x38
 800bafc:	f340 8292 	ble.w	800c024 <_dtoa_r+0xb8c>
 800bb00:	4b91      	ldr	r3, [pc, #580]	; (800bd48 <_dtoa_r+0x8b0>)
 800bb02:	f001 020f 	and.w	r2, r1, #15
 800bb06:	110e      	asrs	r6, r1, #4
 800bb08:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800bb0c:	06f0      	lsls	r0, r6, #27
 800bb0e:	e9d3 4500 	ldrd	r4, r5, [r3]
 800bb12:	f140 824c 	bpl.w	800bfae <_dtoa_r+0xb16>
 800bb16:	4b8d      	ldr	r3, [pc, #564]	; (800bd4c <_dtoa_r+0x8b4>)
 800bb18:	4650      	mov	r0, sl
 800bb1a:	4659      	mov	r1, fp
 800bb1c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800bb20:	f7f5 f9d0 	bl	8000ec4 <__aeabi_ddiv>
 800bb24:	f006 060f 	and.w	r6, r6, #15
 800bb28:	4682      	mov	sl, r0
 800bb2a:	468b      	mov	fp, r1
 800bb2c:	f04f 0803 	mov.w	r8, #3
 800bb30:	b186      	cbz	r6, 800bb54 <_dtoa_r+0x6bc>
 800bb32:	4f86      	ldr	r7, [pc, #536]	; (800bd4c <_dtoa_r+0x8b4>)
 800bb34:	07f1      	lsls	r1, r6, #31
 800bb36:	d509      	bpl.n	800bb4c <_dtoa_r+0x6b4>
 800bb38:	4620      	mov	r0, r4
 800bb3a:	4629      	mov	r1, r5
 800bb3c:	e9d7 2300 	ldrd	r2, r3, [r7]
 800bb40:	f7f5 f896 	bl	8000c70 <__aeabi_dmul>
 800bb44:	f108 0801 	add.w	r8, r8, #1
 800bb48:	4604      	mov	r4, r0
 800bb4a:	460d      	mov	r5, r1
 800bb4c:	1076      	asrs	r6, r6, #1
 800bb4e:	f107 0708 	add.w	r7, r7, #8
 800bb52:	d1ef      	bne.n	800bb34 <_dtoa_r+0x69c>
 800bb54:	4622      	mov	r2, r4
 800bb56:	462b      	mov	r3, r5
 800bb58:	4650      	mov	r0, sl
 800bb5a:	4659      	mov	r1, fp
 800bb5c:	f7f5 f9b2 	bl	8000ec4 <__aeabi_ddiv>
 800bb60:	4606      	mov	r6, r0
 800bb62:	460f      	mov	r7, r1
 800bb64:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800bb66:	b143      	cbz	r3, 800bb7a <_dtoa_r+0x6e2>
 800bb68:	2200      	movs	r2, #0
 800bb6a:	4b79      	ldr	r3, [pc, #484]	; (800bd50 <_dtoa_r+0x8b8>)
 800bb6c:	4630      	mov	r0, r6
 800bb6e:	4639      	mov	r1, r7
 800bb70:	f7f5 faf0 	bl	8001154 <__aeabi_dcmplt>
 800bb74:	2800      	cmp	r0, #0
 800bb76:	f040 8320 	bne.w	800c1ba <_dtoa_r+0xd22>
 800bb7a:	4640      	mov	r0, r8
 800bb7c:	f7f5 f812 	bl	8000ba4 <__aeabi_i2d>
 800bb80:	4632      	mov	r2, r6
 800bb82:	463b      	mov	r3, r7
 800bb84:	f7f5 f874 	bl	8000c70 <__aeabi_dmul>
 800bb88:	4b72      	ldr	r3, [pc, #456]	; (800bd54 <_dtoa_r+0x8bc>)
 800bb8a:	2200      	movs	r2, #0
 800bb8c:	f7f4 febe 	bl	800090c <__adddf3>
 800bb90:	9b06      	ldr	r3, [sp, #24]
 800bb92:	4604      	mov	r4, r0
 800bb94:	f1a1 7550 	sub.w	r5, r1, #54525952	; 0x3400000
 800bb98:	2b00      	cmp	r3, #0
 800bb9a:	f000 81df 	beq.w	800bf5c <_dtoa_r+0xac4>
 800bb9e:	9b04      	ldr	r3, [sp, #16]
 800bba0:	f8dd 8018 	ldr.w	r8, [sp, #24]
 800bba4:	9311      	str	r3, [sp, #68]	; 0x44
 800bba6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bba8:	2b00      	cmp	r3, #0
 800bbaa:	f000 8297 	beq.w	800c0dc <_dtoa_r+0xc44>
 800bbae:	4b66      	ldr	r3, [pc, #408]	; (800bd48 <_dtoa_r+0x8b0>)
 800bbb0:	4969      	ldr	r1, [pc, #420]	; (800bd58 <_dtoa_r+0x8c0>)
 800bbb2:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 800bbb6:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800bbba:	2000      	movs	r0, #0
 800bbbc:	f7f5 f982 	bl	8000ec4 <__aeabi_ddiv>
 800bbc0:	4622      	mov	r2, r4
 800bbc2:	462b      	mov	r3, r5
 800bbc4:	f7f4 fea0 	bl	8000908 <__aeabi_dsub>
 800bbc8:	4682      	mov	sl, r0
 800bbca:	468b      	mov	fp, r1
 800bbcc:	4630      	mov	r0, r6
 800bbce:	4639      	mov	r1, r7
 800bbd0:	f7f5 fafe 	bl	80011d0 <__aeabi_d2iz>
 800bbd4:	4604      	mov	r4, r0
 800bbd6:	f7f4 ffe5 	bl	8000ba4 <__aeabi_i2d>
 800bbda:	4602      	mov	r2, r0
 800bbdc:	460b      	mov	r3, r1
 800bbde:	4630      	mov	r0, r6
 800bbe0:	4639      	mov	r1, r7
 800bbe2:	f7f4 fe91 	bl	8000908 <__aeabi_dsub>
 800bbe6:	3430      	adds	r4, #48	; 0x30
 800bbe8:	9d07      	ldr	r5, [sp, #28]
 800bbea:	b2e4      	uxtb	r4, r4
 800bbec:	4606      	mov	r6, r0
 800bbee:	460f      	mov	r7, r1
 800bbf0:	702c      	strb	r4, [r5, #0]
 800bbf2:	4602      	mov	r2, r0
 800bbf4:	460b      	mov	r3, r1
 800bbf6:	4650      	mov	r0, sl
 800bbf8:	4659      	mov	r1, fp
 800bbfa:	3501      	adds	r5, #1
 800bbfc:	f7f5 fac8 	bl	8001190 <__aeabi_dcmpgt>
 800bc00:	2800      	cmp	r0, #0
 800bc02:	d14c      	bne.n	800bc9e <_dtoa_r+0x806>
 800bc04:	4632      	mov	r2, r6
 800bc06:	463b      	mov	r3, r7
 800bc08:	2000      	movs	r0, #0
 800bc0a:	4951      	ldr	r1, [pc, #324]	; (800bd50 <_dtoa_r+0x8b8>)
 800bc0c:	f7f4 fe7c 	bl	8000908 <__aeabi_dsub>
 800bc10:	4602      	mov	r2, r0
 800bc12:	460b      	mov	r3, r1
 800bc14:	4650      	mov	r0, sl
 800bc16:	4659      	mov	r1, fp
 800bc18:	f7f5 faba 	bl	8001190 <__aeabi_dcmpgt>
 800bc1c:	2800      	cmp	r0, #0
 800bc1e:	f040 830d 	bne.w	800c23c <_dtoa_r+0xda4>
 800bc22:	f1b8 0f01 	cmp.w	r8, #1
 800bc26:	f340 81b3 	ble.w	800bf90 <_dtoa_r+0xaf8>
 800bc2a:	9b07      	ldr	r3, [sp, #28]
 800bc2c:	4498      	add	r8, r3
 800bc2e:	e00d      	b.n	800bc4c <_dtoa_r+0x7b4>
 800bc30:	2000      	movs	r0, #0
 800bc32:	4947      	ldr	r1, [pc, #284]	; (800bd50 <_dtoa_r+0x8b8>)
 800bc34:	f7f4 fe68 	bl	8000908 <__aeabi_dsub>
 800bc38:	4652      	mov	r2, sl
 800bc3a:	465b      	mov	r3, fp
 800bc3c:	f7f5 fa8a 	bl	8001154 <__aeabi_dcmplt>
 800bc40:	2800      	cmp	r0, #0
 800bc42:	f040 82fb 	bne.w	800c23c <_dtoa_r+0xda4>
 800bc46:	4545      	cmp	r5, r8
 800bc48:	f000 81a2 	beq.w	800bf90 <_dtoa_r+0xaf8>
 800bc4c:	4650      	mov	r0, sl
 800bc4e:	4659      	mov	r1, fp
 800bc50:	2200      	movs	r2, #0
 800bc52:	4b42      	ldr	r3, [pc, #264]	; (800bd5c <_dtoa_r+0x8c4>)
 800bc54:	f7f5 f80c 	bl	8000c70 <__aeabi_dmul>
 800bc58:	2200      	movs	r2, #0
 800bc5a:	4b40      	ldr	r3, [pc, #256]	; (800bd5c <_dtoa_r+0x8c4>)
 800bc5c:	4682      	mov	sl, r0
 800bc5e:	468b      	mov	fp, r1
 800bc60:	4630      	mov	r0, r6
 800bc62:	4639      	mov	r1, r7
 800bc64:	f7f5 f804 	bl	8000c70 <__aeabi_dmul>
 800bc68:	460f      	mov	r7, r1
 800bc6a:	4606      	mov	r6, r0
 800bc6c:	f7f5 fab0 	bl	80011d0 <__aeabi_d2iz>
 800bc70:	4604      	mov	r4, r0
 800bc72:	f7f4 ff97 	bl	8000ba4 <__aeabi_i2d>
 800bc76:	4602      	mov	r2, r0
 800bc78:	460b      	mov	r3, r1
 800bc7a:	4630      	mov	r0, r6
 800bc7c:	4639      	mov	r1, r7
 800bc7e:	f7f4 fe43 	bl	8000908 <__aeabi_dsub>
 800bc82:	3430      	adds	r4, #48	; 0x30
 800bc84:	b2e4      	uxtb	r4, r4
 800bc86:	4652      	mov	r2, sl
 800bc88:	465b      	mov	r3, fp
 800bc8a:	f805 4b01 	strb.w	r4, [r5], #1
 800bc8e:	4606      	mov	r6, r0
 800bc90:	460f      	mov	r7, r1
 800bc92:	f7f5 fa5f 	bl	8001154 <__aeabi_dcmplt>
 800bc96:	4632      	mov	r2, r6
 800bc98:	463b      	mov	r3, r7
 800bc9a:	2800      	cmp	r0, #0
 800bc9c:	d0c8      	beq.n	800bc30 <_dtoa_r+0x798>
 800bc9e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800bca0:	9304      	str	r3, [sp, #16]
 800bca2:	e5c4      	b.n	800b82e <_dtoa_r+0x396>
 800bca4:	2300      	movs	r3, #0
 800bca6:	9309      	str	r3, [sp, #36]	; 0x24
 800bca8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800bcaa:	2b00      	cmp	r3, #0
 800bcac:	f340 8189 	ble.w	800bfc2 <_dtoa_r+0xb2a>
 800bcb0:	461e      	mov	r6, r3
 800bcb2:	461c      	mov	r4, r3
 800bcb4:	930d      	str	r3, [sp, #52]	; 0x34
 800bcb6:	9306      	str	r3, [sp, #24]
 800bcb8:	e6fd      	b.n	800bab6 <_dtoa_r+0x61e>
 800bcba:	2301      	movs	r3, #1
 800bcbc:	9309      	str	r3, [sp, #36]	; 0x24
 800bcbe:	e7f3      	b.n	800bca8 <_dtoa_r+0x810>
 800bcc0:	9408      	str	r4, [sp, #32]
 800bcc2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800bcc4:	9908      	ldr	r1, [sp, #32]
 800bcc6:	4648      	mov	r0, r9
 800bcc8:	f001 fc38 	bl	800d53c <__pow5mult>
 800bccc:	4604      	mov	r4, r0
 800bcce:	e611      	b.n	800b8f4 <_dtoa_r+0x45c>
 800bcd0:	9b06      	ldr	r3, [sp, #24]
 800bcd2:	2b00      	cmp	r3, #0
 800bcd4:	f73f acfc 	bgt.w	800b6d0 <_dtoa_r+0x238>
 800bcd8:	f040 82da 	bne.w	800c290 <_dtoa_r+0xdf8>
 800bcdc:	2200      	movs	r2, #0
 800bcde:	4b20      	ldr	r3, [pc, #128]	; (800bd60 <_dtoa_r+0x8c8>)
 800bce0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800bce4:	f7f4 ffc4 	bl	8000c70 <__aeabi_dmul>
 800bce8:	4652      	mov	r2, sl
 800bcea:	465b      	mov	r3, fp
 800bcec:	f7f5 fa46 	bl	800117c <__aeabi_dcmpge>
 800bcf0:	f8dd 8018 	ldr.w	r8, [sp, #24]
 800bcf4:	4646      	mov	r6, r8
 800bcf6:	2800      	cmp	r0, #0
 800bcf8:	f000 80f2 	beq.w	800bee0 <_dtoa_r+0xa48>
 800bcfc:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800bcfe:	9d07      	ldr	r5, [sp, #28]
 800bd00:	43db      	mvns	r3, r3
 800bd02:	9304      	str	r3, [sp, #16]
 800bd04:	4641      	mov	r1, r8
 800bd06:	4648      	mov	r0, r9
 800bd08:	f001 fade 	bl	800d2c8 <_Bfree>
 800bd0c:	2e00      	cmp	r6, #0
 800bd0e:	f43f ad8e 	beq.w	800b82e <_dtoa_r+0x396>
 800bd12:	e68d      	b.n	800ba30 <_dtoa_r+0x598>
 800bd14:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800bd16:	2a00      	cmp	r2, #0
 800bd18:	f000 8241 	beq.w	800c19e <_dtoa_r+0xd06>
 800bd1c:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800bd20:	9f0a      	ldr	r7, [sp, #40]	; 0x28
 800bd22:	9d05      	ldr	r5, [sp, #20]
 800bd24:	e5ab      	b.n	800b87e <_dtoa_r+0x3e6>
 800bd26:	201c      	movs	r0, #28
 800bd28:	9b05      	ldr	r3, [sp, #20]
 800bd2a:	4403      	add	r3, r0
 800bd2c:	9305      	str	r3, [sp, #20]
 800bd2e:	9b02      	ldr	r3, [sp, #8]
 800bd30:	4403      	add	r3, r0
 800bd32:	4405      	add	r5, r0
 800bd34:	9302      	str	r3, [sp, #8]
 800bd36:	e60e      	b.n	800b956 <_dtoa_r+0x4be>
 800bd38:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800bd3a:	2b01      	cmp	r3, #1
 800bd3c:	f340 8282 	ble.w	800c244 <_dtoa_r+0xdac>
 800bd40:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
 800bd42:	2001      	movs	r0, #1
 800bd44:	e5f3      	b.n	800b92e <_dtoa_r+0x496>
 800bd46:	bf00      	nop
 800bd48:	0800e8e0 	.word	0x0800e8e0
 800bd4c:	0800e9b8 	.word	0x0800e9b8
 800bd50:	3ff00000 	.word	0x3ff00000
 800bd54:	401c0000 	.word	0x401c0000
 800bd58:	3fe00000 	.word	0x3fe00000
 800bd5c:	40240000 	.word	0x40240000
 800bd60:	40140000 	.word	0x40140000
 800bd64:	4631      	mov	r1, r6
 800bd66:	2300      	movs	r3, #0
 800bd68:	220a      	movs	r2, #10
 800bd6a:	4648      	mov	r0, r9
 800bd6c:	f001 fab6 	bl	800d2dc <__multadd>
 800bd70:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800bd72:	2b00      	cmp	r3, #0
 800bd74:	4606      	mov	r6, r0
 800bd76:	f340 8297 	ble.w	800c2a8 <_dtoa_r+0xe10>
 800bd7a:	9306      	str	r3, [sp, #24]
 800bd7c:	2d00      	cmp	r5, #0
 800bd7e:	dd05      	ble.n	800bd8c <_dtoa_r+0x8f4>
 800bd80:	4631      	mov	r1, r6
 800bd82:	462a      	mov	r2, r5
 800bd84:	4648      	mov	r0, r9
 800bd86:	f001 fc29 	bl	800d5dc <__lshift>
 800bd8a:	4606      	mov	r6, r0
 800bd8c:	2f00      	cmp	r7, #0
 800bd8e:	f040 817c 	bne.w	800c08a <_dtoa_r+0xbf2>
 800bd92:	9605      	str	r6, [sp, #20]
 800bd94:	9b06      	ldr	r3, [sp, #24]
 800bd96:	9a07      	ldr	r2, [sp, #28]
 800bd98:	f8dd b014 	ldr.w	fp, [sp, #20]
 800bd9c:	3b01      	subs	r3, #1
 800bd9e:	18d3      	adds	r3, r2, r3
 800bda0:	9308      	str	r3, [sp, #32]
 800bda2:	f00a 0301 	and.w	r3, sl, #1
 800bda6:	9309      	str	r3, [sp, #36]	; 0x24
 800bda8:	4617      	mov	r7, r2
 800bdaa:	46c2      	mov	sl, r8
 800bdac:	4651      	mov	r1, sl
 800bdae:	4620      	mov	r0, r4
 800bdb0:	f7ff fadc 	bl	800b36c <quorem>
 800bdb4:	4631      	mov	r1, r6
 800bdb6:	4605      	mov	r5, r0
 800bdb8:	4620      	mov	r0, r4
 800bdba:	f001 fc67 	bl	800d68c <__mcmp>
 800bdbe:	465a      	mov	r2, fp
 800bdc0:	9002      	str	r0, [sp, #8]
 800bdc2:	4651      	mov	r1, sl
 800bdc4:	4648      	mov	r0, r9
 800bdc6:	f001 fc81 	bl	800d6cc <__mdiff>
 800bdca:	68c2      	ldr	r2, [r0, #12]
 800bdcc:	4680      	mov	r8, r0
 800bdce:	f105 0330 	add.w	r3, r5, #48	; 0x30
 800bdd2:	2a00      	cmp	r2, #0
 800bdd4:	d149      	bne.n	800be6a <_dtoa_r+0x9d2>
 800bdd6:	4601      	mov	r1, r0
 800bdd8:	4620      	mov	r0, r4
 800bdda:	9306      	str	r3, [sp, #24]
 800bddc:	f001 fc56 	bl	800d68c <__mcmp>
 800bde0:	4641      	mov	r1, r8
 800bde2:	9005      	str	r0, [sp, #20]
 800bde4:	4648      	mov	r0, r9
 800bde6:	f001 fa6f 	bl	800d2c8 <_Bfree>
 800bdea:	9a05      	ldr	r2, [sp, #20]
 800bdec:	9b06      	ldr	r3, [sp, #24]
 800bdee:	b92a      	cbnz	r2, 800bdfc <_dtoa_r+0x964>
 800bdf0:	9920      	ldr	r1, [sp, #128]	; 0x80
 800bdf2:	b919      	cbnz	r1, 800bdfc <_dtoa_r+0x964>
 800bdf4:	9909      	ldr	r1, [sp, #36]	; 0x24
 800bdf6:	2900      	cmp	r1, #0
 800bdf8:	f000 8236 	beq.w	800c268 <_dtoa_r+0xdd0>
 800bdfc:	9902      	ldr	r1, [sp, #8]
 800bdfe:	2900      	cmp	r1, #0
 800be00:	f2c0 80e4 	blt.w	800bfcc <_dtoa_r+0xb34>
 800be04:	d105      	bne.n	800be12 <_dtoa_r+0x97a>
 800be06:	9920      	ldr	r1, [sp, #128]	; 0x80
 800be08:	b919      	cbnz	r1, 800be12 <_dtoa_r+0x97a>
 800be0a:	9909      	ldr	r1, [sp, #36]	; 0x24
 800be0c:	2900      	cmp	r1, #0
 800be0e:	f000 80dd 	beq.w	800bfcc <_dtoa_r+0xb34>
 800be12:	2a00      	cmp	r2, #0
 800be14:	f300 814d 	bgt.w	800c0b2 <_dtoa_r+0xc1a>
 800be18:	9a08      	ldr	r2, [sp, #32]
 800be1a:	703b      	strb	r3, [r7, #0]
 800be1c:	f107 0801 	add.w	r8, r7, #1
 800be20:	4297      	cmp	r7, r2
 800be22:	4645      	mov	r5, r8
 800be24:	f000 8154 	beq.w	800c0d0 <_dtoa_r+0xc38>
 800be28:	4621      	mov	r1, r4
 800be2a:	2300      	movs	r3, #0
 800be2c:	220a      	movs	r2, #10
 800be2e:	4648      	mov	r0, r9
 800be30:	f001 fa54 	bl	800d2dc <__multadd>
 800be34:	455e      	cmp	r6, fp
 800be36:	4604      	mov	r4, r0
 800be38:	4631      	mov	r1, r6
 800be3a:	f04f 0300 	mov.w	r3, #0
 800be3e:	f04f 020a 	mov.w	r2, #10
 800be42:	4648      	mov	r0, r9
 800be44:	d00b      	beq.n	800be5e <_dtoa_r+0x9c6>
 800be46:	f001 fa49 	bl	800d2dc <__multadd>
 800be4a:	4659      	mov	r1, fp
 800be4c:	4606      	mov	r6, r0
 800be4e:	2300      	movs	r3, #0
 800be50:	220a      	movs	r2, #10
 800be52:	4648      	mov	r0, r9
 800be54:	f001 fa42 	bl	800d2dc <__multadd>
 800be58:	4647      	mov	r7, r8
 800be5a:	4683      	mov	fp, r0
 800be5c:	e7a6      	b.n	800bdac <_dtoa_r+0x914>
 800be5e:	f001 fa3d 	bl	800d2dc <__multadd>
 800be62:	4647      	mov	r7, r8
 800be64:	4606      	mov	r6, r0
 800be66:	4683      	mov	fp, r0
 800be68:	e7a0      	b.n	800bdac <_dtoa_r+0x914>
 800be6a:	4601      	mov	r1, r0
 800be6c:	4648      	mov	r0, r9
 800be6e:	9305      	str	r3, [sp, #20]
 800be70:	f001 fa2a 	bl	800d2c8 <_Bfree>
 800be74:	2201      	movs	r2, #1
 800be76:	9b05      	ldr	r3, [sp, #20]
 800be78:	e7c0      	b.n	800bdfc <_dtoa_r+0x964>
 800be7a:	4641      	mov	r1, r8
 800be7c:	4620      	mov	r0, r4
 800be7e:	f001 fc05 	bl	800d68c <__mcmp>
 800be82:	2800      	cmp	r0, #0
 800be84:	f6bf ad7d 	bge.w	800b982 <_dtoa_r+0x4ea>
 800be88:	4621      	mov	r1, r4
 800be8a:	9c04      	ldr	r4, [sp, #16]
 800be8c:	2300      	movs	r3, #0
 800be8e:	3c01      	subs	r4, #1
 800be90:	220a      	movs	r2, #10
 800be92:	4648      	mov	r0, r9
 800be94:	9404      	str	r4, [sp, #16]
 800be96:	f001 fa21 	bl	800d2dc <__multadd>
 800be9a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800be9c:	4604      	mov	r4, r0
 800be9e:	2b00      	cmp	r3, #0
 800bea0:	f47f af60 	bne.w	800bd64 <_dtoa_r+0x8cc>
 800bea4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800bea6:	2b00      	cmp	r3, #0
 800bea8:	f340 81f6 	ble.w	800c298 <_dtoa_r+0xe00>
 800beac:	9306      	str	r3, [sp, #24]
 800beae:	e570      	b.n	800b992 <_dtoa_r+0x4fa>
 800beb0:	9c08      	ldr	r4, [sp, #32]
 800beb2:	e51f      	b.n	800b8f4 <_dtoa_r+0x45c>
 800beb4:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800beb6:	2b02      	cmp	r3, #2
 800beb8:	f77f ad67 	ble.w	800b98a <_dtoa_r+0x4f2>
 800bebc:	9b06      	ldr	r3, [sp, #24]
 800bebe:	2b00      	cmp	r3, #0
 800bec0:	f040 8179 	bne.w	800c1b6 <_dtoa_r+0xd1e>
 800bec4:	4641      	mov	r1, r8
 800bec6:	2205      	movs	r2, #5
 800bec8:	4648      	mov	r0, r9
 800beca:	f001 fa07 	bl	800d2dc <__multadd>
 800bece:	4601      	mov	r1, r0
 800bed0:	4680      	mov	r8, r0
 800bed2:	4620      	mov	r0, r4
 800bed4:	f001 fbda 	bl	800d68c <__mcmp>
 800bed8:	2800      	cmp	r0, #0
 800beda:	9408      	str	r4, [sp, #32]
 800bedc:	f77f af0e 	ble.w	800bcfc <_dtoa_r+0x864>
 800bee0:	9a04      	ldr	r2, [sp, #16]
 800bee2:	9907      	ldr	r1, [sp, #28]
 800bee4:	2331      	movs	r3, #49	; 0x31
 800bee6:	3201      	adds	r2, #1
 800bee8:	9204      	str	r2, [sp, #16]
 800beea:	700b      	strb	r3, [r1, #0]
 800beec:	1c4d      	adds	r5, r1, #1
 800beee:	e709      	b.n	800bd04 <_dtoa_r+0x86c>
 800bef0:	9a04      	ldr	r2, [sp, #16]
 800bef2:	3201      	adds	r2, #1
 800bef4:	9204      	str	r2, [sp, #16]
 800bef6:	9a07      	ldr	r2, [sp, #28]
 800bef8:	2331      	movs	r3, #49	; 0x31
 800befa:	7013      	strb	r3, [r2, #0]
 800befc:	e588      	b.n	800ba10 <_dtoa_r+0x578>
 800befe:	2301      	movs	r3, #1
 800bf00:	9309      	str	r3, [sp, #36]	; 0x24
 800bf02:	e5cd      	b.n	800baa0 <_dtoa_r+0x608>
 800bf04:	f8dd 9014 	ldr.w	r9, [sp, #20]
 800bf08:	e491      	b.n	800b82e <_dtoa_r+0x396>
 800bf0a:	f1ba 0f00 	cmp.w	sl, #0
 800bf0e:	f47f ad04 	bne.w	800b91a <_dtoa_r+0x482>
 800bf12:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800bf16:	2b00      	cmp	r3, #0
 800bf18:	f040 813f 	bne.w	800c19a <_dtoa_r+0xd02>
 800bf1c:	f02b 4700 	bic.w	r7, fp, #2147483648	; 0x80000000
 800bf20:	0d3f      	lsrs	r7, r7, #20
 800bf22:	053f      	lsls	r7, r7, #20
 800bf24:	b137      	cbz	r7, 800bf34 <_dtoa_r+0xa9c>
 800bf26:	9b05      	ldr	r3, [sp, #20]
 800bf28:	3301      	adds	r3, #1
 800bf2a:	9305      	str	r3, [sp, #20]
 800bf2c:	9b02      	ldr	r3, [sp, #8]
 800bf2e:	3301      	adds	r3, #1
 800bf30:	9302      	str	r3, [sp, #8]
 800bf32:	2701      	movs	r7, #1
 800bf34:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800bf36:	2001      	movs	r0, #1
 800bf38:	2b00      	cmp	r3, #0
 800bf3a:	f43f acf8 	beq.w	800b92e <_dtoa_r+0x496>
 800bf3e:	e4ed      	b.n	800b91c <_dtoa_r+0x484>
 800bf40:	4640      	mov	r0, r8
 800bf42:	f7f4 fe2f 	bl	8000ba4 <__aeabi_i2d>
 800bf46:	4632      	mov	r2, r6
 800bf48:	463b      	mov	r3, r7
 800bf4a:	f7f4 fe91 	bl	8000c70 <__aeabi_dmul>
 800bf4e:	2200      	movs	r2, #0
 800bf50:	4bbf      	ldr	r3, [pc, #764]	; (800c250 <_dtoa_r+0xdb8>)
 800bf52:	f7f4 fcdb 	bl	800090c <__adddf3>
 800bf56:	4604      	mov	r4, r0
 800bf58:	f1a1 7550 	sub.w	r5, r1, #54525952	; 0x3400000
 800bf5c:	4630      	mov	r0, r6
 800bf5e:	4639      	mov	r1, r7
 800bf60:	2200      	movs	r2, #0
 800bf62:	4bbc      	ldr	r3, [pc, #752]	; (800c254 <_dtoa_r+0xdbc>)
 800bf64:	f7f4 fcd0 	bl	8000908 <__aeabi_dsub>
 800bf68:	4622      	mov	r2, r4
 800bf6a:	462b      	mov	r3, r5
 800bf6c:	4606      	mov	r6, r0
 800bf6e:	460f      	mov	r7, r1
 800bf70:	f7f5 f90e 	bl	8001190 <__aeabi_dcmpgt>
 800bf74:	4680      	mov	r8, r0
 800bf76:	2800      	cmp	r0, #0
 800bf78:	f040 8105 	bne.w	800c186 <_dtoa_r+0xcee>
 800bf7c:	4622      	mov	r2, r4
 800bf7e:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
 800bf82:	4630      	mov	r0, r6
 800bf84:	4639      	mov	r1, r7
 800bf86:	f7f5 f8e5 	bl	8001154 <__aeabi_dcmplt>
 800bf8a:	b108      	cbz	r0, 800bf90 <_dtoa_r+0xaf8>
 800bf8c:	4646      	mov	r6, r8
 800bf8e:	e6b5      	b.n	800bcfc <_dtoa_r+0x864>
 800bf90:	e9dd ab0e 	ldrd	sl, fp, [sp, #56]	; 0x38
 800bf94:	f7ff bb89 	b.w	800b6aa <_dtoa_r+0x212>
 800bf98:	9807      	ldr	r0, [sp, #28]
 800bf9a:	f7ff baae 	b.w	800b4fa <_dtoa_r+0x62>
 800bf9e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800bfa0:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800bfa2:	970a      	str	r7, [sp, #40]	; 0x28
 800bfa4:	1afb      	subs	r3, r7, r3
 800bfa6:	441a      	add	r2, r3
 800bfa8:	920b      	str	r2, [sp, #44]	; 0x2c
 800bfaa:	2700      	movs	r7, #0
 800bfac:	e461      	b.n	800b872 <_dtoa_r+0x3da>
 800bfae:	e9dd ab0e 	ldrd	sl, fp, [sp, #56]	; 0x38
 800bfb2:	f04f 0802 	mov.w	r8, #2
 800bfb6:	e5bb      	b.n	800bb30 <_dtoa_r+0x698>
 800bfb8:	461c      	mov	r4, r3
 800bfba:	2100      	movs	r1, #0
 800bfbc:	f8c9 1044 	str.w	r1, [r9, #68]	; 0x44
 800bfc0:	e58a      	b.n	800bad8 <_dtoa_r+0x640>
 800bfc2:	2401      	movs	r4, #1
 800bfc4:	9421      	str	r4, [sp, #132]	; 0x84
 800bfc6:	940d      	str	r4, [sp, #52]	; 0x34
 800bfc8:	9406      	str	r4, [sp, #24]
 800bfca:	e7f6      	b.n	800bfba <_dtoa_r+0xb22>
 800bfcc:	2a00      	cmp	r2, #0
 800bfce:	46d0      	mov	r8, sl
 800bfd0:	f8cd b014 	str.w	fp, [sp, #20]
 800bfd4:	469a      	mov	sl, r3
 800bfd6:	dd11      	ble.n	800bffc <_dtoa_r+0xb64>
 800bfd8:	4621      	mov	r1, r4
 800bfda:	2201      	movs	r2, #1
 800bfdc:	4648      	mov	r0, r9
 800bfde:	f001 fafd 	bl	800d5dc <__lshift>
 800bfe2:	4641      	mov	r1, r8
 800bfe4:	4604      	mov	r4, r0
 800bfe6:	f001 fb51 	bl	800d68c <__mcmp>
 800bfea:	2800      	cmp	r0, #0
 800bfec:	f340 8149 	ble.w	800c282 <_dtoa_r+0xdea>
 800bff0:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800bff4:	f000 8106 	beq.w	800c204 <_dtoa_r+0xd6c>
 800bff8:	f105 0a31 	add.w	sl, r5, #49	; 0x31
 800bffc:	46b3      	mov	fp, r6
 800bffe:	f887 a000 	strb.w	sl, [r7]
 800c002:	1c7d      	adds	r5, r7, #1
 800c004:	9e05      	ldr	r6, [sp, #20]
 800c006:	9408      	str	r4, [sp, #32]
 800c008:	e502      	b.n	800ba10 <_dtoa_r+0x578>
 800c00a:	d104      	bne.n	800c016 <_dtoa_r+0xb7e>
 800c00c:	f01a 0f01 	tst.w	sl, #1
 800c010:	d001      	beq.n	800c016 <_dtoa_r+0xb7e>
 800c012:	e4ed      	b.n	800b9f0 <_dtoa_r+0x558>
 800c014:	4615      	mov	r5, r2
 800c016:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800c01a:	2b30      	cmp	r3, #48	; 0x30
 800c01c:	f105 32ff 	add.w	r2, r5, #4294967295
 800c020:	d0f8      	beq.n	800c014 <_dtoa_r+0xb7c>
 800c022:	e4f5      	b.n	800ba10 <_dtoa_r+0x578>
 800c024:	9b04      	ldr	r3, [sp, #16]
 800c026:	425c      	negs	r4, r3
 800c028:	2c00      	cmp	r4, #0
 800c02a:	f000 80bf 	beq.w	800c1ac <_dtoa_r+0xd14>
 800c02e:	4b8a      	ldr	r3, [pc, #552]	; (800c258 <_dtoa_r+0xdc0>)
 800c030:	f004 020f 	and.w	r2, r4, #15
 800c034:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800c038:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c03c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 800c040:	f7f4 fe16 	bl	8000c70 <__aeabi_dmul>
 800c044:	1124      	asrs	r4, r4, #4
 800c046:	4606      	mov	r6, r0
 800c048:	460f      	mov	r7, r1
 800c04a:	f000 812a 	beq.w	800c2a2 <_dtoa_r+0xe0a>
 800c04e:	4d83      	ldr	r5, [pc, #524]	; (800c25c <_dtoa_r+0xdc4>)
 800c050:	f04f 0802 	mov.w	r8, #2
 800c054:	07e2      	lsls	r2, r4, #31
 800c056:	d509      	bpl.n	800c06c <_dtoa_r+0xbd4>
 800c058:	4630      	mov	r0, r6
 800c05a:	4639      	mov	r1, r7
 800c05c:	e9d5 2300 	ldrd	r2, r3, [r5]
 800c060:	f7f4 fe06 	bl	8000c70 <__aeabi_dmul>
 800c064:	f108 0801 	add.w	r8, r8, #1
 800c068:	4606      	mov	r6, r0
 800c06a:	460f      	mov	r7, r1
 800c06c:	1064      	asrs	r4, r4, #1
 800c06e:	f105 0508 	add.w	r5, r5, #8
 800c072:	d1ef      	bne.n	800c054 <_dtoa_r+0xbbc>
 800c074:	e576      	b.n	800bb64 <_dtoa_r+0x6cc>
 800c076:	9907      	ldr	r1, [sp, #28]
 800c078:	2230      	movs	r2, #48	; 0x30
 800c07a:	700a      	strb	r2, [r1, #0]
 800c07c:	9a04      	ldr	r2, [sp, #16]
 800c07e:	f815 4c01 	ldrb.w	r4, [r5, #-1]
 800c082:	3201      	adds	r2, #1
 800c084:	9204      	str	r2, [sp, #16]
 800c086:	f7ff bbd0 	b.w	800b82a <_dtoa_r+0x392>
 800c08a:	6871      	ldr	r1, [r6, #4]
 800c08c:	4648      	mov	r0, r9
 800c08e:	f001 f8f5 	bl	800d27c <_Balloc>
 800c092:	6933      	ldr	r3, [r6, #16]
 800c094:	1c9a      	adds	r2, r3, #2
 800c096:	4605      	mov	r5, r0
 800c098:	0092      	lsls	r2, r2, #2
 800c09a:	f106 010c 	add.w	r1, r6, #12
 800c09e:	300c      	adds	r0, #12
 800c0a0:	f7f4 fac0 	bl	8000624 <memcpy>
 800c0a4:	4629      	mov	r1, r5
 800c0a6:	2201      	movs	r2, #1
 800c0a8:	4648      	mov	r0, r9
 800c0aa:	f001 fa97 	bl	800d5dc <__lshift>
 800c0ae:	9005      	str	r0, [sp, #20]
 800c0b0:	e670      	b.n	800bd94 <_dtoa_r+0x8fc>
 800c0b2:	2b39      	cmp	r3, #57	; 0x39
 800c0b4:	f8cd b014 	str.w	fp, [sp, #20]
 800c0b8:	46d0      	mov	r8, sl
 800c0ba:	f000 80a3 	beq.w	800c204 <_dtoa_r+0xd6c>
 800c0be:	f103 0a01 	add.w	sl, r3, #1
 800c0c2:	46b3      	mov	fp, r6
 800c0c4:	f887 a000 	strb.w	sl, [r7]
 800c0c8:	1c7d      	adds	r5, r7, #1
 800c0ca:	9e05      	ldr	r6, [sp, #20]
 800c0cc:	9408      	str	r4, [sp, #32]
 800c0ce:	e49f      	b.n	800ba10 <_dtoa_r+0x578>
 800c0d0:	465a      	mov	r2, fp
 800c0d2:	46d0      	mov	r8, sl
 800c0d4:	46b3      	mov	fp, r6
 800c0d6:	469a      	mov	sl, r3
 800c0d8:	4616      	mov	r6, r2
 800c0da:	e47d      	b.n	800b9d8 <_dtoa_r+0x540>
 800c0dc:	495e      	ldr	r1, [pc, #376]	; (800c258 <_dtoa_r+0xdc0>)
 800c0de:	f108 3aff 	add.w	sl, r8, #4294967295
 800c0e2:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 800c0e6:	4622      	mov	r2, r4
 800c0e8:	462b      	mov	r3, r5
 800c0ea:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c0ee:	f7f4 fdbf 	bl	8000c70 <__aeabi_dmul>
 800c0f2:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
 800c0f6:	4639      	mov	r1, r7
 800c0f8:	4630      	mov	r0, r6
 800c0fa:	f7f5 f869 	bl	80011d0 <__aeabi_d2iz>
 800c0fe:	4604      	mov	r4, r0
 800c100:	f7f4 fd50 	bl	8000ba4 <__aeabi_i2d>
 800c104:	4602      	mov	r2, r0
 800c106:	460b      	mov	r3, r1
 800c108:	4630      	mov	r0, r6
 800c10a:	4639      	mov	r1, r7
 800c10c:	f7f4 fbfc 	bl	8000908 <__aeabi_dsub>
 800c110:	9a07      	ldr	r2, [sp, #28]
 800c112:	3430      	adds	r4, #48	; 0x30
 800c114:	f1b8 0f01 	cmp.w	r8, #1
 800c118:	4606      	mov	r6, r0
 800c11a:	460f      	mov	r7, r1
 800c11c:	7014      	strb	r4, [r2, #0]
 800c11e:	f102 0501 	add.w	r5, r2, #1
 800c122:	d01e      	beq.n	800c162 <_dtoa_r+0xcca>
 800c124:	9b07      	ldr	r3, [sp, #28]
 800c126:	eb03 0b08 	add.w	fp, r3, r8
 800c12a:	46a8      	mov	r8, r5
 800c12c:	2200      	movs	r2, #0
 800c12e:	4b4c      	ldr	r3, [pc, #304]	; (800c260 <_dtoa_r+0xdc8>)
 800c130:	4630      	mov	r0, r6
 800c132:	4639      	mov	r1, r7
 800c134:	f7f4 fd9c 	bl	8000c70 <__aeabi_dmul>
 800c138:	460f      	mov	r7, r1
 800c13a:	4606      	mov	r6, r0
 800c13c:	f7f5 f848 	bl	80011d0 <__aeabi_d2iz>
 800c140:	4604      	mov	r4, r0
 800c142:	f7f4 fd2f 	bl	8000ba4 <__aeabi_i2d>
 800c146:	3430      	adds	r4, #48	; 0x30
 800c148:	4602      	mov	r2, r0
 800c14a:	460b      	mov	r3, r1
 800c14c:	4630      	mov	r0, r6
 800c14e:	4639      	mov	r1, r7
 800c150:	f7f4 fbda 	bl	8000908 <__aeabi_dsub>
 800c154:	f808 4b01 	strb.w	r4, [r8], #1
 800c158:	45c3      	cmp	fp, r8
 800c15a:	4606      	mov	r6, r0
 800c15c:	460f      	mov	r7, r1
 800c15e:	d1e5      	bne.n	800c12c <_dtoa_r+0xc94>
 800c160:	4455      	add	r5, sl
 800c162:	2200      	movs	r2, #0
 800c164:	4b3f      	ldr	r3, [pc, #252]	; (800c264 <_dtoa_r+0xdcc>)
 800c166:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
 800c16a:	f7f4 fbcf 	bl	800090c <__adddf3>
 800c16e:	4632      	mov	r2, r6
 800c170:	463b      	mov	r3, r7
 800c172:	f7f4 ffef 	bl	8001154 <__aeabi_dcmplt>
 800c176:	2800      	cmp	r0, #0
 800c178:	d04c      	beq.n	800c214 <_dtoa_r+0xd7c>
 800c17a:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800c17c:	9304      	str	r3, [sp, #16]
 800c17e:	f815 4c01 	ldrb.w	r4, [r5, #-1]
 800c182:	f7ff bb46 	b.w	800b812 <_dtoa_r+0x37a>
 800c186:	f04f 0800 	mov.w	r8, #0
 800c18a:	4646      	mov	r6, r8
 800c18c:	e6a8      	b.n	800bee0 <_dtoa_r+0xa48>
 800c18e:	9b05      	ldr	r3, [sp, #20]
 800c190:	9a06      	ldr	r2, [sp, #24]
 800c192:	1a9d      	subs	r5, r3, r2
 800c194:	2300      	movs	r3, #0
 800c196:	f7ff bb72 	b.w	800b87e <_dtoa_r+0x3e6>
 800c19a:	2700      	movs	r7, #0
 800c19c:	e6ca      	b.n	800bf34 <_dtoa_r+0xa9c>
 800c19e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800c1a0:	9f0a      	ldr	r7, [sp, #40]	; 0x28
 800c1a2:	9d05      	ldr	r5, [sp, #20]
 800c1a4:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800c1a8:	f7ff bb69 	b.w	800b87e <_dtoa_r+0x3e6>
 800c1ac:	e9dd 670e 	ldrd	r6, r7, [sp, #56]	; 0x38
 800c1b0:	f04f 0802 	mov.w	r8, #2
 800c1b4:	e4d6      	b.n	800bb64 <_dtoa_r+0x6cc>
 800c1b6:	9408      	str	r4, [sp, #32]
 800c1b8:	e5a0      	b.n	800bcfc <_dtoa_r+0x864>
 800c1ba:	9b06      	ldr	r3, [sp, #24]
 800c1bc:	2b00      	cmp	r3, #0
 800c1be:	f43f aebf 	beq.w	800bf40 <_dtoa_r+0xaa8>
 800c1c2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800c1c4:	2b00      	cmp	r3, #0
 800c1c6:	f77f aee3 	ble.w	800bf90 <_dtoa_r+0xaf8>
 800c1ca:	2200      	movs	r2, #0
 800c1cc:	4b24      	ldr	r3, [pc, #144]	; (800c260 <_dtoa_r+0xdc8>)
 800c1ce:	4630      	mov	r0, r6
 800c1d0:	4639      	mov	r1, r7
 800c1d2:	f7f4 fd4d 	bl	8000c70 <__aeabi_dmul>
 800c1d6:	4606      	mov	r6, r0
 800c1d8:	460f      	mov	r7, r1
 800c1da:	f108 0001 	add.w	r0, r8, #1
 800c1de:	f7f4 fce1 	bl	8000ba4 <__aeabi_i2d>
 800c1e2:	4632      	mov	r2, r6
 800c1e4:	463b      	mov	r3, r7
 800c1e6:	f7f4 fd43 	bl	8000c70 <__aeabi_dmul>
 800c1ea:	2200      	movs	r2, #0
 800c1ec:	4b18      	ldr	r3, [pc, #96]	; (800c250 <_dtoa_r+0xdb8>)
 800c1ee:	f7f4 fb8d 	bl	800090c <__adddf3>
 800c1f2:	9a04      	ldr	r2, [sp, #16]
 800c1f4:	f8dd 8034 	ldr.w	r8, [sp, #52]	; 0x34
 800c1f8:	3a01      	subs	r2, #1
 800c1fa:	4604      	mov	r4, r0
 800c1fc:	f1a1 7550 	sub.w	r5, r1, #54525952	; 0x3400000
 800c200:	9211      	str	r2, [sp, #68]	; 0x44
 800c202:	e4d0      	b.n	800bba6 <_dtoa_r+0x70e>
 800c204:	2239      	movs	r2, #57	; 0x39
 800c206:	46b3      	mov	fp, r6
 800c208:	9408      	str	r4, [sp, #32]
 800c20a:	9e05      	ldr	r6, [sp, #20]
 800c20c:	703a      	strb	r2, [r7, #0]
 800c20e:	1c7d      	adds	r5, r7, #1
 800c210:	f7ff bbf0 	b.w	800b9f4 <_dtoa_r+0x55c>
 800c214:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
 800c218:	2000      	movs	r0, #0
 800c21a:	4912      	ldr	r1, [pc, #72]	; (800c264 <_dtoa_r+0xdcc>)
 800c21c:	f7f4 fb74 	bl	8000908 <__aeabi_dsub>
 800c220:	4632      	mov	r2, r6
 800c222:	463b      	mov	r3, r7
 800c224:	f7f4 ffb4 	bl	8001190 <__aeabi_dcmpgt>
 800c228:	b908      	cbnz	r0, 800c22e <_dtoa_r+0xd96>
 800c22a:	e6b1      	b.n	800bf90 <_dtoa_r+0xaf8>
 800c22c:	4615      	mov	r5, r2
 800c22e:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800c232:	2b30      	cmp	r3, #48	; 0x30
 800c234:	f105 32ff 	add.w	r2, r5, #4294967295
 800c238:	d0f8      	beq.n	800c22c <_dtoa_r+0xd94>
 800c23a:	e530      	b.n	800bc9e <_dtoa_r+0x806>
 800c23c:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800c23e:	9304      	str	r3, [sp, #16]
 800c240:	f7ff bae7 	b.w	800b812 <_dtoa_r+0x37a>
 800c244:	f1ba 0f00 	cmp.w	sl, #0
 800c248:	f47f ad7a 	bne.w	800bd40 <_dtoa_r+0x8a8>
 800c24c:	e661      	b.n	800bf12 <_dtoa_r+0xa7a>
 800c24e:	bf00      	nop
 800c250:	401c0000 	.word	0x401c0000
 800c254:	40140000 	.word	0x40140000
 800c258:	0800e8e0 	.word	0x0800e8e0
 800c25c:	0800e9b8 	.word	0x0800e9b8
 800c260:	40240000 	.word	0x40240000
 800c264:	3fe00000 	.word	0x3fe00000
 800c268:	2b39      	cmp	r3, #57	; 0x39
 800c26a:	f8cd b014 	str.w	fp, [sp, #20]
 800c26e:	46d0      	mov	r8, sl
 800c270:	f8dd b008 	ldr.w	fp, [sp, #8]
 800c274:	469a      	mov	sl, r3
 800c276:	d0c5      	beq.n	800c204 <_dtoa_r+0xd6c>
 800c278:	f1bb 0f00 	cmp.w	fp, #0
 800c27c:	f73f aebc 	bgt.w	800bff8 <_dtoa_r+0xb60>
 800c280:	e6bc      	b.n	800bffc <_dtoa_r+0xb64>
 800c282:	f47f aebb 	bne.w	800bffc <_dtoa_r+0xb64>
 800c286:	f01a 0f01 	tst.w	sl, #1
 800c28a:	f43f aeb7 	beq.w	800bffc <_dtoa_r+0xb64>
 800c28e:	e6af      	b.n	800bff0 <_dtoa_r+0xb58>
 800c290:	f04f 0800 	mov.w	r8, #0
 800c294:	4646      	mov	r6, r8
 800c296:	e531      	b.n	800bcfc <_dtoa_r+0x864>
 800c298:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800c29a:	2b02      	cmp	r3, #2
 800c29c:	dc21      	bgt.n	800c2e2 <_dtoa_r+0xe4a>
 800c29e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800c2a0:	e604      	b.n	800beac <_dtoa_r+0xa14>
 800c2a2:	f04f 0802 	mov.w	r8, #2
 800c2a6:	e45d      	b.n	800bb64 <_dtoa_r+0x6cc>
 800c2a8:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800c2aa:	2b02      	cmp	r3, #2
 800c2ac:	dc19      	bgt.n	800c2e2 <_dtoa_r+0xe4a>
 800c2ae:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800c2b0:	e563      	b.n	800bd7a <_dtoa_r+0x8e2>
 800c2b2:	2400      	movs	r4, #0
 800c2b4:	f8c9 4044 	str.w	r4, [r9, #68]	; 0x44
 800c2b8:	4621      	mov	r1, r4
 800c2ba:	4648      	mov	r0, r9
 800c2bc:	f000 ffde 	bl	800d27c <_Balloc>
 800c2c0:	f04f 33ff 	mov.w	r3, #4294967295
 800c2c4:	9306      	str	r3, [sp, #24]
 800c2c6:	930d      	str	r3, [sp, #52]	; 0x34
 800c2c8:	2301      	movs	r3, #1
 800c2ca:	9007      	str	r0, [sp, #28]
 800c2cc:	9421      	str	r4, [sp, #132]	; 0x84
 800c2ce:	f8c9 0040 	str.w	r0, [r9, #64]	; 0x40
 800c2d2:	9309      	str	r3, [sp, #36]	; 0x24
 800c2d4:	f7ff b9e9 	b.w	800b6aa <_dtoa_r+0x212>
 800c2d8:	f43f ab3d 	beq.w	800b956 <_dtoa_r+0x4be>
 800c2dc:	f1c0 003c 	rsb	r0, r0, #60	; 0x3c
 800c2e0:	e522      	b.n	800bd28 <_dtoa_r+0x890>
 800c2e2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800c2e4:	9306      	str	r3, [sp, #24]
 800c2e6:	e5e9      	b.n	800bebc <_dtoa_r+0xa24>
 800c2e8:	2501      	movs	r5, #1
 800c2ea:	f7ff b9a8 	b.w	800b63e <_dtoa_r+0x1a6>
 800c2ee:	bf00      	nop

0800c2f0 <__sflush_r>:
 800c2f0:	f9b1 300c 	ldrsh.w	r3, [r1, #12]
 800c2f4:	b29a      	uxth	r2, r3
 800c2f6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c2fa:	460d      	mov	r5, r1
 800c2fc:	0711      	lsls	r1, r2, #28
 800c2fe:	4680      	mov	r8, r0
 800c300:	d43c      	bmi.n	800c37c <__sflush_r+0x8c>
 800c302:	686a      	ldr	r2, [r5, #4]
 800c304:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800c308:	2a00      	cmp	r2, #0
 800c30a:	81ab      	strh	r3, [r5, #12]
 800c30c:	dd73      	ble.n	800c3f6 <__sflush_r+0x106>
 800c30e:	6aac      	ldr	r4, [r5, #40]	; 0x28
 800c310:	2c00      	cmp	r4, #0
 800c312:	d04b      	beq.n	800c3ac <__sflush_r+0xbc>
 800c314:	b29b      	uxth	r3, r3
 800c316:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 800c31a:	2100      	movs	r1, #0
 800c31c:	b292      	uxth	r2, r2
 800c31e:	f8d8 6000 	ldr.w	r6, [r8]
 800c322:	f8c8 1000 	str.w	r1, [r8]
 800c326:	2a00      	cmp	r2, #0
 800c328:	d069      	beq.n	800c3fe <__sflush_r+0x10e>
 800c32a:	6d2a      	ldr	r2, [r5, #80]	; 0x50
 800c32c:	075f      	lsls	r7, r3, #29
 800c32e:	d505      	bpl.n	800c33c <__sflush_r+0x4c>
 800c330:	6869      	ldr	r1, [r5, #4]
 800c332:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 800c334:	1a52      	subs	r2, r2, r1
 800c336:	b10b      	cbz	r3, 800c33c <__sflush_r+0x4c>
 800c338:	6beb      	ldr	r3, [r5, #60]	; 0x3c
 800c33a:	1ad2      	subs	r2, r2, r3
 800c33c:	2300      	movs	r3, #0
 800c33e:	69e9      	ldr	r1, [r5, #28]
 800c340:	4640      	mov	r0, r8
 800c342:	47a0      	blx	r4
 800c344:	1c44      	adds	r4, r0, #1
 800c346:	d03c      	beq.n	800c3c2 <__sflush_r+0xd2>
 800c348:	f9b5 300c 	ldrsh.w	r3, [r5, #12]
 800c34c:	692a      	ldr	r2, [r5, #16]
 800c34e:	602a      	str	r2, [r5, #0]
 800c350:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800c354:	2200      	movs	r2, #0
 800c356:	81ab      	strh	r3, [r5, #12]
 800c358:	04db      	lsls	r3, r3, #19
 800c35a:	606a      	str	r2, [r5, #4]
 800c35c:	d449      	bmi.n	800c3f2 <__sflush_r+0x102>
 800c35e:	6b29      	ldr	r1, [r5, #48]	; 0x30
 800c360:	f8c8 6000 	str.w	r6, [r8]
 800c364:	b311      	cbz	r1, 800c3ac <__sflush_r+0xbc>
 800c366:	f105 0340 	add.w	r3, r5, #64	; 0x40
 800c36a:	4299      	cmp	r1, r3
 800c36c:	d002      	beq.n	800c374 <__sflush_r+0x84>
 800c36e:	4640      	mov	r0, r8
 800c370:	f000 f94e 	bl	800c610 <_free_r>
 800c374:	2000      	movs	r0, #0
 800c376:	6328      	str	r0, [r5, #48]	; 0x30
 800c378:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c37c:	692e      	ldr	r6, [r5, #16]
 800c37e:	b1ae      	cbz	r6, 800c3ac <__sflush_r+0xbc>
 800c380:	682c      	ldr	r4, [r5, #0]
 800c382:	602e      	str	r6, [r5, #0]
 800c384:	0790      	lsls	r0, r2, #30
 800c386:	bf0c      	ite	eq
 800c388:	696b      	ldreq	r3, [r5, #20]
 800c38a:	2300      	movne	r3, #0
 800c38c:	1ba4      	subs	r4, r4, r6
 800c38e:	60ab      	str	r3, [r5, #8]
 800c390:	e00a      	b.n	800c3a8 <__sflush_r+0xb8>
 800c392:	4623      	mov	r3, r4
 800c394:	4632      	mov	r2, r6
 800c396:	6a6f      	ldr	r7, [r5, #36]	; 0x24
 800c398:	69e9      	ldr	r1, [r5, #28]
 800c39a:	4640      	mov	r0, r8
 800c39c:	47b8      	blx	r7
 800c39e:	2800      	cmp	r0, #0
 800c3a0:	eba4 0400 	sub.w	r4, r4, r0
 800c3a4:	4406      	add	r6, r0
 800c3a6:	dd04      	ble.n	800c3b2 <__sflush_r+0xc2>
 800c3a8:	2c00      	cmp	r4, #0
 800c3aa:	dcf2      	bgt.n	800c392 <__sflush_r+0xa2>
 800c3ac:	2000      	movs	r0, #0
 800c3ae:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c3b2:	89ab      	ldrh	r3, [r5, #12]
 800c3b4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c3b8:	81ab      	strh	r3, [r5, #12]
 800c3ba:	f04f 30ff 	mov.w	r0, #4294967295
 800c3be:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c3c2:	f8d8 2000 	ldr.w	r2, [r8]
 800c3c6:	2a1d      	cmp	r2, #29
 800c3c8:	d8f3      	bhi.n	800c3b2 <__sflush_r+0xc2>
 800c3ca:	4b1a      	ldr	r3, [pc, #104]	; (800c434 <__sflush_r+0x144>)
 800c3cc:	40d3      	lsrs	r3, r2
 800c3ce:	f003 0301 	and.w	r3, r3, #1
 800c3d2:	f083 0401 	eor.w	r4, r3, #1
 800c3d6:	2b00      	cmp	r3, #0
 800c3d8:	d0eb      	beq.n	800c3b2 <__sflush_r+0xc2>
 800c3da:	f9b5 300c 	ldrsh.w	r3, [r5, #12]
 800c3de:	6929      	ldr	r1, [r5, #16]
 800c3e0:	6029      	str	r1, [r5, #0]
 800c3e2:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800c3e6:	04d9      	lsls	r1, r3, #19
 800c3e8:	606c      	str	r4, [r5, #4]
 800c3ea:	81ab      	strh	r3, [r5, #12]
 800c3ec:	d5b7      	bpl.n	800c35e <__sflush_r+0x6e>
 800c3ee:	2a00      	cmp	r2, #0
 800c3f0:	d1b5      	bne.n	800c35e <__sflush_r+0x6e>
 800c3f2:	6528      	str	r0, [r5, #80]	; 0x50
 800c3f4:	e7b3      	b.n	800c35e <__sflush_r+0x6e>
 800c3f6:	6bea      	ldr	r2, [r5, #60]	; 0x3c
 800c3f8:	2a00      	cmp	r2, #0
 800c3fa:	dc88      	bgt.n	800c30e <__sflush_r+0x1e>
 800c3fc:	e7d6      	b.n	800c3ac <__sflush_r+0xbc>
 800c3fe:	2301      	movs	r3, #1
 800c400:	69e9      	ldr	r1, [r5, #28]
 800c402:	4640      	mov	r0, r8
 800c404:	47a0      	blx	r4
 800c406:	1c43      	adds	r3, r0, #1
 800c408:	4602      	mov	r2, r0
 800c40a:	d002      	beq.n	800c412 <__sflush_r+0x122>
 800c40c:	89ab      	ldrh	r3, [r5, #12]
 800c40e:	6aac      	ldr	r4, [r5, #40]	; 0x28
 800c410:	e78c      	b.n	800c32c <__sflush_r+0x3c>
 800c412:	f8d8 3000 	ldr.w	r3, [r8]
 800c416:	2b00      	cmp	r3, #0
 800c418:	d0f8      	beq.n	800c40c <__sflush_r+0x11c>
 800c41a:	2b1d      	cmp	r3, #29
 800c41c:	d001      	beq.n	800c422 <__sflush_r+0x132>
 800c41e:	2b16      	cmp	r3, #22
 800c420:	d102      	bne.n	800c428 <__sflush_r+0x138>
 800c422:	f8c8 6000 	str.w	r6, [r8]
 800c426:	e7c1      	b.n	800c3ac <__sflush_r+0xbc>
 800c428:	89ab      	ldrh	r3, [r5, #12]
 800c42a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c42e:	81ab      	strh	r3, [r5, #12]
 800c430:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c434:	20400001 	.word	0x20400001

0800c438 <_fflush_r>:
 800c438:	b510      	push	{r4, lr}
 800c43a:	4604      	mov	r4, r0
 800c43c:	b082      	sub	sp, #8
 800c43e:	b108      	cbz	r0, 800c444 <_fflush_r+0xc>
 800c440:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800c442:	b153      	cbz	r3, 800c45a <_fflush_r+0x22>
 800c444:	f9b1 000c 	ldrsh.w	r0, [r1, #12]
 800c448:	b908      	cbnz	r0, 800c44e <_fflush_r+0x16>
 800c44a:	b002      	add	sp, #8
 800c44c:	bd10      	pop	{r4, pc}
 800c44e:	4620      	mov	r0, r4
 800c450:	b002      	add	sp, #8
 800c452:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c456:	f7ff bf4b 	b.w	800c2f0 <__sflush_r>
 800c45a:	9101      	str	r1, [sp, #4]
 800c45c:	f000 f880 	bl	800c560 <__sinit>
 800c460:	9901      	ldr	r1, [sp, #4]
 800c462:	e7ef      	b.n	800c444 <_fflush_r+0xc>

0800c464 <_cleanup_r>:
 800c464:	4901      	ldr	r1, [pc, #4]	; (800c46c <_cleanup_r+0x8>)
 800c466:	f000 bb3d 	b.w	800cae4 <_fwalk_reent>
 800c46a:	bf00      	nop
 800c46c:	0800df61 	.word	0x0800df61

0800c470 <__sinit.part.1>:
 800c470:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c474:	4b35      	ldr	r3, [pc, #212]	; (800c54c <__sinit.part.1+0xdc>)
 800c476:	6845      	ldr	r5, [r0, #4]
 800c478:	63c3      	str	r3, [r0, #60]	; 0x3c
 800c47a:	2400      	movs	r4, #0
 800c47c:	4607      	mov	r7, r0
 800c47e:	f500 723b 	add.w	r2, r0, #748	; 0x2ec
 800c482:	2304      	movs	r3, #4
 800c484:	2103      	movs	r1, #3
 800c486:	f8c0 12e4 	str.w	r1, [r0, #740]	; 0x2e4
 800c48a:	f8c0 22e8 	str.w	r2, [r0, #744]	; 0x2e8
 800c48e:	f8c0 42e0 	str.w	r4, [r0, #736]	; 0x2e0
 800c492:	b083      	sub	sp, #12
 800c494:	602c      	str	r4, [r5, #0]
 800c496:	606c      	str	r4, [r5, #4]
 800c498:	60ac      	str	r4, [r5, #8]
 800c49a:	666c      	str	r4, [r5, #100]	; 0x64
 800c49c:	81ec      	strh	r4, [r5, #14]
 800c49e:	612c      	str	r4, [r5, #16]
 800c4a0:	616c      	str	r4, [r5, #20]
 800c4a2:	61ac      	str	r4, [r5, #24]
 800c4a4:	81ab      	strh	r3, [r5, #12]
 800c4a6:	4621      	mov	r1, r4
 800c4a8:	f105 005c 	add.w	r0, r5, #92	; 0x5c
 800c4ac:	2208      	movs	r2, #8
 800c4ae:	f7fb ff27 	bl	8008300 <memset>
 800c4b2:	68be      	ldr	r6, [r7, #8]
 800c4b4:	f8df b098 	ldr.w	fp, [pc, #152]	; 800c550 <__sinit.part.1+0xe0>
 800c4b8:	f8df a098 	ldr.w	sl, [pc, #152]	; 800c554 <__sinit.part.1+0xe4>
 800c4bc:	f8df 9098 	ldr.w	r9, [pc, #152]	; 800c558 <__sinit.part.1+0xe8>
 800c4c0:	f8df 8098 	ldr.w	r8, [pc, #152]	; 800c55c <__sinit.part.1+0xec>
 800c4c4:	f8c5 b020 	str.w	fp, [r5, #32]
 800c4c8:	2301      	movs	r3, #1
 800c4ca:	2209      	movs	r2, #9
 800c4cc:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
 800c4d0:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
 800c4d4:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
 800c4d8:	61ed      	str	r5, [r5, #28]
 800c4da:	4621      	mov	r1, r4
 800c4dc:	81f3      	strh	r3, [r6, #14]
 800c4de:	81b2      	strh	r2, [r6, #12]
 800c4e0:	f106 005c 	add.w	r0, r6, #92	; 0x5c
 800c4e4:	6034      	str	r4, [r6, #0]
 800c4e6:	6074      	str	r4, [r6, #4]
 800c4e8:	60b4      	str	r4, [r6, #8]
 800c4ea:	6674      	str	r4, [r6, #100]	; 0x64
 800c4ec:	6134      	str	r4, [r6, #16]
 800c4ee:	6174      	str	r4, [r6, #20]
 800c4f0:	61b4      	str	r4, [r6, #24]
 800c4f2:	2208      	movs	r2, #8
 800c4f4:	9301      	str	r3, [sp, #4]
 800c4f6:	f7fb ff03 	bl	8008300 <memset>
 800c4fa:	68fd      	ldr	r5, [r7, #12]
 800c4fc:	61f6      	str	r6, [r6, #28]
 800c4fe:	2012      	movs	r0, #18
 800c500:	2202      	movs	r2, #2
 800c502:	f8c6 b020 	str.w	fp, [r6, #32]
 800c506:	f8c6 a024 	str.w	sl, [r6, #36]	; 0x24
 800c50a:	f8c6 9028 	str.w	r9, [r6, #40]	; 0x28
 800c50e:	f8c6 802c 	str.w	r8, [r6, #44]	; 0x2c
 800c512:	4621      	mov	r1, r4
 800c514:	81a8      	strh	r0, [r5, #12]
 800c516:	81ea      	strh	r2, [r5, #14]
 800c518:	602c      	str	r4, [r5, #0]
 800c51a:	606c      	str	r4, [r5, #4]
 800c51c:	60ac      	str	r4, [r5, #8]
 800c51e:	666c      	str	r4, [r5, #100]	; 0x64
 800c520:	612c      	str	r4, [r5, #16]
 800c522:	616c      	str	r4, [r5, #20]
 800c524:	61ac      	str	r4, [r5, #24]
 800c526:	f105 005c 	add.w	r0, r5, #92	; 0x5c
 800c52a:	2208      	movs	r2, #8
 800c52c:	f7fb fee8 	bl	8008300 <memset>
 800c530:	9b01      	ldr	r3, [sp, #4]
 800c532:	61ed      	str	r5, [r5, #28]
 800c534:	f8c5 b020 	str.w	fp, [r5, #32]
 800c538:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
 800c53c:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
 800c540:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
 800c544:	63bb      	str	r3, [r7, #56]	; 0x38
 800c546:	b003      	add	sp, #12
 800c548:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c54c:	0800c465 	.word	0x0800c465
 800c550:	0800dc9d 	.word	0x0800dc9d
 800c554:	0800dcc1 	.word	0x0800dcc1
 800c558:	0800dcfd 	.word	0x0800dcfd
 800c55c:	0800dd1d 	.word	0x0800dd1d

0800c560 <__sinit>:
 800c560:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800c562:	b103      	cbz	r3, 800c566 <__sinit+0x6>
 800c564:	4770      	bx	lr
 800c566:	f7ff bf83 	b.w	800c470 <__sinit.part.1>
 800c56a:	bf00      	nop

0800c56c <__sfp_lock_acquire>:
 800c56c:	4770      	bx	lr
 800c56e:	bf00      	nop

0800c570 <__sfp_lock_release>:
 800c570:	4770      	bx	lr
 800c572:	bf00      	nop

0800c574 <_malloc_trim_r>:
 800c574:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c576:	4f23      	ldr	r7, [pc, #140]	; (800c604 <_malloc_trim_r+0x90>)
 800c578:	460c      	mov	r4, r1
 800c57a:	4606      	mov	r6, r0
 800c57c:	f000 fe7a 	bl	800d274 <__malloc_lock>
 800c580:	68bb      	ldr	r3, [r7, #8]
 800c582:	685d      	ldr	r5, [r3, #4]
 800c584:	f025 0503 	bic.w	r5, r5, #3
 800c588:	1b29      	subs	r1, r5, r4
 800c58a:	f601 71ef 	addw	r1, r1, #4079	; 0xfef
 800c58e:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
 800c592:	f021 010f 	bic.w	r1, r1, #15
 800c596:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
 800c59a:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
 800c59e:	db07      	blt.n	800c5b0 <_malloc_trim_r+0x3c>
 800c5a0:	2100      	movs	r1, #0
 800c5a2:	4630      	mov	r0, r6
 800c5a4:	f001 fb68 	bl	800dc78 <_sbrk_r>
 800c5a8:	68bb      	ldr	r3, [r7, #8]
 800c5aa:	442b      	add	r3, r5
 800c5ac:	4298      	cmp	r0, r3
 800c5ae:	d004      	beq.n	800c5ba <_malloc_trim_r+0x46>
 800c5b0:	4630      	mov	r0, r6
 800c5b2:	f000 fe61 	bl	800d278 <__malloc_unlock>
 800c5b6:	2000      	movs	r0, #0
 800c5b8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c5ba:	4261      	negs	r1, r4
 800c5bc:	4630      	mov	r0, r6
 800c5be:	f001 fb5b 	bl	800dc78 <_sbrk_r>
 800c5c2:	3001      	adds	r0, #1
 800c5c4:	d00d      	beq.n	800c5e2 <_malloc_trim_r+0x6e>
 800c5c6:	4b10      	ldr	r3, [pc, #64]	; (800c608 <_malloc_trim_r+0x94>)
 800c5c8:	68ba      	ldr	r2, [r7, #8]
 800c5ca:	6819      	ldr	r1, [r3, #0]
 800c5cc:	1b2d      	subs	r5, r5, r4
 800c5ce:	f045 0501 	orr.w	r5, r5, #1
 800c5d2:	4630      	mov	r0, r6
 800c5d4:	1b09      	subs	r1, r1, r4
 800c5d6:	6055      	str	r5, [r2, #4]
 800c5d8:	6019      	str	r1, [r3, #0]
 800c5da:	f000 fe4d 	bl	800d278 <__malloc_unlock>
 800c5de:	2001      	movs	r0, #1
 800c5e0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c5e2:	2100      	movs	r1, #0
 800c5e4:	4630      	mov	r0, r6
 800c5e6:	f001 fb47 	bl	800dc78 <_sbrk_r>
 800c5ea:	68ba      	ldr	r2, [r7, #8]
 800c5ec:	1a83      	subs	r3, r0, r2
 800c5ee:	2b0f      	cmp	r3, #15
 800c5f0:	ddde      	ble.n	800c5b0 <_malloc_trim_r+0x3c>
 800c5f2:	4c06      	ldr	r4, [pc, #24]	; (800c60c <_malloc_trim_r+0x98>)
 800c5f4:	4904      	ldr	r1, [pc, #16]	; (800c608 <_malloc_trim_r+0x94>)
 800c5f6:	6824      	ldr	r4, [r4, #0]
 800c5f8:	f043 0301 	orr.w	r3, r3, #1
 800c5fc:	1b00      	subs	r0, r0, r4
 800c5fe:	6053      	str	r3, [r2, #4]
 800c600:	6008      	str	r0, [r1, #0]
 800c602:	e7d5      	b.n	800c5b0 <_malloc_trim_r+0x3c>
 800c604:	20000464 	.word	0x20000464
 800c608:	20001ec4 	.word	0x20001ec4
 800c60c:	20000870 	.word	0x20000870

0800c610 <_free_r>:
 800c610:	2900      	cmp	r1, #0
 800c612:	d045      	beq.n	800c6a0 <_free_r+0x90>
 800c614:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c618:	460d      	mov	r5, r1
 800c61a:	4680      	mov	r8, r0
 800c61c:	f000 fe2a 	bl	800d274 <__malloc_lock>
 800c620:	f855 7c04 	ldr.w	r7, [r5, #-4]
 800c624:	496a      	ldr	r1, [pc, #424]	; (800c7d0 <_free_r+0x1c0>)
 800c626:	f027 0301 	bic.w	r3, r7, #1
 800c62a:	f1a5 0408 	sub.w	r4, r5, #8
 800c62e:	18e2      	adds	r2, r4, r3
 800c630:	688e      	ldr	r6, [r1, #8]
 800c632:	6850      	ldr	r0, [r2, #4]
 800c634:	42b2      	cmp	r2, r6
 800c636:	f020 0003 	bic.w	r0, r0, #3
 800c63a:	d062      	beq.n	800c702 <_free_r+0xf2>
 800c63c:	07fe      	lsls	r6, r7, #31
 800c63e:	6050      	str	r0, [r2, #4]
 800c640:	d40b      	bmi.n	800c65a <_free_r+0x4a>
 800c642:	f855 7c08 	ldr.w	r7, [r5, #-8]
 800c646:	1be4      	subs	r4, r4, r7
 800c648:	f101 0e08 	add.w	lr, r1, #8
 800c64c:	68a5      	ldr	r5, [r4, #8]
 800c64e:	4575      	cmp	r5, lr
 800c650:	443b      	add	r3, r7
 800c652:	d06f      	beq.n	800c734 <_free_r+0x124>
 800c654:	68e7      	ldr	r7, [r4, #12]
 800c656:	60ef      	str	r7, [r5, #12]
 800c658:	60bd      	str	r5, [r7, #8]
 800c65a:	1815      	adds	r5, r2, r0
 800c65c:	686d      	ldr	r5, [r5, #4]
 800c65e:	07ed      	lsls	r5, r5, #31
 800c660:	d542      	bpl.n	800c6e8 <_free_r+0xd8>
 800c662:	f043 0201 	orr.w	r2, r3, #1
 800c666:	6062      	str	r2, [r4, #4]
 800c668:	50e3      	str	r3, [r4, r3]
 800c66a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800c66e:	d218      	bcs.n	800c6a2 <_free_r+0x92>
 800c670:	08db      	lsrs	r3, r3, #3
 800c672:	1c5a      	adds	r2, r3, #1
 800c674:	684d      	ldr	r5, [r1, #4]
 800c676:	f851 7032 	ldr.w	r7, [r1, r2, lsl #3]
 800c67a:	60a7      	str	r7, [r4, #8]
 800c67c:	2001      	movs	r0, #1
 800c67e:	109b      	asrs	r3, r3, #2
 800c680:	fa00 f303 	lsl.w	r3, r0, r3
 800c684:	eb01 00c2 	add.w	r0, r1, r2, lsl #3
 800c688:	431d      	orrs	r5, r3
 800c68a:	3808      	subs	r0, #8
 800c68c:	60e0      	str	r0, [r4, #12]
 800c68e:	604d      	str	r5, [r1, #4]
 800c690:	f841 4032 	str.w	r4, [r1, r2, lsl #3]
 800c694:	60fc      	str	r4, [r7, #12]
 800c696:	4640      	mov	r0, r8
 800c698:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800c69c:	f000 bdec 	b.w	800d278 <__malloc_unlock>
 800c6a0:	4770      	bx	lr
 800c6a2:	0a5a      	lsrs	r2, r3, #9
 800c6a4:	2a04      	cmp	r2, #4
 800c6a6:	d853      	bhi.n	800c750 <_free_r+0x140>
 800c6a8:	099a      	lsrs	r2, r3, #6
 800c6aa:	f102 0739 	add.w	r7, r2, #57	; 0x39
 800c6ae:	007f      	lsls	r7, r7, #1
 800c6b0:	f102 0538 	add.w	r5, r2, #56	; 0x38
 800c6b4:	eb01 0087 	add.w	r0, r1, r7, lsl #2
 800c6b8:	f851 2027 	ldr.w	r2, [r1, r7, lsl #2]
 800c6bc:	4944      	ldr	r1, [pc, #272]	; (800c7d0 <_free_r+0x1c0>)
 800c6be:	3808      	subs	r0, #8
 800c6c0:	4290      	cmp	r0, r2
 800c6c2:	d04d      	beq.n	800c760 <_free_r+0x150>
 800c6c4:	6851      	ldr	r1, [r2, #4]
 800c6c6:	f021 0103 	bic.w	r1, r1, #3
 800c6ca:	428b      	cmp	r3, r1
 800c6cc:	d202      	bcs.n	800c6d4 <_free_r+0xc4>
 800c6ce:	6892      	ldr	r2, [r2, #8]
 800c6d0:	4290      	cmp	r0, r2
 800c6d2:	d1f7      	bne.n	800c6c4 <_free_r+0xb4>
 800c6d4:	68d0      	ldr	r0, [r2, #12]
 800c6d6:	60e0      	str	r0, [r4, #12]
 800c6d8:	60a2      	str	r2, [r4, #8]
 800c6da:	6084      	str	r4, [r0, #8]
 800c6dc:	60d4      	str	r4, [r2, #12]
 800c6de:	4640      	mov	r0, r8
 800c6e0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800c6e4:	f000 bdc8 	b.w	800d278 <__malloc_unlock>
 800c6e8:	6895      	ldr	r5, [r2, #8]
 800c6ea:	4f3a      	ldr	r7, [pc, #232]	; (800c7d4 <_free_r+0x1c4>)
 800c6ec:	42bd      	cmp	r5, r7
 800c6ee:	4403      	add	r3, r0
 800c6f0:	d03f      	beq.n	800c772 <_free_r+0x162>
 800c6f2:	68d0      	ldr	r0, [r2, #12]
 800c6f4:	60e8      	str	r0, [r5, #12]
 800c6f6:	f043 0201 	orr.w	r2, r3, #1
 800c6fa:	6085      	str	r5, [r0, #8]
 800c6fc:	6062      	str	r2, [r4, #4]
 800c6fe:	50e3      	str	r3, [r4, r3]
 800c700:	e7b3      	b.n	800c66a <_free_r+0x5a>
 800c702:	07ff      	lsls	r7, r7, #31
 800c704:	4403      	add	r3, r0
 800c706:	d407      	bmi.n	800c718 <_free_r+0x108>
 800c708:	f855 2c08 	ldr.w	r2, [r5, #-8]
 800c70c:	1aa4      	subs	r4, r4, r2
 800c70e:	4413      	add	r3, r2
 800c710:	68a0      	ldr	r0, [r4, #8]
 800c712:	68e2      	ldr	r2, [r4, #12]
 800c714:	60c2      	str	r2, [r0, #12]
 800c716:	6090      	str	r0, [r2, #8]
 800c718:	4a2f      	ldr	r2, [pc, #188]	; (800c7d8 <_free_r+0x1c8>)
 800c71a:	6812      	ldr	r2, [r2, #0]
 800c71c:	f043 0001 	orr.w	r0, r3, #1
 800c720:	4293      	cmp	r3, r2
 800c722:	6060      	str	r0, [r4, #4]
 800c724:	608c      	str	r4, [r1, #8]
 800c726:	d3b6      	bcc.n	800c696 <_free_r+0x86>
 800c728:	4b2c      	ldr	r3, [pc, #176]	; (800c7dc <_free_r+0x1cc>)
 800c72a:	4640      	mov	r0, r8
 800c72c:	6819      	ldr	r1, [r3, #0]
 800c72e:	f7ff ff21 	bl	800c574 <_malloc_trim_r>
 800c732:	e7b0      	b.n	800c696 <_free_r+0x86>
 800c734:	1811      	adds	r1, r2, r0
 800c736:	6849      	ldr	r1, [r1, #4]
 800c738:	07c9      	lsls	r1, r1, #31
 800c73a:	d444      	bmi.n	800c7c6 <_free_r+0x1b6>
 800c73c:	6891      	ldr	r1, [r2, #8]
 800c73e:	68d2      	ldr	r2, [r2, #12]
 800c740:	60ca      	str	r2, [r1, #12]
 800c742:	4403      	add	r3, r0
 800c744:	f043 0001 	orr.w	r0, r3, #1
 800c748:	6091      	str	r1, [r2, #8]
 800c74a:	6060      	str	r0, [r4, #4]
 800c74c:	50e3      	str	r3, [r4, r3]
 800c74e:	e7a2      	b.n	800c696 <_free_r+0x86>
 800c750:	2a14      	cmp	r2, #20
 800c752:	d817      	bhi.n	800c784 <_free_r+0x174>
 800c754:	f102 075c 	add.w	r7, r2, #92	; 0x5c
 800c758:	007f      	lsls	r7, r7, #1
 800c75a:	f102 055b 	add.w	r5, r2, #91	; 0x5b
 800c75e:	e7a9      	b.n	800c6b4 <_free_r+0xa4>
 800c760:	10aa      	asrs	r2, r5, #2
 800c762:	684b      	ldr	r3, [r1, #4]
 800c764:	2501      	movs	r5, #1
 800c766:	fa05 f202 	lsl.w	r2, r5, r2
 800c76a:	4313      	orrs	r3, r2
 800c76c:	604b      	str	r3, [r1, #4]
 800c76e:	4602      	mov	r2, r0
 800c770:	e7b1      	b.n	800c6d6 <_free_r+0xc6>
 800c772:	f043 0201 	orr.w	r2, r3, #1
 800c776:	614c      	str	r4, [r1, #20]
 800c778:	610c      	str	r4, [r1, #16]
 800c77a:	60e5      	str	r5, [r4, #12]
 800c77c:	60a5      	str	r5, [r4, #8]
 800c77e:	6062      	str	r2, [r4, #4]
 800c780:	50e3      	str	r3, [r4, r3]
 800c782:	e788      	b.n	800c696 <_free_r+0x86>
 800c784:	2a54      	cmp	r2, #84	; 0x54
 800c786:	d806      	bhi.n	800c796 <_free_r+0x186>
 800c788:	0b1a      	lsrs	r2, r3, #12
 800c78a:	f102 076f 	add.w	r7, r2, #111	; 0x6f
 800c78e:	007f      	lsls	r7, r7, #1
 800c790:	f102 056e 	add.w	r5, r2, #110	; 0x6e
 800c794:	e78e      	b.n	800c6b4 <_free_r+0xa4>
 800c796:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 800c79a:	d806      	bhi.n	800c7aa <_free_r+0x19a>
 800c79c:	0bda      	lsrs	r2, r3, #15
 800c79e:	f102 0778 	add.w	r7, r2, #120	; 0x78
 800c7a2:	007f      	lsls	r7, r7, #1
 800c7a4:	f102 0577 	add.w	r5, r2, #119	; 0x77
 800c7a8:	e784      	b.n	800c6b4 <_free_r+0xa4>
 800c7aa:	f240 5054 	movw	r0, #1364	; 0x554
 800c7ae:	4282      	cmp	r2, r0
 800c7b0:	d806      	bhi.n	800c7c0 <_free_r+0x1b0>
 800c7b2:	0c9a      	lsrs	r2, r3, #18
 800c7b4:	f102 077d 	add.w	r7, r2, #125	; 0x7d
 800c7b8:	007f      	lsls	r7, r7, #1
 800c7ba:	f102 057c 	add.w	r5, r2, #124	; 0x7c
 800c7be:	e779      	b.n	800c6b4 <_free_r+0xa4>
 800c7c0:	27fe      	movs	r7, #254	; 0xfe
 800c7c2:	257e      	movs	r5, #126	; 0x7e
 800c7c4:	e776      	b.n	800c6b4 <_free_r+0xa4>
 800c7c6:	f043 0201 	orr.w	r2, r3, #1
 800c7ca:	6062      	str	r2, [r4, #4]
 800c7cc:	50e3      	str	r3, [r4, r3]
 800c7ce:	e762      	b.n	800c696 <_free_r+0x86>
 800c7d0:	20000464 	.word	0x20000464
 800c7d4:	2000046c 	.word	0x2000046c
 800c7d8:	2000086c 	.word	0x2000086c
 800c7dc:	20001ec0 	.word	0x20001ec0

0800c7e0 <__sfvwrite_r>:
 800c7e0:	6893      	ldr	r3, [r2, #8]
 800c7e2:	2b00      	cmp	r3, #0
 800c7e4:	d076      	beq.n	800c8d4 <__sfvwrite_r+0xf4>
 800c7e6:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c7ea:	898b      	ldrh	r3, [r1, #12]
 800c7ec:	b085      	sub	sp, #20
 800c7ee:	460c      	mov	r4, r1
 800c7f0:	0719      	lsls	r1, r3, #28
 800c7f2:	9001      	str	r0, [sp, #4]
 800c7f4:	4616      	mov	r6, r2
 800c7f6:	d529      	bpl.n	800c84c <__sfvwrite_r+0x6c>
 800c7f8:	6922      	ldr	r2, [r4, #16]
 800c7fa:	b33a      	cbz	r2, 800c84c <__sfvwrite_r+0x6c>
 800c7fc:	f003 0802 	and.w	r8, r3, #2
 800c800:	fa1f f088 	uxth.w	r0, r8
 800c804:	6835      	ldr	r5, [r6, #0]
 800c806:	2800      	cmp	r0, #0
 800c808:	d02f      	beq.n	800c86a <__sfvwrite_r+0x8a>
 800c80a:	f04f 0900 	mov.w	r9, #0
 800c80e:	4fb4      	ldr	r7, [pc, #720]	; (800cae0 <__sfvwrite_r+0x300>)
 800c810:	46c8      	mov	r8, r9
 800c812:	46b2      	mov	sl, r6
 800c814:	45b8      	cmp	r8, r7
 800c816:	4643      	mov	r3, r8
 800c818:	464a      	mov	r2, r9
 800c81a:	bf28      	it	cs
 800c81c:	463b      	movcs	r3, r7
 800c81e:	9801      	ldr	r0, [sp, #4]
 800c820:	f1b8 0f00 	cmp.w	r8, #0
 800c824:	d050      	beq.n	800c8c8 <__sfvwrite_r+0xe8>
 800c826:	69e1      	ldr	r1, [r4, #28]
 800c828:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800c82a:	47b0      	blx	r6
 800c82c:	2800      	cmp	r0, #0
 800c82e:	dd71      	ble.n	800c914 <__sfvwrite_r+0x134>
 800c830:	f8da 3008 	ldr.w	r3, [sl, #8]
 800c834:	1a1b      	subs	r3, r3, r0
 800c836:	4481      	add	r9, r0
 800c838:	ebc0 0808 	rsb	r8, r0, r8
 800c83c:	f8ca 3008 	str.w	r3, [sl, #8]
 800c840:	2b00      	cmp	r3, #0
 800c842:	d1e7      	bne.n	800c814 <__sfvwrite_r+0x34>
 800c844:	2000      	movs	r0, #0
 800c846:	b005      	add	sp, #20
 800c848:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c84c:	4621      	mov	r1, r4
 800c84e:	9801      	ldr	r0, [sp, #4]
 800c850:	f7fe fd28 	bl	800b2a4 <__swsetup_r>
 800c854:	2800      	cmp	r0, #0
 800c856:	f040 813a 	bne.w	800cace <__sfvwrite_r+0x2ee>
 800c85a:	89a3      	ldrh	r3, [r4, #12]
 800c85c:	6835      	ldr	r5, [r6, #0]
 800c85e:	f003 0802 	and.w	r8, r3, #2
 800c862:	fa1f f088 	uxth.w	r0, r8
 800c866:	2800      	cmp	r0, #0
 800c868:	d1cf      	bne.n	800c80a <__sfvwrite_r+0x2a>
 800c86a:	f013 0901 	ands.w	r9, r3, #1
 800c86e:	d15b      	bne.n	800c928 <__sfvwrite_r+0x148>
 800c870:	464f      	mov	r7, r9
 800c872:	9602      	str	r6, [sp, #8]
 800c874:	b31f      	cbz	r7, 800c8be <__sfvwrite_r+0xde>
 800c876:	059a      	lsls	r2, r3, #22
 800c878:	f8d4 8008 	ldr.w	r8, [r4, #8]
 800c87c:	d52c      	bpl.n	800c8d8 <__sfvwrite_r+0xf8>
 800c87e:	4547      	cmp	r7, r8
 800c880:	46c2      	mov	sl, r8
 800c882:	f0c0 80a4 	bcc.w	800c9ce <__sfvwrite_r+0x1ee>
 800c886:	f413 6f90 	tst.w	r3, #1152	; 0x480
 800c88a:	f040 80b1 	bne.w	800c9f0 <__sfvwrite_r+0x210>
 800c88e:	6820      	ldr	r0, [r4, #0]
 800c890:	4652      	mov	r2, sl
 800c892:	4649      	mov	r1, r9
 800c894:	f000 fc8a 	bl	800d1ac <memmove>
 800c898:	68a0      	ldr	r0, [r4, #8]
 800c89a:	6823      	ldr	r3, [r4, #0]
 800c89c:	ebc8 0000 	rsb	r0, r8, r0
 800c8a0:	4453      	add	r3, sl
 800c8a2:	60a0      	str	r0, [r4, #8]
 800c8a4:	6023      	str	r3, [r4, #0]
 800c8a6:	4638      	mov	r0, r7
 800c8a8:	9a02      	ldr	r2, [sp, #8]
 800c8aa:	6893      	ldr	r3, [r2, #8]
 800c8ac:	1a1b      	subs	r3, r3, r0
 800c8ae:	4481      	add	r9, r0
 800c8b0:	1a3f      	subs	r7, r7, r0
 800c8b2:	6093      	str	r3, [r2, #8]
 800c8b4:	2b00      	cmp	r3, #0
 800c8b6:	d0c5      	beq.n	800c844 <__sfvwrite_r+0x64>
 800c8b8:	89a3      	ldrh	r3, [r4, #12]
 800c8ba:	2f00      	cmp	r7, #0
 800c8bc:	d1db      	bne.n	800c876 <__sfvwrite_r+0x96>
 800c8be:	f8d5 9000 	ldr.w	r9, [r5]
 800c8c2:	686f      	ldr	r7, [r5, #4]
 800c8c4:	3508      	adds	r5, #8
 800c8c6:	e7d5      	b.n	800c874 <__sfvwrite_r+0x94>
 800c8c8:	f8d5 9000 	ldr.w	r9, [r5]
 800c8cc:	f8d5 8004 	ldr.w	r8, [r5, #4]
 800c8d0:	3508      	adds	r5, #8
 800c8d2:	e79f      	b.n	800c814 <__sfvwrite_r+0x34>
 800c8d4:	2000      	movs	r0, #0
 800c8d6:	4770      	bx	lr
 800c8d8:	6820      	ldr	r0, [r4, #0]
 800c8da:	6923      	ldr	r3, [r4, #16]
 800c8dc:	4298      	cmp	r0, r3
 800c8de:	d803      	bhi.n	800c8e8 <__sfvwrite_r+0x108>
 800c8e0:	6961      	ldr	r1, [r4, #20]
 800c8e2:	428f      	cmp	r7, r1
 800c8e4:	f080 80b7 	bcs.w	800ca56 <__sfvwrite_r+0x276>
 800c8e8:	45b8      	cmp	r8, r7
 800c8ea:	bf28      	it	cs
 800c8ec:	46b8      	movcs	r8, r7
 800c8ee:	4642      	mov	r2, r8
 800c8f0:	4649      	mov	r1, r9
 800c8f2:	f000 fc5b 	bl	800d1ac <memmove>
 800c8f6:	68a3      	ldr	r3, [r4, #8]
 800c8f8:	6822      	ldr	r2, [r4, #0]
 800c8fa:	ebc8 0303 	rsb	r3, r8, r3
 800c8fe:	4442      	add	r2, r8
 800c900:	60a3      	str	r3, [r4, #8]
 800c902:	6022      	str	r2, [r4, #0]
 800c904:	2b00      	cmp	r3, #0
 800c906:	d149      	bne.n	800c99c <__sfvwrite_r+0x1bc>
 800c908:	4621      	mov	r1, r4
 800c90a:	9801      	ldr	r0, [sp, #4]
 800c90c:	f7ff fd94 	bl	800c438 <_fflush_r>
 800c910:	2800      	cmp	r0, #0
 800c912:	d043      	beq.n	800c99c <__sfvwrite_r+0x1bc>
 800c914:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c918:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c91c:	f04f 30ff 	mov.w	r0, #4294967295
 800c920:	81a3      	strh	r3, [r4, #12]
 800c922:	b005      	add	sp, #20
 800c924:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c928:	4680      	mov	r8, r0
 800c92a:	9002      	str	r0, [sp, #8]
 800c92c:	4682      	mov	sl, r0
 800c92e:	4681      	mov	r9, r0
 800c930:	f1b9 0f00 	cmp.w	r9, #0
 800c934:	d02a      	beq.n	800c98c <__sfvwrite_r+0x1ac>
 800c936:	9b02      	ldr	r3, [sp, #8]
 800c938:	2b00      	cmp	r3, #0
 800c93a:	d04c      	beq.n	800c9d6 <__sfvwrite_r+0x1f6>
 800c93c:	6820      	ldr	r0, [r4, #0]
 800c93e:	6923      	ldr	r3, [r4, #16]
 800c940:	6962      	ldr	r2, [r4, #20]
 800c942:	45c8      	cmp	r8, r9
 800c944:	46c3      	mov	fp, r8
 800c946:	bf28      	it	cs
 800c948:	46cb      	movcs	fp, r9
 800c94a:	4298      	cmp	r0, r3
 800c94c:	465f      	mov	r7, fp
 800c94e:	d904      	bls.n	800c95a <__sfvwrite_r+0x17a>
 800c950:	68a3      	ldr	r3, [r4, #8]
 800c952:	4413      	add	r3, r2
 800c954:	459b      	cmp	fp, r3
 800c956:	f300 8090 	bgt.w	800ca7a <__sfvwrite_r+0x29a>
 800c95a:	4593      	cmp	fp, r2
 800c95c:	db20      	blt.n	800c9a0 <__sfvwrite_r+0x1c0>
 800c95e:	4613      	mov	r3, r2
 800c960:	6a67      	ldr	r7, [r4, #36]	; 0x24
 800c962:	69e1      	ldr	r1, [r4, #28]
 800c964:	9801      	ldr	r0, [sp, #4]
 800c966:	4652      	mov	r2, sl
 800c968:	47b8      	blx	r7
 800c96a:	1e07      	subs	r7, r0, #0
 800c96c:	ddd2      	ble.n	800c914 <__sfvwrite_r+0x134>
 800c96e:	ebb8 0807 	subs.w	r8, r8, r7
 800c972:	d023      	beq.n	800c9bc <__sfvwrite_r+0x1dc>
 800c974:	68b3      	ldr	r3, [r6, #8]
 800c976:	1bdb      	subs	r3, r3, r7
 800c978:	44ba      	add	sl, r7
 800c97a:	ebc7 0909 	rsb	r9, r7, r9
 800c97e:	60b3      	str	r3, [r6, #8]
 800c980:	2b00      	cmp	r3, #0
 800c982:	f43f af5f 	beq.w	800c844 <__sfvwrite_r+0x64>
 800c986:	f1b9 0f00 	cmp.w	r9, #0
 800c98a:	d1d4      	bne.n	800c936 <__sfvwrite_r+0x156>
 800c98c:	2300      	movs	r3, #0
 800c98e:	f8d5 a000 	ldr.w	sl, [r5]
 800c992:	f8d5 9004 	ldr.w	r9, [r5, #4]
 800c996:	9302      	str	r3, [sp, #8]
 800c998:	3508      	adds	r5, #8
 800c99a:	e7c9      	b.n	800c930 <__sfvwrite_r+0x150>
 800c99c:	4640      	mov	r0, r8
 800c99e:	e783      	b.n	800c8a8 <__sfvwrite_r+0xc8>
 800c9a0:	465a      	mov	r2, fp
 800c9a2:	4651      	mov	r1, sl
 800c9a4:	f000 fc02 	bl	800d1ac <memmove>
 800c9a8:	68a2      	ldr	r2, [r4, #8]
 800c9aa:	6823      	ldr	r3, [r4, #0]
 800c9ac:	ebcb 0202 	rsb	r2, fp, r2
 800c9b0:	445b      	add	r3, fp
 800c9b2:	ebb8 0807 	subs.w	r8, r8, r7
 800c9b6:	60a2      	str	r2, [r4, #8]
 800c9b8:	6023      	str	r3, [r4, #0]
 800c9ba:	d1db      	bne.n	800c974 <__sfvwrite_r+0x194>
 800c9bc:	4621      	mov	r1, r4
 800c9be:	9801      	ldr	r0, [sp, #4]
 800c9c0:	f7ff fd3a 	bl	800c438 <_fflush_r>
 800c9c4:	2800      	cmp	r0, #0
 800c9c6:	d1a5      	bne.n	800c914 <__sfvwrite_r+0x134>
 800c9c8:	f8cd 8008 	str.w	r8, [sp, #8]
 800c9cc:	e7d2      	b.n	800c974 <__sfvwrite_r+0x194>
 800c9ce:	6820      	ldr	r0, [r4, #0]
 800c9d0:	46b8      	mov	r8, r7
 800c9d2:	46ba      	mov	sl, r7
 800c9d4:	e75c      	b.n	800c890 <__sfvwrite_r+0xb0>
 800c9d6:	464a      	mov	r2, r9
 800c9d8:	210a      	movs	r1, #10
 800c9da:	4650      	mov	r0, sl
 800c9dc:	f7f3 ff40 	bl	8000860 <memchr>
 800c9e0:	2800      	cmp	r0, #0
 800c9e2:	d06f      	beq.n	800cac4 <__sfvwrite_r+0x2e4>
 800c9e4:	3001      	adds	r0, #1
 800c9e6:	2301      	movs	r3, #1
 800c9e8:	ebca 0800 	rsb	r8, sl, r0
 800c9ec:	9302      	str	r3, [sp, #8]
 800c9ee:	e7a5      	b.n	800c93c <__sfvwrite_r+0x15c>
 800c9f0:	6962      	ldr	r2, [r4, #20]
 800c9f2:	6820      	ldr	r0, [r4, #0]
 800c9f4:	6921      	ldr	r1, [r4, #16]
 800c9f6:	eb02 0842 	add.w	r8, r2, r2, lsl #1
 800c9fa:	ebc1 0a00 	rsb	sl, r1, r0
 800c9fe:	eb08 78d8 	add.w	r8, r8, r8, lsr #31
 800ca02:	f10a 0001 	add.w	r0, sl, #1
 800ca06:	ea4f 0868 	mov.w	r8, r8, asr #1
 800ca0a:	4438      	add	r0, r7
 800ca0c:	4540      	cmp	r0, r8
 800ca0e:	4642      	mov	r2, r8
 800ca10:	bf84      	itt	hi
 800ca12:	4680      	movhi	r8, r0
 800ca14:	4642      	movhi	r2, r8
 800ca16:	055b      	lsls	r3, r3, #21
 800ca18:	d542      	bpl.n	800caa0 <__sfvwrite_r+0x2c0>
 800ca1a:	4611      	mov	r1, r2
 800ca1c:	9801      	ldr	r0, [sp, #4]
 800ca1e:	f000 f90d 	bl	800cc3c <_malloc_r>
 800ca22:	4683      	mov	fp, r0
 800ca24:	2800      	cmp	r0, #0
 800ca26:	d055      	beq.n	800cad4 <__sfvwrite_r+0x2f4>
 800ca28:	4652      	mov	r2, sl
 800ca2a:	6921      	ldr	r1, [r4, #16]
 800ca2c:	f7f3 fdfa 	bl	8000624 <memcpy>
 800ca30:	89a3      	ldrh	r3, [r4, #12]
 800ca32:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800ca36:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ca3a:	81a3      	strh	r3, [r4, #12]
 800ca3c:	ebca 0308 	rsb	r3, sl, r8
 800ca40:	eb0b 000a 	add.w	r0, fp, sl
 800ca44:	f8c4 8014 	str.w	r8, [r4, #20]
 800ca48:	f8c4 b010 	str.w	fp, [r4, #16]
 800ca4c:	6020      	str	r0, [r4, #0]
 800ca4e:	60a3      	str	r3, [r4, #8]
 800ca50:	46b8      	mov	r8, r7
 800ca52:	46ba      	mov	sl, r7
 800ca54:	e71c      	b.n	800c890 <__sfvwrite_r+0xb0>
 800ca56:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 800ca5a:	42bb      	cmp	r3, r7
 800ca5c:	bf28      	it	cs
 800ca5e:	463b      	movcs	r3, r7
 800ca60:	464a      	mov	r2, r9
 800ca62:	fb93 f3f1 	sdiv	r3, r3, r1
 800ca66:	9801      	ldr	r0, [sp, #4]
 800ca68:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800ca6a:	fb01 f303 	mul.w	r3, r1, r3
 800ca6e:	69e1      	ldr	r1, [r4, #28]
 800ca70:	47b0      	blx	r6
 800ca72:	2800      	cmp	r0, #0
 800ca74:	f73f af18 	bgt.w	800c8a8 <__sfvwrite_r+0xc8>
 800ca78:	e74c      	b.n	800c914 <__sfvwrite_r+0x134>
 800ca7a:	461a      	mov	r2, r3
 800ca7c:	4651      	mov	r1, sl
 800ca7e:	9303      	str	r3, [sp, #12]
 800ca80:	f000 fb94 	bl	800d1ac <memmove>
 800ca84:	6822      	ldr	r2, [r4, #0]
 800ca86:	9b03      	ldr	r3, [sp, #12]
 800ca88:	9801      	ldr	r0, [sp, #4]
 800ca8a:	441a      	add	r2, r3
 800ca8c:	6022      	str	r2, [r4, #0]
 800ca8e:	4621      	mov	r1, r4
 800ca90:	f7ff fcd2 	bl	800c438 <_fflush_r>
 800ca94:	9b03      	ldr	r3, [sp, #12]
 800ca96:	2800      	cmp	r0, #0
 800ca98:	f47f af3c 	bne.w	800c914 <__sfvwrite_r+0x134>
 800ca9c:	461f      	mov	r7, r3
 800ca9e:	e766      	b.n	800c96e <__sfvwrite_r+0x18e>
 800caa0:	9801      	ldr	r0, [sp, #4]
 800caa2:	f000 fef9 	bl	800d898 <_realloc_r>
 800caa6:	4683      	mov	fp, r0
 800caa8:	2800      	cmp	r0, #0
 800caaa:	d1c7      	bne.n	800ca3c <__sfvwrite_r+0x25c>
 800caac:	9d01      	ldr	r5, [sp, #4]
 800caae:	6921      	ldr	r1, [r4, #16]
 800cab0:	4628      	mov	r0, r5
 800cab2:	f7ff fdad 	bl	800c610 <_free_r>
 800cab6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800caba:	220c      	movs	r2, #12
 800cabc:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800cac0:	602a      	str	r2, [r5, #0]
 800cac2:	e729      	b.n	800c918 <__sfvwrite_r+0x138>
 800cac4:	2301      	movs	r3, #1
 800cac6:	f109 0801 	add.w	r8, r9, #1
 800caca:	9302      	str	r3, [sp, #8]
 800cacc:	e736      	b.n	800c93c <__sfvwrite_r+0x15c>
 800cace:	f04f 30ff 	mov.w	r0, #4294967295
 800cad2:	e6b8      	b.n	800c846 <__sfvwrite_r+0x66>
 800cad4:	9a01      	ldr	r2, [sp, #4]
 800cad6:	230c      	movs	r3, #12
 800cad8:	6013      	str	r3, [r2, #0]
 800cada:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800cade:	e71b      	b.n	800c918 <__sfvwrite_r+0x138>
 800cae0:	7ffffc00 	.word	0x7ffffc00

0800cae4 <_fwalk_reent>:
 800cae4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800cae8:	f510 7738 	adds.w	r7, r0, #736	; 0x2e0
 800caec:	d01f      	beq.n	800cb2e <_fwalk_reent+0x4a>
 800caee:	4688      	mov	r8, r1
 800caf0:	4606      	mov	r6, r0
 800caf2:	f04f 0900 	mov.w	r9, #0
 800caf6:	687d      	ldr	r5, [r7, #4]
 800caf8:	68bc      	ldr	r4, [r7, #8]
 800cafa:	3d01      	subs	r5, #1
 800cafc:	d411      	bmi.n	800cb22 <_fwalk_reent+0x3e>
 800cafe:	89a3      	ldrh	r3, [r4, #12]
 800cb00:	2b01      	cmp	r3, #1
 800cb02:	f105 35ff 	add.w	r5, r5, #4294967295
 800cb06:	d908      	bls.n	800cb1a <_fwalk_reent+0x36>
 800cb08:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
 800cb0c:	3301      	adds	r3, #1
 800cb0e:	4621      	mov	r1, r4
 800cb10:	4630      	mov	r0, r6
 800cb12:	d002      	beq.n	800cb1a <_fwalk_reent+0x36>
 800cb14:	47c0      	blx	r8
 800cb16:	ea49 0900 	orr.w	r9, r9, r0
 800cb1a:	1c6b      	adds	r3, r5, #1
 800cb1c:	f104 0468 	add.w	r4, r4, #104	; 0x68
 800cb20:	d1ed      	bne.n	800cafe <_fwalk_reent+0x1a>
 800cb22:	683f      	ldr	r7, [r7, #0]
 800cb24:	2f00      	cmp	r7, #0
 800cb26:	d1e6      	bne.n	800caf6 <_fwalk_reent+0x12>
 800cb28:	4648      	mov	r0, r9
 800cb2a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800cb2e:	46b9      	mov	r9, r7
 800cb30:	4648      	mov	r0, r9
 800cb32:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800cb36:	bf00      	nop

0800cb38 <_localeconv_r>:
 800cb38:	4a04      	ldr	r2, [pc, #16]	; (800cb4c <_localeconv_r+0x14>)
 800cb3a:	4b05      	ldr	r3, [pc, #20]	; (800cb50 <_localeconv_r+0x18>)
 800cb3c:	6812      	ldr	r2, [r2, #0]
 800cb3e:	6b50      	ldr	r0, [r2, #52]	; 0x34
 800cb40:	2800      	cmp	r0, #0
 800cb42:	bf08      	it	eq
 800cb44:	4618      	moveq	r0, r3
 800cb46:	30f0      	adds	r0, #240	; 0xf0
 800cb48:	4770      	bx	lr
 800cb4a:	bf00      	nop
 800cb4c:	20000460 	.word	0x20000460
 800cb50:	20000874 	.word	0x20000874

0800cb54 <__swhatbuf_r>:
 800cb54:	b570      	push	{r4, r5, r6, lr}
 800cb56:	460d      	mov	r5, r1
 800cb58:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800cb5c:	2900      	cmp	r1, #0
 800cb5e:	b090      	sub	sp, #64	; 0x40
 800cb60:	4614      	mov	r4, r2
 800cb62:	461e      	mov	r6, r3
 800cb64:	db14      	blt.n	800cb90 <__swhatbuf_r+0x3c>
 800cb66:	aa01      	add	r2, sp, #4
 800cb68:	f001 fa9a 	bl	800e0a0 <_fstat_r>
 800cb6c:	2800      	cmp	r0, #0
 800cb6e:	db0f      	blt.n	800cb90 <__swhatbuf_r+0x3c>
 800cb70:	9a02      	ldr	r2, [sp, #8]
 800cb72:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800cb76:	f5a2 5200 	sub.w	r2, r2, #8192	; 0x2000
 800cb7a:	fab2 f282 	clz	r2, r2
 800cb7e:	0952      	lsrs	r2, r2, #5
 800cb80:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800cb84:	f44f 6000 	mov.w	r0, #2048	; 0x800
 800cb88:	6032      	str	r2, [r6, #0]
 800cb8a:	6023      	str	r3, [r4, #0]
 800cb8c:	b010      	add	sp, #64	; 0x40
 800cb8e:	bd70      	pop	{r4, r5, r6, pc}
 800cb90:	89a8      	ldrh	r0, [r5, #12]
 800cb92:	f000 0080 	and.w	r0, r0, #128	; 0x80
 800cb96:	b282      	uxth	r2, r0
 800cb98:	2000      	movs	r0, #0
 800cb9a:	6030      	str	r0, [r6, #0]
 800cb9c:	b11a      	cbz	r2, 800cba6 <__swhatbuf_r+0x52>
 800cb9e:	2340      	movs	r3, #64	; 0x40
 800cba0:	6023      	str	r3, [r4, #0]
 800cba2:	b010      	add	sp, #64	; 0x40
 800cba4:	bd70      	pop	{r4, r5, r6, pc}
 800cba6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800cbaa:	4610      	mov	r0, r2
 800cbac:	6023      	str	r3, [r4, #0]
 800cbae:	b010      	add	sp, #64	; 0x40
 800cbb0:	bd70      	pop	{r4, r5, r6, pc}
 800cbb2:	bf00      	nop

0800cbb4 <__smakebuf_r>:
 800cbb4:	898a      	ldrh	r2, [r1, #12]
 800cbb6:	0792      	lsls	r2, r2, #30
 800cbb8:	460b      	mov	r3, r1
 800cbba:	d506      	bpl.n	800cbca <__smakebuf_r+0x16>
 800cbbc:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800cbc0:	2101      	movs	r1, #1
 800cbc2:	601a      	str	r2, [r3, #0]
 800cbc4:	611a      	str	r2, [r3, #16]
 800cbc6:	6159      	str	r1, [r3, #20]
 800cbc8:	4770      	bx	lr
 800cbca:	b5f0      	push	{r4, r5, r6, r7, lr}
 800cbcc:	b083      	sub	sp, #12
 800cbce:	ab01      	add	r3, sp, #4
 800cbd0:	466a      	mov	r2, sp
 800cbd2:	460c      	mov	r4, r1
 800cbd4:	4605      	mov	r5, r0
 800cbd6:	f7ff ffbd 	bl	800cb54 <__swhatbuf_r>
 800cbda:	9900      	ldr	r1, [sp, #0]
 800cbdc:	4606      	mov	r6, r0
 800cbde:	4628      	mov	r0, r5
 800cbe0:	f000 f82c 	bl	800cc3c <_malloc_r>
 800cbe4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800cbe8:	b1d0      	cbz	r0, 800cc20 <__smakebuf_r+0x6c>
 800cbea:	9a01      	ldr	r2, [sp, #4]
 800cbec:	4f12      	ldr	r7, [pc, #72]	; (800cc38 <__smakebuf_r+0x84>)
 800cbee:	9900      	ldr	r1, [sp, #0]
 800cbf0:	63ef      	str	r7, [r5, #60]	; 0x3c
 800cbf2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800cbf6:	81a3      	strh	r3, [r4, #12]
 800cbf8:	6020      	str	r0, [r4, #0]
 800cbfa:	6120      	str	r0, [r4, #16]
 800cbfc:	6161      	str	r1, [r4, #20]
 800cbfe:	b91a      	cbnz	r2, 800cc08 <__smakebuf_r+0x54>
 800cc00:	4333      	orrs	r3, r6
 800cc02:	81a3      	strh	r3, [r4, #12]
 800cc04:	b003      	add	sp, #12
 800cc06:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800cc08:	4628      	mov	r0, r5
 800cc0a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800cc0e:	f001 fa5b 	bl	800e0c8 <_isatty_r>
 800cc12:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800cc16:	2800      	cmp	r0, #0
 800cc18:	d0f2      	beq.n	800cc00 <__smakebuf_r+0x4c>
 800cc1a:	f043 0301 	orr.w	r3, r3, #1
 800cc1e:	e7ef      	b.n	800cc00 <__smakebuf_r+0x4c>
 800cc20:	059a      	lsls	r2, r3, #22
 800cc22:	d4ef      	bmi.n	800cc04 <__smakebuf_r+0x50>
 800cc24:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800cc28:	f043 0302 	orr.w	r3, r3, #2
 800cc2c:	2101      	movs	r1, #1
 800cc2e:	81a3      	strh	r3, [r4, #12]
 800cc30:	6022      	str	r2, [r4, #0]
 800cc32:	6122      	str	r2, [r4, #16]
 800cc34:	6161      	str	r1, [r4, #20]
 800cc36:	e7e5      	b.n	800cc04 <__smakebuf_r+0x50>
 800cc38:	0800c465 	.word	0x0800c465

0800cc3c <_malloc_r>:
 800cc3c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cc40:	f101 050b 	add.w	r5, r1, #11
 800cc44:	2d16      	cmp	r5, #22
 800cc46:	b083      	sub	sp, #12
 800cc48:	4606      	mov	r6, r0
 800cc4a:	f240 809f 	bls.w	800cd8c <_malloc_r+0x150>
 800cc4e:	f035 0507 	bics.w	r5, r5, #7
 800cc52:	f100 80bf 	bmi.w	800cdd4 <_malloc_r+0x198>
 800cc56:	42a9      	cmp	r1, r5
 800cc58:	f200 80bc 	bhi.w	800cdd4 <_malloc_r+0x198>
 800cc5c:	f000 fb0a 	bl	800d274 <__malloc_lock>
 800cc60:	f5b5 7ffc 	cmp.w	r5, #504	; 0x1f8
 800cc64:	f0c0 829c 	bcc.w	800d1a0 <_malloc_r+0x564>
 800cc68:	0a6b      	lsrs	r3, r5, #9
 800cc6a:	f000 80ba 	beq.w	800cde2 <_malloc_r+0x1a6>
 800cc6e:	2b04      	cmp	r3, #4
 800cc70:	f200 8183 	bhi.w	800cf7a <_malloc_r+0x33e>
 800cc74:	09a8      	lsrs	r0, r5, #6
 800cc76:	f100 0e39 	add.w	lr, r0, #57	; 0x39
 800cc7a:	ea4f 034e 	mov.w	r3, lr, lsl #1
 800cc7e:	3038      	adds	r0, #56	; 0x38
 800cc80:	4fc4      	ldr	r7, [pc, #784]	; (800cf94 <_malloc_r+0x358>)
 800cc82:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 800cc86:	f1a3 0108 	sub.w	r1, r3, #8
 800cc8a:	685c      	ldr	r4, [r3, #4]
 800cc8c:	42a1      	cmp	r1, r4
 800cc8e:	d107      	bne.n	800cca0 <_malloc_r+0x64>
 800cc90:	e0ac      	b.n	800cdec <_malloc_r+0x1b0>
 800cc92:	2a00      	cmp	r2, #0
 800cc94:	f280 80ac 	bge.w	800cdf0 <_malloc_r+0x1b4>
 800cc98:	68e4      	ldr	r4, [r4, #12]
 800cc9a:	42a1      	cmp	r1, r4
 800cc9c:	f000 80a6 	beq.w	800cdec <_malloc_r+0x1b0>
 800cca0:	6863      	ldr	r3, [r4, #4]
 800cca2:	f023 0303 	bic.w	r3, r3, #3
 800cca6:	1b5a      	subs	r2, r3, r5
 800cca8:	2a0f      	cmp	r2, #15
 800ccaa:	ddf2      	ble.n	800cc92 <_malloc_r+0x56>
 800ccac:	49b9      	ldr	r1, [pc, #740]	; (800cf94 <_malloc_r+0x358>)
 800ccae:	693c      	ldr	r4, [r7, #16]
 800ccb0:	f101 0e08 	add.w	lr, r1, #8
 800ccb4:	4574      	cmp	r4, lr
 800ccb6:	f000 81b3 	beq.w	800d020 <_malloc_r+0x3e4>
 800ccba:	6863      	ldr	r3, [r4, #4]
 800ccbc:	f023 0303 	bic.w	r3, r3, #3
 800ccc0:	1b5a      	subs	r2, r3, r5
 800ccc2:	2a0f      	cmp	r2, #15
 800ccc4:	f300 8199 	bgt.w	800cffa <_malloc_r+0x3be>
 800ccc8:	2a00      	cmp	r2, #0
 800ccca:	f8c1 e014 	str.w	lr, [r1, #20]
 800ccce:	f8c1 e010 	str.w	lr, [r1, #16]
 800ccd2:	f280 809e 	bge.w	800ce12 <_malloc_r+0x1d6>
 800ccd6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800ccda:	f080 8167 	bcs.w	800cfac <_malloc_r+0x370>
 800ccde:	08db      	lsrs	r3, r3, #3
 800cce0:	f103 0c01 	add.w	ip, r3, #1
 800cce4:	2201      	movs	r2, #1
 800cce6:	109b      	asrs	r3, r3, #2
 800cce8:	fa02 f303 	lsl.w	r3, r2, r3
 800ccec:	684a      	ldr	r2, [r1, #4]
 800ccee:	f851 803c 	ldr.w	r8, [r1, ip, lsl #3]
 800ccf2:	f8c4 8008 	str.w	r8, [r4, #8]
 800ccf6:	eb01 09cc 	add.w	r9, r1, ip, lsl #3
 800ccfa:	431a      	orrs	r2, r3
 800ccfc:	f1a9 0308 	sub.w	r3, r9, #8
 800cd00:	60e3      	str	r3, [r4, #12]
 800cd02:	604a      	str	r2, [r1, #4]
 800cd04:	f841 403c 	str.w	r4, [r1, ip, lsl #3]
 800cd08:	f8c8 400c 	str.w	r4, [r8, #12]
 800cd0c:	1083      	asrs	r3, r0, #2
 800cd0e:	2401      	movs	r4, #1
 800cd10:	409c      	lsls	r4, r3
 800cd12:	4294      	cmp	r4, r2
 800cd14:	f200 808a 	bhi.w	800ce2c <_malloc_r+0x1f0>
 800cd18:	4214      	tst	r4, r2
 800cd1a:	d106      	bne.n	800cd2a <_malloc_r+0xee>
 800cd1c:	f020 0003 	bic.w	r0, r0, #3
 800cd20:	0064      	lsls	r4, r4, #1
 800cd22:	4214      	tst	r4, r2
 800cd24:	f100 0004 	add.w	r0, r0, #4
 800cd28:	d0fa      	beq.n	800cd20 <_malloc_r+0xe4>
 800cd2a:	eb07 09c0 	add.w	r9, r7, r0, lsl #3
 800cd2e:	46cc      	mov	ip, r9
 800cd30:	4680      	mov	r8, r0
 800cd32:	f8dc 100c 	ldr.w	r1, [ip, #12]
 800cd36:	458c      	cmp	ip, r1
 800cd38:	d107      	bne.n	800cd4a <_malloc_r+0x10e>
 800cd3a:	e173      	b.n	800d024 <_malloc_r+0x3e8>
 800cd3c:	2a00      	cmp	r2, #0
 800cd3e:	f280 8181 	bge.w	800d044 <_malloc_r+0x408>
 800cd42:	68c9      	ldr	r1, [r1, #12]
 800cd44:	458c      	cmp	ip, r1
 800cd46:	f000 816d 	beq.w	800d024 <_malloc_r+0x3e8>
 800cd4a:	684b      	ldr	r3, [r1, #4]
 800cd4c:	f023 0303 	bic.w	r3, r3, #3
 800cd50:	1b5a      	subs	r2, r3, r5
 800cd52:	2a0f      	cmp	r2, #15
 800cd54:	ddf2      	ble.n	800cd3c <_malloc_r+0x100>
 800cd56:	460c      	mov	r4, r1
 800cd58:	f8d1 c00c 	ldr.w	ip, [r1, #12]
 800cd5c:	f854 8f08 	ldr.w	r8, [r4, #8]!
 800cd60:	194b      	adds	r3, r1, r5
 800cd62:	f045 0501 	orr.w	r5, r5, #1
 800cd66:	604d      	str	r5, [r1, #4]
 800cd68:	f042 0101 	orr.w	r1, r2, #1
 800cd6c:	f8c8 c00c 	str.w	ip, [r8, #12]
 800cd70:	4630      	mov	r0, r6
 800cd72:	f8cc 8008 	str.w	r8, [ip, #8]
 800cd76:	617b      	str	r3, [r7, #20]
 800cd78:	613b      	str	r3, [r7, #16]
 800cd7a:	f8c3 e00c 	str.w	lr, [r3, #12]
 800cd7e:	f8c3 e008 	str.w	lr, [r3, #8]
 800cd82:	6059      	str	r1, [r3, #4]
 800cd84:	509a      	str	r2, [r3, r2]
 800cd86:	f000 fa77 	bl	800d278 <__malloc_unlock>
 800cd8a:	e01f      	b.n	800cdcc <_malloc_r+0x190>
 800cd8c:	2910      	cmp	r1, #16
 800cd8e:	d821      	bhi.n	800cdd4 <_malloc_r+0x198>
 800cd90:	f000 fa70 	bl	800d274 <__malloc_lock>
 800cd94:	2510      	movs	r5, #16
 800cd96:	2306      	movs	r3, #6
 800cd98:	2002      	movs	r0, #2
 800cd9a:	4f7e      	ldr	r7, [pc, #504]	; (800cf94 <_malloc_r+0x358>)
 800cd9c:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 800cda0:	f1a3 0208 	sub.w	r2, r3, #8
 800cda4:	685c      	ldr	r4, [r3, #4]
 800cda6:	4294      	cmp	r4, r2
 800cda8:	f000 8145 	beq.w	800d036 <_malloc_r+0x3fa>
 800cdac:	6863      	ldr	r3, [r4, #4]
 800cdae:	68e1      	ldr	r1, [r4, #12]
 800cdb0:	68a5      	ldr	r5, [r4, #8]
 800cdb2:	f023 0303 	bic.w	r3, r3, #3
 800cdb6:	4423      	add	r3, r4
 800cdb8:	4630      	mov	r0, r6
 800cdba:	685a      	ldr	r2, [r3, #4]
 800cdbc:	60e9      	str	r1, [r5, #12]
 800cdbe:	f042 0201 	orr.w	r2, r2, #1
 800cdc2:	608d      	str	r5, [r1, #8]
 800cdc4:	605a      	str	r2, [r3, #4]
 800cdc6:	f000 fa57 	bl	800d278 <__malloc_unlock>
 800cdca:	3408      	adds	r4, #8
 800cdcc:	4620      	mov	r0, r4
 800cdce:	b003      	add	sp, #12
 800cdd0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cdd4:	2400      	movs	r4, #0
 800cdd6:	230c      	movs	r3, #12
 800cdd8:	4620      	mov	r0, r4
 800cdda:	6033      	str	r3, [r6, #0]
 800cddc:	b003      	add	sp, #12
 800cdde:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cde2:	2380      	movs	r3, #128	; 0x80
 800cde4:	f04f 0e40 	mov.w	lr, #64	; 0x40
 800cde8:	203f      	movs	r0, #63	; 0x3f
 800cdea:	e749      	b.n	800cc80 <_malloc_r+0x44>
 800cdec:	4670      	mov	r0, lr
 800cdee:	e75d      	b.n	800ccac <_malloc_r+0x70>
 800cdf0:	4423      	add	r3, r4
 800cdf2:	68e1      	ldr	r1, [r4, #12]
 800cdf4:	685a      	ldr	r2, [r3, #4]
 800cdf6:	68a5      	ldr	r5, [r4, #8]
 800cdf8:	f042 0201 	orr.w	r2, r2, #1
 800cdfc:	60e9      	str	r1, [r5, #12]
 800cdfe:	4630      	mov	r0, r6
 800ce00:	608d      	str	r5, [r1, #8]
 800ce02:	605a      	str	r2, [r3, #4]
 800ce04:	f000 fa38 	bl	800d278 <__malloc_unlock>
 800ce08:	3408      	adds	r4, #8
 800ce0a:	4620      	mov	r0, r4
 800ce0c:	b003      	add	sp, #12
 800ce0e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ce12:	4423      	add	r3, r4
 800ce14:	4630      	mov	r0, r6
 800ce16:	685a      	ldr	r2, [r3, #4]
 800ce18:	f042 0201 	orr.w	r2, r2, #1
 800ce1c:	605a      	str	r2, [r3, #4]
 800ce1e:	f000 fa2b 	bl	800d278 <__malloc_unlock>
 800ce22:	3408      	adds	r4, #8
 800ce24:	4620      	mov	r0, r4
 800ce26:	b003      	add	sp, #12
 800ce28:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ce2c:	68bc      	ldr	r4, [r7, #8]
 800ce2e:	6863      	ldr	r3, [r4, #4]
 800ce30:	f023 0803 	bic.w	r8, r3, #3
 800ce34:	45a8      	cmp	r8, r5
 800ce36:	d304      	bcc.n	800ce42 <_malloc_r+0x206>
 800ce38:	ebc5 0308 	rsb	r3, r5, r8
 800ce3c:	2b0f      	cmp	r3, #15
 800ce3e:	f300 808c 	bgt.w	800cf5a <_malloc_r+0x31e>
 800ce42:	4b55      	ldr	r3, [pc, #340]	; (800cf98 <_malloc_r+0x35c>)
 800ce44:	f8df 9160 	ldr.w	r9, [pc, #352]	; 800cfa8 <_malloc_r+0x36c>
 800ce48:	681a      	ldr	r2, [r3, #0]
 800ce4a:	f8d9 3000 	ldr.w	r3, [r9]
 800ce4e:	3301      	adds	r3, #1
 800ce50:	442a      	add	r2, r5
 800ce52:	eb04 0a08 	add.w	sl, r4, r8
 800ce56:	f000 8160 	beq.w	800d11a <_malloc_r+0x4de>
 800ce5a:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 800ce5e:	320f      	adds	r2, #15
 800ce60:	f422 627f 	bic.w	r2, r2, #4080	; 0xff0
 800ce64:	f022 020f 	bic.w	r2, r2, #15
 800ce68:	4611      	mov	r1, r2
 800ce6a:	4630      	mov	r0, r6
 800ce6c:	9201      	str	r2, [sp, #4]
 800ce6e:	f000 ff03 	bl	800dc78 <_sbrk_r>
 800ce72:	f1b0 3fff 	cmp.w	r0, #4294967295
 800ce76:	4683      	mov	fp, r0
 800ce78:	9a01      	ldr	r2, [sp, #4]
 800ce7a:	f000 8158 	beq.w	800d12e <_malloc_r+0x4f2>
 800ce7e:	4582      	cmp	sl, r0
 800ce80:	f200 80fc 	bhi.w	800d07c <_malloc_r+0x440>
 800ce84:	4b45      	ldr	r3, [pc, #276]	; (800cf9c <_malloc_r+0x360>)
 800ce86:	6819      	ldr	r1, [r3, #0]
 800ce88:	45da      	cmp	sl, fp
 800ce8a:	4411      	add	r1, r2
 800ce8c:	6019      	str	r1, [r3, #0]
 800ce8e:	f000 8153 	beq.w	800d138 <_malloc_r+0x4fc>
 800ce92:	f8d9 0000 	ldr.w	r0, [r9]
 800ce96:	f8df e110 	ldr.w	lr, [pc, #272]	; 800cfa8 <_malloc_r+0x36c>
 800ce9a:	3001      	adds	r0, #1
 800ce9c:	bf1b      	ittet	ne
 800ce9e:	ebca 0a0b 	rsbne	sl, sl, fp
 800cea2:	4451      	addne	r1, sl
 800cea4:	f8ce b000 	streq.w	fp, [lr]
 800cea8:	6019      	strne	r1, [r3, #0]
 800ceaa:	f01b 0107 	ands.w	r1, fp, #7
 800ceae:	f000 8117 	beq.w	800d0e0 <_malloc_r+0x4a4>
 800ceb2:	f1c1 0008 	rsb	r0, r1, #8
 800ceb6:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
 800ceba:	4483      	add	fp, r0
 800cebc:	3108      	adds	r1, #8
 800cebe:	445a      	add	r2, fp
 800cec0:	f3c2 020b 	ubfx	r2, r2, #0, #12
 800cec4:	ebc2 0901 	rsb	r9, r2, r1
 800cec8:	4649      	mov	r1, r9
 800ceca:	4630      	mov	r0, r6
 800cecc:	9301      	str	r3, [sp, #4]
 800cece:	f000 fed3 	bl	800dc78 <_sbrk_r>
 800ced2:	1c43      	adds	r3, r0, #1
 800ced4:	9b01      	ldr	r3, [sp, #4]
 800ced6:	f000 813f 	beq.w	800d158 <_malloc_r+0x51c>
 800ceda:	ebcb 0200 	rsb	r2, fp, r0
 800cede:	444a      	add	r2, r9
 800cee0:	f042 0201 	orr.w	r2, r2, #1
 800cee4:	6819      	ldr	r1, [r3, #0]
 800cee6:	f8c7 b008 	str.w	fp, [r7, #8]
 800ceea:	4449      	add	r1, r9
 800ceec:	42bc      	cmp	r4, r7
 800ceee:	f8cb 2004 	str.w	r2, [fp, #4]
 800cef2:	6019      	str	r1, [r3, #0]
 800cef4:	f8df 90a4 	ldr.w	r9, [pc, #164]	; 800cf9c <_malloc_r+0x360>
 800cef8:	d016      	beq.n	800cf28 <_malloc_r+0x2ec>
 800cefa:	f1b8 0f0f 	cmp.w	r8, #15
 800cefe:	f240 80fd 	bls.w	800d0fc <_malloc_r+0x4c0>
 800cf02:	6862      	ldr	r2, [r4, #4]
 800cf04:	f1a8 030c 	sub.w	r3, r8, #12
 800cf08:	f023 0307 	bic.w	r3, r3, #7
 800cf0c:	18e0      	adds	r0, r4, r3
 800cf0e:	f002 0201 	and.w	r2, r2, #1
 800cf12:	f04f 0e05 	mov.w	lr, #5
 800cf16:	431a      	orrs	r2, r3
 800cf18:	2b0f      	cmp	r3, #15
 800cf1a:	6062      	str	r2, [r4, #4]
 800cf1c:	f8c0 e004 	str.w	lr, [r0, #4]
 800cf20:	f8c0 e008 	str.w	lr, [r0, #8]
 800cf24:	f200 811c 	bhi.w	800d160 <_malloc_r+0x524>
 800cf28:	4b1d      	ldr	r3, [pc, #116]	; (800cfa0 <_malloc_r+0x364>)
 800cf2a:	68bc      	ldr	r4, [r7, #8]
 800cf2c:	681a      	ldr	r2, [r3, #0]
 800cf2e:	4291      	cmp	r1, r2
 800cf30:	bf88      	it	hi
 800cf32:	6019      	strhi	r1, [r3, #0]
 800cf34:	4b1b      	ldr	r3, [pc, #108]	; (800cfa4 <_malloc_r+0x368>)
 800cf36:	681a      	ldr	r2, [r3, #0]
 800cf38:	4291      	cmp	r1, r2
 800cf3a:	6862      	ldr	r2, [r4, #4]
 800cf3c:	bf88      	it	hi
 800cf3e:	6019      	strhi	r1, [r3, #0]
 800cf40:	f022 0203 	bic.w	r2, r2, #3
 800cf44:	4295      	cmp	r5, r2
 800cf46:	eba2 0305 	sub.w	r3, r2, r5
 800cf4a:	d801      	bhi.n	800cf50 <_malloc_r+0x314>
 800cf4c:	2b0f      	cmp	r3, #15
 800cf4e:	dc04      	bgt.n	800cf5a <_malloc_r+0x31e>
 800cf50:	4630      	mov	r0, r6
 800cf52:	f000 f991 	bl	800d278 <__malloc_unlock>
 800cf56:	2400      	movs	r4, #0
 800cf58:	e738      	b.n	800cdcc <_malloc_r+0x190>
 800cf5a:	1962      	adds	r2, r4, r5
 800cf5c:	f043 0301 	orr.w	r3, r3, #1
 800cf60:	f045 0501 	orr.w	r5, r5, #1
 800cf64:	6065      	str	r5, [r4, #4]
 800cf66:	4630      	mov	r0, r6
 800cf68:	60ba      	str	r2, [r7, #8]
 800cf6a:	6053      	str	r3, [r2, #4]
 800cf6c:	f000 f984 	bl	800d278 <__malloc_unlock>
 800cf70:	3408      	adds	r4, #8
 800cf72:	4620      	mov	r0, r4
 800cf74:	b003      	add	sp, #12
 800cf76:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cf7a:	2b14      	cmp	r3, #20
 800cf7c:	d971      	bls.n	800d062 <_malloc_r+0x426>
 800cf7e:	2b54      	cmp	r3, #84	; 0x54
 800cf80:	f200 80a4 	bhi.w	800d0cc <_malloc_r+0x490>
 800cf84:	0b28      	lsrs	r0, r5, #12
 800cf86:	f100 0e6f 	add.w	lr, r0, #111	; 0x6f
 800cf8a:	ea4f 034e 	mov.w	r3, lr, lsl #1
 800cf8e:	306e      	adds	r0, #110	; 0x6e
 800cf90:	e676      	b.n	800cc80 <_malloc_r+0x44>
 800cf92:	bf00      	nop
 800cf94:	20000464 	.word	0x20000464
 800cf98:	20001ec0 	.word	0x20001ec0
 800cf9c:	20001ec4 	.word	0x20001ec4
 800cfa0:	20001ebc 	.word	0x20001ebc
 800cfa4:	20001eb8 	.word	0x20001eb8
 800cfa8:	20000870 	.word	0x20000870
 800cfac:	0a5a      	lsrs	r2, r3, #9
 800cfae:	2a04      	cmp	r2, #4
 800cfb0:	d95e      	bls.n	800d070 <_malloc_r+0x434>
 800cfb2:	2a14      	cmp	r2, #20
 800cfb4:	f200 80b3 	bhi.w	800d11e <_malloc_r+0x4e2>
 800cfb8:	f102 015c 	add.w	r1, r2, #92	; 0x5c
 800cfbc:	0049      	lsls	r1, r1, #1
 800cfbe:	325b      	adds	r2, #91	; 0x5b
 800cfc0:	eb07 0c81 	add.w	ip, r7, r1, lsl #2
 800cfc4:	f857 1021 	ldr.w	r1, [r7, r1, lsl #2]
 800cfc8:	f8df 81dc 	ldr.w	r8, [pc, #476]	; 800d1a8 <_malloc_r+0x56c>
 800cfcc:	f1ac 0c08 	sub.w	ip, ip, #8
 800cfd0:	458c      	cmp	ip, r1
 800cfd2:	f000 8088 	beq.w	800d0e6 <_malloc_r+0x4aa>
 800cfd6:	684a      	ldr	r2, [r1, #4]
 800cfd8:	f022 0203 	bic.w	r2, r2, #3
 800cfdc:	4293      	cmp	r3, r2
 800cfde:	d202      	bcs.n	800cfe6 <_malloc_r+0x3aa>
 800cfe0:	6889      	ldr	r1, [r1, #8]
 800cfe2:	458c      	cmp	ip, r1
 800cfe4:	d1f7      	bne.n	800cfd6 <_malloc_r+0x39a>
 800cfe6:	f8d1 c00c 	ldr.w	ip, [r1, #12]
 800cfea:	687a      	ldr	r2, [r7, #4]
 800cfec:	f8c4 c00c 	str.w	ip, [r4, #12]
 800cff0:	60a1      	str	r1, [r4, #8]
 800cff2:	f8cc 4008 	str.w	r4, [ip, #8]
 800cff6:	60cc      	str	r4, [r1, #12]
 800cff8:	e688      	b.n	800cd0c <_malloc_r+0xd0>
 800cffa:	1963      	adds	r3, r4, r5
 800cffc:	f042 0701 	orr.w	r7, r2, #1
 800d000:	f045 0501 	orr.w	r5, r5, #1
 800d004:	6065      	str	r5, [r4, #4]
 800d006:	4630      	mov	r0, r6
 800d008:	614b      	str	r3, [r1, #20]
 800d00a:	610b      	str	r3, [r1, #16]
 800d00c:	f8c3 e00c 	str.w	lr, [r3, #12]
 800d010:	f8c3 e008 	str.w	lr, [r3, #8]
 800d014:	605f      	str	r7, [r3, #4]
 800d016:	509a      	str	r2, [r3, r2]
 800d018:	3408      	adds	r4, #8
 800d01a:	f000 f92d 	bl	800d278 <__malloc_unlock>
 800d01e:	e6d5      	b.n	800cdcc <_malloc_r+0x190>
 800d020:	684a      	ldr	r2, [r1, #4]
 800d022:	e673      	b.n	800cd0c <_malloc_r+0xd0>
 800d024:	f108 0801 	add.w	r8, r8, #1
 800d028:	f018 0f03 	tst.w	r8, #3
 800d02c:	f10c 0c08 	add.w	ip, ip, #8
 800d030:	f47f ae7f 	bne.w	800cd32 <_malloc_r+0xf6>
 800d034:	e030      	b.n	800d098 <_malloc_r+0x45c>
 800d036:	68dc      	ldr	r4, [r3, #12]
 800d038:	42a3      	cmp	r3, r4
 800d03a:	bf08      	it	eq
 800d03c:	3002      	addeq	r0, #2
 800d03e:	f43f ae35 	beq.w	800ccac <_malloc_r+0x70>
 800d042:	e6b3      	b.n	800cdac <_malloc_r+0x170>
 800d044:	440b      	add	r3, r1
 800d046:	460c      	mov	r4, r1
 800d048:	685a      	ldr	r2, [r3, #4]
 800d04a:	68c9      	ldr	r1, [r1, #12]
 800d04c:	f854 5f08 	ldr.w	r5, [r4, #8]!
 800d050:	f042 0201 	orr.w	r2, r2, #1
 800d054:	605a      	str	r2, [r3, #4]
 800d056:	4630      	mov	r0, r6
 800d058:	60e9      	str	r1, [r5, #12]
 800d05a:	608d      	str	r5, [r1, #8]
 800d05c:	f000 f90c 	bl	800d278 <__malloc_unlock>
 800d060:	e6b4      	b.n	800cdcc <_malloc_r+0x190>
 800d062:	f103 0e5c 	add.w	lr, r3, #92	; 0x5c
 800d066:	f103 005b 	add.w	r0, r3, #91	; 0x5b
 800d06a:	ea4f 034e 	mov.w	r3, lr, lsl #1
 800d06e:	e607      	b.n	800cc80 <_malloc_r+0x44>
 800d070:	099a      	lsrs	r2, r3, #6
 800d072:	f102 0139 	add.w	r1, r2, #57	; 0x39
 800d076:	0049      	lsls	r1, r1, #1
 800d078:	3238      	adds	r2, #56	; 0x38
 800d07a:	e7a1      	b.n	800cfc0 <_malloc_r+0x384>
 800d07c:	42bc      	cmp	r4, r7
 800d07e:	4b4a      	ldr	r3, [pc, #296]	; (800d1a8 <_malloc_r+0x56c>)
 800d080:	f43f af00 	beq.w	800ce84 <_malloc_r+0x248>
 800d084:	689c      	ldr	r4, [r3, #8]
 800d086:	6862      	ldr	r2, [r4, #4]
 800d088:	f022 0203 	bic.w	r2, r2, #3
 800d08c:	e75a      	b.n	800cf44 <_malloc_r+0x308>
 800d08e:	f859 3908 	ldr.w	r3, [r9], #-8
 800d092:	4599      	cmp	r9, r3
 800d094:	f040 8082 	bne.w	800d19c <_malloc_r+0x560>
 800d098:	f010 0f03 	tst.w	r0, #3
 800d09c:	f100 30ff 	add.w	r0, r0, #4294967295
 800d0a0:	d1f5      	bne.n	800d08e <_malloc_r+0x452>
 800d0a2:	687b      	ldr	r3, [r7, #4]
 800d0a4:	ea23 0304 	bic.w	r3, r3, r4
 800d0a8:	607b      	str	r3, [r7, #4]
 800d0aa:	0064      	lsls	r4, r4, #1
 800d0ac:	429c      	cmp	r4, r3
 800d0ae:	f63f aebd 	bhi.w	800ce2c <_malloc_r+0x1f0>
 800d0b2:	2c00      	cmp	r4, #0
 800d0b4:	f43f aeba 	beq.w	800ce2c <_malloc_r+0x1f0>
 800d0b8:	421c      	tst	r4, r3
 800d0ba:	4640      	mov	r0, r8
 800d0bc:	f47f ae35 	bne.w	800cd2a <_malloc_r+0xee>
 800d0c0:	0064      	lsls	r4, r4, #1
 800d0c2:	421c      	tst	r4, r3
 800d0c4:	f100 0004 	add.w	r0, r0, #4
 800d0c8:	d0fa      	beq.n	800d0c0 <_malloc_r+0x484>
 800d0ca:	e62e      	b.n	800cd2a <_malloc_r+0xee>
 800d0cc:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
 800d0d0:	d818      	bhi.n	800d104 <_malloc_r+0x4c8>
 800d0d2:	0be8      	lsrs	r0, r5, #15
 800d0d4:	f100 0e78 	add.w	lr, r0, #120	; 0x78
 800d0d8:	ea4f 034e 	mov.w	r3, lr, lsl #1
 800d0dc:	3077      	adds	r0, #119	; 0x77
 800d0de:	e5cf      	b.n	800cc80 <_malloc_r+0x44>
 800d0e0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800d0e4:	e6eb      	b.n	800cebe <_malloc_r+0x282>
 800d0e6:	2101      	movs	r1, #1
 800d0e8:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800d0ec:	1092      	asrs	r2, r2, #2
 800d0ee:	fa01 f202 	lsl.w	r2, r1, r2
 800d0f2:	431a      	orrs	r2, r3
 800d0f4:	f8c8 2004 	str.w	r2, [r8, #4]
 800d0f8:	4661      	mov	r1, ip
 800d0fa:	e777      	b.n	800cfec <_malloc_r+0x3b0>
 800d0fc:	2301      	movs	r3, #1
 800d0fe:	f8cb 3004 	str.w	r3, [fp, #4]
 800d102:	e725      	b.n	800cf50 <_malloc_r+0x314>
 800d104:	f240 5254 	movw	r2, #1364	; 0x554
 800d108:	4293      	cmp	r3, r2
 800d10a:	d820      	bhi.n	800d14e <_malloc_r+0x512>
 800d10c:	0ca8      	lsrs	r0, r5, #18
 800d10e:	f100 0e7d 	add.w	lr, r0, #125	; 0x7d
 800d112:	ea4f 034e 	mov.w	r3, lr, lsl #1
 800d116:	307c      	adds	r0, #124	; 0x7c
 800d118:	e5b2      	b.n	800cc80 <_malloc_r+0x44>
 800d11a:	3210      	adds	r2, #16
 800d11c:	e6a4      	b.n	800ce68 <_malloc_r+0x22c>
 800d11e:	2a54      	cmp	r2, #84	; 0x54
 800d120:	d826      	bhi.n	800d170 <_malloc_r+0x534>
 800d122:	0b1a      	lsrs	r2, r3, #12
 800d124:	f102 016f 	add.w	r1, r2, #111	; 0x6f
 800d128:	0049      	lsls	r1, r1, #1
 800d12a:	326e      	adds	r2, #110	; 0x6e
 800d12c:	e748      	b.n	800cfc0 <_malloc_r+0x384>
 800d12e:	68bc      	ldr	r4, [r7, #8]
 800d130:	6862      	ldr	r2, [r4, #4]
 800d132:	f022 0203 	bic.w	r2, r2, #3
 800d136:	e705      	b.n	800cf44 <_malloc_r+0x308>
 800d138:	f3ca 000b 	ubfx	r0, sl, #0, #12
 800d13c:	2800      	cmp	r0, #0
 800d13e:	f47f aea8 	bne.w	800ce92 <_malloc_r+0x256>
 800d142:	4442      	add	r2, r8
 800d144:	68bb      	ldr	r3, [r7, #8]
 800d146:	f042 0201 	orr.w	r2, r2, #1
 800d14a:	605a      	str	r2, [r3, #4]
 800d14c:	e6ec      	b.n	800cf28 <_malloc_r+0x2ec>
 800d14e:	23fe      	movs	r3, #254	; 0xfe
 800d150:	f04f 0e7f 	mov.w	lr, #127	; 0x7f
 800d154:	207e      	movs	r0, #126	; 0x7e
 800d156:	e593      	b.n	800cc80 <_malloc_r+0x44>
 800d158:	2201      	movs	r2, #1
 800d15a:	f04f 0900 	mov.w	r9, #0
 800d15e:	e6c1      	b.n	800cee4 <_malloc_r+0x2a8>
 800d160:	f104 0108 	add.w	r1, r4, #8
 800d164:	4630      	mov	r0, r6
 800d166:	f7ff fa53 	bl	800c610 <_free_r>
 800d16a:	f8d9 1000 	ldr.w	r1, [r9]
 800d16e:	e6db      	b.n	800cf28 <_malloc_r+0x2ec>
 800d170:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 800d174:	d805      	bhi.n	800d182 <_malloc_r+0x546>
 800d176:	0bda      	lsrs	r2, r3, #15
 800d178:	f102 0178 	add.w	r1, r2, #120	; 0x78
 800d17c:	0049      	lsls	r1, r1, #1
 800d17e:	3277      	adds	r2, #119	; 0x77
 800d180:	e71e      	b.n	800cfc0 <_malloc_r+0x384>
 800d182:	f240 5154 	movw	r1, #1364	; 0x554
 800d186:	428a      	cmp	r2, r1
 800d188:	d805      	bhi.n	800d196 <_malloc_r+0x55a>
 800d18a:	0c9a      	lsrs	r2, r3, #18
 800d18c:	f102 017d 	add.w	r1, r2, #125	; 0x7d
 800d190:	0049      	lsls	r1, r1, #1
 800d192:	327c      	adds	r2, #124	; 0x7c
 800d194:	e714      	b.n	800cfc0 <_malloc_r+0x384>
 800d196:	21fe      	movs	r1, #254	; 0xfe
 800d198:	227e      	movs	r2, #126	; 0x7e
 800d19a:	e711      	b.n	800cfc0 <_malloc_r+0x384>
 800d19c:	687b      	ldr	r3, [r7, #4]
 800d19e:	e784      	b.n	800d0aa <_malloc_r+0x46e>
 800d1a0:	08e8      	lsrs	r0, r5, #3
 800d1a2:	1c43      	adds	r3, r0, #1
 800d1a4:	005b      	lsls	r3, r3, #1
 800d1a6:	e5f8      	b.n	800cd9a <_malloc_r+0x15e>
 800d1a8:	20000464 	.word	0x20000464

0800d1ac <memmove>:
 800d1ac:	4288      	cmp	r0, r1
 800d1ae:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d1b0:	d90d      	bls.n	800d1ce <memmove+0x22>
 800d1b2:	188b      	adds	r3, r1, r2
 800d1b4:	4298      	cmp	r0, r3
 800d1b6:	d20a      	bcs.n	800d1ce <memmove+0x22>
 800d1b8:	1881      	adds	r1, r0, r2
 800d1ba:	2a00      	cmp	r2, #0
 800d1bc:	d051      	beq.n	800d262 <memmove+0xb6>
 800d1be:	1a9a      	subs	r2, r3, r2
 800d1c0:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800d1c4:	f801 4d01 	strb.w	r4, [r1, #-1]!
 800d1c8:	4293      	cmp	r3, r2
 800d1ca:	d1f9      	bne.n	800d1c0 <memmove+0x14>
 800d1cc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d1ce:	2a0f      	cmp	r2, #15
 800d1d0:	d948      	bls.n	800d264 <memmove+0xb8>
 800d1d2:	ea41 0300 	orr.w	r3, r1, r0
 800d1d6:	079b      	lsls	r3, r3, #30
 800d1d8:	d146      	bne.n	800d268 <memmove+0xbc>
 800d1da:	f100 0410 	add.w	r4, r0, #16
 800d1de:	f101 0310 	add.w	r3, r1, #16
 800d1e2:	4615      	mov	r5, r2
 800d1e4:	f853 6c10 	ldr.w	r6, [r3, #-16]
 800d1e8:	f844 6c10 	str.w	r6, [r4, #-16]
 800d1ec:	f853 6c0c 	ldr.w	r6, [r3, #-12]
 800d1f0:	f844 6c0c 	str.w	r6, [r4, #-12]
 800d1f4:	f853 6c08 	ldr.w	r6, [r3, #-8]
 800d1f8:	f844 6c08 	str.w	r6, [r4, #-8]
 800d1fc:	3d10      	subs	r5, #16
 800d1fe:	f853 6c04 	ldr.w	r6, [r3, #-4]
 800d202:	f844 6c04 	str.w	r6, [r4, #-4]
 800d206:	2d0f      	cmp	r5, #15
 800d208:	f103 0310 	add.w	r3, r3, #16
 800d20c:	f104 0410 	add.w	r4, r4, #16
 800d210:	d8e8      	bhi.n	800d1e4 <memmove+0x38>
 800d212:	f1a2 0310 	sub.w	r3, r2, #16
 800d216:	f023 030f 	bic.w	r3, r3, #15
 800d21a:	f002 0e0f 	and.w	lr, r2, #15
 800d21e:	3310      	adds	r3, #16
 800d220:	f1be 0f03 	cmp.w	lr, #3
 800d224:	4419      	add	r1, r3
 800d226:	4403      	add	r3, r0
 800d228:	d921      	bls.n	800d26e <memmove+0xc2>
 800d22a:	1f1e      	subs	r6, r3, #4
 800d22c:	460d      	mov	r5, r1
 800d22e:	4674      	mov	r4, lr
 800d230:	3c04      	subs	r4, #4
 800d232:	f855 7b04 	ldr.w	r7, [r5], #4
 800d236:	f846 7f04 	str.w	r7, [r6, #4]!
 800d23a:	2c03      	cmp	r4, #3
 800d23c:	d8f8      	bhi.n	800d230 <memmove+0x84>
 800d23e:	f1ae 0404 	sub.w	r4, lr, #4
 800d242:	f024 0403 	bic.w	r4, r4, #3
 800d246:	3404      	adds	r4, #4
 800d248:	4423      	add	r3, r4
 800d24a:	4421      	add	r1, r4
 800d24c:	f002 0203 	and.w	r2, r2, #3
 800d250:	b162      	cbz	r2, 800d26c <memmove+0xc0>
 800d252:	3b01      	subs	r3, #1
 800d254:	440a      	add	r2, r1
 800d256:	f811 4b01 	ldrb.w	r4, [r1], #1
 800d25a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800d25e:	428a      	cmp	r2, r1
 800d260:	d1f9      	bne.n	800d256 <memmove+0xaa>
 800d262:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d264:	4603      	mov	r3, r0
 800d266:	e7f3      	b.n	800d250 <memmove+0xa4>
 800d268:	4603      	mov	r3, r0
 800d26a:	e7f2      	b.n	800d252 <memmove+0xa6>
 800d26c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d26e:	4672      	mov	r2, lr
 800d270:	e7ee      	b.n	800d250 <memmove+0xa4>
 800d272:	bf00      	nop

0800d274 <__malloc_lock>:
 800d274:	4770      	bx	lr
 800d276:	bf00      	nop

0800d278 <__malloc_unlock>:
 800d278:	4770      	bx	lr
 800d27a:	bf00      	nop

0800d27c <_Balloc>:
 800d27c:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 800d27e:	b570      	push	{r4, r5, r6, lr}
 800d280:	4605      	mov	r5, r0
 800d282:	460c      	mov	r4, r1
 800d284:	b14b      	cbz	r3, 800d29a <_Balloc+0x1e>
 800d286:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 800d28a:	b180      	cbz	r0, 800d2ae <_Balloc+0x32>
 800d28c:	6802      	ldr	r2, [r0, #0]
 800d28e:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
 800d292:	2300      	movs	r3, #0
 800d294:	6103      	str	r3, [r0, #16]
 800d296:	60c3      	str	r3, [r0, #12]
 800d298:	bd70      	pop	{r4, r5, r6, pc}
 800d29a:	2221      	movs	r2, #33	; 0x21
 800d29c:	2104      	movs	r1, #4
 800d29e:	f000 fe1d 	bl	800dedc <_calloc_r>
 800d2a2:	64e8      	str	r0, [r5, #76]	; 0x4c
 800d2a4:	4603      	mov	r3, r0
 800d2a6:	2800      	cmp	r0, #0
 800d2a8:	d1ed      	bne.n	800d286 <_Balloc+0xa>
 800d2aa:	2000      	movs	r0, #0
 800d2ac:	bd70      	pop	{r4, r5, r6, pc}
 800d2ae:	2101      	movs	r1, #1
 800d2b0:	fa01 f604 	lsl.w	r6, r1, r4
 800d2b4:	1d72      	adds	r2, r6, #5
 800d2b6:	4628      	mov	r0, r5
 800d2b8:	0092      	lsls	r2, r2, #2
 800d2ba:	f000 fe0f 	bl	800dedc <_calloc_r>
 800d2be:	2800      	cmp	r0, #0
 800d2c0:	d0f3      	beq.n	800d2aa <_Balloc+0x2e>
 800d2c2:	6044      	str	r4, [r0, #4]
 800d2c4:	6086      	str	r6, [r0, #8]
 800d2c6:	e7e4      	b.n	800d292 <_Balloc+0x16>

0800d2c8 <_Bfree>:
 800d2c8:	b131      	cbz	r1, 800d2d8 <_Bfree+0x10>
 800d2ca:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 800d2cc:	684a      	ldr	r2, [r1, #4]
 800d2ce:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 800d2d2:	6008      	str	r0, [r1, #0]
 800d2d4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 800d2d8:	4770      	bx	lr
 800d2da:	bf00      	nop

0800d2dc <__multadd>:
 800d2dc:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d2de:	690c      	ldr	r4, [r1, #16]
 800d2e0:	b083      	sub	sp, #12
 800d2e2:	460d      	mov	r5, r1
 800d2e4:	4606      	mov	r6, r0
 800d2e6:	f101 0e14 	add.w	lr, r1, #20
 800d2ea:	2700      	movs	r7, #0
 800d2ec:	f8de 0000 	ldr.w	r0, [lr]
 800d2f0:	b281      	uxth	r1, r0
 800d2f2:	fb02 3101 	mla	r1, r2, r1, r3
 800d2f6:	0c0b      	lsrs	r3, r1, #16
 800d2f8:	0c00      	lsrs	r0, r0, #16
 800d2fa:	fb02 3300 	mla	r3, r2, r0, r3
 800d2fe:	b289      	uxth	r1, r1
 800d300:	3701      	adds	r7, #1
 800d302:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800d306:	42bc      	cmp	r4, r7
 800d308:	f84e 1b04 	str.w	r1, [lr], #4
 800d30c:	ea4f 4313 	mov.w	r3, r3, lsr #16
 800d310:	dcec      	bgt.n	800d2ec <__multadd+0x10>
 800d312:	b13b      	cbz	r3, 800d324 <__multadd+0x48>
 800d314:	68aa      	ldr	r2, [r5, #8]
 800d316:	4294      	cmp	r4, r2
 800d318:	da07      	bge.n	800d32a <__multadd+0x4e>
 800d31a:	eb05 0284 	add.w	r2, r5, r4, lsl #2
 800d31e:	3401      	adds	r4, #1
 800d320:	6153      	str	r3, [r2, #20]
 800d322:	612c      	str	r4, [r5, #16]
 800d324:	4628      	mov	r0, r5
 800d326:	b003      	add	sp, #12
 800d328:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d32a:	6869      	ldr	r1, [r5, #4]
 800d32c:	9301      	str	r3, [sp, #4]
 800d32e:	3101      	adds	r1, #1
 800d330:	4630      	mov	r0, r6
 800d332:	f7ff ffa3 	bl	800d27c <_Balloc>
 800d336:	692a      	ldr	r2, [r5, #16]
 800d338:	3202      	adds	r2, #2
 800d33a:	f105 010c 	add.w	r1, r5, #12
 800d33e:	4607      	mov	r7, r0
 800d340:	0092      	lsls	r2, r2, #2
 800d342:	300c      	adds	r0, #12
 800d344:	f7f3 f96e 	bl	8000624 <memcpy>
 800d348:	6cf2      	ldr	r2, [r6, #76]	; 0x4c
 800d34a:	6869      	ldr	r1, [r5, #4]
 800d34c:	9b01      	ldr	r3, [sp, #4]
 800d34e:	f852 0021 	ldr.w	r0, [r2, r1, lsl #2]
 800d352:	6028      	str	r0, [r5, #0]
 800d354:	f842 5021 	str.w	r5, [r2, r1, lsl #2]
 800d358:	463d      	mov	r5, r7
 800d35a:	e7de      	b.n	800d31a <__multadd+0x3e>

0800d35c <__hi0bits>:
 800d35c:	0c03      	lsrs	r3, r0, #16
 800d35e:	041b      	lsls	r3, r3, #16
 800d360:	b9b3      	cbnz	r3, 800d390 <__hi0bits+0x34>
 800d362:	0400      	lsls	r0, r0, #16
 800d364:	2310      	movs	r3, #16
 800d366:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800d36a:	bf04      	itt	eq
 800d36c:	0200      	lsleq	r0, r0, #8
 800d36e:	3308      	addeq	r3, #8
 800d370:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800d374:	bf04      	itt	eq
 800d376:	0100      	lsleq	r0, r0, #4
 800d378:	3304      	addeq	r3, #4
 800d37a:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800d37e:	bf04      	itt	eq
 800d380:	0080      	lsleq	r0, r0, #2
 800d382:	3302      	addeq	r3, #2
 800d384:	2800      	cmp	r0, #0
 800d386:	db07      	blt.n	800d398 <__hi0bits+0x3c>
 800d388:	0042      	lsls	r2, r0, #1
 800d38a:	d403      	bmi.n	800d394 <__hi0bits+0x38>
 800d38c:	2020      	movs	r0, #32
 800d38e:	4770      	bx	lr
 800d390:	2300      	movs	r3, #0
 800d392:	e7e8      	b.n	800d366 <__hi0bits+0xa>
 800d394:	1c58      	adds	r0, r3, #1
 800d396:	4770      	bx	lr
 800d398:	4618      	mov	r0, r3
 800d39a:	4770      	bx	lr

0800d39c <__lo0bits>:
 800d39c:	6803      	ldr	r3, [r0, #0]
 800d39e:	f013 0207 	ands.w	r2, r3, #7
 800d3a2:	d007      	beq.n	800d3b4 <__lo0bits+0x18>
 800d3a4:	07d9      	lsls	r1, r3, #31
 800d3a6:	d420      	bmi.n	800d3ea <__lo0bits+0x4e>
 800d3a8:	079a      	lsls	r2, r3, #30
 800d3aa:	d420      	bmi.n	800d3ee <__lo0bits+0x52>
 800d3ac:	089b      	lsrs	r3, r3, #2
 800d3ae:	6003      	str	r3, [r0, #0]
 800d3b0:	2002      	movs	r0, #2
 800d3b2:	4770      	bx	lr
 800d3b4:	b299      	uxth	r1, r3
 800d3b6:	b909      	cbnz	r1, 800d3bc <__lo0bits+0x20>
 800d3b8:	0c1b      	lsrs	r3, r3, #16
 800d3ba:	2210      	movs	r2, #16
 800d3bc:	f013 0fff 	tst.w	r3, #255	; 0xff
 800d3c0:	bf04      	itt	eq
 800d3c2:	0a1b      	lsreq	r3, r3, #8
 800d3c4:	3208      	addeq	r2, #8
 800d3c6:	0719      	lsls	r1, r3, #28
 800d3c8:	bf04      	itt	eq
 800d3ca:	091b      	lsreq	r3, r3, #4
 800d3cc:	3204      	addeq	r2, #4
 800d3ce:	0799      	lsls	r1, r3, #30
 800d3d0:	bf04      	itt	eq
 800d3d2:	089b      	lsreq	r3, r3, #2
 800d3d4:	3202      	addeq	r2, #2
 800d3d6:	07d9      	lsls	r1, r3, #31
 800d3d8:	d404      	bmi.n	800d3e4 <__lo0bits+0x48>
 800d3da:	085b      	lsrs	r3, r3, #1
 800d3dc:	d101      	bne.n	800d3e2 <__lo0bits+0x46>
 800d3de:	2020      	movs	r0, #32
 800d3e0:	4770      	bx	lr
 800d3e2:	3201      	adds	r2, #1
 800d3e4:	6003      	str	r3, [r0, #0]
 800d3e6:	4610      	mov	r0, r2
 800d3e8:	4770      	bx	lr
 800d3ea:	2000      	movs	r0, #0
 800d3ec:	4770      	bx	lr
 800d3ee:	085b      	lsrs	r3, r3, #1
 800d3f0:	6003      	str	r3, [r0, #0]
 800d3f2:	2001      	movs	r0, #1
 800d3f4:	4770      	bx	lr
 800d3f6:	bf00      	nop

0800d3f8 <__i2b>:
 800d3f8:	b510      	push	{r4, lr}
 800d3fa:	460c      	mov	r4, r1
 800d3fc:	2101      	movs	r1, #1
 800d3fe:	f7ff ff3d 	bl	800d27c <_Balloc>
 800d402:	2201      	movs	r2, #1
 800d404:	6144      	str	r4, [r0, #20]
 800d406:	6102      	str	r2, [r0, #16]
 800d408:	bd10      	pop	{r4, pc}
 800d40a:	bf00      	nop

0800d40c <__multiply>:
 800d40c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d410:	690d      	ldr	r5, [r1, #16]
 800d412:	6917      	ldr	r7, [r2, #16]
 800d414:	42bd      	cmp	r5, r7
 800d416:	b083      	sub	sp, #12
 800d418:	460c      	mov	r4, r1
 800d41a:	4616      	mov	r6, r2
 800d41c:	da04      	bge.n	800d428 <__multiply+0x1c>
 800d41e:	462a      	mov	r2, r5
 800d420:	4634      	mov	r4, r6
 800d422:	463d      	mov	r5, r7
 800d424:	460e      	mov	r6, r1
 800d426:	4617      	mov	r7, r2
 800d428:	68a3      	ldr	r3, [r4, #8]
 800d42a:	6861      	ldr	r1, [r4, #4]
 800d42c:	eb05 0807 	add.w	r8, r5, r7
 800d430:	4598      	cmp	r8, r3
 800d432:	bfc8      	it	gt
 800d434:	3101      	addgt	r1, #1
 800d436:	f7ff ff21 	bl	800d27c <_Balloc>
 800d43a:	f100 0c14 	add.w	ip, r0, #20
 800d43e:	eb0c 0988 	add.w	r9, ip, r8, lsl #2
 800d442:	45cc      	cmp	ip, r9
 800d444:	9000      	str	r0, [sp, #0]
 800d446:	d205      	bcs.n	800d454 <__multiply+0x48>
 800d448:	4663      	mov	r3, ip
 800d44a:	2100      	movs	r1, #0
 800d44c:	f843 1b04 	str.w	r1, [r3], #4
 800d450:	4599      	cmp	r9, r3
 800d452:	d8fb      	bhi.n	800d44c <__multiply+0x40>
 800d454:	f106 0214 	add.w	r2, r6, #20
 800d458:	eb02 0a87 	add.w	sl, r2, r7, lsl #2
 800d45c:	f104 0314 	add.w	r3, r4, #20
 800d460:	4552      	cmp	r2, sl
 800d462:	eb03 0e85 	add.w	lr, r3, r5, lsl #2
 800d466:	d254      	bcs.n	800d512 <__multiply+0x106>
 800d468:	f8cd 9004 	str.w	r9, [sp, #4]
 800d46c:	4699      	mov	r9, r3
 800d46e:	f852 3b04 	ldr.w	r3, [r2], #4
 800d472:	fa1f fb83 	uxth.w	fp, r3
 800d476:	f1bb 0f00 	cmp.w	fp, #0
 800d47a:	d020      	beq.n	800d4be <__multiply+0xb2>
 800d47c:	2000      	movs	r0, #0
 800d47e:	464f      	mov	r7, r9
 800d480:	4666      	mov	r6, ip
 800d482:	4605      	mov	r5, r0
 800d484:	e000      	b.n	800d488 <__multiply+0x7c>
 800d486:	461e      	mov	r6, r3
 800d488:	f857 4b04 	ldr.w	r4, [r7], #4
 800d48c:	6830      	ldr	r0, [r6, #0]
 800d48e:	b2a1      	uxth	r1, r4
 800d490:	b283      	uxth	r3, r0
 800d492:	fb0b 3101 	mla	r1, fp, r1, r3
 800d496:	0c24      	lsrs	r4, r4, #16
 800d498:	0c00      	lsrs	r0, r0, #16
 800d49a:	194b      	adds	r3, r1, r5
 800d49c:	fb0b 0004 	mla	r0, fp, r4, r0
 800d4a0:	eb00 4013 	add.w	r0, r0, r3, lsr #16
 800d4a4:	b299      	uxth	r1, r3
 800d4a6:	4633      	mov	r3, r6
 800d4a8:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800d4ac:	45be      	cmp	lr, r7
 800d4ae:	ea4f 4510 	mov.w	r5, r0, lsr #16
 800d4b2:	f843 1b04 	str.w	r1, [r3], #4
 800d4b6:	d8e6      	bhi.n	800d486 <__multiply+0x7a>
 800d4b8:	6075      	str	r5, [r6, #4]
 800d4ba:	f852 3c04 	ldr.w	r3, [r2, #-4]
 800d4be:	ea5f 4b13 	movs.w	fp, r3, lsr #16
 800d4c2:	d020      	beq.n	800d506 <__multiply+0xfa>
 800d4c4:	f8dc 3000 	ldr.w	r3, [ip]
 800d4c8:	4667      	mov	r7, ip
 800d4ca:	4618      	mov	r0, r3
 800d4cc:	464d      	mov	r5, r9
 800d4ce:	2100      	movs	r1, #0
 800d4d0:	e000      	b.n	800d4d4 <__multiply+0xc8>
 800d4d2:	4637      	mov	r7, r6
 800d4d4:	882c      	ldrh	r4, [r5, #0]
 800d4d6:	0c00      	lsrs	r0, r0, #16
 800d4d8:	fb0b 0004 	mla	r0, fp, r4, r0
 800d4dc:	4401      	add	r1, r0
 800d4de:	b29c      	uxth	r4, r3
 800d4e0:	463e      	mov	r6, r7
 800d4e2:	ea44 4301 	orr.w	r3, r4, r1, lsl #16
 800d4e6:	f846 3b04 	str.w	r3, [r6], #4
 800d4ea:	6878      	ldr	r0, [r7, #4]
 800d4ec:	f855 4b04 	ldr.w	r4, [r5], #4
 800d4f0:	b283      	uxth	r3, r0
 800d4f2:	0c24      	lsrs	r4, r4, #16
 800d4f4:	fb0b 3404 	mla	r4, fp, r4, r3
 800d4f8:	eb04 4311 	add.w	r3, r4, r1, lsr #16
 800d4fc:	45ae      	cmp	lr, r5
 800d4fe:	ea4f 4113 	mov.w	r1, r3, lsr #16
 800d502:	d8e6      	bhi.n	800d4d2 <__multiply+0xc6>
 800d504:	607b      	str	r3, [r7, #4]
 800d506:	4592      	cmp	sl, r2
 800d508:	f10c 0c04 	add.w	ip, ip, #4
 800d50c:	d8af      	bhi.n	800d46e <__multiply+0x62>
 800d50e:	f8dd 9004 	ldr.w	r9, [sp, #4]
 800d512:	f1b8 0f00 	cmp.w	r8, #0
 800d516:	dd0b      	ble.n	800d530 <__multiply+0x124>
 800d518:	f859 3c04 	ldr.w	r3, [r9, #-4]
 800d51c:	f1a9 0904 	sub.w	r9, r9, #4
 800d520:	b11b      	cbz	r3, 800d52a <__multiply+0x11e>
 800d522:	e005      	b.n	800d530 <__multiply+0x124>
 800d524:	f859 3d04 	ldr.w	r3, [r9, #-4]!
 800d528:	b913      	cbnz	r3, 800d530 <__multiply+0x124>
 800d52a:	f1b8 0801 	subs.w	r8, r8, #1
 800d52e:	d1f9      	bne.n	800d524 <__multiply+0x118>
 800d530:	9800      	ldr	r0, [sp, #0]
 800d532:	f8c0 8010 	str.w	r8, [r0, #16]
 800d536:	b003      	add	sp, #12
 800d538:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800d53c <__pow5mult>:
 800d53c:	f012 0303 	ands.w	r3, r2, #3
 800d540:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d544:	4614      	mov	r4, r2
 800d546:	4607      	mov	r7, r0
 800d548:	d12e      	bne.n	800d5a8 <__pow5mult+0x6c>
 800d54a:	460e      	mov	r6, r1
 800d54c:	10a4      	asrs	r4, r4, #2
 800d54e:	d01c      	beq.n	800d58a <__pow5mult+0x4e>
 800d550:	6cbd      	ldr	r5, [r7, #72]	; 0x48
 800d552:	b395      	cbz	r5, 800d5ba <__pow5mult+0x7e>
 800d554:	07e3      	lsls	r3, r4, #31
 800d556:	f04f 0800 	mov.w	r8, #0
 800d55a:	d406      	bmi.n	800d56a <__pow5mult+0x2e>
 800d55c:	1064      	asrs	r4, r4, #1
 800d55e:	d014      	beq.n	800d58a <__pow5mult+0x4e>
 800d560:	6828      	ldr	r0, [r5, #0]
 800d562:	b1a8      	cbz	r0, 800d590 <__pow5mult+0x54>
 800d564:	4605      	mov	r5, r0
 800d566:	07e3      	lsls	r3, r4, #31
 800d568:	d5f8      	bpl.n	800d55c <__pow5mult+0x20>
 800d56a:	462a      	mov	r2, r5
 800d56c:	4631      	mov	r1, r6
 800d56e:	4638      	mov	r0, r7
 800d570:	f7ff ff4c 	bl	800d40c <__multiply>
 800d574:	b1b6      	cbz	r6, 800d5a4 <__pow5mult+0x68>
 800d576:	6872      	ldr	r2, [r6, #4]
 800d578:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800d57a:	1064      	asrs	r4, r4, #1
 800d57c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800d580:	6031      	str	r1, [r6, #0]
 800d582:	f843 6022 	str.w	r6, [r3, r2, lsl #2]
 800d586:	4606      	mov	r6, r0
 800d588:	d1ea      	bne.n	800d560 <__pow5mult+0x24>
 800d58a:	4630      	mov	r0, r6
 800d58c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d590:	462a      	mov	r2, r5
 800d592:	4629      	mov	r1, r5
 800d594:	4638      	mov	r0, r7
 800d596:	f7ff ff39 	bl	800d40c <__multiply>
 800d59a:	6028      	str	r0, [r5, #0]
 800d59c:	f8c0 8000 	str.w	r8, [r0]
 800d5a0:	4605      	mov	r5, r0
 800d5a2:	e7e0      	b.n	800d566 <__pow5mult+0x2a>
 800d5a4:	4606      	mov	r6, r0
 800d5a6:	e7d9      	b.n	800d55c <__pow5mult+0x20>
 800d5a8:	1e5a      	subs	r2, r3, #1
 800d5aa:	4d0b      	ldr	r5, [pc, #44]	; (800d5d8 <__pow5mult+0x9c>)
 800d5ac:	2300      	movs	r3, #0
 800d5ae:	f855 2022 	ldr.w	r2, [r5, r2, lsl #2]
 800d5b2:	f7ff fe93 	bl	800d2dc <__multadd>
 800d5b6:	4606      	mov	r6, r0
 800d5b8:	e7c8      	b.n	800d54c <__pow5mult+0x10>
 800d5ba:	2101      	movs	r1, #1
 800d5bc:	4638      	mov	r0, r7
 800d5be:	f7ff fe5d 	bl	800d27c <_Balloc>
 800d5c2:	f240 2171 	movw	r1, #625	; 0x271
 800d5c6:	2201      	movs	r2, #1
 800d5c8:	2300      	movs	r3, #0
 800d5ca:	6141      	str	r1, [r0, #20]
 800d5cc:	6102      	str	r2, [r0, #16]
 800d5ce:	4605      	mov	r5, r0
 800d5d0:	64b8      	str	r0, [r7, #72]	; 0x48
 800d5d2:	6003      	str	r3, [r0, #0]
 800d5d4:	e7be      	b.n	800d554 <__pow5mult+0x18>
 800d5d6:	bf00      	nop
 800d5d8:	0800e9a8 	.word	0x0800e9a8

0800d5dc <__lshift>:
 800d5dc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d5e0:	4691      	mov	r9, r2
 800d5e2:	690a      	ldr	r2, [r1, #16]
 800d5e4:	688b      	ldr	r3, [r1, #8]
 800d5e6:	ea4f 1469 	mov.w	r4, r9, asr #5
 800d5ea:	eb04 0802 	add.w	r8, r4, r2
 800d5ee:	f108 0501 	add.w	r5, r8, #1
 800d5f2:	429d      	cmp	r5, r3
 800d5f4:	460e      	mov	r6, r1
 800d5f6:	4682      	mov	sl, r0
 800d5f8:	6849      	ldr	r1, [r1, #4]
 800d5fa:	dd04      	ble.n	800d606 <__lshift+0x2a>
 800d5fc:	005b      	lsls	r3, r3, #1
 800d5fe:	429d      	cmp	r5, r3
 800d600:	f101 0101 	add.w	r1, r1, #1
 800d604:	dcfa      	bgt.n	800d5fc <__lshift+0x20>
 800d606:	4650      	mov	r0, sl
 800d608:	f7ff fe38 	bl	800d27c <_Balloc>
 800d60c:	2c00      	cmp	r4, #0
 800d60e:	f100 0214 	add.w	r2, r0, #20
 800d612:	dd38      	ble.n	800d686 <__lshift+0xaa>
 800d614:	eb02 0384 	add.w	r3, r2, r4, lsl #2
 800d618:	2100      	movs	r1, #0
 800d61a:	f842 1b04 	str.w	r1, [r2], #4
 800d61e:	4293      	cmp	r3, r2
 800d620:	d1fb      	bne.n	800d61a <__lshift+0x3e>
 800d622:	6934      	ldr	r4, [r6, #16]
 800d624:	f106 0114 	add.w	r1, r6, #20
 800d628:	f019 091f 	ands.w	r9, r9, #31
 800d62c:	eb01 0e84 	add.w	lr, r1, r4, lsl #2
 800d630:	d021      	beq.n	800d676 <__lshift+0x9a>
 800d632:	f1c9 0220 	rsb	r2, r9, #32
 800d636:	2400      	movs	r4, #0
 800d638:	680f      	ldr	r7, [r1, #0]
 800d63a:	fa07 fc09 	lsl.w	ip, r7, r9
 800d63e:	ea4c 0404 	orr.w	r4, ip, r4
 800d642:	469c      	mov	ip, r3
 800d644:	f843 4b04 	str.w	r4, [r3], #4
 800d648:	f851 4b04 	ldr.w	r4, [r1], #4
 800d64c:	458e      	cmp	lr, r1
 800d64e:	fa24 f402 	lsr.w	r4, r4, r2
 800d652:	d8f1      	bhi.n	800d638 <__lshift+0x5c>
 800d654:	f8cc 4004 	str.w	r4, [ip, #4]
 800d658:	b10c      	cbz	r4, 800d65e <__lshift+0x82>
 800d65a:	f108 0502 	add.w	r5, r8, #2
 800d65e:	f8da 304c 	ldr.w	r3, [sl, #76]	; 0x4c
 800d662:	6872      	ldr	r2, [r6, #4]
 800d664:	3d01      	subs	r5, #1
 800d666:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800d66a:	6105      	str	r5, [r0, #16]
 800d66c:	6031      	str	r1, [r6, #0]
 800d66e:	f843 6022 	str.w	r6, [r3, r2, lsl #2]
 800d672:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d676:	3b04      	subs	r3, #4
 800d678:	f851 2b04 	ldr.w	r2, [r1], #4
 800d67c:	f843 2f04 	str.w	r2, [r3, #4]!
 800d680:	458e      	cmp	lr, r1
 800d682:	d8f9      	bhi.n	800d678 <__lshift+0x9c>
 800d684:	e7eb      	b.n	800d65e <__lshift+0x82>
 800d686:	4613      	mov	r3, r2
 800d688:	e7cb      	b.n	800d622 <__lshift+0x46>
 800d68a:	bf00      	nop

0800d68c <__mcmp>:
 800d68c:	6902      	ldr	r2, [r0, #16]
 800d68e:	690b      	ldr	r3, [r1, #16]
 800d690:	1ad2      	subs	r2, r2, r3
 800d692:	d112      	bne.n	800d6ba <__mcmp+0x2e>
 800d694:	009b      	lsls	r3, r3, #2
 800d696:	3014      	adds	r0, #20
 800d698:	3114      	adds	r1, #20
 800d69a:	4419      	add	r1, r3
 800d69c:	b410      	push	{r4}
 800d69e:	4403      	add	r3, r0
 800d6a0:	e001      	b.n	800d6a6 <__mcmp+0x1a>
 800d6a2:	4298      	cmp	r0, r3
 800d6a4:	d20b      	bcs.n	800d6be <__mcmp+0x32>
 800d6a6:	f853 4d04 	ldr.w	r4, [r3, #-4]!
 800d6aa:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800d6ae:	4294      	cmp	r4, r2
 800d6b0:	d0f7      	beq.n	800d6a2 <__mcmp+0x16>
 800d6b2:	d307      	bcc.n	800d6c4 <__mcmp+0x38>
 800d6b4:	2001      	movs	r0, #1
 800d6b6:	bc10      	pop	{r4}
 800d6b8:	4770      	bx	lr
 800d6ba:	4610      	mov	r0, r2
 800d6bc:	4770      	bx	lr
 800d6be:	2000      	movs	r0, #0
 800d6c0:	bc10      	pop	{r4}
 800d6c2:	4770      	bx	lr
 800d6c4:	f04f 30ff 	mov.w	r0, #4294967295
 800d6c8:	e7f5      	b.n	800d6b6 <__mcmp+0x2a>
 800d6ca:	bf00      	nop

0800d6cc <__mdiff>:
 800d6cc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d6d0:	690b      	ldr	r3, [r1, #16]
 800d6d2:	460f      	mov	r7, r1
 800d6d4:	6911      	ldr	r1, [r2, #16]
 800d6d6:	1a5b      	subs	r3, r3, r1
 800d6d8:	2b00      	cmp	r3, #0
 800d6da:	4690      	mov	r8, r2
 800d6dc:	d117      	bne.n	800d70e <__mdiff+0x42>
 800d6de:	0089      	lsls	r1, r1, #2
 800d6e0:	f107 0214 	add.w	r2, r7, #20
 800d6e4:	f108 0514 	add.w	r5, r8, #20
 800d6e8:	1853      	adds	r3, r2, r1
 800d6ea:	4429      	add	r1, r5
 800d6ec:	e001      	b.n	800d6f2 <__mdiff+0x26>
 800d6ee:	429a      	cmp	r2, r3
 800d6f0:	d25e      	bcs.n	800d7b0 <__mdiff+0xe4>
 800d6f2:	f853 6d04 	ldr.w	r6, [r3, #-4]!
 800d6f6:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800d6fa:	42a6      	cmp	r6, r4
 800d6fc:	d0f7      	beq.n	800d6ee <__mdiff+0x22>
 800d6fe:	d260      	bcs.n	800d7c2 <__mdiff+0xf6>
 800d700:	463b      	mov	r3, r7
 800d702:	4614      	mov	r4, r2
 800d704:	4647      	mov	r7, r8
 800d706:	f04f 0901 	mov.w	r9, #1
 800d70a:	4698      	mov	r8, r3
 800d70c:	e006      	b.n	800d71c <__mdiff+0x50>
 800d70e:	db5d      	blt.n	800d7cc <__mdiff+0x100>
 800d710:	f107 0514 	add.w	r5, r7, #20
 800d714:	f102 0414 	add.w	r4, r2, #20
 800d718:	f04f 0900 	mov.w	r9, #0
 800d71c:	6879      	ldr	r1, [r7, #4]
 800d71e:	f7ff fdad 	bl	800d27c <_Balloc>
 800d722:	f8d8 3010 	ldr.w	r3, [r8, #16]
 800d726:	693e      	ldr	r6, [r7, #16]
 800d728:	f8c0 900c 	str.w	r9, [r0, #12]
 800d72c:	eb04 0c83 	add.w	ip, r4, r3, lsl #2
 800d730:	46a6      	mov	lr, r4
 800d732:	eb05 0786 	add.w	r7, r5, r6, lsl #2
 800d736:	f100 0414 	add.w	r4, r0, #20
 800d73a:	2300      	movs	r3, #0
 800d73c:	f85e 1b04 	ldr.w	r1, [lr], #4
 800d740:	f855 8b04 	ldr.w	r8, [r5], #4
 800d744:	b28a      	uxth	r2, r1
 800d746:	fa13 f388 	uxtah	r3, r3, r8
 800d74a:	0c09      	lsrs	r1, r1, #16
 800d74c:	1a9a      	subs	r2, r3, r2
 800d74e:	ebc1 4318 	rsb	r3, r1, r8, lsr #16
 800d752:	eb03 4322 	add.w	r3, r3, r2, asr #16
 800d756:	b292      	uxth	r2, r2
 800d758:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800d75c:	45f4      	cmp	ip, lr
 800d75e:	f844 2b04 	str.w	r2, [r4], #4
 800d762:	ea4f 4323 	mov.w	r3, r3, asr #16
 800d766:	d8e9      	bhi.n	800d73c <__mdiff+0x70>
 800d768:	42af      	cmp	r7, r5
 800d76a:	d917      	bls.n	800d79c <__mdiff+0xd0>
 800d76c:	46a4      	mov	ip, r4
 800d76e:	4629      	mov	r1, r5
 800d770:	f851 eb04 	ldr.w	lr, [r1], #4
 800d774:	fa13 f28e 	uxtah	r2, r3, lr
 800d778:	1413      	asrs	r3, r2, #16
 800d77a:	eb03 431e 	add.w	r3, r3, lr, lsr #16
 800d77e:	b292      	uxth	r2, r2
 800d780:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800d784:	428f      	cmp	r7, r1
 800d786:	f84c 2b04 	str.w	r2, [ip], #4
 800d78a:	ea4f 4323 	mov.w	r3, r3, asr #16
 800d78e:	d8ef      	bhi.n	800d770 <__mdiff+0xa4>
 800d790:	43ed      	mvns	r5, r5
 800d792:	443d      	add	r5, r7
 800d794:	f025 0503 	bic.w	r5, r5, #3
 800d798:	3504      	adds	r5, #4
 800d79a:	442c      	add	r4, r5
 800d79c:	3c04      	subs	r4, #4
 800d79e:	b922      	cbnz	r2, 800d7aa <__mdiff+0xde>
 800d7a0:	f854 3d04 	ldr.w	r3, [r4, #-4]!
 800d7a4:	3e01      	subs	r6, #1
 800d7a6:	2b00      	cmp	r3, #0
 800d7a8:	d0fa      	beq.n	800d7a0 <__mdiff+0xd4>
 800d7aa:	6106      	str	r6, [r0, #16]
 800d7ac:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d7b0:	2100      	movs	r1, #0
 800d7b2:	f7ff fd63 	bl	800d27c <_Balloc>
 800d7b6:	2201      	movs	r2, #1
 800d7b8:	2300      	movs	r3, #0
 800d7ba:	6102      	str	r2, [r0, #16]
 800d7bc:	6143      	str	r3, [r0, #20]
 800d7be:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d7c2:	462c      	mov	r4, r5
 800d7c4:	f04f 0900 	mov.w	r9, #0
 800d7c8:	4615      	mov	r5, r2
 800d7ca:	e7a7      	b.n	800d71c <__mdiff+0x50>
 800d7cc:	463b      	mov	r3, r7
 800d7ce:	f107 0414 	add.w	r4, r7, #20
 800d7d2:	f108 0514 	add.w	r5, r8, #20
 800d7d6:	4647      	mov	r7, r8
 800d7d8:	f04f 0901 	mov.w	r9, #1
 800d7dc:	4698      	mov	r8, r3
 800d7de:	e79d      	b.n	800d71c <__mdiff+0x50>

0800d7e0 <__d2b>:
 800d7e0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d7e4:	b082      	sub	sp, #8
 800d7e6:	2101      	movs	r1, #1
 800d7e8:	461c      	mov	r4, r3
 800d7ea:	f3c3 570a 	ubfx	r7, r3, #20, #11
 800d7ee:	4615      	mov	r5, r2
 800d7f0:	9e08      	ldr	r6, [sp, #32]
 800d7f2:	f7ff fd43 	bl	800d27c <_Balloc>
 800d7f6:	f3c4 0413 	ubfx	r4, r4, #0, #20
 800d7fa:	4680      	mov	r8, r0
 800d7fc:	b10f      	cbz	r7, 800d802 <__d2b+0x22>
 800d7fe:	f444 1480 	orr.w	r4, r4, #1048576	; 0x100000
 800d802:	9401      	str	r4, [sp, #4]
 800d804:	b31d      	cbz	r5, 800d84e <__d2b+0x6e>
 800d806:	a802      	add	r0, sp, #8
 800d808:	f840 5d08 	str.w	r5, [r0, #-8]!
 800d80c:	f7ff fdc6 	bl	800d39c <__lo0bits>
 800d810:	2800      	cmp	r0, #0
 800d812:	d134      	bne.n	800d87e <__d2b+0x9e>
 800d814:	e89d 000c 	ldmia.w	sp, {r2, r3}
 800d818:	f8c8 2014 	str.w	r2, [r8, #20]
 800d81c:	2b00      	cmp	r3, #0
 800d81e:	bf0c      	ite	eq
 800d820:	2101      	moveq	r1, #1
 800d822:	2102      	movne	r1, #2
 800d824:	f8c8 3018 	str.w	r3, [r8, #24]
 800d828:	f8c8 1010 	str.w	r1, [r8, #16]
 800d82c:	b9df      	cbnz	r7, 800d866 <__d2b+0x86>
 800d82e:	eb08 0381 	add.w	r3, r8, r1, lsl #2
 800d832:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800d836:	6030      	str	r0, [r6, #0]
 800d838:	6918      	ldr	r0, [r3, #16]
 800d83a:	f7ff fd8f 	bl	800d35c <__hi0bits>
 800d83e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d840:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 800d844:	6018      	str	r0, [r3, #0]
 800d846:	4640      	mov	r0, r8
 800d848:	b002      	add	sp, #8
 800d84a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d84e:	a801      	add	r0, sp, #4
 800d850:	f7ff fda4 	bl	800d39c <__lo0bits>
 800d854:	9b01      	ldr	r3, [sp, #4]
 800d856:	f8c8 3014 	str.w	r3, [r8, #20]
 800d85a:	2101      	movs	r1, #1
 800d85c:	3020      	adds	r0, #32
 800d85e:	f8c8 1010 	str.w	r1, [r8, #16]
 800d862:	2f00      	cmp	r7, #0
 800d864:	d0e3      	beq.n	800d82e <__d2b+0x4e>
 800d866:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d868:	f2a7 4733 	subw	r7, r7, #1075	; 0x433
 800d86c:	4407      	add	r7, r0
 800d86e:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800d872:	6037      	str	r7, [r6, #0]
 800d874:	6018      	str	r0, [r3, #0]
 800d876:	4640      	mov	r0, r8
 800d878:	b002      	add	sp, #8
 800d87a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d87e:	e89d 000c 	ldmia.w	sp, {r2, r3}
 800d882:	f1c0 0120 	rsb	r1, r0, #32
 800d886:	fa03 f101 	lsl.w	r1, r3, r1
 800d88a:	430a      	orrs	r2, r1
 800d88c:	40c3      	lsrs	r3, r0
 800d88e:	9301      	str	r3, [sp, #4]
 800d890:	f8c8 2014 	str.w	r2, [r8, #20]
 800d894:	e7c2      	b.n	800d81c <__d2b+0x3c>
 800d896:	bf00      	nop

0800d898 <_realloc_r>:
 800d898:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d89c:	4617      	mov	r7, r2
 800d89e:	b083      	sub	sp, #12
 800d8a0:	2900      	cmp	r1, #0
 800d8a2:	f000 80c1 	beq.w	800da28 <_realloc_r+0x190>
 800d8a6:	460e      	mov	r6, r1
 800d8a8:	4681      	mov	r9, r0
 800d8aa:	f107 050b 	add.w	r5, r7, #11
 800d8ae:	f7ff fce1 	bl	800d274 <__malloc_lock>
 800d8b2:	f856 ec04 	ldr.w	lr, [r6, #-4]
 800d8b6:	2d16      	cmp	r5, #22
 800d8b8:	f02e 0403 	bic.w	r4, lr, #3
 800d8bc:	f1a6 0808 	sub.w	r8, r6, #8
 800d8c0:	d840      	bhi.n	800d944 <_realloc_r+0xac>
 800d8c2:	2210      	movs	r2, #16
 800d8c4:	4615      	mov	r5, r2
 800d8c6:	42af      	cmp	r7, r5
 800d8c8:	d841      	bhi.n	800d94e <_realloc_r+0xb6>
 800d8ca:	4294      	cmp	r4, r2
 800d8cc:	da75      	bge.n	800d9ba <_realloc_r+0x122>
 800d8ce:	4bc9      	ldr	r3, [pc, #804]	; (800dbf4 <_realloc_r+0x35c>)
 800d8d0:	6899      	ldr	r1, [r3, #8]
 800d8d2:	eb08 0004 	add.w	r0, r8, r4
 800d8d6:	4288      	cmp	r0, r1
 800d8d8:	6841      	ldr	r1, [r0, #4]
 800d8da:	f000 80d9 	beq.w	800da90 <_realloc_r+0x1f8>
 800d8de:	f021 0301 	bic.w	r3, r1, #1
 800d8e2:	4403      	add	r3, r0
 800d8e4:	685b      	ldr	r3, [r3, #4]
 800d8e6:	07db      	lsls	r3, r3, #31
 800d8e8:	d57d      	bpl.n	800d9e6 <_realloc_r+0x14e>
 800d8ea:	f01e 0f01 	tst.w	lr, #1
 800d8ee:	d035      	beq.n	800d95c <_realloc_r+0xc4>
 800d8f0:	4639      	mov	r1, r7
 800d8f2:	4648      	mov	r0, r9
 800d8f4:	f7ff f9a2 	bl	800cc3c <_malloc_r>
 800d8f8:	4607      	mov	r7, r0
 800d8fa:	b1e0      	cbz	r0, 800d936 <_realloc_r+0x9e>
 800d8fc:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800d900:	f023 0301 	bic.w	r3, r3, #1
 800d904:	4443      	add	r3, r8
 800d906:	f1a0 0208 	sub.w	r2, r0, #8
 800d90a:	429a      	cmp	r2, r3
 800d90c:	f000 8144 	beq.w	800db98 <_realloc_r+0x300>
 800d910:	1f22      	subs	r2, r4, #4
 800d912:	2a24      	cmp	r2, #36	; 0x24
 800d914:	f200 8131 	bhi.w	800db7a <_realloc_r+0x2e2>
 800d918:	2a13      	cmp	r2, #19
 800d91a:	f200 8104 	bhi.w	800db26 <_realloc_r+0x28e>
 800d91e:	4603      	mov	r3, r0
 800d920:	4632      	mov	r2, r6
 800d922:	6811      	ldr	r1, [r2, #0]
 800d924:	6019      	str	r1, [r3, #0]
 800d926:	6851      	ldr	r1, [r2, #4]
 800d928:	6059      	str	r1, [r3, #4]
 800d92a:	6892      	ldr	r2, [r2, #8]
 800d92c:	609a      	str	r2, [r3, #8]
 800d92e:	4631      	mov	r1, r6
 800d930:	4648      	mov	r0, r9
 800d932:	f7fe fe6d 	bl	800c610 <_free_r>
 800d936:	4648      	mov	r0, r9
 800d938:	f7ff fc9e 	bl	800d278 <__malloc_unlock>
 800d93c:	4638      	mov	r0, r7
 800d93e:	b003      	add	sp, #12
 800d940:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d944:	f025 0507 	bic.w	r5, r5, #7
 800d948:	2d00      	cmp	r5, #0
 800d94a:	462a      	mov	r2, r5
 800d94c:	dabb      	bge.n	800d8c6 <_realloc_r+0x2e>
 800d94e:	230c      	movs	r3, #12
 800d950:	2000      	movs	r0, #0
 800d952:	f8c9 3000 	str.w	r3, [r9]
 800d956:	b003      	add	sp, #12
 800d958:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d95c:	f856 3c08 	ldr.w	r3, [r6, #-8]
 800d960:	ebc3 0a08 	rsb	sl, r3, r8
 800d964:	f8da 3004 	ldr.w	r3, [sl, #4]
 800d968:	f023 0c03 	bic.w	ip, r3, #3
 800d96c:	eb04 030c 	add.w	r3, r4, ip
 800d970:	4293      	cmp	r3, r2
 800d972:	dbbd      	blt.n	800d8f0 <_realloc_r+0x58>
 800d974:	4657      	mov	r7, sl
 800d976:	f8da 100c 	ldr.w	r1, [sl, #12]
 800d97a:	f857 0f08 	ldr.w	r0, [r7, #8]!
 800d97e:	1f22      	subs	r2, r4, #4
 800d980:	2a24      	cmp	r2, #36	; 0x24
 800d982:	60c1      	str	r1, [r0, #12]
 800d984:	6088      	str	r0, [r1, #8]
 800d986:	f200 8117 	bhi.w	800dbb8 <_realloc_r+0x320>
 800d98a:	2a13      	cmp	r2, #19
 800d98c:	f240 8112 	bls.w	800dbb4 <_realloc_r+0x31c>
 800d990:	6831      	ldr	r1, [r6, #0]
 800d992:	f8ca 1008 	str.w	r1, [sl, #8]
 800d996:	6871      	ldr	r1, [r6, #4]
 800d998:	f8ca 100c 	str.w	r1, [sl, #12]
 800d99c:	2a1b      	cmp	r2, #27
 800d99e:	f200 812b 	bhi.w	800dbf8 <_realloc_r+0x360>
 800d9a2:	3608      	adds	r6, #8
 800d9a4:	f10a 0210 	add.w	r2, sl, #16
 800d9a8:	6831      	ldr	r1, [r6, #0]
 800d9aa:	6011      	str	r1, [r2, #0]
 800d9ac:	6871      	ldr	r1, [r6, #4]
 800d9ae:	6051      	str	r1, [r2, #4]
 800d9b0:	68b1      	ldr	r1, [r6, #8]
 800d9b2:	6091      	str	r1, [r2, #8]
 800d9b4:	463e      	mov	r6, r7
 800d9b6:	461c      	mov	r4, r3
 800d9b8:	46d0      	mov	r8, sl
 800d9ba:	1b63      	subs	r3, r4, r5
 800d9bc:	2b0f      	cmp	r3, #15
 800d9be:	d81d      	bhi.n	800d9fc <_realloc_r+0x164>
 800d9c0:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800d9c4:	f003 0301 	and.w	r3, r3, #1
 800d9c8:	4323      	orrs	r3, r4
 800d9ca:	4444      	add	r4, r8
 800d9cc:	f8c8 3004 	str.w	r3, [r8, #4]
 800d9d0:	6863      	ldr	r3, [r4, #4]
 800d9d2:	f043 0301 	orr.w	r3, r3, #1
 800d9d6:	6063      	str	r3, [r4, #4]
 800d9d8:	4648      	mov	r0, r9
 800d9da:	f7ff fc4d 	bl	800d278 <__malloc_unlock>
 800d9de:	4630      	mov	r0, r6
 800d9e0:	b003      	add	sp, #12
 800d9e2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d9e6:	f021 0103 	bic.w	r1, r1, #3
 800d9ea:	4421      	add	r1, r4
 800d9ec:	4291      	cmp	r1, r2
 800d9ee:	db21      	blt.n	800da34 <_realloc_r+0x19c>
 800d9f0:	68c3      	ldr	r3, [r0, #12]
 800d9f2:	6882      	ldr	r2, [r0, #8]
 800d9f4:	460c      	mov	r4, r1
 800d9f6:	60d3      	str	r3, [r2, #12]
 800d9f8:	609a      	str	r2, [r3, #8]
 800d9fa:	e7de      	b.n	800d9ba <_realloc_r+0x122>
 800d9fc:	f8d8 2004 	ldr.w	r2, [r8, #4]
 800da00:	eb08 0105 	add.w	r1, r8, r5
 800da04:	f002 0201 	and.w	r2, r2, #1
 800da08:	4315      	orrs	r5, r2
 800da0a:	f043 0201 	orr.w	r2, r3, #1
 800da0e:	440b      	add	r3, r1
 800da10:	f8c8 5004 	str.w	r5, [r8, #4]
 800da14:	604a      	str	r2, [r1, #4]
 800da16:	685a      	ldr	r2, [r3, #4]
 800da18:	f042 0201 	orr.w	r2, r2, #1
 800da1c:	3108      	adds	r1, #8
 800da1e:	605a      	str	r2, [r3, #4]
 800da20:	4648      	mov	r0, r9
 800da22:	f7fe fdf5 	bl	800c610 <_free_r>
 800da26:	e7d7      	b.n	800d9d8 <_realloc_r+0x140>
 800da28:	4611      	mov	r1, r2
 800da2a:	b003      	add	sp, #12
 800da2c:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800da30:	f7ff b904 	b.w	800cc3c <_malloc_r>
 800da34:	f01e 0f01 	tst.w	lr, #1
 800da38:	f47f af5a 	bne.w	800d8f0 <_realloc_r+0x58>
 800da3c:	f856 3c08 	ldr.w	r3, [r6, #-8]
 800da40:	ebc3 0a08 	rsb	sl, r3, r8
 800da44:	f8da 3004 	ldr.w	r3, [sl, #4]
 800da48:	f023 0c03 	bic.w	ip, r3, #3
 800da4c:	eb01 0e0c 	add.w	lr, r1, ip
 800da50:	4596      	cmp	lr, r2
 800da52:	db8b      	blt.n	800d96c <_realloc_r+0xd4>
 800da54:	68c3      	ldr	r3, [r0, #12]
 800da56:	6882      	ldr	r2, [r0, #8]
 800da58:	4657      	mov	r7, sl
 800da5a:	60d3      	str	r3, [r2, #12]
 800da5c:	609a      	str	r2, [r3, #8]
 800da5e:	f857 1f08 	ldr.w	r1, [r7, #8]!
 800da62:	f8da 300c 	ldr.w	r3, [sl, #12]
 800da66:	60cb      	str	r3, [r1, #12]
 800da68:	1f22      	subs	r2, r4, #4
 800da6a:	2a24      	cmp	r2, #36	; 0x24
 800da6c:	6099      	str	r1, [r3, #8]
 800da6e:	f200 8099 	bhi.w	800dba4 <_realloc_r+0x30c>
 800da72:	2a13      	cmp	r2, #19
 800da74:	d962      	bls.n	800db3c <_realloc_r+0x2a4>
 800da76:	6833      	ldr	r3, [r6, #0]
 800da78:	f8ca 3008 	str.w	r3, [sl, #8]
 800da7c:	6873      	ldr	r3, [r6, #4]
 800da7e:	f8ca 300c 	str.w	r3, [sl, #12]
 800da82:	2a1b      	cmp	r2, #27
 800da84:	f200 80a0 	bhi.w	800dbc8 <_realloc_r+0x330>
 800da88:	3608      	adds	r6, #8
 800da8a:	f10a 0310 	add.w	r3, sl, #16
 800da8e:	e056      	b.n	800db3e <_realloc_r+0x2a6>
 800da90:	f021 0b03 	bic.w	fp, r1, #3
 800da94:	44a3      	add	fp, r4
 800da96:	f105 0010 	add.w	r0, r5, #16
 800da9a:	4583      	cmp	fp, r0
 800da9c:	da59      	bge.n	800db52 <_realloc_r+0x2ba>
 800da9e:	f01e 0f01 	tst.w	lr, #1
 800daa2:	f47f af25 	bne.w	800d8f0 <_realloc_r+0x58>
 800daa6:	f856 1c08 	ldr.w	r1, [r6, #-8]
 800daaa:	ebc1 0a08 	rsb	sl, r1, r8
 800daae:	f8da 1004 	ldr.w	r1, [sl, #4]
 800dab2:	f021 0c03 	bic.w	ip, r1, #3
 800dab6:	44e3      	add	fp, ip
 800dab8:	4558      	cmp	r0, fp
 800daba:	f73f af57 	bgt.w	800d96c <_realloc_r+0xd4>
 800dabe:	4657      	mov	r7, sl
 800dac0:	f8da 100c 	ldr.w	r1, [sl, #12]
 800dac4:	f857 0f08 	ldr.w	r0, [r7, #8]!
 800dac8:	1f22      	subs	r2, r4, #4
 800daca:	2a24      	cmp	r2, #36	; 0x24
 800dacc:	60c1      	str	r1, [r0, #12]
 800dace:	6088      	str	r0, [r1, #8]
 800dad0:	f200 80b4 	bhi.w	800dc3c <_realloc_r+0x3a4>
 800dad4:	2a13      	cmp	r2, #19
 800dad6:	f240 80a5 	bls.w	800dc24 <_realloc_r+0x38c>
 800dada:	6831      	ldr	r1, [r6, #0]
 800dadc:	f8ca 1008 	str.w	r1, [sl, #8]
 800dae0:	6871      	ldr	r1, [r6, #4]
 800dae2:	f8ca 100c 	str.w	r1, [sl, #12]
 800dae6:	2a1b      	cmp	r2, #27
 800dae8:	f200 80af 	bhi.w	800dc4a <_realloc_r+0x3b2>
 800daec:	3608      	adds	r6, #8
 800daee:	f10a 0210 	add.w	r2, sl, #16
 800daf2:	6831      	ldr	r1, [r6, #0]
 800daf4:	6011      	str	r1, [r2, #0]
 800daf6:	6871      	ldr	r1, [r6, #4]
 800daf8:	6051      	str	r1, [r2, #4]
 800dafa:	68b1      	ldr	r1, [r6, #8]
 800dafc:	6091      	str	r1, [r2, #8]
 800dafe:	eb0a 0105 	add.w	r1, sl, r5
 800db02:	ebc5 020b 	rsb	r2, r5, fp
 800db06:	f042 0201 	orr.w	r2, r2, #1
 800db0a:	6099      	str	r1, [r3, #8]
 800db0c:	604a      	str	r2, [r1, #4]
 800db0e:	f8da 3004 	ldr.w	r3, [sl, #4]
 800db12:	f003 0301 	and.w	r3, r3, #1
 800db16:	431d      	orrs	r5, r3
 800db18:	4648      	mov	r0, r9
 800db1a:	f8ca 5004 	str.w	r5, [sl, #4]
 800db1e:	f7ff fbab 	bl	800d278 <__malloc_unlock>
 800db22:	4638      	mov	r0, r7
 800db24:	e75c      	b.n	800d9e0 <_realloc_r+0x148>
 800db26:	6833      	ldr	r3, [r6, #0]
 800db28:	6003      	str	r3, [r0, #0]
 800db2a:	6873      	ldr	r3, [r6, #4]
 800db2c:	6043      	str	r3, [r0, #4]
 800db2e:	2a1b      	cmp	r2, #27
 800db30:	d827      	bhi.n	800db82 <_realloc_r+0x2ea>
 800db32:	f100 0308 	add.w	r3, r0, #8
 800db36:	f106 0208 	add.w	r2, r6, #8
 800db3a:	e6f2      	b.n	800d922 <_realloc_r+0x8a>
 800db3c:	463b      	mov	r3, r7
 800db3e:	6832      	ldr	r2, [r6, #0]
 800db40:	601a      	str	r2, [r3, #0]
 800db42:	6872      	ldr	r2, [r6, #4]
 800db44:	605a      	str	r2, [r3, #4]
 800db46:	68b2      	ldr	r2, [r6, #8]
 800db48:	609a      	str	r2, [r3, #8]
 800db4a:	463e      	mov	r6, r7
 800db4c:	4674      	mov	r4, lr
 800db4e:	46d0      	mov	r8, sl
 800db50:	e733      	b.n	800d9ba <_realloc_r+0x122>
 800db52:	eb08 0105 	add.w	r1, r8, r5
 800db56:	ebc5 0b0b 	rsb	fp, r5, fp
 800db5a:	f04b 0201 	orr.w	r2, fp, #1
 800db5e:	6099      	str	r1, [r3, #8]
 800db60:	604a      	str	r2, [r1, #4]
 800db62:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800db66:	f003 0301 	and.w	r3, r3, #1
 800db6a:	431d      	orrs	r5, r3
 800db6c:	4648      	mov	r0, r9
 800db6e:	f846 5c04 	str.w	r5, [r6, #-4]
 800db72:	f7ff fb81 	bl	800d278 <__malloc_unlock>
 800db76:	4630      	mov	r0, r6
 800db78:	e732      	b.n	800d9e0 <_realloc_r+0x148>
 800db7a:	4631      	mov	r1, r6
 800db7c:	f7ff fb16 	bl	800d1ac <memmove>
 800db80:	e6d5      	b.n	800d92e <_realloc_r+0x96>
 800db82:	68b3      	ldr	r3, [r6, #8]
 800db84:	6083      	str	r3, [r0, #8]
 800db86:	68f3      	ldr	r3, [r6, #12]
 800db88:	60c3      	str	r3, [r0, #12]
 800db8a:	2a24      	cmp	r2, #36	; 0x24
 800db8c:	d028      	beq.n	800dbe0 <_realloc_r+0x348>
 800db8e:	f100 0310 	add.w	r3, r0, #16
 800db92:	f106 0210 	add.w	r2, r6, #16
 800db96:	e6c4      	b.n	800d922 <_realloc_r+0x8a>
 800db98:	f850 3c04 	ldr.w	r3, [r0, #-4]
 800db9c:	f023 0303 	bic.w	r3, r3, #3
 800dba0:	441c      	add	r4, r3
 800dba2:	e70a      	b.n	800d9ba <_realloc_r+0x122>
 800dba4:	4631      	mov	r1, r6
 800dba6:	4638      	mov	r0, r7
 800dba8:	4674      	mov	r4, lr
 800dbaa:	46d0      	mov	r8, sl
 800dbac:	f7ff fafe 	bl	800d1ac <memmove>
 800dbb0:	463e      	mov	r6, r7
 800dbb2:	e702      	b.n	800d9ba <_realloc_r+0x122>
 800dbb4:	463a      	mov	r2, r7
 800dbb6:	e6f7      	b.n	800d9a8 <_realloc_r+0x110>
 800dbb8:	4631      	mov	r1, r6
 800dbba:	4638      	mov	r0, r7
 800dbbc:	461c      	mov	r4, r3
 800dbbe:	46d0      	mov	r8, sl
 800dbc0:	f7ff faf4 	bl	800d1ac <memmove>
 800dbc4:	463e      	mov	r6, r7
 800dbc6:	e6f8      	b.n	800d9ba <_realloc_r+0x122>
 800dbc8:	68b3      	ldr	r3, [r6, #8]
 800dbca:	f8ca 3010 	str.w	r3, [sl, #16]
 800dbce:	68f3      	ldr	r3, [r6, #12]
 800dbd0:	f8ca 3014 	str.w	r3, [sl, #20]
 800dbd4:	2a24      	cmp	r2, #36	; 0x24
 800dbd6:	d01b      	beq.n	800dc10 <_realloc_r+0x378>
 800dbd8:	3610      	adds	r6, #16
 800dbda:	f10a 0318 	add.w	r3, sl, #24
 800dbde:	e7ae      	b.n	800db3e <_realloc_r+0x2a6>
 800dbe0:	6933      	ldr	r3, [r6, #16]
 800dbe2:	6103      	str	r3, [r0, #16]
 800dbe4:	6973      	ldr	r3, [r6, #20]
 800dbe6:	6143      	str	r3, [r0, #20]
 800dbe8:	f106 0218 	add.w	r2, r6, #24
 800dbec:	f100 0318 	add.w	r3, r0, #24
 800dbf0:	e697      	b.n	800d922 <_realloc_r+0x8a>
 800dbf2:	bf00      	nop
 800dbf4:	20000464 	.word	0x20000464
 800dbf8:	68b1      	ldr	r1, [r6, #8]
 800dbfa:	f8ca 1010 	str.w	r1, [sl, #16]
 800dbfe:	68f1      	ldr	r1, [r6, #12]
 800dc00:	f8ca 1014 	str.w	r1, [sl, #20]
 800dc04:	2a24      	cmp	r2, #36	; 0x24
 800dc06:	d00f      	beq.n	800dc28 <_realloc_r+0x390>
 800dc08:	3610      	adds	r6, #16
 800dc0a:	f10a 0218 	add.w	r2, sl, #24
 800dc0e:	e6cb      	b.n	800d9a8 <_realloc_r+0x110>
 800dc10:	6933      	ldr	r3, [r6, #16]
 800dc12:	f8ca 3018 	str.w	r3, [sl, #24]
 800dc16:	6973      	ldr	r3, [r6, #20]
 800dc18:	f8ca 301c 	str.w	r3, [sl, #28]
 800dc1c:	3618      	adds	r6, #24
 800dc1e:	f10a 0320 	add.w	r3, sl, #32
 800dc22:	e78c      	b.n	800db3e <_realloc_r+0x2a6>
 800dc24:	463a      	mov	r2, r7
 800dc26:	e764      	b.n	800daf2 <_realloc_r+0x25a>
 800dc28:	6932      	ldr	r2, [r6, #16]
 800dc2a:	f8ca 2018 	str.w	r2, [sl, #24]
 800dc2e:	6972      	ldr	r2, [r6, #20]
 800dc30:	f8ca 201c 	str.w	r2, [sl, #28]
 800dc34:	3618      	adds	r6, #24
 800dc36:	f10a 0220 	add.w	r2, sl, #32
 800dc3a:	e6b5      	b.n	800d9a8 <_realloc_r+0x110>
 800dc3c:	4631      	mov	r1, r6
 800dc3e:	4638      	mov	r0, r7
 800dc40:	9301      	str	r3, [sp, #4]
 800dc42:	f7ff fab3 	bl	800d1ac <memmove>
 800dc46:	9b01      	ldr	r3, [sp, #4]
 800dc48:	e759      	b.n	800dafe <_realloc_r+0x266>
 800dc4a:	68b1      	ldr	r1, [r6, #8]
 800dc4c:	f8ca 1010 	str.w	r1, [sl, #16]
 800dc50:	68f1      	ldr	r1, [r6, #12]
 800dc52:	f8ca 1014 	str.w	r1, [sl, #20]
 800dc56:	2a24      	cmp	r2, #36	; 0x24
 800dc58:	d003      	beq.n	800dc62 <_realloc_r+0x3ca>
 800dc5a:	3610      	adds	r6, #16
 800dc5c:	f10a 0218 	add.w	r2, sl, #24
 800dc60:	e747      	b.n	800daf2 <_realloc_r+0x25a>
 800dc62:	6932      	ldr	r2, [r6, #16]
 800dc64:	f8ca 2018 	str.w	r2, [sl, #24]
 800dc68:	6972      	ldr	r2, [r6, #20]
 800dc6a:	f8ca 201c 	str.w	r2, [sl, #28]
 800dc6e:	3618      	adds	r6, #24
 800dc70:	f10a 0220 	add.w	r2, sl, #32
 800dc74:	e73d      	b.n	800daf2 <_realloc_r+0x25a>
 800dc76:	bf00      	nop

0800dc78 <_sbrk_r>:
 800dc78:	b538      	push	{r3, r4, r5, lr}
 800dc7a:	4c07      	ldr	r4, [pc, #28]	; (800dc98 <_sbrk_r+0x20>)
 800dc7c:	2300      	movs	r3, #0
 800dc7e:	4605      	mov	r5, r0
 800dc80:	4608      	mov	r0, r1
 800dc82:	6023      	str	r3, [r4, #0]
 800dc84:	f7f9 fcee 	bl	8007664 <_sbrk>
 800dc88:	1c43      	adds	r3, r0, #1
 800dc8a:	d000      	beq.n	800dc8e <_sbrk_r+0x16>
 800dc8c:	bd38      	pop	{r3, r4, r5, pc}
 800dc8e:	6823      	ldr	r3, [r4, #0]
 800dc90:	2b00      	cmp	r3, #0
 800dc92:	d0fb      	beq.n	800dc8c <_sbrk_r+0x14>
 800dc94:	602b      	str	r3, [r5, #0]
 800dc96:	bd38      	pop	{r3, r4, r5, pc}
 800dc98:	20003794 	.word	0x20003794

0800dc9c <__sread>:
 800dc9c:	b510      	push	{r4, lr}
 800dc9e:	460c      	mov	r4, r1
 800dca0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800dca4:	f000 fa5c 	bl	800e160 <_read_r>
 800dca8:	2800      	cmp	r0, #0
 800dcaa:	db03      	blt.n	800dcb4 <__sread+0x18>
 800dcac:	6d23      	ldr	r3, [r4, #80]	; 0x50
 800dcae:	4403      	add	r3, r0
 800dcb0:	6523      	str	r3, [r4, #80]	; 0x50
 800dcb2:	bd10      	pop	{r4, pc}
 800dcb4:	89a3      	ldrh	r3, [r4, #12]
 800dcb6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800dcba:	81a3      	strh	r3, [r4, #12]
 800dcbc:	bd10      	pop	{r4, pc}
 800dcbe:	bf00      	nop

0800dcc0 <__swrite>:
 800dcc0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800dcc4:	4616      	mov	r6, r2
 800dcc6:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800dcca:	461f      	mov	r7, r3
 800dccc:	05d3      	lsls	r3, r2, #23
 800dcce:	460c      	mov	r4, r1
 800dcd0:	4605      	mov	r5, r0
 800dcd2:	d507      	bpl.n	800dce4 <__swrite+0x24>
 800dcd4:	2200      	movs	r2, #0
 800dcd6:	2302      	movs	r3, #2
 800dcd8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800dcdc:	f000 fa14 	bl	800e108 <_lseek_r>
 800dce0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800dce4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800dce8:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800dcec:	81a2      	strh	r2, [r4, #12]
 800dcee:	463b      	mov	r3, r7
 800dcf0:	4632      	mov	r2, r6
 800dcf2:	4628      	mov	r0, r5
 800dcf4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800dcf8:	f000 b8da 	b.w	800deb0 <_write_r>

0800dcfc <__sseek>:
 800dcfc:	b510      	push	{r4, lr}
 800dcfe:	460c      	mov	r4, r1
 800dd00:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800dd04:	f000 fa00 	bl	800e108 <_lseek_r>
 800dd08:	89a3      	ldrh	r3, [r4, #12]
 800dd0a:	1c42      	adds	r2, r0, #1
 800dd0c:	bf0e      	itee	eq
 800dd0e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800dd12:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800dd16:	6520      	strne	r0, [r4, #80]	; 0x50
 800dd18:	81a3      	strh	r3, [r4, #12]
 800dd1a:	bd10      	pop	{r4, pc}

0800dd1c <__sclose>:
 800dd1c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800dd20:	f000 b90c 	b.w	800df3c <_close_r>

0800dd24 <__ssprint_r>:
 800dd24:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dd28:	6893      	ldr	r3, [r2, #8]
 800dd2a:	b083      	sub	sp, #12
 800dd2c:	4690      	mov	r8, r2
 800dd2e:	2b00      	cmp	r3, #0
 800dd30:	d072      	beq.n	800de18 <__ssprint_r+0xf4>
 800dd32:	4683      	mov	fp, r0
 800dd34:	f04f 0900 	mov.w	r9, #0
 800dd38:	6816      	ldr	r6, [r2, #0]
 800dd3a:	6808      	ldr	r0, [r1, #0]
 800dd3c:	688b      	ldr	r3, [r1, #8]
 800dd3e:	460d      	mov	r5, r1
 800dd40:	464c      	mov	r4, r9
 800dd42:	2c00      	cmp	r4, #0
 800dd44:	d045      	beq.n	800ddd2 <__ssprint_r+0xae>
 800dd46:	429c      	cmp	r4, r3
 800dd48:	461f      	mov	r7, r3
 800dd4a:	469a      	mov	sl, r3
 800dd4c:	d346      	bcc.n	800dddc <__ssprint_r+0xb8>
 800dd4e:	89ab      	ldrh	r3, [r5, #12]
 800dd50:	f413 6f90 	tst.w	r3, #1152	; 0x480
 800dd54:	d02d      	beq.n	800ddb2 <__ssprint_r+0x8e>
 800dd56:	696f      	ldr	r7, [r5, #20]
 800dd58:	6929      	ldr	r1, [r5, #16]
 800dd5a:	eb07 0747 	add.w	r7, r7, r7, lsl #1
 800dd5e:	ebc1 0a00 	rsb	sl, r1, r0
 800dd62:	eb07 77d7 	add.w	r7, r7, r7, lsr #31
 800dd66:	1c60      	adds	r0, r4, #1
 800dd68:	107f      	asrs	r7, r7, #1
 800dd6a:	4450      	add	r0, sl
 800dd6c:	42b8      	cmp	r0, r7
 800dd6e:	463a      	mov	r2, r7
 800dd70:	bf84      	itt	hi
 800dd72:	4607      	movhi	r7, r0
 800dd74:	463a      	movhi	r2, r7
 800dd76:	055b      	lsls	r3, r3, #21
 800dd78:	d533      	bpl.n	800dde2 <__ssprint_r+0xbe>
 800dd7a:	4611      	mov	r1, r2
 800dd7c:	4658      	mov	r0, fp
 800dd7e:	f7fe ff5d 	bl	800cc3c <_malloc_r>
 800dd82:	2800      	cmp	r0, #0
 800dd84:	d037      	beq.n	800ddf6 <__ssprint_r+0xd2>
 800dd86:	4652      	mov	r2, sl
 800dd88:	6929      	ldr	r1, [r5, #16]
 800dd8a:	9001      	str	r0, [sp, #4]
 800dd8c:	f7f2 fc4a 	bl	8000624 <memcpy>
 800dd90:	89aa      	ldrh	r2, [r5, #12]
 800dd92:	9b01      	ldr	r3, [sp, #4]
 800dd94:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
 800dd98:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800dd9c:	81aa      	strh	r2, [r5, #12]
 800dd9e:	ebca 0207 	rsb	r2, sl, r7
 800dda2:	eb03 000a 	add.w	r0, r3, sl
 800dda6:	616f      	str	r7, [r5, #20]
 800dda8:	612b      	str	r3, [r5, #16]
 800ddaa:	6028      	str	r0, [r5, #0]
 800ddac:	60aa      	str	r2, [r5, #8]
 800ddae:	4627      	mov	r7, r4
 800ddb0:	46a2      	mov	sl, r4
 800ddb2:	4652      	mov	r2, sl
 800ddb4:	4649      	mov	r1, r9
 800ddb6:	f7ff f9f9 	bl	800d1ac <memmove>
 800ddba:	f8d8 2008 	ldr.w	r2, [r8, #8]
 800ddbe:	68ab      	ldr	r3, [r5, #8]
 800ddc0:	6828      	ldr	r0, [r5, #0]
 800ddc2:	1bdb      	subs	r3, r3, r7
 800ddc4:	4450      	add	r0, sl
 800ddc6:	1b14      	subs	r4, r2, r4
 800ddc8:	60ab      	str	r3, [r5, #8]
 800ddca:	6028      	str	r0, [r5, #0]
 800ddcc:	f8c8 4008 	str.w	r4, [r8, #8]
 800ddd0:	b314      	cbz	r4, 800de18 <__ssprint_r+0xf4>
 800ddd2:	f8d6 9000 	ldr.w	r9, [r6]
 800ddd6:	6874      	ldr	r4, [r6, #4]
 800ddd8:	3608      	adds	r6, #8
 800ddda:	e7b2      	b.n	800dd42 <__ssprint_r+0x1e>
 800dddc:	4627      	mov	r7, r4
 800ddde:	46a2      	mov	sl, r4
 800dde0:	e7e7      	b.n	800ddb2 <__ssprint_r+0x8e>
 800dde2:	4658      	mov	r0, fp
 800dde4:	f7ff fd58 	bl	800d898 <_realloc_r>
 800dde8:	4603      	mov	r3, r0
 800ddea:	2800      	cmp	r0, #0
 800ddec:	d1d7      	bne.n	800dd9e <__ssprint_r+0x7a>
 800ddee:	6929      	ldr	r1, [r5, #16]
 800ddf0:	4658      	mov	r0, fp
 800ddf2:	f7fe fc0d 	bl	800c610 <_free_r>
 800ddf6:	230c      	movs	r3, #12
 800ddf8:	f8cb 3000 	str.w	r3, [fp]
 800ddfc:	89ab      	ldrh	r3, [r5, #12]
 800ddfe:	2200      	movs	r2, #0
 800de00:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800de04:	f04f 30ff 	mov.w	r0, #4294967295
 800de08:	81ab      	strh	r3, [r5, #12]
 800de0a:	f8c8 2008 	str.w	r2, [r8, #8]
 800de0e:	f8c8 2004 	str.w	r2, [r8, #4]
 800de12:	b003      	add	sp, #12
 800de14:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800de18:	2000      	movs	r0, #0
 800de1a:	f8c8 0004 	str.w	r0, [r8, #4]
 800de1e:	b003      	add	sp, #12
 800de20:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800de24 <__sprint_r.part.0>:
 800de24:	6e4b      	ldr	r3, [r1, #100]	; 0x64
 800de26:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800de2a:	049c      	lsls	r4, r3, #18
 800de2c:	4692      	mov	sl, r2
 800de2e:	d52c      	bpl.n	800de8a <__sprint_r.part.0+0x66>
 800de30:	6893      	ldr	r3, [r2, #8]
 800de32:	6812      	ldr	r2, [r2, #0]
 800de34:	b33b      	cbz	r3, 800de86 <__sprint_r.part.0+0x62>
 800de36:	460f      	mov	r7, r1
 800de38:	4680      	mov	r8, r0
 800de3a:	f102 0908 	add.w	r9, r2, #8
 800de3e:	e919 0060 	ldmdb	r9, {r5, r6}
 800de42:	08b6      	lsrs	r6, r6, #2
 800de44:	d017      	beq.n	800de76 <__sprint_r.part.0+0x52>
 800de46:	3d04      	subs	r5, #4
 800de48:	2400      	movs	r4, #0
 800de4a:	e001      	b.n	800de50 <__sprint_r.part.0+0x2c>
 800de4c:	42a6      	cmp	r6, r4
 800de4e:	d010      	beq.n	800de72 <__sprint_r.part.0+0x4e>
 800de50:	463a      	mov	r2, r7
 800de52:	f855 1f04 	ldr.w	r1, [r5, #4]!
 800de56:	4640      	mov	r0, r8
 800de58:	f000 f910 	bl	800e07c <_fputwc_r>
 800de5c:	1c43      	adds	r3, r0, #1
 800de5e:	f104 0401 	add.w	r4, r4, #1
 800de62:	d1f3      	bne.n	800de4c <__sprint_r.part.0+0x28>
 800de64:	2300      	movs	r3, #0
 800de66:	f8ca 3008 	str.w	r3, [sl, #8]
 800de6a:	f8ca 3004 	str.w	r3, [sl, #4]
 800de6e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800de72:	f8da 3008 	ldr.w	r3, [sl, #8]
 800de76:	eba3 0386 	sub.w	r3, r3, r6, lsl #2
 800de7a:	f8ca 3008 	str.w	r3, [sl, #8]
 800de7e:	f109 0908 	add.w	r9, r9, #8
 800de82:	2b00      	cmp	r3, #0
 800de84:	d1db      	bne.n	800de3e <__sprint_r.part.0+0x1a>
 800de86:	2000      	movs	r0, #0
 800de88:	e7ec      	b.n	800de64 <__sprint_r.part.0+0x40>
 800de8a:	f7fe fca9 	bl	800c7e0 <__sfvwrite_r>
 800de8e:	2300      	movs	r3, #0
 800de90:	f8ca 3008 	str.w	r3, [sl, #8]
 800de94:	f8ca 3004 	str.w	r3, [sl, #4]
 800de98:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

0800de9c <__sprint_r>:
 800de9c:	6893      	ldr	r3, [r2, #8]
 800de9e:	b10b      	cbz	r3, 800dea4 <__sprint_r+0x8>
 800dea0:	f7ff bfc0 	b.w	800de24 <__sprint_r.part.0>
 800dea4:	b410      	push	{r4}
 800dea6:	4618      	mov	r0, r3
 800dea8:	6053      	str	r3, [r2, #4]
 800deaa:	bc10      	pop	{r4}
 800deac:	4770      	bx	lr
 800deae:	bf00      	nop

0800deb0 <_write_r>:
 800deb0:	b570      	push	{r4, r5, r6, lr}
 800deb2:	460d      	mov	r5, r1
 800deb4:	4c08      	ldr	r4, [pc, #32]	; (800ded8 <_write_r+0x28>)
 800deb6:	4611      	mov	r1, r2
 800deb8:	4606      	mov	r6, r0
 800deba:	461a      	mov	r2, r3
 800debc:	4628      	mov	r0, r5
 800debe:	2300      	movs	r3, #0
 800dec0:	6023      	str	r3, [r4, #0]
 800dec2:	f7f9 fb51 	bl	8007568 <_write>
 800dec6:	1c43      	adds	r3, r0, #1
 800dec8:	d000      	beq.n	800decc <_write_r+0x1c>
 800deca:	bd70      	pop	{r4, r5, r6, pc}
 800decc:	6823      	ldr	r3, [r4, #0]
 800dece:	2b00      	cmp	r3, #0
 800ded0:	d0fb      	beq.n	800deca <_write_r+0x1a>
 800ded2:	6033      	str	r3, [r6, #0]
 800ded4:	bd70      	pop	{r4, r5, r6, pc}
 800ded6:	bf00      	nop
 800ded8:	20003794 	.word	0x20003794

0800dedc <_calloc_r>:
 800dedc:	b510      	push	{r4, lr}
 800dede:	fb02 f101 	mul.w	r1, r2, r1
 800dee2:	f7fe feab 	bl	800cc3c <_malloc_r>
 800dee6:	4604      	mov	r4, r0
 800dee8:	b1d8      	cbz	r0, 800df22 <_calloc_r+0x46>
 800deea:	f850 2c04 	ldr.w	r2, [r0, #-4]
 800deee:	f022 0203 	bic.w	r2, r2, #3
 800def2:	3a04      	subs	r2, #4
 800def4:	2a24      	cmp	r2, #36	; 0x24
 800def6:	d818      	bhi.n	800df2a <_calloc_r+0x4e>
 800def8:	2a13      	cmp	r2, #19
 800defa:	d914      	bls.n	800df26 <_calloc_r+0x4a>
 800defc:	2300      	movs	r3, #0
 800defe:	2a1b      	cmp	r2, #27
 800df00:	6003      	str	r3, [r0, #0]
 800df02:	6043      	str	r3, [r0, #4]
 800df04:	d916      	bls.n	800df34 <_calloc_r+0x58>
 800df06:	2a24      	cmp	r2, #36	; 0x24
 800df08:	6083      	str	r3, [r0, #8]
 800df0a:	60c3      	str	r3, [r0, #12]
 800df0c:	bf11      	iteee	ne
 800df0e:	f100 0210 	addne.w	r2, r0, #16
 800df12:	6103      	streq	r3, [r0, #16]
 800df14:	6143      	streq	r3, [r0, #20]
 800df16:	f100 0218 	addeq.w	r2, r0, #24
 800df1a:	2300      	movs	r3, #0
 800df1c:	6013      	str	r3, [r2, #0]
 800df1e:	6053      	str	r3, [r2, #4]
 800df20:	6093      	str	r3, [r2, #8]
 800df22:	4620      	mov	r0, r4
 800df24:	bd10      	pop	{r4, pc}
 800df26:	4602      	mov	r2, r0
 800df28:	e7f7      	b.n	800df1a <_calloc_r+0x3e>
 800df2a:	2100      	movs	r1, #0
 800df2c:	f7fa f9e8 	bl	8008300 <memset>
 800df30:	4620      	mov	r0, r4
 800df32:	bd10      	pop	{r4, pc}
 800df34:	f100 0208 	add.w	r2, r0, #8
 800df38:	e7ef      	b.n	800df1a <_calloc_r+0x3e>
 800df3a:	bf00      	nop

0800df3c <_close_r>:
 800df3c:	b538      	push	{r3, r4, r5, lr}
 800df3e:	4c07      	ldr	r4, [pc, #28]	; (800df5c <_close_r+0x20>)
 800df40:	2300      	movs	r3, #0
 800df42:	4605      	mov	r5, r0
 800df44:	4608      	mov	r0, r1
 800df46:	6023      	str	r3, [r4, #0]
 800df48:	f7f9 fb72 	bl	8007630 <_close>
 800df4c:	1c43      	adds	r3, r0, #1
 800df4e:	d000      	beq.n	800df52 <_close_r+0x16>
 800df50:	bd38      	pop	{r3, r4, r5, pc}
 800df52:	6823      	ldr	r3, [r4, #0]
 800df54:	2b00      	cmp	r3, #0
 800df56:	d0fb      	beq.n	800df50 <_close_r+0x14>
 800df58:	602b      	str	r3, [r5, #0]
 800df5a:	bd38      	pop	{r3, r4, r5, pc}
 800df5c:	20003794 	.word	0x20003794

0800df60 <_fclose_r>:
 800df60:	2900      	cmp	r1, #0
 800df62:	d03d      	beq.n	800dfe0 <_fclose_r+0x80>
 800df64:	b570      	push	{r4, r5, r6, lr}
 800df66:	4605      	mov	r5, r0
 800df68:	460c      	mov	r4, r1
 800df6a:	b108      	cbz	r0, 800df70 <_fclose_r+0x10>
 800df6c:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800df6e:	b37b      	cbz	r3, 800dfd0 <_fclose_r+0x70>
 800df70:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800df74:	b90b      	cbnz	r3, 800df7a <_fclose_r+0x1a>
 800df76:	2000      	movs	r0, #0
 800df78:	bd70      	pop	{r4, r5, r6, pc}
 800df7a:	4621      	mov	r1, r4
 800df7c:	4628      	mov	r0, r5
 800df7e:	f7fe f9b7 	bl	800c2f0 <__sflush_r>
 800df82:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800df84:	4606      	mov	r6, r0
 800df86:	b133      	cbz	r3, 800df96 <_fclose_r+0x36>
 800df88:	69e1      	ldr	r1, [r4, #28]
 800df8a:	4628      	mov	r0, r5
 800df8c:	4798      	blx	r3
 800df8e:	2800      	cmp	r0, #0
 800df90:	bfb8      	it	lt
 800df92:	f04f 36ff 	movlt.w	r6, #4294967295
 800df96:	89a3      	ldrh	r3, [r4, #12]
 800df98:	061b      	lsls	r3, r3, #24
 800df9a:	d41c      	bmi.n	800dfd6 <_fclose_r+0x76>
 800df9c:	6b21      	ldr	r1, [r4, #48]	; 0x30
 800df9e:	b141      	cbz	r1, 800dfb2 <_fclose_r+0x52>
 800dfa0:	f104 0340 	add.w	r3, r4, #64	; 0x40
 800dfa4:	4299      	cmp	r1, r3
 800dfa6:	d002      	beq.n	800dfae <_fclose_r+0x4e>
 800dfa8:	4628      	mov	r0, r5
 800dfaa:	f7fe fb31 	bl	800c610 <_free_r>
 800dfae:	2300      	movs	r3, #0
 800dfb0:	6323      	str	r3, [r4, #48]	; 0x30
 800dfb2:	6c61      	ldr	r1, [r4, #68]	; 0x44
 800dfb4:	b121      	cbz	r1, 800dfc0 <_fclose_r+0x60>
 800dfb6:	4628      	mov	r0, r5
 800dfb8:	f7fe fb2a 	bl	800c610 <_free_r>
 800dfbc:	2300      	movs	r3, #0
 800dfbe:	6463      	str	r3, [r4, #68]	; 0x44
 800dfc0:	f7fe fad4 	bl	800c56c <__sfp_lock_acquire>
 800dfc4:	2300      	movs	r3, #0
 800dfc6:	81a3      	strh	r3, [r4, #12]
 800dfc8:	f7fe fad2 	bl	800c570 <__sfp_lock_release>
 800dfcc:	4630      	mov	r0, r6
 800dfce:	bd70      	pop	{r4, r5, r6, pc}
 800dfd0:	f7fe fac6 	bl	800c560 <__sinit>
 800dfd4:	e7cc      	b.n	800df70 <_fclose_r+0x10>
 800dfd6:	6921      	ldr	r1, [r4, #16]
 800dfd8:	4628      	mov	r0, r5
 800dfda:	f7fe fb19 	bl	800c610 <_free_r>
 800dfde:	e7dd      	b.n	800df9c <_fclose_r+0x3c>
 800dfe0:	2000      	movs	r0, #0
 800dfe2:	4770      	bx	lr

0800dfe4 <__fputwc>:
 800dfe4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800dfe8:	b082      	sub	sp, #8
 800dfea:	4680      	mov	r8, r0
 800dfec:	4689      	mov	r9, r1
 800dfee:	4614      	mov	r4, r2
 800dff0:	f000 f87c 	bl	800e0ec <__locale_mb_cur_max>
 800dff4:	2801      	cmp	r0, #1
 800dff6:	d033      	beq.n	800e060 <__fputwc+0x7c>
 800dff8:	f104 035c 	add.w	r3, r4, #92	; 0x5c
 800dffc:	464a      	mov	r2, r9
 800dffe:	a901      	add	r1, sp, #4
 800e000:	4640      	mov	r0, r8
 800e002:	f000 f919 	bl	800e238 <_wcrtomb_r>
 800e006:	f1b0 3fff 	cmp.w	r0, #4294967295
 800e00a:	4682      	mov	sl, r0
 800e00c:	d021      	beq.n	800e052 <__fputwc+0x6e>
 800e00e:	b388      	cbz	r0, 800e074 <__fputwc+0x90>
 800e010:	f89d 6004 	ldrb.w	r6, [sp, #4]
 800e014:	2500      	movs	r5, #0
 800e016:	e008      	b.n	800e02a <__fputwc+0x46>
 800e018:	6823      	ldr	r3, [r4, #0]
 800e01a:	1c5a      	adds	r2, r3, #1
 800e01c:	6022      	str	r2, [r4, #0]
 800e01e:	701e      	strb	r6, [r3, #0]
 800e020:	3501      	adds	r5, #1
 800e022:	4555      	cmp	r5, sl
 800e024:	d226      	bcs.n	800e074 <__fputwc+0x90>
 800e026:	ab01      	add	r3, sp, #4
 800e028:	5d5e      	ldrb	r6, [r3, r5]
 800e02a:	68a3      	ldr	r3, [r4, #8]
 800e02c:	3b01      	subs	r3, #1
 800e02e:	2b00      	cmp	r3, #0
 800e030:	60a3      	str	r3, [r4, #8]
 800e032:	daf1      	bge.n	800e018 <__fputwc+0x34>
 800e034:	69a7      	ldr	r7, [r4, #24]
 800e036:	42bb      	cmp	r3, r7
 800e038:	4631      	mov	r1, r6
 800e03a:	4622      	mov	r2, r4
 800e03c:	4640      	mov	r0, r8
 800e03e:	db01      	blt.n	800e044 <__fputwc+0x60>
 800e040:	2e0a      	cmp	r6, #10
 800e042:	d1e9      	bne.n	800e018 <__fputwc+0x34>
 800e044:	f000 f8a2 	bl	800e18c <__swbuf_r>
 800e048:	1c43      	adds	r3, r0, #1
 800e04a:	d1e9      	bne.n	800e020 <__fputwc+0x3c>
 800e04c:	b002      	add	sp, #8
 800e04e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e052:	89a3      	ldrh	r3, [r4, #12]
 800e054:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800e058:	81a3      	strh	r3, [r4, #12]
 800e05a:	b002      	add	sp, #8
 800e05c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e060:	f109 33ff 	add.w	r3, r9, #4294967295
 800e064:	2bfe      	cmp	r3, #254	; 0xfe
 800e066:	d8c7      	bhi.n	800dff8 <__fputwc+0x14>
 800e068:	fa5f f689 	uxtb.w	r6, r9
 800e06c:	4682      	mov	sl, r0
 800e06e:	f88d 6004 	strb.w	r6, [sp, #4]
 800e072:	e7cf      	b.n	800e014 <__fputwc+0x30>
 800e074:	4648      	mov	r0, r9
 800e076:	b002      	add	sp, #8
 800e078:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

0800e07c <_fputwc_r>:
 800e07c:	f9b2 300c 	ldrsh.w	r3, [r2, #12]
 800e080:	f413 5f00 	tst.w	r3, #8192	; 0x2000
 800e084:	d10a      	bne.n	800e09c <_fputwc_r+0x20>
 800e086:	b410      	push	{r4}
 800e088:	6e54      	ldr	r4, [r2, #100]	; 0x64
 800e08a:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800e08e:	f444 5400 	orr.w	r4, r4, #8192	; 0x2000
 800e092:	6654      	str	r4, [r2, #100]	; 0x64
 800e094:	8193      	strh	r3, [r2, #12]
 800e096:	bc10      	pop	{r4}
 800e098:	f7ff bfa4 	b.w	800dfe4 <__fputwc>
 800e09c:	f7ff bfa2 	b.w	800dfe4 <__fputwc>

0800e0a0 <_fstat_r>:
 800e0a0:	b538      	push	{r3, r4, r5, lr}
 800e0a2:	460b      	mov	r3, r1
 800e0a4:	4c07      	ldr	r4, [pc, #28]	; (800e0c4 <_fstat_r+0x24>)
 800e0a6:	4605      	mov	r5, r0
 800e0a8:	4611      	mov	r1, r2
 800e0aa:	4618      	mov	r0, r3
 800e0ac:	2300      	movs	r3, #0
 800e0ae:	6023      	str	r3, [r4, #0]
 800e0b0:	f7f9 fac6 	bl	8007640 <_fstat>
 800e0b4:	1c43      	adds	r3, r0, #1
 800e0b6:	d000      	beq.n	800e0ba <_fstat_r+0x1a>
 800e0b8:	bd38      	pop	{r3, r4, r5, pc}
 800e0ba:	6823      	ldr	r3, [r4, #0]
 800e0bc:	2b00      	cmp	r3, #0
 800e0be:	d0fb      	beq.n	800e0b8 <_fstat_r+0x18>
 800e0c0:	602b      	str	r3, [r5, #0]
 800e0c2:	bd38      	pop	{r3, r4, r5, pc}
 800e0c4:	20003794 	.word	0x20003794

0800e0c8 <_isatty_r>:
 800e0c8:	b538      	push	{r3, r4, r5, lr}
 800e0ca:	4c07      	ldr	r4, [pc, #28]	; (800e0e8 <_isatty_r+0x20>)
 800e0cc:	2300      	movs	r3, #0
 800e0ce:	4605      	mov	r5, r0
 800e0d0:	4608      	mov	r0, r1
 800e0d2:	6023      	str	r3, [r4, #0]
 800e0d4:	f7f9 fb04 	bl	80076e0 <_isatty>
 800e0d8:	1c43      	adds	r3, r0, #1
 800e0da:	d000      	beq.n	800e0de <_isatty_r+0x16>
 800e0dc:	bd38      	pop	{r3, r4, r5, pc}
 800e0de:	6823      	ldr	r3, [r4, #0]
 800e0e0:	2b00      	cmp	r3, #0
 800e0e2:	d0fb      	beq.n	800e0dc <_isatty_r+0x14>
 800e0e4:	602b      	str	r3, [r5, #0]
 800e0e6:	bd38      	pop	{r3, r4, r5, pc}
 800e0e8:	20003794 	.word	0x20003794

0800e0ec <__locale_mb_cur_max>:
 800e0ec:	4b04      	ldr	r3, [pc, #16]	; (800e100 <__locale_mb_cur_max+0x14>)
 800e0ee:	4a05      	ldr	r2, [pc, #20]	; (800e104 <__locale_mb_cur_max+0x18>)
 800e0f0:	681b      	ldr	r3, [r3, #0]
 800e0f2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e0f4:	2b00      	cmp	r3, #0
 800e0f6:	bf08      	it	eq
 800e0f8:	4613      	moveq	r3, r2
 800e0fa:	f893 0128 	ldrb.w	r0, [r3, #296]	; 0x128
 800e0fe:	4770      	bx	lr
 800e100:	20000460 	.word	0x20000460
 800e104:	20000874 	.word	0x20000874

0800e108 <_lseek_r>:
 800e108:	b570      	push	{r4, r5, r6, lr}
 800e10a:	460d      	mov	r5, r1
 800e10c:	4c08      	ldr	r4, [pc, #32]	; (800e130 <_lseek_r+0x28>)
 800e10e:	4611      	mov	r1, r2
 800e110:	4606      	mov	r6, r0
 800e112:	461a      	mov	r2, r3
 800e114:	4628      	mov	r0, r5
 800e116:	2300      	movs	r3, #0
 800e118:	6023      	str	r3, [r4, #0]
 800e11a:	f7f9 fa6f 	bl	80075fc <_lseek>
 800e11e:	1c43      	adds	r3, r0, #1
 800e120:	d000      	beq.n	800e124 <_lseek_r+0x1c>
 800e122:	bd70      	pop	{r4, r5, r6, pc}
 800e124:	6823      	ldr	r3, [r4, #0]
 800e126:	2b00      	cmp	r3, #0
 800e128:	d0fb      	beq.n	800e122 <_lseek_r+0x1a>
 800e12a:	6033      	str	r3, [r6, #0]
 800e12c:	bd70      	pop	{r4, r5, r6, pc}
 800e12e:	bf00      	nop
 800e130:	20003794 	.word	0x20003794

0800e134 <__ascii_mbtowc>:
 800e134:	b082      	sub	sp, #8
 800e136:	b149      	cbz	r1, 800e14c <__ascii_mbtowc+0x18>
 800e138:	b15a      	cbz	r2, 800e152 <__ascii_mbtowc+0x1e>
 800e13a:	b16b      	cbz	r3, 800e158 <__ascii_mbtowc+0x24>
 800e13c:	7813      	ldrb	r3, [r2, #0]
 800e13e:	600b      	str	r3, [r1, #0]
 800e140:	7812      	ldrb	r2, [r2, #0]
 800e142:	1c10      	adds	r0, r2, #0
 800e144:	bf18      	it	ne
 800e146:	2001      	movne	r0, #1
 800e148:	b002      	add	sp, #8
 800e14a:	4770      	bx	lr
 800e14c:	a901      	add	r1, sp, #4
 800e14e:	2a00      	cmp	r2, #0
 800e150:	d1f3      	bne.n	800e13a <__ascii_mbtowc+0x6>
 800e152:	4610      	mov	r0, r2
 800e154:	b002      	add	sp, #8
 800e156:	4770      	bx	lr
 800e158:	f06f 0001 	mvn.w	r0, #1
 800e15c:	e7f4      	b.n	800e148 <__ascii_mbtowc+0x14>
 800e15e:	bf00      	nop

0800e160 <_read_r>:
 800e160:	b570      	push	{r4, r5, r6, lr}
 800e162:	460d      	mov	r5, r1
 800e164:	4c08      	ldr	r4, [pc, #32]	; (800e188 <_read_r+0x28>)
 800e166:	4611      	mov	r1, r2
 800e168:	4606      	mov	r6, r0
 800e16a:	461a      	mov	r2, r3
 800e16c:	4628      	mov	r0, r5
 800e16e:	2300      	movs	r3, #0
 800e170:	6023      	str	r3, [r4, #0]
 800e172:	f7f9 fa51 	bl	8007618 <_read>
 800e176:	1c43      	adds	r3, r0, #1
 800e178:	d000      	beq.n	800e17c <_read_r+0x1c>
 800e17a:	bd70      	pop	{r4, r5, r6, pc}
 800e17c:	6823      	ldr	r3, [r4, #0]
 800e17e:	2b00      	cmp	r3, #0
 800e180:	d0fb      	beq.n	800e17a <_read_r+0x1a>
 800e182:	6033      	str	r3, [r6, #0]
 800e184:	bd70      	pop	{r4, r5, r6, pc}
 800e186:	bf00      	nop
 800e188:	20003794 	.word	0x20003794

0800e18c <__swbuf_r>:
 800e18c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e18e:	460d      	mov	r5, r1
 800e190:	4614      	mov	r4, r2
 800e192:	4606      	mov	r6, r0
 800e194:	b110      	cbz	r0, 800e19c <__swbuf_r+0x10>
 800e196:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800e198:	2b00      	cmp	r3, #0
 800e19a:	d04a      	beq.n	800e232 <__swbuf_r+0xa6>
 800e19c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800e1a0:	69a3      	ldr	r3, [r4, #24]
 800e1a2:	60a3      	str	r3, [r4, #8]
 800e1a4:	b291      	uxth	r1, r2
 800e1a6:	0708      	lsls	r0, r1, #28
 800e1a8:	d538      	bpl.n	800e21c <__swbuf_r+0x90>
 800e1aa:	6923      	ldr	r3, [r4, #16]
 800e1ac:	2b00      	cmp	r3, #0
 800e1ae:	d035      	beq.n	800e21c <__swbuf_r+0x90>
 800e1b0:	0489      	lsls	r1, r1, #18
 800e1b2:	b2ef      	uxtb	r7, r5
 800e1b4:	d515      	bpl.n	800e1e2 <__swbuf_r+0x56>
 800e1b6:	6822      	ldr	r2, [r4, #0]
 800e1b8:	6961      	ldr	r1, [r4, #20]
 800e1ba:	1ad3      	subs	r3, r2, r3
 800e1bc:	428b      	cmp	r3, r1
 800e1be:	da1c      	bge.n	800e1fa <__swbuf_r+0x6e>
 800e1c0:	3301      	adds	r3, #1
 800e1c2:	68a1      	ldr	r1, [r4, #8]
 800e1c4:	1c50      	adds	r0, r2, #1
 800e1c6:	3901      	subs	r1, #1
 800e1c8:	60a1      	str	r1, [r4, #8]
 800e1ca:	6020      	str	r0, [r4, #0]
 800e1cc:	7015      	strb	r5, [r2, #0]
 800e1ce:	6962      	ldr	r2, [r4, #20]
 800e1d0:	429a      	cmp	r2, r3
 800e1d2:	d01a      	beq.n	800e20a <__swbuf_r+0x7e>
 800e1d4:	89a3      	ldrh	r3, [r4, #12]
 800e1d6:	07db      	lsls	r3, r3, #31
 800e1d8:	d501      	bpl.n	800e1de <__swbuf_r+0x52>
 800e1da:	2f0a      	cmp	r7, #10
 800e1dc:	d015      	beq.n	800e20a <__swbuf_r+0x7e>
 800e1de:	4638      	mov	r0, r7
 800e1e0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e1e2:	6e61      	ldr	r1, [r4, #100]	; 0x64
 800e1e4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800e1e8:	f421 5100 	bic.w	r1, r1, #8192	; 0x2000
 800e1ec:	81a2      	strh	r2, [r4, #12]
 800e1ee:	6822      	ldr	r2, [r4, #0]
 800e1f0:	6661      	str	r1, [r4, #100]	; 0x64
 800e1f2:	6961      	ldr	r1, [r4, #20]
 800e1f4:	1ad3      	subs	r3, r2, r3
 800e1f6:	428b      	cmp	r3, r1
 800e1f8:	dbe2      	blt.n	800e1c0 <__swbuf_r+0x34>
 800e1fa:	4621      	mov	r1, r4
 800e1fc:	4630      	mov	r0, r6
 800e1fe:	f7fe f91b 	bl	800c438 <_fflush_r>
 800e202:	b940      	cbnz	r0, 800e216 <__swbuf_r+0x8a>
 800e204:	6822      	ldr	r2, [r4, #0]
 800e206:	2301      	movs	r3, #1
 800e208:	e7db      	b.n	800e1c2 <__swbuf_r+0x36>
 800e20a:	4621      	mov	r1, r4
 800e20c:	4630      	mov	r0, r6
 800e20e:	f7fe f913 	bl	800c438 <_fflush_r>
 800e212:	2800      	cmp	r0, #0
 800e214:	d0e3      	beq.n	800e1de <__swbuf_r+0x52>
 800e216:	f04f 37ff 	mov.w	r7, #4294967295
 800e21a:	e7e0      	b.n	800e1de <__swbuf_r+0x52>
 800e21c:	4621      	mov	r1, r4
 800e21e:	4630      	mov	r0, r6
 800e220:	f7fd f840 	bl	800b2a4 <__swsetup_r>
 800e224:	2800      	cmp	r0, #0
 800e226:	d1f6      	bne.n	800e216 <__swbuf_r+0x8a>
 800e228:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800e22c:	6923      	ldr	r3, [r4, #16]
 800e22e:	b291      	uxth	r1, r2
 800e230:	e7be      	b.n	800e1b0 <__swbuf_r+0x24>
 800e232:	f7fe f995 	bl	800c560 <__sinit>
 800e236:	e7b1      	b.n	800e19c <__swbuf_r+0x10>

0800e238 <_wcrtomb_r>:
 800e238:	b5f0      	push	{r4, r5, r6, r7, lr}
 800e23a:	4606      	mov	r6, r0
 800e23c:	b085      	sub	sp, #20
 800e23e:	461f      	mov	r7, r3
 800e240:	b189      	cbz	r1, 800e266 <_wcrtomb_r+0x2e>
 800e242:	4c10      	ldr	r4, [pc, #64]	; (800e284 <_wcrtomb_r+0x4c>)
 800e244:	4d10      	ldr	r5, [pc, #64]	; (800e288 <_wcrtomb_r+0x50>)
 800e246:	6824      	ldr	r4, [r4, #0]
 800e248:	6b64      	ldr	r4, [r4, #52]	; 0x34
 800e24a:	2c00      	cmp	r4, #0
 800e24c:	bf08      	it	eq
 800e24e:	462c      	moveq	r4, r5
 800e250:	f8d4 40e0 	ldr.w	r4, [r4, #224]	; 0xe0
 800e254:	47a0      	blx	r4
 800e256:	1c43      	adds	r3, r0, #1
 800e258:	d103      	bne.n	800e262 <_wcrtomb_r+0x2a>
 800e25a:	2200      	movs	r2, #0
 800e25c:	238a      	movs	r3, #138	; 0x8a
 800e25e:	603a      	str	r2, [r7, #0]
 800e260:	6033      	str	r3, [r6, #0]
 800e262:	b005      	add	sp, #20
 800e264:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e266:	460c      	mov	r4, r1
 800e268:	4906      	ldr	r1, [pc, #24]	; (800e284 <_wcrtomb_r+0x4c>)
 800e26a:	4a07      	ldr	r2, [pc, #28]	; (800e288 <_wcrtomb_r+0x50>)
 800e26c:	6809      	ldr	r1, [r1, #0]
 800e26e:	6b49      	ldr	r1, [r1, #52]	; 0x34
 800e270:	2900      	cmp	r1, #0
 800e272:	bf08      	it	eq
 800e274:	4611      	moveq	r1, r2
 800e276:	4622      	mov	r2, r4
 800e278:	f8d1 40e0 	ldr.w	r4, [r1, #224]	; 0xe0
 800e27c:	a901      	add	r1, sp, #4
 800e27e:	47a0      	blx	r4
 800e280:	e7e9      	b.n	800e256 <_wcrtomb_r+0x1e>
 800e282:	bf00      	nop
 800e284:	20000460 	.word	0x20000460
 800e288:	20000874 	.word	0x20000874

0800e28c <__ascii_wctomb>:
 800e28c:	b121      	cbz	r1, 800e298 <__ascii_wctomb+0xc>
 800e28e:	2aff      	cmp	r2, #255	; 0xff
 800e290:	d804      	bhi.n	800e29c <__ascii_wctomb+0x10>
 800e292:	700a      	strb	r2, [r1, #0]
 800e294:	2001      	movs	r0, #1
 800e296:	4770      	bx	lr
 800e298:	4608      	mov	r0, r1
 800e29a:	4770      	bx	lr
 800e29c:	238a      	movs	r3, #138	; 0x8a
 800e29e:	6003      	str	r3, [r0, #0]
 800e2a0:	f04f 30ff 	mov.w	r0, #4294967295
 800e2a4:	4770      	bx	lr
 800e2a6:	bf00      	nop
