

Microchip MPLAB XC8 Assembler V2.41 build 20230208172133 
                                                                                               Wed Jun 07 01:17:59 2023

Microchip MPLAB XC8 C Compiler v2.41 (Free license) build 20230208172133 Og1 
     1                           	processor	18F4550
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     6                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	text0,global,reloc=2,class=CODE,delta=1
     8                           	psect	text1,global,reloc=2,class=CODE,delta=1
     9                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
    10                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    11                           	psect	idloc,global,abs,ovrld,class=IDLOC,space=5,delta=1,noexec
    12                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    13   000000                     
    14                           ; Version 2.40
    15                           ; Generated 17/11/2021 GMT
    16                           ; 
    17                           ; Copyright Â© 2021, Microchip Technology Inc. and its subsidiaries ("Microchip")
    18                           ; All rights reserved.
    19                           ; 
    20                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    21                           ; 
    22                           ; Redistribution and use in source and binary forms, with or without modification, are
    23                           ; permitted provided that the following conditions are met:
    24                           ; 
    25                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    26                           ;        conditions and the following disclaimer.
    27                           ; 
    28                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    29                           ;        of conditions and the following disclaimer in the documentation and/or other
    30                           ;        materials provided with the distribution. Publication is not required when
    31                           ;        this file is used in an embedded application.
    32                           ; 
    33                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    34                           ;        software without specific prior written permission.
    35                           ; 
    36                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    37                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    38                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    39                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    40                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    41                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    42                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    43                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    44                           ; 
    45                           ; 
    46                           ; Code-generator required, PIC18F4550 Definitions
    47                           ; 
    48                           ; SFR Addresses
    49   000000                     _T2CONbits	set	4042
    50   000000                     _PORTB	set	3969
    51   000000                     _TRISB	set	3987
    52   000000                     _CCP1CON	set	4029
    53   000000                     _CCPR1L	set	4030
    54   000000                     _PR2	set	4043
    55   000000                     _TMR2	set	4044
    56   000000                     _T2CON	set	4042
    57   000000                     _TRISCbits	set	3988
    58                           
    59                           ; #config settings
    60                           
    61                           	psect	cinit
    62   007F4C                     __pcinit:
    63                           	callstack 0
    64   007F4C                     start_initialization:
    65                           	callstack 0
    66   007F4C                     __initialization:
    67                           	callstack 0
    68   007F4C                     end_of_initialization:
    69                           	callstack 0
    70   007F4C                     __end_of__initialization:
    71                           	callstack 0
    72   007F4C  0100               	movlb	0
    73   007F4E  EFD2  F03F         	goto	_main	;jump to C main() function
    74                           
    75                           	psect	cstackCOMRAM
    76   000001                     __pcstackCOMRAM:
    77                           	callstack 0
    78   000001                     delay@i:
    79                           	callstack 0
    80                           
    81                           ; 2 bytes @ 0x0
    82   000001                     	ds	2
    83   000003                     delay@j:
    84                           	callstack 0
    85                           
    86                           ; 2 bytes @ 0x2
    87   000003                     	ds	2
    88   000005                     main@i:
    89                           	callstack 0
    90                           
    91                           ; 2 bytes @ 0x4
    92   000005                     	ds	2
    93                           
    94 ;;
    95 ;;Main: autosize = 0, tempsize = 0, incstack = 0, save=0
    96 ;;
    97 ;; *************** function _main *****************
    98 ;; Defined at:
    99 ;;		line 15 in file "a7.c"
   100 ;; Parameters:    Size  Location     Type
   101 ;;		None
   102 ;; Auto vars:     Size  Location     Type
   103 ;;  i               2    4[COMRAM] int 
   104 ;; Return value:  Size  Location     Type
   105 ;;                  2   29[None  ] int 
   106 ;; Registers used:
   107 ;;		wreg, status,2, status,0, cstack
   108 ;; Tracked objects:
   109 ;;		On entry : 0/0
   110 ;;		On exit  : 0/0
   111 ;;		Unchanged: 0/0
   112 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7
   113 ;;      Params:         0       0       0       0       0       0       0       0       0
   114 ;;      Locals:         2       0       0       0       0       0       0       0       0
   115 ;;      Temps:          0       0       0       0       0       0       0       0       0
   116 ;;      Totals:         2       0       0       0       0       0       0       0       0
   117 ;;Total ram usage:        2 bytes
   118 ;; Hardware stack levels required when called: 1
   119 ;; This function calls:
   120 ;;		_delay
   121 ;; This function is called by:
   122 ;;		Startup code after reset
   123 ;; This function uses a non-reentrant model
   124 ;;
   125                           
   126                           	psect	text0
   127   007FA4                     __ptext0:
   128                           	callstack 0
   129   007FA4                     _main:
   130                           	callstack 30
   131   007FA4                     
   132                           ;a7.c: 16:     PR2=250;
   133   007FA4  0EFA               	movlw	250
   134   007FA6  6ECB               	movwf	203,c	;volatile
   135                           
   136                           ;a7.c: 17:     CCPR1L=0;
   137   007FA8  0E00               	movlw	0
   138   007FAA  6EBE               	movwf	190,c	;volatile
   139                           
   140                           ;a7.c: 18:     CCP1CON=12;
   141   007FAC  0E0C               	movlw	12
   142   007FAE  6EBD               	movwf	189,c	;volatile
   143                           
   144                           ;a7.c: 19:     TRISB=0;
   145   007FB0  0E00               	movlw	0
   146   007FB2  6E93               	movwf	147,c	;volatile
   147                           
   148                           ;a7.c: 20:     PORTB=0x55;
   149   007FB4  0E55               	movlw	85
   150   007FB6  6E81               	movwf	129,c	;volatile
   151   007FB8                     
   152                           ;a7.c: 21:     TRISCbits.TRISC2=0;
   153   007FB8  9494               	bcf	148,2,c	;volatile
   154                           
   155                           ;a7.c: 22:     TMR2=0;
   156   007FBA  0E00               	movlw	0
   157   007FBC  6ECC               	movwf	204,c	;volatile
   158                           
   159                           ;a7.c: 23:     T2CON=0;
   160   007FBE  0E00               	movlw	0
   161   007FC0  6ECA               	movwf	202,c	;volatile
   162   007FC2                     
   163                           ;a7.c: 24:     T2CONbits.TMR2ON=1;
   164   007FC2  84CA               	bsf	202,2,c	;volatile
   165   007FC4                     l30:
   166                           
   167                           ;a7.c: 26:         for(int i=0;i<255;i+=50){
   168   007FC4  0E00               	movlw	0
   169   007FC6  6E06               	movwf	(main@i+1)^0,c
   170   007FC8  0E00               	movlw	0
   171   007FCA  6E05               	movwf	main@i^0,c
   172   007FCC                     l31:
   173                           
   174                           ;a7.c: 27:             CCPR1L=i;
   175   007FCC  C005  FFBE         	movff	main@i,4030	;volatile
   176   007FD0                     
   177                           ;a7.c: 28:             PORTB=~PORTB;
   178   007FD0  1E81               	comf	129,f,c	;volatile
   179   007FD2                     
   180                           ;a7.c: 29:             delay();
   181   007FD2  ECA9  F03F         	call	_delay	;wreg free
   182   007FD6                     
   183                           ;a7.c: 30:         }
   184   007FD6  0E32               	movlw	50
   185   007FD8  2605               	addwf	main@i^0,f,c
   186   007FDA  0E00               	movlw	0
   187   007FDC  2206               	addwfc	(main@i+1)^0,f,c
   188   007FDE  BE06               	btfsc	(main@i+1)^0,7,c
   189   007FE0  EFFA  F03F         	goto	u31
   190   007FE4  5006               	movf	(main@i+1)^0,w,c
   191   007FE6  E108               	bnz	u30
   192   007FE8  2805               	incf	main@i^0,w,c
   193   007FEA  A0D8               	btfss	status,0,c
   194   007FEC  EFFA  F03F         	goto	u31
   195   007FF0  EFFC  F03F         	goto	u30
   196   007FF4                     u31:
   197   007FF4  EFE6  F03F         	goto	l31
   198   007FF8                     u30:
   199   007FF8  EFE2  F03F         	goto	l30
   200   007FFC  EF00  F000         	goto	start
   201   008000                     __end_of_main:
   202                           	callstack 0
   203                           
   204 ;; *************** function _delay *****************
   205 ;; Defined at:
   206 ;;		line 9 in file "a7.c"
   207 ;; Parameters:    Size  Location     Type
   208 ;;		None
   209 ;; Auto vars:     Size  Location     Type
   210 ;;  j               2    2[COMRAM] int 
   211 ;;  i               2    0[COMRAM] int 
   212 ;; Return value:  Size  Location     Type
   213 ;;                  1    wreg      void 
   214 ;; Registers used:
   215 ;;		wreg, status,2, status,0
   216 ;; Tracked objects:
   217 ;;		On entry : 0/0
   218 ;;		On exit  : 0/0
   219 ;;		Unchanged: 0/0
   220 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7
   221 ;;      Params:         0       0       0       0       0       0       0       0       0
   222 ;;      Locals:         4       0       0       0       0       0       0       0       0
   223 ;;      Temps:          0       0       0       0       0       0       0       0       0
   224 ;;      Totals:         4       0       0       0       0       0       0       0       0
   225 ;;Total ram usage:        4 bytes
   226 ;; Hardware stack levels used: 1
   227 ;; This function calls:
   228 ;;		Nothing
   229 ;; This function is called by:
   230 ;;		_main
   231 ;; This function uses a non-reentrant model
   232 ;;
   233                           
   234                           	psect	text1
   235   007F52                     __ptext1:
   236                           	callstack 0
   237   007F52                     _delay:
   238                           	callstack 30
   239   007F52                     
   240                           ;a7.c: 10:     for(int i=0;i<1000;i++){
   241   007F52  0E00               	movlw	0
   242   007F54  6E02               	movwf	(delay@i+1)^0,c
   243   007F56  0E00               	movlw	0
   244   007F58  6E01               	movwf	delay@i^0,c
   245   007F5A                     l717:
   246                           
   247                           ;a7.c: 11:         for(int j=0;j<1000;j++);
   248   007F5A  0E00               	movlw	0
   249   007F5C  6E04               	movwf	(delay@j+1)^0,c
   250   007F5E  0E00               	movlw	0
   251   007F60  6E03               	movwf	delay@j^0,c
   252   007F62                     l723:
   253   007F62  4A03               	infsnz	delay@j^0,f,c
   254   007F64  2A04               	incf	(delay@j+1)^0,f,c
   255   007F66  BE04               	btfsc	(delay@j+1)^0,7,c
   256   007F68  EFBF  F03F         	goto	u11
   257   007F6C  0EE8               	movlw	232
   258   007F6E  5C03               	subwf	delay@j^0,w,c
   259   007F70  0E03               	movlw	3
   260   007F72  5804               	subwfb	(delay@j+1)^0,w,c
   261   007F74  A0D8               	btfss	status,0,c
   262   007F76  EFBF  F03F         	goto	u11
   263   007F7A  EFC1  F03F         	goto	u10
   264   007F7E                     u11:
   265   007F7E  EFB1  F03F         	goto	l723
   266   007F82                     u10:
   267   007F82                     
   268                           ;a7.c: 12:     }
   269   007F82  4A01               	infsnz	delay@i^0,f,c
   270   007F84  2A02               	incf	(delay@i+1)^0,f,c
   271   007F86  BE02               	btfsc	(delay@i+1)^0,7,c
   272   007F88  EFCF  F03F         	goto	u21
   273   007F8C  0EE8               	movlw	232
   274   007F8E  5C01               	subwf	delay@i^0,w,c
   275   007F90  0E03               	movlw	3
   276   007F92  5802               	subwfb	(delay@i+1)^0,w,c
   277   007F94  A0D8               	btfss	status,0,c
   278   007F96  EFCF  F03F         	goto	u21
   279   007F9A  EFD1  F03F         	goto	u20
   280   007F9E                     u21:
   281   007F9E  EFAD  F03F         	goto	l717
   282   007FA2                     u20:
   283   007FA2  0012               	return		;funcret
   284   007FA4                     __end_of_delay:
   285                           	callstack 0
   286   000000                     
   287                           	psect	rparam
   288   000000                     
   289                           	psect	idloc
   290                           
   291                           ;Config register IDLOC0 @ 0x200000
   292                           ;	unspecified, using default values
   293   200000                     	org	2097152
   294   200000  FF                 	db	255
   295                           
   296                           ;Config register IDLOC1 @ 0x200001
   297                           ;	unspecified, using default values
   298   200001                     	org	2097153
   299   200001  FF                 	db	255
   300                           
   301                           ;Config register IDLOC2 @ 0x200002
   302                           ;	unspecified, using default values
   303   200002                     	org	2097154
   304   200002  FF                 	db	255
   305                           
   306                           ;Config register IDLOC3 @ 0x200003
   307                           ;	unspecified, using default values
   308   200003                     	org	2097155
   309   200003  FF                 	db	255
   310                           
   311                           ;Config register IDLOC4 @ 0x200004
   312                           ;	unspecified, using default values
   313   200004                     	org	2097156
   314   200004  FF                 	db	255
   315                           
   316                           ;Config register IDLOC5 @ 0x200005
   317                           ;	unspecified, using default values
   318   200005                     	org	2097157
   319   200005  FF                 	db	255
   320                           
   321                           ;Config register IDLOC6 @ 0x200006
   322                           ;	unspecified, using default values
   323   200006                     	org	2097158
   324   200006  FF                 	db	255
   325                           
   326                           ;Config register IDLOC7 @ 0x200007
   327                           ;	unspecified, using default values
   328   200007                     	org	2097159
   329   200007  FF                 	db	255
   330                           
   331                           	psect	config
   332                           
   333                           ;Config register CONFIG1L @ 0x300000
   334                           ;	unspecified, using default values
   335                           ;	PLL Prescaler Selection bits
   336                           ;	PLLDIV = 0x0, unprogrammed default
   337                           ;	System Clock Postscaler Selection bits
   338                           ;	CPUDIV = 0x0, unprogrammed default
   339                           ;	USB Clock Selection bit (used in Full-Speed USB mode only; UCFG:FSEN = 1)
   340                           ;	USBDIV = 0x0, unprogrammed default
   341   300000                     	org	3145728
   342   300000  00                 	db	0
   343                           
   344                           ;Config register CONFIG1H @ 0x300001
   345                           ;	unspecified, using default values
   346                           ;	Oscillator Selection bits
   347                           ;	FOSC = 0x5, unprogrammed default
   348                           ;	Fail-Safe Clock Monitor Enable bit
   349                           ;	FCMEN = 0x0, unprogrammed default
   350                           ;	Internal/External Oscillator Switchover bit
   351                           ;	IESO = 0x0, unprogrammed default
   352   300001                     	org	3145729
   353   300001  05                 	db	5
   354                           
   355                           ;Config register CONFIG2L @ 0x300002
   356                           ;	unspecified, using default values
   357                           ;	Power-up Timer Enable bit
   358                           ;	PWRT = 0x1, unprogrammed default
   359                           ;	Brown-out Reset Enable bits
   360                           ;	BOR = 0x3, unprogrammed default
   361                           ;	Brown-out Reset Voltage bits
   362                           ;	BORV = 0x3, unprogrammed default
   363                           ;	USB Voltage Regulator Enable bit
   364                           ;	VREGEN = 0x0, unprogrammed default
   365   300002                     	org	3145730
   366   300002  1F                 	db	31
   367                           
   368                           ;Config register CONFIG2H @ 0x300003
   369                           ;	unspecified, using default values
   370                           ;	Watchdog Timer Enable bit
   371                           ;	WDT = 0x1, unprogrammed default
   372                           ;	Watchdog Timer Postscale Select bits
   373                           ;	WDTPS = 0xF, unprogrammed default
   374   300003                     	org	3145731
   375   300003  1F                 	db	31
   376                           
   377                           ; Padding undefined space
   378   300004                     	org	3145732
   379   300004  FF                 	db	255
   380                           
   381                           ;Config register CONFIG3H @ 0x300005
   382                           ;	unspecified, using default values
   383                           ;	CCP2 MUX bit
   384                           ;	CCP2MX = 0x1, unprogrammed default
   385                           ;	PORTB A/D Enable bit
   386                           ;	PBADEN = 0x1, unprogrammed default
   387                           ;	Low-Power Timer 1 Oscillator Enable bit
   388                           ;	LPT1OSC = 0x0, unprogrammed default
   389                           ;	MCLR Pin Enable bit
   390                           ;	MCLRE = 0x1, unprogrammed default
   391   300005                     	org	3145733
   392   300005  83                 	db	131
   393                           
   394                           ;Config register CONFIG4L @ 0x300006
   395                           ;	unspecified, using default values
   396                           ;	Stack Full/Underflow Reset Enable bit
   397                           ;	STVREN = 0x1, unprogrammed default
   398                           ;	Single-Supply ICSP Enable bit
   399                           ;	LVP = 0x1, unprogrammed default
   400                           ;	Dedicated In-Circuit Debug/Programming Port (ICPORT) Enable bit
   401                           ;	ICPRT = 0x0, unprogrammed default
   402                           ;	Extended Instruction Set Enable bit
   403                           ;	XINST = 0x0, unprogrammed default
   404                           ;	Background Debugger Enable bit
   405                           ;	DEBUG = 0x1, unprogrammed default
   406   300006                     	org	3145734
   407   300006  85                 	db	133
   408                           
   409                           ; Padding undefined space
   410   300007                     	org	3145735
   411   300007  FF                 	db	255
   412                           
   413                           ;Config register CONFIG5L @ 0x300008
   414                           ;	unspecified, using default values
   415                           ;	Code Protection bit
   416                           ;	CP0 = 0x1, unprogrammed default
   417                           ;	Code Protection bit
   418                           ;	CP1 = 0x1, unprogrammed default
   419                           ;	Code Protection bit
   420                           ;	CP2 = 0x1, unprogrammed default
   421                           ;	Code Protection bit
   422                           ;	CP3 = 0x1, unprogrammed default
   423   300008                     	org	3145736
   424   300008  0F                 	db	15
   425                           
   426                           ;Config register CONFIG5H @ 0x300009
   427                           ;	unspecified, using default values
   428                           ;	Boot Block Code Protection bit
   429                           ;	CPB = 0x1, unprogrammed default
   430                           ;	Data EEPROM Code Protection bit
   431                           ;	CPD = 0x1, unprogrammed default
   432   300009                     	org	3145737
   433   300009  C0                 	db	192
   434                           
   435                           ;Config register CONFIG6L @ 0x30000A
   436                           ;	unspecified, using default values
   437                           ;	Write Protection bit
   438                           ;	WRT0 = 0x1, unprogrammed default
   439                           ;	Write Protection bit
   440                           ;	WRT1 = 0x1, unprogrammed default
   441                           ;	Write Protection bit
   442                           ;	WRT2 = 0x1, unprogrammed default
   443                           ;	Write Protection bit
   444                           ;	WRT3 = 0x1, unprogrammed default
   445   30000A                     	org	3145738
   446   30000A  0F                 	db	15
   447                           
   448                           ;Config register CONFIG6H @ 0x30000B
   449                           ;	unspecified, using default values
   450                           ;	Configuration Register Write Protection bit
   451                           ;	WRTC = 0x1, unprogrammed default
   452                           ;	Boot Block Write Protection bit
   453                           ;	WRTB = 0x1, unprogrammed default
   454                           ;	Data EEPROM Write Protection bit
   455                           ;	WRTD = 0x1, unprogrammed default
   456   30000B                     	org	3145739
   457   30000B  E0                 	db	224
   458                           
   459                           ;Config register CONFIG7L @ 0x30000C
   460                           ;	unspecified, using default values
   461                           ;	Table Read Protection bit
   462                           ;	EBTR0 = 0x1, unprogrammed default
   463                           ;	Table Read Protection bit
   464                           ;	EBTR1 = 0x1, unprogrammed default
   465                           ;	Table Read Protection bit
   466                           ;	EBTR2 = 0x1, unprogrammed default
   467                           ;	Table Read Protection bit
   468                           ;	EBTR3 = 0x1, unprogrammed default
   469   30000C                     	org	3145740
   470   30000C  0F                 	db	15
   471                           
   472                           ;Config register CONFIG7H @ 0x30000D
   473                           ;	unspecified, using default values
   474                           ;	Boot Block Table Read Protection bit
   475                           ;	EBTRB = 0x1, unprogrammed default
   476   30000D                     	org	3145741
   477   30000D  40                 	db	64
   478                           tosu	equ	0xFFF
   479                           tosh	equ	0xFFE
   480                           tosl	equ	0xFFD
   481                           stkptr	equ	0xFFC
   482                           pclatu	equ	0xFFB
   483                           pclath	equ	0xFFA
   484                           pcl	equ	0xFF9
   485                           tblptru	equ	0xFF8
   486                           tblptrh	equ	0xFF7
   487                           tblptrl	equ	0xFF6
   488                           tablat	equ	0xFF5
   489                           prodh	equ	0xFF4
   490                           prodl	equ	0xFF3
   491                           indf0	equ	0xFEF
   492                           postinc0	equ	0xFEE
   493                           postdec0	equ	0xFED
   494                           preinc0	equ	0xFEC
   495                           plusw0	equ	0xFEB
   496                           fsr0h	equ	0xFEA
   497                           fsr0l	equ	0xFE9
   498                           wreg	equ	0xFE8
   499                           indf1	equ	0xFE7
   500                           postinc1	equ	0xFE6
   501                           postdec1	equ	0xFE5
   502                           preinc1	equ	0xFE4
   503                           plusw1	equ	0xFE3
   504                           fsr1h	equ	0xFE2
   505                           fsr1l	equ	0xFE1
   506                           bsr	equ	0xFE0
   507                           indf2	equ	0xFDF
   508                           postinc2	equ	0xFDE
   509                           postdec2	equ	0xFDD
   510                           preinc2	equ	0xFDC
   511                           plusw2	equ	0xFDB
   512                           fsr2h	equ	0xFDA
   513                           fsr2l	equ	0xFD9
   514                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM           95      6       6
    BANK0           160      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0
    BANK6           256      0       0
    BANK7           256      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    _main->_delay

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Critical Paths under _main in BANK6

    None.

Critical Paths under _main in BANK7

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 2     2      0     105
                                              4 COMRAM     2     2      0
                              _delay
 ---------------------------------------------------------------------------------
 (1) _delay                                                4     4      0      60
                                              0 COMRAM     4     4      0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 1
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)
   _delay

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BITCOMRAM           5F      0       0       0        0.0%
EEDATA             100      0       0       0        0.0%
NULL                 0      0       0       0        0.0%
CODE                 0      0       0       0        0.0%
COMRAM              5F      6       6       1        6.3%
STACK                0      0       0       2        0.0%
ABS                  0      0       0       3        0.0%
DATA                 0      0       0       4        0.0%
BITBANK0            A0      0       0       5        0.0%
BANK0               A0      0       0       6        0.0%
BITBANK1           100      0       0       7        0.0%
BANK1              100      0       0       8        0.0%
BITBANK2           100      0       0       9        0.0%
BANK2              100      0       0      10        0.0%
BITBANK3           100      0       0      11        0.0%
BANK3              100      0       0      12        0.0%
BITBANK4           100      0       0      13        0.0%
BANK4              100      0       0      14        0.0%
BITBANK5           100      0       0      15        0.0%
BANK5              100      0       0      16        0.0%
BITBANK6           100      0       0      17        0.0%
BANK6              100      0       0      18        0.0%
BITBANK7           100      0       0      19        0.0%
BANK7              100      0       0      20        0.0%
BITBIGSFRh          33      0       0      21        0.0%
BITBIGSFRlh          B      0       0      22        0.0%
BITBIGSFRllh        28      0       0      23        0.0%
BITBIGSFRlllh       11      0       0      24        0.0%
BITBIGSFRllll       21      0       0      25        0.0%
BIGRAM             7FF      0       0      26        0.0%
BIGSFR               0      0       0     200        0.0%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%


Microchip Technology PIC18 Macro Assembler V2.41 build 20230208172133 
Symbol Table                                                                                   Wed Jun 07 01:17:59 2023

                     l30 7FC4                       l31 7FCC                       l25 7FA2  
                     u10 7F82                       u11 7F7E                       u20 7FA2  
                     u21 7F9E                       u30 7FF8                       u31 7FF4  
                    l711 7F52                      l723 7F62                      l731 7FA4  
                    l725 7F66                      l717 7F5A                      l741 7FD0  
                    l733 7FB8                      l727 7F82                      l743 7FD2  
                    l735 7FC2                      l729 7F86                      l745 7FD6  
                    l747 7FDE                      _PR2 0FCB                     _TMR2 0FCC  
                   _main 7FA4                     start 0000             ___param_bank 0000  
                  ?_main 0001                    _T2CON 0FCA                    _PORTB 0F81  
                  _TRISB 0F93                    _delay 7F52                    main@i 0005  
                  status 0FD8          __initialization 7F4C             __end_of_main 8000  
                 ??_main 0005            __activetblptr 0000                   ?_delay 0001  
                 _CCPR1L 0FBE                   delay@i 0001                   delay@j 0003  
                 isa$std 0001               __accesstop 0060  __end_of__initialization 7F4C  
          ___rparam_used 0001           __pcstackCOMRAM 0001            __end_of_delay 7FA4  
                ??_delay 0001                  _CCP1CON 0FBD                  __Hparam 0000  
                __Lparam 0000                  __pcinit 7F4C                  __ramtop 0800  
                __ptext0 7FA4                  __ptext1 7F52                _T2CONbits 0FCA  
   end_of_initialization 7F4C                _TRISCbits 0F94      start_initialization 7F4C  
               __Hrparam 0000                 __Lrparam 0000                 isa$xinst 0000  
