vendor_name = ModelSim
source_file = 1, D:/merli/Documents/Merlin/ZARC_Z80_Box/FPGA/Firmware/vhdl/CRC16_XModem.vhd
source_file = 1, D:/merli/Documents/Merlin/ZARC_Z80_Box/FPGA/Firmware/vhdl/SPI_Master.vhd
source_file = 1, D:/merli/Documents/Merlin/ZARC_Z80_Box/FPGA/Firmware/vhdl/I2C_Master.vhd
source_file = 1, D:/merli/Documents/Merlin/ZARC_Z80_Box/FPGA/Firmware/vhdl/NMI_Control.vhd
source_file = 1, D:/merli/Documents/Merlin/ZARC_Z80_Box/FPGA/Firmware/vhdl/IntControl.vhd
source_file = 1, D:/merli/Documents/Merlin/ZARC_Z80_Box/FPGA/Firmware/vhdl/FIFOs.vhd
source_file = 1, D:/merli/Documents/Merlin/ZARC_Z80_Box/FPGA/Firmware/vhdl/DeNoise.vhd
source_file = 1, D:/merli/Documents/Merlin/ZARC_Z80_Box/FPGA/Firmware/vhdl/OutExpander.vhd
source_file = 1, D:/merli/Documents/Merlin/ZARC_Z80_Box/FPGA/Firmware/vhdl/AsyncSerTx.vhd
source_file = 1, D:/merli/Documents/Merlin/ZARC_Z80_Box/FPGA/Firmware/vhdl/AsyncSerRx.vhd
source_file = 1, D:/merli/Documents/Merlin/ZARC_Z80_Box/FPGA/Firmware/vhdl/PassStrobe.vhd
source_file = 1, D:/merli/Documents/Merlin/ZARC_Z80_Box/FPGA/Firmware/vhdl/Sync2FF.vhd
source_file = 1, D:/merli/Documents/Merlin/ZARC_Z80_Box/FPGA/Firmware/vhdl/Sync1FF.vhd
source_file = 1, D:/merli/Documents/Merlin/ZARC_Z80_Box/FPGA/Firmware/vhdl/CharGenLogic.vhd
source_file = 1, D:/merli/Documents/Merlin/ZARC_Z80_Box/FPGA/Firmware/vhdl/Timing.vhd
source_file = 1, D:/merli/Documents/Merlin/ZARC_Z80_Box/FPGA/Firmware/vhdl/Video.vhd
source_file = 1, D:/merli/Documents/Merlin/ZARC_Z80_Box/FPGA/Firmware/vhdl/VideoRAM.vhd
source_file = 1, D:/merli/Documents/Merlin/ZARC_Z80_Box/FPGA/Firmware/vhdl/MainPLL.vhd
source_file = 1, D:/merli/Documents/Merlin/ZARC_Z80_Box/FPGA/Firmware/vhdl/Main.vhd
source_file = 1, D:/merli/Documents/Merlin/ZARC_Z80_Box/FPGA/Firmware/vhdl/Definitions.vhd
source_file = 1, D:/merli/Documents/Merlin/ZARC_Z80_Box/FPGA/Firmware/vhdl/CharGen.vhd
source_file = 1, D:/merli/Documents/Merlin/ZARC_Z80_Box/FPGA/Firmware/ZARC.sdc
source_file = 1, D:/merli/Documents/Merlin/ZARC_Z80_Box/FPGA/Firmware/vhdl/CharGen.qip
source_file = 1, D:/merli/Documents/Merlin/ZARC_Z80_Box/FPGA/Firmware/output_files/ZARC_IO_SOF.cdf
source_file = 1, D:/merli/Documents/Merlin/ZARC_Z80_Box/FPGA/Firmware/vhdl/MainPLL.qip
source_file = 1, D:/merli/Documents/Merlin/ZARC_Z80_Box/FPGA/Firmware/output_files/stp1.stp
source_file = 1, D:/merli/Documents/Merlin/ZARC_Z80_Box/FPGA/Firmware/vhdl/FIFO_RAM.qip
source_file = 1, D:/merli/Documents/Merlin/ZARC_Z80_Box/FPGA/Firmware/vhdl/FIFO_RAM.vhd
source_file = 1, D:/merli/Documents/Merlin/ZARC_Z80_Box/FPGA/Firmware/output_files/I2C_Debug.stp
source_file = 1, D:/merli/Documents/Merlin/ZARC_Z80_Box/FPGA/Firmware/output_files/Trace.stp
source_file = 1, D:/merli/Documents/Merlin/ZARC_Z80_Box/FPGA/Firmware/output_files/Interrupts.stp
source_file = 1, D:/merli/Documents/Merlin/ZARC_Z80_Box/FPGA/Firmware/output_files/AllPins.stp
source_file = 1, D:/merli/Documents/Merlin/ZARC_Z80_Box/FPGA/Firmware/db/main.cbx.xml
source_file = 1, d:/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, d:/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, d:/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, d:/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, d:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf
source_file = 1, d:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc
source_file = 1, d:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_pll.inc
source_file = 1, d:/altera/13.0sp1/quartus/libraries/megafunctions/stratixii_pll.inc
source_file = 1, d:/altera/13.0sp1/quartus/libraries/megafunctions/cycloneii_pll.inc
source_file = 1, d:/altera/13.0sp1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, d:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, d:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, d:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, d:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, d:/altera/13.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, d:/altera/13.0sp1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, d:/altera/13.0sp1/quartus/libraries/megafunctions/altram.inc
source_file = 1, d:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, D:/merli/Documents/Merlin/ZARC_Z80_Box/FPGA/Firmware/db/altsyncram_cra1.tdf
design_name = Main
instance = comp, \inst_FIFOs|contents[2][1]\, inst_FIFOs|contents[2][1], Main, 1
instance = comp, \inst_FIFOs|contents[2][1]~69\, inst_FIFOs|contents[2][1]~69, Main, 1
instance = comp, \inst_SPI_Master|bit_count[0]\, inst_SPI_Master|bit_count[0], Main, 1
instance = comp, \inst_SPI_Master|count_spi[0]\, inst_SPI_Master|count_spi[0], Main, 1
instance = comp, \inst_Timing|Add1~0\, inst_Timing|Add1~0, Main, 1
instance = comp, \inst_Timing|Add1~4\, inst_Timing|Add1~4, Main, 1
instance = comp, \inst_Timing|Add1~6\, inst_Timing|Add1~6, Main, 1
instance = comp, \inst_Timing|Add1~10\, inst_Timing|Add1~10, Main, 1
instance = comp, \inst_Timing|Add0~8\, inst_Timing|Add0~8, Main, 1
instance = comp, \inst_Timing|Add0~10\, inst_Timing|Add0~10, Main, 1
instance = comp, \inst_SPI_Master|bit_count[0]~4\, inst_SPI_Master|bit_count[0]~4, Main, 1
instance = comp, \inst_SPI_Master|count_spi[0]~6\, inst_SPI_Master|count_spi[0]~6, Main, 1
instance = comp, \inst_I2C_Master|Busy\, inst_I2C_Master|Busy, Main, 1
instance = comp, \Add0~2\, Add0~2, Main, 1
instance = comp, \Add0~6\, Add0~6, Main, 1
instance = comp, \inst_FIFOs|Add2~0\, inst_FIFOs|Add2~0, Main, 1
instance = comp, \inst_FIFOs|rd_ptr[0][1]\, inst_FIFOs|rd_ptr[0][1], Main, 1
instance = comp, \inst_FIFOs|Add3~2\, inst_FIFOs|Add3~2, Main, 1
instance = comp, \inst_FIFOs|Add2~4\, inst_FIFOs|Add2~4, Main, 1
instance = comp, \inst_FIFOs|Add3~4\, inst_FIFOs|Add3~4, Main, 1
instance = comp, \inst_FIFOs|rd_ptr[1][3]\, inst_FIFOs|rd_ptr[1][3], Main, 1
instance = comp, \inst_FIFOs|Add0~6\, inst_FIFOs|Add0~6, Main, 1
instance = comp, \inst_FIFOs|Add3~6\, inst_FIFOs|Add3~6, Main, 1
instance = comp, \inst_FIFOs|rd_ptr[2][4]\, inst_FIFOs|rd_ptr[2][4], Main, 1
instance = comp, \inst_FIFOs|Add0~8\, inst_FIFOs|Add0~8, Main, 1
instance = comp, \inst_FIFOs|Add3~8\, inst_FIFOs|Add3~8, Main, 1
instance = comp, \inst_FIFOs|rd_ptr[0][1]~26\, inst_FIFOs|rd_ptr[0][1]~26, Main, 1
instance = comp, \inst_FIFOs|rd_ptr[1][3]~38\, inst_FIFOs|rd_ptr[1][3]~38, Main, 1
instance = comp, \inst_FIFOs|rd_ptr[2][3]~40\, inst_FIFOs|rd_ptr[2][3]~40, Main, 1
instance = comp, \inst_FIFOs|rd_ptr[2][4]~48\, inst_FIFOs|rd_ptr[2][4]~48, Main, 1
instance = comp, \inst_Timing|Add2~0\, inst_Timing|Add2~0, Main, 1
instance = comp, \inst_Timing|Add2~2\, inst_Timing|Add2~2, Main, 1
instance = comp, \inst_Timing|Add2~10\, inst_Timing|Add2~10, Main, 1
instance = comp, \Equal21~2\, Equal21~2, Main, 1
instance = comp, \Equal22~2\, Equal22~2, Main, 1
instance = comp, \Equal23~0\, Equal23~0, Main, 1
instance = comp, \int_enables[4]\, int_enables[4], Main, 1
instance = comp, \int_enables[2]\, int_enables[2], Main, 1
instance = comp, \Equal7~0\, Equal7~0, Main, 1
instance = comp, \inst_NMI_Control|Selector17~1\, inst_NMI_Control|Selector17~1, Main, 1
instance = comp, \inst_NMI_Control|bus_state.BST_MRD\, inst_NMI_Control|bus_state.BST_MRD, Main, 1
instance = comp, \inst_NMI_Control|Equal2~0\, inst_NMI_Control|Equal2~0, Main, 1
instance = comp, \inst_NMI_Control|Selector16~4\, inst_NMI_Control|Selector16~4, Main, 1
instance = comp, \inst_Con_Tx|reg[0]\, inst_Con_Tx|reg[0], Main, 1
instance = comp, \inst_Aux_Tx|reg[0]\, inst_Aux_Tx|reg[0], Main, 1
instance = comp, \inst_Aux_Tx|state.ST_TRIGD\, inst_Aux_Tx|state.ST_TRIGD, Main, 1
instance = comp, \inst_Aux_Tx|Selector0~0\, inst_Aux_Tx|Selector0~0, Main, 1
instance = comp, \inst_Timing|count_1ms[0]\, inst_Timing|count_1ms[0], Main, 1
instance = comp, \inst_Timing|count_1ms[5]\, inst_Timing|count_1ms[5], Main, 1
instance = comp, \inst_Timing|count_1ms[2]\, inst_Timing|count_1ms[2], Main, 1
instance = comp, \WideNor0~4\, WideNor0~4, Main, 1
instance = comp, \Equal9~2\, Equal9~2, Main, 1
instance = comp, \Selector52~5\, Selector52~5, Main, 1
instance = comp, \Selector52~6\, Selector52~6, Main, 1
instance = comp, \Selector52~8\, Selector52~8, Main, 1
instance = comp, \Selector52~9\, Selector52~9, Main, 1
instance = comp, \Selector52~10\, Selector52~10, Main, 1
instance = comp, \Selector53~0\, Selector53~0, Main, 1
instance = comp, \Selector52~15\, Selector52~15, Main, 1
instance = comp, \Selector52~16\, Selector52~16, Main, 1
instance = comp, \Selector41~15\, Selector41~15, Main, 1
instance = comp, \Selector52~17\, Selector52~17, Main, 1
instance = comp, \Selector52~18\, Selector52~18, Main, 1
instance = comp, \Selector52~19\, Selector52~19, Main, 1
instance = comp, \Selector52~20\, Selector52~20, Main, 1
instance = comp, \Selector41~28\, Selector41~28, Main, 1
instance = comp, \inst_NMI_Control|bus_state.BST_RFSH\, inst_NMI_Control|bus_state.BST_RFSH, Main, 1
instance = comp, \inst_NMI_Control|Selector24~0\, inst_NMI_Control|Selector24~0, Main, 1
instance = comp, \inst_NMI_Control|bus_state.BST_IACK\, inst_NMI_Control|bus_state.BST_IACK, Main, 1
instance = comp, \inst_NMI_Control|Selector24~2\, inst_NMI_Control|Selector24~2, Main, 1
instance = comp, \inst_NMI_Control|Selector30~0\, inst_NMI_Control|Selector30~0, Main, 1
instance = comp, \inst_NMI_Control|mapa_state.MST_ARM\, inst_NMI_Control|mapa_state.MST_ARM, Main, 1
instance = comp, \inst_NMI_Control|mmap_arm_counter[3]\, inst_NMI_Control|mmap_arm_counter[3], Main, 1
instance = comp, \inst_NMI_Control|mmap_arm_counter[2]\, inst_NMI_Control|mmap_arm_counter[2], Main, 1
instance = comp, \inst_NMI_Control|mmap_arm_counter[1]\, inst_NMI_Control|mmap_arm_counter[1], Main, 1
instance = comp, \inst_NMI_Control|mmap_arm_counter[0]\, inst_NMI_Control|mmap_arm_counter[0], Main, 1
instance = comp, \inst_NMI_Control|Selector4~0\, inst_NMI_Control|Selector4~0, Main, 1
instance = comp, \inst_NMI_Control|Selector4~1\, inst_NMI_Control|Selector4~1, Main, 1
instance = comp, \Selector46~5\, Selector46~5, Main, 1
instance = comp, \Selector46~8\, Selector46~8, Main, 1
instance = comp, \Selector46~9\, Selector46~9, Main, 1
instance = comp, \Selector46~10\, Selector46~10, Main, 1
instance = comp, \Selector46~11\, Selector46~11, Main, 1
instance = comp, \Selector46~12\, Selector46~12, Main, 1
instance = comp, \Selector46~18\, Selector46~18, Main, 1
instance = comp, \Selector46~22\, Selector46~22, Main, 1
instance = comp, \inst_IntControl|Service[4]\, inst_IntControl|Service[4], Main, 1
instance = comp, \inst_NMI_Control|trace_counter[1]\, inst_NMI_Control|trace_counter[1], Main, 1
instance = comp, \inst_NMI_Control|tra_state.TST_IDLE\, inst_NMI_Control|tra_state.TST_IDLE, Main, 1
instance = comp, \inst_NMI_Control|nmi_reasons[1]\, inst_NMI_Control|nmi_reasons[1], Main, 1
instance = comp, \inst_NMI_Control|Selector19~0\, inst_NMI_Control|Selector19~0, Main, 1
instance = comp, \inst_NMI_Control|Selector19~1\, inst_NMI_Control|Selector19~1, Main, 1
instance = comp, \inst_NMI_Control|Selector19~2\, inst_NMI_Control|Selector19~2, Main, 1
instance = comp, \inst_NMI_Control|Selector25~1\, inst_NMI_Control|Selector25~1, Main, 1
instance = comp, \inst_NMI_Control|Selector24~3\, inst_NMI_Control|Selector24~3, Main, 1
instance = comp, \inst_OutExpander|reg[6]\, inst_OutExpander|reg[6], Main, 1
instance = comp, \inst_Timing|count_1us[5]\, inst_Timing|count_1us[5], Main, 1
instance = comp, \inst_OutExpander|bit_count[2]\, inst_OutExpander|bit_count[2], Main, 1
instance = comp, \inst_Con_Tx|reg[1]\, inst_Con_Tx|reg[1], Main, 1
instance = comp, \inst_FIFOs|DataOut[0][0]\, inst_FIFOs|DataOut[0][0], Main, 1
instance = comp, \inst_Con_Tx|Selector7~0\, inst_Con_Tx|Selector7~0, Main, 1
instance = comp, \inst_Con_Tx|reg[2]~0\, inst_Con_Tx|reg[2]~0, Main, 1
instance = comp, \inst_Con_Tx|bit_count[1]\, inst_Con_Tx|bit_count[1], Main, 1
instance = comp, \inst_Con_Tx|Selector9~0\, inst_Con_Tx|Selector9~0, Main, 1
instance = comp, \inst_FIFOs|op_fifo~0\, inst_FIFOs|op_fifo~0, Main, 1
instance = comp, \inst_Aux_Tx|reg[1]\, inst_Aux_Tx|reg[1], Main, 1
instance = comp, \inst_FIFOs|DataOut[2][0]\, inst_FIFOs|DataOut[2][0], Main, 1
instance = comp, \inst_Aux_Tx|Selector7~0\, inst_Aux_Tx|Selector7~0, Main, 1
instance = comp, \inst_Aux_Tx|reg[2]~0\, inst_Aux_Tx|reg[2]~0, Main, 1
instance = comp, \inst_Aux_Tx|Selector9~0\, inst_Aux_Tx|Selector9~0, Main, 1
instance = comp, \inst_Aux_Tx|Selector9~1\, inst_Aux_Tx|Selector9~1, Main, 1
instance = comp, \inst_SPI_Master|state.ST_TXDN\, inst_SPI_Master|state.ST_TXDN, Main, 1
instance = comp, \inst_SPI_Master|Selector14~1\, inst_SPI_Master|Selector14~1, Main, 1
instance = comp, \inst_SPI_Master|sspi~1\, inst_SPI_Master|sspi~1, Main, 1
instance = comp, \inst_Timing|count_1ms~4\, inst_Timing|count_1ms~4, Main, 1
instance = comp, \Selector44~0\, Selector44~0, Main, 1
instance = comp, \inst_FIFOs|WrAck[0]~4\, inst_FIFOs|WrAck[0]~4, Main, 1
instance = comp, \Selector51~0\, Selector51~0, Main, 1
instance = comp, \Selector42~3\, Selector42~3, Main, 1
instance = comp, \inst_NMI_Control|Selector20~0\, inst_NMI_Control|Selector20~0, Main, 1
instance = comp, \inst_NMI_Control|Selector24~8\, inst_NMI_Control|Selector24~8, Main, 1
instance = comp, \inst_NMI_Control|Selector24~9\, inst_NMI_Control|Selector24~9, Main, 1
instance = comp, \inst_NMI_Control|Selector29~0\, inst_NMI_Control|Selector29~0, Main, 1
instance = comp, \inst_NMI_Control|Selector35~0\, inst_NMI_Control|Selector35~0, Main, 1
instance = comp, \inst_NMI_Control|Selector35~1\, inst_NMI_Control|Selector35~1, Main, 1
instance = comp, \inst_NMI_Control|Selector35~2\, inst_NMI_Control|Selector35~2, Main, 1
instance = comp, \inst_NMI_Control|Selector4~2\, inst_NMI_Control|Selector4~2, Main, 1
instance = comp, \inst_NMI_Control|mapa_state.MST_END\, inst_NMI_Control|mapa_state.MST_END, Main, 1
instance = comp, \inst_NMI_Control|Selector4~3\, inst_NMI_Control|Selector4~3, Main, 1
instance = comp, \inst_NMI_Control|Selector5~0\, inst_NMI_Control|Selector5~0, Main, 1
instance = comp, \inst_NMI_Control|mmap_arm_counter[3]~0\, inst_NMI_Control|mmap_arm_counter[3]~0, Main, 1
instance = comp, \inst_NMI_Control|Add0~0\, inst_NMI_Control|Add0~0, Main, 1
instance = comp, \inst_NMI_Control|mmap_arm_counter[3]~1\, inst_NMI_Control|mmap_arm_counter[3]~1, Main, 1
instance = comp, \inst_NMI_Control|mmap_arm_counter[2]~2\, inst_NMI_Control|mmap_arm_counter[2]~2, Main, 1
instance = comp, \inst_NMI_Control|mmap_arm_counter[2]~3\, inst_NMI_Control|mmap_arm_counter[2]~3, Main, 1
instance = comp, \inst_NMI_Control|mmap_arm_counter[1]~4\, inst_NMI_Control|mmap_arm_counter[1]~4, Main, 1
instance = comp, \inst_NMI_Control|mmap_arm_counter[0]~5\, inst_NMI_Control|mmap_arm_counter[0]~5, Main, 1
instance = comp, \tick_timer[3]\, tick_timer[3], Main, 1
instance = comp, \tick_timer[1]\, tick_timer[1], Main, 1
instance = comp, \inst_IntControl|Service~0\, inst_IntControl|Service~0, Main, 1
instance = comp, \inst_IntControl|Service~1\, inst_IntControl|Service~1, Main, 1
instance = comp, \inst_NMI_Control|Selector13~0\, inst_NMI_Control|Selector13~0, Main, 1
instance = comp, \inst_NMI_Control|trace_counter[2]~2\, inst_NMI_Control|trace_counter[2]~2, Main, 1
instance = comp, \inst_NMI_Control|trace_counter[1]~4\, inst_NMI_Control|trace_counter[1]~4, Main, 1
instance = comp, \inst_NMI_Control|tra_state.TST_END\, inst_NMI_Control|tra_state.TST_END, Main, 1
instance = comp, \inst_NMI_Control|Selector12~0\, inst_NMI_Control|Selector12~0, Main, 1
instance = comp, \nmi_reasons_clr[2]\, nmi_reasons_clr[2], Main, 1
instance = comp, \inst_NMI_Control|nmi_prot_viol\, inst_NMI_Control|nmi_prot_viol, Main, 1
instance = comp, \nmi_reasons_clr[1]\, nmi_reasons_clr[1], Main, 1
instance = comp, \inst_NMI_Control|nmi_reasons~2\, inst_NMI_Control|nmi_reasons~2, Main, 1
instance = comp, \nmi_reasons_clr[0]\, nmi_reasons_clr[0], Main, 1
instance = comp, \inst_OutExpander|reg[5]\, inst_OutExpander|reg[5], Main, 1
instance = comp, \inst_OutExpander|Selector2~0\, inst_OutExpander|Selector2~0, Main, 1
instance = comp, \inst_Timing|count_1us~0\, inst_Timing|count_1us~0, Main, 1
instance = comp, \inst_OutExpander|Selector9~0\, inst_OutExpander|Selector9~0, Main, 1
instance = comp, \inst_OutExpander|Selector8~0\, inst_OutExpander|Selector8~0, Main, 1
instance = comp, \inst_OutExpander|Selector8~1\, inst_OutExpander|Selector8~1, Main, 1
instance = comp, \inst_Con_Tx|reg[2]\, inst_Con_Tx|reg[2], Main, 1
instance = comp, \inst_FIFOs|DataOut[0][1]\, inst_FIFOs|DataOut[0][1], Main, 1
instance = comp, \inst_Con_Tx|Selector6~0\, inst_Con_Tx|Selector6~0, Main, 1
instance = comp, \inst_FIFOs|DataOut[0][0]~0\, inst_FIFOs|DataOut[0][0]~0, Main, 1
instance = comp, \inst_Con_Tx|bit_count[1]~2\, inst_Con_Tx|bit_count[1]~2, Main, 1
instance = comp, \fifos_wrreq[2]~2\, fifos_wrreq[2]~2, Main, 1
instance = comp, \inst_FIFOs|Selector17~0\, inst_FIFOs|Selector17~0, Main, 1
instance = comp, \inst_Aux_Tx|reg[2]\, inst_Aux_Tx|reg[2], Main, 1
instance = comp, \inst_FIFOs|DataOut[2][1]\, inst_FIFOs|DataOut[2][1], Main, 1
instance = comp, \inst_Aux_Tx|Selector6~0\, inst_Aux_Tx|Selector6~0, Main, 1
instance = comp, \inst_FIFOs|DataOut[2][0]~1\, inst_FIFOs|DataOut[2][0]~1, Main, 1
instance = comp, \Selector82~0\, Selector82~0, Main, 1
instance = comp, \inst_SPI_Master|Selector15~1\, inst_SPI_Master|Selector15~1, Main, 1
instance = comp, \Selector88~8\, Selector88~8, Main, 1
instance = comp, \Selector96~4\, Selector96~4, Main, 1
instance = comp, \Selector102~0\, Selector102~0, Main, 1
instance = comp, \Selector102~1\, Selector102~1, Main, 1
instance = comp, \Selector102~2\, Selector102~2, Main, 1
instance = comp, \mmap_shadow~29\, mmap_shadow~29, Main, 1
instance = comp, \mmap_shadow~13\, mmap_shadow~13, Main, 1
instance = comp, \mmap_shadow~59\, mmap_shadow~59, Main, 1
instance = comp, \mmap_shadow~22\, mmap_shadow~22, Main, 1
instance = comp, \inst_CRC16_XModem|crc_reg[11]\, inst_CRC16_XModem|crc_reg[11], Main, 1
instance = comp, \inst_FIFOs|DataOut[1][3]\, inst_FIFOs|DataOut[1][3], Main, 1
instance = comp, \Selector112~6\, Selector112~6, Main, 1
instance = comp, \mmap_shadow~40\, mmap_shadow~40, Main, 1
instance = comp, \D[5]~23\, D[5]~23, Main, 1
instance = comp, \mmap_shadow~25\, mmap_shadow~25, Main, 1
instance = comp, \mmap_shadow~17\, mmap_shadow~17, Main, 1
instance = comp, \mmap_shadow~67\, mmap_shadow~67, Main, 1
instance = comp, \Selector128~0\, Selector128~0, Main, 1
instance = comp, \inst_SPI_Master|Busy\, inst_SPI_Master|Busy, Main, 1
instance = comp, \Selector126~1\, Selector126~1, Main, 1
instance = comp, \Selector126~3\, Selector126~3, Main, 1
instance = comp, \mmap_shadow~42\, mmap_shadow~42, Main, 1
instance = comp, \inst_I2C_Master|state.ST_START3\, inst_I2C_Master|state.ST_START3, Main, 1
instance = comp, \inst_I2C_Master|state.ST_START1\, inst_I2C_Master|state.ST_START1, Main, 1
instance = comp, \inst_I2C_Master|state.ST_STOP1\, inst_I2C_Master|state.ST_STOP1, Main, 1
instance = comp, \inst_I2C_Master|state.ST_DATA2\, inst_I2C_Master|state.ST_DATA2, Main, 1
instance = comp, \inst_I2C_Master|I2C_SCL~3\, inst_I2C_Master|I2C_SCL~3, Main, 1
instance = comp, \inst_I2C_Master|state.ST_STOP2\, inst_I2C_Master|state.ST_STOP2, Main, 1
instance = comp, \inst_I2C_Master|state.ST_START\, inst_I2C_Master|state.ST_START, Main, 1
instance = comp, \inst_I2C_Master|I2C_SDA~2\, inst_I2C_Master|I2C_SDA~2, Main, 1
instance = comp, \inst_I2C_Master|state.ST_START2\, inst_I2C_Master|state.ST_START2, Main, 1
instance = comp, \inst_I2C_Master|Selector26~0\, inst_I2C_Master|Selector26~0, Main, 1
instance = comp, \inst_IntControl|qual_req[2]~0\, inst_IntControl|qual_req[2]~0, Main, 1
instance = comp, \trace_arm~0\, trace_arm~0, Main, 1
instance = comp, \inst_NMI_Control|Selector17~2\, inst_NMI_Control|Selector17~2, Main, 1
instance = comp, \Selector76~0\, Selector76~0, Main, 1
instance = comp, \inst_OutExpander|reg[4]\, inst_OutExpander|reg[4], Main, 1
instance = comp, \inst_OutExpander|Selector3~0\, inst_OutExpander|Selector3~0, Main, 1
instance = comp, \inst_OutExpander|reg[2]~0\, inst_OutExpander|reg[2]~0, Main, 1
instance = comp, \inst_Con_Tx|reg[3]\, inst_Con_Tx|reg[3], Main, 1
instance = comp, \inst_FIFOs|DataOut[0][2]\, inst_FIFOs|DataOut[0][2], Main, 1
instance = comp, \inst_Con_Tx|Selector5~0\, inst_Con_Tx|Selector5~0, Main, 1
instance = comp, \inst_Aux_Rx|Data[0]\, inst_Aux_Rx|Data[0], Main, 1
instance = comp, \inst_FIFOs|Selector6~0\, inst_FIFOs|Selector6~0, Main, 1
instance = comp, \inst_FIFOs|Selector5~0\, inst_FIFOs|Selector5~0, Main, 1
instance = comp, \inst_Timing|count_con[5]\, inst_Timing|count_con[5], Main, 1
instance = comp, \inst_Timing|Equal2~1\, inst_Timing|Equal2~1, Main, 1
instance = comp, \inst_Con_Rx|inst_DeNoise|avg[1]\, inst_Con_Rx|inst_DeNoise|avg[1], Main, 1
instance = comp, \inst_Con_Rx|bd_div[2]\, inst_Con_Rx|bd_div[2], Main, 1
instance = comp, \inst_Con_Rx|Add1~0\, inst_Con_Rx|Add1~0, Main, 1
instance = comp, \inst_Con_Rx|state.ST_INIT\, inst_Con_Rx|state.ST_INIT, Main, 1
instance = comp, \inst_Con_Rx|Selector1~1\, inst_Con_Rx|Selector1~1, Main, 1
instance = comp, \inst_Con_Rx|Selector1~2\, inst_Con_Rx|Selector1~2, Main, 1
instance = comp, \inst_Con_Rx|Selector1~3\, inst_Con_Rx|Selector1~3, Main, 1
instance = comp, \inst_Con_Rx|Selector1~4\, inst_Con_Rx|Selector1~4, Main, 1
instance = comp, \inst_Aux_Rx|inst_DeNoise|avg[2]\, inst_Aux_Rx|inst_DeNoise|avg[2], Main, 1
instance = comp, \inst_Aux_Rx|bd_div[2]\, inst_Aux_Rx|bd_div[2], Main, 1
instance = comp, \inst_Aux_Rx|Selector5~1\, inst_Aux_Rx|Selector5~1, Main, 1
instance = comp, \inst_Aux_Rx|Selector5~5\, inst_Aux_Rx|Selector5~5, Main, 1
instance = comp, \inst_Aux_Tx|reg[3]\, inst_Aux_Tx|reg[3], Main, 1
instance = comp, \inst_FIFOs|DataOut[2][2]\, inst_FIFOs|DataOut[2][2], Main, 1
instance = comp, \inst_Aux_Tx|Selector5~0\, inst_Aux_Tx|Selector5~0, Main, 1
instance = comp, \inst_I2C_Master|Selector21~1\, inst_I2C_Master|Selector21~1, Main, 1
instance = comp, \inst_CRC16_XModem|Selector4~0\, inst_CRC16_XModem|Selector4~0, Main, 1
instance = comp, \inst_SPI_Master|Busy~0\, inst_SPI_Master|Busy~0, Main, 1
instance = comp, \inst_I2C_Master|Busy~0\, inst_I2C_Master|Busy~0, Main, 1
instance = comp, \inst_I2C_Master|Selector4~0\, inst_I2C_Master|Selector4~0, Main, 1
instance = comp, \i2c_tx_ackn~0\, i2c_tx_ackn~0, Main, 1
instance = comp, \inst_I2C_Master|Selector7~0\, inst_I2C_Master|Selector7~0, Main, 1
instance = comp, \inst_I2C_Master|Selector1~0\, inst_I2C_Master|Selector1~0, Main, 1
instance = comp, \inst_I2C_Master|Selector0~2\, inst_I2C_Master|Selector0~2, Main, 1
instance = comp, \inst_I2C_Master|Selector0~3\, inst_I2C_Master|Selector0~3, Main, 1
instance = comp, \inst_I2C_Master|Selector0~4\, inst_I2C_Master|Selector0~4, Main, 1
instance = comp, \inst_I2C_Master|Selector0~5\, inst_I2C_Master|Selector0~5, Main, 1
instance = comp, \inst_I2C_Master|Selector1~1\, inst_I2C_Master|Selector1~1, Main, 1
instance = comp, \inst_CRC16_XModem|bit_count[0]\, inst_CRC16_XModem|bit_count[0], Main, 1
instance = comp, \inst_OutExpander|reg[3]\, inst_OutExpander|reg[3], Main, 1
instance = comp, \inst_Aux_Rx|Busy\, inst_Aux_Rx|Busy, Main, 1
instance = comp, \inst_OutExpander|Selector4~0\, inst_OutExpander|Selector4~0, Main, 1
instance = comp, \inst_Con_Tx|reg[4]\, inst_Con_Tx|reg[4], Main, 1
instance = comp, \inst_FIFOs|DataOut[0][3]\, inst_FIFOs|DataOut[0][3], Main, 1
instance = comp, \inst_Con_Tx|Selector4~0\, inst_Con_Tx|Selector4~0, Main, 1
instance = comp, \inst_Aux_Rx|reg[0]\, inst_Aux_Rx|reg[0], Main, 1
instance = comp, \inst_Con_Rx|inst_DeNoise|avg~0\, inst_Con_Rx|inst_DeNoise|avg~0, Main, 1
instance = comp, \inst_Con_Rx|bd_div~4\, inst_Con_Rx|bd_div~4, Main, 1
instance = comp, \inst_Con_Rx|Selector1~7\, inst_Con_Rx|Selector1~7, Main, 1
instance = comp, \inst_Con_Rx|Selector2~8\, inst_Con_Rx|Selector2~8, Main, 1
instance = comp, \inst_Aux_Rx|inst_DeNoise|avg~1\, inst_Aux_Rx|inst_DeNoise|avg~1, Main, 1
instance = comp, \inst_Aux_Rx|bd_div~4\, inst_Aux_Rx|bd_div~4, Main, 1
instance = comp, \inst_Aux_Rx|Selector3~0\, inst_Aux_Rx|Selector3~0, Main, 1
instance = comp, \inst_Aux_Rx|bit_count[1]~3\, inst_Aux_Rx|bit_count[1]~3, Main, 1
instance = comp, \inst_Aux_Rx|Selector1~0\, inst_Aux_Rx|Selector1~0, Main, 1
instance = comp, \inst_Aux_Rx|Selector2~0\, inst_Aux_Rx|Selector2~0, Main, 1
instance = comp, \inst_Aux_Tx|reg[4]\, inst_Aux_Tx|reg[4], Main, 1
instance = comp, \inst_FIFOs|DataOut[2][3]\, inst_FIFOs|DataOut[2][3], Main, 1
instance = comp, \inst_Aux_Tx|Selector4~0\, inst_Aux_Tx|Selector4~0, Main, 1
instance = comp, \inst_I2C_Master|Selector0~6\, inst_I2C_Master|Selector0~6, Main, 1
instance = comp, \inst_Aux_Rx|Data[4]\, inst_Aux_Rx|Data[4], Main, 1
instance = comp, \inst_Con_Rx|Data[4]\, inst_Con_Rx|Data[4], Main, 1
instance = comp, \inst_FIFOs|ram_wrdata~8\, inst_FIFOs|ram_wrdata~8, Main, 1
instance = comp, \inst_Aux_Rx|Data[5]\, inst_Aux_Rx|Data[5], Main, 1
instance = comp, \inst_Con_Rx|Data[5]\, inst_Con_Rx|Data[5], Main, 1
instance = comp, \inst_FIFOs|ram_wrdata~10\, inst_FIFOs|ram_wrdata~10, Main, 1
instance = comp, \inst_CRC16_XModem|bit_count[0]~3\, inst_CRC16_XModem|bit_count[0]~3, Main, 1
instance = comp, \inst_OutExpander|reg[2]\, inst_OutExpander|reg[2], Main, 1
instance = comp, \inst_Con_Rx|Busy\, inst_Con_Rx|Busy, Main, 1
instance = comp, \inst_OutExpander|Selector5~0\, inst_OutExpander|Selector5~0, Main, 1
instance = comp, \inst_Aux_Rx|Busy~0\, inst_Aux_Rx|Busy~0, Main, 1
instance = comp, \inst_Con_Tx|reg[5]\, inst_Con_Tx|reg[5], Main, 1
instance = comp, \inst_FIFOs|DataOut[0][4]\, inst_FIFOs|DataOut[0][4], Main, 1
instance = comp, \inst_Con_Tx|Selector3~0\, inst_Con_Tx|Selector3~0, Main, 1
instance = comp, \inst_Aux_Tx|reg[5]\, inst_Aux_Tx|reg[5], Main, 1
instance = comp, \inst_FIFOs|DataOut[2][4]\, inst_FIFOs|DataOut[2][4], Main, 1
instance = comp, \inst_Aux_Tx|Selector3~0\, inst_Aux_Tx|Selector3~0, Main, 1
instance = comp, \inst_OutExpander|reg[1]\, inst_OutExpander|reg[1], Main, 1
instance = comp, \inst_OutExpander|Selector6~0\, inst_OutExpander|Selector6~0, Main, 1
instance = comp, \inst_Con_Rx|Busy~0\, inst_Con_Rx|Busy~0, Main, 1
instance = comp, \inst_Con_Tx|reg[6]\, inst_Con_Tx|reg[6], Main, 1
instance = comp, \inst_FIFOs|DataOut[0][5]\, inst_FIFOs|DataOut[0][5], Main, 1
instance = comp, \inst_Con_Tx|Selector2~0\, inst_Con_Tx|Selector2~0, Main, 1
instance = comp, \inst_Aux_Tx|reg[6]\, inst_Aux_Tx|reg[6], Main, 1
instance = comp, \inst_FIFOs|DataOut[2][5]\, inst_FIFOs|DataOut[2][5], Main, 1
instance = comp, \inst_Aux_Tx|Selector2~0\, inst_Aux_Tx|Selector2~0, Main, 1
instance = comp, \inst_OutExpander|reg[0]\, inst_OutExpander|reg[0], Main, 1
instance = comp, \inst_OutExpander|Selector7~0\, inst_OutExpander|Selector7~0, Main, 1
instance = comp, \inst_Con_Tx|reg[7]\, inst_Con_Tx|reg[7], Main, 1
instance = comp, \inst_FIFOs|DataOut[0][6]\, inst_FIFOs|DataOut[0][6], Main, 1
instance = comp, \inst_Con_Tx|Selector1~0\, inst_Con_Tx|Selector1~0, Main, 1
instance = comp, \inst_Aux_Tx|reg[7]\, inst_Aux_Tx|reg[7], Main, 1
instance = comp, \inst_FIFOs|DataOut[2][6]\, inst_FIFOs|DataOut[2][6], Main, 1
instance = comp, \inst_Aux_Tx|Selector1~0\, inst_Aux_Tx|Selector1~0, Main, 1
instance = comp, \inst_OutExpander|reg[0]~1\, inst_OutExpander|reg[0]~1, Main, 1
instance = comp, \inst_FIFOs|DataOut[0][7]\, inst_FIFOs|DataOut[0][7], Main, 1
instance = comp, \inst_Con_Tx|reg[7]~1\, inst_Con_Tx|reg[7]~1, Main, 1
instance = comp, \inst_FIFOs|DataOut[2][7]\, inst_FIFOs|DataOut[2][7], Main, 1
instance = comp, \inst_Aux_Tx|reg[7]~1\, inst_Aux_Tx|reg[7]~1, Main, 1
instance = comp, \Selector52~25\, Selector52~25, Main, 1
instance = comp, \Selector49~3\, Selector49~3, Main, 1
instance = comp, \inst_NMI_Control|Selector6~2\, inst_NMI_Control|Selector6~2, Main, 1
instance = comp, \inst_FIFOs|DataOut[0][0]~feeder\, inst_FIFOs|DataOut[0][0]~feeder, Main, 1
instance = comp, \inst_FIFOs|DataOut[2][0]~feeder\, inst_FIFOs|DataOut[2][0]~feeder, Main, 1
instance = comp, \inst_FIFOs|DataOut[0][1]~feeder\, inst_FIFOs|DataOut[0][1]~feeder, Main, 1
instance = comp, \inst_FIFOs|DataOut[2][1]~feeder\, inst_FIFOs|DataOut[2][1]~feeder, Main, 1
instance = comp, \inst_FIFOs|DataOut[2][2]~feeder\, inst_FIFOs|DataOut[2][2]~feeder, Main, 1
instance = comp, \inst_FIFOs|DataOut[0][2]~feeder\, inst_FIFOs|DataOut[0][2]~feeder, Main, 1
instance = comp, \inst_FIFOs|DataOut[1][3]~feeder\, inst_FIFOs|DataOut[1][3]~feeder, Main, 1
instance = comp, \inst_FIFOs|DataOut[2][3]~feeder\, inst_FIFOs|DataOut[2][3]~feeder, Main, 1
instance = comp, \inst_FIFOs|DataOut[2][5]~feeder\, inst_FIFOs|DataOut[2][5]~feeder, Main, 1
instance = comp, \inst_FIFOs|DataOut[2][6]~feeder\, inst_FIFOs|DataOut[2][6]~feeder, Main, 1
instance = comp, \inst_FIFOs|DataOut[2][7]~feeder\, inst_FIFOs|DataOut[2][7]~feeder, Main, 1
instance = comp, \mmap_shadow~29feeder\, mmap_shadow~29feeder, Main, 1
instance = comp, \mmap_shadow~17feeder\, mmap_shadow~17feeder, Main, 1
instance = comp, \inst_I2C_Master|state.ST_START1~feeder\, inst_I2C_Master|state.ST_START1~feeder, Main, 1
instance = comp, \nmi_reasons_clr[2]~feeder\, nmi_reasons_clr[2]~feeder, Main, 1
instance = comp, \nmi_reasons_clr[1]~feeder\, nmi_reasons_clr[1]~feeder, Main, 1
instance = comp, \inst_Aux_Rx|Data[0]~feeder\, inst_Aux_Rx|Data[0]~feeder, Main, 1
instance = comp, \inst_Con_Rx|Data[4]~feeder\, inst_Con_Rx|Data[4]~feeder, Main, 1
instance = comp, \inst_Aux_Rx|Data[5]~feeder\, inst_Aux_Rx|Data[5]~feeder, Main, 1
instance = comp, \inst_Con_Rx|state.ST_INIT~feeder\, inst_Con_Rx|state.ST_INIT~feeder, Main, 1
instance = comp, \D[0]~I\, D[0], Main, 1
instance = comp, \D[1]~I\, D[1], Main, 1
instance = comp, \D[2]~I\, D[2], Main, 1
instance = comp, \D[3]~I\, D[3], Main, 1
instance = comp, \D[4]~I\, D[4], Main, 1
instance = comp, \D[5]~I\, D[5], Main, 1
instance = comp, \D[6]~I\, D[6], Main, 1
instance = comp, \D[7]~I\, D[7], Main, 1
instance = comp, \RTC_SCL~I\, RTC_SCL, Main, 1
instance = comp, \RTC_SDA~I\, RTC_SDA, Main, 1
instance = comp, \A[6]~I\, A[6], Main, 1
instance = comp, \a_s[6]\, a_s[6], Main, 1
instance = comp, \A[7]~I\, A[7], Main, 1
instance = comp, \a_s[7]\, a_s[7], Main, 1
instance = comp, \Equal9~0\, Equal9~0, Main, 1
instance = comp, \d_s[7]\, d_s[7], Main, 1
instance = comp, \d_s[6]\, d_s[6], Main, 1
instance = comp, \d_s[5]\, d_s[5], Main, 1
instance = comp, \d_s[4]\, d_s[4], Main, 1
instance = comp, \d_s[3]\, d_s[3], Main, 1
instance = comp, \d_s[2]\, d_s[2], Main, 1
instance = comp, \A[5]~I\, A[5], Main, 1
instance = comp, \a_s[5]\, a_s[5], Main, 1
instance = comp, \A[2]~I\, A[2], Main, 1
instance = comp, \a_s[2]\, a_s[2], Main, 1
instance = comp, \Equal18~0\, Equal18~0, Main, 1
instance = comp, \A[1]~I\, A[1], Main, 1
instance = comp, \a_s[1]\, a_s[1], Main, 1
instance = comp, \A[0]~I\, A[0], Main, 1
instance = comp, \a_s[0]\, a_s[0], Main, 1
instance = comp, \Equal3~7\, Equal3~7, Main, 1
instance = comp, \crc_set_low~0\, crc_set_low~0, Main, 1
instance = comp, \RESET~I\, RESET, Main, 1
instance = comp, \inst_Synch_Rst|meta_reg[0]~feeder\, inst_Synch_Rst|meta_reg[0]~feeder, Main, 1
instance = comp, \inst_Synch_Rst|meta_reg[0]\, inst_Synch_Rst|meta_reg[0], Main, 1
instance = comp, \inst_Synch_Rst|Output[0]\, inst_Synch_Rst|Output[0], Main, 1
instance = comp, \inst_Synch_Rst|Output[0]~clkctrl\, inst_Synch_Rst|Output[0]~clkctrl, Main, 1
instance = comp, \Selector96~2\, Selector96~2, Main, 1
instance = comp, \Equal3~8\, Equal3~8, Main, 1
instance = comp, \WideNor0~7\, WideNor0~7, Main, 1
instance = comp, \A[3]~I\, A[3], Main, 1
instance = comp, \a_s[3]\, a_s[3], Main, 1
instance = comp, \Equal10~0\, Equal10~0, Main, 1
instance = comp, \WideNor0~8\, WideNor0~8, Main, 1
instance = comp, \WideNor0~5\, WideNor0~5, Main, 1
instance = comp, \WideNor0~9\, WideNor0~9, Main, 1
instance = comp, \IORQn~I\, IORQn, Main, 1
instance = comp, \iorq_s~0\, iorq_s~0, Main, 1
instance = comp, \Equal4~0\, Equal4~0, Main, 1
instance = comp, \WideNor0~6\, WideNor0~6, Main, 1
instance = comp, \A[4]~I\, A[4], Main, 1
instance = comp, \a_s[4]\, a_s[4], Main, 1
instance = comp, \Equal3~6\, Equal3~6, Main, 1
instance = comp, \WideNor0~11\, WideNor0~11, Main, 1
instance = comp, \WideNor1~0\, WideNor1~0, Main, 1
instance = comp, \Selector52~24\, Selector52~24, Main, 1
instance = comp, \Selector52~7\, Selector52~7, Main, 1
instance = comp, \SUPER~I\, SUPER, Main, 1
instance = comp, \super_s~feeder\, super_s~feeder, Main, 1
instance = comp, \MREQn~I\, MREQn, Main, 1
instance = comp, \mreq_s~0\, mreq_s~0, Main, 1
instance = comp, \inst_NMI_Control|Selector20~1\, inst_NMI_Control|Selector20~1, Main, 1
instance = comp, \inst_NMI_Control|bus_state.BST_MEM1\, inst_NMI_Control|bus_state.BST_MEM1, Main, 1
instance = comp, \inst_NMI_Control|Selector19~3\, inst_NMI_Control|Selector19~3, Main, 1
instance = comp, \inst_NMI_Control|Selector19~4\, inst_NMI_Control|Selector19~4, Main, 1
instance = comp, \inst_NMI_Control|bus_state.BST_IDLE\, inst_NMI_Control|bus_state.BST_IDLE, Main, 1
instance = comp, \inst_NMI_Control|cyc_timer[2]~0\, inst_NMI_Control|cyc_timer[2]~0, Main, 1
instance = comp, \inst_NMI_Control|cyc_timer[2]\, inst_NMI_Control|cyc_timer[2], Main, 1
instance = comp, \inst_NMI_Control|cyc_timer[1]~2\, inst_NMI_Control|cyc_timer[1]~2, Main, 1
instance = comp, \inst_NMI_Control|cyc_timer[1]\, inst_NMI_Control|cyc_timer[1], Main, 1
instance = comp, \M1n~I\, M1n, Main, 1
instance = comp, \m1_s~0\, m1_s~0, Main, 1
instance = comp, \inst_NMI_Control|Selector18~0\, inst_NMI_Control|Selector18~0, Main, 1
instance = comp, \inst_NMI_Control|Selector18~1\, inst_NMI_Control|Selector18~1, Main, 1
instance = comp, \inst_NMI_Control|nmi_super_viol\, inst_NMI_Control|nmi_super_viol, Main, 1
instance = comp, \inst_NMI_Control|nmi_reasons~1\, inst_NMI_Control|nmi_reasons~1, Main, 1
instance = comp, \inst_NMI_Control|nmi_reasons[2]\, inst_NMI_Control|nmi_reasons[2], Main, 1
instance = comp, \Selector73~0\, Selector73~0, Main, 1
instance = comp, \Selector73~1\, Selector73~1, Main, 1
instance = comp, \nmi_reasons_clr[3]\, nmi_reasons_clr[3], Main, 1
instance = comp, \inst_NMI_Control|Selector21~0\, inst_NMI_Control|Selector21~0, Main, 1
instance = comp, \inst_NMI_Control|bus_state.BST_MEM2\, inst_NMI_Control|bus_state.BST_MEM2, Main, 1
instance = comp, \inst_NMI_Control|trace_counter[3]~0\, inst_NMI_Control|trace_counter[3]~0, Main, 1
instance = comp, \inst_NMI_Control|trace_counter[0]~5\, inst_NMI_Control|trace_counter[0]~5, Main, 1
instance = comp, \inst_NMI_Control|trace_counter[0]\, inst_NMI_Control|trace_counter[0], Main, 1
instance = comp, \inst_NMI_Control|trace_counter[2]~3\, inst_NMI_Control|trace_counter[2]~3, Main, 1
instance = comp, \inst_NMI_Control|trace_counter[2]\, inst_NMI_Control|trace_counter[2], Main, 1
instance = comp, \inst_NMI_Control|Add1~0\, inst_NMI_Control|Add1~0, Main, 1
instance = comp, \inst_NMI_Control|trace_counter[3]~1\, inst_NMI_Control|trace_counter[3]~1, Main, 1
instance = comp, \inst_NMI_Control|trace_counter[3]\, inst_NMI_Control|trace_counter[3], Main, 1
instance = comp, \inst_NMI_Control|Equal1~0\, inst_NMI_Control|Equal1~0, Main, 1
instance = comp, \inst_NMI_Control|Selector13~1\, inst_NMI_Control|Selector13~1, Main, 1
instance = comp, \inst_NMI_Control|tra_state.TST_ARM\, inst_NMI_Control|tra_state.TST_ARM, Main, 1
instance = comp, \inst_NMI_Control|Selector14~0\, inst_NMI_Control|Selector14~0, Main, 1
instance = comp, \inst_NMI_Control|Selector15~0\, inst_NMI_Control|Selector15~0, Main, 1
instance = comp, \inst_NMI_Control|nmi_trace\, inst_NMI_Control|nmi_trace, Main, 1
instance = comp, \inst_NMI_Control|nmi_reasons~0\, inst_NMI_Control|nmi_reasons~0, Main, 1
instance = comp, \inst_NMI_Control|nmi_reasons[3]\, inst_NMI_Control|nmi_reasons[3], Main, 1
instance = comp, \NMI_SWITCHn~I\, NMI_SWITCHn, Main, 1
instance = comp, \inst_NMI_Control|nmi_switch_s~feeder\, inst_NMI_Control|nmi_switch_s~feeder, Main, 1
instance = comp, \inst_NMI_Control|nmi_switch_s\, inst_NMI_Control|nmi_switch_s, Main, 1
instance = comp, \inst_NMI_Control|nmi_switch_dly~feeder\, inst_NMI_Control|nmi_switch_dly~feeder, Main, 1
instance = comp, \inst_NMI_Control|nmi_switch_dly\, inst_NMI_Control|nmi_switch_dly, Main, 1
instance = comp, \inst_NMI_Control|nmi_reasons~3\, inst_NMI_Control|nmi_reasons~3, Main, 1
instance = comp, \inst_NMI_Control|nmi_reasons[0]\, inst_NMI_Control|nmi_reasons[0], Main, 1
instance = comp, \inst_NMI_Control|Equal6~0\, inst_NMI_Control|Equal6~0, Main, 1
instance = comp, \inst_NMI_Control|nmi_req\, inst_NMI_Control|nmi_req, Main, 1
instance = comp, \inst_NMI_Control|cyc_timer[0]~1\, inst_NMI_Control|cyc_timer[0]~1, Main, 1
instance = comp, \inst_NMI_Control|cyc_timer[0]\, inst_NMI_Control|cyc_timer[0], Main, 1
instance = comp, \wr_s~0\, wr_s~0, Main, 1
instance = comp, \RDn~I\, RDn, Main, 1
instance = comp, \rd_s~0\, rd_s~0, Main, 1
instance = comp, \inst_NMI_Control|Selector28~0\, inst_NMI_Control|Selector28~0, Main, 1
instance = comp, \inst_NMI_Control|Selector27~0\, inst_NMI_Control|Selector27~0, Main, 1
instance = comp, \inst_NMI_Control|bus_state.BST_IO1\, inst_NMI_Control|bus_state.BST_IO1, Main, 1
instance = comp, \inst_NMI_Control|Selector28~1\, inst_NMI_Control|Selector28~1, Main, 1
instance = comp, \inst_NMI_Control|bus_state.BST_IO2\, inst_NMI_Control|bus_state.BST_IO2, Main, 1
instance = comp, \inst_NMI_Control|Selector32~0\, inst_NMI_Control|Selector32~0, Main, 1
instance = comp, \Selector46~3\, Selector46~3, Main, 1
instance = comp, \Equal5~0\, Equal5~0, Main, 1
instance = comp, \Equal5~1\, Equal5~1, Main, 1
instance = comp, \ctrl_mmap_en~2\, ctrl_mmap_en~2, Main, 1
instance = comp, \prefix_count[0]\, prefix_count[0], Main, 1
instance = comp, \inst_NMI_Control|Selector16~0\, inst_NMI_Control|Selector16~0, Main, 1
instance = comp, \inst_NMI_Control|mmap_on_nmi~0\, inst_NMI_Control|mmap_on_nmi~0, Main, 1
instance = comp, \inst_NMI_Control|prefix_counter[0]~0\, inst_NMI_Control|prefix_counter[0]~0, Main, 1
instance = comp, \inst_NMI_Control|prefix_counter[0]~1\, inst_NMI_Control|prefix_counter[0]~1, Main, 1
instance = comp, \inst_NMI_Control|prefix_counter[0]\, inst_NMI_Control|prefix_counter[0], Main, 1
instance = comp, \inst_NMI_Control|Add3~0\, inst_NMI_Control|Add3~0, Main, 1
instance = comp, \prefix_count[1]\, prefix_count[1], Main, 1
instance = comp, \inst_NMI_Control|prefix_counter[1]\, inst_NMI_Control|prefix_counter[1], Main, 1
instance = comp, \inst_NMI_Control|busi~0\, inst_NMI_Control|busi~0, Main, 1
instance = comp, \inst_NMI_Control|Selector24~1\, inst_NMI_Control|Selector24~1, Main, 1
instance = comp, \inst_NMI_Control|Selector22~1\, inst_NMI_Control|Selector22~1, Main, 1
instance = comp, \inst_NMI_Control|Selector22~2\, inst_NMI_Control|Selector22~2, Main, 1
instance = comp, \inst_NMI_Control|Selector22~3\, inst_NMI_Control|Selector22~3, Main, 1
instance = comp, \inst_NMI_Control|Selector22~0\, inst_NMI_Control|Selector22~0, Main, 1
instance = comp, \inst_NMI_Control|Selector22~4\, inst_NMI_Control|Selector22~4, Main, 1
instance = comp, \inst_NMI_Control|Selector30~1\, inst_NMI_Control|Selector30~1, Main, 1
instance = comp, \inst_NMI_Control|bus_state.BST_NACK\, inst_NMI_Control|bus_state.BST_NACK, Main, 1
instance = comp, \inst_NMI_Control|Selector23~0\, inst_NMI_Control|Selector23~0, Main, 1
instance = comp, \inst_NMI_Control|bus_state.BST_M1WE\, inst_NMI_Control|bus_state.BST_M1WE, Main, 1
instance = comp, \inst_NMI_Control|Selector24~5\, inst_NMI_Control|Selector24~5, Main, 1
instance = comp, \inst_NMI_Control|Selector24~4\, inst_NMI_Control|Selector24~4, Main, 1
instance = comp, \inst_NMI_Control|Selector24~6\, inst_NMI_Control|Selector24~6, Main, 1
instance = comp, \inst_NMI_Control|Selector24~7\, inst_NMI_Control|Selector24~7, Main, 1
instance = comp, \inst_NMI_Control|bus_state.BST_OUT\, inst_NMI_Control|bus_state.BST_OUT, Main, 1
instance = comp, \inst_NMI_Control|Selector31~0\, inst_NMI_Control|Selector31~0, Main, 1
instance = comp, \inst_NMI_Control|bus_state.BST_IN\, inst_NMI_Control|bus_state.BST_IN, Main, 1
instance = comp, \inst_NMI_Control|Selector16~3\, inst_NMI_Control|Selector16~3, Main, 1
instance = comp, \PROT~I\, PROT, Main, 1
instance = comp, \inst_NMI_Control|Selector25~0\, inst_NMI_Control|Selector25~0, Main, 1
instance = comp, \inst_NMI_Control|Selector26~0\, inst_NMI_Control|Selector26~0, Main, 1
instance = comp, \inst_NMI_Control|bus_state.BST_MWR\, inst_NMI_Control|bus_state.BST_MWR, Main, 1
instance = comp, \inst_NMI_Control|Selector17~0\, inst_NMI_Control|Selector17~0, Main, 1
instance = comp, \inst_NMI_Control|Selector16~1\, inst_NMI_Control|Selector16~1, Main, 1
instance = comp, \inst_NMI_Control|Selector16~2\, inst_NMI_Control|Selector16~2, Main, 1
instance = comp, \inst_NMI_Control|Selector16~5\, inst_NMI_Control|Selector16~5, Main, 1
instance = comp, \inst_NMI_Control|nmi_out~_Duplicate_1\, inst_NMI_Control|nmi_out~_Duplicate_1, Main, 1
instance = comp, \inst_NMI_Control|busi~1\, inst_NMI_Control|busi~1, Main, 1
instance = comp, \inst_NMI_Control|Selector35~3\, inst_NMI_Control|Selector35~3, Main, 1
instance = comp, \inst_NMI_Control|nmi_trigd\, inst_NMI_Control|nmi_trigd, Main, 1
instance = comp, \inst_NMI_Control|Selector22~5\, inst_NMI_Control|Selector22~5, Main, 1
instance = comp, \inst_NMI_Control|bus_state.BST_M1~0\, inst_NMI_Control|bus_state.BST_M1~0, Main, 1
instance = comp, \inst_NMI_Control|Selector22~6\, inst_NMI_Control|Selector22~6, Main, 1
instance = comp, \inst_NMI_Control|bus_state.BST_M1\, inst_NMI_Control|bus_state.BST_M1, Main, 1
instance = comp, \inst_NMI_Control|super_instr_out~0\, inst_NMI_Control|super_instr_out~0, Main, 1
instance = comp, \inst_NMI_Control|super_instr_out~1\, inst_NMI_Control|super_instr_out~1, Main, 1
instance = comp, \inst_NMI_Control|super_instr_out\, inst_NMI_Control|super_instr_out, Main, 1
instance = comp, \Selector52~13\, Selector52~13, Main, 1
instance = comp, \Selector52~14\, Selector52~14, Main, 1
instance = comp, \Selector52~21\, Selector52~21, Main, 1
instance = comp, \Selector41~12\, Selector41~12, Main, 1
instance = comp, \Selector52~11\, Selector52~11, Main, 1
instance = comp, \Selector41~13\, Selector41~13, Main, 1
instance = comp, \Selector46~1\, Selector46~1, Main, 1
instance = comp, \Selector52~4\, Selector52~4, Main, 1
instance = comp, \Selector52~12\, Selector52~12, Main, 1
instance = comp, \Selector52~22\, Selector52~22, Main, 1
instance = comp, \iosm~0\, iosm~0, Main, 1
instance = comp, \Selector52~23\, Selector52~23, Main, 1
instance = comp, \io_state.ST_WAIT\, io_state.ST_WAIT, Main, 1
instance = comp, \Selector53~1\, Selector53~1, Main, 1
instance = comp, \io_state.ST_DONE\, io_state.ST_DONE, Main, 1
instance = comp, \Selector41~30\, Selector41~30, Main, 1
instance = comp, \Selector41~33\, Selector41~33, Main, 1
instance = comp, \WideNor0~10\, WideNor0~10, Main, 1
instance = comp, \Selector41~31\, Selector41~31, Main, 1
instance = comp, \Selector43~1\, Selector43~1, Main, 1
instance = comp, \Selector41~19\, Selector41~19, Main, 1
instance = comp, \Equal13~0\, Equal13~0, Main, 1
instance = comp, \Selector45~0\, Selector45~0, Main, 1
instance = comp, \Selector45~1\, Selector45~1, Main, 1
instance = comp, \io_state.ST_IORD_AUX\, io_state.ST_IORD_AUX, Main, 1
instance = comp, \fifos_rdreq[3]~3\, fifos_rdreq[3]~3, Main, 1
instance = comp, \fifos_rdreq[3]~4\, fifos_rdreq[3]~4, Main, 1
instance = comp, \fifos_rdreq[3]~5\, fifos_rdreq[3]~5, Main, 1
instance = comp, \fifos_rdreq[3]\, fifos_rdreq[3], Main, 1
instance = comp, \inst_FIFOs|contents[1][0]~28\, inst_FIFOs|contents[1][0]~28, Main, 1
instance = comp, \inst_FIFOs|contents[1][1]~30\, inst_FIFOs|contents[1][1]~30, Main, 1
instance = comp, \inst_Aux_Rx|bd_div~3\, inst_Aux_Rx|bd_div~3, Main, 1
instance = comp, \inst_Timing|count_con~3\, inst_Timing|count_con~3, Main, 1
instance = comp, \inst_Timing|count_con[1]\, inst_Timing|count_con[1], Main, 1
instance = comp, \inst_Timing|count_con~4\, inst_Timing|count_con~4, Main, 1
instance = comp, \inst_Timing|count_con[0]\, inst_Timing|count_con[0], Main, 1
instance = comp, \inst_Timing|Add2~4\, inst_Timing|Add2~4, Main, 1
instance = comp, \inst_Timing|count_con[2]\, inst_Timing|count_con[2], Main, 1
instance = comp, \inst_Timing|Add2~6\, inst_Timing|Add2~6, Main, 1
instance = comp, \inst_Timing|count_con~2\, inst_Timing|count_con~2, Main, 1
instance = comp, \inst_Timing|count_con[3]\, inst_Timing|count_con[3], Main, 1
instance = comp, \inst_Timing|Add2~8\, inst_Timing|Add2~8, Main, 1
instance = comp, \inst_Timing|count_con[4]\, inst_Timing|count_con[4], Main, 1
instance = comp, \inst_Timing|Add2~12\, inst_Timing|Add2~12, Main, 1
instance = comp, \inst_Timing|count_con[6]\, inst_Timing|count_con[6], Main, 1
instance = comp, \inst_Timing|Add2~14\, inst_Timing|Add2~14, Main, 1
instance = comp, \inst_Timing|count_con~1\, inst_Timing|count_con~1, Main, 1
instance = comp, \inst_Timing|count_con[7]\, inst_Timing|count_con[7], Main, 1
instance = comp, \inst_Timing|Add2~16\, inst_Timing|Add2~16, Main, 1
instance = comp, \inst_Timing|count_con[8]\, inst_Timing|count_con[8], Main, 1
instance = comp, \inst_Timing|Add2~18\, inst_Timing|Add2~18, Main, 1
instance = comp, \inst_Timing|count_con~0\, inst_Timing|count_con~0, Main, 1
instance = comp, \inst_Timing|count_con[9]\, inst_Timing|count_con[9], Main, 1
instance = comp, \inst_Timing|Equal2~0\, inst_Timing|Equal2~0, Main, 1
instance = comp, \inst_Timing|Equal2~2\, inst_Timing|Equal2~2, Main, 1
instance = comp, \inst_Timing|Strb_Con\, inst_Timing|Strb_Con, Main, 1
instance = comp, \inst_Aux_Rx|state.ST_INIT~feeder\, inst_Aux_Rx|state.ST_INIT~feeder, Main, 1
instance = comp, \inst_Aux_Rx|Selector4~7\, inst_Aux_Rx|Selector4~7, Main, 1
instance = comp, \inst_Aux_Rx|state.ST_INIT\, inst_Aux_Rx|state.ST_INIT, Main, 1
instance = comp, \inst_FIFOs|WrAck[3]~11\, inst_FIFOs|WrAck[3]~11, Main, 1
instance = comp, \inst_FIFOs|WrAck[3]~12\, inst_FIFOs|WrAck[3]~12, Main, 1
instance = comp, \inst_FIFOs|WrAck[3]\, inst_FIFOs|WrAck[3], Main, 1
instance = comp, \inst_Aux_Rx|Selector5~0\, inst_Aux_Rx|Selector5~0, Main, 1
instance = comp, \inst_Aux_Rx|Selector5~2\, inst_Aux_Rx|Selector5~2, Main, 1
instance = comp, \inst_Aux_Rx|Selector5~3\, inst_Aux_Rx|Selector5~3, Main, 1
instance = comp, \ARxDn~I\, ARxDn, Main, 1
instance = comp, \inst_Aux_Rx|inst_Sync|meta_reg[0]~feeder\, inst_Aux_Rx|inst_Sync|meta_reg[0]~feeder, Main, 1
instance = comp, \inst_Aux_Rx|inst_Sync|meta_reg[0]\, inst_Aux_Rx|inst_Sync|meta_reg[0], Main, 1
instance = comp, \inst_Aux_Rx|inst_Sync|Output[0]\, inst_Aux_Rx|inst_Sync|Output[0], Main, 1
instance = comp, \inst_Aux_Rx|inst_DeNoise|avg~2\, inst_Aux_Rx|inst_DeNoise|avg~2, Main, 1
instance = comp, \inst_Aux_Rx|inst_DeNoise|avg[0]\, inst_Aux_Rx|inst_DeNoise|avg[0], Main, 1
instance = comp, \inst_Aux_Rx|inst_DeNoise|avg~0\, inst_Aux_Rx|inst_DeNoise|avg~0, Main, 1
instance = comp, \inst_Aux_Rx|inst_DeNoise|avg[1]\, inst_Aux_Rx|inst_DeNoise|avg[1], Main, 1
instance = comp, \inst_Aux_Rx|inst_DeNoise|output_int~0\, inst_Aux_Rx|inst_DeNoise|output_int~0, Main, 1
instance = comp, \inst_Aux_Rx|inst_DeNoise|output_int~1\, inst_Aux_Rx|inst_DeNoise|output_int~1, Main, 1
instance = comp, \inst_Aux_Rx|inst_DeNoise|output_int\, inst_Aux_Rx|inst_DeNoise|output_int, Main, 1
instance = comp, \inst_Aux_Rx|Selector5~4\, inst_Aux_Rx|Selector5~4, Main, 1
instance = comp, \inst_Aux_Rx|Selector5~6\, inst_Aux_Rx|Selector5~6, Main, 1
instance = comp, \inst_Aux_Rx|Selector5~7\, inst_Aux_Rx|Selector5~7, Main, 1
instance = comp, \inst_Aux_Rx|state.ST_WTACK\, inst_Aux_Rx|state.ST_WTACK, Main, 1
instance = comp, \inst_Aux_Rx|Selector4~4\, inst_Aux_Rx|Selector4~4, Main, 1
instance = comp, \inst_Aux_Rx|Selector4~5\, inst_Aux_Rx|Selector4~5, Main, 1
instance = comp, \inst_Aux_Rx|Selector4~6\, inst_Aux_Rx|Selector4~6, Main, 1
instance = comp, \inst_Aux_Rx|Selector2~1\, inst_Aux_Rx|Selector2~1, Main, 1
instance = comp, \inst_Aux_Rx|state.ST_START\, inst_Aux_Rx|state.ST_START, Main, 1
instance = comp, \inst_Aux_Rx|bit_count[1]~2\, inst_Aux_Rx|bit_count[1]~2, Main, 1
instance = comp, \inst_Aux_Rx|Selector3~1\, inst_Aux_Rx|Selector3~1, Main, 1
instance = comp, \inst_Aux_Rx|state.ST_DATA\, inst_Aux_Rx|state.ST_DATA, Main, 1
instance = comp, \inst_Aux_Rx|bit_count[0]~6\, inst_Aux_Rx|bit_count[0]~6, Main, 1
instance = comp, \inst_Aux_Rx|bit_count[0]\, inst_Aux_Rx|bit_count[0], Main, 1
instance = comp, \inst_Aux_Rx|bit_count[1]~5\, inst_Aux_Rx|bit_count[1]~5, Main, 1
instance = comp, \inst_Aux_Rx|bit_count[1]\, inst_Aux_Rx|bit_count[1], Main, 1
instance = comp, \inst_Aux_Rx|Add1~0\, inst_Aux_Rx|Add1~0, Main, 1
instance = comp, \inst_Aux_Rx|bit_count[2]~4\, inst_Aux_Rx|bit_count[2]~4, Main, 1
instance = comp, \inst_Aux_Rx|bit_count[2]\, inst_Aux_Rx|bit_count[2], Main, 1
instance = comp, \inst_Aux_Rx|Selector4~8\, inst_Aux_Rx|Selector4~8, Main, 1
instance = comp, \inst_Aux_Rx|state.ST_STOP\, inst_Aux_Rx|state.ST_STOP, Main, 1
instance = comp, \inst_Aux_Rx|FrameErr~1\, inst_Aux_Rx|FrameErr~1, Main, 1
instance = comp, \inst_Aux_Rx|Selector1~1\, inst_Aux_Rx|Selector1~1, Main, 1
instance = comp, \inst_Aux_Rx|state.ST_IDLE\, inst_Aux_Rx|state.ST_IDLE, Main, 1
instance = comp, \inst_Aux_Rx|bd_div[0]~2\, inst_Aux_Rx|bd_div[0]~2, Main, 1
instance = comp, \inst_Aux_Rx|bd_div[0]\, inst_Aux_Rx|bd_div[0], Main, 1
instance = comp, \inst_Aux_Rx|bd_div~1\, inst_Aux_Rx|bd_div~1, Main, 1
instance = comp, \inst_Aux_Rx|bd_div[1]\, inst_Aux_Rx|bd_div[1], Main, 1
instance = comp, \inst_Aux_Rx|brgen~0\, inst_Aux_Rx|brgen~0, Main, 1
instance = comp, \inst_Aux_Rx|bd_halfway\, inst_Aux_Rx|bd_halfway, Main, 1
instance = comp, \inst_Aux_Rx|Selector10~0\, inst_Aux_Rx|Selector10~0, Main, 1
instance = comp, \inst_Aux_Rx|Rx_Ready~0\, inst_Aux_Rx|Rx_Ready~0, Main, 1
instance = comp, \inst_Aux_Rx|Rx_Ready\, inst_Aux_Rx|Rx_Ready, Main, 1
instance = comp, \inst_FIFOs|contents[3][0]~41\, inst_FIFOs|contents[3][0]~41, Main, 1
instance = comp, \inst_FIFOs|contents[3][1]~43\, inst_FIFOs|contents[3][1]~43, Main, 1
instance = comp, \inst_FIFOs|contents[3][0]~51\, inst_FIFOs|contents[3][0]~51, Main, 1
instance = comp, \inst_FIFOs|Selector16~2\, inst_FIFOs|Selector16~2, Main, 1
instance = comp, \inst_FIFOs|contents[0][0]~54\, inst_FIFOs|contents[0][0]~54, Main, 1
instance = comp, \inst_FIFOs|Equal14~0\, inst_FIFOs|Equal14~0, Main, 1
instance = comp, \inst_FIFOs|RdAck[1]~0\, inst_FIFOs|RdAck[1]~0, Main, 1
instance = comp, \inst_FIFOs|RdAck[0]~3\, inst_FIFOs|RdAck[0]~3, Main, 1
instance = comp, \inst_FIFOs|RdAck[0]\, inst_FIFOs|RdAck[0], Main, 1
instance = comp, \inst_Con_Tx|Selector8~1\, inst_Con_Tx|Selector8~1, Main, 1
instance = comp, \inst_Aux_Tx|br_div[0]~2\, inst_Aux_Tx|br_div[0]~2, Main, 1
instance = comp, \inst_Aux_Tx|br_div[0]\, inst_Aux_Tx|br_div[0], Main, 1
instance = comp, \inst_Aux_Tx|br_div[1]~1\, inst_Aux_Tx|br_div[1]~1, Main, 1
instance = comp, \inst_Aux_Tx|br_div[1]\, inst_Aux_Tx|br_div[1], Main, 1
instance = comp, \inst_Aux_Tx|br_div[2]~0\, inst_Aux_Tx|br_div[2]~0, Main, 1
instance = comp, \inst_Aux_Tx|br_div[2]\, inst_Aux_Tx|br_div[2], Main, 1
instance = comp, \inst_Aux_Tx|divb~0\, inst_Aux_Tx|divb~0, Main, 1
instance = comp, \inst_Aux_Tx|br_strb\, inst_Aux_Tx|br_strb, Main, 1
instance = comp, \inst_Con_Tx|Selector10~1\, inst_Con_Tx|Selector10~1, Main, 1
instance = comp, \inst_Con_Tx|bit_count[0]~0\, inst_Con_Tx|bit_count[0]~0, Main, 1
instance = comp, \inst_Con_Tx|bit_count[0]~3\, inst_Con_Tx|bit_count[0]~3, Main, 1
instance = comp, \inst_Con_Tx|bit_count[0]\, inst_Con_Tx|bit_count[0], Main, 1
instance = comp, \inst_Con_Tx|Add1~0\, inst_Con_Tx|Add1~0, Main, 1
instance = comp, \inst_Con_Tx|bit_count[2]~1\, inst_Con_Tx|bit_count[2]~1, Main, 1
instance = comp, \inst_Con_Tx|bit_count[2]\, inst_Con_Tx|bit_count[2], Main, 1
instance = comp, \inst_Con_Tx|Equal1~0\, inst_Con_Tx|Equal1~0, Main, 1
instance = comp, \inst_Con_Tx|Selector9~1\, inst_Con_Tx|Selector9~1, Main, 1
instance = comp, \inst_Con_Tx|state.ST_TRIGD\, inst_Con_Tx|state.ST_TRIGD, Main, 1
instance = comp, \inst_Con_Tx|Selector10~2\, inst_Con_Tx|Selector10~2, Main, 1
instance = comp, \inst_Con_Tx|state.ST_START\, inst_Con_Tx|state.ST_START, Main, 1
instance = comp, \inst_Con_Tx|Selector11~0\, inst_Con_Tx|Selector11~0, Main, 1
instance = comp, \inst_Con_Tx|state.ST_DATA\, inst_Con_Tx|state.ST_DATA, Main, 1
instance = comp, \inst_Con_Tx|Selector8~2\, inst_Con_Tx|Selector8~2, Main, 1
instance = comp, \inst_Con_Tx|state.ST_IDLE\, inst_Con_Tx|state.ST_IDLE, Main, 1
instance = comp, \inst_Con_Tx|Busy~0\, inst_Con_Tx|Busy~0, Main, 1
instance = comp, \inst_Con_Tx|Busy\, inst_Con_Tx|Busy, Main, 1
instance = comp, \inst_FIFOs|contents[0][1]~56\, inst_FIFOs|contents[0][1]~56, Main, 1
instance = comp, \inst_FIFOs|contents[0][2]~58\, inst_FIFOs|contents[0][2]~58, Main, 1
instance = comp, \inst_FIFOs|contents[0][3]~60\, inst_FIFOs|contents[0][3]~60, Main, 1
instance = comp, \inst_FIFOs|contents[0][3]\, inst_FIFOs|contents[0][3], Main, 1
instance = comp, \inst_FIFOs|contents[0][4]~62\, inst_FIFOs|contents[0][4]~62, Main, 1
instance = comp, \inst_FIFOs|contents[0][5]~65\, inst_FIFOs|contents[0][5]~65, Main, 1
instance = comp, \inst_FIFOs|contents[0][5]\, inst_FIFOs|contents[0][5], Main, 1
instance = comp, \inst_FIFOs|Equal0~1\, inst_FIFOs|Equal0~1, Main, 1
instance = comp, \CCTSn~I\, CCTSn, Main, 1
instance = comp, \ccts_s~0\, ccts_s~0, Main, 1
instance = comp, \inst_FIFOs|fsm~0\, inst_FIFOs|fsm~0, Main, 1
instance = comp, \inst_FIFOs|contents[0][3]~64\, inst_FIFOs|contents[0][3]~64, Main, 1
instance = comp, \inst_FIFOs|contents[0][0]\, inst_FIFOs|contents[0][0], Main, 1
instance = comp, \inst_FIFOs|contents[0][4]\, inst_FIFOs|contents[0][4], Main, 1
instance = comp, \inst_FIFOs|contents[0][2]\, inst_FIFOs|contents[0][2], Main, 1
instance = comp, \inst_FIFOs|Equal0~0\, inst_FIFOs|Equal0~0, Main, 1
instance = comp, \inst_FIFOs|fsm~3\, inst_FIFOs|fsm~3, Main, 1
instance = comp, \inst_FIFOs|contents[2][0]~67\, inst_FIFOs|contents[2][0]~67, Main, 1
instance = comp, \inst_FIFOs|contents[2][2]~71\, inst_FIFOs|contents[2][2]~71, Main, 1
instance = comp, \inst_FIFOs|contents[2][3]~73\, inst_FIFOs|contents[2][3]~73, Main, 1
instance = comp, \inst_FIFOs|contents[2][4]~75\, inst_FIFOs|contents[2][4]~75, Main, 1
instance = comp, \inst_FIFOs|contents[2][4]\, inst_FIFOs|contents[2][4], Main, 1
instance = comp, \inst_FIFOs|contents[2][2]\, inst_FIFOs|contents[2][2], Main, 1
instance = comp, \inst_FIFOs|contents[2][0]\, inst_FIFOs|contents[2][0], Main, 1
instance = comp, \inst_FIFOs|Equal4~0\, inst_FIFOs|Equal4~0, Main, 1
instance = comp, \inst_FIFOs|Equal4~1\, inst_FIFOs|Equal4~1, Main, 1
instance = comp, \inst_FIFOs|Equal8~2\, inst_FIFOs|Equal8~2, Main, 1
instance = comp, \inst_FIFOs|contents[2][5]~80\, inst_FIFOs|contents[2][5]~80, Main, 1
instance = comp, \inst_FIFOs|RdAck[2]~4\, inst_FIFOs|RdAck[2]~4, Main, 1
instance = comp, \inst_FIFOs|RdAck[2]\, inst_FIFOs|RdAck[2], Main, 1
instance = comp, \inst_Aux_Tx|Selector8~1\, inst_Aux_Tx|Selector8~1, Main, 1
instance = comp, \inst_Aux_Tx|Selector11~0\, inst_Aux_Tx|Selector11~0, Main, 1
instance = comp, \inst_Aux_Tx|state.ST_DATA\, inst_Aux_Tx|state.ST_DATA, Main, 1
instance = comp, \inst_Aux_Tx|Selector10~1\, inst_Aux_Tx|Selector10~1, Main, 1
instance = comp, \inst_Aux_Tx|Selector10~2\, inst_Aux_Tx|Selector10~2, Main, 1
instance = comp, \inst_Aux_Tx|state.ST_START\, inst_Aux_Tx|state.ST_START, Main, 1
instance = comp, \inst_Aux_Tx|bit_count[1]~0\, inst_Aux_Tx|bit_count[1]~0, Main, 1
instance = comp, \inst_Aux_Tx|bit_count[0]~3\, inst_Aux_Tx|bit_count[0]~3, Main, 1
instance = comp, \inst_Aux_Tx|bit_count[0]\, inst_Aux_Tx|bit_count[0], Main, 1
instance = comp, \inst_Aux_Tx|bit_count[1]~2\, inst_Aux_Tx|bit_count[1]~2, Main, 1
instance = comp, \inst_Aux_Tx|bit_count[1]\, inst_Aux_Tx|bit_count[1], Main, 1
instance = comp, \inst_Aux_Tx|Add1~0\, inst_Aux_Tx|Add1~0, Main, 1
instance = comp, \inst_Aux_Tx|bit_count[2]~1\, inst_Aux_Tx|bit_count[2]~1, Main, 1
instance = comp, \inst_Aux_Tx|bit_count[2]\, inst_Aux_Tx|bit_count[2], Main, 1
instance = comp, \inst_Aux_Tx|Equal1~0\, inst_Aux_Tx|Equal1~0, Main, 1
instance = comp, \inst_Aux_Tx|Selector8~2\, inst_Aux_Tx|Selector8~2, Main, 1
instance = comp, \inst_Aux_Tx|state.ST_IDLE\, inst_Aux_Tx|state.ST_IDLE, Main, 1
instance = comp, \inst_Aux_Tx|Busy~0\, inst_Aux_Tx|Busy~0, Main, 1
instance = comp, \inst_Aux_Tx|Busy\, inst_Aux_Tx|Busy, Main, 1
instance = comp, \inst_FIFOs|Selector15~0\, inst_FIFOs|Selector15~0, Main, 1
instance = comp, \inst_FIFOs|contents[2][5]~77\, inst_FIFOs|contents[2][5]~77, Main, 1
instance = comp, \inst_FIFOs|contents[2][3]\, inst_FIFOs|contents[2][3], Main, 1
instance = comp, \inst_FIFOs|Equal5~0\, inst_FIFOs|Equal5~0, Main, 1
instance = comp, \inst_FIFOs|Equal1~0\, inst_FIFOs|Equal1~0, Main, 1
instance = comp, \Selector41~16\, Selector41~16, Main, 1
instance = comp, \Selector41~17\, Selector41~17, Main, 1
instance = comp, \Selector51~1\, Selector51~1, Main, 1
instance = comp, \Selector51~2\, Selector51~2, Main, 1
instance = comp, \io_state.ST_IOWR_AUX\, io_state.ST_IOWR_AUX, Main, 1
instance = comp, \fifos_wrreq[2]~3\, fifos_wrreq[2]~3, Main, 1
instance = comp, \fifos_wrreq[2]~4\, fifos_wrreq[2]~4, Main, 1
instance = comp, \fifos_wrreq[2]\, fifos_wrreq[2], Main, 1
instance = comp, \inst_FIFOs|Selector15~1\, inst_FIFOs|Selector15~1, Main, 1
instance = comp, \inst_FIFOs|Selector16~1\, inst_FIFOs|Selector16~1, Main, 1
instance = comp, \inst_FIFOs|op_fifo[1]~6\, inst_FIFOs|op_fifo[1]~6, Main, 1
instance = comp, \inst_FIFOs|Selector15~7\, inst_FIFOs|Selector15~7, Main, 1
instance = comp, \inst_FIFOs|state.ST_IDLE\, inst_FIFOs|state.ST_IDLE, Main, 1
instance = comp, \inst_FIFOs|Selector16~3\, inst_FIFOs|Selector16~3, Main, 1
instance = comp, \inst_FIFOs|state.ST_WRITE\, inst_FIFOs|state.ST_WRITE, Main, 1
instance = comp, \inst_FIFOs|contents[3][0]~82\, inst_FIFOs|contents[3][0]~82, Main, 1
instance = comp, \inst_FIFOs|contents[3][1]\, inst_FIFOs|contents[3][1], Main, 1
instance = comp, \inst_FIFOs|contents[3][2]~45\, inst_FIFOs|contents[3][2]~45, Main, 1
instance = comp, \inst_FIFOs|contents[3][2]\, inst_FIFOs|contents[3][2], Main, 1
instance = comp, \inst_FIFOs|contents[3][0]\, inst_FIFOs|contents[3][0], Main, 1
instance = comp, \inst_FIFOs|Equal7~0\, inst_FIFOs|Equal7~0, Main, 1
instance = comp, \inst_FIFOs|contents[3][3]~47\, inst_FIFOs|contents[3][3]~47, Main, 1
instance = comp, \inst_FIFOs|contents[3][3]\, inst_FIFOs|contents[3][3], Main, 1
instance = comp, \inst_FIFOs|Equal7~1\, inst_FIFOs|Equal7~1, Main, 1
instance = comp, \inst_FIFOs|Selector18~1\, inst_FIFOs|Selector18~1, Main, 1
instance = comp, \inst_FIFOs|op_fifo~5\, inst_FIFOs|op_fifo~5, Main, 1
instance = comp, \inst_FIFOs|op_fifo[1]~4\, inst_FIFOs|op_fifo[1]~4, Main, 1
instance = comp, \inst_FIFOs|op_fifo[0]\, inst_FIFOs|op_fifo[0], Main, 1
instance = comp, \inst_FIFOs|Equal8~1\, inst_FIFOs|Equal8~1, Main, 1
instance = comp, \inst_FIFOs|fsm~1\, inst_FIFOs|fsm~1, Main, 1
instance = comp, \inst_FIFOs|Selector17~1\, inst_FIFOs|Selector17~1, Main, 1
instance = comp, \inst_FIFOs|state.ST_WR_DONE\, inst_FIFOs|state.ST_WR_DONE, Main, 1
instance = comp, \inst_FIFOs|contents[1][4]~36\, inst_FIFOs|contents[1][4]~36, Main, 1
instance = comp, \inst_FIFOs|contents[1][5]~39\, inst_FIFOs|contents[1][5]~39, Main, 1
instance = comp, \inst_FIFOs|contents[1][5]\, inst_FIFOs|contents[1][5], Main, 1
instance = comp, \inst_FIFOs|Equal3~1\, inst_FIFOs|Equal3~1, Main, 1
instance = comp, \inst_FIFOs|Equal8~0\, inst_FIFOs|Equal8~0, Main, 1
instance = comp, \inst_FIFOs|WrAck[1]~9\, inst_FIFOs|WrAck[1]~9, Main, 1
instance = comp, \inst_FIFOs|WrAck[1]~10\, inst_FIFOs|WrAck[1]~10, Main, 1
instance = comp, \inst_FIFOs|WrAck[1]\, inst_FIFOs|WrAck[1], Main, 1
instance = comp, \CRxDn~I\, CRxDn, Main, 1
instance = comp, \inst_Con_Rx|inst_Sync|meta_reg[0]~feeder\, inst_Con_Rx|inst_Sync|meta_reg[0]~feeder, Main, 1
instance = comp, \inst_Con_Rx|inst_Sync|meta_reg[0]\, inst_Con_Rx|inst_Sync|meta_reg[0], Main, 1
instance = comp, \inst_Con_Rx|inst_Sync|Output[0]\, inst_Con_Rx|inst_Sync|Output[0], Main, 1
instance = comp, \inst_Con_Rx|inst_DeNoise|avg~2\, inst_Con_Rx|inst_DeNoise|avg~2, Main, 1
instance = comp, \inst_Con_Rx|inst_DeNoise|avg[0]\, inst_Con_Rx|inst_DeNoise|avg[0], Main, 1
instance = comp, \inst_Con_Rx|inst_DeNoise|avg~1\, inst_Con_Rx|inst_DeNoise|avg~1, Main, 1
instance = comp, \inst_Con_Rx|inst_DeNoise|avg[2]\, inst_Con_Rx|inst_DeNoise|avg[2], Main, 1
instance = comp, \inst_Con_Rx|inst_DeNoise|output_int~0\, inst_Con_Rx|inst_DeNoise|output_int~0, Main, 1
instance = comp, \inst_Con_Rx|inst_DeNoise|output_int~1\, inst_Con_Rx|inst_DeNoise|output_int~1, Main, 1
instance = comp, \inst_Con_Rx|inst_DeNoise|output_int\, inst_Con_Rx|inst_DeNoise|output_int, Main, 1
instance = comp, \inst_Con_Rx|Selector2~7\, inst_Con_Rx|Selector2~7, Main, 1
instance = comp, \inst_Con_Rx|state.ST_STOP\, inst_Con_Rx|state.ST_STOP, Main, 1
instance = comp, \inst_Con_Rx|FrameErr~1\, inst_Con_Rx|FrameErr~1, Main, 1
instance = comp, \inst_Con_Rx|Selector1~8\, inst_Con_Rx|Selector1~8, Main, 1
instance = comp, \inst_Con_Rx|state.ST_IDLE\, inst_Con_Rx|state.ST_IDLE, Main, 1
instance = comp, \inst_Con_Rx|bd_div~3\, inst_Con_Rx|bd_div~3, Main, 1
instance = comp, \inst_Con_Rx|bd_div[0]~2\, inst_Con_Rx|bd_div[0]~2, Main, 1
instance = comp, \inst_Con_Rx|bd_div[0]\, inst_Con_Rx|bd_div[0], Main, 1
instance = comp, \inst_Con_Rx|bd_div~1\, inst_Con_Rx|bd_div~1, Main, 1
instance = comp, \inst_Con_Rx|bd_div[1]\, inst_Con_Rx|bd_div[1], Main, 1
instance = comp, \inst_Con_Rx|brgen~0\, inst_Con_Rx|brgen~0, Main, 1
instance = comp, \inst_Con_Rx|bd_halfway\, inst_Con_Rx|bd_halfway, Main, 1
instance = comp, \inst_Con_Rx|bit_count[0]~6\, inst_Con_Rx|bit_count[0]~6, Main, 1
instance = comp, \inst_Con_Rx|bit_count[0]\, inst_Con_Rx|bit_count[0], Main, 1
instance = comp, \inst_Con_Rx|bit_count[1]~5\, inst_Con_Rx|bit_count[1]~5, Main, 1
instance = comp, \inst_Con_Rx|bit_count[1]\, inst_Con_Rx|bit_count[1], Main, 1
instance = comp, \inst_Con_Rx|Selector3~0\, inst_Con_Rx|Selector3~0, Main, 1
instance = comp, \inst_Con_Rx|bit_count[0]~2\, inst_Con_Rx|bit_count[0]~2, Main, 1
instance = comp, \inst_Con_Rx|Selector3~1\, inst_Con_Rx|Selector3~1, Main, 1
instance = comp, \inst_Con_Rx|state.ST_DATA\, inst_Con_Rx|state.ST_DATA, Main, 1
instance = comp, \inst_Con_Rx|Selector1~0\, inst_Con_Rx|Selector1~0, Main, 1
instance = comp, \inst_Con_Rx|bit_count[0]~3\, inst_Con_Rx|bit_count[0]~3, Main, 1
instance = comp, \inst_Con_Rx|bit_count[2]~4\, inst_Con_Rx|bit_count[2]~4, Main, 1
instance = comp, \inst_Con_Rx|bit_count[2]\, inst_Con_Rx|bit_count[2], Main, 1
instance = comp, \inst_Con_Rx|Selector2~10\, inst_Con_Rx|Selector2~10, Main, 1
instance = comp, \inst_Con_Rx|Selector2~4\, inst_Con_Rx|Selector2~4, Main, 1
instance = comp, \inst_Con_Rx|Selector2~5\, inst_Con_Rx|Selector2~5, Main, 1
instance = comp, \inst_Con_Rx|Selector2~6\, inst_Con_Rx|Selector2~6, Main, 1
instance = comp, \inst_Con_Rx|Selector2~9\, inst_Con_Rx|Selector2~9, Main, 1
instance = comp, \inst_Con_Rx|state.ST_START\, inst_Con_Rx|state.ST_START, Main, 1
instance = comp, \inst_Con_Rx|Selector1~5\, inst_Con_Rx|Selector1~5, Main, 1
instance = comp, \inst_Con_Rx|Selector1~6\, inst_Con_Rx|Selector1~6, Main, 1
instance = comp, \inst_Con_Rx|Selector10~0\, inst_Con_Rx|Selector10~0, Main, 1
instance = comp, \inst_Con_Rx|Selector5~0\, inst_Con_Rx|Selector5~0, Main, 1
instance = comp, \inst_Con_Rx|state.ST_WTACK\, inst_Con_Rx|state.ST_WTACK, Main, 1
instance = comp, \inst_Con_Rx|Rx_Ready~0\, inst_Con_Rx|Rx_Ready~0, Main, 1
instance = comp, \inst_Con_Rx|Rx_Ready\, inst_Con_Rx|Rx_Ready, Main, 1
instance = comp, \inst_FIFOs|Selector18~0\, inst_FIFOs|Selector18~0, Main, 1
instance = comp, \Selector44~1\, Selector44~1, Main, 1
instance = comp, \D[5]~16\, D[5]~16, Main, 1
instance = comp, \Equal11~0\, Equal11~0, Main, 1
instance = comp, \Selector44~2\, Selector44~2, Main, 1
instance = comp, \io_state.ST_IORD_CON\, io_state.ST_IORD_CON, Main, 1
instance = comp, \fifos_rdreq[1]~1\, fifos_rdreq[1]~1, Main, 1
instance = comp, \inst_FIFOs|RdAck[1]~1\, inst_FIFOs|RdAck[1]~1, Main, 1
instance = comp, \inst_FIFOs|RdAck[1]\, inst_FIFOs|RdAck[1], Main, 1
instance = comp, \fifos_rdreq[1]~0\, fifos_rdreq[1]~0, Main, 1
instance = comp, \fifos_rdreq[1]~2\, fifos_rdreq[1]~2, Main, 1
instance = comp, \fifos_rdreq[1]\, fifos_rdreq[1], Main, 1
instance = comp, \inst_FIFOs|fsm~4\, inst_FIFOs|fsm~4, Main, 1
instance = comp, \inst_FIFOs|op_fifo~1\, inst_FIFOs|op_fifo~1, Main, 1
instance = comp, \inst_FIFOs|op_fifo~2\, inst_FIFOs|op_fifo~2, Main, 1
instance = comp, \inst_FIFOs|op_fifo[1]\, inst_FIFOs|op_fifo[1], Main, 1
instance = comp, \inst_FIFOs|contents[1][4]~81\, inst_FIFOs|contents[1][4]~81, Main, 1
instance = comp, \inst_FIFOs|contents[1][1]\, inst_FIFOs|contents[1][1], Main, 1
instance = comp, \inst_FIFOs|contents[1][2]~32\, inst_FIFOs|contents[1][2]~32, Main, 1
instance = comp, \inst_FIFOs|contents[1][2]\, inst_FIFOs|contents[1][2], Main, 1
instance = comp, \inst_FIFOs|contents[1][3]~34\, inst_FIFOs|contents[1][3]~34, Main, 1
instance = comp, \inst_FIFOs|contents[1][3]\, inst_FIFOs|contents[1][3], Main, 1
instance = comp, \inst_FIFOs|contents[1][4]\, inst_FIFOs|contents[1][4], Main, 1
instance = comp, \inst_FIFOs|contents[1][0]\, inst_FIFOs|contents[1][0], Main, 1
instance = comp, \inst_FIFOs|Equal3~0\, inst_FIFOs|Equal3~0, Main, 1
instance = comp, \inst_FIFOs|Equal2~0\, inst_FIFOs|Equal2~0, Main, 1
instance = comp, \inst_FIFOs|op_fifo~3\, inst_FIFOs|op_fifo~3, Main, 1
instance = comp, \ACTSn~I\, ACTSn, Main, 1
instance = comp, \acts_s~0\, acts_s~0, Main, 1
instance = comp, \inst_FIFOs|fsm~2\, inst_FIFOs|fsm~2, Main, 1
instance = comp, \inst_FIFOs|Selector16~0\, inst_FIFOs|Selector16~0, Main, 1
instance = comp, \inst_FIFOs|Selector18~2\, inst_FIFOs|Selector18~2, Main, 1
instance = comp, \inst_FIFOs|Selector15~2\, inst_FIFOs|Selector15~2, Main, 1
instance = comp, \inst_FIFOs|Selector15~3\, inst_FIFOs|Selector15~3, Main, 1
instance = comp, \inst_FIFOs|WrAck[0]~7\, inst_FIFOs|WrAck[0]~7, Main, 1
instance = comp, \inst_FIFOs|WrAck[0]~8\, inst_FIFOs|WrAck[0]~8, Main, 1
instance = comp, \inst_FIFOs|WrAck[0]\, inst_FIFOs|WrAck[0], Main, 1
instance = comp, \Selector50~1\, Selector50~1, Main, 1
instance = comp, \Selector50~0\, Selector50~0, Main, 1
instance = comp, \Selector50~2\, Selector50~2, Main, 1
instance = comp, \io_state.ST_IOWR_CON\, io_state.ST_IOWR_CON, Main, 1
instance = comp, \fifos_wrreq[0]~0\, fifos_wrreq[0]~0, Main, 1
instance = comp, \mmap_shadow~55\, mmap_shadow~55, Main, 1
instance = comp, \fifos_wrreq[0]~1\, fifos_wrreq[0]~1, Main, 1
instance = comp, \fifos_wrreq[0]\, fifos_wrreq[0], Main, 1
instance = comp, \inst_FIFOs|Selector15~4\, inst_FIFOs|Selector15~4, Main, 1
instance = comp, \inst_FIFOs|Selector20~0\, inst_FIFOs|Selector20~0, Main, 1
instance = comp, \inst_FIFOs|Selector20~1\, inst_FIFOs|Selector20~1, Main, 1
instance = comp, \inst_FIFOs|Selector15~5\, inst_FIFOs|Selector15~5, Main, 1
instance = comp, \inst_FIFOs|Selector15~6\, inst_FIFOs|Selector15~6, Main, 1
instance = comp, \inst_FIFOs|Selector18~3\, inst_FIFOs|Selector18~3, Main, 1
instance = comp, \inst_FIFOs|state.ST_READ\, inst_FIFOs|state.ST_READ, Main, 1
instance = comp, \inst_FIFOs|state.ST_RD1\, inst_FIFOs|state.ST_RD1, Main, 1
instance = comp, \inst_FIFOs|Selector20~2\, inst_FIFOs|Selector20~2, Main, 1
instance = comp, \inst_FIFOs|state.ST_RD_DONE\, inst_FIFOs|state.ST_RD_DONE, Main, 1
instance = comp, \inst_FIFOs|contents[3][4]~49\, inst_FIFOs|contents[3][4]~49, Main, 1
instance = comp, \inst_FIFOs|contents[3][5]~52\, inst_FIFOs|contents[3][5]~52, Main, 1
instance = comp, \inst_FIFOs|contents[3][5]\, inst_FIFOs|contents[3][5], Main, 1
instance = comp, \inst_FIFOs|Equal6~0\, inst_FIFOs|Equal6~0, Main, 1
instance = comp, \Selector41~27\, Selector41~27, Main, 1
instance = comp, \Selector42~0\, Selector42~0, Main, 1
instance = comp, \Selector42~1\, Selector42~1, Main, 1
instance = comp, \Selector43~0\, Selector43~0, Main, 1
instance = comp, \Selector43~2\, Selector43~2, Main, 1
instance = comp, \io_state.ST_IORD\, io_state.ST_IORD, Main, 1
instance = comp, \Selector41~8\, Selector41~8, Main, 1
instance = comp, \Selector41~9\, Selector41~9, Main, 1
instance = comp, \Selector41~21\, Selector41~21, Main, 1
instance = comp, \inst_FIFOs|WrAck[2]~5\, inst_FIFOs|WrAck[2]~5, Main, 1
instance = comp, \inst_FIFOs|WrAck[2]~6\, inst_FIFOs|WrAck[2]~6, Main, 1
instance = comp, \inst_FIFOs|WrAck[2]\, inst_FIFOs|WrAck[2], Main, 1
instance = comp, \Selector41~10\, Selector41~10, Main, 1
instance = comp, \Selector41~11\, Selector41~11, Main, 1
instance = comp, \Selector41~22\, Selector41~22, Main, 1
instance = comp, \inst_FIFOs|RdAck[3]~2\, inst_FIFOs|RdAck[3]~2, Main, 1
instance = comp, \inst_FIFOs|RdAck[3]\, inst_FIFOs|RdAck[3], Main, 1
instance = comp, \Selector41~23\, Selector41~23, Main, 1
instance = comp, \Selector42~2\, Selector42~2, Main, 1
instance = comp, \Selector42~4\, Selector42~4, Main, 1
instance = comp, \io_state.ST_INTACK\, io_state.ST_INTACK, Main, 1
instance = comp, \Selector41~24\, Selector41~24, Main, 1
instance = comp, \Selector47~2\, Selector47~2, Main, 1
instance = comp, \Selector47~4\, Selector47~4, Main, 1
instance = comp, \Selector47~3\, Selector47~3, Main, 1
instance = comp, \io_state.ST_IOWRWT\, io_state.ST_IOWRWT, Main, 1
instance = comp, \Selector48~0\, Selector48~0, Main, 1
instance = comp, \io_state.ST_IOWW1\, io_state.ST_IOWW1, Main, 1
instance = comp, \Selector41~25\, Selector41~25, Main, 1
instance = comp, \Selector41~26\, Selector41~26, Main, 1
instance = comp, \Selector41~18\, Selector41~18, Main, 1
instance = comp, \Selector41~20\, Selector41~20, Main, 1
instance = comp, \Selector41~29\, Selector41~29, Main, 1
instance = comp, \Selector41~32\, Selector41~32, Main, 1
instance = comp, \io_state.ST_IDLE\, io_state.ST_IDLE, Main, 1
instance = comp, \int_ack~2\, int_ack~2, Main, 1
instance = comp, \int_ack~3\, int_ack~3, Main, 1
instance = comp, \inst_IntControl|state\, inst_IntControl|state, Main, 1
instance = comp, \inst_IntControl|VecValid\, inst_IntControl|VecValid, Main, 1
instance = comp, \Selector46~23\, Selector46~23, Main, 1
instance = comp, \Selector46~24\, Selector46~24, Main, 1
instance = comp, \Selector46~25\, Selector46~25, Main, 1
instance = comp, \Selector46~6\, Selector46~6, Main, 1
instance = comp, \Selector41~14\, Selector41~14, Main, 1
instance = comp, \Selector49~2\, Selector49~2, Main, 1
instance = comp, \io_state.ST_IOWW2\, io_state.ST_IOWW2, Main, 1
instance = comp, \Selector46~7\, Selector46~7, Main, 1
instance = comp, \Selector46~14\, Selector46~14, Main, 1
instance = comp, \Selector46~15\, Selector46~15, Main, 1
instance = comp, \Selector46~16\, Selector46~16, Main, 1
instance = comp, \Selector46~17\, Selector46~17, Main, 1
instance = comp, \crc_set_high~0\, crc_set_high~0, Main, 1
instance = comp, \Selector91~2\, Selector91~2, Main, 1
instance = comp, \inst_CRC16_XModem|Selector26~3\, inst_CRC16_XModem|Selector26~3, Main, 1
instance = comp, \inst_CRC16_XModem|bit_count[2]~1\, inst_CRC16_XModem|bit_count[2]~1, Main, 1
instance = comp, \crc_strb~0\, crc_strb~0, Main, 1
instance = comp, \inst_CRC16_XModem|Selector26~4\, inst_CRC16_XModem|Selector26~4, Main, 1
instance = comp, \inst_CRC16_XModem|Selector27~0\, inst_CRC16_XModem|Selector27~0, Main, 1
instance = comp, \inst_CRC16_XModem|state.ST_DATA\, inst_CRC16_XModem|state.ST_DATA, Main, 1
instance = comp, \inst_CRC16_XModem|bit_count[1]~2\, inst_CRC16_XModem|bit_count[1]~2, Main, 1
instance = comp, \inst_CRC16_XModem|bit_count[1]\, inst_CRC16_XModem|bit_count[1], Main, 1
instance = comp, \inst_CRC16_XModem|Add0~0\, inst_CRC16_XModem|Add0~0, Main, 1
instance = comp, \inst_CRC16_XModem|bit_count[2]~0\, inst_CRC16_XModem|bit_count[2]~0, Main, 1
instance = comp, \inst_CRC16_XModem|bit_count[2]\, inst_CRC16_XModem|bit_count[2], Main, 1
instance = comp, \inst_CRC16_XModem|Selector26~5\, inst_CRC16_XModem|Selector26~5, Main, 1
instance = comp, \inst_CRC16_XModem|Selector28~0\, inst_CRC16_XModem|Selector28~0, Main, 1
instance = comp, \inst_CRC16_XModem|state.ST_DONE\, inst_CRC16_XModem|state.ST_DONE, Main, 1
instance = comp, \inst_CRC16_XModem|Selector26~6\, inst_CRC16_XModem|Selector26~6, Main, 1
instance = comp, \inst_CRC16_XModem|state.ST_IDLE\, inst_CRC16_XModem|state.ST_IDLE, Main, 1
instance = comp, \inst_CRC16_XModem|Busy~0\, inst_CRC16_XModem|Busy~0, Main, 1
instance = comp, \inst_CRC16_XModem|Busy~1\, inst_CRC16_XModem|Busy~1, Main, 1
instance = comp, \inst_CRC16_XModem|Busy\, inst_CRC16_XModem|Busy, Main, 1
instance = comp, \Selector46~19\, Selector46~19, Main, 1
instance = comp, \Selector46~20\, Selector46~20, Main, 1
instance = comp, \Selector46~0\, Selector46~0, Main, 1
instance = comp, \Selector46~2\, Selector46~2, Main, 1
instance = comp, \Selector46~13\, Selector46~13, Main, 1
instance = comp, \Selector46~21\, Selector46~21, Main, 1
instance = comp, \Selector46~26\, Selector46~26, Main, 1
instance = comp, \CPU_CLK~I\, CPU_CLK, Main, 1
instance = comp, \Selector46~4\, Selector46~4, Main, 1
instance = comp, \Selector46~27\, Selector46~27, Main, 1
instance = comp, \Selector46~28\, Selector46~28, Main, 1
instance = comp, \Selector46~29\, Selector46~29, Main, 1
instance = comp, \io_state.ST_IOWR\, io_state.ST_IOWR, Main, 1
instance = comp, \inst_CRC16_XModem|Selector26~2\, inst_CRC16_XModem|Selector26~2, Main, 1
instance = comp, \d_s[0]\, d_s[0], Main, 1
instance = comp, \inst_CRC16_XModem|data_reg[0]~1\, inst_CRC16_XModem|data_reg[0]~1, Main, 1
instance = comp, \inst_CRC16_XModem|data_reg[0]\, inst_CRC16_XModem|data_reg[0], Main, 1
instance = comp, \d_s[1]\, d_s[1], Main, 1
instance = comp, \inst_CRC16_XModem|Selector22~0\, inst_CRC16_XModem|Selector22~0, Main, 1
instance = comp, \inst_CRC16_XModem|data_reg[6]~0\, inst_CRC16_XModem|data_reg[6]~0, Main, 1
instance = comp, \inst_CRC16_XModem|data_reg[1]\, inst_CRC16_XModem|data_reg[1], Main, 1
instance = comp, \inst_CRC16_XModem|Selector21~0\, inst_CRC16_XModem|Selector21~0, Main, 1
instance = comp, \inst_CRC16_XModem|data_reg[2]\, inst_CRC16_XModem|data_reg[2], Main, 1
instance = comp, \inst_CRC16_XModem|Selector20~0\, inst_CRC16_XModem|Selector20~0, Main, 1
instance = comp, \inst_CRC16_XModem|data_reg[3]\, inst_CRC16_XModem|data_reg[3], Main, 1
instance = comp, \inst_CRC16_XModem|Selector19~0\, inst_CRC16_XModem|Selector19~0, Main, 1
instance = comp, \inst_CRC16_XModem|data_reg[4]\, inst_CRC16_XModem|data_reg[4], Main, 1
instance = comp, \inst_CRC16_XModem|Selector18~0\, inst_CRC16_XModem|Selector18~0, Main, 1
instance = comp, \inst_CRC16_XModem|data_reg[5]\, inst_CRC16_XModem|data_reg[5], Main, 1
instance = comp, \inst_CRC16_XModem|Selector17~0\, inst_CRC16_XModem|Selector17~0, Main, 1
instance = comp, \inst_CRC16_XModem|data_reg[6]\, inst_CRC16_XModem|data_reg[6], Main, 1
instance = comp, \inst_CRC16_XModem|Selector16~0\, inst_CRC16_XModem|Selector16~0, Main, 1
instance = comp, \inst_CRC16_XModem|data_reg[7]\, inst_CRC16_XModem|data_reg[7], Main, 1
instance = comp, \inst_CRC16_XModem|crc_reg~2\, inst_CRC16_XModem|crc_reg~2, Main, 1
instance = comp, \inst_CRC16_XModem|crc_reg[13]~1\, inst_CRC16_XModem|crc_reg[13]~1, Main, 1
instance = comp, \inst_CRC16_XModem|crc_reg[12]\, inst_CRC16_XModem|crc_reg[12], Main, 1
instance = comp, \inst_CRC16_XModem|Selector2~0\, inst_CRC16_XModem|Selector2~0, Main, 1
instance = comp, \inst_CRC16_XModem|crc_reg[13]\, inst_CRC16_XModem|crc_reg[13], Main, 1
instance = comp, \inst_CRC16_XModem|Selector1~0\, inst_CRC16_XModem|Selector1~0, Main, 1
instance = comp, \inst_CRC16_XModem|crc_reg[14]\, inst_CRC16_XModem|crc_reg[14], Main, 1
instance = comp, \inst_CRC16_XModem|Selector0~0\, inst_CRC16_XModem|Selector0~0, Main, 1
instance = comp, \inst_CRC16_XModem|crc_reg[15]\, inst_CRC16_XModem|crc_reg[15], Main, 1
instance = comp, \inst_CRC16_XModem|Selector15~0\, inst_CRC16_XModem|Selector15~0, Main, 1
instance = comp, \inst_CRC16_XModem|crc_reg[0]~0\, inst_CRC16_XModem|crc_reg[0]~0, Main, 1
instance = comp, \inst_CRC16_XModem|crc_reg[0]\, inst_CRC16_XModem|crc_reg[0], Main, 1
instance = comp, \spi_mc_ss~2\, spi_mc_ss~2, Main, 1
instance = comp, \SPI_MISO~I\, SPI_MISO, Main, 1
instance = comp, \inst_SPI_Master|inst_Sync_sda|meta_reg[0]~feeder\, inst_SPI_Master|inst_Sync_sda|meta_reg[0]~feeder, Main, 1
instance = comp, \inst_SPI_Master|inst_Sync_sda|meta_reg[0]\, inst_SPI_Master|inst_Sync_sda|meta_reg[0], Main, 1
instance = comp, \inst_SPI_Master|inst_Sync_sda|Output[0]~feeder\, inst_SPI_Master|inst_Sync_sda|Output[0]~feeder, Main, 1
instance = comp, \inst_SPI_Master|inst_Sync_sda|Output[0]\, inst_SPI_Master|inst_Sync_sda|Output[0], Main, 1
instance = comp, \inst_SPI_Master|count_spi[1]~8\, inst_SPI_Master|count_spi[1]~8, Main, 1
instance = comp, \inst_SPI_Master|count_spi[1]\, inst_SPI_Master|count_spi[1], Main, 1
instance = comp, \inst_SPI_Master|count_spi[2]~10\, inst_SPI_Master|count_spi[2]~10, Main, 1
instance = comp, \inst_SPI_Master|count_spi[2]\, inst_SPI_Master|count_spi[2], Main, 1
instance = comp, \inst_SPI_Master|count_spi[3]~12\, inst_SPI_Master|count_spi[3]~12, Main, 1
instance = comp, \inst_SPI_Master|count_spi[4]~14\, inst_SPI_Master|count_spi[4]~14, Main, 1
instance = comp, \inst_SPI_Master|count_spi[4]\, inst_SPI_Master|count_spi[4], Main, 1
instance = comp, \inst_SPI_Master|count_spi[3]\, inst_SPI_Master|count_spi[3], Main, 1
instance = comp, \inst_SPI_Master|sspi~0\, inst_SPI_Master|sspi~0, Main, 1
instance = comp, \inst_SPI_Master|count_spi[5]~16\, inst_SPI_Master|count_spi[5]~16, Main, 1
instance = comp, \inst_SPI_Master|count_spi[5]\, inst_SPI_Master|count_spi[5], Main, 1
instance = comp, \inst_SPI_Master|sspi~2\, inst_SPI_Master|sspi~2, Main, 1
instance = comp, \inst_SPI_Master|tstrb\, inst_SPI_Master|tstrb, Main, 1
instance = comp, \inst_SPI_Master|Selector13~1\, inst_SPI_Master|Selector13~1, Main, 1
instance = comp, \inst_SPI_Master|state.ST_TX\, inst_SPI_Master|state.ST_TX, Main, 1
instance = comp, \inst_SPI_Master|bit_count[1]~6\, inst_SPI_Master|bit_count[1]~6, Main, 1
instance = comp, \Equal17~0\, Equal17~0, Main, 1
instance = comp, \Selector82~1\, Selector82~1, Main, 1
instance = comp, \inst_SPI_Master|Selector12~0\, inst_SPI_Master|Selector12~0, Main, 1
instance = comp, \inst_SPI_Master|state.ST_IDLE\, inst_SPI_Master|state.ST_IDLE, Main, 1
instance = comp, \inst_SPI_Master|bit_count[2]~12\, inst_SPI_Master|bit_count[2]~12, Main, 1
instance = comp, \inst_SPI_Master|bit_count[1]\, inst_SPI_Master|bit_count[1], Main, 1
instance = comp, \inst_SPI_Master|bit_count[2]~8\, inst_SPI_Master|bit_count[2]~8, Main, 1
instance = comp, \inst_SPI_Master|bit_count[2]\, inst_SPI_Master|bit_count[2], Main, 1
instance = comp, \inst_SPI_Master|bit_count[3]~10\, inst_SPI_Master|bit_count[3]~10, Main, 1
instance = comp, \inst_SPI_Master|bit_count[3]\, inst_SPI_Master|bit_count[3], Main, 1
instance = comp, \inst_SPI_Master|Selector15~0\, inst_SPI_Master|Selector15~0, Main, 1
instance = comp, \inst_SPI_Master|Selector14~0\, inst_SPI_Master|Selector14~0, Main, 1
instance = comp, \inst_SPI_Master|Selector14~2\, inst_SPI_Master|Selector14~2, Main, 1
instance = comp, \inst_SPI_Master|state.ST_DATA\, inst_SPI_Master|state.ST_DATA, Main, 1
instance = comp, \inst_SPI_Master|Selector7~0\, inst_SPI_Master|Selector7~0, Main, 1
instance = comp, \inst_SPI_Master|Selector13~0\, inst_SPI_Master|Selector13~0, Main, 1
instance = comp, \inst_SPI_Master|reg[0]\, inst_SPI_Master|reg[0], Main, 1
instance = comp, \Selector88~0\, Selector88~0, Main, 1
instance = comp, \Selector88~1\, Selector88~1, Main, 1
instance = comp, \Equal14~0\, Equal14~0, Main, 1
instance = comp, \Selector81~0\, Selector81~0, Main, 1
instance = comp, \Selector81~1\, Selector81~1, Main, 1
instance = comp, \Selector80~0\, Selector80~0, Main, 1
instance = comp, \Selector79~1\, Selector79~1, Main, 1
instance = comp, \Selector79~0\, Selector79~0, Main, 1
instance = comp, \inst_I2C_Master|Selector9~1\, inst_I2C_Master|Selector9~1, Main, 1
instance = comp, \inst_I2C_Master|inst_Sync_scl|meta_reg[0]~feeder\, inst_I2C_Master|inst_Sync_scl|meta_reg[0]~feeder, Main, 1
instance = comp, \inst_I2C_Master|inst_Sync_scl|meta_reg[0]\, inst_I2C_Master|inst_Sync_scl|meta_reg[0], Main, 1
instance = comp, \inst_I2C_Master|inst_Sync_scl|Output[0]\, inst_I2C_Master|inst_Sync_scl|Output[0], Main, 1
instance = comp, \inst_Timing|Add1~2\, inst_Timing|Add1~2, Main, 1
instance = comp, \inst_Timing|Add0~0\, inst_Timing|Add0~0, Main, 1
instance = comp, \inst_Timing|count_1us[0]\, inst_Timing|count_1us[0], Main, 1
instance = comp, \inst_Timing|Add0~2\, inst_Timing|Add0~2, Main, 1
instance = comp, \inst_Timing|count_1us~2\, inst_Timing|count_1us~2, Main, 1
instance = comp, \inst_Timing|count_1us[1]\, inst_Timing|count_1us[1], Main, 1
instance = comp, \inst_Timing|Add0~4\, inst_Timing|Add0~4, Main, 1
instance = comp, \inst_Timing|count_1us[2]\, inst_Timing|count_1us[2], Main, 1
instance = comp, \inst_Timing|Add0~6\, inst_Timing|Add0~6, Main, 1
instance = comp, \inst_Timing|count_1us~1\, inst_Timing|count_1us~1, Main, 1
instance = comp, \inst_Timing|count_1us[4]\, inst_Timing|count_1us[4], Main, 1
instance = comp, \inst_Timing|count_1us[3]\, inst_Timing|count_1us[3], Main, 1
instance = comp, \inst_Timing|Equal0~0\, inst_Timing|Equal0~0, Main, 1
instance = comp, \inst_Timing|Equal0~1\, inst_Timing|Equal0~1, Main, 1
instance = comp, \inst_Timing|strb_1us_int\, inst_Timing|strb_1us_int, Main, 1
instance = comp, \inst_Timing|count_1ms[1]\, inst_Timing|count_1ms[1], Main, 1
instance = comp, \inst_Timing|Strb_I2C~0\, inst_Timing|Strb_I2C~0, Main, 1
instance = comp, \inst_Timing|Strb_I2C\, inst_Timing|Strb_I2C, Main, 1
instance = comp, \inst_I2C_Master|Selector12~0\, inst_I2C_Master|Selector12~0, Main, 1
instance = comp, \inst_I2C_Master|state.ST_DATA3\, inst_I2C_Master|state.ST_DATA3, Main, 1
instance = comp, \inst_I2C_Master|Selector9~5\, inst_I2C_Master|Selector9~5, Main, 1
instance = comp, \inst_I2C_Master|Selector9~2\, inst_I2C_Master|Selector9~2, Main, 1
instance = comp, \inst_I2C_Master|Selector9~3\, inst_I2C_Master|Selector9~3, Main, 1
instance = comp, \inst_I2C_Master|Selector9~4\, inst_I2C_Master|Selector9~4, Main, 1
instance = comp, \inst_I2C_Master|Selector9~8\, inst_I2C_Master|Selector9~8, Main, 1
instance = comp, \inst_I2C_Master|Selector9~0\, inst_I2C_Master|Selector9~0, Main, 1
instance = comp, \inst_I2C_Master|state.ST_TXDN~0\, inst_I2C_Master|state.ST_TXDN~0, Main, 1
instance = comp, \inst_I2C_Master|state.ST_TXDN\, inst_I2C_Master|state.ST_TXDN, Main, 1
instance = comp, \inst_I2C_Master|Selector0~0\, inst_I2C_Master|Selector0~0, Main, 1
instance = comp, \inst_I2C_Master|Selector0~1\, inst_I2C_Master|Selector0~1, Main, 1
instance = comp, \inst_I2C_Master|Selector8~0\, inst_I2C_Master|Selector8~0, Main, 1
instance = comp, \inst_I2C_Master|Selector8~1\, inst_I2C_Master|Selector8~1, Main, 1
instance = comp, \inst_I2C_Master|state.ST_TX\, inst_I2C_Master|state.ST_TX, Main, 1
instance = comp, \inst_I2C_Master|Selector0~7\, inst_I2C_Master|Selector0~7, Main, 1
instance = comp, \inst_I2C_Master|state.ST_IDLE\, inst_I2C_Master|state.ST_IDLE, Main, 1
instance = comp, \inst_I2C_Master|inst_Sync_sda|meta_reg[0]~feeder\, inst_I2C_Master|inst_Sync_sda|meta_reg[0]~feeder, Main, 1
instance = comp, \inst_I2C_Master|inst_Sync_sda|meta_reg[0]\, inst_I2C_Master|inst_Sync_sda|meta_reg[0], Main, 1
instance = comp, \inst_I2C_Master|inst_Sync_sda|Output[0]\, inst_I2C_Master|inst_Sync_sda|Output[0], Main, 1
instance = comp, \inst_I2C_Master|Selector21~0\, inst_I2C_Master|Selector21~0, Main, 1
instance = comp, \inst_I2C_Master|Selector21~2\, inst_I2C_Master|Selector21~2, Main, 1
instance = comp, \inst_I2C_Master|reg[0]\, inst_I2C_Master|reg[0], Main, 1
instance = comp, \inst_I2C_Master|Rx_Ackn~0\, inst_I2C_Master|Rx_Ackn~0, Main, 1
instance = comp, \inst_I2C_Master|Rx_Ackn\, inst_I2C_Master|Rx_Ackn, Main, 1
instance = comp, \Selector88~7\, Selector88~7, Main, 1
instance = comp, \Selector88~9\, Selector88~9, Main, 1
instance = comp, \inst_FIFOs|LessThan0~0\, inst_FIFOs|LessThan0~0, Main, 1
instance = comp, \int_enables[0]~2\, int_enables[0]~2, Main, 1
instance = comp, \int_enables[0]\, int_enables[0], Main, 1
instance = comp, \Selector88~4\, Selector88~4, Main, 1
instance = comp, \Selector88~5\, Selector88~5, Main, 1
instance = comp, \mmap_shadow~71\, mmap_shadow~71, Main, 1
instance = comp, \mmap_shadow~35\, mmap_shadow~35, Main, 1
instance = comp, \mmap_shadow~72\, mmap_shadow~72, Main, 1
instance = comp, \mmap_shadow~27\, mmap_shadow~27, Main, 1
instance = comp, \mmap_shadow~73\, mmap_shadow~73, Main, 1
instance = comp, \mmap_shadow~19\, mmap_shadow~19, Main, 1
instance = comp, \mmap_shadow~74\, mmap_shadow~74, Main, 1
instance = comp, \mmap_shadow~11\, mmap_shadow~11, Main, 1
instance = comp, \mmap_shadow~56\, mmap_shadow~56, Main, 1
instance = comp, \Selector88~3\, Selector88~3, Main, 1
instance = comp, \Selector88~6\, Selector88~6, Main, 1
instance = comp, \Selector88~10\, Selector88~10, Main, 1
instance = comp, \Selector88~2\, Selector88~2, Main, 1
instance = comp, \Selector88~11\, Selector88~11, Main, 1
instance = comp, \RClk~I\, RClk, Main, 1
instance = comp, \RClk~clkctrl\, RClk~clkctrl, Main, 1
instance = comp, \inst_Con_Rx|reg[7]~feeder\, inst_Con_Rx|reg[7]~feeder, Main, 1
instance = comp, \inst_Con_Rx|reg[7]\, inst_Con_Rx|reg[7], Main, 1
instance = comp, \inst_Con_Rx|reg[6]~feeder\, inst_Con_Rx|reg[6]~feeder, Main, 1
instance = comp, \inst_Con_Rx|reg[6]\, inst_Con_Rx|reg[6], Main, 1
instance = comp, \inst_Con_Rx|reg[5]~feeder\, inst_Con_Rx|reg[5]~feeder, Main, 1
instance = comp, \inst_Con_Rx|reg[5]\, inst_Con_Rx|reg[5], Main, 1
instance = comp, \inst_Con_Rx|reg[4]~feeder\, inst_Con_Rx|reg[4]~feeder, Main, 1
instance = comp, \inst_Con_Rx|reg[4]\, inst_Con_Rx|reg[4], Main, 1
instance = comp, \inst_Con_Rx|reg[3]~feeder\, inst_Con_Rx|reg[3]~feeder, Main, 1
instance = comp, \inst_Con_Rx|reg[3]\, inst_Con_Rx|reg[3], Main, 1
instance = comp, \inst_Con_Rx|reg[2]~feeder\, inst_Con_Rx|reg[2]~feeder, Main, 1
instance = comp, \inst_Con_Rx|reg[2]\, inst_Con_Rx|reg[2], Main, 1
instance = comp, \inst_Con_Rx|reg[1]\, inst_Con_Rx|reg[1], Main, 1
instance = comp, \inst_Con_Rx|reg[0]~feeder\, inst_Con_Rx|reg[0]~feeder, Main, 1
instance = comp, \inst_Con_Rx|reg[0]\, inst_Con_Rx|reg[0], Main, 1
instance = comp, \inst_Con_Rx|Data[0]\, inst_Con_Rx|Data[0], Main, 1
instance = comp, \inst_FIFOs|ram_wrdata~0\, inst_FIFOs|ram_wrdata~0, Main, 1
instance = comp, \inst_FIFOs|ram_wrdata~1\, inst_FIFOs|ram_wrdata~1, Main, 1
instance = comp, \inst_FIFOs|rd_ptr[0][0]~20\, inst_FIFOs|rd_ptr[0][0]~20, Main, 1
instance = comp, \inst_FIFOs|rd_ptr[0][0]\, inst_FIFOs|rd_ptr[0][0], Main, 1
instance = comp, \inst_FIFOs|Add0~0\, inst_FIFOs|Add0~0, Main, 1
instance = comp, \inst_FIFOs|rd_ptr[1][0]~18\, inst_FIFOs|rd_ptr[1][0]~18, Main, 1
instance = comp, \inst_FIFOs|rd_ptr[1][0]\, inst_FIFOs|rd_ptr[1][0], Main, 1
instance = comp, \inst_FIFOs|Add1~0\, inst_FIFOs|Add1~0, Main, 1
instance = comp, \inst_FIFOs|Selector6~2\, inst_FIFOs|Selector6~2, Main, 1
instance = comp, \inst_FIFOs|rd_ptr[3][0]~21\, inst_FIFOs|rd_ptr[3][0]~21, Main, 1
instance = comp, \inst_FIFOs|rd_ptr[3][0]\, inst_FIFOs|rd_ptr[3][0], Main, 1
instance = comp, \inst_FIFOs|Add3~0\, inst_FIFOs|Add3~0, Main, 1
instance = comp, \inst_FIFOs|Selector6~3\, inst_FIFOs|Selector6~3, Main, 1
instance = comp, \inst_FIFOs|Selector6~1\, inst_FIFOs|Selector6~1, Main, 1
instance = comp, \inst_FIFOs|Selector6~4\, inst_FIFOs|Selector6~4, Main, 1
instance = comp, \inst_FIFOs|rd_ptr[1][1]~22\, inst_FIFOs|rd_ptr[1][1]~22, Main, 1
instance = comp, \inst_FIFOs|contents[1][4]~38\, inst_FIFOs|contents[1][4]~38, Main, 1
instance = comp, \inst_FIFOs|rd_ptr[1][1]\, inst_FIFOs|rd_ptr[1][1], Main, 1
instance = comp, \inst_FIFOs|rd_ptr[3][1]~28\, inst_FIFOs|rd_ptr[3][1]~28, Main, 1
instance = comp, \inst_FIFOs|rd_ptr[3][1]\, inst_FIFOs|rd_ptr[3][1], Main, 1
instance = comp, \inst_FIFOs|Selector5~1\, inst_FIFOs|Selector5~1, Main, 1
instance = comp, \inst_FIFOs|rd_ptr[2][1]~24\, inst_FIFOs|rd_ptr[2][1]~24, Main, 1
instance = comp, \inst_FIFOs|rd_ptr[2][1]\, inst_FIFOs|rd_ptr[2][1], Main, 1
instance = comp, \inst_FIFOs|rd_ptr[2][0]~19\, inst_FIFOs|rd_ptr[2][0]~19, Main, 1
instance = comp, \inst_FIFOs|rd_ptr[2][0]\, inst_FIFOs|rd_ptr[2][0], Main, 1
instance = comp, \inst_FIFOs|Add2~2\, inst_FIFOs|Add2~2, Main, 1
instance = comp, \inst_FIFOs|Add1~2\, inst_FIFOs|Add1~2, Main, 1
instance = comp, \inst_FIFOs|contents[0][1]\, inst_FIFOs|contents[0][1], Main, 1
instance = comp, \inst_FIFOs|Add0~2\, inst_FIFOs|Add0~2, Main, 1
instance = comp, \inst_FIFOs|Selector5~2\, inst_FIFOs|Selector5~2, Main, 1
instance = comp, \inst_FIFOs|Selector5~3\, inst_FIFOs|Selector5~3, Main, 1
instance = comp, \inst_FIFOs|Selector5~4\, inst_FIFOs|Selector5~4, Main, 1
instance = comp, \inst_FIFOs|rd_ptr[3][2]~36\, inst_FIFOs|rd_ptr[3][2]~36, Main, 1
instance = comp, \inst_FIFOs|rd_ptr[3][2]\, inst_FIFOs|rd_ptr[3][2], Main, 1
instance = comp, \inst_FIFOs|rd_ptr[2][2]~32\, inst_FIFOs|rd_ptr[2][2]~32, Main, 1
instance = comp, \inst_FIFOs|rd_ptr[2][2]\, inst_FIFOs|rd_ptr[2][2], Main, 1
instance = comp, \inst_FIFOs|Selector4~0\, inst_FIFOs|Selector4~0, Main, 1
instance = comp, \inst_FIFOs|Selector4~1\, inst_FIFOs|Selector4~1, Main, 1
instance = comp, \inst_FIFOs|Add0~4\, inst_FIFOs|Add0~4, Main, 1
instance = comp, \inst_FIFOs|rd_ptr[1][2]~30\, inst_FIFOs|rd_ptr[1][2]~30, Main, 1
instance = comp, \inst_FIFOs|rd_ptr[1][2]\, inst_FIFOs|rd_ptr[1][2], Main, 1
instance = comp, \inst_FIFOs|Add1~4\, inst_FIFOs|Add1~4, Main, 1
instance = comp, \inst_FIFOs|Selector4~2\, inst_FIFOs|Selector4~2, Main, 1
instance = comp, \inst_FIFOs|Selector4~3\, inst_FIFOs|Selector4~3, Main, 1
instance = comp, \inst_FIFOs|Selector4~4\, inst_FIFOs|Selector4~4, Main, 1
instance = comp, \inst_FIFOs|rd_ptr[0][2]~34\, inst_FIFOs|rd_ptr[0][2]~34, Main, 1
instance = comp, \inst_FIFOs|rd_ptr[0][0]~54\, inst_FIFOs|rd_ptr[0][0]~54, Main, 1
instance = comp, \inst_FIFOs|rd_ptr[0][2]\, inst_FIFOs|rd_ptr[0][2], Main, 1
instance = comp, \inst_FIFOs|rd_ptr[0][3]~42\, inst_FIFOs|rd_ptr[0][3]~42, Main, 1
instance = comp, \inst_FIFOs|rd_ptr[0][3]\, inst_FIFOs|rd_ptr[0][3], Main, 1
instance = comp, \inst_FIFOs|rd_ptr[2][3]\, inst_FIFOs|rd_ptr[2][3], Main, 1
instance = comp, \inst_FIFOs|Selector3~0\, inst_FIFOs|Selector3~0, Main, 1
instance = comp, \inst_FIFOs|rd_ptr[3][3]~44\, inst_FIFOs|rd_ptr[3][3]~44, Main, 1
instance = comp, \inst_FIFOs|rd_ptr[3][3]\, inst_FIFOs|rd_ptr[3][3], Main, 1
instance = comp, \inst_FIFOs|Selector3~1\, inst_FIFOs|Selector3~1, Main, 1
instance = comp, \inst_FIFOs|Add1~6\, inst_FIFOs|Add1~6, Main, 1
instance = comp, \inst_FIFOs|Selector3~2\, inst_FIFOs|Selector3~2, Main, 1
instance = comp, \inst_FIFOs|Add2~6\, inst_FIFOs|Add2~6, Main, 1
instance = comp, \inst_FIFOs|Selector3~3\, inst_FIFOs|Selector3~3, Main, 1
instance = comp, \inst_FIFOs|Selector3~4\, inst_FIFOs|Selector3~4, Main, 1
instance = comp, \inst_FIFOs|rd_ptr[1][4]~46\, inst_FIFOs|rd_ptr[1][4]~46, Main, 1
instance = comp, \inst_FIFOs|rd_ptr[1][4]\, inst_FIFOs|rd_ptr[1][4], Main, 1
instance = comp, \inst_FIFOs|Add1~8\, inst_FIFOs|Add1~8, Main, 1
instance = comp, \inst_FIFOs|Selector2~2\, inst_FIFOs|Selector2~2, Main, 1
instance = comp, \inst_FIFOs|Add2~8\, inst_FIFOs|Add2~8, Main, 1
instance = comp, \inst_FIFOs|Selector2~3\, inst_FIFOs|Selector2~3, Main, 1
instance = comp, \inst_FIFOs|rd_ptr[0][4]~50\, inst_FIFOs|rd_ptr[0][4]~50, Main, 1
instance = comp, \inst_FIFOs|rd_ptr[0][4]\, inst_FIFOs|rd_ptr[0][4], Main, 1
instance = comp, \inst_FIFOs|Selector2~0\, inst_FIFOs|Selector2~0, Main, 1
instance = comp, \inst_FIFOs|rd_ptr[3][4]~52\, inst_FIFOs|rd_ptr[3][4]~52, Main, 1
instance = comp, \inst_FIFOs|rd_ptr[3][4]\, inst_FIFOs|rd_ptr[3][4], Main, 1
instance = comp, \inst_FIFOs|Selector2~1\, inst_FIFOs|Selector2~1, Main, 1
instance = comp, \inst_FIFOs|Selector2~4\, inst_FIFOs|Selector2~4, Main, 1
instance = comp, \inst_Con_Rx|Data[1]~feeder\, inst_Con_Rx|Data[1]~feeder, Main, 1
instance = comp, \inst_Con_Rx|Data[1]\, inst_Con_Rx|Data[1], Main, 1
instance = comp, \inst_Aux_Rx|reg[7]~feeder\, inst_Aux_Rx|reg[7]~feeder, Main, 1
instance = comp, \inst_Aux_Rx|reg[7]\, inst_Aux_Rx|reg[7], Main, 1
instance = comp, \inst_Aux_Rx|reg[6]~feeder\, inst_Aux_Rx|reg[6]~feeder, Main, 1
instance = comp, \inst_Aux_Rx|reg[6]\, inst_Aux_Rx|reg[6], Main, 1
instance = comp, \inst_Aux_Rx|reg[5]~feeder\, inst_Aux_Rx|reg[5]~feeder, Main, 1
instance = comp, \inst_Aux_Rx|reg[5]\, inst_Aux_Rx|reg[5], Main, 1
instance = comp, \inst_Aux_Rx|reg[4]~feeder\, inst_Aux_Rx|reg[4]~feeder, Main, 1
instance = comp, \inst_Aux_Rx|reg[4]\, inst_Aux_Rx|reg[4], Main, 1
instance = comp, \inst_Aux_Rx|reg[3]~feeder\, inst_Aux_Rx|reg[3]~feeder, Main, 1
instance = comp, \inst_Aux_Rx|reg[3]\, inst_Aux_Rx|reg[3], Main, 1
instance = comp, \inst_Aux_Rx|reg[2]\, inst_Aux_Rx|reg[2], Main, 1
instance = comp, \inst_Aux_Rx|reg[1]~feeder\, inst_Aux_Rx|reg[1]~feeder, Main, 1
instance = comp, \inst_Aux_Rx|reg[1]\, inst_Aux_Rx|reg[1], Main, 1
instance = comp, \inst_Aux_Rx|Data[1]\, inst_Aux_Rx|Data[1], Main, 1
instance = comp, \inst_FIFOs|ram_wrdata~2\, inst_FIFOs|ram_wrdata~2, Main, 1
instance = comp, \inst_FIFOs|ram_wrdata~3\, inst_FIFOs|ram_wrdata~3, Main, 1
instance = comp, \inst_Con_Rx|Data[2]\, inst_Con_Rx|Data[2], Main, 1
instance = comp, \inst_Aux_Rx|Data[2]\, inst_Aux_Rx|Data[2], Main, 1
instance = comp, \inst_FIFOs|ram_wrdata~4\, inst_FIFOs|ram_wrdata~4, Main, 1
instance = comp, \inst_FIFOs|ram_wrdata~5\, inst_FIFOs|ram_wrdata~5, Main, 1
instance = comp, \inst_Con_Rx|Data[3]\, inst_Con_Rx|Data[3], Main, 1
instance = comp, \inst_Aux_Rx|Data[3]~feeder\, inst_Aux_Rx|Data[3]~feeder, Main, 1
instance = comp, \inst_Aux_Rx|Data[3]\, inst_Aux_Rx|Data[3], Main, 1
instance = comp, \inst_FIFOs|ram_wrdata~6\, inst_FIFOs|ram_wrdata~6, Main, 1
instance = comp, \inst_FIFOs|ram_wrdata~7\, inst_FIFOs|ram_wrdata~7, Main, 1
instance = comp, \inst_FIFOs|ram_wrdata~9\, inst_FIFOs|ram_wrdata~9, Main, 1
instance = comp, \inst_FIFOs|ram_wrdata~11\, inst_FIFOs|ram_wrdata~11, Main, 1
instance = comp, \inst_Con_Rx|Data[6]~feeder\, inst_Con_Rx|Data[6]~feeder, Main, 1
instance = comp, \inst_Con_Rx|Data[6]\, inst_Con_Rx|Data[6], Main, 1
instance = comp, \inst_Aux_Rx|Data[6]\, inst_Aux_Rx|Data[6], Main, 1
instance = comp, \inst_FIFOs|ram_wrdata~12\, inst_FIFOs|ram_wrdata~12, Main, 1
instance = comp, \inst_FIFOs|ram_wrdata~13\, inst_FIFOs|ram_wrdata~13, Main, 1
instance = comp, \inst_Con_Rx|Data[7]~feeder\, inst_Con_Rx|Data[7]~feeder, Main, 1
instance = comp, \inst_Con_Rx|Data[7]\, inst_Con_Rx|Data[7], Main, 1
instance = comp, \inst_Aux_Rx|Data[7]\, inst_Aux_Rx|Data[7], Main, 1
instance = comp, \inst_FIFOs|ram_wrdata~14\, inst_FIFOs|ram_wrdata~14, Main, 1
instance = comp, \inst_FIFOs|ram_wrdata~15\, inst_FIFOs|ram_wrdata~15, Main, 1
instance = comp, \inst_FIFOs|FIFO_RAM_inst|altsyncram_component|auto_generated|ram_block1a0\, inst_FIFOs|FIFO_RAM_inst|altsyncram_component|auto_generated|ram_block1a0, Main, 1
instance = comp, \inst_FIFOs|DataOut[3][0]~feeder\, inst_FIFOs|DataOut[3][0]~feeder, Main, 1
instance = comp, \inst_FIFOs|DataOut[3][0]~2\, inst_FIFOs|DataOut[3][0]~2, Main, 1
instance = comp, \inst_FIFOs|DataOut[3][0]\, inst_FIFOs|DataOut[3][0], Main, 1
instance = comp, \inst_FIFOs|DataOut[1][0]~3\, inst_FIFOs|DataOut[1][0]~3, Main, 1
instance = comp, \inst_FIFOs|DataOut[1][0]\, inst_FIFOs|DataOut[1][0], Main, 1
instance = comp, \Selector90~0\, Selector90~0, Main, 1
instance = comp, \Selector90~1\, Selector90~1, Main, 1
instance = comp, \Selector91~3\, Selector91~3, Main, 1
instance = comp, \WideOr13~0\, WideOr13~0, Main, 1
instance = comp, \Selector86~1\, Selector86~1, Main, 1
instance = comp, \Selector86~2\, Selector86~2, Main, 1
instance = comp, \Selector86~3\, Selector86~3, Main, 1
instance = comp, \Selector86~4\, Selector86~4, Main, 1
instance = comp, \Selector86~5\, Selector86~5, Main, 1
instance = comp, \Selector86~0\, Selector86~0, Main, 1
instance = comp, \Selector86~6\, Selector86~6, Main, 1
instance = comp, \Selector87~2\, Selector87~2, Main, 1
instance = comp, \Selector87~0\, Selector87~0, Main, 1
instance = comp, \Selector87~1\, Selector87~1, Main, 1
instance = comp, \Selector87~3\, Selector87~3, Main, 1
instance = comp, \inst_FIFOs|DataOut[3][1]~feeder\, inst_FIFOs|DataOut[3][1]~feeder, Main, 1
instance = comp, \inst_FIFOs|DataOut[3][1]\, inst_FIFOs|DataOut[3][1], Main, 1
instance = comp, \inst_FIFOs|DataOut[1][1]\, inst_FIFOs|DataOut[1][1], Main, 1
instance = comp, \Selector96~7\, Selector96~7, Main, 1
instance = comp, \int_enables[1]\, int_enables[1], Main, 1
instance = comp, \inst_IntControl|pri~0\, inst_IntControl|pri~0, Main, 1
instance = comp, \inst_IntControl|qual_req[3]\, inst_IntControl|qual_req[3], Main, 1
instance = comp, \inst_IntControl|pri_int_num[0]~0\, inst_IntControl|pri_int_num[0]~0, Main, 1
instance = comp, \inst_IntControl|pri_int_num[0]~1\, inst_IntControl|pri_int_num[0]~1, Main, 1
instance = comp, \inst_IntControl|do_int_num[2]~0\, inst_IntControl|do_int_num[2]~0, Main, 1
instance = comp, \inst_IntControl|do_int_num[0]\, inst_IntControl|do_int_num[0], Main, 1
instance = comp, \inst_IntControl|Vector[3]~0\, inst_IntControl|Vector[3]~0, Main, 1
instance = comp, \inst_IntControl|Vector[1]\, inst_IntControl|Vector[1], Main, 1
instance = comp, \inst_I2C_Master|Selector20~0\, inst_I2C_Master|Selector20~0, Main, 1
instance = comp, \inst_I2C_Master|bit_count~3\, inst_I2C_Master|bit_count~3, Main, 1
instance = comp, \inst_I2C_Master|Selector25~0\, inst_I2C_Master|Selector25~0, Main, 1
instance = comp, \inst_I2C_Master|bit_count[0]\, inst_I2C_Master|bit_count[0], Main, 1
instance = comp, \inst_I2C_Master|Add0~2\, inst_I2C_Master|Add0~2, Main, 1
instance = comp, \inst_I2C_Master|bit_count[1]~2\, inst_I2C_Master|bit_count[1]~2, Main, 1
instance = comp, \inst_I2C_Master|Selector24~0\, inst_I2C_Master|Selector24~0, Main, 1
instance = comp, \inst_I2C_Master|bit_count[1]\, inst_I2C_Master|bit_count[1], Main, 1
instance = comp, \inst_I2C_Master|Add0~1\, inst_I2C_Master|Add0~1, Main, 1
instance = comp, \inst_I2C_Master|bit_count[2]~1\, inst_I2C_Master|bit_count[2]~1, Main, 1
instance = comp, \inst_I2C_Master|Selector23~0\, inst_I2C_Master|Selector23~0, Main, 1
instance = comp, \inst_I2C_Master|bit_count[2]\, inst_I2C_Master|bit_count[2], Main, 1
instance = comp, \inst_I2C_Master|Add0~0\, inst_I2C_Master|Add0~0, Main, 1
instance = comp, \inst_I2C_Master|bit_count[3]~0\, inst_I2C_Master|bit_count[3]~0, Main, 1
instance = comp, \inst_I2C_Master|Selector22~0\, inst_I2C_Master|Selector22~0, Main, 1
instance = comp, \inst_I2C_Master|bit_count[3]\, inst_I2C_Master|bit_count[3], Main, 1
instance = comp, \inst_I2C_Master|Equal0~0\, inst_I2C_Master|Equal0~0, Main, 1
instance = comp, \inst_I2C_Master|Selector9~6\, inst_I2C_Master|Selector9~6, Main, 1
instance = comp, \inst_I2C_Master|Selector9~7\, inst_I2C_Master|Selector9~7, Main, 1
instance = comp, \inst_I2C_Master|state.ST_DATA\, inst_I2C_Master|state.ST_DATA, Main, 1
instance = comp, \inst_I2C_Master|state.ST_DATA1\, inst_I2C_Master|state.ST_DATA1, Main, 1
instance = comp, \inst_I2C_Master|reg[3]~0\, inst_I2C_Master|reg[3]~0, Main, 1
instance = comp, \inst_I2C_Master|reg[1]\, inst_I2C_Master|reg[1], Main, 1
instance = comp, \Selector94~7\, Selector94~7, Main, 1
instance = comp, \inst_FIFOs|LessThan1~0\, inst_FIFOs|LessThan1~0, Main, 1
instance = comp, \Selector94~8\, Selector94~8, Main, 1
instance = comp, \Selector96~5\, Selector96~5, Main, 1
instance = comp, \inst_CRC16_XModem|crc_reg~3\, inst_CRC16_XModem|crc_reg~3, Main, 1
instance = comp, \inst_CRC16_XModem|crc_reg[5]\, inst_CRC16_XModem|crc_reg[5], Main, 1
instance = comp, \inst_CRC16_XModem|Selector9~0\, inst_CRC16_XModem|Selector9~0, Main, 1
instance = comp, \inst_CRC16_XModem|crc_reg[6]\, inst_CRC16_XModem|crc_reg[6], Main, 1
instance = comp, \inst_CRC16_XModem|Selector8~0\, inst_CRC16_XModem|Selector8~0, Main, 1
instance = comp, \inst_CRC16_XModem|crc_reg[7]\, inst_CRC16_XModem|crc_reg[7], Main, 1
instance = comp, \inst_CRC16_XModem|Selector7~0\, inst_CRC16_XModem|Selector7~0, Main, 1
instance = comp, \inst_CRC16_XModem|crc_reg[8]\, inst_CRC16_XModem|crc_reg[8], Main, 1
instance = comp, \inst_CRC16_XModem|Selector6~0\, inst_CRC16_XModem|Selector6~0, Main, 1
instance = comp, \inst_CRC16_XModem|crc_reg[9]\, inst_CRC16_XModem|crc_reg[9], Main, 1
instance = comp, \inst_SPI_Master|Selector6~0\, inst_SPI_Master|Selector6~0, Main, 1
instance = comp, \inst_SPI_Master|reg[1]\, inst_SPI_Master|reg[1], Main, 1
instance = comp, \spi_mc_ss~feeder\, spi_mc_ss~feeder, Main, 1
instance = comp, \Selector94~0\, Selector94~0, Main, 1
instance = comp, \Selector94~1\, Selector94~1, Main, 1
instance = comp, \Selector96~9\, Selector96~9, Main, 1
instance = comp, \mmap_shadow~28\, mmap_shadow~28, Main, 1
instance = comp, \mmap_shadow~36\, mmap_shadow~36, Main, 1
instance = comp, \mmap_shadow~12\, mmap_shadow~12, Main, 1
instance = comp, \mmap_shadow~20\, mmap_shadow~20, Main, 1
instance = comp, \mmap_shadow~57\, mmap_shadow~57, Main, 1
instance = comp, \mmap_shadow~58\, mmap_shadow~58, Main, 1
instance = comp, \mmap_arm~0\, mmap_arm~0, Main, 1
instance = comp, \inst_NMI_Control|Selector4~4\, inst_NMI_Control|Selector4~4, Main, 1
instance = comp, \inst_NMI_Control|mapa_state.MST_IDLE\, inst_NMI_Control|mapa_state.MST_IDLE, Main, 1
instance = comp, \inst_NMI_Control|mmap_arm_next~2\, inst_NMI_Control|mmap_arm_next~2, Main, 1
instance = comp, \inst_NMI_Control|mmap_arm_next~3\, inst_NMI_Control|mmap_arm_next~3, Main, 1
instance = comp, \inst_NMI_Control|mmap_arm_next\, inst_NMI_Control|mmap_arm_next, Main, 1
instance = comp, \ctrl_mmap_en~0\, ctrl_mmap_en~0, Main, 1
instance = comp, \ctrl_mmap_en~1\, ctrl_mmap_en~1, Main, 1
instance = comp, \Selector94~3\, Selector94~3, Main, 1
instance = comp, \Selector94~4\, Selector94~4, Main, 1
instance = comp, \Selector94~5\, Selector94~5, Main, 1
instance = comp, \Selector94~2\, Selector94~2, Main, 1
instance = comp, \Selector94~6\, Selector94~6, Main, 1
instance = comp, \Selector96~3\, Selector96~3, Main, 1
instance = comp, \Selector96~6\, Selector96~6, Main, 1
instance = comp, \Selector96~8\, Selector96~8, Main, 1
instance = comp, \inst_FIFOs|contents[2][5]~78\, inst_FIFOs|contents[2][5]~78, Main, 1
instance = comp, \inst_FIFOs|contents[2][5]\, inst_FIFOs|contents[2][5], Main, 1
instance = comp, \inst_FIFOs|LessThan2~0\, inst_FIFOs|LessThan2~0, Main, 1
instance = comp, \inst_IntControl|pri~1\, inst_IntControl|pri~1, Main, 1
instance = comp, \inst_IntControl|do_int_num[1]\, inst_IntControl|do_int_num[1], Main, 1
instance = comp, \inst_IntControl|Vector[2]\, inst_IntControl|Vector[2], Main, 1
instance = comp, \D[2]~17\, D[2]~17, Main, 1
instance = comp, \D[2]~20\, D[2]~20, Main, 1
instance = comp, \inst_CRC16_XModem|Selector5~0\, inst_CRC16_XModem|Selector5~0, Main, 1
instance = comp, \inst_CRC16_XModem|crc_reg[10]\, inst_CRC16_XModem|crc_reg[10], Main, 1
instance = comp, \inst_CRC16_XModem|Selector14~0\, inst_CRC16_XModem|Selector14~0, Main, 1
instance = comp, \inst_CRC16_XModem|crc_reg[1]\, inst_CRC16_XModem|crc_reg[1], Main, 1
instance = comp, \inst_CRC16_XModem|Selector13~0\, inst_CRC16_XModem|Selector13~0, Main, 1
instance = comp, \inst_CRC16_XModem|crc_reg[2]\, inst_CRC16_XModem|crc_reg[2], Main, 1
instance = comp, \mmap_shadow~21\, mmap_shadow~21, Main, 1
instance = comp, \mmap_shadow~37feeder\, mmap_shadow~37feeder, Main, 1
instance = comp, \mmap_shadow~37\, mmap_shadow~37, Main, 1
instance = comp, \mmap_shadow~60\, mmap_shadow~60, Main, 1
instance = comp, \Selector102~3\, Selector102~3, Main, 1
instance = comp, \Selector102~4\, Selector102~4, Main, 1
instance = comp, \D[2]~19\, D[2]~19, Main, 1
instance = comp, \Selector102~5\, Selector102~5, Main, 1
instance = comp, \inst_SPI_Master|Selector5~0\, inst_SPI_Master|Selector5~0, Main, 1
instance = comp, \inst_SPI_Master|reg[2]\, inst_SPI_Master|reg[2], Main, 1
instance = comp, \Selector102~6\, Selector102~6, Main, 1
instance = comp, \Selector102~7\, Selector102~7, Main, 1
instance = comp, \inst_FIFOs|DataOut[3][2]\, inst_FIFOs|DataOut[3][2], Main, 1
instance = comp, \inst_FIFOs|DataOut[1][2]~feeder\, inst_FIFOs|DataOut[1][2]~feeder, Main, 1
instance = comp, \inst_FIFOs|DataOut[1][2]\, inst_FIFOs|DataOut[1][2], Main, 1
instance = comp, \Selector102~8\, Selector102~8, Main, 1
instance = comp, \D[2]~21\, D[2]~21, Main, 1
instance = comp, \int_enables[3]\, int_enables[3], Main, 1
instance = comp, \Selector108~0\, Selector108~0, Main, 1
instance = comp, \inst_Con_Rx|FrameErr~0\, inst_Con_Rx|FrameErr~0, Main, 1
instance = comp, \inst_Con_Rx|FrameErr\, inst_Con_Rx|FrameErr, Main, 1
instance = comp, \inst_Aux_Rx|FrameErr~0\, inst_Aux_Rx|FrameErr~0, Main, 1
instance = comp, \inst_Aux_Rx|FrameErr\, inst_Aux_Rx|FrameErr, Main, 1
instance = comp, \Selector108~1\, Selector108~1, Main, 1
instance = comp, \Selector108~2\, Selector108~2, Main, 1
instance = comp, \D[2]~18\, D[2]~18, Main, 1
instance = comp, \mmap_shadow~38\, mmap_shadow~38, Main, 1
instance = comp, \mmap_shadow~14\, mmap_shadow~14, Main, 1
instance = comp, \mmap_shadow~30\, mmap_shadow~30, Main, 1
instance = comp, \mmap_shadow~61\, mmap_shadow~61, Main, 1
instance = comp, \mmap_shadow~62\, mmap_shadow~62, Main, 1
instance = comp, \Selector108~3\, Selector108~3, Main, 1
instance = comp, \Selector108~4\, Selector108~4, Main, 1
instance = comp, \Selector108~5\, Selector108~5, Main, 1
instance = comp, \inst_I2C_Master|Selector19~0\, inst_I2C_Master|Selector19~0, Main, 1
instance = comp, \inst_I2C_Master|reg[2]\, inst_I2C_Master|reg[2], Main, 1
instance = comp, \inst_I2C_Master|Selector18~0\, inst_I2C_Master|Selector18~0, Main, 1
instance = comp, \inst_I2C_Master|reg[3]\, inst_I2C_Master|reg[3], Main, 1
instance = comp, \Selector108~6\, Selector108~6, Main, 1
instance = comp, \inst_FIFOs|DataOut[3][3]\, inst_FIFOs|DataOut[3][3], Main, 1
instance = comp, \inst_IntControl|Int~0\, inst_IntControl|Int~0, Main, 1
instance = comp, \inst_IntControl|do_int_num[2]\, inst_IntControl|do_int_num[2], Main, 1
instance = comp, \inst_IntControl|Vector[3]\, inst_IntControl|Vector[3], Main, 1
instance = comp, \Selector108~7\, Selector108~7, Main, 1
instance = comp, \Selector108~8\, Selector108~8, Main, 1
instance = comp, \inst_FIFOs|DataOut[3][4]\, inst_FIFOs|DataOut[3][4], Main, 1
instance = comp, \inst_FIFOs|DataOut[1][4]\, inst_FIFOs|DataOut[1][4], Main, 1
instance = comp, \Selector114~0\, Selector114~0, Main, 1
instance = comp, \Selector112~4\, Selector112~4, Main, 1
instance = comp, \inst_I2C_Master|Selector17~0\, inst_I2C_Master|Selector17~0, Main, 1
instance = comp, \inst_I2C_Master|reg[4]\, inst_I2C_Master|reg[4], Main, 1
instance = comp, \Selector112~5\, Selector112~5, Main, 1
instance = comp, \inst_NMI_Control|mmap_on_nmi~1\, inst_NMI_Control|mmap_on_nmi~1, Main, 1
instance = comp, \inst_NMI_Control|mmap_on_nmi\, inst_NMI_Control|mmap_on_nmi, Main, 1
instance = comp, \Selector112~7\, Selector112~7, Main, 1
instance = comp, \Selector112~8\, Selector112~8, Main, 1
instance = comp, \mmap_shadow~15\, mmap_shadow~15, Main, 1
instance = comp, \mmap_shadow~23\, mmap_shadow~23, Main, 1
instance = comp, \mmap_shadow~63\, mmap_shadow~63, Main, 1
instance = comp, \mmap_shadow~31\, mmap_shadow~31, Main, 1
instance = comp, \mmap_shadow~39\, mmap_shadow~39, Main, 1
instance = comp, \mmap_shadow~64\, mmap_shadow~64, Main, 1
instance = comp, \Selector112~0\, Selector112~0, Main, 1
instance = comp, \inst_SPI_Master|Selector4~0\, inst_SPI_Master|Selector4~0, Main, 1
instance = comp, \inst_SPI_Master|reg[3]\, inst_SPI_Master|reg[3], Main, 1
instance = comp, \inst_SPI_Master|Selector3~0\, inst_SPI_Master|Selector3~0, Main, 1
instance = comp, \inst_SPI_Master|reg[4]\, inst_SPI_Master|reg[4], Main, 1
instance = comp, \inst_CRC16_XModem|Selector12~0\, inst_CRC16_XModem|Selector12~0, Main, 1
instance = comp, \inst_CRC16_XModem|crc_reg[3]\, inst_CRC16_XModem|crc_reg[3], Main, 1
instance = comp, \inst_CRC16_XModem|Selector11~0\, inst_CRC16_XModem|Selector11~0, Main, 1
instance = comp, \inst_CRC16_XModem|crc_reg[4]\, inst_CRC16_XModem|crc_reg[4], Main, 1
instance = comp, \Selector112~1\, Selector112~1, Main, 1
instance = comp, \Selector112~2\, Selector112~2, Main, 1
instance = comp, \Selector112~3\, Selector112~3, Main, 1
instance = comp, \Selector112~9\, Selector112~9, Main, 1
instance = comp, \Selector114~1\, Selector114~1, Main, 1
instance = comp, \inst_FIFOs|DataOut[3][5]\, inst_FIFOs|DataOut[3][5], Main, 1
instance = comp, \inst_FIFOs|DataOut[1][5]\, inst_FIFOs|DataOut[1][5], Main, 1
instance = comp, \D[5]~25\, D[5]~25, Main, 1
instance = comp, \D[5]~26\, D[5]~26, Main, 1
instance = comp, \D[5]~22\, D[5]~22, Main, 1
instance = comp, \D[5]~24\, D[5]~24, Main, 1
instance = comp, \mmap_shadow~24\, mmap_shadow~24, Main, 1
instance = comp, \mmap_shadow~32\, mmap_shadow~32, Main, 1
instance = comp, \mmap_shadow~16feeder\, mmap_shadow~16feeder, Main, 1
instance = comp, \mmap_shadow~16\, mmap_shadow~16, Main, 1
instance = comp, \mmap_shadow~65\, mmap_shadow~65, Main, 1
instance = comp, \mmap_shadow~66\, mmap_shadow~66, Main, 1
instance = comp, \inst_SPI_Master|Selector2~0\, inst_SPI_Master|Selector2~0, Main, 1
instance = comp, \inst_SPI_Master|reg[5]\, inst_SPI_Master|reg[5], Main, 1
instance = comp, \Selector118~0\, Selector118~0, Main, 1
instance = comp, \Selector118~1\, Selector118~1, Main, 1
instance = comp, \Selector118~2\, Selector118~2, Main, 1
instance = comp, \Selector118~3\, Selector118~3, Main, 1
instance = comp, \Selector118~4\, Selector118~4, Main, 1
instance = comp, \D[5]~reg0SLOAD_MUX\, D[5]~reg0SLOAD_MUX, Main, 1
instance = comp, \inst_FIFOs|DataOut[3][6]\, inst_FIFOs|DataOut[3][6], Main, 1
instance = comp, \mmap_shadow~41\, mmap_shadow~41, Main, 1
instance = comp, \mmap_shadow~33feeder\, mmap_shadow~33feeder, Main, 1
instance = comp, \mmap_shadow~33\, mmap_shadow~33, Main, 1
instance = comp, \mmap_shadow~68\, mmap_shadow~68, Main, 1
instance = comp, \inst_SPI_Master|Selector1~0\, inst_SPI_Master|Selector1~0, Main, 1
instance = comp, \inst_SPI_Master|reg[6]\, inst_SPI_Master|reg[6], Main, 1
instance = comp, \Selector123~0\, Selector123~0, Main, 1
instance = comp, \Selector123~1\, Selector123~1, Main, 1
instance = comp, \inst_I2C_Master|Selector16~0\, inst_I2C_Master|Selector16~0, Main, 1
instance = comp, \inst_I2C_Master|reg[5]\, inst_I2C_Master|reg[5], Main, 1
instance = comp, \inst_I2C_Master|Selector15~0\, inst_I2C_Master|Selector15~0, Main, 1
instance = comp, \inst_I2C_Master|reg[6]\, inst_I2C_Master|reg[6], Main, 1
instance = comp, \Selector123~2\, Selector123~2, Main, 1
instance = comp, \Selector123~3\, Selector123~3, Main, 1
instance = comp, \inst_FIFOs|DataOut[1][6]\, inst_FIFOs|DataOut[1][6], Main, 1
instance = comp, \Selector123~4\, Selector123~4, Main, 1
instance = comp, \D[6]~reg0SLOAD_MUX\, D[6]~reg0SLOAD_MUX, Main, 1
instance = comp, \inst_FIFOs|DataOut[1][7]\, inst_FIFOs|DataOut[1][7], Main, 1
instance = comp, \inst_FIFOs|DataOut[3][7]\, inst_FIFOs|DataOut[3][7], Main, 1
instance = comp, \Selector128~2\, Selector128~2, Main, 1
instance = comp, \mmap_shadow~18\, mmap_shadow~18, Main, 1
instance = comp, \mmap_shadow~34\, mmap_shadow~34, Main, 1
instance = comp, \mmap_shadow~69\, mmap_shadow~69, Main, 1
instance = comp, \mmap_shadow~26\, mmap_shadow~26, Main, 1
instance = comp, \mmap_shadow~70\, mmap_shadow~70, Main, 1
instance = comp, \Equal9~1\, Equal9~1, Main, 1
instance = comp, \inst_SPI_Master|Selector0~0\, inst_SPI_Master|Selector0~0, Main, 1
instance = comp, \inst_SPI_Master|reg[7]\, inst_SPI_Master|reg[7], Main, 1
instance = comp, \Selector126~0\, Selector126~0, Main, 1
instance = comp, \Selector126~2\, Selector126~2, Main, 1
instance = comp, \Selector126~4\, Selector126~4, Main, 1
instance = comp, \Selector128~1\, Selector128~1, Main, 1
instance = comp, \Selector128~3\, Selector128~3, Main, 1
instance = comp, \inst_I2C_Master|I2C_SCL~1\, inst_I2C_Master|I2C_SCL~1, Main, 1
instance = comp, \inst_I2C_Master|I2C_SCL~2\, inst_I2C_Master|I2C_SCL~2, Main, 1
instance = comp, \inst_I2C_Master|I2C_SCL~4\, inst_I2C_Master|I2C_SCL~4, Main, 1
instance = comp, \inst_I2C_Master|I2C_SCL~en\, inst_I2C_Master|I2C_SCL~en, Main, 1
instance = comp, \inst_I2C_Master|Selector5~0\, inst_I2C_Master|Selector5~0, Main, 1
instance = comp, \inst_I2C_Master|Selector5~1\, inst_I2C_Master|Selector5~1, Main, 1
instance = comp, \inst_I2C_Master|state.ST_STOP\, inst_I2C_Master|state.ST_STOP, Main, 1
instance = comp, \inst_I2C_Master|Selector26~1\, inst_I2C_Master|Selector26~1, Main, 1
instance = comp, \inst_I2C_Master|Selector14~0\, inst_I2C_Master|Selector14~0, Main, 1
instance = comp, \inst_I2C_Master|reg[7]\, inst_I2C_Master|reg[7], Main, 1
instance = comp, \i2c_tx_ackn~1\, i2c_tx_ackn~1, Main, 1
instance = comp, \inst_I2C_Master|I2C_SDA~1\, inst_I2C_Master|I2C_SDA~1, Main, 1
instance = comp, \inst_I2C_Master|I2C_SDA~3\, inst_I2C_Master|I2C_SDA~3, Main, 1
instance = comp, \inst_I2C_Master|I2C_SDA~en\, inst_I2C_Master|I2C_SDA~en, Main, 1
instance = comp, \Add1~0\, Add1~0, Main, 1
instance = comp, \inst_Timing|count_1ms~5\, inst_Timing|count_1ms~5, Main, 1
instance = comp, \inst_Timing|count_1ms[3]\, inst_Timing|count_1ms[3], Main, 1
instance = comp, \inst_Timing|Add1~8\, inst_Timing|Add1~8, Main, 1
instance = comp, \inst_Timing|count_1ms[4]\, inst_Timing|count_1ms[4], Main, 1
instance = comp, \inst_Timing|Add1~12\, inst_Timing|Add1~12, Main, 1
instance = comp, \inst_Timing|count_1ms~3\, inst_Timing|count_1ms~3, Main, 1
instance = comp, \inst_Timing|count_1ms[6]\, inst_Timing|count_1ms[6], Main, 1
instance = comp, \inst_Timing|Add1~14\, inst_Timing|Add1~14, Main, 1
instance = comp, \inst_Timing|count_1ms~2\, inst_Timing|count_1ms~2, Main, 1
instance = comp, \inst_Timing|count_1ms[7]\, inst_Timing|count_1ms[7], Main, 1
instance = comp, \inst_Timing|Add1~16\, inst_Timing|Add1~16, Main, 1
instance = comp, \inst_Timing|count_1ms~1\, inst_Timing|count_1ms~1, Main, 1
instance = comp, \inst_Timing|count_1ms[8]\, inst_Timing|count_1ms[8], Main, 1
instance = comp, \inst_Timing|Add1~18\, inst_Timing|Add1~18, Main, 1
instance = comp, \inst_Timing|count_1ms~0\, inst_Timing|count_1ms~0, Main, 1
instance = comp, \inst_Timing|count_1ms[9]\, inst_Timing|count_1ms[9], Main, 1
instance = comp, \inst_Timing|Equal1~0\, inst_Timing|Equal1~0, Main, 1
instance = comp, \inst_Timing|Equal1~1\, inst_Timing|Equal1~1, Main, 1
instance = comp, \inst_Timing|Equal1~2\, inst_Timing|Equal1~2, Main, 1
instance = comp, \inst_Timing|Strb_1ms~0\, inst_Timing|Strb_1ms~0, Main, 1
instance = comp, \inst_Timing|Strb_1ms\, inst_Timing|Strb_1ms, Main, 1
instance = comp, \count[0]\, count[0], Main, 1
instance = comp, \Add1~2\, Add1~2, Main, 1
instance = comp, \Add1~4\, Add1~4, Main, 1
instance = comp, \Add1~6\, Add1~6, Main, 1
instance = comp, \count[3]\, count[3], Main, 1
instance = comp, \count[2]\, count[2], Main, 1
instance = comp, \Add1~8\, Add1~8, Main, 1
instance = comp, \count~5\, count~5, Main, 1
instance = comp, \count[4]\, count[4], Main, 1
instance = comp, \Add1~10\, Add1~10, Main, 1
instance = comp, \count[5]\, count[5], Main, 1
instance = comp, \Equal21~1\, Equal21~1, Main, 1
instance = comp, \count[1]\, count[1], Main, 1
instance = comp, \Add1~12\, Add1~12, Main, 1
instance = comp, \count~2\, count~2, Main, 1
instance = comp, \count[6]\, count[6], Main, 1
instance = comp, \Add1~14\, Add1~14, Main, 1
instance = comp, \count~1\, count~1, Main, 1
instance = comp, \count[7]\, count[7], Main, 1
instance = comp, \Add1~16\, Add1~16, Main, 1
instance = comp, \count~0\, count~0, Main, 1
instance = comp, \count[8]\, count[8], Main, 1
instance = comp, \Equal21~0\, Equal21~0, Main, 1
instance = comp, \Equal21~3\, Equal21~3, Main, 1
instance = comp, \Equal22~0\, Equal22~0, Main, 1
instance = comp, \Add1~18\, Add1~18, Main, 1
instance = comp, \count~4\, count~4, Main, 1
instance = comp, \count[9]\, count[9], Main, 1
instance = comp, \Add1~20\, Add1~20, Main, 1
instance = comp, \count~3\, count~3, Main, 1
instance = comp, \count[10]\, count[10], Main, 1
instance = comp, \Equal22~1\, Equal22~1, Main, 1
instance = comp, \LED_D2n~0\, LED_D2n~0, Main, 1
instance = comp, \LED_D2n~reg0\, LED_D2n~reg0, Main, 1
instance = comp, \LED_D4n~0\, LED_D4n~0, Main, 1
instance = comp, \LED_D4n~reg0\, LED_D4n~reg0, Main, 1
instance = comp, \Equal24~0\, Equal24~0, Main, 1
instance = comp, \LED_D5n~0\, LED_D5n~0, Main, 1
instance = comp, \LED_D5n~reg0\, LED_D5n~reg0, Main, 1
instance = comp, \IOWAITn~reg0_Duplicate_1\, IOWAITn~reg0_Duplicate_1, Main, 1
instance = comp, \Selector39~0\, Selector39~0, Main, 1
instance = comp, \Selector69~0\, Selector69~0, Main, 1
instance = comp, \Selector69~1\, Selector69~1, Main, 1
instance = comp, \inst_NMI_Control|svc_state~0\, inst_NMI_Control|svc_state~0, Main, 1
instance = comp, \inst_NMI_Control|svc_state\, inst_NMI_Control|svc_state, Main, 1
instance = comp, \MMAP_ENn~0\, MMAP_ENn~0, Main, 1
instance = comp, \Selector71~2\, Selector71~2, Main, 1
instance = comp, \MMAP_IO_SELn~reg0\, MMAP_IO_SELn~reg0, Main, 1
instance = comp, \inst_IntControl|cpu_clk_d~feeder\, inst_IntControl|cpu_clk_d~feeder, Main, 1
instance = comp, \inst_IntControl|cpu_clk_d\, inst_IntControl|cpu_clk_d, Main, 1
instance = comp, \inst_IntControl|Int~_Duplicate_1\, inst_IntControl|Int~_Duplicate_1, Main, 1
instance = comp, \WRn~I\, WRn, Main, 1
instance = comp, \inst_IntControl|Int~1\, inst_IntControl|Int~1, Main, 1
instance = comp, \Selector72~0\, Selector72~0, Main, 1
instance = comp, \Selector72~1\, Selector72~1, Main, 1
instance = comp, \Add0~0\, Add0~0, Main, 1
instance = comp, \tick_timer[0]\, tick_timer[0], Main, 1
instance = comp, \Add0~4\, Add0~4, Main, 1
instance = comp, \tick_timer~2\, tick_timer~2, Main, 1
instance = comp, \tick_timer[2]\, tick_timer[2], Main, 1
instance = comp, \Add0~8\, Add0~8, Main, 1
instance = comp, \Add0~10\, Add0~10, Main, 1
instance = comp, \tick_timer~1\, tick_timer~1, Main, 1
instance = comp, \tick_timer[5]\, tick_timer[5], Main, 1
instance = comp, \Add0~12\, Add0~12, Main, 1
instance = comp, \tick_timer~0\, tick_timer~0, Main, 1
instance = comp, \tick_timer[6]\, tick_timer[6], Main, 1
instance = comp, \tick_timer[4]\, tick_timer[4], Main, 1
instance = comp, \Equal0~0\, Equal0~0, Main, 1
instance = comp, \Equal0~1\, Equal0~1, Main, 1
instance = comp, \tick_strb~0\, tick_strb~0, Main, 1
instance = comp, \tick_int_req~0\, tick_int_req~0, Main, 1
instance = comp, \inst_IntControl|Int~2\, inst_IntControl|Int~2, Main, 1
instance = comp, \inst_IntControl|Int~3\, inst_IntControl|Int~3, Main, 1
instance = comp, \Selector38~0\, Selector38~0, Main, 1
instance = comp, \Selector38~1\, Selector38~1, Main, 1
instance = comp, \PNL_DAT_RDn~reg0\, PNL_DAT_RDn~reg0, Main, 1
instance = comp, \inst_OutExpander|Selector9~1\, inst_OutExpander|Selector9~1, Main, 1
instance = comp, \inst_OutExpander|bit_count[1]\, inst_OutExpander|bit_count[1], Main, 1
instance = comp, \inst_OutExpander|Equal0~0\, inst_OutExpander|Equal0~0, Main, 1
instance = comp, \inst_OutExpander|Selector10~0\, inst_OutExpander|Selector10~0, Main, 1
instance = comp, \inst_OutExpander|bit_count[0]\, inst_OutExpander|bit_count[0], Main, 1
instance = comp, \inst_OutExpander|state~9\, inst_OutExpander|state~9, Main, 1
instance = comp, \inst_OutExpander|state.ST_DONE\, inst_OutExpander|state.ST_DONE, Main, 1
instance = comp, \inst_OutExpander|state.ST_SETUP~0\, inst_OutExpander|state.ST_SETUP~0, Main, 1
instance = comp, \inst_OutExpander|state.ST_SETUP\, inst_OutExpander|state.ST_SETUP, Main, 1
instance = comp, \inst_OutExpander|Selector11~0\, inst_OutExpander|Selector11~0, Main, 1
instance = comp, \inst_OutExpander|state.ST_BIT\, inst_OutExpander|state.ST_BIT, Main, 1
instance = comp, \inst_OutExpander|state.ST_BIT1\, inst_OutExpander|state.ST_BIT1, Main, 1
instance = comp, \inst_OutExpander|state~8\, inst_OutExpander|state~8, Main, 1
instance = comp, \inst_OutExpander|Selector1~0\, inst_OutExpander|Selector1~0, Main, 1
instance = comp, \inst_OutExpander|reg[7]\, inst_OutExpander|reg[7], Main, 1
instance = comp, \inst_OutExpander|OX_DATA~0\, inst_OutExpander|OX_DATA~0, Main, 1
instance = comp, \inst_OutExpander|OX_DATA\, inst_OutExpander|OX_DATA, Main, 1
instance = comp, \inst_OutExpander|Selector12~0\, inst_OutExpander|Selector12~0, Main, 1
instance = comp, \inst_OutExpander|OX_SRCLK\, inst_OutExpander|OX_SRCLK, Main, 1
instance = comp, \inst_OutExpander|Selector0~0\, inst_OutExpander|Selector0~0, Main, 1
instance = comp, \inst_OutExpander|OX_RCLK\, inst_OutExpander|OX_RCLK, Main, 1
instance = comp, \inst_Con_Tx|Selector0~0\, inst_Con_Tx|Selector0~0, Main, 1
instance = comp, \inst_Con_Tx|Selector0~1\, inst_Con_Tx|Selector0~1, Main, 1
instance = comp, \inst_Con_Tx|TxD\, inst_Con_Tx|TxD, Main, 1
instance = comp, \inst_Aux_Tx|Selector0~1\, inst_Aux_Tx|Selector0~1, Main, 1
instance = comp, \inst_Aux_Tx|TxD\, inst_Aux_Tx|TxD, Main, 1
instance = comp, \inst_FIFOs|contents[3][4]\, inst_FIFOs|contents[3][4], Main, 1
instance = comp, \inst_FIFOs|LessThan3~0\, inst_FIFOs|LessThan3~0, Main, 1
instance = comp, \inst_SPI_Master|SPI_SCLK~0\, inst_SPI_Master|SPI_SCLK~0, Main, 1
instance = comp, \inst_SPI_Master|SPI_SCLK\, inst_SPI_Master|SPI_SCLK, Main, 1
instance = comp, \inst_SPI_Master|SPI_MOSI~0\, inst_SPI_Master|SPI_MOSI~0, Main, 1
instance = comp, \inst_SPI_Master|SPI_MOSI\, inst_SPI_Master|SPI_MOSI, Main, 1
instance = comp, \LED_D2n~I\, LED_D2n, Main, 1
instance = comp, \LED_D4n~I\, LED_D4n, Main, 1
instance = comp, \LED_D5n~I\, LED_D5n, Main, 1
instance = comp, \IOWAITn~I\, IOWAITn, Main, 1
instance = comp, \MMAP_ENn~I\, MMAP_ENn, Main, 1
instance = comp, \MMAP_IO_SELn~I\, MMAP_IO_SELn, Main, 1
instance = comp, \INT~I\, INT, Main, 1
instance = comp, \NMI~I\, NMI, Main, 1
instance = comp, \PNL_DAT_RDn~I\, PNL_DAT_RDn, Main, 1
instance = comp, \OX_DATA~I\, OX_DATA, Main, 1
instance = comp, \OX_SRCLK~I\, OX_SRCLK, Main, 1
instance = comp, \OX_RCLK~I\, OX_RCLK, Main, 1
instance = comp, \CTxDn~I\, CTxDn, Main, 1
instance = comp, \CRTSn~I\, CRTSn, Main, 1
instance = comp, \ATxDn~I\, ATxDn, Main, 1
instance = comp, \ARTSn~I\, ARTSn, Main, 1
instance = comp, \SPI_CSn~I\, SPI_CSn, Main, 1
instance = comp, \SPI_SCLK~I\, SPI_SCLK, Main, 1
instance = comp, \SPI_MOSI~I\, SPI_MOSI, Main, 1
