
==========================================================================
global place report_tns
--------------------------------------------------------------------------
tns -13785.09

==========================================================================
global place report_wns
--------------------------------------------------------------------------
wns -37.29

==========================================================================
global place report_worst_slack
--------------------------------------------------------------------------
worst slack -37.29

==========================================================================
global place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: core.CPU_rd_a4[0]$_DFF_P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: core.CPU_rd_a5[0]$_DFF_P_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          3.00    3.00   clock network delay (ideal)
                  0.00    0.00    3.00 ^ core.CPU_rd_a4[0]$_DFF_P_/CLK (sky130_fd_sc_hd__dfxtp_1)
     1    0.00    0.04    0.28    3.28 ^ core.CPU_rd_a4[0]$_DFF_P_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         core.CPU_rd_a4[0] (net)
                  0.04    0.00    3.28 ^ core.CPU_rd_a5[0]$_DFF_P_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.28   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          3.00    3.00   clock network delay (ideal)
                          0.92    3.92   clock uncertainty
                          0.00    3.92   clock reconvergence pessimism
                                  3.92 ^ core.CPU_rd_a5[0]$_DFF_P_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.04    3.89   library hold time
                                  3.89   data required time
-----------------------------------------------------------------------------
                                  3.89   data required time
                                 -3.28   data arrival time
-----------------------------------------------------------------------------
                                 -0.61   slack (VIOLATED)



==========================================================================
global place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: core.CPU_reset_a3$_DFF_P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: core.CPU_Xreg_value_a4[15][14]$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          3.00    3.00   clock network delay (ideal)
                  0.00    0.00    3.00 ^ core.CPU_reset_a3$_DFF_P_/CLK (sky130_fd_sc_hd__dfxtp_1)
   306    1.87   17.09   12.02   15.02 ^ core.CPU_reset_a3$_DFF_P_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         core.CPU_reset_a3 (net)
                 17.09    0.19   15.21 ^ _08100_/A (sky130_fd_sc_hd__inv_1)
   250    1.40    0.00   34.06   49.27 v _08100_/Y (sky130_fd_sc_hd__inv_1)
                                         _02587_ (net)
                  0.00    0.51   49.78 v _08267_/C1 (sky130_fd_sc_hd__o211ai_1)
    15    0.11    2.10    0.86   50.64 ^ _08267_/Y (sky130_fd_sc_hd__o211ai_1)
                                         _02749_ (net)
                  2.10    0.02   50.66 ^ _09254_/A1 (sky130_fd_sc_hd__o21ai_0)
     1    0.00    0.58    0.25   50.91 v _09254_/Y (sky130_fd_sc_hd__o21ai_0)
                                         _00709_ (net)
                  0.58    0.00   50.91 v core.CPU_Xreg_value_a4[15][14]$_SDFFE_PP0P_/D (sky130_fd_sc_hd__dfxtp_1)
                                 50.91   data arrival time

                  0.00   11.55   11.55   clock clk (rise edge)
                          3.00   14.55   clock network delay (ideal)
                         -0.58   13.97   clock uncertainty
                          0.00   13.97   clock reconvergence pessimism
                                 13.97 ^ core.CPU_Xreg_value_a4[15][14]$_SDFFE_PP0P_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.35   13.63   library setup time
                                 13.63   data required time
-----------------------------------------------------------------------------
                                 13.63   data required time
                                -50.91   data arrival time
-----------------------------------------------------------------------------
                                -37.29   slack (VIOLATED)



==========================================================================
global place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: core.CPU_reset_a3$_DFF_P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: core.CPU_Xreg_value_a4[15][14]$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          3.00    3.00   clock network delay (ideal)
                  0.00    0.00    3.00 ^ core.CPU_reset_a3$_DFF_P_/CLK (sky130_fd_sc_hd__dfxtp_1)
   306    1.87   17.09   12.02   15.02 ^ core.CPU_reset_a3$_DFF_P_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         core.CPU_reset_a3 (net)
                 17.09    0.19   15.21 ^ _08100_/A (sky130_fd_sc_hd__inv_1)
   250    1.40    0.00   34.06   49.27 v _08100_/Y (sky130_fd_sc_hd__inv_1)
                                         _02587_ (net)
                  0.00    0.51   49.78 v _08267_/C1 (sky130_fd_sc_hd__o211ai_1)
    15    0.11    2.10    0.86   50.64 ^ _08267_/Y (sky130_fd_sc_hd__o211ai_1)
                                         _02749_ (net)
                  2.10    0.02   50.66 ^ _09254_/A1 (sky130_fd_sc_hd__o21ai_0)
     1    0.00    0.58    0.25   50.91 v _09254_/Y (sky130_fd_sc_hd__o21ai_0)
                                         _00709_ (net)
                  0.58    0.00   50.91 v core.CPU_Xreg_value_a4[15][14]$_SDFFE_PP0P_/D (sky130_fd_sc_hd__dfxtp_1)
                                 50.91   data arrival time

                  0.00   11.55   11.55   clock clk (rise edge)
                          3.00   14.55   clock network delay (ideal)
                         -0.58   13.97   clock uncertainty
                          0.00   13.97   clock reconvergence pessimism
                                 13.97 ^ core.CPU_Xreg_value_a4[15][14]$_SDFFE_PP0P_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.35   13.63   library setup time
                                 13.63   data required time
-----------------------------------------------------------------------------
                                 13.63   data required time
                                -50.91   data arrival time
-----------------------------------------------------------------------------
                                -37.29   slack (VIOLATED)



==========================================================================
global place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             4.89e-03   1.10e-03   1.03e-08   6.00e-03  52.3%
Combinational          1.11e-03   4.37e-03   8.45e-09   5.47e-03  47.7%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  6.00e-03   5.47e-03   1.88e-08   1.15e-02 100.0%
                          52.3%      47.7%       0.0%
