{
  "memspec": {
    "memoryId": "ddr5",
    "memoryType": "DDR5",
    "RefreshMode": 1,
    "memarchitecturespec": {
      "nbrOfChannels": 0,
      "nbrOfColumns": 1024,
      "nbrOfRows": 65536,
      "width": 8,
      "burstLength": 8,
      "maxBurstLength": 8,
      "dataRate": 2,
      "nbrOfBankGroups": 2,
      "nbrOfBanks": 16,
      "nbrOfRanks": 1,
      "nbrOfDevices": 1,
      "nbrOfDIMMRanks": 0,
      "nbrOfPhysicalRanks": 0,
      "nbrOfLogicalRanks": 0,
      "cmdMode": 0,
      "refMode": 0,
      "RAAIMT": 0,
      "RAAMMT": 0,
      "RAADEC": 0
    },
    "mempowerspec": {
      "vdd": 1.2,
      "idd0": 56.25e-3,
      "idd2n": 33.75e-3,
      "idd3n": 39.5e-3,
      "idd4r": 157.5e-3,
      "idd4w": 135.0e-3,
      "idd5b": 118.0e-3,
      "idd5c": 110.0e-3,
      "idd5f": 135.0e-3,
      "idd6n": 20.25e-3,
      "idd2p": 17.0e-3,
      "idd3p": 22.5e-3,
      "vpp": 1.2,
      "ipp0": 0,
      "ipp2n": 0,
      "ipp3n": 0,
      "ipp4r": 0,
      "ipp4w": 0,
      "ipp5b": 0,
      "ipp5c": 0,
      "ipp5f": 0,
      "ipp6n": 0,
      "ipp2p": 0,
      "ipp3p": 0,
      "vddq": 1.1,
      "iBeta_vdd": 56.25,
      "iBeta_vpp": 0
    },
    "memtimingspec": {
      "tCK": 0.76923076923076923076923076923077,
      "RAS": 10,
      "RCD": 13,
      "RTP": 5,
      "WL": 5,
      "WR": 5,
      "RP": 10,
      "RFCsb": 20,
      "RFC1": 25,
      "RFC2": 30,
      "PPD": 0,
      "RL": 0,
      "RPRE": 0,
      "RPST": 0,
      "RDDQS": 0,
      "WPRE": 0,
      "WPST": 0,
      "CCD_L_slr": 0,
      "CCD_L_WR_slr": 0,
      "CCD_L_WR2_slr": 0,
      "CCD_M_slr": 0,
      "CCD_M_WR_slr": 0,
      "CCD_S_slr": 0,
      "CCD_S_WR_slr": 0,
      "CCD_dlr": 0,
      "CCD_WR_dlr": 0,
      "CCD_WR_dpr": 0,
      "RRD_L_slr": 0,
      "RRD_S_slr": 0,
      "RRD_dlr": 0,
      "FAW_slr": 0,
      "FAW_dlr": 0,
      "WTR_L": 0,
      "WTR_M": 0,
      "WTR_S": 0,
      "RFC1_slr": 0,
      "RFC2_slr": 0,
      "RFC1_dlr": 0,
      "RFC2_dlr": 0,
      "RFC1_dpr": 0,
      "RFC2_dpr": 0,
      "RFCsb_slr": 0,
      "RFCsb_dlr": 0,
      "REFI1": 0,
      "REFI2": 0,
      "REFISB": 0,
      "REFSBRD_slr": 0,
      "REFSBRD_dlr": 0,
      "RTRS": 0,
      "CPDED": 0,
      "PD": 0,
      "XP": 0,
      "ACTPDEN": 0,
      "PRPDEN": 0,
      "REFPDEN": 0
    },
    "bankwisespec":{
      "factRho":0.5
    },
    "memimpedancespec": {
        "C_total_ck": 1.0e-12,
        "C_total_cb": 1.0e-12,
        "C_total_rb": 1.0e-12,
        "C_total_wb": 1.0e-12,
        "C_total_dqs": 1.0e-12,
        "R_eq_ck": 1.0e-6,
        "R_eq_cb": 1.0e-6,
        "R_eq_rb": 1.0e-6,
        "R_eq_wb": 1.0e-6,
        "R_eq_dqs": 1.0e-6
    },
    "dataratespec": {
        "ca_bus_rate": 2,
        "dq_bus_rate": 2,
        "dqs_bus_rate": 2
    }
  }
}
