PPA Report for reset_pattern_detector.v (Module: reset_pattern_detector)
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 4
FF Count: 11
IO Count: 4
Cell Count: 27

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 821.69 MHz
Reg-to-Reg Critical Path Delay: 1.098 ns

POWER METRICS:
-------------
Total Power Consumption: 0.451 W
