Starting process: Module

Starting process: 

SCUBA, Version Diamond (64-bit) 3.13.0.56.2
Fri Jun 21 02:05:17 2024

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.

BEGIN SCUBA Module Synthesis

    Issued command   : D:\diamond\diamond\3.13\ispfpga\bin\nt64\scuba.exe -w -n UART_PLL -lang verilog -synth lse -arch se5c00 -type pll -fin 12 -fclkop 50 -fclkop_tol 10.0 -fclkos 80 -fclkos_tol 5.0 -fclkos2 130 -fclkos2_tol 2.0 -fclkos3 1.84 -fclkos3_tol 2.0 -trimp 0 -phasep 0 -trimp_r -trims 0 -phases 0 -trims_r -phases2 0 -phases3 0 -phase_cntl STATIC -fb_mode 5 
    Circuit name     : UART_PLL
    Module type      : pll
    Module Version   : 5.7
    Ports            : 
	Inputs       : CLKI
	Outputs      : CLKOP, CLKOS, CLKOS2, CLKOS3
    I/O buffer       : not inserted
    EDIF output      : UART_PLL.edn
    Verilog output   : UART_PLL.v
    Verilog template : UART_PLL_tmpl.v
    Verilog purpose  : for synthesis and simulation
    Bus notation     : big endian
    Report output    : UART_PLL.srp
    Estimated Resource Usage:

END   SCUBA Module Synthesis

File: UART_PLL.lpc created.


End process: completed successfully.


Total Warnings:  0

Total Errors:  0


