[03/13 00:04:21      0s] 
[03/13 00:04:21      0s] Cadence Innovus(TM) Implementation System.
[03/13 00:04:21      0s] Copyright 2019 Cadence Design Systems, Inc. All rights reserved worldwide.
[03/13 00:04:21      0s] 
[03/13 00:04:21      0s] Version:	v19.17-s077_1, built Tue Dec 1 11:09:44 PST 2020
[03/13 00:04:21      0s] Options:	
[03/13 00:04:21      0s] Date:		Mon Mar 13 00:04:21 2023
[03/13 00:04:21      0s] Host:		ieng6-ece-18.ucsd.edu (x86_64 w/Linux 3.10.0-1160.80.1.el7.x86_64) (4cores*8cpus*Intel(R) Xeon(R) CPU E5-2650 v2 @ 2.60GHz 20480KB)
[03/13 00:04:21      0s] OS:		CentOS Linux release 7.9.2009 (Core)
[03/13 00:04:21      0s] 
[03/13 00:04:21      0s] License:
[03/13 00:04:21      0s] 		invs	Innovus Implementation System	19.1	checkout succeeded
[03/13 00:04:21      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[03/13 00:04:39     16s] @(#)CDS: Innovus v19.17-s077_1 (64bit) 12/01/2020 11:09 (Linux 2.6.32-431.11.2.el6.x86_64)
[03/13 00:04:39     16s] @(#)CDS: NanoRoute 19.17-s077_1 NR201130-0207/19_17-UB (database version 18.20, 510.7.1) {superthreading v1.53}
[03/13 00:04:39     16s] @(#)CDS: AAE 19.17-s018 (64bit) 12/01/2020 (Linux 2.6.32-431.11.2.el6.x86_64)
[03/13 00:04:39     16s] @(#)CDS: CTE 19.17-s022_1 () Nov 18 2020 03:10:35 ( )
[03/13 00:04:39     16s] @(#)CDS: SYNTECH 19.17-s005_1 () Oct 28 2020 05:12:49 ( )
[03/13 00:04:39     16s] @(#)CDS: CPE v19.17-s044
[03/13 00:04:39     16s] @(#)CDS: IQuantus/TQuantus 19.1.3-s268 (64bit) Mon Aug 10 22:57:12 PDT 2020 (Linux 2.6.32-431.11.2.el6.x86_64)
[03/13 00:04:39     16s] @(#)CDS: OA 22.60-s011 Tue Jun 16 12:27:00 2020
[03/13 00:04:39     16s] @(#)CDS: SGN 20.10-d001 (01-Jun-2020) (64 bit executable, Qt5.9.0)
[03/13 00:04:39     16s] @(#)CDS: RCDB 11.14.18
[03/13 00:04:39     16s] @(#)CDS: STYLUS 19.10-s021_1 (10/28/2020 08:51 PDT)
[03/13 00:04:39     16s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_11513_ieng6-ece-18.ucsd.edu_s1ding_07wzPG.

[03/13 00:04:39     16s] Change the soft stacksize limit to 0.2%RAM (64 mbytes). Set global soft_stack_size_limit to change the value.
[03/13 00:04:40     17s] 
[03/13 00:04:40     17s] **INFO:  MMMC transition support version v31-84 
[03/13 00:04:40     17s] 
[03/13 00:04:40     17s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[03/13 00:04:40     17s] <CMD> suppressMessage ENCEXT-2799
[03/13 00:04:40     17s] <CMD> win
[03/13 00:04:52     19s] <CMD> is_common_ui_mode
[03/13 00:04:52     19s] <CMD> restoreDesign /home/linux/ieng6/ee260bwi23/s1ding/260b_proj_step1/pnr/route.enc.dat fullchip
[03/13 00:04:52     19s] #% Begin load design ... (date=03/13 00:04:52, mem=492.9M)
[03/13 00:04:52     19s] Set Default Input Pin Transition as 0.1 ps.
[03/13 00:04:52     19s] Loading design 'fullchip' saved by 'Innovus' '19.17-s077_1' on 'Sun Mar 12 23:42:42 2023'.
[03/13 00:04:52     19s] % Begin Load MMMC data ... (date=03/13 00:04:52, mem=495.3M)
[03/13 00:04:52     19s] % End Load MMMC data ... (date=03/13 00:04:52, total cpu=0:00:00.0, real=0:00:00.0, peak res=495.5M, current mem=495.5M)
[03/13 00:04:52     19s] 
[03/13 00:04:52     19s] Loading LEF file /home/linux/ieng6/ee260bwi23/s1ding/260b_proj_step1/pnr/route.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef ...
[03/13 00:04:52     19s] WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
[03/13 00:04:52     19s] The LEF parser will ignore this statement.
[03/13 00:04:52     19s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/s1ding/260b_proj_step1/pnr/route.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 28.
[03/13 00:04:52     19s] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/13 00:04:52     19s] The LEF parser will ignore this statement.
[03/13 00:04:52     19s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/s1ding/260b_proj_step1/pnr/route.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 867.
[03/13 00:04:52     19s] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/13 00:04:52     19s] The LEF parser will ignore this statement.
[03/13 00:04:52     19s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/s1ding/260b_proj_step1/pnr/route.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 877.
[03/13 00:04:52     19s] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/13 00:04:52     19s] The LEF parser will ignore this statement.
[03/13 00:04:52     19s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/s1ding/260b_proj_step1/pnr/route.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1014.
[03/13 00:04:52     19s] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/13 00:04:52     19s] The LEF parser will ignore this statement.
[03/13 00:04:52     19s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/s1ding/260b_proj_step1/pnr/route.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1024.
[03/13 00:04:52     19s] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/13 00:04:52     19s] The LEF parser will ignore this statement.
[03/13 00:04:52     19s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/s1ding/260b_proj_step1/pnr/route.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1161.
[03/13 00:04:52     19s] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/13 00:04:52     19s] The LEF parser will ignore this statement.
[03/13 00:04:52     19s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/s1ding/260b_proj_step1/pnr/route.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1171.
[03/13 00:04:52     19s] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/13 00:04:52     19s] The LEF parser will ignore this statement.
[03/13 00:04:52     19s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/s1ding/260b_proj_step1/pnr/route.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1308.
[03/13 00:04:52     19s] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/13 00:04:52     19s] The LEF parser will ignore this statement.
[03/13 00:04:52     19s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/s1ding/260b_proj_step1/pnr/route.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1318.
[03/13 00:04:52     19s] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/13 00:04:52     19s] The LEF parser will ignore this statement.
[03/13 00:04:52     19s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/s1ding/260b_proj_step1/pnr/route.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1372.
[03/13 00:04:52     19s] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/13 00:04:52     19s] The LEF parser will ignore this statement.
[03/13 00:04:52     19s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/s1ding/260b_proj_step1/pnr/route.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1383.
[03/13 00:04:52     19s] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/13 00:04:52     19s] The LEF parser will ignore this statement.
[03/13 00:04:52     19s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/s1ding/260b_proj_step1/pnr/route.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1604.
[03/13 00:04:52     19s] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/13 00:04:52     19s] The LEF parser will ignore this statement.
[03/13 00:04:52     19s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/s1ding/260b_proj_step1/pnr/route.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1614.
[03/13 00:04:52     19s] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[03/13 00:04:52     19s] The LEF parser will ignore this statement.
[03/13 00:04:52     19s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/s1ding/260b_proj_step1/pnr/route.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1769.
[03/13 00:04:52     19s] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[03/13 00:04:52     19s] The LEF parser will ignore this statement.
[03/13 00:04:52     19s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/s1ding/260b_proj_step1/pnr/route.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1771.
[03/13 00:04:52     19s] WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
[03/13 00:04:52     19s] The LEF parser will ignore this statement.
[03/13 00:04:52     19s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/s1ding/260b_proj_step1/pnr/route.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1772.
[03/13 00:04:52     19s] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[03/13 00:04:52     19s] The LEF parser will ignore this statement.
[03/13 00:04:52     19s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/s1ding/260b_proj_step1/pnr/route.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1776.
[03/13 00:04:52     19s] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[03/13 00:04:52     19s] The LEF parser will ignore this statement.
[03/13 00:04:52     19s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/s1ding/260b_proj_step1/pnr/route.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1778.
[03/13 00:04:52     19s] WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
[03/13 00:04:52     19s] The LEF parser will ignore this statement.
[03/13 00:04:52     19s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/s1ding/260b_proj_step1/pnr/route.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1779.
[03/13 00:04:52     19s] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[03/13 00:04:52     19s] The LEF parser will ignore this statement.
[03/13 00:04:52     19s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/s1ding/260b_proj_step1/pnr/route.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1783.
[03/13 00:04:52     19s] Set DBUPerIGU to M2 pitch 400.
[03/13 00:04:53     20s] **WARN: (IMPLF-200):	Pin 'I' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/13 00:04:53     20s] Type 'man IMPLF-200' for more detail.
[03/13 00:04:53     20s] 
[03/13 00:04:53     20s] viaInitial starts at Mon Mar 13 00:04:53 2023
viaInitial ends at Mon Mar 13 00:04:53 2023

##  Check design process and node:  
##  Both design process and tech node are not set.

[03/13 00:04:53     20s] Loading view definition file from /home/linux/ieng6/ee260bwi23/s1ding/260b_proj_step1/pnr/route.enc.dat/viewDefinition.tcl
[03/13 00:04:53     20s] Reading WC_LIB timing library '/home/linux/ieng6/ee260bwi23/public/PDKdata/lib/tcbn65gpluswc.lib' ...
[03/13 00:04:54     21s] Read 811 cells in library 'tcbn65gpluswc' 
[03/13 00:04:54     21s] Reading BC_LIB timing library '/home/linux/ieng6/ee260bwi23/public/PDKdata/lib/tcbn65gplusbc.lib' ...
[03/13 00:04:55     23s] Read 811 cells in library 'tcbn65gplusbc' 
[03/13 00:04:55     23s] Ending "PreSetAnalysisView" (total cpu=0:00:02.9, real=0:00:02.0, peak res=610.6M, current mem=523.9M)
[03/13 00:04:55     23s] *** End library_loading (cpu=0.05min, real=0.03min, mem=28.0M, fe_cpu=0.38min, fe_real=0.57min, fe_mem=754.2M) ***
[03/13 00:04:55     23s] % Begin Load netlist data ... (date=03/13 00:04:55, mem=523.9M)
[03/13 00:04:55     23s] *** Begin netlist parsing (mem=754.2M) ***
[03/13 00:04:55     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D4' is defined in LEF but not in the timing library.
[03/13 00:04:55     23s] Type 'man IMPVL-159' for more detail.
[03/13 00:04:55     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D4' is defined in LEF but not in the timing library.
[03/13 00:04:55     23s] Type 'man IMPVL-159' for more detail.
[03/13 00:04:55     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D2' is defined in LEF but not in the timing library.
[03/13 00:04:55     23s] Type 'man IMPVL-159' for more detail.
[03/13 00:04:55     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D2' is defined in LEF but not in the timing library.
[03/13 00:04:55     23s] Type 'man IMPVL-159' for more detail.
[03/13 00:04:55     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D1' is defined in LEF but not in the timing library.
[03/13 00:04:55     23s] Type 'man IMPVL-159' for more detail.
[03/13 00:04:55     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D1' is defined in LEF but not in the timing library.
[03/13 00:04:55     23s] Type 'man IMPVL-159' for more detail.
[03/13 00:04:55     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D0' is defined in LEF but not in the timing library.
[03/13 00:04:55     23s] Type 'man IMPVL-159' for more detail.
[03/13 00:04:55     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D0' is defined in LEF but not in the timing library.
[03/13 00:04:55     23s] Type 'man IMPVL-159' for more detail.
[03/13 00:04:55     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D4' is defined in LEF but not in the timing library.
[03/13 00:04:55     23s] Type 'man IMPVL-159' for more detail.
[03/13 00:04:55     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D4' is defined in LEF but not in the timing library.
[03/13 00:04:55     23s] Type 'man IMPVL-159' for more detail.
[03/13 00:04:55     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D2' is defined in LEF but not in the timing library.
[03/13 00:04:55     23s] Type 'man IMPVL-159' for more detail.
[03/13 00:04:55     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D2' is defined in LEF but not in the timing library.
[03/13 00:04:55     23s] Type 'man IMPVL-159' for more detail.
[03/13 00:04:55     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D1' is defined in LEF but not in the timing library.
[03/13 00:04:55     23s] Type 'man IMPVL-159' for more detail.
[03/13 00:04:55     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D1' is defined in LEF but not in the timing library.
[03/13 00:04:55     23s] Type 'man IMPVL-159' for more detail.
[03/13 00:04:55     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D0' is defined in LEF but not in the timing library.
[03/13 00:04:55     23s] Type 'man IMPVL-159' for more detail.
[03/13 00:04:55     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D0' is defined in LEF but not in the timing library.
[03/13 00:04:55     23s] Type 'man IMPVL-159' for more detail.
[03/13 00:04:55     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D4' is defined in LEF but not in the timing library.
[03/13 00:04:55     23s] Type 'man IMPVL-159' for more detail.
[03/13 00:04:55     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D4' is defined in LEF but not in the timing library.
[03/13 00:04:55     23s] Type 'man IMPVL-159' for more detail.
[03/13 00:04:55     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D2' is defined in LEF but not in the timing library.
[03/13 00:04:55     23s] Type 'man IMPVL-159' for more detail.
[03/13 00:04:55     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D2' is defined in LEF but not in the timing library.
[03/13 00:04:55     23s] Type 'man IMPVL-159' for more detail.
[03/13 00:04:55     23s] **WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
[03/13 00:04:55     23s] To increase the message display limit, refer to the product command reference manual.
[03/13 00:04:55     23s] Created 811 new cells from 2 timing libraries.
[03/13 00:04:55     23s] Reading netlist ...
[03/13 00:04:55     23s] Backslashed names will retain backslash and a trailing blank character.
[03/13 00:04:55     23s] Reading verilogBinary netlist '/home/linux/ieng6/ee260bwi23/s1ding/260b_proj_step1/pnr/route.enc.dat/fullchip.v.bin'
[03/13 00:04:55     23s] Reading binary database version 2 in 1-threaded mode
[03/13 00:04:56     23s] 
[03/13 00:04:56     23s] *** Memory Usage v#1 (Current mem = 774.238M, initial mem = 283.785M) ***
[03/13 00:04:56     23s] *** End netlist parsing (cpu=0:00:00.2, real=0:00:01.0, mem=774.2M) ***
[03/13 00:04:56     23s] % End Load netlist data ... (date=03/13 00:04:56, total cpu=0:00:00.3, real=0:00:01.0, peak res=555.2M, current mem=555.2M)
[03/13 00:04:56     23s] Set top cell to fullchip.
[03/13 00:04:56     23s] Hooked 1622 DB cells to tlib cells.
[03/13 00:04:56     23s] Ending "BindLib:" (total cpu=0:00:00.3, real=0:00:00.0, peak res=588.9M, current mem=588.9M)
[03/13 00:04:56     23s] Starting recursive module instantiation check.
[03/13 00:04:56     23s] No recursion found.
[03/13 00:04:56     23s] Building hierarchical netlist for Cell fullchip ...
[03/13 00:04:56     24s] *** Netlist is unique.
[03/13 00:04:56     24s] Setting Std. cell height to 3600 DBU (smallest netlist inst).
[03/13 00:04:56     24s] ** info: there are 1832 modules.
[03/13 00:04:56     24s] ** info: there are 60559 stdCell insts.
[03/13 00:04:56     24s] 
[03/13 00:04:56     24s] *** Memory Usage v#1 (Current mem = 864.164M, initial mem = 283.785M) ***
[03/13 00:04:56     24s] *info: set bottom ioPad orient R0
[03/13 00:04:56     24s] **WARN: (IMPFP-3961):	The techSite 'dcore' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[03/13 00:04:56     24s] Type 'man IMPFP-3961' for more detail.
[03/13 00:04:56     24s] **WARN: (IMPFP-3961):	The techSite 'ccore' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[03/13 00:04:56     24s] Type 'man IMPFP-3961' for more detail.
[03/13 00:04:56     24s] Set Default Net Delay as 1000 ps.
[03/13 00:04:56     24s] Set Default Net Load as 0.5 pF. 
[03/13 00:04:56     24s] Set Default Input Pin Transition as 0.1 ps.
[03/13 00:04:57     24s] Loading preference file /home/linux/ieng6/ee260bwi23/s1ding/260b_proj_step1/pnr/route.enc.dat/gui.pref.tcl ...
[03/13 00:04:57     24s] ##  Process: 65            (User Set)               
[03/13 00:04:57     24s] ##     Node: (not set)                           
[03/13 00:04:57     24s] 
##  Check design process and node:  
##  Design tech node is not set.

[03/13 00:04:57     24s] Applying the recommended capacitance filtering threshold values for 65nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
[03/13 00:04:57     24s] 	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
[03/13 00:04:57     24s] 	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
[03/13 00:04:57     24s] 	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
[03/13 00:04:57     24s] 	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
[03/13 00:04:57     24s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[03/13 00:04:57     24s] Stripe will break at block ring.
[03/13 00:04:57     24s] Extraction setup Delayed 
[03/13 00:04:57     24s] *Info: initialize multi-corner CTS.
[03/13 00:04:57     25s] Ending "SetAnalysisView" (total cpu=0:00:00.1, real=0:00:00.0, peak res=808.1M, current mem=626.1M)
[03/13 00:04:58     25s] Reading timing constraints file '/home/linux/ieng6/ee260bwi23/s1ding/260b_proj_step1/pnr/route.enc.dat/mmmc/modes/CON/CON.sdc' ...
[03/13 00:04:58     25s] Current (total cpu=0:00:25.4, real=0:00:37.0, peak res=816.3M, current mem=815.2M)
[03/13 00:04:58     25s] INFO (CTE): Constraints read successfully.
[03/13 00:04:58     25s] Ending "Constraint file reading stats" (total cpu=0:00:00.2, real=0:00:00.0, peak res=834.6M, current mem=834.6M)
[03/13 00:04:58     25s] Current (total cpu=0:00:25.6, real=0:00:37.0, peak res=834.6M, current mem=834.6M)
[03/13 00:04:58     25s] Reading latency file '/home/linux/ieng6/ee260bwi23/s1ding/260b_proj_step1/pnr/route.enc.dat/mmmc/views/WC_VIEW/latency.sdc' ...
[03/13 00:04:58     25s] Reading latency file '/home/linux/ieng6/ee260bwi23/s1ding/260b_proj_step1/pnr/route.enc.dat/mmmc/views/BC_VIEW/latency.sdc' ...
[03/13 00:04:58     25s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[03/13 00:04:58     25s] Creating Cell Server ...(0, 1, 1, 1)
[03/13 00:04:58     25s] Summary for sequential cells identification: 
[03/13 00:04:58     25s]   Identified SBFF number: 199
[03/13 00:04:58     25s]   Identified MBFF number: 0
[03/13 00:04:58     25s]   Identified SB Latch number: 0
[03/13 00:04:58     25s]   Identified MB Latch number: 0
[03/13 00:04:58     25s]   Not identified SBFF number: 0
[03/13 00:04:58     25s]   Not identified MBFF number: 0
[03/13 00:04:58     25s]   Not identified SB Latch number: 0
[03/13 00:04:58     25s]   Not identified MB Latch number: 0
[03/13 00:04:58     25s]   Number of sequential cells which are not FFs: 104
[03/13 00:04:58     25s] Total number of combinational cells: 497
[03/13 00:04:58     25s] Total number of sequential cells: 303
[03/13 00:04:58     25s] Total number of tristate cells: 11
[03/13 00:04:58     25s] Total number of level shifter cells: 0
[03/13 00:04:58     25s] Total number of power gating cells: 0
[03/13 00:04:58     25s] Total number of isolation cells: 0
[03/13 00:04:58     25s] Total number of power switch cells: 0
[03/13 00:04:58     25s] Total number of pulse generator cells: 0
[03/13 00:04:58     25s] Total number of always on buffers: 0
[03/13 00:04:58     25s] Total number of retention cells: 0
[03/13 00:04:58     25s] List of usable buffers: BUFFD1 BUFFD0 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 BUFFD20 BUFFD24 CKBD1 CKBD0 CKBD2 CKBD3 CKBD4 CKBD6 CKBD8 CKBD12 CKBD16 CKBD20 CKBD24 GBUFFD1 GBUFFD3 GBUFFD2 GBUFFD4 GBUFFD8
[03/13 00:04:58     25s] Total number of usable buffers: 27
[03/13 00:04:58     25s] List of unusable buffers:
[03/13 00:04:58     25s] Total number of unusable buffers: 0
[03/13 00:04:58     25s] List of usable inverters: CKND1 CKND0 CKND2 CKND3 CKND4 CKND6 CKND8 CKND12 CKND16 CKND20 CKND24 GINVD2 GINVD1 GINVD4 GINVD3 GINVD8 INVD1 INVD0 INVD2 INVD3 INVD4 INVD6 INVD8 INVD12 INVD16 INVD20 INVD24
[03/13 00:04:58     25s] Total number of usable inverters: 27
[03/13 00:04:58     25s] List of unusable inverters:
[03/13 00:04:58     25s] Total number of unusable inverters: 0
[03/13 00:04:58     25s] List of identified usable delay cells: DEL0 DEL005 DEL01 DEL015 DEL02 DEL1 DEL2 DEL3 DEL4
[03/13 00:04:58     25s] Total number of identified usable delay cells: 9
[03/13 00:04:58     25s] List of identified unusable delay cells:
[03/13 00:04:58     25s] Total number of identified unusable delay cells: 0
[03/13 00:04:58     25s] Creating Cell Server, finished. 
[03/13 00:04:58     25s] 
[03/13 00:04:58     25s] Deleting Cell Server ...
[03/13 00:04:58     25s] % Begin Load MMMC data post ... (date=03/13 00:04:58, mem=857.3M)
[03/13 00:04:58     25s] % End Load MMMC data post ... (date=03/13 00:04:58, total cpu=0:00:00.0, real=0:00:00.0, peak res=857.3M, current mem=856.2M)
[03/13 00:04:58     25s] Reading floorplan file - /home/linux/ieng6/ee260bwi23/s1ding/260b_proj_step1/pnr/route.enc.dat/fullchip.fp.gz (mem = 1093.4M).
[03/13 00:04:58     25s] % Begin Load floorplan data ... (date=03/13 00:04:58, mem=856.3M)
[03/13 00:04:58     25s] *info: reset 64561 existing net BottomPreferredLayer and AvoidDetour
[03/13 00:04:58     25s] net ignore based on current view = 0
[03/13 00:04:58     25s] Deleting old partition specification.
[03/13 00:04:58     25s] Set FPlanBox to (0 0 1386400 1379200)
[03/13 00:04:58     25s] **WARN: (IMPFP-3961):	The techSite 'dcore' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[03/13 00:04:58     25s] Type 'man IMPFP-3961' for more detail.
[03/13 00:04:58     25s] **WARN: (IMPFP-3961):	The techSite 'ccore' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[03/13 00:04:58     25s] Type 'man IMPFP-3961' for more detail.
[03/13 00:04:58     25s]  ... processed partition successfully.
[03/13 00:04:58     25s] Reading binary special route file /home/linux/ieng6/ee260bwi23/s1ding/260b_proj_step1/pnr/route.enc.dat/fullchip.fp.spr.gz (Created by Innovus v19.17-s077_1 on Sun Mar 12 23:42:37 2023, version: 1)
[03/13 00:04:59     25s] Ending "Read special route file" (total cpu=0:00:00.0, real=0:00:01.0, peak res=859.3M, current mem=859.3M)
[03/13 00:04:59     26s] Set (core_instance) in guide (34800 39600 1319200 1263600)
[03/13 00:04:59     26s] There are 368 nets with weight being set
[03/13 00:04:59     26s] There are 533 nets with bottomPreferredRoutingLayer being set
[03/13 00:04:59     26s] There are 368 nets with avoidDetour being set
[03/13 00:04:59     26s] Extracting standard cell pins and blockage ...... 
[03/13 00:04:59     26s] Pin and blockage extraction finished
[03/13 00:04:59     26s] % End Load floorplan data ... (date=03/13 00:04:59, total cpu=0:00:00.3, real=0:00:01.0, peak res=862.9M, current mem=862.9M)
[03/13 00:04:59     26s] Reading congestion map file /home/linux/ieng6/ee260bwi23/s1ding/260b_proj_step1/pnr/route.enc.dat/fullchip.route.congmap.gz ...
[03/13 00:04:59     26s] % Begin Load SymbolTable ... (date=03/13 00:04:59, mem=863.2M)
[03/13 00:04:59     26s] Suppress "**WARN ..." messages.
[03/13 00:04:59     26s] routingBox: (0 0) (1386400 1379200)
[03/13 00:04:59     26s] coreBox:    (20000 20000) (1366400 1359200)
[03/13 00:04:59     26s] Un-suppress "**WARN ..." messages.
[03/13 00:04:59     26s] % End Load SymbolTable ... (date=03/13 00:04:59, total cpu=0:00:00.2, real=0:00:00.0, peak res=873.3M, current mem=873.3M)
[03/13 00:04:59     26s] Loading place ...
[03/13 00:04:59     26s] % Begin Load placement data ... (date=03/13 00:04:59, mem=873.3M)
[03/13 00:04:59     26s] Reading placement file - /home/linux/ieng6/ee260bwi23/s1ding/260b_proj_step1/pnr/route.enc.dat/fullchip.place.gz.
[03/13 00:04:59     26s] ** Reading stdCellPlacement_binary (Created by Innovus v19.17-s077_1 on Sun Mar 12 23:42:38 2023, version# 2) ...
[03/13 00:04:59     26s] Read Views for adaptive view pruning ...
[03/13 00:04:59     26s] Read 0 views from Binary DB for adaptive view pruning
[03/13 00:04:59     26s] *** Completed restorePlace (cpu=0:00:00.2 real=0:00:00.0 mem=1111.0M) ***
[03/13 00:04:59     26s] Total net length = 1.140e+06 (5.129e+05 6.269e+05) (ext = 1.516e+04)
[03/13 00:04:59     26s] % End Load placement data ... (date=03/13 00:04:59, total cpu=0:00:00.2, real=0:00:00.0, peak res=882.9M, current mem=881.3M)
[03/13 00:04:59     26s] Reading PG file /home/linux/ieng6/ee260bwi23/s1ding/260b_proj_step1/pnr/route.enc.dat/fullchip.pg.gz
[03/13 00:05:00     26s] *** Completed restorePGFile (cpu=0:00:00.0 real=0:00:01.0 mem=1108.0M) ***
[03/13 00:05:00     26s] % Begin Load routing data ... (date=03/13 00:05:00, mem=882.3M)
[03/13 00:05:00     26s] Reading routing file - /home/linux/ieng6/ee260bwi23/s1ding/260b_proj_step1/pnr/route.enc.dat/fullchip.route.gz.
[03/13 00:05:00     26s] Reading Innovus routing data (Created by Innovus v19.17-s077_1 on Sun Mar 12 23:42:38 2023 Format: 19.1) ...
[03/13 00:05:01     27s] *** Total 64334 nets are successfully restored.
[03/13 00:05:01     27s] *** Completed restoreRoute (cpu=0:00:00.8 real=0:00:01.0 mem=1189.0M) ***
[03/13 00:05:01     27s] % End Load routing data ... (date=03/13 00:05:01, total cpu=0:00:00.8, real=0:00:01.0, peak res=964.1M, current mem=963.4M)
[03/13 00:05:01     27s] Loading Drc markers ...
[03/13 00:05:01     27s] ... 7 markers are loaded ...
[03/13 00:05:01     27s] ... 0 geometry drc markers are loaded ...
[03/13 00:05:01     27s] ... 7 antenna drc markers are loaded ...
[03/13 00:05:01     27s] TAT_INFO: restoreCongMap REAL = 0 : CPU = 0 : MEM = 0.
[03/13 00:05:01     27s] Reading property file /home/linux/ieng6/ee260bwi23/s1ding/260b_proj_step1/pnr/route.enc.dat/fullchip.prop
[03/13 00:05:01     27s] *** Completed restoreProperty (cpu=0:00:00.1 real=0:00:00.0 mem=1195.0M) ***
[03/13 00:05:01     28s] Set Default Input Pin Transition as 0.1 ps.
[03/13 00:05:02     28s] pesRestorePreRouteExtractionData::readRCCornerMetaData, could not read file: òAè`n
[03/13 00:05:02     28s] Extraction setup Started 
[03/13 00:05:02     28s] Initializing multi-corner RC extraction with 2 active RC Corners ...
[03/13 00:05:02     28s] Reading Capacitance Table File /home/linux/ieng6/ee260bwi23/s1ding/260b_proj_step1/pnr/route.enc.dat/libs/mmmc/cln65g+_1p08m+alrdl_top2_cworst.captable ...
[03/13 00:05:02     28s] **WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/13 00:05:02     28s] **WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/13 00:05:02     28s] **WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
[03/13 00:05:02     28s] **WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
[03/13 00:05:02     28s] Reading Capacitance Table File /home/linux/ieng6/ee260bwi23/s1ding/260b_proj_step1/pnr/route.enc.dat/libs/mmmc/cln65g+_1p08m+alrdl_top2_cbest.captable ...
[03/13 00:05:02     28s] **WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/13 00:05:02     28s] **WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/13 00:05:02     28s] **WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
[03/13 00:05:02     28s] **WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
[03/13 00:05:02     28s] Importing multi-corner RC tables ... 
[03/13 00:05:02     28s] Summary of Active RC-Corners : 
[03/13 00:05:02     28s]  
[03/13 00:05:02     28s]  Analysis View: WC_VIEW
[03/13 00:05:02     28s]     RC-Corner Name        : Cmax
[03/13 00:05:02     28s]     RC-Corner Index       : 0
[03/13 00:05:02     28s]     RC-Corner Temperature : 125 Celsius
[03/13 00:05:02     28s]     RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi23/s1ding/260b_proj_step1/pnr/route.enc.dat/libs/mmmc/cln65g+_1p08m+alrdl_top2_cworst.captable'
[03/13 00:05:02     28s]     RC-Corner PreRoute Res Factor         : 1
[03/13 00:05:02     28s]     RC-Corner PreRoute Cap Factor         : 1
[03/13 00:05:02     28s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[03/13 00:05:02     28s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[03/13 00:05:02     28s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[03/13 00:05:02     28s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[03/13 00:05:02     28s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[03/13 00:05:02     28s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[03/13 00:05:02     28s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[03/13 00:05:02     28s]  
[03/13 00:05:02     28s]  Analysis View: BC_VIEW
[03/13 00:05:02     28s]     RC-Corner Name        : Cmin
[03/13 00:05:02     28s]     RC-Corner Index       : 1
[03/13 00:05:02     28s]     RC-Corner Temperature : -40 Celsius
[03/13 00:05:02     28s]     RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi23/s1ding/260b_proj_step1/pnr/route.enc.dat/libs/mmmc/cln65g+_1p08m+alrdl_top2_cbest.captable'
[03/13 00:05:02     28s]     RC-Corner PreRoute Res Factor         : 1
[03/13 00:05:02     28s]     RC-Corner PreRoute Cap Factor         : 1
[03/13 00:05:02     28s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[03/13 00:05:02     28s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[03/13 00:05:02     28s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[03/13 00:05:02     28s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[03/13 00:05:02     28s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[03/13 00:05:02     28s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[03/13 00:05:02     28s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[03/13 00:05:02     28s] LayerId::1 widthSet size::4
[03/13 00:05:02     28s] LayerId::2 widthSet size::4
[03/13 00:05:02     28s] LayerId::3 widthSet size::4
[03/13 00:05:02     28s] LayerId::4 widthSet size::4
[03/13 00:05:02     28s] LayerId::5 widthSet size::4
[03/13 00:05:02     28s] LayerId::6 widthSet size::4
[03/13 00:05:02     28s] LayerId::7 widthSet size::4
[03/13 00:05:02     28s] LayerId::8 widthSet size::4
[03/13 00:05:02     28s] Initializing multi-corner capacitance tables ... 
[03/13 00:05:02     28s] Initializing multi-corner resistance tables ...
[03/13 00:05:03     29s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.327054 ; uaWl: 0.985643 ; uaWlH: 0.336482 ; aWlH: 0.011202 ; Pmax: 0.849000 ; wcR: 0.636400 ; newSi: 0.089700 ; pMod: 81 ; 
[03/13 00:05:03     29s] Start generating vias ...
[03/13 00:05:03     29s] #Skip building auto via since it is not turned on.
[03/13 00:05:03     29s] Extracting standard cell pins and blockage ...... 
[03/13 00:05:03     29s] Pin and blockage extraction finished
[03/13 00:05:03     29s] Via generation completed.
[03/13 00:05:03     29s] % Begin Load power constraints ... (date=03/13 00:05:03, mem=1012.6M)
[03/13 00:05:03     29s] % End Load power constraints ... (date=03/13 00:05:03, total cpu=0:00:00.0, real=0:00:00.0, peak res=1012.8M, current mem=1012.8M)
[03/13 00:05:03     29s] % Begin load AAE data ... (date=03/13 00:05:03, mem=1012.8M)
[03/13 00:05:04     30s] AAE DB initialization (MEM=1270.41 CPU=0:00:00.4 REAL=0:00:01.0) 
[03/13 00:05:04     30s] % End load AAE data ... (date=03/13 00:05:04, total cpu=0:00:00.8, real=0:00:01.0, peak res=1027.4M, current mem=1027.4M)
[03/13 00:05:04     30s] Restoring CCOpt config...
[03/13 00:05:04     30s] Creating Cell Server ...(0, 0, 0, 0)
[03/13 00:05:04     30s] Summary for sequential cells identification: 
[03/13 00:05:04     30s]   Identified SBFF number: 199
[03/13 00:05:04     30s]   Identified MBFF number: 0
[03/13 00:05:04     30s]   Identified SB Latch number: 0
[03/13 00:05:04     30s]   Identified MB Latch number: 0
[03/13 00:05:04     30s]   Not identified SBFF number: 0
[03/13 00:05:04     30s]   Not identified MBFF number: 0
[03/13 00:05:04     30s]   Not identified SB Latch number: 0
[03/13 00:05:04     30s]   Not identified MB Latch number: 0
[03/13 00:05:04     30s]   Number of sequential cells which are not FFs: 104
[03/13 00:05:04     30s]  Visiting view : WC_VIEW
[03/13 00:05:04     30s]    : PowerDomain = none : Weighted F : unweighted  = 14.50 (1.000) with rcCorner = 0
[03/13 00:05:04     30s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = -1
[03/13 00:05:04     30s]  Visiting view : BC_VIEW
[03/13 00:05:04     30s]    : PowerDomain = none : Weighted F : unweighted  = 7.20 (1.000) with rcCorner = 1
[03/13 00:05:04     30s]    : PowerDomain = none : Weighted F : unweighted  = 4.20 (1.000) with rcCorner = -1
[03/13 00:05:04     30s]  Setting StdDelay to 14.50
[03/13 00:05:04     30s] Creating Cell Server, finished. 
[03/13 00:05:04     30s] 
[03/13 00:05:04     30s]   Extracting original clock gating for clk...
[03/13 00:05:04     30s]     clock_tree clk contains 11824 sinks and 0 clock gates.
[03/13 00:05:04     30s]     Extraction for clk complete.
[03/13 00:05:04     30s]   Extracting original clock gating for clk done.
[03/13 00:05:04     30s]   The skew group clk/CON was created. It contains 11824 sinks and 1 sources.
[03/13 00:05:04     31s]   The skew group clk/CON was created. It contains 11824 sinks and 1 sources.
[03/13 00:05:05     31s] Restoring CCOpt config done.
[03/13 00:05:05     31s] Deleting Cell Server ...
[03/13 00:05:05     31s] Creating Cell Server ...(0, 1, 1, 1)
[03/13 00:05:05     31s] Summary for sequential cells identification: 
[03/13 00:05:05     31s]   Identified SBFF number: 199
[03/13 00:05:05     31s]   Identified MBFF number: 0
[03/13 00:05:05     31s]   Identified SB Latch number: 0
[03/13 00:05:05     31s]   Identified MB Latch number: 0
[03/13 00:05:05     31s]   Not identified SBFF number: 0
[03/13 00:05:05     31s]   Not identified MBFF number: 0
[03/13 00:05:05     31s]   Not identified SB Latch number: 0
[03/13 00:05:05     31s]   Not identified MB Latch number: 0
[03/13 00:05:05     31s]   Number of sequential cells which are not FFs: 104
[03/13 00:05:05     31s] Total number of combinational cells: 497
[03/13 00:05:05     31s] Total number of sequential cells: 303
[03/13 00:05:05     31s] Total number of tristate cells: 11
[03/13 00:05:05     31s] Total number of level shifter cells: 0
[03/13 00:05:05     31s] Total number of power gating cells: 0
[03/13 00:05:05     31s] Total number of isolation cells: 0
[03/13 00:05:05     31s] Total number of power switch cells: 0
[03/13 00:05:05     31s] Total number of pulse generator cells: 0
[03/13 00:05:05     31s] Total number of always on buffers: 0
[03/13 00:05:05     31s] Total number of retention cells: 0
[03/13 00:05:05     31s] List of usable buffers: BUFFD1 BUFFD0 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 CKBD1 CKBD0 CKBD2 CKBD3 CKBD4 CKBD6 CKBD8 CKBD12 CKBD16
[03/13 00:05:05     31s] Total number of usable buffers: 18
[03/13 00:05:05     31s] List of unusable buffers: BUFFD20 BUFFD24 CKBD20 CKBD24 GBUFFD1 GBUFFD3 GBUFFD2 GBUFFD4 GBUFFD8
[03/13 00:05:05     31s] Total number of unusable buffers: 9
[03/13 00:05:05     31s] List of usable inverters: CKND1 CKND0 CKND2 CKND3 CKND4 CKND6 CKND8 CKND12 CKND16 INVD1 INVD0 INVD2 INVD3 INVD4 INVD6 INVD8 INVD12 INVD16
[03/13 00:05:05     31s] Total number of usable inverters: 18
[03/13 00:05:05     31s] List of unusable inverters: CKND20 CKND24 GINVD2 GINVD1 GINVD4 GINVD3 GINVD8 INVD20 INVD24
[03/13 00:05:05     31s] Total number of unusable inverters: 9
[03/13 00:05:05     31s] List of identified usable delay cells:
[03/13 00:05:05     31s] Total number of identified usable delay cells: 0
[03/13 00:05:05     31s] List of identified unusable delay cells: DEL0 DEL005 DEL01 DEL015 DEL02 DEL1 DEL2 DEL3 DEL4
[03/13 00:05:05     31s] Total number of identified unusable delay cells: 9
[03/13 00:05:05     31s] Creating Cell Server, finished. 
[03/13 00:05:05     31s] 
[03/13 00:05:05     31s] All delay cells are dont_use. Buffers will be used to fix hold violations.
[03/13 00:05:05     31s] Deleting Cell Server ...
[03/13 00:05:05     31s] **WARN: (IMPCTE-107):	The following globals have been obsoleted since version 19.17-s077_1. They will be removed in the next release. 
[03/13 00:05:05     31s] timing_enable_default_delay_arc
[03/13 00:05:05     31s] #% End load design ... (date=03/13 00:05:05, total cpu=0:00:11.8, real=0:00:13.0, peak res=1054.2M, current mem=1047.5M)
[03/13 00:05:05     31s] 
[03/13 00:05:05     31s] *** Summary of all messages that are not suppressed in this session:
[03/13 00:05:05     31s] Severity  ID               Count  Summary                                  
[03/13 00:05:05     31s] WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
[03/13 00:05:05     31s] WARNING   IMPFP-3961           4  The techSite '%s' has no related standar...
[03/13 00:05:05     31s] WARNING   IMPEXT-2710          2  Basic Cap table for layer M%d is ignored...
[03/13 00:05:05     31s] WARNING   IMPEXT-2760          2  Layer M%d specified in the cap table is ...
[03/13 00:05:05     31s] WARNING   IMPEXT-2771          2  Via %s specified in the cap table is ign...
[03/13 00:05:05     31s] WARNING   IMPEXT-2801          2  Resistance values are not provided in th...
[03/13 00:05:05     31s] WARNING   IMPVL-159         1622  Pin '%s' of cell '%s' is defined in LEF ...
[03/13 00:05:05     31s] WARNING   IMPCTE-107           1  The following globals have been obsolete...
[03/13 00:05:05     31s] WARNING   IMPTCM-77            1  Option "%s" for command %s is obsolete a...
[03/13 00:05:05     31s] *** Message Summary: 1637 warning(s), 0 error(s)
[03/13 00:05:05     31s] 
[03/13 00:06:32     48s] <CMD> zoomBox -219.11750 81.30150 991.90550 547.15250
[03/13 00:06:33     48s] <CMD> zoomBox -33.25350 133.86600 841.71100 470.44350
[03/13 00:06:33     48s] <CMD> zoomBox 40.83400 157.15950 784.55450 443.25050
[03/13 00:06:33     49s] <CMD> zoomBox 103.37300 178.26750 735.53550 421.44500
[03/13 00:06:34     49s] <CMD> zoomBox 157.79100 203.17850 695.12950 409.87950
[03/13 00:06:34     49s] <CMD> zoomBox 203.98350 224.28950 660.72150 399.98550
[03/13 00:06:34     49s] <CMD> zoomBox 243.19350 242.23400 631.42100 391.57550
[03/13 00:06:34     49s] <CMD> zoomBox 276.52200 257.48650 606.51550 384.42700
[03/13 00:06:35     50s] <CMD> zoomBox 304.85100 270.45150 585.34600 378.35100
[03/13 00:06:35     50s] <CMD> zoomBox 328.93050 281.47150 567.35200 373.18650
[03/13 00:06:36     50s] <CMD> zoomBox 410.84150 328.80100 475.81050 353.79300
[03/13 00:06:36     50s] <CMD> zoomBox 415.45100 331.46000 470.67550 352.70350
[03/13 00:06:36     50s] <CMD> zoomBox 419.38850 333.73350 466.32950 351.79050
[03/13 00:06:37     50s] <CMD> zoomBox 422.74100 335.66600 462.64100 351.01450
[03/13 00:06:37     50s] <CMD> zoomBox 425.59550 337.30800 459.51050 350.35450
[03/13 00:06:37     51s] <CMD> zoomBox 428.11300 338.70800 456.94100 349.79750
[03/13 00:06:39     51s] <CMD> selectMarker 447.8000 345.1000 448.8000 346.1000 7 2 44
[03/13 00:06:42     52s] <CMD> zoomBox 421.18750 336.18900 461.08800 351.53750
[03/13 00:06:43     52s] <CMD> zoomBox 416.78300 334.58650 463.72500 352.64400
[03/13 00:06:43     52s] <CMD> zoomBox 411.60100 332.70150 466.82800 353.94600
[03/13 00:06:43     52s] <CMD> zoomBox 405.50500 330.48400 470.47800 355.47750
[03/13 00:06:44     52s] <CMD> zoomBox 398.33300 327.87550 474.77200 357.27950
[03/13 00:06:44     52s] <CMD> zoomBox 389.89550 324.80600 479.82400 359.39950
[03/13 00:06:44     52s] <CMD> zoomBox 354.55100 311.94950 500.98650 368.27950
[03/13 00:06:44     52s] <CMD> zoomBox 338.38750 306.07000 510.66450 372.34050
[03/13 00:06:45     52s] <CMD> zoomBox 319.39550 299.22400 522.07400 377.18950
[03/13 00:06:45     53s] <CMD> zoomBox 302.70050 295.64450 541.14600 387.36850
[03/13 00:06:49     54s] <CMD> verifyGeometry
[03/13 00:06:49     54s]  *** Starting Verify Geometry (MEM: 1341.4) ***
[03/13 00:06:49     54s] 
[03/13 00:06:49     54s] **WARN: (IMPVFG-257):	verifyGeometry command is replaced by verify_drc command. It still works in this release but will be removed in future release. Please update your script to use the new command.
[03/13 00:06:49     54s]   VERIFY GEOMETRY ...... Starting Verification
[03/13 00:06:49     54s]   VERIFY GEOMETRY ...... Initializing
[03/13 00:06:49     54s]   VERIFY GEOMETRY ...... Deleting Existing Violations
[03/13 00:06:49     54s]   VERIFY GEOMETRY ...... Creating Sub-Areas
[03/13 00:06:49     54s]                   ...... bin size: 2880
[03/13 00:06:49     54s]   VERIFY GEOMETRY ...... SubArea : 1 of 16
[03/13 00:06:52     56s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/13 00:06:52     56s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/13 00:06:52     56s]   VERIFY GEOMETRY ...... Wiring         :  3 Viols.
[03/13 00:06:52     56s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/13 00:06:52     56s]   VERIFY GEOMETRY ...... Sub-Area : 1 complete 3 Viols. 0 Wrngs.
[03/13 00:06:52     56s]   VERIFY GEOMETRY ...... SubArea : 2 of 16
[03/13 00:06:55     60s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/13 00:06:55     60s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/13 00:06:55     60s]   VERIFY GEOMETRY ...... Wiring         :  5 Viols.
[03/13 00:06:55     60s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/13 00:06:55     60s]   VERIFY GEOMETRY ...... Sub-Area : 2 complete 5 Viols. 0 Wrngs.
[03/13 00:06:55     60s]   VERIFY GEOMETRY ...... SubArea : 3 of 16
[03/13 00:06:58     62s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/13 00:06:58     62s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/13 00:06:58     62s]   VERIFY GEOMETRY ...... Wiring         :  2 Viols.
[03/13 00:06:58     62s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/13 00:06:58     62s]   VERIFY GEOMETRY ...... Sub-Area : 3 complete 2 Viols. 0 Wrngs.
[03/13 00:06:58     62s]   VERIFY GEOMETRY ...... SubArea : 4 of 16
[03/13 00:06:59     64s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/13 00:06:59     64s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/13 00:06:59     64s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/13 00:06:59     64s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/13 00:06:59     64s]   VERIFY GEOMETRY ...... Sub-Area : 4 complete 0 Viols. 0 Wrngs.
[03/13 00:06:59     64s]   VERIFY GEOMETRY ...... SubArea : 5 of 16
[03/13 00:07:02     67s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/13 00:07:02     67s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/13 00:07:02     67s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/13 00:07:02     67s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/13 00:07:02     67s]   VERIFY GEOMETRY ...... Sub-Area : 5 complete 0 Viols. 0 Wrngs.
[03/13 00:07:02     67s]   VERIFY GEOMETRY ...... SubArea : 6 of 16
[03/13 00:07:06     70s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/13 00:07:06     70s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/13 00:07:06     70s]   VERIFY GEOMETRY ...... Wiring         :  12 Viols.
[03/13 00:07:06     70s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/13 00:07:06     70s]   VERIFY GEOMETRY ...... Sub-Area : 6 complete 12 Viols. 0 Wrngs.
[03/13 00:07:06     70s]   VERIFY GEOMETRY ...... SubArea : 7 of 16
[03/13 00:07:09     73s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/13 00:07:09     73s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/13 00:07:09     73s]   VERIFY GEOMETRY ...... Wiring         :  2 Viols.
[03/13 00:07:09     73s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/13 00:07:09     73s]   VERIFY GEOMETRY ...... Sub-Area : 7 complete 2 Viols. 0 Wrngs.
[03/13 00:07:09     73s]   VERIFY GEOMETRY ...... SubArea : 8 of 16
[03/13 00:07:11     76s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/13 00:07:11     76s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/13 00:07:11     76s]   VERIFY GEOMETRY ...... Wiring         :  1 Viols.
[03/13 00:07:11     76s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/13 00:07:11     76s]   VERIFY GEOMETRY ...... Sub-Area : 8 complete 1 Viols. 0 Wrngs.
[03/13 00:07:11     76s]   VERIFY GEOMETRY ...... SubArea : 9 of 16
[03/13 00:07:13     77s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/13 00:07:13     77s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/13 00:07:13     77s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/13 00:07:13     77s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/13 00:07:13     77s]   VERIFY GEOMETRY ...... Sub-Area : 9 complete 0 Viols. 0 Wrngs.
[03/13 00:07:13     77s]   VERIFY GEOMETRY ...... SubArea : 10 of 16
[03/13 00:07:16     81s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/13 00:07:16     81s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/13 00:07:16     81s]   VERIFY GEOMETRY ...... Wiring         :  12 Viols.
[03/13 00:07:16     81s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/13 00:07:16     81s]   VERIFY GEOMETRY ...... Sub-Area : 10 complete 12 Viols. 0 Wrngs.
[03/13 00:07:16     81s]   VERIFY GEOMETRY ...... SubArea : 11 of 16
[03/13 00:07:19     84s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/13 00:07:19     84s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/13 00:07:19     84s]   VERIFY GEOMETRY ...... Wiring         :  5 Viols.
[03/13 00:07:19     84s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/13 00:07:19     84s]   VERIFY GEOMETRY ...... Sub-Area : 11 complete 5 Viols. 0 Wrngs.
[03/13 00:07:19     84s]   VERIFY GEOMETRY ...... SubArea : 12 of 16
[03/13 00:07:22     87s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/13 00:07:22     87s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/13 00:07:22     87s]   VERIFY GEOMETRY ...... Wiring         :  5 Viols.
[03/13 00:07:22     87s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/13 00:07:22     87s]   VERIFY GEOMETRY ...... Sub-Area : 12 complete 5 Viols. 0 Wrngs.
[03/13 00:07:22     87s]   VERIFY GEOMETRY ...... SubArea : 13 of 16
[03/13 00:07:22     87s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/13 00:07:22     87s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/13 00:07:22     87s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/13 00:07:22     87s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/13 00:07:22     87s]   VERIFY GEOMETRY ...... Sub-Area : 13 complete 0 Viols. 0 Wrngs.
[03/13 00:07:22     87s]   VERIFY GEOMETRY ...... SubArea : 14 of 16
[03/13 00:07:23     88s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/13 00:07:23     88s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/13 00:07:23     88s]   VERIFY GEOMETRY ...... Wiring         :  3 Viols.
[03/13 00:07:23     88s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/13 00:07:23     88s]   VERIFY GEOMETRY ...... Sub-Area : 14 complete 3 Viols. 0 Wrngs.
[03/13 00:07:23     88s]   VERIFY GEOMETRY ...... SubArea : 15 of 16
[03/13 00:07:24     89s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/13 00:07:24     89s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/13 00:07:24     89s]   VERIFY GEOMETRY ...... Wiring         :  1 Viols.
[03/13 00:07:24     89s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/13 00:07:24     89s]   VERIFY GEOMETRY ...... Sub-Area : 15 complete 1 Viols. 0 Wrngs.
[03/13 00:07:24     89s]   VERIFY GEOMETRY ...... SubArea : 16 of 16
[03/13 00:07:25     89s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/13 00:07:25     89s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/13 00:07:25     89s]   VERIFY GEOMETRY ...... Wiring         :  1 Viols.
[03/13 00:07:25     89s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/13 00:07:25     89s]   VERIFY GEOMETRY ...... Sub-Area : 16 complete 1 Viols. 0 Wrngs.
[03/13 00:07:25     89s] VG: elapsed time: 36.00
[03/13 00:07:25     89s] Begin Summary ...
[03/13 00:07:25     89s]   Cells       : 0
[03/13 00:07:25     89s]   SameNet     : 0
[03/13 00:07:25     89s]   Wiring      : 0
[03/13 00:07:25     89s]   Antenna     : 0
[03/13 00:07:25     89s]   Short       : 52
[03/13 00:07:25     89s]   Overlap     : 0
[03/13 00:07:25     89s] End Summary
[03/13 00:07:25     89s] 
[03/13 00:07:25     89s]   Verification Complete : 52 Viols.  0 Wrngs.
[03/13 00:07:25     89s] 
[03/13 00:07:25     89s] **********End: VERIFY GEOMETRY**********
[03/13 00:07:25     89s]  *** verify geometry (CPU: 0:00:35.7  MEM: 284.5M)
[03/13 00:07:25     89s] 
[03/13 00:07:30     90s] <CMD> verifyConnectivity
[03/13 00:07:30     90s] VERIFY_CONNECTIVITY use new engine.
[03/13 00:07:30     90s] 
[03/13 00:07:30     90s] ******** Start: VERIFY CONNECTIVITY ********
[03/13 00:07:30     90s] Start Time: Mon Mar 13 00:07:30 2023
[03/13 00:07:30     90s] 
[03/13 00:07:30     90s] Design Name: fullchip
[03/13 00:07:30     90s] Database Units: 2000
[03/13 00:07:30     90s] Design Boundary: (0.0000, 0.0000) (693.2000, 689.6000)
[03/13 00:07:30     90s] Error Limit = 1000; Warning Limit = 50
[03/13 00:07:30     90s] Check all nets
[03/13 00:07:31     91s] **** 00:07:31 **** Processed 5000 nets.
[03/13 00:07:31     91s] **** 00:07:31 **** Processed 10000 nets.
[03/13 00:07:31     91s] **** 00:07:31 **** Processed 15000 nets.
[03/13 00:07:31     92s] **** 00:07:31 **** Processed 20000 nets.
[03/13 00:07:31     92s] **** 00:07:31 **** Processed 25000 nets.
[03/13 00:07:32     92s] **** 00:07:32 **** Processed 30000 nets.
[03/13 00:07:32     92s] **** 00:07:32 **** Processed 35000 nets.
[03/13 00:07:32     92s] **** 00:07:32 **** Processed 40000 nets.
[03/13 00:07:32     93s] **** 00:07:32 **** Processed 45000 nets.
[03/13 00:07:32     93s] **** 00:07:32 **** Processed 50000 nets.
[03/13 00:07:33     93s] **** 00:07:33 **** Processed 55000 nets.
[03/13 00:07:33     93s] **** 00:07:33 **** Processed 60000 nets.
[03/13 00:07:34     94s] 
[03/13 00:07:34     94s] Begin Summary 
[03/13 00:07:34     94s]   Found no problems or warnings.
[03/13 00:07:34     94s] End Summary
[03/13 00:07:34     94s] 
[03/13 00:07:34     94s] End Time: Mon Mar 13 00:07:34 2023
[03/13 00:07:34     94s] Time Elapsed: 0:00:04.0
[03/13 00:07:34     94s] 
[03/13 00:07:34     94s] ******** End: VERIFY CONNECTIVITY ********
[03/13 00:07:34     94s]   Verification Complete : 0 Viols.  0 Wrngs.
[03/13 00:07:34     94s]   (CPU Time: 0:00:03.9  MEM: -0.902M)
[03/13 00:07:34     94s] 
[03/13 00:07:46     97s] <CMD_INTERNAL> gpsPrivate::masterAndSlaveCPU
[03/13 00:07:46     97s] <CMD_INTERNAL> gpsPrivate::masterAndSlaveCPU
[03/13 00:07:46     97s] <CMD_INTERNAL> gpsPrivate::masterAndSlaveCPU
[03/13 00:07:52     98s] <CMD> optDesign -postRoute -drv
[03/13 00:07:52     98s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1094.0M, totSessionCpu=0:01:39 **
[03/13 00:07:52     98s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[03/13 00:07:52     98s] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[03/13 00:07:54    100s] Creating Cell Server ...(0, 0, 0, 0)
[03/13 00:07:54    100s] Summary for sequential cells identification: 
[03/13 00:07:54    100s]   Identified SBFF number: 199
[03/13 00:07:54    100s]   Identified MBFF number: 0
[03/13 00:07:54    100s]   Identified SB Latch number: 0
[03/13 00:07:54    100s]   Identified MB Latch number: 0
[03/13 00:07:54    100s]   Not identified SBFF number: 0
[03/13 00:07:54    100s]   Not identified MBFF number: 0
[03/13 00:07:54    100s]   Not identified SB Latch number: 0
[03/13 00:07:54    100s]   Not identified MB Latch number: 0
[03/13 00:07:54    100s]   Number of sequential cells which are not FFs: 104
[03/13 00:07:54    100s]  Visiting view : WC_VIEW
[03/13 00:07:54    100s]    : PowerDomain = none : Weighted F : unweighted  = 14.50 (1.000) with rcCorner = 0
[03/13 00:07:54    100s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = -1
[03/13 00:07:54    100s]  Visiting view : BC_VIEW
[03/13 00:07:54    100s]    : PowerDomain = none : Weighted F : unweighted  = 7.20 (1.000) with rcCorner = 1
[03/13 00:07:54    100s]    : PowerDomain = none : Weighted F : unweighted  = 4.20 (1.000) with rcCorner = -1
[03/13 00:07:54    100s]  Setting StdDelay to 14.50
[03/13 00:07:54    100s] Creating Cell Server, finished. 
[03/13 00:07:54    100s] 
[03/13 00:07:54    100s] Need call spDPlaceInit before registerPrioInstLoc.
[03/13 00:07:54    100s] GigaOpt running with 1 threads.
[03/13 00:07:54    100s] Info: 1 threads available for lower-level modules during optimization.
[03/13 00:07:54    100s] OPERPROF: Starting DPlace-Init at level 1, MEM:1430.5M
[03/13 00:07:54    100s] z: 2, totalTracks: 1
[03/13 00:07:54    100s] z: 4, totalTracks: 1
[03/13 00:07:54    100s] z: 6, totalTracks: 1
[03/13 00:07:54    100s] z: 8, totalTracks: 1
[03/13 00:07:54    100s] #spOpts: N=65 
[03/13 00:07:55    100s] # Building fullchip llgBox search-tree.
[03/13 00:07:55    100s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1430.5M
[03/13 00:07:55    100s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1430.5M
[03/13 00:07:55    100s] Core basic site is core
[03/13 00:07:55    100s] Use non-trimmed site array because memory saving is not enough.
[03/13 00:07:55    100s] SiteArray: non-trimmed site array dimensions = 372 x 3366
[03/13 00:07:55    100s] SiteArray: use 5,332,992 bytes
[03/13 00:07:55    100s] SiteArray: current memory after site array memory allocation 1435.6M
[03/13 00:07:55    100s] SiteArray: FP blocked sites are writable
[03/13 00:07:55    100s] Estimated cell power/ground rail width = 0.365 um
[03/13 00:07:55    100s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/13 00:07:55    100s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1435.6M
[03/13 00:07:55    100s] Process 3361 wires and vias for routing blockage and capacity analysis
[03/13 00:07:55    100s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.005, MEM:1435.6M
[03/13 00:07:55    100s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.110, REAL:0.112, MEM:1435.6M
[03/13 00:07:55    100s] OPERPROF:     Starting CMU at level 3, MEM:1435.6M
[03/13 00:07:55    100s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.006, MEM:1435.6M
[03/13 00:07:55    100s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.130, REAL:0.137, MEM:1435.6M
[03/13 00:07:55    100s] [CPU] DPlace-Init (cpu=0:00:00.4, real=0:00:01.0, mem=1435.6MB).
[03/13 00:07:55    100s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.370, REAL:0.371, MEM:1435.6M
[03/13 00:07:55    100s] Cell 'LVLLHD8' is marked internal dont-use due to tech site checking failure.
[03/13 00:07:55    100s] Cell 'LVLLHD4' is marked internal dont-use due to tech site checking failure.
[03/13 00:07:55    100s] Cell 'LVLLHD2' is marked internal dont-use due to tech site checking failure.
[03/13 00:07:55    100s] Cell 'LVLLHD1' is marked internal dont-use due to tech site checking failure.
[03/13 00:07:55    100s] Cell 'LVLLHCD8' is marked internal dont-use due to tech site checking failure.
[03/13 00:07:55    100s] Cell 'LVLLHCD4' is marked internal dont-use due to tech site checking failure.
[03/13 00:07:55    100s] Cell 'LVLLHCD2' is marked internal dont-use due to tech site checking failure.
[03/13 00:07:55    100s] Cell 'LVLLHCD1' is marked internal dont-use due to tech site checking failure.
[03/13 00:07:55    100s] Cell 'FILL_NW_LL' is marked internal dont-use due to tech site checking failure.
[03/13 00:07:55    100s] Cell 'FILL_NW_HH' is marked internal dont-use due to tech site checking failure.
[03/13 00:07:55    100s] Cell 'FILL1_LL' is marked internal dont-use due to tech site checking failure.
[03/13 00:07:55    100s] **WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manually those cells as dont_use.
[03/13 00:07:55    100s] 	Cell FILL1_LL, site bcore.
[03/13 00:07:55    100s] 	Cell FILL_NW_HH, site bcore.
[03/13 00:07:55    100s] 	Cell FILL_NW_LL, site bcore.
[03/13 00:07:55    100s] 	Cell LVLLHCD1, site bcore.
[03/13 00:07:55    100s] 	Cell LVLLHCD2, site bcore.
[03/13 00:07:55    100s] 	Cell LVLLHCD4, site bcore.
[03/13 00:07:55    100s] 	Cell LVLLHCD8, site bcore.
[03/13 00:07:55    100s] 	Cell LVLLHD1, site bcore.
[03/13 00:07:55    100s] 	Cell LVLLHD2, site bcore.
[03/13 00:07:55    100s] 	Cell LVLLHD4, site bcore.
[03/13 00:07:55    100s] 	Cell LVLLHD8, site bcore.
[03/13 00:07:55    100s] .
[03/13 00:07:55    100s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1435.6M
[03/13 00:07:55    101s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.150, REAL:0.153, MEM:1435.6M
[03/13 00:07:55    101s] 
[03/13 00:07:55    101s] Creating Lib Analyzer ...
[03/13 00:07:55    101s] **WARN: (IMPOPT-7077):	Some of the LEF equivalent cells have different ANTENNAGATEAREA/ANTENNADIFFAREA/PINS etc... attributes. They will not be swapped for fixed instances and for lefsafe operations like optLeakagePower in postroute mode. To find out what cells are LEF equivalent use the findLefEquivalentCells command.
[03/13 00:07:55    101s] Type 'man IMPOPT-7077' for more detail.
[03/13 00:07:55    101s] Total number of usable buffers from Lib Analyzer: 18 ( CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16)
[03/13 00:07:55    101s] Total number of usable inverters from Lib Analyzer: 18 ( INVD1 INVD0 CKND1 CKND0 INVD2 CKND2 INVD3 CKND3 INVD4 CKND4 INVD6 CKND6 INVD8 CKND8 INVD12 CKND12 INVD16 CKND16)
[03/13 00:07:55    101s] Total number of usable delay cells from Lib Analyzer: 0 ()
[03/13 00:07:55    101s] 
[03/13 00:07:56    102s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:42 mem=1457.6M
[03/13 00:07:56    102s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:42 mem=1457.6M
[03/13 00:07:56    102s] Creating Lib Analyzer, finished. 
[03/13 00:07:56    102s] Effort level <high> specified for reg2reg path_group
[03/13 00:07:58    103s] 
[03/13 00:07:58    103s] Power Net Detected:
[03/13 00:07:58    103s]         Voltage	    Name
[03/13 00:07:58    103s]              0V	    VSS
[03/13 00:07:58    103s]            0.9V	    VDD
[03/13 00:07:58    104s] Starting SI iteration 1 using Infinite Timing Windows
[03/13 00:07:58    104s] #################################################################################
[03/13 00:07:58    104s] # Design Stage: PostRoute
[03/13 00:07:58    104s] # Design Name: fullchip
[03/13 00:07:58    104s] # Design Mode: 65nm
[03/13 00:07:58    104s] # Analysis Mode: MMMC OCV 
[03/13 00:07:58    104s] # Parasitics Mode: No SPEF/RCDB
[03/13 00:07:58    104s] # Signoff Settings: SI On 
[03/13 00:07:58    104s] #################################################################################
[03/13 00:08:01    106s] AAE_INFO: 1 threads acquired from CTE.
[03/13 00:08:01    106s] *** CDM Built up (cpu=0:00:02.3  real=0:00:03.0  mem= 1462.7M) ***
[03/13 00:08:03    109s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1472.3M)
[03/13 00:08:03    109s] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/13 00:08:03    109s] Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:00.0, MEM = 1488.3M)
[03/13 00:08:03    109s] Starting SI iteration 2
[03/13 00:08:03    109s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 1486.3M) ***
[03/13 00:08:04    110s] Starting SI iteration 1 using Infinite Timing Windows
[03/13 00:08:05    111s] #################################################################################
[03/13 00:08:05    111s] # Design Stage: PostRoute
[03/13 00:08:05    111s] # Design Name: fullchip
[03/13 00:08:05    111s] # Design Mode: 65nm
[03/13 00:08:05    111s] # Analysis Mode: MMMC OCV 
[03/13 00:08:05    111s] # Parasitics Mode: No SPEF/RCDB
[03/13 00:08:05    111s] # Signoff Settings: SI On 
[03/13 00:08:05    111s] #################################################################################
[03/13 00:08:05    111s] AAE_INFO: 1 threads acquired from CTE.
[03/13 00:08:05    111s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 1486.3M) ***
[03/13 00:08:07    113s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1486.3M)
[03/13 00:08:07    113s] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/13 00:08:07    113s] Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:00.0, MEM = 1486.3M)
[03/13 00:08:07    113s] Starting SI iteration 2
[03/13 00:08:07    113s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 1486.3M) ***
[03/13 00:08:08    114s] Starting SI iteration 1 using Infinite Timing Windows
[03/13 00:08:09    115s] #################################################################################
[03/13 00:08:09    115s] # Design Stage: PostRoute
[03/13 00:08:09    115s] # Design Name: fullchip
[03/13 00:08:09    115s] # Design Mode: 65nm
[03/13 00:08:09    115s] # Analysis Mode: MMMC OCV 
[03/13 00:08:09    115s] # Parasitics Mode: No SPEF/RCDB
[03/13 00:08:09    115s] # Signoff Settings: SI On 
[03/13 00:08:09    115s] #################################################################################
[03/13 00:08:09    115s] AAE_INFO: 1 threads acquired from CTE.
[03/13 00:08:09    115s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 1486.3M) ***
[03/13 00:08:11    117s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1486.3M)
[03/13 00:08:11    117s] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/13 00:08:11    117s] Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:00.0, MEM = 1486.3M)
[03/13 00:08:11    117s] Starting SI iteration 2
[03/13 00:08:11    117s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 1486.3M) ***
[03/13 00:08:13    118s]              0V	    VSS
[03/13 00:08:13    118s]            0.9V	    VDD
[03/13 00:08:13    118s] Starting SI iteration 1 using Infinite Timing Windows
[03/13 00:08:13    119s] #################################################################################
[03/13 00:08:13    119s] # Design Stage: PostRoute
[03/13 00:08:13    119s] # Design Name: fullchip
[03/13 00:08:13    119s] # Design Mode: 65nm
[03/13 00:08:13    119s] # Analysis Mode: MMMC OCV 
[03/13 00:08:13    119s] # Parasitics Mode: No SPEF/RCDB
[03/13 00:08:13    119s] # Signoff Settings: SI On 
[03/13 00:08:13    119s] #################################################################################
[03/13 00:08:13    119s] AAE_INFO: 1 threads acquired from CTE.
[03/13 00:08:13    119s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 1486.3M) ***
[03/13 00:08:15    121s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1486.3M)
[03/13 00:08:15    121s] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/13 00:08:15    121s] Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:00.0, MEM = 1486.3M)
[03/13 00:08:15    121s] Starting SI iteration 2
[03/13 00:08:15    121s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 1486.3M) ***
[03/13 00:08:16    122s] clk(1000MHz) Processing average sequential pin duty cycle 
[03/13 00:08:22    127s] Processing average sequential pin duty cycle 
[03/13 00:08:22    127s] Initializing cpe interface
[03/13 00:08:23    129s] Processing average sequential pin duty cycle 
[03/13 00:08:26    132s] **optDesign ... cpu = 0:00:34, real = 0:00:34, mem = 1263.4M, totSessionCpu=0:02:13 **
[03/13 00:08:27    132s] Existing Dirty Nets : 0
[03/13 00:08:27    132s] New Signature Flow (optDesignCheckOptions) ....
[03/13 00:08:27    132s] #Taking db snapshot
[03/13 00:08:27    132s] #Taking db snapshot ... done
[03/13 00:08:27    132s] OPERPROF: Starting checkPlace at level 1, MEM:1537.7M
[03/13 00:08:27    132s] z: 2, totalTracks: 1
[03/13 00:08:27    132s] z: 4, totalTracks: 1
[03/13 00:08:27    132s] z: 6, totalTracks: 1
[03/13 00:08:27    132s] z: 8, totalTracks: 1
[03/13 00:08:27    132s] #spOpts: N=65 
[03/13 00:08:27    132s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1552.7M
[03/13 00:08:27    132s] Info: 103 insts are soft-fixed.
[03/13 00:08:27    133s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.090, REAL:0.090, MEM:1552.7M
[03/13 00:08:27    133s] Begin checking placement ... (start mem=1537.7M, init mem=1552.7M)
[03/13 00:08:27    133s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:1552.7M
[03/13 00:08:27    133s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.010, REAL:0.004, MEM:1552.7M
[03/13 00:08:27    133s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:1552.7M
[03/13 00:08:27    133s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.190, REAL:0.195, MEM:1564.7M
[03/13 00:08:27    133s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1564.7M
[03/13 00:08:27    133s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.040, REAL:0.040, MEM:1564.7M
[03/13 00:08:27    133s] *info: Placed = 60559          (Fixed = 217)
[03/13 00:08:27    133s] *info: Unplaced = 0           
[03/13 00:08:27    133s] Placement Density:64.48%(290940/451218)
[03/13 00:08:27    133s] Placement Density (including fixed std cells):64.48%(290940/451218)
[03/13 00:08:27    133s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1564.7M
[03/13 00:08:27    133s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.020, REAL:0.023, MEM:1559.6M
[03/13 00:08:27    133s] Finished checkPlace (total: cpu=0:00:00.5, real=0:00:00.0; vio checks: cpu=0:00:00.3, real=0:00:00.0; mem=1559.6M)
[03/13 00:08:27    133s] OPERPROF: Finished checkPlace at level 1, CPU:0.500, REAL:0.502, MEM:1559.6M
[03/13 00:08:27    133s]  Initial DC engine is -> aae
[03/13 00:08:27    133s]  
[03/13 00:08:27    133s]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[03/13 00:08:27    133s]  
[03/13 00:08:27    133s]  
[03/13 00:08:27    133s]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[03/13 00:08:27    133s]  
[03/13 00:08:27    133s] Reset EOS DB
[03/13 00:08:27    133s] Ignoring AAE DB Resetting ...
[03/13 00:08:27    133s]  Set Options for AAE Based Opt flow 
[03/13 00:08:27    133s] *** optDesign -postRoute ***
[03/13 00:08:27    133s] DRC Margin: user margin 0.0; extra margin 0
[03/13 00:08:27    133s] Setup Target Slack: user slack 0
[03/13 00:08:27    133s] Hold Target Slack: user slack 0
[03/13 00:08:27    133s] **INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
[03/13 00:08:27    133s] Opt: RC extraction mode changed to 'detail'
[03/13 00:08:27    133s] All LLGs are deleted
[03/13 00:08:27    133s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1559.6M
[03/13 00:08:27    133s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1559.6M
[03/13 00:08:27    133s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1559.6M
[03/13 00:08:27    133s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1559.6M
[03/13 00:08:27    133s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1564.7M
[03/13 00:08:27    133s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.010, REAL:0.005, MEM:1564.7M
[03/13 00:08:27    133s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.110, REAL:0.110, MEM:1564.7M
[03/13 00:08:27    133s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.120, REAL:0.129, MEM:1564.7M
[03/13 00:08:28    133s] Include MVT Delays for Hold Opt
[03/13 00:08:28    133s] Deleting Cell Server ...
[03/13 00:08:28    133s] Deleting Lib Analyzer.
[03/13 00:08:28    133s] ** INFO : this run is activating 'postRoute' automaton
[03/13 00:08:28    133s] 
[03/13 00:08:28    133s] Power view               = WC_VIEW
[03/13 00:08:28    133s] Number of VT partitions  = 2
[03/13 00:08:28    133s] Standard cells in design = 811
[03/13 00:08:28    133s] Instances in design      = 60559
[03/13 00:08:28    133s] 
[03/13 00:08:28    133s] Instance distribution across the VT partitions:
[03/13 00:08:28    133s] 
[03/13 00:08:28    133s]  LVT : inst = 30540 (50.4%), cells = 335 (41.31%)
[03/13 00:08:28    133s]    Lib tcbn65gpluswc        : inst = 30540 (50.4%)
[03/13 00:08:28    133s] 
[03/13 00:08:28    133s]  HVT : inst = 30019 (49.6%), cells = 461 (56.84%)
[03/13 00:08:28    133s]    Lib tcbn65gpluswc        : inst = 30019 (49.6%)
[03/13 00:08:28    133s] 
[03/13 00:08:28    133s] Reporting took 0 sec
[03/13 00:08:28    133s] **WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
[03/13 00:08:28    133s] Extraction called for design 'fullchip' of instances=60559 and nets=64561 using extraction engine 'postRoute' at effort level 'low' .
[03/13 00:08:28    133s] PostRoute (effortLevel low) RC Extraction called for design fullchip.
[03/13 00:08:28    133s] RC Extraction called in multi-corner(2) mode.
[03/13 00:08:28    133s] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/13 00:08:28    133s] Process corner(s) are loaded.
[03/13 00:08:28    133s]  Corner: Cmax
[03/13 00:08:28    133s]  Corner: Cmin
[03/13 00:08:28    133s] extractDetailRC Option : -outfile /tmp/innovus_temp_11513_ieng6-ece-18.ucsd.edu_s1ding_07wzPG/fullchip_11513_REC1FG.rcdb.d  -extended
[03/13 00:08:28    133s] RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
[03/13 00:08:28    133s]       RC Corner Indexes            0       1   
[03/13 00:08:28    133s] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/13 00:08:28    133s] Coupling Cap. Scaling Factor : 1.00000 1.00000 
[03/13 00:08:28    133s] Resistance Scaling Factor    : 1.00000 1.00000 
[03/13 00:08:28    133s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/13 00:08:28    133s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/13 00:08:28    133s] Shrink Factor                : 1.00000
[03/13 00:08:28    134s] LayerId::1 widthSet size::4
[03/13 00:08:28    134s] LayerId::2 widthSet size::4
[03/13 00:08:28    134s] LayerId::3 widthSet size::4
[03/13 00:08:28    134s] LayerId::4 widthSet size::4
[03/13 00:08:28    134s] LayerId::5 widthSet size::4
[03/13 00:08:28    134s] LayerId::6 widthSet size::4
[03/13 00:08:28    134s] LayerId::7 widthSet size::4
[03/13 00:08:28    134s] LayerId::8 widthSet size::4
[03/13 00:08:28    134s] Initializing multi-corner capacitance tables ... 
[03/13 00:08:28    134s] Initializing multi-corner resistance tables ...
[03/13 00:08:28    134s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.327054 ; uaWl: 0.985643 ; uaWlH: 0.336482 ; aWlH: 0.011202 ; Pmax: 0.849000 ; wcR: 0.636400 ; newSi: 0.089700 ; pMod: 81 ; 
[03/13 00:08:29    134s] Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1532.7M)
[03/13 00:08:29    134s] Creating parasitic data file '/tmp/innovus_temp_11513_ieng6-ece-18.ucsd.edu_s1ding_07wzPG/fullchip_11513_REC1FG.rcdb.d' for storing RC.
[03/13 00:08:29    135s] Extracted 10.0002% (CPU Time= 0:00:01.6  MEM= 1647.4M)
[03/13 00:08:30    136s] Extracted 20.0002% (CPU Time= 0:00:02.0  MEM= 1660.4M)
[03/13 00:08:30    136s] Extracted 30.0002% (CPU Time= 0:00:02.5  MEM= 1673.4M)
[03/13 00:08:31    137s] Extracted 40.0003% (CPU Time= 0:00:03.1  MEM= 1683.4M)
[03/13 00:08:32    138s] Extracted 50.0003% (CPU Time= 0:00:04.1  MEM= 1694.4M)
[03/13 00:08:34    140s] Extracted 60.0002% (CPU Time= 0:00:06.1  MEM= 1702.4M)
[03/13 00:08:34    140s] Extracted 70.0002% (CPU Time= 0:00:06.5  MEM= 1702.4M)
[03/13 00:08:35    141s] Extracted 80.0002% (CPU Time= 0:00:07.1  MEM= 1704.4M)
[03/13 00:08:35    141s] Extracted 90.0003% (CPU Time= 0:00:07.8  MEM= 1706.4M)
[03/13 00:08:37    143s] Extracted 100% (CPU Time= 0:00:09.5  MEM= 1713.4M)
[03/13 00:08:37    143s] Number of Extracted Resistors     : 1139962
[03/13 00:08:37    143s] Number of Extracted Ground Cap.   : 1131547
[03/13 00:08:37    143s] Number of Extracted Coupling Cap. : 1991284
[03/13 00:08:37    143s] Opening parasitic data file '/tmp/innovus_temp_11513_ieng6-ece-18.ucsd.edu_s1ding_07wzPG/fullchip_11513_REC1FG.rcdb.d' for reading (mem: 1673.371M)
[03/13 00:08:37    143s] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
[03/13 00:08:37    143s]  Corner: Cmax
[03/13 00:08:37    143s]  Corner: Cmin
[03/13 00:08:37    143s] Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1673.4M)
[03/13 00:08:37    144s] Creating parasitic data file '/tmp/innovus_temp_11513_ieng6-ece-18.ucsd.edu_s1ding_07wzPG/fullchip_11513_REC1FG.rcdb_Filter.rcdb.d' for storing RC.
[03/13 00:08:38    145s] Closing parasitic data file '/tmp/innovus_temp_11513_ieng6-ece-18.ucsd.edu_s1ding_07wzPG/fullchip_11513_REC1FG.rcdb.d': 64332 access done (mem: 1673.371M)
[03/13 00:08:38    145s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1673.371M)
[03/13 00:08:38    145s] Opening parasitic data file '/tmp/innovus_temp_11513_ieng6-ece-18.ucsd.edu_s1ding_07wzPG/fullchip_11513_REC1FG.rcdb.d' for reading (mem: 1673.371M)
[03/13 00:08:38    145s] processing rcdb (/tmp/innovus_temp_11513_ieng6-ece-18.ucsd.edu_s1ding_07wzPG/fullchip_11513_REC1FG.rcdb.d) for hinst (top) of cell (fullchip);
[03/13 00:08:39    146s] Closing parasitic data file '/tmp/innovus_temp_11513_ieng6-ece-18.ucsd.edu_s1ding_07wzPG/fullchip_11513_REC1FG.rcdb.d': 0 access done (mem: 1673.371M)
[03/13 00:08:39    146s] Lumped Parasitic Loading Completed (total cpu=0:00:01.5, real=0:00:01.0, current mem=1673.371M)
[03/13 00:08:39    146s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:12.8  Real Time: 0:00:11.0  MEM: 1673.371M)
[03/13 00:08:39    146s] Opening parasitic data file '/tmp/innovus_temp_11513_ieng6-ece-18.ucsd.edu_s1ding_07wzPG/fullchip_11513_REC1FG.rcdb.d' for reading (mem: 1673.371M)
[03/13 00:08:39    146s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1673.4M)
[03/13 00:08:39    146s] LayerId::1 widthSet size::4
[03/13 00:08:39    146s] LayerId::2 widthSet size::4
[03/13 00:08:39    146s] LayerId::3 widthSet size::4
[03/13 00:08:39    146s] LayerId::4 widthSet size::4
[03/13 00:08:39    146s] LayerId::5 widthSet size::4
[03/13 00:08:39    146s] LayerId::6 widthSet size::4
[03/13 00:08:39    146s] LayerId::7 widthSet size::4
[03/13 00:08:39    146s] LayerId::8 widthSet size::4
[03/13 00:08:39    146s] Initializing multi-corner capacitance tables ... 
[03/13 00:08:39    146s] Initializing multi-corner resistance tables ...
[03/13 00:08:39    147s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.327054 ; uaWl: 0.985643 ; uaWlH: 0.336482 ; aWlH: 0.011202 ; Pmax: 0.849000 ; wcR: 0.636400 ; newSi: 0.089700 ; pMod: 81 ; 
[03/13 00:08:40    147s] Starting delay calculation for Setup views
[03/13 00:08:40    147s] Starting SI iteration 1 using Infinite Timing Windows
[03/13 00:08:40    147s] #################################################################################
[03/13 00:08:40    147s] # Design Stage: PostRoute
[03/13 00:08:40    147s] # Design Name: fullchip
[03/13 00:08:40    147s] # Design Mode: 65nm
[03/13 00:08:40    147s] # Analysis Mode: MMMC OCV 
[03/13 00:08:40    147s] # Parasitics Mode: SPEF/RCDB
[03/13 00:08:40    147s] # Signoff Settings: SI On 
[03/13 00:08:40    147s] #################################################################################
[03/13 00:08:42    150s] AAE_INFO: 1 threads acquired from CTE.
[03/13 00:08:42    150s] Setting infinite Tws ...
[03/13 00:08:42    150s] First Iteration Infinite Tw... 
[03/13 00:08:42    150s] Calculate early delays in OCV mode...
[03/13 00:08:42    150s] Calculate late delays in OCV mode...
[03/13 00:08:43    150s] Topological Sorting (REAL = 0:00:01.0, MEM = 1673.4M, InitMEM = 1673.4M)
[03/13 00:08:43    150s] Start delay calculation (fullDC) (1 T). (MEM=1673.37)
[03/13 00:08:43    150s] Start AAE Lib Loading. (MEM=1684.98)
[03/13 00:08:43    150s] End AAE Lib Loading. (MEM=1704.06 CPU=0:00:00.0 Real=0:00:00.0)
[03/13 00:08:43    151s] End AAE Lib Interpolated Model. (MEM=1704.06 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/13 00:09:02    170s] Total number of fetched objects 64354
[03/13 00:09:02    170s] AAE_INFO-618: Total number of nets in the design is 64561,  99.7 percent of the nets selected for SI analysis
[03/13 00:09:03    170s] End Timing Check Calculation. (CPU Time=0:00:00.4, Real Time=0:00:01.0)
[03/13 00:09:03    170s] End delay calculation. (MEM=1795.82 CPU=0:00:18.4 REAL=0:00:19.0)
[03/13 00:09:03    170s] End delay calculation (fullDC). (MEM=1768.74 CPU=0:00:20.3 REAL=0:00:20.0)
[03/13 00:09:03    170s] *** CDM Built up (cpu=0:00:22.7  real=0:00:23.0  mem= 1768.7M) ***
[03/13 00:09:06    174s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1768.7M)
[03/13 00:09:06    174s] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/13 00:09:07    174s] Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:01.0, MEM = 1768.7M)
[03/13 00:09:07    174s] Starting SI iteration 2
[03/13 00:09:07    175s] Calculate early delays in OCV mode...
[03/13 00:09:07    175s] Calculate late delays in OCV mode...
[03/13 00:09:07    175s] Start delay calculation (fullDC) (1 T). (MEM=1741.86)
[03/13 00:09:07    175s] End AAE Lib Interpolated Model. (MEM=1741.86 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/13 00:09:15    183s] Glitch Analysis: View WC_VIEW -- Total Number of Nets Skipped = 0. 
[03/13 00:09:15    183s] Glitch Analysis: View WC_VIEW -- Total Number of Nets Analyzed = 64354. 
[03/13 00:09:15    183s] Total number of fetched objects 64354
[03/13 00:09:15    183s] AAE_INFO-618: Total number of nets in the design is 64561,  14.8 percent of the nets selected for SI analysis
[03/13 00:09:15    183s] End delay calculation. (MEM=1748.01 CPU=0:00:07.7 REAL=0:00:07.0)
[03/13 00:09:15    183s] End delay calculation (fullDC). (MEM=1748.01 CPU=0:00:08.0 REAL=0:00:08.0)
[03/13 00:09:15    183s] *** CDM Built up (cpu=0:00:08.1  real=0:00:08.0  mem= 1748.0M) ***
[03/13 00:09:19    187s] *** Done Building Timing Graph (cpu=0:00:39.7 real=0:00:39.0 totSessionCpu=0:03:07 mem=1748.0M)
[03/13 00:09:19    187s] End AAE Lib Interpolated Model. (MEM=1748.01 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/13 00:09:19    187s] ** Profile ** Start :  cpu=0:00:00.0, mem=1748.0M
[03/13 00:09:19    187s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1748.0M
[03/13 00:09:20    187s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.100, REAL:0.103, MEM:1748.0M
[03/13 00:09:20    187s] ** Profile ** Other data :  cpu=0:00:00.2, mem=1748.0M
[03/13 00:09:20    188s] ** Profile ** Overall slacks :  cpu=0:00:00.9, mem=1748.0M
[03/13 00:09:22    189s] ** Profile ** DRVs :  cpu=0:00:01.2, mem=1763.3M
[03/13 00:09:22    189s] 
------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.805  | -0.249  | -0.805  |
|           TNS (ns):|-494.494 |-372.428 |-122.066 |
|    Violating Paths:|  2917   |  2757   |   160   |
|          All Paths:|  22408  |  11054  |  16754  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 64.542%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1763.3M
[03/13 00:09:22    189s] **optDesign ... cpu = 0:01:31, real = 0:01:30, mem = 1530.7M, totSessionCpu=0:03:10 **
[03/13 00:09:22    189s] Setting latch borrow mode to budget during optimization.
[03/13 00:09:26    194s] Info: Done creating the CCOpt slew target map.
[03/13 00:09:26    194s] Glitch fixing enabled
[03/13 00:09:26    194s] #InfoCS: Num dontuse cells 92, Num usable cells 929
[03/13 00:09:26    194s] optDesignOneStep: Power Flow
[03/13 00:09:26    194s] #InfoCS: Num dontuse cells 92, Num usable cells 929
[03/13 00:09:26    194s] Running CCOpt-PRO on entire clock network
[03/13 00:09:26    194s] Net route status summary:
[03/13 00:09:26    194s]   Clock:       368 (unrouted=0, trialRouted=0, noStatus=0, routed=368, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[03/13 00:09:26    194s]   Non-clock: 64193 (unrouted=229, trialRouted=0, noStatus=0, routed=63964, fixed=0, [crossesIlmBoundary=0, tooFewTerms=229, (crossesIlmBoundary AND tooFewTerms=0)])
[03/13 00:09:26    194s] Clock tree cells fixed by user: 0 out of 367 (0%)
[03/13 00:09:26    194s] PRO...
[03/13 00:09:26    194s] Relaxing adjacent_rows_legal and cell_density for the duration of PRO. To stop this set pro_respect_cell_density_and_adjacent_row_legal to true.
[03/13 00:09:26    194s] Initializing clock structures...
[03/13 00:09:26    194s]   Creating own balancer
[03/13 00:09:26    194s]   Permitting the movement of (non-FIXED) datapath insts as required for sized/new clock tree insts
[03/13 00:09:27    194s]   Removing CTS place status from clock tree and sinks.
[03/13 00:09:27    194s]   Removed CTS place status from 217 clock cells (out of 369 ) and 0 clock sinks (out of 0 ).
[03/13 00:09:27    194s]   Initializing legalizer
[03/13 00:09:27    194s]   Using cell based legalization.
[03/13 00:09:27    194s] OPERPROF: Starting DPlace-Init at level 1, MEM:1750.8M
[03/13 00:09:27    194s] z: 2, totalTracks: 1
[03/13 00:09:27    194s] z: 4, totalTracks: 1
[03/13 00:09:27    194s] z: 6, totalTracks: 1
[03/13 00:09:27    194s] z: 8, totalTracks: 1
[03/13 00:09:27    194s] #spOpts: N=65 mergeVia=F 
[03/13 00:09:27    194s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1758.8M
[03/13 00:09:27    194s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.140, REAL:0.140, MEM:1758.8M
[03/13 00:09:27    194s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=1758.8MB).
[03/13 00:09:27    194s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.250, REAL:0.242, MEM:1758.8M
[03/13 00:09:27    194s] (I)       Load db... (mem=1758.8M)
[03/13 00:09:27    194s] (I)       Read data from FE... (mem=1758.8M)
[03/13 00:09:27    194s] (I)       Read nodes and places... (mem=1758.8M)
[03/13 00:09:27    195s] (I)       Number of ignored instance 0
[03/13 00:09:27    195s] (I)       Number of inbound cells 0
[03/13 00:09:27    195s] (I)       numMoveCells=60559, numMacros=0  numPads=331  numMultiRowHeightInsts=0
[03/13 00:09:27    195s] (I)       cell height: 3600, count: 60559
[03/13 00:09:27    195s] (I)       Done Read nodes and places (cpu=0.090s, mem=1775.8M)
[03/13 00:09:27    195s] (I)       Read rows... (mem=1775.8M)
[03/13 00:09:27    195s] (I)       Done Read rows (cpu=0.000s, mem=1775.8M)
[03/13 00:09:27    195s] (I)       Done Read data from FE (cpu=0.090s, mem=1775.8M)
[03/13 00:09:27    195s] (I)       Done Load db (cpu=0.090s, mem=1775.8M)
[03/13 00:09:27    195s] (I)       Constructing placeable region... (mem=1775.8M)
[03/13 00:09:27    195s] (I)       Constructing bin map
[03/13 00:09:27    195s] (I)       Initialize bin information with width=36000 height=36000
[03/13 00:09:27    195s] (I)       Done constructing bin map
[03/13 00:09:27    195s] (I)       Removing 0 blocked bin with high fixed inst density
[03/13 00:09:27    195s] (I)       Compute region effective width... (mem=1776.8M)
[03/13 00:09:27    195s] (I)       Done Compute region effective width (cpu=0.000s, mem=1776.8M)
[03/13 00:09:27    195s] (I)       Done Constructing placeable region (cpu=0.020s, mem=1776.8M)
[03/13 00:09:27    195s]   Accumulated time to calculate placeable region: 0
[03/13 00:09:27    195s]   Accumulated time to calculate placeable region: 0
[03/13 00:09:27    195s]   Accumulated time to calculate placeable region: 0
[03/13 00:09:27    195s]   Accumulated time to calculate placeable region: 0
[03/13 00:09:27    195s]   Accumulated time to calculate placeable region: 0
[03/13 00:09:27    195s]   Accumulated time to calculate placeable region: 0
[03/13 00:09:27    195s]   Accumulated time to calculate placeable region: 0
[03/13 00:09:27    195s]   Accumulated time to calculate placeable region: 0
[03/13 00:09:27    195s]   Accumulated time to calculate placeable region: 0
[03/13 00:09:27    195s]   Accumulated time to calculate placeable region: 0
[03/13 00:09:27    195s]   Accumulated time to calculate placeable region: 0
[03/13 00:09:27    195s]   Accumulated time to calculate placeable region: 0
[03/13 00:09:27    195s]   Accumulated time to calculate placeable region: 0
[03/13 00:09:27    195s]   Accumulated time to calculate placeable region: 0
[03/13 00:09:27    195s]   Accumulated time to calculate placeable region: 0
[03/13 00:09:27    195s]   Accumulated time to calculate placeable region: 0
[03/13 00:09:27    195s]   Accumulated time to calculate placeable region: 0
[03/13 00:09:27    195s]   Accumulated time to calculate placeable region: 0
[03/13 00:09:27    195s]   Accumulated time to calculate placeable region: 0
[03/13 00:09:27    195s]   Reconstructing clock tree datastructures...
[03/13 00:09:27    195s]     Validating CTS configuration...
[03/13 00:09:27    195s]     Checking module port directions...
[03/13 00:09:27    195s]     Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/13 00:09:27    195s]     Non-default CCOpt properties:
[03/13 00:09:27    195s]     adjacent_rows_legal: true (default: false)
[03/13 00:09:27    195s]     allow_non_fterm_identical_swaps: 0 (default: true)
[03/13 00:09:27    195s]     cell_density is set for at least one key
[03/13 00:09:27    195s]     cell_halo_rows: 0 (default: 1)
[03/13 00:09:27    195s]     cell_halo_sites: 0 (default: 4)
[03/13 00:09:27    195s]     clock_nets_detailed_routed: 1 (default: false)
[03/13 00:09:27    195s]     cloning_copy_activity: 1 (default: false)
[03/13 00:09:27    195s]     force_design_routing_status: 1 (default: auto)
[03/13 00:09:27    195s]     primary_delay_corner: WC (default: )
[03/13 00:09:27    195s]     route_type is set for at least one key
[03/13 00:09:27    195s]     target_insertion_delay is set for at least one key
[03/13 00:09:27    195s]     target_skew is set for at least one key
[03/13 00:09:27    195s]     target_skew_wire is set for at least one key
[03/13 00:09:27    195s]     update_io_latency: 0 (default: true)
[03/13 00:09:27    195s]     Route type trimming info:
[03/13 00:09:27    195s]       No route type modifications were made.
[03/13 00:09:27    195s] (I)       Initializing Steiner engine. 
[03/13 00:09:28    195s] End AAE Lib Interpolated Model. (MEM=1838.85 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/13 00:09:28    195s]     Library trimming buffers in power domain auto-default and half-corner WC:setup.late removed 0 of 9 cells
[03/13 00:09:28    195s]     Original list had 9 cells:
[03/13 00:09:28    195s]     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
[03/13 00:09:28    195s]     Library trimming was not able to trim any cells:
[03/13 00:09:28    195s]     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
[03/13 00:09:28    195s]     Accumulated time to calculate placeable region: 0
[03/13 00:09:28    195s]     Library trimming inverters in power domain auto-default and half-corner WC:setup.late removed 0 of 8 cells
[03/13 00:09:28    195s]     Original list had 8 cells:
[03/13 00:09:28    195s]     CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
[03/13 00:09:28    195s]     Library trimming was not able to trim any cells:
[03/13 00:09:28    195s]     CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
[03/13 00:09:28    195s]     Accumulated time to calculate placeable region: 0
[03/13 00:09:29    196s]     Clock tree balancer configuration for clock_tree clk:
[03/13 00:09:29    196s]     Non-default CCOpt properties:
[03/13 00:09:29    196s]       cell_density: 1 (default: 0.75)
[03/13 00:09:29    196s]       route_type (leaf): default_route_type_leaf (default: default)
[03/13 00:09:29    196s]       route_type (trunk): default_route_type_nonleaf (default: default)
[03/13 00:09:29    196s]       route_type (top): default_route_type_nonleaf (default: default)
[03/13 00:09:29    196s]     For power domain auto-default:
[03/13 00:09:29    196s]       Buffers:     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
[03/13 00:09:29    196s]       Inverters:   CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
[03/13 00:09:29    196s]       Clock gates: CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
[03/13 00:09:29    196s]       Unblocked area available for placement of any clock cells in power_domain auto-default: 450774.720um^2
[03/13 00:09:29    196s]     Top Routing info:
[03/13 00:09:29    196s]       Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[03/13 00:09:29    196s]       Unshielded; Mask Constraint: 0; Source: route_type.
[03/13 00:09:29    196s]     Trunk Routing info:
[03/13 00:09:29    196s]       Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[03/13 00:09:29    196s]       Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[03/13 00:09:29    196s]     Leaf Routing info:
[03/13 00:09:29    196s]       Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
[03/13 00:09:29    196s]       Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[03/13 00:09:29    196s]     For timing_corner WC:setup, late and power domain auto-default:
[03/13 00:09:29    196s]       Slew time target (leaf):    0.105ns
[03/13 00:09:29    196s]       Slew time target (trunk):   0.105ns
[03/13 00:09:29    196s]       Slew time target (top):     0.105ns (Note: no nets are considered top nets in this clock tree)
[03/13 00:09:29    196s]       Buffer unit delay: 0.057ns
[03/13 00:09:29    196s]       Buffer max distance: 562.449um
[03/13 00:09:29    196s]     Fastest wire driving cells and distances:
[03/13 00:09:29    196s]       Buffer    : {lib_cell:CKBD16, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=562.449um, saturatedSlew=0.088ns, speed=5392.608um per ns, cellArea=17.922um^2 per 1000um}
[03/13 00:09:29    196s]       Inverter  : {lib_cell:CKND12, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=460.465um, saturatedSlew=0.087ns, speed=6205.728um per ns, cellArea=13.291um^2 per 1000um}
[03/13 00:09:29    196s]       Clock gate: {lib_cell:CKLNQD16, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=441.111um, saturatedSlew=0.094ns, speed=2741.523um per ns, cellArea=34.277um^2 per 1000um}
[03/13 00:09:29    196s]     
[03/13 00:09:29    196s]     
[03/13 00:09:29    196s]     Logic Sizing Table:
[03/13 00:09:29    196s]     
[03/13 00:09:29    196s]     ----------------------------------------------------------
[03/13 00:09:29    196s]     Cell    Instance count    Source    Eligible library cells
[03/13 00:09:29    196s]     ----------------------------------------------------------
[03/13 00:09:29    196s]       (empty table)
[03/13 00:09:29    196s]     ----------------------------------------------------------
[03/13 00:09:29    196s]     
[03/13 00:09:29    196s]     
[03/13 00:09:29    196s]     Clock tree balancer configuration for skew_group clk/CON:
[03/13 00:09:29    196s]       Sources:                     pin clk
[03/13 00:09:29    196s]       Total number of sinks:       11824
[03/13 00:09:29    196s]       Delay constrained sinks:     11824
[03/13 00:09:29    196s]       Non-leaf sinks:              0
[03/13 00:09:29    196s]       Ignore pins:                 0
[03/13 00:09:29    196s]      Timing corner WC:setup.late:
[03/13 00:09:29    196s]       Skew target:                 0.057ns
[03/13 00:09:29    196s] **WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[03/13 00:09:29    196s] **WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[03/13 00:09:29    196s] **WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[03/13 00:09:29    196s]     Primary reporting skew groups are:
[03/13 00:09:29    196s]     skew_group clk/CON with 11824 clock sinks
[03/13 00:09:29    196s]     
[03/13 00:09:29    196s]     Via Selection for Estimated Routes (rule default):
[03/13 00:09:29    196s]     
[03/13 00:09:29    196s]     --------------------------------------------------------------------
[03/13 00:09:29    196s]     Layer    Via Cell            Res.     Cap.     RC       Top of Stack
[03/13 00:09:29    196s]     Range                        (Ohm)    (fF)     (fs)     Only
[03/13 00:09:29    196s]     --------------------------------------------------------------------
[03/13 00:09:29    196s]     M1-M2    VIA12_1cut          1.500    0.017    0.025    false
[03/13 00:09:29    196s]     M2-M3    VIA23_1cut          1.500    0.015    0.023    false
[03/13 00:09:29    196s]     M3-M4    VIA34_1cut          1.500    0.015    0.023    false
[03/13 00:09:29    196s]     M4-M5    VIA45_1cut          1.500    0.015    0.023    false
[03/13 00:09:29    196s]     M5-M6    VIA56_1cut          1.500    0.014    0.021    false
[03/13 00:09:29    196s]     M6-M7    VIA67_1cut_FAT_C    0.220    0.071    0.016    false
[03/13 00:09:29    196s]     M7-M8    VIA78_1cut_FAT_C    0.220    0.060    0.013    false
[03/13 00:09:29    196s]     --------------------------------------------------------------------
[03/13 00:09:29    196s]     
[03/13 00:09:29    196s]     No ideal or dont_touch nets found in the clock tree
[03/13 00:09:29    196s]     No dont_touch hnets found in the clock tree
[03/13 00:09:29    196s]     
[03/13 00:09:29    196s]     Filtering reasons for cell type: buffer
[03/13 00:09:29    196s]     =======================================
[03/13 00:09:29    196s]     
[03/13 00:09:29    196s]     ----------------------------------------------------------------------------------------------------------------------------------
[03/13 00:09:29    196s]     Clock trees    Power domain    Reason                         Library cells
[03/13 00:09:29    196s]     ----------------------------------------------------------------------------------------------------------------------------------
[03/13 00:09:29    196s]     all            auto-default    Unbalanced rise/fall delays    { BUFFD0 BUFFD1 BUFFD12 BUFFD16 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 }
[03/13 00:09:29    196s]     ----------------------------------------------------------------------------------------------------------------------------------
[03/13 00:09:29    196s]     
[03/13 00:09:29    196s]     Filtering reasons for cell type: inverter
[03/13 00:09:29    196s]     =========================================
[03/13 00:09:29    196s]     
[03/13 00:09:29    196s]     --------------------------------------------------------------------------------------------------------------------------------
[03/13 00:09:29    196s]     Clock trees    Power domain    Reason                         Library cells
[03/13 00:09:29    196s]     --------------------------------------------------------------------------------------------------------------------------------
[03/13 00:09:29    196s]     all            auto-default    Unbalanced rise/fall delays    { CKND16 INVD0 INVD1 INVD12 INVD16 INVD2 INVD3 INVD4 INVD6 INVD8 }
[03/13 00:09:29    196s]     --------------------------------------------------------------------------------------------------------------------------------
[03/13 00:09:29    196s]     
[03/13 00:09:29    196s]     
[03/13 00:09:29    196s]     Validating CTS configuration done. (took cpu=0:00:01.8 real=0:00:01.8)
[03/13 00:09:29    196s]     CCOpt configuration status: all checks passed.
[03/13 00:09:29    196s]   Reconstructing clock tree datastructures done.
[03/13 00:09:29    196s] Initializing clock structures done.
[03/13 00:09:29    196s] PRO...
[03/13 00:09:29    196s]   PRO active optimizations:
[03/13 00:09:29    196s]    - DRV fixing with cell sizing
[03/13 00:09:29    196s]   
[03/13 00:09:29    196s]   Detected clock skew data from CTS
[03/13 00:09:29    196s]   Clock tree timing engine global stage delay update for WC:setup.late...
[03/13 00:09:29    197s]   Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.4 real=0:00:00.4)
[03/13 00:09:29    197s]   Clock DAG stats PRO initial state:
[03/13 00:09:29    197s]     cell counts      : b=363, i=4, icg=0, nicg=0, l=0, total=367
[03/13 00:09:29    197s]     cell areas       : b=2275.920um^2, i=31.680um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=2307.600um^2
[03/13 00:09:29    197s]     cell capacitance : b=1.257pF, i=0.067pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=1.323pF
[03/13 00:09:29    197s]     sink capacitance : count=11824, total=11.164pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/13 00:09:29    197s]     wire capacitance : top=0.000pF, trunk=0.883pF, leaf=7.187pF, total=8.069pF
[03/13 00:09:29    197s]     wire lengths     : top=0.000um, trunk=6519.265um, leaf=46650.190um, total=53169.455um
[03/13 00:09:29    197s]     hp wire lengths  : top=0.000um, trunk=5355.800um, leaf=12320.300um, total=17676.100um
[03/13 00:09:29    197s]   Clock DAG net violations PRO initial state: none
[03/13 00:09:29    197s]   Clock DAG primary half-corner transition distribution PRO initial state:
[03/13 00:09:29    197s]     Trunk : target=0.105ns count=208 avg=0.034ns sd=0.020ns min=0.011ns max=0.091ns {177 <= 0.063ns, 29 <= 0.084ns, 2 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
[03/13 00:09:29    197s]     Leaf  : target=0.105ns count=160 avg=0.076ns sd=0.029ns min=0.017ns max=0.104ns {36 <= 0.063ns, 7 <= 0.084ns, 91 <= 0.094ns, 20 <= 0.100ns, 6 <= 0.105ns}
[03/13 00:09:29    197s]   Clock DAG library cell distribution PRO initial state {count}:
[03/13 00:09:29    197s]      Bufs: BUFFD16: 6 CKBD16: 176 BUFFD12: 6 CKBD12: 7 BUFFD8: 1 CKBD8: 5 CKBD6: 2 BUFFD4: 8 CKBD4: 1 BUFFD3: 1 CKBD3: 18 BUFFD2: 10 CKBD2: 26 BUFFD1: 52 CKBD1: 15 BUFFD0: 2 CKBD0: 27 
[03/13 00:09:29    197s]      Invs: INVD16: 2 CKND16: 2 
[03/13 00:09:29    197s]   Primary reporting skew groups PRO initial state:
[03/13 00:09:29    197s]     skew_group default.clk/CON: unconstrained
[03/13 00:09:30    197s]         min path sink: core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_114_/CP
[03/13 00:09:30    197s]         max path sink: core_instance/ofifo_inst/col_idx_1__fifo_instance/q5_reg_17_/CP
[03/13 00:09:30    197s]   Skew group summary PRO initial state:
[03/13 00:09:30    197s]     skew_group clk/CON: insertion delay [min=0.420, max=1.501, avg=0.905, sd=0.363], skew [1.081 vs 0.057*], 36.8% {0.590, 0.648} (wid=0.044 ws=0.024) (gid=1.468 gs=1.079)
[03/13 00:09:30    197s]   Recomputing CTS skew targets...
[03/13 00:09:30    197s]   Resolving skew group constraints...
[03/13 00:09:31    198s]     Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 24 variables and 62 constraints; tolerance 1
[03/13 00:09:31    198s]   Resolving skew group constraints done.
[03/13 00:09:31    198s]   Recomputing CTS skew targets done. (took cpu=0:00:01.1 real=0:00:01.1)
[03/13 00:09:31    198s]   Fixing DRVs...
[03/13 00:09:31    198s]   Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[03/13 00:09:31    198s]   CCOpt-PRO: considered: 368, tested: 368, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[03/13 00:09:31    198s]   
[03/13 00:09:31    198s]   PRO Statistics: Fix DRVs (cell sizing):
[03/13 00:09:31    198s]   =======================================
[03/13 00:09:31    198s]   
[03/13 00:09:31    198s]   Cell changes by Net Type:
[03/13 00:09:31    198s]   
[03/13 00:09:31    198s]   -------------------------------------------------------------------------------------------------
[03/13 00:09:31    198s]   Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[03/13 00:09:31    198s]   -------------------------------------------------------------------------------------------------
[03/13 00:09:31    198s]   top                0            0           0            0                    0                0
[03/13 00:09:31    198s]   trunk              0            0           0            0                    0                0
[03/13 00:09:31    198s]   leaf               0            0           0            0                    0                0
[03/13 00:09:31    198s]   -------------------------------------------------------------------------------------------------
[03/13 00:09:31    198s]   Total              0            0           0            0                    0                0
[03/13 00:09:31    198s]   -------------------------------------------------------------------------------------------------
[03/13 00:09:31    198s]   
[03/13 00:09:31    198s]   Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[03/13 00:09:31    198s]   Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[03/13 00:09:31    198s]   
[03/13 00:09:31    199s]   Clock DAG stats PRO after DRV fixing:
[03/13 00:09:31    199s]     cell counts      : b=363, i=4, icg=0, nicg=0, l=0, total=367
[03/13 00:09:31    199s]     cell areas       : b=2275.920um^2, i=31.680um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=2307.600um^2
[03/13 00:09:31    199s]     cell capacitance : b=1.257pF, i=0.067pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=1.323pF
[03/13 00:09:31    199s]     sink capacitance : count=11824, total=11.164pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/13 00:09:31    199s]     wire capacitance : top=0.000pF, trunk=0.883pF, leaf=7.187pF, total=8.069pF
[03/13 00:09:31    199s]     wire lengths     : top=0.000um, trunk=6519.265um, leaf=46650.190um, total=53169.455um
[03/13 00:09:31    199s]     hp wire lengths  : top=0.000um, trunk=5355.800um, leaf=12320.300um, total=17676.100um
[03/13 00:09:31    199s]   Clock DAG net violations PRO after DRV fixing: none
[03/13 00:09:31    199s]   Clock DAG primary half-corner transition distribution PRO after DRV fixing:
[03/13 00:09:31    199s]     Trunk : target=0.105ns count=208 avg=0.034ns sd=0.020ns min=0.011ns max=0.091ns {177 <= 0.063ns, 29 <= 0.084ns, 2 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
[03/13 00:09:31    199s]     Leaf  : target=0.105ns count=160 avg=0.076ns sd=0.029ns min=0.017ns max=0.104ns {36 <= 0.063ns, 7 <= 0.084ns, 91 <= 0.094ns, 20 <= 0.100ns, 6 <= 0.105ns}
[03/13 00:09:31    199s]   Clock DAG library cell distribution PRO after DRV fixing {count}:
[03/13 00:09:31    199s]      Bufs: BUFFD16: 6 CKBD16: 176 BUFFD12: 6 CKBD12: 7 BUFFD8: 1 CKBD8: 5 CKBD6: 2 BUFFD4: 8 CKBD4: 1 BUFFD3: 1 CKBD3: 18 BUFFD2: 10 CKBD2: 26 BUFFD1: 52 CKBD1: 15 BUFFD0: 2 CKBD0: 27 
[03/13 00:09:31    199s]      Invs: INVD16: 2 CKND16: 2 
[03/13 00:09:31    199s]   Primary reporting skew groups PRO after DRV fixing:
[03/13 00:09:31    199s]     skew_group default.clk/CON: unconstrained
[03/13 00:09:31    199s]         min path sink: core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_114_/CP
[03/13 00:09:31    199s]         max path sink: core_instance/ofifo_inst/col_idx_1__fifo_instance/q5_reg_17_/CP
[03/13 00:09:31    199s]   Skew group summary PRO after DRV fixing:
[03/13 00:09:31    199s]     skew_group clk/CON: insertion delay [min=0.420, max=1.501, avg=0.905, sd=0.363], skew [1.081 vs 0.057*], 36.8% {0.590, 0.648} (wid=0.044 ws=0.024) (gid=1.468 gs=1.079)
[03/13 00:09:31    199s]   Fixing DRVs done. (took cpu=0:00:00.3 real=0:00:00.3)
[03/13 00:09:31    199s]   
[03/13 00:09:31    199s]   Slew Diagnostics: After DRV fixing
[03/13 00:09:31    199s]   ==================================
[03/13 00:09:31    199s]   
[03/13 00:09:31    199s]   Global Causes:
[03/13 00:09:31    199s]   
[03/13 00:09:31    199s]   -------------------------------------
[03/13 00:09:31    199s]   Cause
[03/13 00:09:31    199s]   -------------------------------------
[03/13 00:09:31    199s]   DRV fixing with buffering is disabled
[03/13 00:09:31    199s]   -------------------------------------
[03/13 00:09:31    199s]   
[03/13 00:09:31    199s]   Top 5 overslews:
[03/13 00:09:31    199s]   
[03/13 00:09:31    199s]   ---------------------------------
[03/13 00:09:31    199s]   Overslew    Causes    Driving Pin
[03/13 00:09:31    199s]   ---------------------------------
[03/13 00:09:31    199s]     (empty table)
[03/13 00:09:31    199s]   ---------------------------------
[03/13 00:09:31    199s]   
[03/13 00:09:31    199s]   Slew diagnostics counts from the 0 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[03/13 00:09:31    199s]   
[03/13 00:09:31    199s]   -------------------
[03/13 00:09:31    199s]   Cause    Occurences
[03/13 00:09:31    199s]   -------------------
[03/13 00:09:31    199s]     (empty table)
[03/13 00:09:31    199s]   -------------------
[03/13 00:09:31    199s]   
[03/13 00:09:31    199s]   Violation diagnostics counts from the 0 nodes that have violations:
[03/13 00:09:31    199s]   
[03/13 00:09:31    199s]   -------------------
[03/13 00:09:31    199s]   Cause    Occurences
[03/13 00:09:31    199s]   -------------------
[03/13 00:09:31    199s]     (empty table)
[03/13 00:09:31    199s]   -------------------
[03/13 00:09:31    199s]   
[03/13 00:09:31    199s]   Reconnecting optimized routes...
[03/13 00:09:31    199s]   Reconnecting optimized routes done. (took cpu=0:00:00.1 real=0:00:00.1)
[03/13 00:09:31    199s]   Set dirty flag on 0 insts, 0 nets
[03/13 00:09:31    199s]   Clock tree timing engine global stage delay update for WC:setup.late...
[03/13 00:09:31    199s] End AAE Lib Interpolated Model. (MEM=1871.01 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/13 00:09:32    199s]   Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.4 real=0:00:00.4)
[03/13 00:09:32    199s]   Clock DAG stats PRO final:
[03/13 00:09:32    199s]     cell counts      : b=363, i=4, icg=0, nicg=0, l=0, total=367
[03/13 00:09:32    199s]     cell areas       : b=2275.920um^2, i=31.680um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=2307.600um^2
[03/13 00:09:32    199s]     cell capacitance : b=1.257pF, i=0.067pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=1.323pF
[03/13 00:09:32    199s]     sink capacitance : count=11824, total=11.164pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/13 00:09:32    199s]     wire capacitance : top=0.000pF, trunk=0.883pF, leaf=7.187pF, total=8.069pF
[03/13 00:09:32    199s]     wire lengths     : top=0.000um, trunk=6519.265um, leaf=46650.190um, total=53169.455um
[03/13 00:09:32    199s]     hp wire lengths  : top=0.000um, trunk=5355.800um, leaf=12320.300um, total=17676.100um
[03/13 00:09:32    199s]   Clock DAG net violations PRO final: none
[03/13 00:09:32    199s]   Clock DAG primary half-corner transition distribution PRO final:
[03/13 00:09:32    199s]     Trunk : target=0.105ns count=208 avg=0.034ns sd=0.020ns min=0.011ns max=0.091ns {177 <= 0.063ns, 29 <= 0.084ns, 2 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
[03/13 00:09:32    199s]     Leaf  : target=0.105ns count=160 avg=0.076ns sd=0.029ns min=0.017ns max=0.104ns {36 <= 0.063ns, 7 <= 0.084ns, 91 <= 0.094ns, 20 <= 0.100ns, 6 <= 0.105ns}
[03/13 00:09:32    199s]   Clock DAG library cell distribution PRO final {count}:
[03/13 00:09:32    199s]      Bufs: BUFFD16: 6 CKBD16: 176 BUFFD12: 6 CKBD12: 7 BUFFD8: 1 CKBD8: 5 CKBD6: 2 BUFFD4: 8 CKBD4: 1 BUFFD3: 1 CKBD3: 18 BUFFD2: 10 CKBD2: 26 BUFFD1: 52 CKBD1: 15 BUFFD0: 2 CKBD0: 27 
[03/13 00:09:32    199s]      Invs: INVD16: 2 CKND16: 2 
[03/13 00:09:32    199s]   Primary reporting skew groups PRO final:
[03/13 00:09:32    199s]     skew_group default.clk/CON: unconstrained
[03/13 00:09:32    199s]         min path sink: core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_114_/CP
[03/13 00:09:32    199s]         max path sink: core_instance/ofifo_inst/col_idx_1__fifo_instance/q5_reg_17_/CP
[03/13 00:09:32    200s]   Skew group summary PRO final:
[03/13 00:09:32    200s]     skew_group clk/CON: insertion delay [min=0.420, max=1.501, avg=0.905, sd=0.363], skew [1.081 vs 0.057*], 36.8% {0.590, 0.648} (wid=0.044 ws=0.024) (gid=1.468 gs=1.079)
[03/13 00:09:32    200s] PRO done.
[03/13 00:09:32    200s] Restoring CTS place status for unmodified clock tree cells and sinks.
[03/13 00:09:32    200s] numClockCells = 369, numClockCellsFixed = 0, numClockCellsRestored = 217, numClockLatches = 0, numClockLatchesFixed =  0, numClockLatchesRestored = 0
[03/13 00:09:32    200s] Net route status summary:
[03/13 00:09:32    200s]   Clock:       368 (unrouted=0, trialRouted=0, noStatus=0, routed=368, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[03/13 00:09:32    200s]   Non-clock: 64193 (unrouted=229, trialRouted=0, noStatus=0, routed=63964, fixed=0, [crossesIlmBoundary=0, tooFewTerms=229, (crossesIlmBoundary AND tooFewTerms=0)])
[03/13 00:09:32    200s] Updating delays...
[03/13 00:09:33    200s] Updating delays done.
[03/13 00:09:33    200s] PRO done. (took cpu=0:00:06.5 real=0:00:06.5)
[03/13 00:09:33    200s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1909.2M
[03/13 00:09:33    201s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.180, REAL:0.164, MEM:1909.2M
[03/13 00:09:35    202s] skipped the cell partition in DRV
[03/13 00:09:35    202s] Leakage Power Opt: re-selecting buf/inv list 
[03/13 00:09:35    202s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[03/13 00:09:35    202s] #InfoCS: Num dontuse cells 92, Num usable cells 929
[03/13 00:09:35    202s] optDesignOneStep: Power Flow
[03/13 00:09:35    202s] #InfoCS: Num dontuse cells 92, Num usable cells 929
[03/13 00:09:35    202s] **INFO: Start fixing DRV (Mem = 1799.16M) ...
[03/13 00:09:35    202s] Begin: GigaOpt DRV Optimization
[03/13 00:09:35    202s] Glitch fixing enabled
[03/13 00:09:35    202s] GigaOpt Checkpoint: Internal optDRV -postRoute -max_tran -max_cap -max_fanout -maintainWNS -setupTNSCostFactor 0.3 -maxLocalDensity 0.96 -numThreads 1  -glitch
[03/13 00:09:35    202s] Info: 368 clock nets excluded from IPO operation.
[03/13 00:09:35    203s] End AAE Lib Interpolated Model. (MEM=1799.16 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/13 00:09:35    203s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:03:23.0/0:05:12.1 (0.7), mem = 1799.2M
[03/13 00:09:35    203s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.11513.1
[03/13 00:09:36    203s] (I,S,L,T): WC_VIEW: 179.603, 71.9266, 2.81099, 254.341
[03/13 00:09:36    203s] PhyDesignGrid: maxLocalDensity 0.96, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/13 00:09:36    203s] ### Creating PhyDesignMc. totSessionCpu=0:03:24 mem=1799.2M
[03/13 00:09:36    203s] OPERPROF: Starting DPlace-Init at level 1, MEM:1799.2M
[03/13 00:09:36    203s] z: 2, totalTracks: 1
[03/13 00:09:36    203s] z: 4, totalTracks: 1
[03/13 00:09:36    203s] z: 6, totalTracks: 1
[03/13 00:09:36    203s] z: 8, totalTracks: 1
[03/13 00:09:36    203s] #spOpts: N=65 mergeVia=F 
[03/13 00:09:36    203s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1799.2M
[03/13 00:09:36    203s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.110, REAL:0.110, MEM:1799.2M
[03/13 00:09:36    203s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=1799.2MB).
[03/13 00:09:36    203s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.200, REAL:0.197, MEM:1799.2M
[03/13 00:09:36    204s] TotalInstCnt at PhyDesignMc Initialization: 60,559
[03/13 00:09:36    204s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:24 mem=1799.2M
[03/13 00:09:36    204s] ### Creating TopoMgr, started
[03/13 00:09:36    204s] ### Creating TopoMgr, finished
[03/13 00:09:36    204s] ### Creating RouteCongInterface, started
[03/13 00:09:36    204s] ### Creating LA Mngr. totSessionCpu=0:03:24 mem=1932.0M
[03/13 00:09:38    205s] ### Creating LA Mngr, finished. totSessionCpu=0:03:26 mem=1948.0M
[03/13 00:09:38    205s] ### Creating RouteCongInterface, finished
[03/13 00:09:38    205s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[03/13 00:09:38    205s] 
[03/13 00:09:38    205s] Creating Lib Analyzer ...
[03/13 00:09:38    205s] Total number of usable buffers from Lib Analyzer: 18 ( CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16)
[03/13 00:09:38    205s] Total number of usable inverters from Lib Analyzer: 18 ( INVD1 INVD0 CKND1 CKND0 INVD2 CKND2 INVD3 CKND3 INVD4 CKND4 INVD6 CKND6 INVD8 CKND8 INVD12 CKND12 INVD16 CKND16)
[03/13 00:09:38    205s] Total number of usable delay cells from Lib Analyzer: 0 ()
[03/13 00:09:38    205s] 
[03/13 00:09:39    207s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:27 mem=1948.0M
[03/13 00:09:39    207s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:27 mem=1948.0M
[03/13 00:09:39    207s] Creating Lib Analyzer, finished. 
[03/13 00:09:42    210s] DRV pessimism of 5.00% is used for tran, 5.00% for cap, 5.00% for fanout, on top of margin 0.00%
[03/13 00:09:42    210s] **INFO: Disabling fanout fix in postRoute stage.
[03/13 00:09:42    210s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1967.1M
[03/13 00:09:42    210s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.002, MEM:1967.1M
[03/13 00:09:43    211s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/13 00:09:43    211s] |        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
[03/13 00:09:43    211s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/13 00:09:43    211s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[03/13 00:09:43    211s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/13 00:09:44    211s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/13 00:09:45    212s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|    -0.80|  -494.46|       0|       0|       0|  64.54|          |         |
[03/13 00:09:45    212s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/13 00:09:45    213s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|    -0.80|  -494.46|       0|       0|       0|  64.54| 0:00:00.0|  1968.7M|
[03/13 00:09:45    213s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/13 00:09:45    213s] **** Begin NDR-Layer Usage Statistics ****
[03/13 00:09:45    213s] Layer 3 has 368 constrained nets 
[03/13 00:09:45    213s] Layer 7 has 165 constrained nets 
[03/13 00:09:45    213s] **** End NDR-Layer Usage Statistics ****
[03/13 00:09:45    213s] 
[03/13 00:09:45    213s] *** Finish DRV Fixing (cpu=0:00:02.6 real=0:00:03.0 mem=1968.7M) ***
[03/13 00:09:45    213s] 
[03/13 00:09:45    213s] Begin: glitch net info
[03/13 00:09:45    213s] glitch slack range: number of glitch nets
[03/13 00:09:45    213s] glitch slack < -0.32 : 0
[03/13 00:09:45    213s] -0.32 < glitch slack < -0.28 : 0
[03/13 00:09:45    213s] -0.28 < glitch slack < -0.24 : 0
[03/13 00:09:45    213s] -0.24 < glitch slack < -0.2 : 0
[03/13 00:09:45    213s] -0.2 < glitch slack < -0.16 : 0
[03/13 00:09:45    213s] -0.16 < glitch slack < -0.12 : 0
[03/13 00:09:45    213s] -0.12 < glitch slack < -0.08 : 0
[03/13 00:09:45    213s] -0.08 < glitch slack < -0.04 : 0
[03/13 00:09:45    213s] -0.04 < glitch slack : 0
[03/13 00:09:45    213s] End: glitch net info
[03/13 00:09:45    213s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1949.7M
[03/13 00:09:45    213s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.150, REAL:0.152, MEM:1949.7M
[03/13 00:09:45    213s] TotalInstCnt at PhyDesignMc Destruction: 60,559
[03/13 00:09:46    213s] (I,S,L,T): WC_VIEW: 179.603, 71.9266, 2.81099, 254.341
[03/13 00:09:46    213s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.11513.1
[03/13 00:09:46    213s] *** DrvOpt [finish] : cpu/real = 0:00:10.7/0:00:10.7 (1.0), totSession cpu/real = 0:03:33.8/0:05:22.8 (0.7), mem = 1949.7M
[03/13 00:09:46    213s] 
[03/13 00:09:46    213s] =============================================================================================
[03/13 00:09:46    213s]  Step TAT Report for DrvOpt #1
[03/13 00:09:46    213s] =============================================================================================
[03/13 00:09:46    213s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/13 00:09:46    213s] ---------------------------------------------------------------------------------------------
[03/13 00:09:46    213s] [ SlackTraversorInit     ]      1   0:00:00.6  (   5.2 % )     0:00:00.6 /  0:00:00.6    1.0
[03/13 00:09:46    213s] [ CellServerInit         ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.5
[03/13 00:09:46    213s] [ LibAnalyzerInit        ]      2   0:00:02.5  (  22.5 % )     0:00:02.5 /  0:00:02.5    1.0
[03/13 00:09:46    213s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/13 00:09:46    213s] [ PlacerInterfaceInit    ]      1   0:00:00.5  (   4.9 % )     0:00:00.5 /  0:00:00.6    1.0
[03/13 00:09:46    213s] [ RouteCongInterfaceInit ]      1   0:00:00.3  (   2.6 % )     0:00:01.5 /  0:00:01.5    1.0
[03/13 00:09:46    213s] [ SteinerInterfaceInit   ]      1   0:00:00.2  (   1.5 % )     0:00:00.2 /  0:00:00.2    0.9
[03/13 00:09:46    213s] [ DrvFindVioNets         ]      2   0:00:00.8  (   7.0 % )     0:00:00.8 /  0:00:00.8    1.0
[03/13 00:09:46    213s] [ DrvComputeSummary      ]      2   0:00:01.1  (   9.9 % )     0:00:01.1 /  0:00:01.1    1.0
[03/13 00:09:46    213s] [ ReportGlitchViolation  ]      1   0:00:00.2  (   1.6 % )     0:00:00.2 /  0:00:00.2    1.0
[03/13 00:09:46    213s] [ MISC                   ]          0:00:04.9  (  44.6 % )     0:00:04.9 /  0:00:04.9    1.0
[03/13 00:09:46    213s] ---------------------------------------------------------------------------------------------
[03/13 00:09:46    213s]  DrvOpt #1 TOTAL                    0:00:11.0  ( 100.0 % )     0:00:11.0 /  0:00:11.0    1.0
[03/13 00:09:46    213s] ---------------------------------------------------------------------------------------------
[03/13 00:09:46    213s] 
[03/13 00:09:46    213s] drv optimizer changes nothing and skips refinePlace
[03/13 00:09:46    213s] End: GigaOpt DRV Optimization
[03/13 00:09:46    213s] **optDesign ... cpu = 0:01:55, real = 0:01:54, mem = 1702.7M, totSessionCpu=0:03:34 **
[03/13 00:09:46    213s] *info:
[03/13 00:09:46    213s] **INFO: Completed fixing DRV (CPU Time = 0:00:11, Mem = 1946.66M).
[03/13 00:09:46    213s] Leakage Power Opt: resetting the buf/inv selection
[03/13 00:09:46    213s] ** Profile ** Start :  cpu=0:00:00.0, mem=1946.7M
[03/13 00:09:46    213s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1946.7M
[03/13 00:09:46    214s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.140, REAL:0.123, MEM:1946.7M
[03/13 00:09:46    214s] ** Profile ** Other data :  cpu=0:00:00.2, mem=1946.7M
[03/13 00:09:47    214s] ** Profile ** Overall slacks :  cpu=0:00:00.9, mem=1956.7M
[03/13 00:09:48    215s] ** Profile ** DRVs :  cpu=0:00:00.9, mem=1956.7M
[03/13 00:09:48    215s] 
------------------------------------------------------------
     SI Timing Summary (cpu=0.18min real=0.18min mem=1946.7M)                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.804  | -0.250  | -0.804  |
|           TNS (ns):|-494.462 |-372.421 |-122.040 |
|    Violating Paths:|  2917   |  2757   |   160   |
|          All Paths:|  22408  |  11054  |  16754  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 64.542%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1956.7M
[03/13 00:09:48    215s] **optDesign ... cpu = 0:01:57, real = 0:01:56, mem = 1696.8M, totSessionCpu=0:03:36 **
[03/13 00:09:49    216s]   DRV Snapshot: (REF)
[03/13 00:09:49    216s]          Tran DRV: 0
[03/13 00:09:49    216s]           Cap DRV: 0
[03/13 00:09:49    216s]        Fanout DRV: 0
[03/13 00:09:49    216s]            Glitch: 0
[03/13 00:09:49    217s]   Timing Snapshot: (REF)
[03/13 00:09:49    217s]      Weighted WNS: -0.305
[03/13 00:09:49    217s]       All  PG WNS: -0.804
[03/13 00:09:49    217s]       High PG WNS: -0.250
[03/13 00:09:49    217s]       All  PG TNS: -494.465
[03/13 00:09:49    217s]       High PG TNS: -372.424
[03/13 00:09:49    217s]    Category Slack: { [L, -0.804] [H, -0.250] }
[03/13 00:09:49    217s] 
[03/13 00:09:50    217s] Running postRoute recovery in preEcoRoute mode
[03/13 00:09:50    217s] **optDesign ... cpu = 0:01:59, real = 0:01:58, mem = 1647.4M, totSessionCpu=0:03:38 **
[03/13 00:09:51    218s]   DRV Snapshot: (TGT)
[03/13 00:09:51    218s]          Tran DRV: 0
[03/13 00:09:51    218s]           Cap DRV: 0
[03/13 00:09:51    218s]        Fanout DRV: 0
[03/13 00:09:51    218s]            Glitch: 0
[03/13 00:09:51    218s] Checking DRV degradation...
[03/13 00:09:51    218s] 
[03/13 00:09:51    218s] Recovery Manager:
[03/13 00:09:51    218s]     Tran DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[03/13 00:09:51    218s]      Cap DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[03/13 00:09:51    218s]   Fanout DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[03/13 00:09:51    218s]       Glitch degradation : 0 (0 -> 0, Margin 10) - Skip
[03/13 00:09:51    218s] 
[03/13 00:09:51    218s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[03/13 00:09:51    218s] Finish postRoute recovery in preEcoRoute mode (cpu=0:00:01, real=0:00:01, mem=1931.13M, totSessionCpu=0:03:39).
[03/13 00:09:51    218s] **optDesign ... cpu = 0:02:00, real = 0:01:59, mem = 1647.8M, totSessionCpu=0:03:39 **
[03/13 00:09:51    218s] 
[03/13 00:09:52    219s]   DRV Snapshot: (REF)
[03/13 00:09:52    219s]          Tran DRV: 0
[03/13 00:09:52    219s]           Cap DRV: 0
[03/13 00:09:52    219s]        Fanout DRV: 0
[03/13 00:09:52    219s]            Glitch: 0
[03/13 00:09:52    219s] Skipping post route harden opt
[03/13 00:09:52    219s] ** Profile ** Start :  cpu=0:00:00.0, mem=1931.1M
[03/13 00:09:52    219s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1931.1M
[03/13 00:09:52    220s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.110, REAL:0.108, MEM:1931.1M
[03/13 00:09:52    220s] ** Profile ** Other data :  cpu=0:00:00.2, mem=1931.1M
[03/13 00:09:53    221s] ** Profile ** Overall slacks :  cpu=0:00:01.1, mem=1939.1M
[03/13 00:09:54    222s] ** Profile ** DRVs :  cpu=0:00:00.9, mem=1939.1M
[03/13 00:09:54    222s] 
------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.804  | -0.250  | -0.804  |
|           TNS (ns):|-494.462 |-372.421 |-122.040 |
|    Violating Paths:|  2917   |  2757   |   160   |
|          All Paths:|  22408  |  11054  |  16754  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 64.542%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1939.1M
[03/13 00:09:54    222s] **optDesign ... cpu = 0:02:04, real = 0:02:02, mem = 1643.4M, totSessionCpu=0:03:42 **
[03/13 00:09:54    222s] Running refinePlace -preserveRouting true -hardFence false
[03/13 00:09:54    222s] OPERPROF: Starting RefinePlace2 at level 1, MEM:1929.1M
[03/13 00:09:54    222s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:1929.1M
[03/13 00:09:54    222s] OPERPROF:     Starting DPlace-Init at level 3, MEM:1929.1M
[03/13 00:09:54    222s] z: 2, totalTracks: 1
[03/13 00:09:54    222s] z: 4, totalTracks: 1
[03/13 00:09:54    222s] z: 6, totalTracks: 1
[03/13 00:09:54    222s] z: 8, totalTracks: 1
[03/13 00:09:54    222s] #spOpts: N=65 
[03/13 00:09:54    222s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:1929.1M
[03/13 00:09:54    222s] Info: 103 insts are soft-fixed.
[03/13 00:09:54    222s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.110, REAL:0.103, MEM:1929.1M
[03/13 00:09:54    222s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=1929.1MB).
[03/13 00:09:54    222s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.180, REAL:0.191, MEM:1929.1M
[03/13 00:09:54    222s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.180, REAL:0.192, MEM:1929.1M
[03/13 00:09:54    222s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.11513.1
[03/13 00:09:54    222s] OPERPROF:   Starting RefinePlace at level 2, MEM:1929.1M
[03/13 00:09:54    222s] *** Starting refinePlace (0:03:42 mem=1929.1M) ***
[03/13 00:09:54    222s] Total net bbox length = 1.140e+06 (5.129e+05 6.269e+05) (ext = 1.478e+04)
[03/13 00:09:54    222s] Info: 103 insts are soft-fixed.
[03/13 00:09:54    222s] 
[03/13 00:09:54    222s] Running Spiral with 1 thread in Normal Mode  fetchWidth=324 
[03/13 00:09:54    222s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/13 00:09:54    222s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:1929.1M
[03/13 00:09:54    222s] Starting refinePlace ...
[03/13 00:09:55    222s]   Spread Effort: high, post-route mode, useDDP on.
[03/13 00:09:55    222s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.2, real=0:00:01.0, mem=1941.1MB) @(0:03:43 - 0:03:43).
[03/13 00:09:55    222s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/13 00:09:55    222s] wireLenOptFixPriorityInst 11849 inst fixed
[03/13 00:09:55    223s] 
[03/13 00:09:55    223s] Running Spiral with 1 thread in Normal Mode  fetchWidth=324 
[03/13 00:09:56    224s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/13 00:09:56    224s] [CPU] RefinePlace/Legalization (cpu=0:00:01.2, real=0:00:01.0, mem=1941.1MB) @(0:03:43 - 0:03:44).
[03/13 00:09:56    224s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/13 00:09:56    224s] 	Runtime: CPU: 0:00:01.5 REAL: 0:00:02.0 MEM: 1941.1MB
[03/13 00:09:56    224s] Statistics of distance of Instance movement in refine placement:
[03/13 00:09:56    224s]   maximum (X+Y) =         0.00 um
[03/13 00:09:56    224s]   mean    (X+Y) =         0.00 um
[03/13 00:09:56    224s] Summary Report:
[03/13 00:09:56    224s] Instances move: 0 (out of 60445 movable)
[03/13 00:09:56    224s] Instances flipped: 0
[03/13 00:09:56    224s] Mean displacement: 0.00 um
[03/13 00:09:56    224s] Max displacement: 0.00 um 
[03/13 00:09:56    224s] Total instances moved : 0
[03/13 00:09:56    224s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:1.520, REAL:1.529, MEM:1941.1M
[03/13 00:09:56    224s] Total net bbox length = 1.140e+06 (5.129e+05 6.269e+05) (ext = 1.478e+04)
[03/13 00:09:56    224s] Runtime: CPU: 0:00:01.7 REAL: 0:00:02.0 MEM: 1941.1MB
[03/13 00:09:56    224s] [CPU] RefinePlace/total (cpu=0:00:01.7, real=0:00:02.0, mem=1941.1MB) @(0:03:42 - 0:03:44).
[03/13 00:09:56    224s] *** Finished refinePlace (0:03:44 mem=1941.1M) ***
[03/13 00:09:56    224s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.11513.1
[03/13 00:09:56    224s] OPERPROF:   Finished RefinePlace at level 2, CPU:1.710, REAL:1.708, MEM:1941.1M
[03/13 00:09:56    224s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:1941.1M
[03/13 00:09:56    224s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.170, REAL:0.166, MEM:1941.1M
[03/13 00:09:56    224s] OPERPROF: Finished RefinePlace2 at level 1, CPU:2.060, REAL:2.066, MEM:1941.1M
[03/13 00:09:56    224s] -routeWithEco false                       # bool, default=false
[03/13 00:09:56    224s] -routeWithEco true                        # bool, default=false, user setting
[03/13 00:09:56    224s] -routeSelectedNetOnly false               # bool, default=false
[03/13 00:09:56    224s] -routeWithTimingDriven true               # bool, default=false, user setting
[03/13 00:09:56    224s] -routeWithTimingDriven false              # bool, default=false
[03/13 00:09:56    224s] -routeWithSiDriven true                   # bool, default=false, user setting
[03/13 00:09:56    224s] -routeWithSiDriven false                  # bool, default=false, user setting
[03/13 00:09:56    224s] Existing Dirty Nets : 0
[03/13 00:09:56    224s] New Signature Flow (saveAndSetNanoRouteOptions) ....
[03/13 00:09:56    224s] Reset Dirty Nets : 0
[03/13 00:09:56    224s] 
[03/13 00:09:56    224s] globalDetailRoute
[03/13 00:09:56    224s] 
[03/13 00:09:56    224s] #setNanoRouteMode -drouteAutoStop true
[03/13 00:09:56    224s] #setNanoRouteMode -drouteFixAntenna true
[03/13 00:09:56    224s] #setNanoRouteMode -droutePostRouteSpreadWire "auto"
[03/13 00:09:56    224s] #setNanoRouteMode -routeWithEco true
[03/13 00:09:56    224s] #setNanoRouteMode -routeWithSiDriven false
[03/13 00:09:56    224s] ### Time Record (globalDetailRoute) is installed.
[03/13 00:09:56    224s] #Start globalDetailRoute on Mon Mar 13 00:09:56 2023
[03/13 00:09:56    224s] #
[03/13 00:09:56    224s] ### Time Record (Pre Callback) is installed.
[03/13 00:09:56    224s] Closing parasitic data file '/tmp/innovus_temp_11513_ieng6-ece-18.ucsd.edu_s1ding_07wzPG/fullchip_11513_REC1FG.rcdb.d': 64332 access done (mem: 1941.113M)
[03/13 00:09:56    224s] ### Time Record (Pre Callback) is uninstalled.
[03/13 00:09:56    224s] ### Time Record (DB Import) is installed.
[03/13 00:09:56    224s] ### Time Record (Timing Data Generation) is installed.
[03/13 00:09:56    224s] ### Time Record (Timing Data Generation) is uninstalled.
[03/13 00:09:58    226s] ### Net info: total nets: 64561
[03/13 00:09:58    226s] ### Net info: dirty nets: 0
[03/13 00:09:58    226s] ### Net info: marked as disconnected nets: 0
[03/13 00:09:59    227s] #num needed restored net=0
[03/13 00:09:59    227s] #need_extraction net=0 (total=64561)
[03/13 00:09:59    227s] ### Net info: fully routed nets: 64332
[03/13 00:09:59    227s] ### Net info: trivial (< 2 pins) nets: 229
[03/13 00:09:59    227s] ### Net info: unrouted nets: 0
[03/13 00:09:59    227s] ### Net info: re-extraction nets: 0
[03/13 00:09:59    227s] ### Net info: ignored nets: 0
[03/13 00:09:59    227s] ### Net info: skip routing nets: 0
[03/13 00:10:00    228s] #Processed 0 dirty instances, 0 dirty terms, 0 dirty fterms, 0 dirty pgterms, 0 misc dirty regions, 0 same cell-size swaps
[03/13 00:10:00    228s] #(0 insts marked dirty, reset pre-exisiting dirty flag on 0 insts, 0 nets marked need extraction)
[03/13 00:10:00    228s] ### Time Record (DB Import) is uninstalled.
[03/13 00:10:00    228s] #NanoRoute Version 19.17-s077_1 NR201130-0207/19_17-UB
[03/13 00:10:00    228s] #RTESIG:78da8d90c18ac23014455dcf573ca28b0a63cd4d9abe743b30db5164c66da91807a15a48
[03/13 00:10:00    228s] #       d2857f6f1197a5e9dbdec3e5bcbb5c1dbf0f2450e5e04d90cc35e8e7a024a0e5462ac95b
[03/13 00:10:00    228s] #       54f510fd7d898fe56ab7ff052a1297a60d4e50169dbf37fef1497d709e828bf17aff5fbf
[03/13 00:10:00    228s] #       416509b97c1d6597b66be238a70b8abe77949dbaae1d458c2a938865124d1fbbc12a443f
[03/13 00:10:00    228s] #       04a39835925ef21355d0da108adccc5037d58c3a2ed250a1380d95d0a91dc0486e050b90
[03/13 00:10:00    228s] #       b8b9f3b5bf4dcf055b9a74db9cff2c4f692d9e0ac8c2de
[03/13 00:10:00    228s] #
[03/13 00:10:00    228s] #Skip comparing routing design signature in db-snapshot flow
[03/13 00:10:00    228s] #RTESIG:78da8d914d6bc24014455df7573c461729d474ee7ce44db605b76d11752b11c722440333
[03/13 00:10:00    228s] #       9345ffbd410add844cdef61e0e97fb96abc3664b0275095e47c97c047d6e9504b45c4b25
[03/13 00:10:00    228s] #       f91df57188f61fe265b9fafade0135894bd3462fa8483edc9bf0fb467df481a24fe97aff
[03/13 00:10:00    228s] #       79fd03952394f279545cdaae49e39c369442efa938755d3b8a58556511c7249a3e7543ab
[03/13 00:10:00    228s] #       98c2108c62ce4a7a969f50416b4b30a59d51ddd633746cf290519c872ae8dc0ea88cf9ff
[03/13 00:10:00    228s] #       cfc412606447850348dcfcf9dadf323657d9bc6dce108ea76a2d1e32abcf91
[03/13 00:10:00    228s] #
[03/13 00:10:00    228s] ### Time Record (Global Routing) is installed.
[03/13 00:10:00    228s] ### Time Record (Global Routing) is uninstalled.
[03/13 00:10:01    228s] ### Time Record (Data Preparation) is installed.
[03/13 00:10:01    228s] #Start routing data preparation on Mon Mar 13 00:10:01 2023
[03/13 00:10:01    228s] #
[03/13 00:10:01    229s] #Minimum voltage of a net in the design = 0.000.
[03/13 00:10:01    229s] #Maximum voltage of a net in the design = 1.100.
[03/13 00:10:01    229s] #Voltage range [0.000 - 1.100] has 64559 nets.
[03/13 00:10:01    229s] #Voltage range [0.900 - 1.100] has 1 net.
[03/13 00:10:01    229s] #Voltage range [0.000 - 0.000] has 1 net.
[03/13 00:10:01    229s] ### Time Record (Cell Pin Access) is installed.
[03/13 00:10:01    229s] #Restoring pin access data from file /home/linux/ieng6/ee260bwi23/s1ding/260b_proj_step1/pnr/route.enc.dat/fullchip.apa ...
[03/13 00:10:01    229s] #Done restoring pin access data
[03/13 00:10:01    229s] #Initial pin access analysis.
[03/13 00:10:01    229s] #Detail pin access analysis.
[03/13 00:10:01    229s] ### Time Record (Cell Pin Access) is uninstalled.
[03/13 00:10:02    230s] # M1           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.18500
[03/13 00:10:02    230s] # M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[03/13 00:10:02    230s] # M3           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[03/13 00:10:02    230s] # M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[03/13 00:10:02    230s] # M5           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[03/13 00:10:02    230s] # M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[03/13 00:10:02    230s] # M7           H   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
[03/13 00:10:02    230s] # M8           V   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
[03/13 00:10:03    231s] #Regenerating Ggrids automatically.
[03/13 00:10:03    231s] #Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.20000.
[03/13 00:10:03    231s] #Using automatically generated G-grids.
[03/13 00:10:04    232s] #Done routing data preparation.
[03/13 00:10:04    232s] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1664.40 (MB), peak = 1732.78 (MB)
[03/13 00:10:04    232s] ### Time Record (Data Preparation) is uninstalled.
[03/13 00:10:04    232s] ### Time Record (Special Wire Merging) is installed.
[03/13 00:10:04    232s] #Merging special wires: starts on Mon Mar 13 00:10:04 2023 with memory = 1665.40 (MB), peak = 1732.78 (MB)
[03/13 00:10:04    232s] #
[03/13 00:10:04    232s] #Merging special wires: cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[03/13 00:10:04    232s] ### Time Record (Special Wire Merging) is uninstalled.
[03/13 00:10:04    232s] #Found 0 nets for post-route si or timing fixing.
[03/13 00:10:04    232s] #
[03/13 00:10:04    232s] #Finished routing data preparation on Mon Mar 13 00:10:04 2023
[03/13 00:10:04    232s] #
[03/13 00:10:04    232s] #Cpu time = 00:00:04
[03/13 00:10:04    232s] #Elapsed time = 00:00:04
[03/13 00:10:04    232s] #Increased memory = 50.03 (MB)
[03/13 00:10:04    232s] #Total memory = 1665.57 (MB)
[03/13 00:10:04    232s] #Peak memory = 1732.78 (MB)
[03/13 00:10:04    232s] #
[03/13 00:10:04    232s] ### Time Record (Global Routing) is installed.
[03/13 00:10:04    232s] #
[03/13 00:10:04    232s] #Start global routing on Mon Mar 13 00:10:04 2023
[03/13 00:10:04    232s] #
[03/13 00:10:04    232s] #
[03/13 00:10:04    232s] #Start global routing initialization on Mon Mar 13 00:10:04 2023
[03/13 00:10:04    232s] #
[03/13 00:10:04    232s] #WARNING (NRGR-22) Design is already detail routed.
[03/13 00:10:04    232s] ### Time Record (Global Routing) is uninstalled.
[03/13 00:10:05    233s] ### Time Record (Track Assignment) is installed.
[03/13 00:10:05    233s] ### Time Record (Track Assignment) is uninstalled.
[03/13 00:10:06    233s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[03/13 00:10:06    233s] #Cpu time = 00:00:05
[03/13 00:10:06    233s] #Elapsed time = 00:00:05
[03/13 00:10:06    233s] #Increased memory = 50.23 (MB)
[03/13 00:10:06    233s] #Total memory = 1665.71 (MB)
[03/13 00:10:06    233s] #Peak memory = 1732.78 (MB)
[03/13 00:10:06    233s] ### Time Record (Detail Routing) is installed.
[03/13 00:10:06    234s] ### max drc and si pitch = 7620 ( 3.81000 um) MT-safe pitch = 5660 ( 2.83000 um) patch pitch = 7200 ( 3.60000 um)
[03/13 00:10:07    235s] #
[03/13 00:10:07    235s] #Start Detail Routing..
[03/13 00:10:08    235s] #start initial detail routing ...
[03/13 00:10:08    235s] ### Design has 0 dirty nets, has valid drcs
[03/13 00:10:09    236s] #   number of violations = 52
[03/13 00:10:09    236s] #
[03/13 00:10:09    236s] #    By Layer and Type :
[03/13 00:10:09    236s] #	          SpacV   Totals
[03/13 00:10:09    236s] #	M1           52       52
[03/13 00:10:09    236s] #	Totals       52       52
[03/13 00:10:09    236s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1672.88 (MB), peak = 1732.78 (MB)
[03/13 00:10:10    238s] #start 1st optimization iteration ...
[03/13 00:10:13    241s] #   number of violations = 0
[03/13 00:10:13    241s] #    number of process antenna violations = 6
[03/13 00:10:13    241s] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1695.91 (MB), peak = 1732.78 (MB)
[03/13 00:10:14    242s] #Complete Detail Routing.
[03/13 00:10:14    242s] #Total number of nets with non-default rule or having extra spacing = 399
[03/13 00:10:14    242s] #Total wire length = 1345160 um.
[03/13 00:10:14    242s] #Total half perimeter of net bounding box = 1224913 um.
[03/13 00:10:14    242s] #Total wire length on LAYER M1 = 10491 um.
[03/13 00:10:14    242s] #Total wire length on LAYER M2 = 382559 um.
[03/13 00:10:14    242s] #Total wire length on LAYER M3 = 476905 um.
[03/13 00:10:14    242s] #Total wire length on LAYER M4 = 351172 um.
[03/13 00:10:14    242s] #Total wire length on LAYER M5 = 96785 um.
[03/13 00:10:14    242s] #Total wire length on LAYER M6 = 13762 um.
[03/13 00:10:14    242s] #Total wire length on LAYER M7 = 6609 um.
[03/13 00:10:14    242s] #Total wire length on LAYER M8 = 6877 um.
[03/13 00:10:14    242s] #Total number of vias = 430589
[03/13 00:10:14    242s] #Total number of multi-cut vias = 253569 ( 58.9%)
[03/13 00:10:14    242s] #Total number of single cut vias = 177020 ( 41.1%)
[03/13 00:10:14    242s] #Up-Via Summary (total 430589):
[03/13 00:10:14    242s] #                   single-cut          multi-cut      Total
[03/13 00:10:14    242s] #-----------------------------------------------------------
[03/13 00:10:14    242s] # M1            149086 ( 70.0%)     63982 ( 30.0%)     213068
[03/13 00:10:14    242s] # M2             22729 ( 13.6%)    144406 ( 86.4%)     167135
[03/13 00:10:14    242s] # M3              4456 ( 10.6%)     37453 ( 89.4%)      41909
[03/13 00:10:14    242s] # M4               492 (  7.9%)      5770 ( 92.1%)       6262
[03/13 00:10:14    242s] # M5                59 (  4.3%)      1314 ( 95.7%)       1373
[03/13 00:10:14    242s] # M6               117 ( 27.0%)       317 ( 73.0%)        434
[03/13 00:10:14    242s] # M7                81 ( 19.9%)       327 ( 80.1%)        408
[03/13 00:10:14    242s] #-----------------------------------------------------------
[03/13 00:10:14    242s] #               177020 ( 41.1%)    253569 ( 58.9%)     430589 
[03/13 00:10:14    242s] #
[03/13 00:10:14    242s] #Total number of DRC violations = 0
[03/13 00:10:14    242s] ### Time Record (Detail Routing) is uninstalled.
[03/13 00:10:14    242s] #Cpu time = 00:00:08
[03/13 00:10:14    242s] #Elapsed time = 00:00:08
[03/13 00:10:14    242s] #Increased memory = 19.77 (MB)
[03/13 00:10:14    242s] #Total memory = 1685.48 (MB)
[03/13 00:10:14    242s] #Peak memory = 1732.78 (MB)
[03/13 00:10:14    242s] ### Time Record (Antenna Fixing) is installed.
[03/13 00:10:14    242s] #
[03/13 00:10:14    242s] #start routing for process antenna violation fix ...
[03/13 00:10:15    243s] ### max drc and si pitch = 7620 ( 3.81000 um) MT-safe pitch = 5660 ( 2.83000 um) patch pitch = 7200 ( 3.60000 um)
[03/13 00:10:16    244s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1687.55 (MB), peak = 1732.78 (MB)
[03/13 00:10:16    244s] #
[03/13 00:10:16    244s] #Total number of nets with non-default rule or having extra spacing = 399
[03/13 00:10:16    244s] #Total wire length = 1345160 um.
[03/13 00:10:16    244s] #Total half perimeter of net bounding box = 1224913 um.
[03/13 00:10:16    244s] #Total wire length on LAYER M1 = 10491 um.
[03/13 00:10:16    244s] #Total wire length on LAYER M2 = 382559 um.
[03/13 00:10:16    244s] #Total wire length on LAYER M3 = 476905 um.
[03/13 00:10:16    244s] #Total wire length on LAYER M4 = 351172 um.
[03/13 00:10:16    244s] #Total wire length on LAYER M5 = 96785 um.
[03/13 00:10:16    244s] #Total wire length on LAYER M6 = 13762 um.
[03/13 00:10:16    244s] #Total wire length on LAYER M7 = 6609 um.
[03/13 00:10:16    244s] #Total wire length on LAYER M8 = 6877 um.
[03/13 00:10:16    244s] #Total number of vias = 430589
[03/13 00:10:16    244s] #Total number of multi-cut vias = 253569 ( 58.9%)
[03/13 00:10:16    244s] #Total number of single cut vias = 177020 ( 41.1%)
[03/13 00:10:16    244s] #Up-Via Summary (total 430589):
[03/13 00:10:16    244s] #                   single-cut          multi-cut      Total
[03/13 00:10:16    244s] #-----------------------------------------------------------
[03/13 00:10:16    244s] # M1            149086 ( 70.0%)     63982 ( 30.0%)     213068
[03/13 00:10:16    244s] # M2             22729 ( 13.6%)    144406 ( 86.4%)     167135
[03/13 00:10:16    244s] # M3              4456 ( 10.6%)     37453 ( 89.4%)      41909
[03/13 00:10:16    244s] # M4               492 (  7.9%)      5770 ( 92.1%)       6262
[03/13 00:10:16    244s] # M5                59 (  4.3%)      1314 ( 95.7%)       1373
[03/13 00:10:16    244s] # M6               117 ( 27.0%)       317 ( 73.0%)        434
[03/13 00:10:16    244s] # M7                81 ( 19.9%)       327 ( 80.1%)        408
[03/13 00:10:16    244s] #-----------------------------------------------------------
[03/13 00:10:16    244s] #               177020 ( 41.1%)    253569 ( 58.9%)     430589 
[03/13 00:10:16    244s] #
[03/13 00:10:16    244s] #Total number of DRC violations = 0
[03/13 00:10:16    244s] #Total number of net violated process antenna rule = 5
[03/13 00:10:16    244s] #
[03/13 00:10:18    246s] #
[03/13 00:10:18    246s] #Total number of nets with non-default rule or having extra spacing = 399
[03/13 00:10:18    246s] #Total wire length = 1345160 um.
[03/13 00:10:18    246s] #Total half perimeter of net bounding box = 1224913 um.
[03/13 00:10:18    246s] #Total wire length on LAYER M1 = 10491 um.
[03/13 00:10:18    246s] #Total wire length on LAYER M2 = 382559 um.
[03/13 00:10:18    246s] #Total wire length on LAYER M3 = 476905 um.
[03/13 00:10:18    246s] #Total wire length on LAYER M4 = 351172 um.
[03/13 00:10:18    246s] #Total wire length on LAYER M5 = 96785 um.
[03/13 00:10:18    246s] #Total wire length on LAYER M6 = 13762 um.
[03/13 00:10:18    246s] #Total wire length on LAYER M7 = 6609 um.
[03/13 00:10:18    246s] #Total wire length on LAYER M8 = 6877 um.
[03/13 00:10:18    246s] #Total number of vias = 430589
[03/13 00:10:18    246s] #Total number of multi-cut vias = 253569 ( 58.9%)
[03/13 00:10:18    246s] #Total number of single cut vias = 177020 ( 41.1%)
[03/13 00:10:18    246s] #Up-Via Summary (total 430589):
[03/13 00:10:18    246s] #                   single-cut          multi-cut      Total
[03/13 00:10:18    246s] #-----------------------------------------------------------
[03/13 00:10:18    246s] # M1            149086 ( 70.0%)     63982 ( 30.0%)     213068
[03/13 00:10:18    246s] # M2             22729 ( 13.6%)    144406 ( 86.4%)     167135
[03/13 00:10:18    246s] # M3              4456 ( 10.6%)     37453 ( 89.4%)      41909
[03/13 00:10:18    246s] # M4               492 (  7.9%)      5770 ( 92.1%)       6262
[03/13 00:10:18    246s] # M5                59 (  4.3%)      1314 ( 95.7%)       1373
[03/13 00:10:18    246s] # M6               117 ( 27.0%)       317 ( 73.0%)        434
[03/13 00:10:18    246s] # M7                81 ( 19.9%)       327 ( 80.1%)        408
[03/13 00:10:18    246s] #-----------------------------------------------------------
[03/13 00:10:18    246s] #               177020 ( 41.1%)    253569 ( 58.9%)     430589 
[03/13 00:10:18    246s] #
[03/13 00:10:18    246s] #Total number of DRC violations = 0
[03/13 00:10:18    246s] #Total number of process antenna violations = 7
[03/13 00:10:18    246s] #
[03/13 00:10:18    246s] ### Time Record (Antenna Fixing) is uninstalled.
[03/13 00:10:18    246s] #detailRoute Statistics:
[03/13 00:10:18    246s] #Cpu time = 00:00:12
[03/13 00:10:18    246s] #Elapsed time = 00:00:12
[03/13 00:10:18    246s] #Increased memory = 22.16 (MB)
[03/13 00:10:18    246s] #Total memory = 1687.87 (MB)
[03/13 00:10:18    246s] #Peak memory = 1732.78 (MB)
[03/13 00:10:18    246s] #Skip updating routing design signature in db-snapshot flow
[03/13 00:10:18    246s] ### Time Record (DB Export) is installed.
[03/13 00:10:20    247s] ### Time Record (DB Export) is uninstalled.
[03/13 00:10:20    247s] ### Time Record (Post Callback) is installed.
[03/13 00:10:20    248s] ### Time Record (Post Callback) is uninstalled.
[03/13 00:10:20    248s] #
[03/13 00:10:20    248s] #globalDetailRoute statistics:
[03/13 00:10:20    248s] #Cpu time = 00:00:24
[03/13 00:10:20    248s] #Elapsed time = 00:00:24
[03/13 00:10:20    248s] #Increased memory = -113.38 (MB)
[03/13 00:10:20    248s] #Total memory = 1580.10 (MB)
[03/13 00:10:20    248s] #Peak memory = 1732.78 (MB)
[03/13 00:10:20    248s] #Number of warnings = 1
[03/13 00:10:20    248s] #Total number of warnings = 1
[03/13 00:10:20    248s] #Number of fails = 0
[03/13 00:10:20    248s] #Total number of fails = 0
[03/13 00:10:20    248s] #Complete globalDetailRoute on Mon Mar 13 00:10:20 2023
[03/13 00:10:20    248s] #
[03/13 00:10:20    248s] ### Time Record (globalDetailRoute) is uninstalled.
[03/13 00:10:20    248s] ### 
[03/13 00:10:20    248s] ###   Scalability Statistics
[03/13 00:10:20    248s] ### 
[03/13 00:10:20    248s] ### --------------------------------+----------------+----------------+----------------+
[03/13 00:10:20    248s] ###   globalDetailRoute             |        cpu time|    elapsed time|     scalability|
[03/13 00:10:20    248s] ### --------------------------------+----------------+----------------+----------------+
[03/13 00:10:20    248s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[03/13 00:10:20    248s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[03/13 00:10:20    248s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[03/13 00:10:20    248s] ###   DB Import                     |        00:00:04|        00:00:04|             1.0|
[03/13 00:10:20    248s] ###   DB Export                     |        00:00:02|        00:00:02|             1.0|
[03/13 00:10:20    248s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[03/13 00:10:20    248s] ###   Special Wire Merging          |        00:00:00|        00:00:00|             1.0|
[03/13 00:10:20    248s] ###   Data Preparation              |        00:00:03|        00:00:03|             1.0|
[03/13 00:10:20    248s] ###   Global Routing                |        00:00:00|        00:00:00|             1.0|
[03/13 00:10:20    248s] ###   Track Assignment              |        00:00:00|        00:00:00|             1.0|
[03/13 00:10:20    248s] ###   Detail Routing                |        00:00:08|        00:00:08|             1.0|
[03/13 00:10:20    248s] ###   Antenna Fixing                |        00:00:04|        00:00:04|             1.0|
[03/13 00:10:20    248s] ###   Entire Command                |        00:00:24|        00:00:24|             1.0|
[03/13 00:10:20    248s] ### --------------------------------+----------------+----------------+----------------+
[03/13 00:10:20    248s] ### 
[03/13 00:10:20    248s] **optDesign ... cpu = 0:02:30, real = 0:02:28, mem = 1524.6M, totSessionCpu=0:04:08 **
[03/13 00:10:20    248s] -routeWithEco false                       # bool, default=false
[03/13 00:10:20    248s] -routeSelectedNetOnly false               # bool, default=false
[03/13 00:10:20    248s] -routeWithTimingDriven true               # bool, default=false, user setting
[03/13 00:10:20    248s] -routeWithSiDriven true                   # bool, default=false, user setting
[03/13 00:10:20    248s] New Signature Flow (restoreNanoRouteOptions) ....
[03/13 00:10:20    248s] **WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
[03/13 00:10:20    248s] Extraction called for design 'fullchip' of instances=60559 and nets=64561 using extraction engine 'postRoute' at effort level 'low' .
[03/13 00:10:20    248s] PostRoute (effortLevel low) RC Extraction called for design fullchip.
[03/13 00:10:20    248s] RC Extraction called in multi-corner(2) mode.
[03/13 00:10:20    248s] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/13 00:10:20    248s] Process corner(s) are loaded.
[03/13 00:10:20    248s]  Corner: Cmax
[03/13 00:10:20    248s]  Corner: Cmin
[03/13 00:10:20    248s] extractDetailRC Option : -outfile /tmp/innovus_temp_11513_ieng6-ece-18.ucsd.edu_s1ding_07wzPG/fullchip_11513_REC1FG.rcdb.d -maxResLength 200  -extended
[03/13 00:10:20    248s] RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
[03/13 00:10:20    248s]       RC Corner Indexes            0       1   
[03/13 00:10:20    248s] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/13 00:10:20    248s] Coupling Cap. Scaling Factor : 1.00000 1.00000 
[03/13 00:10:20    248s] Resistance Scaling Factor    : 1.00000 1.00000 
[03/13 00:10:20    248s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/13 00:10:20    248s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/13 00:10:20    248s] Shrink Factor                : 1.00000
[03/13 00:10:21    248s] LayerId::1 widthSet size::4
[03/13 00:10:21    248s] LayerId::2 widthSet size::4
[03/13 00:10:21    248s] LayerId::3 widthSet size::4
[03/13 00:10:21    248s] LayerId::4 widthSet size::4
[03/13 00:10:21    248s] LayerId::5 widthSet size::4
[03/13 00:10:21    248s] LayerId::6 widthSet size::4
[03/13 00:10:21    248s] LayerId::7 widthSet size::4
[03/13 00:10:21    248s] LayerId::8 widthSet size::4
[03/13 00:10:21    248s] Initializing multi-corner capacitance tables ... 
[03/13 00:10:21    248s] Initializing multi-corner resistance tables ...
[03/13 00:10:21    249s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.327060 ; uaWl: 0.985644 ; uaWlH: 0.336473 ; aWlH: 0.011201 ; Pmax: 0.849000 ; wcR: 0.636400 ; newSi: 0.089700 ; pMod: 81 ; 
[03/13 00:10:21    249s] Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1909.1M)
[03/13 00:10:21    249s] Creating parasitic data file '/tmp/innovus_temp_11513_ieng6-ece-18.ucsd.edu_s1ding_07wzPG/fullchip_11513_REC1FG.rcdb.d' for storing RC.
[03/13 00:10:22    250s] Extracted 10.0002% (CPU Time= 0:00:01.8  MEM= 1989.1M)
[03/13 00:10:22    250s] Extracted 20.0002% (CPU Time= 0:00:02.2  MEM= 1989.1M)
[03/13 00:10:23    251s] Extracted 30.0002% (CPU Time= 0:00:02.8  MEM= 1989.1M)
[03/13 00:10:23    251s] Extracted 40.0003% (CPU Time= 0:00:03.3  MEM= 1989.1M)
[03/13 00:10:25    253s] Extracted 50.0003% (CPU Time= 0:00:04.5  MEM= 1993.1M)
[03/13 00:10:27    255s] Extracted 60.0002% (CPU Time= 0:00:06.6  MEM= 1993.1M)
[03/13 00:10:27    255s] Extracted 70.0002% (CPU Time= 0:00:07.0  MEM= 1993.1M)
[03/13 00:10:28    256s] Extracted 80.0002% (CPU Time= 0:00:07.7  MEM= 1993.1M)
[03/13 00:10:28    256s] Extracted 90.0003% (CPU Time= 0:00:08.3  MEM= 1993.1M)
[03/13 00:10:30    258s] Extracted 100% (CPU Time= 0:00:10.3  MEM= 1993.1M)
[03/13 00:10:30    258s] Number of Extracted Resistors     : 1139996
[03/13 00:10:30    258s] Number of Extracted Ground Cap.   : 1131587
[03/13 00:10:30    258s] Number of Extracted Coupling Cap. : 1991392
[03/13 00:10:30    258s] Opening parasitic data file '/tmp/innovus_temp_11513_ieng6-ece-18.ucsd.edu_s1ding_07wzPG/fullchip_11513_REC1FG.rcdb.d' for reading (mem: 1969.094M)
[03/13 00:10:30    258s] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
[03/13 00:10:30    258s]  Corner: Cmax
[03/13 00:10:30    258s]  Corner: Cmin
[03/13 00:10:31    259s] Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 1969.1M)
[03/13 00:10:31    259s] Creating parasitic data file '/tmp/innovus_temp_11513_ieng6-ece-18.ucsd.edu_s1ding_07wzPG/fullchip_11513_REC1FG.rcdb_Filter.rcdb.d' for storing RC.
[03/13 00:10:31    260s] Closing parasitic data file '/tmp/innovus_temp_11513_ieng6-ece-18.ucsd.edu_s1ding_07wzPG/fullchip_11513_REC1FG.rcdb.d': 64332 access done (mem: 1969.094M)
[03/13 00:10:32    260s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1969.094M)
[03/13 00:10:32    260s] Opening parasitic data file '/tmp/innovus_temp_11513_ieng6-ece-18.ucsd.edu_s1ding_07wzPG/fullchip_11513_REC1FG.rcdb.d' for reading (mem: 1969.094M)
[03/13 00:10:32    260s] processing rcdb (/tmp/innovus_temp_11513_ieng6-ece-18.ucsd.edu_s1ding_07wzPG/fullchip_11513_REC1FG.rcdb.d) for hinst (top) of cell (fullchip);
[03/13 00:10:32    262s] Closing parasitic data file '/tmp/innovus_temp_11513_ieng6-ece-18.ucsd.edu_s1ding_07wzPG/fullchip_11513_REC1FG.rcdb.d': 0 access done (mem: 1969.094M)
[03/13 00:10:32    262s] Lumped Parasitic Loading Completed (total cpu=0:00:01.6, real=0:00:00.0, current mem=1969.094M)
[03/13 00:10:32    262s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:13.8  Real Time: 0:00:12.0  MEM: 1969.094M)
[03/13 00:10:32    262s] **optDesign ... cpu = 0:02:43, real = 0:02:40, mem = 1529.1M, totSessionCpu=0:04:22 **
[03/13 00:10:32    262s] Starting delay calculation for Setup views
[03/13 00:10:32    262s] Starting SI iteration 1 using Infinite Timing Windows
[03/13 00:10:33    262s] #################################################################################
[03/13 00:10:33    262s] # Design Stage: PostRoute
[03/13 00:10:33    262s] # Design Name: fullchip
[03/13 00:10:33    262s] # Design Mode: 65nm
[03/13 00:10:33    262s] # Analysis Mode: MMMC OCV 
[03/13 00:10:33    262s] # Parasitics Mode: SPEF/RCDB
[03/13 00:10:33    262s] # Signoff Settings: SI On 
[03/13 00:10:33    262s] #################################################################################
[03/13 00:10:35    265s] AAE_INFO: 1 threads acquired from CTE.
[03/13 00:10:35    265s] Setting infinite Tws ...
[03/13 00:10:35    265s] First Iteration Infinite Tw... 
[03/13 00:10:35    265s] Calculate early delays in OCV mode...
[03/13 00:10:35    265s] Calculate late delays in OCV mode...
[03/13 00:10:35    265s] Topological Sorting (REAL = 0:00:00.0, MEM = 1941.9M, InitMEM = 1932.6M)
[03/13 00:10:35    265s] Start delay calculation (fullDC) (1 T). (MEM=1941.88)
[03/13 00:10:36    265s] LayerId::1 widthSet size::4
[03/13 00:10:36    265s] LayerId::2 widthSet size::4
[03/13 00:10:36    265s] LayerId::3 widthSet size::4
[03/13 00:10:36    265s] LayerId::4 widthSet size::4
[03/13 00:10:36    265s] LayerId::5 widthSet size::4
[03/13 00:10:36    265s] LayerId::6 widthSet size::4
[03/13 00:10:36    265s] LayerId::7 widthSet size::4
[03/13 00:10:36    265s] LayerId::8 widthSet size::4
[03/13 00:10:36    265s] Initializing multi-corner capacitance tables ... 
[03/13 00:10:36    265s] Initializing multi-corner resistance tables ...
[03/13 00:10:36    265s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.327060 ; uaWl: 0.985644 ; uaWlH: 0.336473 ; aWlH: 0.011201 ; Pmax: 0.849000 ; wcR: 0.636400 ; newSi: 0.089700 ; pMod: 81 ; 
[03/13 00:10:37    266s] End AAE Lib Interpolated Model. (MEM=1953.49 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/13 00:10:37    266s] Opening parasitic data file '/tmp/innovus_temp_11513_ieng6-ece-18.ucsd.edu_s1ding_07wzPG/fullchip_11513_REC1FG.rcdb.d' for reading (mem: 1953.492M)
[03/13 00:10:37    266s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1953.5M)
[03/13 00:10:57    286s] Total number of fetched objects 64354
[03/13 00:10:57    286s] AAE_INFO-618: Total number of nets in the design is 64561,  99.7 percent of the nets selected for SI analysis
[03/13 00:10:57    287s] End Timing Check Calculation. (CPU Time=0:00:00.5, Real Time=0:00:00.0)
[03/13 00:10:57    287s] End delay calculation. (MEM=2001.18 CPU=0:00:19.8 REAL=0:00:19.0)
[03/13 00:10:57    287s] End delay calculation (fullDC). (MEM=2001.18 CPU=0:00:22.2 REAL=0:00:22.0)
[03/13 00:10:58    287s] *** CDM Built up (cpu=0:00:24.8  real=0:00:25.0  mem= 2001.2M) ***
[03/13 00:11:01    291s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2001.2M)
[03/13 00:11:01    291s] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/13 00:11:02    291s] Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:01.0, MEM = 2001.2M)
[03/13 00:11:02    291s] Starting SI iteration 2
[03/13 00:11:02    292s] Calculate early delays in OCV mode...
[03/13 00:11:02    292s] Calculate late delays in OCV mode...
[03/13 00:11:02    292s] Start delay calculation (fullDC) (1 T). (MEM=1972.29)
[03/13 00:11:03    292s] End AAE Lib Interpolated Model. (MEM=1972.29 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/13 00:11:10    300s] Glitch Analysis: View WC_VIEW -- Total Number of Nets Skipped = 0. 
[03/13 00:11:10    300s] Glitch Analysis: View WC_VIEW -- Total Number of Nets Analyzed = 64354. 
[03/13 00:11:10    300s] Total number of fetched objects 64354
[03/13 00:11:10    300s] AAE_INFO-618: Total number of nets in the design is 64561,  14.8 percent of the nets selected for SI analysis
[03/13 00:11:10    300s] End delay calculation. (MEM=1978.45 CPU=0:00:07.8 REAL=0:00:07.0)
[03/13 00:11:10    300s] End delay calculation (fullDC). (MEM=1978.45 CPU=0:00:08.1 REAL=0:00:08.0)
[03/13 00:11:10    300s] *** CDM Built up (cpu=0:00:08.2  real=0:00:08.0  mem= 1978.4M) ***
[03/13 00:11:15    305s] *** Done Building Timing Graph (cpu=0:00:43.2 real=0:00:43.0 totSessionCpu=0:05:05 mem=1978.4M)
[03/13 00:11:15    305s] End AAE Lib Interpolated Model. (MEM=1978.45 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/13 00:11:16    305s] ** Profile ** Start :  cpu=0:00:00.0, mem=1978.4M
[03/13 00:11:16    305s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1978.4M
[03/13 00:11:16    305s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.120, REAL:0.133, MEM:1978.4M
[03/13 00:11:16    305s] ** Profile ** Other data :  cpu=0:00:00.2, mem=1978.4M
[03/13 00:11:17    306s] ** Profile ** Overall slacks :  cpu=0:00:00.9, mem=1978.4M
[03/13 00:11:18    307s] ** Profile ** DRVs :  cpu=0:00:01.1, mem=1993.7M
[03/13 00:11:18    307s] 
------------------------------------------------------------
       Post-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.805  | -0.249  | -0.805  |
|           TNS (ns):|-494.475 |-372.409 |-122.066 |
|    Violating Paths:|  2916   |  2756   |   160   |
|          All Paths:|  22408  |  11054  |  16754  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 64.542%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1993.7M
[03/13 00:11:18    307s] **optDesign ... cpu = 0:03:29, real = 0:03:26, mem = 1735.7M, totSessionCpu=0:05:08 **
[03/13 00:11:18    307s] **optDesign ... cpu = 0:03:29, real = 0:03:26, mem = 1735.7M, totSessionCpu=0:05:08 **
[03/13 00:11:18    307s] Executing marking Critical Nets1
[03/13 00:11:18    308s] Latch borrow mode reset to max_borrow
[03/13 00:11:21    311s] <optDesign CMD> Restore Using all VT Cells
[03/13 00:11:21    311s] cleaningup cpe interface
[03/13 00:11:21    311s] Reported timing to dir ./timingReports
[03/13 00:11:21    311s] **optDesign ... cpu = 0:03:33, real = 0:03:29, mem = 1715.5M, totSessionCpu=0:05:11 **
[03/13 00:11:21    311s] End AAE Lib Interpolated Model. (MEM=1962.72 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/13 00:11:21    311s] Begin: glitch net info
[03/13 00:11:22    311s] glitch slack range: number of glitch nets
[03/13 00:11:22    311s] glitch slack < -0.32 : 0
[03/13 00:11:22    311s] -0.32 < glitch slack < -0.28 : 0
[03/13 00:11:22    311s] -0.28 < glitch slack < -0.24 : 0
[03/13 00:11:22    311s] -0.24 < glitch slack < -0.2 : 0
[03/13 00:11:22    311s] -0.2 < glitch slack < -0.16 : 0
[03/13 00:11:22    311s] -0.16 < glitch slack < -0.12 : 0
[03/13 00:11:22    311s] -0.12 < glitch slack < -0.08 : 0
[03/13 00:11:22    311s] -0.08 < glitch slack < -0.04 : 0
[03/13 00:11:22    311s] -0.04 < glitch slack : 0
[03/13 00:11:22    311s] End: glitch net info
[03/13 00:11:22    311s] ** Profile ** Start :  cpu=0:00:00.0, mem=1962.7M
[03/13 00:11:22    311s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1962.7M
[03/13 00:11:22    311s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.100, REAL:0.100, MEM:1962.7M
[03/13 00:11:22    311s] ** Profile ** Other data :  cpu=0:00:00.2, mem=1962.7M
[03/13 00:11:23    312s] ** Profile ** Overall slacks :  cpu=0:00:00.9, mem=1972.7M
[03/13 00:11:23    313s] ** Profile ** Total reports :  cpu=0:00:00.5, mem=1964.7M
[03/13 00:11:27    315s] ** Profile ** DRVs :  cpu=0:00:02.2, mem=1962.7M
[03/13 00:11:27    315s] 
------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.805  | -0.249  | -0.805  |
|           TNS (ns):|-494.475 |-372.409 |-122.066 |
|    Violating Paths:|  2916   |  2756   |   160   |
|          All Paths:|  22408  |  11054  |  16754  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 64.542%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1962.7M
[03/13 00:11:27    315s] **optDesign ... cpu = 0:03:37, real = 0:03:35, mem = 1719.1M, totSessionCpu=0:05:16 **
[03/13 00:11:27    315s]  ReSet Options after AAE Based Opt flow 
[03/13 00:11:27    315s] Opt: RC extraction mode changed to 'detail'
[03/13 00:11:27    315s] *** Finished optDesign ***
[03/13 00:11:27    315s] cleaningup cpe interface
[03/13 00:11:27    315s] cleaningup cpe interface
[03/13 00:11:27    315s] Info: pop threads available for lower-level modules during optimization.
[03/13 00:11:27    315s] Deleting Lib Analyzer.
[03/13 00:11:27    315s] Info: Destroy the CCOpt slew target map.
[03/13 00:11:27    315s] clean pInstBBox. size 0
[03/13 00:11:27    315s] Removing temporary dont_use automatically set for cells with technology sites with no row.
[03/13 00:11:27    315s] All LLGs are deleted
[03/13 00:11:27    315s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1962.7M
[03/13 00:11:27    315s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1957.6M
[03/13 00:11:27    315s] 
[03/13 00:11:27    315s] =============================================================================================
[03/13 00:11:27    315s]  Final TAT Report for optDesign
[03/13 00:11:27    315s] =============================================================================================
[03/13 00:11:27    315s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/13 00:11:27    315s] ---------------------------------------------------------------------------------------------
[03/13 00:11:27    315s] [ DrvOpt                 ]      1   0:00:11.0  (   5.2 % )     0:00:11.0 /  0:00:11.0    1.0
[03/13 00:11:27    315s] [ ClockDrv               ]      1   0:00:06.7  (   3.2 % )     0:00:06.7 /  0:00:06.7    1.0
[03/13 00:11:27    315s] [ ViewPruning            ]      4   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/13 00:11:27    315s] [ CheckPlace             ]      1   0:00:00.5  (   0.2 % )     0:00:00.5 /  0:00:00.5    1.0
[03/13 00:11:27    315s] [ RefinePlace            ]      1   0:00:02.1  (   1.0 % )     0:00:02.1 /  0:00:02.1    1.0
[03/13 00:11:27    315s] [ EcoRoute               ]      1   0:00:23.7  (  11.2 % )     0:00:23.7 /  0:00:23.9    1.0
[03/13 00:11:27    315s] [ ExtractRC              ]      2   0:00:23.4  (  11.0 % )     0:00:23.4 /  0:00:26.5    1.1
[03/13 00:11:27    315s] [ TimingUpdate           ]     12   0:00:16.7  (   7.9 % )     0:01:30.6 /  0:01:31.0    1.0
[03/13 00:11:27    315s] [ FullDelayCalc          ]      2   0:01:13.8  (  34.8 % )     0:01:13.8 /  0:01:14.3    1.0
[03/13 00:11:27    315s] [ OptSummaryReport       ]      5   0:00:01.1  (   0.5 % )     0:00:13.6 /  0:00:12.6    0.9
[03/13 00:11:27    315s] [ TimingReport           ]      5   0:00:04.6  (   2.2 % )     0:00:04.6 /  0:00:04.6    1.0
[03/13 00:11:27    315s] [ DrvReport              ]      5   0:00:07.3  (   3.4 % )     0:00:07.3 /  0:00:06.3    0.9
[03/13 00:11:27    315s] [ GenerateReports        ]      1   0:00:00.5  (   0.2 % )     0:00:00.5 /  0:00:00.5    1.0
[03/13 00:11:27    315s] [ PropagateActivity      ]      1   0:00:23.5  (  11.1 % )     0:00:23.5 /  0:00:23.5    1.0
[03/13 00:11:27    315s] [ MISC                   ]          0:00:17.5  (   8.3 % )     0:00:17.5 /  0:00:17.5    1.0
[03/13 00:11:27    315s] ---------------------------------------------------------------------------------------------
[03/13 00:11:27    315s]  optDesign TOTAL                    0:03:32.4  ( 100.0 % )     0:03:32.4 /  0:03:35.2    1.0
[03/13 00:11:27    315s] ---------------------------------------------------------------------------------------------
[03/13 00:11:27    315s] 
[03/13 00:11:27    315s] Deleting Cell Server ...
[03/13 00:11:53    321s] <CMD> verifyGeometry
[03/13 00:11:53    321s]  *** Starting Verify Geometry (MEM: 1957.6) ***
[03/13 00:11:53    321s] 
[03/13 00:11:53    321s] **WARN: (IMPVFG-257):	verifyGeometry command is replaced by verify_drc command. It still works in this release but will be removed in future release. Please update your script to use the new command.
[03/13 00:11:53    321s]   VERIFY GEOMETRY ...... Starting Verification
[03/13 00:11:53    321s]   VERIFY GEOMETRY ...... Initializing
[03/13 00:11:53    321s]   VERIFY GEOMETRY ...... Deleting Existing Violations
[03/13 00:11:53    321s]   VERIFY GEOMETRY ...... Creating Sub-Areas
[03/13 00:11:53    321s]                   ...... bin size: 2880
[03/13 00:11:53    321s]   VERIFY GEOMETRY ...... SubArea : 1 of 16
[03/13 00:11:55    323s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/13 00:11:55    323s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/13 00:11:55    323s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/13 00:11:55    323s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/13 00:11:55    323s]   VERIFY GEOMETRY ...... Sub-Area : 1 complete 0 Viols. 0 Wrngs.
[03/13 00:11:55    323s]   VERIFY GEOMETRY ...... SubArea : 2 of 16
[03/13 00:11:58    326s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/13 00:11:58    326s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/13 00:11:58    326s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/13 00:11:58    326s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/13 00:11:58    326s]   VERIFY GEOMETRY ...... Sub-Area : 2 complete 0 Viols. 0 Wrngs.
[03/13 00:11:58    326s]   VERIFY GEOMETRY ...... SubArea : 3 of 16
[03/13 00:12:01    328s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/13 00:12:01    328s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/13 00:12:01    328s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/13 00:12:01    328s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/13 00:12:01    328s]   VERIFY GEOMETRY ...... Sub-Area : 3 complete 0 Viols. 0 Wrngs.
[03/13 00:12:01    328s]   VERIFY GEOMETRY ...... SubArea : 4 of 16
[03/13 00:12:02    330s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/13 00:12:02    330s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/13 00:12:02    330s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/13 00:12:02    330s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/13 00:12:02    330s]   VERIFY GEOMETRY ...... Sub-Area : 4 complete 0 Viols. 0 Wrngs.
[03/13 00:12:02    330s]   VERIFY GEOMETRY ...... SubArea : 5 of 16
[03/13 00:12:04    332s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/13 00:12:04    332s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/13 00:12:04    332s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/13 00:12:04    332s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/13 00:12:04    332s]   VERIFY GEOMETRY ...... Sub-Area : 5 complete 0 Viols. 0 Wrngs.
[03/13 00:12:04    332s]   VERIFY GEOMETRY ...... SubArea : 6 of 16
[03/13 00:12:08    335s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/13 00:12:08    335s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/13 00:12:08    335s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/13 00:12:08    335s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/13 00:12:08    335s]   VERIFY GEOMETRY ...... Sub-Area : 6 complete 0 Viols. 0 Wrngs.
[03/13 00:12:08    335s]   VERIFY GEOMETRY ...... SubArea : 7 of 16
[03/13 00:12:10    338s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/13 00:12:10    338s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/13 00:12:10    338s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/13 00:12:10    338s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/13 00:12:10    338s]   VERIFY GEOMETRY ...... Sub-Area : 7 complete 0 Viols. 0 Wrngs.
[03/13 00:12:10    338s]   VERIFY GEOMETRY ...... SubArea : 8 of 16
[03/13 00:12:12    340s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/13 00:12:12    340s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/13 00:12:12    340s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/13 00:12:12    340s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/13 00:12:13    340s]   VERIFY GEOMETRY ...... Sub-Area : 8 complete 0 Viols. 0 Wrngs.
[03/13 00:12:13    340s]   VERIFY GEOMETRY ...... SubArea : 9 of 16
[03/13 00:12:14    341s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/13 00:12:14    341s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/13 00:12:14    341s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/13 00:12:14    341s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/13 00:12:14    342s]   VERIFY GEOMETRY ...... Sub-Area : 9 complete 0 Viols. 0 Wrngs.
[03/13 00:12:14    342s]   VERIFY GEOMETRY ...... SubArea : 10 of 16
[03/13 00:12:17    345s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/13 00:12:17    345s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/13 00:12:17    345s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/13 00:12:17    345s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/13 00:12:17    345s]   VERIFY GEOMETRY ...... Sub-Area : 10 complete 0 Viols. 0 Wrngs.
[03/13 00:12:17    345s]   VERIFY GEOMETRY ...... SubArea : 11 of 16
[03/13 00:12:20    348s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/13 00:12:20    348s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/13 00:12:20    348s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/13 00:12:20    348s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/13 00:12:20    348s]   VERIFY GEOMETRY ...... Sub-Area : 11 complete 0 Viols. 0 Wrngs.
[03/13 00:12:20    348s]   VERIFY GEOMETRY ...... SubArea : 12 of 16
[03/13 00:12:23    351s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/13 00:12:23    351s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/13 00:12:23    351s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/13 00:12:23    351s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/13 00:12:23    351s]   VERIFY GEOMETRY ...... Sub-Area : 12 complete 0 Viols. 0 Wrngs.
[03/13 00:12:23    351s]   VERIFY GEOMETRY ...... SubArea : 13 of 16
[03/13 00:12:23    351s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/13 00:12:23    351s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/13 00:12:23    351s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/13 00:12:23    351s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/13 00:12:23    351s]   VERIFY GEOMETRY ...... Sub-Area : 13 complete 0 Viols. 0 Wrngs.
[03/13 00:12:23    351s]   VERIFY GEOMETRY ...... SubArea : 14 of 16
[03/13 00:12:24    352s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/13 00:12:24    352s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/13 00:12:24    352s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/13 00:12:24    352s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/13 00:12:24    352s]   VERIFY GEOMETRY ...... Sub-Area : 14 complete 0 Viols. 0 Wrngs.
[03/13 00:12:24    352s]   VERIFY GEOMETRY ...... SubArea : 15 of 16
[03/13 00:12:25    353s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/13 00:12:25    353s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/13 00:12:25    353s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/13 00:12:25    353s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/13 00:12:25    353s]   VERIFY GEOMETRY ...... Sub-Area : 15 complete 0 Viols. 0 Wrngs.
[03/13 00:12:25    353s]   VERIFY GEOMETRY ...... SubArea : 16 of 16
[03/13 00:12:26    353s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/13 00:12:26    353s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/13 00:12:26    353s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/13 00:12:26    353s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/13 00:12:26    353s]   VERIFY GEOMETRY ...... Sub-Area : 16 complete 0 Viols. 0 Wrngs.
[03/13 00:12:26    353s] VG: elapsed time: 33.00
[03/13 00:12:26    353s] Begin Summary ...
[03/13 00:12:26    353s]   Cells       : 0
[03/13 00:12:26    353s]   SameNet     : 0
[03/13 00:12:26    353s]   Wiring      : 0
[03/13 00:12:26    353s]   Antenna     : 0
[03/13 00:12:26    353s]   Short       : 0
[03/13 00:12:26    353s]   Overlap     : 0
[03/13 00:12:26    353s] End Summary
[03/13 00:12:26    353s] 
[03/13 00:12:26    353s]   Verification Complete : 0 Viols.  0 Wrngs.
[03/13 00:12:26    353s] 
[03/13 00:12:26    353s] **********End: VERIFY GEOMETRY**********
[03/13 00:12:26    353s]  *** verify geometry (CPU: 0:00:32.8  MEM: 176.3M)
[03/13 00:12:26    353s] 
[03/13 00:12:26    354s] <CMD> zoomBox -1459.13000 -403.18250 1752.23200 832.15000
[03/13 00:12:31    355s] <CMD> verifyConnectivity
[03/13 00:12:31    355s] VERIFY_CONNECTIVITY use new engine.
[03/13 00:12:31    355s] 
[03/13 00:12:31    355s] ******** Start: VERIFY CONNECTIVITY ********
[03/13 00:12:31    355s] Start Time: Mon Mar 13 00:12:31 2023
[03/13 00:12:31    355s] 
[03/13 00:12:31    355s] Design Name: fullchip
[03/13 00:12:31    355s] Database Units: 2000
[03/13 00:12:31    355s] Design Boundary: (0.0000, 0.0000) (693.2000, 689.6000)
[03/13 00:12:31    355s] Error Limit = 1000; Warning Limit = 50
[03/13 00:12:31    355s] Check all nets
[03/13 00:12:32    355s] **** 00:12:32 **** Processed 5000 nets.
[03/13 00:12:32    355s] **** 00:12:32 **** Processed 10000 nets.
[03/13 00:12:32    356s] **** 00:12:32 **** Processed 15000 nets.
[03/13 00:12:32    356s] **** 00:12:32 **** Processed 20000 nets.
[03/13 00:12:33    356s] **** 00:12:33 **** Processed 25000 nets.
[03/13 00:12:33    356s] **** 00:12:33 **** Processed 30000 nets.
[03/13 00:12:33    356s] **** 00:12:33 **** Processed 35000 nets.
[03/13 00:12:33    357s] **** 00:12:33 **** Processed 40000 nets.
[03/13 00:12:33    357s] **** 00:12:33 **** Processed 45000 nets.
[03/13 00:12:34    357s] **** 00:12:34 **** Processed 50000 nets.
[03/13 00:12:34    357s] **** 00:12:34 **** Processed 55000 nets.
[03/13 00:12:34    358s] **** 00:12:34 **** Processed 60000 nets.
[03/13 00:12:35    359s] 
[03/13 00:12:35    359s] Begin Summary 
[03/13 00:12:35    359s]   Found no problems or warnings.
[03/13 00:12:35    359s] End Summary
[03/13 00:12:35    359s] 
[03/13 00:12:35    359s] End Time: Mon Mar 13 00:12:35 2023
[03/13 00:12:35    359s] Time Elapsed: 0:00:04.0
[03/13 00:12:35    359s] 
[03/13 00:12:35    359s] ******** End: VERIFY CONNECTIVITY ********
[03/13 00:12:35    359s]   Verification Complete : 0 Viols.  0 Wrngs.
[03/13 00:12:35    359s]   (CPU Time: 0:00:03.9  MEM: -0.930M)
[03/13 00:12:35    359s] 
[03/13 00:14:41    382s] <CMD> streamOut ./outputGenerated//fullchip.gds2
[03/13 00:14:41    382s] ** NOTE: Created directory path './outputGenerated/' for file './outputGenerated//fullchip.gds2'.
[03/13 00:14:41    382s] Parse map file...
[03/13 00:14:41    382s] Writing GDSII file ...
[03/13 00:14:41    382s] 	****** db unit per micron = 2000 ******
[03/13 00:14:41    382s] 	****** output gds2 file unit per micron = 2000 ******
[03/13 00:14:41    382s] 	****** unit scaling factor = 1 ******
[03/13 00:14:41    382s] Output for instance
[03/13 00:14:41    383s] Output for bump
[03/13 00:14:41    383s] Output for physical terminals
[03/13 00:14:41    383s] Output for logical terminals
[03/13 00:14:41    383s] Output for regular nets
[03/13 00:14:42    384s] Output for special nets and metal fills
[03/13 00:14:42    384s] Output for via structure generation
[03/13 00:14:42    384s] Statistics for GDS generated (version 3)
[03/13 00:14:42    384s] ----------------------------------------
[03/13 00:14:42    384s] Stream Out Layer Mapping Information:
[03/13 00:14:42    384s] GDS Layer Number          GDS Layer Name
[03/13 00:14:42    384s] ----------------------------------------
[03/13 00:14:42    384s]     170                             COMP
[03/13 00:14:42    384s]     171                          DIEAREA
[03/13 00:14:42    384s]     8                                 M1
[03/13 00:14:42    384s]     9                                 M1
[03/13 00:14:42    384s]     10                                M1
[03/13 00:14:42    384s]     11                                M1
[03/13 00:14:42    384s]     14                                M1
[03/13 00:14:42    384s]     12                                M1
[03/13 00:14:42    384s]     13                                M1
[03/13 00:14:42    384s]     15                                M1
[03/13 00:14:42    384s]     16                                M1
[03/13 00:14:42    384s]     17                                M1
[03/13 00:14:42    384s]     29                                M2
[03/13 00:14:42    384s]     30                                M2
[03/13 00:14:42    384s]     31                                M2
[03/13 00:14:42    384s]     32                                M2
[03/13 00:14:42    384s]     35                                M2
[03/13 00:14:42    384s]     33                                M2
[03/13 00:14:42    384s]     34                                M2
[03/13 00:14:42    384s]     36                                M2
[03/13 00:14:42    384s]     37                                M2
[03/13 00:14:42    384s]     38                                M2
[03/13 00:14:42    384s]     50                                M3
[03/13 00:14:42    384s]     51                                M3
[03/13 00:14:42    384s]     52                                M3
[03/13 00:14:42    384s]     53                                M3
[03/13 00:14:42    384s]     56                                M3
[03/13 00:14:42    384s]     54                                M3
[03/13 00:14:42    384s]     55                                M3
[03/13 00:14:42    384s]     57                                M3
[03/13 00:14:42    384s]     58                                M3
[03/13 00:14:42    384s]     59                                M3
[03/13 00:14:42    384s]     71                                M4
[03/13 00:14:42    384s]     72                                M4
[03/13 00:14:42    384s]     73                                M4
[03/13 00:14:42    384s]     74                                M4
[03/13 00:14:42    384s]     77                                M4
[03/13 00:14:42    384s]     75                                M4
[03/13 00:14:42    384s]     76                                M4
[03/13 00:14:42    384s]     78                                M4
[03/13 00:14:42    384s]     79                                M4
[03/13 00:14:42    384s]     80                                M4
[03/13 00:14:42    384s]     92                                M5
[03/13 00:14:42    384s]     93                                M5
[03/13 00:14:42    384s]     94                                M5
[03/13 00:14:42    384s]     95                                M5
[03/13 00:14:42    384s]     98                                M5
[03/13 00:14:42    384s]     96                                M5
[03/13 00:14:42    384s]     97                                M5
[03/13 00:14:42    384s]     99                                M5
[03/13 00:14:42    384s]     100                               M5
[03/13 00:14:42    384s]     101                               M5
[03/13 00:14:42    384s]     113                               M6
[03/13 00:14:42    384s]     114                               M6
[03/13 00:14:42    384s]     115                               M6
[03/13 00:14:42    384s]     116                               M6
[03/13 00:14:42    384s]     119                               M6
[03/13 00:14:42    384s]     117                               M6
[03/13 00:14:42    384s]     118                               M6
[03/13 00:14:42    384s]     120                               M6
[03/13 00:14:42    384s]     121                               M6
[03/13 00:14:42    384s]     122                               M6
[03/13 00:14:42    384s]     134                               M7
[03/13 00:14:42    384s]     135                               M7
[03/13 00:14:42    384s]     136                               M7
[03/13 00:14:42    384s]     137                               M7
[03/13 00:14:42    384s]     140                               M7
[03/13 00:14:42    384s]     138                               M7
[03/13 00:14:42    384s]     139                               M7
[03/13 00:14:42    384s]     141                               M7
[03/13 00:14:42    384s]     142                               M7
[03/13 00:14:42    384s]     143                               M7
[03/13 00:14:42    384s]     155                               M8
[03/13 00:14:42    384s]     156                               M8
[03/13 00:14:42    384s]     157                               M8
[03/13 00:14:42    384s]     158                               M8
[03/13 00:14:42    384s]     161                               M8
[03/13 00:14:42    384s]     159                               M8
[03/13 00:14:42    384s]     160                               M8
[03/13 00:14:42    384s]     162                               M8
[03/13 00:14:42    384s]     163                               M8
[03/13 00:14:42    384s]     164                               M8
[03/13 00:14:42    384s]     1                                 CO
[03/13 00:14:42    384s]     2                                 CO
[03/13 00:14:42    384s]     5                                 CO
[03/13 00:14:42    384s]     3                                 CO
[03/13 00:14:42    384s]     4                                 CO
[03/13 00:14:42    384s]     6                                 CO
[03/13 00:14:42    384s]     7                                 CO
[03/13 00:14:42    384s]     22                              VIA1
[03/13 00:14:42    384s]     23                              VIA1
[03/13 00:14:42    384s]     26                              VIA1
[03/13 00:14:42    384s]     24                              VIA1
[03/13 00:14:42    384s]     25                              VIA1
[03/13 00:14:42    384s]     27                              VIA1
[03/13 00:14:42    384s]     28                              VIA1
[03/13 00:14:42    384s]     43                              VIA2
[03/13 00:14:42    384s]     44                              VIA2
[03/13 00:14:42    384s]     47                              VIA2
[03/13 00:14:42    384s]     45                              VIA2
[03/13 00:14:42    384s]     46                              VIA2
[03/13 00:14:42    384s]     48                              VIA2
[03/13 00:14:42    384s]     49                              VIA2
[03/13 00:14:42    384s]     64                              VIA3
[03/13 00:14:42    384s]     65                              VIA3
[03/13 00:14:42    384s]     68                              VIA3
[03/13 00:14:42    384s]     66                              VIA3
[03/13 00:14:42    384s]     67                              VIA3
[03/13 00:14:42    384s]     69                              VIA3
[03/13 00:14:42    384s]     70                              VIA3
[03/13 00:14:42    384s]     85                              VIA4
[03/13 00:14:42    384s]     86                              VIA4
[03/13 00:14:42    384s]     89                              VIA4
[03/13 00:14:42    384s]     87                              VIA4
[03/13 00:14:42    384s]     88                              VIA4
[03/13 00:14:42    384s]     90                              VIA4
[03/13 00:14:42    384s]     91                              VIA4
[03/13 00:14:42    384s]     106                             VIA5
[03/13 00:14:42    384s]     107                             VIA5
[03/13 00:14:42    384s]     110                             VIA5
[03/13 00:14:42    384s]     108                             VIA5
[03/13 00:14:42    384s]     109                             VIA5
[03/13 00:14:42    384s]     111                             VIA5
[03/13 00:14:42    384s]     112                             VIA5
[03/13 00:14:42    384s]     127                             VIA6
[03/13 00:14:42    384s]     128                             VIA6
[03/13 00:14:42    384s]     131                             VIA6
[03/13 00:14:42    384s]     129                             VIA6
[03/13 00:14:42    384s]     130                             VIA6
[03/13 00:14:42    384s]     132                             VIA6
[03/13 00:14:42    384s]     133                             VIA6
[03/13 00:14:42    384s]     148                             VIA7
[03/13 00:14:42    384s]     149                             VIA7
[03/13 00:14:42    384s]     152                             VIA7
[03/13 00:14:42    384s]     150                             VIA7
[03/13 00:14:42    384s]     151                             VIA7
[03/13 00:14:42    384s]     153                             VIA7
[03/13 00:14:42    384s]     154                             VIA7
[03/13 00:14:42    384s]     18                                M1
[03/13 00:14:42    384s]     19                                M1
[03/13 00:14:42    384s]     20                                M1
[03/13 00:14:42    384s]     21                                M1
[03/13 00:14:42    384s]     39                                M2
[03/13 00:14:42    384s]     40                                M2
[03/13 00:14:42    384s]     41                                M2
[03/13 00:14:42    384s]     42                                M2
[03/13 00:14:42    384s]     60                                M3
[03/13 00:14:42    384s]     61                                M3
[03/13 00:14:42    384s]     62                                M3
[03/13 00:14:42    384s]     63                                M3
[03/13 00:14:42    384s]     81                                M4
[03/13 00:14:42    384s]     82                                M4
[03/13 00:14:42    384s]     83                                M4
[03/13 00:14:42    384s]     84                                M4
[03/13 00:14:42    384s]     102                               M5
[03/13 00:14:42    384s]     103                               M5
[03/13 00:14:42    384s]     104                               M5
[03/13 00:14:42    384s]     105                               M5
[03/13 00:14:42    384s]     123                               M6
[03/13 00:14:42    384s]     124                               M6
[03/13 00:14:42    384s]     125                               M6
[03/13 00:14:42    384s]     126                               M6
[03/13 00:14:42    384s]     144                               M7
[03/13 00:14:42    384s]     145                               M7
[03/13 00:14:42    384s]     146                               M7
[03/13 00:14:42    384s]     147                               M7
[03/13 00:14:42    384s]     165                               M8
[03/13 00:14:42    384s]     166                               M8
[03/13 00:14:42    384s]     167                               M8
[03/13 00:14:42    384s]     168                               M8
[03/13 00:14:42    384s] 
[03/13 00:14:42    384s] 
[03/13 00:14:42    384s] Stream Out Information Processed for GDS version 3:
[03/13 00:14:42    384s] Units: 2000 DBU
[03/13 00:14:42    384s] 
[03/13 00:14:42    384s] Object                             Count
[03/13 00:14:42    384s] ----------------------------------------
[03/13 00:14:42    384s] Instances                          60559
[03/13 00:14:42    384s] 
[03/13 00:14:42    384s] Ports/Pins                           331
[03/13 00:14:42    384s]     metal layer M2                   184
[03/13 00:14:42    384s]     metal layer M3                   147
[03/13 00:14:42    384s] 
[03/13 00:14:42    384s] Nets                              708361
[03/13 00:14:42    384s]     metal layer M1                 15111
[03/13 00:14:42    384s]     metal layer M2                387752
[03/13 00:14:42    384s]     metal layer M3                221801
[03/13 00:14:42    384s]     metal layer M4                 72938
[03/13 00:14:42    384s]     metal layer M5                  8285
[03/13 00:14:42    384s]     metal layer M6                  1477
[03/13 00:14:42    384s]     metal layer M7                   677
[03/13 00:14:42    384s]     metal layer M8                   320
[03/13 00:14:42    384s] 
[03/13 00:14:42    384s]     Via Instances                 430589
[03/13 00:14:42    384s] 
[03/13 00:14:42    384s] Special Nets                        1131
[03/13 00:14:42    384s]     metal layer M1                  1123
[03/13 00:14:42    384s]     metal layer M2                     4
[03/13 00:14:42    384s]     metal layer M4                     4
[03/13 00:14:42    384s] 
[03/13 00:14:42    384s]     Via Instances                   3016
[03/13 00:14:42    384s] 
[03/13 00:14:42    384s] Metal Fills                            0
[03/13 00:14:42    384s] 
[03/13 00:14:42    384s]     Via Instances                      0
[03/13 00:14:42    384s] 
[03/13 00:14:42    384s] Metal FillOPCs                         0
[03/13 00:14:42    384s] 
[03/13 00:14:42    384s]     Via Instances                      0
[03/13 00:14:42    384s] 
[03/13 00:14:42    384s] Metal FillDRCs                         0
[03/13 00:14:42    384s] 
[03/13 00:14:42    384s]     Via Instances                      0
[03/13 00:14:42    384s] 
[03/13 00:14:42    384s] Text                               64665
[03/13 00:14:42    384s]     metal layer M1                  3720
[03/13 00:14:42    384s]     metal layer M2                 44599
[03/13 00:14:42    384s]     metal layer M3                 14795
[03/13 00:14:42    384s]     metal layer M4                  1369
[03/13 00:14:42    384s]     metal layer M5                   136
[03/13 00:14:42    384s]     metal layer M6                    30
[03/13 00:14:42    384s]     metal layer M7                    16
[03/13 00:14:42    384s] 
[03/13 00:14:42    384s] 
[03/13 00:14:42    384s] Blockages                              0
[03/13 00:14:42    384s] 
[03/13 00:14:42    384s] 
[03/13 00:14:42    384s] Custom Text                            0
[03/13 00:14:42    384s] 
[03/13 00:14:42    384s] 
[03/13 00:14:42    384s] Custom Box                             0
[03/13 00:14:42    384s] 
[03/13 00:14:42    384s] Trim Metal                             0
[03/13 00:14:42    384s] 
[03/13 00:14:43    384s] ######Streamout is finished!
[03/13 00:14:43    384s] <CMD> write_lef_abstract ./outputGenerated//fullchip.lef
[03/13 00:14:43    384s] <CMD> defOut -netlist -routing ./outputGenerated//fullchip.def
[03/13 00:14:43    384s] Writing DEF file './outputGenerated//fullchip.def', current time is Mon Mar 13 00:14:43 2023 ...
[03/13 00:14:43    384s] unitPerMicron=2000, dbgMicronPerDBU=0.000500, unitPerDBU=1.000000
[03/13 00:14:45    386s] DEF file './outputGenerated//fullchip.def' is written, current time is Mon Mar 13 00:14:45 2023 ...
[03/13 00:14:45    386s] <CMD> saveNetlist ./outputGenerated//fullchip.pnr.v
[03/13 00:14:45    386s] Writing Netlist "./outputGenerated//fullchip.pnr.v" ...
[03/13 00:14:45    386s] <CMD> setAnalysisMode -setup
[03/13 00:14:45    386s] **WARN: (IMPTCM-70):	Option "-setup" for command setAnalysisMode is obsolete and has been replaced by "-checkType setup". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-checkType setup".
[03/13 00:14:45    386s] <CMD> set_analysis_view -setup WC_VIEW -hold WC_VIEW
[03/13 00:14:47    388s] Extraction setup Started 
[03/13 00:14:47    388s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[03/13 00:14:47    388s] Reading Capacitance Table File /home/linux/ieng6/ee260bwi23/s1ding/260b_proj_step1/pnr/route.enc.dat/libs/mmmc/cln65g+_1p08m+alrdl_top2_cworst.captable ...
[03/13 00:14:47    388s] **WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/13 00:14:47    388s] **WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/13 00:14:47    388s] **WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
[03/13 00:14:47    388s] **WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
[03/13 00:14:47    388s] Importing multi-corner RC tables ... 
[03/13 00:14:47    388s] Summary of Active RC-Corners : 
[03/13 00:14:47    388s]  
[03/13 00:14:47    388s]  Analysis View: WC_VIEW
[03/13 00:14:47    388s]     RC-Corner Name        : Cmax
[03/13 00:14:47    388s]     RC-Corner Index       : 0
[03/13 00:14:47    388s]     RC-Corner Temperature : 125 Celsius
[03/13 00:14:47    388s]     RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi23/s1ding/260b_proj_step1/pnr/route.enc.dat/libs/mmmc/cln65g+_1p08m+alrdl_top2_cworst.captable'
[03/13 00:14:47    388s]     RC-Corner PreRoute Res Factor         : 1
[03/13 00:14:47    388s]     RC-Corner PreRoute Cap Factor         : 1
[03/13 00:14:47    388s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[03/13 00:14:47    388s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[03/13 00:14:47    388s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[03/13 00:14:47    388s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[03/13 00:14:47    388s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[03/13 00:14:47    388s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[03/13 00:14:47    388s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[03/13 00:14:48    388s] Closing parasitic data file '/tmp/innovus_temp_11513_ieng6-ece-18.ucsd.edu_s1ding_07wzPG/fullchip_11513_REC1FG.rcdb.d': 64332 access done (mem: 1932.172M)
[03/13 00:14:48    388s] set_analysis_view/update_rc_corner called to change MMMC setup. New set of RC Corners are a subset of previous MMMC setup and the RC setup information for the new set has remained same. Therefore, parasitic data in the tool brought as per previous MMMC setup is being maintained.
[03/13 00:14:48    388s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1932.172M)
[03/13 00:14:48    388s] Opening parasitic data file '/tmp/innovus_temp_11513_ieng6-ece-18.ucsd.edu_s1ding_07wzPG/fullchip_11513_REC1FG.rcdb.d' for reading (mem: 1932.172M)
[03/13 00:14:48    389s] Closing parasitic data file '/tmp/innovus_temp_11513_ieng6-ece-18.ucsd.edu_s1ding_07wzPG/fullchip_11513_REC1FG.rcdb.d': 0 access done (mem: 1689.922M)
[03/13 00:14:48    389s] Lumped Parasitic Loading Completed (total cpu=0:00:00.8, real=0:00:00.0, current mem=1689.922M)
[03/13 00:14:48    389s] LayerId::1 widthSet size::4
[03/13 00:14:48    389s] LayerId::2 widthSet size::4
[03/13 00:14:48    389s] LayerId::3 widthSet size::4
[03/13 00:14:48    389s] LayerId::4 widthSet size::4
[03/13 00:14:48    389s] LayerId::5 widthSet size::4
[03/13 00:14:48    389s] LayerId::6 widthSet size::4
[03/13 00:14:48    389s] LayerId::7 widthSet size::4
[03/13 00:14:48    389s] LayerId::8 widthSet size::4
[03/13 00:14:48    389s] Initializing multi-corner capacitance tables ... 
[03/13 00:14:48    389s] Initializing multi-corner resistance tables ...
[03/13 00:14:49    389s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.327060 ; uaWl: 0.985644 ; uaWlH: 0.336473 ; aWlH: 0.011201 ; Pmax: 0.849000 ; wcR: 0.636400 ; newSi: 0.089700 ; pMod: 81 ; 
[03/13 00:14:49    389s] *Info: initialize multi-corner CTS.
[03/13 00:14:49    389s] Ending "SetAnalysisView" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1919.9M, current mem=1172.8M)
[03/13 00:14:49    389s] Reading timing constraints file '/tmp/innovus_temp_11513_ieng6-ece-18.ucsd.edu_s1ding_07wzPG/.mmmcMT53qS/modes/CON/CON.sdc' ...
[03/13 00:14:49    390s] Current (total cpu=0:06:30, real=0:10:28, peak res=1919.9M, current mem=1357.5M)
[03/13 00:14:49    390s] INFO (CTE): Constraints read successfully.
[03/13 00:14:49    390s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1368.0M, current mem=1368.0M)
[03/13 00:14:49    390s] Current (total cpu=0:06:30, real=0:10:28, peak res=1919.9M, current mem=1368.0M)
[03/13 00:14:49    390s] Reading latency file '/tmp/innovus_temp_11513_ieng6-ece-18.ucsd.edu_s1ding_07wzPG/.mmmcMT53qS/views/WC_VIEW/latency.sdc' ...
[03/13 00:14:49    390s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[03/13 00:14:49    390s] Creating Cell Server ...(0, 1, 1, 1)
[03/13 00:14:49    390s] Summary for sequential cells identification: 
[03/13 00:14:49    390s]   Identified SBFF number: 199
[03/13 00:14:49    390s]   Identified MBFF number: 0
[03/13 00:14:49    390s]   Identified SB Latch number: 0
[03/13 00:14:49    390s]   Identified MB Latch number: 0
[03/13 00:14:49    390s]   Not identified SBFF number: 0
[03/13 00:14:49    390s]   Not identified MBFF number: 0
[03/13 00:14:49    390s]   Not identified SB Latch number: 0
[03/13 00:14:49    390s]   Not identified MB Latch number: 0
[03/13 00:14:49    390s]   Number of sequential cells which are not FFs: 104
[03/13 00:14:49    390s] Total number of combinational cells: 497
[03/13 00:14:49    390s] Total number of sequential cells: 303
[03/13 00:14:49    390s] Total number of tristate cells: 11
[03/13 00:14:49    390s] Total number of level shifter cells: 0
[03/13 00:14:49    390s] Total number of power gating cells: 0
[03/13 00:14:49    390s] Total number of isolation cells: 0
[03/13 00:14:49    390s] Total number of power switch cells: 0
[03/13 00:14:49    390s] Total number of pulse generator cells: 0
[03/13 00:14:49    390s] Total number of always on buffers: 0
[03/13 00:14:49    390s] Total number of retention cells: 0
[03/13 00:14:49    390s] List of usable buffers: BUFFD1 BUFFD0 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 CKBD1 CKBD0 CKBD2 CKBD3 CKBD4 CKBD6 CKBD8 CKBD12 CKBD16
[03/13 00:14:49    390s] Total number of usable buffers: 18
[03/13 00:14:49    390s] List of unusable buffers: BUFFD20 BUFFD24 CKBD20 CKBD24 GBUFFD1 GBUFFD3 GBUFFD2 GBUFFD4 GBUFFD8
[03/13 00:14:49    390s] Total number of unusable buffers: 9
[03/13 00:14:49    390s] List of usable inverters: CKND1 CKND0 CKND2 CKND3 CKND4 CKND6 CKND8 CKND12 CKND16 INVD1 INVD0 INVD2 INVD3 INVD4 INVD6 INVD8 INVD12 INVD16
[03/13 00:14:49    390s] Total number of usable inverters: 18
[03/13 00:14:49    390s] List of unusable inverters: CKND20 CKND24 GINVD2 GINVD1 GINVD4 GINVD3 GINVD8 INVD20 INVD24
[03/13 00:14:49    390s] Total number of unusable inverters: 9
[03/13 00:14:49    390s] List of identified usable delay cells:
[03/13 00:14:49    390s] Total number of identified usable delay cells: 0
[03/13 00:14:49    390s] List of identified unusable delay cells: DEL0 DEL005 DEL01 DEL015 DEL02 DEL1 DEL2 DEL3 DEL4
[03/13 00:14:49    390s] Total number of identified unusable delay cells: 9
[03/13 00:14:49    390s] Creating Cell Server, finished. 
[03/13 00:14:49    390s] 
[03/13 00:14:49    390s] All delay cells are dont_use. Buffers will be used to fix hold violations.
[03/13 00:14:49    390s] Deleting Cell Server ...
[03/13 00:14:50    390s] <CMD> do_extract_model -view WC_VIEW -format dotlib ${output_dir}/${design}_WC.lib
[03/13 00:14:50    390s] AAE DB initialization (MEM=1865.28 CPU=0:00:00.1 REAL=0:00:00.0) 
[03/13 00:14:50    390s] Starting SI iteration 1 using Infinite Timing Windows
[03/13 00:14:50    391s] #################################################################################
[03/13 00:14:50    391s] # Design Stage: PostRoute
[03/13 00:14:50    391s] # Design Name: fullchip
[03/13 00:14:50    391s] # Design Mode: 65nm
[03/13 00:14:50    391s] # Analysis Mode: MMMC OCV 
[03/13 00:14:50    391s] # Parasitics Mode: SPEF/RCDB
[03/13 00:14:50    391s] # Signoff Settings: SI On 
[03/13 00:14:50    391s] #################################################################################
[03/13 00:14:52    393s] AAE_INFO: 1 threads acquired from CTE.
[03/13 00:14:52    393s] Setting infinite Tws ...
[03/13 00:14:52    393s] First Iteration Infinite Tw... 
[03/13 00:14:53    393s] Topological Sorting (REAL = 0:00:00.0, MEM = 1902.6M, InitMEM = 1893.4M)
[03/13 00:14:53    393s] Start delay calculation (fullDC) (1 T). (MEM=1902.62)
[03/13 00:14:53    394s] Start AAE Lib Loading. (MEM=1910.84)
[03/13 00:14:53    394s] End AAE Lib Loading. (MEM=1929.91 CPU=0:00:00.1 Real=0:00:00.0)
[03/13 00:14:54    394s] End AAE Lib Interpolated Model. (MEM=1929.91 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/13 00:14:54    394s] Opening parasitic data file '/tmp/innovus_temp_11513_ieng6-ece-18.ucsd.edu_s1ding_07wzPG/fullchip_11513_REC1FG.rcdb.d' for reading (mem: 1929.914M)
[03/13 00:14:54    394s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1929.9M)
[03/13 00:15:15    416s] Total number of fetched objects 64354
[03/13 00:15:15    416s] AAE_INFO-618: Total number of nets in the design is 64561,  99.7 percent of the nets selected for SI analysis
[03/13 00:15:16    416s] End Timing Check Calculation. (CPU Time=0:00:00.6, Real Time=0:00:01.0)
[03/13 00:15:16    416s] End delay calculation. (MEM=1985.6 CPU=0:00:20.9 REAL=0:00:21.0)
[03/13 00:15:16    416s] End delay calculation (fullDC). (MEM=1958.52 CPU=0:00:23.0 REAL=0:00:23.0)
[03/13 00:15:16    416s] *** CDM Built up (cpu=0:00:25.4  real=0:00:26.0  mem= 1958.5M) ***
[03/13 00:15:19    419s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1958.5M)
[03/13 00:15:19    419s] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/13 00:15:19    420s] Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:00.0, MEM = 1958.5M)
[03/13 00:15:19    420s] Starting SI iteration 2
[03/13 00:15:19    420s] Start delay calculation (fullDC) (1 T). (MEM=1918.52)
[03/13 00:15:19    420s] End AAE Lib Interpolated Model. (MEM=1918.52 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/13 00:15:28    429s] Glitch Analysis: View WC_VIEW -- Total Number of Nets Skipped = 0. 
[03/13 00:15:28    429s] Glitch Analysis: View WC_VIEW -- Total Number of Nets Analyzed = 64354. 
[03/13 00:15:28    429s] Total number of fetched objects 64354
[03/13 00:15:28    429s] AAE_INFO-618: Total number of nets in the design is 64561,  16.2 percent of the nets selected for SI analysis
[03/13 00:15:28    429s] End delay calculation. (MEM=1924.67 CPU=0:00:08.7 REAL=0:00:08.0)
[03/13 00:15:28    429s] End delay calculation (fullDC). (MEM=1924.67 CPU=0:00:09.0 REAL=0:00:09.0)
[03/13 00:15:28    429s] *** CDM Built up (cpu=0:00:09.1  real=0:00:09.0  mem= 1924.7M) ***
[03/13 00:16:08    469s] <CMD> write_sdf -view WC_VIEW ${output_dir}/${design}_WC.sdf
[03/13 00:16:08    469s] **WARN: (SDF-808):	The software is currently operating in a high performance mode which optimizes the handling of multiple timing arcs between input and output pin pairs. With the current settings, the SDF file generated will contain the same delay information for all of these arcs. To have the SDF recalculated with explicit pin pair data, you should use the option '-recompute_delay_calc'. This setting is recommended for generating SDF for functional  simulation applications.
[03/13 00:16:08    469s] Starting SI iteration 1 using Infinite Timing Windows
[03/13 00:16:09    469s] #################################################################################
[03/13 00:16:09    469s] # Design Stage: PostRoute
[03/13 00:16:09    469s] # Design Name: fullchip
[03/13 00:16:09    469s] # Design Mode: 65nm
[03/13 00:16:09    469s] # Analysis Mode: MMMC OCV 
[03/13 00:16:09    469s] # Parasitics Mode: SPEF/RCDB
[03/13 00:16:09    469s] # Signoff Settings: SI On 
[03/13 00:16:09    469s] #################################################################################
[03/13 00:16:10    471s] AAE_INFO: 1 threads acquired from CTE.
[03/13 00:16:10    471s] Setting infinite Tws ...
[03/13 00:16:10    471s] First Iteration Infinite Tw... 
[03/13 00:16:11    471s] Topological Sorting (REAL = 0:00:01.0, MEM = 1941.5M, InitMEM = 1941.5M)
[03/13 00:16:11    471s] Start delay calculation (fullDC) (1 T). (MEM=1941.54)
[03/13 00:16:11    472s] End AAE Lib Interpolated Model. (MEM=1949.75 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/13 00:16:29    490s] Total number of fetched objects 64354
[03/13 00:16:29    490s] AAE_INFO-618: Total number of nets in the design is 64561,  99.7 percent of the nets selected for SI analysis
[03/13 00:16:30    491s] End Timing Check Calculation. (CPU Time=0:00:00.6, Real Time=0:00:01.0)
[03/13 00:16:30    491s] End delay calculation. (MEM=1981.75 CPU=0:00:17.8 REAL=0:00:18.0)
[03/13 00:16:30    491s] End delay calculation (fullDC). (MEM=1981.75 CPU=0:00:19.4 REAL=0:00:19.0)
[03/13 00:16:30    491s] *** CDM Built up (cpu=0:00:21.4  real=0:00:21.0  mem= 1981.8M) ***
[03/13 00:16:33    494s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1981.8M)
[03/13 00:16:33    494s] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/13 00:16:33    494s] Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:00.0, MEM = 1981.8M)
[03/13 00:16:33    494s] Starting SI iteration 2
[03/13 00:16:34    494s] Start delay calculation (fullDC) (1 T). (MEM=1929.75)
[03/13 00:16:34    495s] End AAE Lib Interpolated Model. (MEM=1929.75 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/13 00:16:42    503s] Glitch Analysis: View WC_VIEW -- Total Number of Nets Skipped = 0. 
[03/13 00:16:42    503s] Glitch Analysis: View WC_VIEW -- Total Number of Nets Analyzed = 64354. 
[03/13 00:16:42    503s] Total number of fetched objects 64354
[03/13 00:16:42    503s] AAE_INFO-618: Total number of nets in the design is 64561,  16.2 percent of the nets selected for SI analysis
[03/13 00:16:42    503s] End delay calculation. (MEM=1935.91 CPU=0:00:08.6 REAL=0:00:08.0)
[03/13 00:16:42    503s] End delay calculation (fullDC). (MEM=1935.91 CPU=0:00:08.9 REAL=0:00:08.0)
[03/13 00:16:42    503s] *** CDM Built up (cpu=0:00:08.9  real=0:00:09.0  mem= 1935.9M) ***
[03/13 00:16:47    507s] <CMD> setAnalysisMode -hold
[03/13 00:16:47    507s] **WARN: (IMPTCM-70):	Option "-hold" for command setAnalysisMode is obsolete and has been replaced by "-checkType hold". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-checkType hold".
[03/13 00:16:47    507s] <CMD> set_analysis_view -setup BC_VIEW -hold BC_VIEW
[03/13 00:16:47    508s] **WARN: (IMPCTE-104):	The constraint mode of this inactive view 'BC_VIEW' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
[03/13 00:16:48    508s] Extraction setup Started 
[03/13 00:16:48    508s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[03/13 00:16:48    508s] **WARN: (IMPEXT-3503):	The corner setup has changed in the MMMC flow. New RC corners 'Cmin' have been added, therefore, no parasitic data exists for them. As a result, the parasitic data in the tool from the previous setup is deleted. Extract or restore the parasitic data for all the current corners by calling 'extractRC/spefIn'.
[03/13 00:16:48    508s] Reading Capacitance Table File /home/linux/ieng6/ee260bwi23/s1ding/260b_proj_step1/pnr/route.enc.dat/libs/mmmc/cln65g+_1p08m+alrdl_top2_cbest.captable ...
[03/13 00:16:48    508s] **WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/13 00:16:48    508s] **WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/13 00:16:48    508s] **WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
[03/13 00:16:48    508s] **WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
[03/13 00:16:48    508s] Importing multi-corner RC tables ... 
[03/13 00:16:48    508s] Summary of Active RC-Corners : 
[03/13 00:16:48    508s]  
[03/13 00:16:48    508s]  Analysis View: BC_VIEW
[03/13 00:16:48    508s]     RC-Corner Name        : Cmin
[03/13 00:16:48    508s]     RC-Corner Index       : 0
[03/13 00:16:48    508s]     RC-Corner Temperature : -40 Celsius
[03/13 00:16:48    508s]     RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi23/s1ding/260b_proj_step1/pnr/route.enc.dat/libs/mmmc/cln65g+_1p08m+alrdl_top2_cbest.captable'
[03/13 00:16:48    508s]     RC-Corner PreRoute Res Factor         : 1
[03/13 00:16:48    508s]     RC-Corner PreRoute Cap Factor         : 1
[03/13 00:16:48    508s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[03/13 00:16:48    508s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[03/13 00:16:48    508s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[03/13 00:16:48    508s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[03/13 00:16:48    508s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[03/13 00:16:48    508s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[03/13 00:16:48    508s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[03/13 00:16:48    508s] Closing parasitic data file '/tmp/innovus_temp_11513_ieng6-ece-18.ucsd.edu_s1ding_07wzPG/fullchip_11513_REC1FG.rcdb.d': 161702 access done (mem: 1923.672M)
[03/13 00:16:48    509s] LayerId::1 widthSet size::4
[03/13 00:16:48    509s] LayerId::2 widthSet size::4
[03/13 00:16:48    509s] LayerId::3 widthSet size::4
[03/13 00:16:48    509s] LayerId::4 widthSet size::4
[03/13 00:16:48    509s] LayerId::5 widthSet size::4
[03/13 00:16:48    509s] LayerId::6 widthSet size::4
[03/13 00:16:48    509s] LayerId::7 widthSet size::4
[03/13 00:16:48    509s] LayerId::8 widthSet size::4
[03/13 00:16:48    509s] Initializing multi-corner capacitance tables ... 
[03/13 00:16:48    509s] Initializing multi-corner resistance tables ...
[03/13 00:16:48    509s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.327060 ; uaWl: 0.985644 ; uaWlH: 0.336473 ; aWlH: 0.011201 ; Pmax: 0.849000 ; wcR: 0.636400 ; newSi: 0.089700 ; pMod: 81 ; 
[03/13 00:16:48    509s] *Info: initialize multi-corner CTS.
[03/13 00:16:48    509s] Ending "SetAnalysisView" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1618.1M, current mem=1191.8M)
[03/13 00:16:49    509s] Reading timing constraints file '/tmp/innovus_temp_11513_ieng6-ece-18.ucsd.edu_s1ding_07wzPG/.mmmcfo3sIH/modes/CON/CON.sdc' ...
[03/13 00:16:49    509s] Current (total cpu=0:08:30, real=0:12:28, peak res=1919.9M, current mem=1377.0M)
[03/13 00:16:49    509s] INFO (CTE): Constraints read successfully.
[03/13 00:16:49    509s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1387.8M, current mem=1387.8M)
[03/13 00:16:49    509s] Current (total cpu=0:08:30, real=0:12:28, peak res=1919.9M, current mem=1387.8M)
[03/13 00:16:49    509s] Reading latency file '/tmp/innovus_temp_11513_ieng6-ece-18.ucsd.edu_s1ding_07wzPG/.mmmcfo3sIH/views/BC_VIEW/latency.sdc' ...
[03/13 00:16:49    509s] Creating Cell Server ...(0, 1, 1, 1)
[03/13 00:16:49    509s] Summary for sequential cells identification: 
[03/13 00:16:49    509s]   Identified SBFF number: 199
[03/13 00:16:49    509s]   Identified MBFF number: 0
[03/13 00:16:49    509s]   Identified SB Latch number: 0
[03/13 00:16:49    509s]   Identified MB Latch number: 0
[03/13 00:16:49    509s]   Not identified SBFF number: 0
[03/13 00:16:49    509s]   Not identified MBFF number: 0
[03/13 00:16:49    509s]   Not identified SB Latch number: 0
[03/13 00:16:49    509s]   Not identified MB Latch number: 0
[03/13 00:16:49    509s]   Number of sequential cells which are not FFs: 104
[03/13 00:16:49    509s] Total number of combinational cells: 497
[03/13 00:16:49    509s] Total number of sequential cells: 303
[03/13 00:16:49    509s] Total number of tristate cells: 11
[03/13 00:16:49    509s] Total number of level shifter cells: 0
[03/13 00:16:49    509s] Total number of power gating cells: 0
[03/13 00:16:49    509s] Total number of isolation cells: 0
[03/13 00:16:49    509s] Total number of power switch cells: 0
[03/13 00:16:49    509s] Total number of pulse generator cells: 0
[03/13 00:16:49    509s] Total number of always on buffers: 0
[03/13 00:16:49    509s] Total number of retention cells: 0
[03/13 00:16:49    509s] List of usable buffers: BUFFD1 BUFFD0 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 CKBD1 CKBD0 CKBD2 CKBD3 CKBD4 CKBD6 CKBD8 CKBD12 CKBD16
[03/13 00:16:49    509s] Total number of usable buffers: 18
[03/13 00:16:49    509s] List of unusable buffers: BUFFD20 BUFFD24 CKBD20 CKBD24 GBUFFD1 GBUFFD3 GBUFFD2 GBUFFD4 GBUFFD8
[03/13 00:16:49    509s] Total number of unusable buffers: 9
[03/13 00:16:49    509s] List of usable inverters: CKND1 CKND0 CKND2 CKND3 CKND4 CKND6 CKND8 CKND12 CKND16 INVD1 INVD0 INVD2 INVD3 INVD4 INVD6 INVD8 INVD12 INVD16
[03/13 00:16:49    509s] Total number of usable inverters: 18
[03/13 00:16:49    509s] List of unusable inverters: CKND20 CKND24 GINVD2 GINVD1 GINVD4 GINVD3 GINVD8 INVD20 INVD24
[03/13 00:16:49    509s] Total number of unusable inverters: 9
[03/13 00:16:49    509s] List of identified usable delay cells:
[03/13 00:16:49    509s] Total number of identified usable delay cells: 0
[03/13 00:16:49    509s] List of identified unusable delay cells: DEL0 DEL005 DEL01 DEL015 DEL02 DEL1 DEL2 DEL3 DEL4
[03/13 00:16:49    509s] Total number of identified unusable delay cells: 9
[03/13 00:16:49    509s] Creating Cell Server, finished. 
[03/13 00:16:49    509s] 
[03/13 00:16:49    509s] All delay cells are dont_use. Buffers will be used to fix hold violations.
[03/13 00:16:49    509s] Deleting Cell Server ...
[03/13 00:16:49    510s] <CMD> do_extract_model -view BC_VIEW -format dotlib ${output_dir}/${design}_BC.lib
[03/13 00:16:49    510s] AAE DB initialization (MEM=1855.04 CPU=0:00:00.1 REAL=0:00:00.0) 
[03/13 00:16:49    510s] Starting SI iteration 1 using Infinite Timing Windows
[03/13 00:16:50    510s] #################################################################################
[03/13 00:16:50    510s] # Design Stage: PostRoute
[03/13 00:16:50    510s] # Design Name: fullchip
[03/13 00:16:50    510s] # Design Mode: 65nm
[03/13 00:16:50    510s] # Analysis Mode: MMMC OCV 
[03/13 00:16:50    510s] # Parasitics Mode: No SPEF/RCDB
[03/13 00:16:50    510s] # Signoff Settings: SI On 
[03/13 00:16:50    510s] #################################################################################
[03/13 00:16:50    510s] **WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
[03/13 00:16:50    510s] Extraction called for design 'fullchip' of instances=60559 and nets=64561 using extraction engine 'postRoute' at effort level 'low' .
[03/13 00:16:50    510s] PostRoute (effortLevel low) RC Extraction called for design fullchip.
[03/13 00:16:50    510s] RC Extraction called in multi-corner(1) mode.
[03/13 00:16:50    510s] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/13 00:16:50    510s] Process corner(s) are loaded.
[03/13 00:16:50    510s]  Corner: Cmin
[03/13 00:16:50    510s] extractDetailRC Option : -outfile /tmp/innovus_temp_11513_ieng6-ece-18.ucsd.edu_s1ding_07wzPG/fullchip_11513_REC1FG.rcdb.d -maxResLength 200  -extended
[03/13 00:16:50    510s] RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
[03/13 00:16:50    510s]       RC Corner Indexes            0   
[03/13 00:16:50    510s] Capacitance Scaling Factor   : 1.00000 
[03/13 00:16:50    510s] Coupling Cap. Scaling Factor : 1.00000 
[03/13 00:16:50    510s] Resistance Scaling Factor    : 1.00000 
[03/13 00:16:50    510s] Clock Cap. Scaling Factor    : 1.00000 
[03/13 00:16:50    510s] Clock Res. Scaling Factor    : 1.00000 
[03/13 00:16:50    510s] Shrink Factor                : 1.00000
[03/13 00:16:50    511s] LayerId::1 widthSet size::4
[03/13 00:16:50    511s] LayerId::2 widthSet size::4
[03/13 00:16:50    511s] LayerId::3 widthSet size::4
[03/13 00:16:50    511s] LayerId::4 widthSet size::4
[03/13 00:16:50    511s] LayerId::5 widthSet size::4
[03/13 00:16:50    511s] LayerId::6 widthSet size::4
[03/13 00:16:50    511s] LayerId::7 widthSet size::4
[03/13 00:16:50    511s] LayerId::8 widthSet size::4
[03/13 00:16:50    511s] Initializing multi-corner capacitance tables ... 
[03/13 00:16:50    511s] Initializing multi-corner resistance tables ...
[03/13 00:16:50    511s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.327060 ; uaWl: 0.985644 ; uaWlH: 0.336473 ; aWlH: 0.011201 ; Pmax: 0.849000 ; wcR: 0.636400 ; newSi: 0.089700 ; pMod: 81 ; 
[03/13 00:16:51    511s] Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1849.0M)
[03/13 00:16:51    511s] Creating parasitic data file '/tmp/innovus_temp_11513_ieng6-ece-18.ucsd.edu_s1ding_07wzPG/fullchip_11513_REC1FG.rcdb.d' for storing RC.
[03/13 00:16:51    512s] Extracted 10.0002% (CPU Time= 0:00:01.4  MEM= 1929.1M)
[03/13 00:16:52    513s] Extracted 20.0002% (CPU Time= 0:00:01.9  MEM= 1929.1M)
[03/13 00:16:52    513s] Extracted 30.0002% (CPU Time= 0:00:02.3  MEM= 1929.1M)
[03/13 00:16:53    513s] Extracted 40.0003% (CPU Time= 0:00:02.8  MEM= 1929.1M)
[03/13 00:16:53    514s] Extracted 50.0003% (CPU Time= 0:00:03.6  MEM= 1933.1M)
[03/13 00:16:55    516s] Extracted 60.0002% (CPU Time= 0:00:05.3  MEM= 1933.1M)
[03/13 00:16:56    516s] Extracted 70.0002% (CPU Time= 0:00:05.7  MEM= 1933.1M)
[03/13 00:16:56    517s] Extracted 80.0002% (CPU Time= 0:00:06.2  MEM= 1933.1M)
[03/13 00:16:57    517s] Extracted 90.0003% (CPU Time= 0:00:06.8  MEM= 1933.1M)
[03/13 00:16:58    519s] Extracted 100% (CPU Time= 0:00:08.4  MEM= 1933.1M)
[03/13 00:16:58    519s] Number of Extracted Resistors     : 1139996
[03/13 00:16:58    519s] Number of Extracted Ground Cap.   : 1131587
[03/13 00:16:58    519s] Number of Extracted Coupling Cap. : 1991320
[03/13 00:16:58    519s] Opening parasitic data file '/tmp/innovus_temp_11513_ieng6-ece-18.ucsd.edu_s1ding_07wzPG/fullchip_11513_REC1FG.rcdb.d' for reading (mem: 1917.039M)
[03/13 00:16:58    519s] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
[03/13 00:16:58    519s]  Corner: Cmin
[03/13 00:16:58    519s] Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1917.0M)
[03/13 00:16:58    519s] Creating parasitic data file '/tmp/innovus_temp_11513_ieng6-ece-18.ucsd.edu_s1ding_07wzPG/fullchip_11513_REC1FG.rcdb_Filter.rcdb.d' for storing RC.
[03/13 00:16:59    520s] Closing parasitic data file '/tmp/innovus_temp_11513_ieng6-ece-18.ucsd.edu_s1ding_07wzPG/fullchip_11513_REC1FG.rcdb.d': 64332 access done (mem: 1917.039M)
[03/13 00:16:59    520s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1917.039M)
[03/13 00:16:59    520s] Opening parasitic data file '/tmp/innovus_temp_11513_ieng6-ece-18.ucsd.edu_s1ding_07wzPG/fullchip_11513_REC1FG.rcdb.d' for reading (mem: 1917.039M)
[03/13 00:16:59    520s] processing rcdb (/tmp/innovus_temp_11513_ieng6-ece-18.ucsd.edu_s1ding_07wzPG/fullchip_11513_REC1FG.rcdb.d) for hinst (top) of cell (fullchip);
[03/13 00:17:00    522s] Closing parasitic data file '/tmp/innovus_temp_11513_ieng6-ece-18.ucsd.edu_s1ding_07wzPG/fullchip_11513_REC1FG.rcdb.d': 0 access done (mem: 1917.039M)
[03/13 00:17:00    522s] Lumped Parasitic Loading Completed (total cpu=0:00:01.6, real=0:00:01.0, current mem=1917.039M)
[03/13 00:17:00    522s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:11.7  Real Time: 0:00:10.0  MEM: 1917.039M)
[03/13 00:17:02    524s] AAE_INFO: 1 threads acquired from CTE.
[03/13 00:17:02    524s] Setting infinite Tws ...
[03/13 00:17:02    524s] First Iteration Infinite Tw... 
[03/13 00:17:02    524s] Topological Sorting (REAL = 0:00:00.0, MEM = 1935.8M, InitMEM = 1926.6M)
[03/13 00:17:02    524s] Start delay calculation (fullDC) (1 T). (MEM=1935.83)
[03/13 00:17:02    524s] *** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
[03/13 00:17:02    524s] LayerId::1 widthSet size::4
[03/13 00:17:02    524s] LayerId::2 widthSet size::4
[03/13 00:17:02    524s] LayerId::3 widthSet size::4
[03/13 00:17:02    524s] LayerId::4 widthSet size::4
[03/13 00:17:02    524s] LayerId::5 widthSet size::4
[03/13 00:17:02    524s] LayerId::6 widthSet size::4
[03/13 00:17:02    524s] LayerId::7 widthSet size::4
[03/13 00:17:02    524s] LayerId::8 widthSet size::4
[03/13 00:17:02    524s] Initializing multi-corner capacitance tables ... 
[03/13 00:17:02    524s] Initializing multi-corner resistance tables ...
[03/13 00:17:02    524s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.327060 ; uaWl: 0.985644 ; uaWlH: 0.336473 ; aWlH: 0.011201 ; Pmax: 0.849000 ; wcR: 0.636400 ; newSi: 0.089700 ; pMod: 81 ; 
[03/13 00:17:03    525s] Start AAE Lib Loading. (MEM=1944.04)
[03/13 00:17:03    525s] End AAE Lib Loading. (MEM=1963.12 CPU=0:00:00.0 Real=0:00:00.0)
[03/13 00:17:03    525s] End AAE Lib Interpolated Model. (MEM=1963.12 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/13 00:17:03    525s] Opening parasitic data file '/tmp/innovus_temp_11513_ieng6-ece-18.ucsd.edu_s1ding_07wzPG/fullchip_11513_REC1FG.rcdb.d' for reading (mem: 1963.117M)
[03/13 00:17:03    525s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1963.1M)
[03/13 00:17:21    543s] Total number of fetched objects 64354
[03/13 00:17:21    543s] AAE_INFO-618: Total number of nets in the design is 64561,  99.7 percent of the nets selected for SI analysis
[03/13 00:17:22    544s] End Timing Check Calculation. (CPU Time=0:00:00.6, Real Time=0:00:01.0)
[03/13 00:17:22    544s] End delay calculation. (MEM=2018.8 CPU=0:00:17.8 REAL=0:00:18.0)
[03/13 00:17:22    544s] End delay calculation (fullDC). (MEM=1991.72 CPU=0:00:19.9 REAL=0:00:20.0)
[03/13 00:17:22    544s] *** CDM Built up (cpu=0:00:33.8  real=0:00:32.0  mem= 1991.7M) ***
[03/13 00:17:25    547s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1991.7M)
[03/13 00:17:25    547s] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/13 00:17:25    547s] Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:00.0, MEM = 1991.7M)
[03/13 00:17:25    548s] Starting SI iteration 2
[03/13 00:17:25    548s] Start delay calculation (fullDC) (1 T). (MEM=1934.72)
[03/13 00:17:26    548s] End AAE Lib Interpolated Model. (MEM=1934.72 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/13 00:17:30    552s] Glitch Analysis: View BC_VIEW -- Total Number of Nets Skipped = 0. 
[03/13 00:17:30    552s] Glitch Analysis: View BC_VIEW -- Total Number of Nets Analyzed = 64354. 
[03/13 00:17:30    552s] Total number of fetched objects 64354
[03/13 00:17:30    552s] AAE_INFO-618: Total number of nets in the design is 64561,  8.0 percent of the nets selected for SI analysis
[03/13 00:17:30    552s] End delay calculation. (MEM=1940.88 CPU=0:00:04.1 REAL=0:00:04.0)
[03/13 00:17:30    552s] End delay calculation (fullDC). (MEM=1940.88 CPU=0:00:04.4 REAL=0:00:05.0)
[03/13 00:17:30    552s] *** CDM Built up (cpu=0:00:04.5  real=0:00:05.0  mem= 1940.9M) ***
[03/13 00:18:13    595s] <CMD> write_sdf -view BC_VIEW ${output_dir}/${design}_BC.sdf
[03/13 00:18:13    595s] **WARN: (SDF-808):	The software is currently operating in a high performance mode which optimizes the handling of multiple timing arcs between input and output pin pairs. With the current settings, the SDF file generated will contain the same delay information for all of these arcs. To have the SDF recalculated with explicit pin pair data, you should use the option '-recompute_delay_calc'. This setting is recommended for generating SDF for functional  simulation applications.
[03/13 00:18:13    595s] Starting SI iteration 1 using Infinite Timing Windows
[03/13 00:18:14    596s] #################################################################################
[03/13 00:18:14    596s] # Design Stage: PostRoute
[03/13 00:18:14    596s] # Design Name: fullchip
[03/13 00:18:14    596s] # Design Mode: 65nm
[03/13 00:18:14    596s] # Analysis Mode: MMMC OCV 
[03/13 00:18:14    596s] # Parasitics Mode: SPEF/RCDB
[03/13 00:18:14    596s] # Signoff Settings: SI On 
[03/13 00:18:14    596s] #################################################################################
[03/13 00:18:15    598s] AAE_INFO: 1 threads acquired from CTE.
[03/13 00:18:15    598s] Setting infinite Tws ...
[03/13 00:18:15    598s] First Iteration Infinite Tw... 
[03/13 00:18:16    598s] Topological Sorting (REAL = 0:00:00.0, MEM = 1957.7M, InitMEM = 1957.7M)
[03/13 00:18:16    598s] Start delay calculation (fullDC) (1 T). (MEM=1957.74)
[03/13 00:18:16    599s] End AAE Lib Interpolated Model. (MEM=1965.95 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/13 00:18:34    616s] Total number of fetched objects 64354
[03/13 00:18:34    616s] AAE_INFO-618: Total number of nets in the design is 64561,  99.7 percent of the nets selected for SI analysis
[03/13 00:18:34    617s] End Timing Check Calculation. (CPU Time=0:00:00.6, Real Time=0:00:00.0)
[03/13 00:18:34    617s] End delay calculation. (MEM=1997.96 CPU=0:00:17.1 REAL=0:00:17.0)
[03/13 00:18:34    617s] End delay calculation (fullDC). (MEM=1997.96 CPU=0:00:19.0 REAL=0:00:18.0)
[03/13 00:18:35    617s] *** CDM Built up (cpu=0:00:21.1  real=0:00:21.0  mem= 1998.0M) ***
[03/13 00:18:38    620s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1998.0M)
[03/13 00:18:38    620s] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/13 00:18:38    621s] Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:00.0, MEM = 1998.0M)
[03/13 00:18:38    621s] Starting SI iteration 2
[03/13 00:18:38    621s] Start delay calculation (fullDC) (1 T). (MEM=1943.96)
[03/13 00:18:39    621s] End AAE Lib Interpolated Model. (MEM=1943.96 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/13 00:18:43    625s] Glitch Analysis: View BC_VIEW -- Total Number of Nets Skipped = 0. 
[03/13 00:18:43    625s] Glitch Analysis: View BC_VIEW -- Total Number of Nets Analyzed = 64354. 
[03/13 00:18:43    625s] Total number of fetched objects 64354
[03/13 00:18:43    625s] AAE_INFO-618: Total number of nets in the design is 64561,  8.0 percent of the nets selected for SI analysis
[03/13 00:18:43    625s] End delay calculation. (MEM=1950.11 CPU=0:00:04.1 REAL=0:00:04.0)
[03/13 00:18:43    625s] End delay calculation (fullDC). (MEM=1950.11 CPU=0:00:04.4 REAL=0:00:05.0)
[03/13 00:18:43    625s] *** CDM Built up (cpu=0:00:04.5  real=0:00:05.0  mem= 1950.1M) ***
[03/13 00:18:47    629s] <CMD> zoomBox 185.50850 154.96050 722.91100 361.68600
[03/13 00:22:20    670s] <CMD> zoomBox 151.99350 131.30700 784.23150 374.51350
[03/13 00:22:20    670s] <CMD> zoomBox 66.17550 72.46550 941.24700 409.08400
[03/13 00:22:21    671s] <CMD> zoomBox -52.60250 -8.73450 1158.56900 457.17350
[03/13 00:22:21    671s] <CMD> zoomBox -128.13700 -60.37200 1296.77050 487.75500
[03/13 00:22:21    671s] <CMD> zoomBox -217.00100 -121.12200 1459.36050 523.73300
[03/13 00:22:21    671s] <CMD> zoomBox -759.47900 -491.97500 2451.90300 743.36500
[03/13 00:22:22    671s] <CMD> zoomBox -1195.37750 -789.96750 3249.44250 919.84600
[03/13 00:22:22    672s] <CMD> zoomBox -1472.57900 -979.47000 3756.62150 1032.07550
[03/13 00:22:22    672s] <CMD> zoomBox -1195.37850 -789.96750 3249.44200 919.84600
[03/13 00:22:23    672s] <CMD> zoomBox -959.75800 -628.89050 2818.33950 824.45100
[03/13 00:22:24    673s] <CMD> setDrawView fplan
[03/13 00:22:24    673s] <CMD> setDrawView place
[03/13 00:23:19    683s] <CMD> verifyGeometry
[03/13 00:23:19    683s]  *** Starting Verify Geometry (MEM: 1941.9) ***
[03/13 00:23:19    683s] 
[03/13 00:23:19    683s] **WARN: (IMPVFG-257):	verifyGeometry command is replaced by verify_drc command. It still works in this release but will be removed in future release. Please update your script to use the new command.
[03/13 00:23:19    683s]   VERIFY GEOMETRY ...... Starting Verification
[03/13 00:23:19    683s]   VERIFY GEOMETRY ...... Initializing
[03/13 00:23:19    683s]   VERIFY GEOMETRY ...... Deleting Existing Violations
[03/13 00:23:19    683s]   VERIFY GEOMETRY ...... Creating Sub-Areas
[03/13 00:23:19    683s]                   ...... bin size: 2880
[03/13 00:23:19    683s]   VERIFY GEOMETRY ...... SubArea : 1 of 16
[03/13 00:23:22    686s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/13 00:23:22    686s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/13 00:23:22    686s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/13 00:23:22    686s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/13 00:23:22    686s]   VERIFY GEOMETRY ...... Sub-Area : 1 complete 0 Viols. 0 Wrngs.
[03/13 00:23:22    686s]   VERIFY GEOMETRY ...... SubArea : 2 of 16
[03/13 00:23:25    689s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/13 00:23:25    689s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/13 00:23:25    689s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/13 00:23:25    689s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/13 00:23:25    689s]   VERIFY GEOMETRY ...... Sub-Area : 2 complete 0 Viols. 0 Wrngs.
[03/13 00:23:25    689s]   VERIFY GEOMETRY ...... SubArea : 3 of 16
[03/13 00:23:28    692s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/13 00:23:28    692s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/13 00:23:28    692s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/13 00:23:28    692s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/13 00:23:28    692s]   VERIFY GEOMETRY ...... Sub-Area : 3 complete 0 Viols. 0 Wrngs.
[03/13 00:23:28    692s]   VERIFY GEOMETRY ...... SubArea : 4 of 16
[03/13 00:23:29    693s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/13 00:23:29    693s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/13 00:23:29    693s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/13 00:23:29    693s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/13 00:23:29    693s]   VERIFY GEOMETRY ...... Sub-Area : 4 complete 0 Viols. 0 Wrngs.
[03/13 00:23:29    693s]   VERIFY GEOMETRY ...... SubArea : 5 of 16
[03/13 00:23:32    696s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/13 00:23:32    696s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/13 00:23:32    696s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/13 00:23:32    696s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/13 00:23:32    696s]   VERIFY GEOMETRY ...... Sub-Area : 5 complete 0 Viols. 0 Wrngs.
[03/13 00:23:32    696s]   VERIFY GEOMETRY ...... SubArea : 6 of 16
[03/13 00:23:35    699s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/13 00:23:35    699s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/13 00:23:35    699s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/13 00:23:35    699s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/13 00:23:35    699s]   VERIFY GEOMETRY ...... Sub-Area : 6 complete 0 Viols. 0 Wrngs.
[03/13 00:23:35    699s]   VERIFY GEOMETRY ...... SubArea : 7 of 16
[03/13 00:23:38    701s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/13 00:23:38    701s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/13 00:23:38    701s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/13 00:23:38    701s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/13 00:23:38    702s]   VERIFY GEOMETRY ...... Sub-Area : 7 complete 0 Viols. 0 Wrngs.
[03/13 00:23:38    702s]   VERIFY GEOMETRY ...... SubArea : 8 of 16
[03/13 00:23:40    704s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/13 00:23:40    704s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/13 00:23:40    704s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/13 00:23:40    704s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/13 00:23:40    704s]   VERIFY GEOMETRY ...... Sub-Area : 8 complete 0 Viols. 0 Wrngs.
[03/13 00:23:40    704s]   VERIFY GEOMETRY ...... SubArea : 9 of 16
[03/13 00:23:41    705s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/13 00:23:41    705s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/13 00:23:41    705s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/13 00:23:41    705s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/13 00:23:41    705s]   VERIFY GEOMETRY ...... Sub-Area : 9 complete 0 Viols. 0 Wrngs.
[03/13 00:23:41    705s]   VERIFY GEOMETRY ...... SubArea : 10 of 16
[03/13 00:23:44    708s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/13 00:23:44    708s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/13 00:23:44    708s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/13 00:23:44    708s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/13 00:23:44    708s]   VERIFY GEOMETRY ...... Sub-Area : 10 complete 0 Viols. 0 Wrngs.
[03/13 00:23:44    708s]   VERIFY GEOMETRY ...... SubArea : 11 of 16
[03/13 00:23:47    711s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/13 00:23:47    711s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/13 00:23:47    711s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/13 00:23:47    711s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/13 00:23:47    711s]   VERIFY GEOMETRY ...... Sub-Area : 11 complete 0 Viols. 0 Wrngs.
[03/13 00:23:47    711s]   VERIFY GEOMETRY ...... SubArea : 12 of 16
[03/13 00:23:50    714s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/13 00:23:50    714s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/13 00:23:50    714s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/13 00:23:50    714s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/13 00:23:50    714s]   VERIFY GEOMETRY ...... Sub-Area : 12 complete 0 Viols. 0 Wrngs.
[03/13 00:23:50    714s]   VERIFY GEOMETRY ...... SubArea : 13 of 16
[03/13 00:23:50    714s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/13 00:23:50    714s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/13 00:23:50    714s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/13 00:23:50    714s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/13 00:23:50    714s]   VERIFY GEOMETRY ...... Sub-Area : 13 complete 0 Viols. 0 Wrngs.
[03/13 00:23:50    714s]   VERIFY GEOMETRY ...... SubArea : 14 of 16
[03/13 00:23:51    715s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/13 00:23:51    715s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/13 00:23:51    715s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/13 00:23:51    715s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/13 00:23:51    715s]   VERIFY GEOMETRY ...... Sub-Area : 14 complete 0 Viols. 0 Wrngs.
[03/13 00:23:51    715s]   VERIFY GEOMETRY ...... SubArea : 15 of 16
[03/13 00:23:52    716s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/13 00:23:52    716s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/13 00:23:52    716s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/13 00:23:52    716s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/13 00:23:52    716s]   VERIFY GEOMETRY ...... Sub-Area : 15 complete 0 Viols. 0 Wrngs.
[03/13 00:23:52    716s]   VERIFY GEOMETRY ...... SubArea : 16 of 16
[03/13 00:23:52    716s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/13 00:23:52    716s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/13 00:23:52    716s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/13 00:23:52    716s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/13 00:23:53    716s]   VERIFY GEOMETRY ...... Sub-Area : 16 complete 0 Viols. 0 Wrngs.
[03/13 00:23:53    716s] VG: elapsed time: 34.00
[03/13 00:23:53    716s] Begin Summary ...
[03/13 00:23:53    716s]   Cells       : 0
[03/13 00:23:53    716s]   SameNet     : 0
[03/13 00:23:53    716s]   Wiring      : 0
[03/13 00:23:53    716s]   Antenna     : 0
[03/13 00:23:53    716s]   Short       : 0
[03/13 00:23:53    716s]   Overlap     : 0
[03/13 00:23:53    716s] End Summary
[03/13 00:23:53    716s] 
[03/13 00:23:53    716s]   Verification Complete : 0 Viols.  0 Wrngs.
[03/13 00:23:53    716s] 
[03/13 00:23:53    716s] **********End: VERIFY GEOMETRY**********
[03/13 00:23:53    716s]  *** verify geometry (CPU: 0:00:33.6  MEM: 121.1M)
[03/13 00:23:53    716s] 
[03/13 00:23:53    716s] <CMD> verifyConnectivity
[03/13 00:23:53    716s] VERIFY_CONNECTIVITY use new engine.
[03/13 00:23:53    716s] 
[03/13 00:23:53    716s] ******** Start: VERIFY CONNECTIVITY ********
[03/13 00:23:53    716s] Start Time: Mon Mar 13 00:23:53 2023
[03/13 00:23:53    716s] 
[03/13 00:23:53    716s] Design Name: fullchip
[03/13 00:23:53    716s] Database Units: 2000
[03/13 00:23:53    716s] Design Boundary: (0.0000, 0.0000) (693.2000, 689.6000)
[03/13 00:23:53    716s] Error Limit = 1000; Warning Limit = 50
[03/13 00:23:53    716s] Check all nets
[03/13 00:23:53    717s] **** 00:23:53 **** Processed 5000 nets.
[03/13 00:23:53    717s] **** 00:23:53 **** Processed 10000 nets.
[03/13 00:23:54    717s] **** 00:23:54 **** Processed 15000 nets.
[03/13 00:23:54    718s] **** 00:23:54 **** Processed 20000 nets.
[03/13 00:23:54    718s] **** 00:23:54 **** Processed 25000 nets.
[03/13 00:23:54    718s] **** 00:23:54 **** Processed 30000 nets.
[03/13 00:23:54    718s] **** 00:23:54 **** Processed 35000 nets.
[03/13 00:23:55    718s] **** 00:23:55 **** Processed 40000 nets.
[03/13 00:23:55    719s] **** 00:23:55 **** Processed 45000 nets.
[03/13 00:23:55    719s] **** 00:23:55 **** Processed 50000 nets.
[03/13 00:23:55    719s] **** 00:23:55 **** Processed 55000 nets.
[03/13 00:23:55    719s] **** 00:23:55 **** Processed 60000 nets.
[03/13 00:23:57    721s] 
[03/13 00:23:57    721s] Begin Summary 
[03/13 00:23:57    721s]   Found no problems or warnings.
[03/13 00:23:57    721s] End Summary
[03/13 00:23:57    721s] 
[03/13 00:23:57    721s] End Time: Mon Mar 13 00:23:57 2023
[03/13 00:23:57    721s] Time Elapsed: 0:00:04.0
[03/13 00:23:57    721s] 
[03/13 00:23:57    721s] ******** End: VERIFY CONNECTIVITY ********
[03/13 00:23:57    721s]   Verification Complete : 0 Viols.  0 Wrngs.
[03/13 00:23:57    721s]   (CPU Time: 0:00:04.2  MEM: -0.969M)
[03/13 00:23:57    721s] 
[03/13 00:23:57    721s] <CMD> report_timing -max_paths 5 > ${design}.post_route.timing.rpt
[03/13 00:23:57    721s] Starting SI iteration 1 using Infinite Timing Windows
[03/13 00:23:58    721s] #################################################################################
[03/13 00:23:58    721s] # Design Stage: PostRoute
[03/13 00:23:58    721s] # Design Name: fullchip
[03/13 00:23:58    721s] # Design Mode: 65nm
[03/13 00:23:58    721s] # Analysis Mode: MMMC OCV 
[03/13 00:23:58    721s] # Parasitics Mode: SPEF/RCDB
[03/13 00:23:58    721s] # Signoff Settings: SI On 
[03/13 00:23:58    721s] #################################################################################
[03/13 00:23:59    723s] AAE_INFO: 1 threads acquired from CTE.
[03/13 00:23:59    723s] Setting infinite Tws ...
[03/13 00:23:59    723s] First Iteration Infinite Tw... 
[03/13 00:23:59    723s] Calculate late delays in OCV mode...
[03/13 00:24:00    723s] Calculate early delays in OCV mode...
[03/13 00:24:00    724s] Topological Sorting (REAL = 0:00:00.0, MEM = 2063.0M, InitMEM = 2063.0M)
[03/13 00:24:00    724s] Start delay calculation (fullDC) (1 T). (MEM=2062.97)
[03/13 00:24:00    724s] End AAE Lib Interpolated Model. (MEM=2074.58 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/13 00:24:18    742s] Total number of fetched objects 64354
[03/13 00:24:18    742s] AAE_INFO-618: Total number of nets in the design is 64561,  99.7 percent of the nets selected for SI analysis
[03/13 00:24:18    742s] End Timing Check Calculation. (CPU Time=0:00:00.4, Real Time=0:00:00.0)
[03/13 00:24:18    742s] End delay calculation. (MEM=2125.66 CPU=0:00:16.7 REAL=0:00:17.0)
[03/13 00:24:18    742s] End delay calculation (fullDC). (MEM=2125.66 CPU=0:00:18.5 REAL=0:00:18.0)
[03/13 00:24:18    742s] *** CDM Built up (cpu=0:00:20.8  real=0:00:21.0  mem= 2125.7M) ***
[03/13 00:24:21    745s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2125.7M)
[03/13 00:24:21    745s] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/13 00:24:22    746s] Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:01.0, MEM = 2125.7M)
[03/13 00:24:22    746s] Starting SI iteration 2
[03/13 00:24:22    746s] Calculate late delays in OCV mode...
[03/13 00:24:22    746s] Calculate early delays in OCV mode...
[03/13 00:24:22    746s] Start delay calculation (fullDC) (1 T). (MEM=1985.78)
[03/13 00:24:22    746s] End AAE Lib Interpolated Model. (MEM=1985.78 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/13 00:24:26    750s] Glitch Analysis: View BC_VIEW -- Total Number of Nets Skipped = 0. 
[03/13 00:24:26    750s] Glitch Analysis: View BC_VIEW -- Total Number of Nets Analyzed = 64354. 
[03/13 00:24:26    750s] Total number of fetched objects 64354
[03/13 00:24:26    750s] AAE_INFO-618: Total number of nets in the design is 64561,  7.7 percent of the nets selected for SI analysis
[03/13 00:24:26    750s] End delay calculation. (MEM=1991.93 CPU=0:00:03.5 REAL=0:00:03.0)
[03/13 00:24:26    750s] End delay calculation (fullDC). (MEM=1991.93 CPU=0:00:03.8 REAL=0:00:04.0)
[03/13 00:24:26    750s] *** CDM Built up (cpu=0:00:03.9  real=0:00:04.0  mem= 1991.9M) ***
[03/13 00:24:28    752s] <CMD> report_power -outfile fullchip.post_route.power.rpt
[03/13 00:24:28    752s] ** ERROR: (VOLTUS_POWR-2029): The view 'WC_VIEW' selected for power calculation is not active. Use report_analysis_views -type active
[03/13 00:24:28    752s] to get the list of active views and re-run power calculation with the desired view.
[03/13 00:24:28    752s] 0
[03/13 00:26:08    772s] 
[03/13 00:26:08    772s] *** Memory Usage v#1 (Current mem = 1952.922M, initial mem = 283.785M) ***
[03/13 00:26:08    772s] 
[03/13 00:26:08    772s] *** Summary of all messages that are not suppressed in this session:
[03/13 00:26:08    772s] Severity  ID               Count  Summary                                  
[03/13 00:26:08    772s] WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
[03/13 00:26:08    772s] WARNING   IMPFP-3961           4  The techSite '%s' has no related standar...
[03/13 00:26:08    772s] WARNING   IMPEXT-2710          4  Basic Cap table for layer M%d is ignored...
[03/13 00:26:08    772s] WARNING   IMPEXT-2760          4  Layer M%d specified in the cap table is ...
[03/13 00:26:08    772s] WARNING   IMPEXT-2771          4  Via %s specified in the cap table is ign...
[03/13 00:26:08    772s] WARNING   IMPEXT-2801          4  Resistance values are not provided in th...
[03/13 00:26:08    772s] WARNING   IMPEXT-3442          3  The version of the capacitance table fil...
[03/13 00:26:08    772s] WARNING   IMPEXT-3503          1  The corner setup has changed in the MMMC...
[03/13 00:26:08    772s] WARNING   IMPEXT-3518          3  The lower process node is set (using com...
[03/13 00:26:08    772s] WARNING   IMPVL-159         1622  Pin '%s' of cell '%s' is defined in LEF ...
[03/13 00:26:08    772s] WARNING   IMPVFG-257           3  verifyGeometry command is replaced by ve...
[03/13 00:26:08    772s] WARNING   IMPOPT-7077          1  Some of the LEF equivalent cells have di...
[03/13 00:26:08    772s] WARNING   IMPOPT-3564          1  The following cells are set dont_use tem...
[03/13 00:26:08    772s] WARNING   IMPCCOPT-1361        3  Routing configuration for %s nets in clo...
[03/13 00:26:08    772s] WARNING   IMPCTE-104           1  The constraint mode of this inactive vie...
[03/13 00:26:08    772s] WARNING   IMPCTE-107           1  The following globals have been obsolete...
[03/13 00:26:08    772s] WARNING   IMPTCM-70            2  Option "%s" for command %s is obsolete a...
[03/13 00:26:08    772s] WARNING   IMPTCM-77            1  Option "%s" for command %s is obsolete a...
[03/13 00:26:08    772s] WARNING   SDF-808              2  The software is currently operating in a...
[03/13 00:26:08    772s] *** Message Summary: 1665 warning(s), 0 error(s)
[03/13 00:26:08    772s] 
[03/13 00:26:08    772s] --- Ending "Innovus" (totcpu=0:12:52, real=0:21:47, mem=1952.9M) ---
