\# VERILOG\_CODES



This repository contains my Verilog RTL practice codes including combinational and sequential designs.



\## Current Modules

\- Half Adder

\- Full Adder

\- 4:1 Multiplexer

\- 2:4 Decoder



\## Folder Structure

VERILOG\_CODES

└── RTL\_Design\_Basics

├── src # RTL source files

├── testbench # Testbench files

├── waveforms # Simulation waveforms

└── schematic # Circuit schematics





\## Tools \& Skills

\- Verilog

\- RTL Design

\- Digital Logic Design

\- Simulation \& Debugging



\## Author

\*\*B Gowrish\*\*  

ECE 2025 | CGPA 8.14  

VLSI Design \& Verification Trainee @ VLSI 1st, Bengaluru



