riscv32-unknown-elf-gcc -g -I/home/dinesha/workarea/efabless/MPW-7/caravel/mgmt_core_wrapper/verilog/dv/firmware -I/home/dinesha/workarea/efabless/MPW-7/caravel/mgmt_core_wrapper/verilog/dv/generated -I/home/dinesha/workarea/efabless/MPW-7/caravel/mgmt_core_wrapper/verilog/dv/ -I/home/dinesha/workarea/efabless/MPW-7/caravel/mgmt_core_wrapper/verilog/common -I../../../verilog/dv/common/firmware   -march=rv32i      -mabi=ilp32 -D__vexriscv__ -Wl,-Bstatic,-T,/home/dinesha/workarea/efabless/MPW-7/caravel/mgmt_core_wrapper/verilog/dv/firmware/sections.lds,--strip-debug -ffreestanding -nostdlib -o wb_port.elf /home/dinesha/workarea/efabless/MPW-7/caravel/mgmt_core_wrapper/verilog/dv/firmware/crt0_vex.S /home/dinesha/workarea/efabless/MPW-7/caravel/mgmt_core_wrapper/verilog/dv/firmware/isr.c wb_port.c
