--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2578 paths analyzed, 504 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.966ns.
--------------------------------------------------------------------------------
Slack:                  15.034ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd2 (FF)
  Destination:          M_input_a_q_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.819ns (Levels of Logic = 1)
  Clock Path Skew:      -0.112ns (0.598 - 0.710)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd2 to M_input_a_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y55.DMUX     Tshcko                0.535   led_1_OBUF
                                                       M_state_q_FSM_FFd2
    SLICE_X15Y47.A4      net (fanout=53)       2.313   M_state_q_FSM_FFd2
    SLICE_X15Y47.A       Tilo                  0.259   alu/Mmux_out177
                                                       Mmux_M_alu_alufn110211
    SLICE_X13Y34.CE      net (fanout=2)        1.304   Mmux_M_alu_alufn11021
    SLICE_X13Y34.CLK     Tceck                 0.408   M_input_a_q[14]
                                                       M_input_a_q_13
    -------------------------------------------------  ---------------------------
    Total                                      4.819ns (1.202ns logic, 3.617ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------
Slack:                  15.035ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd2 (FF)
  Destination:          M_input_b_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.882ns (Levels of Logic = 1)
  Clock Path Skew:      -0.048ns (0.662 - 0.710)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd2 to M_input_b_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y55.DMUX     Tshcko                0.535   led_1_OBUF
                                                       M_state_q_FSM_FFd2
    SLICE_X7Y35.A5       net (fanout=53)       1.714   M_state_q_FSM_FFd2
    SLICE_X7Y35.A        Tilo                  0.259   _n0275_inv
                                                       _n0275_inv1
    SLICE_X15Y48.CE      net (fanout=2)        1.966   _n0275_inv
    SLICE_X15Y48.CLK     Tceck                 0.408   M_input_b_q[7]
                                                       M_input_b_q_4
    -------------------------------------------------  ---------------------------
    Total                                      4.882ns (1.202ns logic, 3.680ns route)
                                                       (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------
Slack:                  15.035ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd2 (FF)
  Destination:          M_input_a_q_11 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.818ns (Levels of Logic = 1)
  Clock Path Skew:      -0.112ns (0.598 - 0.710)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd2 to M_input_a_q_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y55.DMUX     Tshcko                0.535   led_1_OBUF
                                                       M_state_q_FSM_FFd2
    SLICE_X15Y47.A4      net (fanout=53)       2.313   M_state_q_FSM_FFd2
    SLICE_X15Y47.A       Tilo                  0.259   alu/Mmux_out177
                                                       Mmux_M_alu_alufn110211
    SLICE_X13Y34.CE      net (fanout=2)        1.304   Mmux_M_alu_alufn11021
    SLICE_X13Y34.CLK     Tceck                 0.407   M_input_a_q[14]
                                                       M_input_a_q_11
    -------------------------------------------------  ---------------------------
    Total                                      4.818ns (1.201ns logic, 3.617ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------
Slack:                  15.036ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd2 (FF)
  Destination:          M_input_b_q_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.881ns (Levels of Logic = 1)
  Clock Path Skew:      -0.048ns (0.662 - 0.710)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd2 to M_input_b_q_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y55.DMUX     Tshcko                0.535   led_1_OBUF
                                                       M_state_q_FSM_FFd2
    SLICE_X7Y35.A5       net (fanout=53)       1.714   M_state_q_FSM_FFd2
    SLICE_X7Y35.A        Tilo                  0.259   _n0275_inv
                                                       _n0275_inv1
    SLICE_X15Y48.CE      net (fanout=2)        1.966   _n0275_inv
    SLICE_X15Y48.CLK     Tceck                 0.407   M_input_b_q[7]
                                                       M_input_b_q_14
    -------------------------------------------------  ---------------------------
    Total                                      4.881ns (1.201ns logic, 3.680ns route)
                                                       (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------
Slack:                  15.037ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd2 (FF)
  Destination:          M_input_a_q_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.816ns (Levels of Logic = 1)
  Clock Path Skew:      -0.112ns (0.598 - 0.710)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd2 to M_input_a_q_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y55.DMUX     Tshcko                0.535   led_1_OBUF
                                                       M_state_q_FSM_FFd2
    SLICE_X15Y47.A4      net (fanout=53)       2.313   M_state_q_FSM_FFd2
    SLICE_X15Y47.A       Tilo                  0.259   alu/Mmux_out177
                                                       Mmux_M_alu_alufn110211
    SLICE_X13Y34.CE      net (fanout=2)        1.304   Mmux_M_alu_alufn11021
    SLICE_X13Y34.CLK     Tceck                 0.405   M_input_a_q[14]
                                                       M_input_a_q_12
    -------------------------------------------------  ---------------------------
    Total                                      4.816ns (1.199ns logic, 3.617ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------
Slack:                  15.037ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd2 (FF)
  Destination:          M_input_a_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.816ns (Levels of Logic = 1)
  Clock Path Skew:      -0.112ns (0.598 - 0.710)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd2 to M_input_a_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y55.DMUX     Tshcko                0.535   led_1_OBUF
                                                       M_state_q_FSM_FFd2
    SLICE_X15Y47.A4      net (fanout=53)       2.313   M_state_q_FSM_FFd2
    SLICE_X15Y47.A       Tilo                  0.259   alu/Mmux_out177
                                                       Mmux_M_alu_alufn110211
    SLICE_X13Y34.CE      net (fanout=2)        1.304   Mmux_M_alu_alufn11021
    SLICE_X13Y34.CLK     Tceck                 0.405   M_input_a_q[14]
                                                       M_input_a_q_0
    -------------------------------------------------  ---------------------------
    Total                                      4.816ns (1.199ns logic, 3.617ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------
Slack:                  15.038ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd2 (FF)
  Destination:          M_input_b_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.879ns (Levels of Logic = 1)
  Clock Path Skew:      -0.048ns (0.662 - 0.710)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd2 to M_input_b_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y55.DMUX     Tshcko                0.535   led_1_OBUF
                                                       M_state_q_FSM_FFd2
    SLICE_X7Y35.A5       net (fanout=53)       1.714   M_state_q_FSM_FFd2
    SLICE_X7Y35.A        Tilo                  0.259   _n0275_inv
                                                       _n0275_inv1
    SLICE_X15Y48.CE      net (fanout=2)        1.966   _n0275_inv
    SLICE_X15Y48.CLK     Tceck                 0.405   M_input_b_q[7]
                                                       M_input_b_q_5
    -------------------------------------------------  ---------------------------
    Total                                      4.879ns (1.199ns logic, 3.680ns route)
                                                       (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------
Slack:                  15.038ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd2 (FF)
  Destination:          M_input_b_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.879ns (Levels of Logic = 1)
  Clock Path Skew:      -0.048ns (0.662 - 0.710)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd2 to M_input_b_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y55.DMUX     Tshcko                0.535   led_1_OBUF
                                                       M_state_q_FSM_FFd2
    SLICE_X7Y35.A5       net (fanout=53)       1.714   M_state_q_FSM_FFd2
    SLICE_X7Y35.A        Tilo                  0.259   _n0275_inv
                                                       _n0275_inv1
    SLICE_X15Y48.CE      net (fanout=2)        1.966   _n0275_inv
    SLICE_X15Y48.CLK     Tceck                 0.405   M_input_b_q[7]
                                                       M_input_b_q_2
    -------------------------------------------------  ---------------------------
    Total                                      4.879ns (1.199ns logic, 3.680ns route)
                                                       (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------
Slack:                  15.039ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd2 (FF)
  Destination:          M_input_a_q_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.814ns (Levels of Logic = 1)
  Clock Path Skew:      -0.112ns (0.598 - 0.710)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd2 to M_input_a_q_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y55.DMUX     Tshcko                0.535   led_1_OBUF
                                                       M_state_q_FSM_FFd2
    SLICE_X15Y47.A4      net (fanout=53)       2.313   M_state_q_FSM_FFd2
    SLICE_X15Y47.A       Tilo                  0.259   alu/Mmux_out177
                                                       Mmux_M_alu_alufn110211
    SLICE_X13Y34.CE      net (fanout=2)        1.304   Mmux_M_alu_alufn11021
    SLICE_X13Y34.CLK     Tceck                 0.403   M_input_a_q[14]
                                                       M_input_a_q_8
    -------------------------------------------------  ---------------------------
    Total                                      4.814ns (1.197ns logic, 3.617ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------
Slack:                  15.040ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd2 (FF)
  Destination:          M_input_b_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.877ns (Levels of Logic = 1)
  Clock Path Skew:      -0.048ns (0.662 - 0.710)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd2 to M_input_b_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y55.DMUX     Tshcko                0.535   led_1_OBUF
                                                       M_state_q_FSM_FFd2
    SLICE_X7Y35.A5       net (fanout=53)       1.714   M_state_q_FSM_FFd2
    SLICE_X7Y35.A        Tilo                  0.259   _n0275_inv
                                                       _n0275_inv1
    SLICE_X15Y48.CE      net (fanout=2)        1.966   _n0275_inv
    SLICE_X15Y48.CLK     Tceck                 0.403   M_input_b_q[7]
                                                       M_input_b_q_6
    -------------------------------------------------  ---------------------------
    Total                                      4.877ns (1.197ns logic, 3.680ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------
Slack:                  15.052ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd2 (FF)
  Destination:          M_input_a_q_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.801ns (Levels of Logic = 1)
  Clock Path Skew:      -0.112ns (0.598 - 0.710)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd2 to M_input_a_q_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y55.DMUX     Tshcko                0.535   led_1_OBUF
                                                       M_state_q_FSM_FFd2
    SLICE_X15Y47.A4      net (fanout=53)       2.313   M_state_q_FSM_FFd2
    SLICE_X15Y47.A       Tilo                  0.259   alu/Mmux_out177
                                                       Mmux_M_alu_alufn110211
    SLICE_X13Y34.CE      net (fanout=2)        1.304   Mmux_M_alu_alufn11021
    SLICE_X13Y34.CLK     Tceck                 0.390   M_input_a_q[14]
                                                       M_input_a_q_10
    -------------------------------------------------  ---------------------------
    Total                                      4.801ns (1.184ns logic, 3.617ns route)
                                                       (24.7% logic, 75.3% route)

--------------------------------------------------------------------------------
Slack:                  15.053ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd2 (FF)
  Destination:          M_input_b_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.864ns (Levels of Logic = 1)
  Clock Path Skew:      -0.048ns (0.662 - 0.710)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd2 to M_input_b_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y55.DMUX     Tshcko                0.535   led_1_OBUF
                                                       M_state_q_FSM_FFd2
    SLICE_X7Y35.A5       net (fanout=53)       1.714   M_state_q_FSM_FFd2
    SLICE_X7Y35.A        Tilo                  0.259   _n0275_inv
                                                       _n0275_inv1
    SLICE_X15Y48.CE      net (fanout=2)        1.966   _n0275_inv
    SLICE_X15Y48.CLK     Tceck                 0.390   M_input_b_q[7]
                                                       M_input_b_q_1
    -------------------------------------------------  ---------------------------
    Total                                      4.864ns (1.184ns logic, 3.680ns route)
                                                       (24.3% logic, 75.7% route)

--------------------------------------------------------------------------------
Slack:                  15.060ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd2 (FF)
  Destination:          M_input_a_q_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.793ns (Levels of Logic = 1)
  Clock Path Skew:      -0.112ns (0.598 - 0.710)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd2 to M_input_a_q_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y55.DMUX     Tshcko                0.535   led_1_OBUF
                                                       M_state_q_FSM_FFd2
    SLICE_X15Y47.A4      net (fanout=53)       2.313   M_state_q_FSM_FFd2
    SLICE_X15Y47.A       Tilo                  0.259   alu/Mmux_out177
                                                       Mmux_M_alu_alufn110211
    SLICE_X13Y34.CE      net (fanout=2)        1.304   Mmux_M_alu_alufn11021
    SLICE_X13Y34.CLK     Tceck                 0.382   M_input_a_q[14]
                                                       M_input_a_q_14
    -------------------------------------------------  ---------------------------
    Total                                      4.793ns (1.176ns logic, 3.617ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------
Slack:                  15.061ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd2 (FF)
  Destination:          M_input_b_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.856ns (Levels of Logic = 1)
  Clock Path Skew:      -0.048ns (0.662 - 0.710)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd2 to M_input_b_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y55.DMUX     Tshcko                0.535   led_1_OBUF
                                                       M_state_q_FSM_FFd2
    SLICE_X7Y35.A5       net (fanout=53)       1.714   M_state_q_FSM_FFd2
    SLICE_X7Y35.A        Tilo                  0.259   _n0275_inv
                                                       _n0275_inv1
    SLICE_X15Y48.CE      net (fanout=2)        1.966   _n0275_inv
    SLICE_X15Y48.CLK     Tceck                 0.382   M_input_b_q[7]
                                                       M_input_b_q_7
    -------------------------------------------------  ---------------------------
    Total                                      4.856ns (1.176ns logic, 3.680ns route)
                                                       (24.2% logic, 75.8% route)

--------------------------------------------------------------------------------
Slack:                  15.077ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd2 (FF)
  Destination:          M_input_a_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.776ns (Levels of Logic = 1)
  Clock Path Skew:      -0.112ns (0.598 - 0.710)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd2 to M_input_a_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y55.DMUX     Tshcko                0.535   led_1_OBUF
                                                       M_state_q_FSM_FFd2
    SLICE_X15Y47.A4      net (fanout=53)       2.313   M_state_q_FSM_FFd2
    SLICE_X15Y47.A       Tilo                  0.259   alu/Mmux_out177
                                                       Mmux_M_alu_alufn110211
    SLICE_X13Y34.CE      net (fanout=2)        1.304   Mmux_M_alu_alufn11021
    SLICE_X13Y34.CLK     Tceck                 0.365   M_input_a_q[14]
                                                       M_input_a_q_9
    -------------------------------------------------  ---------------------------
    Total                                      4.776ns (1.159ns logic, 3.617ns route)
                                                       (24.3% logic, 75.7% route)

--------------------------------------------------------------------------------
Slack:                  15.078ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd2 (FF)
  Destination:          M_input_b_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.839ns (Levels of Logic = 1)
  Clock Path Skew:      -0.048ns (0.662 - 0.710)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd2 to M_input_b_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y55.DMUX     Tshcko                0.535   led_1_OBUF
                                                       M_state_q_FSM_FFd2
    SLICE_X7Y35.A5       net (fanout=53)       1.714   M_state_q_FSM_FFd2
    SLICE_X7Y35.A        Tilo                  0.259   _n0275_inv
                                                       _n0275_inv1
    SLICE_X15Y48.CE      net (fanout=2)        1.966   _n0275_inv
    SLICE_X15Y48.CLK     Tceck                 0.365   M_input_b_q[7]
                                                       M_input_b_q_0
    -------------------------------------------------  ---------------------------
    Total                                      4.839ns (1.159ns logic, 3.680ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------
Slack:                  15.658ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd2 (FF)
  Destination:          M_input_b_q_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.190ns (Levels of Logic = 1)
  Clock Path Skew:      -0.117ns (0.686 - 0.803)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd2 to M_input_b_q_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y55.DMUX     Tshcko                0.535   led_1_OBUF
                                                       M_state_q_FSM_FFd2
    SLICE_X7Y35.A5       net (fanout=53)       1.714   M_state_q_FSM_FFd2
    SLICE_X7Y35.A        Tilo                  0.259   _n0275_inv
                                                       _n0275_inv1
    SLICE_X13Y29.CE      net (fanout=2)        1.274   _n0275_inv
    SLICE_X13Y29.CLK     Tceck                 0.408   M_input_b_q[15]
                                                       M_input_b_q_12
    -------------------------------------------------  ---------------------------
    Total                                      4.190ns (1.202ns logic, 2.988ns route)
                                                       (28.7% logic, 71.3% route)

--------------------------------------------------------------------------------
Slack:                  15.659ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd2 (FF)
  Destination:          M_input_b_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.189ns (Levels of Logic = 1)
  Clock Path Skew:      -0.117ns (0.686 - 0.803)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd2 to M_input_b_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y55.DMUX     Tshcko                0.535   led_1_OBUF
                                                       M_state_q_FSM_FFd2
    SLICE_X7Y35.A5       net (fanout=53)       1.714   M_state_q_FSM_FFd2
    SLICE_X7Y35.A        Tilo                  0.259   _n0275_inv
                                                       _n0275_inv1
    SLICE_X13Y29.CE      net (fanout=2)        1.274   _n0275_inv
    SLICE_X13Y29.CLK     Tceck                 0.407   M_input_b_q[15]
                                                       M_input_b_q_3
    -------------------------------------------------  ---------------------------
    Total                                      4.189ns (1.201ns logic, 2.988ns route)
                                                       (28.7% logic, 71.3% route)

--------------------------------------------------------------------------------
Slack:                  15.661ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd2 (FF)
  Destination:          M_input_b_q_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.187ns (Levels of Logic = 1)
  Clock Path Skew:      -0.117ns (0.686 - 0.803)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd2 to M_input_b_q_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y55.DMUX     Tshcko                0.535   led_1_OBUF
                                                       M_state_q_FSM_FFd2
    SLICE_X7Y35.A5       net (fanout=53)       1.714   M_state_q_FSM_FFd2
    SLICE_X7Y35.A        Tilo                  0.259   _n0275_inv
                                                       _n0275_inv1
    SLICE_X13Y29.CE      net (fanout=2)        1.274   _n0275_inv
    SLICE_X13Y29.CLK     Tceck                 0.405   M_input_b_q[15]
                                                       M_input_b_q_10
    -------------------------------------------------  ---------------------------
    Total                                      4.187ns (1.199ns logic, 2.988ns route)
                                                       (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------
Slack:                  15.661ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd2 (FF)
  Destination:          M_input_b_q_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.187ns (Levels of Logic = 1)
  Clock Path Skew:      -0.117ns (0.686 - 0.803)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd2 to M_input_b_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y55.DMUX     Tshcko                0.535   led_1_OBUF
                                                       M_state_q_FSM_FFd2
    SLICE_X7Y35.A5       net (fanout=53)       1.714   M_state_q_FSM_FFd2
    SLICE_X7Y35.A        Tilo                  0.259   _n0275_inv
                                                       _n0275_inv1
    SLICE_X13Y29.CE      net (fanout=2)        1.274   _n0275_inv
    SLICE_X13Y29.CLK     Tceck                 0.405   M_input_b_q[15]
                                                       M_input_b_q_13
    -------------------------------------------------  ---------------------------
    Total                                      4.187ns (1.199ns logic, 2.988ns route)
                                                       (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------
Slack:                  15.663ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd2 (FF)
  Destination:          M_input_b_q_11 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.185ns (Levels of Logic = 1)
  Clock Path Skew:      -0.117ns (0.686 - 0.803)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd2 to M_input_b_q_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y55.DMUX     Tshcko                0.535   led_1_OBUF
                                                       M_state_q_FSM_FFd2
    SLICE_X7Y35.A5       net (fanout=53)       1.714   M_state_q_FSM_FFd2
    SLICE_X7Y35.A        Tilo                  0.259   _n0275_inv
                                                       _n0275_inv1
    SLICE_X13Y29.CE      net (fanout=2)        1.274   _n0275_inv
    SLICE_X13Y29.CLK     Tceck                 0.403   M_input_b_q[15]
                                                       M_input_b_q_11
    -------------------------------------------------  ---------------------------
    Total                                      4.185ns (1.197ns logic, 2.988ns route)
                                                       (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------
Slack:                  15.676ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd2 (FF)
  Destination:          M_input_b_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.172ns (Levels of Logic = 1)
  Clock Path Skew:      -0.117ns (0.686 - 0.803)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd2 to M_input_b_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y55.DMUX     Tshcko                0.535   led_1_OBUF
                                                       M_state_q_FSM_FFd2
    SLICE_X7Y35.A5       net (fanout=53)       1.714   M_state_q_FSM_FFd2
    SLICE_X7Y35.A        Tilo                  0.259   _n0275_inv
                                                       _n0275_inv1
    SLICE_X13Y29.CE      net (fanout=2)        1.274   _n0275_inv
    SLICE_X13Y29.CLK     Tceck                 0.390   M_input_b_q[15]
                                                       M_input_b_q_9
    -------------------------------------------------  ---------------------------
    Total                                      4.172ns (1.184ns logic, 2.988ns route)
                                                       (28.4% logic, 71.6% route)

--------------------------------------------------------------------------------
Slack:                  15.684ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd2 (FF)
  Destination:          M_input_b_q_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.164ns (Levels of Logic = 1)
  Clock Path Skew:      -0.117ns (0.686 - 0.803)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd2 to M_input_b_q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y55.DMUX     Tshcko                0.535   led_1_OBUF
                                                       M_state_q_FSM_FFd2
    SLICE_X7Y35.A5       net (fanout=53)       1.714   M_state_q_FSM_FFd2
    SLICE_X7Y35.A        Tilo                  0.259   _n0275_inv
                                                       _n0275_inv1
    SLICE_X13Y29.CE      net (fanout=2)        1.274   _n0275_inv
    SLICE_X13Y29.CLK     Tceck                 0.382   M_input_b_q[15]
                                                       M_input_b_q_15
    -------------------------------------------------  ---------------------------
    Total                                      4.164ns (1.176ns logic, 2.988ns route)
                                                       (28.2% logic, 71.8% route)

--------------------------------------------------------------------------------
Slack:                  15.701ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd2 (FF)
  Destination:          M_input_b_q_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.147ns (Levels of Logic = 1)
  Clock Path Skew:      -0.117ns (0.686 - 0.803)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd2 to M_input_b_q_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y55.DMUX     Tshcko                0.535   led_1_OBUF
                                                       M_state_q_FSM_FFd2
    SLICE_X7Y35.A5       net (fanout=53)       1.714   M_state_q_FSM_FFd2
    SLICE_X7Y35.A        Tilo                  0.259   _n0275_inv
                                                       _n0275_inv1
    SLICE_X13Y29.CE      net (fanout=2)        1.274   _n0275_inv
    SLICE_X13Y29.CLK     Tceck                 0.365   M_input_b_q[15]
                                                       M_input_b_q_8
    -------------------------------------------------  ---------------------------
    Total                                      4.147ns (1.159ns logic, 2.988ns route)
                                                       (27.9% logic, 72.1% route)

--------------------------------------------------------------------------------
Slack:                  15.745ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd1 (FF)
  Destination:          M_input_b_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.223ns (Levels of Logic = 1)
  Clock Path Skew:      0.003ns (0.662 - 0.659)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd1 to M_input_b_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y45.DQ       Tcko                  0.476   M_state_q_FSM_FFd1
                                                       M_state_q_FSM_FFd1
    SLICE_X7Y35.A3       net (fanout=45)       1.114   M_state_q_FSM_FFd1
    SLICE_X7Y35.A        Tilo                  0.259   _n0275_inv
                                                       _n0275_inv1
    SLICE_X15Y48.CE      net (fanout=2)        1.966   _n0275_inv
    SLICE_X15Y48.CLK     Tceck                 0.408   M_input_b_q[7]
                                                       M_input_b_q_4
    -------------------------------------------------  ---------------------------
    Total                                      4.223ns (1.143ns logic, 3.080ns route)
                                                       (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------
Slack:                  15.746ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd1 (FF)
  Destination:          M_input_b_q_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.222ns (Levels of Logic = 1)
  Clock Path Skew:      0.003ns (0.662 - 0.659)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd1 to M_input_b_q_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y45.DQ       Tcko                  0.476   M_state_q_FSM_FFd1
                                                       M_state_q_FSM_FFd1
    SLICE_X7Y35.A3       net (fanout=45)       1.114   M_state_q_FSM_FFd1
    SLICE_X7Y35.A        Tilo                  0.259   _n0275_inv
                                                       _n0275_inv1
    SLICE_X15Y48.CE      net (fanout=2)        1.966   _n0275_inv
    SLICE_X15Y48.CLK     Tceck                 0.407   M_input_b_q[7]
                                                       M_input_b_q_14
    -------------------------------------------------  ---------------------------
    Total                                      4.222ns (1.142ns logic, 3.080ns route)
                                                       (27.0% logic, 73.0% route)

--------------------------------------------------------------------------------
Slack:                  15.748ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd1 (FF)
  Destination:          M_input_b_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.220ns (Levels of Logic = 1)
  Clock Path Skew:      0.003ns (0.662 - 0.659)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd1 to M_input_b_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y45.DQ       Tcko                  0.476   M_state_q_FSM_FFd1
                                                       M_state_q_FSM_FFd1
    SLICE_X7Y35.A3       net (fanout=45)       1.114   M_state_q_FSM_FFd1
    SLICE_X7Y35.A        Tilo                  0.259   _n0275_inv
                                                       _n0275_inv1
    SLICE_X15Y48.CE      net (fanout=2)        1.966   _n0275_inv
    SLICE_X15Y48.CLK     Tceck                 0.405   M_input_b_q[7]
                                                       M_input_b_q_2
    -------------------------------------------------  ---------------------------
    Total                                      4.220ns (1.140ns logic, 3.080ns route)
                                                       (27.0% logic, 73.0% route)

--------------------------------------------------------------------------------
Slack:                  15.748ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd1 (FF)
  Destination:          M_input_b_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.220ns (Levels of Logic = 1)
  Clock Path Skew:      0.003ns (0.662 - 0.659)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd1 to M_input_b_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y45.DQ       Tcko                  0.476   M_state_q_FSM_FFd1
                                                       M_state_q_FSM_FFd1
    SLICE_X7Y35.A3       net (fanout=45)       1.114   M_state_q_FSM_FFd1
    SLICE_X7Y35.A        Tilo                  0.259   _n0275_inv
                                                       _n0275_inv1
    SLICE_X15Y48.CE      net (fanout=2)        1.966   _n0275_inv
    SLICE_X15Y48.CLK     Tceck                 0.405   M_input_b_q[7]
                                                       M_input_b_q_5
    -------------------------------------------------  ---------------------------
    Total                                      4.220ns (1.140ns logic, 3.080ns route)
                                                       (27.0% logic, 73.0% route)

--------------------------------------------------------------------------------
Slack:                  15.750ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd1 (FF)
  Destination:          M_input_b_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.218ns (Levels of Logic = 1)
  Clock Path Skew:      0.003ns (0.662 - 0.659)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd1 to M_input_b_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y45.DQ       Tcko                  0.476   M_state_q_FSM_FFd1
                                                       M_state_q_FSM_FFd1
    SLICE_X7Y35.A3       net (fanout=45)       1.114   M_state_q_FSM_FFd1
    SLICE_X7Y35.A        Tilo                  0.259   _n0275_inv
                                                       _n0275_inv1
    SLICE_X15Y48.CE      net (fanout=2)        1.966   _n0275_inv
    SLICE_X15Y48.CLK     Tceck                 0.403   M_input_b_q[7]
                                                       M_input_b_q_6
    -------------------------------------------------  ---------------------------
    Total                                      4.218ns (1.138ns logic, 3.080ns route)
                                                       (27.0% logic, 73.0% route)

--------------------------------------------------------------------------------
Slack:                  15.763ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd1 (FF)
  Destination:          M_input_b_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.205ns (Levels of Logic = 1)
  Clock Path Skew:      0.003ns (0.662 - 0.659)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd1 to M_input_b_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y45.DQ       Tcko                  0.476   M_state_q_FSM_FFd1
                                                       M_state_q_FSM_FFd1
    SLICE_X7Y35.A3       net (fanout=45)       1.114   M_state_q_FSM_FFd1
    SLICE_X7Y35.A        Tilo                  0.259   _n0275_inv
                                                       _n0275_inv1
    SLICE_X15Y48.CE      net (fanout=2)        1.966   _n0275_inv
    SLICE_X15Y48.CLK     Tceck                 0.390   M_input_b_q[7]
                                                       M_input_b_q_1
    -------------------------------------------------  ---------------------------
    Total                                      4.205ns (1.125ns logic, 3.080ns route)
                                                       (26.8% logic, 73.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: generator/M_counter_q[3]/CLK
  Logical resource: generator/M_counter_q_0/CK
  Location pin: SLICE_X0Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: generator/M_counter_q[3]/CLK
  Logical resource: generator/M_counter_q_1/CK
  Location pin: SLICE_X0Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: generator/M_counter_q[3]/CLK
  Logical resource: generator/M_counter_q_2/CK
  Location pin: SLICE_X0Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: generator/M_counter_q[3]/CLK
  Logical resource: generator/M_counter_q_3/CK
  Location pin: SLICE_X0Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: generator/M_counter_q[7]/CLK
  Logical resource: generator/M_counter_q_4/CK
  Location pin: SLICE_X0Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: generator/M_counter_q[7]/CLK
  Logical resource: generator/M_counter_q_5/CK
  Location pin: SLICE_X0Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: generator/M_counter_q[7]/CLK
  Logical resource: generator/M_counter_q_6/CK
  Location pin: SLICE_X0Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: generator/M_counter_q[7]/CLK
  Logical resource: generator/M_counter_q_7/CK
  Location pin: SLICE_X0Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: generator/M_counter_q[11]/CLK
  Logical resource: generator/M_counter_q_8/CK
  Location pin: SLICE_X0Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: generator/M_counter_q[11]/CLK
  Logical resource: generator/M_counter_q_9/CK
  Location pin: SLICE_X0Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: generator/M_counter_q[11]/CLK
  Logical resource: generator/M_counter_q_10/CK
  Location pin: SLICE_X0Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: generator/M_counter_q[11]/CLK
  Logical resource: generator/M_counter_q_11/CK
  Location pin: SLICE_X0Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: generator/M_counter_q[15]/CLK
  Logical resource: generator/M_counter_q_12/CK
  Location pin: SLICE_X0Y40.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: generator/M_counter_q[15]/CLK
  Logical resource: generator/M_counter_q_13/CK
  Location pin: SLICE_X0Y40.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: generator/M_counter_q[15]/CLK
  Logical resource: generator/M_counter_q_14/CK
  Location pin: SLICE_X0Y40.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: generator/M_counter_q[15]/CLK
  Logical resource: generator/M_counter_q_15/CK
  Location pin: SLICE_X0Y40.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q_19/CLK
  Logical resource: generator/M_counter_q_16/CK
  Location pin: SLICE_X0Y41.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q_19/CLK
  Logical resource: generator/M_counter_q_17/CK
  Location pin: SLICE_X0Y41.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q_19/CLK
  Logical resource: generator/M_counter_q_18/CK
  Location pin: SLICE_X0Y41.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q_19/CLK
  Logical resource: generator/M_counter_q_19/CK
  Location pin: SLICE_X0Y41.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: generator/M_counter_q[23]/CLK
  Logical resource: generator/M_counter_q_20/CK
  Location pin: SLICE_X0Y42.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: generator/M_counter_q[23]/CLK
  Logical resource: generator/M_counter_q_21/CK
  Location pin: SLICE_X0Y42.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: generator/M_counter_q[23]/CLK
  Logical resource: generator/M_counter_q_22/CK
  Location pin: SLICE_X0Y42.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: generator/M_counter_q[23]/CLK
  Logical resource: generator/M_counter_q_23/CK
  Location pin: SLICE_X0Y42.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q_27/CLK
  Logical resource: generator/M_counter_q_24/CK
  Location pin: SLICE_X0Y43.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q_27/CLK
  Logical resource: generator/M_counter_q_25/CK
  Location pin: SLICE_X0Y43.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q_27/CLK
  Logical resource: generator/M_counter_q_26/CK
  Location pin: SLICE_X0Y43.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q_27/CLK
  Logical resource: generator/M_counter_q_27/CK
  Location pin: SLICE_X0Y43.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q_29/CLK
  Logical resource: generator/M_counter_q_28/CK
  Location pin: SLICE_X0Y44.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.966|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 2578 paths, 0 nets, and 208 connections

Design statistics:
   Minimum period:   4.966ns{1}   (Maximum frequency: 201.369MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed WED 31 OCT 5:13:29 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 172 MB



