5 18 1fda1 13 0 ffffffff TOP
8 /home/bryce3/trevorw/devel/covered/diags/verilog 2 -t (main) 2 -vcd (mem7.vcd) 2 -o (mem7.cdd) 2 -v (mem7.verilator.v) 2 -i (TOP.v) 1 -ep 1 -rP 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1 
15 TOP 0
3 0 main "TOP.v" 0 mem7.verilator.v 9 24 1 
2 1 14 14 14 11001e c 1 100c 0 0 1 1 verilatorclock
2 2 14 14 14 9001e 12 27 100a 1 0 1 18 0 1 0 0 0 0
2 3 14 14 14 210025 6 3d 5002 0 0 1 18 0 1 0 0 0 0 u$0
1 verilatorclock 1 9 13 1 0 0 0 1 17 1 1 0 1 1 0
1 i 2 11 107000b 1 0 31 0 32 49 0 ffffffff 0 fe 7e 0
1 mem 3 12 30f000b 1 1 0 127 31 0 4096 19 0 ffffffffffffffff 0 0 0 ffffffffffffffff 0 0 0 ffffffffffffffff 0 0 0 0 0 0 0 ffffffffffffffff 0 0 0 0 0 0 0 ffffffffffffffff 0 0 0 0 0 0 0 ffffffffffffffff 0 0 0 0 0 0 0 ffffffffffffffff 0 0 0 0 0 0 0 ffffffffffffffff 0 0 0 0 0 0 0 ffffffffffffffff 0 0 0 0 0 0 0 ffffffffffffffff 0 0 0 0 0 0 0 ffffffffffffffff 0 0 0 0 0 0 0 ffffffffffffffff 0 0 0 0 0 0 0 ffffffffffffffff 0 0 0 0 0 0 0 ffffffffffffffff 0 0 0 0 0 0 0 ffffffffffffffff 0 0 0 0 0 0 0 ffffffffffffffff 0 0 0 0 0 0 0 ffffffffffffffff 0 0 0 0 0 0 0 ffffffffffffffff 0 0 0 0 0 0 0 ffffffffffffffff 0 0 0 0 0 0 0 ffffffffffffffff 0 0 0 0 0 0 0 ffffffffffffffff 0 0 0 0 0 0 0 ffffffffffffffff 0 0 0 0 0 0 0 ffffffffffffffff 0 0 0 0 0 0 0 ffffffffffffffff 0 0 0 0 0 0 0 ffffffffffffffff 0 0 0 0 0 0 0 ffffffffffffffff 0 0 0 0 0 0 0 ffffffffffffffff 0 0 0 0 0 0 0 ffffffffffffffff 0 0 0 0 0 0 0 ffffffffffffffff 0 0 0 0 0 0 0 ffffffffffffffff 0 0 0 0 0 0 0 ffffffffffffffff 0 0 0 0 0 0 0 ffffffffffffffff 0 0 0 0 0 0 0 ffffffffffffffff 0 0 0 0 0 0 0 ffffffffffffffff 0 0 0 0 0 0 0 ffffffffffffffff 0 0 0 0 0 0 0 ffffffffffffffff 0 0 0 0 0 0 0 ffffffffffffffff 0 0 0 0 0 0 0 ffffffffffffffff 0 0 0 0 0 0 0 ffffffffffffffff 0 0 0 0 0 0 0 ffffffffffffffff 0 0 0 0 0 0 0 ffffffffffffffff 0 0 0 0 0 0 0 ffffffffffffffff 0 0 0 0 0 0 0 ffffffffffffffff 0 0 0 0 0 0 0 ffffffffffffffff 0 0 0 0 0 0 0 ffffffffffffffff 0 0 0 0 0 0 0 ffffffffffffffff 0 0 0 0 0 0 0 ffffffffffffffff 0 0 0 0 0 0 0 ffffffffffffffff 0 0 0 0 0 0 0 ffffffffffffffff 0 0 0 0 0 0 0 ffffffffffffffff 0 0 0 0 0 0 0 ffffffffffffffff 0 0 0 0 0 0 0 ffffffffffffffff 0 0 0 0 0 0 0 ffffffffffffffff 0 0 0 0 0 0 0 ffffffffffffffff 0 0 0 0 0 0 0 ffffffffffffffff 0 0 0 0 0 0 0 ffffffffffffffff 0 0 0 0 0 0 0 ffffffffffffffff 0 0 0 0 0 0 0 ffffffffffffffff 0 0 0 0 0 0 0 ffffffffffffffff 0 0 0 0 0 0 0 ffffffffffffffff 0 0 0 0 0 0 0 ffffffffffffffff 0 0 0 0 0 0 0 ffffffffffffffff 0 0 0 0 0 0 0 ffffffffffffffff 0 0 0 0 0 0 0 ffffffffffffffff 0 0 0 0 0 0 0 ffffffffffffffff 0 0 0 0 0 0
4 2 1 3 0 2
4 3 6 2 0 2
3 1 main.u$0 "TOP.v.u$0" 0 mem7.verilator.v 14 22 1 
2 4 15 15 15 f000f 6 0 1008 0 0 32 48 1 0
2 5 15 15 15 6000a 6 69 1000 0 0 64 18 0 ffffffffffffffff 0 0 0 0
2 6 15 15 15 6000f 6 11 10103c 4 5 1 18 0 1 1 1 0 0
2 7 15 15 15 20011 6 39 10002e 6 0
2 8 20 20 20 140015 5 0 1008 0 0 32 48 b 0
2 9 20 20 20 b000f 5 69 1000 0 0 64 18 0 ffffffffffffffff 0 0 0 0
2 10 20 20 20 b0015 5 11 10103c 8 9 1 18 0 1 1 1 0 0
2 11 20 20 20 70017 5 39 10002e 10 0
2 12 0 0 0 0 1 5a 1002 0 0 1 18 0 1 0 0 0 0
2 13 16 16 16 40006 1 3d 5002 0 0 1 18 0 1 0 0 0 0 u$1
4 12 0 0 0 7
4 7 11 13 11 7
4 13 0 0 0 7
4 11 0 12 0 7
3 1 main.u$0.u$1 "TOP.v.u$0.u$1" 0 mem7.verilator.v 0 19 1 
2 14 16 16 16 b000b 1 0 1004 0 0 32 48 0 0
2 15 16 16 16 90009 0 1 1410 0 0 32 33 i
2 16 16 16 16 9000b 1 37 400016 14 15
2 17 16 16 16 100012 1 0 1008 0 0 32 48 80 0
2 18 16 16 16 e000e 41 1 100c 0 0 32 33 i
2 19 16 16 16 e0012 41 d 80100e 17 18 1 18 0 1 1 1 0 0
2 20 16 16 16 1d0021 40 3d 5002 0 0 1 18 0 1 0 0 0 0 u$2
2 21 16 16 16 190019 1 0 1008 0 0 32 48 2 0
2 22 16 16 16 170017 40 1 101c 0 0 32 33 i
2 23 16 16 16 170019 40 6 1298 21 22 32 50 0 ffffffff fffffffd 2 7c 2
2 24 16 16 16 150015 0 1 1410 0 0 32 33 i
2 25 16 16 16 150019 40 37 c0003a 23 24
4 16 11 19 19 16
4 19 0 20 0 16
4 25 6 19 19 16
4 20 0 25 0 16
3 1 main.u$0.u$1.u$2 "TOP.v.u$0.u$1.u$2" 0 mem7.verilator.v 16 19 1 
2 26 17 17 17 170017 1 0 1004 0 0 32 48 0 0
2 27 17 17 17 130013 40 1 101c 0 0 32 33 i
2 28 17 17 17 120018 40 6 20115c 26 27 32 50 0 ffffffff ffffffff 0 7e 0
2 29 17 17 17 c000c 0 0 1400 0 0 32 48 0 0
2 30 17 17 17 a000a 40 1 141c 0 0 32 33 i
2 31 17 17 17 a000c 40 6 141c 29 30 32 50 0 ffffffff ffffffff 0 7e 0
2 32 17 17 17 6000d 0 23 1410 0 31 32 18 0 ffffffff 0 0 0 0 mem
2 33 17 17 17 60018 40 38 3e 28 32
2 34 18 18 18 170017 1 0 1008 0 0 32 48 1 0
2 35 18 18 18 130013 40 1 101c 0 0 32 33 i
2 36 18 18 18 120018 40 6 201298 34 35 32 50 0 ffffffff fffffffe 1 7e 0
2 37 18 18 18 c000c 0 0 1400 0 0 32 48 1 0
2 38 18 18 18 a000a 40 1 141c 0 0 32 33 i
2 39 18 18 18 a000c 40 6 1418 37 38 32 50 0 ffffffff fffffffe 1 7e 0
2 40 18 18 18 6000d 0 23 1410 0 39 32 18 0 ffffffff 0 0 0 0 mem
2 41 18 18 18 60018 40 38 3a 36 40
4 33 11 41 41 33
4 41 0 0 0 33
