/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire [9:0] _04_;
  wire [31:0] _05_;
  wire celloutsig_0_0z;
  wire [5:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_15z;
  wire [6:0] celloutsig_0_16z;
  wire [5:0] celloutsig_0_17z;
  wire [6:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [35:0] celloutsig_0_22z;
  wire [9:0] celloutsig_0_23z;
  wire [2:0] celloutsig_0_28z;
  wire [12:0] celloutsig_0_2z;
  wire celloutsig_0_31z;
  wire celloutsig_0_37z;
  wire celloutsig_0_38z;
  wire [13:0] celloutsig_0_3z;
  wire [5:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [4:0] celloutsig_1_0z;
  wire [4:0] celloutsig_1_10z;
  wire celloutsig_1_13z;
  wire celloutsig_1_15z;
  wire [15:0] celloutsig_1_17z;
  wire [15:0] celloutsig_1_18z;
  wire [4:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [6:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [8:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [3:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_15z = celloutsig_1_6z[2] ? celloutsig_1_8z : celloutsig_1_7z;
  assign celloutsig_1_2z = ~in_data[185];
  assign celloutsig_0_0z = ~((in_data[48] | in_data[95]) & in_data[87]);
  assign celloutsig_0_38z = ~((_00_ | celloutsig_0_31z) & celloutsig_0_28z[2]);
  assign celloutsig_1_7z = ~((celloutsig_1_5z | celloutsig_1_0z[1]) & celloutsig_1_1z);
  assign celloutsig_1_8z = ~((celloutsig_1_0z[3] | celloutsig_1_3z) & celloutsig_1_3z);
  assign celloutsig_1_1z = ~((in_data[138] | celloutsig_1_0z[4]) & (in_data[112] | celloutsig_1_0z[4]));
  assign celloutsig_0_7z = ~((in_data[58] | celloutsig_0_1z[4]) & (celloutsig_0_1z[1] | celloutsig_0_6z));
  assign celloutsig_0_15z = ~((_01_ | celloutsig_0_5z) & (celloutsig_0_8z | celloutsig_0_5z));
  assign celloutsig_0_13z = ~(celloutsig_0_0z ^ celloutsig_0_7z);
  reg [9:0] _16_;
  always_ff @(negedge celloutsig_1_19z[0], posedge clkin_data[32])
    if (clkin_data[32]) _16_ <= 10'h000;
    else _16_ <= { celloutsig_0_3z[9:1], celloutsig_0_13z };
  assign { _04_[9:5], _01_, _02_, _04_[2:0] } = _16_;
  reg [31:0] _17_;
  always_ff @(negedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _17_ <= 32'd0;
    else _17_ <= { celloutsig_0_22z[10:6], celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_23z, celloutsig_0_21z, celloutsig_0_8z };
  assign { _05_[31:20], _03_, _05_[18:5], _00_, _05_[3:0] } = _17_;
  assign celloutsig_0_1z = { in_data[65:60], celloutsig_0_0z } / { 1'h1, in_data[39:34] };
  assign celloutsig_0_23z = { celloutsig_0_11z[4:2], celloutsig_0_16z } / { 1'h1, celloutsig_0_17z[2:1], celloutsig_0_16z[6:1], in_data[0] };
  assign celloutsig_1_0z = in_data[144:140] / { 1'h1, in_data[120:117] };
  assign celloutsig_1_5z = celloutsig_1_4z === in_data[111:105];
  assign celloutsig_0_31z = celloutsig_0_22z[31:24] && in_data[79:72];
  assign celloutsig_0_12z = celloutsig_0_4z[5] & ~(celloutsig_0_7z);
  assign celloutsig_0_2z = { in_data[15:12], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z } % { 1'h1, in_data[22:15], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_1_17z = celloutsig_1_8z ? { celloutsig_1_7z, celloutsig_1_5z, celloutsig_1_13z, celloutsig_1_9z, 1'h1, celloutsig_1_4z, celloutsig_1_3z } : { celloutsig_1_10z[4], celloutsig_1_13z, celloutsig_1_7z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_13z, celloutsig_1_4z, 1'h0, celloutsig_1_1z };
  assign celloutsig_1_18z = in_data[185] ? celloutsig_1_17z : { celloutsig_1_7z, celloutsig_1_3z, celloutsig_1_7z, celloutsig_1_10z, celloutsig_1_4z, celloutsig_1_3z };
  assign celloutsig_0_11z = celloutsig_0_6z ? celloutsig_0_1z[5:0] : { celloutsig_0_4z[5:2], celloutsig_0_7z, 1'h0 };
  assign celloutsig_0_37z = | { _04_[7:5], _01_, _02_, celloutsig_0_20z };
  assign celloutsig_1_13z = | { in_data[159:145], celloutsig_1_1z, celloutsig_1_7z, celloutsig_1_2z };
  assign celloutsig_0_6z = celloutsig_0_4z[3] & celloutsig_0_0z;
  assign celloutsig_0_9z = celloutsig_0_6z & celloutsig_0_8z;
  assign celloutsig_0_20z = celloutsig_0_0z & celloutsig_0_8z;
  assign celloutsig_0_5z = ^ { in_data[18:9], celloutsig_0_0z };
  assign celloutsig_0_8z = ^ in_data[46:38];
  assign celloutsig_0_4z = { in_data[84:81], celloutsig_0_0z, celloutsig_0_0z } >> celloutsig_0_3z[12:7];
  assign celloutsig_1_4z = { in_data[186:181], celloutsig_1_2z } >> { in_data[143:139], celloutsig_1_2z, celloutsig_1_1z };
  assign celloutsig_1_19z = { celloutsig_1_2z, celloutsig_1_8z, celloutsig_1_8z, celloutsig_1_15z, celloutsig_1_3z } >> celloutsig_1_18z[10:6];
  assign celloutsig_1_10z = { in_data[163:161], celloutsig_1_1z, celloutsig_1_2z } << celloutsig_1_4z[4:0];
  assign celloutsig_0_17z = { celloutsig_0_11z[5:2], celloutsig_0_13z, celloutsig_0_8z } << celloutsig_0_1z[6:1];
  assign celloutsig_0_3z = in_data[50:37] - in_data[14:1];
  assign celloutsig_1_6z = { celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_4z } - { celloutsig_1_0z[2], celloutsig_1_3z, celloutsig_1_4z };
  assign celloutsig_1_9z = { celloutsig_1_6z[8], celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_3z } - celloutsig_1_6z[7:4];
  assign celloutsig_0_16z = { celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_13z, celloutsig_0_6z, celloutsig_0_15z } - { _04_[8:5], _01_, _02_, celloutsig_0_9z };
  assign celloutsig_0_28z = in_data[20:18] - celloutsig_0_23z[9:7];
  assign celloutsig_1_3z = ~((in_data[125] & celloutsig_1_1z) | (celloutsig_1_0z[1] & in_data[111]));
  assign celloutsig_0_21z = ~((celloutsig_0_7z & celloutsig_0_20z) | (celloutsig_0_2z[11] & celloutsig_0_16z[5]));
  assign { celloutsig_0_22z[0], celloutsig_0_22z[10:1], celloutsig_0_22z[25:22], celloutsig_0_22z[35:26], celloutsig_0_22z[11] } = ~ { celloutsig_0_20z, _04_[9:5], _01_, _02_, _04_[2:0], celloutsig_0_12z, celloutsig_0_2z, celloutsig_0_0z };
  assign _04_[4:3] = { _01_, _02_ };
  assign { _05_[19], _05_[4] } = { _03_, _00_ };
  assign celloutsig_0_22z[21:12] = celloutsig_0_22z[35:26];
  assign { out_data[143:128], out_data[100:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_37z, celloutsig_0_38z };
endmodule
