0.7
2020.2
Apr 18 2022
16:05:34
C:/Users/gbeve/Downloads/ddrBench/ddrbench_sol/sim/verilog/AESL_axi_master_gmem.v,1673298417,systemVerilog,,,,AESL_axi_master_gmem,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/gbeve/Downloads/ddrBench/ddrbench_sol/sim/verilog/AESL_axi_master_results.v,1673298417,systemVerilog,,,,AESL_axi_master_results,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/gbeve/Downloads/ddrBench/ddrbench_sol/sim/verilog/AESL_axi_slave_control.v,1673298417,systemVerilog,,,,AESL_axi_slave_control,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/gbeve/Downloads/ddrBench/ddrbench_sol/sim/verilog/AESL_deadlock_detection_unit.v,1673298418,systemVerilog,,,,AESL_deadlock_detect_unit,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/gbeve/Downloads/ddrBench/ddrbench_sol/sim/verilog/AESL_deadlock_detector.v,1673298418,systemVerilog,,,,AESL_deadlock_detector,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/gbeve/Downloads/ddrBench/ddrbench_sol/sim/verilog/AESL_deadlock_report_unit.v,1673298418,systemVerilog,,,,AESL_deadlock_report_unit,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/gbeve/Downloads/ddrBench/ddrbench_sol/sim/verilog/csv_file_dump.svh,1673298418,verilog,,,,,,,,,,,,
C:/Users/gbeve/Downloads/ddrBench/ddrbench_sol/sim/verilog/dataflow_monitor.sv,1673298418,systemVerilog,C:/Users/gbeve/Downloads/ddrBench/ddrbench_sol/sim/verilog/df_fifo_interface.svh;C:/Users/gbeve/Downloads/ddrBench/ddrbench_sol/sim/verilog/df_process_interface.svh;C:/Users/gbeve/Downloads/ddrBench/ddrbench_sol/sim/verilog/nodf_module_interface.svh;C:/Users/gbeve/Downloads/ddrBench/ddrbench_sol/sim/verilog/upc_loop_interface.svh,,C:/Users/gbeve/Downloads/ddrBench/ddrbench_sol/sim/verilog/dump_file_agent.svh;C:/Users/gbeve/Downloads/ddrBench/ddrbench_sol/sim/verilog/csv_file_dump.svh;C:/Users/gbeve/Downloads/ddrBench/ddrbench_sol/sim/verilog/sample_agent.svh;C:/Users/gbeve/Downloads/ddrBench/ddrbench_sol/sim/verilog/loop_sample_agent.svh;C:/Users/gbeve/Downloads/ddrBench/ddrbench_sol/sim/verilog/sample_manager.svh;C:/Users/gbeve/Downloads/ddrBench/ddrbench_sol/sim/verilog/nodf_module_interface.svh;C:/Users/gbeve/Downloads/ddrBench/ddrbench_sol/sim/verilog/nodf_module_monitor.svh;C:/Users/gbeve/Downloads/ddrBench/ddrbench_sol/sim/verilog/df_fifo_interface.svh;C:/Users/gbeve/Downloads/ddrBench/ddrbench_sol/sim/verilog/df_fifo_monitor.svh;C:/Users/gbeve/Downloads/ddrBench/ddrbench_sol/sim/verilog/df_process_interface.svh;C:/Users/gbeve/Downloads/ddrBench/ddrbench_sol/sim/verilog/df_process_monitor.svh;C:/Users/gbeve/Downloads/ddrBench/ddrbench_sol/sim/verilog/upc_loop_interface.svh;C:/Users/gbeve/Downloads/ddrBench/ddrbench_sol/sim/verilog/upc_loop_monitor.svh,$unit_dataflow_monitor_sv;dataflow_monitor,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/gbeve/Downloads/ddrBench/ddrbench_sol/sim/verilog/ddrBenchmark.autotb.v,1673298418,systemVerilog,,,C:/Users/gbeve/Downloads/ddrBench/ddrbench_sol/sim/verilog/fifo_para.vh,apatb_ddrBenchmark_top,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/gbeve/Downloads/ddrBench/ddrbench_sol/sim/verilog/ddrBenchmark.v,1673298346,systemVerilog,,,,ddrBenchmark,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/gbeve/Downloads/ddrBench/ddrbench_sol/sim/verilog/ddrBenchmark_control_s_axi.v,1673298348,systemVerilog,,,,ddrBenchmark_control_s_axi,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/gbeve/Downloads/ddrBench/ddrbench_sol/sim/verilog/ddrBenchmark_countCycles.v,1673298345,systemVerilog,,,,ddrBenchmark_countCycles,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/gbeve/Downloads/ddrBench/ddrbench_sol/sim/verilog/ddrBenchmark_countCycles_Pipeline_count.v,1673298344,systemVerilog,,,,ddrBenchmark_countCycles_Pipeline_count,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/gbeve/Downloads/ddrBench/ddrbench_sol/sim/verilog/ddrBenchmark_entry_proc.v,1673298339,systemVerilog,,,,ddrBenchmark_entry_proc,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/gbeve/Downloads/ddrBench/ddrbench_sol/sim/verilog/ddrBenchmark_fifo_w64_d2_S.v,1673298348,systemVerilog,,,,ddrBenchmark_fifo_w64_d2_S;ddrBenchmark_fifo_w64_d2_S_shiftReg,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/gbeve/Downloads/ddrBench/ddrbench_sol/sim/verilog/ddrBenchmark_fifo_w64_d3_S.v,1673298348,systemVerilog,,,,ddrBenchmark_fifo_w64_d3_S;ddrBenchmark_fifo_w64_d3_S_shiftReg,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/gbeve/Downloads/ddrBench/ddrbench_sol/sim/verilog/ddrBenchmark_flow_control_loop_pipe_sequential_init.v,1673298348,systemVerilog,,,,ddrBenchmark_flow_control_loop_pipe_sequential_init,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/gbeve/Downloads/ddrBench/ddrbench_sol/sim/verilog/ddrBenchmark_gmem_m_axi.v,1673298346,systemVerilog,,,,ddrBenchmark_gmem_m_axi;ddrBenchmark_gmem_m_axi_fifo;ddrBenchmark_gmem_m_axi_flushManager;ddrBenchmark_gmem_m_axi_load;ddrBenchmark_gmem_m_axi_mem;ddrBenchmark_gmem_m_axi_read;ddrBenchmark_gmem_m_axi_reg_slice;ddrBenchmark_gmem_m_axi_srl;ddrBenchmark_gmem_m_axi_store;ddrBenchmark_gmem_m_axi_throttle;ddrBenchmark_gmem_m_axi_write,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/gbeve/Downloads/ddrBench/ddrbench_sol/sim/verilog/ddrBenchmark_results_m_axi.v,1673298346,systemVerilog,,,,ddrBenchmark_results_m_axi;ddrBenchmark_results_m_axi_fifo;ddrBenchmark_results_m_axi_flushManager;ddrBenchmark_results_m_axi_load;ddrBenchmark_results_m_axi_mem;ddrBenchmark_results_m_axi_read;ddrBenchmark_results_m_axi_reg_slice;ddrBenchmark_results_m_axi_srl;ddrBenchmark_results_m_axi_store;ddrBenchmark_results_m_axi_throttle;ddrBenchmark_results_m_axi_write,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/gbeve/Downloads/ddrBench/ddrbench_sol/sim/verilog/ddrBenchmark_runBench.v,1673298344,systemVerilog,,,,ddrBenchmark_runBench,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/gbeve/Downloads/ddrBench/ddrbench_sol/sim/verilog/ddrBenchmark_runBench_Pipeline_dataWrite.v,1673298343,systemVerilog,,,,ddrBenchmark_runBench_Pipeline_dataWrite,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/gbeve/Downloads/ddrBench/ddrbench_sol/sim/verilog/ddrBenchmark_runBench_Pipeline_dataWrite1.v,1673298340,systemVerilog,,,,ddrBenchmark_runBench_Pipeline_dataWrite1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/gbeve/Downloads/ddrBench/ddrbench_sol/sim/verilog/ddrBenchmark_start_for_countCycles_U0.v,1673298348,systemVerilog,,,,ddrBenchmark_start_for_countCycles_U0;ddrBenchmark_start_for_countCycles_U0_shiftReg,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/gbeve/Downloads/ddrBench/ddrbench_sol/sim/verilog/df_fifo_interface.svh,1673298418,verilog,,,,df_fifo_intf,,,,,,,,
C:/Users/gbeve/Downloads/ddrBench/ddrbench_sol/sim/verilog/df_fifo_monitor.svh,1673298418,verilog,,,,,,,,,,,,
C:/Users/gbeve/Downloads/ddrBench/ddrbench_sol/sim/verilog/df_process_interface.svh,1673298418,verilog,,,,df_process_intf,,,,,,,,
C:/Users/gbeve/Downloads/ddrBench/ddrbench_sol/sim/verilog/df_process_monitor.svh,1673298418,verilog,,,,,,,,,,,,
C:/Users/gbeve/Downloads/ddrBench/ddrbench_sol/sim/verilog/dump_file_agent.svh,1673298418,verilog,,,,,,,,,,,,
C:/Users/gbeve/Downloads/ddrBench/ddrbench_sol/sim/verilog/fifo_para.vh,1673298418,verilog,,,,,,,,,,,,
C:/Users/gbeve/Downloads/ddrBench/ddrbench_sol/sim/verilog/loop_sample_agent.svh,1673298418,verilog,,,,,,,,,,,,
C:/Users/gbeve/Downloads/ddrBench/ddrbench_sol/sim/verilog/nodf_module_interface.svh,1673298418,verilog,,,,nodf_module_intf,,,,,,,,
C:/Users/gbeve/Downloads/ddrBench/ddrbench_sol/sim/verilog/nodf_module_monitor.svh,1673298418,verilog,,,,,,,,,,,,
C:/Users/gbeve/Downloads/ddrBench/ddrbench_sol/sim/verilog/sample_agent.svh,1673298418,verilog,,,,,,,,,,,,
C:/Users/gbeve/Downloads/ddrBench/ddrbench_sol/sim/verilog/sample_manager.svh,1673298418,verilog,,,,,,,,,,,,
C:/Users/gbeve/Downloads/ddrBench/ddrbench_sol/sim/verilog/upc_loop_interface.svh,1673298418,verilog,,,,upc_loop_intf,,,,,,,,
C:/Users/gbeve/Downloads/ddrBench/ddrbench_sol/sim/verilog/upc_loop_monitor.svh,1673298418,verilog,,,,,,,,,,,,
