/media/DATA/Documents/sancus/github/sancus-core/fpga/xula2-stickit/ise/openMSP430_fpga.ngc 1504631872
rtl/verilog/coregen/ram_8x8k.ngc 1499941808
rtl/verilog/coregen/rom_8x20_5k.ngc 1499941871
OK
