# Full_adder_design
Implementing a Full adder using System verilog to add 2 operands, returning the sum and carry.
