// Seed: 3416908803
module module_0;
  supply1 id_1 = 1;
endmodule
macromodule module_1 (
    input wand id_0,
    input supply0 id_1,
    input wor id_2,
    input wor id_3,
    input tri id_4
    , id_8,
    output uwire id_5,
    output supply0 id_6
);
  always @*;
  module_0();
endmodule
module module_2 (
    input  uwire id_0,
    output wor   id_1,
    output wor   id_2,
    output uwire id_3,
    input  uwire id_4,
    output tri   id_5,
    output tri   id_6,
    input  tri   id_7
);
  assign id_1 = 1;
  supply0 id_9 = 0;
  xor (id_1, id_10, id_11, id_12, id_13, id_14, id_15, id_16, id_17, id_18, id_4, id_7, id_9);
  wire id_10;
  id_11 :
  assert property (@(posedge ~id_7) 1'd0)
  else id_3 = 1'h0;
  wire id_12;
  wire id_13, id_14;
  id_15 :
  assert property (@(posedge id_7) (1'd0) ==? 1)
  else begin
    id_11 <= (1);
    $display(id_13);
  end
  uwire id_16 = 1;
  wire  id_17;
  wire  id_18;
  module_0();
  wire  id_19;
endmodule
