<!-- set: ai sw=1 ts=1 sta et -->
<architecture xmlns:xi="http://www.w3.org/2001/XInclude">
 <!-- ODIN-II model description for non-standard block type -->
 <models>
  <xi:include href="../../primitives/sb_lut/sb_lut.model.xml"     xpointer="xpointer(models/child::node())" />
  <xi:include href="../../primitives/sb_ff/sb_ff.model.xml" 	  xpointer="xpointer(models/child::node())" />
  <xi:include href="../../primitives/sb_carry/sb_carry.model.xml" xpointer="xpointer(models/child::node())" />
  <xi:include href="../../primitives/sb_ram/sb_ram.model.xml"     xpointer="xpointer(models/child::node())" />
  <xi:include href="../../primitives/mux4/ice_mux4.model.xml"         xpointer="xpointer(models/child::node())" />
  <xi:include href="../../primitives/mux2/ice_mux2.model.xml"         xpointer="xpointer(models/child::node())" />
 </models>

 <layout>
	 <fixed_layout name="HX0K" width="6" height="6">
   <col     type="EMPTY" startx="0" priority="30"/>
   <col     type="EMPTY"   startx="1" priority="10"/>
   <region  type="PLB"   startx="2" endx="3" starty="2" endy="3" priority="4"/> <!-- Logic blocks 2x2 -->
   <col     type="EMPTY"   startx="4" priority="10"/>
   <col     type="EMPTY" startx="5" priority="30"/>

   <row     type="EMPTY" starty="0" priority="31"/>
   <row     type="PIO"   starty="1" priority="11"/>
   <!-- starty="2" endy="3" -->
   <row     type="PIO"   starty="4" priority="11"/>
   <row     type="EMPTY" starty="5" priority="31"/>

   <!-- Create empty blocks at all corners -->
   <single  type="EMPTY" x="1" y="1" priority="40"/>
   <single  type="EMPTY" x="4" y="1" priority="40"/>
   <single  type="EMPTY" x="1" y="4" priority="40"/>
   <single  type="EMPTY" x="4" y="4" priority="40"/>

  </fixed_layout>
  <fixed_layout name="HX1K" width="16" height="20">
   <!--
    Due to the way channels work in VPR, we need to pad the top+right edge with
    extra empty tiles.
   -->
   <col     type="EMPTY" startx="0"  priority="30"/>
   <col     type="PIO"   startx="1"  priority="10"/>
   <region  type="PLB"   startx="2" endx="13" starty="2" endy="17" priority="4"/> <!-- Logic blocks 11x15 -->
   <col     type="PIO"   startx="14" priority="10"/>
   <col     type="EMPTY" startx="15" priority="30"/>

   <row     type="EMPTY" starty="0"  priority="31"/>
   <row     type="PIO"   starty="1"  priority="11"/>
   <!-- starty="2" endy="17" -->
   <row     type="PIO"   starty="18"  priority="11"/>
   <row     type="EMPTY" starty="19" priority="31"/>

   <!-- Block RAM -->
   <col     type="RAMB"   startx="4"  starty="2" priority="5"/>
   <region  type="RAMT" startx="4" endx="4" starty="3" endy="3" repeaty="2" priority="6"/>
   <col     type="RAMB"   startx="11" starty="2" priority="5"/>
   <region  type="RAMT" startx="11" endx="11" starty="3" endy="3" repeaty="2" priority="6"/>

   <!-- Create empty blocks at all corners -->
   <single  type="EMPTY" x="1"  y="1"  priority="40"/>
   <single  type="EMPTY" x="14" y="1"  priority="40"/>
   <single  type="EMPTY" x="1"  y="18" priority="40"/>
   <single  type="EMPTY" x="14" y="18" priority="40"/>
  </fixed_layout>
  <fixed_layout name="HX8K" width="36" height="36">
   <!--
    Due to the way channels work in VPR, we need to pad the top+right edge with
    extra empty tiles.
   -->
   <col     type="EMPTY" startx="0"  priority="30"/>
   <col     type="PAD"   startx="1"  priority="10"/>
   <region  type="PLB"   startx="2" endx="33" starty="2" endy="33" priority="4"/> <!-- Logic blocks 31x31 -->
   <col     type="PAD"   startx="34" priority="10"/>
   <col     type="EMPTY" startx="35" priority="30"/>

   <row     type="EMPTY" starty="0"  priority="31"/>
   <row     type="PAD"   starty="1"  priority="11"/>
   <!-- starty="2" endy="33" -->
   <row     type="PAD"   starty="34"  priority="11"/>
   <row     type="EMPTY" starty="35" priority="31"/>

   <!-- Block RAM -->
   <col     type="RAMB"   startx="9"  starty="2" priority="5"/>
   <region  type="EMPTY" startx="9" endx="9" starty="2" endy="2" repeaty="2" priority="6"/>
   <col     type="RAMB"   startx="26" starty="2" priority="5"/>
   <region  type="EMPTY" startx="26" endx="26" starty="2" endy="2" repeaty="2" priority="6"/>

   <!-- Create empty blocks at all corners -->
   <single  type="EMPTY" x="1"  y="1"  priority="40"/>
   <single  type="EMPTY" x="34" y="1"  priority="40"/>
   <single  type="EMPTY" x="1"  y="34" priority="40"/>
   <single  type="EMPTY" x="34" y="34" priority="40"/>
  </fixed_layout>
 </layout>

 <directlist>
  <!-- Carry chain from one PLB to the next PLB -->
  <direct name="CARRY" from_pin="PLB.carry_out" to_pin="PLB.carry_in"      x_offset="0"  y_offset="1" z_offset="0"/>
  <!-- Vertical wires from neighbours -->
  <direct name="sp4_r2l" from_pin="PLB.o_sp4_l_v_b" to_pin="PLB.i_sp4_r_v_b" x_offset="1"  y_offset="0" z_offset="0"/>
  <direct name="sp4_l2r" from_pin="PLB.o_sp4_r_v_b" to_pin="PLB.i_sp4_l_v_b" x_offset="-1" y_offset="0" z_offset="0"/>
  <!-- Neighbourhood wires -->
  <direct name="neigh_op_ob2it" from_pin="PLB.o_neigh_op_bot" to_pin="PLB.i_neigh_op_top" x_offset="0"  y_offset="-1" z_offset="0"/>
  <direct name="neigh_op_ot2ib" from_pin="PLB.o_neigh_op_top" to_pin="PLB.i_neigh_op_bot" x_offset="0"  y_offset= "1" z_offset="0"/>

  <direct name="neigh_op_or2il" from_pin="PLB.o_neigh_op_rgt" to_pin="PLB.i_neigh_op_lft" x_offset="-1" y_offset="0"  z_offset="0"/>
  <direct name="neigh_op_ol2ir" from_pin="PLB.o_neigh_op_lft" to_pin="PLB.i_neigh_op_rgt" x_offset= "1" y_offset="0"  z_offset="0"/>
 </directlist>

 <device>
    <sizing R_minW_nmos="6065.520020" R_minW_pmos="18138.500000" />
    <area grid_logic_tile_area="14813.392"/>
    <connection_block input_switch_name="2"/>
    <switch_block type="wilton" fs="3"/>
    <chan_width_distr>
      <x distr="uniform" peak="1.000000"/>
      <y distr="uniform" peak="1.000000"/>
    </chan_width_distr>
 </device>

 <switchlist>
  <!-- name="buffer"  == name="0" -->
  <!-- name="routing" == name="1" -->
  <switch type="mux" name="1" R="551" Cin=".77e-15" Cout="4e-15" Tdel="58e-12" mux_trans_size="2.630740" buf_size="27.645901"/>
  <switch type="mux" name="2" R="551" Cin=".77e-15" Cout="4e-15" Tdel="58e-12" mux_trans_size="2.630740" buf_size="27.645901"/>
 </switchlist>
 <segmentlist>
  <!-- Global networks -->
  <segment name="global" length="longline" freq="1.000000" type="bidir" Rmetal="101" Cmetal="22.5e-15">
   <sb type="pattern">1 1</sb>
   <cb type="pattern">1</cb>
   <wire_switch name="1"/>
   <opin_switch name="2"/>
  </segment>

  <!-- Span 12 vertical   tracks -->
  <!-- Span 12 horizontal tracks -->
  <segment name="span12" length="12" freq="1.000000" type="bidir" Rmetal="101" Cmetal="22.5e-15">
   <sb type="pattern">1 1 1 1 1 1 1 1 1 1 1 1 1</sb>
   <cb type="pattern">1 1 1 1 1 1 1 1 1 1 1 1</cb>
   <wire_switch name="1"/>
   <opin_switch name="2"/>
  </segment>

  <!-- Span 4 vertical   tracks -->
  <!-- Span 4 horizontal tracks -->
  <segment name="span4" length="4" freq="1.000000" type="bidir" Rmetal="101" Cmetal="22.5e-15">
   <sb type="pattern">1 1 1 1 1</sb>
   <cb type="pattern">1 1 1 1</cb>
   <wire_switch name="1"/>
   <opin_switch name="2"/>
  </segment>

  <!-- Local tracks -->
  <segment name="local" length="1" freq="1.000000" type="bidir" Rmetal="101" Cmetal="22.5e-15">
   <sb type="pattern">0 1</sb>
   <cb type="pattern">1</cb>
   <wire_switch name="2"/>
   <opin_switch name="2"/>
  </segment>

  <!-- Neighbourhood tracks-->
  <segment name="direct" length="2" freq="1.000000" type="bidir" Rmetal="101" Cmetal="22.5e-15">
   <sb type="pattern">1 1 1</sb>
   <cb type="pattern">1 1</cb>
   <wire_switch name="1"/>
   <opin_switch name="2"/>
  </segment>

 </segmentlist>

 <!-- Description of the block tiles available in the iCE40 -->
 <complexblocklist>

  <xi:include href="../../tiles/pio-tb/pio-tb.pb_type.xml"/>
  <xi:include href="../../tiles/plb/plb.pb_type.xml"/>
  <xi:include href="../../tiles/ramb/ramb.pb_type.xml"/>
  <xi:include href="../../tiles/ramt/ramt.pb_type.xml"/>

  <!--<xi:include href="../../../vpr/pad/pad.pb_type.xml"/>-->

 </complexblocklist>

</architecture>
