Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Mon Feb 10 15:26:38 2025
| Host         : hberkal running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file reservoir_timing_summary_routed.rpt -pb reservoir_timing_summary_routed.pb -rpx reservoir_timing_summary_routed.rpx -warn_on_violation
| Design       : reservoir
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
TIMING-20  Warning   Non-clocked latch               1           
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (3)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1)
5. checking no_input_delay (1)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (3)
------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: S[0] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S[1] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S[2] (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1)
------------------------------------------------
 There is 1 pin that is not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    3          inf        0.000                      0                    3           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 S[2]
                            (input port)
  Destination:            P
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.973ns  (logic 5.287ns (48.183%)  route 5.686ns (51.817%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 f  S[2] (IN)
                         net (fo=0)                   0.000     0.000    S[2]
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 f  S_IBUF[2]_inst/O
                         net (fo=2, routed)           4.008     5.465    S_IBUF[2]
    SLICE_X65Y85         LUT3 (Prop_lut3_I1_O)        0.118     5.583 r  P_OBUF_inst_i_1/O
                         net (fo=2, routed)           1.678     7.261    P_OBUF
    K3                   OBUF (Prop_obuf_I_O)         3.712    10.973 r  P_OBUF_inst/O
                         net (fo=0)                   0.000    10.973    P
    K3                                                                r  P (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 V_reg/G
                            (positive level-sensitive latch)
  Destination:            V
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.109ns  (logic 4.266ns (46.829%)  route 4.844ns (53.171%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y85         LDCE                         0.000     0.000 r  V_reg/G
    SLICE_X65Y85         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  V_reg/Q
                         net (fo=1, routed)           4.844     5.605    V_OBUF
    C15                  OBUF (Prop_obuf_I_O)         3.505     9.109 r  V_OBUF_inst/O
                         net (fo=0)                   0.000     9.109    V
    C15                                                               r  V (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 S[2]
                            (input port)
  Destination:            V_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.589ns  (logic 1.581ns (28.287%)  route 4.008ns (71.713%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 f  S[2] (IN)
                         net (fo=0)                   0.000     0.000    S[2]
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 f  S_IBUF[2]_inst/O
                         net (fo=2, routed)           4.008     5.465    S_IBUF[2]
    SLICE_X65Y85         LUT1 (Prop_lut1_I0_O)        0.124     5.589 r  V_reg_i_1/O
                         net (fo=1, routed)           0.000     5.589    V_reg_i_1_n_0
    SLICE_X65Y85         LDCE                                         r  V_reg/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 S[2]
                            (input port)
  Destination:            V_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.073ns  (logic 0.270ns (13.025%)  route 1.803ns (86.975%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 f  S[2] (IN)
                         net (fo=0)                   0.000     0.000    S[2]
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 f  S_IBUF[2]_inst/O
                         net (fo=2, routed)           1.803     2.028    S_IBUF[2]
    SLICE_X65Y85         LUT1 (Prop_lut1_I0_O)        0.045     2.073 r  V_reg_i_1/O
                         net (fo=1, routed)           0.000     2.073    V_reg_i_1_n_0
    SLICE_X65Y85         LDCE                                         r  V_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 S[1]
                            (input port)
  Destination:            P
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.304ns  (logic 1.536ns (66.670%)  route 0.768ns (33.330%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L3                                                0.000     0.000 r  S[1] (IN)
                         net (fo=0)                   0.000     0.000    S[1]
    L3                   IBUF (Prop_ibuf_I_O)         0.217     0.217 r  S_IBUF[1]_inst/O
                         net (fo=1, routed)           0.419     0.636    S_IBUF[1]
    SLICE_X65Y85         LUT3 (Prop_lut3_I2_O)        0.046     0.682 r  P_OBUF_inst_i_1/O
                         net (fo=2, routed)           0.349     1.031    P_OBUF
    K3                   OBUF (Prop_obuf_I_O)         1.273     2.304 r  P_OBUF_inst/O
                         net (fo=0)                   0.000     2.304    P
    K3                                                                r  P (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 V_reg/G
                            (positive level-sensitive latch)
  Destination:            V
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.246ns  (logic 1.426ns (43.937%)  route 1.820ns (56.063%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y85         LDCE                         0.000     0.000 r  V_reg/G
    SLICE_X65Y85         LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  V_reg/Q
                         net (fo=1, routed)           1.820     2.040    V_OBUF
    C15                  OBUF (Prop_obuf_I_O)         1.206     3.246 r  V_OBUF_inst/O
                         net (fo=0)                   0.000     3.246    V
    C15                                                               r  V (OUT)
  -------------------------------------------------------------------    -------------------





