Warning: Design 'fir_filter' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Updating design information... (UID-85)
Warning: Design 'fir_filter' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
 
****************************************
Report : timing
        -path full
        -delay max
        -nworst 5
        -max_paths 5
        -sort_by group
Design : fir_filter
Version: O-2018.06-SP1
Date   : Thu Apr 24 19:57:16 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: slow   Library: IBM_CMOS8HP_SS125
Wire Load Model Mode: enclosed

  Startpoint: GEN_SLICE[70].u_fir_slice/sample_delay1_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: GEN_SLICE[70].u_fir_slice/mult_out_reg[11]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir_filter         500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125
  dsp_slice_0        500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125
  dsp_slice_0_DW02_mult_0
                     500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125
  dsp_slice_0_DW01_add_1
                     500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                  0.000      0.000
  clock network delay (ideal)                            0.500      0.500
  GEN_SLICE[70].u_fir_slice/sample_delay1_reg[0]/CLK (DFF_E)
                                                         0.000 #    0.500 r
  GEN_SLICE[70].u_fir_slice/sample_delay1_reg[0]/QBAR (DFF_E)
                                                         0.194      0.694 f
  GEN_SLICE[70].u_fir_slice/U30/Z (INVERT_H)             0.063      0.757 r
  GEN_SLICE[70].u_fir_slice/mult_32/A[0] (dsp_slice_0_DW02_mult_0)
                                                         0.000      0.757 r
  GEN_SLICE[70].u_fir_slice/mult_32/U34/Z (BUFFER_I)     0.062      0.819 r
  GEN_SLICE[70].u_fir_slice/mult_32/U33/Z (INVERT_I)     0.036      0.856 f
  GEN_SLICE[70].u_fir_slice/mult_32/U9/Z (INVERT_I)      0.044      0.900 r
  GEN_SLICE[70].u_fir_slice/mult_32/U10/Z (INVERT_M)     0.041      0.941 f
  GEN_SLICE[70].u_fir_slice/mult_32/U12/Z (NOR2_E)       0.079      1.020 r
  GEN_SLICE[70].u_fir_slice/mult_32/U11/Z (AND2_H)       0.078      1.097 r
  GEN_SLICE[70].u_fir_slice/mult_32/U85/Z (BUFFER_H)     0.054      1.152 r
  GEN_SLICE[70].u_fir_slice/mult_32/S2_2_3/SUM (ADDF_B)
                                                         0.449      1.601 f
  GEN_SLICE[70].u_fir_slice/mult_32/S4_2/SUM (ADDF_E)    0.378      1.978 r
  GEN_SLICE[70].u_fir_slice/mult_32/U101/Z (XOR2_C)      0.128      2.106 r
  GEN_SLICE[70].u_fir_slice/mult_32/U63/Z (INVERT_H)     0.047      2.153 f
  GEN_SLICE[70].u_fir_slice/mult_32/U3/Z (INVERT_H)      0.057      2.210 r
  GEN_SLICE[70].u_fir_slice/mult_32/FS_1/A[3] (dsp_slice_0_DW01_add_1)
                                                         0.000      2.210 r
  GEN_SLICE[70].u_fir_slice/mult_32/FS_1/U47/Z (NOR2_E)
                                                         0.080      2.291 f
  GEN_SLICE[70].u_fir_slice/mult_32/FS_1/U18/Z (INVERT_E)
                                                         0.071      2.361 r
  GEN_SLICE[70].u_fir_slice/mult_32/FS_1/U53/Z (AOI21_D)
                                                         0.068      2.429 f
  GEN_SLICE[70].u_fir_slice/mult_32/FS_1/U40/Z (OA21_F)
                                                         0.113      2.542 f
  GEN_SLICE[70].u_fir_slice/mult_32/FS_1/U38/Z (INVERT_D)
                                                         0.060      2.602 r
  GEN_SLICE[70].u_fir_slice/mult_32/FS_1/U10/Z (INVERT_E)
                                                         0.058      2.660 f
  GEN_SLICE[70].u_fir_slice/mult_32/FS_1/U11/Z (INVERT_H)
                                                         0.041      2.701 r
  GEN_SLICE[70].u_fir_slice/mult_32/FS_1/U39/Z (INVERT_F)
                                                         0.048      2.749 f
  GEN_SLICE[70].u_fir_slice/mult_32/FS_1/U51/Z (OAI21_C)
                                                         0.101      2.850 r
  GEN_SLICE[70].u_fir_slice/mult_32/FS_1/U22/Z (INVERT_H)
                                                         0.048      2.898 f
  GEN_SLICE[70].u_fir_slice/mult_32/FS_1/U23/Z (INVERT_H)
                                                         0.050      2.949 r
  GEN_SLICE[70].u_fir_slice/mult_32/FS_1/U3/Z (AO21_F)
                                                         0.113      3.062 r
  GEN_SLICE[70].u_fir_slice/mult_32/FS_1/U35/Z (INVERT_H)
                                                         0.046      3.108 f
  GEN_SLICE[70].u_fir_slice/mult_32/FS_1/U41/Z (OA21_F)
                                                         0.108      3.216 f
  GEN_SLICE[70].u_fir_slice/mult_32/FS_1/U42/Z (INVERT_D)
                                                         0.060      3.276 r
  GEN_SLICE[70].u_fir_slice/mult_32/FS_1/U2/Z (INVERT_E)
                                                         0.060      3.336 f
  GEN_SLICE[70].u_fir_slice/mult_32/FS_1/U21/Z (CLKI_O)
                                                         0.101      3.438 r
  GEN_SLICE[70].u_fir_slice/mult_32/FS_1/U9/Z (OA21_H)
                                                         0.086      3.523 r
  GEN_SLICE[70].u_fir_slice/mult_32/FS_1/U8/Z (AO21_E)
                                                         0.166      3.689 r
  GEN_SLICE[70].u_fir_slice/mult_32/FS_1/U13/Z (XOR2_B)
                                                         0.102      3.791 f
  GEN_SLICE[70].u_fir_slice/mult_32/FS_1/SUM[9] (dsp_slice_0_DW01_add_1)
                                                         0.000      3.791 f
  GEN_SLICE[70].u_fir_slice/mult_32/PRODUCT[11] (dsp_slice_0_DW02_mult_0)
                                                         0.000      3.791 f
  GEN_SLICE[70].u_fir_slice/mult_out_reg[11]/D (DFF_E)
                                                         0.000      3.791 f
  data arrival time                                                 3.791

  clock clk (rise edge)                                 10.000     10.000
  clock network delay (ideal)                            0.500     10.500
  clock uncertainty                                     -0.500     10.000
  GEN_SLICE[70].u_fir_slice/mult_out_reg[11]/CLK (DFF_E)
                                                         0.000     10.000 r
  library setup time                                    -0.246      9.754
  data required time                                                9.754
  --------------------------------------------------------------------------
  data required time                                                9.754
  data arrival time                                                -3.791
  --------------------------------------------------------------------------
  slack (MET)                                                       5.963


  Startpoint: GEN_SLICE[70].u_fir_slice/sample_delay1_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: GEN_SLICE[70].u_fir_slice/mult_out_reg[11]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir_filter         500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125
  dsp_slice_0        500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125
  dsp_slice_0_DW02_mult_0
                     500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125
  dsp_slice_0_DW01_add_1
                     500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                  0.000      0.000
  clock network delay (ideal)                            0.500      0.500
  GEN_SLICE[70].u_fir_slice/sample_delay1_reg[0]/CLK (DFF_E)
                                                         0.000 #    0.500 r
  GEN_SLICE[70].u_fir_slice/sample_delay1_reg[0]/QBAR (DFF_E)
                                                         0.154      0.654 r
  GEN_SLICE[70].u_fir_slice/U30/Z (INVERT_H)             0.057      0.711 f
  GEN_SLICE[70].u_fir_slice/mult_32/A[0] (dsp_slice_0_DW02_mult_0)
                                                         0.000      0.711 f
  GEN_SLICE[70].u_fir_slice/mult_32/U34/Z (BUFFER_I)     0.073      0.784 f
  GEN_SLICE[70].u_fir_slice/mult_32/U33/Z (INVERT_I)     0.043      0.827 r
  GEN_SLICE[70].u_fir_slice/mult_32/U9/Z (INVERT_I)      0.040      0.867 f
  GEN_SLICE[70].u_fir_slice/mult_32/U10/Z (INVERT_M)     0.045      0.912 r
  GEN_SLICE[70].u_fir_slice/mult_32/U12/Z (NOR2_E)       0.074      0.986 f
  GEN_SLICE[70].u_fir_slice/mult_32/U11/Z (AND2_H)       0.091      1.077 f
  GEN_SLICE[70].u_fir_slice/mult_32/U85/Z (BUFFER_H)     0.064      1.141 f
  GEN_SLICE[70].u_fir_slice/mult_32/S2_2_3/SUM (ADDF_B)
                                                         0.458      1.599 r
  GEN_SLICE[70].u_fir_slice/mult_32/S4_2/SUM (ADDF_E)    0.349      1.948 f
  GEN_SLICE[70].u_fir_slice/mult_32/U101/Z (XOR2_C)      0.148      2.096 f
  GEN_SLICE[70].u_fir_slice/mult_32/U63/Z (INVERT_H)     0.064      2.160 r
  GEN_SLICE[70].u_fir_slice/mult_32/U3/Z (INVERT_H)      0.052      2.211 f
  GEN_SLICE[70].u_fir_slice/mult_32/FS_1/A[3] (dsp_slice_0_DW01_add_1)
                                                         0.000      2.211 f
  GEN_SLICE[70].u_fir_slice/mult_32/FS_1/U28/Z (AND2_I)
                                                         0.082      2.294 f
  GEN_SLICE[70].u_fir_slice/mult_32/FS_1/U26/Z (INVERT_H)
                                                         0.036      2.329 r
  GEN_SLICE[70].u_fir_slice/mult_32/FS_1/U27/Z (INVERT_H)
                                                         0.043      2.372 f
  GEN_SLICE[70].u_fir_slice/mult_32/FS_1/U53/Z (AOI21_D)
                                                         0.097      2.469 r
  GEN_SLICE[70].u_fir_slice/mult_32/FS_1/U40/Z (OA21_F)
                                                         0.120      2.588 r
  GEN_SLICE[70].u_fir_slice/mult_32/FS_1/U38/Z (INVERT_D)
                                                         0.053      2.641 f
  GEN_SLICE[70].u_fir_slice/mult_32/FS_1/U10/Z (INVERT_E)
                                                         0.060      2.701 r
  GEN_SLICE[70].u_fir_slice/mult_32/FS_1/U11/Z (INVERT_H)
                                                         0.036      2.737 f
  GEN_SLICE[70].u_fir_slice/mult_32/FS_1/U39/Z (INVERT_F)
                                                         0.054      2.791 r
  GEN_SLICE[70].u_fir_slice/mult_32/FS_1/U51/Z (OAI21_C)
                                                         0.066      2.857 f
  GEN_SLICE[70].u_fir_slice/mult_32/FS_1/U22/Z (INVERT_H)
                                                         0.045      2.902 r
  GEN_SLICE[70].u_fir_slice/mult_32/FS_1/U23/Z (INVERT_H)
                                                         0.039      2.941 f
  GEN_SLICE[70].u_fir_slice/mult_32/FS_1/U3/Z (AO21_F)
                                                         0.108      3.049 f
  GEN_SLICE[70].u_fir_slice/mult_32/FS_1/U35/Z (INVERT_H)
                                                         0.049      3.098 r
  GEN_SLICE[70].u_fir_slice/mult_32/FS_1/U41/Z (OA21_F)
                                                         0.103      3.202 r
  GEN_SLICE[70].u_fir_slice/mult_32/FS_1/U42/Z (INVERT_D)
                                                         0.053      3.255 f
  GEN_SLICE[70].u_fir_slice/mult_32/FS_1/U2/Z (INVERT_E)
                                                         0.062      3.317 r
  GEN_SLICE[70].u_fir_slice/mult_32/FS_1/U21/Z (CLKI_O)
                                                         0.116      3.433 f
  GEN_SLICE[70].u_fir_slice/mult_32/FS_1/U9/Z (OA21_H)
                                                         0.100      3.533 f
  GEN_SLICE[70].u_fir_slice/mult_32/FS_1/U8/Z (AO21_E)
                                                         0.122      3.655 f
  GEN_SLICE[70].u_fir_slice/mult_32/FS_1/U13/Z (XOR2_B)
                                                         0.136      3.791 f
  GEN_SLICE[70].u_fir_slice/mult_32/FS_1/SUM[9] (dsp_slice_0_DW01_add_1)
                                                         0.000      3.791 f
  GEN_SLICE[70].u_fir_slice/mult_32/PRODUCT[11] (dsp_slice_0_DW02_mult_0)
                                                         0.000      3.791 f
  GEN_SLICE[70].u_fir_slice/mult_out_reg[11]/D (DFF_E)
                                                         0.000      3.791 f
  data arrival time                                                 3.791

  clock clk (rise edge)                                 10.000     10.000
  clock network delay (ideal)                            0.500     10.500
  clock uncertainty                                     -0.500     10.000
  GEN_SLICE[70].u_fir_slice/mult_out_reg[11]/CLK (DFF_E)
                                                         0.000     10.000 r
  library setup time                                    -0.246      9.754
  data required time                                                9.754
  --------------------------------------------------------------------------
  data required time                                                9.754
  data arrival time                                                -3.791
  --------------------------------------------------------------------------
  slack (MET)                                                       5.963


  Startpoint: GEN_SLICE[70].u_fir_slice/sample_delay1_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: GEN_SLICE[70].u_fir_slice/mult_out_reg[11]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir_filter         500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125
  dsp_slice_0        500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125
  dsp_slice_0_DW02_mult_0
                     500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125
  dsp_slice_0_DW01_add_1
                     500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                  0.000      0.000
  clock network delay (ideal)                            0.500      0.500
  GEN_SLICE[70].u_fir_slice/sample_delay1_reg[0]/CLK (DFF_E)
                                                         0.000 #    0.500 r
  GEN_SLICE[70].u_fir_slice/sample_delay1_reg[0]/QBAR (DFF_E)
                                                         0.194      0.694 f
  GEN_SLICE[70].u_fir_slice/U30/Z (INVERT_H)             0.063      0.757 r
  GEN_SLICE[70].u_fir_slice/mult_32/A[0] (dsp_slice_0_DW02_mult_0)
                                                         0.000      0.757 r
  GEN_SLICE[70].u_fir_slice/mult_32/U34/Z (BUFFER_I)     0.062      0.819 r
  GEN_SLICE[70].u_fir_slice/mult_32/U33/Z (INVERT_I)     0.036      0.856 f
  GEN_SLICE[70].u_fir_slice/mult_32/U9/Z (INVERT_I)      0.044      0.900 r
  GEN_SLICE[70].u_fir_slice/mult_32/U10/Z (INVERT_M)     0.041      0.941 f
  GEN_SLICE[70].u_fir_slice/mult_32/U12/Z (NOR2_E)       0.079      1.020 r
  GEN_SLICE[70].u_fir_slice/mult_32/U11/Z (AND2_H)       0.078      1.097 r
  GEN_SLICE[70].u_fir_slice/mult_32/U85/Z (BUFFER_H)     0.054      1.152 r
  GEN_SLICE[70].u_fir_slice/mult_32/S2_2_3/SUM (ADDF_B)
                                                         0.449      1.601 f
  GEN_SLICE[70].u_fir_slice/mult_32/S4_2/SUM (ADDF_E)    0.378      1.978 r
  GEN_SLICE[70].u_fir_slice/mult_32/U101/Z (XOR2_C)      0.128      2.106 r
  GEN_SLICE[70].u_fir_slice/mult_32/U63/Z (INVERT_H)     0.047      2.153 f
  GEN_SLICE[70].u_fir_slice/mult_32/U3/Z (INVERT_H)      0.057      2.210 r
  GEN_SLICE[70].u_fir_slice/mult_32/FS_1/A[3] (dsp_slice_0_DW01_add_1)
                                                         0.000      2.210 r
  GEN_SLICE[70].u_fir_slice/mult_32/FS_1/U28/Z (AND2_I)
                                                         0.073      2.283 r
  GEN_SLICE[70].u_fir_slice/mult_32/FS_1/U26/Z (INVERT_H)
                                                         0.031      2.314 f
  GEN_SLICE[70].u_fir_slice/mult_32/FS_1/U27/Z (INVERT_H)
                                                         0.048      2.362 r
  GEN_SLICE[70].u_fir_slice/mult_32/FS_1/U53/Z (AOI21_D)
                                                         0.054      2.415 f
  GEN_SLICE[70].u_fir_slice/mult_32/FS_1/U40/Z (OA21_F)
                                                         0.113      2.528 f
  GEN_SLICE[70].u_fir_slice/mult_32/FS_1/U38/Z (INVERT_D)
                                                         0.060      2.589 r
  GEN_SLICE[70].u_fir_slice/mult_32/FS_1/U10/Z (INVERT_E)
                                                         0.058      2.646 f
  GEN_SLICE[70].u_fir_slice/mult_32/FS_1/U11/Z (INVERT_H)
                                                         0.041      2.687 r
  GEN_SLICE[70].u_fir_slice/mult_32/FS_1/U39/Z (INVERT_F)
                                                         0.048      2.735 f
  GEN_SLICE[70].u_fir_slice/mult_32/FS_1/U51/Z (OAI21_C)
                                                         0.101      2.836 r
  GEN_SLICE[70].u_fir_slice/mult_32/FS_1/U22/Z (INVERT_H)
                                                         0.048      2.885 f
  GEN_SLICE[70].u_fir_slice/mult_32/FS_1/U23/Z (INVERT_H)
                                                         0.050      2.935 r
  GEN_SLICE[70].u_fir_slice/mult_32/FS_1/U3/Z (AO21_F)
                                                         0.113      3.048 r
  GEN_SLICE[70].u_fir_slice/mult_32/FS_1/U35/Z (INVERT_H)
                                                         0.046      3.094 f
  GEN_SLICE[70].u_fir_slice/mult_32/FS_1/U41/Z (OA21_F)
                                                         0.108      3.202 f
  GEN_SLICE[70].u_fir_slice/mult_32/FS_1/U42/Z (INVERT_D)
                                                         0.060      3.263 r
  GEN_SLICE[70].u_fir_slice/mult_32/FS_1/U2/Z (INVERT_E)
                                                         0.060      3.322 f
  GEN_SLICE[70].u_fir_slice/mult_32/FS_1/U21/Z (CLKI_O)
                                                         0.101      3.424 r
  GEN_SLICE[70].u_fir_slice/mult_32/FS_1/U9/Z (OA21_H)
                                                         0.086      3.510 r
  GEN_SLICE[70].u_fir_slice/mult_32/FS_1/U8/Z (AO21_E)
                                                         0.166      3.675 r
  GEN_SLICE[70].u_fir_slice/mult_32/FS_1/U13/Z (XOR2_B)
                                                         0.102      3.778 f
  GEN_SLICE[70].u_fir_slice/mult_32/FS_1/SUM[9] (dsp_slice_0_DW01_add_1)
                                                         0.000      3.778 f
  GEN_SLICE[70].u_fir_slice/mult_32/PRODUCT[11] (dsp_slice_0_DW02_mult_0)
                                                         0.000      3.778 f
  GEN_SLICE[70].u_fir_slice/mult_out_reg[11]/D (DFF_E)
                                                         0.000      3.778 f
  data arrival time                                                 3.778

  clock clk (rise edge)                                 10.000     10.000
  clock network delay (ideal)                            0.500     10.500
  clock uncertainty                                     -0.500     10.000
  GEN_SLICE[70].u_fir_slice/mult_out_reg[11]/CLK (DFF_E)
                                                         0.000     10.000 r
  library setup time                                    -0.246      9.754
  data required time                                                9.754
  --------------------------------------------------------------------------
  data required time                                                9.754
  data arrival time                                                -3.778
  --------------------------------------------------------------------------
  slack (MET)                                                       5.976


  Startpoint: GEN_SLICE[70].u_fir_slice/sample_delay1_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: GEN_SLICE[70].u_fir_slice/mult_out_reg[11]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir_filter         500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125
  dsp_slice_0        500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125
  dsp_slice_0_DW02_mult_0
                     500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125
  dsp_slice_0_DW01_add_1
                     500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                  0.000      0.000
  clock network delay (ideal)                            0.500      0.500
  GEN_SLICE[70].u_fir_slice/sample_delay1_reg[0]/CLK (DFF_E)
                                                         0.000 #    0.500 r
  GEN_SLICE[70].u_fir_slice/sample_delay1_reg[0]/QBAR (DFF_E)
                                                         0.154      0.654 r
  GEN_SLICE[70].u_fir_slice/U30/Z (INVERT_H)             0.057      0.711 f
  GEN_SLICE[70].u_fir_slice/mult_32/A[0] (dsp_slice_0_DW02_mult_0)
                                                         0.000      0.711 f
  GEN_SLICE[70].u_fir_slice/mult_32/U34/Z (BUFFER_I)     0.073      0.784 f
  GEN_SLICE[70].u_fir_slice/mult_32/U33/Z (INVERT_I)     0.043      0.827 r
  GEN_SLICE[70].u_fir_slice/mult_32/U9/Z (INVERT_I)      0.040      0.867 f
  GEN_SLICE[70].u_fir_slice/mult_32/U10/Z (INVERT_M)     0.045      0.912 r
  GEN_SLICE[70].u_fir_slice/mult_32/U12/Z (NOR2_E)       0.074      0.986 f
  GEN_SLICE[70].u_fir_slice/mult_32/U11/Z (AND2_H)       0.091      1.077 f
  GEN_SLICE[70].u_fir_slice/mult_32/U85/Z (BUFFER_H)     0.064      1.141 f
  GEN_SLICE[70].u_fir_slice/mult_32/S2_2_3/SUM (ADDF_B)
                                                         0.458      1.599 r
  GEN_SLICE[70].u_fir_slice/mult_32/S4_2/SUM (ADDF_E)    0.349      1.948 f
  GEN_SLICE[70].u_fir_slice/mult_32/U101/Z (XOR2_C)      0.148      2.096 f
  GEN_SLICE[70].u_fir_slice/mult_32/U63/Z (INVERT_H)     0.064      2.160 r
  GEN_SLICE[70].u_fir_slice/mult_32/U3/Z (INVERT_H)      0.052      2.211 f
  GEN_SLICE[70].u_fir_slice/mult_32/FS_1/A[3] (dsp_slice_0_DW01_add_1)
                                                         0.000      2.211 f
  GEN_SLICE[70].u_fir_slice/mult_32/FS_1/U47/Z (NOR2_E)
                                                         0.085      2.296 r
  GEN_SLICE[70].u_fir_slice/mult_32/FS_1/U18/Z (INVERT_E)
                                                         0.066      2.362 f
  GEN_SLICE[70].u_fir_slice/mult_32/FS_1/U53/Z (AOI21_D)
                                                         0.090      2.452 r
  GEN_SLICE[70].u_fir_slice/mult_32/FS_1/U40/Z (OA21_F)
                                                         0.120      2.572 r
  GEN_SLICE[70].u_fir_slice/mult_32/FS_1/U38/Z (INVERT_D)
                                                         0.053      2.625 f
  GEN_SLICE[70].u_fir_slice/mult_32/FS_1/U10/Z (INVERT_E)
                                                         0.060      2.684 r
  GEN_SLICE[70].u_fir_slice/mult_32/FS_1/U11/Z (INVERT_H)
                                                         0.036      2.721 f
  GEN_SLICE[70].u_fir_slice/mult_32/FS_1/U39/Z (INVERT_F)
                                                         0.054      2.774 r
  GEN_SLICE[70].u_fir_slice/mult_32/FS_1/U51/Z (OAI21_C)
                                                         0.066      2.840 f
  GEN_SLICE[70].u_fir_slice/mult_32/FS_1/U22/Z (INVERT_H)
                                                         0.045      2.885 r
  GEN_SLICE[70].u_fir_slice/mult_32/FS_1/U23/Z (INVERT_H)
                                                         0.039      2.924 f
  GEN_SLICE[70].u_fir_slice/mult_32/FS_1/U3/Z (AO21_F)
                                                         0.108      3.032 f
  GEN_SLICE[70].u_fir_slice/mult_32/FS_1/U35/Z (INVERT_H)
                                                         0.049      3.082 r
  GEN_SLICE[70].u_fir_slice/mult_32/FS_1/U41/Z (OA21_F)
                                                         0.103      3.185 r
  GEN_SLICE[70].u_fir_slice/mult_32/FS_1/U42/Z (INVERT_D)
                                                         0.053      3.238 f
  GEN_SLICE[70].u_fir_slice/mult_32/FS_1/U2/Z (INVERT_E)
                                                         0.062      3.300 r
  GEN_SLICE[70].u_fir_slice/mult_32/FS_1/U21/Z (CLKI_O)
                                                         0.116      3.416 f
  GEN_SLICE[70].u_fir_slice/mult_32/FS_1/U9/Z (OA21_H)
                                                         0.100      3.516 f
  GEN_SLICE[70].u_fir_slice/mult_32/FS_1/U8/Z (AO21_E)
                                                         0.122      3.638 f
  GEN_SLICE[70].u_fir_slice/mult_32/FS_1/U13/Z (XOR2_B)
                                                         0.136      3.774 f
  GEN_SLICE[70].u_fir_slice/mult_32/FS_1/SUM[9] (dsp_slice_0_DW01_add_1)
                                                         0.000      3.774 f
  GEN_SLICE[70].u_fir_slice/mult_32/PRODUCT[11] (dsp_slice_0_DW02_mult_0)
                                                         0.000      3.774 f
  GEN_SLICE[70].u_fir_slice/mult_out_reg[11]/D (DFF_E)
                                                         0.000      3.774 f
  data arrival time                                                 3.774

  clock clk (rise edge)                                 10.000     10.000
  clock network delay (ideal)                            0.500     10.500
  clock uncertainty                                     -0.500     10.000
  GEN_SLICE[70].u_fir_slice/mult_out_reg[11]/CLK (DFF_E)
                                                         0.000     10.000 r
  library setup time                                    -0.246      9.754
  data required time                                                9.754
  --------------------------------------------------------------------------
  data required time                                                9.754
  data arrival time                                                -3.774
  --------------------------------------------------------------------------
  slack (MET)                                                       5.980


  Startpoint: GEN_SLICE[70].u_fir_slice/sample_delay1_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: GEN_SLICE[70].u_fir_slice/mult_out_reg[11]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir_filter         500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125
  dsp_slice_0        500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125
  dsp_slice_0_DW02_mult_0
                     500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125
  dsp_slice_0_DW01_add_1
                     500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                  0.000      0.000
  clock network delay (ideal)                            0.500      0.500
  GEN_SLICE[70].u_fir_slice/sample_delay1_reg[0]/CLK (DFF_E)
                                                         0.000 #    0.500 r
  GEN_SLICE[70].u_fir_slice/sample_delay1_reg[0]/QBAR (DFF_E)
                                                         0.154      0.654 r
  GEN_SLICE[70].u_fir_slice/U30/Z (INVERT_H)             0.057      0.711 f
  GEN_SLICE[70].u_fir_slice/mult_32/A[0] (dsp_slice_0_DW02_mult_0)
                                                         0.000      0.711 f
  GEN_SLICE[70].u_fir_slice/mult_32/U34/Z (BUFFER_I)     0.073      0.784 f
  GEN_SLICE[70].u_fir_slice/mult_32/U33/Z (INVERT_I)     0.043      0.827 r
  GEN_SLICE[70].u_fir_slice/mult_32/U9/Z (INVERT_I)      0.040      0.867 f
  GEN_SLICE[70].u_fir_slice/mult_32/U10/Z (INVERT_M)     0.045      0.912 r
  GEN_SLICE[70].u_fir_slice/mult_32/U53/Z (NOR2_E)       0.076      0.988 f
  GEN_SLICE[70].u_fir_slice/mult_32/U32/Z (AND2_H)       0.092      1.080 f
  GEN_SLICE[70].u_fir_slice/mult_32/U30/Z (INVERT_D)     0.056      1.136 r
  GEN_SLICE[70].u_fir_slice/mult_32/U31/Z (INVERT_E)     0.052      1.188 f
  GEN_SLICE[70].u_fir_slice/mult_32/S2_2_2/COUT (ADDF_B)
                                                         0.389      1.576 f
  GEN_SLICE[70].u_fir_slice/mult_32/S4_2/SUM (ADDF_E)    0.378      1.955 r
  GEN_SLICE[70].u_fir_slice/mult_32/U101/Z (XOR2_C)      0.128      2.082 r
  GEN_SLICE[70].u_fir_slice/mult_32/U63/Z (INVERT_H)     0.047      2.129 f
  GEN_SLICE[70].u_fir_slice/mult_32/U3/Z (INVERT_H)      0.057      2.186 r
  GEN_SLICE[70].u_fir_slice/mult_32/FS_1/A[3] (dsp_slice_0_DW01_add_1)
                                                         0.000      2.186 r
  GEN_SLICE[70].u_fir_slice/mult_32/FS_1/U47/Z (NOR2_E)
                                                         0.080      2.267 f
  GEN_SLICE[70].u_fir_slice/mult_32/FS_1/U18/Z (INVERT_E)
                                                         0.071      2.337 r
  GEN_SLICE[70].u_fir_slice/mult_32/FS_1/U53/Z (AOI21_D)
                                                         0.068      2.405 f
  GEN_SLICE[70].u_fir_slice/mult_32/FS_1/U40/Z (OA21_F)
                                                         0.113      2.518 f
  GEN_SLICE[70].u_fir_slice/mult_32/FS_1/U38/Z (INVERT_D)
                                                         0.060      2.578 r
  GEN_SLICE[70].u_fir_slice/mult_32/FS_1/U10/Z (INVERT_E)
                                                         0.058      2.636 f
  GEN_SLICE[70].u_fir_slice/mult_32/FS_1/U11/Z (INVERT_H)
                                                         0.041      2.677 r
  GEN_SLICE[70].u_fir_slice/mult_32/FS_1/U39/Z (INVERT_F)
                                                         0.048      2.725 f
  GEN_SLICE[70].u_fir_slice/mult_32/FS_1/U51/Z (OAI21_C)
                                                         0.101      2.826 r
  GEN_SLICE[70].u_fir_slice/mult_32/FS_1/U22/Z (INVERT_H)
                                                         0.048      2.874 f
  GEN_SLICE[70].u_fir_slice/mult_32/FS_1/U23/Z (INVERT_H)
                                                         0.050      2.925 r
  GEN_SLICE[70].u_fir_slice/mult_32/FS_1/U3/Z (AO21_F)
                                                         0.113      3.038 r
  GEN_SLICE[70].u_fir_slice/mult_32/FS_1/U35/Z (INVERT_H)
                                                         0.046      3.084 f
  GEN_SLICE[70].u_fir_slice/mult_32/FS_1/U41/Z (OA21_F)
                                                         0.108      3.192 f
  GEN_SLICE[70].u_fir_slice/mult_32/FS_1/U42/Z (INVERT_D)
                                                         0.060      3.252 r
  GEN_SLICE[70].u_fir_slice/mult_32/FS_1/U2/Z (INVERT_E)
                                                         0.060      3.312 f
  GEN_SLICE[70].u_fir_slice/mult_32/FS_1/U21/Z (CLKI_O)
                                                         0.101      3.414 r
  GEN_SLICE[70].u_fir_slice/mult_32/FS_1/U9/Z (OA21_H)
                                                         0.086      3.499 r
  GEN_SLICE[70].u_fir_slice/mult_32/FS_1/U8/Z (AO21_E)
                                                         0.166      3.665 r
  GEN_SLICE[70].u_fir_slice/mult_32/FS_1/U13/Z (XOR2_B)
                                                         0.102      3.767 f
  GEN_SLICE[70].u_fir_slice/mult_32/FS_1/SUM[9] (dsp_slice_0_DW01_add_1)
                                                         0.000      3.767 f
  GEN_SLICE[70].u_fir_slice/mult_32/PRODUCT[11] (dsp_slice_0_DW02_mult_0)
                                                         0.000      3.767 f
  GEN_SLICE[70].u_fir_slice/mult_out_reg[11]/D (DFF_E)
                                                         0.000      3.768 f
  data arrival time                                                 3.768

  clock clk (rise edge)                                 10.000     10.000
  clock network delay (ideal)                            0.500     10.500
  clock uncertainty                                     -0.500     10.000
  GEN_SLICE[70].u_fir_slice/mult_out_reg[11]/CLK (DFF_E)
                                                         0.000     10.000 r
  library setup time                                    -0.246      9.754
  data required time                                                9.754
  --------------------------------------------------------------------------
  data required time                                                9.754
  data arrival time                                                -3.768
  --------------------------------------------------------------------------
  slack (MET)                                                       5.987


  Startpoint: GEN_SLICE[70].u_fir_slice/accum_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fir_out[4] (output port clocked by v_clk)
  Path Group: v_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir_filter         500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125
  dsp_slice_0        500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                  0.000      0.000
  clock network delay (ideal)                            0.500      0.500
  GEN_SLICE[70].u_fir_slice/accum_reg[4]/CLK (DFF_E)     0.000 #    0.500 r
  GEN_SLICE[70].u_fir_slice/accum_reg[4]/QBAR (DFF_E)    0.194      0.694 f
  GEN_SLICE[70].u_fir_slice/U14/Z (INVERT_H)             0.055      0.749 r
  GEN_SLICE[70].u_fir_slice/U15/Z (INVERT_J)             0.045      0.793 f
  GEN_SLICE[70].u_fir_slice/U35/Z (INVERT_O)             0.052      0.845 r
  GEN_SLICE[70].u_fir_slice/accum_out[4] (dsp_slice_0)
                                                         0.000      0.845 r
  fir_out[4] (out)                                       0.002      0.847 r
  data arrival time                                                 0.847

  clock v_clk (rise edge)                               10.000     10.000
  clock network delay (ideal)                            0.000     10.000
  output external delay                                 -3.000      7.000
  data required time                                                7.000
  --------------------------------------------------------------------------
  data required time                                                7.000
  data arrival time                                                -0.847
  --------------------------------------------------------------------------
  slack (MET)                                                       6.153


  Startpoint: GEN_SLICE[70].u_fir_slice/accum_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fir_out[3] (output port clocked by v_clk)
  Path Group: v_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir_filter         500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125
  dsp_slice_0        500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                  0.000      0.000
  clock network delay (ideal)                            0.500      0.500
  GEN_SLICE[70].u_fir_slice/accum_reg[3]/CLK (DFF_E)     0.000 #    0.500 r
  GEN_SLICE[70].u_fir_slice/accum_reg[3]/QBAR (DFF_E)    0.194      0.694 f
  GEN_SLICE[70].u_fir_slice/U12/Z (INVERT_H)             0.055      0.749 r
  GEN_SLICE[70].u_fir_slice/U13/Z (INVERT_J)             0.045      0.793 f
  GEN_SLICE[70].u_fir_slice/U34/Z (INVERT_O)             0.052      0.845 r
  GEN_SLICE[70].u_fir_slice/accum_out[3] (dsp_slice_0)
                                                         0.000      0.845 r
  fir_out[3] (out)                                       0.002      0.847 r
  data arrival time                                                 0.847

  clock v_clk (rise edge)                               10.000     10.000
  clock network delay (ideal)                            0.000     10.000
  output external delay                                 -3.000      7.000
  data required time                                                7.000
  --------------------------------------------------------------------------
  data required time                                                7.000
  data arrival time                                                -0.847
  --------------------------------------------------------------------------
  slack (MET)                                                       6.153


  Startpoint: GEN_SLICE[70].u_fir_slice/accum_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fir_out[2] (output port clocked by v_clk)
  Path Group: v_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir_filter         500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125
  dsp_slice_0        500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                  0.000      0.000
  clock network delay (ideal)                            0.500      0.500
  GEN_SLICE[70].u_fir_slice/accum_reg[2]/CLK (DFF_E)     0.000 #    0.500 r
  GEN_SLICE[70].u_fir_slice/accum_reg[2]/QBAR (DFF_E)    0.194      0.694 f
  GEN_SLICE[70].u_fir_slice/U10/Z (INVERT_H)             0.055      0.749 r
  GEN_SLICE[70].u_fir_slice/U11/Z (INVERT_J)             0.045      0.793 f
  GEN_SLICE[70].u_fir_slice/U33/Z (INVERT_O)             0.052      0.845 r
  GEN_SLICE[70].u_fir_slice/accum_out[2] (dsp_slice_0)
                                                         0.000      0.845 r
  fir_out[2] (out)                                       0.002      0.847 r
  data arrival time                                                 0.847

  clock v_clk (rise edge)                               10.000     10.000
  clock network delay (ideal)                            0.000     10.000
  output external delay                                 -3.000      7.000
  data required time                                                7.000
  --------------------------------------------------------------------------
  data required time                                                7.000
  data arrival time                                                -0.847
  --------------------------------------------------------------------------
  slack (MET)                                                       6.153


  Startpoint: GEN_SLICE[70].u_fir_slice/accum_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fir_out[1] (output port clocked by v_clk)
  Path Group: v_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir_filter         500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125
  dsp_slice_0        500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                  0.000      0.000
  clock network delay (ideal)                            0.500      0.500
  GEN_SLICE[70].u_fir_slice/accum_reg[1]/CLK (DFF_E)     0.000 #    0.500 r
  GEN_SLICE[70].u_fir_slice/accum_reg[1]/QBAR (DFF_E)    0.194      0.694 f
  GEN_SLICE[70].u_fir_slice/U8/Z (INVERT_H)              0.055      0.749 r
  GEN_SLICE[70].u_fir_slice/U9/Z (INVERT_J)              0.045      0.793 f
  GEN_SLICE[70].u_fir_slice/U32/Z (INVERT_O)             0.052      0.845 r
  GEN_SLICE[70].u_fir_slice/accum_out[1] (dsp_slice_0)
                                                         0.000      0.845 r
  fir_out[1] (out)                                       0.002      0.847 r
  data arrival time                                                 0.847

  clock v_clk (rise edge)                               10.000     10.000
  clock network delay (ideal)                            0.000     10.000
  output external delay                                 -3.000      7.000
  data required time                                                7.000
  --------------------------------------------------------------------------
  data required time                                                7.000
  data arrival time                                                -0.847
  --------------------------------------------------------------------------
  slack (MET)                                                       6.153


  Startpoint: GEN_SLICE[70].u_fir_slice/accum_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fir_out[0] (output port clocked by v_clk)
  Path Group: v_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir_filter         500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125
  dsp_slice_0        500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                  0.000      0.000
  clock network delay (ideal)                            0.500      0.500
  GEN_SLICE[70].u_fir_slice/accum_reg[0]/CLK (DFF_E)     0.000 #    0.500 r
  GEN_SLICE[70].u_fir_slice/accum_reg[0]/QBAR (DFF_E)    0.194      0.694 f
  GEN_SLICE[70].u_fir_slice/U6/Z (INVERT_H)              0.055      0.749 r
  GEN_SLICE[70].u_fir_slice/U7/Z (INVERT_J)              0.045      0.793 f
  GEN_SLICE[70].u_fir_slice/U31/Z (INVERT_O)             0.052      0.845 r
  GEN_SLICE[70].u_fir_slice/accum_out[0] (dsp_slice_0)
                                                         0.000      0.845 r
  fir_out[0] (out)                                       0.002      0.847 r
  data arrival time                                                 0.847

  clock v_clk (rise edge)                               10.000     10.000
  clock network delay (ideal)                            0.000     10.000
  output external delay                                 -3.000      7.000
  data required time                                                7.000
  --------------------------------------------------------------------------
  data required time                                                7.000
  data arrival time                                                -0.847
  --------------------------------------------------------------------------
  slack (MET)                                                       6.153


1
