// Seed: 3546790496
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  reg id_4;
  reg id_5;
  bit id_6;
  ;
  initial begin : LABEL_0
    assert (id_2);
    id_5 <= -1;
    if (1)
      if ((1)) begin : LABEL_1
        id_6 = -1;
        id_4 <= id_3 - id_3;
      end
  end
endmodule
module module_1 (
    id_1,
    id_2
);
  inout wire id_2;
  input logic [7:0] id_1;
  always @(posedge id_1[-1] or posedge id_2) begin : LABEL_0
    $unsigned(11);
    ;
  end
  nor primCall (id_2, id_1, id_3);
  assign id_2 = id_1;
  wire id_3;
  ;
  module_0 modCall_1 (
      id_3,
      id_2,
      id_2
  );
  wire id_4;
  assign id_3 = id_4;
  wire id_5;
  assign id_5 = id_2 == -1'd0;
endmodule
