0.6
2018.2
Jun 14 2018
20:41:02
C:/Users/iande/Desktop/covg_fpga/fpga_XEM7310/fpga_XEM7310.sim/sim_1/behav/xsim/glbl.v,1618031144,verilog,,,,glbl,,,,,,,,
C:/Users/iande/Desktop/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sim_1/imports/SPI_Master/tb_spi_top.v,1617849469,verilog,,,,tb_spi_top,,,../../../../fpga_XEM7310.srcs/sources_1/imports/iande/Desktop/covg_fpga/SPI_Master,,,,,
,,,,C:/Users/iande/Desktop/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/new/reset_synchronizer.v,,AD7960,,,,,,,,
,,,,C:/Users/iande/Desktop/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/imports/AD7960/AD7960.v,,fifo_generator_v13_2_0;okCore;okCoreHarness;ok_tfifo;xpm_cdc_async_rst,,,,,,,,
C:/Users/iande/Desktop/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/imports/XEM7310-A75/okLibrary.v,1614133224,verilog,,C:/Users/iande/Desktop/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/imports/XEM7310-A75/okCoreHarness.v,,okHost;okWireOR,,,../../../../fpga_XEM7310.srcs/sources_1/imports/iande/Desktop/covg_fpga/SPI_Master,,,,,
C:/Users/iande/Desktop/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/imports/iande/Desktop/covg_fpga/SPI_Master/WbSignal_converter.v,1618031144,verilog,,C:/Users/iande/Desktop/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/imports/iande/Desktop/covg_fpga/SPI_Master/spi_top.v,,WbSignal_converter,,,../../../../fpga_XEM7310.srcs/sources_1/imports/iande/Desktop/covg_fpga/SPI_Master;../../../../fpga_XEM7310.srcs/sources_1/ip/clk_wiz_0,,,,,
C:/Users/iande/Desktop/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/imports/iande/Desktop/covg_fpga/SPI_Master/hbexec.v,1614133224,verilog,,C:/Users/iande/Desktop/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/imports/iande/Desktop/covg_fpga/SPI_Master/top_module.v,C:/Users/iande/Desktop/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/imports/iande/Desktop/covg_fpga/SPI_Master/timescale.v,hbexec,,,../../../../fpga_XEM7310.srcs/sources_1/imports/iande/Desktop/covg_fpga/SPI_Master,,,,,
C:/Users/iande/Desktop/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/imports/iande/Desktop/covg_fpga/SPI_Master/mux_1to8.v,1614133224,verilog,,C:/Users/iande/Desktop/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/imports/iande/Desktop/covg_fpga/SPI_Master/top_level_module.v,,mux_1to8,,,../../../../fpga_XEM7310.srcs/sources_1/imports/iande/Desktop/covg_fpga/SPI_Master,,,,,
C:/Users/iande/Desktop/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/imports/iande/Desktop/covg_fpga/SPI_Master/mux_8to1.v,1618031144,verilog,,C:/Users/iande/Desktop/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/imports/iande/Desktop/covg_fpga/SPI_Master/spi_shift.v,,mux_8to1,,,../../../../fpga_XEM7310.srcs/sources_1/imports/iande/Desktop/covg_fpga/SPI_Master;../../../../fpga_XEM7310.srcs/sources_1/ip/clk_wiz_0,,,,,
C:/Users/iande/Desktop/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/imports/iande/Desktop/covg_fpga/SPI_Master/okBTPipeOut.v,1614133224,verilog,,C:/Users/iande/Desktop/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/imports/iande/Desktop/covg_fpga/SPI_Master/mux_1to8.v,,okBTPipeOut,,,../../../../fpga_XEM7310.srcs/sources_1/imports/iande/Desktop/covg_fpga/SPI_Master,,,,,
C:/Users/iande/Desktop/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/imports/iande/Desktop/covg_fpga/SPI_Master/okTriggerIn.v,1614133224,verilog,,C:/Users/iande/Desktop/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/imports/iande/Desktop/covg_fpga/SPI_Master/okBTPipeOut.v,,okTriggerIn,,,../../../../fpga_XEM7310.srcs/sources_1/imports/iande/Desktop/covg_fpga/SPI_Master,,,,,
C:/Users/iande/Desktop/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/imports/iande/Desktop/covg_fpga/SPI_Master/okTriggerOut.v,1614133224,verilog,,C:/Users/iande/Desktop/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/imports/iande/Desktop/covg_fpga/SPI_Master/read_AD796x_fifo_cmd.v,,okTriggerOut,,,../../../../fpga_XEM7310.srcs/sources_1/imports/iande/Desktop/covg_fpga/SPI_Master,,,,,
C:/Users/iande/Desktop/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/imports/iande/Desktop/covg_fpga/SPI_Master/okWireIn.v,1614133224,verilog,,C:/Users/iande/Desktop/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/imports/iande/Desktop/covg_fpga/SPI_Master/okTriggerIn.v,,okWireIn,,,../../../../fpga_XEM7310.srcs/sources_1/imports/iande/Desktop/covg_fpga/SPI_Master,,,,,
C:/Users/iande/Desktop/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/imports/iande/Desktop/covg_fpga/SPI_Master/okWireOut.v,1614133224,verilog,,C:/Users/iande/Desktop/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/imports/iande/Desktop/covg_fpga/SPI_Master/okTriggerOut.v,,okWireOut,,,../../../../fpga_XEM7310.srcs/sources_1/imports/iande/Desktop/covg_fpga/SPI_Master,,,,,
C:/Users/iande/Desktop/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/imports/iande/Desktop/covg_fpga/SPI_Master/one_second_pulse.v,1614133224,verilog,,C:/Users/iande/Desktop/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/imports/iande/Desktop/covg_fpga/SPI_Master/hbexec.v,,one_second_pulse,,,../../../../fpga_XEM7310.srcs/sources_1/imports/iande/Desktop/covg_fpga/SPI_Master,,,,,
C:/Users/iande/Desktop/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/imports/iande/Desktop/covg_fpga/SPI_Master/read_AD796x_fifo_cmd.v,1617934408,verilog,,C:/Users/iande/Desktop/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/imports/XEM7310-A75/okLibrary.v,,read_AD796x_fifo_cmd,,,../../../../fpga_XEM7310.srcs/sources_1/imports/iande/Desktop/covg_fpga/SPI_Master,,,,,
C:/Users/iande/Desktop/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/imports/iande/Desktop/covg_fpga/SPI_Master/spi_clgen.v,1618031144,verilog,,C:/Users/iande/Desktop/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/imports/iande/Desktop/covg_fpga/SPI_Master/WbSignal_converter.v,C:/Users/iande/Desktop/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/imports/iande/Desktop/covg_fpga/SPI_Master/spi_defines.v;C:/Users/iande/Desktop/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/imports/iande/Desktop/covg_fpga/SPI_Master/timescale.v,spi_clgen,,,../../../../fpga_XEM7310.srcs/sources_1/imports/iande/Desktop/covg_fpga/SPI_Master;../../../../fpga_XEM7310.srcs/sources_1/ip/clk_wiz_0,,,,,
C:/Users/iande/Desktop/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/imports/iande/Desktop/covg_fpga/SPI_Master/spi_defines.v,1618031144,verilog,,,,,,,,,,,,
C:/Users/iande/Desktop/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/imports/iande/Desktop/covg_fpga/SPI_Master/spi_shift.v,1618031144,verilog,,C:/Users/iande/Desktop/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/imports/iande/Desktop/covg_fpga/SPI_Master/spi_clgen.v,C:/Users/iande/Desktop/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/imports/iande/Desktop/covg_fpga/SPI_Master/spi_defines.v;C:/Users/iande/Desktop/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/imports/iande/Desktop/covg_fpga/SPI_Master/timescale.v,spi_shift,,,../../../../fpga_XEM7310.srcs/sources_1/imports/iande/Desktop/covg_fpga/SPI_Master;../../../../fpga_XEM7310.srcs/sources_1/ip/clk_wiz_0,,,,,
C:/Users/iande/Desktop/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/imports/iande/Desktop/covg_fpga/SPI_Master/spi_slave_model.v,1618031144,verilog,,C:/Users/iande/Desktop/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/imports/iande/Desktop/covg_fpga/SPI_Master/mux_8to1.v,C:/Users/iande/Desktop/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/imports/iande/Desktop/covg_fpga/SPI_Master/timescale.v,spi_slave_model,,,../../../../fpga_XEM7310.srcs/sources_1/imports/iande/Desktop/covg_fpga/SPI_Master;../../../../fpga_XEM7310.srcs/sources_1/ip/clk_wiz_0,,,,,
C:/Users/iande/Desktop/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/imports/iande/Desktop/covg_fpga/SPI_Master/spi_top.v,1616037331,verilog,,C:/Users/iande/Desktop/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/imports/iande/Desktop/covg_fpga/SPI_Master/one_second_pulse.v,C:/Users/iande/Desktop/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/imports/iande/Desktop/covg_fpga/SPI_Master/spi_defines.v;C:/Users/iande/Desktop/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/imports/iande/Desktop/covg_fpga/SPI_Master/timescale.v,spi_top,,,../../../../fpga_XEM7310.srcs/sources_1/imports/iande/Desktop/covg_fpga/SPI_Master,,,,,
C:/Users/iande/Desktop/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/imports/iande/Desktop/covg_fpga/SPI_Master/timescale.v,1618031144,verilog,,,,,,,,,,,,
C:/Users/iande/Desktop/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/imports/iande/Desktop/covg_fpga/SPI_Master/top_level_module.v,1614133224,verilog,,C:/Users/iande/Desktop/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/imports/iande/Desktop/covg_fpga/SPI_Master/okWireOut.v,,top_level_module,,,../../../../fpga_XEM7310.srcs/sources_1/imports/iande/Desktop/covg_fpga/SPI_Master,,,,,
C:/Users/iande/Desktop/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/imports/iande/Desktop/covg_fpga/SPI_Master/top_module.v,1617936309,verilog,,C:/Users/iande/Desktop/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/imports/iande/Desktop/covg_fpga/SPI_Master/okWireIn.v,C:/Users/iande/Desktop/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/imports/iande/Desktop/covg_fpga/SPI_Master/timescale.v,top_module,,,../../../../fpga_XEM7310.srcs/sources_1/imports/iande/Desktop/covg_fpga/SPI_Master,,,,,
C:/Users/iande/Desktop/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v,1622649828,verilog,,C:/Users/iande/Desktop/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/imports/iande/Desktop/covg_fpga/SPI_Master/spi_slave_model.v,,clk_wiz_0,,,../../../../fpga_XEM7310.srcs/sources_1/imports/iande/Desktop/covg_fpga/SPI_Master;../../../../fpga_XEM7310.srcs/sources_1/ip/clk_wiz_0,,,,,
C:/Users/iande/Desktop/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v,1622649828,verilog,,C:/Users/iande/Desktop/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v,,clk_wiz_0_clk_wiz,,,../../../../fpga_XEM7310.srcs/sources_1/imports/iande/Desktop/covg_fpga/SPI_Master;../../../../fpga_XEM7310.srcs/sources_1/ip/clk_wiz_0,,,,,
C:/Users/iande/Desktop/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.v,1613839129,verilog,,C:/Users/iande/Desktop/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/imports/iande/Desktop/covg_fpga/SPI_Master/spi_slave_model.v,,fifo_generator_0,,,../../../../fpga_XEM7310.srcs/sources_1/imports/iande/Desktop/covg_fpga/SPI_Master,,,,,
C:/Users/iande/Desktop/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/fifo_generator_1/sim/fifo_generator_1.v,1618031145,verilog,,C:/Users/iande/Desktop/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v,,fifo_generator_1,,,../../../../fpga_XEM7310.srcs/sources_1/imports/iande/Desktop/covg_fpga/SPI_Master;../../../../fpga_XEM7310.srcs/sources_1/ip/clk_wiz_0,,,,,
,,,,C:/Users/iande/Desktop/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sim_1/imports/SPI_Master/tb_spi_top.v,,AD7961,,,,,,,,
C:/Users/iande/Desktop/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/new/hbexec_CE.v,1616468349,verilog,,C:/Users/iande/Desktop/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sim_1/imports/SPI_Master/tb_spi_top.v,C:/Users/iande/Desktop/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/imports/iande/Desktop/covg_fpga/SPI_Master/timescale.v,hbexec_CE,,,../../../../fpga_XEM7310.srcs/sources_1/imports/iande/Desktop/covg_fpga/SPI_Master,,,,,
,,,,C:/Users/iande/Desktop/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/new/AD7961.v,,reset_synchronizer,,,,,,,,
C:/Users/iande/Desktop/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/new/spi_shift_CE.v,1616216982,verilog,,C:/Users/iande/Desktop/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/new/hbexec_CE.v,C:/Users/iande/Desktop/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/imports/iande/Desktop/covg_fpga/SPI_Master/spi_defines.v;C:/Users/iande/Desktop/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/imports/iande/Desktop/covg_fpga/SPI_Master/timescale.v,spi_shift_CE,,,../../../../fpga_XEM7310.srcs/sources_1/imports/iande/Desktop/covg_fpga/SPI_Master,,,,,
C:/Users/iande/Desktop/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/new/spi_top_CE.v,1616214904,verilog,,C:/Users/iande/Desktop/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/new/spi_shift_CE.v,C:/Users/iande/Desktop/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/imports/iande/Desktop/covg_fpga/SPI_Master/spi_defines.v;C:/Users/iande/Desktop/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/imports/iande/Desktop/covg_fpga/SPI_Master/timescale.v,spi_top_CE,,,../../../../fpga_XEM7310.srcs/sources_1/imports/iande/Desktop/covg_fpga/SPI_Master,,,,,
