--------------------------------------------------------------------------------
Release 14.7 Trace  (lin)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin/unwrapped/trce -intstyle ise -v 3 -s 2 -n 3
-fastpaths -xml blink.twx blink.ncd -o blink.twr blink.pcf -ucf nexys3.ucf

Design file:              blink.ncd
Physical constraint file: blink.pcf
Device,package,speed:     xc6slx16,csg324,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock GCLK0
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
BTNR        |    1.376(R)|      SLOW  |   -0.211(R)|      SLOW  |GCLK0_BUFGP       |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock GCLK0 to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
AN0         |        10.006(R)|      SLOW  |         4.169(R)|      FAST  |GCLK0_BUFGP       |   0.000|
AN1         |        10.277(R)|      SLOW  |         4.318(R)|      FAST  |GCLK0_BUFGP       |   0.000|
AN2         |        10.046(R)|      SLOW  |         4.213(R)|      FAST  |GCLK0_BUFGP       |   0.000|
AN3         |        10.143(R)|      SLOW  |         4.260(R)|      FAST  |GCLK0_BUFGP       |   0.000|
CA          |        13.030(R)|      SLOW  |         4.684(R)|      FAST  |GCLK0_BUFGP       |   0.000|
CB          |        13.158(R)|      SLOW  |         4.660(R)|      FAST  |GCLK0_BUFGP       |   0.000|
CC          |        12.917(R)|      SLOW  |         4.670(R)|      FAST  |GCLK0_BUFGP       |   0.000|
CD          |        13.081(R)|      SLOW  |         4.763(R)|      FAST  |GCLK0_BUFGP       |   0.000|
CE          |        13.332(R)|      SLOW  |         4.855(R)|      FAST  |GCLK0_BUFGP       |   0.000|
CF          |        13.228(R)|      SLOW  |         4.815(R)|      FAST  |GCLK0_BUFGP       |   0.000|
CG          |        13.455(R)|      SLOW  |         4.797(R)|      FAST  |GCLK0_BUFGP       |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock GCLK0
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
GCLK0          |    2.754|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
SW0            |CA             |   15.796|
SW0            |CB             |   15.946|
SW0            |CC             |   15.818|
SW0            |CD             |   16.091|
SW0            |CE             |   16.098|
SW0            |CF             |   16.238|
SW0            |CG             |   16.243|
SW0            |LD0            |    8.641|
SW1            |CA             |   16.990|
SW1            |CB             |   17.140|
SW1            |CC             |   17.012|
SW1            |CD             |   17.285|
SW1            |CE             |   17.292|
SW1            |CF             |   17.432|
SW1            |CG             |   17.437|
SW1            |LD1            |    8.586|
SW2            |CA             |   14.492|
SW2            |CB             |   14.417|
SW2            |CC             |   14.289|
SW2            |CD             |   14.562|
SW2            |CE             |   14.794|
SW2            |CF             |   14.709|
SW2            |CG             |   14.714|
SW2            |LD2            |    9.046|
SW3            |CA             |   15.110|
SW3            |CB             |   15.349|
SW3            |CC             |   15.108|
SW3            |CD             |   15.272|
SW3            |CE             |   15.412|
SW3            |CF             |   15.419|
SW3            |CG             |   15.646|
SW3            |LD3            |    8.511|
SW4            |LD4            |    8.485|
SW5            |LD5            |    8.020|
---------------+---------------+---------+


Analysis completed Mon Apr 20 20:31:33 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 149 MB



