/dts-v1/;
/plugin/;

/ {
	compatible = "brcm,bcm2835", "brcm,bcm2708", "brcm,bcm2709";

	fragment@0 {
		target = <&spidev2>;
		__overlay__ {
			status = "disabled";
		};
	};

	fragment@1 {
		target = <&spidev3>;
		__overlay__ {
			status = "disabled";
		};
	};

	fragment@2 {
		target = <&clocks>;
		__overlay__ {
			xtal36: xtal36@7 {
				reg = <0x07>;
				compatible = "fixed-clock";
				#clock-cells = <0>;
				clock-frequency = < 0x384000 >;
				clock-output-names = "xtal36";
			};
		};
	};

	fragment@3 {
		target = <&spi1>;
		__overlay__ {
			/* needed to avoid dtc warning */
			#address-cells = <1>;
			#size-cells = <0>;

			status = "okay";


			max14830_1: max14830_1@0 {
				compatible = "maxim,max14830";
				reg = <0>; /* CE0 */
				clocks = <0xdb>;
				clock-names = "xtal";
				pinctrl-names = "default";
				pinctrl-0 = <&irq0_pin>;
				interrupt-parent = <&gpio>;
				interrupts = <22 0x2>; /* falling edge */
				spi-max-frequency = <12000000>;
				status = "okay";
			};
		};
	};

	fragment@4 {
		target = <&spi1>;
		__overlay__ {
			/* needed to avoid dtc warning */
			#address-cells = <1>;
			#size-cells = <0>;

			status = "okay";


			max14830_2: max14830_2@0 {
				compatible = "maxim,max14830";
				reg = <1>; /* CE1 */
				clocks = <0xdb>;
				clock-names = "xtal";
				pinctrl-names = "default";
				pinctrl-0 = <&irq1_pin>;
				interrupt-parent = <&gpio>;
				interrupts = <23 0x2>; /* falling edge */
				spi-max-frequency = <12000000>;
				status = "okay";
			};
		};
	};

	fragment@5 {
		target = <&gpio>;
		__overlay__ {
			irq0_pin: irq0_pin {
				brcm,pins = <22>;
				brcm,function = <0>; /* in */
				brcm,pull = <0>; /* none */
			};
			irq1_pin: irq1_pin {
				brcm,pins = <23>;
				brcm,function = <0>; /* in */
				brcm,pull = <0>; /* none */
			};
		};
	};
};
