Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date             : Fri Nov 15 15:25:27 2019
| Host             : VT2OB6D7ZB52FZ0 running 64-bit major release  (build 9200)
| Command          : report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
| Design           : top
| Device           : xc7z020clg400-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 1.738        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 1.593        |
| Device Static (W)        | 0.145        |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 65.0         |
| Junction Temperature (C) | 45.0         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.053 |        7 |       --- |             --- |
| Slice Logic              |     0.062 |    40490 |       --- |             --- |
|   LUT as Logic           |     0.051 |    13490 |     53200 |           25.36 |
|   CARRY4                 |     0.007 |     1335 |     13300 |           10.04 |
|   Register               |     0.004 |    19343 |    106400 |           18.18 |
|   LUT as Distributed RAM |    <0.001 |      250 |     17400 |            1.44 |
|   LUT as Shift Register  |    <0.001 |      670 |     17400 |            3.85 |
|   BUFG                   |    <0.001 |        1 |        32 |            3.13 |
|   F7/F8 Muxes            |    <0.001 |       64 |     53200 |            0.12 |
|   Others                 |     0.000 |     1935 |       --- |             --- |
| Signals                  |     0.062 |    27954 |       --- |             --- |
| Block RAM                |     0.007 |       37 |       140 |           26.43 |
| MMCM                     |     0.122 |        1 |         4 |           25.00 |
| DSPs                     |    <0.001 |        2 |       220 |            0.91 |
| I/O                      |     0.002 |       24 |       125 |           19.20 |
| PS7                      |     1.286 |        1 |       --- |             --- |
| Static Power             |     0.145 |          |           |                 |
| Total                    |     1.738 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.201 |       0.184 |      0.017 |
| Vccaux    |       1.800 |     0.083 |       0.068 |      0.015 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.002 |       0.001 |      0.001 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.004 |       0.000 |      0.003 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.710 |       0.679 |      0.031 |
| Vccpaux   |       1.800 |     0.036 |       0.026 |      0.010 |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |
| Vcco_ddr  |       1.500 |     0.356 |       0.354 |      0.002 |
| Vcco_mio0 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco_mio1 |       1.800 |     0.003 |       0.002 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Medium     | More than 5% of clocks are missing user specification  | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+-------------------------------+--------------------------------------------------------------------------------+-----------------+
| Clock                         | Domain                                                                         | Constraint (ns) |
+-------------------------------+--------------------------------------------------------------------------------+-----------------+
| clk_fpga_0                    | design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0              |            10.0 |
| clk_fpga_0                    | design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0] |            10.0 |
| clk_out1_design_1_clk_wiz_0_0 | design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0     |            41.7 |
| clkfbout_design_1_clk_wiz_0_0 | design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkfbout_design_1_clk_wiz_0_0     |            50.0 |
+-------------------------------+--------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+---------------------------------------------------------------------------------------------------------+-----------+
| Name                                                                                                    | Power (W) |
+---------------------------------------------------------------------------------------------------------+-----------+
| top                                                                                                     |     1.593 |
|   SC30_v1_0_S00_AXI_inst                                                                                |     0.003 |
|   Trgger                                                                                                |    <0.001 |
|   axis_switch_i                                                                                         |    <0.001 |
|   cmos_sampling_i                                                                                       |    <0.001 |
|   data_conv_model_i                                                                                     |     0.003 |
|     data_put_together_i                                                                                 |    <0.001 |
|     fifo_0_i                                                                                            |     0.002 |
|       U0                                                                                                |     0.002 |
|         inst_fifo_gen                                                                                   |     0.002 |
|           gaxis_fifo.gaxisf.axisf                                                                       |     0.002 |
|             grf.rf                                                                                      |     0.002 |
|               gntv_or_sync_fifo.gcx.clkx                                                                |    <0.001 |
|                 rd_pntr_cdc_inst                                                                        |    <0.001 |
|                 wr_pntr_cdc_inst                                                                        |    <0.001 |
|               gntv_or_sync_fifo.gl0.rd                                                                  |    <0.001 |
|                 gr1.gr1_int.rfwft                                                                       |    <0.001 |
|                 gras.rsts                                                                               |    <0.001 |
|                   c0                                                                                    |    <0.001 |
|                   c1                                                                                    |    <0.001 |
|                 rpntr                                                                                   |    <0.001 |
|               gntv_or_sync_fifo.gl0.wr                                                                  |    <0.001 |
|                 gwas.wsts                                                                               |    <0.001 |
|                   c1                                                                                    |    <0.001 |
|                   c2                                                                                    |    <0.001 |
|                   gaf.c3                                                                                |    <0.001 |
|                 wpntr                                                                                   |    <0.001 |
|               gntv_or_sync_fifo.mem                                                                     |    <0.001 |
|                 gbm.gbmg.gbmga.ngecc.bmg                                                                |    <0.001 |
|                   inst_blk_mem_gen                                                                      |    <0.001 |
|                     gnbram.gnativebmg.native_blk_mem_gen                                                |    <0.001 |
|                       valid.cstr                                                                        |    <0.001 |
|                         has_mux_b.B                                                                     |    <0.001 |
|                         ramloop[0].ram.r                                                                |    <0.001 |
|                           prim_noinit.ram                                                               |    <0.001 |
|                         ramloop[1].ram.r                                                                |    <0.001 |
|                           prim_noinit.ram                                                               |    <0.001 |
|                         ramloop[2].ram.r                                                                |    <0.001 |
|                           prim_noinit.ram                                                               |    <0.001 |
|                         ramloop[3].ram.r                                                                |    <0.001 |
|                           prim_noinit.ram                                                               |    <0.001 |
|                         ramloop[4].ram.r                                                                |    <0.001 |
|                           prim_noinit.ram                                                               |    <0.001 |
|                         ramloop[5].ram.r                                                                |    <0.001 |
|                           prim_noinit.ram                                                               |    <0.001 |
|                         ramloop[6].ram.r                                                                |    <0.001 |
|                           prim_noinit.ram                                                               |    <0.001 |
|                         ramloop[7].ram.r                                                                |    <0.001 |
|                           prim_noinit.ram                                                               |    <0.001 |
|               rstblk                                                                                    |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr                   |     0.000 |
|                 ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd                   |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst                    |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst                            |     0.000 |
|           gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.af_rd_stg_inst                                            |    <0.001 |
|           gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.pkt_rd_stg_inst                                           |    <0.001 |
|           gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk                                                    |    <0.001 |
|             ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst                                 |    <0.001 |
|             ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr                      |     0.000 |
|             ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd                      |    <0.001 |
|             ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                                         |     0.000 |
|   design_1_wrapper_i                                                                                    |     1.490 |
|     IIC_0_scl_iobuf                                                                                     |    <0.001 |
|     IIC_0_sda_iobuf                                                                                     |    <0.001 |
|     design_1_i                                                                                          |     1.489 |
|       axi_gpio_0                                                                                        |    <0.001 |
|         U0                                                                                              |    <0.001 |
|           AXI_LITE_IPIF_I                                                                               |    <0.001 |
|             I_SLAVE_ATTACHMENT                                                                          |    <0.001 |
|               I_DECODER                                                                                 |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I                           |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                           |    <0.001 |
|           gpio_core_1                                                                                   |    <0.001 |
|             Dual.INPUT_DOUBLE_REGS5                                                                     |    <0.001 |
|       axi_interconnect_0                                                                                |     0.002 |
|         m00_couplers                                                                                    |     0.001 |
|           auto_pc                                                                                       |     0.001 |
|             inst                                                                                        |     0.001 |
|               gen_axi4_axi3.axi3_conv_inst                                                              |     0.001 |
|                 USE_READ.USE_SPLIT_R.read_addr_inst                                                     |    <0.001 |
|                   USE_R_CHANNEL.cmd_queue                                                               |    <0.001 |
|                     inst                                                                                |    <0.001 |
|                       fifo_gen_inst                                                                     |    <0.001 |
|                         inst_fifo_gen                                                                   |    <0.001 |
|                           gconvfifo.rf                                                                  |    <0.001 |
|                             grf.rf                                                                      |    <0.001 |
|                               gntv_or_sync_fifo.gl0.rd                                                  |    <0.001 |
|                                 gr1.gr1_int.rfwft                                                       |    <0.001 |
|                                 grss.rsts                                                               |    <0.001 |
|                                 rpntr                                                                   |    <0.001 |
|                               gntv_or_sync_fifo.gl0.wr                                                  |    <0.001 |
|                                 gwss.wsts                                                               |    <0.001 |
|                                 wpntr                                                                   |    <0.001 |
|                               gntv_or_sync_fifo.mem                                                     |    <0.001 |
|                                 gdm.dm_gen.dm                                                           |    <0.001 |
|                                   RAM_reg_0_31_0_0                                                      |    <0.001 |
|                               rstblk                                                                    |    <0.001 |
|                                 ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                     |    <0.001 |
|                 USE_WRITE.USE_SPLIT_W.write_resp_inst                                                   |    <0.001 |
|                 USE_WRITE.write_addr_inst                                                               |    <0.001 |
|                   USE_BURSTS.cmd_queue                                                                  |    <0.001 |
|                     inst                                                                                |    <0.001 |
|                       fifo_gen_inst                                                                     |    <0.001 |
|                         inst_fifo_gen                                                                   |    <0.001 |
|                           gconvfifo.rf                                                                  |    <0.001 |
|                             grf.rf                                                                      |    <0.001 |
|                               gntv_or_sync_fifo.gl0.rd                                                  |    <0.001 |
|                                 gr1.gr1_int.rfwft                                                       |    <0.001 |
|                                 grss.rsts                                                               |    <0.001 |
|                                 rpntr                                                                   |    <0.001 |
|                               gntv_or_sync_fifo.gl0.wr                                                  |    <0.001 |
|                                 gwss.wsts                                                               |    <0.001 |
|                                 wpntr                                                                   |    <0.001 |
|                               gntv_or_sync_fifo.mem                                                     |    <0.001 |
|                                 gdm.dm_gen.dm                                                           |    <0.001 |
|                                   RAM_reg_0_31_0_4                                                      |    <0.001 |
|                               rstblk                                                                    |    <0.001 |
|                                 ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                     |    <0.001 |
|                   USE_B_CHANNEL.cmd_b_queue                                                             |    <0.001 |
|                     inst                                                                                |    <0.001 |
|                       fifo_gen_inst                                                                     |    <0.001 |
|                         inst_fifo_gen                                                                   |    <0.001 |
|                           gconvfifo.rf                                                                  |    <0.001 |
|                             grf.rf                                                                      |    <0.001 |
|                               gntv_or_sync_fifo.gl0.rd                                                  |    <0.001 |
|                                 gr1.gr1_int.rfwft                                                       |    <0.001 |
|                                 grss.rsts                                                               |    <0.001 |
|                                 rpntr                                                                   |    <0.001 |
|                               gntv_or_sync_fifo.gl0.wr                                                  |    <0.001 |
|                                 gwss.wsts                                                               |    <0.001 |
|                                 wpntr                                                                   |    <0.001 |
|                               gntv_or_sync_fifo.mem                                                     |    <0.001 |
|                                 gdm.dm_gen.dm                                                           |    <0.001 |
|                                   RAM_reg_0_31_0_4                                                      |    <0.001 |
|                               rstblk                                                                    |    <0.001 |
|                                 ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                     |    <0.001 |
|                 USE_WRITE.write_data_inst                                                               |    <0.001 |
|         xbar                                                                                            |     0.001 |
|           inst                                                                                          |     0.001 |
|             gen_samd.crossbar_samd                                                                      |     0.001 |
|               addr_arbiter_ar                                                                           |    <0.001 |
|               addr_arbiter_aw                                                                           |    <0.001 |
|               gen_decerr_slave.decerr_slave_inst                                                        |    <0.001 |
|               gen_master_slots[0].gen_mi_write.wdata_mux_w                                              |    <0.001 |
|                 gen_wmux.wmux_aw_fifo                                                                   |    <0.001 |
|                   gen_srls[0].gen_rep[0].srl_nx1                                                        |    <0.001 |
|               gen_master_slots[0].reg_slice_mi                                                          |    <0.001 |
|                 b.b_pipe                                                                                |    <0.001 |
|                 r.r_pipe                                                                                |    <0.001 |
|               gen_master_slots[1].gen_mi_write.wdata_mux_w                                              |    <0.001 |
|                 gen_wmux.wmux_aw_fifo                                                                   |    <0.001 |
|                   gen_srls[0].gen_rep[0].srl_nx1                                                        |    <0.001 |
|               gen_master_slots[1].reg_slice_mi                                                          |    <0.001 |
|                 b.b_pipe                                                                                |    <0.001 |
|                 r.r_pipe                                                                                |    <0.001 |
|               gen_slave_slots[0].gen_si_read.si_transactor_ar                                           |    <0.001 |
|               gen_slave_slots[1].gen_si_write.si_transactor_aw                                          |    <0.001 |
|               gen_slave_slots[1].gen_si_write.splitter_aw_si                                            |    <0.001 |
|               gen_slave_slots[1].gen_si_write.wdata_router_w                                            |    <0.001 |
|                 wrouter_aw_fifo                                                                         |    <0.001 |
|                   gen_srls[0].gen_rep[0].srl_nx1                                                        |    <0.001 |
|               splitter_aw_mi                                                                            |    <0.001 |
|       axi_mem_intercon                                                                                  |     0.002 |
|         m00_couplers                                                                                    |    <0.001 |
|           auto_pc                                                                                       |    <0.001 |
|             inst                                                                                        |    <0.001 |
|               gen_axi4_axi3.axi3_conv_inst                                                              |    <0.001 |
|                 USE_WRITE.USE_SPLIT_W.write_resp_inst                                                   |    <0.001 |
|                 USE_WRITE.write_addr_inst                                                               |    <0.001 |
|                   USE_BURSTS.cmd_queue                                                                  |    <0.001 |
|                     inst                                                                                |    <0.001 |
|                       fifo_gen_inst                                                                     |    <0.001 |
|                         inst_fifo_gen                                                                   |    <0.001 |
|                           gconvfifo.rf                                                                  |    <0.001 |
|                             grf.rf                                                                      |    <0.001 |
|                               gntv_or_sync_fifo.gl0.rd                                                  |    <0.001 |
|                                 gr1.gr1_int.rfwft                                                       |    <0.001 |
|                                 grss.rsts                                                               |    <0.001 |
|                                 rpntr                                                                   |    <0.001 |
|                               gntv_or_sync_fifo.gl0.wr                                                  |    <0.001 |
|                                 gwss.wsts                                                               |    <0.001 |
|                                 wpntr                                                                   |    <0.001 |
|                               gntv_or_sync_fifo.mem                                                     |    <0.001 |
|                                 gdm.dm_gen.dm                                                           |    <0.001 |
|                                   RAM_reg_0_31_0_4                                                      |    <0.001 |
|                               rstblk                                                                    |    <0.001 |
|                                 ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                     |    <0.001 |
|                   USE_B_CHANNEL.cmd_b_queue                                                             |    <0.001 |
|                     inst                                                                                |    <0.001 |
|                       fifo_gen_inst                                                                     |    <0.001 |
|                         inst_fifo_gen                                                                   |    <0.001 |
|                           gconvfifo.rf                                                                  |    <0.001 |
|                             grf.rf                                                                      |    <0.001 |
|                               gntv_or_sync_fifo.gl0.rd                                                  |    <0.001 |
|                                 gr1.gr1_int.rfwft                                                       |    <0.001 |
|                                 grss.rsts                                                               |    <0.001 |
|                                 rpntr                                                                   |    <0.001 |
|                               gntv_or_sync_fifo.gl0.wr                                                  |    <0.001 |
|                                 gwss.wsts                                                               |    <0.001 |
|                                 wpntr                                                                   |    <0.001 |
|                               gntv_or_sync_fifo.mem                                                     |    <0.001 |
|                                 gdm.dm_gen.dm                                                           |    <0.001 |
|                                   RAM_reg_0_31_0_4                                                      |    <0.001 |
|                               rstblk                                                                    |    <0.001 |
|                                 ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                     |    <0.001 |
|                 USE_WRITE.write_data_inst                                                               |    <0.001 |
|         xbar                                                                                            |    <0.001 |
|           inst                                                                                          |    <0.001 |
|             gen_samd.crossbar_samd                                                                      |    <0.001 |
|               addr_arbiter_aw                                                                           |    <0.001 |
|               gen_decerr_slave.decerr_slave_inst                                                        |    <0.001 |
|               gen_master_slots[0].gen_mi_write.wdata_mux_w                                              |    <0.001 |
|                 gen_wmux.wmux_aw_fifo                                                                   |    <0.001 |
|                   gen_srls[0].gen_rep[0].srl_nx1                                                        |    <0.001 |
|               gen_master_slots[0].reg_slice_mi                                                          |    <0.001 |
|                 b.b_pipe                                                                                |    <0.001 |
|               gen_master_slots[1].gen_mi_write.wdata_mux_w                                              |    <0.001 |
|                 gen_wmux.wmux_aw_fifo                                                                   |    <0.001 |
|                   gen_srls[0].gen_rep[0].srl_nx1                                                        |    <0.001 |
|               gen_master_slots[1].reg_slice_mi                                                          |    <0.001 |
|                 b.b_pipe                                                                                |    <0.001 |
|               gen_slave_slots[0].gen_si_write.si_transactor_aw                                          |    <0.001 |
|               gen_slave_slots[0].gen_si_write.splitter_aw_si                                            |    <0.001 |
|               gen_slave_slots[0].gen_si_write.wdata_router_w                                            |    <0.001 |
|                 wrouter_aw_fifo                                                                         |    <0.001 |
|                   gen_srls[0].gen_rep[0].srl_nx1                                                        |    <0.001 |
|               gen_slave_slots[1].gen_si_write.si_transactor_aw                                          |    <0.001 |
|               gen_slave_slots[1].gen_si_write.splitter_aw_si                                            |    <0.001 |
|               gen_slave_slots[1].gen_si_write.wdata_router_w                                            |    <0.001 |
|                 wrouter_aw_fifo                                                                         |    <0.001 |
|                   gen_srls[0].gen_rep[0].srl_nx1                                                        |    <0.001 |
|               splitter_aw_mi                                                                            |    <0.001 |
|       axi_smc                                                                                           |     0.007 |
|         inst                                                                                            |     0.007 |
|           clk_map                                                                                       |    <0.001 |
|             psr_aclk                                                                                    |    <0.001 |
|               U0                                                                                        |    <0.001 |
|                 EXT_LPF                                                                                 |    <0.001 |
|                   ACTIVE_LOW_AUX.ACT_LO_AUX                                                             |    <0.001 |
|                 SEQ                                                                                     |    <0.001 |
|                   SEQ_COUNTER                                                                           |    <0.001 |
|           m00_exit_pipeline                                                                             |     0.002 |
|             m00_exit                                                                                    |     0.002 |
|               inst                                                                                      |     0.002 |
|                 aw_reg                                                                                  |    <0.001 |
|                 b_reg                                                                                   |    <0.001 |
|                 exit_inst                                                                               |    <0.001 |
|                   gen_w_cmd_fifo.w_cmd_fifo                                                             |    <0.001 |
|                     gen_srls[1].srl_nx1                                                                 |    <0.001 |
|                 splitter_inst                                                                           |    <0.001 |
|                   gen_axi3.axi3_conv_inst                                                               |    <0.001 |
|                     USE_WRITE.USE_SPLIT_W.write_resp_inst                                               |    <0.001 |
|                     USE_WRITE.write_addr_inst                                                           |    <0.001 |
|                       USE_BURSTS.cmd_queue                                                              |    <0.001 |
|                         gen_srls[0].srl_nx1                                                             |    <0.001 |
|                         gen_srls[1].srl_nx1                                                             |    <0.001 |
|                         gen_srls[2].srl_nx1                                                             |    <0.001 |
|                         gen_srls[3].srl_nx1                                                             |    <0.001 |
|                       USE_B_CHANNEL.cmd_b_queue                                                         |    <0.001 |
|                         gen_srls[0].srl_nx1                                                             |    <0.001 |
|                         gen_srls[1].srl_nx1                                                             |    <0.001 |
|                         gen_srls[2].srl_nx1                                                             |    <0.001 |
|                         gen_srls[3].srl_nx1                                                             |    <0.001 |
|                         gen_srls[4].srl_nx1                                                             |    <0.001 |
|                     USE_WRITE.write_data_inst                                                           |    <0.001 |
|                 w_reg                                                                                   |    <0.001 |
|           s00_entry_pipeline                                                                            |     0.002 |
|             s00_mmu                                                                                     |     0.002 |
|               inst                                                                                      |     0.002 |
|                 aw_reg_stall                                                                            |    <0.001 |
|                 aw_sreg                                                                                 |    <0.001 |
|                 b_sreg                                                                                  |    <0.001 |
|                 gen_endpoint.decerr_slave_inst                                                          |    <0.001 |
|                 w_sreg                                                                                  |    <0.001 |
|             s00_si_converter                                                                            |    <0.001 |
|               inst                                                                                      |    <0.001 |
|                 splitter_inst                                                                           |    <0.001 |
|                   gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo     |    <0.001 |
|                     gen_srls[13].srl_nx1                                                                |    <0.001 |
|                     gen_srls[4].srl_nx1                                                                 |    <0.001 |
|                     gen_srls[5].srl_nx1                                                                 |    <0.001 |
|                     gen_srls[6].srl_nx1                                                                 |    <0.001 |
|           s00_nodes                                                                                     |     0.003 |
|             s00_aw_node                                                                                 |    <0.001 |
|               inst                                                                                      |    <0.001 |
|                 inst_mi_handler                                                                         |    <0.001 |
|                   gen_normal_area.inst_fifo_node_payld                                                  |    <0.001 |
|                     gen_xpm_memory_fifo.inst_fifo                                                       |    <0.001 |
|                       gen_mem_rep[0].inst_rd_addrb                                                      |    <0.001 |
|                       gen_mem_rep[0].inst_wr_addra                                                      |    <0.001 |
|                       gen_mem_rep[0].inst_xpm_memory                                                    |    <0.001 |
|                         xpm_memory_base_inst                                                            |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                     |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107                                 |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113                                 |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119                                 |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125                                 |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131                                 |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137                                 |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                                    |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95                                   |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101                                  |    <0.001 |
|                       gen_wr.inst_wr_addra_p1                                                           |    <0.001 |
|                 inst_si_handler                                                                         |    <0.001 |
|                   inst_arb_stall_late                                                                   |    <0.001 |
|             s00_b_node                                                                                  |    <0.001 |
|               inst                                                                                      |    <0.001 |
|                 inst_mi_handler                                                                         |    <0.001 |
|                   gen_normal_area.inst_fifo_node_payld                                                  |    <0.001 |
|                     gen_xpm_memory_fifo.inst_fifo                                                       |    <0.001 |
|                       gen_mem_rep[0].inst_rd_addrb                                                      |    <0.001 |
|                       gen_mem_rep[0].inst_wr_addra                                                      |    <0.001 |
|                       gen_mem_rep[0].inst_xpm_memory                                                    |    <0.001 |
|                         xpm_memory_base_inst                                                            |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                     |    <0.001 |
|                       gen_wr.inst_wr_addra_p1                                                           |    <0.001 |
|                 inst_si_handler                                                                         |    <0.001 |
|                   inst_arb_stall_late                                                                   |    <0.001 |
|             s00_w_node                                                                                  |     0.001 |
|               inst                                                                                      |     0.001 |
|                 inst_mi_handler                                                                         |     0.001 |
|                   gen_normal_area.inst_fifo_node_payld                                                  |     0.001 |
|                     gen_xpm_memory_fifo.inst_fifo                                                       |     0.001 |
|                       gen_mem_rep[0].inst_rd_addrb                                                      |    <0.001 |
|                       gen_mem_rep[0].inst_wr_addra                                                      |    <0.001 |
|                       gen_mem_rep[0].inst_xpm_memory                                                    |    <0.001 |
|                         xpm_memory_base_inst                                                            |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17                                   |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                                   |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29                                   |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                                   |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                                   |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                                   |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                                   |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                                   |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65                                   |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71                                   |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77                                   |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83                                   |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89                                   |    <0.001 |
|                       gen_wr.inst_wr_addra_p1                                                           |    <0.001 |
|                 inst_si_handler                                                                         |    <0.001 |
|                   inst_arb_stall_late                                                                   |    <0.001 |
|       axi_smc_1                                                                                         |     0.007 |
|         inst                                                                                            |     0.007 |
|           clk_map                                                                                       |    <0.001 |
|             psr_aclk                                                                                    |    <0.001 |
|               U0                                                                                        |    <0.001 |
|                 EXT_LPF                                                                                 |    <0.001 |
|                   ACTIVE_LOW_AUX.ACT_LO_AUX                                                             |    <0.001 |
|                 SEQ                                                                                     |    <0.001 |
|                   SEQ_COUNTER                                                                           |    <0.001 |
|           m00_exit_pipeline                                                                             |     0.002 |
|             m00_exit                                                                                    |     0.002 |
|               inst                                                                                      |     0.002 |
|                 aw_reg                                                                                  |    <0.001 |
|                 b_reg                                                                                   |    <0.001 |
|                 exit_inst                                                                               |    <0.001 |
|                   gen_w_cmd_fifo.w_cmd_fifo                                                             |    <0.001 |
|                     gen_srls[1].srl_nx1                                                                 |    <0.001 |
|                 splitter_inst                                                                           |    <0.001 |
|                   gen_axi3.axi3_conv_inst                                                               |    <0.001 |
|                     USE_WRITE.USE_SPLIT_W.write_resp_inst                                               |    <0.001 |
|                     USE_WRITE.write_addr_inst                                                           |    <0.001 |
|                       USE_BURSTS.cmd_queue                                                              |    <0.001 |
|                         gen_srls[0].srl_nx1                                                             |    <0.001 |
|                         gen_srls[1].srl_nx1                                                             |    <0.001 |
|                         gen_srls[2].srl_nx1                                                             |    <0.001 |
|                         gen_srls[3].srl_nx1                                                             |    <0.001 |
|                       USE_B_CHANNEL.cmd_b_queue                                                         |    <0.001 |
|                         gen_srls[0].srl_nx1                                                             |    <0.001 |
|                         gen_srls[1].srl_nx1                                                             |    <0.001 |
|                         gen_srls[2].srl_nx1                                                             |    <0.001 |
|                         gen_srls[3].srl_nx1                                                             |    <0.001 |
|                         gen_srls[4].srl_nx1                                                             |    <0.001 |
|                     USE_WRITE.write_data_inst                                                           |    <0.001 |
|                 w_reg                                                                                   |    <0.001 |
|           s00_entry_pipeline                                                                            |     0.002 |
|             s00_mmu                                                                                     |     0.002 |
|               inst                                                                                      |     0.002 |
|                 aw_reg_stall                                                                            |    <0.001 |
|                 aw_sreg                                                                                 |    <0.001 |
|                 b_sreg                                                                                  |    <0.001 |
|                 gen_endpoint.decerr_slave_inst                                                          |    <0.001 |
|                 w_sreg                                                                                  |    <0.001 |
|             s00_si_converter                                                                            |    <0.001 |
|               inst                                                                                      |    <0.001 |
|                 splitter_inst                                                                           |    <0.001 |
|                   gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo     |    <0.001 |
|                     gen_srls[13].srl_nx1                                                                |    <0.001 |
|                     gen_srls[4].srl_nx1                                                                 |    <0.001 |
|                     gen_srls[5].srl_nx1                                                                 |    <0.001 |
|                     gen_srls[6].srl_nx1                                                                 |    <0.001 |
|           s00_nodes                                                                                     |     0.003 |
|             s00_aw_node                                                                                 |    <0.001 |
|               inst                                                                                      |    <0.001 |
|                 inst_mi_handler                                                                         |    <0.001 |
|                   gen_normal_area.inst_fifo_node_payld                                                  |    <0.001 |
|                     gen_xpm_memory_fifo.inst_fifo                                                       |    <0.001 |
|                       gen_mem_rep[0].inst_rd_addrb                                                      |    <0.001 |
|                       gen_mem_rep[0].inst_wr_addra                                                      |    <0.001 |
|                       gen_mem_rep[0].inst_xpm_memory                                                    |    <0.001 |
|                         xpm_memory_base_inst                                                            |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                     |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107                                 |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113                                 |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119                                 |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125                                 |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131                                 |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137                                 |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                                    |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95                                   |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101                                  |    <0.001 |
|                       gen_wr.inst_wr_addra_p1                                                           |    <0.001 |
|                 inst_si_handler                                                                         |    <0.001 |
|                   inst_arb_stall_late                                                                   |    <0.001 |
|             s00_b_node                                                                                  |    <0.001 |
|               inst                                                                                      |    <0.001 |
|                 inst_mi_handler                                                                         |    <0.001 |
|                   gen_normal_area.inst_fifo_node_payld                                                  |    <0.001 |
|                     gen_xpm_memory_fifo.inst_fifo                                                       |    <0.001 |
|                       gen_mem_rep[0].inst_rd_addrb                                                      |    <0.001 |
|                       gen_mem_rep[0].inst_wr_addra                                                      |    <0.001 |
|                       gen_mem_rep[0].inst_xpm_memory                                                    |    <0.001 |
|                         xpm_memory_base_inst                                                            |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                     |    <0.001 |
|                       gen_wr.inst_wr_addra_p1                                                           |    <0.001 |
|                 inst_si_handler                                                                         |    <0.001 |
|                   inst_arb_stall_late                                                                   |    <0.001 |
|             s00_w_node                                                                                  |     0.001 |
|               inst                                                                                      |     0.001 |
|                 inst_mi_handler                                                                         |     0.001 |
|                   gen_normal_area.inst_fifo_node_payld                                                  |     0.001 |
|                     gen_xpm_memory_fifo.inst_fifo                                                       |     0.001 |
|                       gen_mem_rep[0].inst_rd_addrb                                                      |    <0.001 |
|                       gen_mem_rep[0].inst_wr_addra                                                      |    <0.001 |
|                       gen_mem_rep[0].inst_xpm_memory                                                    |    <0.001 |
|                         xpm_memory_base_inst                                                            |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17                                   |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                                   |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29                                   |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                                   |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                                   |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                                   |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                                   |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                                   |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65                                   |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71                                   |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77                                   |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83                                   |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89                                   |    <0.001 |
|                       gen_wr.inst_wr_addra_p1                                                           |    <0.001 |
|                 inst_si_handler                                                                         |    <0.001 |
|                   inst_arb_stall_late                                                                   |    <0.001 |
|       axi_vdma_imgCapture0                                                                              |     0.009 |
|         U0                                                                                              |     0.009 |
|           AXI_LITE_REG_INTERFACE_I                                                                      |     0.001 |
|             GEN_AXI_LITE_IF.AXI_LITE_IF_I                                                               |     0.001 |
|               GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I                  |    <0.001 |
|           GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF                                 |    <0.001 |
|           GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR                                                  |     0.001 |
|             I_CMDSTS                                                                                    |    <0.001 |
|             I_SM                                                                                        |    <0.001 |
|             I_STS_MNGR                                                                                  |    <0.001 |
|             VIDEO_GENLOCK_I                                                                             |    <0.001 |
|             VIDEO_REG_I                                                                                 |    <0.001 |
|               GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I                                      |    <0.001 |
|           GEN_SPRT_FOR_S2MM.S2MM_FSYNC_I                                                                |    <0.001 |
|           GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I                                                           |    <0.001 |
|             GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO |    <0.001 |
|               fg_inst                                                                                   |    <0.001 |
|                 inst_fifo_gen                                                                           |    <0.001 |
|                   gconvfifo.rf                                                                          |    <0.001 |
|                     grf.rf                                                                              |    <0.001 |
|                       gntv_or_sync_fifo.gl0.rd                                                          |    <0.001 |
|                         gr1.gr1_int.rfwft                                                               |    <0.001 |
|                         grss.rsts                                                                       |    <0.001 |
|                           c1                                                                            |     0.000 |
|                           c2                                                                            |    <0.001 |
|                         rpntr                                                                           |    <0.001 |
|                       gntv_or_sync_fifo.gl0.wr                                                          |    <0.001 |
|                         gwss.wsts                                                                       |    <0.001 |
|                           c0                                                                            |     0.000 |
|                           c1                                                                            |    <0.001 |
|                         wpntr                                                                           |    <0.001 |
|                       gntv_or_sync_fifo.mem                                                             |    <0.001 |
|                         gbm.gbmg.gbmgb.ngecc.bmg                                                        |    <0.001 |
|                           inst_blk_mem_gen                                                              |    <0.001 |
|                             gnbram.gnativebmg.native_blk_mem_gen                                        |    <0.001 |
|                               valid.cstr                                                                |    <0.001 |
|                                 ramloop[0].ram.r                                                        |    <0.001 |
|                                   prim_noinit.ram                                                       |    <0.001 |
|           GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I                                                      |    <0.001 |
|             GEN_REG_DIRECT_MODE.REGDIRECT_I                                                             |    <0.001 |
|             I_DMA_REGISTER                                                                              |    <0.001 |
|             LITE_READ_MUX_I                                                                             |     0.000 |
|           GEN_SPRT_FOR_S2MM.S2MM_SOF_I                                                                  |    <0.001 |
|           GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I                                                              |    <0.001 |
|           I_AXI_DMA_INTRPT                                                                              |    <0.001 |
|           I_PRMRY_DATAMOVER                                                                             |     0.005 |
|             GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER                                                           |     0.005 |
|               GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT                                                       |     0.002 |
|                 ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF                                                   |    <0.001 |
|                 I_DATA_FIFO                                                                             |    <0.001 |
|                   BLK_MEM.I_SYNC_FIFOGEN_FIFO                                                           |    <0.001 |
|                     xpm_fifo_instance.xpm_fifo_sync_inst                                                |    <0.001 |
|                       xpm_fifo_base_inst                                                                |    <0.001 |
|                         gen_sdpram.xpm_memory_base_inst                                                 |    <0.001 |
|                         rdp_inst                                                                        |    <0.001 |
|                         rdpp1_inst                                                                      |    <0.001 |
|                         rst_d1_inst                                                                     |    <0.001 |
|                         wrp_inst                                                                        |    <0.001 |
|                         wrpp1_inst                                                                      |    <0.001 |
|                         xpm_fifo_rst_inst                                                               |    <0.001 |
|                 I_XD_FIFO                                                                               |    <0.001 |
|                   NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO                                                       |    <0.001 |
|                     xpm_fifo_instance.xpm_fifo_sync_inst                                                |    <0.001 |
|                       xpm_fifo_base_inst                                                                |    <0.001 |
|                         gen_fwft.rdpp1_inst                                                             |    <0.001 |
|                         gen_sdpram.xpm_memory_base_inst                                                 |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5                                     |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_15_6_8                                     |    <0.001 |
|                         rdp_inst                                                                        |    <0.001 |
|                         rdpp1_inst                                                                      |    <0.001 |
|                         rst_d1_inst                                                                     |    <0.001 |
|                         wrp_inst                                                                        |    <0.001 |
|                         wrpp1_inst                                                                      |    <0.001 |
|                         xpm_fifo_rst_inst                                                               |    <0.001 |
|               GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC                                                     |     0.001 |
|               GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER                                                    |    <0.001 |
|                 GEN_INCLUDE_SCATTER.I_S2MM_SCATTER                                                      |    <0.001 |
|                   I_MSSAI_SKID_BUF                                                                      |    <0.001 |
|                   I_TSTRB_FIFO                                                                          |    <0.001 |
|                     USE_SRL_FIFO.I_SYNC_FIFO                                                            |    <0.001 |
|                       I_SRL_FIFO_RBU_F                                                                  |    <0.001 |
|                         CNTR_INCR_DECR_ADDN_F_I                                                         |    <0.001 |
|                         DYNSHREG_F_I                                                                    |    <0.001 |
|                   SLICE_INSERTION                                                                       |    <0.001 |
|                 I_DRE_CNTL_FIFO                                                                         |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                              |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                                    |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                           |    <0.001 |
|                       DYNSHREG_F_I                                                                      |    <0.001 |
|               I_ADDR_CNTL                                                                               |    <0.001 |
|                 GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO                                                          |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                              |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                                    |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                           |    <0.001 |
|                       DYNSHREG_F_I                                                                      |    <0.001 |
|               I_CMD_STATUS                                                                              |    <0.001 |
|                 GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                                      |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                              |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                                    |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                           |    <0.001 |
|                       DYNSHREG_F_I                                                                      |    <0.001 |
|                 I_CMD_FIFO                                                                              |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                              |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                                    |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                           |    <0.001 |
|                       DYNSHREG_F_I                                                                      |    <0.001 |
|               I_RESET                                                                                   |    <0.001 |
|               I_S2MM_MMAP_SKID_BUF                                                                      |    <0.001 |
|               I_WR_DATA_CNTL                                                                            |    <0.001 |
|                 GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO                                                     |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                              |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                                    |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                           |    <0.001 |
|                       DYNSHREG_F_I                                                                      |    <0.001 |
|               I_WR_STATUS_CNTLR                                                                         |    <0.001 |
|                 GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO                                         |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                              |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                                    |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                           |    <0.001 |
|                       DYNSHREG_F_I                                                                      |    <0.001 |
|                 I_WRESP_STATUS_FIFO                                                                     |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                              |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                                    |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                           |    <0.001 |
|                       DYNSHREG_F_I                                                                      |    <0.001 |
|           I_RST_MODULE                                                                                  |    <0.001 |
|             GEN_RESET_FOR_S2MM.RESET_I                                                                  |    <0.001 |
|               GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I                                                          |    <0.001 |
|               GEN_MIN_FOR_ASYNC.AXIS_IDLE_CDC_I                                                         |    <0.001 |
|               GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I                                                          |    <0.001 |
|               GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I                                                        |    <0.001 |
|               GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I                                                          |    <0.001 |
|               GEN_MIN_FOR_ASYNC.LITE_IDLE_CDC_I                                                         |    <0.001 |
|               GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I                                                          |    <0.001 |
|               GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I                                                        |    <0.001 |
|               GEN_RESET_FOR_ASYNC.AXIS_RESET_CDC_I                                                      |    <0.001 |
|               GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I                                                      |    <0.001 |
|       axi_vdma_imgCapture1                                                                              |     0.010 |
|         U0                                                                                              |     0.010 |
|           AXI_LITE_REG_INTERFACE_I                                                                      |     0.001 |
|             GEN_AXI_LITE_IF.AXI_LITE_IF_I                                                               |     0.001 |
|               GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I                  |    <0.001 |
|           GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF                                 |    <0.001 |
|           GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR                                                  |     0.001 |
|             I_CMDSTS                                                                                    |    <0.001 |
|             I_SM                                                                                        |    <0.001 |
|             I_STS_MNGR                                                                                  |    <0.001 |
|             VIDEO_GENLOCK_I                                                                             |    <0.001 |
|             VIDEO_REG_I                                                                                 |    <0.001 |
|               GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I                                      |    <0.001 |
|           GEN_SPRT_FOR_S2MM.S2MM_FSYNC_I                                                                |    <0.001 |
|           GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I                                                           |    <0.001 |
|             GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO |    <0.001 |
|               fg_inst                                                                                   |    <0.001 |
|                 inst_fifo_gen                                                                           |    <0.001 |
|                   gconvfifo.rf                                                                          |    <0.001 |
|                     grf.rf                                                                              |    <0.001 |
|                       gntv_or_sync_fifo.gl0.rd                                                          |    <0.001 |
|                         gr1.gr1_int.rfwft                                                               |    <0.001 |
|                         grss.rsts                                                                       |    <0.001 |
|                           c1                                                                            |    <0.001 |
|                           c2                                                                            |    <0.001 |
|                         rpntr                                                                           |    <0.001 |
|                       gntv_or_sync_fifo.gl0.wr                                                          |    <0.001 |
|                         gwss.wsts                                                                       |    <0.001 |
|                           c0                                                                            |    <0.001 |
|                           c1                                                                            |    <0.001 |
|                         wpntr                                                                           |    <0.001 |
|                       gntv_or_sync_fifo.mem                                                             |    <0.001 |
|                         gbm.gbmg.gbmgb.ngecc.bmg                                                        |    <0.001 |
|                           inst_blk_mem_gen                                                              |    <0.001 |
|                             gnbram.gnativebmg.native_blk_mem_gen                                        |    <0.001 |
|                               valid.cstr                                                                |    <0.001 |
|                                 ramloop[0].ram.r                                                        |    <0.001 |
|                                   prim_noinit.ram                                                       |    <0.001 |
|           GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I                                                      |    <0.001 |
|             GEN_REG_DIRECT_MODE.REGDIRECT_I                                                             |    <0.001 |
|             I_DMA_REGISTER                                                                              |    <0.001 |
|             LITE_READ_MUX_I                                                                             |     0.000 |
|           GEN_SPRT_FOR_S2MM.S2MM_SOF_I                                                                  |    <0.001 |
|           GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I                                                              |    <0.001 |
|           I_AXI_DMA_INTRPT                                                                              |    <0.001 |
|           I_PRMRY_DATAMOVER                                                                             |     0.006 |
|             GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER                                                           |     0.006 |
|               GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT                                                       |     0.002 |
|                 ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF                                                   |    <0.001 |
|                 I_DATA_FIFO                                                                             |     0.001 |
|                   BLK_MEM.I_SYNC_FIFOGEN_FIFO                                                           |     0.001 |
|                     xpm_fifo_instance.xpm_fifo_sync_inst                                                |     0.001 |
|                       xpm_fifo_base_inst                                                                |     0.001 |
|                         gen_sdpram.xpm_memory_base_inst                                                 |     0.001 |
|                         rdp_inst                                                                        |    <0.001 |
|                         rdpp1_inst                                                                      |    <0.001 |
|                         rst_d1_inst                                                                     |    <0.001 |
|                         wrp_inst                                                                        |    <0.001 |
|                         wrpp1_inst                                                                      |    <0.001 |
|                         xpm_fifo_rst_inst                                                               |    <0.001 |
|                 I_XD_FIFO                                                                               |    <0.001 |
|                   NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO                                                       |    <0.001 |
|                     xpm_fifo_instance.xpm_fifo_sync_inst                                                |    <0.001 |
|                       xpm_fifo_base_inst                                                                |    <0.001 |
|                         gen_fwft.rdpp1_inst                                                             |    <0.001 |
|                         gen_sdpram.xpm_memory_base_inst                                                 |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5                                     |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_15_6_8                                     |    <0.001 |
|                         rdp_inst                                                                        |    <0.001 |
|                         rdpp1_inst                                                                      |    <0.001 |
|                         rst_d1_inst                                                                     |    <0.001 |
|                         wrp_inst                                                                        |    <0.001 |
|                         wrpp1_inst                                                                      |    <0.001 |
|                         xpm_fifo_rst_inst                                                               |    <0.001 |
|               GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC                                                     |     0.001 |
|               GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER                                                    |    <0.001 |
|                 GEN_INCLUDE_SCATTER.I_S2MM_SCATTER                                                      |    <0.001 |
|                   I_MSSAI_SKID_BUF                                                                      |    <0.001 |
|                   I_TSTRB_FIFO                                                                          |    <0.001 |
|                     USE_SRL_FIFO.I_SYNC_FIFO                                                            |    <0.001 |
|                       I_SRL_FIFO_RBU_F                                                                  |    <0.001 |
|                         CNTR_INCR_DECR_ADDN_F_I                                                         |    <0.001 |
|                         DYNSHREG_F_I                                                                    |    <0.001 |
|                   SLICE_INSERTION                                                                       |    <0.001 |
|                 I_DRE_CNTL_FIFO                                                                         |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                              |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                                    |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                           |    <0.001 |
|                       DYNSHREG_F_I                                                                      |    <0.001 |
|               I_ADDR_CNTL                                                                               |    <0.001 |
|                 GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO                                                          |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                              |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                                    |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                           |    <0.001 |
|                       DYNSHREG_F_I                                                                      |    <0.001 |
|               I_CMD_STATUS                                                                              |    <0.001 |
|                 GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                                      |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                              |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                                    |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                           |    <0.001 |
|                       DYNSHREG_F_I                                                                      |    <0.001 |
|                 I_CMD_FIFO                                                                              |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                              |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                                    |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                           |    <0.001 |
|                       DYNSHREG_F_I                                                                      |    <0.001 |
|               I_RESET                                                                                   |    <0.001 |
|               I_S2MM_MMAP_SKID_BUF                                                                      |    <0.001 |
|               I_WR_DATA_CNTL                                                                            |    <0.001 |
|                 GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO                                                     |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                              |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                                    |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                           |    <0.001 |
|                       DYNSHREG_F_I                                                                      |    <0.001 |
|               I_WR_STATUS_CNTLR                                                                         |    <0.001 |
|                 GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO                                         |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                              |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                                    |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                           |    <0.001 |
|                       DYNSHREG_F_I                                                                      |    <0.001 |
|                 I_WRESP_STATUS_FIFO                                                                     |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                              |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                                    |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                           |    <0.001 |
|                       DYNSHREG_F_I                                                                      |    <0.001 |
|           I_RST_MODULE                                                                                  |    <0.001 |
|             GEN_RESET_FOR_S2MM.RESET_I                                                                  |    <0.001 |
|               GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I                                                          |    <0.001 |
|               GEN_MIN_FOR_ASYNC.AXIS_IDLE_CDC_I                                                         |    <0.001 |
|               GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I                                                          |    <0.001 |
|               GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I                                                        |    <0.001 |
|               GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I                                                          |    <0.001 |
|               GEN_MIN_FOR_ASYNC.LITE_IDLE_CDC_I                                                         |    <0.001 |
|               GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I                                                          |    <0.001 |
|               GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I                                                        |    <0.001 |
|               GEN_RESET_FOR_ASYNC.AXIS_RESET_CDC_I                                                      |    <0.001 |
|               GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I                                                      |    <0.001 |
|       axi_vdma_imgCapture2                                                                              |     0.010 |
|         U0                                                                                              |     0.010 |
|           AXI_LITE_REG_INTERFACE_I                                                                      |     0.001 |
|             GEN_AXI_LITE_IF.AXI_LITE_IF_I                                                               |     0.001 |
|               GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I                  |    <0.001 |
|           GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF                                 |    <0.001 |
|           GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR                                                  |     0.001 |
|             I_CMDSTS                                                                                    |    <0.001 |
|             I_SM                                                                                        |    <0.001 |
|             I_STS_MNGR                                                                                  |    <0.001 |
|             VIDEO_GENLOCK_I                                                                             |    <0.001 |
|             VIDEO_REG_I                                                                                 |    <0.001 |
|               GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I                                      |    <0.001 |
|           GEN_SPRT_FOR_S2MM.S2MM_FSYNC_I                                                                |    <0.001 |
|           GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I                                                           |    <0.001 |
|             GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO |    <0.001 |
|               fg_inst                                                                                   |    <0.001 |
|                 inst_fifo_gen                                                                           |    <0.001 |
|                   gconvfifo.rf                                                                          |    <0.001 |
|                     grf.rf                                                                              |    <0.001 |
|                       gntv_or_sync_fifo.gl0.rd                                                          |    <0.001 |
|                         gr1.gr1_int.rfwft                                                               |    <0.001 |
|                         grss.rsts                                                                       |    <0.001 |
|                           c1                                                                            |    <0.001 |
|                           c2                                                                            |    <0.001 |
|                         rpntr                                                                           |    <0.001 |
|                       gntv_or_sync_fifo.gl0.wr                                                          |    <0.001 |
|                         gwss.wsts                                                                       |    <0.001 |
|                           c0                                                                            |    <0.001 |
|                           c1                                                                            |    <0.001 |
|                         wpntr                                                                           |    <0.001 |
|                       gntv_or_sync_fifo.mem                                                             |    <0.001 |
|                         gbm.gbmg.gbmgb.ngecc.bmg                                                        |    <0.001 |
|                           inst_blk_mem_gen                                                              |    <0.001 |
|                             gnbram.gnativebmg.native_blk_mem_gen                                        |    <0.001 |
|                               valid.cstr                                                                |    <0.001 |
|                                 ramloop[0].ram.r                                                        |    <0.001 |
|                                   prim_noinit.ram                                                       |    <0.001 |
|           GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I                                                      |    <0.001 |
|             GEN_REG_DIRECT_MODE.REGDIRECT_I                                                             |    <0.001 |
|             I_DMA_REGISTER                                                                              |    <0.001 |
|             LITE_READ_MUX_I                                                                             |     0.000 |
|           GEN_SPRT_FOR_S2MM.S2MM_SOF_I                                                                  |    <0.001 |
|           GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I                                                              |    <0.001 |
|           I_AXI_DMA_INTRPT                                                                              |    <0.001 |
|           I_PRMRY_DATAMOVER                                                                             |     0.006 |
|             GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER                                                           |     0.006 |
|               GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT                                                       |     0.002 |
|                 ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF                                                   |    <0.001 |
|                 I_DATA_FIFO                                                                             |     0.001 |
|                   BLK_MEM.I_SYNC_FIFOGEN_FIFO                                                           |     0.001 |
|                     xpm_fifo_instance.xpm_fifo_sync_inst                                                |     0.001 |
|                       xpm_fifo_base_inst                                                                |     0.001 |
|                         gen_sdpram.xpm_memory_base_inst                                                 |     0.001 |
|                         rdp_inst                                                                        |    <0.001 |
|                         rdpp1_inst                                                                      |    <0.001 |
|                         rst_d1_inst                                                                     |    <0.001 |
|                         wrp_inst                                                                        |    <0.001 |
|                         wrpp1_inst                                                                      |    <0.001 |
|                         xpm_fifo_rst_inst                                                               |    <0.001 |
|                 I_XD_FIFO                                                                               |    <0.001 |
|                   NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO                                                       |    <0.001 |
|                     xpm_fifo_instance.xpm_fifo_sync_inst                                                |    <0.001 |
|                       xpm_fifo_base_inst                                                                |    <0.001 |
|                         gen_fwft.rdpp1_inst                                                             |    <0.001 |
|                         gen_sdpram.xpm_memory_base_inst                                                 |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5                                     |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_15_6_8                                     |    <0.001 |
|                         rdp_inst                                                                        |    <0.001 |
|                         rdpp1_inst                                                                      |    <0.001 |
|                         rst_d1_inst                                                                     |    <0.001 |
|                         wrp_inst                                                                        |    <0.001 |
|                         wrpp1_inst                                                                      |    <0.001 |
|                         xpm_fifo_rst_inst                                                               |    <0.001 |
|               GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC                                                     |     0.001 |
|               GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER                                                    |    <0.001 |
|                 GEN_INCLUDE_SCATTER.I_S2MM_SCATTER                                                      |    <0.001 |
|                   I_MSSAI_SKID_BUF                                                                      |    <0.001 |
|                   I_TSTRB_FIFO                                                                          |    <0.001 |
|                     USE_SRL_FIFO.I_SYNC_FIFO                                                            |    <0.001 |
|                       I_SRL_FIFO_RBU_F                                                                  |    <0.001 |
|                         CNTR_INCR_DECR_ADDN_F_I                                                         |    <0.001 |
|                         DYNSHREG_F_I                                                                    |    <0.001 |
|                   SLICE_INSERTION                                                                       |    <0.001 |
|                 I_DRE_CNTL_FIFO                                                                         |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                              |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                                    |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                           |    <0.001 |
|                       DYNSHREG_F_I                                                                      |    <0.001 |
|               I_ADDR_CNTL                                                                               |    <0.001 |
|                 GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO                                                          |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                              |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                                    |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                           |    <0.001 |
|                       DYNSHREG_F_I                                                                      |    <0.001 |
|               I_CMD_STATUS                                                                              |    <0.001 |
|                 GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                                      |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                              |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                                    |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                           |    <0.001 |
|                       DYNSHREG_F_I                                                                      |    <0.001 |
|                 I_CMD_FIFO                                                                              |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                              |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                                    |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                           |    <0.001 |
|                       DYNSHREG_F_I                                                                      |    <0.001 |
|               I_RESET                                                                                   |    <0.001 |
|               I_S2MM_MMAP_SKID_BUF                                                                      |    <0.001 |
|               I_WR_DATA_CNTL                                                                            |    <0.001 |
|                 GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO                                                     |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                              |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                                    |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                           |    <0.001 |
|                       DYNSHREG_F_I                                                                      |    <0.001 |
|               I_WR_STATUS_CNTLR                                                                         |    <0.001 |
|                 GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO                                         |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                              |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                                    |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                           |    <0.001 |
|                       DYNSHREG_F_I                                                                      |    <0.001 |
|                 I_WRESP_STATUS_FIFO                                                                     |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                              |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                                    |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                           |    <0.001 |
|                       DYNSHREG_F_I                                                                      |    <0.001 |
|           I_RST_MODULE                                                                                  |    <0.001 |
|             GEN_RESET_FOR_S2MM.RESET_I                                                                  |    <0.001 |
|               GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I                                                          |    <0.001 |
|               GEN_MIN_FOR_ASYNC.AXIS_IDLE_CDC_I                                                         |    <0.001 |
|               GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I                                                          |    <0.001 |
|               GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I                                                        |    <0.001 |
|               GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I                                                          |    <0.001 |
|               GEN_MIN_FOR_ASYNC.LITE_IDLE_CDC_I                                                         |    <0.001 |
|               GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I                                                          |    <0.001 |
|               GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I                                                        |    <0.001 |
|               GEN_RESET_FOR_ASYNC.AXIS_RESET_CDC_I                                                      |    <0.001 |
|               GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I                                                      |    <0.001 |
|       axi_vdma_memCopy                                                                                  |     0.015 |
|         U0                                                                                              |     0.015 |
|           AXI_LITE_REG_INTERFACE_I                                                                      |     0.002 |
|             GEN_AXI_LITE_IF.AXI_LITE_IF_I                                                               |     0.002 |
|               GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I                            |    <0.001 |
|               GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I                            |    <0.001 |
|             GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.S2MM_INTRPT_CROSSING_I                     |    <0.001 |
|           GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR                                                      |     0.001 |
|             I_CMDSTS                                                                                    |    <0.001 |
|             I_SM                                                                                        |    <0.001 |
|             I_STS_MNGR                                                                                  |    <0.001 |
|             VIDEO_GENLOCK_I                                                                             |    <0.001 |
|             VIDEO_REG_I                                                                                 |    <0.001 |
|               GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I                                      |    <0.001 |
|           GEN_SPRT_FOR_MM2S.MM2S_FSYNC_I                                                                |    <0.001 |
|           GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I                                                           |    <0.001 |
|             GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO                           |    <0.001 |
|               fg_inst                                                                                   |    <0.001 |
|                 inst_fifo_gen                                                                           |    <0.001 |
|                   gconvfifo.rf                                                                          |    <0.001 |
|                     grf.rf                                                                              |    <0.001 |
|                       gntv_or_sync_fifo.gl0.rd                                                          |    <0.001 |
|                         gr1.gr1_int.rfwft                                                               |    <0.001 |
|                         grss.rsts                                                                       |    <0.001 |
|                           c1                                                                            |    <0.001 |
|                           c2                                                                            |    <0.001 |
|                         rpntr                                                                           |    <0.001 |
|                       gntv_or_sync_fifo.gl0.wr                                                          |    <0.001 |
|                         gwss.wsts                                                                       |    <0.001 |
|                           c0                                                                            |    <0.001 |
|                           c1                                                                            |    <0.001 |
|                         wpntr                                                                           |    <0.001 |
|                       gntv_or_sync_fifo.mem                                                             |    <0.001 |
|                         gbm.gbmg.gbmgb.ngecc.bmg                                                        |    <0.001 |
|                           inst_blk_mem_gen                                                              |    <0.001 |
|                             gnbram.gnativebmg.native_blk_mem_gen                                        |    <0.001 |
|                               valid.cstr                                                                |    <0.001 |
|                                 ramloop[0].ram.r                                                        |    <0.001 |
|                                   prim_noinit.ram                                                       |    <0.001 |
|             GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID                                               |    <0.001 |
|           GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I                                                      |    <0.001 |
|             GEN_REG_DIRECT_MODE.REGDIRECT_I                                                             |    <0.001 |
|             I_DMA_REGISTER                                                                              |    <0.001 |
|             LITE_READ_MUX_I                                                                             |     0.000 |
|           GEN_SPRT_FOR_MM2S.MM2S_SOF_I                                                                  |    <0.001 |
|           GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF                                 |    <0.001 |
|           GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR                                                  |     0.001 |
|             I_CMDSTS                                                                                    |    <0.001 |
|             I_SM                                                                                        |    <0.001 |
|             I_STS_MNGR                                                                                  |    <0.001 |
|             VIDEO_GENLOCK_I                                                                             |    <0.001 |
|             VIDEO_REG_I                                                                                 |    <0.001 |
|               GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I                                      |    <0.001 |
|           GEN_SPRT_FOR_S2MM.S2MM_FSYNC_I                                                                |    <0.001 |
|           GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I                                                           |    <0.001 |
|             GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO |    <0.001 |
|               fg_inst                                                                                   |    <0.001 |
|                 inst_fifo_gen                                                                           |    <0.001 |
|                   gconvfifo.rf                                                                          |    <0.001 |
|                     grf.rf                                                                              |    <0.001 |
|                       gntv_or_sync_fifo.gl0.rd                                                          |    <0.001 |
|                         gr1.gr1_int.rfwft                                                               |    <0.001 |
|                         grss.rsts                                                                       |    <0.001 |
|                           c1                                                                            |    <0.001 |
|                           c2                                                                            |    <0.001 |
|                         rpntr                                                                           |    <0.001 |
|                       gntv_or_sync_fifo.gl0.wr                                                          |    <0.001 |
|                         gwss.wsts                                                                       |    <0.001 |
|                           c0                                                                            |    <0.001 |
|                           c1                                                                            |    <0.001 |
|                         wpntr                                                                           |    <0.001 |
|                       gntv_or_sync_fifo.mem                                                             |    <0.001 |
|                         gbm.gbmg.gbmgb.ngecc.bmg                                                        |    <0.001 |
|                           inst_blk_mem_gen                                                              |    <0.001 |
|                             gnbram.gnativebmg.native_blk_mem_gen                                        |    <0.001 |
|                               valid.cstr                                                                |    <0.001 |
|                                 ramloop[0].ram.r                                                        |    <0.001 |
|                                   prim_noinit.ram                                                       |    <0.001 |
|           GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I                                                      |    <0.001 |
|             GEN_REG_DIRECT_MODE.REGDIRECT_I                                                             |    <0.001 |
|             I_DMA_REGISTER                                                                              |    <0.001 |
|             LITE_READ_MUX_I                                                                             |     0.000 |
|           GEN_SPRT_FOR_S2MM.S2MM_SOF_I                                                                  |    <0.001 |
|           GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I                                                              |    <0.001 |
|           I_AXI_DMA_INTRPT                                                                              |    <0.001 |
|           I_PRMRY_DATAMOVER                                                                             |     0.008 |
|             GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER                                                           |     0.002 |
|               GEN_INCLUDE_MM2S_SF.I_RD_SF                                                               |    <0.001 |
|                 I_DATA_FIFO                                                                             |    <0.001 |
|                   BLK_MEM.I_SYNC_FIFOGEN_FIFO                                                           |    <0.001 |
|                     xpm_fifo_instance.xpm_fifo_sync_inst                                                |    <0.001 |
|                       xpm_fifo_base_inst                                                                |    <0.001 |
|                         gen_fwft.rdpp1_inst                                                             |    <0.001 |
|                         gen_sdpram.xpm_memory_base_inst                                                 |    <0.001 |
|                         rdp_inst                                                                        |    <0.001 |
|                         rdpp1_inst                                                                      |    <0.001 |
|                         rst_d1_inst                                                                     |    <0.001 |
|                         wrp_inst                                                                        |    <0.001 |
|                         wrpp1_inst                                                                      |    <0.001 |
|                         xpm_fifo_rst_inst                                                               |    <0.001 |
|                 OMIT_DRE_CNTL.I_DRE_CNTL_FIFO                                                           |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                              |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                                    |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                           |    <0.001 |
|                       DYNSHREG_F_I                                                                      |    <0.001 |
|               I_ADDR_CNTL                                                                               |    <0.001 |
|                 GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO                                                          |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                              |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                                    |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                           |    <0.001 |
|                       DYNSHREG_F_I                                                                      |    <0.001 |
|               I_CMD_STATUS                                                                              |    <0.001 |
|                 GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                                      |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                              |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                                    |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                           |    <0.001 |
|                       DYNSHREG_F_I                                                                      |    <0.001 |
|                 I_CMD_FIFO                                                                              |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                              |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                                    |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                           |    <0.001 |
|                       DYNSHREG_F_I                                                                      |    <0.001 |
|               I_MSTR_PCC                                                                                |    <0.001 |
|               I_RD_DATA_CNTL                                                                            |    <0.001 |
|                 GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO                                                     |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                              |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                                    |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                           |    <0.001 |
|                       DYNSHREG_F_I                                                                      |    <0.001 |
|               I_RD_STATUS_CNTLR                                                                         |    <0.001 |
|               I_RESET                                                                                   |    <0.001 |
|             GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER                                                           |     0.005 |
|               GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT                                                       |     0.002 |
|                 ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF                                                   |    <0.001 |
|                 I_DATA_FIFO                                                                             |    <0.001 |
|                   BLK_MEM.I_SYNC_FIFOGEN_FIFO                                                           |    <0.001 |
|                     xpm_fifo_instance.xpm_fifo_sync_inst                                                |    <0.001 |
|                       xpm_fifo_base_inst                                                                |    <0.001 |
|                         gen_sdpram.xpm_memory_base_inst                                                 |    <0.001 |
|                         rdp_inst                                                                        |    <0.001 |
|                         rdpp1_inst                                                                      |    <0.001 |
|                         rst_d1_inst                                                                     |    <0.001 |
|                         wrp_inst                                                                        |    <0.001 |
|                         wrpp1_inst                                                                      |    <0.001 |
|                         xpm_fifo_rst_inst                                                               |    <0.001 |
|                 I_XD_FIFO                                                                               |    <0.001 |
|                   NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO                                                       |    <0.001 |
|                     xpm_fifo_instance.xpm_fifo_sync_inst                                                |    <0.001 |
|                       xpm_fifo_base_inst                                                                |    <0.001 |
|                         gen_fwft.rdpp1_inst                                                             |    <0.001 |
|                         gen_sdpram.xpm_memory_base_inst                                                 |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5                                     |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_15_6_8                                     |    <0.001 |
|                         rdp_inst                                                                        |    <0.001 |
|                         rdpp1_inst                                                                      |    <0.001 |
|                         rst_d1_inst                                                                     |    <0.001 |
|                         wrp_inst                                                                        |    <0.001 |
|                         wrpp1_inst                                                                      |    <0.001 |
|                         xpm_fifo_rst_inst                                                               |    <0.001 |
|               GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC                                                     |     0.001 |
|               GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER                                                    |     0.001 |
|                 GEN_INCLUDE_SCATTER.I_S2MM_SCATTER                                                      |    <0.001 |
|                   I_MSSAI_SKID_BUF                                                                      |    <0.001 |
|                   I_TSTRB_FIFO                                                                          |    <0.001 |
|                     USE_SRL_FIFO.I_SYNC_FIFO                                                            |    <0.001 |
|                       I_SRL_FIFO_RBU_F                                                                  |    <0.001 |
|                         CNTR_INCR_DECR_ADDN_F_I                                                         |    <0.001 |
|                         DYNSHREG_F_I                                                                    |    <0.001 |
|                   SLICE_INSERTION                                                                       |    <0.001 |
|                 I_DRE_CNTL_FIFO                                                                         |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                              |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                                    |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                           |    <0.001 |
|                       DYNSHREG_F_I                                                                      |    <0.001 |
|               I_ADDR_CNTL                                                                               |    <0.001 |
|                 GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO                                                          |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                              |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                                    |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                           |    <0.001 |
|                       DYNSHREG_F_I                                                                      |    <0.001 |
|               I_CMD_STATUS                                                                              |    <0.001 |
|                 GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                                      |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                              |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                                    |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                           |    <0.001 |
|                       DYNSHREG_F_I                                                                      |    <0.001 |
|                 I_CMD_FIFO                                                                              |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                              |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                                    |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                           |    <0.001 |
|                       DYNSHREG_F_I                                                                      |    <0.001 |
|               I_RESET                                                                                   |    <0.001 |
|               I_S2MM_MMAP_SKID_BUF                                                                      |    <0.001 |
|               I_WR_DATA_CNTL                                                                            |    <0.001 |
|                 GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO                                                     |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                              |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                                    |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                           |    <0.001 |
|                       DYNSHREG_F_I                                                                      |    <0.001 |
|               I_WR_STATUS_CNTLR                                                                         |    <0.001 |
|                 GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO                                         |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                              |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                                    |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                           |    <0.001 |
|                       DYNSHREG_F_I                                                                      |    <0.001 |
|                 I_WRESP_STATUS_FIFO                                                                     |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                              |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                                    |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                           |    <0.001 |
|                       DYNSHREG_F_I                                                                      |    <0.001 |
|           I_RST_MODULE                                                                                  |    <0.001 |
|             GEN_RESET_FOR_MM2S.RESET_I                                                                  |    <0.001 |
|               GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I                                                          |    <0.001 |
|               GEN_MIN_FOR_ASYNC.AXIS_IDLE_CDC_I                                                         |    <0.001 |
|               GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I                                                          |    <0.001 |
|               GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I                                                        |    <0.001 |
|               GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I                                                          |    <0.001 |
|               GEN_MIN_FOR_ASYNC.LITE_IDLE_CDC_I                                                         |    <0.001 |
|               GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I                                                          |    <0.001 |
|               GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I                                                        |    <0.001 |
|               GEN_RESET_FOR_ASYNC.AXIS_RESET_CDC_I                                                      |    <0.001 |
|               GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I                                                      |    <0.001 |
|             GEN_RESET_FOR_S2MM.RESET_I                                                                  |    <0.001 |
|               GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I                                                          |    <0.001 |
|               GEN_MIN_FOR_ASYNC.AXIS_IDLE_CDC_I                                                         |    <0.001 |
|               GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I                                                          |    <0.001 |
|               GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I                                                        |    <0.001 |
|               GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I                                                          |    <0.001 |
|               GEN_MIN_FOR_ASYNC.LITE_IDLE_CDC_I                                                         |    <0.001 |
|               GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I                                                          |    <0.001 |
|               GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I                                                        |    <0.001 |
|               GEN_RESET_FOR_ASYNC.AXIS_RESET_CDC_I                                                      |    <0.001 |
|               GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I                                                      |    <0.001 |
|       axi_vdma_videoStream                                                                              |     0.011 |
|         U0                                                                                              |     0.011 |
|           AXI_LITE_REG_INTERFACE_I                                                                      |     0.001 |
|             GEN_AXI_LITE_IF.AXI_LITE_IF_I                                                               |     0.001 |
|               GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I                  |    <0.001 |
|           GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF                                 |    <0.001 |
|           GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR                                                  |     0.002 |
|             I_CMDSTS                                                                                    |    <0.001 |
|             I_SM                                                                                        |    <0.001 |
|             I_STS_MNGR                                                                                  |    <0.001 |
|             VIDEO_GENLOCK_I                                                                             |    <0.001 |
|               DYNAMIC_GENLOCK_FOR_MASTER.GENLOCK_MUX_I                                                  |    <0.001 |
|               DYNAMIC_GENLOCK_FOR_MASTER.GEN_FSTORES_GRTR_ONE.GREY_CODER_I                              |    <0.001 |
|             VIDEO_REG_I                                                                                 |    <0.001 |
|               GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I                                      |    <0.001 |
|           GEN_SPRT_FOR_S2MM.S2MM_FSYNC_I                                                                |    <0.001 |
|           GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I                                                           |    <0.001 |
|             GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO |    <0.001 |
|               fg_inst                                                                                   |    <0.001 |
|                 inst_fifo_gen                                                                           |    <0.001 |
|                   gconvfifo.rf                                                                          |    <0.001 |
|                     grf.rf                                                                              |    <0.001 |
|                       gntv_or_sync_fifo.gl0.rd                                                          |    <0.001 |
|                         gr1.gr1_int.rfwft                                                               |    <0.001 |
|                         grss.rsts                                                                       |    <0.001 |
|                           c1                                                                            |    <0.001 |
|                           c2                                                                            |    <0.001 |
|                         rpntr                                                                           |    <0.001 |
|                       gntv_or_sync_fifo.gl0.wr                                                          |    <0.001 |
|                         gwss.wsts                                                                       |    <0.001 |
|                           c0                                                                            |    <0.001 |
|                           c1                                                                            |    <0.001 |
|                         wpntr                                                                           |    <0.001 |
|                       gntv_or_sync_fifo.mem                                                             |    <0.001 |
|                         gbm.gbmg.gbmgb.ngecc.bmg                                                        |    <0.001 |
|                           inst_blk_mem_gen                                                              |    <0.001 |
|                             gnbram.gnativebmg.native_blk_mem_gen                                        |    <0.001 |
|                               valid.cstr                                                                |    <0.001 |
|                                 ramloop[0].ram.r                                                        |    <0.001 |
|                                   prim_noinit.ram                                                       |    <0.001 |
|           GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I                                                      |    <0.001 |
|             GEN_REG_DIRECT_MODE.REGDIRECT_I                                                             |    <0.001 |
|             I_DMA_REGISTER                                                                              |    <0.001 |
|             LITE_READ_MUX_I                                                                             |     0.000 |
|           GEN_SPRT_FOR_S2MM.S2MM_SOF_I                                                                  |    <0.001 |
|           GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I                                                              |    <0.001 |
|           I_AXI_DMA_INTRPT                                                                              |    <0.001 |
|           I_PRMRY_DATAMOVER                                                                             |     0.006 |
|             GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER                                                           |     0.006 |
|               GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT                                                       |     0.002 |
|                 ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF                                                   |    <0.001 |
|                 I_DATA_FIFO                                                                             |     0.001 |
|                   BLK_MEM.I_SYNC_FIFOGEN_FIFO                                                           |     0.001 |
|                     xpm_fifo_instance.xpm_fifo_sync_inst                                                |     0.001 |
|                       xpm_fifo_base_inst                                                                |     0.001 |
|                         gen_sdpram.xpm_memory_base_inst                                                 |    <0.001 |
|                         rdp_inst                                                                        |    <0.001 |
|                         rdpp1_inst                                                                      |    <0.001 |
|                         rst_d1_inst                                                                     |    <0.001 |
|                         wrp_inst                                                                        |    <0.001 |
|                         wrpp1_inst                                                                      |    <0.001 |
|                         xpm_fifo_rst_inst                                                               |    <0.001 |
|                 I_XD_FIFO                                                                               |    <0.001 |
|                   NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO                                                       |    <0.001 |
|                     xpm_fifo_instance.xpm_fifo_sync_inst                                                |    <0.001 |
|                       xpm_fifo_base_inst                                                                |    <0.001 |
|                         gen_fwft.rdpp1_inst                                                             |    <0.001 |
|                         gen_sdpram.xpm_memory_base_inst                                                 |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5                                     |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_15_6_8                                     |    <0.001 |
|                         rdp_inst                                                                        |    <0.001 |
|                         rdpp1_inst                                                                      |    <0.001 |
|                         rst_d1_inst                                                                     |    <0.001 |
|                         wrp_inst                                                                        |    <0.001 |
|                         wrpp1_inst                                                                      |    <0.001 |
|                         xpm_fifo_rst_inst                                                               |    <0.001 |
|               GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC                                                     |     0.001 |
|               GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER                                                    |    <0.001 |
|                 GEN_INCLUDE_SCATTER.I_S2MM_SCATTER                                                      |    <0.001 |
|                   I_MSSAI_SKID_BUF                                                                      |    <0.001 |
|                   I_TSTRB_FIFO                                                                          |    <0.001 |
|                     USE_SRL_FIFO.I_SYNC_FIFO                                                            |    <0.001 |
|                       I_SRL_FIFO_RBU_F                                                                  |    <0.001 |
|                         CNTR_INCR_DECR_ADDN_F_I                                                         |    <0.001 |
|                         DYNSHREG_F_I                                                                    |    <0.001 |
|                   SLICE_INSERTION                                                                       |    <0.001 |
|                 I_DRE_CNTL_FIFO                                                                         |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                              |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                                    |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                           |    <0.001 |
|                       DYNSHREG_F_I                                                                      |    <0.001 |
|               I_ADDR_CNTL                                                                               |    <0.001 |
|                 GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO                                                          |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                              |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                                    |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                           |    <0.001 |
|                       DYNSHREG_F_I                                                                      |    <0.001 |
|               I_CMD_STATUS                                                                              |    <0.001 |
|                 GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                                      |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                              |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                                    |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                           |    <0.001 |
|                       DYNSHREG_F_I                                                                      |    <0.001 |
|                 I_CMD_FIFO                                                                              |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                              |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                                    |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                           |    <0.001 |
|                       DYNSHREG_F_I                                                                      |    <0.001 |
|               I_RESET                                                                                   |    <0.001 |
|               I_S2MM_MMAP_SKID_BUF                                                                      |    <0.001 |
|               I_WR_DATA_CNTL                                                                            |    <0.001 |
|                 GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO                                                     |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                              |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                                    |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                           |    <0.001 |
|                       DYNSHREG_F_I                                                                      |    <0.001 |
|               I_WR_STATUS_CNTLR                                                                         |    <0.001 |
|                 GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO                                         |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                              |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                                    |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                           |    <0.001 |
|                       DYNSHREG_F_I                                                                      |    <0.001 |
|                 I_WRESP_STATUS_FIFO                                                                     |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                              |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                                    |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                           |    <0.001 |
|                       DYNSHREG_F_I                                                                      |    <0.001 |
|           I_RST_MODULE                                                                                  |    <0.001 |
|             GEN_RESET_FOR_S2MM.RESET_I                                                                  |    <0.001 |
|               GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I                                                          |    <0.001 |
|               GEN_MIN_FOR_ASYNC.AXIS_IDLE_CDC_I                                                         |    <0.001 |
|               GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I                                                          |    <0.001 |
|               GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I                                                        |    <0.001 |
|               GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I                                                          |    <0.001 |
|               GEN_MIN_FOR_ASYNC.LITE_IDLE_CDC_I                                                         |    <0.001 |
|               GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I                                                          |    <0.001 |
|               GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I                                                        |    <0.001 |
|               GEN_RESET_FOR_ASYNC.AXIS_RESET_CDC_I                                                      |    <0.001 |
|               GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I                                                      |    <0.001 |
|       clk_wiz_0                                                                                         |     0.122 |
|         inst                                                                                            |     0.122 |
|       processing_system7_0                                                                              |     1.288 |
|         inst                                                                                            |     1.288 |
|       processing_system7_0_axi_periph                                                                   |     0.005 |
|         s00_couplers                                                                                    |     0.004 |
|           auto_pc                                                                                       |     0.004 |
|             inst                                                                                        |     0.004 |
|               gen_axilite.gen_b2s_conv.axilite_b2s                                                      |     0.004 |
|                 RD.ar_channel_0                                                                         |    <0.001 |
|                   ar_cmd_fsm_0                                                                          |    <0.001 |
|                   cmd_translator_0                                                                      |    <0.001 |
|                     incr_cmd_0                                                                          |    <0.001 |
|                     wrap_cmd_0                                                                          |    <0.001 |
|                 RD.r_channel_0                                                                          |    <0.001 |
|                   rd_data_fifo_0                                                                        |    <0.001 |
|                   transaction_fifo_0                                                                    |    <0.001 |
|                 SI_REG                                                                                  |     0.001 |
|                   ar.ar_pipe                                                                            |    <0.001 |
|                   aw.aw_pipe                                                                            |    <0.001 |
|                   b.b_pipe                                                                              |    <0.001 |
|                   r.r_pipe                                                                              |    <0.001 |
|                 WR.aw_channel_0                                                                         |    <0.001 |
|                   aw_cmd_fsm_0                                                                          |    <0.001 |
|                   cmd_translator_0                                                                      |    <0.001 |
|                     incr_cmd_0                                                                          |    <0.001 |
|                     wrap_cmd_0                                                                          |    <0.001 |
|                 WR.b_channel_0                                                                          |    <0.001 |
|                   bid_fifo_0                                                                            |    <0.001 |
|                   bresp_fifo_0                                                                          |    <0.001 |
|         xbar                                                                                            |     0.001 |
|           inst                                                                                          |     0.001 |
|             gen_sasd.crossbar_sasd_0                                                                    |     0.001 |
|               addr_arbiter_inst                                                                         |    <0.001 |
|               gen_decerr.decerr_slave_inst                                                              |    <0.001 |
|               reg_slice_r                                                                               |    <0.001 |
|               splitter_ar                                                                               |    <0.001 |
|               splitter_aw                                                                               |    <0.001 |
|       rst_processing_system7_0_100M                                                                     |    <0.001 |
|         U0                                                                                              |    <0.001 |
|           EXT_LPF                                                                                       |    <0.001 |
|             ACTIVE_LOW_AUX.ACT_LO_AUX                                                                   |    <0.001 |
|             ACTIVE_LOW_EXT.ACT_LO_EXT                                                                   |    <0.001 |
|           SEQ                                                                                           |    <0.001 |
|             SEQ_COUNTER                                                                                 |    <0.001 |
|   isp_model_axis_i                                                                                      |     0.019 |
|     U_bayer2rgb                                                                                         |     0.002 |
|     U_rgb2gray                                                                                          |     0.002 |
|     dpc_axis_i                                                                                          |     0.007 |
|     gaus_filter_axis_i                                                                                  |     0.002 |
|     gaus_sharp_axis_i                                                                                   |     0.002 |
|     maxtri3x3_bayer2rgb                                                                                 |     0.001 |
|       line_buff_1                                                                                       |    <0.001 |
|         U0                                                                                              |    <0.001 |
|           inst_fifo_gen                                                                                 |    <0.001 |
|             gconvfifo.rf                                                                                |    <0.001 |
|               grf.rf                                                                                    |    <0.001 |
|                 gntv_or_sync_fifo.gl0.rd                                                                |    <0.001 |
|                   grss.rsts                                                                             |    <0.001 |
|                     c1                                                                                  |    <0.001 |
|                     c2                                                                                  |    <0.001 |
|                   rpntr                                                                                 |    <0.001 |
|                 gntv_or_sync_fifo.gl0.wr                                                                |    <0.001 |
|                   gwss.wsts                                                                             |    <0.001 |
|                     c0                                                                                  |    <0.001 |
|                     c1                                                                                  |    <0.001 |
|                   wpntr                                                                                 |    <0.001 |
|                 gntv_or_sync_fifo.mem                                                                   |    <0.001 |
|                   gbm.gbmg.gbmga.ngecc.bmg                                                              |    <0.001 |
|                     inst_blk_mem_gen                                                                    |    <0.001 |
|                       gnbram.gnativebmg.native_blk_mem_gen                                              |    <0.001 |
|                         valid.cstr                                                                      |    <0.001 |
|                           ramloop[0].ram.r                                                              |    <0.001 |
|                             prim_noinit.ram                                                             |    <0.001 |
|                           ramloop[1].ram.r                                                              |    <0.001 |
|                             prim_noinit.ram                                                             |    <0.001 |
|       line_buff_2                                                                                       |    <0.001 |
|         U0                                                                                              |    <0.001 |
|           inst_fifo_gen                                                                                 |    <0.001 |
|             gconvfifo.rf                                                                                |    <0.001 |
|               grf.rf                                                                                    |    <0.001 |
|                 gntv_or_sync_fifo.gl0.rd                                                                |    <0.001 |
|                   grss.rsts                                                                             |    <0.001 |
|                     c1                                                                                  |    <0.001 |
|                     c2                                                                                  |    <0.001 |
|                   rpntr                                                                                 |    <0.001 |
|                 gntv_or_sync_fifo.gl0.wr                                                                |    <0.001 |
|                   gwss.wsts                                                                             |    <0.001 |
|                     c0                                                                                  |    <0.001 |
|                     c1                                                                                  |    <0.001 |
|                   wpntr                                                                                 |    <0.001 |
|                 gntv_or_sync_fifo.mem                                                                   |    <0.001 |
|                   gbm.gbmg.gbmga.ngecc.bmg                                                              |    <0.001 |
|                     inst_blk_mem_gen                                                                    |    <0.001 |
|                       gnbram.gnativebmg.native_blk_mem_gen                                              |    <0.001 |
|                         valid.cstr                                                                      |    <0.001 |
|                           ramloop[0].ram.r                                                              |    <0.001 |
|                             prim_noinit.ram                                                             |    <0.001 |
|                           ramloop[1].ram.r                                                              |    <0.001 |
|                             prim_noinit.ram                                                             |    <0.001 |
|     maxtri3x3_dpc_i                                                                                     |     0.002 |
|       line_buff_1                                                                                       |    <0.001 |
|         U0                                                                                              |    <0.001 |
|           inst_fifo_gen                                                                                 |    <0.001 |
|             gconvfifo.rf                                                                                |    <0.001 |
|               grf.rf                                                                                    |    <0.001 |
|                 gntv_or_sync_fifo.gl0.rd                                                                |    <0.001 |
|                   grss.rsts                                                                             |    <0.001 |
|                     c1                                                                                  |    <0.001 |
|                     c2                                                                                  |    <0.001 |
|                   rpntr                                                                                 |    <0.001 |
|                 gntv_or_sync_fifo.gl0.wr                                                                |    <0.001 |
|                   gwss.wsts                                                                             |    <0.001 |
|                     c0                                                                                  |    <0.001 |
|                     c1                                                                                  |    <0.001 |
|                   wpntr                                                                                 |    <0.001 |
|                 gntv_or_sync_fifo.mem                                                                   |    <0.001 |
|                   gbm.gbmg.gbmga.ngecc.bmg                                                              |    <0.001 |
|                     inst_blk_mem_gen                                                                    |    <0.001 |
|                       gnbram.gnativebmg.native_blk_mem_gen                                              |    <0.001 |
|                         valid.cstr                                                                      |    <0.001 |
|                           ramloop[0].ram.r                                                              |    <0.001 |
|                             prim_noinit.ram                                                             |    <0.001 |
|                           ramloop[1].ram.r                                                              |    <0.001 |
|                             prim_noinit.ram                                                             |    <0.001 |
|       line_buff_2                                                                                       |    <0.001 |
|         U0                                                                                              |    <0.001 |
|           inst_fifo_gen                                                                                 |    <0.001 |
|             gconvfifo.rf                                                                                |    <0.001 |
|               grf.rf                                                                                    |    <0.001 |
|                 gntv_or_sync_fifo.gl0.rd                                                                |    <0.001 |
|                   grss.rsts                                                                             |    <0.001 |
|                     c1                                                                                  |    <0.001 |
|                     c2                                                                                  |    <0.001 |
|                   rpntr                                                                                 |    <0.001 |
|                 gntv_or_sync_fifo.gl0.wr                                                                |    <0.001 |
|                   gwss.wsts                                                                             |    <0.001 |
|                     c0                                                                                  |    <0.001 |
|                     c1                                                                                  |    <0.001 |
|                   wpntr                                                                                 |    <0.001 |
|                 gntv_or_sync_fifo.mem                                                                   |    <0.001 |
|                   gbm.gbmg.gbmga.ngecc.bmg                                                              |    <0.001 |
|                     inst_blk_mem_gen                                                                    |    <0.001 |
|                       gnbram.gnativebmg.native_blk_mem_gen                                              |    <0.001 |
|                         valid.cstr                                                                      |    <0.001 |
|                           ramloop[0].ram.r                                                              |    <0.001 |
|                             prim_noinit.ram                                                             |    <0.001 |
|                           ramloop[1].ram.r                                                              |    <0.001 |
|                             prim_noinit.ram                                                             |    <0.001 |
|     maxtri3x3_gaus_i                                                                                    |     0.001 |
|       line_buff_1                                                                                       |    <0.001 |
|         U0                                                                                              |    <0.001 |
|           inst_fifo_gen                                                                                 |    <0.001 |
|             gconvfifo.rf                                                                                |    <0.001 |
|               grf.rf                                                                                    |    <0.001 |
|                 gntv_or_sync_fifo.gl0.rd                                                                |    <0.001 |
|                   grss.rsts                                                                             |    <0.001 |
|                     c1                                                                                  |    <0.001 |
|                     c2                                                                                  |    <0.001 |
|                   rpntr                                                                                 |    <0.001 |
|                 gntv_or_sync_fifo.gl0.wr                                                                |    <0.001 |
|                   gwss.wsts                                                                             |    <0.001 |
|                     c0                                                                                  |    <0.001 |
|                     c1                                                                                  |    <0.001 |
|                   wpntr                                                                                 |    <0.001 |
|                 gntv_or_sync_fifo.mem                                                                   |    <0.001 |
|                   gbm.gbmg.gbmga.ngecc.bmg                                                              |    <0.001 |
|                     inst_blk_mem_gen                                                                    |    <0.001 |
|                       gnbram.gnativebmg.native_blk_mem_gen                                              |    <0.001 |
|                         valid.cstr                                                                      |    <0.001 |
|                           ramloop[0].ram.r                                                              |    <0.001 |
|                             prim_noinit.ram                                                             |    <0.001 |
|                           ramloop[1].ram.r                                                              |    <0.001 |
|                             prim_noinit.ram                                                             |    <0.001 |
|       line_buff_2                                                                                       |    <0.001 |
|         U0                                                                                              |    <0.001 |
|           inst_fifo_gen                                                                                 |    <0.001 |
|             gconvfifo.rf                                                                                |    <0.001 |
|               grf.rf                                                                                    |    <0.001 |
|                 gntv_or_sync_fifo.gl0.rd                                                                |    <0.001 |
|                   grss.rsts                                                                             |    <0.001 |
|                     c1                                                                                  |    <0.001 |
|                     c2                                                                                  |    <0.001 |
|                   rpntr                                                                                 |    <0.001 |
|                 gntv_or_sync_fifo.gl0.wr                                                                |    <0.001 |
|                   gwss.wsts                                                                             |    <0.001 |
|                     c0                                                                                  |    <0.001 |
|                     c1                                                                                  |    <0.001 |
|                   wpntr                                                                                 |    <0.001 |
|                 gntv_or_sync_fifo.mem                                                                   |    <0.001 |
|                   gbm.gbmg.gbmga.ngecc.bmg                                                              |    <0.001 |
|                     inst_blk_mem_gen                                                                    |    <0.001 |
|                       gnbram.gnativebmg.native_blk_mem_gen                                              |    <0.001 |
|                         valid.cstr                                                                      |    <0.001 |
|                           ramloop[0].ram.r                                                              |    <0.001 |
|                             prim_noinit.ram                                                             |    <0.001 |
|                           ramloop[1].ram.r                                                              |    <0.001 |
|                             prim_noinit.ram                                                             |    <0.001 |
|   opencv_model_i                                                                                        |     0.077 |
|     sobel_axis_i                                                                                        |     0.076 |
|       maxtri7x7_shift_i                                                                                 |     0.005 |
|         line_buff_1                                                                                     |    <0.001 |
|           U0                                                                                            |    <0.001 |
|             inst_fifo_gen                                                                               |    <0.001 |
|               gconvfifo.rf                                                                              |    <0.001 |
|                 grf.rf                                                                                  |    <0.001 |
|                   gntv_or_sync_fifo.gl0.rd                                                              |    <0.001 |
|                     grss.rsts                                                                           |    <0.001 |
|                       c1                                                                                |    <0.001 |
|                       c2                                                                                |    <0.001 |
|                     rpntr                                                                               |    <0.001 |
|                   gntv_or_sync_fifo.gl0.wr                                                              |    <0.001 |
|                     gwss.wsts                                                                           |    <0.001 |
|                       c0                                                                                |    <0.001 |
|                       c1                                                                                |    <0.001 |
|                     wpntr                                                                               |    <0.001 |
|                   gntv_or_sync_fifo.mem                                                                 |    <0.001 |
|                     gbm.gbmg.gbmga.ngecc.bmg                                                            |    <0.001 |
|                       inst_blk_mem_gen                                                                  |    <0.001 |
|                         gnbram.gnativebmg.native_blk_mem_gen                                            |    <0.001 |
|                           valid.cstr                                                                    |    <0.001 |
|                             ramloop[0].ram.r                                                            |    <0.001 |
|                               prim_noinit.ram                                                           |    <0.001 |
|                             ramloop[1].ram.r                                                            |    <0.001 |
|                               prim_noinit.ram                                                           |    <0.001 |
|         line_buff_2                                                                                     |    <0.001 |
|           U0                                                                                            |    <0.001 |
|             inst_fifo_gen                                                                               |    <0.001 |
|               gconvfifo.rf                                                                              |    <0.001 |
|                 grf.rf                                                                                  |    <0.001 |
|                   gntv_or_sync_fifo.gl0.rd                                                              |    <0.001 |
|                     grss.rsts                                                                           |    <0.001 |
|                       c1                                                                                |    <0.001 |
|                       c2                                                                                |    <0.001 |
|                     rpntr                                                                               |    <0.001 |
|                   gntv_or_sync_fifo.gl0.wr                                                              |    <0.001 |
|                     gwss.wsts                                                                           |    <0.001 |
|                       c0                                                                                |    <0.001 |
|                       c1                                                                                |    <0.001 |
|                     wpntr                                                                               |    <0.001 |
|                   gntv_or_sync_fifo.mem                                                                 |    <0.001 |
|                     gbm.gbmg.gbmga.ngecc.bmg                                                            |    <0.001 |
|                       inst_blk_mem_gen                                                                  |    <0.001 |
|                         gnbram.gnativebmg.native_blk_mem_gen                                            |    <0.001 |
|                           valid.cstr                                                                    |    <0.001 |
|                             ramloop[0].ram.r                                                            |    <0.001 |
|                               prim_noinit.ram                                                           |    <0.001 |
|                             ramloop[1].ram.r                                                            |    <0.001 |
|                               prim_noinit.ram                                                           |    <0.001 |
|         line_buff_3                                                                                     |    <0.001 |
|           U0                                                                                            |    <0.001 |
|             inst_fifo_gen                                                                               |    <0.001 |
|               gconvfifo.rf                                                                              |    <0.001 |
|                 grf.rf                                                                                  |    <0.001 |
|                   gntv_or_sync_fifo.gl0.rd                                                              |    <0.001 |
|                     grss.rsts                                                                           |    <0.001 |
|                       c1                                                                                |    <0.001 |
|                       c2                                                                                |    <0.001 |
|                     rpntr                                                                               |    <0.001 |
|                   gntv_or_sync_fifo.gl0.wr                                                              |    <0.001 |
|                     gwss.wsts                                                                           |    <0.001 |
|                       c0                                                                                |    <0.001 |
|                       c1                                                                                |    <0.001 |
|                     wpntr                                                                               |    <0.001 |
|                   gntv_or_sync_fifo.mem                                                                 |    <0.001 |
|                     gbm.gbmg.gbmga.ngecc.bmg                                                            |    <0.001 |
|                       inst_blk_mem_gen                                                                  |    <0.001 |
|                         gnbram.gnativebmg.native_blk_mem_gen                                            |    <0.001 |
|                           valid.cstr                                                                    |    <0.001 |
|                             ramloop[0].ram.r                                                            |    <0.001 |
|                               prim_noinit.ram                                                           |    <0.001 |
|                             ramloop[1].ram.r                                                            |    <0.001 |
|                               prim_noinit.ram                                                           |    <0.001 |
|         line_buff_4                                                                                     |    <0.001 |
|           U0                                                                                            |    <0.001 |
|             inst_fifo_gen                                                                               |    <0.001 |
|               gconvfifo.rf                                                                              |    <0.001 |
|                 grf.rf                                                                                  |    <0.001 |
|                   gntv_or_sync_fifo.gl0.rd                                                              |    <0.001 |
|                     grss.rsts                                                                           |    <0.001 |
|                       c1                                                                                |    <0.001 |
|                       c2                                                                                |    <0.001 |
|                     rpntr                                                                               |    <0.001 |
|                   gntv_or_sync_fifo.gl0.wr                                                              |    <0.001 |
|                     gwss.wsts                                                                           |    <0.001 |
|                       c0                                                                                |    <0.001 |
|                       c1                                                                                |    <0.001 |
|                     wpntr                                                                               |    <0.001 |
|                   gntv_or_sync_fifo.mem                                                                 |    <0.001 |
|                     gbm.gbmg.gbmga.ngecc.bmg                                                            |    <0.001 |
|                       inst_blk_mem_gen                                                                  |    <0.001 |
|                         gnbram.gnativebmg.native_blk_mem_gen                                            |    <0.001 |
|                           valid.cstr                                                                    |    <0.001 |
|                             ramloop[0].ram.r                                                            |    <0.001 |
|                               prim_noinit.ram                                                           |    <0.001 |
|                             ramloop[1].ram.r                                                            |    <0.001 |
|                               prim_noinit.ram                                                           |    <0.001 |
|         line_buff_5                                                                                     |    <0.001 |
|           U0                                                                                            |    <0.001 |
|             inst_fifo_gen                                                                               |    <0.001 |
|               gconvfifo.rf                                                                              |    <0.001 |
|                 grf.rf                                                                                  |    <0.001 |
|                   gntv_or_sync_fifo.gl0.rd                                                              |    <0.001 |
|                     grss.rsts                                                                           |    <0.001 |
|                       c1                                                                                |    <0.001 |
|                       c2                                                                                |    <0.001 |
|                     rpntr                                                                               |    <0.001 |
|                   gntv_or_sync_fifo.gl0.wr                                                              |    <0.001 |
|                     gwss.wsts                                                                           |    <0.001 |
|                       c0                                                                                |    <0.001 |
|                       c1                                                                                |    <0.001 |
|                     wpntr                                                                               |    <0.001 |
|                   gntv_or_sync_fifo.mem                                                                 |    <0.001 |
|                     gbm.gbmg.gbmga.ngecc.bmg                                                            |    <0.001 |
|                       inst_blk_mem_gen                                                                  |    <0.001 |
|                         gnbram.gnativebmg.native_blk_mem_gen                                            |    <0.001 |
|                           valid.cstr                                                                    |    <0.001 |
|                             ramloop[0].ram.r                                                            |    <0.001 |
|                               prim_noinit.ram                                                           |    <0.001 |
|                             ramloop[1].ram.r                                                            |    <0.001 |
|                               prim_noinit.ram                                                           |    <0.001 |
|         line_buff_6                                                                                     |    <0.001 |
|           U0                                                                                            |    <0.001 |
|             inst_fifo_gen                                                                               |    <0.001 |
|               gconvfifo.rf                                                                              |    <0.001 |
|                 grf.rf                                                                                  |    <0.001 |
|                   gntv_or_sync_fifo.gl0.rd                                                              |    <0.001 |
|                     grss.rsts                                                                           |    <0.001 |
|                       c1                                                                                |    <0.001 |
|                       c2                                                                                |    <0.001 |
|                     rpntr                                                                               |    <0.001 |
|                   gntv_or_sync_fifo.gl0.wr                                                              |    <0.001 |
|                     gwss.wsts                                                                           |    <0.001 |
|                       c0                                                                                |    <0.001 |
|                       c1                                                                                |    <0.001 |
|                     wpntr                                                                               |    <0.001 |
|                   gntv_or_sync_fifo.mem                                                                 |    <0.001 |
|                     gbm.gbmg.gbmga.ngecc.bmg                                                            |    <0.001 |
|                       inst_blk_mem_gen                                                                  |    <0.001 |
|                         gnbram.gnativebmg.native_blk_mem_gen                                            |    <0.001 |
|                           valid.cstr                                                                    |    <0.001 |
|                             ramloop[0].ram.r                                                            |    <0.001 |
|                               prim_noinit.ram                                                           |    <0.001 |
|                             ramloop[1].ram.r                                                            |    <0.001 |
|                               prim_noinit.ram                                                           |    <0.001 |
|       sobel3x3_algorithm_i                                                                              |     0.004 |
|       sobel5x5_algorithm_i                                                                              |     0.016 |
|       sobel7x7_algorithm_i                                                                              |     0.052 |
|   vcap_i                                                                                                |    <0.001 |
+---------------------------------------------------------------------------------------------------------+-----------+


