// Seed: 242477455
`define pp_9 0
`define pp_10 0
`define pp_11 0
`define pp_12 0
`define pp_13 0
`define pp_14 0
`timescale 1 ps / 1ps `timescale 1ps / 1ps `timescale 1ps / 1ps
module module_0 (
    input id_0,
    input id_1,
    input logic id_2,
    input logic id_3,
    input logic sample,
    input id_5,
    output logic id_6,
    input id_7,
    input id_8
);
  logic id_9 = id_7;
  logic id_10;
  type_17 id_11 (
      .id_0(id_5),
      .id_1(1),
      .id_2(1),
      .id_3(1),
      .id_4(id_0),
      .id_5(1'd0)
  );
  assign id_6 = 1'h0;
endmodule
