{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.0 Build 215 05/29/2008 SJ Full Version " "Info: Version 8.0 Build 215 05/29/2008 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 26 14:44:22 2017 " "Info: Processing started: Thu Jan 26 14:44:22 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off SoftCpu -c SoftCpu --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off SoftCpu -c SoftCpu --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "SoftCpu.tdf" "" { Text "D:/Projects/Quartus/Projects/SoftCpu/SoftCpu.tdf" 40 2 0 } } { "d:/projects/quartus/80/80/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/projects/quartus/80/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clock memory rom32:rom\|altsyncram:altsyncram_component\|altsyncram_1371:auto_generated\|q_a\[27\] memory ram8:ram\|altsyncram:altsyncram_component\|altsyncram_gra1:auto_generated\|ram_block1a0~porta_address_reg7 109.49 MHz 9.133 ns Internal " "Info: Clock \"clock\" has Internal fmax of 109.49 MHz between source memory \"rom32:rom\|altsyncram:altsyncram_component\|altsyncram_1371:auto_generated\|q_a\[27\]\" and destination memory \"ram8:ram\|altsyncram:altsyncram_component\|altsyncram_gra1:auto_generated\|ram_block1a0~porta_address_reg7\" (period= 9.133 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.880 ns + Longest memory memory " "Info: + Longest memory to memory delay is 8.880 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.098 ns) 0.098 ns rom32:rom\|altsyncram:altsyncram_component\|altsyncram_1371:auto_generated\|q_a\[27\] 1 MEM M4K_X41_Y13 9 " "Info: 1: + IC(0.000 ns) + CELL(0.098 ns) = 0.098 ns; Loc. = M4K_X41_Y13; Fanout = 9; MEM Node = 'rom32:rom\|altsyncram:altsyncram_component\|altsyncram_1371:auto_generated\|q_a\[27\]'" {  } { { "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { rom32:rom|altsyncram:altsyncram_component|altsyncram_1371:auto_generated|q_a[27] } "NODE_NAME" } } { "db/altsyncram_1371.tdf" "" { Text "D:/Projects/Quartus/Projects/SoftCpu/db/altsyncram_1371.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.432 ns) + CELL(0.455 ns) 1.985 ns write_acum_en~240 2 COMB LCCOMB_X30_Y13_N14 6 " "Info: 2: + IC(1.432 ns) + CELL(0.455 ns) = 1.985 ns; Loc. = LCCOMB_X30_Y13_N14; Fanout = 6; COMB Node = 'write_acum_en~240'" {  } { { "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.887 ns" { rom32:rom|altsyncram:altsyncram_component|altsyncram_1371:auto_generated|q_a[27] write_acum_en~240 } "NODE_NAME" } } { "SoftCpu.tdf" "" { Text "D:/Projects/Quartus/Projects/SoftCpu/SoftCpu.tdf" 170 4 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.893 ns) + CELL(0.178 ns) 3.056 ns _~9625 3 COMB LCCOMB_X29_Y13_N16 4 " "Info: 3: + IC(0.893 ns) + CELL(0.178 ns) = 3.056 ns; Loc. = LCCOMB_X29_Y13_N16; Fanout = 4; COMB Node = '_~9625'" {  } { { "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.071 ns" { write_acum_en~240 _~9625 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.554 ns) + CELL(0.178 ns) 3.788 ns _~9643 4 COMB LCCOMB_X29_Y13_N28 1 " "Info: 4: + IC(0.554 ns) + CELL(0.178 ns) = 3.788 ns; Loc. = LCCOMB_X29_Y13_N28; Fanout = 1; COMB Node = '_~9643'" {  } { { "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.732 ns" { _~9625 _~9643 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.818 ns) + CELL(0.278 ns) 4.884 ns buf1\[0\]~251 5 COMB LCCOMB_X30_Y13_N22 17 " "Info: 5: + IC(0.818 ns) + CELL(0.278 ns) = 4.884 ns; Loc. = LCCOMB_X30_Y13_N22; Fanout = 17; COMB Node = 'buf1\[0\]~251'" {  } { { "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.096 ns" { _~9643 buf1[0]~251 } "NODE_NAME" } } { "SoftCpu.tdf" "" { Text "D:/Projects/Quartus/Projects/SoftCpu/SoftCpu.tdf" 66 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.551 ns) + CELL(0.278 ns) 5.713 ns _~9644 6 COMB LCCOMB_X30_Y13_N8 8 " "Info: 6: + IC(0.551 ns) + CELL(0.278 ns) = 5.713 ns; Loc. = LCCOMB_X30_Y13_N8; Fanout = 8; COMB Node = '_~9644'" {  } { { "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.829 ns" { buf1[0]~251 _~9644 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.845 ns) + CELL(0.319 ns) 6.877 ns _~9680 7 COMB LCCOMB_X33_Y13_N4 1 " "Info: 7: + IC(0.845 ns) + CELL(0.319 ns) = 6.877 ns; Loc. = LCCOMB_X33_Y13_N4; Fanout = 1; COMB Node = '_~9680'" {  } { { "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.164 ns" { _~9644 _~9680 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.844 ns) + CELL(0.159 ns) 8.880 ns ram8:ram\|altsyncram:altsyncram_component\|altsyncram_gra1:auto_generated\|ram_block1a0~porta_address_reg7 8 MEM M4K_X41_Y15 8 " "Info: 8: + IC(1.844 ns) + CELL(0.159 ns) = 8.880 ns; Loc. = M4K_X41_Y15; Fanout = 8; MEM Node = 'ram8:ram\|altsyncram:altsyncram_component\|altsyncram_gra1:auto_generated\|ram_block1a0~porta_address_reg7'" {  } { { "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.003 ns" { _~9680 ram8:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg7 } "NODE_NAME" } } { "db/altsyncram_gra1.tdf" "" { Text "D:/Projects/Quartus/Projects/SoftCpu/db/altsyncram_gra1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.943 ns ( 21.88 % ) " "Info: Total cell delay = 1.943 ns ( 21.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.937 ns ( 78.12 % ) " "Info: Total interconnect delay = 6.937 ns ( 78.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" "8.880 ns" { rom32:rom|altsyncram:altsyncram_component|altsyncram_1371:auto_generated|q_a[27] write_acum_en~240 _~9625 _~9643 buf1[0]~251 _~9644 _~9680 ram8:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg7 } "NODE_NAME" } } { "d:/projects/quartus/80/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/projects/quartus/80/80/quartus/bin/Technology_Viewer.qrui" "8.880 ns" { rom32:rom|altsyncram:altsyncram_component|altsyncram_1371:auto_generated|q_a[27] {} write_acum_en~240 {} _~9625 {} _~9643 {} buf1[0]~251 {} _~9644 {} _~9680 {} ram8:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg7 {} } { 0.000ns 1.432ns 0.893ns 0.554ns 0.818ns 0.551ns 0.845ns 1.844ns } { 0.098ns 0.455ns 0.178ns 0.178ns 0.278ns 0.278ns 0.319ns 0.159ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.021 ns - Smallest " "Info: - Smallest clock skew is 0.021 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.912 ns + Shortest memory " "Info: + Shortest clock path from clock \"clock\" to destination memory is 2.912 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.996 ns) 0.996 ns clock 1 CLK PIN_J2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.996 ns) = 0.996 ns; Loc. = PIN_J2; Fanout = 1; CLK Node = 'clock'" {  } { { "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "SoftCpu.tdf" "" { Text "D:/Projects/Quartus/Projects/SoftCpu/SoftCpu.tdf" 40 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.234 ns clock~clkctrl 2 COMB CLKCTRL_G3 142 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.234 ns; Loc. = CLKCTRL_G3; Fanout = 142; COMB Node = 'clock~clkctrl'" {  } { { "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clock clock~clkctrl } "NODE_NAME" } } { "SoftCpu.tdf" "" { Text "D:/Projects/Quartus/Projects/SoftCpu/SoftCpu.tdf" 40 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.931 ns) + CELL(0.747 ns) 2.912 ns ram8:ram\|altsyncram:altsyncram_component\|altsyncram_gra1:auto_generated\|ram_block1a0~porta_address_reg7 3 MEM M4K_X41_Y15 8 " "Info: 3: + IC(0.931 ns) + CELL(0.747 ns) = 2.912 ns; Loc. = M4K_X41_Y15; Fanout = 8; MEM Node = 'ram8:ram\|altsyncram:altsyncram_component\|altsyncram_gra1:auto_generated\|ram_block1a0~porta_address_reg7'" {  } { { "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.678 ns" { clock~clkctrl ram8:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg7 } "NODE_NAME" } } { "db/altsyncram_gra1.tdf" "" { Text "D:/Projects/Quartus/Projects/SoftCpu/db/altsyncram_gra1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.743 ns ( 59.86 % ) " "Info: Total cell delay = 1.743 ns ( 59.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.169 ns ( 40.14 % ) " "Info: Total interconnect delay = 1.169 ns ( 40.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.912 ns" { clock clock~clkctrl ram8:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg7 } "NODE_NAME" } } { "d:/projects/quartus/80/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/projects/quartus/80/80/quartus/bin/Technology_Viewer.qrui" "2.912 ns" { clock {} clock~combout {} clock~clkctrl {} ram8:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg7 {} } { 0.000ns 0.000ns 0.238ns 0.931ns } { 0.000ns 0.996ns 0.000ns 0.747ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.891 ns - Longest memory " "Info: - Longest clock path from clock \"clock\" to source memory is 2.891 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.996 ns) 0.996 ns clock 1 CLK PIN_J2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.996 ns) = 0.996 ns; Loc. = PIN_J2; Fanout = 1; CLK Node = 'clock'" {  } { { "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "SoftCpu.tdf" "" { Text "D:/Projects/Quartus/Projects/SoftCpu/SoftCpu.tdf" 40 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.234 ns clock~clkctrl 2 COMB CLKCTRL_G3 142 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.234 ns; Loc. = CLKCTRL_G3; Fanout = 142; COMB Node = 'clock~clkctrl'" {  } { { "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clock clock~clkctrl } "NODE_NAME" } } { "SoftCpu.tdf" "" { Text "D:/Projects/Quartus/Projects/SoftCpu/SoftCpu.tdf" 40 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.933 ns) + CELL(0.724 ns) 2.891 ns rom32:rom\|altsyncram:altsyncram_component\|altsyncram_1371:auto_generated\|q_a\[27\] 3 MEM M4K_X41_Y13 9 " "Info: 3: + IC(0.933 ns) + CELL(0.724 ns) = 2.891 ns; Loc. = M4K_X41_Y13; Fanout = 9; MEM Node = 'rom32:rom\|altsyncram:altsyncram_component\|altsyncram_1371:auto_generated\|q_a\[27\]'" {  } { { "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.657 ns" { clock~clkctrl rom32:rom|altsyncram:altsyncram_component|altsyncram_1371:auto_generated|q_a[27] } "NODE_NAME" } } { "db/altsyncram_1371.tdf" "" { Text "D:/Projects/Quartus/Projects/SoftCpu/db/altsyncram_1371.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.720 ns ( 59.49 % ) " "Info: Total cell delay = 1.720 ns ( 59.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.171 ns ( 40.51 % ) " "Info: Total interconnect delay = 1.171 ns ( 40.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.891 ns" { clock clock~clkctrl rom32:rom|altsyncram:altsyncram_component|altsyncram_1371:auto_generated|q_a[27] } "NODE_NAME" } } { "d:/projects/quartus/80/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/projects/quartus/80/80/quartus/bin/Technology_Viewer.qrui" "2.891 ns" { clock {} clock~combout {} clock~clkctrl {} rom32:rom|altsyncram:altsyncram_component|altsyncram_1371:auto_generated|q_a[27] {} } { 0.000ns 0.000ns 0.238ns 0.933ns } { 0.000ns 0.996ns 0.000ns 0.724ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.912 ns" { clock clock~clkctrl ram8:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg7 } "NODE_NAME" } } { "d:/projects/quartus/80/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/projects/quartus/80/80/quartus/bin/Technology_Viewer.qrui" "2.912 ns" { clock {} clock~combout {} clock~clkctrl {} ram8:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg7 {} } { 0.000ns 0.000ns 0.238ns 0.931ns } { 0.000ns 0.996ns 0.000ns 0.747ns } "" } } { "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.891 ns" { clock clock~clkctrl rom32:rom|altsyncram:altsyncram_component|altsyncram_1371:auto_generated|q_a[27] } "NODE_NAME" } } { "d:/projects/quartus/80/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/projects/quartus/80/80/quartus/bin/Technology_Viewer.qrui" "2.891 ns" { clock {} clock~combout {} clock~clkctrl {} rom32:rom|altsyncram:altsyncram_component|altsyncram_1371:auto_generated|q_a[27] {} } { 0.000ns 0.000ns 0.238ns 0.933ns } { 0.000ns 0.996ns 0.000ns 0.724ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.234 ns + " "Info: + Micro clock to output delay of source is 0.234 ns" {  } { { "db/altsyncram_1371.tdf" "" { Text "D:/Projects/Quartus/Projects/SoftCpu/db/altsyncram_1371.tdf" 31 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.040 ns + " "Info: + Micro setup delay of destination is 0.040 ns" {  } { { "db/altsyncram_gra1.tdf" "" { Text "D:/Projects/Quartus/Projects/SoftCpu/db/altsyncram_gra1.tdf" 36 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" "8.880 ns" { rom32:rom|altsyncram:altsyncram_component|altsyncram_1371:auto_generated|q_a[27] write_acum_en~240 _~9625 _~9643 buf1[0]~251 _~9644 _~9680 ram8:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg7 } "NODE_NAME" } } { "d:/projects/quartus/80/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/projects/quartus/80/80/quartus/bin/Technology_Viewer.qrui" "8.880 ns" { rom32:rom|altsyncram:altsyncram_component|altsyncram_1371:auto_generated|q_a[27] {} write_acum_en~240 {} _~9625 {} _~9643 {} buf1[0]~251 {} _~9644 {} _~9680 {} ram8:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg7 {} } { 0.000ns 1.432ns 0.893ns 0.554ns 0.818ns 0.551ns 0.845ns 1.844ns } { 0.098ns 0.455ns 0.178ns 0.178ns 0.278ns 0.278ns 0.319ns 0.159ns } "" } } { "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.912 ns" { clock clock~clkctrl ram8:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg7 } "NODE_NAME" } } { "d:/projects/quartus/80/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/projects/quartus/80/80/quartus/bin/Technology_Viewer.qrui" "2.912 ns" { clock {} clock~combout {} clock~clkctrl {} ram8:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg7 {} } { 0.000ns 0.000ns 0.238ns 0.931ns } { 0.000ns 0.996ns 0.000ns 0.747ns } "" } } { "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.891 ns" { clock clock~clkctrl rom32:rom|altsyncram:altsyncram_component|altsyncram_1371:auto_generated|q_a[27] } "NODE_NAME" } } { "d:/projects/quartus/80/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/projects/quartus/80/80/quartus/bin/Technology_Viewer.qrui" "2.891 ns" { clock {} clock~combout {} clock~clkctrl {} rom32:rom|altsyncram:altsyncram_component|altsyncram_1371:auto_generated|q_a[27] {} } { 0.000ns 0.000ns 0.238ns 0.933ns } { 0.000ns 0.996ns 0.000ns 0.724ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock _out_buf2_ena rom32:rom\|altsyncram:altsyncram_component\|altsyncram_1371:auto_generated\|q_a\[25\] 12.094 ns memory " "Info: tco from clock \"clock\" to destination pin \"_out_buf2_ena\" through memory \"rom32:rom\|altsyncram:altsyncram_component\|altsyncram_1371:auto_generated\|q_a\[25\]\" is 12.094 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.891 ns + Longest memory " "Info: + Longest clock path from clock \"clock\" to source memory is 2.891 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.996 ns) 0.996 ns clock 1 CLK PIN_J2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.996 ns) = 0.996 ns; Loc. = PIN_J2; Fanout = 1; CLK Node = 'clock'" {  } { { "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "SoftCpu.tdf" "" { Text "D:/Projects/Quartus/Projects/SoftCpu/SoftCpu.tdf" 40 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.234 ns clock~clkctrl 2 COMB CLKCTRL_G3 142 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.234 ns; Loc. = CLKCTRL_G3; Fanout = 142; COMB Node = 'clock~clkctrl'" {  } { { "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clock clock~clkctrl } "NODE_NAME" } } { "SoftCpu.tdf" "" { Text "D:/Projects/Quartus/Projects/SoftCpu/SoftCpu.tdf" 40 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.933 ns) + CELL(0.724 ns) 2.891 ns rom32:rom\|altsyncram:altsyncram_component\|altsyncram_1371:auto_generated\|q_a\[25\] 3 MEM M4K_X41_Y13 17 " "Info: 3: + IC(0.933 ns) + CELL(0.724 ns) = 2.891 ns; Loc. = M4K_X41_Y13; Fanout = 17; MEM Node = 'rom32:rom\|altsyncram:altsyncram_component\|altsyncram_1371:auto_generated\|q_a\[25\]'" {  } { { "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.657 ns" { clock~clkctrl rom32:rom|altsyncram:altsyncram_component|altsyncram_1371:auto_generated|q_a[25] } "NODE_NAME" } } { "db/altsyncram_1371.tdf" "" { Text "D:/Projects/Quartus/Projects/SoftCpu/db/altsyncram_1371.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.720 ns ( 59.49 % ) " "Info: Total cell delay = 1.720 ns ( 59.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.171 ns ( 40.51 % ) " "Info: Total interconnect delay = 1.171 ns ( 40.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.891 ns" { clock clock~clkctrl rom32:rom|altsyncram:altsyncram_component|altsyncram_1371:auto_generated|q_a[25] } "NODE_NAME" } } { "d:/projects/quartus/80/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/projects/quartus/80/80/quartus/bin/Technology_Viewer.qrui" "2.891 ns" { clock {} clock~combout {} clock~clkctrl {} rom32:rom|altsyncram:altsyncram_component|altsyncram_1371:auto_generated|q_a[25] {} } { 0.000ns 0.000ns 0.238ns 0.933ns } { 0.000ns 0.996ns 0.000ns 0.724ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.234 ns + " "Info: + Micro clock to output delay of source is 0.234 ns" {  } { { "db/altsyncram_1371.tdf" "" { Text "D:/Projects/Quartus/Projects/SoftCpu/db/altsyncram_1371.tdf" 31 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.969 ns + Longest memory pin " "Info: + Longest memory to pin delay is 8.969 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.098 ns) 0.098 ns rom32:rom\|altsyncram:altsyncram_component\|altsyncram_1371:auto_generated\|q_a\[25\] 1 MEM M4K_X41_Y13 17 " "Info: 1: + IC(0.000 ns) + CELL(0.098 ns) = 0.098 ns; Loc. = M4K_X41_Y13; Fanout = 17; MEM Node = 'rom32:rom\|altsyncram:altsyncram_component\|altsyncram_1371:auto_generated\|q_a\[25\]'" {  } { { "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { rom32:rom|altsyncram:altsyncram_component|altsyncram_1371:auto_generated|q_a[25] } "NODE_NAME" } } { "db/altsyncram_1371.tdf" "" { Text "D:/Projects/Quartus/Projects/SoftCpu/db/altsyncram_1371.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.448 ns) + CELL(0.521 ns) 2.067 ns _~9623 2 COMB LCCOMB_X30_Y13_N26 1 " "Info: 2: + IC(1.448 ns) + CELL(0.521 ns) = 2.067 ns; Loc. = LCCOMB_X30_Y13_N26; Fanout = 1; COMB Node = '_~9623'" {  } { { "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.969 ns" { rom32:rom|altsyncram:altsyncram_component|altsyncram_1371:auto_generated|q_a[25] _~9623 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.294 ns) + CELL(0.483 ns) 2.844 ns _~9624 3 COMB LCCOMB_X30_Y13_N20 7 " "Info: 3: + IC(0.294 ns) + CELL(0.483 ns) = 2.844 ns; Loc. = LCCOMB_X30_Y13_N20; Fanout = 7; COMB Node = '_~9624'" {  } { { "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.777 ns" { _~9623 _~9624 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.591 ns) + CELL(0.178 ns) 3.613 ns _out_buf2_ena~68 4 COMB LCCOMB_X29_Y13_N6 3 " "Info: 4: + IC(0.591 ns) + CELL(0.178 ns) = 3.613 ns; Loc. = LCCOMB_X29_Y13_N6; Fanout = 3; COMB Node = '_out_buf2_ena~68'" {  } { { "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.769 ns" { _~9624 _out_buf2_ena~68 } "NODE_NAME" } } { "SoftCpu.tdf" "" { Text "D:/Projects/Quartus/Projects/SoftCpu/SoftCpu.tdf" 236 4 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.380 ns) + CELL(2.976 ns) 8.969 ns _out_buf2_ena 5 PIN PIN_R7 0 " "Info: 5: + IC(2.380 ns) + CELL(2.976 ns) = 8.969 ns; Loc. = PIN_R7; Fanout = 0; PIN Node = '_out_buf2_ena'" {  } { { "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" "5.356 ns" { _out_buf2_ena~68 _out_buf2_ena } "NODE_NAME" } } { "SoftCpu.tdf" "" { Text "D:/Projects/Quartus/Projects/SoftCpu/SoftCpu.tdf" 236 4 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.256 ns ( 47.45 % ) " "Info: Total cell delay = 4.256 ns ( 47.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.713 ns ( 52.55 % ) " "Info: Total interconnect delay = 4.713 ns ( 52.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" "8.969 ns" { rom32:rom|altsyncram:altsyncram_component|altsyncram_1371:auto_generated|q_a[25] _~9623 _~9624 _out_buf2_ena~68 _out_buf2_ena } "NODE_NAME" } } { "d:/projects/quartus/80/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/projects/quartus/80/80/quartus/bin/Technology_Viewer.qrui" "8.969 ns" { rom32:rom|altsyncram:altsyncram_component|altsyncram_1371:auto_generated|q_a[25] {} _~9623 {} _~9624 {} _out_buf2_ena~68 {} _out_buf2_ena {} } { 0.000ns 1.448ns 0.294ns 0.591ns 2.380ns } { 0.098ns 0.521ns 0.483ns 0.178ns 2.976ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.891 ns" { clock clock~clkctrl rom32:rom|altsyncram:altsyncram_component|altsyncram_1371:auto_generated|q_a[25] } "NODE_NAME" } } { "d:/projects/quartus/80/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/projects/quartus/80/80/quartus/bin/Technology_Viewer.qrui" "2.891 ns" { clock {} clock~combout {} clock~clkctrl {} rom32:rom|altsyncram:altsyncram_component|altsyncram_1371:auto_generated|q_a[25] {} } { 0.000ns 0.000ns 0.238ns 0.933ns } { 0.000ns 0.996ns 0.000ns 0.724ns } "" } } { "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" "8.969 ns" { rom32:rom|altsyncram:altsyncram_component|altsyncram_1371:auto_generated|q_a[25] _~9623 _~9624 _out_buf2_ena~68 _out_buf2_ena } "NODE_NAME" } } { "d:/projects/quartus/80/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/projects/quartus/80/80/quartus/bin/Technology_Viewer.qrui" "8.969 ns" { rom32:rom|altsyncram:altsyncram_component|altsyncram_1371:auto_generated|q_a[25] {} _~9623 {} _~9624 {} _out_buf2_ena~68 {} _out_buf2_ena {} } { 0.000ns 1.448ns 0.294ns 0.591ns 2.380ns } { 0.098ns 0.521ns 0.483ns 0.178ns 2.976ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "190 " "Info: Peak virtual memory: 190 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 26 14:44:23 2017 " "Info: Processing ended: Thu Jan 26 14:44:23 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
