library ieee;
use ieee.std_logic_1164.all;
 
entity and_gate is
  port (
    i_1    : in  std_logic;
    i_2    : in  std_logic;
    o_result : out std_logic
    );
end and_gate;
 
architecture rtl of and_gate is
  signal and_gate : std_logic;
begin
  and_gate   <= i_1 and i_2;
  o_result <= and_gate;
end rtl;