(---------------------------------------------------------------------)
(                                                                     )
(    Allegro Netrev Import Logic                                      )
(                                                                     )
(    Drawing          : PROIECT FINAL TIE.brd                         )
(    Software Version : 17.2S025                                      )
(    Date/Time        : Sat Jun 03 21:42:25 2023                      )
(                                                                     )
(---------------------------------------------------------------------)


------ Directives ------------

Ripup etch:                  No
Ripup delete first segment:  No
Ripup retain bondwire:       No
Ripup symbols:               Always
Missing symbol has error:    No
DRC update:                  Yes
Schematic directory:         'D:\PROIECT_TIE\PROIECT\allegro'
Design Directory:            'D:/PROIECT_TIE/PROIECT/allegro'
Old design name:             'D:/PROIECT_TIE/PROIECT/allegro/PROIECT FINAL TIE.brd'
New design name:             'D:/PROIECT_TIE/PROIECT/allegro/PROIECT FINAL TIE.brd'

CmdLine: netrev.exe -y 1 -n -i D:\PROIECT_TIE\PROIECT\allegro D:\PROIECT_TIE\PROIECT\allegro\PROIECT FINAL TIE.brd D:\PROIECT_TIE\PROIECT\allegro\PROIECT FINAL TIE.brd

------ Preparing to read pst files ------

Starting to read D:/PROIECT_TIE/PROIECT/allegro/pstchip.dat 
   Finished reading D:/PROIECT_TIE/PROIECT/allegro/pstchip.dat (00:00:00.05)
Starting to read D:/PROIECT_TIE/PROIECT/allegro/pstxprt.dat 
   Finished reading D:/PROIECT_TIE/PROIECT/allegro/pstxprt.dat (00:00:00.00)
Starting to read D:/PROIECT_TIE/PROIECT/allegro/pstxnet.dat 
   Finished reading D:/PROIECT_TIE/PROIECT/allegro/pstxnet.dat (00:00:00.00)

------ Oversights/Warnings/Errors ------


------ Library Paths ------
MODULEPATH =  . 
           D:/TCAD/share/local/pcb/modules 

PSMPATH =  . 
           symbols 
           .. 
           ../symbols 
           D:/TCAD/share/local/pcb/symbols 
           D:/TCAD/share/pcb/pcb_lib/symbols 
           D:/TCAD/share/pcb/allegrolib/symbols 

PADPATH =  . 
           symbols 
           .. 
           ../symbols 
           D:/TCAD/share/local/pcb/padstacks 
           D:/TCAD/share/pcb/pcb_lib/symbols 
           D:/TCAD/share/pcb/allegrolib/symbols 


------ Summary Statistics ------


netrev run on Jun 3 21:42:25 2023
   DESIGN NAME : 'PROIECT FINAL TIE'
   PACKAGING ON Jul 30 2017 03:29:02

   COMPILE 'logic'
   CHECK_PIN_NAMES OFF
   CROSS_REFERENCE OFF
   FEEDBACK OFF
   INCREMENTAL OFF
   INTERFACE_TYPE PHYSICAL
   MAX_ERRORS 500
   MERGE_MINIMUM 5
   NET_NAME_CHARS '#%&()*+-./:=>?@[]^_`|'
   NET_NAME_LENGTH 24
   OVERSIGHTS ON
   REPLACE_CHECK OFF
   SINGLE_NODE_NETS ON
   SPLIT_MINIMUM 0
   SUPPRESS   20
   WARNINGS ON

 No error detected
 No oversight detected
 No warning detected

cpu time      0:01:04
elapsed time  0:00:01

