Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Sun Apr 14 00:09:31 2024
| Host         : LAPTOP-5JA65TI1 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Digital_Clock_control_sets_placed.rpt
| Design       : Digital_Clock
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    13 |
|    Minimum number of control sets                        |    13 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    39 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    13 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     7 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              12 |            6 |
| No           | No                    | Yes                    |              25 |            7 |
| No           | Yes                   | No                     |              32 |            9 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              52 |           17 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+--------------------+----------------------+------------------+----------------+--------------+
|  Clock Signal  |    Enable Signal   |   Set/Reset Signal   | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+--------------------+----------------------+------------------+----------------+--------------+
|  clkout_BUFG   |                    |                      |                2 |              2 |         1.00 |
|  clkout_BUFG   | c/temp3_reg_0[0]   | reset_IBUF           |                1 |              5 |         5.00 |
|  clkout_BUFG   | hrs_aa[4]_i_1_n_0  | rst_aa_IBUF          |                1 |              5 |         5.00 |
|  clkout_BUFG   | secs_tt[5]_i_1_n_0 | rst_tt_IBUF          |                3 |              6 |         2.00 |
|  clkout_BUFG   | c/E[0]             | reset_IBUF           |                2 |              6 |         3.00 |
|  clkout_BUFG   | c/temp3_reg_1[0]   | reset_IBUF           |                1 |              6 |         6.00 |
|  clkout_BUFG   | mins_tt[5]_i_1_n_0 | rst_tt_IBUF          |                3 |              6 |         2.00 |
|  clkout_BUFG   | buttond_IBUF       | rst_aa_IBUF          |                2 |              6 |         3.00 |
|  clkout_BUFG   | mins_ss[5]_i_1_n_0 | rst_IBUF             |                2 |              6 |         3.00 |
|  clkout_BUFG   | secs_ss[5]_i_1_n_0 | rst_IBUF             |                2 |              6 |         3.00 |
|  clk_IBUF_BUFG |                    |                      |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG |                    | reset_IBUF           |                7 |             25 |         3.57 |
|  clk_IBUF_BUFG |                    | cd/count[31]_i_1_n_0 |                9 |             32 |         3.56 |
+----------------+--------------------+----------------------+------------------+----------------+--------------+


