{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1765968425642 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1765968425646 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 17 11:47:05 2025 " "Processing started: Wed Dec 17 11:47:05 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1765968425646 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765968425646 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off tp_nios_v -c tp_nios_v " "Command: quartus_map --read_settings_files=on --write_settings_files=off tp_nios_v -c tp_nios_v" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765968425646 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1765968426150 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1765968426150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/tp-fpga/tp_nios_v/rtl/tp_nios_v.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/tp-fpga/tp_nios_v/rtl/tp_nios_v.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tp_nios_v-rtl " "Found design unit 1: tp_nios_v-rtl" {  } { { "../rtl/tp_nios_v.vhd" "" { Text "U:/Documents/TP-FPGA/tp_nios_v/rtl/tp_nios_v.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765968447360 ""} { "Info" "ISGN_ENTITY_NAME" "1 tp_nios_v " "Found entity 1: tp_nios_v" {  } { { "../rtl/tp_nios_v.vhd" "" { Text "U:/Documents/TP-FPGA/tp_nios_v/rtl/tp_nios_v.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765968447360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765968447360 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "tp_nios_v " "Elaborating entity \"tp_nios_v\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1765968447404 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "o_led tp_nios_v.vhd(9) " "VHDL Signal Declaration warning at tp_nios_v.vhd(9): used implicit default value for signal \"o_led\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../rtl/tp_nios_v.vhd" "" { Text "U:/Documents/TP-FPGA/tp_nios_v/rtl/tp_nios_v.vhd" 9 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1765968447408 "|tp_nios_v"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "o_led\[0\] GND " "Pin \"o_led\[0\]\" is stuck at GND" {  } { { "../rtl/tp_nios_v.vhd" "" { Text "U:/Documents/TP-FPGA/tp_nios_v/rtl/tp_nios_v.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1765968447796 "|tp_nios_v|o_led[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_led\[1\] GND " "Pin \"o_led\[1\]\" is stuck at GND" {  } { { "../rtl/tp_nios_v.vhd" "" { Text "U:/Documents/TP-FPGA/tp_nios_v/rtl/tp_nios_v.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1765968447796 "|tp_nios_v|o_led[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_led\[2\] GND " "Pin \"o_led\[2\]\" is stuck at GND" {  } { { "../rtl/tp_nios_v.vhd" "" { Text "U:/Documents/TP-FPGA/tp_nios_v/rtl/tp_nios_v.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1765968447796 "|tp_nios_v|o_led[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_led\[3\] GND " "Pin \"o_led\[3\]\" is stuck at GND" {  } { { "../rtl/tp_nios_v.vhd" "" { Text "U:/Documents/TP-FPGA/tp_nios_v/rtl/tp_nios_v.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1765968447796 "|tp_nios_v|o_led[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_led\[4\] GND " "Pin \"o_led\[4\]\" is stuck at GND" {  } { { "../rtl/tp_nios_v.vhd" "" { Text "U:/Documents/TP-FPGA/tp_nios_v/rtl/tp_nios_v.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1765968447796 "|tp_nios_v|o_led[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_led\[5\] GND " "Pin \"o_led\[5\]\" is stuck at GND" {  } { { "../rtl/tp_nios_v.vhd" "" { Text "U:/Documents/TP-FPGA/tp_nios_v/rtl/tp_nios_v.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1765968447796 "|tp_nios_v|o_led[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_led\[6\] GND " "Pin \"o_led\[6\]\" is stuck at GND" {  } { { "../rtl/tp_nios_v.vhd" "" { Text "U:/Documents/TP-FPGA/tp_nios_v/rtl/tp_nios_v.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1765968447796 "|tp_nios_v|o_led[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_led\[7\] GND " "Pin \"o_led\[7\]\" is stuck at GND" {  } { { "../rtl/tp_nios_v.vhd" "" { Text "U:/Documents/TP-FPGA/tp_nios_v/rtl/tp_nios_v.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1765968447796 "|tp_nios_v|o_led[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_led\[8\] GND " "Pin \"o_led\[8\]\" is stuck at GND" {  } { { "../rtl/tp_nios_v.vhd" "" { Text "U:/Documents/TP-FPGA/tp_nios_v/rtl/tp_nios_v.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1765968447796 "|tp_nios_v|o_led[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_led\[9\] GND " "Pin \"o_led\[9\]\" is stuck at GND" {  } { { "../rtl/tp_nios_v.vhd" "" { Text "U:/Documents/TP-FPGA/tp_nios_v/rtl/tp_nios_v.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1765968447796 "|tp_nios_v|o_led[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1765968447796 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1765968448038 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765968448038 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_clk " "No output dependent on input pin \"i_clk\"" {  } { { "../rtl/tp_nios_v.vhd" "" { Text "U:/Documents/TP-FPGA/tp_nios_v/rtl/tp_nios_v.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1765968448159 "|tp_nios_v|i_clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_rst_n " "No output dependent on input pin \"i_rst_n\"" {  } { { "../rtl/tp_nios_v.vhd" "" { Text "U:/Documents/TP-FPGA/tp_nios_v/rtl/tp_nios_v.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1765968448159 "|tp_nios_v|i_rst_n"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1765968448159 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "12 " "Implemented 12 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1765968448160 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1765968448160 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1765968448160 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 16 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4869 " "Peak virtual memory: 4869 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1765968448204 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 17 11:47:28 2025 " "Processing ended: Wed Dec 17 11:47:28 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1765968448204 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1765968448204 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1765968448204 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1765968448204 ""}
