<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.6"/>
<title>Spresense NuttX SDK: nuttx/arch/mips/src/pic32mz/chip/pic32mzec-features.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">Spresense NuttX SDK
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.6 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>File&#160;Members</span></a></li>
    </ul>
  </div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Classes</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Namespaces</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(9)"><span class="SelectionMark">&#160;</span>Macros</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(10)"><span class="SelectionMark">&#160;</span>Groups</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(11)"><span class="SelectionMark">&#160;</span>Pages</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_a087eb8c8217e7f024fc12aaad1b9d3e.html">nuttx</a></li><li class="navelem"><a class="el" href="dir_88610be0a0df6a45851e0b0324278b6c.html">arch</a></li><li class="navelem"><a class="el" href="dir_645f33c83920dd2fb5c00bd939f75d13.html">mips</a></li><li class="navelem"><a class="el" href="dir_91edae13c2a75386792d0198a0aeecb9.html">src</a></li><li class="navelem"><a class="el" href="dir_f48955b28d47d7b8276d1b8aa8443d54.html">pic32mz</a></li><li class="navelem"><a class="el" href="dir_8901aeeef1894fd973076914bb07a87d.html">chip</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">pic32mzec-features.h</div>  </div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/************************************************************************************</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * arch/mips/src/pic32mz/chip/pic32mzec-features.h</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> *   Copyright (C) 2015 Gregory Nutt. All rights reserved.</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> *   Author: Gregory Nutt &lt;gnutt@nuttx.org&gt;</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> * Redistribution and use in source and binary forms, with or without</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> * modification, are permitted provided that the following conditions</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> * are met:</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * 1. Redistributions of source code must retain the above copyright</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> *    notice, this list of conditions and the following disclaimer.</span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> * 2. Redistributions in binary form must reproduce the above copyright</span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> *    notice, this list of conditions and the following disclaimer in</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> *    the documentation and/or other materials provided with the</span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> *    distribution.</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> * 3. Neither the name NuttX nor the names of its contributors may be</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> *    used to endorse or promote products derived from this software</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> *    without specific prior written permission.</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS</span></div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * &quot;AS IS&quot; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</span></div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS</span></div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> * FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE</span></div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> * COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT,</span></div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,</span></div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> * BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS</span></div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> * OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED</span></div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"> * AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT</span></div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment"> * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN</span></div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment"> * ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE</span></div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment"> * POSSIBILITY OF SUCH DAMAGE.</span></div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment"> ************************************************************************************/</span></div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;</div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="preprocessor">#ifndef __ARCH_MIPS_SRC_PIC32MZ_CHIP_PIC32MZEC_FEATURES_H</span></div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define __ARCH_MIPS_SRC_PIC32MZ_CHIP_PIC32MZEC_FEATURES_H</span></div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment">/************************************************************************************</span></div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment"> * Included Files</span></div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment"> ************************************************************************************/</span></div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;</div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="preprocessor">#include &lt;nuttx/config.h&gt;</span></div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;</div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment">/************************************************************************************</span></div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="comment"> * Pre-processor Definitions</span></div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="comment"> ************************************************************************************/</span></div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="comment">/* Register/Flash Offsets ***********************************************************/</span></div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;</div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="comment">/* Device ID, Revision, and Configuration (SFR PIC32MZ_CONFIG_K1BASE) */</span></div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;</div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="preprocessor">#define PIC32MZ_CFGCON_OFFSET    0x0000 </span><span class="comment">/* Configuration control register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PIC32MZ_DEVID_OFFSET     0x0020 </span><span class="comment">/* Device ID and revision register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PIC32MZ_SYSKEY_OFFSET    0x0030 </span><span class="comment">/* System key register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PIC32MZ_CFGEBIA_OFFSET   0x00c0 </span><span class="comment">/* External bus interface address pin configuration register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PIC32MZ_CFGEBIC_OFFSET   0x00d0 </span><span class="comment">/* External bus interface address pin control register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PIC32MZ_CFGPG_OFFSET     0x00e0 </span><span class="comment">/* Permission group configuration register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="comment">/* Alternate Device Configuration (Boot Flash PIC32MZ_BOOTCFG_K1BASE) */</span></div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;</div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="preprocessor">#define PIC32MZ_ADEVCFG3_OFFSET  0x0000 </span><span class="comment">/* Alternate device configuration word 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PIC32MZ_ADEVCFG2_OFFSET  0x0004 </span><span class="comment">/* Alternate device configuration word 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PIC32MZ_ADEVCFG1_OFFSET  0x0008 </span><span class="comment">/* Alternate device configuration word 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PIC32MZ_ADEVCFG0_OFFSET  0x000c </span><span class="comment">/* Alternate device configuration word 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PIC32MZ_ADEVCP3_OFFSET   0x0010 </span><span class="comment">/* Alternate device code protect word 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PIC32MZ_ADEVCP2_OFFSET   0x0014 </span><span class="comment">/* Alternate device code protect word 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PIC32MZ_ADEVCP1_OFFSET   0x0018 </span><span class="comment">/* Alternate device code protect word 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PIC32MZ_ADEVCP0_OFFSET   0x001c </span><span class="comment">/* Alternate device code protect word 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PIC32MZ_ADEVSIGN3_OFFSET 0x0020 </span><span class="comment">/* Alternate device signature word 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PIC32MZ_ADEVSIGN2_OFFSET 0x0024 </span><span class="comment">/* Alternate device signature word 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PIC32MZ_ADEVSIGN1_OFFSET 0x0028 </span><span class="comment">/* Alternate device signature word 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PIC32MZ_ADEVSIGN0_OFFSET 0x002c </span><span class="comment">/* Alternate device signature word 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="comment">/* Device Configuration (Boot Flash PIC32MZ_BOOTCFG_K1BASE) */</span></div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;</div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="preprocessor">#define PIC32MZ_DEVCFG3_OFFSET   0x0080 </span><span class="comment">/* Device configuration word 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PIC32MZ_DEVCFG2_OFFSET   0x0084 </span><span class="comment">/* Device configuration word 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PIC32MZ_DEVCFG1_OFFSET   0x0088 </span><span class="comment">/* Device configuration word 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PIC32MZ_DEVCFG0_OFFSET   0x008c </span><span class="comment">/* Device configuration word 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PIC32MZ_DEVCP3_OFFSET    0x0090 </span><span class="comment">/* Device code protect word 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PIC32MZ_DEVCP2_OFFSET    0x0094 </span><span class="comment">/* Device code protect word 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PIC32MZ_DEVCP1_OFFSET    0x0098 </span><span class="comment">/* Device code protect word 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PIC32MZ_DEVCP0_OFFSET    0x009c </span><span class="comment">/* Device code protect word 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PIC32MZ_DEVSIGN3_OFFSET  0x00a0 </span><span class="comment">/* Device signature word 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PIC32MZ_DEVSIGN2_OFFSET  0x00a4 </span><span class="comment">/* Device signature word 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PIC32MZ_DEVSIGN1_OFFSET  0x00a8 </span><span class="comment">/* Device signature word 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PIC32MZ_DEVSIGN0_OFFSET  0x00ac </span><span class="comment">/* Device signature word 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="comment">/* Device ADC Calibration (Boot Flash PIC32MZ_ADCCALIB_K1BASE) */</span></div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;</div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="preprocessor">#define PIC32MZ_DEVADC1_OFFSET   0x0000 </span><span class="comment">/* ADC1 Calibration */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PIC32MZ_DEVADC2_OFFSET   0x0004 </span><span class="comment">/* ADC2 Calibration */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PIC32MZ_DEVADC3_OFFSET   0x0008 </span><span class="comment">/* ADC3 Calibration */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PIC32MZ_DEVADC4_OFFSET   0x000c </span><span class="comment">/* ADC4 Calibration */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PIC32MZ_DEVADC5_OFFSET   0x0010 </span><span class="comment">/* ADC5 Calibration */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="comment">/* Device Serial Number (Boot Flash PIC32MZ_DEVSN_K1BASE) */</span></div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;</div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="preprocessor">#define PIC32MZ_DEVSN0_OFFSET    0x0000 </span><span class="comment">/* Device serial number 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PIC32MZ_DEVSN1_OFFSET    0x0004 </span><span class="comment">/* Device serial number 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="comment">/* Register/Flash Addresses *********************************************************/</span></div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;</div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="comment">/* Device ID, Revision, and Configuration (SFR PIC32MZ_CONFIG_K1BASE) */</span></div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;</div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="preprocessor">#define PIC32MZ_CFGCON           (PIC32MZ_CONFIG_K1BASE+PIC32MZ_CFGCON_OFFSET)</span></div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PIC32MZ_DEVID            (PIC32MZ_CONFIG_K1BASE+PIC32MZ_DEVID_OFFSET)</span></div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PIC32MZ_SYSKEY           (PIC32MZ_CONFIG_K1BASE+PIC32MZ_SYSKEY_OFFSET)</span></div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PIC32MZ_CFGEBIA          (PIC32MZ_CONFIG_K1BASE+PIC32MZ_CFGEBIA_OFFSET)</span></div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PIC32MZ_CFGEBIC          (PIC32MZ_CONFIG_K1BASE+PIC32MZ_CFGEBIC_OFFSET)</span></div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PIC32MZ_CFGPG            (PIC32MZ_CONFIG_K1BASE+PIC32MZ_CFGPG_OFFSET)</span></div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="comment">/* Alternate Device Configuration (Boot Flash PIC32MZ_BOOTCFG_K1BASE) */</span></div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;</div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="preprocessor">#define PIC32MZ_ADEVCFG3         (PIC32MZ_BOOTCFG_K1BASE+PIC32MZ_ADEVCFG3_OFFSET)</span></div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PIC32MZ_ADEVCFG2         (PIC32MZ_BOOTCFG_K1BASE+PIC32MZ_ADEVCFG2_OFFSET)</span></div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PIC32MZ_ADEVCFG1         (PIC32MZ_BOOTCFG_K1BASE+PIC32MZ_ADEVCFG1_OFFSET)</span></div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PIC32MZ_ADEVCFG0         (PIC32MZ_BOOTCFG_K1BASE+PIC32MZ_ADEVCFG0_OFFSET)</span></div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PIC32MZ_ADEVCP3          (PIC32MZ_BOOTCFG_K1BASE+PIC32MZ_ADEVCP3_OFFSET)</span></div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PIC32MZ_ADEVCP2          (PIC32MZ_BOOTCFG_K1BASE+PIC32MZ_ADEVCP2_OFFSET)</span></div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PIC32MZ_ADEVCP1          (PIC32MZ_BOOTCFG_K1BASE+PIC32MZ_ADEVCP1_OFFSET)</span></div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PIC32MZ_ADEVCP0          (PIC32MZ_BOOTCFG_K1BASE+PIC32MZ_ADEVCP0_OFFSET)</span></div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PIC32MZ_ADEVSIGN3        (PIC32MZ_BOOTCFG_K1BASE+PIC32MZ_ADEVSIGN3_OFFSET)</span></div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PIC32MZ_ADEVSIGN2        (PIC32MZ_BOOTCFG_K1BASE+PIC32MZ_ADEVSIGN2_OFFSET)</span></div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PIC32MZ_ADEVSIGN1        (PIC32MZ_BOOTCFG_K1BASE+PIC32MZ_ADEVSIGN1_OFFSET)</span></div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PIC32MZ_ADEVSIGN0        (PIC32MZ_BOOTCFG_K1BASE+PIC32MZ_ADEVSIGN0_OFFSET)</span></div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="comment">/* Device Configuration (Boot Flash PIC32MZ_BOOTCFG_K1BASE) */</span></div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;</div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="preprocessor">#define PIC32MZ_DEVCFG3          (PIC32MZ_BOOTCFG_K1BASE+PIC32MZ_DEVCFG3_OFFSET)</span></div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PIC32MZ_DEVCFG2          (PIC32MZ_BOOTCFG_K1BASE+PIC32MZ_DEVCFG2_OFFSET)</span></div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PIC32MZ_DEVCFG1          (PIC32MZ_BOOTCFG_K1BASE+PIC32MZ_DEVCFG1_OFFSET)</span></div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PIC32MZ_DEVCFG0          (PIC32MZ_BOOTCFG_K1BASE+PIC32MZ_DEVCFG0_OFFSET)</span></div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PIC32MZ_DEVCP3           (PIC32MZ_BOOTCFG_K1BASE+PIC32MZ_DEVCP3_OFFSET)</span></div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PIC32MZ_DEVCP2           (PIC32MZ_BOOTCFG_K1BASE+PIC32MZ_DEVCP2_OFFSET)</span></div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PIC32MZ_DEVCP1           (PIC32MZ_BOOTCFG_K1BASE+PIC32MZ_DEVCP1_OFFSET)</span></div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PIC32MZ_DEVCP0           (PIC32MZ_BOOTCFG_K1BASE+PIC32MZ_DEVCP0_OFFSET)</span></div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PIC32MZ_DEVSIGN3         (PIC32MZ_BOOTCFG_K1BASE+PIC32MZ_DEVSIGN3_OFFSET)</span></div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PIC32MZ_DEVSIGN2         (PIC32MZ_BOOTCFG_K1BASE+PIC32MZ_DEVSIGN2_OFFSET)</span></div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PIC32MZ_DEVSIGN1         (PIC32MZ_BOOTCFG_K1BASE+PIC32MZ_DEVSIGN1_OFFSET)</span></div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PIC32MZ_DEVSIGN0         (PIC32MZ_BOOTCFG_K1BASE+PIC32MZ_DEVSIGN0_OFFSET)</span></div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="comment">/* Device ADC Calibration (Boot Flash PIC32MZ_ADCCALIB_K1BASE) */</span></div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;</div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="preprocessor">#define PIC32MZ_DEVADC1          (PIC32MZ_ADCCALIB_K1BASE+PIC32MZ_DEVADC1_OFFSET)</span></div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PIC32MZ_DEVADC2          (PIC32MZ_ADCCALIB_K1BASE+PIC32MZ_DEVADC2_OFFSET)</span></div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PIC32MZ_DEVADC3          (PIC32MZ_ADCCALIB_K1BASE+PIC32MZ_DEVADC3_OFFSET)</span></div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PIC32MZ_DEVADC4          (PIC32MZ_ADCCALIB_K1BASE+PIC32MZ_DEVADC4_OFFSET)</span></div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PIC32MZ_DEVADC5          (PIC32MZ_ADCCALIB_K1BASE+PIC32MZ_DEVADC5_OFFSET)</span></div>
<div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="comment">/* Device Serial Number (Boot Flash PIC32MZ_DEVSN_K1BASEPIC32MZ_DEVSN_K1BASE) */</span></div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;</div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="preprocessor">#define PIC32MZ_DEVSN0           (PIC32MZ_ADCCALIB_K1BASE+PIC32MZ_DEVSN0_OFFSET)</span></div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PIC32MZ_DEVSN1           (PIC32MZ_ADCCALIB_K1BASE+PIC32MZ_DEVSN1_OFFSET)</span></div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="comment">/* Register/Flash Bit Field Definitions *********************************************/</span></div>
<div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;</div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="comment">/* Device ID, Revision, and Configuration (SFR PIC32MZ_CONFIG_K1BASE) */</span></div>
<div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;<span class="comment">/* Configuration control register</span></div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="comment"> * NOTE: To change many of the bits in the register, the unlock sequence must first</span></div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="comment"> * be performed.</span></div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;</div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="preprocessor">#define CFGCON_TDOEN             (1 &lt;&lt; 0)  </span><span class="comment">/* Bit 0:  TDO Enable for 2-Wire JTAG */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CFGCON_TROEN             (1 &lt;&lt; 2)  </span><span class="comment">/* Bit 2:  Trace Output Enable bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CFGCON_JTAGEN            (1 &lt;&lt; 3)  </span><span class="comment">/* Bit 3:  JTAG Port Enable bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CFGCON_ECCCON_SHIFT      (4)       </span><span class="comment">/* Bits 4-5: Flash ECC Configuration bits */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CFGCON_ECCCON_MASK       (7 &lt;&lt; CFGCON_ECCCON_SHIFT)</span></div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CFGCON_ECCCON_ECC      (0 &lt;&lt; CFGCON_ECCCON_SHIFT) </span><span class="comment">/* Flash ECC enabled */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CFGCON_ECCCON_DYNECC   (1 &lt;&lt; CFGCON_ECCCON_SHIFT) </span><span class="comment">/* Dynamic Flash ECC enabled */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CFGCON_ECCCON_DISLCK   (2 &lt;&lt; CFGCON_ECCCON_SHIFT) </span><span class="comment">/* ECC / dynamic ECC disabled (locked) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CFGCON_ECCCON_DISWR    (3 &lt;&lt; CFGCON_ECCCON_SHIFT) </span><span class="comment">/* ECC / dynamic ECC disabled (writable) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CFGCON_USBSSEN           (1 &lt;&lt; 8)  </span><span class="comment">/* Bit 8:  USB Suspend Sleep Enable bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CFGCON_PGLOCK            (1 &lt;&lt; 11) </span><span class="comment">/* Bit 11: Permission Group Lock bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CFGCON_PMDLOCK           (1 &lt;&lt; 12) </span><span class="comment">/* Bit 12: Peripheral Module Disable bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CFGCON_IOLOCK            (1 &lt;&lt; 13) </span><span class="comment">/* Bit 13: Peripheral Pin Select Lock bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CFGCON_OCACLK            (1 &lt;&lt; 16) </span><span class="comment">/* Bit 16: Output Compare Alternate Clock Selection bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CFGCON_ICACLK            (1 &lt;&lt; 17) </span><span class="comment">/* Bit 17: Input Capture Alternate Clock Selection bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CFGCON_CPUPRI            (1 &lt;&lt; 24) </span><span class="comment">/* Bit 24: CPU Arbitration Priority to SRAM */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CFGCON_DMAPRI            (1 &lt;&lt; 25) </span><span class="comment">/* Bit 25: DMA Read and DMA Write Arbitration Priority */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;<span class="comment">/* Device ID and revision register */</span></div>
<div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;</div>
<div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="preprocessor">#define DEVID_SHIFT              (0)       </span><span class="comment">/* Bits 0-27: Device ID */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DEVID_MASK               (0x0ffffff &lt;&lt; DEVID_SHIFT)</span></div>
<div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DEVID_VER_SHIFT          (28)      </span><span class="comment">/* Bits 28-31: Revision Identifier bits */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DEVID_VER_MASK           (15 &lt;&lt; DEVID_VER_SHIFT)</span></div>
<div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;<span class="comment">/* System key register: 32-bit key value */</span></div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;</div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;<span class="preprocessor">#define UNLOCK_SYSKEY_0          (0xaa996655ul)</span></div>
<div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UNLOCK_SYSKEY_1          (0x556699aaul)</span></div>
<div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;<span class="comment">/* External bus interface address pin configuration register */</span></div>
<div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;</div>
<div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;<span class="preprocessor">#define CFGEBIA_EBIA0N_SHIFT     (0)       </span><span class="comment">/* Bits 0-23: EBI address pin 0 enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CFGEBIA_EBIA0N_MASK      (0x00ffffff &lt;&lt; CFGEBIA_EBIA0N_SHIFT)</span></div>
<div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CFGEBIA_EBIA0EN        (1 &lt;&lt; 0)  </span><span class="comment">/* Bit 0:  EBI address pin 0 enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CFGEBIA_EBIA1EN        (1 &lt;&lt; 1)  </span><span class="comment">/* Bit 1:  EBI address pin 1 enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CFGEBIA_EBIA2EN        (1 &lt;&lt; 2)  </span><span class="comment">/* Bit 2:  EBI address pin 2 enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CFGEBIA_EBIA3EN        (1 &lt;&lt; 3)  </span><span class="comment">/* Bit 3:  EBI address pin 3 enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CFGEBIA_EBIA4EN        (1 &lt;&lt; 4)  </span><span class="comment">/* Bit 4:  EBI address pin 4 enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CFGEBIA_EBIA5EN        (1 &lt;&lt; 5)  </span><span class="comment">/* Bit 5:  EBI address pin 5 enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CFGEBIA_EBIA6EN        (1 &lt;&lt; 6)  </span><span class="comment">/* Bit 6:  EBI address pin 6 enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CFGEBIA_EBIA7EN        (1 &lt;&lt; 7)  </span><span class="comment">/* Bit 7:  EBI address pin 7 enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CFGEBIA_EBIA8EN        (1 &lt;&lt; 8)  </span><span class="comment">/* Bit 8:  EBI address pin 8 enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CFGEBIA_EBIA9EN        (1 &lt;&lt; 9)  </span><span class="comment">/* Bit 9:  EBI address pin 9 enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CFGEBIA_EBIA10EN       (1 &lt;&lt; 10) </span><span class="comment">/* Bit 10: EBI address pin 10 enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CFGEBIA_EBIA11EN       (1 &lt;&lt; 11) </span><span class="comment">/* Bit 11: EBI address pin 11 enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CFGEBIA_EBIA12EN       (1 &lt;&lt; 12) </span><span class="comment">/* Bit 12: EBI address pin 12 enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CFGEBIA_EBIA13EN       (1 &lt;&lt; 13) </span><span class="comment">/* Bit 13: EBI address pin 13 enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CFGEBIA_EBIA14EN       (1 &lt;&lt; 14) </span><span class="comment">/* Bit 14: EBI address pin 14 enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CFGEBIA_EBIA15EN       (1 &lt;&lt; 15) </span><span class="comment">/* Bit 15: EBI address pin 15 enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CFGEBIA_EBIA16EN       (1 &lt;&lt; 16) </span><span class="comment">/* Bit 16: EBI address pin 16 enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CFGEBIA_EBIA17EN       (1 &lt;&lt; 17) </span><span class="comment">/* Bit 17: EBI address pin 17 enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CFGEBIA_EBIA18EN       (1 &lt;&lt; 18) </span><span class="comment">/* Bit 18: EBI address pin 18 enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CFGEBIA_EBIA19EN       (1 &lt;&lt; 19) </span><span class="comment">/* Bit 19: EBI address pin 19 enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CFGEBIA_EBIA20EN       (1 &lt;&lt; 20) </span><span class="comment">/* Bit 20: EBI address pin 20 enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CFGEBIA_EBIA21EN       (1 &lt;&lt; 21) </span><span class="comment">/* Bit 21: EBI address pin 21 enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CFGEBIA_EBIA22EN       (1 &lt;&lt; 22) </span><span class="comment">/* Bit 22: EBI address pin 22 enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CFGEBIA_EBIA23EN       (1 &lt;&lt; 23) </span><span class="comment">/* Bit 23: EBI address pin 23 enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CFGEBIA_EBIPINEN         (1 &lt;&lt; 31) </span><span class="comment">/* Bit 31: EBI Pin Enable bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;<span class="comment">/* External bus interface address pin control register */</span></div>
<div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;</div>
<div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;<span class="preprocessor">#define CFGEBIC_EBIRPEN          (1 &lt;&lt; 16) </span><span class="comment">/* Bit 16: EBIRP Pin Sensitivity Control bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CFGEBIC_EBIRDYLVL        (1 &lt;&lt; 17) </span><span class="comment">/* Bit 17: EBIRDYx Pin Sensitivity Control bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CFGEBIC_EBIRDYEN1        (1 &lt;&lt; 24) </span><span class="comment">/* Bit 24: EBIRDY1 Pin Enable bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CFGEBIC_EBIRDYEN2        (1 &lt;&lt; 25) </span><span class="comment">/* Bit 25: EBIRDY2 Pin Enable bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CFGEBIC_EBIRDYEN3        (1 &lt;&lt; 26) </span><span class="comment">/* Bit 26: EBIRDY3 Pin Enable bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CFGEBIC_EBIRDYINV1       (1 &lt;&lt; 28) </span><span class="comment">/* Bit 28: EBIRDY1 Inversion Control bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CFGEBIC_EBIRDYINV2       (1 &lt;&lt; 29) </span><span class="comment">/* Bit 29: EBIRDY2 Inversion Control bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CFGEBIC_EBIRDYINV3       (1 &lt;&lt; 30) </span><span class="comment">/* Bit 30: EBIRDY3 Inversion Control bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;<span class="comment">/* Permission group configuration register */</span></div>
<div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;</div>
<div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;<span class="preprocessor">#define CFGPG_GROUP0             0         </span><span class="comment">/* Initiator is assigned to Permission Group 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CFGPG_GROUP1             1         </span><span class="comment">/* Initiator is assigned to Permission Group 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CFGPG_GROUP2             2         </span><span class="comment">/* Initiator is assigned to Permission Group 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CFGPG_GROUP3             3         </span><span class="comment">/* Initiator is assigned to Permission Group 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;<span class="preprocessor">#define CFGPG_CPUPG_SHIFT        (0)       </span><span class="comment">/* Bits 0-1: CPU Permission Group bits */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CFGPG_CPUPG_MASK         (3 &lt;&lt; CFGPG_CPUPG_SHIFT)</span></div>
<div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CFGPG_CPUPG(n)         ((uint32_t)(n) &lt;&lt; CFGPG_CPUPG_SHIFT)</span></div>
<div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CFGPG_CPUPG_GROUP0     CFGPG_CPUPG(CFGPG_GROUP0)</span></div>
<div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CFGPG_CPUPG_GROUP1     CFGPG_CPUPG(CFGPG_GROUP1)</span></div>
<div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CFGPG_CPUPG_GROUP2     CFGPG_CPUPG(CFGPG_GROUP2)</span></div>
<div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CFGPG_CPUPG_GROUP3     CFGPG_CPUPG(CFGPG_GROUP3)</span></div>
<div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CFGPG_DMAPG_SHIFT        (4)       </span><span class="comment">/* Bits 4-5: DMA Module Permission Group bits */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CFGPG_DMAPG_MASK         (3 &lt;&lt; CFGPG_DMAPG_SHIFT)</span></div>
<div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CFGPG_DMAPG(n)         ((uint32_t)(n) &lt;&lt; CFGPG_DMAPG_SHIFT)</span></div>
<div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CFGPG_DMAPG_GROUP0     CFGPG_DMAPG(CFGPG_GROUP0)</span></div>
<div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CFGPG_DMAPG_GROUP1     CFGPG_DMAPG(CFGPG_GROUP1)</span></div>
<div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CFGPG_DMAPG_GROUP2     CFGPG_DMAPG(CFGPG_GROUP2)</span></div>
<div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CFGPG_DMAPG_GROUP3     CFGPG_DMAPG(CFGPG_GROUP3)</span></div>
<div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CFGPG_USBPG_SHIFT        (8)       </span><span class="comment">/*  Bits 8-9: USB Module Permission Group bits */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CFGPG_USBPG_MASK         (3 &lt;&lt; CFGPG_USBPG_SHIFT)</span></div>
<div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CFGPG_USBPG(n)         ((uint32_t)(n) &lt;&lt; CFGPG_USBPG_SHIFT)</span></div>
<div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CFGPG_USBPG_GROUP0     CFGPG_USBPG(CFGPG_GROUP0)</span></div>
<div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CFGPG_USBPG_GROUP1     CFGPG_USBPG(CFGPG_GROUP1)</span></div>
<div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CFGPG_USBPG_GROUP2     CFGPG_USBPG(CFGPG_GROUP2)</span></div>
<div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CFGPG_USBPG_GROUP3     CFGPG_USBPG(CFGPG_GROUP3)</span></div>
<div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CFGPG_CAN1PG_SHIFT       (12)      </span><span class="comment">/* Bits 12-13: CAN1 Module Permission Group bits */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CFGPG_CAN1PG_MASK        (3 &lt;&lt; CFGPG_CAN1PG_SHIFT)</span></div>
<div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CFGPG_CAN1PG(n)        ((uint32_t)(n) &lt;&lt; CFGPG_CAN1PG_SHIFT)</span></div>
<div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CFGPG_CAN1PG_GROUP0    CFGPG_CAN1PG(CFGPG_GROUP0)</span></div>
<div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CFGPG_CAN1PG_GROUP1    CFGPG_CAN1PG(CFGPG_GROUP1)</span></div>
<div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CFGPG_CAN1PG_GROUP2    CFGPG_CAN1PG(CFGPG_GROUP2)</span></div>
<div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CFGPG_CAN1PG_GROUP3    CFGPG_CAN1PG(CFGPG_GROUP3)</span></div>
<div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CFGPG_CAN2PG_SHIFT       (14)      </span><span class="comment">/* Bits 14-15: CAN2 Module Permission Group bits */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CFGPG_CAN2PG_MASK        (3 &lt;&lt; CFGPG_CAN2PG_SHIFT)</span></div>
<div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CFGPG_CAN2PG(n)        ((uint32_t)(n) &lt;&lt; CFGPG_CAN2PG_SHIFT)</span></div>
<div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CFGPG_CAN2PG_GROUP0    CFGPG_CAN2PG(CFGPG_GROUP0)</span></div>
<div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CFGPG_CAN2PG_GROUP1    CFGPG_CAN2PG(CFGPG_GROUP1)</span></div>
<div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CFGPG_CAN2PG_GROUP2    CFGPG_CAN2PG(CFGPG_GROUP2)</span></div>
<div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CFGPG_CAN2PG_GROUP3    CFGPG_CAN2PG(CFGPG_GROUP3)</span></div>
<div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CFGPG_ETHPG_SHIFT        (16)      </span><span class="comment">/* Bits 16-17: Ethernet Module Permission Group bits */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CFGPG_ETHPG_MASK         (3 &lt;&lt; CFGPG_ETHPG_SHIFT)</span></div>
<div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CFGPG_ETHPG(n)         ((uint32_t)(n) &lt;&lt; CFGPG_ETHPG_SHIFT)</span></div>
<div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CFGPG_ETHPG_GROUP0     CFGPG_ETHPG(CFGPG_GROUP0)</span></div>
<div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CFGPG_ETHPG_GROUP1     CFGPG_ETHPG(CFGPG_GROUP1)</span></div>
<div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CFGPG_ETHPG_GROUP2     CFGPG_ETHPG(CFGPG_GROUP2)</span></div>
<div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CFGPG_ETHPG_GROUP3     CFGPG_ETHPG(CFGPG_GROUP3)</span></div>
<div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CFGPG_SQI1PG_SHIFT       (20)      </span><span class="comment">/* Bits 20-21: SQI Module Permission Group bits */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CFGPG_SQI1PG_MASK        (3 &lt;&lt; CFGPG_SQI1PG_SHIFT)</span></div>
<div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CFGPG_SQI1PG(n)        ((uint32_t)(n) &lt;&lt; CFGPG_SQI1PG_SHIFT)</span></div>
<div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CFGPG_SQI1PG_GROUP0    CFGPG_SQI1PG(CFGPG_GROUP0)</span></div>
<div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CFGPG_SQI1PG_GROUP1    CFGPG_SQI1PG(CFGPG_GROUP1)</span></div>
<div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CFGPG_SQI1PG_GROUP2    CFGPG_SQI1PG(CFGPG_GROUP2)</span></div>
<div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CFGPG_SQI1PG_GROUP3    CFGPG_SQI1PG(CFGPG_GROUP3)</span></div>
<div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CFGPG_FCPG_SHIFT         (22)      </span><span class="comment">/* Bits 22-23: Flash Control Permission Group bits */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CFGPG_FCPG_MASK          (3 &lt;&lt; CFGPG_FCPG_SHIFT)</span></div>
<div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CFGPG_FCPG(n)          ((uint32_t)(n) &lt;&lt; CFGPG_FCPG_SHIFT)</span></div>
<div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CFGPG_FCPG_GROUP0      CFGPG_FCPG(CFGPG_GROUP0)</span></div>
<div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CFGPG_FCPG_GROUP1      CFGPG_FCPG(CFGPG_GROUP1)</span></div>
<div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CFGPG_FCPG_GROUP2      CFGPG_FCPG(CFGPG_GROUP2)</span></div>
<div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CFGPG_FCPG_GROUP3      CFGPG_FCPG(CFGPG_GROUP3)</span></div>
<div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CFGPG_CRYPTPG_SHIFT      (24)      </span><span class="comment">/* Bits 24-25: Crypto Engine Permission Group bits */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CFGPG_CRYPTPG_MASK       (3 &lt;&lt; CFGPG_CRYPTPG_SHIFT)</span></div>
<div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CFGPG_CRYPTPG(n)       ((uint32_t)(n) &lt;&lt; CFGPG_CRYPTPG_SHIFT)</span></div>
<div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CFGPG_CRYPTPG_GROUP0   CFGPG_CRYPTPG(CFGPG_GROUP0)</span></div>
<div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CFGPG_CRYPTPG_GROUP1   CFGPG_CRYPTPG(CFGPG_GROUP1)</span></div>
<div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CFGPG_CRYPTPG_GROUP2   CFGPG_CRYPTPG(CFGPG_GROUP2)</span></div>
<div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CFGPG_CRYPTPG_GROUP3   CFGPG_CRYPTPG(CFGPG_GROUP3)</span></div>
<div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;<span class="comment">/* Alternate Device Configuration (Boot Flash PIC32MZ_BOOTCFG_K1BASE) */</span></div>
<div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;<span class="comment">/* Device Configuration (Boot Flash PIC32MZ_BOOTCFG_K1BASE) */</span></div>
<div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;<span class="comment">/* Device configuration word 3 / Alternate device configuration word 3 */</span></div>
<div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;</div>
<div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;<span class="preprocessor">#define DEVCFG3_USERID_SHIFT     (0)       </span><span class="comment">/* Bit 0-15: 16-bit user defined value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DEVCFG3_USERID_MASK      (0xffff &lt;&lt; DEVCFG3_USERID_SHIFT)</span></div>
<div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DEVCFG3_USERID(n)      ((uint32_t)(n) &lt;&lt; DEVCFG3_USERID_SHIFT)</span></div>
<div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DEVCFG3_FMIIEN_SHIFT     (24)      </span><span class="comment">/* Bit 24: Ethernet MII Enable Configuration bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DEVCFG3_FMIIEN           (1 &lt;&lt; 24) </span><span class="comment">/* Bit 24: Ethernet MII Enable Configuration bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DEVCFG3_FETHIO_SHIFT     (25)      </span><span class="comment">/* Bit 25: Ethernet I/O Pin Selection Configuration bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DEVCFG3_FETHIO           (1 &lt;&lt; 25) </span><span class="comment">/* Bit 25: Ethernet I/O Pin Selection Configuration bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DEVCFG3_PGL1WAY_SHIFT    (27)      </span><span class="comment">/* Bit 27: Permission Group Lock One Way Configuration bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DEVCFG3_PGL1WAY          (1 &lt;&lt; 27) </span><span class="comment">/* Bit 27: Permission Group Lock One Way Configuration bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DEVCFG3_PMDL1WAY_SHIFT   (28)      </span><span class="comment">/* Bit 28: Peripheral Module Disable Configuration bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DEVCFG3_PMDL1WAY         (1 &lt;&lt; 28) </span><span class="comment">/* Bit 28: Peripheral Module Disable Configuration bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DEVCFG3_IOL1WAY_SHIFT    (29)      </span><span class="comment">/* Bit 29: Peripheral Pin Select Configuration bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DEVCFG3_IOL1WAY          (1 &lt;&lt; 29) </span><span class="comment">/* Bit 29: Peripheral Pin Select Configuration bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DEVCFG3_FUSBIDIO_SHIFT   (30)      </span><span class="comment">/* Bit 30: USB USBID Selection bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DEVCFG3_FUSBIDIO         (1 &lt;&lt; 30) </span><span class="comment">/* Bit 30: USB USBID Selection bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;<span class="preprocessor">#define DEVCFG3_RWO              0x84ff0000 </span><span class="comment">/* Bits 16-23, 31: Reserved, write as one */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;<span class="comment">/* Device configuration word 2 / Alternate device configuration word 2 */</span></div>
<div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;</div>
<div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;<span class="preprocessor">#define DEVCFG2_FPLLIDIV_SHIFT   (0)        </span><span class="comment">/* Bits 0-2: PLL Input Divider bits */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DEVCFG2_FPLLIDIV_MASK    (7 &lt;&lt; DEVCFG2_FPLLIDIV_SHIFT)</span></div>
<div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DEVCFG2_FPLLIDIV(n)    ((uint32_t)((n)-1) &lt;&lt; DEVCFG2_FPLLIDIV_SHIFT) </span><span class="comment">/* n=1..8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DEVCFG2_FPLLIDIV_1     (0 &lt;&lt; DEVCFG2_FPLLIDIV_SHIFT) </span><span class="comment">/* Divide by 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DEVCFG2_FPLLIDIV_2     (1 &lt;&lt; DEVCFG2_FPLLIDIV_SHIFT) </span><span class="comment">/* Divide by 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DEVCFG2_FPLLIDIV_3     (2 &lt;&lt; DEVCFG2_FPLLIDIV_SHIFT) </span><span class="comment">/* Divide by 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DEVCFG2_FPLLIDIV_4     (3 &lt;&lt; DEVCFG2_FPLLIDIV_SHIFT) </span><span class="comment">/* Divide by 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DEVCFG2_FPLLIDIV_5     (4 &lt;&lt; DEVCFG2_FPLLIDIV_SHIFT) </span><span class="comment">/* Divide by 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DEVCFG2_FPLLIDIV_6     (5 &lt;&lt; DEVCFG2_FPLLIDIV_SHIFT) </span><span class="comment">/* Divide by 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DEVCFG2_FPLLIDIV_7     (6 &lt;&lt; DEVCFG2_FPLLIDIV_SHIFT) </span><span class="comment">/* Divide by 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DEVCFG2_FPLLIDIV_8     (7 &lt;&lt; DEVCFG2_FPLLIDIV_SHIFT) </span><span class="comment">/* Divide by 8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DEVCFG2_FPLLRNG_SHIFT    (4)       </span><span class="comment">/* Bits 4-6: System PLL Divided Input Clock Frequency Range bits */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DEVCFG2_FPLLRNG_MASK     (7 &lt;&lt; DEVCFG2_FPLLRNG_SHIFT)</span></div>
<div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DEVCFG2_FPLLRNG_BYPASS    (0 &lt;&lt; DEVCFG2_FPLLRNG_SHIFT) </span><span class="comment">/* Bypass */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DEVCFG2_FPLLRNG_5_10MHZ   (1 &lt;&lt; DEVCFG2_FPLLRNG_SHIFT) </span><span class="comment">/* 5-10 MHz */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DEVCFG2_FPLLRNG_8_16MHZ   (2 &lt;&lt; DEVCFG2_FPLLRNG_SHIFT) </span><span class="comment">/* 8-16 MHz */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DEVCFG2_FPLLRNG_13_26MHZ  (3 &lt;&lt; DEVCFG2_FPLLRNG_SHIFT) </span><span class="comment">/* 13-26 MHz */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DEVCFG2_FPLLRNG_21_42MHZ  (4 &lt;&lt; DEVCFG2_FPLLRNG_SHIFT) </span><span class="comment">/* 21-42 MHz */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DEVCFG2_FPLLRNG_34_64MHZ  (5 &lt;&lt; DEVCFG2_FPLLRNG_SHIFT) </span><span class="comment">/* 34-64 MHz */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DEVCFG2_FPLLICLK         (1 &lt;&lt; 7)  </span><span class="comment">/* Bit 7: System PLL Input Clock Select bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DEVCFG2_FPLLMULT_SHIFT   (8)       </span><span class="comment">/* Bits 8-14: System PLL Feedback Divider bits */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DEVCFG2_FPLLMULT_MASK    (0x7f &lt;&lt; DEVCFG2_FPLLMULT_SHIFT)</span></div>
<div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DEVCFG2_FPLLMULT(n)    ((uint32_t)((n)-1) &lt;&lt; DEVCFG2_FPLLMULT_SHIFT) </span><span class="comment">/* n=1..128 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DEVCFG2_FPLLODIV_SHIFT   (16)      </span><span class="comment">/* Bits 16-18: Default System PLL Output Divisor bits */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DEVCFG2_FPLLODIV_MASK    (7 &lt;&lt; DEVCFG2_FPLLODIV_SHIFT)</span></div>
<div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DEVCFG2_FPLLODIV_2     (1 &lt;&lt; DEVCFG2_FPLLODIV_SHIFT) </span><span class="comment">/* PLL output divided by 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DEVCFG2_FPLLODIV_4     (2 &lt;&lt; DEVCFG2_FPLLODIV_SHIFT) </span><span class="comment">/* PLL output divided by 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DEVCFG2_FPLLODIV_8     (3 &lt;&lt; DEVCFG2_FPLLODIV_SHIFT) </span><span class="comment">/* PLL output divided by 8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DEVCFG2_FPLLODIV_16    (4 &lt;&lt; DEVCFG2_FPLLODIV_SHIFT) </span><span class="comment">/* PLL output divided by 16 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DEVCFG2_FPLLODIV_32    (5 &lt;&lt; DEVCFG2_FPLLODIV_SHIFT) </span><span class="comment">/* PLL output divided by 32 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DEVCFG2_UPLLFSEL         (1 &lt;&lt; 30) </span><span class="comment">/* Bit 30: USB PLL Input Frequency Select bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DEVCFG2_UPLLFSEL_24MHZ (1 &lt;&lt; 30) </span><span class="comment">/*   Bit 30=1: UPLL input clock is 24 MHz */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DEVCFG2_UPLLFSEL_12MHZ (0 &lt;&lt; 30) </span><span class="comment">/*   Bit 30=0: UPLL input clock is 12 MHz */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;<span class="preprocessor">#define DEVCFG2_RWO 0xbff88008 </span><span class="comment">/* Bits 3, 15, 19-29, 31: Reserved, write as one */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;<span class="comment">/* Device configuration word 1 / Alternate device configuration word 1 */</span></div>
<div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;</div>
<div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;<span class="preprocessor">#define DEVCFG1_FNOSC_SHIFT      (0)       </span><span class="comment">/* Bits 0-2: Oscillator Selection bits */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DEVCFG1_FNOSC_MASK       (7 &lt;&lt; DEVCFG1_FNOSC_SHIFT)</span></div>
<div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DEVCFG1_FNOSC_FRC      (0 &lt;&lt; DEVCFG1_FNOSC_SHIFT) </span><span class="comment">/* FRC divided by FRCDIV */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DEVCFG1_FNOSC_SPLL     (1 &lt;&lt; DEVCFG1_FNOSC_SHIFT) </span><span class="comment">/* SPLL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DEVCFG1_FNOSC_POSC     (2 &lt;&lt; DEVCFG1_FNOSC_SHIFT) </span><span class="comment">/* POSC (HS, EC) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DEVCFG1_FNOSC_SOSC     (4 &lt;&lt; DEVCFG1_FNOSC_SHIFT) </span><span class="comment">/* SOSC */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DEVCFG1_FNOSC_LPRC     (5 &lt;&lt; DEVCFG1_FNOSC_SHIFT) </span><span class="comment">/* LPRC */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DEVCFG1_FNOSC_FRCDIV   (7 &lt;&lt; DEVCFG1_FNOSC_SHIFT) </span><span class="comment">/* FRC divided by FRCDIV&lt;2:0&gt; */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DEVCFG1_DMTINV_SHIFT     (3)       </span><span class="comment">/* Bits 3-5: Deadman Timer Count Window Interval bits */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DEVCFG1_DMTINV_MASK      (7 &lt;&lt; DEVCFG1_DMTINV_SHIFT)</span></div>
<div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DEVCFG1_DMTINV_0       (0 &lt;&lt; DEVCFG1_DMTINV_SHIFT) </span><span class="comment">/* Window/Interval value zero */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DEVCFG1_DMTINV_1_2     (1 &lt;&lt; DEVCFG1_DMTINV_SHIFT) </span><span class="comment">/* Window/Interval value 1/2 counter */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DEVCFG1_DMTINV_3_4     (2 &lt;&lt; DEVCFG1_DMTINV_SHIFT) </span><span class="comment">/* Window/Interval value 3/4 counter */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DEVCFG1_DMTINV_7_8     (3 &lt;&lt; DEVCFG1_DMTINV_SHIFT) </span><span class="comment">/* Window/Interval value 7/8 counter */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DEVCFG1_DMTINV_15_16   (4 &lt;&lt; DEVCFG1_DMTINV_SHIFT) </span><span class="comment">/* Window/Interval value 15/16 counter */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DEVCFG1_DMTINV_31_32   (5 &lt;&lt; DEVCFG1_DMTINV_SHIFT) </span><span class="comment">/* Window/Interval value 31/32 counter */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DEVCFG1_DMTINV_63_64   (6 &lt;&lt; DEVCFG1_DMTINV_SHIFT) </span><span class="comment">/* Window/Interval value 63/64 counter */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DEVCFG1_DMTINV_127_128 (7 &lt;&lt; DEVCFG1_DMTINV_SHIFT) </span><span class="comment">/* Window/Interval value 127/128 counter */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DEVCFG1_FSOSCEN          (1 &lt;&lt; 6)  </span><span class="comment">/* Bit 6:  Secondary Oscillator Enable bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DEVCFG1_IESO             (1 &lt;&lt; 7)  </span><span class="comment">/* Bit 7:  Internal External Switchover bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DEVCFG1_POSCMOD_SHIFT    (8)       </span><span class="comment">/* Bits 8-9: Primary Oscillator Configuration bits */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DEVCFG1_POSCMOD_MASK     (3 &lt;&lt; DEVCFG1_POSCMOD_SHIFT)</span></div>
<div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DEVCFG1_POSCMOD_EC     (0 &lt;&lt; DEVCFG1_POSCMOD_SHIFT) </span><span class="comment">/* EC mode selected */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DEVCFG1_POSCMOD_HS     (2 &lt;&lt; DEVCFG1_POSCMOD_SHIFT) </span><span class="comment">/* HS Oscillator mode selected */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DEVCFG1_POSCMOD_DIS    (3 &lt;&lt; DEVCFG1_POSCMOD_SHIFT) </span><span class="comment">/* POSC disabled */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DEVCFG1_OSCIOFNC         (1 &lt;&lt; 10) </span><span class="comment">/* Bit 10: CLKO Enable Configuration bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DEVCFG1_FCKSM_SHIFT      (14)      </span><span class="comment">/* Bits 14-15: Clock Switching and Monitoring Selection */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DEVCFG1_FCKSM_MASK       (3 &lt;&lt; DEVCFG1_FCKSM_SHIFT)</span></div>
<div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DEVCFG1_FCKSM_NONE     (0 &lt;&lt; DEVCFG1_FCKSM_SHIFT) </span><span class="comment">/* Clock switching/monitoring disabled */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DEVCFG1_FCKSM_SWITCH   (1 &lt;&lt; DEVCFG1_FCKSM_SHIFT) </span><span class="comment">/* Clock switching enabled */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DEVCFG1_FCKSM_MONITOR  (2 &lt;&lt; DEVCFG1_FCKSM_SHIFT) </span><span class="comment">/* Clock monitoring enabled */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DEVCFG1_FCKSM_BOTH     (3 &lt;&lt; DEVCFG1_FCKSM_SHIFT) </span><span class="comment">/* Clock switching/monitoring enabled */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DEVCFG1_WDTPS_SHIFT      (16)      </span><span class="comment">/* Bits 16-20: Watchdog Timer Postscale Select bits */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DEVCFG1_WDTPS_MASK       (31 &lt;&lt; DEVCFG1_WDTPS_SHIFT)</span></div>
<div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DEVCFG1_WDTPS_1        (0 &lt;&lt; DEVCFG1_WDTPS_SHIFT)  </span><span class="comment">/* 1:1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DEVCFG1_WDTPS_2        (1 &lt;&lt; DEVCFG1_WDTPS_SHIFT)  </span><span class="comment">/* 1:2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DEVCFG1_WDTPS_4        (2 &lt;&lt; DEVCFG1_WDTPS_SHIFT)  </span><span class="comment">/* 1:4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DEVCFG1_WDTPS_8        (3 &lt;&lt; DEVCFG1_WDTPS_SHIFT)  </span><span class="comment">/* 1:8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DEVCFG1_WDTPS_16       (4 &lt;&lt; DEVCFG1_WDTPS_SHIFT)  </span><span class="comment">/* 1:16 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DEVCFG1_WDTPS_32       (5 &lt;&lt; DEVCFG1_WDTPS_SHIFT)  </span><span class="comment">/* 1:32 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DEVCFG1_WDTPS_64       (6 &lt;&lt; DEVCFG1_WDTPS_SHIFT)  </span><span class="comment">/* 1:64 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DEVCFG1_WDTPS_128      (7 &lt;&lt; DEVCFG1_WDTPS_SHIFT)  </span><span class="comment">/* 1:128 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DEVCFG1_WDTPS_256      (8 &lt;&lt; DEVCFG1_WDTPS_SHIFT)  </span><span class="comment">/* 1:256 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DEVCFG1_WDTPS_512      (9 &lt;&lt; DEVCFG1_WDTPS_SHIFT)  </span><span class="comment">/* 1:512 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DEVCFG1_WDTPS_1024     (10 &lt;&lt; DEVCFG1_WDTPS_SHIFT) </span><span class="comment">/* 1:1024 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DEVCFG1_WDTPS_2048     (11 &lt;&lt; DEVCFG1_WDTPS_SHIFT) </span><span class="comment">/* 1:2048 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DEVCFG1_WDTPS_4096     (12 &lt;&lt; DEVCFG1_WDTPS_SHIFT) </span><span class="comment">/* 1:4096 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DEVCFG1_WDTPS_8192     (13 &lt;&lt; DEVCFG1_WDTPS_SHIFT) </span><span class="comment">/* 1:8192 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DEVCFG1_WDTPS_16384    (14 &lt;&lt; DEVCFG1_WDTPS_SHIFT) </span><span class="comment">/* 1:16384 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DEVCFG1_WDTPS_32768    (15 &lt;&lt; DEVCFG1_WDTPS_SHIFT) </span><span class="comment">/* 1:32768 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DEVCFG1_WDTPS_65536    (16 &lt;&lt; DEVCFG1_WDTPS_SHIFT) </span><span class="comment">/* 1:65536 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DEVCFG1_WDTPS_131072   (17 &lt;&lt; DEVCFG1_WDTPS_SHIFT) </span><span class="comment">/* 1:131072 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DEVCFG1_WDTPS_262144   (18 &lt;&lt; DEVCFG1_WDTPS_SHIFT) </span><span class="comment">/* 1:262144 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DEVCFG1_WDTPS_524288   (19 &lt;&lt; DEVCFG1_WDTPS_SHIFT) </span><span class="comment">/* 1:524288 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DEVCFG1_WDTPS_1048576  (20 &lt;&lt; DEVCFG1_WDTPS_SHIFT) </span><span class="comment">/* 1:1048576 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DEVCFG1_WDTSPGM          (1 &lt;&lt; 21) </span><span class="comment">/* Bit 21: WDT stop/run during flash programming bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DEVCFG1_WDTSPGM_STOP   (1 &lt;&lt; 21) </span><span class="comment">/*   Bit 21=1: WDT stops during flash programming */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DEVCFG1_WDTSPGM_RUN    (0 &lt;&lt; 21) </span><span class="comment">/*   Bit 21=0: WDT runs during flash programming */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DEVCFG1_WINDIS           (1 &lt;&lt; 22) </span><span class="comment">/* Bit 22: Watchdog Timer Window Enable bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DEVCFG1_WDT_NORMAL     (1 &lt;&lt; 22) </span><span class="comment">/*   Bit 22=1: Watchdog normal mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DEVCFG1_WDT_WINDOW     (0 &lt;&lt; 22) </span><span class="comment">/*   Bit 22=0: Watchdog window mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DEVCFG1_FWDTEN           (1 &lt;&lt; 23) </span><span class="comment">/* Bit 23: Watchdog Timer Enable bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DEVCFG1_FWDT_ENABLED   (1 &lt;&lt; 23) </span><span class="comment">/*   Bit 23=1: Watchdog enabled, cannot be disabled */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DEVCFG1_FWDT_DISABLED  (0 &lt;&lt; 23) </span><span class="comment">/*   Bit 23=0: Watchdog disabled, can be enabled */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DEVCFG1_FWDTWINSZ_SHIFT  (24)      </span><span class="comment">/* Bits 24-25: Watchdog Timer Window Size bits */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DEVCFG1_FWDTWINSZ_MASK   (3 &lt;&lt; DEVCFG1_FWDTWINSZ_SHIFT)</span></div>
<div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;<span class="preprocessor"></span><span class="preprocessor"># define DEVCFG1_FWDTWINSZ_75    (0 &lt;&lt; DEVCFG1_FWDTWINSZ_SHIFT) </span><span class="comment">/* Window size is 75% */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;<span class="preprocessor"></span><span class="preprocessor"># define DEVCFG1_FWDTWINSZ_50    (1 &lt;&lt; DEVCFG1_FWDTWINSZ_SHIFT) </span><span class="comment">/* Window size is 50% */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;<span class="preprocessor"></span><span class="preprocessor"># define DEVCFG1_FWDTWINSZ_37p5  (2 &lt;&lt; DEVCFG1_FWDTWINSZ_SHIFT) </span><span class="comment">/* Window size is 37.5% */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;<span class="preprocessor"></span><span class="preprocessor"># define DEVCFG1_FWDTWINSZ_25    (3 &lt;&lt; DEVCFG1_FWDTWINSZ_SHIFT) </span><span class="comment">/* Window size is 25% */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DEVCFG1_DMTCNT_SHIFT     (26)      </span><span class="comment">/* Bits 26-30: Deadman Timer Count Select bits */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DEVCFG1_DMTCNT_MASK      (31 &lt;&lt; DEVCFG1_DMTCNT_SHIFT)</span></div>
<div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DEVCFG1_DMTCNT(n)      ((uint32_t)((n)-8) &lt;&lt; DEVCFG1_DMTCNT_SHIFT) </span><span class="comment">/* 2**n, n=8..31 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DEVCFG1_DMTCNT_MIN     (0  &lt;&lt; DEVCFG1_DMTCNT_SHIFT) </span><span class="comment">/* 2**8   (256) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DEVCFG1_DMTCNT_MAX     (23 &lt;&lt; DEVCFG1_DMTCNT_SHIFT) </span><span class="comment">/* 2**31 (2147483648) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DEVCFG1_FDMTEN           (1 &lt;&lt; 31) </span><span class="comment">/* Bit 31: Deadman Timer enable bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;<span class="preprocessor">#define DEVCFG1_RWO              0x00003800 </span><span class="comment">/* Bits 11-13: Reserved, write as one */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;<span class="comment">/*  Device configuration word 0  / Alternate device configuration word 0 */</span></div>
<div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;</div>
<div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;<span class="preprocessor">#define DEVCFG0_DEBUG_SHIFT      (0)       </span><span class="comment">/* Bits 0-1: Background Debugger Enable bits */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DEVCFG0_DEBUG_MASK       (3 &lt;&lt; DEVCFG0_DEBUG_SHIFT)</span></div>
<div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DEVCFG0_DEBUG_ENABLED  (2 &lt;&lt; DEVCFG0_DEBUG_SHIFT) </span><span class="comment">/* Debugger is enabled */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DEVCFG0_DEBUG_DISABLED (3 &lt;&lt; DEVCFG0_DEBUG_SHIFT) </span><span class="comment">/* Debugger is disabled */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DEVCFG0_JTAGEN           (1 &lt;&lt; 2)  </span><span class="comment">/* Bit 2: JTAG Enable bit(1) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DEVCFG0_ICESEL_SHIFT     (3)       </span><span class="comment">/* Bits 3-4: ICE Communication Channel Select bits */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DEVCFG0_ICESEL_MASK      (3 &lt;&lt; DEVCFG0_ICESEL_SHIFT)</span></div>
<div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DEVCFG0_ICESEL_1       (3 &lt;&lt; DEVCFG0_ICESEL_SHIFT) </span><span class="comment">/* PGEC1/PGED1 pair is used */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DEVCFG0_ICESEL_2       (2 &lt;&lt; DEVCFG0_ICESEL_SHIFT) </span><span class="comment">/* PGEC2/PGED2 pair is used */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DEVCFG0_TRCEN            (1 &lt;&lt; 5)  </span><span class="comment">/* Bit 5: Trace Enable bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DEVCFG0_BOOTISA          (1 &lt;&lt; 6)  </span><span class="comment">/* Bit 6: Boot ISA Selection bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DEVCFG0_BOOT_MIPS32    (1 &lt;&lt; 6)  </span><span class="comment">/*   Bit 6=1: Boot code and Exception code is MIPS32 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DEVCFG0_BOOT_MICROMIPS (0 &lt;&lt; 6)  </span><span class="comment">/*   Bit 6=0: Boot code and Exception code is microMIPS */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DEVCFG0_FECCCON_SHIFT    (8)       </span><span class="comment">/* Bit 8-9: Dynamic Flash ECC Configuration bits */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DEVCFG0_FECCCON_MASK     (3 &lt;&lt; DEVCFG0_FECCCON_SHIFT)</span></div>
<div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DEVCFG0_FECCCON_ECC    (0 &lt;&lt; DEVCFG0_FECCCON_SHIFT) </span><span class="comment">/* Flash ECC enabled (locked) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DEVCFG0_FECCCON_DYNECC (1 &lt;&lt; DEVCFG0_FECCCON_SHIFT) </span><span class="comment">/* Dynamic Flash ECC enabled (locked) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DEVCFG0_FECCCON_DISLCK (2 &lt;&lt; DEVCFG0_FECCCON_SHIFT) </span><span class="comment">/* ECC / dynamic ECC disabled (locked) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DEVCFG0_FECCCON_DISWR  (3 &lt;&lt; DEVCFG0_FECCCON_SHIFT) </span><span class="comment">/* ECC / dynamic ECC disabled (writable) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DEVCFG0_FSLEEP           (1 &lt;&lt; 10) </span><span class="comment">/* Bit 10: Flash Sleep Mode bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DEVCFG0_FSLEEP_OFF     (1 &lt;&lt; 10) </span><span class="comment">/*   Bit 10=1: Flash powered down in sleep mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DEVCFG0_FSLEEP_ON      (0 &lt;&lt; 10) </span><span class="comment">/*   Bit 10=0: Flash powerdown controlled by VREGS bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DEVCFG0_DBGPER_SHIFT     (12)      </span><span class="comment">/* Bits 12-14: Debug Mode CPU Access Permission bits */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DEVCFG0_DBGPER_MASK      (7 &lt;&lt; DEVCFG0_DBGPER_SHIFT)</span></div>
<div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DEVCFG0_DBGPER_GROUP0  (1 &lt;&lt; DEVCFG0_DBGPER_SHIFT) </span><span class="comment">/* Allow/deny access to group 0 regions */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DEVCFG0_DBGPER_GROUP1  (2 &lt;&lt; DEVCFG0_DBGPER_SHIFT) </span><span class="comment">/* Allow/deny access to group 1 regions */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DEVCFG0_DBGPER_GROUP2  (4 &lt;&lt; DEVCFG0_DBGPER_SHIFT) </span><span class="comment">/* Allow/deny access to group 2 regions */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DEVCFG0_DBGPER_ALL     (7 &lt;&lt; DEVCFG0_DBGPER_SHIFT) </span><span class="comment">/* Allow/deny access to all regions */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DEVCFG0_EJTAGBEN         (1 &lt;&lt; 30) </span><span class="comment">/* Bit 30: EJTAG Boot Enable bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DEVCFG0_EJTAG_NORMAL   (1 &lt;&lt; 30) </span><span class="comment">/*   Bit 30=1: Normal EJTAG functionality */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DEVCFG0_EJTAG_REDUCED  (0 &lt;&lt; 30) </span><span class="comment">/*   Bit 30=0: Reduced EJTAG functionality */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;<span class="preprocessor">#define DEVCFG0_RW0              0xbfff8880 </span><span class="comment">/* Bits 7, 11, 15-29, 31: Reserved, write as one */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;<span class="comment">/* Device code protect words 1-3 / Alternate device code protect words 1-3</span></div>
<div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;<span class="comment"> * The DEVCP1 through DEVCP3 and ADEVCP1 through ADEVCP3 registers are used</span></div>
<div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;<span class="comment"> * for Quad Word programming operation when programming the DEVCP0/ADEVCP0</span></div>
<div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;<span class="comment"> * registers, and do not contain any valid information.</span></div>
<div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;</div>
<div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;<span class="comment">/* Device code protect word 0 / Alternate device code protect word 0 */</span></div>
<div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;</div>
<div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;<span class="preprocessor">#define DEVCP0_CP                (1 &lt;&lt; 28)  </span><span class="comment">/* Bit 28: Code-protect bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DEVCP0_RWO               0xefffffff </span><span class="comment">/* Bits 0-27, 28-31: Reserved, write as one */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;<span class="comment">/* Device signature words 1-3 / Alternate device signature words 1-3</span></div>
<div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;<span class="comment"> * The DEVSIGN1 through DEVSIGN3 and ADEVSIGN1 through ADEVSIGN3 registers</span></div>
<div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;<span class="comment"> * are used for Quad Word programming operation when programming the</span></div>
<div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;<span class="comment"> * DEVSIGN0/ADESIGN0 registers, and do not contain any valid information.</span></div>
<div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;</div>
<div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;<span class="comment">/* Device signature word 0 / Alternate device signature word 0 */</span></div>
<div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;</div>
<div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;<span class="preprocessor">#define DEVSIGN0_RWZ             0x80000000 </span><span class="comment">/* Bit 31: Reserved, write as zero */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DEVSIGN0_RWO             0x7fffffff </span><span class="comment">/* Bits 0-30: Reserved, write as one */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;<span class="comment">/* Device ADC Calibration (Boot Flash PIC32MZ_ADCCALIB_K1BASE) */</span></div>
<div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;<span class="comment">/* ADC1-5 Calibration:  32-bit calibration values */</span></div>
<div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;</div>
<div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;<span class="comment">/* Device Serial Number (Boot Flash PIC32MZ_DEVSN_K1BASE) */</span></div>
<div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;<span class="comment">/* Device serial number 0-1: 32-bit serial number data */</span></div>
<div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;</div>
<div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* __ARCH_MIPS_SRC_PIC32MZ_CHIP_PIC32MZEC_FEATURES_H */</span><span class="preprocessor"></span></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.6
</small></address>
</body>
</html>
