
term_project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000d518  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000528  0800d6b8  0800d6b8  0000e6b8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800dbe0  0800dbe0  0000f070  2**0
                  CONTENTS
  4 .ARM          00000008  0800dbe0  0800dbe0  0000ebe0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800dbe8  0800dbe8  0000f070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800dbe8  0800dbe8  0000ebe8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800dbec  0800dbec  0000ebec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000070  20000000  0800dbf0  0000f000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000003bc  20000070  0800dc60  0000f070  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000042c  0800dc60  0000f42c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000f070  2**0
                  CONTENTS, READONLY
 12 .debug_info   00019d6e  00000000  00000000  0000f0a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003381  00000000  00000000  00028e0e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001350  00000000  00000000  0002c190  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000fe2  00000000  00000000  0002d4e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001a1aa  00000000  00000000  0002e4c2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00019b34  00000000  00000000  0004866c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009ee8d  00000000  00000000  000621a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0010102d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005ebc  00000000  00000000  00101070  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000007d  00000000  00000000  00106f2c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000070 	.word	0x20000070
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800d6a0 	.word	0x0800d6a0

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000074 	.word	0x20000074
 80001dc:	0800d6a0 	.word	0x0800d6a0

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	@ 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2uiz>:
 8000bb8:	004a      	lsls	r2, r1, #1
 8000bba:	d211      	bcs.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bbc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bc0:	d211      	bcs.n	8000be6 <__aeabi_d2uiz+0x2e>
 8000bc2:	d50d      	bpl.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bc4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bc8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bcc:	d40e      	bmi.n	8000bec <__aeabi_d2uiz+0x34>
 8000bce:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bd2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bd6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bda:	fa23 f002 	lsr.w	r0, r3, r2
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bea:	d102      	bne.n	8000bf2 <__aeabi_d2uiz+0x3a>
 8000bec:	f04f 30ff 	mov.w	r0, #4294967295
 8000bf0:	4770      	bx	lr
 8000bf2:	f04f 0000 	mov.w	r0, #0
 8000bf6:	4770      	bx	lr

08000bf8 <__aeabi_d2f>:
 8000bf8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bfc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c00:	bf24      	itt	cs
 8000c02:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c06:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c0a:	d90d      	bls.n	8000c28 <__aeabi_d2f+0x30>
 8000c0c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c10:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c14:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c18:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c1c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c20:	bf08      	it	eq
 8000c22:	f020 0001 	biceq.w	r0, r0, #1
 8000c26:	4770      	bx	lr
 8000c28:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c2c:	d121      	bne.n	8000c72 <__aeabi_d2f+0x7a>
 8000c2e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c32:	bfbc      	itt	lt
 8000c34:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c38:	4770      	bxlt	lr
 8000c3a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c3e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c42:	f1c2 0218 	rsb	r2, r2, #24
 8000c46:	f1c2 0c20 	rsb	ip, r2, #32
 8000c4a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c4e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c52:	bf18      	it	ne
 8000c54:	f040 0001 	orrne.w	r0, r0, #1
 8000c58:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c5c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c60:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c64:	ea40 000c 	orr.w	r0, r0, ip
 8000c68:	fa23 f302 	lsr.w	r3, r3, r2
 8000c6c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c70:	e7cc      	b.n	8000c0c <__aeabi_d2f+0x14>
 8000c72:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c76:	d107      	bne.n	8000c88 <__aeabi_d2f+0x90>
 8000c78:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c7c:	bf1e      	ittt	ne
 8000c7e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c82:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c86:	4770      	bxne	lr
 8000c88:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c8c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c90:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c94:	4770      	bx	lr
 8000c96:	bf00      	nop

08000c98 <__aeabi_uldivmod>:
 8000c98:	b953      	cbnz	r3, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9a:	b94a      	cbnz	r2, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9c:	2900      	cmp	r1, #0
 8000c9e:	bf08      	it	eq
 8000ca0:	2800      	cmpeq	r0, #0
 8000ca2:	bf1c      	itt	ne
 8000ca4:	f04f 31ff 	movne.w	r1, #4294967295
 8000ca8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cac:	f000 b96a 	b.w	8000f84 <__aeabi_idiv0>
 8000cb0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cb4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cb8:	f000 f806 	bl	8000cc8 <__udivmoddi4>
 8000cbc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cc0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cc4:	b004      	add	sp, #16
 8000cc6:	4770      	bx	lr

08000cc8 <__udivmoddi4>:
 8000cc8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000ccc:	9d08      	ldr	r5, [sp, #32]
 8000cce:	460c      	mov	r4, r1
 8000cd0:	2b00      	cmp	r3, #0
 8000cd2:	d14e      	bne.n	8000d72 <__udivmoddi4+0xaa>
 8000cd4:	4694      	mov	ip, r2
 8000cd6:	458c      	cmp	ip, r1
 8000cd8:	4686      	mov	lr, r0
 8000cda:	fab2 f282 	clz	r2, r2
 8000cde:	d962      	bls.n	8000da6 <__udivmoddi4+0xde>
 8000ce0:	b14a      	cbz	r2, 8000cf6 <__udivmoddi4+0x2e>
 8000ce2:	f1c2 0320 	rsb	r3, r2, #32
 8000ce6:	4091      	lsls	r1, r2
 8000ce8:	fa20 f303 	lsr.w	r3, r0, r3
 8000cec:	fa0c fc02 	lsl.w	ip, ip, r2
 8000cf0:	4319      	orrs	r1, r3
 8000cf2:	fa00 fe02 	lsl.w	lr, r0, r2
 8000cf6:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000cfa:	fa1f f68c 	uxth.w	r6, ip
 8000cfe:	fbb1 f4f7 	udiv	r4, r1, r7
 8000d02:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000d06:	fb07 1114 	mls	r1, r7, r4, r1
 8000d0a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d0e:	fb04 f106 	mul.w	r1, r4, r6
 8000d12:	4299      	cmp	r1, r3
 8000d14:	d90a      	bls.n	8000d2c <__udivmoddi4+0x64>
 8000d16:	eb1c 0303 	adds.w	r3, ip, r3
 8000d1a:	f104 30ff 	add.w	r0, r4, #4294967295
 8000d1e:	f080 8112 	bcs.w	8000f46 <__udivmoddi4+0x27e>
 8000d22:	4299      	cmp	r1, r3
 8000d24:	f240 810f 	bls.w	8000f46 <__udivmoddi4+0x27e>
 8000d28:	3c02      	subs	r4, #2
 8000d2a:	4463      	add	r3, ip
 8000d2c:	1a59      	subs	r1, r3, r1
 8000d2e:	fa1f f38e 	uxth.w	r3, lr
 8000d32:	fbb1 f0f7 	udiv	r0, r1, r7
 8000d36:	fb07 1110 	mls	r1, r7, r0, r1
 8000d3a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d3e:	fb00 f606 	mul.w	r6, r0, r6
 8000d42:	429e      	cmp	r6, r3
 8000d44:	d90a      	bls.n	8000d5c <__udivmoddi4+0x94>
 8000d46:	eb1c 0303 	adds.w	r3, ip, r3
 8000d4a:	f100 31ff 	add.w	r1, r0, #4294967295
 8000d4e:	f080 80fc 	bcs.w	8000f4a <__udivmoddi4+0x282>
 8000d52:	429e      	cmp	r6, r3
 8000d54:	f240 80f9 	bls.w	8000f4a <__udivmoddi4+0x282>
 8000d58:	4463      	add	r3, ip
 8000d5a:	3802      	subs	r0, #2
 8000d5c:	1b9b      	subs	r3, r3, r6
 8000d5e:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000d62:	2100      	movs	r1, #0
 8000d64:	b11d      	cbz	r5, 8000d6e <__udivmoddi4+0xa6>
 8000d66:	40d3      	lsrs	r3, r2
 8000d68:	2200      	movs	r2, #0
 8000d6a:	e9c5 3200 	strd	r3, r2, [r5]
 8000d6e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d72:	428b      	cmp	r3, r1
 8000d74:	d905      	bls.n	8000d82 <__udivmoddi4+0xba>
 8000d76:	b10d      	cbz	r5, 8000d7c <__udivmoddi4+0xb4>
 8000d78:	e9c5 0100 	strd	r0, r1, [r5]
 8000d7c:	2100      	movs	r1, #0
 8000d7e:	4608      	mov	r0, r1
 8000d80:	e7f5      	b.n	8000d6e <__udivmoddi4+0xa6>
 8000d82:	fab3 f183 	clz	r1, r3
 8000d86:	2900      	cmp	r1, #0
 8000d88:	d146      	bne.n	8000e18 <__udivmoddi4+0x150>
 8000d8a:	42a3      	cmp	r3, r4
 8000d8c:	d302      	bcc.n	8000d94 <__udivmoddi4+0xcc>
 8000d8e:	4290      	cmp	r0, r2
 8000d90:	f0c0 80f0 	bcc.w	8000f74 <__udivmoddi4+0x2ac>
 8000d94:	1a86      	subs	r6, r0, r2
 8000d96:	eb64 0303 	sbc.w	r3, r4, r3
 8000d9a:	2001      	movs	r0, #1
 8000d9c:	2d00      	cmp	r5, #0
 8000d9e:	d0e6      	beq.n	8000d6e <__udivmoddi4+0xa6>
 8000da0:	e9c5 6300 	strd	r6, r3, [r5]
 8000da4:	e7e3      	b.n	8000d6e <__udivmoddi4+0xa6>
 8000da6:	2a00      	cmp	r2, #0
 8000da8:	f040 8090 	bne.w	8000ecc <__udivmoddi4+0x204>
 8000dac:	eba1 040c 	sub.w	r4, r1, ip
 8000db0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000db4:	fa1f f78c 	uxth.w	r7, ip
 8000db8:	2101      	movs	r1, #1
 8000dba:	fbb4 f6f8 	udiv	r6, r4, r8
 8000dbe:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000dc2:	fb08 4416 	mls	r4, r8, r6, r4
 8000dc6:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000dca:	fb07 f006 	mul.w	r0, r7, r6
 8000dce:	4298      	cmp	r0, r3
 8000dd0:	d908      	bls.n	8000de4 <__udivmoddi4+0x11c>
 8000dd2:	eb1c 0303 	adds.w	r3, ip, r3
 8000dd6:	f106 34ff 	add.w	r4, r6, #4294967295
 8000dda:	d202      	bcs.n	8000de2 <__udivmoddi4+0x11a>
 8000ddc:	4298      	cmp	r0, r3
 8000dde:	f200 80cd 	bhi.w	8000f7c <__udivmoddi4+0x2b4>
 8000de2:	4626      	mov	r6, r4
 8000de4:	1a1c      	subs	r4, r3, r0
 8000de6:	fa1f f38e 	uxth.w	r3, lr
 8000dea:	fbb4 f0f8 	udiv	r0, r4, r8
 8000dee:	fb08 4410 	mls	r4, r8, r0, r4
 8000df2:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000df6:	fb00 f707 	mul.w	r7, r0, r7
 8000dfa:	429f      	cmp	r7, r3
 8000dfc:	d908      	bls.n	8000e10 <__udivmoddi4+0x148>
 8000dfe:	eb1c 0303 	adds.w	r3, ip, r3
 8000e02:	f100 34ff 	add.w	r4, r0, #4294967295
 8000e06:	d202      	bcs.n	8000e0e <__udivmoddi4+0x146>
 8000e08:	429f      	cmp	r7, r3
 8000e0a:	f200 80b0 	bhi.w	8000f6e <__udivmoddi4+0x2a6>
 8000e0e:	4620      	mov	r0, r4
 8000e10:	1bdb      	subs	r3, r3, r7
 8000e12:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000e16:	e7a5      	b.n	8000d64 <__udivmoddi4+0x9c>
 8000e18:	f1c1 0620 	rsb	r6, r1, #32
 8000e1c:	408b      	lsls	r3, r1
 8000e1e:	fa22 f706 	lsr.w	r7, r2, r6
 8000e22:	431f      	orrs	r7, r3
 8000e24:	fa20 fc06 	lsr.w	ip, r0, r6
 8000e28:	fa04 f301 	lsl.w	r3, r4, r1
 8000e2c:	ea43 030c 	orr.w	r3, r3, ip
 8000e30:	40f4      	lsrs	r4, r6
 8000e32:	fa00 f801 	lsl.w	r8, r0, r1
 8000e36:	0c38      	lsrs	r0, r7, #16
 8000e38:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000e3c:	fbb4 fef0 	udiv	lr, r4, r0
 8000e40:	fa1f fc87 	uxth.w	ip, r7
 8000e44:	fb00 441e 	mls	r4, r0, lr, r4
 8000e48:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000e4c:	fb0e f90c 	mul.w	r9, lr, ip
 8000e50:	45a1      	cmp	r9, r4
 8000e52:	fa02 f201 	lsl.w	r2, r2, r1
 8000e56:	d90a      	bls.n	8000e6e <__udivmoddi4+0x1a6>
 8000e58:	193c      	adds	r4, r7, r4
 8000e5a:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000e5e:	f080 8084 	bcs.w	8000f6a <__udivmoddi4+0x2a2>
 8000e62:	45a1      	cmp	r9, r4
 8000e64:	f240 8081 	bls.w	8000f6a <__udivmoddi4+0x2a2>
 8000e68:	f1ae 0e02 	sub.w	lr, lr, #2
 8000e6c:	443c      	add	r4, r7
 8000e6e:	eba4 0409 	sub.w	r4, r4, r9
 8000e72:	fa1f f983 	uxth.w	r9, r3
 8000e76:	fbb4 f3f0 	udiv	r3, r4, r0
 8000e7a:	fb00 4413 	mls	r4, r0, r3, r4
 8000e7e:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000e82:	fb03 fc0c 	mul.w	ip, r3, ip
 8000e86:	45a4      	cmp	ip, r4
 8000e88:	d907      	bls.n	8000e9a <__udivmoddi4+0x1d2>
 8000e8a:	193c      	adds	r4, r7, r4
 8000e8c:	f103 30ff 	add.w	r0, r3, #4294967295
 8000e90:	d267      	bcs.n	8000f62 <__udivmoddi4+0x29a>
 8000e92:	45a4      	cmp	ip, r4
 8000e94:	d965      	bls.n	8000f62 <__udivmoddi4+0x29a>
 8000e96:	3b02      	subs	r3, #2
 8000e98:	443c      	add	r4, r7
 8000e9a:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000e9e:	fba0 9302 	umull	r9, r3, r0, r2
 8000ea2:	eba4 040c 	sub.w	r4, r4, ip
 8000ea6:	429c      	cmp	r4, r3
 8000ea8:	46ce      	mov	lr, r9
 8000eaa:	469c      	mov	ip, r3
 8000eac:	d351      	bcc.n	8000f52 <__udivmoddi4+0x28a>
 8000eae:	d04e      	beq.n	8000f4e <__udivmoddi4+0x286>
 8000eb0:	b155      	cbz	r5, 8000ec8 <__udivmoddi4+0x200>
 8000eb2:	ebb8 030e 	subs.w	r3, r8, lr
 8000eb6:	eb64 040c 	sbc.w	r4, r4, ip
 8000eba:	fa04 f606 	lsl.w	r6, r4, r6
 8000ebe:	40cb      	lsrs	r3, r1
 8000ec0:	431e      	orrs	r6, r3
 8000ec2:	40cc      	lsrs	r4, r1
 8000ec4:	e9c5 6400 	strd	r6, r4, [r5]
 8000ec8:	2100      	movs	r1, #0
 8000eca:	e750      	b.n	8000d6e <__udivmoddi4+0xa6>
 8000ecc:	f1c2 0320 	rsb	r3, r2, #32
 8000ed0:	fa20 f103 	lsr.w	r1, r0, r3
 8000ed4:	fa0c fc02 	lsl.w	ip, ip, r2
 8000ed8:	fa24 f303 	lsr.w	r3, r4, r3
 8000edc:	4094      	lsls	r4, r2
 8000ede:	430c      	orrs	r4, r1
 8000ee0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000ee4:	fa00 fe02 	lsl.w	lr, r0, r2
 8000ee8:	fa1f f78c 	uxth.w	r7, ip
 8000eec:	fbb3 f0f8 	udiv	r0, r3, r8
 8000ef0:	fb08 3110 	mls	r1, r8, r0, r3
 8000ef4:	0c23      	lsrs	r3, r4, #16
 8000ef6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000efa:	fb00 f107 	mul.w	r1, r0, r7
 8000efe:	4299      	cmp	r1, r3
 8000f00:	d908      	bls.n	8000f14 <__udivmoddi4+0x24c>
 8000f02:	eb1c 0303 	adds.w	r3, ip, r3
 8000f06:	f100 36ff 	add.w	r6, r0, #4294967295
 8000f0a:	d22c      	bcs.n	8000f66 <__udivmoddi4+0x29e>
 8000f0c:	4299      	cmp	r1, r3
 8000f0e:	d92a      	bls.n	8000f66 <__udivmoddi4+0x29e>
 8000f10:	3802      	subs	r0, #2
 8000f12:	4463      	add	r3, ip
 8000f14:	1a5b      	subs	r3, r3, r1
 8000f16:	b2a4      	uxth	r4, r4
 8000f18:	fbb3 f1f8 	udiv	r1, r3, r8
 8000f1c:	fb08 3311 	mls	r3, r8, r1, r3
 8000f20:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000f24:	fb01 f307 	mul.w	r3, r1, r7
 8000f28:	42a3      	cmp	r3, r4
 8000f2a:	d908      	bls.n	8000f3e <__udivmoddi4+0x276>
 8000f2c:	eb1c 0404 	adds.w	r4, ip, r4
 8000f30:	f101 36ff 	add.w	r6, r1, #4294967295
 8000f34:	d213      	bcs.n	8000f5e <__udivmoddi4+0x296>
 8000f36:	42a3      	cmp	r3, r4
 8000f38:	d911      	bls.n	8000f5e <__udivmoddi4+0x296>
 8000f3a:	3902      	subs	r1, #2
 8000f3c:	4464      	add	r4, ip
 8000f3e:	1ae4      	subs	r4, r4, r3
 8000f40:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000f44:	e739      	b.n	8000dba <__udivmoddi4+0xf2>
 8000f46:	4604      	mov	r4, r0
 8000f48:	e6f0      	b.n	8000d2c <__udivmoddi4+0x64>
 8000f4a:	4608      	mov	r0, r1
 8000f4c:	e706      	b.n	8000d5c <__udivmoddi4+0x94>
 8000f4e:	45c8      	cmp	r8, r9
 8000f50:	d2ae      	bcs.n	8000eb0 <__udivmoddi4+0x1e8>
 8000f52:	ebb9 0e02 	subs.w	lr, r9, r2
 8000f56:	eb63 0c07 	sbc.w	ip, r3, r7
 8000f5a:	3801      	subs	r0, #1
 8000f5c:	e7a8      	b.n	8000eb0 <__udivmoddi4+0x1e8>
 8000f5e:	4631      	mov	r1, r6
 8000f60:	e7ed      	b.n	8000f3e <__udivmoddi4+0x276>
 8000f62:	4603      	mov	r3, r0
 8000f64:	e799      	b.n	8000e9a <__udivmoddi4+0x1d2>
 8000f66:	4630      	mov	r0, r6
 8000f68:	e7d4      	b.n	8000f14 <__udivmoddi4+0x24c>
 8000f6a:	46d6      	mov	lr, sl
 8000f6c:	e77f      	b.n	8000e6e <__udivmoddi4+0x1a6>
 8000f6e:	4463      	add	r3, ip
 8000f70:	3802      	subs	r0, #2
 8000f72:	e74d      	b.n	8000e10 <__udivmoddi4+0x148>
 8000f74:	4606      	mov	r6, r0
 8000f76:	4623      	mov	r3, r4
 8000f78:	4608      	mov	r0, r1
 8000f7a:	e70f      	b.n	8000d9c <__udivmoddi4+0xd4>
 8000f7c:	3e02      	subs	r6, #2
 8000f7e:	4463      	add	r3, ip
 8000f80:	e730      	b.n	8000de4 <__udivmoddi4+0x11c>
 8000f82:	bf00      	nop

08000f84 <__aeabi_idiv0>:
 8000f84:	4770      	bx	lr
 8000f86:	bf00      	nop

08000f88 <bno055_init>:
 *
 *  Return:
 *  > `bool`: `true` if none of the init steps fail, `false` else
 * ---------------------------------------------------------------
 */
error_bno bno055_init(bno055_t* imu) {
 8000f88:	b590      	push	{r4, r7, lr}
 8000f8a:	b0af      	sub	sp, #188	@ 0xbc
 8000f8c:	af2a      	add	r7, sp, #168	@ 0xa8
 8000f8e:	6078      	str	r0, [r7, #4]
    u8 id = 0;
 8000f90:	2300      	movs	r3, #0
 8000f92:	73bb      	strb	r3, [r7, #14]
    error_bno err;

    imu->addr = (imu->addr << 1);
 8000f94:	687b      	ldr	r3, [r7, #4]
 8000f96:	799b      	ldrb	r3, [r3, #6]
 8000f98:	005b      	lsls	r3, r3, #1
 8000f9a:	b2da      	uxtb	r2, r3
 8000f9c:	687b      	ldr	r3, [r7, #4]
 8000f9e:	719a      	strb	r2, [r3, #6]
    err = bno055_read_regs(*imu, BNO_CHIP_ID, &id, 1);
 8000fa0:	687c      	ldr	r4, [r7, #4]
 8000fa2:	2301      	movs	r3, #1
 8000fa4:	9329      	str	r3, [sp, #164]	@ 0xa4
 8000fa6:	f107 030e 	add.w	r3, r7, #14
 8000faa:	9328      	str	r3, [sp, #160]	@ 0xa0
 8000fac:	2300      	movs	r3, #0
 8000fae:	9327      	str	r3, [sp, #156]	@ 0x9c
 8000fb0:	4668      	mov	r0, sp
 8000fb2:	f104 0310 	add.w	r3, r4, #16
 8000fb6:	229c      	movs	r2, #156	@ 0x9c
 8000fb8:	4619      	mov	r1, r3
 8000fba:	f009 facd 	bl	800a558 <memcpy>
 8000fbe:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8000fc2:	f001 fbb6 	bl	8002732 <bno055_read_regs>
 8000fc6:	4603      	mov	r3, r0
 8000fc8:	73fb      	strb	r3, [r7, #15]
    if (err != BNO_OK) {
 8000fca:	7bfb      	ldrb	r3, [r7, #15]
 8000fcc:	2b00      	cmp	r3, #0
 8000fce:	d001      	beq.n	8000fd4 <bno055_init+0x4c>
        return err;
 8000fd0:	7bfb      	ldrb	r3, [r7, #15]
 8000fd2:	e0b6      	b.n	8001142 <bno055_init+0x1ba>
    }
    if (id != BNO_DEF_CHIP_ID) {
 8000fd4:	7bbb      	ldrb	r3, [r7, #14]
 8000fd6:	2ba0      	cmp	r3, #160	@ 0xa0
 8000fd8:	d001      	beq.n	8000fde <bno055_init+0x56>
        return BNO_ERR_WRONG_CHIP_ID;
 8000fda:	2306      	movs	r3, #6
 8000fdc:	e0b1      	b.n	8001142 <bno055_init+0x1ba>
    }
    if ((err = bno055_set_opmode(imu, BNO_MODE_CONFIG)) != BNO_OK) {
 8000fde:	2100      	movs	r1, #0
 8000fe0:	6878      	ldr	r0, [r7, #4]
 8000fe2:	f001 fa74 	bl	80024ce <bno055_set_opmode>
 8000fe6:	4603      	mov	r3, r0
 8000fe8:	73fb      	strb	r3, [r7, #15]
 8000fea:	7bfb      	ldrb	r3, [r7, #15]
 8000fec:	2b00      	cmp	r3, #0
 8000fee:	d001      	beq.n	8000ff4 <bno055_init+0x6c>
        return err;
 8000ff0:	7bfb      	ldrb	r3, [r7, #15]
 8000ff2:	e0a6      	b.n	8001142 <bno055_init+0x1ba>
    }
    HAL_Delay(2);
 8000ff4:	2002      	movs	r0, #2
 8000ff6:	f004 fcab 	bl	8005950 <HAL_Delay>
    bno055_reset(imu);
 8000ffa:	6878      	ldr	r0, [r7, #4]
 8000ffc:	f001 fb53 	bl	80026a6 <bno055_reset>
    HAL_Delay(5000);
 8001000:	f241 3088 	movw	r0, #5000	@ 0x1388
 8001004:	f004 fca4 	bl	8005950 <HAL_Delay>
    if ((err = bno055_set_pwr_mode(imu, BNO_PWR_NORMAL)) != BNO_OK) {
 8001008:	2100      	movs	r1, #0
 800100a:	6878      	ldr	r0, [r7, #4]
 800100c:	f001 faee 	bl	80025ec <bno055_set_pwr_mode>
 8001010:	4603      	mov	r3, r0
 8001012:	73fb      	strb	r3, [r7, #15]
 8001014:	7bfb      	ldrb	r3, [r7, #15]
 8001016:	2b00      	cmp	r3, #0
 8001018:	d001      	beq.n	800101e <bno055_init+0x96>
        return err;
 800101a:	7bfb      	ldrb	r3, [r7, #15]
 800101c:	e091      	b.n	8001142 <bno055_init+0x1ba>
    }
    HAL_Delay(10);
 800101e:	200a      	movs	r0, #10
 8001020:	f004 fc96 	bl	8005950 <HAL_Delay>
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
 8001024:	2100      	movs	r1, #0
 8001026:	6878      	ldr	r0, [r7, #4]
 8001028:	f001 fbe7 	bl	80027fa <bno055_set_page>
 800102c:	4603      	mov	r3, r0
 800102e:	73fb      	strb	r3, [r7, #15]
 8001030:	7bfb      	ldrb	r3, [r7, #15]
 8001032:	2b00      	cmp	r3, #0
 8001034:	d001      	beq.n	800103a <bno055_init+0xb2>
        return err;
 8001036:	7bfb      	ldrb	r3, [r7, #15]
 8001038:	e083      	b.n	8001142 <bno055_init+0x1ba>
    }
    HAL_Delay(BNO_CONFIG_TIME_DELAY + 5);
 800103a:	200c      	movs	r0, #12
 800103c:	f004 fc88 	bl	8005950 <HAL_Delay>
    bno055_on(imu);
 8001040:	6878      	ldr	r0, [r7, #4]
 8001042:	f001 fb53 	bl	80026ec <bno055_on>
    if ((err = bno055_set_opmode(imu, imu->mode)) != BNO_OK) {
 8001046:	687b      	ldr	r3, [r7, #4]
 8001048:	791b      	ldrb	r3, [r3, #4]
 800104a:	4619      	mov	r1, r3
 800104c:	6878      	ldr	r0, [r7, #4]
 800104e:	f001 fa3e 	bl	80024ce <bno055_set_opmode>
 8001052:	4603      	mov	r3, r0
 8001054:	73fb      	strb	r3, [r7, #15]
 8001056:	7bfb      	ldrb	r3, [r7, #15]
 8001058:	2b00      	cmp	r3, #0
 800105a:	d001      	beq.n	8001060 <bno055_init+0xd8>
        return err;
 800105c:	7bfb      	ldrb	r3, [r7, #15]
 800105e:	e070      	b.n	8001142 <bno055_init+0x1ba>
    }
    HAL_Delay(BNO_ANY_TIME_DELAY + 5);
 8001060:	2018      	movs	r0, #24
 8001062:	f004 fc75 	bl	8005950 <HAL_Delay>

    imu->temperature = &bno055_temperature;
 8001066:	687b      	ldr	r3, [r7, #4]
 8001068:	4a38      	ldr	r2, [pc, #224]	@ (800114c <bno055_init+0x1c4>)
 800106a:	625a      	str	r2, [r3, #36]	@ 0x24
    imu->acc_x = &bno055_acc_x;
 800106c:	687b      	ldr	r3, [r7, #4]
 800106e:	4a38      	ldr	r2, [pc, #224]	@ (8001150 <bno055_init+0x1c8>)
 8001070:	629a      	str	r2, [r3, #40]	@ 0x28
    imu->acc_y = &bno055_acc_y;
 8001072:	687b      	ldr	r3, [r7, #4]
 8001074:	4a37      	ldr	r2, [pc, #220]	@ (8001154 <bno055_init+0x1cc>)
 8001076:	62da      	str	r2, [r3, #44]	@ 0x2c
    imu->acc_z = &bno055_acc_z;
 8001078:	687b      	ldr	r3, [r7, #4]
 800107a:	4a37      	ldr	r2, [pc, #220]	@ (8001158 <bno055_init+0x1d0>)
 800107c:	631a      	str	r2, [r3, #48]	@ 0x30
    imu->acc = &bno055_acc;
 800107e:	687b      	ldr	r3, [r7, #4]
 8001080:	4a36      	ldr	r2, [pc, #216]	@ (800115c <bno055_init+0x1d4>)
 8001082:	635a      	str	r2, [r3, #52]	@ 0x34
    imu->linear_acc_x = &bno055_linear_acc_x;
 8001084:	687b      	ldr	r3, [r7, #4]
 8001086:	4a36      	ldr	r2, [pc, #216]	@ (8001160 <bno055_init+0x1d8>)
 8001088:	639a      	str	r2, [r3, #56]	@ 0x38
    imu->linear_acc_y = &bno055_linear_acc_y;
 800108a:	687b      	ldr	r3, [r7, #4]
 800108c:	4a35      	ldr	r2, [pc, #212]	@ (8001164 <bno055_init+0x1dc>)
 800108e:	63da      	str	r2, [r3, #60]	@ 0x3c
    imu->linear_acc_z = &bno055_linear_acc_z;
 8001090:	687b      	ldr	r3, [r7, #4]
 8001092:	4a35      	ldr	r2, [pc, #212]	@ (8001168 <bno055_init+0x1e0>)
 8001094:	641a      	str	r2, [r3, #64]	@ 0x40
    imu->linear_acc = &bno055_linear_acc;
 8001096:	687b      	ldr	r3, [r7, #4]
 8001098:	4a34      	ldr	r2, [pc, #208]	@ (800116c <bno055_init+0x1e4>)
 800109a:	645a      	str	r2, [r3, #68]	@ 0x44
    imu->gyro_x = &bno055_gyro_x;
 800109c:	687b      	ldr	r3, [r7, #4]
 800109e:	4a34      	ldr	r2, [pc, #208]	@ (8001170 <bno055_init+0x1e8>)
 80010a0:	649a      	str	r2, [r3, #72]	@ 0x48
    imu->gyro_y = &bno055_gyro_y;
 80010a2:	687b      	ldr	r3, [r7, #4]
 80010a4:	4a33      	ldr	r2, [pc, #204]	@ (8001174 <bno055_init+0x1ec>)
 80010a6:	64da      	str	r2, [r3, #76]	@ 0x4c
    imu->gyro_z = &bno055_gyro_z;
 80010a8:	687b      	ldr	r3, [r7, #4]
 80010aa:	4a33      	ldr	r2, [pc, #204]	@ (8001178 <bno055_init+0x1f0>)
 80010ac:	651a      	str	r2, [r3, #80]	@ 0x50
    imu->gyro = &bno055_gyro;
 80010ae:	687b      	ldr	r3, [r7, #4]
 80010b0:	4a32      	ldr	r2, [pc, #200]	@ (800117c <bno055_init+0x1f4>)
 80010b2:	655a      	str	r2, [r3, #84]	@ 0x54
    imu->mag_x = &bno055_mag_x;
 80010b4:	687b      	ldr	r3, [r7, #4]
 80010b6:	4a32      	ldr	r2, [pc, #200]	@ (8001180 <bno055_init+0x1f8>)
 80010b8:	659a      	str	r2, [r3, #88]	@ 0x58
    imu->mag_y = &bno055_mag_y;
 80010ba:	687b      	ldr	r3, [r7, #4]
 80010bc:	4a31      	ldr	r2, [pc, #196]	@ (8001184 <bno055_init+0x1fc>)
 80010be:	65da      	str	r2, [r3, #92]	@ 0x5c
    imu->mag_z = &bno055_mag_z;
 80010c0:	687b      	ldr	r3, [r7, #4]
 80010c2:	4a31      	ldr	r2, [pc, #196]	@ (8001188 <bno055_init+0x200>)
 80010c4:	661a      	str	r2, [r3, #96]	@ 0x60
    imu->mag = &bno055_mag;
 80010c6:	687b      	ldr	r3, [r7, #4]
 80010c8:	4a30      	ldr	r2, [pc, #192]	@ (800118c <bno055_init+0x204>)
 80010ca:	665a      	str	r2, [r3, #100]	@ 0x64
    imu->gravity_x = &bno055_gravity_x;
 80010cc:	687b      	ldr	r3, [r7, #4]
 80010ce:	4a30      	ldr	r2, [pc, #192]	@ (8001190 <bno055_init+0x208>)
 80010d0:	669a      	str	r2, [r3, #104]	@ 0x68
    imu->gravity_y = &bno055_gravity_y;
 80010d2:	687b      	ldr	r3, [r7, #4]
 80010d4:	4a2f      	ldr	r2, [pc, #188]	@ (8001194 <bno055_init+0x20c>)
 80010d6:	66da      	str	r2, [r3, #108]	@ 0x6c
    imu->gravity_z = &bno055_gravity_z;
 80010d8:	687b      	ldr	r3, [r7, #4]
 80010da:	4a2f      	ldr	r2, [pc, #188]	@ (8001198 <bno055_init+0x210>)
 80010dc:	671a      	str	r2, [r3, #112]	@ 0x70
    imu->gravity = &bno055_gravity;
 80010de:	687b      	ldr	r3, [r7, #4]
 80010e0:	4a2e      	ldr	r2, [pc, #184]	@ (800119c <bno055_init+0x214>)
 80010e2:	675a      	str	r2, [r3, #116]	@ 0x74
    imu->euler_yaw = &bno055_euler_yaw;
 80010e4:	687b      	ldr	r3, [r7, #4]
 80010e6:	4a2e      	ldr	r2, [pc, #184]	@ (80011a0 <bno055_init+0x218>)
 80010e8:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    imu->euler_roll = &bno055_euler_roll;
 80010ec:	687b      	ldr	r3, [r7, #4]
 80010ee:	4a2d      	ldr	r2, [pc, #180]	@ (80011a4 <bno055_init+0x21c>)
 80010f0:	679a      	str	r2, [r3, #120]	@ 0x78
    imu->euler_pitch = &bno055_euler_pitch;
 80010f2:	687b      	ldr	r3, [r7, #4]
 80010f4:	4a2c      	ldr	r2, [pc, #176]	@ (80011a8 <bno055_init+0x220>)
 80010f6:	67da      	str	r2, [r3, #124]	@ 0x7c
    imu->euler = &bno055_euler;
 80010f8:	687b      	ldr	r3, [r7, #4]
 80010fa:	4a2c      	ldr	r2, [pc, #176]	@ (80011ac <bno055_init+0x224>)
 80010fc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    imu->quaternion_w = &bno055_quaternion_w;
 8001100:	687b      	ldr	r3, [r7, #4]
 8001102:	4a2b      	ldr	r2, [pc, #172]	@ (80011b0 <bno055_init+0x228>)
 8001104:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
    imu->quaternion_x = &bno055_quaternion_x;
 8001108:	687b      	ldr	r3, [r7, #4]
 800110a:	4a2a      	ldr	r2, [pc, #168]	@ (80011b4 <bno055_init+0x22c>)
 800110c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
    imu->quaternion_y = &bno055_quaternion_y;
 8001110:	687b      	ldr	r3, [r7, #4]
 8001112:	4a29      	ldr	r2, [pc, #164]	@ (80011b8 <bno055_init+0x230>)
 8001114:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    imu->quaternion_z = &bno055_quaternion_z;
 8001118:	687b      	ldr	r3, [r7, #4]
 800111a:	4a28      	ldr	r2, [pc, #160]	@ (80011bc <bno055_init+0x234>)
 800111c:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
    imu->quaternion = &bno055_quaternion;
 8001120:	687b      	ldr	r3, [r7, #4]
 8001122:	4a27      	ldr	r2, [pc, #156]	@ (80011c0 <bno055_init+0x238>)
 8001124:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98

    imu->acc_config = &bno055_acc_conf;
 8001128:	687b      	ldr	r3, [r7, #4]
 800112a:	4a26      	ldr	r2, [pc, #152]	@ (80011c4 <bno055_init+0x23c>)
 800112c:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
    imu->gyr_config = &bno055_gyr_conf;
 8001130:	687b      	ldr	r3, [r7, #4]
 8001132:	4a25      	ldr	r2, [pc, #148]	@ (80011c8 <bno055_init+0x240>)
 8001134:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
    imu->mag_config = &bno055_mag_conf;
 8001138:	687b      	ldr	r3, [r7, #4]
 800113a:	4a24      	ldr	r2, [pc, #144]	@ (80011cc <bno055_init+0x244>)
 800113c:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
    return BNO_OK;
 8001140:	2300      	movs	r3, #0
}
 8001142:	4618      	mov	r0, r3
 8001144:	3714      	adds	r7, #20
 8001146:	46bd      	mov	sp, r7
 8001148:	bd90      	pop	{r4, r7, pc}
 800114a:	bf00      	nop
 800114c:	080011d1 	.word	0x080011d1
 8001150:	08001239 	.word	0x08001239
 8001154:	080012b9 	.word	0x080012b9
 8001158:	08001339 	.word	0x08001339
 800115c:	080013b9 	.word	0x080013b9
 8001160:	08001485 	.word	0x08001485
 8001164:	08001505 	.word	0x08001505
 8001168:	08001585 	.word	0x08001585
 800116c:	08001605 	.word	0x08001605
 8001170:	080016d1 	.word	0x080016d1
 8001174:	08001751 	.word	0x08001751
 8001178:	080017d1 	.word	0x080017d1
 800117c:	08001851 	.word	0x08001851
 8001180:	0800191d 	.word	0x0800191d
 8001184:	08001989 	.word	0x08001989
 8001188:	080019f5 	.word	0x080019f5
 800118c:	08001a61 	.word	0x08001a61
 8001190:	08001b15 	.word	0x08001b15
 8001194:	08001b99 	.word	0x08001b99
 8001198:	08001c1d 	.word	0x08001c1d
 800119c:	08001ca1 	.word	0x08001ca1
 80011a0:	08001d6d 	.word	0x08001d6d
 80011a4:	08001df1 	.word	0x08001df1
 80011a8:	08001e75 	.word	0x08001e75
 80011ac:	08001ef9 	.word	0x08001ef9
 80011b0:	08001fc5 	.word	0x08001fc5
 80011b4:	08002035 	.word	0x08002035
 80011b8:	080020a5 	.word	0x080020a5
 80011bc:	08002115 	.word	0x08002115
 80011c0:	08002185 	.word	0x08002185
 80011c4:	08002261 	.word	0x08002261
 80011c8:	08002331 	.word	0x08002331
 80011cc:	080023ff 	.word	0x080023ff

080011d0 <bno055_temperature>:
 *
 * Return:
 *     > `error_bno`: `BNO_OK` on success, `BNO_ERR_X` else.
 * ----------------------------------------------------------------------
 */
error_bno bno055_temperature(bno055_t* imu, s8* buf) {
 80011d0:	b590      	push	{r4, r7, lr}
 80011d2:	b0af      	sub	sp, #188	@ 0xbc
 80011d4:	af2a      	add	r7, sp, #168	@ 0xa8
 80011d6:	6078      	str	r0, [r7, #4]
 80011d8:	6039      	str	r1, [r7, #0]
#ifdef BNO_AUTO_PAGE_SET
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
        return err;
    }
#endif  // BNO_AUTO_PAGE_SET
    u8 data = 0;
 80011da:	2300      	movs	r3, #0
 80011dc:	73bb      	strb	r3, [r7, #14]
    if ((err = bno055_read_regs(*imu, BNO_TEMP, &data, 1)) != BNO_OK) {
 80011de:	687c      	ldr	r4, [r7, #4]
 80011e0:	2301      	movs	r3, #1
 80011e2:	9329      	str	r3, [sp, #164]	@ 0xa4
 80011e4:	f107 030e 	add.w	r3, r7, #14
 80011e8:	9328      	str	r3, [sp, #160]	@ 0xa0
 80011ea:	2334      	movs	r3, #52	@ 0x34
 80011ec:	9327      	str	r3, [sp, #156]	@ 0x9c
 80011ee:	4668      	mov	r0, sp
 80011f0:	f104 0310 	add.w	r3, r4, #16
 80011f4:	229c      	movs	r2, #156	@ 0x9c
 80011f6:	4619      	mov	r1, r3
 80011f8:	f009 f9ae 	bl	800a558 <memcpy>
 80011fc:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8001200:	f001 fa97 	bl	8002732 <bno055_read_regs>
 8001204:	4603      	mov	r3, r0
 8001206:	73fb      	strb	r3, [r7, #15]
 8001208:	7bfb      	ldrb	r3, [r7, #15]
 800120a:	2b00      	cmp	r3, #0
 800120c:	d001      	beq.n	8001212 <bno055_temperature+0x42>
        return err;
 800120e:	7bfb      	ldrb	r3, [r7, #15]
 8001210:	e00d      	b.n	800122e <bno055_temperature+0x5e>
    }
    *buf = (imu->_temp_unit) ? data * 2 : data;
 8001212:	687b      	ldr	r3, [r7, #4]
 8001214:	7bdb      	ldrb	r3, [r3, #15]
 8001216:	2b00      	cmp	r3, #0
 8001218:	d004      	beq.n	8001224 <bno055_temperature+0x54>
 800121a:	7bbb      	ldrb	r3, [r7, #14]
 800121c:	005b      	lsls	r3, r3, #1
 800121e:	b2db      	uxtb	r3, r3
 8001220:	b25b      	sxtb	r3, r3
 8001222:	e001      	b.n	8001228 <bno055_temperature+0x58>
 8001224:	7bbb      	ldrb	r3, [r7, #14]
 8001226:	b25b      	sxtb	r3, r3
 8001228:	683a      	ldr	r2, [r7, #0]
 800122a:	7013      	strb	r3, [r2, #0]
    return BNO_OK;
 800122c:	2300      	movs	r3, #0
}
 800122e:	4618      	mov	r0, r3
 8001230:	3714      	adds	r7, #20
 8001232:	46bd      	mov	sp, r7
 8001234:	bd90      	pop	{r4, r7, pc}
	...

08001238 <bno055_acc_x>:
 *
 * Return:
 *     > `error_bno`: `BNO_OK` on success, errorcode else.
 * ----------------------------------------------------------------------
 */
error_bno bno055_acc_x(bno055_t* imu, f32* buf) {
 8001238:	b590      	push	{r4, r7, lr}
 800123a:	b0af      	sub	sp, #188	@ 0xbc
 800123c:	af2a      	add	r7, sp, #168	@ 0xa8
 800123e:	6078      	str	r0, [r7, #4]
 8001240:	6039      	str	r1, [r7, #0]
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
        return err;
    }
#endif  // BNO_AUTO_PAGE_SET
    u8 data[2];
    if ((err = bno055_read_regs(*imu, BNO_ACC_DATA_X_LSB, data, 2)) != BNO_OK) {
 8001242:	687c      	ldr	r4, [r7, #4]
 8001244:	2302      	movs	r3, #2
 8001246:	9329      	str	r3, [sp, #164]	@ 0xa4
 8001248:	f107 030c 	add.w	r3, r7, #12
 800124c:	9328      	str	r3, [sp, #160]	@ 0xa0
 800124e:	2308      	movs	r3, #8
 8001250:	9327      	str	r3, [sp, #156]	@ 0x9c
 8001252:	4668      	mov	r0, sp
 8001254:	f104 0310 	add.w	r3, r4, #16
 8001258:	229c      	movs	r2, #156	@ 0x9c
 800125a:	4619      	mov	r1, r3
 800125c:	f009 f97c 	bl	800a558 <memcpy>
 8001260:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8001264:	f001 fa65 	bl	8002732 <bno055_read_regs>
 8001268:	4603      	mov	r3, r0
 800126a:	73fb      	strb	r3, [r7, #15]
 800126c:	7bfb      	ldrb	r3, [r7, #15]
 800126e:	2b00      	cmp	r3, #0
 8001270:	d001      	beq.n	8001276 <bno055_acc_x+0x3e>
        return err;
 8001272:	7bfb      	ldrb	r3, [r7, #15]
 8001274:	e019      	b.n	80012aa <bno055_acc_x+0x72>
    }

    *buf = (s16)((data[1] << 8) | data[0]) /
 8001276:	7b7b      	ldrb	r3, [r7, #13]
 8001278:	021b      	lsls	r3, r3, #8
 800127a:	b21a      	sxth	r2, r3
 800127c:	7b3b      	ldrb	r3, [r7, #12]
 800127e:	b21b      	sxth	r3, r3
 8001280:	4313      	orrs	r3, r2
 8001282:	b21b      	sxth	r3, r3
 8001284:	ee07 3a90 	vmov	s15, r3
 8001288:	eef8 6ae7 	vcvt.f32.s32	s13, s15
           ((imu->_acc_unit == BNO_ACC_UNITSEL_M_S2) ? BNO_ACC_SCALE_M_2
 800128c:	687b      	ldr	r3, [r7, #4]
 800128e:	7b9b      	ldrb	r3, [r3, #14]
                                                     : BNO_ACC_SCALE_MG);
 8001290:	2b00      	cmp	r3, #0
 8001292:	d102      	bne.n	800129a <bno055_acc_x+0x62>
 8001294:	ed9f 7a07 	vldr	s14, [pc, #28]	@ 80012b4 <bno055_acc_x+0x7c>
 8001298:	e001      	b.n	800129e <bno055_acc_x+0x66>
 800129a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
    *buf = (s16)((data[1] << 8) | data[0]) /
 800129e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80012a2:	683b      	ldr	r3, [r7, #0]
 80012a4:	edc3 7a00 	vstr	s15, [r3]
    return BNO_OK;
 80012a8:	2300      	movs	r3, #0
};
 80012aa:	4618      	mov	r0, r3
 80012ac:	3714      	adds	r7, #20
 80012ae:	46bd      	mov	sp, r7
 80012b0:	bd90      	pop	{r4, r7, pc}
 80012b2:	bf00      	nop
 80012b4:	42c80000 	.word	0x42c80000

080012b8 <bno055_acc_y>:
 *
 * Return:
 *     > `error_bno`: `BNO_OK` on success, errorcode else.
 * ----------------------------------------------------------------------
 */
error_bno bno055_acc_y(bno055_t* imu, f32* buf) {
 80012b8:	b590      	push	{r4, r7, lr}
 80012ba:	b0af      	sub	sp, #188	@ 0xbc
 80012bc:	af2a      	add	r7, sp, #168	@ 0xa8
 80012be:	6078      	str	r0, [r7, #4]
 80012c0:	6039      	str	r1, [r7, #0]
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
        return err;
    }
#endif  // BNO_AUTO_PAGE_SET
    u8 data[2];
    if ((err = bno055_read_regs(*imu, BNO_ACC_DATA_Y_LSB, data, 2)) != BNO_OK) {
 80012c2:	687c      	ldr	r4, [r7, #4]
 80012c4:	2302      	movs	r3, #2
 80012c6:	9329      	str	r3, [sp, #164]	@ 0xa4
 80012c8:	f107 030c 	add.w	r3, r7, #12
 80012cc:	9328      	str	r3, [sp, #160]	@ 0xa0
 80012ce:	230a      	movs	r3, #10
 80012d0:	9327      	str	r3, [sp, #156]	@ 0x9c
 80012d2:	4668      	mov	r0, sp
 80012d4:	f104 0310 	add.w	r3, r4, #16
 80012d8:	229c      	movs	r2, #156	@ 0x9c
 80012da:	4619      	mov	r1, r3
 80012dc:	f009 f93c 	bl	800a558 <memcpy>
 80012e0:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 80012e4:	f001 fa25 	bl	8002732 <bno055_read_regs>
 80012e8:	4603      	mov	r3, r0
 80012ea:	73fb      	strb	r3, [r7, #15]
 80012ec:	7bfb      	ldrb	r3, [r7, #15]
 80012ee:	2b00      	cmp	r3, #0
 80012f0:	d001      	beq.n	80012f6 <bno055_acc_y+0x3e>
        return err;
 80012f2:	7bfb      	ldrb	r3, [r7, #15]
 80012f4:	e019      	b.n	800132a <bno055_acc_y+0x72>
    }

    *buf = (s16)((data[1] << 8) | data[0]) /
 80012f6:	7b7b      	ldrb	r3, [r7, #13]
 80012f8:	021b      	lsls	r3, r3, #8
 80012fa:	b21a      	sxth	r2, r3
 80012fc:	7b3b      	ldrb	r3, [r7, #12]
 80012fe:	b21b      	sxth	r3, r3
 8001300:	4313      	orrs	r3, r2
 8001302:	b21b      	sxth	r3, r3
 8001304:	ee07 3a90 	vmov	s15, r3
 8001308:	eef8 6ae7 	vcvt.f32.s32	s13, s15
           ((imu->_acc_unit == BNO_ACC_UNITSEL_M_S2) ? BNO_ACC_SCALE_M_2
 800130c:	687b      	ldr	r3, [r7, #4]
 800130e:	7b9b      	ldrb	r3, [r3, #14]
                                                     : BNO_ACC_SCALE_MG);
 8001310:	2b00      	cmp	r3, #0
 8001312:	d102      	bne.n	800131a <bno055_acc_y+0x62>
 8001314:	ed9f 7a07 	vldr	s14, [pc, #28]	@ 8001334 <bno055_acc_y+0x7c>
 8001318:	e001      	b.n	800131e <bno055_acc_y+0x66>
 800131a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
    *buf = (s16)((data[1] << 8) | data[0]) /
 800131e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001322:	683b      	ldr	r3, [r7, #0]
 8001324:	edc3 7a00 	vstr	s15, [r3]
    return BNO_OK;
 8001328:	2300      	movs	r3, #0
};
 800132a:	4618      	mov	r0, r3
 800132c:	3714      	adds	r7, #20
 800132e:	46bd      	mov	sp, r7
 8001330:	bd90      	pop	{r4, r7, pc}
 8001332:	bf00      	nop
 8001334:	42c80000 	.word	0x42c80000

08001338 <bno055_acc_z>:
 *
 * Return:
 *     > `error_bno`: `BNO_OK` on success, errorcode else.
 * ----------------------------------------------------------------------
 */
error_bno bno055_acc_z(bno055_t* imu, f32* buf) {
 8001338:	b590      	push	{r4, r7, lr}
 800133a:	b0af      	sub	sp, #188	@ 0xbc
 800133c:	af2a      	add	r7, sp, #168	@ 0xa8
 800133e:	6078      	str	r0, [r7, #4]
 8001340:	6039      	str	r1, [r7, #0]
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
        return err;
    }
#endif  // BNO_AUTO_PAGE_SET
    u8 data[2];
    if ((err = bno055_read_regs(*imu, BNO_ACC_DATA_Z_LSB, data, 2)) != BNO_OK) {
 8001342:	687c      	ldr	r4, [r7, #4]
 8001344:	2302      	movs	r3, #2
 8001346:	9329      	str	r3, [sp, #164]	@ 0xa4
 8001348:	f107 030c 	add.w	r3, r7, #12
 800134c:	9328      	str	r3, [sp, #160]	@ 0xa0
 800134e:	230c      	movs	r3, #12
 8001350:	9327      	str	r3, [sp, #156]	@ 0x9c
 8001352:	4668      	mov	r0, sp
 8001354:	f104 0310 	add.w	r3, r4, #16
 8001358:	229c      	movs	r2, #156	@ 0x9c
 800135a:	4619      	mov	r1, r3
 800135c:	f009 f8fc 	bl	800a558 <memcpy>
 8001360:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8001364:	f001 f9e5 	bl	8002732 <bno055_read_regs>
 8001368:	4603      	mov	r3, r0
 800136a:	73fb      	strb	r3, [r7, #15]
 800136c:	7bfb      	ldrb	r3, [r7, #15]
 800136e:	2b00      	cmp	r3, #0
 8001370:	d001      	beq.n	8001376 <bno055_acc_z+0x3e>
        return err;
 8001372:	7bfb      	ldrb	r3, [r7, #15]
 8001374:	e019      	b.n	80013aa <bno055_acc_z+0x72>
    }

    *buf = (s16)((data[1] << 8) | data[0]) /
 8001376:	7b7b      	ldrb	r3, [r7, #13]
 8001378:	021b      	lsls	r3, r3, #8
 800137a:	b21a      	sxth	r2, r3
 800137c:	7b3b      	ldrb	r3, [r7, #12]
 800137e:	b21b      	sxth	r3, r3
 8001380:	4313      	orrs	r3, r2
 8001382:	b21b      	sxth	r3, r3
 8001384:	ee07 3a90 	vmov	s15, r3
 8001388:	eef8 6ae7 	vcvt.f32.s32	s13, s15
           ((imu->_acc_unit == BNO_ACC_UNITSEL_M_S2) ? BNO_ACC_SCALE_M_2
 800138c:	687b      	ldr	r3, [r7, #4]
 800138e:	7b9b      	ldrb	r3, [r3, #14]
                                                     : BNO_ACC_SCALE_MG);
 8001390:	2b00      	cmp	r3, #0
 8001392:	d102      	bne.n	800139a <bno055_acc_z+0x62>
 8001394:	ed9f 7a07 	vldr	s14, [pc, #28]	@ 80013b4 <bno055_acc_z+0x7c>
 8001398:	e001      	b.n	800139e <bno055_acc_z+0x66>
 800139a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
    *buf = (s16)((data[1] << 8) | data[0]) /
 800139e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80013a2:	683b      	ldr	r3, [r7, #0]
 80013a4:	edc3 7a00 	vstr	s15, [r3]
    return BNO_OK;
 80013a8:	2300      	movs	r3, #0
};
 80013aa:	4618      	mov	r0, r3
 80013ac:	3714      	adds	r7, #20
 80013ae:	46bd      	mov	sp, r7
 80013b0:	bd90      	pop	{r4, r7, pc}
 80013b2:	bf00      	nop
 80013b4:	42c80000 	.word	0x42c80000

080013b8 <bno055_acc>:
 *
 * Return:
 *     > `error_bno`: `BNO_OK` on success, errorcode else.
 * ----------------------------------------------------------------------
 */
error_bno bno055_acc(bno055_t* imu, bno055_vec3_t* xyz) {
 80013b8:	b590      	push	{r4, r7, lr}
 80013ba:	b0b1      	sub	sp, #196	@ 0xc4
 80013bc:	af2a      	add	r7, sp, #168	@ 0xa8
 80013be:	6078      	str	r0, [r7, #4]
 80013c0:	6039      	str	r1, [r7, #0]
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
        return err;
    }
#endif  // BNO_AUTO_PAGE_SET
    u8 data[6];
    if ((err = bno055_read_regs(*imu, BNO_ACC_DATA_X_LSB, data, 6)) != BNO_OK) {
 80013c2:	687c      	ldr	r4, [r7, #4]
 80013c4:	2306      	movs	r3, #6
 80013c6:	9329      	str	r3, [sp, #164]	@ 0xa4
 80013c8:	f107 0308 	add.w	r3, r7, #8
 80013cc:	9328      	str	r3, [sp, #160]	@ 0xa0
 80013ce:	2308      	movs	r3, #8
 80013d0:	9327      	str	r3, [sp, #156]	@ 0x9c
 80013d2:	4668      	mov	r0, sp
 80013d4:	f104 0310 	add.w	r3, r4, #16
 80013d8:	229c      	movs	r2, #156	@ 0x9c
 80013da:	4619      	mov	r1, r3
 80013dc:	f009 f8bc 	bl	800a558 <memcpy>
 80013e0:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 80013e4:	f001 f9a5 	bl	8002732 <bno055_read_regs>
 80013e8:	4603      	mov	r3, r0
 80013ea:	75fb      	strb	r3, [r7, #23]
 80013ec:	7dfb      	ldrb	r3, [r7, #23]
 80013ee:	2b00      	cmp	r3, #0
 80013f0:	d001      	beq.n	80013f6 <bno055_acc+0x3e>
        return err;
 80013f2:	7dfb      	ldrb	r3, [r7, #23]
 80013f4:	e03f      	b.n	8001476 <bno055_acc+0xbe>
    }
    float scale = (imu->_acc_unit == BNO_ACC_UNITSEL_M_S2) ? BNO_ACC_SCALE_M_2
 80013f6:	687b      	ldr	r3, [r7, #4]
 80013f8:	7b9b      	ldrb	r3, [r3, #14]
                                                           : BNO_ACC_SCALE_MG;
 80013fa:	2b00      	cmp	r3, #0
 80013fc:	d101      	bne.n	8001402 <bno055_acc+0x4a>
 80013fe:	4b20      	ldr	r3, [pc, #128]	@ (8001480 <bno055_acc+0xc8>)
 8001400:	e001      	b.n	8001406 <bno055_acc+0x4e>
 8001402:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
    float scale = (imu->_acc_unit == BNO_ACC_UNITSEL_M_S2) ? BNO_ACC_SCALE_M_2
 8001406:	613b      	str	r3, [r7, #16]
    xyz->x = (s16)((data[1] << 8) | data[0]) / scale;
 8001408:	7a7b      	ldrb	r3, [r7, #9]
 800140a:	021b      	lsls	r3, r3, #8
 800140c:	b21a      	sxth	r2, r3
 800140e:	7a3b      	ldrb	r3, [r7, #8]
 8001410:	b21b      	sxth	r3, r3
 8001412:	4313      	orrs	r3, r2
 8001414:	b21b      	sxth	r3, r3
 8001416:	ee07 3a90 	vmov	s15, r3
 800141a:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800141e:	ed97 7a04 	vldr	s14, [r7, #16]
 8001422:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001426:	683b      	ldr	r3, [r7, #0]
 8001428:	edc3 7a00 	vstr	s15, [r3]
    xyz->y = (s16)((data[3] << 8) | data[2]) / scale;
 800142c:	7afb      	ldrb	r3, [r7, #11]
 800142e:	021b      	lsls	r3, r3, #8
 8001430:	b21a      	sxth	r2, r3
 8001432:	7abb      	ldrb	r3, [r7, #10]
 8001434:	b21b      	sxth	r3, r3
 8001436:	4313      	orrs	r3, r2
 8001438:	b21b      	sxth	r3, r3
 800143a:	ee07 3a90 	vmov	s15, r3
 800143e:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001442:	ed97 7a04 	vldr	s14, [r7, #16]
 8001446:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800144a:	683b      	ldr	r3, [r7, #0]
 800144c:	edc3 7a01 	vstr	s15, [r3, #4]
    xyz->z = (s16)((data[5] << 8) | data[4]) / scale;
 8001450:	7b7b      	ldrb	r3, [r7, #13]
 8001452:	021b      	lsls	r3, r3, #8
 8001454:	b21a      	sxth	r2, r3
 8001456:	7b3b      	ldrb	r3, [r7, #12]
 8001458:	b21b      	sxth	r3, r3
 800145a:	4313      	orrs	r3, r2
 800145c:	b21b      	sxth	r3, r3
 800145e:	ee07 3a90 	vmov	s15, r3
 8001462:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001466:	ed97 7a04 	vldr	s14, [r7, #16]
 800146a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800146e:	683b      	ldr	r3, [r7, #0]
 8001470:	edc3 7a02 	vstr	s15, [r3, #8]

    return BNO_OK;
 8001474:	2300      	movs	r3, #0
};
 8001476:	4618      	mov	r0, r3
 8001478:	371c      	adds	r7, #28
 800147a:	46bd      	mov	sp, r7
 800147c:	bd90      	pop	{r4, r7, pc}
 800147e:	bf00      	nop
 8001480:	42c80000 	.word	0x42c80000

08001484 <bno055_linear_acc_x>:
 *
 * Return:
 *     > `error_bno`: `BNO_OK` on success, errorcode else.
 * ----------------------------------------------------------------------
 */
error_bno bno055_linear_acc_x(bno055_t* imu, f32* buf) {
 8001484:	b590      	push	{r4, r7, lr}
 8001486:	b0af      	sub	sp, #188	@ 0xbc
 8001488:	af2a      	add	r7, sp, #168	@ 0xa8
 800148a:	6078      	str	r0, [r7, #4]
 800148c:	6039      	str	r1, [r7, #0]
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
        return err;
    }
#endif  // BNO_AUTO_PAGE_SET
    u8 data[2];
    if ((err = bno055_read_regs(*imu, BNO_LIA_DATA_X_LSB, data, 2)) != BNO_OK) {
 800148e:	687c      	ldr	r4, [r7, #4]
 8001490:	2302      	movs	r3, #2
 8001492:	9329      	str	r3, [sp, #164]	@ 0xa4
 8001494:	f107 030c 	add.w	r3, r7, #12
 8001498:	9328      	str	r3, [sp, #160]	@ 0xa0
 800149a:	2328      	movs	r3, #40	@ 0x28
 800149c:	9327      	str	r3, [sp, #156]	@ 0x9c
 800149e:	4668      	mov	r0, sp
 80014a0:	f104 0310 	add.w	r3, r4, #16
 80014a4:	229c      	movs	r2, #156	@ 0x9c
 80014a6:	4619      	mov	r1, r3
 80014a8:	f009 f856 	bl	800a558 <memcpy>
 80014ac:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 80014b0:	f001 f93f 	bl	8002732 <bno055_read_regs>
 80014b4:	4603      	mov	r3, r0
 80014b6:	73fb      	strb	r3, [r7, #15]
 80014b8:	7bfb      	ldrb	r3, [r7, #15]
 80014ba:	2b00      	cmp	r3, #0
 80014bc:	d001      	beq.n	80014c2 <bno055_linear_acc_x+0x3e>
        return err;
 80014be:	7bfb      	ldrb	r3, [r7, #15]
 80014c0:	e019      	b.n	80014f6 <bno055_linear_acc_x+0x72>
    }

    *buf = (s16)((data[1] << 8) | data[0]) /
 80014c2:	7b7b      	ldrb	r3, [r7, #13]
 80014c4:	021b      	lsls	r3, r3, #8
 80014c6:	b21a      	sxth	r2, r3
 80014c8:	7b3b      	ldrb	r3, [r7, #12]
 80014ca:	b21b      	sxth	r3, r3
 80014cc:	4313      	orrs	r3, r2
 80014ce:	b21b      	sxth	r3, r3
 80014d0:	ee07 3a90 	vmov	s15, r3
 80014d4:	eef8 6ae7 	vcvt.f32.s32	s13, s15
           ((imu->_acc_unit == BNO_ACC_UNITSEL_M_S2) ? BNO_ACC_SCALE_M_2
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	7b9b      	ldrb	r3, [r3, #14]
                                                     : BNO_ACC_SCALE_MG);
 80014dc:	2b00      	cmp	r3, #0
 80014de:	d102      	bne.n	80014e6 <bno055_linear_acc_x+0x62>
 80014e0:	ed9f 7a07 	vldr	s14, [pc, #28]	@ 8001500 <bno055_linear_acc_x+0x7c>
 80014e4:	e001      	b.n	80014ea <bno055_linear_acc_x+0x66>
 80014e6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
    *buf = (s16)((data[1] << 8) | data[0]) /
 80014ea:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80014ee:	683b      	ldr	r3, [r7, #0]
 80014f0:	edc3 7a00 	vstr	s15, [r3]
    return BNO_OK;
 80014f4:	2300      	movs	r3, #0
};
 80014f6:	4618      	mov	r0, r3
 80014f8:	3714      	adds	r7, #20
 80014fa:	46bd      	mov	sp, r7
 80014fc:	bd90      	pop	{r4, r7, pc}
 80014fe:	bf00      	nop
 8001500:	42c80000 	.word	0x42c80000

08001504 <bno055_linear_acc_y>:
 *
 * Return:
 *     > `error_bno`: `BNO_OK` on success, errorcode else.
 * ----------------------------------------------------------------------
 */
error_bno bno055_linear_acc_y(bno055_t* imu, f32* buf) {
 8001504:	b590      	push	{r4, r7, lr}
 8001506:	b0af      	sub	sp, #188	@ 0xbc
 8001508:	af2a      	add	r7, sp, #168	@ 0xa8
 800150a:	6078      	str	r0, [r7, #4]
 800150c:	6039      	str	r1, [r7, #0]
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
        return err;
    }
#endif  // BNO_AUTO_PAGE_SET
    u8 data[2];
    if ((err = bno055_read_regs(*imu, BNO_LIA_DATA_Y_LSB, data, 2)) != BNO_OK) {
 800150e:	687c      	ldr	r4, [r7, #4]
 8001510:	2302      	movs	r3, #2
 8001512:	9329      	str	r3, [sp, #164]	@ 0xa4
 8001514:	f107 030c 	add.w	r3, r7, #12
 8001518:	9328      	str	r3, [sp, #160]	@ 0xa0
 800151a:	232a      	movs	r3, #42	@ 0x2a
 800151c:	9327      	str	r3, [sp, #156]	@ 0x9c
 800151e:	4668      	mov	r0, sp
 8001520:	f104 0310 	add.w	r3, r4, #16
 8001524:	229c      	movs	r2, #156	@ 0x9c
 8001526:	4619      	mov	r1, r3
 8001528:	f009 f816 	bl	800a558 <memcpy>
 800152c:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8001530:	f001 f8ff 	bl	8002732 <bno055_read_regs>
 8001534:	4603      	mov	r3, r0
 8001536:	73fb      	strb	r3, [r7, #15]
 8001538:	7bfb      	ldrb	r3, [r7, #15]
 800153a:	2b00      	cmp	r3, #0
 800153c:	d001      	beq.n	8001542 <bno055_linear_acc_y+0x3e>
        return err;
 800153e:	7bfb      	ldrb	r3, [r7, #15]
 8001540:	e019      	b.n	8001576 <bno055_linear_acc_y+0x72>
    }

    *buf = (s16)((data[1] << 8) | data[0]) /
 8001542:	7b7b      	ldrb	r3, [r7, #13]
 8001544:	021b      	lsls	r3, r3, #8
 8001546:	b21a      	sxth	r2, r3
 8001548:	7b3b      	ldrb	r3, [r7, #12]
 800154a:	b21b      	sxth	r3, r3
 800154c:	4313      	orrs	r3, r2
 800154e:	b21b      	sxth	r3, r3
 8001550:	ee07 3a90 	vmov	s15, r3
 8001554:	eef8 6ae7 	vcvt.f32.s32	s13, s15
           ((imu->_acc_unit == BNO_ACC_UNITSEL_M_S2) ? BNO_ACC_SCALE_M_2
 8001558:	687b      	ldr	r3, [r7, #4]
 800155a:	7b9b      	ldrb	r3, [r3, #14]
                                                     : BNO_ACC_SCALE_MG);
 800155c:	2b00      	cmp	r3, #0
 800155e:	d102      	bne.n	8001566 <bno055_linear_acc_y+0x62>
 8001560:	ed9f 7a07 	vldr	s14, [pc, #28]	@ 8001580 <bno055_linear_acc_y+0x7c>
 8001564:	e001      	b.n	800156a <bno055_linear_acc_y+0x66>
 8001566:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
    *buf = (s16)((data[1] << 8) | data[0]) /
 800156a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800156e:	683b      	ldr	r3, [r7, #0]
 8001570:	edc3 7a00 	vstr	s15, [r3]
    return BNO_OK;
 8001574:	2300      	movs	r3, #0
};
 8001576:	4618      	mov	r0, r3
 8001578:	3714      	adds	r7, #20
 800157a:	46bd      	mov	sp, r7
 800157c:	bd90      	pop	{r4, r7, pc}
 800157e:	bf00      	nop
 8001580:	42c80000 	.word	0x42c80000

08001584 <bno055_linear_acc_z>:
 *
 * Return:
 *     > `error_bno`: `BNO_OK` on success, errorcode else.
 * ----------------------------------------------------------------------
 */
error_bno bno055_linear_acc_z(bno055_t* imu, f32* buf) {
 8001584:	b590      	push	{r4, r7, lr}
 8001586:	b0af      	sub	sp, #188	@ 0xbc
 8001588:	af2a      	add	r7, sp, #168	@ 0xa8
 800158a:	6078      	str	r0, [r7, #4]
 800158c:	6039      	str	r1, [r7, #0]
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
        return err;
    }
#endif  // BNO_AUTO_PAGE_SET
    u8 data[2];
    if ((err = bno055_read_regs(*imu, BNO_LIA_DATA_Z_LSB, data, 2)) != BNO_OK) {
 800158e:	687c      	ldr	r4, [r7, #4]
 8001590:	2302      	movs	r3, #2
 8001592:	9329      	str	r3, [sp, #164]	@ 0xa4
 8001594:	f107 030c 	add.w	r3, r7, #12
 8001598:	9328      	str	r3, [sp, #160]	@ 0xa0
 800159a:	232c      	movs	r3, #44	@ 0x2c
 800159c:	9327      	str	r3, [sp, #156]	@ 0x9c
 800159e:	4668      	mov	r0, sp
 80015a0:	f104 0310 	add.w	r3, r4, #16
 80015a4:	229c      	movs	r2, #156	@ 0x9c
 80015a6:	4619      	mov	r1, r3
 80015a8:	f008 ffd6 	bl	800a558 <memcpy>
 80015ac:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 80015b0:	f001 f8bf 	bl	8002732 <bno055_read_regs>
 80015b4:	4603      	mov	r3, r0
 80015b6:	73fb      	strb	r3, [r7, #15]
 80015b8:	7bfb      	ldrb	r3, [r7, #15]
 80015ba:	2b00      	cmp	r3, #0
 80015bc:	d001      	beq.n	80015c2 <bno055_linear_acc_z+0x3e>
        return err;
 80015be:	7bfb      	ldrb	r3, [r7, #15]
 80015c0:	e019      	b.n	80015f6 <bno055_linear_acc_z+0x72>
    }

    *buf = (s16)((data[1] << 8) | data[0]) /
 80015c2:	7b7b      	ldrb	r3, [r7, #13]
 80015c4:	021b      	lsls	r3, r3, #8
 80015c6:	b21a      	sxth	r2, r3
 80015c8:	7b3b      	ldrb	r3, [r7, #12]
 80015ca:	b21b      	sxth	r3, r3
 80015cc:	4313      	orrs	r3, r2
 80015ce:	b21b      	sxth	r3, r3
 80015d0:	ee07 3a90 	vmov	s15, r3
 80015d4:	eef8 6ae7 	vcvt.f32.s32	s13, s15
           ((imu->_acc_unit == BNO_ACC_UNITSEL_M_S2) ? BNO_ACC_SCALE_M_2
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	7b9b      	ldrb	r3, [r3, #14]
                                                     : BNO_ACC_SCALE_MG);
 80015dc:	2b00      	cmp	r3, #0
 80015de:	d102      	bne.n	80015e6 <bno055_linear_acc_z+0x62>
 80015e0:	ed9f 7a07 	vldr	s14, [pc, #28]	@ 8001600 <bno055_linear_acc_z+0x7c>
 80015e4:	e001      	b.n	80015ea <bno055_linear_acc_z+0x66>
 80015e6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
    *buf = (s16)((data[1] << 8) | data[0]) /
 80015ea:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80015ee:	683b      	ldr	r3, [r7, #0]
 80015f0:	edc3 7a00 	vstr	s15, [r3]
    return BNO_OK;
 80015f4:	2300      	movs	r3, #0
};
 80015f6:	4618      	mov	r0, r3
 80015f8:	3714      	adds	r7, #20
 80015fa:	46bd      	mov	sp, r7
 80015fc:	bd90      	pop	{r4, r7, pc}
 80015fe:	bf00      	nop
 8001600:	42c80000 	.word	0x42c80000

08001604 <bno055_linear_acc>:
 *
 * Return:
 *     > `error_bno`: `BNO_OK` on success, errorcode else.
 * ----------------------------------------------------------------------
 */
error_bno bno055_linear_acc(bno055_t* imu, bno055_vec3_t* xyz) {
 8001604:	b590      	push	{r4, r7, lr}
 8001606:	b0b1      	sub	sp, #196	@ 0xc4
 8001608:	af2a      	add	r7, sp, #168	@ 0xa8
 800160a:	6078      	str	r0, [r7, #4]
 800160c:	6039      	str	r1, [r7, #0]
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
        return err;
    }
#endif  // BNO_AUTO_PAGE_SET
    u8 data[6];
    if ((err = bno055_read_regs(*imu, BNO_LIA_DATA_X_LSB, data, 6)) != BNO_OK) {
 800160e:	687c      	ldr	r4, [r7, #4]
 8001610:	2306      	movs	r3, #6
 8001612:	9329      	str	r3, [sp, #164]	@ 0xa4
 8001614:	f107 0308 	add.w	r3, r7, #8
 8001618:	9328      	str	r3, [sp, #160]	@ 0xa0
 800161a:	2328      	movs	r3, #40	@ 0x28
 800161c:	9327      	str	r3, [sp, #156]	@ 0x9c
 800161e:	4668      	mov	r0, sp
 8001620:	f104 0310 	add.w	r3, r4, #16
 8001624:	229c      	movs	r2, #156	@ 0x9c
 8001626:	4619      	mov	r1, r3
 8001628:	f008 ff96 	bl	800a558 <memcpy>
 800162c:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8001630:	f001 f87f 	bl	8002732 <bno055_read_regs>
 8001634:	4603      	mov	r3, r0
 8001636:	75fb      	strb	r3, [r7, #23]
 8001638:	7dfb      	ldrb	r3, [r7, #23]
 800163a:	2b00      	cmp	r3, #0
 800163c:	d001      	beq.n	8001642 <bno055_linear_acc+0x3e>
        return err;
 800163e:	7dfb      	ldrb	r3, [r7, #23]
 8001640:	e03f      	b.n	80016c2 <bno055_linear_acc+0xbe>
    }
    float scale = (imu->_acc_unit == BNO_ACC_UNITSEL_M_S2) ? BNO_ACC_SCALE_M_2
 8001642:	687b      	ldr	r3, [r7, #4]
 8001644:	7b9b      	ldrb	r3, [r3, #14]
                                                           : BNO_ACC_SCALE_MG;
 8001646:	2b00      	cmp	r3, #0
 8001648:	d101      	bne.n	800164e <bno055_linear_acc+0x4a>
 800164a:	4b20      	ldr	r3, [pc, #128]	@ (80016cc <bno055_linear_acc+0xc8>)
 800164c:	e001      	b.n	8001652 <bno055_linear_acc+0x4e>
 800164e:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
    float scale = (imu->_acc_unit == BNO_ACC_UNITSEL_M_S2) ? BNO_ACC_SCALE_M_2
 8001652:	613b      	str	r3, [r7, #16]
    xyz->x = (s16)((data[1] << 8) | data[0]) / scale;
 8001654:	7a7b      	ldrb	r3, [r7, #9]
 8001656:	021b      	lsls	r3, r3, #8
 8001658:	b21a      	sxth	r2, r3
 800165a:	7a3b      	ldrb	r3, [r7, #8]
 800165c:	b21b      	sxth	r3, r3
 800165e:	4313      	orrs	r3, r2
 8001660:	b21b      	sxth	r3, r3
 8001662:	ee07 3a90 	vmov	s15, r3
 8001666:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800166a:	ed97 7a04 	vldr	s14, [r7, #16]
 800166e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001672:	683b      	ldr	r3, [r7, #0]
 8001674:	edc3 7a00 	vstr	s15, [r3]
    xyz->y = (s16)((data[3] << 8) | data[2]) / scale;
 8001678:	7afb      	ldrb	r3, [r7, #11]
 800167a:	021b      	lsls	r3, r3, #8
 800167c:	b21a      	sxth	r2, r3
 800167e:	7abb      	ldrb	r3, [r7, #10]
 8001680:	b21b      	sxth	r3, r3
 8001682:	4313      	orrs	r3, r2
 8001684:	b21b      	sxth	r3, r3
 8001686:	ee07 3a90 	vmov	s15, r3
 800168a:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800168e:	ed97 7a04 	vldr	s14, [r7, #16]
 8001692:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001696:	683b      	ldr	r3, [r7, #0]
 8001698:	edc3 7a01 	vstr	s15, [r3, #4]
    xyz->z = (s16)((data[5] << 8) | data[4]) / scale;
 800169c:	7b7b      	ldrb	r3, [r7, #13]
 800169e:	021b      	lsls	r3, r3, #8
 80016a0:	b21a      	sxth	r2, r3
 80016a2:	7b3b      	ldrb	r3, [r7, #12]
 80016a4:	b21b      	sxth	r3, r3
 80016a6:	4313      	orrs	r3, r2
 80016a8:	b21b      	sxth	r3, r3
 80016aa:	ee07 3a90 	vmov	s15, r3
 80016ae:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80016b2:	ed97 7a04 	vldr	s14, [r7, #16]
 80016b6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80016ba:	683b      	ldr	r3, [r7, #0]
 80016bc:	edc3 7a02 	vstr	s15, [r3, #8]

    return BNO_OK;
 80016c0:	2300      	movs	r3, #0
};
 80016c2:	4618      	mov	r0, r3
 80016c4:	371c      	adds	r7, #28
 80016c6:	46bd      	mov	sp, r7
 80016c8:	bd90      	pop	{r4, r7, pc}
 80016ca:	bf00      	nop
 80016cc:	42c80000 	.word	0x42c80000

080016d0 <bno055_gyro_x>:
 *
 * Return:
 *     > `error_bno`: `BNO_OK` on success, errorcode else.
 * ----------------------------------------------------------------------
 */
error_bno bno055_gyro_x(bno055_t* imu, f32* buf) {
 80016d0:	b590      	push	{r4, r7, lr}
 80016d2:	b0af      	sub	sp, #188	@ 0xbc
 80016d4:	af2a      	add	r7, sp, #168	@ 0xa8
 80016d6:	6078      	str	r0, [r7, #4]
 80016d8:	6039      	str	r1, [r7, #0]
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
        return err;
    }
#endif  // BNO_AUTO_PAGE_SET
    u8 data[2];
    if ((err = bno055_read_regs(*imu, BNO_GYR_DATA_X_LSB, data, 2)) != BNO_OK) {
 80016da:	687c      	ldr	r4, [r7, #4]
 80016dc:	2302      	movs	r3, #2
 80016de:	9329      	str	r3, [sp, #164]	@ 0xa4
 80016e0:	f107 030c 	add.w	r3, r7, #12
 80016e4:	9328      	str	r3, [sp, #160]	@ 0xa0
 80016e6:	2314      	movs	r3, #20
 80016e8:	9327      	str	r3, [sp, #156]	@ 0x9c
 80016ea:	4668      	mov	r0, sp
 80016ec:	f104 0310 	add.w	r3, r4, #16
 80016f0:	229c      	movs	r2, #156	@ 0x9c
 80016f2:	4619      	mov	r1, r3
 80016f4:	f008 ff30 	bl	800a558 <memcpy>
 80016f8:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 80016fc:	f001 f819 	bl	8002732 <bno055_read_regs>
 8001700:	4603      	mov	r3, r0
 8001702:	73fb      	strb	r3, [r7, #15]
 8001704:	7bfb      	ldrb	r3, [r7, #15]
 8001706:	2b00      	cmp	r3, #0
 8001708:	d001      	beq.n	800170e <bno055_gyro_x+0x3e>
        return err;
 800170a:	7bfb      	ldrb	r3, [r7, #15]
 800170c:	e019      	b.n	8001742 <bno055_gyro_x+0x72>
    }

    *buf = (s16)((data[1] << 8) | data[0]) /
 800170e:	7b7b      	ldrb	r3, [r7, #13]
 8001710:	021b      	lsls	r3, r3, #8
 8001712:	b21a      	sxth	r2, r3
 8001714:	7b3b      	ldrb	r3, [r7, #12]
 8001716:	b21b      	sxth	r3, r3
 8001718:	4313      	orrs	r3, r2
 800171a:	b21b      	sxth	r3, r3
 800171c:	ee07 3a90 	vmov	s15, r3
 8001720:	eef8 6ae7 	vcvt.f32.s32	s13, s15
           ((imu->_gyr_unit == BNO_GYR_UNIT_DPS) ? BNO_GYR_SCALE_DPS
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	7c1b      	ldrb	r3, [r3, #16]
                                                 : BNO_GYR_SCALE_RPS);
 8001728:	2b00      	cmp	r3, #0
 800172a:	d102      	bne.n	8001732 <bno055_gyro_x+0x62>
 800172c:	eeb3 7a00 	vmov.f32	s14, #48	@ 0x41800000  16.0
 8001730:	e001      	b.n	8001736 <bno055_gyro_x+0x66>
 8001732:	ed9f 7a06 	vldr	s14, [pc, #24]	@ 800174c <bno055_gyro_x+0x7c>
    *buf = (s16)((data[1] << 8) | data[0]) /
 8001736:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800173a:	683b      	ldr	r3, [r7, #0]
 800173c:	edc3 7a00 	vstr	s15, [r3]
    return BNO_OK;
 8001740:	2300      	movs	r3, #0
};
 8001742:	4618      	mov	r0, r3
 8001744:	3714      	adds	r7, #20
 8001746:	46bd      	mov	sp, r7
 8001748:	bd90      	pop	{r4, r7, pc}
 800174a:	bf00      	nop
 800174c:	44610000 	.word	0x44610000

08001750 <bno055_gyro_y>:
 *
 * Return:
 *     > `error_bno`: `BNO_OK` on success, errorcode else.
 * ----------------------------------------------------------------------
 */
error_bno bno055_gyro_y(bno055_t* imu, f32* buf) {
 8001750:	b590      	push	{r4, r7, lr}
 8001752:	b0af      	sub	sp, #188	@ 0xbc
 8001754:	af2a      	add	r7, sp, #168	@ 0xa8
 8001756:	6078      	str	r0, [r7, #4]
 8001758:	6039      	str	r1, [r7, #0]
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
        return err;
    }
#endif  // BNO_AUTO_PAGE_SET
    u8 data[2];
    if ((err = bno055_read_regs(*imu, BNO_GYR_DATA_Y_LSB, data, 2)) != BNO_OK) {
 800175a:	687c      	ldr	r4, [r7, #4]
 800175c:	2302      	movs	r3, #2
 800175e:	9329      	str	r3, [sp, #164]	@ 0xa4
 8001760:	f107 030c 	add.w	r3, r7, #12
 8001764:	9328      	str	r3, [sp, #160]	@ 0xa0
 8001766:	2316      	movs	r3, #22
 8001768:	9327      	str	r3, [sp, #156]	@ 0x9c
 800176a:	4668      	mov	r0, sp
 800176c:	f104 0310 	add.w	r3, r4, #16
 8001770:	229c      	movs	r2, #156	@ 0x9c
 8001772:	4619      	mov	r1, r3
 8001774:	f008 fef0 	bl	800a558 <memcpy>
 8001778:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 800177c:	f000 ffd9 	bl	8002732 <bno055_read_regs>
 8001780:	4603      	mov	r3, r0
 8001782:	73fb      	strb	r3, [r7, #15]
 8001784:	7bfb      	ldrb	r3, [r7, #15]
 8001786:	2b00      	cmp	r3, #0
 8001788:	d001      	beq.n	800178e <bno055_gyro_y+0x3e>
        return err;
 800178a:	7bfb      	ldrb	r3, [r7, #15]
 800178c:	e019      	b.n	80017c2 <bno055_gyro_y+0x72>
    }

    *buf = (s16)((data[1] << 8) | data[0]) /
 800178e:	7b7b      	ldrb	r3, [r7, #13]
 8001790:	021b      	lsls	r3, r3, #8
 8001792:	b21a      	sxth	r2, r3
 8001794:	7b3b      	ldrb	r3, [r7, #12]
 8001796:	b21b      	sxth	r3, r3
 8001798:	4313      	orrs	r3, r2
 800179a:	b21b      	sxth	r3, r3
 800179c:	ee07 3a90 	vmov	s15, r3
 80017a0:	eef8 6ae7 	vcvt.f32.s32	s13, s15
           ((imu->_gyr_unit == BNO_GYR_UNIT_DPS) ? BNO_GYR_SCALE_DPS
 80017a4:	687b      	ldr	r3, [r7, #4]
 80017a6:	7c1b      	ldrb	r3, [r3, #16]
                                                 : BNO_GYR_SCALE_RPS);
 80017a8:	2b00      	cmp	r3, #0
 80017aa:	d102      	bne.n	80017b2 <bno055_gyro_y+0x62>
 80017ac:	eeb3 7a00 	vmov.f32	s14, #48	@ 0x41800000  16.0
 80017b0:	e001      	b.n	80017b6 <bno055_gyro_y+0x66>
 80017b2:	ed9f 7a06 	vldr	s14, [pc, #24]	@ 80017cc <bno055_gyro_y+0x7c>
    *buf = (s16)((data[1] << 8) | data[0]) /
 80017b6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80017ba:	683b      	ldr	r3, [r7, #0]
 80017bc:	edc3 7a00 	vstr	s15, [r3]
    return BNO_OK;
 80017c0:	2300      	movs	r3, #0
};
 80017c2:	4618      	mov	r0, r3
 80017c4:	3714      	adds	r7, #20
 80017c6:	46bd      	mov	sp, r7
 80017c8:	bd90      	pop	{r4, r7, pc}
 80017ca:	bf00      	nop
 80017cc:	44610000 	.word	0x44610000

080017d0 <bno055_gyro_z>:
 *
 * Return:
 *     > `error_bno`: `BNO_OK` on success, errorcode else.
 * ----------------------------------------------------------------------
 */
error_bno bno055_gyro_z(bno055_t* imu, f32* buf) {
 80017d0:	b590      	push	{r4, r7, lr}
 80017d2:	b0af      	sub	sp, #188	@ 0xbc
 80017d4:	af2a      	add	r7, sp, #168	@ 0xa8
 80017d6:	6078      	str	r0, [r7, #4]
 80017d8:	6039      	str	r1, [r7, #0]
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
        return err;
    }
#endif  // BNO_AUTO_PAGE_SET
    u8 data[2];
    if ((err = bno055_read_regs(*imu, BNO_GYR_DATA_Z_LSB, data, 2)) != BNO_OK) {
 80017da:	687c      	ldr	r4, [r7, #4]
 80017dc:	2302      	movs	r3, #2
 80017de:	9329      	str	r3, [sp, #164]	@ 0xa4
 80017e0:	f107 030c 	add.w	r3, r7, #12
 80017e4:	9328      	str	r3, [sp, #160]	@ 0xa0
 80017e6:	2318      	movs	r3, #24
 80017e8:	9327      	str	r3, [sp, #156]	@ 0x9c
 80017ea:	4668      	mov	r0, sp
 80017ec:	f104 0310 	add.w	r3, r4, #16
 80017f0:	229c      	movs	r2, #156	@ 0x9c
 80017f2:	4619      	mov	r1, r3
 80017f4:	f008 feb0 	bl	800a558 <memcpy>
 80017f8:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 80017fc:	f000 ff99 	bl	8002732 <bno055_read_regs>
 8001800:	4603      	mov	r3, r0
 8001802:	73fb      	strb	r3, [r7, #15]
 8001804:	7bfb      	ldrb	r3, [r7, #15]
 8001806:	2b00      	cmp	r3, #0
 8001808:	d001      	beq.n	800180e <bno055_gyro_z+0x3e>
        return err;
 800180a:	7bfb      	ldrb	r3, [r7, #15]
 800180c:	e019      	b.n	8001842 <bno055_gyro_z+0x72>
    }

    *buf = (s16)((data[1] << 8) | data[0]) /
 800180e:	7b7b      	ldrb	r3, [r7, #13]
 8001810:	021b      	lsls	r3, r3, #8
 8001812:	b21a      	sxth	r2, r3
 8001814:	7b3b      	ldrb	r3, [r7, #12]
 8001816:	b21b      	sxth	r3, r3
 8001818:	4313      	orrs	r3, r2
 800181a:	b21b      	sxth	r3, r3
 800181c:	ee07 3a90 	vmov	s15, r3
 8001820:	eef8 6ae7 	vcvt.f32.s32	s13, s15
           ((imu->_gyr_unit == BNO_GYR_UNIT_DPS) ? BNO_GYR_SCALE_DPS
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	7c1b      	ldrb	r3, [r3, #16]
                                                 : BNO_GYR_SCALE_RPS);
 8001828:	2b00      	cmp	r3, #0
 800182a:	d102      	bne.n	8001832 <bno055_gyro_z+0x62>
 800182c:	eeb3 7a00 	vmov.f32	s14, #48	@ 0x41800000  16.0
 8001830:	e001      	b.n	8001836 <bno055_gyro_z+0x66>
 8001832:	ed9f 7a06 	vldr	s14, [pc, #24]	@ 800184c <bno055_gyro_z+0x7c>
    *buf = (s16)((data[1] << 8) | data[0]) /
 8001836:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800183a:	683b      	ldr	r3, [r7, #0]
 800183c:	edc3 7a00 	vstr	s15, [r3]
    return BNO_OK;
 8001840:	2300      	movs	r3, #0
};
 8001842:	4618      	mov	r0, r3
 8001844:	3714      	adds	r7, #20
 8001846:	46bd      	mov	sp, r7
 8001848:	bd90      	pop	{r4, r7, pc}
 800184a:	bf00      	nop
 800184c:	44610000 	.word	0x44610000

08001850 <bno055_gyro>:
 *
 * Return:
 *     > `error_bno`: `BNO_OK` on success, errorcode else.
 * ----------------------------------------------------------------------
 */
error_bno bno055_gyro(bno055_t* imu, bno055_vec3_t* xyz) {
 8001850:	b590      	push	{r4, r7, lr}
 8001852:	b0b1      	sub	sp, #196	@ 0xc4
 8001854:	af2a      	add	r7, sp, #168	@ 0xa8
 8001856:	6078      	str	r0, [r7, #4]
 8001858:	6039      	str	r1, [r7, #0]
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
        return err;
    }
#endif  // BNO_AUTO_PAGE_SET
    u8 data[6];
    if ((err = bno055_read_regs(*imu, BNO_GYR_DATA_X_LSB, data, 6)) != BNO_OK) {
 800185a:	687c      	ldr	r4, [r7, #4]
 800185c:	2306      	movs	r3, #6
 800185e:	9329      	str	r3, [sp, #164]	@ 0xa4
 8001860:	f107 0308 	add.w	r3, r7, #8
 8001864:	9328      	str	r3, [sp, #160]	@ 0xa0
 8001866:	2314      	movs	r3, #20
 8001868:	9327      	str	r3, [sp, #156]	@ 0x9c
 800186a:	4668      	mov	r0, sp
 800186c:	f104 0310 	add.w	r3, r4, #16
 8001870:	229c      	movs	r2, #156	@ 0x9c
 8001872:	4619      	mov	r1, r3
 8001874:	f008 fe70 	bl	800a558 <memcpy>
 8001878:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 800187c:	f000 ff59 	bl	8002732 <bno055_read_regs>
 8001880:	4603      	mov	r3, r0
 8001882:	75fb      	strb	r3, [r7, #23]
 8001884:	7dfb      	ldrb	r3, [r7, #23]
 8001886:	2b00      	cmp	r3, #0
 8001888:	d001      	beq.n	800188e <bno055_gyro+0x3e>
        return err;
 800188a:	7dfb      	ldrb	r3, [r7, #23]
 800188c:	e03f      	b.n	800190e <bno055_gyro+0xbe>
    }

    f32 scale = (imu->_gyr_unit == BNO_GYR_UNIT_DPS) ? BNO_GYR_SCALE_DPS
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	7c1b      	ldrb	r3, [r3, #16]
                                                     : BNO_GYR_SCALE_RPS;
 8001892:	2b00      	cmp	r3, #0
 8001894:	d102      	bne.n	800189c <bno055_gyro+0x4c>
 8001896:	f04f 4383 	mov.w	r3, #1098907648	@ 0x41800000
 800189a:	e000      	b.n	800189e <bno055_gyro+0x4e>
 800189c:	4b1e      	ldr	r3, [pc, #120]	@ (8001918 <bno055_gyro+0xc8>)
    f32 scale = (imu->_gyr_unit == BNO_GYR_UNIT_DPS) ? BNO_GYR_SCALE_DPS
 800189e:	613b      	str	r3, [r7, #16]
    xyz->x = (s16)((data[1] << 8) | data[0]) / scale;
 80018a0:	7a7b      	ldrb	r3, [r7, #9]
 80018a2:	021b      	lsls	r3, r3, #8
 80018a4:	b21a      	sxth	r2, r3
 80018a6:	7a3b      	ldrb	r3, [r7, #8]
 80018a8:	b21b      	sxth	r3, r3
 80018aa:	4313      	orrs	r3, r2
 80018ac:	b21b      	sxth	r3, r3
 80018ae:	ee07 3a90 	vmov	s15, r3
 80018b2:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80018b6:	ed97 7a04 	vldr	s14, [r7, #16]
 80018ba:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80018be:	683b      	ldr	r3, [r7, #0]
 80018c0:	edc3 7a00 	vstr	s15, [r3]
    xyz->y = (s16)((data[3] << 8) | data[2]) / scale;
 80018c4:	7afb      	ldrb	r3, [r7, #11]
 80018c6:	021b      	lsls	r3, r3, #8
 80018c8:	b21a      	sxth	r2, r3
 80018ca:	7abb      	ldrb	r3, [r7, #10]
 80018cc:	b21b      	sxth	r3, r3
 80018ce:	4313      	orrs	r3, r2
 80018d0:	b21b      	sxth	r3, r3
 80018d2:	ee07 3a90 	vmov	s15, r3
 80018d6:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80018da:	ed97 7a04 	vldr	s14, [r7, #16]
 80018de:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80018e2:	683b      	ldr	r3, [r7, #0]
 80018e4:	edc3 7a01 	vstr	s15, [r3, #4]
    xyz->z = (s16)((data[5] << 8) | data[4]) / scale;
 80018e8:	7b7b      	ldrb	r3, [r7, #13]
 80018ea:	021b      	lsls	r3, r3, #8
 80018ec:	b21a      	sxth	r2, r3
 80018ee:	7b3b      	ldrb	r3, [r7, #12]
 80018f0:	b21b      	sxth	r3, r3
 80018f2:	4313      	orrs	r3, r2
 80018f4:	b21b      	sxth	r3, r3
 80018f6:	ee07 3a90 	vmov	s15, r3
 80018fa:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80018fe:	ed97 7a04 	vldr	s14, [r7, #16]
 8001902:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001906:	683b      	ldr	r3, [r7, #0]
 8001908:	edc3 7a02 	vstr	s15, [r3, #8]

    return BNO_OK;
 800190c:	2300      	movs	r3, #0
}
 800190e:	4618      	mov	r0, r3
 8001910:	371c      	adds	r7, #28
 8001912:	46bd      	mov	sp, r7
 8001914:	bd90      	pop	{r4, r7, pc}
 8001916:	bf00      	nop
 8001918:	44610000 	.word	0x44610000

0800191c <bno055_mag_x>:
 *
 * Return:
 *     > `error_bno`: `BNO_OK` on success, errorcode else.
 * ----------------------------------------------------------------------
 */
error_bno bno055_mag_x(bno055_t* imu, f32* buf) {
 800191c:	b590      	push	{r4, r7, lr}
 800191e:	b0af      	sub	sp, #188	@ 0xbc
 8001920:	af2a      	add	r7, sp, #168	@ 0xa8
 8001922:	6078      	str	r0, [r7, #4]
 8001924:	6039      	str	r1, [r7, #0]
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
        return err;
    }
#endif  // BNO_AUTO_PAGE_SET
    u8 data[2];
    if ((err = bno055_read_regs(*imu, BNO_MAG_DATA_X_LSB, data, 2)) != BNO_OK) {
 8001926:	687c      	ldr	r4, [r7, #4]
 8001928:	2302      	movs	r3, #2
 800192a:	9329      	str	r3, [sp, #164]	@ 0xa4
 800192c:	f107 030c 	add.w	r3, r7, #12
 8001930:	9328      	str	r3, [sp, #160]	@ 0xa0
 8001932:	230e      	movs	r3, #14
 8001934:	9327      	str	r3, [sp, #156]	@ 0x9c
 8001936:	4668      	mov	r0, sp
 8001938:	f104 0310 	add.w	r3, r4, #16
 800193c:	229c      	movs	r2, #156	@ 0x9c
 800193e:	4619      	mov	r1, r3
 8001940:	f008 fe0a 	bl	800a558 <memcpy>
 8001944:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8001948:	f000 fef3 	bl	8002732 <bno055_read_regs>
 800194c:	4603      	mov	r3, r0
 800194e:	73fb      	strb	r3, [r7, #15]
 8001950:	7bfb      	ldrb	r3, [r7, #15]
 8001952:	2b00      	cmp	r3, #0
 8001954:	d001      	beq.n	800195a <bno055_mag_x+0x3e>
        return err;
 8001956:	7bfb      	ldrb	r3, [r7, #15]
 8001958:	e012      	b.n	8001980 <bno055_mag_x+0x64>
    }

    *buf = (s16)((data[1] << 8) | data[0]) / BNO_MAG_SCALE;
 800195a:	7b7b      	ldrb	r3, [r7, #13]
 800195c:	021b      	lsls	r3, r3, #8
 800195e:	b21a      	sxth	r2, r3
 8001960:	7b3b      	ldrb	r3, [r7, #12]
 8001962:	b21b      	sxth	r3, r3
 8001964:	4313      	orrs	r3, r2
 8001966:	b21b      	sxth	r3, r3
 8001968:	ee07 3a90 	vmov	s15, r3
 800196c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001970:	eef3 6a00 	vmov.f32	s13, #48	@ 0x41800000  16.0
 8001974:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001978:	683b      	ldr	r3, [r7, #0]
 800197a:	edc3 7a00 	vstr	s15, [r3]
    return BNO_OK;
 800197e:	2300      	movs	r3, #0
}
 8001980:	4618      	mov	r0, r3
 8001982:	3714      	adds	r7, #20
 8001984:	46bd      	mov	sp, r7
 8001986:	bd90      	pop	{r4, r7, pc}

08001988 <bno055_mag_y>:
 *
 * Return:
 *     > `error_bno`: `BNO_OK` on success, errorcode else.
 * ----------------------------------------------------------------------
 */
error_bno bno055_mag_y(bno055_t* imu, f32* buf) {
 8001988:	b590      	push	{r4, r7, lr}
 800198a:	b0af      	sub	sp, #188	@ 0xbc
 800198c:	af2a      	add	r7, sp, #168	@ 0xa8
 800198e:	6078      	str	r0, [r7, #4]
 8001990:	6039      	str	r1, [r7, #0]
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
        return err;
    }
#endif  // BNO_AUTO_PAGE_SET
    u8 data[2];
    if ((err = bno055_read_regs(*imu, BNO_MAG_DATA_Y_LSB, data, 2)) != BNO_OK) {
 8001992:	687c      	ldr	r4, [r7, #4]
 8001994:	2302      	movs	r3, #2
 8001996:	9329      	str	r3, [sp, #164]	@ 0xa4
 8001998:	f107 030c 	add.w	r3, r7, #12
 800199c:	9328      	str	r3, [sp, #160]	@ 0xa0
 800199e:	2310      	movs	r3, #16
 80019a0:	9327      	str	r3, [sp, #156]	@ 0x9c
 80019a2:	4668      	mov	r0, sp
 80019a4:	f104 0310 	add.w	r3, r4, #16
 80019a8:	229c      	movs	r2, #156	@ 0x9c
 80019aa:	4619      	mov	r1, r3
 80019ac:	f008 fdd4 	bl	800a558 <memcpy>
 80019b0:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 80019b4:	f000 febd 	bl	8002732 <bno055_read_regs>
 80019b8:	4603      	mov	r3, r0
 80019ba:	73fb      	strb	r3, [r7, #15]
 80019bc:	7bfb      	ldrb	r3, [r7, #15]
 80019be:	2b00      	cmp	r3, #0
 80019c0:	d001      	beq.n	80019c6 <bno055_mag_y+0x3e>
        return err;
 80019c2:	7bfb      	ldrb	r3, [r7, #15]
 80019c4:	e012      	b.n	80019ec <bno055_mag_y+0x64>
    }

    *buf = (s16)((data[1] << 8) | data[0]) / BNO_MAG_SCALE;
 80019c6:	7b7b      	ldrb	r3, [r7, #13]
 80019c8:	021b      	lsls	r3, r3, #8
 80019ca:	b21a      	sxth	r2, r3
 80019cc:	7b3b      	ldrb	r3, [r7, #12]
 80019ce:	b21b      	sxth	r3, r3
 80019d0:	4313      	orrs	r3, r2
 80019d2:	b21b      	sxth	r3, r3
 80019d4:	ee07 3a90 	vmov	s15, r3
 80019d8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80019dc:	eef3 6a00 	vmov.f32	s13, #48	@ 0x41800000  16.0
 80019e0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80019e4:	683b      	ldr	r3, [r7, #0]
 80019e6:	edc3 7a00 	vstr	s15, [r3]
    return BNO_OK;
 80019ea:	2300      	movs	r3, #0
}
 80019ec:	4618      	mov	r0, r3
 80019ee:	3714      	adds	r7, #20
 80019f0:	46bd      	mov	sp, r7
 80019f2:	bd90      	pop	{r4, r7, pc}

080019f4 <bno055_mag_z>:
 *
 * Return:
 *     > `error_bno`: `BNO_OK` on success, errorcode else.
 * ----------------------------------------------------------------------
 */
error_bno bno055_mag_z(bno055_t* imu, f32* buf) {
 80019f4:	b590      	push	{r4, r7, lr}
 80019f6:	b0af      	sub	sp, #188	@ 0xbc
 80019f8:	af2a      	add	r7, sp, #168	@ 0xa8
 80019fa:	6078      	str	r0, [r7, #4]
 80019fc:	6039      	str	r1, [r7, #0]
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
        return err;
    }
#endif  // BNO_AUTO_PAGE_SET
    u8 data[2];
    if ((err = bno055_read_regs(*imu, BNO_MAG_DATA_Z_LSB, data, 2)) != BNO_OK) {
 80019fe:	687c      	ldr	r4, [r7, #4]
 8001a00:	2302      	movs	r3, #2
 8001a02:	9329      	str	r3, [sp, #164]	@ 0xa4
 8001a04:	f107 030c 	add.w	r3, r7, #12
 8001a08:	9328      	str	r3, [sp, #160]	@ 0xa0
 8001a0a:	2312      	movs	r3, #18
 8001a0c:	9327      	str	r3, [sp, #156]	@ 0x9c
 8001a0e:	4668      	mov	r0, sp
 8001a10:	f104 0310 	add.w	r3, r4, #16
 8001a14:	229c      	movs	r2, #156	@ 0x9c
 8001a16:	4619      	mov	r1, r3
 8001a18:	f008 fd9e 	bl	800a558 <memcpy>
 8001a1c:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8001a20:	f000 fe87 	bl	8002732 <bno055_read_regs>
 8001a24:	4603      	mov	r3, r0
 8001a26:	73fb      	strb	r3, [r7, #15]
 8001a28:	7bfb      	ldrb	r3, [r7, #15]
 8001a2a:	2b00      	cmp	r3, #0
 8001a2c:	d001      	beq.n	8001a32 <bno055_mag_z+0x3e>
        return err;
 8001a2e:	7bfb      	ldrb	r3, [r7, #15]
 8001a30:	e012      	b.n	8001a58 <bno055_mag_z+0x64>
    }

    *buf = (s16)((data[1] << 8) | data[0]) / BNO_MAG_SCALE;
 8001a32:	7b7b      	ldrb	r3, [r7, #13]
 8001a34:	021b      	lsls	r3, r3, #8
 8001a36:	b21a      	sxth	r2, r3
 8001a38:	7b3b      	ldrb	r3, [r7, #12]
 8001a3a:	b21b      	sxth	r3, r3
 8001a3c:	4313      	orrs	r3, r2
 8001a3e:	b21b      	sxth	r3, r3
 8001a40:	ee07 3a90 	vmov	s15, r3
 8001a44:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001a48:	eef3 6a00 	vmov.f32	s13, #48	@ 0x41800000  16.0
 8001a4c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001a50:	683b      	ldr	r3, [r7, #0]
 8001a52:	edc3 7a00 	vstr	s15, [r3]
    return BNO_OK;
 8001a56:	2300      	movs	r3, #0
}
 8001a58:	4618      	mov	r0, r3
 8001a5a:	3714      	adds	r7, #20
 8001a5c:	46bd      	mov	sp, r7
 8001a5e:	bd90      	pop	{r4, r7, pc}

08001a60 <bno055_mag>:
 *
 * Return:
 *     > `error_bno`: `BNO_OK` on success, errorcode else.
 * ----------------------------------------------------------------------
 */
error_bno bno055_mag(bno055_t* imu, bno055_vec3_t* xyz) {
 8001a60:	b590      	push	{r4, r7, lr}
 8001a62:	b0af      	sub	sp, #188	@ 0xbc
 8001a64:	af2a      	add	r7, sp, #168	@ 0xa8
 8001a66:	6078      	str	r0, [r7, #4]
 8001a68:	6039      	str	r1, [r7, #0]
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
        return err;
    }
#endif  // BNO_AUTO_PAGE_SET
    u8 data[6];
    if ((err = bno055_read_regs(*imu, BNO_MAG_DATA_X_LSB, data, 6)) != BNO_OK) {
 8001a6a:	687c      	ldr	r4, [r7, #4]
 8001a6c:	2306      	movs	r3, #6
 8001a6e:	9329      	str	r3, [sp, #164]	@ 0xa4
 8001a70:	f107 0308 	add.w	r3, r7, #8
 8001a74:	9328      	str	r3, [sp, #160]	@ 0xa0
 8001a76:	230e      	movs	r3, #14
 8001a78:	9327      	str	r3, [sp, #156]	@ 0x9c
 8001a7a:	4668      	mov	r0, sp
 8001a7c:	f104 0310 	add.w	r3, r4, #16
 8001a80:	229c      	movs	r2, #156	@ 0x9c
 8001a82:	4619      	mov	r1, r3
 8001a84:	f008 fd68 	bl	800a558 <memcpy>
 8001a88:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8001a8c:	f000 fe51 	bl	8002732 <bno055_read_regs>
 8001a90:	4603      	mov	r3, r0
 8001a92:	73fb      	strb	r3, [r7, #15]
 8001a94:	7bfb      	ldrb	r3, [r7, #15]
 8001a96:	2b00      	cmp	r3, #0
 8001a98:	d001      	beq.n	8001a9e <bno055_mag+0x3e>
        return err;
 8001a9a:	7bfb      	ldrb	r3, [r7, #15]
 8001a9c:	e036      	b.n	8001b0c <bno055_mag+0xac>
    }

    xyz->x = (s16)((data[1] << 8) | data[0]) / BNO_MAG_SCALE;
 8001a9e:	7a7b      	ldrb	r3, [r7, #9]
 8001aa0:	021b      	lsls	r3, r3, #8
 8001aa2:	b21a      	sxth	r2, r3
 8001aa4:	7a3b      	ldrb	r3, [r7, #8]
 8001aa6:	b21b      	sxth	r3, r3
 8001aa8:	4313      	orrs	r3, r2
 8001aaa:	b21b      	sxth	r3, r3
 8001aac:	ee07 3a90 	vmov	s15, r3
 8001ab0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001ab4:	eef3 6a00 	vmov.f32	s13, #48	@ 0x41800000  16.0
 8001ab8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001abc:	683b      	ldr	r3, [r7, #0]
 8001abe:	edc3 7a00 	vstr	s15, [r3]
    xyz->y = (s16)((data[3] << 8) | data[2]) / BNO_MAG_SCALE;
 8001ac2:	7afb      	ldrb	r3, [r7, #11]
 8001ac4:	021b      	lsls	r3, r3, #8
 8001ac6:	b21a      	sxth	r2, r3
 8001ac8:	7abb      	ldrb	r3, [r7, #10]
 8001aca:	b21b      	sxth	r3, r3
 8001acc:	4313      	orrs	r3, r2
 8001ace:	b21b      	sxth	r3, r3
 8001ad0:	ee07 3a90 	vmov	s15, r3
 8001ad4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001ad8:	eef3 6a00 	vmov.f32	s13, #48	@ 0x41800000  16.0
 8001adc:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001ae0:	683b      	ldr	r3, [r7, #0]
 8001ae2:	edc3 7a01 	vstr	s15, [r3, #4]
    xyz->z = (s16)((data[5] << 8) | data[4]) / BNO_MAG_SCALE;
 8001ae6:	7b7b      	ldrb	r3, [r7, #13]
 8001ae8:	021b      	lsls	r3, r3, #8
 8001aea:	b21a      	sxth	r2, r3
 8001aec:	7b3b      	ldrb	r3, [r7, #12]
 8001aee:	b21b      	sxth	r3, r3
 8001af0:	4313      	orrs	r3, r2
 8001af2:	b21b      	sxth	r3, r3
 8001af4:	ee07 3a90 	vmov	s15, r3
 8001af8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001afc:	eef3 6a00 	vmov.f32	s13, #48	@ 0x41800000  16.0
 8001b00:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001b04:	683b      	ldr	r3, [r7, #0]
 8001b06:	edc3 7a02 	vstr	s15, [r3, #8]

    return BNO_OK;
 8001b0a:	2300      	movs	r3, #0
};
 8001b0c:	4618      	mov	r0, r3
 8001b0e:	3714      	adds	r7, #20
 8001b10:	46bd      	mov	sp, r7
 8001b12:	bd90      	pop	{r4, r7, pc}

08001b14 <bno055_gravity_x>:
 *
 * Return:
 *     > `error_bno`: `BNO_OK` on success, errorcode else.
 * ----------------------------------------------------------------------
 */
error_bno bno055_gravity_x(bno055_t* imu, f32* buf) {
 8001b14:	b590      	push	{r4, r7, lr}
 8001b16:	b0b1      	sub	sp, #196	@ 0xc4
 8001b18:	af2a      	add	r7, sp, #168	@ 0xa8
 8001b1a:	6078      	str	r0, [r7, #4]
 8001b1c:	6039      	str	r1, [r7, #0]
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
        return err;
    }
#endif  // BNO_AUTO_PAGE_SET
    u8 data[2];
    if ((err = bno055_read_regs(*imu, BNO_GRV_DATA_X_LSB, data, 2)) != BNO_OK) {
 8001b1e:	687c      	ldr	r4, [r7, #4]
 8001b20:	2302      	movs	r3, #2
 8001b22:	9329      	str	r3, [sp, #164]	@ 0xa4
 8001b24:	f107 030c 	add.w	r3, r7, #12
 8001b28:	9328      	str	r3, [sp, #160]	@ 0xa0
 8001b2a:	232e      	movs	r3, #46	@ 0x2e
 8001b2c:	9327      	str	r3, [sp, #156]	@ 0x9c
 8001b2e:	4668      	mov	r0, sp
 8001b30:	f104 0310 	add.w	r3, r4, #16
 8001b34:	229c      	movs	r2, #156	@ 0x9c
 8001b36:	4619      	mov	r1, r3
 8001b38:	f008 fd0e 	bl	800a558 <memcpy>
 8001b3c:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8001b40:	f000 fdf7 	bl	8002732 <bno055_read_regs>
 8001b44:	4603      	mov	r3, r0
 8001b46:	75fb      	strb	r3, [r7, #23]
 8001b48:	7dfb      	ldrb	r3, [r7, #23]
 8001b4a:	2b00      	cmp	r3, #0
 8001b4c:	d001      	beq.n	8001b52 <bno055_gravity_x+0x3e>
        return err;
 8001b4e:	7dfb      	ldrb	r3, [r7, #23]
 8001b50:	e01b      	b.n	8001b8a <bno055_gravity_x+0x76>
    }
    f32 scale = (imu->_acc_unit == BNO_ACC_UNITSEL_M_S2) ? BNO_ACC_SCALE_M_2
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	7b9b      	ldrb	r3, [r3, #14]
                                                         : BNO_ACC_SCALE_MG;
 8001b56:	2b00      	cmp	r3, #0
 8001b58:	d101      	bne.n	8001b5e <bno055_gravity_x+0x4a>
 8001b5a:	4b0e      	ldr	r3, [pc, #56]	@ (8001b94 <bno055_gravity_x+0x80>)
 8001b5c:	e001      	b.n	8001b62 <bno055_gravity_x+0x4e>
 8001b5e:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
    f32 scale = (imu->_acc_unit == BNO_ACC_UNITSEL_M_S2) ? BNO_ACC_SCALE_M_2
 8001b62:	613b      	str	r3, [r7, #16]
    *buf = (s16)((data[1] << 8) | data[0]) / scale;
 8001b64:	7b7b      	ldrb	r3, [r7, #13]
 8001b66:	021b      	lsls	r3, r3, #8
 8001b68:	b21a      	sxth	r2, r3
 8001b6a:	7b3b      	ldrb	r3, [r7, #12]
 8001b6c:	b21b      	sxth	r3, r3
 8001b6e:	4313      	orrs	r3, r2
 8001b70:	b21b      	sxth	r3, r3
 8001b72:	ee07 3a90 	vmov	s15, r3
 8001b76:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001b7a:	ed97 7a04 	vldr	s14, [r7, #16]
 8001b7e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001b82:	683b      	ldr	r3, [r7, #0]
 8001b84:	edc3 7a00 	vstr	s15, [r3]
    return BNO_OK;
 8001b88:	2300      	movs	r3, #0
}
 8001b8a:	4618      	mov	r0, r3
 8001b8c:	371c      	adds	r7, #28
 8001b8e:	46bd      	mov	sp, r7
 8001b90:	bd90      	pop	{r4, r7, pc}
 8001b92:	bf00      	nop
 8001b94:	42c80000 	.word	0x42c80000

08001b98 <bno055_gravity_y>:
 *
 * Return:
 *     > `error_bno`: `BNO_OK` on success, errorcode else.
 * ----------------------------------------------------------------------
 */
error_bno bno055_gravity_y(bno055_t* imu, f32* buf) {
 8001b98:	b590      	push	{r4, r7, lr}
 8001b9a:	b0b1      	sub	sp, #196	@ 0xc4
 8001b9c:	af2a      	add	r7, sp, #168	@ 0xa8
 8001b9e:	6078      	str	r0, [r7, #4]
 8001ba0:	6039      	str	r1, [r7, #0]
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
        return err;
    }
#endif  // BNO_AUTO_PAGE_SET
    u8 data[2];
    if ((err = bno055_read_regs(*imu, BNO_GRV_DATA_Y_LSB, data, 2)) != BNO_OK) {
 8001ba2:	687c      	ldr	r4, [r7, #4]
 8001ba4:	2302      	movs	r3, #2
 8001ba6:	9329      	str	r3, [sp, #164]	@ 0xa4
 8001ba8:	f107 030c 	add.w	r3, r7, #12
 8001bac:	9328      	str	r3, [sp, #160]	@ 0xa0
 8001bae:	2330      	movs	r3, #48	@ 0x30
 8001bb0:	9327      	str	r3, [sp, #156]	@ 0x9c
 8001bb2:	4668      	mov	r0, sp
 8001bb4:	f104 0310 	add.w	r3, r4, #16
 8001bb8:	229c      	movs	r2, #156	@ 0x9c
 8001bba:	4619      	mov	r1, r3
 8001bbc:	f008 fccc 	bl	800a558 <memcpy>
 8001bc0:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8001bc4:	f000 fdb5 	bl	8002732 <bno055_read_regs>
 8001bc8:	4603      	mov	r3, r0
 8001bca:	75fb      	strb	r3, [r7, #23]
 8001bcc:	7dfb      	ldrb	r3, [r7, #23]
 8001bce:	2b00      	cmp	r3, #0
 8001bd0:	d001      	beq.n	8001bd6 <bno055_gravity_y+0x3e>
        return err;
 8001bd2:	7dfb      	ldrb	r3, [r7, #23]
 8001bd4:	e01b      	b.n	8001c0e <bno055_gravity_y+0x76>
    }
    f32 scale = (imu->_acc_unit == BNO_ACC_UNITSEL_M_S2) ? BNO_ACC_SCALE_M_2
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	7b9b      	ldrb	r3, [r3, #14]
                                                         : BNO_ACC_SCALE_MG;
 8001bda:	2b00      	cmp	r3, #0
 8001bdc:	d101      	bne.n	8001be2 <bno055_gravity_y+0x4a>
 8001bde:	4b0e      	ldr	r3, [pc, #56]	@ (8001c18 <bno055_gravity_y+0x80>)
 8001be0:	e001      	b.n	8001be6 <bno055_gravity_y+0x4e>
 8001be2:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
    f32 scale = (imu->_acc_unit == BNO_ACC_UNITSEL_M_S2) ? BNO_ACC_SCALE_M_2
 8001be6:	613b      	str	r3, [r7, #16]
    *buf = (s16)((data[1] << 8) | data[0]) / scale;
 8001be8:	7b7b      	ldrb	r3, [r7, #13]
 8001bea:	021b      	lsls	r3, r3, #8
 8001bec:	b21a      	sxth	r2, r3
 8001bee:	7b3b      	ldrb	r3, [r7, #12]
 8001bf0:	b21b      	sxth	r3, r3
 8001bf2:	4313      	orrs	r3, r2
 8001bf4:	b21b      	sxth	r3, r3
 8001bf6:	ee07 3a90 	vmov	s15, r3
 8001bfa:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001bfe:	ed97 7a04 	vldr	s14, [r7, #16]
 8001c02:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001c06:	683b      	ldr	r3, [r7, #0]
 8001c08:	edc3 7a00 	vstr	s15, [r3]
    return BNO_OK;
 8001c0c:	2300      	movs	r3, #0
}
 8001c0e:	4618      	mov	r0, r3
 8001c10:	371c      	adds	r7, #28
 8001c12:	46bd      	mov	sp, r7
 8001c14:	bd90      	pop	{r4, r7, pc}
 8001c16:	bf00      	nop
 8001c18:	42c80000 	.word	0x42c80000

08001c1c <bno055_gravity_z>:
 *
 * Return:
 *     > `error_bno`: `BNO_OK` on success, errorcode else.
 * ----------------------------------------------------------------------
 */
error_bno bno055_gravity_z(bno055_t* imu, f32* buf) {
 8001c1c:	b590      	push	{r4, r7, lr}
 8001c1e:	b0b1      	sub	sp, #196	@ 0xc4
 8001c20:	af2a      	add	r7, sp, #168	@ 0xa8
 8001c22:	6078      	str	r0, [r7, #4]
 8001c24:	6039      	str	r1, [r7, #0]
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
        return err;
    }
#endif  // BNO_AUTO_PAGE_SET
    u8 data[2];
    if ((err = bno055_read_regs(*imu, BNO_GRV_DATA_Z_LSB, data, 2)) != BNO_OK) {
 8001c26:	687c      	ldr	r4, [r7, #4]
 8001c28:	2302      	movs	r3, #2
 8001c2a:	9329      	str	r3, [sp, #164]	@ 0xa4
 8001c2c:	f107 030c 	add.w	r3, r7, #12
 8001c30:	9328      	str	r3, [sp, #160]	@ 0xa0
 8001c32:	2332      	movs	r3, #50	@ 0x32
 8001c34:	9327      	str	r3, [sp, #156]	@ 0x9c
 8001c36:	4668      	mov	r0, sp
 8001c38:	f104 0310 	add.w	r3, r4, #16
 8001c3c:	229c      	movs	r2, #156	@ 0x9c
 8001c3e:	4619      	mov	r1, r3
 8001c40:	f008 fc8a 	bl	800a558 <memcpy>
 8001c44:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8001c48:	f000 fd73 	bl	8002732 <bno055_read_regs>
 8001c4c:	4603      	mov	r3, r0
 8001c4e:	75fb      	strb	r3, [r7, #23]
 8001c50:	7dfb      	ldrb	r3, [r7, #23]
 8001c52:	2b00      	cmp	r3, #0
 8001c54:	d001      	beq.n	8001c5a <bno055_gravity_z+0x3e>
        return err;
 8001c56:	7dfb      	ldrb	r3, [r7, #23]
 8001c58:	e01b      	b.n	8001c92 <bno055_gravity_z+0x76>
    }
    f32 scale = (imu->_acc_unit == BNO_ACC_UNITSEL_M_S2) ? BNO_ACC_SCALE_M_2
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	7b9b      	ldrb	r3, [r3, #14]
                                                         : BNO_ACC_SCALE_MG;
 8001c5e:	2b00      	cmp	r3, #0
 8001c60:	d101      	bne.n	8001c66 <bno055_gravity_z+0x4a>
 8001c62:	4b0e      	ldr	r3, [pc, #56]	@ (8001c9c <bno055_gravity_z+0x80>)
 8001c64:	e001      	b.n	8001c6a <bno055_gravity_z+0x4e>
 8001c66:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
    f32 scale = (imu->_acc_unit == BNO_ACC_UNITSEL_M_S2) ? BNO_ACC_SCALE_M_2
 8001c6a:	613b      	str	r3, [r7, #16]
    *buf = (s16)((data[1] << 8) | data[0]) / scale;
 8001c6c:	7b7b      	ldrb	r3, [r7, #13]
 8001c6e:	021b      	lsls	r3, r3, #8
 8001c70:	b21a      	sxth	r2, r3
 8001c72:	7b3b      	ldrb	r3, [r7, #12]
 8001c74:	b21b      	sxth	r3, r3
 8001c76:	4313      	orrs	r3, r2
 8001c78:	b21b      	sxth	r3, r3
 8001c7a:	ee07 3a90 	vmov	s15, r3
 8001c7e:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001c82:	ed97 7a04 	vldr	s14, [r7, #16]
 8001c86:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001c8a:	683b      	ldr	r3, [r7, #0]
 8001c8c:	edc3 7a00 	vstr	s15, [r3]
    return BNO_OK;
 8001c90:	2300      	movs	r3, #0
}
 8001c92:	4618      	mov	r0, r3
 8001c94:	371c      	adds	r7, #28
 8001c96:	46bd      	mov	sp, r7
 8001c98:	bd90      	pop	{r4, r7, pc}
 8001c9a:	bf00      	nop
 8001c9c:	42c80000 	.word	0x42c80000

08001ca0 <bno055_gravity>:
 *
 * Return:
 *     > `error_bno`: `BNO_OK` on success, errorcode else.
 * ----------------------------------------------------------------------
 */
error_bno bno055_gravity(bno055_t* imu, bno055_vec3_t* buf) {
 8001ca0:	b590      	push	{r4, r7, lr}
 8001ca2:	b0b1      	sub	sp, #196	@ 0xc4
 8001ca4:	af2a      	add	r7, sp, #168	@ 0xa8
 8001ca6:	6078      	str	r0, [r7, #4]
 8001ca8:	6039      	str	r1, [r7, #0]
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
        return err;
    }
#endif  // BNO_AUTO_PAGE_SET
    u8 data[6];
    if ((err = bno055_read_regs(*imu, BNO_GRV_DATA_X_LSB, data, 6)) != BNO_OK) {
 8001caa:	687c      	ldr	r4, [r7, #4]
 8001cac:	2306      	movs	r3, #6
 8001cae:	9329      	str	r3, [sp, #164]	@ 0xa4
 8001cb0:	f107 0308 	add.w	r3, r7, #8
 8001cb4:	9328      	str	r3, [sp, #160]	@ 0xa0
 8001cb6:	232e      	movs	r3, #46	@ 0x2e
 8001cb8:	9327      	str	r3, [sp, #156]	@ 0x9c
 8001cba:	4668      	mov	r0, sp
 8001cbc:	f104 0310 	add.w	r3, r4, #16
 8001cc0:	229c      	movs	r2, #156	@ 0x9c
 8001cc2:	4619      	mov	r1, r3
 8001cc4:	f008 fc48 	bl	800a558 <memcpy>
 8001cc8:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8001ccc:	f000 fd31 	bl	8002732 <bno055_read_regs>
 8001cd0:	4603      	mov	r3, r0
 8001cd2:	75fb      	strb	r3, [r7, #23]
 8001cd4:	7dfb      	ldrb	r3, [r7, #23]
 8001cd6:	2b00      	cmp	r3, #0
 8001cd8:	d001      	beq.n	8001cde <bno055_gravity+0x3e>
        return err;
 8001cda:	7dfb      	ldrb	r3, [r7, #23]
 8001cdc:	e03f      	b.n	8001d5e <bno055_gravity+0xbe>
    }
    f32 scale = (imu->_acc_unit == BNO_ACC_UNITSEL_M_S2) ? BNO_ACC_SCALE_M_2
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	7b9b      	ldrb	r3, [r3, #14]
                                                         : BNO_ACC_SCALE_MG;
 8001ce2:	2b00      	cmp	r3, #0
 8001ce4:	d101      	bne.n	8001cea <bno055_gravity+0x4a>
 8001ce6:	4b20      	ldr	r3, [pc, #128]	@ (8001d68 <bno055_gravity+0xc8>)
 8001ce8:	e001      	b.n	8001cee <bno055_gravity+0x4e>
 8001cea:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
    f32 scale = (imu->_acc_unit == BNO_ACC_UNITSEL_M_S2) ? BNO_ACC_SCALE_M_2
 8001cee:	613b      	str	r3, [r7, #16]
    buf->x = (s16)((data[1] << 8) | data[0]) / scale;
 8001cf0:	7a7b      	ldrb	r3, [r7, #9]
 8001cf2:	021b      	lsls	r3, r3, #8
 8001cf4:	b21a      	sxth	r2, r3
 8001cf6:	7a3b      	ldrb	r3, [r7, #8]
 8001cf8:	b21b      	sxth	r3, r3
 8001cfa:	4313      	orrs	r3, r2
 8001cfc:	b21b      	sxth	r3, r3
 8001cfe:	ee07 3a90 	vmov	s15, r3
 8001d02:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001d06:	ed97 7a04 	vldr	s14, [r7, #16]
 8001d0a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001d0e:	683b      	ldr	r3, [r7, #0]
 8001d10:	edc3 7a00 	vstr	s15, [r3]
    buf->y = (s16)((data[3] << 8) | data[2]) / scale;
 8001d14:	7afb      	ldrb	r3, [r7, #11]
 8001d16:	021b      	lsls	r3, r3, #8
 8001d18:	b21a      	sxth	r2, r3
 8001d1a:	7abb      	ldrb	r3, [r7, #10]
 8001d1c:	b21b      	sxth	r3, r3
 8001d1e:	4313      	orrs	r3, r2
 8001d20:	b21b      	sxth	r3, r3
 8001d22:	ee07 3a90 	vmov	s15, r3
 8001d26:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001d2a:	ed97 7a04 	vldr	s14, [r7, #16]
 8001d2e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001d32:	683b      	ldr	r3, [r7, #0]
 8001d34:	edc3 7a01 	vstr	s15, [r3, #4]
    buf->x = (s16)((data[5] << 8) | data[4]) / scale;
 8001d38:	7b7b      	ldrb	r3, [r7, #13]
 8001d3a:	021b      	lsls	r3, r3, #8
 8001d3c:	b21a      	sxth	r2, r3
 8001d3e:	7b3b      	ldrb	r3, [r7, #12]
 8001d40:	b21b      	sxth	r3, r3
 8001d42:	4313      	orrs	r3, r2
 8001d44:	b21b      	sxth	r3, r3
 8001d46:	ee07 3a90 	vmov	s15, r3
 8001d4a:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001d4e:	ed97 7a04 	vldr	s14, [r7, #16]
 8001d52:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001d56:	683b      	ldr	r3, [r7, #0]
 8001d58:	edc3 7a00 	vstr	s15, [r3]
    return BNO_OK;
 8001d5c:	2300      	movs	r3, #0
}
 8001d5e:	4618      	mov	r0, r3
 8001d60:	371c      	adds	r7, #28
 8001d62:	46bd      	mov	sp, r7
 8001d64:	bd90      	pop	{r4, r7, pc}
 8001d66:	bf00      	nop
 8001d68:	42c80000 	.word	0x42c80000

08001d6c <bno055_euler_yaw>:
 *
 * Return:
 *     > `error_bno`: `BNO_OK` on success, errorcode else.
 * ----------------------------------------------------------------------
 */
error_bno bno055_euler_yaw(bno055_t* imu, f32* buf) {
 8001d6c:	b590      	push	{r4, r7, lr}
 8001d6e:	b0b1      	sub	sp, #196	@ 0xc4
 8001d70:	af2a      	add	r7, sp, #168	@ 0xa8
 8001d72:	6078      	str	r0, [r7, #4]
 8001d74:	6039      	str	r1, [r7, #0]
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
        return err;
    }
#endif  // BNO_AUTO_PAGE_SET
    u8 data[2];
    if ((err = bno055_read_regs(*imu, BNO_EUL_HEADING_LSB, data, 2)) !=
 8001d76:	687c      	ldr	r4, [r7, #4]
 8001d78:	2302      	movs	r3, #2
 8001d7a:	9329      	str	r3, [sp, #164]	@ 0xa4
 8001d7c:	f107 030c 	add.w	r3, r7, #12
 8001d80:	9328      	str	r3, [sp, #160]	@ 0xa0
 8001d82:	231a      	movs	r3, #26
 8001d84:	9327      	str	r3, [sp, #156]	@ 0x9c
 8001d86:	4668      	mov	r0, sp
 8001d88:	f104 0310 	add.w	r3, r4, #16
 8001d8c:	229c      	movs	r2, #156	@ 0x9c
 8001d8e:	4619      	mov	r1, r3
 8001d90:	f008 fbe2 	bl	800a558 <memcpy>
 8001d94:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8001d98:	f000 fccb 	bl	8002732 <bno055_read_regs>
 8001d9c:	4603      	mov	r3, r0
 8001d9e:	75fb      	strb	r3, [r7, #23]
 8001da0:	7dfb      	ldrb	r3, [r7, #23]
 8001da2:	2b00      	cmp	r3, #0
 8001da4:	d001      	beq.n	8001daa <bno055_euler_yaw+0x3e>
        BNO_OK) {
        return err;
 8001da6:	7dfb      	ldrb	r3, [r7, #23]
 8001da8:	e01b      	b.n	8001de2 <bno055_euler_yaw+0x76>
    }
    f32 scale = (imu->_eul_unit == BNO_EUL_UNIT_DEG) ? BNO_EUL_SCALE_DEG
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	7c5b      	ldrb	r3, [r3, #17]
                                                     : BNO_EUL_SCALE_RAD;
 8001dae:	2b00      	cmp	r3, #0
 8001db0:	d102      	bne.n	8001db8 <bno055_euler_yaw+0x4c>
 8001db2:	f04f 4383 	mov.w	r3, #1098907648	@ 0x41800000
 8001db6:	e000      	b.n	8001dba <bno055_euler_yaw+0x4e>
 8001db8:	4b0c      	ldr	r3, [pc, #48]	@ (8001dec <bno055_euler_yaw+0x80>)
    f32 scale = (imu->_eul_unit == BNO_EUL_UNIT_DEG) ? BNO_EUL_SCALE_DEG
 8001dba:	613b      	str	r3, [r7, #16]
    *buf = (s16)((data[1] << 8) | data[0]) / scale;
 8001dbc:	7b7b      	ldrb	r3, [r7, #13]
 8001dbe:	021b      	lsls	r3, r3, #8
 8001dc0:	b21a      	sxth	r2, r3
 8001dc2:	7b3b      	ldrb	r3, [r7, #12]
 8001dc4:	b21b      	sxth	r3, r3
 8001dc6:	4313      	orrs	r3, r2
 8001dc8:	b21b      	sxth	r3, r3
 8001dca:	ee07 3a90 	vmov	s15, r3
 8001dce:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001dd2:	ed97 7a04 	vldr	s14, [r7, #16]
 8001dd6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001dda:	683b      	ldr	r3, [r7, #0]
 8001ddc:	edc3 7a00 	vstr	s15, [r3]
    return BNO_OK;
 8001de0:	2300      	movs	r3, #0
}
 8001de2:	4618      	mov	r0, r3
 8001de4:	371c      	adds	r7, #28
 8001de6:	46bd      	mov	sp, r7
 8001de8:	bd90      	pop	{r4, r7, pc}
 8001dea:	bf00      	nop
 8001dec:	44610000 	.word	0x44610000

08001df0 <bno055_euler_roll>:
 *
 * Return:
 *     > `error_bno`: `BNO_OK` on success, errorcode else.
 * ----------------------------------------------------------------------
 */
error_bno bno055_euler_roll(bno055_t* imu, f32* buf) {
 8001df0:	b590      	push	{r4, r7, lr}
 8001df2:	b0b1      	sub	sp, #196	@ 0xc4
 8001df4:	af2a      	add	r7, sp, #168	@ 0xa8
 8001df6:	6078      	str	r0, [r7, #4]
 8001df8:	6039      	str	r1, [r7, #0]
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
        return err;
    }
#endif  // BNO_AUTO_PAGE_SET
    u8 data[2];
    if ((err = bno055_read_regs(*imu, BNO_EUL_ROLL_LSB, data, 2)) != BNO_OK) {
 8001dfa:	687c      	ldr	r4, [r7, #4]
 8001dfc:	2302      	movs	r3, #2
 8001dfe:	9329      	str	r3, [sp, #164]	@ 0xa4
 8001e00:	f107 030c 	add.w	r3, r7, #12
 8001e04:	9328      	str	r3, [sp, #160]	@ 0xa0
 8001e06:	231c      	movs	r3, #28
 8001e08:	9327      	str	r3, [sp, #156]	@ 0x9c
 8001e0a:	4668      	mov	r0, sp
 8001e0c:	f104 0310 	add.w	r3, r4, #16
 8001e10:	229c      	movs	r2, #156	@ 0x9c
 8001e12:	4619      	mov	r1, r3
 8001e14:	f008 fba0 	bl	800a558 <memcpy>
 8001e18:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8001e1c:	f000 fc89 	bl	8002732 <bno055_read_regs>
 8001e20:	4603      	mov	r3, r0
 8001e22:	75fb      	strb	r3, [r7, #23]
 8001e24:	7dfb      	ldrb	r3, [r7, #23]
 8001e26:	2b00      	cmp	r3, #0
 8001e28:	d001      	beq.n	8001e2e <bno055_euler_roll+0x3e>
        return err;
 8001e2a:	7dfb      	ldrb	r3, [r7, #23]
 8001e2c:	e01b      	b.n	8001e66 <bno055_euler_roll+0x76>
    }
    f32 scale = (imu->_eul_unit == BNO_EUL_UNIT_DEG) ? BNO_EUL_SCALE_DEG
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	7c5b      	ldrb	r3, [r3, #17]
                                                     : BNO_EUL_SCALE_RAD;
 8001e32:	2b00      	cmp	r3, #0
 8001e34:	d102      	bne.n	8001e3c <bno055_euler_roll+0x4c>
 8001e36:	f04f 4383 	mov.w	r3, #1098907648	@ 0x41800000
 8001e3a:	e000      	b.n	8001e3e <bno055_euler_roll+0x4e>
 8001e3c:	4b0c      	ldr	r3, [pc, #48]	@ (8001e70 <bno055_euler_roll+0x80>)
    f32 scale = (imu->_eul_unit == BNO_EUL_UNIT_DEG) ? BNO_EUL_SCALE_DEG
 8001e3e:	613b      	str	r3, [r7, #16]
    *buf = (s16)((data[1] << 8) | data[0]) / scale;
 8001e40:	7b7b      	ldrb	r3, [r7, #13]
 8001e42:	021b      	lsls	r3, r3, #8
 8001e44:	b21a      	sxth	r2, r3
 8001e46:	7b3b      	ldrb	r3, [r7, #12]
 8001e48:	b21b      	sxth	r3, r3
 8001e4a:	4313      	orrs	r3, r2
 8001e4c:	b21b      	sxth	r3, r3
 8001e4e:	ee07 3a90 	vmov	s15, r3
 8001e52:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001e56:	ed97 7a04 	vldr	s14, [r7, #16]
 8001e5a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001e5e:	683b      	ldr	r3, [r7, #0]
 8001e60:	edc3 7a00 	vstr	s15, [r3]
    return BNO_OK;
 8001e64:	2300      	movs	r3, #0
}
 8001e66:	4618      	mov	r0, r3
 8001e68:	371c      	adds	r7, #28
 8001e6a:	46bd      	mov	sp, r7
 8001e6c:	bd90      	pop	{r4, r7, pc}
 8001e6e:	bf00      	nop
 8001e70:	44610000 	.word	0x44610000

08001e74 <bno055_euler_pitch>:
 *
 * Return:
 *     > `error_bno`: `BNO_OK` on success, errorcode else.
 * ----------------------------------------------------------------------
 */
error_bno bno055_euler_pitch(bno055_t* imu, f32* buf) {
 8001e74:	b590      	push	{r4, r7, lr}
 8001e76:	b0b1      	sub	sp, #196	@ 0xc4
 8001e78:	af2a      	add	r7, sp, #168	@ 0xa8
 8001e7a:	6078      	str	r0, [r7, #4]
 8001e7c:	6039      	str	r1, [r7, #0]
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
        return err;
    }
#endif  // BNO_AUTO_PAGE_SET
    u8 data[2];
    if ((err = bno055_read_regs(*imu, BNO_EUL_PITCH_LSB, data, 2)) != BNO_OK) {
 8001e7e:	687c      	ldr	r4, [r7, #4]
 8001e80:	2302      	movs	r3, #2
 8001e82:	9329      	str	r3, [sp, #164]	@ 0xa4
 8001e84:	f107 030c 	add.w	r3, r7, #12
 8001e88:	9328      	str	r3, [sp, #160]	@ 0xa0
 8001e8a:	231e      	movs	r3, #30
 8001e8c:	9327      	str	r3, [sp, #156]	@ 0x9c
 8001e8e:	4668      	mov	r0, sp
 8001e90:	f104 0310 	add.w	r3, r4, #16
 8001e94:	229c      	movs	r2, #156	@ 0x9c
 8001e96:	4619      	mov	r1, r3
 8001e98:	f008 fb5e 	bl	800a558 <memcpy>
 8001e9c:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8001ea0:	f000 fc47 	bl	8002732 <bno055_read_regs>
 8001ea4:	4603      	mov	r3, r0
 8001ea6:	75fb      	strb	r3, [r7, #23]
 8001ea8:	7dfb      	ldrb	r3, [r7, #23]
 8001eaa:	2b00      	cmp	r3, #0
 8001eac:	d001      	beq.n	8001eb2 <bno055_euler_pitch+0x3e>
        return err;
 8001eae:	7dfb      	ldrb	r3, [r7, #23]
 8001eb0:	e01b      	b.n	8001eea <bno055_euler_pitch+0x76>
    }
    f32 scale = (imu->_eul_unit == BNO_EUL_UNIT_DEG) ? BNO_EUL_SCALE_DEG
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	7c5b      	ldrb	r3, [r3, #17]
                                                     : BNO_EUL_SCALE_RAD;
 8001eb6:	2b00      	cmp	r3, #0
 8001eb8:	d102      	bne.n	8001ec0 <bno055_euler_pitch+0x4c>
 8001eba:	f04f 4383 	mov.w	r3, #1098907648	@ 0x41800000
 8001ebe:	e000      	b.n	8001ec2 <bno055_euler_pitch+0x4e>
 8001ec0:	4b0c      	ldr	r3, [pc, #48]	@ (8001ef4 <bno055_euler_pitch+0x80>)
    f32 scale = (imu->_eul_unit == BNO_EUL_UNIT_DEG) ? BNO_EUL_SCALE_DEG
 8001ec2:	613b      	str	r3, [r7, #16]
    *buf = (s16)((data[1] << 8) | data[0]) / scale;
 8001ec4:	7b7b      	ldrb	r3, [r7, #13]
 8001ec6:	021b      	lsls	r3, r3, #8
 8001ec8:	b21a      	sxth	r2, r3
 8001eca:	7b3b      	ldrb	r3, [r7, #12]
 8001ecc:	b21b      	sxth	r3, r3
 8001ece:	4313      	orrs	r3, r2
 8001ed0:	b21b      	sxth	r3, r3
 8001ed2:	ee07 3a90 	vmov	s15, r3
 8001ed6:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001eda:	ed97 7a04 	vldr	s14, [r7, #16]
 8001ede:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001ee2:	683b      	ldr	r3, [r7, #0]
 8001ee4:	edc3 7a00 	vstr	s15, [r3]
    return BNO_OK;
 8001ee8:	2300      	movs	r3, #0
}
 8001eea:	4618      	mov	r0, r3
 8001eec:	371c      	adds	r7, #28
 8001eee:	46bd      	mov	sp, r7
 8001ef0:	bd90      	pop	{r4, r7, pc}
 8001ef2:	bf00      	nop
 8001ef4:	44610000 	.word	0x44610000

08001ef8 <bno055_euler>:
 *
 * Return:
 *     > `error_bno`: `BNO_OK` on success, errorcode else.
 * ----------------------------------------------------------------------
 */
error_bno bno055_euler(bno055_t* imu, bno055_euler_t* buf) {
 8001ef8:	b590      	push	{r4, r7, lr}
 8001efa:	b0b1      	sub	sp, #196	@ 0xc4
 8001efc:	af2a      	add	r7, sp, #168	@ 0xa8
 8001efe:	6078      	str	r0, [r7, #4]
 8001f00:	6039      	str	r1, [r7, #0]
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
        return err;
    }
#endif  // BNO_AUTO_PAGE_SET
    u8 data[6];
    if ((err = bno055_read_regs(*imu, BNO_EUL_HEADING_LSB, data, 6)) !=
 8001f02:	687c      	ldr	r4, [r7, #4]
 8001f04:	2306      	movs	r3, #6
 8001f06:	9329      	str	r3, [sp, #164]	@ 0xa4
 8001f08:	f107 0308 	add.w	r3, r7, #8
 8001f0c:	9328      	str	r3, [sp, #160]	@ 0xa0
 8001f0e:	231a      	movs	r3, #26
 8001f10:	9327      	str	r3, [sp, #156]	@ 0x9c
 8001f12:	4668      	mov	r0, sp
 8001f14:	f104 0310 	add.w	r3, r4, #16
 8001f18:	229c      	movs	r2, #156	@ 0x9c
 8001f1a:	4619      	mov	r1, r3
 8001f1c:	f008 fb1c 	bl	800a558 <memcpy>
 8001f20:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8001f24:	f000 fc05 	bl	8002732 <bno055_read_regs>
 8001f28:	4603      	mov	r3, r0
 8001f2a:	75fb      	strb	r3, [r7, #23]
 8001f2c:	7dfb      	ldrb	r3, [r7, #23]
 8001f2e:	2b00      	cmp	r3, #0
 8001f30:	d001      	beq.n	8001f36 <bno055_euler+0x3e>
        BNO_OK) {
        return err;
 8001f32:	7dfb      	ldrb	r3, [r7, #23]
 8001f34:	e03f      	b.n	8001fb6 <bno055_euler+0xbe>
    }
    f32 scale = (imu->_eul_unit == BNO_EUL_UNIT_DEG) ? BNO_EUL_SCALE_DEG
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	7c5b      	ldrb	r3, [r3, #17]
                                                     : BNO_EUL_SCALE_RAD;
 8001f3a:	2b00      	cmp	r3, #0
 8001f3c:	d102      	bne.n	8001f44 <bno055_euler+0x4c>
 8001f3e:	f04f 4383 	mov.w	r3, #1098907648	@ 0x41800000
 8001f42:	e000      	b.n	8001f46 <bno055_euler+0x4e>
 8001f44:	4b1e      	ldr	r3, [pc, #120]	@ (8001fc0 <bno055_euler+0xc8>)
    f32 scale = (imu->_eul_unit == BNO_EUL_UNIT_DEG) ? BNO_EUL_SCALE_DEG
 8001f46:	613b      	str	r3, [r7, #16]
    buf->yaw = (s16)((data[1] << 8) | data[0]) / scale;
 8001f48:	7a7b      	ldrb	r3, [r7, #9]
 8001f4a:	021b      	lsls	r3, r3, #8
 8001f4c:	b21a      	sxth	r2, r3
 8001f4e:	7a3b      	ldrb	r3, [r7, #8]
 8001f50:	b21b      	sxth	r3, r3
 8001f52:	4313      	orrs	r3, r2
 8001f54:	b21b      	sxth	r3, r3
 8001f56:	ee07 3a90 	vmov	s15, r3
 8001f5a:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001f5e:	ed97 7a04 	vldr	s14, [r7, #16]
 8001f62:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001f66:	683b      	ldr	r3, [r7, #0]
 8001f68:	edc3 7a02 	vstr	s15, [r3, #8]
    buf->roll = (s16)((data[3] << 8) | data[2]) / scale;
 8001f6c:	7afb      	ldrb	r3, [r7, #11]
 8001f6e:	021b      	lsls	r3, r3, #8
 8001f70:	b21a      	sxth	r2, r3
 8001f72:	7abb      	ldrb	r3, [r7, #10]
 8001f74:	b21b      	sxth	r3, r3
 8001f76:	4313      	orrs	r3, r2
 8001f78:	b21b      	sxth	r3, r3
 8001f7a:	ee07 3a90 	vmov	s15, r3
 8001f7e:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001f82:	ed97 7a04 	vldr	s14, [r7, #16]
 8001f86:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001f8a:	683b      	ldr	r3, [r7, #0]
 8001f8c:	edc3 7a00 	vstr	s15, [r3]
    buf->pitch = (s16)((data[5] << 8) | data[4]) / scale;
 8001f90:	7b7b      	ldrb	r3, [r7, #13]
 8001f92:	021b      	lsls	r3, r3, #8
 8001f94:	b21a      	sxth	r2, r3
 8001f96:	7b3b      	ldrb	r3, [r7, #12]
 8001f98:	b21b      	sxth	r3, r3
 8001f9a:	4313      	orrs	r3, r2
 8001f9c:	b21b      	sxth	r3, r3
 8001f9e:	ee07 3a90 	vmov	s15, r3
 8001fa2:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001fa6:	ed97 7a04 	vldr	s14, [r7, #16]
 8001faa:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001fae:	683b      	ldr	r3, [r7, #0]
 8001fb0:	edc3 7a01 	vstr	s15, [r3, #4]
    return BNO_OK;
 8001fb4:	2300      	movs	r3, #0
}
 8001fb6:	4618      	mov	r0, r3
 8001fb8:	371c      	adds	r7, #28
 8001fba:	46bd      	mov	sp, r7
 8001fbc:	bd90      	pop	{r4, r7, pc}
 8001fbe:	bf00      	nop
 8001fc0:	44610000 	.word	0x44610000

08001fc4 <bno055_quaternion_w>:
 *
 * Return:
 *     > `error_bno`: `BNO_OK` on success, errorcode else.
 * ----------------------------------------------------------------------
 */
error_bno bno055_quaternion_w(bno055_t* imu, f32* buf) {
 8001fc4:	b590      	push	{r4, r7, lr}
 8001fc6:	b0af      	sub	sp, #188	@ 0xbc
 8001fc8:	af2a      	add	r7, sp, #168	@ 0xa8
 8001fca:	6078      	str	r0, [r7, #4]
 8001fcc:	6039      	str	r1, [r7, #0]
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
        return err;
    }
#endif  // BNO_AUTO_PAGE_SET
    u8 data[2];
    if ((err = bno055_read_regs(*imu, BNO_QUA_DATA_W_LSB, data, 2)) != BNO_OK) {
 8001fce:	687c      	ldr	r4, [r7, #4]
 8001fd0:	2302      	movs	r3, #2
 8001fd2:	9329      	str	r3, [sp, #164]	@ 0xa4
 8001fd4:	f107 030c 	add.w	r3, r7, #12
 8001fd8:	9328      	str	r3, [sp, #160]	@ 0xa0
 8001fda:	2320      	movs	r3, #32
 8001fdc:	9327      	str	r3, [sp, #156]	@ 0x9c
 8001fde:	4668      	mov	r0, sp
 8001fe0:	f104 0310 	add.w	r3, r4, #16
 8001fe4:	229c      	movs	r2, #156	@ 0x9c
 8001fe6:	4619      	mov	r1, r3
 8001fe8:	f008 fab6 	bl	800a558 <memcpy>
 8001fec:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8001ff0:	f000 fb9f 	bl	8002732 <bno055_read_regs>
 8001ff4:	4603      	mov	r3, r0
 8001ff6:	73fb      	strb	r3, [r7, #15]
 8001ff8:	7bfb      	ldrb	r3, [r7, #15]
 8001ffa:	2b00      	cmp	r3, #0
 8001ffc:	d001      	beq.n	8002002 <bno055_quaternion_w+0x3e>
        return err;
 8001ffe:	7bfb      	ldrb	r3, [r7, #15]
 8002000:	e012      	b.n	8002028 <bno055_quaternion_w+0x64>
    }
    *buf = (s16)((data[1] << 8) | data[0]) / (f32)BNO_QUA_SCALE;
 8002002:	7b7b      	ldrb	r3, [r7, #13]
 8002004:	021b      	lsls	r3, r3, #8
 8002006:	b21a      	sxth	r2, r3
 8002008:	7b3b      	ldrb	r3, [r7, #12]
 800200a:	b21b      	sxth	r3, r3
 800200c:	4313      	orrs	r3, r2
 800200e:	b21b      	sxth	r3, r3
 8002010:	ee07 3a90 	vmov	s15, r3
 8002014:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002018:	eddf 6a05 	vldr	s13, [pc, #20]	@ 8002030 <bno055_quaternion_w+0x6c>
 800201c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002020:	683b      	ldr	r3, [r7, #0]
 8002022:	edc3 7a00 	vstr	s15, [r3]
    return BNO_OK;
 8002026:	2300      	movs	r3, #0
}
 8002028:	4618      	mov	r0, r3
 800202a:	3714      	adds	r7, #20
 800202c:	46bd      	mov	sp, r7
 800202e:	bd90      	pop	{r4, r7, pc}
 8002030:	46800000 	.word	0x46800000

08002034 <bno055_quaternion_x>:
 *
 * Return:
 *     > `error_bno`: `BNO_OK` on success, errorcode else.
 * ----------------------------------------------------------------------
 */
error_bno bno055_quaternion_x(bno055_t* imu, f32* buf) {
 8002034:	b590      	push	{r4, r7, lr}
 8002036:	b0af      	sub	sp, #188	@ 0xbc
 8002038:	af2a      	add	r7, sp, #168	@ 0xa8
 800203a:	6078      	str	r0, [r7, #4]
 800203c:	6039      	str	r1, [r7, #0]
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
        return err;
    }
#endif  // BNO_AUTO_PAGE_SET
    u8 data[2];
    if ((err = bno055_read_regs(*imu, BNO_QUA_DATA_X_LSB, data, 2)) != BNO_OK) {
 800203e:	687c      	ldr	r4, [r7, #4]
 8002040:	2302      	movs	r3, #2
 8002042:	9329      	str	r3, [sp, #164]	@ 0xa4
 8002044:	f107 030c 	add.w	r3, r7, #12
 8002048:	9328      	str	r3, [sp, #160]	@ 0xa0
 800204a:	2322      	movs	r3, #34	@ 0x22
 800204c:	9327      	str	r3, [sp, #156]	@ 0x9c
 800204e:	4668      	mov	r0, sp
 8002050:	f104 0310 	add.w	r3, r4, #16
 8002054:	229c      	movs	r2, #156	@ 0x9c
 8002056:	4619      	mov	r1, r3
 8002058:	f008 fa7e 	bl	800a558 <memcpy>
 800205c:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8002060:	f000 fb67 	bl	8002732 <bno055_read_regs>
 8002064:	4603      	mov	r3, r0
 8002066:	73fb      	strb	r3, [r7, #15]
 8002068:	7bfb      	ldrb	r3, [r7, #15]
 800206a:	2b00      	cmp	r3, #0
 800206c:	d001      	beq.n	8002072 <bno055_quaternion_x+0x3e>
        return err;
 800206e:	7bfb      	ldrb	r3, [r7, #15]
 8002070:	e012      	b.n	8002098 <bno055_quaternion_x+0x64>
    }
    *buf = (s16)((data[1] << 8) | data[0]) / (f32)BNO_QUA_SCALE;
 8002072:	7b7b      	ldrb	r3, [r7, #13]
 8002074:	021b      	lsls	r3, r3, #8
 8002076:	b21a      	sxth	r2, r3
 8002078:	7b3b      	ldrb	r3, [r7, #12]
 800207a:	b21b      	sxth	r3, r3
 800207c:	4313      	orrs	r3, r2
 800207e:	b21b      	sxth	r3, r3
 8002080:	ee07 3a90 	vmov	s15, r3
 8002084:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002088:	eddf 6a05 	vldr	s13, [pc, #20]	@ 80020a0 <bno055_quaternion_x+0x6c>
 800208c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002090:	683b      	ldr	r3, [r7, #0]
 8002092:	edc3 7a00 	vstr	s15, [r3]
    return BNO_OK;
 8002096:	2300      	movs	r3, #0
}
 8002098:	4618      	mov	r0, r3
 800209a:	3714      	adds	r7, #20
 800209c:	46bd      	mov	sp, r7
 800209e:	bd90      	pop	{r4, r7, pc}
 80020a0:	46800000 	.word	0x46800000

080020a4 <bno055_quaternion_y>:
 *
 * Return:
 *     > `error_bno`: `BNO_OK` on success, errorcode else.
 * ----------------------------------------------------------------------
 */
error_bno bno055_quaternion_y(bno055_t* imu, f32* buf) {
 80020a4:	b590      	push	{r4, r7, lr}
 80020a6:	b0af      	sub	sp, #188	@ 0xbc
 80020a8:	af2a      	add	r7, sp, #168	@ 0xa8
 80020aa:	6078      	str	r0, [r7, #4]
 80020ac:	6039      	str	r1, [r7, #0]
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
        return err;
    }
#endif  // BNO_AUTO_PAGE_SET
    u8 data[2];
    if ((err = bno055_read_regs(*imu, BNO_QUA_DATA_Y_LSB, data, 2)) != BNO_OK) {
 80020ae:	687c      	ldr	r4, [r7, #4]
 80020b0:	2302      	movs	r3, #2
 80020b2:	9329      	str	r3, [sp, #164]	@ 0xa4
 80020b4:	f107 030c 	add.w	r3, r7, #12
 80020b8:	9328      	str	r3, [sp, #160]	@ 0xa0
 80020ba:	2324      	movs	r3, #36	@ 0x24
 80020bc:	9327      	str	r3, [sp, #156]	@ 0x9c
 80020be:	4668      	mov	r0, sp
 80020c0:	f104 0310 	add.w	r3, r4, #16
 80020c4:	229c      	movs	r2, #156	@ 0x9c
 80020c6:	4619      	mov	r1, r3
 80020c8:	f008 fa46 	bl	800a558 <memcpy>
 80020cc:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 80020d0:	f000 fb2f 	bl	8002732 <bno055_read_regs>
 80020d4:	4603      	mov	r3, r0
 80020d6:	73fb      	strb	r3, [r7, #15]
 80020d8:	7bfb      	ldrb	r3, [r7, #15]
 80020da:	2b00      	cmp	r3, #0
 80020dc:	d001      	beq.n	80020e2 <bno055_quaternion_y+0x3e>
        return err;
 80020de:	7bfb      	ldrb	r3, [r7, #15]
 80020e0:	e012      	b.n	8002108 <bno055_quaternion_y+0x64>
    }
    *buf = (s16)((data[1] << 8) | data[0]) / (f32)BNO_QUA_SCALE;
 80020e2:	7b7b      	ldrb	r3, [r7, #13]
 80020e4:	021b      	lsls	r3, r3, #8
 80020e6:	b21a      	sxth	r2, r3
 80020e8:	7b3b      	ldrb	r3, [r7, #12]
 80020ea:	b21b      	sxth	r3, r3
 80020ec:	4313      	orrs	r3, r2
 80020ee:	b21b      	sxth	r3, r3
 80020f0:	ee07 3a90 	vmov	s15, r3
 80020f4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80020f8:	eddf 6a05 	vldr	s13, [pc, #20]	@ 8002110 <bno055_quaternion_y+0x6c>
 80020fc:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002100:	683b      	ldr	r3, [r7, #0]
 8002102:	edc3 7a00 	vstr	s15, [r3]
    return BNO_OK;
 8002106:	2300      	movs	r3, #0
}
 8002108:	4618      	mov	r0, r3
 800210a:	3714      	adds	r7, #20
 800210c:	46bd      	mov	sp, r7
 800210e:	bd90      	pop	{r4, r7, pc}
 8002110:	46800000 	.word	0x46800000

08002114 <bno055_quaternion_z>:
 *
 * Return:
 *     > `error_bno`: `BNO_OK` on success, errorcode else.
 * ----------------------------------------------------------------------
 */
error_bno bno055_quaternion_z(bno055_t* imu, f32* buf) {
 8002114:	b590      	push	{r4, r7, lr}
 8002116:	b0af      	sub	sp, #188	@ 0xbc
 8002118:	af2a      	add	r7, sp, #168	@ 0xa8
 800211a:	6078      	str	r0, [r7, #4]
 800211c:	6039      	str	r1, [r7, #0]
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
        return err;
    }
#endif  // BNO_AUTO_PAGE_SET
    u8 data[2];
    if ((err = bno055_read_regs(*imu, BNO_QUA_DATA_Z_LSB, data, 2)) != BNO_OK) {
 800211e:	687c      	ldr	r4, [r7, #4]
 8002120:	2302      	movs	r3, #2
 8002122:	9329      	str	r3, [sp, #164]	@ 0xa4
 8002124:	f107 030c 	add.w	r3, r7, #12
 8002128:	9328      	str	r3, [sp, #160]	@ 0xa0
 800212a:	2326      	movs	r3, #38	@ 0x26
 800212c:	9327      	str	r3, [sp, #156]	@ 0x9c
 800212e:	4668      	mov	r0, sp
 8002130:	f104 0310 	add.w	r3, r4, #16
 8002134:	229c      	movs	r2, #156	@ 0x9c
 8002136:	4619      	mov	r1, r3
 8002138:	f008 fa0e 	bl	800a558 <memcpy>
 800213c:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8002140:	f000 faf7 	bl	8002732 <bno055_read_regs>
 8002144:	4603      	mov	r3, r0
 8002146:	73fb      	strb	r3, [r7, #15]
 8002148:	7bfb      	ldrb	r3, [r7, #15]
 800214a:	2b00      	cmp	r3, #0
 800214c:	d001      	beq.n	8002152 <bno055_quaternion_z+0x3e>
        return err;
 800214e:	7bfb      	ldrb	r3, [r7, #15]
 8002150:	e012      	b.n	8002178 <bno055_quaternion_z+0x64>
    }
    *buf = (s16)((data[1] << 8) | data[0]) / (f32)BNO_QUA_SCALE;
 8002152:	7b7b      	ldrb	r3, [r7, #13]
 8002154:	021b      	lsls	r3, r3, #8
 8002156:	b21a      	sxth	r2, r3
 8002158:	7b3b      	ldrb	r3, [r7, #12]
 800215a:	b21b      	sxth	r3, r3
 800215c:	4313      	orrs	r3, r2
 800215e:	b21b      	sxth	r3, r3
 8002160:	ee07 3a90 	vmov	s15, r3
 8002164:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002168:	eddf 6a05 	vldr	s13, [pc, #20]	@ 8002180 <bno055_quaternion_z+0x6c>
 800216c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002170:	683b      	ldr	r3, [r7, #0]
 8002172:	edc3 7a00 	vstr	s15, [r3]
    return BNO_OK;
 8002176:	2300      	movs	r3, #0
}
 8002178:	4618      	mov	r0, r3
 800217a:	3714      	adds	r7, #20
 800217c:	46bd      	mov	sp, r7
 800217e:	bd90      	pop	{r4, r7, pc}
 8002180:	46800000 	.word	0x46800000

08002184 <bno055_quaternion>:
 *
 * Return:
 *     > `error_bno`: `BNO_OK` on success, errorcode else.
 * ----------------------------------------------------------------------
 */
error_bno bno055_quaternion(bno055_t* imu, bno055_vec4_t* buf) {
 8002184:	b590      	push	{r4, r7, lr}
 8002186:	b0b1      	sub	sp, #196	@ 0xc4
 8002188:	af2a      	add	r7, sp, #168	@ 0xa8
 800218a:	6078      	str	r0, [r7, #4]
 800218c:	6039      	str	r1, [r7, #0]
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
        return err;
    }
#endif  // BNO_AUTO_PAGE_SET
    u8 data[8];
    if ((err = bno055_read_regs(*imu, BNO_QUA_DATA_W_LSB, data, 8)) != BNO_OK) {
 800218e:	687c      	ldr	r4, [r7, #4]
 8002190:	2308      	movs	r3, #8
 8002192:	9329      	str	r3, [sp, #164]	@ 0xa4
 8002194:	f107 030c 	add.w	r3, r7, #12
 8002198:	9328      	str	r3, [sp, #160]	@ 0xa0
 800219a:	2320      	movs	r3, #32
 800219c:	9327      	str	r3, [sp, #156]	@ 0x9c
 800219e:	4668      	mov	r0, sp
 80021a0:	f104 0310 	add.w	r3, r4, #16
 80021a4:	229c      	movs	r2, #156	@ 0x9c
 80021a6:	4619      	mov	r1, r3
 80021a8:	f008 f9d6 	bl	800a558 <memcpy>
 80021ac:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 80021b0:	f000 fabf 	bl	8002732 <bno055_read_regs>
 80021b4:	4603      	mov	r3, r0
 80021b6:	75fb      	strb	r3, [r7, #23]
 80021b8:	7dfb      	ldrb	r3, [r7, #23]
 80021ba:	2b00      	cmp	r3, #0
 80021bc:	d001      	beq.n	80021c2 <bno055_quaternion+0x3e>
        return err;
 80021be:	7dfb      	ldrb	r3, [r7, #23]
 80021c0:	e048      	b.n	8002254 <bno055_quaternion+0xd0>
    }
    buf->w = (s16)((data[1] << 8) | data[0]) / (f32)BNO_QUA_SCALE;
 80021c2:	7b7b      	ldrb	r3, [r7, #13]
 80021c4:	021b      	lsls	r3, r3, #8
 80021c6:	b21a      	sxth	r2, r3
 80021c8:	7b3b      	ldrb	r3, [r7, #12]
 80021ca:	b21b      	sxth	r3, r3
 80021cc:	4313      	orrs	r3, r2
 80021ce:	b21b      	sxth	r3, r3
 80021d0:	ee07 3a90 	vmov	s15, r3
 80021d4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80021d8:	eddf 6a20 	vldr	s13, [pc, #128]	@ 800225c <bno055_quaternion+0xd8>
 80021dc:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80021e0:	683b      	ldr	r3, [r7, #0]
 80021e2:	edc3 7a03 	vstr	s15, [r3, #12]
    buf->x = (s16)((data[3] << 8) | data[2]) / (f32)BNO_QUA_SCALE;
 80021e6:	7bfb      	ldrb	r3, [r7, #15]
 80021e8:	021b      	lsls	r3, r3, #8
 80021ea:	b21a      	sxth	r2, r3
 80021ec:	7bbb      	ldrb	r3, [r7, #14]
 80021ee:	b21b      	sxth	r3, r3
 80021f0:	4313      	orrs	r3, r2
 80021f2:	b21b      	sxth	r3, r3
 80021f4:	ee07 3a90 	vmov	s15, r3
 80021f8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80021fc:	eddf 6a17 	vldr	s13, [pc, #92]	@ 800225c <bno055_quaternion+0xd8>
 8002200:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002204:	683b      	ldr	r3, [r7, #0]
 8002206:	edc3 7a00 	vstr	s15, [r3]
    buf->y = (s16)((data[5] << 8) | data[4]) / (f32)BNO_QUA_SCALE;
 800220a:	7c7b      	ldrb	r3, [r7, #17]
 800220c:	021b      	lsls	r3, r3, #8
 800220e:	b21a      	sxth	r2, r3
 8002210:	7c3b      	ldrb	r3, [r7, #16]
 8002212:	b21b      	sxth	r3, r3
 8002214:	4313      	orrs	r3, r2
 8002216:	b21b      	sxth	r3, r3
 8002218:	ee07 3a90 	vmov	s15, r3
 800221c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002220:	eddf 6a0e 	vldr	s13, [pc, #56]	@ 800225c <bno055_quaternion+0xd8>
 8002224:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002228:	683b      	ldr	r3, [r7, #0]
 800222a:	edc3 7a01 	vstr	s15, [r3, #4]
    buf->z = (s16)((data[7] << 8) | data[6]) / (f32)BNO_QUA_SCALE;
 800222e:	7cfb      	ldrb	r3, [r7, #19]
 8002230:	021b      	lsls	r3, r3, #8
 8002232:	b21a      	sxth	r2, r3
 8002234:	7cbb      	ldrb	r3, [r7, #18]
 8002236:	b21b      	sxth	r3, r3
 8002238:	4313      	orrs	r3, r2
 800223a:	b21b      	sxth	r3, r3
 800223c:	ee07 3a90 	vmov	s15, r3
 8002240:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002244:	eddf 6a05 	vldr	s13, [pc, #20]	@ 800225c <bno055_quaternion+0xd8>
 8002248:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800224c:	683b      	ldr	r3, [r7, #0]
 800224e:	edc3 7a02 	vstr	s15, [r3, #8]
    return BNO_OK;
 8002252:	2300      	movs	r3, #0
}
 8002254:	4618      	mov	r0, r3
 8002256:	371c      	adds	r7, #28
 8002258:	46bd      	mov	sp, r7
 800225a:	bd90      	pop	{r4, r7, pc}
 800225c:	46800000 	.word	0x46800000

08002260 <bno055_acc_conf>:

error_bno bno055_acc_conf(bno055_t* bno, const bno055_acc_range_t range,
                          const bno055_acc_band_t bandwidth,
                          const bno055_acc_mode_t mode) {
 8002260:	b590      	push	{r4, r7, lr}
 8002262:	b0af      	sub	sp, #188	@ 0xbc
 8002264:	af2a      	add	r7, sp, #168	@ 0xa8
 8002266:	6078      	str	r0, [r7, #4]
 8002268:	4608      	mov	r0, r1
 800226a:	4611      	mov	r1, r2
 800226c:	461a      	mov	r2, r3
 800226e:	4603      	mov	r3, r0
 8002270:	70fb      	strb	r3, [r7, #3]
 8002272:	460b      	mov	r3, r1
 8002274:	70bb      	strb	r3, [r7, #2]
 8002276:	4613      	mov	r3, r2
 8002278:	707b      	strb	r3, [r7, #1]
    error_bno err;
    if ((err = bno055_set_page(bno, BNO_PAGE_1)) != BNO_OK) {
 800227a:	2101      	movs	r1, #1
 800227c:	6878      	ldr	r0, [r7, #4]
 800227e:	f000 fabc 	bl	80027fa <bno055_set_page>
 8002282:	4603      	mov	r3, r0
 8002284:	73fb      	strb	r3, [r7, #15]
 8002286:	7bfb      	ldrb	r3, [r7, #15]
 8002288:	2b00      	cmp	r3, #0
 800228a:	d001      	beq.n	8002290 <bno055_acc_conf+0x30>
        return err;
 800228c:	7bfb      	ldrb	r3, [r7, #15]
 800228e:	e04b      	b.n	8002328 <bno055_acc_conf+0xc8>
    }
    if ((err = bno055_set_opmode(bno, BNO_MODE_CONFIG)) != BNO_OK) {
 8002290:	2100      	movs	r1, #0
 8002292:	6878      	ldr	r0, [r7, #4]
 8002294:	f000 f91b 	bl	80024ce <bno055_set_opmode>
 8002298:	4603      	mov	r3, r0
 800229a:	73fb      	strb	r3, [r7, #15]
 800229c:	7bfb      	ldrb	r3, [r7, #15]
 800229e:	2b00      	cmp	r3, #0
 80022a0:	d001      	beq.n	80022a6 <bno055_acc_conf+0x46>
        return err;
 80022a2:	7bfb      	ldrb	r3, [r7, #15]
 80022a4:	e040      	b.n	8002328 <bno055_acc_conf+0xc8>
    }
    HAL_Delay(BNO_CONFIG_TIME_DELAY + 5);
 80022a6:	200c      	movs	r0, #12
 80022a8:	f003 fb52 	bl	8005950 <HAL_Delay>
    u8 config = range | bandwidth | mode;
 80022ac:	78fa      	ldrb	r2, [r7, #3]
 80022ae:	78bb      	ldrb	r3, [r7, #2]
 80022b0:	4313      	orrs	r3, r2
 80022b2:	b2da      	uxtb	r2, r3
 80022b4:	787b      	ldrb	r3, [r7, #1]
 80022b6:	4313      	orrs	r3, r2
 80022b8:	b2db      	uxtb	r3, r3
 80022ba:	73bb      	strb	r3, [r7, #14]
    if ((err = bno055_write_regs(*bno, BNO_ACC_CONFIG, &config, 1)) != BNO_OK) {
 80022bc:	687c      	ldr	r4, [r7, #4]
 80022be:	2301      	movs	r3, #1
 80022c0:	9329      	str	r3, [sp, #164]	@ 0xa4
 80022c2:	f107 030e 	add.w	r3, r7, #14
 80022c6:	9328      	str	r3, [sp, #160]	@ 0xa0
 80022c8:	2308      	movs	r3, #8
 80022ca:	9327      	str	r3, [sp, #156]	@ 0x9c
 80022cc:	4668      	mov	r0, sp
 80022ce:	f104 0310 	add.w	r3, r4, #16
 80022d2:	229c      	movs	r2, #156	@ 0x9c
 80022d4:	4619      	mov	r1, r3
 80022d6:	f008 f93f 	bl	800a558 <memcpy>
 80022da:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 80022de:	f000 fa5e 	bl	800279e <bno055_write_regs>
 80022e2:	4603      	mov	r3, r0
 80022e4:	73fb      	strb	r3, [r7, #15]
 80022e6:	7bfb      	ldrb	r3, [r7, #15]
 80022e8:	2b00      	cmp	r3, #0
 80022ea:	d001      	beq.n	80022f0 <bno055_acc_conf+0x90>
        return err;
 80022ec:	7bfb      	ldrb	r3, [r7, #15]
 80022ee:	e01b      	b.n	8002328 <bno055_acc_conf+0xc8>
    }
    if ((err = bno055_set_opmode(bno, bno->mode)) != BNO_OK) {
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	791b      	ldrb	r3, [r3, #4]
 80022f4:	4619      	mov	r1, r3
 80022f6:	6878      	ldr	r0, [r7, #4]
 80022f8:	f000 f8e9 	bl	80024ce <bno055_set_opmode>
 80022fc:	4603      	mov	r3, r0
 80022fe:	73fb      	strb	r3, [r7, #15]
 8002300:	7bfb      	ldrb	r3, [r7, #15]
 8002302:	2b00      	cmp	r3, #0
 8002304:	d001      	beq.n	800230a <bno055_acc_conf+0xaa>
        return err;
 8002306:	7bfb      	ldrb	r3, [r7, #15]
 8002308:	e00e      	b.n	8002328 <bno055_acc_conf+0xc8>
    }
    HAL_Delay(BNO_ANY_TIME_DELAY + 5);
 800230a:	2018      	movs	r0, #24
 800230c:	f003 fb20 	bl	8005950 <HAL_Delay>
    if ((err = bno055_set_page(bno, BNO_PAGE_0)) != BNO_OK) {
 8002310:	2100      	movs	r1, #0
 8002312:	6878      	ldr	r0, [r7, #4]
 8002314:	f000 fa71 	bl	80027fa <bno055_set_page>
 8002318:	4603      	mov	r3, r0
 800231a:	73fb      	strb	r3, [r7, #15]
 800231c:	7bfb      	ldrb	r3, [r7, #15]
 800231e:	2b00      	cmp	r3, #0
 8002320:	d001      	beq.n	8002326 <bno055_acc_conf+0xc6>
        return err;
 8002322:	7bfb      	ldrb	r3, [r7, #15]
 8002324:	e000      	b.n	8002328 <bno055_acc_conf+0xc8>
    }
    return BNO_OK;
 8002326:	2300      	movs	r3, #0
}
 8002328:	4618      	mov	r0, r3
 800232a:	3714      	adds	r7, #20
 800232c:	46bd      	mov	sp, r7
 800232e:	bd90      	pop	{r4, r7, pc}

08002330 <bno055_gyr_conf>:

error_bno bno055_gyr_conf(bno055_t* bno, const bno055_gyr_range_t range,
                          const bno055_gyr_band_t bandwidth,
                          const bno055_gyr_mode_t mode) {
 8002330:	b590      	push	{r4, r7, lr}
 8002332:	b0af      	sub	sp, #188	@ 0xbc
 8002334:	af2a      	add	r7, sp, #168	@ 0xa8
 8002336:	6078      	str	r0, [r7, #4]
 8002338:	4608      	mov	r0, r1
 800233a:	4611      	mov	r1, r2
 800233c:	461a      	mov	r2, r3
 800233e:	4603      	mov	r3, r0
 8002340:	70fb      	strb	r3, [r7, #3]
 8002342:	460b      	mov	r3, r1
 8002344:	70bb      	strb	r3, [r7, #2]
 8002346:	4613      	mov	r3, r2
 8002348:	707b      	strb	r3, [r7, #1]
    error_bno err;
    if ((err = bno055_set_page(bno, BNO_PAGE_1)) != BNO_OK) {
 800234a:	2101      	movs	r1, #1
 800234c:	6878      	ldr	r0, [r7, #4]
 800234e:	f000 fa54 	bl	80027fa <bno055_set_page>
 8002352:	4603      	mov	r3, r0
 8002354:	73fb      	strb	r3, [r7, #15]
 8002356:	7bfb      	ldrb	r3, [r7, #15]
 8002358:	2b00      	cmp	r3, #0
 800235a:	d001      	beq.n	8002360 <bno055_gyr_conf+0x30>
        return err;
 800235c:	7bfb      	ldrb	r3, [r7, #15]
 800235e:	e04a      	b.n	80023f6 <bno055_gyr_conf+0xc6>
    }
    if ((err = bno055_set_opmode(bno, BNO_MODE_CONFIG)) != BNO_OK) {
 8002360:	2100      	movs	r1, #0
 8002362:	6878      	ldr	r0, [r7, #4]
 8002364:	f000 f8b3 	bl	80024ce <bno055_set_opmode>
 8002368:	4603      	mov	r3, r0
 800236a:	73fb      	strb	r3, [r7, #15]
 800236c:	7bfb      	ldrb	r3, [r7, #15]
 800236e:	2b00      	cmp	r3, #0
 8002370:	d001      	beq.n	8002376 <bno055_gyr_conf+0x46>
        return err;
 8002372:	7bfb      	ldrb	r3, [r7, #15]
 8002374:	e03f      	b.n	80023f6 <bno055_gyr_conf+0xc6>
    }
    HAL_Delay(BNO_CONFIG_TIME_DELAY + 5);
 8002376:	200c      	movs	r0, #12
 8002378:	f003 faea 	bl	8005950 <HAL_Delay>
    u8 config[2] = {range | bandwidth, mode};
 800237c:	78fa      	ldrb	r2, [r7, #3]
 800237e:	78bb      	ldrb	r3, [r7, #2]
 8002380:	4313      	orrs	r3, r2
 8002382:	b2db      	uxtb	r3, r3
 8002384:	733b      	strb	r3, [r7, #12]
 8002386:	787b      	ldrb	r3, [r7, #1]
 8002388:	737b      	strb	r3, [r7, #13]
    if ((err = bno055_write_regs(*bno, BNO_GYR_CONFIG_0, config, 2)) !=
 800238a:	687c      	ldr	r4, [r7, #4]
 800238c:	2302      	movs	r3, #2
 800238e:	9329      	str	r3, [sp, #164]	@ 0xa4
 8002390:	f107 030c 	add.w	r3, r7, #12
 8002394:	9328      	str	r3, [sp, #160]	@ 0xa0
 8002396:	230a      	movs	r3, #10
 8002398:	9327      	str	r3, [sp, #156]	@ 0x9c
 800239a:	4668      	mov	r0, sp
 800239c:	f104 0310 	add.w	r3, r4, #16
 80023a0:	229c      	movs	r2, #156	@ 0x9c
 80023a2:	4619      	mov	r1, r3
 80023a4:	f008 f8d8 	bl	800a558 <memcpy>
 80023a8:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 80023ac:	f000 f9f7 	bl	800279e <bno055_write_regs>
 80023b0:	4603      	mov	r3, r0
 80023b2:	73fb      	strb	r3, [r7, #15]
 80023b4:	7bfb      	ldrb	r3, [r7, #15]
 80023b6:	2b00      	cmp	r3, #0
 80023b8:	d001      	beq.n	80023be <bno055_gyr_conf+0x8e>
        BNO_OK) {
        return err;
 80023ba:	7bfb      	ldrb	r3, [r7, #15]
 80023bc:	e01b      	b.n	80023f6 <bno055_gyr_conf+0xc6>
    }
    if ((err = bno055_set_opmode(bno, bno->mode)) != BNO_OK) {
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	791b      	ldrb	r3, [r3, #4]
 80023c2:	4619      	mov	r1, r3
 80023c4:	6878      	ldr	r0, [r7, #4]
 80023c6:	f000 f882 	bl	80024ce <bno055_set_opmode>
 80023ca:	4603      	mov	r3, r0
 80023cc:	73fb      	strb	r3, [r7, #15]
 80023ce:	7bfb      	ldrb	r3, [r7, #15]
 80023d0:	2b00      	cmp	r3, #0
 80023d2:	d001      	beq.n	80023d8 <bno055_gyr_conf+0xa8>
        return err;
 80023d4:	7bfb      	ldrb	r3, [r7, #15]
 80023d6:	e00e      	b.n	80023f6 <bno055_gyr_conf+0xc6>
    }
    HAL_Delay(BNO_ANY_TIME_DELAY + 5);
 80023d8:	2018      	movs	r0, #24
 80023da:	f003 fab9 	bl	8005950 <HAL_Delay>
    if ((err = bno055_set_page(bno, BNO_PAGE_0)) != BNO_OK) {
 80023de:	2100      	movs	r1, #0
 80023e0:	6878      	ldr	r0, [r7, #4]
 80023e2:	f000 fa0a 	bl	80027fa <bno055_set_page>
 80023e6:	4603      	mov	r3, r0
 80023e8:	73fb      	strb	r3, [r7, #15]
 80023ea:	7bfb      	ldrb	r3, [r7, #15]
 80023ec:	2b00      	cmp	r3, #0
 80023ee:	d001      	beq.n	80023f4 <bno055_gyr_conf+0xc4>
        return err;
 80023f0:	7bfb      	ldrb	r3, [r7, #15]
 80023f2:	e000      	b.n	80023f6 <bno055_gyr_conf+0xc6>
    }
    return BNO_OK;
 80023f4:	2300      	movs	r3, #0
}
 80023f6:	4618      	mov	r0, r3
 80023f8:	3714      	adds	r7, #20
 80023fa:	46bd      	mov	sp, r7
 80023fc:	bd90      	pop	{r4, r7, pc}

080023fe <bno055_mag_conf>:
error_bno bno055_mag_conf(bno055_t* bno, const bno055_mag_rate_t out_rate,
                          const bno055_mag_pwr_t pwr_mode,
                          const bno055_mag_mode_t mode) {
 80023fe:	b590      	push	{r4, r7, lr}
 8002400:	b0af      	sub	sp, #188	@ 0xbc
 8002402:	af2a      	add	r7, sp, #168	@ 0xa8
 8002404:	6078      	str	r0, [r7, #4]
 8002406:	4608      	mov	r0, r1
 8002408:	4611      	mov	r1, r2
 800240a:	461a      	mov	r2, r3
 800240c:	4603      	mov	r3, r0
 800240e:	70fb      	strb	r3, [r7, #3]
 8002410:	460b      	mov	r3, r1
 8002412:	70bb      	strb	r3, [r7, #2]
 8002414:	4613      	mov	r3, r2
 8002416:	707b      	strb	r3, [r7, #1]
    error_bno err;
    if ((err = bno055_set_page(bno, BNO_PAGE_1)) != BNO_OK) {
 8002418:	2101      	movs	r1, #1
 800241a:	6878      	ldr	r0, [r7, #4]
 800241c:	f000 f9ed 	bl	80027fa <bno055_set_page>
 8002420:	4603      	mov	r3, r0
 8002422:	73fb      	strb	r3, [r7, #15]
 8002424:	7bfb      	ldrb	r3, [r7, #15]
 8002426:	2b00      	cmp	r3, #0
 8002428:	d001      	beq.n	800242e <bno055_mag_conf+0x30>
        return err;
 800242a:	7bfb      	ldrb	r3, [r7, #15]
 800242c:	e04b      	b.n	80024c6 <bno055_mag_conf+0xc8>
    }
    if ((err = bno055_set_opmode(bno, BNO_MODE_CONFIG)) != BNO_OK) {
 800242e:	2100      	movs	r1, #0
 8002430:	6878      	ldr	r0, [r7, #4]
 8002432:	f000 f84c 	bl	80024ce <bno055_set_opmode>
 8002436:	4603      	mov	r3, r0
 8002438:	73fb      	strb	r3, [r7, #15]
 800243a:	7bfb      	ldrb	r3, [r7, #15]
 800243c:	2b00      	cmp	r3, #0
 800243e:	d001      	beq.n	8002444 <bno055_mag_conf+0x46>
        return err;
 8002440:	7bfb      	ldrb	r3, [r7, #15]
 8002442:	e040      	b.n	80024c6 <bno055_mag_conf+0xc8>
    }
    HAL_Delay(BNO_CONFIG_TIME_DELAY + 5);
 8002444:	200c      	movs	r0, #12
 8002446:	f003 fa83 	bl	8005950 <HAL_Delay>
    u8 config = out_rate | pwr_mode | mode;
 800244a:	78fa      	ldrb	r2, [r7, #3]
 800244c:	78bb      	ldrb	r3, [r7, #2]
 800244e:	4313      	orrs	r3, r2
 8002450:	b2da      	uxtb	r2, r3
 8002452:	787b      	ldrb	r3, [r7, #1]
 8002454:	4313      	orrs	r3, r2
 8002456:	b2db      	uxtb	r3, r3
 8002458:	73bb      	strb	r3, [r7, #14]
    if ((err = bno055_write_regs(*bno, BNO_MAG_CONFIG, &config, 1)) != BNO_OK) {
 800245a:	687c      	ldr	r4, [r7, #4]
 800245c:	2301      	movs	r3, #1
 800245e:	9329      	str	r3, [sp, #164]	@ 0xa4
 8002460:	f107 030e 	add.w	r3, r7, #14
 8002464:	9328      	str	r3, [sp, #160]	@ 0xa0
 8002466:	2309      	movs	r3, #9
 8002468:	9327      	str	r3, [sp, #156]	@ 0x9c
 800246a:	4668      	mov	r0, sp
 800246c:	f104 0310 	add.w	r3, r4, #16
 8002470:	229c      	movs	r2, #156	@ 0x9c
 8002472:	4619      	mov	r1, r3
 8002474:	f008 f870 	bl	800a558 <memcpy>
 8002478:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 800247c:	f000 f98f 	bl	800279e <bno055_write_regs>
 8002480:	4603      	mov	r3, r0
 8002482:	73fb      	strb	r3, [r7, #15]
 8002484:	7bfb      	ldrb	r3, [r7, #15]
 8002486:	2b00      	cmp	r3, #0
 8002488:	d001      	beq.n	800248e <bno055_mag_conf+0x90>
        return err;
 800248a:	7bfb      	ldrb	r3, [r7, #15]
 800248c:	e01b      	b.n	80024c6 <bno055_mag_conf+0xc8>
    }
    if ((err = bno055_set_opmode(bno, bno->mode)) != BNO_OK) {
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	791b      	ldrb	r3, [r3, #4]
 8002492:	4619      	mov	r1, r3
 8002494:	6878      	ldr	r0, [r7, #4]
 8002496:	f000 f81a 	bl	80024ce <bno055_set_opmode>
 800249a:	4603      	mov	r3, r0
 800249c:	73fb      	strb	r3, [r7, #15]
 800249e:	7bfb      	ldrb	r3, [r7, #15]
 80024a0:	2b00      	cmp	r3, #0
 80024a2:	d001      	beq.n	80024a8 <bno055_mag_conf+0xaa>
        return err;
 80024a4:	7bfb      	ldrb	r3, [r7, #15]
 80024a6:	e00e      	b.n	80024c6 <bno055_mag_conf+0xc8>
    }
    HAL_Delay(BNO_ANY_TIME_DELAY + 5);
 80024a8:	2018      	movs	r0, #24
 80024aa:	f003 fa51 	bl	8005950 <HAL_Delay>
    if ((err = bno055_set_page(bno, BNO_PAGE_0)) != BNO_OK) {
 80024ae:	2100      	movs	r1, #0
 80024b0:	6878      	ldr	r0, [r7, #4]
 80024b2:	f000 f9a2 	bl	80027fa <bno055_set_page>
 80024b6:	4603      	mov	r3, r0
 80024b8:	73fb      	strb	r3, [r7, #15]
 80024ba:	7bfb      	ldrb	r3, [r7, #15]
 80024bc:	2b00      	cmp	r3, #0
 80024be:	d001      	beq.n	80024c4 <bno055_mag_conf+0xc6>
        return err;
 80024c0:	7bfb      	ldrb	r3, [r7, #15]
 80024c2:	e000      	b.n	80024c6 <bno055_mag_conf+0xc8>
    }
    return BNO_OK;
 80024c4:	2300      	movs	r3, #0
}
 80024c6:	4618      	mov	r0, r3
 80024c8:	3714      	adds	r7, #20
 80024ca:	46bd      	mov	sp, r7
 80024cc:	bd90      	pop	{r4, r7, pc}

080024ce <bno055_set_opmode>:

error_bno bno055_set_opmode(bno055_t* imu, const bno055_opmode_t opmode) {
 80024ce:	b590      	push	{r4, r7, lr}
 80024d0:	b0af      	sub	sp, #188	@ 0xbc
 80024d2:	af2a      	add	r7, sp, #168	@ 0xa8
 80024d4:	6078      	str	r0, [r7, #4]
 80024d6:	460b      	mov	r3, r1
 80024d8:	70fb      	strb	r3, [r7, #3]
#ifdef BNO_AUTO_PAGE_SET
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
        return err;
    }
#endif  // BNO_AUTO_PAGE_SET
    if ((err = bno055_write_regs(*imu, BNO_OPR_MODE, (u8*)&opmode, 1)) !=
 80024da:	687c      	ldr	r4, [r7, #4]
 80024dc:	2301      	movs	r3, #1
 80024de:	9329      	str	r3, [sp, #164]	@ 0xa4
 80024e0:	1cfb      	adds	r3, r7, #3
 80024e2:	9328      	str	r3, [sp, #160]	@ 0xa0
 80024e4:	233d      	movs	r3, #61	@ 0x3d
 80024e6:	9327      	str	r3, [sp, #156]	@ 0x9c
 80024e8:	4668      	mov	r0, sp
 80024ea:	f104 0310 	add.w	r3, r4, #16
 80024ee:	229c      	movs	r2, #156	@ 0x9c
 80024f0:	4619      	mov	r1, r3
 80024f2:	f008 f831 	bl	800a558 <memcpy>
 80024f6:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 80024fa:	f000 f950 	bl	800279e <bno055_write_regs>
 80024fe:	4603      	mov	r3, r0
 8002500:	73fb      	strb	r3, [r7, #15]
 8002502:	7bfb      	ldrb	r3, [r7, #15]
 8002504:	2b00      	cmp	r3, #0
 8002506:	d001      	beq.n	800250c <bno055_set_opmode+0x3e>
        BNO_OK) {
        return err;
 8002508:	7bfb      	ldrb	r3, [r7, #15]
 800250a:	e003      	b.n	8002514 <bno055_set_opmode+0x46>
    }
    HAL_Delay(BNO_ANY_TIME_DELAY + 5);
 800250c:	2018      	movs	r0, #24
 800250e:	f003 fa1f 	bl	8005950 <HAL_Delay>
    return BNO_OK;
 8002512:	2300      	movs	r3, #0
}
 8002514:	4618      	mov	r0, r3
 8002516:	3714      	adds	r7, #20
 8002518:	46bd      	mov	sp, r7
 800251a:	bd90      	pop	{r4, r7, pc}

0800251c <bno055_set_unit>:

error_bno bno055_set_unit(bno055_t* bno, const bno055_temp_unitsel_t t_unit,
                          const bno055_gyr_unitsel_t g_unit,
                          const bno055_acc_unitsel_t a_unit,
                          const bno055_eul_unitsel_t e_unit) {
 800251c:	b590      	push	{r4, r7, lr}
 800251e:	b0af      	sub	sp, #188	@ 0xbc
 8002520:	af2a      	add	r7, sp, #168	@ 0xa8
 8002522:	6078      	str	r0, [r7, #4]
 8002524:	4608      	mov	r0, r1
 8002526:	4611      	mov	r1, r2
 8002528:	461a      	mov	r2, r3
 800252a:	4603      	mov	r3, r0
 800252c:	70fb      	strb	r3, [r7, #3]
 800252e:	460b      	mov	r3, r1
 8002530:	70bb      	strb	r3, [r7, #2]
 8002532:	4613      	mov	r3, r2
 8002534:	707b      	strb	r3, [r7, #1]
    error_bno err;
    if ((err = bno055_set_opmode(bno, BNO_MODE_CONFIG)) != BNO_OK) {
 8002536:	2100      	movs	r1, #0
 8002538:	6878      	ldr	r0, [r7, #4]
 800253a:	f7ff ffc8 	bl	80024ce <bno055_set_opmode>
 800253e:	4603      	mov	r3, r0
 8002540:	73fb      	strb	r3, [r7, #15]
 8002542:	7bfb      	ldrb	r3, [r7, #15]
 8002544:	2b00      	cmp	r3, #0
 8002546:	d001      	beq.n	800254c <bno055_set_unit+0x30>
        return err;
 8002548:	7bfb      	ldrb	r3, [r7, #15]
 800254a:	e04b      	b.n	80025e4 <bno055_set_unit+0xc8>
    }
    if ((err = bno055_set_page(bno, BNO_PAGE_0)) != BNO_OK) {
 800254c:	2100      	movs	r1, #0
 800254e:	6878      	ldr	r0, [r7, #4]
 8002550:	f000 f953 	bl	80027fa <bno055_set_page>
 8002554:	4603      	mov	r3, r0
 8002556:	73fb      	strb	r3, [r7, #15]
 8002558:	7bfb      	ldrb	r3, [r7, #15]
 800255a:	2b00      	cmp	r3, #0
 800255c:	d001      	beq.n	8002562 <bno055_set_unit+0x46>
        return err;
 800255e:	7bfb      	ldrb	r3, [r7, #15]
 8002560:	e040      	b.n	80025e4 <bno055_set_unit+0xc8>
    }
    uint8_t data = t_unit | g_unit | a_unit | e_unit;
 8002562:	78fa      	ldrb	r2, [r7, #3]
 8002564:	78bb      	ldrb	r3, [r7, #2]
 8002566:	4313      	orrs	r3, r2
 8002568:	b2da      	uxtb	r2, r3
 800256a:	787b      	ldrb	r3, [r7, #1]
 800256c:	4313      	orrs	r3, r2
 800256e:	b2da      	uxtb	r2, r3
 8002570:	f897 3020 	ldrb.w	r3, [r7, #32]
 8002574:	4313      	orrs	r3, r2
 8002576:	b2db      	uxtb	r3, r3
 8002578:	73bb      	strb	r3, [r7, #14]
    if ((err = bno055_write_regs(*bno, BNO_UNIT_SEL, &data, 1)) != BNO_OK) {
 800257a:	687c      	ldr	r4, [r7, #4]
 800257c:	2301      	movs	r3, #1
 800257e:	9329      	str	r3, [sp, #164]	@ 0xa4
 8002580:	f107 030e 	add.w	r3, r7, #14
 8002584:	9328      	str	r3, [sp, #160]	@ 0xa0
 8002586:	233b      	movs	r3, #59	@ 0x3b
 8002588:	9327      	str	r3, [sp, #156]	@ 0x9c
 800258a:	4668      	mov	r0, sp
 800258c:	f104 0310 	add.w	r3, r4, #16
 8002590:	229c      	movs	r2, #156	@ 0x9c
 8002592:	4619      	mov	r1, r3
 8002594:	f007 ffe0 	bl	800a558 <memcpy>
 8002598:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 800259c:	f000 f8ff 	bl	800279e <bno055_write_regs>
 80025a0:	4603      	mov	r3, r0
 80025a2:	73fb      	strb	r3, [r7, #15]
 80025a4:	7bfb      	ldrb	r3, [r7, #15]
 80025a6:	2b00      	cmp	r3, #0
 80025a8:	d001      	beq.n	80025ae <bno055_set_unit+0x92>
        return err;
 80025aa:	7bfb      	ldrb	r3, [r7, #15]
 80025ac:	e01a      	b.n	80025e4 <bno055_set_unit+0xc8>
    }
    bno->_gyr_unit = g_unit;
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	78ba      	ldrb	r2, [r7, #2]
 80025b2:	741a      	strb	r2, [r3, #16]
    bno->_acc_unit = a_unit;
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	787a      	ldrb	r2, [r7, #1]
 80025b8:	739a      	strb	r2, [r3, #14]
    bno->_eul_unit = e_unit;
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	f897 2020 	ldrb.w	r2, [r7, #32]
 80025c0:	745a      	strb	r2, [r3, #17]
    bno->_temp_unit = t_unit;
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	78fa      	ldrb	r2, [r7, #3]
 80025c6:	73da      	strb	r2, [r3, #15]

    if ((err = bno055_set_opmode(bno, bno->mode)) != BNO_OK) {
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	791b      	ldrb	r3, [r3, #4]
 80025cc:	4619      	mov	r1, r3
 80025ce:	6878      	ldr	r0, [r7, #4]
 80025d0:	f7ff ff7d 	bl	80024ce <bno055_set_opmode>
 80025d4:	4603      	mov	r3, r0
 80025d6:	73fb      	strb	r3, [r7, #15]
 80025d8:	7bfb      	ldrb	r3, [r7, #15]
 80025da:	2b00      	cmp	r3, #0
 80025dc:	d001      	beq.n	80025e2 <bno055_set_unit+0xc6>
        return err;
 80025de:	7bfb      	ldrb	r3, [r7, #15]
 80025e0:	e000      	b.n	80025e4 <bno055_set_unit+0xc8>
    }
    return BNO_OK;
 80025e2:	2300      	movs	r3, #0
}
 80025e4:	4618      	mov	r0, r3
 80025e6:	3714      	adds	r7, #20
 80025e8:	46bd      	mov	sp, r7
 80025ea:	bd90      	pop	{r4, r7, pc}

080025ec <bno055_set_pwr_mode>:

error_bno bno055_set_pwr_mode(bno055_t* imu, bno055_pwr_t pwr_mode) {
 80025ec:	b590      	push	{r4, r7, lr}
 80025ee:	b0af      	sub	sp, #188	@ 0xbc
 80025f0:	af2a      	add	r7, sp, #168	@ 0xa8
 80025f2:	6078      	str	r0, [r7, #4]
 80025f4:	460b      	mov	r3, r1
 80025f6:	70fb      	strb	r3, [r7, #3]
    if (imu == NULL) {
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	2b00      	cmp	r3, #0
 80025fc:	d101      	bne.n	8002602 <bno055_set_pwr_mode+0x16>
        return BNO_ERR_NULL_PTR;
 80025fe:	2304      	movs	r3, #4
 8002600:	e04d      	b.n	800269e <bno055_set_pwr_mode+0xb2>
    }
    error_bno err;
    if ((err = bno055_set_opmode(imu, BNO_MODE_CONFIG)) != BNO_OK) {
 8002602:	2100      	movs	r1, #0
 8002604:	6878      	ldr	r0, [r7, #4]
 8002606:	f7ff ff62 	bl	80024ce <bno055_set_opmode>
 800260a:	4603      	mov	r3, r0
 800260c:	73fb      	strb	r3, [r7, #15]
 800260e:	7bfb      	ldrb	r3, [r7, #15]
 8002610:	2b00      	cmp	r3, #0
 8002612:	d001      	beq.n	8002618 <bno055_set_pwr_mode+0x2c>
        return err;
 8002614:	7bfb      	ldrb	r3, [r7, #15]
 8002616:	e042      	b.n	800269e <bno055_set_pwr_mode+0xb2>
    }
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
 8002618:	2100      	movs	r1, #0
 800261a:	6878      	ldr	r0, [r7, #4]
 800261c:	f000 f8ed 	bl	80027fa <bno055_set_page>
 8002620:	4603      	mov	r3, r0
 8002622:	73fb      	strb	r3, [r7, #15]
 8002624:	7bfb      	ldrb	r3, [r7, #15]
 8002626:	2b00      	cmp	r3, #0
 8002628:	d001      	beq.n	800262e <bno055_set_pwr_mode+0x42>
        return err;
 800262a:	7bfb      	ldrb	r3, [r7, #15]
 800262c:	e037      	b.n	800269e <bno055_set_pwr_mode+0xb2>
    }
    if ((err = bno055_write_regs(*imu, BNO_PWR_MODE, (u8*)&pwr_mode, 1)) !=
 800262e:	687c      	ldr	r4, [r7, #4]
 8002630:	2301      	movs	r3, #1
 8002632:	9329      	str	r3, [sp, #164]	@ 0xa4
 8002634:	1cfb      	adds	r3, r7, #3
 8002636:	9328      	str	r3, [sp, #160]	@ 0xa0
 8002638:	233e      	movs	r3, #62	@ 0x3e
 800263a:	9327      	str	r3, [sp, #156]	@ 0x9c
 800263c:	4668      	mov	r0, sp
 800263e:	f104 0310 	add.w	r3, r4, #16
 8002642:	229c      	movs	r2, #156	@ 0x9c
 8002644:	4619      	mov	r1, r3
 8002646:	f007 ff87 	bl	800a558 <memcpy>
 800264a:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 800264e:	f000 f8a6 	bl	800279e <bno055_write_regs>
 8002652:	4603      	mov	r3, r0
 8002654:	73fb      	strb	r3, [r7, #15]
 8002656:	7bfb      	ldrb	r3, [r7, #15]
 8002658:	2b00      	cmp	r3, #0
 800265a:	d001      	beq.n	8002660 <bno055_set_pwr_mode+0x74>
        BNO_OK) {
        return err;
 800265c:	7bfb      	ldrb	r3, [r7, #15]
 800265e:	e01e      	b.n	800269e <bno055_set_pwr_mode+0xb2>
    }
    imu->_pwr_mode = pwr_mode;
 8002660:	78fa      	ldrb	r2, [r7, #3]
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	731a      	strb	r2, [r3, #12]
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
 8002666:	2100      	movs	r1, #0
 8002668:	6878      	ldr	r0, [r7, #4]
 800266a:	f000 f8c6 	bl	80027fa <bno055_set_page>
 800266e:	4603      	mov	r3, r0
 8002670:	73fb      	strb	r3, [r7, #15]
 8002672:	7bfb      	ldrb	r3, [r7, #15]
 8002674:	2b00      	cmp	r3, #0
 8002676:	d001      	beq.n	800267c <bno055_set_pwr_mode+0x90>
        return err;
 8002678:	7bfb      	ldrb	r3, [r7, #15]
 800267a:	e010      	b.n	800269e <bno055_set_pwr_mode+0xb2>
    }
    if ((err = bno055_set_opmode(imu, imu->mode)) != BNO_OK) {
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	791b      	ldrb	r3, [r3, #4]
 8002680:	4619      	mov	r1, r3
 8002682:	6878      	ldr	r0, [r7, #4]
 8002684:	f7ff ff23 	bl	80024ce <bno055_set_opmode>
 8002688:	4603      	mov	r3, r0
 800268a:	73fb      	strb	r3, [r7, #15]
 800268c:	7bfb      	ldrb	r3, [r7, #15]
 800268e:	2b00      	cmp	r3, #0
 8002690:	d001      	beq.n	8002696 <bno055_set_pwr_mode+0xaa>
        return err;
 8002692:	7bfb      	ldrb	r3, [r7, #15]
 8002694:	e003      	b.n	800269e <bno055_set_pwr_mode+0xb2>
    }
    HAL_Delay(2);
 8002696:	2002      	movs	r0, #2
 8002698:	f003 f95a 	bl	8005950 <HAL_Delay>
    return BNO_OK;
 800269c:	2300      	movs	r3, #0
}
 800269e:	4618      	mov	r0, r3
 80026a0:	3714      	adds	r7, #20
 80026a2:	46bd      	mov	sp, r7
 80026a4:	bd90      	pop	{r4, r7, pc}

080026a6 <bno055_reset>:

error_bno bno055_reset(bno055_t* imu) {
 80026a6:	b590      	push	{r4, r7, lr}
 80026a8:	b0af      	sub	sp, #188	@ 0xbc
 80026aa:	af2a      	add	r7, sp, #168	@ 0xa8
 80026ac:	6078      	str	r0, [r7, #4]
    u8 data = 0x20U;
 80026ae:	2320      	movs	r3, #32
 80026b0:	73fb      	strb	r3, [r7, #15]
    if (bno055_write_regs(*imu, BNO_SYS_TRIGGER, &data, 1) != BNO_OK) {
 80026b2:	687c      	ldr	r4, [r7, #4]
 80026b4:	2301      	movs	r3, #1
 80026b6:	9329      	str	r3, [sp, #164]	@ 0xa4
 80026b8:	f107 030f 	add.w	r3, r7, #15
 80026bc:	9328      	str	r3, [sp, #160]	@ 0xa0
 80026be:	233f      	movs	r3, #63	@ 0x3f
 80026c0:	9327      	str	r3, [sp, #156]	@ 0x9c
 80026c2:	4668      	mov	r0, sp
 80026c4:	f104 0310 	add.w	r3, r4, #16
 80026c8:	229c      	movs	r2, #156	@ 0x9c
 80026ca:	4619      	mov	r1, r3
 80026cc:	f007 ff44 	bl	800a558 <memcpy>
 80026d0:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 80026d4:	f000 f863 	bl	800279e <bno055_write_regs>
 80026d8:	4603      	mov	r3, r0
 80026da:	2b00      	cmp	r3, #0
 80026dc:	d001      	beq.n	80026e2 <bno055_reset+0x3c>
        return BNO_ERR_I2C;
 80026de:	2301      	movs	r3, #1
 80026e0:	e000      	b.n	80026e4 <bno055_reset+0x3e>
    }
    return BNO_OK;
 80026e2:	2300      	movs	r3, #0
}
 80026e4:	4618      	mov	r0, r3
 80026e6:	3714      	adds	r7, #20
 80026e8:	46bd      	mov	sp, r7
 80026ea:	bd90      	pop	{r4, r7, pc}

080026ec <bno055_on>:

error_bno bno055_on(bno055_t* imu) {
 80026ec:	b590      	push	{r4, r7, lr}
 80026ee:	b0af      	sub	sp, #188	@ 0xbc
 80026f0:	af2a      	add	r7, sp, #168	@ 0xa8
 80026f2:	6078      	str	r0, [r7, #4]
    u8 data = 0x00U;
 80026f4:	2300      	movs	r3, #0
 80026f6:	73fb      	strb	r3, [r7, #15]
    if (bno055_write_regs(*imu, BNO_SYS_TRIGGER, &data, 1) != BNO_OK) {
 80026f8:	687c      	ldr	r4, [r7, #4]
 80026fa:	2301      	movs	r3, #1
 80026fc:	9329      	str	r3, [sp, #164]	@ 0xa4
 80026fe:	f107 030f 	add.w	r3, r7, #15
 8002702:	9328      	str	r3, [sp, #160]	@ 0xa0
 8002704:	233f      	movs	r3, #63	@ 0x3f
 8002706:	9327      	str	r3, [sp, #156]	@ 0x9c
 8002708:	4668      	mov	r0, sp
 800270a:	f104 0310 	add.w	r3, r4, #16
 800270e:	229c      	movs	r2, #156	@ 0x9c
 8002710:	4619      	mov	r1, r3
 8002712:	f007 ff21 	bl	800a558 <memcpy>
 8002716:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 800271a:	f000 f840 	bl	800279e <bno055_write_regs>
 800271e:	4603      	mov	r3, r0
 8002720:	2b00      	cmp	r3, #0
 8002722:	d001      	beq.n	8002728 <bno055_on+0x3c>
        return BNO_ERR_I2C;
 8002724:	2301      	movs	r3, #1
 8002726:	e000      	b.n	800272a <bno055_on+0x3e>
    }
    return BNO_OK;
 8002728:	2300      	movs	r3, #0
}
 800272a:	4618      	mov	r0, r3
 800272c:	3714      	adds	r7, #20
 800272e:	46bd      	mov	sp, r7
 8002730:	bd90      	pop	{r4, r7, pc}

08002732 <bno055_read_regs>:

error_bno bno055_read_regs(bno055_t imu, u8 addr, uint8_t* buf,
                           uint32_t buf_size) {
 8002732:	b084      	sub	sp, #16
 8002734:	b580      	push	{r7, lr}
 8002736:	b084      	sub	sp, #16
 8002738:	af02      	add	r7, sp, #8
 800273a:	f107 0c10 	add.w	ip, r7, #16
 800273e:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
    HAL_StatusTypeDef err;
    // err = HAL_I2C_Mem_Read(imu.i2c, imu.addr, addr, I2C_MEMADD_SIZE_8BIT,
    // buf,
    //                        buf_size, HAL_MAX_DELAY);
    err = HAL_I2C_Master_Transmit(imu.i2c, imu.addr, &addr, 1, HAL_MAX_DELAY);
 8002742:	6938      	ldr	r0, [r7, #16]
 8002744:	7dbb      	ldrb	r3, [r7, #22]
 8002746:	4619      	mov	r1, r3
 8002748:	f107 02bc 	add.w	r2, r7, #188	@ 0xbc
 800274c:	f04f 33ff 	mov.w	r3, #4294967295
 8002750:	9300      	str	r3, [sp, #0]
 8002752:	2301      	movs	r3, #1
 8002754:	f004 f8ec 	bl	8006930 <HAL_I2C_Master_Transmit>
 8002758:	4603      	mov	r3, r0
 800275a:	71fb      	strb	r3, [r7, #7]
    if (err != HAL_OK) {
 800275c:	79fb      	ldrb	r3, [r7, #7]
 800275e:	2b00      	cmp	r3, #0
 8002760:	d001      	beq.n	8002766 <bno055_read_regs+0x34>
        return BNO_ERR_I2C;
 8002762:	2301      	movs	r3, #1
 8002764:	e014      	b.n	8002790 <bno055_read_regs+0x5e>
    }
    err =
        HAL_I2C_Master_Receive(imu.i2c, imu.addr, buf, buf_size, HAL_MAX_DELAY);
 8002766:	6938      	ldr	r0, [r7, #16]
 8002768:	7dbb      	ldrb	r3, [r7, #22]
 800276a:	4619      	mov	r1, r3
 800276c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002770:	b29b      	uxth	r3, r3
 8002772:	f04f 32ff 	mov.w	r2, #4294967295
 8002776:	9200      	str	r2, [sp, #0]
 8002778:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 800277c:	f004 f9d6 	bl	8006b2c <HAL_I2C_Master_Receive>
 8002780:	4603      	mov	r3, r0
 8002782:	71fb      	strb	r3, [r7, #7]
    if (err != HAL_OK) {
 8002784:	79fb      	ldrb	r3, [r7, #7]
 8002786:	2b00      	cmp	r3, #0
 8002788:	d001      	beq.n	800278e <bno055_read_regs+0x5c>
        return BNO_ERR_I2C;
 800278a:	2301      	movs	r3, #1
 800278c:	e000      	b.n	8002790 <bno055_read_regs+0x5e>
    }
    return BNO_OK;
 800278e:	2300      	movs	r3, #0
}
 8002790:	4618      	mov	r0, r3
 8002792:	3708      	adds	r7, #8
 8002794:	46bd      	mov	sp, r7
 8002796:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800279a:	b004      	add	sp, #16
 800279c:	4770      	bx	lr

0800279e <bno055_write_regs>:

error_bno bno055_write_regs(bno055_t imu, uint32_t addr, uint8_t* buf,
                            uint32_t buf_size) {
 800279e:	b084      	sub	sp, #16
 80027a0:	b5b0      	push	{r4, r5, r7, lr}
 80027a2:	b086      	sub	sp, #24
 80027a4:	af04      	add	r7, sp, #16
 80027a6:	f107 0418 	add.w	r4, r7, #24
 80027aa:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    HAL_StatusTypeDef err;
    err = HAL_I2C_Mem_Write(imu.i2c, imu.addr, addr, buf_size, buf, buf_size,
 80027ae:	69b8      	ldr	r0, [r7, #24]
 80027b0:	7fbb      	ldrb	r3, [r7, #30]
 80027b2:	461d      	mov	r5, r3
 80027b4:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80027b8:	b29a      	uxth	r2, r3
 80027ba:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80027be:	b299      	uxth	r1, r3
 80027c0:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80027c4:	b29b      	uxth	r3, r3
 80027c6:	f04f 34ff 	mov.w	r4, #4294967295
 80027ca:	9402      	str	r4, [sp, #8]
 80027cc:	9301      	str	r3, [sp, #4]
 80027ce:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80027d2:	9300      	str	r3, [sp, #0]
 80027d4:	460b      	mov	r3, r1
 80027d6:	4629      	mov	r1, r5
 80027d8:	f004 fbda 	bl	8006f90 <HAL_I2C_Mem_Write>
 80027dc:	4603      	mov	r3, r0
 80027de:	71fb      	strb	r3, [r7, #7]
                            HAL_MAX_DELAY);
    if (err != HAL_OK) {
 80027e0:	79fb      	ldrb	r3, [r7, #7]
 80027e2:	2b00      	cmp	r3, #0
 80027e4:	d001      	beq.n	80027ea <bno055_write_regs+0x4c>
        return BNO_ERR_I2C;
 80027e6:	2301      	movs	r3, #1
 80027e8:	e000      	b.n	80027ec <bno055_write_regs+0x4e>
    }
    return BNO_OK;
 80027ea:	2300      	movs	r3, #0
}
 80027ec:	4618      	mov	r0, r3
 80027ee:	3708      	adds	r7, #8
 80027f0:	46bd      	mov	sp, r7
 80027f2:	e8bd 40b0 	ldmia.w	sp!, {r4, r5, r7, lr}
 80027f6:	b004      	add	sp, #16
 80027f8:	4770      	bx	lr

080027fa <bno055_set_page>:

error_bno bno055_set_page(bno055_t* imu, const bno055_page_t page) {
 80027fa:	b590      	push	{r4, r7, lr}
 80027fc:	b0af      	sub	sp, #188	@ 0xbc
 80027fe:	af2a      	add	r7, sp, #168	@ 0xa8
 8002800:	6078      	str	r0, [r7, #4]
 8002802:	460b      	mov	r3, r1
 8002804:	70fb      	strb	r3, [r7, #3]
    if (imu->_page != page) {
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	7b5a      	ldrb	r2, [r3, #13]
 800280a:	78fb      	ldrb	r3, [r7, #3]
 800280c:	429a      	cmp	r2, r3
 800280e:	d001      	beq.n	8002814 <bno055_set_page+0x1a>
        return BNO_OK;
 8002810:	2300      	movs	r3, #0
 8002812:	e024      	b.n	800285e <bno055_set_page+0x64>
    }
    if (page > 0x01) {
 8002814:	78fb      	ldrb	r3, [r7, #3]
 8002816:	2b01      	cmp	r3, #1
 8002818:	d901      	bls.n	800281e <bno055_set_page+0x24>
        return BNO_ERR_PAGE_TOO_HIGH;
 800281a:	2302      	movs	r3, #2
 800281c:	e01f      	b.n	800285e <bno055_set_page+0x64>
    }
    error_bno err;
    err = bno055_write_regs(*imu, BNO_PAGE_ID, (u8*)&page, 1);
 800281e:	687c      	ldr	r4, [r7, #4]
 8002820:	2301      	movs	r3, #1
 8002822:	9329      	str	r3, [sp, #164]	@ 0xa4
 8002824:	1cfb      	adds	r3, r7, #3
 8002826:	9328      	str	r3, [sp, #160]	@ 0xa0
 8002828:	2307      	movs	r3, #7
 800282a:	9327      	str	r3, [sp, #156]	@ 0x9c
 800282c:	4668      	mov	r0, sp
 800282e:	f104 0310 	add.w	r3, r4, #16
 8002832:	229c      	movs	r2, #156	@ 0x9c
 8002834:	4619      	mov	r1, r3
 8002836:	f007 fe8f 	bl	800a558 <memcpy>
 800283a:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 800283e:	f7ff ffae 	bl	800279e <bno055_write_regs>
 8002842:	4603      	mov	r3, r0
 8002844:	73fb      	strb	r3, [r7, #15]
    if (err != BNO_OK) {
 8002846:	7bfb      	ldrb	r3, [r7, #15]
 8002848:	2b00      	cmp	r3, #0
 800284a:	d001      	beq.n	8002850 <bno055_set_page+0x56>
        return err;
 800284c:	7bfb      	ldrb	r3, [r7, #15]
 800284e:	e006      	b.n	800285e <bno055_set_page+0x64>
    }
    imu->_page = page;
 8002850:	78fa      	ldrb	r2, [r7, #3]
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	735a      	strb	r2, [r3, #13]
    HAL_Delay(2);
 8002856:	2002      	movs	r0, #2
 8002858:	f003 f87a 	bl	8005950 <HAL_Delay>
    return BNO_OK;
 800285c:	2300      	movs	r3, #0
}
 800285e:	4618      	mov	r0, r3
 8002860:	3714      	adds	r7, #20
 8002862:	46bd      	mov	sp, r7
 8002864:	bd90      	pop	{r4, r7, pc}
	...

08002868 <bno055_err_str>:

char* bno055_err_str(const error_bno err) {
 8002868:	b480      	push	{r7}
 800286a:	b083      	sub	sp, #12
 800286c:	af00      	add	r7, sp, #0
 800286e:	4603      	mov	r3, r0
 8002870:	71fb      	strb	r3, [r7, #7]
    switch (err) {
 8002872:	79fb      	ldrb	r3, [r7, #7]
 8002874:	2b06      	cmp	r3, #6
 8002876:	d81f      	bhi.n	80028b8 <bno055_err_str+0x50>
 8002878:	a201      	add	r2, pc, #4	@ (adr r2, 8002880 <bno055_err_str+0x18>)
 800287a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800287e:	bf00      	nop
 8002880:	0800289d 	.word	0x0800289d
 8002884:	080028a1 	.word	0x080028a1
 8002888:	080028a5 	.word	0x080028a5
 800288c:	080028b1 	.word	0x080028b1
 8002890:	080028a9 	.word	0x080028a9
 8002894:	080028ad 	.word	0x080028ad
 8002898:	080028b5 	.word	0x080028b5
        case BNO_OK:
            return "[BNO] Ok!";
 800289c:	4b0a      	ldr	r3, [pc, #40]	@ (80028c8 <bno055_err_str+0x60>)
 800289e:	e00c      	b.n	80028ba <bno055_err_str+0x52>
        case BNO_ERR_I2C:
            return "[BNO] I2C error!";
 80028a0:	4b0a      	ldr	r3, [pc, #40]	@ (80028cc <bno055_err_str+0x64>)
 80028a2:	e00a      	b.n	80028ba <bno055_err_str+0x52>
        case BNO_ERR_PAGE_TOO_HIGH:
            return "[BNO] Page setting to high.";
 80028a4:	4b0a      	ldr	r3, [pc, #40]	@ (80028d0 <bno055_err_str+0x68>)
 80028a6:	e008      	b.n	80028ba <bno055_err_str+0x52>
        case BNO_ERR_NULL_PTR:
            return "[BNO] BNO struct is nullpointer.";
 80028a8:	4b0a      	ldr	r3, [pc, #40]	@ (80028d4 <bno055_err_str+0x6c>)
 80028aa:	e006      	b.n	80028ba <bno055_err_str+0x52>
        case BNO_ERR_AXIS_REMAP:
            return "[BNO] Axis remap error!";
 80028ac:	4b0a      	ldr	r3, [pc, #40]	@ (80028d8 <bno055_err_str+0x70>)
 80028ae:	e004      	b.n	80028ba <bno055_err_str+0x52>
        case BNO_ERR_SETTING_PAGE:
            return "[BNO] TODO";
 80028b0:	4b0a      	ldr	r3, [pc, #40]	@ (80028dc <bno055_err_str+0x74>)
 80028b2:	e002      	b.n	80028ba <bno055_err_str+0x52>
        case BNO_ERR_WRONG_CHIP_ID:
            return "[BNO] Wrong Chip ID.";
 80028b4:	4b0a      	ldr	r3, [pc, #40]	@ (80028e0 <bno055_err_str+0x78>)
 80028b6:	e000      	b.n	80028ba <bno055_err_str+0x52>
    }
    return "[BNO] Ok!";
 80028b8:	4b03      	ldr	r3, [pc, #12]	@ (80028c8 <bno055_err_str+0x60>)
}
 80028ba:	4618      	mov	r0, r3
 80028bc:	370c      	adds	r7, #12
 80028be:	46bd      	mov	sp, r7
 80028c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028c4:	4770      	bx	lr
 80028c6:	bf00      	nop
 80028c8:	0800d6b8 	.word	0x0800d6b8
 80028cc:	0800d6c4 	.word	0x0800d6c4
 80028d0:	0800d6d8 	.word	0x0800d6d8
 80028d4:	0800d6f4 	.word	0x0800d6f4
 80028d8:	0800d718 	.word	0x0800d718
 80028dc:	0800d730 	.word	0x0800d730
 80028e0:	0800d73c 	.word	0x0800d73c

080028e4 <reset_controller>:
 */

#include "controller.h"

void reset_controller(ControllerTypeDef* con)
{
 80028e4:	b480      	push	{r7}
 80028e6:	b083      	sub	sp, #12
 80028e8:	af00      	add	r7, sp, #0
 80028ea:	6078      	str	r0, [r7, #4]
	con->kp = 0;
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	f04f 0200 	mov.w	r2, #0
 80028f2:	605a      	str	r2, [r3, #4]
	con->kd = 0;
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	f04f 0200 	mov.w	r2, #0
 80028fa:	609a      	str	r2, [r3, #8]
	con->ki = 0;
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	f04f 0200 	mov.w	r2, #0
 8002902:	60da      	str	r2, [r3, #12]
	con->des_val = 0;
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	f04f 0200 	mov.w	r2, #0
 800290a:	601a      	str	r2, [r3, #0]
	con->first_time = 1;
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	2201      	movs	r2, #1
 8002910:	771a      	strb	r2, [r3, #28]
	con->prev_time = 0;
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	2200      	movs	r2, #0
 8002916:	619a      	str	r2, [r3, #24]
	con->int_err = 0;
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	f04f 0200 	mov.w	r2, #0
 800291e:	611a      	str	r2, [r3, #16]
	con->prev_err = 0;
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	f04f 0200 	mov.w	r2, #0
 8002926:	615a      	str	r2, [r3, #20]
}
 8002928:	bf00      	nop
 800292a:	370c      	adds	r7, #12
 800292c:	46bd      	mov	sp, r7
 800292e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002932:	4770      	bx	lr

08002934 <set_gains>:

void set_gains(ControllerTypeDef* con, float kp, float kd, float ki)
{
 8002934:	b480      	push	{r7}
 8002936:	b085      	sub	sp, #20
 8002938:	af00      	add	r7, sp, #0
 800293a:	60f8      	str	r0, [r7, #12]
 800293c:	ed87 0a02 	vstr	s0, [r7, #8]
 8002940:	edc7 0a01 	vstr	s1, [r7, #4]
 8002944:	ed87 1a00 	vstr	s2, [r7]
	con->kp = kp;
 8002948:	68fb      	ldr	r3, [r7, #12]
 800294a:	68ba      	ldr	r2, [r7, #8]
 800294c:	605a      	str	r2, [r3, #4]
	con->kd = kd;
 800294e:	68fb      	ldr	r3, [r7, #12]
 8002950:	687a      	ldr	r2, [r7, #4]
 8002952:	609a      	str	r2, [r3, #8]
	con->ki = ki;
 8002954:	68fb      	ldr	r3, [r7, #12]
 8002956:	683a      	ldr	r2, [r7, #0]
 8002958:	60da      	str	r2, [r3, #12]
}
 800295a:	bf00      	nop
 800295c:	3714      	adds	r7, #20
 800295e:	46bd      	mov	sp, r7
 8002960:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002964:	4770      	bx	lr

08002966 <set_target>:

void set_target(ControllerTypeDef* con, float des_val)
{
 8002966:	b480      	push	{r7}
 8002968:	b083      	sub	sp, #12
 800296a:	af00      	add	r7, sp, #0
 800296c:	6078      	str	r0, [r7, #4]
 800296e:	ed87 0a00 	vstr	s0, [r7]
	con->des_val = des_val;
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	683a      	ldr	r2, [r7, #0]
 8002976:	601a      	str	r2, [r3, #0]
}
 8002978:	bf00      	nop
 800297a:	370c      	adds	r7, #12
 800297c:	46bd      	mov	sp, r7
 800297e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002982:	4770      	bx	lr

08002984 <get_output>:

float get_output(ControllerTypeDef* con, float curr_val)
{
 8002984:	b580      	push	{r7, lr}
 8002986:	b08a      	sub	sp, #40	@ 0x28
 8002988:	af00      	add	r7, sp, #0
 800298a:	6078      	str	r0, [r7, #4]
 800298c:	ed87 0a00 	vstr	s0, [r7]
	float prop_err, der_err;
	float diff_time;
	uint32_t curr_time = HAL_GetTick();
 8002990:	f002 ffd2 	bl	8005938 <HAL_GetTick>
 8002994:	4603      	mov	r3, r0
 8002996:	61fb      	str	r3, [r7, #28]
	if (con->first_time){
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	7f1b      	ldrb	r3, [r3, #28]
 800299c:	2b00      	cmp	r3, #0
 800299e:	d013      	beq.n	80029c8 <get_output+0x44>
		prop_err = (con->des_val)-curr_val;
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	ed93 7a00 	vldr	s14, [r3]
 80029a6:	edd7 7a00 	vldr	s15, [r7]
 80029aa:	ee77 7a67 	vsub.f32	s15, s14, s15
 80029ae:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
		der_err = 0;
 80029b2:	f04f 0300 	mov.w	r3, #0
 80029b6:	623b      	str	r3, [r7, #32]
		con->int_err = 0;
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	f04f 0200 	mov.w	r2, #0
 80029be:	611a      	str	r2, [r3, #16]
		con->first_time = 0;
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	2200      	movs	r2, #0
 80029c4:	771a      	strb	r2, [r3, #28]
 80029c6:	e031      	b.n	8002a2c <get_output+0xa8>
	}
	else{
		diff_time = (float)(curr_time-(con->prev_time))/1000;
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	699b      	ldr	r3, [r3, #24]
 80029cc:	69fa      	ldr	r2, [r7, #28]
 80029ce:	1ad3      	subs	r3, r2, r3
 80029d0:	ee07 3a90 	vmov	s15, r3
 80029d4:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80029d8:	eddf 6a2f 	vldr	s13, [pc, #188]	@ 8002a98 <get_output+0x114>
 80029dc:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80029e0:	edc7 7a06 	vstr	s15, [r7, #24]
		prop_err = (con->des_val)-curr_val;
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	ed93 7a00 	vldr	s14, [r3]
 80029ea:	edd7 7a00 	vldr	s15, [r7]
 80029ee:	ee77 7a67 	vsub.f32	s15, s14, s15
 80029f2:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
		der_err = (prop_err-(con->prev_err))/diff_time;
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	edd3 7a05 	vldr	s15, [r3, #20]
 80029fc:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 8002a00:	ee77 6a67 	vsub.f32	s13, s14, s15
 8002a04:	ed97 7a06 	vldr	s14, [r7, #24]
 8002a08:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002a0c:	edc7 7a08 	vstr	s15, [r7, #32]
		con->int_err += prop_err*diff_time;
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	ed93 7a04 	vldr	s14, [r3, #16]
 8002a16:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 8002a1a:	edd7 7a06 	vldr	s15, [r7, #24]
 8002a1e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002a22:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	edc3 7a04 	vstr	s15, [r3, #16]
	}
	float p_output = (con->kp)*prop_err;
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	edd3 7a01 	vldr	s15, [r3, #4]
 8002a32:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 8002a36:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002a3a:	edc7 7a05 	vstr	s15, [r7, #20]
	float d_output = (con->kd)*der_err;
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	edd3 7a02 	vldr	s15, [r3, #8]
 8002a44:	ed97 7a08 	vldr	s14, [r7, #32]
 8002a48:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002a4c:	edc7 7a04 	vstr	s15, [r7, #16]
	float i_output = (con->ki)*(con->int_err);
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	ed93 7a03 	vldr	s14, [r3, #12]
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	edd3 7a04 	vldr	s15, [r3, #16]
 8002a5c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002a60:	edc7 7a03 	vstr	s15, [r7, #12]
	float output = p_output+d_output+i_output;
 8002a64:	ed97 7a05 	vldr	s14, [r7, #20]
 8002a68:	edd7 7a04 	vldr	s15, [r7, #16]
 8002a6c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002a70:	ed97 7a03 	vldr	s14, [r7, #12]
 8002a74:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002a78:	edc7 7a02 	vstr	s15, [r7, #8]

	con->prev_err = prop_err;
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002a80:	615a      	str	r2, [r3, #20]
	con->prev_time = curr_time;
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	69fa      	ldr	r2, [r7, #28]
 8002a86:	619a      	str	r2, [r3, #24]
	return output;
 8002a88:	68bb      	ldr	r3, [r7, #8]
 8002a8a:	ee07 3a90 	vmov	s15, r3
}
 8002a8e:	eeb0 0a67 	vmov.f32	s0, s15
 8002a92:	3728      	adds	r7, #40	@ 0x28
 8002a94:	46bd      	mov	sp, r7
 8002a96:	bd80      	pop	{r7, pc}
 8002a98:	447a0000 	.word	0x447a0000

08002a9c <enable_enc>:
 */

#include <encoder_driver.h>

void enable_enc(Encoder_DriverTypeDef* enc)
{
 8002a9c:	b580      	push	{r7, lr}
 8002a9e:	b082      	sub	sp, #8
 8002aa0:	af00      	add	r7, sp, #0
 8002aa2:	6078      	str	r0, [r7, #4]
	HAL_TIM_Encoder_Start(enc->tim_handle, TIM_CHANNEL_ALL);
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	213c      	movs	r1, #60	@ 0x3c
 8002aaa:	4618      	mov	r0, r3
 8002aac:	f005 ff90 	bl	80089d0 <HAL_TIM_Encoder_Start>
}
 8002ab0:	bf00      	nop
 8002ab2:	3708      	adds	r7, #8
 8002ab4:	46bd      	mov	sp, r7
 8002ab6:	bd80      	pop	{r7, pc}

08002ab8 <set_zero>:
{
	HAL_TIM_Encoder_Stop(enc->tim_handle, TIM_CHANNEL_ALL);
}

void set_zero(Encoder_DriverTypeDef* enc)
{
 8002ab8:	b480      	push	{r7}
 8002aba:	b083      	sub	sp, #12
 8002abc:	af00      	add	r7, sp, #0
 8002abe:	6078      	str	r0, [r7, #4]
	enc->tot_count = 0;
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	2200      	movs	r2, #0
 8002ac4:	615a      	str	r2, [r3, #20]
	enc->pos = 0;
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	2200      	movs	r2, #0
 8002aca:	619a      	str	r2, [r3, #24]
}
 8002acc:	bf00      	nop
 8002ace:	370c      	adds	r7, #12
 8002ad0:	46bd      	mov	sp, r7
 8002ad2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ad6:	4770      	bx	lr

08002ad8 <read_count>:

int32_t read_count(Encoder_DriverTypeDef* enc)
{
 8002ad8:	b480      	push	{r7}
 8002ada:	b085      	sub	sp, #20
 8002adc:	af00      	add	r7, sp, #0
 8002ade:	6078      	str	r0, [r7, #4]
	enc->curr_count = __HAL_TIM_GET_COUNTER(enc->tim_handle);
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	60da      	str	r2, [r3, #12]
	int32_t dcount = (int32_t)((enc->curr_count)-(enc->prev_count));
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	68da      	ldr	r2, [r3, #12]
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	691b      	ldr	r3, [r3, #16]
 8002af4:	1ad3      	subs	r3, r2, r3
 8002af6:	60fb      	str	r3, [r7, #12]
	if(dcount <= -((enc->AR)+1)/2){
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	69db      	ldr	r3, [r3, #28]
 8002afc:	43db      	mvns	r3, r3
 8002afe:	0fda      	lsrs	r2, r3, #31
 8002b00:	4413      	add	r3, r2
 8002b02:	105b      	asrs	r3, r3, #1
 8002b04:	461a      	mov	r2, r3
 8002b06:	68fb      	ldr	r3, [r7, #12]
 8002b08:	4293      	cmp	r3, r2
 8002b0a:	dc18      	bgt.n	8002b3e <read_count+0x66>
		enc->tot_count += ((enc->AR)+1)+dcount;
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	695a      	ldr	r2, [r3, #20]
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	69db      	ldr	r3, [r3, #28]
 8002b14:	1c59      	adds	r1, r3, #1
 8002b16:	68fb      	ldr	r3, [r7, #12]
 8002b18:	440b      	add	r3, r1
 8002b1a:	441a      	add	r2, r3
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	615a      	str	r2, [r3, #20]
		enc->pos += (((enc->AR)+1)+dcount)/4;
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	699a      	ldr	r2, [r3, #24]
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	69db      	ldr	r3, [r3, #28]
 8002b28:	1c59      	adds	r1, r3, #1
 8002b2a:	68fb      	ldr	r3, [r7, #12]
 8002b2c:	440b      	add	r3, r1
 8002b2e:	2b00      	cmp	r3, #0
 8002b30:	da00      	bge.n	8002b34 <read_count+0x5c>
 8002b32:	3303      	adds	r3, #3
 8002b34:	109b      	asrs	r3, r3, #2
 8002b36:	441a      	add	r2, r3
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	619a      	str	r2, [r3, #24]
 8002b3c:	e032      	b.n	8002ba4 <read_count+0xcc>
	}
	else if(dcount >= ((enc->AR)+1)/2){
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	69db      	ldr	r3, [r3, #28]
 8002b42:	3301      	adds	r3, #1
 8002b44:	0fda      	lsrs	r2, r3, #31
 8002b46:	4413      	add	r3, r2
 8002b48:	105b      	asrs	r3, r3, #1
 8002b4a:	461a      	mov	r2, r3
 8002b4c:	68fb      	ldr	r3, [r7, #12]
 8002b4e:	4293      	cmp	r3, r2
 8002b50:	db18      	blt.n	8002b84 <read_count+0xac>
		enc->tot_count += dcount-((enc->AR)+1);
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	695a      	ldr	r2, [r3, #20]
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	69db      	ldr	r3, [r3, #28]
 8002b5a:	3301      	adds	r3, #1
 8002b5c:	68f9      	ldr	r1, [r7, #12]
 8002b5e:	1acb      	subs	r3, r1, r3
 8002b60:	441a      	add	r2, r3
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	615a      	str	r2, [r3, #20]
		enc->pos += (dcount-((enc->AR)+1))/4;
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	699a      	ldr	r2, [r3, #24]
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	69db      	ldr	r3, [r3, #28]
 8002b6e:	3301      	adds	r3, #1
 8002b70:	68f9      	ldr	r1, [r7, #12]
 8002b72:	1acb      	subs	r3, r1, r3
 8002b74:	2b00      	cmp	r3, #0
 8002b76:	da00      	bge.n	8002b7a <read_count+0xa2>
 8002b78:	3303      	adds	r3, #3
 8002b7a:	109b      	asrs	r3, r3, #2
 8002b7c:	441a      	add	r2, r3
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	619a      	str	r2, [r3, #24]
 8002b82:	e00f      	b.n	8002ba4 <read_count+0xcc>
	}
	else{
		enc->tot_count += dcount;
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	695a      	ldr	r2, [r3, #20]
 8002b88:	68fb      	ldr	r3, [r7, #12]
 8002b8a:	441a      	add	r2, r3
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	615a      	str	r2, [r3, #20]
		enc->pos += dcount/4;
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	699a      	ldr	r2, [r3, #24]
 8002b94:	68fb      	ldr	r3, [r7, #12]
 8002b96:	2b00      	cmp	r3, #0
 8002b98:	da00      	bge.n	8002b9c <read_count+0xc4>
 8002b9a:	3303      	adds	r3, #3
 8002b9c:	109b      	asrs	r3, r3, #2
 8002b9e:	441a      	add	r2, r3
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	619a      	str	r2, [r3, #24]
	}
	enc->prev_count = enc->curr_count;
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	68da      	ldr	r2, [r3, #12]
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	611a      	str	r2, [r3, #16]
	return enc->tot_count;
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	695b      	ldr	r3, [r3, #20]
}
 8002bb0:	4618      	mov	r0, r3
 8002bb2:	3714      	adds	r7, #20
 8002bb4:	46bd      	mov	sp, r7
 8002bb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bba:	4770      	bx	lr
 8002bbc:	0000      	movs	r0, r0
	...

08002bc0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002bc0:	b5b0      	push	{r4, r5, r7, lr}
 8002bc2:	f5ad 7d6e 	sub.w	sp, sp, #952	@ 0x3b8
 8002bc6:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002bc8:	f002 fe50 	bl	800586c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002bcc:	f000 fc3a 	bl	8003444 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002bd0:	f000 ff26 	bl	8003a20 <MX_GPIO_Init>
  MX_ADC1_Init();
 8002bd4:	f000 fc9e 	bl	8003514 <MX_ADC1_Init>
  MX_TIM1_Init();
 8002bd8:	f000 fd0c 	bl	80035f4 <MX_TIM1_Init>
  MX_TIM2_Init();
 8002bdc:	f000 fdaa 	bl	8003734 <MX_TIM2_Init>
  MX_TIM5_Init();
 8002be0:	f000 fe7c 	bl	80038dc <MX_TIM5_Init>
  MX_USART2_UART_Init();
 8002be4:	f000 fef2 	bl	80039cc <MX_USART2_UART_Init>
  MX_I2C1_Init();
 8002be8:	f000 fcd6 	bl	8003598 <MX_I2C1_Init>
  MX_TIM4_Init();
 8002bec:	f000 fe22 	bl	8003834 <MX_TIM4_Init>
  /* USER CODE BEGIN 2 */
  // EDIT: Change to 0 for automated Heliostat mode. Change to 1 for manual trigger controlled debugging.
  uint8_t manual_control = 0;
 8002bf0:	2300      	movs	r3, #0
 8002bf2:	f887 33af 	strb.w	r3, [r7, #943]	@ 0x3af
  // Driver Initializations

  // Initializing the motor driver structure and enabling the motor
  volatile int32_t duty_percent;
  volatile int32_t duty_count;
  const int32_t pulse = 4799;
 8002bf6:	f241 23bf 	movw	r3, #4799	@ 0x12bf
 8002bfa:	f8c7 33a8 	str.w	r3, [r7, #936]	@ 0x3a8
  Motor_DriverTypeDef mot = { .tim_handle = &htim2,
 8002bfe:	4b90      	ldr	r3, [pc, #576]	@ (8002e40 <main+0x280>)
 8002c00:	f8c7 335c 	str.w	r3, [r7, #860]	@ 0x35c
 8002c04:	2300      	movs	r3, #0
 8002c06:	f8c7 3360 	str.w	r3, [r7, #864]	@ 0x360
 8002c0a:	2304      	movs	r3, #4
 8002c0c:	f8c7 3364 	str.w	r3, [r7, #868]	@ 0x364
 8002c10:	2308      	movs	r3, #8
 8002c12:	f8c7 3368 	str.w	r3, [r7, #872]	@ 0x368
 8002c16:	230c      	movs	r3, #12
 8002c18:	f8c7 336c 	str.w	r3, [r7, #876]	@ 0x36c
 8002c1c:	f8d7 33a8 	ldr.w	r3, [r7, #936]	@ 0x3a8
 8002c20:	f8c7 3370 	str.w	r3, [r7, #880]	@ 0x370
  	  	 	  	  	  	  	  .tim_channel1 = TIM_CHANNEL_1,
							  .tim_channel2 = TIM_CHANNEL_2,
  	  	 	  	  	  	  	  .tim_channel3 = TIM_CHANNEL_3,	// Unused
							  .tim_channel4 = TIM_CHANNEL_4,	// Unused
							  .pulse = pulse				 };
  if (manual_control){
 8002c24:	f897 33af 	ldrb.w	r3, [r7, #943]	@ 0x3af
 8002c28:	2b00      	cmp	r3, #0
 8002c2a:	d00c      	beq.n	8002c46 <main+0x86>
	  enable_mot(&mot,1);
 8002c2c:	f507 7357 	add.w	r3, r7, #860	@ 0x35c
 8002c30:	2101      	movs	r1, #1
 8002c32:	4618      	mov	r0, r3
 8002c34:	f000 ffb6 	bl	8003ba4 <enable_mot>
	  // Initially setting the PWM to 0 in case they had been previously been set
	  set_PWM_percent(&mot, 1, 0);
 8002c38:	f507 7357 	add.w	r3, r7, #860	@ 0x35c
 8002c3c:	2200      	movs	r2, #0
 8002c3e:	2101      	movs	r1, #1
 8002c40:	4618      	mov	r0, r3
 8002c42:	f000 ffdf 	bl	8003c04 <set_PWM_percent>
  }

  // Initializing the servo motor driver structure and enabling the servo
  float servo_current_position;
  uint32_t CCR;
  float servo_angle = 0;
 8002c46:	f04f 0300 	mov.w	r3, #0
 8002c4a:	f8c7 33a4 	str.w	r3, [r7, #932]	@ 0x3a4
  Servo_DriverTypeDef servo = { .pwmHandle = &htim5,
 8002c4e:	4b7d      	ldr	r3, [pc, #500]	@ (8002e44 <main+0x284>)
 8002c50:	f507 7453 	add.w	r4, r7, #844	@ 0x34c
 8002c54:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002c56:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
		  	  	  	  	 	 	.timer_ch = TIM_CHANNEL_4,
								.current_CCR = 0,
								.timer_ARR = 1919999       };
  if (manual_control){
 8002c5a:	f897 33af 	ldrb.w	r3, [r7, #943]	@ 0x3af
 8002c5e:	2b00      	cmp	r3, #0
 8002c60:	d004      	beq.n	8002c6c <main+0xac>
	  enable_servo(&servo);
 8002c62:	f507 7353 	add.w	r3, r7, #844	@ 0x34c
 8002c66:	4618      	mov	r0, r3
 8002c68:	f001 f9aa 	bl	8003fc0 <enable_servo>
  }

  // Initializing the Radio Receiver structure and enabling the channel for inputs
  RadioReciever_DriverTypeDef rad = { .tim_handle = &htim1,
 8002c6c:	4b76      	ldr	r3, [pc, #472]	@ (8002e48 <main+0x288>)
 8002c6e:	f507 744b 	add.w	r4, r7, #812	@ 0x32c
 8002c72:	461d      	mov	r5, r3
 8002c74:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002c76:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002c78:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8002c7c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
									   .IC_Diff = 0,
									   .pulse_width = 0,
									   .tol = 0.1,
									   .pulse_recieve_flag = 0,
									   .rise_flag = 0					};
  if (manual_control){
 8002c80:	f897 33af 	ldrb.w	r3, [r7, #943]	@ 0x3af
 8002c84:	2b00      	cmp	r3, #0
 8002c86:	d004      	beq.n	8002c92 <main+0xd2>
  	enable_rad(&rad);
 8002c88:	f507 734b 	add.w	r3, r7, #812	@ 0x32c
 8002c8c:	4618      	mov	r0, r3
 8002c8e:	f001 f907 	bl	8003ea0 <enable_rad>

  // Initializing the Photoresistors' structure
  uint32_t photo1, photo2, photo3, photo4;
  uint32_t photo_buff[4];

  Photoresistor_DriverTypeDef photo = { .adc_handle = &hadc1,
 8002c92:	f507 7341 	add.w	r3, r7, #772	@ 0x304
 8002c96:	2200      	movs	r2, #0
 8002c98:	601a      	str	r2, [r3, #0]
 8002c9a:	605a      	str	r2, [r3, #4]
 8002c9c:	609a      	str	r2, [r3, #8]
 8002c9e:	60da      	str	r2, [r3, #12]
 8002ca0:	611a      	str	r2, [r3, #16]
 8002ca2:	615a      	str	r2, [r3, #20]
 8002ca4:	4b69      	ldr	r3, [pc, #420]	@ (8002e4c <main+0x28c>)
 8002ca6:	f8c7 3304 	str.w	r3, [r7, #772]	@ 0x304
 8002caa:	2306      	movs	r3, #6
 8002cac:	f8c7 3308 	str.w	r3, [r7, #776]	@ 0x308
 8002cb0:	2307      	movs	r3, #7
 8002cb2:	f8c7 330c 	str.w	r3, [r7, #780]	@ 0x30c
 8002cb6:	f507 7347 	add.w	r3, r7, #796	@ 0x31c
 8002cba:	f8c7 3318 	str.w	r3, [r7, #792]	@ 0x318


  // Initializing the Encoder structure
  // NOTE: The purchased Encoder for this project has one non-functional output, meaning it can only read one direction and not as a quadrature
  int32_t count;
  Encoder_DriverTypeDef enc = { .tim_handle = &htim4,
 8002cbe:	4b64      	ldr	r3, [pc, #400]	@ (8002e50 <main+0x290>)
 8002cc0:	f507 7439 	add.w	r4, r7, #740	@ 0x2e4
 8002cc4:	461d      	mov	r5, r3
 8002cc6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002cc8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002cca:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8002cce:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  volatile char my_message[200];


  // Initializing Gyroscope I2C structure
  // Source: https://github.com/d-mironov/Bosch-BNO055-STM32/blob/main/examples/simple/Src/main.c
  bno055_euler_t euler = {0, 0, 0};
 8002cd2:	f507 736c 	add.w	r3, r7, #944	@ 0x3b0
 8002cd6:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 8002cda:	f04f 0200 	mov.w	r2, #0
 8002cde:	601a      	str	r2, [r3, #0]
 8002ce0:	f507 736c 	add.w	r3, r7, #944	@ 0x3b0
 8002ce4:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 8002ce8:	f04f 0200 	mov.w	r2, #0
 8002cec:	605a      	str	r2, [r3, #4]
 8002cee:	f507 736c 	add.w	r3, r7, #944	@ 0x3b0
 8002cf2:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 8002cf6:	f04f 0200 	mov.w	r2, #0
 8002cfa:	609a      	str	r2, [r3, #8]
  error_bno err;
  volatile float gyro_angle_x = 0;
 8002cfc:	f507 736c 	add.w	r3, r7, #944	@ 0x3b0
 8002d00:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8002d04:	f04f 0200 	mov.w	r2, #0
 8002d08:	601a      	str	r2, [r3, #0]
  volatile float gyro_angle_y = 0;
 8002d0a:	f507 736c 	add.w	r3, r7, #944	@ 0x3b0
 8002d0e:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 8002d12:	f04f 0200 	mov.w	r2, #0
 8002d16:	601a      	str	r2, [r3, #0]
  volatile float gyro_angle_z = 0;
 8002d18:	f507 736c 	add.w	r3, r7, #944	@ 0x3b0
 8002d1c:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8002d20:	f04f 0200 	mov.w	r2, #0
 8002d24:	601a      	str	r2, [r3, #0]

  bno055_t bno = (bno055_t){ .i2c = &hi2c1,
 8002d26:	f507 736c 	add.w	r3, r7, #944	@ 0x3b0
 8002d2a:	f5a3 7318 	sub.w	r3, r3, #608	@ 0x260
 8002d2e:	4618      	mov	r0, r3
 8002d30:	23ac      	movs	r3, #172	@ 0xac
 8002d32:	461a      	mov	r2, r3
 8002d34:	2100      	movs	r1, #0
 8002d36:	f007 fbdb 	bl	800a4f0 <memset>
 8002d3a:	f507 736c 	add.w	r3, r7, #944	@ 0x3b0
 8002d3e:	f5a3 7318 	sub.w	r3, r3, #608	@ 0x260
 8002d42:	4a44      	ldr	r2, [pc, #272]	@ (8002e54 <main+0x294>)
 8002d44:	601a      	str	r2, [r3, #0]
 8002d46:	f507 736c 	add.w	r3, r7, #944	@ 0x3b0
 8002d4a:	f5a3 7318 	sub.w	r3, r3, #608	@ 0x260
 8002d4e:	2208      	movs	r2, #8
 8002d50:	711a      	strb	r2, [r3, #4]
 8002d52:	f507 736c 	add.w	r3, r7, #944	@ 0x3b0
 8002d56:	f5a3 7318 	sub.w	r3, r3, #608	@ 0x260
 8002d5a:	2228      	movs	r2, #40	@ 0x28
 8002d5c:	719a      	strb	r2, [r3, #6]
	  	  	  	  	  	  	 .addr = 0x28,
							 .mode = BNO_MODE_IMU };
  if (manual_control){
 8002d5e:	f897 33af 	ldrb.w	r3, [r7, #943]	@ 0x3af
 8002d62:	2b00      	cmp	r3, #0
 8002d64:	f000 8093 	beq.w	8002e8e <main+0x2ce>
	  // EDIT: uncomment this and the next section to debug the IMU/connections

	  HAL_Delay(1000);
 8002d68:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8002d6c:	f002 fdf0 	bl	8005950 <HAL_Delay>
	  if ((err = bno055_init(&bno)) == BNO_OK) {
 8002d70:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 8002d74:	4618      	mov	r0, r3
 8002d76:	f7fe f907 	bl	8000f88 <bno055_init>
 8002d7a:	4603      	mov	r3, r0
 8002d7c:	f887 33a3 	strb.w	r3, [r7, #931]	@ 0x3a3
 8002d80:	f897 33a3 	ldrb.w	r3, [r7, #931]	@ 0x3a3
 8002d84:	2b00      	cmp	r3, #0
 8002d86:	d116      	bne.n	8002db6 <main+0x1f6>
		  sprintf(my_message,"[+] BNO055 init success\r\n");
 8002d88:	f507 7305 	add.w	r3, r7, #532	@ 0x214
 8002d8c:	4932      	ldr	r1, [pc, #200]	@ (8002e58 <main+0x298>)
 8002d8e:	4618      	mov	r0, r3
 8002d90:	f007 fb8e 	bl	800a4b0 <siprintf>
		  HAL_UART_Transmit(&huart2, (uint8_t*) my_message, strlen(my_message), 100);
 8002d94:	f507 7305 	add.w	r3, r7, #532	@ 0x214
 8002d98:	4618      	mov	r0, r3
 8002d9a:	f7fd fa21 	bl	80001e0 <strlen>
 8002d9e:	4603      	mov	r3, r0
 8002da0:	b29a      	uxth	r2, r3
 8002da2:	f507 7105 	add.w	r1, r7, #532	@ 0x214
 8002da6:	2364      	movs	r3, #100	@ 0x64
 8002da8:	482c      	ldr	r0, [pc, #176]	@ (8002e5c <main+0x29c>)
 8002daa:	f006 ffc5 	bl	8009d38 <HAL_UART_Transmit>
		  HAL_Delay(100);
 8002dae:	2064      	movs	r0, #100	@ 0x64
 8002db0:	f002 fdce 	bl	8005950 <HAL_Delay>
 8002db4:	e01a      	b.n	8002dec <main+0x22c>
	  } else {
		  sprintf(my_message,"[!] BNO055 init failed: %s \r\n", bno055_err_str(err));
 8002db6:	f897 33a3 	ldrb.w	r3, [r7, #931]	@ 0x3a3
 8002dba:	4618      	mov	r0, r3
 8002dbc:	f7ff fd54 	bl	8002868 <bno055_err_str>
 8002dc0:	4602      	mov	r2, r0
 8002dc2:	f507 7305 	add.w	r3, r7, #532	@ 0x214
 8002dc6:	4926      	ldr	r1, [pc, #152]	@ (8002e60 <main+0x2a0>)
 8002dc8:	4618      	mov	r0, r3
 8002dca:	f007 fb71 	bl	800a4b0 <siprintf>
		  HAL_UART_Transmit(&huart2, (uint8_t*) my_message, strlen(my_message), 100);
 8002dce:	f507 7305 	add.w	r3, r7, #532	@ 0x214
 8002dd2:	4618      	mov	r0, r3
 8002dd4:	f7fd fa04 	bl	80001e0 <strlen>
 8002dd8:	4603      	mov	r3, r0
 8002dda:	b29a      	uxth	r2, r3
 8002ddc:	f507 7105 	add.w	r1, r7, #532	@ 0x214
 8002de0:	2364      	movs	r3, #100	@ 0x64
 8002de2:	481e      	ldr	r0, [pc, #120]	@ (8002e5c <main+0x29c>)
 8002de4:	f006 ffa8 	bl	8009d38 <HAL_UART_Transmit>
		  Error_Handler();
 8002de8:	f000 fed6 	bl	8003b98 <Error_Handler>
	  }

	  HAL_Delay(100);
 8002dec:	2064      	movs	r0, #100	@ 0x64
 8002dee:	f002 fdaf 	bl	8005950 <HAL_Delay>
	  err = bno055_set_unit(&bno, BNO_TEMP_UNIT_C, BNO_GYR_UNIT_DPS,
 8002df2:	f507 70a8 	add.w	r0, r7, #336	@ 0x150
 8002df6:	2300      	movs	r3, #0
 8002df8:	9300      	str	r3, [sp, #0]
 8002dfa:	2300      	movs	r3, #0
 8002dfc:	2200      	movs	r2, #0
 8002dfe:	2100      	movs	r1, #0
 8002e00:	f7ff fb8c 	bl	800251c <bno055_set_unit>
 8002e04:	4603      	mov	r3, r0
 8002e06:	f887 33a3 	strb.w	r3, [r7, #931]	@ 0x3a3
							BNO_ACC_UNITSEL_M_S2, BNO_EUL_UNIT_DEG);
	  if (err != BNO_OK) {
 8002e0a:	f897 33a3 	ldrb.w	r3, [r7, #931]	@ 0x3a3
 8002e0e:	2b00      	cmp	r3, #0
 8002e10:	d02a      	beq.n	8002e68 <main+0x2a8>
		  sprintf(my_message,"[BNO] Failed to set units. Err: %d\r\n", err);
 8002e12:	f897 23a3 	ldrb.w	r2, [r7, #931]	@ 0x3a3
 8002e16:	f507 7305 	add.w	r3, r7, #532	@ 0x214
 8002e1a:	4912      	ldr	r1, [pc, #72]	@ (8002e64 <main+0x2a4>)
 8002e1c:	4618      	mov	r0, r3
 8002e1e:	f007 fb47 	bl	800a4b0 <siprintf>
		  HAL_UART_Transmit(&huart2, (uint8_t*) my_message, strlen(my_message), 100);
 8002e22:	f507 7305 	add.w	r3, r7, #532	@ 0x214
 8002e26:	4618      	mov	r0, r3
 8002e28:	f7fd f9da 	bl	80001e0 <strlen>
 8002e2c:	4603      	mov	r3, r0
 8002e2e:	b29a      	uxth	r2, r3
 8002e30:	f507 7105 	add.w	r1, r7, #532	@ 0x214
 8002e34:	2364      	movs	r3, #100	@ 0x64
 8002e36:	4809      	ldr	r0, [pc, #36]	@ (8002e5c <main+0x29c>)
 8002e38:	f006 ff7e 	bl	8009d38 <HAL_UART_Transmit>
 8002e3c:	e027      	b.n	8002e8e <main+0x2ce>
 8002e3e:	bf00      	nop
 8002e40:	20000170 	.word	0x20000170
 8002e44:	0800d924 	.word	0x0800d924
 8002e48:	0800d934 	.word	0x0800d934
 8002e4c:	2000008c 	.word	0x2000008c
 8002e50:	0800d954 	.word	0x0800d954
 8002e54:	200000d4 	.word	0x200000d4
 8002e58:	0800d754 	.word	0x0800d754
 8002e5c:	20000248 	.word	0x20000248
 8002e60:	0800d770 	.word	0x0800d770
 8002e64:	0800d790 	.word	0x0800d790
	  } else {
		  sprintf(my_message,"[BNO] Unit selection success\r\n");
 8002e68:	f507 7305 	add.w	r3, r7, #532	@ 0x214
 8002e6c:	4962      	ldr	r1, [pc, #392]	@ (8002ff8 <main+0x438>)
 8002e6e:	4618      	mov	r0, r3
 8002e70:	f007 fb1e 	bl	800a4b0 <siprintf>
		  HAL_UART_Transmit(&huart2, (uint8_t*) my_message, strlen(my_message), 100);
 8002e74:	f507 7305 	add.w	r3, r7, #532	@ 0x214
 8002e78:	4618      	mov	r0, r3
 8002e7a:	f7fd f9b1 	bl	80001e0 <strlen>
 8002e7e:	4603      	mov	r3, r0
 8002e80:	b29a      	uxth	r2, r3
 8002e82:	f507 7105 	add.w	r1, r7, #532	@ 0x214
 8002e86:	2364      	movs	r3, #100	@ 0x64
 8002e88:	485c      	ldr	r0, [pc, #368]	@ (8002ffc <main+0x43c>)
 8002e8a:	f006 ff55 	bl	8009d38 <HAL_UART_Transmit>
	*/
  }


  // Controller Initialization
  ControllerTypeDef con = { .des_val = 0,
 8002e8e:	f507 736c 	add.w	r3, r7, #944	@ 0x3b0
 8002e92:	f5a3 734b 	sub.w	r3, r3, #812	@ 0x32c
 8002e96:	4618      	mov	r0, r3
 8002e98:	2320      	movs	r3, #32
 8002e9a:	461a      	mov	r2, r3
 8002e9c:	2100      	movs	r1, #0
 8002e9e:	f007 fb27 	bl	800a4f0 <memset>
 8002ea2:	f507 736c 	add.w	r3, r7, #944	@ 0x3b0
 8002ea6:	f5a3 734b 	sub.w	r3, r3, #812	@ 0x32c
 8002eaa:	2201      	movs	r2, #1
 8002eac:	771a      	strb	r2, [r3, #28]
							.prev_time = 0,
							.first_time = 1, };

  // Task Initializations

  INTERTASK_VARS intertask_vars = { .rc_trigger_flag = 0,
 8002eae:	f507 736c 	add.w	r3, r7, #944	@ 0x3b0
 8002eb2:	f5a3 734e 	sub.w	r3, r3, #824	@ 0x338
 8002eb6:	4a52      	ldr	r2, [pc, #328]	@ (8003000 <main+0x440>)
 8002eb8:	ca07      	ldmia	r2, {r0, r1, r2}
 8002eba:	e883 0007 	stmia.w	r3, {r0, r1, r2}
  	  	  	  	  	  	  	  	  	  .rad_edge_flag = &rad_edge_flag,	// EDIT: This should be an address bc its set outside of the tasks by an interrupt. The interrupt does not actually update the value in this struct, so we need to read the value at the address that it's stored in
  	  	  	  	  	  	  	  	  	  .htim_cb = &htim_cb			   };

  TASK1 task1 = { .state = 0,
 8002ebe:	f507 736c 	add.w	r3, r7, #944	@ 0x3b0
 8002ec2:	f5a3 7355 	sub.w	r3, r3, #852	@ 0x354
 8002ec6:	2200      	movs	r2, #0
 8002ec8:	701a      	strb	r2, [r3, #0]
 8002eca:	f507 736c 	add.w	r3, r7, #944	@ 0x3b0
 8002ece:	f5a3 7355 	sub.w	r3, r3, #852	@ 0x354
 8002ed2:	f507 7257 	add.w	r2, r7, #860	@ 0x35c
 8002ed6:	605a      	str	r2, [r3, #4]
 8002ed8:	f507 736c 	add.w	r3, r7, #944	@ 0x3b0
 8002edc:	f5a3 7355 	sub.w	r3, r3, #852	@ 0x354
 8002ee0:	f507 7253 	add.w	r2, r7, #844	@ 0x34c
 8002ee4:	609a      	str	r2, [r3, #8]
 8002ee6:	f507 736c 	add.w	r3, r7, #944	@ 0x3b0
 8002eea:	f5a3 7355 	sub.w	r3, r3, #852	@ 0x354
 8002eee:	f507 724b 	add.w	r2, r7, #812	@ 0x32c
 8002ef2:	60da      	str	r2, [r3, #12]
 8002ef4:	f507 736c 	add.w	r3, r7, #944	@ 0x3b0
 8002ef8:	f5a3 7355 	sub.w	r3, r3, #852	@ 0x354
 8002efc:	f507 7241 	add.w	r2, r7, #772	@ 0x304
 8002f00:	611a      	str	r2, [r3, #16]
 8002f02:	f507 736c 	add.w	r3, r7, #944	@ 0x3b0
 8002f06:	f5a3 7355 	sub.w	r3, r3, #852	@ 0x354
 8002f0a:	f507 7239 	add.w	r2, r7, #740	@ 0x2e4
 8002f0e:	615a      	str	r2, [r3, #20]
 8002f10:	f507 736c 	add.w	r3, r7, #944	@ 0x3b0
 8002f14:	f5a3 7355 	sub.w	r3, r3, #852	@ 0x354
 8002f18:	f507 72a8 	add.w	r2, r7, #336	@ 0x150
 8002f1c:	619a      	str	r2, [r3, #24]
				  .photo = &photo,
				  .enc = &enc,
  	  	  	  	  .gyro = &bno	   };

  float voltage_dif_list[2];
  TASK2 task2 = { .state = 0,
 8002f1e:	f507 736c 	add.w	r3, r7, #944	@ 0x3b0
 8002f22:	f5a3 736c 	sub.w	r3, r3, #944	@ 0x3b0
 8002f26:	4618      	mov	r0, r3
 8002f28:	2354      	movs	r3, #84	@ 0x54
 8002f2a:	461a      	mov	r2, r3
 8002f2c:	2100      	movs	r1, #0
 8002f2e:	f007 fadf 	bl	800a4f0 <memset>
 8002f32:	f507 736c 	add.w	r3, r7, #944	@ 0x3b0
 8002f36:	f5a3 736c 	sub.w	r3, r3, #944	@ 0x3b0
 8002f3a:	f507 7257 	add.w	r2, r7, #860	@ 0x35c
 8002f3e:	605a      	str	r2, [r3, #4]
 8002f40:	f507 736c 	add.w	r3, r7, #944	@ 0x3b0
 8002f44:	f5a3 736c 	sub.w	r3, r3, #944	@ 0x3b0
 8002f48:	f507 7253 	add.w	r2, r7, #844	@ 0x34c
 8002f4c:	609a      	str	r2, [r3, #8]
 8002f4e:	f507 736c 	add.w	r3, r7, #944	@ 0x3b0
 8002f52:	f5a3 736c 	sub.w	r3, r3, #944	@ 0x3b0
 8002f56:	f507 724b 	add.w	r2, r7, #812	@ 0x32c
 8002f5a:	60da      	str	r2, [r3, #12]
 8002f5c:	f507 736c 	add.w	r3, r7, #944	@ 0x3b0
 8002f60:	f5a3 736c 	sub.w	r3, r3, #944	@ 0x3b0
 8002f64:	f507 7241 	add.w	r2, r7, #772	@ 0x304
 8002f68:	611a      	str	r2, [r3, #16]
 8002f6a:	f507 736c 	add.w	r3, r7, #944	@ 0x3b0
 8002f6e:	f5a3 736c 	sub.w	r3, r3, #944	@ 0x3b0
 8002f72:	f507 7239 	add.w	r2, r7, #740	@ 0x2e4
 8002f76:	615a      	str	r2, [r3, #20]
 8002f78:	f507 736c 	add.w	r3, r7, #944	@ 0x3b0
 8002f7c:	f5a3 736c 	sub.w	r3, r3, #944	@ 0x3b0
 8002f80:	f507 72a8 	add.w	r2, r7, #336	@ 0x150
 8002f84:	619a      	str	r2, [r3, #24]
 8002f86:	f507 736c 	add.w	r3, r7, #944	@ 0x3b0
 8002f8a:	f5a3 736c 	sub.w	r3, r3, #944	@ 0x3b0
 8002f8e:	f107 0284 	add.w	r2, r7, #132	@ 0x84
 8002f92:	61da      	str	r2, [r3, #28]
 8002f94:	f507 736c 	add.w	r3, r7, #944	@ 0x3b0
 8002f98:	f5a3 736c 	sub.w	r3, r3, #944	@ 0x3b0
 8002f9c:	2201      	movs	r2, #1
 8002f9e:	f883 2020 	strb.w	r2, [r3, #32]
 8002fa2:	f507 736c 	add.w	r3, r7, #944	@ 0x3b0
 8002fa6:	f5a3 736c 	sub.w	r3, r3, #944	@ 0x3b0
 8002faa:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8002fae:	625a      	str	r2, [r3, #36]	@ 0x24
 8002fb0:	f507 736c 	add.w	r3, r7, #944	@ 0x3b0
 8002fb4:	f5a3 736c 	sub.w	r3, r3, #944	@ 0x3b0
 8002fb8:	f107 0254 	add.w	r2, r7, #84	@ 0x54
 8002fbc:	649a      	str	r2, [r3, #72]	@ 0x48

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  prev_time = HAL_GetTick();
 8002fbe:	f002 fcbb 	bl	8005938 <HAL_GetTick>
 8002fc2:	4603      	mov	r3, r0
 8002fc4:	f8c7 32e0 	str.w	r3, [r7, #736]	@ 0x2e0
  while (1)
  {
	  if (!manual_control){
 8002fc8:	f897 33af 	ldrb.w	r3, [r7, #943]	@ 0x3af
 8002fcc:	2b00      	cmp	r3, #0
 8002fce:	d119      	bne.n	8003004 <main+0x444>
		  // FSM
		  main_task1(&task1, &intertask_vars);
 8002fd0:	f107 0278 	add.w	r2, r7, #120	@ 0x78
 8002fd4:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8002fd8:	4611      	mov	r1, r2
 8002fda:	4618      	mov	r0, r3
 8002fdc:	f001 fb6e 	bl	80046bc <main_task1>
		  main_task2(&task2, &intertask_vars);
 8002fe0:	f107 0278 	add.w	r2, r7, #120	@ 0x78
 8002fe4:	463b      	mov	r3, r7
 8002fe6:	4611      	mov	r1, r2
 8002fe8:	4618      	mov	r0, r3
 8002fea:	f001 fc27 	bl	800483c <main_task2>
		  // Wait 10ms before running again
		  HAL_Delay(10);
 8002fee:	200a      	movs	r0, #10
 8002ff0:	f002 fcae 	bl	8005950 <HAL_Delay>
 8002ff4:	e7e8      	b.n	8002fc8 <main+0x408>
 8002ff6:	bf00      	nop
 8002ff8:	0800d7b8 	.word	0x0800d7b8
 8002ffc:	20000248 	.word	0x20000248
 8003000:	0800d974 	.word	0x0800d974
	  }
	  else if (manual_control){
 8003004:	f897 33af 	ldrb.w	r3, [r7, #943]	@ 0x3af
 8003008:	2b00      	cmp	r3, #0
 800300a:	d0dd      	beq.n	8002fc8 <main+0x408>
		  // Testing Motor
		  int32_t duty_count = pulse_to_PWM(&rad);
 800300c:	f507 734b 	add.w	r3, r7, #812	@ 0x32c
 8003010:	4618      	mov	r0, r3
 8003012:	f000 fd53 	bl	8003abc <pulse_to_PWM>
 8003016:	f8c7 039c 	str.w	r0, [r7, #924]	@ 0x39c
		  set_PWM(&mot, 1, duty_count);
 800301a:	f507 7357 	add.w	r3, r7, #860	@ 0x35c
 800301e:	f8d7 239c 	ldr.w	r2, [r7, #924]	@ 0x39c
 8003022:	2101      	movs	r1, #1
 8003024:	4618      	mov	r0, r3
 8003026:	f000 fe09 	bl	8003c3c <set_PWM>

		  // Testing Servo
		  servo_set_position(&servo, servo_angle);
 800302a:	f507 7353 	add.w	r3, r7, #844	@ 0x34c
 800302e:	ed97 0ae9 	vldr	s0, [r7, #932]	@ 0x3a4
 8003032:	4618      	mov	r0, r3
 8003034:	f001 f808 	bl	8004048 <servo_set_position>
		  CCR = servo.current_CCR;
 8003038:	f8d7 3354 	ldr.w	r3, [r7, #852]	@ 0x354
 800303c:	f8c7 3398 	str.w	r3, [r7, #920]	@ 0x398
		  servo_current_position = servo_get_position(&servo);
 8003040:	f507 7353 	add.w	r3, r7, #844	@ 0x34c
 8003044:	4618      	mov	r0, r3
 8003046:	f000 ffcb 	bl	8003fe0 <servo_get_position>
 800304a:	ed87 0ae5 	vstr	s0, [r7, #916]	@ 0x394

		  // Testing Radio Receiver
		  if (rad_edge_flag){
 800304e:	4be4      	ldr	r3, [pc, #912]	@ (80033e0 <main+0x820>)
 8003050:	781b      	ldrb	r3, [r3, #0]
 8003052:	2b00      	cmp	r3, #0
 8003054:	d008      	beq.n	8003068 <main+0x4a8>
			  read_pulse(&rad, &htim_cb);
 8003056:	f507 734b 	add.w	r3, r7, #812	@ 0x32c
 800305a:	49e2      	ldr	r1, [pc, #904]	@ (80033e4 <main+0x824>)
 800305c:	4618      	mov	r0, r3
 800305e:	f000 ff80 	bl	8003f62 <read_pulse>
			  rad_edge_flag = 0;
 8003062:	4bdf      	ldr	r3, [pc, #892]	@ (80033e0 <main+0x820>)
 8003064:	2200      	movs	r2, #0
 8003066:	701a      	strb	r2, [r3, #0]
		  }

		  // Testing Photoresistor ADC values

		  uint32_t photo1 = get_photo_value(&photo, 1);
 8003068:	f507 7341 	add.w	r3, r7, #772	@ 0x304
 800306c:	2101      	movs	r1, #1
 800306e:	4618      	mov	r0, r3
 8003070:	f000 feb7 	bl	8003de2 <get_photo_value>
 8003074:	f8c7 0390 	str.w	r0, [r7, #912]	@ 0x390
		  uint32_t photo2 = get_photo_value(&photo, 2);
 8003078:	f507 7341 	add.w	r3, r7, #772	@ 0x304
 800307c:	2102      	movs	r1, #2
 800307e:	4618      	mov	r0, r3
 8003080:	f000 feaf 	bl	8003de2 <get_photo_value>
 8003084:	f8c7 038c 	str.w	r0, [r7, #908]	@ 0x38c
		  uint32_t photo3 = get_photo_value(&photo, 3);
 8003088:	f507 7341 	add.w	r3, r7, #772	@ 0x304
 800308c:	2103      	movs	r1, #3
 800308e:	4618      	mov	r0, r3
 8003090:	f000 fea7 	bl	8003de2 <get_photo_value>
 8003094:	f8c7 0388 	str.w	r0, [r7, #904]	@ 0x388
		  uint32_t photo4 = get_photo_value(&photo, 4);
 8003098:	f507 7341 	add.w	r3, r7, #772	@ 0x304
 800309c:	2104      	movs	r1, #4
 800309e:	4618      	mov	r0, r3
 80030a0:	f000 fe9f 	bl	8003de2 <get_photo_value>
 80030a4:	f8c7 0384 	str.w	r0, [r7, #900]	@ 0x384
		  uint32_t photo_dif12 = get_photo_diff(&photo,1,2);
 80030a8:	f507 7341 	add.w	r3, r7, #772	@ 0x304
 80030ac:	2202      	movs	r2, #2
 80030ae:	2101      	movs	r1, #1
 80030b0:	4618      	mov	r0, r3
 80030b2:	f000 feda 	bl	8003e6a <get_photo_diff>
 80030b6:	f8c7 0380 	str.w	r0, [r7, #896]	@ 0x380

		  // Testing Encoder Outputs
		  count = read_count(&enc);
 80030ba:	f507 7339 	add.w	r3, r7, #740	@ 0x2e4
 80030be:	4618      	mov	r0, r3
 80030c0:	f7ff fd0a 	bl	8002ad8 <read_count>
 80030c4:	f8c7 037c 	str.w	r0, [r7, #892]	@ 0x37c

		  // Testing I2C Gyroscope
		  bno055_euler(&bno, &euler);
 80030c8:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 80030cc:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 80030d0:	4611      	mov	r1, r2
 80030d2:	4618      	mov	r0, r3
 80030d4:	f7fe ff10 	bl	8001ef8 <bno055_euler>
		  gyro_angle_x = euler.yaw;
 80030d8:	f507 736c 	add.w	r3, r7, #944	@ 0x3b0
 80030dc:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 80030e0:	689a      	ldr	r2, [r3, #8]
 80030e2:	f507 736c 	add.w	r3, r7, #944	@ 0x3b0
 80030e6:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 80030ea:	601a      	str	r2, [r3, #0]
		  gyro_angle_y = euler.pitch;
 80030ec:	f507 736c 	add.w	r3, r7, #944	@ 0x3b0
 80030f0:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 80030f4:	685a      	ldr	r2, [r3, #4]
 80030f6:	f507 736c 	add.w	r3, r7, #944	@ 0x3b0
 80030fa:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 80030fe:	601a      	str	r2, [r3, #0]
		  gyro_angle_z = euler.roll;
 8003100:	f507 736c 	add.w	r3, r7, #944	@ 0x3b0
 8003104:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 8003108:	681a      	ldr	r2, [r3, #0]
 800310a:	f507 736c 	add.w	r3, r7, #944	@ 0x3b0
 800310e:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8003112:	601a      	str	r2, [r3, #0]

		  //Printing out values through UART at set times
		  curr_time = HAL_GetTick();
 8003114:	f002 fc10 	bl	8005938 <HAL_GetTick>
 8003118:	4603      	mov	r3, r0
 800311a:	f8c7 32dc 	str.w	r3, [r7, #732]	@ 0x2dc
		  if (curr_time - prev_time >= 1000){
 800311e:	f8d7 22dc 	ldr.w	r2, [r7, #732]	@ 0x2dc
 8003122:	f8d7 32e0 	ldr.w	r3, [r7, #736]	@ 0x2e0
 8003126:	1ad3      	subs	r3, r2, r3
 8003128:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800312c:	f4ff af4c 	bcc.w	8002fc8 <main+0x408>
			  sprintf(my_message,"Photoresistor 1 voltage: %ld (V) (or %ld).\r\n", (uint32_t) (photo1*3.3/4095), photo1);
 8003130:	f8d7 0390 	ldr.w	r0, [r7, #912]	@ 0x390
 8003134:	f7fd f9ee 	bl	8000514 <__aeabi_ui2d>
 8003138:	a3a5      	add	r3, pc, #660	@ (adr r3, 80033d0 <main+0x810>)
 800313a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800313e:	f7fd fa63 	bl	8000608 <__aeabi_dmul>
 8003142:	4602      	mov	r2, r0
 8003144:	460b      	mov	r3, r1
 8003146:	4610      	mov	r0, r2
 8003148:	4619      	mov	r1, r3
 800314a:	a3a3      	add	r3, pc, #652	@ (adr r3, 80033d8 <main+0x818>)
 800314c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003150:	f7fd fb84 	bl	800085c <__aeabi_ddiv>
 8003154:	4602      	mov	r2, r0
 8003156:	460b      	mov	r3, r1
 8003158:	4610      	mov	r0, r2
 800315a:	4619      	mov	r1, r3
 800315c:	f7fd fd2c 	bl	8000bb8 <__aeabi_d2uiz>
 8003160:	4602      	mov	r2, r0
 8003162:	f507 7005 	add.w	r0, r7, #532	@ 0x214
 8003166:	f8d7 3390 	ldr.w	r3, [r7, #912]	@ 0x390
 800316a:	499f      	ldr	r1, [pc, #636]	@ (80033e8 <main+0x828>)
 800316c:	f007 f9a0 	bl	800a4b0 <siprintf>
			  HAL_UART_Transmit(&huart2, (uint8_t*) my_message, strlen(my_message), 100);
 8003170:	f507 7305 	add.w	r3, r7, #532	@ 0x214
 8003174:	4618      	mov	r0, r3
 8003176:	f7fd f833 	bl	80001e0 <strlen>
 800317a:	4603      	mov	r3, r0
 800317c:	b29a      	uxth	r2, r3
 800317e:	f507 7105 	add.w	r1, r7, #532	@ 0x214
 8003182:	2364      	movs	r3, #100	@ 0x64
 8003184:	4899      	ldr	r0, [pc, #612]	@ (80033ec <main+0x82c>)
 8003186:	f006 fdd7 	bl	8009d38 <HAL_UART_Transmit>
			  sprintf(my_message,"Photoresistor 2 voltage: %ld (V) (or %ld).\r\n", (uint32_t) (photo2*3.3/4095), photo2);
 800318a:	f8d7 038c 	ldr.w	r0, [r7, #908]	@ 0x38c
 800318e:	f7fd f9c1 	bl	8000514 <__aeabi_ui2d>
 8003192:	a38f      	add	r3, pc, #572	@ (adr r3, 80033d0 <main+0x810>)
 8003194:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003198:	f7fd fa36 	bl	8000608 <__aeabi_dmul>
 800319c:	4602      	mov	r2, r0
 800319e:	460b      	mov	r3, r1
 80031a0:	4610      	mov	r0, r2
 80031a2:	4619      	mov	r1, r3
 80031a4:	a38c      	add	r3, pc, #560	@ (adr r3, 80033d8 <main+0x818>)
 80031a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80031aa:	f7fd fb57 	bl	800085c <__aeabi_ddiv>
 80031ae:	4602      	mov	r2, r0
 80031b0:	460b      	mov	r3, r1
 80031b2:	4610      	mov	r0, r2
 80031b4:	4619      	mov	r1, r3
 80031b6:	f7fd fcff 	bl	8000bb8 <__aeabi_d2uiz>
 80031ba:	4602      	mov	r2, r0
 80031bc:	f507 7005 	add.w	r0, r7, #532	@ 0x214
 80031c0:	f8d7 338c 	ldr.w	r3, [r7, #908]	@ 0x38c
 80031c4:	498a      	ldr	r1, [pc, #552]	@ (80033f0 <main+0x830>)
 80031c6:	f007 f973 	bl	800a4b0 <siprintf>
			  HAL_UART_Transmit(&huart2, (uint8_t*) my_message, strlen(my_message), 100);
 80031ca:	f507 7305 	add.w	r3, r7, #532	@ 0x214
 80031ce:	4618      	mov	r0, r3
 80031d0:	f7fd f806 	bl	80001e0 <strlen>
 80031d4:	4603      	mov	r3, r0
 80031d6:	b29a      	uxth	r2, r3
 80031d8:	f507 7105 	add.w	r1, r7, #532	@ 0x214
 80031dc:	2364      	movs	r3, #100	@ 0x64
 80031de:	4883      	ldr	r0, [pc, #524]	@ (80033ec <main+0x82c>)
 80031e0:	f006 fdaa 	bl	8009d38 <HAL_UART_Transmit>
			  sprintf(my_message,"Photoresistor 3 voltage: %ld (V) (or %ld).\r\n", (uint32_t) (photo3*3.3/4095), photo3);
 80031e4:	f8d7 0388 	ldr.w	r0, [r7, #904]	@ 0x388
 80031e8:	f7fd f994 	bl	8000514 <__aeabi_ui2d>
 80031ec:	a378      	add	r3, pc, #480	@ (adr r3, 80033d0 <main+0x810>)
 80031ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80031f2:	f7fd fa09 	bl	8000608 <__aeabi_dmul>
 80031f6:	4602      	mov	r2, r0
 80031f8:	460b      	mov	r3, r1
 80031fa:	4610      	mov	r0, r2
 80031fc:	4619      	mov	r1, r3
 80031fe:	a376      	add	r3, pc, #472	@ (adr r3, 80033d8 <main+0x818>)
 8003200:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003204:	f7fd fb2a 	bl	800085c <__aeabi_ddiv>
 8003208:	4602      	mov	r2, r0
 800320a:	460b      	mov	r3, r1
 800320c:	4610      	mov	r0, r2
 800320e:	4619      	mov	r1, r3
 8003210:	f7fd fcd2 	bl	8000bb8 <__aeabi_d2uiz>
 8003214:	4602      	mov	r2, r0
 8003216:	f507 7005 	add.w	r0, r7, #532	@ 0x214
 800321a:	f8d7 3388 	ldr.w	r3, [r7, #904]	@ 0x388
 800321e:	4975      	ldr	r1, [pc, #468]	@ (80033f4 <main+0x834>)
 8003220:	f007 f946 	bl	800a4b0 <siprintf>
			  HAL_UART_Transmit(&huart2, (uint8_t*) my_message, strlen(my_message), 100);
 8003224:	f507 7305 	add.w	r3, r7, #532	@ 0x214
 8003228:	4618      	mov	r0, r3
 800322a:	f7fc ffd9 	bl	80001e0 <strlen>
 800322e:	4603      	mov	r3, r0
 8003230:	b29a      	uxth	r2, r3
 8003232:	f507 7105 	add.w	r1, r7, #532	@ 0x214
 8003236:	2364      	movs	r3, #100	@ 0x64
 8003238:	486c      	ldr	r0, [pc, #432]	@ (80033ec <main+0x82c>)
 800323a:	f006 fd7d 	bl	8009d38 <HAL_UART_Transmit>
			  sprintf(my_message,"Photoresistor 4 voltage: %ld (V) (or %ld).\r\n", (uint32_t) (photo4*3.3/4095), photo4);
 800323e:	f8d7 0384 	ldr.w	r0, [r7, #900]	@ 0x384
 8003242:	f7fd f967 	bl	8000514 <__aeabi_ui2d>
 8003246:	a362      	add	r3, pc, #392	@ (adr r3, 80033d0 <main+0x810>)
 8003248:	e9d3 2300 	ldrd	r2, r3, [r3]
 800324c:	f7fd f9dc 	bl	8000608 <__aeabi_dmul>
 8003250:	4602      	mov	r2, r0
 8003252:	460b      	mov	r3, r1
 8003254:	4610      	mov	r0, r2
 8003256:	4619      	mov	r1, r3
 8003258:	a35f      	add	r3, pc, #380	@ (adr r3, 80033d8 <main+0x818>)
 800325a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800325e:	f7fd fafd 	bl	800085c <__aeabi_ddiv>
 8003262:	4602      	mov	r2, r0
 8003264:	460b      	mov	r3, r1
 8003266:	4610      	mov	r0, r2
 8003268:	4619      	mov	r1, r3
 800326a:	f7fd fca5 	bl	8000bb8 <__aeabi_d2uiz>
 800326e:	4602      	mov	r2, r0
 8003270:	f507 7005 	add.w	r0, r7, #532	@ 0x214
 8003274:	f8d7 3384 	ldr.w	r3, [r7, #900]	@ 0x384
 8003278:	495f      	ldr	r1, [pc, #380]	@ (80033f8 <main+0x838>)
 800327a:	f007 f919 	bl	800a4b0 <siprintf>
			  HAL_UART_Transmit(&huart2, (uint8_t*) my_message, strlen(my_message), 100);
 800327e:	f507 7305 	add.w	r3, r7, #532	@ 0x214
 8003282:	4618      	mov	r0, r3
 8003284:	f7fc ffac 	bl	80001e0 <strlen>
 8003288:	4603      	mov	r3, r0
 800328a:	b29a      	uxth	r2, r3
 800328c:	f507 7105 	add.w	r1, r7, #532	@ 0x214
 8003290:	2364      	movs	r3, #100	@ 0x64
 8003292:	4856      	ldr	r0, [pc, #344]	@ (80033ec <main+0x82c>)
 8003294:	f006 fd50 	bl	8009d38 <HAL_UART_Transmit>

			  sprintf(my_message,"Photoresistor 1-2 voltage: %ld (V) (or %ld).\r\n", (uint32_t) (photo_dif12*3.3/4095), photo_dif12);
 8003298:	f8d7 0380 	ldr.w	r0, [r7, #896]	@ 0x380
 800329c:	f7fd f93a 	bl	8000514 <__aeabi_ui2d>
 80032a0:	a34b      	add	r3, pc, #300	@ (adr r3, 80033d0 <main+0x810>)
 80032a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80032a6:	f7fd f9af 	bl	8000608 <__aeabi_dmul>
 80032aa:	4602      	mov	r2, r0
 80032ac:	460b      	mov	r3, r1
 80032ae:	4610      	mov	r0, r2
 80032b0:	4619      	mov	r1, r3
 80032b2:	a349      	add	r3, pc, #292	@ (adr r3, 80033d8 <main+0x818>)
 80032b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80032b8:	f7fd fad0 	bl	800085c <__aeabi_ddiv>
 80032bc:	4602      	mov	r2, r0
 80032be:	460b      	mov	r3, r1
 80032c0:	4610      	mov	r0, r2
 80032c2:	4619      	mov	r1, r3
 80032c4:	f7fd fc78 	bl	8000bb8 <__aeabi_d2uiz>
 80032c8:	4602      	mov	r2, r0
 80032ca:	f507 7005 	add.w	r0, r7, #532	@ 0x214
 80032ce:	f8d7 3380 	ldr.w	r3, [r7, #896]	@ 0x380
 80032d2:	494a      	ldr	r1, [pc, #296]	@ (80033fc <main+0x83c>)
 80032d4:	f007 f8ec 	bl	800a4b0 <siprintf>
			  HAL_UART_Transmit(&huart2, (uint8_t*) my_message, strlen(my_message), 100);
 80032d8:	f507 7305 	add.w	r3, r7, #532	@ 0x214
 80032dc:	4618      	mov	r0, r3
 80032de:	f7fc ff7f 	bl	80001e0 <strlen>
 80032e2:	4603      	mov	r3, r0
 80032e4:	b29a      	uxth	r2, r3
 80032e6:	f507 7105 	add.w	r1, r7, #532	@ 0x214
 80032ea:	2364      	movs	r3, #100	@ 0x64
 80032ec:	483f      	ldr	r0, [pc, #252]	@ (80033ec <main+0x82c>)
 80032ee:	f006 fd23 	bl	8009d38 <HAL_UART_Transmit>


			  sprintf(my_message,"Encoder position is: %ld.\r\n", count);
 80032f2:	f507 7305 	add.w	r3, r7, #532	@ 0x214
 80032f6:	f8d7 237c 	ldr.w	r2, [r7, #892]	@ 0x37c
 80032fa:	4941      	ldr	r1, [pc, #260]	@ (8003400 <main+0x840>)
 80032fc:	4618      	mov	r0, r3
 80032fe:	f007 f8d7 	bl	800a4b0 <siprintf>
			  HAL_UART_Transmit(&huart2, (uint8_t*) my_message, strlen(my_message), 100);
 8003302:	f507 7305 	add.w	r3, r7, #532	@ 0x214
 8003306:	4618      	mov	r0, r3
 8003308:	f7fc ff6a 	bl	80001e0 <strlen>
 800330c:	4603      	mov	r3, r0
 800330e:	b29a      	uxth	r2, r3
 8003310:	f507 7105 	add.w	r1, r7, #532	@ 0x214
 8003314:	2364      	movs	r3, #100	@ 0x64
 8003316:	4835      	ldr	r0, [pc, #212]	@ (80033ec <main+0x82c>)
 8003318:	f006 fd0e 	bl	8009d38 <HAL_UART_Transmit>

			  sprintf(my_message,"Gyro X is: %d.\r\n", (int32_t)gyro_angle_x);
 800331c:	f507 736c 	add.w	r3, r7, #944	@ 0x3b0
 8003320:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8003324:	edd3 7a00 	vldr	s15, [r3]
 8003328:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800332c:	f507 7305 	add.w	r3, r7, #532	@ 0x214
 8003330:	ee17 2a90 	vmov	r2, s15
 8003334:	4933      	ldr	r1, [pc, #204]	@ (8003404 <main+0x844>)
 8003336:	4618      	mov	r0, r3
 8003338:	f007 f8ba 	bl	800a4b0 <siprintf>
			  HAL_UART_Transmit(&huart2, (uint8_t*) my_message, strlen(my_message), 100);
 800333c:	f507 7305 	add.w	r3, r7, #532	@ 0x214
 8003340:	4618      	mov	r0, r3
 8003342:	f7fc ff4d 	bl	80001e0 <strlen>
 8003346:	4603      	mov	r3, r0
 8003348:	b29a      	uxth	r2, r3
 800334a:	f507 7105 	add.w	r1, r7, #532	@ 0x214
 800334e:	2364      	movs	r3, #100	@ 0x64
 8003350:	4826      	ldr	r0, [pc, #152]	@ (80033ec <main+0x82c>)
 8003352:	f006 fcf1 	bl	8009d38 <HAL_UART_Transmit>
			  sprintf(my_message,"Gyro Y is: %d.\r\n", (int32_t)gyro_angle_y);
 8003356:	f507 736c 	add.w	r3, r7, #944	@ 0x3b0
 800335a:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 800335e:	edd3 7a00 	vldr	s15, [r3]
 8003362:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003366:	f507 7305 	add.w	r3, r7, #532	@ 0x214
 800336a:	ee17 2a90 	vmov	r2, s15
 800336e:	4926      	ldr	r1, [pc, #152]	@ (8003408 <main+0x848>)
 8003370:	4618      	mov	r0, r3
 8003372:	f007 f89d 	bl	800a4b0 <siprintf>
			  HAL_UART_Transmit(&huart2, (uint8_t*) my_message, strlen(my_message), 100);
 8003376:	f507 7305 	add.w	r3, r7, #532	@ 0x214
 800337a:	4618      	mov	r0, r3
 800337c:	f7fc ff30 	bl	80001e0 <strlen>
 8003380:	4603      	mov	r3, r0
 8003382:	b29a      	uxth	r2, r3
 8003384:	f507 7105 	add.w	r1, r7, #532	@ 0x214
 8003388:	2364      	movs	r3, #100	@ 0x64
 800338a:	4818      	ldr	r0, [pc, #96]	@ (80033ec <main+0x82c>)
 800338c:	f006 fcd4 	bl	8009d38 <HAL_UART_Transmit>
			  sprintf(my_message,"Gyro Z is: %d.\r\n", (int32_t)gyro_angle_z);
 8003390:	f507 736c 	add.w	r3, r7, #944	@ 0x3b0
 8003394:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8003398:	edd3 7a00 	vldr	s15, [r3]
 800339c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80033a0:	f507 7305 	add.w	r3, r7, #532	@ 0x214
 80033a4:	ee17 2a90 	vmov	r2, s15
 80033a8:	4918      	ldr	r1, [pc, #96]	@ (800340c <main+0x84c>)
 80033aa:	4618      	mov	r0, r3
 80033ac:	f007 f880 	bl	800a4b0 <siprintf>
			  HAL_UART_Transmit(&huart2, (uint8_t*) my_message, strlen(my_message), 100);
 80033b0:	f507 7305 	add.w	r3, r7, #532	@ 0x214
 80033b4:	4618      	mov	r0, r3
 80033b6:	f7fc ff13 	bl	80001e0 <strlen>
 80033ba:	4603      	mov	r3, r0
 80033bc:	b29a      	uxth	r2, r3
 80033be:	f507 7105 	add.w	r1, r7, #532	@ 0x214
 80033c2:	2364      	movs	r3, #100	@ 0x64
 80033c4:	4809      	ldr	r0, [pc, #36]	@ (80033ec <main+0x82c>)
 80033c6:	f006 fcb7 	bl	8009d38 <HAL_UART_Transmit>

			  sprintf(my_message,"\r\n");
 80033ca:	f507 7305 	add.w	r3, r7, #532	@ 0x214
 80033ce:	e01f      	b.n	8003410 <main+0x850>
 80033d0:	66666666 	.word	0x66666666
 80033d4:	400a6666 	.word	0x400a6666
 80033d8:	00000000 	.word	0x00000000
 80033dc:	40affe00 	.word	0x40affe00
 80033e0:	200002d8 	.word	0x200002d8
 80033e4:	20000290 	.word	0x20000290
 80033e8:	0800d7d8 	.word	0x0800d7d8
 80033ec:	20000248 	.word	0x20000248
 80033f0:	0800d808 	.word	0x0800d808
 80033f4:	0800d838 	.word	0x0800d838
 80033f8:	0800d868 	.word	0x0800d868
 80033fc:	0800d898 	.word	0x0800d898
 8003400:	0800d8c8 	.word	0x0800d8c8
 8003404:	0800d8e4 	.word	0x0800d8e4
 8003408:	0800d8f8 	.word	0x0800d8f8
 800340c:	0800d90c 	.word	0x0800d90c
 8003410:	490a      	ldr	r1, [pc, #40]	@ (800343c <main+0x87c>)
 8003412:	4618      	mov	r0, r3
 8003414:	f007 f84c 	bl	800a4b0 <siprintf>
			  HAL_UART_Transmit(&huart2, (uint8_t*) my_message, strlen(my_message), 10);
 8003418:	f507 7305 	add.w	r3, r7, #532	@ 0x214
 800341c:	4618      	mov	r0, r3
 800341e:	f7fc fedf 	bl	80001e0 <strlen>
 8003422:	4603      	mov	r3, r0
 8003424:	b29a      	uxth	r2, r3
 8003426:	f507 7105 	add.w	r1, r7, #532	@ 0x214
 800342a:	230a      	movs	r3, #10
 800342c:	4804      	ldr	r0, [pc, #16]	@ (8003440 <main+0x880>)
 800342e:	f006 fc83 	bl	8009d38 <HAL_UART_Transmit>

			  prev_time = curr_time;
 8003432:	f8d7 32dc 	ldr.w	r3, [r7, #732]	@ 0x2dc
 8003436:	f8c7 32e0 	str.w	r3, [r7, #736]	@ 0x2e0
	  if (!manual_control){
 800343a:	e5c5      	b.n	8002fc8 <main+0x408>
 800343c:	0800d920 	.word	0x0800d920
 8003440:	20000248 	.word	0x20000248

08003444 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8003444:	b580      	push	{r7, lr}
 8003446:	b094      	sub	sp, #80	@ 0x50
 8003448:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800344a:	f107 0320 	add.w	r3, r7, #32
 800344e:	2230      	movs	r2, #48	@ 0x30
 8003450:	2100      	movs	r1, #0
 8003452:	4618      	mov	r0, r3
 8003454:	f007 f84c 	bl	800a4f0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8003458:	f107 030c 	add.w	r3, r7, #12
 800345c:	2200      	movs	r2, #0
 800345e:	601a      	str	r2, [r3, #0]
 8003460:	605a      	str	r2, [r3, #4]
 8003462:	609a      	str	r2, [r3, #8]
 8003464:	60da      	str	r2, [r3, #12]
 8003466:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8003468:	2300      	movs	r3, #0
 800346a:	60bb      	str	r3, [r7, #8]
 800346c:	4b27      	ldr	r3, [pc, #156]	@ (800350c <SystemClock_Config+0xc8>)
 800346e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003470:	4a26      	ldr	r2, [pc, #152]	@ (800350c <SystemClock_Config+0xc8>)
 8003472:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003476:	6413      	str	r3, [r2, #64]	@ 0x40
 8003478:	4b24      	ldr	r3, [pc, #144]	@ (800350c <SystemClock_Config+0xc8>)
 800347a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800347c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003480:	60bb      	str	r3, [r7, #8]
 8003482:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8003484:	2300      	movs	r3, #0
 8003486:	607b      	str	r3, [r7, #4]
 8003488:	4b21      	ldr	r3, [pc, #132]	@ (8003510 <SystemClock_Config+0xcc>)
 800348a:	681b      	ldr	r3, [r3, #0]
 800348c:	4a20      	ldr	r2, [pc, #128]	@ (8003510 <SystemClock_Config+0xcc>)
 800348e:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8003492:	6013      	str	r3, [r2, #0]
 8003494:	4b1e      	ldr	r3, [pc, #120]	@ (8003510 <SystemClock_Config+0xcc>)
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800349c:	607b      	str	r3, [r7, #4]
 800349e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80034a0:	2301      	movs	r3, #1
 80034a2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80034a4:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80034a8:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80034aa:	2302      	movs	r3, #2
 80034ac:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80034ae:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80034b2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 80034b4:	2304      	movs	r3, #4
 80034b6:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 96;
 80034b8:	2360      	movs	r3, #96	@ 0x60
 80034ba:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80034bc:	2302      	movs	r3, #2
 80034be:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80034c0:	2304      	movs	r3, #4
 80034c2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80034c4:	f107 0320 	add.w	r3, r7, #32
 80034c8:	4618      	mov	r0, r3
 80034ca:	f004 fa77 	bl	80079bc <HAL_RCC_OscConfig>
 80034ce:	4603      	mov	r3, r0
 80034d0:	2b00      	cmp	r3, #0
 80034d2:	d001      	beq.n	80034d8 <SystemClock_Config+0x94>
  {
    Error_Handler();
 80034d4:	f000 fb60 	bl	8003b98 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80034d8:	230f      	movs	r3, #15
 80034da:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80034dc:	2302      	movs	r3, #2
 80034de:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80034e0:	2300      	movs	r3, #0
 80034e2:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80034e4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80034e8:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80034ea:	2300      	movs	r3, #0
 80034ec:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 80034ee:	f107 030c 	add.w	r3, r7, #12
 80034f2:	2103      	movs	r1, #3
 80034f4:	4618      	mov	r0, r3
 80034f6:	f004 fcd9 	bl	8007eac <HAL_RCC_ClockConfig>
 80034fa:	4603      	mov	r3, r0
 80034fc:	2b00      	cmp	r3, #0
 80034fe:	d001      	beq.n	8003504 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8003500:	f000 fb4a 	bl	8003b98 <Error_Handler>
  }
}
 8003504:	bf00      	nop
 8003506:	3750      	adds	r7, #80	@ 0x50
 8003508:	46bd      	mov	sp, r7
 800350a:	bd80      	pop	{r7, pc}
 800350c:	40023800 	.word	0x40023800
 8003510:	40007000 	.word	0x40007000

08003514 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8003514:	b580      	push	{r7, lr}
 8003516:	b084      	sub	sp, #16
 8003518:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800351a:	463b      	mov	r3, r7
 800351c:	2200      	movs	r2, #0
 800351e:	601a      	str	r2, [r3, #0]
 8003520:	605a      	str	r2, [r3, #4]
 8003522:	609a      	str	r2, [r3, #8]
 8003524:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8003526:	4b19      	ldr	r3, [pc, #100]	@ (800358c <MX_ADC1_Init+0x78>)
 8003528:	4a19      	ldr	r2, [pc, #100]	@ (8003590 <MX_ADC1_Init+0x7c>)
 800352a:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 800352c:	4b17      	ldr	r3, [pc, #92]	@ (800358c <MX_ADC1_Init+0x78>)
 800352e:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8003532:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8003534:	4b15      	ldr	r3, [pc, #84]	@ (800358c <MX_ADC1_Init+0x78>)
 8003536:	2200      	movs	r2, #0
 8003538:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 800353a:	4b14      	ldr	r3, [pc, #80]	@ (800358c <MX_ADC1_Init+0x78>)
 800353c:	2201      	movs	r2, #1
 800353e:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8003540:	4b12      	ldr	r3, [pc, #72]	@ (800358c <MX_ADC1_Init+0x78>)
 8003542:	2201      	movs	r2, #1
 8003544:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8003546:	4b11      	ldr	r3, [pc, #68]	@ (800358c <MX_ADC1_Init+0x78>)
 8003548:	2200      	movs	r2, #0
 800354a:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800354e:	4b0f      	ldr	r3, [pc, #60]	@ (800358c <MX_ADC1_Init+0x78>)
 8003550:	2200      	movs	r2, #0
 8003552:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8003554:	4b0d      	ldr	r3, [pc, #52]	@ (800358c <MX_ADC1_Init+0x78>)
 8003556:	4a0f      	ldr	r2, [pc, #60]	@ (8003594 <MX_ADC1_Init+0x80>)
 8003558:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800355a:	4b0c      	ldr	r3, [pc, #48]	@ (800358c <MX_ADC1_Init+0x78>)
 800355c:	2200      	movs	r2, #0
 800355e:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 4;
 8003560:	4b0a      	ldr	r3, [pc, #40]	@ (800358c <MX_ADC1_Init+0x78>)
 8003562:	2204      	movs	r2, #4
 8003564:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8003566:	4b09      	ldr	r3, [pc, #36]	@ (800358c <MX_ADC1_Init+0x78>)
 8003568:	2200      	movs	r2, #0
 800356a:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800356e:	4b07      	ldr	r3, [pc, #28]	@ (800358c <MX_ADC1_Init+0x78>)
 8003570:	2201      	movs	r2, #1
 8003572:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8003574:	4805      	ldr	r0, [pc, #20]	@ (800358c <MX_ADC1_Init+0x78>)
 8003576:	f002 fa0f 	bl	8005998 <HAL_ADC_Init>
 800357a:	4603      	mov	r3, r0
 800357c:	2b00      	cmp	r3, #0
 800357e:	d001      	beq.n	8003584 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8003580:	f000 fb0a 	bl	8003b98 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8003584:	bf00      	nop
 8003586:	3710      	adds	r7, #16
 8003588:	46bd      	mov	sp, r7
 800358a:	bd80      	pop	{r7, pc}
 800358c:	2000008c 	.word	0x2000008c
 8003590:	40012000 	.word	0x40012000
 8003594:	0f000001 	.word	0x0f000001

08003598 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8003598:	b580      	push	{r7, lr}
 800359a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800359c:	4b12      	ldr	r3, [pc, #72]	@ (80035e8 <MX_I2C1_Init+0x50>)
 800359e:	4a13      	ldr	r2, [pc, #76]	@ (80035ec <MX_I2C1_Init+0x54>)
 80035a0:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80035a2:	4b11      	ldr	r3, [pc, #68]	@ (80035e8 <MX_I2C1_Init+0x50>)
 80035a4:	4a12      	ldr	r2, [pc, #72]	@ (80035f0 <MX_I2C1_Init+0x58>)
 80035a6:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80035a8:	4b0f      	ldr	r3, [pc, #60]	@ (80035e8 <MX_I2C1_Init+0x50>)
 80035aa:	2200      	movs	r2, #0
 80035ac:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80035ae:	4b0e      	ldr	r3, [pc, #56]	@ (80035e8 <MX_I2C1_Init+0x50>)
 80035b0:	2200      	movs	r2, #0
 80035b2:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80035b4:	4b0c      	ldr	r3, [pc, #48]	@ (80035e8 <MX_I2C1_Init+0x50>)
 80035b6:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80035ba:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80035bc:	4b0a      	ldr	r3, [pc, #40]	@ (80035e8 <MX_I2C1_Init+0x50>)
 80035be:	2200      	movs	r2, #0
 80035c0:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80035c2:	4b09      	ldr	r3, [pc, #36]	@ (80035e8 <MX_I2C1_Init+0x50>)
 80035c4:	2200      	movs	r2, #0
 80035c6:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80035c8:	4b07      	ldr	r3, [pc, #28]	@ (80035e8 <MX_I2C1_Init+0x50>)
 80035ca:	2200      	movs	r2, #0
 80035cc:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80035ce:	4b06      	ldr	r3, [pc, #24]	@ (80035e8 <MX_I2C1_Init+0x50>)
 80035d0:	2200      	movs	r2, #0
 80035d2:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80035d4:	4804      	ldr	r0, [pc, #16]	@ (80035e8 <MX_I2C1_Init+0x50>)
 80035d6:	f003 f867 	bl	80066a8 <HAL_I2C_Init>
 80035da:	4603      	mov	r3, r0
 80035dc:	2b00      	cmp	r3, #0
 80035de:	d001      	beq.n	80035e4 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80035e0:	f000 fada 	bl	8003b98 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80035e4:	bf00      	nop
 80035e6:	bd80      	pop	{r7, pc}
 80035e8:	200000d4 	.word	0x200000d4
 80035ec:	40005400 	.word	0x40005400
 80035f0:	000186a0 	.word	0x000186a0

080035f4 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80035f4:	b580      	push	{r7, lr}
 80035f6:	b090      	sub	sp, #64	@ 0x40
 80035f8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80035fa:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80035fe:	2200      	movs	r2, #0
 8003600:	601a      	str	r2, [r3, #0]
 8003602:	605a      	str	r2, [r3, #4]
 8003604:	609a      	str	r2, [r3, #8]
 8003606:	60da      	str	r2, [r3, #12]
  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 8003608:	f107 031c 	add.w	r3, r7, #28
 800360c:	2200      	movs	r2, #0
 800360e:	601a      	str	r2, [r3, #0]
 8003610:	605a      	str	r2, [r3, #4]
 8003612:	609a      	str	r2, [r3, #8]
 8003614:	60da      	str	r2, [r3, #12]
 8003616:	611a      	str	r2, [r3, #16]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8003618:	f107 030c 	add.w	r3, r7, #12
 800361c:	2200      	movs	r2, #0
 800361e:	601a      	str	r2, [r3, #0]
 8003620:	605a      	str	r2, [r3, #4]
 8003622:	609a      	str	r2, [r3, #8]
 8003624:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003626:	1d3b      	adds	r3, r7, #4
 8003628:	2200      	movs	r2, #0
 800362a:	601a      	str	r2, [r3, #0]
 800362c:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800362e:	4b3f      	ldr	r3, [pc, #252]	@ (800372c <MX_TIM1_Init+0x138>)
 8003630:	4a3f      	ldr	r2, [pc, #252]	@ (8003730 <MX_TIM1_Init+0x13c>)
 8003632:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 95;
 8003634:	4b3d      	ldr	r3, [pc, #244]	@ (800372c <MX_TIM1_Init+0x138>)
 8003636:	225f      	movs	r2, #95	@ 0x5f
 8003638:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800363a:	4b3c      	ldr	r3, [pc, #240]	@ (800372c <MX_TIM1_Init+0x138>)
 800363c:	2200      	movs	r2, #0
 800363e:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8003640:	4b3a      	ldr	r3, [pc, #232]	@ (800372c <MX_TIM1_Init+0x138>)
 8003642:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8003646:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003648:	4b38      	ldr	r3, [pc, #224]	@ (800372c <MX_TIM1_Init+0x138>)
 800364a:	2200      	movs	r2, #0
 800364c:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800364e:	4b37      	ldr	r3, [pc, #220]	@ (800372c <MX_TIM1_Init+0x138>)
 8003650:	2200      	movs	r2, #0
 8003652:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003654:	4b35      	ldr	r3, [pc, #212]	@ (800372c <MX_TIM1_Init+0x138>)
 8003656:	2200      	movs	r2, #0
 8003658:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 800365a:	4834      	ldr	r0, [pc, #208]	@ (800372c <MX_TIM1_Init+0x138>)
 800365c:	f004 fe46 	bl	80082ec <HAL_TIM_Base_Init>
 8003660:	4603      	mov	r3, r0
 8003662:	2b00      	cmp	r3, #0
 8003664:	d001      	beq.n	800366a <MX_TIM1_Init+0x76>
  {
    Error_Handler();
 8003666:	f000 fa97 	bl	8003b98 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800366a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800366e:	633b      	str	r3, [r7, #48]	@ 0x30
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8003670:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8003674:	4619      	mov	r1, r3
 8003676:	482d      	ldr	r0, [pc, #180]	@ (800372c <MX_TIM1_Init+0x138>)
 8003678:	f005 fc86 	bl	8008f88 <HAL_TIM_ConfigClockSource>
 800367c:	4603      	mov	r3, r0
 800367e:	2b00      	cmp	r3, #0
 8003680:	d001      	beq.n	8003686 <MX_TIM1_Init+0x92>
  {
    Error_Handler();
 8003682:	f000 fa89 	bl	8003b98 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim1) != HAL_OK)
 8003686:	4829      	ldr	r0, [pc, #164]	@ (800372c <MX_TIM1_Init+0x138>)
 8003688:	f004 ff88 	bl	800859c <HAL_TIM_IC_Init>
 800368c:	4603      	mov	r3, r0
 800368e:	2b00      	cmp	r3, #0
 8003690:	d001      	beq.n	8003696 <MX_TIM1_Init+0xa2>
  {
    Error_Handler();
 8003692:	f000 fa81 	bl	8003b98 <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_RESET;
 8003696:	2304      	movs	r3, #4
 8003698:	61fb      	str	r3, [r7, #28]
  sSlaveConfig.InputTrigger = TIM_TS_TI1FP1;
 800369a:	2350      	movs	r3, #80	@ 0x50
 800369c:	623b      	str	r3, [r7, #32]
  sSlaveConfig.TriggerPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 800369e:	2300      	movs	r3, #0
 80036a0:	627b      	str	r3, [r7, #36]	@ 0x24
  sSlaveConfig.TriggerPrescaler = TIM_ICPSC_DIV1;
 80036a2:	2300      	movs	r3, #0
 80036a4:	62bb      	str	r3, [r7, #40]	@ 0x28
  sSlaveConfig.TriggerFilter = 0;
 80036a6:	2300      	movs	r3, #0
 80036a8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_SlaveConfigSynchro(&htim1, &sSlaveConfig) != HAL_OK)
 80036aa:	f107 031c 	add.w	r3, r7, #28
 80036ae:	4619      	mov	r1, r3
 80036b0:	481e      	ldr	r0, [pc, #120]	@ (800372c <MX_TIM1_Init+0x138>)
 80036b2:	f005 fd30 	bl	8009116 <HAL_TIM_SlaveConfigSynchro>
 80036b6:	4603      	mov	r3, r0
 80036b8:	2b00      	cmp	r3, #0
 80036ba:	d001      	beq.n	80036c0 <MX_TIM1_Init+0xcc>
  {
    Error_Handler();
 80036bc:	f000 fa6c 	bl	8003b98 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 80036c0:	2300      	movs	r3, #0
 80036c2:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 80036c4:	2301      	movs	r3, #1
 80036c6:	613b      	str	r3, [r7, #16]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 80036c8:	2300      	movs	r3, #0
 80036ca:	617b      	str	r3, [r7, #20]
  sConfigIC.ICFilter = 0;
 80036cc:	2300      	movs	r3, #0
 80036ce:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_IC_ConfigChannel(&htim1, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 80036d0:	f107 030c 	add.w	r3, r7, #12
 80036d4:	2200      	movs	r2, #0
 80036d6:	4619      	mov	r1, r3
 80036d8:	4814      	ldr	r0, [pc, #80]	@ (800372c <MX_TIM1_Init+0x138>)
 80036da:	f005 faf7 	bl	8008ccc <HAL_TIM_IC_ConfigChannel>
 80036de:	4603      	mov	r3, r0
 80036e0:	2b00      	cmp	r3, #0
 80036e2:	d001      	beq.n	80036e8 <MX_TIM1_Init+0xf4>
  {
    Error_Handler();
 80036e4:	f000 fa58 	bl	8003b98 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_FALLING;
 80036e8:	2302      	movs	r3, #2
 80036ea:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICSelection = TIM_ICSELECTION_INDIRECTTI;
 80036ec:	2302      	movs	r3, #2
 80036ee:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_IC_ConfigChannel(&htim1, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 80036f0:	f107 030c 	add.w	r3, r7, #12
 80036f4:	2204      	movs	r2, #4
 80036f6:	4619      	mov	r1, r3
 80036f8:	480c      	ldr	r0, [pc, #48]	@ (800372c <MX_TIM1_Init+0x138>)
 80036fa:	f005 fae7 	bl	8008ccc <HAL_TIM_IC_ConfigChannel>
 80036fe:	4603      	mov	r3, r0
 8003700:	2b00      	cmp	r3, #0
 8003702:	d001      	beq.n	8003708 <MX_TIM1_Init+0x114>
  {
    Error_Handler();
 8003704:	f000 fa48 	bl	8003b98 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003708:	2300      	movs	r3, #0
 800370a:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800370c:	2300      	movs	r3, #0
 800370e:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8003710:	1d3b      	adds	r3, r7, #4
 8003712:	4619      	mov	r1, r3
 8003714:	4805      	ldr	r0, [pc, #20]	@ (800372c <MX_TIM1_Init+0x138>)
 8003716:	f006 fa35 	bl	8009b84 <HAL_TIMEx_MasterConfigSynchronization>
 800371a:	4603      	mov	r3, r0
 800371c:	2b00      	cmp	r3, #0
 800371e:	d001      	beq.n	8003724 <MX_TIM1_Init+0x130>
  {
    Error_Handler();
 8003720:	f000 fa3a 	bl	8003b98 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8003724:	bf00      	nop
 8003726:	3740      	adds	r7, #64	@ 0x40
 8003728:	46bd      	mov	sp, r7
 800372a:	bd80      	pop	{r7, pc}
 800372c:	20000128 	.word	0x20000128
 8003730:	40010000 	.word	0x40010000

08003734 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8003734:	b580      	push	{r7, lr}
 8003736:	b08e      	sub	sp, #56	@ 0x38
 8003738:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800373a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800373e:	2200      	movs	r2, #0
 8003740:	601a      	str	r2, [r3, #0]
 8003742:	605a      	str	r2, [r3, #4]
 8003744:	609a      	str	r2, [r3, #8]
 8003746:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003748:	f107 0320 	add.w	r3, r7, #32
 800374c:	2200      	movs	r2, #0
 800374e:	601a      	str	r2, [r3, #0]
 8003750:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8003752:	1d3b      	adds	r3, r7, #4
 8003754:	2200      	movs	r2, #0
 8003756:	601a      	str	r2, [r3, #0]
 8003758:	605a      	str	r2, [r3, #4]
 800375a:	609a      	str	r2, [r3, #8]
 800375c:	60da      	str	r2, [r3, #12]
 800375e:	611a      	str	r2, [r3, #16]
 8003760:	615a      	str	r2, [r3, #20]
 8003762:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8003764:	4b32      	ldr	r3, [pc, #200]	@ (8003830 <MX_TIM2_Init+0xfc>)
 8003766:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800376a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 800376c:	4b30      	ldr	r3, [pc, #192]	@ (8003830 <MX_TIM2_Init+0xfc>)
 800376e:	2200      	movs	r2, #0
 8003770:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003772:	4b2f      	ldr	r3, [pc, #188]	@ (8003830 <MX_TIM2_Init+0xfc>)
 8003774:	2200      	movs	r2, #0
 8003776:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4799;
 8003778:	4b2d      	ldr	r3, [pc, #180]	@ (8003830 <MX_TIM2_Init+0xfc>)
 800377a:	f241 22bf 	movw	r2, #4799	@ 0x12bf
 800377e:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003780:	4b2b      	ldr	r3, [pc, #172]	@ (8003830 <MX_TIM2_Init+0xfc>)
 8003782:	2200      	movs	r2, #0
 8003784:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003786:	4b2a      	ldr	r3, [pc, #168]	@ (8003830 <MX_TIM2_Init+0xfc>)
 8003788:	2200      	movs	r2, #0
 800378a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800378c:	4828      	ldr	r0, [pc, #160]	@ (8003830 <MX_TIM2_Init+0xfc>)
 800378e:	f004 fdad 	bl	80082ec <HAL_TIM_Base_Init>
 8003792:	4603      	mov	r3, r0
 8003794:	2b00      	cmp	r3, #0
 8003796:	d001      	beq.n	800379c <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 8003798:	f000 f9fe 	bl	8003b98 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800379c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80037a0:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80037a2:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80037a6:	4619      	mov	r1, r3
 80037a8:	4821      	ldr	r0, [pc, #132]	@ (8003830 <MX_TIM2_Init+0xfc>)
 80037aa:	f005 fbed 	bl	8008f88 <HAL_TIM_ConfigClockSource>
 80037ae:	4603      	mov	r3, r0
 80037b0:	2b00      	cmp	r3, #0
 80037b2:	d001      	beq.n	80037b8 <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 80037b4:	f000 f9f0 	bl	8003b98 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 80037b8:	481d      	ldr	r0, [pc, #116]	@ (8003830 <MX_TIM2_Init+0xfc>)
 80037ba:	f004 fde6 	bl	800838a <HAL_TIM_PWM_Init>
 80037be:	4603      	mov	r3, r0
 80037c0:	2b00      	cmp	r3, #0
 80037c2:	d001      	beq.n	80037c8 <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 80037c4:	f000 f9e8 	bl	8003b98 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80037c8:	2300      	movs	r3, #0
 80037ca:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80037cc:	2300      	movs	r3, #0
 80037ce:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80037d0:	f107 0320 	add.w	r3, r7, #32
 80037d4:	4619      	mov	r1, r3
 80037d6:	4816      	ldr	r0, [pc, #88]	@ (8003830 <MX_TIM2_Init+0xfc>)
 80037d8:	f006 f9d4 	bl	8009b84 <HAL_TIMEx_MasterConfigSynchronization>
 80037dc:	4603      	mov	r3, r0
 80037de:	2b00      	cmp	r3, #0
 80037e0:	d001      	beq.n	80037e6 <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 80037e2:	f000 f9d9 	bl	8003b98 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80037e6:	2360      	movs	r3, #96	@ 0x60
 80037e8:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80037ea:	2300      	movs	r3, #0
 80037ec:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_LOW;
 80037ee:	2302      	movs	r3, #2
 80037f0:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80037f2:	2300      	movs	r3, #0
 80037f4:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80037f6:	1d3b      	adds	r3, r7, #4
 80037f8:	2200      	movs	r2, #0
 80037fa:	4619      	mov	r1, r3
 80037fc:	480c      	ldr	r0, [pc, #48]	@ (8003830 <MX_TIM2_Init+0xfc>)
 80037fe:	f005 fb01 	bl	8008e04 <HAL_TIM_PWM_ConfigChannel>
 8003802:	4603      	mov	r3, r0
 8003804:	2b00      	cmp	r3, #0
 8003806:	d001      	beq.n	800380c <MX_TIM2_Init+0xd8>
  {
    Error_Handler();
 8003808:	f000 f9c6 	bl	8003b98 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800380c:	1d3b      	adds	r3, r7, #4
 800380e:	2204      	movs	r2, #4
 8003810:	4619      	mov	r1, r3
 8003812:	4807      	ldr	r0, [pc, #28]	@ (8003830 <MX_TIM2_Init+0xfc>)
 8003814:	f005 faf6 	bl	8008e04 <HAL_TIM_PWM_ConfigChannel>
 8003818:	4603      	mov	r3, r0
 800381a:	2b00      	cmp	r3, #0
 800381c:	d001      	beq.n	8003822 <MX_TIM2_Init+0xee>
  {
    Error_Handler();
 800381e:	f000 f9bb 	bl	8003b98 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8003822:	4803      	ldr	r0, [pc, #12]	@ (8003830 <MX_TIM2_Init+0xfc>)
 8003824:	f000 fe18 	bl	8004458 <HAL_TIM_MspPostInit>

}
 8003828:	bf00      	nop
 800382a:	3738      	adds	r7, #56	@ 0x38
 800382c:	46bd      	mov	sp, r7
 800382e:	bd80      	pop	{r7, pc}
 8003830:	20000170 	.word	0x20000170

08003834 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8003834:	b580      	push	{r7, lr}
 8003836:	b08c      	sub	sp, #48	@ 0x30
 8003838:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800383a:	f107 030c 	add.w	r3, r7, #12
 800383e:	2224      	movs	r2, #36	@ 0x24
 8003840:	2100      	movs	r1, #0
 8003842:	4618      	mov	r0, r3
 8003844:	f006 fe54 	bl	800a4f0 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003848:	1d3b      	adds	r3, r7, #4
 800384a:	2200      	movs	r2, #0
 800384c:	601a      	str	r2, [r3, #0]
 800384e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8003850:	4b20      	ldr	r3, [pc, #128]	@ (80038d4 <MX_TIM4_Init+0xa0>)
 8003852:	4a21      	ldr	r2, [pc, #132]	@ (80038d8 <MX_TIM4_Init+0xa4>)
 8003854:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8003856:	4b1f      	ldr	r3, [pc, #124]	@ (80038d4 <MX_TIM4_Init+0xa0>)
 8003858:	2200      	movs	r2, #0
 800385a:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 800385c:	4b1d      	ldr	r3, [pc, #116]	@ (80038d4 <MX_TIM4_Init+0xa0>)
 800385e:	2200      	movs	r2, #0
 8003860:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8003862:	4b1c      	ldr	r3, [pc, #112]	@ (80038d4 <MX_TIM4_Init+0xa0>)
 8003864:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8003868:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800386a:	4b1a      	ldr	r3, [pc, #104]	@ (80038d4 <MX_TIM4_Init+0xa0>)
 800386c:	2200      	movs	r2, #0
 800386e:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003870:	4b18      	ldr	r3, [pc, #96]	@ (80038d4 <MX_TIM4_Init+0xa0>)
 8003872:	2200      	movs	r2, #0
 8003874:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8003876:	2303      	movs	r3, #3
 8003878:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 800387a:	2300      	movs	r3, #0
 800387c:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 800387e:	2301      	movs	r3, #1
 8003880:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8003882:	2300      	movs	r3, #0
 8003884:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8003886:	2300      	movs	r3, #0
 8003888:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 800388a:	2300      	movs	r3, #0
 800388c:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 800388e:	2301      	movs	r3, #1
 8003890:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8003892:	2300      	movs	r3, #0
 8003894:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8003896:	2300      	movs	r3, #0
 8003898:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 800389a:	f107 030c 	add.w	r3, r7, #12
 800389e:	4619      	mov	r1, r3
 80038a0:	480c      	ldr	r0, [pc, #48]	@ (80038d4 <MX_TIM4_Init+0xa0>)
 80038a2:	f004 ffef 	bl	8008884 <HAL_TIM_Encoder_Init>
 80038a6:	4603      	mov	r3, r0
 80038a8:	2b00      	cmp	r3, #0
 80038aa:	d001      	beq.n	80038b0 <MX_TIM4_Init+0x7c>
  {
    Error_Handler();
 80038ac:	f000 f974 	bl	8003b98 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80038b0:	2300      	movs	r3, #0
 80038b2:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80038b4:	2300      	movs	r3, #0
 80038b6:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80038b8:	1d3b      	adds	r3, r7, #4
 80038ba:	4619      	mov	r1, r3
 80038bc:	4805      	ldr	r0, [pc, #20]	@ (80038d4 <MX_TIM4_Init+0xa0>)
 80038be:	f006 f961 	bl	8009b84 <HAL_TIMEx_MasterConfigSynchronization>
 80038c2:	4603      	mov	r3, r0
 80038c4:	2b00      	cmp	r3, #0
 80038c6:	d001      	beq.n	80038cc <MX_TIM4_Init+0x98>
  {
    Error_Handler();
 80038c8:	f000 f966 	bl	8003b98 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 80038cc:	bf00      	nop
 80038ce:	3730      	adds	r7, #48	@ 0x30
 80038d0:	46bd      	mov	sp, r7
 80038d2:	bd80      	pop	{r7, pc}
 80038d4:	200001b8 	.word	0x200001b8
 80038d8:	40000800 	.word	0x40000800

080038dc <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 80038dc:	b580      	push	{r7, lr}
 80038de:	b08e      	sub	sp, #56	@ 0x38
 80038e0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80038e2:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80038e6:	2200      	movs	r2, #0
 80038e8:	601a      	str	r2, [r3, #0]
 80038ea:	605a      	str	r2, [r3, #4]
 80038ec:	609a      	str	r2, [r3, #8]
 80038ee:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80038f0:	f107 0320 	add.w	r3, r7, #32
 80038f4:	2200      	movs	r2, #0
 80038f6:	601a      	str	r2, [r3, #0]
 80038f8:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80038fa:	1d3b      	adds	r3, r7, #4
 80038fc:	2200      	movs	r2, #0
 80038fe:	601a      	str	r2, [r3, #0]
 8003900:	605a      	str	r2, [r3, #4]
 8003902:	609a      	str	r2, [r3, #8]
 8003904:	60da      	str	r2, [r3, #12]
 8003906:	611a      	str	r2, [r3, #16]
 8003908:	615a      	str	r2, [r3, #20]
 800390a:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 800390c:	4b2c      	ldr	r3, [pc, #176]	@ (80039c0 <MX_TIM5_Init+0xe4>)
 800390e:	4a2d      	ldr	r2, [pc, #180]	@ (80039c4 <MX_TIM5_Init+0xe8>)
 8003910:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 8003912:	4b2b      	ldr	r3, [pc, #172]	@ (80039c0 <MX_TIM5_Init+0xe4>)
 8003914:	2200      	movs	r2, #0
 8003916:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003918:	4b29      	ldr	r3, [pc, #164]	@ (80039c0 <MX_TIM5_Init+0xe4>)
 800391a:	2200      	movs	r2, #0
 800391c:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 1919999;
 800391e:	4b28      	ldr	r3, [pc, #160]	@ (80039c0 <MX_TIM5_Init+0xe4>)
 8003920:	4a29      	ldr	r2, [pc, #164]	@ (80039c8 <MX_TIM5_Init+0xec>)
 8003922:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003924:	4b26      	ldr	r3, [pc, #152]	@ (80039c0 <MX_TIM5_Init+0xe4>)
 8003926:	2200      	movs	r2, #0
 8003928:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800392a:	4b25      	ldr	r3, [pc, #148]	@ (80039c0 <MX_TIM5_Init+0xe4>)
 800392c:	2200      	movs	r2, #0
 800392e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 8003930:	4823      	ldr	r0, [pc, #140]	@ (80039c0 <MX_TIM5_Init+0xe4>)
 8003932:	f004 fcdb 	bl	80082ec <HAL_TIM_Base_Init>
 8003936:	4603      	mov	r3, r0
 8003938:	2b00      	cmp	r3, #0
 800393a:	d001      	beq.n	8003940 <MX_TIM5_Init+0x64>
  {
    Error_Handler();
 800393c:	f000 f92c 	bl	8003b98 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003940:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003944:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 8003946:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800394a:	4619      	mov	r1, r3
 800394c:	481c      	ldr	r0, [pc, #112]	@ (80039c0 <MX_TIM5_Init+0xe4>)
 800394e:	f005 fb1b 	bl	8008f88 <HAL_TIM_ConfigClockSource>
 8003952:	4603      	mov	r3, r0
 8003954:	2b00      	cmp	r3, #0
 8003956:	d001      	beq.n	800395c <MX_TIM5_Init+0x80>
  {
    Error_Handler();
 8003958:	f000 f91e 	bl	8003b98 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim5) != HAL_OK)
 800395c:	4818      	ldr	r0, [pc, #96]	@ (80039c0 <MX_TIM5_Init+0xe4>)
 800395e:	f004 fd14 	bl	800838a <HAL_TIM_PWM_Init>
 8003962:	4603      	mov	r3, r0
 8003964:	2b00      	cmp	r3, #0
 8003966:	d001      	beq.n	800396c <MX_TIM5_Init+0x90>
  {
    Error_Handler();
 8003968:	f000 f916 	bl	8003b98 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800396c:	2300      	movs	r3, #0
 800396e:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003970:	2300      	movs	r3, #0
 8003972:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8003974:	f107 0320 	add.w	r3, r7, #32
 8003978:	4619      	mov	r1, r3
 800397a:	4811      	ldr	r0, [pc, #68]	@ (80039c0 <MX_TIM5_Init+0xe4>)
 800397c:	f006 f902 	bl	8009b84 <HAL_TIMEx_MasterConfigSynchronization>
 8003980:	4603      	mov	r3, r0
 8003982:	2b00      	cmp	r3, #0
 8003984:	d001      	beq.n	800398a <MX_TIM5_Init+0xae>
  {
    Error_Handler();
 8003986:	f000 f907 	bl	8003b98 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800398a:	2360      	movs	r3, #96	@ 0x60
 800398c:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 800398e:	2300      	movs	r3, #0
 8003990:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003992:	2300      	movs	r3, #0
 8003994:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003996:	2300      	movs	r3, #0
 8003998:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 800399a:	1d3b      	adds	r3, r7, #4
 800399c:	220c      	movs	r2, #12
 800399e:	4619      	mov	r1, r3
 80039a0:	4807      	ldr	r0, [pc, #28]	@ (80039c0 <MX_TIM5_Init+0xe4>)
 80039a2:	f005 fa2f 	bl	8008e04 <HAL_TIM_PWM_ConfigChannel>
 80039a6:	4603      	mov	r3, r0
 80039a8:	2b00      	cmp	r3, #0
 80039aa:	d001      	beq.n	80039b0 <MX_TIM5_Init+0xd4>
  {
    Error_Handler();
 80039ac:	f000 f8f4 	bl	8003b98 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */
  HAL_TIM_MspPostInit(&htim5);
 80039b0:	4803      	ldr	r0, [pc, #12]	@ (80039c0 <MX_TIM5_Init+0xe4>)
 80039b2:	f000 fd51 	bl	8004458 <HAL_TIM_MspPostInit>

}
 80039b6:	bf00      	nop
 80039b8:	3738      	adds	r7, #56	@ 0x38
 80039ba:	46bd      	mov	sp, r7
 80039bc:	bd80      	pop	{r7, pc}
 80039be:	bf00      	nop
 80039c0:	20000200 	.word	0x20000200
 80039c4:	40000c00 	.word	0x40000c00
 80039c8:	001d4bff 	.word	0x001d4bff

080039cc <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80039cc:	b580      	push	{r7, lr}
 80039ce:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80039d0:	4b11      	ldr	r3, [pc, #68]	@ (8003a18 <MX_USART2_UART_Init+0x4c>)
 80039d2:	4a12      	ldr	r2, [pc, #72]	@ (8003a1c <MX_USART2_UART_Init+0x50>)
 80039d4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80039d6:	4b10      	ldr	r3, [pc, #64]	@ (8003a18 <MX_USART2_UART_Init+0x4c>)
 80039d8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80039dc:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80039de:	4b0e      	ldr	r3, [pc, #56]	@ (8003a18 <MX_USART2_UART_Init+0x4c>)
 80039e0:	2200      	movs	r2, #0
 80039e2:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80039e4:	4b0c      	ldr	r3, [pc, #48]	@ (8003a18 <MX_USART2_UART_Init+0x4c>)
 80039e6:	2200      	movs	r2, #0
 80039e8:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80039ea:	4b0b      	ldr	r3, [pc, #44]	@ (8003a18 <MX_USART2_UART_Init+0x4c>)
 80039ec:	2200      	movs	r2, #0
 80039ee:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX;
 80039f0:	4b09      	ldr	r3, [pc, #36]	@ (8003a18 <MX_USART2_UART_Init+0x4c>)
 80039f2:	2208      	movs	r2, #8
 80039f4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80039f6:	4b08      	ldr	r3, [pc, #32]	@ (8003a18 <MX_USART2_UART_Init+0x4c>)
 80039f8:	2200      	movs	r2, #0
 80039fa:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80039fc:	4b06      	ldr	r3, [pc, #24]	@ (8003a18 <MX_USART2_UART_Init+0x4c>)
 80039fe:	2200      	movs	r2, #0
 8003a00:	61da      	str	r2, [r3, #28]
  if (HAL_HalfDuplex_Init(&huart2) != HAL_OK)
 8003a02:	4805      	ldr	r0, [pc, #20]	@ (8003a18 <MX_USART2_UART_Init+0x4c>)
 8003a04:	f006 f940 	bl	8009c88 <HAL_HalfDuplex_Init>
 8003a08:	4603      	mov	r3, r0
 8003a0a:	2b00      	cmp	r3, #0
 8003a0c:	d001      	beq.n	8003a12 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8003a0e:	f000 f8c3 	bl	8003b98 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8003a12:	bf00      	nop
 8003a14:	bd80      	pop	{r7, pc}
 8003a16:	bf00      	nop
 8003a18:	20000248 	.word	0x20000248
 8003a1c:	40004400 	.word	0x40004400

08003a20 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8003a20:	b580      	push	{r7, lr}
 8003a22:	b088      	sub	sp, #32
 8003a24:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003a26:	f107 030c 	add.w	r3, r7, #12
 8003a2a:	2200      	movs	r2, #0
 8003a2c:	601a      	str	r2, [r3, #0]
 8003a2e:	605a      	str	r2, [r3, #4]
 8003a30:	609a      	str	r2, [r3, #8]
 8003a32:	60da      	str	r2, [r3, #12]
 8003a34:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8003a36:	2300      	movs	r3, #0
 8003a38:	60bb      	str	r3, [r7, #8]
 8003a3a:	4b1e      	ldr	r3, [pc, #120]	@ (8003ab4 <MX_GPIO_Init+0x94>)
 8003a3c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a3e:	4a1d      	ldr	r2, [pc, #116]	@ (8003ab4 <MX_GPIO_Init+0x94>)
 8003a40:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003a44:	6313      	str	r3, [r2, #48]	@ 0x30
 8003a46:	4b1b      	ldr	r3, [pc, #108]	@ (8003ab4 <MX_GPIO_Init+0x94>)
 8003a48:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a4a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003a4e:	60bb      	str	r3, [r7, #8]
 8003a50:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003a52:	2300      	movs	r3, #0
 8003a54:	607b      	str	r3, [r7, #4]
 8003a56:	4b17      	ldr	r3, [pc, #92]	@ (8003ab4 <MX_GPIO_Init+0x94>)
 8003a58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a5a:	4a16      	ldr	r2, [pc, #88]	@ (8003ab4 <MX_GPIO_Init+0x94>)
 8003a5c:	f043 0301 	orr.w	r3, r3, #1
 8003a60:	6313      	str	r3, [r2, #48]	@ 0x30
 8003a62:	4b14      	ldr	r3, [pc, #80]	@ (8003ab4 <MX_GPIO_Init+0x94>)
 8003a64:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a66:	f003 0301 	and.w	r3, r3, #1
 8003a6a:	607b      	str	r3, [r7, #4]
 8003a6c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003a6e:	2300      	movs	r3, #0
 8003a70:	603b      	str	r3, [r7, #0]
 8003a72:	4b10      	ldr	r3, [pc, #64]	@ (8003ab4 <MX_GPIO_Init+0x94>)
 8003a74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a76:	4a0f      	ldr	r2, [pc, #60]	@ (8003ab4 <MX_GPIO_Init+0x94>)
 8003a78:	f043 0302 	orr.w	r3, r3, #2
 8003a7c:	6313      	str	r3, [r2, #48]	@ 0x30
 8003a7e:	4b0d      	ldr	r3, [pc, #52]	@ (8003ab4 <MX_GPIO_Init+0x94>)
 8003a80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a82:	f003 0302 	and.w	r3, r3, #2
 8003a86:	603b      	str	r3, [r7, #0]
 8003a88:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pins : PB0 PB1 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8003a8a:	2303      	movs	r3, #3
 8003a8c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003a8e:	2302      	movs	r3, #2
 8003a90:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003a92:	2300      	movs	r3, #0
 8003a94:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003a96:	2300      	movs	r3, #0
 8003a98:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8003a9a:	2302      	movs	r3, #2
 8003a9c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003a9e:	f107 030c 	add.w	r3, r7, #12
 8003aa2:	4619      	mov	r1, r3
 8003aa4:	4804      	ldr	r0, [pc, #16]	@ (8003ab8 <MX_GPIO_Init+0x98>)
 8003aa6:	f002 fc7b 	bl	80063a0 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8003aaa:	bf00      	nop
 8003aac:	3720      	adds	r7, #32
 8003aae:	46bd      	mov	sp, r7
 8003ab0:	bd80      	pop	{r7, pc}
 8003ab2:	bf00      	nop
 8003ab4:	40023800 	.word	0x40023800
 8003ab8:	40020400 	.word	0x40020400

08003abc <pulse_to_PWM>:

/* USER CODE BEGIN 4 */

int32_t pulse_to_PWM(RadioReciever_DriverTypeDef* rad)
{
 8003abc:	b580      	push	{r7, lr}
 8003abe:	b086      	sub	sp, #24
 8003ac0:	af00      	add	r7, sp, #0
 8003ac2:	6078      	str	r0, [r7, #4]
	  // Getting radio pulse and setting motor
	  int32_t pulse = 4799;
 8003ac4:	f241 23bf 	movw	r3, #4799	@ 0x12bf
 8003ac8:	60fb      	str	r3, [r7, #12]
	  uint32_t pulse_rad = get_pulse(rad);
 8003aca:	6878      	ldr	r0, [r7, #4]
 8003acc:	f000 fa00 	bl	8003ed0 <get_pulse>
 8003ad0:	4603      	mov	r3, r0
 8003ad2:	617b      	str	r3, [r7, #20]
	  if (abs(pulse_rad) < 10){
 8003ad4:	697b      	ldr	r3, [r7, #20]
 8003ad6:	f113 0f09 	cmn.w	r3, #9
 8003ada:	db05      	blt.n	8003ae8 <pulse_to_PWM+0x2c>
 8003adc:	697b      	ldr	r3, [r7, #20]
 8003ade:	2b09      	cmp	r3, #9
 8003ae0:	dc02      	bgt.n	8003ae8 <pulse_to_PWM+0x2c>
		  pulse_rad = 1509;
 8003ae2:	f240 53e5 	movw	r3, #1509	@ 0x5e5
 8003ae6:	617b      	str	r3, [r7, #20]
	  }
	  int32_t duty_percent = (int32_t)((pulse_rad-1509)*100)/513;
 8003ae8:	697b      	ldr	r3, [r7, #20]
 8003aea:	2264      	movs	r2, #100	@ 0x64
 8003aec:	fb02 f303 	mul.w	r3, r2, r3
 8003af0:	f5a3 3313 	sub.w	r3, r3, #150528	@ 0x24c00
 8003af4:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8003af8:	4a19      	ldr	r2, [pc, #100]	@ (8003b60 <pulse_to_PWM+0xa4>)
 8003afa:	fb82 1203 	smull	r1, r2, r2, r3
 8003afe:	1212      	asrs	r2, r2, #8
 8003b00:	17db      	asrs	r3, r3, #31
 8003b02:	1ad3      	subs	r3, r2, r3
 8003b04:	60bb      	str	r3, [r7, #8]
	  int32_t duty_count = (int32_t)((pulse_rad-1509)*pulse)/513;
 8003b06:	697b      	ldr	r3, [r7, #20]
 8003b08:	f2a3 53e5 	subw	r3, r3, #1509	@ 0x5e5
 8003b0c:	68fa      	ldr	r2, [r7, #12]
 8003b0e:	fb02 f303 	mul.w	r3, r2, r3
 8003b12:	4a13      	ldr	r2, [pc, #76]	@ (8003b60 <pulse_to_PWM+0xa4>)
 8003b14:	fb82 1203 	smull	r1, r2, r2, r3
 8003b18:	1212      	asrs	r2, r2, #8
 8003b1a:	17db      	asrs	r3, r3, #31
 8003b1c:	1ad3      	subs	r3, r2, r3
 8003b1e:	613b      	str	r3, [r7, #16]
	  if (duty_percent > 100 || duty_count > 4799){
 8003b20:	68bb      	ldr	r3, [r7, #8]
 8003b22:	2b64      	cmp	r3, #100	@ 0x64
 8003b24:	dc03      	bgt.n	8003b2e <pulse_to_PWM+0x72>
 8003b26:	693b      	ldr	r3, [r7, #16]
 8003b28:	f5b3 5f96 	cmp.w	r3, #4800	@ 0x12c0
 8003b2c:	db05      	blt.n	8003b3a <pulse_to_PWM+0x7e>
		  duty_percent = 100;
 8003b2e:	2364      	movs	r3, #100	@ 0x64
 8003b30:	60bb      	str	r3, [r7, #8]
		  duty_count = 4799;
 8003b32:	f241 23bf 	movw	r3, #4799	@ 0x12bf
 8003b36:	613b      	str	r3, [r7, #16]
 8003b38:	e00c      	b.n	8003b54 <pulse_to_PWM+0x98>
	  }
	  else if (duty_percent < -100 || duty_count < -4799){
 8003b3a:	68bb      	ldr	r3, [r7, #8]
 8003b3c:	f113 0f64 	cmn.w	r3, #100	@ 0x64
 8003b40:	db03      	blt.n	8003b4a <pulse_to_PWM+0x8e>
 8003b42:	693b      	ldr	r3, [r7, #16]
 8003b44:	f513 5f96 	cmn.w	r3, #4800	@ 0x12c0
 8003b48:	dc04      	bgt.n	8003b54 <pulse_to_PWM+0x98>
		  duty_percent = -100;
 8003b4a:	f06f 0363 	mvn.w	r3, #99	@ 0x63
 8003b4e:	60bb      	str	r3, [r7, #8]
		  duty_count = -4799;
 8003b50:	4b04      	ldr	r3, [pc, #16]	@ (8003b64 <pulse_to_PWM+0xa8>)
 8003b52:	613b      	str	r3, [r7, #16]
	  }
	  return duty_count;
 8003b54:	693b      	ldr	r3, [r7, #16]
}
 8003b56:	4618      	mov	r0, r3
 8003b58:	3718      	adds	r7, #24
 8003b5a:	46bd      	mov	sp, r7
 8003b5c:	bd80      	pop	{r7, pc}
 8003b5e:	bf00      	nop
 8003b60:	7fc01ff1 	.word	0x7fc01ff1
 8003b64:	ffffed41 	.word	0xffffed41

08003b68 <HAL_TIM_IC_CaptureCallback>:
}*/

// Callback Functions

void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003b68:	b580      	push	{r7, lr}
 8003b6a:	b082      	sub	sp, #8
 8003b6c:	af00      	add	r7, sp, #0
 8003b6e:	6078      	str	r0, [r7, #4]
	rad_edge_flag = 1;
 8003b70:	4b07      	ldr	r3, [pc, #28]	@ (8003b90 <HAL_TIM_IC_CaptureCallback+0x28>)
 8003b72:	2201      	movs	r2, #1
 8003b74:	701a      	strb	r2, [r3, #0]
	htim_cb = *htim;
 8003b76:	4a07      	ldr	r2, [pc, #28]	@ (8003b94 <HAL_TIM_IC_CaptureCallback+0x2c>)
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	4610      	mov	r0, r2
 8003b7c:	4619      	mov	r1, r3
 8003b7e:	2348      	movs	r3, #72	@ 0x48
 8003b80:	461a      	mov	r2, r3
 8003b82:	f006 fce9 	bl	800a558 <memcpy>
}
 8003b86:	bf00      	nop
 8003b88:	3708      	adds	r7, #8
 8003b8a:	46bd      	mov	sp, r7
 8003b8c:	bd80      	pop	{r7, pc}
 8003b8e:	bf00      	nop
 8003b90:	200002d8 	.word	0x200002d8
 8003b94:	20000290 	.word	0x20000290

08003b98 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003b98:	b480      	push	{r7}
 8003b9a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8003b9c:	b672      	cpsid	i
}
 8003b9e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8003ba0:	bf00      	nop
 8003ba2:	e7fd      	b.n	8003ba0 <Error_Handler+0x8>

08003ba4 <enable_mot>:
 */


#include "motor_driver.h"

void enable_mot(Motor_DriverTypeDef* mot, uint32_t motor_num){
 8003ba4:	b580      	push	{r7, lr}
 8003ba6:	b082      	sub	sp, #8
 8003ba8:	af00      	add	r7, sp, #0
 8003baa:	6078      	str	r0, [r7, #4]
 8003bac:	6039      	str	r1, [r7, #0]
	if(motor_num == 1){
 8003bae:	683b      	ldr	r3, [r7, #0]
 8003bb0:	2b01      	cmp	r3, #1
 8003bb2:	d10f      	bne.n	8003bd4 <enable_mot+0x30>
		  HAL_TIM_PWM_Start(mot->tim_handle,mot->tim_channel1);
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	681a      	ldr	r2, [r3, #0]
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	685b      	ldr	r3, [r3, #4]
 8003bbc:	4619      	mov	r1, r3
 8003bbe:	4610      	mov	r0, r2
 8003bc0:	f004 fc3c 	bl	800843c <HAL_TIM_PWM_Start>
		  HAL_TIM_PWM_Start(mot->tim_handle,mot->tim_channel2);
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	681a      	ldr	r2, [r3, #0]
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	689b      	ldr	r3, [r3, #8]
 8003bcc:	4619      	mov	r1, r3
 8003bce:	4610      	mov	r0, r2
 8003bd0:	f004 fc34 	bl	800843c <HAL_TIM_PWM_Start>
	}
	if(motor_num == 2){
 8003bd4:	683b      	ldr	r3, [r7, #0]
 8003bd6:	2b02      	cmp	r3, #2
 8003bd8:	d10f      	bne.n	8003bfa <enable_mot+0x56>
		  HAL_TIM_PWM_Start(mot->tim_handle,mot->tim_channel3);
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	681a      	ldr	r2, [r3, #0]
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	68db      	ldr	r3, [r3, #12]
 8003be2:	4619      	mov	r1, r3
 8003be4:	4610      	mov	r0, r2
 8003be6:	f004 fc29 	bl	800843c <HAL_TIM_PWM_Start>
		  HAL_TIM_PWM_Start(mot->tim_handle,mot->tim_channel4);
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	681a      	ldr	r2, [r3, #0]
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	691b      	ldr	r3, [r3, #16]
 8003bf2:	4619      	mov	r1, r3
 8003bf4:	4610      	mov	r0, r2
 8003bf6:	f004 fc21 	bl	800843c <HAL_TIM_PWM_Start>
	}
}
 8003bfa:	bf00      	nop
 8003bfc:	3708      	adds	r7, #8
 8003bfe:	46bd      	mov	sp, r7
 8003c00:	bd80      	pop	{r7, pc}
	...

08003c04 <set_PWM_percent>:
		  HAL_TIM_PWM_Stop(mot->tim_handle,mot->tim_channel3);
		  HAL_TIM_PWM_Stop(mot->tim_handle,mot->tim_channel4);
	}
}

void set_PWM_percent(Motor_DriverTypeDef* mot, uint32_t motor_num, int32_t duty_cycle){
 8003c04:	b580      	push	{r7, lr}
 8003c06:	b086      	sub	sp, #24
 8003c08:	af00      	add	r7, sp, #0
 8003c0a:	60f8      	str	r0, [r7, #12]
 8003c0c:	60b9      	str	r1, [r7, #8]
 8003c0e:	607a      	str	r2, [r7, #4]
	int32_t duty_count = (duty_cycle*(mot->pulse))/100;
 8003c10:	68fb      	ldr	r3, [r7, #12]
 8003c12:	695b      	ldr	r3, [r3, #20]
 8003c14:	687a      	ldr	r2, [r7, #4]
 8003c16:	fb02 f303 	mul.w	r3, r2, r3
 8003c1a:	4a07      	ldr	r2, [pc, #28]	@ (8003c38 <set_PWM_percent+0x34>)
 8003c1c:	fba2 2303 	umull	r2, r3, r2, r3
 8003c20:	095b      	lsrs	r3, r3, #5
 8003c22:	617b      	str	r3, [r7, #20]
	set_PWM(mot, motor_num, duty_count);
 8003c24:	697a      	ldr	r2, [r7, #20]
 8003c26:	68b9      	ldr	r1, [r7, #8]
 8003c28:	68f8      	ldr	r0, [r7, #12]
 8003c2a:	f000 f807 	bl	8003c3c <set_PWM>
}
 8003c2e:	bf00      	nop
 8003c30:	3718      	adds	r7, #24
 8003c32:	46bd      	mov	sp, r7
 8003c34:	bd80      	pop	{r7, pc}
 8003c36:	bf00      	nop
 8003c38:	51eb851f 	.word	0x51eb851f

08003c3c <set_PWM>:

void set_PWM(Motor_DriverTypeDef* mot, uint32_t motor_num, int32_t duty_count){
 8003c3c:	b480      	push	{r7}
 8003c3e:	b085      	sub	sp, #20
 8003c40:	af00      	add	r7, sp, #0
 8003c42:	60f8      	str	r0, [r7, #12]
 8003c44:	60b9      	str	r1, [r7, #8]
 8003c46:	607a      	str	r2, [r7, #4]
	if (motor_num == 1){
 8003c48:	68bb      	ldr	r3, [r7, #8]
 8003c4a:	2b01      	cmp	r3, #1
 8003c4c:	d11c      	bne.n	8003c88 <set_PWM+0x4c>
		if (duty_count <= 0){
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	2b00      	cmp	r3, #0
 8003c52:	dc0b      	bgt.n	8003c6c <set_PWM+0x30>
			(*(mot->tim_handle)).Instance->CCR1 = -duty_count;
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	425a      	negs	r2, r3
 8003c58:	68fb      	ldr	r3, [r7, #12]
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	681b      	ldr	r3, [r3, #0]
 8003c5e:	635a      	str	r2, [r3, #52]	@ 0x34
			(*(mot->tim_handle)).Instance->CCR2 = 0;
 8003c60:	68fb      	ldr	r3, [r7, #12]
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	681b      	ldr	r3, [r3, #0]
 8003c66:	2200      	movs	r2, #0
 8003c68:	639a      	str	r2, [r3, #56]	@ 0x38
			(*(mot->tim_handle)).Instance->CCR4 = duty_count;
			//__HAL_TIM_SET_COMPARE(mot->tim_handle,mot->tim_channel3,0);
			//__HAL_TIM_SET_COMPARE(mot->tim_handle,mot->tim_channel4,duty_count);
		}
	}
}
 8003c6a:	e02c      	b.n	8003cc6 <set_PWM+0x8a>
		else if (duty_count >= 0){
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	2b00      	cmp	r3, #0
 8003c70:	db29      	blt.n	8003cc6 <set_PWM+0x8a>
			(*(mot->tim_handle)).Instance->CCR1 = 0;
 8003c72:	68fb      	ldr	r3, [r7, #12]
 8003c74:	681b      	ldr	r3, [r3, #0]
 8003c76:	681b      	ldr	r3, [r3, #0]
 8003c78:	2200      	movs	r2, #0
 8003c7a:	635a      	str	r2, [r3, #52]	@ 0x34
			(*(mot->tim_handle)).Instance->CCR2 = duty_count;
 8003c7c:	68fb      	ldr	r3, [r7, #12]
 8003c7e:	681b      	ldr	r3, [r3, #0]
 8003c80:	681b      	ldr	r3, [r3, #0]
 8003c82:	687a      	ldr	r2, [r7, #4]
 8003c84:	639a      	str	r2, [r3, #56]	@ 0x38
}
 8003c86:	e01e      	b.n	8003cc6 <set_PWM+0x8a>
	else if (motor_num == 2){
 8003c88:	68bb      	ldr	r3, [r7, #8]
 8003c8a:	2b02      	cmp	r3, #2
 8003c8c:	d11b      	bne.n	8003cc6 <set_PWM+0x8a>
		if (duty_count <= 0){
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	2b00      	cmp	r3, #0
 8003c92:	dc0b      	bgt.n	8003cac <set_PWM+0x70>
			(*(mot->tim_handle)).Instance->CCR3 = -duty_count;
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	425a      	negs	r2, r3
 8003c98:	68fb      	ldr	r3, [r7, #12]
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	681b      	ldr	r3, [r3, #0]
 8003c9e:	63da      	str	r2, [r3, #60]	@ 0x3c
			(*(mot->tim_handle)).Instance->CCR4 = 0;
 8003ca0:	68fb      	ldr	r3, [r7, #12]
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	681b      	ldr	r3, [r3, #0]
 8003ca6:	2200      	movs	r2, #0
 8003ca8:	641a      	str	r2, [r3, #64]	@ 0x40
}
 8003caa:	e00c      	b.n	8003cc6 <set_PWM+0x8a>
		else if (duty_count >= 0){
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	2b00      	cmp	r3, #0
 8003cb0:	db09      	blt.n	8003cc6 <set_PWM+0x8a>
			(*(mot->tim_handle)).Instance->CCR3 = 0;
 8003cb2:	68fb      	ldr	r3, [r7, #12]
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	2200      	movs	r2, #0
 8003cba:	63da      	str	r2, [r3, #60]	@ 0x3c
			(*(mot->tim_handle)).Instance->CCR4 = duty_count;
 8003cbc:	68fb      	ldr	r3, [r7, #12]
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	687a      	ldr	r2, [r7, #4]
 8003cc4:	641a      	str	r2, [r3, #64]	@ 0x40
}
 8003cc6:	bf00      	nop
 8003cc8:	3714      	adds	r7, #20
 8003cca:	46bd      	mov	sp, r7
 8003ccc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cd0:	4770      	bx	lr

08003cd2 <ADC_Select_CH1>:
 *      Author: cadre
 */

#include "photoresistor_driver.h"

void ADC_Select_CH1(Photoresistor_DriverTypeDef* photo){
 8003cd2:	b580      	push	{r7, lr}
 8003cd4:	b086      	sub	sp, #24
 8003cd6:	af00      	add	r7, sp, #0
 8003cd8:	6078      	str	r0, [r7, #4]
     ADC_ChannelConfTypeDef sConfig = {0};
 8003cda:	f107 0308 	add.w	r3, r7, #8
 8003cde:	2200      	movs	r2, #0
 8003ce0:	601a      	str	r2, [r3, #0]
 8003ce2:	605a      	str	r2, [r3, #4]
 8003ce4:	609a      	str	r2, [r3, #8]
 8003ce6:	60da      	str	r2, [r3, #12]
     sConfig.Channel = ADC_CHANNEL_4;
 8003ce8:	2304      	movs	r3, #4
 8003cea:	60bb      	str	r3, [r7, #8]
     sConfig.Rank = 1;
 8003cec:	2301      	movs	r3, #1
 8003cee:	60fb      	str	r3, [r7, #12]
     sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8003cf0:	2300      	movs	r3, #0
 8003cf2:	613b      	str	r3, [r7, #16]
     if (HAL_ADC_ConfigChannel((photo->adc_handle), &sConfig) != HAL_OK){
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	681b      	ldr	r3, [r3, #0]
 8003cf8:	f107 0208 	add.w	r2, r7, #8
 8003cfc:	4611      	mov	r1, r2
 8003cfe:	4618      	mov	r0, r3
 8003d00:	f002 f80e 	bl	8005d20 <HAL_ADC_ConfigChannel>
 8003d04:	4603      	mov	r3, r0
 8003d06:	2b00      	cmp	r3, #0
 8003d08:	d001      	beq.n	8003d0e <ADC_Select_CH1+0x3c>
    	 Error_Handler();
 8003d0a:	f7ff ff45 	bl	8003b98 <Error_Handler>
     }
}
 8003d0e:	bf00      	nop
 8003d10:	3718      	adds	r7, #24
 8003d12:	46bd      	mov	sp, r7
 8003d14:	bd80      	pop	{r7, pc}

08003d16 <ADC_Select_CH2>:

void ADC_Select_CH2 (Photoresistor_DriverTypeDef* photo){
 8003d16:	b580      	push	{r7, lr}
 8003d18:	b086      	sub	sp, #24
 8003d1a:	af00      	add	r7, sp, #0
 8003d1c:	6078      	str	r0, [r7, #4]
     ADC_ChannelConfTypeDef sConfig = {0};
 8003d1e:	f107 0308 	add.w	r3, r7, #8
 8003d22:	2200      	movs	r2, #0
 8003d24:	601a      	str	r2, [r3, #0]
 8003d26:	605a      	str	r2, [r3, #4]
 8003d28:	609a      	str	r2, [r3, #8]
 8003d2a:	60da      	str	r2, [r3, #12]
     sConfig.Channel = ADC_CHANNEL_5;
 8003d2c:	2305      	movs	r3, #5
 8003d2e:	60bb      	str	r3, [r7, #8]
     sConfig.Rank = 1;
 8003d30:	2301      	movs	r3, #1
 8003d32:	60fb      	str	r3, [r7, #12]
     sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8003d34:	2300      	movs	r3, #0
 8003d36:	613b      	str	r3, [r7, #16]
     if (HAL_ADC_ConfigChannel((photo->adc_handle), &sConfig) != HAL_OK){
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	681b      	ldr	r3, [r3, #0]
 8003d3c:	f107 0208 	add.w	r2, r7, #8
 8003d40:	4611      	mov	r1, r2
 8003d42:	4618      	mov	r0, r3
 8003d44:	f001 ffec 	bl	8005d20 <HAL_ADC_ConfigChannel>
 8003d48:	4603      	mov	r3, r0
 8003d4a:	2b00      	cmp	r3, #0
 8003d4c:	d001      	beq.n	8003d52 <ADC_Select_CH2+0x3c>
    	 Error_Handler();
 8003d4e:	f7ff ff23 	bl	8003b98 <Error_Handler>
     }
}
 8003d52:	bf00      	nop
 8003d54:	3718      	adds	r7, #24
 8003d56:	46bd      	mov	sp, r7
 8003d58:	bd80      	pop	{r7, pc}

08003d5a <ADC_Select_CH3>:

void ADC_Select_CH3 (Photoresistor_DriverTypeDef* photo){
 8003d5a:	b580      	push	{r7, lr}
 8003d5c:	b086      	sub	sp, #24
 8003d5e:	af00      	add	r7, sp, #0
 8003d60:	6078      	str	r0, [r7, #4]
     ADC_ChannelConfTypeDef sConfig = {0};
 8003d62:	f107 0308 	add.w	r3, r7, #8
 8003d66:	2200      	movs	r2, #0
 8003d68:	601a      	str	r2, [r3, #0]
 8003d6a:	605a      	str	r2, [r3, #4]
 8003d6c:	609a      	str	r2, [r3, #8]
 8003d6e:	60da      	str	r2, [r3, #12]
     sConfig.Channel = ADC_CHANNEL_6;
 8003d70:	2306      	movs	r3, #6
 8003d72:	60bb      	str	r3, [r7, #8]
     sConfig.Rank = 1;
 8003d74:	2301      	movs	r3, #1
 8003d76:	60fb      	str	r3, [r7, #12]
     sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8003d78:	2300      	movs	r3, #0
 8003d7a:	613b      	str	r3, [r7, #16]
     if (HAL_ADC_ConfigChannel((photo->adc_handle), &sConfig) != HAL_OK){
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	f107 0208 	add.w	r2, r7, #8
 8003d84:	4611      	mov	r1, r2
 8003d86:	4618      	mov	r0, r3
 8003d88:	f001 ffca 	bl	8005d20 <HAL_ADC_ConfigChannel>
 8003d8c:	4603      	mov	r3, r0
 8003d8e:	2b00      	cmp	r3, #0
 8003d90:	d001      	beq.n	8003d96 <ADC_Select_CH3+0x3c>
    	 Error_Handler();
 8003d92:	f7ff ff01 	bl	8003b98 <Error_Handler>
     }
}
 8003d96:	bf00      	nop
 8003d98:	3718      	adds	r7, #24
 8003d9a:	46bd      	mov	sp, r7
 8003d9c:	bd80      	pop	{r7, pc}

08003d9e <ADC_Select_CH4>:

void ADC_Select_CH4 (Photoresistor_DriverTypeDef* photo){
 8003d9e:	b580      	push	{r7, lr}
 8003da0:	b086      	sub	sp, #24
 8003da2:	af00      	add	r7, sp, #0
 8003da4:	6078      	str	r0, [r7, #4]
     ADC_ChannelConfTypeDef sConfig = {0};
 8003da6:	f107 0308 	add.w	r3, r7, #8
 8003daa:	2200      	movs	r2, #0
 8003dac:	601a      	str	r2, [r3, #0]
 8003dae:	605a      	str	r2, [r3, #4]
 8003db0:	609a      	str	r2, [r3, #8]
 8003db2:	60da      	str	r2, [r3, #12]
     sConfig.Channel = ADC_CHANNEL_7;
 8003db4:	2307      	movs	r3, #7
 8003db6:	60bb      	str	r3, [r7, #8]
     sConfig.Rank = 1;
 8003db8:	2301      	movs	r3, #1
 8003dba:	60fb      	str	r3, [r7, #12]
     sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8003dbc:	2300      	movs	r3, #0
 8003dbe:	613b      	str	r3, [r7, #16]
     if (HAL_ADC_ConfigChannel((photo->adc_handle), &sConfig) != HAL_OK){
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	f107 0208 	add.w	r2, r7, #8
 8003dc8:	4611      	mov	r1, r2
 8003dca:	4618      	mov	r0, r3
 8003dcc:	f001 ffa8 	bl	8005d20 <HAL_ADC_ConfigChannel>
 8003dd0:	4603      	mov	r3, r0
 8003dd2:	2b00      	cmp	r3, #0
 8003dd4:	d001      	beq.n	8003dda <ADC_Select_CH4+0x3c>
    	 Error_Handler();
 8003dd6:	f7ff fedf 	bl	8003b98 <Error_Handler>
     }
}
 8003dda:	bf00      	nop
 8003ddc:	3718      	adds	r7, #24
 8003dde:	46bd      	mov	sp, r7
 8003de0:	bd80      	pop	{r7, pc}

08003de2 <get_photo_value>:

uint32_t get_photo_value(Photoresistor_DriverTypeDef* photo, uint8_t num)
{
 8003de2:	b580      	push	{r7, lr}
 8003de4:	b084      	sub	sp, #16
 8003de6:	af00      	add	r7, sp, #0
 8003de8:	6078      	str	r0, [r7, #4]
 8003dea:	460b      	mov	r3, r1
 8003dec:	70fb      	strb	r3, [r7, #3]
	if (num == 1){
 8003dee:	78fb      	ldrb	r3, [r7, #3]
 8003df0:	2b01      	cmp	r3, #1
 8003df2:	d102      	bne.n	8003dfa <get_photo_value+0x18>
		 ADC_Select_CH1(photo);
 8003df4:	6878      	ldr	r0, [r7, #4]
 8003df6:	f7ff ff6c 	bl	8003cd2 <ADC_Select_CH1>
	}
	if (num == 2){
 8003dfa:	78fb      	ldrb	r3, [r7, #3]
 8003dfc:	2b02      	cmp	r3, #2
 8003dfe:	d102      	bne.n	8003e06 <get_photo_value+0x24>
		 ADC_Select_CH2(photo);
 8003e00:	6878      	ldr	r0, [r7, #4]
 8003e02:	f7ff ff88 	bl	8003d16 <ADC_Select_CH2>
	}
	if (num == 3){
 8003e06:	78fb      	ldrb	r3, [r7, #3]
 8003e08:	2b03      	cmp	r3, #3
 8003e0a:	d102      	bne.n	8003e12 <get_photo_value+0x30>
		 ADC_Select_CH3(photo);
 8003e0c:	6878      	ldr	r0, [r7, #4]
 8003e0e:	f7ff ffa4 	bl	8003d5a <ADC_Select_CH3>
	}
	if (num == 4){
 8003e12:	78fb      	ldrb	r3, [r7, #3]
 8003e14:	2b04      	cmp	r3, #4
 8003e16:	d102      	bne.n	8003e1e <get_photo_value+0x3c>
		 ADC_Select_CH4(photo);
 8003e18:	6878      	ldr	r0, [r7, #4]
 8003e1a:	f7ff ffc0 	bl	8003d9e <ADC_Select_CH4>
	}
	  HAL_ADC_Start(photo->adc_handle);
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	4618      	mov	r0, r3
 8003e24:	f001 fdfc 	bl	8005a20 <HAL_ADC_Start>
	  HAL_ADC_PollForConversion(photo->adc_handle, 1000);
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	681b      	ldr	r3, [r3, #0]
 8003e2c:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8003e30:	4618      	mov	r0, r3
 8003e32:	f001 fedc 	bl	8005bee <HAL_ADC_PollForConversion>
	  uint32_t photo_result = HAL_ADC_GetValue(photo->adc_handle);
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	681b      	ldr	r3, [r3, #0]
 8003e3a:	4618      	mov	r0, r3
 8003e3c:	f001 ff62 	bl	8005d04 <HAL_ADC_GetValue>
 8003e40:	60f8      	str	r0, [r7, #12]
	  photo->photo_results[(num-1)] = photo_result;
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	695a      	ldr	r2, [r3, #20]
 8003e46:	78fb      	ldrb	r3, [r7, #3]
 8003e48:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8003e4c:	3b01      	subs	r3, #1
 8003e4e:	009b      	lsls	r3, r3, #2
 8003e50:	4413      	add	r3, r2
 8003e52:	68fa      	ldr	r2, [r7, #12]
 8003e54:	601a      	str	r2, [r3, #0]
	  HAL_ADC_Stop(photo->adc_handle);
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	681b      	ldr	r3, [r3, #0]
 8003e5a:	4618      	mov	r0, r3
 8003e5c:	f001 fe94 	bl	8005b88 <HAL_ADC_Stop>
	  return photo_result;
 8003e60:	68fb      	ldr	r3, [r7, #12]
}
 8003e62:	4618      	mov	r0, r3
 8003e64:	3710      	adds	r7, #16
 8003e66:	46bd      	mov	sp, r7
 8003e68:	bd80      	pop	{r7, pc}

08003e6a <get_photo_diff>:

uint32_t get_photo_diff(Photoresistor_DriverTypeDef* photo, uint8_t num1, uint8_t num2)
{
 8003e6a:	b580      	push	{r7, lr}
 8003e6c:	b084      	sub	sp, #16
 8003e6e:	af00      	add	r7, sp, #0
 8003e70:	6078      	str	r0, [r7, #4]
 8003e72:	460b      	mov	r3, r1
 8003e74:	70fb      	strb	r3, [r7, #3]
 8003e76:	4613      	mov	r3, r2
 8003e78:	70bb      	strb	r3, [r7, #2]
	uint32_t photo_result1 = get_photo_value(photo,num1);
 8003e7a:	78fb      	ldrb	r3, [r7, #3]
 8003e7c:	4619      	mov	r1, r3
 8003e7e:	6878      	ldr	r0, [r7, #4]
 8003e80:	f7ff ffaf 	bl	8003de2 <get_photo_value>
 8003e84:	60f8      	str	r0, [r7, #12]
	uint32_t photo_result2 = get_photo_value(photo,num2);
 8003e86:	78bb      	ldrb	r3, [r7, #2]
 8003e88:	4619      	mov	r1, r3
 8003e8a:	6878      	ldr	r0, [r7, #4]
 8003e8c:	f7ff ffa9 	bl	8003de2 <get_photo_value>
 8003e90:	60b8      	str	r0, [r7, #8]
	return (photo_result1-photo_result2);
 8003e92:	68fa      	ldr	r2, [r7, #12]
 8003e94:	68bb      	ldr	r3, [r7, #8]
 8003e96:	1ad3      	subs	r3, r2, r3
}
 8003e98:	4618      	mov	r0, r3
 8003e9a:	3710      	adds	r7, #16
 8003e9c:	46bd      	mov	sp, r7
 8003e9e:	bd80      	pop	{r7, pc}

08003ea0 <enable_rad>:
 */

#include <radio_reciever_driver.h>

void enable_rad(RadioReciever_DriverTypeDef* rad)
{
 8003ea0:	b580      	push	{r7, lr}
 8003ea2:	b082      	sub	sp, #8
 8003ea4:	af00      	add	r7, sp, #0
 8003ea6:	6078      	str	r0, [r7, #4]
	// Enabling the rising/falling edge interrupt
	HAL_TIM_IC_Start_IT(rad->tim_handle,rad->tim_channel1);
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	681a      	ldr	r2, [r3, #0]
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	685b      	ldr	r3, [r3, #4]
 8003eb0:	4619      	mov	r1, r3
 8003eb2:	4610      	mov	r0, r2
 8003eb4:	f004 fbcc 	bl	8008650 <HAL_TIM_IC_Start_IT>
	HAL_TIM_IC_Start_IT(rad->tim_handle,rad->tim_channel2);
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	681a      	ldr	r2, [r3, #0]
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	689b      	ldr	r3, [r3, #8]
 8003ec0:	4619      	mov	r1, r3
 8003ec2:	4610      	mov	r0, r2
 8003ec4:	f004 fbc4 	bl	8008650 <HAL_TIM_IC_Start_IT>
}
 8003ec8:	bf00      	nop
 8003eca:	3708      	adds	r7, #8
 8003ecc:	46bd      	mov	sp, r7
 8003ece:	bd80      	pop	{r7, pc}

08003ed0 <get_pulse>:
	HAL_TIM_IC_Stop_IT(rad->tim_handle,rad->tim_channel1);
	HAL_TIM_IC_Stop_IT(rad->tim_handle,rad->tim_channel2);
}

uint16_t get_pulse(RadioReciever_DriverTypeDef* rad)
{
 8003ed0:	b480      	push	{r7}
 8003ed2:	b083      	sub	sp, #12
 8003ed4:	af00      	add	r7, sp, #0
 8003ed6:	6078      	str	r0, [r7, #4]
	if (rad->pulse_recieve_flag){
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	699b      	ldr	r3, [r3, #24]
 8003edc:	2b00      	cmp	r3, #0
 8003ede:	d038      	beq.n	8003f52 <get_pulse+0x82>
		// Calculate pulse width (in us) w/ overflow
		if (rad->IC_Fall < rad->IC_Rise){
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	89da      	ldrh	r2, [r3, #14]
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	899b      	ldrh	r3, [r3, #12]
 8003ee8:	429a      	cmp	r2, r3
 8003eea:	d20a      	bcs.n	8003f02 <get_pulse+0x32>
			rad->IC_Diff = (0xffff - rad->IC_Rise) + rad->IC_Fall;
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	89da      	ldrh	r2, [r3, #14]
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	899b      	ldrh	r3, [r3, #12]
 8003ef4:	1ad3      	subs	r3, r2, r3
 8003ef6:	b29b      	uxth	r3, r3
 8003ef8:	3b01      	subs	r3, #1
 8003efa:	b29a      	uxth	r2, r3
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	821a      	strh	r2, [r3, #16]
 8003f00:	e007      	b.n	8003f12 <get_pulse+0x42>
		}
		else{
			rad->IC_Diff = rad->IC_Fall - rad->IC_Rise;
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	89da      	ldrh	r2, [r3, #14]
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	899b      	ldrh	r3, [r3, #12]
 8003f0a:	1ad3      	subs	r3, r2, r3
 8003f0c:	b29a      	uxth	r2, r3
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	821a      	strh	r2, [r3, #16]
		}
		// Manage invalid values
		if (rad->IC_Diff < (2000*(1+rad->tol)) || rad->IC_Diff > (1000*(1-rad->tol))){
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	8a1b      	ldrh	r3, [r3, #16]
 8003f16:	4619      	mov	r1, r3
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	8a9b      	ldrh	r3, [r3, #20]
 8003f1c:	3301      	adds	r3, #1
 8003f1e:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 8003f22:	fb02 f303 	mul.w	r3, r2, r3
 8003f26:	4299      	cmp	r1, r3
 8003f28:	db0c      	blt.n	8003f44 <get_pulse+0x74>
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	8a1b      	ldrh	r3, [r3, #16]
 8003f2e:	4619      	mov	r1, r3
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	8a9b      	ldrh	r3, [r3, #20]
 8003f34:	f1c3 0301 	rsb	r3, r3, #1
 8003f38:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8003f3c:	fb02 f303 	mul.w	r3, r2, r3
 8003f40:	4299      	cmp	r1, r3
 8003f42:	dd03      	ble.n	8003f4c <get_pulse+0x7c>
			rad->pulse_width = rad->IC_Diff;
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	8a1a      	ldrh	r2, [r3, #16]
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	825a      	strh	r2, [r3, #18]
		}
		rad->pulse_recieve_flag = 0;
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	2200      	movs	r2, #0
 8003f50:	619a      	str	r2, [r3, #24]
	}
	return rad->pulse_width;
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	8a5b      	ldrh	r3, [r3, #18]
}
 8003f56:	4618      	mov	r0, r3
 8003f58:	370c      	adds	r7, #12
 8003f5a:	46bd      	mov	sp, r7
 8003f5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f60:	4770      	bx	lr

08003f62 <read_pulse>:

void read_pulse(RadioReciever_DriverTypeDef* rad, TIM_HandleTypeDef* htim)
{
 8003f62:	b580      	push	{r7, lr}
 8003f64:	b082      	sub	sp, #8
 8003f66:	af00      	add	r7, sp, #0
 8003f68:	6078      	str	r0, [r7, #4]
 8003f6a:	6039      	str	r1, [r7, #0]
	if (htim->Instance == rad->tim_handle->Instance && !(rad->pulse_recieve_flag)){
 8003f6c:	683b      	ldr	r3, [r7, #0]
 8003f6e:	681a      	ldr	r2, [r3, #0]
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	681b      	ldr	r3, [r3, #0]
 8003f76:	429a      	cmp	r2, r3
 8003f78:	d11e      	bne.n	8003fb8 <read_pulse+0x56>
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	699b      	ldr	r3, [r3, #24]
 8003f7e:	2b00      	cmp	r3, #0
 8003f80:	d11a      	bne.n	8003fb8 <read_pulse+0x56>
		if (rad->rise_flag){
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	69db      	ldr	r3, [r3, #28]
 8003f86:	2b00      	cmp	r3, #0
 8003f88:	d013      	beq.n	8003fb2 <read_pulse+0x50>
			rad->IC_Rise = 0;
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	2200      	movs	r2, #0
 8003f8e:	819a      	strh	r2, [r3, #12]
			rad->IC_Fall = HAL_TIM_ReadCapturedValue(htim, rad->tim_channel2);
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	689b      	ldr	r3, [r3, #8]
 8003f94:	4619      	mov	r1, r3
 8003f96:	6838      	ldr	r0, [r7, #0]
 8003f98:	f005 f900 	bl	800919c <HAL_TIM_ReadCapturedValue>
 8003f9c:	4603      	mov	r3, r0
 8003f9e:	b29a      	uxth	r2, r3
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	81da      	strh	r2, [r3, #14]
			rad->pulse_recieve_flag = 1;
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	2201      	movs	r2, #1
 8003fa8:	619a      	str	r2, [r3, #24]
			rad->rise_flag = 0;
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	2200      	movs	r2, #0
 8003fae:	61da      	str	r2, [r3, #28]
		}
		else{
			rad->rise_flag = 1;
		}
	}
}
 8003fb0:	e002      	b.n	8003fb8 <read_pulse+0x56>
			rad->rise_flag = 1;
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	2201      	movs	r2, #1
 8003fb6:	61da      	str	r2, [r3, #28]
}
 8003fb8:	bf00      	nop
 8003fba:	3708      	adds	r7, #8
 8003fbc:	46bd      	mov	sp, r7
 8003fbe:	bd80      	pop	{r7, pc}

08003fc0 <enable_servo>:
 *      Author: evananthony
 */

#include "servo_driver.h"

void enable_servo(Servo_DriverTypeDef* servo){
 8003fc0:	b580      	push	{r7, lr}
 8003fc2:	b082      	sub	sp, #8
 8003fc4:	af00      	add	r7, sp, #0
 8003fc6:	6078      	str	r0, [r7, #4]
	// Enables servo motor PWM output channel
	HAL_TIM_PWM_Start(servo->pwmHandle, servo->timer_ch);
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	681a      	ldr	r2, [r3, #0]
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	685b      	ldr	r3, [r3, #4]
 8003fd0:	4619      	mov	r1, r3
 8003fd2:	4610      	mov	r0, r2
 8003fd4:	f004 fa32 	bl	800843c <HAL_TIM_PWM_Start>

}
 8003fd8:	bf00      	nop
 8003fda:	3708      	adds	r7, #8
 8003fdc:	46bd      	mov	sp, r7
 8003fde:	bd80      	pop	{r7, pc}

08003fe0 <servo_get_position>:
	// Disables servo motor PWM output channel
	HAL_TIM_PWM_Stop(servo->pwmHandle, servo->timer_ch);

}

float servo_get_position(Servo_DriverTypeDef* servo){
 8003fe0:	b480      	push	{r7}
 8003fe2:	b085      	sub	sp, #20
 8003fe4:	af00      	add	r7, sp, #0
 8003fe6:	6078      	str	r0, [r7, #4]
	// Gets the current position of the servo relative to the initial position
	float position;
	float PW = (((float)(servo->current_CCR)*20)/(float)(servo->timer_ARR + 1));
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	689b      	ldr	r3, [r3, #8]
 8003fec:	ee07 3a90 	vmov	s15, r3
 8003ff0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003ff4:	eeb3 7a04 	vmov.f32	s14, #52	@ 0x41a00000  20.0
 8003ff8:	ee67 6a87 	vmul.f32	s13, s15, s14
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	68db      	ldr	r3, [r3, #12]
 8004000:	3301      	adds	r3, #1
 8004002:	ee07 3a90 	vmov	s15, r3
 8004006:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800400a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800400e:	edc7 7a03 	vstr	s15, [r7, #12]
	position = (90*PW) - 135;
 8004012:	edd7 7a03 	vldr	s15, [r7, #12]
 8004016:	ed9f 7a0a 	vldr	s14, [pc, #40]	@ 8004040 <servo_get_position+0x60>
 800401a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800401e:	ed9f 7a09 	vldr	s14, [pc, #36]	@ 8004044 <servo_get_position+0x64>
 8004022:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8004026:	edc7 7a02 	vstr	s15, [r7, #8]
	return position;
 800402a:	68bb      	ldr	r3, [r7, #8]
 800402c:	ee07 3a90 	vmov	s15, r3
}
 8004030:	eeb0 0a67 	vmov.f32	s0, s15
 8004034:	3714      	adds	r7, #20
 8004036:	46bd      	mov	sp, r7
 8004038:	f85d 7b04 	ldr.w	r7, [sp], #4
 800403c:	4770      	bx	lr
 800403e:	bf00      	nop
 8004040:	42b40000 	.word	0x42b40000
 8004044:	43070000 	.word	0x43070000

08004048 <servo_set_position>:

void servo_set_position(Servo_DriverTypeDef* servo, float angle){
 8004048:	b480      	push	{r7}
 800404a:	b085      	sub	sp, #20
 800404c:	af00      	add	r7, sp, #0
 800404e:	6078      	str	r0, [r7, #4]
 8004050:	ed87 0a00 	vstr	s0, [r7]
	// Sets the current position of the servo to an angle from -90 to 90 degrees

	if (angle > 90){
 8004054:	edd7 7a00 	vldr	s15, [r7]
 8004058:	ed9f 7a3b 	vldr	s14, [pc, #236]	@ 8004148 <servo_set_position+0x100>
 800405c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004060:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004064:	dd02      	ble.n	800406c <servo_set_position+0x24>
		angle = 90;
 8004066:	4b39      	ldr	r3, [pc, #228]	@ (800414c <servo_set_position+0x104>)
 8004068:	603b      	str	r3, [r7, #0]
 800406a:	e00a      	b.n	8004082 <servo_set_position+0x3a>
	}
	else if (angle < -90){
 800406c:	edd7 7a00 	vldr	s15, [r7]
 8004070:	ed9f 7a37 	vldr	s14, [pc, #220]	@ 8004150 <servo_set_position+0x108>
 8004074:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004078:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800407c:	d501      	bpl.n	8004082 <servo_set_position+0x3a>
		angle = -90;
 800407e:	4b35      	ldr	r3, [pc, #212]	@ (8004154 <servo_set_position+0x10c>)
 8004080:	603b      	str	r3, [r7, #0]
	}

	float PW = (angle + 135) / 90;
 8004082:	edd7 7a00 	vldr	s15, [r7]
 8004086:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 8004158 <servo_set_position+0x110>
 800408a:	ee37 7a87 	vadd.f32	s14, s15, s14
 800408e:	eddf 6a2e 	vldr	s13, [pc, #184]	@ 8004148 <servo_set_position+0x100>
 8004092:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8004096:	edc7 7a03 	vstr	s15, [r7, #12]
	float CCR = (PW * (servo->timer_ARR + 1)) / 20;
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	68db      	ldr	r3, [r3, #12]
 800409e:	3301      	adds	r3, #1
 80040a0:	ee07 3a90 	vmov	s15, r3
 80040a4:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80040a8:	edd7 7a03 	vldr	s15, [r7, #12]
 80040ac:	ee27 7a27 	vmul.f32	s14, s14, s15
 80040b0:	eef3 6a04 	vmov.f32	s13, #52	@ 0x41a00000  20.0
 80040b4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80040b8:	edc7 7a02 	vstr	s15, [r7, #8]
	servo->current_CCR = (uint32_t)CCR;
 80040bc:	edd7 7a02 	vldr	s15, [r7, #8]
 80040c0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80040c4:	ee17 2a90 	vmov	r2, s15
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	609a      	str	r2, [r3, #8]
	__HAL_TIM_SET_COMPARE(servo->pwmHandle, servo->timer_ch, CCR);
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	685b      	ldr	r3, [r3, #4]
 80040d0:	2b00      	cmp	r3, #0
 80040d2:	d10a      	bne.n	80040ea <servo_set_position+0xa2>
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	681b      	ldr	r3, [r3, #0]
 80040da:	edd7 7a02 	vldr	s15, [r7, #8]
 80040de:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80040e2:	ee17 2a90 	vmov	r2, s15
 80040e6:	635a      	str	r2, [r3, #52]	@ 0x34
}
 80040e8:	e027      	b.n	800413a <servo_set_position+0xf2>
	__HAL_TIM_SET_COMPARE(servo->pwmHandle, servo->timer_ch, CCR);
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	685b      	ldr	r3, [r3, #4]
 80040ee:	2b04      	cmp	r3, #4
 80040f0:	d10a      	bne.n	8004108 <servo_set_position+0xc0>
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	681b      	ldr	r3, [r3, #0]
 80040f6:	681a      	ldr	r2, [r3, #0]
 80040f8:	edd7 7a02 	vldr	s15, [r7, #8]
 80040fc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004100:	ee17 3a90 	vmov	r3, s15
 8004104:	6393      	str	r3, [r2, #56]	@ 0x38
}
 8004106:	e018      	b.n	800413a <servo_set_position+0xf2>
	__HAL_TIM_SET_COMPARE(servo->pwmHandle, servo->timer_ch, CCR);
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	685b      	ldr	r3, [r3, #4]
 800410c:	2b08      	cmp	r3, #8
 800410e:	d10a      	bne.n	8004126 <servo_set_position+0xde>
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	681a      	ldr	r2, [r3, #0]
 8004116:	edd7 7a02 	vldr	s15, [r7, #8]
 800411a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800411e:	ee17 3a90 	vmov	r3, s15
 8004122:	63d3      	str	r3, [r2, #60]	@ 0x3c
}
 8004124:	e009      	b.n	800413a <servo_set_position+0xf2>
	__HAL_TIM_SET_COMPARE(servo->pwmHandle, servo->timer_ch, CCR);
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	681a      	ldr	r2, [r3, #0]
 800412c:	edd7 7a02 	vldr	s15, [r7, #8]
 8004130:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004134:	ee17 3a90 	vmov	r3, s15
 8004138:	6413      	str	r3, [r2, #64]	@ 0x40
}
 800413a:	bf00      	nop
 800413c:	3714      	adds	r7, #20
 800413e:	46bd      	mov	sp, r7
 8004140:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004144:	4770      	bx	lr
 8004146:	bf00      	nop
 8004148:	42b40000 	.word	0x42b40000
 800414c:	42b40000 	.word	0x42b40000
 8004150:	c2b40000 	.word	0xc2b40000
 8004154:	c2b40000 	.word	0xc2b40000
 8004158:	43070000 	.word	0x43070000

0800415c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800415c:	b480      	push	{r7}
 800415e:	b083      	sub	sp, #12
 8004160:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004162:	2300      	movs	r3, #0
 8004164:	607b      	str	r3, [r7, #4]
 8004166:	4b10      	ldr	r3, [pc, #64]	@ (80041a8 <HAL_MspInit+0x4c>)
 8004168:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800416a:	4a0f      	ldr	r2, [pc, #60]	@ (80041a8 <HAL_MspInit+0x4c>)
 800416c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004170:	6453      	str	r3, [r2, #68]	@ 0x44
 8004172:	4b0d      	ldr	r3, [pc, #52]	@ (80041a8 <HAL_MspInit+0x4c>)
 8004174:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004176:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800417a:	607b      	str	r3, [r7, #4]
 800417c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800417e:	2300      	movs	r3, #0
 8004180:	603b      	str	r3, [r7, #0]
 8004182:	4b09      	ldr	r3, [pc, #36]	@ (80041a8 <HAL_MspInit+0x4c>)
 8004184:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004186:	4a08      	ldr	r2, [pc, #32]	@ (80041a8 <HAL_MspInit+0x4c>)
 8004188:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800418c:	6413      	str	r3, [r2, #64]	@ 0x40
 800418e:	4b06      	ldr	r3, [pc, #24]	@ (80041a8 <HAL_MspInit+0x4c>)
 8004190:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004192:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004196:	603b      	str	r3, [r7, #0]
 8004198:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800419a:	bf00      	nop
 800419c:	370c      	adds	r7, #12
 800419e:	46bd      	mov	sp, r7
 80041a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041a4:	4770      	bx	lr
 80041a6:	bf00      	nop
 80041a8:	40023800 	.word	0x40023800

080041ac <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80041ac:	b580      	push	{r7, lr}
 80041ae:	b08a      	sub	sp, #40	@ 0x28
 80041b0:	af00      	add	r7, sp, #0
 80041b2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80041b4:	f107 0314 	add.w	r3, r7, #20
 80041b8:	2200      	movs	r2, #0
 80041ba:	601a      	str	r2, [r3, #0]
 80041bc:	605a      	str	r2, [r3, #4]
 80041be:	609a      	str	r2, [r3, #8]
 80041c0:	60da      	str	r2, [r3, #12]
 80041c2:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	681b      	ldr	r3, [r3, #0]
 80041c8:	4a17      	ldr	r2, [pc, #92]	@ (8004228 <HAL_ADC_MspInit+0x7c>)
 80041ca:	4293      	cmp	r3, r2
 80041cc:	d127      	bne.n	800421e <HAL_ADC_MspInit+0x72>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80041ce:	2300      	movs	r3, #0
 80041d0:	613b      	str	r3, [r7, #16]
 80041d2:	4b16      	ldr	r3, [pc, #88]	@ (800422c <HAL_ADC_MspInit+0x80>)
 80041d4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80041d6:	4a15      	ldr	r2, [pc, #84]	@ (800422c <HAL_ADC_MspInit+0x80>)
 80041d8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80041dc:	6453      	str	r3, [r2, #68]	@ 0x44
 80041de:	4b13      	ldr	r3, [pc, #76]	@ (800422c <HAL_ADC_MspInit+0x80>)
 80041e0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80041e2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80041e6:	613b      	str	r3, [r7, #16]
 80041e8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80041ea:	2300      	movs	r3, #0
 80041ec:	60fb      	str	r3, [r7, #12]
 80041ee:	4b0f      	ldr	r3, [pc, #60]	@ (800422c <HAL_ADC_MspInit+0x80>)
 80041f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80041f2:	4a0e      	ldr	r2, [pc, #56]	@ (800422c <HAL_ADC_MspInit+0x80>)
 80041f4:	f043 0301 	orr.w	r3, r3, #1
 80041f8:	6313      	str	r3, [r2, #48]	@ 0x30
 80041fa:	4b0c      	ldr	r3, [pc, #48]	@ (800422c <HAL_ADC_MspInit+0x80>)
 80041fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80041fe:	f003 0301 	and.w	r3, r3, #1
 8004202:	60fb      	str	r3, [r7, #12]
 8004204:	68fb      	ldr	r3, [r7, #12]
    PA4     ------> ADC1_IN4
    PA5     ------> ADC1_IN5
    PA6     ------> ADC1_IN6
    PA7     ------> ADC1_IN7
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8004206:	23f0      	movs	r3, #240	@ 0xf0
 8004208:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800420a:	2303      	movs	r3, #3
 800420c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800420e:	2300      	movs	r3, #0
 8004210:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004212:	f107 0314 	add.w	r3, r7, #20
 8004216:	4619      	mov	r1, r3
 8004218:	4805      	ldr	r0, [pc, #20]	@ (8004230 <HAL_ADC_MspInit+0x84>)
 800421a:	f002 f8c1 	bl	80063a0 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 800421e:	bf00      	nop
 8004220:	3728      	adds	r7, #40	@ 0x28
 8004222:	46bd      	mov	sp, r7
 8004224:	bd80      	pop	{r7, pc}
 8004226:	bf00      	nop
 8004228:	40012000 	.word	0x40012000
 800422c:	40023800 	.word	0x40023800
 8004230:	40020000 	.word	0x40020000

08004234 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8004234:	b580      	push	{r7, lr}
 8004236:	b08a      	sub	sp, #40	@ 0x28
 8004238:	af00      	add	r7, sp, #0
 800423a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800423c:	f107 0314 	add.w	r3, r7, #20
 8004240:	2200      	movs	r2, #0
 8004242:	601a      	str	r2, [r3, #0]
 8004244:	605a      	str	r2, [r3, #4]
 8004246:	609a      	str	r2, [r3, #8]
 8004248:	60da      	str	r2, [r3, #12]
 800424a:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	681b      	ldr	r3, [r3, #0]
 8004250:	4a19      	ldr	r2, [pc, #100]	@ (80042b8 <HAL_I2C_MspInit+0x84>)
 8004252:	4293      	cmp	r3, r2
 8004254:	d12c      	bne.n	80042b0 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004256:	2300      	movs	r3, #0
 8004258:	613b      	str	r3, [r7, #16]
 800425a:	4b18      	ldr	r3, [pc, #96]	@ (80042bc <HAL_I2C_MspInit+0x88>)
 800425c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800425e:	4a17      	ldr	r2, [pc, #92]	@ (80042bc <HAL_I2C_MspInit+0x88>)
 8004260:	f043 0302 	orr.w	r3, r3, #2
 8004264:	6313      	str	r3, [r2, #48]	@ 0x30
 8004266:	4b15      	ldr	r3, [pc, #84]	@ (80042bc <HAL_I2C_MspInit+0x88>)
 8004268:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800426a:	f003 0302 	and.w	r3, r3, #2
 800426e:	613b      	str	r3, [r7, #16]
 8004270:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8004272:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8004276:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8004278:	2312      	movs	r3, #18
 800427a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800427c:	2300      	movs	r3, #0
 800427e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004280:	2303      	movs	r3, #3
 8004282:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8004284:	2304      	movs	r3, #4
 8004286:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004288:	f107 0314 	add.w	r3, r7, #20
 800428c:	4619      	mov	r1, r3
 800428e:	480c      	ldr	r0, [pc, #48]	@ (80042c0 <HAL_I2C_MspInit+0x8c>)
 8004290:	f002 f886 	bl	80063a0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8004294:	2300      	movs	r3, #0
 8004296:	60fb      	str	r3, [r7, #12]
 8004298:	4b08      	ldr	r3, [pc, #32]	@ (80042bc <HAL_I2C_MspInit+0x88>)
 800429a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800429c:	4a07      	ldr	r2, [pc, #28]	@ (80042bc <HAL_I2C_MspInit+0x88>)
 800429e:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80042a2:	6413      	str	r3, [r2, #64]	@ 0x40
 80042a4:	4b05      	ldr	r3, [pc, #20]	@ (80042bc <HAL_I2C_MspInit+0x88>)
 80042a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80042a8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80042ac:	60fb      	str	r3, [r7, #12]
 80042ae:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 80042b0:	bf00      	nop
 80042b2:	3728      	adds	r7, #40	@ 0x28
 80042b4:	46bd      	mov	sp, r7
 80042b6:	bd80      	pop	{r7, pc}
 80042b8:	40005400 	.word	0x40005400
 80042bc:	40023800 	.word	0x40023800
 80042c0:	40020400 	.word	0x40020400

080042c4 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80042c4:	b580      	push	{r7, lr}
 80042c6:	b08c      	sub	sp, #48	@ 0x30
 80042c8:	af00      	add	r7, sp, #0
 80042ca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80042cc:	f107 031c 	add.w	r3, r7, #28
 80042d0:	2200      	movs	r2, #0
 80042d2:	601a      	str	r2, [r3, #0]
 80042d4:	605a      	str	r2, [r3, #4]
 80042d6:	609a      	str	r2, [r3, #8]
 80042d8:	60da      	str	r2, [r3, #12]
 80042da:	611a      	str	r2, [r3, #16]
  if(htim_base->Instance==TIM1)
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	4a31      	ldr	r2, [pc, #196]	@ (80043a8 <HAL_TIM_Base_MspInit+0xe4>)
 80042e2:	4293      	cmp	r3, r2
 80042e4:	d135      	bne.n	8004352 <HAL_TIM_Base_MspInit+0x8e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80042e6:	2300      	movs	r3, #0
 80042e8:	61bb      	str	r3, [r7, #24]
 80042ea:	4b30      	ldr	r3, [pc, #192]	@ (80043ac <HAL_TIM_Base_MspInit+0xe8>)
 80042ec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80042ee:	4a2f      	ldr	r2, [pc, #188]	@ (80043ac <HAL_TIM_Base_MspInit+0xe8>)
 80042f0:	f043 0301 	orr.w	r3, r3, #1
 80042f4:	6453      	str	r3, [r2, #68]	@ 0x44
 80042f6:	4b2d      	ldr	r3, [pc, #180]	@ (80043ac <HAL_TIM_Base_MspInit+0xe8>)
 80042f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80042fa:	f003 0301 	and.w	r3, r3, #1
 80042fe:	61bb      	str	r3, [r7, #24]
 8004300:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004302:	2300      	movs	r3, #0
 8004304:	617b      	str	r3, [r7, #20]
 8004306:	4b29      	ldr	r3, [pc, #164]	@ (80043ac <HAL_TIM_Base_MspInit+0xe8>)
 8004308:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800430a:	4a28      	ldr	r2, [pc, #160]	@ (80043ac <HAL_TIM_Base_MspInit+0xe8>)
 800430c:	f043 0301 	orr.w	r3, r3, #1
 8004310:	6313      	str	r3, [r2, #48]	@ 0x30
 8004312:	4b26      	ldr	r3, [pc, #152]	@ (80043ac <HAL_TIM_Base_MspInit+0xe8>)
 8004314:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004316:	f003 0301 	and.w	r3, r3, #1
 800431a:	617b      	str	r3, [r7, #20]
 800431c:	697b      	ldr	r3, [r7, #20]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 800431e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8004322:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004324:	2302      	movs	r3, #2
 8004326:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004328:	2300      	movs	r3, #0
 800432a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800432c:	2300      	movs	r3, #0
 800432e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8004330:	2301      	movs	r3, #1
 8004332:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004334:	f107 031c 	add.w	r3, r7, #28
 8004338:	4619      	mov	r1, r3
 800433a:	481d      	ldr	r0, [pc, #116]	@ (80043b0 <HAL_TIM_Base_MspInit+0xec>)
 800433c:	f002 f830 	bl	80063a0 <HAL_GPIO_Init>

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_CC_IRQn, 0, 0);
 8004340:	2200      	movs	r2, #0
 8004342:	2100      	movs	r1, #0
 8004344:	201b      	movs	r0, #27
 8004346:	f001 fff4 	bl	8006332 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 800434a:	201b      	movs	r0, #27
 800434c:	f002 f80d 	bl	800636a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM5_MspInit 1 */

  /* USER CODE END TIM5_MspInit 1 */
  }

}
 8004350:	e026      	b.n	80043a0 <HAL_TIM_Base_MspInit+0xdc>
  else if(htim_base->Instance==TIM2)
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800435a:	d10e      	bne.n	800437a <HAL_TIM_Base_MspInit+0xb6>
    __HAL_RCC_TIM2_CLK_ENABLE();
 800435c:	2300      	movs	r3, #0
 800435e:	613b      	str	r3, [r7, #16]
 8004360:	4b12      	ldr	r3, [pc, #72]	@ (80043ac <HAL_TIM_Base_MspInit+0xe8>)
 8004362:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004364:	4a11      	ldr	r2, [pc, #68]	@ (80043ac <HAL_TIM_Base_MspInit+0xe8>)
 8004366:	f043 0301 	orr.w	r3, r3, #1
 800436a:	6413      	str	r3, [r2, #64]	@ 0x40
 800436c:	4b0f      	ldr	r3, [pc, #60]	@ (80043ac <HAL_TIM_Base_MspInit+0xe8>)
 800436e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004370:	f003 0301 	and.w	r3, r3, #1
 8004374:	613b      	str	r3, [r7, #16]
 8004376:	693b      	ldr	r3, [r7, #16]
}
 8004378:	e012      	b.n	80043a0 <HAL_TIM_Base_MspInit+0xdc>
  else if(htim_base->Instance==TIM5)
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	4a0d      	ldr	r2, [pc, #52]	@ (80043b4 <HAL_TIM_Base_MspInit+0xf0>)
 8004380:	4293      	cmp	r3, r2
 8004382:	d10d      	bne.n	80043a0 <HAL_TIM_Base_MspInit+0xdc>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8004384:	2300      	movs	r3, #0
 8004386:	60fb      	str	r3, [r7, #12]
 8004388:	4b08      	ldr	r3, [pc, #32]	@ (80043ac <HAL_TIM_Base_MspInit+0xe8>)
 800438a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800438c:	4a07      	ldr	r2, [pc, #28]	@ (80043ac <HAL_TIM_Base_MspInit+0xe8>)
 800438e:	f043 0308 	orr.w	r3, r3, #8
 8004392:	6413      	str	r3, [r2, #64]	@ 0x40
 8004394:	4b05      	ldr	r3, [pc, #20]	@ (80043ac <HAL_TIM_Base_MspInit+0xe8>)
 8004396:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004398:	f003 0308 	and.w	r3, r3, #8
 800439c:	60fb      	str	r3, [r7, #12]
 800439e:	68fb      	ldr	r3, [r7, #12]
}
 80043a0:	bf00      	nop
 80043a2:	3730      	adds	r7, #48	@ 0x30
 80043a4:	46bd      	mov	sp, r7
 80043a6:	bd80      	pop	{r7, pc}
 80043a8:	40010000 	.word	0x40010000
 80043ac:	40023800 	.word	0x40023800
 80043b0:	40020000 	.word	0x40020000
 80043b4:	40000c00 	.word	0x40000c00

080043b8 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 80043b8:	b580      	push	{r7, lr}
 80043ba:	b08a      	sub	sp, #40	@ 0x28
 80043bc:	af00      	add	r7, sp, #0
 80043be:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80043c0:	f107 0314 	add.w	r3, r7, #20
 80043c4:	2200      	movs	r2, #0
 80043c6:	601a      	str	r2, [r3, #0]
 80043c8:	605a      	str	r2, [r3, #4]
 80043ca:	609a      	str	r2, [r3, #8]
 80043cc:	60da      	str	r2, [r3, #12]
 80043ce:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM4)
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	4a1d      	ldr	r2, [pc, #116]	@ (800444c <HAL_TIM_Encoder_MspInit+0x94>)
 80043d6:	4293      	cmp	r3, r2
 80043d8:	d133      	bne.n	8004442 <HAL_TIM_Encoder_MspInit+0x8a>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 80043da:	2300      	movs	r3, #0
 80043dc:	613b      	str	r3, [r7, #16]
 80043de:	4b1c      	ldr	r3, [pc, #112]	@ (8004450 <HAL_TIM_Encoder_MspInit+0x98>)
 80043e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80043e2:	4a1b      	ldr	r2, [pc, #108]	@ (8004450 <HAL_TIM_Encoder_MspInit+0x98>)
 80043e4:	f043 0304 	orr.w	r3, r3, #4
 80043e8:	6413      	str	r3, [r2, #64]	@ 0x40
 80043ea:	4b19      	ldr	r3, [pc, #100]	@ (8004450 <HAL_TIM_Encoder_MspInit+0x98>)
 80043ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80043ee:	f003 0304 	and.w	r3, r3, #4
 80043f2:	613b      	str	r3, [r7, #16]
 80043f4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80043f6:	2300      	movs	r3, #0
 80043f8:	60fb      	str	r3, [r7, #12]
 80043fa:	4b15      	ldr	r3, [pc, #84]	@ (8004450 <HAL_TIM_Encoder_MspInit+0x98>)
 80043fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80043fe:	4a14      	ldr	r2, [pc, #80]	@ (8004450 <HAL_TIM_Encoder_MspInit+0x98>)
 8004400:	f043 0302 	orr.w	r3, r3, #2
 8004404:	6313      	str	r3, [r2, #48]	@ 0x30
 8004406:	4b12      	ldr	r3, [pc, #72]	@ (8004450 <HAL_TIM_Encoder_MspInit+0x98>)
 8004408:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800440a:	f003 0302 	and.w	r3, r3, #2
 800440e:	60fb      	str	r3, [r7, #12]
 8004410:	68fb      	ldr	r3, [r7, #12]
    /**TIM4 GPIO Configuration
    PB6     ------> TIM4_CH1
    PB7     ------> TIM4_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8004412:	23c0      	movs	r3, #192	@ 0xc0
 8004414:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004416:	2302      	movs	r3, #2
 8004418:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800441a:	2300      	movs	r3, #0
 800441c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800441e:	2300      	movs	r3, #0
 8004420:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8004422:	2302      	movs	r3, #2
 8004424:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004426:	f107 0314 	add.w	r3, r7, #20
 800442a:	4619      	mov	r1, r3
 800442c:	4809      	ldr	r0, [pc, #36]	@ (8004454 <HAL_TIM_Encoder_MspInit+0x9c>)
 800442e:	f001 ffb7 	bl	80063a0 <HAL_GPIO_Init>

    /* TIM4 interrupt Init */
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8004432:	2200      	movs	r2, #0
 8004434:	2100      	movs	r1, #0
 8004436:	201e      	movs	r0, #30
 8004438:	f001 ff7b 	bl	8006332 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 800443c:	201e      	movs	r0, #30
 800443e:	f001 ff94 	bl	800636a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8004442:	bf00      	nop
 8004444:	3728      	adds	r7, #40	@ 0x28
 8004446:	46bd      	mov	sp, r7
 8004448:	bd80      	pop	{r7, pc}
 800444a:	bf00      	nop
 800444c:	40000800 	.word	0x40000800
 8004450:	40023800 	.word	0x40023800
 8004454:	40020400 	.word	0x40020400

08004458 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8004458:	b580      	push	{r7, lr}
 800445a:	b08a      	sub	sp, #40	@ 0x28
 800445c:	af00      	add	r7, sp, #0
 800445e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004460:	f107 0314 	add.w	r3, r7, #20
 8004464:	2200      	movs	r2, #0
 8004466:	601a      	str	r2, [r3, #0]
 8004468:	605a      	str	r2, [r3, #4]
 800446a:	609a      	str	r2, [r3, #8]
 800446c:	60da      	str	r2, [r3, #12]
 800446e:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	681b      	ldr	r3, [r3, #0]
 8004474:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004478:	d11e      	bne.n	80044b8 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800447a:	2300      	movs	r3, #0
 800447c:	613b      	str	r3, [r7, #16]
 800447e:	4b22      	ldr	r3, [pc, #136]	@ (8004508 <HAL_TIM_MspPostInit+0xb0>)
 8004480:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004482:	4a21      	ldr	r2, [pc, #132]	@ (8004508 <HAL_TIM_MspPostInit+0xb0>)
 8004484:	f043 0301 	orr.w	r3, r3, #1
 8004488:	6313      	str	r3, [r2, #48]	@ 0x30
 800448a:	4b1f      	ldr	r3, [pc, #124]	@ (8004508 <HAL_TIM_MspPostInit+0xb0>)
 800448c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800448e:	f003 0301 	and.w	r3, r3, #1
 8004492:	613b      	str	r3, [r7, #16]
 8004494:	693b      	ldr	r3, [r7, #16]
    /**TIM2 GPIO Configuration
    PA0-WKUP     ------> TIM2_CH1
    PA1     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8004496:	2303      	movs	r3, #3
 8004498:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800449a:	2302      	movs	r3, #2
 800449c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800449e:	2300      	movs	r3, #0
 80044a0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80044a2:	2300      	movs	r3, #0
 80044a4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80044a6:	2301      	movs	r3, #1
 80044a8:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80044aa:	f107 0314 	add.w	r3, r7, #20
 80044ae:	4619      	mov	r1, r3
 80044b0:	4816      	ldr	r0, [pc, #88]	@ (800450c <HAL_TIM_MspPostInit+0xb4>)
 80044b2:	f001 ff75 	bl	80063a0 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM5_MspPostInit 1 */

  /* USER CODE END TIM5_MspPostInit 1 */
  }

}
 80044b6:	e022      	b.n	80044fe <HAL_TIM_MspPostInit+0xa6>
  else if(htim->Instance==TIM5)
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	4a14      	ldr	r2, [pc, #80]	@ (8004510 <HAL_TIM_MspPostInit+0xb8>)
 80044be:	4293      	cmp	r3, r2
 80044c0:	d11d      	bne.n	80044fe <HAL_TIM_MspPostInit+0xa6>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80044c2:	2300      	movs	r3, #0
 80044c4:	60fb      	str	r3, [r7, #12]
 80044c6:	4b10      	ldr	r3, [pc, #64]	@ (8004508 <HAL_TIM_MspPostInit+0xb0>)
 80044c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80044ca:	4a0f      	ldr	r2, [pc, #60]	@ (8004508 <HAL_TIM_MspPostInit+0xb0>)
 80044cc:	f043 0301 	orr.w	r3, r3, #1
 80044d0:	6313      	str	r3, [r2, #48]	@ 0x30
 80044d2:	4b0d      	ldr	r3, [pc, #52]	@ (8004508 <HAL_TIM_MspPostInit+0xb0>)
 80044d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80044d6:	f003 0301 	and.w	r3, r3, #1
 80044da:	60fb      	str	r3, [r7, #12]
 80044dc:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 80044de:	2308      	movs	r3, #8
 80044e0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80044e2:	2302      	movs	r3, #2
 80044e4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80044e6:	2300      	movs	r3, #0
 80044e8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80044ea:	2300      	movs	r3, #0
 80044ec:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 80044ee:	2302      	movs	r3, #2
 80044f0:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80044f2:	f107 0314 	add.w	r3, r7, #20
 80044f6:	4619      	mov	r1, r3
 80044f8:	4804      	ldr	r0, [pc, #16]	@ (800450c <HAL_TIM_MspPostInit+0xb4>)
 80044fa:	f001 ff51 	bl	80063a0 <HAL_GPIO_Init>
}
 80044fe:	bf00      	nop
 8004500:	3728      	adds	r7, #40	@ 0x28
 8004502:	46bd      	mov	sp, r7
 8004504:	bd80      	pop	{r7, pc}
 8004506:	bf00      	nop
 8004508:	40023800 	.word	0x40023800
 800450c:	40020000 	.word	0x40020000
 8004510:	40000c00 	.word	0x40000c00

08004514 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8004514:	b580      	push	{r7, lr}
 8004516:	b08a      	sub	sp, #40	@ 0x28
 8004518:	af00      	add	r7, sp, #0
 800451a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800451c:	f107 0314 	add.w	r3, r7, #20
 8004520:	2200      	movs	r2, #0
 8004522:	601a      	str	r2, [r3, #0]
 8004524:	605a      	str	r2, [r3, #4]
 8004526:	609a      	str	r2, [r3, #8]
 8004528:	60da      	str	r2, [r3, #12]
 800452a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	4a19      	ldr	r2, [pc, #100]	@ (8004598 <HAL_UART_MspInit+0x84>)
 8004532:	4293      	cmp	r3, r2
 8004534:	d12b      	bne.n	800458e <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8004536:	2300      	movs	r3, #0
 8004538:	613b      	str	r3, [r7, #16]
 800453a:	4b18      	ldr	r3, [pc, #96]	@ (800459c <HAL_UART_MspInit+0x88>)
 800453c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800453e:	4a17      	ldr	r2, [pc, #92]	@ (800459c <HAL_UART_MspInit+0x88>)
 8004540:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004544:	6413      	str	r3, [r2, #64]	@ 0x40
 8004546:	4b15      	ldr	r3, [pc, #84]	@ (800459c <HAL_UART_MspInit+0x88>)
 8004548:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800454a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800454e:	613b      	str	r3, [r7, #16]
 8004550:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004552:	2300      	movs	r3, #0
 8004554:	60fb      	str	r3, [r7, #12]
 8004556:	4b11      	ldr	r3, [pc, #68]	@ (800459c <HAL_UART_MspInit+0x88>)
 8004558:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800455a:	4a10      	ldr	r2, [pc, #64]	@ (800459c <HAL_UART_MspInit+0x88>)
 800455c:	f043 0301 	orr.w	r3, r3, #1
 8004560:	6313      	str	r3, [r2, #48]	@ 0x30
 8004562:	4b0e      	ldr	r3, [pc, #56]	@ (800459c <HAL_UART_MspInit+0x88>)
 8004564:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004566:	f003 0301 	and.w	r3, r3, #1
 800456a:	60fb      	str	r3, [r7, #12]
 800456c:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 800456e:	2304      	movs	r3, #4
 8004570:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8004572:	2312      	movs	r3, #18
 8004574:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004576:	2300      	movs	r3, #0
 8004578:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800457a:	2303      	movs	r3, #3
 800457c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800457e:	2307      	movs	r3, #7
 8004580:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004582:	f107 0314 	add.w	r3, r7, #20
 8004586:	4619      	mov	r1, r3
 8004588:	4805      	ldr	r0, [pc, #20]	@ (80045a0 <HAL_UART_MspInit+0x8c>)
 800458a:	f001 ff09 	bl	80063a0 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 800458e:	bf00      	nop
 8004590:	3728      	adds	r7, #40	@ 0x28
 8004592:	46bd      	mov	sp, r7
 8004594:	bd80      	pop	{r7, pc}
 8004596:	bf00      	nop
 8004598:	40004400 	.word	0x40004400
 800459c:	40023800 	.word	0x40023800
 80045a0:	40020000 	.word	0x40020000

080045a4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80045a4:	b480      	push	{r7}
 80045a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80045a8:	bf00      	nop
 80045aa:	e7fd      	b.n	80045a8 <NMI_Handler+0x4>

080045ac <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80045ac:	b480      	push	{r7}
 80045ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80045b0:	bf00      	nop
 80045b2:	e7fd      	b.n	80045b0 <HardFault_Handler+0x4>

080045b4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80045b4:	b480      	push	{r7}
 80045b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80045b8:	bf00      	nop
 80045ba:	e7fd      	b.n	80045b8 <MemManage_Handler+0x4>

080045bc <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80045bc:	b480      	push	{r7}
 80045be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80045c0:	bf00      	nop
 80045c2:	e7fd      	b.n	80045c0 <BusFault_Handler+0x4>

080045c4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80045c4:	b480      	push	{r7}
 80045c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80045c8:	bf00      	nop
 80045ca:	e7fd      	b.n	80045c8 <UsageFault_Handler+0x4>

080045cc <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80045cc:	b480      	push	{r7}
 80045ce:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80045d0:	bf00      	nop
 80045d2:	46bd      	mov	sp, r7
 80045d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045d8:	4770      	bx	lr

080045da <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80045da:	b480      	push	{r7}
 80045dc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80045de:	bf00      	nop
 80045e0:	46bd      	mov	sp, r7
 80045e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045e6:	4770      	bx	lr

080045e8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80045e8:	b480      	push	{r7}
 80045ea:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80045ec:	bf00      	nop
 80045ee:	46bd      	mov	sp, r7
 80045f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045f4:	4770      	bx	lr

080045f6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80045f6:	b580      	push	{r7, lr}
 80045f8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80045fa:	f001 f989 	bl	8005910 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80045fe:	bf00      	nop
 8004600:	bd80      	pop	{r7, pc}
	...

08004604 <TIM1_CC_IRQHandler>:

/**
  * @brief This function handles TIM1 capture compare interrupt.
  */
void TIM1_CC_IRQHandler(void)
{
 8004604:	b580      	push	{r7, lr}
 8004606:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_CC_IRQn 0 */

  /* USER CODE END TIM1_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8004608:	4802      	ldr	r0, [pc, #8]	@ (8004614 <TIM1_CC_IRQHandler+0x10>)
 800460a:	f004 fa6f 	bl	8008aec <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_CC_IRQn 1 */

  /* USER CODE END TIM1_CC_IRQn 1 */
}
 800460e:	bf00      	nop
 8004610:	bd80      	pop	{r7, pc}
 8004612:	bf00      	nop
 8004614:	20000128 	.word	0x20000128

08004618 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8004618:	b580      	push	{r7, lr}
 800461a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 800461c:	4802      	ldr	r0, [pc, #8]	@ (8004628 <TIM4_IRQHandler+0x10>)
 800461e:	f004 fa65 	bl	8008aec <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8004622:	bf00      	nop
 8004624:	bd80      	pop	{r7, pc}
 8004626:	bf00      	nop
 8004628:	200001b8 	.word	0x200001b8

0800462c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800462c:	b580      	push	{r7, lr}
 800462e:	b086      	sub	sp, #24
 8004630:	af00      	add	r7, sp, #0
 8004632:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8004634:	4a14      	ldr	r2, [pc, #80]	@ (8004688 <_sbrk+0x5c>)
 8004636:	4b15      	ldr	r3, [pc, #84]	@ (800468c <_sbrk+0x60>)
 8004638:	1ad3      	subs	r3, r2, r3
 800463a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800463c:	697b      	ldr	r3, [r7, #20]
 800463e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8004640:	4b13      	ldr	r3, [pc, #76]	@ (8004690 <_sbrk+0x64>)
 8004642:	681b      	ldr	r3, [r3, #0]
 8004644:	2b00      	cmp	r3, #0
 8004646:	d102      	bne.n	800464e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8004648:	4b11      	ldr	r3, [pc, #68]	@ (8004690 <_sbrk+0x64>)
 800464a:	4a12      	ldr	r2, [pc, #72]	@ (8004694 <_sbrk+0x68>)
 800464c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800464e:	4b10      	ldr	r3, [pc, #64]	@ (8004690 <_sbrk+0x64>)
 8004650:	681a      	ldr	r2, [r3, #0]
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	4413      	add	r3, r2
 8004656:	693a      	ldr	r2, [r7, #16]
 8004658:	429a      	cmp	r2, r3
 800465a:	d207      	bcs.n	800466c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800465c:	f005 ff50 	bl	800a500 <__errno>
 8004660:	4603      	mov	r3, r0
 8004662:	220c      	movs	r2, #12
 8004664:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8004666:	f04f 33ff 	mov.w	r3, #4294967295
 800466a:	e009      	b.n	8004680 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800466c:	4b08      	ldr	r3, [pc, #32]	@ (8004690 <_sbrk+0x64>)
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8004672:	4b07      	ldr	r3, [pc, #28]	@ (8004690 <_sbrk+0x64>)
 8004674:	681a      	ldr	r2, [r3, #0]
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	4413      	add	r3, r2
 800467a:	4a05      	ldr	r2, [pc, #20]	@ (8004690 <_sbrk+0x64>)
 800467c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800467e:	68fb      	ldr	r3, [r7, #12]
}
 8004680:	4618      	mov	r0, r3
 8004682:	3718      	adds	r7, #24
 8004684:	46bd      	mov	sp, r7
 8004686:	bd80      	pop	{r7, pc}
 8004688:	20020000 	.word	0x20020000
 800468c:	00000400 	.word	0x00000400
 8004690:	200002dc 	.word	0x200002dc
 8004694:	20000430 	.word	0x20000430

08004698 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8004698:	b480      	push	{r7}
 800469a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800469c:	4b06      	ldr	r3, [pc, #24]	@ (80046b8 <SystemInit+0x20>)
 800469e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80046a2:	4a05      	ldr	r2, [pc, #20]	@ (80046b8 <SystemInit+0x20>)
 80046a4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80046a8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80046ac:	bf00      	nop
 80046ae:	46bd      	mov	sp, r7
 80046b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046b4:	4770      	bx	lr
 80046b6:	bf00      	nop
 80046b8:	e000ed00 	.word	0xe000ed00

080046bc <main_task1>:
 */

#include <task1.h>

void main_task1(TASK1* task, INTERTASK_VARS* intertask_vars)
{
 80046bc:	b580      	push	{r7, lr}
 80046be:	b082      	sub	sp, #8
 80046c0:	af00      	add	r7, sp, #0
 80046c2:	6078      	str	r0, [r7, #4]
 80046c4:	6039      	str	r1, [r7, #0]
	if(task->state == 0){
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	781b      	ldrb	r3, [r3, #0]
 80046ca:	2b00      	cmp	r3, #0
 80046cc:	d104      	bne.n	80046d8 <main_task1+0x1c>
		state0_task1(task, intertask_vars);
 80046ce:	6839      	ldr	r1, [r7, #0]
 80046d0:	6878      	ldr	r0, [r7, #4]
 80046d2:	f000 f816 	bl	8004702 <state0_task1>
		state1_task1(task, intertask_vars);
	}
	else if(task->state == 2){
		state2_task1(task, intertask_vars);
	}
}
 80046d6:	e010      	b.n	80046fa <main_task1+0x3e>
	else if(task->state == 1){
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	781b      	ldrb	r3, [r3, #0]
 80046dc:	2b01      	cmp	r3, #1
 80046de:	d104      	bne.n	80046ea <main_task1+0x2e>
		state1_task1(task, intertask_vars);
 80046e0:	6839      	ldr	r1, [r7, #0]
 80046e2:	6878      	ldr	r0, [r7, #4]
 80046e4:	f000 f81e 	bl	8004724 <state1_task1>
}
 80046e8:	e007      	b.n	80046fa <main_task1+0x3e>
	else if(task->state == 2){
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	781b      	ldrb	r3, [r3, #0]
 80046ee:	2b02      	cmp	r3, #2
 80046f0:	d103      	bne.n	80046fa <main_task1+0x3e>
		state2_task1(task, intertask_vars);
 80046f2:	6839      	ldr	r1, [r7, #0]
 80046f4:	6878      	ldr	r0, [r7, #4]
 80046f6:	f000 f840 	bl	800477a <state2_task1>
}
 80046fa:	bf00      	nop
 80046fc:	3708      	adds	r7, #8
 80046fe:	46bd      	mov	sp, r7
 8004700:	bd80      	pop	{r7, pc}

08004702 <state0_task1>:

void state0_task1(TASK1* task, INTERTASK_VARS* intertask_vars)
{
 8004702:	b580      	push	{r7, lr}
 8004704:	b082      	sub	sp, #8
 8004706:	af00      	add	r7, sp, #0
 8004708:	6078      	str	r0, [r7, #4]
 800470a:	6039      	str	r1, [r7, #0]
	// Initializing the radio receiver
	enable_rad(task->rad);
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	68db      	ldr	r3, [r3, #12]
 8004710:	4618      	mov	r0, r3
 8004712:	f7ff fbc5 	bl	8003ea0 <enable_rad>
	task->state = 1;
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	2201      	movs	r2, #1
 800471a:	701a      	strb	r2, [r3, #0]
}
 800471c:	bf00      	nop
 800471e:	3708      	adds	r7, #8
 8004720:	46bd      	mov	sp, r7
 8004722:	bd80      	pop	{r7, pc}

08004724 <state1_task1>:

void state1_task1(TASK1* task, INTERTASK_VARS* intertask_vars)
{
 8004724:	b580      	push	{r7, lr}
 8004726:	b082      	sub	sp, #8
 8004728:	af00      	add	r7, sp, #0
 800472a:	6078      	str	r0, [r7, #4]
 800472c:	6039      	str	r1, [r7, #0]
	// Reading the value of the Radio Receiver after each period
	if (*(intertask_vars->rad_edge_flag)){
 800472e:	683b      	ldr	r3, [r7, #0]
 8004730:	685b      	ldr	r3, [r3, #4]
 8004732:	781b      	ldrb	r3, [r3, #0]
 8004734:	2b00      	cmp	r3, #0
 8004736:	d00b      	beq.n	8004750 <state1_task1+0x2c>
		read_pulse(task->rad, intertask_vars->htim_cb); // EDIT: This should work bc the address is stored in htim_cb within the interstae_vars struct, not the value. So when the value is changed in the interrupt in main, it should read the value at the register
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	68da      	ldr	r2, [r3, #12]
 800473c:	683b      	ldr	r3, [r7, #0]
 800473e:	689b      	ldr	r3, [r3, #8]
 8004740:	4619      	mov	r1, r3
 8004742:	4610      	mov	r0, r2
 8004744:	f7ff fc0d 	bl	8003f62 <read_pulse>
		*(intertask_vars->rad_edge_flag) = 0;
 8004748:	683b      	ldr	r3, [r7, #0]
 800474a:	685b      	ldr	r3, [r3, #4]
 800474c:	2200      	movs	r2, #0
 800474e:	701a      	strb	r2, [r3, #0]
	}
	// Checking if the value is greater than 50% of its max (1750)
	if (abs(get_pulse_percent(task->rad)) > 50){
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	68db      	ldr	r3, [r3, #12]
 8004754:	4618      	mov	r0, r3
 8004756:	f000 f83b 	bl	80047d0 <get_pulse_percent>
 800475a:	4603      	mov	r3, r0
 800475c:	2b00      	cmp	r3, #0
 800475e:	bfb8      	it	lt
 8004760:	425b      	neglt	r3, r3
 8004762:	2b32      	cmp	r3, #50	@ 0x32
 8004764:	dd05      	ble.n	8004772 <state1_task1+0x4e>
		intertask_vars->rc_trigger_flag = 1;
 8004766:	683b      	ldr	r3, [r7, #0]
 8004768:	2201      	movs	r2, #1
 800476a:	701a      	strb	r2, [r3, #0]
		task->state = 2;
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	2202      	movs	r2, #2
 8004770:	701a      	strb	r2, [r3, #0]
	}
}
 8004772:	bf00      	nop
 8004774:	3708      	adds	r7, #8
 8004776:	46bd      	mov	sp, r7
 8004778:	bd80      	pop	{r7, pc}

0800477a <state2_task1>:

void state2_task1(TASK1* task, INTERTASK_VARS* intertask_vars)
{
 800477a:	b580      	push	{r7, lr}
 800477c:	b082      	sub	sp, #8
 800477e:	af00      	add	r7, sp, #0
 8004780:	6078      	str	r0, [r7, #4]
 8004782:	6039      	str	r1, [r7, #0]
	// Reading the value of the Radio Receiver after each period
	if (*(intertask_vars->rad_edge_flag)){
 8004784:	683b      	ldr	r3, [r7, #0]
 8004786:	685b      	ldr	r3, [r3, #4]
 8004788:	781b      	ldrb	r3, [r3, #0]
 800478a:	2b00      	cmp	r3, #0
 800478c:	d00b      	beq.n	80047a6 <state2_task1+0x2c>
		read_pulse(task->rad, intertask_vars->htim_cb); // EDIT: This should work bc the address is stored in htim_cb within the interstae_vars struct, not the value. So when the value is changed in the interrupt in main, it should read the value at the register
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	68da      	ldr	r2, [r3, #12]
 8004792:	683b      	ldr	r3, [r7, #0]
 8004794:	689b      	ldr	r3, [r3, #8]
 8004796:	4619      	mov	r1, r3
 8004798:	4610      	mov	r0, r2
 800479a:	f7ff fbe2 	bl	8003f62 <read_pulse>
		*(intertask_vars->rad_edge_flag) = 0;
 800479e:	683b      	ldr	r3, [r7, #0]
 80047a0:	685b      	ldr	r3, [r3, #4]
 80047a2:	2200      	movs	r2, #0
 80047a4:	701a      	strb	r2, [r3, #0]
	}
	// Checking if the value is less than 50% of its max (1750)
	if (abs(get_pulse_percent(task->rad)) < 50){
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	68db      	ldr	r3, [r3, #12]
 80047aa:	4618      	mov	r0, r3
 80047ac:	f000 f810 	bl	80047d0 <get_pulse_percent>
 80047b0:	4603      	mov	r3, r0
 80047b2:	2b00      	cmp	r3, #0
 80047b4:	bfb8      	it	lt
 80047b6:	425b      	neglt	r3, r3
 80047b8:	2b31      	cmp	r3, #49	@ 0x31
 80047ba:	dc05      	bgt.n	80047c8 <state2_task1+0x4e>
		intertask_vars->rc_trigger_flag = 0;
 80047bc:	683b      	ldr	r3, [r7, #0]
 80047be:	2200      	movs	r2, #0
 80047c0:	701a      	strb	r2, [r3, #0]
		task->state = 1;
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	2201      	movs	r2, #1
 80047c6:	701a      	strb	r2, [r3, #0]
	}
}
 80047c8:	bf00      	nop
 80047ca:	3708      	adds	r7, #8
 80047cc:	46bd      	mov	sp, r7
 80047ce:	bd80      	pop	{r7, pc}

080047d0 <get_pulse_percent>:

int32_t get_pulse_percent(RadioReciever_DriverTypeDef* rad)
{
 80047d0:	b580      	push	{r7, lr}
 80047d2:	b084      	sub	sp, #16
 80047d4:	af00      	add	r7, sp, #0
 80047d6:	6078      	str	r0, [r7, #4]
	  // Calculates the radio pulse as a percent
	  uint32_t pulse_rad = get_pulse(rad);
 80047d8:	6878      	ldr	r0, [r7, #4]
 80047da:	f7ff fb79 	bl	8003ed0 <get_pulse>
 80047de:	4603      	mov	r3, r0
 80047e0:	60fb      	str	r3, [r7, #12]
	  if (abs(pulse_rad) < 10){
 80047e2:	68fb      	ldr	r3, [r7, #12]
 80047e4:	f113 0f09 	cmn.w	r3, #9
 80047e8:	db05      	blt.n	80047f6 <get_pulse_percent+0x26>
 80047ea:	68fb      	ldr	r3, [r7, #12]
 80047ec:	2b09      	cmp	r3, #9
 80047ee:	dc02      	bgt.n	80047f6 <get_pulse_percent+0x26>
		  pulse_rad = 1509;
 80047f0:	f240 53e5 	movw	r3, #1509	@ 0x5e5
 80047f4:	60fb      	str	r3, [r7, #12]
	  }
	  int32_t duty_percent = (int32_t)((pulse_rad-1509)*100)/513;
 80047f6:	68fb      	ldr	r3, [r7, #12]
 80047f8:	2264      	movs	r2, #100	@ 0x64
 80047fa:	fb02 f303 	mul.w	r3, r2, r3
 80047fe:	f5a3 3313 	sub.w	r3, r3, #150528	@ 0x24c00
 8004802:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8004806:	4a0c      	ldr	r2, [pc, #48]	@ (8004838 <get_pulse_percent+0x68>)
 8004808:	fb82 1203 	smull	r1, r2, r2, r3
 800480c:	1212      	asrs	r2, r2, #8
 800480e:	17db      	asrs	r3, r3, #31
 8004810:	1ad3      	subs	r3, r2, r3
 8004812:	60bb      	str	r3, [r7, #8]
	  if (duty_percent > 100){
 8004814:	68bb      	ldr	r3, [r7, #8]
 8004816:	2b64      	cmp	r3, #100	@ 0x64
 8004818:	dd02      	ble.n	8004820 <get_pulse_percent+0x50>
		  duty_percent = 100;
 800481a:	2364      	movs	r3, #100	@ 0x64
 800481c:	60bb      	str	r3, [r7, #8]
 800481e:	e006      	b.n	800482e <get_pulse_percent+0x5e>
	  }
	  else if (duty_percent < -100){
 8004820:	68bb      	ldr	r3, [r7, #8]
 8004822:	f113 0f64 	cmn.w	r3, #100	@ 0x64
 8004826:	da02      	bge.n	800482e <get_pulse_percent+0x5e>
		  duty_percent = -100;
 8004828:	f06f 0363 	mvn.w	r3, #99	@ 0x63
 800482c:	60bb      	str	r3, [r7, #8]
	  }
	  return duty_percent;
 800482e:	68bb      	ldr	r3, [r7, #8]
}
 8004830:	4618      	mov	r0, r3
 8004832:	3710      	adds	r7, #16
 8004834:	46bd      	mov	sp, r7
 8004836:	bd80      	pop	{r7, pc}
 8004838:	7fc01ff1 	.word	0x7fc01ff1

0800483c <main_task2>:
 */

#include <task2.h>

void main_task2(TASK2* task, INTERTASK_VARS* intertask_vars)
{
 800483c:	b580      	push	{r7, lr}
 800483e:	b082      	sub	sp, #8
 8004840:	af00      	add	r7, sp, #0
 8004842:	6078      	str	r0, [r7, #4]
 8004844:	6039      	str	r1, [r7, #0]
	if(task->state == 0){
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	781b      	ldrb	r3, [r3, #0]
 800484a:	2b00      	cmp	r3, #0
 800484c:	d104      	bne.n	8004858 <main_task2+0x1c>
		state0_task2(task, intertask_vars);
 800484e:	6839      	ldr	r1, [r7, #0]
 8004850:	6878      	ldr	r0, [r7, #4]
 8004852:	f000 f855 	bl	8004900 <state0_task2>
		state8_task2(task, intertask_vars);
	}
	else if(task->state == 9){
		state9_task2(task, intertask_vars);
	}
}
 8004856:	e04f      	b.n	80048f8 <main_task2+0xbc>
	else if(task->state == 1){
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	781b      	ldrb	r3, [r3, #0]
 800485c:	2b01      	cmp	r3, #1
 800485e:	d104      	bne.n	800486a <main_task2+0x2e>
		state1_task2(task, intertask_vars);
 8004860:	6839      	ldr	r1, [r7, #0]
 8004862:	6878      	ldr	r0, [r7, #4]
 8004864:	f000 f89a 	bl	800499c <state1_task2>
}
 8004868:	e046      	b.n	80048f8 <main_task2+0xbc>
	else if(task->state == 2){
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	781b      	ldrb	r3, [r3, #0]
 800486e:	2b02      	cmp	r3, #2
 8004870:	d104      	bne.n	800487c <main_task2+0x40>
		state2_task2(task, intertask_vars);
 8004872:	6839      	ldr	r1, [r7, #0]
 8004874:	6878      	ldr	r0, [r7, #4]
 8004876:	f000 f8a3 	bl	80049c0 <state2_task2>
}
 800487a:	e03d      	b.n	80048f8 <main_task2+0xbc>
	else if(task->state == 3){
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	781b      	ldrb	r3, [r3, #0]
 8004880:	2b03      	cmp	r3, #3
 8004882:	d104      	bne.n	800488e <main_task2+0x52>
		state3_task2(task, intertask_vars);
 8004884:	6839      	ldr	r1, [r7, #0]
 8004886:	6878      	ldr	r0, [r7, #4]
 8004888:	f000 f962 	bl	8004b50 <state3_task2>
}
 800488c:	e034      	b.n	80048f8 <main_task2+0xbc>
	else if(task->state == 4){
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	781b      	ldrb	r3, [r3, #0]
 8004892:	2b04      	cmp	r3, #4
 8004894:	d104      	bne.n	80048a0 <main_task2+0x64>
		state4_task2(task, intertask_vars);
 8004896:	6839      	ldr	r1, [r7, #0]
 8004898:	6878      	ldr	r0, [r7, #4]
 800489a:	f000 f9e3 	bl	8004c64 <state4_task2>
}
 800489e:	e02b      	b.n	80048f8 <main_task2+0xbc>
	else if(task->state == 5){
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	781b      	ldrb	r3, [r3, #0]
 80048a4:	2b05      	cmp	r3, #5
 80048a6:	d104      	bne.n	80048b2 <main_task2+0x76>
		state5_task2(task, intertask_vars);
 80048a8:	6839      	ldr	r1, [r7, #0]
 80048aa:	6878      	ldr	r0, [r7, #4]
 80048ac:	f000 face 	bl	8004e4c <state5_task2>
}
 80048b0:	e022      	b.n	80048f8 <main_task2+0xbc>
	else if(task->state == 6){
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	781b      	ldrb	r3, [r3, #0]
 80048b6:	2b06      	cmp	r3, #6
 80048b8:	d104      	bne.n	80048c4 <main_task2+0x88>
		state6_task2(task, intertask_vars);
 80048ba:	6839      	ldr	r1, [r7, #0]
 80048bc:	6878      	ldr	r0, [r7, #4]
 80048be:	f000 fb7f 	bl	8004fc0 <state6_task2>
}
 80048c2:	e019      	b.n	80048f8 <main_task2+0xbc>
	else if(task->state == 7){
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	781b      	ldrb	r3, [r3, #0]
 80048c8:	2b07      	cmp	r3, #7
 80048ca:	d104      	bne.n	80048d6 <main_task2+0x9a>
		state7_task2(task, intertask_vars);
 80048cc:	6839      	ldr	r1, [r7, #0]
 80048ce:	6878      	ldr	r0, [r7, #4]
 80048d0:	f000 fc4e 	bl	8005170 <state7_task2>
}
 80048d4:	e010      	b.n	80048f8 <main_task2+0xbc>
	else if(task->state == 8){
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	781b      	ldrb	r3, [r3, #0]
 80048da:	2b08      	cmp	r3, #8
 80048dc:	d104      	bne.n	80048e8 <main_task2+0xac>
		state8_task2(task, intertask_vars);
 80048de:	6839      	ldr	r1, [r7, #0]
 80048e0:	6878      	ldr	r0, [r7, #4]
 80048e2:	f000 fd07 	bl	80052f4 <state8_task2>
}
 80048e6:	e007      	b.n	80048f8 <main_task2+0xbc>
	else if(task->state == 9){
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	781b      	ldrb	r3, [r3, #0]
 80048ec:	2b09      	cmp	r3, #9
 80048ee:	d103      	bne.n	80048f8 <main_task2+0xbc>
		state9_task2(task, intertask_vars);
 80048f0:	6839      	ldr	r1, [r7, #0]
 80048f2:	6878      	ldr	r0, [r7, #4]
 80048f4:	f000 fd22 	bl	800533c <state9_task2>
}
 80048f8:	bf00      	nop
 80048fa:	3708      	adds	r7, #8
 80048fc:	46bd      	mov	sp, r7
 80048fe:	bd80      	pop	{r7, pc}

08004900 <state0_task2>:

void state0_task2(TASK2* task, INTERTASK_VARS* intertask_vars)
{
 8004900:	b580      	push	{r7, lr}
 8004902:	b084      	sub	sp, #16
 8004904:	af02      	add	r7, sp, #8
 8004906:	6078      	str	r0, [r7, #4]
 8004908:	6039      	str	r1, [r7, #0]
	// Initializing the motor
	enable_mot(task->mot,1);
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	685b      	ldr	r3, [r3, #4]
 800490e:	2101      	movs	r1, #1
 8004910:	4618      	mov	r0, r3
 8004912:	f7ff f947 	bl	8003ba4 <enable_mot>
	set_PWM_percent(task->mot, 1, 0);
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	685b      	ldr	r3, [r3, #4]
 800491a:	2200      	movs	r2, #0
 800491c:	2101      	movs	r1, #1
 800491e:	4618      	mov	r0, r3
 8004920:	f7ff f970 	bl	8003c04 <set_PWM_percent>

	// Initializng the servo
	enable_servo(task->servo);
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	689b      	ldr	r3, [r3, #8]
 8004928:	4618      	mov	r0, r3
 800492a:	f7ff fb49 	bl	8003fc0 <enable_servo>
	// Setting the servo position to vertical
	servo_set_position(task->servo, 0);
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	689b      	ldr	r3, [r3, #8]
 8004932:	ed9f 0a19 	vldr	s0, [pc, #100]	@ 8004998 <state0_task2+0x98>
 8004936:	4618      	mov	r0, r3
 8004938:	f7ff fb86 	bl	8004048 <servo_set_position>

	// Initializing the photoresistors

	// Initializing the encoder
	enable_enc(task->enc);
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	695b      	ldr	r3, [r3, #20]
 8004940:	4618      	mov	r0, r3
 8004942:	f7fe f8ab 	bl	8002a9c <enable_enc>
	set_zero(task->enc);
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	695b      	ldr	r3, [r3, #20]
 800494a:	4618      	mov	r0, r3
 800494c:	f7fe f8b4 	bl	8002ab8 <set_zero>

	// Initializing the IMU gyroscope
	//bno055_init(task->gyro);

	if (bno055_init(task->gyro) == BNO_OK) {
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	699b      	ldr	r3, [r3, #24]
 8004954:	4618      	mov	r0, r3
 8004956:	f7fc fb17 	bl	8000f88 <bno055_init>
 800495a:	4603      	mov	r3, r0
 800495c:	2b00      	cmp	r3, #0
 800495e:	d103      	bne.n	8004968 <state0_task2+0x68>

		HAL_Delay(100);
 8004960:	2064      	movs	r0, #100	@ 0x64
 8004962:	f000 fff5 	bl	8005950 <HAL_Delay>
 8004966:	e001      	b.n	800496c <state0_task2+0x6c>
	}
	else {
	    Error_Handler(); // NOTE: A common reason for this running is a short internally in the IMU. Unplug and replug the Vin or Gnd to reset.
 8004968:	f7ff f916 	bl	8003b98 <Error_Handler>
	}
	bno055_set_unit(task->gyro, BNO_TEMP_UNIT_C, BNO_GYR_UNIT_DPS, BNO_ACC_UNITSEL_M_S2, BNO_EUL_UNIT_DEG);
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	6998      	ldr	r0, [r3, #24]
 8004970:	2300      	movs	r3, #0
 8004972:	9300      	str	r3, [sp, #0]
 8004974:	2300      	movs	r3, #0
 8004976:	2200      	movs	r2, #0
 8004978:	2100      	movs	r1, #0
 800497a:	f7fd fdcf 	bl	800251c <bno055_set_unit>

	// Initializing the controller
	reset_controller(task->con);
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	69db      	ldr	r3, [r3, #28]
 8004982:	4618      	mov	r0, r3
 8004984:	f7fd ffae 	bl	80028e4 <reset_controller>

	task->state = 1;
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	2201      	movs	r2, #1
 800498c:	701a      	strb	r2, [r3, #0]
}
 800498e:	bf00      	nop
 8004990:	3708      	adds	r7, #8
 8004992:	46bd      	mov	sp, r7
 8004994:	bd80      	pop	{r7, pc}
 8004996:	bf00      	nop
 8004998:	00000000 	.word	0x00000000

0800499c <state1_task2>:

void state1_task2(TASK2* task, INTERTASK_VARS* intertask_vars)
{
 800499c:	b480      	push	{r7}
 800499e:	b083      	sub	sp, #12
 80049a0:	af00      	add	r7, sp, #0
 80049a2:	6078      	str	r0, [r7, #4]
 80049a4:	6039      	str	r1, [r7, #0]
	if (intertask_vars->rc_trigger_flag){
 80049a6:	683b      	ldr	r3, [r7, #0]
 80049a8:	781b      	ldrb	r3, [r3, #0]
 80049aa:	2b00      	cmp	r3, #0
 80049ac:	d002      	beq.n	80049b4 <state1_task2+0x18>
		task->state = 2;
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	2202      	movs	r2, #2
 80049b2:	701a      	strb	r2, [r3, #0]
	}
}
 80049b4:	bf00      	nop
 80049b6:	370c      	adds	r7, #12
 80049b8:	46bd      	mov	sp, r7
 80049ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049be:	4770      	bx	lr

080049c0 <state2_task2>:

void state2_task2(TASK2* task, INTERTASK_VARS* intertask_vars)
{
 80049c0:	b580      	push	{r7, lr}
 80049c2:	b086      	sub	sp, #24
 80049c4:	af00      	add	r7, sp, #0
 80049c6:	6078      	str	r0, [r7, #4]
 80049c8:	6039      	str	r1, [r7, #0]
	if (!intertask_vars->rc_trigger_flag){
 80049ca:	683b      	ldr	r3, [r7, #0]
 80049cc:	781b      	ldrb	r3, [r3, #0]
 80049ce:	2b00      	cmp	r3, #0
 80049d0:	d103      	bne.n	80049da <state2_task2+0x1a>
		task->state = 8;
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	2208      	movs	r2, #8
 80049d6:	701a      	strb	r2, [r3, #0]
				task->high_light = curr_light;
				task->high_angle = pitch_angle;
			}
		}
	}
}
 80049d8:	e0b0      	b.n	8004b3c <state2_task2+0x17c>
		if (task->init_controller){
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	f893 3020 	ldrb.w	r3, [r3, #32]
 80049e0:	2b00      	cmp	r3, #0
 80049e2:	d01b      	beq.n	8004a1c <state2_task2+0x5c>
			reset_controller(task->con);
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	69db      	ldr	r3, [r3, #28]
 80049e8:	4618      	mov	r0, r3
 80049ea:	f7fd ff7b 	bl	80028e4 <reset_controller>
			set_gains(task->con, 25, 15, 0.75);
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	69db      	ldr	r3, [r3, #28]
 80049f2:	eeb6 1a08 	vmov.f32	s2, #104	@ 0x3f400000  0.750
 80049f6:	eef2 0a0e 	vmov.f32	s1, #46	@ 0x41700000  15.0
 80049fa:	eeb3 0a09 	vmov.f32	s0, #57	@ 0x41c80000  25.0
 80049fe:	4618      	mov	r0, r3
 8004a00:	f7fd ff98 	bl	8002934 <set_gains>
			set_target(task->con, 355);
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	69db      	ldr	r3, [r3, #28]
 8004a08:	ed9f 0a4e 	vldr	s0, [pc, #312]	@ 8004b44 <state2_task2+0x184>
 8004a0c:	4618      	mov	r0, r3
 8004a0e:	f7fd ffaa 	bl	8002966 <set_target>
			task->init_controller = 0;
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	2200      	movs	r2, #0
 8004a16:	f883 2020 	strb.w	r2, [r3, #32]
}
 8004a1a:	e08f      	b.n	8004b3c <state2_task2+0x17c>
			servo_set_position(task->servo, 60);
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	689b      	ldr	r3, [r3, #8]
 8004a20:	ed9f 0a49 	vldr	s0, [pc, #292]	@ 8004b48 <state2_task2+0x188>
 8004a24:	4618      	mov	r0, r3
 8004a26:	f7ff fb0f 	bl	8004048 <servo_set_position>
			bno055_euler(task->gyro, task->euler);
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	699a      	ldr	r2, [r3, #24]
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a32:	4619      	mov	r1, r3
 8004a34:	4610      	mov	r0, r2
 8004a36:	f7fd fa5f 	bl	8001ef8 <bno055_euler>
			float pitch_angle = task->euler->yaw;
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a3e:	689b      	ldr	r3, [r3, #8]
 8004a40:	617b      	str	r3, [r7, #20]
			task->output = get_output(task->con, pitch_angle);
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	69db      	ldr	r3, [r3, #28]
 8004a46:	ed97 0a05 	vldr	s0, [r7, #20]
 8004a4a:	4618      	mov	r0, r3
 8004a4c:	f7fd ff9a 	bl	8002984 <get_output>
 8004a50:	eef0 7a40 	vmov.f32	s15, s0
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	edc3 7a11 	vstr	s15, [r3, #68]	@ 0x44
			set_PWM(task->mot, 1, task->output);
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	6858      	ldr	r0, [r3, #4]
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	edd3 7a11 	vldr	s15, [r3, #68]	@ 0x44
 8004a64:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8004a68:	ee17 2a90 	vmov	r2, s15
 8004a6c:	2101      	movs	r1, #1
 8004a6e:	f7ff f8e5 	bl	8003c3c <set_PWM>
			if (abs((int32_t)(pitch_angle - 350)) < 15){
 8004a72:	edd7 7a05 	vldr	s15, [r7, #20]
 8004a76:	ed9f 7a35 	vldr	s14, [pc, #212]	@ 8004b4c <state2_task2+0x18c>
 8004a7a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8004a7e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8004a82:	ee17 3a90 	vmov	r3, s15
 8004a86:	f113 0f0e 	cmn.w	r3, #14
 8004a8a:	db3f      	blt.n	8004b0c <state2_task2+0x14c>
 8004a8c:	edd7 7a05 	vldr	s15, [r7, #20]
 8004a90:	ed9f 7a2e 	vldr	s14, [pc, #184]	@ 8004b4c <state2_task2+0x18c>
 8004a94:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8004a98:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8004a9c:	ee17 3a90 	vmov	r3, s15
 8004aa0:	2b0e      	cmp	r3, #14
 8004aa2:	dc33      	bgt.n	8004b0c <state2_task2+0x14c>
				uint32_t curr_time = HAL_GetTick();
 8004aa4:	f000 ff48 	bl	8005938 <HAL_GetTick>
 8004aa8:	6138      	str	r0, [r7, #16]
				if (!task->within_range){
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8004ab0:	2b00      	cmp	r3, #0
 8004ab2:	d109      	bne.n	8004ac8 <state2_task2+0x108>
					task->end_time = curr_time + 2500;
 8004ab4:	693b      	ldr	r3, [r7, #16]
 8004ab6:	f603 12c4 	addw	r2, r3, #2500	@ 0x9c4
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	62da      	str	r2, [r3, #44]	@ 0x2c
					task->within_range = 1;
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	2201      	movs	r2, #1
 8004ac2:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
			if (abs((int32_t)(pitch_angle - 350)) < 15){
 8004ac6:	e026      	b.n	8004b16 <state2_task2+0x156>
				else if (curr_time > task->end_time && task->within_range){
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004acc:	693a      	ldr	r2, [r7, #16]
 8004ace:	429a      	cmp	r2, r3
 8004ad0:	d921      	bls.n	8004b16 <state2_task2+0x156>
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8004ad8:	2b00      	cmp	r3, #0
 8004ada:	d01c      	beq.n	8004b16 <state2_task2+0x156>
					task->within_range = 0;
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	2200      	movs	r2, #0
 8004ae0:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					set_PWM(task->mot, 1, 0);
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	685b      	ldr	r3, [r3, #4]
 8004ae8:	2200      	movs	r2, #0
 8004aea:	2101      	movs	r1, #1
 8004aec:	4618      	mov	r0, r3
 8004aee:	f7ff f8a5 	bl	8003c3c <set_PWM>
					reset_controller(task->con);
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	69db      	ldr	r3, [r3, #28]
 8004af6:	4618      	mov	r0, r3
 8004af8:	f7fd fef4 	bl	80028e4 <reset_controller>
					task->init_controller = 1;
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	2201      	movs	r2, #1
 8004b00:	f883 2020 	strb.w	r2, [r3, #32]
					task->state = 3;
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	2203      	movs	r2, #3
 8004b08:	701a      	strb	r2, [r3, #0]
			if (abs((int32_t)(pitch_angle - 350)) < 15){
 8004b0a:	e004      	b.n	8004b16 <state2_task2+0x156>
				task->within_range = 0;
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	2200      	movs	r2, #0
 8004b10:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
 8004b14:	e000      	b.n	8004b18 <state2_task2+0x158>
			if (abs((int32_t)(pitch_angle - 350)) < 15){
 8004b16:	bf00      	nop
			uint32_t curr_light = get_photo_value(task->photo, 2); // NOTE: Use the photoresistor on the top when vertical?
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	691b      	ldr	r3, [r3, #16]
 8004b1c:	2102      	movs	r1, #2
 8004b1e:	4618      	mov	r0, r3
 8004b20:	f7ff f95f 	bl	8003de2 <get_photo_value>
 8004b24:	60f8      	str	r0, [r7, #12]
			if (curr_light > task->high_light){
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004b2a:	68fa      	ldr	r2, [r7, #12]
 8004b2c:	429a      	cmp	r2, r3
 8004b2e:	d905      	bls.n	8004b3c <state2_task2+0x17c>
				task->high_light = curr_light;
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	68fa      	ldr	r2, [r7, #12]
 8004b34:	631a      	str	r2, [r3, #48]	@ 0x30
				task->high_angle = pitch_angle;
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	697a      	ldr	r2, [r7, #20]
 8004b3a:	635a      	str	r2, [r3, #52]	@ 0x34
}
 8004b3c:	bf00      	nop
 8004b3e:	3718      	adds	r7, #24
 8004b40:	46bd      	mov	sp, r7
 8004b42:	bd80      	pop	{r7, pc}
 8004b44:	43b18000 	.word	0x43b18000
 8004b48:	42700000 	.word	0x42700000
 8004b4c:	43af0000 	.word	0x43af0000

08004b50 <state3_task2>:

void state3_task2(TASK2* task, INTERTASK_VARS* intertask_vars)
{
 8004b50:	b580      	push	{r7, lr}
 8004b52:	b084      	sub	sp, #16
 8004b54:	af00      	add	r7, sp, #0
 8004b56:	6078      	str	r0, [r7, #4]
 8004b58:	6039      	str	r1, [r7, #0]
	if (!intertask_vars->rc_trigger_flag){
 8004b5a:	683b      	ldr	r3, [r7, #0]
 8004b5c:	781b      	ldrb	r3, [r3, #0]
 8004b5e:	2b00      	cmp	r3, #0
 8004b60:	d103      	bne.n	8004b6a <state3_task2+0x1a>
		task->state = 8;
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	2208      	movs	r2, #8
 8004b66:	701a      	strb	r2, [r3, #0]
				task->init_controller = 1;
				task->state = 4;
			}
		}
	}
}
 8004b68:	e075      	b.n	8004c56 <state3_task2+0x106>
		if (task->init_controller){
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004b70:	2b00      	cmp	r3, #0
 8004b72:	d01e      	beq.n	8004bb2 <state3_task2+0x62>
			reset_controller(task->con);
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	69db      	ldr	r3, [r3, #28]
 8004b78:	4618      	mov	r0, r3
 8004b7a:	f7fd feb3 	bl	80028e4 <reset_controller>
			set_gains(task->con, 40, 15, 0.75);
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	69db      	ldr	r3, [r3, #28]
 8004b82:	eeb6 1a08 	vmov.f32	s2, #104	@ 0x3f400000  0.750
 8004b86:	eef2 0a0e 	vmov.f32	s1, #46	@ 0x41700000  15.0
 8004b8a:	ed9f 0a35 	vldr	s0, [pc, #212]	@ 8004c60 <state3_task2+0x110>
 8004b8e:	4618      	mov	r0, r3
 8004b90:	f7fd fed0 	bl	8002934 <set_gains>
			set_target(task->con, task->high_angle);
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	69da      	ldr	r2, [r3, #28]
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	edd3 7a0d 	vldr	s15, [r3, #52]	@ 0x34
 8004b9e:	eeb0 0a67 	vmov.f32	s0, s15
 8004ba2:	4610      	mov	r0, r2
 8004ba4:	f7fd fedf 	bl	8002966 <set_target>
			task->init_controller = 0;
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	2200      	movs	r2, #0
 8004bac:	f883 2020 	strb.w	r2, [r3, #32]
}
 8004bb0:	e051      	b.n	8004c56 <state3_task2+0x106>
			bno055_euler(task->gyro, task->euler);
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	699a      	ldr	r2, [r3, #24]
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004bba:	4619      	mov	r1, r3
 8004bbc:	4610      	mov	r0, r2
 8004bbe:	f7fd f99b 	bl	8001ef8 <bno055_euler>
			float pitch_angle = task->euler->yaw;
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004bc6:	689b      	ldr	r3, [r3, #8]
 8004bc8:	60fb      	str	r3, [r7, #12]
			task->output = get_output(task->con, pitch_angle);
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	69db      	ldr	r3, [r3, #28]
 8004bce:	ed97 0a03 	vldr	s0, [r7, #12]
 8004bd2:	4618      	mov	r0, r3
 8004bd4:	f7fd fed6 	bl	8002984 <get_output>
 8004bd8:	eef0 7a40 	vmov.f32	s15, s0
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	edc3 7a11 	vstr	s15, [r3, #68]	@ 0x44
			set_PWM(task->mot, 1, task->output);
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	6858      	ldr	r0, [r3, #4]
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	edd3 7a11 	vldr	s15, [r3, #68]	@ 0x44
 8004bec:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8004bf0:	ee17 2a90 	vmov	r2, s15
 8004bf4:	2101      	movs	r1, #1
 8004bf6:	f7ff f821 	bl	8003c3c <set_PWM>
			if (abs((int32_t)(pitch_angle - task->high_angle)) < 15){
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	edd3 7a0d 	vldr	s15, [r3, #52]	@ 0x34
 8004c00:	ed97 7a03 	vldr	s14, [r7, #12]
 8004c04:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004c08:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8004c0c:	ee17 3a90 	vmov	r3, s15
 8004c10:	f113 0f0e 	cmn.w	r3, #14
 8004c14:	db1f      	blt.n	8004c56 <state3_task2+0x106>
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	edd3 7a0d 	vldr	s15, [r3, #52]	@ 0x34
 8004c1c:	ed97 7a03 	vldr	s14, [r7, #12]
 8004c20:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004c24:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8004c28:	ee17 3a90 	vmov	r3, s15
 8004c2c:	2b0e      	cmp	r3, #14
 8004c2e:	dc12      	bgt.n	8004c56 <state3_task2+0x106>
				set_PWM(task->mot, 1, 0);
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	685b      	ldr	r3, [r3, #4]
 8004c34:	2200      	movs	r2, #0
 8004c36:	2101      	movs	r1, #1
 8004c38:	4618      	mov	r0, r3
 8004c3a:	f7fe ffff 	bl	8003c3c <set_PWM>
				reset_controller(task->con);
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	69db      	ldr	r3, [r3, #28]
 8004c42:	4618      	mov	r0, r3
 8004c44:	f7fd fe4e 	bl	80028e4 <reset_controller>
				task->init_controller = 1;
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	2201      	movs	r2, #1
 8004c4c:	f883 2020 	strb.w	r2, [r3, #32]
				task->state = 4;
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	2204      	movs	r2, #4
 8004c54:	701a      	strb	r2, [r3, #0]
}
 8004c56:	bf00      	nop
 8004c58:	3710      	adds	r7, #16
 8004c5a:	46bd      	mov	sp, r7
 8004c5c:	bd80      	pop	{r7, pc}
 8004c5e:	bf00      	nop
 8004c60:	42200000 	.word	0x42200000

08004c64 <state4_task2>:

void state4_task2(TASK2* task, INTERTASK_VARS* intertask_vars)
{
 8004c64:	b580      	push	{r7, lr}
 8004c66:	b086      	sub	sp, #24
 8004c68:	af00      	add	r7, sp, #0
 8004c6a:	6078      	str	r0, [r7, #4]
 8004c6c:	6039      	str	r1, [r7, #0]
	if (!intertask_vars->rc_trigger_flag){
 8004c6e:	683b      	ldr	r3, [r7, #0]
 8004c70:	781b      	ldrb	r3, [r3, #0]
 8004c72:	2b00      	cmp	r3, #0
 8004c74:	d103      	bne.n	8004c7e <state4_task2+0x1a>
		task->state = 8;
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	2208      	movs	r2, #8
 8004c7a:	701a      	strb	r2, [r3, #0]
			else{
				task->within_range = 0;
			}
		}
	}
}
 8004c7c:	e0df      	b.n	8004e3e <state4_task2+0x1da>
		if (task->init_controller){
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004c84:	2b00      	cmp	r3, #0
 8004c86:	d01b      	beq.n	8004cc0 <state4_task2+0x5c>
			reset_controller(task->con);
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	69db      	ldr	r3, [r3, #28]
 8004c8c:	4618      	mov	r0, r3
 8004c8e:	f7fd fe29 	bl	80028e4 <reset_controller>
			set_gains(task->con, 16, 0, 0);
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	69db      	ldr	r3, [r3, #28]
 8004c96:	ed9f 1a6c 	vldr	s2, [pc, #432]	@ 8004e48 <state4_task2+0x1e4>
 8004c9a:	eddf 0a6b 	vldr	s1, [pc, #428]	@ 8004e48 <state4_task2+0x1e4>
 8004c9e:	eeb3 0a00 	vmov.f32	s0, #48	@ 0x41800000  16.0
 8004ca2:	4618      	mov	r0, r3
 8004ca4:	f7fd fe46 	bl	8002934 <set_gains>
			set_target(task->con, 0); // 50 offset from photoresistor imperfections
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	69db      	ldr	r3, [r3, #28]
 8004cac:	ed9f 0a66 	vldr	s0, [pc, #408]	@ 8004e48 <state4_task2+0x1e4>
 8004cb0:	4618      	mov	r0, r3
 8004cb2:	f7fd fe58 	bl	8002966 <set_target>
			task->init_controller = 0;
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	2200      	movs	r2, #0
 8004cba:	f883 2020 	strb.w	r2, [r3, #32]
}
 8004cbe:	e0be      	b.n	8004e3e <state4_task2+0x1da>
			uint32_t voltage1 = get_photo_value(task->photo,1);
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	691b      	ldr	r3, [r3, #16]
 8004cc4:	2101      	movs	r1, #1
 8004cc6:	4618      	mov	r0, r3
 8004cc8:	f7ff f88b 	bl	8003de2 <get_photo_value>
 8004ccc:	6178      	str	r0, [r7, #20]
			uint32_t voltage2 = get_photo_value(task->photo,2);
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	691b      	ldr	r3, [r3, #16]
 8004cd2:	2102      	movs	r1, #2
 8004cd4:	4618      	mov	r0, r3
 8004cd6:	f7ff f884 	bl	8003de2 <get_photo_value>
 8004cda:	6138      	str	r0, [r7, #16]
			float voltage_dif = ((float)voltage2-(float)voltage1);
 8004cdc:	693b      	ldr	r3, [r7, #16]
 8004cde:	ee07 3a90 	vmov	s15, r3
 8004ce2:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8004ce6:	697b      	ldr	r3, [r7, #20]
 8004ce8:	ee07 3a90 	vmov	s15, r3
 8004cec:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004cf0:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004cf4:	edc7 7a03 	vstr	s15, [r7, #12]
			if (task->voltage_dif_count < 2){
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
 8004cfe:	2b01      	cmp	r3, #1
 8004d00:	d811      	bhi.n	8004d26 <state4_task2+0xc2>
				task->voltage_dif_list[task->voltage_dif_count] = voltage_dif;
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
 8004d0c:	009b      	lsls	r3, r3, #2
 8004d0e:	4413      	add	r3, r2
 8004d10:	68fa      	ldr	r2, [r7, #12]
 8004d12:	601a      	str	r2, [r3, #0]
				task->voltage_dif_count++;
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
 8004d1a:	3301      	adds	r3, #1
 8004d1c:	b2da      	uxtb	r2, r3
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
 8004d24:	e029      	b.n	8004d7a <state4_task2+0x116>
			else if (task->voltage_dif_count == 2){
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
 8004d2c:	2b02      	cmp	r3, #2
 8004d2e:	d124      	bne.n	8004d7a <state4_task2+0x116>
				task->voltage_dif_avg = (task->voltage_dif_list[0]+task->voltage_dif_list[1])/2;
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004d34:	ed93 7a00 	vldr	s14, [r3]
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004d3c:	3304      	adds	r3, #4
 8004d3e:	edd3 7a00 	vldr	s15, [r3]
 8004d42:	ee37 7a27 	vadd.f32	s14, s14, s15
 8004d46:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8004d4a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	edc3 7a14 	vstr	s15, [r3, #80]	@ 0x50
				task->output = get_output(task->con, task->voltage_dif_avg);
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	69da      	ldr	r2, [r3, #28]
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	edd3 7a14 	vldr	s15, [r3, #80]	@ 0x50
 8004d5e:	eeb0 0a67 	vmov.f32	s0, s15
 8004d62:	4610      	mov	r0, r2
 8004d64:	f7fd fe0e 	bl	8002984 <get_output>
 8004d68:	eef0 7a40 	vmov.f32	s15, s0
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	edc3 7a11 	vstr	s15, [r3, #68]	@ 0x44
				task->voltage_dif_count = 0;
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	2200      	movs	r2, #0
 8004d76:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
			set_PWM(task->mot, 1, task->output);
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	6858      	ldr	r0, [r3, #4]
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	edd3 7a11 	vldr	s15, [r3, #68]	@ 0x44
 8004d84:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8004d88:	ee17 2a90 	vmov	r2, s15
 8004d8c:	2101      	movs	r1, #1
 8004d8e:	f7fe ff55 	bl	8003c3c <set_PWM>
			if (abs((int32_t)(0-task->voltage_dif_avg)) < 75){
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	edd3 7a14 	vldr	s15, [r3, #80]	@ 0x50
 8004d98:	ed9f 7a2b 	vldr	s14, [pc, #172]	@ 8004e48 <state4_task2+0x1e4>
 8004d9c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004da0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8004da4:	ee17 3a90 	vmov	r3, s15
 8004da8:	f113 0f4a 	cmn.w	r3, #74	@ 0x4a
 8004dac:	db41      	blt.n	8004e32 <state4_task2+0x1ce>
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	edd3 7a14 	vldr	s15, [r3, #80]	@ 0x50
 8004db4:	ed9f 7a24 	vldr	s14, [pc, #144]	@ 8004e48 <state4_task2+0x1e4>
 8004db8:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004dbc:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8004dc0:	ee17 3a90 	vmov	r3, s15
 8004dc4:	2b4a      	cmp	r3, #74	@ 0x4a
 8004dc6:	dc34      	bgt.n	8004e32 <state4_task2+0x1ce>
				uint32_t curr_time = HAL_GetTick();
 8004dc8:	f000 fdb6 	bl	8005938 <HAL_GetTick>
 8004dcc:	60b8      	str	r0, [r7, #8]
				if (!task->within_range){
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8004dd4:	2b00      	cmp	r3, #0
 8004dd6:	d10a      	bne.n	8004dee <state4_task2+0x18a>
					task->end_time = curr_time + 5000;
 8004dd8:	68bb      	ldr	r3, [r7, #8]
 8004dda:	f503 539c 	add.w	r3, r3, #4992	@ 0x1380
 8004dde:	3308      	adds	r3, #8
 8004de0:	687a      	ldr	r2, [r7, #4]
 8004de2:	62d3      	str	r3, [r2, #44]	@ 0x2c
					task->within_range = 1;
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	2201      	movs	r2, #1
 8004de8:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
			if (abs((int32_t)(0-task->voltage_dif_avg)) < 75){
 8004dec:	e026      	b.n	8004e3c <state4_task2+0x1d8>
				else if (curr_time > task->end_time && task->within_range){
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004df2:	68ba      	ldr	r2, [r7, #8]
 8004df4:	429a      	cmp	r2, r3
 8004df6:	d921      	bls.n	8004e3c <state4_task2+0x1d8>
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8004dfe:	2b00      	cmp	r3, #0
 8004e00:	d01c      	beq.n	8004e3c <state4_task2+0x1d8>
					task->within_range = 0;
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	2200      	movs	r2, #0
 8004e06:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					set_PWM(task->mot, 1, 0);
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	685b      	ldr	r3, [r3, #4]
 8004e0e:	2200      	movs	r2, #0
 8004e10:	2101      	movs	r1, #1
 8004e12:	4618      	mov	r0, r3
 8004e14:	f7fe ff12 	bl	8003c3c <set_PWM>
					reset_controller(task->con);
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	69db      	ldr	r3, [r3, #28]
 8004e1c:	4618      	mov	r0, r3
 8004e1e:	f7fd fd61 	bl	80028e4 <reset_controller>
					task->init_controller = 1;
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	2201      	movs	r2, #1
 8004e26:	f883 2020 	strb.w	r2, [r3, #32]
					task->state = 5;
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	2205      	movs	r2, #5
 8004e2e:	701a      	strb	r2, [r3, #0]
			if (abs((int32_t)(0-task->voltage_dif_avg)) < 75){
 8004e30:	e004      	b.n	8004e3c <state4_task2+0x1d8>
				task->within_range = 0;
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	2200      	movs	r2, #0
 8004e36:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
}
 8004e3a:	e000      	b.n	8004e3e <state4_task2+0x1da>
			if (abs((int32_t)(0-task->voltage_dif_avg)) < 75){
 8004e3c:	bf00      	nop
}
 8004e3e:	bf00      	nop
 8004e40:	3718      	adds	r7, #24
 8004e42:	46bd      	mov	sp, r7
 8004e44:	bd80      	pop	{r7, pc}
 8004e46:	bf00      	nop
 8004e48:	00000000 	.word	0x00000000

08004e4c <state5_task2>:

void state5_task2(TASK2* task, INTERTASK_VARS* intertask_vars)
{
 8004e4c:	b580      	push	{r7, lr}
 8004e4e:	b088      	sub	sp, #32
 8004e50:	af00      	add	r7, sp, #0
 8004e52:	6078      	str	r0, [r7, #4]
 8004e54:	6039      	str	r1, [r7, #0]
	if (!intertask_vars->rc_trigger_flag){
 8004e56:	683b      	ldr	r3, [r7, #0]
 8004e58:	781b      	ldrb	r3, [r3, #0]
 8004e5a:	2b00      	cmp	r3, #0
 8004e5c:	d103      	bne.n	8004e66 <state5_task2+0x1a>
		task->state = 8;
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	2208      	movs	r2, #8
 8004e62:	701a      	strb	r2, [r3, #0]
			else{
				task->within_range = 0;
			}
		}
	}
}
 8004e64:	e0a2      	b.n	8004fac <state5_task2+0x160>
		if (task->init_controller){
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004e6c:	2b00      	cmp	r3, #0
 8004e6e:	d01b      	beq.n	8004ea8 <state5_task2+0x5c>
			reset_controller(task->con);
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	69db      	ldr	r3, [r3, #28]
 8004e74:	4618      	mov	r0, r3
 8004e76:	f7fd fd35 	bl	80028e4 <reset_controller>
			set_gains(task->con, 0.0005, 0, 0);
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	69db      	ldr	r3, [r3, #28]
 8004e7e:	ed9f 1a4d 	vldr	s2, [pc, #308]	@ 8004fb4 <state5_task2+0x168>
 8004e82:	eddf 0a4c 	vldr	s1, [pc, #304]	@ 8004fb4 <state5_task2+0x168>
 8004e86:	ed9f 0a4c 	vldr	s0, [pc, #304]	@ 8004fb8 <state5_task2+0x16c>
 8004e8a:	4618      	mov	r0, r3
 8004e8c:	f7fd fd52 	bl	8002934 <set_gains>
			set_target(task->con, 0);
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	69db      	ldr	r3, [r3, #28]
 8004e94:	ed9f 0a47 	vldr	s0, [pc, #284]	@ 8004fb4 <state5_task2+0x168>
 8004e98:	4618      	mov	r0, r3
 8004e9a:	f7fd fd64 	bl	8002966 <set_target>
			task->init_controller = 0;
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	2200      	movs	r2, #0
 8004ea2:	f883 2020 	strb.w	r2, [r3, #32]
}
 8004ea6:	e081      	b.n	8004fac <state5_task2+0x160>
			uint32_t voltage1 = get_photo_value(task->photo,2);
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	691b      	ldr	r3, [r3, #16]
 8004eac:	2102      	movs	r1, #2
 8004eae:	4618      	mov	r0, r3
 8004eb0:	f7fe ff97 	bl	8003de2 <get_photo_value>
 8004eb4:	61f8      	str	r0, [r7, #28]
			uint32_t voltage2 = get_photo_value(task->photo,4);
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	691b      	ldr	r3, [r3, #16]
 8004eba:	2104      	movs	r1, #4
 8004ebc:	4618      	mov	r0, r3
 8004ebe:	f7fe ff90 	bl	8003de2 <get_photo_value>
 8004ec2:	61b8      	str	r0, [r7, #24]
			float voltage_dif = ((float)voltage2-(float)voltage1);
 8004ec4:	69bb      	ldr	r3, [r7, #24]
 8004ec6:	ee07 3a90 	vmov	s15, r3
 8004eca:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8004ece:	69fb      	ldr	r3, [r7, #28]
 8004ed0:	ee07 3a90 	vmov	s15, r3
 8004ed4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004ed8:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004edc:	edc7 7a05 	vstr	s15, [r7, #20]
			task->output = get_output(task->con, voltage_dif);
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	69db      	ldr	r3, [r3, #28]
 8004ee4:	ed97 0a05 	vldr	s0, [r7, #20]
 8004ee8:	4618      	mov	r0, r3
 8004eea:	f7fd fd4b 	bl	8002984 <get_output>
 8004eee:	eef0 7a40 	vmov.f32	s15, s0
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	edc3 7a11 	vstr	s15, [r3, #68]	@ 0x44
			float servo_current_position = servo_get_position(task->servo);
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	689b      	ldr	r3, [r3, #8]
 8004efc:	4618      	mov	r0, r3
 8004efe:	f7ff f86f 	bl	8003fe0 <servo_get_position>
 8004f02:	ed87 0a04 	vstr	s0, [r7, #16]
			servo_set_position(task->servo, servo_current_position+task->output);
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	689a      	ldr	r2, [r3, #8]
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	ed93 7a11 	vldr	s14, [r3, #68]	@ 0x44
 8004f10:	edd7 7a04 	vldr	s15, [r7, #16]
 8004f14:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004f18:	eeb0 0a67 	vmov.f32	s0, s15
 8004f1c:	4610      	mov	r0, r2
 8004f1e:	f7ff f893 	bl	8004048 <servo_set_position>
			if (abs((int32_t)voltage_dif) < 100){
 8004f22:	edd7 7a05 	vldr	s15, [r7, #20]
 8004f26:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8004f2a:	ee17 3a90 	vmov	r3, s15
 8004f2e:	f113 0f63 	cmn.w	r3, #99	@ 0x63
 8004f32:	db35      	blt.n	8004fa0 <state5_task2+0x154>
 8004f34:	edd7 7a05 	vldr	s15, [r7, #20]
 8004f38:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8004f3c:	ee17 3a90 	vmov	r3, s15
 8004f40:	2b63      	cmp	r3, #99	@ 0x63
 8004f42:	dc2d      	bgt.n	8004fa0 <state5_task2+0x154>
				uint32_t curr_time = HAL_GetTick();
 8004f44:	f000 fcf8 	bl	8005938 <HAL_GetTick>
 8004f48:	60f8      	str	r0, [r7, #12]
				if (!task->within_range){
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8004f50:	2b00      	cmp	r3, #0
 8004f52:	d10a      	bne.n	8004f6a <state5_task2+0x11e>
					task->end_time = curr_time + 5000;
 8004f54:	68fb      	ldr	r3, [r7, #12]
 8004f56:	f503 539c 	add.w	r3, r3, #4992	@ 0x1380
 8004f5a:	3308      	adds	r3, #8
 8004f5c:	687a      	ldr	r2, [r7, #4]
 8004f5e:	62d3      	str	r3, [r2, #44]	@ 0x2c
					task->within_range = 1;
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	2201      	movs	r2, #1
 8004f64:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
			if (abs((int32_t)voltage_dif) < 100){
 8004f68:	e01f      	b.n	8004faa <state5_task2+0x15e>
				else if (curr_time > task->end_time && task->within_range){
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004f6e:	68fa      	ldr	r2, [r7, #12]
 8004f70:	429a      	cmp	r2, r3
 8004f72:	d91a      	bls.n	8004faa <state5_task2+0x15e>
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8004f7a:	2b00      	cmp	r3, #0
 8004f7c:	d015      	beq.n	8004faa <state5_task2+0x15e>
					task->within_range = 0;
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	2200      	movs	r2, #0
 8004f82:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					reset_controller(task->con);
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	69db      	ldr	r3, [r3, #28]
 8004f8a:	4618      	mov	r0, r3
 8004f8c:	f7fd fcaa 	bl	80028e4 <reset_controller>
					task->init_controller = 1;
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	2201      	movs	r2, #1
 8004f94:	f883 2020 	strb.w	r2, [r3, #32]
					task->state = 6;
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	2206      	movs	r2, #6
 8004f9c:	701a      	strb	r2, [r3, #0]
			if (abs((int32_t)voltage_dif) < 100){
 8004f9e:	e004      	b.n	8004faa <state5_task2+0x15e>
				task->within_range = 0;
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	2200      	movs	r2, #0
 8004fa4:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
}
 8004fa8:	e000      	b.n	8004fac <state5_task2+0x160>
			if (abs((int32_t)voltage_dif) < 100){
 8004faa:	bf00      	nop
}
 8004fac:	bf00      	nop
 8004fae:	3720      	adds	r7, #32
 8004fb0:	46bd      	mov	sp, r7
 8004fb2:	bd80      	pop	{r7, pc}
 8004fb4:	00000000 	.word	0x00000000
 8004fb8:	3a03126f 	.word	0x3a03126f
 8004fbc:	00000000 	.word	0x00000000

08004fc0 <state6_task2>:

void state6_task2(TASK2* task, INTERTASK_VARS* intertask_vars)
{
 8004fc0:	b590      	push	{r4, r7, lr}
 8004fc2:	b08d      	sub	sp, #52	@ 0x34
 8004fc4:	af00      	add	r7, sp, #0
 8004fc6:	6078      	str	r0, [r7, #4]
 8004fc8:	6039      	str	r1, [r7, #0]
	if (!intertask_vars->rc_trigger_flag){
 8004fca:	683b      	ldr	r3, [r7, #0]
 8004fcc:	781b      	ldrb	r3, [r3, #0]
 8004fce:	2b00      	cmp	r3, #0
 8004fd0:	d103      	bne.n	8004fda <state6_task2+0x1a>
		task->state = 8;
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	2208      	movs	r2, #8
 8004fd6:	701a      	strb	r2, [r3, #0]
		task->reflect_angle.x = task->reflect_angle.x*180/M_PI;
		task->reflect_angle.y = task->reflect_angle.y*180/M_PI;
		task->reflect_angle.z = task->reflect_angle.z*180/M_PI;
		task->state = 7;
	}
}
 8004fd8:	e0b9      	b.n	800514e <state6_task2+0x18e>
		bno055_euler(task->gyro, task->euler);
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	699a      	ldr	r2, [r3, #24]
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004fe2:	4619      	mov	r1, r3
 8004fe4:	4610      	mov	r0, r2
 8004fe6:	f7fc ff87 	bl	8001ef8 <bno055_euler>
		VectorTypeDef light_source_angle = { .x = task->euler->roll*M_PI/180,
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004fee:	681b      	ldr	r3, [r3, #0]
 8004ff0:	4618      	mov	r0, r3
 8004ff2:	f7fb fab1 	bl	8000558 <__aeabi_f2d>
 8004ff6:	a358      	add	r3, pc, #352	@ (adr r3, 8005158 <state6_task2+0x198>)
 8004ff8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ffc:	f7fb fb04 	bl	8000608 <__aeabi_dmul>
 8005000:	4602      	mov	r2, r0
 8005002:	460b      	mov	r3, r1
 8005004:	4610      	mov	r0, r2
 8005006:	4619      	mov	r1, r3
 8005008:	f04f 0200 	mov.w	r2, #0
 800500c:	4b54      	ldr	r3, [pc, #336]	@ (8005160 <state6_task2+0x1a0>)
 800500e:	f7fb fc25 	bl	800085c <__aeabi_ddiv>
 8005012:	4602      	mov	r2, r0
 8005014:	460b      	mov	r3, r1
 8005016:	4610      	mov	r0, r2
 8005018:	4619      	mov	r1, r3
 800501a:	f7fb fded 	bl	8000bf8 <__aeabi_d2f>
 800501e:	4603      	mov	r3, r0
 8005020:	627b      	str	r3, [r7, #36]	@ 0x24
 8005022:	f04f 0300 	mov.w	r3, #0
 8005026:	62bb      	str	r3, [r7, #40]	@ 0x28
											 .z = -task->euler->pitch*M_PI/180 };
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800502c:	edd3 7a01 	vldr	s15, [r3, #4]
 8005030:	eef1 7a67 	vneg.f32	s15, s15
 8005034:	ee17 3a90 	vmov	r3, s15
 8005038:	4618      	mov	r0, r3
 800503a:	f7fb fa8d 	bl	8000558 <__aeabi_f2d>
 800503e:	a346      	add	r3, pc, #280	@ (adr r3, 8005158 <state6_task2+0x198>)
 8005040:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005044:	f7fb fae0 	bl	8000608 <__aeabi_dmul>
 8005048:	4602      	mov	r2, r0
 800504a:	460b      	mov	r3, r1
 800504c:	4610      	mov	r0, r2
 800504e:	4619      	mov	r1, r3
 8005050:	f04f 0200 	mov.w	r2, #0
 8005054:	4b42      	ldr	r3, [pc, #264]	@ (8005160 <state6_task2+0x1a0>)
 8005056:	f7fb fc01 	bl	800085c <__aeabi_ddiv>
 800505a:	4602      	mov	r2, r0
 800505c:	460b      	mov	r3, r1
 800505e:	4610      	mov	r0, r2
 8005060:	4619      	mov	r1, r3
 8005062:	f7fb fdc9 	bl	8000bf8 <__aeabi_d2f>
 8005066:	4603      	mov	r3, r0
		VectorTypeDef light_source_angle = { .x = task->euler->roll*M_PI/180,
 8005068:	62fb      	str	r3, [r7, #44]	@ 0x2c
		VectorTypeDef target_position = { .x = 10,
 800506a:	4a3e      	ldr	r2, [pc, #248]	@ (8005164 <state6_task2+0x1a4>)
 800506c:	f107 0318 	add.w	r3, r7, #24
 8005070:	ca07      	ldmia	r2, {r0, r1, r2}
 8005072:	e883 0007 	stmia.w	r3, {r0, r1, r2}
		VectorTypeDef heliostat_position = { .x = 0,
 8005076:	f04f 0300 	mov.w	r3, #0
 800507a:	60fb      	str	r3, [r7, #12]
 800507c:	f04f 0300 	mov.w	r3, #0
 8005080:	613b      	str	r3, [r7, #16]
 8005082:	4b39      	ldr	r3, [pc, #228]	@ (8005168 <state6_task2+0x1a8>)
 8005084:	617b      	str	r3, [r7, #20]
		task->reflect_angle = get_reflect_angle(&light_source_angle, &target_position, &heliostat_position);
 8005086:	687c      	ldr	r4, [r7, #4]
 8005088:	f107 020c 	add.w	r2, r7, #12
 800508c:	f107 0118 	add.w	r1, r7, #24
 8005090:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8005094:	4618      	mov	r0, r3
 8005096:	f000 fa05 	bl	80054a4 <get_reflect_angle>
 800509a:	eef0 6a40 	vmov.f32	s13, s0
 800509e:	eeb0 7a60 	vmov.f32	s14, s1
 80050a2:	eef0 7a41 	vmov.f32	s15, s2
 80050a6:	edc4 6a0e 	vstr	s13, [r4, #56]	@ 0x38
 80050aa:	ed84 7a0f 	vstr	s14, [r4, #60]	@ 0x3c
 80050ae:	edc4 7a10 	vstr	s15, [r4, #64]	@ 0x40
		task->reflect_angle.x = task->reflect_angle.x*180/M_PI;
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	edd3 7a0e 	vldr	s15, [r3, #56]	@ 0x38
 80050b8:	ed9f 7a2c 	vldr	s14, [pc, #176]	@ 800516c <state6_task2+0x1ac>
 80050bc:	ee67 7a87 	vmul.f32	s15, s15, s14
 80050c0:	ee17 0a90 	vmov	r0, s15
 80050c4:	f7fb fa48 	bl	8000558 <__aeabi_f2d>
 80050c8:	a323      	add	r3, pc, #140	@ (adr r3, 8005158 <state6_task2+0x198>)
 80050ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80050ce:	f7fb fbc5 	bl	800085c <__aeabi_ddiv>
 80050d2:	4602      	mov	r2, r0
 80050d4:	460b      	mov	r3, r1
 80050d6:	4610      	mov	r0, r2
 80050d8:	4619      	mov	r1, r3
 80050da:	f7fb fd8d 	bl	8000bf8 <__aeabi_d2f>
 80050de:	4602      	mov	r2, r0
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	639a      	str	r2, [r3, #56]	@ 0x38
		task->reflect_angle.y = task->reflect_angle.y*180/M_PI;
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	edd3 7a0f 	vldr	s15, [r3, #60]	@ 0x3c
 80050ea:	ed9f 7a20 	vldr	s14, [pc, #128]	@ 800516c <state6_task2+0x1ac>
 80050ee:	ee67 7a87 	vmul.f32	s15, s15, s14
 80050f2:	ee17 0a90 	vmov	r0, s15
 80050f6:	f7fb fa2f 	bl	8000558 <__aeabi_f2d>
 80050fa:	a317      	add	r3, pc, #92	@ (adr r3, 8005158 <state6_task2+0x198>)
 80050fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005100:	f7fb fbac 	bl	800085c <__aeabi_ddiv>
 8005104:	4602      	mov	r2, r0
 8005106:	460b      	mov	r3, r1
 8005108:	4610      	mov	r0, r2
 800510a:	4619      	mov	r1, r3
 800510c:	f7fb fd74 	bl	8000bf8 <__aeabi_d2f>
 8005110:	4602      	mov	r2, r0
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	63da      	str	r2, [r3, #60]	@ 0x3c
		task->reflect_angle.z = task->reflect_angle.z*180/M_PI;
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	edd3 7a10 	vldr	s15, [r3, #64]	@ 0x40
 800511c:	ed9f 7a13 	vldr	s14, [pc, #76]	@ 800516c <state6_task2+0x1ac>
 8005120:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005124:	ee17 0a90 	vmov	r0, s15
 8005128:	f7fb fa16 	bl	8000558 <__aeabi_f2d>
 800512c:	a30a      	add	r3, pc, #40	@ (adr r3, 8005158 <state6_task2+0x198>)
 800512e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005132:	f7fb fb93 	bl	800085c <__aeabi_ddiv>
 8005136:	4602      	mov	r2, r0
 8005138:	460b      	mov	r3, r1
 800513a:	4610      	mov	r0, r2
 800513c:	4619      	mov	r1, r3
 800513e:	f7fb fd5b 	bl	8000bf8 <__aeabi_d2f>
 8005142:	4602      	mov	r2, r0
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	641a      	str	r2, [r3, #64]	@ 0x40
		task->state = 7;
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	2207      	movs	r2, #7
 800514c:	701a      	strb	r2, [r3, #0]
}
 800514e:	bf00      	nop
 8005150:	3734      	adds	r7, #52	@ 0x34
 8005152:	46bd      	mov	sp, r7
 8005154:	bd90      	pop	{r4, r7, pc}
 8005156:	bf00      	nop
 8005158:	54442d18 	.word	0x54442d18
 800515c:	400921fb 	.word	0x400921fb
 8005160:	40668000 	.word	0x40668000
 8005164:	0800d980 	.word	0x0800d980
 8005168:	41200000 	.word	0x41200000
 800516c:	43340000 	.word	0x43340000

08005170 <state7_task2>:

void state7_task2(TASK2* task, INTERTASK_VARS* intertask_vars)
{
 8005170:	b580      	push	{r7, lr}
 8005172:	b084      	sub	sp, #16
 8005174:	af00      	add	r7, sp, #0
 8005176:	6078      	str	r0, [r7, #4]
 8005178:	6039      	str	r1, [r7, #0]
	if (!intertask_vars->rc_trigger_flag){
 800517a:	683b      	ldr	r3, [r7, #0]
 800517c:	781b      	ldrb	r3, [r3, #0]
 800517e:	2b00      	cmp	r3, #0
 8005180:	d103      	bne.n	800518a <state7_task2+0x1a>
		task->state = 8;
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	2208      	movs	r2, #8
 8005186:	701a      	strb	r2, [r3, #0]
			else{
				task->within_range = 0;
			}
		}
	}
}
 8005188:	e0ab      	b.n	80052e2 <state7_task2+0x172>
		if (task->init_controller){
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005190:	2b00      	cmp	r3, #0
 8005192:	d022      	beq.n	80051da <state7_task2+0x6a>
			reset_controller(task->con);
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	69db      	ldr	r3, [r3, #28]
 8005198:	4618      	mov	r0, r3
 800519a:	f7fd fba3 	bl	80028e4 <reset_controller>
			set_gains(task->con, 25, 15, 0.65);
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	69db      	ldr	r3, [r3, #28]
 80051a2:	ed9f 1a52 	vldr	s2, [pc, #328]	@ 80052ec <state7_task2+0x17c>
 80051a6:	eef2 0a0e 	vmov.f32	s1, #46	@ 0x41700000  15.0
 80051aa:	eeb3 0a09 	vmov.f32	s0, #57	@ 0x41c80000  25.0
 80051ae:	4618      	mov	r0, r3
 80051b0:	f7fd fbc0 	bl	8002934 <set_gains>
			set_target(task->con, 360-(task->reflect_angle.z));
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	69da      	ldr	r2, [r3, #28]
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	edd3 7a10 	vldr	s15, [r3, #64]	@ 0x40
 80051be:	ed9f 7a4c 	vldr	s14, [pc, #304]	@ 80052f0 <state7_task2+0x180>
 80051c2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80051c6:	eeb0 0a67 	vmov.f32	s0, s15
 80051ca:	4610      	mov	r0, r2
 80051cc:	f7fd fbcb 	bl	8002966 <set_target>
			task->init_controller = 0;
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	2200      	movs	r2, #0
 80051d4:	f883 2020 	strb.w	r2, [r3, #32]
}
 80051d8:	e083      	b.n	80052e2 <state7_task2+0x172>
			servo_set_position(task->servo, task->reflect_angle.x);
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	689a      	ldr	r2, [r3, #8]
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	edd3 7a0e 	vldr	s15, [r3, #56]	@ 0x38
 80051e4:	eeb0 0a67 	vmov.f32	s0, s15
 80051e8:	4610      	mov	r0, r2
 80051ea:	f7fe ff2d 	bl	8004048 <servo_set_position>
			bno055_euler(task->gyro, task->euler);
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	699a      	ldr	r2, [r3, #24]
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80051f6:	4619      	mov	r1, r3
 80051f8:	4610      	mov	r0, r2
 80051fa:	f7fc fe7d 	bl	8001ef8 <bno055_euler>
			float pitch_angle = task->euler->yaw;
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005202:	689b      	ldr	r3, [r3, #8]
 8005204:	60fb      	str	r3, [r7, #12]
			task->output = get_output(task->con, pitch_angle);
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	69db      	ldr	r3, [r3, #28]
 800520a:	ed97 0a03 	vldr	s0, [r7, #12]
 800520e:	4618      	mov	r0, r3
 8005210:	f7fd fbb8 	bl	8002984 <get_output>
 8005214:	eef0 7a40 	vmov.f32	s15, s0
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	edc3 7a11 	vstr	s15, [r3, #68]	@ 0x44
			set_PWM(task->mot, 1, task->output);
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	6858      	ldr	r0, [r3, #4]
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	edd3 7a11 	vldr	s15, [r3, #68]	@ 0x44
 8005228:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800522c:	ee17 2a90 	vmov	r2, s15
 8005230:	2101      	movs	r1, #1
 8005232:	f7fe fd03 	bl	8003c3c <set_PWM>
			if (abs((int32_t)(pitch_angle - task->reflect_angle.z)) < 2.5){
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	edd3 7a10 	vldr	s15, [r3, #64]	@ 0x40
 800523c:	ed97 7a03 	vldr	s14, [r7, #12]
 8005240:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005244:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8005248:	ee17 3a90 	vmov	r3, s15
 800524c:	f113 0f02 	cmn.w	r3, #2
 8005250:	db41      	blt.n	80052d6 <state7_task2+0x166>
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	edd3 7a10 	vldr	s15, [r3, #64]	@ 0x40
 8005258:	ed97 7a03 	vldr	s14, [r7, #12]
 800525c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005260:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8005264:	ee17 3a90 	vmov	r3, s15
 8005268:	2b02      	cmp	r3, #2
 800526a:	dc34      	bgt.n	80052d6 <state7_task2+0x166>
				uint32_t curr_time = HAL_GetTick();
 800526c:	f000 fb64 	bl	8005938 <HAL_GetTick>
 8005270:	60b8      	str	r0, [r7, #8]
				if (!task->within_range){
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005278:	2b00      	cmp	r3, #0
 800527a:	d10a      	bne.n	8005292 <state7_task2+0x122>
					task->end_time = curr_time + 5000;
 800527c:	68bb      	ldr	r3, [r7, #8]
 800527e:	f503 539c 	add.w	r3, r3, #4992	@ 0x1380
 8005282:	3308      	adds	r3, #8
 8005284:	687a      	ldr	r2, [r7, #4]
 8005286:	62d3      	str	r3, [r2, #44]	@ 0x2c
					task->within_range = 1;
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	2201      	movs	r2, #1
 800528c:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
			if (abs((int32_t)(pitch_angle - task->reflect_angle.z)) < 2.5){
 8005290:	e026      	b.n	80052e0 <state7_task2+0x170>
				else if (curr_time > task->end_time && task->within_range){
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005296:	68ba      	ldr	r2, [r7, #8]
 8005298:	429a      	cmp	r2, r3
 800529a:	d921      	bls.n	80052e0 <state7_task2+0x170>
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80052a2:	2b00      	cmp	r3, #0
 80052a4:	d01c      	beq.n	80052e0 <state7_task2+0x170>
					task->within_range = 0;
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	2200      	movs	r2, #0
 80052aa:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					set_PWM(task->mot, 1, 0);
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	685b      	ldr	r3, [r3, #4]
 80052b2:	2200      	movs	r2, #0
 80052b4:	2101      	movs	r1, #1
 80052b6:	4618      	mov	r0, r3
 80052b8:	f7fe fcc0 	bl	8003c3c <set_PWM>
					reset_controller(task->con);
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	69db      	ldr	r3, [r3, #28]
 80052c0:	4618      	mov	r0, r3
 80052c2:	f7fd fb0f 	bl	80028e4 <reset_controller>
					task->init_controller = 1;
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	2201      	movs	r2, #1
 80052ca:	f883 2020 	strb.w	r2, [r3, #32]
					task->state = 7;
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	2207      	movs	r2, #7
 80052d2:	701a      	strb	r2, [r3, #0]
			if (abs((int32_t)(pitch_angle - task->reflect_angle.z)) < 2.5){
 80052d4:	e004      	b.n	80052e0 <state7_task2+0x170>
				task->within_range = 0;
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	2200      	movs	r2, #0
 80052da:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
}
 80052de:	e000      	b.n	80052e2 <state7_task2+0x172>
			if (abs((int32_t)(pitch_angle - task->reflect_angle.z)) < 2.5){
 80052e0:	bf00      	nop
}
 80052e2:	bf00      	nop
 80052e4:	3710      	adds	r7, #16
 80052e6:	46bd      	mov	sp, r7
 80052e8:	bd80      	pop	{r7, pc}
 80052ea:	bf00      	nop
 80052ec:	3f266666 	.word	0x3f266666
 80052f0:	43b40000 	.word	0x43b40000

080052f4 <state8_task2>:

void state8_task2(TASK2* task, INTERTASK_VARS* intertask_vars)
{
 80052f4:	b580      	push	{r7, lr}
 80052f6:	b082      	sub	sp, #8
 80052f8:	af00      	add	r7, sp, #0
 80052fa:	6078      	str	r0, [r7, #4]
 80052fc:	6039      	str	r1, [r7, #0]
	if (intertask_vars->rc_trigger_flag){
 80052fe:	683b      	ldr	r3, [r7, #0]
 8005300:	781b      	ldrb	r3, [r3, #0]
 8005302:	2b00      	cmp	r3, #0
 8005304:	d002      	beq.n	800530c <state8_task2+0x18>
		task->state = 9;
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	2209      	movs	r2, #9
 800530a:	701a      	strb	r2, [r3, #0]
	}
	task->within_range = 0;
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	2200      	movs	r2, #0
 8005310:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
	set_PWM(task->mot, 1, 0);
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	685b      	ldr	r3, [r3, #4]
 8005318:	2200      	movs	r2, #0
 800531a:	2101      	movs	r1, #1
 800531c:	4618      	mov	r0, r3
 800531e:	f7fe fc8d 	bl	8003c3c <set_PWM>
	reset_controller(task->con);
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	69db      	ldr	r3, [r3, #28]
 8005326:	4618      	mov	r0, r3
 8005328:	f7fd fadc 	bl	80028e4 <reset_controller>
	task->init_controller = 1;
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	2201      	movs	r2, #1
 8005330:	f883 2020 	strb.w	r2, [r3, #32]
}
 8005334:	bf00      	nop
 8005336:	3708      	adds	r7, #8
 8005338:	46bd      	mov	sp, r7
 800533a:	bd80      	pop	{r7, pc}

0800533c <state9_task2>:

void state9_task2(TASK2* task, INTERTASK_VARS* intertask_vars)
{
 800533c:	b580      	push	{r7, lr}
 800533e:	b084      	sub	sp, #16
 8005340:	af00      	add	r7, sp, #0
 8005342:	6078      	str	r0, [r7, #4]
 8005344:	6039      	str	r1, [r7, #0]
	if (!intertask_vars->rc_trigger_flag){
 8005346:	683b      	ldr	r3, [r7, #0]
 8005348:	781b      	ldrb	r3, [r3, #0]
 800534a:	2b00      	cmp	r3, #0
 800534c:	d103      	bne.n	8005356 <state9_task2+0x1a>
		task->state = 8;
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	2208      	movs	r2, #8
 8005352:	701a      	strb	r2, [r3, #0]
			else{
				task->within_range = 0;
			}
		}
	}
}
 8005354:	e09e      	b.n	8005494 <state9_task2+0x158>
		if (task->init_controller){
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	f893 3020 	ldrb.w	r3, [r3, #32]
 800535c:	2b00      	cmp	r3, #0
 800535e:	d01b      	beq.n	8005398 <state9_task2+0x5c>
			reset_controller(task->con);
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	69db      	ldr	r3, [r3, #28]
 8005364:	4618      	mov	r0, r3
 8005366:	f7fd fabd 	bl	80028e4 <reset_controller>
			set_gains(task->con, 30, 15, 0.65);
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	69db      	ldr	r3, [r3, #28]
 800536e:	ed9f 1a4b 	vldr	s2, [pc, #300]	@ 800549c <state9_task2+0x160>
 8005372:	eef2 0a0e 	vmov.f32	s1, #46	@ 0x41700000  15.0
 8005376:	eeb3 0a0e 	vmov.f32	s0, #62	@ 0x41f00000  30.0
 800537a:	4618      	mov	r0, r3
 800537c:	f7fd fada 	bl	8002934 <set_gains>
			set_target(task->con, 5);
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	69db      	ldr	r3, [r3, #28]
 8005384:	eeb1 0a04 	vmov.f32	s0, #20	@ 0x40a00000  5.0
 8005388:	4618      	mov	r0, r3
 800538a:	f7fd faec 	bl	8002966 <set_target>
			task->init_controller = 0;
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	2200      	movs	r2, #0
 8005392:	f883 2020 	strb.w	r2, [r3, #32]
}
 8005396:	e07d      	b.n	8005494 <state9_task2+0x158>
			servo_set_position(task->servo, 60);
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	689b      	ldr	r3, [r3, #8]
 800539c:	ed9f 0a40 	vldr	s0, [pc, #256]	@ 80054a0 <state9_task2+0x164>
 80053a0:	4618      	mov	r0, r3
 80053a2:	f7fe fe51 	bl	8004048 <servo_set_position>
			bno055_euler(task->gyro, task->euler);
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	699a      	ldr	r2, [r3, #24]
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80053ae:	4619      	mov	r1, r3
 80053b0:	4610      	mov	r0, r2
 80053b2:	f7fc fda1 	bl	8001ef8 <bno055_euler>
			float pitch_angle = task->euler->yaw;
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80053ba:	689b      	ldr	r3, [r3, #8]
 80053bc:	60fb      	str	r3, [r7, #12]
			task->output = get_output(task->con, pitch_angle);
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	69db      	ldr	r3, [r3, #28]
 80053c2:	ed97 0a03 	vldr	s0, [r7, #12]
 80053c6:	4618      	mov	r0, r3
 80053c8:	f7fd fadc 	bl	8002984 <get_output>
 80053cc:	eef0 7a40 	vmov.f32	s15, s0
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	edc3 7a11 	vstr	s15, [r3, #68]	@ 0x44
			set_PWM(task->mot, 1, task->output);
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	6858      	ldr	r0, [r3, #4]
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	edd3 7a11 	vldr	s15, [r3, #68]	@ 0x44
 80053e0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80053e4:	ee17 2a90 	vmov	r2, s15
 80053e8:	2101      	movs	r1, #1
 80053ea:	f7fe fc27 	bl	8003c3c <set_PWM>
			if (abs((int32_t)(pitch_angle - 10)) < 20){
 80053ee:	edd7 7a03 	vldr	s15, [r7, #12]
 80053f2:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 80053f6:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80053fa:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80053fe:	ee17 3a90 	vmov	r3, s15
 8005402:	f113 0f13 	cmn.w	r3, #19
 8005406:	db3f      	blt.n	8005488 <state9_task2+0x14c>
 8005408:	edd7 7a03 	vldr	s15, [r7, #12]
 800540c:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8005410:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8005414:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8005418:	ee17 3a90 	vmov	r3, s15
 800541c:	2b13      	cmp	r3, #19
 800541e:	dc33      	bgt.n	8005488 <state9_task2+0x14c>
				uint32_t curr_time = HAL_GetTick();
 8005420:	f000 fa8a 	bl	8005938 <HAL_GetTick>
 8005424:	60b8      	str	r0, [r7, #8]
				if (!task->within_range){
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800542c:	2b00      	cmp	r3, #0
 800542e:	d109      	bne.n	8005444 <state9_task2+0x108>
					task->end_time = curr_time + 2500;
 8005430:	68bb      	ldr	r3, [r7, #8]
 8005432:	f603 12c4 	addw	r2, r3, #2500	@ 0x9c4
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	62da      	str	r2, [r3, #44]	@ 0x2c
					task->within_range = 1;
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	2201      	movs	r2, #1
 800543e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
			if (abs((int32_t)(pitch_angle - 10)) < 20){
 8005442:	e026      	b.n	8005492 <state9_task2+0x156>
				else if (curr_time > task->end_time && task->within_range){
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005448:	68ba      	ldr	r2, [r7, #8]
 800544a:	429a      	cmp	r2, r3
 800544c:	d921      	bls.n	8005492 <state9_task2+0x156>
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005454:	2b00      	cmp	r3, #0
 8005456:	d01c      	beq.n	8005492 <state9_task2+0x156>
					task->within_range = 0;
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	2200      	movs	r2, #0
 800545c:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					set_PWM(task->mot, 1, 0);
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	685b      	ldr	r3, [r3, #4]
 8005464:	2200      	movs	r2, #0
 8005466:	2101      	movs	r1, #1
 8005468:	4618      	mov	r0, r3
 800546a:	f7fe fbe7 	bl	8003c3c <set_PWM>
					reset_controller(task->con);
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	69db      	ldr	r3, [r3, #28]
 8005472:	4618      	mov	r0, r3
 8005474:	f7fd fa36 	bl	80028e4 <reset_controller>
					task->init_controller = 1;
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	2201      	movs	r2, #1
 800547c:	f883 2020 	strb.w	r2, [r3, #32]
					task->state = 1;
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	2201      	movs	r2, #1
 8005484:	701a      	strb	r2, [r3, #0]
			if (abs((int32_t)(pitch_angle - 10)) < 20){
 8005486:	e004      	b.n	8005492 <state9_task2+0x156>
				task->within_range = 0;
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	2200      	movs	r2, #0
 800548c:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
}
 8005490:	e000      	b.n	8005494 <state9_task2+0x158>
			if (abs((int32_t)(pitch_angle - 10)) < 20){
 8005492:	bf00      	nop
}
 8005494:	bf00      	nop
 8005496:	3710      	adds	r7, #16
 8005498:	46bd      	mov	sp, r7
 800549a:	bd80      	pop	{r7, pc}
 800549c:	3f266666 	.word	0x3f266666
 80054a0:	42700000 	.word	0x42700000

080054a4 <get_reflect_angle>:

VectorTypeDef get_reflect_angle(VectorTypeDef* light_source_angle, VectorTypeDef* target_position, VectorTypeDef* heliostat_position)
{
 80054a4:	b5b0      	push	{r4, r5, r7, lr}
 80054a6:	b0a2      	sub	sp, #136	@ 0x88
 80054a8:	af00      	add	r7, sp, #0
 80054aa:	61f8      	str	r0, [r7, #28]
 80054ac:	61b9      	str	r1, [r7, #24]
 80054ae:	617a      	str	r2, [r7, #20]
    // Generating a unit vector from the light source angles
    VectorTypeDef light_source_vector = {.x = cos(light_source_angle->z)*sin(light_source_angle->x),
 80054b0:	69fb      	ldr	r3, [r7, #28]
 80054b2:	689b      	ldr	r3, [r3, #8]
 80054b4:	4618      	mov	r0, r3
 80054b6:	f7fb f84f 	bl	8000558 <__aeabi_f2d>
 80054ba:	4602      	mov	r2, r0
 80054bc:	460b      	mov	r3, r1
 80054be:	ec43 2b10 	vmov	d0, r2, r3
 80054c2:	f005 fd99 	bl	800aff8 <cos>
 80054c6:	ec55 4b10 	vmov	r4, r5, d0
 80054ca:	69fb      	ldr	r3, [r7, #28]
 80054cc:	681b      	ldr	r3, [r3, #0]
 80054ce:	4618      	mov	r0, r3
 80054d0:	f7fb f842 	bl	8000558 <__aeabi_f2d>
 80054d4:	4602      	mov	r2, r0
 80054d6:	460b      	mov	r3, r1
 80054d8:	ec43 2b10 	vmov	d0, r2, r3
 80054dc:	f005 fde8 	bl	800b0b0 <sin>
 80054e0:	ec53 2b10 	vmov	r2, r3, d0
 80054e4:	4620      	mov	r0, r4
 80054e6:	4629      	mov	r1, r5
 80054e8:	f7fb f88e 	bl	8000608 <__aeabi_dmul>
 80054ec:	4602      	mov	r2, r0
 80054ee:	460b      	mov	r3, r1
 80054f0:	4610      	mov	r0, r2
 80054f2:	4619      	mov	r1, r3
 80054f4:	f7fb fb80 	bl	8000bf8 <__aeabi_d2f>
 80054f8:	4603      	mov	r3, r0
 80054fa:	65fb      	str	r3, [r7, #92]	@ 0x5c
                                         .y = sin(light_source_angle->z)*sin(light_source_angle->x),
 80054fc:	69fb      	ldr	r3, [r7, #28]
 80054fe:	689b      	ldr	r3, [r3, #8]
 8005500:	4618      	mov	r0, r3
 8005502:	f7fb f829 	bl	8000558 <__aeabi_f2d>
 8005506:	4602      	mov	r2, r0
 8005508:	460b      	mov	r3, r1
 800550a:	ec43 2b10 	vmov	d0, r2, r3
 800550e:	f005 fdcf 	bl	800b0b0 <sin>
 8005512:	ec55 4b10 	vmov	r4, r5, d0
 8005516:	69fb      	ldr	r3, [r7, #28]
 8005518:	681b      	ldr	r3, [r3, #0]
 800551a:	4618      	mov	r0, r3
 800551c:	f7fb f81c 	bl	8000558 <__aeabi_f2d>
 8005520:	4602      	mov	r2, r0
 8005522:	460b      	mov	r3, r1
 8005524:	ec43 2b10 	vmov	d0, r2, r3
 8005528:	f005 fdc2 	bl	800b0b0 <sin>
 800552c:	ec53 2b10 	vmov	r2, r3, d0
 8005530:	4620      	mov	r0, r4
 8005532:	4629      	mov	r1, r5
 8005534:	f7fb f868 	bl	8000608 <__aeabi_dmul>
 8005538:	4602      	mov	r2, r0
 800553a:	460b      	mov	r3, r1
 800553c:	4610      	mov	r0, r2
 800553e:	4619      	mov	r1, r3
 8005540:	f7fb fb5a 	bl	8000bf8 <__aeabi_d2f>
 8005544:	4603      	mov	r3, r0
    VectorTypeDef light_source_vector = {.x = cos(light_source_angle->z)*sin(light_source_angle->x),
 8005546:	663b      	str	r3, [r7, #96]	@ 0x60
                                         .z = -cos(light_source_angle->x)                                   };
 8005548:	69fb      	ldr	r3, [r7, #28]
 800554a:	681b      	ldr	r3, [r3, #0]
 800554c:	4618      	mov	r0, r3
 800554e:	f7fb f803 	bl	8000558 <__aeabi_f2d>
 8005552:	4602      	mov	r2, r0
 8005554:	460b      	mov	r3, r1
 8005556:	ec43 2b10 	vmov	d0, r2, r3
 800555a:	f005 fd4d 	bl	800aff8 <cos>
 800555e:	ec53 2b10 	vmov	r2, r3, d0
 8005562:	4610      	mov	r0, r2
 8005564:	4619      	mov	r1, r3
 8005566:	f7fb fb47 	bl	8000bf8 <__aeabi_d2f>
 800556a:	4603      	mov	r3, r0
    VectorTypeDef light_source_vector = {.x = cos(light_source_angle->z)*sin(light_source_angle->x),
 800556c:	ee07 3a90 	vmov	s15, r3
 8005570:	eef1 7a67 	vneg.f32	s15, s15
 8005574:	edc7 7a19 	vstr	s15, [r7, #100]	@ 0x64
    // Generating a unit vector from the target-to-heliostat positions
    VectorTypeDef target_dif = {.x = (target_position->x)-(heliostat_position->x),
 8005578:	69bb      	ldr	r3, [r7, #24]
 800557a:	ed93 7a00 	vldr	s14, [r3]
 800557e:	697b      	ldr	r3, [r7, #20]
 8005580:	edd3 7a00 	vldr	s15, [r3]
 8005584:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005588:	edc7 7a14 	vstr	s15, [r7, #80]	@ 0x50
                                .y = (target_position->y)-(heliostat_position->y),
 800558c:	69bb      	ldr	r3, [r7, #24]
 800558e:	ed93 7a01 	vldr	s14, [r3, #4]
 8005592:	697b      	ldr	r3, [r7, #20]
 8005594:	edd3 7a01 	vldr	s15, [r3, #4]
 8005598:	ee77 7a67 	vsub.f32	s15, s14, s15
    VectorTypeDef target_dif = {.x = (target_position->x)-(heliostat_position->x),
 800559c:	edc7 7a15 	vstr	s15, [r7, #84]	@ 0x54
                                .z = (target_position->z)-(heliostat_position->z) };
 80055a0:	69bb      	ldr	r3, [r7, #24]
 80055a2:	ed93 7a02 	vldr	s14, [r3, #8]
 80055a6:	697b      	ldr	r3, [r7, #20]
 80055a8:	edd3 7a02 	vldr	s15, [r3, #8]
 80055ac:	ee77 7a67 	vsub.f32	s15, s14, s15
    VectorTypeDef target_dif = {.x = (target_position->x)-(heliostat_position->x),
 80055b0:	edc7 7a16 	vstr	s15, [r7, #88]	@ 0x58
    float target_vector_mag = get_mag(&target_dif);
 80055b4:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 80055b8:	4618      	mov	r0, r3
 80055ba:	f000 f8d1 	bl	8005760 <get_mag>
 80055be:	ed87 0a21 	vstr	s0, [r7, #132]	@ 0x84
    VectorTypeDef target_vector = {.x = target_dif.x/target_vector_mag,
 80055c2:	edd7 6a14 	vldr	s13, [r7, #80]	@ 0x50
 80055c6:	ed97 7a21 	vldr	s14, [r7, #132]	@ 0x84
 80055ca:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80055ce:	edc7 7a11 	vstr	s15, [r7, #68]	@ 0x44
                                   .y = target_dif.y/target_vector_mag,
 80055d2:	edd7 6a15 	vldr	s13, [r7, #84]	@ 0x54
 80055d6:	ed97 7a21 	vldr	s14, [r7, #132]	@ 0x84
 80055da:	eec6 7a87 	vdiv.f32	s15, s13, s14
    VectorTypeDef target_vector = {.x = target_dif.x/target_vector_mag,
 80055de:	edc7 7a12 	vstr	s15, [r7, #72]	@ 0x48
                                   .z = target_dif.z/target_vector_mag };
 80055e2:	edd7 6a16 	vldr	s13, [r7, #88]	@ 0x58
 80055e6:	ed97 7a21 	vldr	s14, [r7, #132]	@ 0x84
 80055ea:	eec6 7a87 	vdiv.f32	s15, s13, s14
    VectorTypeDef target_vector = {.x = target_dif.x/target_vector_mag,
 80055ee:	edc7 7a13 	vstr	s15, [r7, #76]	@ 0x4c

    // Calculating the normal vector of the mirror to reflect the light source to the target
    VectorTypeDef reflect_vector_dir = {.x = light_source_vector.x+target_vector.x,
 80055f2:	ed97 7a17 	vldr	s14, [r7, #92]	@ 0x5c
 80055f6:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 80055fa:	ee77 7a27 	vadd.f32	s15, s14, s15
 80055fe:	edc7 7a0e 	vstr	s15, [r7, #56]	@ 0x38
                                        .y = light_source_vector.y+target_vector.y,
 8005602:	ed97 7a18 	vldr	s14, [r7, #96]	@ 0x60
 8005606:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 800560a:	ee77 7a27 	vadd.f32	s15, s14, s15
    VectorTypeDef reflect_vector_dir = {.x = light_source_vector.x+target_vector.x,
 800560e:	edc7 7a0f 	vstr	s15, [r7, #60]	@ 0x3c
                                        .z = light_source_vector.z+target_vector.z };
 8005612:	ed97 7a19 	vldr	s14, [r7, #100]	@ 0x64
 8005616:	edd7 7a13 	vldr	s15, [r7, #76]	@ 0x4c
 800561a:	ee77 7a27 	vadd.f32	s15, s14, s15
    VectorTypeDef reflect_vector_dir = {.x = light_source_vector.x+target_vector.x,
 800561e:	edc7 7a10 	vstr	s15, [r7, #64]	@ 0x40
    float reflect_vector_dir_mag = get_mag(&reflect_vector_dir);
 8005622:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8005626:	4618      	mov	r0, r3
 8005628:	f000 f89a 	bl	8005760 <get_mag>
 800562c:	ed87 0a20 	vstr	s0, [r7, #128]	@ 0x80
    VectorTypeDef reflect_vector = {.x = reflect_vector_dir.x/reflect_vector_dir_mag,
 8005630:	edd7 6a0e 	vldr	s13, [r7, #56]	@ 0x38
 8005634:	ed97 7a20 	vldr	s14, [r7, #128]	@ 0x80
 8005638:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800563c:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c
                                    .y = reflect_vector_dir.y/reflect_vector_dir_mag,
 8005640:	edd7 6a0f 	vldr	s13, [r7, #60]	@ 0x3c
 8005644:	ed97 7a20 	vldr	s14, [r7, #128]	@ 0x80
 8005648:	eec6 7a87 	vdiv.f32	s15, s13, s14
    VectorTypeDef reflect_vector = {.x = reflect_vector_dir.x/reflect_vector_dir_mag,
 800564c:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30
                                    .z = reflect_vector_dir.z/reflect_vector_dir_mag };
 8005650:	edd7 6a10 	vldr	s13, [r7, #64]	@ 0x40
 8005654:	ed97 7a20 	vldr	s14, [r7, #128]	@ 0x80
 8005658:	eec6 7a87 	vdiv.f32	s15, s13, s14
    VectorTypeDef reflect_vector = {.x = reflect_vector_dir.x/reflect_vector_dir_mag,
 800565c:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34

    // Calculating the pitch and yaw angles to produce the mirror normal vector
    float theta = acos(reflect_vector.z);
 8005660:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005662:	4618      	mov	r0, r3
 8005664:	f7fa ff78 	bl	8000558 <__aeabi_f2d>
 8005668:	4602      	mov	r2, r0
 800566a:	460b      	mov	r3, r1
 800566c:	ec43 2b10 	vmov	d0, r2, r3
 8005670:	f005 fbbe 	bl	800adf0 <acos>
 8005674:	ec53 2b10 	vmov	r2, r3, d0
 8005678:	4610      	mov	r0, r2
 800567a:	4619      	mov	r1, r3
 800567c:	f7fb fabc 	bl	8000bf8 <__aeabi_d2f>
 8005680:	4603      	mov	r3, r0
 8005682:	67fb      	str	r3, [r7, #124]	@ 0x7c
    float phi1 = acos(reflect_vector.x/sin(theta));
 8005684:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005686:	4618      	mov	r0, r3
 8005688:	f7fa ff66 	bl	8000558 <__aeabi_f2d>
 800568c:	4604      	mov	r4, r0
 800568e:	460d      	mov	r5, r1
 8005690:	6ff8      	ldr	r0, [r7, #124]	@ 0x7c
 8005692:	f7fa ff61 	bl	8000558 <__aeabi_f2d>
 8005696:	4602      	mov	r2, r0
 8005698:	460b      	mov	r3, r1
 800569a:	ec43 2b10 	vmov	d0, r2, r3
 800569e:	f005 fd07 	bl	800b0b0 <sin>
 80056a2:	ec53 2b10 	vmov	r2, r3, d0
 80056a6:	4620      	mov	r0, r4
 80056a8:	4629      	mov	r1, r5
 80056aa:	f7fb f8d7 	bl	800085c <__aeabi_ddiv>
 80056ae:	4602      	mov	r2, r0
 80056b0:	460b      	mov	r3, r1
 80056b2:	ec43 2b17 	vmov	d7, r2, r3
 80056b6:	eeb0 0a47 	vmov.f32	s0, s14
 80056ba:	eef0 0a67 	vmov.f32	s1, s15
 80056be:	f005 fb97 	bl	800adf0 <acos>
 80056c2:	ec53 2b10 	vmov	r2, r3, d0
 80056c6:	4610      	mov	r0, r2
 80056c8:	4619      	mov	r1, r3
 80056ca:	f7fb fa95 	bl	8000bf8 <__aeabi_d2f>
 80056ce:	4603      	mov	r3, r0
 80056d0:	67bb      	str	r3, [r7, #120]	@ 0x78
    float phi2 = asin(reflect_vector.y/sin(theta));
 80056d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80056d4:	4618      	mov	r0, r3
 80056d6:	f7fa ff3f 	bl	8000558 <__aeabi_f2d>
 80056da:	4604      	mov	r4, r0
 80056dc:	460d      	mov	r5, r1
 80056de:	6ff8      	ldr	r0, [r7, #124]	@ 0x7c
 80056e0:	f7fa ff3a 	bl	8000558 <__aeabi_f2d>
 80056e4:	4602      	mov	r2, r0
 80056e6:	460b      	mov	r3, r1
 80056e8:	ec43 2b10 	vmov	d0, r2, r3
 80056ec:	f005 fce0 	bl	800b0b0 <sin>
 80056f0:	ec53 2b10 	vmov	r2, r3, d0
 80056f4:	4620      	mov	r0, r4
 80056f6:	4629      	mov	r1, r5
 80056f8:	f7fb f8b0 	bl	800085c <__aeabi_ddiv>
 80056fc:	4602      	mov	r2, r0
 80056fe:	460b      	mov	r3, r1
 8005700:	ec43 2b17 	vmov	d7, r2, r3
 8005704:	eeb0 0a47 	vmov.f32	s0, s14
 8005708:	eef0 0a67 	vmov.f32	s1, s15
 800570c:	f005 fba4 	bl	800ae58 <asin>
 8005710:	ec53 2b10 	vmov	r2, r3, d0
 8005714:	4610      	mov	r0, r2
 8005716:	4619      	mov	r1, r3
 8005718:	f7fb fa6e 	bl	8000bf8 <__aeabi_d2f>
 800571c:	4603      	mov	r3, r0
 800571e:	677b      	str	r3, [r7, #116]	@ 0x74

    // Generating an angle vector to store phi and theta (phi1 and phi2, with no rounding error, should be the same)
    VectorTypeDef reflect_angle = {.x = theta,
 8005720:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8005722:	623b      	str	r3, [r7, #32]
 8005724:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005726:	627b      	str	r3, [r7, #36]	@ 0x24
 8005728:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800572a:	62bb      	str	r3, [r7, #40]	@ 0x28
                                   .y = phi1,
                                   .z = phi2  };

    return reflect_angle;
 800572c:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 8005730:	f107 0220 	add.w	r2, r7, #32
 8005734:	ca07      	ldmia	r2, {r0, r1, r2}
 8005736:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800573a:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800573c:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800573e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8005740:	ee06 1a90 	vmov	s13, r1
 8005744:	ee07 2a10 	vmov	s14, r2
 8005748:	ee07 3a90 	vmov	s15, r3
}
 800574c:	eeb0 0a66 	vmov.f32	s0, s13
 8005750:	eef0 0a47 	vmov.f32	s1, s14
 8005754:	eeb0 1a67 	vmov.f32	s2, s15
 8005758:	3788      	adds	r7, #136	@ 0x88
 800575a:	46bd      	mov	sp, r7
 800575c:	bdb0      	pop	{r4, r5, r7, pc}
	...

08005760 <get_mag>:

#include <math.h>
#include "vector.h"

float get_mag(VectorTypeDef* vect)
{
 8005760:	b5b0      	push	{r4, r5, r7, lr}
 8005762:	b084      	sub	sp, #16
 8005764:	af00      	add	r7, sp, #0
 8005766:	6078      	str	r0, [r7, #4]
    float mag = sqrt(pow(vect->x,2)+pow(vect->y,2)+pow(vect->z,2));
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	681b      	ldr	r3, [r3, #0]
 800576c:	4618      	mov	r0, r3
 800576e:	f7fa fef3 	bl	8000558 <__aeabi_f2d>
 8005772:	4602      	mov	r2, r0
 8005774:	460b      	mov	r3, r1
 8005776:	ed9f 1b26 	vldr	d1, [pc, #152]	@ 8005810 <get_mag+0xb0>
 800577a:	ec43 2b10 	vmov	d0, r2, r3
 800577e:	f005 fb9f 	bl	800aec0 <pow>
 8005782:	ec55 4b10 	vmov	r4, r5, d0
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	685b      	ldr	r3, [r3, #4]
 800578a:	4618      	mov	r0, r3
 800578c:	f7fa fee4 	bl	8000558 <__aeabi_f2d>
 8005790:	4602      	mov	r2, r0
 8005792:	460b      	mov	r3, r1
 8005794:	ed9f 1b1e 	vldr	d1, [pc, #120]	@ 8005810 <get_mag+0xb0>
 8005798:	ec43 2b10 	vmov	d0, r2, r3
 800579c:	f005 fb90 	bl	800aec0 <pow>
 80057a0:	ec53 2b10 	vmov	r2, r3, d0
 80057a4:	4620      	mov	r0, r4
 80057a6:	4629      	mov	r1, r5
 80057a8:	f7fa fd78 	bl	800029c <__adddf3>
 80057ac:	4602      	mov	r2, r0
 80057ae:	460b      	mov	r3, r1
 80057b0:	4614      	mov	r4, r2
 80057b2:	461d      	mov	r5, r3
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	689b      	ldr	r3, [r3, #8]
 80057b8:	4618      	mov	r0, r3
 80057ba:	f7fa fecd 	bl	8000558 <__aeabi_f2d>
 80057be:	4602      	mov	r2, r0
 80057c0:	460b      	mov	r3, r1
 80057c2:	ed9f 1b13 	vldr	d1, [pc, #76]	@ 8005810 <get_mag+0xb0>
 80057c6:	ec43 2b10 	vmov	d0, r2, r3
 80057ca:	f005 fb79 	bl	800aec0 <pow>
 80057ce:	ec53 2b10 	vmov	r2, r3, d0
 80057d2:	4620      	mov	r0, r4
 80057d4:	4629      	mov	r1, r5
 80057d6:	f7fa fd61 	bl	800029c <__adddf3>
 80057da:	4602      	mov	r2, r0
 80057dc:	460b      	mov	r3, r1
 80057de:	ec43 2b17 	vmov	d7, r2, r3
 80057e2:	eeb0 0a47 	vmov.f32	s0, s14
 80057e6:	eef0 0a67 	vmov.f32	s1, s15
 80057ea:	f005 fbd9 	bl	800afa0 <sqrt>
 80057ee:	ec53 2b10 	vmov	r2, r3, d0
 80057f2:	4610      	mov	r0, r2
 80057f4:	4619      	mov	r1, r3
 80057f6:	f7fb f9ff 	bl	8000bf8 <__aeabi_d2f>
 80057fa:	4603      	mov	r3, r0
 80057fc:	60fb      	str	r3, [r7, #12]
    return mag;
 80057fe:	68fb      	ldr	r3, [r7, #12]
 8005800:	ee07 3a90 	vmov	s15, r3
}
 8005804:	eeb0 0a67 	vmov.f32	s0, s15
 8005808:	3710      	adds	r7, #16
 800580a:	46bd      	mov	sp, r7
 800580c:	bdb0      	pop	{r4, r5, r7, pc}
 800580e:	bf00      	nop
 8005810:	00000000 	.word	0x00000000
 8005814:	40000000 	.word	0x40000000

08005818 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8005818:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8005850 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 800581c:	f7fe ff3c 	bl	8004698 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8005820:	480c      	ldr	r0, [pc, #48]	@ (8005854 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8005822:	490d      	ldr	r1, [pc, #52]	@ (8005858 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8005824:	4a0d      	ldr	r2, [pc, #52]	@ (800585c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8005826:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8005828:	e002      	b.n	8005830 <LoopCopyDataInit>

0800582a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800582a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800582c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800582e:	3304      	adds	r3, #4

08005830 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8005830:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8005832:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8005834:	d3f9      	bcc.n	800582a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8005836:	4a0a      	ldr	r2, [pc, #40]	@ (8005860 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8005838:	4c0a      	ldr	r4, [pc, #40]	@ (8005864 <LoopFillZerobss+0x22>)
  movs r3, #0
 800583a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800583c:	e001      	b.n	8005842 <LoopFillZerobss>

0800583e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800583e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8005840:	3204      	adds	r2, #4

08005842 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8005842:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8005844:	d3fb      	bcc.n	800583e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8005846:	f004 fe61 	bl	800a50c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800584a:	f7fd f9b9 	bl	8002bc0 <main>
  bx  lr    
 800584e:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8005850:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8005854:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8005858:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 800585c:	0800dbf0 	.word	0x0800dbf0
  ldr r2, =_sbss
 8005860:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8005864:	2000042c 	.word	0x2000042c

08005868 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8005868:	e7fe      	b.n	8005868 <ADC_IRQHandler>
	...

0800586c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800586c:	b580      	push	{r7, lr}
 800586e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8005870:	4b0e      	ldr	r3, [pc, #56]	@ (80058ac <HAL_Init+0x40>)
 8005872:	681b      	ldr	r3, [r3, #0]
 8005874:	4a0d      	ldr	r2, [pc, #52]	@ (80058ac <HAL_Init+0x40>)
 8005876:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800587a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800587c:	4b0b      	ldr	r3, [pc, #44]	@ (80058ac <HAL_Init+0x40>)
 800587e:	681b      	ldr	r3, [r3, #0]
 8005880:	4a0a      	ldr	r2, [pc, #40]	@ (80058ac <HAL_Init+0x40>)
 8005882:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8005886:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8005888:	4b08      	ldr	r3, [pc, #32]	@ (80058ac <HAL_Init+0x40>)
 800588a:	681b      	ldr	r3, [r3, #0]
 800588c:	4a07      	ldr	r2, [pc, #28]	@ (80058ac <HAL_Init+0x40>)
 800588e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005892:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8005894:	2003      	movs	r0, #3
 8005896:	f000 fd41 	bl	800631c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800589a:	200f      	movs	r0, #15
 800589c:	f000 f808 	bl	80058b0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80058a0:	f7fe fc5c 	bl	800415c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80058a4:	2300      	movs	r3, #0
}
 80058a6:	4618      	mov	r0, r3
 80058a8:	bd80      	pop	{r7, pc}
 80058aa:	bf00      	nop
 80058ac:	40023c00 	.word	0x40023c00

080058b0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80058b0:	b580      	push	{r7, lr}
 80058b2:	b082      	sub	sp, #8
 80058b4:	af00      	add	r7, sp, #0
 80058b6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80058b8:	4b12      	ldr	r3, [pc, #72]	@ (8005904 <HAL_InitTick+0x54>)
 80058ba:	681a      	ldr	r2, [r3, #0]
 80058bc:	4b12      	ldr	r3, [pc, #72]	@ (8005908 <HAL_InitTick+0x58>)
 80058be:	781b      	ldrb	r3, [r3, #0]
 80058c0:	4619      	mov	r1, r3
 80058c2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80058c6:	fbb3 f3f1 	udiv	r3, r3, r1
 80058ca:	fbb2 f3f3 	udiv	r3, r2, r3
 80058ce:	4618      	mov	r0, r3
 80058d0:	f000 fd59 	bl	8006386 <HAL_SYSTICK_Config>
 80058d4:	4603      	mov	r3, r0
 80058d6:	2b00      	cmp	r3, #0
 80058d8:	d001      	beq.n	80058de <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80058da:	2301      	movs	r3, #1
 80058dc:	e00e      	b.n	80058fc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	2b0f      	cmp	r3, #15
 80058e2:	d80a      	bhi.n	80058fa <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80058e4:	2200      	movs	r2, #0
 80058e6:	6879      	ldr	r1, [r7, #4]
 80058e8:	f04f 30ff 	mov.w	r0, #4294967295
 80058ec:	f000 fd21 	bl	8006332 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80058f0:	4a06      	ldr	r2, [pc, #24]	@ (800590c <HAL_InitTick+0x5c>)
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80058f6:	2300      	movs	r3, #0
 80058f8:	e000      	b.n	80058fc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80058fa:	2301      	movs	r3, #1
}
 80058fc:	4618      	mov	r0, r3
 80058fe:	3708      	adds	r7, #8
 8005900:	46bd      	mov	sp, r7
 8005902:	bd80      	pop	{r7, pc}
 8005904:	20000000 	.word	0x20000000
 8005908:	20000008 	.word	0x20000008
 800590c:	20000004 	.word	0x20000004

08005910 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8005910:	b480      	push	{r7}
 8005912:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8005914:	4b06      	ldr	r3, [pc, #24]	@ (8005930 <HAL_IncTick+0x20>)
 8005916:	781b      	ldrb	r3, [r3, #0]
 8005918:	461a      	mov	r2, r3
 800591a:	4b06      	ldr	r3, [pc, #24]	@ (8005934 <HAL_IncTick+0x24>)
 800591c:	681b      	ldr	r3, [r3, #0]
 800591e:	4413      	add	r3, r2
 8005920:	4a04      	ldr	r2, [pc, #16]	@ (8005934 <HAL_IncTick+0x24>)
 8005922:	6013      	str	r3, [r2, #0]
}
 8005924:	bf00      	nop
 8005926:	46bd      	mov	sp, r7
 8005928:	f85d 7b04 	ldr.w	r7, [sp], #4
 800592c:	4770      	bx	lr
 800592e:	bf00      	nop
 8005930:	20000008 	.word	0x20000008
 8005934:	200002e0 	.word	0x200002e0

08005938 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8005938:	b480      	push	{r7}
 800593a:	af00      	add	r7, sp, #0
  return uwTick;
 800593c:	4b03      	ldr	r3, [pc, #12]	@ (800594c <HAL_GetTick+0x14>)
 800593e:	681b      	ldr	r3, [r3, #0]
}
 8005940:	4618      	mov	r0, r3
 8005942:	46bd      	mov	sp, r7
 8005944:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005948:	4770      	bx	lr
 800594a:	bf00      	nop
 800594c:	200002e0 	.word	0x200002e0

08005950 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8005950:	b580      	push	{r7, lr}
 8005952:	b084      	sub	sp, #16
 8005954:	af00      	add	r7, sp, #0
 8005956:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8005958:	f7ff ffee 	bl	8005938 <HAL_GetTick>
 800595c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8005962:	68fb      	ldr	r3, [r7, #12]
 8005964:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005968:	d005      	beq.n	8005976 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800596a:	4b0a      	ldr	r3, [pc, #40]	@ (8005994 <HAL_Delay+0x44>)
 800596c:	781b      	ldrb	r3, [r3, #0]
 800596e:	461a      	mov	r2, r3
 8005970:	68fb      	ldr	r3, [r7, #12]
 8005972:	4413      	add	r3, r2
 8005974:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8005976:	bf00      	nop
 8005978:	f7ff ffde 	bl	8005938 <HAL_GetTick>
 800597c:	4602      	mov	r2, r0
 800597e:	68bb      	ldr	r3, [r7, #8]
 8005980:	1ad3      	subs	r3, r2, r3
 8005982:	68fa      	ldr	r2, [r7, #12]
 8005984:	429a      	cmp	r2, r3
 8005986:	d8f7      	bhi.n	8005978 <HAL_Delay+0x28>
  {
  }
}
 8005988:	bf00      	nop
 800598a:	bf00      	nop
 800598c:	3710      	adds	r7, #16
 800598e:	46bd      	mov	sp, r7
 8005990:	bd80      	pop	{r7, pc}
 8005992:	bf00      	nop
 8005994:	20000008 	.word	0x20000008

08005998 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8005998:	b580      	push	{r7, lr}
 800599a:	b084      	sub	sp, #16
 800599c:	af00      	add	r7, sp, #0
 800599e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80059a0:	2300      	movs	r3, #0
 80059a2:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	2b00      	cmp	r3, #0
 80059a8:	d101      	bne.n	80059ae <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 80059aa:	2301      	movs	r3, #1
 80059ac:	e033      	b.n	8005a16 <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80059b2:	2b00      	cmp	r3, #0
 80059b4:	d109      	bne.n	80059ca <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80059b6:	6878      	ldr	r0, [r7, #4]
 80059b8:	f7fe fbf8 	bl	80041ac <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	2200      	movs	r2, #0
 80059c0:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	2200      	movs	r2, #0
 80059c6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80059ce:	f003 0310 	and.w	r3, r3, #16
 80059d2:	2b00      	cmp	r3, #0
 80059d4:	d118      	bne.n	8005a08 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80059da:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80059de:	f023 0302 	bic.w	r3, r3, #2
 80059e2:	f043 0202 	orr.w	r2, r3, #2
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 80059ea:	6878      	ldr	r0, [r7, #4]
 80059ec:	f000 faca 	bl	8005f84 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	2200      	movs	r2, #0
 80059f4:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80059fa:	f023 0303 	bic.w	r3, r3, #3
 80059fe:	f043 0201 	orr.w	r2, r3, #1
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	641a      	str	r2, [r3, #64]	@ 0x40
 8005a06:	e001      	b.n	8005a0c <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8005a08:	2301      	movs	r3, #1
 8005a0a:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	2200      	movs	r2, #0
 8005a10:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8005a14:	7bfb      	ldrb	r3, [r7, #15]
}
 8005a16:	4618      	mov	r0, r3
 8005a18:	3710      	adds	r7, #16
 8005a1a:	46bd      	mov	sp, r7
 8005a1c:	bd80      	pop	{r7, pc}
	...

08005a20 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8005a20:	b480      	push	{r7}
 8005a22:	b085      	sub	sp, #20
 8005a24:	af00      	add	r7, sp, #0
 8005a26:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8005a28:	2300      	movs	r3, #0
 8005a2a:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005a32:	2b01      	cmp	r3, #1
 8005a34:	d101      	bne.n	8005a3a <HAL_ADC_Start+0x1a>
 8005a36:	2302      	movs	r3, #2
 8005a38:	e097      	b.n	8005b6a <HAL_ADC_Start+0x14a>
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	2201      	movs	r2, #1
 8005a3e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	681b      	ldr	r3, [r3, #0]
 8005a46:	689b      	ldr	r3, [r3, #8]
 8005a48:	f003 0301 	and.w	r3, r3, #1
 8005a4c:	2b01      	cmp	r3, #1
 8005a4e:	d018      	beq.n	8005a82 <HAL_ADC_Start+0x62>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	681b      	ldr	r3, [r3, #0]
 8005a54:	689a      	ldr	r2, [r3, #8]
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	681b      	ldr	r3, [r3, #0]
 8005a5a:	f042 0201 	orr.w	r2, r2, #1
 8005a5e:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8005a60:	4b45      	ldr	r3, [pc, #276]	@ (8005b78 <HAL_ADC_Start+0x158>)
 8005a62:	681b      	ldr	r3, [r3, #0]
 8005a64:	4a45      	ldr	r2, [pc, #276]	@ (8005b7c <HAL_ADC_Start+0x15c>)
 8005a66:	fba2 2303 	umull	r2, r3, r2, r3
 8005a6a:	0c9a      	lsrs	r2, r3, #18
 8005a6c:	4613      	mov	r3, r2
 8005a6e:	005b      	lsls	r3, r3, #1
 8005a70:	4413      	add	r3, r2
 8005a72:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8005a74:	e002      	b.n	8005a7c <HAL_ADC_Start+0x5c>
    {
      counter--;
 8005a76:	68bb      	ldr	r3, [r7, #8]
 8005a78:	3b01      	subs	r3, #1
 8005a7a:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8005a7c:	68bb      	ldr	r3, [r7, #8]
 8005a7e:	2b00      	cmp	r3, #0
 8005a80:	d1f9      	bne.n	8005a76 <HAL_ADC_Start+0x56>
    }
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	681b      	ldr	r3, [r3, #0]
 8005a86:	689b      	ldr	r3, [r3, #8]
 8005a88:	f003 0301 	and.w	r3, r3, #1
 8005a8c:	2b01      	cmp	r3, #1
 8005a8e:	d15f      	bne.n	8005b50 <HAL_ADC_Start+0x130>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005a94:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8005a98:	f023 0301 	bic.w	r3, r3, #1
 8005a9c:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	681b      	ldr	r3, [r3, #0]
 8005aa8:	685b      	ldr	r3, [r3, #4]
 8005aaa:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005aae:	2b00      	cmp	r3, #0
 8005ab0:	d007      	beq.n	8005ac2 <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005ab6:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8005aba:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005ac6:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005aca:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005ace:	d106      	bne.n	8005ade <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005ad4:	f023 0206 	bic.w	r2, r3, #6
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	645a      	str	r2, [r3, #68]	@ 0x44
 8005adc:	e002      	b.n	8005ae4 <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	2200      	movs	r2, #0
 8005ae2:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	2200      	movs	r2, #0
 8005ae8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8005aec:	4b24      	ldr	r3, [pc, #144]	@ (8005b80 <HAL_ADC_Start+0x160>)
 8005aee:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	681b      	ldr	r3, [r3, #0]
 8005af4:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 8005af8:	601a      	str	r2, [r3, #0]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8005afa:	68fb      	ldr	r3, [r7, #12]
 8005afc:	685b      	ldr	r3, [r3, #4]
 8005afe:	f003 031f 	and.w	r3, r3, #31
 8005b02:	2b00      	cmp	r3, #0
 8005b04:	d10f      	bne.n	8005b26 <HAL_ADC_Start+0x106>
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	681b      	ldr	r3, [r3, #0]
 8005b0a:	689b      	ldr	r3, [r3, #8]
 8005b0c:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8005b10:	2b00      	cmp	r3, #0
 8005b12:	d129      	bne.n	8005b68 <HAL_ADC_Start+0x148>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	681b      	ldr	r3, [r3, #0]
 8005b18:	689a      	ldr	r2, [r3, #8]
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	681b      	ldr	r3, [r3, #0]
 8005b1e:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8005b22:	609a      	str	r2, [r3, #8]
 8005b24:	e020      	b.n	8005b68 <HAL_ADC_Start+0x148>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	681b      	ldr	r3, [r3, #0]
 8005b2a:	4a16      	ldr	r2, [pc, #88]	@ (8005b84 <HAL_ADC_Start+0x164>)
 8005b2c:	4293      	cmp	r3, r2
 8005b2e:	d11b      	bne.n	8005b68 <HAL_ADC_Start+0x148>
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	681b      	ldr	r3, [r3, #0]
 8005b34:	689b      	ldr	r3, [r3, #8]
 8005b36:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8005b3a:	2b00      	cmp	r3, #0
 8005b3c:	d114      	bne.n	8005b68 <HAL_ADC_Start+0x148>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	681b      	ldr	r3, [r3, #0]
 8005b42:	689a      	ldr	r2, [r3, #8]
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	681b      	ldr	r3, [r3, #0]
 8005b48:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8005b4c:	609a      	str	r2, [r3, #8]
 8005b4e:	e00b      	b.n	8005b68 <HAL_ADC_Start+0x148>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005b54:	f043 0210 	orr.w	r2, r3, #16
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005b60:	f043 0201 	orr.w	r2, r3, #1
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 8005b68:	2300      	movs	r3, #0
}
 8005b6a:	4618      	mov	r0, r3
 8005b6c:	3714      	adds	r7, #20
 8005b6e:	46bd      	mov	sp, r7
 8005b70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b74:	4770      	bx	lr
 8005b76:	bf00      	nop
 8005b78:	20000000 	.word	0x20000000
 8005b7c:	431bde83 	.word	0x431bde83
 8005b80:	40012300 	.word	0x40012300
 8005b84:	40012000 	.word	0x40012000

08005b88 <HAL_ADC_Stop>:
  *         the configuration information for the specified ADC.
  *
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 8005b88:	b480      	push	{r7}
 8005b8a:	b083      	sub	sp, #12
 8005b8c:	af00      	add	r7, sp, #0
 8005b8e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005b96:	2b01      	cmp	r3, #1
 8005b98:	d101      	bne.n	8005b9e <HAL_ADC_Stop+0x16>
 8005b9a:	2302      	movs	r3, #2
 8005b9c:	e021      	b.n	8005be2 <HAL_ADC_Stop+0x5a>
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	2201      	movs	r2, #1
 8005ba2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	681b      	ldr	r3, [r3, #0]
 8005baa:	689a      	ldr	r2, [r3, #8]
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	681b      	ldr	r3, [r3, #0]
 8005bb0:	f022 0201 	bic.w	r2, r2, #1
 8005bb4:	609a      	str	r2, [r3, #8]

  /* Check if ADC is effectively disabled */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	681b      	ldr	r3, [r3, #0]
 8005bba:	689b      	ldr	r3, [r3, #8]
 8005bbc:	f003 0301 	and.w	r3, r3, #1
 8005bc0:	2b00      	cmp	r3, #0
 8005bc2:	d109      	bne.n	8005bd8 <HAL_ADC_Stop+0x50>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005bc8:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8005bcc:	f023 0301 	bic.w	r3, r3, #1
 8005bd0:	f043 0201 	orr.w	r2, r3, #1
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	2200      	movs	r2, #0
 8005bdc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8005be0:	2300      	movs	r3, #0
}
 8005be2:	4618      	mov	r0, r3
 8005be4:	370c      	adds	r7, #12
 8005be6:	46bd      	mov	sp, r7
 8005be8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bec:	4770      	bx	lr

08005bee <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8005bee:	b580      	push	{r7, lr}
 8005bf0:	b084      	sub	sp, #16
 8005bf2:	af00      	add	r7, sp, #0
 8005bf4:	6078      	str	r0, [r7, #4]
 8005bf6:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8005bf8:	2300      	movs	r3, #0
 8005bfa:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	681b      	ldr	r3, [r3, #0]
 8005c00:	689b      	ldr	r3, [r3, #8]
 8005c02:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005c06:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005c0a:	d113      	bne.n	8005c34 <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	681b      	ldr	r3, [r3, #0]
 8005c10:	689b      	ldr	r3, [r3, #8]
 8005c12:	f403 7380 	and.w	r3, r3, #256	@ 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8005c16:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005c1a:	d10b      	bne.n	8005c34 <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005c20:	f043 0220 	orr.w	r2, r3, #32
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	2200      	movs	r2, #0
 8005c2c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8005c30:	2301      	movs	r3, #1
 8005c32:	e063      	b.n	8005cfc <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */
  tickstart = HAL_GetTick();
 8005c34:	f7ff fe80 	bl	8005938 <HAL_GetTick>
 8005c38:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8005c3a:	e021      	b.n	8005c80 <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8005c3c:	683b      	ldr	r3, [r7, #0]
 8005c3e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005c42:	d01d      	beq.n	8005c80 <HAL_ADC_PollForConversion+0x92>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8005c44:	683b      	ldr	r3, [r7, #0]
 8005c46:	2b00      	cmp	r3, #0
 8005c48:	d007      	beq.n	8005c5a <HAL_ADC_PollForConversion+0x6c>
 8005c4a:	f7ff fe75 	bl	8005938 <HAL_GetTick>
 8005c4e:	4602      	mov	r2, r0
 8005c50:	68fb      	ldr	r3, [r7, #12]
 8005c52:	1ad3      	subs	r3, r2, r3
 8005c54:	683a      	ldr	r2, [r7, #0]
 8005c56:	429a      	cmp	r2, r3
 8005c58:	d212      	bcs.n	8005c80 <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	681b      	ldr	r3, [r3, #0]
 8005c5e:	681b      	ldr	r3, [r3, #0]
 8005c60:	f003 0302 	and.w	r3, r3, #2
 8005c64:	2b02      	cmp	r3, #2
 8005c66:	d00b      	beq.n	8005c80 <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005c6c:	f043 0204 	orr.w	r2, r3, #4
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	2200      	movs	r2, #0
 8005c78:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_TIMEOUT;
 8005c7c:	2303      	movs	r3, #3
 8005c7e:	e03d      	b.n	8005cfc <HAL_ADC_PollForConversion+0x10e>
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	681b      	ldr	r3, [r3, #0]
 8005c84:	681b      	ldr	r3, [r3, #0]
 8005c86:	f003 0302 	and.w	r3, r3, #2
 8005c8a:	2b02      	cmp	r3, #2
 8005c8c:	d1d6      	bne.n	8005c3c <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }

  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	681b      	ldr	r3, [r3, #0]
 8005c92:	f06f 0212 	mvn.w	r2, #18
 8005c96:	601a      	str	r2, [r3, #0]

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005c9c:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	641a      	str	r2, [r3, #64]	@ 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	681b      	ldr	r3, [r3, #0]
 8005ca8:	689b      	ldr	r3, [r3, #8]
 8005caa:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8005cae:	2b00      	cmp	r3, #0
 8005cb0:	d123      	bne.n	8005cfa <HAL_ADC_PollForConversion+0x10c>
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	7e1b      	ldrb	r3, [r3, #24]
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8005cb6:	2b00      	cmp	r3, #0
 8005cb8:	d11f      	bne.n	8005cfa <HAL_ADC_PollForConversion+0x10c>
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	681b      	ldr	r3, [r3, #0]
 8005cbe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005cc0:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8005cc4:	2b00      	cmp	r3, #0
 8005cc6:	d006      	beq.n	8005cd6 <HAL_ADC_PollForConversion+0xe8>
       HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	681b      	ldr	r3, [r3, #0]
 8005ccc:	689b      	ldr	r3, [r3, #8]
 8005cce:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8005cd2:	2b00      	cmp	r3, #0
 8005cd4:	d111      	bne.n	8005cfa <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005cda:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	641a      	str	r2, [r3, #64]	@ 0x40

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005ce6:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005cea:	2b00      	cmp	r3, #0
 8005cec:	d105      	bne.n	8005cfa <HAL_ADC_PollForConversion+0x10c>
    {
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005cf2:	f043 0201 	orr.w	r2, r3, #1
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  /* Return ADC state */
  return HAL_OK;
 8005cfa:	2300      	movs	r3, #0
}
 8005cfc:	4618      	mov	r0, r3
 8005cfe:	3710      	adds	r7, #16
 8005d00:	46bd      	mov	sp, r7
 8005d02:	bd80      	pop	{r7, pc}

08005d04 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 8005d04:	b480      	push	{r7}
 8005d06:	b083      	sub	sp, #12
 8005d08:	af00      	add	r7, sp, #0
 8005d0a:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */
  return hadc->Instance->DR;
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	681b      	ldr	r3, [r3, #0]
 8005d10:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 8005d12:	4618      	mov	r0, r3
 8005d14:	370c      	adds	r7, #12
 8005d16:	46bd      	mov	sp, r7
 8005d18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d1c:	4770      	bx	lr
	...

08005d20 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8005d20:	b480      	push	{r7}
 8005d22:	b085      	sub	sp, #20
 8005d24:	af00      	add	r7, sp, #0
 8005d26:	6078      	str	r0, [r7, #4]
 8005d28:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8005d2a:	2300      	movs	r3, #0
 8005d2c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005d34:	2b01      	cmp	r3, #1
 8005d36:	d101      	bne.n	8005d3c <HAL_ADC_ConfigChannel+0x1c>
 8005d38:	2302      	movs	r3, #2
 8005d3a:	e113      	b.n	8005f64 <HAL_ADC_ConfigChannel+0x244>
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	2201      	movs	r2, #1
 8005d40:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8005d44:	683b      	ldr	r3, [r7, #0]
 8005d46:	681b      	ldr	r3, [r3, #0]
 8005d48:	2b09      	cmp	r3, #9
 8005d4a:	d925      	bls.n	8005d98 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	681b      	ldr	r3, [r3, #0]
 8005d50:	68d9      	ldr	r1, [r3, #12]
 8005d52:	683b      	ldr	r3, [r7, #0]
 8005d54:	681b      	ldr	r3, [r3, #0]
 8005d56:	b29b      	uxth	r3, r3
 8005d58:	461a      	mov	r2, r3
 8005d5a:	4613      	mov	r3, r2
 8005d5c:	005b      	lsls	r3, r3, #1
 8005d5e:	4413      	add	r3, r2
 8005d60:	3b1e      	subs	r3, #30
 8005d62:	2207      	movs	r2, #7
 8005d64:	fa02 f303 	lsl.w	r3, r2, r3
 8005d68:	43da      	mvns	r2, r3
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	681b      	ldr	r3, [r3, #0]
 8005d6e:	400a      	ands	r2, r1
 8005d70:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	681b      	ldr	r3, [r3, #0]
 8005d76:	68d9      	ldr	r1, [r3, #12]
 8005d78:	683b      	ldr	r3, [r7, #0]
 8005d7a:	689a      	ldr	r2, [r3, #8]
 8005d7c:	683b      	ldr	r3, [r7, #0]
 8005d7e:	681b      	ldr	r3, [r3, #0]
 8005d80:	b29b      	uxth	r3, r3
 8005d82:	4618      	mov	r0, r3
 8005d84:	4603      	mov	r3, r0
 8005d86:	005b      	lsls	r3, r3, #1
 8005d88:	4403      	add	r3, r0
 8005d8a:	3b1e      	subs	r3, #30
 8005d8c:	409a      	lsls	r2, r3
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	681b      	ldr	r3, [r3, #0]
 8005d92:	430a      	orrs	r2, r1
 8005d94:	60da      	str	r2, [r3, #12]
 8005d96:	e022      	b.n	8005dde <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	681b      	ldr	r3, [r3, #0]
 8005d9c:	6919      	ldr	r1, [r3, #16]
 8005d9e:	683b      	ldr	r3, [r7, #0]
 8005da0:	681b      	ldr	r3, [r3, #0]
 8005da2:	b29b      	uxth	r3, r3
 8005da4:	461a      	mov	r2, r3
 8005da6:	4613      	mov	r3, r2
 8005da8:	005b      	lsls	r3, r3, #1
 8005daa:	4413      	add	r3, r2
 8005dac:	2207      	movs	r2, #7
 8005dae:	fa02 f303 	lsl.w	r3, r2, r3
 8005db2:	43da      	mvns	r2, r3
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	681b      	ldr	r3, [r3, #0]
 8005db8:	400a      	ands	r2, r1
 8005dba:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	681b      	ldr	r3, [r3, #0]
 8005dc0:	6919      	ldr	r1, [r3, #16]
 8005dc2:	683b      	ldr	r3, [r7, #0]
 8005dc4:	689a      	ldr	r2, [r3, #8]
 8005dc6:	683b      	ldr	r3, [r7, #0]
 8005dc8:	681b      	ldr	r3, [r3, #0]
 8005dca:	b29b      	uxth	r3, r3
 8005dcc:	4618      	mov	r0, r3
 8005dce:	4603      	mov	r3, r0
 8005dd0:	005b      	lsls	r3, r3, #1
 8005dd2:	4403      	add	r3, r0
 8005dd4:	409a      	lsls	r2, r3
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	681b      	ldr	r3, [r3, #0]
 8005dda:	430a      	orrs	r2, r1
 8005ddc:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8005dde:	683b      	ldr	r3, [r7, #0]
 8005de0:	685b      	ldr	r3, [r3, #4]
 8005de2:	2b06      	cmp	r3, #6
 8005de4:	d824      	bhi.n	8005e30 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	681b      	ldr	r3, [r3, #0]
 8005dea:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8005dec:	683b      	ldr	r3, [r7, #0]
 8005dee:	685a      	ldr	r2, [r3, #4]
 8005df0:	4613      	mov	r3, r2
 8005df2:	009b      	lsls	r3, r3, #2
 8005df4:	4413      	add	r3, r2
 8005df6:	3b05      	subs	r3, #5
 8005df8:	221f      	movs	r2, #31
 8005dfa:	fa02 f303 	lsl.w	r3, r2, r3
 8005dfe:	43da      	mvns	r2, r3
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	681b      	ldr	r3, [r3, #0]
 8005e04:	400a      	ands	r2, r1
 8005e06:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	681b      	ldr	r3, [r3, #0]
 8005e0c:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8005e0e:	683b      	ldr	r3, [r7, #0]
 8005e10:	681b      	ldr	r3, [r3, #0]
 8005e12:	b29b      	uxth	r3, r3
 8005e14:	4618      	mov	r0, r3
 8005e16:	683b      	ldr	r3, [r7, #0]
 8005e18:	685a      	ldr	r2, [r3, #4]
 8005e1a:	4613      	mov	r3, r2
 8005e1c:	009b      	lsls	r3, r3, #2
 8005e1e:	4413      	add	r3, r2
 8005e20:	3b05      	subs	r3, #5
 8005e22:	fa00 f203 	lsl.w	r2, r0, r3
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	681b      	ldr	r3, [r3, #0]
 8005e2a:	430a      	orrs	r2, r1
 8005e2c:	635a      	str	r2, [r3, #52]	@ 0x34
 8005e2e:	e04c      	b.n	8005eca <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8005e30:	683b      	ldr	r3, [r7, #0]
 8005e32:	685b      	ldr	r3, [r3, #4]
 8005e34:	2b0c      	cmp	r3, #12
 8005e36:	d824      	bhi.n	8005e82 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	681b      	ldr	r3, [r3, #0]
 8005e3c:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8005e3e:	683b      	ldr	r3, [r7, #0]
 8005e40:	685a      	ldr	r2, [r3, #4]
 8005e42:	4613      	mov	r3, r2
 8005e44:	009b      	lsls	r3, r3, #2
 8005e46:	4413      	add	r3, r2
 8005e48:	3b23      	subs	r3, #35	@ 0x23
 8005e4a:	221f      	movs	r2, #31
 8005e4c:	fa02 f303 	lsl.w	r3, r2, r3
 8005e50:	43da      	mvns	r2, r3
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	681b      	ldr	r3, [r3, #0]
 8005e56:	400a      	ands	r2, r1
 8005e58:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	681b      	ldr	r3, [r3, #0]
 8005e5e:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8005e60:	683b      	ldr	r3, [r7, #0]
 8005e62:	681b      	ldr	r3, [r3, #0]
 8005e64:	b29b      	uxth	r3, r3
 8005e66:	4618      	mov	r0, r3
 8005e68:	683b      	ldr	r3, [r7, #0]
 8005e6a:	685a      	ldr	r2, [r3, #4]
 8005e6c:	4613      	mov	r3, r2
 8005e6e:	009b      	lsls	r3, r3, #2
 8005e70:	4413      	add	r3, r2
 8005e72:	3b23      	subs	r3, #35	@ 0x23
 8005e74:	fa00 f203 	lsl.w	r2, r0, r3
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	681b      	ldr	r3, [r3, #0]
 8005e7c:	430a      	orrs	r2, r1
 8005e7e:	631a      	str	r2, [r3, #48]	@ 0x30
 8005e80:	e023      	b.n	8005eca <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	681b      	ldr	r3, [r3, #0]
 8005e86:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8005e88:	683b      	ldr	r3, [r7, #0]
 8005e8a:	685a      	ldr	r2, [r3, #4]
 8005e8c:	4613      	mov	r3, r2
 8005e8e:	009b      	lsls	r3, r3, #2
 8005e90:	4413      	add	r3, r2
 8005e92:	3b41      	subs	r3, #65	@ 0x41
 8005e94:	221f      	movs	r2, #31
 8005e96:	fa02 f303 	lsl.w	r3, r2, r3
 8005e9a:	43da      	mvns	r2, r3
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	681b      	ldr	r3, [r3, #0]
 8005ea0:	400a      	ands	r2, r1
 8005ea2:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	681b      	ldr	r3, [r3, #0]
 8005ea8:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8005eaa:	683b      	ldr	r3, [r7, #0]
 8005eac:	681b      	ldr	r3, [r3, #0]
 8005eae:	b29b      	uxth	r3, r3
 8005eb0:	4618      	mov	r0, r3
 8005eb2:	683b      	ldr	r3, [r7, #0]
 8005eb4:	685a      	ldr	r2, [r3, #4]
 8005eb6:	4613      	mov	r3, r2
 8005eb8:	009b      	lsls	r3, r3, #2
 8005eba:	4413      	add	r3, r2
 8005ebc:	3b41      	subs	r3, #65	@ 0x41
 8005ebe:	fa00 f203 	lsl.w	r2, r0, r3
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	681b      	ldr	r3, [r3, #0]
 8005ec6:	430a      	orrs	r2, r1
 8005ec8:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8005eca:	4b29      	ldr	r3, [pc, #164]	@ (8005f70 <HAL_ADC_ConfigChannel+0x250>)
 8005ecc:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8005ece:	687b      	ldr	r3, [r7, #4]
 8005ed0:	681b      	ldr	r3, [r3, #0]
 8005ed2:	4a28      	ldr	r2, [pc, #160]	@ (8005f74 <HAL_ADC_ConfigChannel+0x254>)
 8005ed4:	4293      	cmp	r3, r2
 8005ed6:	d10f      	bne.n	8005ef8 <HAL_ADC_ConfigChannel+0x1d8>
 8005ed8:	683b      	ldr	r3, [r7, #0]
 8005eda:	681b      	ldr	r3, [r3, #0]
 8005edc:	2b12      	cmp	r3, #18
 8005ede:	d10b      	bne.n	8005ef8 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8005ee0:	68fb      	ldr	r3, [r7, #12]
 8005ee2:	685b      	ldr	r3, [r3, #4]
 8005ee4:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
 8005ee8:	68fb      	ldr	r3, [r7, #12]
 8005eea:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8005eec:	68fb      	ldr	r3, [r7, #12]
 8005eee:	685b      	ldr	r3, [r3, #4]
 8005ef0:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8005ef4:	68fb      	ldr	r3, [r7, #12]
 8005ef6:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	681b      	ldr	r3, [r3, #0]
 8005efc:	4a1d      	ldr	r2, [pc, #116]	@ (8005f74 <HAL_ADC_ConfigChannel+0x254>)
 8005efe:	4293      	cmp	r3, r2
 8005f00:	d12b      	bne.n	8005f5a <HAL_ADC_ConfigChannel+0x23a>
 8005f02:	683b      	ldr	r3, [r7, #0]
 8005f04:	681b      	ldr	r3, [r3, #0]
 8005f06:	4a1c      	ldr	r2, [pc, #112]	@ (8005f78 <HAL_ADC_ConfigChannel+0x258>)
 8005f08:	4293      	cmp	r3, r2
 8005f0a:	d003      	beq.n	8005f14 <HAL_ADC_ConfigChannel+0x1f4>
 8005f0c:	683b      	ldr	r3, [r7, #0]
 8005f0e:	681b      	ldr	r3, [r3, #0]
 8005f10:	2b11      	cmp	r3, #17
 8005f12:	d122      	bne.n	8005f5a <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8005f14:	68fb      	ldr	r3, [r7, #12]
 8005f16:	685b      	ldr	r3, [r3, #4]
 8005f18:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8005f1c:	68fb      	ldr	r3, [r7, #12]
 8005f1e:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8005f20:	68fb      	ldr	r3, [r7, #12]
 8005f22:	685b      	ldr	r3, [r3, #4]
 8005f24:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 8005f28:	68fb      	ldr	r3, [r7, #12]
 8005f2a:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8005f2c:	683b      	ldr	r3, [r7, #0]
 8005f2e:	681b      	ldr	r3, [r3, #0]
 8005f30:	4a11      	ldr	r2, [pc, #68]	@ (8005f78 <HAL_ADC_ConfigChannel+0x258>)
 8005f32:	4293      	cmp	r3, r2
 8005f34:	d111      	bne.n	8005f5a <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8005f36:	4b11      	ldr	r3, [pc, #68]	@ (8005f7c <HAL_ADC_ConfigChannel+0x25c>)
 8005f38:	681b      	ldr	r3, [r3, #0]
 8005f3a:	4a11      	ldr	r2, [pc, #68]	@ (8005f80 <HAL_ADC_ConfigChannel+0x260>)
 8005f3c:	fba2 2303 	umull	r2, r3, r2, r3
 8005f40:	0c9a      	lsrs	r2, r3, #18
 8005f42:	4613      	mov	r3, r2
 8005f44:	009b      	lsls	r3, r3, #2
 8005f46:	4413      	add	r3, r2
 8005f48:	005b      	lsls	r3, r3, #1
 8005f4a:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8005f4c:	e002      	b.n	8005f54 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 8005f4e:	68bb      	ldr	r3, [r7, #8]
 8005f50:	3b01      	subs	r3, #1
 8005f52:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8005f54:	68bb      	ldr	r3, [r7, #8]
 8005f56:	2b00      	cmp	r3, #0
 8005f58:	d1f9      	bne.n	8005f4e <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	2200      	movs	r2, #0
 8005f5e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8005f62:	2300      	movs	r3, #0
}
 8005f64:	4618      	mov	r0, r3
 8005f66:	3714      	adds	r7, #20
 8005f68:	46bd      	mov	sp, r7
 8005f6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f6e:	4770      	bx	lr
 8005f70:	40012300 	.word	0x40012300
 8005f74:	40012000 	.word	0x40012000
 8005f78:	10000012 	.word	0x10000012
 8005f7c:	20000000 	.word	0x20000000
 8005f80:	431bde83 	.word	0x431bde83

08005f84 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 8005f84:	b480      	push	{r7}
 8005f86:	b085      	sub	sp, #20
 8005f88:	af00      	add	r7, sp, #0
 8005f8a:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8005f8c:	4b79      	ldr	r3, [pc, #484]	@ (8006174 <ADC_Init+0x1f0>)
 8005f8e:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8005f90:	68fb      	ldr	r3, [r7, #12]
 8005f92:	685b      	ldr	r3, [r3, #4]
 8005f94:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8005f98:	68fb      	ldr	r3, [r7, #12]
 8005f9a:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8005f9c:	68fb      	ldr	r3, [r7, #12]
 8005f9e:	685a      	ldr	r2, [r3, #4]
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	685b      	ldr	r3, [r3, #4]
 8005fa4:	431a      	orrs	r2, r3
 8005fa6:	68fb      	ldr	r3, [r7, #12]
 8005fa8:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8005faa:	687b      	ldr	r3, [r7, #4]
 8005fac:	681b      	ldr	r3, [r3, #0]
 8005fae:	685a      	ldr	r2, [r3, #4]
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	681b      	ldr	r3, [r3, #0]
 8005fb4:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8005fb8:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	681b      	ldr	r3, [r3, #0]
 8005fbe:	6859      	ldr	r1, [r3, #4]
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	691b      	ldr	r3, [r3, #16]
 8005fc4:	021a      	lsls	r2, r3, #8
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	681b      	ldr	r3, [r3, #0]
 8005fca:	430a      	orrs	r2, r1
 8005fcc:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	681b      	ldr	r3, [r3, #0]
 8005fd2:	685a      	ldr	r2, [r3, #4]
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	681b      	ldr	r3, [r3, #0]
 8005fd8:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8005fdc:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	681b      	ldr	r3, [r3, #0]
 8005fe2:	6859      	ldr	r1, [r3, #4]
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	689a      	ldr	r2, [r3, #8]
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	681b      	ldr	r3, [r3, #0]
 8005fec:	430a      	orrs	r2, r1
 8005fee:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	681b      	ldr	r3, [r3, #0]
 8005ff4:	689a      	ldr	r2, [r3, #8]
 8005ff6:	687b      	ldr	r3, [r7, #4]
 8005ff8:	681b      	ldr	r3, [r3, #0]
 8005ffa:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005ffe:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	681b      	ldr	r3, [r3, #0]
 8006004:	6899      	ldr	r1, [r3, #8]
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	68da      	ldr	r2, [r3, #12]
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	681b      	ldr	r3, [r3, #0]
 800600e:	430a      	orrs	r2, r1
 8006010:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006016:	4a58      	ldr	r2, [pc, #352]	@ (8006178 <ADC_Init+0x1f4>)
 8006018:	4293      	cmp	r3, r2
 800601a:	d022      	beq.n	8006062 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	681b      	ldr	r3, [r3, #0]
 8006020:	689a      	ldr	r2, [r3, #8]
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	681b      	ldr	r3, [r3, #0]
 8006026:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 800602a:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	681b      	ldr	r3, [r3, #0]
 8006030:	6899      	ldr	r1, [r3, #8]
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	681b      	ldr	r3, [r3, #0]
 800603a:	430a      	orrs	r2, r1
 800603c:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	681b      	ldr	r3, [r3, #0]
 8006042:	689a      	ldr	r2, [r3, #8]
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	681b      	ldr	r3, [r3, #0]
 8006048:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 800604c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	681b      	ldr	r3, [r3, #0]
 8006052:	6899      	ldr	r1, [r3, #8]
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	681b      	ldr	r3, [r3, #0]
 800605c:	430a      	orrs	r2, r1
 800605e:	609a      	str	r2, [r3, #8]
 8006060:	e00f      	b.n	8006082 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8006062:	687b      	ldr	r3, [r7, #4]
 8006064:	681b      	ldr	r3, [r3, #0]
 8006066:	689a      	ldr	r2, [r3, #8]
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	681b      	ldr	r3, [r3, #0]
 800606c:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8006070:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	681b      	ldr	r3, [r3, #0]
 8006076:	689a      	ldr	r2, [r3, #8]
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	681b      	ldr	r3, [r3, #0]
 800607c:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8006080:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	681b      	ldr	r3, [r3, #0]
 8006086:	689a      	ldr	r2, [r3, #8]
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	681b      	ldr	r3, [r3, #0]
 800608c:	f022 0202 	bic.w	r2, r2, #2
 8006090:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	681b      	ldr	r3, [r3, #0]
 8006096:	6899      	ldr	r1, [r3, #8]
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	7e1b      	ldrb	r3, [r3, #24]
 800609c:	005a      	lsls	r2, r3, #1
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	681b      	ldr	r3, [r3, #0]
 80060a2:	430a      	orrs	r2, r1
 80060a4:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	f893 3020 	ldrb.w	r3, [r3, #32]
 80060ac:	2b00      	cmp	r3, #0
 80060ae:	d01b      	beq.n	80060e8 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	681b      	ldr	r3, [r3, #0]
 80060b4:	685a      	ldr	r2, [r3, #4]
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	681b      	ldr	r3, [r3, #0]
 80060ba:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80060be:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	681b      	ldr	r3, [r3, #0]
 80060c4:	685a      	ldr	r2, [r3, #4]
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	681b      	ldr	r3, [r3, #0]
 80060ca:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 80060ce:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	681b      	ldr	r3, [r3, #0]
 80060d4:	6859      	ldr	r1, [r3, #4]
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80060da:	3b01      	subs	r3, #1
 80060dc:	035a      	lsls	r2, r3, #13
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	681b      	ldr	r3, [r3, #0]
 80060e2:	430a      	orrs	r2, r1
 80060e4:	605a      	str	r2, [r3, #4]
 80060e6:	e007      	b.n	80060f8 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	681b      	ldr	r3, [r3, #0]
 80060ec:	685a      	ldr	r2, [r3, #4]
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	681b      	ldr	r3, [r3, #0]
 80060f2:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80060f6:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	681b      	ldr	r3, [r3, #0]
 80060fc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80060fe:	687b      	ldr	r3, [r7, #4]
 8006100:	681b      	ldr	r3, [r3, #0]
 8006102:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 8006106:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	681b      	ldr	r3, [r3, #0]
 800610c:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800610e:	687b      	ldr	r3, [r7, #4]
 8006110:	69db      	ldr	r3, [r3, #28]
 8006112:	3b01      	subs	r3, #1
 8006114:	051a      	lsls	r2, r3, #20
 8006116:	687b      	ldr	r3, [r7, #4]
 8006118:	681b      	ldr	r3, [r3, #0]
 800611a:	430a      	orrs	r2, r1
 800611c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800611e:	687b      	ldr	r3, [r7, #4]
 8006120:	681b      	ldr	r3, [r3, #0]
 8006122:	689a      	ldr	r2, [r3, #8]
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	681b      	ldr	r3, [r3, #0]
 8006128:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 800612c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	681b      	ldr	r3, [r3, #0]
 8006132:	6899      	ldr	r1, [r3, #8]
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800613a:	025a      	lsls	r2, r3, #9
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	681b      	ldr	r3, [r3, #0]
 8006140:	430a      	orrs	r2, r1
 8006142:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	681b      	ldr	r3, [r3, #0]
 8006148:	689a      	ldr	r2, [r3, #8]
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	681b      	ldr	r3, [r3, #0]
 800614e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006152:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	681b      	ldr	r3, [r3, #0]
 8006158:	6899      	ldr	r1, [r3, #8]
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	695b      	ldr	r3, [r3, #20]
 800615e:	029a      	lsls	r2, r3, #10
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	681b      	ldr	r3, [r3, #0]
 8006164:	430a      	orrs	r2, r1
 8006166:	609a      	str	r2, [r3, #8]
}
 8006168:	bf00      	nop
 800616a:	3714      	adds	r7, #20
 800616c:	46bd      	mov	sp, r7
 800616e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006172:	4770      	bx	lr
 8006174:	40012300 	.word	0x40012300
 8006178:	0f000001 	.word	0x0f000001

0800617c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800617c:	b480      	push	{r7}
 800617e:	b085      	sub	sp, #20
 8006180:	af00      	add	r7, sp, #0
 8006182:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	f003 0307 	and.w	r3, r3, #7
 800618a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800618c:	4b0c      	ldr	r3, [pc, #48]	@ (80061c0 <__NVIC_SetPriorityGrouping+0x44>)
 800618e:	68db      	ldr	r3, [r3, #12]
 8006190:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8006192:	68ba      	ldr	r2, [r7, #8]
 8006194:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8006198:	4013      	ands	r3, r2
 800619a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800619c:	68fb      	ldr	r3, [r7, #12]
 800619e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80061a0:	68bb      	ldr	r3, [r7, #8]
 80061a2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80061a4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80061a8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80061ac:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80061ae:	4a04      	ldr	r2, [pc, #16]	@ (80061c0 <__NVIC_SetPriorityGrouping+0x44>)
 80061b0:	68bb      	ldr	r3, [r7, #8]
 80061b2:	60d3      	str	r3, [r2, #12]
}
 80061b4:	bf00      	nop
 80061b6:	3714      	adds	r7, #20
 80061b8:	46bd      	mov	sp, r7
 80061ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061be:	4770      	bx	lr
 80061c0:	e000ed00 	.word	0xe000ed00

080061c4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80061c4:	b480      	push	{r7}
 80061c6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80061c8:	4b04      	ldr	r3, [pc, #16]	@ (80061dc <__NVIC_GetPriorityGrouping+0x18>)
 80061ca:	68db      	ldr	r3, [r3, #12]
 80061cc:	0a1b      	lsrs	r3, r3, #8
 80061ce:	f003 0307 	and.w	r3, r3, #7
}
 80061d2:	4618      	mov	r0, r3
 80061d4:	46bd      	mov	sp, r7
 80061d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061da:	4770      	bx	lr
 80061dc:	e000ed00 	.word	0xe000ed00

080061e0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80061e0:	b480      	push	{r7}
 80061e2:	b083      	sub	sp, #12
 80061e4:	af00      	add	r7, sp, #0
 80061e6:	4603      	mov	r3, r0
 80061e8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80061ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80061ee:	2b00      	cmp	r3, #0
 80061f0:	db0b      	blt.n	800620a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80061f2:	79fb      	ldrb	r3, [r7, #7]
 80061f4:	f003 021f 	and.w	r2, r3, #31
 80061f8:	4907      	ldr	r1, [pc, #28]	@ (8006218 <__NVIC_EnableIRQ+0x38>)
 80061fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80061fe:	095b      	lsrs	r3, r3, #5
 8006200:	2001      	movs	r0, #1
 8006202:	fa00 f202 	lsl.w	r2, r0, r2
 8006206:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800620a:	bf00      	nop
 800620c:	370c      	adds	r7, #12
 800620e:	46bd      	mov	sp, r7
 8006210:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006214:	4770      	bx	lr
 8006216:	bf00      	nop
 8006218:	e000e100 	.word	0xe000e100

0800621c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800621c:	b480      	push	{r7}
 800621e:	b083      	sub	sp, #12
 8006220:	af00      	add	r7, sp, #0
 8006222:	4603      	mov	r3, r0
 8006224:	6039      	str	r1, [r7, #0]
 8006226:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006228:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800622c:	2b00      	cmp	r3, #0
 800622e:	db0a      	blt.n	8006246 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006230:	683b      	ldr	r3, [r7, #0]
 8006232:	b2da      	uxtb	r2, r3
 8006234:	490c      	ldr	r1, [pc, #48]	@ (8006268 <__NVIC_SetPriority+0x4c>)
 8006236:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800623a:	0112      	lsls	r2, r2, #4
 800623c:	b2d2      	uxtb	r2, r2
 800623e:	440b      	add	r3, r1
 8006240:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8006244:	e00a      	b.n	800625c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006246:	683b      	ldr	r3, [r7, #0]
 8006248:	b2da      	uxtb	r2, r3
 800624a:	4908      	ldr	r1, [pc, #32]	@ (800626c <__NVIC_SetPriority+0x50>)
 800624c:	79fb      	ldrb	r3, [r7, #7]
 800624e:	f003 030f 	and.w	r3, r3, #15
 8006252:	3b04      	subs	r3, #4
 8006254:	0112      	lsls	r2, r2, #4
 8006256:	b2d2      	uxtb	r2, r2
 8006258:	440b      	add	r3, r1
 800625a:	761a      	strb	r2, [r3, #24]
}
 800625c:	bf00      	nop
 800625e:	370c      	adds	r7, #12
 8006260:	46bd      	mov	sp, r7
 8006262:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006266:	4770      	bx	lr
 8006268:	e000e100 	.word	0xe000e100
 800626c:	e000ed00 	.word	0xe000ed00

08006270 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8006270:	b480      	push	{r7}
 8006272:	b089      	sub	sp, #36	@ 0x24
 8006274:	af00      	add	r7, sp, #0
 8006276:	60f8      	str	r0, [r7, #12]
 8006278:	60b9      	str	r1, [r7, #8]
 800627a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800627c:	68fb      	ldr	r3, [r7, #12]
 800627e:	f003 0307 	and.w	r3, r3, #7
 8006282:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8006284:	69fb      	ldr	r3, [r7, #28]
 8006286:	f1c3 0307 	rsb	r3, r3, #7
 800628a:	2b04      	cmp	r3, #4
 800628c:	bf28      	it	cs
 800628e:	2304      	movcs	r3, #4
 8006290:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8006292:	69fb      	ldr	r3, [r7, #28]
 8006294:	3304      	adds	r3, #4
 8006296:	2b06      	cmp	r3, #6
 8006298:	d902      	bls.n	80062a0 <NVIC_EncodePriority+0x30>
 800629a:	69fb      	ldr	r3, [r7, #28]
 800629c:	3b03      	subs	r3, #3
 800629e:	e000      	b.n	80062a2 <NVIC_EncodePriority+0x32>
 80062a0:	2300      	movs	r3, #0
 80062a2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80062a4:	f04f 32ff 	mov.w	r2, #4294967295
 80062a8:	69bb      	ldr	r3, [r7, #24]
 80062aa:	fa02 f303 	lsl.w	r3, r2, r3
 80062ae:	43da      	mvns	r2, r3
 80062b0:	68bb      	ldr	r3, [r7, #8]
 80062b2:	401a      	ands	r2, r3
 80062b4:	697b      	ldr	r3, [r7, #20]
 80062b6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80062b8:	f04f 31ff 	mov.w	r1, #4294967295
 80062bc:	697b      	ldr	r3, [r7, #20]
 80062be:	fa01 f303 	lsl.w	r3, r1, r3
 80062c2:	43d9      	mvns	r1, r3
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80062c8:	4313      	orrs	r3, r2
         );
}
 80062ca:	4618      	mov	r0, r3
 80062cc:	3724      	adds	r7, #36	@ 0x24
 80062ce:	46bd      	mov	sp, r7
 80062d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062d4:	4770      	bx	lr
	...

080062d8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80062d8:	b580      	push	{r7, lr}
 80062da:	b082      	sub	sp, #8
 80062dc:	af00      	add	r7, sp, #0
 80062de:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	3b01      	subs	r3, #1
 80062e4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80062e8:	d301      	bcc.n	80062ee <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80062ea:	2301      	movs	r3, #1
 80062ec:	e00f      	b.n	800630e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80062ee:	4a0a      	ldr	r2, [pc, #40]	@ (8006318 <SysTick_Config+0x40>)
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	3b01      	subs	r3, #1
 80062f4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80062f6:	210f      	movs	r1, #15
 80062f8:	f04f 30ff 	mov.w	r0, #4294967295
 80062fc:	f7ff ff8e 	bl	800621c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8006300:	4b05      	ldr	r3, [pc, #20]	@ (8006318 <SysTick_Config+0x40>)
 8006302:	2200      	movs	r2, #0
 8006304:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8006306:	4b04      	ldr	r3, [pc, #16]	@ (8006318 <SysTick_Config+0x40>)
 8006308:	2207      	movs	r2, #7
 800630a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800630c:	2300      	movs	r3, #0
}
 800630e:	4618      	mov	r0, r3
 8006310:	3708      	adds	r7, #8
 8006312:	46bd      	mov	sp, r7
 8006314:	bd80      	pop	{r7, pc}
 8006316:	bf00      	nop
 8006318:	e000e010 	.word	0xe000e010

0800631c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800631c:	b580      	push	{r7, lr}
 800631e:	b082      	sub	sp, #8
 8006320:	af00      	add	r7, sp, #0
 8006322:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8006324:	6878      	ldr	r0, [r7, #4]
 8006326:	f7ff ff29 	bl	800617c <__NVIC_SetPriorityGrouping>
}
 800632a:	bf00      	nop
 800632c:	3708      	adds	r7, #8
 800632e:	46bd      	mov	sp, r7
 8006330:	bd80      	pop	{r7, pc}

08006332 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8006332:	b580      	push	{r7, lr}
 8006334:	b086      	sub	sp, #24
 8006336:	af00      	add	r7, sp, #0
 8006338:	4603      	mov	r3, r0
 800633a:	60b9      	str	r1, [r7, #8]
 800633c:	607a      	str	r2, [r7, #4]
 800633e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8006340:	2300      	movs	r3, #0
 8006342:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8006344:	f7ff ff3e 	bl	80061c4 <__NVIC_GetPriorityGrouping>
 8006348:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800634a:	687a      	ldr	r2, [r7, #4]
 800634c:	68b9      	ldr	r1, [r7, #8]
 800634e:	6978      	ldr	r0, [r7, #20]
 8006350:	f7ff ff8e 	bl	8006270 <NVIC_EncodePriority>
 8006354:	4602      	mov	r2, r0
 8006356:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800635a:	4611      	mov	r1, r2
 800635c:	4618      	mov	r0, r3
 800635e:	f7ff ff5d 	bl	800621c <__NVIC_SetPriority>
}
 8006362:	bf00      	nop
 8006364:	3718      	adds	r7, #24
 8006366:	46bd      	mov	sp, r7
 8006368:	bd80      	pop	{r7, pc}

0800636a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800636a:	b580      	push	{r7, lr}
 800636c:	b082      	sub	sp, #8
 800636e:	af00      	add	r7, sp, #0
 8006370:	4603      	mov	r3, r0
 8006372:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8006374:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006378:	4618      	mov	r0, r3
 800637a:	f7ff ff31 	bl	80061e0 <__NVIC_EnableIRQ>
}
 800637e:	bf00      	nop
 8006380:	3708      	adds	r7, #8
 8006382:	46bd      	mov	sp, r7
 8006384:	bd80      	pop	{r7, pc}

08006386 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8006386:	b580      	push	{r7, lr}
 8006388:	b082      	sub	sp, #8
 800638a:	af00      	add	r7, sp, #0
 800638c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800638e:	6878      	ldr	r0, [r7, #4]
 8006390:	f7ff ffa2 	bl	80062d8 <SysTick_Config>
 8006394:	4603      	mov	r3, r0
}
 8006396:	4618      	mov	r0, r3
 8006398:	3708      	adds	r7, #8
 800639a:	46bd      	mov	sp, r7
 800639c:	bd80      	pop	{r7, pc}
	...

080063a0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80063a0:	b480      	push	{r7}
 80063a2:	b089      	sub	sp, #36	@ 0x24
 80063a4:	af00      	add	r7, sp, #0
 80063a6:	6078      	str	r0, [r7, #4]
 80063a8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80063aa:	2300      	movs	r3, #0
 80063ac:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80063ae:	2300      	movs	r3, #0
 80063b0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80063b2:	2300      	movs	r3, #0
 80063b4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80063b6:	2300      	movs	r3, #0
 80063b8:	61fb      	str	r3, [r7, #28]
 80063ba:	e159      	b.n	8006670 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80063bc:	2201      	movs	r2, #1
 80063be:	69fb      	ldr	r3, [r7, #28]
 80063c0:	fa02 f303 	lsl.w	r3, r2, r3
 80063c4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80063c6:	683b      	ldr	r3, [r7, #0]
 80063c8:	681b      	ldr	r3, [r3, #0]
 80063ca:	697a      	ldr	r2, [r7, #20]
 80063cc:	4013      	ands	r3, r2
 80063ce:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80063d0:	693a      	ldr	r2, [r7, #16]
 80063d2:	697b      	ldr	r3, [r7, #20]
 80063d4:	429a      	cmp	r2, r3
 80063d6:	f040 8148 	bne.w	800666a <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80063da:	683b      	ldr	r3, [r7, #0]
 80063dc:	685b      	ldr	r3, [r3, #4]
 80063de:	f003 0303 	and.w	r3, r3, #3
 80063e2:	2b01      	cmp	r3, #1
 80063e4:	d005      	beq.n	80063f2 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80063e6:	683b      	ldr	r3, [r7, #0]
 80063e8:	685b      	ldr	r3, [r3, #4]
 80063ea:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80063ee:	2b02      	cmp	r3, #2
 80063f0:	d130      	bne.n	8006454 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	689b      	ldr	r3, [r3, #8]
 80063f6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80063f8:	69fb      	ldr	r3, [r7, #28]
 80063fa:	005b      	lsls	r3, r3, #1
 80063fc:	2203      	movs	r2, #3
 80063fe:	fa02 f303 	lsl.w	r3, r2, r3
 8006402:	43db      	mvns	r3, r3
 8006404:	69ba      	ldr	r2, [r7, #24]
 8006406:	4013      	ands	r3, r2
 8006408:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800640a:	683b      	ldr	r3, [r7, #0]
 800640c:	68da      	ldr	r2, [r3, #12]
 800640e:	69fb      	ldr	r3, [r7, #28]
 8006410:	005b      	lsls	r3, r3, #1
 8006412:	fa02 f303 	lsl.w	r3, r2, r3
 8006416:	69ba      	ldr	r2, [r7, #24]
 8006418:	4313      	orrs	r3, r2
 800641a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	69ba      	ldr	r2, [r7, #24]
 8006420:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8006422:	687b      	ldr	r3, [r7, #4]
 8006424:	685b      	ldr	r3, [r3, #4]
 8006426:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8006428:	2201      	movs	r2, #1
 800642a:	69fb      	ldr	r3, [r7, #28]
 800642c:	fa02 f303 	lsl.w	r3, r2, r3
 8006430:	43db      	mvns	r3, r3
 8006432:	69ba      	ldr	r2, [r7, #24]
 8006434:	4013      	ands	r3, r2
 8006436:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8006438:	683b      	ldr	r3, [r7, #0]
 800643a:	685b      	ldr	r3, [r3, #4]
 800643c:	091b      	lsrs	r3, r3, #4
 800643e:	f003 0201 	and.w	r2, r3, #1
 8006442:	69fb      	ldr	r3, [r7, #28]
 8006444:	fa02 f303 	lsl.w	r3, r2, r3
 8006448:	69ba      	ldr	r2, [r7, #24]
 800644a:	4313      	orrs	r3, r2
 800644c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	69ba      	ldr	r2, [r7, #24]
 8006452:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8006454:	683b      	ldr	r3, [r7, #0]
 8006456:	685b      	ldr	r3, [r3, #4]
 8006458:	f003 0303 	and.w	r3, r3, #3
 800645c:	2b03      	cmp	r3, #3
 800645e:	d017      	beq.n	8006490 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	68db      	ldr	r3, [r3, #12]
 8006464:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8006466:	69fb      	ldr	r3, [r7, #28]
 8006468:	005b      	lsls	r3, r3, #1
 800646a:	2203      	movs	r2, #3
 800646c:	fa02 f303 	lsl.w	r3, r2, r3
 8006470:	43db      	mvns	r3, r3
 8006472:	69ba      	ldr	r2, [r7, #24]
 8006474:	4013      	ands	r3, r2
 8006476:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8006478:	683b      	ldr	r3, [r7, #0]
 800647a:	689a      	ldr	r2, [r3, #8]
 800647c:	69fb      	ldr	r3, [r7, #28]
 800647e:	005b      	lsls	r3, r3, #1
 8006480:	fa02 f303 	lsl.w	r3, r2, r3
 8006484:	69ba      	ldr	r2, [r7, #24]
 8006486:	4313      	orrs	r3, r2
 8006488:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	69ba      	ldr	r2, [r7, #24]
 800648e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8006490:	683b      	ldr	r3, [r7, #0]
 8006492:	685b      	ldr	r3, [r3, #4]
 8006494:	f003 0303 	and.w	r3, r3, #3
 8006498:	2b02      	cmp	r3, #2
 800649a:	d123      	bne.n	80064e4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800649c:	69fb      	ldr	r3, [r7, #28]
 800649e:	08da      	lsrs	r2, r3, #3
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	3208      	adds	r2, #8
 80064a4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80064a8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80064aa:	69fb      	ldr	r3, [r7, #28]
 80064ac:	f003 0307 	and.w	r3, r3, #7
 80064b0:	009b      	lsls	r3, r3, #2
 80064b2:	220f      	movs	r2, #15
 80064b4:	fa02 f303 	lsl.w	r3, r2, r3
 80064b8:	43db      	mvns	r3, r3
 80064ba:	69ba      	ldr	r2, [r7, #24]
 80064bc:	4013      	ands	r3, r2
 80064be:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80064c0:	683b      	ldr	r3, [r7, #0]
 80064c2:	691a      	ldr	r2, [r3, #16]
 80064c4:	69fb      	ldr	r3, [r7, #28]
 80064c6:	f003 0307 	and.w	r3, r3, #7
 80064ca:	009b      	lsls	r3, r3, #2
 80064cc:	fa02 f303 	lsl.w	r3, r2, r3
 80064d0:	69ba      	ldr	r2, [r7, #24]
 80064d2:	4313      	orrs	r3, r2
 80064d4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80064d6:	69fb      	ldr	r3, [r7, #28]
 80064d8:	08da      	lsrs	r2, r3, #3
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	3208      	adds	r2, #8
 80064de:	69b9      	ldr	r1, [r7, #24]
 80064e0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	681b      	ldr	r3, [r3, #0]
 80064e8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80064ea:	69fb      	ldr	r3, [r7, #28]
 80064ec:	005b      	lsls	r3, r3, #1
 80064ee:	2203      	movs	r2, #3
 80064f0:	fa02 f303 	lsl.w	r3, r2, r3
 80064f4:	43db      	mvns	r3, r3
 80064f6:	69ba      	ldr	r2, [r7, #24]
 80064f8:	4013      	ands	r3, r2
 80064fa:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80064fc:	683b      	ldr	r3, [r7, #0]
 80064fe:	685b      	ldr	r3, [r3, #4]
 8006500:	f003 0203 	and.w	r2, r3, #3
 8006504:	69fb      	ldr	r3, [r7, #28]
 8006506:	005b      	lsls	r3, r3, #1
 8006508:	fa02 f303 	lsl.w	r3, r2, r3
 800650c:	69ba      	ldr	r2, [r7, #24]
 800650e:	4313      	orrs	r3, r2
 8006510:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8006512:	687b      	ldr	r3, [r7, #4]
 8006514:	69ba      	ldr	r2, [r7, #24]
 8006516:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8006518:	683b      	ldr	r3, [r7, #0]
 800651a:	685b      	ldr	r3, [r3, #4]
 800651c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8006520:	2b00      	cmp	r3, #0
 8006522:	f000 80a2 	beq.w	800666a <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006526:	2300      	movs	r3, #0
 8006528:	60fb      	str	r3, [r7, #12]
 800652a:	4b57      	ldr	r3, [pc, #348]	@ (8006688 <HAL_GPIO_Init+0x2e8>)
 800652c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800652e:	4a56      	ldr	r2, [pc, #344]	@ (8006688 <HAL_GPIO_Init+0x2e8>)
 8006530:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8006534:	6453      	str	r3, [r2, #68]	@ 0x44
 8006536:	4b54      	ldr	r3, [pc, #336]	@ (8006688 <HAL_GPIO_Init+0x2e8>)
 8006538:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800653a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800653e:	60fb      	str	r3, [r7, #12]
 8006540:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8006542:	4a52      	ldr	r2, [pc, #328]	@ (800668c <HAL_GPIO_Init+0x2ec>)
 8006544:	69fb      	ldr	r3, [r7, #28]
 8006546:	089b      	lsrs	r3, r3, #2
 8006548:	3302      	adds	r3, #2
 800654a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800654e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8006550:	69fb      	ldr	r3, [r7, #28]
 8006552:	f003 0303 	and.w	r3, r3, #3
 8006556:	009b      	lsls	r3, r3, #2
 8006558:	220f      	movs	r2, #15
 800655a:	fa02 f303 	lsl.w	r3, r2, r3
 800655e:	43db      	mvns	r3, r3
 8006560:	69ba      	ldr	r2, [r7, #24]
 8006562:	4013      	ands	r3, r2
 8006564:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8006566:	687b      	ldr	r3, [r7, #4]
 8006568:	4a49      	ldr	r2, [pc, #292]	@ (8006690 <HAL_GPIO_Init+0x2f0>)
 800656a:	4293      	cmp	r3, r2
 800656c:	d019      	beq.n	80065a2 <HAL_GPIO_Init+0x202>
 800656e:	687b      	ldr	r3, [r7, #4]
 8006570:	4a48      	ldr	r2, [pc, #288]	@ (8006694 <HAL_GPIO_Init+0x2f4>)
 8006572:	4293      	cmp	r3, r2
 8006574:	d013      	beq.n	800659e <HAL_GPIO_Init+0x1fe>
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	4a47      	ldr	r2, [pc, #284]	@ (8006698 <HAL_GPIO_Init+0x2f8>)
 800657a:	4293      	cmp	r3, r2
 800657c:	d00d      	beq.n	800659a <HAL_GPIO_Init+0x1fa>
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	4a46      	ldr	r2, [pc, #280]	@ (800669c <HAL_GPIO_Init+0x2fc>)
 8006582:	4293      	cmp	r3, r2
 8006584:	d007      	beq.n	8006596 <HAL_GPIO_Init+0x1f6>
 8006586:	687b      	ldr	r3, [r7, #4]
 8006588:	4a45      	ldr	r2, [pc, #276]	@ (80066a0 <HAL_GPIO_Init+0x300>)
 800658a:	4293      	cmp	r3, r2
 800658c:	d101      	bne.n	8006592 <HAL_GPIO_Init+0x1f2>
 800658e:	2304      	movs	r3, #4
 8006590:	e008      	b.n	80065a4 <HAL_GPIO_Init+0x204>
 8006592:	2307      	movs	r3, #7
 8006594:	e006      	b.n	80065a4 <HAL_GPIO_Init+0x204>
 8006596:	2303      	movs	r3, #3
 8006598:	e004      	b.n	80065a4 <HAL_GPIO_Init+0x204>
 800659a:	2302      	movs	r3, #2
 800659c:	e002      	b.n	80065a4 <HAL_GPIO_Init+0x204>
 800659e:	2301      	movs	r3, #1
 80065a0:	e000      	b.n	80065a4 <HAL_GPIO_Init+0x204>
 80065a2:	2300      	movs	r3, #0
 80065a4:	69fa      	ldr	r2, [r7, #28]
 80065a6:	f002 0203 	and.w	r2, r2, #3
 80065aa:	0092      	lsls	r2, r2, #2
 80065ac:	4093      	lsls	r3, r2
 80065ae:	69ba      	ldr	r2, [r7, #24]
 80065b0:	4313      	orrs	r3, r2
 80065b2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80065b4:	4935      	ldr	r1, [pc, #212]	@ (800668c <HAL_GPIO_Init+0x2ec>)
 80065b6:	69fb      	ldr	r3, [r7, #28]
 80065b8:	089b      	lsrs	r3, r3, #2
 80065ba:	3302      	adds	r3, #2
 80065bc:	69ba      	ldr	r2, [r7, #24]
 80065be:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80065c2:	4b38      	ldr	r3, [pc, #224]	@ (80066a4 <HAL_GPIO_Init+0x304>)
 80065c4:	689b      	ldr	r3, [r3, #8]
 80065c6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80065c8:	693b      	ldr	r3, [r7, #16]
 80065ca:	43db      	mvns	r3, r3
 80065cc:	69ba      	ldr	r2, [r7, #24]
 80065ce:	4013      	ands	r3, r2
 80065d0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80065d2:	683b      	ldr	r3, [r7, #0]
 80065d4:	685b      	ldr	r3, [r3, #4]
 80065d6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80065da:	2b00      	cmp	r3, #0
 80065dc:	d003      	beq.n	80065e6 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 80065de:	69ba      	ldr	r2, [r7, #24]
 80065e0:	693b      	ldr	r3, [r7, #16]
 80065e2:	4313      	orrs	r3, r2
 80065e4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80065e6:	4a2f      	ldr	r2, [pc, #188]	@ (80066a4 <HAL_GPIO_Init+0x304>)
 80065e8:	69bb      	ldr	r3, [r7, #24]
 80065ea:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80065ec:	4b2d      	ldr	r3, [pc, #180]	@ (80066a4 <HAL_GPIO_Init+0x304>)
 80065ee:	68db      	ldr	r3, [r3, #12]
 80065f0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80065f2:	693b      	ldr	r3, [r7, #16]
 80065f4:	43db      	mvns	r3, r3
 80065f6:	69ba      	ldr	r2, [r7, #24]
 80065f8:	4013      	ands	r3, r2
 80065fa:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80065fc:	683b      	ldr	r3, [r7, #0]
 80065fe:	685b      	ldr	r3, [r3, #4]
 8006600:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8006604:	2b00      	cmp	r3, #0
 8006606:	d003      	beq.n	8006610 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8006608:	69ba      	ldr	r2, [r7, #24]
 800660a:	693b      	ldr	r3, [r7, #16]
 800660c:	4313      	orrs	r3, r2
 800660e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8006610:	4a24      	ldr	r2, [pc, #144]	@ (80066a4 <HAL_GPIO_Init+0x304>)
 8006612:	69bb      	ldr	r3, [r7, #24]
 8006614:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8006616:	4b23      	ldr	r3, [pc, #140]	@ (80066a4 <HAL_GPIO_Init+0x304>)
 8006618:	685b      	ldr	r3, [r3, #4]
 800661a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800661c:	693b      	ldr	r3, [r7, #16]
 800661e:	43db      	mvns	r3, r3
 8006620:	69ba      	ldr	r2, [r7, #24]
 8006622:	4013      	ands	r3, r2
 8006624:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8006626:	683b      	ldr	r3, [r7, #0]
 8006628:	685b      	ldr	r3, [r3, #4]
 800662a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800662e:	2b00      	cmp	r3, #0
 8006630:	d003      	beq.n	800663a <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8006632:	69ba      	ldr	r2, [r7, #24]
 8006634:	693b      	ldr	r3, [r7, #16]
 8006636:	4313      	orrs	r3, r2
 8006638:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800663a:	4a1a      	ldr	r2, [pc, #104]	@ (80066a4 <HAL_GPIO_Init+0x304>)
 800663c:	69bb      	ldr	r3, [r7, #24]
 800663e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8006640:	4b18      	ldr	r3, [pc, #96]	@ (80066a4 <HAL_GPIO_Init+0x304>)
 8006642:	681b      	ldr	r3, [r3, #0]
 8006644:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006646:	693b      	ldr	r3, [r7, #16]
 8006648:	43db      	mvns	r3, r3
 800664a:	69ba      	ldr	r2, [r7, #24]
 800664c:	4013      	ands	r3, r2
 800664e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8006650:	683b      	ldr	r3, [r7, #0]
 8006652:	685b      	ldr	r3, [r3, #4]
 8006654:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006658:	2b00      	cmp	r3, #0
 800665a:	d003      	beq.n	8006664 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 800665c:	69ba      	ldr	r2, [r7, #24]
 800665e:	693b      	ldr	r3, [r7, #16]
 8006660:	4313      	orrs	r3, r2
 8006662:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8006664:	4a0f      	ldr	r2, [pc, #60]	@ (80066a4 <HAL_GPIO_Init+0x304>)
 8006666:	69bb      	ldr	r3, [r7, #24]
 8006668:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800666a:	69fb      	ldr	r3, [r7, #28]
 800666c:	3301      	adds	r3, #1
 800666e:	61fb      	str	r3, [r7, #28]
 8006670:	69fb      	ldr	r3, [r7, #28]
 8006672:	2b0f      	cmp	r3, #15
 8006674:	f67f aea2 	bls.w	80063bc <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8006678:	bf00      	nop
 800667a:	bf00      	nop
 800667c:	3724      	adds	r7, #36	@ 0x24
 800667e:	46bd      	mov	sp, r7
 8006680:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006684:	4770      	bx	lr
 8006686:	bf00      	nop
 8006688:	40023800 	.word	0x40023800
 800668c:	40013800 	.word	0x40013800
 8006690:	40020000 	.word	0x40020000
 8006694:	40020400 	.word	0x40020400
 8006698:	40020800 	.word	0x40020800
 800669c:	40020c00 	.word	0x40020c00
 80066a0:	40021000 	.word	0x40021000
 80066a4:	40013c00 	.word	0x40013c00

080066a8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80066a8:	b580      	push	{r7, lr}
 80066aa:	b084      	sub	sp, #16
 80066ac:	af00      	add	r7, sp, #0
 80066ae:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	2b00      	cmp	r3, #0
 80066b4:	d101      	bne.n	80066ba <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80066b6:	2301      	movs	r3, #1
 80066b8:	e12b      	b.n	8006912 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80066c0:	b2db      	uxtb	r3, r3
 80066c2:	2b00      	cmp	r3, #0
 80066c4:	d106      	bne.n	80066d4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	2200      	movs	r2, #0
 80066ca:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80066ce:	6878      	ldr	r0, [r7, #4]
 80066d0:	f7fd fdb0 	bl	8004234 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	2224      	movs	r2, #36	@ 0x24
 80066d8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	681b      	ldr	r3, [r3, #0]
 80066e0:	681a      	ldr	r2, [r3, #0]
 80066e2:	687b      	ldr	r3, [r7, #4]
 80066e4:	681b      	ldr	r3, [r3, #0]
 80066e6:	f022 0201 	bic.w	r2, r2, #1
 80066ea:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	681b      	ldr	r3, [r3, #0]
 80066f0:	681a      	ldr	r2, [r3, #0]
 80066f2:	687b      	ldr	r3, [r7, #4]
 80066f4:	681b      	ldr	r3, [r3, #0]
 80066f6:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80066fa:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	681b      	ldr	r3, [r3, #0]
 8006700:	681a      	ldr	r2, [r3, #0]
 8006702:	687b      	ldr	r3, [r7, #4]
 8006704:	681b      	ldr	r3, [r3, #0]
 8006706:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800670a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 800670c:	f001 fdc6 	bl	800829c <HAL_RCC_GetPCLK1Freq>
 8006710:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8006712:	687b      	ldr	r3, [r7, #4]
 8006714:	685b      	ldr	r3, [r3, #4]
 8006716:	4a81      	ldr	r2, [pc, #516]	@ (800691c <HAL_I2C_Init+0x274>)
 8006718:	4293      	cmp	r3, r2
 800671a:	d807      	bhi.n	800672c <HAL_I2C_Init+0x84>
 800671c:	68fb      	ldr	r3, [r7, #12]
 800671e:	4a80      	ldr	r2, [pc, #512]	@ (8006920 <HAL_I2C_Init+0x278>)
 8006720:	4293      	cmp	r3, r2
 8006722:	bf94      	ite	ls
 8006724:	2301      	movls	r3, #1
 8006726:	2300      	movhi	r3, #0
 8006728:	b2db      	uxtb	r3, r3
 800672a:	e006      	b.n	800673a <HAL_I2C_Init+0x92>
 800672c:	68fb      	ldr	r3, [r7, #12]
 800672e:	4a7d      	ldr	r2, [pc, #500]	@ (8006924 <HAL_I2C_Init+0x27c>)
 8006730:	4293      	cmp	r3, r2
 8006732:	bf94      	ite	ls
 8006734:	2301      	movls	r3, #1
 8006736:	2300      	movhi	r3, #0
 8006738:	b2db      	uxtb	r3, r3
 800673a:	2b00      	cmp	r3, #0
 800673c:	d001      	beq.n	8006742 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800673e:	2301      	movs	r3, #1
 8006740:	e0e7      	b.n	8006912 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8006742:	68fb      	ldr	r3, [r7, #12]
 8006744:	4a78      	ldr	r2, [pc, #480]	@ (8006928 <HAL_I2C_Init+0x280>)
 8006746:	fba2 2303 	umull	r2, r3, r2, r3
 800674a:	0c9b      	lsrs	r3, r3, #18
 800674c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	681b      	ldr	r3, [r3, #0]
 8006752:	685b      	ldr	r3, [r3, #4]
 8006754:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	681b      	ldr	r3, [r3, #0]
 800675c:	68ba      	ldr	r2, [r7, #8]
 800675e:	430a      	orrs	r2, r1
 8006760:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	681b      	ldr	r3, [r3, #0]
 8006766:	6a1b      	ldr	r3, [r3, #32]
 8006768:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 800676c:	687b      	ldr	r3, [r7, #4]
 800676e:	685b      	ldr	r3, [r3, #4]
 8006770:	4a6a      	ldr	r2, [pc, #424]	@ (800691c <HAL_I2C_Init+0x274>)
 8006772:	4293      	cmp	r3, r2
 8006774:	d802      	bhi.n	800677c <HAL_I2C_Init+0xd4>
 8006776:	68bb      	ldr	r3, [r7, #8]
 8006778:	3301      	adds	r3, #1
 800677a:	e009      	b.n	8006790 <HAL_I2C_Init+0xe8>
 800677c:	68bb      	ldr	r3, [r7, #8]
 800677e:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8006782:	fb02 f303 	mul.w	r3, r2, r3
 8006786:	4a69      	ldr	r2, [pc, #420]	@ (800692c <HAL_I2C_Init+0x284>)
 8006788:	fba2 2303 	umull	r2, r3, r2, r3
 800678c:	099b      	lsrs	r3, r3, #6
 800678e:	3301      	adds	r3, #1
 8006790:	687a      	ldr	r2, [r7, #4]
 8006792:	6812      	ldr	r2, [r2, #0]
 8006794:	430b      	orrs	r3, r1
 8006796:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	681b      	ldr	r3, [r3, #0]
 800679c:	69db      	ldr	r3, [r3, #28]
 800679e:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 80067a2:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 80067a6:	687b      	ldr	r3, [r7, #4]
 80067a8:	685b      	ldr	r3, [r3, #4]
 80067aa:	495c      	ldr	r1, [pc, #368]	@ (800691c <HAL_I2C_Init+0x274>)
 80067ac:	428b      	cmp	r3, r1
 80067ae:	d819      	bhi.n	80067e4 <HAL_I2C_Init+0x13c>
 80067b0:	68fb      	ldr	r3, [r7, #12]
 80067b2:	1e59      	subs	r1, r3, #1
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	685b      	ldr	r3, [r3, #4]
 80067b8:	005b      	lsls	r3, r3, #1
 80067ba:	fbb1 f3f3 	udiv	r3, r1, r3
 80067be:	1c59      	adds	r1, r3, #1
 80067c0:	f640 73fc 	movw	r3, #4092	@ 0xffc
 80067c4:	400b      	ands	r3, r1
 80067c6:	2b00      	cmp	r3, #0
 80067c8:	d00a      	beq.n	80067e0 <HAL_I2C_Init+0x138>
 80067ca:	68fb      	ldr	r3, [r7, #12]
 80067cc:	1e59      	subs	r1, r3, #1
 80067ce:	687b      	ldr	r3, [r7, #4]
 80067d0:	685b      	ldr	r3, [r3, #4]
 80067d2:	005b      	lsls	r3, r3, #1
 80067d4:	fbb1 f3f3 	udiv	r3, r1, r3
 80067d8:	3301      	adds	r3, #1
 80067da:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80067de:	e051      	b.n	8006884 <HAL_I2C_Init+0x1dc>
 80067e0:	2304      	movs	r3, #4
 80067e2:	e04f      	b.n	8006884 <HAL_I2C_Init+0x1dc>
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	689b      	ldr	r3, [r3, #8]
 80067e8:	2b00      	cmp	r3, #0
 80067ea:	d111      	bne.n	8006810 <HAL_I2C_Init+0x168>
 80067ec:	68fb      	ldr	r3, [r7, #12]
 80067ee:	1e58      	subs	r0, r3, #1
 80067f0:	687b      	ldr	r3, [r7, #4]
 80067f2:	6859      	ldr	r1, [r3, #4]
 80067f4:	460b      	mov	r3, r1
 80067f6:	005b      	lsls	r3, r3, #1
 80067f8:	440b      	add	r3, r1
 80067fa:	fbb0 f3f3 	udiv	r3, r0, r3
 80067fe:	3301      	adds	r3, #1
 8006800:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006804:	2b00      	cmp	r3, #0
 8006806:	bf0c      	ite	eq
 8006808:	2301      	moveq	r3, #1
 800680a:	2300      	movne	r3, #0
 800680c:	b2db      	uxtb	r3, r3
 800680e:	e012      	b.n	8006836 <HAL_I2C_Init+0x18e>
 8006810:	68fb      	ldr	r3, [r7, #12]
 8006812:	1e58      	subs	r0, r3, #1
 8006814:	687b      	ldr	r3, [r7, #4]
 8006816:	6859      	ldr	r1, [r3, #4]
 8006818:	460b      	mov	r3, r1
 800681a:	009b      	lsls	r3, r3, #2
 800681c:	440b      	add	r3, r1
 800681e:	0099      	lsls	r1, r3, #2
 8006820:	440b      	add	r3, r1
 8006822:	fbb0 f3f3 	udiv	r3, r0, r3
 8006826:	3301      	adds	r3, #1
 8006828:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800682c:	2b00      	cmp	r3, #0
 800682e:	bf0c      	ite	eq
 8006830:	2301      	moveq	r3, #1
 8006832:	2300      	movne	r3, #0
 8006834:	b2db      	uxtb	r3, r3
 8006836:	2b00      	cmp	r3, #0
 8006838:	d001      	beq.n	800683e <HAL_I2C_Init+0x196>
 800683a:	2301      	movs	r3, #1
 800683c:	e022      	b.n	8006884 <HAL_I2C_Init+0x1dc>
 800683e:	687b      	ldr	r3, [r7, #4]
 8006840:	689b      	ldr	r3, [r3, #8]
 8006842:	2b00      	cmp	r3, #0
 8006844:	d10e      	bne.n	8006864 <HAL_I2C_Init+0x1bc>
 8006846:	68fb      	ldr	r3, [r7, #12]
 8006848:	1e58      	subs	r0, r3, #1
 800684a:	687b      	ldr	r3, [r7, #4]
 800684c:	6859      	ldr	r1, [r3, #4]
 800684e:	460b      	mov	r3, r1
 8006850:	005b      	lsls	r3, r3, #1
 8006852:	440b      	add	r3, r1
 8006854:	fbb0 f3f3 	udiv	r3, r0, r3
 8006858:	3301      	adds	r3, #1
 800685a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800685e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006862:	e00f      	b.n	8006884 <HAL_I2C_Init+0x1dc>
 8006864:	68fb      	ldr	r3, [r7, #12]
 8006866:	1e58      	subs	r0, r3, #1
 8006868:	687b      	ldr	r3, [r7, #4]
 800686a:	6859      	ldr	r1, [r3, #4]
 800686c:	460b      	mov	r3, r1
 800686e:	009b      	lsls	r3, r3, #2
 8006870:	440b      	add	r3, r1
 8006872:	0099      	lsls	r1, r3, #2
 8006874:	440b      	add	r3, r1
 8006876:	fbb0 f3f3 	udiv	r3, r0, r3
 800687a:	3301      	adds	r3, #1
 800687c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006880:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8006884:	6879      	ldr	r1, [r7, #4]
 8006886:	6809      	ldr	r1, [r1, #0]
 8006888:	4313      	orrs	r3, r2
 800688a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 800688c:	687b      	ldr	r3, [r7, #4]
 800688e:	681b      	ldr	r3, [r3, #0]
 8006890:	681b      	ldr	r3, [r3, #0]
 8006892:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8006896:	687b      	ldr	r3, [r7, #4]
 8006898:	69da      	ldr	r2, [r3, #28]
 800689a:	687b      	ldr	r3, [r7, #4]
 800689c:	6a1b      	ldr	r3, [r3, #32]
 800689e:	431a      	orrs	r2, r3
 80068a0:	687b      	ldr	r3, [r7, #4]
 80068a2:	681b      	ldr	r3, [r3, #0]
 80068a4:	430a      	orrs	r2, r1
 80068a6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80068a8:	687b      	ldr	r3, [r7, #4]
 80068aa:	681b      	ldr	r3, [r3, #0]
 80068ac:	689b      	ldr	r3, [r3, #8]
 80068ae:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 80068b2:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80068b6:	687a      	ldr	r2, [r7, #4]
 80068b8:	6911      	ldr	r1, [r2, #16]
 80068ba:	687a      	ldr	r2, [r7, #4]
 80068bc:	68d2      	ldr	r2, [r2, #12]
 80068be:	4311      	orrs	r1, r2
 80068c0:	687a      	ldr	r2, [r7, #4]
 80068c2:	6812      	ldr	r2, [r2, #0]
 80068c4:	430b      	orrs	r3, r1
 80068c6:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80068c8:	687b      	ldr	r3, [r7, #4]
 80068ca:	681b      	ldr	r3, [r3, #0]
 80068cc:	68db      	ldr	r3, [r3, #12]
 80068ce:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 80068d2:	687b      	ldr	r3, [r7, #4]
 80068d4:	695a      	ldr	r2, [r3, #20]
 80068d6:	687b      	ldr	r3, [r7, #4]
 80068d8:	699b      	ldr	r3, [r3, #24]
 80068da:	431a      	orrs	r2, r3
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	681b      	ldr	r3, [r3, #0]
 80068e0:	430a      	orrs	r2, r1
 80068e2:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80068e4:	687b      	ldr	r3, [r7, #4]
 80068e6:	681b      	ldr	r3, [r3, #0]
 80068e8:	681a      	ldr	r2, [r3, #0]
 80068ea:	687b      	ldr	r3, [r7, #4]
 80068ec:	681b      	ldr	r3, [r3, #0]
 80068ee:	f042 0201 	orr.w	r2, r2, #1
 80068f2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80068f4:	687b      	ldr	r3, [r7, #4]
 80068f6:	2200      	movs	r2, #0
 80068f8:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80068fa:	687b      	ldr	r3, [r7, #4]
 80068fc:	2220      	movs	r2, #32
 80068fe:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8006902:	687b      	ldr	r3, [r7, #4]
 8006904:	2200      	movs	r2, #0
 8006906:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8006908:	687b      	ldr	r3, [r7, #4]
 800690a:	2200      	movs	r2, #0
 800690c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8006910:	2300      	movs	r3, #0
}
 8006912:	4618      	mov	r0, r3
 8006914:	3710      	adds	r7, #16
 8006916:	46bd      	mov	sp, r7
 8006918:	bd80      	pop	{r7, pc}
 800691a:	bf00      	nop
 800691c:	000186a0 	.word	0x000186a0
 8006920:	001e847f 	.word	0x001e847f
 8006924:	003d08ff 	.word	0x003d08ff
 8006928:	431bde83 	.word	0x431bde83
 800692c:	10624dd3 	.word	0x10624dd3

08006930 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006930:	b580      	push	{r7, lr}
 8006932:	b088      	sub	sp, #32
 8006934:	af02      	add	r7, sp, #8
 8006936:	60f8      	str	r0, [r7, #12]
 8006938:	607a      	str	r2, [r7, #4]
 800693a:	461a      	mov	r2, r3
 800693c:	460b      	mov	r3, r1
 800693e:	817b      	strh	r3, [r7, #10]
 8006940:	4613      	mov	r3, r2
 8006942:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8006944:	f7fe fff8 	bl	8005938 <HAL_GetTick>
 8006948:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 800694a:	68fb      	ldr	r3, [r7, #12]
 800694c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006950:	b2db      	uxtb	r3, r3
 8006952:	2b20      	cmp	r3, #32
 8006954:	f040 80e0 	bne.w	8006b18 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8006958:	697b      	ldr	r3, [r7, #20]
 800695a:	9300      	str	r3, [sp, #0]
 800695c:	2319      	movs	r3, #25
 800695e:	2201      	movs	r2, #1
 8006960:	4970      	ldr	r1, [pc, #448]	@ (8006b24 <HAL_I2C_Master_Transmit+0x1f4>)
 8006962:	68f8      	ldr	r0, [r7, #12]
 8006964:	f000 fdf4 	bl	8007550 <I2C_WaitOnFlagUntilTimeout>
 8006968:	4603      	mov	r3, r0
 800696a:	2b00      	cmp	r3, #0
 800696c:	d001      	beq.n	8006972 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 800696e:	2302      	movs	r3, #2
 8006970:	e0d3      	b.n	8006b1a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006972:	68fb      	ldr	r3, [r7, #12]
 8006974:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006978:	2b01      	cmp	r3, #1
 800697a:	d101      	bne.n	8006980 <HAL_I2C_Master_Transmit+0x50>
 800697c:	2302      	movs	r3, #2
 800697e:	e0cc      	b.n	8006b1a <HAL_I2C_Master_Transmit+0x1ea>
 8006980:	68fb      	ldr	r3, [r7, #12]
 8006982:	2201      	movs	r2, #1
 8006984:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8006988:	68fb      	ldr	r3, [r7, #12]
 800698a:	681b      	ldr	r3, [r3, #0]
 800698c:	681b      	ldr	r3, [r3, #0]
 800698e:	f003 0301 	and.w	r3, r3, #1
 8006992:	2b01      	cmp	r3, #1
 8006994:	d007      	beq.n	80069a6 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8006996:	68fb      	ldr	r3, [r7, #12]
 8006998:	681b      	ldr	r3, [r3, #0]
 800699a:	681a      	ldr	r2, [r3, #0]
 800699c:	68fb      	ldr	r3, [r7, #12]
 800699e:	681b      	ldr	r3, [r3, #0]
 80069a0:	f042 0201 	orr.w	r2, r2, #1
 80069a4:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80069a6:	68fb      	ldr	r3, [r7, #12]
 80069a8:	681b      	ldr	r3, [r3, #0]
 80069aa:	681a      	ldr	r2, [r3, #0]
 80069ac:	68fb      	ldr	r3, [r7, #12]
 80069ae:	681b      	ldr	r3, [r3, #0]
 80069b0:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80069b4:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 80069b6:	68fb      	ldr	r3, [r7, #12]
 80069b8:	2221      	movs	r2, #33	@ 0x21
 80069ba:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80069be:	68fb      	ldr	r3, [r7, #12]
 80069c0:	2210      	movs	r2, #16
 80069c2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80069c6:	68fb      	ldr	r3, [r7, #12]
 80069c8:	2200      	movs	r2, #0
 80069ca:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80069cc:	68fb      	ldr	r3, [r7, #12]
 80069ce:	687a      	ldr	r2, [r7, #4]
 80069d0:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80069d2:	68fb      	ldr	r3, [r7, #12]
 80069d4:	893a      	ldrh	r2, [r7, #8]
 80069d6:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80069d8:	68fb      	ldr	r3, [r7, #12]
 80069da:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80069dc:	b29a      	uxth	r2, r3
 80069de:	68fb      	ldr	r3, [r7, #12]
 80069e0:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80069e2:	68fb      	ldr	r3, [r7, #12]
 80069e4:	4a50      	ldr	r2, [pc, #320]	@ (8006b28 <HAL_I2C_Master_Transmit+0x1f8>)
 80069e6:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80069e8:	8979      	ldrh	r1, [r7, #10]
 80069ea:	697b      	ldr	r3, [r7, #20]
 80069ec:	6a3a      	ldr	r2, [r7, #32]
 80069ee:	68f8      	ldr	r0, [r7, #12]
 80069f0:	f000 fbc8 	bl	8007184 <I2C_MasterRequestWrite>
 80069f4:	4603      	mov	r3, r0
 80069f6:	2b00      	cmp	r3, #0
 80069f8:	d001      	beq.n	80069fe <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 80069fa:	2301      	movs	r3, #1
 80069fc:	e08d      	b.n	8006b1a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80069fe:	2300      	movs	r3, #0
 8006a00:	613b      	str	r3, [r7, #16]
 8006a02:	68fb      	ldr	r3, [r7, #12]
 8006a04:	681b      	ldr	r3, [r3, #0]
 8006a06:	695b      	ldr	r3, [r3, #20]
 8006a08:	613b      	str	r3, [r7, #16]
 8006a0a:	68fb      	ldr	r3, [r7, #12]
 8006a0c:	681b      	ldr	r3, [r3, #0]
 8006a0e:	699b      	ldr	r3, [r3, #24]
 8006a10:	613b      	str	r3, [r7, #16]
 8006a12:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8006a14:	e066      	b.n	8006ae4 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006a16:	697a      	ldr	r2, [r7, #20]
 8006a18:	6a39      	ldr	r1, [r7, #32]
 8006a1a:	68f8      	ldr	r0, [r7, #12]
 8006a1c:	f000 feb2 	bl	8007784 <I2C_WaitOnTXEFlagUntilTimeout>
 8006a20:	4603      	mov	r3, r0
 8006a22:	2b00      	cmp	r3, #0
 8006a24:	d00d      	beq.n	8006a42 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006a26:	68fb      	ldr	r3, [r7, #12]
 8006a28:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006a2a:	2b04      	cmp	r3, #4
 8006a2c:	d107      	bne.n	8006a3e <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006a2e:	68fb      	ldr	r3, [r7, #12]
 8006a30:	681b      	ldr	r3, [r3, #0]
 8006a32:	681a      	ldr	r2, [r3, #0]
 8006a34:	68fb      	ldr	r3, [r7, #12]
 8006a36:	681b      	ldr	r3, [r3, #0]
 8006a38:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006a3c:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8006a3e:	2301      	movs	r3, #1
 8006a40:	e06b      	b.n	8006b1a <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8006a42:	68fb      	ldr	r3, [r7, #12]
 8006a44:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006a46:	781a      	ldrb	r2, [r3, #0]
 8006a48:	68fb      	ldr	r3, [r7, #12]
 8006a4a:	681b      	ldr	r3, [r3, #0]
 8006a4c:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006a4e:	68fb      	ldr	r3, [r7, #12]
 8006a50:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006a52:	1c5a      	adds	r2, r3, #1
 8006a54:	68fb      	ldr	r3, [r7, #12]
 8006a56:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8006a58:	68fb      	ldr	r3, [r7, #12]
 8006a5a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006a5c:	b29b      	uxth	r3, r3
 8006a5e:	3b01      	subs	r3, #1
 8006a60:	b29a      	uxth	r2, r3
 8006a62:	68fb      	ldr	r3, [r7, #12]
 8006a64:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8006a66:	68fb      	ldr	r3, [r7, #12]
 8006a68:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006a6a:	3b01      	subs	r3, #1
 8006a6c:	b29a      	uxth	r2, r3
 8006a6e:	68fb      	ldr	r3, [r7, #12]
 8006a70:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8006a72:	68fb      	ldr	r3, [r7, #12]
 8006a74:	681b      	ldr	r3, [r3, #0]
 8006a76:	695b      	ldr	r3, [r3, #20]
 8006a78:	f003 0304 	and.w	r3, r3, #4
 8006a7c:	2b04      	cmp	r3, #4
 8006a7e:	d11b      	bne.n	8006ab8 <HAL_I2C_Master_Transmit+0x188>
 8006a80:	68fb      	ldr	r3, [r7, #12]
 8006a82:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006a84:	2b00      	cmp	r3, #0
 8006a86:	d017      	beq.n	8006ab8 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8006a88:	68fb      	ldr	r3, [r7, #12]
 8006a8a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006a8c:	781a      	ldrb	r2, [r3, #0]
 8006a8e:	68fb      	ldr	r3, [r7, #12]
 8006a90:	681b      	ldr	r3, [r3, #0]
 8006a92:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8006a94:	68fb      	ldr	r3, [r7, #12]
 8006a96:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006a98:	1c5a      	adds	r2, r3, #1
 8006a9a:	68fb      	ldr	r3, [r7, #12]
 8006a9c:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 8006a9e:	68fb      	ldr	r3, [r7, #12]
 8006aa0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006aa2:	b29b      	uxth	r3, r3
 8006aa4:	3b01      	subs	r3, #1
 8006aa6:	b29a      	uxth	r2, r3
 8006aa8:	68fb      	ldr	r3, [r7, #12]
 8006aaa:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 8006aac:	68fb      	ldr	r3, [r7, #12]
 8006aae:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006ab0:	3b01      	subs	r3, #1
 8006ab2:	b29a      	uxth	r2, r3
 8006ab4:	68fb      	ldr	r3, [r7, #12]
 8006ab6:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006ab8:	697a      	ldr	r2, [r7, #20]
 8006aba:	6a39      	ldr	r1, [r7, #32]
 8006abc:	68f8      	ldr	r0, [r7, #12]
 8006abe:	f000 fea9 	bl	8007814 <I2C_WaitOnBTFFlagUntilTimeout>
 8006ac2:	4603      	mov	r3, r0
 8006ac4:	2b00      	cmp	r3, #0
 8006ac6:	d00d      	beq.n	8006ae4 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006ac8:	68fb      	ldr	r3, [r7, #12]
 8006aca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006acc:	2b04      	cmp	r3, #4
 8006ace:	d107      	bne.n	8006ae0 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006ad0:	68fb      	ldr	r3, [r7, #12]
 8006ad2:	681b      	ldr	r3, [r3, #0]
 8006ad4:	681a      	ldr	r2, [r3, #0]
 8006ad6:	68fb      	ldr	r3, [r7, #12]
 8006ad8:	681b      	ldr	r3, [r3, #0]
 8006ada:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006ade:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8006ae0:	2301      	movs	r3, #1
 8006ae2:	e01a      	b.n	8006b1a <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8006ae4:	68fb      	ldr	r3, [r7, #12]
 8006ae6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006ae8:	2b00      	cmp	r3, #0
 8006aea:	d194      	bne.n	8006a16 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006aec:	68fb      	ldr	r3, [r7, #12]
 8006aee:	681b      	ldr	r3, [r3, #0]
 8006af0:	681a      	ldr	r2, [r3, #0]
 8006af2:	68fb      	ldr	r3, [r7, #12]
 8006af4:	681b      	ldr	r3, [r3, #0]
 8006af6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006afa:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8006afc:	68fb      	ldr	r3, [r7, #12]
 8006afe:	2220      	movs	r2, #32
 8006b00:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8006b04:	68fb      	ldr	r3, [r7, #12]
 8006b06:	2200      	movs	r2, #0
 8006b08:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006b0c:	68fb      	ldr	r3, [r7, #12]
 8006b0e:	2200      	movs	r2, #0
 8006b10:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8006b14:	2300      	movs	r3, #0
 8006b16:	e000      	b.n	8006b1a <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8006b18:	2302      	movs	r3, #2
  }
}
 8006b1a:	4618      	mov	r0, r3
 8006b1c:	3718      	adds	r7, #24
 8006b1e:	46bd      	mov	sp, r7
 8006b20:	bd80      	pop	{r7, pc}
 8006b22:	bf00      	nop
 8006b24:	00100002 	.word	0x00100002
 8006b28:	ffff0000 	.word	0xffff0000

08006b2c <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006b2c:	b580      	push	{r7, lr}
 8006b2e:	b08c      	sub	sp, #48	@ 0x30
 8006b30:	af02      	add	r7, sp, #8
 8006b32:	60f8      	str	r0, [r7, #12]
 8006b34:	607a      	str	r2, [r7, #4]
 8006b36:	461a      	mov	r2, r3
 8006b38:	460b      	mov	r3, r1
 8006b3a:	817b      	strh	r3, [r7, #10]
 8006b3c:	4613      	mov	r3, r2
 8006b3e:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8006b40:	f7fe fefa 	bl	8005938 <HAL_GetTick>
 8006b44:	6278      	str	r0, [r7, #36]	@ 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006b46:	68fb      	ldr	r3, [r7, #12]
 8006b48:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006b4c:	b2db      	uxtb	r3, r3
 8006b4e:	2b20      	cmp	r3, #32
 8006b50:	f040 8217 	bne.w	8006f82 <HAL_I2C_Master_Receive+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8006b54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b56:	9300      	str	r3, [sp, #0]
 8006b58:	2319      	movs	r3, #25
 8006b5a:	2201      	movs	r2, #1
 8006b5c:	497c      	ldr	r1, [pc, #496]	@ (8006d50 <HAL_I2C_Master_Receive+0x224>)
 8006b5e:	68f8      	ldr	r0, [r7, #12]
 8006b60:	f000 fcf6 	bl	8007550 <I2C_WaitOnFlagUntilTimeout>
 8006b64:	4603      	mov	r3, r0
 8006b66:	2b00      	cmp	r3, #0
 8006b68:	d001      	beq.n	8006b6e <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 8006b6a:	2302      	movs	r3, #2
 8006b6c:	e20a      	b.n	8006f84 <HAL_I2C_Master_Receive+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006b6e:	68fb      	ldr	r3, [r7, #12]
 8006b70:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006b74:	2b01      	cmp	r3, #1
 8006b76:	d101      	bne.n	8006b7c <HAL_I2C_Master_Receive+0x50>
 8006b78:	2302      	movs	r3, #2
 8006b7a:	e203      	b.n	8006f84 <HAL_I2C_Master_Receive+0x458>
 8006b7c:	68fb      	ldr	r3, [r7, #12]
 8006b7e:	2201      	movs	r2, #1
 8006b80:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8006b84:	68fb      	ldr	r3, [r7, #12]
 8006b86:	681b      	ldr	r3, [r3, #0]
 8006b88:	681b      	ldr	r3, [r3, #0]
 8006b8a:	f003 0301 	and.w	r3, r3, #1
 8006b8e:	2b01      	cmp	r3, #1
 8006b90:	d007      	beq.n	8006ba2 <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8006b92:	68fb      	ldr	r3, [r7, #12]
 8006b94:	681b      	ldr	r3, [r3, #0]
 8006b96:	681a      	ldr	r2, [r3, #0]
 8006b98:	68fb      	ldr	r3, [r7, #12]
 8006b9a:	681b      	ldr	r3, [r3, #0]
 8006b9c:	f042 0201 	orr.w	r2, r2, #1
 8006ba0:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8006ba2:	68fb      	ldr	r3, [r7, #12]
 8006ba4:	681b      	ldr	r3, [r3, #0]
 8006ba6:	681a      	ldr	r2, [r3, #0]
 8006ba8:	68fb      	ldr	r3, [r7, #12]
 8006baa:	681b      	ldr	r3, [r3, #0]
 8006bac:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8006bb0:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8006bb2:	68fb      	ldr	r3, [r7, #12]
 8006bb4:	2222      	movs	r2, #34	@ 0x22
 8006bb6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8006bba:	68fb      	ldr	r3, [r7, #12]
 8006bbc:	2210      	movs	r2, #16
 8006bbe:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8006bc2:	68fb      	ldr	r3, [r7, #12]
 8006bc4:	2200      	movs	r2, #0
 8006bc6:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8006bc8:	68fb      	ldr	r3, [r7, #12]
 8006bca:	687a      	ldr	r2, [r7, #4]
 8006bcc:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8006bce:	68fb      	ldr	r3, [r7, #12]
 8006bd0:	893a      	ldrh	r2, [r7, #8]
 8006bd2:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8006bd4:	68fb      	ldr	r3, [r7, #12]
 8006bd6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006bd8:	b29a      	uxth	r2, r3
 8006bda:	68fb      	ldr	r3, [r7, #12]
 8006bdc:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8006bde:	68fb      	ldr	r3, [r7, #12]
 8006be0:	4a5c      	ldr	r2, [pc, #368]	@ (8006d54 <HAL_I2C_Master_Receive+0x228>)
 8006be2:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8006be4:	8979      	ldrh	r1, [r7, #10]
 8006be6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006be8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006bea:	68f8      	ldr	r0, [r7, #12]
 8006bec:	f000 fb4c 	bl	8007288 <I2C_MasterRequestRead>
 8006bf0:	4603      	mov	r3, r0
 8006bf2:	2b00      	cmp	r3, #0
 8006bf4:	d001      	beq.n	8006bfa <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 8006bf6:	2301      	movs	r3, #1
 8006bf8:	e1c4      	b.n	8006f84 <HAL_I2C_Master_Receive+0x458>
    }

    if (hi2c->XferSize == 0U)
 8006bfa:	68fb      	ldr	r3, [r7, #12]
 8006bfc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006bfe:	2b00      	cmp	r3, #0
 8006c00:	d113      	bne.n	8006c2a <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006c02:	2300      	movs	r3, #0
 8006c04:	623b      	str	r3, [r7, #32]
 8006c06:	68fb      	ldr	r3, [r7, #12]
 8006c08:	681b      	ldr	r3, [r3, #0]
 8006c0a:	695b      	ldr	r3, [r3, #20]
 8006c0c:	623b      	str	r3, [r7, #32]
 8006c0e:	68fb      	ldr	r3, [r7, #12]
 8006c10:	681b      	ldr	r3, [r3, #0]
 8006c12:	699b      	ldr	r3, [r3, #24]
 8006c14:	623b      	str	r3, [r7, #32]
 8006c16:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006c18:	68fb      	ldr	r3, [r7, #12]
 8006c1a:	681b      	ldr	r3, [r3, #0]
 8006c1c:	681a      	ldr	r2, [r3, #0]
 8006c1e:	68fb      	ldr	r3, [r7, #12]
 8006c20:	681b      	ldr	r3, [r3, #0]
 8006c22:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006c26:	601a      	str	r2, [r3, #0]
 8006c28:	e198      	b.n	8006f5c <HAL_I2C_Master_Receive+0x430>
    }
    else if (hi2c->XferSize == 1U)
 8006c2a:	68fb      	ldr	r3, [r7, #12]
 8006c2c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006c2e:	2b01      	cmp	r3, #1
 8006c30:	d11b      	bne.n	8006c6a <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006c32:	68fb      	ldr	r3, [r7, #12]
 8006c34:	681b      	ldr	r3, [r3, #0]
 8006c36:	681a      	ldr	r2, [r3, #0]
 8006c38:	68fb      	ldr	r3, [r7, #12]
 8006c3a:	681b      	ldr	r3, [r3, #0]
 8006c3c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006c40:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006c42:	2300      	movs	r3, #0
 8006c44:	61fb      	str	r3, [r7, #28]
 8006c46:	68fb      	ldr	r3, [r7, #12]
 8006c48:	681b      	ldr	r3, [r3, #0]
 8006c4a:	695b      	ldr	r3, [r3, #20]
 8006c4c:	61fb      	str	r3, [r7, #28]
 8006c4e:	68fb      	ldr	r3, [r7, #12]
 8006c50:	681b      	ldr	r3, [r3, #0]
 8006c52:	699b      	ldr	r3, [r3, #24]
 8006c54:	61fb      	str	r3, [r7, #28]
 8006c56:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006c58:	68fb      	ldr	r3, [r7, #12]
 8006c5a:	681b      	ldr	r3, [r3, #0]
 8006c5c:	681a      	ldr	r2, [r3, #0]
 8006c5e:	68fb      	ldr	r3, [r7, #12]
 8006c60:	681b      	ldr	r3, [r3, #0]
 8006c62:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006c66:	601a      	str	r2, [r3, #0]
 8006c68:	e178      	b.n	8006f5c <HAL_I2C_Master_Receive+0x430>
    }
    else if (hi2c->XferSize == 2U)
 8006c6a:	68fb      	ldr	r3, [r7, #12]
 8006c6c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006c6e:	2b02      	cmp	r3, #2
 8006c70:	d11b      	bne.n	8006caa <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006c72:	68fb      	ldr	r3, [r7, #12]
 8006c74:	681b      	ldr	r3, [r3, #0]
 8006c76:	681a      	ldr	r2, [r3, #0]
 8006c78:	68fb      	ldr	r3, [r7, #12]
 8006c7a:	681b      	ldr	r3, [r3, #0]
 8006c7c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006c80:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8006c82:	68fb      	ldr	r3, [r7, #12]
 8006c84:	681b      	ldr	r3, [r3, #0]
 8006c86:	681a      	ldr	r2, [r3, #0]
 8006c88:	68fb      	ldr	r3, [r7, #12]
 8006c8a:	681b      	ldr	r3, [r3, #0]
 8006c8c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006c90:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006c92:	2300      	movs	r3, #0
 8006c94:	61bb      	str	r3, [r7, #24]
 8006c96:	68fb      	ldr	r3, [r7, #12]
 8006c98:	681b      	ldr	r3, [r3, #0]
 8006c9a:	695b      	ldr	r3, [r3, #20]
 8006c9c:	61bb      	str	r3, [r7, #24]
 8006c9e:	68fb      	ldr	r3, [r7, #12]
 8006ca0:	681b      	ldr	r3, [r3, #0]
 8006ca2:	699b      	ldr	r3, [r3, #24]
 8006ca4:	61bb      	str	r3, [r7, #24]
 8006ca6:	69bb      	ldr	r3, [r7, #24]
 8006ca8:	e158      	b.n	8006f5c <HAL_I2C_Master_Receive+0x430>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006caa:	68fb      	ldr	r3, [r7, #12]
 8006cac:	681b      	ldr	r3, [r3, #0]
 8006cae:	681a      	ldr	r2, [r3, #0]
 8006cb0:	68fb      	ldr	r3, [r7, #12]
 8006cb2:	681b      	ldr	r3, [r3, #0]
 8006cb4:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8006cb8:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006cba:	2300      	movs	r3, #0
 8006cbc:	617b      	str	r3, [r7, #20]
 8006cbe:	68fb      	ldr	r3, [r7, #12]
 8006cc0:	681b      	ldr	r3, [r3, #0]
 8006cc2:	695b      	ldr	r3, [r3, #20]
 8006cc4:	617b      	str	r3, [r7, #20]
 8006cc6:	68fb      	ldr	r3, [r7, #12]
 8006cc8:	681b      	ldr	r3, [r3, #0]
 8006cca:	699b      	ldr	r3, [r3, #24]
 8006ccc:	617b      	str	r3, [r7, #20]
 8006cce:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8006cd0:	e144      	b.n	8006f5c <HAL_I2C_Master_Receive+0x430>
    {
      if (hi2c->XferSize <= 3U)
 8006cd2:	68fb      	ldr	r3, [r7, #12]
 8006cd4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006cd6:	2b03      	cmp	r3, #3
 8006cd8:	f200 80f1 	bhi.w	8006ebe <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8006cdc:	68fb      	ldr	r3, [r7, #12]
 8006cde:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006ce0:	2b01      	cmp	r3, #1
 8006ce2:	d123      	bne.n	8006d2c <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006ce4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006ce6:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8006ce8:	68f8      	ldr	r0, [r7, #12]
 8006cea:	f000 fddb 	bl	80078a4 <I2C_WaitOnRXNEFlagUntilTimeout>
 8006cee:	4603      	mov	r3, r0
 8006cf0:	2b00      	cmp	r3, #0
 8006cf2:	d001      	beq.n	8006cf8 <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 8006cf4:	2301      	movs	r3, #1
 8006cf6:	e145      	b.n	8006f84 <HAL_I2C_Master_Receive+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006cf8:	68fb      	ldr	r3, [r7, #12]
 8006cfa:	681b      	ldr	r3, [r3, #0]
 8006cfc:	691a      	ldr	r2, [r3, #16]
 8006cfe:	68fb      	ldr	r3, [r7, #12]
 8006d00:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006d02:	b2d2      	uxtb	r2, r2
 8006d04:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006d06:	68fb      	ldr	r3, [r7, #12]
 8006d08:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006d0a:	1c5a      	adds	r2, r3, #1
 8006d0c:	68fb      	ldr	r3, [r7, #12]
 8006d0e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006d10:	68fb      	ldr	r3, [r7, #12]
 8006d12:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006d14:	3b01      	subs	r3, #1
 8006d16:	b29a      	uxth	r2, r3
 8006d18:	68fb      	ldr	r3, [r7, #12]
 8006d1a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8006d1c:	68fb      	ldr	r3, [r7, #12]
 8006d1e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006d20:	b29b      	uxth	r3, r3
 8006d22:	3b01      	subs	r3, #1
 8006d24:	b29a      	uxth	r2, r3
 8006d26:	68fb      	ldr	r3, [r7, #12]
 8006d28:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8006d2a:	e117      	b.n	8006f5c <HAL_I2C_Master_Receive+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8006d2c:	68fb      	ldr	r3, [r7, #12]
 8006d2e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006d30:	2b02      	cmp	r3, #2
 8006d32:	d14e      	bne.n	8006dd2 <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8006d34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d36:	9300      	str	r3, [sp, #0]
 8006d38:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006d3a:	2200      	movs	r2, #0
 8006d3c:	4906      	ldr	r1, [pc, #24]	@ (8006d58 <HAL_I2C_Master_Receive+0x22c>)
 8006d3e:	68f8      	ldr	r0, [r7, #12]
 8006d40:	f000 fc06 	bl	8007550 <I2C_WaitOnFlagUntilTimeout>
 8006d44:	4603      	mov	r3, r0
 8006d46:	2b00      	cmp	r3, #0
 8006d48:	d008      	beq.n	8006d5c <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 8006d4a:	2301      	movs	r3, #1
 8006d4c:	e11a      	b.n	8006f84 <HAL_I2C_Master_Receive+0x458>
 8006d4e:	bf00      	nop
 8006d50:	00100002 	.word	0x00100002
 8006d54:	ffff0000 	.word	0xffff0000
 8006d58:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006d5c:	68fb      	ldr	r3, [r7, #12]
 8006d5e:	681b      	ldr	r3, [r3, #0]
 8006d60:	681a      	ldr	r2, [r3, #0]
 8006d62:	68fb      	ldr	r3, [r7, #12]
 8006d64:	681b      	ldr	r3, [r3, #0]
 8006d66:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006d6a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006d6c:	68fb      	ldr	r3, [r7, #12]
 8006d6e:	681b      	ldr	r3, [r3, #0]
 8006d70:	691a      	ldr	r2, [r3, #16]
 8006d72:	68fb      	ldr	r3, [r7, #12]
 8006d74:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006d76:	b2d2      	uxtb	r2, r2
 8006d78:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006d7a:	68fb      	ldr	r3, [r7, #12]
 8006d7c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006d7e:	1c5a      	adds	r2, r3, #1
 8006d80:	68fb      	ldr	r3, [r7, #12]
 8006d82:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006d84:	68fb      	ldr	r3, [r7, #12]
 8006d86:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006d88:	3b01      	subs	r3, #1
 8006d8a:	b29a      	uxth	r2, r3
 8006d8c:	68fb      	ldr	r3, [r7, #12]
 8006d8e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8006d90:	68fb      	ldr	r3, [r7, #12]
 8006d92:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006d94:	b29b      	uxth	r3, r3
 8006d96:	3b01      	subs	r3, #1
 8006d98:	b29a      	uxth	r2, r3
 8006d9a:	68fb      	ldr	r3, [r7, #12]
 8006d9c:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006d9e:	68fb      	ldr	r3, [r7, #12]
 8006da0:	681b      	ldr	r3, [r3, #0]
 8006da2:	691a      	ldr	r2, [r3, #16]
 8006da4:	68fb      	ldr	r3, [r7, #12]
 8006da6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006da8:	b2d2      	uxtb	r2, r2
 8006daa:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006dac:	68fb      	ldr	r3, [r7, #12]
 8006dae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006db0:	1c5a      	adds	r2, r3, #1
 8006db2:	68fb      	ldr	r3, [r7, #12]
 8006db4:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006db6:	68fb      	ldr	r3, [r7, #12]
 8006db8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006dba:	3b01      	subs	r3, #1
 8006dbc:	b29a      	uxth	r2, r3
 8006dbe:	68fb      	ldr	r3, [r7, #12]
 8006dc0:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8006dc2:	68fb      	ldr	r3, [r7, #12]
 8006dc4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006dc6:	b29b      	uxth	r3, r3
 8006dc8:	3b01      	subs	r3, #1
 8006dca:	b29a      	uxth	r2, r3
 8006dcc:	68fb      	ldr	r3, [r7, #12]
 8006dce:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8006dd0:	e0c4      	b.n	8006f5c <HAL_I2C_Master_Receive+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8006dd2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006dd4:	9300      	str	r3, [sp, #0]
 8006dd6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006dd8:	2200      	movs	r2, #0
 8006dda:	496c      	ldr	r1, [pc, #432]	@ (8006f8c <HAL_I2C_Master_Receive+0x460>)
 8006ddc:	68f8      	ldr	r0, [r7, #12]
 8006dde:	f000 fbb7 	bl	8007550 <I2C_WaitOnFlagUntilTimeout>
 8006de2:	4603      	mov	r3, r0
 8006de4:	2b00      	cmp	r3, #0
 8006de6:	d001      	beq.n	8006dec <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 8006de8:	2301      	movs	r3, #1
 8006dea:	e0cb      	b.n	8006f84 <HAL_I2C_Master_Receive+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006dec:	68fb      	ldr	r3, [r7, #12]
 8006dee:	681b      	ldr	r3, [r3, #0]
 8006df0:	681a      	ldr	r2, [r3, #0]
 8006df2:	68fb      	ldr	r3, [r7, #12]
 8006df4:	681b      	ldr	r3, [r3, #0]
 8006df6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006dfa:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006dfc:	68fb      	ldr	r3, [r7, #12]
 8006dfe:	681b      	ldr	r3, [r3, #0]
 8006e00:	691a      	ldr	r2, [r3, #16]
 8006e02:	68fb      	ldr	r3, [r7, #12]
 8006e04:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006e06:	b2d2      	uxtb	r2, r2
 8006e08:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006e0a:	68fb      	ldr	r3, [r7, #12]
 8006e0c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006e0e:	1c5a      	adds	r2, r3, #1
 8006e10:	68fb      	ldr	r3, [r7, #12]
 8006e12:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006e14:	68fb      	ldr	r3, [r7, #12]
 8006e16:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006e18:	3b01      	subs	r3, #1
 8006e1a:	b29a      	uxth	r2, r3
 8006e1c:	68fb      	ldr	r3, [r7, #12]
 8006e1e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8006e20:	68fb      	ldr	r3, [r7, #12]
 8006e22:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006e24:	b29b      	uxth	r3, r3
 8006e26:	3b01      	subs	r3, #1
 8006e28:	b29a      	uxth	r2, r3
 8006e2a:	68fb      	ldr	r3, [r7, #12]
 8006e2c:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8006e2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e30:	9300      	str	r3, [sp, #0]
 8006e32:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006e34:	2200      	movs	r2, #0
 8006e36:	4955      	ldr	r1, [pc, #340]	@ (8006f8c <HAL_I2C_Master_Receive+0x460>)
 8006e38:	68f8      	ldr	r0, [r7, #12]
 8006e3a:	f000 fb89 	bl	8007550 <I2C_WaitOnFlagUntilTimeout>
 8006e3e:	4603      	mov	r3, r0
 8006e40:	2b00      	cmp	r3, #0
 8006e42:	d001      	beq.n	8006e48 <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 8006e44:	2301      	movs	r3, #1
 8006e46:	e09d      	b.n	8006f84 <HAL_I2C_Master_Receive+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006e48:	68fb      	ldr	r3, [r7, #12]
 8006e4a:	681b      	ldr	r3, [r3, #0]
 8006e4c:	681a      	ldr	r2, [r3, #0]
 8006e4e:	68fb      	ldr	r3, [r7, #12]
 8006e50:	681b      	ldr	r3, [r3, #0]
 8006e52:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006e56:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006e58:	68fb      	ldr	r3, [r7, #12]
 8006e5a:	681b      	ldr	r3, [r3, #0]
 8006e5c:	691a      	ldr	r2, [r3, #16]
 8006e5e:	68fb      	ldr	r3, [r7, #12]
 8006e60:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006e62:	b2d2      	uxtb	r2, r2
 8006e64:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006e66:	68fb      	ldr	r3, [r7, #12]
 8006e68:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006e6a:	1c5a      	adds	r2, r3, #1
 8006e6c:	68fb      	ldr	r3, [r7, #12]
 8006e6e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006e70:	68fb      	ldr	r3, [r7, #12]
 8006e72:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006e74:	3b01      	subs	r3, #1
 8006e76:	b29a      	uxth	r2, r3
 8006e78:	68fb      	ldr	r3, [r7, #12]
 8006e7a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8006e7c:	68fb      	ldr	r3, [r7, #12]
 8006e7e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006e80:	b29b      	uxth	r3, r3
 8006e82:	3b01      	subs	r3, #1
 8006e84:	b29a      	uxth	r2, r3
 8006e86:	68fb      	ldr	r3, [r7, #12]
 8006e88:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006e8a:	68fb      	ldr	r3, [r7, #12]
 8006e8c:	681b      	ldr	r3, [r3, #0]
 8006e8e:	691a      	ldr	r2, [r3, #16]
 8006e90:	68fb      	ldr	r3, [r7, #12]
 8006e92:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006e94:	b2d2      	uxtb	r2, r2
 8006e96:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006e98:	68fb      	ldr	r3, [r7, #12]
 8006e9a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006e9c:	1c5a      	adds	r2, r3, #1
 8006e9e:	68fb      	ldr	r3, [r7, #12]
 8006ea0:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006ea2:	68fb      	ldr	r3, [r7, #12]
 8006ea4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006ea6:	3b01      	subs	r3, #1
 8006ea8:	b29a      	uxth	r2, r3
 8006eaa:	68fb      	ldr	r3, [r7, #12]
 8006eac:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8006eae:	68fb      	ldr	r3, [r7, #12]
 8006eb0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006eb2:	b29b      	uxth	r3, r3
 8006eb4:	3b01      	subs	r3, #1
 8006eb6:	b29a      	uxth	r2, r3
 8006eb8:	68fb      	ldr	r3, [r7, #12]
 8006eba:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8006ebc:	e04e      	b.n	8006f5c <HAL_I2C_Master_Receive+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006ebe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006ec0:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8006ec2:	68f8      	ldr	r0, [r7, #12]
 8006ec4:	f000 fcee 	bl	80078a4 <I2C_WaitOnRXNEFlagUntilTimeout>
 8006ec8:	4603      	mov	r3, r0
 8006eca:	2b00      	cmp	r3, #0
 8006ecc:	d001      	beq.n	8006ed2 <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 8006ece:	2301      	movs	r3, #1
 8006ed0:	e058      	b.n	8006f84 <HAL_I2C_Master_Receive+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006ed2:	68fb      	ldr	r3, [r7, #12]
 8006ed4:	681b      	ldr	r3, [r3, #0]
 8006ed6:	691a      	ldr	r2, [r3, #16]
 8006ed8:	68fb      	ldr	r3, [r7, #12]
 8006eda:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006edc:	b2d2      	uxtb	r2, r2
 8006ede:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8006ee0:	68fb      	ldr	r3, [r7, #12]
 8006ee2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006ee4:	1c5a      	adds	r2, r3, #1
 8006ee6:	68fb      	ldr	r3, [r7, #12]
 8006ee8:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8006eea:	68fb      	ldr	r3, [r7, #12]
 8006eec:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006eee:	3b01      	subs	r3, #1
 8006ef0:	b29a      	uxth	r2, r3
 8006ef2:	68fb      	ldr	r3, [r7, #12]
 8006ef4:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8006ef6:	68fb      	ldr	r3, [r7, #12]
 8006ef8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006efa:	b29b      	uxth	r3, r3
 8006efc:	3b01      	subs	r3, #1
 8006efe:	b29a      	uxth	r2, r3
 8006f00:	68fb      	ldr	r3, [r7, #12]
 8006f02:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8006f04:	68fb      	ldr	r3, [r7, #12]
 8006f06:	681b      	ldr	r3, [r3, #0]
 8006f08:	695b      	ldr	r3, [r3, #20]
 8006f0a:	f003 0304 	and.w	r3, r3, #4
 8006f0e:	2b04      	cmp	r3, #4
 8006f10:	d124      	bne.n	8006f5c <HAL_I2C_Master_Receive+0x430>
        {

          if (hi2c->XferSize == 3U)
 8006f12:	68fb      	ldr	r3, [r7, #12]
 8006f14:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006f16:	2b03      	cmp	r3, #3
 8006f18:	d107      	bne.n	8006f2a <HAL_I2C_Master_Receive+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006f1a:	68fb      	ldr	r3, [r7, #12]
 8006f1c:	681b      	ldr	r3, [r3, #0]
 8006f1e:	681a      	ldr	r2, [r3, #0]
 8006f20:	68fb      	ldr	r3, [r7, #12]
 8006f22:	681b      	ldr	r3, [r3, #0]
 8006f24:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006f28:	601a      	str	r2, [r3, #0]
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006f2a:	68fb      	ldr	r3, [r7, #12]
 8006f2c:	681b      	ldr	r3, [r3, #0]
 8006f2e:	691a      	ldr	r2, [r3, #16]
 8006f30:	68fb      	ldr	r3, [r7, #12]
 8006f32:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006f34:	b2d2      	uxtb	r2, r2
 8006f36:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006f38:	68fb      	ldr	r3, [r7, #12]
 8006f3a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006f3c:	1c5a      	adds	r2, r3, #1
 8006f3e:	68fb      	ldr	r3, [r7, #12]
 8006f40:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006f42:	68fb      	ldr	r3, [r7, #12]
 8006f44:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006f46:	3b01      	subs	r3, #1
 8006f48:	b29a      	uxth	r2, r3
 8006f4a:	68fb      	ldr	r3, [r7, #12]
 8006f4c:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8006f4e:	68fb      	ldr	r3, [r7, #12]
 8006f50:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006f52:	b29b      	uxth	r3, r3
 8006f54:	3b01      	subs	r3, #1
 8006f56:	b29a      	uxth	r2, r3
 8006f58:	68fb      	ldr	r3, [r7, #12]
 8006f5a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8006f5c:	68fb      	ldr	r3, [r7, #12]
 8006f5e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006f60:	2b00      	cmp	r3, #0
 8006f62:	f47f aeb6 	bne.w	8006cd2 <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8006f66:	68fb      	ldr	r3, [r7, #12]
 8006f68:	2220      	movs	r2, #32
 8006f6a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8006f6e:	68fb      	ldr	r3, [r7, #12]
 8006f70:	2200      	movs	r2, #0
 8006f72:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006f76:	68fb      	ldr	r3, [r7, #12]
 8006f78:	2200      	movs	r2, #0
 8006f7a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8006f7e:	2300      	movs	r3, #0
 8006f80:	e000      	b.n	8006f84 <HAL_I2C_Master_Receive+0x458>
  }
  else
  {
    return HAL_BUSY;
 8006f82:	2302      	movs	r3, #2
  }
}
 8006f84:	4618      	mov	r0, r3
 8006f86:	3728      	adds	r7, #40	@ 0x28
 8006f88:	46bd      	mov	sp, r7
 8006f8a:	bd80      	pop	{r7, pc}
 8006f8c:	00010004 	.word	0x00010004

08006f90 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006f90:	b580      	push	{r7, lr}
 8006f92:	b088      	sub	sp, #32
 8006f94:	af02      	add	r7, sp, #8
 8006f96:	60f8      	str	r0, [r7, #12]
 8006f98:	4608      	mov	r0, r1
 8006f9a:	4611      	mov	r1, r2
 8006f9c:	461a      	mov	r2, r3
 8006f9e:	4603      	mov	r3, r0
 8006fa0:	817b      	strh	r3, [r7, #10]
 8006fa2:	460b      	mov	r3, r1
 8006fa4:	813b      	strh	r3, [r7, #8]
 8006fa6:	4613      	mov	r3, r2
 8006fa8:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8006faa:	f7fe fcc5 	bl	8005938 <HAL_GetTick>
 8006fae:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006fb0:	68fb      	ldr	r3, [r7, #12]
 8006fb2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006fb6:	b2db      	uxtb	r3, r3
 8006fb8:	2b20      	cmp	r3, #32
 8006fba:	f040 80d9 	bne.w	8007170 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8006fbe:	697b      	ldr	r3, [r7, #20]
 8006fc0:	9300      	str	r3, [sp, #0]
 8006fc2:	2319      	movs	r3, #25
 8006fc4:	2201      	movs	r2, #1
 8006fc6:	496d      	ldr	r1, [pc, #436]	@ (800717c <HAL_I2C_Mem_Write+0x1ec>)
 8006fc8:	68f8      	ldr	r0, [r7, #12]
 8006fca:	f000 fac1 	bl	8007550 <I2C_WaitOnFlagUntilTimeout>
 8006fce:	4603      	mov	r3, r0
 8006fd0:	2b00      	cmp	r3, #0
 8006fd2:	d001      	beq.n	8006fd8 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8006fd4:	2302      	movs	r3, #2
 8006fd6:	e0cc      	b.n	8007172 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006fd8:	68fb      	ldr	r3, [r7, #12]
 8006fda:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006fde:	2b01      	cmp	r3, #1
 8006fe0:	d101      	bne.n	8006fe6 <HAL_I2C_Mem_Write+0x56>
 8006fe2:	2302      	movs	r3, #2
 8006fe4:	e0c5      	b.n	8007172 <HAL_I2C_Mem_Write+0x1e2>
 8006fe6:	68fb      	ldr	r3, [r7, #12]
 8006fe8:	2201      	movs	r2, #1
 8006fea:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8006fee:	68fb      	ldr	r3, [r7, #12]
 8006ff0:	681b      	ldr	r3, [r3, #0]
 8006ff2:	681b      	ldr	r3, [r3, #0]
 8006ff4:	f003 0301 	and.w	r3, r3, #1
 8006ff8:	2b01      	cmp	r3, #1
 8006ffa:	d007      	beq.n	800700c <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8006ffc:	68fb      	ldr	r3, [r7, #12]
 8006ffe:	681b      	ldr	r3, [r3, #0]
 8007000:	681a      	ldr	r2, [r3, #0]
 8007002:	68fb      	ldr	r3, [r7, #12]
 8007004:	681b      	ldr	r3, [r3, #0]
 8007006:	f042 0201 	orr.w	r2, r2, #1
 800700a:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800700c:	68fb      	ldr	r3, [r7, #12]
 800700e:	681b      	ldr	r3, [r3, #0]
 8007010:	681a      	ldr	r2, [r3, #0]
 8007012:	68fb      	ldr	r3, [r7, #12]
 8007014:	681b      	ldr	r3, [r3, #0]
 8007016:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800701a:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800701c:	68fb      	ldr	r3, [r7, #12]
 800701e:	2221      	movs	r2, #33	@ 0x21
 8007020:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8007024:	68fb      	ldr	r3, [r7, #12]
 8007026:	2240      	movs	r2, #64	@ 0x40
 8007028:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800702c:	68fb      	ldr	r3, [r7, #12]
 800702e:	2200      	movs	r2, #0
 8007030:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8007032:	68fb      	ldr	r3, [r7, #12]
 8007034:	6a3a      	ldr	r2, [r7, #32]
 8007036:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8007038:	68fb      	ldr	r3, [r7, #12]
 800703a:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800703c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800703e:	68fb      	ldr	r3, [r7, #12]
 8007040:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007042:	b29a      	uxth	r2, r3
 8007044:	68fb      	ldr	r3, [r7, #12]
 8007046:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8007048:	68fb      	ldr	r3, [r7, #12]
 800704a:	4a4d      	ldr	r2, [pc, #308]	@ (8007180 <HAL_I2C_Mem_Write+0x1f0>)
 800704c:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800704e:	88f8      	ldrh	r0, [r7, #6]
 8007050:	893a      	ldrh	r2, [r7, #8]
 8007052:	8979      	ldrh	r1, [r7, #10]
 8007054:	697b      	ldr	r3, [r7, #20]
 8007056:	9301      	str	r3, [sp, #4]
 8007058:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800705a:	9300      	str	r3, [sp, #0]
 800705c:	4603      	mov	r3, r0
 800705e:	68f8      	ldr	r0, [r7, #12]
 8007060:	f000 f9e0 	bl	8007424 <I2C_RequestMemoryWrite>
 8007064:	4603      	mov	r3, r0
 8007066:	2b00      	cmp	r3, #0
 8007068:	d052      	beq.n	8007110 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 800706a:	2301      	movs	r3, #1
 800706c:	e081      	b.n	8007172 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800706e:	697a      	ldr	r2, [r7, #20]
 8007070:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007072:	68f8      	ldr	r0, [r7, #12]
 8007074:	f000 fb86 	bl	8007784 <I2C_WaitOnTXEFlagUntilTimeout>
 8007078:	4603      	mov	r3, r0
 800707a:	2b00      	cmp	r3, #0
 800707c:	d00d      	beq.n	800709a <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800707e:	68fb      	ldr	r3, [r7, #12]
 8007080:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007082:	2b04      	cmp	r3, #4
 8007084:	d107      	bne.n	8007096 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007086:	68fb      	ldr	r3, [r7, #12]
 8007088:	681b      	ldr	r3, [r3, #0]
 800708a:	681a      	ldr	r2, [r3, #0]
 800708c:	68fb      	ldr	r3, [r7, #12]
 800708e:	681b      	ldr	r3, [r3, #0]
 8007090:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007094:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8007096:	2301      	movs	r3, #1
 8007098:	e06b      	b.n	8007172 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800709a:	68fb      	ldr	r3, [r7, #12]
 800709c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800709e:	781a      	ldrb	r2, [r3, #0]
 80070a0:	68fb      	ldr	r3, [r7, #12]
 80070a2:	681b      	ldr	r3, [r3, #0]
 80070a4:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80070a6:	68fb      	ldr	r3, [r7, #12]
 80070a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80070aa:	1c5a      	adds	r2, r3, #1
 80070ac:	68fb      	ldr	r3, [r7, #12]
 80070ae:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 80070b0:	68fb      	ldr	r3, [r7, #12]
 80070b2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80070b4:	3b01      	subs	r3, #1
 80070b6:	b29a      	uxth	r2, r3
 80070b8:	68fb      	ldr	r3, [r7, #12]
 80070ba:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 80070bc:	68fb      	ldr	r3, [r7, #12]
 80070be:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80070c0:	b29b      	uxth	r3, r3
 80070c2:	3b01      	subs	r3, #1
 80070c4:	b29a      	uxth	r2, r3
 80070c6:	68fb      	ldr	r3, [r7, #12]
 80070c8:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80070ca:	68fb      	ldr	r3, [r7, #12]
 80070cc:	681b      	ldr	r3, [r3, #0]
 80070ce:	695b      	ldr	r3, [r3, #20]
 80070d0:	f003 0304 	and.w	r3, r3, #4
 80070d4:	2b04      	cmp	r3, #4
 80070d6:	d11b      	bne.n	8007110 <HAL_I2C_Mem_Write+0x180>
 80070d8:	68fb      	ldr	r3, [r7, #12]
 80070da:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80070dc:	2b00      	cmp	r3, #0
 80070de:	d017      	beq.n	8007110 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80070e0:	68fb      	ldr	r3, [r7, #12]
 80070e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80070e4:	781a      	ldrb	r2, [r3, #0]
 80070e6:	68fb      	ldr	r3, [r7, #12]
 80070e8:	681b      	ldr	r3, [r3, #0]
 80070ea:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80070ec:	68fb      	ldr	r3, [r7, #12]
 80070ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80070f0:	1c5a      	adds	r2, r3, #1
 80070f2:	68fb      	ldr	r3, [r7, #12]
 80070f4:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 80070f6:	68fb      	ldr	r3, [r7, #12]
 80070f8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80070fa:	3b01      	subs	r3, #1
 80070fc:	b29a      	uxth	r2, r3
 80070fe:	68fb      	ldr	r3, [r7, #12]
 8007100:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8007102:	68fb      	ldr	r3, [r7, #12]
 8007104:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007106:	b29b      	uxth	r3, r3
 8007108:	3b01      	subs	r3, #1
 800710a:	b29a      	uxth	r2, r3
 800710c:	68fb      	ldr	r3, [r7, #12]
 800710e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8007110:	68fb      	ldr	r3, [r7, #12]
 8007112:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007114:	2b00      	cmp	r3, #0
 8007116:	d1aa      	bne.n	800706e <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007118:	697a      	ldr	r2, [r7, #20]
 800711a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800711c:	68f8      	ldr	r0, [r7, #12]
 800711e:	f000 fb79 	bl	8007814 <I2C_WaitOnBTFFlagUntilTimeout>
 8007122:	4603      	mov	r3, r0
 8007124:	2b00      	cmp	r3, #0
 8007126:	d00d      	beq.n	8007144 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007128:	68fb      	ldr	r3, [r7, #12]
 800712a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800712c:	2b04      	cmp	r3, #4
 800712e:	d107      	bne.n	8007140 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007130:	68fb      	ldr	r3, [r7, #12]
 8007132:	681b      	ldr	r3, [r3, #0]
 8007134:	681a      	ldr	r2, [r3, #0]
 8007136:	68fb      	ldr	r3, [r7, #12]
 8007138:	681b      	ldr	r3, [r3, #0]
 800713a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800713e:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8007140:	2301      	movs	r3, #1
 8007142:	e016      	b.n	8007172 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007144:	68fb      	ldr	r3, [r7, #12]
 8007146:	681b      	ldr	r3, [r3, #0]
 8007148:	681a      	ldr	r2, [r3, #0]
 800714a:	68fb      	ldr	r3, [r7, #12]
 800714c:	681b      	ldr	r3, [r3, #0]
 800714e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007152:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8007154:	68fb      	ldr	r3, [r7, #12]
 8007156:	2220      	movs	r2, #32
 8007158:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800715c:	68fb      	ldr	r3, [r7, #12]
 800715e:	2200      	movs	r2, #0
 8007160:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007164:	68fb      	ldr	r3, [r7, #12]
 8007166:	2200      	movs	r2, #0
 8007168:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 800716c:	2300      	movs	r3, #0
 800716e:	e000      	b.n	8007172 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8007170:	2302      	movs	r3, #2
  }
}
 8007172:	4618      	mov	r0, r3
 8007174:	3718      	adds	r7, #24
 8007176:	46bd      	mov	sp, r7
 8007178:	bd80      	pop	{r7, pc}
 800717a:	bf00      	nop
 800717c:	00100002 	.word	0x00100002
 8007180:	ffff0000 	.word	0xffff0000

08007184 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8007184:	b580      	push	{r7, lr}
 8007186:	b088      	sub	sp, #32
 8007188:	af02      	add	r7, sp, #8
 800718a:	60f8      	str	r0, [r7, #12]
 800718c:	607a      	str	r2, [r7, #4]
 800718e:	603b      	str	r3, [r7, #0]
 8007190:	460b      	mov	r3, r1
 8007192:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8007194:	68fb      	ldr	r3, [r7, #12]
 8007196:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007198:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800719a:	697b      	ldr	r3, [r7, #20]
 800719c:	2b08      	cmp	r3, #8
 800719e:	d006      	beq.n	80071ae <I2C_MasterRequestWrite+0x2a>
 80071a0:	697b      	ldr	r3, [r7, #20]
 80071a2:	2b01      	cmp	r3, #1
 80071a4:	d003      	beq.n	80071ae <I2C_MasterRequestWrite+0x2a>
 80071a6:	697b      	ldr	r3, [r7, #20]
 80071a8:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80071ac:	d108      	bne.n	80071c0 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80071ae:	68fb      	ldr	r3, [r7, #12]
 80071b0:	681b      	ldr	r3, [r3, #0]
 80071b2:	681a      	ldr	r2, [r3, #0]
 80071b4:	68fb      	ldr	r3, [r7, #12]
 80071b6:	681b      	ldr	r3, [r3, #0]
 80071b8:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80071bc:	601a      	str	r2, [r3, #0]
 80071be:	e00b      	b.n	80071d8 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 80071c0:	68fb      	ldr	r3, [r7, #12]
 80071c2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80071c4:	2b12      	cmp	r3, #18
 80071c6:	d107      	bne.n	80071d8 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80071c8:	68fb      	ldr	r3, [r7, #12]
 80071ca:	681b      	ldr	r3, [r3, #0]
 80071cc:	681a      	ldr	r2, [r3, #0]
 80071ce:	68fb      	ldr	r3, [r7, #12]
 80071d0:	681b      	ldr	r3, [r3, #0]
 80071d2:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80071d6:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80071d8:	683b      	ldr	r3, [r7, #0]
 80071da:	9300      	str	r3, [sp, #0]
 80071dc:	687b      	ldr	r3, [r7, #4]
 80071de:	2200      	movs	r2, #0
 80071e0:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80071e4:	68f8      	ldr	r0, [r7, #12]
 80071e6:	f000 f9b3 	bl	8007550 <I2C_WaitOnFlagUntilTimeout>
 80071ea:	4603      	mov	r3, r0
 80071ec:	2b00      	cmp	r3, #0
 80071ee:	d00d      	beq.n	800720c <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80071f0:	68fb      	ldr	r3, [r7, #12]
 80071f2:	681b      	ldr	r3, [r3, #0]
 80071f4:	681b      	ldr	r3, [r3, #0]
 80071f6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80071fa:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80071fe:	d103      	bne.n	8007208 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8007200:	68fb      	ldr	r3, [r7, #12]
 8007202:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8007206:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8007208:	2303      	movs	r3, #3
 800720a:	e035      	b.n	8007278 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800720c:	68fb      	ldr	r3, [r7, #12]
 800720e:	691b      	ldr	r3, [r3, #16]
 8007210:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007214:	d108      	bne.n	8007228 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8007216:	897b      	ldrh	r3, [r7, #10]
 8007218:	b2db      	uxtb	r3, r3
 800721a:	461a      	mov	r2, r3
 800721c:	68fb      	ldr	r3, [r7, #12]
 800721e:	681b      	ldr	r3, [r3, #0]
 8007220:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8007224:	611a      	str	r2, [r3, #16]
 8007226:	e01b      	b.n	8007260 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8007228:	897b      	ldrh	r3, [r7, #10]
 800722a:	11db      	asrs	r3, r3, #7
 800722c:	b2db      	uxtb	r3, r3
 800722e:	f003 0306 	and.w	r3, r3, #6
 8007232:	b2db      	uxtb	r3, r3
 8007234:	f063 030f 	orn	r3, r3, #15
 8007238:	b2da      	uxtb	r2, r3
 800723a:	68fb      	ldr	r3, [r7, #12]
 800723c:	681b      	ldr	r3, [r3, #0]
 800723e:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8007240:	683b      	ldr	r3, [r7, #0]
 8007242:	687a      	ldr	r2, [r7, #4]
 8007244:	490e      	ldr	r1, [pc, #56]	@ (8007280 <I2C_MasterRequestWrite+0xfc>)
 8007246:	68f8      	ldr	r0, [r7, #12]
 8007248:	f000 f9fc 	bl	8007644 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800724c:	4603      	mov	r3, r0
 800724e:	2b00      	cmp	r3, #0
 8007250:	d001      	beq.n	8007256 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8007252:	2301      	movs	r3, #1
 8007254:	e010      	b.n	8007278 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8007256:	897b      	ldrh	r3, [r7, #10]
 8007258:	b2da      	uxtb	r2, r3
 800725a:	68fb      	ldr	r3, [r7, #12]
 800725c:	681b      	ldr	r3, [r3, #0]
 800725e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8007260:	683b      	ldr	r3, [r7, #0]
 8007262:	687a      	ldr	r2, [r7, #4]
 8007264:	4907      	ldr	r1, [pc, #28]	@ (8007284 <I2C_MasterRequestWrite+0x100>)
 8007266:	68f8      	ldr	r0, [r7, #12]
 8007268:	f000 f9ec 	bl	8007644 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800726c:	4603      	mov	r3, r0
 800726e:	2b00      	cmp	r3, #0
 8007270:	d001      	beq.n	8007276 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8007272:	2301      	movs	r3, #1
 8007274:	e000      	b.n	8007278 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8007276:	2300      	movs	r3, #0
}
 8007278:	4618      	mov	r0, r3
 800727a:	3718      	adds	r7, #24
 800727c:	46bd      	mov	sp, r7
 800727e:	bd80      	pop	{r7, pc}
 8007280:	00010008 	.word	0x00010008
 8007284:	00010002 	.word	0x00010002

08007288 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8007288:	b580      	push	{r7, lr}
 800728a:	b088      	sub	sp, #32
 800728c:	af02      	add	r7, sp, #8
 800728e:	60f8      	str	r0, [r7, #12]
 8007290:	607a      	str	r2, [r7, #4]
 8007292:	603b      	str	r3, [r7, #0]
 8007294:	460b      	mov	r3, r1
 8007296:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8007298:	68fb      	ldr	r3, [r7, #12]
 800729a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800729c:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800729e:	68fb      	ldr	r3, [r7, #12]
 80072a0:	681b      	ldr	r3, [r3, #0]
 80072a2:	681a      	ldr	r2, [r3, #0]
 80072a4:	68fb      	ldr	r3, [r7, #12]
 80072a6:	681b      	ldr	r3, [r3, #0]
 80072a8:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80072ac:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80072ae:	697b      	ldr	r3, [r7, #20]
 80072b0:	2b08      	cmp	r3, #8
 80072b2:	d006      	beq.n	80072c2 <I2C_MasterRequestRead+0x3a>
 80072b4:	697b      	ldr	r3, [r7, #20]
 80072b6:	2b01      	cmp	r3, #1
 80072b8:	d003      	beq.n	80072c2 <I2C_MasterRequestRead+0x3a>
 80072ba:	697b      	ldr	r3, [r7, #20]
 80072bc:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80072c0:	d108      	bne.n	80072d4 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80072c2:	68fb      	ldr	r3, [r7, #12]
 80072c4:	681b      	ldr	r3, [r3, #0]
 80072c6:	681a      	ldr	r2, [r3, #0]
 80072c8:	68fb      	ldr	r3, [r7, #12]
 80072ca:	681b      	ldr	r3, [r3, #0]
 80072cc:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80072d0:	601a      	str	r2, [r3, #0]
 80072d2:	e00b      	b.n	80072ec <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 80072d4:	68fb      	ldr	r3, [r7, #12]
 80072d6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80072d8:	2b11      	cmp	r3, #17
 80072da:	d107      	bne.n	80072ec <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80072dc:	68fb      	ldr	r3, [r7, #12]
 80072de:	681b      	ldr	r3, [r3, #0]
 80072e0:	681a      	ldr	r2, [r3, #0]
 80072e2:	68fb      	ldr	r3, [r7, #12]
 80072e4:	681b      	ldr	r3, [r3, #0]
 80072e6:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80072ea:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80072ec:	683b      	ldr	r3, [r7, #0]
 80072ee:	9300      	str	r3, [sp, #0]
 80072f0:	687b      	ldr	r3, [r7, #4]
 80072f2:	2200      	movs	r2, #0
 80072f4:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80072f8:	68f8      	ldr	r0, [r7, #12]
 80072fa:	f000 f929 	bl	8007550 <I2C_WaitOnFlagUntilTimeout>
 80072fe:	4603      	mov	r3, r0
 8007300:	2b00      	cmp	r3, #0
 8007302:	d00d      	beq.n	8007320 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8007304:	68fb      	ldr	r3, [r7, #12]
 8007306:	681b      	ldr	r3, [r3, #0]
 8007308:	681b      	ldr	r3, [r3, #0]
 800730a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800730e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007312:	d103      	bne.n	800731c <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8007314:	68fb      	ldr	r3, [r7, #12]
 8007316:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800731a:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 800731c:	2303      	movs	r3, #3
 800731e:	e079      	b.n	8007414 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8007320:	68fb      	ldr	r3, [r7, #12]
 8007322:	691b      	ldr	r3, [r3, #16]
 8007324:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007328:	d108      	bne.n	800733c <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 800732a:	897b      	ldrh	r3, [r7, #10]
 800732c:	b2db      	uxtb	r3, r3
 800732e:	f043 0301 	orr.w	r3, r3, #1
 8007332:	b2da      	uxtb	r2, r3
 8007334:	68fb      	ldr	r3, [r7, #12]
 8007336:	681b      	ldr	r3, [r3, #0]
 8007338:	611a      	str	r2, [r3, #16]
 800733a:	e05f      	b.n	80073fc <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 800733c:	897b      	ldrh	r3, [r7, #10]
 800733e:	11db      	asrs	r3, r3, #7
 8007340:	b2db      	uxtb	r3, r3
 8007342:	f003 0306 	and.w	r3, r3, #6
 8007346:	b2db      	uxtb	r3, r3
 8007348:	f063 030f 	orn	r3, r3, #15
 800734c:	b2da      	uxtb	r2, r3
 800734e:	68fb      	ldr	r3, [r7, #12]
 8007350:	681b      	ldr	r3, [r3, #0]
 8007352:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8007354:	683b      	ldr	r3, [r7, #0]
 8007356:	687a      	ldr	r2, [r7, #4]
 8007358:	4930      	ldr	r1, [pc, #192]	@ (800741c <I2C_MasterRequestRead+0x194>)
 800735a:	68f8      	ldr	r0, [r7, #12]
 800735c:	f000 f972 	bl	8007644 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8007360:	4603      	mov	r3, r0
 8007362:	2b00      	cmp	r3, #0
 8007364:	d001      	beq.n	800736a <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 8007366:	2301      	movs	r3, #1
 8007368:	e054      	b.n	8007414 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800736a:	897b      	ldrh	r3, [r7, #10]
 800736c:	b2da      	uxtb	r2, r3
 800736e:	68fb      	ldr	r3, [r7, #12]
 8007370:	681b      	ldr	r3, [r3, #0]
 8007372:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8007374:	683b      	ldr	r3, [r7, #0]
 8007376:	687a      	ldr	r2, [r7, #4]
 8007378:	4929      	ldr	r1, [pc, #164]	@ (8007420 <I2C_MasterRequestRead+0x198>)
 800737a:	68f8      	ldr	r0, [r7, #12]
 800737c:	f000 f962 	bl	8007644 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8007380:	4603      	mov	r3, r0
 8007382:	2b00      	cmp	r3, #0
 8007384:	d001      	beq.n	800738a <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 8007386:	2301      	movs	r3, #1
 8007388:	e044      	b.n	8007414 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800738a:	2300      	movs	r3, #0
 800738c:	613b      	str	r3, [r7, #16]
 800738e:	68fb      	ldr	r3, [r7, #12]
 8007390:	681b      	ldr	r3, [r3, #0]
 8007392:	695b      	ldr	r3, [r3, #20]
 8007394:	613b      	str	r3, [r7, #16]
 8007396:	68fb      	ldr	r3, [r7, #12]
 8007398:	681b      	ldr	r3, [r3, #0]
 800739a:	699b      	ldr	r3, [r3, #24]
 800739c:	613b      	str	r3, [r7, #16]
 800739e:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80073a0:	68fb      	ldr	r3, [r7, #12]
 80073a2:	681b      	ldr	r3, [r3, #0]
 80073a4:	681a      	ldr	r2, [r3, #0]
 80073a6:	68fb      	ldr	r3, [r7, #12]
 80073a8:	681b      	ldr	r3, [r3, #0]
 80073aa:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80073ae:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80073b0:	683b      	ldr	r3, [r7, #0]
 80073b2:	9300      	str	r3, [sp, #0]
 80073b4:	687b      	ldr	r3, [r7, #4]
 80073b6:	2200      	movs	r2, #0
 80073b8:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80073bc:	68f8      	ldr	r0, [r7, #12]
 80073be:	f000 f8c7 	bl	8007550 <I2C_WaitOnFlagUntilTimeout>
 80073c2:	4603      	mov	r3, r0
 80073c4:	2b00      	cmp	r3, #0
 80073c6:	d00d      	beq.n	80073e4 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80073c8:	68fb      	ldr	r3, [r7, #12]
 80073ca:	681b      	ldr	r3, [r3, #0]
 80073cc:	681b      	ldr	r3, [r3, #0]
 80073ce:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80073d2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80073d6:	d103      	bne.n	80073e0 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80073d8:	68fb      	ldr	r3, [r7, #12]
 80073da:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80073de:	641a      	str	r2, [r3, #64]	@ 0x40
      }
      return HAL_TIMEOUT;
 80073e0:	2303      	movs	r3, #3
 80073e2:	e017      	b.n	8007414 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 80073e4:	897b      	ldrh	r3, [r7, #10]
 80073e6:	11db      	asrs	r3, r3, #7
 80073e8:	b2db      	uxtb	r3, r3
 80073ea:	f003 0306 	and.w	r3, r3, #6
 80073ee:	b2db      	uxtb	r3, r3
 80073f0:	f063 030e 	orn	r3, r3, #14
 80073f4:	b2da      	uxtb	r2, r3
 80073f6:	68fb      	ldr	r3, [r7, #12]
 80073f8:	681b      	ldr	r3, [r3, #0]
 80073fa:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80073fc:	683b      	ldr	r3, [r7, #0]
 80073fe:	687a      	ldr	r2, [r7, #4]
 8007400:	4907      	ldr	r1, [pc, #28]	@ (8007420 <I2C_MasterRequestRead+0x198>)
 8007402:	68f8      	ldr	r0, [r7, #12]
 8007404:	f000 f91e 	bl	8007644 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8007408:	4603      	mov	r3, r0
 800740a:	2b00      	cmp	r3, #0
 800740c:	d001      	beq.n	8007412 <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 800740e:	2301      	movs	r3, #1
 8007410:	e000      	b.n	8007414 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 8007412:	2300      	movs	r3, #0
}
 8007414:	4618      	mov	r0, r3
 8007416:	3718      	adds	r7, #24
 8007418:	46bd      	mov	sp, r7
 800741a:	bd80      	pop	{r7, pc}
 800741c:	00010008 	.word	0x00010008
 8007420:	00010002 	.word	0x00010002

08007424 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8007424:	b580      	push	{r7, lr}
 8007426:	b088      	sub	sp, #32
 8007428:	af02      	add	r7, sp, #8
 800742a:	60f8      	str	r0, [r7, #12]
 800742c:	4608      	mov	r0, r1
 800742e:	4611      	mov	r1, r2
 8007430:	461a      	mov	r2, r3
 8007432:	4603      	mov	r3, r0
 8007434:	817b      	strh	r3, [r7, #10]
 8007436:	460b      	mov	r3, r1
 8007438:	813b      	strh	r3, [r7, #8]
 800743a:	4613      	mov	r3, r2
 800743c:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800743e:	68fb      	ldr	r3, [r7, #12]
 8007440:	681b      	ldr	r3, [r3, #0]
 8007442:	681a      	ldr	r2, [r3, #0]
 8007444:	68fb      	ldr	r3, [r7, #12]
 8007446:	681b      	ldr	r3, [r3, #0]
 8007448:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800744c:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800744e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007450:	9300      	str	r3, [sp, #0]
 8007452:	6a3b      	ldr	r3, [r7, #32]
 8007454:	2200      	movs	r2, #0
 8007456:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800745a:	68f8      	ldr	r0, [r7, #12]
 800745c:	f000 f878 	bl	8007550 <I2C_WaitOnFlagUntilTimeout>
 8007460:	4603      	mov	r3, r0
 8007462:	2b00      	cmp	r3, #0
 8007464:	d00d      	beq.n	8007482 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8007466:	68fb      	ldr	r3, [r7, #12]
 8007468:	681b      	ldr	r3, [r3, #0]
 800746a:	681b      	ldr	r3, [r3, #0]
 800746c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007470:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007474:	d103      	bne.n	800747e <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8007476:	68fb      	ldr	r3, [r7, #12]
 8007478:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800747c:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 800747e:	2303      	movs	r3, #3
 8007480:	e05f      	b.n	8007542 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8007482:	897b      	ldrh	r3, [r7, #10]
 8007484:	b2db      	uxtb	r3, r3
 8007486:	461a      	mov	r2, r3
 8007488:	68fb      	ldr	r3, [r7, #12]
 800748a:	681b      	ldr	r3, [r3, #0]
 800748c:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8007490:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8007492:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007494:	6a3a      	ldr	r2, [r7, #32]
 8007496:	492d      	ldr	r1, [pc, #180]	@ (800754c <I2C_RequestMemoryWrite+0x128>)
 8007498:	68f8      	ldr	r0, [r7, #12]
 800749a:	f000 f8d3 	bl	8007644 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800749e:	4603      	mov	r3, r0
 80074a0:	2b00      	cmp	r3, #0
 80074a2:	d001      	beq.n	80074a8 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 80074a4:	2301      	movs	r3, #1
 80074a6:	e04c      	b.n	8007542 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80074a8:	2300      	movs	r3, #0
 80074aa:	617b      	str	r3, [r7, #20]
 80074ac:	68fb      	ldr	r3, [r7, #12]
 80074ae:	681b      	ldr	r3, [r3, #0]
 80074b0:	695b      	ldr	r3, [r3, #20]
 80074b2:	617b      	str	r3, [r7, #20]
 80074b4:	68fb      	ldr	r3, [r7, #12]
 80074b6:	681b      	ldr	r3, [r3, #0]
 80074b8:	699b      	ldr	r3, [r3, #24]
 80074ba:	617b      	str	r3, [r7, #20]
 80074bc:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80074be:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80074c0:	6a39      	ldr	r1, [r7, #32]
 80074c2:	68f8      	ldr	r0, [r7, #12]
 80074c4:	f000 f95e 	bl	8007784 <I2C_WaitOnTXEFlagUntilTimeout>
 80074c8:	4603      	mov	r3, r0
 80074ca:	2b00      	cmp	r3, #0
 80074cc:	d00d      	beq.n	80074ea <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80074ce:	68fb      	ldr	r3, [r7, #12]
 80074d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80074d2:	2b04      	cmp	r3, #4
 80074d4:	d107      	bne.n	80074e6 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80074d6:	68fb      	ldr	r3, [r7, #12]
 80074d8:	681b      	ldr	r3, [r3, #0]
 80074da:	681a      	ldr	r2, [r3, #0]
 80074dc:	68fb      	ldr	r3, [r7, #12]
 80074de:	681b      	ldr	r3, [r3, #0]
 80074e0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80074e4:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80074e6:	2301      	movs	r3, #1
 80074e8:	e02b      	b.n	8007542 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80074ea:	88fb      	ldrh	r3, [r7, #6]
 80074ec:	2b01      	cmp	r3, #1
 80074ee:	d105      	bne.n	80074fc <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80074f0:	893b      	ldrh	r3, [r7, #8]
 80074f2:	b2da      	uxtb	r2, r3
 80074f4:	68fb      	ldr	r3, [r7, #12]
 80074f6:	681b      	ldr	r3, [r3, #0]
 80074f8:	611a      	str	r2, [r3, #16]
 80074fa:	e021      	b.n	8007540 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80074fc:	893b      	ldrh	r3, [r7, #8]
 80074fe:	0a1b      	lsrs	r3, r3, #8
 8007500:	b29b      	uxth	r3, r3
 8007502:	b2da      	uxtb	r2, r3
 8007504:	68fb      	ldr	r3, [r7, #12]
 8007506:	681b      	ldr	r3, [r3, #0]
 8007508:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800750a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800750c:	6a39      	ldr	r1, [r7, #32]
 800750e:	68f8      	ldr	r0, [r7, #12]
 8007510:	f000 f938 	bl	8007784 <I2C_WaitOnTXEFlagUntilTimeout>
 8007514:	4603      	mov	r3, r0
 8007516:	2b00      	cmp	r3, #0
 8007518:	d00d      	beq.n	8007536 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800751a:	68fb      	ldr	r3, [r7, #12]
 800751c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800751e:	2b04      	cmp	r3, #4
 8007520:	d107      	bne.n	8007532 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007522:	68fb      	ldr	r3, [r7, #12]
 8007524:	681b      	ldr	r3, [r3, #0]
 8007526:	681a      	ldr	r2, [r3, #0]
 8007528:	68fb      	ldr	r3, [r7, #12]
 800752a:	681b      	ldr	r3, [r3, #0]
 800752c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007530:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8007532:	2301      	movs	r3, #1
 8007534:	e005      	b.n	8007542 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8007536:	893b      	ldrh	r3, [r7, #8]
 8007538:	b2da      	uxtb	r2, r3
 800753a:	68fb      	ldr	r3, [r7, #12]
 800753c:	681b      	ldr	r3, [r3, #0]
 800753e:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8007540:	2300      	movs	r3, #0
}
 8007542:	4618      	mov	r0, r3
 8007544:	3718      	adds	r7, #24
 8007546:	46bd      	mov	sp, r7
 8007548:	bd80      	pop	{r7, pc}
 800754a:	bf00      	nop
 800754c:	00010002 	.word	0x00010002

08007550 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8007550:	b580      	push	{r7, lr}
 8007552:	b084      	sub	sp, #16
 8007554:	af00      	add	r7, sp, #0
 8007556:	60f8      	str	r0, [r7, #12]
 8007558:	60b9      	str	r1, [r7, #8]
 800755a:	603b      	str	r3, [r7, #0]
 800755c:	4613      	mov	r3, r2
 800755e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8007560:	e048      	b.n	80075f4 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007562:	683b      	ldr	r3, [r7, #0]
 8007564:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007568:	d044      	beq.n	80075f4 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800756a:	f7fe f9e5 	bl	8005938 <HAL_GetTick>
 800756e:	4602      	mov	r2, r0
 8007570:	69bb      	ldr	r3, [r7, #24]
 8007572:	1ad3      	subs	r3, r2, r3
 8007574:	683a      	ldr	r2, [r7, #0]
 8007576:	429a      	cmp	r2, r3
 8007578:	d302      	bcc.n	8007580 <I2C_WaitOnFlagUntilTimeout+0x30>
 800757a:	683b      	ldr	r3, [r7, #0]
 800757c:	2b00      	cmp	r3, #0
 800757e:	d139      	bne.n	80075f4 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8007580:	68bb      	ldr	r3, [r7, #8]
 8007582:	0c1b      	lsrs	r3, r3, #16
 8007584:	b2db      	uxtb	r3, r3
 8007586:	2b01      	cmp	r3, #1
 8007588:	d10d      	bne.n	80075a6 <I2C_WaitOnFlagUntilTimeout+0x56>
 800758a:	68fb      	ldr	r3, [r7, #12]
 800758c:	681b      	ldr	r3, [r3, #0]
 800758e:	695b      	ldr	r3, [r3, #20]
 8007590:	43da      	mvns	r2, r3
 8007592:	68bb      	ldr	r3, [r7, #8]
 8007594:	4013      	ands	r3, r2
 8007596:	b29b      	uxth	r3, r3
 8007598:	2b00      	cmp	r3, #0
 800759a:	bf0c      	ite	eq
 800759c:	2301      	moveq	r3, #1
 800759e:	2300      	movne	r3, #0
 80075a0:	b2db      	uxtb	r3, r3
 80075a2:	461a      	mov	r2, r3
 80075a4:	e00c      	b.n	80075c0 <I2C_WaitOnFlagUntilTimeout+0x70>
 80075a6:	68fb      	ldr	r3, [r7, #12]
 80075a8:	681b      	ldr	r3, [r3, #0]
 80075aa:	699b      	ldr	r3, [r3, #24]
 80075ac:	43da      	mvns	r2, r3
 80075ae:	68bb      	ldr	r3, [r7, #8]
 80075b0:	4013      	ands	r3, r2
 80075b2:	b29b      	uxth	r3, r3
 80075b4:	2b00      	cmp	r3, #0
 80075b6:	bf0c      	ite	eq
 80075b8:	2301      	moveq	r3, #1
 80075ba:	2300      	movne	r3, #0
 80075bc:	b2db      	uxtb	r3, r3
 80075be:	461a      	mov	r2, r3
 80075c0:	79fb      	ldrb	r3, [r7, #7]
 80075c2:	429a      	cmp	r2, r3
 80075c4:	d116      	bne.n	80075f4 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 80075c6:	68fb      	ldr	r3, [r7, #12]
 80075c8:	2200      	movs	r2, #0
 80075ca:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 80075cc:	68fb      	ldr	r3, [r7, #12]
 80075ce:	2220      	movs	r2, #32
 80075d0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 80075d4:	68fb      	ldr	r3, [r7, #12]
 80075d6:	2200      	movs	r2, #0
 80075d8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80075dc:	68fb      	ldr	r3, [r7, #12]
 80075de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80075e0:	f043 0220 	orr.w	r2, r3, #32
 80075e4:	68fb      	ldr	r3, [r7, #12]
 80075e6:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80075e8:	68fb      	ldr	r3, [r7, #12]
 80075ea:	2200      	movs	r2, #0
 80075ec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80075f0:	2301      	movs	r3, #1
 80075f2:	e023      	b.n	800763c <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80075f4:	68bb      	ldr	r3, [r7, #8]
 80075f6:	0c1b      	lsrs	r3, r3, #16
 80075f8:	b2db      	uxtb	r3, r3
 80075fa:	2b01      	cmp	r3, #1
 80075fc:	d10d      	bne.n	800761a <I2C_WaitOnFlagUntilTimeout+0xca>
 80075fe:	68fb      	ldr	r3, [r7, #12]
 8007600:	681b      	ldr	r3, [r3, #0]
 8007602:	695b      	ldr	r3, [r3, #20]
 8007604:	43da      	mvns	r2, r3
 8007606:	68bb      	ldr	r3, [r7, #8]
 8007608:	4013      	ands	r3, r2
 800760a:	b29b      	uxth	r3, r3
 800760c:	2b00      	cmp	r3, #0
 800760e:	bf0c      	ite	eq
 8007610:	2301      	moveq	r3, #1
 8007612:	2300      	movne	r3, #0
 8007614:	b2db      	uxtb	r3, r3
 8007616:	461a      	mov	r2, r3
 8007618:	e00c      	b.n	8007634 <I2C_WaitOnFlagUntilTimeout+0xe4>
 800761a:	68fb      	ldr	r3, [r7, #12]
 800761c:	681b      	ldr	r3, [r3, #0]
 800761e:	699b      	ldr	r3, [r3, #24]
 8007620:	43da      	mvns	r2, r3
 8007622:	68bb      	ldr	r3, [r7, #8]
 8007624:	4013      	ands	r3, r2
 8007626:	b29b      	uxth	r3, r3
 8007628:	2b00      	cmp	r3, #0
 800762a:	bf0c      	ite	eq
 800762c:	2301      	moveq	r3, #1
 800762e:	2300      	movne	r3, #0
 8007630:	b2db      	uxtb	r3, r3
 8007632:	461a      	mov	r2, r3
 8007634:	79fb      	ldrb	r3, [r7, #7]
 8007636:	429a      	cmp	r2, r3
 8007638:	d093      	beq.n	8007562 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800763a:	2300      	movs	r3, #0
}
 800763c:	4618      	mov	r0, r3
 800763e:	3710      	adds	r7, #16
 8007640:	46bd      	mov	sp, r7
 8007642:	bd80      	pop	{r7, pc}

08007644 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8007644:	b580      	push	{r7, lr}
 8007646:	b084      	sub	sp, #16
 8007648:	af00      	add	r7, sp, #0
 800764a:	60f8      	str	r0, [r7, #12]
 800764c:	60b9      	str	r1, [r7, #8]
 800764e:	607a      	str	r2, [r7, #4]
 8007650:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8007652:	e071      	b.n	8007738 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8007654:	68fb      	ldr	r3, [r7, #12]
 8007656:	681b      	ldr	r3, [r3, #0]
 8007658:	695b      	ldr	r3, [r3, #20]
 800765a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800765e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007662:	d123      	bne.n	80076ac <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007664:	68fb      	ldr	r3, [r7, #12]
 8007666:	681b      	ldr	r3, [r3, #0]
 8007668:	681a      	ldr	r2, [r3, #0]
 800766a:	68fb      	ldr	r3, [r7, #12]
 800766c:	681b      	ldr	r3, [r3, #0]
 800766e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007672:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007674:	68fb      	ldr	r3, [r7, #12]
 8007676:	681b      	ldr	r3, [r3, #0]
 8007678:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800767c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800767e:	68fb      	ldr	r3, [r7, #12]
 8007680:	2200      	movs	r2, #0
 8007682:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8007684:	68fb      	ldr	r3, [r7, #12]
 8007686:	2220      	movs	r2, #32
 8007688:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800768c:	68fb      	ldr	r3, [r7, #12]
 800768e:	2200      	movs	r2, #0
 8007690:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8007694:	68fb      	ldr	r3, [r7, #12]
 8007696:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007698:	f043 0204 	orr.w	r2, r3, #4
 800769c:	68fb      	ldr	r3, [r7, #12]
 800769e:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80076a0:	68fb      	ldr	r3, [r7, #12]
 80076a2:	2200      	movs	r2, #0
 80076a4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80076a8:	2301      	movs	r3, #1
 80076aa:	e067      	b.n	800777c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80076ac:	687b      	ldr	r3, [r7, #4]
 80076ae:	f1b3 3fff 	cmp.w	r3, #4294967295
 80076b2:	d041      	beq.n	8007738 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80076b4:	f7fe f940 	bl	8005938 <HAL_GetTick>
 80076b8:	4602      	mov	r2, r0
 80076ba:	683b      	ldr	r3, [r7, #0]
 80076bc:	1ad3      	subs	r3, r2, r3
 80076be:	687a      	ldr	r2, [r7, #4]
 80076c0:	429a      	cmp	r2, r3
 80076c2:	d302      	bcc.n	80076ca <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80076c4:	687b      	ldr	r3, [r7, #4]
 80076c6:	2b00      	cmp	r3, #0
 80076c8:	d136      	bne.n	8007738 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 80076ca:	68bb      	ldr	r3, [r7, #8]
 80076cc:	0c1b      	lsrs	r3, r3, #16
 80076ce:	b2db      	uxtb	r3, r3
 80076d0:	2b01      	cmp	r3, #1
 80076d2:	d10c      	bne.n	80076ee <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 80076d4:	68fb      	ldr	r3, [r7, #12]
 80076d6:	681b      	ldr	r3, [r3, #0]
 80076d8:	695b      	ldr	r3, [r3, #20]
 80076da:	43da      	mvns	r2, r3
 80076dc:	68bb      	ldr	r3, [r7, #8]
 80076de:	4013      	ands	r3, r2
 80076e0:	b29b      	uxth	r3, r3
 80076e2:	2b00      	cmp	r3, #0
 80076e4:	bf14      	ite	ne
 80076e6:	2301      	movne	r3, #1
 80076e8:	2300      	moveq	r3, #0
 80076ea:	b2db      	uxtb	r3, r3
 80076ec:	e00b      	b.n	8007706 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 80076ee:	68fb      	ldr	r3, [r7, #12]
 80076f0:	681b      	ldr	r3, [r3, #0]
 80076f2:	699b      	ldr	r3, [r3, #24]
 80076f4:	43da      	mvns	r2, r3
 80076f6:	68bb      	ldr	r3, [r7, #8]
 80076f8:	4013      	ands	r3, r2
 80076fa:	b29b      	uxth	r3, r3
 80076fc:	2b00      	cmp	r3, #0
 80076fe:	bf14      	ite	ne
 8007700:	2301      	movne	r3, #1
 8007702:	2300      	moveq	r3, #0
 8007704:	b2db      	uxtb	r3, r3
 8007706:	2b00      	cmp	r3, #0
 8007708:	d016      	beq.n	8007738 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800770a:	68fb      	ldr	r3, [r7, #12]
 800770c:	2200      	movs	r2, #0
 800770e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8007710:	68fb      	ldr	r3, [r7, #12]
 8007712:	2220      	movs	r2, #32
 8007714:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007718:	68fb      	ldr	r3, [r7, #12]
 800771a:	2200      	movs	r2, #0
 800771c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8007720:	68fb      	ldr	r3, [r7, #12]
 8007722:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007724:	f043 0220 	orr.w	r2, r3, #32
 8007728:	68fb      	ldr	r3, [r7, #12]
 800772a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800772c:	68fb      	ldr	r3, [r7, #12]
 800772e:	2200      	movs	r2, #0
 8007730:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8007734:	2301      	movs	r3, #1
 8007736:	e021      	b.n	800777c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8007738:	68bb      	ldr	r3, [r7, #8]
 800773a:	0c1b      	lsrs	r3, r3, #16
 800773c:	b2db      	uxtb	r3, r3
 800773e:	2b01      	cmp	r3, #1
 8007740:	d10c      	bne.n	800775c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8007742:	68fb      	ldr	r3, [r7, #12]
 8007744:	681b      	ldr	r3, [r3, #0]
 8007746:	695b      	ldr	r3, [r3, #20]
 8007748:	43da      	mvns	r2, r3
 800774a:	68bb      	ldr	r3, [r7, #8]
 800774c:	4013      	ands	r3, r2
 800774e:	b29b      	uxth	r3, r3
 8007750:	2b00      	cmp	r3, #0
 8007752:	bf14      	ite	ne
 8007754:	2301      	movne	r3, #1
 8007756:	2300      	moveq	r3, #0
 8007758:	b2db      	uxtb	r3, r3
 800775a:	e00b      	b.n	8007774 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 800775c:	68fb      	ldr	r3, [r7, #12]
 800775e:	681b      	ldr	r3, [r3, #0]
 8007760:	699b      	ldr	r3, [r3, #24]
 8007762:	43da      	mvns	r2, r3
 8007764:	68bb      	ldr	r3, [r7, #8]
 8007766:	4013      	ands	r3, r2
 8007768:	b29b      	uxth	r3, r3
 800776a:	2b00      	cmp	r3, #0
 800776c:	bf14      	ite	ne
 800776e:	2301      	movne	r3, #1
 8007770:	2300      	moveq	r3, #0
 8007772:	b2db      	uxtb	r3, r3
 8007774:	2b00      	cmp	r3, #0
 8007776:	f47f af6d 	bne.w	8007654 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 800777a:	2300      	movs	r3, #0
}
 800777c:	4618      	mov	r0, r3
 800777e:	3710      	adds	r7, #16
 8007780:	46bd      	mov	sp, r7
 8007782:	bd80      	pop	{r7, pc}

08007784 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8007784:	b580      	push	{r7, lr}
 8007786:	b084      	sub	sp, #16
 8007788:	af00      	add	r7, sp, #0
 800778a:	60f8      	str	r0, [r7, #12]
 800778c:	60b9      	str	r1, [r7, #8]
 800778e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8007790:	e034      	b.n	80077fc <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8007792:	68f8      	ldr	r0, [r7, #12]
 8007794:	f000 f8e3 	bl	800795e <I2C_IsAcknowledgeFailed>
 8007798:	4603      	mov	r3, r0
 800779a:	2b00      	cmp	r3, #0
 800779c:	d001      	beq.n	80077a2 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800779e:	2301      	movs	r3, #1
 80077a0:	e034      	b.n	800780c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80077a2:	68bb      	ldr	r3, [r7, #8]
 80077a4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80077a8:	d028      	beq.n	80077fc <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80077aa:	f7fe f8c5 	bl	8005938 <HAL_GetTick>
 80077ae:	4602      	mov	r2, r0
 80077b0:	687b      	ldr	r3, [r7, #4]
 80077b2:	1ad3      	subs	r3, r2, r3
 80077b4:	68ba      	ldr	r2, [r7, #8]
 80077b6:	429a      	cmp	r2, r3
 80077b8:	d302      	bcc.n	80077c0 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80077ba:	68bb      	ldr	r3, [r7, #8]
 80077bc:	2b00      	cmp	r3, #0
 80077be:	d11d      	bne.n	80077fc <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 80077c0:	68fb      	ldr	r3, [r7, #12]
 80077c2:	681b      	ldr	r3, [r3, #0]
 80077c4:	695b      	ldr	r3, [r3, #20]
 80077c6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80077ca:	2b80      	cmp	r3, #128	@ 0x80
 80077cc:	d016      	beq.n	80077fc <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80077ce:	68fb      	ldr	r3, [r7, #12]
 80077d0:	2200      	movs	r2, #0
 80077d2:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80077d4:	68fb      	ldr	r3, [r7, #12]
 80077d6:	2220      	movs	r2, #32
 80077d8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80077dc:	68fb      	ldr	r3, [r7, #12]
 80077de:	2200      	movs	r2, #0
 80077e0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80077e4:	68fb      	ldr	r3, [r7, #12]
 80077e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80077e8:	f043 0220 	orr.w	r2, r3, #32
 80077ec:	68fb      	ldr	r3, [r7, #12]
 80077ee:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80077f0:	68fb      	ldr	r3, [r7, #12]
 80077f2:	2200      	movs	r2, #0
 80077f4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80077f8:	2301      	movs	r3, #1
 80077fa:	e007      	b.n	800780c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80077fc:	68fb      	ldr	r3, [r7, #12]
 80077fe:	681b      	ldr	r3, [r3, #0]
 8007800:	695b      	ldr	r3, [r3, #20]
 8007802:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007806:	2b80      	cmp	r3, #128	@ 0x80
 8007808:	d1c3      	bne.n	8007792 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800780a:	2300      	movs	r3, #0
}
 800780c:	4618      	mov	r0, r3
 800780e:	3710      	adds	r7, #16
 8007810:	46bd      	mov	sp, r7
 8007812:	bd80      	pop	{r7, pc}

08007814 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8007814:	b580      	push	{r7, lr}
 8007816:	b084      	sub	sp, #16
 8007818:	af00      	add	r7, sp, #0
 800781a:	60f8      	str	r0, [r7, #12]
 800781c:	60b9      	str	r1, [r7, #8]
 800781e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8007820:	e034      	b.n	800788c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8007822:	68f8      	ldr	r0, [r7, #12]
 8007824:	f000 f89b 	bl	800795e <I2C_IsAcknowledgeFailed>
 8007828:	4603      	mov	r3, r0
 800782a:	2b00      	cmp	r3, #0
 800782c:	d001      	beq.n	8007832 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800782e:	2301      	movs	r3, #1
 8007830:	e034      	b.n	800789c <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007832:	68bb      	ldr	r3, [r7, #8]
 8007834:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007838:	d028      	beq.n	800788c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800783a:	f7fe f87d 	bl	8005938 <HAL_GetTick>
 800783e:	4602      	mov	r2, r0
 8007840:	687b      	ldr	r3, [r7, #4]
 8007842:	1ad3      	subs	r3, r2, r3
 8007844:	68ba      	ldr	r2, [r7, #8]
 8007846:	429a      	cmp	r2, r3
 8007848:	d302      	bcc.n	8007850 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 800784a:	68bb      	ldr	r3, [r7, #8]
 800784c:	2b00      	cmp	r3, #0
 800784e:	d11d      	bne.n	800788c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8007850:	68fb      	ldr	r3, [r7, #12]
 8007852:	681b      	ldr	r3, [r3, #0]
 8007854:	695b      	ldr	r3, [r3, #20]
 8007856:	f003 0304 	and.w	r3, r3, #4
 800785a:	2b04      	cmp	r3, #4
 800785c:	d016      	beq.n	800788c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800785e:	68fb      	ldr	r3, [r7, #12]
 8007860:	2200      	movs	r2, #0
 8007862:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8007864:	68fb      	ldr	r3, [r7, #12]
 8007866:	2220      	movs	r2, #32
 8007868:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800786c:	68fb      	ldr	r3, [r7, #12]
 800786e:	2200      	movs	r2, #0
 8007870:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8007874:	68fb      	ldr	r3, [r7, #12]
 8007876:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007878:	f043 0220 	orr.w	r2, r3, #32
 800787c:	68fb      	ldr	r3, [r7, #12]
 800787e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8007880:	68fb      	ldr	r3, [r7, #12]
 8007882:	2200      	movs	r2, #0
 8007884:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8007888:	2301      	movs	r3, #1
 800788a:	e007      	b.n	800789c <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800788c:	68fb      	ldr	r3, [r7, #12]
 800788e:	681b      	ldr	r3, [r3, #0]
 8007890:	695b      	ldr	r3, [r3, #20]
 8007892:	f003 0304 	and.w	r3, r3, #4
 8007896:	2b04      	cmp	r3, #4
 8007898:	d1c3      	bne.n	8007822 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800789a:	2300      	movs	r3, #0
}
 800789c:	4618      	mov	r0, r3
 800789e:	3710      	adds	r7, #16
 80078a0:	46bd      	mov	sp, r7
 80078a2:	bd80      	pop	{r7, pc}

080078a4 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80078a4:	b580      	push	{r7, lr}
 80078a6:	b084      	sub	sp, #16
 80078a8:	af00      	add	r7, sp, #0
 80078aa:	60f8      	str	r0, [r7, #12]
 80078ac:	60b9      	str	r1, [r7, #8]
 80078ae:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80078b0:	e049      	b.n	8007946 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80078b2:	68fb      	ldr	r3, [r7, #12]
 80078b4:	681b      	ldr	r3, [r3, #0]
 80078b6:	695b      	ldr	r3, [r3, #20]
 80078b8:	f003 0310 	and.w	r3, r3, #16
 80078bc:	2b10      	cmp	r3, #16
 80078be:	d119      	bne.n	80078f4 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80078c0:	68fb      	ldr	r3, [r7, #12]
 80078c2:	681b      	ldr	r3, [r3, #0]
 80078c4:	f06f 0210 	mvn.w	r2, #16
 80078c8:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80078ca:	68fb      	ldr	r3, [r7, #12]
 80078cc:	2200      	movs	r2, #0
 80078ce:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80078d0:	68fb      	ldr	r3, [r7, #12]
 80078d2:	2220      	movs	r2, #32
 80078d4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80078d8:	68fb      	ldr	r3, [r7, #12]
 80078da:	2200      	movs	r2, #0
 80078dc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 80078e0:	68fb      	ldr	r3, [r7, #12]
 80078e2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80078e4:	68fb      	ldr	r3, [r7, #12]
 80078e6:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80078e8:	68fb      	ldr	r3, [r7, #12]
 80078ea:	2200      	movs	r2, #0
 80078ec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80078f0:	2301      	movs	r3, #1
 80078f2:	e030      	b.n	8007956 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80078f4:	f7fe f820 	bl	8005938 <HAL_GetTick>
 80078f8:	4602      	mov	r2, r0
 80078fa:	687b      	ldr	r3, [r7, #4]
 80078fc:	1ad3      	subs	r3, r2, r3
 80078fe:	68ba      	ldr	r2, [r7, #8]
 8007900:	429a      	cmp	r2, r3
 8007902:	d302      	bcc.n	800790a <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8007904:	68bb      	ldr	r3, [r7, #8]
 8007906:	2b00      	cmp	r3, #0
 8007908:	d11d      	bne.n	8007946 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 800790a:	68fb      	ldr	r3, [r7, #12]
 800790c:	681b      	ldr	r3, [r3, #0]
 800790e:	695b      	ldr	r3, [r3, #20]
 8007910:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007914:	2b40      	cmp	r3, #64	@ 0x40
 8007916:	d016      	beq.n	8007946 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8007918:	68fb      	ldr	r3, [r7, #12]
 800791a:	2200      	movs	r2, #0
 800791c:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800791e:	68fb      	ldr	r3, [r7, #12]
 8007920:	2220      	movs	r2, #32
 8007922:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007926:	68fb      	ldr	r3, [r7, #12]
 8007928:	2200      	movs	r2, #0
 800792a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800792e:	68fb      	ldr	r3, [r7, #12]
 8007930:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007932:	f043 0220 	orr.w	r2, r3, #32
 8007936:	68fb      	ldr	r3, [r7, #12]
 8007938:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800793a:	68fb      	ldr	r3, [r7, #12]
 800793c:	2200      	movs	r2, #0
 800793e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8007942:	2301      	movs	r3, #1
 8007944:	e007      	b.n	8007956 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8007946:	68fb      	ldr	r3, [r7, #12]
 8007948:	681b      	ldr	r3, [r3, #0]
 800794a:	695b      	ldr	r3, [r3, #20]
 800794c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007950:	2b40      	cmp	r3, #64	@ 0x40
 8007952:	d1ae      	bne.n	80078b2 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8007954:	2300      	movs	r3, #0
}
 8007956:	4618      	mov	r0, r3
 8007958:	3710      	adds	r7, #16
 800795a:	46bd      	mov	sp, r7
 800795c:	bd80      	pop	{r7, pc}

0800795e <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 800795e:	b480      	push	{r7}
 8007960:	b083      	sub	sp, #12
 8007962:	af00      	add	r7, sp, #0
 8007964:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8007966:	687b      	ldr	r3, [r7, #4]
 8007968:	681b      	ldr	r3, [r3, #0]
 800796a:	695b      	ldr	r3, [r3, #20]
 800796c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007970:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007974:	d11b      	bne.n	80079ae <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007976:	687b      	ldr	r3, [r7, #4]
 8007978:	681b      	ldr	r3, [r3, #0]
 800797a:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800797e:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8007980:	687b      	ldr	r3, [r7, #4]
 8007982:	2200      	movs	r2, #0
 8007984:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8007986:	687b      	ldr	r3, [r7, #4]
 8007988:	2220      	movs	r2, #32
 800798a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 800798e:	687b      	ldr	r3, [r7, #4]
 8007990:	2200      	movs	r2, #0
 8007992:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8007996:	687b      	ldr	r3, [r7, #4]
 8007998:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800799a:	f043 0204 	orr.w	r2, r3, #4
 800799e:	687b      	ldr	r3, [r7, #4]
 80079a0:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80079a2:	687b      	ldr	r3, [r7, #4]
 80079a4:	2200      	movs	r2, #0
 80079a6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 80079aa:	2301      	movs	r3, #1
 80079ac:	e000      	b.n	80079b0 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80079ae:	2300      	movs	r3, #0
}
 80079b0:	4618      	mov	r0, r3
 80079b2:	370c      	adds	r7, #12
 80079b4:	46bd      	mov	sp, r7
 80079b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079ba:	4770      	bx	lr

080079bc <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80079bc:	b580      	push	{r7, lr}
 80079be:	b086      	sub	sp, #24
 80079c0:	af00      	add	r7, sp, #0
 80079c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80079c4:	687b      	ldr	r3, [r7, #4]
 80079c6:	2b00      	cmp	r3, #0
 80079c8:	d101      	bne.n	80079ce <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80079ca:	2301      	movs	r3, #1
 80079cc:	e267      	b.n	8007e9e <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80079ce:	687b      	ldr	r3, [r7, #4]
 80079d0:	681b      	ldr	r3, [r3, #0]
 80079d2:	f003 0301 	and.w	r3, r3, #1
 80079d6:	2b00      	cmp	r3, #0
 80079d8:	d075      	beq.n	8007ac6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80079da:	4b88      	ldr	r3, [pc, #544]	@ (8007bfc <HAL_RCC_OscConfig+0x240>)
 80079dc:	689b      	ldr	r3, [r3, #8]
 80079de:	f003 030c 	and.w	r3, r3, #12
 80079e2:	2b04      	cmp	r3, #4
 80079e4:	d00c      	beq.n	8007a00 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80079e6:	4b85      	ldr	r3, [pc, #532]	@ (8007bfc <HAL_RCC_OscConfig+0x240>)
 80079e8:	689b      	ldr	r3, [r3, #8]
 80079ea:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80079ee:	2b08      	cmp	r3, #8
 80079f0:	d112      	bne.n	8007a18 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80079f2:	4b82      	ldr	r3, [pc, #520]	@ (8007bfc <HAL_RCC_OscConfig+0x240>)
 80079f4:	685b      	ldr	r3, [r3, #4]
 80079f6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80079fa:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80079fe:	d10b      	bne.n	8007a18 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007a00:	4b7e      	ldr	r3, [pc, #504]	@ (8007bfc <HAL_RCC_OscConfig+0x240>)
 8007a02:	681b      	ldr	r3, [r3, #0]
 8007a04:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007a08:	2b00      	cmp	r3, #0
 8007a0a:	d05b      	beq.n	8007ac4 <HAL_RCC_OscConfig+0x108>
 8007a0c:	687b      	ldr	r3, [r7, #4]
 8007a0e:	685b      	ldr	r3, [r3, #4]
 8007a10:	2b00      	cmp	r3, #0
 8007a12:	d157      	bne.n	8007ac4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8007a14:	2301      	movs	r3, #1
 8007a16:	e242      	b.n	8007e9e <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8007a18:	687b      	ldr	r3, [r7, #4]
 8007a1a:	685b      	ldr	r3, [r3, #4]
 8007a1c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007a20:	d106      	bne.n	8007a30 <HAL_RCC_OscConfig+0x74>
 8007a22:	4b76      	ldr	r3, [pc, #472]	@ (8007bfc <HAL_RCC_OscConfig+0x240>)
 8007a24:	681b      	ldr	r3, [r3, #0]
 8007a26:	4a75      	ldr	r2, [pc, #468]	@ (8007bfc <HAL_RCC_OscConfig+0x240>)
 8007a28:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007a2c:	6013      	str	r3, [r2, #0]
 8007a2e:	e01d      	b.n	8007a6c <HAL_RCC_OscConfig+0xb0>
 8007a30:	687b      	ldr	r3, [r7, #4]
 8007a32:	685b      	ldr	r3, [r3, #4]
 8007a34:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8007a38:	d10c      	bne.n	8007a54 <HAL_RCC_OscConfig+0x98>
 8007a3a:	4b70      	ldr	r3, [pc, #448]	@ (8007bfc <HAL_RCC_OscConfig+0x240>)
 8007a3c:	681b      	ldr	r3, [r3, #0]
 8007a3e:	4a6f      	ldr	r2, [pc, #444]	@ (8007bfc <HAL_RCC_OscConfig+0x240>)
 8007a40:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8007a44:	6013      	str	r3, [r2, #0]
 8007a46:	4b6d      	ldr	r3, [pc, #436]	@ (8007bfc <HAL_RCC_OscConfig+0x240>)
 8007a48:	681b      	ldr	r3, [r3, #0]
 8007a4a:	4a6c      	ldr	r2, [pc, #432]	@ (8007bfc <HAL_RCC_OscConfig+0x240>)
 8007a4c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007a50:	6013      	str	r3, [r2, #0]
 8007a52:	e00b      	b.n	8007a6c <HAL_RCC_OscConfig+0xb0>
 8007a54:	4b69      	ldr	r3, [pc, #420]	@ (8007bfc <HAL_RCC_OscConfig+0x240>)
 8007a56:	681b      	ldr	r3, [r3, #0]
 8007a58:	4a68      	ldr	r2, [pc, #416]	@ (8007bfc <HAL_RCC_OscConfig+0x240>)
 8007a5a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007a5e:	6013      	str	r3, [r2, #0]
 8007a60:	4b66      	ldr	r3, [pc, #408]	@ (8007bfc <HAL_RCC_OscConfig+0x240>)
 8007a62:	681b      	ldr	r3, [r3, #0]
 8007a64:	4a65      	ldr	r2, [pc, #404]	@ (8007bfc <HAL_RCC_OscConfig+0x240>)
 8007a66:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8007a6a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8007a6c:	687b      	ldr	r3, [r7, #4]
 8007a6e:	685b      	ldr	r3, [r3, #4]
 8007a70:	2b00      	cmp	r3, #0
 8007a72:	d013      	beq.n	8007a9c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007a74:	f7fd ff60 	bl	8005938 <HAL_GetTick>
 8007a78:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007a7a:	e008      	b.n	8007a8e <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8007a7c:	f7fd ff5c 	bl	8005938 <HAL_GetTick>
 8007a80:	4602      	mov	r2, r0
 8007a82:	693b      	ldr	r3, [r7, #16]
 8007a84:	1ad3      	subs	r3, r2, r3
 8007a86:	2b64      	cmp	r3, #100	@ 0x64
 8007a88:	d901      	bls.n	8007a8e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8007a8a:	2303      	movs	r3, #3
 8007a8c:	e207      	b.n	8007e9e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007a8e:	4b5b      	ldr	r3, [pc, #364]	@ (8007bfc <HAL_RCC_OscConfig+0x240>)
 8007a90:	681b      	ldr	r3, [r3, #0]
 8007a92:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007a96:	2b00      	cmp	r3, #0
 8007a98:	d0f0      	beq.n	8007a7c <HAL_RCC_OscConfig+0xc0>
 8007a9a:	e014      	b.n	8007ac6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007a9c:	f7fd ff4c 	bl	8005938 <HAL_GetTick>
 8007aa0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8007aa2:	e008      	b.n	8007ab6 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8007aa4:	f7fd ff48 	bl	8005938 <HAL_GetTick>
 8007aa8:	4602      	mov	r2, r0
 8007aaa:	693b      	ldr	r3, [r7, #16]
 8007aac:	1ad3      	subs	r3, r2, r3
 8007aae:	2b64      	cmp	r3, #100	@ 0x64
 8007ab0:	d901      	bls.n	8007ab6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8007ab2:	2303      	movs	r3, #3
 8007ab4:	e1f3      	b.n	8007e9e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8007ab6:	4b51      	ldr	r3, [pc, #324]	@ (8007bfc <HAL_RCC_OscConfig+0x240>)
 8007ab8:	681b      	ldr	r3, [r3, #0]
 8007aba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007abe:	2b00      	cmp	r3, #0
 8007ac0:	d1f0      	bne.n	8007aa4 <HAL_RCC_OscConfig+0xe8>
 8007ac2:	e000      	b.n	8007ac6 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007ac4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8007ac6:	687b      	ldr	r3, [r7, #4]
 8007ac8:	681b      	ldr	r3, [r3, #0]
 8007aca:	f003 0302 	and.w	r3, r3, #2
 8007ace:	2b00      	cmp	r3, #0
 8007ad0:	d063      	beq.n	8007b9a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8007ad2:	4b4a      	ldr	r3, [pc, #296]	@ (8007bfc <HAL_RCC_OscConfig+0x240>)
 8007ad4:	689b      	ldr	r3, [r3, #8]
 8007ad6:	f003 030c 	and.w	r3, r3, #12
 8007ada:	2b00      	cmp	r3, #0
 8007adc:	d00b      	beq.n	8007af6 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8007ade:	4b47      	ldr	r3, [pc, #284]	@ (8007bfc <HAL_RCC_OscConfig+0x240>)
 8007ae0:	689b      	ldr	r3, [r3, #8]
 8007ae2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8007ae6:	2b08      	cmp	r3, #8
 8007ae8:	d11c      	bne.n	8007b24 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8007aea:	4b44      	ldr	r3, [pc, #272]	@ (8007bfc <HAL_RCC_OscConfig+0x240>)
 8007aec:	685b      	ldr	r3, [r3, #4]
 8007aee:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007af2:	2b00      	cmp	r3, #0
 8007af4:	d116      	bne.n	8007b24 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8007af6:	4b41      	ldr	r3, [pc, #260]	@ (8007bfc <HAL_RCC_OscConfig+0x240>)
 8007af8:	681b      	ldr	r3, [r3, #0]
 8007afa:	f003 0302 	and.w	r3, r3, #2
 8007afe:	2b00      	cmp	r3, #0
 8007b00:	d005      	beq.n	8007b0e <HAL_RCC_OscConfig+0x152>
 8007b02:	687b      	ldr	r3, [r7, #4]
 8007b04:	68db      	ldr	r3, [r3, #12]
 8007b06:	2b01      	cmp	r3, #1
 8007b08:	d001      	beq.n	8007b0e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8007b0a:	2301      	movs	r3, #1
 8007b0c:	e1c7      	b.n	8007e9e <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007b0e:	4b3b      	ldr	r3, [pc, #236]	@ (8007bfc <HAL_RCC_OscConfig+0x240>)
 8007b10:	681b      	ldr	r3, [r3, #0]
 8007b12:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8007b16:	687b      	ldr	r3, [r7, #4]
 8007b18:	691b      	ldr	r3, [r3, #16]
 8007b1a:	00db      	lsls	r3, r3, #3
 8007b1c:	4937      	ldr	r1, [pc, #220]	@ (8007bfc <HAL_RCC_OscConfig+0x240>)
 8007b1e:	4313      	orrs	r3, r2
 8007b20:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8007b22:	e03a      	b.n	8007b9a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8007b24:	687b      	ldr	r3, [r7, #4]
 8007b26:	68db      	ldr	r3, [r3, #12]
 8007b28:	2b00      	cmp	r3, #0
 8007b2a:	d020      	beq.n	8007b6e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8007b2c:	4b34      	ldr	r3, [pc, #208]	@ (8007c00 <HAL_RCC_OscConfig+0x244>)
 8007b2e:	2201      	movs	r2, #1
 8007b30:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007b32:	f7fd ff01 	bl	8005938 <HAL_GetTick>
 8007b36:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007b38:	e008      	b.n	8007b4c <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8007b3a:	f7fd fefd 	bl	8005938 <HAL_GetTick>
 8007b3e:	4602      	mov	r2, r0
 8007b40:	693b      	ldr	r3, [r7, #16]
 8007b42:	1ad3      	subs	r3, r2, r3
 8007b44:	2b02      	cmp	r3, #2
 8007b46:	d901      	bls.n	8007b4c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8007b48:	2303      	movs	r3, #3
 8007b4a:	e1a8      	b.n	8007e9e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007b4c:	4b2b      	ldr	r3, [pc, #172]	@ (8007bfc <HAL_RCC_OscConfig+0x240>)
 8007b4e:	681b      	ldr	r3, [r3, #0]
 8007b50:	f003 0302 	and.w	r3, r3, #2
 8007b54:	2b00      	cmp	r3, #0
 8007b56:	d0f0      	beq.n	8007b3a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007b58:	4b28      	ldr	r3, [pc, #160]	@ (8007bfc <HAL_RCC_OscConfig+0x240>)
 8007b5a:	681b      	ldr	r3, [r3, #0]
 8007b5c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8007b60:	687b      	ldr	r3, [r7, #4]
 8007b62:	691b      	ldr	r3, [r3, #16]
 8007b64:	00db      	lsls	r3, r3, #3
 8007b66:	4925      	ldr	r1, [pc, #148]	@ (8007bfc <HAL_RCC_OscConfig+0x240>)
 8007b68:	4313      	orrs	r3, r2
 8007b6a:	600b      	str	r3, [r1, #0]
 8007b6c:	e015      	b.n	8007b9a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8007b6e:	4b24      	ldr	r3, [pc, #144]	@ (8007c00 <HAL_RCC_OscConfig+0x244>)
 8007b70:	2200      	movs	r2, #0
 8007b72:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007b74:	f7fd fee0 	bl	8005938 <HAL_GetTick>
 8007b78:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8007b7a:	e008      	b.n	8007b8e <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8007b7c:	f7fd fedc 	bl	8005938 <HAL_GetTick>
 8007b80:	4602      	mov	r2, r0
 8007b82:	693b      	ldr	r3, [r7, #16]
 8007b84:	1ad3      	subs	r3, r2, r3
 8007b86:	2b02      	cmp	r3, #2
 8007b88:	d901      	bls.n	8007b8e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8007b8a:	2303      	movs	r3, #3
 8007b8c:	e187      	b.n	8007e9e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8007b8e:	4b1b      	ldr	r3, [pc, #108]	@ (8007bfc <HAL_RCC_OscConfig+0x240>)
 8007b90:	681b      	ldr	r3, [r3, #0]
 8007b92:	f003 0302 	and.w	r3, r3, #2
 8007b96:	2b00      	cmp	r3, #0
 8007b98:	d1f0      	bne.n	8007b7c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8007b9a:	687b      	ldr	r3, [r7, #4]
 8007b9c:	681b      	ldr	r3, [r3, #0]
 8007b9e:	f003 0308 	and.w	r3, r3, #8
 8007ba2:	2b00      	cmp	r3, #0
 8007ba4:	d036      	beq.n	8007c14 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8007ba6:	687b      	ldr	r3, [r7, #4]
 8007ba8:	695b      	ldr	r3, [r3, #20]
 8007baa:	2b00      	cmp	r3, #0
 8007bac:	d016      	beq.n	8007bdc <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8007bae:	4b15      	ldr	r3, [pc, #84]	@ (8007c04 <HAL_RCC_OscConfig+0x248>)
 8007bb0:	2201      	movs	r2, #1
 8007bb2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007bb4:	f7fd fec0 	bl	8005938 <HAL_GetTick>
 8007bb8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007bba:	e008      	b.n	8007bce <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8007bbc:	f7fd febc 	bl	8005938 <HAL_GetTick>
 8007bc0:	4602      	mov	r2, r0
 8007bc2:	693b      	ldr	r3, [r7, #16]
 8007bc4:	1ad3      	subs	r3, r2, r3
 8007bc6:	2b02      	cmp	r3, #2
 8007bc8:	d901      	bls.n	8007bce <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8007bca:	2303      	movs	r3, #3
 8007bcc:	e167      	b.n	8007e9e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007bce:	4b0b      	ldr	r3, [pc, #44]	@ (8007bfc <HAL_RCC_OscConfig+0x240>)
 8007bd0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007bd2:	f003 0302 	and.w	r3, r3, #2
 8007bd6:	2b00      	cmp	r3, #0
 8007bd8:	d0f0      	beq.n	8007bbc <HAL_RCC_OscConfig+0x200>
 8007bda:	e01b      	b.n	8007c14 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8007bdc:	4b09      	ldr	r3, [pc, #36]	@ (8007c04 <HAL_RCC_OscConfig+0x248>)
 8007bde:	2200      	movs	r2, #0
 8007be0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007be2:	f7fd fea9 	bl	8005938 <HAL_GetTick>
 8007be6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007be8:	e00e      	b.n	8007c08 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8007bea:	f7fd fea5 	bl	8005938 <HAL_GetTick>
 8007bee:	4602      	mov	r2, r0
 8007bf0:	693b      	ldr	r3, [r7, #16]
 8007bf2:	1ad3      	subs	r3, r2, r3
 8007bf4:	2b02      	cmp	r3, #2
 8007bf6:	d907      	bls.n	8007c08 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8007bf8:	2303      	movs	r3, #3
 8007bfa:	e150      	b.n	8007e9e <HAL_RCC_OscConfig+0x4e2>
 8007bfc:	40023800 	.word	0x40023800
 8007c00:	42470000 	.word	0x42470000
 8007c04:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007c08:	4b88      	ldr	r3, [pc, #544]	@ (8007e2c <HAL_RCC_OscConfig+0x470>)
 8007c0a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007c0c:	f003 0302 	and.w	r3, r3, #2
 8007c10:	2b00      	cmp	r3, #0
 8007c12:	d1ea      	bne.n	8007bea <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8007c14:	687b      	ldr	r3, [r7, #4]
 8007c16:	681b      	ldr	r3, [r3, #0]
 8007c18:	f003 0304 	and.w	r3, r3, #4
 8007c1c:	2b00      	cmp	r3, #0
 8007c1e:	f000 8097 	beq.w	8007d50 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8007c22:	2300      	movs	r3, #0
 8007c24:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8007c26:	4b81      	ldr	r3, [pc, #516]	@ (8007e2c <HAL_RCC_OscConfig+0x470>)
 8007c28:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007c2a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007c2e:	2b00      	cmp	r3, #0
 8007c30:	d10f      	bne.n	8007c52 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8007c32:	2300      	movs	r3, #0
 8007c34:	60bb      	str	r3, [r7, #8]
 8007c36:	4b7d      	ldr	r3, [pc, #500]	@ (8007e2c <HAL_RCC_OscConfig+0x470>)
 8007c38:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007c3a:	4a7c      	ldr	r2, [pc, #496]	@ (8007e2c <HAL_RCC_OscConfig+0x470>)
 8007c3c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007c40:	6413      	str	r3, [r2, #64]	@ 0x40
 8007c42:	4b7a      	ldr	r3, [pc, #488]	@ (8007e2c <HAL_RCC_OscConfig+0x470>)
 8007c44:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007c46:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007c4a:	60bb      	str	r3, [r7, #8]
 8007c4c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8007c4e:	2301      	movs	r3, #1
 8007c50:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007c52:	4b77      	ldr	r3, [pc, #476]	@ (8007e30 <HAL_RCC_OscConfig+0x474>)
 8007c54:	681b      	ldr	r3, [r3, #0]
 8007c56:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007c5a:	2b00      	cmp	r3, #0
 8007c5c:	d118      	bne.n	8007c90 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8007c5e:	4b74      	ldr	r3, [pc, #464]	@ (8007e30 <HAL_RCC_OscConfig+0x474>)
 8007c60:	681b      	ldr	r3, [r3, #0]
 8007c62:	4a73      	ldr	r2, [pc, #460]	@ (8007e30 <HAL_RCC_OscConfig+0x474>)
 8007c64:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007c68:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8007c6a:	f7fd fe65 	bl	8005938 <HAL_GetTick>
 8007c6e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007c70:	e008      	b.n	8007c84 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007c72:	f7fd fe61 	bl	8005938 <HAL_GetTick>
 8007c76:	4602      	mov	r2, r0
 8007c78:	693b      	ldr	r3, [r7, #16]
 8007c7a:	1ad3      	subs	r3, r2, r3
 8007c7c:	2b02      	cmp	r3, #2
 8007c7e:	d901      	bls.n	8007c84 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8007c80:	2303      	movs	r3, #3
 8007c82:	e10c      	b.n	8007e9e <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007c84:	4b6a      	ldr	r3, [pc, #424]	@ (8007e30 <HAL_RCC_OscConfig+0x474>)
 8007c86:	681b      	ldr	r3, [r3, #0]
 8007c88:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007c8c:	2b00      	cmp	r3, #0
 8007c8e:	d0f0      	beq.n	8007c72 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8007c90:	687b      	ldr	r3, [r7, #4]
 8007c92:	689b      	ldr	r3, [r3, #8]
 8007c94:	2b01      	cmp	r3, #1
 8007c96:	d106      	bne.n	8007ca6 <HAL_RCC_OscConfig+0x2ea>
 8007c98:	4b64      	ldr	r3, [pc, #400]	@ (8007e2c <HAL_RCC_OscConfig+0x470>)
 8007c9a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007c9c:	4a63      	ldr	r2, [pc, #396]	@ (8007e2c <HAL_RCC_OscConfig+0x470>)
 8007c9e:	f043 0301 	orr.w	r3, r3, #1
 8007ca2:	6713      	str	r3, [r2, #112]	@ 0x70
 8007ca4:	e01c      	b.n	8007ce0 <HAL_RCC_OscConfig+0x324>
 8007ca6:	687b      	ldr	r3, [r7, #4]
 8007ca8:	689b      	ldr	r3, [r3, #8]
 8007caa:	2b05      	cmp	r3, #5
 8007cac:	d10c      	bne.n	8007cc8 <HAL_RCC_OscConfig+0x30c>
 8007cae:	4b5f      	ldr	r3, [pc, #380]	@ (8007e2c <HAL_RCC_OscConfig+0x470>)
 8007cb0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007cb2:	4a5e      	ldr	r2, [pc, #376]	@ (8007e2c <HAL_RCC_OscConfig+0x470>)
 8007cb4:	f043 0304 	orr.w	r3, r3, #4
 8007cb8:	6713      	str	r3, [r2, #112]	@ 0x70
 8007cba:	4b5c      	ldr	r3, [pc, #368]	@ (8007e2c <HAL_RCC_OscConfig+0x470>)
 8007cbc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007cbe:	4a5b      	ldr	r2, [pc, #364]	@ (8007e2c <HAL_RCC_OscConfig+0x470>)
 8007cc0:	f043 0301 	orr.w	r3, r3, #1
 8007cc4:	6713      	str	r3, [r2, #112]	@ 0x70
 8007cc6:	e00b      	b.n	8007ce0 <HAL_RCC_OscConfig+0x324>
 8007cc8:	4b58      	ldr	r3, [pc, #352]	@ (8007e2c <HAL_RCC_OscConfig+0x470>)
 8007cca:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007ccc:	4a57      	ldr	r2, [pc, #348]	@ (8007e2c <HAL_RCC_OscConfig+0x470>)
 8007cce:	f023 0301 	bic.w	r3, r3, #1
 8007cd2:	6713      	str	r3, [r2, #112]	@ 0x70
 8007cd4:	4b55      	ldr	r3, [pc, #340]	@ (8007e2c <HAL_RCC_OscConfig+0x470>)
 8007cd6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007cd8:	4a54      	ldr	r2, [pc, #336]	@ (8007e2c <HAL_RCC_OscConfig+0x470>)
 8007cda:	f023 0304 	bic.w	r3, r3, #4
 8007cde:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8007ce0:	687b      	ldr	r3, [r7, #4]
 8007ce2:	689b      	ldr	r3, [r3, #8]
 8007ce4:	2b00      	cmp	r3, #0
 8007ce6:	d015      	beq.n	8007d14 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007ce8:	f7fd fe26 	bl	8005938 <HAL_GetTick>
 8007cec:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007cee:	e00a      	b.n	8007d06 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8007cf0:	f7fd fe22 	bl	8005938 <HAL_GetTick>
 8007cf4:	4602      	mov	r2, r0
 8007cf6:	693b      	ldr	r3, [r7, #16]
 8007cf8:	1ad3      	subs	r3, r2, r3
 8007cfa:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007cfe:	4293      	cmp	r3, r2
 8007d00:	d901      	bls.n	8007d06 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8007d02:	2303      	movs	r3, #3
 8007d04:	e0cb      	b.n	8007e9e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007d06:	4b49      	ldr	r3, [pc, #292]	@ (8007e2c <HAL_RCC_OscConfig+0x470>)
 8007d08:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007d0a:	f003 0302 	and.w	r3, r3, #2
 8007d0e:	2b00      	cmp	r3, #0
 8007d10:	d0ee      	beq.n	8007cf0 <HAL_RCC_OscConfig+0x334>
 8007d12:	e014      	b.n	8007d3e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007d14:	f7fd fe10 	bl	8005938 <HAL_GetTick>
 8007d18:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007d1a:	e00a      	b.n	8007d32 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8007d1c:	f7fd fe0c 	bl	8005938 <HAL_GetTick>
 8007d20:	4602      	mov	r2, r0
 8007d22:	693b      	ldr	r3, [r7, #16]
 8007d24:	1ad3      	subs	r3, r2, r3
 8007d26:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007d2a:	4293      	cmp	r3, r2
 8007d2c:	d901      	bls.n	8007d32 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8007d2e:	2303      	movs	r3, #3
 8007d30:	e0b5      	b.n	8007e9e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007d32:	4b3e      	ldr	r3, [pc, #248]	@ (8007e2c <HAL_RCC_OscConfig+0x470>)
 8007d34:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007d36:	f003 0302 	and.w	r3, r3, #2
 8007d3a:	2b00      	cmp	r3, #0
 8007d3c:	d1ee      	bne.n	8007d1c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8007d3e:	7dfb      	ldrb	r3, [r7, #23]
 8007d40:	2b01      	cmp	r3, #1
 8007d42:	d105      	bne.n	8007d50 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007d44:	4b39      	ldr	r3, [pc, #228]	@ (8007e2c <HAL_RCC_OscConfig+0x470>)
 8007d46:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007d48:	4a38      	ldr	r2, [pc, #224]	@ (8007e2c <HAL_RCC_OscConfig+0x470>)
 8007d4a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007d4e:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8007d50:	687b      	ldr	r3, [r7, #4]
 8007d52:	699b      	ldr	r3, [r3, #24]
 8007d54:	2b00      	cmp	r3, #0
 8007d56:	f000 80a1 	beq.w	8007e9c <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8007d5a:	4b34      	ldr	r3, [pc, #208]	@ (8007e2c <HAL_RCC_OscConfig+0x470>)
 8007d5c:	689b      	ldr	r3, [r3, #8]
 8007d5e:	f003 030c 	and.w	r3, r3, #12
 8007d62:	2b08      	cmp	r3, #8
 8007d64:	d05c      	beq.n	8007e20 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8007d66:	687b      	ldr	r3, [r7, #4]
 8007d68:	699b      	ldr	r3, [r3, #24]
 8007d6a:	2b02      	cmp	r3, #2
 8007d6c:	d141      	bne.n	8007df2 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007d6e:	4b31      	ldr	r3, [pc, #196]	@ (8007e34 <HAL_RCC_OscConfig+0x478>)
 8007d70:	2200      	movs	r2, #0
 8007d72:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007d74:	f7fd fde0 	bl	8005938 <HAL_GetTick>
 8007d78:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007d7a:	e008      	b.n	8007d8e <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8007d7c:	f7fd fddc 	bl	8005938 <HAL_GetTick>
 8007d80:	4602      	mov	r2, r0
 8007d82:	693b      	ldr	r3, [r7, #16]
 8007d84:	1ad3      	subs	r3, r2, r3
 8007d86:	2b02      	cmp	r3, #2
 8007d88:	d901      	bls.n	8007d8e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8007d8a:	2303      	movs	r3, #3
 8007d8c:	e087      	b.n	8007e9e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007d8e:	4b27      	ldr	r3, [pc, #156]	@ (8007e2c <HAL_RCC_OscConfig+0x470>)
 8007d90:	681b      	ldr	r3, [r3, #0]
 8007d92:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007d96:	2b00      	cmp	r3, #0
 8007d98:	d1f0      	bne.n	8007d7c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8007d9a:	687b      	ldr	r3, [r7, #4]
 8007d9c:	69da      	ldr	r2, [r3, #28]
 8007d9e:	687b      	ldr	r3, [r7, #4]
 8007da0:	6a1b      	ldr	r3, [r3, #32]
 8007da2:	431a      	orrs	r2, r3
 8007da4:	687b      	ldr	r3, [r7, #4]
 8007da6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007da8:	019b      	lsls	r3, r3, #6
 8007daa:	431a      	orrs	r2, r3
 8007dac:	687b      	ldr	r3, [r7, #4]
 8007dae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007db0:	085b      	lsrs	r3, r3, #1
 8007db2:	3b01      	subs	r3, #1
 8007db4:	041b      	lsls	r3, r3, #16
 8007db6:	431a      	orrs	r2, r3
 8007db8:	687b      	ldr	r3, [r7, #4]
 8007dba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007dbc:	061b      	lsls	r3, r3, #24
 8007dbe:	491b      	ldr	r1, [pc, #108]	@ (8007e2c <HAL_RCC_OscConfig+0x470>)
 8007dc0:	4313      	orrs	r3, r2
 8007dc2:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8007dc4:	4b1b      	ldr	r3, [pc, #108]	@ (8007e34 <HAL_RCC_OscConfig+0x478>)
 8007dc6:	2201      	movs	r2, #1
 8007dc8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007dca:	f7fd fdb5 	bl	8005938 <HAL_GetTick>
 8007dce:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007dd0:	e008      	b.n	8007de4 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8007dd2:	f7fd fdb1 	bl	8005938 <HAL_GetTick>
 8007dd6:	4602      	mov	r2, r0
 8007dd8:	693b      	ldr	r3, [r7, #16]
 8007dda:	1ad3      	subs	r3, r2, r3
 8007ddc:	2b02      	cmp	r3, #2
 8007dde:	d901      	bls.n	8007de4 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8007de0:	2303      	movs	r3, #3
 8007de2:	e05c      	b.n	8007e9e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007de4:	4b11      	ldr	r3, [pc, #68]	@ (8007e2c <HAL_RCC_OscConfig+0x470>)
 8007de6:	681b      	ldr	r3, [r3, #0]
 8007de8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007dec:	2b00      	cmp	r3, #0
 8007dee:	d0f0      	beq.n	8007dd2 <HAL_RCC_OscConfig+0x416>
 8007df0:	e054      	b.n	8007e9c <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007df2:	4b10      	ldr	r3, [pc, #64]	@ (8007e34 <HAL_RCC_OscConfig+0x478>)
 8007df4:	2200      	movs	r2, #0
 8007df6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007df8:	f7fd fd9e 	bl	8005938 <HAL_GetTick>
 8007dfc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007dfe:	e008      	b.n	8007e12 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8007e00:	f7fd fd9a 	bl	8005938 <HAL_GetTick>
 8007e04:	4602      	mov	r2, r0
 8007e06:	693b      	ldr	r3, [r7, #16]
 8007e08:	1ad3      	subs	r3, r2, r3
 8007e0a:	2b02      	cmp	r3, #2
 8007e0c:	d901      	bls.n	8007e12 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8007e0e:	2303      	movs	r3, #3
 8007e10:	e045      	b.n	8007e9e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007e12:	4b06      	ldr	r3, [pc, #24]	@ (8007e2c <HAL_RCC_OscConfig+0x470>)
 8007e14:	681b      	ldr	r3, [r3, #0]
 8007e16:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007e1a:	2b00      	cmp	r3, #0
 8007e1c:	d1f0      	bne.n	8007e00 <HAL_RCC_OscConfig+0x444>
 8007e1e:	e03d      	b.n	8007e9c <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8007e20:	687b      	ldr	r3, [r7, #4]
 8007e22:	699b      	ldr	r3, [r3, #24]
 8007e24:	2b01      	cmp	r3, #1
 8007e26:	d107      	bne.n	8007e38 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8007e28:	2301      	movs	r3, #1
 8007e2a:	e038      	b.n	8007e9e <HAL_RCC_OscConfig+0x4e2>
 8007e2c:	40023800 	.word	0x40023800
 8007e30:	40007000 	.word	0x40007000
 8007e34:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8007e38:	4b1b      	ldr	r3, [pc, #108]	@ (8007ea8 <HAL_RCC_OscConfig+0x4ec>)
 8007e3a:	685b      	ldr	r3, [r3, #4]
 8007e3c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8007e3e:	687b      	ldr	r3, [r7, #4]
 8007e40:	699b      	ldr	r3, [r3, #24]
 8007e42:	2b01      	cmp	r3, #1
 8007e44:	d028      	beq.n	8007e98 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007e46:	68fb      	ldr	r3, [r7, #12]
 8007e48:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8007e4c:	687b      	ldr	r3, [r7, #4]
 8007e4e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8007e50:	429a      	cmp	r2, r3
 8007e52:	d121      	bne.n	8007e98 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8007e54:	68fb      	ldr	r3, [r7, #12]
 8007e56:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8007e5a:	687b      	ldr	r3, [r7, #4]
 8007e5c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007e5e:	429a      	cmp	r2, r3
 8007e60:	d11a      	bne.n	8007e98 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8007e62:	68fa      	ldr	r2, [r7, #12]
 8007e64:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8007e68:	4013      	ands	r3, r2
 8007e6a:	687a      	ldr	r2, [r7, #4]
 8007e6c:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8007e6e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8007e70:	4293      	cmp	r3, r2
 8007e72:	d111      	bne.n	8007e98 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8007e74:	68fb      	ldr	r3, [r7, #12]
 8007e76:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8007e7a:	687b      	ldr	r3, [r7, #4]
 8007e7c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007e7e:	085b      	lsrs	r3, r3, #1
 8007e80:	3b01      	subs	r3, #1
 8007e82:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8007e84:	429a      	cmp	r2, r3
 8007e86:	d107      	bne.n	8007e98 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8007e88:	68fb      	ldr	r3, [r7, #12]
 8007e8a:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8007e8e:	687b      	ldr	r3, [r7, #4]
 8007e90:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007e92:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8007e94:	429a      	cmp	r2, r3
 8007e96:	d001      	beq.n	8007e9c <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8007e98:	2301      	movs	r3, #1
 8007e9a:	e000      	b.n	8007e9e <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8007e9c:	2300      	movs	r3, #0
}
 8007e9e:	4618      	mov	r0, r3
 8007ea0:	3718      	adds	r7, #24
 8007ea2:	46bd      	mov	sp, r7
 8007ea4:	bd80      	pop	{r7, pc}
 8007ea6:	bf00      	nop
 8007ea8:	40023800 	.word	0x40023800

08007eac <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8007eac:	b580      	push	{r7, lr}
 8007eae:	b084      	sub	sp, #16
 8007eb0:	af00      	add	r7, sp, #0
 8007eb2:	6078      	str	r0, [r7, #4]
 8007eb4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8007eb6:	687b      	ldr	r3, [r7, #4]
 8007eb8:	2b00      	cmp	r3, #0
 8007eba:	d101      	bne.n	8007ec0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8007ebc:	2301      	movs	r3, #1
 8007ebe:	e0cc      	b.n	800805a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8007ec0:	4b68      	ldr	r3, [pc, #416]	@ (8008064 <HAL_RCC_ClockConfig+0x1b8>)
 8007ec2:	681b      	ldr	r3, [r3, #0]
 8007ec4:	f003 0307 	and.w	r3, r3, #7
 8007ec8:	683a      	ldr	r2, [r7, #0]
 8007eca:	429a      	cmp	r2, r3
 8007ecc:	d90c      	bls.n	8007ee8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007ece:	4b65      	ldr	r3, [pc, #404]	@ (8008064 <HAL_RCC_ClockConfig+0x1b8>)
 8007ed0:	683a      	ldr	r2, [r7, #0]
 8007ed2:	b2d2      	uxtb	r2, r2
 8007ed4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8007ed6:	4b63      	ldr	r3, [pc, #396]	@ (8008064 <HAL_RCC_ClockConfig+0x1b8>)
 8007ed8:	681b      	ldr	r3, [r3, #0]
 8007eda:	f003 0307 	and.w	r3, r3, #7
 8007ede:	683a      	ldr	r2, [r7, #0]
 8007ee0:	429a      	cmp	r2, r3
 8007ee2:	d001      	beq.n	8007ee8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8007ee4:	2301      	movs	r3, #1
 8007ee6:	e0b8      	b.n	800805a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007ee8:	687b      	ldr	r3, [r7, #4]
 8007eea:	681b      	ldr	r3, [r3, #0]
 8007eec:	f003 0302 	and.w	r3, r3, #2
 8007ef0:	2b00      	cmp	r3, #0
 8007ef2:	d020      	beq.n	8007f36 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007ef4:	687b      	ldr	r3, [r7, #4]
 8007ef6:	681b      	ldr	r3, [r3, #0]
 8007ef8:	f003 0304 	and.w	r3, r3, #4
 8007efc:	2b00      	cmp	r3, #0
 8007efe:	d005      	beq.n	8007f0c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8007f00:	4b59      	ldr	r3, [pc, #356]	@ (8008068 <HAL_RCC_ClockConfig+0x1bc>)
 8007f02:	689b      	ldr	r3, [r3, #8]
 8007f04:	4a58      	ldr	r2, [pc, #352]	@ (8008068 <HAL_RCC_ClockConfig+0x1bc>)
 8007f06:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8007f0a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007f0c:	687b      	ldr	r3, [r7, #4]
 8007f0e:	681b      	ldr	r3, [r3, #0]
 8007f10:	f003 0308 	and.w	r3, r3, #8
 8007f14:	2b00      	cmp	r3, #0
 8007f16:	d005      	beq.n	8007f24 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8007f18:	4b53      	ldr	r3, [pc, #332]	@ (8008068 <HAL_RCC_ClockConfig+0x1bc>)
 8007f1a:	689b      	ldr	r3, [r3, #8]
 8007f1c:	4a52      	ldr	r2, [pc, #328]	@ (8008068 <HAL_RCC_ClockConfig+0x1bc>)
 8007f1e:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8007f22:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007f24:	4b50      	ldr	r3, [pc, #320]	@ (8008068 <HAL_RCC_ClockConfig+0x1bc>)
 8007f26:	689b      	ldr	r3, [r3, #8]
 8007f28:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8007f2c:	687b      	ldr	r3, [r7, #4]
 8007f2e:	689b      	ldr	r3, [r3, #8]
 8007f30:	494d      	ldr	r1, [pc, #308]	@ (8008068 <HAL_RCC_ClockConfig+0x1bc>)
 8007f32:	4313      	orrs	r3, r2
 8007f34:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8007f36:	687b      	ldr	r3, [r7, #4]
 8007f38:	681b      	ldr	r3, [r3, #0]
 8007f3a:	f003 0301 	and.w	r3, r3, #1
 8007f3e:	2b00      	cmp	r3, #0
 8007f40:	d044      	beq.n	8007fcc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8007f42:	687b      	ldr	r3, [r7, #4]
 8007f44:	685b      	ldr	r3, [r3, #4]
 8007f46:	2b01      	cmp	r3, #1
 8007f48:	d107      	bne.n	8007f5a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007f4a:	4b47      	ldr	r3, [pc, #284]	@ (8008068 <HAL_RCC_ClockConfig+0x1bc>)
 8007f4c:	681b      	ldr	r3, [r3, #0]
 8007f4e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007f52:	2b00      	cmp	r3, #0
 8007f54:	d119      	bne.n	8007f8a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007f56:	2301      	movs	r3, #1
 8007f58:	e07f      	b.n	800805a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8007f5a:	687b      	ldr	r3, [r7, #4]
 8007f5c:	685b      	ldr	r3, [r3, #4]
 8007f5e:	2b02      	cmp	r3, #2
 8007f60:	d003      	beq.n	8007f6a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8007f62:	687b      	ldr	r3, [r7, #4]
 8007f64:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8007f66:	2b03      	cmp	r3, #3
 8007f68:	d107      	bne.n	8007f7a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007f6a:	4b3f      	ldr	r3, [pc, #252]	@ (8008068 <HAL_RCC_ClockConfig+0x1bc>)
 8007f6c:	681b      	ldr	r3, [r3, #0]
 8007f6e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007f72:	2b00      	cmp	r3, #0
 8007f74:	d109      	bne.n	8007f8a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007f76:	2301      	movs	r3, #1
 8007f78:	e06f      	b.n	800805a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007f7a:	4b3b      	ldr	r3, [pc, #236]	@ (8008068 <HAL_RCC_ClockConfig+0x1bc>)
 8007f7c:	681b      	ldr	r3, [r3, #0]
 8007f7e:	f003 0302 	and.w	r3, r3, #2
 8007f82:	2b00      	cmp	r3, #0
 8007f84:	d101      	bne.n	8007f8a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007f86:	2301      	movs	r3, #1
 8007f88:	e067      	b.n	800805a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8007f8a:	4b37      	ldr	r3, [pc, #220]	@ (8008068 <HAL_RCC_ClockConfig+0x1bc>)
 8007f8c:	689b      	ldr	r3, [r3, #8]
 8007f8e:	f023 0203 	bic.w	r2, r3, #3
 8007f92:	687b      	ldr	r3, [r7, #4]
 8007f94:	685b      	ldr	r3, [r3, #4]
 8007f96:	4934      	ldr	r1, [pc, #208]	@ (8008068 <HAL_RCC_ClockConfig+0x1bc>)
 8007f98:	4313      	orrs	r3, r2
 8007f9a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8007f9c:	f7fd fccc 	bl	8005938 <HAL_GetTick>
 8007fa0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007fa2:	e00a      	b.n	8007fba <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007fa4:	f7fd fcc8 	bl	8005938 <HAL_GetTick>
 8007fa8:	4602      	mov	r2, r0
 8007faa:	68fb      	ldr	r3, [r7, #12]
 8007fac:	1ad3      	subs	r3, r2, r3
 8007fae:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007fb2:	4293      	cmp	r3, r2
 8007fb4:	d901      	bls.n	8007fba <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8007fb6:	2303      	movs	r3, #3
 8007fb8:	e04f      	b.n	800805a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007fba:	4b2b      	ldr	r3, [pc, #172]	@ (8008068 <HAL_RCC_ClockConfig+0x1bc>)
 8007fbc:	689b      	ldr	r3, [r3, #8]
 8007fbe:	f003 020c 	and.w	r2, r3, #12
 8007fc2:	687b      	ldr	r3, [r7, #4]
 8007fc4:	685b      	ldr	r3, [r3, #4]
 8007fc6:	009b      	lsls	r3, r3, #2
 8007fc8:	429a      	cmp	r2, r3
 8007fca:	d1eb      	bne.n	8007fa4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8007fcc:	4b25      	ldr	r3, [pc, #148]	@ (8008064 <HAL_RCC_ClockConfig+0x1b8>)
 8007fce:	681b      	ldr	r3, [r3, #0]
 8007fd0:	f003 0307 	and.w	r3, r3, #7
 8007fd4:	683a      	ldr	r2, [r7, #0]
 8007fd6:	429a      	cmp	r2, r3
 8007fd8:	d20c      	bcs.n	8007ff4 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007fda:	4b22      	ldr	r3, [pc, #136]	@ (8008064 <HAL_RCC_ClockConfig+0x1b8>)
 8007fdc:	683a      	ldr	r2, [r7, #0]
 8007fde:	b2d2      	uxtb	r2, r2
 8007fe0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8007fe2:	4b20      	ldr	r3, [pc, #128]	@ (8008064 <HAL_RCC_ClockConfig+0x1b8>)
 8007fe4:	681b      	ldr	r3, [r3, #0]
 8007fe6:	f003 0307 	and.w	r3, r3, #7
 8007fea:	683a      	ldr	r2, [r7, #0]
 8007fec:	429a      	cmp	r2, r3
 8007fee:	d001      	beq.n	8007ff4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8007ff0:	2301      	movs	r3, #1
 8007ff2:	e032      	b.n	800805a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007ff4:	687b      	ldr	r3, [r7, #4]
 8007ff6:	681b      	ldr	r3, [r3, #0]
 8007ff8:	f003 0304 	and.w	r3, r3, #4
 8007ffc:	2b00      	cmp	r3, #0
 8007ffe:	d008      	beq.n	8008012 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8008000:	4b19      	ldr	r3, [pc, #100]	@ (8008068 <HAL_RCC_ClockConfig+0x1bc>)
 8008002:	689b      	ldr	r3, [r3, #8]
 8008004:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8008008:	687b      	ldr	r3, [r7, #4]
 800800a:	68db      	ldr	r3, [r3, #12]
 800800c:	4916      	ldr	r1, [pc, #88]	@ (8008068 <HAL_RCC_ClockConfig+0x1bc>)
 800800e:	4313      	orrs	r3, r2
 8008010:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008012:	687b      	ldr	r3, [r7, #4]
 8008014:	681b      	ldr	r3, [r3, #0]
 8008016:	f003 0308 	and.w	r3, r3, #8
 800801a:	2b00      	cmp	r3, #0
 800801c:	d009      	beq.n	8008032 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800801e:	4b12      	ldr	r3, [pc, #72]	@ (8008068 <HAL_RCC_ClockConfig+0x1bc>)
 8008020:	689b      	ldr	r3, [r3, #8]
 8008022:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8008026:	687b      	ldr	r3, [r7, #4]
 8008028:	691b      	ldr	r3, [r3, #16]
 800802a:	00db      	lsls	r3, r3, #3
 800802c:	490e      	ldr	r1, [pc, #56]	@ (8008068 <HAL_RCC_ClockConfig+0x1bc>)
 800802e:	4313      	orrs	r3, r2
 8008030:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8008032:	f000 f821 	bl	8008078 <HAL_RCC_GetSysClockFreq>
 8008036:	4602      	mov	r2, r0
 8008038:	4b0b      	ldr	r3, [pc, #44]	@ (8008068 <HAL_RCC_ClockConfig+0x1bc>)
 800803a:	689b      	ldr	r3, [r3, #8]
 800803c:	091b      	lsrs	r3, r3, #4
 800803e:	f003 030f 	and.w	r3, r3, #15
 8008042:	490a      	ldr	r1, [pc, #40]	@ (800806c <HAL_RCC_ClockConfig+0x1c0>)
 8008044:	5ccb      	ldrb	r3, [r1, r3]
 8008046:	fa22 f303 	lsr.w	r3, r2, r3
 800804a:	4a09      	ldr	r2, [pc, #36]	@ (8008070 <HAL_RCC_ClockConfig+0x1c4>)
 800804c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800804e:	4b09      	ldr	r3, [pc, #36]	@ (8008074 <HAL_RCC_ClockConfig+0x1c8>)
 8008050:	681b      	ldr	r3, [r3, #0]
 8008052:	4618      	mov	r0, r3
 8008054:	f7fd fc2c 	bl	80058b0 <HAL_InitTick>

  return HAL_OK;
 8008058:	2300      	movs	r3, #0
}
 800805a:	4618      	mov	r0, r3
 800805c:	3710      	adds	r7, #16
 800805e:	46bd      	mov	sp, r7
 8008060:	bd80      	pop	{r7, pc}
 8008062:	bf00      	nop
 8008064:	40023c00 	.word	0x40023c00
 8008068:	40023800 	.word	0x40023800
 800806c:	0800d98c 	.word	0x0800d98c
 8008070:	20000000 	.word	0x20000000
 8008074:	20000004 	.word	0x20000004

08008078 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8008078:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800807c:	b094      	sub	sp, #80	@ 0x50
 800807e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8008080:	2300      	movs	r3, #0
 8008082:	647b      	str	r3, [r7, #68]	@ 0x44
 8008084:	2300      	movs	r3, #0
 8008086:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008088:	2300      	movs	r3, #0
 800808a:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 800808c:	2300      	movs	r3, #0
 800808e:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8008090:	4b79      	ldr	r3, [pc, #484]	@ (8008278 <HAL_RCC_GetSysClockFreq+0x200>)
 8008092:	689b      	ldr	r3, [r3, #8]
 8008094:	f003 030c 	and.w	r3, r3, #12
 8008098:	2b08      	cmp	r3, #8
 800809a:	d00d      	beq.n	80080b8 <HAL_RCC_GetSysClockFreq+0x40>
 800809c:	2b08      	cmp	r3, #8
 800809e:	f200 80e1 	bhi.w	8008264 <HAL_RCC_GetSysClockFreq+0x1ec>
 80080a2:	2b00      	cmp	r3, #0
 80080a4:	d002      	beq.n	80080ac <HAL_RCC_GetSysClockFreq+0x34>
 80080a6:	2b04      	cmp	r3, #4
 80080a8:	d003      	beq.n	80080b2 <HAL_RCC_GetSysClockFreq+0x3a>
 80080aa:	e0db      	b.n	8008264 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80080ac:	4b73      	ldr	r3, [pc, #460]	@ (800827c <HAL_RCC_GetSysClockFreq+0x204>)
 80080ae:	64bb      	str	r3, [r7, #72]	@ 0x48
       break;
 80080b0:	e0db      	b.n	800826a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80080b2:	4b73      	ldr	r3, [pc, #460]	@ (8008280 <HAL_RCC_GetSysClockFreq+0x208>)
 80080b4:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80080b6:	e0d8      	b.n	800826a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80080b8:	4b6f      	ldr	r3, [pc, #444]	@ (8008278 <HAL_RCC_GetSysClockFreq+0x200>)
 80080ba:	685b      	ldr	r3, [r3, #4]
 80080bc:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80080c0:	647b      	str	r3, [r7, #68]	@ 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80080c2:	4b6d      	ldr	r3, [pc, #436]	@ (8008278 <HAL_RCC_GetSysClockFreq+0x200>)
 80080c4:	685b      	ldr	r3, [r3, #4]
 80080c6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80080ca:	2b00      	cmp	r3, #0
 80080cc:	d063      	beq.n	8008196 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80080ce:	4b6a      	ldr	r3, [pc, #424]	@ (8008278 <HAL_RCC_GetSysClockFreq+0x200>)
 80080d0:	685b      	ldr	r3, [r3, #4]
 80080d2:	099b      	lsrs	r3, r3, #6
 80080d4:	2200      	movs	r2, #0
 80080d6:	63bb      	str	r3, [r7, #56]	@ 0x38
 80080d8:	63fa      	str	r2, [r7, #60]	@ 0x3c
 80080da:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80080dc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80080e0:	633b      	str	r3, [r7, #48]	@ 0x30
 80080e2:	2300      	movs	r3, #0
 80080e4:	637b      	str	r3, [r7, #52]	@ 0x34
 80080e6:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 80080ea:	4622      	mov	r2, r4
 80080ec:	462b      	mov	r3, r5
 80080ee:	f04f 0000 	mov.w	r0, #0
 80080f2:	f04f 0100 	mov.w	r1, #0
 80080f6:	0159      	lsls	r1, r3, #5
 80080f8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80080fc:	0150      	lsls	r0, r2, #5
 80080fe:	4602      	mov	r2, r0
 8008100:	460b      	mov	r3, r1
 8008102:	4621      	mov	r1, r4
 8008104:	1a51      	subs	r1, r2, r1
 8008106:	6139      	str	r1, [r7, #16]
 8008108:	4629      	mov	r1, r5
 800810a:	eb63 0301 	sbc.w	r3, r3, r1
 800810e:	617b      	str	r3, [r7, #20]
 8008110:	f04f 0200 	mov.w	r2, #0
 8008114:	f04f 0300 	mov.w	r3, #0
 8008118:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800811c:	4659      	mov	r1, fp
 800811e:	018b      	lsls	r3, r1, #6
 8008120:	4651      	mov	r1, sl
 8008122:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8008126:	4651      	mov	r1, sl
 8008128:	018a      	lsls	r2, r1, #6
 800812a:	4651      	mov	r1, sl
 800812c:	ebb2 0801 	subs.w	r8, r2, r1
 8008130:	4659      	mov	r1, fp
 8008132:	eb63 0901 	sbc.w	r9, r3, r1
 8008136:	f04f 0200 	mov.w	r2, #0
 800813a:	f04f 0300 	mov.w	r3, #0
 800813e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8008142:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8008146:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800814a:	4690      	mov	r8, r2
 800814c:	4699      	mov	r9, r3
 800814e:	4623      	mov	r3, r4
 8008150:	eb18 0303 	adds.w	r3, r8, r3
 8008154:	60bb      	str	r3, [r7, #8]
 8008156:	462b      	mov	r3, r5
 8008158:	eb49 0303 	adc.w	r3, r9, r3
 800815c:	60fb      	str	r3, [r7, #12]
 800815e:	f04f 0200 	mov.w	r2, #0
 8008162:	f04f 0300 	mov.w	r3, #0
 8008166:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800816a:	4629      	mov	r1, r5
 800816c:	024b      	lsls	r3, r1, #9
 800816e:	4621      	mov	r1, r4
 8008170:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8008174:	4621      	mov	r1, r4
 8008176:	024a      	lsls	r2, r1, #9
 8008178:	4610      	mov	r0, r2
 800817a:	4619      	mov	r1, r3
 800817c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800817e:	2200      	movs	r2, #0
 8008180:	62bb      	str	r3, [r7, #40]	@ 0x28
 8008182:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8008184:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8008188:	f7f8 fd86 	bl	8000c98 <__aeabi_uldivmod>
 800818c:	4602      	mov	r2, r0
 800818e:	460b      	mov	r3, r1
 8008190:	4613      	mov	r3, r2
 8008192:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008194:	e058      	b.n	8008248 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8008196:	4b38      	ldr	r3, [pc, #224]	@ (8008278 <HAL_RCC_GetSysClockFreq+0x200>)
 8008198:	685b      	ldr	r3, [r3, #4]
 800819a:	099b      	lsrs	r3, r3, #6
 800819c:	2200      	movs	r2, #0
 800819e:	4618      	mov	r0, r3
 80081a0:	4611      	mov	r1, r2
 80081a2:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80081a6:	623b      	str	r3, [r7, #32]
 80081a8:	2300      	movs	r3, #0
 80081aa:	627b      	str	r3, [r7, #36]	@ 0x24
 80081ac:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80081b0:	4642      	mov	r2, r8
 80081b2:	464b      	mov	r3, r9
 80081b4:	f04f 0000 	mov.w	r0, #0
 80081b8:	f04f 0100 	mov.w	r1, #0
 80081bc:	0159      	lsls	r1, r3, #5
 80081be:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80081c2:	0150      	lsls	r0, r2, #5
 80081c4:	4602      	mov	r2, r0
 80081c6:	460b      	mov	r3, r1
 80081c8:	4641      	mov	r1, r8
 80081ca:	ebb2 0a01 	subs.w	sl, r2, r1
 80081ce:	4649      	mov	r1, r9
 80081d0:	eb63 0b01 	sbc.w	fp, r3, r1
 80081d4:	f04f 0200 	mov.w	r2, #0
 80081d8:	f04f 0300 	mov.w	r3, #0
 80081dc:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80081e0:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80081e4:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80081e8:	ebb2 040a 	subs.w	r4, r2, sl
 80081ec:	eb63 050b 	sbc.w	r5, r3, fp
 80081f0:	f04f 0200 	mov.w	r2, #0
 80081f4:	f04f 0300 	mov.w	r3, #0
 80081f8:	00eb      	lsls	r3, r5, #3
 80081fa:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80081fe:	00e2      	lsls	r2, r4, #3
 8008200:	4614      	mov	r4, r2
 8008202:	461d      	mov	r5, r3
 8008204:	4643      	mov	r3, r8
 8008206:	18e3      	adds	r3, r4, r3
 8008208:	603b      	str	r3, [r7, #0]
 800820a:	464b      	mov	r3, r9
 800820c:	eb45 0303 	adc.w	r3, r5, r3
 8008210:	607b      	str	r3, [r7, #4]
 8008212:	f04f 0200 	mov.w	r2, #0
 8008216:	f04f 0300 	mov.w	r3, #0
 800821a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800821e:	4629      	mov	r1, r5
 8008220:	028b      	lsls	r3, r1, #10
 8008222:	4621      	mov	r1, r4
 8008224:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8008228:	4621      	mov	r1, r4
 800822a:	028a      	lsls	r2, r1, #10
 800822c:	4610      	mov	r0, r2
 800822e:	4619      	mov	r1, r3
 8008230:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008232:	2200      	movs	r2, #0
 8008234:	61bb      	str	r3, [r7, #24]
 8008236:	61fa      	str	r2, [r7, #28]
 8008238:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800823c:	f7f8 fd2c 	bl	8000c98 <__aeabi_uldivmod>
 8008240:	4602      	mov	r2, r0
 8008242:	460b      	mov	r3, r1
 8008244:	4613      	mov	r3, r2
 8008246:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8008248:	4b0b      	ldr	r3, [pc, #44]	@ (8008278 <HAL_RCC_GetSysClockFreq+0x200>)
 800824a:	685b      	ldr	r3, [r3, #4]
 800824c:	0c1b      	lsrs	r3, r3, #16
 800824e:	f003 0303 	and.w	r3, r3, #3
 8008252:	3301      	adds	r3, #1
 8008254:	005b      	lsls	r3, r3, #1
 8008256:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco/pllp;
 8008258:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800825a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800825c:	fbb2 f3f3 	udiv	r3, r2, r3
 8008260:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8008262:	e002      	b.n	800826a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8008264:	4b05      	ldr	r3, [pc, #20]	@ (800827c <HAL_RCC_GetSysClockFreq+0x204>)
 8008266:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8008268:	bf00      	nop
    }
  }
  return sysclockfreq;
 800826a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 800826c:	4618      	mov	r0, r3
 800826e:	3750      	adds	r7, #80	@ 0x50
 8008270:	46bd      	mov	sp, r7
 8008272:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8008276:	bf00      	nop
 8008278:	40023800 	.word	0x40023800
 800827c:	00f42400 	.word	0x00f42400
 8008280:	007a1200 	.word	0x007a1200

08008284 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8008284:	b480      	push	{r7}
 8008286:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8008288:	4b03      	ldr	r3, [pc, #12]	@ (8008298 <HAL_RCC_GetHCLKFreq+0x14>)
 800828a:	681b      	ldr	r3, [r3, #0]
}
 800828c:	4618      	mov	r0, r3
 800828e:	46bd      	mov	sp, r7
 8008290:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008294:	4770      	bx	lr
 8008296:	bf00      	nop
 8008298:	20000000 	.word	0x20000000

0800829c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800829c:	b580      	push	{r7, lr}
 800829e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80082a0:	f7ff fff0 	bl	8008284 <HAL_RCC_GetHCLKFreq>
 80082a4:	4602      	mov	r2, r0
 80082a6:	4b05      	ldr	r3, [pc, #20]	@ (80082bc <HAL_RCC_GetPCLK1Freq+0x20>)
 80082a8:	689b      	ldr	r3, [r3, #8]
 80082aa:	0a9b      	lsrs	r3, r3, #10
 80082ac:	f003 0307 	and.w	r3, r3, #7
 80082b0:	4903      	ldr	r1, [pc, #12]	@ (80082c0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80082b2:	5ccb      	ldrb	r3, [r1, r3]
 80082b4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80082b8:	4618      	mov	r0, r3
 80082ba:	bd80      	pop	{r7, pc}
 80082bc:	40023800 	.word	0x40023800
 80082c0:	0800d99c 	.word	0x0800d99c

080082c4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80082c4:	b580      	push	{r7, lr}
 80082c6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80082c8:	f7ff ffdc 	bl	8008284 <HAL_RCC_GetHCLKFreq>
 80082cc:	4602      	mov	r2, r0
 80082ce:	4b05      	ldr	r3, [pc, #20]	@ (80082e4 <HAL_RCC_GetPCLK2Freq+0x20>)
 80082d0:	689b      	ldr	r3, [r3, #8]
 80082d2:	0b5b      	lsrs	r3, r3, #13
 80082d4:	f003 0307 	and.w	r3, r3, #7
 80082d8:	4903      	ldr	r1, [pc, #12]	@ (80082e8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80082da:	5ccb      	ldrb	r3, [r1, r3]
 80082dc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80082e0:	4618      	mov	r0, r3
 80082e2:	bd80      	pop	{r7, pc}
 80082e4:	40023800 	.word	0x40023800
 80082e8:	0800d99c 	.word	0x0800d99c

080082ec <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80082ec:	b580      	push	{r7, lr}
 80082ee:	b082      	sub	sp, #8
 80082f0:	af00      	add	r7, sp, #0
 80082f2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80082f4:	687b      	ldr	r3, [r7, #4]
 80082f6:	2b00      	cmp	r3, #0
 80082f8:	d101      	bne.n	80082fe <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80082fa:	2301      	movs	r3, #1
 80082fc:	e041      	b.n	8008382 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80082fe:	687b      	ldr	r3, [r7, #4]
 8008300:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008304:	b2db      	uxtb	r3, r3
 8008306:	2b00      	cmp	r3, #0
 8008308:	d106      	bne.n	8008318 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800830a:	687b      	ldr	r3, [r7, #4]
 800830c:	2200      	movs	r2, #0
 800830e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8008312:	6878      	ldr	r0, [r7, #4]
 8008314:	f7fb ffd6 	bl	80042c4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008318:	687b      	ldr	r3, [r7, #4]
 800831a:	2202      	movs	r2, #2
 800831c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008320:	687b      	ldr	r3, [r7, #4]
 8008322:	681a      	ldr	r2, [r3, #0]
 8008324:	687b      	ldr	r3, [r7, #4]
 8008326:	3304      	adds	r3, #4
 8008328:	4619      	mov	r1, r3
 800832a:	4610      	mov	r0, r2
 800832c:	f000 ffa2 	bl	8009274 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008330:	687b      	ldr	r3, [r7, #4]
 8008332:	2201      	movs	r2, #1
 8008334:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008338:	687b      	ldr	r3, [r7, #4]
 800833a:	2201      	movs	r2, #1
 800833c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8008340:	687b      	ldr	r3, [r7, #4]
 8008342:	2201      	movs	r2, #1
 8008344:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8008348:	687b      	ldr	r3, [r7, #4]
 800834a:	2201      	movs	r2, #1
 800834c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8008350:	687b      	ldr	r3, [r7, #4]
 8008352:	2201      	movs	r2, #1
 8008354:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008358:	687b      	ldr	r3, [r7, #4]
 800835a:	2201      	movs	r2, #1
 800835c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8008360:	687b      	ldr	r3, [r7, #4]
 8008362:	2201      	movs	r2, #1
 8008364:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8008368:	687b      	ldr	r3, [r7, #4]
 800836a:	2201      	movs	r2, #1
 800836c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008370:	687b      	ldr	r3, [r7, #4]
 8008372:	2201      	movs	r2, #1
 8008374:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008378:	687b      	ldr	r3, [r7, #4]
 800837a:	2201      	movs	r2, #1
 800837c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8008380:	2300      	movs	r3, #0
}
 8008382:	4618      	mov	r0, r3
 8008384:	3708      	adds	r7, #8
 8008386:	46bd      	mov	sp, r7
 8008388:	bd80      	pop	{r7, pc}

0800838a <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800838a:	b580      	push	{r7, lr}
 800838c:	b082      	sub	sp, #8
 800838e:	af00      	add	r7, sp, #0
 8008390:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008392:	687b      	ldr	r3, [r7, #4]
 8008394:	2b00      	cmp	r3, #0
 8008396:	d101      	bne.n	800839c <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8008398:	2301      	movs	r3, #1
 800839a:	e041      	b.n	8008420 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800839c:	687b      	ldr	r3, [r7, #4]
 800839e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80083a2:	b2db      	uxtb	r3, r3
 80083a4:	2b00      	cmp	r3, #0
 80083a6:	d106      	bne.n	80083b6 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80083a8:	687b      	ldr	r3, [r7, #4]
 80083aa:	2200      	movs	r2, #0
 80083ac:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80083b0:	6878      	ldr	r0, [r7, #4]
 80083b2:	f000 f839 	bl	8008428 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80083b6:	687b      	ldr	r3, [r7, #4]
 80083b8:	2202      	movs	r2, #2
 80083ba:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80083be:	687b      	ldr	r3, [r7, #4]
 80083c0:	681a      	ldr	r2, [r3, #0]
 80083c2:	687b      	ldr	r3, [r7, #4]
 80083c4:	3304      	adds	r3, #4
 80083c6:	4619      	mov	r1, r3
 80083c8:	4610      	mov	r0, r2
 80083ca:	f000 ff53 	bl	8009274 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80083ce:	687b      	ldr	r3, [r7, #4]
 80083d0:	2201      	movs	r2, #1
 80083d2:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80083d6:	687b      	ldr	r3, [r7, #4]
 80083d8:	2201      	movs	r2, #1
 80083da:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80083de:	687b      	ldr	r3, [r7, #4]
 80083e0:	2201      	movs	r2, #1
 80083e2:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80083e6:	687b      	ldr	r3, [r7, #4]
 80083e8:	2201      	movs	r2, #1
 80083ea:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80083ee:	687b      	ldr	r3, [r7, #4]
 80083f0:	2201      	movs	r2, #1
 80083f2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80083f6:	687b      	ldr	r3, [r7, #4]
 80083f8:	2201      	movs	r2, #1
 80083fa:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80083fe:	687b      	ldr	r3, [r7, #4]
 8008400:	2201      	movs	r2, #1
 8008402:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8008406:	687b      	ldr	r3, [r7, #4]
 8008408:	2201      	movs	r2, #1
 800840a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800840e:	687b      	ldr	r3, [r7, #4]
 8008410:	2201      	movs	r2, #1
 8008412:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008416:	687b      	ldr	r3, [r7, #4]
 8008418:	2201      	movs	r2, #1
 800841a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800841e:	2300      	movs	r3, #0
}
 8008420:	4618      	mov	r0, r3
 8008422:	3708      	adds	r7, #8
 8008424:	46bd      	mov	sp, r7
 8008426:	bd80      	pop	{r7, pc}

08008428 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8008428:	b480      	push	{r7}
 800842a:	b083      	sub	sp, #12
 800842c:	af00      	add	r7, sp, #0
 800842e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8008430:	bf00      	nop
 8008432:	370c      	adds	r7, #12
 8008434:	46bd      	mov	sp, r7
 8008436:	f85d 7b04 	ldr.w	r7, [sp], #4
 800843a:	4770      	bx	lr

0800843c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800843c:	b580      	push	{r7, lr}
 800843e:	b084      	sub	sp, #16
 8008440:	af00      	add	r7, sp, #0
 8008442:	6078      	str	r0, [r7, #4]
 8008444:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8008446:	683b      	ldr	r3, [r7, #0]
 8008448:	2b00      	cmp	r3, #0
 800844a:	d109      	bne.n	8008460 <HAL_TIM_PWM_Start+0x24>
 800844c:	687b      	ldr	r3, [r7, #4]
 800844e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8008452:	b2db      	uxtb	r3, r3
 8008454:	2b01      	cmp	r3, #1
 8008456:	bf14      	ite	ne
 8008458:	2301      	movne	r3, #1
 800845a:	2300      	moveq	r3, #0
 800845c:	b2db      	uxtb	r3, r3
 800845e:	e022      	b.n	80084a6 <HAL_TIM_PWM_Start+0x6a>
 8008460:	683b      	ldr	r3, [r7, #0]
 8008462:	2b04      	cmp	r3, #4
 8008464:	d109      	bne.n	800847a <HAL_TIM_PWM_Start+0x3e>
 8008466:	687b      	ldr	r3, [r7, #4]
 8008468:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800846c:	b2db      	uxtb	r3, r3
 800846e:	2b01      	cmp	r3, #1
 8008470:	bf14      	ite	ne
 8008472:	2301      	movne	r3, #1
 8008474:	2300      	moveq	r3, #0
 8008476:	b2db      	uxtb	r3, r3
 8008478:	e015      	b.n	80084a6 <HAL_TIM_PWM_Start+0x6a>
 800847a:	683b      	ldr	r3, [r7, #0]
 800847c:	2b08      	cmp	r3, #8
 800847e:	d109      	bne.n	8008494 <HAL_TIM_PWM_Start+0x58>
 8008480:	687b      	ldr	r3, [r7, #4]
 8008482:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8008486:	b2db      	uxtb	r3, r3
 8008488:	2b01      	cmp	r3, #1
 800848a:	bf14      	ite	ne
 800848c:	2301      	movne	r3, #1
 800848e:	2300      	moveq	r3, #0
 8008490:	b2db      	uxtb	r3, r3
 8008492:	e008      	b.n	80084a6 <HAL_TIM_PWM_Start+0x6a>
 8008494:	687b      	ldr	r3, [r7, #4]
 8008496:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800849a:	b2db      	uxtb	r3, r3
 800849c:	2b01      	cmp	r3, #1
 800849e:	bf14      	ite	ne
 80084a0:	2301      	movne	r3, #1
 80084a2:	2300      	moveq	r3, #0
 80084a4:	b2db      	uxtb	r3, r3
 80084a6:	2b00      	cmp	r3, #0
 80084a8:	d001      	beq.n	80084ae <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 80084aa:	2301      	movs	r3, #1
 80084ac:	e068      	b.n	8008580 <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80084ae:	683b      	ldr	r3, [r7, #0]
 80084b0:	2b00      	cmp	r3, #0
 80084b2:	d104      	bne.n	80084be <HAL_TIM_PWM_Start+0x82>
 80084b4:	687b      	ldr	r3, [r7, #4]
 80084b6:	2202      	movs	r2, #2
 80084b8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80084bc:	e013      	b.n	80084e6 <HAL_TIM_PWM_Start+0xaa>
 80084be:	683b      	ldr	r3, [r7, #0]
 80084c0:	2b04      	cmp	r3, #4
 80084c2:	d104      	bne.n	80084ce <HAL_TIM_PWM_Start+0x92>
 80084c4:	687b      	ldr	r3, [r7, #4]
 80084c6:	2202      	movs	r2, #2
 80084c8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80084cc:	e00b      	b.n	80084e6 <HAL_TIM_PWM_Start+0xaa>
 80084ce:	683b      	ldr	r3, [r7, #0]
 80084d0:	2b08      	cmp	r3, #8
 80084d2:	d104      	bne.n	80084de <HAL_TIM_PWM_Start+0xa2>
 80084d4:	687b      	ldr	r3, [r7, #4]
 80084d6:	2202      	movs	r2, #2
 80084d8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80084dc:	e003      	b.n	80084e6 <HAL_TIM_PWM_Start+0xaa>
 80084de:	687b      	ldr	r3, [r7, #4]
 80084e0:	2202      	movs	r2, #2
 80084e2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80084e6:	687b      	ldr	r3, [r7, #4]
 80084e8:	681b      	ldr	r3, [r3, #0]
 80084ea:	2201      	movs	r2, #1
 80084ec:	6839      	ldr	r1, [r7, #0]
 80084ee:	4618      	mov	r0, r3
 80084f0:	f001 fb22 	bl	8009b38 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80084f4:	687b      	ldr	r3, [r7, #4]
 80084f6:	681b      	ldr	r3, [r3, #0]
 80084f8:	4a23      	ldr	r2, [pc, #140]	@ (8008588 <HAL_TIM_PWM_Start+0x14c>)
 80084fa:	4293      	cmp	r3, r2
 80084fc:	d107      	bne.n	800850e <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80084fe:	687b      	ldr	r3, [r7, #4]
 8008500:	681b      	ldr	r3, [r3, #0]
 8008502:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8008504:	687b      	ldr	r3, [r7, #4]
 8008506:	681b      	ldr	r3, [r3, #0]
 8008508:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800850c:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800850e:	687b      	ldr	r3, [r7, #4]
 8008510:	681b      	ldr	r3, [r3, #0]
 8008512:	4a1d      	ldr	r2, [pc, #116]	@ (8008588 <HAL_TIM_PWM_Start+0x14c>)
 8008514:	4293      	cmp	r3, r2
 8008516:	d018      	beq.n	800854a <HAL_TIM_PWM_Start+0x10e>
 8008518:	687b      	ldr	r3, [r7, #4]
 800851a:	681b      	ldr	r3, [r3, #0]
 800851c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008520:	d013      	beq.n	800854a <HAL_TIM_PWM_Start+0x10e>
 8008522:	687b      	ldr	r3, [r7, #4]
 8008524:	681b      	ldr	r3, [r3, #0]
 8008526:	4a19      	ldr	r2, [pc, #100]	@ (800858c <HAL_TIM_PWM_Start+0x150>)
 8008528:	4293      	cmp	r3, r2
 800852a:	d00e      	beq.n	800854a <HAL_TIM_PWM_Start+0x10e>
 800852c:	687b      	ldr	r3, [r7, #4]
 800852e:	681b      	ldr	r3, [r3, #0]
 8008530:	4a17      	ldr	r2, [pc, #92]	@ (8008590 <HAL_TIM_PWM_Start+0x154>)
 8008532:	4293      	cmp	r3, r2
 8008534:	d009      	beq.n	800854a <HAL_TIM_PWM_Start+0x10e>
 8008536:	687b      	ldr	r3, [r7, #4]
 8008538:	681b      	ldr	r3, [r3, #0]
 800853a:	4a16      	ldr	r2, [pc, #88]	@ (8008594 <HAL_TIM_PWM_Start+0x158>)
 800853c:	4293      	cmp	r3, r2
 800853e:	d004      	beq.n	800854a <HAL_TIM_PWM_Start+0x10e>
 8008540:	687b      	ldr	r3, [r7, #4]
 8008542:	681b      	ldr	r3, [r3, #0]
 8008544:	4a14      	ldr	r2, [pc, #80]	@ (8008598 <HAL_TIM_PWM_Start+0x15c>)
 8008546:	4293      	cmp	r3, r2
 8008548:	d111      	bne.n	800856e <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800854a:	687b      	ldr	r3, [r7, #4]
 800854c:	681b      	ldr	r3, [r3, #0]
 800854e:	689b      	ldr	r3, [r3, #8]
 8008550:	f003 0307 	and.w	r3, r3, #7
 8008554:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008556:	68fb      	ldr	r3, [r7, #12]
 8008558:	2b06      	cmp	r3, #6
 800855a:	d010      	beq.n	800857e <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 800855c:	687b      	ldr	r3, [r7, #4]
 800855e:	681b      	ldr	r3, [r3, #0]
 8008560:	681a      	ldr	r2, [r3, #0]
 8008562:	687b      	ldr	r3, [r7, #4]
 8008564:	681b      	ldr	r3, [r3, #0]
 8008566:	f042 0201 	orr.w	r2, r2, #1
 800856a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800856c:	e007      	b.n	800857e <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800856e:	687b      	ldr	r3, [r7, #4]
 8008570:	681b      	ldr	r3, [r3, #0]
 8008572:	681a      	ldr	r2, [r3, #0]
 8008574:	687b      	ldr	r3, [r7, #4]
 8008576:	681b      	ldr	r3, [r3, #0]
 8008578:	f042 0201 	orr.w	r2, r2, #1
 800857c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800857e:	2300      	movs	r3, #0
}
 8008580:	4618      	mov	r0, r3
 8008582:	3710      	adds	r7, #16
 8008584:	46bd      	mov	sp, r7
 8008586:	bd80      	pop	{r7, pc}
 8008588:	40010000 	.word	0x40010000
 800858c:	40000400 	.word	0x40000400
 8008590:	40000800 	.word	0x40000800
 8008594:	40000c00 	.word	0x40000c00
 8008598:	40014000 	.word	0x40014000

0800859c <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 800859c:	b580      	push	{r7, lr}
 800859e:	b082      	sub	sp, #8
 80085a0:	af00      	add	r7, sp, #0
 80085a2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80085a4:	687b      	ldr	r3, [r7, #4]
 80085a6:	2b00      	cmp	r3, #0
 80085a8:	d101      	bne.n	80085ae <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 80085aa:	2301      	movs	r3, #1
 80085ac:	e041      	b.n	8008632 <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80085ae:	687b      	ldr	r3, [r7, #4]
 80085b0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80085b4:	b2db      	uxtb	r3, r3
 80085b6:	2b00      	cmp	r3, #0
 80085b8:	d106      	bne.n	80085c8 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80085ba:	687b      	ldr	r3, [r7, #4]
 80085bc:	2200      	movs	r2, #0
 80085be:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 80085c2:	6878      	ldr	r0, [r7, #4]
 80085c4:	f000 f839 	bl	800863a <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80085c8:	687b      	ldr	r3, [r7, #4]
 80085ca:	2202      	movs	r2, #2
 80085cc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80085d0:	687b      	ldr	r3, [r7, #4]
 80085d2:	681a      	ldr	r2, [r3, #0]
 80085d4:	687b      	ldr	r3, [r7, #4]
 80085d6:	3304      	adds	r3, #4
 80085d8:	4619      	mov	r1, r3
 80085da:	4610      	mov	r0, r2
 80085dc:	f000 fe4a 	bl	8009274 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80085e0:	687b      	ldr	r3, [r7, #4]
 80085e2:	2201      	movs	r2, #1
 80085e4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80085e8:	687b      	ldr	r3, [r7, #4]
 80085ea:	2201      	movs	r2, #1
 80085ec:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80085f0:	687b      	ldr	r3, [r7, #4]
 80085f2:	2201      	movs	r2, #1
 80085f4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80085f8:	687b      	ldr	r3, [r7, #4]
 80085fa:	2201      	movs	r2, #1
 80085fc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8008600:	687b      	ldr	r3, [r7, #4]
 8008602:	2201      	movs	r2, #1
 8008604:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008608:	687b      	ldr	r3, [r7, #4]
 800860a:	2201      	movs	r2, #1
 800860c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8008610:	687b      	ldr	r3, [r7, #4]
 8008612:	2201      	movs	r2, #1
 8008614:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8008618:	687b      	ldr	r3, [r7, #4]
 800861a:	2201      	movs	r2, #1
 800861c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008620:	687b      	ldr	r3, [r7, #4]
 8008622:	2201      	movs	r2, #1
 8008624:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008628:	687b      	ldr	r3, [r7, #4]
 800862a:	2201      	movs	r2, #1
 800862c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8008630:	2300      	movs	r3, #0
}
 8008632:	4618      	mov	r0, r3
 8008634:	3708      	adds	r7, #8
 8008636:	46bd      	mov	sp, r7
 8008638:	bd80      	pop	{r7, pc}

0800863a <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 800863a:	b480      	push	{r7}
 800863c:	b083      	sub	sp, #12
 800863e:	af00      	add	r7, sp, #0
 8008640:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 8008642:	bf00      	nop
 8008644:	370c      	adds	r7, #12
 8008646:	46bd      	mov	sp, r7
 8008648:	f85d 7b04 	ldr.w	r7, [sp], #4
 800864c:	4770      	bx	lr
	...

08008650 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8008650:	b580      	push	{r7, lr}
 8008652:	b084      	sub	sp, #16
 8008654:	af00      	add	r7, sp, #0
 8008656:	6078      	str	r0, [r7, #4]
 8008658:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800865a:	2300      	movs	r3, #0
 800865c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 800865e:	683b      	ldr	r3, [r7, #0]
 8008660:	2b00      	cmp	r3, #0
 8008662:	d104      	bne.n	800866e <HAL_TIM_IC_Start_IT+0x1e>
 8008664:	687b      	ldr	r3, [r7, #4]
 8008666:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800866a:	b2db      	uxtb	r3, r3
 800866c:	e013      	b.n	8008696 <HAL_TIM_IC_Start_IT+0x46>
 800866e:	683b      	ldr	r3, [r7, #0]
 8008670:	2b04      	cmp	r3, #4
 8008672:	d104      	bne.n	800867e <HAL_TIM_IC_Start_IT+0x2e>
 8008674:	687b      	ldr	r3, [r7, #4]
 8008676:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800867a:	b2db      	uxtb	r3, r3
 800867c:	e00b      	b.n	8008696 <HAL_TIM_IC_Start_IT+0x46>
 800867e:	683b      	ldr	r3, [r7, #0]
 8008680:	2b08      	cmp	r3, #8
 8008682:	d104      	bne.n	800868e <HAL_TIM_IC_Start_IT+0x3e>
 8008684:	687b      	ldr	r3, [r7, #4]
 8008686:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800868a:	b2db      	uxtb	r3, r3
 800868c:	e003      	b.n	8008696 <HAL_TIM_IC_Start_IT+0x46>
 800868e:	687b      	ldr	r3, [r7, #4]
 8008690:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008694:	b2db      	uxtb	r3, r3
 8008696:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8008698:	683b      	ldr	r3, [r7, #0]
 800869a:	2b00      	cmp	r3, #0
 800869c:	d104      	bne.n	80086a8 <HAL_TIM_IC_Start_IT+0x58>
 800869e:	687b      	ldr	r3, [r7, #4]
 80086a0:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80086a4:	b2db      	uxtb	r3, r3
 80086a6:	e013      	b.n	80086d0 <HAL_TIM_IC_Start_IT+0x80>
 80086a8:	683b      	ldr	r3, [r7, #0]
 80086aa:	2b04      	cmp	r3, #4
 80086ac:	d104      	bne.n	80086b8 <HAL_TIM_IC_Start_IT+0x68>
 80086ae:	687b      	ldr	r3, [r7, #4]
 80086b0:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 80086b4:	b2db      	uxtb	r3, r3
 80086b6:	e00b      	b.n	80086d0 <HAL_TIM_IC_Start_IT+0x80>
 80086b8:	683b      	ldr	r3, [r7, #0]
 80086ba:	2b08      	cmp	r3, #8
 80086bc:	d104      	bne.n	80086c8 <HAL_TIM_IC_Start_IT+0x78>
 80086be:	687b      	ldr	r3, [r7, #4]
 80086c0:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80086c4:	b2db      	uxtb	r3, r3
 80086c6:	e003      	b.n	80086d0 <HAL_TIM_IC_Start_IT+0x80>
 80086c8:	687b      	ldr	r3, [r7, #4]
 80086ca:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80086ce:	b2db      	uxtb	r3, r3
 80086d0:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 80086d2:	7bbb      	ldrb	r3, [r7, #14]
 80086d4:	2b01      	cmp	r3, #1
 80086d6:	d102      	bne.n	80086de <HAL_TIM_IC_Start_IT+0x8e>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 80086d8:	7b7b      	ldrb	r3, [r7, #13]
 80086da:	2b01      	cmp	r3, #1
 80086dc:	d001      	beq.n	80086e2 <HAL_TIM_IC_Start_IT+0x92>
  {
    return HAL_ERROR;
 80086de:	2301      	movs	r3, #1
 80086e0:	e0c2      	b.n	8008868 <HAL_TIM_IC_Start_IT+0x218>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80086e2:	683b      	ldr	r3, [r7, #0]
 80086e4:	2b00      	cmp	r3, #0
 80086e6:	d104      	bne.n	80086f2 <HAL_TIM_IC_Start_IT+0xa2>
 80086e8:	687b      	ldr	r3, [r7, #4]
 80086ea:	2202      	movs	r2, #2
 80086ec:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80086f0:	e013      	b.n	800871a <HAL_TIM_IC_Start_IT+0xca>
 80086f2:	683b      	ldr	r3, [r7, #0]
 80086f4:	2b04      	cmp	r3, #4
 80086f6:	d104      	bne.n	8008702 <HAL_TIM_IC_Start_IT+0xb2>
 80086f8:	687b      	ldr	r3, [r7, #4]
 80086fa:	2202      	movs	r2, #2
 80086fc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8008700:	e00b      	b.n	800871a <HAL_TIM_IC_Start_IT+0xca>
 8008702:	683b      	ldr	r3, [r7, #0]
 8008704:	2b08      	cmp	r3, #8
 8008706:	d104      	bne.n	8008712 <HAL_TIM_IC_Start_IT+0xc2>
 8008708:	687b      	ldr	r3, [r7, #4]
 800870a:	2202      	movs	r2, #2
 800870c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8008710:	e003      	b.n	800871a <HAL_TIM_IC_Start_IT+0xca>
 8008712:	687b      	ldr	r3, [r7, #4]
 8008714:	2202      	movs	r2, #2
 8008716:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800871a:	683b      	ldr	r3, [r7, #0]
 800871c:	2b00      	cmp	r3, #0
 800871e:	d104      	bne.n	800872a <HAL_TIM_IC_Start_IT+0xda>
 8008720:	687b      	ldr	r3, [r7, #4]
 8008722:	2202      	movs	r2, #2
 8008724:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8008728:	e013      	b.n	8008752 <HAL_TIM_IC_Start_IT+0x102>
 800872a:	683b      	ldr	r3, [r7, #0]
 800872c:	2b04      	cmp	r3, #4
 800872e:	d104      	bne.n	800873a <HAL_TIM_IC_Start_IT+0xea>
 8008730:	687b      	ldr	r3, [r7, #4]
 8008732:	2202      	movs	r2, #2
 8008734:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8008738:	e00b      	b.n	8008752 <HAL_TIM_IC_Start_IT+0x102>
 800873a:	683b      	ldr	r3, [r7, #0]
 800873c:	2b08      	cmp	r3, #8
 800873e:	d104      	bne.n	800874a <HAL_TIM_IC_Start_IT+0xfa>
 8008740:	687b      	ldr	r3, [r7, #4]
 8008742:	2202      	movs	r2, #2
 8008744:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008748:	e003      	b.n	8008752 <HAL_TIM_IC_Start_IT+0x102>
 800874a:	687b      	ldr	r3, [r7, #4]
 800874c:	2202      	movs	r2, #2
 800874e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  switch (Channel)
 8008752:	683b      	ldr	r3, [r7, #0]
 8008754:	2b0c      	cmp	r3, #12
 8008756:	d841      	bhi.n	80087dc <HAL_TIM_IC_Start_IT+0x18c>
 8008758:	a201      	add	r2, pc, #4	@ (adr r2, 8008760 <HAL_TIM_IC_Start_IT+0x110>)
 800875a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800875e:	bf00      	nop
 8008760:	08008795 	.word	0x08008795
 8008764:	080087dd 	.word	0x080087dd
 8008768:	080087dd 	.word	0x080087dd
 800876c:	080087dd 	.word	0x080087dd
 8008770:	080087a7 	.word	0x080087a7
 8008774:	080087dd 	.word	0x080087dd
 8008778:	080087dd 	.word	0x080087dd
 800877c:	080087dd 	.word	0x080087dd
 8008780:	080087b9 	.word	0x080087b9
 8008784:	080087dd 	.word	0x080087dd
 8008788:	080087dd 	.word	0x080087dd
 800878c:	080087dd 	.word	0x080087dd
 8008790:	080087cb 	.word	0x080087cb
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8008794:	687b      	ldr	r3, [r7, #4]
 8008796:	681b      	ldr	r3, [r3, #0]
 8008798:	68da      	ldr	r2, [r3, #12]
 800879a:	687b      	ldr	r3, [r7, #4]
 800879c:	681b      	ldr	r3, [r3, #0]
 800879e:	f042 0202 	orr.w	r2, r2, #2
 80087a2:	60da      	str	r2, [r3, #12]
      break;
 80087a4:	e01d      	b.n	80087e2 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 80087a6:	687b      	ldr	r3, [r7, #4]
 80087a8:	681b      	ldr	r3, [r3, #0]
 80087aa:	68da      	ldr	r2, [r3, #12]
 80087ac:	687b      	ldr	r3, [r7, #4]
 80087ae:	681b      	ldr	r3, [r3, #0]
 80087b0:	f042 0204 	orr.w	r2, r2, #4
 80087b4:	60da      	str	r2, [r3, #12]
      break;
 80087b6:	e014      	b.n	80087e2 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 80087b8:	687b      	ldr	r3, [r7, #4]
 80087ba:	681b      	ldr	r3, [r3, #0]
 80087bc:	68da      	ldr	r2, [r3, #12]
 80087be:	687b      	ldr	r3, [r7, #4]
 80087c0:	681b      	ldr	r3, [r3, #0]
 80087c2:	f042 0208 	orr.w	r2, r2, #8
 80087c6:	60da      	str	r2, [r3, #12]
      break;
 80087c8:	e00b      	b.n	80087e2 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 80087ca:	687b      	ldr	r3, [r7, #4]
 80087cc:	681b      	ldr	r3, [r3, #0]
 80087ce:	68da      	ldr	r2, [r3, #12]
 80087d0:	687b      	ldr	r3, [r7, #4]
 80087d2:	681b      	ldr	r3, [r3, #0]
 80087d4:	f042 0210 	orr.w	r2, r2, #16
 80087d8:	60da      	str	r2, [r3, #12]
      break;
 80087da:	e002      	b.n	80087e2 <HAL_TIM_IC_Start_IT+0x192>
    }

    default:
      status = HAL_ERROR;
 80087dc:	2301      	movs	r3, #1
 80087de:	73fb      	strb	r3, [r7, #15]
      break;
 80087e0:	bf00      	nop
  }

  if (status == HAL_OK)
 80087e2:	7bfb      	ldrb	r3, [r7, #15]
 80087e4:	2b00      	cmp	r3, #0
 80087e6:	d13e      	bne.n	8008866 <HAL_TIM_IC_Start_IT+0x216>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80087e8:	687b      	ldr	r3, [r7, #4]
 80087ea:	681b      	ldr	r3, [r3, #0]
 80087ec:	2201      	movs	r2, #1
 80087ee:	6839      	ldr	r1, [r7, #0]
 80087f0:	4618      	mov	r0, r3
 80087f2:	f001 f9a1 	bl	8009b38 <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80087f6:	687b      	ldr	r3, [r7, #4]
 80087f8:	681b      	ldr	r3, [r3, #0]
 80087fa:	4a1d      	ldr	r2, [pc, #116]	@ (8008870 <HAL_TIM_IC_Start_IT+0x220>)
 80087fc:	4293      	cmp	r3, r2
 80087fe:	d018      	beq.n	8008832 <HAL_TIM_IC_Start_IT+0x1e2>
 8008800:	687b      	ldr	r3, [r7, #4]
 8008802:	681b      	ldr	r3, [r3, #0]
 8008804:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008808:	d013      	beq.n	8008832 <HAL_TIM_IC_Start_IT+0x1e2>
 800880a:	687b      	ldr	r3, [r7, #4]
 800880c:	681b      	ldr	r3, [r3, #0]
 800880e:	4a19      	ldr	r2, [pc, #100]	@ (8008874 <HAL_TIM_IC_Start_IT+0x224>)
 8008810:	4293      	cmp	r3, r2
 8008812:	d00e      	beq.n	8008832 <HAL_TIM_IC_Start_IT+0x1e2>
 8008814:	687b      	ldr	r3, [r7, #4]
 8008816:	681b      	ldr	r3, [r3, #0]
 8008818:	4a17      	ldr	r2, [pc, #92]	@ (8008878 <HAL_TIM_IC_Start_IT+0x228>)
 800881a:	4293      	cmp	r3, r2
 800881c:	d009      	beq.n	8008832 <HAL_TIM_IC_Start_IT+0x1e2>
 800881e:	687b      	ldr	r3, [r7, #4]
 8008820:	681b      	ldr	r3, [r3, #0]
 8008822:	4a16      	ldr	r2, [pc, #88]	@ (800887c <HAL_TIM_IC_Start_IT+0x22c>)
 8008824:	4293      	cmp	r3, r2
 8008826:	d004      	beq.n	8008832 <HAL_TIM_IC_Start_IT+0x1e2>
 8008828:	687b      	ldr	r3, [r7, #4]
 800882a:	681b      	ldr	r3, [r3, #0]
 800882c:	4a14      	ldr	r2, [pc, #80]	@ (8008880 <HAL_TIM_IC_Start_IT+0x230>)
 800882e:	4293      	cmp	r3, r2
 8008830:	d111      	bne.n	8008856 <HAL_TIM_IC_Start_IT+0x206>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008832:	687b      	ldr	r3, [r7, #4]
 8008834:	681b      	ldr	r3, [r3, #0]
 8008836:	689b      	ldr	r3, [r3, #8]
 8008838:	f003 0307 	and.w	r3, r3, #7
 800883c:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800883e:	68bb      	ldr	r3, [r7, #8]
 8008840:	2b06      	cmp	r3, #6
 8008842:	d010      	beq.n	8008866 <HAL_TIM_IC_Start_IT+0x216>
      {
        __HAL_TIM_ENABLE(htim);
 8008844:	687b      	ldr	r3, [r7, #4]
 8008846:	681b      	ldr	r3, [r3, #0]
 8008848:	681a      	ldr	r2, [r3, #0]
 800884a:	687b      	ldr	r3, [r7, #4]
 800884c:	681b      	ldr	r3, [r3, #0]
 800884e:	f042 0201 	orr.w	r2, r2, #1
 8008852:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008854:	e007      	b.n	8008866 <HAL_TIM_IC_Start_IT+0x216>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8008856:	687b      	ldr	r3, [r7, #4]
 8008858:	681b      	ldr	r3, [r3, #0]
 800885a:	681a      	ldr	r2, [r3, #0]
 800885c:	687b      	ldr	r3, [r7, #4]
 800885e:	681b      	ldr	r3, [r3, #0]
 8008860:	f042 0201 	orr.w	r2, r2, #1
 8008864:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 8008866:	7bfb      	ldrb	r3, [r7, #15]
}
 8008868:	4618      	mov	r0, r3
 800886a:	3710      	adds	r7, #16
 800886c:	46bd      	mov	sp, r7
 800886e:	bd80      	pop	{r7, pc}
 8008870:	40010000 	.word	0x40010000
 8008874:	40000400 	.word	0x40000400
 8008878:	40000800 	.word	0x40000800
 800887c:	40000c00 	.word	0x40000c00
 8008880:	40014000 	.word	0x40014000

08008884 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 8008884:	b580      	push	{r7, lr}
 8008886:	b086      	sub	sp, #24
 8008888:	af00      	add	r7, sp, #0
 800888a:	6078      	str	r0, [r7, #4]
 800888c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 800888e:	687b      	ldr	r3, [r7, #4]
 8008890:	2b00      	cmp	r3, #0
 8008892:	d101      	bne.n	8008898 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8008894:	2301      	movs	r3, #1
 8008896:	e097      	b.n	80089c8 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008898:	687b      	ldr	r3, [r7, #4]
 800889a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800889e:	b2db      	uxtb	r3, r3
 80088a0:	2b00      	cmp	r3, #0
 80088a2:	d106      	bne.n	80088b2 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80088a4:	687b      	ldr	r3, [r7, #4]
 80088a6:	2200      	movs	r2, #0
 80088a8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 80088ac:	6878      	ldr	r0, [r7, #4]
 80088ae:	f7fb fd83 	bl	80043b8 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80088b2:	687b      	ldr	r3, [r7, #4]
 80088b4:	2202      	movs	r2, #2
 80088b6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 80088ba:	687b      	ldr	r3, [r7, #4]
 80088bc:	681b      	ldr	r3, [r3, #0]
 80088be:	689b      	ldr	r3, [r3, #8]
 80088c0:	687a      	ldr	r2, [r7, #4]
 80088c2:	6812      	ldr	r2, [r2, #0]
 80088c4:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80088c8:	f023 0307 	bic.w	r3, r3, #7
 80088cc:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80088ce:	687b      	ldr	r3, [r7, #4]
 80088d0:	681a      	ldr	r2, [r3, #0]
 80088d2:	687b      	ldr	r3, [r7, #4]
 80088d4:	3304      	adds	r3, #4
 80088d6:	4619      	mov	r1, r3
 80088d8:	4610      	mov	r0, r2
 80088da:	f000 fccb 	bl	8009274 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80088de:	687b      	ldr	r3, [r7, #4]
 80088e0:	681b      	ldr	r3, [r3, #0]
 80088e2:	689b      	ldr	r3, [r3, #8]
 80088e4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 80088e6:	687b      	ldr	r3, [r7, #4]
 80088e8:	681b      	ldr	r3, [r3, #0]
 80088ea:	699b      	ldr	r3, [r3, #24]
 80088ec:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 80088ee:	687b      	ldr	r3, [r7, #4]
 80088f0:	681b      	ldr	r3, [r3, #0]
 80088f2:	6a1b      	ldr	r3, [r3, #32]
 80088f4:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 80088f6:	683b      	ldr	r3, [r7, #0]
 80088f8:	681b      	ldr	r3, [r3, #0]
 80088fa:	697a      	ldr	r2, [r7, #20]
 80088fc:	4313      	orrs	r3, r2
 80088fe:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8008900:	693b      	ldr	r3, [r7, #16]
 8008902:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008906:	f023 0303 	bic.w	r3, r3, #3
 800890a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 800890c:	683b      	ldr	r3, [r7, #0]
 800890e:	689a      	ldr	r2, [r3, #8]
 8008910:	683b      	ldr	r3, [r7, #0]
 8008912:	699b      	ldr	r3, [r3, #24]
 8008914:	021b      	lsls	r3, r3, #8
 8008916:	4313      	orrs	r3, r2
 8008918:	693a      	ldr	r2, [r7, #16]
 800891a:	4313      	orrs	r3, r2
 800891c:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 800891e:	693b      	ldr	r3, [r7, #16]
 8008920:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 8008924:	f023 030c 	bic.w	r3, r3, #12
 8008928:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 800892a:	693b      	ldr	r3, [r7, #16]
 800892c:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8008930:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8008934:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8008936:	683b      	ldr	r3, [r7, #0]
 8008938:	68da      	ldr	r2, [r3, #12]
 800893a:	683b      	ldr	r3, [r7, #0]
 800893c:	69db      	ldr	r3, [r3, #28]
 800893e:	021b      	lsls	r3, r3, #8
 8008940:	4313      	orrs	r3, r2
 8008942:	693a      	ldr	r2, [r7, #16]
 8008944:	4313      	orrs	r3, r2
 8008946:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8008948:	683b      	ldr	r3, [r7, #0]
 800894a:	691b      	ldr	r3, [r3, #16]
 800894c:	011a      	lsls	r2, r3, #4
 800894e:	683b      	ldr	r3, [r7, #0]
 8008950:	6a1b      	ldr	r3, [r3, #32]
 8008952:	031b      	lsls	r3, r3, #12
 8008954:	4313      	orrs	r3, r2
 8008956:	693a      	ldr	r2, [r7, #16]
 8008958:	4313      	orrs	r3, r2
 800895a:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 800895c:	68fb      	ldr	r3, [r7, #12]
 800895e:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 8008962:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8008964:	68fb      	ldr	r3, [r7, #12]
 8008966:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 800896a:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 800896c:	683b      	ldr	r3, [r7, #0]
 800896e:	685a      	ldr	r2, [r3, #4]
 8008970:	683b      	ldr	r3, [r7, #0]
 8008972:	695b      	ldr	r3, [r3, #20]
 8008974:	011b      	lsls	r3, r3, #4
 8008976:	4313      	orrs	r3, r2
 8008978:	68fa      	ldr	r2, [r7, #12]
 800897a:	4313      	orrs	r3, r2
 800897c:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800897e:	687b      	ldr	r3, [r7, #4]
 8008980:	681b      	ldr	r3, [r3, #0]
 8008982:	697a      	ldr	r2, [r7, #20]
 8008984:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8008986:	687b      	ldr	r3, [r7, #4]
 8008988:	681b      	ldr	r3, [r3, #0]
 800898a:	693a      	ldr	r2, [r7, #16]
 800898c:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 800898e:	687b      	ldr	r3, [r7, #4]
 8008990:	681b      	ldr	r3, [r3, #0]
 8008992:	68fa      	ldr	r2, [r7, #12]
 8008994:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008996:	687b      	ldr	r3, [r7, #4]
 8008998:	2201      	movs	r2, #1
 800899a:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800899e:	687b      	ldr	r3, [r7, #4]
 80089a0:	2201      	movs	r2, #1
 80089a2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80089a6:	687b      	ldr	r3, [r7, #4]
 80089a8:	2201      	movs	r2, #1
 80089aa:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80089ae:	687b      	ldr	r3, [r7, #4]
 80089b0:	2201      	movs	r2, #1
 80089b2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80089b6:	687b      	ldr	r3, [r7, #4]
 80089b8:	2201      	movs	r2, #1
 80089ba:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80089be:	687b      	ldr	r3, [r7, #4]
 80089c0:	2201      	movs	r2, #1
 80089c2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80089c6:	2300      	movs	r3, #0
}
 80089c8:	4618      	mov	r0, r3
 80089ca:	3718      	adds	r7, #24
 80089cc:	46bd      	mov	sp, r7
 80089ce:	bd80      	pop	{r7, pc}

080089d0 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80089d0:	b580      	push	{r7, lr}
 80089d2:	b084      	sub	sp, #16
 80089d4:	af00      	add	r7, sp, #0
 80089d6:	6078      	str	r0, [r7, #4]
 80089d8:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 80089da:	687b      	ldr	r3, [r7, #4]
 80089dc:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80089e0:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 80089e2:	687b      	ldr	r3, [r7, #4]
 80089e4:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80089e8:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 80089ea:	687b      	ldr	r3, [r7, #4]
 80089ec:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80089f0:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 80089f2:	687b      	ldr	r3, [r7, #4]
 80089f4:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 80089f8:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 80089fa:	683b      	ldr	r3, [r7, #0]
 80089fc:	2b00      	cmp	r3, #0
 80089fe:	d110      	bne.n	8008a22 <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8008a00:	7bfb      	ldrb	r3, [r7, #15]
 8008a02:	2b01      	cmp	r3, #1
 8008a04:	d102      	bne.n	8008a0c <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8008a06:	7b7b      	ldrb	r3, [r7, #13]
 8008a08:	2b01      	cmp	r3, #1
 8008a0a:	d001      	beq.n	8008a10 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8008a0c:	2301      	movs	r3, #1
 8008a0e:	e069      	b.n	8008ae4 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8008a10:	687b      	ldr	r3, [r7, #4]
 8008a12:	2202      	movs	r2, #2
 8008a14:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8008a18:	687b      	ldr	r3, [r7, #4]
 8008a1a:	2202      	movs	r2, #2
 8008a1c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8008a20:	e031      	b.n	8008a86 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8008a22:	683b      	ldr	r3, [r7, #0]
 8008a24:	2b04      	cmp	r3, #4
 8008a26:	d110      	bne.n	8008a4a <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8008a28:	7bbb      	ldrb	r3, [r7, #14]
 8008a2a:	2b01      	cmp	r3, #1
 8008a2c:	d102      	bne.n	8008a34 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8008a2e:	7b3b      	ldrb	r3, [r7, #12]
 8008a30:	2b01      	cmp	r3, #1
 8008a32:	d001      	beq.n	8008a38 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8008a34:	2301      	movs	r3, #1
 8008a36:	e055      	b.n	8008ae4 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8008a38:	687b      	ldr	r3, [r7, #4]
 8008a3a:	2202      	movs	r2, #2
 8008a3c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8008a40:	687b      	ldr	r3, [r7, #4]
 8008a42:	2202      	movs	r2, #2
 8008a44:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8008a48:	e01d      	b.n	8008a86 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8008a4a:	7bfb      	ldrb	r3, [r7, #15]
 8008a4c:	2b01      	cmp	r3, #1
 8008a4e:	d108      	bne.n	8008a62 <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8008a50:	7bbb      	ldrb	r3, [r7, #14]
 8008a52:	2b01      	cmp	r3, #1
 8008a54:	d105      	bne.n	8008a62 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8008a56:	7b7b      	ldrb	r3, [r7, #13]
 8008a58:	2b01      	cmp	r3, #1
 8008a5a:	d102      	bne.n	8008a62 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8008a5c:	7b3b      	ldrb	r3, [r7, #12]
 8008a5e:	2b01      	cmp	r3, #1
 8008a60:	d001      	beq.n	8008a66 <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 8008a62:	2301      	movs	r3, #1
 8008a64:	e03e      	b.n	8008ae4 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8008a66:	687b      	ldr	r3, [r7, #4]
 8008a68:	2202      	movs	r2, #2
 8008a6a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8008a6e:	687b      	ldr	r3, [r7, #4]
 8008a70:	2202      	movs	r2, #2
 8008a72:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8008a76:	687b      	ldr	r3, [r7, #4]
 8008a78:	2202      	movs	r2, #2
 8008a7a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8008a7e:	687b      	ldr	r3, [r7, #4]
 8008a80:	2202      	movs	r2, #2
 8008a82:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 8008a86:	683b      	ldr	r3, [r7, #0]
 8008a88:	2b00      	cmp	r3, #0
 8008a8a:	d003      	beq.n	8008a94 <HAL_TIM_Encoder_Start+0xc4>
 8008a8c:	683b      	ldr	r3, [r7, #0]
 8008a8e:	2b04      	cmp	r3, #4
 8008a90:	d008      	beq.n	8008aa4 <HAL_TIM_Encoder_Start+0xd4>
 8008a92:	e00f      	b.n	8008ab4 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8008a94:	687b      	ldr	r3, [r7, #4]
 8008a96:	681b      	ldr	r3, [r3, #0]
 8008a98:	2201      	movs	r2, #1
 8008a9a:	2100      	movs	r1, #0
 8008a9c:	4618      	mov	r0, r3
 8008a9e:	f001 f84b 	bl	8009b38 <TIM_CCxChannelCmd>
      break;
 8008aa2:	e016      	b.n	8008ad2 <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8008aa4:	687b      	ldr	r3, [r7, #4]
 8008aa6:	681b      	ldr	r3, [r3, #0]
 8008aa8:	2201      	movs	r2, #1
 8008aaa:	2104      	movs	r1, #4
 8008aac:	4618      	mov	r0, r3
 8008aae:	f001 f843 	bl	8009b38 <TIM_CCxChannelCmd>
      break;
 8008ab2:	e00e      	b.n	8008ad2 <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8008ab4:	687b      	ldr	r3, [r7, #4]
 8008ab6:	681b      	ldr	r3, [r3, #0]
 8008ab8:	2201      	movs	r2, #1
 8008aba:	2100      	movs	r1, #0
 8008abc:	4618      	mov	r0, r3
 8008abe:	f001 f83b 	bl	8009b38 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8008ac2:	687b      	ldr	r3, [r7, #4]
 8008ac4:	681b      	ldr	r3, [r3, #0]
 8008ac6:	2201      	movs	r2, #1
 8008ac8:	2104      	movs	r1, #4
 8008aca:	4618      	mov	r0, r3
 8008acc:	f001 f834 	bl	8009b38 <TIM_CCxChannelCmd>
      break;
 8008ad0:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8008ad2:	687b      	ldr	r3, [r7, #4]
 8008ad4:	681b      	ldr	r3, [r3, #0]
 8008ad6:	681a      	ldr	r2, [r3, #0]
 8008ad8:	687b      	ldr	r3, [r7, #4]
 8008ada:	681b      	ldr	r3, [r3, #0]
 8008adc:	f042 0201 	orr.w	r2, r2, #1
 8008ae0:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8008ae2:	2300      	movs	r3, #0
}
 8008ae4:	4618      	mov	r0, r3
 8008ae6:	3710      	adds	r7, #16
 8008ae8:	46bd      	mov	sp, r7
 8008aea:	bd80      	pop	{r7, pc}

08008aec <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8008aec:	b580      	push	{r7, lr}
 8008aee:	b084      	sub	sp, #16
 8008af0:	af00      	add	r7, sp, #0
 8008af2:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8008af4:	687b      	ldr	r3, [r7, #4]
 8008af6:	681b      	ldr	r3, [r3, #0]
 8008af8:	68db      	ldr	r3, [r3, #12]
 8008afa:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8008afc:	687b      	ldr	r3, [r7, #4]
 8008afe:	681b      	ldr	r3, [r3, #0]
 8008b00:	691b      	ldr	r3, [r3, #16]
 8008b02:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8008b04:	68bb      	ldr	r3, [r7, #8]
 8008b06:	f003 0302 	and.w	r3, r3, #2
 8008b0a:	2b00      	cmp	r3, #0
 8008b0c:	d020      	beq.n	8008b50 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8008b0e:	68fb      	ldr	r3, [r7, #12]
 8008b10:	f003 0302 	and.w	r3, r3, #2
 8008b14:	2b00      	cmp	r3, #0
 8008b16:	d01b      	beq.n	8008b50 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8008b18:	687b      	ldr	r3, [r7, #4]
 8008b1a:	681b      	ldr	r3, [r3, #0]
 8008b1c:	f06f 0202 	mvn.w	r2, #2
 8008b20:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8008b22:	687b      	ldr	r3, [r7, #4]
 8008b24:	2201      	movs	r2, #1
 8008b26:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8008b28:	687b      	ldr	r3, [r7, #4]
 8008b2a:	681b      	ldr	r3, [r3, #0]
 8008b2c:	699b      	ldr	r3, [r3, #24]
 8008b2e:	f003 0303 	and.w	r3, r3, #3
 8008b32:	2b00      	cmp	r3, #0
 8008b34:	d003      	beq.n	8008b3e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8008b36:	6878      	ldr	r0, [r7, #4]
 8008b38:	f7fb f816 	bl	8003b68 <HAL_TIM_IC_CaptureCallback>
 8008b3c:	e005      	b.n	8008b4a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8008b3e:	6878      	ldr	r0, [r7, #4]
 8008b40:	f000 fb7a 	bl	8009238 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008b44:	6878      	ldr	r0, [r7, #4]
 8008b46:	f000 fb81 	bl	800924c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008b4a:	687b      	ldr	r3, [r7, #4]
 8008b4c:	2200      	movs	r2, #0
 8008b4e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8008b50:	68bb      	ldr	r3, [r7, #8]
 8008b52:	f003 0304 	and.w	r3, r3, #4
 8008b56:	2b00      	cmp	r3, #0
 8008b58:	d020      	beq.n	8008b9c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8008b5a:	68fb      	ldr	r3, [r7, #12]
 8008b5c:	f003 0304 	and.w	r3, r3, #4
 8008b60:	2b00      	cmp	r3, #0
 8008b62:	d01b      	beq.n	8008b9c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8008b64:	687b      	ldr	r3, [r7, #4]
 8008b66:	681b      	ldr	r3, [r3, #0]
 8008b68:	f06f 0204 	mvn.w	r2, #4
 8008b6c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8008b6e:	687b      	ldr	r3, [r7, #4]
 8008b70:	2202      	movs	r2, #2
 8008b72:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8008b74:	687b      	ldr	r3, [r7, #4]
 8008b76:	681b      	ldr	r3, [r3, #0]
 8008b78:	699b      	ldr	r3, [r3, #24]
 8008b7a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008b7e:	2b00      	cmp	r3, #0
 8008b80:	d003      	beq.n	8008b8a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008b82:	6878      	ldr	r0, [r7, #4]
 8008b84:	f7fa fff0 	bl	8003b68 <HAL_TIM_IC_CaptureCallback>
 8008b88:	e005      	b.n	8008b96 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008b8a:	6878      	ldr	r0, [r7, #4]
 8008b8c:	f000 fb54 	bl	8009238 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008b90:	6878      	ldr	r0, [r7, #4]
 8008b92:	f000 fb5b 	bl	800924c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008b96:	687b      	ldr	r3, [r7, #4]
 8008b98:	2200      	movs	r2, #0
 8008b9a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8008b9c:	68bb      	ldr	r3, [r7, #8]
 8008b9e:	f003 0308 	and.w	r3, r3, #8
 8008ba2:	2b00      	cmp	r3, #0
 8008ba4:	d020      	beq.n	8008be8 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8008ba6:	68fb      	ldr	r3, [r7, #12]
 8008ba8:	f003 0308 	and.w	r3, r3, #8
 8008bac:	2b00      	cmp	r3, #0
 8008bae:	d01b      	beq.n	8008be8 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8008bb0:	687b      	ldr	r3, [r7, #4]
 8008bb2:	681b      	ldr	r3, [r3, #0]
 8008bb4:	f06f 0208 	mvn.w	r2, #8
 8008bb8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8008bba:	687b      	ldr	r3, [r7, #4]
 8008bbc:	2204      	movs	r2, #4
 8008bbe:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8008bc0:	687b      	ldr	r3, [r7, #4]
 8008bc2:	681b      	ldr	r3, [r3, #0]
 8008bc4:	69db      	ldr	r3, [r3, #28]
 8008bc6:	f003 0303 	and.w	r3, r3, #3
 8008bca:	2b00      	cmp	r3, #0
 8008bcc:	d003      	beq.n	8008bd6 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008bce:	6878      	ldr	r0, [r7, #4]
 8008bd0:	f7fa ffca 	bl	8003b68 <HAL_TIM_IC_CaptureCallback>
 8008bd4:	e005      	b.n	8008be2 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008bd6:	6878      	ldr	r0, [r7, #4]
 8008bd8:	f000 fb2e 	bl	8009238 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008bdc:	6878      	ldr	r0, [r7, #4]
 8008bde:	f000 fb35 	bl	800924c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008be2:	687b      	ldr	r3, [r7, #4]
 8008be4:	2200      	movs	r2, #0
 8008be6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8008be8:	68bb      	ldr	r3, [r7, #8]
 8008bea:	f003 0310 	and.w	r3, r3, #16
 8008bee:	2b00      	cmp	r3, #0
 8008bf0:	d020      	beq.n	8008c34 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8008bf2:	68fb      	ldr	r3, [r7, #12]
 8008bf4:	f003 0310 	and.w	r3, r3, #16
 8008bf8:	2b00      	cmp	r3, #0
 8008bfa:	d01b      	beq.n	8008c34 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8008bfc:	687b      	ldr	r3, [r7, #4]
 8008bfe:	681b      	ldr	r3, [r3, #0]
 8008c00:	f06f 0210 	mvn.w	r2, #16
 8008c04:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8008c06:	687b      	ldr	r3, [r7, #4]
 8008c08:	2208      	movs	r2, #8
 8008c0a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8008c0c:	687b      	ldr	r3, [r7, #4]
 8008c0e:	681b      	ldr	r3, [r3, #0]
 8008c10:	69db      	ldr	r3, [r3, #28]
 8008c12:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008c16:	2b00      	cmp	r3, #0
 8008c18:	d003      	beq.n	8008c22 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008c1a:	6878      	ldr	r0, [r7, #4]
 8008c1c:	f7fa ffa4 	bl	8003b68 <HAL_TIM_IC_CaptureCallback>
 8008c20:	e005      	b.n	8008c2e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008c22:	6878      	ldr	r0, [r7, #4]
 8008c24:	f000 fb08 	bl	8009238 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008c28:	6878      	ldr	r0, [r7, #4]
 8008c2a:	f000 fb0f 	bl	800924c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008c2e:	687b      	ldr	r3, [r7, #4]
 8008c30:	2200      	movs	r2, #0
 8008c32:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8008c34:	68bb      	ldr	r3, [r7, #8]
 8008c36:	f003 0301 	and.w	r3, r3, #1
 8008c3a:	2b00      	cmp	r3, #0
 8008c3c:	d00c      	beq.n	8008c58 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8008c3e:	68fb      	ldr	r3, [r7, #12]
 8008c40:	f003 0301 	and.w	r3, r3, #1
 8008c44:	2b00      	cmp	r3, #0
 8008c46:	d007      	beq.n	8008c58 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8008c48:	687b      	ldr	r3, [r7, #4]
 8008c4a:	681b      	ldr	r3, [r3, #0]
 8008c4c:	f06f 0201 	mvn.w	r2, #1
 8008c50:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8008c52:	6878      	ldr	r0, [r7, #4]
 8008c54:	f000 fae6 	bl	8009224 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8008c58:	68bb      	ldr	r3, [r7, #8]
 8008c5a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008c5e:	2b00      	cmp	r3, #0
 8008c60:	d00c      	beq.n	8008c7c <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8008c62:	68fb      	ldr	r3, [r7, #12]
 8008c64:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008c68:	2b00      	cmp	r3, #0
 8008c6a:	d007      	beq.n	8008c7c <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8008c6c:	687b      	ldr	r3, [r7, #4]
 8008c6e:	681b      	ldr	r3, [r3, #0]
 8008c70:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8008c74:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8008c76:	6878      	ldr	r0, [r7, #4]
 8008c78:	f000 fffc 	bl	8009c74 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8008c7c:	68bb      	ldr	r3, [r7, #8]
 8008c7e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008c82:	2b00      	cmp	r3, #0
 8008c84:	d00c      	beq.n	8008ca0 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8008c86:	68fb      	ldr	r3, [r7, #12]
 8008c88:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008c8c:	2b00      	cmp	r3, #0
 8008c8e:	d007      	beq.n	8008ca0 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8008c90:	687b      	ldr	r3, [r7, #4]
 8008c92:	681b      	ldr	r3, [r3, #0]
 8008c94:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8008c98:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8008c9a:	6878      	ldr	r0, [r7, #4]
 8008c9c:	f000 fae0 	bl	8009260 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8008ca0:	68bb      	ldr	r3, [r7, #8]
 8008ca2:	f003 0320 	and.w	r3, r3, #32
 8008ca6:	2b00      	cmp	r3, #0
 8008ca8:	d00c      	beq.n	8008cc4 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8008caa:	68fb      	ldr	r3, [r7, #12]
 8008cac:	f003 0320 	and.w	r3, r3, #32
 8008cb0:	2b00      	cmp	r3, #0
 8008cb2:	d007      	beq.n	8008cc4 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8008cb4:	687b      	ldr	r3, [r7, #4]
 8008cb6:	681b      	ldr	r3, [r3, #0]
 8008cb8:	f06f 0220 	mvn.w	r2, #32
 8008cbc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8008cbe:	6878      	ldr	r0, [r7, #4]
 8008cc0:	f000 ffce 	bl	8009c60 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8008cc4:	bf00      	nop
 8008cc6:	3710      	adds	r7, #16
 8008cc8:	46bd      	mov	sp, r7
 8008cca:	bd80      	pop	{r7, pc}

08008ccc <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8008ccc:	b580      	push	{r7, lr}
 8008cce:	b086      	sub	sp, #24
 8008cd0:	af00      	add	r7, sp, #0
 8008cd2:	60f8      	str	r0, [r7, #12]
 8008cd4:	60b9      	str	r1, [r7, #8]
 8008cd6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008cd8:	2300      	movs	r3, #0
 8008cda:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8008cdc:	68fb      	ldr	r3, [r7, #12]
 8008cde:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008ce2:	2b01      	cmp	r3, #1
 8008ce4:	d101      	bne.n	8008cea <HAL_TIM_IC_ConfigChannel+0x1e>
 8008ce6:	2302      	movs	r3, #2
 8008ce8:	e088      	b.n	8008dfc <HAL_TIM_IC_ConfigChannel+0x130>
 8008cea:	68fb      	ldr	r3, [r7, #12]
 8008cec:	2201      	movs	r2, #1
 8008cee:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if (Channel == TIM_CHANNEL_1)
 8008cf2:	687b      	ldr	r3, [r7, #4]
 8008cf4:	2b00      	cmp	r3, #0
 8008cf6:	d11b      	bne.n	8008d30 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8008cf8:	68fb      	ldr	r3, [r7, #12]
 8008cfa:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8008cfc:	68bb      	ldr	r3, [r7, #8]
 8008cfe:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8008d00:	68bb      	ldr	r3, [r7, #8]
 8008d02:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8008d04:	68bb      	ldr	r3, [r7, #8]
 8008d06:	68db      	ldr	r3, [r3, #12]
    TIM_TI1_SetConfig(htim->Instance,
 8008d08:	f000 fd5e 	bl	80097c8 <TIM_TI1_SetConfig>

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8008d0c:	68fb      	ldr	r3, [r7, #12]
 8008d0e:	681b      	ldr	r3, [r3, #0]
 8008d10:	699a      	ldr	r2, [r3, #24]
 8008d12:	68fb      	ldr	r3, [r7, #12]
 8008d14:	681b      	ldr	r3, [r3, #0]
 8008d16:	f022 020c 	bic.w	r2, r2, #12
 8008d1a:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8008d1c:	68fb      	ldr	r3, [r7, #12]
 8008d1e:	681b      	ldr	r3, [r3, #0]
 8008d20:	6999      	ldr	r1, [r3, #24]
 8008d22:	68bb      	ldr	r3, [r7, #8]
 8008d24:	689a      	ldr	r2, [r3, #8]
 8008d26:	68fb      	ldr	r3, [r7, #12]
 8008d28:	681b      	ldr	r3, [r3, #0]
 8008d2a:	430a      	orrs	r2, r1
 8008d2c:	619a      	str	r2, [r3, #24]
 8008d2e:	e060      	b.n	8008df2 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 8008d30:	687b      	ldr	r3, [r7, #4]
 8008d32:	2b04      	cmp	r3, #4
 8008d34:	d11c      	bne.n	8008d70 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8008d36:	68fb      	ldr	r3, [r7, #12]
 8008d38:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8008d3a:	68bb      	ldr	r3, [r7, #8]
 8008d3c:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8008d3e:	68bb      	ldr	r3, [r7, #8]
 8008d40:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8008d42:	68bb      	ldr	r3, [r7, #8]
 8008d44:	68db      	ldr	r3, [r3, #12]
    TIM_TI2_SetConfig(htim->Instance,
 8008d46:	f000 fdd6 	bl	80098f6 <TIM_TI2_SetConfig>

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8008d4a:	68fb      	ldr	r3, [r7, #12]
 8008d4c:	681b      	ldr	r3, [r3, #0]
 8008d4e:	699a      	ldr	r2, [r3, #24]
 8008d50:	68fb      	ldr	r3, [r7, #12]
 8008d52:	681b      	ldr	r3, [r3, #0]
 8008d54:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 8008d58:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8008d5a:	68fb      	ldr	r3, [r7, #12]
 8008d5c:	681b      	ldr	r3, [r3, #0]
 8008d5e:	6999      	ldr	r1, [r3, #24]
 8008d60:	68bb      	ldr	r3, [r7, #8]
 8008d62:	689b      	ldr	r3, [r3, #8]
 8008d64:	021a      	lsls	r2, r3, #8
 8008d66:	68fb      	ldr	r3, [r7, #12]
 8008d68:	681b      	ldr	r3, [r3, #0]
 8008d6a:	430a      	orrs	r2, r1
 8008d6c:	619a      	str	r2, [r3, #24]
 8008d6e:	e040      	b.n	8008df2 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 8008d70:	687b      	ldr	r3, [r7, #4]
 8008d72:	2b08      	cmp	r3, #8
 8008d74:	d11b      	bne.n	8008dae <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8008d76:	68fb      	ldr	r3, [r7, #12]
 8008d78:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8008d7a:	68bb      	ldr	r3, [r7, #8]
 8008d7c:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8008d7e:	68bb      	ldr	r3, [r7, #8]
 8008d80:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8008d82:	68bb      	ldr	r3, [r7, #8]
 8008d84:	68db      	ldr	r3, [r3, #12]
    TIM_TI3_SetConfig(htim->Instance,
 8008d86:	f000 fe23 	bl	80099d0 <TIM_TI3_SetConfig>

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8008d8a:	68fb      	ldr	r3, [r7, #12]
 8008d8c:	681b      	ldr	r3, [r3, #0]
 8008d8e:	69da      	ldr	r2, [r3, #28]
 8008d90:	68fb      	ldr	r3, [r7, #12]
 8008d92:	681b      	ldr	r3, [r3, #0]
 8008d94:	f022 020c 	bic.w	r2, r2, #12
 8008d98:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8008d9a:	68fb      	ldr	r3, [r7, #12]
 8008d9c:	681b      	ldr	r3, [r3, #0]
 8008d9e:	69d9      	ldr	r1, [r3, #28]
 8008da0:	68bb      	ldr	r3, [r7, #8]
 8008da2:	689a      	ldr	r2, [r3, #8]
 8008da4:	68fb      	ldr	r3, [r7, #12]
 8008da6:	681b      	ldr	r3, [r3, #0]
 8008da8:	430a      	orrs	r2, r1
 8008daa:	61da      	str	r2, [r3, #28]
 8008dac:	e021      	b.n	8008df2 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 8008dae:	687b      	ldr	r3, [r7, #4]
 8008db0:	2b0c      	cmp	r3, #12
 8008db2:	d11c      	bne.n	8008dee <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8008db4:	68fb      	ldr	r3, [r7, #12]
 8008db6:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8008db8:	68bb      	ldr	r3, [r7, #8]
 8008dba:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8008dbc:	68bb      	ldr	r3, [r7, #8]
 8008dbe:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8008dc0:	68bb      	ldr	r3, [r7, #8]
 8008dc2:	68db      	ldr	r3, [r3, #12]
    TIM_TI4_SetConfig(htim->Instance,
 8008dc4:	f000 fe40 	bl	8009a48 <TIM_TI4_SetConfig>

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8008dc8:	68fb      	ldr	r3, [r7, #12]
 8008dca:	681b      	ldr	r3, [r3, #0]
 8008dcc:	69da      	ldr	r2, [r3, #28]
 8008dce:	68fb      	ldr	r3, [r7, #12]
 8008dd0:	681b      	ldr	r3, [r3, #0]
 8008dd2:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 8008dd6:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8008dd8:	68fb      	ldr	r3, [r7, #12]
 8008dda:	681b      	ldr	r3, [r3, #0]
 8008ddc:	69d9      	ldr	r1, [r3, #28]
 8008dde:	68bb      	ldr	r3, [r7, #8]
 8008de0:	689b      	ldr	r3, [r3, #8]
 8008de2:	021a      	lsls	r2, r3, #8
 8008de4:	68fb      	ldr	r3, [r7, #12]
 8008de6:	681b      	ldr	r3, [r3, #0]
 8008de8:	430a      	orrs	r2, r1
 8008dea:	61da      	str	r2, [r3, #28]
 8008dec:	e001      	b.n	8008df2 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 8008dee:	2301      	movs	r3, #1
 8008df0:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 8008df2:	68fb      	ldr	r3, [r7, #12]
 8008df4:	2200      	movs	r2, #0
 8008df6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8008dfa:	7dfb      	ldrb	r3, [r7, #23]
}
 8008dfc:	4618      	mov	r0, r3
 8008dfe:	3718      	adds	r7, #24
 8008e00:	46bd      	mov	sp, r7
 8008e02:	bd80      	pop	{r7, pc}

08008e04 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8008e04:	b580      	push	{r7, lr}
 8008e06:	b086      	sub	sp, #24
 8008e08:	af00      	add	r7, sp, #0
 8008e0a:	60f8      	str	r0, [r7, #12]
 8008e0c:	60b9      	str	r1, [r7, #8]
 8008e0e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008e10:	2300      	movs	r3, #0
 8008e12:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8008e14:	68fb      	ldr	r3, [r7, #12]
 8008e16:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008e1a:	2b01      	cmp	r3, #1
 8008e1c:	d101      	bne.n	8008e22 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8008e1e:	2302      	movs	r3, #2
 8008e20:	e0ae      	b.n	8008f80 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8008e22:	68fb      	ldr	r3, [r7, #12]
 8008e24:	2201      	movs	r2, #1
 8008e26:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8008e2a:	687b      	ldr	r3, [r7, #4]
 8008e2c:	2b0c      	cmp	r3, #12
 8008e2e:	f200 809f 	bhi.w	8008f70 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8008e32:	a201      	add	r2, pc, #4	@ (adr r2, 8008e38 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8008e34:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008e38:	08008e6d 	.word	0x08008e6d
 8008e3c:	08008f71 	.word	0x08008f71
 8008e40:	08008f71 	.word	0x08008f71
 8008e44:	08008f71 	.word	0x08008f71
 8008e48:	08008ead 	.word	0x08008ead
 8008e4c:	08008f71 	.word	0x08008f71
 8008e50:	08008f71 	.word	0x08008f71
 8008e54:	08008f71 	.word	0x08008f71
 8008e58:	08008eef 	.word	0x08008eef
 8008e5c:	08008f71 	.word	0x08008f71
 8008e60:	08008f71 	.word	0x08008f71
 8008e64:	08008f71 	.word	0x08008f71
 8008e68:	08008f2f 	.word	0x08008f2f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8008e6c:	68fb      	ldr	r3, [r7, #12]
 8008e6e:	681b      	ldr	r3, [r3, #0]
 8008e70:	68b9      	ldr	r1, [r7, #8]
 8008e72:	4618      	mov	r0, r3
 8008e74:	f000 fa8a 	bl	800938c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8008e78:	68fb      	ldr	r3, [r7, #12]
 8008e7a:	681b      	ldr	r3, [r3, #0]
 8008e7c:	699a      	ldr	r2, [r3, #24]
 8008e7e:	68fb      	ldr	r3, [r7, #12]
 8008e80:	681b      	ldr	r3, [r3, #0]
 8008e82:	f042 0208 	orr.w	r2, r2, #8
 8008e86:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8008e88:	68fb      	ldr	r3, [r7, #12]
 8008e8a:	681b      	ldr	r3, [r3, #0]
 8008e8c:	699a      	ldr	r2, [r3, #24]
 8008e8e:	68fb      	ldr	r3, [r7, #12]
 8008e90:	681b      	ldr	r3, [r3, #0]
 8008e92:	f022 0204 	bic.w	r2, r2, #4
 8008e96:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8008e98:	68fb      	ldr	r3, [r7, #12]
 8008e9a:	681b      	ldr	r3, [r3, #0]
 8008e9c:	6999      	ldr	r1, [r3, #24]
 8008e9e:	68bb      	ldr	r3, [r7, #8]
 8008ea0:	691a      	ldr	r2, [r3, #16]
 8008ea2:	68fb      	ldr	r3, [r7, #12]
 8008ea4:	681b      	ldr	r3, [r3, #0]
 8008ea6:	430a      	orrs	r2, r1
 8008ea8:	619a      	str	r2, [r3, #24]
      break;
 8008eaa:	e064      	b.n	8008f76 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8008eac:	68fb      	ldr	r3, [r7, #12]
 8008eae:	681b      	ldr	r3, [r3, #0]
 8008eb0:	68b9      	ldr	r1, [r7, #8]
 8008eb2:	4618      	mov	r0, r3
 8008eb4:	f000 fad0 	bl	8009458 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8008eb8:	68fb      	ldr	r3, [r7, #12]
 8008eba:	681b      	ldr	r3, [r3, #0]
 8008ebc:	699a      	ldr	r2, [r3, #24]
 8008ebe:	68fb      	ldr	r3, [r7, #12]
 8008ec0:	681b      	ldr	r3, [r3, #0]
 8008ec2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8008ec6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8008ec8:	68fb      	ldr	r3, [r7, #12]
 8008eca:	681b      	ldr	r3, [r3, #0]
 8008ecc:	699a      	ldr	r2, [r3, #24]
 8008ece:	68fb      	ldr	r3, [r7, #12]
 8008ed0:	681b      	ldr	r3, [r3, #0]
 8008ed2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8008ed6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8008ed8:	68fb      	ldr	r3, [r7, #12]
 8008eda:	681b      	ldr	r3, [r3, #0]
 8008edc:	6999      	ldr	r1, [r3, #24]
 8008ede:	68bb      	ldr	r3, [r7, #8]
 8008ee0:	691b      	ldr	r3, [r3, #16]
 8008ee2:	021a      	lsls	r2, r3, #8
 8008ee4:	68fb      	ldr	r3, [r7, #12]
 8008ee6:	681b      	ldr	r3, [r3, #0]
 8008ee8:	430a      	orrs	r2, r1
 8008eea:	619a      	str	r2, [r3, #24]
      break;
 8008eec:	e043      	b.n	8008f76 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8008eee:	68fb      	ldr	r3, [r7, #12]
 8008ef0:	681b      	ldr	r3, [r3, #0]
 8008ef2:	68b9      	ldr	r1, [r7, #8]
 8008ef4:	4618      	mov	r0, r3
 8008ef6:	f000 fb1b 	bl	8009530 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8008efa:	68fb      	ldr	r3, [r7, #12]
 8008efc:	681b      	ldr	r3, [r3, #0]
 8008efe:	69da      	ldr	r2, [r3, #28]
 8008f00:	68fb      	ldr	r3, [r7, #12]
 8008f02:	681b      	ldr	r3, [r3, #0]
 8008f04:	f042 0208 	orr.w	r2, r2, #8
 8008f08:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8008f0a:	68fb      	ldr	r3, [r7, #12]
 8008f0c:	681b      	ldr	r3, [r3, #0]
 8008f0e:	69da      	ldr	r2, [r3, #28]
 8008f10:	68fb      	ldr	r3, [r7, #12]
 8008f12:	681b      	ldr	r3, [r3, #0]
 8008f14:	f022 0204 	bic.w	r2, r2, #4
 8008f18:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8008f1a:	68fb      	ldr	r3, [r7, #12]
 8008f1c:	681b      	ldr	r3, [r3, #0]
 8008f1e:	69d9      	ldr	r1, [r3, #28]
 8008f20:	68bb      	ldr	r3, [r7, #8]
 8008f22:	691a      	ldr	r2, [r3, #16]
 8008f24:	68fb      	ldr	r3, [r7, #12]
 8008f26:	681b      	ldr	r3, [r3, #0]
 8008f28:	430a      	orrs	r2, r1
 8008f2a:	61da      	str	r2, [r3, #28]
      break;
 8008f2c:	e023      	b.n	8008f76 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8008f2e:	68fb      	ldr	r3, [r7, #12]
 8008f30:	681b      	ldr	r3, [r3, #0]
 8008f32:	68b9      	ldr	r1, [r7, #8]
 8008f34:	4618      	mov	r0, r3
 8008f36:	f000 fb65 	bl	8009604 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8008f3a:	68fb      	ldr	r3, [r7, #12]
 8008f3c:	681b      	ldr	r3, [r3, #0]
 8008f3e:	69da      	ldr	r2, [r3, #28]
 8008f40:	68fb      	ldr	r3, [r7, #12]
 8008f42:	681b      	ldr	r3, [r3, #0]
 8008f44:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8008f48:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8008f4a:	68fb      	ldr	r3, [r7, #12]
 8008f4c:	681b      	ldr	r3, [r3, #0]
 8008f4e:	69da      	ldr	r2, [r3, #28]
 8008f50:	68fb      	ldr	r3, [r7, #12]
 8008f52:	681b      	ldr	r3, [r3, #0]
 8008f54:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8008f58:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8008f5a:	68fb      	ldr	r3, [r7, #12]
 8008f5c:	681b      	ldr	r3, [r3, #0]
 8008f5e:	69d9      	ldr	r1, [r3, #28]
 8008f60:	68bb      	ldr	r3, [r7, #8]
 8008f62:	691b      	ldr	r3, [r3, #16]
 8008f64:	021a      	lsls	r2, r3, #8
 8008f66:	68fb      	ldr	r3, [r7, #12]
 8008f68:	681b      	ldr	r3, [r3, #0]
 8008f6a:	430a      	orrs	r2, r1
 8008f6c:	61da      	str	r2, [r3, #28]
      break;
 8008f6e:	e002      	b.n	8008f76 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8008f70:	2301      	movs	r3, #1
 8008f72:	75fb      	strb	r3, [r7, #23]
      break;
 8008f74:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8008f76:	68fb      	ldr	r3, [r7, #12]
 8008f78:	2200      	movs	r2, #0
 8008f7a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8008f7e:	7dfb      	ldrb	r3, [r7, #23]
}
 8008f80:	4618      	mov	r0, r3
 8008f82:	3718      	adds	r7, #24
 8008f84:	46bd      	mov	sp, r7
 8008f86:	bd80      	pop	{r7, pc}

08008f88 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8008f88:	b580      	push	{r7, lr}
 8008f8a:	b084      	sub	sp, #16
 8008f8c:	af00      	add	r7, sp, #0
 8008f8e:	6078      	str	r0, [r7, #4]
 8008f90:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8008f92:	2300      	movs	r3, #0
 8008f94:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8008f96:	687b      	ldr	r3, [r7, #4]
 8008f98:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008f9c:	2b01      	cmp	r3, #1
 8008f9e:	d101      	bne.n	8008fa4 <HAL_TIM_ConfigClockSource+0x1c>
 8008fa0:	2302      	movs	r3, #2
 8008fa2:	e0b4      	b.n	800910e <HAL_TIM_ConfigClockSource+0x186>
 8008fa4:	687b      	ldr	r3, [r7, #4]
 8008fa6:	2201      	movs	r2, #1
 8008fa8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8008fac:	687b      	ldr	r3, [r7, #4]
 8008fae:	2202      	movs	r2, #2
 8008fb0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8008fb4:	687b      	ldr	r3, [r7, #4]
 8008fb6:	681b      	ldr	r3, [r3, #0]
 8008fb8:	689b      	ldr	r3, [r3, #8]
 8008fba:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8008fbc:	68bb      	ldr	r3, [r7, #8]
 8008fbe:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8008fc2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008fc4:	68bb      	ldr	r3, [r7, #8]
 8008fc6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8008fca:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8008fcc:	687b      	ldr	r3, [r7, #4]
 8008fce:	681b      	ldr	r3, [r3, #0]
 8008fd0:	68ba      	ldr	r2, [r7, #8]
 8008fd2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8008fd4:	683b      	ldr	r3, [r7, #0]
 8008fd6:	681b      	ldr	r3, [r3, #0]
 8008fd8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008fdc:	d03e      	beq.n	800905c <HAL_TIM_ConfigClockSource+0xd4>
 8008fde:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008fe2:	f200 8087 	bhi.w	80090f4 <HAL_TIM_ConfigClockSource+0x16c>
 8008fe6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008fea:	f000 8086 	beq.w	80090fa <HAL_TIM_ConfigClockSource+0x172>
 8008fee:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008ff2:	d87f      	bhi.n	80090f4 <HAL_TIM_ConfigClockSource+0x16c>
 8008ff4:	2b70      	cmp	r3, #112	@ 0x70
 8008ff6:	d01a      	beq.n	800902e <HAL_TIM_ConfigClockSource+0xa6>
 8008ff8:	2b70      	cmp	r3, #112	@ 0x70
 8008ffa:	d87b      	bhi.n	80090f4 <HAL_TIM_ConfigClockSource+0x16c>
 8008ffc:	2b60      	cmp	r3, #96	@ 0x60
 8008ffe:	d050      	beq.n	80090a2 <HAL_TIM_ConfigClockSource+0x11a>
 8009000:	2b60      	cmp	r3, #96	@ 0x60
 8009002:	d877      	bhi.n	80090f4 <HAL_TIM_ConfigClockSource+0x16c>
 8009004:	2b50      	cmp	r3, #80	@ 0x50
 8009006:	d03c      	beq.n	8009082 <HAL_TIM_ConfigClockSource+0xfa>
 8009008:	2b50      	cmp	r3, #80	@ 0x50
 800900a:	d873      	bhi.n	80090f4 <HAL_TIM_ConfigClockSource+0x16c>
 800900c:	2b40      	cmp	r3, #64	@ 0x40
 800900e:	d058      	beq.n	80090c2 <HAL_TIM_ConfigClockSource+0x13a>
 8009010:	2b40      	cmp	r3, #64	@ 0x40
 8009012:	d86f      	bhi.n	80090f4 <HAL_TIM_ConfigClockSource+0x16c>
 8009014:	2b30      	cmp	r3, #48	@ 0x30
 8009016:	d064      	beq.n	80090e2 <HAL_TIM_ConfigClockSource+0x15a>
 8009018:	2b30      	cmp	r3, #48	@ 0x30
 800901a:	d86b      	bhi.n	80090f4 <HAL_TIM_ConfigClockSource+0x16c>
 800901c:	2b20      	cmp	r3, #32
 800901e:	d060      	beq.n	80090e2 <HAL_TIM_ConfigClockSource+0x15a>
 8009020:	2b20      	cmp	r3, #32
 8009022:	d867      	bhi.n	80090f4 <HAL_TIM_ConfigClockSource+0x16c>
 8009024:	2b00      	cmp	r3, #0
 8009026:	d05c      	beq.n	80090e2 <HAL_TIM_ConfigClockSource+0x15a>
 8009028:	2b10      	cmp	r3, #16
 800902a:	d05a      	beq.n	80090e2 <HAL_TIM_ConfigClockSource+0x15a>
 800902c:	e062      	b.n	80090f4 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800902e:	687b      	ldr	r3, [r7, #4]
 8009030:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8009032:	683b      	ldr	r3, [r7, #0]
 8009034:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8009036:	683b      	ldr	r3, [r7, #0]
 8009038:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800903a:	683b      	ldr	r3, [r7, #0]
 800903c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800903e:	f000 fd5b 	bl	8009af8 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8009042:	687b      	ldr	r3, [r7, #4]
 8009044:	681b      	ldr	r3, [r3, #0]
 8009046:	689b      	ldr	r3, [r3, #8]
 8009048:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800904a:	68bb      	ldr	r3, [r7, #8]
 800904c:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8009050:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8009052:	687b      	ldr	r3, [r7, #4]
 8009054:	681b      	ldr	r3, [r3, #0]
 8009056:	68ba      	ldr	r2, [r7, #8]
 8009058:	609a      	str	r2, [r3, #8]
      break;
 800905a:	e04f      	b.n	80090fc <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800905c:	687b      	ldr	r3, [r7, #4]
 800905e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8009060:	683b      	ldr	r3, [r7, #0]
 8009062:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8009064:	683b      	ldr	r3, [r7, #0]
 8009066:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8009068:	683b      	ldr	r3, [r7, #0]
 800906a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800906c:	f000 fd44 	bl	8009af8 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8009070:	687b      	ldr	r3, [r7, #4]
 8009072:	681b      	ldr	r3, [r3, #0]
 8009074:	689a      	ldr	r2, [r3, #8]
 8009076:	687b      	ldr	r3, [r7, #4]
 8009078:	681b      	ldr	r3, [r3, #0]
 800907a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800907e:	609a      	str	r2, [r3, #8]
      break;
 8009080:	e03c      	b.n	80090fc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8009082:	687b      	ldr	r3, [r7, #4]
 8009084:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8009086:	683b      	ldr	r3, [r7, #0]
 8009088:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800908a:	683b      	ldr	r3, [r7, #0]
 800908c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800908e:	461a      	mov	r2, r3
 8009090:	f000 fc02 	bl	8009898 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8009094:	687b      	ldr	r3, [r7, #4]
 8009096:	681b      	ldr	r3, [r3, #0]
 8009098:	2150      	movs	r1, #80	@ 0x50
 800909a:	4618      	mov	r0, r3
 800909c:	f000 fd11 	bl	8009ac2 <TIM_ITRx_SetConfig>
      break;
 80090a0:	e02c      	b.n	80090fc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80090a2:	687b      	ldr	r3, [r7, #4]
 80090a4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80090a6:	683b      	ldr	r3, [r7, #0]
 80090a8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80090aa:	683b      	ldr	r3, [r7, #0]
 80090ac:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80090ae:	461a      	mov	r2, r3
 80090b0:	f000 fc5e 	bl	8009970 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80090b4:	687b      	ldr	r3, [r7, #4]
 80090b6:	681b      	ldr	r3, [r3, #0]
 80090b8:	2160      	movs	r1, #96	@ 0x60
 80090ba:	4618      	mov	r0, r3
 80090bc:	f000 fd01 	bl	8009ac2 <TIM_ITRx_SetConfig>
      break;
 80090c0:	e01c      	b.n	80090fc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80090c2:	687b      	ldr	r3, [r7, #4]
 80090c4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80090c6:	683b      	ldr	r3, [r7, #0]
 80090c8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80090ca:	683b      	ldr	r3, [r7, #0]
 80090cc:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80090ce:	461a      	mov	r2, r3
 80090d0:	f000 fbe2 	bl	8009898 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80090d4:	687b      	ldr	r3, [r7, #4]
 80090d6:	681b      	ldr	r3, [r3, #0]
 80090d8:	2140      	movs	r1, #64	@ 0x40
 80090da:	4618      	mov	r0, r3
 80090dc:	f000 fcf1 	bl	8009ac2 <TIM_ITRx_SetConfig>
      break;
 80090e0:	e00c      	b.n	80090fc <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80090e2:	687b      	ldr	r3, [r7, #4]
 80090e4:	681a      	ldr	r2, [r3, #0]
 80090e6:	683b      	ldr	r3, [r7, #0]
 80090e8:	681b      	ldr	r3, [r3, #0]
 80090ea:	4619      	mov	r1, r3
 80090ec:	4610      	mov	r0, r2
 80090ee:	f000 fce8 	bl	8009ac2 <TIM_ITRx_SetConfig>
      break;
 80090f2:	e003      	b.n	80090fc <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80090f4:	2301      	movs	r3, #1
 80090f6:	73fb      	strb	r3, [r7, #15]
      break;
 80090f8:	e000      	b.n	80090fc <HAL_TIM_ConfigClockSource+0x174>
      break;
 80090fa:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80090fc:	687b      	ldr	r3, [r7, #4]
 80090fe:	2201      	movs	r2, #1
 8009100:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8009104:	687b      	ldr	r3, [r7, #4]
 8009106:	2200      	movs	r2, #0
 8009108:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800910c:	7bfb      	ldrb	r3, [r7, #15]
}
 800910e:	4618      	mov	r0, r3
 8009110:	3710      	adds	r7, #16
 8009112:	46bd      	mov	sp, r7
 8009114:	bd80      	pop	{r7, pc}

08009116 <HAL_TIM_SlaveConfigSynchro>:
  *         timer input or external trigger input) and the Slave mode
  *         (Disable, Reset, Gated, Trigger, External clock mode 1).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8009116:	b580      	push	{r7, lr}
 8009118:	b082      	sub	sp, #8
 800911a:	af00      	add	r7, sp, #0
 800911c:	6078      	str	r0, [r7, #4]
 800911e:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_SELECTION(sSlaveConfig->InputTrigger));

  __HAL_LOCK(htim);
 8009120:	687b      	ldr	r3, [r7, #4]
 8009122:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8009126:	2b01      	cmp	r3, #1
 8009128:	d101      	bne.n	800912e <HAL_TIM_SlaveConfigSynchro+0x18>
 800912a:	2302      	movs	r3, #2
 800912c:	e031      	b.n	8009192 <HAL_TIM_SlaveConfigSynchro+0x7c>
 800912e:	687b      	ldr	r3, [r7, #4]
 8009130:	2201      	movs	r2, #1
 8009132:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8009136:	687b      	ldr	r3, [r7, #4]
 8009138:	2202      	movs	r2, #2
 800913a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 800913e:	6839      	ldr	r1, [r7, #0]
 8009140:	6878      	ldr	r0, [r7, #4]
 8009142:	f000 faaf 	bl	80096a4 <TIM_SlaveTimer_SetConfig>
 8009146:	4603      	mov	r3, r0
 8009148:	2b00      	cmp	r3, #0
 800914a:	d009      	beq.n	8009160 <HAL_TIM_SlaveConfigSynchro+0x4a>
  {
    htim->State = HAL_TIM_STATE_READY;
 800914c:	687b      	ldr	r3, [r7, #4]
 800914e:	2201      	movs	r2, #1
 8009150:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    __HAL_UNLOCK(htim);
 8009154:	687b      	ldr	r3, [r7, #4]
 8009156:	2200      	movs	r2, #0
 8009158:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    return HAL_ERROR;
 800915c:	2301      	movs	r3, #1
 800915e:	e018      	b.n	8009192 <HAL_TIM_SlaveConfigSynchro+0x7c>
  }

  /* Disable Trigger Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 8009160:	687b      	ldr	r3, [r7, #4]
 8009162:	681b      	ldr	r3, [r3, #0]
 8009164:	68da      	ldr	r2, [r3, #12]
 8009166:	687b      	ldr	r3, [r7, #4]
 8009168:	681b      	ldr	r3, [r3, #0]
 800916a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800916e:	60da      	str	r2, [r3, #12]

  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 8009170:	687b      	ldr	r3, [r7, #4]
 8009172:	681b      	ldr	r3, [r3, #0]
 8009174:	68da      	ldr	r2, [r3, #12]
 8009176:	687b      	ldr	r3, [r7, #4]
 8009178:	681b      	ldr	r3, [r3, #0]
 800917a:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800917e:	60da      	str	r2, [r3, #12]

  htim->State = HAL_TIM_STATE_READY;
 8009180:	687b      	ldr	r3, [r7, #4]
 8009182:	2201      	movs	r2, #1
 8009184:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8009188:	687b      	ldr	r3, [r7, #4]
 800918a:	2200      	movs	r2, #0
 800918c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8009190:	2300      	movs	r3, #0
}
 8009192:	4618      	mov	r0, r3
 8009194:	3708      	adds	r7, #8
 8009196:	46bd      	mov	sp, r7
 8009198:	bd80      	pop	{r7, pc}
	...

0800919c <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(const TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800919c:	b480      	push	{r7}
 800919e:	b085      	sub	sp, #20
 80091a0:	af00      	add	r7, sp, #0
 80091a2:	6078      	str	r0, [r7, #4]
 80091a4:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 80091a6:	2300      	movs	r3, #0
 80091a8:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 80091aa:	683b      	ldr	r3, [r7, #0]
 80091ac:	2b0c      	cmp	r3, #12
 80091ae:	d831      	bhi.n	8009214 <HAL_TIM_ReadCapturedValue+0x78>
 80091b0:	a201      	add	r2, pc, #4	@ (adr r2, 80091b8 <HAL_TIM_ReadCapturedValue+0x1c>)
 80091b2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80091b6:	bf00      	nop
 80091b8:	080091ed 	.word	0x080091ed
 80091bc:	08009215 	.word	0x08009215
 80091c0:	08009215 	.word	0x08009215
 80091c4:	08009215 	.word	0x08009215
 80091c8:	080091f7 	.word	0x080091f7
 80091cc:	08009215 	.word	0x08009215
 80091d0:	08009215 	.word	0x08009215
 80091d4:	08009215 	.word	0x08009215
 80091d8:	08009201 	.word	0x08009201
 80091dc:	08009215 	.word	0x08009215
 80091e0:	08009215 	.word	0x08009215
 80091e4:	08009215 	.word	0x08009215
 80091e8:	0800920b 	.word	0x0800920b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 80091ec:	687b      	ldr	r3, [r7, #4]
 80091ee:	681b      	ldr	r3, [r3, #0]
 80091f0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80091f2:	60fb      	str	r3, [r7, #12]

      break;
 80091f4:	e00f      	b.n	8009216 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 80091f6:	687b      	ldr	r3, [r7, #4]
 80091f8:	681b      	ldr	r3, [r3, #0]
 80091fa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80091fc:	60fb      	str	r3, [r7, #12]

      break;
 80091fe:	e00a      	b.n	8009216 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 8009200:	687b      	ldr	r3, [r7, #4]
 8009202:	681b      	ldr	r3, [r3, #0]
 8009204:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009206:	60fb      	str	r3, [r7, #12]

      break;
 8009208:	e005      	b.n	8009216 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 800920a:	687b      	ldr	r3, [r7, #4]
 800920c:	681b      	ldr	r3, [r3, #0]
 800920e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009210:	60fb      	str	r3, [r7, #12]

      break;
 8009212:	e000      	b.n	8009216 <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 8009214:	bf00      	nop
  }

  return tmpreg;
 8009216:	68fb      	ldr	r3, [r7, #12]
}
 8009218:	4618      	mov	r0, r3
 800921a:	3714      	adds	r7, #20
 800921c:	46bd      	mov	sp, r7
 800921e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009222:	4770      	bx	lr

08009224 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8009224:	b480      	push	{r7}
 8009226:	b083      	sub	sp, #12
 8009228:	af00      	add	r7, sp, #0
 800922a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 800922c:	bf00      	nop
 800922e:	370c      	adds	r7, #12
 8009230:	46bd      	mov	sp, r7
 8009232:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009236:	4770      	bx	lr

08009238 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8009238:	b480      	push	{r7}
 800923a:	b083      	sub	sp, #12
 800923c:	af00      	add	r7, sp, #0
 800923e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8009240:	bf00      	nop
 8009242:	370c      	adds	r7, #12
 8009244:	46bd      	mov	sp, r7
 8009246:	f85d 7b04 	ldr.w	r7, [sp], #4
 800924a:	4770      	bx	lr

0800924c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800924c:	b480      	push	{r7}
 800924e:	b083      	sub	sp, #12
 8009250:	af00      	add	r7, sp, #0
 8009252:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8009254:	bf00      	nop
 8009256:	370c      	adds	r7, #12
 8009258:	46bd      	mov	sp, r7
 800925a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800925e:	4770      	bx	lr

08009260 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8009260:	b480      	push	{r7}
 8009262:	b083      	sub	sp, #12
 8009264:	af00      	add	r7, sp, #0
 8009266:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8009268:	bf00      	nop
 800926a:	370c      	adds	r7, #12
 800926c:	46bd      	mov	sp, r7
 800926e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009272:	4770      	bx	lr

08009274 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8009274:	b480      	push	{r7}
 8009276:	b085      	sub	sp, #20
 8009278:	af00      	add	r7, sp, #0
 800927a:	6078      	str	r0, [r7, #4]
 800927c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800927e:	687b      	ldr	r3, [r7, #4]
 8009280:	681b      	ldr	r3, [r3, #0]
 8009282:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8009284:	687b      	ldr	r3, [r7, #4]
 8009286:	4a3a      	ldr	r2, [pc, #232]	@ (8009370 <TIM_Base_SetConfig+0xfc>)
 8009288:	4293      	cmp	r3, r2
 800928a:	d00f      	beq.n	80092ac <TIM_Base_SetConfig+0x38>
 800928c:	687b      	ldr	r3, [r7, #4]
 800928e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009292:	d00b      	beq.n	80092ac <TIM_Base_SetConfig+0x38>
 8009294:	687b      	ldr	r3, [r7, #4]
 8009296:	4a37      	ldr	r2, [pc, #220]	@ (8009374 <TIM_Base_SetConfig+0x100>)
 8009298:	4293      	cmp	r3, r2
 800929a:	d007      	beq.n	80092ac <TIM_Base_SetConfig+0x38>
 800929c:	687b      	ldr	r3, [r7, #4]
 800929e:	4a36      	ldr	r2, [pc, #216]	@ (8009378 <TIM_Base_SetConfig+0x104>)
 80092a0:	4293      	cmp	r3, r2
 80092a2:	d003      	beq.n	80092ac <TIM_Base_SetConfig+0x38>
 80092a4:	687b      	ldr	r3, [r7, #4]
 80092a6:	4a35      	ldr	r2, [pc, #212]	@ (800937c <TIM_Base_SetConfig+0x108>)
 80092a8:	4293      	cmp	r3, r2
 80092aa:	d108      	bne.n	80092be <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80092ac:	68fb      	ldr	r3, [r7, #12]
 80092ae:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80092b2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80092b4:	683b      	ldr	r3, [r7, #0]
 80092b6:	685b      	ldr	r3, [r3, #4]
 80092b8:	68fa      	ldr	r2, [r7, #12]
 80092ba:	4313      	orrs	r3, r2
 80092bc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80092be:	687b      	ldr	r3, [r7, #4]
 80092c0:	4a2b      	ldr	r2, [pc, #172]	@ (8009370 <TIM_Base_SetConfig+0xfc>)
 80092c2:	4293      	cmp	r3, r2
 80092c4:	d01b      	beq.n	80092fe <TIM_Base_SetConfig+0x8a>
 80092c6:	687b      	ldr	r3, [r7, #4]
 80092c8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80092cc:	d017      	beq.n	80092fe <TIM_Base_SetConfig+0x8a>
 80092ce:	687b      	ldr	r3, [r7, #4]
 80092d0:	4a28      	ldr	r2, [pc, #160]	@ (8009374 <TIM_Base_SetConfig+0x100>)
 80092d2:	4293      	cmp	r3, r2
 80092d4:	d013      	beq.n	80092fe <TIM_Base_SetConfig+0x8a>
 80092d6:	687b      	ldr	r3, [r7, #4]
 80092d8:	4a27      	ldr	r2, [pc, #156]	@ (8009378 <TIM_Base_SetConfig+0x104>)
 80092da:	4293      	cmp	r3, r2
 80092dc:	d00f      	beq.n	80092fe <TIM_Base_SetConfig+0x8a>
 80092de:	687b      	ldr	r3, [r7, #4]
 80092e0:	4a26      	ldr	r2, [pc, #152]	@ (800937c <TIM_Base_SetConfig+0x108>)
 80092e2:	4293      	cmp	r3, r2
 80092e4:	d00b      	beq.n	80092fe <TIM_Base_SetConfig+0x8a>
 80092e6:	687b      	ldr	r3, [r7, #4]
 80092e8:	4a25      	ldr	r2, [pc, #148]	@ (8009380 <TIM_Base_SetConfig+0x10c>)
 80092ea:	4293      	cmp	r3, r2
 80092ec:	d007      	beq.n	80092fe <TIM_Base_SetConfig+0x8a>
 80092ee:	687b      	ldr	r3, [r7, #4]
 80092f0:	4a24      	ldr	r2, [pc, #144]	@ (8009384 <TIM_Base_SetConfig+0x110>)
 80092f2:	4293      	cmp	r3, r2
 80092f4:	d003      	beq.n	80092fe <TIM_Base_SetConfig+0x8a>
 80092f6:	687b      	ldr	r3, [r7, #4]
 80092f8:	4a23      	ldr	r2, [pc, #140]	@ (8009388 <TIM_Base_SetConfig+0x114>)
 80092fa:	4293      	cmp	r3, r2
 80092fc:	d108      	bne.n	8009310 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80092fe:	68fb      	ldr	r3, [r7, #12]
 8009300:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8009304:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8009306:	683b      	ldr	r3, [r7, #0]
 8009308:	68db      	ldr	r3, [r3, #12]
 800930a:	68fa      	ldr	r2, [r7, #12]
 800930c:	4313      	orrs	r3, r2
 800930e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009310:	68fb      	ldr	r3, [r7, #12]
 8009312:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8009316:	683b      	ldr	r3, [r7, #0]
 8009318:	695b      	ldr	r3, [r3, #20]
 800931a:	4313      	orrs	r3, r2
 800931c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800931e:	687b      	ldr	r3, [r7, #4]
 8009320:	68fa      	ldr	r2, [r7, #12]
 8009322:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8009324:	683b      	ldr	r3, [r7, #0]
 8009326:	689a      	ldr	r2, [r3, #8]
 8009328:	687b      	ldr	r3, [r7, #4]
 800932a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800932c:	683b      	ldr	r3, [r7, #0]
 800932e:	681a      	ldr	r2, [r3, #0]
 8009330:	687b      	ldr	r3, [r7, #4]
 8009332:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8009334:	687b      	ldr	r3, [r7, #4]
 8009336:	4a0e      	ldr	r2, [pc, #56]	@ (8009370 <TIM_Base_SetConfig+0xfc>)
 8009338:	4293      	cmp	r3, r2
 800933a:	d103      	bne.n	8009344 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800933c:	683b      	ldr	r3, [r7, #0]
 800933e:	691a      	ldr	r2, [r3, #16]
 8009340:	687b      	ldr	r3, [r7, #4]
 8009342:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8009344:	687b      	ldr	r3, [r7, #4]
 8009346:	2201      	movs	r2, #1
 8009348:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800934a:	687b      	ldr	r3, [r7, #4]
 800934c:	691b      	ldr	r3, [r3, #16]
 800934e:	f003 0301 	and.w	r3, r3, #1
 8009352:	2b01      	cmp	r3, #1
 8009354:	d105      	bne.n	8009362 <TIM_Base_SetConfig+0xee>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8009356:	687b      	ldr	r3, [r7, #4]
 8009358:	691b      	ldr	r3, [r3, #16]
 800935a:	f023 0201 	bic.w	r2, r3, #1
 800935e:	687b      	ldr	r3, [r7, #4]
 8009360:	611a      	str	r2, [r3, #16]
  }
}
 8009362:	bf00      	nop
 8009364:	3714      	adds	r7, #20
 8009366:	46bd      	mov	sp, r7
 8009368:	f85d 7b04 	ldr.w	r7, [sp], #4
 800936c:	4770      	bx	lr
 800936e:	bf00      	nop
 8009370:	40010000 	.word	0x40010000
 8009374:	40000400 	.word	0x40000400
 8009378:	40000800 	.word	0x40000800
 800937c:	40000c00 	.word	0x40000c00
 8009380:	40014000 	.word	0x40014000
 8009384:	40014400 	.word	0x40014400
 8009388:	40014800 	.word	0x40014800

0800938c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800938c:	b480      	push	{r7}
 800938e:	b087      	sub	sp, #28
 8009390:	af00      	add	r7, sp, #0
 8009392:	6078      	str	r0, [r7, #4]
 8009394:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009396:	687b      	ldr	r3, [r7, #4]
 8009398:	6a1b      	ldr	r3, [r3, #32]
 800939a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800939c:	687b      	ldr	r3, [r7, #4]
 800939e:	6a1b      	ldr	r3, [r3, #32]
 80093a0:	f023 0201 	bic.w	r2, r3, #1
 80093a4:	687b      	ldr	r3, [r7, #4]
 80093a6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80093a8:	687b      	ldr	r3, [r7, #4]
 80093aa:	685b      	ldr	r3, [r3, #4]
 80093ac:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80093ae:	687b      	ldr	r3, [r7, #4]
 80093b0:	699b      	ldr	r3, [r3, #24]
 80093b2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80093b4:	68fb      	ldr	r3, [r7, #12]
 80093b6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80093ba:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80093bc:	68fb      	ldr	r3, [r7, #12]
 80093be:	f023 0303 	bic.w	r3, r3, #3
 80093c2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80093c4:	683b      	ldr	r3, [r7, #0]
 80093c6:	681b      	ldr	r3, [r3, #0]
 80093c8:	68fa      	ldr	r2, [r7, #12]
 80093ca:	4313      	orrs	r3, r2
 80093cc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80093ce:	697b      	ldr	r3, [r7, #20]
 80093d0:	f023 0302 	bic.w	r3, r3, #2
 80093d4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80093d6:	683b      	ldr	r3, [r7, #0]
 80093d8:	689b      	ldr	r3, [r3, #8]
 80093da:	697a      	ldr	r2, [r7, #20]
 80093dc:	4313      	orrs	r3, r2
 80093de:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80093e0:	687b      	ldr	r3, [r7, #4]
 80093e2:	4a1c      	ldr	r2, [pc, #112]	@ (8009454 <TIM_OC1_SetConfig+0xc8>)
 80093e4:	4293      	cmp	r3, r2
 80093e6:	d10c      	bne.n	8009402 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80093e8:	697b      	ldr	r3, [r7, #20]
 80093ea:	f023 0308 	bic.w	r3, r3, #8
 80093ee:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80093f0:	683b      	ldr	r3, [r7, #0]
 80093f2:	68db      	ldr	r3, [r3, #12]
 80093f4:	697a      	ldr	r2, [r7, #20]
 80093f6:	4313      	orrs	r3, r2
 80093f8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80093fa:	697b      	ldr	r3, [r7, #20]
 80093fc:	f023 0304 	bic.w	r3, r3, #4
 8009400:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009402:	687b      	ldr	r3, [r7, #4]
 8009404:	4a13      	ldr	r2, [pc, #76]	@ (8009454 <TIM_OC1_SetConfig+0xc8>)
 8009406:	4293      	cmp	r3, r2
 8009408:	d111      	bne.n	800942e <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800940a:	693b      	ldr	r3, [r7, #16]
 800940c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009410:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8009412:	693b      	ldr	r3, [r7, #16]
 8009414:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8009418:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800941a:	683b      	ldr	r3, [r7, #0]
 800941c:	695b      	ldr	r3, [r3, #20]
 800941e:	693a      	ldr	r2, [r7, #16]
 8009420:	4313      	orrs	r3, r2
 8009422:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8009424:	683b      	ldr	r3, [r7, #0]
 8009426:	699b      	ldr	r3, [r3, #24]
 8009428:	693a      	ldr	r2, [r7, #16]
 800942a:	4313      	orrs	r3, r2
 800942c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800942e:	687b      	ldr	r3, [r7, #4]
 8009430:	693a      	ldr	r2, [r7, #16]
 8009432:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8009434:	687b      	ldr	r3, [r7, #4]
 8009436:	68fa      	ldr	r2, [r7, #12]
 8009438:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800943a:	683b      	ldr	r3, [r7, #0]
 800943c:	685a      	ldr	r2, [r3, #4]
 800943e:	687b      	ldr	r3, [r7, #4]
 8009440:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009442:	687b      	ldr	r3, [r7, #4]
 8009444:	697a      	ldr	r2, [r7, #20]
 8009446:	621a      	str	r2, [r3, #32]
}
 8009448:	bf00      	nop
 800944a:	371c      	adds	r7, #28
 800944c:	46bd      	mov	sp, r7
 800944e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009452:	4770      	bx	lr
 8009454:	40010000 	.word	0x40010000

08009458 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8009458:	b480      	push	{r7}
 800945a:	b087      	sub	sp, #28
 800945c:	af00      	add	r7, sp, #0
 800945e:	6078      	str	r0, [r7, #4]
 8009460:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009462:	687b      	ldr	r3, [r7, #4]
 8009464:	6a1b      	ldr	r3, [r3, #32]
 8009466:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8009468:	687b      	ldr	r3, [r7, #4]
 800946a:	6a1b      	ldr	r3, [r3, #32]
 800946c:	f023 0210 	bic.w	r2, r3, #16
 8009470:	687b      	ldr	r3, [r7, #4]
 8009472:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009474:	687b      	ldr	r3, [r7, #4]
 8009476:	685b      	ldr	r3, [r3, #4]
 8009478:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800947a:	687b      	ldr	r3, [r7, #4]
 800947c:	699b      	ldr	r3, [r3, #24]
 800947e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8009480:	68fb      	ldr	r3, [r7, #12]
 8009482:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8009486:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8009488:	68fb      	ldr	r3, [r7, #12]
 800948a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800948e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009490:	683b      	ldr	r3, [r7, #0]
 8009492:	681b      	ldr	r3, [r3, #0]
 8009494:	021b      	lsls	r3, r3, #8
 8009496:	68fa      	ldr	r2, [r7, #12]
 8009498:	4313      	orrs	r3, r2
 800949a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800949c:	697b      	ldr	r3, [r7, #20]
 800949e:	f023 0320 	bic.w	r3, r3, #32
 80094a2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80094a4:	683b      	ldr	r3, [r7, #0]
 80094a6:	689b      	ldr	r3, [r3, #8]
 80094a8:	011b      	lsls	r3, r3, #4
 80094aa:	697a      	ldr	r2, [r7, #20]
 80094ac:	4313      	orrs	r3, r2
 80094ae:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80094b0:	687b      	ldr	r3, [r7, #4]
 80094b2:	4a1e      	ldr	r2, [pc, #120]	@ (800952c <TIM_OC2_SetConfig+0xd4>)
 80094b4:	4293      	cmp	r3, r2
 80094b6:	d10d      	bne.n	80094d4 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80094b8:	697b      	ldr	r3, [r7, #20]
 80094ba:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80094be:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80094c0:	683b      	ldr	r3, [r7, #0]
 80094c2:	68db      	ldr	r3, [r3, #12]
 80094c4:	011b      	lsls	r3, r3, #4
 80094c6:	697a      	ldr	r2, [r7, #20]
 80094c8:	4313      	orrs	r3, r2
 80094ca:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80094cc:	697b      	ldr	r3, [r7, #20]
 80094ce:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80094d2:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80094d4:	687b      	ldr	r3, [r7, #4]
 80094d6:	4a15      	ldr	r2, [pc, #84]	@ (800952c <TIM_OC2_SetConfig+0xd4>)
 80094d8:	4293      	cmp	r3, r2
 80094da:	d113      	bne.n	8009504 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80094dc:	693b      	ldr	r3, [r7, #16]
 80094de:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80094e2:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80094e4:	693b      	ldr	r3, [r7, #16]
 80094e6:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80094ea:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80094ec:	683b      	ldr	r3, [r7, #0]
 80094ee:	695b      	ldr	r3, [r3, #20]
 80094f0:	009b      	lsls	r3, r3, #2
 80094f2:	693a      	ldr	r2, [r7, #16]
 80094f4:	4313      	orrs	r3, r2
 80094f6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80094f8:	683b      	ldr	r3, [r7, #0]
 80094fa:	699b      	ldr	r3, [r3, #24]
 80094fc:	009b      	lsls	r3, r3, #2
 80094fe:	693a      	ldr	r2, [r7, #16]
 8009500:	4313      	orrs	r3, r2
 8009502:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009504:	687b      	ldr	r3, [r7, #4]
 8009506:	693a      	ldr	r2, [r7, #16]
 8009508:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800950a:	687b      	ldr	r3, [r7, #4]
 800950c:	68fa      	ldr	r2, [r7, #12]
 800950e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8009510:	683b      	ldr	r3, [r7, #0]
 8009512:	685a      	ldr	r2, [r3, #4]
 8009514:	687b      	ldr	r3, [r7, #4]
 8009516:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009518:	687b      	ldr	r3, [r7, #4]
 800951a:	697a      	ldr	r2, [r7, #20]
 800951c:	621a      	str	r2, [r3, #32]
}
 800951e:	bf00      	nop
 8009520:	371c      	adds	r7, #28
 8009522:	46bd      	mov	sp, r7
 8009524:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009528:	4770      	bx	lr
 800952a:	bf00      	nop
 800952c:	40010000 	.word	0x40010000

08009530 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8009530:	b480      	push	{r7}
 8009532:	b087      	sub	sp, #28
 8009534:	af00      	add	r7, sp, #0
 8009536:	6078      	str	r0, [r7, #4]
 8009538:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800953a:	687b      	ldr	r3, [r7, #4]
 800953c:	6a1b      	ldr	r3, [r3, #32]
 800953e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8009540:	687b      	ldr	r3, [r7, #4]
 8009542:	6a1b      	ldr	r3, [r3, #32]
 8009544:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8009548:	687b      	ldr	r3, [r7, #4]
 800954a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800954c:	687b      	ldr	r3, [r7, #4]
 800954e:	685b      	ldr	r3, [r3, #4]
 8009550:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8009552:	687b      	ldr	r3, [r7, #4]
 8009554:	69db      	ldr	r3, [r3, #28]
 8009556:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8009558:	68fb      	ldr	r3, [r7, #12]
 800955a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800955e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8009560:	68fb      	ldr	r3, [r7, #12]
 8009562:	f023 0303 	bic.w	r3, r3, #3
 8009566:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009568:	683b      	ldr	r3, [r7, #0]
 800956a:	681b      	ldr	r3, [r3, #0]
 800956c:	68fa      	ldr	r2, [r7, #12]
 800956e:	4313      	orrs	r3, r2
 8009570:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8009572:	697b      	ldr	r3, [r7, #20]
 8009574:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8009578:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800957a:	683b      	ldr	r3, [r7, #0]
 800957c:	689b      	ldr	r3, [r3, #8]
 800957e:	021b      	lsls	r3, r3, #8
 8009580:	697a      	ldr	r2, [r7, #20]
 8009582:	4313      	orrs	r3, r2
 8009584:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8009586:	687b      	ldr	r3, [r7, #4]
 8009588:	4a1d      	ldr	r2, [pc, #116]	@ (8009600 <TIM_OC3_SetConfig+0xd0>)
 800958a:	4293      	cmp	r3, r2
 800958c:	d10d      	bne.n	80095aa <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800958e:	697b      	ldr	r3, [r7, #20]
 8009590:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8009594:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8009596:	683b      	ldr	r3, [r7, #0]
 8009598:	68db      	ldr	r3, [r3, #12]
 800959a:	021b      	lsls	r3, r3, #8
 800959c:	697a      	ldr	r2, [r7, #20]
 800959e:	4313      	orrs	r3, r2
 80095a0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80095a2:	697b      	ldr	r3, [r7, #20]
 80095a4:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80095a8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80095aa:	687b      	ldr	r3, [r7, #4]
 80095ac:	4a14      	ldr	r2, [pc, #80]	@ (8009600 <TIM_OC3_SetConfig+0xd0>)
 80095ae:	4293      	cmp	r3, r2
 80095b0:	d113      	bne.n	80095da <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80095b2:	693b      	ldr	r3, [r7, #16]
 80095b4:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80095b8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80095ba:	693b      	ldr	r3, [r7, #16]
 80095bc:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80095c0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80095c2:	683b      	ldr	r3, [r7, #0]
 80095c4:	695b      	ldr	r3, [r3, #20]
 80095c6:	011b      	lsls	r3, r3, #4
 80095c8:	693a      	ldr	r2, [r7, #16]
 80095ca:	4313      	orrs	r3, r2
 80095cc:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80095ce:	683b      	ldr	r3, [r7, #0]
 80095d0:	699b      	ldr	r3, [r3, #24]
 80095d2:	011b      	lsls	r3, r3, #4
 80095d4:	693a      	ldr	r2, [r7, #16]
 80095d6:	4313      	orrs	r3, r2
 80095d8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80095da:	687b      	ldr	r3, [r7, #4]
 80095dc:	693a      	ldr	r2, [r7, #16]
 80095de:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80095e0:	687b      	ldr	r3, [r7, #4]
 80095e2:	68fa      	ldr	r2, [r7, #12]
 80095e4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80095e6:	683b      	ldr	r3, [r7, #0]
 80095e8:	685a      	ldr	r2, [r3, #4]
 80095ea:	687b      	ldr	r3, [r7, #4]
 80095ec:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80095ee:	687b      	ldr	r3, [r7, #4]
 80095f0:	697a      	ldr	r2, [r7, #20]
 80095f2:	621a      	str	r2, [r3, #32]
}
 80095f4:	bf00      	nop
 80095f6:	371c      	adds	r7, #28
 80095f8:	46bd      	mov	sp, r7
 80095fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095fe:	4770      	bx	lr
 8009600:	40010000 	.word	0x40010000

08009604 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8009604:	b480      	push	{r7}
 8009606:	b087      	sub	sp, #28
 8009608:	af00      	add	r7, sp, #0
 800960a:	6078      	str	r0, [r7, #4]
 800960c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800960e:	687b      	ldr	r3, [r7, #4]
 8009610:	6a1b      	ldr	r3, [r3, #32]
 8009612:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8009614:	687b      	ldr	r3, [r7, #4]
 8009616:	6a1b      	ldr	r3, [r3, #32]
 8009618:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800961c:	687b      	ldr	r3, [r7, #4]
 800961e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009620:	687b      	ldr	r3, [r7, #4]
 8009622:	685b      	ldr	r3, [r3, #4]
 8009624:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8009626:	687b      	ldr	r3, [r7, #4]
 8009628:	69db      	ldr	r3, [r3, #28]
 800962a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800962c:	68fb      	ldr	r3, [r7, #12]
 800962e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8009632:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8009634:	68fb      	ldr	r3, [r7, #12]
 8009636:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800963a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800963c:	683b      	ldr	r3, [r7, #0]
 800963e:	681b      	ldr	r3, [r3, #0]
 8009640:	021b      	lsls	r3, r3, #8
 8009642:	68fa      	ldr	r2, [r7, #12]
 8009644:	4313      	orrs	r3, r2
 8009646:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8009648:	693b      	ldr	r3, [r7, #16]
 800964a:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800964e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8009650:	683b      	ldr	r3, [r7, #0]
 8009652:	689b      	ldr	r3, [r3, #8]
 8009654:	031b      	lsls	r3, r3, #12
 8009656:	693a      	ldr	r2, [r7, #16]
 8009658:	4313      	orrs	r3, r2
 800965a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800965c:	687b      	ldr	r3, [r7, #4]
 800965e:	4a10      	ldr	r2, [pc, #64]	@ (80096a0 <TIM_OC4_SetConfig+0x9c>)
 8009660:	4293      	cmp	r3, r2
 8009662:	d109      	bne.n	8009678 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8009664:	697b      	ldr	r3, [r7, #20]
 8009666:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800966a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800966c:	683b      	ldr	r3, [r7, #0]
 800966e:	695b      	ldr	r3, [r3, #20]
 8009670:	019b      	lsls	r3, r3, #6
 8009672:	697a      	ldr	r2, [r7, #20]
 8009674:	4313      	orrs	r3, r2
 8009676:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009678:	687b      	ldr	r3, [r7, #4]
 800967a:	697a      	ldr	r2, [r7, #20]
 800967c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800967e:	687b      	ldr	r3, [r7, #4]
 8009680:	68fa      	ldr	r2, [r7, #12]
 8009682:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8009684:	683b      	ldr	r3, [r7, #0]
 8009686:	685a      	ldr	r2, [r3, #4]
 8009688:	687b      	ldr	r3, [r7, #4]
 800968a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800968c:	687b      	ldr	r3, [r7, #4]
 800968e:	693a      	ldr	r2, [r7, #16]
 8009690:	621a      	str	r2, [r3, #32]
}
 8009692:	bf00      	nop
 8009694:	371c      	adds	r7, #28
 8009696:	46bd      	mov	sp, r7
 8009698:	f85d 7b04 	ldr.w	r7, [sp], #4
 800969c:	4770      	bx	lr
 800969e:	bf00      	nop
 80096a0:	40010000 	.word	0x40010000

080096a4 <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig Slave timer configuration
  * @retval None
  */
static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                                                  const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 80096a4:	b580      	push	{r7, lr}
 80096a6:	b086      	sub	sp, #24
 80096a8:	af00      	add	r7, sp, #0
 80096aa:	6078      	str	r0, [r7, #4]
 80096ac:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80096ae:	2300      	movs	r3, #0
 80096b0:	75fb      	strb	r3, [r7, #23]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80096b2:	687b      	ldr	r3, [r7, #4]
 80096b4:	681b      	ldr	r3, [r3, #0]
 80096b6:	689b      	ldr	r3, [r3, #8]
 80096b8:	613b      	str	r3, [r7, #16]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80096ba:	693b      	ldr	r3, [r7, #16]
 80096bc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80096c0:	613b      	str	r3, [r7, #16]
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 80096c2:	683b      	ldr	r3, [r7, #0]
 80096c4:	685b      	ldr	r3, [r3, #4]
 80096c6:	693a      	ldr	r2, [r7, #16]
 80096c8:	4313      	orrs	r3, r2
 80096ca:	613b      	str	r3, [r7, #16]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 80096cc:	693b      	ldr	r3, [r7, #16]
 80096ce:	f023 0307 	bic.w	r3, r3, #7
 80096d2:	613b      	str	r3, [r7, #16]
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 80096d4:	683b      	ldr	r3, [r7, #0]
 80096d6:	681b      	ldr	r3, [r3, #0]
 80096d8:	693a      	ldr	r2, [r7, #16]
 80096da:	4313      	orrs	r3, r2
 80096dc:	613b      	str	r3, [r7, #16]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 80096de:	687b      	ldr	r3, [r7, #4]
 80096e0:	681b      	ldr	r3, [r3, #0]
 80096e2:	693a      	ldr	r2, [r7, #16]
 80096e4:	609a      	str	r2, [r3, #8]

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 80096e6:	683b      	ldr	r3, [r7, #0]
 80096e8:	685b      	ldr	r3, [r3, #4]
 80096ea:	2b70      	cmp	r3, #112	@ 0x70
 80096ec:	d01a      	beq.n	8009724 <TIM_SlaveTimer_SetConfig+0x80>
 80096ee:	2b70      	cmp	r3, #112	@ 0x70
 80096f0:	d860      	bhi.n	80097b4 <TIM_SlaveTimer_SetConfig+0x110>
 80096f2:	2b60      	cmp	r3, #96	@ 0x60
 80096f4:	d054      	beq.n	80097a0 <TIM_SlaveTimer_SetConfig+0xfc>
 80096f6:	2b60      	cmp	r3, #96	@ 0x60
 80096f8:	d85c      	bhi.n	80097b4 <TIM_SlaveTimer_SetConfig+0x110>
 80096fa:	2b50      	cmp	r3, #80	@ 0x50
 80096fc:	d046      	beq.n	800978c <TIM_SlaveTimer_SetConfig+0xe8>
 80096fe:	2b50      	cmp	r3, #80	@ 0x50
 8009700:	d858      	bhi.n	80097b4 <TIM_SlaveTimer_SetConfig+0x110>
 8009702:	2b40      	cmp	r3, #64	@ 0x40
 8009704:	d019      	beq.n	800973a <TIM_SlaveTimer_SetConfig+0x96>
 8009706:	2b40      	cmp	r3, #64	@ 0x40
 8009708:	d854      	bhi.n	80097b4 <TIM_SlaveTimer_SetConfig+0x110>
 800970a:	2b30      	cmp	r3, #48	@ 0x30
 800970c:	d055      	beq.n	80097ba <TIM_SlaveTimer_SetConfig+0x116>
 800970e:	2b30      	cmp	r3, #48	@ 0x30
 8009710:	d850      	bhi.n	80097b4 <TIM_SlaveTimer_SetConfig+0x110>
 8009712:	2b20      	cmp	r3, #32
 8009714:	d051      	beq.n	80097ba <TIM_SlaveTimer_SetConfig+0x116>
 8009716:	2b20      	cmp	r3, #32
 8009718:	d84c      	bhi.n	80097b4 <TIM_SlaveTimer_SetConfig+0x110>
 800971a:	2b00      	cmp	r3, #0
 800971c:	d04d      	beq.n	80097ba <TIM_SlaveTimer_SetConfig+0x116>
 800971e:	2b10      	cmp	r3, #16
 8009720:	d04b      	beq.n	80097ba <TIM_SlaveTimer_SetConfig+0x116>
 8009722:	e047      	b.n	80097b4 <TIM_SlaveTimer_SetConfig+0x110>
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPRESCALER(sSlaveConfig->TriggerPrescaler));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
      /* Configure the ETR Trigger source */
      TIM_ETR_SetConfig(htim->Instance,
 8009724:	687b      	ldr	r3, [r7, #4]
 8009726:	6818      	ldr	r0, [r3, #0]
                        sSlaveConfig->TriggerPrescaler,
 8009728:	683b      	ldr	r3, [r7, #0]
 800972a:	68d9      	ldr	r1, [r3, #12]
                        sSlaveConfig->TriggerPolarity,
 800972c:	683b      	ldr	r3, [r7, #0]
 800972e:	689a      	ldr	r2, [r3, #8]
                        sSlaveConfig->TriggerFilter);
 8009730:	683b      	ldr	r3, [r7, #0]
 8009732:	691b      	ldr	r3, [r3, #16]
      TIM_ETR_SetConfig(htim->Instance,
 8009734:	f000 f9e0 	bl	8009af8 <TIM_ETR_SetConfig>
      break;
 8009738:	e040      	b.n	80097bc <TIM_SlaveTimer_SetConfig+0x118>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      if (sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED)
 800973a:	683b      	ldr	r3, [r7, #0]
 800973c:	681b      	ldr	r3, [r3, #0]
 800973e:	2b05      	cmp	r3, #5
 8009740:	d101      	bne.n	8009746 <TIM_SlaveTimer_SetConfig+0xa2>
      {
        return HAL_ERROR;
 8009742:	2301      	movs	r3, #1
 8009744:	e03b      	b.n	80097be <TIM_SlaveTimer_SetConfig+0x11a>
      }

      /* Disable the Channel 1: Reset the CC1E Bit */
      tmpccer = htim->Instance->CCER;
 8009746:	687b      	ldr	r3, [r7, #4]
 8009748:	681b      	ldr	r3, [r3, #0]
 800974a:	6a1b      	ldr	r3, [r3, #32]
 800974c:	60fb      	str	r3, [r7, #12]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 800974e:	687b      	ldr	r3, [r7, #4]
 8009750:	681b      	ldr	r3, [r3, #0]
 8009752:	6a1a      	ldr	r2, [r3, #32]
 8009754:	687b      	ldr	r3, [r7, #4]
 8009756:	681b      	ldr	r3, [r3, #0]
 8009758:	f022 0201 	bic.w	r2, r2, #1
 800975c:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 800975e:	687b      	ldr	r3, [r7, #4]
 8009760:	681b      	ldr	r3, [r3, #0]
 8009762:	699b      	ldr	r3, [r3, #24]
 8009764:	60bb      	str	r3, [r7, #8]

      /* Set the filter */
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8009766:	68bb      	ldr	r3, [r7, #8]
 8009768:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800976c:	60bb      	str	r3, [r7, #8]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 800976e:	683b      	ldr	r3, [r7, #0]
 8009770:	691b      	ldr	r3, [r3, #16]
 8009772:	011b      	lsls	r3, r3, #4
 8009774:	68ba      	ldr	r2, [r7, #8]
 8009776:	4313      	orrs	r3, r2
 8009778:	60bb      	str	r3, [r7, #8]

      /* Write to TIMx CCMR1 and CCER registers */
      htim->Instance->CCMR1 = tmpccmr1;
 800977a:	687b      	ldr	r3, [r7, #4]
 800977c:	681b      	ldr	r3, [r3, #0]
 800977e:	68ba      	ldr	r2, [r7, #8]
 8009780:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 8009782:	687b      	ldr	r3, [r7, #4]
 8009784:	681b      	ldr	r3, [r3, #0]
 8009786:	68fa      	ldr	r2, [r7, #12]
 8009788:	621a      	str	r2, [r3, #32]
      break;
 800978a:	e017      	b.n	80097bc <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI1 Filter and Polarity */
      TIM_TI1_ConfigInputStage(htim->Instance,
 800978c:	687b      	ldr	r3, [r7, #4]
 800978e:	6818      	ldr	r0, [r3, #0]
                               sSlaveConfig->TriggerPolarity,
 8009790:	683b      	ldr	r3, [r7, #0]
 8009792:	6899      	ldr	r1, [r3, #8]
                               sSlaveConfig->TriggerFilter);
 8009794:	683b      	ldr	r3, [r7, #0]
 8009796:	691b      	ldr	r3, [r3, #16]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8009798:	461a      	mov	r2, r3
 800979a:	f000 f87d 	bl	8009898 <TIM_TI1_ConfigInputStage>
      break;
 800979e:	e00d      	b.n	80097bc <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI2 Filter and Polarity */
      TIM_TI2_ConfigInputStage(htim->Instance,
 80097a0:	687b      	ldr	r3, [r7, #4]
 80097a2:	6818      	ldr	r0, [r3, #0]
                               sSlaveConfig->TriggerPolarity,
 80097a4:	683b      	ldr	r3, [r7, #0]
 80097a6:	6899      	ldr	r1, [r3, #8]
                               sSlaveConfig->TriggerFilter);
 80097a8:	683b      	ldr	r3, [r7, #0]
 80097aa:	691b      	ldr	r3, [r3, #16]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80097ac:	461a      	mov	r2, r3
 80097ae:	f000 f8df 	bl	8009970 <TIM_TI2_ConfigInputStage>
      break;
 80097b2:	e003      	b.n	80097bc <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      break;
    }

    default:
      status = HAL_ERROR;
 80097b4:	2301      	movs	r3, #1
 80097b6:	75fb      	strb	r3, [r7, #23]
      break;
 80097b8:	e000      	b.n	80097bc <TIM_SlaveTimer_SetConfig+0x118>
      break;
 80097ba:	bf00      	nop
  }

  return status;
 80097bc:	7dfb      	ldrb	r3, [r7, #23]
}
 80097be:	4618      	mov	r0, r3
 80097c0:	3718      	adds	r7, #24
 80097c2:	46bd      	mov	sp, r7
 80097c4:	bd80      	pop	{r7, pc}
	...

080097c8 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 80097c8:	b480      	push	{r7}
 80097ca:	b087      	sub	sp, #28
 80097cc:	af00      	add	r7, sp, #0
 80097ce:	60f8      	str	r0, [r7, #12]
 80097d0:	60b9      	str	r1, [r7, #8]
 80097d2:	607a      	str	r2, [r7, #4]
 80097d4:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80097d6:	68fb      	ldr	r3, [r7, #12]
 80097d8:	6a1b      	ldr	r3, [r3, #32]
 80097da:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80097dc:	68fb      	ldr	r3, [r7, #12]
 80097de:	6a1b      	ldr	r3, [r3, #32]
 80097e0:	f023 0201 	bic.w	r2, r3, #1
 80097e4:	68fb      	ldr	r3, [r7, #12]
 80097e6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80097e8:	68fb      	ldr	r3, [r7, #12]
 80097ea:	699b      	ldr	r3, [r3, #24]
 80097ec:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 80097ee:	68fb      	ldr	r3, [r7, #12]
 80097f0:	4a24      	ldr	r2, [pc, #144]	@ (8009884 <TIM_TI1_SetConfig+0xbc>)
 80097f2:	4293      	cmp	r3, r2
 80097f4:	d013      	beq.n	800981e <TIM_TI1_SetConfig+0x56>
 80097f6:	68fb      	ldr	r3, [r7, #12]
 80097f8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80097fc:	d00f      	beq.n	800981e <TIM_TI1_SetConfig+0x56>
 80097fe:	68fb      	ldr	r3, [r7, #12]
 8009800:	4a21      	ldr	r2, [pc, #132]	@ (8009888 <TIM_TI1_SetConfig+0xc0>)
 8009802:	4293      	cmp	r3, r2
 8009804:	d00b      	beq.n	800981e <TIM_TI1_SetConfig+0x56>
 8009806:	68fb      	ldr	r3, [r7, #12]
 8009808:	4a20      	ldr	r2, [pc, #128]	@ (800988c <TIM_TI1_SetConfig+0xc4>)
 800980a:	4293      	cmp	r3, r2
 800980c:	d007      	beq.n	800981e <TIM_TI1_SetConfig+0x56>
 800980e:	68fb      	ldr	r3, [r7, #12]
 8009810:	4a1f      	ldr	r2, [pc, #124]	@ (8009890 <TIM_TI1_SetConfig+0xc8>)
 8009812:	4293      	cmp	r3, r2
 8009814:	d003      	beq.n	800981e <TIM_TI1_SetConfig+0x56>
 8009816:	68fb      	ldr	r3, [r7, #12]
 8009818:	4a1e      	ldr	r2, [pc, #120]	@ (8009894 <TIM_TI1_SetConfig+0xcc>)
 800981a:	4293      	cmp	r3, r2
 800981c:	d101      	bne.n	8009822 <TIM_TI1_SetConfig+0x5a>
 800981e:	2301      	movs	r3, #1
 8009820:	e000      	b.n	8009824 <TIM_TI1_SetConfig+0x5c>
 8009822:	2300      	movs	r3, #0
 8009824:	2b00      	cmp	r3, #0
 8009826:	d008      	beq.n	800983a <TIM_TI1_SetConfig+0x72>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8009828:	697b      	ldr	r3, [r7, #20]
 800982a:	f023 0303 	bic.w	r3, r3, #3
 800982e:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8009830:	697a      	ldr	r2, [r7, #20]
 8009832:	687b      	ldr	r3, [r7, #4]
 8009834:	4313      	orrs	r3, r2
 8009836:	617b      	str	r3, [r7, #20]
 8009838:	e003      	b.n	8009842 <TIM_TI1_SetConfig+0x7a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 800983a:	697b      	ldr	r3, [r7, #20]
 800983c:	f043 0301 	orr.w	r3, r3, #1
 8009840:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8009842:	697b      	ldr	r3, [r7, #20]
 8009844:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8009848:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 800984a:	683b      	ldr	r3, [r7, #0]
 800984c:	011b      	lsls	r3, r3, #4
 800984e:	b2db      	uxtb	r3, r3
 8009850:	697a      	ldr	r2, [r7, #20]
 8009852:	4313      	orrs	r3, r2
 8009854:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8009856:	693b      	ldr	r3, [r7, #16]
 8009858:	f023 030a 	bic.w	r3, r3, #10
 800985c:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 800985e:	68bb      	ldr	r3, [r7, #8]
 8009860:	f003 030a 	and.w	r3, r3, #10
 8009864:	693a      	ldr	r2, [r7, #16]
 8009866:	4313      	orrs	r3, r2
 8009868:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800986a:	68fb      	ldr	r3, [r7, #12]
 800986c:	697a      	ldr	r2, [r7, #20]
 800986e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009870:	68fb      	ldr	r3, [r7, #12]
 8009872:	693a      	ldr	r2, [r7, #16]
 8009874:	621a      	str	r2, [r3, #32]
}
 8009876:	bf00      	nop
 8009878:	371c      	adds	r7, #28
 800987a:	46bd      	mov	sp, r7
 800987c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009880:	4770      	bx	lr
 8009882:	bf00      	nop
 8009884:	40010000 	.word	0x40010000
 8009888:	40000400 	.word	0x40000400
 800988c:	40000800 	.word	0x40000800
 8009890:	40000c00 	.word	0x40000c00
 8009894:	40014000 	.word	0x40014000

08009898 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8009898:	b480      	push	{r7}
 800989a:	b087      	sub	sp, #28
 800989c:	af00      	add	r7, sp, #0
 800989e:	60f8      	str	r0, [r7, #12]
 80098a0:	60b9      	str	r1, [r7, #8]
 80098a2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80098a4:	68fb      	ldr	r3, [r7, #12]
 80098a6:	6a1b      	ldr	r3, [r3, #32]
 80098a8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80098aa:	68fb      	ldr	r3, [r7, #12]
 80098ac:	6a1b      	ldr	r3, [r3, #32]
 80098ae:	f023 0201 	bic.w	r2, r3, #1
 80098b2:	68fb      	ldr	r3, [r7, #12]
 80098b4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80098b6:	68fb      	ldr	r3, [r7, #12]
 80098b8:	699b      	ldr	r3, [r3, #24]
 80098ba:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80098bc:	693b      	ldr	r3, [r7, #16]
 80098be:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80098c2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80098c4:	687b      	ldr	r3, [r7, #4]
 80098c6:	011b      	lsls	r3, r3, #4
 80098c8:	693a      	ldr	r2, [r7, #16]
 80098ca:	4313      	orrs	r3, r2
 80098cc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80098ce:	697b      	ldr	r3, [r7, #20]
 80098d0:	f023 030a 	bic.w	r3, r3, #10
 80098d4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80098d6:	697a      	ldr	r2, [r7, #20]
 80098d8:	68bb      	ldr	r3, [r7, #8]
 80098da:	4313      	orrs	r3, r2
 80098dc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80098de:	68fb      	ldr	r3, [r7, #12]
 80098e0:	693a      	ldr	r2, [r7, #16]
 80098e2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80098e4:	68fb      	ldr	r3, [r7, #12]
 80098e6:	697a      	ldr	r2, [r7, #20]
 80098e8:	621a      	str	r2, [r3, #32]
}
 80098ea:	bf00      	nop
 80098ec:	371c      	adds	r7, #28
 80098ee:	46bd      	mov	sp, r7
 80098f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098f4:	4770      	bx	lr

080098f6 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80098f6:	b480      	push	{r7}
 80098f8:	b087      	sub	sp, #28
 80098fa:	af00      	add	r7, sp, #0
 80098fc:	60f8      	str	r0, [r7, #12]
 80098fe:	60b9      	str	r1, [r7, #8]
 8009900:	607a      	str	r2, [r7, #4]
 8009902:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8009904:	68fb      	ldr	r3, [r7, #12]
 8009906:	6a1b      	ldr	r3, [r3, #32]
 8009908:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800990a:	68fb      	ldr	r3, [r7, #12]
 800990c:	6a1b      	ldr	r3, [r3, #32]
 800990e:	f023 0210 	bic.w	r2, r3, #16
 8009912:	68fb      	ldr	r3, [r7, #12]
 8009914:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8009916:	68fb      	ldr	r3, [r7, #12]
 8009918:	699b      	ldr	r3, [r3, #24]
 800991a:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 800991c:	693b      	ldr	r3, [r7, #16]
 800991e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8009922:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8009924:	687b      	ldr	r3, [r7, #4]
 8009926:	021b      	lsls	r3, r3, #8
 8009928:	693a      	ldr	r2, [r7, #16]
 800992a:	4313      	orrs	r3, r2
 800992c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800992e:	693b      	ldr	r3, [r7, #16]
 8009930:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8009934:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8009936:	683b      	ldr	r3, [r7, #0]
 8009938:	031b      	lsls	r3, r3, #12
 800993a:	b29b      	uxth	r3, r3
 800993c:	693a      	ldr	r2, [r7, #16]
 800993e:	4313      	orrs	r3, r2
 8009940:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8009942:	697b      	ldr	r3, [r7, #20]
 8009944:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8009948:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 800994a:	68bb      	ldr	r3, [r7, #8]
 800994c:	011b      	lsls	r3, r3, #4
 800994e:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 8009952:	697a      	ldr	r2, [r7, #20]
 8009954:	4313      	orrs	r3, r2
 8009956:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8009958:	68fb      	ldr	r3, [r7, #12]
 800995a:	693a      	ldr	r2, [r7, #16]
 800995c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800995e:	68fb      	ldr	r3, [r7, #12]
 8009960:	697a      	ldr	r2, [r7, #20]
 8009962:	621a      	str	r2, [r3, #32]
}
 8009964:	bf00      	nop
 8009966:	371c      	adds	r7, #28
 8009968:	46bd      	mov	sp, r7
 800996a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800996e:	4770      	bx	lr

08009970 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8009970:	b480      	push	{r7}
 8009972:	b087      	sub	sp, #28
 8009974:	af00      	add	r7, sp, #0
 8009976:	60f8      	str	r0, [r7, #12]
 8009978:	60b9      	str	r1, [r7, #8]
 800997a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800997c:	68fb      	ldr	r3, [r7, #12]
 800997e:	6a1b      	ldr	r3, [r3, #32]
 8009980:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8009982:	68fb      	ldr	r3, [r7, #12]
 8009984:	6a1b      	ldr	r3, [r3, #32]
 8009986:	f023 0210 	bic.w	r2, r3, #16
 800998a:	68fb      	ldr	r3, [r7, #12]
 800998c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800998e:	68fb      	ldr	r3, [r7, #12]
 8009990:	699b      	ldr	r3, [r3, #24]
 8009992:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8009994:	693b      	ldr	r3, [r7, #16]
 8009996:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800999a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800999c:	687b      	ldr	r3, [r7, #4]
 800999e:	031b      	lsls	r3, r3, #12
 80099a0:	693a      	ldr	r2, [r7, #16]
 80099a2:	4313      	orrs	r3, r2
 80099a4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80099a6:	697b      	ldr	r3, [r7, #20]
 80099a8:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80099ac:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80099ae:	68bb      	ldr	r3, [r7, #8]
 80099b0:	011b      	lsls	r3, r3, #4
 80099b2:	697a      	ldr	r2, [r7, #20]
 80099b4:	4313      	orrs	r3, r2
 80099b6:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80099b8:	68fb      	ldr	r3, [r7, #12]
 80099ba:	693a      	ldr	r2, [r7, #16]
 80099bc:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80099be:	68fb      	ldr	r3, [r7, #12]
 80099c0:	697a      	ldr	r2, [r7, #20]
 80099c2:	621a      	str	r2, [r3, #32]
}
 80099c4:	bf00      	nop
 80099c6:	371c      	adds	r7, #28
 80099c8:	46bd      	mov	sp, r7
 80099ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099ce:	4770      	bx	lr

080099d0 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80099d0:	b480      	push	{r7}
 80099d2:	b087      	sub	sp, #28
 80099d4:	af00      	add	r7, sp, #0
 80099d6:	60f8      	str	r0, [r7, #12]
 80099d8:	60b9      	str	r1, [r7, #8]
 80099da:	607a      	str	r2, [r7, #4]
 80099dc:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  tmpccer = TIMx->CCER;
 80099de:	68fb      	ldr	r3, [r7, #12]
 80099e0:	6a1b      	ldr	r3, [r3, #32]
 80099e2:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80099e4:	68fb      	ldr	r3, [r7, #12]
 80099e6:	6a1b      	ldr	r3, [r3, #32]
 80099e8:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80099ec:	68fb      	ldr	r3, [r7, #12]
 80099ee:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 80099f0:	68fb      	ldr	r3, [r7, #12]
 80099f2:	69db      	ldr	r3, [r3, #28]
 80099f4:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 80099f6:	693b      	ldr	r3, [r7, #16]
 80099f8:	f023 0303 	bic.w	r3, r3, #3
 80099fc:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= TIM_ICSelection;
 80099fe:	693a      	ldr	r2, [r7, #16]
 8009a00:	687b      	ldr	r3, [r7, #4]
 8009a02:	4313      	orrs	r3, r2
 8009a04:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8009a06:	693b      	ldr	r3, [r7, #16]
 8009a08:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8009a0c:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8009a0e:	683b      	ldr	r3, [r7, #0]
 8009a10:	011b      	lsls	r3, r3, #4
 8009a12:	b2db      	uxtb	r3, r3
 8009a14:	693a      	ldr	r2, [r7, #16]
 8009a16:	4313      	orrs	r3, r2
 8009a18:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8009a1a:	697b      	ldr	r3, [r7, #20]
 8009a1c:	f423 6320 	bic.w	r3, r3, #2560	@ 0xa00
 8009a20:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8009a22:	68bb      	ldr	r3, [r7, #8]
 8009a24:	021b      	lsls	r3, r3, #8
 8009a26:	f403 6320 	and.w	r3, r3, #2560	@ 0xa00
 8009a2a:	697a      	ldr	r2, [r7, #20]
 8009a2c:	4313      	orrs	r3, r2
 8009a2e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8009a30:	68fb      	ldr	r3, [r7, #12]
 8009a32:	693a      	ldr	r2, [r7, #16]
 8009a34:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8009a36:	68fb      	ldr	r3, [r7, #12]
 8009a38:	697a      	ldr	r2, [r7, #20]
 8009a3a:	621a      	str	r2, [r3, #32]
}
 8009a3c:	bf00      	nop
 8009a3e:	371c      	adds	r7, #28
 8009a40:	46bd      	mov	sp, r7
 8009a42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a46:	4770      	bx	lr

08009a48 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8009a48:	b480      	push	{r7}
 8009a4a:	b087      	sub	sp, #28
 8009a4c:	af00      	add	r7, sp, #0
 8009a4e:	60f8      	str	r0, [r7, #12]
 8009a50:	60b9      	str	r1, [r7, #8]
 8009a52:	607a      	str	r2, [r7, #4]
 8009a54:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  tmpccer = TIMx->CCER;
 8009a56:	68fb      	ldr	r3, [r7, #12]
 8009a58:	6a1b      	ldr	r3, [r3, #32]
 8009a5a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8009a5c:	68fb      	ldr	r3, [r7, #12]
 8009a5e:	6a1b      	ldr	r3, [r3, #32]
 8009a60:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8009a64:	68fb      	ldr	r3, [r7, #12]
 8009a66:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8009a68:	68fb      	ldr	r3, [r7, #12]
 8009a6a:	69db      	ldr	r3, [r3, #28]
 8009a6c:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8009a6e:	693b      	ldr	r3, [r7, #16]
 8009a70:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8009a74:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8009a76:	687b      	ldr	r3, [r7, #4]
 8009a78:	021b      	lsls	r3, r3, #8
 8009a7a:	693a      	ldr	r2, [r7, #16]
 8009a7c:	4313      	orrs	r3, r2
 8009a7e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8009a80:	693b      	ldr	r3, [r7, #16]
 8009a82:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8009a86:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8009a88:	683b      	ldr	r3, [r7, #0]
 8009a8a:	031b      	lsls	r3, r3, #12
 8009a8c:	b29b      	uxth	r3, r3
 8009a8e:	693a      	ldr	r2, [r7, #16]
 8009a90:	4313      	orrs	r3, r2
 8009a92:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8009a94:	697b      	ldr	r3, [r7, #20]
 8009a96:	f423 4320 	bic.w	r3, r3, #40960	@ 0xa000
 8009a9a:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8009a9c:	68bb      	ldr	r3, [r7, #8]
 8009a9e:	031b      	lsls	r3, r3, #12
 8009aa0:	f403 4320 	and.w	r3, r3, #40960	@ 0xa000
 8009aa4:	697a      	ldr	r2, [r7, #20]
 8009aa6:	4313      	orrs	r3, r2
 8009aa8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8009aaa:	68fb      	ldr	r3, [r7, #12]
 8009aac:	693a      	ldr	r2, [r7, #16]
 8009aae:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8009ab0:	68fb      	ldr	r3, [r7, #12]
 8009ab2:	697a      	ldr	r2, [r7, #20]
 8009ab4:	621a      	str	r2, [r3, #32]
}
 8009ab6:	bf00      	nop
 8009ab8:	371c      	adds	r7, #28
 8009aba:	46bd      	mov	sp, r7
 8009abc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ac0:	4770      	bx	lr

08009ac2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8009ac2:	b480      	push	{r7}
 8009ac4:	b085      	sub	sp, #20
 8009ac6:	af00      	add	r7, sp, #0
 8009ac8:	6078      	str	r0, [r7, #4]
 8009aca:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8009acc:	687b      	ldr	r3, [r7, #4]
 8009ace:	689b      	ldr	r3, [r3, #8]
 8009ad0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8009ad2:	68fb      	ldr	r3, [r7, #12]
 8009ad4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009ad8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8009ada:	683a      	ldr	r2, [r7, #0]
 8009adc:	68fb      	ldr	r3, [r7, #12]
 8009ade:	4313      	orrs	r3, r2
 8009ae0:	f043 0307 	orr.w	r3, r3, #7
 8009ae4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8009ae6:	687b      	ldr	r3, [r7, #4]
 8009ae8:	68fa      	ldr	r2, [r7, #12]
 8009aea:	609a      	str	r2, [r3, #8]
}
 8009aec:	bf00      	nop
 8009aee:	3714      	adds	r7, #20
 8009af0:	46bd      	mov	sp, r7
 8009af2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009af6:	4770      	bx	lr

08009af8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8009af8:	b480      	push	{r7}
 8009afa:	b087      	sub	sp, #28
 8009afc:	af00      	add	r7, sp, #0
 8009afe:	60f8      	str	r0, [r7, #12]
 8009b00:	60b9      	str	r1, [r7, #8]
 8009b02:	607a      	str	r2, [r7, #4]
 8009b04:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8009b06:	68fb      	ldr	r3, [r7, #12]
 8009b08:	689b      	ldr	r3, [r3, #8]
 8009b0a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8009b0c:	697b      	ldr	r3, [r7, #20]
 8009b0e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8009b12:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8009b14:	683b      	ldr	r3, [r7, #0]
 8009b16:	021a      	lsls	r2, r3, #8
 8009b18:	687b      	ldr	r3, [r7, #4]
 8009b1a:	431a      	orrs	r2, r3
 8009b1c:	68bb      	ldr	r3, [r7, #8]
 8009b1e:	4313      	orrs	r3, r2
 8009b20:	697a      	ldr	r2, [r7, #20]
 8009b22:	4313      	orrs	r3, r2
 8009b24:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8009b26:	68fb      	ldr	r3, [r7, #12]
 8009b28:	697a      	ldr	r2, [r7, #20]
 8009b2a:	609a      	str	r2, [r3, #8]
}
 8009b2c:	bf00      	nop
 8009b2e:	371c      	adds	r7, #28
 8009b30:	46bd      	mov	sp, r7
 8009b32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b36:	4770      	bx	lr

08009b38 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8009b38:	b480      	push	{r7}
 8009b3a:	b087      	sub	sp, #28
 8009b3c:	af00      	add	r7, sp, #0
 8009b3e:	60f8      	str	r0, [r7, #12]
 8009b40:	60b9      	str	r1, [r7, #8]
 8009b42:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8009b44:	68bb      	ldr	r3, [r7, #8]
 8009b46:	f003 031f 	and.w	r3, r3, #31
 8009b4a:	2201      	movs	r2, #1
 8009b4c:	fa02 f303 	lsl.w	r3, r2, r3
 8009b50:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8009b52:	68fb      	ldr	r3, [r7, #12]
 8009b54:	6a1a      	ldr	r2, [r3, #32]
 8009b56:	697b      	ldr	r3, [r7, #20]
 8009b58:	43db      	mvns	r3, r3
 8009b5a:	401a      	ands	r2, r3
 8009b5c:	68fb      	ldr	r3, [r7, #12]
 8009b5e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8009b60:	68fb      	ldr	r3, [r7, #12]
 8009b62:	6a1a      	ldr	r2, [r3, #32]
 8009b64:	68bb      	ldr	r3, [r7, #8]
 8009b66:	f003 031f 	and.w	r3, r3, #31
 8009b6a:	6879      	ldr	r1, [r7, #4]
 8009b6c:	fa01 f303 	lsl.w	r3, r1, r3
 8009b70:	431a      	orrs	r2, r3
 8009b72:	68fb      	ldr	r3, [r7, #12]
 8009b74:	621a      	str	r2, [r3, #32]
}
 8009b76:	bf00      	nop
 8009b78:	371c      	adds	r7, #28
 8009b7a:	46bd      	mov	sp, r7
 8009b7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b80:	4770      	bx	lr
	...

08009b84 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8009b84:	b480      	push	{r7}
 8009b86:	b085      	sub	sp, #20
 8009b88:	af00      	add	r7, sp, #0
 8009b8a:	6078      	str	r0, [r7, #4]
 8009b8c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8009b8e:	687b      	ldr	r3, [r7, #4]
 8009b90:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8009b94:	2b01      	cmp	r3, #1
 8009b96:	d101      	bne.n	8009b9c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8009b98:	2302      	movs	r3, #2
 8009b9a:	e050      	b.n	8009c3e <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8009b9c:	687b      	ldr	r3, [r7, #4]
 8009b9e:	2201      	movs	r2, #1
 8009ba0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009ba4:	687b      	ldr	r3, [r7, #4]
 8009ba6:	2202      	movs	r2, #2
 8009ba8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8009bac:	687b      	ldr	r3, [r7, #4]
 8009bae:	681b      	ldr	r3, [r3, #0]
 8009bb0:	685b      	ldr	r3, [r3, #4]
 8009bb2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8009bb4:	687b      	ldr	r3, [r7, #4]
 8009bb6:	681b      	ldr	r3, [r3, #0]
 8009bb8:	689b      	ldr	r3, [r3, #8]
 8009bba:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8009bbc:	68fb      	ldr	r3, [r7, #12]
 8009bbe:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009bc2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8009bc4:	683b      	ldr	r3, [r7, #0]
 8009bc6:	681b      	ldr	r3, [r3, #0]
 8009bc8:	68fa      	ldr	r2, [r7, #12]
 8009bca:	4313      	orrs	r3, r2
 8009bcc:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8009bce:	687b      	ldr	r3, [r7, #4]
 8009bd0:	681b      	ldr	r3, [r3, #0]
 8009bd2:	68fa      	ldr	r2, [r7, #12]
 8009bd4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009bd6:	687b      	ldr	r3, [r7, #4]
 8009bd8:	681b      	ldr	r3, [r3, #0]
 8009bda:	4a1c      	ldr	r2, [pc, #112]	@ (8009c4c <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8009bdc:	4293      	cmp	r3, r2
 8009bde:	d018      	beq.n	8009c12 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8009be0:	687b      	ldr	r3, [r7, #4]
 8009be2:	681b      	ldr	r3, [r3, #0]
 8009be4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009be8:	d013      	beq.n	8009c12 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8009bea:	687b      	ldr	r3, [r7, #4]
 8009bec:	681b      	ldr	r3, [r3, #0]
 8009bee:	4a18      	ldr	r2, [pc, #96]	@ (8009c50 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8009bf0:	4293      	cmp	r3, r2
 8009bf2:	d00e      	beq.n	8009c12 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8009bf4:	687b      	ldr	r3, [r7, #4]
 8009bf6:	681b      	ldr	r3, [r3, #0]
 8009bf8:	4a16      	ldr	r2, [pc, #88]	@ (8009c54 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8009bfa:	4293      	cmp	r3, r2
 8009bfc:	d009      	beq.n	8009c12 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8009bfe:	687b      	ldr	r3, [r7, #4]
 8009c00:	681b      	ldr	r3, [r3, #0]
 8009c02:	4a15      	ldr	r2, [pc, #84]	@ (8009c58 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8009c04:	4293      	cmp	r3, r2
 8009c06:	d004      	beq.n	8009c12 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8009c08:	687b      	ldr	r3, [r7, #4]
 8009c0a:	681b      	ldr	r3, [r3, #0]
 8009c0c:	4a13      	ldr	r2, [pc, #76]	@ (8009c5c <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8009c0e:	4293      	cmp	r3, r2
 8009c10:	d10c      	bne.n	8009c2c <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8009c12:	68bb      	ldr	r3, [r7, #8]
 8009c14:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8009c18:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8009c1a:	683b      	ldr	r3, [r7, #0]
 8009c1c:	685b      	ldr	r3, [r3, #4]
 8009c1e:	68ba      	ldr	r2, [r7, #8]
 8009c20:	4313      	orrs	r3, r2
 8009c22:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8009c24:	687b      	ldr	r3, [r7, #4]
 8009c26:	681b      	ldr	r3, [r3, #0]
 8009c28:	68ba      	ldr	r2, [r7, #8]
 8009c2a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8009c2c:	687b      	ldr	r3, [r7, #4]
 8009c2e:	2201      	movs	r2, #1
 8009c30:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8009c34:	687b      	ldr	r3, [r7, #4]
 8009c36:	2200      	movs	r2, #0
 8009c38:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8009c3c:	2300      	movs	r3, #0
}
 8009c3e:	4618      	mov	r0, r3
 8009c40:	3714      	adds	r7, #20
 8009c42:	46bd      	mov	sp, r7
 8009c44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c48:	4770      	bx	lr
 8009c4a:	bf00      	nop
 8009c4c:	40010000 	.word	0x40010000
 8009c50:	40000400 	.word	0x40000400
 8009c54:	40000800 	.word	0x40000800
 8009c58:	40000c00 	.word	0x40000c00
 8009c5c:	40014000 	.word	0x40014000

08009c60 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8009c60:	b480      	push	{r7}
 8009c62:	b083      	sub	sp, #12
 8009c64:	af00      	add	r7, sp, #0
 8009c66:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8009c68:	bf00      	nop
 8009c6a:	370c      	adds	r7, #12
 8009c6c:	46bd      	mov	sp, r7
 8009c6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c72:	4770      	bx	lr

08009c74 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8009c74:	b480      	push	{r7}
 8009c76:	b083      	sub	sp, #12
 8009c78:	af00      	add	r7, sp, #0
 8009c7a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8009c7c:	bf00      	nop
 8009c7e:	370c      	adds	r7, #12
 8009c80:	46bd      	mov	sp, r7
 8009c82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c86:	4770      	bx	lr

08009c88 <HAL_HalfDuplex_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HalfDuplex_Init(UART_HandleTypeDef *huart)
{
 8009c88:	b580      	push	{r7, lr}
 8009c8a:	b082      	sub	sp, #8
 8009c8c:	af00      	add	r7, sp, #0
 8009c8e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8009c90:	687b      	ldr	r3, [r7, #4]
 8009c92:	2b00      	cmp	r3, #0
 8009c94:	d101      	bne.n	8009c9a <HAL_HalfDuplex_Init+0x12>
  {
    return HAL_ERROR;
 8009c96:	2301      	movs	r3, #1
 8009c98:	e04a      	b.n	8009d30 <HAL_HalfDuplex_Init+0xa8>
  /* Check the parameters */
  assert_param(IS_UART_HALFDUPLEX_INSTANCE(huart->Instance));
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8009c9a:	687b      	ldr	r3, [r7, #4]
 8009c9c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009ca0:	b2db      	uxtb	r3, r3
 8009ca2:	2b00      	cmp	r3, #0
 8009ca4:	d106      	bne.n	8009cb4 <HAL_HalfDuplex_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8009ca6:	687b      	ldr	r3, [r7, #4]
 8009ca8:	2200      	movs	r2, #0
 8009caa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8009cae:	6878      	ldr	r0, [r7, #4]
 8009cb0:	f7fa fc30 	bl	8004514 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8009cb4:	687b      	ldr	r3, [r7, #4]
 8009cb6:	2224      	movs	r2, #36	@ 0x24
 8009cb8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8009cbc:	687b      	ldr	r3, [r7, #4]
 8009cbe:	681b      	ldr	r3, [r3, #0]
 8009cc0:	68da      	ldr	r2, [r3, #12]
 8009cc2:	687b      	ldr	r3, [r7, #4]
 8009cc4:	681b      	ldr	r3, [r3, #0]
 8009cc6:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8009cca:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8009ccc:	6878      	ldr	r0, [r7, #4]
 8009cce:	f000 f97b 	bl	8009fc8 <UART_SetConfig>

  /* In half-duplex mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN and IREN bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8009cd2:	687b      	ldr	r3, [r7, #4]
 8009cd4:	681b      	ldr	r3, [r3, #0]
 8009cd6:	691a      	ldr	r2, [r3, #16]
 8009cd8:	687b      	ldr	r3, [r7, #4]
 8009cda:	681b      	ldr	r3, [r3, #0]
 8009cdc:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8009ce0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_IREN | USART_CR3_SCEN));
 8009ce2:	687b      	ldr	r3, [r7, #4]
 8009ce4:	681b      	ldr	r3, [r3, #0]
 8009ce6:	695a      	ldr	r2, [r3, #20]
 8009ce8:	687b      	ldr	r3, [r7, #4]
 8009cea:	681b      	ldr	r3, [r3, #0]
 8009cec:	f022 0222 	bic.w	r2, r2, #34	@ 0x22
 8009cf0:	615a      	str	r2, [r3, #20]

  /* Enable the Half-Duplex mode by setting the HDSEL bit in the CR3 register */
  SET_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
 8009cf2:	687b      	ldr	r3, [r7, #4]
 8009cf4:	681b      	ldr	r3, [r3, #0]
 8009cf6:	695a      	ldr	r2, [r3, #20]
 8009cf8:	687b      	ldr	r3, [r7, #4]
 8009cfa:	681b      	ldr	r3, [r3, #0]
 8009cfc:	f042 0208 	orr.w	r2, r2, #8
 8009d00:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8009d02:	687b      	ldr	r3, [r7, #4]
 8009d04:	681b      	ldr	r3, [r3, #0]
 8009d06:	68da      	ldr	r2, [r3, #12]
 8009d08:	687b      	ldr	r3, [r7, #4]
 8009d0a:	681b      	ldr	r3, [r3, #0]
 8009d0c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8009d10:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state*/
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009d12:	687b      	ldr	r3, [r7, #4]
 8009d14:	2200      	movs	r2, #0
 8009d16:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8009d18:	687b      	ldr	r3, [r7, #4]
 8009d1a:	2220      	movs	r2, #32
 8009d1c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8009d20:	687b      	ldr	r3, [r7, #4]
 8009d22:	2220      	movs	r2, #32
 8009d24:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009d28:	687b      	ldr	r3, [r7, #4]
 8009d2a:	2200      	movs	r2, #0
 8009d2c:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8009d2e:	2300      	movs	r3, #0
}
 8009d30:	4618      	mov	r0, r3
 8009d32:	3708      	adds	r7, #8
 8009d34:	46bd      	mov	sp, r7
 8009d36:	bd80      	pop	{r7, pc}

08009d38 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009d38:	b580      	push	{r7, lr}
 8009d3a:	b08a      	sub	sp, #40	@ 0x28
 8009d3c:	af02      	add	r7, sp, #8
 8009d3e:	60f8      	str	r0, [r7, #12]
 8009d40:	60b9      	str	r1, [r7, #8]
 8009d42:	603b      	str	r3, [r7, #0]
 8009d44:	4613      	mov	r3, r2
 8009d46:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8009d48:	2300      	movs	r3, #0
 8009d4a:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8009d4c:	68fb      	ldr	r3, [r7, #12]
 8009d4e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009d52:	b2db      	uxtb	r3, r3
 8009d54:	2b20      	cmp	r3, #32
 8009d56:	d175      	bne.n	8009e44 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8009d58:	68bb      	ldr	r3, [r7, #8]
 8009d5a:	2b00      	cmp	r3, #0
 8009d5c:	d002      	beq.n	8009d64 <HAL_UART_Transmit+0x2c>
 8009d5e:	88fb      	ldrh	r3, [r7, #6]
 8009d60:	2b00      	cmp	r3, #0
 8009d62:	d101      	bne.n	8009d68 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8009d64:	2301      	movs	r3, #1
 8009d66:	e06e      	b.n	8009e46 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009d68:	68fb      	ldr	r3, [r7, #12]
 8009d6a:	2200      	movs	r2, #0
 8009d6c:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8009d6e:	68fb      	ldr	r3, [r7, #12]
 8009d70:	2221      	movs	r2, #33	@ 0x21
 8009d72:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8009d76:	f7fb fddf 	bl	8005938 <HAL_GetTick>
 8009d7a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8009d7c:	68fb      	ldr	r3, [r7, #12]
 8009d7e:	88fa      	ldrh	r2, [r7, #6]
 8009d80:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8009d82:	68fb      	ldr	r3, [r7, #12]
 8009d84:	88fa      	ldrh	r2, [r7, #6]
 8009d86:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009d88:	68fb      	ldr	r3, [r7, #12]
 8009d8a:	689b      	ldr	r3, [r3, #8]
 8009d8c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009d90:	d108      	bne.n	8009da4 <HAL_UART_Transmit+0x6c>
 8009d92:	68fb      	ldr	r3, [r7, #12]
 8009d94:	691b      	ldr	r3, [r3, #16]
 8009d96:	2b00      	cmp	r3, #0
 8009d98:	d104      	bne.n	8009da4 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8009d9a:	2300      	movs	r3, #0
 8009d9c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8009d9e:	68bb      	ldr	r3, [r7, #8]
 8009da0:	61bb      	str	r3, [r7, #24]
 8009da2:	e003      	b.n	8009dac <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8009da4:	68bb      	ldr	r3, [r7, #8]
 8009da6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8009da8:	2300      	movs	r3, #0
 8009daa:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8009dac:	e02e      	b.n	8009e0c <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8009dae:	683b      	ldr	r3, [r7, #0]
 8009db0:	9300      	str	r3, [sp, #0]
 8009db2:	697b      	ldr	r3, [r7, #20]
 8009db4:	2200      	movs	r2, #0
 8009db6:	2180      	movs	r1, #128	@ 0x80
 8009db8:	68f8      	ldr	r0, [r7, #12]
 8009dba:	f000 f848 	bl	8009e4e <UART_WaitOnFlagUntilTimeout>
 8009dbe:	4603      	mov	r3, r0
 8009dc0:	2b00      	cmp	r3, #0
 8009dc2:	d005      	beq.n	8009dd0 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8009dc4:	68fb      	ldr	r3, [r7, #12]
 8009dc6:	2220      	movs	r2, #32
 8009dc8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8009dcc:	2303      	movs	r3, #3
 8009dce:	e03a      	b.n	8009e46 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8009dd0:	69fb      	ldr	r3, [r7, #28]
 8009dd2:	2b00      	cmp	r3, #0
 8009dd4:	d10b      	bne.n	8009dee <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8009dd6:	69bb      	ldr	r3, [r7, #24]
 8009dd8:	881b      	ldrh	r3, [r3, #0]
 8009dda:	461a      	mov	r2, r3
 8009ddc:	68fb      	ldr	r3, [r7, #12]
 8009dde:	681b      	ldr	r3, [r3, #0]
 8009de0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8009de4:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8009de6:	69bb      	ldr	r3, [r7, #24]
 8009de8:	3302      	adds	r3, #2
 8009dea:	61bb      	str	r3, [r7, #24]
 8009dec:	e007      	b.n	8009dfe <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8009dee:	69fb      	ldr	r3, [r7, #28]
 8009df0:	781a      	ldrb	r2, [r3, #0]
 8009df2:	68fb      	ldr	r3, [r7, #12]
 8009df4:	681b      	ldr	r3, [r3, #0]
 8009df6:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8009df8:	69fb      	ldr	r3, [r7, #28]
 8009dfa:	3301      	adds	r3, #1
 8009dfc:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8009dfe:	68fb      	ldr	r3, [r7, #12]
 8009e00:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8009e02:	b29b      	uxth	r3, r3
 8009e04:	3b01      	subs	r3, #1
 8009e06:	b29a      	uxth	r2, r3
 8009e08:	68fb      	ldr	r3, [r7, #12]
 8009e0a:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8009e0c:	68fb      	ldr	r3, [r7, #12]
 8009e0e:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8009e10:	b29b      	uxth	r3, r3
 8009e12:	2b00      	cmp	r3, #0
 8009e14:	d1cb      	bne.n	8009dae <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8009e16:	683b      	ldr	r3, [r7, #0]
 8009e18:	9300      	str	r3, [sp, #0]
 8009e1a:	697b      	ldr	r3, [r7, #20]
 8009e1c:	2200      	movs	r2, #0
 8009e1e:	2140      	movs	r1, #64	@ 0x40
 8009e20:	68f8      	ldr	r0, [r7, #12]
 8009e22:	f000 f814 	bl	8009e4e <UART_WaitOnFlagUntilTimeout>
 8009e26:	4603      	mov	r3, r0
 8009e28:	2b00      	cmp	r3, #0
 8009e2a:	d005      	beq.n	8009e38 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8009e2c:	68fb      	ldr	r3, [r7, #12]
 8009e2e:	2220      	movs	r2, #32
 8009e30:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8009e34:	2303      	movs	r3, #3
 8009e36:	e006      	b.n	8009e46 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8009e38:	68fb      	ldr	r3, [r7, #12]
 8009e3a:	2220      	movs	r2, #32
 8009e3c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8009e40:	2300      	movs	r3, #0
 8009e42:	e000      	b.n	8009e46 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8009e44:	2302      	movs	r3, #2
  }
}
 8009e46:	4618      	mov	r0, r3
 8009e48:	3720      	adds	r7, #32
 8009e4a:	46bd      	mov	sp, r7
 8009e4c:	bd80      	pop	{r7, pc}

08009e4e <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8009e4e:	b580      	push	{r7, lr}
 8009e50:	b086      	sub	sp, #24
 8009e52:	af00      	add	r7, sp, #0
 8009e54:	60f8      	str	r0, [r7, #12]
 8009e56:	60b9      	str	r1, [r7, #8]
 8009e58:	603b      	str	r3, [r7, #0]
 8009e5a:	4613      	mov	r3, r2
 8009e5c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009e5e:	e03b      	b.n	8009ed8 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009e60:	6a3b      	ldr	r3, [r7, #32]
 8009e62:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009e66:	d037      	beq.n	8009ed8 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009e68:	f7fb fd66 	bl	8005938 <HAL_GetTick>
 8009e6c:	4602      	mov	r2, r0
 8009e6e:	683b      	ldr	r3, [r7, #0]
 8009e70:	1ad3      	subs	r3, r2, r3
 8009e72:	6a3a      	ldr	r2, [r7, #32]
 8009e74:	429a      	cmp	r2, r3
 8009e76:	d302      	bcc.n	8009e7e <UART_WaitOnFlagUntilTimeout+0x30>
 8009e78:	6a3b      	ldr	r3, [r7, #32]
 8009e7a:	2b00      	cmp	r3, #0
 8009e7c:	d101      	bne.n	8009e82 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8009e7e:	2303      	movs	r3, #3
 8009e80:	e03a      	b.n	8009ef8 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8009e82:	68fb      	ldr	r3, [r7, #12]
 8009e84:	681b      	ldr	r3, [r3, #0]
 8009e86:	68db      	ldr	r3, [r3, #12]
 8009e88:	f003 0304 	and.w	r3, r3, #4
 8009e8c:	2b00      	cmp	r3, #0
 8009e8e:	d023      	beq.n	8009ed8 <UART_WaitOnFlagUntilTimeout+0x8a>
 8009e90:	68bb      	ldr	r3, [r7, #8]
 8009e92:	2b80      	cmp	r3, #128	@ 0x80
 8009e94:	d020      	beq.n	8009ed8 <UART_WaitOnFlagUntilTimeout+0x8a>
 8009e96:	68bb      	ldr	r3, [r7, #8]
 8009e98:	2b40      	cmp	r3, #64	@ 0x40
 8009e9a:	d01d      	beq.n	8009ed8 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8009e9c:	68fb      	ldr	r3, [r7, #12]
 8009e9e:	681b      	ldr	r3, [r3, #0]
 8009ea0:	681b      	ldr	r3, [r3, #0]
 8009ea2:	f003 0308 	and.w	r3, r3, #8
 8009ea6:	2b08      	cmp	r3, #8
 8009ea8:	d116      	bne.n	8009ed8 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8009eaa:	2300      	movs	r3, #0
 8009eac:	617b      	str	r3, [r7, #20]
 8009eae:	68fb      	ldr	r3, [r7, #12]
 8009eb0:	681b      	ldr	r3, [r3, #0]
 8009eb2:	681b      	ldr	r3, [r3, #0]
 8009eb4:	617b      	str	r3, [r7, #20]
 8009eb6:	68fb      	ldr	r3, [r7, #12]
 8009eb8:	681b      	ldr	r3, [r3, #0]
 8009eba:	685b      	ldr	r3, [r3, #4]
 8009ebc:	617b      	str	r3, [r7, #20]
 8009ebe:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8009ec0:	68f8      	ldr	r0, [r7, #12]
 8009ec2:	f000 f81d 	bl	8009f00 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8009ec6:	68fb      	ldr	r3, [r7, #12]
 8009ec8:	2208      	movs	r2, #8
 8009eca:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8009ecc:	68fb      	ldr	r3, [r7, #12]
 8009ece:	2200      	movs	r2, #0
 8009ed0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8009ed4:	2301      	movs	r3, #1
 8009ed6:	e00f      	b.n	8009ef8 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009ed8:	68fb      	ldr	r3, [r7, #12]
 8009eda:	681b      	ldr	r3, [r3, #0]
 8009edc:	681a      	ldr	r2, [r3, #0]
 8009ede:	68bb      	ldr	r3, [r7, #8]
 8009ee0:	4013      	ands	r3, r2
 8009ee2:	68ba      	ldr	r2, [r7, #8]
 8009ee4:	429a      	cmp	r2, r3
 8009ee6:	bf0c      	ite	eq
 8009ee8:	2301      	moveq	r3, #1
 8009eea:	2300      	movne	r3, #0
 8009eec:	b2db      	uxtb	r3, r3
 8009eee:	461a      	mov	r2, r3
 8009ef0:	79fb      	ldrb	r3, [r7, #7]
 8009ef2:	429a      	cmp	r2, r3
 8009ef4:	d0b4      	beq.n	8009e60 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8009ef6:	2300      	movs	r3, #0
}
 8009ef8:	4618      	mov	r0, r3
 8009efa:	3718      	adds	r7, #24
 8009efc:	46bd      	mov	sp, r7
 8009efe:	bd80      	pop	{r7, pc}

08009f00 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8009f00:	b480      	push	{r7}
 8009f02:	b095      	sub	sp, #84	@ 0x54
 8009f04:	af00      	add	r7, sp, #0
 8009f06:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8009f08:	687b      	ldr	r3, [r7, #4]
 8009f0a:	681b      	ldr	r3, [r3, #0]
 8009f0c:	330c      	adds	r3, #12
 8009f0e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009f10:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009f12:	e853 3f00 	ldrex	r3, [r3]
 8009f16:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8009f18:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009f1a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009f1e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009f20:	687b      	ldr	r3, [r7, #4]
 8009f22:	681b      	ldr	r3, [r3, #0]
 8009f24:	330c      	adds	r3, #12
 8009f26:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8009f28:	643a      	str	r2, [r7, #64]	@ 0x40
 8009f2a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009f2c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8009f2e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8009f30:	e841 2300 	strex	r3, r2, [r1]
 8009f34:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8009f36:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009f38:	2b00      	cmp	r3, #0
 8009f3a:	d1e5      	bne.n	8009f08 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009f3c:	687b      	ldr	r3, [r7, #4]
 8009f3e:	681b      	ldr	r3, [r3, #0]
 8009f40:	3314      	adds	r3, #20
 8009f42:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009f44:	6a3b      	ldr	r3, [r7, #32]
 8009f46:	e853 3f00 	ldrex	r3, [r3]
 8009f4a:	61fb      	str	r3, [r7, #28]
   return(result);
 8009f4c:	69fb      	ldr	r3, [r7, #28]
 8009f4e:	f023 0301 	bic.w	r3, r3, #1
 8009f52:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009f54:	687b      	ldr	r3, [r7, #4]
 8009f56:	681b      	ldr	r3, [r3, #0]
 8009f58:	3314      	adds	r3, #20
 8009f5a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8009f5c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8009f5e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009f60:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009f62:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009f64:	e841 2300 	strex	r3, r2, [r1]
 8009f68:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8009f6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009f6c:	2b00      	cmp	r3, #0
 8009f6e:	d1e5      	bne.n	8009f3c <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009f70:	687b      	ldr	r3, [r7, #4]
 8009f72:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009f74:	2b01      	cmp	r3, #1
 8009f76:	d119      	bne.n	8009fac <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009f78:	687b      	ldr	r3, [r7, #4]
 8009f7a:	681b      	ldr	r3, [r3, #0]
 8009f7c:	330c      	adds	r3, #12
 8009f7e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009f80:	68fb      	ldr	r3, [r7, #12]
 8009f82:	e853 3f00 	ldrex	r3, [r3]
 8009f86:	60bb      	str	r3, [r7, #8]
   return(result);
 8009f88:	68bb      	ldr	r3, [r7, #8]
 8009f8a:	f023 0310 	bic.w	r3, r3, #16
 8009f8e:	647b      	str	r3, [r7, #68]	@ 0x44
 8009f90:	687b      	ldr	r3, [r7, #4]
 8009f92:	681b      	ldr	r3, [r3, #0]
 8009f94:	330c      	adds	r3, #12
 8009f96:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8009f98:	61ba      	str	r2, [r7, #24]
 8009f9a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009f9c:	6979      	ldr	r1, [r7, #20]
 8009f9e:	69ba      	ldr	r2, [r7, #24]
 8009fa0:	e841 2300 	strex	r3, r2, [r1]
 8009fa4:	613b      	str	r3, [r7, #16]
   return(result);
 8009fa6:	693b      	ldr	r3, [r7, #16]
 8009fa8:	2b00      	cmp	r3, #0
 8009faa:	d1e5      	bne.n	8009f78 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8009fac:	687b      	ldr	r3, [r7, #4]
 8009fae:	2220      	movs	r2, #32
 8009fb0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009fb4:	687b      	ldr	r3, [r7, #4]
 8009fb6:	2200      	movs	r2, #0
 8009fb8:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8009fba:	bf00      	nop
 8009fbc:	3754      	adds	r7, #84	@ 0x54
 8009fbe:	46bd      	mov	sp, r7
 8009fc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fc4:	4770      	bx	lr
	...

08009fc8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8009fc8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8009fcc:	b0c0      	sub	sp, #256	@ 0x100
 8009fce:	af00      	add	r7, sp, #0
 8009fd0:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8009fd4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009fd8:	681b      	ldr	r3, [r3, #0]
 8009fda:	691b      	ldr	r3, [r3, #16]
 8009fdc:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8009fe0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009fe4:	68d9      	ldr	r1, [r3, #12]
 8009fe6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009fea:	681a      	ldr	r2, [r3, #0]
 8009fec:	ea40 0301 	orr.w	r3, r0, r1
 8009ff0:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8009ff2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009ff6:	689a      	ldr	r2, [r3, #8]
 8009ff8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009ffc:	691b      	ldr	r3, [r3, #16]
 8009ffe:	431a      	orrs	r2, r3
 800a000:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a004:	695b      	ldr	r3, [r3, #20]
 800a006:	431a      	orrs	r2, r3
 800a008:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a00c:	69db      	ldr	r3, [r3, #28]
 800a00e:	4313      	orrs	r3, r2
 800a010:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800a014:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a018:	681b      	ldr	r3, [r3, #0]
 800a01a:	68db      	ldr	r3, [r3, #12]
 800a01c:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 800a020:	f021 010c 	bic.w	r1, r1, #12
 800a024:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a028:	681a      	ldr	r2, [r3, #0]
 800a02a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800a02e:	430b      	orrs	r3, r1
 800a030:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800a032:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a036:	681b      	ldr	r3, [r3, #0]
 800a038:	695b      	ldr	r3, [r3, #20]
 800a03a:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 800a03e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a042:	6999      	ldr	r1, [r3, #24]
 800a044:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a048:	681a      	ldr	r2, [r3, #0]
 800a04a:	ea40 0301 	orr.w	r3, r0, r1
 800a04e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800a050:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a054:	681a      	ldr	r2, [r3, #0]
 800a056:	4b8f      	ldr	r3, [pc, #572]	@ (800a294 <UART_SetConfig+0x2cc>)
 800a058:	429a      	cmp	r2, r3
 800a05a:	d005      	beq.n	800a068 <UART_SetConfig+0xa0>
 800a05c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a060:	681a      	ldr	r2, [r3, #0]
 800a062:	4b8d      	ldr	r3, [pc, #564]	@ (800a298 <UART_SetConfig+0x2d0>)
 800a064:	429a      	cmp	r2, r3
 800a066:	d104      	bne.n	800a072 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800a068:	f7fe f92c 	bl	80082c4 <HAL_RCC_GetPCLK2Freq>
 800a06c:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 800a070:	e003      	b.n	800a07a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800a072:	f7fe f913 	bl	800829c <HAL_RCC_GetPCLK1Freq>
 800a076:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800a07a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a07e:	69db      	ldr	r3, [r3, #28]
 800a080:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800a084:	f040 810c 	bne.w	800a2a0 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800a088:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800a08c:	2200      	movs	r2, #0
 800a08e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800a092:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 800a096:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 800a09a:	4622      	mov	r2, r4
 800a09c:	462b      	mov	r3, r5
 800a09e:	1891      	adds	r1, r2, r2
 800a0a0:	65b9      	str	r1, [r7, #88]	@ 0x58
 800a0a2:	415b      	adcs	r3, r3
 800a0a4:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800a0a6:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800a0aa:	4621      	mov	r1, r4
 800a0ac:	eb12 0801 	adds.w	r8, r2, r1
 800a0b0:	4629      	mov	r1, r5
 800a0b2:	eb43 0901 	adc.w	r9, r3, r1
 800a0b6:	f04f 0200 	mov.w	r2, #0
 800a0ba:	f04f 0300 	mov.w	r3, #0
 800a0be:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800a0c2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800a0c6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800a0ca:	4690      	mov	r8, r2
 800a0cc:	4699      	mov	r9, r3
 800a0ce:	4623      	mov	r3, r4
 800a0d0:	eb18 0303 	adds.w	r3, r8, r3
 800a0d4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800a0d8:	462b      	mov	r3, r5
 800a0da:	eb49 0303 	adc.w	r3, r9, r3
 800a0de:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800a0e2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a0e6:	685b      	ldr	r3, [r3, #4]
 800a0e8:	2200      	movs	r2, #0
 800a0ea:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800a0ee:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800a0f2:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800a0f6:	460b      	mov	r3, r1
 800a0f8:	18db      	adds	r3, r3, r3
 800a0fa:	653b      	str	r3, [r7, #80]	@ 0x50
 800a0fc:	4613      	mov	r3, r2
 800a0fe:	eb42 0303 	adc.w	r3, r2, r3
 800a102:	657b      	str	r3, [r7, #84]	@ 0x54
 800a104:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 800a108:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 800a10c:	f7f6 fdc4 	bl	8000c98 <__aeabi_uldivmod>
 800a110:	4602      	mov	r2, r0
 800a112:	460b      	mov	r3, r1
 800a114:	4b61      	ldr	r3, [pc, #388]	@ (800a29c <UART_SetConfig+0x2d4>)
 800a116:	fba3 2302 	umull	r2, r3, r3, r2
 800a11a:	095b      	lsrs	r3, r3, #5
 800a11c:	011c      	lsls	r4, r3, #4
 800a11e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800a122:	2200      	movs	r2, #0
 800a124:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800a128:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 800a12c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 800a130:	4642      	mov	r2, r8
 800a132:	464b      	mov	r3, r9
 800a134:	1891      	adds	r1, r2, r2
 800a136:	64b9      	str	r1, [r7, #72]	@ 0x48
 800a138:	415b      	adcs	r3, r3
 800a13a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800a13c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800a140:	4641      	mov	r1, r8
 800a142:	eb12 0a01 	adds.w	sl, r2, r1
 800a146:	4649      	mov	r1, r9
 800a148:	eb43 0b01 	adc.w	fp, r3, r1
 800a14c:	f04f 0200 	mov.w	r2, #0
 800a150:	f04f 0300 	mov.w	r3, #0
 800a154:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800a158:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800a15c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800a160:	4692      	mov	sl, r2
 800a162:	469b      	mov	fp, r3
 800a164:	4643      	mov	r3, r8
 800a166:	eb1a 0303 	adds.w	r3, sl, r3
 800a16a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800a16e:	464b      	mov	r3, r9
 800a170:	eb4b 0303 	adc.w	r3, fp, r3
 800a174:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800a178:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a17c:	685b      	ldr	r3, [r3, #4]
 800a17e:	2200      	movs	r2, #0
 800a180:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800a184:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 800a188:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800a18c:	460b      	mov	r3, r1
 800a18e:	18db      	adds	r3, r3, r3
 800a190:	643b      	str	r3, [r7, #64]	@ 0x40
 800a192:	4613      	mov	r3, r2
 800a194:	eb42 0303 	adc.w	r3, r2, r3
 800a198:	647b      	str	r3, [r7, #68]	@ 0x44
 800a19a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800a19e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800a1a2:	f7f6 fd79 	bl	8000c98 <__aeabi_uldivmod>
 800a1a6:	4602      	mov	r2, r0
 800a1a8:	460b      	mov	r3, r1
 800a1aa:	4611      	mov	r1, r2
 800a1ac:	4b3b      	ldr	r3, [pc, #236]	@ (800a29c <UART_SetConfig+0x2d4>)
 800a1ae:	fba3 2301 	umull	r2, r3, r3, r1
 800a1b2:	095b      	lsrs	r3, r3, #5
 800a1b4:	2264      	movs	r2, #100	@ 0x64
 800a1b6:	fb02 f303 	mul.w	r3, r2, r3
 800a1ba:	1acb      	subs	r3, r1, r3
 800a1bc:	00db      	lsls	r3, r3, #3
 800a1be:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800a1c2:	4b36      	ldr	r3, [pc, #216]	@ (800a29c <UART_SetConfig+0x2d4>)
 800a1c4:	fba3 2302 	umull	r2, r3, r3, r2
 800a1c8:	095b      	lsrs	r3, r3, #5
 800a1ca:	005b      	lsls	r3, r3, #1
 800a1cc:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 800a1d0:	441c      	add	r4, r3
 800a1d2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800a1d6:	2200      	movs	r2, #0
 800a1d8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800a1dc:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 800a1e0:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 800a1e4:	4642      	mov	r2, r8
 800a1e6:	464b      	mov	r3, r9
 800a1e8:	1891      	adds	r1, r2, r2
 800a1ea:	63b9      	str	r1, [r7, #56]	@ 0x38
 800a1ec:	415b      	adcs	r3, r3
 800a1ee:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a1f0:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 800a1f4:	4641      	mov	r1, r8
 800a1f6:	1851      	adds	r1, r2, r1
 800a1f8:	6339      	str	r1, [r7, #48]	@ 0x30
 800a1fa:	4649      	mov	r1, r9
 800a1fc:	414b      	adcs	r3, r1
 800a1fe:	637b      	str	r3, [r7, #52]	@ 0x34
 800a200:	f04f 0200 	mov.w	r2, #0
 800a204:	f04f 0300 	mov.w	r3, #0
 800a208:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 800a20c:	4659      	mov	r1, fp
 800a20e:	00cb      	lsls	r3, r1, #3
 800a210:	4651      	mov	r1, sl
 800a212:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800a216:	4651      	mov	r1, sl
 800a218:	00ca      	lsls	r2, r1, #3
 800a21a:	4610      	mov	r0, r2
 800a21c:	4619      	mov	r1, r3
 800a21e:	4603      	mov	r3, r0
 800a220:	4642      	mov	r2, r8
 800a222:	189b      	adds	r3, r3, r2
 800a224:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800a228:	464b      	mov	r3, r9
 800a22a:	460a      	mov	r2, r1
 800a22c:	eb42 0303 	adc.w	r3, r2, r3
 800a230:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800a234:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a238:	685b      	ldr	r3, [r3, #4]
 800a23a:	2200      	movs	r2, #0
 800a23c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800a240:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 800a244:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800a248:	460b      	mov	r3, r1
 800a24a:	18db      	adds	r3, r3, r3
 800a24c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800a24e:	4613      	mov	r3, r2
 800a250:	eb42 0303 	adc.w	r3, r2, r3
 800a254:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800a256:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800a25a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800a25e:	f7f6 fd1b 	bl	8000c98 <__aeabi_uldivmod>
 800a262:	4602      	mov	r2, r0
 800a264:	460b      	mov	r3, r1
 800a266:	4b0d      	ldr	r3, [pc, #52]	@ (800a29c <UART_SetConfig+0x2d4>)
 800a268:	fba3 1302 	umull	r1, r3, r3, r2
 800a26c:	095b      	lsrs	r3, r3, #5
 800a26e:	2164      	movs	r1, #100	@ 0x64
 800a270:	fb01 f303 	mul.w	r3, r1, r3
 800a274:	1ad3      	subs	r3, r2, r3
 800a276:	00db      	lsls	r3, r3, #3
 800a278:	3332      	adds	r3, #50	@ 0x32
 800a27a:	4a08      	ldr	r2, [pc, #32]	@ (800a29c <UART_SetConfig+0x2d4>)
 800a27c:	fba2 2303 	umull	r2, r3, r2, r3
 800a280:	095b      	lsrs	r3, r3, #5
 800a282:	f003 0207 	and.w	r2, r3, #7
 800a286:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a28a:	681b      	ldr	r3, [r3, #0]
 800a28c:	4422      	add	r2, r4
 800a28e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800a290:	e106      	b.n	800a4a0 <UART_SetConfig+0x4d8>
 800a292:	bf00      	nop
 800a294:	40011000 	.word	0x40011000
 800a298:	40011400 	.word	0x40011400
 800a29c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800a2a0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800a2a4:	2200      	movs	r2, #0
 800a2a6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800a2aa:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800a2ae:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800a2b2:	4642      	mov	r2, r8
 800a2b4:	464b      	mov	r3, r9
 800a2b6:	1891      	adds	r1, r2, r2
 800a2b8:	6239      	str	r1, [r7, #32]
 800a2ba:	415b      	adcs	r3, r3
 800a2bc:	627b      	str	r3, [r7, #36]	@ 0x24
 800a2be:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800a2c2:	4641      	mov	r1, r8
 800a2c4:	1854      	adds	r4, r2, r1
 800a2c6:	4649      	mov	r1, r9
 800a2c8:	eb43 0501 	adc.w	r5, r3, r1
 800a2cc:	f04f 0200 	mov.w	r2, #0
 800a2d0:	f04f 0300 	mov.w	r3, #0
 800a2d4:	00eb      	lsls	r3, r5, #3
 800a2d6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800a2da:	00e2      	lsls	r2, r4, #3
 800a2dc:	4614      	mov	r4, r2
 800a2de:	461d      	mov	r5, r3
 800a2e0:	4643      	mov	r3, r8
 800a2e2:	18e3      	adds	r3, r4, r3
 800a2e4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800a2e8:	464b      	mov	r3, r9
 800a2ea:	eb45 0303 	adc.w	r3, r5, r3
 800a2ee:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800a2f2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a2f6:	685b      	ldr	r3, [r3, #4]
 800a2f8:	2200      	movs	r2, #0
 800a2fa:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800a2fe:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800a302:	f04f 0200 	mov.w	r2, #0
 800a306:	f04f 0300 	mov.w	r3, #0
 800a30a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800a30e:	4629      	mov	r1, r5
 800a310:	008b      	lsls	r3, r1, #2
 800a312:	4621      	mov	r1, r4
 800a314:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800a318:	4621      	mov	r1, r4
 800a31a:	008a      	lsls	r2, r1, #2
 800a31c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 800a320:	f7f6 fcba 	bl	8000c98 <__aeabi_uldivmod>
 800a324:	4602      	mov	r2, r0
 800a326:	460b      	mov	r3, r1
 800a328:	4b60      	ldr	r3, [pc, #384]	@ (800a4ac <UART_SetConfig+0x4e4>)
 800a32a:	fba3 2302 	umull	r2, r3, r3, r2
 800a32e:	095b      	lsrs	r3, r3, #5
 800a330:	011c      	lsls	r4, r3, #4
 800a332:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800a336:	2200      	movs	r2, #0
 800a338:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800a33c:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 800a340:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 800a344:	4642      	mov	r2, r8
 800a346:	464b      	mov	r3, r9
 800a348:	1891      	adds	r1, r2, r2
 800a34a:	61b9      	str	r1, [r7, #24]
 800a34c:	415b      	adcs	r3, r3
 800a34e:	61fb      	str	r3, [r7, #28]
 800a350:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800a354:	4641      	mov	r1, r8
 800a356:	1851      	adds	r1, r2, r1
 800a358:	6139      	str	r1, [r7, #16]
 800a35a:	4649      	mov	r1, r9
 800a35c:	414b      	adcs	r3, r1
 800a35e:	617b      	str	r3, [r7, #20]
 800a360:	f04f 0200 	mov.w	r2, #0
 800a364:	f04f 0300 	mov.w	r3, #0
 800a368:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800a36c:	4659      	mov	r1, fp
 800a36e:	00cb      	lsls	r3, r1, #3
 800a370:	4651      	mov	r1, sl
 800a372:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800a376:	4651      	mov	r1, sl
 800a378:	00ca      	lsls	r2, r1, #3
 800a37a:	4610      	mov	r0, r2
 800a37c:	4619      	mov	r1, r3
 800a37e:	4603      	mov	r3, r0
 800a380:	4642      	mov	r2, r8
 800a382:	189b      	adds	r3, r3, r2
 800a384:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800a388:	464b      	mov	r3, r9
 800a38a:	460a      	mov	r2, r1
 800a38c:	eb42 0303 	adc.w	r3, r2, r3
 800a390:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800a394:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a398:	685b      	ldr	r3, [r3, #4]
 800a39a:	2200      	movs	r2, #0
 800a39c:	67bb      	str	r3, [r7, #120]	@ 0x78
 800a39e:	67fa      	str	r2, [r7, #124]	@ 0x7c
 800a3a0:	f04f 0200 	mov.w	r2, #0
 800a3a4:	f04f 0300 	mov.w	r3, #0
 800a3a8:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 800a3ac:	4649      	mov	r1, r9
 800a3ae:	008b      	lsls	r3, r1, #2
 800a3b0:	4641      	mov	r1, r8
 800a3b2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800a3b6:	4641      	mov	r1, r8
 800a3b8:	008a      	lsls	r2, r1, #2
 800a3ba:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800a3be:	f7f6 fc6b 	bl	8000c98 <__aeabi_uldivmod>
 800a3c2:	4602      	mov	r2, r0
 800a3c4:	460b      	mov	r3, r1
 800a3c6:	4611      	mov	r1, r2
 800a3c8:	4b38      	ldr	r3, [pc, #224]	@ (800a4ac <UART_SetConfig+0x4e4>)
 800a3ca:	fba3 2301 	umull	r2, r3, r3, r1
 800a3ce:	095b      	lsrs	r3, r3, #5
 800a3d0:	2264      	movs	r2, #100	@ 0x64
 800a3d2:	fb02 f303 	mul.w	r3, r2, r3
 800a3d6:	1acb      	subs	r3, r1, r3
 800a3d8:	011b      	lsls	r3, r3, #4
 800a3da:	3332      	adds	r3, #50	@ 0x32
 800a3dc:	4a33      	ldr	r2, [pc, #204]	@ (800a4ac <UART_SetConfig+0x4e4>)
 800a3de:	fba2 2303 	umull	r2, r3, r2, r3
 800a3e2:	095b      	lsrs	r3, r3, #5
 800a3e4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800a3e8:	441c      	add	r4, r3
 800a3ea:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800a3ee:	2200      	movs	r2, #0
 800a3f0:	673b      	str	r3, [r7, #112]	@ 0x70
 800a3f2:	677a      	str	r2, [r7, #116]	@ 0x74
 800a3f4:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 800a3f8:	4642      	mov	r2, r8
 800a3fa:	464b      	mov	r3, r9
 800a3fc:	1891      	adds	r1, r2, r2
 800a3fe:	60b9      	str	r1, [r7, #8]
 800a400:	415b      	adcs	r3, r3
 800a402:	60fb      	str	r3, [r7, #12]
 800a404:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800a408:	4641      	mov	r1, r8
 800a40a:	1851      	adds	r1, r2, r1
 800a40c:	6039      	str	r1, [r7, #0]
 800a40e:	4649      	mov	r1, r9
 800a410:	414b      	adcs	r3, r1
 800a412:	607b      	str	r3, [r7, #4]
 800a414:	f04f 0200 	mov.w	r2, #0
 800a418:	f04f 0300 	mov.w	r3, #0
 800a41c:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800a420:	4659      	mov	r1, fp
 800a422:	00cb      	lsls	r3, r1, #3
 800a424:	4651      	mov	r1, sl
 800a426:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800a42a:	4651      	mov	r1, sl
 800a42c:	00ca      	lsls	r2, r1, #3
 800a42e:	4610      	mov	r0, r2
 800a430:	4619      	mov	r1, r3
 800a432:	4603      	mov	r3, r0
 800a434:	4642      	mov	r2, r8
 800a436:	189b      	adds	r3, r3, r2
 800a438:	66bb      	str	r3, [r7, #104]	@ 0x68
 800a43a:	464b      	mov	r3, r9
 800a43c:	460a      	mov	r2, r1
 800a43e:	eb42 0303 	adc.w	r3, r2, r3
 800a442:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800a444:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a448:	685b      	ldr	r3, [r3, #4]
 800a44a:	2200      	movs	r2, #0
 800a44c:	663b      	str	r3, [r7, #96]	@ 0x60
 800a44e:	667a      	str	r2, [r7, #100]	@ 0x64
 800a450:	f04f 0200 	mov.w	r2, #0
 800a454:	f04f 0300 	mov.w	r3, #0
 800a458:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 800a45c:	4649      	mov	r1, r9
 800a45e:	008b      	lsls	r3, r1, #2
 800a460:	4641      	mov	r1, r8
 800a462:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800a466:	4641      	mov	r1, r8
 800a468:	008a      	lsls	r2, r1, #2
 800a46a:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800a46e:	f7f6 fc13 	bl	8000c98 <__aeabi_uldivmod>
 800a472:	4602      	mov	r2, r0
 800a474:	460b      	mov	r3, r1
 800a476:	4b0d      	ldr	r3, [pc, #52]	@ (800a4ac <UART_SetConfig+0x4e4>)
 800a478:	fba3 1302 	umull	r1, r3, r3, r2
 800a47c:	095b      	lsrs	r3, r3, #5
 800a47e:	2164      	movs	r1, #100	@ 0x64
 800a480:	fb01 f303 	mul.w	r3, r1, r3
 800a484:	1ad3      	subs	r3, r2, r3
 800a486:	011b      	lsls	r3, r3, #4
 800a488:	3332      	adds	r3, #50	@ 0x32
 800a48a:	4a08      	ldr	r2, [pc, #32]	@ (800a4ac <UART_SetConfig+0x4e4>)
 800a48c:	fba2 2303 	umull	r2, r3, r2, r3
 800a490:	095b      	lsrs	r3, r3, #5
 800a492:	f003 020f 	and.w	r2, r3, #15
 800a496:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a49a:	681b      	ldr	r3, [r3, #0]
 800a49c:	4422      	add	r2, r4
 800a49e:	609a      	str	r2, [r3, #8]
}
 800a4a0:	bf00      	nop
 800a4a2:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800a4a6:	46bd      	mov	sp, r7
 800a4a8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800a4ac:	51eb851f 	.word	0x51eb851f

0800a4b0 <siprintf>:
 800a4b0:	b40e      	push	{r1, r2, r3}
 800a4b2:	b500      	push	{lr}
 800a4b4:	b09c      	sub	sp, #112	@ 0x70
 800a4b6:	ab1d      	add	r3, sp, #116	@ 0x74
 800a4b8:	9002      	str	r0, [sp, #8]
 800a4ba:	9006      	str	r0, [sp, #24]
 800a4bc:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800a4c0:	4809      	ldr	r0, [pc, #36]	@ (800a4e8 <siprintf+0x38>)
 800a4c2:	9107      	str	r1, [sp, #28]
 800a4c4:	9104      	str	r1, [sp, #16]
 800a4c6:	4909      	ldr	r1, [pc, #36]	@ (800a4ec <siprintf+0x3c>)
 800a4c8:	f853 2b04 	ldr.w	r2, [r3], #4
 800a4cc:	9105      	str	r1, [sp, #20]
 800a4ce:	6800      	ldr	r0, [r0, #0]
 800a4d0:	9301      	str	r3, [sp, #4]
 800a4d2:	a902      	add	r1, sp, #8
 800a4d4:	f000 f9a2 	bl	800a81c <_svfiprintf_r>
 800a4d8:	9b02      	ldr	r3, [sp, #8]
 800a4da:	2200      	movs	r2, #0
 800a4dc:	701a      	strb	r2, [r3, #0]
 800a4de:	b01c      	add	sp, #112	@ 0x70
 800a4e0:	f85d eb04 	ldr.w	lr, [sp], #4
 800a4e4:	b003      	add	sp, #12
 800a4e6:	4770      	bx	lr
 800a4e8:	2000000c 	.word	0x2000000c
 800a4ec:	ffff0208 	.word	0xffff0208

0800a4f0 <memset>:
 800a4f0:	4402      	add	r2, r0
 800a4f2:	4603      	mov	r3, r0
 800a4f4:	4293      	cmp	r3, r2
 800a4f6:	d100      	bne.n	800a4fa <memset+0xa>
 800a4f8:	4770      	bx	lr
 800a4fa:	f803 1b01 	strb.w	r1, [r3], #1
 800a4fe:	e7f9      	b.n	800a4f4 <memset+0x4>

0800a500 <__errno>:
 800a500:	4b01      	ldr	r3, [pc, #4]	@ (800a508 <__errno+0x8>)
 800a502:	6818      	ldr	r0, [r3, #0]
 800a504:	4770      	bx	lr
 800a506:	bf00      	nop
 800a508:	2000000c 	.word	0x2000000c

0800a50c <__libc_init_array>:
 800a50c:	b570      	push	{r4, r5, r6, lr}
 800a50e:	4d0d      	ldr	r5, [pc, #52]	@ (800a544 <__libc_init_array+0x38>)
 800a510:	4c0d      	ldr	r4, [pc, #52]	@ (800a548 <__libc_init_array+0x3c>)
 800a512:	1b64      	subs	r4, r4, r5
 800a514:	10a4      	asrs	r4, r4, #2
 800a516:	2600      	movs	r6, #0
 800a518:	42a6      	cmp	r6, r4
 800a51a:	d109      	bne.n	800a530 <__libc_init_array+0x24>
 800a51c:	4d0b      	ldr	r5, [pc, #44]	@ (800a54c <__libc_init_array+0x40>)
 800a51e:	4c0c      	ldr	r4, [pc, #48]	@ (800a550 <__libc_init_array+0x44>)
 800a520:	f003 f8be 	bl	800d6a0 <_init>
 800a524:	1b64      	subs	r4, r4, r5
 800a526:	10a4      	asrs	r4, r4, #2
 800a528:	2600      	movs	r6, #0
 800a52a:	42a6      	cmp	r6, r4
 800a52c:	d105      	bne.n	800a53a <__libc_init_array+0x2e>
 800a52e:	bd70      	pop	{r4, r5, r6, pc}
 800a530:	f855 3b04 	ldr.w	r3, [r5], #4
 800a534:	4798      	blx	r3
 800a536:	3601      	adds	r6, #1
 800a538:	e7ee      	b.n	800a518 <__libc_init_array+0xc>
 800a53a:	f855 3b04 	ldr.w	r3, [r5], #4
 800a53e:	4798      	blx	r3
 800a540:	3601      	adds	r6, #1
 800a542:	e7f2      	b.n	800a52a <__libc_init_array+0x1e>
 800a544:	0800dbe8 	.word	0x0800dbe8
 800a548:	0800dbe8 	.word	0x0800dbe8
 800a54c:	0800dbe8 	.word	0x0800dbe8
 800a550:	0800dbec 	.word	0x0800dbec

0800a554 <__retarget_lock_acquire_recursive>:
 800a554:	4770      	bx	lr

0800a556 <__retarget_lock_release_recursive>:
 800a556:	4770      	bx	lr

0800a558 <memcpy>:
 800a558:	440a      	add	r2, r1
 800a55a:	4291      	cmp	r1, r2
 800a55c:	f100 33ff 	add.w	r3, r0, #4294967295
 800a560:	d100      	bne.n	800a564 <memcpy+0xc>
 800a562:	4770      	bx	lr
 800a564:	b510      	push	{r4, lr}
 800a566:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a56a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a56e:	4291      	cmp	r1, r2
 800a570:	d1f9      	bne.n	800a566 <memcpy+0xe>
 800a572:	bd10      	pop	{r4, pc}

0800a574 <_free_r>:
 800a574:	b538      	push	{r3, r4, r5, lr}
 800a576:	4605      	mov	r5, r0
 800a578:	2900      	cmp	r1, #0
 800a57a:	d041      	beq.n	800a600 <_free_r+0x8c>
 800a57c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a580:	1f0c      	subs	r4, r1, #4
 800a582:	2b00      	cmp	r3, #0
 800a584:	bfb8      	it	lt
 800a586:	18e4      	addlt	r4, r4, r3
 800a588:	f000 f8e0 	bl	800a74c <__malloc_lock>
 800a58c:	4a1d      	ldr	r2, [pc, #116]	@ (800a604 <_free_r+0x90>)
 800a58e:	6813      	ldr	r3, [r2, #0]
 800a590:	b933      	cbnz	r3, 800a5a0 <_free_r+0x2c>
 800a592:	6063      	str	r3, [r4, #4]
 800a594:	6014      	str	r4, [r2, #0]
 800a596:	4628      	mov	r0, r5
 800a598:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a59c:	f000 b8dc 	b.w	800a758 <__malloc_unlock>
 800a5a0:	42a3      	cmp	r3, r4
 800a5a2:	d908      	bls.n	800a5b6 <_free_r+0x42>
 800a5a4:	6820      	ldr	r0, [r4, #0]
 800a5a6:	1821      	adds	r1, r4, r0
 800a5a8:	428b      	cmp	r3, r1
 800a5aa:	bf01      	itttt	eq
 800a5ac:	6819      	ldreq	r1, [r3, #0]
 800a5ae:	685b      	ldreq	r3, [r3, #4]
 800a5b0:	1809      	addeq	r1, r1, r0
 800a5b2:	6021      	streq	r1, [r4, #0]
 800a5b4:	e7ed      	b.n	800a592 <_free_r+0x1e>
 800a5b6:	461a      	mov	r2, r3
 800a5b8:	685b      	ldr	r3, [r3, #4]
 800a5ba:	b10b      	cbz	r3, 800a5c0 <_free_r+0x4c>
 800a5bc:	42a3      	cmp	r3, r4
 800a5be:	d9fa      	bls.n	800a5b6 <_free_r+0x42>
 800a5c0:	6811      	ldr	r1, [r2, #0]
 800a5c2:	1850      	adds	r0, r2, r1
 800a5c4:	42a0      	cmp	r0, r4
 800a5c6:	d10b      	bne.n	800a5e0 <_free_r+0x6c>
 800a5c8:	6820      	ldr	r0, [r4, #0]
 800a5ca:	4401      	add	r1, r0
 800a5cc:	1850      	adds	r0, r2, r1
 800a5ce:	4283      	cmp	r3, r0
 800a5d0:	6011      	str	r1, [r2, #0]
 800a5d2:	d1e0      	bne.n	800a596 <_free_r+0x22>
 800a5d4:	6818      	ldr	r0, [r3, #0]
 800a5d6:	685b      	ldr	r3, [r3, #4]
 800a5d8:	6053      	str	r3, [r2, #4]
 800a5da:	4408      	add	r0, r1
 800a5dc:	6010      	str	r0, [r2, #0]
 800a5de:	e7da      	b.n	800a596 <_free_r+0x22>
 800a5e0:	d902      	bls.n	800a5e8 <_free_r+0x74>
 800a5e2:	230c      	movs	r3, #12
 800a5e4:	602b      	str	r3, [r5, #0]
 800a5e6:	e7d6      	b.n	800a596 <_free_r+0x22>
 800a5e8:	6820      	ldr	r0, [r4, #0]
 800a5ea:	1821      	adds	r1, r4, r0
 800a5ec:	428b      	cmp	r3, r1
 800a5ee:	bf04      	itt	eq
 800a5f0:	6819      	ldreq	r1, [r3, #0]
 800a5f2:	685b      	ldreq	r3, [r3, #4]
 800a5f4:	6063      	str	r3, [r4, #4]
 800a5f6:	bf04      	itt	eq
 800a5f8:	1809      	addeq	r1, r1, r0
 800a5fa:	6021      	streq	r1, [r4, #0]
 800a5fc:	6054      	str	r4, [r2, #4]
 800a5fe:	e7ca      	b.n	800a596 <_free_r+0x22>
 800a600:	bd38      	pop	{r3, r4, r5, pc}
 800a602:	bf00      	nop
 800a604:	20000428 	.word	0x20000428

0800a608 <sbrk_aligned>:
 800a608:	b570      	push	{r4, r5, r6, lr}
 800a60a:	4e0f      	ldr	r6, [pc, #60]	@ (800a648 <sbrk_aligned+0x40>)
 800a60c:	460c      	mov	r4, r1
 800a60e:	6831      	ldr	r1, [r6, #0]
 800a610:	4605      	mov	r5, r0
 800a612:	b911      	cbnz	r1, 800a61a <sbrk_aligned+0x12>
 800a614:	f000 fba6 	bl	800ad64 <_sbrk_r>
 800a618:	6030      	str	r0, [r6, #0]
 800a61a:	4621      	mov	r1, r4
 800a61c:	4628      	mov	r0, r5
 800a61e:	f000 fba1 	bl	800ad64 <_sbrk_r>
 800a622:	1c43      	adds	r3, r0, #1
 800a624:	d103      	bne.n	800a62e <sbrk_aligned+0x26>
 800a626:	f04f 34ff 	mov.w	r4, #4294967295
 800a62a:	4620      	mov	r0, r4
 800a62c:	bd70      	pop	{r4, r5, r6, pc}
 800a62e:	1cc4      	adds	r4, r0, #3
 800a630:	f024 0403 	bic.w	r4, r4, #3
 800a634:	42a0      	cmp	r0, r4
 800a636:	d0f8      	beq.n	800a62a <sbrk_aligned+0x22>
 800a638:	1a21      	subs	r1, r4, r0
 800a63a:	4628      	mov	r0, r5
 800a63c:	f000 fb92 	bl	800ad64 <_sbrk_r>
 800a640:	3001      	adds	r0, #1
 800a642:	d1f2      	bne.n	800a62a <sbrk_aligned+0x22>
 800a644:	e7ef      	b.n	800a626 <sbrk_aligned+0x1e>
 800a646:	bf00      	nop
 800a648:	20000424 	.word	0x20000424

0800a64c <_malloc_r>:
 800a64c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a650:	1ccd      	adds	r5, r1, #3
 800a652:	f025 0503 	bic.w	r5, r5, #3
 800a656:	3508      	adds	r5, #8
 800a658:	2d0c      	cmp	r5, #12
 800a65a:	bf38      	it	cc
 800a65c:	250c      	movcc	r5, #12
 800a65e:	2d00      	cmp	r5, #0
 800a660:	4606      	mov	r6, r0
 800a662:	db01      	blt.n	800a668 <_malloc_r+0x1c>
 800a664:	42a9      	cmp	r1, r5
 800a666:	d904      	bls.n	800a672 <_malloc_r+0x26>
 800a668:	230c      	movs	r3, #12
 800a66a:	6033      	str	r3, [r6, #0]
 800a66c:	2000      	movs	r0, #0
 800a66e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a672:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800a748 <_malloc_r+0xfc>
 800a676:	f000 f869 	bl	800a74c <__malloc_lock>
 800a67a:	f8d8 3000 	ldr.w	r3, [r8]
 800a67e:	461c      	mov	r4, r3
 800a680:	bb44      	cbnz	r4, 800a6d4 <_malloc_r+0x88>
 800a682:	4629      	mov	r1, r5
 800a684:	4630      	mov	r0, r6
 800a686:	f7ff ffbf 	bl	800a608 <sbrk_aligned>
 800a68a:	1c43      	adds	r3, r0, #1
 800a68c:	4604      	mov	r4, r0
 800a68e:	d158      	bne.n	800a742 <_malloc_r+0xf6>
 800a690:	f8d8 4000 	ldr.w	r4, [r8]
 800a694:	4627      	mov	r7, r4
 800a696:	2f00      	cmp	r7, #0
 800a698:	d143      	bne.n	800a722 <_malloc_r+0xd6>
 800a69a:	2c00      	cmp	r4, #0
 800a69c:	d04b      	beq.n	800a736 <_malloc_r+0xea>
 800a69e:	6823      	ldr	r3, [r4, #0]
 800a6a0:	4639      	mov	r1, r7
 800a6a2:	4630      	mov	r0, r6
 800a6a4:	eb04 0903 	add.w	r9, r4, r3
 800a6a8:	f000 fb5c 	bl	800ad64 <_sbrk_r>
 800a6ac:	4581      	cmp	r9, r0
 800a6ae:	d142      	bne.n	800a736 <_malloc_r+0xea>
 800a6b0:	6821      	ldr	r1, [r4, #0]
 800a6b2:	1a6d      	subs	r5, r5, r1
 800a6b4:	4629      	mov	r1, r5
 800a6b6:	4630      	mov	r0, r6
 800a6b8:	f7ff ffa6 	bl	800a608 <sbrk_aligned>
 800a6bc:	3001      	adds	r0, #1
 800a6be:	d03a      	beq.n	800a736 <_malloc_r+0xea>
 800a6c0:	6823      	ldr	r3, [r4, #0]
 800a6c2:	442b      	add	r3, r5
 800a6c4:	6023      	str	r3, [r4, #0]
 800a6c6:	f8d8 3000 	ldr.w	r3, [r8]
 800a6ca:	685a      	ldr	r2, [r3, #4]
 800a6cc:	bb62      	cbnz	r2, 800a728 <_malloc_r+0xdc>
 800a6ce:	f8c8 7000 	str.w	r7, [r8]
 800a6d2:	e00f      	b.n	800a6f4 <_malloc_r+0xa8>
 800a6d4:	6822      	ldr	r2, [r4, #0]
 800a6d6:	1b52      	subs	r2, r2, r5
 800a6d8:	d420      	bmi.n	800a71c <_malloc_r+0xd0>
 800a6da:	2a0b      	cmp	r2, #11
 800a6dc:	d917      	bls.n	800a70e <_malloc_r+0xc2>
 800a6de:	1961      	adds	r1, r4, r5
 800a6e0:	42a3      	cmp	r3, r4
 800a6e2:	6025      	str	r5, [r4, #0]
 800a6e4:	bf18      	it	ne
 800a6e6:	6059      	strne	r1, [r3, #4]
 800a6e8:	6863      	ldr	r3, [r4, #4]
 800a6ea:	bf08      	it	eq
 800a6ec:	f8c8 1000 	streq.w	r1, [r8]
 800a6f0:	5162      	str	r2, [r4, r5]
 800a6f2:	604b      	str	r3, [r1, #4]
 800a6f4:	4630      	mov	r0, r6
 800a6f6:	f000 f82f 	bl	800a758 <__malloc_unlock>
 800a6fa:	f104 000b 	add.w	r0, r4, #11
 800a6fe:	1d23      	adds	r3, r4, #4
 800a700:	f020 0007 	bic.w	r0, r0, #7
 800a704:	1ac2      	subs	r2, r0, r3
 800a706:	bf1c      	itt	ne
 800a708:	1a1b      	subne	r3, r3, r0
 800a70a:	50a3      	strne	r3, [r4, r2]
 800a70c:	e7af      	b.n	800a66e <_malloc_r+0x22>
 800a70e:	6862      	ldr	r2, [r4, #4]
 800a710:	42a3      	cmp	r3, r4
 800a712:	bf0c      	ite	eq
 800a714:	f8c8 2000 	streq.w	r2, [r8]
 800a718:	605a      	strne	r2, [r3, #4]
 800a71a:	e7eb      	b.n	800a6f4 <_malloc_r+0xa8>
 800a71c:	4623      	mov	r3, r4
 800a71e:	6864      	ldr	r4, [r4, #4]
 800a720:	e7ae      	b.n	800a680 <_malloc_r+0x34>
 800a722:	463c      	mov	r4, r7
 800a724:	687f      	ldr	r7, [r7, #4]
 800a726:	e7b6      	b.n	800a696 <_malloc_r+0x4a>
 800a728:	461a      	mov	r2, r3
 800a72a:	685b      	ldr	r3, [r3, #4]
 800a72c:	42a3      	cmp	r3, r4
 800a72e:	d1fb      	bne.n	800a728 <_malloc_r+0xdc>
 800a730:	2300      	movs	r3, #0
 800a732:	6053      	str	r3, [r2, #4]
 800a734:	e7de      	b.n	800a6f4 <_malloc_r+0xa8>
 800a736:	230c      	movs	r3, #12
 800a738:	6033      	str	r3, [r6, #0]
 800a73a:	4630      	mov	r0, r6
 800a73c:	f000 f80c 	bl	800a758 <__malloc_unlock>
 800a740:	e794      	b.n	800a66c <_malloc_r+0x20>
 800a742:	6005      	str	r5, [r0, #0]
 800a744:	e7d6      	b.n	800a6f4 <_malloc_r+0xa8>
 800a746:	bf00      	nop
 800a748:	20000428 	.word	0x20000428

0800a74c <__malloc_lock>:
 800a74c:	4801      	ldr	r0, [pc, #4]	@ (800a754 <__malloc_lock+0x8>)
 800a74e:	f7ff bf01 	b.w	800a554 <__retarget_lock_acquire_recursive>
 800a752:	bf00      	nop
 800a754:	20000420 	.word	0x20000420

0800a758 <__malloc_unlock>:
 800a758:	4801      	ldr	r0, [pc, #4]	@ (800a760 <__malloc_unlock+0x8>)
 800a75a:	f7ff befc 	b.w	800a556 <__retarget_lock_release_recursive>
 800a75e:	bf00      	nop
 800a760:	20000420 	.word	0x20000420

0800a764 <__ssputs_r>:
 800a764:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a768:	688e      	ldr	r6, [r1, #8]
 800a76a:	461f      	mov	r7, r3
 800a76c:	42be      	cmp	r6, r7
 800a76e:	680b      	ldr	r3, [r1, #0]
 800a770:	4682      	mov	sl, r0
 800a772:	460c      	mov	r4, r1
 800a774:	4690      	mov	r8, r2
 800a776:	d82d      	bhi.n	800a7d4 <__ssputs_r+0x70>
 800a778:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800a77c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800a780:	d026      	beq.n	800a7d0 <__ssputs_r+0x6c>
 800a782:	6965      	ldr	r5, [r4, #20]
 800a784:	6909      	ldr	r1, [r1, #16]
 800a786:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800a78a:	eba3 0901 	sub.w	r9, r3, r1
 800a78e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800a792:	1c7b      	adds	r3, r7, #1
 800a794:	444b      	add	r3, r9
 800a796:	106d      	asrs	r5, r5, #1
 800a798:	429d      	cmp	r5, r3
 800a79a:	bf38      	it	cc
 800a79c:	461d      	movcc	r5, r3
 800a79e:	0553      	lsls	r3, r2, #21
 800a7a0:	d527      	bpl.n	800a7f2 <__ssputs_r+0x8e>
 800a7a2:	4629      	mov	r1, r5
 800a7a4:	f7ff ff52 	bl	800a64c <_malloc_r>
 800a7a8:	4606      	mov	r6, r0
 800a7aa:	b360      	cbz	r0, 800a806 <__ssputs_r+0xa2>
 800a7ac:	6921      	ldr	r1, [r4, #16]
 800a7ae:	464a      	mov	r2, r9
 800a7b0:	f7ff fed2 	bl	800a558 <memcpy>
 800a7b4:	89a3      	ldrh	r3, [r4, #12]
 800a7b6:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800a7ba:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a7be:	81a3      	strh	r3, [r4, #12]
 800a7c0:	6126      	str	r6, [r4, #16]
 800a7c2:	6165      	str	r5, [r4, #20]
 800a7c4:	444e      	add	r6, r9
 800a7c6:	eba5 0509 	sub.w	r5, r5, r9
 800a7ca:	6026      	str	r6, [r4, #0]
 800a7cc:	60a5      	str	r5, [r4, #8]
 800a7ce:	463e      	mov	r6, r7
 800a7d0:	42be      	cmp	r6, r7
 800a7d2:	d900      	bls.n	800a7d6 <__ssputs_r+0x72>
 800a7d4:	463e      	mov	r6, r7
 800a7d6:	6820      	ldr	r0, [r4, #0]
 800a7d8:	4632      	mov	r2, r6
 800a7da:	4641      	mov	r1, r8
 800a7dc:	f000 faa8 	bl	800ad30 <memmove>
 800a7e0:	68a3      	ldr	r3, [r4, #8]
 800a7e2:	1b9b      	subs	r3, r3, r6
 800a7e4:	60a3      	str	r3, [r4, #8]
 800a7e6:	6823      	ldr	r3, [r4, #0]
 800a7e8:	4433      	add	r3, r6
 800a7ea:	6023      	str	r3, [r4, #0]
 800a7ec:	2000      	movs	r0, #0
 800a7ee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a7f2:	462a      	mov	r2, r5
 800a7f4:	f000 fac6 	bl	800ad84 <_realloc_r>
 800a7f8:	4606      	mov	r6, r0
 800a7fa:	2800      	cmp	r0, #0
 800a7fc:	d1e0      	bne.n	800a7c0 <__ssputs_r+0x5c>
 800a7fe:	6921      	ldr	r1, [r4, #16]
 800a800:	4650      	mov	r0, sl
 800a802:	f7ff feb7 	bl	800a574 <_free_r>
 800a806:	230c      	movs	r3, #12
 800a808:	f8ca 3000 	str.w	r3, [sl]
 800a80c:	89a3      	ldrh	r3, [r4, #12]
 800a80e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a812:	81a3      	strh	r3, [r4, #12]
 800a814:	f04f 30ff 	mov.w	r0, #4294967295
 800a818:	e7e9      	b.n	800a7ee <__ssputs_r+0x8a>
	...

0800a81c <_svfiprintf_r>:
 800a81c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a820:	4698      	mov	r8, r3
 800a822:	898b      	ldrh	r3, [r1, #12]
 800a824:	061b      	lsls	r3, r3, #24
 800a826:	b09d      	sub	sp, #116	@ 0x74
 800a828:	4607      	mov	r7, r0
 800a82a:	460d      	mov	r5, r1
 800a82c:	4614      	mov	r4, r2
 800a82e:	d510      	bpl.n	800a852 <_svfiprintf_r+0x36>
 800a830:	690b      	ldr	r3, [r1, #16]
 800a832:	b973      	cbnz	r3, 800a852 <_svfiprintf_r+0x36>
 800a834:	2140      	movs	r1, #64	@ 0x40
 800a836:	f7ff ff09 	bl	800a64c <_malloc_r>
 800a83a:	6028      	str	r0, [r5, #0]
 800a83c:	6128      	str	r0, [r5, #16]
 800a83e:	b930      	cbnz	r0, 800a84e <_svfiprintf_r+0x32>
 800a840:	230c      	movs	r3, #12
 800a842:	603b      	str	r3, [r7, #0]
 800a844:	f04f 30ff 	mov.w	r0, #4294967295
 800a848:	b01d      	add	sp, #116	@ 0x74
 800a84a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a84e:	2340      	movs	r3, #64	@ 0x40
 800a850:	616b      	str	r3, [r5, #20]
 800a852:	2300      	movs	r3, #0
 800a854:	9309      	str	r3, [sp, #36]	@ 0x24
 800a856:	2320      	movs	r3, #32
 800a858:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800a85c:	f8cd 800c 	str.w	r8, [sp, #12]
 800a860:	2330      	movs	r3, #48	@ 0x30
 800a862:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800aa00 <_svfiprintf_r+0x1e4>
 800a866:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800a86a:	f04f 0901 	mov.w	r9, #1
 800a86e:	4623      	mov	r3, r4
 800a870:	469a      	mov	sl, r3
 800a872:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a876:	b10a      	cbz	r2, 800a87c <_svfiprintf_r+0x60>
 800a878:	2a25      	cmp	r2, #37	@ 0x25
 800a87a:	d1f9      	bne.n	800a870 <_svfiprintf_r+0x54>
 800a87c:	ebba 0b04 	subs.w	fp, sl, r4
 800a880:	d00b      	beq.n	800a89a <_svfiprintf_r+0x7e>
 800a882:	465b      	mov	r3, fp
 800a884:	4622      	mov	r2, r4
 800a886:	4629      	mov	r1, r5
 800a888:	4638      	mov	r0, r7
 800a88a:	f7ff ff6b 	bl	800a764 <__ssputs_r>
 800a88e:	3001      	adds	r0, #1
 800a890:	f000 80a7 	beq.w	800a9e2 <_svfiprintf_r+0x1c6>
 800a894:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a896:	445a      	add	r2, fp
 800a898:	9209      	str	r2, [sp, #36]	@ 0x24
 800a89a:	f89a 3000 	ldrb.w	r3, [sl]
 800a89e:	2b00      	cmp	r3, #0
 800a8a0:	f000 809f 	beq.w	800a9e2 <_svfiprintf_r+0x1c6>
 800a8a4:	2300      	movs	r3, #0
 800a8a6:	f04f 32ff 	mov.w	r2, #4294967295
 800a8aa:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a8ae:	f10a 0a01 	add.w	sl, sl, #1
 800a8b2:	9304      	str	r3, [sp, #16]
 800a8b4:	9307      	str	r3, [sp, #28]
 800a8b6:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800a8ba:	931a      	str	r3, [sp, #104]	@ 0x68
 800a8bc:	4654      	mov	r4, sl
 800a8be:	2205      	movs	r2, #5
 800a8c0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a8c4:	484e      	ldr	r0, [pc, #312]	@ (800aa00 <_svfiprintf_r+0x1e4>)
 800a8c6:	f7f5 fc93 	bl	80001f0 <memchr>
 800a8ca:	9a04      	ldr	r2, [sp, #16]
 800a8cc:	b9d8      	cbnz	r0, 800a906 <_svfiprintf_r+0xea>
 800a8ce:	06d0      	lsls	r0, r2, #27
 800a8d0:	bf44      	itt	mi
 800a8d2:	2320      	movmi	r3, #32
 800a8d4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a8d8:	0711      	lsls	r1, r2, #28
 800a8da:	bf44      	itt	mi
 800a8dc:	232b      	movmi	r3, #43	@ 0x2b
 800a8de:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a8e2:	f89a 3000 	ldrb.w	r3, [sl]
 800a8e6:	2b2a      	cmp	r3, #42	@ 0x2a
 800a8e8:	d015      	beq.n	800a916 <_svfiprintf_r+0xfa>
 800a8ea:	9a07      	ldr	r2, [sp, #28]
 800a8ec:	4654      	mov	r4, sl
 800a8ee:	2000      	movs	r0, #0
 800a8f0:	f04f 0c0a 	mov.w	ip, #10
 800a8f4:	4621      	mov	r1, r4
 800a8f6:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a8fa:	3b30      	subs	r3, #48	@ 0x30
 800a8fc:	2b09      	cmp	r3, #9
 800a8fe:	d94b      	bls.n	800a998 <_svfiprintf_r+0x17c>
 800a900:	b1b0      	cbz	r0, 800a930 <_svfiprintf_r+0x114>
 800a902:	9207      	str	r2, [sp, #28]
 800a904:	e014      	b.n	800a930 <_svfiprintf_r+0x114>
 800a906:	eba0 0308 	sub.w	r3, r0, r8
 800a90a:	fa09 f303 	lsl.w	r3, r9, r3
 800a90e:	4313      	orrs	r3, r2
 800a910:	9304      	str	r3, [sp, #16]
 800a912:	46a2      	mov	sl, r4
 800a914:	e7d2      	b.n	800a8bc <_svfiprintf_r+0xa0>
 800a916:	9b03      	ldr	r3, [sp, #12]
 800a918:	1d19      	adds	r1, r3, #4
 800a91a:	681b      	ldr	r3, [r3, #0]
 800a91c:	9103      	str	r1, [sp, #12]
 800a91e:	2b00      	cmp	r3, #0
 800a920:	bfbb      	ittet	lt
 800a922:	425b      	neglt	r3, r3
 800a924:	f042 0202 	orrlt.w	r2, r2, #2
 800a928:	9307      	strge	r3, [sp, #28]
 800a92a:	9307      	strlt	r3, [sp, #28]
 800a92c:	bfb8      	it	lt
 800a92e:	9204      	strlt	r2, [sp, #16]
 800a930:	7823      	ldrb	r3, [r4, #0]
 800a932:	2b2e      	cmp	r3, #46	@ 0x2e
 800a934:	d10a      	bne.n	800a94c <_svfiprintf_r+0x130>
 800a936:	7863      	ldrb	r3, [r4, #1]
 800a938:	2b2a      	cmp	r3, #42	@ 0x2a
 800a93a:	d132      	bne.n	800a9a2 <_svfiprintf_r+0x186>
 800a93c:	9b03      	ldr	r3, [sp, #12]
 800a93e:	1d1a      	adds	r2, r3, #4
 800a940:	681b      	ldr	r3, [r3, #0]
 800a942:	9203      	str	r2, [sp, #12]
 800a944:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800a948:	3402      	adds	r4, #2
 800a94a:	9305      	str	r3, [sp, #20]
 800a94c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800aa10 <_svfiprintf_r+0x1f4>
 800a950:	7821      	ldrb	r1, [r4, #0]
 800a952:	2203      	movs	r2, #3
 800a954:	4650      	mov	r0, sl
 800a956:	f7f5 fc4b 	bl	80001f0 <memchr>
 800a95a:	b138      	cbz	r0, 800a96c <_svfiprintf_r+0x150>
 800a95c:	9b04      	ldr	r3, [sp, #16]
 800a95e:	eba0 000a 	sub.w	r0, r0, sl
 800a962:	2240      	movs	r2, #64	@ 0x40
 800a964:	4082      	lsls	r2, r0
 800a966:	4313      	orrs	r3, r2
 800a968:	3401      	adds	r4, #1
 800a96a:	9304      	str	r3, [sp, #16]
 800a96c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a970:	4824      	ldr	r0, [pc, #144]	@ (800aa04 <_svfiprintf_r+0x1e8>)
 800a972:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800a976:	2206      	movs	r2, #6
 800a978:	f7f5 fc3a 	bl	80001f0 <memchr>
 800a97c:	2800      	cmp	r0, #0
 800a97e:	d036      	beq.n	800a9ee <_svfiprintf_r+0x1d2>
 800a980:	4b21      	ldr	r3, [pc, #132]	@ (800aa08 <_svfiprintf_r+0x1ec>)
 800a982:	bb1b      	cbnz	r3, 800a9cc <_svfiprintf_r+0x1b0>
 800a984:	9b03      	ldr	r3, [sp, #12]
 800a986:	3307      	adds	r3, #7
 800a988:	f023 0307 	bic.w	r3, r3, #7
 800a98c:	3308      	adds	r3, #8
 800a98e:	9303      	str	r3, [sp, #12]
 800a990:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a992:	4433      	add	r3, r6
 800a994:	9309      	str	r3, [sp, #36]	@ 0x24
 800a996:	e76a      	b.n	800a86e <_svfiprintf_r+0x52>
 800a998:	fb0c 3202 	mla	r2, ip, r2, r3
 800a99c:	460c      	mov	r4, r1
 800a99e:	2001      	movs	r0, #1
 800a9a0:	e7a8      	b.n	800a8f4 <_svfiprintf_r+0xd8>
 800a9a2:	2300      	movs	r3, #0
 800a9a4:	3401      	adds	r4, #1
 800a9a6:	9305      	str	r3, [sp, #20]
 800a9a8:	4619      	mov	r1, r3
 800a9aa:	f04f 0c0a 	mov.w	ip, #10
 800a9ae:	4620      	mov	r0, r4
 800a9b0:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a9b4:	3a30      	subs	r2, #48	@ 0x30
 800a9b6:	2a09      	cmp	r2, #9
 800a9b8:	d903      	bls.n	800a9c2 <_svfiprintf_r+0x1a6>
 800a9ba:	2b00      	cmp	r3, #0
 800a9bc:	d0c6      	beq.n	800a94c <_svfiprintf_r+0x130>
 800a9be:	9105      	str	r1, [sp, #20]
 800a9c0:	e7c4      	b.n	800a94c <_svfiprintf_r+0x130>
 800a9c2:	fb0c 2101 	mla	r1, ip, r1, r2
 800a9c6:	4604      	mov	r4, r0
 800a9c8:	2301      	movs	r3, #1
 800a9ca:	e7f0      	b.n	800a9ae <_svfiprintf_r+0x192>
 800a9cc:	ab03      	add	r3, sp, #12
 800a9ce:	9300      	str	r3, [sp, #0]
 800a9d0:	462a      	mov	r2, r5
 800a9d2:	4b0e      	ldr	r3, [pc, #56]	@ (800aa0c <_svfiprintf_r+0x1f0>)
 800a9d4:	a904      	add	r1, sp, #16
 800a9d6:	4638      	mov	r0, r7
 800a9d8:	f3af 8000 	nop.w
 800a9dc:	1c42      	adds	r2, r0, #1
 800a9de:	4606      	mov	r6, r0
 800a9e0:	d1d6      	bne.n	800a990 <_svfiprintf_r+0x174>
 800a9e2:	89ab      	ldrh	r3, [r5, #12]
 800a9e4:	065b      	lsls	r3, r3, #25
 800a9e6:	f53f af2d 	bmi.w	800a844 <_svfiprintf_r+0x28>
 800a9ea:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a9ec:	e72c      	b.n	800a848 <_svfiprintf_r+0x2c>
 800a9ee:	ab03      	add	r3, sp, #12
 800a9f0:	9300      	str	r3, [sp, #0]
 800a9f2:	462a      	mov	r2, r5
 800a9f4:	4b05      	ldr	r3, [pc, #20]	@ (800aa0c <_svfiprintf_r+0x1f0>)
 800a9f6:	a904      	add	r1, sp, #16
 800a9f8:	4638      	mov	r0, r7
 800a9fa:	f000 f879 	bl	800aaf0 <_printf_i>
 800a9fe:	e7ed      	b.n	800a9dc <_svfiprintf_r+0x1c0>
 800aa00:	0800d9a4 	.word	0x0800d9a4
 800aa04:	0800d9ae 	.word	0x0800d9ae
 800aa08:	00000000 	.word	0x00000000
 800aa0c:	0800a765 	.word	0x0800a765
 800aa10:	0800d9aa 	.word	0x0800d9aa

0800aa14 <_printf_common>:
 800aa14:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800aa18:	4616      	mov	r6, r2
 800aa1a:	4698      	mov	r8, r3
 800aa1c:	688a      	ldr	r2, [r1, #8]
 800aa1e:	690b      	ldr	r3, [r1, #16]
 800aa20:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800aa24:	4293      	cmp	r3, r2
 800aa26:	bfb8      	it	lt
 800aa28:	4613      	movlt	r3, r2
 800aa2a:	6033      	str	r3, [r6, #0]
 800aa2c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800aa30:	4607      	mov	r7, r0
 800aa32:	460c      	mov	r4, r1
 800aa34:	b10a      	cbz	r2, 800aa3a <_printf_common+0x26>
 800aa36:	3301      	adds	r3, #1
 800aa38:	6033      	str	r3, [r6, #0]
 800aa3a:	6823      	ldr	r3, [r4, #0]
 800aa3c:	0699      	lsls	r1, r3, #26
 800aa3e:	bf42      	ittt	mi
 800aa40:	6833      	ldrmi	r3, [r6, #0]
 800aa42:	3302      	addmi	r3, #2
 800aa44:	6033      	strmi	r3, [r6, #0]
 800aa46:	6825      	ldr	r5, [r4, #0]
 800aa48:	f015 0506 	ands.w	r5, r5, #6
 800aa4c:	d106      	bne.n	800aa5c <_printf_common+0x48>
 800aa4e:	f104 0a19 	add.w	sl, r4, #25
 800aa52:	68e3      	ldr	r3, [r4, #12]
 800aa54:	6832      	ldr	r2, [r6, #0]
 800aa56:	1a9b      	subs	r3, r3, r2
 800aa58:	42ab      	cmp	r3, r5
 800aa5a:	dc26      	bgt.n	800aaaa <_printf_common+0x96>
 800aa5c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800aa60:	6822      	ldr	r2, [r4, #0]
 800aa62:	3b00      	subs	r3, #0
 800aa64:	bf18      	it	ne
 800aa66:	2301      	movne	r3, #1
 800aa68:	0692      	lsls	r2, r2, #26
 800aa6a:	d42b      	bmi.n	800aac4 <_printf_common+0xb0>
 800aa6c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800aa70:	4641      	mov	r1, r8
 800aa72:	4638      	mov	r0, r7
 800aa74:	47c8      	blx	r9
 800aa76:	3001      	adds	r0, #1
 800aa78:	d01e      	beq.n	800aab8 <_printf_common+0xa4>
 800aa7a:	6823      	ldr	r3, [r4, #0]
 800aa7c:	6922      	ldr	r2, [r4, #16]
 800aa7e:	f003 0306 	and.w	r3, r3, #6
 800aa82:	2b04      	cmp	r3, #4
 800aa84:	bf02      	ittt	eq
 800aa86:	68e5      	ldreq	r5, [r4, #12]
 800aa88:	6833      	ldreq	r3, [r6, #0]
 800aa8a:	1aed      	subeq	r5, r5, r3
 800aa8c:	68a3      	ldr	r3, [r4, #8]
 800aa8e:	bf0c      	ite	eq
 800aa90:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800aa94:	2500      	movne	r5, #0
 800aa96:	4293      	cmp	r3, r2
 800aa98:	bfc4      	itt	gt
 800aa9a:	1a9b      	subgt	r3, r3, r2
 800aa9c:	18ed      	addgt	r5, r5, r3
 800aa9e:	2600      	movs	r6, #0
 800aaa0:	341a      	adds	r4, #26
 800aaa2:	42b5      	cmp	r5, r6
 800aaa4:	d11a      	bne.n	800aadc <_printf_common+0xc8>
 800aaa6:	2000      	movs	r0, #0
 800aaa8:	e008      	b.n	800aabc <_printf_common+0xa8>
 800aaaa:	2301      	movs	r3, #1
 800aaac:	4652      	mov	r2, sl
 800aaae:	4641      	mov	r1, r8
 800aab0:	4638      	mov	r0, r7
 800aab2:	47c8      	blx	r9
 800aab4:	3001      	adds	r0, #1
 800aab6:	d103      	bne.n	800aac0 <_printf_common+0xac>
 800aab8:	f04f 30ff 	mov.w	r0, #4294967295
 800aabc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800aac0:	3501      	adds	r5, #1
 800aac2:	e7c6      	b.n	800aa52 <_printf_common+0x3e>
 800aac4:	18e1      	adds	r1, r4, r3
 800aac6:	1c5a      	adds	r2, r3, #1
 800aac8:	2030      	movs	r0, #48	@ 0x30
 800aaca:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800aace:	4422      	add	r2, r4
 800aad0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800aad4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800aad8:	3302      	adds	r3, #2
 800aada:	e7c7      	b.n	800aa6c <_printf_common+0x58>
 800aadc:	2301      	movs	r3, #1
 800aade:	4622      	mov	r2, r4
 800aae0:	4641      	mov	r1, r8
 800aae2:	4638      	mov	r0, r7
 800aae4:	47c8      	blx	r9
 800aae6:	3001      	adds	r0, #1
 800aae8:	d0e6      	beq.n	800aab8 <_printf_common+0xa4>
 800aaea:	3601      	adds	r6, #1
 800aaec:	e7d9      	b.n	800aaa2 <_printf_common+0x8e>
	...

0800aaf0 <_printf_i>:
 800aaf0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800aaf4:	7e0f      	ldrb	r7, [r1, #24]
 800aaf6:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800aaf8:	2f78      	cmp	r7, #120	@ 0x78
 800aafa:	4691      	mov	r9, r2
 800aafc:	4680      	mov	r8, r0
 800aafe:	460c      	mov	r4, r1
 800ab00:	469a      	mov	sl, r3
 800ab02:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800ab06:	d807      	bhi.n	800ab18 <_printf_i+0x28>
 800ab08:	2f62      	cmp	r7, #98	@ 0x62
 800ab0a:	d80a      	bhi.n	800ab22 <_printf_i+0x32>
 800ab0c:	2f00      	cmp	r7, #0
 800ab0e:	f000 80d2 	beq.w	800acb6 <_printf_i+0x1c6>
 800ab12:	2f58      	cmp	r7, #88	@ 0x58
 800ab14:	f000 80b9 	beq.w	800ac8a <_printf_i+0x19a>
 800ab18:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800ab1c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800ab20:	e03a      	b.n	800ab98 <_printf_i+0xa8>
 800ab22:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800ab26:	2b15      	cmp	r3, #21
 800ab28:	d8f6      	bhi.n	800ab18 <_printf_i+0x28>
 800ab2a:	a101      	add	r1, pc, #4	@ (adr r1, 800ab30 <_printf_i+0x40>)
 800ab2c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800ab30:	0800ab89 	.word	0x0800ab89
 800ab34:	0800ab9d 	.word	0x0800ab9d
 800ab38:	0800ab19 	.word	0x0800ab19
 800ab3c:	0800ab19 	.word	0x0800ab19
 800ab40:	0800ab19 	.word	0x0800ab19
 800ab44:	0800ab19 	.word	0x0800ab19
 800ab48:	0800ab9d 	.word	0x0800ab9d
 800ab4c:	0800ab19 	.word	0x0800ab19
 800ab50:	0800ab19 	.word	0x0800ab19
 800ab54:	0800ab19 	.word	0x0800ab19
 800ab58:	0800ab19 	.word	0x0800ab19
 800ab5c:	0800ac9d 	.word	0x0800ac9d
 800ab60:	0800abc7 	.word	0x0800abc7
 800ab64:	0800ac57 	.word	0x0800ac57
 800ab68:	0800ab19 	.word	0x0800ab19
 800ab6c:	0800ab19 	.word	0x0800ab19
 800ab70:	0800acbf 	.word	0x0800acbf
 800ab74:	0800ab19 	.word	0x0800ab19
 800ab78:	0800abc7 	.word	0x0800abc7
 800ab7c:	0800ab19 	.word	0x0800ab19
 800ab80:	0800ab19 	.word	0x0800ab19
 800ab84:	0800ac5f 	.word	0x0800ac5f
 800ab88:	6833      	ldr	r3, [r6, #0]
 800ab8a:	1d1a      	adds	r2, r3, #4
 800ab8c:	681b      	ldr	r3, [r3, #0]
 800ab8e:	6032      	str	r2, [r6, #0]
 800ab90:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800ab94:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800ab98:	2301      	movs	r3, #1
 800ab9a:	e09d      	b.n	800acd8 <_printf_i+0x1e8>
 800ab9c:	6833      	ldr	r3, [r6, #0]
 800ab9e:	6820      	ldr	r0, [r4, #0]
 800aba0:	1d19      	adds	r1, r3, #4
 800aba2:	6031      	str	r1, [r6, #0]
 800aba4:	0606      	lsls	r6, r0, #24
 800aba6:	d501      	bpl.n	800abac <_printf_i+0xbc>
 800aba8:	681d      	ldr	r5, [r3, #0]
 800abaa:	e003      	b.n	800abb4 <_printf_i+0xc4>
 800abac:	0645      	lsls	r5, r0, #25
 800abae:	d5fb      	bpl.n	800aba8 <_printf_i+0xb8>
 800abb0:	f9b3 5000 	ldrsh.w	r5, [r3]
 800abb4:	2d00      	cmp	r5, #0
 800abb6:	da03      	bge.n	800abc0 <_printf_i+0xd0>
 800abb8:	232d      	movs	r3, #45	@ 0x2d
 800abba:	426d      	negs	r5, r5
 800abbc:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800abc0:	4859      	ldr	r0, [pc, #356]	@ (800ad28 <_printf_i+0x238>)
 800abc2:	230a      	movs	r3, #10
 800abc4:	e011      	b.n	800abea <_printf_i+0xfa>
 800abc6:	6821      	ldr	r1, [r4, #0]
 800abc8:	6833      	ldr	r3, [r6, #0]
 800abca:	0608      	lsls	r0, r1, #24
 800abcc:	f853 5b04 	ldr.w	r5, [r3], #4
 800abd0:	d402      	bmi.n	800abd8 <_printf_i+0xe8>
 800abd2:	0649      	lsls	r1, r1, #25
 800abd4:	bf48      	it	mi
 800abd6:	b2ad      	uxthmi	r5, r5
 800abd8:	2f6f      	cmp	r7, #111	@ 0x6f
 800abda:	4853      	ldr	r0, [pc, #332]	@ (800ad28 <_printf_i+0x238>)
 800abdc:	6033      	str	r3, [r6, #0]
 800abde:	bf14      	ite	ne
 800abe0:	230a      	movne	r3, #10
 800abe2:	2308      	moveq	r3, #8
 800abe4:	2100      	movs	r1, #0
 800abe6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800abea:	6866      	ldr	r6, [r4, #4]
 800abec:	60a6      	str	r6, [r4, #8]
 800abee:	2e00      	cmp	r6, #0
 800abf0:	bfa2      	ittt	ge
 800abf2:	6821      	ldrge	r1, [r4, #0]
 800abf4:	f021 0104 	bicge.w	r1, r1, #4
 800abf8:	6021      	strge	r1, [r4, #0]
 800abfa:	b90d      	cbnz	r5, 800ac00 <_printf_i+0x110>
 800abfc:	2e00      	cmp	r6, #0
 800abfe:	d04b      	beq.n	800ac98 <_printf_i+0x1a8>
 800ac00:	4616      	mov	r6, r2
 800ac02:	fbb5 f1f3 	udiv	r1, r5, r3
 800ac06:	fb03 5711 	mls	r7, r3, r1, r5
 800ac0a:	5dc7      	ldrb	r7, [r0, r7]
 800ac0c:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800ac10:	462f      	mov	r7, r5
 800ac12:	42bb      	cmp	r3, r7
 800ac14:	460d      	mov	r5, r1
 800ac16:	d9f4      	bls.n	800ac02 <_printf_i+0x112>
 800ac18:	2b08      	cmp	r3, #8
 800ac1a:	d10b      	bne.n	800ac34 <_printf_i+0x144>
 800ac1c:	6823      	ldr	r3, [r4, #0]
 800ac1e:	07df      	lsls	r7, r3, #31
 800ac20:	d508      	bpl.n	800ac34 <_printf_i+0x144>
 800ac22:	6923      	ldr	r3, [r4, #16]
 800ac24:	6861      	ldr	r1, [r4, #4]
 800ac26:	4299      	cmp	r1, r3
 800ac28:	bfde      	ittt	le
 800ac2a:	2330      	movle	r3, #48	@ 0x30
 800ac2c:	f806 3c01 	strble.w	r3, [r6, #-1]
 800ac30:	f106 36ff 	addle.w	r6, r6, #4294967295
 800ac34:	1b92      	subs	r2, r2, r6
 800ac36:	6122      	str	r2, [r4, #16]
 800ac38:	f8cd a000 	str.w	sl, [sp]
 800ac3c:	464b      	mov	r3, r9
 800ac3e:	aa03      	add	r2, sp, #12
 800ac40:	4621      	mov	r1, r4
 800ac42:	4640      	mov	r0, r8
 800ac44:	f7ff fee6 	bl	800aa14 <_printf_common>
 800ac48:	3001      	adds	r0, #1
 800ac4a:	d14a      	bne.n	800ace2 <_printf_i+0x1f2>
 800ac4c:	f04f 30ff 	mov.w	r0, #4294967295
 800ac50:	b004      	add	sp, #16
 800ac52:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ac56:	6823      	ldr	r3, [r4, #0]
 800ac58:	f043 0320 	orr.w	r3, r3, #32
 800ac5c:	6023      	str	r3, [r4, #0]
 800ac5e:	4833      	ldr	r0, [pc, #204]	@ (800ad2c <_printf_i+0x23c>)
 800ac60:	2778      	movs	r7, #120	@ 0x78
 800ac62:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800ac66:	6823      	ldr	r3, [r4, #0]
 800ac68:	6831      	ldr	r1, [r6, #0]
 800ac6a:	061f      	lsls	r7, r3, #24
 800ac6c:	f851 5b04 	ldr.w	r5, [r1], #4
 800ac70:	d402      	bmi.n	800ac78 <_printf_i+0x188>
 800ac72:	065f      	lsls	r7, r3, #25
 800ac74:	bf48      	it	mi
 800ac76:	b2ad      	uxthmi	r5, r5
 800ac78:	6031      	str	r1, [r6, #0]
 800ac7a:	07d9      	lsls	r1, r3, #31
 800ac7c:	bf44      	itt	mi
 800ac7e:	f043 0320 	orrmi.w	r3, r3, #32
 800ac82:	6023      	strmi	r3, [r4, #0]
 800ac84:	b11d      	cbz	r5, 800ac8e <_printf_i+0x19e>
 800ac86:	2310      	movs	r3, #16
 800ac88:	e7ac      	b.n	800abe4 <_printf_i+0xf4>
 800ac8a:	4827      	ldr	r0, [pc, #156]	@ (800ad28 <_printf_i+0x238>)
 800ac8c:	e7e9      	b.n	800ac62 <_printf_i+0x172>
 800ac8e:	6823      	ldr	r3, [r4, #0]
 800ac90:	f023 0320 	bic.w	r3, r3, #32
 800ac94:	6023      	str	r3, [r4, #0]
 800ac96:	e7f6      	b.n	800ac86 <_printf_i+0x196>
 800ac98:	4616      	mov	r6, r2
 800ac9a:	e7bd      	b.n	800ac18 <_printf_i+0x128>
 800ac9c:	6833      	ldr	r3, [r6, #0]
 800ac9e:	6825      	ldr	r5, [r4, #0]
 800aca0:	6961      	ldr	r1, [r4, #20]
 800aca2:	1d18      	adds	r0, r3, #4
 800aca4:	6030      	str	r0, [r6, #0]
 800aca6:	062e      	lsls	r6, r5, #24
 800aca8:	681b      	ldr	r3, [r3, #0]
 800acaa:	d501      	bpl.n	800acb0 <_printf_i+0x1c0>
 800acac:	6019      	str	r1, [r3, #0]
 800acae:	e002      	b.n	800acb6 <_printf_i+0x1c6>
 800acb0:	0668      	lsls	r0, r5, #25
 800acb2:	d5fb      	bpl.n	800acac <_printf_i+0x1bc>
 800acb4:	8019      	strh	r1, [r3, #0]
 800acb6:	2300      	movs	r3, #0
 800acb8:	6123      	str	r3, [r4, #16]
 800acba:	4616      	mov	r6, r2
 800acbc:	e7bc      	b.n	800ac38 <_printf_i+0x148>
 800acbe:	6833      	ldr	r3, [r6, #0]
 800acc0:	1d1a      	adds	r2, r3, #4
 800acc2:	6032      	str	r2, [r6, #0]
 800acc4:	681e      	ldr	r6, [r3, #0]
 800acc6:	6862      	ldr	r2, [r4, #4]
 800acc8:	2100      	movs	r1, #0
 800acca:	4630      	mov	r0, r6
 800accc:	f7f5 fa90 	bl	80001f0 <memchr>
 800acd0:	b108      	cbz	r0, 800acd6 <_printf_i+0x1e6>
 800acd2:	1b80      	subs	r0, r0, r6
 800acd4:	6060      	str	r0, [r4, #4]
 800acd6:	6863      	ldr	r3, [r4, #4]
 800acd8:	6123      	str	r3, [r4, #16]
 800acda:	2300      	movs	r3, #0
 800acdc:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800ace0:	e7aa      	b.n	800ac38 <_printf_i+0x148>
 800ace2:	6923      	ldr	r3, [r4, #16]
 800ace4:	4632      	mov	r2, r6
 800ace6:	4649      	mov	r1, r9
 800ace8:	4640      	mov	r0, r8
 800acea:	47d0      	blx	sl
 800acec:	3001      	adds	r0, #1
 800acee:	d0ad      	beq.n	800ac4c <_printf_i+0x15c>
 800acf0:	6823      	ldr	r3, [r4, #0]
 800acf2:	079b      	lsls	r3, r3, #30
 800acf4:	d413      	bmi.n	800ad1e <_printf_i+0x22e>
 800acf6:	68e0      	ldr	r0, [r4, #12]
 800acf8:	9b03      	ldr	r3, [sp, #12]
 800acfa:	4298      	cmp	r0, r3
 800acfc:	bfb8      	it	lt
 800acfe:	4618      	movlt	r0, r3
 800ad00:	e7a6      	b.n	800ac50 <_printf_i+0x160>
 800ad02:	2301      	movs	r3, #1
 800ad04:	4632      	mov	r2, r6
 800ad06:	4649      	mov	r1, r9
 800ad08:	4640      	mov	r0, r8
 800ad0a:	47d0      	blx	sl
 800ad0c:	3001      	adds	r0, #1
 800ad0e:	d09d      	beq.n	800ac4c <_printf_i+0x15c>
 800ad10:	3501      	adds	r5, #1
 800ad12:	68e3      	ldr	r3, [r4, #12]
 800ad14:	9903      	ldr	r1, [sp, #12]
 800ad16:	1a5b      	subs	r3, r3, r1
 800ad18:	42ab      	cmp	r3, r5
 800ad1a:	dcf2      	bgt.n	800ad02 <_printf_i+0x212>
 800ad1c:	e7eb      	b.n	800acf6 <_printf_i+0x206>
 800ad1e:	2500      	movs	r5, #0
 800ad20:	f104 0619 	add.w	r6, r4, #25
 800ad24:	e7f5      	b.n	800ad12 <_printf_i+0x222>
 800ad26:	bf00      	nop
 800ad28:	0800d9b5 	.word	0x0800d9b5
 800ad2c:	0800d9c6 	.word	0x0800d9c6

0800ad30 <memmove>:
 800ad30:	4288      	cmp	r0, r1
 800ad32:	b510      	push	{r4, lr}
 800ad34:	eb01 0402 	add.w	r4, r1, r2
 800ad38:	d902      	bls.n	800ad40 <memmove+0x10>
 800ad3a:	4284      	cmp	r4, r0
 800ad3c:	4623      	mov	r3, r4
 800ad3e:	d807      	bhi.n	800ad50 <memmove+0x20>
 800ad40:	1e43      	subs	r3, r0, #1
 800ad42:	42a1      	cmp	r1, r4
 800ad44:	d008      	beq.n	800ad58 <memmove+0x28>
 800ad46:	f811 2b01 	ldrb.w	r2, [r1], #1
 800ad4a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800ad4e:	e7f8      	b.n	800ad42 <memmove+0x12>
 800ad50:	4402      	add	r2, r0
 800ad52:	4601      	mov	r1, r0
 800ad54:	428a      	cmp	r2, r1
 800ad56:	d100      	bne.n	800ad5a <memmove+0x2a>
 800ad58:	bd10      	pop	{r4, pc}
 800ad5a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800ad5e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800ad62:	e7f7      	b.n	800ad54 <memmove+0x24>

0800ad64 <_sbrk_r>:
 800ad64:	b538      	push	{r3, r4, r5, lr}
 800ad66:	4d06      	ldr	r5, [pc, #24]	@ (800ad80 <_sbrk_r+0x1c>)
 800ad68:	2300      	movs	r3, #0
 800ad6a:	4604      	mov	r4, r0
 800ad6c:	4608      	mov	r0, r1
 800ad6e:	602b      	str	r3, [r5, #0]
 800ad70:	f7f9 fc5c 	bl	800462c <_sbrk>
 800ad74:	1c43      	adds	r3, r0, #1
 800ad76:	d102      	bne.n	800ad7e <_sbrk_r+0x1a>
 800ad78:	682b      	ldr	r3, [r5, #0]
 800ad7a:	b103      	cbz	r3, 800ad7e <_sbrk_r+0x1a>
 800ad7c:	6023      	str	r3, [r4, #0]
 800ad7e:	bd38      	pop	{r3, r4, r5, pc}
 800ad80:	2000041c 	.word	0x2000041c

0800ad84 <_realloc_r>:
 800ad84:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ad88:	4680      	mov	r8, r0
 800ad8a:	4615      	mov	r5, r2
 800ad8c:	460c      	mov	r4, r1
 800ad8e:	b921      	cbnz	r1, 800ad9a <_realloc_r+0x16>
 800ad90:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ad94:	4611      	mov	r1, r2
 800ad96:	f7ff bc59 	b.w	800a64c <_malloc_r>
 800ad9a:	b92a      	cbnz	r2, 800ada8 <_realloc_r+0x24>
 800ad9c:	f7ff fbea 	bl	800a574 <_free_r>
 800ada0:	2400      	movs	r4, #0
 800ada2:	4620      	mov	r0, r4
 800ada4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ada8:	f000 f81a 	bl	800ade0 <_malloc_usable_size_r>
 800adac:	4285      	cmp	r5, r0
 800adae:	4606      	mov	r6, r0
 800adb0:	d802      	bhi.n	800adb8 <_realloc_r+0x34>
 800adb2:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800adb6:	d8f4      	bhi.n	800ada2 <_realloc_r+0x1e>
 800adb8:	4629      	mov	r1, r5
 800adba:	4640      	mov	r0, r8
 800adbc:	f7ff fc46 	bl	800a64c <_malloc_r>
 800adc0:	4607      	mov	r7, r0
 800adc2:	2800      	cmp	r0, #0
 800adc4:	d0ec      	beq.n	800ada0 <_realloc_r+0x1c>
 800adc6:	42b5      	cmp	r5, r6
 800adc8:	462a      	mov	r2, r5
 800adca:	4621      	mov	r1, r4
 800adcc:	bf28      	it	cs
 800adce:	4632      	movcs	r2, r6
 800add0:	f7ff fbc2 	bl	800a558 <memcpy>
 800add4:	4621      	mov	r1, r4
 800add6:	4640      	mov	r0, r8
 800add8:	f7ff fbcc 	bl	800a574 <_free_r>
 800addc:	463c      	mov	r4, r7
 800adde:	e7e0      	b.n	800ada2 <_realloc_r+0x1e>

0800ade0 <_malloc_usable_size_r>:
 800ade0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ade4:	1f18      	subs	r0, r3, #4
 800ade6:	2b00      	cmp	r3, #0
 800ade8:	bfbc      	itt	lt
 800adea:	580b      	ldrlt	r3, [r1, r0]
 800adec:	18c0      	addlt	r0, r0, r3
 800adee:	4770      	bx	lr

0800adf0 <acos>:
 800adf0:	b538      	push	{r3, r4, r5, lr}
 800adf2:	ed2d 8b02 	vpush	{d8}
 800adf6:	ec55 4b10 	vmov	r4, r5, d0
 800adfa:	f000 fc21 	bl	800b640 <__ieee754_acos>
 800adfe:	4622      	mov	r2, r4
 800ae00:	462b      	mov	r3, r5
 800ae02:	4620      	mov	r0, r4
 800ae04:	4629      	mov	r1, r5
 800ae06:	eeb0 8a40 	vmov.f32	s16, s0
 800ae0a:	eef0 8a60 	vmov.f32	s17, s1
 800ae0e:	f7f5 fe95 	bl	8000b3c <__aeabi_dcmpun>
 800ae12:	b9a8      	cbnz	r0, 800ae40 <acos+0x50>
 800ae14:	ec45 4b10 	vmov	d0, r4, r5
 800ae18:	f000 f942 	bl	800b0a0 <fabs>
 800ae1c:	4b0c      	ldr	r3, [pc, #48]	@ (800ae50 <acos+0x60>)
 800ae1e:	ec51 0b10 	vmov	r0, r1, d0
 800ae22:	2200      	movs	r2, #0
 800ae24:	f7f5 fe80 	bl	8000b28 <__aeabi_dcmpgt>
 800ae28:	b150      	cbz	r0, 800ae40 <acos+0x50>
 800ae2a:	f7ff fb69 	bl	800a500 <__errno>
 800ae2e:	ecbd 8b02 	vpop	{d8}
 800ae32:	2321      	movs	r3, #33	@ 0x21
 800ae34:	6003      	str	r3, [r0, #0]
 800ae36:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ae3a:	4806      	ldr	r0, [pc, #24]	@ (800ae54 <acos+0x64>)
 800ae3c:	f000 b998 	b.w	800b170 <nan>
 800ae40:	eeb0 0a48 	vmov.f32	s0, s16
 800ae44:	eef0 0a68 	vmov.f32	s1, s17
 800ae48:	ecbd 8b02 	vpop	{d8}
 800ae4c:	bd38      	pop	{r3, r4, r5, pc}
 800ae4e:	bf00      	nop
 800ae50:	3ff00000 	.word	0x3ff00000
 800ae54:	0800d9a9 	.word	0x0800d9a9

0800ae58 <asin>:
 800ae58:	b538      	push	{r3, r4, r5, lr}
 800ae5a:	ed2d 8b02 	vpush	{d8}
 800ae5e:	ec55 4b10 	vmov	r4, r5, d0
 800ae62:	f000 fe49 	bl	800baf8 <__ieee754_asin>
 800ae66:	4622      	mov	r2, r4
 800ae68:	462b      	mov	r3, r5
 800ae6a:	4620      	mov	r0, r4
 800ae6c:	4629      	mov	r1, r5
 800ae6e:	eeb0 8a40 	vmov.f32	s16, s0
 800ae72:	eef0 8a60 	vmov.f32	s17, s1
 800ae76:	f7f5 fe61 	bl	8000b3c <__aeabi_dcmpun>
 800ae7a:	b9a8      	cbnz	r0, 800aea8 <asin+0x50>
 800ae7c:	ec45 4b10 	vmov	d0, r4, r5
 800ae80:	f000 f90e 	bl	800b0a0 <fabs>
 800ae84:	4b0c      	ldr	r3, [pc, #48]	@ (800aeb8 <asin+0x60>)
 800ae86:	ec51 0b10 	vmov	r0, r1, d0
 800ae8a:	2200      	movs	r2, #0
 800ae8c:	f7f5 fe4c 	bl	8000b28 <__aeabi_dcmpgt>
 800ae90:	b150      	cbz	r0, 800aea8 <asin+0x50>
 800ae92:	f7ff fb35 	bl	800a500 <__errno>
 800ae96:	ecbd 8b02 	vpop	{d8}
 800ae9a:	2321      	movs	r3, #33	@ 0x21
 800ae9c:	6003      	str	r3, [r0, #0]
 800ae9e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800aea2:	4806      	ldr	r0, [pc, #24]	@ (800aebc <asin+0x64>)
 800aea4:	f000 b964 	b.w	800b170 <nan>
 800aea8:	eeb0 0a48 	vmov.f32	s0, s16
 800aeac:	eef0 0a68 	vmov.f32	s1, s17
 800aeb0:	ecbd 8b02 	vpop	{d8}
 800aeb4:	bd38      	pop	{r3, r4, r5, pc}
 800aeb6:	bf00      	nop
 800aeb8:	3ff00000 	.word	0x3ff00000
 800aebc:	0800d9a9 	.word	0x0800d9a9

0800aec0 <pow>:
 800aec0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800aec2:	ed2d 8b02 	vpush	{d8}
 800aec6:	eeb0 8a40 	vmov.f32	s16, s0
 800aeca:	eef0 8a60 	vmov.f32	s17, s1
 800aece:	ec55 4b11 	vmov	r4, r5, d1
 800aed2:	f001 f815 	bl	800bf00 <__ieee754_pow>
 800aed6:	4622      	mov	r2, r4
 800aed8:	462b      	mov	r3, r5
 800aeda:	4620      	mov	r0, r4
 800aedc:	4629      	mov	r1, r5
 800aede:	ec57 6b10 	vmov	r6, r7, d0
 800aee2:	f7f5 fe2b 	bl	8000b3c <__aeabi_dcmpun>
 800aee6:	2800      	cmp	r0, #0
 800aee8:	d13b      	bne.n	800af62 <pow+0xa2>
 800aeea:	ec51 0b18 	vmov	r0, r1, d8
 800aeee:	2200      	movs	r2, #0
 800aef0:	2300      	movs	r3, #0
 800aef2:	f7f5 fdf1 	bl	8000ad8 <__aeabi_dcmpeq>
 800aef6:	b1b8      	cbz	r0, 800af28 <pow+0x68>
 800aef8:	2200      	movs	r2, #0
 800aefa:	2300      	movs	r3, #0
 800aefc:	4620      	mov	r0, r4
 800aefe:	4629      	mov	r1, r5
 800af00:	f7f5 fdea 	bl	8000ad8 <__aeabi_dcmpeq>
 800af04:	2800      	cmp	r0, #0
 800af06:	d146      	bne.n	800af96 <pow+0xd6>
 800af08:	ec45 4b10 	vmov	d0, r4, r5
 800af0c:	f000 f924 	bl	800b158 <finite>
 800af10:	b338      	cbz	r0, 800af62 <pow+0xa2>
 800af12:	2200      	movs	r2, #0
 800af14:	2300      	movs	r3, #0
 800af16:	4620      	mov	r0, r4
 800af18:	4629      	mov	r1, r5
 800af1a:	f7f5 fde7 	bl	8000aec <__aeabi_dcmplt>
 800af1e:	b300      	cbz	r0, 800af62 <pow+0xa2>
 800af20:	f7ff faee 	bl	800a500 <__errno>
 800af24:	2322      	movs	r3, #34	@ 0x22
 800af26:	e01b      	b.n	800af60 <pow+0xa0>
 800af28:	ec47 6b10 	vmov	d0, r6, r7
 800af2c:	f000 f914 	bl	800b158 <finite>
 800af30:	b9e0      	cbnz	r0, 800af6c <pow+0xac>
 800af32:	eeb0 0a48 	vmov.f32	s0, s16
 800af36:	eef0 0a68 	vmov.f32	s1, s17
 800af3a:	f000 f90d 	bl	800b158 <finite>
 800af3e:	b1a8      	cbz	r0, 800af6c <pow+0xac>
 800af40:	ec45 4b10 	vmov	d0, r4, r5
 800af44:	f000 f908 	bl	800b158 <finite>
 800af48:	b180      	cbz	r0, 800af6c <pow+0xac>
 800af4a:	4632      	mov	r2, r6
 800af4c:	463b      	mov	r3, r7
 800af4e:	4630      	mov	r0, r6
 800af50:	4639      	mov	r1, r7
 800af52:	f7f5 fdf3 	bl	8000b3c <__aeabi_dcmpun>
 800af56:	2800      	cmp	r0, #0
 800af58:	d0e2      	beq.n	800af20 <pow+0x60>
 800af5a:	f7ff fad1 	bl	800a500 <__errno>
 800af5e:	2321      	movs	r3, #33	@ 0x21
 800af60:	6003      	str	r3, [r0, #0]
 800af62:	ecbd 8b02 	vpop	{d8}
 800af66:	ec47 6b10 	vmov	d0, r6, r7
 800af6a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800af6c:	2200      	movs	r2, #0
 800af6e:	2300      	movs	r3, #0
 800af70:	4630      	mov	r0, r6
 800af72:	4639      	mov	r1, r7
 800af74:	f7f5 fdb0 	bl	8000ad8 <__aeabi_dcmpeq>
 800af78:	2800      	cmp	r0, #0
 800af7a:	d0f2      	beq.n	800af62 <pow+0xa2>
 800af7c:	eeb0 0a48 	vmov.f32	s0, s16
 800af80:	eef0 0a68 	vmov.f32	s1, s17
 800af84:	f000 f8e8 	bl	800b158 <finite>
 800af88:	2800      	cmp	r0, #0
 800af8a:	d0ea      	beq.n	800af62 <pow+0xa2>
 800af8c:	ec45 4b10 	vmov	d0, r4, r5
 800af90:	f000 f8e2 	bl	800b158 <finite>
 800af94:	e7c3      	b.n	800af1e <pow+0x5e>
 800af96:	4f01      	ldr	r7, [pc, #4]	@ (800af9c <pow+0xdc>)
 800af98:	2600      	movs	r6, #0
 800af9a:	e7e2      	b.n	800af62 <pow+0xa2>
 800af9c:	3ff00000 	.word	0x3ff00000

0800afa0 <sqrt>:
 800afa0:	b538      	push	{r3, r4, r5, lr}
 800afa2:	ed2d 8b02 	vpush	{d8}
 800afa6:	ec55 4b10 	vmov	r4, r5, d0
 800afaa:	f000 f8e9 	bl	800b180 <__ieee754_sqrt>
 800afae:	4622      	mov	r2, r4
 800afb0:	462b      	mov	r3, r5
 800afb2:	4620      	mov	r0, r4
 800afb4:	4629      	mov	r1, r5
 800afb6:	eeb0 8a40 	vmov.f32	s16, s0
 800afba:	eef0 8a60 	vmov.f32	s17, s1
 800afbe:	f7f5 fdbd 	bl	8000b3c <__aeabi_dcmpun>
 800afc2:	b990      	cbnz	r0, 800afea <sqrt+0x4a>
 800afc4:	2200      	movs	r2, #0
 800afc6:	2300      	movs	r3, #0
 800afc8:	4620      	mov	r0, r4
 800afca:	4629      	mov	r1, r5
 800afcc:	f7f5 fd8e 	bl	8000aec <__aeabi_dcmplt>
 800afd0:	b158      	cbz	r0, 800afea <sqrt+0x4a>
 800afd2:	f7ff fa95 	bl	800a500 <__errno>
 800afd6:	2321      	movs	r3, #33	@ 0x21
 800afd8:	6003      	str	r3, [r0, #0]
 800afda:	2200      	movs	r2, #0
 800afdc:	2300      	movs	r3, #0
 800afde:	4610      	mov	r0, r2
 800afe0:	4619      	mov	r1, r3
 800afe2:	f7f5 fc3b 	bl	800085c <__aeabi_ddiv>
 800afe6:	ec41 0b18 	vmov	d8, r0, r1
 800afea:	eeb0 0a48 	vmov.f32	s0, s16
 800afee:	eef0 0a68 	vmov.f32	s1, s17
 800aff2:	ecbd 8b02 	vpop	{d8}
 800aff6:	bd38      	pop	{r3, r4, r5, pc}

0800aff8 <cos>:
 800aff8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800affa:	ec53 2b10 	vmov	r2, r3, d0
 800affe:	4826      	ldr	r0, [pc, #152]	@ (800b098 <cos+0xa0>)
 800b000:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800b004:	4281      	cmp	r1, r0
 800b006:	d806      	bhi.n	800b016 <cos+0x1e>
 800b008:	ed9f 1b21 	vldr	d1, [pc, #132]	@ 800b090 <cos+0x98>
 800b00c:	b005      	add	sp, #20
 800b00e:	f85d eb04 	ldr.w	lr, [sp], #4
 800b012:	f000 b991 	b.w	800b338 <__kernel_cos>
 800b016:	4821      	ldr	r0, [pc, #132]	@ (800b09c <cos+0xa4>)
 800b018:	4281      	cmp	r1, r0
 800b01a:	d908      	bls.n	800b02e <cos+0x36>
 800b01c:	4610      	mov	r0, r2
 800b01e:	4619      	mov	r1, r3
 800b020:	f7f5 f93a 	bl	8000298 <__aeabi_dsub>
 800b024:	ec41 0b10 	vmov	d0, r0, r1
 800b028:	b005      	add	sp, #20
 800b02a:	f85d fb04 	ldr.w	pc, [sp], #4
 800b02e:	4668      	mov	r0, sp
 800b030:	f001 fcaa 	bl	800c988 <__ieee754_rem_pio2>
 800b034:	f000 0003 	and.w	r0, r0, #3
 800b038:	2801      	cmp	r0, #1
 800b03a:	d00b      	beq.n	800b054 <cos+0x5c>
 800b03c:	2802      	cmp	r0, #2
 800b03e:	d015      	beq.n	800b06c <cos+0x74>
 800b040:	b9d8      	cbnz	r0, 800b07a <cos+0x82>
 800b042:	ed9d 1b02 	vldr	d1, [sp, #8]
 800b046:	ed9d 0b00 	vldr	d0, [sp]
 800b04a:	f000 f975 	bl	800b338 <__kernel_cos>
 800b04e:	ec51 0b10 	vmov	r0, r1, d0
 800b052:	e7e7      	b.n	800b024 <cos+0x2c>
 800b054:	ed9d 1b02 	vldr	d1, [sp, #8]
 800b058:	ed9d 0b00 	vldr	d0, [sp]
 800b05c:	f000 fa34 	bl	800b4c8 <__kernel_sin>
 800b060:	ec53 2b10 	vmov	r2, r3, d0
 800b064:	4610      	mov	r0, r2
 800b066:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 800b06a:	e7db      	b.n	800b024 <cos+0x2c>
 800b06c:	ed9d 1b02 	vldr	d1, [sp, #8]
 800b070:	ed9d 0b00 	vldr	d0, [sp]
 800b074:	f000 f960 	bl	800b338 <__kernel_cos>
 800b078:	e7f2      	b.n	800b060 <cos+0x68>
 800b07a:	ed9d 1b02 	vldr	d1, [sp, #8]
 800b07e:	ed9d 0b00 	vldr	d0, [sp]
 800b082:	2001      	movs	r0, #1
 800b084:	f000 fa20 	bl	800b4c8 <__kernel_sin>
 800b088:	e7e1      	b.n	800b04e <cos+0x56>
 800b08a:	bf00      	nop
 800b08c:	f3af 8000 	nop.w
	...
 800b098:	3fe921fb 	.word	0x3fe921fb
 800b09c:	7fefffff 	.word	0x7fefffff

0800b0a0 <fabs>:
 800b0a0:	ec51 0b10 	vmov	r0, r1, d0
 800b0a4:	4602      	mov	r2, r0
 800b0a6:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800b0aa:	ec43 2b10 	vmov	d0, r2, r3
 800b0ae:	4770      	bx	lr

0800b0b0 <sin>:
 800b0b0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800b0b2:	ec53 2b10 	vmov	r2, r3, d0
 800b0b6:	4826      	ldr	r0, [pc, #152]	@ (800b150 <sin+0xa0>)
 800b0b8:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800b0bc:	4281      	cmp	r1, r0
 800b0be:	d807      	bhi.n	800b0d0 <sin+0x20>
 800b0c0:	ed9f 1b21 	vldr	d1, [pc, #132]	@ 800b148 <sin+0x98>
 800b0c4:	2000      	movs	r0, #0
 800b0c6:	b005      	add	sp, #20
 800b0c8:	f85d eb04 	ldr.w	lr, [sp], #4
 800b0cc:	f000 b9fc 	b.w	800b4c8 <__kernel_sin>
 800b0d0:	4820      	ldr	r0, [pc, #128]	@ (800b154 <sin+0xa4>)
 800b0d2:	4281      	cmp	r1, r0
 800b0d4:	d908      	bls.n	800b0e8 <sin+0x38>
 800b0d6:	4610      	mov	r0, r2
 800b0d8:	4619      	mov	r1, r3
 800b0da:	f7f5 f8dd 	bl	8000298 <__aeabi_dsub>
 800b0de:	ec41 0b10 	vmov	d0, r0, r1
 800b0e2:	b005      	add	sp, #20
 800b0e4:	f85d fb04 	ldr.w	pc, [sp], #4
 800b0e8:	4668      	mov	r0, sp
 800b0ea:	f001 fc4d 	bl	800c988 <__ieee754_rem_pio2>
 800b0ee:	f000 0003 	and.w	r0, r0, #3
 800b0f2:	2801      	cmp	r0, #1
 800b0f4:	d00c      	beq.n	800b110 <sin+0x60>
 800b0f6:	2802      	cmp	r0, #2
 800b0f8:	d011      	beq.n	800b11e <sin+0x6e>
 800b0fa:	b9e8      	cbnz	r0, 800b138 <sin+0x88>
 800b0fc:	ed9d 1b02 	vldr	d1, [sp, #8]
 800b100:	ed9d 0b00 	vldr	d0, [sp]
 800b104:	2001      	movs	r0, #1
 800b106:	f000 f9df 	bl	800b4c8 <__kernel_sin>
 800b10a:	ec51 0b10 	vmov	r0, r1, d0
 800b10e:	e7e6      	b.n	800b0de <sin+0x2e>
 800b110:	ed9d 1b02 	vldr	d1, [sp, #8]
 800b114:	ed9d 0b00 	vldr	d0, [sp]
 800b118:	f000 f90e 	bl	800b338 <__kernel_cos>
 800b11c:	e7f5      	b.n	800b10a <sin+0x5a>
 800b11e:	ed9d 1b02 	vldr	d1, [sp, #8]
 800b122:	ed9d 0b00 	vldr	d0, [sp]
 800b126:	2001      	movs	r0, #1
 800b128:	f000 f9ce 	bl	800b4c8 <__kernel_sin>
 800b12c:	ec53 2b10 	vmov	r2, r3, d0
 800b130:	4610      	mov	r0, r2
 800b132:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 800b136:	e7d2      	b.n	800b0de <sin+0x2e>
 800b138:	ed9d 1b02 	vldr	d1, [sp, #8]
 800b13c:	ed9d 0b00 	vldr	d0, [sp]
 800b140:	f000 f8fa 	bl	800b338 <__kernel_cos>
 800b144:	e7f2      	b.n	800b12c <sin+0x7c>
 800b146:	bf00      	nop
	...
 800b150:	3fe921fb 	.word	0x3fe921fb
 800b154:	7fefffff 	.word	0x7fefffff

0800b158 <finite>:
 800b158:	b082      	sub	sp, #8
 800b15a:	ed8d 0b00 	vstr	d0, [sp]
 800b15e:	9801      	ldr	r0, [sp, #4]
 800b160:	f040 4000 	orr.w	r0, r0, #2147483648	@ 0x80000000
 800b164:	f500 1080 	add.w	r0, r0, #1048576	@ 0x100000
 800b168:	0fc0      	lsrs	r0, r0, #31
 800b16a:	b002      	add	sp, #8
 800b16c:	4770      	bx	lr
	...

0800b170 <nan>:
 800b170:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800b178 <nan+0x8>
 800b174:	4770      	bx	lr
 800b176:	bf00      	nop
 800b178:	00000000 	.word	0x00000000
 800b17c:	7ff80000 	.word	0x7ff80000

0800b180 <__ieee754_sqrt>:
 800b180:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b184:	4a68      	ldr	r2, [pc, #416]	@ (800b328 <__ieee754_sqrt+0x1a8>)
 800b186:	ec55 4b10 	vmov	r4, r5, d0
 800b18a:	43aa      	bics	r2, r5
 800b18c:	462b      	mov	r3, r5
 800b18e:	4621      	mov	r1, r4
 800b190:	d110      	bne.n	800b1b4 <__ieee754_sqrt+0x34>
 800b192:	4622      	mov	r2, r4
 800b194:	4620      	mov	r0, r4
 800b196:	4629      	mov	r1, r5
 800b198:	f7f5 fa36 	bl	8000608 <__aeabi_dmul>
 800b19c:	4602      	mov	r2, r0
 800b19e:	460b      	mov	r3, r1
 800b1a0:	4620      	mov	r0, r4
 800b1a2:	4629      	mov	r1, r5
 800b1a4:	f7f5 f87a 	bl	800029c <__adddf3>
 800b1a8:	4604      	mov	r4, r0
 800b1aa:	460d      	mov	r5, r1
 800b1ac:	ec45 4b10 	vmov	d0, r4, r5
 800b1b0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b1b4:	2d00      	cmp	r5, #0
 800b1b6:	dc0e      	bgt.n	800b1d6 <__ieee754_sqrt+0x56>
 800b1b8:	f025 4200 	bic.w	r2, r5, #2147483648	@ 0x80000000
 800b1bc:	4322      	orrs	r2, r4
 800b1be:	d0f5      	beq.n	800b1ac <__ieee754_sqrt+0x2c>
 800b1c0:	b19d      	cbz	r5, 800b1ea <__ieee754_sqrt+0x6a>
 800b1c2:	4622      	mov	r2, r4
 800b1c4:	4620      	mov	r0, r4
 800b1c6:	4629      	mov	r1, r5
 800b1c8:	f7f5 f866 	bl	8000298 <__aeabi_dsub>
 800b1cc:	4602      	mov	r2, r0
 800b1ce:	460b      	mov	r3, r1
 800b1d0:	f7f5 fb44 	bl	800085c <__aeabi_ddiv>
 800b1d4:	e7e8      	b.n	800b1a8 <__ieee754_sqrt+0x28>
 800b1d6:	152a      	asrs	r2, r5, #20
 800b1d8:	d115      	bne.n	800b206 <__ieee754_sqrt+0x86>
 800b1da:	2000      	movs	r0, #0
 800b1dc:	e009      	b.n	800b1f2 <__ieee754_sqrt+0x72>
 800b1de:	0acb      	lsrs	r3, r1, #11
 800b1e0:	3a15      	subs	r2, #21
 800b1e2:	0549      	lsls	r1, r1, #21
 800b1e4:	2b00      	cmp	r3, #0
 800b1e6:	d0fa      	beq.n	800b1de <__ieee754_sqrt+0x5e>
 800b1e8:	e7f7      	b.n	800b1da <__ieee754_sqrt+0x5a>
 800b1ea:	462a      	mov	r2, r5
 800b1ec:	e7fa      	b.n	800b1e4 <__ieee754_sqrt+0x64>
 800b1ee:	005b      	lsls	r3, r3, #1
 800b1f0:	3001      	adds	r0, #1
 800b1f2:	02dc      	lsls	r4, r3, #11
 800b1f4:	d5fb      	bpl.n	800b1ee <__ieee754_sqrt+0x6e>
 800b1f6:	1e44      	subs	r4, r0, #1
 800b1f8:	1b12      	subs	r2, r2, r4
 800b1fa:	f1c0 0420 	rsb	r4, r0, #32
 800b1fe:	fa21 f404 	lsr.w	r4, r1, r4
 800b202:	4323      	orrs	r3, r4
 800b204:	4081      	lsls	r1, r0
 800b206:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800b20a:	f2a2 35ff 	subw	r5, r2, #1023	@ 0x3ff
 800b20e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800b212:	07d2      	lsls	r2, r2, #31
 800b214:	bf5c      	itt	pl
 800b216:	005b      	lslpl	r3, r3, #1
 800b218:	eb03 73d1 	addpl.w	r3, r3, r1, lsr #31
 800b21c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800b220:	bf58      	it	pl
 800b222:	0049      	lslpl	r1, r1, #1
 800b224:	2600      	movs	r6, #0
 800b226:	eb03 73d1 	add.w	r3, r3, r1, lsr #31
 800b22a:	106d      	asrs	r5, r5, #1
 800b22c:	0049      	lsls	r1, r1, #1
 800b22e:	2016      	movs	r0, #22
 800b230:	4632      	mov	r2, r6
 800b232:	f44f 1400 	mov.w	r4, #2097152	@ 0x200000
 800b236:	1917      	adds	r7, r2, r4
 800b238:	429f      	cmp	r7, r3
 800b23a:	bfde      	ittt	le
 800b23c:	193a      	addle	r2, r7, r4
 800b23e:	1bdb      	suble	r3, r3, r7
 800b240:	1936      	addle	r6, r6, r4
 800b242:	0fcf      	lsrs	r7, r1, #31
 800b244:	3801      	subs	r0, #1
 800b246:	eb07 0343 	add.w	r3, r7, r3, lsl #1
 800b24a:	ea4f 0141 	mov.w	r1, r1, lsl #1
 800b24e:	ea4f 0454 	mov.w	r4, r4, lsr #1
 800b252:	d1f0      	bne.n	800b236 <__ieee754_sqrt+0xb6>
 800b254:	4604      	mov	r4, r0
 800b256:	2720      	movs	r7, #32
 800b258:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800b25c:	429a      	cmp	r2, r3
 800b25e:	eb00 0e0c 	add.w	lr, r0, ip
 800b262:	db02      	blt.n	800b26a <__ieee754_sqrt+0xea>
 800b264:	d113      	bne.n	800b28e <__ieee754_sqrt+0x10e>
 800b266:	458e      	cmp	lr, r1
 800b268:	d811      	bhi.n	800b28e <__ieee754_sqrt+0x10e>
 800b26a:	f1be 0f00 	cmp.w	lr, #0
 800b26e:	eb0e 000c 	add.w	r0, lr, ip
 800b272:	da42      	bge.n	800b2fa <__ieee754_sqrt+0x17a>
 800b274:	2800      	cmp	r0, #0
 800b276:	db40      	blt.n	800b2fa <__ieee754_sqrt+0x17a>
 800b278:	f102 0801 	add.w	r8, r2, #1
 800b27c:	1a9b      	subs	r3, r3, r2
 800b27e:	458e      	cmp	lr, r1
 800b280:	bf88      	it	hi
 800b282:	f103 33ff 	addhi.w	r3, r3, #4294967295
 800b286:	eba1 010e 	sub.w	r1, r1, lr
 800b28a:	4464      	add	r4, ip
 800b28c:	4642      	mov	r2, r8
 800b28e:	ea4f 7ed1 	mov.w	lr, r1, lsr #31
 800b292:	3f01      	subs	r7, #1
 800b294:	eb0e 0343 	add.w	r3, lr, r3, lsl #1
 800b298:	ea4f 0141 	mov.w	r1, r1, lsl #1
 800b29c:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
 800b2a0:	d1dc      	bne.n	800b25c <__ieee754_sqrt+0xdc>
 800b2a2:	4319      	orrs	r1, r3
 800b2a4:	d01b      	beq.n	800b2de <__ieee754_sqrt+0x15e>
 800b2a6:	f8df a084 	ldr.w	sl, [pc, #132]	@ 800b32c <__ieee754_sqrt+0x1ac>
 800b2aa:	f8df b084 	ldr.w	fp, [pc, #132]	@ 800b330 <__ieee754_sqrt+0x1b0>
 800b2ae:	e9da 0100 	ldrd	r0, r1, [sl]
 800b2b2:	e9db 2300 	ldrd	r2, r3, [fp]
 800b2b6:	f7f4 ffef 	bl	8000298 <__aeabi_dsub>
 800b2ba:	e9da 8900 	ldrd	r8, r9, [sl]
 800b2be:	4602      	mov	r2, r0
 800b2c0:	460b      	mov	r3, r1
 800b2c2:	4640      	mov	r0, r8
 800b2c4:	4649      	mov	r1, r9
 800b2c6:	f7f5 fc1b 	bl	8000b00 <__aeabi_dcmple>
 800b2ca:	b140      	cbz	r0, 800b2de <__ieee754_sqrt+0x15e>
 800b2cc:	f1b4 3fff 	cmp.w	r4, #4294967295
 800b2d0:	e9da 0100 	ldrd	r0, r1, [sl]
 800b2d4:	e9db 2300 	ldrd	r2, r3, [fp]
 800b2d8:	d111      	bne.n	800b2fe <__ieee754_sqrt+0x17e>
 800b2da:	3601      	adds	r6, #1
 800b2dc:	463c      	mov	r4, r7
 800b2de:	1072      	asrs	r2, r6, #1
 800b2e0:	0863      	lsrs	r3, r4, #1
 800b2e2:	07f1      	lsls	r1, r6, #31
 800b2e4:	f102 527f 	add.w	r2, r2, #1069547520	@ 0x3fc00000
 800b2e8:	f502 1200 	add.w	r2, r2, #2097152	@ 0x200000
 800b2ec:	bf48      	it	mi
 800b2ee:	f043 4300 	orrmi.w	r3, r3, #2147483648	@ 0x80000000
 800b2f2:	eb02 5105 	add.w	r1, r2, r5, lsl #20
 800b2f6:	4618      	mov	r0, r3
 800b2f8:	e756      	b.n	800b1a8 <__ieee754_sqrt+0x28>
 800b2fa:	4690      	mov	r8, r2
 800b2fc:	e7be      	b.n	800b27c <__ieee754_sqrt+0xfc>
 800b2fe:	f7f4 ffcd 	bl	800029c <__adddf3>
 800b302:	e9da 8900 	ldrd	r8, r9, [sl]
 800b306:	4602      	mov	r2, r0
 800b308:	460b      	mov	r3, r1
 800b30a:	4640      	mov	r0, r8
 800b30c:	4649      	mov	r1, r9
 800b30e:	f7f5 fbed 	bl	8000aec <__aeabi_dcmplt>
 800b312:	b120      	cbz	r0, 800b31e <__ieee754_sqrt+0x19e>
 800b314:	1ca0      	adds	r0, r4, #2
 800b316:	bf08      	it	eq
 800b318:	3601      	addeq	r6, #1
 800b31a:	3402      	adds	r4, #2
 800b31c:	e7df      	b.n	800b2de <__ieee754_sqrt+0x15e>
 800b31e:	1c63      	adds	r3, r4, #1
 800b320:	f023 0401 	bic.w	r4, r3, #1
 800b324:	e7db      	b.n	800b2de <__ieee754_sqrt+0x15e>
 800b326:	bf00      	nop
 800b328:	7ff00000 	.word	0x7ff00000
 800b32c:	20000068 	.word	0x20000068
 800b330:	20000060 	.word	0x20000060
 800b334:	00000000 	.word	0x00000000

0800b338 <__kernel_cos>:
 800b338:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b33c:	ec57 6b10 	vmov	r6, r7, d0
 800b340:	f027 4800 	bic.w	r8, r7, #2147483648	@ 0x80000000
 800b344:	f1b8 5f79 	cmp.w	r8, #1044381696	@ 0x3e400000
 800b348:	ed8d 1b00 	vstr	d1, [sp]
 800b34c:	d206      	bcs.n	800b35c <__kernel_cos+0x24>
 800b34e:	4630      	mov	r0, r6
 800b350:	4639      	mov	r1, r7
 800b352:	f7f5 fc09 	bl	8000b68 <__aeabi_d2iz>
 800b356:	2800      	cmp	r0, #0
 800b358:	f000 8088 	beq.w	800b46c <__kernel_cos+0x134>
 800b35c:	4632      	mov	r2, r6
 800b35e:	463b      	mov	r3, r7
 800b360:	4630      	mov	r0, r6
 800b362:	4639      	mov	r1, r7
 800b364:	f7f5 f950 	bl	8000608 <__aeabi_dmul>
 800b368:	4b51      	ldr	r3, [pc, #324]	@ (800b4b0 <__kernel_cos+0x178>)
 800b36a:	2200      	movs	r2, #0
 800b36c:	4604      	mov	r4, r0
 800b36e:	460d      	mov	r5, r1
 800b370:	f7f5 f94a 	bl	8000608 <__aeabi_dmul>
 800b374:	a340      	add	r3, pc, #256	@ (adr r3, 800b478 <__kernel_cos+0x140>)
 800b376:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b37a:	4682      	mov	sl, r0
 800b37c:	468b      	mov	fp, r1
 800b37e:	4620      	mov	r0, r4
 800b380:	4629      	mov	r1, r5
 800b382:	f7f5 f941 	bl	8000608 <__aeabi_dmul>
 800b386:	a33e      	add	r3, pc, #248	@ (adr r3, 800b480 <__kernel_cos+0x148>)
 800b388:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b38c:	f7f4 ff86 	bl	800029c <__adddf3>
 800b390:	4622      	mov	r2, r4
 800b392:	462b      	mov	r3, r5
 800b394:	f7f5 f938 	bl	8000608 <__aeabi_dmul>
 800b398:	a33b      	add	r3, pc, #236	@ (adr r3, 800b488 <__kernel_cos+0x150>)
 800b39a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b39e:	f7f4 ff7b 	bl	8000298 <__aeabi_dsub>
 800b3a2:	4622      	mov	r2, r4
 800b3a4:	462b      	mov	r3, r5
 800b3a6:	f7f5 f92f 	bl	8000608 <__aeabi_dmul>
 800b3aa:	a339      	add	r3, pc, #228	@ (adr r3, 800b490 <__kernel_cos+0x158>)
 800b3ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b3b0:	f7f4 ff74 	bl	800029c <__adddf3>
 800b3b4:	4622      	mov	r2, r4
 800b3b6:	462b      	mov	r3, r5
 800b3b8:	f7f5 f926 	bl	8000608 <__aeabi_dmul>
 800b3bc:	a336      	add	r3, pc, #216	@ (adr r3, 800b498 <__kernel_cos+0x160>)
 800b3be:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b3c2:	f7f4 ff69 	bl	8000298 <__aeabi_dsub>
 800b3c6:	4622      	mov	r2, r4
 800b3c8:	462b      	mov	r3, r5
 800b3ca:	f7f5 f91d 	bl	8000608 <__aeabi_dmul>
 800b3ce:	a334      	add	r3, pc, #208	@ (adr r3, 800b4a0 <__kernel_cos+0x168>)
 800b3d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b3d4:	f7f4 ff62 	bl	800029c <__adddf3>
 800b3d8:	4622      	mov	r2, r4
 800b3da:	462b      	mov	r3, r5
 800b3dc:	f7f5 f914 	bl	8000608 <__aeabi_dmul>
 800b3e0:	4622      	mov	r2, r4
 800b3e2:	462b      	mov	r3, r5
 800b3e4:	f7f5 f910 	bl	8000608 <__aeabi_dmul>
 800b3e8:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b3ec:	4604      	mov	r4, r0
 800b3ee:	460d      	mov	r5, r1
 800b3f0:	4630      	mov	r0, r6
 800b3f2:	4639      	mov	r1, r7
 800b3f4:	f7f5 f908 	bl	8000608 <__aeabi_dmul>
 800b3f8:	460b      	mov	r3, r1
 800b3fa:	4602      	mov	r2, r0
 800b3fc:	4629      	mov	r1, r5
 800b3fe:	4620      	mov	r0, r4
 800b400:	f7f4 ff4a 	bl	8000298 <__aeabi_dsub>
 800b404:	4b2b      	ldr	r3, [pc, #172]	@ (800b4b4 <__kernel_cos+0x17c>)
 800b406:	4598      	cmp	r8, r3
 800b408:	4606      	mov	r6, r0
 800b40a:	460f      	mov	r7, r1
 800b40c:	d810      	bhi.n	800b430 <__kernel_cos+0xf8>
 800b40e:	4602      	mov	r2, r0
 800b410:	460b      	mov	r3, r1
 800b412:	4650      	mov	r0, sl
 800b414:	4659      	mov	r1, fp
 800b416:	f7f4 ff3f 	bl	8000298 <__aeabi_dsub>
 800b41a:	460b      	mov	r3, r1
 800b41c:	4926      	ldr	r1, [pc, #152]	@ (800b4b8 <__kernel_cos+0x180>)
 800b41e:	4602      	mov	r2, r0
 800b420:	2000      	movs	r0, #0
 800b422:	f7f4 ff39 	bl	8000298 <__aeabi_dsub>
 800b426:	ec41 0b10 	vmov	d0, r0, r1
 800b42a:	b003      	add	sp, #12
 800b42c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b430:	4b22      	ldr	r3, [pc, #136]	@ (800b4bc <__kernel_cos+0x184>)
 800b432:	4921      	ldr	r1, [pc, #132]	@ (800b4b8 <__kernel_cos+0x180>)
 800b434:	4598      	cmp	r8, r3
 800b436:	bf8c      	ite	hi
 800b438:	4d21      	ldrhi	r5, [pc, #132]	@ (800b4c0 <__kernel_cos+0x188>)
 800b43a:	f5a8 1500 	subls.w	r5, r8, #2097152	@ 0x200000
 800b43e:	2400      	movs	r4, #0
 800b440:	4622      	mov	r2, r4
 800b442:	462b      	mov	r3, r5
 800b444:	2000      	movs	r0, #0
 800b446:	f7f4 ff27 	bl	8000298 <__aeabi_dsub>
 800b44a:	4622      	mov	r2, r4
 800b44c:	4680      	mov	r8, r0
 800b44e:	4689      	mov	r9, r1
 800b450:	462b      	mov	r3, r5
 800b452:	4650      	mov	r0, sl
 800b454:	4659      	mov	r1, fp
 800b456:	f7f4 ff1f 	bl	8000298 <__aeabi_dsub>
 800b45a:	4632      	mov	r2, r6
 800b45c:	463b      	mov	r3, r7
 800b45e:	f7f4 ff1b 	bl	8000298 <__aeabi_dsub>
 800b462:	4602      	mov	r2, r0
 800b464:	460b      	mov	r3, r1
 800b466:	4640      	mov	r0, r8
 800b468:	4649      	mov	r1, r9
 800b46a:	e7da      	b.n	800b422 <__kernel_cos+0xea>
 800b46c:	ed9f 0b0e 	vldr	d0, [pc, #56]	@ 800b4a8 <__kernel_cos+0x170>
 800b470:	e7db      	b.n	800b42a <__kernel_cos+0xf2>
 800b472:	bf00      	nop
 800b474:	f3af 8000 	nop.w
 800b478:	be8838d4 	.word	0xbe8838d4
 800b47c:	bda8fae9 	.word	0xbda8fae9
 800b480:	bdb4b1c4 	.word	0xbdb4b1c4
 800b484:	3e21ee9e 	.word	0x3e21ee9e
 800b488:	809c52ad 	.word	0x809c52ad
 800b48c:	3e927e4f 	.word	0x3e927e4f
 800b490:	19cb1590 	.word	0x19cb1590
 800b494:	3efa01a0 	.word	0x3efa01a0
 800b498:	16c15177 	.word	0x16c15177
 800b49c:	3f56c16c 	.word	0x3f56c16c
 800b4a0:	5555554c 	.word	0x5555554c
 800b4a4:	3fa55555 	.word	0x3fa55555
 800b4a8:	00000000 	.word	0x00000000
 800b4ac:	3ff00000 	.word	0x3ff00000
 800b4b0:	3fe00000 	.word	0x3fe00000
 800b4b4:	3fd33332 	.word	0x3fd33332
 800b4b8:	3ff00000 	.word	0x3ff00000
 800b4bc:	3fe90000 	.word	0x3fe90000
 800b4c0:	3fd20000 	.word	0x3fd20000
 800b4c4:	00000000 	.word	0x00000000

0800b4c8 <__kernel_sin>:
 800b4c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b4cc:	ec55 4b10 	vmov	r4, r5, d0
 800b4d0:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 800b4d4:	b085      	sub	sp, #20
 800b4d6:	f1b3 5f79 	cmp.w	r3, #1044381696	@ 0x3e400000
 800b4da:	ed8d 1b02 	vstr	d1, [sp, #8]
 800b4de:	4680      	mov	r8, r0
 800b4e0:	d205      	bcs.n	800b4ee <__kernel_sin+0x26>
 800b4e2:	4620      	mov	r0, r4
 800b4e4:	4629      	mov	r1, r5
 800b4e6:	f7f5 fb3f 	bl	8000b68 <__aeabi_d2iz>
 800b4ea:	2800      	cmp	r0, #0
 800b4ec:	d052      	beq.n	800b594 <__kernel_sin+0xcc>
 800b4ee:	4622      	mov	r2, r4
 800b4f0:	462b      	mov	r3, r5
 800b4f2:	4620      	mov	r0, r4
 800b4f4:	4629      	mov	r1, r5
 800b4f6:	f7f5 f887 	bl	8000608 <__aeabi_dmul>
 800b4fa:	4682      	mov	sl, r0
 800b4fc:	468b      	mov	fp, r1
 800b4fe:	4602      	mov	r2, r0
 800b500:	460b      	mov	r3, r1
 800b502:	4620      	mov	r0, r4
 800b504:	4629      	mov	r1, r5
 800b506:	f7f5 f87f 	bl	8000608 <__aeabi_dmul>
 800b50a:	a342      	add	r3, pc, #264	@ (adr r3, 800b614 <__kernel_sin+0x14c>)
 800b50c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b510:	e9cd 0100 	strd	r0, r1, [sp]
 800b514:	4650      	mov	r0, sl
 800b516:	4659      	mov	r1, fp
 800b518:	f7f5 f876 	bl	8000608 <__aeabi_dmul>
 800b51c:	a33f      	add	r3, pc, #252	@ (adr r3, 800b61c <__kernel_sin+0x154>)
 800b51e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b522:	f7f4 feb9 	bl	8000298 <__aeabi_dsub>
 800b526:	4652      	mov	r2, sl
 800b528:	465b      	mov	r3, fp
 800b52a:	f7f5 f86d 	bl	8000608 <__aeabi_dmul>
 800b52e:	a33d      	add	r3, pc, #244	@ (adr r3, 800b624 <__kernel_sin+0x15c>)
 800b530:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b534:	f7f4 feb2 	bl	800029c <__adddf3>
 800b538:	4652      	mov	r2, sl
 800b53a:	465b      	mov	r3, fp
 800b53c:	f7f5 f864 	bl	8000608 <__aeabi_dmul>
 800b540:	a33a      	add	r3, pc, #232	@ (adr r3, 800b62c <__kernel_sin+0x164>)
 800b542:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b546:	f7f4 fea7 	bl	8000298 <__aeabi_dsub>
 800b54a:	4652      	mov	r2, sl
 800b54c:	465b      	mov	r3, fp
 800b54e:	f7f5 f85b 	bl	8000608 <__aeabi_dmul>
 800b552:	a338      	add	r3, pc, #224	@ (adr r3, 800b634 <__kernel_sin+0x16c>)
 800b554:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b558:	f7f4 fea0 	bl	800029c <__adddf3>
 800b55c:	4606      	mov	r6, r0
 800b55e:	460f      	mov	r7, r1
 800b560:	f1b8 0f00 	cmp.w	r8, #0
 800b564:	d11b      	bne.n	800b59e <__kernel_sin+0xd6>
 800b566:	4602      	mov	r2, r0
 800b568:	460b      	mov	r3, r1
 800b56a:	4650      	mov	r0, sl
 800b56c:	4659      	mov	r1, fp
 800b56e:	f7f5 f84b 	bl	8000608 <__aeabi_dmul>
 800b572:	a325      	add	r3, pc, #148	@ (adr r3, 800b608 <__kernel_sin+0x140>)
 800b574:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b578:	f7f4 fe8e 	bl	8000298 <__aeabi_dsub>
 800b57c:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b580:	f7f5 f842 	bl	8000608 <__aeabi_dmul>
 800b584:	4602      	mov	r2, r0
 800b586:	460b      	mov	r3, r1
 800b588:	4620      	mov	r0, r4
 800b58a:	4629      	mov	r1, r5
 800b58c:	f7f4 fe86 	bl	800029c <__adddf3>
 800b590:	4604      	mov	r4, r0
 800b592:	460d      	mov	r5, r1
 800b594:	ec45 4b10 	vmov	d0, r4, r5
 800b598:	b005      	add	sp, #20
 800b59a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b59e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b5a2:	4b1b      	ldr	r3, [pc, #108]	@ (800b610 <__kernel_sin+0x148>)
 800b5a4:	2200      	movs	r2, #0
 800b5a6:	f7f5 f82f 	bl	8000608 <__aeabi_dmul>
 800b5aa:	4632      	mov	r2, r6
 800b5ac:	4680      	mov	r8, r0
 800b5ae:	4689      	mov	r9, r1
 800b5b0:	463b      	mov	r3, r7
 800b5b2:	e9dd 0100 	ldrd	r0, r1, [sp]
 800b5b6:	f7f5 f827 	bl	8000608 <__aeabi_dmul>
 800b5ba:	4602      	mov	r2, r0
 800b5bc:	460b      	mov	r3, r1
 800b5be:	4640      	mov	r0, r8
 800b5c0:	4649      	mov	r1, r9
 800b5c2:	f7f4 fe69 	bl	8000298 <__aeabi_dsub>
 800b5c6:	4652      	mov	r2, sl
 800b5c8:	465b      	mov	r3, fp
 800b5ca:	f7f5 f81d 	bl	8000608 <__aeabi_dmul>
 800b5ce:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800b5d2:	f7f4 fe61 	bl	8000298 <__aeabi_dsub>
 800b5d6:	a30c      	add	r3, pc, #48	@ (adr r3, 800b608 <__kernel_sin+0x140>)
 800b5d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b5dc:	4606      	mov	r6, r0
 800b5de:	460f      	mov	r7, r1
 800b5e0:	e9dd 0100 	ldrd	r0, r1, [sp]
 800b5e4:	f7f5 f810 	bl	8000608 <__aeabi_dmul>
 800b5e8:	4602      	mov	r2, r0
 800b5ea:	460b      	mov	r3, r1
 800b5ec:	4630      	mov	r0, r6
 800b5ee:	4639      	mov	r1, r7
 800b5f0:	f7f4 fe54 	bl	800029c <__adddf3>
 800b5f4:	4602      	mov	r2, r0
 800b5f6:	460b      	mov	r3, r1
 800b5f8:	4620      	mov	r0, r4
 800b5fa:	4629      	mov	r1, r5
 800b5fc:	f7f4 fe4c 	bl	8000298 <__aeabi_dsub>
 800b600:	e7c6      	b.n	800b590 <__kernel_sin+0xc8>
 800b602:	bf00      	nop
 800b604:	f3af 8000 	nop.w
 800b608:	55555549 	.word	0x55555549
 800b60c:	3fc55555 	.word	0x3fc55555
 800b610:	3fe00000 	.word	0x3fe00000
 800b614:	5acfd57c 	.word	0x5acfd57c
 800b618:	3de5d93a 	.word	0x3de5d93a
 800b61c:	8a2b9ceb 	.word	0x8a2b9ceb
 800b620:	3e5ae5e6 	.word	0x3e5ae5e6
 800b624:	57b1fe7d 	.word	0x57b1fe7d
 800b628:	3ec71de3 	.word	0x3ec71de3
 800b62c:	19c161d5 	.word	0x19c161d5
 800b630:	3f2a01a0 	.word	0x3f2a01a0
 800b634:	1110f8a6 	.word	0x1110f8a6
 800b638:	3f811111 	.word	0x3f811111
 800b63c:	00000000 	.word	0x00000000

0800b640 <__ieee754_acos>:
 800b640:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b644:	ec55 4b10 	vmov	r4, r5, d0
 800b648:	49b7      	ldr	r1, [pc, #732]	@ (800b928 <__ieee754_acos+0x2e8>)
 800b64a:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 800b64e:	428b      	cmp	r3, r1
 800b650:	d919      	bls.n	800b686 <__ieee754_acos+0x46>
 800b652:	f103 4340 	add.w	r3, r3, #3221225472	@ 0xc0000000
 800b656:	f503 1380 	add.w	r3, r3, #1048576	@ 0x100000
 800b65a:	4323      	orrs	r3, r4
 800b65c:	d106      	bne.n	800b66c <__ieee754_acos+0x2c>
 800b65e:	2d00      	cmp	r5, #0
 800b660:	f340 8210 	ble.w	800ba84 <__ieee754_acos+0x444>
 800b664:	ed9f 0b94 	vldr	d0, [pc, #592]	@ 800b8b8 <__ieee754_acos+0x278>
 800b668:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b66c:	4622      	mov	r2, r4
 800b66e:	462b      	mov	r3, r5
 800b670:	4620      	mov	r0, r4
 800b672:	4629      	mov	r1, r5
 800b674:	f7f4 fe10 	bl	8000298 <__aeabi_dsub>
 800b678:	4602      	mov	r2, r0
 800b67a:	460b      	mov	r3, r1
 800b67c:	f7f5 f8ee 	bl	800085c <__aeabi_ddiv>
 800b680:	ec41 0b10 	vmov	d0, r0, r1
 800b684:	e7f0      	b.n	800b668 <__ieee754_acos+0x28>
 800b686:	49a9      	ldr	r1, [pc, #676]	@ (800b92c <__ieee754_acos+0x2ec>)
 800b688:	428b      	cmp	r3, r1
 800b68a:	f200 8085 	bhi.w	800b798 <__ieee754_acos+0x158>
 800b68e:	4aa8      	ldr	r2, [pc, #672]	@ (800b930 <__ieee754_acos+0x2f0>)
 800b690:	4293      	cmp	r3, r2
 800b692:	f240 81fa 	bls.w	800ba8a <__ieee754_acos+0x44a>
 800b696:	4622      	mov	r2, r4
 800b698:	462b      	mov	r3, r5
 800b69a:	4620      	mov	r0, r4
 800b69c:	4629      	mov	r1, r5
 800b69e:	f7f4 ffb3 	bl	8000608 <__aeabi_dmul>
 800b6a2:	a387      	add	r3, pc, #540	@ (adr r3, 800b8c0 <__ieee754_acos+0x280>)
 800b6a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b6a8:	4606      	mov	r6, r0
 800b6aa:	460f      	mov	r7, r1
 800b6ac:	f7f4 ffac 	bl	8000608 <__aeabi_dmul>
 800b6b0:	a385      	add	r3, pc, #532	@ (adr r3, 800b8c8 <__ieee754_acos+0x288>)
 800b6b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b6b6:	f7f4 fdf1 	bl	800029c <__adddf3>
 800b6ba:	4632      	mov	r2, r6
 800b6bc:	463b      	mov	r3, r7
 800b6be:	f7f4 ffa3 	bl	8000608 <__aeabi_dmul>
 800b6c2:	a383      	add	r3, pc, #524	@ (adr r3, 800b8d0 <__ieee754_acos+0x290>)
 800b6c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b6c8:	f7f4 fde6 	bl	8000298 <__aeabi_dsub>
 800b6cc:	4632      	mov	r2, r6
 800b6ce:	463b      	mov	r3, r7
 800b6d0:	f7f4 ff9a 	bl	8000608 <__aeabi_dmul>
 800b6d4:	a380      	add	r3, pc, #512	@ (adr r3, 800b8d8 <__ieee754_acos+0x298>)
 800b6d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b6da:	f7f4 fddf 	bl	800029c <__adddf3>
 800b6de:	4632      	mov	r2, r6
 800b6e0:	463b      	mov	r3, r7
 800b6e2:	f7f4 ff91 	bl	8000608 <__aeabi_dmul>
 800b6e6:	a37e      	add	r3, pc, #504	@ (adr r3, 800b8e0 <__ieee754_acos+0x2a0>)
 800b6e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b6ec:	f7f4 fdd4 	bl	8000298 <__aeabi_dsub>
 800b6f0:	4632      	mov	r2, r6
 800b6f2:	463b      	mov	r3, r7
 800b6f4:	f7f4 ff88 	bl	8000608 <__aeabi_dmul>
 800b6f8:	a37b      	add	r3, pc, #492	@ (adr r3, 800b8e8 <__ieee754_acos+0x2a8>)
 800b6fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b6fe:	f7f4 fdcd 	bl	800029c <__adddf3>
 800b702:	4632      	mov	r2, r6
 800b704:	463b      	mov	r3, r7
 800b706:	f7f4 ff7f 	bl	8000608 <__aeabi_dmul>
 800b70a:	a379      	add	r3, pc, #484	@ (adr r3, 800b8f0 <__ieee754_acos+0x2b0>)
 800b70c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b710:	4680      	mov	r8, r0
 800b712:	4689      	mov	r9, r1
 800b714:	4630      	mov	r0, r6
 800b716:	4639      	mov	r1, r7
 800b718:	f7f4 ff76 	bl	8000608 <__aeabi_dmul>
 800b71c:	a376      	add	r3, pc, #472	@ (adr r3, 800b8f8 <__ieee754_acos+0x2b8>)
 800b71e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b722:	f7f4 fdb9 	bl	8000298 <__aeabi_dsub>
 800b726:	4632      	mov	r2, r6
 800b728:	463b      	mov	r3, r7
 800b72a:	f7f4 ff6d 	bl	8000608 <__aeabi_dmul>
 800b72e:	a374      	add	r3, pc, #464	@ (adr r3, 800b900 <__ieee754_acos+0x2c0>)
 800b730:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b734:	f7f4 fdb2 	bl	800029c <__adddf3>
 800b738:	4632      	mov	r2, r6
 800b73a:	463b      	mov	r3, r7
 800b73c:	f7f4 ff64 	bl	8000608 <__aeabi_dmul>
 800b740:	a371      	add	r3, pc, #452	@ (adr r3, 800b908 <__ieee754_acos+0x2c8>)
 800b742:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b746:	f7f4 fda7 	bl	8000298 <__aeabi_dsub>
 800b74a:	4632      	mov	r2, r6
 800b74c:	463b      	mov	r3, r7
 800b74e:	f7f4 ff5b 	bl	8000608 <__aeabi_dmul>
 800b752:	4b78      	ldr	r3, [pc, #480]	@ (800b934 <__ieee754_acos+0x2f4>)
 800b754:	2200      	movs	r2, #0
 800b756:	f7f4 fda1 	bl	800029c <__adddf3>
 800b75a:	4602      	mov	r2, r0
 800b75c:	460b      	mov	r3, r1
 800b75e:	4640      	mov	r0, r8
 800b760:	4649      	mov	r1, r9
 800b762:	f7f5 f87b 	bl	800085c <__aeabi_ddiv>
 800b766:	4622      	mov	r2, r4
 800b768:	462b      	mov	r3, r5
 800b76a:	f7f4 ff4d 	bl	8000608 <__aeabi_dmul>
 800b76e:	4602      	mov	r2, r0
 800b770:	460b      	mov	r3, r1
 800b772:	a167      	add	r1, pc, #412	@ (adr r1, 800b910 <__ieee754_acos+0x2d0>)
 800b774:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b778:	f7f4 fd8e 	bl	8000298 <__aeabi_dsub>
 800b77c:	4602      	mov	r2, r0
 800b77e:	460b      	mov	r3, r1
 800b780:	4620      	mov	r0, r4
 800b782:	4629      	mov	r1, r5
 800b784:	f7f4 fd88 	bl	8000298 <__aeabi_dsub>
 800b788:	4602      	mov	r2, r0
 800b78a:	460b      	mov	r3, r1
 800b78c:	a162      	add	r1, pc, #392	@ (adr r1, 800b918 <__ieee754_acos+0x2d8>)
 800b78e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b792:	f7f4 fd81 	bl	8000298 <__aeabi_dsub>
 800b796:	e773      	b.n	800b680 <__ieee754_acos+0x40>
 800b798:	2d00      	cmp	r5, #0
 800b79a:	f280 80cf 	bge.w	800b93c <__ieee754_acos+0x2fc>
 800b79e:	4b65      	ldr	r3, [pc, #404]	@ (800b934 <__ieee754_acos+0x2f4>)
 800b7a0:	2200      	movs	r2, #0
 800b7a2:	4620      	mov	r0, r4
 800b7a4:	4629      	mov	r1, r5
 800b7a6:	f7f4 fd79 	bl	800029c <__adddf3>
 800b7aa:	4b63      	ldr	r3, [pc, #396]	@ (800b938 <__ieee754_acos+0x2f8>)
 800b7ac:	2200      	movs	r2, #0
 800b7ae:	f7f4 ff2b 	bl	8000608 <__aeabi_dmul>
 800b7b2:	a343      	add	r3, pc, #268	@ (adr r3, 800b8c0 <__ieee754_acos+0x280>)
 800b7b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b7b8:	4604      	mov	r4, r0
 800b7ba:	460d      	mov	r5, r1
 800b7bc:	f7f4 ff24 	bl	8000608 <__aeabi_dmul>
 800b7c0:	a341      	add	r3, pc, #260	@ (adr r3, 800b8c8 <__ieee754_acos+0x288>)
 800b7c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b7c6:	f7f4 fd69 	bl	800029c <__adddf3>
 800b7ca:	4622      	mov	r2, r4
 800b7cc:	462b      	mov	r3, r5
 800b7ce:	f7f4 ff1b 	bl	8000608 <__aeabi_dmul>
 800b7d2:	a33f      	add	r3, pc, #252	@ (adr r3, 800b8d0 <__ieee754_acos+0x290>)
 800b7d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b7d8:	f7f4 fd5e 	bl	8000298 <__aeabi_dsub>
 800b7dc:	4622      	mov	r2, r4
 800b7de:	462b      	mov	r3, r5
 800b7e0:	f7f4 ff12 	bl	8000608 <__aeabi_dmul>
 800b7e4:	a33c      	add	r3, pc, #240	@ (adr r3, 800b8d8 <__ieee754_acos+0x298>)
 800b7e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b7ea:	f7f4 fd57 	bl	800029c <__adddf3>
 800b7ee:	4622      	mov	r2, r4
 800b7f0:	462b      	mov	r3, r5
 800b7f2:	f7f4 ff09 	bl	8000608 <__aeabi_dmul>
 800b7f6:	a33a      	add	r3, pc, #232	@ (adr r3, 800b8e0 <__ieee754_acos+0x2a0>)
 800b7f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b7fc:	f7f4 fd4c 	bl	8000298 <__aeabi_dsub>
 800b800:	4622      	mov	r2, r4
 800b802:	462b      	mov	r3, r5
 800b804:	f7f4 ff00 	bl	8000608 <__aeabi_dmul>
 800b808:	a337      	add	r3, pc, #220	@ (adr r3, 800b8e8 <__ieee754_acos+0x2a8>)
 800b80a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b80e:	f7f4 fd45 	bl	800029c <__adddf3>
 800b812:	4622      	mov	r2, r4
 800b814:	462b      	mov	r3, r5
 800b816:	f7f4 fef7 	bl	8000608 <__aeabi_dmul>
 800b81a:	a335      	add	r3, pc, #212	@ (adr r3, 800b8f0 <__ieee754_acos+0x2b0>)
 800b81c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b820:	4606      	mov	r6, r0
 800b822:	460f      	mov	r7, r1
 800b824:	4620      	mov	r0, r4
 800b826:	4629      	mov	r1, r5
 800b828:	f7f4 feee 	bl	8000608 <__aeabi_dmul>
 800b82c:	a332      	add	r3, pc, #200	@ (adr r3, 800b8f8 <__ieee754_acos+0x2b8>)
 800b82e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b832:	f7f4 fd31 	bl	8000298 <__aeabi_dsub>
 800b836:	4622      	mov	r2, r4
 800b838:	462b      	mov	r3, r5
 800b83a:	f7f4 fee5 	bl	8000608 <__aeabi_dmul>
 800b83e:	a330      	add	r3, pc, #192	@ (adr r3, 800b900 <__ieee754_acos+0x2c0>)
 800b840:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b844:	f7f4 fd2a 	bl	800029c <__adddf3>
 800b848:	4622      	mov	r2, r4
 800b84a:	462b      	mov	r3, r5
 800b84c:	f7f4 fedc 	bl	8000608 <__aeabi_dmul>
 800b850:	a32d      	add	r3, pc, #180	@ (adr r3, 800b908 <__ieee754_acos+0x2c8>)
 800b852:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b856:	f7f4 fd1f 	bl	8000298 <__aeabi_dsub>
 800b85a:	4622      	mov	r2, r4
 800b85c:	462b      	mov	r3, r5
 800b85e:	f7f4 fed3 	bl	8000608 <__aeabi_dmul>
 800b862:	4b34      	ldr	r3, [pc, #208]	@ (800b934 <__ieee754_acos+0x2f4>)
 800b864:	2200      	movs	r2, #0
 800b866:	f7f4 fd19 	bl	800029c <__adddf3>
 800b86a:	ec45 4b10 	vmov	d0, r4, r5
 800b86e:	4680      	mov	r8, r0
 800b870:	4689      	mov	r9, r1
 800b872:	f7ff fc85 	bl	800b180 <__ieee754_sqrt>
 800b876:	ec55 4b10 	vmov	r4, r5, d0
 800b87a:	4642      	mov	r2, r8
 800b87c:	464b      	mov	r3, r9
 800b87e:	4630      	mov	r0, r6
 800b880:	4639      	mov	r1, r7
 800b882:	f7f4 ffeb 	bl	800085c <__aeabi_ddiv>
 800b886:	4622      	mov	r2, r4
 800b888:	462b      	mov	r3, r5
 800b88a:	f7f4 febd 	bl	8000608 <__aeabi_dmul>
 800b88e:	a320      	add	r3, pc, #128	@ (adr r3, 800b910 <__ieee754_acos+0x2d0>)
 800b890:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b894:	f7f4 fd00 	bl	8000298 <__aeabi_dsub>
 800b898:	4622      	mov	r2, r4
 800b89a:	462b      	mov	r3, r5
 800b89c:	f7f4 fcfe 	bl	800029c <__adddf3>
 800b8a0:	4602      	mov	r2, r0
 800b8a2:	460b      	mov	r3, r1
 800b8a4:	f7f4 fcfa 	bl	800029c <__adddf3>
 800b8a8:	4602      	mov	r2, r0
 800b8aa:	460b      	mov	r3, r1
 800b8ac:	a11c      	add	r1, pc, #112	@ (adr r1, 800b920 <__ieee754_acos+0x2e0>)
 800b8ae:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b8b2:	e76e      	b.n	800b792 <__ieee754_acos+0x152>
 800b8b4:	f3af 8000 	nop.w
	...
 800b8c0:	0dfdf709 	.word	0x0dfdf709
 800b8c4:	3f023de1 	.word	0x3f023de1
 800b8c8:	7501b288 	.word	0x7501b288
 800b8cc:	3f49efe0 	.word	0x3f49efe0
 800b8d0:	b5688f3b 	.word	0xb5688f3b
 800b8d4:	3fa48228 	.word	0x3fa48228
 800b8d8:	0e884455 	.word	0x0e884455
 800b8dc:	3fc9c155 	.word	0x3fc9c155
 800b8e0:	03eb6f7d 	.word	0x03eb6f7d
 800b8e4:	3fd4d612 	.word	0x3fd4d612
 800b8e8:	55555555 	.word	0x55555555
 800b8ec:	3fc55555 	.word	0x3fc55555
 800b8f0:	b12e9282 	.word	0xb12e9282
 800b8f4:	3fb3b8c5 	.word	0x3fb3b8c5
 800b8f8:	1b8d0159 	.word	0x1b8d0159
 800b8fc:	3fe6066c 	.word	0x3fe6066c
 800b900:	9c598ac8 	.word	0x9c598ac8
 800b904:	40002ae5 	.word	0x40002ae5
 800b908:	1c8a2d4b 	.word	0x1c8a2d4b
 800b90c:	40033a27 	.word	0x40033a27
 800b910:	33145c07 	.word	0x33145c07
 800b914:	3c91a626 	.word	0x3c91a626
 800b918:	54442d18 	.word	0x54442d18
 800b91c:	3ff921fb 	.word	0x3ff921fb
 800b920:	54442d18 	.word	0x54442d18
 800b924:	400921fb 	.word	0x400921fb
 800b928:	3fefffff 	.word	0x3fefffff
 800b92c:	3fdfffff 	.word	0x3fdfffff
 800b930:	3c600000 	.word	0x3c600000
 800b934:	3ff00000 	.word	0x3ff00000
 800b938:	3fe00000 	.word	0x3fe00000
 800b93c:	4622      	mov	r2, r4
 800b93e:	462b      	mov	r3, r5
 800b940:	496b      	ldr	r1, [pc, #428]	@ (800baf0 <__ieee754_acos+0x4b0>)
 800b942:	2000      	movs	r0, #0
 800b944:	f7f4 fca8 	bl	8000298 <__aeabi_dsub>
 800b948:	4b6a      	ldr	r3, [pc, #424]	@ (800baf4 <__ieee754_acos+0x4b4>)
 800b94a:	2200      	movs	r2, #0
 800b94c:	f7f4 fe5c 	bl	8000608 <__aeabi_dmul>
 800b950:	4604      	mov	r4, r0
 800b952:	460d      	mov	r5, r1
 800b954:	ec45 4b10 	vmov	d0, r4, r5
 800b958:	f7ff fc12 	bl	800b180 <__ieee754_sqrt>
 800b95c:	a34c      	add	r3, pc, #304	@ (adr r3, 800ba90 <__ieee754_acos+0x450>)
 800b95e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b962:	4620      	mov	r0, r4
 800b964:	4629      	mov	r1, r5
 800b966:	ec59 8b10 	vmov	r8, r9, d0
 800b96a:	f7f4 fe4d 	bl	8000608 <__aeabi_dmul>
 800b96e:	a34a      	add	r3, pc, #296	@ (adr r3, 800ba98 <__ieee754_acos+0x458>)
 800b970:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b974:	f7f4 fc92 	bl	800029c <__adddf3>
 800b978:	4622      	mov	r2, r4
 800b97a:	462b      	mov	r3, r5
 800b97c:	f7f4 fe44 	bl	8000608 <__aeabi_dmul>
 800b980:	a347      	add	r3, pc, #284	@ (adr r3, 800baa0 <__ieee754_acos+0x460>)
 800b982:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b986:	f7f4 fc87 	bl	8000298 <__aeabi_dsub>
 800b98a:	4622      	mov	r2, r4
 800b98c:	462b      	mov	r3, r5
 800b98e:	f7f4 fe3b 	bl	8000608 <__aeabi_dmul>
 800b992:	a345      	add	r3, pc, #276	@ (adr r3, 800baa8 <__ieee754_acos+0x468>)
 800b994:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b998:	f7f4 fc80 	bl	800029c <__adddf3>
 800b99c:	4622      	mov	r2, r4
 800b99e:	462b      	mov	r3, r5
 800b9a0:	f7f4 fe32 	bl	8000608 <__aeabi_dmul>
 800b9a4:	a342      	add	r3, pc, #264	@ (adr r3, 800bab0 <__ieee754_acos+0x470>)
 800b9a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b9aa:	f7f4 fc75 	bl	8000298 <__aeabi_dsub>
 800b9ae:	4622      	mov	r2, r4
 800b9b0:	462b      	mov	r3, r5
 800b9b2:	f7f4 fe29 	bl	8000608 <__aeabi_dmul>
 800b9b6:	a340      	add	r3, pc, #256	@ (adr r3, 800bab8 <__ieee754_acos+0x478>)
 800b9b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b9bc:	f7f4 fc6e 	bl	800029c <__adddf3>
 800b9c0:	4622      	mov	r2, r4
 800b9c2:	462b      	mov	r3, r5
 800b9c4:	f7f4 fe20 	bl	8000608 <__aeabi_dmul>
 800b9c8:	a33d      	add	r3, pc, #244	@ (adr r3, 800bac0 <__ieee754_acos+0x480>)
 800b9ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b9ce:	4682      	mov	sl, r0
 800b9d0:	468b      	mov	fp, r1
 800b9d2:	4620      	mov	r0, r4
 800b9d4:	4629      	mov	r1, r5
 800b9d6:	f7f4 fe17 	bl	8000608 <__aeabi_dmul>
 800b9da:	a33b      	add	r3, pc, #236	@ (adr r3, 800bac8 <__ieee754_acos+0x488>)
 800b9dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b9e0:	f7f4 fc5a 	bl	8000298 <__aeabi_dsub>
 800b9e4:	4622      	mov	r2, r4
 800b9e6:	462b      	mov	r3, r5
 800b9e8:	f7f4 fe0e 	bl	8000608 <__aeabi_dmul>
 800b9ec:	a338      	add	r3, pc, #224	@ (adr r3, 800bad0 <__ieee754_acos+0x490>)
 800b9ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b9f2:	f7f4 fc53 	bl	800029c <__adddf3>
 800b9f6:	4622      	mov	r2, r4
 800b9f8:	462b      	mov	r3, r5
 800b9fa:	f7f4 fe05 	bl	8000608 <__aeabi_dmul>
 800b9fe:	a336      	add	r3, pc, #216	@ (adr r3, 800bad8 <__ieee754_acos+0x498>)
 800ba00:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ba04:	f7f4 fc48 	bl	8000298 <__aeabi_dsub>
 800ba08:	4622      	mov	r2, r4
 800ba0a:	462b      	mov	r3, r5
 800ba0c:	f7f4 fdfc 	bl	8000608 <__aeabi_dmul>
 800ba10:	4b37      	ldr	r3, [pc, #220]	@ (800baf0 <__ieee754_acos+0x4b0>)
 800ba12:	2200      	movs	r2, #0
 800ba14:	f7f4 fc42 	bl	800029c <__adddf3>
 800ba18:	4602      	mov	r2, r0
 800ba1a:	460b      	mov	r3, r1
 800ba1c:	4650      	mov	r0, sl
 800ba1e:	4659      	mov	r1, fp
 800ba20:	f7f4 ff1c 	bl	800085c <__aeabi_ddiv>
 800ba24:	4642      	mov	r2, r8
 800ba26:	464b      	mov	r3, r9
 800ba28:	f7f4 fdee 	bl	8000608 <__aeabi_dmul>
 800ba2c:	2600      	movs	r6, #0
 800ba2e:	4682      	mov	sl, r0
 800ba30:	468b      	mov	fp, r1
 800ba32:	4632      	mov	r2, r6
 800ba34:	464b      	mov	r3, r9
 800ba36:	4630      	mov	r0, r6
 800ba38:	4649      	mov	r1, r9
 800ba3a:	f7f4 fde5 	bl	8000608 <__aeabi_dmul>
 800ba3e:	4602      	mov	r2, r0
 800ba40:	460b      	mov	r3, r1
 800ba42:	4620      	mov	r0, r4
 800ba44:	4629      	mov	r1, r5
 800ba46:	f7f4 fc27 	bl	8000298 <__aeabi_dsub>
 800ba4a:	4632      	mov	r2, r6
 800ba4c:	4604      	mov	r4, r0
 800ba4e:	460d      	mov	r5, r1
 800ba50:	464b      	mov	r3, r9
 800ba52:	4640      	mov	r0, r8
 800ba54:	4649      	mov	r1, r9
 800ba56:	f7f4 fc21 	bl	800029c <__adddf3>
 800ba5a:	4602      	mov	r2, r0
 800ba5c:	460b      	mov	r3, r1
 800ba5e:	4620      	mov	r0, r4
 800ba60:	4629      	mov	r1, r5
 800ba62:	f7f4 fefb 	bl	800085c <__aeabi_ddiv>
 800ba66:	4602      	mov	r2, r0
 800ba68:	460b      	mov	r3, r1
 800ba6a:	4650      	mov	r0, sl
 800ba6c:	4659      	mov	r1, fp
 800ba6e:	f7f4 fc15 	bl	800029c <__adddf3>
 800ba72:	4632      	mov	r2, r6
 800ba74:	464b      	mov	r3, r9
 800ba76:	f7f4 fc11 	bl	800029c <__adddf3>
 800ba7a:	4602      	mov	r2, r0
 800ba7c:	460b      	mov	r3, r1
 800ba7e:	f7f4 fc0d 	bl	800029c <__adddf3>
 800ba82:	e5fd      	b.n	800b680 <__ieee754_acos+0x40>
 800ba84:	ed9f 0b16 	vldr	d0, [pc, #88]	@ 800bae0 <__ieee754_acos+0x4a0>
 800ba88:	e5ee      	b.n	800b668 <__ieee754_acos+0x28>
 800ba8a:	ed9f 0b17 	vldr	d0, [pc, #92]	@ 800bae8 <__ieee754_acos+0x4a8>
 800ba8e:	e5eb      	b.n	800b668 <__ieee754_acos+0x28>
 800ba90:	0dfdf709 	.word	0x0dfdf709
 800ba94:	3f023de1 	.word	0x3f023de1
 800ba98:	7501b288 	.word	0x7501b288
 800ba9c:	3f49efe0 	.word	0x3f49efe0
 800baa0:	b5688f3b 	.word	0xb5688f3b
 800baa4:	3fa48228 	.word	0x3fa48228
 800baa8:	0e884455 	.word	0x0e884455
 800baac:	3fc9c155 	.word	0x3fc9c155
 800bab0:	03eb6f7d 	.word	0x03eb6f7d
 800bab4:	3fd4d612 	.word	0x3fd4d612
 800bab8:	55555555 	.word	0x55555555
 800babc:	3fc55555 	.word	0x3fc55555
 800bac0:	b12e9282 	.word	0xb12e9282
 800bac4:	3fb3b8c5 	.word	0x3fb3b8c5
 800bac8:	1b8d0159 	.word	0x1b8d0159
 800bacc:	3fe6066c 	.word	0x3fe6066c
 800bad0:	9c598ac8 	.word	0x9c598ac8
 800bad4:	40002ae5 	.word	0x40002ae5
 800bad8:	1c8a2d4b 	.word	0x1c8a2d4b
 800badc:	40033a27 	.word	0x40033a27
 800bae0:	54442d18 	.word	0x54442d18
 800bae4:	400921fb 	.word	0x400921fb
 800bae8:	54442d18 	.word	0x54442d18
 800baec:	3ff921fb 	.word	0x3ff921fb
 800baf0:	3ff00000 	.word	0x3ff00000
 800baf4:	3fe00000 	.word	0x3fe00000

0800baf8 <__ieee754_asin>:
 800baf8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bafc:	ec55 4b10 	vmov	r4, r5, d0
 800bb00:	4bc7      	ldr	r3, [pc, #796]	@ (800be20 <__ieee754_asin+0x328>)
 800bb02:	b087      	sub	sp, #28
 800bb04:	f025 4600 	bic.w	r6, r5, #2147483648	@ 0x80000000
 800bb08:	429e      	cmp	r6, r3
 800bb0a:	9501      	str	r5, [sp, #4]
 800bb0c:	d92d      	bls.n	800bb6a <__ieee754_asin+0x72>
 800bb0e:	f106 4640 	add.w	r6, r6, #3221225472	@ 0xc0000000
 800bb12:	f506 1680 	add.w	r6, r6, #1048576	@ 0x100000
 800bb16:	4326      	orrs	r6, r4
 800bb18:	d116      	bne.n	800bb48 <__ieee754_asin+0x50>
 800bb1a:	a3a7      	add	r3, pc, #668	@ (adr r3, 800bdb8 <__ieee754_asin+0x2c0>)
 800bb1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bb20:	4620      	mov	r0, r4
 800bb22:	4629      	mov	r1, r5
 800bb24:	f7f4 fd70 	bl	8000608 <__aeabi_dmul>
 800bb28:	a3a5      	add	r3, pc, #660	@ (adr r3, 800bdc0 <__ieee754_asin+0x2c8>)
 800bb2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bb2e:	4606      	mov	r6, r0
 800bb30:	460f      	mov	r7, r1
 800bb32:	4620      	mov	r0, r4
 800bb34:	4629      	mov	r1, r5
 800bb36:	f7f4 fd67 	bl	8000608 <__aeabi_dmul>
 800bb3a:	4602      	mov	r2, r0
 800bb3c:	460b      	mov	r3, r1
 800bb3e:	4630      	mov	r0, r6
 800bb40:	4639      	mov	r1, r7
 800bb42:	f7f4 fbab 	bl	800029c <__adddf3>
 800bb46:	e009      	b.n	800bb5c <__ieee754_asin+0x64>
 800bb48:	4622      	mov	r2, r4
 800bb4a:	462b      	mov	r3, r5
 800bb4c:	4620      	mov	r0, r4
 800bb4e:	4629      	mov	r1, r5
 800bb50:	f7f4 fba2 	bl	8000298 <__aeabi_dsub>
 800bb54:	4602      	mov	r2, r0
 800bb56:	460b      	mov	r3, r1
 800bb58:	f7f4 fe80 	bl	800085c <__aeabi_ddiv>
 800bb5c:	4604      	mov	r4, r0
 800bb5e:	460d      	mov	r5, r1
 800bb60:	ec45 4b10 	vmov	d0, r4, r5
 800bb64:	b007      	add	sp, #28
 800bb66:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bb6a:	4bae      	ldr	r3, [pc, #696]	@ (800be24 <__ieee754_asin+0x32c>)
 800bb6c:	429e      	cmp	r6, r3
 800bb6e:	d810      	bhi.n	800bb92 <__ieee754_asin+0x9a>
 800bb70:	f1b6 5f79 	cmp.w	r6, #1044381696	@ 0x3e400000
 800bb74:	f080 80ad 	bcs.w	800bcd2 <__ieee754_asin+0x1da>
 800bb78:	a393      	add	r3, pc, #588	@ (adr r3, 800bdc8 <__ieee754_asin+0x2d0>)
 800bb7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bb7e:	4620      	mov	r0, r4
 800bb80:	4629      	mov	r1, r5
 800bb82:	f7f4 fb8b 	bl	800029c <__adddf3>
 800bb86:	4ba8      	ldr	r3, [pc, #672]	@ (800be28 <__ieee754_asin+0x330>)
 800bb88:	2200      	movs	r2, #0
 800bb8a:	f7f4 ffcd 	bl	8000b28 <__aeabi_dcmpgt>
 800bb8e:	2800      	cmp	r0, #0
 800bb90:	d1e6      	bne.n	800bb60 <__ieee754_asin+0x68>
 800bb92:	ec45 4b10 	vmov	d0, r4, r5
 800bb96:	f7ff fa83 	bl	800b0a0 <fabs>
 800bb9a:	49a3      	ldr	r1, [pc, #652]	@ (800be28 <__ieee754_asin+0x330>)
 800bb9c:	ec53 2b10 	vmov	r2, r3, d0
 800bba0:	2000      	movs	r0, #0
 800bba2:	f7f4 fb79 	bl	8000298 <__aeabi_dsub>
 800bba6:	4ba1      	ldr	r3, [pc, #644]	@ (800be2c <__ieee754_asin+0x334>)
 800bba8:	2200      	movs	r2, #0
 800bbaa:	f7f4 fd2d 	bl	8000608 <__aeabi_dmul>
 800bbae:	a388      	add	r3, pc, #544	@ (adr r3, 800bdd0 <__ieee754_asin+0x2d8>)
 800bbb0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bbb4:	4604      	mov	r4, r0
 800bbb6:	460d      	mov	r5, r1
 800bbb8:	f7f4 fd26 	bl	8000608 <__aeabi_dmul>
 800bbbc:	a386      	add	r3, pc, #536	@ (adr r3, 800bdd8 <__ieee754_asin+0x2e0>)
 800bbbe:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bbc2:	f7f4 fb6b 	bl	800029c <__adddf3>
 800bbc6:	4622      	mov	r2, r4
 800bbc8:	462b      	mov	r3, r5
 800bbca:	f7f4 fd1d 	bl	8000608 <__aeabi_dmul>
 800bbce:	a384      	add	r3, pc, #528	@ (adr r3, 800bde0 <__ieee754_asin+0x2e8>)
 800bbd0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bbd4:	f7f4 fb60 	bl	8000298 <__aeabi_dsub>
 800bbd8:	4622      	mov	r2, r4
 800bbda:	462b      	mov	r3, r5
 800bbdc:	f7f4 fd14 	bl	8000608 <__aeabi_dmul>
 800bbe0:	a381      	add	r3, pc, #516	@ (adr r3, 800bde8 <__ieee754_asin+0x2f0>)
 800bbe2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bbe6:	f7f4 fb59 	bl	800029c <__adddf3>
 800bbea:	4622      	mov	r2, r4
 800bbec:	462b      	mov	r3, r5
 800bbee:	f7f4 fd0b 	bl	8000608 <__aeabi_dmul>
 800bbf2:	a37f      	add	r3, pc, #508	@ (adr r3, 800bdf0 <__ieee754_asin+0x2f8>)
 800bbf4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bbf8:	f7f4 fb4e 	bl	8000298 <__aeabi_dsub>
 800bbfc:	4622      	mov	r2, r4
 800bbfe:	462b      	mov	r3, r5
 800bc00:	f7f4 fd02 	bl	8000608 <__aeabi_dmul>
 800bc04:	a37c      	add	r3, pc, #496	@ (adr r3, 800bdf8 <__ieee754_asin+0x300>)
 800bc06:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bc0a:	f7f4 fb47 	bl	800029c <__adddf3>
 800bc0e:	4622      	mov	r2, r4
 800bc10:	462b      	mov	r3, r5
 800bc12:	f7f4 fcf9 	bl	8000608 <__aeabi_dmul>
 800bc16:	a37a      	add	r3, pc, #488	@ (adr r3, 800be00 <__ieee754_asin+0x308>)
 800bc18:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bc1c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800bc20:	4620      	mov	r0, r4
 800bc22:	4629      	mov	r1, r5
 800bc24:	f7f4 fcf0 	bl	8000608 <__aeabi_dmul>
 800bc28:	a377      	add	r3, pc, #476	@ (adr r3, 800be08 <__ieee754_asin+0x310>)
 800bc2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bc2e:	f7f4 fb33 	bl	8000298 <__aeabi_dsub>
 800bc32:	4622      	mov	r2, r4
 800bc34:	462b      	mov	r3, r5
 800bc36:	f7f4 fce7 	bl	8000608 <__aeabi_dmul>
 800bc3a:	a375      	add	r3, pc, #468	@ (adr r3, 800be10 <__ieee754_asin+0x318>)
 800bc3c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bc40:	f7f4 fb2c 	bl	800029c <__adddf3>
 800bc44:	4622      	mov	r2, r4
 800bc46:	462b      	mov	r3, r5
 800bc48:	f7f4 fcde 	bl	8000608 <__aeabi_dmul>
 800bc4c:	a372      	add	r3, pc, #456	@ (adr r3, 800be18 <__ieee754_asin+0x320>)
 800bc4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bc52:	f7f4 fb21 	bl	8000298 <__aeabi_dsub>
 800bc56:	4622      	mov	r2, r4
 800bc58:	462b      	mov	r3, r5
 800bc5a:	f7f4 fcd5 	bl	8000608 <__aeabi_dmul>
 800bc5e:	4b72      	ldr	r3, [pc, #456]	@ (800be28 <__ieee754_asin+0x330>)
 800bc60:	2200      	movs	r2, #0
 800bc62:	f7f4 fb1b 	bl	800029c <__adddf3>
 800bc66:	ec45 4b10 	vmov	d0, r4, r5
 800bc6a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800bc6e:	f7ff fa87 	bl	800b180 <__ieee754_sqrt>
 800bc72:	4b6f      	ldr	r3, [pc, #444]	@ (800be30 <__ieee754_asin+0x338>)
 800bc74:	429e      	cmp	r6, r3
 800bc76:	ec5b ab10 	vmov	sl, fp, d0
 800bc7a:	f240 80db 	bls.w	800be34 <__ieee754_asin+0x33c>
 800bc7e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800bc82:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800bc86:	f7f4 fde9 	bl	800085c <__aeabi_ddiv>
 800bc8a:	4652      	mov	r2, sl
 800bc8c:	465b      	mov	r3, fp
 800bc8e:	f7f4 fcbb 	bl	8000608 <__aeabi_dmul>
 800bc92:	4652      	mov	r2, sl
 800bc94:	465b      	mov	r3, fp
 800bc96:	f7f4 fb01 	bl	800029c <__adddf3>
 800bc9a:	4602      	mov	r2, r0
 800bc9c:	460b      	mov	r3, r1
 800bc9e:	f7f4 fafd 	bl	800029c <__adddf3>
 800bca2:	a347      	add	r3, pc, #284	@ (adr r3, 800bdc0 <__ieee754_asin+0x2c8>)
 800bca4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bca8:	f7f4 faf6 	bl	8000298 <__aeabi_dsub>
 800bcac:	4602      	mov	r2, r0
 800bcae:	460b      	mov	r3, r1
 800bcb0:	a141      	add	r1, pc, #260	@ (adr r1, 800bdb8 <__ieee754_asin+0x2c0>)
 800bcb2:	e9d1 0100 	ldrd	r0, r1, [r1]
 800bcb6:	f7f4 faef 	bl	8000298 <__aeabi_dsub>
 800bcba:	9b01      	ldr	r3, [sp, #4]
 800bcbc:	2b00      	cmp	r3, #0
 800bcbe:	bfdc      	itt	le
 800bcc0:	4602      	movle	r2, r0
 800bcc2:	f101 4300 	addle.w	r3, r1, #2147483648	@ 0x80000000
 800bcc6:	4604      	mov	r4, r0
 800bcc8:	460d      	mov	r5, r1
 800bcca:	bfdc      	itt	le
 800bccc:	4614      	movle	r4, r2
 800bcce:	461d      	movle	r5, r3
 800bcd0:	e746      	b.n	800bb60 <__ieee754_asin+0x68>
 800bcd2:	4622      	mov	r2, r4
 800bcd4:	462b      	mov	r3, r5
 800bcd6:	4620      	mov	r0, r4
 800bcd8:	4629      	mov	r1, r5
 800bcda:	f7f4 fc95 	bl	8000608 <__aeabi_dmul>
 800bcde:	a33c      	add	r3, pc, #240	@ (adr r3, 800bdd0 <__ieee754_asin+0x2d8>)
 800bce0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bce4:	4606      	mov	r6, r0
 800bce6:	460f      	mov	r7, r1
 800bce8:	f7f4 fc8e 	bl	8000608 <__aeabi_dmul>
 800bcec:	a33a      	add	r3, pc, #232	@ (adr r3, 800bdd8 <__ieee754_asin+0x2e0>)
 800bcee:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bcf2:	f7f4 fad3 	bl	800029c <__adddf3>
 800bcf6:	4632      	mov	r2, r6
 800bcf8:	463b      	mov	r3, r7
 800bcfa:	f7f4 fc85 	bl	8000608 <__aeabi_dmul>
 800bcfe:	a338      	add	r3, pc, #224	@ (adr r3, 800bde0 <__ieee754_asin+0x2e8>)
 800bd00:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bd04:	f7f4 fac8 	bl	8000298 <__aeabi_dsub>
 800bd08:	4632      	mov	r2, r6
 800bd0a:	463b      	mov	r3, r7
 800bd0c:	f7f4 fc7c 	bl	8000608 <__aeabi_dmul>
 800bd10:	a335      	add	r3, pc, #212	@ (adr r3, 800bde8 <__ieee754_asin+0x2f0>)
 800bd12:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bd16:	f7f4 fac1 	bl	800029c <__adddf3>
 800bd1a:	4632      	mov	r2, r6
 800bd1c:	463b      	mov	r3, r7
 800bd1e:	f7f4 fc73 	bl	8000608 <__aeabi_dmul>
 800bd22:	a333      	add	r3, pc, #204	@ (adr r3, 800bdf0 <__ieee754_asin+0x2f8>)
 800bd24:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bd28:	f7f4 fab6 	bl	8000298 <__aeabi_dsub>
 800bd2c:	4632      	mov	r2, r6
 800bd2e:	463b      	mov	r3, r7
 800bd30:	f7f4 fc6a 	bl	8000608 <__aeabi_dmul>
 800bd34:	a330      	add	r3, pc, #192	@ (adr r3, 800bdf8 <__ieee754_asin+0x300>)
 800bd36:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bd3a:	f7f4 faaf 	bl	800029c <__adddf3>
 800bd3e:	4632      	mov	r2, r6
 800bd40:	463b      	mov	r3, r7
 800bd42:	f7f4 fc61 	bl	8000608 <__aeabi_dmul>
 800bd46:	a32e      	add	r3, pc, #184	@ (adr r3, 800be00 <__ieee754_asin+0x308>)
 800bd48:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bd4c:	4680      	mov	r8, r0
 800bd4e:	4689      	mov	r9, r1
 800bd50:	4630      	mov	r0, r6
 800bd52:	4639      	mov	r1, r7
 800bd54:	f7f4 fc58 	bl	8000608 <__aeabi_dmul>
 800bd58:	a32b      	add	r3, pc, #172	@ (adr r3, 800be08 <__ieee754_asin+0x310>)
 800bd5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bd5e:	f7f4 fa9b 	bl	8000298 <__aeabi_dsub>
 800bd62:	4632      	mov	r2, r6
 800bd64:	463b      	mov	r3, r7
 800bd66:	f7f4 fc4f 	bl	8000608 <__aeabi_dmul>
 800bd6a:	a329      	add	r3, pc, #164	@ (adr r3, 800be10 <__ieee754_asin+0x318>)
 800bd6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bd70:	f7f4 fa94 	bl	800029c <__adddf3>
 800bd74:	4632      	mov	r2, r6
 800bd76:	463b      	mov	r3, r7
 800bd78:	f7f4 fc46 	bl	8000608 <__aeabi_dmul>
 800bd7c:	a326      	add	r3, pc, #152	@ (adr r3, 800be18 <__ieee754_asin+0x320>)
 800bd7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bd82:	f7f4 fa89 	bl	8000298 <__aeabi_dsub>
 800bd86:	4632      	mov	r2, r6
 800bd88:	463b      	mov	r3, r7
 800bd8a:	f7f4 fc3d 	bl	8000608 <__aeabi_dmul>
 800bd8e:	4b26      	ldr	r3, [pc, #152]	@ (800be28 <__ieee754_asin+0x330>)
 800bd90:	2200      	movs	r2, #0
 800bd92:	f7f4 fa83 	bl	800029c <__adddf3>
 800bd96:	4602      	mov	r2, r0
 800bd98:	460b      	mov	r3, r1
 800bd9a:	4640      	mov	r0, r8
 800bd9c:	4649      	mov	r1, r9
 800bd9e:	f7f4 fd5d 	bl	800085c <__aeabi_ddiv>
 800bda2:	4622      	mov	r2, r4
 800bda4:	462b      	mov	r3, r5
 800bda6:	f7f4 fc2f 	bl	8000608 <__aeabi_dmul>
 800bdaa:	4602      	mov	r2, r0
 800bdac:	460b      	mov	r3, r1
 800bdae:	4620      	mov	r0, r4
 800bdb0:	4629      	mov	r1, r5
 800bdb2:	e6c6      	b.n	800bb42 <__ieee754_asin+0x4a>
 800bdb4:	f3af 8000 	nop.w
 800bdb8:	54442d18 	.word	0x54442d18
 800bdbc:	3ff921fb 	.word	0x3ff921fb
 800bdc0:	33145c07 	.word	0x33145c07
 800bdc4:	3c91a626 	.word	0x3c91a626
 800bdc8:	8800759c 	.word	0x8800759c
 800bdcc:	7e37e43c 	.word	0x7e37e43c
 800bdd0:	0dfdf709 	.word	0x0dfdf709
 800bdd4:	3f023de1 	.word	0x3f023de1
 800bdd8:	7501b288 	.word	0x7501b288
 800bddc:	3f49efe0 	.word	0x3f49efe0
 800bde0:	b5688f3b 	.word	0xb5688f3b
 800bde4:	3fa48228 	.word	0x3fa48228
 800bde8:	0e884455 	.word	0x0e884455
 800bdec:	3fc9c155 	.word	0x3fc9c155
 800bdf0:	03eb6f7d 	.word	0x03eb6f7d
 800bdf4:	3fd4d612 	.word	0x3fd4d612
 800bdf8:	55555555 	.word	0x55555555
 800bdfc:	3fc55555 	.word	0x3fc55555
 800be00:	b12e9282 	.word	0xb12e9282
 800be04:	3fb3b8c5 	.word	0x3fb3b8c5
 800be08:	1b8d0159 	.word	0x1b8d0159
 800be0c:	3fe6066c 	.word	0x3fe6066c
 800be10:	9c598ac8 	.word	0x9c598ac8
 800be14:	40002ae5 	.word	0x40002ae5
 800be18:	1c8a2d4b 	.word	0x1c8a2d4b
 800be1c:	40033a27 	.word	0x40033a27
 800be20:	3fefffff 	.word	0x3fefffff
 800be24:	3fdfffff 	.word	0x3fdfffff
 800be28:	3ff00000 	.word	0x3ff00000
 800be2c:	3fe00000 	.word	0x3fe00000
 800be30:	3fef3332 	.word	0x3fef3332
 800be34:	4652      	mov	r2, sl
 800be36:	465b      	mov	r3, fp
 800be38:	4650      	mov	r0, sl
 800be3a:	4659      	mov	r1, fp
 800be3c:	f7f4 fa2e 	bl	800029c <__adddf3>
 800be40:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800be44:	4606      	mov	r6, r0
 800be46:	460f      	mov	r7, r1
 800be48:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800be4c:	f7f4 fd06 	bl	800085c <__aeabi_ddiv>
 800be50:	4602      	mov	r2, r0
 800be52:	460b      	mov	r3, r1
 800be54:	4630      	mov	r0, r6
 800be56:	4639      	mov	r1, r7
 800be58:	f7f4 fbd6 	bl	8000608 <__aeabi_dmul>
 800be5c:	f04f 0800 	mov.w	r8, #0
 800be60:	4606      	mov	r6, r0
 800be62:	460f      	mov	r7, r1
 800be64:	4642      	mov	r2, r8
 800be66:	465b      	mov	r3, fp
 800be68:	4640      	mov	r0, r8
 800be6a:	4659      	mov	r1, fp
 800be6c:	f7f4 fbcc 	bl	8000608 <__aeabi_dmul>
 800be70:	4602      	mov	r2, r0
 800be72:	460b      	mov	r3, r1
 800be74:	4620      	mov	r0, r4
 800be76:	4629      	mov	r1, r5
 800be78:	f7f4 fa0e 	bl	8000298 <__aeabi_dsub>
 800be7c:	4642      	mov	r2, r8
 800be7e:	4604      	mov	r4, r0
 800be80:	460d      	mov	r5, r1
 800be82:	465b      	mov	r3, fp
 800be84:	4650      	mov	r0, sl
 800be86:	4659      	mov	r1, fp
 800be88:	f7f4 fa08 	bl	800029c <__adddf3>
 800be8c:	4602      	mov	r2, r0
 800be8e:	460b      	mov	r3, r1
 800be90:	4620      	mov	r0, r4
 800be92:	4629      	mov	r1, r5
 800be94:	f7f4 fce2 	bl	800085c <__aeabi_ddiv>
 800be98:	4602      	mov	r2, r0
 800be9a:	460b      	mov	r3, r1
 800be9c:	f7f4 f9fe 	bl	800029c <__adddf3>
 800bea0:	4602      	mov	r2, r0
 800bea2:	460b      	mov	r3, r1
 800bea4:	a112      	add	r1, pc, #72	@ (adr r1, 800bef0 <__ieee754_asin+0x3f8>)
 800bea6:	e9d1 0100 	ldrd	r0, r1, [r1]
 800beaa:	f7f4 f9f5 	bl	8000298 <__aeabi_dsub>
 800beae:	4602      	mov	r2, r0
 800beb0:	460b      	mov	r3, r1
 800beb2:	4630      	mov	r0, r6
 800beb4:	4639      	mov	r1, r7
 800beb6:	f7f4 f9ef 	bl	8000298 <__aeabi_dsub>
 800beba:	4642      	mov	r2, r8
 800bebc:	4604      	mov	r4, r0
 800bebe:	460d      	mov	r5, r1
 800bec0:	465b      	mov	r3, fp
 800bec2:	4640      	mov	r0, r8
 800bec4:	4659      	mov	r1, fp
 800bec6:	f7f4 f9e9 	bl	800029c <__adddf3>
 800beca:	4602      	mov	r2, r0
 800becc:	460b      	mov	r3, r1
 800bece:	a10a      	add	r1, pc, #40	@ (adr r1, 800bef8 <__ieee754_asin+0x400>)
 800bed0:	e9d1 0100 	ldrd	r0, r1, [r1]
 800bed4:	f7f4 f9e0 	bl	8000298 <__aeabi_dsub>
 800bed8:	4602      	mov	r2, r0
 800beda:	460b      	mov	r3, r1
 800bedc:	4620      	mov	r0, r4
 800bede:	4629      	mov	r1, r5
 800bee0:	f7f4 f9da 	bl	8000298 <__aeabi_dsub>
 800bee4:	4602      	mov	r2, r0
 800bee6:	460b      	mov	r3, r1
 800bee8:	a103      	add	r1, pc, #12	@ (adr r1, 800bef8 <__ieee754_asin+0x400>)
 800beea:	e9d1 0100 	ldrd	r0, r1, [r1]
 800beee:	e6e2      	b.n	800bcb6 <__ieee754_asin+0x1be>
 800bef0:	33145c07 	.word	0x33145c07
 800bef4:	3c91a626 	.word	0x3c91a626
 800bef8:	54442d18 	.word	0x54442d18
 800befc:	3fe921fb 	.word	0x3fe921fb

0800bf00 <__ieee754_pow>:
 800bf00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bf04:	b091      	sub	sp, #68	@ 0x44
 800bf06:	ed8d 1b00 	vstr	d1, [sp]
 800bf0a:	e9dd 1900 	ldrd	r1, r9, [sp]
 800bf0e:	f029 4a00 	bic.w	sl, r9, #2147483648	@ 0x80000000
 800bf12:	ea5a 0001 	orrs.w	r0, sl, r1
 800bf16:	ec57 6b10 	vmov	r6, r7, d0
 800bf1a:	d113      	bne.n	800bf44 <__ieee754_pow+0x44>
 800bf1c:	19b3      	adds	r3, r6, r6
 800bf1e:	f487 2200 	eor.w	r2, r7, #524288	@ 0x80000
 800bf22:	4152      	adcs	r2, r2
 800bf24:	4298      	cmp	r0, r3
 800bf26:	4b98      	ldr	r3, [pc, #608]	@ (800c188 <__ieee754_pow+0x288>)
 800bf28:	4193      	sbcs	r3, r2
 800bf2a:	f080 84ea 	bcs.w	800c902 <__ieee754_pow+0xa02>
 800bf2e:	e9dd 2300 	ldrd	r2, r3, [sp]
 800bf32:	4630      	mov	r0, r6
 800bf34:	4639      	mov	r1, r7
 800bf36:	f7f4 f9b1 	bl	800029c <__adddf3>
 800bf3a:	ec41 0b10 	vmov	d0, r0, r1
 800bf3e:	b011      	add	sp, #68	@ 0x44
 800bf40:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bf44:	4a91      	ldr	r2, [pc, #580]	@ (800c18c <__ieee754_pow+0x28c>)
 800bf46:	f027 4800 	bic.w	r8, r7, #2147483648	@ 0x80000000
 800bf4a:	4590      	cmp	r8, r2
 800bf4c:	463d      	mov	r5, r7
 800bf4e:	4633      	mov	r3, r6
 800bf50:	d806      	bhi.n	800bf60 <__ieee754_pow+0x60>
 800bf52:	d101      	bne.n	800bf58 <__ieee754_pow+0x58>
 800bf54:	2e00      	cmp	r6, #0
 800bf56:	d1ea      	bne.n	800bf2e <__ieee754_pow+0x2e>
 800bf58:	4592      	cmp	sl, r2
 800bf5a:	d801      	bhi.n	800bf60 <__ieee754_pow+0x60>
 800bf5c:	d10e      	bne.n	800bf7c <__ieee754_pow+0x7c>
 800bf5e:	b169      	cbz	r1, 800bf7c <__ieee754_pow+0x7c>
 800bf60:	f105 4540 	add.w	r5, r5, #3221225472	@ 0xc0000000
 800bf64:	f505 1580 	add.w	r5, r5, #1048576	@ 0x100000
 800bf68:	431d      	orrs	r5, r3
 800bf6a:	d1e0      	bne.n	800bf2e <__ieee754_pow+0x2e>
 800bf6c:	e9dd 3200 	ldrd	r3, r2, [sp]
 800bf70:	18db      	adds	r3, r3, r3
 800bf72:	f482 2200 	eor.w	r2, r2, #524288	@ 0x80000
 800bf76:	4152      	adcs	r2, r2
 800bf78:	429d      	cmp	r5, r3
 800bf7a:	e7d4      	b.n	800bf26 <__ieee754_pow+0x26>
 800bf7c:	2d00      	cmp	r5, #0
 800bf7e:	46c3      	mov	fp, r8
 800bf80:	da3a      	bge.n	800bff8 <__ieee754_pow+0xf8>
 800bf82:	4a83      	ldr	r2, [pc, #524]	@ (800c190 <__ieee754_pow+0x290>)
 800bf84:	4592      	cmp	sl, r2
 800bf86:	d84d      	bhi.n	800c024 <__ieee754_pow+0x124>
 800bf88:	f1a2 7254 	sub.w	r2, r2, #55574528	@ 0x3500000
 800bf8c:	4592      	cmp	sl, r2
 800bf8e:	f240 84c7 	bls.w	800c920 <__ieee754_pow+0xa20>
 800bf92:	ea4f 522a 	mov.w	r2, sl, asr #20
 800bf96:	f2a2 32ff 	subw	r2, r2, #1023	@ 0x3ff
 800bf9a:	2a14      	cmp	r2, #20
 800bf9c:	dd0f      	ble.n	800bfbe <__ieee754_pow+0xbe>
 800bf9e:	f1c2 0234 	rsb	r2, r2, #52	@ 0x34
 800bfa2:	fa21 f402 	lsr.w	r4, r1, r2
 800bfa6:	fa04 f202 	lsl.w	r2, r4, r2
 800bfaa:	428a      	cmp	r2, r1
 800bfac:	f040 84b8 	bne.w	800c920 <__ieee754_pow+0xa20>
 800bfb0:	f004 0401 	and.w	r4, r4, #1
 800bfb4:	f1c4 0402 	rsb	r4, r4, #2
 800bfb8:	2900      	cmp	r1, #0
 800bfba:	d158      	bne.n	800c06e <__ieee754_pow+0x16e>
 800bfbc:	e00e      	b.n	800bfdc <__ieee754_pow+0xdc>
 800bfbe:	2900      	cmp	r1, #0
 800bfc0:	d154      	bne.n	800c06c <__ieee754_pow+0x16c>
 800bfc2:	f1c2 0214 	rsb	r2, r2, #20
 800bfc6:	fa4a f402 	asr.w	r4, sl, r2
 800bfca:	fa04 f202 	lsl.w	r2, r4, r2
 800bfce:	4552      	cmp	r2, sl
 800bfd0:	f040 84a3 	bne.w	800c91a <__ieee754_pow+0xa1a>
 800bfd4:	f004 0401 	and.w	r4, r4, #1
 800bfd8:	f1c4 0402 	rsb	r4, r4, #2
 800bfdc:	4a6d      	ldr	r2, [pc, #436]	@ (800c194 <__ieee754_pow+0x294>)
 800bfde:	4592      	cmp	sl, r2
 800bfe0:	d12e      	bne.n	800c040 <__ieee754_pow+0x140>
 800bfe2:	f1b9 0f00 	cmp.w	r9, #0
 800bfe6:	f280 8494 	bge.w	800c912 <__ieee754_pow+0xa12>
 800bfea:	496a      	ldr	r1, [pc, #424]	@ (800c194 <__ieee754_pow+0x294>)
 800bfec:	4632      	mov	r2, r6
 800bfee:	463b      	mov	r3, r7
 800bff0:	2000      	movs	r0, #0
 800bff2:	f7f4 fc33 	bl	800085c <__aeabi_ddiv>
 800bff6:	e7a0      	b.n	800bf3a <__ieee754_pow+0x3a>
 800bff8:	2400      	movs	r4, #0
 800bffa:	bbc1      	cbnz	r1, 800c06e <__ieee754_pow+0x16e>
 800bffc:	4a63      	ldr	r2, [pc, #396]	@ (800c18c <__ieee754_pow+0x28c>)
 800bffe:	4592      	cmp	sl, r2
 800c000:	d1ec      	bne.n	800bfdc <__ieee754_pow+0xdc>
 800c002:	f108 4240 	add.w	r2, r8, #3221225472	@ 0xc0000000
 800c006:	f502 1280 	add.w	r2, r2, #1048576	@ 0x100000
 800c00a:	431a      	orrs	r2, r3
 800c00c:	f000 8479 	beq.w	800c902 <__ieee754_pow+0xa02>
 800c010:	4b61      	ldr	r3, [pc, #388]	@ (800c198 <__ieee754_pow+0x298>)
 800c012:	4598      	cmp	r8, r3
 800c014:	d908      	bls.n	800c028 <__ieee754_pow+0x128>
 800c016:	f1b9 0f00 	cmp.w	r9, #0
 800c01a:	f2c0 8476 	blt.w	800c90a <__ieee754_pow+0xa0a>
 800c01e:	e9dd 0100 	ldrd	r0, r1, [sp]
 800c022:	e78a      	b.n	800bf3a <__ieee754_pow+0x3a>
 800c024:	2402      	movs	r4, #2
 800c026:	e7e8      	b.n	800bffa <__ieee754_pow+0xfa>
 800c028:	f1b9 0f00 	cmp.w	r9, #0
 800c02c:	f04f 0000 	mov.w	r0, #0
 800c030:	f04f 0100 	mov.w	r1, #0
 800c034:	da81      	bge.n	800bf3a <__ieee754_pow+0x3a>
 800c036:	e9dd 0300 	ldrd	r0, r3, [sp]
 800c03a:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 800c03e:	e77c      	b.n	800bf3a <__ieee754_pow+0x3a>
 800c040:	f1b9 4f80 	cmp.w	r9, #1073741824	@ 0x40000000
 800c044:	d106      	bne.n	800c054 <__ieee754_pow+0x154>
 800c046:	4632      	mov	r2, r6
 800c048:	463b      	mov	r3, r7
 800c04a:	4630      	mov	r0, r6
 800c04c:	4639      	mov	r1, r7
 800c04e:	f7f4 fadb 	bl	8000608 <__aeabi_dmul>
 800c052:	e772      	b.n	800bf3a <__ieee754_pow+0x3a>
 800c054:	4a51      	ldr	r2, [pc, #324]	@ (800c19c <__ieee754_pow+0x29c>)
 800c056:	4591      	cmp	r9, r2
 800c058:	d109      	bne.n	800c06e <__ieee754_pow+0x16e>
 800c05a:	2d00      	cmp	r5, #0
 800c05c:	db07      	blt.n	800c06e <__ieee754_pow+0x16e>
 800c05e:	ec47 6b10 	vmov	d0, r6, r7
 800c062:	b011      	add	sp, #68	@ 0x44
 800c064:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c068:	f7ff b88a 	b.w	800b180 <__ieee754_sqrt>
 800c06c:	2400      	movs	r4, #0
 800c06e:	ec47 6b10 	vmov	d0, r6, r7
 800c072:	9302      	str	r3, [sp, #8]
 800c074:	f7ff f814 	bl	800b0a0 <fabs>
 800c078:	9b02      	ldr	r3, [sp, #8]
 800c07a:	ec51 0b10 	vmov	r0, r1, d0
 800c07e:	bb53      	cbnz	r3, 800c0d6 <__ieee754_pow+0x1d6>
 800c080:	4b44      	ldr	r3, [pc, #272]	@ (800c194 <__ieee754_pow+0x294>)
 800c082:	f025 4240 	bic.w	r2, r5, #3221225472	@ 0xc0000000
 800c086:	429a      	cmp	r2, r3
 800c088:	d002      	beq.n	800c090 <__ieee754_pow+0x190>
 800c08a:	f1b8 0f00 	cmp.w	r8, #0
 800c08e:	d122      	bne.n	800c0d6 <__ieee754_pow+0x1d6>
 800c090:	f1b9 0f00 	cmp.w	r9, #0
 800c094:	da05      	bge.n	800c0a2 <__ieee754_pow+0x1a2>
 800c096:	4602      	mov	r2, r0
 800c098:	460b      	mov	r3, r1
 800c09a:	2000      	movs	r0, #0
 800c09c:	493d      	ldr	r1, [pc, #244]	@ (800c194 <__ieee754_pow+0x294>)
 800c09e:	f7f4 fbdd 	bl	800085c <__aeabi_ddiv>
 800c0a2:	2d00      	cmp	r5, #0
 800c0a4:	f6bf af49 	bge.w	800bf3a <__ieee754_pow+0x3a>
 800c0a8:	f108 4840 	add.w	r8, r8, #3221225472	@ 0xc0000000
 800c0ac:	f508 1880 	add.w	r8, r8, #1048576	@ 0x100000
 800c0b0:	ea58 0804 	orrs.w	r8, r8, r4
 800c0b4:	d108      	bne.n	800c0c8 <__ieee754_pow+0x1c8>
 800c0b6:	4602      	mov	r2, r0
 800c0b8:	460b      	mov	r3, r1
 800c0ba:	4610      	mov	r0, r2
 800c0bc:	4619      	mov	r1, r3
 800c0be:	f7f4 f8eb 	bl	8000298 <__aeabi_dsub>
 800c0c2:	4602      	mov	r2, r0
 800c0c4:	460b      	mov	r3, r1
 800c0c6:	e794      	b.n	800bff2 <__ieee754_pow+0xf2>
 800c0c8:	2c01      	cmp	r4, #1
 800c0ca:	f47f af36 	bne.w	800bf3a <__ieee754_pow+0x3a>
 800c0ce:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800c0d2:	4619      	mov	r1, r3
 800c0d4:	e731      	b.n	800bf3a <__ieee754_pow+0x3a>
 800c0d6:	0feb      	lsrs	r3, r5, #31
 800c0d8:	3b01      	subs	r3, #1
 800c0da:	ea53 0204 	orrs.w	r2, r3, r4
 800c0de:	d102      	bne.n	800c0e6 <__ieee754_pow+0x1e6>
 800c0e0:	4632      	mov	r2, r6
 800c0e2:	463b      	mov	r3, r7
 800c0e4:	e7e9      	b.n	800c0ba <__ieee754_pow+0x1ba>
 800c0e6:	3c01      	subs	r4, #1
 800c0e8:	431c      	orrs	r4, r3
 800c0ea:	d016      	beq.n	800c11a <__ieee754_pow+0x21a>
 800c0ec:	ed9f 7b22 	vldr	d7, [pc, #136]	@ 800c178 <__ieee754_pow+0x278>
 800c0f0:	f1ba 4f84 	cmp.w	sl, #1107296256	@ 0x42000000
 800c0f4:	ed8d 7b02 	vstr	d7, [sp, #8]
 800c0f8:	f240 8112 	bls.w	800c320 <__ieee754_pow+0x420>
 800c0fc:	4b28      	ldr	r3, [pc, #160]	@ (800c1a0 <__ieee754_pow+0x2a0>)
 800c0fe:	459a      	cmp	sl, r3
 800c100:	4b25      	ldr	r3, [pc, #148]	@ (800c198 <__ieee754_pow+0x298>)
 800c102:	d916      	bls.n	800c132 <__ieee754_pow+0x232>
 800c104:	4598      	cmp	r8, r3
 800c106:	d80b      	bhi.n	800c120 <__ieee754_pow+0x220>
 800c108:	f1b9 0f00 	cmp.w	r9, #0
 800c10c:	da0b      	bge.n	800c126 <__ieee754_pow+0x226>
 800c10e:	2000      	movs	r0, #0
 800c110:	b011      	add	sp, #68	@ 0x44
 800c112:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c116:	f000 bee7 	b.w	800cee8 <__math_oflow>
 800c11a:	ed9f 7b19 	vldr	d7, [pc, #100]	@ 800c180 <__ieee754_pow+0x280>
 800c11e:	e7e7      	b.n	800c0f0 <__ieee754_pow+0x1f0>
 800c120:	f1b9 0f00 	cmp.w	r9, #0
 800c124:	dcf3      	bgt.n	800c10e <__ieee754_pow+0x20e>
 800c126:	2000      	movs	r0, #0
 800c128:	b011      	add	sp, #68	@ 0x44
 800c12a:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c12e:	f000 bed3 	b.w	800ced8 <__math_uflow>
 800c132:	4598      	cmp	r8, r3
 800c134:	d20c      	bcs.n	800c150 <__ieee754_pow+0x250>
 800c136:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c13a:	2200      	movs	r2, #0
 800c13c:	2300      	movs	r3, #0
 800c13e:	f7f4 fcd5 	bl	8000aec <__aeabi_dcmplt>
 800c142:	3800      	subs	r0, #0
 800c144:	bf18      	it	ne
 800c146:	2001      	movne	r0, #1
 800c148:	f1b9 0f00 	cmp.w	r9, #0
 800c14c:	daec      	bge.n	800c128 <__ieee754_pow+0x228>
 800c14e:	e7df      	b.n	800c110 <__ieee754_pow+0x210>
 800c150:	4b10      	ldr	r3, [pc, #64]	@ (800c194 <__ieee754_pow+0x294>)
 800c152:	4598      	cmp	r8, r3
 800c154:	f04f 0200 	mov.w	r2, #0
 800c158:	d924      	bls.n	800c1a4 <__ieee754_pow+0x2a4>
 800c15a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c15e:	2300      	movs	r3, #0
 800c160:	f7f4 fcc4 	bl	8000aec <__aeabi_dcmplt>
 800c164:	3800      	subs	r0, #0
 800c166:	bf18      	it	ne
 800c168:	2001      	movne	r0, #1
 800c16a:	f1b9 0f00 	cmp.w	r9, #0
 800c16e:	dccf      	bgt.n	800c110 <__ieee754_pow+0x210>
 800c170:	e7da      	b.n	800c128 <__ieee754_pow+0x228>
 800c172:	bf00      	nop
 800c174:	f3af 8000 	nop.w
 800c178:	00000000 	.word	0x00000000
 800c17c:	3ff00000 	.word	0x3ff00000
 800c180:	00000000 	.word	0x00000000
 800c184:	bff00000 	.word	0xbff00000
 800c188:	fff00000 	.word	0xfff00000
 800c18c:	7ff00000 	.word	0x7ff00000
 800c190:	433fffff 	.word	0x433fffff
 800c194:	3ff00000 	.word	0x3ff00000
 800c198:	3fefffff 	.word	0x3fefffff
 800c19c:	3fe00000 	.word	0x3fe00000
 800c1a0:	43f00000 	.word	0x43f00000
 800c1a4:	4b5a      	ldr	r3, [pc, #360]	@ (800c310 <__ieee754_pow+0x410>)
 800c1a6:	f7f4 f877 	bl	8000298 <__aeabi_dsub>
 800c1aa:	a351      	add	r3, pc, #324	@ (adr r3, 800c2f0 <__ieee754_pow+0x3f0>)
 800c1ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c1b0:	4604      	mov	r4, r0
 800c1b2:	460d      	mov	r5, r1
 800c1b4:	f7f4 fa28 	bl	8000608 <__aeabi_dmul>
 800c1b8:	a34f      	add	r3, pc, #316	@ (adr r3, 800c2f8 <__ieee754_pow+0x3f8>)
 800c1ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c1be:	4606      	mov	r6, r0
 800c1c0:	460f      	mov	r7, r1
 800c1c2:	4620      	mov	r0, r4
 800c1c4:	4629      	mov	r1, r5
 800c1c6:	f7f4 fa1f 	bl	8000608 <__aeabi_dmul>
 800c1ca:	4b52      	ldr	r3, [pc, #328]	@ (800c314 <__ieee754_pow+0x414>)
 800c1cc:	4682      	mov	sl, r0
 800c1ce:	468b      	mov	fp, r1
 800c1d0:	2200      	movs	r2, #0
 800c1d2:	4620      	mov	r0, r4
 800c1d4:	4629      	mov	r1, r5
 800c1d6:	f7f4 fa17 	bl	8000608 <__aeabi_dmul>
 800c1da:	4602      	mov	r2, r0
 800c1dc:	460b      	mov	r3, r1
 800c1de:	a148      	add	r1, pc, #288	@ (adr r1, 800c300 <__ieee754_pow+0x400>)
 800c1e0:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c1e4:	f7f4 f858 	bl	8000298 <__aeabi_dsub>
 800c1e8:	4622      	mov	r2, r4
 800c1ea:	462b      	mov	r3, r5
 800c1ec:	f7f4 fa0c 	bl	8000608 <__aeabi_dmul>
 800c1f0:	4602      	mov	r2, r0
 800c1f2:	460b      	mov	r3, r1
 800c1f4:	2000      	movs	r0, #0
 800c1f6:	4948      	ldr	r1, [pc, #288]	@ (800c318 <__ieee754_pow+0x418>)
 800c1f8:	f7f4 f84e 	bl	8000298 <__aeabi_dsub>
 800c1fc:	4622      	mov	r2, r4
 800c1fe:	4680      	mov	r8, r0
 800c200:	4689      	mov	r9, r1
 800c202:	462b      	mov	r3, r5
 800c204:	4620      	mov	r0, r4
 800c206:	4629      	mov	r1, r5
 800c208:	f7f4 f9fe 	bl	8000608 <__aeabi_dmul>
 800c20c:	4602      	mov	r2, r0
 800c20e:	460b      	mov	r3, r1
 800c210:	4640      	mov	r0, r8
 800c212:	4649      	mov	r1, r9
 800c214:	f7f4 f9f8 	bl	8000608 <__aeabi_dmul>
 800c218:	a33b      	add	r3, pc, #236	@ (adr r3, 800c308 <__ieee754_pow+0x408>)
 800c21a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c21e:	f7f4 f9f3 	bl	8000608 <__aeabi_dmul>
 800c222:	4602      	mov	r2, r0
 800c224:	460b      	mov	r3, r1
 800c226:	4650      	mov	r0, sl
 800c228:	4659      	mov	r1, fp
 800c22a:	f7f4 f835 	bl	8000298 <__aeabi_dsub>
 800c22e:	4602      	mov	r2, r0
 800c230:	460b      	mov	r3, r1
 800c232:	4680      	mov	r8, r0
 800c234:	4689      	mov	r9, r1
 800c236:	4630      	mov	r0, r6
 800c238:	4639      	mov	r1, r7
 800c23a:	f7f4 f82f 	bl	800029c <__adddf3>
 800c23e:	2400      	movs	r4, #0
 800c240:	4632      	mov	r2, r6
 800c242:	463b      	mov	r3, r7
 800c244:	4620      	mov	r0, r4
 800c246:	460d      	mov	r5, r1
 800c248:	f7f4 f826 	bl	8000298 <__aeabi_dsub>
 800c24c:	4602      	mov	r2, r0
 800c24e:	460b      	mov	r3, r1
 800c250:	4640      	mov	r0, r8
 800c252:	4649      	mov	r1, r9
 800c254:	f7f4 f820 	bl	8000298 <__aeabi_dsub>
 800c258:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c25c:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800c260:	2300      	movs	r3, #0
 800c262:	9304      	str	r3, [sp, #16]
 800c264:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
 800c268:	4606      	mov	r6, r0
 800c26a:	460f      	mov	r7, r1
 800c26c:	4652      	mov	r2, sl
 800c26e:	465b      	mov	r3, fp
 800c270:	e9dd 0100 	ldrd	r0, r1, [sp]
 800c274:	f7f4 f810 	bl	8000298 <__aeabi_dsub>
 800c278:	4622      	mov	r2, r4
 800c27a:	462b      	mov	r3, r5
 800c27c:	f7f4 f9c4 	bl	8000608 <__aeabi_dmul>
 800c280:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c284:	4680      	mov	r8, r0
 800c286:	4689      	mov	r9, r1
 800c288:	4630      	mov	r0, r6
 800c28a:	4639      	mov	r1, r7
 800c28c:	f7f4 f9bc 	bl	8000608 <__aeabi_dmul>
 800c290:	4602      	mov	r2, r0
 800c292:	460b      	mov	r3, r1
 800c294:	4640      	mov	r0, r8
 800c296:	4649      	mov	r1, r9
 800c298:	f7f4 f800 	bl	800029c <__adddf3>
 800c29c:	4652      	mov	r2, sl
 800c29e:	465b      	mov	r3, fp
 800c2a0:	4606      	mov	r6, r0
 800c2a2:	460f      	mov	r7, r1
 800c2a4:	4620      	mov	r0, r4
 800c2a6:	4629      	mov	r1, r5
 800c2a8:	f7f4 f9ae 	bl	8000608 <__aeabi_dmul>
 800c2ac:	460b      	mov	r3, r1
 800c2ae:	4602      	mov	r2, r0
 800c2b0:	4680      	mov	r8, r0
 800c2b2:	4689      	mov	r9, r1
 800c2b4:	4630      	mov	r0, r6
 800c2b6:	4639      	mov	r1, r7
 800c2b8:	f7f3 fff0 	bl	800029c <__adddf3>
 800c2bc:	4b17      	ldr	r3, [pc, #92]	@ (800c31c <__ieee754_pow+0x41c>)
 800c2be:	4299      	cmp	r1, r3
 800c2c0:	4604      	mov	r4, r0
 800c2c2:	460d      	mov	r5, r1
 800c2c4:	468a      	mov	sl, r1
 800c2c6:	468b      	mov	fp, r1
 800c2c8:	f340 82ef 	ble.w	800c8aa <__ieee754_pow+0x9aa>
 800c2cc:	f101 433f 	add.w	r3, r1, #3204448256	@ 0xbf000000
 800c2d0:	f503 03e0 	add.w	r3, r3, #7340032	@ 0x700000
 800c2d4:	4303      	orrs	r3, r0
 800c2d6:	f000 81e8 	beq.w	800c6aa <__ieee754_pow+0x7aa>
 800c2da:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c2de:	2200      	movs	r2, #0
 800c2e0:	2300      	movs	r3, #0
 800c2e2:	f7f4 fc03 	bl	8000aec <__aeabi_dcmplt>
 800c2e6:	3800      	subs	r0, #0
 800c2e8:	bf18      	it	ne
 800c2ea:	2001      	movne	r0, #1
 800c2ec:	e710      	b.n	800c110 <__ieee754_pow+0x210>
 800c2ee:	bf00      	nop
 800c2f0:	60000000 	.word	0x60000000
 800c2f4:	3ff71547 	.word	0x3ff71547
 800c2f8:	f85ddf44 	.word	0xf85ddf44
 800c2fc:	3e54ae0b 	.word	0x3e54ae0b
 800c300:	55555555 	.word	0x55555555
 800c304:	3fd55555 	.word	0x3fd55555
 800c308:	652b82fe 	.word	0x652b82fe
 800c30c:	3ff71547 	.word	0x3ff71547
 800c310:	3ff00000 	.word	0x3ff00000
 800c314:	3fd00000 	.word	0x3fd00000
 800c318:	3fe00000 	.word	0x3fe00000
 800c31c:	408fffff 	.word	0x408fffff
 800c320:	4bd5      	ldr	r3, [pc, #852]	@ (800c678 <__ieee754_pow+0x778>)
 800c322:	402b      	ands	r3, r5
 800c324:	2200      	movs	r2, #0
 800c326:	b92b      	cbnz	r3, 800c334 <__ieee754_pow+0x434>
 800c328:	4bd4      	ldr	r3, [pc, #848]	@ (800c67c <__ieee754_pow+0x77c>)
 800c32a:	f7f4 f96d 	bl	8000608 <__aeabi_dmul>
 800c32e:	f06f 0234 	mvn.w	r2, #52	@ 0x34
 800c332:	468b      	mov	fp, r1
 800c334:	ea4f 532b 	mov.w	r3, fp, asr #20
 800c338:	f2a3 33ff 	subw	r3, r3, #1023	@ 0x3ff
 800c33c:	4413      	add	r3, r2
 800c33e:	930a      	str	r3, [sp, #40]	@ 0x28
 800c340:	4bcf      	ldr	r3, [pc, #828]	@ (800c680 <__ieee754_pow+0x780>)
 800c342:	f3cb 0b13 	ubfx	fp, fp, #0, #20
 800c346:	f04b 557f 	orr.w	r5, fp, #1069547520	@ 0x3fc00000
 800c34a:	459b      	cmp	fp, r3
 800c34c:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800c350:	dd08      	ble.n	800c364 <__ieee754_pow+0x464>
 800c352:	4bcc      	ldr	r3, [pc, #816]	@ (800c684 <__ieee754_pow+0x784>)
 800c354:	459b      	cmp	fp, r3
 800c356:	f340 81a5 	ble.w	800c6a4 <__ieee754_pow+0x7a4>
 800c35a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c35c:	3301      	adds	r3, #1
 800c35e:	930a      	str	r3, [sp, #40]	@ 0x28
 800c360:	f5a5 1580 	sub.w	r5, r5, #1048576	@ 0x100000
 800c364:	f04f 0a00 	mov.w	sl, #0
 800c368:	ea4f 03ca 	mov.w	r3, sl, lsl #3
 800c36c:	930b      	str	r3, [sp, #44]	@ 0x2c
 800c36e:	4bc6      	ldr	r3, [pc, #792]	@ (800c688 <__ieee754_pow+0x788>)
 800c370:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800c374:	ed93 7b00 	vldr	d7, [r3]
 800c378:	4629      	mov	r1, r5
 800c37a:	ec53 2b17 	vmov	r2, r3, d7
 800c37e:	ed8d 7b06 	vstr	d7, [sp, #24]
 800c382:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800c386:	f7f3 ff87 	bl	8000298 <__aeabi_dsub>
 800c38a:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800c38e:	4606      	mov	r6, r0
 800c390:	460f      	mov	r7, r1
 800c392:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800c396:	f7f3 ff81 	bl	800029c <__adddf3>
 800c39a:	4602      	mov	r2, r0
 800c39c:	460b      	mov	r3, r1
 800c39e:	2000      	movs	r0, #0
 800c3a0:	49ba      	ldr	r1, [pc, #744]	@ (800c68c <__ieee754_pow+0x78c>)
 800c3a2:	f7f4 fa5b 	bl	800085c <__aeabi_ddiv>
 800c3a6:	e9cd 010c 	strd	r0, r1, [sp, #48]	@ 0x30
 800c3aa:	4602      	mov	r2, r0
 800c3ac:	460b      	mov	r3, r1
 800c3ae:	4630      	mov	r0, r6
 800c3b0:	4639      	mov	r1, r7
 800c3b2:	f7f4 f929 	bl	8000608 <__aeabi_dmul>
 800c3b6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c3ba:	e9dd bc04 	ldrd	fp, ip, [sp, #16]
 800c3be:	106d      	asrs	r5, r5, #1
 800c3c0:	f045 5500 	orr.w	r5, r5, #536870912	@ 0x20000000
 800c3c4:	f04f 0b00 	mov.w	fp, #0
 800c3c8:	f505 2500 	add.w	r5, r5, #524288	@ 0x80000
 800c3cc:	4661      	mov	r1, ip
 800c3ce:	2200      	movs	r2, #0
 800c3d0:	eb05 438a 	add.w	r3, r5, sl, lsl #18
 800c3d4:	4658      	mov	r0, fp
 800c3d6:	46e1      	mov	r9, ip
 800c3d8:	e9cd bc0e 	strd	fp, ip, [sp, #56]	@ 0x38
 800c3dc:	4614      	mov	r4, r2
 800c3de:	461d      	mov	r5, r3
 800c3e0:	f7f4 f912 	bl	8000608 <__aeabi_dmul>
 800c3e4:	4602      	mov	r2, r0
 800c3e6:	460b      	mov	r3, r1
 800c3e8:	4630      	mov	r0, r6
 800c3ea:	4639      	mov	r1, r7
 800c3ec:	f7f3 ff54 	bl	8000298 <__aeabi_dsub>
 800c3f0:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800c3f4:	4606      	mov	r6, r0
 800c3f6:	460f      	mov	r7, r1
 800c3f8:	4620      	mov	r0, r4
 800c3fa:	4629      	mov	r1, r5
 800c3fc:	f7f3 ff4c 	bl	8000298 <__aeabi_dsub>
 800c400:	4602      	mov	r2, r0
 800c402:	460b      	mov	r3, r1
 800c404:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800c408:	f7f3 ff46 	bl	8000298 <__aeabi_dsub>
 800c40c:	465a      	mov	r2, fp
 800c40e:	464b      	mov	r3, r9
 800c410:	f7f4 f8fa 	bl	8000608 <__aeabi_dmul>
 800c414:	4602      	mov	r2, r0
 800c416:	460b      	mov	r3, r1
 800c418:	4630      	mov	r0, r6
 800c41a:	4639      	mov	r1, r7
 800c41c:	f7f3 ff3c 	bl	8000298 <__aeabi_dsub>
 800c420:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800c424:	f7f4 f8f0 	bl	8000608 <__aeabi_dmul>
 800c428:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c42c:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800c430:	4610      	mov	r0, r2
 800c432:	4619      	mov	r1, r3
 800c434:	f7f4 f8e8 	bl	8000608 <__aeabi_dmul>
 800c438:	a37d      	add	r3, pc, #500	@ (adr r3, 800c630 <__ieee754_pow+0x730>)
 800c43a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c43e:	4604      	mov	r4, r0
 800c440:	460d      	mov	r5, r1
 800c442:	f7f4 f8e1 	bl	8000608 <__aeabi_dmul>
 800c446:	a37c      	add	r3, pc, #496	@ (adr r3, 800c638 <__ieee754_pow+0x738>)
 800c448:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c44c:	f7f3 ff26 	bl	800029c <__adddf3>
 800c450:	4622      	mov	r2, r4
 800c452:	462b      	mov	r3, r5
 800c454:	f7f4 f8d8 	bl	8000608 <__aeabi_dmul>
 800c458:	a379      	add	r3, pc, #484	@ (adr r3, 800c640 <__ieee754_pow+0x740>)
 800c45a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c45e:	f7f3 ff1d 	bl	800029c <__adddf3>
 800c462:	4622      	mov	r2, r4
 800c464:	462b      	mov	r3, r5
 800c466:	f7f4 f8cf 	bl	8000608 <__aeabi_dmul>
 800c46a:	a377      	add	r3, pc, #476	@ (adr r3, 800c648 <__ieee754_pow+0x748>)
 800c46c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c470:	f7f3 ff14 	bl	800029c <__adddf3>
 800c474:	4622      	mov	r2, r4
 800c476:	462b      	mov	r3, r5
 800c478:	f7f4 f8c6 	bl	8000608 <__aeabi_dmul>
 800c47c:	a374      	add	r3, pc, #464	@ (adr r3, 800c650 <__ieee754_pow+0x750>)
 800c47e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c482:	f7f3 ff0b 	bl	800029c <__adddf3>
 800c486:	4622      	mov	r2, r4
 800c488:	462b      	mov	r3, r5
 800c48a:	f7f4 f8bd 	bl	8000608 <__aeabi_dmul>
 800c48e:	a372      	add	r3, pc, #456	@ (adr r3, 800c658 <__ieee754_pow+0x758>)
 800c490:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c494:	f7f3 ff02 	bl	800029c <__adddf3>
 800c498:	4622      	mov	r2, r4
 800c49a:	4606      	mov	r6, r0
 800c49c:	460f      	mov	r7, r1
 800c49e:	462b      	mov	r3, r5
 800c4a0:	4620      	mov	r0, r4
 800c4a2:	4629      	mov	r1, r5
 800c4a4:	f7f4 f8b0 	bl	8000608 <__aeabi_dmul>
 800c4a8:	4602      	mov	r2, r0
 800c4aa:	460b      	mov	r3, r1
 800c4ac:	4630      	mov	r0, r6
 800c4ae:	4639      	mov	r1, r7
 800c4b0:	f7f4 f8aa 	bl	8000608 <__aeabi_dmul>
 800c4b4:	465a      	mov	r2, fp
 800c4b6:	4604      	mov	r4, r0
 800c4b8:	460d      	mov	r5, r1
 800c4ba:	464b      	mov	r3, r9
 800c4bc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c4c0:	f7f3 feec 	bl	800029c <__adddf3>
 800c4c4:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800c4c8:	f7f4 f89e 	bl	8000608 <__aeabi_dmul>
 800c4cc:	4622      	mov	r2, r4
 800c4ce:	462b      	mov	r3, r5
 800c4d0:	f7f3 fee4 	bl	800029c <__adddf3>
 800c4d4:	465a      	mov	r2, fp
 800c4d6:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800c4da:	464b      	mov	r3, r9
 800c4dc:	4658      	mov	r0, fp
 800c4de:	4649      	mov	r1, r9
 800c4e0:	f7f4 f892 	bl	8000608 <__aeabi_dmul>
 800c4e4:	4b6a      	ldr	r3, [pc, #424]	@ (800c690 <__ieee754_pow+0x790>)
 800c4e6:	2200      	movs	r2, #0
 800c4e8:	4606      	mov	r6, r0
 800c4ea:	460f      	mov	r7, r1
 800c4ec:	f7f3 fed6 	bl	800029c <__adddf3>
 800c4f0:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800c4f4:	f7f3 fed2 	bl	800029c <__adddf3>
 800c4f8:	46d8      	mov	r8, fp
 800c4fa:	e9dd bc0e 	ldrd	fp, ip, [sp, #56]	@ 0x38
 800c4fe:	460d      	mov	r5, r1
 800c500:	465a      	mov	r2, fp
 800c502:	460b      	mov	r3, r1
 800c504:	4640      	mov	r0, r8
 800c506:	4649      	mov	r1, r9
 800c508:	e9cd bc0c 	strd	fp, ip, [sp, #48]	@ 0x30
 800c50c:	f7f4 f87c 	bl	8000608 <__aeabi_dmul>
 800c510:	465c      	mov	r4, fp
 800c512:	4680      	mov	r8, r0
 800c514:	4689      	mov	r9, r1
 800c516:	4b5e      	ldr	r3, [pc, #376]	@ (800c690 <__ieee754_pow+0x790>)
 800c518:	2200      	movs	r2, #0
 800c51a:	4620      	mov	r0, r4
 800c51c:	4629      	mov	r1, r5
 800c51e:	f7f3 febb 	bl	8000298 <__aeabi_dsub>
 800c522:	4632      	mov	r2, r6
 800c524:	463b      	mov	r3, r7
 800c526:	f7f3 feb7 	bl	8000298 <__aeabi_dsub>
 800c52a:	4602      	mov	r2, r0
 800c52c:	460b      	mov	r3, r1
 800c52e:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800c532:	f7f3 feb1 	bl	8000298 <__aeabi_dsub>
 800c536:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c53a:	f7f4 f865 	bl	8000608 <__aeabi_dmul>
 800c53e:	4622      	mov	r2, r4
 800c540:	4606      	mov	r6, r0
 800c542:	460f      	mov	r7, r1
 800c544:	462b      	mov	r3, r5
 800c546:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800c54a:	f7f4 f85d 	bl	8000608 <__aeabi_dmul>
 800c54e:	4602      	mov	r2, r0
 800c550:	460b      	mov	r3, r1
 800c552:	4630      	mov	r0, r6
 800c554:	4639      	mov	r1, r7
 800c556:	f7f3 fea1 	bl	800029c <__adddf3>
 800c55a:	4606      	mov	r6, r0
 800c55c:	460f      	mov	r7, r1
 800c55e:	4602      	mov	r2, r0
 800c560:	460b      	mov	r3, r1
 800c562:	4640      	mov	r0, r8
 800c564:	4649      	mov	r1, r9
 800c566:	f7f3 fe99 	bl	800029c <__adddf3>
 800c56a:	e9dd bc0c 	ldrd	fp, ip, [sp, #48]	@ 0x30
 800c56e:	a33c      	add	r3, pc, #240	@ (adr r3, 800c660 <__ieee754_pow+0x760>)
 800c570:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c574:	4658      	mov	r0, fp
 800c576:	e9cd bc08 	strd	fp, ip, [sp, #32]
 800c57a:	460d      	mov	r5, r1
 800c57c:	f7f4 f844 	bl	8000608 <__aeabi_dmul>
 800c580:	465c      	mov	r4, fp
 800c582:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c586:	4642      	mov	r2, r8
 800c588:	464b      	mov	r3, r9
 800c58a:	4620      	mov	r0, r4
 800c58c:	4629      	mov	r1, r5
 800c58e:	f7f3 fe83 	bl	8000298 <__aeabi_dsub>
 800c592:	4602      	mov	r2, r0
 800c594:	460b      	mov	r3, r1
 800c596:	4630      	mov	r0, r6
 800c598:	4639      	mov	r1, r7
 800c59a:	f7f3 fe7d 	bl	8000298 <__aeabi_dsub>
 800c59e:	a332      	add	r3, pc, #200	@ (adr r3, 800c668 <__ieee754_pow+0x768>)
 800c5a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c5a4:	f7f4 f830 	bl	8000608 <__aeabi_dmul>
 800c5a8:	a331      	add	r3, pc, #196	@ (adr r3, 800c670 <__ieee754_pow+0x770>)
 800c5aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c5ae:	4606      	mov	r6, r0
 800c5b0:	460f      	mov	r7, r1
 800c5b2:	4620      	mov	r0, r4
 800c5b4:	4629      	mov	r1, r5
 800c5b6:	f7f4 f827 	bl	8000608 <__aeabi_dmul>
 800c5ba:	4602      	mov	r2, r0
 800c5bc:	460b      	mov	r3, r1
 800c5be:	4630      	mov	r0, r6
 800c5c0:	4639      	mov	r1, r7
 800c5c2:	f7f3 fe6b 	bl	800029c <__adddf3>
 800c5c6:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800c5c8:	4b32      	ldr	r3, [pc, #200]	@ (800c694 <__ieee754_pow+0x794>)
 800c5ca:	4413      	add	r3, r2
 800c5cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c5d0:	f7f3 fe64 	bl	800029c <__adddf3>
 800c5d4:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800c5d8:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800c5da:	f7f3 ffab 	bl	8000534 <__aeabi_i2d>
 800c5de:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800c5e0:	4b2d      	ldr	r3, [pc, #180]	@ (800c698 <__ieee754_pow+0x798>)
 800c5e2:	4413      	add	r3, r2
 800c5e4:	e9d3 8900 	ldrd	r8, r9, [r3]
 800c5e8:	4606      	mov	r6, r0
 800c5ea:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800c5ee:	460f      	mov	r7, r1
 800c5f0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c5f4:	f7f3 fe52 	bl	800029c <__adddf3>
 800c5f8:	4642      	mov	r2, r8
 800c5fa:	464b      	mov	r3, r9
 800c5fc:	f7f3 fe4e 	bl	800029c <__adddf3>
 800c600:	4632      	mov	r2, r6
 800c602:	463b      	mov	r3, r7
 800c604:	f7f3 fe4a 	bl	800029c <__adddf3>
 800c608:	e9dd bc08 	ldrd	fp, ip, [sp, #32]
 800c60c:	4632      	mov	r2, r6
 800c60e:	463b      	mov	r3, r7
 800c610:	4658      	mov	r0, fp
 800c612:	460d      	mov	r5, r1
 800c614:	f7f3 fe40 	bl	8000298 <__aeabi_dsub>
 800c618:	4642      	mov	r2, r8
 800c61a:	464b      	mov	r3, r9
 800c61c:	f7f3 fe3c 	bl	8000298 <__aeabi_dsub>
 800c620:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c624:	f7f3 fe38 	bl	8000298 <__aeabi_dsub>
 800c628:	465c      	mov	r4, fp
 800c62a:	4602      	mov	r2, r0
 800c62c:	e036      	b.n	800c69c <__ieee754_pow+0x79c>
 800c62e:	bf00      	nop
 800c630:	4a454eef 	.word	0x4a454eef
 800c634:	3fca7e28 	.word	0x3fca7e28
 800c638:	93c9db65 	.word	0x93c9db65
 800c63c:	3fcd864a 	.word	0x3fcd864a
 800c640:	a91d4101 	.word	0xa91d4101
 800c644:	3fd17460 	.word	0x3fd17460
 800c648:	518f264d 	.word	0x518f264d
 800c64c:	3fd55555 	.word	0x3fd55555
 800c650:	db6fabff 	.word	0xdb6fabff
 800c654:	3fdb6db6 	.word	0x3fdb6db6
 800c658:	33333303 	.word	0x33333303
 800c65c:	3fe33333 	.word	0x3fe33333
 800c660:	e0000000 	.word	0xe0000000
 800c664:	3feec709 	.word	0x3feec709
 800c668:	dc3a03fd 	.word	0xdc3a03fd
 800c66c:	3feec709 	.word	0x3feec709
 800c670:	145b01f5 	.word	0x145b01f5
 800c674:	be3e2fe0 	.word	0xbe3e2fe0
 800c678:	7ff00000 	.word	0x7ff00000
 800c67c:	43400000 	.word	0x43400000
 800c680:	0003988e 	.word	0x0003988e
 800c684:	000bb679 	.word	0x000bb679
 800c688:	0800d9f8 	.word	0x0800d9f8
 800c68c:	3ff00000 	.word	0x3ff00000
 800c690:	40080000 	.word	0x40080000
 800c694:	0800d9d8 	.word	0x0800d9d8
 800c698:	0800d9e8 	.word	0x0800d9e8
 800c69c:	460b      	mov	r3, r1
 800c69e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800c6a2:	e5d7      	b.n	800c254 <__ieee754_pow+0x354>
 800c6a4:	f04f 0a01 	mov.w	sl, #1
 800c6a8:	e65e      	b.n	800c368 <__ieee754_pow+0x468>
 800c6aa:	a3b4      	add	r3, pc, #720	@ (adr r3, 800c97c <__ieee754_pow+0xa7c>)
 800c6ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c6b0:	4630      	mov	r0, r6
 800c6b2:	4639      	mov	r1, r7
 800c6b4:	f7f3 fdf2 	bl	800029c <__adddf3>
 800c6b8:	4642      	mov	r2, r8
 800c6ba:	e9cd 0100 	strd	r0, r1, [sp]
 800c6be:	464b      	mov	r3, r9
 800c6c0:	4620      	mov	r0, r4
 800c6c2:	4629      	mov	r1, r5
 800c6c4:	f7f3 fde8 	bl	8000298 <__aeabi_dsub>
 800c6c8:	4602      	mov	r2, r0
 800c6ca:	460b      	mov	r3, r1
 800c6cc:	e9dd 0100 	ldrd	r0, r1, [sp]
 800c6d0:	f7f4 fa2a 	bl	8000b28 <__aeabi_dcmpgt>
 800c6d4:	2800      	cmp	r0, #0
 800c6d6:	f47f ae00 	bne.w	800c2da <__ieee754_pow+0x3da>
 800c6da:	ea4f 5a2a 	mov.w	sl, sl, asr #20
 800c6de:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 800c6e2:	f2aa 3afe 	subw	sl, sl, #1022	@ 0x3fe
 800c6e6:	fa43 fa0a 	asr.w	sl, r3, sl
 800c6ea:	44da      	add	sl, fp
 800c6ec:	f3ca 510a 	ubfx	r1, sl, #20, #11
 800c6f0:	489d      	ldr	r0, [pc, #628]	@ (800c968 <__ieee754_pow+0xa68>)
 800c6f2:	f2a1 31ff 	subw	r1, r1, #1023	@ 0x3ff
 800c6f6:	4108      	asrs	r0, r1
 800c6f8:	ea00 030a 	and.w	r3, r0, sl
 800c6fc:	f3ca 0a13 	ubfx	sl, sl, #0, #20
 800c700:	f1c1 0114 	rsb	r1, r1, #20
 800c704:	f44a 1a80 	orr.w	sl, sl, #1048576	@ 0x100000
 800c708:	fa4a fa01 	asr.w	sl, sl, r1
 800c70c:	f1bb 0f00 	cmp.w	fp, #0
 800c710:	4640      	mov	r0, r8
 800c712:	4649      	mov	r1, r9
 800c714:	f04f 0200 	mov.w	r2, #0
 800c718:	bfb8      	it	lt
 800c71a:	f1ca 0a00 	rsblt	sl, sl, #0
 800c71e:	f7f3 fdbb 	bl	8000298 <__aeabi_dsub>
 800c722:	4680      	mov	r8, r0
 800c724:	4689      	mov	r9, r1
 800c726:	4632      	mov	r2, r6
 800c728:	463b      	mov	r3, r7
 800c72a:	4640      	mov	r0, r8
 800c72c:	4649      	mov	r1, r9
 800c72e:	f7f3 fdb5 	bl	800029c <__adddf3>
 800c732:	2400      	movs	r4, #0
 800c734:	a37c      	add	r3, pc, #496	@ (adr r3, 800c928 <__ieee754_pow+0xa28>)
 800c736:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c73a:	4620      	mov	r0, r4
 800c73c:	460d      	mov	r5, r1
 800c73e:	f7f3 ff63 	bl	8000608 <__aeabi_dmul>
 800c742:	4642      	mov	r2, r8
 800c744:	e9cd 0100 	strd	r0, r1, [sp]
 800c748:	464b      	mov	r3, r9
 800c74a:	4620      	mov	r0, r4
 800c74c:	4629      	mov	r1, r5
 800c74e:	f7f3 fda3 	bl	8000298 <__aeabi_dsub>
 800c752:	4602      	mov	r2, r0
 800c754:	460b      	mov	r3, r1
 800c756:	4630      	mov	r0, r6
 800c758:	4639      	mov	r1, r7
 800c75a:	f7f3 fd9d 	bl	8000298 <__aeabi_dsub>
 800c75e:	a374      	add	r3, pc, #464	@ (adr r3, 800c930 <__ieee754_pow+0xa30>)
 800c760:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c764:	f7f3 ff50 	bl	8000608 <__aeabi_dmul>
 800c768:	a373      	add	r3, pc, #460	@ (adr r3, 800c938 <__ieee754_pow+0xa38>)
 800c76a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c76e:	4680      	mov	r8, r0
 800c770:	4689      	mov	r9, r1
 800c772:	4620      	mov	r0, r4
 800c774:	4629      	mov	r1, r5
 800c776:	f7f3 ff47 	bl	8000608 <__aeabi_dmul>
 800c77a:	4602      	mov	r2, r0
 800c77c:	460b      	mov	r3, r1
 800c77e:	4640      	mov	r0, r8
 800c780:	4649      	mov	r1, r9
 800c782:	f7f3 fd8b 	bl	800029c <__adddf3>
 800c786:	4604      	mov	r4, r0
 800c788:	460d      	mov	r5, r1
 800c78a:	4602      	mov	r2, r0
 800c78c:	460b      	mov	r3, r1
 800c78e:	e9dd 0100 	ldrd	r0, r1, [sp]
 800c792:	f7f3 fd83 	bl	800029c <__adddf3>
 800c796:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c79a:	4680      	mov	r8, r0
 800c79c:	4689      	mov	r9, r1
 800c79e:	f7f3 fd7b 	bl	8000298 <__aeabi_dsub>
 800c7a2:	4602      	mov	r2, r0
 800c7a4:	460b      	mov	r3, r1
 800c7a6:	4620      	mov	r0, r4
 800c7a8:	4629      	mov	r1, r5
 800c7aa:	f7f3 fd75 	bl	8000298 <__aeabi_dsub>
 800c7ae:	4642      	mov	r2, r8
 800c7b0:	4606      	mov	r6, r0
 800c7b2:	460f      	mov	r7, r1
 800c7b4:	464b      	mov	r3, r9
 800c7b6:	4640      	mov	r0, r8
 800c7b8:	4649      	mov	r1, r9
 800c7ba:	f7f3 ff25 	bl	8000608 <__aeabi_dmul>
 800c7be:	a360      	add	r3, pc, #384	@ (adr r3, 800c940 <__ieee754_pow+0xa40>)
 800c7c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c7c4:	4604      	mov	r4, r0
 800c7c6:	460d      	mov	r5, r1
 800c7c8:	f7f3 ff1e 	bl	8000608 <__aeabi_dmul>
 800c7cc:	a35e      	add	r3, pc, #376	@ (adr r3, 800c948 <__ieee754_pow+0xa48>)
 800c7ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c7d2:	f7f3 fd61 	bl	8000298 <__aeabi_dsub>
 800c7d6:	4622      	mov	r2, r4
 800c7d8:	462b      	mov	r3, r5
 800c7da:	f7f3 ff15 	bl	8000608 <__aeabi_dmul>
 800c7de:	a35c      	add	r3, pc, #368	@ (adr r3, 800c950 <__ieee754_pow+0xa50>)
 800c7e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c7e4:	f7f3 fd5a 	bl	800029c <__adddf3>
 800c7e8:	4622      	mov	r2, r4
 800c7ea:	462b      	mov	r3, r5
 800c7ec:	f7f3 ff0c 	bl	8000608 <__aeabi_dmul>
 800c7f0:	a359      	add	r3, pc, #356	@ (adr r3, 800c958 <__ieee754_pow+0xa58>)
 800c7f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c7f6:	f7f3 fd4f 	bl	8000298 <__aeabi_dsub>
 800c7fa:	4622      	mov	r2, r4
 800c7fc:	462b      	mov	r3, r5
 800c7fe:	f7f3 ff03 	bl	8000608 <__aeabi_dmul>
 800c802:	a357      	add	r3, pc, #348	@ (adr r3, 800c960 <__ieee754_pow+0xa60>)
 800c804:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c808:	f7f3 fd48 	bl	800029c <__adddf3>
 800c80c:	4622      	mov	r2, r4
 800c80e:	462b      	mov	r3, r5
 800c810:	f7f3 fefa 	bl	8000608 <__aeabi_dmul>
 800c814:	4602      	mov	r2, r0
 800c816:	460b      	mov	r3, r1
 800c818:	4640      	mov	r0, r8
 800c81a:	4649      	mov	r1, r9
 800c81c:	f7f3 fd3c 	bl	8000298 <__aeabi_dsub>
 800c820:	4604      	mov	r4, r0
 800c822:	460d      	mov	r5, r1
 800c824:	4602      	mov	r2, r0
 800c826:	460b      	mov	r3, r1
 800c828:	4640      	mov	r0, r8
 800c82a:	4649      	mov	r1, r9
 800c82c:	f7f3 feec 	bl	8000608 <__aeabi_dmul>
 800c830:	2200      	movs	r2, #0
 800c832:	e9cd 0100 	strd	r0, r1, [sp]
 800c836:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800c83a:	4620      	mov	r0, r4
 800c83c:	4629      	mov	r1, r5
 800c83e:	f7f3 fd2b 	bl	8000298 <__aeabi_dsub>
 800c842:	4602      	mov	r2, r0
 800c844:	460b      	mov	r3, r1
 800c846:	e9dd 0100 	ldrd	r0, r1, [sp]
 800c84a:	f7f4 f807 	bl	800085c <__aeabi_ddiv>
 800c84e:	4632      	mov	r2, r6
 800c850:	4604      	mov	r4, r0
 800c852:	460d      	mov	r5, r1
 800c854:	463b      	mov	r3, r7
 800c856:	4640      	mov	r0, r8
 800c858:	4649      	mov	r1, r9
 800c85a:	f7f3 fed5 	bl	8000608 <__aeabi_dmul>
 800c85e:	4632      	mov	r2, r6
 800c860:	463b      	mov	r3, r7
 800c862:	f7f3 fd1b 	bl	800029c <__adddf3>
 800c866:	4602      	mov	r2, r0
 800c868:	460b      	mov	r3, r1
 800c86a:	4620      	mov	r0, r4
 800c86c:	4629      	mov	r1, r5
 800c86e:	f7f3 fd13 	bl	8000298 <__aeabi_dsub>
 800c872:	4642      	mov	r2, r8
 800c874:	464b      	mov	r3, r9
 800c876:	f7f3 fd0f 	bl	8000298 <__aeabi_dsub>
 800c87a:	460b      	mov	r3, r1
 800c87c:	4602      	mov	r2, r0
 800c87e:	493b      	ldr	r1, [pc, #236]	@ (800c96c <__ieee754_pow+0xa6c>)
 800c880:	2000      	movs	r0, #0
 800c882:	f7f3 fd09 	bl	8000298 <__aeabi_dsub>
 800c886:	ec41 0b10 	vmov	d0, r0, r1
 800c88a:	ee10 3a90 	vmov	r3, s1
 800c88e:	eb03 530a 	add.w	r3, r3, sl, lsl #20
 800c892:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800c896:	da30      	bge.n	800c8fa <__ieee754_pow+0x9fa>
 800c898:	4650      	mov	r0, sl
 800c89a:	f000 fa71 	bl	800cd80 <scalbn>
 800c89e:	ec51 0b10 	vmov	r0, r1, d0
 800c8a2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800c8a6:	f7ff bbd2 	b.w	800c04e <__ieee754_pow+0x14e>
 800c8aa:	4c31      	ldr	r4, [pc, #196]	@ (800c970 <__ieee754_pow+0xa70>)
 800c8ac:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800c8b0:	42a3      	cmp	r3, r4
 800c8b2:	d91a      	bls.n	800c8ea <__ieee754_pow+0x9ea>
 800c8b4:	4b2f      	ldr	r3, [pc, #188]	@ (800c974 <__ieee754_pow+0xa74>)
 800c8b6:	440b      	add	r3, r1
 800c8b8:	4303      	orrs	r3, r0
 800c8ba:	d009      	beq.n	800c8d0 <__ieee754_pow+0x9d0>
 800c8bc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c8c0:	2200      	movs	r2, #0
 800c8c2:	2300      	movs	r3, #0
 800c8c4:	f7f4 f912 	bl	8000aec <__aeabi_dcmplt>
 800c8c8:	3800      	subs	r0, #0
 800c8ca:	bf18      	it	ne
 800c8cc:	2001      	movne	r0, #1
 800c8ce:	e42b      	b.n	800c128 <__ieee754_pow+0x228>
 800c8d0:	4642      	mov	r2, r8
 800c8d2:	464b      	mov	r3, r9
 800c8d4:	f7f3 fce0 	bl	8000298 <__aeabi_dsub>
 800c8d8:	4632      	mov	r2, r6
 800c8da:	463b      	mov	r3, r7
 800c8dc:	f7f4 f91a 	bl	8000b14 <__aeabi_dcmpge>
 800c8e0:	2800      	cmp	r0, #0
 800c8e2:	d1eb      	bne.n	800c8bc <__ieee754_pow+0x9bc>
 800c8e4:	f8df a09c 	ldr.w	sl, [pc, #156]	@ 800c984 <__ieee754_pow+0xa84>
 800c8e8:	e6f7      	b.n	800c6da <__ieee754_pow+0x7da>
 800c8ea:	469a      	mov	sl, r3
 800c8ec:	4b22      	ldr	r3, [pc, #136]	@ (800c978 <__ieee754_pow+0xa78>)
 800c8ee:	459a      	cmp	sl, r3
 800c8f0:	f63f aef3 	bhi.w	800c6da <__ieee754_pow+0x7da>
 800c8f4:	f8dd a010 	ldr.w	sl, [sp, #16]
 800c8f8:	e715      	b.n	800c726 <__ieee754_pow+0x826>
 800c8fa:	ec51 0b10 	vmov	r0, r1, d0
 800c8fe:	4619      	mov	r1, r3
 800c900:	e7cf      	b.n	800c8a2 <__ieee754_pow+0x9a2>
 800c902:	491a      	ldr	r1, [pc, #104]	@ (800c96c <__ieee754_pow+0xa6c>)
 800c904:	2000      	movs	r0, #0
 800c906:	f7ff bb18 	b.w	800bf3a <__ieee754_pow+0x3a>
 800c90a:	2000      	movs	r0, #0
 800c90c:	2100      	movs	r1, #0
 800c90e:	f7ff bb14 	b.w	800bf3a <__ieee754_pow+0x3a>
 800c912:	4630      	mov	r0, r6
 800c914:	4639      	mov	r1, r7
 800c916:	f7ff bb10 	b.w	800bf3a <__ieee754_pow+0x3a>
 800c91a:	460c      	mov	r4, r1
 800c91c:	f7ff bb5e 	b.w	800bfdc <__ieee754_pow+0xdc>
 800c920:	2400      	movs	r4, #0
 800c922:	f7ff bb49 	b.w	800bfb8 <__ieee754_pow+0xb8>
 800c926:	bf00      	nop
 800c928:	00000000 	.word	0x00000000
 800c92c:	3fe62e43 	.word	0x3fe62e43
 800c930:	fefa39ef 	.word	0xfefa39ef
 800c934:	3fe62e42 	.word	0x3fe62e42
 800c938:	0ca86c39 	.word	0x0ca86c39
 800c93c:	be205c61 	.word	0xbe205c61
 800c940:	72bea4d0 	.word	0x72bea4d0
 800c944:	3e663769 	.word	0x3e663769
 800c948:	c5d26bf1 	.word	0xc5d26bf1
 800c94c:	3ebbbd41 	.word	0x3ebbbd41
 800c950:	af25de2c 	.word	0xaf25de2c
 800c954:	3f11566a 	.word	0x3f11566a
 800c958:	16bebd93 	.word	0x16bebd93
 800c95c:	3f66c16c 	.word	0x3f66c16c
 800c960:	5555553e 	.word	0x5555553e
 800c964:	3fc55555 	.word	0x3fc55555
 800c968:	fff00000 	.word	0xfff00000
 800c96c:	3ff00000 	.word	0x3ff00000
 800c970:	4090cbff 	.word	0x4090cbff
 800c974:	3f6f3400 	.word	0x3f6f3400
 800c978:	3fe00000 	.word	0x3fe00000
 800c97c:	652b82fe 	.word	0x652b82fe
 800c980:	3c971547 	.word	0x3c971547
 800c984:	4090cc00 	.word	0x4090cc00

0800c988 <__ieee754_rem_pio2>:
 800c988:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c98c:	ec57 6b10 	vmov	r6, r7, d0
 800c990:	4bc5      	ldr	r3, [pc, #788]	@ (800cca8 <__ieee754_rem_pio2+0x320>)
 800c992:	b08d      	sub	sp, #52	@ 0x34
 800c994:	f027 4800 	bic.w	r8, r7, #2147483648	@ 0x80000000
 800c998:	4598      	cmp	r8, r3
 800c99a:	4604      	mov	r4, r0
 800c99c:	9704      	str	r7, [sp, #16]
 800c99e:	d807      	bhi.n	800c9b0 <__ieee754_rem_pio2+0x28>
 800c9a0:	2200      	movs	r2, #0
 800c9a2:	2300      	movs	r3, #0
 800c9a4:	ed80 0b00 	vstr	d0, [r0]
 800c9a8:	e9c0 2302 	strd	r2, r3, [r0, #8]
 800c9ac:	2500      	movs	r5, #0
 800c9ae:	e028      	b.n	800ca02 <__ieee754_rem_pio2+0x7a>
 800c9b0:	4bbe      	ldr	r3, [pc, #760]	@ (800ccac <__ieee754_rem_pio2+0x324>)
 800c9b2:	4598      	cmp	r8, r3
 800c9b4:	d878      	bhi.n	800caa8 <__ieee754_rem_pio2+0x120>
 800c9b6:	9b04      	ldr	r3, [sp, #16]
 800c9b8:	4dbd      	ldr	r5, [pc, #756]	@ (800ccb0 <__ieee754_rem_pio2+0x328>)
 800c9ba:	2b00      	cmp	r3, #0
 800c9bc:	4630      	mov	r0, r6
 800c9be:	a3ac      	add	r3, pc, #688	@ (adr r3, 800cc70 <__ieee754_rem_pio2+0x2e8>)
 800c9c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c9c4:	4639      	mov	r1, r7
 800c9c6:	dd38      	ble.n	800ca3a <__ieee754_rem_pio2+0xb2>
 800c9c8:	f7f3 fc66 	bl	8000298 <__aeabi_dsub>
 800c9cc:	45a8      	cmp	r8, r5
 800c9ce:	4606      	mov	r6, r0
 800c9d0:	460f      	mov	r7, r1
 800c9d2:	d01a      	beq.n	800ca0a <__ieee754_rem_pio2+0x82>
 800c9d4:	a3a8      	add	r3, pc, #672	@ (adr r3, 800cc78 <__ieee754_rem_pio2+0x2f0>)
 800c9d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c9da:	f7f3 fc5d 	bl	8000298 <__aeabi_dsub>
 800c9de:	4602      	mov	r2, r0
 800c9e0:	460b      	mov	r3, r1
 800c9e2:	4680      	mov	r8, r0
 800c9e4:	4689      	mov	r9, r1
 800c9e6:	4630      	mov	r0, r6
 800c9e8:	4639      	mov	r1, r7
 800c9ea:	f7f3 fc55 	bl	8000298 <__aeabi_dsub>
 800c9ee:	a3a2      	add	r3, pc, #648	@ (adr r3, 800cc78 <__ieee754_rem_pio2+0x2f0>)
 800c9f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c9f4:	f7f3 fc50 	bl	8000298 <__aeabi_dsub>
 800c9f8:	e9c4 8900 	strd	r8, r9, [r4]
 800c9fc:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800ca00:	2501      	movs	r5, #1
 800ca02:	4628      	mov	r0, r5
 800ca04:	b00d      	add	sp, #52	@ 0x34
 800ca06:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ca0a:	a39d      	add	r3, pc, #628	@ (adr r3, 800cc80 <__ieee754_rem_pio2+0x2f8>)
 800ca0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ca10:	f7f3 fc42 	bl	8000298 <__aeabi_dsub>
 800ca14:	a39c      	add	r3, pc, #624	@ (adr r3, 800cc88 <__ieee754_rem_pio2+0x300>)
 800ca16:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ca1a:	4606      	mov	r6, r0
 800ca1c:	460f      	mov	r7, r1
 800ca1e:	f7f3 fc3b 	bl	8000298 <__aeabi_dsub>
 800ca22:	4602      	mov	r2, r0
 800ca24:	460b      	mov	r3, r1
 800ca26:	4680      	mov	r8, r0
 800ca28:	4689      	mov	r9, r1
 800ca2a:	4630      	mov	r0, r6
 800ca2c:	4639      	mov	r1, r7
 800ca2e:	f7f3 fc33 	bl	8000298 <__aeabi_dsub>
 800ca32:	a395      	add	r3, pc, #596	@ (adr r3, 800cc88 <__ieee754_rem_pio2+0x300>)
 800ca34:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ca38:	e7dc      	b.n	800c9f4 <__ieee754_rem_pio2+0x6c>
 800ca3a:	f7f3 fc2f 	bl	800029c <__adddf3>
 800ca3e:	45a8      	cmp	r8, r5
 800ca40:	4606      	mov	r6, r0
 800ca42:	460f      	mov	r7, r1
 800ca44:	d018      	beq.n	800ca78 <__ieee754_rem_pio2+0xf0>
 800ca46:	a38c      	add	r3, pc, #560	@ (adr r3, 800cc78 <__ieee754_rem_pio2+0x2f0>)
 800ca48:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ca4c:	f7f3 fc26 	bl	800029c <__adddf3>
 800ca50:	4602      	mov	r2, r0
 800ca52:	460b      	mov	r3, r1
 800ca54:	4680      	mov	r8, r0
 800ca56:	4689      	mov	r9, r1
 800ca58:	4630      	mov	r0, r6
 800ca5a:	4639      	mov	r1, r7
 800ca5c:	f7f3 fc1c 	bl	8000298 <__aeabi_dsub>
 800ca60:	a385      	add	r3, pc, #532	@ (adr r3, 800cc78 <__ieee754_rem_pio2+0x2f0>)
 800ca62:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ca66:	f7f3 fc19 	bl	800029c <__adddf3>
 800ca6a:	f04f 35ff 	mov.w	r5, #4294967295
 800ca6e:	e9c4 8900 	strd	r8, r9, [r4]
 800ca72:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800ca76:	e7c4      	b.n	800ca02 <__ieee754_rem_pio2+0x7a>
 800ca78:	a381      	add	r3, pc, #516	@ (adr r3, 800cc80 <__ieee754_rem_pio2+0x2f8>)
 800ca7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ca7e:	f7f3 fc0d 	bl	800029c <__adddf3>
 800ca82:	a381      	add	r3, pc, #516	@ (adr r3, 800cc88 <__ieee754_rem_pio2+0x300>)
 800ca84:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ca88:	4606      	mov	r6, r0
 800ca8a:	460f      	mov	r7, r1
 800ca8c:	f7f3 fc06 	bl	800029c <__adddf3>
 800ca90:	4602      	mov	r2, r0
 800ca92:	460b      	mov	r3, r1
 800ca94:	4680      	mov	r8, r0
 800ca96:	4689      	mov	r9, r1
 800ca98:	4630      	mov	r0, r6
 800ca9a:	4639      	mov	r1, r7
 800ca9c:	f7f3 fbfc 	bl	8000298 <__aeabi_dsub>
 800caa0:	a379      	add	r3, pc, #484	@ (adr r3, 800cc88 <__ieee754_rem_pio2+0x300>)
 800caa2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800caa6:	e7de      	b.n	800ca66 <__ieee754_rem_pio2+0xde>
 800caa8:	4b82      	ldr	r3, [pc, #520]	@ (800ccb4 <__ieee754_rem_pio2+0x32c>)
 800caaa:	4598      	cmp	r8, r3
 800caac:	f200 80d1 	bhi.w	800cc52 <__ieee754_rem_pio2+0x2ca>
 800cab0:	f7fe faf6 	bl	800b0a0 <fabs>
 800cab4:	ec57 6b10 	vmov	r6, r7, d0
 800cab8:	a375      	add	r3, pc, #468	@ (adr r3, 800cc90 <__ieee754_rem_pio2+0x308>)
 800caba:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cabe:	4630      	mov	r0, r6
 800cac0:	4639      	mov	r1, r7
 800cac2:	f7f3 fda1 	bl	8000608 <__aeabi_dmul>
 800cac6:	4b7c      	ldr	r3, [pc, #496]	@ (800ccb8 <__ieee754_rem_pio2+0x330>)
 800cac8:	2200      	movs	r2, #0
 800caca:	f7f3 fbe7 	bl	800029c <__adddf3>
 800cace:	f7f4 f84b 	bl	8000b68 <__aeabi_d2iz>
 800cad2:	4605      	mov	r5, r0
 800cad4:	f7f3 fd2e 	bl	8000534 <__aeabi_i2d>
 800cad8:	4602      	mov	r2, r0
 800cada:	460b      	mov	r3, r1
 800cadc:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800cae0:	a363      	add	r3, pc, #396	@ (adr r3, 800cc70 <__ieee754_rem_pio2+0x2e8>)
 800cae2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cae6:	f7f3 fd8f 	bl	8000608 <__aeabi_dmul>
 800caea:	4602      	mov	r2, r0
 800caec:	460b      	mov	r3, r1
 800caee:	4630      	mov	r0, r6
 800caf0:	4639      	mov	r1, r7
 800caf2:	f7f3 fbd1 	bl	8000298 <__aeabi_dsub>
 800caf6:	a360      	add	r3, pc, #384	@ (adr r3, 800cc78 <__ieee754_rem_pio2+0x2f0>)
 800caf8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cafc:	4682      	mov	sl, r0
 800cafe:	468b      	mov	fp, r1
 800cb00:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800cb04:	f7f3 fd80 	bl	8000608 <__aeabi_dmul>
 800cb08:	2d1f      	cmp	r5, #31
 800cb0a:	4606      	mov	r6, r0
 800cb0c:	460f      	mov	r7, r1
 800cb0e:	dc0c      	bgt.n	800cb2a <__ieee754_rem_pio2+0x1a2>
 800cb10:	4b6a      	ldr	r3, [pc, #424]	@ (800ccbc <__ieee754_rem_pio2+0x334>)
 800cb12:	1e6a      	subs	r2, r5, #1
 800cb14:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800cb18:	4543      	cmp	r3, r8
 800cb1a:	d006      	beq.n	800cb2a <__ieee754_rem_pio2+0x1a2>
 800cb1c:	4632      	mov	r2, r6
 800cb1e:	463b      	mov	r3, r7
 800cb20:	4650      	mov	r0, sl
 800cb22:	4659      	mov	r1, fp
 800cb24:	f7f3 fbb8 	bl	8000298 <__aeabi_dsub>
 800cb28:	e00e      	b.n	800cb48 <__ieee754_rem_pio2+0x1c0>
 800cb2a:	463b      	mov	r3, r7
 800cb2c:	4632      	mov	r2, r6
 800cb2e:	4650      	mov	r0, sl
 800cb30:	4659      	mov	r1, fp
 800cb32:	f7f3 fbb1 	bl	8000298 <__aeabi_dsub>
 800cb36:	ea4f 5328 	mov.w	r3, r8, asr #20
 800cb3a:	9305      	str	r3, [sp, #20]
 800cb3c:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800cb40:	ebc3 5318 	rsb	r3, r3, r8, lsr #20
 800cb44:	2b10      	cmp	r3, #16
 800cb46:	dc02      	bgt.n	800cb4e <__ieee754_rem_pio2+0x1c6>
 800cb48:	e9c4 0100 	strd	r0, r1, [r4]
 800cb4c:	e039      	b.n	800cbc2 <__ieee754_rem_pio2+0x23a>
 800cb4e:	a34c      	add	r3, pc, #304	@ (adr r3, 800cc80 <__ieee754_rem_pio2+0x2f8>)
 800cb50:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cb54:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800cb58:	f7f3 fd56 	bl	8000608 <__aeabi_dmul>
 800cb5c:	4606      	mov	r6, r0
 800cb5e:	460f      	mov	r7, r1
 800cb60:	4602      	mov	r2, r0
 800cb62:	460b      	mov	r3, r1
 800cb64:	4650      	mov	r0, sl
 800cb66:	4659      	mov	r1, fp
 800cb68:	f7f3 fb96 	bl	8000298 <__aeabi_dsub>
 800cb6c:	4602      	mov	r2, r0
 800cb6e:	460b      	mov	r3, r1
 800cb70:	4680      	mov	r8, r0
 800cb72:	4689      	mov	r9, r1
 800cb74:	4650      	mov	r0, sl
 800cb76:	4659      	mov	r1, fp
 800cb78:	f7f3 fb8e 	bl	8000298 <__aeabi_dsub>
 800cb7c:	4632      	mov	r2, r6
 800cb7e:	463b      	mov	r3, r7
 800cb80:	f7f3 fb8a 	bl	8000298 <__aeabi_dsub>
 800cb84:	a340      	add	r3, pc, #256	@ (adr r3, 800cc88 <__ieee754_rem_pio2+0x300>)
 800cb86:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cb8a:	4606      	mov	r6, r0
 800cb8c:	460f      	mov	r7, r1
 800cb8e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800cb92:	f7f3 fd39 	bl	8000608 <__aeabi_dmul>
 800cb96:	4632      	mov	r2, r6
 800cb98:	463b      	mov	r3, r7
 800cb9a:	f7f3 fb7d 	bl	8000298 <__aeabi_dsub>
 800cb9e:	4602      	mov	r2, r0
 800cba0:	460b      	mov	r3, r1
 800cba2:	4606      	mov	r6, r0
 800cba4:	460f      	mov	r7, r1
 800cba6:	4640      	mov	r0, r8
 800cba8:	4649      	mov	r1, r9
 800cbaa:	f7f3 fb75 	bl	8000298 <__aeabi_dsub>
 800cbae:	9a05      	ldr	r2, [sp, #20]
 800cbb0:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800cbb4:	1ad3      	subs	r3, r2, r3
 800cbb6:	2b31      	cmp	r3, #49	@ 0x31
 800cbb8:	dc20      	bgt.n	800cbfc <__ieee754_rem_pio2+0x274>
 800cbba:	e9c4 0100 	strd	r0, r1, [r4]
 800cbbe:	46c2      	mov	sl, r8
 800cbc0:	46cb      	mov	fp, r9
 800cbc2:	e9d4 8900 	ldrd	r8, r9, [r4]
 800cbc6:	4650      	mov	r0, sl
 800cbc8:	4642      	mov	r2, r8
 800cbca:	464b      	mov	r3, r9
 800cbcc:	4659      	mov	r1, fp
 800cbce:	f7f3 fb63 	bl	8000298 <__aeabi_dsub>
 800cbd2:	463b      	mov	r3, r7
 800cbd4:	4632      	mov	r2, r6
 800cbd6:	f7f3 fb5f 	bl	8000298 <__aeabi_dsub>
 800cbda:	9b04      	ldr	r3, [sp, #16]
 800cbdc:	2b00      	cmp	r3, #0
 800cbde:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800cbe2:	f6bf af0e 	bge.w	800ca02 <__ieee754_rem_pio2+0x7a>
 800cbe6:	f109 4300 	add.w	r3, r9, #2147483648	@ 0x80000000
 800cbea:	6063      	str	r3, [r4, #4]
 800cbec:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800cbf0:	f8c4 8000 	str.w	r8, [r4]
 800cbf4:	60a0      	str	r0, [r4, #8]
 800cbf6:	60e3      	str	r3, [r4, #12]
 800cbf8:	426d      	negs	r5, r5
 800cbfa:	e702      	b.n	800ca02 <__ieee754_rem_pio2+0x7a>
 800cbfc:	a326      	add	r3, pc, #152	@ (adr r3, 800cc98 <__ieee754_rem_pio2+0x310>)
 800cbfe:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cc02:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800cc06:	f7f3 fcff 	bl	8000608 <__aeabi_dmul>
 800cc0a:	4606      	mov	r6, r0
 800cc0c:	460f      	mov	r7, r1
 800cc0e:	4602      	mov	r2, r0
 800cc10:	460b      	mov	r3, r1
 800cc12:	4640      	mov	r0, r8
 800cc14:	4649      	mov	r1, r9
 800cc16:	f7f3 fb3f 	bl	8000298 <__aeabi_dsub>
 800cc1a:	4602      	mov	r2, r0
 800cc1c:	460b      	mov	r3, r1
 800cc1e:	4682      	mov	sl, r0
 800cc20:	468b      	mov	fp, r1
 800cc22:	4640      	mov	r0, r8
 800cc24:	4649      	mov	r1, r9
 800cc26:	f7f3 fb37 	bl	8000298 <__aeabi_dsub>
 800cc2a:	4632      	mov	r2, r6
 800cc2c:	463b      	mov	r3, r7
 800cc2e:	f7f3 fb33 	bl	8000298 <__aeabi_dsub>
 800cc32:	a31b      	add	r3, pc, #108	@ (adr r3, 800cca0 <__ieee754_rem_pio2+0x318>)
 800cc34:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cc38:	4606      	mov	r6, r0
 800cc3a:	460f      	mov	r7, r1
 800cc3c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800cc40:	f7f3 fce2 	bl	8000608 <__aeabi_dmul>
 800cc44:	4632      	mov	r2, r6
 800cc46:	463b      	mov	r3, r7
 800cc48:	f7f3 fb26 	bl	8000298 <__aeabi_dsub>
 800cc4c:	4606      	mov	r6, r0
 800cc4e:	460f      	mov	r7, r1
 800cc50:	e764      	b.n	800cb1c <__ieee754_rem_pio2+0x194>
 800cc52:	4b1b      	ldr	r3, [pc, #108]	@ (800ccc0 <__ieee754_rem_pio2+0x338>)
 800cc54:	4598      	cmp	r8, r3
 800cc56:	d935      	bls.n	800ccc4 <__ieee754_rem_pio2+0x33c>
 800cc58:	4632      	mov	r2, r6
 800cc5a:	463b      	mov	r3, r7
 800cc5c:	4630      	mov	r0, r6
 800cc5e:	4639      	mov	r1, r7
 800cc60:	f7f3 fb1a 	bl	8000298 <__aeabi_dsub>
 800cc64:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800cc68:	e9c4 0100 	strd	r0, r1, [r4]
 800cc6c:	e69e      	b.n	800c9ac <__ieee754_rem_pio2+0x24>
 800cc6e:	bf00      	nop
 800cc70:	54400000 	.word	0x54400000
 800cc74:	3ff921fb 	.word	0x3ff921fb
 800cc78:	1a626331 	.word	0x1a626331
 800cc7c:	3dd0b461 	.word	0x3dd0b461
 800cc80:	1a600000 	.word	0x1a600000
 800cc84:	3dd0b461 	.word	0x3dd0b461
 800cc88:	2e037073 	.word	0x2e037073
 800cc8c:	3ba3198a 	.word	0x3ba3198a
 800cc90:	6dc9c883 	.word	0x6dc9c883
 800cc94:	3fe45f30 	.word	0x3fe45f30
 800cc98:	2e000000 	.word	0x2e000000
 800cc9c:	3ba3198a 	.word	0x3ba3198a
 800cca0:	252049c1 	.word	0x252049c1
 800cca4:	397b839a 	.word	0x397b839a
 800cca8:	3fe921fb 	.word	0x3fe921fb
 800ccac:	4002d97b 	.word	0x4002d97b
 800ccb0:	3ff921fb 	.word	0x3ff921fb
 800ccb4:	413921fb 	.word	0x413921fb
 800ccb8:	3fe00000 	.word	0x3fe00000
 800ccbc:	0800da08 	.word	0x0800da08
 800ccc0:	7fefffff 	.word	0x7fefffff
 800ccc4:	ea4f 5528 	mov.w	r5, r8, asr #20
 800ccc8:	f2a5 4516 	subw	r5, r5, #1046	@ 0x416
 800cccc:	eba8 5105 	sub.w	r1, r8, r5, lsl #20
 800ccd0:	4630      	mov	r0, r6
 800ccd2:	460f      	mov	r7, r1
 800ccd4:	f7f3 ff48 	bl	8000b68 <__aeabi_d2iz>
 800ccd8:	f7f3 fc2c 	bl	8000534 <__aeabi_i2d>
 800ccdc:	4602      	mov	r2, r0
 800ccde:	460b      	mov	r3, r1
 800cce0:	4630      	mov	r0, r6
 800cce2:	4639      	mov	r1, r7
 800cce4:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800cce8:	f7f3 fad6 	bl	8000298 <__aeabi_dsub>
 800ccec:	4b22      	ldr	r3, [pc, #136]	@ (800cd78 <__ieee754_rem_pio2+0x3f0>)
 800ccee:	2200      	movs	r2, #0
 800ccf0:	f7f3 fc8a 	bl	8000608 <__aeabi_dmul>
 800ccf4:	460f      	mov	r7, r1
 800ccf6:	4606      	mov	r6, r0
 800ccf8:	f7f3 ff36 	bl	8000b68 <__aeabi_d2iz>
 800ccfc:	f7f3 fc1a 	bl	8000534 <__aeabi_i2d>
 800cd00:	4602      	mov	r2, r0
 800cd02:	460b      	mov	r3, r1
 800cd04:	4630      	mov	r0, r6
 800cd06:	4639      	mov	r1, r7
 800cd08:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800cd0c:	f7f3 fac4 	bl	8000298 <__aeabi_dsub>
 800cd10:	4b19      	ldr	r3, [pc, #100]	@ (800cd78 <__ieee754_rem_pio2+0x3f0>)
 800cd12:	2200      	movs	r2, #0
 800cd14:	f7f3 fc78 	bl	8000608 <__aeabi_dmul>
 800cd18:	e9cd 010a 	strd	r0, r1, [sp, #40]	@ 0x28
 800cd1c:	f10d 0930 	add.w	r9, sp, #48	@ 0x30
 800cd20:	f04f 0803 	mov.w	r8, #3
 800cd24:	2600      	movs	r6, #0
 800cd26:	2700      	movs	r7, #0
 800cd28:	e979 0102 	ldrd	r0, r1, [r9, #-8]!
 800cd2c:	4632      	mov	r2, r6
 800cd2e:	463b      	mov	r3, r7
 800cd30:	46c2      	mov	sl, r8
 800cd32:	f108 38ff 	add.w	r8, r8, #4294967295
 800cd36:	f7f3 fecf 	bl	8000ad8 <__aeabi_dcmpeq>
 800cd3a:	2800      	cmp	r0, #0
 800cd3c:	d1f4      	bne.n	800cd28 <__ieee754_rem_pio2+0x3a0>
 800cd3e:	4b0f      	ldr	r3, [pc, #60]	@ (800cd7c <__ieee754_rem_pio2+0x3f4>)
 800cd40:	9301      	str	r3, [sp, #4]
 800cd42:	2302      	movs	r3, #2
 800cd44:	9300      	str	r3, [sp, #0]
 800cd46:	462a      	mov	r2, r5
 800cd48:	4653      	mov	r3, sl
 800cd4a:	4621      	mov	r1, r4
 800cd4c:	a806      	add	r0, sp, #24
 800cd4e:	f000 f8d3 	bl	800cef8 <__kernel_rem_pio2>
 800cd52:	9b04      	ldr	r3, [sp, #16]
 800cd54:	2b00      	cmp	r3, #0
 800cd56:	4605      	mov	r5, r0
 800cd58:	f6bf ae53 	bge.w	800ca02 <__ieee754_rem_pio2+0x7a>
 800cd5c:	e9d4 2100 	ldrd	r2, r1, [r4]
 800cd60:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800cd64:	e9c4 2300 	strd	r2, r3, [r4]
 800cd68:	e9d4 2102 	ldrd	r2, r1, [r4, #8]
 800cd6c:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800cd70:	e9c4 2302 	strd	r2, r3, [r4, #8]
 800cd74:	e740      	b.n	800cbf8 <__ieee754_rem_pio2+0x270>
 800cd76:	bf00      	nop
 800cd78:	41700000 	.word	0x41700000
 800cd7c:	0800da88 	.word	0x0800da88

0800cd80 <scalbn>:
 800cd80:	b570      	push	{r4, r5, r6, lr}
 800cd82:	ec55 4b10 	vmov	r4, r5, d0
 800cd86:	f3c5 510a 	ubfx	r1, r5, #20, #11
 800cd8a:	4606      	mov	r6, r0
 800cd8c:	462b      	mov	r3, r5
 800cd8e:	b991      	cbnz	r1, 800cdb6 <scalbn+0x36>
 800cd90:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 800cd94:	4323      	orrs	r3, r4
 800cd96:	d03d      	beq.n	800ce14 <scalbn+0x94>
 800cd98:	4b35      	ldr	r3, [pc, #212]	@ (800ce70 <scalbn+0xf0>)
 800cd9a:	4620      	mov	r0, r4
 800cd9c:	4629      	mov	r1, r5
 800cd9e:	2200      	movs	r2, #0
 800cda0:	f7f3 fc32 	bl	8000608 <__aeabi_dmul>
 800cda4:	4b33      	ldr	r3, [pc, #204]	@ (800ce74 <scalbn+0xf4>)
 800cda6:	429e      	cmp	r6, r3
 800cda8:	4604      	mov	r4, r0
 800cdaa:	460d      	mov	r5, r1
 800cdac:	da0f      	bge.n	800cdce <scalbn+0x4e>
 800cdae:	a328      	add	r3, pc, #160	@ (adr r3, 800ce50 <scalbn+0xd0>)
 800cdb0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cdb4:	e01e      	b.n	800cdf4 <scalbn+0x74>
 800cdb6:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 800cdba:	4291      	cmp	r1, r2
 800cdbc:	d10b      	bne.n	800cdd6 <scalbn+0x56>
 800cdbe:	4622      	mov	r2, r4
 800cdc0:	4620      	mov	r0, r4
 800cdc2:	4629      	mov	r1, r5
 800cdc4:	f7f3 fa6a 	bl	800029c <__adddf3>
 800cdc8:	4604      	mov	r4, r0
 800cdca:	460d      	mov	r5, r1
 800cdcc:	e022      	b.n	800ce14 <scalbn+0x94>
 800cdce:	460b      	mov	r3, r1
 800cdd0:	f3c1 510a 	ubfx	r1, r1, #20, #11
 800cdd4:	3936      	subs	r1, #54	@ 0x36
 800cdd6:	f24c 3250 	movw	r2, #50000	@ 0xc350
 800cdda:	4296      	cmp	r6, r2
 800cddc:	dd0d      	ble.n	800cdfa <scalbn+0x7a>
 800cdde:	2d00      	cmp	r5, #0
 800cde0:	a11d      	add	r1, pc, #116	@ (adr r1, 800ce58 <scalbn+0xd8>)
 800cde2:	e9d1 0100 	ldrd	r0, r1, [r1]
 800cde6:	da02      	bge.n	800cdee <scalbn+0x6e>
 800cde8:	a11d      	add	r1, pc, #116	@ (adr r1, 800ce60 <scalbn+0xe0>)
 800cdea:	e9d1 0100 	ldrd	r0, r1, [r1]
 800cdee:	a31a      	add	r3, pc, #104	@ (adr r3, 800ce58 <scalbn+0xd8>)
 800cdf0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cdf4:	f7f3 fc08 	bl	8000608 <__aeabi_dmul>
 800cdf8:	e7e6      	b.n	800cdc8 <scalbn+0x48>
 800cdfa:	1872      	adds	r2, r6, r1
 800cdfc:	f240 71fe 	movw	r1, #2046	@ 0x7fe
 800ce00:	428a      	cmp	r2, r1
 800ce02:	dcec      	bgt.n	800cdde <scalbn+0x5e>
 800ce04:	2a00      	cmp	r2, #0
 800ce06:	dd08      	ble.n	800ce1a <scalbn+0x9a>
 800ce08:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 800ce0c:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 800ce10:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800ce14:	ec45 4b10 	vmov	d0, r4, r5
 800ce18:	bd70      	pop	{r4, r5, r6, pc}
 800ce1a:	f112 0f35 	cmn.w	r2, #53	@ 0x35
 800ce1e:	da08      	bge.n	800ce32 <scalbn+0xb2>
 800ce20:	2d00      	cmp	r5, #0
 800ce22:	a10b      	add	r1, pc, #44	@ (adr r1, 800ce50 <scalbn+0xd0>)
 800ce24:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ce28:	dac1      	bge.n	800cdae <scalbn+0x2e>
 800ce2a:	a10f      	add	r1, pc, #60	@ (adr r1, 800ce68 <scalbn+0xe8>)
 800ce2c:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ce30:	e7bd      	b.n	800cdae <scalbn+0x2e>
 800ce32:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 800ce36:	3236      	adds	r2, #54	@ 0x36
 800ce38:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 800ce3c:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800ce40:	4620      	mov	r0, r4
 800ce42:	4b0d      	ldr	r3, [pc, #52]	@ (800ce78 <scalbn+0xf8>)
 800ce44:	4629      	mov	r1, r5
 800ce46:	2200      	movs	r2, #0
 800ce48:	e7d4      	b.n	800cdf4 <scalbn+0x74>
 800ce4a:	bf00      	nop
 800ce4c:	f3af 8000 	nop.w
 800ce50:	c2f8f359 	.word	0xc2f8f359
 800ce54:	01a56e1f 	.word	0x01a56e1f
 800ce58:	8800759c 	.word	0x8800759c
 800ce5c:	7e37e43c 	.word	0x7e37e43c
 800ce60:	8800759c 	.word	0x8800759c
 800ce64:	fe37e43c 	.word	0xfe37e43c
 800ce68:	c2f8f359 	.word	0xc2f8f359
 800ce6c:	81a56e1f 	.word	0x81a56e1f
 800ce70:	43500000 	.word	0x43500000
 800ce74:	ffff3cb0 	.word	0xffff3cb0
 800ce78:	3c900000 	.word	0x3c900000

0800ce7c <with_errno>:
 800ce7c:	b510      	push	{r4, lr}
 800ce7e:	ed2d 8b02 	vpush	{d8}
 800ce82:	eeb0 8a40 	vmov.f32	s16, s0
 800ce86:	eef0 8a60 	vmov.f32	s17, s1
 800ce8a:	4604      	mov	r4, r0
 800ce8c:	f7fd fb38 	bl	800a500 <__errno>
 800ce90:	eeb0 0a48 	vmov.f32	s0, s16
 800ce94:	eef0 0a68 	vmov.f32	s1, s17
 800ce98:	ecbd 8b02 	vpop	{d8}
 800ce9c:	6004      	str	r4, [r0, #0]
 800ce9e:	bd10      	pop	{r4, pc}

0800cea0 <xflow>:
 800cea0:	4603      	mov	r3, r0
 800cea2:	b507      	push	{r0, r1, r2, lr}
 800cea4:	ec51 0b10 	vmov	r0, r1, d0
 800cea8:	b183      	cbz	r3, 800cecc <xflow+0x2c>
 800ceaa:	4602      	mov	r2, r0
 800ceac:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800ceb0:	e9cd 2300 	strd	r2, r3, [sp]
 800ceb4:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ceb8:	f7f3 fba6 	bl	8000608 <__aeabi_dmul>
 800cebc:	ec41 0b10 	vmov	d0, r0, r1
 800cec0:	2022      	movs	r0, #34	@ 0x22
 800cec2:	b003      	add	sp, #12
 800cec4:	f85d eb04 	ldr.w	lr, [sp], #4
 800cec8:	f7ff bfd8 	b.w	800ce7c <with_errno>
 800cecc:	4602      	mov	r2, r0
 800cece:	460b      	mov	r3, r1
 800ced0:	e7ee      	b.n	800ceb0 <xflow+0x10>
 800ced2:	0000      	movs	r0, r0
 800ced4:	0000      	movs	r0, r0
	...

0800ced8 <__math_uflow>:
 800ced8:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800cee0 <__math_uflow+0x8>
 800cedc:	f7ff bfe0 	b.w	800cea0 <xflow>
 800cee0:	00000000 	.word	0x00000000
 800cee4:	10000000 	.word	0x10000000

0800cee8 <__math_oflow>:
 800cee8:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800cef0 <__math_oflow+0x8>
 800ceec:	f7ff bfd8 	b.w	800cea0 <xflow>
 800cef0:	00000000 	.word	0x00000000
 800cef4:	70000000 	.word	0x70000000

0800cef8 <__kernel_rem_pio2>:
 800cef8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cefc:	ed2d 8b02 	vpush	{d8}
 800cf00:	f5ad 7d19 	sub.w	sp, sp, #612	@ 0x264
 800cf04:	f112 0f14 	cmn.w	r2, #20
 800cf08:	9306      	str	r3, [sp, #24]
 800cf0a:	9104      	str	r1, [sp, #16]
 800cf0c:	4bbe      	ldr	r3, [pc, #760]	@ (800d208 <__kernel_rem_pio2+0x310>)
 800cf0e:	99a4      	ldr	r1, [sp, #656]	@ 0x290
 800cf10:	9008      	str	r0, [sp, #32]
 800cf12:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800cf16:	9300      	str	r3, [sp, #0]
 800cf18:	9b06      	ldr	r3, [sp, #24]
 800cf1a:	f103 33ff 	add.w	r3, r3, #4294967295
 800cf1e:	bfa8      	it	ge
 800cf20:	1ed4      	subge	r4, r2, #3
 800cf22:	9305      	str	r3, [sp, #20]
 800cf24:	bfb2      	itee	lt
 800cf26:	2400      	movlt	r4, #0
 800cf28:	2318      	movge	r3, #24
 800cf2a:	fb94 f4f3 	sdivge	r4, r4, r3
 800cf2e:	f06f 0317 	mvn.w	r3, #23
 800cf32:	fb04 3303 	mla	r3, r4, r3, r3
 800cf36:	eb03 0b02 	add.w	fp, r3, r2
 800cf3a:	9b00      	ldr	r3, [sp, #0]
 800cf3c:	9a05      	ldr	r2, [sp, #20]
 800cf3e:	ed9f 8bae 	vldr	d8, [pc, #696]	@ 800d1f8 <__kernel_rem_pio2+0x300>
 800cf42:	eb03 0802 	add.w	r8, r3, r2
 800cf46:	9ba5      	ldr	r3, [sp, #660]	@ 0x294
 800cf48:	1aa7      	subs	r7, r4, r2
 800cf4a:	ae20      	add	r6, sp, #128	@ 0x80
 800cf4c:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 800cf50:	2500      	movs	r5, #0
 800cf52:	4545      	cmp	r5, r8
 800cf54:	dd13      	ble.n	800cf7e <__kernel_rem_pio2+0x86>
 800cf56:	9b06      	ldr	r3, [sp, #24]
 800cf58:	aa20      	add	r2, sp, #128	@ 0x80
 800cf5a:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 800cf5e:	f50d 7ae0 	add.w	sl, sp, #448	@ 0x1c0
 800cf62:	f04f 0800 	mov.w	r8, #0
 800cf66:	9b00      	ldr	r3, [sp, #0]
 800cf68:	4598      	cmp	r8, r3
 800cf6a:	dc31      	bgt.n	800cfd0 <__kernel_rem_pio2+0xd8>
 800cf6c:	ed9f 7ba2 	vldr	d7, [pc, #648]	@ 800d1f8 <__kernel_rem_pio2+0x300>
 800cf70:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800cf74:	ed8d 7b02 	vstr	d7, [sp, #8]
 800cf78:	462f      	mov	r7, r5
 800cf7a:	2600      	movs	r6, #0
 800cf7c:	e01b      	b.n	800cfb6 <__kernel_rem_pio2+0xbe>
 800cf7e:	42ef      	cmn	r7, r5
 800cf80:	d407      	bmi.n	800cf92 <__kernel_rem_pio2+0x9a>
 800cf82:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 800cf86:	f7f3 fad5 	bl	8000534 <__aeabi_i2d>
 800cf8a:	e8e6 0102 	strd	r0, r1, [r6], #8
 800cf8e:	3501      	adds	r5, #1
 800cf90:	e7df      	b.n	800cf52 <__kernel_rem_pio2+0x5a>
 800cf92:	ec51 0b18 	vmov	r0, r1, d8
 800cf96:	e7f8      	b.n	800cf8a <__kernel_rem_pio2+0x92>
 800cf98:	e9d7 2300 	ldrd	r2, r3, [r7]
 800cf9c:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 800cfa0:	f7f3 fb32 	bl	8000608 <__aeabi_dmul>
 800cfa4:	4602      	mov	r2, r0
 800cfa6:	460b      	mov	r3, r1
 800cfa8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800cfac:	f7f3 f976 	bl	800029c <__adddf3>
 800cfb0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800cfb4:	3601      	adds	r6, #1
 800cfb6:	9b05      	ldr	r3, [sp, #20]
 800cfb8:	429e      	cmp	r6, r3
 800cfba:	f1a7 0708 	sub.w	r7, r7, #8
 800cfbe:	ddeb      	ble.n	800cf98 <__kernel_rem_pio2+0xa0>
 800cfc0:	ed9d 7b02 	vldr	d7, [sp, #8]
 800cfc4:	f108 0801 	add.w	r8, r8, #1
 800cfc8:	ecaa 7b02 	vstmia	sl!, {d7}
 800cfcc:	3508      	adds	r5, #8
 800cfce:	e7ca      	b.n	800cf66 <__kernel_rem_pio2+0x6e>
 800cfd0:	9b00      	ldr	r3, [sp, #0]
 800cfd2:	f8dd 8000 	ldr.w	r8, [sp]
 800cfd6:	aa0c      	add	r2, sp, #48	@ 0x30
 800cfd8:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800cfdc:	930a      	str	r3, [sp, #40]	@ 0x28
 800cfde:	9ba5      	ldr	r3, [sp, #660]	@ 0x294
 800cfe0:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 800cfe4:	9309      	str	r3, [sp, #36]	@ 0x24
 800cfe6:	ea4f 03c8 	mov.w	r3, r8, lsl #3
 800cfea:	930b      	str	r3, [sp, #44]	@ 0x2c
 800cfec:	ab98      	add	r3, sp, #608	@ 0x260
 800cfee:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 800cff2:	ed13 7b28 	vldr	d7, [r3, #-160]	@ 0xffffff60
 800cff6:	ed8d 7b02 	vstr	d7, [sp, #8]
 800cffa:	ac0c      	add	r4, sp, #48	@ 0x30
 800cffc:	ab70      	add	r3, sp, #448	@ 0x1c0
 800cffe:	eb03 05c8 	add.w	r5, r3, r8, lsl #3
 800d002:	46a1      	mov	r9, r4
 800d004:	46c2      	mov	sl, r8
 800d006:	f1ba 0f00 	cmp.w	sl, #0
 800d00a:	f1a5 0508 	sub.w	r5, r5, #8
 800d00e:	dc77      	bgt.n	800d100 <__kernel_rem_pio2+0x208>
 800d010:	4658      	mov	r0, fp
 800d012:	ed9d 0b02 	vldr	d0, [sp, #8]
 800d016:	f7ff feb3 	bl	800cd80 <scalbn>
 800d01a:	ec57 6b10 	vmov	r6, r7, d0
 800d01e:	2200      	movs	r2, #0
 800d020:	f04f 537f 	mov.w	r3, #1069547520	@ 0x3fc00000
 800d024:	4630      	mov	r0, r6
 800d026:	4639      	mov	r1, r7
 800d028:	f7f3 faee 	bl	8000608 <__aeabi_dmul>
 800d02c:	ec41 0b10 	vmov	d0, r0, r1
 800d030:	f000 faba 	bl	800d5a8 <floor>
 800d034:	4b75      	ldr	r3, [pc, #468]	@ (800d20c <__kernel_rem_pio2+0x314>)
 800d036:	ec51 0b10 	vmov	r0, r1, d0
 800d03a:	2200      	movs	r2, #0
 800d03c:	f7f3 fae4 	bl	8000608 <__aeabi_dmul>
 800d040:	4602      	mov	r2, r0
 800d042:	460b      	mov	r3, r1
 800d044:	4630      	mov	r0, r6
 800d046:	4639      	mov	r1, r7
 800d048:	f7f3 f926 	bl	8000298 <__aeabi_dsub>
 800d04c:	460f      	mov	r7, r1
 800d04e:	4606      	mov	r6, r0
 800d050:	f7f3 fd8a 	bl	8000b68 <__aeabi_d2iz>
 800d054:	9002      	str	r0, [sp, #8]
 800d056:	f7f3 fa6d 	bl	8000534 <__aeabi_i2d>
 800d05a:	4602      	mov	r2, r0
 800d05c:	460b      	mov	r3, r1
 800d05e:	4630      	mov	r0, r6
 800d060:	4639      	mov	r1, r7
 800d062:	f7f3 f919 	bl	8000298 <__aeabi_dsub>
 800d066:	f1bb 0f00 	cmp.w	fp, #0
 800d06a:	4606      	mov	r6, r0
 800d06c:	460f      	mov	r7, r1
 800d06e:	dd6c      	ble.n	800d14a <__kernel_rem_pio2+0x252>
 800d070:	f108 31ff 	add.w	r1, r8, #4294967295
 800d074:	ab0c      	add	r3, sp, #48	@ 0x30
 800d076:	9d02      	ldr	r5, [sp, #8]
 800d078:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800d07c:	f1cb 0018 	rsb	r0, fp, #24
 800d080:	fa43 f200 	asr.w	r2, r3, r0
 800d084:	4415      	add	r5, r2
 800d086:	4082      	lsls	r2, r0
 800d088:	1a9b      	subs	r3, r3, r2
 800d08a:	aa0c      	add	r2, sp, #48	@ 0x30
 800d08c:	9502      	str	r5, [sp, #8]
 800d08e:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 800d092:	f1cb 0217 	rsb	r2, fp, #23
 800d096:	fa43 f902 	asr.w	r9, r3, r2
 800d09a:	f1b9 0f00 	cmp.w	r9, #0
 800d09e:	dd64      	ble.n	800d16a <__kernel_rem_pio2+0x272>
 800d0a0:	9b02      	ldr	r3, [sp, #8]
 800d0a2:	2200      	movs	r2, #0
 800d0a4:	3301      	adds	r3, #1
 800d0a6:	9302      	str	r3, [sp, #8]
 800d0a8:	4615      	mov	r5, r2
 800d0aa:	f06f 417f 	mvn.w	r1, #4278190080	@ 0xff000000
 800d0ae:	4590      	cmp	r8, r2
 800d0b0:	f300 80b8 	bgt.w	800d224 <__kernel_rem_pio2+0x32c>
 800d0b4:	f1bb 0f00 	cmp.w	fp, #0
 800d0b8:	dd07      	ble.n	800d0ca <__kernel_rem_pio2+0x1d2>
 800d0ba:	f1bb 0f01 	cmp.w	fp, #1
 800d0be:	f000 80bf 	beq.w	800d240 <__kernel_rem_pio2+0x348>
 800d0c2:	f1bb 0f02 	cmp.w	fp, #2
 800d0c6:	f000 80c6 	beq.w	800d256 <__kernel_rem_pio2+0x35e>
 800d0ca:	f1b9 0f02 	cmp.w	r9, #2
 800d0ce:	d14c      	bne.n	800d16a <__kernel_rem_pio2+0x272>
 800d0d0:	4632      	mov	r2, r6
 800d0d2:	463b      	mov	r3, r7
 800d0d4:	494e      	ldr	r1, [pc, #312]	@ (800d210 <__kernel_rem_pio2+0x318>)
 800d0d6:	2000      	movs	r0, #0
 800d0d8:	f7f3 f8de 	bl	8000298 <__aeabi_dsub>
 800d0dc:	4606      	mov	r6, r0
 800d0de:	460f      	mov	r7, r1
 800d0e0:	2d00      	cmp	r5, #0
 800d0e2:	d042      	beq.n	800d16a <__kernel_rem_pio2+0x272>
 800d0e4:	4658      	mov	r0, fp
 800d0e6:	ed9f 0b46 	vldr	d0, [pc, #280]	@ 800d200 <__kernel_rem_pio2+0x308>
 800d0ea:	f7ff fe49 	bl	800cd80 <scalbn>
 800d0ee:	4630      	mov	r0, r6
 800d0f0:	4639      	mov	r1, r7
 800d0f2:	ec53 2b10 	vmov	r2, r3, d0
 800d0f6:	f7f3 f8cf 	bl	8000298 <__aeabi_dsub>
 800d0fa:	4606      	mov	r6, r0
 800d0fc:	460f      	mov	r7, r1
 800d0fe:	e034      	b.n	800d16a <__kernel_rem_pio2+0x272>
 800d100:	4b44      	ldr	r3, [pc, #272]	@ (800d214 <__kernel_rem_pio2+0x31c>)
 800d102:	2200      	movs	r2, #0
 800d104:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d108:	f7f3 fa7e 	bl	8000608 <__aeabi_dmul>
 800d10c:	f7f3 fd2c 	bl	8000b68 <__aeabi_d2iz>
 800d110:	f7f3 fa10 	bl	8000534 <__aeabi_i2d>
 800d114:	4b40      	ldr	r3, [pc, #256]	@ (800d218 <__kernel_rem_pio2+0x320>)
 800d116:	2200      	movs	r2, #0
 800d118:	4606      	mov	r6, r0
 800d11a:	460f      	mov	r7, r1
 800d11c:	f7f3 fa74 	bl	8000608 <__aeabi_dmul>
 800d120:	4602      	mov	r2, r0
 800d122:	460b      	mov	r3, r1
 800d124:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d128:	f7f3 f8b6 	bl	8000298 <__aeabi_dsub>
 800d12c:	f7f3 fd1c 	bl	8000b68 <__aeabi_d2iz>
 800d130:	e9d5 2300 	ldrd	r2, r3, [r5]
 800d134:	f849 0b04 	str.w	r0, [r9], #4
 800d138:	4639      	mov	r1, r7
 800d13a:	4630      	mov	r0, r6
 800d13c:	f7f3 f8ae 	bl	800029c <__adddf3>
 800d140:	f10a 3aff 	add.w	sl, sl, #4294967295
 800d144:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800d148:	e75d      	b.n	800d006 <__kernel_rem_pio2+0x10e>
 800d14a:	d107      	bne.n	800d15c <__kernel_rem_pio2+0x264>
 800d14c:	f108 33ff 	add.w	r3, r8, #4294967295
 800d150:	aa0c      	add	r2, sp, #48	@ 0x30
 800d152:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800d156:	ea4f 59e3 	mov.w	r9, r3, asr #23
 800d15a:	e79e      	b.n	800d09a <__kernel_rem_pio2+0x1a2>
 800d15c:	4b2f      	ldr	r3, [pc, #188]	@ (800d21c <__kernel_rem_pio2+0x324>)
 800d15e:	2200      	movs	r2, #0
 800d160:	f7f3 fcd8 	bl	8000b14 <__aeabi_dcmpge>
 800d164:	2800      	cmp	r0, #0
 800d166:	d143      	bne.n	800d1f0 <__kernel_rem_pio2+0x2f8>
 800d168:	4681      	mov	r9, r0
 800d16a:	2200      	movs	r2, #0
 800d16c:	2300      	movs	r3, #0
 800d16e:	4630      	mov	r0, r6
 800d170:	4639      	mov	r1, r7
 800d172:	f7f3 fcb1 	bl	8000ad8 <__aeabi_dcmpeq>
 800d176:	2800      	cmp	r0, #0
 800d178:	f000 80bf 	beq.w	800d2fa <__kernel_rem_pio2+0x402>
 800d17c:	f108 33ff 	add.w	r3, r8, #4294967295
 800d180:	2200      	movs	r2, #0
 800d182:	9900      	ldr	r1, [sp, #0]
 800d184:	428b      	cmp	r3, r1
 800d186:	da6e      	bge.n	800d266 <__kernel_rem_pio2+0x36e>
 800d188:	2a00      	cmp	r2, #0
 800d18a:	f000 8089 	beq.w	800d2a0 <__kernel_rem_pio2+0x3a8>
 800d18e:	f108 38ff 	add.w	r8, r8, #4294967295
 800d192:	ab0c      	add	r3, sp, #48	@ 0x30
 800d194:	f1ab 0b18 	sub.w	fp, fp, #24
 800d198:	f853 3028 	ldr.w	r3, [r3, r8, lsl #2]
 800d19c:	2b00      	cmp	r3, #0
 800d19e:	d0f6      	beq.n	800d18e <__kernel_rem_pio2+0x296>
 800d1a0:	4658      	mov	r0, fp
 800d1a2:	ed9f 0b17 	vldr	d0, [pc, #92]	@ 800d200 <__kernel_rem_pio2+0x308>
 800d1a6:	f7ff fdeb 	bl	800cd80 <scalbn>
 800d1aa:	f108 0301 	add.w	r3, r8, #1
 800d1ae:	00da      	lsls	r2, r3, #3
 800d1b0:	9205      	str	r2, [sp, #20]
 800d1b2:	ec55 4b10 	vmov	r4, r5, d0
 800d1b6:	aa70      	add	r2, sp, #448	@ 0x1c0
 800d1b8:	f8df b058 	ldr.w	fp, [pc, #88]	@ 800d214 <__kernel_rem_pio2+0x31c>
 800d1bc:	eb02 07c3 	add.w	r7, r2, r3, lsl #3
 800d1c0:	4646      	mov	r6, r8
 800d1c2:	f04f 0a00 	mov.w	sl, #0
 800d1c6:	2e00      	cmp	r6, #0
 800d1c8:	f280 80cf 	bge.w	800d36a <__kernel_rem_pio2+0x472>
 800d1cc:	4644      	mov	r4, r8
 800d1ce:	2c00      	cmp	r4, #0
 800d1d0:	f2c0 80fd 	blt.w	800d3ce <__kernel_rem_pio2+0x4d6>
 800d1d4:	4b12      	ldr	r3, [pc, #72]	@ (800d220 <__kernel_rem_pio2+0x328>)
 800d1d6:	461f      	mov	r7, r3
 800d1d8:	ab70      	add	r3, sp, #448	@ 0x1c0
 800d1da:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800d1de:	9306      	str	r3, [sp, #24]
 800d1e0:	f04f 0a00 	mov.w	sl, #0
 800d1e4:	f04f 0b00 	mov.w	fp, #0
 800d1e8:	2600      	movs	r6, #0
 800d1ea:	eba8 0504 	sub.w	r5, r8, r4
 800d1ee:	e0e2      	b.n	800d3b6 <__kernel_rem_pio2+0x4be>
 800d1f0:	f04f 0902 	mov.w	r9, #2
 800d1f4:	e754      	b.n	800d0a0 <__kernel_rem_pio2+0x1a8>
 800d1f6:	bf00      	nop
	...
 800d204:	3ff00000 	.word	0x3ff00000
 800d208:	0800dbd0 	.word	0x0800dbd0
 800d20c:	40200000 	.word	0x40200000
 800d210:	3ff00000 	.word	0x3ff00000
 800d214:	3e700000 	.word	0x3e700000
 800d218:	41700000 	.word	0x41700000
 800d21c:	3fe00000 	.word	0x3fe00000
 800d220:	0800db90 	.word	0x0800db90
 800d224:	f854 3b04 	ldr.w	r3, [r4], #4
 800d228:	b945      	cbnz	r5, 800d23c <__kernel_rem_pio2+0x344>
 800d22a:	b123      	cbz	r3, 800d236 <__kernel_rem_pio2+0x33e>
 800d22c:	f1c3 7380 	rsb	r3, r3, #16777216	@ 0x1000000
 800d230:	f844 3c04 	str.w	r3, [r4, #-4]
 800d234:	2301      	movs	r3, #1
 800d236:	3201      	adds	r2, #1
 800d238:	461d      	mov	r5, r3
 800d23a:	e738      	b.n	800d0ae <__kernel_rem_pio2+0x1b6>
 800d23c:	1acb      	subs	r3, r1, r3
 800d23e:	e7f7      	b.n	800d230 <__kernel_rem_pio2+0x338>
 800d240:	f108 32ff 	add.w	r2, r8, #4294967295
 800d244:	ab0c      	add	r3, sp, #48	@ 0x30
 800d246:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d24a:	f3c3 0316 	ubfx	r3, r3, #0, #23
 800d24e:	a90c      	add	r1, sp, #48	@ 0x30
 800d250:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 800d254:	e739      	b.n	800d0ca <__kernel_rem_pio2+0x1d2>
 800d256:	f108 32ff 	add.w	r2, r8, #4294967295
 800d25a:	ab0c      	add	r3, sp, #48	@ 0x30
 800d25c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d260:	f3c3 0315 	ubfx	r3, r3, #0, #22
 800d264:	e7f3      	b.n	800d24e <__kernel_rem_pio2+0x356>
 800d266:	a90c      	add	r1, sp, #48	@ 0x30
 800d268:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 800d26c:	3b01      	subs	r3, #1
 800d26e:	430a      	orrs	r2, r1
 800d270:	e787      	b.n	800d182 <__kernel_rem_pio2+0x28a>
 800d272:	3401      	adds	r4, #1
 800d274:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 800d278:	2a00      	cmp	r2, #0
 800d27a:	d0fa      	beq.n	800d272 <__kernel_rem_pio2+0x37a>
 800d27c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800d27e:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800d282:	eb0d 0503 	add.w	r5, sp, r3
 800d286:	9b06      	ldr	r3, [sp, #24]
 800d288:	aa20      	add	r2, sp, #128	@ 0x80
 800d28a:	4443      	add	r3, r8
 800d28c:	f108 0701 	add.w	r7, r8, #1
 800d290:	3d98      	subs	r5, #152	@ 0x98
 800d292:	eb02 06c3 	add.w	r6, r2, r3, lsl #3
 800d296:	4444      	add	r4, r8
 800d298:	42bc      	cmp	r4, r7
 800d29a:	da04      	bge.n	800d2a6 <__kernel_rem_pio2+0x3ae>
 800d29c:	46a0      	mov	r8, r4
 800d29e:	e6a2      	b.n	800cfe6 <__kernel_rem_pio2+0xee>
 800d2a0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800d2a2:	2401      	movs	r4, #1
 800d2a4:	e7e6      	b.n	800d274 <__kernel_rem_pio2+0x37c>
 800d2a6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d2a8:	f853 0027 	ldr.w	r0, [r3, r7, lsl #2]
 800d2ac:	f7f3 f942 	bl	8000534 <__aeabi_i2d>
 800d2b0:	ed9f 7bb1 	vldr	d7, [pc, #708]	@ 800d578 <__kernel_rem_pio2+0x680>
 800d2b4:	e8e6 0102 	strd	r0, r1, [r6], #8
 800d2b8:	ed8d 7b02 	vstr	d7, [sp, #8]
 800d2bc:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800d2c0:	46b2      	mov	sl, r6
 800d2c2:	f04f 0800 	mov.w	r8, #0
 800d2c6:	9b05      	ldr	r3, [sp, #20]
 800d2c8:	4598      	cmp	r8, r3
 800d2ca:	dd05      	ble.n	800d2d8 <__kernel_rem_pio2+0x3e0>
 800d2cc:	ed9d 7b02 	vldr	d7, [sp, #8]
 800d2d0:	3701      	adds	r7, #1
 800d2d2:	eca5 7b02 	vstmia	r5!, {d7}
 800d2d6:	e7df      	b.n	800d298 <__kernel_rem_pio2+0x3a0>
 800d2d8:	e97a 2302 	ldrd	r2, r3, [sl, #-8]!
 800d2dc:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 800d2e0:	f7f3 f992 	bl	8000608 <__aeabi_dmul>
 800d2e4:	4602      	mov	r2, r0
 800d2e6:	460b      	mov	r3, r1
 800d2e8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d2ec:	f7f2 ffd6 	bl	800029c <__adddf3>
 800d2f0:	f108 0801 	add.w	r8, r8, #1
 800d2f4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800d2f8:	e7e5      	b.n	800d2c6 <__kernel_rem_pio2+0x3ce>
 800d2fa:	f1cb 0000 	rsb	r0, fp, #0
 800d2fe:	ec47 6b10 	vmov	d0, r6, r7
 800d302:	f7ff fd3d 	bl	800cd80 <scalbn>
 800d306:	ec55 4b10 	vmov	r4, r5, d0
 800d30a:	4b9d      	ldr	r3, [pc, #628]	@ (800d580 <__kernel_rem_pio2+0x688>)
 800d30c:	2200      	movs	r2, #0
 800d30e:	4620      	mov	r0, r4
 800d310:	4629      	mov	r1, r5
 800d312:	f7f3 fbff 	bl	8000b14 <__aeabi_dcmpge>
 800d316:	b300      	cbz	r0, 800d35a <__kernel_rem_pio2+0x462>
 800d318:	4b9a      	ldr	r3, [pc, #616]	@ (800d584 <__kernel_rem_pio2+0x68c>)
 800d31a:	2200      	movs	r2, #0
 800d31c:	4620      	mov	r0, r4
 800d31e:	4629      	mov	r1, r5
 800d320:	f7f3 f972 	bl	8000608 <__aeabi_dmul>
 800d324:	f7f3 fc20 	bl	8000b68 <__aeabi_d2iz>
 800d328:	4606      	mov	r6, r0
 800d32a:	f7f3 f903 	bl	8000534 <__aeabi_i2d>
 800d32e:	4b94      	ldr	r3, [pc, #592]	@ (800d580 <__kernel_rem_pio2+0x688>)
 800d330:	2200      	movs	r2, #0
 800d332:	f7f3 f969 	bl	8000608 <__aeabi_dmul>
 800d336:	460b      	mov	r3, r1
 800d338:	4602      	mov	r2, r0
 800d33a:	4629      	mov	r1, r5
 800d33c:	4620      	mov	r0, r4
 800d33e:	f7f2 ffab 	bl	8000298 <__aeabi_dsub>
 800d342:	f7f3 fc11 	bl	8000b68 <__aeabi_d2iz>
 800d346:	ab0c      	add	r3, sp, #48	@ 0x30
 800d348:	f10b 0b18 	add.w	fp, fp, #24
 800d34c:	f843 0028 	str.w	r0, [r3, r8, lsl #2]
 800d350:	f108 0801 	add.w	r8, r8, #1
 800d354:	f843 6028 	str.w	r6, [r3, r8, lsl #2]
 800d358:	e722      	b.n	800d1a0 <__kernel_rem_pio2+0x2a8>
 800d35a:	4620      	mov	r0, r4
 800d35c:	4629      	mov	r1, r5
 800d35e:	f7f3 fc03 	bl	8000b68 <__aeabi_d2iz>
 800d362:	ab0c      	add	r3, sp, #48	@ 0x30
 800d364:	f843 0028 	str.w	r0, [r3, r8, lsl #2]
 800d368:	e71a      	b.n	800d1a0 <__kernel_rem_pio2+0x2a8>
 800d36a:	ab0c      	add	r3, sp, #48	@ 0x30
 800d36c:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 800d370:	f7f3 f8e0 	bl	8000534 <__aeabi_i2d>
 800d374:	4622      	mov	r2, r4
 800d376:	462b      	mov	r3, r5
 800d378:	f7f3 f946 	bl	8000608 <__aeabi_dmul>
 800d37c:	4652      	mov	r2, sl
 800d37e:	e967 0102 	strd	r0, r1, [r7, #-8]!
 800d382:	465b      	mov	r3, fp
 800d384:	4620      	mov	r0, r4
 800d386:	4629      	mov	r1, r5
 800d388:	f7f3 f93e 	bl	8000608 <__aeabi_dmul>
 800d38c:	3e01      	subs	r6, #1
 800d38e:	4604      	mov	r4, r0
 800d390:	460d      	mov	r5, r1
 800d392:	e718      	b.n	800d1c6 <__kernel_rem_pio2+0x2ce>
 800d394:	9906      	ldr	r1, [sp, #24]
 800d396:	e8f1 2302 	ldrd	r2, r3, [r1], #8
 800d39a:	9106      	str	r1, [sp, #24]
 800d39c:	e8f7 0102 	ldrd	r0, r1, [r7], #8
 800d3a0:	f7f3 f932 	bl	8000608 <__aeabi_dmul>
 800d3a4:	4602      	mov	r2, r0
 800d3a6:	460b      	mov	r3, r1
 800d3a8:	4650      	mov	r0, sl
 800d3aa:	4659      	mov	r1, fp
 800d3ac:	f7f2 ff76 	bl	800029c <__adddf3>
 800d3b0:	3601      	adds	r6, #1
 800d3b2:	4682      	mov	sl, r0
 800d3b4:	468b      	mov	fp, r1
 800d3b6:	9b00      	ldr	r3, [sp, #0]
 800d3b8:	429e      	cmp	r6, r3
 800d3ba:	dc01      	bgt.n	800d3c0 <__kernel_rem_pio2+0x4c8>
 800d3bc:	42b5      	cmp	r5, r6
 800d3be:	dae9      	bge.n	800d394 <__kernel_rem_pio2+0x49c>
 800d3c0:	ab48      	add	r3, sp, #288	@ 0x120
 800d3c2:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 800d3c6:	e9c5 ab00 	strd	sl, fp, [r5]
 800d3ca:	3c01      	subs	r4, #1
 800d3cc:	e6ff      	b.n	800d1ce <__kernel_rem_pio2+0x2d6>
 800d3ce:	9ba4      	ldr	r3, [sp, #656]	@ 0x290
 800d3d0:	2b02      	cmp	r3, #2
 800d3d2:	dc0b      	bgt.n	800d3ec <__kernel_rem_pio2+0x4f4>
 800d3d4:	2b00      	cmp	r3, #0
 800d3d6:	dc39      	bgt.n	800d44c <__kernel_rem_pio2+0x554>
 800d3d8:	d05d      	beq.n	800d496 <__kernel_rem_pio2+0x59e>
 800d3da:	9b02      	ldr	r3, [sp, #8]
 800d3dc:	f003 0007 	and.w	r0, r3, #7
 800d3e0:	f50d 7d19 	add.w	sp, sp, #612	@ 0x264
 800d3e4:	ecbd 8b02 	vpop	{d8}
 800d3e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d3ec:	9ba4      	ldr	r3, [sp, #656]	@ 0x290
 800d3ee:	2b03      	cmp	r3, #3
 800d3f0:	d1f3      	bne.n	800d3da <__kernel_rem_pio2+0x4e2>
 800d3f2:	9b05      	ldr	r3, [sp, #20]
 800d3f4:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800d3f8:	eb0d 0403 	add.w	r4, sp, r3
 800d3fc:	f5a4 74a4 	sub.w	r4, r4, #328	@ 0x148
 800d400:	4625      	mov	r5, r4
 800d402:	46c2      	mov	sl, r8
 800d404:	f1ba 0f00 	cmp.w	sl, #0
 800d408:	f1a5 0508 	sub.w	r5, r5, #8
 800d40c:	dc6b      	bgt.n	800d4e6 <__kernel_rem_pio2+0x5ee>
 800d40e:	4645      	mov	r5, r8
 800d410:	2d01      	cmp	r5, #1
 800d412:	f1a4 0408 	sub.w	r4, r4, #8
 800d416:	f300 8087 	bgt.w	800d528 <__kernel_rem_pio2+0x630>
 800d41a:	9c05      	ldr	r4, [sp, #20]
 800d41c:	ab48      	add	r3, sp, #288	@ 0x120
 800d41e:	441c      	add	r4, r3
 800d420:	2000      	movs	r0, #0
 800d422:	2100      	movs	r1, #0
 800d424:	f1b8 0f01 	cmp.w	r8, #1
 800d428:	f300 809c 	bgt.w	800d564 <__kernel_rem_pio2+0x66c>
 800d42c:	e9dd 7848 	ldrd	r7, r8, [sp, #288]	@ 0x120
 800d430:	e9dd 564a 	ldrd	r5, r6, [sp, #296]	@ 0x128
 800d434:	f1b9 0f00 	cmp.w	r9, #0
 800d438:	f040 80a6 	bne.w	800d588 <__kernel_rem_pio2+0x690>
 800d43c:	9b04      	ldr	r3, [sp, #16]
 800d43e:	e9c3 7800 	strd	r7, r8, [r3]
 800d442:	e9c3 5602 	strd	r5, r6, [r3, #8]
 800d446:	e9c3 0104 	strd	r0, r1, [r3, #16]
 800d44a:	e7c6      	b.n	800d3da <__kernel_rem_pio2+0x4e2>
 800d44c:	9d05      	ldr	r5, [sp, #20]
 800d44e:	ab48      	add	r3, sp, #288	@ 0x120
 800d450:	441d      	add	r5, r3
 800d452:	4644      	mov	r4, r8
 800d454:	2000      	movs	r0, #0
 800d456:	2100      	movs	r1, #0
 800d458:	2c00      	cmp	r4, #0
 800d45a:	da35      	bge.n	800d4c8 <__kernel_rem_pio2+0x5d0>
 800d45c:	f1b9 0f00 	cmp.w	r9, #0
 800d460:	d038      	beq.n	800d4d4 <__kernel_rem_pio2+0x5dc>
 800d462:	4602      	mov	r2, r0
 800d464:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800d468:	9c04      	ldr	r4, [sp, #16]
 800d46a:	e9c4 2300 	strd	r2, r3, [r4]
 800d46e:	4602      	mov	r2, r0
 800d470:	460b      	mov	r3, r1
 800d472:	e9dd 0148 	ldrd	r0, r1, [sp, #288]	@ 0x120
 800d476:	f7f2 ff0f 	bl	8000298 <__aeabi_dsub>
 800d47a:	ad4a      	add	r5, sp, #296	@ 0x128
 800d47c:	2401      	movs	r4, #1
 800d47e:	45a0      	cmp	r8, r4
 800d480:	da2b      	bge.n	800d4da <__kernel_rem_pio2+0x5e2>
 800d482:	f1b9 0f00 	cmp.w	r9, #0
 800d486:	d002      	beq.n	800d48e <__kernel_rem_pio2+0x596>
 800d488:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800d48c:	4619      	mov	r1, r3
 800d48e:	9b04      	ldr	r3, [sp, #16]
 800d490:	e9c3 0102 	strd	r0, r1, [r3, #8]
 800d494:	e7a1      	b.n	800d3da <__kernel_rem_pio2+0x4e2>
 800d496:	9c05      	ldr	r4, [sp, #20]
 800d498:	ab48      	add	r3, sp, #288	@ 0x120
 800d49a:	441c      	add	r4, r3
 800d49c:	2000      	movs	r0, #0
 800d49e:	2100      	movs	r1, #0
 800d4a0:	f1b8 0f00 	cmp.w	r8, #0
 800d4a4:	da09      	bge.n	800d4ba <__kernel_rem_pio2+0x5c2>
 800d4a6:	f1b9 0f00 	cmp.w	r9, #0
 800d4aa:	d002      	beq.n	800d4b2 <__kernel_rem_pio2+0x5ba>
 800d4ac:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800d4b0:	4619      	mov	r1, r3
 800d4b2:	9b04      	ldr	r3, [sp, #16]
 800d4b4:	e9c3 0100 	strd	r0, r1, [r3]
 800d4b8:	e78f      	b.n	800d3da <__kernel_rem_pio2+0x4e2>
 800d4ba:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800d4be:	f7f2 feed 	bl	800029c <__adddf3>
 800d4c2:	f108 38ff 	add.w	r8, r8, #4294967295
 800d4c6:	e7eb      	b.n	800d4a0 <__kernel_rem_pio2+0x5a8>
 800d4c8:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 800d4cc:	f7f2 fee6 	bl	800029c <__adddf3>
 800d4d0:	3c01      	subs	r4, #1
 800d4d2:	e7c1      	b.n	800d458 <__kernel_rem_pio2+0x560>
 800d4d4:	4602      	mov	r2, r0
 800d4d6:	460b      	mov	r3, r1
 800d4d8:	e7c6      	b.n	800d468 <__kernel_rem_pio2+0x570>
 800d4da:	e8f5 2302 	ldrd	r2, r3, [r5], #8
 800d4de:	f7f2 fedd 	bl	800029c <__adddf3>
 800d4e2:	3401      	adds	r4, #1
 800d4e4:	e7cb      	b.n	800d47e <__kernel_rem_pio2+0x586>
 800d4e6:	ed95 7b00 	vldr	d7, [r5]
 800d4ea:	ed8d 7b00 	vstr	d7, [sp]
 800d4ee:	ed95 7b02 	vldr	d7, [r5, #8]
 800d4f2:	e9dd 0100 	ldrd	r0, r1, [sp]
 800d4f6:	ec53 2b17 	vmov	r2, r3, d7
 800d4fa:	ed8d 7b06 	vstr	d7, [sp, #24]
 800d4fe:	f7f2 fecd 	bl	800029c <__adddf3>
 800d502:	4602      	mov	r2, r0
 800d504:	460b      	mov	r3, r1
 800d506:	4606      	mov	r6, r0
 800d508:	460f      	mov	r7, r1
 800d50a:	e9dd 0100 	ldrd	r0, r1, [sp]
 800d50e:	f7f2 fec3 	bl	8000298 <__aeabi_dsub>
 800d512:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800d516:	f7f2 fec1 	bl	800029c <__adddf3>
 800d51a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800d51e:	e9c5 0102 	strd	r0, r1, [r5, #8]
 800d522:	e9c5 6700 	strd	r6, r7, [r5]
 800d526:	e76d      	b.n	800d404 <__kernel_rem_pio2+0x50c>
 800d528:	ed94 7b00 	vldr	d7, [r4]
 800d52c:	e9d4 ab02 	ldrd	sl, fp, [r4, #8]
 800d530:	ec51 0b17 	vmov	r0, r1, d7
 800d534:	4652      	mov	r2, sl
 800d536:	465b      	mov	r3, fp
 800d538:	ed8d 7b00 	vstr	d7, [sp]
 800d53c:	f7f2 feae 	bl	800029c <__adddf3>
 800d540:	4602      	mov	r2, r0
 800d542:	460b      	mov	r3, r1
 800d544:	4606      	mov	r6, r0
 800d546:	460f      	mov	r7, r1
 800d548:	e9dd 0100 	ldrd	r0, r1, [sp]
 800d54c:	f7f2 fea4 	bl	8000298 <__aeabi_dsub>
 800d550:	4652      	mov	r2, sl
 800d552:	465b      	mov	r3, fp
 800d554:	f7f2 fea2 	bl	800029c <__adddf3>
 800d558:	3d01      	subs	r5, #1
 800d55a:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800d55e:	e9c4 6700 	strd	r6, r7, [r4]
 800d562:	e755      	b.n	800d410 <__kernel_rem_pio2+0x518>
 800d564:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800d568:	f7f2 fe98 	bl	800029c <__adddf3>
 800d56c:	f108 38ff 	add.w	r8, r8, #4294967295
 800d570:	e758      	b.n	800d424 <__kernel_rem_pio2+0x52c>
 800d572:	bf00      	nop
 800d574:	f3af 8000 	nop.w
	...
 800d580:	41700000 	.word	0x41700000
 800d584:	3e700000 	.word	0x3e700000
 800d588:	9b04      	ldr	r3, [sp, #16]
 800d58a:	9a04      	ldr	r2, [sp, #16]
 800d58c:	601f      	str	r7, [r3, #0]
 800d58e:	f108 4400 	add.w	r4, r8, #2147483648	@ 0x80000000
 800d592:	605c      	str	r4, [r3, #4]
 800d594:	609d      	str	r5, [r3, #8]
 800d596:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800d59a:	60d3      	str	r3, [r2, #12]
 800d59c:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800d5a0:	6110      	str	r0, [r2, #16]
 800d5a2:	6153      	str	r3, [r2, #20]
 800d5a4:	e719      	b.n	800d3da <__kernel_rem_pio2+0x4e2>
 800d5a6:	bf00      	nop

0800d5a8 <floor>:
 800d5a8:	ec51 0b10 	vmov	r0, r1, d0
 800d5ac:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800d5b0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d5b4:	f2a3 36ff 	subw	r6, r3, #1023	@ 0x3ff
 800d5b8:	2e13      	cmp	r6, #19
 800d5ba:	460c      	mov	r4, r1
 800d5bc:	4605      	mov	r5, r0
 800d5be:	4680      	mov	r8, r0
 800d5c0:	dc34      	bgt.n	800d62c <floor+0x84>
 800d5c2:	2e00      	cmp	r6, #0
 800d5c4:	da17      	bge.n	800d5f6 <floor+0x4e>
 800d5c6:	a332      	add	r3, pc, #200	@ (adr r3, 800d690 <floor+0xe8>)
 800d5c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d5cc:	f7f2 fe66 	bl	800029c <__adddf3>
 800d5d0:	2200      	movs	r2, #0
 800d5d2:	2300      	movs	r3, #0
 800d5d4:	f7f3 faa8 	bl	8000b28 <__aeabi_dcmpgt>
 800d5d8:	b150      	cbz	r0, 800d5f0 <floor+0x48>
 800d5da:	2c00      	cmp	r4, #0
 800d5dc:	da55      	bge.n	800d68a <floor+0xe2>
 800d5de:	f024 4400 	bic.w	r4, r4, #2147483648	@ 0x80000000
 800d5e2:	432c      	orrs	r4, r5
 800d5e4:	2500      	movs	r5, #0
 800d5e6:	42ac      	cmp	r4, r5
 800d5e8:	4c2b      	ldr	r4, [pc, #172]	@ (800d698 <floor+0xf0>)
 800d5ea:	bf08      	it	eq
 800d5ec:	f04f 4400 	moveq.w	r4, #2147483648	@ 0x80000000
 800d5f0:	4621      	mov	r1, r4
 800d5f2:	4628      	mov	r0, r5
 800d5f4:	e023      	b.n	800d63e <floor+0x96>
 800d5f6:	4f29      	ldr	r7, [pc, #164]	@ (800d69c <floor+0xf4>)
 800d5f8:	4137      	asrs	r7, r6
 800d5fa:	ea01 0307 	and.w	r3, r1, r7
 800d5fe:	4303      	orrs	r3, r0
 800d600:	d01d      	beq.n	800d63e <floor+0x96>
 800d602:	a323      	add	r3, pc, #140	@ (adr r3, 800d690 <floor+0xe8>)
 800d604:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d608:	f7f2 fe48 	bl	800029c <__adddf3>
 800d60c:	2200      	movs	r2, #0
 800d60e:	2300      	movs	r3, #0
 800d610:	f7f3 fa8a 	bl	8000b28 <__aeabi_dcmpgt>
 800d614:	2800      	cmp	r0, #0
 800d616:	d0eb      	beq.n	800d5f0 <floor+0x48>
 800d618:	2c00      	cmp	r4, #0
 800d61a:	bfbe      	ittt	lt
 800d61c:	f44f 1380 	movlt.w	r3, #1048576	@ 0x100000
 800d620:	4133      	asrlt	r3, r6
 800d622:	18e4      	addlt	r4, r4, r3
 800d624:	ea24 0407 	bic.w	r4, r4, r7
 800d628:	2500      	movs	r5, #0
 800d62a:	e7e1      	b.n	800d5f0 <floor+0x48>
 800d62c:	2e33      	cmp	r6, #51	@ 0x33
 800d62e:	dd0a      	ble.n	800d646 <floor+0x9e>
 800d630:	f5b6 6f80 	cmp.w	r6, #1024	@ 0x400
 800d634:	d103      	bne.n	800d63e <floor+0x96>
 800d636:	4602      	mov	r2, r0
 800d638:	460b      	mov	r3, r1
 800d63a:	f7f2 fe2f 	bl	800029c <__adddf3>
 800d63e:	ec41 0b10 	vmov	d0, r0, r1
 800d642:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d646:	f2a3 4313 	subw	r3, r3, #1043	@ 0x413
 800d64a:	f04f 37ff 	mov.w	r7, #4294967295
 800d64e:	40df      	lsrs	r7, r3
 800d650:	4207      	tst	r7, r0
 800d652:	d0f4      	beq.n	800d63e <floor+0x96>
 800d654:	a30e      	add	r3, pc, #56	@ (adr r3, 800d690 <floor+0xe8>)
 800d656:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d65a:	f7f2 fe1f 	bl	800029c <__adddf3>
 800d65e:	2200      	movs	r2, #0
 800d660:	2300      	movs	r3, #0
 800d662:	f7f3 fa61 	bl	8000b28 <__aeabi_dcmpgt>
 800d666:	2800      	cmp	r0, #0
 800d668:	d0c2      	beq.n	800d5f0 <floor+0x48>
 800d66a:	2c00      	cmp	r4, #0
 800d66c:	da0a      	bge.n	800d684 <floor+0xdc>
 800d66e:	2e14      	cmp	r6, #20
 800d670:	d101      	bne.n	800d676 <floor+0xce>
 800d672:	3401      	adds	r4, #1
 800d674:	e006      	b.n	800d684 <floor+0xdc>
 800d676:	f1c6 0634 	rsb	r6, r6, #52	@ 0x34
 800d67a:	2301      	movs	r3, #1
 800d67c:	40b3      	lsls	r3, r6
 800d67e:	441d      	add	r5, r3
 800d680:	4545      	cmp	r5, r8
 800d682:	d3f6      	bcc.n	800d672 <floor+0xca>
 800d684:	ea25 0507 	bic.w	r5, r5, r7
 800d688:	e7b2      	b.n	800d5f0 <floor+0x48>
 800d68a:	2500      	movs	r5, #0
 800d68c:	462c      	mov	r4, r5
 800d68e:	e7af      	b.n	800d5f0 <floor+0x48>
 800d690:	8800759c 	.word	0x8800759c
 800d694:	7e37e43c 	.word	0x7e37e43c
 800d698:	bff00000 	.word	0xbff00000
 800d69c:	000fffff 	.word	0x000fffff

0800d6a0 <_init>:
 800d6a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d6a2:	bf00      	nop
 800d6a4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d6a6:	bc08      	pop	{r3}
 800d6a8:	469e      	mov	lr, r3
 800d6aa:	4770      	bx	lr

0800d6ac <_fini>:
 800d6ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d6ae:	bf00      	nop
 800d6b0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d6b2:	bc08      	pop	{r3}
 800d6b4:	469e      	mov	lr, r3
 800d6b6:	4770      	bx	lr
