// Seed: 1382171129
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_6;
endmodule
module module_0 (
    output wor id_0,
    output logic id_1,
    input supply1 id_2,
    output tri id_3,
    input logic module_1,
    output supply1 id_5,
    output wor id_6,
    output wire id_7,
    output supply0 id_8,
    input tri1 id_9,
    input supply0 id_10,
    input tri0 id_11,
    output tri0 id_12,
    input wire id_13,
    input wor id_14,
    input tri id_15,
    output uwire id_16,
    input tri0 id_17,
    output wand id_18,
    input tri0 id_19,
    output wand id_20,
    output wire id_21,
    input wor id_22,
    input tri0 id_23
);
  wire id_25;
  always_comb @(1'b0, posedge id_4 / 1 or posedge 1 - ~id_13) id_1 <= id_4;
  assign id_18 = 1;
  module_0 modCall_1 (
      id_25,
      id_25,
      id_25,
      id_25,
      id_25
  );
  assign {id_10, id_17 - 1} = (id_22);
  id_26(
      .id_0(id_23),
      .id_1(1),
      .id_2(1),
      .id_3(id_20),
      .id_4(id_11),
      .id_5(id_6),
      .id_6(id_7),
      .id_7(id_7)
  );
endmodule
