#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include <cydevice.h>
#include <cydevice_trm.h>

/* USBUART_1_bus_reset */
#define USBUART_1_bus_reset__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_1_bus_reset__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_1_bus_reset__INTC_MASK 0x01u
#define USBUART_1_bus_reset__INTC_NUMBER 0
#define USBUART_1_bus_reset__INTC_PRIOR_NUM 7
#define USBUART_1_bus_reset__INTC_PRIOR_REG CYREG_NVIC_PRI_0
#define USBUART_1_bus_reset__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_1_bus_reset__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* USBUART_1_arb_int */
#define USBUART_1_arb_int__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_1_arb_int__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_1_arb_int__INTC_MASK 0x400000u
#define USBUART_1_arb_int__INTC_NUMBER 22
#define USBUART_1_arb_int__INTC_PRIOR_NUM 7
#define USBUART_1_arb_int__INTC_PRIOR_REG CYREG_NVIC_PRI_22
#define USBUART_1_arb_int__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_1_arb_int__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* USBUART_1_ord_int */
#define USBUART_1_ord_int__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_1_ord_int__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_1_ord_int__INTC_MASK 0x2000000u
#define USBUART_1_ord_int__INTC_NUMBER 25
#define USBUART_1_ord_int__INTC_PRIOR_NUM 7
#define USBUART_1_ord_int__INTC_PRIOR_REG CYREG_NVIC_PRI_25
#define USBUART_1_ord_int__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_1_ord_int__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* USBUART_1_sof_int */
#define USBUART_1_sof_int__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_1_sof_int__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_1_sof_int__INTC_MASK 0x20u
#define USBUART_1_sof_int__INTC_NUMBER 5
#define USBUART_1_sof_int__INTC_PRIOR_NUM 7
#define USBUART_1_sof_int__INTC_PRIOR_REG CYREG_NVIC_PRI_5
#define USBUART_1_sof_int__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_1_sof_int__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* UART_1_IntClock */
#define UART_1_IntClock__CFG0 CYREG_CLKDIST_DCFG1_CFG0
#define UART_1_IntClock__CFG1 CYREG_CLKDIST_DCFG1_CFG1
#define UART_1_IntClock__CFG2 CYREG_CLKDIST_DCFG1_CFG2
#define UART_1_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define UART_1_IntClock__INDEX 0x01u
#define UART_1_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define UART_1_IntClock__PM_ACT_MSK 0x02u
#define UART_1_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define UART_1_IntClock__PM_STBY_MSK 0x02u

/* USBUART_1_Dp_1 */
#define USBUART_1_Dp_1__0__MASK 0x40u
#define USBUART_1_Dp_1__0__PC CYREG_PRT15_PC6
#define USBUART_1_Dp_1__0__PORT 15
#define USBUART_1_Dp_1__0__SHIFT 6
#define USBUART_1_Dp_1__AG CYREG_PRT15_AG
#define USBUART_1_Dp_1__AMUX CYREG_PRT15_AMUX
#define USBUART_1_Dp_1__BIE CYREG_PRT15_BIE
#define USBUART_1_Dp_1__BIT_MASK CYREG_PRT15_BIT_MASK
#define USBUART_1_Dp_1__BYP CYREG_PRT15_BYP
#define USBUART_1_Dp_1__CTL CYREG_PRT15_CTL
#define USBUART_1_Dp_1__DM0 CYREG_PRT15_DM0
#define USBUART_1_Dp_1__DM1 CYREG_PRT15_DM1
#define USBUART_1_Dp_1__DM2 CYREG_PRT15_DM2
#define USBUART_1_Dp_1__DR CYREG_PRT15_DR
#define USBUART_1_Dp_1__INP_DIS CYREG_PRT15_INP_DIS
#define USBUART_1_Dp_1__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define USBUART_1_Dp_1__LCD_EN CYREG_PRT15_LCD_EN
#define USBUART_1_Dp_1__PORT 15
#define USBUART_1_Dp_1__PRT CYREG_PRT15_PRT
#define USBUART_1_Dp_1__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define USBUART_1_Dp_1__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define USBUART_1_Dp_1__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define USBUART_1_Dp_1__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define USBUART_1_Dp_1__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define USBUART_1_Dp_1__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define USBUART_1_Dp_1__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define USBUART_1_Dp_1__PS CYREG_PRT15_PS
#define USBUART_1_Dp_1__SLW CYREG_PRT15_SLW

/* USBUART_1_ep_0 */
#define USBUART_1_ep_0__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_1_ep_0__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_1_ep_0__INTC_MASK 0x02u
#define USBUART_1_ep_0__INTC_NUMBER 1
#define USBUART_1_ep_0__INTC_PRIOR_NUM 7
#define USBUART_1_ep_0__INTC_PRIOR_REG CYREG_NVIC_PRI_1
#define USBUART_1_ep_0__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_1_ep_0__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* USBUART_1_ep_1 */
#define USBUART_1_ep_1__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_1_ep_1__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_1_ep_1__INTC_MASK 0x04u
#define USBUART_1_ep_1__INTC_NUMBER 2
#define USBUART_1_ep_1__INTC_PRIOR_NUM 7
#define USBUART_1_ep_1__INTC_PRIOR_REG CYREG_NVIC_PRI_2
#define USBUART_1_ep_1__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_1_ep_1__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* USBUART_1_ep_2 */
#define USBUART_1_ep_2__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_1_ep_2__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_1_ep_2__INTC_MASK 0x08u
#define USBUART_1_ep_2__INTC_NUMBER 3
#define USBUART_1_ep_2__INTC_PRIOR_NUM 7
#define USBUART_1_ep_2__INTC_PRIOR_REG CYREG_NVIC_PRI_3
#define USBUART_1_ep_2__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_1_ep_2__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* USBUART_1_ep_3 */
#define USBUART_1_ep_3__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_1_ep_3__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_1_ep_3__INTC_MASK 0x10u
#define USBUART_1_ep_3__INTC_NUMBER 4
#define USBUART_1_ep_3__INTC_PRIOR_NUM 7
#define USBUART_1_ep_3__INTC_PRIOR_REG CYREG_NVIC_PRI_4
#define USBUART_1_ep_3__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_1_ep_3__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* USBUART_1_USB */
#define USBUART_1_USB__ARB_CFG CYREG_USB_ARB_CFG
#define USBUART_1_USB__ARB_EP1_CFG CYREG_USB_ARB_EP1_CFG
#define USBUART_1_USB__ARB_EP1_INT_EN CYREG_USB_ARB_EP1_INT_EN
#define USBUART_1_USB__ARB_EP1_SR CYREG_USB_ARB_EP1_SR
#define USBUART_1_USB__ARB_EP2_CFG CYREG_USB_ARB_EP2_CFG
#define USBUART_1_USB__ARB_EP2_INT_EN CYREG_USB_ARB_EP2_INT_EN
#define USBUART_1_USB__ARB_EP2_SR CYREG_USB_ARB_EP2_SR
#define USBUART_1_USB__ARB_EP3_CFG CYREG_USB_ARB_EP3_CFG
#define USBUART_1_USB__ARB_EP3_INT_EN CYREG_USB_ARB_EP3_INT_EN
#define USBUART_1_USB__ARB_EP3_SR CYREG_USB_ARB_EP3_SR
#define USBUART_1_USB__ARB_EP4_CFG CYREG_USB_ARB_EP4_CFG
#define USBUART_1_USB__ARB_EP4_INT_EN CYREG_USB_ARB_EP4_INT_EN
#define USBUART_1_USB__ARB_EP4_SR CYREG_USB_ARB_EP4_SR
#define USBUART_1_USB__ARB_EP5_CFG CYREG_USB_ARB_EP5_CFG
#define USBUART_1_USB__ARB_EP5_INT_EN CYREG_USB_ARB_EP5_INT_EN
#define USBUART_1_USB__ARB_EP5_SR CYREG_USB_ARB_EP5_SR
#define USBUART_1_USB__ARB_EP6_CFG CYREG_USB_ARB_EP6_CFG
#define USBUART_1_USB__ARB_EP6_INT_EN CYREG_USB_ARB_EP6_INT_EN
#define USBUART_1_USB__ARB_EP6_SR CYREG_USB_ARB_EP6_SR
#define USBUART_1_USB__ARB_EP7_CFG CYREG_USB_ARB_EP7_CFG
#define USBUART_1_USB__ARB_EP7_INT_EN CYREG_USB_ARB_EP7_INT_EN
#define USBUART_1_USB__ARB_EP7_SR CYREG_USB_ARB_EP7_SR
#define USBUART_1_USB__ARB_EP8_CFG CYREG_USB_ARB_EP8_CFG
#define USBUART_1_USB__ARB_EP8_INT_EN CYREG_USB_ARB_EP8_INT_EN
#define USBUART_1_USB__ARB_EP8_SR CYREG_USB_ARB_EP8_SR
#define USBUART_1_USB__ARB_INT_EN CYREG_USB_ARB_INT_EN
#define USBUART_1_USB__ARB_INT_SR CYREG_USB_ARB_INT_SR
#define USBUART_1_USB__ARB_RW1_DR CYREG_USB_ARB_RW1_DR
#define USBUART_1_USB__ARB_RW1_RA CYREG_USB_ARB_RW1_RA
#define USBUART_1_USB__ARB_RW1_RA_MSB CYREG_USB_ARB_RW1_RA_MSB
#define USBUART_1_USB__ARB_RW1_WA CYREG_USB_ARB_RW1_WA
#define USBUART_1_USB__ARB_RW1_WA_MSB CYREG_USB_ARB_RW1_WA_MSB
#define USBUART_1_USB__ARB_RW2_DR CYREG_USB_ARB_RW2_DR
#define USBUART_1_USB__ARB_RW2_RA CYREG_USB_ARB_RW2_RA
#define USBUART_1_USB__ARB_RW2_RA_MSB CYREG_USB_ARB_RW2_RA_MSB
#define USBUART_1_USB__ARB_RW2_WA CYREG_USB_ARB_RW2_WA
#define USBUART_1_USB__ARB_RW2_WA_MSB CYREG_USB_ARB_RW2_WA_MSB
#define USBUART_1_USB__ARB_RW3_DR CYREG_USB_ARB_RW3_DR
#define USBUART_1_USB__ARB_RW3_RA CYREG_USB_ARB_RW3_RA
#define USBUART_1_USB__ARB_RW3_RA_MSB CYREG_USB_ARB_RW3_RA_MSB
#define USBUART_1_USB__ARB_RW3_WA CYREG_USB_ARB_RW3_WA
#define USBUART_1_USB__ARB_RW3_WA_MSB CYREG_USB_ARB_RW3_WA_MSB
#define USBUART_1_USB__ARB_RW4_DR CYREG_USB_ARB_RW4_DR
#define USBUART_1_USB__ARB_RW4_RA CYREG_USB_ARB_RW4_RA
#define USBUART_1_USB__ARB_RW4_RA_MSB CYREG_USB_ARB_RW4_RA_MSB
#define USBUART_1_USB__ARB_RW4_WA CYREG_USB_ARB_RW4_WA
#define USBUART_1_USB__ARB_RW4_WA_MSB CYREG_USB_ARB_RW4_WA_MSB
#define USBUART_1_USB__ARB_RW5_DR CYREG_USB_ARB_RW5_DR
#define USBUART_1_USB__ARB_RW5_RA CYREG_USB_ARB_RW5_RA
#define USBUART_1_USB__ARB_RW5_RA_MSB CYREG_USB_ARB_RW5_RA_MSB
#define USBUART_1_USB__ARB_RW5_WA CYREG_USB_ARB_RW5_WA
#define USBUART_1_USB__ARB_RW5_WA_MSB CYREG_USB_ARB_RW5_WA_MSB
#define USBUART_1_USB__ARB_RW6_DR CYREG_USB_ARB_RW6_DR
#define USBUART_1_USB__ARB_RW6_RA CYREG_USB_ARB_RW6_RA
#define USBUART_1_USB__ARB_RW6_RA_MSB CYREG_USB_ARB_RW6_RA_MSB
#define USBUART_1_USB__ARB_RW6_WA CYREG_USB_ARB_RW6_WA
#define USBUART_1_USB__ARB_RW6_WA_MSB CYREG_USB_ARB_RW6_WA_MSB
#define USBUART_1_USB__ARB_RW7_DR CYREG_USB_ARB_RW7_DR
#define USBUART_1_USB__ARB_RW7_RA CYREG_USB_ARB_RW7_RA
#define USBUART_1_USB__ARB_RW7_RA_MSB CYREG_USB_ARB_RW7_RA_MSB
#define USBUART_1_USB__ARB_RW7_WA CYREG_USB_ARB_RW7_WA
#define USBUART_1_USB__ARB_RW7_WA_MSB CYREG_USB_ARB_RW7_WA_MSB
#define USBUART_1_USB__ARB_RW8_DR CYREG_USB_ARB_RW8_DR
#define USBUART_1_USB__ARB_RW8_RA CYREG_USB_ARB_RW8_RA
#define USBUART_1_USB__ARB_RW8_RA_MSB CYREG_USB_ARB_RW8_RA_MSB
#define USBUART_1_USB__ARB_RW8_WA CYREG_USB_ARB_RW8_WA
#define USBUART_1_USB__ARB_RW8_WA_MSB CYREG_USB_ARB_RW8_WA_MSB
#define USBUART_1_USB__BUF_SIZE CYREG_USB_BUF_SIZE
#define USBUART_1_USB__BUS_RST_CNT CYREG_USB_BUS_RST_CNT
#define USBUART_1_USB__CR0 CYREG_USB_CR0
#define USBUART_1_USB__CR1 CYREG_USB_CR1
#define USBUART_1_USB__CWA CYREG_USB_CWA
#define USBUART_1_USB__CWA_MSB CYREG_USB_CWA_MSB
#define USBUART_1_USB__DMA_THRES CYREG_USB_DMA_THRES
#define USBUART_1_USB__DMA_THRES_MSB CYREG_USB_DMA_THRES_MSB
#define USBUART_1_USB__EP0_CNT CYREG_USB_EP0_CNT
#define USBUART_1_USB__EP0_CR CYREG_USB_EP0_CR
#define USBUART_1_USB__EP0_DR0 CYREG_USB_EP0_DR0
#define USBUART_1_USB__EP0_DR1 CYREG_USB_EP0_DR1
#define USBUART_1_USB__EP0_DR2 CYREG_USB_EP0_DR2
#define USBUART_1_USB__EP0_DR3 CYREG_USB_EP0_DR3
#define USBUART_1_USB__EP0_DR4 CYREG_USB_EP0_DR4
#define USBUART_1_USB__EP0_DR5 CYREG_USB_EP0_DR5
#define USBUART_1_USB__EP0_DR6 CYREG_USB_EP0_DR6
#define USBUART_1_USB__EP0_DR7 CYREG_USB_EP0_DR7
#define USBUART_1_USB__EP_ACTIVE CYREG_USB_EP_ACTIVE
#define USBUART_1_USB__EP_TYPE CYREG_USB_EP_TYPE
#define USBUART_1_USB__MEM_DATA CYREG_USB_MEM_DATA_MBASE
#define USBUART_1_USB__OSCLK_DR0 CYREG_USB_OSCLK_DR0
#define USBUART_1_USB__OSCLK_DR1 CYREG_USB_OSCLK_DR1
#define USBUART_1_USB__PM_ACT_CFG CYREG_PM_ACT_CFG5
#define USBUART_1_USB__PM_ACT_MSK 0x01u
#define USBUART_1_USB__PM_STBY_CFG CYREG_PM_STBY_CFG5
#define USBUART_1_USB__PM_STBY_MSK 0x01u
#define USBUART_1_USB__SIE_EP1_CNT0 CYREG_USB_SIE_EP1_CNT0
#define USBUART_1_USB__SIE_EP1_CNT1 CYREG_USB_SIE_EP1_CNT1
#define USBUART_1_USB__SIE_EP1_CR0 CYREG_USB_SIE_EP1_CR0
#define USBUART_1_USB__SIE_EP2_CNT0 CYREG_USB_SIE_EP2_CNT0
#define USBUART_1_USB__SIE_EP2_CNT1 CYREG_USB_SIE_EP2_CNT1
#define USBUART_1_USB__SIE_EP2_CR0 CYREG_USB_SIE_EP2_CR0
#define USBUART_1_USB__SIE_EP3_CNT0 CYREG_USB_SIE_EP3_CNT0
#define USBUART_1_USB__SIE_EP3_CNT1 CYREG_USB_SIE_EP3_CNT1
#define USBUART_1_USB__SIE_EP3_CR0 CYREG_USB_SIE_EP3_CR0
#define USBUART_1_USB__SIE_EP4_CNT0 CYREG_USB_SIE_EP4_CNT0
#define USBUART_1_USB__SIE_EP4_CNT1 CYREG_USB_SIE_EP4_CNT1
#define USBUART_1_USB__SIE_EP4_CR0 CYREG_USB_SIE_EP4_CR0
#define USBUART_1_USB__SIE_EP5_CNT0 CYREG_USB_SIE_EP5_CNT0
#define USBUART_1_USB__SIE_EP5_CNT1 CYREG_USB_SIE_EP5_CNT1
#define USBUART_1_USB__SIE_EP5_CR0 CYREG_USB_SIE_EP5_CR0
#define USBUART_1_USB__SIE_EP6_CNT0 CYREG_USB_SIE_EP6_CNT0
#define USBUART_1_USB__SIE_EP6_CNT1 CYREG_USB_SIE_EP6_CNT1
#define USBUART_1_USB__SIE_EP6_CR0 CYREG_USB_SIE_EP6_CR0
#define USBUART_1_USB__SIE_EP7_CNT0 CYREG_USB_SIE_EP7_CNT0
#define USBUART_1_USB__SIE_EP7_CNT1 CYREG_USB_SIE_EP7_CNT1
#define USBUART_1_USB__SIE_EP7_CR0 CYREG_USB_SIE_EP7_CR0
#define USBUART_1_USB__SIE_EP8_CNT0 CYREG_USB_SIE_EP8_CNT0
#define USBUART_1_USB__SIE_EP8_CNT1 CYREG_USB_SIE_EP8_CNT1
#define USBUART_1_USB__SIE_EP8_CR0 CYREG_USB_SIE_EP8_CR0
#define USBUART_1_USB__SIE_EP_INT_EN CYREG_USB_SIE_EP_INT_EN
#define USBUART_1_USB__SIE_EP_INT_SR CYREG_USB_SIE_EP_INT_SR
#define USBUART_1_USB__SOF0 CYREG_USB_SOF0
#define USBUART_1_USB__SOF1 CYREG_USB_SOF1
#define USBUART_1_USB__USBIO_CR0 CYREG_USB_USBIO_CR0
#define USBUART_1_USB__USBIO_CR1 CYREG_USB_USBIO_CR1
#define USBUART_1_USB__USBIO_CR2 CYREG_USB_USBIO_CR2
#define USBUART_1_USB__USB_CLK_EN CYREG_USB_USB_CLK_EN

/* UART_1_BUART */
#define UART_1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define UART_1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG CYREG_B1_UDB07_08_ST
#define UART_1_BUART_sRX_RxBitCounter_ST__MASK_REG CYREG_B1_UDB07_MSK
#define UART_1_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define UART_1_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define UART_1_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG CYREG_B1_UDB07_ST_CTL
#define UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG CYREG_B1_UDB07_ST_CTL
#define UART_1_BUART_sRX_RxBitCounter_ST__STATUS_REG CYREG_B1_UDB07_ST
#define UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB07_08_CTL
#define UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB07_08_CTL
#define UART_1_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB07_08_CTL
#define UART_1_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG CYREG_B1_UDB07_08_CTL
#define UART_1_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG CYREG_B1_UDB07_08_MSK
#define UART_1_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG CYREG_B1_UDB07_08_MSK
#define UART_1_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG CYREG_B1_UDB07_08_MSK
#define UART_1_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB07_08_MSK
#define UART_1_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define UART_1_BUART_sRX_RxBitCounter__CONTROL_REG CYREG_B1_UDB07_CTL
#define UART_1_BUART_sRX_RxBitCounter__CONTROL_ST_REG CYREG_B1_UDB07_ST_CTL
#define UART_1_BUART_sRX_RxBitCounter__COUNT_REG CYREG_B1_UDB07_CTL
#define UART_1_BUART_sRX_RxBitCounter__COUNT_ST_REG CYREG_B1_UDB07_ST_CTL
#define UART_1_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define UART_1_BUART_sRX_RxBitCounter__PERIOD_REG CYREG_B1_UDB07_MSK
#define UART_1_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define UART_1_BUART_sRX_RxShifter_u0__16BIT_A0_REG CYREG_B1_UDB04_05_A0
#define UART_1_BUART_sRX_RxShifter_u0__16BIT_A1_REG CYREG_B1_UDB04_05_A1
#define UART_1_BUART_sRX_RxShifter_u0__16BIT_D0_REG CYREG_B1_UDB04_05_D0
#define UART_1_BUART_sRX_RxShifter_u0__16BIT_D1_REG CYREG_B1_UDB04_05_D1
#define UART_1_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB04_05_ACTL
#define UART_1_BUART_sRX_RxShifter_u0__16BIT_F0_REG CYREG_B1_UDB04_05_F0
#define UART_1_BUART_sRX_RxShifter_u0__16BIT_F1_REG CYREG_B1_UDB04_05_F1
#define UART_1_BUART_sRX_RxShifter_u0__A0_A1_REG CYREG_B1_UDB04_A0_A1
#define UART_1_BUART_sRX_RxShifter_u0__A0_REG CYREG_B1_UDB04_A0
#define UART_1_BUART_sRX_RxShifter_u0__A1_REG CYREG_B1_UDB04_A1
#define UART_1_BUART_sRX_RxShifter_u0__D0_D1_REG CYREG_B1_UDB04_D0_D1
#define UART_1_BUART_sRX_RxShifter_u0__D0_REG CYREG_B1_UDB04_D0
#define UART_1_BUART_sRX_RxShifter_u0__D1_REG CYREG_B1_UDB04_D1
#define UART_1_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG CYREG_B1_UDB04_ACTL
#define UART_1_BUART_sRX_RxShifter_u0__F0_F1_REG CYREG_B1_UDB04_F0_F1
#define UART_1_BUART_sRX_RxShifter_u0__F0_REG CYREG_B1_UDB04_F0
#define UART_1_BUART_sRX_RxShifter_u0__F1_REG CYREG_B1_UDB04_F1
#define UART_1_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB04_05_ACTL
#define UART_1_BUART_sRX_RxSts__16BIT_STATUS_REG CYREG_B1_UDB04_05_ST
#define UART_1_BUART_sRX_RxSts__3__MASK 0x08u
#define UART_1_BUART_sRX_RxSts__3__POS 3
#define UART_1_BUART_sRX_RxSts__4__MASK 0x10u
#define UART_1_BUART_sRX_RxSts__4__POS 4
#define UART_1_BUART_sRX_RxSts__5__MASK 0x20u
#define UART_1_BUART_sRX_RxSts__5__POS 5
#define UART_1_BUART_sRX_RxSts__MASK 0x38u
#define UART_1_BUART_sRX_RxSts__MASK_REG CYREG_B1_UDB04_MSK
#define UART_1_BUART_sRX_RxSts__STATUS_AUX_CTL_REG CYREG_B1_UDB04_ACTL
#define UART_1_BUART_sRX_RxSts__STATUS_REG CYREG_B1_UDB04_ST
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_A0_REG CYREG_B1_UDB07_08_A0
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_A1_REG CYREG_B1_UDB07_08_A1
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_D0_REG CYREG_B1_UDB07_08_D0
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_D1_REG CYREG_B1_UDB07_08_D1
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_F0_REG CYREG_B1_UDB07_08_F0
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_F1_REG CYREG_B1_UDB07_08_F1
#define UART_1_BUART_sTX_TxShifter_u0__A0_A1_REG CYREG_B1_UDB07_A0_A1
#define UART_1_BUART_sTX_TxShifter_u0__A0_REG CYREG_B1_UDB07_A0
#define UART_1_BUART_sTX_TxShifter_u0__A1_REG CYREG_B1_UDB07_A1
#define UART_1_BUART_sTX_TxShifter_u0__D0_D1_REG CYREG_B1_UDB07_D0_D1
#define UART_1_BUART_sTX_TxShifter_u0__D0_REG CYREG_B1_UDB07_D0
#define UART_1_BUART_sTX_TxShifter_u0__D1_REG CYREG_B1_UDB07_D1
#define UART_1_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define UART_1_BUART_sTX_TxShifter_u0__F0_F1_REG CYREG_B1_UDB07_F0_F1
#define UART_1_BUART_sTX_TxShifter_u0__F0_REG CYREG_B1_UDB07_F0
#define UART_1_BUART_sTX_TxShifter_u0__F1_REG CYREG_B1_UDB07_F1
#define UART_1_BUART_sTX_TxShifter_u0__MSK_DP_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define UART_1_BUART_sTX_TxShifter_u0__PER_DP_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define UART_1_BUART_sTX_TxSts__0__MASK 0x01u
#define UART_1_BUART_sTX_TxSts__0__POS 0
#define UART_1_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB07_08_ACTL
#define UART_1_BUART_sTX_TxSts__16BIT_STATUS_REG CYREG_B0_UDB07_08_ST
#define UART_1_BUART_sTX_TxSts__1__MASK 0x02u
#define UART_1_BUART_sTX_TxSts__1__POS 1
#define UART_1_BUART_sTX_TxSts__2__MASK 0x04u
#define UART_1_BUART_sTX_TxSts__2__POS 2
#define UART_1_BUART_sTX_TxSts__3__MASK 0x08u
#define UART_1_BUART_sTX_TxSts__3__POS 3
#define UART_1_BUART_sTX_TxSts__MASK 0x0Fu
#define UART_1_BUART_sTX_TxSts__MASK_REG CYREG_B0_UDB07_MSK
#define UART_1_BUART_sTX_TxSts__STATUS_AUX_CTL_REG CYREG_B0_UDB07_ACTL
#define UART_1_BUART_sTX_TxSts__STATUS_REG CYREG_B0_UDB07_ST
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG CYREG_B1_UDB06_07_A0
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG CYREG_B1_UDB06_07_A1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG CYREG_B1_UDB06_07_D0
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG CYREG_B1_UDB06_07_D1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB06_07_ACTL
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG CYREG_B1_UDB06_07_F0
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG CYREG_B1_UDB06_07_F1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG CYREG_B1_UDB06_A0_A1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG CYREG_B1_UDB06_A0
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG CYREG_B1_UDB06_A1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG CYREG_B1_UDB06_D0_D1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG CYREG_B1_UDB06_D0
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG CYREG_B1_UDB06_D1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG CYREG_B1_UDB06_ACTL
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG CYREG_B1_UDB06_F0_F1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG CYREG_B1_UDB06_F0
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG CYREG_B1_UDB06_F1

/* USBUART_1_Dm */
#define USBUART_1_Dm__0__MASK 0x80u
#define USBUART_1_Dm__0__PC CYREG_PRT15_PC7
#define USBUART_1_Dm__0__PORT 15
#define USBUART_1_Dm__0__SHIFT 7
#define USBUART_1_Dm__AG CYREG_PRT15_AG
#define USBUART_1_Dm__AMUX CYREG_PRT15_AMUX
#define USBUART_1_Dm__BIE CYREG_PRT15_BIE
#define USBUART_1_Dm__BIT_MASK CYREG_PRT15_BIT_MASK
#define USBUART_1_Dm__BYP CYREG_PRT15_BYP
#define USBUART_1_Dm__CTL CYREG_PRT15_CTL
#define USBUART_1_Dm__DM0 CYREG_PRT15_DM0
#define USBUART_1_Dm__DM1 CYREG_PRT15_DM1
#define USBUART_1_Dm__DM2 CYREG_PRT15_DM2
#define USBUART_1_Dm__DR CYREG_PRT15_DR
#define USBUART_1_Dm__INP_DIS CYREG_PRT15_INP_DIS
#define USBUART_1_Dm__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define USBUART_1_Dm__LCD_EN CYREG_PRT15_LCD_EN
#define USBUART_1_Dm__PORT 15
#define USBUART_1_Dm__PRT CYREG_PRT15_PRT
#define USBUART_1_Dm__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define USBUART_1_Dm__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define USBUART_1_Dm__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define USBUART_1_Dm__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define USBUART_1_Dm__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define USBUART_1_Dm__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define USBUART_1_Dm__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define USBUART_1_Dm__PS CYREG_PRT15_PS
#define USBUART_1_Dm__SLW CYREG_PRT15_SLW

/* PrISM_10 */
#define PrISM_10_sC8_PrISMdp_u0__16BIT_A0_REG CYREG_B0_UDB08_09_A0
#define PrISM_10_sC8_PrISMdp_u0__16BIT_A1_REG CYREG_B0_UDB08_09_A1
#define PrISM_10_sC8_PrISMdp_u0__16BIT_D0_REG CYREG_B0_UDB08_09_D0
#define PrISM_10_sC8_PrISMdp_u0__16BIT_D1_REG CYREG_B0_UDB08_09_D1
#define PrISM_10_sC8_PrISMdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB08_09_ACTL
#define PrISM_10_sC8_PrISMdp_u0__16BIT_F0_REG CYREG_B0_UDB08_09_F0
#define PrISM_10_sC8_PrISMdp_u0__16BIT_F1_REG CYREG_B0_UDB08_09_F1
#define PrISM_10_sC8_PrISMdp_u0__A0_A1_REG CYREG_B0_UDB08_A0_A1
#define PrISM_10_sC8_PrISMdp_u0__A0_REG CYREG_B0_UDB08_A0
#define PrISM_10_sC8_PrISMdp_u0__A1_REG CYREG_B0_UDB08_A1
#define PrISM_10_sC8_PrISMdp_u0__D0_D1_REG CYREG_B0_UDB08_D0_D1
#define PrISM_10_sC8_PrISMdp_u0__D0_REG CYREG_B0_UDB08_D0
#define PrISM_10_sC8_PrISMdp_u0__D1_REG CYREG_B0_UDB08_D1
#define PrISM_10_sC8_PrISMdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB08_ACTL
#define PrISM_10_sC8_PrISMdp_u0__F0_F1_REG CYREG_B0_UDB08_F0_F1
#define PrISM_10_sC8_PrISMdp_u0__F0_REG CYREG_B0_UDB08_F0
#define PrISM_10_sC8_PrISMdp_u0__F1_REG CYREG_B0_UDB08_F1

/* PrISM_11 */
#define PrISM_11_sC8_PrISMdp_u0__16BIT_A0_REG CYREG_B0_UDB03_04_A0
#define PrISM_11_sC8_PrISMdp_u0__16BIT_A1_REG CYREG_B0_UDB03_04_A1
#define PrISM_11_sC8_PrISMdp_u0__16BIT_D0_REG CYREG_B0_UDB03_04_D0
#define PrISM_11_sC8_PrISMdp_u0__16BIT_D1_REG CYREG_B0_UDB03_04_D1
#define PrISM_11_sC8_PrISMdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB03_04_ACTL
#define PrISM_11_sC8_PrISMdp_u0__16BIT_F0_REG CYREG_B0_UDB03_04_F0
#define PrISM_11_sC8_PrISMdp_u0__16BIT_F1_REG CYREG_B0_UDB03_04_F1
#define PrISM_11_sC8_PrISMdp_u0__A0_A1_REG CYREG_B0_UDB03_A0_A1
#define PrISM_11_sC8_PrISMdp_u0__A0_REG CYREG_B0_UDB03_A0
#define PrISM_11_sC8_PrISMdp_u0__A1_REG CYREG_B0_UDB03_A1
#define PrISM_11_sC8_PrISMdp_u0__D0_D1_REG CYREG_B0_UDB03_D0_D1
#define PrISM_11_sC8_PrISMdp_u0__D0_REG CYREG_B0_UDB03_D0
#define PrISM_11_sC8_PrISMdp_u0__D1_REG CYREG_B0_UDB03_D1
#define PrISM_11_sC8_PrISMdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB03_ACTL
#define PrISM_11_sC8_PrISMdp_u0__F0_F1_REG CYREG_B0_UDB03_F0_F1
#define PrISM_11_sC8_PrISMdp_u0__F0_REG CYREG_B0_UDB03_F0
#define PrISM_11_sC8_PrISMdp_u0__F1_REG CYREG_B0_UDB03_F1

/* PrISM_12 */
#define PrISM_12_sC8_PrISMdp_u0__16BIT_A0_REG CYREG_B0_UDB09_10_A0
#define PrISM_12_sC8_PrISMdp_u0__16BIT_A1_REG CYREG_B0_UDB09_10_A1
#define PrISM_12_sC8_PrISMdp_u0__16BIT_D0_REG CYREG_B0_UDB09_10_D0
#define PrISM_12_sC8_PrISMdp_u0__16BIT_D1_REG CYREG_B0_UDB09_10_D1
#define PrISM_12_sC8_PrISMdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB09_10_ACTL
#define PrISM_12_sC8_PrISMdp_u0__16BIT_F0_REG CYREG_B0_UDB09_10_F0
#define PrISM_12_sC8_PrISMdp_u0__16BIT_F1_REG CYREG_B0_UDB09_10_F1
#define PrISM_12_sC8_PrISMdp_u0__A0_A1_REG CYREG_B0_UDB09_A0_A1
#define PrISM_12_sC8_PrISMdp_u0__A0_REG CYREG_B0_UDB09_A0
#define PrISM_12_sC8_PrISMdp_u0__A1_REG CYREG_B0_UDB09_A1
#define PrISM_12_sC8_PrISMdp_u0__D0_D1_REG CYREG_B0_UDB09_D0_D1
#define PrISM_12_sC8_PrISMdp_u0__D0_REG CYREG_B0_UDB09_D0
#define PrISM_12_sC8_PrISMdp_u0__D1_REG CYREG_B0_UDB09_D1
#define PrISM_12_sC8_PrISMdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB09_ACTL
#define PrISM_12_sC8_PrISMdp_u0__F0_F1_REG CYREG_B0_UDB09_F0_F1
#define PrISM_12_sC8_PrISMdp_u0__F0_REG CYREG_B0_UDB09_F0
#define PrISM_12_sC8_PrISMdp_u0__F1_REG CYREG_B0_UDB09_F1

/* PrISM_13 */
#define PrISM_13_sC8_PrISMdp_u0__A0_A1_REG CYREG_B1_UDB11_A0_A1
#define PrISM_13_sC8_PrISMdp_u0__A0_REG CYREG_B1_UDB11_A0
#define PrISM_13_sC8_PrISMdp_u0__A1_REG CYREG_B1_UDB11_A1
#define PrISM_13_sC8_PrISMdp_u0__D0_D1_REG CYREG_B1_UDB11_D0_D1
#define PrISM_13_sC8_PrISMdp_u0__D0_REG CYREG_B1_UDB11_D0
#define PrISM_13_sC8_PrISMdp_u0__D1_REG CYREG_B1_UDB11_D1
#define PrISM_13_sC8_PrISMdp_u0__DP_AUX_CTL_REG CYREG_B1_UDB11_ACTL
#define PrISM_13_sC8_PrISMdp_u0__F0_F1_REG CYREG_B1_UDB11_F0_F1
#define PrISM_13_sC8_PrISMdp_u0__F0_REG CYREG_B1_UDB11_F0
#define PrISM_13_sC8_PrISMdp_u0__F1_REG CYREG_B1_UDB11_F1

/* PrISM_14 */
#define PrISM_14_sC8_PrISMdp_u0__16BIT_A0_REG CYREG_B1_UDB10_11_A0
#define PrISM_14_sC8_PrISMdp_u0__16BIT_A1_REG CYREG_B1_UDB10_11_A1
#define PrISM_14_sC8_PrISMdp_u0__16BIT_D0_REG CYREG_B1_UDB10_11_D0
#define PrISM_14_sC8_PrISMdp_u0__16BIT_D1_REG CYREG_B1_UDB10_11_D1
#define PrISM_14_sC8_PrISMdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB10_11_ACTL
#define PrISM_14_sC8_PrISMdp_u0__16BIT_F0_REG CYREG_B1_UDB10_11_F0
#define PrISM_14_sC8_PrISMdp_u0__16BIT_F1_REG CYREG_B1_UDB10_11_F1
#define PrISM_14_sC8_PrISMdp_u0__A0_A1_REG CYREG_B1_UDB10_A0_A1
#define PrISM_14_sC8_PrISMdp_u0__A0_REG CYREG_B1_UDB10_A0
#define PrISM_14_sC8_PrISMdp_u0__A1_REG CYREG_B1_UDB10_A1
#define PrISM_14_sC8_PrISMdp_u0__D0_D1_REG CYREG_B1_UDB10_D0_D1
#define PrISM_14_sC8_PrISMdp_u0__D0_REG CYREG_B1_UDB10_D0
#define PrISM_14_sC8_PrISMdp_u0__D1_REG CYREG_B1_UDB10_D1
#define PrISM_14_sC8_PrISMdp_u0__DP_AUX_CTL_REG CYREG_B1_UDB10_ACTL
#define PrISM_14_sC8_PrISMdp_u0__F0_F1_REG CYREG_B1_UDB10_F0_F1
#define PrISM_14_sC8_PrISMdp_u0__F0_REG CYREG_B1_UDB10_F0
#define PrISM_14_sC8_PrISMdp_u0__F1_REG CYREG_B1_UDB10_F1

/* Clock_1 */
#define Clock_1__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define Clock_1__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define Clock_1__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define Clock_1__CFG2_SRC_SEL_MASK 0x07u
#define Clock_1__INDEX 0x00u
#define Clock_1__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_1__PM_ACT_MSK 0x01u
#define Clock_1__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_1__PM_STBY_MSK 0x01u

/* PrISM_1 */
#define PrISM_1_sC8_PrISMdp_u0__16BIT_A0_REG CYREG_B0_UDB05_06_A0
#define PrISM_1_sC8_PrISMdp_u0__16BIT_A1_REG CYREG_B0_UDB05_06_A1
#define PrISM_1_sC8_PrISMdp_u0__16BIT_D0_REG CYREG_B0_UDB05_06_D0
#define PrISM_1_sC8_PrISMdp_u0__16BIT_D1_REG CYREG_B0_UDB05_06_D1
#define PrISM_1_sC8_PrISMdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB05_06_ACTL
#define PrISM_1_sC8_PrISMdp_u0__16BIT_F0_REG CYREG_B0_UDB05_06_F0
#define PrISM_1_sC8_PrISMdp_u0__16BIT_F1_REG CYREG_B0_UDB05_06_F1
#define PrISM_1_sC8_PrISMdp_u0__A0_A1_REG CYREG_B0_UDB05_A0_A1
#define PrISM_1_sC8_PrISMdp_u0__A0_REG CYREG_B0_UDB05_A0
#define PrISM_1_sC8_PrISMdp_u0__A1_REG CYREG_B0_UDB05_A1
#define PrISM_1_sC8_PrISMdp_u0__D0_D1_REG CYREG_B0_UDB05_D0_D1
#define PrISM_1_sC8_PrISMdp_u0__D0_REG CYREG_B0_UDB05_D0
#define PrISM_1_sC8_PrISMdp_u0__D1_REG CYREG_B0_UDB05_D1
#define PrISM_1_sC8_PrISMdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB05_ACTL
#define PrISM_1_sC8_PrISMdp_u0__F0_F1_REG CYREG_B0_UDB05_F0_F1
#define PrISM_1_sC8_PrISMdp_u0__F0_REG CYREG_B0_UDB05_F0
#define PrISM_1_sC8_PrISMdp_u0__F1_REG CYREG_B0_UDB05_F1

/* PrISM_2 */
#define PrISM_2_sC8_PrISMdp_u0__16BIT_A0_REG CYREG_B0_UDB07_08_A0
#define PrISM_2_sC8_PrISMdp_u0__16BIT_A1_REG CYREG_B0_UDB07_08_A1
#define PrISM_2_sC8_PrISMdp_u0__16BIT_D0_REG CYREG_B0_UDB07_08_D0
#define PrISM_2_sC8_PrISMdp_u0__16BIT_D1_REG CYREG_B0_UDB07_08_D1
#define PrISM_2_sC8_PrISMdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB07_08_ACTL
#define PrISM_2_sC8_PrISMdp_u0__16BIT_F0_REG CYREG_B0_UDB07_08_F0
#define PrISM_2_sC8_PrISMdp_u0__16BIT_F1_REG CYREG_B0_UDB07_08_F1
#define PrISM_2_sC8_PrISMdp_u0__A0_A1_REG CYREG_B0_UDB07_A0_A1
#define PrISM_2_sC8_PrISMdp_u0__A0_REG CYREG_B0_UDB07_A0
#define PrISM_2_sC8_PrISMdp_u0__A1_REG CYREG_B0_UDB07_A1
#define PrISM_2_sC8_PrISMdp_u0__D0_D1_REG CYREG_B0_UDB07_D0_D1
#define PrISM_2_sC8_PrISMdp_u0__D0_REG CYREG_B0_UDB07_D0
#define PrISM_2_sC8_PrISMdp_u0__D1_REG CYREG_B0_UDB07_D1
#define PrISM_2_sC8_PrISMdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB07_ACTL
#define PrISM_2_sC8_PrISMdp_u0__F0_F1_REG CYREG_B0_UDB07_F0_F1
#define PrISM_2_sC8_PrISMdp_u0__F0_REG CYREG_B0_UDB07_F0
#define PrISM_2_sC8_PrISMdp_u0__F1_REG CYREG_B0_UDB07_F1

/* PrISM_3 */
#define PrISM_3_sC8_PrISMdp_u0__16BIT_A0_REG CYREG_B0_UDB06_07_A0
#define PrISM_3_sC8_PrISMdp_u0__16BIT_A1_REG CYREG_B0_UDB06_07_A1
#define PrISM_3_sC8_PrISMdp_u0__16BIT_D0_REG CYREG_B0_UDB06_07_D0
#define PrISM_3_sC8_PrISMdp_u0__16BIT_D1_REG CYREG_B0_UDB06_07_D1
#define PrISM_3_sC8_PrISMdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB06_07_ACTL
#define PrISM_3_sC8_PrISMdp_u0__16BIT_F0_REG CYREG_B0_UDB06_07_F0
#define PrISM_3_sC8_PrISMdp_u0__16BIT_F1_REG CYREG_B0_UDB06_07_F1
#define PrISM_3_sC8_PrISMdp_u0__A0_A1_REG CYREG_B0_UDB06_A0_A1
#define PrISM_3_sC8_PrISMdp_u0__A0_REG CYREG_B0_UDB06_A0
#define PrISM_3_sC8_PrISMdp_u0__A1_REG CYREG_B0_UDB06_A1
#define PrISM_3_sC8_PrISMdp_u0__D0_D1_REG CYREG_B0_UDB06_D0_D1
#define PrISM_3_sC8_PrISMdp_u0__D0_REG CYREG_B0_UDB06_D0
#define PrISM_3_sC8_PrISMdp_u0__D1_REG CYREG_B0_UDB06_D1
#define PrISM_3_sC8_PrISMdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB06_ACTL
#define PrISM_3_sC8_PrISMdp_u0__F0_F1_REG CYREG_B0_UDB06_F0_F1
#define PrISM_3_sC8_PrISMdp_u0__F0_REG CYREG_B0_UDB06_F0
#define PrISM_3_sC8_PrISMdp_u0__F1_REG CYREG_B0_UDB06_F1

/* PrISM_4 */
#define PrISM_4_sC8_PrISMdp_u0__16BIT_A0_REG CYREG_B0_UDB11_12_A0
#define PrISM_4_sC8_PrISMdp_u0__16BIT_A1_REG CYREG_B0_UDB11_12_A1
#define PrISM_4_sC8_PrISMdp_u0__16BIT_D0_REG CYREG_B0_UDB11_12_D0
#define PrISM_4_sC8_PrISMdp_u0__16BIT_D1_REG CYREG_B0_UDB11_12_D1
#define PrISM_4_sC8_PrISMdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB11_12_ACTL
#define PrISM_4_sC8_PrISMdp_u0__16BIT_F0_REG CYREG_B0_UDB11_12_F0
#define PrISM_4_sC8_PrISMdp_u0__16BIT_F1_REG CYREG_B0_UDB11_12_F1
#define PrISM_4_sC8_PrISMdp_u0__A0_A1_REG CYREG_B0_UDB11_A0_A1
#define PrISM_4_sC8_PrISMdp_u0__A0_REG CYREG_B0_UDB11_A0
#define PrISM_4_sC8_PrISMdp_u0__A1_REG CYREG_B0_UDB11_A1
#define PrISM_4_sC8_PrISMdp_u0__D0_D1_REG CYREG_B0_UDB11_D0_D1
#define PrISM_4_sC8_PrISMdp_u0__D0_REG CYREG_B0_UDB11_D0
#define PrISM_4_sC8_PrISMdp_u0__D1_REG CYREG_B0_UDB11_D1
#define PrISM_4_sC8_PrISMdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB11_ACTL
#define PrISM_4_sC8_PrISMdp_u0__F0_F1_REG CYREG_B0_UDB11_F0_F1
#define PrISM_4_sC8_PrISMdp_u0__F0_REG CYREG_B0_UDB11_F0
#define PrISM_4_sC8_PrISMdp_u0__F1_REG CYREG_B0_UDB11_F1

/* PrISM_5 */
#define PrISM_5_sC8_PrISMdp_u0__16BIT_A0_REG CYREG_B1_UDB08_09_A0
#define PrISM_5_sC8_PrISMdp_u0__16BIT_A1_REG CYREG_B1_UDB08_09_A1
#define PrISM_5_sC8_PrISMdp_u0__16BIT_D0_REG CYREG_B1_UDB08_09_D0
#define PrISM_5_sC8_PrISMdp_u0__16BIT_D1_REG CYREG_B1_UDB08_09_D1
#define PrISM_5_sC8_PrISMdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB08_09_ACTL
#define PrISM_5_sC8_PrISMdp_u0__16BIT_F0_REG CYREG_B1_UDB08_09_F0
#define PrISM_5_sC8_PrISMdp_u0__16BIT_F1_REG CYREG_B1_UDB08_09_F1
#define PrISM_5_sC8_PrISMdp_u0__A0_A1_REG CYREG_B1_UDB08_A0_A1
#define PrISM_5_sC8_PrISMdp_u0__A0_REG CYREG_B1_UDB08_A0
#define PrISM_5_sC8_PrISMdp_u0__A1_REG CYREG_B1_UDB08_A1
#define PrISM_5_sC8_PrISMdp_u0__D0_D1_REG CYREG_B1_UDB08_D0_D1
#define PrISM_5_sC8_PrISMdp_u0__D0_REG CYREG_B1_UDB08_D0
#define PrISM_5_sC8_PrISMdp_u0__D1_REG CYREG_B1_UDB08_D1
#define PrISM_5_sC8_PrISMdp_u0__DP_AUX_CTL_REG CYREG_B1_UDB08_ACTL
#define PrISM_5_sC8_PrISMdp_u0__F0_F1_REG CYREG_B1_UDB08_F0_F1
#define PrISM_5_sC8_PrISMdp_u0__F0_REG CYREG_B1_UDB08_F0
#define PrISM_5_sC8_PrISMdp_u0__F1_REG CYREG_B1_UDB08_F1

/* PrISM_6 */
#define PrISM_6_sC8_PrISMdp_u0__16BIT_A0_REG CYREG_B0_UDB10_11_A0
#define PrISM_6_sC8_PrISMdp_u0__16BIT_A1_REG CYREG_B0_UDB10_11_A1
#define PrISM_6_sC8_PrISMdp_u0__16BIT_D0_REG CYREG_B0_UDB10_11_D0
#define PrISM_6_sC8_PrISMdp_u0__16BIT_D1_REG CYREG_B0_UDB10_11_D1
#define PrISM_6_sC8_PrISMdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB10_11_ACTL
#define PrISM_6_sC8_PrISMdp_u0__16BIT_F0_REG CYREG_B0_UDB10_11_F0
#define PrISM_6_sC8_PrISMdp_u0__16BIT_F1_REG CYREG_B0_UDB10_11_F1
#define PrISM_6_sC8_PrISMdp_u0__A0_A1_REG CYREG_B0_UDB10_A0_A1
#define PrISM_6_sC8_PrISMdp_u0__A0_REG CYREG_B0_UDB10_A0
#define PrISM_6_sC8_PrISMdp_u0__A1_REG CYREG_B0_UDB10_A1
#define PrISM_6_sC8_PrISMdp_u0__D0_D1_REG CYREG_B0_UDB10_D0_D1
#define PrISM_6_sC8_PrISMdp_u0__D0_REG CYREG_B0_UDB10_D0
#define PrISM_6_sC8_PrISMdp_u0__D1_REG CYREG_B0_UDB10_D1
#define PrISM_6_sC8_PrISMdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB10_ACTL
#define PrISM_6_sC8_PrISMdp_u0__F0_F1_REG CYREG_B0_UDB10_F0_F1
#define PrISM_6_sC8_PrISMdp_u0__F0_REG CYREG_B0_UDB10_F0
#define PrISM_6_sC8_PrISMdp_u0__F1_REG CYREG_B0_UDB10_F1

/* PrISM_7 */
#define PrISM_7_sC8_PrISMdp_u0__16BIT_A0_REG CYREG_B0_UDB04_05_A0
#define PrISM_7_sC8_PrISMdp_u0__16BIT_A1_REG CYREG_B0_UDB04_05_A1
#define PrISM_7_sC8_PrISMdp_u0__16BIT_D0_REG CYREG_B0_UDB04_05_D0
#define PrISM_7_sC8_PrISMdp_u0__16BIT_D1_REG CYREG_B0_UDB04_05_D1
#define PrISM_7_sC8_PrISMdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB04_05_ACTL
#define PrISM_7_sC8_PrISMdp_u0__16BIT_F0_REG CYREG_B0_UDB04_05_F0
#define PrISM_7_sC8_PrISMdp_u0__16BIT_F1_REG CYREG_B0_UDB04_05_F1
#define PrISM_7_sC8_PrISMdp_u0__A0_A1_REG CYREG_B0_UDB04_A0_A1
#define PrISM_7_sC8_PrISMdp_u0__A0_REG CYREG_B0_UDB04_A0
#define PrISM_7_sC8_PrISMdp_u0__A1_REG CYREG_B0_UDB04_A1
#define PrISM_7_sC8_PrISMdp_u0__D0_D1_REG CYREG_B0_UDB04_D0_D1
#define PrISM_7_sC8_PrISMdp_u0__D0_REG CYREG_B0_UDB04_D0
#define PrISM_7_sC8_PrISMdp_u0__D1_REG CYREG_B0_UDB04_D1
#define PrISM_7_sC8_PrISMdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB04_ACTL
#define PrISM_7_sC8_PrISMdp_u0__F0_F1_REG CYREG_B0_UDB04_F0_F1
#define PrISM_7_sC8_PrISMdp_u0__F0_REG CYREG_B0_UDB04_F0
#define PrISM_7_sC8_PrISMdp_u0__F1_REG CYREG_B0_UDB04_F1

/* PrISM_8 */
#define PrISM_8_sC8_PrISMdp_u0__16BIT_A0_REG CYREG_B0_UDB02_03_A0
#define PrISM_8_sC8_PrISMdp_u0__16BIT_A1_REG CYREG_B0_UDB02_03_A1
#define PrISM_8_sC8_PrISMdp_u0__16BIT_D0_REG CYREG_B0_UDB02_03_D0
#define PrISM_8_sC8_PrISMdp_u0__16BIT_D1_REG CYREG_B0_UDB02_03_D1
#define PrISM_8_sC8_PrISMdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB02_03_ACTL
#define PrISM_8_sC8_PrISMdp_u0__16BIT_F0_REG CYREG_B0_UDB02_03_F0
#define PrISM_8_sC8_PrISMdp_u0__16BIT_F1_REG CYREG_B0_UDB02_03_F1
#define PrISM_8_sC8_PrISMdp_u0__A0_A1_REG CYREG_B0_UDB02_A0_A1
#define PrISM_8_sC8_PrISMdp_u0__A0_REG CYREG_B0_UDB02_A0
#define PrISM_8_sC8_PrISMdp_u0__A1_REG CYREG_B0_UDB02_A1
#define PrISM_8_sC8_PrISMdp_u0__D0_D1_REG CYREG_B0_UDB02_D0_D1
#define PrISM_8_sC8_PrISMdp_u0__D0_REG CYREG_B0_UDB02_D0
#define PrISM_8_sC8_PrISMdp_u0__D1_REG CYREG_B0_UDB02_D1
#define PrISM_8_sC8_PrISMdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB02_ACTL
#define PrISM_8_sC8_PrISMdp_u0__F0_F1_REG CYREG_B0_UDB02_F0_F1
#define PrISM_8_sC8_PrISMdp_u0__F0_REG CYREG_B0_UDB02_F0
#define PrISM_8_sC8_PrISMdp_u0__F1_REG CYREG_B0_UDB02_F1

/* PrISM_9 */
#define PrISM_9_sC8_PrISMdp_u0__16BIT_A0_REG CYREG_B1_UDB09_10_A0
#define PrISM_9_sC8_PrISMdp_u0__16BIT_A1_REG CYREG_B1_UDB09_10_A1
#define PrISM_9_sC8_PrISMdp_u0__16BIT_D0_REG CYREG_B1_UDB09_10_D0
#define PrISM_9_sC8_PrISMdp_u0__16BIT_D1_REG CYREG_B1_UDB09_10_D1
#define PrISM_9_sC8_PrISMdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB09_10_ACTL
#define PrISM_9_sC8_PrISMdp_u0__16BIT_F0_REG CYREG_B1_UDB09_10_F0
#define PrISM_9_sC8_PrISMdp_u0__16BIT_F1_REG CYREG_B1_UDB09_10_F1
#define PrISM_9_sC8_PrISMdp_u0__A0_A1_REG CYREG_B1_UDB09_A0_A1
#define PrISM_9_sC8_PrISMdp_u0__A0_REG CYREG_B1_UDB09_A0
#define PrISM_9_sC8_PrISMdp_u0__A1_REG CYREG_B1_UDB09_A1
#define PrISM_9_sC8_PrISMdp_u0__D0_D1_REG CYREG_B1_UDB09_D0_D1
#define PrISM_9_sC8_PrISMdp_u0__D0_REG CYREG_B1_UDB09_D0
#define PrISM_9_sC8_PrISMdp_u0__D1_REG CYREG_B1_UDB09_D1
#define PrISM_9_sC8_PrISMdp_u0__DP_AUX_CTL_REG CYREG_B1_UDB09_ACTL
#define PrISM_9_sC8_PrISMdp_u0__F0_F1_REG CYREG_B1_UDB09_F0_F1
#define PrISM_9_sC8_PrISMdp_u0__F0_REG CYREG_B1_UDB09_F0
#define PrISM_9_sC8_PrISMdp_u0__F1_REG CYREG_B1_UDB09_F1

/* Pin_10 */
#define Pin_10__0__MASK 0x02u
#define Pin_10__0__PC CYREG_PRT2_PC1
#define Pin_10__0__PORT 2
#define Pin_10__0__SHIFT 1
#define Pin_10__AG CYREG_PRT2_AG
#define Pin_10__AMUX CYREG_PRT2_AMUX
#define Pin_10__BIE CYREG_PRT2_BIE
#define Pin_10__BIT_MASK CYREG_PRT2_BIT_MASK
#define Pin_10__BYP CYREG_PRT2_BYP
#define Pin_10__CTL CYREG_PRT2_CTL
#define Pin_10__DM0 CYREG_PRT2_DM0
#define Pin_10__DM1 CYREG_PRT2_DM1
#define Pin_10__DM2 CYREG_PRT2_DM2
#define Pin_10__DR CYREG_PRT2_DR
#define Pin_10__INP_DIS CYREG_PRT2_INP_DIS
#define Pin_10__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Pin_10__LCD_EN CYREG_PRT2_LCD_EN
#define Pin_10__MASK 0x02u
#define Pin_10__PORT 2
#define Pin_10__PRT CYREG_PRT2_PRT
#define Pin_10__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Pin_10__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Pin_10__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Pin_10__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Pin_10__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Pin_10__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Pin_10__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Pin_10__PS CYREG_PRT2_PS
#define Pin_10__SHIFT 1
#define Pin_10__SLW CYREG_PRT2_SLW

/* Pin_11 */
#define Pin_11__0__MASK 0x04u
#define Pin_11__0__PC CYREG_PRT1_PC2
#define Pin_11__0__PORT 1
#define Pin_11__0__SHIFT 2
#define Pin_11__AG CYREG_PRT1_AG
#define Pin_11__AMUX CYREG_PRT1_AMUX
#define Pin_11__BIE CYREG_PRT1_BIE
#define Pin_11__BIT_MASK CYREG_PRT1_BIT_MASK
#define Pin_11__BYP CYREG_PRT1_BYP
#define Pin_11__CTL CYREG_PRT1_CTL
#define Pin_11__DM0 CYREG_PRT1_DM0
#define Pin_11__DM1 CYREG_PRT1_DM1
#define Pin_11__DM2 CYREG_PRT1_DM2
#define Pin_11__DR CYREG_PRT1_DR
#define Pin_11__INP_DIS CYREG_PRT1_INP_DIS
#define Pin_11__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define Pin_11__LCD_EN CYREG_PRT1_LCD_EN
#define Pin_11__MASK 0x04u
#define Pin_11__PORT 1
#define Pin_11__PRT CYREG_PRT1_PRT
#define Pin_11__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define Pin_11__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define Pin_11__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define Pin_11__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define Pin_11__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define Pin_11__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define Pin_11__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define Pin_11__PS CYREG_PRT1_PS
#define Pin_11__SHIFT 2
#define Pin_11__SLW CYREG_PRT1_SLW

/* Pin_12 */
#define Pin_12__0__MASK 0x01u
#define Pin_12__0__PC CYREG_PRT3_PC0
#define Pin_12__0__PORT 3
#define Pin_12__0__SHIFT 0
#define Pin_12__AG CYREG_PRT3_AG
#define Pin_12__AMUX CYREG_PRT3_AMUX
#define Pin_12__BIE CYREG_PRT3_BIE
#define Pin_12__BIT_MASK CYREG_PRT3_BIT_MASK
#define Pin_12__BYP CYREG_PRT3_BYP
#define Pin_12__CTL CYREG_PRT3_CTL
#define Pin_12__DM0 CYREG_PRT3_DM0
#define Pin_12__DM1 CYREG_PRT3_DM1
#define Pin_12__DM2 CYREG_PRT3_DM2
#define Pin_12__DR CYREG_PRT3_DR
#define Pin_12__INP_DIS CYREG_PRT3_INP_DIS
#define Pin_12__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Pin_12__LCD_EN CYREG_PRT3_LCD_EN
#define Pin_12__MASK 0x01u
#define Pin_12__PORT 3
#define Pin_12__PRT CYREG_PRT3_PRT
#define Pin_12__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Pin_12__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Pin_12__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Pin_12__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Pin_12__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Pin_12__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Pin_12__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Pin_12__PS CYREG_PRT3_PS
#define Pin_12__SHIFT 0
#define Pin_12__SLW CYREG_PRT3_SLW

/* Pin_13 */
#define Pin_13__0__MASK 0x20u
#define Pin_13__0__PC CYREG_PRT3_PC5
#define Pin_13__0__PORT 3
#define Pin_13__0__SHIFT 5
#define Pin_13__AG CYREG_PRT3_AG
#define Pin_13__AMUX CYREG_PRT3_AMUX
#define Pin_13__BIE CYREG_PRT3_BIE
#define Pin_13__BIT_MASK CYREG_PRT3_BIT_MASK
#define Pin_13__BYP CYREG_PRT3_BYP
#define Pin_13__CTL CYREG_PRT3_CTL
#define Pin_13__DM0 CYREG_PRT3_DM0
#define Pin_13__DM1 CYREG_PRT3_DM1
#define Pin_13__DM2 CYREG_PRT3_DM2
#define Pin_13__DR CYREG_PRT3_DR
#define Pin_13__INP_DIS CYREG_PRT3_INP_DIS
#define Pin_13__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Pin_13__LCD_EN CYREG_PRT3_LCD_EN
#define Pin_13__PORT 3
#define Pin_13__PRT CYREG_PRT3_PRT
#define Pin_13__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Pin_13__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Pin_13__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Pin_13__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Pin_13__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Pin_13__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Pin_13__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Pin_13__PS CYREG_PRT3_PS
#define Pin_13__SLW CYREG_PRT3_SLW

/* Pin_14 */
#define Pin_14__0__MASK 0x40u
#define Pin_14__0__PC CYREG_PRT3_PC6
#define Pin_14__0__PORT 3
#define Pin_14__0__SHIFT 6
#define Pin_14__AG CYREG_PRT3_AG
#define Pin_14__AMUX CYREG_PRT3_AMUX
#define Pin_14__BIE CYREG_PRT3_BIE
#define Pin_14__BIT_MASK CYREG_PRT3_BIT_MASK
#define Pin_14__BYP CYREG_PRT3_BYP
#define Pin_14__CTL CYREG_PRT3_CTL
#define Pin_14__DM0 CYREG_PRT3_DM0
#define Pin_14__DM1 CYREG_PRT3_DM1
#define Pin_14__DM2 CYREG_PRT3_DM2
#define Pin_14__DR CYREG_PRT3_DR
#define Pin_14__INP_DIS CYREG_PRT3_INP_DIS
#define Pin_14__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Pin_14__LCD_EN CYREG_PRT3_LCD_EN
#define Pin_14__PORT 3
#define Pin_14__PRT CYREG_PRT3_PRT
#define Pin_14__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Pin_14__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Pin_14__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Pin_14__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Pin_14__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Pin_14__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Pin_14__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Pin_14__PS CYREG_PRT3_PS
#define Pin_14__SLW CYREG_PRT3_SLW

/* Pin_15 */
#define Pin_15__0__MASK 0x01u
#define Pin_15__0__PC CYREG_PRT2_PC0
#define Pin_15__0__PORT 2
#define Pin_15__0__SHIFT 0
#define Pin_15__AG CYREG_PRT2_AG
#define Pin_15__AMUX CYREG_PRT2_AMUX
#define Pin_15__BIE CYREG_PRT2_BIE
#define Pin_15__BIT_MASK CYREG_PRT2_BIT_MASK
#define Pin_15__BYP CYREG_PRT2_BYP
#define Pin_15__CTL CYREG_PRT2_CTL
#define Pin_15__DM0 CYREG_PRT2_DM0
#define Pin_15__DM1 CYREG_PRT2_DM1
#define Pin_15__DM2 CYREG_PRT2_DM2
#define Pin_15__DR CYREG_PRT2_DR
#define Pin_15__INP_DIS CYREG_PRT2_INP_DIS
#define Pin_15__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Pin_15__LCD_EN CYREG_PRT2_LCD_EN
#define Pin_15__MASK 0x01u
#define Pin_15__PORT 2
#define Pin_15__PRT CYREG_PRT2_PRT
#define Pin_15__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Pin_15__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Pin_15__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Pin_15__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Pin_15__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Pin_15__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Pin_15__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Pin_15__PS CYREG_PRT2_PS
#define Pin_15__SHIFT 0
#define Pin_15__SLW CYREG_PRT2_SLW

/* Pin_16 */
#define Pin_16__0__MASK 0x80u
#define Pin_16__0__PC CYREG_PRT1_PC7
#define Pin_16__0__PORT 1
#define Pin_16__0__SHIFT 7
#define Pin_16__AG CYREG_PRT1_AG
#define Pin_16__AMUX CYREG_PRT1_AMUX
#define Pin_16__BIE CYREG_PRT1_BIE
#define Pin_16__BIT_MASK CYREG_PRT1_BIT_MASK
#define Pin_16__BYP CYREG_PRT1_BYP
#define Pin_16__CTL CYREG_PRT1_CTL
#define Pin_16__DM0 CYREG_PRT1_DM0
#define Pin_16__DM1 CYREG_PRT1_DM1
#define Pin_16__DM2 CYREG_PRT1_DM2
#define Pin_16__DR CYREG_PRT1_DR
#define Pin_16__INP_DIS CYREG_PRT1_INP_DIS
#define Pin_16__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define Pin_16__LCD_EN CYREG_PRT1_LCD_EN
#define Pin_16__MASK 0x80u
#define Pin_16__PORT 1
#define Pin_16__PRT CYREG_PRT1_PRT
#define Pin_16__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define Pin_16__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define Pin_16__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define Pin_16__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define Pin_16__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define Pin_16__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define Pin_16__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define Pin_16__PS CYREG_PRT1_PS
#define Pin_16__SHIFT 7
#define Pin_16__SLW CYREG_PRT1_SLW

/* Pin_17 */
#define Pin_17__0__MASK 0x20u
#define Pin_17__0__PC CYREG_PRT1_PC5
#define Pin_17__0__PORT 1
#define Pin_17__0__SHIFT 5
#define Pin_17__AG CYREG_PRT1_AG
#define Pin_17__AMUX CYREG_PRT1_AMUX
#define Pin_17__BIE CYREG_PRT1_BIE
#define Pin_17__BIT_MASK CYREG_PRT1_BIT_MASK
#define Pin_17__BYP CYREG_PRT1_BYP
#define Pin_17__CTL CYREG_PRT1_CTL
#define Pin_17__DM0 CYREG_PRT1_DM0
#define Pin_17__DM1 CYREG_PRT1_DM1
#define Pin_17__DM2 CYREG_PRT1_DM2
#define Pin_17__DR CYREG_PRT1_DR
#define Pin_17__INP_DIS CYREG_PRT1_INP_DIS
#define Pin_17__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define Pin_17__LCD_EN CYREG_PRT1_LCD_EN
#define Pin_17__MASK 0x20u
#define Pin_17__PORT 1
#define Pin_17__PRT CYREG_PRT1_PRT
#define Pin_17__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define Pin_17__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define Pin_17__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define Pin_17__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define Pin_17__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define Pin_17__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define Pin_17__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define Pin_17__PS CYREG_PRT1_PS
#define Pin_17__SHIFT 5
#define Pin_17__SLW CYREG_PRT1_SLW

/* Pin_18 */
#define Pin_18__0__MASK 0x10u
#define Pin_18__0__PC CYREG_PRT3_PC4
#define Pin_18__0__PORT 3
#define Pin_18__0__SHIFT 4
#define Pin_18__AG CYREG_PRT3_AG
#define Pin_18__AMUX CYREG_PRT3_AMUX
#define Pin_18__BIE CYREG_PRT3_BIE
#define Pin_18__BIT_MASK CYREG_PRT3_BIT_MASK
#define Pin_18__BYP CYREG_PRT3_BYP
#define Pin_18__CTL CYREG_PRT3_CTL
#define Pin_18__DM0 CYREG_PRT3_DM0
#define Pin_18__DM1 CYREG_PRT3_DM1
#define Pin_18__DM2 CYREG_PRT3_DM2
#define Pin_18__DR CYREG_PRT3_DR
#define Pin_18__INP_DIS CYREG_PRT3_INP_DIS
#define Pin_18__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Pin_18__LCD_EN CYREG_PRT3_LCD_EN
#define Pin_18__MASK 0x10u
#define Pin_18__PORT 3
#define Pin_18__PRT CYREG_PRT3_PRT
#define Pin_18__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Pin_18__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Pin_18__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Pin_18__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Pin_18__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Pin_18__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Pin_18__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Pin_18__PS CYREG_PRT3_PS
#define Pin_18__SHIFT 4
#define Pin_18__SLW CYREG_PRT3_SLW

/* Pin_19 */
#define Pin_19__0__MASK 0x10u
#define Pin_19__0__PC CYREG_PRT1_PC4
#define Pin_19__0__PORT 1
#define Pin_19__0__SHIFT 4
#define Pin_19__AG CYREG_PRT1_AG
#define Pin_19__AMUX CYREG_PRT1_AMUX
#define Pin_19__BIE CYREG_PRT1_BIE
#define Pin_19__BIT_MASK CYREG_PRT1_BIT_MASK
#define Pin_19__BYP CYREG_PRT1_BYP
#define Pin_19__CTL CYREG_PRT1_CTL
#define Pin_19__DM0 CYREG_PRT1_DM0
#define Pin_19__DM1 CYREG_PRT1_DM1
#define Pin_19__DM2 CYREG_PRT1_DM2
#define Pin_19__DR CYREG_PRT1_DR
#define Pin_19__INP_DIS CYREG_PRT1_INP_DIS
#define Pin_19__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define Pin_19__LCD_EN CYREG_PRT1_LCD_EN
#define Pin_19__MASK 0x10u
#define Pin_19__PORT 1
#define Pin_19__PRT CYREG_PRT1_PRT
#define Pin_19__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define Pin_19__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define Pin_19__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define Pin_19__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define Pin_19__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define Pin_19__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define Pin_19__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define Pin_19__PS CYREG_PRT1_PS
#define Pin_19__SHIFT 4
#define Pin_19__SLW CYREG_PRT1_SLW

/* Pin_20 */
#define Pin_20__0__MASK 0x01u
#define Pin_20__0__PC CYREG_PRT0_PC0
#define Pin_20__0__PORT 0
#define Pin_20__0__SHIFT 0
#define Pin_20__AG CYREG_PRT0_AG
#define Pin_20__AMUX CYREG_PRT0_AMUX
#define Pin_20__BIE CYREG_PRT0_BIE
#define Pin_20__BIT_MASK CYREG_PRT0_BIT_MASK
#define Pin_20__BYP CYREG_PRT0_BYP
#define Pin_20__CTL CYREG_PRT0_CTL
#define Pin_20__DM0 CYREG_PRT0_DM0
#define Pin_20__DM1 CYREG_PRT0_DM1
#define Pin_20__DM2 CYREG_PRT0_DM2
#define Pin_20__DR CYREG_PRT0_DR
#define Pin_20__INP_DIS CYREG_PRT0_INP_DIS
#define Pin_20__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Pin_20__LCD_EN CYREG_PRT0_LCD_EN
#define Pin_20__MASK 0x01u
#define Pin_20__PORT 0
#define Pin_20__PRT CYREG_PRT0_PRT
#define Pin_20__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Pin_20__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Pin_20__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Pin_20__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Pin_20__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Pin_20__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Pin_20__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Pin_20__PS CYREG_PRT0_PS
#define Pin_20__SHIFT 0
#define Pin_20__SLW CYREG_PRT0_SLW

/* Pin_21 */
#define Pin_21__0__MASK 0x10u
#define Pin_21__0__PC CYREG_PRT0_PC4
#define Pin_21__0__PORT 0
#define Pin_21__0__SHIFT 4
#define Pin_21__AG CYREG_PRT0_AG
#define Pin_21__AMUX CYREG_PRT0_AMUX
#define Pin_21__BIE CYREG_PRT0_BIE
#define Pin_21__BIT_MASK CYREG_PRT0_BIT_MASK
#define Pin_21__BYP CYREG_PRT0_BYP
#define Pin_21__CTL CYREG_PRT0_CTL
#define Pin_21__DM0 CYREG_PRT0_DM0
#define Pin_21__DM1 CYREG_PRT0_DM1
#define Pin_21__DM2 CYREG_PRT0_DM2
#define Pin_21__DR CYREG_PRT0_DR
#define Pin_21__INP_DIS CYREG_PRT0_INP_DIS
#define Pin_21__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Pin_21__LCD_EN CYREG_PRT0_LCD_EN
#define Pin_21__MASK 0x10u
#define Pin_21__PORT 0
#define Pin_21__PRT CYREG_PRT0_PRT
#define Pin_21__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Pin_21__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Pin_21__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Pin_21__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Pin_21__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Pin_21__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Pin_21__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Pin_21__PS CYREG_PRT0_PS
#define Pin_21__SHIFT 4
#define Pin_21__SLW CYREG_PRT0_SLW

/* Pin_22 */
#define Pin_22__0__MASK 0x40u
#define Pin_22__0__PC CYREG_PRT1_PC6
#define Pin_22__0__PORT 1
#define Pin_22__0__SHIFT 6
#define Pin_22__AG CYREG_PRT1_AG
#define Pin_22__AMUX CYREG_PRT1_AMUX
#define Pin_22__BIE CYREG_PRT1_BIE
#define Pin_22__BIT_MASK CYREG_PRT1_BIT_MASK
#define Pin_22__BYP CYREG_PRT1_BYP
#define Pin_22__CTL CYREG_PRT1_CTL
#define Pin_22__DM0 CYREG_PRT1_DM0
#define Pin_22__DM1 CYREG_PRT1_DM1
#define Pin_22__DM2 CYREG_PRT1_DM2
#define Pin_22__DR CYREG_PRT1_DR
#define Pin_22__INP_DIS CYREG_PRT1_INP_DIS
#define Pin_22__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define Pin_22__LCD_EN CYREG_PRT1_LCD_EN
#define Pin_22__MASK 0x40u
#define Pin_22__PORT 1
#define Pin_22__PRT CYREG_PRT1_PRT
#define Pin_22__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define Pin_22__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define Pin_22__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define Pin_22__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define Pin_22__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define Pin_22__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define Pin_22__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define Pin_22__PS CYREG_PRT1_PS
#define Pin_22__SHIFT 6
#define Pin_22__SLW CYREG_PRT1_SLW

/* Pin_23 */
#define Pin_23__0__MASK 0x08u
#define Pin_23__0__PC CYREG_PRT0_PC3
#define Pin_23__0__PORT 0
#define Pin_23__0__SHIFT 3
#define Pin_23__AG CYREG_PRT0_AG
#define Pin_23__AMUX CYREG_PRT0_AMUX
#define Pin_23__BIE CYREG_PRT0_BIE
#define Pin_23__BIT_MASK CYREG_PRT0_BIT_MASK
#define Pin_23__BYP CYREG_PRT0_BYP
#define Pin_23__CTL CYREG_PRT0_CTL
#define Pin_23__DM0 CYREG_PRT0_DM0
#define Pin_23__DM1 CYREG_PRT0_DM1
#define Pin_23__DM2 CYREG_PRT0_DM2
#define Pin_23__DR CYREG_PRT0_DR
#define Pin_23__INP_DIS CYREG_PRT0_INP_DIS
#define Pin_23__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Pin_23__LCD_EN CYREG_PRT0_LCD_EN
#define Pin_23__MASK 0x08u
#define Pin_23__PORT 0
#define Pin_23__PRT CYREG_PRT0_PRT
#define Pin_23__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Pin_23__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Pin_23__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Pin_23__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Pin_23__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Pin_23__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Pin_23__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Pin_23__PS CYREG_PRT0_PS
#define Pin_23__SHIFT 3
#define Pin_23__SLW CYREG_PRT0_SLW

/* Pin_24 */
#define Pin_24__0__MASK 0x40u
#define Pin_24__0__PC CYREG_PRT0_PC6
#define Pin_24__0__PORT 0
#define Pin_24__0__SHIFT 6
#define Pin_24__AG CYREG_PRT0_AG
#define Pin_24__AMUX CYREG_PRT0_AMUX
#define Pin_24__BIE CYREG_PRT0_BIE
#define Pin_24__BIT_MASK CYREG_PRT0_BIT_MASK
#define Pin_24__BYP CYREG_PRT0_BYP
#define Pin_24__CTL CYREG_PRT0_CTL
#define Pin_24__DM0 CYREG_PRT0_DM0
#define Pin_24__DM1 CYREG_PRT0_DM1
#define Pin_24__DM2 CYREG_PRT0_DM2
#define Pin_24__DR CYREG_PRT0_DR
#define Pin_24__INP_DIS CYREG_PRT0_INP_DIS
#define Pin_24__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Pin_24__LCD_EN CYREG_PRT0_LCD_EN
#define Pin_24__MASK 0x40u
#define Pin_24__PORT 0
#define Pin_24__PRT CYREG_PRT0_PRT
#define Pin_24__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Pin_24__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Pin_24__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Pin_24__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Pin_24__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Pin_24__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Pin_24__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Pin_24__PS CYREG_PRT0_PS
#define Pin_24__SHIFT 6
#define Pin_24__SLW CYREG_PRT0_SLW

/* Pin_25 */
#define Pin_25__0__MASK 0x04u
#define Pin_25__0__PC CYREG_PRT0_PC2
#define Pin_25__0__PORT 0
#define Pin_25__0__SHIFT 2
#define Pin_25__AG CYREG_PRT0_AG
#define Pin_25__AMUX CYREG_PRT0_AMUX
#define Pin_25__BIE CYREG_PRT0_BIE
#define Pin_25__BIT_MASK CYREG_PRT0_BIT_MASK
#define Pin_25__BYP CYREG_PRT0_BYP
#define Pin_25__CTL CYREG_PRT0_CTL
#define Pin_25__DM0 CYREG_PRT0_DM0
#define Pin_25__DM1 CYREG_PRT0_DM1
#define Pin_25__DM2 CYREG_PRT0_DM2
#define Pin_25__DR CYREG_PRT0_DR
#define Pin_25__INP_DIS CYREG_PRT0_INP_DIS
#define Pin_25__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Pin_25__LCD_EN CYREG_PRT0_LCD_EN
#define Pin_25__MASK 0x04u
#define Pin_25__PORT 0
#define Pin_25__PRT CYREG_PRT0_PRT
#define Pin_25__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Pin_25__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Pin_25__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Pin_25__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Pin_25__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Pin_25__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Pin_25__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Pin_25__PS CYREG_PRT0_PS
#define Pin_25__SHIFT 2
#define Pin_25__SLW CYREG_PRT0_SLW

/* Pin_26 */
#define Pin_26__0__MASK 0x02u
#define Pin_26__0__PC CYREG_PRT0_PC1
#define Pin_26__0__PORT 0
#define Pin_26__0__SHIFT 1
#define Pin_26__AG CYREG_PRT0_AG
#define Pin_26__AMUX CYREG_PRT0_AMUX
#define Pin_26__BIE CYREG_PRT0_BIE
#define Pin_26__BIT_MASK CYREG_PRT0_BIT_MASK
#define Pin_26__BYP CYREG_PRT0_BYP
#define Pin_26__CTL CYREG_PRT0_CTL
#define Pin_26__DM0 CYREG_PRT0_DM0
#define Pin_26__DM1 CYREG_PRT0_DM1
#define Pin_26__DM2 CYREG_PRT0_DM2
#define Pin_26__DR CYREG_PRT0_DR
#define Pin_26__INP_DIS CYREG_PRT0_INP_DIS
#define Pin_26__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Pin_26__LCD_EN CYREG_PRT0_LCD_EN
#define Pin_26__MASK 0x02u
#define Pin_26__PORT 0
#define Pin_26__PRT CYREG_PRT0_PRT
#define Pin_26__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Pin_26__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Pin_26__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Pin_26__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Pin_26__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Pin_26__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Pin_26__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Pin_26__PS CYREG_PRT0_PS
#define Pin_26__SHIFT 1
#define Pin_26__SLW CYREG_PRT0_SLW

/* Pin_27 */
#define Pin_27__0__MASK 0x20u
#define Pin_27__0__PC CYREG_PRT0_PC5
#define Pin_27__0__PORT 0
#define Pin_27__0__SHIFT 5
#define Pin_27__AG CYREG_PRT0_AG
#define Pin_27__AMUX CYREG_PRT0_AMUX
#define Pin_27__BIE CYREG_PRT0_BIE
#define Pin_27__BIT_MASK CYREG_PRT0_BIT_MASK
#define Pin_27__BYP CYREG_PRT0_BYP
#define Pin_27__CTL CYREG_PRT0_CTL
#define Pin_27__DM0 CYREG_PRT0_DM0
#define Pin_27__DM1 CYREG_PRT0_DM1
#define Pin_27__DM2 CYREG_PRT0_DM2
#define Pin_27__DR CYREG_PRT0_DR
#define Pin_27__INP_DIS CYREG_PRT0_INP_DIS
#define Pin_27__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Pin_27__LCD_EN CYREG_PRT0_LCD_EN
#define Pin_27__MASK 0x20u
#define Pin_27__PORT 0
#define Pin_27__PRT CYREG_PRT0_PRT
#define Pin_27__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Pin_27__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Pin_27__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Pin_27__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Pin_27__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Pin_27__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Pin_27__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Pin_27__PS CYREG_PRT0_PS
#define Pin_27__SHIFT 5
#define Pin_27__SLW CYREG_PRT0_SLW

/* Pin_28 */
#define Pin_28__0__MASK 0x80u
#define Pin_28__0__PC CYREG_PRT0_PC7
#define Pin_28__0__PORT 0
#define Pin_28__0__SHIFT 7
#define Pin_28__AG CYREG_PRT0_AG
#define Pin_28__AMUX CYREG_PRT0_AMUX
#define Pin_28__BIE CYREG_PRT0_BIE
#define Pin_28__BIT_MASK CYREG_PRT0_BIT_MASK
#define Pin_28__BYP CYREG_PRT0_BYP
#define Pin_28__CTL CYREG_PRT0_CTL
#define Pin_28__DM0 CYREG_PRT0_DM0
#define Pin_28__DM1 CYREG_PRT0_DM1
#define Pin_28__DM2 CYREG_PRT0_DM2
#define Pin_28__DR CYREG_PRT0_DR
#define Pin_28__INP_DIS CYREG_PRT0_INP_DIS
#define Pin_28__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Pin_28__LCD_EN CYREG_PRT0_LCD_EN
#define Pin_28__MASK 0x80u
#define Pin_28__PORT 0
#define Pin_28__PRT CYREG_PRT0_PRT
#define Pin_28__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Pin_28__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Pin_28__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Pin_28__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Pin_28__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Pin_28__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Pin_28__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Pin_28__PS CYREG_PRT0_PS
#define Pin_28__SHIFT 7
#define Pin_28__SLW CYREG_PRT0_SLW

/* Pin_1 */
#define Pin_1__0__MASK 0x08u
#define Pin_1__0__PC CYREG_PRT3_PC3
#define Pin_1__0__PORT 3
#define Pin_1__0__SHIFT 3
#define Pin_1__AG CYREG_PRT3_AG
#define Pin_1__AMUX CYREG_PRT3_AMUX
#define Pin_1__BIE CYREG_PRT3_BIE
#define Pin_1__BIT_MASK CYREG_PRT3_BIT_MASK
#define Pin_1__BYP CYREG_PRT3_BYP
#define Pin_1__CTL CYREG_PRT3_CTL
#define Pin_1__DM0 CYREG_PRT3_DM0
#define Pin_1__DM1 CYREG_PRT3_DM1
#define Pin_1__DM2 CYREG_PRT3_DM2
#define Pin_1__DR CYREG_PRT3_DR
#define Pin_1__INP_DIS CYREG_PRT3_INP_DIS
#define Pin_1__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Pin_1__LCD_EN CYREG_PRT3_LCD_EN
#define Pin_1__MASK 0x08u
#define Pin_1__PORT 3
#define Pin_1__PRT CYREG_PRT3_PRT
#define Pin_1__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Pin_1__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Pin_1__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Pin_1__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Pin_1__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Pin_1__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Pin_1__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Pin_1__PS CYREG_PRT3_PS
#define Pin_1__SHIFT 3
#define Pin_1__SLW CYREG_PRT3_SLW

/* Pin_2 */
#define Pin_2__0__MASK 0x02u
#define Pin_2__0__PC CYREG_PRT3_PC1
#define Pin_2__0__PORT 3
#define Pin_2__0__SHIFT 1
#define Pin_2__AG CYREG_PRT3_AG
#define Pin_2__AMUX CYREG_PRT3_AMUX
#define Pin_2__BIE CYREG_PRT3_BIE
#define Pin_2__BIT_MASK CYREG_PRT3_BIT_MASK
#define Pin_2__BYP CYREG_PRT3_BYP
#define Pin_2__CTL CYREG_PRT3_CTL
#define Pin_2__DM0 CYREG_PRT3_DM0
#define Pin_2__DM1 CYREG_PRT3_DM1
#define Pin_2__DM2 CYREG_PRT3_DM2
#define Pin_2__DR CYREG_PRT3_DR
#define Pin_2__INP_DIS CYREG_PRT3_INP_DIS
#define Pin_2__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Pin_2__LCD_EN CYREG_PRT3_LCD_EN
#define Pin_2__MASK 0x02u
#define Pin_2__PORT 3
#define Pin_2__PRT CYREG_PRT3_PRT
#define Pin_2__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Pin_2__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Pin_2__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Pin_2__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Pin_2__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Pin_2__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Pin_2__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Pin_2__PS CYREG_PRT3_PS
#define Pin_2__SHIFT 1
#define Pin_2__SLW CYREG_PRT3_SLW

/* Pin_3 */
#define Pin_3__0__MASK 0x10u
#define Pin_3__0__PC CYREG_PRT2_PC4
#define Pin_3__0__PORT 2
#define Pin_3__0__SHIFT 4
#define Pin_3__AG CYREG_PRT2_AG
#define Pin_3__AMUX CYREG_PRT2_AMUX
#define Pin_3__BIE CYREG_PRT2_BIE
#define Pin_3__BIT_MASK CYREG_PRT2_BIT_MASK
#define Pin_3__BYP CYREG_PRT2_BYP
#define Pin_3__CTL CYREG_PRT2_CTL
#define Pin_3__DM0 CYREG_PRT2_DM0
#define Pin_3__DM1 CYREG_PRT2_DM1
#define Pin_3__DM2 CYREG_PRT2_DM2
#define Pin_3__DR CYREG_PRT2_DR
#define Pin_3__INP_DIS CYREG_PRT2_INP_DIS
#define Pin_3__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Pin_3__LCD_EN CYREG_PRT2_LCD_EN
#define Pin_3__MASK 0x10u
#define Pin_3__PORT 2
#define Pin_3__PRT CYREG_PRT2_PRT
#define Pin_3__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Pin_3__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Pin_3__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Pin_3__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Pin_3__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Pin_3__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Pin_3__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Pin_3__PS CYREG_PRT2_PS
#define Pin_3__SHIFT 4
#define Pin_3__SLW CYREG_PRT2_SLW

/* Pin_4 */
#define Pin_4__0__MASK 0x04u
#define Pin_4__0__PC CYREG_PRT3_PC2
#define Pin_4__0__PORT 3
#define Pin_4__0__SHIFT 2
#define Pin_4__AG CYREG_PRT3_AG
#define Pin_4__AMUX CYREG_PRT3_AMUX
#define Pin_4__BIE CYREG_PRT3_BIE
#define Pin_4__BIT_MASK CYREG_PRT3_BIT_MASK
#define Pin_4__BYP CYREG_PRT3_BYP
#define Pin_4__CTL CYREG_PRT3_CTL
#define Pin_4__DM0 CYREG_PRT3_DM0
#define Pin_4__DM1 CYREG_PRT3_DM1
#define Pin_4__DM2 CYREG_PRT3_DM2
#define Pin_4__DR CYREG_PRT3_DR
#define Pin_4__INP_DIS CYREG_PRT3_INP_DIS
#define Pin_4__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Pin_4__LCD_EN CYREG_PRT3_LCD_EN
#define Pin_4__MASK 0x04u
#define Pin_4__PORT 3
#define Pin_4__PRT CYREG_PRT3_PRT
#define Pin_4__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Pin_4__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Pin_4__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Pin_4__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Pin_4__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Pin_4__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Pin_4__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Pin_4__PS CYREG_PRT3_PS
#define Pin_4__SHIFT 2
#define Pin_4__SLW CYREG_PRT3_SLW

/* Pin_5 */
#define Pin_5__0__MASK 0x04u
#define Pin_5__0__PC CYREG_PRT2_PC2
#define Pin_5__0__PORT 2
#define Pin_5__0__SHIFT 2
#define Pin_5__AG CYREG_PRT2_AG
#define Pin_5__AMUX CYREG_PRT2_AMUX
#define Pin_5__BIE CYREG_PRT2_BIE
#define Pin_5__BIT_MASK CYREG_PRT2_BIT_MASK
#define Pin_5__BYP CYREG_PRT2_BYP
#define Pin_5__CTL CYREG_PRT2_CTL
#define Pin_5__DM0 CYREG_PRT2_DM0
#define Pin_5__DM1 CYREG_PRT2_DM1
#define Pin_5__DM2 CYREG_PRT2_DM2
#define Pin_5__DR CYREG_PRT2_DR
#define Pin_5__INP_DIS CYREG_PRT2_INP_DIS
#define Pin_5__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Pin_5__LCD_EN CYREG_PRT2_LCD_EN
#define Pin_5__MASK 0x04u
#define Pin_5__PORT 2
#define Pin_5__PRT CYREG_PRT2_PRT
#define Pin_5__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Pin_5__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Pin_5__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Pin_5__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Pin_5__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Pin_5__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Pin_5__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Pin_5__PS CYREG_PRT2_PS
#define Pin_5__SHIFT 2
#define Pin_5__SLW CYREG_PRT2_SLW

/* Pin_6 */
#define Pin_6__0__MASK 0x20u
#define Pin_6__0__PC CYREG_PRT2_PC5
#define Pin_6__0__PORT 2
#define Pin_6__0__SHIFT 5
#define Pin_6__AG CYREG_PRT2_AG
#define Pin_6__AMUX CYREG_PRT2_AMUX
#define Pin_6__BIE CYREG_PRT2_BIE
#define Pin_6__BIT_MASK CYREG_PRT2_BIT_MASK
#define Pin_6__BYP CYREG_PRT2_BYP
#define Pin_6__CTL CYREG_PRT2_CTL
#define Pin_6__DM0 CYREG_PRT2_DM0
#define Pin_6__DM1 CYREG_PRT2_DM1
#define Pin_6__DM2 CYREG_PRT2_DM2
#define Pin_6__DR CYREG_PRT2_DR
#define Pin_6__INP_DIS CYREG_PRT2_INP_DIS
#define Pin_6__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Pin_6__LCD_EN CYREG_PRT2_LCD_EN
#define Pin_6__MASK 0x20u
#define Pin_6__PORT 2
#define Pin_6__PRT CYREG_PRT2_PRT
#define Pin_6__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Pin_6__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Pin_6__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Pin_6__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Pin_6__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Pin_6__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Pin_6__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Pin_6__PS CYREG_PRT2_PS
#define Pin_6__SHIFT 5
#define Pin_6__SLW CYREG_PRT2_SLW

/* Pin_7 */
#define Pin_7__0__MASK 0x80u
#define Pin_7__0__PC CYREG_PRT2_PC7
#define Pin_7__0__PORT 2
#define Pin_7__0__SHIFT 7
#define Pin_7__AG CYREG_PRT2_AG
#define Pin_7__AMUX CYREG_PRT2_AMUX
#define Pin_7__BIE CYREG_PRT2_BIE
#define Pin_7__BIT_MASK CYREG_PRT2_BIT_MASK
#define Pin_7__BYP CYREG_PRT2_BYP
#define Pin_7__CTL CYREG_PRT2_CTL
#define Pin_7__DM0 CYREG_PRT2_DM0
#define Pin_7__DM1 CYREG_PRT2_DM1
#define Pin_7__DM2 CYREG_PRT2_DM2
#define Pin_7__DR CYREG_PRT2_DR
#define Pin_7__INP_DIS CYREG_PRT2_INP_DIS
#define Pin_7__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Pin_7__LCD_EN CYREG_PRT2_LCD_EN
#define Pin_7__MASK 0x80u
#define Pin_7__PORT 2
#define Pin_7__PRT CYREG_PRT2_PRT
#define Pin_7__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Pin_7__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Pin_7__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Pin_7__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Pin_7__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Pin_7__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Pin_7__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Pin_7__PS CYREG_PRT2_PS
#define Pin_7__SHIFT 7
#define Pin_7__SLW CYREG_PRT2_SLW

/* Pin_8 */
#define Pin_8__0__MASK 0x08u
#define Pin_8__0__PC CYREG_PRT2_PC3
#define Pin_8__0__PORT 2
#define Pin_8__0__SHIFT 3
#define Pin_8__AG CYREG_PRT2_AG
#define Pin_8__AMUX CYREG_PRT2_AMUX
#define Pin_8__BIE CYREG_PRT2_BIE
#define Pin_8__BIT_MASK CYREG_PRT2_BIT_MASK
#define Pin_8__BYP CYREG_PRT2_BYP
#define Pin_8__CTL CYREG_PRT2_CTL
#define Pin_8__DM0 CYREG_PRT2_DM0
#define Pin_8__DM1 CYREG_PRT2_DM1
#define Pin_8__DM2 CYREG_PRT2_DM2
#define Pin_8__DR CYREG_PRT2_DR
#define Pin_8__INP_DIS CYREG_PRT2_INP_DIS
#define Pin_8__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Pin_8__LCD_EN CYREG_PRT2_LCD_EN
#define Pin_8__MASK 0x08u
#define Pin_8__PORT 2
#define Pin_8__PRT CYREG_PRT2_PRT
#define Pin_8__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Pin_8__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Pin_8__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Pin_8__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Pin_8__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Pin_8__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Pin_8__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Pin_8__PS CYREG_PRT2_PS
#define Pin_8__SHIFT 3
#define Pin_8__SLW CYREG_PRT2_SLW

/* Pin_9 */
#define Pin_9__0__MASK 0x40u
#define Pin_9__0__PC CYREG_PRT2_PC6
#define Pin_9__0__PORT 2
#define Pin_9__0__SHIFT 6
#define Pin_9__AG CYREG_PRT2_AG
#define Pin_9__AMUX CYREG_PRT2_AMUX
#define Pin_9__BIE CYREG_PRT2_BIE
#define Pin_9__BIT_MASK CYREG_PRT2_BIT_MASK
#define Pin_9__BYP CYREG_PRT2_BYP
#define Pin_9__CTL CYREG_PRT2_CTL
#define Pin_9__DM0 CYREG_PRT2_DM0
#define Pin_9__DM1 CYREG_PRT2_DM1
#define Pin_9__DM2 CYREG_PRT2_DM2
#define Pin_9__DR CYREG_PRT2_DR
#define Pin_9__INP_DIS CYREG_PRT2_INP_DIS
#define Pin_9__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Pin_9__LCD_EN CYREG_PRT2_LCD_EN
#define Pin_9__MASK 0x40u
#define Pin_9__PORT 2
#define Pin_9__PRT CYREG_PRT2_PRT
#define Pin_9__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Pin_9__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Pin_9__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Pin_9__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Pin_9__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Pin_9__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Pin_9__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Pin_9__PS CYREG_PRT2_PS
#define Pin_9__SHIFT 6
#define Pin_9__SLW CYREG_PRT2_SLW

/* Rx_1 */
#define Rx_1__0__MASK 0x08u
#define Rx_1__0__PC CYREG_PRT5_PC3
#define Rx_1__0__PORT 5
#define Rx_1__0__SHIFT 3
#define Rx_1__AG CYREG_PRT5_AG
#define Rx_1__AMUX CYREG_PRT5_AMUX
#define Rx_1__BIE CYREG_PRT5_BIE
#define Rx_1__BIT_MASK CYREG_PRT5_BIT_MASK
#define Rx_1__BYP CYREG_PRT5_BYP
#define Rx_1__CTL CYREG_PRT5_CTL
#define Rx_1__DM0 CYREG_PRT5_DM0
#define Rx_1__DM1 CYREG_PRT5_DM1
#define Rx_1__DM2 CYREG_PRT5_DM2
#define Rx_1__DR CYREG_PRT5_DR
#define Rx_1__INP_DIS CYREG_PRT5_INP_DIS
#define Rx_1__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define Rx_1__LCD_EN CYREG_PRT5_LCD_EN
#define Rx_1__MASK 0x08u
#define Rx_1__PORT 5
#define Rx_1__PRT CYREG_PRT5_PRT
#define Rx_1__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define Rx_1__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define Rx_1__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define Rx_1__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define Rx_1__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define Rx_1__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define Rx_1__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define Rx_1__PS CYREG_PRT5_PS
#define Rx_1__SHIFT 3
#define Rx_1__SLW CYREG_PRT5_SLW

/* Tx_1 */
#define Tx_1__0__MASK 0x02u
#define Tx_1__0__PC CYREG_PRT5_PC1
#define Tx_1__0__PORT 5
#define Tx_1__0__SHIFT 1
#define Tx_1__AG CYREG_PRT5_AG
#define Tx_1__AMUX CYREG_PRT5_AMUX
#define Tx_1__BIE CYREG_PRT5_BIE
#define Tx_1__BIT_MASK CYREG_PRT5_BIT_MASK
#define Tx_1__BYP CYREG_PRT5_BYP
#define Tx_1__CTL CYREG_PRT5_CTL
#define Tx_1__DM0 CYREG_PRT5_DM0
#define Tx_1__DM1 CYREG_PRT5_DM1
#define Tx_1__DM2 CYREG_PRT5_DM2
#define Tx_1__DR CYREG_PRT5_DR
#define Tx_1__INP_DIS CYREG_PRT5_INP_DIS
#define Tx_1__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define Tx_1__LCD_EN CYREG_PRT5_LCD_EN
#define Tx_1__MASK 0x02u
#define Tx_1__PORT 5
#define Tx_1__PRT CYREG_PRT5_PRT
#define Tx_1__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define Tx_1__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define Tx_1__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define Tx_1__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define Tx_1__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define Tx_1__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define Tx_1__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define Tx_1__PS CYREG_PRT5_PS
#define Tx_1__SHIFT 1
#define Tx_1__SLW CYREG_PRT5_SLW

/* Miscellaneous */
/* -- WARNING: define names containing LEOPARD or PANTHER are deprecated and will be removed in a future release */
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIG_FASTBOOT_ENABLED 0
#define CYDEV_CHIP_REV_PANTHER_PRODUCTION 1
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1
#define CYDEV_CHIP_MEMBER_5A 2
#define CYDEV_CHIP_FAMILY_PSOC5 3
#define CYDEV_CHIP_DIE_PANTHER 2
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_DIE_PANTHER
#define BCLK__BUS_CLK__HZ 33000000U
#define BCLK__BUS_CLK__KHZ 33000U
#define BCLK__BUS_CLK__MHZ 33U
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_DIE_LEOPARD 1
#define CYDEV_CHIP_DIE_UNKNOWN 0
#define CYDEV_CHIP_FAMILY_PSOC3 1
#define CYDEV_CHIP_FAMILY_PSOC4 2
#define CYDEV_CHIP_FAMILY_UNKNOWN 0
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC5
#define CYDEV_CHIP_JTAG_ID 0x0E13C069
#define CYDEV_CHIP_MEMBER_3A 1
#define CYDEV_CHIP_MEMBER_UNKNOWN 0
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_5A
#define CYDEV_CHIP_REVISION_3A_ES1 0
#define CYDEV_CHIP_REVISION_3A_ES2 1
#define CYDEV_CHIP_REVISION_3A_ES3 3
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3
#define CYDEV_CHIP_REVISION_5A_ES0 0
#define CYDEV_CHIP_REVISION_5A_ES1 1
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_5A_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REV_PANTHER_PRODUCTION
#define CYDEV_CHIP_REV_LEOPARD_ES1 0
#define CYDEV_CHIP_REV_LEOPARD_ES2 1
#define CYDEV_CHIP_REV_LEOPARD_ES3 3
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3
#define CYDEV_CHIP_REV_PANTHER_ES0 0
#define CYDEV_CHIP_REV_PANTHER_ES1 1
#define CYDEV_CONFIGURATION_COMPRESSED 0
#define CYDEV_CONFIGURATION_DMA 1
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_DMA
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_DATA_CACHE_ENABLED 0
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_REQXRES 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DEBUG_ENABLE_MASK 0x01
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DBG_DBE
#define CYDEV_DMA_CHANNELS_AVAILABLE 24
#define CYDEV_ECC_ENABLE 0
#define CYDEV_HEAP_SIZE 0x1000
#define CYDEV_INSTRUCT_CACHE_ENABLED 1
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_STACK_SIZE 0x4000
#define CYDEV_VDDA 5.0
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5.0
#define CYDEV_VDDD_MV 5000
#define CYDEV_VDDIO0 5.0
#define CYDEV_VDDIO0_MV 5000
#define CYDEV_VDDIO1 5.0
#define CYDEV_VDDIO1_MV 5000
#define CYDEV_VDDIO2 5.0
#define CYDEV_VDDIO2_MV 5000
#define CYDEV_VDDIO3 5.0
#define CYDEV_VDDIO3_MV 5000
#define CYDEV_VIO0 5
#define CYDEV_VIO0_MV 5000
#define CYDEV_VIO1 5
#define CYDEV_VIO1_MV 5000
#define CYDEV_VIO2 5
#define CYDEV_VIO2_MV 5000
#define CYDEV_VIO3 5
#define CYDEV_VIO3_MV 5000
#define DMA_CHANNELS_USED__MASK0 0x00000000u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
