\hypertarget{class_t___p_e_r_i_p_h_e_r_a_l___i_o}{}\doxysection{T\+\_\+\+PERIPHERAL\+\_\+\+IO Entity Reference}
\label{class_t___p_e_r_i_p_h_e_r_a_l___i_o}\index{T\_PERIPHERAL\_IO@{T\_PERIPHERAL\_IO}}
\doxysubsection*{Entities}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{class_t___p_e_r_i_p_h_e_r_a_l___i_o_1_1_behavioral}{Behavioral}} architecture
\end{DoxyCompactItemize}
\doxysubsection*{Libraries}
 \begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{class_t___p_e_r_i_p_h_e_r_a_l___i_o_ae4f03c286607f3181e16b9aa12d0c6d4}\label{class_t___p_e_r_i_p_h_e_r_a_l___i_o_ae4f03c286607f3181e16b9aa12d0c6d4}} 
\mbox{\hyperlink{class_t___p_e_r_i_p_h_e_r_a_l___i_o_ae4f03c286607f3181e16b9aa12d0c6d4}{IEEE}} 
\end{DoxyCompactItemize}
\doxysubsection*{Use Clauses}
 \begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{class_t___p_e_r_i_p_h_e_r_a_l___i_o_aa4b2b25246a821511120e3149b003563}\label{class_t___p_e_r_i_p_h_e_r_a_l___i_o_aa4b2b25246a821511120e3149b003563}} 
\mbox{\hyperlink{class_t___p_e_r_i_p_h_e_r_a_l___i_o_aa4b2b25246a821511120e3149b003563}{STD\+\_\+\+LOGIC\+\_\+1164}}   
\end{DoxyCompactItemize}


The documentation for this design unit was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
WD6502 Computer.\+srcs/\+Test\+\_\+\+Component\+\_\+\+Peripheral\+\_\+\+IO/imports/new/T\+\_\+\+Peripheral\+\_\+\+IO.\+vhd\end{DoxyCompactItemize}
