{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1655219456754 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1655219456754 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 14 12:10:56 2022 " "Processing started: Tue Jun 14 12:10:56 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1655219456754 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1655219456754 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off digital_clock -c digital_clock --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off digital_clock -c digital_clock --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1655219456754 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1655219457247 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1655219457247 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"stopwatch\";  expecting \";\" stopwatch_tb.sv(13) " "Verilog HDL syntax error at stopwatch_tb.sv(13) near text: \"stopwatch\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "../sim/stopwatch_tb.sv" "" { Text "H:/Meu Drive/estudos/2021.2/CD II/digital_clock/sim/stopwatch_tb.sv" 13 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1655219475942 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "KEY stopwatch_tb.sv(13) " "Verilog HDL Declaration error at stopwatch_tb.sv(13): identifier \"KEY\" is already declared in the present scope" {  } { { "../sim/stopwatch_tb.sv" "" { Text "H:/Meu Drive/estudos/2021.2/CD II/digital_clock/sim/stopwatch_tb.sv" 13 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1655219475943 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "HEX0 stopwatch_tb.sv(13) " "Verilog HDL Declaration error at stopwatch_tb.sv(13): identifier \"HEX0\" is already declared in the present scope" {  } { { "../sim/stopwatch_tb.sv" "" { Text "H:/Meu Drive/estudos/2021.2/CD II/digital_clock/sim/stopwatch_tb.sv" 13 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1655219475943 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "HEX1 stopwatch_tb.sv(13) " "Verilog HDL Declaration error at stopwatch_tb.sv(13): identifier \"HEX1\" is already declared in the present scope" {  } { { "../sim/stopwatch_tb.sv" "" { Text "H:/Meu Drive/estudos/2021.2/CD II/digital_clock/sim/stopwatch_tb.sv" 13 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1655219475943 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "HEX2 stopwatch_tb.sv(13) " "Verilog HDL Declaration error at stopwatch_tb.sv(13): identifier \"HEX2\" is already declared in the present scope" {  } { { "../sim/stopwatch_tb.sv" "" { Text "H:/Meu Drive/estudos/2021.2/CD II/digital_clock/sim/stopwatch_tb.sv" 13 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1655219475943 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "HEX3 stopwatch_tb.sv(13) " "Verilog HDL Declaration error at stopwatch_tb.sv(13): identifier \"HEX3\" is already declared in the present scope" {  } { { "../sim/stopwatch_tb.sv" "" { Text "H:/Meu Drive/estudos/2021.2/CD II/digital_clock/sim/stopwatch_tb.sv" 13 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1655219475943 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "HEX4 stopwatch_tb.sv(13) " "Verilog HDL Declaration error at stopwatch_tb.sv(13): identifier \"HEX4\" is already declared in the present scope" {  } { { "../sim/stopwatch_tb.sv" "" { Text "H:/Meu Drive/estudos/2021.2/CD II/digital_clock/sim/stopwatch_tb.sv" 13 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1655219475943 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "HEX5 stopwatch_tb.sv(13) " "Verilog HDL Declaration error at stopwatch_tb.sv(13): identifier \"HEX5\" is already declared in the present scope" {  } { { "../sim/stopwatch_tb.sv" "" { Text "H:/Meu Drive/estudos/2021.2/CD II/digital_clock/sim/stopwatch_tb.sv" 13 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1655219475943 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "m1 stopwatch_tb.sv(13) " "Verilog HDL Declaration error at stopwatch_tb.sv(13): identifier \"m1\" is already declared in the present scope" {  } { { "../sim/stopwatch_tb.sv" "" { Text "H:/Meu Drive/estudos/2021.2/CD II/digital_clock/sim/stopwatch_tb.sv" 13 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1655219475943 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "m0 stopwatch_tb.sv(13) " "Verilog HDL Declaration error at stopwatch_tb.sv(13): identifier \"m0\" is already declared in the present scope" {  } { { "../sim/stopwatch_tb.sv" "" { Text "H:/Meu Drive/estudos/2021.2/CD II/digital_clock/sim/stopwatch_tb.sv" 13 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1655219475943 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "s1 stopwatch_tb.sv(13) " "Verilog HDL Declaration error at stopwatch_tb.sv(13): identifier \"s1\" is already declared in the present scope" {  } { { "../sim/stopwatch_tb.sv" "" { Text "H:/Meu Drive/estudos/2021.2/CD II/digital_clock/sim/stopwatch_tb.sv" 13 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1655219475943 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "s0 stopwatch_tb.sv(13) " "Verilog HDL Declaration error at stopwatch_tb.sv(13): identifier \"s0\" is already declared in the present scope" {  } { { "../sim/stopwatch_tb.sv" "" { Text "H:/Meu Drive/estudos/2021.2/CD II/digital_clock/sim/stopwatch_tb.sv" 13 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1655219475943 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "up stopwatch_tb.sv(13) " "Verilog HDL Declaration error at stopwatch_tb.sv(13): identifier \"up\" is already declared in the present scope" {  } { { "../sim/stopwatch_tb.sv" "" { Text "H:/Meu Drive/estudos/2021.2/CD II/digital_clock/sim/stopwatch_tb.sv" 13 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1655219475943 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "down stopwatch_tb.sv(13) " "Verilog HDL Declaration error at stopwatch_tb.sv(13): identifier \"down\" is already declared in the present scope" {  } { { "../sim/stopwatch_tb.sv" "" { Text "H:/Meu Drive/estudos/2021.2/CD II/digital_clock/sim/stopwatch_tb.sv" 13 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1655219475943 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting \";\" stopwatch_tb.sv(13) " "Verilog HDL syntax error at stopwatch_tb.sv(13) near text: \")\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "../sim/stopwatch_tb.sv" "" { Text "H:/Meu Drive/estudos/2021.2/CD II/digital_clock/sim/stopwatch_tb.sv" 13 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1655219475943 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "stopwatch_tb stopwatch_tb.sv(5) " "Ignored design unit \"stopwatch_tb\" at stopwatch_tb.sv(5) due to previous errors" {  } { { "../sim/stopwatch_tb.sv" "" { Text "H:/Meu Drive/estudos/2021.2/CD II/digital_clock/sim/stopwatch_tb.sv" 5 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Design Software" 0 -1 1655219475944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/meu drive/estudos/2021.2/cd ii/digital_clock/sim/stopwatch_tb.sv 0 0 " "Found 0 design units, including 0 entities, in source file /meu drive/estudos/2021.2/cd ii/digital_clock/sim/stopwatch_tb.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1655219475947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/meu drive/estudos/2021.2/cd ii/digital_clock/src/updowncounter.sv 1 1 " "Found 1 design units, including 1 entities, in source file /meu drive/estudos/2021.2/cd ii/digital_clock/src/updowncounter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 updowncounter " "Found entity 1: updowncounter" {  } { { "../src/updowncounter.sv" "" { Text "H:/Meu Drive/estudos/2021.2/CD II/digital_clock/src/updowncounter.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655219475968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1655219475968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/meu drive/estudos/2021.2/cd ii/digital_clock/src/stopwatch.sv 1 1 " "Found 1 design units, including 1 entities, in source file /meu drive/estudos/2021.2/cd ii/digital_clock/src/stopwatch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 stopwatch " "Found entity 1: stopwatch" {  } { { "../src/stopwatch.sv" "" { Text "H:/Meu Drive/estudos/2021.2/CD II/digital_clock/src/stopwatch.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655219475990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1655219475990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/meu drive/estudos/2021.2/cd ii/digital_clock/src/hexto7seg.sv 1 1 " "Found 1 design units, including 1 entities, in source file /meu drive/estudos/2021.2/cd ii/digital_clock/src/hexto7seg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hexto7seg " "Found entity 1: hexto7seg" {  } { { "../src/hexto7seg.sv" "" { Text "H:/Meu Drive/estudos/2021.2/CD II/digital_clock/src/hexto7seg.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655219476014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1655219476014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/meu drive/estudos/2021.2/cd ii/digital_clock/src/fsm.sv 1 1 " "Found 1 design units, including 1 entities, in source file /meu drive/estudos/2021.2/cd ii/digital_clock/src/fsm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fsm " "Found entity 1: fsm" {  } { { "../src/fsm.sv" "" { Text "H:/Meu Drive/estudos/2021.2/CD II/digital_clock/src/fsm.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655219476028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1655219476028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/meu drive/estudos/2021.2/cd ii/digital_clock/src/displayndigit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /meu drive/estudos/2021.2/cd ii/digital_clock/src/displayndigit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 displayNdigit " "Found entity 1: displayNdigit" {  } { { "../src/displayNdigit.sv" "" { Text "H:/Meu Drive/estudos/2021.2/CD II/digital_clock/src/displayNdigit.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655219476045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1655219476045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/meu drive/estudos/2021.2/cd ii/digital_clock/src/debouncer.sv 1 1 " "Found 1 design units, including 1 entities, in source file /meu drive/estudos/2021.2/cd ii/digital_clock/src/debouncer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 debouncer " "Found entity 1: debouncer" {  } { { "../src/debouncer.sv" "" { Text "H:/Meu Drive/estudos/2021.2/CD II/digital_clock/src/debouncer.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655219476065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1655219476065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/meu drive/estudos/2021.2/cd ii/digital_clock/src/countertime.sv 1 1 " "Found 1 design units, including 1 entities, in source file /meu drive/estudos/2021.2/cd ii/digital_clock/src/countertime.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CounterTime " "Found entity 1: CounterTime" {  } { { "../src/CounterTime.sv" "" { Text "H:/Meu Drive/estudos/2021.2/CD II/digital_clock/src/CounterTime.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655219476088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1655219476088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/meu drive/estudos/2021.2/cd ii/digital_clock/src/bcdcounter.sv 1 1 " "Found 1 design units, including 1 entities, in source file /meu drive/estudos/2021.2/cd ii/digital_clock/src/bcdcounter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 BCDCounter " "Found entity 1: BCDCounter" {  } { { "../src/BCDCounter.sv" "" { Text "H:/Meu Drive/estudos/2021.2/CD II/digital_clock/src/BCDCounter.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655219476110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1655219476110 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Elaboration 16 s 1  Quartus Prime " "Quartus Prime Analysis & Elaboration was unsuccessful. 16 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4695 " "Peak virtual memory: 4695 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1655219476404 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Jun 14 12:11:16 2022 " "Processing ended: Tue Jun 14 12:11:16 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1655219476404 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1655219476404 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1655219476404 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1655219476404 ""}
