#! /home/giorgillo/oss-cad-suite/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-498-g52d049b51)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/home/giorgillo/oss-cad-suite/lib/ivl/system.vpi";
:vpi_module "/home/giorgillo/oss-cad-suite/lib/ivl/vhdl_sys.vpi";
:vpi_module "/home/giorgillo/oss-cad-suite/lib/ivl/vhdl_textio.vpi";
:vpi_module "/home/giorgillo/oss-cad-suite/lib/ivl/v2005_math.vpi";
:vpi_module "/home/giorgillo/oss-cad-suite/lib/ivl/va_math.vpi";
S_0x55555696eea0 .scope module, "dma_controller_tb" "dma_controller_tb" 2 3;
 .timescale -9 -12;
P_0x55555696c860 .param/l "customIdCPU" 0 2 6, C4<11111101>;
P_0x55555696c8a0 .param/l "customIdDMA" 0 2 7, C4<11111110>;
L_0x55555696da00 .functor OR 1, v0x55555699d940_0, L_0x5555569b5750, C4<0>, C4<0>;
L_0x55555696e5a0 .functor OR 32, v0x55555699d130_0, L_0x5555569b3330, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55555699d050_0 .net "addressData", 31 0, L_0x55555696e5a0;  1 drivers
v0x55555699d130_0 .var "addressDataIn", 31 0;
v0x55555699d1f0_0 .net "addressDataOut", 31 0, L_0x5555569b3330;  1 drivers
v0x55555699d310_0 .var "beginTransactionIn", 0 0;
v0x55555699d3d0_0 .net "beginTransactionOut", 0 0, L_0x5555569b22a0;  1 drivers
v0x55555699d510_0 .net "burstSizeOut", 7 0, L_0x5555569b44c0;  1 drivers
v0x55555699d620_0 .var "busErrorIn", 0 0;
v0x55555699d6c0_0 .var "busyBitIn", 0 0;
v0x55555699d760_0 .var "ciN", 7 0;
v0x55555699d800_0 .var "clock", 0 0;
v0x55555699d8a0_0 .net "dataValid", 0 0, L_0x55555696da00;  1 drivers
v0x55555699d940_0 .var "dataValidIn", 0 0;
v0x55555699d9e0_0 .net "dataValidOut", 0 0, L_0x5555569b5750;  1 drivers
v0x55555699da80_0 .net "done", 0 0, L_0x5555569af240;  1 drivers
v0x55555699db20_0 .var "endTransactionIn", 0 0;
v0x55555699dbf0_0 .var/i "i", 31 0;
v0x55555699dc90_0 .net "requestTransaction", 0 0, L_0x5555569b1900;  1 drivers
v0x55555699dd80_0 .var "reset", 0 0;
v0x55555699de70_0 .net "result", 31 0, L_0x5555569af3a0;  1 drivers
v0x55555699df10_0 .var "start", 0 0;
v0x55555699dfb0_0 .var "transactionGranted", 0 0;
v0x55555699e080_0 .var "valueA", 31 0;
v0x55555699e150_0 .var "valueB", 31 0;
E_0x5555568fecd0 .event negedge, v0x555556996680_0;
S_0x5555569435e0 .scope module, "uut" "ramDmaCi" 2 53, 3 1 0, S_0x55555696eea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "start";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "valueA";
    .port_info 4 /INPUT 32 "valueB";
    .port_info 5 /INPUT 8 "ciN";
    .port_info 6 /OUTPUT 1 "done";
    .port_info 7 /OUTPUT 32 "result";
    .port_info 8 /INPUT 32 "address_data_in";
    .port_info 9 /OUTPUT 32 "address_data_out";
    .port_info 10 /OUTPUT 4 "byte_enables_out";
    .port_info 11 /OUTPUT 8 "burst_size_out";
    .port_info 12 /OUTPUT 1 "read_n_write_out";
    .port_info 13 /OUTPUT 1 "begin_transaction_out";
    .port_info 14 /OUTPUT 1 "end_transaction_out";
    .port_info 15 /OUTPUT 1 "data_valid_out";
    .port_info 16 /INPUT 1 "end_transaction_in";
    .port_info 17 /INPUT 1 "data_valid_in";
    .port_info 18 /INPUT 1 "busy_in";
    .port_info 19 /INPUT 1 "error_in";
    .port_info 20 /INPUT 1 "grantRequest";
    .port_info 21 /OUTPUT 1 "busRequest";
P_0x55555695ec30 .param/l "customId" 0 3 2, C4<11111110>;
L_0x7fdcd6713018 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x555556943f10 .functor XNOR 1, L_0x5555569af800, L_0x7fdcd6713018, C4<0>, C4<0>;
L_0x555556962f50 .functor NOT 1, L_0x5555569afa30, C4<0>, C4<0>, C4<0>;
L_0x555556964210 .functor AND 1, L_0x555556943f10, L_0x555556962f50, C4<1>, C4<1>;
L_0x7fdcd67130f0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x555556965130 .functor XNOR 1, L_0x5555569af800, L_0x7fdcd67130f0, C4<0>, C4<0>;
L_0x555556967200 .functor AND 1, L_0x555556965130, L_0x5555569afa30, C4<1>, C4<1>;
L_0x7fdcd6713180 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x55555699e9a0 .functor XNOR 1, L_0x55555699e8b0, L_0x7fdcd6713180, C4<0>, C4<0>;
L_0x55555699eaf0 .functor OR 1, L_0x55555699e7c0, L_0x55555699e9a0, C4<0>, C4<0>;
L_0x55555699ec00 .functor AND 1, L_0x555556967200, L_0x55555699eaf0, C4<1>, C4<1>;
L_0x7fdcd6713258 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x55555699ef20 .functor XNOR 1, L_0x5555569af800, L_0x7fdcd6713258, C4<0>, C4<0>;
L_0x55555699f020 .functor AND 1, L_0x55555699ef20, L_0x5555569afa30, C4<1>, C4<1>;
L_0x5555569af240 .functor OR 1, L_0x55555699e490, L_0x55555699ed60, C4<0>, C4<0>;
L_0x5555569af3a0 .functor OR 32, L_0x5555569af100, L_0x5555569b1570, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7fdcd6713330 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x5555569af6f0 .functor XNOR 1, v0x55555699df10_0, L_0x7fdcd6713330, C4<0>, C4<0>;
L_0x5555569af800 .functor AND 1, L_0x5555569af570, L_0x5555569af6f0, C4<1>, C4<1>;
L_0x5555569af500 .functor NOT 1, v0x55555699d800_0, C4<0>, C4<0>, C4<0>;
L_0x5555569afdc0 .functor AND 1, L_0x5555569af800, L_0x5555569afc90, C4<1>, C4<1>;
L_0x5555569afec0 .functor AND 1, L_0x5555569afdc0, L_0x5555569afa30, C4<1>, C4<1>;
v0x5555569994d0_0 .net/2u *"_ivl_0", 0 0, L_0x7fdcd6713018;  1 drivers
L_0x7fdcd67130a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5555569995d0_0 .net/2u *"_ivl_10", 0 0, L_0x7fdcd67130a8;  1 drivers
v0x5555569996b0_0 .net/2u *"_ivl_14", 0 0, L_0x7fdcd67130f0;  1 drivers
v0x5555569997a0_0 .net *"_ivl_16", 0 0, L_0x555556965130;  1 drivers
v0x555556999860_0 .net *"_ivl_19", 0 0, L_0x555556967200;  1 drivers
v0x555556999920_0 .net *"_ivl_2", 0 0, L_0x555556943f10;  1 drivers
L_0x7fdcd6713138 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x5555569999e0_0 .net/2u *"_ivl_20", 1 0, L_0x7fdcd6713138;  1 drivers
v0x555556999ac0_0 .net *"_ivl_22", 0 0, L_0x55555699e7c0;  1 drivers
v0x555556999b80_0 .net *"_ivl_25", 0 0, L_0x55555699e8b0;  1 drivers
v0x555556999cf0_0 .net/2u *"_ivl_26", 0 0, L_0x7fdcd6713180;  1 drivers
v0x555556999dd0_0 .net *"_ivl_28", 0 0, L_0x55555699e9a0;  1 drivers
v0x555556999e90_0 .net *"_ivl_31", 0 0, L_0x55555699eaf0;  1 drivers
v0x555556999f50_0 .net *"_ivl_33", 0 0, L_0x55555699ec00;  1 drivers
L_0x7fdcd67131c8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55555699a010_0 .net/2u *"_ivl_34", 0 0, L_0x7fdcd67131c8;  1 drivers
L_0x7fdcd6713210 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55555699a0f0_0 .net/2u *"_ivl_36", 0 0, L_0x7fdcd6713210;  1 drivers
v0x55555699a1d0_0 .net *"_ivl_4", 0 0, L_0x555556962f50;  1 drivers
v0x55555699a2b0_0 .net/2u *"_ivl_40", 0 0, L_0x7fdcd6713258;  1 drivers
v0x55555699a390_0 .net *"_ivl_42", 0 0, L_0x55555699ef20;  1 drivers
v0x55555699a450_0 .net *"_ivl_45", 0 0, L_0x55555699f020;  1 drivers
L_0x7fdcd67132a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55555699a510_0 .net/2u *"_ivl_46", 31 0, L_0x7fdcd67132a0;  1 drivers
L_0x7fdcd67132e8 .functor BUFT 1, C4<11111110>, C4<0>, C4<0>, C4<0>;
v0x55555699a5f0_0 .net/2u *"_ivl_54", 7 0, L_0x7fdcd67132e8;  1 drivers
v0x55555699a6d0_0 .net *"_ivl_56", 0 0, L_0x5555569af570;  1 drivers
v0x55555699a790_0 .net/2u *"_ivl_58", 0 0, L_0x7fdcd6713330;  1 drivers
v0x55555699a870_0 .net *"_ivl_60", 0 0, L_0x5555569af6f0;  1 drivers
v0x55555699a930_0 .net *"_ivl_65", 2 0, L_0x5555569af990;  1 drivers
L_0x7fdcd6713378 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x55555699aa10_0 .net/2u *"_ivl_66", 2 0, L_0x7fdcd6713378;  1 drivers
v0x55555699aaf0_0 .net *"_ivl_7", 0 0, L_0x555556964210;  1 drivers
v0x55555699abb0_0 .net *"_ivl_73", 0 0, L_0x5555569afc90;  1 drivers
v0x55555699ac90_0 .net *"_ivl_75", 0 0, L_0x5555569afdc0;  1 drivers
L_0x7fdcd6713060 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55555699ad50_0 .net/2u *"_ivl_8", 0 0, L_0x7fdcd6713060;  1 drivers
v0x55555699ae30_0 .net "address_data_in", 31 0, L_0x55555696e5a0;  alias, 1 drivers
v0x55555699af10_0 .var "address_data_in_r", 31 0;
v0x55555699afd0_0 .net "address_data_out", 31 0, L_0x5555569b3330;  alias, 1 drivers
v0x55555699b0a0_0 .net "begin_transaction_out", 0 0, L_0x5555569b22a0;  alias, 1 drivers
v0x55555699b170_0 .net "burst_size_out", 7 0, L_0x5555569b44c0;  alias, 1 drivers
v0x55555699b240_0 .net "busRequest", 0 0, L_0x5555569b1900;  alias, 1 drivers
v0x55555699b310_0 .net "busy_in", 0 0, v0x55555699d6c0_0;  1 drivers
v0x55555699b3b0_0 .var "busy_in_r", 0 0;
v0x55555699b480_0 .net "byte_enables_out", 3 0, L_0x5555569b49f0;  1 drivers
v0x55555699b550_0 .net "ciN", 7 0, v0x55555699d760_0;  1 drivers
v0x55555699b5f0_0 .net "clock", 0 0, v0x55555699d800_0;  1 drivers
v0x55555699b690_0 .var "counter", 1 0;
v0x55555699b750_0 .net "dataOutA", 31 0, v0x555556998f90_0;  1 drivers
v0x55555699b810_0 .net "data_valid_in", 0 0, L_0x55555696da00;  alias, 1 drivers
v0x55555699b8b0_0 .var "data_valid_in_r", 0 0;
v0x55555699b980_0 .net "data_valid_out", 0 0, L_0x5555569b5750;  alias, 1 drivers
v0x55555699ba50_0 .net "done", 0 0, L_0x5555569af240;  alias, 1 drivers
v0x55555699baf0_0 .net "doneDMA", 0 0, L_0x55555699e490;  1 drivers
v0x55555699bb90_0 .net "doneMem", 0 0, L_0x55555699ed60;  1 drivers
v0x55555699bc50_0 .net "end_transaction_in", 0 0, v0x55555699db20_0;  1 drivers
v0x55555699bd10_0 .var "end_transaction_in_r", 0 0;
v0x55555699bde0_0 .net "end_transaction_out", 0 0, L_0x5555569b5cc0;  1 drivers
v0x55555699beb0_0 .net "error_in", 0 0, v0x55555699d620_0;  1 drivers
v0x55555699bf50_0 .var "error_in_r", 0 0;
v0x55555699c020_0 .net "grantRequest", 0 0, v0x55555699dfb0_0;  1 drivers
v0x55555699c0c0_0 .var "grantRequest_r", 0 0;
v0x55555699c190_0 .net "is_memory", 0 0, L_0x5555569afa30;  1 drivers
v0x55555699c230_0 .net "is_valid", 0 0, L_0x5555569af800;  1 drivers
v0x55555699c300_0 .net "memAddress", 8 0, L_0x5555569b17a0;  1 drivers
v0x55555699c3f0_0 .net "memDataIn", 31 0, v0x555556999030_0;  1 drivers
v0x55555699c4e0_0 .net "memDataOut", 31 0, L_0x5555569b1d50;  1 drivers
v0x55555699c5f0_0 .net "memWriteEnable", 0 0, L_0x5555569b1bc0;  1 drivers
v0x55555699c6e0_0 .net "read_n_write_out", 0 0, L_0x5555569b2c20;  1 drivers
v0x55555699c780_0 .net "reset", 0 0, v0x55555699dd80_0;  1 drivers
v0x55555699c820_0 .net "result", 31 0, L_0x5555569af3a0;  alias, 1 drivers
v0x55555699c8c0_0 .net "resultDMA", 31 0, L_0x5555569b1570;  1 drivers
v0x55555699c980_0 .net "resultMem", 31 0, L_0x5555569af100;  1 drivers
v0x55555699ca40_0 .net "start", 0 0, v0x55555699df10_0;  1 drivers
v0x55555699cb00_0 .net "status", 1 0, L_0x5555569b0ce0;  1 drivers
v0x55555699cbc0_0 .net "valueA", 31 0, v0x55555699e080_0;  1 drivers
v0x55555699cc80_0 .net "valueB", 31 0, v0x55555699e150_0;  1 drivers
L_0x55555699e490 .functor MUXZ 1, L_0x7fdcd67130a8, L_0x7fdcd6713060, L_0x555556964210, C4<>;
L_0x55555699e7c0 .cmp/eq 2, v0x55555699b690_0, L_0x7fdcd6713138;
L_0x55555699e8b0 .part v0x55555699e080_0, 9, 1;
L_0x55555699ed60 .functor MUXZ 1, L_0x7fdcd6713210, L_0x7fdcd67131c8, L_0x55555699ec00, C4<>;
L_0x5555569af100 .functor MUXZ 32, L_0x7fdcd67132a0, v0x555556998f90_0, L_0x55555699f020, C4<>;
L_0x5555569af570 .cmp/eq 8, v0x55555699d760_0, L_0x7fdcd67132e8;
L_0x5555569af990 .part v0x55555699e080_0, 10, 3;
L_0x5555569afa30 .cmp/eq 3, L_0x5555569af990, L_0x7fdcd6713378;
L_0x5555569afc90 .part v0x55555699e080_0, 9, 1;
L_0x5555569aff30 .part v0x55555699e080_0, 0, 9;
L_0x5555569b5e50 .part v0x55555699e080_0, 9, 1;
L_0x5555569b5ef0 .part v0x55555699e080_0, 10, 3;
S_0x555556923240 .scope module, "dmaController" "DMAController" 3 91, 4 1 0, S_0x5555569435e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "validInstruction";
    .port_info 1 /INPUT 1 "writeEnable";
    .port_info 2 /INPUT 1 "clock";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 3 "configurationBits";
    .port_info 5 /OUTPUT 32 "readSettings";
    .port_info 6 /INPUT 32 "writeSettings";
    .port_info 7 /OUTPUT 2 "status";
    .port_info 8 /OUTPUT 9 "memAddress";
    .port_info 9 /INPUT 32 "memDataIn";
    .port_info 10 /OUTPUT 32 "memDataOut";
    .port_info 11 /OUTPUT 1 "memWriteEnable";
    .port_info 12 /INPUT 32 "address_data_in";
    .port_info 13 /OUTPUT 32 "address_data_out";
    .port_info 14 /OUTPUT 4 "byte_enables_out";
    .port_info 15 /OUTPUT 8 "burst_size_out";
    .port_info 16 /OUTPUT 1 "read_n_write_out";
    .port_info 17 /OUTPUT 1 "begin_transaction_out";
    .port_info 18 /OUTPUT 1 "end_transaction_out";
    .port_info 19 /OUTPUT 1 "data_valid_out";
    .port_info 20 /INPUT 1 "end_transaction_in";
    .port_info 21 /INPUT 1 "data_valid_in";
    .port_info 22 /INPUT 1 "busy_in";
    .port_info 23 /INPUT 1 "error_in";
    .port_info 24 /INPUT 1 "grantRequest";
    .port_info 25 /OUTPUT 1 "busRequest";
P_0x5555568b6d40 .param/l "C2R" 0 4 32, C4<110>;
P_0x5555568b6d80 .param/l "CLOSE" 0 4 30, C4<100>;
P_0x5555568b6dc0 .param/l "IDLE" 1 4 26, C4<000>;
P_0x5555568b6e00 .param/l "INIT" 1 4 28, C4<010>;
P_0x5555568b6e40 .param/l "READ" 0 4 29, C4<011>;
P_0x5555568b6e80 .param/l "REQUEST" 0 4 27, C4<001>;
P_0x5555568b6ec0 .param/l "WRITE" 0 4 31, C4<101>;
L_0x5555569b0ce0 .functor BUFZ 2, v0x555556998070_0, C4<00>, C4<00>, C4<00>;
L_0x5555569b17a0 .functor BUFZ 9, v0x555556996f20_0, C4<000000000>, C4<000000000>, C4<000000000>;
L_0x7fdcd67137b0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x5555569b19a0 .functor XNOR 1, v0x55555699b8b0_0, L_0x7fdcd67137b0, C4<0>, C4<0>;
L_0x5555569b1ab0 .functor AND 1, L_0x5555569b1810, L_0x5555569b19a0, C4<1>, C4<1>;
L_0x5555569b1d50 .functor BUFZ 32, v0x55555699af10_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5555569b3760 .functor AND 1, L_0x5555569b45b0, L_0x5555569b4810, C4<1>, C4<1>;
L_0x5555569b50c0 .functor AND 1, L_0x5555569b4d50, L_0x5555569b4e40, C4<1>, C4<1>;
L_0x5555569b52c0 .functor AND 1, L_0x5555569b50c0, L_0x5555569b51d0, C4<1>, C4<1>;
L_0x5555569b5750 .functor BUFZ 1, L_0x5555569b5420, C4<0>, C4<0>, C4<0>;
L_0x5555569b5b50 .functor OR 1, L_0x5555569b57c0, L_0x5555569b58b0, C4<0>, C4<0>;
v0x55555696db10_0 .net *"_ivl_0", 31 0, L_0x5555569b0030;  1 drivers
L_0x7fdcd6713498 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x55555696e6f0_0 .net/2u *"_ivl_10", 2 0, L_0x7fdcd6713498;  1 drivers
L_0x7fdcd6713a38 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x555556944020_0 .net/2u *"_ivl_102", 2 0, L_0x7fdcd6713a38;  1 drivers
v0x555556963020_0 .net *"_ivl_104", 0 0, L_0x5555569b2430;  1 drivers
v0x555556964320_0 .net *"_ivl_107", 0 0, L_0x5555569b25a0;  1 drivers
v0x555556965240_0 .net *"_ivl_108", 31 0, L_0x5555569b2640;  1 drivers
L_0x7fdcd6713a80 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555556967310_0 .net *"_ivl_111", 30 0, L_0x7fdcd6713a80;  1 drivers
L_0x7fdcd6713ac8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x555556991020_0 .net/2u *"_ivl_112", 31 0, L_0x7fdcd6713ac8;  1 drivers
v0x555556991100_0 .net *"_ivl_114", 0 0, L_0x5555569b2860;  1 drivers
L_0x7fdcd6713b10 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5555569911c0_0 .net/2u *"_ivl_116", 0 0, L_0x7fdcd6713b10;  1 drivers
L_0x7fdcd6713b58 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5555569912a0_0 .net/2u *"_ivl_118", 0 0, L_0x7fdcd6713b58;  1 drivers
v0x555556991380_0 .net *"_ivl_12", 0 0, L_0x5555569b0210;  1 drivers
v0x555556991440_0 .net *"_ivl_120", 0 0, L_0x5555569b29a0;  1 drivers
L_0x7fdcd6713ba0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555556991520_0 .net/2u *"_ivl_122", 0 0, L_0x7fdcd6713ba0;  1 drivers
L_0x7fdcd6713be8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x555556991600_0 .net/2u *"_ivl_126", 2 0, L_0x7fdcd6713be8;  1 drivers
v0x5555569916e0_0 .net *"_ivl_128", 0 0, L_0x5555569b2e00;  1 drivers
L_0x7fdcd6713c30 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x5555569917a0_0 .net/2u *"_ivl_130", 2 0, L_0x7fdcd6713c30;  1 drivers
v0x555556991880_0 .net *"_ivl_132", 0 0, L_0x5555569b2ff0;  1 drivers
L_0x7fdcd6713c78 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555556991940_0 .net/2u *"_ivl_134", 31 0, L_0x7fdcd6713c78;  1 drivers
v0x555556991a20_0 .net *"_ivl_136", 31 0, L_0x5555569b30e0;  1 drivers
L_0x7fdcd67134e0 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x555556991b00_0 .net/2u *"_ivl_14", 2 0, L_0x7fdcd67134e0;  1 drivers
L_0x7fdcd6713cc0 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x555556991be0_0 .net/2u *"_ivl_140", 2 0, L_0x7fdcd6713cc0;  1 drivers
v0x555556991cc0_0 .net *"_ivl_142", 0 0, L_0x5555569b34b0;  1 drivers
v0x555556991d80_0 .net *"_ivl_144", 9 0, L_0x5555569b36c0;  1 drivers
v0x555556991e60_0 .net *"_ivl_146", 9 0, L_0x5555569b3820;  1 drivers
L_0x7fdcd6713d08 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555556991f40_0 .net *"_ivl_149", 0 0, L_0x7fdcd6713d08;  1 drivers
v0x555556992020_0 .net *"_ivl_150", 0 0, L_0x5555569b3a90;  1 drivers
v0x5555569920e0_0 .net *"_ivl_152", 9 0, L_0x5555569b3bd0;  1 drivers
v0x5555569921c0_0 .net *"_ivl_155", 7 0, L_0x5555569b3910;  1 drivers
v0x5555569922a0_0 .net *"_ivl_156", 9 0, L_0x5555569b3e00;  1 drivers
L_0x7fdcd6713d50 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x555556992380_0 .net *"_ivl_159", 1 0, L_0x7fdcd6713d50;  1 drivers
v0x555556992460_0 .net *"_ivl_16", 0 0, L_0x5555569b0300;  1 drivers
v0x555556992520_0 .net *"_ivl_160", 9 0, L_0x5555569b4040;  1 drivers
L_0x7fdcd6713d98 .functor BUFT 1, C4<0000000000>, C4<0>, C4<0>, C4<0>;
v0x555556992600_0 .net/2u *"_ivl_162", 9 0, L_0x7fdcd6713d98;  1 drivers
v0x5555569926e0_0 .net *"_ivl_164", 9 0, L_0x5555569b41d0;  1 drivers
L_0x7fdcd6713de0 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x5555569927c0_0 .net/2u *"_ivl_168", 2 0, L_0x7fdcd6713de0;  1 drivers
v0x5555569928a0_0 .net *"_ivl_170", 0 0, L_0x5555569b45b0;  1 drivers
L_0x7fdcd6713e28 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x555556992960_0 .net/2u *"_ivl_172", 1 0, L_0x7fdcd6713e28;  1 drivers
v0x555556992a40_0 .net *"_ivl_174", 0 0, L_0x5555569b4810;  1 drivers
v0x555556992b00_0 .net *"_ivl_177", 0 0, L_0x5555569b3760;  1 drivers
L_0x7fdcd6713e70 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x555556992bc0_0 .net/2u *"_ivl_178", 3 0, L_0x7fdcd6713e70;  1 drivers
v0x555556992ca0_0 .net *"_ivl_18", 31 0, L_0x5555569b0470;  1 drivers
L_0x7fdcd6713eb8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x555556992d80_0 .net/2u *"_ivl_180", 3 0, L_0x7fdcd6713eb8;  1 drivers
L_0x7fdcd6713f00 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x555556992e60_0 .net/2u *"_ivl_184", 2 0, L_0x7fdcd6713f00;  1 drivers
v0x555556992f40_0 .net *"_ivl_186", 0 0, L_0x5555569b4d50;  1 drivers
L_0x7fdcd6713f48 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x555556993000_0 .net/2u *"_ivl_188", 2 0, L_0x7fdcd6713f48;  1 drivers
v0x5555569930e0_0 .net *"_ivl_190", 0 0, L_0x5555569b4e40;  1 drivers
v0x5555569931a0_0 .net *"_ivl_193", 0 0, L_0x5555569b50c0;  1 drivers
v0x555556993260_0 .net *"_ivl_195", 0 0, L_0x5555569b51d0;  1 drivers
v0x555556993320_0 .net *"_ivl_197", 0 0, L_0x5555569b52c0;  1 drivers
L_0x7fdcd6713f90 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5555569933e0_0 .net/2u *"_ivl_198", 0 0, L_0x7fdcd6713f90;  1 drivers
L_0x7fdcd6713fd8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5555569934c0_0 .net/2u *"_ivl_200", 0 0, L_0x7fdcd6713fd8;  1 drivers
L_0x7fdcd6714020 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x5555569935a0_0 .net/2u *"_ivl_206", 2 0, L_0x7fdcd6714020;  1 drivers
v0x555556993680_0 .net *"_ivl_208", 0 0, L_0x5555569b57c0;  1 drivers
L_0x7fdcd6713528 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555556993740_0 .net *"_ivl_21", 22 0, L_0x7fdcd6713528;  1 drivers
L_0x7fdcd6714068 .functor BUFT 1, C4<110>, C4<0>, C4<0>, C4<0>;
v0x555556993820_0 .net/2u *"_ivl_210", 2 0, L_0x7fdcd6714068;  1 drivers
v0x555556993900_0 .net *"_ivl_212", 0 0, L_0x5555569b58b0;  1 drivers
v0x5555569939c0_0 .net *"_ivl_215", 0 0, L_0x5555569b5b50;  1 drivers
L_0x7fdcd67140b0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x555556993a80_0 .net/2u *"_ivl_216", 0 0, L_0x7fdcd67140b0;  1 drivers
L_0x7fdcd67140f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555556993b60_0 .net/2u *"_ivl_218", 0 0, L_0x7fdcd67140f8;  1 drivers
L_0x7fdcd6713570 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x555556993c40_0 .net/2u *"_ivl_22", 2 0, L_0x7fdcd6713570;  1 drivers
v0x555556993d20_0 .net *"_ivl_24", 0 0, L_0x5555569b0560;  1 drivers
v0x555556993de0_0 .net *"_ivl_26", 31 0, L_0x5555569b0690;  1 drivers
L_0x7fdcd67135b8 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555556993ec0_0 .net *"_ivl_29", 21 0, L_0x7fdcd67135b8;  1 drivers
L_0x7fdcd67133c0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555556993fa0_0 .net *"_ivl_3", 30 0, L_0x7fdcd67133c0;  1 drivers
L_0x7fdcd6713600 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x555556994080_0 .net/2u *"_ivl_30", 2 0, L_0x7fdcd6713600;  1 drivers
v0x555556994160_0 .net *"_ivl_32", 0 0, L_0x5555569b0780;  1 drivers
v0x555556994220_0 .net *"_ivl_34", 31 0, L_0x5555569b0870;  1 drivers
L_0x7fdcd6713648 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555556994300_0 .net *"_ivl_37", 22 0, L_0x7fdcd6713648;  1 drivers
L_0x7fdcd6713690 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x5555569943e0_0 .net/2u *"_ivl_38", 2 0, L_0x7fdcd6713690;  1 drivers
L_0x7fdcd6713408 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5555569944c0_0 .net/2u *"_ivl_4", 31 0, L_0x7fdcd6713408;  1 drivers
v0x5555569945a0_0 .net *"_ivl_40", 0 0, L_0x5555569b09c0;  1 drivers
v0x555556994660_0 .net *"_ivl_42", 31 0, L_0x5555569b0b40;  1 drivers
L_0x7fdcd67136d8 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555556994740_0 .net *"_ivl_45", 29 0, L_0x7fdcd67136d8;  1 drivers
L_0x7fdcd6713720 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555556994820_0 .net/2u *"_ivl_46", 31 0, L_0x7fdcd6713720;  1 drivers
v0x555556994900_0 .net *"_ivl_48", 31 0, L_0x5555569b0c40;  1 drivers
v0x5555569949e0_0 .net *"_ivl_50", 31 0, L_0x5555569b0e70;  1 drivers
v0x555556994ac0_0 .net *"_ivl_52", 31 0, L_0x5555569b1000;  1 drivers
v0x555556994ba0_0 .net *"_ivl_54", 31 0, L_0x5555569b1210;  1 drivers
v0x555556994c80_0 .net *"_ivl_56", 31 0, L_0x5555569b13a0;  1 drivers
v0x555556994d60_0 .net *"_ivl_6", 0 0, L_0x5555569b00d0;  1 drivers
L_0x7fdcd6713768 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x555556994e20_0 .net/2u *"_ivl_64", 2 0, L_0x7fdcd6713768;  1 drivers
v0x555556994f00_0 .net *"_ivl_66", 0 0, L_0x5555569b1810;  1 drivers
v0x555556994fc0_0 .net/2u *"_ivl_68", 0 0, L_0x7fdcd67137b0;  1 drivers
v0x5555569950a0_0 .net *"_ivl_70", 0 0, L_0x5555569b19a0;  1 drivers
v0x555556995160_0 .net *"_ivl_73", 0 0, L_0x5555569b1ab0;  1 drivers
L_0x7fdcd67137f8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x555556995220_0 .net/2u *"_ivl_74", 0 0, L_0x7fdcd67137f8;  1 drivers
L_0x7fdcd6713840 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555556995300_0 .net/2u *"_ivl_76", 0 0, L_0x7fdcd6713840;  1 drivers
L_0x7fdcd6713450 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5555569953e0_0 .net/2u *"_ivl_8", 31 0, L_0x7fdcd6713450;  1 drivers
L_0x7fdcd6713888 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x5555569954c0_0 .net/2u *"_ivl_82", 2 0, L_0x7fdcd6713888;  1 drivers
v0x5555569955a0_0 .net *"_ivl_84", 0 0, L_0x5555569b1e10;  1 drivers
L_0x7fdcd67138d0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x555556995660_0 .net/2u *"_ivl_86", 0 0, L_0x7fdcd67138d0;  1 drivers
L_0x7fdcd6713918 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555556995740_0 .net/2u *"_ivl_88", 0 0, L_0x7fdcd6713918;  1 drivers
L_0x7fdcd6713960 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x555556995820_0 .net/2u *"_ivl_92", 2 0, L_0x7fdcd6713960;  1 drivers
v0x555556995900_0 .net *"_ivl_94", 0 0, L_0x5555569b20f0;  1 drivers
L_0x7fdcd67139a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5555569959c0_0 .net/2u *"_ivl_96", 0 0, L_0x7fdcd67139a8;  1 drivers
L_0x7fdcd67139f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555556995aa0_0 .net/2u *"_ivl_98", 0 0, L_0x7fdcd67139f0;  1 drivers
v0x555556995b80_0 .net "address_data_in", 31 0, v0x55555699af10_0;  1 drivers
v0x555556995c60_0 .net "address_data_out", 31 0, L_0x5555569b3330;  alias, 1 drivers
v0x555556995d40_0 .net "begin_transaction_out", 0 0, L_0x5555569b22a0;  alias, 1 drivers
v0x555556995e00_0 .var "blockCounter", 9 0;
v0x555556995ee0_0 .var "blockSize", 9 0;
v0x555556995fc0_0 .var "burstCounter", 8 0;
v0x5555569960a0_0 .var "burstSize", 8 0;
v0x555556996180_0 .net "burst_size_out", 7 0, L_0x5555569b44c0;  alias, 1 drivers
v0x555556996260_0 .var "busAddress", 31 0;
v0x555556996340_0 .net "busRequest", 0 0, L_0x5555569b1900;  alias, 1 drivers
v0x555556996400_0 .var "busStart", 31 0;
v0x5555569964e0_0 .net "busy_in", 0 0, v0x55555699b3b0_0;  1 drivers
v0x5555569965a0_0 .net "byte_enables_out", 3 0, L_0x5555569b49f0;  alias, 1 drivers
v0x555556996680_0 .net "clock", 0 0, v0x55555699d800_0;  alias, 1 drivers
v0x555556996740_0 .net "configurationBits", 2 0, L_0x5555569b5ef0;  1 drivers
v0x555556996820_0 .var "controlRegister", 1 0;
v0x555556996900_0 .net "data_valid_in", 0 0, v0x55555699b8b0_0;  1 drivers
v0x5555569969c0_0 .net "data_valid_out", 0 0, L_0x5555569b5750;  alias, 1 drivers
v0x555556996a80_0 .net "data_valid_sc", 0 0, L_0x5555569b5420;  1 drivers
v0x555556996b40_0 .net "end_transaction_in", 0 0, v0x55555699bd10_0;  1 drivers
v0x555556996c00_0 .net "end_transaction_out", 0 0, L_0x5555569b5cc0;  alias, 1 drivers
v0x555556996cc0_0 .net "error_in", 0 0, v0x55555699bf50_0;  1 drivers
v0x555556996d80_0 .net "grantRequest", 0 0, v0x55555699c0c0_0;  1 drivers
v0x555556996e40_0 .net "memAddress", 8 0, L_0x5555569b17a0;  alias, 1 drivers
v0x555556996f20_0 .var "memAddress_r", 8 0;
v0x555556997000_0 .var "memCounter", 0 2;
v0x5555569970e0_0 .net "memDataIn", 31 0, v0x555556999030_0;  alias, 1 drivers
v0x5555569971c0_0 .net "memDataOut", 31 0, L_0x5555569b1d50;  alias, 1 drivers
v0x5555569972a0_0 .net "memWriteEnable", 0 0, L_0x5555569b1bc0;  alias, 1 drivers
v0x555556997360_0 .var "memoryStart", 8 0;
v0x555556997440_0 .net "readSettings", 31 0, L_0x5555569b1570;  alias, 1 drivers
v0x555556997520_0 .net "read_n_write_out", 0 0, L_0x5555569b2c20;  alias, 1 drivers
v0x555556997df0_0 .net "reset", 0 0, v0x55555699dd80_0;  alias, 1 drivers
v0x555556997eb0_0 .var "state", 2 0;
v0x555556997f90_0 .net "status", 1 0, L_0x5555569b0ce0;  alias, 1 drivers
v0x555556998070_0 .var "statusRegister", 1 0;
v0x555556998150_0 .net "validInstruction", 0 0, L_0x5555569af800;  alias, 1 drivers
v0x555556998210_0 .net "writeEnable", 0 0, L_0x5555569b5e50;  1 drivers
v0x5555569982d0_0 .net "writeSettings", 31 0, v0x55555699e150_0;  alias, 1 drivers
E_0x5555568fe860 .event posedge, v0x555556996680_0;
L_0x5555569b0030 .concat [ 1 31 0 0], L_0x5555569af800, L_0x7fdcd67133c0;
L_0x5555569b00d0 .cmp/eq 32, L_0x5555569b0030, L_0x7fdcd6713408;
L_0x5555569b0210 .cmp/eq 3, L_0x5555569b5ef0, L_0x7fdcd6713498;
L_0x5555569b0300 .cmp/eq 3, L_0x5555569b5ef0, L_0x7fdcd67134e0;
L_0x5555569b0470 .concat [ 9 23 0 0], v0x555556997360_0, L_0x7fdcd6713528;
L_0x5555569b0560 .cmp/eq 3, L_0x5555569b5ef0, L_0x7fdcd6713570;
L_0x5555569b0690 .concat [ 10 22 0 0], v0x555556995ee0_0, L_0x7fdcd67135b8;
L_0x5555569b0780 .cmp/eq 3, L_0x5555569b5ef0, L_0x7fdcd6713600;
L_0x5555569b0870 .concat [ 9 23 0 0], v0x5555569960a0_0, L_0x7fdcd6713648;
L_0x5555569b09c0 .cmp/eq 3, L_0x5555569b5ef0, L_0x7fdcd6713690;
L_0x5555569b0b40 .concat [ 2 30 0 0], v0x555556998070_0, L_0x7fdcd67136d8;
L_0x5555569b0c40 .functor MUXZ 32, L_0x7fdcd6713720, L_0x5555569b0b40, L_0x5555569b09c0, C4<>;
L_0x5555569b0e70 .functor MUXZ 32, L_0x5555569b0c40, L_0x5555569b0870, L_0x5555569b0780, C4<>;
L_0x5555569b1000 .functor MUXZ 32, L_0x5555569b0e70, L_0x5555569b0690, L_0x5555569b0560, C4<>;
L_0x5555569b1210 .functor MUXZ 32, L_0x5555569b1000, L_0x5555569b0470, L_0x5555569b0300, C4<>;
L_0x5555569b13a0 .functor MUXZ 32, L_0x5555569b1210, v0x555556996400_0, L_0x5555569b0210, C4<>;
L_0x5555569b1570 .functor MUXZ 32, L_0x5555569b13a0, L_0x7fdcd6713450, L_0x5555569b00d0, C4<>;
L_0x5555569b1810 .cmp/eq 3, v0x555556997eb0_0, L_0x7fdcd6713768;
L_0x5555569b1bc0 .functor MUXZ 1, L_0x7fdcd6713840, L_0x7fdcd67137f8, L_0x5555569b1ab0, C4<>;
L_0x5555569b1e10 .cmp/eq 3, v0x555556997eb0_0, L_0x7fdcd6713888;
L_0x5555569b1900 .functor MUXZ 1, L_0x7fdcd6713918, L_0x7fdcd67138d0, L_0x5555569b1e10, C4<>;
L_0x5555569b20f0 .cmp/eq 3, v0x555556997eb0_0, L_0x7fdcd6713960;
L_0x5555569b22a0 .functor MUXZ 1, L_0x7fdcd67139f0, L_0x7fdcd67139a8, L_0x5555569b20f0, C4<>;
L_0x5555569b2430 .cmp/eq 3, v0x555556997eb0_0, L_0x7fdcd6713a38;
L_0x5555569b25a0 .part v0x555556996820_0, 0, 1;
L_0x5555569b2640 .concat [ 1 31 0 0], L_0x5555569b25a0, L_0x7fdcd6713a80;
L_0x5555569b2860 .cmp/eq 32, L_0x5555569b2640, L_0x7fdcd6713ac8;
L_0x5555569b29a0 .functor MUXZ 1, L_0x7fdcd6713b58, L_0x7fdcd6713b10, L_0x5555569b2860, C4<>;
L_0x5555569b2c20 .functor MUXZ 1, L_0x7fdcd6713ba0, L_0x5555569b29a0, L_0x5555569b2430, C4<>;
L_0x5555569b2e00 .cmp/eq 3, v0x555556997eb0_0, L_0x7fdcd6713be8;
L_0x5555569b2ff0 .cmp/eq 3, v0x555556997eb0_0, L_0x7fdcd6713c30;
L_0x5555569b30e0 .functor MUXZ 32, L_0x7fdcd6713c78, v0x555556999030_0, L_0x5555569b2ff0, C4<>;
L_0x5555569b3330 .functor MUXZ 32, L_0x5555569b30e0, v0x555556996260_0, L_0x5555569b2e00, C4<>;
L_0x5555569b34b0 .cmp/eq 3, v0x555556997eb0_0, L_0x7fdcd6713cc0;
L_0x5555569b36c0 .arith/sub 10, v0x555556995ee0_0, v0x555556995e00_0;
L_0x5555569b3820 .concat [ 9 1 0 0], v0x5555569960a0_0, L_0x7fdcd6713d08;
L_0x5555569b3a90 .cmp/gt 10, L_0x5555569b3820, L_0x5555569b36c0;
L_0x5555569b3bd0 .arith/sub 10, v0x555556995ee0_0, v0x555556995e00_0;
L_0x5555569b3910 .part v0x5555569960a0_0, 0, 8;
L_0x5555569b3e00 .concat [ 8 2 0 0], L_0x5555569b3910, L_0x7fdcd6713d50;
L_0x5555569b4040 .functor MUXZ 10, L_0x5555569b3e00, L_0x5555569b3bd0, L_0x5555569b3a90, C4<>;
L_0x5555569b41d0 .functor MUXZ 10, L_0x7fdcd6713d98, L_0x5555569b4040, L_0x5555569b34b0, C4<>;
L_0x5555569b44c0 .part L_0x5555569b41d0, 0, 8;
L_0x5555569b45b0 .cmp/eq 3, v0x555556997eb0_0, L_0x7fdcd6713de0;
L_0x5555569b4810 .cmp/eq 2, v0x555556996820_0, L_0x7fdcd6713e28;
L_0x5555569b49f0 .functor MUXZ 4, L_0x7fdcd6713eb8, L_0x7fdcd6713e70, L_0x5555569b3760, C4<>;
L_0x5555569b4d50 .cmp/eq 3, v0x555556997eb0_0, L_0x7fdcd6713f00;
L_0x5555569b4e40 .cmp/eq 3, v0x555556997000_0, L_0x7fdcd6713f48;
L_0x5555569b51d0 .reduce/nor v0x55555699b3b0_0;
L_0x5555569b5420 .functor MUXZ 1, L_0x7fdcd6713fd8, L_0x7fdcd6713f90, L_0x5555569b52c0, C4<>;
L_0x5555569b57c0 .cmp/eq 3, v0x555556997eb0_0, L_0x7fdcd6714020;
L_0x5555569b58b0 .cmp/eq 3, v0x555556997eb0_0, L_0x7fdcd6714068;
L_0x5555569b5cc0 .functor MUXZ 1, L_0x7fdcd67140f8, L_0x7fdcd67140b0, L_0x5555569b5b50, C4<>;
S_0x5555569986f0 .scope module, "memory" "dualPortSSRAM" 3 78, 5 1 0, S_0x5555569435e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clockA";
    .port_info 1 /INPUT 1 "clockB";
    .port_info 2 /INPUT 1 "writeEnableA";
    .port_info 3 /INPUT 1 "writeEnableB";
    .port_info 4 /INPUT 9 "addressA";
    .port_info 5 /INPUT 9 "addressB";
    .port_info 6 /INPUT 32 "dataInA";
    .port_info 7 /INPUT 32 "dataInB";
    .port_info 8 /OUTPUT 32 "dataOutA";
    .port_info 9 /OUTPUT 32 "dataOutB";
P_0x5555568b67e0 .param/l "bitwidth" 0 5 1, +C4<00000000000000000000000000100000>;
P_0x5555568b6820 .param/l "nrOfEntries" 0 5 1, +C4<00000000000000000000001000000000>;
P_0x5555568b6860 .param/l "readAfterWrite" 0 5 1, +C4<00000000000000000000000000000000>;
v0x555556998b00_0 .net "addressA", 8 0, L_0x5555569aff30;  1 drivers
v0x555556998c00_0 .net "addressB", 8 0, L_0x5555569b17a0;  alias, 1 drivers
v0x555556998cc0_0 .net "clockA", 0 0, v0x55555699d800_0;  alias, 1 drivers
v0x555556998d60_0 .net "clockB", 0 0, L_0x5555569af500;  1 drivers
v0x555556998e00_0 .net "dataInA", 31 0, v0x55555699e150_0;  alias, 1 drivers
v0x555556998ef0_0 .net "dataInB", 31 0, L_0x5555569b1d50;  alias, 1 drivers
v0x555556998f90_0 .var "dataOutA", 31 0;
v0x555556999030_0 .var "dataOutB", 31 0;
v0x555556999120 .array "memoryContent", 0 511, 31 0;
v0x5555569991c0_0 .net "writeEnableA", 0 0, L_0x5555569afec0;  1 drivers
v0x555556999280_0 .net "writeEnableB", 0 0, L_0x5555569b1bc0;  alias, 1 drivers
E_0x5555568d8c30 .event posedge, v0x555556998d60_0;
    .scope S_0x5555569986f0;
T_0 ;
    %wait E_0x5555568fe860;
    %load/vec4 v0x5555569991c0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_0.0, 4;
    %load/vec4 v0x555556998e00_0;
    %load/vec4 v0x555556998b00_0;
    %pad/u 11;
    %ix/vec4 4;
    %store/vec4a v0x555556999120, 4, 0;
T_0.0 ;
    %load/vec4 v0x555556998b00_0;
    %pad/u 11;
    %ix/vec4 4;
    %load/vec4a v0x555556999120, 4;
    %store/vec4 v0x555556998f90_0, 0, 32;
    %jmp T_0;
    .thread T_0;
    .scope S_0x5555569986f0;
T_1 ;
    %wait E_0x5555568d8c30;
    %load/vec4 v0x555556999280_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_1.0, 4;
    %load/vec4 v0x555556998ef0_0;
    %load/vec4 v0x555556998c00_0;
    %pad/u 11;
    %ix/vec4 4;
    %store/vec4a v0x555556999120, 4, 0;
T_1.0 ;
    %load/vec4 v0x555556998c00_0;
    %pad/u 11;
    %ix/vec4 4;
    %load/vec4a v0x555556999120, 4;
    %store/vec4 v0x555556999030_0, 0, 32;
    %jmp T_1;
    .thread T_1;
    .scope S_0x555556923240;
T_2 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x555556997000_0, 0, 3;
    %end;
    .thread T_2;
    .scope S_0x555556923240;
T_3 ;
    %wait E_0x5555568fe860;
    %load/vec4 v0x555556997df0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555556996400_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x555556997360_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x555556995ee0_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x5555569960a0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x555556998070_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x555556996820_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x555556998150_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_3.4, 4;
    %load/vec4 v0x555556998210_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_3.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x555556996740_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %jmp T_3.11;
T_3.5 ;
    %load/vec4 v0x5555569982d0_0;
    %assign/vec4 v0x555556996400_0, 0;
    %jmp T_3.11;
T_3.6 ;
    %load/vec4 v0x5555569982d0_0;
    %parti/s 9, 0, 2;
    %assign/vec4 v0x555556997360_0, 0;
    %jmp T_3.11;
T_3.7 ;
    %load/vec4 v0x5555569982d0_0;
    %parti/s 10, 0, 2;
    %assign/vec4 v0x555556995ee0_0, 0;
    %jmp T_3.11;
T_3.8 ;
    %load/vec4 v0x5555569982d0_0;
    %parti/s 8, 0, 2;
    %pad/u 9;
    %addi 1, 0, 9;
    %assign/vec4 v0x5555569960a0_0, 0;
    %jmp T_3.11;
T_3.9 ;
    %load/vec4 v0x5555569982d0_0;
    %parti/s 2, 0, 2;
    %assign/vec4 v0x555556996820_0, 0;
    %jmp T_3.11;
T_3.11 ;
    %pop/vec4 1;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x555556923240;
T_4 ;
    %wait E_0x5555568fe860;
    %load/vec4 v0x555556997df0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_4.0, 4;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x555556996f20_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x555556997eb0_0;
    %cmpi/e 3, 0, 3;
    %flag_get/vec4 4;
    %jmp/0 T_4.5, 4;
    %load/vec4 v0x555556996900_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_4.5;
    %flag_set/vec4 8;
    %jmp/1 T_4.4, 8;
    %load/vec4 v0x555556997eb0_0;
    %cmpi/e 5, 0, 3;
    %flag_get/vec4 4;
    %jmp/0 T_4.6, 4;
    %load/vec4 v0x555556996a80_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_4.6;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_4.4;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x555556996f20_0;
    %addi 1, 0, 9;
    %assign/vec4 v0x555556996f20_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0x555556997eb0_0;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_4.7, 4;
    %load/vec4 v0x555556996f20_0;
    %assign/vec4 v0x555556996f20_0, 0;
    %jmp T_4.8;
T_4.7 ;
    %load/vec4 v0x555556997eb0_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_4.9, 4;
    %load/vec4 v0x555556997360_0;
    %assign/vec4 v0x555556996f20_0, 0;
    %jmp T_4.10;
T_4.9 ;
    %load/vec4 v0x555556996f20_0;
    %assign/vec4 v0x555556996f20_0, 0;
T_4.10 ;
T_4.8 ;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x555556923240;
T_5 ;
    %wait E_0x5555568fe860;
    %load/vec4 v0x555556997df0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x555556997000_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x555556997eb0_0;
    %cmpi/e 5, 0, 3;
    %flag_get/vec4 4;
    %jmp/0 T_5.4, 4;
    %load/vec4 v0x5555569964e0_0;
    %nor/r;
    %and;
T_5.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x555556997000_0;
    %cmpi/e 2, 0, 3;
    %flag_mov 8, 4;
    %jmp/0 T_5.5, 8;
    %pushi/vec4 0, 0, 3;
    %jmp/1 T_5.6, 8;
T_5.5 ; End of true expr.
    %load/vec4 v0x555556997000_0;
    %addi 1, 0, 3;
    %jmp/0 T_5.6, 8;
 ; End of false expr.
    %blend;
T_5.6;
    %assign/vec4 v0x555556997000_0, 0;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0x555556997eb0_0;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_5.7, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x555556997000_0, 0;
    %jmp T_5.8;
T_5.7 ;
    %load/vec4 v0x555556997000_0;
    %assign/vec4 v0x555556997000_0, 0;
T_5.8 ;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x555556923240;
T_6 ;
    %wait E_0x5555568fe860;
    %load/vec4 v0x555556997df0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_6.0, 4;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x555556995fc0_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x555556995e00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555556996260_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x555556997eb0_0;
    %cmpi/e 3, 0, 3;
    %flag_get/vec4 4;
    %jmp/0 T_6.5, 4;
    %load/vec4 v0x555556996900_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.5;
    %flag_set/vec4 8;
    %jmp/1 T_6.4, 8;
    %load/vec4 v0x555556997eb0_0;
    %cmpi/e 5, 0, 3;
    %flag_get/vec4 4;
    %jmp/0 T_6.6, 4;
    %load/vec4 v0x555556996a80_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.6;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_6.4;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x555556995fc0_0;
    %addi 1, 0, 9;
    %assign/vec4 v0x555556995fc0_0, 0;
    %load/vec4 v0x555556995e00_0;
    %addi 1, 0, 10;
    %assign/vec4 v0x555556995e00_0, 0;
    %load/vec4 v0x555556996260_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x555556996260_0, 0;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0x555556997eb0_0;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_6.7, 4;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x555556995fc0_0, 0;
    %load/vec4 v0x555556995e00_0;
    %assign/vec4 v0x555556995e00_0, 0;
    %load/vec4 v0x555556996260_0;
    %assign/vec4 v0x555556996260_0, 0;
    %jmp T_6.8;
T_6.7 ;
    %load/vec4 v0x555556997eb0_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_6.9, 4;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x555556995fc0_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x555556995e00_0, 0;
    %load/vec4 v0x555556996400_0;
    %assign/vec4 v0x555556996260_0, 0;
    %jmp T_6.10;
T_6.9 ;
    %load/vec4 v0x555556995fc0_0;
    %assign/vec4 v0x555556995fc0_0, 0;
    %load/vec4 v0x555556995e00_0;
    %assign/vec4 v0x555556995e00_0, 0;
    %load/vec4 v0x555556996260_0;
    %assign/vec4 v0x555556996260_0, 0;
T_6.10 ;
T_6.8 ;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x555556923240;
T_7 ;
    %wait E_0x5555568fe860;
    %load/vec4 v0x555556997df0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x555556997eb0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x555556997eb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_7.8, 6;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555556998070_0, 4, 5;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x555556996820_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x555556997eb0_0, 0;
    %jmp T_7.10;
T_7.2 ;
    %load/vec4 v0x555556996820_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x555556996820_0;
    %parti/s 1, 1, 2;
    %cmp/ne;
    %flag_get/vec4 4;
    %jmp/0 T_7.13, 4;
    %load/vec4 v0x555556995ee0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_7.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.11, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x555556998070_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x555556997eb0_0, 0;
    %jmp T_7.12;
T_7.11 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555556998070_0, 4, 5;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x555556997eb0_0, 0;
T_7.12 ;
    %jmp T_7.10;
T_7.3 ;
    %load/vec4 v0x555556996d80_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_7.14, 4;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x555556997eb0_0, 0;
    %jmp T_7.15;
T_7.14 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x555556997eb0_0, 0;
T_7.15 ;
    %jmp T_7.10;
T_7.4 ;
    %load/vec4 v0x555556996820_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_7.16, 4;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x555556997eb0_0, 0;
    %jmp T_7.17;
T_7.16 ;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x555556997eb0_0, 0;
T_7.17 ;
    %jmp T_7.10;
T_7.5 ;
    %load/vec4 v0x555556996cc0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_7.18, 4;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555556998070_0, 4, 5;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x555556997eb0_0, 0;
    %jmp T_7.19;
T_7.18 ;
    %load/vec4 v0x555556996b40_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_7.20, 4;
    %load/vec4 v0x555556995e00_0;
    %load/vec4 v0x555556995ee0_0;
    %cmp/e;
    %jmp/0xz  T_7.22, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555556998070_0, 4, 5;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x555556996820_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x555556997eb0_0, 0;
    %jmp T_7.23;
T_7.22 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x555556997eb0_0, 0;
T_7.23 ;
    %jmp T_7.21;
T_7.20 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x555556997eb0_0, 0;
T_7.21 ;
T_7.19 ;
    %jmp T_7.10;
T_7.6 ;
    %load/vec4 v0x555556996cc0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_7.24, 4;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555556998070_0, 4, 5;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x555556997eb0_0, 0;
    %jmp T_7.25;
T_7.24 ;
    %load/vec4 v0x555556995e00_0;
    %load/vec4 v0x555556995ee0_0;
    %cmp/e;
    %jmp/0xz  T_7.26, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555556998070_0, 4, 5;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x555556997eb0_0, 0;
    %jmp T_7.27;
T_7.26 ;
    %load/vec4 v0x555556995fc0_0;
    %load/vec4 v0x5555569960a0_0;
    %cmp/e;
    %jmp/0xz  T_7.28, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x555556997eb0_0, 0;
    %jmp T_7.29;
T_7.28 ;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x555556997eb0_0, 0;
T_7.29 ;
T_7.27 ;
T_7.25 ;
    %jmp T_7.10;
T_7.7 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x555556997eb0_0, 0;
    %jmp T_7.10;
T_7.8 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555556998070_0, 4, 5;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x555556996820_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x555556997eb0_0, 0;
    %jmp T_7.10;
T_7.10 ;
    %pop/vec4 1;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x5555569435e0;
T_8 ;
    %wait E_0x5555568fe860;
    %load/vec4 v0x55555699c780_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_8.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55555699bd10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55555699b8b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55555699b3b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55555699bf50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55555699c0c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55555699af10_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x55555699bc50_0;
    %assign/vec4 v0x55555699bd10_0, 0;
    %load/vec4 v0x55555699b810_0;
    %assign/vec4 v0x55555699b8b0_0, 0;
    %load/vec4 v0x55555699b310_0;
    %assign/vec4 v0x55555699b3b0_0, 0;
    %load/vec4 v0x55555699beb0_0;
    %assign/vec4 v0x55555699bf50_0, 0;
    %load/vec4 v0x55555699c020_0;
    %assign/vec4 v0x55555699c0c0_0, 0;
    %load/vec4 v0x55555699ae30_0;
    %assign/vec4 v0x55555699af10_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x5555569435e0;
T_9 ;
    %wait E_0x5555568fe860;
    %load/vec4 v0x55555699c780_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_9.0, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55555699b690_0, 0, 2;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x55555699b690_0;
    %cmpi/e 2, 0, 2;
    %jmp/1 T_9.5, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x55555699c230_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %flag_mov 4, 9;
T_9.5;
    %jmp/1 T_9.4, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x55555699cbc0_0;
    %parti/s 1, 9, 5;
    %cmpi/e 1, 0, 1;
    %flag_or 4, 8;
T_9.4;
    %flag_mov 8, 4;
    %jmp/0 T_9.2, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_9.3, 8;
T_9.2 ; End of true expr.
    %load/vec4 v0x55555699b690_0;
    %addi 1, 0, 2;
    %jmp/0 T_9.3, 8;
 ; End of false expr.
    %blend;
T_9.3;
    %assign/vec4 v0x55555699b690_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x55555696eea0;
T_10 ;
    %vpi_call 2 45 "$dumpfile", "ramDmaCi.vcd" {0 0 0};
    %vpi_call 2 46 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55555696eea0 {0 0 0};
    %end;
    .thread T_10;
    .scope S_0x55555696eea0;
T_11 ;
    %delay 5000, 0;
    %load/vec4 v0x55555699d800_0;
    %inv;
    %store/vec4 v0x55555699d800_0, 0, 1;
    %jmp T_11;
    .thread T_11;
    .scope S_0x55555696eea0;
T_12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55555699df10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55555699d800_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55555699dd80_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55555699e080_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55555699e150_0, 0, 32;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55555699d760_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55555699dfb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55555699db20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55555699d940_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55555699d620_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55555699d6c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55555699d310_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55555699d130_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55555699dfb0_0, 0, 1;
    %delay 100000, 0;
    %wait E_0x5555568fecd0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55555699dd80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55555699df10_0, 0, 1;
    %pushi/vec4 254, 0, 8;
    %store/vec4 v0x55555699d760_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55555699dbf0_0, 0, 32;
T_12.0 ; Top of for-loop
    %load/vec4 v0x55555699dbf0_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_12.1, 5;
    %load/vec4 v0x55555699dbf0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.3, 4;
    %pushi/vec4 512, 0, 32;
    %store/vec4 v0x55555699e080_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55555699e150_0, 0, 32;
    %jmp T_12.4;
T_12.3 ;
    %load/vec4 v0x55555699dbf0_0;
    %muli 1, 0, 32;
    %pushi/vec4 512, 0, 32;
    %or;
    %store/vec4 v0x55555699e080_0, 0, 32;
    %load/vec4 v0x55555699dbf0_0;
    %muli 1, 0, 32;
    %store/vec4 v0x55555699e150_0, 0, 32;
T_12.4 ;
    %delay 10000, 0;
T_12.2 ; for-loop step statement
    %load/vec4 v0x55555699dbf0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55555699dbf0_0, 0, 32;
    %jmp T_12.0;
T_12.1 ; for-loop exit label
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55555699df10_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55555699d760_0, 0, 8;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55555699df10_0, 0, 1;
    %pushi/vec4 254, 0, 8;
    %store/vec4 v0x55555699d760_0, 0, 8;
    %pushi/vec4 1536, 0, 32;
    %store/vec4 v0x55555699e080_0, 0, 32;
    %pushi/vec4 89, 0, 32;
    %store/vec4 v0x55555699e150_0, 0, 32;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55555699df10_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55555699d760_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55555699e080_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55555699e150_0, 0, 32;
    %delay 50000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55555699df10_0, 0, 1;
    %pushi/vec4 254, 0, 8;
    %store/vec4 v0x55555699d760_0, 0, 8;
    %pushi/vec4 1024, 0, 32;
    %store/vec4 v0x55555699e080_0, 0, 32;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55555699df10_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55555699d760_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55555699e080_0, 0, 32;
    %delay 50000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55555699df10_0, 0, 1;
    %pushi/vec4 254, 0, 8;
    %store/vec4 v0x55555699d760_0, 0, 8;
    %pushi/vec4 2560, 0, 32;
    %store/vec4 v0x55555699e080_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55555699e150_0, 0, 32;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55555699df10_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55555699d760_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55555699e080_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55555699e150_0, 0, 32;
    %delay 50000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55555699df10_0, 0, 1;
    %pushi/vec4 254, 0, 8;
    %store/vec4 v0x55555699d760_0, 0, 8;
    %pushi/vec4 2048, 0, 32;
    %store/vec4 v0x55555699e080_0, 0, 32;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55555699df10_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55555699d760_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55555699e080_0, 0, 32;
    %delay 50000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55555699df10_0, 0, 1;
    %pushi/vec4 254, 0, 8;
    %store/vec4 v0x55555699d760_0, 0, 8;
    %pushi/vec4 3584, 0, 32;
    %store/vec4 v0x55555699e080_0, 0, 32;
    %pushi/vec4 69, 0, 32;
    %store/vec4 v0x55555699e150_0, 0, 32;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55555699df10_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55555699d760_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55555699e080_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55555699e150_0, 0, 32;
    %delay 50000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55555699df10_0, 0, 1;
    %pushi/vec4 254, 0, 8;
    %store/vec4 v0x55555699d760_0, 0, 8;
    %pushi/vec4 3072, 0, 32;
    %store/vec4 v0x55555699e080_0, 0, 32;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55555699df10_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55555699d760_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55555699e080_0, 0, 32;
    %delay 50000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55555699df10_0, 0, 1;
    %pushi/vec4 254, 0, 8;
    %store/vec4 v0x55555699d760_0, 0, 8;
    %pushi/vec4 4608, 0, 32;
    %store/vec4 v0x55555699e080_0, 0, 32;
    %pushi/vec4 7, 0, 32;
    %store/vec4 v0x55555699e150_0, 0, 32;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55555699df10_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55555699d760_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55555699e080_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55555699e150_0, 0, 32;
    %delay 50000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55555699df10_0, 0, 1;
    %pushi/vec4 254, 0, 8;
    %store/vec4 v0x55555699d760_0, 0, 8;
    %pushi/vec4 4096, 0, 32;
    %store/vec4 v0x55555699e080_0, 0, 32;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55555699df10_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55555699d760_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55555699e080_0, 0, 32;
    %delay 50000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55555699df10_0, 0, 1;
    %pushi/vec4 254, 0, 8;
    %store/vec4 v0x55555699d760_0, 0, 8;
    %pushi/vec4 5120, 0, 32;
    %store/vec4 v0x55555699e080_0, 0, 32;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55555699df10_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55555699d760_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55555699e080_0, 0, 32;
    %delay 50000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55555699df10_0, 0, 1;
    %pushi/vec4 254, 0, 8;
    %store/vec4 v0x55555699d760_0, 0, 8;
    %pushi/vec4 5632, 0, 32;
    %store/vec4 v0x55555699e080_0, 0, 32;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x55555699e150_0, 0, 32;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55555699df10_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55555699d760_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55555699e080_0, 0, 32;
    %delay 140000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55555699d6c0_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55555699d6c0_0, 0, 1;
    %delay 10000000, 0;
    %vpi_call 2 210 "$finish" {0 0 0};
    %end;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "ramDma_write_tb.v";
    "ramDmaCi.v";
    "DMAController.v";
    "dualPortSSRAM.v";
