
---------- Begin Simulation Statistics ----------
sim_seconds                                  2.253545                       # Number of seconds simulated
sim_ticks                                2253545049500                       # Number of ticks simulated
final_tick                               2253545049500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 179443                       # Simulator instruction rate (inst/s)
host_op_rate                                   295495                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              808765574                       # Simulator tick rate (ticks/s)
host_mem_usage                                 835448                       # Number of bytes of host memory used
host_seconds                                  2786.40                       # Real time elapsed on the host
sim_insts                                   500000000                       # Number of instructions simulated
sim_ops                                     823366688                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst           93536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data       534283584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          534377120                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        93536                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         93536                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks    532273344                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       532273344                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst             2923                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data         16696362                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            16699285                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks      16633542                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total           16633542                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst              41506                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          237085824                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             237127330                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst         41506                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            41506                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       236193789                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            236193789                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       236193789                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst             41506                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         237085824                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            473321119                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                    16699285                       # Number of read requests accepted
system.mem_ctrls.writeReqs                   16633542                       # Number of write requests accepted
system.mem_ctrls.readBursts                  16699285                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                 16633542                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM             1068597632                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  156608                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               534882368                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               534377120                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            532273344                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   2447                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts               8275979                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs        30208                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           1041909                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           1041660                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           1042046                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           1045905                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           1059012                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           1043045                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           1041906                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           1042282                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           1041450                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           1042041                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          1042210                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          1042812                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          1042708                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          1042988                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          1042380                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          1042484                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            521923                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            521729                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            522042                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            524880                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            523820                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            522422                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            521856                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            522139                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            521783                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            521968                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           522077                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           522140                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           522234                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           522404                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           522086                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           522034                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  2253531863500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5              16699285                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5             16633542                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                16696837                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   5801                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   5810                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 521605                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 521623                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 521617                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 521617                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 521617                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 521618                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 521617                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 521620                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 521622                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 521616                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 521620                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 521680                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 521617                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 521616                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 521616                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 521616                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      2003259                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    800.435690                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   621.405259                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   354.151600                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       226020     11.28%     11.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        66384      3.31%     14.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        70736      3.53%     18.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        77105      3.85%     21.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        69439      3.47%     25.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        64511      3.22%     28.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        61219      3.06%     31.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        74491      3.72%     35.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151      1293354     64.56%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      2003259                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       521616                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      32.009798                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     31.929860                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     20.397415                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511        521610    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2559            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-4095            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-5119            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-7679            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10752-11263            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        521616                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       521616                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.022394                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.021105                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.211384                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           515807     98.89%     98.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                9      0.00%     98.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             5728      1.10%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               72      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        521616                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                 122345775000                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat            435411487500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                83484190000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                      7327.48                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                26077.48                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       474.19                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       237.35                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    237.13                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    236.19                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.56                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.70                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.85                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.32                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                 15341209                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 7709907                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 91.88                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.25                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      67606.98                       # Average gap between requests
system.mem_ctrls.pageHitRate                    92.00                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy               7617788640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy               4156531500                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy             65190567000                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy            27091655280                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         147190486560                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         628225605450                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy         801050970750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy           1680523605180                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            745.724966                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE 1320697617500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   75250760000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  857595075000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy               7526849400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy               4106911875                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy             65044769400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy            27065184480                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         147190486560                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         606490081875                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy         820117219500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy           1677541503090                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            744.401672                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE 1352561626250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   75250760000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  825731066250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.workload.num_syscalls                  196                       # Number of system calls
system.cpu.numCycles                       4507090099                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   500000000                       # Number of instructions committed
system.cpu.committedOps                     823366688                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses             821415780                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses               66619254                       # Number of float alu accesses
system.cpu.num_func_calls                     5652773                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     57208851                       # number of instructions that are conditional controls
system.cpu.num_int_insts                    821415780                       # number of integer instructions
system.cpu.num_fp_insts                      66619254                       # number of float instructions
system.cpu.num_int_register_reads          1637209921                       # number of times the integer registers were read
system.cpu.num_int_register_writes          639871071                       # number of times the integer registers were written
system.cpu.num_fp_register_reads             66766844                       # number of times the floating registers were read
system.cpu.num_fp_register_writes              208042                       # number of times the floating registers were written
system.cpu.num_cc_register_reads            319714234                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           287984020                       # number of times the CC registers were written
system.cpu.num_mem_refs                     271673944                       # number of memory refs
system.cpu.num_load_insts                   157213786                       # Number of load instructions
system.cpu.num_store_insts                  114460158                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                 4507090099                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          69678398                       # Number of branches fetched
system.cpu.op_class::No_OpClass                202233      0.02%      0.02% # Class of executed instruction
system.cpu.op_class::IntAlu                 550028809     66.80%     66.83% # Class of executed instruction
system.cpu.op_class::IntMult                   125092      0.02%     66.84% # Class of executed instruction
system.cpu.op_class::IntDiv                   1153479      0.14%     66.98% # Class of executed instruction
system.cpu.op_class::FloatAdd                  183131      0.02%     67.00% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::MemRead                157213786     19.09%     86.10% # Class of executed instruction
system.cpu.op_class::MemWrite               114460158     13.90%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  823366688                       # Class of executed instruction
system.cpu.dcache.tags.replacements          17948149                       # number of replacements
system.cpu.dcache.tags.tagsinuse          1023.858687                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           253725387                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          17949173                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             14.135770                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle        3084118500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  1023.858687                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999862                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999862                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           93                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          216                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          491                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          214                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         289623733                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        289623733                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data    156297897                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       156297897                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     97427490                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       97427490                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     253725387                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        253725387                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    253725387                       # number of overall hits
system.cpu.dcache.overall_hits::total       253725387                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data       916493                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        916493                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data     17032680                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total     17032680                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data     17949173                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       17949173                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data     17949173                       # number of overall misses
system.cpu.dcache.overall_misses::total      17949173                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data  19568594000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  19568594000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data 1304666363000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 1304666363000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 1324234957000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 1324234957000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 1324234957000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 1324234957000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    157214390                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    157214390                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data    114460170                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    114460170                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    271674560                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    271674560                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    271674560                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    271674560                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.005830                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.005830                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.148809                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.148809                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.066069                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.066069                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.066069                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.066069                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 21351.602249                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 21351.602249                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 76597.832109                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 76597.832109                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 73776.934291                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 73776.934291                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 73776.934291                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 73776.934291                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks     17457516                       # number of writebacks
system.cpu.dcache.writebacks::total          17457516                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data       916493                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       916493                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data     17032680                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total     17032680                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data     17949173                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     17949173                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data     17949173                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     17949173                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data  18652101000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  18652101000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 1287633683000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 1287633683000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 1306285784000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 1306285784000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 1306285784000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 1306285784000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.005830                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.005830                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.148809                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.148809                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.066069                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.066069                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.066069                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.066069                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 20351.602249                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 20351.602249                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 75597.832109                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 75597.832109                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 72776.934291                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 72776.934291                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 72776.934291                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 72776.934291                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements                25                       # number of replacements
system.cpu.icache.tags.tagsinuse          1654.701380                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           675350739                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2923                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          231047.122477                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst  1654.701380                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.403980                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.403980                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024         2898                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4         2898                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.707520                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        5402832219                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       5402832219                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst    675350739                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       675350739                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     675350739                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        675350739                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    675350739                       # number of overall hits
system.cpu.icache.overall_hits::total       675350739                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst         2923                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2923                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         2923                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2923                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         2923                       # number of overall misses
system.cpu.icache.overall_misses::total          2923                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    234402000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    234402000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    234402000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    234402000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    234402000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    234402000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    675353662                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    675353662                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    675353662                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    675353662                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    675353662                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    675353662                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000004                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000004                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 80192.268218                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 80192.268218                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 80192.268218                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 80192.268218                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 80192.268218                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 80192.268218                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.writebacks::writebacks           25                       # number of writebacks
system.cpu.icache.writebacks::total                25                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst         2923                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2923                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst         2923                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2923                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst         2923                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2923                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    231479000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    231479000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    231479000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    231479000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    231479000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    231479000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 79192.268218                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 79192.268218                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 79192.268218                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 79192.268218                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 79192.268218                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 79192.268218                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.l2.tags.replacements                  16701048                       # number of replacements
system.l2.tags.tagsinuse                 31906.257126                       # Cycle average of tags in use
system.l2.tags.total_refs                     2042507                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  16733570                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      0.122060                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks    25979.854629                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst        201.730912                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       5724.671585                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.792842                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.006156                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.174703                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.973702                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32522                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           50                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          203                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          999                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        31267                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.992493                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  69666520                       # Number of tag accesses
system.l2.tags.data_accesses                 69666520                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks     17457516                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         17457516                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks           25                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               25                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data             437513                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                437513                       # number of ReadExReq hits
system.l2.ReadSharedReq_hits::cpu.data         815298                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            815298                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.data               1252811                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1252811                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.data              1252811                       # number of overall hits
system.l2.overall_hits::total                 1252811                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data         16595167                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total            16595167                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst          2923                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2923                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data       101195                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          101195                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                2923                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data            16696362                       # number of demand (read+write) misses
system.l2.demand_misses::total               16699285                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst               2923                       # number of overall misses
system.l2.overall_misses::cpu.data           16696362                       # number of overall misses
system.l2.overall_misses::total              16699285                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data 1257490776500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  1257490776500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst    227094500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    227094500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data   8716732000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   8716732000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst     227094500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data  1266207508500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     1266434603000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst    227094500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data 1266207508500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    1266434603000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks     17457516                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     17457516                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks           25                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           25                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data       17032680                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total          17032680                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst         2923                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           2923                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data       916493                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        916493                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst              2923                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data          17949173                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             17952096                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst             2923                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data         17949173                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            17952096                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.974313                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.974313                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.110415                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.110415                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.930202                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.930214                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.930202                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.930214                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 75774.517756                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 75774.517756                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 77692.268218                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77692.268218                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 86137.971244                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 86137.971244                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 77692.268218                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 75837.329623                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 75837.654307                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 77692.268218                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 75837.329623                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 75837.654307                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks             16633542                       # number of writebacks
system.l2.writebacks::total                  16633542                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks        17551                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         17551                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data     16595167                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total       16595167                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst         2923                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2923                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data       101195                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       101195                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst           2923                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data       16696362                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          16699285                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst          2923                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data      16696362                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         16699285                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data 1091539106500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 1091539106500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst    197864500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    197864500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data   7704782000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   7704782000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst    197864500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data 1099243888500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 1099441753000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst    197864500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data 1099243888500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1099441753000                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.974313                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.974313                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.110415                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.110415                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.930202                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.930214                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.930202                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.930214                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 65774.517756                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 65774.517756                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 67692.268218                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67692.268218                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 76137.971244                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 76137.971244                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 67692.268218                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 65837.329623                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 65837.654307                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 67692.268218                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 65837.329623                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 65837.654307                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadResp             104118                       # Transaction distribution
system.membus.trans_dist::WritebackDirty     16633542                       # Transaction distribution
system.membus.trans_dist::CleanEvict            30208                       # Transaction distribution
system.membus.trans_dist::ReadExReq          16595167                       # Transaction distribution
system.membus.trans_dist::ReadExResp         16595167                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        104118                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     50062320                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     50062320                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               50062320                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1066650464                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total   1066650464                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1066650464                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples          33363035                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                33363035    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            33363035                       # Request fanout histogram
system.membus.reqLayer2.occupancy         66630157500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               3.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy        54530792500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.4                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests     35900270                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests     17948174                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops          54849                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops        54849                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadResp            919416                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     34091058                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           25                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          558139                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq         17032680                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp        17032680                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          2923                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       916493                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         5871                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     53846495                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              53852366                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        94336                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   1133014048                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1133108384                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        16701048                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples         34653144                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001583                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.039753                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               34598295     99.84%     99.84% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  54849      0.16%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           34653144                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        26678905500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2923000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       17949173000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.8                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
