Release 14.4 - xst P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.91 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.91 secs
 
--> Reading design: CPU.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "CPU.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "CPU"
Output Format                      : NGC
Target Device                      : xa7a100t-2I-csg324

---- Source Options
Top Module Name                    : CPU
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "Z:\Xilinx\SingleCycles\TristateOne.v" into library work
Parsing module <TristateOne>.
Analyzing Verilog file "Z:\Xilinx\SingleCycles\FullAdder.v" into library work
Parsing module <FullAdder>.
Analyzing Verilog file "Z:\Xilinx\SingleCycles\TwoOneMUXonebit.v" into library work
Parsing module <TwoOneMUXonebit>.
Analyzing Verilog file "Z:\Xilinx\SingleCycles\triState.v" into library work
Parsing module <triState>.
Analyzing Verilog file "Z:\Xilinx\SingleCycles\RippleCarryAdder.v" into library work
Parsing module <RippleCarryAdder>.
Analyzing Verilog file "Z:\Xilinx\SingleCycles\RegisterBit.v" into library work
Parsing module <RegisterBit>.
Analyzing Verilog file "Z:\Xilinx\SingleCycles\Register16.v" into library work
Parsing module <Register16>.
Analyzing Verilog file "Z:\Xilinx\SingleCycles\FourOneMUXonebit.v" into library work
Parsing module <FourOneMUXonebit>.
Analyzing Verilog file "Z:\Xilinx\SingleCycles\decoder.v" into library work
Parsing module <decoder>.
Analyzing Verilog file "Z:\Xilinx\SingleCycles\TwoOneMUX16.v" into library work
Parsing module <TwoOneMUX16>.
Analyzing Verilog file "Z:\Xilinx\SingleCycles\RegisterBank1.v" into library work
Parsing module <RegisterBank>.
Analyzing Verilog file "Z:\Xilinx\SingleCycles\Register16LoadlessIR.v" into library work
Parsing module <Reg16LoadlessIR>.
Analyzing Verilog file "Z:\Xilinx\SingleCycles\Reg16Loadless.v" into library work
Parsing module <Reg16Loadless>.
Analyzing Verilog file "Z:\Xilinx\SingleCycles\FourOneMUX16.v" into library work
Parsing module <FourOneMUX16>.
Analyzing Verilog file "Z:\Xilinx\SingleCycles\ALU_outer.v" into library work
Parsing module <ALU_outer>.
Analyzing Verilog file "Z:\Xilinx\SingleCycles\Datapath.v" into library work
Parsing module <Datapath>.
Analyzing Verilog file "Z:\Xilinx\SingleCycles\Contra.v" into library work
Parsing module <Contra>.
Analyzing Verilog file "Z:\Xilinx\SingleCycles\CPU.v" into library work
Parsing module <CPU>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <CPU>.

Elaborating module <Contra>.
WARNING:HDLCompiler:91 - "Z:\Xilinx\SingleCycles\Contra.v" Line 216: Signal <flags> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "Z:\Xilinx\SingleCycles\Contra.v" Line 248: Signal <flags> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "Z:\Xilinx\SingleCycles\Contra.v" Line 280: Signal <flags> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "Z:\Xilinx\SingleCycles\Contra.v" Line 312: Signal <flags> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "Z:\Xilinx\SingleCycles\Contra.v" Line 344: Signal <flags> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "Z:\Xilinx\SingleCycles\Contra.v" Line 376: Signal <flags> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "Z:\Xilinx\SingleCycles\Contra.v" Line 408: Signal <flags> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "Z:\Xilinx\SingleCycles\Contra.v" Line 440: Signal <flags> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.

Elaborating module <Datapath>.

Elaborating module <Register16>.

Elaborating module <FourOneMUX16>.

Elaborating module <FourOneMUXonebit>.

Elaborating module <TristateOne>.

Elaborating module <TwoOneMUX16>.

Elaborating module <TwoOneMUXonebit>.

Elaborating module <ALU_outer>.

Elaborating module <RegisterBit>.

Elaborating module <RippleCarryAdder>.

Elaborating module <FullAdder>.

Elaborating module <triState>.

Elaborating module <Reg16LoadlessIR>.

Elaborating module <Reg16Loadless>.
WARNING:HDLCompiler:1127 - "Z:\Xilinx\SingleCycles\Datapath.v" Line 52: Assignment to cout ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "Z:\Xilinx\SingleCycles\Datapath.v" Line 53: Assignment to cout_two ignored, since the identifier is never used

Elaborating module <RegisterBank>.

Elaborating module <decoder>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <CPU>.
    Related source file is "Z:\Xilinx\SingleCycles\CPU.v".
    Summary:
	no macro.
Unit <CPU> synthesized.

Synthesizing Unit <Contra>.
    Related source file is "Z:\Xilinx\SingleCycles\Contra.v".
WARNING:Xst:647 - Input <IR<4:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	inferred  50 Multiplexer(s).
Unit <Contra> synthesized.

Synthesizing Unit <Datapath>.
    Related source file is "Z:\Xilinx\SingleCycles\Datapath.v".
INFO:Xst:3210 - "Z:\Xilinx\SingleCycles\Datapath.v" line 52: Output port <cout> of the instance <one> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "Z:\Xilinx\SingleCycles\Datapath.v" line 53: Output port <cout> of the instance <two> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <Datapath> synthesized.

Synthesizing Unit <Register16>.
    Related source file is "Z:\Xilinx\SingleCycles\Register16.v".
    Found 16-bit register for signal <value>.
    Summary:
	inferred  16 D-type flip-flop(s).
Unit <Register16> synthesized.

Synthesizing Unit <FourOneMUX16>.
    Related source file is "Z:\Xilinx\SingleCycles\FourOneMUX16.v".
    Summary:
	no macro.
Unit <FourOneMUX16> synthesized.

Synthesizing Unit <FourOneMUXonebit>.
    Related source file is "Z:\Xilinx\SingleCycles\FourOneMUXonebit.v".
    Summary:
	no macro.
Unit <FourOneMUXonebit> synthesized.

Synthesizing Unit <TristateOne>.
    Related source file is "Z:\Xilinx\SingleCycles\TristateOne.v".
    Found 1-bit tristate buffer for signal <out> created at line 26
    Summary:
	inferred   1 Tristate(s).
Unit <TristateOne> synthesized.

Synthesizing Unit <TwoOneMUX16>.
    Related source file is "Z:\Xilinx\SingleCycles\TwoOneMUX16.v".
    Summary:
	no macro.
Unit <TwoOneMUX16> synthesized.

Synthesizing Unit <TwoOneMUXonebit>.
    Related source file is "Z:\Xilinx\SingleCycles\TwoOneMUXonebit.v".
    Summary:
	no macro.
Unit <TwoOneMUXonebit> synthesized.

Synthesizing Unit <ALU_outer>.
    Related source file is "Z:\Xilinx\SingleCycles\ALU_outer.v".
    Found 16-bit register for signal <result>.
    Summary:
	inferred  16 D-type flip-flop(s).
Unit <ALU_outer> synthesized.

Synthesizing Unit <RegisterBit>.
    Related source file is "Z:\Xilinx\SingleCycles\RegisterBit.v".
    Found 1-bit register for signal <value>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <RegisterBit> synthesized.

Synthesizing Unit <RippleCarryAdder>.
    Related source file is "Z:\Xilinx\SingleCycles\RippleCarryAdder.v".
    Summary:
	no macro.
Unit <RippleCarryAdder> synthesized.

Synthesizing Unit <FullAdder>.
    Related source file is "Z:\Xilinx\SingleCycles\FullAdder.v".
    Summary:
Unit <FullAdder> synthesized.

Synthesizing Unit <triState>.
    Related source file is "Z:\Xilinx\SingleCycles\triState.v".
    Found 1-bit tristate buffer for signal <out<15>> created at line 26
    Found 1-bit tristate buffer for signal <out<14>> created at line 26
    Found 1-bit tristate buffer for signal <out<13>> created at line 26
    Found 1-bit tristate buffer for signal <out<12>> created at line 26
    Found 1-bit tristate buffer for signal <out<11>> created at line 26
    Found 1-bit tristate buffer for signal <out<10>> created at line 26
    Found 1-bit tristate buffer for signal <out<9>> created at line 26
    Found 1-bit tristate buffer for signal <out<8>> created at line 26
    Found 1-bit tristate buffer for signal <out<7>> created at line 26
    Found 1-bit tristate buffer for signal <out<6>> created at line 26
    Found 1-bit tristate buffer for signal <out<5>> created at line 26
    Found 1-bit tristate buffer for signal <out<4>> created at line 26
    Found 1-bit tristate buffer for signal <out<3>> created at line 26
    Found 1-bit tristate buffer for signal <out<2>> created at line 26
    Found 1-bit tristate buffer for signal <out<1>> created at line 26
    Found 1-bit tristate buffer for signal <out<0>> created at line 26
    Summary:
	inferred  16 Tristate(s).
Unit <triState> synthesized.

Synthesizing Unit <Reg16LoadlessIR>.
    Related source file is "Z:\Xilinx\SingleCycles\Register16LoadlessIR.v".
    Summary:
	no macro.
Unit <Reg16LoadlessIR> synthesized.

Synthesizing Unit <Reg16Loadless>.
    Related source file is "Z:\Xilinx\SingleCycles\Reg16Loadless.v".
    Found 16-bit register for signal <value>.
    Summary:
	inferred  16 D-type flip-flop(s).
Unit <Reg16Loadless> synthesized.

Synthesizing Unit <RegisterBank>.
    Related source file is "Z:\Xilinx\SingleCycles\RegisterBank1.v".
    Summary:
	no macro.
Unit <RegisterBank> synthesized.

Synthesizing Unit <decoder>.
    Related source file is "Z:\Xilinx\SingleCycles\decoder.v".
    Summary:
	no macro.
Unit <decoder> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                                            : 15
 1-bit register                                        : 4
 16-bit register                                       : 11
# Multiplexers                                         : 50
 1-bit 2-to-1 multiplexer                              : 7
 2-bit 2-to-1 multiplexer                              : 18
 3-bit 2-to-1 multiplexer                              : 25
# Tristates                                            : 432
 1-bit tristate buffer                                 : 432
# Xors                                                 : 48
 1-bit xor3                                            : 48

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst - The specified part-type was not generated at build time. XST is loading the full part-type and will therefore consume more CPU and memory.
Loading device for application Rf_Device from file '7a100t.nph' in environment Z:\Xilinx\14.4\ISE_DS\ISE\.
Loading device for application Rf_Device from file '7a100t.nph' in environment Z:\Xilinx\14.4\ISE_DS\ISE\.
WARNING:Xst:1293 - FF/Latch <value_0> has a constant value of 0 in block <RA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <value_1> has a constant value of 0 in block <RA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <value_2> has a constant value of 0 in block <RA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <value_3> has a constant value of 0 in block <RA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <value_4> has a constant value of 0 in block <RA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <value_5> has a constant value of 0 in block <RA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <value_6> has a constant value of 0 in block <RA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <value_7> has a constant value of 0 in block <RA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <value_8> has a constant value of 0 in block <RA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <value_9> has a constant value of 0 in block <RA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <value_10> has a constant value of 0 in block <RA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <value_11> has a constant value of 0 in block <RA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <value_12> has a constant value of 0 in block <RA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <value_13> has a constant value of 0 in block <RA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <value_14> has a constant value of 0 in block <RA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <value_15> has a constant value of 0 in block <RA>. This FF/Latch will be trimmed during the optimization process.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Registers                                            : 180
 Flip-Flops                                            : 180
# Multiplexers                                         : 50
 1-bit 2-to-1 multiplexer                              : 7
 2-bit 2-to-1 multiplexer                              : 18
 3-bit 2-to-1 multiplexer                              : 25
# Xors                                                 : 48
 1-bit xor3                                            : 48

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2042 - Unit CPU: 16 internal tristates are replaced by logic (pull-up yes): N18, N19, N20, N21, N22, N23, N24, N25, N26, N27, N28, N29, N30, N31, N32, N33.
WARNING:Xst:2040 - Unit CPU: 32 multi-source signals are replaced by logic (pull-up yes): Data_dm<0>_MLTSRCEDGE, Data_dm<10>_MLTSRCEDGE, Data_dm<11>_MLTSRCEDGE, Data_dm<12>_MLTSRCEDGE, Data_dm<13>_MLTSRCEDGE, Data_dm<14>_MLTSRCEDGE, Data_dm<15>_MLTSRCEDGE, Data_dm<1>_MLTSRCEDGE, Data_dm<2>_MLTSRCEDGE, Data_dm<3>_MLTSRCEDGE, Data_dm<4>_MLTSRCEDGE, Data_dm<5>_MLTSRCEDGE, Data_dm<6>_MLTSRCEDGE, Data_dm<7>_MLTSRCEDGE, Data_dm<8>_MLTSRCEDGE, Data_dm<9>_MLTSRCEDGE, datapath/out2<0>, datapath/out2<10>, datapath/out2<11>, datapath/out2<12>, datapath/out2<13>, datapath/out2<14>, datapath/out2<15>, datapath/out2<1>, datapath/out2<2>, datapath/out2<3>, datapath/out2<4>, datapath/out2<5>, datapath/out2<6>, datapath/out2<7>, datapath/out2<8>, datapath/out2<9>.
WARNING:Xst:2040 - Unit ALU_outer: 32 multi-source signals are replaced by logic (pull-up yes): a<0>, a<10>, a<11>, a<12>, a<13>, a<14>, a<15>, a<1>, a<2>, a<3>, a<4>, a<5>, a<6>, a<7>, a<8>, a<9>, b<0>, b<10>, b<11>, b<12>, b<13>, b<14>, b<15>, b<1>, b<2>, b<3>, b<4>, b<5>, b<6>, b<7>, b<8>, b<9>.
WARNING:Xst:2039 - Unit FourOneMUXonebit: 1 multi-source signal is replaced by logic (pull-up yes): q.

Optimizing unit <Register16> ...

Optimizing unit <FourOneMUX16> ...

Optimizing unit <Reg16Loadless> ...

Optimizing unit <CPU> ...

Optimizing unit <FourOneMUXonebit> ...

Optimizing unit <ALU_outer> ...

Optimizing unit <RippleCarryAdder> ...

Optimizing unit <Contra> ...
WARNING:Xst:1293 - FF/Latch <datapath/RA/value_15> has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <datapath/RA/value_14> has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <datapath/RA/value_13> has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <datapath/RA/value_12> has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <datapath/RA/value_11> has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <datapath/RA/value_10> has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <datapath/RA/value_9> has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <datapath/RA/value_8> has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <datapath/RA/value_7> has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <datapath/RA/value_6> has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <datapath/RA/value_5> has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <datapath/RA/value_4> has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <datapath/RA/value_3> has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <datapath/RA/value_2> has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <datapath/RA/value_1> has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <datapath/RA/value_0> has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <datapath/alu/SFF/value> in Unit <CPU> is equivalent to the following FF/Latch, which will be removed : <datapath/alu/result_15> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block CPU, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 163
 Flip-Flops                                            : 163

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : CPU.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 269
#      GND                         : 1
#      LUT2                        : 1
#      LUT3                        : 20
#      LUT4                        : 35
#      LUT5                        : 52
#      LUT6                        : 154
#      MUXF7                       : 5
#      VCC                         : 1
# FlipFlops/Latches                : 163
#      FD                          : 15
#      FDE                         : 4
#      FDE_1                       : 128
#      FDR_1                       : 16
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 83
#      IBUF                        : 17
#      OBUF                        : 66

Device utilization summary:
---------------------------

Selected Device : xa7a100tcsg324-2i 


Slice Logic Utilization: 
 Number of Slice Registers:             163  out of  126800     0%  
 Number of Slice LUTs:                  262  out of  63400     0%  
    Number used as Logic:               262  out of  63400     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    377
   Number with an unused Flip Flop:     214  out of    377    56%  
   Number with an unused LUT:           115  out of    377    30%  
   Number of fully used LUT-FF pairs:    48  out of    377    12%  
   Number of unique control sets:        11

IO Utilization: 
 Number of IOs:                         100
 Number of bonded IOBs:                  84  out of    210    40%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 163   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 9.259ns (Maximum Frequency: 108.004MHz)
   Minimum input arrival time before clock: 6.278ns
   Maximum output required time after clock: 2.037ns
   Maximum combinational path delay: 2.866ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 9.259ns (frequency: 108.004MHz)
  Total number of paths / destination ports: 9780 / 163
-------------------------------------------------------------------------
Delay:               4.629ns (Levels of Logic = 7)
  Source:            datapath/rb/r_2/value_1 (FF)
  Destination:       datapath/alu/ZFF/value (FF)
  Source Clock:      clk falling
  Destination Clock: clk rising

  Data Path: datapath/rb/r_2/value_1 to datapath/alu/ZFF/value
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE_1:C->Q            2   0.364   0.621  datapath/rb/r_2/value_1 (datapath/rb/r_2/value_1)
     LUT6:I2->O            2   0.097   0.444  Data_dm<1>_MLTSRCEDGELogicTrst2 (Data_dm<1>_MLTSRCEDGELogicTrst1)
     LUT4:I2->O            2   0.097   0.621  datapath/alu/b<1>LogicTrst1 (datapath/alu/b<1>)
     LUT5:I1->O            7   0.097   0.389  datapath/alu/rca/a2/out1 (datapath/alu/rca/c<1>)
     LUT5:I4->O            2   0.097   0.576  datapath/alu/rca/a4/XOR_0000051_xo<0>1 (datapath/alu/sum<3>)
     LUT6:I3->O            1   0.097   0.571  datapath/alu/notsumzero1 (datapath/alu/notsumzero1)
     LUT6:I3->O            1   0.097   0.355  datapath/alu/notsumzero2 (datapath/alu/notsumzero2)
     LUT6:I5->O            1   0.097   0.000  datapath/alu/notsumzero3 (datapath/alu/notsumzero)
     FDE:D                     0.008          datapath/alu/ZFF/value
    ----------------------------------------
    Total                      4.629ns (1.051ns logic, 3.578ns route)
                                       (22.7% logic, 77.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 65699 / 179
-------------------------------------------------------------------------
Offset:              6.278ns (Levels of Logic = 9)
  Source:            MDB_IR<11> (PAD)
  Destination:       datapath/alu/ZFF/value (FF)
  Destination Clock: clk rising

  Data Path: MDB_IR<11> to datapath/alu/ZFF/value
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            14   0.001   0.815  MDB_IR_11_IBUF (MDB_IR_11_IBUF)
     LUT5:I0->O            6   0.097   0.771  controller/Mmux_rChooseTworg2221 (controller/Mmux_rChooseTworg222)
     LUT5:I0->O           32   0.097   0.883  controller/Mmux_rChooseTworg41 (rChooseTwo<1>)
     LUT6:I0->O            1   0.097   0.439  datapath/aluSecondOperand/three/q1 (datapath/aluSecondOperand/three/q)
     LUT6:I4->O            4   0.097   0.770  datapath/alu/a<3>LogicTrst1 (datapath/alu/a<3>)
     LUT6:I0->O            4   0.097   0.456  datapath/alu/rca/a6/out1_SW0_SW0 (N79)
     LUT5:I3->O            8   0.097   0.610  datapath/alu/rca/a6/out1 (datapath/alu/rca/c<5>)
     LUT6:I3->O            2   0.097   0.748  datapath/alu/rca/a15/XOR_0000051_xo<0>1 (datapath/alu/sum<14>)
     LUT6:I1->O            1   0.097   0.000  datapath/alu/notsumzero3 (datapath/alu/notsumzero)
     FDE:D                     0.008          datapath/alu/ZFF/value
    ----------------------------------------
    Total                      6.278ns (0.785ns logic, 5.493ns route)
                                       (12.5% logic, 87.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 160 / 48
-------------------------------------------------------------------------
Offset:              2.037ns (Levels of Logic = 3)
  Source:            datapath/rb/r_3/value_6 (FF)
  Destination:       Data_dm<6> (PAD)
  Source Clock:      clk falling

  Data Path: datapath/rb/r_3/value_6 to Data_dm<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE_1:C->Q            2   0.364   0.621  datapath/rb/r_3/value_6 (datapath/rb/r_3/value_6)
     LUT6:I2->O            3   0.097   0.451  Data_dm<6>_MLTSRCEDGELogicTrst1 (Data_dm<6>_MLTSRCEDGELogicTrst)
     LUT3:I1->O           13   0.097   0.407  Data_dm<6>_MLTSRCEDGELogicTrst3 (Data_dm_6_OBUF)
     OBUF:I->O                 0.000          Data_dm_6_OBUF (Data_dm<6>)
    ----------------------------------------
    Total                      2.037ns (0.558ns logic, 1.479ns route)
                                       (27.4% logic, 72.6% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 501 / 33
-------------------------------------------------------------------------
Delay:               2.866ns (Levels of Logic = 5)
  Source:            MDB_IR<15> (PAD)
  Destination:       Data_dm<6> (PAD)

  Data Path: MDB_IR<15> to Data_dm<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            17   0.001   0.833  MDB_IR_15_IBUF (MDB_IR_15_IBUF)
     LUT6:I1->O           32   0.097   0.883  controller/Mmux_rChooseOnerg21 (rChooseOne<1>)
     LUT6:I0->O            3   0.097   0.451  Data_dm<6>_MLTSRCEDGELogicTrst1 (Data_dm<6>_MLTSRCEDGELogicTrst)
     LUT3:I1->O           13   0.097   0.407  Data_dm<6>_MLTSRCEDGELogicTrst3 (Data_dm_6_OBUF)
     OBUF:I->O                 0.000          Data_dm_6_OBUF (Data_dm<6>)
    ----------------------------------------
    Total                      2.866ns (0.292ns logic, 2.574ns route)
                                       (10.2% logic, 89.8% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |    4.629|    4.959|         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 73.00 secs
Total CPU time to Xst completion: 73.51 secs
 
--> 

Total memory usage is 800936 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   48 (   0 filtered)
Number of infos    :    3 (   0 filtered)

