 
****************************************
Report : timing
        -path full
        -delay max
        -nworst 10
        -max_paths 10
Design : SEC_DAEC_encoder
Version: Q-2019.12-SP5-5
Date   : Sun Sep 17 22:29:04 2023
****************************************

Operating Conditions: SSGWC0P9V125C   Library: um28nchslogl35hsl140f_ssgwc0p9v125c
Wire Load Model Mode: enclosed

  Startpoint: message[56]
              (input port clocked by vclk)
  Endpoint: codeword[6]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SEC_DAEC_encoder   ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  message[56] (in)                         0.00       0.00 f
  U153/X (STP_EO3_0P5)                     0.11       0.11 f
  U176/X (STP_EO3_0P5)                     0.09       0.21 f
  U178/X (STP_EO3_1)                       0.09       0.29 f
  U179/X (STP_EO3_2)                       0.07       0.37 f
  U182/X (STP_AO2BB2_0P5)                  0.03       0.40 f
  codeword[6] (out)                        0.00       0.40 f
  data arrival time                                   0.40

  clock vclk (rise edge)                   0.40       0.40
  clock network delay (ideal)              0.00       0.40
  output external delay                    0.00       0.40
  data required time                                  0.40
  -----------------------------------------------------------
  data required time                                  0.40
  data arrival time                                  -0.40
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: message[23]
              (input port clocked by vclk)
  Endpoint: codeword[6]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SEC_DAEC_encoder   ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  message[23] (in)                         0.00       0.00 f
  U153/X (STP_EO3_0P5)                     0.11       0.11 f
  U176/X (STP_EO3_0P5)                     0.09       0.21 f
  U178/X (STP_EO3_1)                       0.09       0.29 f
  U179/X (STP_EO3_2)                       0.07       0.36 f
  U182/X (STP_AO2BB2_0P5)                  0.03       0.40 f
  codeword[6] (out)                        0.00       0.40 f
  data arrival time                                   0.40

  clock vclk (rise edge)                   0.40       0.40
  clock network delay (ideal)              0.00       0.40
  output external delay                    0.00       0.40
  data required time                                  0.40
  -----------------------------------------------------------
  data required time                                  0.40
  data arrival time                                  -0.40
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: message[56]
              (input port clocked by vclk)
  Endpoint: codeword[6]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SEC_DAEC_encoder   ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  message[56] (in)                         0.00       0.00 f
  U153/X (STP_EO3_0P5)                     0.11       0.11 f
  U176/X (STP_EO3_0P5)                     0.09       0.21 f
  U178/X (STP_EO3_1)                       0.09       0.29 f
  U179/X (STP_EO3_2)                       0.07       0.37 f
  U182/X (STP_AO2BB2_0P5)                  0.03       0.40 f
  codeword[6] (out)                        0.00       0.40 f
  data arrival time                                   0.40

  clock vclk (rise edge)                   0.40       0.40
  clock network delay (ideal)              0.00       0.40
  output external delay                    0.00       0.40
  data required time                                  0.40
  -----------------------------------------------------------
  data required time                                  0.40
  data arrival time                                  -0.40
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: message[56]
              (input port clocked by vclk)
  Endpoint: codeword[6]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SEC_DAEC_encoder   ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  message[56] (in)                         0.00       0.00 f
  U153/X (STP_EO3_0P5)                     0.11       0.11 f
  U176/X (STP_EO3_0P5)                     0.09       0.20 f
  U178/X (STP_EO3_1)                       0.09       0.29 f
  U179/X (STP_EO3_2)                       0.07       0.36 f
  U182/X (STP_AO2BB2_0P5)                  0.03       0.40 f
  codeword[6] (out)                        0.00       0.40 f
  data arrival time                                   0.40

  clock vclk (rise edge)                   0.40       0.40
  clock network delay (ideal)              0.00       0.40
  output external delay                    0.00       0.40
  data required time                                  0.40
  -----------------------------------------------------------
  data required time                                  0.40
  data arrival time                                  -0.40
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: message[56]
              (input port clocked by vclk)
  Endpoint: codeword[6]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SEC_DAEC_encoder   ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  message[56] (in)                         0.00       0.00 f
  U153/X (STP_EO3_0P5)                     0.11       0.11 f
  U176/X (STP_EO3_0P5)                     0.09       0.21 f
  U178/X (STP_EO3_1)                       0.09       0.29 f
  U179/X (STP_EO3_2)                       0.07       0.37 f
  U182/X (STP_AO2BB2_0P5)                  0.03       0.39 f
  codeword[6] (out)                        0.00       0.39 f
  data arrival time                                   0.39

  clock vclk (rise edge)                   0.40       0.40
  clock network delay (ideal)              0.00       0.40
  output external delay                    0.00       0.40
  data required time                                  0.40
  -----------------------------------------------------------
  data required time                                  0.40
  data arrival time                                  -0.39
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: message[23]
              (input port clocked by vclk)
  Endpoint: codeword[6]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SEC_DAEC_encoder   ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  message[23] (in)                         0.00       0.00 f
  U153/X (STP_EO3_0P5)                     0.11       0.11 f
  U176/X (STP_EO3_0P5)                     0.09       0.20 f
  U178/X (STP_EO3_1)                       0.09       0.29 f
  U179/X (STP_EO3_2)                       0.07       0.36 f
  U182/X (STP_AO2BB2_0P5)                  0.03       0.39 f
  codeword[6] (out)                        0.00       0.39 f
  data arrival time                                   0.39

  clock vclk (rise edge)                   0.40       0.40
  clock network delay (ideal)              0.00       0.40
  output external delay                    0.00       0.40
  data required time                                  0.40
  -----------------------------------------------------------
  data required time                                  0.40
  data arrival time                                  -0.39
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: message[23]
              (input port clocked by vclk)
  Endpoint: codeword[6]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SEC_DAEC_encoder   ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  message[23] (in)                         0.00       0.00 f
  U153/X (STP_EO3_0P5)                     0.11       0.11 f
  U176/X (STP_EO3_0P5)                     0.09       0.21 f
  U178/X (STP_EO3_1)                       0.09       0.29 f
  U179/X (STP_EO3_2)                       0.07       0.36 f
  U182/X (STP_AO2BB2_0P5)                  0.03       0.39 f
  codeword[6] (out)                        0.00       0.39 f
  data arrival time                                   0.39

  clock vclk (rise edge)                   0.40       0.40
  clock network delay (ideal)              0.00       0.40
  output external delay                    0.00       0.40
  data required time                                  0.40
  -----------------------------------------------------------
  data required time                                  0.40
  data arrival time                                  -0.39
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: message[56]
              (input port clocked by vclk)
  Endpoint: codeword[6]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SEC_DAEC_encoder   ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  message[56] (in)                         0.00       0.00 f
  U153/X (STP_EO3_0P5)                     0.11       0.11 f
  U176/X (STP_EO3_0P5)                     0.09       0.21 f
  U178/X (STP_EO3_1)                       0.09       0.29 f
  U179/X (STP_EO3_2)                       0.07       0.36 r
  U182/X (STP_AO2BB2_0P5)                  0.03       0.39 r
  codeword[6] (out)                        0.00       0.39 r
  data arrival time                                   0.39

  clock vclk (rise edge)                   0.40       0.40
  clock network delay (ideal)              0.00       0.40
  output external delay                    0.00       0.40
  data required time                                  0.40
  -----------------------------------------------------------
  data required time                                  0.40
  data arrival time                                  -0.39
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: message[58]
              (input port clocked by vclk)
  Endpoint: codeword[4]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SEC_DAEC_encoder   ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  message[58] (in)                         0.00       0.00 r
  U161/X (STP_EO2_S_2)                     0.06       0.06 f
  U162/X (STP_EO3_2)                       0.07       0.13 f
  U212/X (STP_EO3_0P5)                     0.08       0.22 f
  U154/X (STP_EO3_0P5)                     0.09       0.31 f
  U213/X (STP_EO3_0P5)                     0.08       0.39 f
  codeword[4] (out)                        0.00       0.39 f
  data arrival time                                   0.39

  clock vclk (rise edge)                   0.40       0.40
  clock network delay (ideal)              0.00       0.40
  output external delay                    0.00       0.40
  data required time                                  0.40
  -----------------------------------------------------------
  data required time                                  0.40
  data arrival time                                  -0.39
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: message[23]
              (input port clocked by vclk)
  Endpoint: codeword[6]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SEC_DAEC_encoder   ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  message[23] (in)                         0.00       0.00 f
  U153/X (STP_EO3_0P5)                     0.11       0.11 f
  U176/X (STP_EO3_0P5)                     0.09       0.20 f
  U178/X (STP_EO3_1)                       0.09       0.29 f
  U179/X (STP_EO3_2)                       0.07       0.36 f
  U182/X (STP_AO2BB2_0P5)                  0.03       0.39 f
  codeword[6] (out)                        0.00       0.39 f
  data arrival time                                   0.39

  clock vclk (rise edge)                   0.40       0.40
  clock network delay (ideal)              0.00       0.40
  output external delay                    0.00       0.40
  data required time                                  0.40
  -----------------------------------------------------------
  data required time                                  0.40
  data arrival time                                  -0.39
  -----------------------------------------------------------
  slack (MET)                                         0.01


1
