# Generated by Yosys 0.56+171 (git sha1 6fdcdd41d, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC)
autoidx 62
attribute \dynports 1
attribute \cells_not_processed 1
attribute \src "dut.sv:1.1-36.10"
module \simple_memory
  parameter \WIDTH 8
  parameter \DEPTH 16
  parameter \ADDR_WIDTH 4
  attribute \src "dut.sv:19.5-34.8"
  wire width 8 $0$memwr$\memory$dut.sv:22$10_EN[7:0]$28
  attribute \src "dut.sv:19.5-34.8"
  wire width 8 $0$memwr$\memory$dut.sv:22$11_EN[7:0]$29
  attribute \src "dut.sv:19.5-34.8"
  wire width 8 $0$memwr$\memory$dut.sv:22$12_EN[7:0]$30
  attribute \src "dut.sv:19.5-34.8"
  wire width 8 $0$memwr$\memory$dut.sv:22$13_EN[7:0]$31
  attribute \src "dut.sv:19.5-34.8"
  wire width 8 $0$memwr$\memory$dut.sv:22$14_EN[7:0]$32
  attribute \src "dut.sv:19.5-34.8"
  wire width 8 $0$memwr$\memory$dut.sv:22$15_EN[7:0]$33
  attribute \src "dut.sv:19.5-34.8"
  wire width 8 $0$memwr$\memory$dut.sv:22$16_EN[7:0]$34
  attribute \src "dut.sv:19.5-34.8"
  wire width 8 $0$memwr$\memory$dut.sv:22$17_EN[7:0]$35
  attribute \src "dut.sv:19.5-34.8"
  wire width 8 $0$memwr$\memory$dut.sv:22$2_EN[7:0]$20
  attribute \src "dut.sv:19.5-34.8"
  wire width 8 $0$memwr$\memory$dut.sv:22$3_EN[7:0]$21
  attribute \src "dut.sv:19.5-34.8"
  wire width 8 $0$memwr$\memory$dut.sv:22$4_EN[7:0]$22
  attribute \src "dut.sv:19.5-34.8"
  wire width 8 $0$memwr$\memory$dut.sv:22$5_EN[7:0]$23
  attribute \src "dut.sv:19.5-34.8"
  wire width 8 $0$memwr$\memory$dut.sv:22$6_EN[7:0]$24
  attribute \src "dut.sv:19.5-34.8"
  wire width 8 $0$memwr$\memory$dut.sv:22$7_EN[7:0]$25
  attribute \src "dut.sv:19.5-34.8"
  wire width 8 $0$memwr$\memory$dut.sv:22$8_EN[7:0]$26
  attribute \src "dut.sv:19.5-34.8"
  wire width 8 $0$memwr$\memory$dut.sv:22$9_EN[7:0]$27
  attribute \src "dut.sv:19.5-34.8"
  wire width 4 $0$memwr$\memory$dut.sv:28$18_ADDR[3:0]$36
  attribute \src "dut.sv:19.5-34.8"
  wire width 8 $0$memwr$\memory$dut.sv:28$18_DATA[7:0]$37
  attribute \src "dut.sv:19.5-34.8"
  wire width 8 $0$memwr$\memory$dut.sv:28$18_EN[7:0]$38
  attribute \src "dut.sv:19.5-34.8"
  wire width 8 $0\data_out[7:0]
  attribute \src "dut.sv:19.5-34.8"
  wire width 32 $0\i[31:0]
  attribute \src "dut.sv:19.5-34.8"
  wire width 8 $1$memwr$\memory$dut.sv:22$10_EN[7:0]$47
  attribute \src "dut.sv:19.5-34.8"
  wire width 8 $1$memwr$\memory$dut.sv:22$11_EN[7:0]$48
  attribute \src "dut.sv:19.5-34.8"
  wire width 8 $1$memwr$\memory$dut.sv:22$12_EN[7:0]$49
  attribute \src "dut.sv:19.5-34.8"
  wire width 8 $1$memwr$\memory$dut.sv:22$13_EN[7:0]$50
  attribute \src "dut.sv:19.5-34.8"
  wire width 8 $1$memwr$\memory$dut.sv:22$14_EN[7:0]$51
  attribute \src "dut.sv:19.5-34.8"
  wire width 8 $1$memwr$\memory$dut.sv:22$15_EN[7:0]$52
  attribute \src "dut.sv:19.5-34.8"
  wire width 8 $1$memwr$\memory$dut.sv:22$16_EN[7:0]$53
  attribute \src "dut.sv:19.5-34.8"
  wire width 8 $1$memwr$\memory$dut.sv:22$17_EN[7:0]$54
  attribute \src "dut.sv:19.5-34.8"
  wire width 8 $1$memwr$\memory$dut.sv:22$2_EN[7:0]$39
  attribute \src "dut.sv:19.5-34.8"
  wire width 8 $1$memwr$\memory$dut.sv:22$3_EN[7:0]$40
  attribute \src "dut.sv:19.5-34.8"
  wire width 8 $1$memwr$\memory$dut.sv:22$4_EN[7:0]$41
  attribute \src "dut.sv:19.5-34.8"
  wire width 8 $1$memwr$\memory$dut.sv:22$5_EN[7:0]$42
  attribute \src "dut.sv:19.5-34.8"
  wire width 8 $1$memwr$\memory$dut.sv:22$6_EN[7:0]$43
  attribute \src "dut.sv:19.5-34.8"
  wire width 8 $1$memwr$\memory$dut.sv:22$7_EN[7:0]$44
  attribute \src "dut.sv:19.5-34.8"
  wire width 8 $1$memwr$\memory$dut.sv:22$8_EN[7:0]$45
  attribute \src "dut.sv:19.5-34.8"
  wire width 8 $1$memwr$\memory$dut.sv:22$9_EN[7:0]$46
  attribute \src "dut.sv:19.5-34.8"
  wire width 4 $1$memwr$\memory$dut.sv:28$18_ADDR[3:0]$55
  attribute \src "dut.sv:19.5-34.8"
  wire width 8 $1$memwr$\memory$dut.sv:28$18_DATA[7:0]$56
  attribute \src "dut.sv:19.5-34.8"
  wire width 8 $1$memwr$\memory$dut.sv:28$18_EN[7:0]$57
  attribute \src "dut.sv:19.5-34.8"
  wire width 32 $1\i[31:0]
  attribute \src "dut.sv:19.5-34.8"
  wire width 4 $2$memwr$\memory$dut.sv:28$18_ADDR[3:0]$58
  attribute \src "dut.sv:19.5-34.8"
  wire width 8 $2$memwr$\memory$dut.sv:28$18_DATA[7:0]$59
  attribute \src "dut.sv:19.5-34.8"
  wire width 8 $2$memwr$\memory$dut.sv:28$18_EN[7:0]$60
  attribute \src "dut.sv:32.25-32.31"
  wire width 8 $memrd$\memory$dut.sv:32$61_DATA
  attribute \src "dut.sv:22.17-22.43"
  wire width 8 $memwr$\memory$dut.sv:22$10_EN
  attribute \src "dut.sv:22.17-22.43"
  wire width 8 $memwr$\memory$dut.sv:22$11_EN
  attribute \src "dut.sv:22.17-22.43"
  wire width 8 $memwr$\memory$dut.sv:22$12_EN
  attribute \src "dut.sv:22.17-22.43"
  wire width 8 $memwr$\memory$dut.sv:22$13_EN
  attribute \src "dut.sv:22.17-22.43"
  wire width 8 $memwr$\memory$dut.sv:22$14_EN
  attribute \src "dut.sv:22.17-22.43"
  wire width 8 $memwr$\memory$dut.sv:22$15_EN
  attribute \src "dut.sv:22.17-22.43"
  wire width 8 $memwr$\memory$dut.sv:22$16_EN
  attribute \src "dut.sv:22.17-22.43"
  wire width 8 $memwr$\memory$dut.sv:22$17_EN
  attribute \src "dut.sv:22.17-22.43"
  wire width 8 $memwr$\memory$dut.sv:22$2_EN
  attribute \src "dut.sv:22.17-22.43"
  wire width 8 $memwr$\memory$dut.sv:22$3_EN
  attribute \src "dut.sv:22.17-22.43"
  wire width 8 $memwr$\memory$dut.sv:22$4_EN
  attribute \src "dut.sv:22.17-22.43"
  wire width 8 $memwr$\memory$dut.sv:22$5_EN
  attribute \src "dut.sv:22.17-22.43"
  wire width 8 $memwr$\memory$dut.sv:22$6_EN
  attribute \src "dut.sv:22.17-22.43"
  wire width 8 $memwr$\memory$dut.sv:22$7_EN
  attribute \src "dut.sv:22.17-22.43"
  wire width 8 $memwr$\memory$dut.sv:22$8_EN
  attribute \src "dut.sv:22.17-22.43"
  wire width 8 $memwr$\memory$dut.sv:22$9_EN
  attribute \src "dut.sv:28.17-28.40"
  wire width 4 $memwr$\memory$dut.sv:28$18_ADDR
  attribute \src "dut.sv:28.17-28.40"
  wire width 8 $memwr$\memory$dut.sv:28$18_DATA
  attribute \src "dut.sv:28.17-28.40"
  wire width 8 $memwr$\memory$dut.sv:28$18_EN
  attribute \src "dut.sv:9.34-9.38"
  wire width 4 input 4 \addr
  attribute \src "dut.sv:6.34-6.37"
  wire input 1 \clk
  attribute \src "dut.sv:10.34-10.41"
  wire width 8 input 5 \data_in
  attribute \src "dut.sv:11.34-11.42"
  wire width 8 output 6 \data_out
  attribute \src "dut.sv:18.13-18.14"
  wire width 32 signed \i
  attribute \src "dut.sv:7.34-7.37"
  wire input 2 \rst
  attribute \src "dut.sv:8.34-8.36"
  wire input 3 \we
  attribute \src "dut.sv:15.21-15.27"
  memory width 8 size 16 \memory
  attribute \src "dut.sv:32.25-32.31"
  cell $memrd $memrd$\memory$dut.sv:32$61
    parameter \ABITS 4
    parameter \CLK_ENABLE 0
    parameter \CLK_POLARITY 0
    parameter \MEMID "\\memory"
    parameter \TRANSPARENT 0
    parameter \WIDTH 8
    connect \ADDR \addr
    connect \CLK 1'x
    connect \DATA $memrd$\memory$dut.sv:32$61_DATA
    connect \EN 1'x
  end
  attribute \src "dut.sv:19.5-34.8"
  process $proc$dut.sv:19$19
    assign $0\data_out[7:0] \data_out
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign $0\i[31:0] $1\i[31:0]
    assign $0$memwr$\memory$dut.sv:22$2_EN[7:0]$20 $1$memwr$\memory$dut.sv:22$2_EN[7:0]$39
    assign $0$memwr$\memory$dut.sv:22$3_EN[7:0]$21 $1$memwr$\memory$dut.sv:22$3_EN[7:0]$40
    assign $0$memwr$\memory$dut.sv:22$4_EN[7:0]$22 $1$memwr$\memory$dut.sv:22$4_EN[7:0]$41
    assign $0$memwr$\memory$dut.sv:22$5_EN[7:0]$23 $1$memwr$\memory$dut.sv:22$5_EN[7:0]$42
    assign $0$memwr$\memory$dut.sv:22$6_EN[7:0]$24 $1$memwr$\memory$dut.sv:22$6_EN[7:0]$43
    assign $0$memwr$\memory$dut.sv:22$7_EN[7:0]$25 $1$memwr$\memory$dut.sv:22$7_EN[7:0]$44
    assign $0$memwr$\memory$dut.sv:22$8_EN[7:0]$26 $1$memwr$\memory$dut.sv:22$8_EN[7:0]$45
    assign $0$memwr$\memory$dut.sv:22$9_EN[7:0]$27 $1$memwr$\memory$dut.sv:22$9_EN[7:0]$46
    assign $0$memwr$\memory$dut.sv:22$10_EN[7:0]$28 $1$memwr$\memory$dut.sv:22$10_EN[7:0]$47
    assign $0$memwr$\memory$dut.sv:22$11_EN[7:0]$29 $1$memwr$\memory$dut.sv:22$11_EN[7:0]$48
    assign $0$memwr$\memory$dut.sv:22$12_EN[7:0]$30 $1$memwr$\memory$dut.sv:22$12_EN[7:0]$49
    assign $0$memwr$\memory$dut.sv:22$13_EN[7:0]$31 $1$memwr$\memory$dut.sv:22$13_EN[7:0]$50
    assign $0$memwr$\memory$dut.sv:22$14_EN[7:0]$32 $1$memwr$\memory$dut.sv:22$14_EN[7:0]$51
    assign $0$memwr$\memory$dut.sv:22$15_EN[7:0]$33 $1$memwr$\memory$dut.sv:22$15_EN[7:0]$52
    assign $0$memwr$\memory$dut.sv:22$16_EN[7:0]$34 $1$memwr$\memory$dut.sv:22$16_EN[7:0]$53
    assign $0$memwr$\memory$dut.sv:22$17_EN[7:0]$35 $1$memwr$\memory$dut.sv:22$17_EN[7:0]$54
    assign $0$memwr$\memory$dut.sv:28$18_ADDR[3:0]$36 $1$memwr$\memory$dut.sv:28$18_ADDR[3:0]$55
    assign $0$memwr$\memory$dut.sv:28$18_DATA[7:0]$37 $1$memwr$\memory$dut.sv:28$18_DATA[7:0]$56
    assign $0$memwr$\memory$dut.sv:28$18_EN[7:0]$38 $1$memwr$\memory$dut.sv:28$18_EN[7:0]$57
    attribute \src "dut.sv:20.9-33.12"
    switch \rst
      attribute \src "dut.sv:20.13-20.16"
      case 1'1
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign $1$memwr$\memory$dut.sv:28$18_ADDR[3:0]$55 4'x
        assign $1$memwr$\memory$dut.sv:28$18_DATA[7:0]$56 8'x
        assign $1$memwr$\memory$dut.sv:28$18_EN[7:0]$57 8'00000000
        assign $1$memwr$\memory$dut.sv:22$2_EN[7:0]$39 8'11111111
        assign $1$memwr$\memory$dut.sv:22$3_EN[7:0]$40 8'11111111
        assign $1$memwr$\memory$dut.sv:22$4_EN[7:0]$41 8'11111111
        assign $1$memwr$\memory$dut.sv:22$5_EN[7:0]$42 8'11111111
        assign $1$memwr$\memory$dut.sv:22$6_EN[7:0]$43 8'11111111
        assign $1$memwr$\memory$dut.sv:22$7_EN[7:0]$44 8'11111111
        assign $1$memwr$\memory$dut.sv:22$8_EN[7:0]$45 8'11111111
        assign $1$memwr$\memory$dut.sv:22$9_EN[7:0]$46 8'11111111
        assign $1$memwr$\memory$dut.sv:22$10_EN[7:0]$47 8'11111111
        assign $1$memwr$\memory$dut.sv:22$11_EN[7:0]$48 8'11111111
        assign $1$memwr$\memory$dut.sv:22$12_EN[7:0]$49 8'11111111
        assign $1$memwr$\memory$dut.sv:22$13_EN[7:0]$50 8'11111111
        assign $1$memwr$\memory$dut.sv:22$14_EN[7:0]$51 8'11111111
        assign $1$memwr$\memory$dut.sv:22$15_EN[7:0]$52 8'11111111
        assign $1$memwr$\memory$dut.sv:22$16_EN[7:0]$53 8'11111111
        assign $1$memwr$\memory$dut.sv:22$17_EN[7:0]$54 8'11111111
        assign $1\i[31:0] 16
        assign $0\data_out[7:0] 8'00000000
      attribute \src "dut.sv:25.13-25.17"
      case 
        assign $1\i[31:0] \i
        assign $1$memwr$\memory$dut.sv:22$2_EN[7:0]$39 8'00000000
        assign $1$memwr$\memory$dut.sv:22$3_EN[7:0]$40 8'00000000
        assign $1$memwr$\memory$dut.sv:22$4_EN[7:0]$41 8'00000000
        assign $1$memwr$\memory$dut.sv:22$5_EN[7:0]$42 8'00000000
        assign $1$memwr$\memory$dut.sv:22$6_EN[7:0]$43 8'00000000
        assign $1$memwr$\memory$dut.sv:22$7_EN[7:0]$44 8'00000000
        assign $1$memwr$\memory$dut.sv:22$8_EN[7:0]$45 8'00000000
        assign $1$memwr$\memory$dut.sv:22$9_EN[7:0]$46 8'00000000
        assign $1$memwr$\memory$dut.sv:22$10_EN[7:0]$47 8'00000000
        assign $1$memwr$\memory$dut.sv:22$11_EN[7:0]$48 8'00000000
        assign $1$memwr$\memory$dut.sv:22$12_EN[7:0]$49 8'00000000
        assign $1$memwr$\memory$dut.sv:22$13_EN[7:0]$50 8'00000000
        assign $1$memwr$\memory$dut.sv:22$14_EN[7:0]$51 8'00000000
        assign $1$memwr$\memory$dut.sv:22$15_EN[7:0]$52 8'00000000
        assign $1$memwr$\memory$dut.sv:22$16_EN[7:0]$53 8'00000000
        assign $1$memwr$\memory$dut.sv:22$17_EN[7:0]$54 8'00000000
        assign { } { }
        assign { } { }
        assign { } { }
        assign $1$memwr$\memory$dut.sv:28$18_ADDR[3:0]$55 $2$memwr$\memory$dut.sv:28$18_ADDR[3:0]$58
        assign $1$memwr$\memory$dut.sv:28$18_DATA[7:0]$56 $2$memwr$\memory$dut.sv:28$18_DATA[7:0]$59
        assign $1$memwr$\memory$dut.sv:28$18_EN[7:0]$57 $2$memwr$\memory$dut.sv:28$18_EN[7:0]$60
        assign $0\data_out[7:0] $memrd$\memory$dut.sv:32$61_DATA
        attribute \src "dut.sv:27.13-29.16"
        switch \we
          attribute \src "dut.sv:27.17-27.19"
          case 1'1
            assign { } { }
            assign { } { }
            assign { } { }
            assign $2$memwr$\memory$dut.sv:28$18_ADDR[3:0]$58 \addr
            assign $2$memwr$\memory$dut.sv:28$18_DATA[7:0]$59 \data_in
            assign $2$memwr$\memory$dut.sv:28$18_EN[7:0]$60 8'11111111
          case 
            assign $2$memwr$\memory$dut.sv:28$18_ADDR[3:0]$58 4'x
            assign $2$memwr$\memory$dut.sv:28$18_DATA[7:0]$59 8'x
            assign $2$memwr$\memory$dut.sv:28$18_EN[7:0]$60 8'00000000
        end
    end
    sync posedge \clk
      update \data_out $0\data_out[7:0]
      update \i $0\i[31:0]
      update $memwr$\memory$dut.sv:22$2_EN $0$memwr$\memory$dut.sv:22$2_EN[7:0]$20
      update $memwr$\memory$dut.sv:22$3_EN $0$memwr$\memory$dut.sv:22$3_EN[7:0]$21
      update $memwr$\memory$dut.sv:22$4_EN $0$memwr$\memory$dut.sv:22$4_EN[7:0]$22
      update $memwr$\memory$dut.sv:22$5_EN $0$memwr$\memory$dut.sv:22$5_EN[7:0]$23
      update $memwr$\memory$dut.sv:22$6_EN $0$memwr$\memory$dut.sv:22$6_EN[7:0]$24
      update $memwr$\memory$dut.sv:22$7_EN $0$memwr$\memory$dut.sv:22$7_EN[7:0]$25
      update $memwr$\memory$dut.sv:22$8_EN $0$memwr$\memory$dut.sv:22$8_EN[7:0]$26
      update $memwr$\memory$dut.sv:22$9_EN $0$memwr$\memory$dut.sv:22$9_EN[7:0]$27
      update $memwr$\memory$dut.sv:22$10_EN $0$memwr$\memory$dut.sv:22$10_EN[7:0]$28
      update $memwr$\memory$dut.sv:22$11_EN $0$memwr$\memory$dut.sv:22$11_EN[7:0]$29
      update $memwr$\memory$dut.sv:22$12_EN $0$memwr$\memory$dut.sv:22$12_EN[7:0]$30
      update $memwr$\memory$dut.sv:22$13_EN $0$memwr$\memory$dut.sv:22$13_EN[7:0]$31
      update $memwr$\memory$dut.sv:22$14_EN $0$memwr$\memory$dut.sv:22$14_EN[7:0]$32
      update $memwr$\memory$dut.sv:22$15_EN $0$memwr$\memory$dut.sv:22$15_EN[7:0]$33
      update $memwr$\memory$dut.sv:22$16_EN $0$memwr$\memory$dut.sv:22$16_EN[7:0]$34
      update $memwr$\memory$dut.sv:22$17_EN $0$memwr$\memory$dut.sv:22$17_EN[7:0]$35
      update $memwr$\memory$dut.sv:28$18_ADDR $0$memwr$\memory$dut.sv:28$18_ADDR[3:0]$36
      update $memwr$\memory$dut.sv:28$18_DATA $0$memwr$\memory$dut.sv:28$18_DATA[7:0]$37
      update $memwr$\memory$dut.sv:28$18_EN $0$memwr$\memory$dut.sv:28$18_EN[7:0]$38
      attribute \src "dut.sv:22.17-22.43"
      memwr \memory 0 8'00000000 $1$memwr$\memory$dut.sv:22$2_EN[7:0]$39 0'x
      attribute \src "dut.sv:22.17-22.43"
      memwr \memory 1 8'00000000 $1$memwr$\memory$dut.sv:22$3_EN[7:0]$40 1'1
      attribute \src "dut.sv:22.17-22.43"
      memwr \memory 2 8'00000000 $1$memwr$\memory$dut.sv:22$4_EN[7:0]$41 2'11
      attribute \src "dut.sv:22.17-22.43"
      memwr \memory 3 8'00000000 $1$memwr$\memory$dut.sv:22$5_EN[7:0]$42 3'111
      attribute \src "dut.sv:22.17-22.43"
      memwr \memory 4 8'00000000 $1$memwr$\memory$dut.sv:22$6_EN[7:0]$43 4'1111
      attribute \src "dut.sv:22.17-22.43"
      memwr \memory 5 8'00000000 $1$memwr$\memory$dut.sv:22$7_EN[7:0]$44 5'11111
      attribute \src "dut.sv:22.17-22.43"
      memwr \memory 6 8'00000000 $1$memwr$\memory$dut.sv:22$8_EN[7:0]$45 6'111111
      attribute \src "dut.sv:22.17-22.43"
      memwr \memory 7 8'00000000 $1$memwr$\memory$dut.sv:22$9_EN[7:0]$46 7'1111111
      attribute \src "dut.sv:22.17-22.43"
      memwr \memory 8 8'00000000 $1$memwr$\memory$dut.sv:22$10_EN[7:0]$47 8'11111111
      attribute \src "dut.sv:22.17-22.43"
      memwr \memory 9 8'00000000 $1$memwr$\memory$dut.sv:22$11_EN[7:0]$48 9'111111111
      attribute \src "dut.sv:22.17-22.43"
      memwr \memory 10 8'00000000 $1$memwr$\memory$dut.sv:22$12_EN[7:0]$49 10'1111111111
      attribute \src "dut.sv:22.17-22.43"
      memwr \memory 11 8'00000000 $1$memwr$\memory$dut.sv:22$13_EN[7:0]$50 11'11111111111
      attribute \src "dut.sv:22.17-22.43"
      memwr \memory 12 8'00000000 $1$memwr$\memory$dut.sv:22$14_EN[7:0]$51 12'111111111111
      attribute \src "dut.sv:22.17-22.43"
      memwr \memory 13 8'00000000 $1$memwr$\memory$dut.sv:22$15_EN[7:0]$52 13'1111111111111
      attribute \src "dut.sv:22.17-22.43"
      memwr \memory 14 8'00000000 $1$memwr$\memory$dut.sv:22$16_EN[7:0]$53 14'11111111111111
      attribute \src "dut.sv:22.17-22.43"
      memwr \memory 15 8'00000000 $1$memwr$\memory$dut.sv:22$17_EN[7:0]$54 15'111111111111111
      attribute \src "dut.sv:28.17-28.40"
      memwr \memory $1$memwr$\memory$dut.sv:28$18_ADDR[3:0]$55 $1$memwr$\memory$dut.sv:28$18_DATA[7:0]$56 $1$memwr$\memory$dut.sv:28$18_EN[7:0]$57 16'0000000000000000
  end
end
