and r0, r0, #10 
mvn r1, r0 
eor r0, r1, r0, lsr #11 
mov r2, r0 
