Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Jun  5 15:09:11 2025
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file OV7670_VGA_Display_timing_summary_routed.rpt -pb OV7670_VGA_Display_timing_summary_routed.pb -rpx OV7670_VGA_Display_timing_summary_routed.rpx -warn_on_violation
| Design       : OV7670_VGA_Display
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (4050)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (12620)
5. checking no_input_delay (12)
6. checking no_output_delay (17)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (4050)
---------------------------
 There are 73 register/latch pins with no clock driven by root clock pin: ov7670_pclk (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U_SCCB/U_tick_gen_/tick_reg/Q (HIGH)

 There are 3909 register/latch pins with no clock driven by root clock pin: U_VGA_ctrl/U_Pix_Clk_gen/pclk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (12620)
----------------------------------------------------
 There are 12620 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (12)
-------------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.070        0.000                      0                   77        0.250        0.000                      0                   77        4.500        0.000                       0                    91  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.070        0.000                      0                   77        0.250        0.000                      0                   77        4.500        0.000                       0                    91  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.070ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.250ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.070ns  (required time - arrival time)
  Source:                 U_SCCB/U_btn_detector/counter_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SCCB/U_btn_detector/counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.903ns  (logic 1.090ns (27.926%)  route 2.813ns (72.074%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.619     5.140    U_SCCB/U_btn_detector/clk_IBUF_BUFG
    SLICE_X0Y84          FDCE                                         r  U_SCCB/U_btn_detector/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDCE (Prop_fdce_C_Q)         0.419     5.559 r  U_SCCB/U_btn_detector/counter_reg[12]/Q
                         net (fo=2, routed)           0.875     6.434    U_SCCB/U_btn_detector/counter[12]
    SLICE_X0Y84          LUT4 (Prop_lut4_I0_O)        0.299     6.733 r  U_SCCB/U_btn_detector/counter[16]_i_5/O
                         net (fo=1, routed)           0.280     7.013    U_SCCB/U_btn_detector/counter[16]_i_5_n_0
    SLICE_X0Y84          LUT5 (Prop_lut5_I4_O)        0.124     7.137 r  U_SCCB/U_btn_detector/counter[16]_i_4/O
                         net (fo=1, routed)           0.579     7.715    U_SCCB/U_btn_detector/counter[16]_i_4_n_0
    SLICE_X0Y83          LUT6 (Prop_lut6_I5_O)        0.124     7.839 f  U_SCCB/U_btn_detector/counter[16]_i_2/O
                         net (fo=17, routed)          1.080     8.919    U_SCCB/U_btn_detector/tick
    SLICE_X0Y85          LUT2 (Prop_lut2_I0_O)        0.124     9.043 r  U_SCCB/U_btn_detector/counter[14]_i_1/O
                         net (fo=1, routed)           0.000     9.043    U_SCCB/U_btn_detector/counter_0[14]
    SLICE_X0Y85          FDCE                                         r  U_SCCB/U_btn_detector/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.504    14.845    U_SCCB/U_btn_detector/clk_IBUF_BUFG
    SLICE_X0Y85          FDCE                                         r  U_SCCB/U_btn_detector/counter_reg[14]/C
                         clock pessimism              0.272    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X0Y85          FDCE (Setup_fdce_C_D)        0.031    15.113    U_SCCB/U_btn_detector/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         15.113    
                         arrival time                          -9.043    
  -------------------------------------------------------------------
                         slack                                  6.070    

Slack (MET) :             6.086ns  (required time - arrival time)
  Source:                 U_SCCB/U_btn_detector/counter_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SCCB/U_btn_detector/counter_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.931ns  (logic 1.118ns (28.440%)  route 2.813ns (71.560%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.619     5.140    U_SCCB/U_btn_detector/clk_IBUF_BUFG
    SLICE_X0Y84          FDCE                                         r  U_SCCB/U_btn_detector/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDCE (Prop_fdce_C_Q)         0.419     5.559 r  U_SCCB/U_btn_detector/counter_reg[12]/Q
                         net (fo=2, routed)           0.875     6.434    U_SCCB/U_btn_detector/counter[12]
    SLICE_X0Y84          LUT4 (Prop_lut4_I0_O)        0.299     6.733 r  U_SCCB/U_btn_detector/counter[16]_i_5/O
                         net (fo=1, routed)           0.280     7.013    U_SCCB/U_btn_detector/counter[16]_i_5_n_0
    SLICE_X0Y84          LUT5 (Prop_lut5_I4_O)        0.124     7.137 r  U_SCCB/U_btn_detector/counter[16]_i_4/O
                         net (fo=1, routed)           0.579     7.715    U_SCCB/U_btn_detector/counter[16]_i_4_n_0
    SLICE_X0Y83          LUT6 (Prop_lut6_I5_O)        0.124     7.839 f  U_SCCB/U_btn_detector/counter[16]_i_2/O
                         net (fo=17, routed)          1.080     8.919    U_SCCB/U_btn_detector/tick
    SLICE_X0Y85          LUT2 (Prop_lut2_I0_O)        0.152     9.071 r  U_SCCB/U_btn_detector/counter[16]_i_1/O
                         net (fo=1, routed)           0.000     9.071    U_SCCB/U_btn_detector/counter_0[16]
    SLICE_X0Y85          FDCE                                         r  U_SCCB/U_btn_detector/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.504    14.845    U_SCCB/U_btn_detector/clk_IBUF_BUFG
    SLICE_X0Y85          FDCE                                         r  U_SCCB/U_btn_detector/counter_reg[16]/C
                         clock pessimism              0.272    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X0Y85          FDCE (Setup_fdce_C_D)        0.075    15.157    U_SCCB/U_btn_detector/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         15.157    
                         arrival time                          -9.071    
  -------------------------------------------------------------------
                         slack                                  6.086    

Slack (MET) :             6.175ns  (required time - arrival time)
  Source:                 U_frame_buffer/U_frame_buffer/mem_reg_0_1_cooolgate_en_gate_49_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_frame_buffer/mem_reg_0_4/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.076ns  (logic 0.670ns (21.779%)  route 2.406ns (78.221%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 14.835 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.564     5.085    U_frame_buffer/clk_IBUF_BUFG
    SLICE_X50Y15         FDCE                                         r  U_frame_buffer/U_frame_buffer/mem_reg_0_1_cooolgate_en_gate_49_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y15         FDCE (Prop_fdce_C_Q)         0.518     5.603 f  U_frame_buffer/U_frame_buffer/mem_reg_0_1_cooolgate_en_gate_49_cooolDelFlop/Q
                         net (fo=12, routed)          0.698     6.301    U_frame_buffer/U_frame_buffer/mem_reg_0_1_cooolgate_en_sig_25
    SLICE_X49Y15         LUT4 (Prop_lut4_I3_O)        0.152     6.453 r  U_frame_buffer/mem_reg_0_4_ENBWREN_cooolgate_en_gate_66_LOPT_REMAP/O
                         net (fo=1, routed)           1.708     8.162    U_frame_buffer/mem_reg_0_4_ENBWREN_cooolgate_en_sig_34
    RAMB36_X0Y0          RAMB36E1                                     r  U_frame_buffer/mem_reg_0_4/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.494    14.835    U_frame_buffer/clk_IBUF_BUFG
    RAMB36_X0Y0          RAMB36E1                                     r  U_frame_buffer/mem_reg_0_4/CLKBWRCLK
                         clock pessimism              0.188    15.023    
                         clock uncertainty           -0.035    14.987    
    RAMB36_X0Y0          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.651    14.336    U_frame_buffer/mem_reg_0_4
  -------------------------------------------------------------------
                         required time                         14.336    
                         arrival time                          -8.162    
  -------------------------------------------------------------------
                         slack                                  6.175    

Slack (MET) :             6.216ns  (required time - arrival time)
  Source:                 U_SCCB/U_btn_detector/counter_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SCCB/U_btn_detector/tick_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.624ns  (logic 0.966ns (26.655%)  route 2.658ns (73.345%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.619     5.140    U_SCCB/U_btn_detector/clk_IBUF_BUFG
    SLICE_X0Y84          FDCE                                         r  U_SCCB/U_btn_detector/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDCE (Prop_fdce_C_Q)         0.419     5.559 f  U_SCCB/U_btn_detector/counter_reg[12]/Q
                         net (fo=2, routed)           0.875     6.434    U_SCCB/U_btn_detector/counter[12]
    SLICE_X0Y84          LUT4 (Prop_lut4_I0_O)        0.299     6.733 f  U_SCCB/U_btn_detector/counter[16]_i_5/O
                         net (fo=1, routed)           0.280     7.013    U_SCCB/U_btn_detector/counter[16]_i_5_n_0
    SLICE_X0Y84          LUT5 (Prop_lut5_I4_O)        0.124     7.137 f  U_SCCB/U_btn_detector/counter[16]_i_4/O
                         net (fo=1, routed)           0.579     7.715    U_SCCB/U_btn_detector/counter[16]_i_4_n_0
    SLICE_X0Y83          LUT6 (Prop_lut6_I5_O)        0.124     7.839 r  U_SCCB/U_btn_detector/counter[16]_i_2/O
                         net (fo=17, routed)          0.925     8.764    U_SCCB/U_btn_detector/tick
    SLICE_X1Y84          FDCE                                         r  U_SCCB/U_btn_detector/tick_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.503    14.844    U_SCCB/U_btn_detector/clk_IBUF_BUFG
    SLICE_X1Y84          FDCE                                         r  U_SCCB/U_btn_detector/tick_reg/C
                         clock pessimism              0.274    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X1Y84          FDCE (Setup_fdce_C_D)       -0.103    14.980    U_SCCB/U_btn_detector/tick_reg
  -------------------------------------------------------------------
                         required time                         14.980    
                         arrival time                          -8.764    
  -------------------------------------------------------------------
                         slack                                  6.216    

Slack (MET) :             6.281ns  (required time - arrival time)
  Source:                 U_frame_buffer/U_frame_buffer/mem_reg_0_1_cooolgate_en_gate_49_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_frame_buffer/mem_reg_0_12/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.046ns  (logic 0.638ns (20.944%)  route 2.408ns (79.056%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns = ( 14.834 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.564     5.085    U_frame_buffer/clk_IBUF_BUFG
    SLICE_X50Y15         FDCE                                         r  U_frame_buffer/U_frame_buffer/mem_reg_0_1_cooolgate_en_gate_49_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y15         FDCE (Prop_fdce_C_Q)         0.518     5.603 f  U_frame_buffer/U_frame_buffer/mem_reg_0_1_cooolgate_en_gate_49_cooolDelFlop/Q
                         net (fo=12, routed)          0.928     6.531    U_frame_buffer/U_frame_buffer/mem_reg_0_1_cooolgate_en_sig_25
    SLICE_X49Y20         LUT4 (Prop_lut4_I3_O)        0.120     6.651 r  U_frame_buffer/mem_reg_0_12_ENBWREN_cooolgate_en_gate_54_LOPT_REMAP/O
                         net (fo=1, routed)           1.480     8.132    U_frame_buffer/mem_reg_0_12_ENBWREN_cooolgate_en_sig_28
    RAMB36_X1Y8          RAMB36E1                                     r  U_frame_buffer/mem_reg_0_12/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.493    14.834    U_frame_buffer/clk_IBUF_BUFG
    RAMB36_X1Y8          RAMB36E1                                     r  U_frame_buffer/mem_reg_0_12/CLKBWRCLK
                         clock pessimism              0.260    15.094    
                         clock uncertainty           -0.035    15.058    
    RAMB36_X1Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.646    14.412    U_frame_buffer/mem_reg_0_12
  -------------------------------------------------------------------
                         required time                         14.412    
                         arrival time                          -8.132    
  -------------------------------------------------------------------
                         slack                                  6.281    

Slack (MET) :             6.284ns  (required time - arrival time)
  Source:                 U_SCCB/U_btn_detector/shift_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SCCB/U_btn_detector/pulse_counter_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.435ns  (logic 0.828ns (24.108%)  route 2.607ns (75.892%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.621     5.142    U_SCCB/U_btn_detector/clk_IBUF_BUFG
    SLICE_X1Y85          FDCE                                         r  U_SCCB/U_btn_detector/shift_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y85          FDCE (Prop_fdce_C_Q)         0.456     5.598 r  U_SCCB/U_btn_detector/shift_reg_reg[3]/Q
                         net (fo=15, routed)          0.879     6.477    U_SCCB/U_btn_detector/shift_reg[3]
    SLICE_X5Y85          LUT5 (Prop_lut5_I1_O)        0.124     6.601 f  U_SCCB/U_btn_detector/pulse_counter[0]_i_2/O
                         net (fo=12, routed)          0.717     7.319    U_SCCB/U_btn_detector/pulse_counter[0]_i_2_n_0
    SLICE_X5Y86          LUT6 (Prop_lut6_I1_O)        0.124     7.443 r  U_SCCB/U_btn_detector/start_reg_i_3/O
                         net (fo=1, routed)           0.423     7.865    U_SCCB/U_btn_detector/start_reg_i_3_n_0
    SLICE_X6Y85          LUT3 (Prop_lut3_I2_O)        0.124     7.989 r  U_SCCB/U_btn_detector/start_reg_i_1/O
                         net (fo=13, routed)          0.587     8.576    U_SCCB/U_btn_detector/start_reg_i_1_n_0
    SLICE_X4Y86          FDCE                                         r  U_SCCB/U_btn_detector/pulse_counter_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.502    14.843    U_SCCB/U_btn_detector/clk_IBUF_BUFG
    SLICE_X4Y86          FDCE                                         r  U_SCCB/U_btn_detector/pulse_counter_reg[10]/C
                         clock pessimism              0.258    15.101    
                         clock uncertainty           -0.035    15.066    
    SLICE_X4Y86          FDCE (Setup_fdce_C_CE)      -0.205    14.861    U_SCCB/U_btn_detector/pulse_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         14.861    
                         arrival time                          -8.576    
  -------------------------------------------------------------------
                         slack                                  6.284    

Slack (MET) :             6.284ns  (required time - arrival time)
  Source:                 U_SCCB/U_btn_detector/shift_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SCCB/U_btn_detector/pulse_counter_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.435ns  (logic 0.828ns (24.108%)  route 2.607ns (75.892%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.621     5.142    U_SCCB/U_btn_detector/clk_IBUF_BUFG
    SLICE_X1Y85          FDCE                                         r  U_SCCB/U_btn_detector/shift_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y85          FDCE (Prop_fdce_C_Q)         0.456     5.598 r  U_SCCB/U_btn_detector/shift_reg_reg[3]/Q
                         net (fo=15, routed)          0.879     6.477    U_SCCB/U_btn_detector/shift_reg[3]
    SLICE_X5Y85          LUT5 (Prop_lut5_I1_O)        0.124     6.601 f  U_SCCB/U_btn_detector/pulse_counter[0]_i_2/O
                         net (fo=12, routed)          0.717     7.319    U_SCCB/U_btn_detector/pulse_counter[0]_i_2_n_0
    SLICE_X5Y86          LUT6 (Prop_lut6_I1_O)        0.124     7.443 r  U_SCCB/U_btn_detector/start_reg_i_3/O
                         net (fo=1, routed)           0.423     7.865    U_SCCB/U_btn_detector/start_reg_i_3_n_0
    SLICE_X6Y85          LUT3 (Prop_lut3_I2_O)        0.124     7.989 r  U_SCCB/U_btn_detector/start_reg_i_1/O
                         net (fo=13, routed)          0.587     8.576    U_SCCB/U_btn_detector/start_reg_i_1_n_0
    SLICE_X4Y86          FDCE                                         r  U_SCCB/U_btn_detector/pulse_counter_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.502    14.843    U_SCCB/U_btn_detector/clk_IBUF_BUFG
    SLICE_X4Y86          FDCE                                         r  U_SCCB/U_btn_detector/pulse_counter_reg[11]/C
                         clock pessimism              0.258    15.101    
                         clock uncertainty           -0.035    15.066    
    SLICE_X4Y86          FDCE (Setup_fdce_C_CE)      -0.205    14.861    U_SCCB/U_btn_detector/pulse_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         14.861    
                         arrival time                          -8.576    
  -------------------------------------------------------------------
                         slack                                  6.284    

Slack (MET) :             6.284ns  (required time - arrival time)
  Source:                 U_SCCB/U_btn_detector/shift_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SCCB/U_btn_detector/pulse_counter_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.435ns  (logic 0.828ns (24.108%)  route 2.607ns (75.892%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.621     5.142    U_SCCB/U_btn_detector/clk_IBUF_BUFG
    SLICE_X1Y85          FDCE                                         r  U_SCCB/U_btn_detector/shift_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y85          FDCE (Prop_fdce_C_Q)         0.456     5.598 r  U_SCCB/U_btn_detector/shift_reg_reg[3]/Q
                         net (fo=15, routed)          0.879     6.477    U_SCCB/U_btn_detector/shift_reg[3]
    SLICE_X5Y85          LUT5 (Prop_lut5_I1_O)        0.124     6.601 f  U_SCCB/U_btn_detector/pulse_counter[0]_i_2/O
                         net (fo=12, routed)          0.717     7.319    U_SCCB/U_btn_detector/pulse_counter[0]_i_2_n_0
    SLICE_X5Y86          LUT6 (Prop_lut6_I1_O)        0.124     7.443 r  U_SCCB/U_btn_detector/start_reg_i_3/O
                         net (fo=1, routed)           0.423     7.865    U_SCCB/U_btn_detector/start_reg_i_3_n_0
    SLICE_X6Y85          LUT3 (Prop_lut3_I2_O)        0.124     7.989 r  U_SCCB/U_btn_detector/start_reg_i_1/O
                         net (fo=13, routed)          0.587     8.576    U_SCCB/U_btn_detector/start_reg_i_1_n_0
    SLICE_X4Y86          FDCE                                         r  U_SCCB/U_btn_detector/pulse_counter_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.502    14.843    U_SCCB/U_btn_detector/clk_IBUF_BUFG
    SLICE_X4Y86          FDCE                                         r  U_SCCB/U_btn_detector/pulse_counter_reg[8]/C
                         clock pessimism              0.258    15.101    
                         clock uncertainty           -0.035    15.066    
    SLICE_X4Y86          FDCE (Setup_fdce_C_CE)      -0.205    14.861    U_SCCB/U_btn_detector/pulse_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         14.861    
                         arrival time                          -8.576    
  -------------------------------------------------------------------
                         slack                                  6.284    

Slack (MET) :             6.284ns  (required time - arrival time)
  Source:                 U_SCCB/U_btn_detector/shift_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SCCB/U_btn_detector/pulse_counter_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.435ns  (logic 0.828ns (24.108%)  route 2.607ns (75.892%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.621     5.142    U_SCCB/U_btn_detector/clk_IBUF_BUFG
    SLICE_X1Y85          FDCE                                         r  U_SCCB/U_btn_detector/shift_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y85          FDCE (Prop_fdce_C_Q)         0.456     5.598 r  U_SCCB/U_btn_detector/shift_reg_reg[3]/Q
                         net (fo=15, routed)          0.879     6.477    U_SCCB/U_btn_detector/shift_reg[3]
    SLICE_X5Y85          LUT5 (Prop_lut5_I1_O)        0.124     6.601 f  U_SCCB/U_btn_detector/pulse_counter[0]_i_2/O
                         net (fo=12, routed)          0.717     7.319    U_SCCB/U_btn_detector/pulse_counter[0]_i_2_n_0
    SLICE_X5Y86          LUT6 (Prop_lut6_I1_O)        0.124     7.443 r  U_SCCB/U_btn_detector/start_reg_i_3/O
                         net (fo=1, routed)           0.423     7.865    U_SCCB/U_btn_detector/start_reg_i_3_n_0
    SLICE_X6Y85          LUT3 (Prop_lut3_I2_O)        0.124     7.989 r  U_SCCB/U_btn_detector/start_reg_i_1/O
                         net (fo=13, routed)          0.587     8.576    U_SCCB/U_btn_detector/start_reg_i_1_n_0
    SLICE_X4Y86          FDCE                                         r  U_SCCB/U_btn_detector/pulse_counter_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.502    14.843    U_SCCB/U_btn_detector/clk_IBUF_BUFG
    SLICE_X4Y86          FDCE                                         r  U_SCCB/U_btn_detector/pulse_counter_reg[9]/C
                         clock pessimism              0.258    15.101    
                         clock uncertainty           -0.035    15.066    
    SLICE_X4Y86          FDCE (Setup_fdce_C_CE)      -0.205    14.861    U_SCCB/U_btn_detector/pulse_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         14.861    
                         arrival time                          -8.576    
  -------------------------------------------------------------------
                         slack                                  6.284    

Slack (MET) :             6.290ns  (required time - arrival time)
  Source:                 U_SCCB/U_btn_detector/counter_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SCCB/U_btn_detector/counter_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.681ns  (logic 1.090ns (29.612%)  route 2.591ns (70.388%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.619     5.140    U_SCCB/U_btn_detector/clk_IBUF_BUFG
    SLICE_X0Y84          FDCE                                         r  U_SCCB/U_btn_detector/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDCE (Prop_fdce_C_Q)         0.419     5.559 r  U_SCCB/U_btn_detector/counter_reg[12]/Q
                         net (fo=2, routed)           0.875     6.434    U_SCCB/U_btn_detector/counter[12]
    SLICE_X0Y84          LUT4 (Prop_lut4_I0_O)        0.299     6.733 r  U_SCCB/U_btn_detector/counter[16]_i_5/O
                         net (fo=1, routed)           0.280     7.013    U_SCCB/U_btn_detector/counter[16]_i_5_n_0
    SLICE_X0Y84          LUT5 (Prop_lut5_I4_O)        0.124     7.137 r  U_SCCB/U_btn_detector/counter[16]_i_4/O
                         net (fo=1, routed)           0.579     7.715    U_SCCB/U_btn_detector/counter[16]_i_4_n_0
    SLICE_X0Y83          LUT6 (Prop_lut6_I5_O)        0.124     7.839 f  U_SCCB/U_btn_detector/counter[16]_i_2/O
                         net (fo=17, routed)          0.857     8.697    U_SCCB/U_btn_detector/tick
    SLICE_X0Y85          LUT2 (Prop_lut2_I0_O)        0.124     8.821 r  U_SCCB/U_btn_detector/counter[13]_i_1/O
                         net (fo=1, routed)           0.000     8.821    U_SCCB/U_btn_detector/counter_0[13]
    SLICE_X0Y85          FDCE                                         r  U_SCCB/U_btn_detector/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.504    14.845    U_SCCB/U_btn_detector/clk_IBUF_BUFG
    SLICE_X0Y85          FDCE                                         r  U_SCCB/U_btn_detector/counter_reg[13]/C
                         clock pessimism              0.272    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X0Y85          FDCE (Setup_fdce_C_D)        0.029    15.111    U_SCCB/U_btn_detector/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         15.111    
                         arrival time                          -8.821    
  -------------------------------------------------------------------
                         slack                                  6.290    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 U_SCCB/U_btn_detector/shift_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SCCB/U_btn_detector/pulse_counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.252ns (68.533%)  route 0.116ns (31.467%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.587     1.470    U_SCCB/U_btn_detector/clk_IBUF_BUFG
    SLICE_X5Y85          FDCE                                         r  U_SCCB/U_btn_detector/shift_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y85          FDCE (Prop_fdce_C_Q)         0.141     1.611 r  U_SCCB/U_btn_detector/shift_reg_reg[0]/Q
                         net (fo=15, routed)          0.116     1.727    U_SCCB/U_btn_detector/shift_reg[0]
    SLICE_X4Y85          LUT6 (Prop_lut6_I3_O)        0.045     1.772 r  U_SCCB/U_btn_detector/pulse_counter[4]_i_3/O
                         net (fo=1, routed)           0.000     1.772    U_SCCB/U_btn_detector/pulse_counter[4]_i_3_n_0
    SLICE_X4Y85          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.838 r  U_SCCB/U_btn_detector/pulse_counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.838    U_SCCB/U_btn_detector/pulse_counter_reg[4]_i_1_n_5
    SLICE_X4Y85          FDCE                                         r  U_SCCB/U_btn_detector/pulse_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.856     1.984    U_SCCB/U_btn_detector/clk_IBUF_BUFG
    SLICE_X4Y85          FDCE                                         r  U_SCCB/U_btn_detector/pulse_counter_reg[6]/C
                         clock pessimism             -0.501     1.483    
    SLICE_X4Y85          FDCE (Hold_fdce_C_D)         0.105     1.588    U_SCCB/U_btn_detector/pulse_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 U_VGA_ctrl/U_Pix_Clk_gen/p_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_VGA_ctrl/U_Pix_Clk_gen/p_counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.563     1.446    U_VGA_ctrl/U_Pix_Clk_gen/clk_IBUF_BUFG
    SLICE_X14Y57         FDCE                                         r  U_VGA_ctrl/U_Pix_Clk_gen/p_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y57         FDCE (Prop_fdce_C_Q)         0.164     1.610 f  U_VGA_ctrl/U_Pix_Clk_gen/p_counter_reg[0]/Q
                         net (fo=3, routed)           0.175     1.785    U_VGA_ctrl/U_Pix_Clk_gen/p_counter[0]
    SLICE_X14Y57         LUT1 (Prop_lut1_I0_O)        0.045     1.830 r  U_VGA_ctrl/U_Pix_Clk_gen/p_counter[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.830    U_VGA_ctrl/U_Pix_Clk_gen/p_counter[0]_i_1__0_n_0
    SLICE_X14Y57         FDCE                                         r  U_VGA_ctrl/U_Pix_Clk_gen/p_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.832     1.960    U_VGA_ctrl/U_Pix_Clk_gen/clk_IBUF_BUFG
    SLICE_X14Y57         FDCE                                         r  U_VGA_ctrl/U_Pix_Clk_gen/p_counter_reg[0]/C
                         clock pessimism             -0.514     1.446    
    SLICE_X14Y57         FDCE (Hold_fdce_C_D)         0.120     1.566    U_VGA_ctrl/U_Pix_Clk_gen/p_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 U_SCCB/U_tick_gen_/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SCCB/U_tick_gen_/count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.416%)  route 0.183ns (49.584%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.583     1.466    U_SCCB/U_tick_gen_/clk_IBUF_BUFG
    SLICE_X62Y77         FDCE                                         r  U_SCCB/U_tick_gen_/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y77         FDCE (Prop_fdce_C_Q)         0.141     1.607 r  U_SCCB/U_tick_gen_/count_reg[4]/Q
                         net (fo=4, routed)           0.183     1.790    U_SCCB/U_tick_gen_/count[4]
    SLICE_X62Y77         LUT6 (Prop_lut6_I1_O)        0.045     1.835 r  U_SCCB/U_tick_gen_/count[4]_i_1/O
                         net (fo=1, routed)           0.000     1.835    U_SCCB/U_tick_gen_/count_0[4]
    SLICE_X62Y77         FDCE                                         r  U_SCCB/U_tick_gen_/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.850     1.978    U_SCCB/U_tick_gen_/clk_IBUF_BUFG
    SLICE_X62Y77         FDCE                                         r  U_SCCB/U_tick_gen_/count_reg[4]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X62Y77         FDCE (Hold_fdce_C_D)         0.092     1.558    U_SCCB/U_tick_gen_/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 U_SCCB/U_tick_gen_/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SCCB/U_tick_gen_/count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.186ns (50.247%)  route 0.184ns (49.753%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.583     1.466    U_SCCB/U_tick_gen_/clk_IBUF_BUFG
    SLICE_X62Y78         FDCE                                         r  U_SCCB/U_tick_gen_/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y78         FDCE (Prop_fdce_C_Q)         0.141     1.607 r  U_SCCB/U_tick_gen_/count_reg[1]/Q
                         net (fo=8, routed)           0.184     1.791    U_SCCB/U_tick_gen_/count[1]
    SLICE_X62Y78         LUT3 (Prop_lut3_I1_O)        0.045     1.836 r  U_SCCB/U_tick_gen_/count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.836    U_SCCB/U_tick_gen_/count_0[1]
    SLICE_X62Y78         FDCE                                         r  U_SCCB/U_tick_gen_/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.851     1.979    U_SCCB/U_tick_gen_/clk_IBUF_BUFG
    SLICE_X62Y78         FDCE                                         r  U_SCCB/U_tick_gen_/count_reg[1]/C
                         clock pessimism             -0.513     1.466    
    SLICE_X62Y78         FDCE (Hold_fdce_C_D)         0.092     1.558    U_SCCB/U_tick_gen_/count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 U_SCCB/U_tick_gen_/count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SCCB/U_tick_gen_/count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.171%)  route 0.185ns (49.829%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.583     1.466    U_SCCB/U_tick_gen_/clk_IBUF_BUFG
    SLICE_X62Y77         FDCE                                         r  U_SCCB/U_tick_gen_/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y77         FDCE (Prop_fdce_C_Q)         0.141     1.607 r  U_SCCB/U_tick_gen_/count_reg[5]/Q
                         net (fo=3, routed)           0.185     1.792    U_SCCB/U_tick_gen_/count[5]
    SLICE_X62Y77         LUT6 (Prop_lut6_I1_O)        0.045     1.837 r  U_SCCB/U_tick_gen_/count[5]_i_1/O
                         net (fo=1, routed)           0.000     1.837    U_SCCB/U_tick_gen_/count_0[5]
    SLICE_X62Y77         FDCE                                         r  U_SCCB/U_tick_gen_/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.850     1.978    U_SCCB/U_tick_gen_/clk_IBUF_BUFG
    SLICE_X62Y77         FDCE                                         r  U_SCCB/U_tick_gen_/count_reg[5]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X62Y77         FDCE (Hold_fdce_C_D)         0.091     1.557    U_SCCB/U_tick_gen_/count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 U_SCCB/U_btn_detector/shift_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SCCB/U_btn_detector/pulse_counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.285ns (71.124%)  route 0.116ns (28.876%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.587     1.470    U_SCCB/U_btn_detector/clk_IBUF_BUFG
    SLICE_X5Y85          FDCE                                         r  U_SCCB/U_btn_detector/shift_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y85          FDCE (Prop_fdce_C_Q)         0.141     1.611 r  U_SCCB/U_btn_detector/shift_reg_reg[0]/Q
                         net (fo=15, routed)          0.116     1.727    U_SCCB/U_btn_detector/shift_reg[0]
    SLICE_X4Y85          LUT6 (Prop_lut6_I3_O)        0.045     1.772 r  U_SCCB/U_btn_detector/pulse_counter[4]_i_3/O
                         net (fo=1, routed)           0.000     1.772    U_SCCB/U_btn_detector/pulse_counter[4]_i_3_n_0
    SLICE_X4Y85          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.099     1.871 r  U_SCCB/U_btn_detector/pulse_counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.871    U_SCCB/U_btn_detector/pulse_counter_reg[4]_i_1_n_4
    SLICE_X4Y85          FDCE                                         r  U_SCCB/U_btn_detector/pulse_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.856     1.984    U_SCCB/U_btn_detector/clk_IBUF_BUFG
    SLICE_X4Y85          FDCE                                         r  U_SCCB/U_btn_detector/pulse_counter_reg[7]/C
                         clock pessimism             -0.501     1.483    
    SLICE_X4Y85          FDCE (Hold_fdce_C_D)         0.105     1.588    U_SCCB/U_btn_detector/pulse_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 U_SCCB/U_tick_gen_/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SCCB/U_tick_gen_/count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.186ns (48.581%)  route 0.197ns (51.419%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.583     1.466    U_SCCB/U_tick_gen_/clk_IBUF_BUFG
    SLICE_X62Y78         FDCE                                         r  U_SCCB/U_tick_gen_/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y78         FDCE (Prop_fdce_C_Q)         0.141     1.607 f  U_SCCB/U_tick_gen_/count_reg[0]/Q
                         net (fo=8, routed)           0.197     1.804    U_SCCB/U_tick_gen_/count[0]
    SLICE_X62Y78         LUT1 (Prop_lut1_I0_O)        0.045     1.849 r  U_SCCB/U_tick_gen_/count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.849    U_SCCB/U_tick_gen_/count_0[0]
    SLICE_X62Y78         FDCE                                         r  U_SCCB/U_tick_gen_/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.851     1.979    U_SCCB/U_tick_gen_/clk_IBUF_BUFG
    SLICE_X62Y78         FDCE                                         r  U_SCCB/U_tick_gen_/count_reg[0]/C
                         clock pessimism             -0.513     1.466    
    SLICE_X62Y78         FDCE (Hold_fdce_C_D)         0.091     1.557    U_SCCB/U_tick_gen_/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 U_VGA_ctrl/U_Pix_Clk_gen/p_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_VGA_ctrl/U_Pix_Clk_gen/pclk_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.208ns (48.473%)  route 0.221ns (51.527%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.563     1.446    U_VGA_ctrl/U_Pix_Clk_gen/clk_IBUF_BUFG
    SLICE_X14Y57         FDCE                                         r  U_VGA_ctrl/U_Pix_Clk_gen/p_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y57         FDCE (Prop_fdce_C_Q)         0.164     1.610 r  U_VGA_ctrl/U_Pix_Clk_gen/p_counter_reg[1]/Q
                         net (fo=2, routed)           0.221     1.831    U_VGA_ctrl/U_Pix_Clk_gen/p_counter[1]
    SLICE_X14Y57         LUT2 (Prop_lut2_I1_O)        0.044     1.875 r  U_VGA_ctrl/U_Pix_Clk_gen/pclk_i_1__0/O
                         net (fo=1, routed)           0.000     1.875    U_VGA_ctrl/U_Pix_Clk_gen/pclk_i_1__0_n_0
    SLICE_X14Y57         FDCE                                         r  U_VGA_ctrl/U_Pix_Clk_gen/pclk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.832     1.960    U_VGA_ctrl/U_Pix_Clk_gen/clk_IBUF_BUFG
    SLICE_X14Y57         FDCE                                         r  U_VGA_ctrl/U_Pix_Clk_gen/pclk_reg/C
                         clock pessimism             -0.514     1.446    
    SLICE_X14Y57         FDCE (Hold_fdce_C_D)         0.131     1.577    U_VGA_ctrl/U_Pix_Clk_gen/pclk_reg
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 U_SCCB/U_btn_detector/q_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SCCB/U_btn_detector/pulse_counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.251ns (58.887%)  route 0.175ns (41.113%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.587     1.470    U_SCCB/U_btn_detector/clk_IBUF_BUFG
    SLICE_X5Y85          FDCE                                         r  U_SCCB/U_btn_detector/q_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y85          FDCE (Prop_fdce_C_Q)         0.141     1.611 r  U_SCCB/U_btn_detector/q_reg_reg/Q
                         net (fo=13, routed)          0.175     1.786    U_SCCB/U_btn_detector/q_reg
    SLICE_X4Y84          LUT6 (Prop_lut6_I1_O)        0.045     1.831 r  U_SCCB/U_btn_detector/pulse_counter[0]_i_5/O
                         net (fo=1, routed)           0.000     1.831    U_SCCB/U_btn_detector/pulse_counter[0]_i_5_n_0
    SLICE_X4Y84          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.896 r  U_SCCB/U_btn_detector/pulse_counter_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.896    U_SCCB/U_btn_detector/pulse_counter_reg[0]_i_1_n_6
    SLICE_X4Y84          FDCE                                         r  U_SCCB/U_btn_detector/pulse_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.855     1.983    U_SCCB/U_btn_detector/clk_IBUF_BUFG
    SLICE_X4Y84          FDCE                                         r  U_SCCB/U_btn_detector/pulse_counter_reg[1]/C
                         clock pessimism             -0.499     1.484    
    SLICE_X4Y84          FDCE (Hold_fdce_C_D)         0.105     1.589    U_SCCB/U_btn_detector/pulse_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 U_VGA_ctrl/U_Pix_Clk_gen/p_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_VGA_ctrl/U_Pix_Clk_gen/p_counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.209ns (48.593%)  route 0.221ns (51.407%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.563     1.446    U_VGA_ctrl/U_Pix_Clk_gen/clk_IBUF_BUFG
    SLICE_X14Y57         FDCE                                         r  U_VGA_ctrl/U_Pix_Clk_gen/p_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y57         FDCE (Prop_fdce_C_Q)         0.164     1.610 r  U_VGA_ctrl/U_Pix_Clk_gen/p_counter_reg[1]/Q
                         net (fo=2, routed)           0.221     1.831    U_VGA_ctrl/U_Pix_Clk_gen/p_counter[1]
    SLICE_X14Y57         LUT2 (Prop_lut2_I1_O)        0.045     1.876 r  U_VGA_ctrl/U_Pix_Clk_gen/p_counter[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.876    U_VGA_ctrl/U_Pix_Clk_gen/p_counter[1]_i_1__0_n_0
    SLICE_X14Y57         FDCE                                         r  U_VGA_ctrl/U_Pix_Clk_gen/p_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.832     1.960    U_VGA_ctrl/U_Pix_Clk_gen/clk_IBUF_BUFG
    SLICE_X14Y57         FDCE                                         r  U_VGA_ctrl/U_Pix_Clk_gen/p_counter_reg[1]/C
                         clock pessimism             -0.514     1.446    
    SLICE_X14Y57         FDCE (Hold_fdce_C_D)         0.121     1.567    U_VGA_ctrl/U_Pix_Clk_gen/p_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.309    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y8   U_frame_buffer/mem_reg_0_12/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y0   U_frame_buffer/mem_reg_0_4/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y1   U_frame_buffer/mem_reg_1_3/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y5   U_frame_buffer/mem_reg_1_8/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y6   U_frame_buffer/mem_reg_0_13/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y3   U_frame_buffer/mem_reg_0_7/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y9   U_frame_buffer/mem_reg_1_12/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y5   U_frame_buffer/mem_reg_1_15/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y8   U_frame_buffer/mem_reg_0_14/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y4   U_frame_buffer/mem_reg_0_8/CLKBWRCLK
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y85   U_SCCB/U_btn_detector/counter_reg[13]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y85   U_SCCB/U_btn_detector/counter_reg[14]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y85   U_SCCB/U_btn_detector/counter_reg[15]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y85   U_SCCB/U_btn_detector/counter_reg[16]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y85   U_SCCB/U_btn_detector/shift_reg_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X50Y15  U_frame_buffer/U_frame_buffer/mem_reg_0_1_cooolgate_en_gate_49_cooolDelFlop/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y123  U_OV7670_clk_gen/p_counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y123  U_OV7670_clk_gen/p_counter_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y123  U_OV7670_clk_gen/pclk_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y82   U_SCCB/U_btn_detector/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X54Y20  U_frame_buffer/mem_reg_mux_sel__14/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X54Y20  U_frame_buffer/mem_reg_mux_sel__46/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X4Y84   U_SCCB/U_btn_detector/pulse_counter_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X4Y84   U_SCCB/U_btn_detector/pulse_counter_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X4Y84   U_SCCB/U_btn_detector/pulse_counter_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X4Y84   U_SCCB/U_btn_detector/pulse_counter_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X14Y57  U_VGA_ctrl/U_Pix_Clk_gen/p_counter_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X14Y57  U_VGA_ctrl/U_Pix_Clk_gen/p_counter_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X14Y57  U_VGA_ctrl/U_Pix_Clk_gen/pclk_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y123  U_OV7670_clk_gen/p_counter_reg[0]/C



