[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/ImplicitGenBlock/slpp_all/surelog.log".
AST_DEBUG_BEGIN
Count: 260
LIB: work
FILE: ${SURELOG_DIR}/tests/ImplicitGenBlock/dut.sv
n<> u<259> t<Top_level_rule> c<1> l<30:1> el<76:1>
  n<> u<1> t<Null_rule> p<259> s<258> l<30:1> el<30:1>
  n<> u<258> t<Source_text> p<259> c<257> l<30:1> el<74:10>
    n<> u<257> t<Description> p<258> c<256> l<30:1> el<74:10>
      n<> u<256> t<Module_declaration> p<257> c<5> l<30:1> el<74:10>
        n<> u<5> t<Module_ansi_header> p<256> c<2> s<136> l<30:1> el<30:12>
          n<module> u<2> t<Module_keyword> p<5> s<3> l<30:1> el<30:7>
          n<top> u<3> t<STRING_CONST> p<5> s<4> l<30:8> el<30:11>
          n<> u<4> t<Package_import_declaration_list> p<5> l<30:11> el<30:11>
        n<> u<136> t<Non_port_module_item> p<256> c<135> s<152> l<31:9> el<64:20>
          n<> u<135> t<Generate_region> p<136> c<81> l<31:9> el<64:20>
            n<> u<81> t<Generate_item> p<135> c<80> s<133> l<33:17> el<50:20>
              n<> u<80> t<Module_or_generate_item> p<81> c<79> l<33:17> el<50:20>
                n<> u<79> t<Module_common_item> p<80> c<78> l<33:17> el<50:20>
                  n<> u<78> t<Conditional_generate_construct> p<79> c<77> l<33:17> el<50:20>
                    n<> u<77> t<If_generate_construct> p<78> c<76> l<33:17> el<50:20>
                      n<> u<76> t<IF> p<77> s<9> l<33:17> el<33:19>
                      n<> u<9> t<Constant_expression> p<77> c<8> s<75> l<33:21> el<33:22>
                        n<> u<8> t<Constant_primary> p<9> c<7> l<33:21> el<33:22>
                          n<> u<7> t<Primary_literal> p<8> c<6> l<33:21> el<33:22>
                            n<1> u<6> t<INT_CONST> p<7> l<33:21> el<33:22>
                      n<> u<75> t<Generate_item> p<77> c<74> l<33:24> el<50:20>
                        n<> u<74> t<Generate_begin_end_block> p<75> c<20> l<33:24> el<50:20>
                          n<> u<20> t<Generate_item> p<74> c<19> s<61> l<35:25> el<35:32>
                            n<> u<19> t<Module_or_generate_item> p<20> c<18> l<35:25> el<35:32>
                              n<> u<18> t<Module_common_item> p<19> c<17> l<35:25> el<35:32>
                                n<> u<17> t<Module_or_generate_item_declaration> p<18> c<16> l<35:25> el<35:32>
                                  n<> u<16> t<Package_or_generate_item_declaration> p<17> c<15> l<35:25> el<35:32>
                                    n<> u<15> t<Net_declaration> p<16> c<10> l<35:25> el<35:32>
                                      n<> u<10> t<NetType_Wire> p<15> s<11> l<35:25> el<35:29>
                                      n<> u<11> t<Data_type_or_implicit> p<15> s<14> l<35:30> el<35:30>
                                      n<> u<14> t<Net_decl_assignment_list> p<15> c<13> l<35:30> el<35:31>
                                        n<> u<13> t<Net_decl_assignment> p<14> c<12> l<35:30> el<35:31>
                                          n<t> u<12> t<STRING_CONST> p<13> l<35:30> el<35:31>
                          n<> u<61> t<Generate_item> p<74> c<60> s<72> l<37:25> el<45:28>
                            n<> u<60> t<Generate_begin_end_block> p<61> c<21> l<37:25> el<45:28>
                              n<foo> u<21> t<STRING_CONST> p<60> s<32> l<37:33> el<37:36>
                              n<> u<32> t<Generate_item> p<60> c<31> s<43> l<38:33> el<38:41>
                                n<> u<31> t<Module_or_generate_item> p<32> c<30> l<38:33> el<38:41>
                                  n<> u<30> t<Module_common_item> p<31> c<29> l<38:33> el<38:41>
                                    n<> u<29> t<Module_or_generate_item_declaration> p<30> c<28> l<38:33> el<38:41>
                                      n<> u<28> t<Package_or_generate_item_declaration> p<29> c<27> l<38:33> el<38:41>
                                        n<> u<27> t<Net_declaration> p<28> c<22> l<38:33> el<38:41>
                                          n<> u<22> t<NetType_Wire> p<27> s<23> l<38:33> el<38:37>
                                          n<> u<23> t<Data_type_or_implicit> p<27> s<26> l<38:38> el<38:38>
                                          n<> u<26> t<Net_decl_assignment_list> p<27> c<25> l<38:38> el<38:40>
                                            n<> u<25> t<Net_decl_assignment> p<26> c<24> l<38:38> el<38:40>
                                              n<x1> u<24> t<STRING_CONST> p<25> l<38:38> el<38:40>
                              n<> u<43> t<Generate_item> p<60> c<42> s<58> l<39:33> el<39:41>
                                n<> u<42> t<Module_or_generate_item> p<43> c<41> l<39:33> el<39:41>
                                  n<> u<41> t<Module_common_item> p<42> c<40> l<39:33> el<39:41>
                                    n<> u<40> t<Module_or_generate_item_declaration> p<41> c<39> l<39:33> el<39:41>
                                      n<> u<39> t<Package_or_generate_item_declaration> p<40> c<38> l<39:33> el<39:41>
                                        n<> u<38> t<Net_declaration> p<39> c<33> l<39:33> el<39:41>
                                          n<> u<33> t<NetType_Wire> p<38> s<34> l<39:33> el<39:37>
                                          n<> u<34> t<Data_type_or_implicit> p<38> s<37> l<39:38> el<39:38>
                                          n<> u<37> t<Net_decl_assignment_list> p<38> c<36> l<39:38> el<39:40>
                                            n<> u<36> t<Net_decl_assignment> p<37> c<35> l<39:38> el<39:40>
                                              n<y1> u<35> t<STRING_CONST> p<36> l<39:38> el<39:40>
                              n<> u<58> t<Generate_item> p<60> c<57> s<59> l<41:33> el<43:36>
                                n<> u<57> t<Generate_begin_end_block> p<58> c<44> l<41:33> el<43:36>
                                  n<bar1> u<44> t<STRING_CONST> p<57> s<55> l<41:41> el<41:45>
                                  n<> u<55> t<Generate_item> p<57> c<54> s<56> l<42:35> el<42:43>
                                    n<> u<54> t<Module_or_generate_item> p<55> c<53> l<42:35> el<42:43>
                                      n<> u<53> t<Module_common_item> p<54> c<52> l<42:35> el<42:43>
                                        n<> u<52> t<Module_or_generate_item_declaration> p<53> c<51> l<42:35> el<42:43>
                                          n<> u<51> t<Package_or_generate_item_declaration> p<52> c<50> l<42:35> el<42:43>
                                            n<> u<50> t<Net_declaration> p<51> c<45> l<42:35> el<42:43>
                                              n<> u<45> t<NetType_Wire> p<50> s<46> l<42:35> el<42:39>
                                              n<> u<46> t<Data_type_or_implicit> p<50> s<49> l<42:40> el<42:40>
                                              n<> u<49> t<Net_decl_assignment_list> p<50> c<48> l<42:40> el<42:42>
                                                n<> u<48> t<Net_decl_assignment> p<49> c<47> l<42:40> el<42:42>
                                                  n<z1> u<47> t<STRING_CONST> p<48> l<42:40> el<42:42>
                                  n<> u<56> t<END> p<57> l<43:33> el<43:36>
                              n<> u<59> t<END> p<60> l<45:25> el<45:28>
                          n<> u<72> t<Generate_item> p<74> c<71> s<73> l<47:25> el<47:32>
                            n<> u<71> t<Module_or_generate_item> p<72> c<70> l<47:25> el<47:32>
                              n<> u<70> t<Module_common_item> p<71> c<69> l<47:25> el<47:32>
                                n<> u<69> t<Module_or_generate_item_declaration> p<70> c<68> l<47:25> el<47:32>
                                  n<> u<68> t<Package_or_generate_item_declaration> p<69> c<67> l<47:25> el<47:32>
                                    n<> u<67> t<Net_declaration> p<68> c<62> l<47:25> el<47:32>
                                      n<> u<62> t<NetType_Wire> p<67> s<63> l<47:25> el<47:29>
                                      n<> u<63> t<Data_type_or_implicit> p<67> s<66> l<47:30> el<47:30>
                                      n<> u<66> t<Net_decl_assignment_list> p<67> c<65> l<47:30> el<47:31>
                                        n<> u<65> t<Net_decl_assignment> p<66> c<64> l<47:30> el<47:31>
                                          n<u> u<64> t<STRING_CONST> p<65> l<47:30> el<47:31>
                          n<> u<73> t<END> p<74> l<50:17> el<50:20>
            n<> u<133> t<Generate_item> p<135> c<132> s<134> l<53:17> el<62:20>
              n<> u<132> t<Generate_begin_end_block> p<133> c<82> l<53:17> el<62:20>
                n<bar2> u<82> t<STRING_CONST> p<132> s<93> l<53:25> el<53:29>
                n<> u<93> t<Generate_item> p<132> c<92> s<104> l<54:25> el<54:33>
                  n<> u<92> t<Module_or_generate_item> p<93> c<91> l<54:25> el<54:33>
                    n<> u<91> t<Module_common_item> p<92> c<90> l<54:25> el<54:33>
                      n<> u<90> t<Module_or_generate_item_declaration> p<91> c<89> l<54:25> el<54:33>
                        n<> u<89> t<Package_or_generate_item_declaration> p<90> c<88> l<54:25> el<54:33>
                          n<> u<88> t<Net_declaration> p<89> c<83> l<54:25> el<54:33>
                            n<> u<83> t<NetType_Wire> p<88> s<84> l<54:25> el<54:29>
                            n<> u<84> t<Data_type_or_implicit> p<88> s<87> l<54:30> el<54:30>
                            n<> u<87> t<Net_decl_assignment_list> p<88> c<86> l<54:30> el<54:32>
                              n<> u<86> t<Net_decl_assignment> p<87> c<85> l<54:30> el<54:32>
                                n<x2> u<85> t<STRING_CONST> p<86> l<54:30> el<54:32>
                n<> u<104> t<Generate_item> p<132> c<103> s<130> l<56:25> el<56:33>
                  n<> u<103> t<Module_or_generate_item> p<104> c<102> l<56:25> el<56:33>
                    n<> u<102> t<Module_common_item> p<103> c<101> l<56:25> el<56:33>
                      n<> u<101> t<Module_or_generate_item_declaration> p<102> c<100> l<56:25> el<56:33>
                        n<> u<100> t<Package_or_generate_item_declaration> p<101> c<99> l<56:25> el<56:33>
                          n<> u<99> t<Net_declaration> p<100> c<94> l<56:25> el<56:33>
                            n<> u<94> t<NetType_Wire> p<99> s<95> l<56:25> el<56:29>
                            n<> u<95> t<Data_type_or_implicit> p<99> s<98> l<56:30> el<56:30>
                            n<> u<98> t<Net_decl_assignment_list> p<99> c<97> l<56:30> el<56:32>
                              n<> u<97> t<Net_decl_assignment> p<98> c<96> l<56:30> el<56:32>
                                n<y2> u<96> t<STRING_CONST> p<97> l<56:30> el<56:32>
                n<> u<130> t<Generate_item> p<132> c<129> s<131> l<57:25> el<60:28>
                  n<> u<129> t<Generate_begin_end_block> p<130> c<105> l<57:25> el<60:28>
                    n<baz> u<105> t<STRING_CONST> p<129> s<116> l<57:33> el<57:36>
                    n<> u<116> t<Generate_item> p<129> c<115> s<127> l<58:33> el<58:41>
                      n<> u<115> t<Module_or_generate_item> p<116> c<114> l<58:33> el<58:41>
                        n<> u<114> t<Module_common_item> p<115> c<113> l<58:33> el<58:41>
                          n<> u<113> t<Module_or_generate_item_declaration> p<114> c<112> l<58:33> el<58:41>
                            n<> u<112> t<Package_or_generate_item_declaration> p<113> c<111> l<58:33> el<58:41>
                              n<> u<111> t<Net_declaration> p<112> c<106> l<58:33> el<58:41>
                                n<> u<106> t<NetType_Wire> p<111> s<107> l<58:33> el<58:37>
                                n<> u<107> t<Data_type_or_implicit> p<111> s<110> l<58:38> el<58:38>
                                n<> u<110> t<Net_decl_assignment_list> p<111> c<109> l<58:38> el<58:40>
                                  n<> u<109> t<Net_decl_assignment> p<110> c<108> l<58:38> el<58:40>
                                    n<x3> u<108> t<STRING_CONST> p<109> l<58:38> el<58:40>
                    n<> u<127> t<Generate_item> p<129> c<126> s<128> l<59:32> el<59:40>
                      n<> u<126> t<Module_or_generate_item> p<127> c<125> l<59:32> el<59:40>
                        n<> u<125> t<Module_common_item> p<126> c<124> l<59:32> el<59:40>
                          n<> u<124> t<Module_or_generate_item_declaration> p<125> c<123> l<59:32> el<59:40>
                            n<> u<123> t<Package_or_generate_item_declaration> p<124> c<122> l<59:32> el<59:40>
                              n<> u<122> t<Net_declaration> p<123> c<117> l<59:32> el<59:40>
                                n<> u<117> t<NetType_Wire> p<122> s<118> l<59:32> el<59:36>
                                n<> u<118> t<Data_type_or_implicit> p<122> s<121> l<59:37> el<59:37>
                                n<> u<121> t<Net_decl_assignment_list> p<122> c<120> l<59:37> el<59:39>
                                  n<> u<120> t<Net_decl_assignment> p<121> c<119> l<59:37> el<59:39>
                                    n<z3> u<119> t<STRING_CONST> p<120> l<59:37> el<59:39>
                    n<> u<128> t<END> p<129> l<60:25> el<60:28>
                n<> u<131> t<END> p<132> l<62:17> el<62:20>
            n<> u<134> t<ENDGENERATE> p<135> l<64:9> el<64:20>
        n<> u<152> t<Non_port_module_item> p<256> c<151> s<170> l<66:9> el<66:30>
          n<> u<151> t<Module_or_generate_item> p<152> c<150> l<66:9> el<66:30>
            n<> u<150> t<Module_common_item> p<151> c<149> l<66:9> el<66:30>
              n<> u<149> t<Continuous_assign> p<150> c<148> l<66:9> el<66:30>
                n<> u<148> t<Net_assignment_list> p<149> c<147> l<66:16> el<66:29>
                  n<> u<147> t<Net_assignment> p<148> c<142> l<66:16> el<66:29>
                    n<> u<142> t<Net_lvalue> p<147> c<138> s<146> l<66:16> el<66:25>
                      n<> u<138> t<Ps_or_hierarchical_identifier> p<142> c<137> s<141> l<66:16> el<66:23>
                        n<genblk1> u<137> t<STRING_CONST> p<138> l<66:16> el<66:23>
                      n<> u<141> t<Constant_select> p<142> c<139> l<66:23> el<66:25>
                        n<t> u<139> t<STRING_CONST> p<141> s<140> l<66:24> el<66:25>
                        n<> u<140> t<Constant_bit_select> p<141> l<66:26> el<66:26>
                    n<> u<146> t<Expression> p<147> c<145> l<66:28> el<66:29>
                      n<> u<145> t<Primary> p<146> c<144> l<66:28> el<66:29>
                        n<> u<144> t<Primary_literal> p<145> c<143> l<66:28> el<66:29>
                          n<1> u<143> t<INT_CONST> p<144> l<66:28> el<66:29>
        n<> u<170> t<Non_port_module_item> p<256> c<169> s<186> l<67:9> el<67:35>
          n<> u<169> t<Module_or_generate_item> p<170> c<168> l<67:9> el<67:35>
            n<> u<168> t<Module_common_item> p<169> c<167> l<67:9> el<67:35>
              n<> u<167> t<Continuous_assign> p<168> c<166> l<67:9> el<67:35>
                n<> u<166> t<Net_assignment_list> p<167> c<165> l<67:16> el<67:34>
                  n<> u<165> t<Net_assignment> p<166> c<160> l<67:16> el<67:34>
                    n<> u<160> t<Net_lvalue> p<165> c<154> s<164> l<67:16> el<67:30>
                      n<> u<154> t<Ps_or_hierarchical_identifier> p<160> c<153> s<159> l<67:16> el<67:23>
                        n<genblk1> u<153> t<STRING_CONST> p<154> l<67:16> el<67:23>
                      n<> u<159> t<Constant_select> p<160> c<155> l<67:23> el<67:30>
                        n<foo> u<155> t<STRING_CONST> p<159> s<156> l<67:24> el<67:27>
                        n<> u<156> t<Constant_bit_select> p<159> s<157> l<67:27> el<67:27>
                        n<x1> u<157> t<STRING_CONST> p<159> s<158> l<67:28> el<67:30>
                        n<> u<158> t<Constant_bit_select> p<159> l<67:31> el<67:31>
                    n<> u<164> t<Expression> p<165> c<163> l<67:33> el<67:34>
                      n<> u<163> t<Primary> p<164> c<162> l<67:33> el<67:34>
                        n<> u<162> t<Primary_literal> p<163> c<161> l<67:33> el<67:34>
                          n<1> u<161> t<INT_CONST> p<162> l<67:33> el<67:34>
        n<> u<186> t<Non_port_module_item> p<256> c<185> s<202> l<68:9> el<68:30>
          n<> u<185> t<Module_or_generate_item> p<186> c<184> l<68:9> el<68:30>
            n<> u<184> t<Module_common_item> p<185> c<183> l<68:9> el<68:30>
              n<> u<183> t<Continuous_assign> p<184> c<182> l<68:9> el<68:30>
                n<> u<182> t<Net_assignment_list> p<183> c<181> l<68:16> el<68:29>
                  n<> u<181> t<Net_assignment> p<182> c<176> l<68:16> el<68:29>
                    n<> u<176> t<Net_lvalue> p<181> c<172> s<180> l<68:16> el<68:25>
                      n<> u<172> t<Ps_or_hierarchical_identifier> p<176> c<171> s<175> l<68:16> el<68:23>
                        n<genblk1> u<171> t<STRING_CONST> p<172> l<68:16> el<68:23>
                      n<> u<175> t<Constant_select> p<176> c<173> l<68:23> el<68:25>
                        n<u> u<173> t<STRING_CONST> p<175> s<174> l<68:24> el<68:25>
                        n<> u<174> t<Constant_bit_select> p<175> l<68:26> el<68:26>
                    n<> u<180> t<Expression> p<181> c<179> l<68:28> el<68:29>
                      n<> u<179> t<Primary> p<180> c<178> l<68:28> el<68:29>
                        n<> u<178> t<Primary_literal> p<179> c<177> l<68:28> el<68:29>
                          n<1> u<177> t<INT_CONST> p<178> l<68:28> el<68:29>
        n<> u<202> t<Non_port_module_item> p<256> c<201> s<218> l<69:9> el<69:28>
          n<> u<201> t<Module_or_generate_item> p<202> c<200> l<69:9> el<69:28>
            n<> u<200> t<Module_common_item> p<201> c<199> l<69:9> el<69:28>
              n<> u<199> t<Continuous_assign> p<200> c<198> l<69:9> el<69:28>
                n<> u<198> t<Net_assignment_list> p<199> c<197> l<69:16> el<69:27>
                  n<> u<197> t<Net_assignment> p<198> c<192> l<69:16> el<69:27>
                    n<> u<192> t<Net_lvalue> p<197> c<188> s<196> l<69:16> el<69:23>
                      n<> u<188> t<Ps_or_hierarchical_identifier> p<192> c<187> s<191> l<69:16> el<69:20>
                        n<bar2> u<187> t<STRING_CONST> p<188> l<69:16> el<69:20>
                      n<> u<191> t<Constant_select> p<192> c<189> l<69:20> el<69:23>
                        n<x2> u<189> t<STRING_CONST> p<191> s<190> l<69:21> el<69:23>
                        n<> u<190> t<Constant_bit_select> p<191> l<69:24> el<69:24>
                    n<> u<196> t<Expression> p<197> c<195> l<69:26> el<69:27>
                      n<> u<195> t<Primary> p<196> c<194> l<69:26> el<69:27>
                        n<> u<194> t<Primary_literal> p<195> c<193> l<69:26> el<69:27>
                          n<1> u<193> t<INT_CONST> p<194> l<69:26> el<69:27>
        n<> u<218> t<Non_port_module_item> p<256> c<217> s<236> l<70:9> el<70:28>
          n<> u<217> t<Module_or_generate_item> p<218> c<216> l<70:9> el<70:28>
            n<> u<216> t<Module_common_item> p<217> c<215> l<70:9> el<70:28>
              n<> u<215> t<Continuous_assign> p<216> c<214> l<70:9> el<70:28>
                n<> u<214> t<Net_assignment_list> p<215> c<213> l<70:16> el<70:27>
                  n<> u<213> t<Net_assignment> p<214> c<208> l<70:16> el<70:27>
                    n<> u<208> t<Net_lvalue> p<213> c<204> s<212> l<70:16> el<70:23>
                      n<> u<204> t<Ps_or_hierarchical_identifier> p<208> c<203> s<207> l<70:16> el<70:20>
                        n<bar2> u<203> t<STRING_CONST> p<204> l<70:16> el<70:20>
                      n<> u<207> t<Constant_select> p<208> c<205> l<70:20> el<70:23>
                        n<y2> u<205> t<STRING_CONST> p<207> s<206> l<70:21> el<70:23>
                        n<> u<206> t<Constant_bit_select> p<207> l<70:24> el<70:24>
                    n<> u<212> t<Expression> p<213> c<211> l<70:26> el<70:27>
                      n<> u<211> t<Primary> p<212> c<210> l<70:26> el<70:27>
                        n<> u<210> t<Primary_literal> p<211> c<209> l<70:26> el<70:27>
                          n<1> u<209> t<INT_CONST> p<210> l<70:26> el<70:27>
        n<> u<236> t<Non_port_module_item> p<256> c<235> s<254> l<71:9> el<71:32>
          n<> u<235> t<Module_or_generate_item> p<236> c<234> l<71:9> el<71:32>
            n<> u<234> t<Module_common_item> p<235> c<233> l<71:9> el<71:32>
              n<> u<233> t<Continuous_assign> p<234> c<232> l<71:9> el<71:32>
                n<> u<232> t<Net_assignment_list> p<233> c<231> l<71:16> el<71:31>
                  n<> u<231> t<Net_assignment> p<232> c<226> l<71:16> el<71:31>
                    n<> u<226> t<Net_lvalue> p<231> c<220> s<230> l<71:16> el<71:27>
                      n<> u<220> t<Ps_or_hierarchical_identifier> p<226> c<219> s<225> l<71:16> el<71:20>
                        n<bar2> u<219> t<STRING_CONST> p<220> l<71:16> el<71:20>
                      n<> u<225> t<Constant_select> p<226> c<221> l<71:20> el<71:27>
                        n<baz> u<221> t<STRING_CONST> p<225> s<222> l<71:21> el<71:24>
                        n<> u<222> t<Constant_bit_select> p<225> s<223> l<71:24> el<71:24>
                        n<x3> u<223> t<STRING_CONST> p<225> s<224> l<71:25> el<71:27>
                        n<> u<224> t<Constant_bit_select> p<225> l<71:28> el<71:28>
                    n<> u<230> t<Expression> p<231> c<229> l<71:30> el<71:31>
                      n<> u<229> t<Primary> p<230> c<228> l<71:30> el<71:31>
                        n<> u<228> t<Primary_literal> p<229> c<227> l<71:30> el<71:31>
                          n<1> u<227> t<INT_CONST> p<228> l<71:30> el<71:31>
        n<> u<254> t<Non_port_module_item> p<256> c<253> s<255> l<72:9> el<72:32>
          n<> u<253> t<Module_or_generate_item> p<254> c<252> l<72:9> el<72:32>
            n<> u<252> t<Module_common_item> p<253> c<251> l<72:9> el<72:32>
              n<> u<251> t<Continuous_assign> p<252> c<250> l<72:9> el<72:32>
                n<> u<250> t<Net_assignment_list> p<251> c<249> l<72:16> el<72:31>
                  n<> u<249> t<Net_assignment> p<250> c<244> l<72:16> el<72:31>
                    n<> u<244> t<Net_lvalue> p<249> c<238> s<248> l<72:16> el<72:27>
                      n<> u<238> t<Ps_or_hierarchical_identifier> p<244> c<237> s<243> l<72:16> el<72:20>
                        n<bar2> u<237> t<STRING_CONST> p<238> l<72:16> el<72:20>
                      n<> u<243> t<Constant_select> p<244> c<239> l<72:20> el<72:27>
                        n<baz> u<239> t<STRING_CONST> p<243> s<240> l<72:21> el<72:24>
                        n<> u<240> t<Constant_bit_select> p<243> s<241> l<72:24> el<72:24>
                        n<z3> u<241> t<STRING_CONST> p<243> s<242> l<72:25> el<72:27>
                        n<> u<242> t<Constant_bit_select> p<243> l<72:28> el<72:28>
                    n<> u<248> t<Expression> p<249> c<247> l<72:30> el<72:31>
                      n<> u<247> t<Primary> p<248> c<246> l<72:30> el<72:31>
                        n<> u<246> t<Primary_literal> p<247> c<245> l<72:30> el<72:31>
                          n<1> u<245> t<INT_CONST> p<246> l<72:30> el<72:31>
        n<> u<255> t<ENDMODULE> p<256> l<74:1> el<74:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/ImplicitGenBlock/dut.sv:30:1: No timescale set for "top".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/ImplicitGenBlock/dut.sv:30:1: Compile module "work@top".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
Begin                                                  2
Constant                                               8
ContAssign                                             7
Design                                                 1
GenIf                                                  1
GenRegion                                              1
HierPath                                               7
Identifier                                             1
LogicNet                                               5
LogicTypespec                                          5
Module                                                 1
ModuleTypespec                                         1
RefObj                                                17
RefTypespec                                            5
SourceFile                                             1
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/ImplicitGenBlock/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiSourceFiles:
\_SourceFile: , file:${SURELOG_DIR}/tests/ImplicitGenBlock/dut.sv
  |vpiParent:
  \_Design: (unnamed)
|vpiAllModules:
\_Module: work@top (work@top), file:${SURELOG_DIR}/tests/ImplicitGenBlock/dut.sv, line:30:1, endln:74:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@top)
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/ImplicitGenBlock/dut.sv, line:30:1, endln:74:10
    |vpiName:work@top
  |vpiInternalScope:
  \_GenRegion: (work@top), line:31:9, endln:64:20
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/ImplicitGenBlock/dut.sv, line:30:1, endln:74:10
    |vpiFullName:work@top
    |vpiInternalScope:
    \_Begin: (work@top), line:33:17, endln:50:20
      |vpiParent:
      \_GenRegion: (work@top), line:31:9, endln:64:20
      |vpiFullName:work@top
      |vpiInternalScope:
      \_Begin: (work@top), line:33:24, endln:50:20
        |vpiParent:
        \_Begin: (work@top), line:33:17, endln:50:20
        |vpiFullName:work@top
        |vpiTypedef:
        \_LogicTypespec: 
          |vpiParent:
          \_Begin: (work@top), line:33:24, endln:50:20
        |vpiImportTypespec:
        \_LogicTypespec: 
      |vpiStmt:
      \_GenIf: , line:33:17, endln:50:20
        |vpiParent:
        \_Begin: (work@top), line:33:17, endln:50:20
        |vpiCondition:
        \_Constant: , line:33:21, endln:33:22
          |vpiParent:
          \_GenIf: , line:33:17, endln:50:20
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiStmt:
        \_Begin: (work@top), line:33:24, endln:50:20
    |vpiStmt:
    \_Begin: (work@top), line:33:17, endln:50:20
  |vpiImportTypespec:
  \_LogicNet: (work@top.t), line:35:30, endln:35:31
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/ImplicitGenBlock/dut.sv, line:30:1, endln:74:10
    |vpiTypespec:
    \_RefTypespec: (work@top.t), line:35:25, endln:35:29
      |vpiParent:
      \_LogicNet: (work@top.t), line:35:30, endln:35:31
      |vpiFullName:work@top.t
      |vpiActual:
      \_LogicTypespec: 
    |vpiName:t
    |vpiFullName:work@top.t
    |vpiNetType:1
  |vpiImportTypespec:
  \_LogicNet: (work@top.x1), line:38:38, endln:38:40
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/ImplicitGenBlock/dut.sv, line:30:1, endln:74:10
    |vpiTypespec:
    \_RefTypespec: (work@top.x1), line:38:33, endln:38:37
      |vpiParent:
      \_LogicNet: (work@top.x1), line:38:38, endln:38:40
      |vpiFullName:work@top.x1
      |vpiActual:
      \_LogicTypespec: 
    |vpiName:x1
    |vpiFullName:work@top.x1
    |vpiNetType:1
  |vpiImportTypespec:
  \_LogicNet: (work@top.y1), line:39:38, endln:39:40
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/ImplicitGenBlock/dut.sv, line:30:1, endln:74:10
    |vpiTypespec:
    \_RefTypespec: (work@top.y1), line:39:33, endln:39:37
      |vpiParent:
      \_LogicNet: (work@top.y1), line:39:38, endln:39:40
      |vpiFullName:work@top.y1
      |vpiActual:
      \_LogicTypespec: 
    |vpiName:y1
    |vpiFullName:work@top.y1
    |vpiNetType:1
  |vpiImportTypespec:
  \_LogicNet: (work@top.z1), line:42:40, endln:42:42
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/ImplicitGenBlock/dut.sv, line:30:1, endln:74:10
    |vpiTypespec:
    \_RefTypespec: (work@top.z1), line:42:35, endln:42:39
      |vpiParent:
      \_LogicNet: (work@top.z1), line:42:40, endln:42:42
      |vpiFullName:work@top.z1
      |vpiActual:
      \_LogicTypespec: 
    |vpiName:z1
    |vpiFullName:work@top.z1
    |vpiNetType:1
  |vpiImportTypespec:
  \_LogicNet: (work@top.u), line:47:30, endln:47:31
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/ImplicitGenBlock/dut.sv, line:30:1, endln:74:10
    |vpiTypespec:
    \_RefTypespec: (work@top.u), line:47:25, endln:47:29
      |vpiParent:
      \_LogicNet: (work@top.u), line:47:30, endln:47:31
      |vpiFullName:work@top.u
      |vpiActual:
      \_LogicTypespec: 
    |vpiName:u
    |vpiFullName:work@top.u
    |vpiNetType:1
  |vpiImportTypespec:
  \_LogicNet: (work@top.genblk1), line:66:23, endln:66:25
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/ImplicitGenBlock/dut.sv, line:30:1, endln:74:10
    |vpiName:genblk1
    |vpiFullName:work@top.genblk1
    |vpiNetType:1
  |vpiImportTypespec:
  \_LogicNet: (work@top.foo), line:67:24, endln:67:27
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/ImplicitGenBlock/dut.sv, line:30:1, endln:74:10
    |vpiName:foo
    |vpiFullName:work@top.foo
    |vpiNetType:1
  |vpiImportTypespec:
  \_LogicNet: (work@top.bar2), line:69:20, endln:69:23
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/ImplicitGenBlock/dut.sv, line:30:1, endln:74:10
    |vpiName:bar2
    |vpiFullName:work@top.bar2
    |vpiNetType:1
  |vpiImportTypespec:
  \_LogicNet: (work@top.x2), line:69:21, endln:69:23
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/ImplicitGenBlock/dut.sv, line:30:1, endln:74:10
    |vpiName:x2
    |vpiFullName:work@top.x2
    |vpiNetType:1
  |vpiImportTypespec:
  \_LogicNet: (work@top.y2), line:70:21, endln:70:23
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/ImplicitGenBlock/dut.sv, line:30:1, endln:74:10
    |vpiName:y2
    |vpiFullName:work@top.y2
    |vpiNetType:1
  |vpiImportTypespec:
  \_LogicNet: (work@top.baz), line:71:21, endln:71:24
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/ImplicitGenBlock/dut.sv, line:30:1, endln:74:10
    |vpiName:baz
    |vpiFullName:work@top.baz
    |vpiNetType:1
  |vpiImportTypespec:
  \_LogicNet: (work@top.x3), line:71:25, endln:71:27
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/ImplicitGenBlock/dut.sv, line:30:1, endln:74:10
    |vpiName:x3
    |vpiFullName:work@top.x3
    |vpiNetType:1
  |vpiImportTypespec:
  \_LogicNet: (work@top.z3), line:72:25, endln:72:27
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/ImplicitGenBlock/dut.sv, line:30:1, endln:74:10
    |vpiName:z3
    |vpiFullName:work@top.z3
    |vpiNetType:1
  |vpiDefName:work@top
  |vpiNet:
  \_LogicNet: (work@top.t), line:35:30, endln:35:31
  |vpiNet:
  \_LogicNet: (work@top.x1), line:38:38, endln:38:40
  |vpiNet:
  \_LogicNet: (work@top.y1), line:39:38, endln:39:40
  |vpiNet:
  \_LogicNet: (work@top.z1), line:42:40, endln:42:42
  |vpiNet:
  \_LogicNet: (work@top.u), line:47:30, endln:47:31
  |vpiNet:
  \_LogicNet: (work@top.genblk1), line:66:23, endln:66:25
  |vpiNet:
  \_LogicNet: (work@top.foo), line:67:24, endln:67:27
  |vpiNet:
  \_LogicNet: (work@top.bar2), line:69:20, endln:69:23
  |vpiNet:
  \_LogicNet: (work@top.x2), line:69:21, endln:69:23
  |vpiNet:
  \_LogicNet: (work@top.y2), line:70:21, endln:70:23
  |vpiNet:
  \_LogicNet: (work@top.baz), line:71:21, endln:71:24
  |vpiNet:
  \_LogicNet: (work@top.x3), line:71:25, endln:71:27
  |vpiNet:
  \_LogicNet: (work@top.z3), line:72:25, endln:72:27
  |vpiContAssign:
  \_ContAssign: , line:66:16, endln:66:29
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/ImplicitGenBlock/dut.sv, line:30:1, endln:74:10
    |vpiRhs:
    \_Constant: , line:66:28, endln:66:29
      |vpiParent:
      \_ContAssign: , line:66:16, endln:66:29
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiLhs:
    \_HierPath: (genblk1.t), line:66:23, endln:66:25
      |vpiParent:
      \_ContAssign: , line:66:16, endln:66:29
      |vpiActual:
      \_RefObj: (genblk1), line:66:23, endln:66:25
        |vpiParent:
        \_HierPath: (genblk1.t), line:66:23, endln:66:25
        |vpiName:genblk1
        |vpiActual:
        \_LogicNet: (work@top.genblk1), line:66:23, endln:66:25
      |vpiActual:
      \_RefObj: (t), line:66:24, endln:66:25
        |vpiParent:
        \_HierPath: (genblk1.t), line:66:23, endln:66:25
        |vpiName:t
        |vpiActual:
        \_LogicNet: (work@top.t), line:35:30, endln:35:31
      |vpiName:genblk1.t
  |vpiContAssign:
  \_ContAssign: , line:67:16, endln:67:34
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/ImplicitGenBlock/dut.sv, line:30:1, endln:74:10
    |vpiRhs:
    \_Constant: , line:67:33, endln:67:34
      |vpiParent:
      \_ContAssign: , line:67:16, endln:67:34
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiLhs:
    \_HierPath: (genblk1.foo.x1), line:67:23, endln:67:30
      |vpiParent:
      \_ContAssign: , line:67:16, endln:67:34
      |vpiActual:
      \_RefObj: (genblk1), line:67:23, endln:67:27
        |vpiParent:
        \_HierPath: (genblk1.foo.x1), line:67:23, endln:67:30
        |vpiName:genblk1
        |vpiActual:
        \_LogicNet: (work@top.genblk1), line:66:23, endln:66:25
      |vpiActual:
      \_RefObj: (foo), line:67:24, endln:67:27
        |vpiParent:
        \_HierPath: (genblk1.foo.x1), line:67:23, endln:67:30
        |vpiName:foo
        |vpiActual:
        \_LogicNet: (work@top.foo), line:67:24, endln:67:27
      |vpiActual:
      \_RefObj: (x1), line:67:28, endln:67:30
        |vpiParent:
        \_HierPath: (genblk1.foo.x1), line:67:23, endln:67:30
        |vpiName:x1
        |vpiActual:
        \_LogicNet: (work@top.x1), line:38:38, endln:38:40
      |vpiName:genblk1.foo.x1
  |vpiContAssign:
  \_ContAssign: , line:68:16, endln:68:29
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/ImplicitGenBlock/dut.sv, line:30:1, endln:74:10
    |vpiRhs:
    \_Constant: , line:68:28, endln:68:29
      |vpiParent:
      \_ContAssign: , line:68:16, endln:68:29
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiLhs:
    \_HierPath: (genblk1.u), line:68:23, endln:68:25
      |vpiParent:
      \_ContAssign: , line:68:16, endln:68:29
      |vpiActual:
      \_RefObj: (genblk1), line:68:23, endln:68:25
        |vpiParent:
        \_HierPath: (genblk1.u), line:68:23, endln:68:25
        |vpiName:genblk1
        |vpiActual:
        \_LogicNet: (work@top.genblk1), line:66:23, endln:66:25
      |vpiActual:
      \_RefObj: (u), line:68:24, endln:68:25
        |vpiParent:
        \_HierPath: (genblk1.u), line:68:23, endln:68:25
        |vpiName:u
        |vpiActual:
        \_LogicNet: (work@top.u), line:47:30, endln:47:31
      |vpiName:genblk1.u
  |vpiContAssign:
  \_ContAssign: , line:69:16, endln:69:27
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/ImplicitGenBlock/dut.sv, line:30:1, endln:74:10
    |vpiRhs:
    \_Constant: , line:69:26, endln:69:27
      |vpiParent:
      \_ContAssign: , line:69:16, endln:69:27
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiLhs:
    \_HierPath: (bar2.x2), line:69:20, endln:69:23
      |vpiParent:
      \_ContAssign: , line:69:16, endln:69:27
      |vpiActual:
      \_RefObj: (bar2), line:69:20, endln:69:23
        |vpiParent:
        \_HierPath: (bar2.x2), line:69:20, endln:69:23
        |vpiName:bar2
        |vpiActual:
        \_LogicNet: (work@top.bar2), line:69:20, endln:69:23
      |vpiActual:
      \_RefObj: (x2), line:69:21, endln:69:23
        |vpiParent:
        \_HierPath: (bar2.x2), line:69:20, endln:69:23
        |vpiName:x2
        |vpiActual:
        \_LogicNet: (work@top.x2), line:69:21, endln:69:23
      |vpiName:bar2.x2
  |vpiContAssign:
  \_ContAssign: , line:70:16, endln:70:27
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/ImplicitGenBlock/dut.sv, line:30:1, endln:74:10
    |vpiRhs:
    \_Constant: , line:70:26, endln:70:27
      |vpiParent:
      \_ContAssign: , line:70:16, endln:70:27
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiLhs:
    \_HierPath: (bar2.y2), line:70:20, endln:70:23
      |vpiParent:
      \_ContAssign: , line:70:16, endln:70:27
      |vpiActual:
      \_RefObj: (bar2), line:70:20, endln:70:23
        |vpiParent:
        \_HierPath: (bar2.y2), line:70:20, endln:70:23
        |vpiName:bar2
        |vpiActual:
        \_LogicNet: (work@top.bar2), line:69:20, endln:69:23
      |vpiActual:
      \_RefObj: (y2), line:70:21, endln:70:23
        |vpiParent:
        \_HierPath: (bar2.y2), line:70:20, endln:70:23
        |vpiName:y2
        |vpiActual:
        \_LogicNet: (work@top.y2), line:70:21, endln:70:23
      |vpiName:bar2.y2
  |vpiContAssign:
  \_ContAssign: , line:71:16, endln:71:31
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/ImplicitGenBlock/dut.sv, line:30:1, endln:74:10
    |vpiRhs:
    \_Constant: , line:71:30, endln:71:31
      |vpiParent:
      \_ContAssign: , line:71:16, endln:71:31
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiLhs:
    \_HierPath: (bar2.baz.x3), line:71:20, endln:71:27
      |vpiParent:
      \_ContAssign: , line:71:16, endln:71:31
      |vpiActual:
      \_RefObj: (bar2), line:71:20, endln:71:24
        |vpiParent:
        \_HierPath: (bar2.baz.x3), line:71:20, endln:71:27
        |vpiName:bar2
        |vpiActual:
        \_LogicNet: (work@top.bar2), line:69:20, endln:69:23
      |vpiActual:
      \_RefObj: (baz), line:71:21, endln:71:24
        |vpiParent:
        \_HierPath: (bar2.baz.x3), line:71:20, endln:71:27
        |vpiName:baz
        |vpiActual:
        \_LogicNet: (work@top.baz), line:71:21, endln:71:24
      |vpiActual:
      \_RefObj: (x3), line:71:25, endln:71:27
        |vpiParent:
        \_HierPath: (bar2.baz.x3), line:71:20, endln:71:27
        |vpiName:x3
        |vpiActual:
        \_LogicNet: (work@top.x3), line:71:25, endln:71:27
      |vpiName:bar2.baz.x3
  |vpiContAssign:
  \_ContAssign: , line:72:16, endln:72:31
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/ImplicitGenBlock/dut.sv, line:30:1, endln:74:10
    |vpiRhs:
    \_Constant: , line:72:30, endln:72:31
      |vpiParent:
      \_ContAssign: , line:72:16, endln:72:31
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiLhs:
    \_HierPath: (bar2.baz.z3), line:72:20, endln:72:27
      |vpiParent:
      \_ContAssign: , line:72:16, endln:72:31
      |vpiActual:
      \_RefObj: (bar2), line:72:20, endln:72:24
        |vpiParent:
        \_HierPath: (bar2.baz.z3), line:72:20, endln:72:27
        |vpiName:bar2
        |vpiActual:
        \_LogicNet: (work@top.bar2), line:69:20, endln:69:23
      |vpiActual:
      \_RefObj: (baz), line:72:21, endln:72:24
        |vpiParent:
        \_HierPath: (bar2.baz.z3), line:72:20, endln:72:27
        |vpiName:baz
        |vpiActual:
        \_LogicNet: (work@top.baz), line:71:21, endln:71:24
      |vpiActual:
      \_RefObj: (z3), line:72:25, endln:72:27
        |vpiParent:
        \_HierPath: (bar2.baz.z3), line:72:20, endln:72:27
        |vpiName:z3
        |vpiActual:
        \_LogicNet: (work@top.z3), line:72:25, endln:72:27
      |vpiName:bar2.baz.z3
|vpiTypedef:
\_ModuleTypespec: (top)
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:top
  |vpiModule:
  \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/ImplicitGenBlock/dut.sv, line:30:1, endln:74:10
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 0
