<?xml version="1.0"?>
<DARoots Version="1" Minor="7">
	<FileSet Name="sources_1" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
		<Filter Type="Srcs"/>
		<File Path="/home/student/Desktop/UPC_ISE_Q3_P3-main/D_basc_VHDL.vhd">
		</File>
		<File Path="/home/student/Desktop/UPC_ISE_Q3_P3-main/Rising_edge_VHDL.vhd">
		</File>
		<File Path="/home/student/Desktop/UPC_ISE_Q3_P3-main/P3_S2P_Buffer.vhd">
		</File>
		<File Path="/home/student/Desktop/UPC_ISE_Q3_P3-main/P3_S2P.vhd">
		</File>
		<File Path="/home/student/Desktop/UPC_ISE_Q3_P3-main/Falling_edge_VHDL.vhd">
		</File>
		<File Path="/home/student/Desktop/UPC_ISE_Q3_P3-main/P3_uc.vhd">
		</File>
		<File Path="/home/student/Desktop/UPC_ISE_Q3_P3-main/P3_S2P_all.vhd">
		</File>
		<File Path="/home/student/Desktop/UPC_ISE_Q3_P3-main/P3_p2s_core.vhd">
		</File>
		<File Path="/home/student/Desktop/UPC_ISE_Q3_P3-main/P3_codec.vhd">
		</File>
		<Config>
			<Option Name="DesignMode" Val="RTL"/>
			<Option Name="TopModule" Val="P3_codec"/>
		</Config>
	</FileSet>
</DARoots>

