<profile>

<section name = "Vitis HLS Report for 'Attention_layer_Pipeline_l_norm_i2_l_j1'" level="0">
<item name = "Date">Tue Sep  5 09:22:15 2023
</item>
<item name = "Version">2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)</item>
<item name = "Project">out.prj</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 6.972 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">156, 156, 1.560 us, 1.560 us, 156, 156, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- l_norm_i2_l_j1">154, 154, 12, 1, 1, 144, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 1058, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, 0, 100, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 72, -</column>
<column name="Register">-, -, 804, 192, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, 2, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="mux_42_24_1_1_U1340">mux_42_24_1_1, 0, 0, 0, 20, 0</column>
<column name="mux_42_24_1_1_U1341">mux_42_24_1_1, 0, 0, 0, 20, 0</column>
<column name="mux_42_24_1_1_U1342">mux_42_24_1_1, 0, 0, 0, 20, 0</column>
<column name="mux_42_24_1_1_U1343">mux_42_24_1_1, 0, 0, 0, 20, 0</column>
<column name="mux_42_24_1_1_U1344">mux_42_24_1_1, 0, 0, 0, 20, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln103_1_fu_615_p2">+, 0, 0, 15, 8, 1</column>
<column name="add_ln103_fu_627_p2">+, 0, 0, 13, 4, 1</column>
<column name="add_ln104_fu_683_p2">+, 0, 0, 13, 4, 1</column>
<column name="add_ln109_fu_723_p2">+, 0, 0, 7, 4, 4</column>
<column name="add_ln1150_fu_953_p2">+, 0, 0, 31, 24, 6</column>
<column name="add_ln1159_fu_994_p2">+, 0, 0, 39, 32, 6</column>
<column name="add_ln1170_fu_1073_p2">+, 0, 0, 8, 8, 8</column>
<column name="lsb_index_fu_886_p2">+, 0, 0, 39, 32, 6</column>
<column name="m_15_fu_1034_p2">+, 0, 0, 71, 64, 64</column>
<column name="sub_ln109_fu_714_p2">-, 0, 0, 7, 4, 4</column>
<column name="sub_ln1145_fu_868_p2">-, 0, 0, 39, 5, 32</column>
<column name="sub_ln1148_fu_907_p2">-, 0, 0, 13, 5, 5</column>
<column name="sub_ln1160_fu_1009_p2">-, 0, 0, 39, 5, 32</column>
<column name="sub_ln1165_fu_1068_p2">-, 0, 0, 8, 4, 8</column>
<column name="tmp_V_fu_827_p2">-, 0, 0, 31, 1, 24</column>
<column name="a_fu_933_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln1150_fu_965_p2">and, 0, 0, 2, 1, 1</column>
<column name="p_Result_65_fu_922_p2">and, 0, 0, 24, 24, 24</column>
<column name="icmp_ln103_fu_609_p2">icmp, 0, 0, 11, 8, 8</column>
<column name="icmp_ln104_fu_633_p2">icmp, 0, 0, 9, 4, 4</column>
<column name="icmp_ln1136_fu_822_p2">icmp, 0, 0, 15, 24, 1</column>
<column name="icmp_ln1147_fu_901_p2">icmp, 0, 0, 17, 31, 1</column>
<column name="icmp_ln1148_fu_927_p2">icmp, 0, 0, 15, 24, 1</column>
<column name="icmp_ln1159_fu_985_p2">icmp, 0, 0, 18, 32, 1</column>
<column name="lshr_ln1148_fu_916_p2">lshr, 0, 0, 67, 2, 24</column>
<column name="lshr_ln1159_fu_1003_p2">lshr, 0, 0, 182, 64, 64</column>
<column name="or_ln1150_fu_971_p2">or, 0, 0, 2, 1, 1</column>
<column name="m_14_fu_1024_p3">select, 0, 0, 64, 1, 64</column>
<column name="select_ln103_1_fu_647_p3">select, 0, 0, 4, 1, 4</column>
<column name="select_ln103_fu_639_p3">select, 0, 0, 4, 1, 1</column>
<column name="select_ln1144_fu_1061_p3">select, 0, 0, 7, 1, 7</column>
<column name="tmp_V_8_fu_832_p3">select, 0, 0, 24, 1, 24</column>
<column name="v48_fu_1106_p3">select, 0, 0, 32, 1, 1</column>
<column name="shl_ln1160_fu_1018_p2">shl, 0, 0, 182, 64, 64</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln1150_fu_947_p2">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_i2_load">9, 2, 4, 8</column>
<column name="ap_sig_allocacmp_indvar_flatten69_load">9, 2, 8, 16</column>
<column name="ap_sig_allocacmp_j1_load">9, 2, 4, 8</column>
<column name="i2_fu_178">9, 2, 4, 8</column>
<column name="indvar_flatten69_fu_182">9, 2, 8, 16</column>
<column name="j1_fu_174">9, 2, 4, 8</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="LD_reg_1329">32, 0, 32, 0</column>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter10">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter11">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter5">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter6">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter7">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter8">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter9">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter10_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter3_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter4_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter5_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter6_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter7_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter8_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter9_reg">1, 0, 1, 0</column>
<column name="i2_fu_178">4, 0, 4, 0</column>
<column name="icmp_ln1136_reg_1275">1, 0, 1, 0</column>
<column name="icmp_ln1159_reg_1314">1, 0, 1, 0</column>
<column name="indvar_flatten69_fu_182">8, 0, 8, 0</column>
<column name="j1_fu_174">4, 0, 4, 0</column>
<column name="lshr_ln4_reg_1157">2, 0, 2, 0</column>
<column name="m_16_reg_1319">63, 0, 63, 0</column>
<column name="or_ln_reg_1309">1, 0, 2, 1</column>
<column name="p_Result_67_reg_1324">1, 0, 1, 0</column>
<column name="p_Result_69_reg_1269">1, 0, 1, 0</column>
<column name="p_cast4_mid2_v_reg_1143">2, 0, 2, 0</column>
<column name="sub_ln1145_reg_1287">32, 0, 32, 0</column>
<column name="sub_ln1145_reg_1287_pp0_iter4_reg">32, 0, 32, 0</column>
<column name="tmp_V_8_reg_1280">24, 0, 24, 0</column>
<column name="tmp_V_8_reg_1280_pp0_iter4_reg">24, 0, 24, 0</column>
<column name="trunc_ln103_reg_1138">2, 0, 2, 0</column>
<column name="trunc_ln104_reg_1149">2, 0, 2, 0</column>
<column name="trunc_ln1144_reg_1304">8, 0, 8, 0</column>
<column name="trunc_ln1145_reg_1294">24, 0, 24, 0</column>
<column name="trunc_ln1148_reg_1299">5, 0, 5, 0</column>
<column name="v22_0_0_addr_reg_1339">4, 0, 4, 0</column>
<column name="v22_0_1_addr_reg_1344">4, 0, 4, 0</column>
<column name="v22_0_2_addr_reg_1349">4, 0, 4, 0</column>
<column name="v22_0_3_addr_reg_1354">4, 0, 4, 0</column>
<column name="v22_1_0_addr_reg_1359">4, 0, 4, 0</column>
<column name="v22_1_1_addr_reg_1364">4, 0, 4, 0</column>
<column name="v22_1_2_addr_reg_1369">4, 0, 4, 0</column>
<column name="v22_1_3_addr_reg_1374">4, 0, 4, 0</column>
<column name="v22_2_0_addr_reg_1379">4, 0, 4, 0</column>
<column name="v22_2_1_addr_reg_1384">4, 0, 4, 0</column>
<column name="v22_2_2_addr_reg_1389">4, 0, 4, 0</column>
<column name="v22_2_3_addr_reg_1394">4, 0, 4, 0</column>
<column name="v22_3_0_addr_reg_1399">4, 0, 4, 0</column>
<column name="v22_3_1_addr_reg_1404">4, 0, 4, 0</column>
<column name="v22_3_2_addr_reg_1409">4, 0, 4, 0</column>
<column name="v22_3_3_addr_reg_1414">4, 0, 4, 0</column>
<column name="v46_V_reg_1262">24, 0, 24, 0</column>
<column name="v48_reg_1419">32, 0, 32, 0</column>
<column name="zext_ln109_2_reg_1162">4, 0, 64, 60</column>
<column name="icmp_ln1136_reg_1275">64, 32, 1, 0</column>
<column name="p_Result_69_reg_1269">64, 32, 1, 0</column>
<column name="trunc_ln103_reg_1138">64, 32, 2, 0</column>
<column name="trunc_ln104_reg_1149">64, 32, 2, 0</column>
<column name="trunc_ln1144_reg_1304">64, 32, 8, 0</column>
<column name="zext_ln109_2_reg_1162">64, 32, 64, 60</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, Attention_layer_Pipeline_l_norm_i2_l_j1, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, Attention_layer_Pipeline_l_norm_i2_l_j1, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, Attention_layer_Pipeline_l_norm_i2_l_j1, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, Attention_layer_Pipeline_l_norm_i2_l_j1, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, Attention_layer_Pipeline_l_norm_i2_l_j1, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, Attention_layer_Pipeline_l_norm_i2_l_j1, return value</column>
<column name="grp_fu_346_p_din0">out, 32, ap_ctrl_hs, Attention_layer_Pipeline_l_norm_i2_l_j1, return value</column>
<column name="grp_fu_346_p_din1">out, 32, ap_ctrl_hs, Attention_layer_Pipeline_l_norm_i2_l_j1, return value</column>
<column name="grp_fu_346_p_dout0">in, 32, ap_ctrl_hs, Attention_layer_Pipeline_l_norm_i2_l_j1, return value</column>
<column name="grp_fu_346_p_ce">out, 1, ap_ctrl_hs, Attention_layer_Pipeline_l_norm_i2_l_j1, return value</column>
<column name="v22_0_0_address0">out, 4, ap_memory, v22_0_0, array</column>
<column name="v22_0_0_ce0">out, 1, ap_memory, v22_0_0, array</column>
<column name="v22_0_0_we0">out, 1, ap_memory, v22_0_0, array</column>
<column name="v22_0_0_d0">out, 32, ap_memory, v22_0_0, array</column>
<column name="v22_0_1_address0">out, 4, ap_memory, v22_0_1, array</column>
<column name="v22_0_1_ce0">out, 1, ap_memory, v22_0_1, array</column>
<column name="v22_0_1_we0">out, 1, ap_memory, v22_0_1, array</column>
<column name="v22_0_1_d0">out, 32, ap_memory, v22_0_1, array</column>
<column name="v22_0_2_address0">out, 4, ap_memory, v22_0_2, array</column>
<column name="v22_0_2_ce0">out, 1, ap_memory, v22_0_2, array</column>
<column name="v22_0_2_we0">out, 1, ap_memory, v22_0_2, array</column>
<column name="v22_0_2_d0">out, 32, ap_memory, v22_0_2, array</column>
<column name="v22_0_3_address0">out, 4, ap_memory, v22_0_3, array</column>
<column name="v22_0_3_ce0">out, 1, ap_memory, v22_0_3, array</column>
<column name="v22_0_3_we0">out, 1, ap_memory, v22_0_3, array</column>
<column name="v22_0_3_d0">out, 32, ap_memory, v22_0_3, array</column>
<column name="v22_1_0_address0">out, 4, ap_memory, v22_1_0, array</column>
<column name="v22_1_0_ce0">out, 1, ap_memory, v22_1_0, array</column>
<column name="v22_1_0_we0">out, 1, ap_memory, v22_1_0, array</column>
<column name="v22_1_0_d0">out, 32, ap_memory, v22_1_0, array</column>
<column name="v22_1_1_address0">out, 4, ap_memory, v22_1_1, array</column>
<column name="v22_1_1_ce0">out, 1, ap_memory, v22_1_1, array</column>
<column name="v22_1_1_we0">out, 1, ap_memory, v22_1_1, array</column>
<column name="v22_1_1_d0">out, 32, ap_memory, v22_1_1, array</column>
<column name="v22_1_2_address0">out, 4, ap_memory, v22_1_2, array</column>
<column name="v22_1_2_ce0">out, 1, ap_memory, v22_1_2, array</column>
<column name="v22_1_2_we0">out, 1, ap_memory, v22_1_2, array</column>
<column name="v22_1_2_d0">out, 32, ap_memory, v22_1_2, array</column>
<column name="v22_1_3_address0">out, 4, ap_memory, v22_1_3, array</column>
<column name="v22_1_3_ce0">out, 1, ap_memory, v22_1_3, array</column>
<column name="v22_1_3_we0">out, 1, ap_memory, v22_1_3, array</column>
<column name="v22_1_3_d0">out, 32, ap_memory, v22_1_3, array</column>
<column name="v22_2_0_address0">out, 4, ap_memory, v22_2_0, array</column>
<column name="v22_2_0_ce0">out, 1, ap_memory, v22_2_0, array</column>
<column name="v22_2_0_we0">out, 1, ap_memory, v22_2_0, array</column>
<column name="v22_2_0_d0">out, 32, ap_memory, v22_2_0, array</column>
<column name="v22_2_1_address0">out, 4, ap_memory, v22_2_1, array</column>
<column name="v22_2_1_ce0">out, 1, ap_memory, v22_2_1, array</column>
<column name="v22_2_1_we0">out, 1, ap_memory, v22_2_1, array</column>
<column name="v22_2_1_d0">out, 32, ap_memory, v22_2_1, array</column>
<column name="v22_2_2_address0">out, 4, ap_memory, v22_2_2, array</column>
<column name="v22_2_2_ce0">out, 1, ap_memory, v22_2_2, array</column>
<column name="v22_2_2_we0">out, 1, ap_memory, v22_2_2, array</column>
<column name="v22_2_2_d0">out, 32, ap_memory, v22_2_2, array</column>
<column name="v22_2_3_address0">out, 4, ap_memory, v22_2_3, array</column>
<column name="v22_2_3_ce0">out, 1, ap_memory, v22_2_3, array</column>
<column name="v22_2_3_we0">out, 1, ap_memory, v22_2_3, array</column>
<column name="v22_2_3_d0">out, 32, ap_memory, v22_2_3, array</column>
<column name="v22_3_0_address0">out, 4, ap_memory, v22_3_0, array</column>
<column name="v22_3_0_ce0">out, 1, ap_memory, v22_3_0, array</column>
<column name="v22_3_0_we0">out, 1, ap_memory, v22_3_0, array</column>
<column name="v22_3_0_d0">out, 32, ap_memory, v22_3_0, array</column>
<column name="v22_3_1_address0">out, 4, ap_memory, v22_3_1, array</column>
<column name="v22_3_1_ce0">out, 1, ap_memory, v22_3_1, array</column>
<column name="v22_3_1_we0">out, 1, ap_memory, v22_3_1, array</column>
<column name="v22_3_1_d0">out, 32, ap_memory, v22_3_1, array</column>
<column name="v22_3_2_address0">out, 4, ap_memory, v22_3_2, array</column>
<column name="v22_3_2_ce0">out, 1, ap_memory, v22_3_2, array</column>
<column name="v22_3_2_we0">out, 1, ap_memory, v22_3_2, array</column>
<column name="v22_3_2_d0">out, 32, ap_memory, v22_3_2, array</column>
<column name="v22_3_3_address0">out, 4, ap_memory, v22_3_3, array</column>
<column name="v22_3_3_ce0">out, 1, ap_memory, v22_3_3, array</column>
<column name="v22_3_3_we0">out, 1, ap_memory, v22_3_3, array</column>
<column name="v22_3_3_d0">out, 32, ap_memory, v22_3_3, array</column>
<column name="outp_V_address0">out, 4, ap_memory, outp_V, array</column>
<column name="outp_V_ce0">out, 1, ap_memory, outp_V, array</column>
<column name="outp_V_q0">in, 24, ap_memory, outp_V, array</column>
<column name="outp_V_1_address0">out, 4, ap_memory, outp_V_1, array</column>
<column name="outp_V_1_ce0">out, 1, ap_memory, outp_V_1, array</column>
<column name="outp_V_1_q0">in, 24, ap_memory, outp_V_1, array</column>
<column name="outp_V_2_address0">out, 4, ap_memory, outp_V_2, array</column>
<column name="outp_V_2_ce0">out, 1, ap_memory, outp_V_2, array</column>
<column name="outp_V_2_q0">in, 24, ap_memory, outp_V_2, array</column>
<column name="outp_V_3_address0">out, 4, ap_memory, outp_V_3, array</column>
<column name="outp_V_3_ce0">out, 1, ap_memory, outp_V_3, array</column>
<column name="outp_V_3_q0">in, 24, ap_memory, outp_V_3, array</column>
<column name="outp_V_4_address0">out, 4, ap_memory, outp_V_4, array</column>
<column name="outp_V_4_ce0">out, 1, ap_memory, outp_V_4, array</column>
<column name="outp_V_4_q0">in, 24, ap_memory, outp_V_4, array</column>
<column name="outp_V_5_address0">out, 4, ap_memory, outp_V_5, array</column>
<column name="outp_V_5_ce0">out, 1, ap_memory, outp_V_5, array</column>
<column name="outp_V_5_q0">in, 24, ap_memory, outp_V_5, array</column>
<column name="outp_V_6_address0">out, 4, ap_memory, outp_V_6, array</column>
<column name="outp_V_6_ce0">out, 1, ap_memory, outp_V_6, array</column>
<column name="outp_V_6_q0">in, 24, ap_memory, outp_V_6, array</column>
<column name="outp_V_7_address0">out, 4, ap_memory, outp_V_7, array</column>
<column name="outp_V_7_ce0">out, 1, ap_memory, outp_V_7, array</column>
<column name="outp_V_7_q0">in, 24, ap_memory, outp_V_7, array</column>
<column name="outp_V_8_address0">out, 4, ap_memory, outp_V_8, array</column>
<column name="outp_V_8_ce0">out, 1, ap_memory, outp_V_8, array</column>
<column name="outp_V_8_q0">in, 24, ap_memory, outp_V_8, array</column>
<column name="outp_V_9_address0">out, 4, ap_memory, outp_V_9, array</column>
<column name="outp_V_9_ce0">out, 1, ap_memory, outp_V_9, array</column>
<column name="outp_V_9_q0">in, 24, ap_memory, outp_V_9, array</column>
<column name="outp_V_10_address0">out, 4, ap_memory, outp_V_10, array</column>
<column name="outp_V_10_ce0">out, 1, ap_memory, outp_V_10, array</column>
<column name="outp_V_10_q0">in, 24, ap_memory, outp_V_10, array</column>
<column name="outp_V_11_address0">out, 4, ap_memory, outp_V_11, array</column>
<column name="outp_V_11_ce0">out, 1, ap_memory, outp_V_11, array</column>
<column name="outp_V_11_q0">in, 24, ap_memory, outp_V_11, array</column>
<column name="outp_V_12_address0">out, 4, ap_memory, outp_V_12, array</column>
<column name="outp_V_12_ce0">out, 1, ap_memory, outp_V_12, array</column>
<column name="outp_V_12_q0">in, 24, ap_memory, outp_V_12, array</column>
<column name="outp_V_13_address0">out, 4, ap_memory, outp_V_13, array</column>
<column name="outp_V_13_ce0">out, 1, ap_memory, outp_V_13, array</column>
<column name="outp_V_13_q0">in, 24, ap_memory, outp_V_13, array</column>
<column name="outp_V_14_address0">out, 4, ap_memory, outp_V_14, array</column>
<column name="outp_V_14_ce0">out, 1, ap_memory, outp_V_14, array</column>
<column name="outp_V_14_q0">in, 24, ap_memory, outp_V_14, array</column>
<column name="outp_V_15_address0">out, 4, ap_memory, outp_V_15, array</column>
<column name="outp_V_15_ce0">out, 1, ap_memory, outp_V_15, array</column>
<column name="outp_V_15_q0">in, 24, ap_memory, outp_V_15, array</column>
</table>
</item>
</section>
</profile>
