$date
	Sun Oct 23 03:14:05 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#959498
b1110 &
b1110 %
1$
b1110 !
1"
#959499
0"
#959502
b111 &
b111 %
#959506
b10110 &
b10110 %
#959510
b1011 &
b1011 %
#959514
b100010 &
b100010 %
#959518
b10001 &
b10001 %
#959522
b110100 &
b110100 %
#959526
b11010 &
b11010 %
#959530
b1101 &
b1101 %
#959534
b101000 &
b101000 %
#959538
b10100 &
b10100 %
#959542
b1010 &
b1010 %
#959546
b101 &
b101 %
#959550
b10000 &
b10000 %
#959554
b1000 &
b1000 %
#959558
b100 &
b100 %
#959562
b10 &
b10 %
#959566
b1 &
1#
b1 %
#959570
b0 &
b0 %
0#
0$
#2010559
b10 !
1"
#2010562
b10 &
b10 %
1$
#2010563
0"
#2010566
b1 &
1#
b1 %
#2010570
b0 &
b0 %
0#
0$
#3008991
b111 !
1"
#3008994
b111 &
b111 %
1$
#3008995
0"
#3008998
b10110 &
b10110 %
#3009002
b1011 &
b1011 %
#3009006
b100010 &
b100010 %
#3009010
b10001 &
b10001 %
#3009014
b110100 &
b110100 %
#3009018
b11010 &
b11010 %
#3009022
b1101 &
b1101 %
#3009026
b101000 &
b101000 %
#3009030
b10100 &
b10100 %
#3009034
b1010 &
b1010 %
#3009038
b101 &
b101 %
#3009042
b10000 &
b10000 %
#3009046
b1000 &
b1000 %
#3009050
b100 &
b100 %
#3009054
b10 &
b10 %
#3009058
b1 &
b1 %
1#
#3009062
b0 &
0#
b0 %
0$
#4500012
