// Library name: MLP_CSAmp
// Cell name: CSAmp
// View name: schematic
N0 (Vout Vin 0 0) nmos w=Wn l=45.0n as=Wn * 2.5 * (45.0n) ad=Wn * 2.5 * (45.0n) \
         ps=(2 * Wn) + (5 * (45.0n)) pd=(2 * Wn) + (5 * (45.0n)) m=1 \
        region=sat
C0 (Vout 0) capacitor c=1p
V1 (Vin 0) vsource dc=Vgate mag=1 type=dc
V0 (VDD 0) vsource dc=VDD type=dc
R0 (VDD Vout) resistor r=Rd
