
Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03G-Beta1
Install: D:\Gowin\Gowin_V1.9.6.01Beta\SynplifyPro
OS: Windows 6.1

Hostname: EYE-02

Implementation : rev_1
Synopsys HDL Compiler, Version comp202003syn, Build 137R, Built May 11 2020 09:06:37, @

@N|Running in 64-bit mode
###########################################################[

Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03G-Beta1
Install: D:\Gowin\Gowin_V1.9.6.01Beta\SynplifyPro
OS: Windows 6.1

Hostname: EYE-02

Implementation : rev_1
Synopsys Verilog Compiler, Version comp202003syn, Build 137R, Built May 11 2020 09:06:37, @

@N|Running in 64-bit mode
@N: CG1349 :	| Running Verilog Compiler in System Verilog mode

@N: CG1350 :	| Running Verilog Compiler in Multiple File Compilation Unit mode

@I::"D:\Gowin\Gowin_V1.9.6.01Beta\SynplifyPro\lib\generic\gw2a.v" (library work)
@I::"D:\Gowin\Gowin_V1.9.6.01Beta\SynplifyPro\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"D:\Gowin\Gowin_V1.9.6.01Beta\SynplifyPro\lib\vlog\umr_capim.v" (library snps_haps)
@I::"D:\Gowin\Gowin_V1.9.6.01Beta\SynplifyPro\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"D:\Gowin\Gowin_V1.9.6.01Beta\SynplifyPro\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\Gowin\Gowin_V1.9.6.01Beta\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_crc32.v" (library work)
@I::"D:\Gowin\Gowin_V1.9.6.01Beta\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v" (library work)
@I:"D:\Gowin\Gowin_V1.9.6.01Beta\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v":"D:\Gowin\Gowin_V1.9.6.01Beta\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_define.v" (library work)
@W: CG1337 :"D:\Gowin\Gowin_V1.9.6.01Beta\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v":110:9:110:26|Net match_m0_en_reg_wr is not declared.
@W: CG1337 :"D:\Gowin\Gowin_V1.9.6.01Beta\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v":111:9:111:26|Net match_m1_en_reg_wr is not declared.
@W: CG1337 :"D:\Gowin\Gowin_V1.9.6.01Beta\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v":112:9:112:26|Net match_m2_en_reg_wr is not declared.
@W: CG1337 :"D:\Gowin\Gowin_V1.9.6.01Beta\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v":113:9:113:27|Net match_ctl_en_reg_wr is not declared.
@W: CG1337 :"D:\Gowin\Gowin_V1.9.6.01Beta\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v":114:9:114:24|Net match_cnt_reg_wr is not declared.
@I::"D:\Gowin\Gowin_V1.9.6.01Beta\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_mem_ctrl.v" (library work)
@W: CG1337 :"D:\Gowin\Gowin_V1.9.6.01Beta\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_mem_ctrl.v":121:9:121:27|Net capture_length_zero is not declared.
@I::"D:\Gowin\Gowin_V1.9.6.01Beta\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v" (library work)
@I:"D:\Gowin\Gowin_V1.9.6.01Beta\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\impl\gao\ao_0\gw_ao_top_define.v" (library work)
@I:"D:\Gowin\Gowin_V1.9.6.01Beta\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\impl\gao\ao_0\gw_ao_expression.v" (library work)
@I:"D:\Gowin\Gowin_V1.9.6.01Beta\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\impl\gao\ao_0\gw_ao_parameter.v" (library work)
@W: CG1337 :"D:\Gowin\Gowin_V1.9.6.01Beta\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":629:9:629:20|Net start_reg_wr is not declared.
@W: CG1337 :"D:\Gowin\Gowin_V1.9.6.01Beta\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":632:9:632:29|Net trig_level_max_reg_wr is not declared.
@W: CG1337 :"D:\Gowin\Gowin_V1.9.6.01Beta\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":633:9:633:31|Net capture_mem_addr_max_wr is not declared.
@W: CG1337 :"D:\Gowin\Gowin_V1.9.6.01Beta\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":634:9:634:31|Net capture_mem_addr_rem_wr is not declared.
@W: CG1337 :"D:\Gowin\Gowin_V1.9.6.01Beta\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":635:9:635:30|Net capture_windows_num_wr is not declared.
@W: CG1337 :"D:\Gowin\Gowin_V1.9.6.01Beta\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":2109:9:2109:18|Net match_en_0 is not declared.
@W: CG1337 :"D:\Gowin\Gowin_V1.9.6.01Beta\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":2110:9:2110:18|Net match_en_1 is not declared.
@W: CG1337 :"D:\Gowin\Gowin_V1.9.6.01Beta\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":2111:9:2111:18|Net match_en_2 is not declared.
@W: CG1337 :"D:\Gowin\Gowin_V1.9.6.01Beta\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":2112:9:2112:18|Net match_en_3 is not declared.
@W: CG1337 :"D:\Gowin\Gowin_V1.9.6.01Beta\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":2113:9:2113:18|Net match_en_4 is not declared.
@W: CG1337 :"D:\Gowin\Gowin_V1.9.6.01Beta\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":2114:9:2114:18|Net match_en_5 is not declared.
@W: CG1337 :"D:\Gowin\Gowin_V1.9.6.01Beta\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":2115:9:2115:18|Net match_en_6 is not declared.
@W: CG1337 :"D:\Gowin\Gowin_V1.9.6.01Beta\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":2116:9:2116:18|Net match_en_7 is not declared.
@W: CG1337 :"D:\Gowin\Gowin_V1.9.6.01Beta\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":2117:9:2117:18|Net match_en_8 is not declared.
@W: CG1337 :"D:\Gowin\Gowin_V1.9.6.01Beta\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":2118:9:2118:18|Net match_en_9 is not declared.
@W: CG1337 :"D:\Gowin\Gowin_V1.9.6.01Beta\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":2119:9:2119:19|Net match_en_10 is not declared.
@W: CG1337 :"D:\Gowin\Gowin_V1.9.6.01Beta\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":2120:9:2120:19|Net match_en_11 is not declared.
@W: CG1337 :"D:\Gowin\Gowin_V1.9.6.01Beta\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":2121:9:2121:19|Net match_en_12 is not declared.
@W: CG1337 :"D:\Gowin\Gowin_V1.9.6.01Beta\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":2122:9:2122:19|Net match_en_13 is not declared.
@W: CG1337 :"D:\Gowin\Gowin_V1.9.6.01Beta\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":2123:9:2123:19|Net match_en_14 is not declared.
@W: CG1337 :"D:\Gowin\Gowin_V1.9.6.01Beta\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":2124:9:2124:19|Net match_en_15 is not declared.
@W: CG1337 :"D:\Gowin\Gowin_V1.9.6.01Beta\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":2636:9:2636:16|Net stop_reg is not declared.
@I::"D:\Gowin\Gowin_V1.9.6.01Beta\IDE\data\ipcores\GAO\GW_CON\gw_con_top.v" (library work)
@I:"D:\Gowin\Gowin_V1.9.6.01Beta\IDE\data\ipcores\GAO\GW_CON\gw_con_top.v":"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\impl\gao\ao_control\gw_con_top_define.v" (library work)
@I:"D:\Gowin\Gowin_V1.9.6.01Beta\IDE\data\ipcores\GAO\GW_CON\gw_con_top.v":"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\impl\gao\ao_control\gw_con_parameter.v" (library work)
@W: CG1337 :"D:\Gowin\Gowin_V1.9.6.01Beta\IDE\data\ipcores\GAO\GW_CON\gw_con_top.v":203:9:203:18|Net capture_dr is not declared.
@W: CG1337 :"D:\Gowin\Gowin_V1.9.6.01Beta\IDE\data\ipcores\GAO\GW_CON\gw_con_top.v":217:9:217:22|Net enable_i_delay is not declared.
@I::"D:\Gowin\Gowin_V1.9.6.01Beta\IDE\data\ipcores\gw_jtag.v" (library work)
@I::"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\impl\gao\gw_gao_top.v" (library work)
Verilog syntax check successful!
Selecting top level module gw_gao
@N: CG364 :"D:\Gowin\Gowin_V1.9.6.01Beta\SynplifyPro\lib\generic\gw2a.v":365:7:365:10|Synthesizing module IBUF in library work.
Running optimization stage 1 on IBUF .......
@N: CG364 :"D:\Gowin\Gowin_V1.9.6.01Beta\SynplifyPro\lib\generic\gw2a.v":370:7:370:10|Synthesizing module OBUF in library work.
Running optimization stage 1 on OBUF .......
@N: CG364 :"D:\Gowin\Gowin_V1.9.6.01Beta\IDE\data\ipcores\gw_jtag.v":1:7:1:13|Synthesizing module GW_JTAG in library work.
Running optimization stage 1 on GW_JTAG .......
Running optimization stage 1 on MUX16 .......
Running optimization stage 1 on gw_con_top .......
Running optimization stage 1 on ao_mem_ctrl_0_4096s_27s_12s .......
Running optimization stage 1 on ao_crc32_0 .......
Running optimization stage 1 on ao_match_0_0s_1s_27s_1_1_0_1_2_3_4 .......
Running optimization stage 1 on ao_top_0 .......
@N: CG364 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\impl\gao\gw_gao_top.v":1:7:1:12|Synthesizing module gw_gao in library work.
@W: CG360 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\impl\gao\gw_gao_top.v":114:5:114:11|Removing wire tdo_er2, as there is no assignment to it.
Running optimization stage 1 on gw_gao .......
Running optimization stage 2 on gw_gao .......
@W: CL156 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\impl\gao\gw_gao_top.v":114:5:114:11|*Input tdo_er2 to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
Running optimization stage 2 on ao_match_0_0s_1s_27s_1_1_0_1_2_3_4 .......
Running optimization stage 2 on ao_top_0 .......
Extracted state machine for register module_state
State machine has 11 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
   0110
   0111
   1001
   1010
   1011
Running optimization stage 2 on ao_crc32_0 .......
Running optimization stage 2 on ao_mem_ctrl_0_4096s_27s_12s .......
Running optimization stage 2 on gw_con_top .......
Running optimization stage 2 on MUX16 .......
Running optimization stage 2 on GW_JTAG .......
Running optimization stage 2 on OBUF .......
Running optimization stage 2 on IBUF .......

For a summary of runtime and memory usage per design unit, please see file:
==========================================================
@L: J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\impl\gao\rev_1\synwork\layer0.rt.csv


At c_ver Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 122MB peak: 129MB)

Process took 0h:00m:02s realtime, 0h:00m:02s cputime

Process completed successfully.
# Thu Sep  3 19:13:42 2020

###########################################################]
###########################################################[

Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03G-Beta1
Install: D:\Gowin\Gowin_V1.9.6.01Beta\SynplifyPro
OS: Windows 6.1

Hostname: EYE-02

Implementation : rev_1
Synopsys Synopsys Netlist Linker, Version comp202003syn, Build 137R, Built May 11 2020 09:06:37, @

@N|Running in 64-bit mode
@N: NF107 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\dk_video_dvp_720_lvcmos12\impl\gao\gw_gao_top.v":1:7:1:12|Selected library: work cell: gw_gao view verilog as top level
@N: NF107 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\dk_video_dvp_720_lvcmos12\impl\gao\gw_gao_top.v":1:7:1:12|Selected library: work cell: gw_gao view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 107MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Sep  3 19:13:43 2020

###########################################################]

For a summary of runtime and memory usage for all design units, please see file:
==========================================================
@L: J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\impl\gao\rev_1\synwork\gao_std_comp.rt.csv

@END

At c_hdl Exit (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 39MB peak: 48MB)

Process took 0h:00m:03s realtime, 0h:00m:03s cputime

Process completed successfully.
# Thu Sep  3 19:13:43 2020

###########################################################]
