// File: fpga_pins_off.v
// Generated by MyHDL 0.11.49
// Date: Wed Oct 23 12:58:37 2024


`timescale 1ns/10ps

module fpga_pins_off (
    led0,
    led1,
    led2,
    led3,
    led4,
    led5,
    led6,
    led7,
    led8,
    led9,
    led10,
    led11,
    led12,
    led13,
    led14,
    led15
);


output led0;
reg led0;
output led1;
reg led1;
output led2;
reg led2;
output led3;
reg led3;
output led4;
reg led4;
output led5;
reg led5;
output led6;
reg led6;
output led7;
reg led7;
output led8;
reg led8;
output led9;
reg led9;
output led10;
reg led10;
output led11;
reg led11;
output led12;
reg led12;
output led13;
reg led13;
output led14;
reg led14;
output led15;
reg led15;




initial begin: FPGA_PINS_OFF_LOGIC
    led0 <= 0;
    led1 <= 0;
    led2 <= 0;
    led3 <= 0;
    led4 <= 0;
    led5 <= 0;
    led6 <= 0;
    led7 <= 0;
    led8 <= 0;
    led9 <= 0;
    led10 <= 0;
    led11 <= 0;
    led12 <= 0;
    led13 <= 0;
    led14 <= 0;
    led15 <= 0;
    # 10;
end

endmodule
