// Seed: 1440838211
module module_0 (
    output logic id_0,
    input logic id_1,
    output logic id_2,
    input id_3
);
  reg   id_4;
  defparam id_5.id_6 = 1;
  logic id_7;
  genvar id_8;
  initial begin
    id_4 <= 1;
    id_7 = id_6;
  end
endmodule
