<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>Altera SoCAL: Register : enable_set</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="altera-logo.gif"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">Altera SoCAL
   &#160;<span id="projectnumber">18.1</span>
   </div>
   <div id="projectbrief">The Altera SoC Abstraction Layer (SoCAL) API Reference Manual</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.2 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Address&#160;Space</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___s_e_t.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Groups</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a>  </div>
  <div class="headertitle">
<div class="title">Register : enable_set</div>  </div>
<div class="ingroups"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r.html">Component : ALT_NOC_FW_DDR_L3_SCR</a></div></div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Description</h2>
<p>Sets Master Region Enable field when written with 1</p>
<p><b>Register Layout</b></p>
<table class="doxtable">
<tr>
<th align="left">Bits </th><th align="left">Access </th><th align="left">Reset </th><th align="left">Description</th></tr>
<tr>
<td align="left">[0] </td><td align="left">W </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___s_e_t.html#ALT_NOC_FW_DDR_L3_SCR_EN_SET_HPSREG0EN">ALT_NOC_FW_DDR_L3_SCR_EN_SET_HPSREG0EN</a> </td></tr>
<tr>
<td align="left">[1] </td><td align="left">W </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___s_e_t.html#ALT_NOC_FW_DDR_L3_SCR_EN_SET_HPSREG1EN">ALT_NOC_FW_DDR_L3_SCR_EN_SET_HPSREG1EN</a> </td></tr>
<tr>
<td align="left">[2] </td><td align="left">W </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___s_e_t.html#ALT_NOC_FW_DDR_L3_SCR_EN_SET_HPSREG2EN">ALT_NOC_FW_DDR_L3_SCR_EN_SET_HPSREG2EN</a> </td></tr>
<tr>
<td align="left">[3] </td><td align="left">W </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___s_e_t.html#ALT_NOC_FW_DDR_L3_SCR_EN_SET_HPSREG3EN">ALT_NOC_FW_DDR_L3_SCR_EN_SET_HPSREG3EN</a> </td></tr>
<tr>
<td align="left">[4] </td><td align="left">W </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___s_e_t.html#ALT_NOC_FW_DDR_L3_SCR_EN_SET_HPSREG4EN">ALT_NOC_FW_DDR_L3_SCR_EN_SET_HPSREG4EN</a> </td></tr>
<tr>
<td align="left">[5] </td><td align="left">W </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___s_e_t.html#ALT_NOC_FW_DDR_L3_SCR_EN_SET_HPSREG5EN">ALT_NOC_FW_DDR_L3_SCR_EN_SET_HPSREG5EN</a> </td></tr>
<tr>
<td align="left">[6] </td><td align="left">W </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___s_e_t.html#ALT_NOC_FW_DDR_L3_SCR_EN_SET_HPSREG6EN">ALT_NOC_FW_DDR_L3_SCR_EN_SET_HPSREG6EN</a> </td></tr>
<tr>
<td align="left">[7] </td><td align="left">W </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___s_e_t.html#ALT_NOC_FW_DDR_L3_SCR_EN_SET_HPSREG7EN">ALT_NOC_FW_DDR_L3_SCR_EN_SET_HPSREG7EN</a> </td></tr>
<tr>
<td align="left">[31:8] </td><td align="left">??? </td><td align="left">0x0 </td><td align="left"><em>UNDEFINED</em> </td></tr>
</table>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : hpsregion0enable </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpe92cb26a7eeb4c08b20dd216f41f3bc0"></a><a class="anchor" id="ALT_NOC_FW_DDR_L3_SCR_EN_SET_HPSREG0EN"></a></p>
<p>HPS Region 0 Enable Set.</p>
<p>Writing zero has no effect</p>
<p>Writing one will set the hpsregion0enable bit to one</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga701bcbf144ecd8755bdf76a33aba3446"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___s_e_t.html#ga701bcbf144ecd8755bdf76a33aba3446">ALT_NOC_FW_DDR_L3_SCR_EN_SET_HPSREG0EN_LSB</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga701bcbf144ecd8755bdf76a33aba3446"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55a09493e6f36a754f4bfdf6baed519e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___s_e_t.html#ga55a09493e6f36a754f4bfdf6baed519e">ALT_NOC_FW_DDR_L3_SCR_EN_SET_HPSREG0EN_MSB</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga55a09493e6f36a754f4bfdf6baed519e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga633d46127e92ff2d9e1b4141b20f885d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___s_e_t.html#ga633d46127e92ff2d9e1b4141b20f885d">ALT_NOC_FW_DDR_L3_SCR_EN_SET_HPSREG0EN_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga633d46127e92ff2d9e1b4141b20f885d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacadaf09d2f418d277887c660a19ca9d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___s_e_t.html#gacadaf09d2f418d277887c660a19ca9d1">ALT_NOC_FW_DDR_L3_SCR_EN_SET_HPSREG0EN_SET_MSK</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="separator:gacadaf09d2f418d277887c660a19ca9d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ab54fa36780a81d032371a026217577"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___s_e_t.html#ga7ab54fa36780a81d032371a026217577">ALT_NOC_FW_DDR_L3_SCR_EN_SET_HPSREG0EN_CLR_MSK</a>&#160;&#160;&#160;0xfffffffe</td></tr>
<tr class="separator:ga7ab54fa36780a81d032371a026217577"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae92cea2f488deb3d3a34bcbfdcf70ad5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___s_e_t.html#gae92cea2f488deb3d3a34bcbfdcf70ad5">ALT_NOC_FW_DDR_L3_SCR_EN_SET_HPSREG0EN_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gae92cea2f488deb3d3a34bcbfdcf70ad5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd7a443aff96b40652886b3fae22e817"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___s_e_t.html#gabd7a443aff96b40652886b3fae22e817">ALT_NOC_FW_DDR_L3_SCR_EN_SET_HPSREG0EN_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000001) &gt;&gt; 0)</td></tr>
<tr class="separator:gabd7a443aff96b40652886b3fae22e817"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad08eee0769e8332b40d3b56539d15b10"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___s_e_t.html#gad08eee0769e8332b40d3b56539d15b10">ALT_NOC_FW_DDR_L3_SCR_EN_SET_HPSREG0EN_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 0) &amp; 0x00000001)</td></tr>
<tr class="separator:gad08eee0769e8332b40d3b56539d15b10"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : hpsregion1enable </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpcf0c698f93291772467c0ac3b912cd06"></a><a class="anchor" id="ALT_NOC_FW_DDR_L3_SCR_EN_SET_HPSREG1EN"></a></p>
<p>HPS Region 0 Enable Set.</p>
<p>Writing zero has no effect</p>
<p>Writing one will set the hpsregion1enable bit to one</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga187f581165f0682e6ab3fd983ba6473b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___s_e_t.html#ga187f581165f0682e6ab3fd983ba6473b">ALT_NOC_FW_DDR_L3_SCR_EN_SET_HPSREG1EN_LSB</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga187f581165f0682e6ab3fd983ba6473b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa190735c2951b2e6dbdef30190f381e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___s_e_t.html#gaa190735c2951b2e6dbdef30190f381e7">ALT_NOC_FW_DDR_L3_SCR_EN_SET_HPSREG1EN_MSB</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gaa190735c2951b2e6dbdef30190f381e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ecabb8ccdedb91779389524289ae410"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___s_e_t.html#ga4ecabb8ccdedb91779389524289ae410">ALT_NOC_FW_DDR_L3_SCR_EN_SET_HPSREG1EN_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga4ecabb8ccdedb91779389524289ae410"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01ee4558b9a15ec0bb98fc88fe3d88e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___s_e_t.html#ga01ee4558b9a15ec0bb98fc88fe3d88e4">ALT_NOC_FW_DDR_L3_SCR_EN_SET_HPSREG1EN_SET_MSK</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr class="separator:ga01ee4558b9a15ec0bb98fc88fe3d88e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf30c9872b976f051ddbeed6c4df7837a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___s_e_t.html#gaf30c9872b976f051ddbeed6c4df7837a">ALT_NOC_FW_DDR_L3_SCR_EN_SET_HPSREG1EN_CLR_MSK</a>&#160;&#160;&#160;0xfffffffd</td></tr>
<tr class="separator:gaf30c9872b976f051ddbeed6c4df7837a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95b986bd6b227308e7d25a1a79fa7bdd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___s_e_t.html#ga95b986bd6b227308e7d25a1a79fa7bdd">ALT_NOC_FW_DDR_L3_SCR_EN_SET_HPSREG1EN_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga95b986bd6b227308e7d25a1a79fa7bdd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66d8e42cd7aed7354041ea0b30c2712e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___s_e_t.html#ga66d8e42cd7aed7354041ea0b30c2712e">ALT_NOC_FW_DDR_L3_SCR_EN_SET_HPSREG1EN_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000002) &gt;&gt; 1)</td></tr>
<tr class="separator:ga66d8e42cd7aed7354041ea0b30c2712e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga366fcc5d84b4f43bf1b803e45ccbd5f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___s_e_t.html#ga366fcc5d84b4f43bf1b803e45ccbd5f9">ALT_NOC_FW_DDR_L3_SCR_EN_SET_HPSREG1EN_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 1) &amp; 0x00000002)</td></tr>
<tr class="separator:ga366fcc5d84b4f43bf1b803e45ccbd5f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : hpsregion2enable </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpb25d003a37c1a25e21d2aad0c7ce6ee1"></a><a class="anchor" id="ALT_NOC_FW_DDR_L3_SCR_EN_SET_HPSREG2EN"></a></p>
<p>HPS Region 0 Enable Set.</p>
<p>Writing zero has no effect</p>
<p>Writing one will set the hpsregion2enable bit to one</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga27efbcf303fac832db618bca737b6092"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___s_e_t.html#ga27efbcf303fac832db618bca737b6092">ALT_NOC_FW_DDR_L3_SCR_EN_SET_HPSREG2EN_LSB</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga27efbcf303fac832db618bca737b6092"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb5c4d3508e267af8c899277aa81d4d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___s_e_t.html#gacb5c4d3508e267af8c899277aa81d4d9">ALT_NOC_FW_DDR_L3_SCR_EN_SET_HPSREG2EN_MSB</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:gacb5c4d3508e267af8c899277aa81d4d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0187b3bd85ede84ff18c4bde0c309d51"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___s_e_t.html#ga0187b3bd85ede84ff18c4bde0c309d51">ALT_NOC_FW_DDR_L3_SCR_EN_SET_HPSREG2EN_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga0187b3bd85ede84ff18c4bde0c309d51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab31607fbd4f73865b3bdab3d40d2caa5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___s_e_t.html#gab31607fbd4f73865b3bdab3d40d2caa5">ALT_NOC_FW_DDR_L3_SCR_EN_SET_HPSREG2EN_SET_MSK</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr class="separator:gab31607fbd4f73865b3bdab3d40d2caa5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga50f0cf4014f18e1b259e77002f3b0f42"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___s_e_t.html#ga50f0cf4014f18e1b259e77002f3b0f42">ALT_NOC_FW_DDR_L3_SCR_EN_SET_HPSREG2EN_CLR_MSK</a>&#160;&#160;&#160;0xfffffffb</td></tr>
<tr class="separator:ga50f0cf4014f18e1b259e77002f3b0f42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca4e284e5cf15d1f5bd9eebb4bcc0eaf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___s_e_t.html#gaca4e284e5cf15d1f5bd9eebb4bcc0eaf">ALT_NOC_FW_DDR_L3_SCR_EN_SET_HPSREG2EN_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gaca4e284e5cf15d1f5bd9eebb4bcc0eaf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada6beb587a3e1d82b6c2ebcf0f3a10b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___s_e_t.html#gada6beb587a3e1d82b6c2ebcf0f3a10b0">ALT_NOC_FW_DDR_L3_SCR_EN_SET_HPSREG2EN_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000004) &gt;&gt; 2)</td></tr>
<tr class="separator:gada6beb587a3e1d82b6c2ebcf0f3a10b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga248e4e8c60ed92aff5749fb9c5a5cc4b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___s_e_t.html#ga248e4e8c60ed92aff5749fb9c5a5cc4b">ALT_NOC_FW_DDR_L3_SCR_EN_SET_HPSREG2EN_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 2) &amp; 0x00000004)</td></tr>
<tr class="separator:ga248e4e8c60ed92aff5749fb9c5a5cc4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : hpsregion3enable </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp32c67c787433f8a8ffceecd1928052c1"></a><a class="anchor" id="ALT_NOC_FW_DDR_L3_SCR_EN_SET_HPSREG3EN"></a></p>
<p>HPS Region 0 Enable Set.</p>
<p>Writing zero has no effect</p>
<p>Writing one will set the hpsregion3enable bit to one</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gab74d8626a37d3c099cf9187c4c69e8fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___s_e_t.html#gab74d8626a37d3c099cf9187c4c69e8fa">ALT_NOC_FW_DDR_L3_SCR_EN_SET_HPSREG3EN_LSB</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:gab74d8626a37d3c099cf9187c4c69e8fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1513d592721d05c8b81108f31fae9b8e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___s_e_t.html#ga1513d592721d05c8b81108f31fae9b8e">ALT_NOC_FW_DDR_L3_SCR_EN_SET_HPSREG3EN_MSB</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:ga1513d592721d05c8b81108f31fae9b8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf8f0c51a95026fedf56b953fed3b47d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___s_e_t.html#gaf8f0c51a95026fedf56b953fed3b47d9">ALT_NOC_FW_DDR_L3_SCR_EN_SET_HPSREG3EN_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gaf8f0c51a95026fedf56b953fed3b47d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52103d43f5340c2adacf9efa1ac67394"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___s_e_t.html#ga52103d43f5340c2adacf9efa1ac67394">ALT_NOC_FW_DDR_L3_SCR_EN_SET_HPSREG3EN_SET_MSK</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr class="separator:ga52103d43f5340c2adacf9efa1ac67394"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga69bed0a4f31ea602cea84a3dca14f0cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___s_e_t.html#ga69bed0a4f31ea602cea84a3dca14f0cc">ALT_NOC_FW_DDR_L3_SCR_EN_SET_HPSREG3EN_CLR_MSK</a>&#160;&#160;&#160;0xfffffff7</td></tr>
<tr class="separator:ga69bed0a4f31ea602cea84a3dca14f0cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae344844d6af934bb62ab8c798b1aead2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___s_e_t.html#gae344844d6af934bb62ab8c798b1aead2">ALT_NOC_FW_DDR_L3_SCR_EN_SET_HPSREG3EN_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gae344844d6af934bb62ab8c798b1aead2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47747ab7bb02473db2705a04cbba2775"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___s_e_t.html#ga47747ab7bb02473db2705a04cbba2775">ALT_NOC_FW_DDR_L3_SCR_EN_SET_HPSREG3EN_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000008) &gt;&gt; 3)</td></tr>
<tr class="separator:ga47747ab7bb02473db2705a04cbba2775"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51d8c4dceec103d26f14ab3c97a5b72a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___s_e_t.html#ga51d8c4dceec103d26f14ab3c97a5b72a">ALT_NOC_FW_DDR_L3_SCR_EN_SET_HPSREG3EN_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 3) &amp; 0x00000008)</td></tr>
<tr class="separator:ga51d8c4dceec103d26f14ab3c97a5b72a"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : hpsregion4enable </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp727b49a683f5d9d2cb9054fe1c40233a"></a><a class="anchor" id="ALT_NOC_FW_DDR_L3_SCR_EN_SET_HPSREG4EN"></a></p>
<p>HPS Region 0 Enable Set.</p>
<p>Writing zero has no effect</p>
<p>Writing one will set the hpsregion4enable bit to one</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga2b69363790915b844411d1e6f957c1c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___s_e_t.html#ga2b69363790915b844411d1e6f957c1c0">ALT_NOC_FW_DDR_L3_SCR_EN_SET_HPSREG4EN_LSB</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:ga2b69363790915b844411d1e6f957c1c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaabfa88dc6405dd595d8d117d35ce935a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___s_e_t.html#gaabfa88dc6405dd595d8d117d35ce935a">ALT_NOC_FW_DDR_L3_SCR_EN_SET_HPSREG4EN_MSB</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:gaabfa88dc6405dd595d8d117d35ce935a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9338ce92b7e61374189322fb80834a7c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___s_e_t.html#ga9338ce92b7e61374189322fb80834a7c">ALT_NOC_FW_DDR_L3_SCR_EN_SET_HPSREG4EN_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga9338ce92b7e61374189322fb80834a7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07090a3d1c5ff248d4f5cc6ff6b6e487"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___s_e_t.html#ga07090a3d1c5ff248d4f5cc6ff6b6e487">ALT_NOC_FW_DDR_L3_SCR_EN_SET_HPSREG4EN_SET_MSK</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr class="separator:ga07090a3d1c5ff248d4f5cc6ff6b6e487"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9742e48a56f75873e59ab3c5c02c793"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___s_e_t.html#gaf9742e48a56f75873e59ab3c5c02c793">ALT_NOC_FW_DDR_L3_SCR_EN_SET_HPSREG4EN_CLR_MSK</a>&#160;&#160;&#160;0xffffffef</td></tr>
<tr class="separator:gaf9742e48a56f75873e59ab3c5c02c793"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05155021174ae1d921ea0ecdcbbdffc0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___s_e_t.html#ga05155021174ae1d921ea0ecdcbbdffc0">ALT_NOC_FW_DDR_L3_SCR_EN_SET_HPSREG4EN_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga05155021174ae1d921ea0ecdcbbdffc0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga014ed26c0d419ce394a6f25d3ec115c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___s_e_t.html#ga014ed26c0d419ce394a6f25d3ec115c1">ALT_NOC_FW_DDR_L3_SCR_EN_SET_HPSREG4EN_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000010) &gt;&gt; 4)</td></tr>
<tr class="separator:ga014ed26c0d419ce394a6f25d3ec115c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ef5b75c5a1e7995f3b6d1e9cc6777f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___s_e_t.html#ga0ef5b75c5a1e7995f3b6d1e9cc6777f6">ALT_NOC_FW_DDR_L3_SCR_EN_SET_HPSREG4EN_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 4) &amp; 0x00000010)</td></tr>
<tr class="separator:ga0ef5b75c5a1e7995f3b6d1e9cc6777f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : hpsregion5enable </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpe5c0873ce978d3cdc2bd45a75ebb6f77"></a><a class="anchor" id="ALT_NOC_FW_DDR_L3_SCR_EN_SET_HPSREG5EN"></a></p>
<p>HPS Region 0 Enable Set.</p>
<p>Writing zero has no effect</p>
<p>Writing one will set the hpsregion5enable bit to one</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gad2e197733a961d55ead9182913fcdfdc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___s_e_t.html#gad2e197733a961d55ead9182913fcdfdc">ALT_NOC_FW_DDR_L3_SCR_EN_SET_HPSREG5EN_LSB</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:gad2e197733a961d55ead9182913fcdfdc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa68254c7d25b95b6350324fb06817548"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___s_e_t.html#gaa68254c7d25b95b6350324fb06817548">ALT_NOC_FW_DDR_L3_SCR_EN_SET_HPSREG5EN_MSB</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:gaa68254c7d25b95b6350324fb06817548"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ab067321f4523da0f38b64b041867fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___s_e_t.html#ga2ab067321f4523da0f38b64b041867fc">ALT_NOC_FW_DDR_L3_SCR_EN_SET_HPSREG5EN_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga2ab067321f4523da0f38b64b041867fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d725f3fb49b37b982b8ffadc72f0cd0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___s_e_t.html#ga1d725f3fb49b37b982b8ffadc72f0cd0">ALT_NOC_FW_DDR_L3_SCR_EN_SET_HPSREG5EN_SET_MSK</a>&#160;&#160;&#160;0x00000020</td></tr>
<tr class="separator:ga1d725f3fb49b37b982b8ffadc72f0cd0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b8b7a211eeadd9a7328e6f904bbc427"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___s_e_t.html#ga2b8b7a211eeadd9a7328e6f904bbc427">ALT_NOC_FW_DDR_L3_SCR_EN_SET_HPSREG5EN_CLR_MSK</a>&#160;&#160;&#160;0xffffffdf</td></tr>
<tr class="separator:ga2b8b7a211eeadd9a7328e6f904bbc427"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad687cf76a38e8f2480ac74163c26def0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___s_e_t.html#gad687cf76a38e8f2480ac74163c26def0">ALT_NOC_FW_DDR_L3_SCR_EN_SET_HPSREG5EN_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gad687cf76a38e8f2480ac74163c26def0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf431b8f06ed22a151cdf619a3f7714b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___s_e_t.html#gaf431b8f06ed22a151cdf619a3f7714b9">ALT_NOC_FW_DDR_L3_SCR_EN_SET_HPSREG5EN_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000020) &gt;&gt; 5)</td></tr>
<tr class="separator:gaf431b8f06ed22a151cdf619a3f7714b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd6651c963ddd063042035dccc6063d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___s_e_t.html#gacd6651c963ddd063042035dccc6063d6">ALT_NOC_FW_DDR_L3_SCR_EN_SET_HPSREG5EN_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 5) &amp; 0x00000020)</td></tr>
<tr class="separator:gacd6651c963ddd063042035dccc6063d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : hpsregion6enable </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp7aace29cde171b036af313ff3d0f5617"></a><a class="anchor" id="ALT_NOC_FW_DDR_L3_SCR_EN_SET_HPSREG6EN"></a></p>
<p>HPS Region 0 Enable Set.</p>
<p>Writing zero has no effect</p>
<p>Writing one will set the hpsregion6enable bit to one</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gafb752524fa6efe2cd0def1fc2e0356a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___s_e_t.html#gafb752524fa6efe2cd0def1fc2e0356a9">ALT_NOC_FW_DDR_L3_SCR_EN_SET_HPSREG6EN_LSB</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:gafb752524fa6efe2cd0def1fc2e0356a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga994fcf437aa271418b15a5925cb5d342"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___s_e_t.html#ga994fcf437aa271418b15a5925cb5d342">ALT_NOC_FW_DDR_L3_SCR_EN_SET_HPSREG6EN_MSB</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:ga994fcf437aa271418b15a5925cb5d342"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f67c5003cd5d906fa0a22b124f0d2d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___s_e_t.html#ga1f67c5003cd5d906fa0a22b124f0d2d3">ALT_NOC_FW_DDR_L3_SCR_EN_SET_HPSREG6EN_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga1f67c5003cd5d906fa0a22b124f0d2d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab7c45616f14be2bfb98ab1267e878202"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___s_e_t.html#gab7c45616f14be2bfb98ab1267e878202">ALT_NOC_FW_DDR_L3_SCR_EN_SET_HPSREG6EN_SET_MSK</a>&#160;&#160;&#160;0x00000040</td></tr>
<tr class="separator:gab7c45616f14be2bfb98ab1267e878202"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab14e23a69e0667250e9762c31e637475"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___s_e_t.html#gab14e23a69e0667250e9762c31e637475">ALT_NOC_FW_DDR_L3_SCR_EN_SET_HPSREG6EN_CLR_MSK</a>&#160;&#160;&#160;0xffffffbf</td></tr>
<tr class="separator:gab14e23a69e0667250e9762c31e637475"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7698c626e06ddcb59be1e8f183ba5f8a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___s_e_t.html#ga7698c626e06ddcb59be1e8f183ba5f8a">ALT_NOC_FW_DDR_L3_SCR_EN_SET_HPSREG6EN_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga7698c626e06ddcb59be1e8f183ba5f8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53f6abfb79431f8d1c8367bf5244a0fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___s_e_t.html#ga53f6abfb79431f8d1c8367bf5244a0fb">ALT_NOC_FW_DDR_L3_SCR_EN_SET_HPSREG6EN_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000040) &gt;&gt; 6)</td></tr>
<tr class="separator:ga53f6abfb79431f8d1c8367bf5244a0fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86bf70e24214de3fc7601b0b09c46623"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___s_e_t.html#ga86bf70e24214de3fc7601b0b09c46623">ALT_NOC_FW_DDR_L3_SCR_EN_SET_HPSREG6EN_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 6) &amp; 0x00000040)</td></tr>
<tr class="separator:ga86bf70e24214de3fc7601b0b09c46623"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : hpsregion7enable </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp1fff00ef57c53b03e066e8974799ed21"></a><a class="anchor" id="ALT_NOC_FW_DDR_L3_SCR_EN_SET_HPSREG7EN"></a></p>
<p>HPS Region 0 Enable Set.</p>
<p>Writing zero has no effect</p>
<p>Writing one will set the hpsregion7enable bit to one</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gadd06a8487080c9d8d2d64e894fbee5cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___s_e_t.html#gadd06a8487080c9d8d2d64e894fbee5cb">ALT_NOC_FW_DDR_L3_SCR_EN_SET_HPSREG7EN_LSB</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:gadd06a8487080c9d8d2d64e894fbee5cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad6361055fe570d73ad6da34c77cb890"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___s_e_t.html#gaad6361055fe570d73ad6da34c77cb890">ALT_NOC_FW_DDR_L3_SCR_EN_SET_HPSREG7EN_MSB</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:gaad6361055fe570d73ad6da34c77cb890"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga424bd04ce3525cdfc8b148d18a1fd61d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___s_e_t.html#ga424bd04ce3525cdfc8b148d18a1fd61d">ALT_NOC_FW_DDR_L3_SCR_EN_SET_HPSREG7EN_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga424bd04ce3525cdfc8b148d18a1fd61d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa58bc24bbaf00d3f33236fd71fb43e17"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___s_e_t.html#gaa58bc24bbaf00d3f33236fd71fb43e17">ALT_NOC_FW_DDR_L3_SCR_EN_SET_HPSREG7EN_SET_MSK</a>&#160;&#160;&#160;0x00000080</td></tr>
<tr class="separator:gaa58bc24bbaf00d3f33236fd71fb43e17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf752f8f5ec3509faddd2ea7d2be6409"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___s_e_t.html#gabf752f8f5ec3509faddd2ea7d2be6409">ALT_NOC_FW_DDR_L3_SCR_EN_SET_HPSREG7EN_CLR_MSK</a>&#160;&#160;&#160;0xffffff7f</td></tr>
<tr class="separator:gabf752f8f5ec3509faddd2ea7d2be6409"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ba6491a166bae44c880d4df0f5b29a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___s_e_t.html#ga9ba6491a166bae44c880d4df0f5b29a7">ALT_NOC_FW_DDR_L3_SCR_EN_SET_HPSREG7EN_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga9ba6491a166bae44c880d4df0f5b29a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf7adf5237d12c59df7cfba5742db2aa5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___s_e_t.html#gaf7adf5237d12c59df7cfba5742db2aa5">ALT_NOC_FW_DDR_L3_SCR_EN_SET_HPSREG7EN_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000080) &gt;&gt; 7)</td></tr>
<tr class="separator:gaf7adf5237d12c59df7cfba5742db2aa5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga535a93fbd70e5ce1da38eb5fcb5ac3c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___s_e_t.html#ga535a93fbd70e5ce1da38eb5fcb5ac3c6">ALT_NOC_FW_DDR_L3_SCR_EN_SET_HPSREG7EN_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 7) &amp; 0x00000080)</td></tr>
<tr class="separator:ga535a93fbd70e5ce1da38eb5fcb5ac3c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:struct_a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___s_e_t__s"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___s_e_t.html#struct_a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___s_e_t__s">ALT_NOC_FW_DDR_L3_SCR_EN_SET_s</a></td></tr>
<tr class="separator:struct_a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___s_e_t__s"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gab1bb933e33dd5f450c45f7d0471e4ae2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___s_e_t.html#gab1bb933e33dd5f450c45f7d0471e4ae2">ALT_NOC_FW_DDR_L3_SCR_EN_SET_RESET</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr class="separator:gab1bb933e33dd5f450c45f7d0471e4ae2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52e43162d512987b01ca2619092c1dbd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___s_e_t.html#ga52e43162d512987b01ca2619092c1dbd">ALT_NOC_FW_DDR_L3_SCR_EN_SET_OFST</a>&#160;&#160;&#160;0x4</td></tr>
<tr class="separator:ga52e43162d512987b01ca2619092c1dbd"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:ga666571acccc416b6b092e2cd4af482b1"><td class="memItemLeft" align="right" valign="top">typedef struct <br class="typebreak"/>
<a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___s_e_t.html#struct_a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___s_e_t__s">ALT_NOC_FW_DDR_L3_SCR_EN_SET_s</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___s_e_t.html#ga666571acccc416b6b092e2cd4af482b1">ALT_NOC_FW_DDR_L3_SCR_EN_SET_t</a></td></tr>
<tr class="separator:ga666571acccc416b6b092e2cd4af482b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<hr/><h2 class="groupheader">Data Structure Documentation</h2>
<a name="struct_a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___s_e_t__s" id="struct_a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___s_e_t__s"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct ALT_NOC_FW_DDR_L3_SCR_EN_SET_s</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p><b> WARNING: The C register and register group struct declarations are provided for convenience and illustrative purposes. They should, however, be used with caution as the C language standard provides no guarantees about the alignment or atomicity of device memory accesses. The recommended practice for writing hardware drivers is to use the SoCAL access macros and <a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l___r_w___f_u_n_c.html#ga77db76edef8b90adb75eb837325b5d11">alt_read_word()</a> and <a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l___r_w___f_u_n_c.html#gac135ea12921af3aeb033c92ddb82c66c">alt_write_word()</a> functions. </b></p>
<p>The struct declaration for register <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___s_e_t.html">ALT_NOC_FW_DDR_L3_SCR_EN_SET</a>. </p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a27f9c84fa9f41ab5d92ddf7258318553"></a>uint32_t</td>
<td class="fieldname">
hpsregion0enable: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___s_e_t.html#ALT_NOC_FW_DDR_L3_SCR_EN_SET_HPSREG0EN">ALT_NOC_FW_DDR_L3_SCR_EN_SET_HPSREG0EN</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a93873ebe99558ce4dad7ae3a1672847b"></a>uint32_t</td>
<td class="fieldname">
hpsregion1enable: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___s_e_t.html#ALT_NOC_FW_DDR_L3_SCR_EN_SET_HPSREG1EN">ALT_NOC_FW_DDR_L3_SCR_EN_SET_HPSREG1EN</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a095a2ce7065f0375dd6644d88069e2ba"></a>uint32_t</td>
<td class="fieldname">
hpsregion2enable: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___s_e_t.html#ALT_NOC_FW_DDR_L3_SCR_EN_SET_HPSREG2EN">ALT_NOC_FW_DDR_L3_SCR_EN_SET_HPSREG2EN</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a540e25785a9f42d397476a0ab4fe9c6d"></a>uint32_t</td>
<td class="fieldname">
hpsregion3enable: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___s_e_t.html#ALT_NOC_FW_DDR_L3_SCR_EN_SET_HPSREG3EN">ALT_NOC_FW_DDR_L3_SCR_EN_SET_HPSREG3EN</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="af3a17c857a8635e3b19ffc949d4ad873"></a>uint32_t</td>
<td class="fieldname">
hpsregion4enable: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___s_e_t.html#ALT_NOC_FW_DDR_L3_SCR_EN_SET_HPSREG4EN">ALT_NOC_FW_DDR_L3_SCR_EN_SET_HPSREG4EN</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a1fe2d1ea2bfe5a2e027241dfc55ebe0d"></a>uint32_t</td>
<td class="fieldname">
hpsregion5enable: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___s_e_t.html#ALT_NOC_FW_DDR_L3_SCR_EN_SET_HPSREG5EN">ALT_NOC_FW_DDR_L3_SCR_EN_SET_HPSREG5EN</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a499bab361c60343b8316835a7061622b"></a>uint32_t</td>
<td class="fieldname">
hpsregion6enable: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___s_e_t.html#ALT_NOC_FW_DDR_L3_SCR_EN_SET_HPSREG6EN">ALT_NOC_FW_DDR_L3_SCR_EN_SET_HPSREG6EN</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="acfa25e90873fcbe60dd7887961f45778"></a>uint32_t</td>
<td class="fieldname">
hpsregion7enable: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___s_e_t.html#ALT_NOC_FW_DDR_L3_SCR_EN_SET_HPSREG7EN">ALT_NOC_FW_DDR_L3_SCR_EN_SET_HPSREG7EN</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="afd625fd17dea15726a489870c17ed98a"></a>uint32_t</td>
<td class="fieldname">
__pad0__: 24</td>
<td class="fielddoc">
<em>UNDEFINED</em> </td></tr>
</table>

</div>
</div>
<h2 class="groupheader">Macro Definitions</h2>
<a class="anchor" id="ga701bcbf144ecd8755bdf76a33aba3446"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_DDR_L3_SCR_EN_SET_HPSREG0EN_LSB&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___s_e_t.html#ALT_NOC_FW_DDR_L3_SCR_EN_SET_HPSREG0EN">ALT_NOC_FW_DDR_L3_SCR_EN_SET_HPSREG0EN</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga55a09493e6f36a754f4bfdf6baed519e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_DDR_L3_SCR_EN_SET_HPSREG0EN_MSB&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___s_e_t.html#ALT_NOC_FW_DDR_L3_SCR_EN_SET_HPSREG0EN">ALT_NOC_FW_DDR_L3_SCR_EN_SET_HPSREG0EN</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga633d46127e92ff2d9e1b4141b20f885d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_DDR_L3_SCR_EN_SET_HPSREG0EN_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___s_e_t.html#ALT_NOC_FW_DDR_L3_SCR_EN_SET_HPSREG0EN">ALT_NOC_FW_DDR_L3_SCR_EN_SET_HPSREG0EN</a> register field. </p>

</div>
</div>
<a class="anchor" id="gacadaf09d2f418d277887c660a19ca9d1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_DDR_L3_SCR_EN_SET_HPSREG0EN_SET_MSK&#160;&#160;&#160;0x00000001</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___s_e_t.html#ALT_NOC_FW_DDR_L3_SCR_EN_SET_HPSREG0EN">ALT_NOC_FW_DDR_L3_SCR_EN_SET_HPSREG0EN</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga7ab54fa36780a81d032371a026217577"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_DDR_L3_SCR_EN_SET_HPSREG0EN_CLR_MSK&#160;&#160;&#160;0xfffffffe</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___s_e_t.html#ALT_NOC_FW_DDR_L3_SCR_EN_SET_HPSREG0EN">ALT_NOC_FW_DDR_L3_SCR_EN_SET_HPSREG0EN</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gae92cea2f488deb3d3a34bcbfdcf70ad5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_DDR_L3_SCR_EN_SET_HPSREG0EN_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___s_e_t.html#ALT_NOC_FW_DDR_L3_SCR_EN_SET_HPSREG0EN">ALT_NOC_FW_DDR_L3_SCR_EN_SET_HPSREG0EN</a> register field. </p>

</div>
</div>
<a class="anchor" id="gabd7a443aff96b40652886b3fae22e817"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_DDR_L3_SCR_EN_SET_HPSREG0EN_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000001) &gt;&gt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___s_e_t.html#ALT_NOC_FW_DDR_L3_SCR_EN_SET_HPSREG0EN">ALT_NOC_FW_DDR_L3_SCR_EN_SET_HPSREG0EN</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gad08eee0769e8332b40d3b56539d15b10"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_DDR_L3_SCR_EN_SET_HPSREG0EN_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 0) &amp; 0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___s_e_t.html#ALT_NOC_FW_DDR_L3_SCR_EN_SET_HPSREG0EN">ALT_NOC_FW_DDR_L3_SCR_EN_SET_HPSREG0EN</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga187f581165f0682e6ab3fd983ba6473b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_DDR_L3_SCR_EN_SET_HPSREG1EN_LSB&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___s_e_t.html#ALT_NOC_FW_DDR_L3_SCR_EN_SET_HPSREG1EN">ALT_NOC_FW_DDR_L3_SCR_EN_SET_HPSREG1EN</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaa190735c2951b2e6dbdef30190f381e7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_DDR_L3_SCR_EN_SET_HPSREG1EN_MSB&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___s_e_t.html#ALT_NOC_FW_DDR_L3_SCR_EN_SET_HPSREG1EN">ALT_NOC_FW_DDR_L3_SCR_EN_SET_HPSREG1EN</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga4ecabb8ccdedb91779389524289ae410"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_DDR_L3_SCR_EN_SET_HPSREG1EN_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___s_e_t.html#ALT_NOC_FW_DDR_L3_SCR_EN_SET_HPSREG1EN">ALT_NOC_FW_DDR_L3_SCR_EN_SET_HPSREG1EN</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga01ee4558b9a15ec0bb98fc88fe3d88e4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_DDR_L3_SCR_EN_SET_HPSREG1EN_SET_MSK&#160;&#160;&#160;0x00000002</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___s_e_t.html#ALT_NOC_FW_DDR_L3_SCR_EN_SET_HPSREG1EN">ALT_NOC_FW_DDR_L3_SCR_EN_SET_HPSREG1EN</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gaf30c9872b976f051ddbeed6c4df7837a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_DDR_L3_SCR_EN_SET_HPSREG1EN_CLR_MSK&#160;&#160;&#160;0xfffffffd</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___s_e_t.html#ALT_NOC_FW_DDR_L3_SCR_EN_SET_HPSREG1EN">ALT_NOC_FW_DDR_L3_SCR_EN_SET_HPSREG1EN</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga95b986bd6b227308e7d25a1a79fa7bdd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_DDR_L3_SCR_EN_SET_HPSREG1EN_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___s_e_t.html#ALT_NOC_FW_DDR_L3_SCR_EN_SET_HPSREG1EN">ALT_NOC_FW_DDR_L3_SCR_EN_SET_HPSREG1EN</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga66d8e42cd7aed7354041ea0b30c2712e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_DDR_L3_SCR_EN_SET_HPSREG1EN_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000002) &gt;&gt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___s_e_t.html#ALT_NOC_FW_DDR_L3_SCR_EN_SET_HPSREG1EN">ALT_NOC_FW_DDR_L3_SCR_EN_SET_HPSREG1EN</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga366fcc5d84b4f43bf1b803e45ccbd5f9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_DDR_L3_SCR_EN_SET_HPSREG1EN_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 1) &amp; 0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___s_e_t.html#ALT_NOC_FW_DDR_L3_SCR_EN_SET_HPSREG1EN">ALT_NOC_FW_DDR_L3_SCR_EN_SET_HPSREG1EN</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga27efbcf303fac832db618bca737b6092"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_DDR_L3_SCR_EN_SET_HPSREG2EN_LSB&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___s_e_t.html#ALT_NOC_FW_DDR_L3_SCR_EN_SET_HPSREG2EN">ALT_NOC_FW_DDR_L3_SCR_EN_SET_HPSREG2EN</a> register field. </p>

</div>
</div>
<a class="anchor" id="gacb5c4d3508e267af8c899277aa81d4d9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_DDR_L3_SCR_EN_SET_HPSREG2EN_MSB&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___s_e_t.html#ALT_NOC_FW_DDR_L3_SCR_EN_SET_HPSREG2EN">ALT_NOC_FW_DDR_L3_SCR_EN_SET_HPSREG2EN</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga0187b3bd85ede84ff18c4bde0c309d51"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_DDR_L3_SCR_EN_SET_HPSREG2EN_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___s_e_t.html#ALT_NOC_FW_DDR_L3_SCR_EN_SET_HPSREG2EN">ALT_NOC_FW_DDR_L3_SCR_EN_SET_HPSREG2EN</a> register field. </p>

</div>
</div>
<a class="anchor" id="gab31607fbd4f73865b3bdab3d40d2caa5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_DDR_L3_SCR_EN_SET_HPSREG2EN_SET_MSK&#160;&#160;&#160;0x00000004</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___s_e_t.html#ALT_NOC_FW_DDR_L3_SCR_EN_SET_HPSREG2EN">ALT_NOC_FW_DDR_L3_SCR_EN_SET_HPSREG2EN</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga50f0cf4014f18e1b259e77002f3b0f42"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_DDR_L3_SCR_EN_SET_HPSREG2EN_CLR_MSK&#160;&#160;&#160;0xfffffffb</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___s_e_t.html#ALT_NOC_FW_DDR_L3_SCR_EN_SET_HPSREG2EN">ALT_NOC_FW_DDR_L3_SCR_EN_SET_HPSREG2EN</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gaca4e284e5cf15d1f5bd9eebb4bcc0eaf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_DDR_L3_SCR_EN_SET_HPSREG2EN_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___s_e_t.html#ALT_NOC_FW_DDR_L3_SCR_EN_SET_HPSREG2EN">ALT_NOC_FW_DDR_L3_SCR_EN_SET_HPSREG2EN</a> register field. </p>

</div>
</div>
<a class="anchor" id="gada6beb587a3e1d82b6c2ebcf0f3a10b0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_DDR_L3_SCR_EN_SET_HPSREG2EN_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000004) &gt;&gt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___s_e_t.html#ALT_NOC_FW_DDR_L3_SCR_EN_SET_HPSREG2EN">ALT_NOC_FW_DDR_L3_SCR_EN_SET_HPSREG2EN</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga248e4e8c60ed92aff5749fb9c5a5cc4b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_DDR_L3_SCR_EN_SET_HPSREG2EN_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 2) &amp; 0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___s_e_t.html#ALT_NOC_FW_DDR_L3_SCR_EN_SET_HPSREG2EN">ALT_NOC_FW_DDR_L3_SCR_EN_SET_HPSREG2EN</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gab74d8626a37d3c099cf9187c4c69e8fa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_DDR_L3_SCR_EN_SET_HPSREG3EN_LSB&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___s_e_t.html#ALT_NOC_FW_DDR_L3_SCR_EN_SET_HPSREG3EN">ALT_NOC_FW_DDR_L3_SCR_EN_SET_HPSREG3EN</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga1513d592721d05c8b81108f31fae9b8e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_DDR_L3_SCR_EN_SET_HPSREG3EN_MSB&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___s_e_t.html#ALT_NOC_FW_DDR_L3_SCR_EN_SET_HPSREG3EN">ALT_NOC_FW_DDR_L3_SCR_EN_SET_HPSREG3EN</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaf8f0c51a95026fedf56b953fed3b47d9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_DDR_L3_SCR_EN_SET_HPSREG3EN_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___s_e_t.html#ALT_NOC_FW_DDR_L3_SCR_EN_SET_HPSREG3EN">ALT_NOC_FW_DDR_L3_SCR_EN_SET_HPSREG3EN</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga52103d43f5340c2adacf9efa1ac67394"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_DDR_L3_SCR_EN_SET_HPSREG3EN_SET_MSK&#160;&#160;&#160;0x00000008</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___s_e_t.html#ALT_NOC_FW_DDR_L3_SCR_EN_SET_HPSREG3EN">ALT_NOC_FW_DDR_L3_SCR_EN_SET_HPSREG3EN</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga69bed0a4f31ea602cea84a3dca14f0cc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_DDR_L3_SCR_EN_SET_HPSREG3EN_CLR_MSK&#160;&#160;&#160;0xfffffff7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___s_e_t.html#ALT_NOC_FW_DDR_L3_SCR_EN_SET_HPSREG3EN">ALT_NOC_FW_DDR_L3_SCR_EN_SET_HPSREG3EN</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gae344844d6af934bb62ab8c798b1aead2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_DDR_L3_SCR_EN_SET_HPSREG3EN_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___s_e_t.html#ALT_NOC_FW_DDR_L3_SCR_EN_SET_HPSREG3EN">ALT_NOC_FW_DDR_L3_SCR_EN_SET_HPSREG3EN</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga47747ab7bb02473db2705a04cbba2775"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_DDR_L3_SCR_EN_SET_HPSREG3EN_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000008) &gt;&gt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___s_e_t.html#ALT_NOC_FW_DDR_L3_SCR_EN_SET_HPSREG3EN">ALT_NOC_FW_DDR_L3_SCR_EN_SET_HPSREG3EN</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga51d8c4dceec103d26f14ab3c97a5b72a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_DDR_L3_SCR_EN_SET_HPSREG3EN_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 3) &amp; 0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___s_e_t.html#ALT_NOC_FW_DDR_L3_SCR_EN_SET_HPSREG3EN">ALT_NOC_FW_DDR_L3_SCR_EN_SET_HPSREG3EN</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga2b69363790915b844411d1e6f957c1c0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_DDR_L3_SCR_EN_SET_HPSREG4EN_LSB&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___s_e_t.html#ALT_NOC_FW_DDR_L3_SCR_EN_SET_HPSREG4EN">ALT_NOC_FW_DDR_L3_SCR_EN_SET_HPSREG4EN</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaabfa88dc6405dd595d8d117d35ce935a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_DDR_L3_SCR_EN_SET_HPSREG4EN_MSB&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___s_e_t.html#ALT_NOC_FW_DDR_L3_SCR_EN_SET_HPSREG4EN">ALT_NOC_FW_DDR_L3_SCR_EN_SET_HPSREG4EN</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga9338ce92b7e61374189322fb80834a7c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_DDR_L3_SCR_EN_SET_HPSREG4EN_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___s_e_t.html#ALT_NOC_FW_DDR_L3_SCR_EN_SET_HPSREG4EN">ALT_NOC_FW_DDR_L3_SCR_EN_SET_HPSREG4EN</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga07090a3d1c5ff248d4f5cc6ff6b6e487"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_DDR_L3_SCR_EN_SET_HPSREG4EN_SET_MSK&#160;&#160;&#160;0x00000010</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___s_e_t.html#ALT_NOC_FW_DDR_L3_SCR_EN_SET_HPSREG4EN">ALT_NOC_FW_DDR_L3_SCR_EN_SET_HPSREG4EN</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gaf9742e48a56f75873e59ab3c5c02c793"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_DDR_L3_SCR_EN_SET_HPSREG4EN_CLR_MSK&#160;&#160;&#160;0xffffffef</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___s_e_t.html#ALT_NOC_FW_DDR_L3_SCR_EN_SET_HPSREG4EN">ALT_NOC_FW_DDR_L3_SCR_EN_SET_HPSREG4EN</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga05155021174ae1d921ea0ecdcbbdffc0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_DDR_L3_SCR_EN_SET_HPSREG4EN_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___s_e_t.html#ALT_NOC_FW_DDR_L3_SCR_EN_SET_HPSREG4EN">ALT_NOC_FW_DDR_L3_SCR_EN_SET_HPSREG4EN</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga014ed26c0d419ce394a6f25d3ec115c1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_DDR_L3_SCR_EN_SET_HPSREG4EN_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000010) &gt;&gt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___s_e_t.html#ALT_NOC_FW_DDR_L3_SCR_EN_SET_HPSREG4EN">ALT_NOC_FW_DDR_L3_SCR_EN_SET_HPSREG4EN</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga0ef5b75c5a1e7995f3b6d1e9cc6777f6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_DDR_L3_SCR_EN_SET_HPSREG4EN_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 4) &amp; 0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___s_e_t.html#ALT_NOC_FW_DDR_L3_SCR_EN_SET_HPSREG4EN">ALT_NOC_FW_DDR_L3_SCR_EN_SET_HPSREG4EN</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gad2e197733a961d55ead9182913fcdfdc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_DDR_L3_SCR_EN_SET_HPSREG5EN_LSB&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___s_e_t.html#ALT_NOC_FW_DDR_L3_SCR_EN_SET_HPSREG5EN">ALT_NOC_FW_DDR_L3_SCR_EN_SET_HPSREG5EN</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaa68254c7d25b95b6350324fb06817548"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_DDR_L3_SCR_EN_SET_HPSREG5EN_MSB&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___s_e_t.html#ALT_NOC_FW_DDR_L3_SCR_EN_SET_HPSREG5EN">ALT_NOC_FW_DDR_L3_SCR_EN_SET_HPSREG5EN</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga2ab067321f4523da0f38b64b041867fc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_DDR_L3_SCR_EN_SET_HPSREG5EN_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___s_e_t.html#ALT_NOC_FW_DDR_L3_SCR_EN_SET_HPSREG5EN">ALT_NOC_FW_DDR_L3_SCR_EN_SET_HPSREG5EN</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga1d725f3fb49b37b982b8ffadc72f0cd0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_DDR_L3_SCR_EN_SET_HPSREG5EN_SET_MSK&#160;&#160;&#160;0x00000020</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___s_e_t.html#ALT_NOC_FW_DDR_L3_SCR_EN_SET_HPSREG5EN">ALT_NOC_FW_DDR_L3_SCR_EN_SET_HPSREG5EN</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga2b8b7a211eeadd9a7328e6f904bbc427"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_DDR_L3_SCR_EN_SET_HPSREG5EN_CLR_MSK&#160;&#160;&#160;0xffffffdf</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___s_e_t.html#ALT_NOC_FW_DDR_L3_SCR_EN_SET_HPSREG5EN">ALT_NOC_FW_DDR_L3_SCR_EN_SET_HPSREG5EN</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gad687cf76a38e8f2480ac74163c26def0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_DDR_L3_SCR_EN_SET_HPSREG5EN_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___s_e_t.html#ALT_NOC_FW_DDR_L3_SCR_EN_SET_HPSREG5EN">ALT_NOC_FW_DDR_L3_SCR_EN_SET_HPSREG5EN</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaf431b8f06ed22a151cdf619a3f7714b9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_DDR_L3_SCR_EN_SET_HPSREG5EN_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000020) &gt;&gt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___s_e_t.html#ALT_NOC_FW_DDR_L3_SCR_EN_SET_HPSREG5EN">ALT_NOC_FW_DDR_L3_SCR_EN_SET_HPSREG5EN</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gacd6651c963ddd063042035dccc6063d6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_DDR_L3_SCR_EN_SET_HPSREG5EN_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 5) &amp; 0x00000020)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___s_e_t.html#ALT_NOC_FW_DDR_L3_SCR_EN_SET_HPSREG5EN">ALT_NOC_FW_DDR_L3_SCR_EN_SET_HPSREG5EN</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gafb752524fa6efe2cd0def1fc2e0356a9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_DDR_L3_SCR_EN_SET_HPSREG6EN_LSB&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___s_e_t.html#ALT_NOC_FW_DDR_L3_SCR_EN_SET_HPSREG6EN">ALT_NOC_FW_DDR_L3_SCR_EN_SET_HPSREG6EN</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga994fcf437aa271418b15a5925cb5d342"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_DDR_L3_SCR_EN_SET_HPSREG6EN_MSB&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___s_e_t.html#ALT_NOC_FW_DDR_L3_SCR_EN_SET_HPSREG6EN">ALT_NOC_FW_DDR_L3_SCR_EN_SET_HPSREG6EN</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga1f67c5003cd5d906fa0a22b124f0d2d3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_DDR_L3_SCR_EN_SET_HPSREG6EN_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___s_e_t.html#ALT_NOC_FW_DDR_L3_SCR_EN_SET_HPSREG6EN">ALT_NOC_FW_DDR_L3_SCR_EN_SET_HPSREG6EN</a> register field. </p>

</div>
</div>
<a class="anchor" id="gab7c45616f14be2bfb98ab1267e878202"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_DDR_L3_SCR_EN_SET_HPSREG6EN_SET_MSK&#160;&#160;&#160;0x00000040</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___s_e_t.html#ALT_NOC_FW_DDR_L3_SCR_EN_SET_HPSREG6EN">ALT_NOC_FW_DDR_L3_SCR_EN_SET_HPSREG6EN</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gab14e23a69e0667250e9762c31e637475"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_DDR_L3_SCR_EN_SET_HPSREG6EN_CLR_MSK&#160;&#160;&#160;0xffffffbf</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___s_e_t.html#ALT_NOC_FW_DDR_L3_SCR_EN_SET_HPSREG6EN">ALT_NOC_FW_DDR_L3_SCR_EN_SET_HPSREG6EN</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga7698c626e06ddcb59be1e8f183ba5f8a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_DDR_L3_SCR_EN_SET_HPSREG6EN_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___s_e_t.html#ALT_NOC_FW_DDR_L3_SCR_EN_SET_HPSREG6EN">ALT_NOC_FW_DDR_L3_SCR_EN_SET_HPSREG6EN</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga53f6abfb79431f8d1c8367bf5244a0fb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_DDR_L3_SCR_EN_SET_HPSREG6EN_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000040) &gt;&gt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___s_e_t.html#ALT_NOC_FW_DDR_L3_SCR_EN_SET_HPSREG6EN">ALT_NOC_FW_DDR_L3_SCR_EN_SET_HPSREG6EN</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga86bf70e24214de3fc7601b0b09c46623"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_DDR_L3_SCR_EN_SET_HPSREG6EN_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 6) &amp; 0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___s_e_t.html#ALT_NOC_FW_DDR_L3_SCR_EN_SET_HPSREG6EN">ALT_NOC_FW_DDR_L3_SCR_EN_SET_HPSREG6EN</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gadd06a8487080c9d8d2d64e894fbee5cb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_DDR_L3_SCR_EN_SET_HPSREG7EN_LSB&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___s_e_t.html#ALT_NOC_FW_DDR_L3_SCR_EN_SET_HPSREG7EN">ALT_NOC_FW_DDR_L3_SCR_EN_SET_HPSREG7EN</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaad6361055fe570d73ad6da34c77cb890"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_DDR_L3_SCR_EN_SET_HPSREG7EN_MSB&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___s_e_t.html#ALT_NOC_FW_DDR_L3_SCR_EN_SET_HPSREG7EN">ALT_NOC_FW_DDR_L3_SCR_EN_SET_HPSREG7EN</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga424bd04ce3525cdfc8b148d18a1fd61d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_DDR_L3_SCR_EN_SET_HPSREG7EN_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___s_e_t.html#ALT_NOC_FW_DDR_L3_SCR_EN_SET_HPSREG7EN">ALT_NOC_FW_DDR_L3_SCR_EN_SET_HPSREG7EN</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaa58bc24bbaf00d3f33236fd71fb43e17"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_DDR_L3_SCR_EN_SET_HPSREG7EN_SET_MSK&#160;&#160;&#160;0x00000080</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___s_e_t.html#ALT_NOC_FW_DDR_L3_SCR_EN_SET_HPSREG7EN">ALT_NOC_FW_DDR_L3_SCR_EN_SET_HPSREG7EN</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gabf752f8f5ec3509faddd2ea7d2be6409"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_DDR_L3_SCR_EN_SET_HPSREG7EN_CLR_MSK&#160;&#160;&#160;0xffffff7f</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___s_e_t.html#ALT_NOC_FW_DDR_L3_SCR_EN_SET_HPSREG7EN">ALT_NOC_FW_DDR_L3_SCR_EN_SET_HPSREG7EN</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga9ba6491a166bae44c880d4df0f5b29a7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_DDR_L3_SCR_EN_SET_HPSREG7EN_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___s_e_t.html#ALT_NOC_FW_DDR_L3_SCR_EN_SET_HPSREG7EN">ALT_NOC_FW_DDR_L3_SCR_EN_SET_HPSREG7EN</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaf7adf5237d12c59df7cfba5742db2aa5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_DDR_L3_SCR_EN_SET_HPSREG7EN_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000080) &gt;&gt; 7)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___s_e_t.html#ALT_NOC_FW_DDR_L3_SCR_EN_SET_HPSREG7EN">ALT_NOC_FW_DDR_L3_SCR_EN_SET_HPSREG7EN</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga535a93fbd70e5ce1da38eb5fcb5ac3c6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_DDR_L3_SCR_EN_SET_HPSREG7EN_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 7) &amp; 0x00000080)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___s_e_t.html#ALT_NOC_FW_DDR_L3_SCR_EN_SET_HPSREG7EN">ALT_NOC_FW_DDR_L3_SCR_EN_SET_HPSREG7EN</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gab1bb933e33dd5f450c45f7d0471e4ae2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_DDR_L3_SCR_EN_SET_RESET&#160;&#160;&#160;0x00000000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___s_e_t.html">ALT_NOC_FW_DDR_L3_SCR_EN_SET</a> register. </p>

</div>
</div>
<a class="anchor" id="ga52e43162d512987b01ca2619092c1dbd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_DDR_L3_SCR_EN_SET_OFST&#160;&#160;&#160;0x4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The byte offset of the <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___s_e_t.html">ALT_NOC_FW_DDR_L3_SCR_EN_SET</a> register from the beginning of the component. </p>

</div>
</div>
<h2 class="groupheader">Typedef Documentation</h2>
<a class="anchor" id="ga666571acccc416b6b092e2cd4af482b1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___s_e_t.html#struct_a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___s_e_t__s">ALT_NOC_FW_DDR_L3_SCR_EN_SET_s</a> <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___s_e_t.html#ga666571acccc416b6b092e2cd4af482b1">ALT_NOC_FW_DDR_L3_SCR_EN_SET_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The typedef declaration for register <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___s_e_t.html">ALT_NOC_FW_DDR_L3_SCR_EN_SET</a>. </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Thu Sep 13 2018 01:56:44 for Altera SoCAL by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.2 </li>
  </ul>
</div>
</body>
</html>
