# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../project_dice.srcs/sources_1/new/controller.v" \
"../../../../project_dice.srcs/sources_1/new/datapath.v" \
"../../../../project_dice.srcs/sources_1/new/modcnt_1to6.v" \
"../../../../project_dice.srcs/sources_1/new/dice_core.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
