ModuleName week04sixth
LanguageType Veirlog
GridInterval 8
MillimetersIn100RealScaledUnit 25
ZoomOutScale 64
NumberOfHorzPapaers 8
NumberOfVertPapaers 4
Parameters
End
Wires
Wire Name: b0
LV: 9
RV: 0
Width: 10
Edges
Edge X1: 88 ,Y1: 360 ,X2: 184 ,Y2: 360
End
Branches
End
Wire Name: b1
LV: 3
RV: 0
Width: 4
Edges
Edge X1: 352 ,Y1: 376 ,X2: 384 ,Y2: 376
End
Branches
End
Wire Name: b5
LV: 3
RV: 0
Width: 4
Edges
Edge X1: 568 ,Y1: 264 ,X2: 568 ,Y2: 376
Edge X1: 568 ,Y1: 264 ,X2: 664 ,Y2: 264
End
Branches
End
Wire Name: b6
LV: 3
RV: 0
Width: 4
Edges
Edge X1: 568 ,Y1: 392 ,X2: 632 ,Y2: 392
Edge X1: 632 ,Y1: 280 ,X2: 632 ,Y2: 392
Edge X1: 632 ,Y1: 280 ,X2: 664 ,Y2: 280
End
Branches
End
Wire Name: w14
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 816 ,Y1: 280 ,X2: 840 ,Y2: 280
Edge X1: 840 ,Y1: 280 ,X2: 840 ,Y2: 400
Edge X1: 840 ,Y1: 400 ,X2: 912 ,Y2: 400
End
Branches
End
Wire Name: w15
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 176 ,Y1: 232 ,X2: 936 ,Y2: 232
Edge X1: 176 ,Y1: 232 ,X2: 176 ,Y2: 512
Edge X1: 112 ,Y1: 512 ,X2: 176 ,Y2: 512
Edge X1: 176 ,Y1: 512 ,X2: 1032 ,Y2: 512
Edge X1: 112 ,Y1: 408 ,X2: 112 ,Y2: 512
Edge X1: 72 ,Y1: 512 ,X2: 112 ,Y2: 512
Edge X1: 112 ,Y1: 408 ,X2: 384 ,Y2: 408
End
Branches
End
Wire Name: w16
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 160 ,Y1: 216 ,X2: 936 ,Y2: 216
Edge X1: 160 ,Y1: 216 ,X2: 160 ,Y2: 392
Edge X1: 96 ,Y1: 392 ,X2: 160 ,Y2: 392
Edge X1: 160 ,Y1: 392 ,X2: 384 ,Y2: 392
End
Branches
End
Wire Name: b14
LV: 4
RV: 0
Width: 5
Edges
Edge X1: 912 ,Y1: 248 ,X2: 936 ,Y2: 248
Edge X1: 912 ,Y1: 248 ,X2: 912 ,Y2: 424
End
Branches
Branch Left: 912 ,Top: 400
BranchStrList
4
End
Branch Left: 912 ,Top: 320
BranchStrList
[3:0]
End
End
Wire Name: b12
LV: 3
RV: 0
Width: 4
Edges
Edge X1: 816 ,Y1: 264 ,X2: 864 ,Y2: 264
Edge X1: 864 ,Y1: 264 ,X2: 864 ,Y2: 320
Edge X1: 864 ,Y1: 320 ,X2: 864 ,Y2: 464
Edge X1: 864 ,Y1: 320 ,X2: 912 ,Y2: 320
End
Branches
End
Wire Name: w13
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 488 ,Y1: 296 ,X2: 664 ,Y2: 296
End
Branches
End
Wire Name: w12
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 352 ,Y1: 360 ,X2: 360 ,Y2: 360
Edge X1: 360 ,Y1: 360 ,X2: 360 ,Y2: 424
Edge X1: 360 ,Y1: 424 ,X2: 384 ,Y2: 424
End
Branches
End
Wire Name: b11
LV: 4
RV: 0
Width: 5
Edges
Edge X1: 1104 ,Y1: 200 ,X2: 1168 ,Y2: 200
Edge X1: 1104 ,Y1: 200 ,X2: 1104 ,Y2: 216
End
Branches
End
End
Ports
Port Left: 88 Top: 360 ,Orientation: 0
Portname: Dec ,PortType: multibit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
9
,Width:
10
,RV:
0
Port Left: 96 Top: 392 ,Orientation: 0
Portname: CLK ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 72 Top: 512 ,Orientation: 0
Portname: RST ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 1168 Top: 200 ,Orientation: 0
Portname: Sum ,PortType: multibit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
4
,Width:
5
,RV:
0
End
Symbols
Symbol Left: 208 Top: 352
Name: s1
LibraryName: (NoLibraryName)
IpName: week02te03
SymbolParameters
End
Symbol Left: 688 Top: 256
Name: s4
LibraryName: (NoLibraryName)
IpName: bit4Adder
SymbolParameters
End
Symbol Left: 408 Top: 368
Name: s7
LibraryName: (NoLibraryName)
IpName: week04fifth
SymbolParameters
End
Symbol Left: 480 Top: 296
Name: s5
LibraryName: PNULib
IpName: PNU_ZERO
SymbolParameters
End
Symbol Left: 960 Top: 208
Name: s8
LibraryName: (NoLibraryName)
IpName: bit5Register
SymbolParameters
End
End
Texts
End
Links
End
