
---------- Begin Simulation Statistics ----------
sim_seconds                                  2.644233                       # Number of seconds simulated
sim_ticks                                2644233227500                       # Number of ticks simulated
final_tick                               2644233227500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 198958                       # Simulator instruction rate (inst/s)
host_op_rate                                   198958                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             5397529503                       # Simulator tick rate (ticks/s)
host_mem_usage                                 732004                       # Number of bytes of host memory used
host_seconds                                   489.90                       # Real time elapsed on the host
sim_insts                                    97468971                       # Number of instructions simulated
sim_ops                                      97468971                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2644233227500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst       109486464                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data       311904128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::tsunami.ide         4096                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          421394688                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst    109486464                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     109486464                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     54830976                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        54830976                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst           855363                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data          2436751                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::tsunami.ide            32                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             3292146                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        428367                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             428367                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst           41405752                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          117956361                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::tsunami.ide            1549                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             159363661                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst      41405752                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         41405752                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        20736059                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             20736059                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        20736059                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst          41405752                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         117956361                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::tsunami.ide           1549                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            180099720                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                     3292146                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     428367                       # Number of write requests accepted
system.mem_ctrls.readBursts                   6584292                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   856734                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM              418619072                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 2775616                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                54591168                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               421394688                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             54830976                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                  43369                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  3719                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            561257                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            356014                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            281619                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            263070                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            340723                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            326983                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            268099                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            397072                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            451434                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            655513                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           436202                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           486015                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           445796                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           527887                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           391514                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           351725                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             39480                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             63004                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             42973                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             31610                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             31532                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             33722                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             37449                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             51978                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             49749                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             96203                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            68171                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            49126                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            49422                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            71028                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            39695                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            97845                       # Per bank write bursts
system.mem_ctrls.numRdRetry                        10                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      5561                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  2644233214500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               6584292                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               856734                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 3271075                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 3269780                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      6                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  12552                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  13656                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  43318                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  48275                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  48759                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  48852                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  48865                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  48886                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  48890                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  48896                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  48975                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  49168                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  49304                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  49397                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  49747                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  49812                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  49600                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  49488                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   6875                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    527                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    514                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    516                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    491                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    493                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    466                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    395                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    370                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    423                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    455                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    449                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    389                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    274                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    306                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    343                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    376                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    406                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    444                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    455                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    496                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    533                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    566                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    593                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    667                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    806                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    897                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   1089                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   1751                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                  12689                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                  11506                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1237160                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    382.496065                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   267.770478                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   336.731100                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        23990      1.94%      1.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       538273     43.51%     45.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       231850     18.74%     64.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        94427      7.63%     71.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        52322      4.23%     76.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        38307      3.10%     79.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        27061      2.19%     81.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        20909      1.69%     83.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       210021     16.98%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1237160                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        51045                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     128.140327                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   4572.896970                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-32767        51044    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1.01581e+06-1.04858e+06            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         51045                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        51044                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.710720                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.650178                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.779636                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-19         50027     98.01%     98.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-23           586      1.15%     99.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-27           274      0.54%     99.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-31            87      0.17%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-35            30      0.06%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-39            16      0.03%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-43            12      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44-47             2      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-51             2      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::56-59             1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::60-63             1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-67             1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::72-75             1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::84-87             1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::88-91             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::108-111            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::148-151            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         51044                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                 130359585780                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat            253001892030                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                32704615000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     19929.85                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                38679.85                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       158.31                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        20.65                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    159.36                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     20.74                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.40                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.24                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.16                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       2.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.68                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                  5509286                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  647458                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 84.23                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                75.90                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     710717.37                       # Average gap between requests
system.mem_ctrls.pageHitRate                    83.27                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy               3323620020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy               1766542140                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy             19955136180                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy             1731724560                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         36774525840.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy          43147223880                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy           1431746880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy    131302093500                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy     21121760160                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy     530575039380                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy           791132247270                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            299.191554                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         2545873408000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE   1491340750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   15576916000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF 2202929170000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN  55004083500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT   81290447000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN 287941270250                       # Time in different power states
system.mem_ctrls_1.actEnergy               5509745220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy               2928480060                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy             26747054040                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy             2720841480                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         36827999520.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy          50208953310                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy           1395850080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy    129369920040                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy     17328257760                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy     530223363900                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy           803262449460                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            303.778971                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         2530487093992                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE   1392699750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   15599200000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF 2201655303500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN  45127712250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT   96754233758                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN 283704078242                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 2644233227500                       # Cumulative time (in ticks) in various power states
system.bridge.pwrStateResidencyTicks::UNDEFINED 2644233227500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                     17013376                       # DTB read hits
system.cpu.dtb.read_misses                      12434                       # DTB read misses
system.cpu.dtb.read_acv                            98                       # DTB read access violations
system.cpu.dtb.read_accesses                   817021                       # DTB read accesses
system.cpu.dtb.write_hits                     8895466                       # DTB write hits
system.cpu.dtb.write_misses                      1307                       # DTB write misses
system.cpu.dtb.write_acv                          169                       # DTB write access violations
system.cpu.dtb.write_accesses                  324494                       # DTB write accesses
system.cpu.dtb.data_hits                     25908842                       # DTB hits
system.cpu.dtb.data_misses                      13741                       # DTB misses
system.cpu.dtb.data_acv                           267                       # DTB access violations
system.cpu.dtb.data_accesses                  1141515                       # DTB accesses
system.cpu.itb.fetch_hits                     5687866                       # ITB hits
system.cpu.itb.fetch_misses                      6040                       # ITB misses
system.cpu.itb.fetch_acv                            1                       # ITB acv
system.cpu.itb.fetch_accesses                 5693906                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numPwrStateTransitions               14132                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples          7066                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     310407559.227286                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    451539869.442390                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10         7066    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value        90000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   2000000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total            7066                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    450893414000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED 2193339813500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                       5288466455                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                     7066                       # number of quiesce instructions executed
system.cpu.kern.callpal::cserve                     1      0.00%      0.00% # number of callpals executed
system.cpu.kern.callpal::wrmces                     1      0.00%      0.00% # number of callpals executed
system.cpu.kern.callpal::wrfen                      1      0.00%      0.00% # number of callpals executed
system.cpu.kern.callpal::wrvptptr                   1      0.00%      0.00% # number of callpals executed
system.cpu.kern.callpal::swpctx                  4477      2.07%      2.07% # number of callpals executed
system.cpu.kern.callpal::tbi                       65      0.03%      2.10% # number of callpals executed
system.cpu.kern.callpal::wrent                      7      0.00%      2.10% # number of callpals executed
system.cpu.kern.callpal::swpipl                198997     91.81%     93.91% # number of callpals executed
system.cpu.kern.callpal::rdps                    6157      2.84%     96.75% # number of callpals executed
system.cpu.kern.callpal::wrkgp                      1      0.00%     96.75% # number of callpals executed
system.cpu.kern.callpal::wrusp                      8      0.00%     96.75% # number of callpals executed
system.cpu.kern.callpal::rdusp                     10      0.00%     96.76% # number of callpals executed
system.cpu.kern.callpal::whami                      2      0.00%     96.76% # number of callpals executed
system.cpu.kern.callpal::rti                     6237      2.88%     99.63% # number of callpals executed
system.cpu.kern.callpal::callsys                  559      0.26%     99.89% # number of callpals executed
system.cpu.kern.callpal::imb                      235      0.11%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                 216759                       # number of callpals executed
system.cpu.kern.inst.hwrei                     239563                       # number of hwrei instructions executed
system.cpu.kern.mode_switch::kernel              6915                       # number of protection mode switches
system.cpu.kern.mode_switch::user                1971                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                2305                       # number of protection mode switches
system.cpu.kern.mode_good::kernel                2031                      
system.cpu.kern.mode_good::user                  1971                      
system.cpu.kern.mode_good::idle                    60                      
system.cpu.kern.mode_switch_good::kernel     0.293709                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.026030                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.362970                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel       357061602500     13.50%     13.50% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user          10576413000      0.40%     13.90% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle         2276592624000     86.10%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                     4478                       # number of times the context was actually changed
system.cpu.kern.ipl_count::0                    83072     39.94%     39.94% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                     117      0.06%     40.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                    2636      1.27%     41.26% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                  122163     58.74%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total               207988                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                     81535     49.17%     49.17% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                      117      0.07%     49.24% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                     2636      1.59%     50.83% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                    81535     49.17%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                165823                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             2488327721500     94.10%     94.10% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21               237057000      0.01%     94.11% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22              1762223500      0.07%     94.18% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31            153903639500      5.82%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         2644230641500                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.981498                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.667428                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.797272                       # fraction of swpipl calls that actually changed the ipl
system.cpu.committedInsts                    97468971                       # Number of instructions committed
system.cpu.committedOps                      97468971                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses              94460940                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                 424241                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                     2921386                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     12574162                       # number of instructions that are conditional controls
system.cpu.num_int_insts                     94460940                       # number of integer instructions
system.cpu.num_fp_insts                        424241                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads           129799048                       # number of times the integer registers were read
system.cpu.num_int_register_writes           71786599                       # number of times the integer registers were written
system.cpu.num_fp_register_reads               176762                       # number of times the floating registers were read
system.cpu.num_fp_register_writes              179725                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_mem_refs                      25967595                       # number of memory refs
system.cpu.num_load_insts                    17054584                       # Number of load instructions
system.cpu.num_store_insts                    8913011                       # Number of store instructions
system.cpu.num_idle_cycles               4386679626.998341                       # Number of idle cycles
system.cpu.num_busy_cycles               901786828.001659                       # Number of busy cycles
system.cpu.not_idle_fraction                 0.170520                       # Percentage of non-idle cycles
system.cpu.idle_fraction                     0.829480                       # Percentage of idle cycles
system.cpu.Branches                          16112753                       # Number of branches fetched
system.cpu.op_class::No_OpClass               1595273      1.64%      1.64% # Class of executed instruction
system.cpu.op_class::IntAlu                  67988076     69.74%     71.38% # Class of executed instruction
system.cpu.op_class::IntMult                   187056      0.19%     71.57% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     71.57% # Class of executed instruction
system.cpu.op_class::FloatAdd                  117360      0.12%     71.69% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     71.69% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     71.69% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     71.69% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     71.69% # Class of executed instruction
system.cpu.op_class::FloatDiv                    4179      0.00%     71.70% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     71.70% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     71.70% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     71.70% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     71.70% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     71.70% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     71.70% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     71.70% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     71.70% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     71.70% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     71.70% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     71.70% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     71.70% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     71.70% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     71.70% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     71.70% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     71.70% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     71.70% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     71.70% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     71.70% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     71.70% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     71.70% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     71.70% # Class of executed instruction
system.cpu.op_class::MemRead                 17357342     17.81%     89.50% # Class of executed instruction
system.cpu.op_class::MemWrite                 8839718      9.07%     98.57% # Class of executed instruction
system.cpu.op_class::FloatMemRead              154926      0.16%     98.73% # Class of executed instruction
system.cpu.op_class::FloatMemWrite             147776      0.15%     98.88% # Class of executed instruction
system.cpu.op_class::IprAccess                1091273      1.12%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                   97482979                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2644233227500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements           2816369                       # number of replacements
system.cpu.dcache.tags.tagsinuse           127.996961                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            23105173                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           2816369                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              8.203887                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle          79751500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   127.996961                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999976                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999976                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           84                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           13                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         832575185                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        832575185                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2644233227500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data     14210796                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        14210796                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      8307168                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        8307168                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data       279512                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total       279512                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data       315977                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total       315977                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data      22517964                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         22517964                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     22517964                       # number of overall hits
system.cpu.dcache.overall_hits::total        22517964                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data      2507252                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       2507252                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       271735                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       271735                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data        37519                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total        37519                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data      2778987                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        2778987                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      2778987                       # number of overall misses
system.cpu.dcache.overall_misses::total       2778987                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 204922355000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 204922355000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data  22882630500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  22882630500                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data   2804971000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total   2804971000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 227804985500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 227804985500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 227804985500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 227804985500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     16718048                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     16718048                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      8578903                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      8578903                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data       317031                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total       317031                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data       315977                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total       315977                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     25296951                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     25296951                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     25296951                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     25296951                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.149973                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.149973                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.031675                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.031675                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.118345                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.118345                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.109855                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.109855                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.109855                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.109855                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 81731.854237                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 81731.854237                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 84209.360222                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 84209.360222                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 74761.347584                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 74761.347584                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 81974.109811                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 81974.109811                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 81974.109811                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 81974.109811                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks       551569                       # number of writebacks
system.cpu.dcache.writebacks::total            551569                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data      2507252                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      2507252                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       271735                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       271735                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data        37519                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total        37519                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data      2778987                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2778987                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data      2778987                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2778987                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::cpu.data         6973                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         6973                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::cpu.data        10414                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total        10414                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.overall_mshr_uncacheable_misses::cpu.data        17387                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        17387                       # number of overall MSHR uncacheable misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 202415103000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 202415103000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data  22610895500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  22610895500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data   2767452000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total   2767452000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 225025998500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 225025998500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 225025998500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 225025998500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::cpu.data   1561275500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total   1561275500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::cpu.data   1561275500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total   1561275500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.149973                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.149973                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.031675                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.031675                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data     0.118345                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.118345                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.109855                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.109855                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.109855                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.109855                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 80731.854237                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 80731.854237                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 83209.360222                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 83209.360222                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data 73761.347584                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 73761.347584                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 80974.109811                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 80974.109811                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 80974.109811                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 80974.109811                       # average overall mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu.data 223902.982934                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 223902.982934                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::cpu.data 89795.565652                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 89795.565652                       # average overall mshr uncacheable latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2644233227500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements           1648906                       # number of replacements
system.cpu.icache.tags.tagsinuse            63.996175                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            95831228                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           1648906                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             58.118066                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle         884860500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst    63.996175                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.999940                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999940                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           44                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           19                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         196615092                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        196615092                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2644233227500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst     95833848                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        95833848                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      95833848                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         95833848                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     95833848                       # number of overall hits
system.cpu.icache.overall_hits::total        95833848                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst      1649132                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       1649132                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst      1649132                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        1649132                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst      1649132                       # number of overall misses
system.cpu.icache.overall_misses::total       1649132                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst  95293985000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  95293985000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst  95293985000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  95293985000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst  95293985000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  95293985000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     97482980                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     97482980                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     97482980                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     97482980                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     97482980                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     97482980                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.016917                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.016917                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.016917                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.016917                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.016917                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.016917                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 57784.328362                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 57784.328362                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 57784.328362                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 57784.328362                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 57784.328362                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 57784.328362                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks      1648906                       # number of writebacks
system.cpu.icache.writebacks::total           1648906                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst      1649132                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      1649132                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst      1649132                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      1649132                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst      1649132                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      1649132                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst  93644853000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  93644853000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst  93644853000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  93644853000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst  93644853000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  93644853000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.016917                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.016917                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.016917                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.016917                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.016917                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.016917                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 56784.328362                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 56784.328362                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 56784.328362                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 56784.328362                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 56784.328362                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 56784.328362                       # average overall mshr miss latency
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                      4096                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           1                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                 326                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                  2836480                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                        368                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   1                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                     8192                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          1                       # Number of DMA write transactions.
system.iobus.pwrStateResidencyTicks::UNDEFINED 2644233227500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                 7151                       # Transaction distribution
system.iobus.trans_dist::ReadResp                7151                       # Transaction distribution
system.iobus.trans_dist::WriteReq               32638                       # Transaction distribution
system.iobus.trans_dist::WriteResp              32638                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         5928                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio          864                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.fake_sm_chip.pio           20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.fake_uart4.pio           20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.fake_ata0.pio           22                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.fake_ata1.pio           22                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          208                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio        19632                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.backdoor.pio         1910                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         6048                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ethernet.pio          100                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total        34774                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        44804                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        44804                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   79578                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio        23712                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio         2127                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.fake_sm_chip.pio           10                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.fake_uart4.pio           10                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.fake_ata0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.fake_ata1.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          202                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio         9816                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.backdoor.pio         7620                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         3827                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ethernet.pio          200                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total        47546                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      2849936                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      2849936                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  2897482                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              6374500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy               648000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer2.occupancy                23000                       # Layer occupancy (ticks)
system.iobus.reqLayer2.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer6.occupancy                23500                       # Layer occupancy (ticks)
system.iobus.reqLayer6.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer19.occupancy               22500                       # Layer occupancy (ticks)
system.iobus.reqLayer19.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer20.occupancy               22500                       # Layer occupancy (ticks)
system.iobus.reqLayer20.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy              198000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy            17139000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer24.occupancy             1899000                       # Layer occupancy (ticks)
system.iobus.reqLayer24.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             5391000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer26.occupancy               85000                       # Layer occupancy (ticks)
system.iobus.reqLayer26.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy           208531837                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy            24360000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            22804000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2644233227500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.replacements                22394                       # number of replacements
system.iocache.tags.tagsinuse                0.172269                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                22394                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2587293535000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide     0.172269                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide     0.021534                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.021534                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023            8                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3            8                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               201618                       # Number of tag accesses
system.iocache.tags.data_accesses              201618                       # Number of data accesses
system.iocache.pwrStateResidencyTicks::UNDEFINED 2644233227500                       # Cumulative time (in ticks) in various power states
system.iocache.ReadReq_misses::tsunami.ide          178                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              178                       # number of ReadReq misses
system.iocache.WriteLineReq_misses::tsunami.ide        22224                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        22224                       # number of WriteLineReq misses
system.iocache.demand_misses::tsunami.ide        22402                       # number of demand (read+write) misses
system.iocache.demand_misses::total             22402                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide        22402                       # number of overall misses
system.iocache.overall_misses::total            22402                       # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide     27582382                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total     27582382                       # number of ReadReq miss cycles
system.iocache.WriteLineReq_miss_latency::tsunami.ide   2774498455                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   2774498455                       # number of WriteLineReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide   2802080837                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   2802080837                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide   2802080837                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   2802080837                       # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide          178                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            178                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::tsunami.ide        22224                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        22224                       # number of WriteLineReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide        22402                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           22402                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide        22402                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          22402                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteLineReq_miss_rate::tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide 154957.202247                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 154957.202247                       # average ReadReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::tsunami.ide 124842.443080                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 124842.443080                       # average WriteLineReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide 125081.726498                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 125081.726498                       # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide 125081.726498                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 125081.726498                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs          1752                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                   29                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    60.413793                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::writebacks           22216                       # number of writebacks
system.iocache.writebacks::total                22216                       # number of writebacks
system.iocache.ReadReq_mshr_misses::tsunami.ide          178                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total          178                       # number of ReadReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::tsunami.ide        22224                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        22224                       # number of WriteLineReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide        22402                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        22402                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide        22402                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        22402                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide     18682382                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total     18682382                       # number of ReadReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::tsunami.ide   1663031963                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   1663031963                       # number of WriteLineReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide   1681714345                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   1681714345                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide   1681714345                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   1681714345                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 104957.202247                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 104957.202247                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::tsunami.ide 74830.451899                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 74830.451899                       # average WriteLineReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 75069.830595                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 75069.830595                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 75069.830595                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 75069.830595                       # average overall mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2644233227500                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                   3675259                       # number of replacements
system.l2.tags.tagsinuse                   511.982466                       # Cycle average of tags in use
system.l2.tags.total_refs                     4932630                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   3675259                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.342118                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                 141566000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks       61.971739                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst        226.275435                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data        223.735292                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.121039                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.441944                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.436983                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999966                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           512                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           88                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          337                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           85                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  21534867                       # Number of tag accesses
system.l2.tags.data_accesses                 21534867                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 2644233227500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks       551569                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           551569                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks      1648151                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1648151                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::cpu.data                 7                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    7                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::cpu.data              33796                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 33796                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst          793757                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             793757                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data         345888                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            345888                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                793757                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                379684                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1173441                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst               793757                       # number of overall hits
system.l2.overall_hits::cpu.data               379684                       # number of overall hits
system.l2.overall_hits::total                 1173441                       # number of overall hits
system.l2.UpgradeReq_misses::cpu.data               2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  2                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::cpu.data           237930                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              237930                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst        855363                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           855363                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data      2198883                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2198883                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst              855363                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data             2436813                       # number of demand (read+write) misses
system.l2.demand_misses::total                3292176                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst             855363                       # number of overall misses
system.l2.overall_misses::cpu.data            2436813                       # number of overall misses
system.l2.overall_misses::total               3292176                       # number of overall misses
system.l2.UpgradeReq_miss_latency::cpu.data        29500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total        29500                       # number of UpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::cpu.data  21838463500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   21838463500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst  82767489500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  82767489500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data 197631396500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 197631396500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst   82767489500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data  219469860000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     302237349500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst  82767489500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data 219469860000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    302237349500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks       551569                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       551569                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks      1648151                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1648151                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu.data             9                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                9                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data         271726                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            271726                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst      1649120                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        1649120                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data      2544771                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2544771                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst           1649120                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data           2816497                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              4465617                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst          1649120                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data          2816497                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             4465617                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::cpu.data     0.222222                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.222222                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.875625                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.875625                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.518678                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.518678                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.864079                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.864079                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.518678                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.865193                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.737228                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.518678                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.865193                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.737228                       # miss rate for overall accesses
system.l2.UpgradeReq_avg_miss_latency::cpu.data        14750                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total        14750                       # average UpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu.data 91785.245660                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 91785.245660                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 96762.999452                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 96762.999452                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 89878.086510                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 89878.086510                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 96762.999452                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 90064.301200                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 91804.736290                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 96762.999452                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 90064.301200                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 91804.736290                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks               406151                       # number of writebacks
system.l2.writebacks::total                    406151                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks       318957                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        318957                       # number of CleanEvict MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu.data            2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             2                       # number of UpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data       237930                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         237930                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst       855363                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       855363                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data      2198883                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      2198883                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst         855363                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data        2436813                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           3292176                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst        855363                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data       2436813                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          3292176                       # number of overall MSHR misses
system.l2.ReadReq_mshr_uncacheable::cpu.data         6973                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total         6973                       # number of ReadReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::cpu.data        10414                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total        10414                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::cpu.data        17387                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total        17387                       # number of overall MSHR uncacheable misses
system.l2.UpgradeReq_mshr_miss_latency::cpu.data        38000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total        38000                       # number of UpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data  19459163500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  19459163500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst  74213859500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  74213859500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data 175642566500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 175642566500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst  74213859500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data 195101730000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 269315589500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst  74213859500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data 195101730000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 269315589500                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::cpu.data   1466026500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total   1466026500                       # number of ReadReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::cpu.data   1466026500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total   1466026500                       # number of overall MSHR uncacheable cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu.data     0.222222                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.222222                       # mshr miss rate for UpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.875625                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.875625                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.518678                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.518678                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.864079                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.864079                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.518678                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.865193                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.737228                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.518678                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.865193                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.737228                       # mshr miss rate for overall accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu.data        19000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        19000                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 81785.245660                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 81785.245660                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 86762.999452                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 86762.999452                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 79878.086510                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 79878.086510                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 86762.999452                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 80064.301200                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 81804.736290                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 86762.999452                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 80064.301200                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 81804.736290                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::cpu.data 210243.295569                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 210243.295569                       # average ReadReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::cpu.data 84317.392305                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 84317.392305                       # average overall mshr uncacheable latency
system.membus.snoop_filter.tot_requests       6633798                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests      3319559                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests          203                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 2644233227500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                6973                       # Transaction distribution
system.membus.trans_dist::ReadResp            3061397                       # Transaction distribution
system.membus.trans_dist::WriteReq              10414                       # Transaction distribution
system.membus.trans_dist::WriteResp             10414                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       428367                       # Transaction distribution
system.membus.trans_dist::CleanEvict          2885280                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                7                       # Transaction distribution
system.membus.trans_dist::ReadExReq            237925                       # Transaction distribution
system.membus.trans_dist::ReadExResp           237925                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       3054424                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         22224                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        44828                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        44828                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave        34774                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      9875545                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      9910319                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                9955147                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      2847744                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      2847744                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave        47546                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    473377920                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    473425466                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               476273210                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              203                       # Total snoops (count)
system.membus.snoopTraffic                      25984                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           3331977                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000061                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.007805                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 3331774     99.99%     99.99% # Request fanout histogram
system.membus.snoop_fanout::1                     203      0.01%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             3331977                       # Request fanout histogram
system.membus.reqLayer0.occupancy            31826000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         10140817948                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy            1695308                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy        30819426024                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              1.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2644233227500                       # Cumulative time (in ticks) in various power states
system.tol2bus.snoop_filter.tot_requests      8930913                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      4465361                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests         1930                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops         703658                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops       703341                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops          317                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2644233227500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadReq               6973                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp           4201022                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq             10414                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp            10414                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       957720                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      1648906                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         5533908                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               9                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              9                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           271726                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          271726                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       1649132                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2544917                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      4947158                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      8484301                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              13431459                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side    422147328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    431178682                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              853326010                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         3675563                       # Total snoops (count)
system.tol2bus.snoopTraffic                  52007552                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          8158430                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.086525                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.281276                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                7452841     91.35%     91.35% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 705272      8.64%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                    317      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            8158430                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         8880307000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.3                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy           413903                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        4122830000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        7053427000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.3                       # Layer utilization (%)
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2644233227500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2644233227500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2644233227500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2644233227500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2644233227500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2644233227500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2644233227500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2644233227500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2644233227500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2644233227500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2644233227500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2644233227500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2644233227500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2644233227500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2644233227500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2644233227500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2644233227500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2644233227500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2644233227500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2644233227500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2644233227500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2644233227500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2644233227500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2644233227500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2644233227500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2644233227500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2644233227500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.007186                       # Number of seconds simulated
sim_ticks                                  7186249000                       # Number of ticks simulated
final_tick                               2651419476500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                               11209377                       # Simulator instruction rate (inst/s)
host_op_rate                                 11209358                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              811964185                       # Simulator tick rate (ticks/s)
host_mem_usage                                 733028                       # Number of bytes of host memory used
host_seconds                                     8.85                       # Real time elapsed on the host
sim_insts                                    99207727                       # Number of instructions simulated
sim_ops                                      99207727                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   7186249000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst         2466304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data         2977280                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            5443584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst      2466304                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       2466304                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      2117120                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2117120                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst            19268                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data            23260                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               42528                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         16540                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              16540                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst          343197682                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          414302371                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             757500053                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst     343197682                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        343197682                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       294607103                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            294607103                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       294607103                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst         343197682                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         414302371                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1052107156                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                       42528                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      16540                       # Number of write requests accepted
system.mem_ctrls.readBursts                     85056                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    33080                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                5389248                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   54336                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2117056                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 5443584                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2117120                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                    849                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     8                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              5689                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              3128                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              4001                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              1916                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              5971                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              4782                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              4345                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              3736                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              4945                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              5056                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             6547                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             6769                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             7776                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             9660                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             4888                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             4998                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              2058                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              2356                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              1566                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              1588                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              3238                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              2025                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              2334                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1404                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1416                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2458                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             1664                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2000                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2148                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2886                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             1634                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             2304                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      1605                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    7186249000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 85056                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                33080                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   42116                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   42091                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    239                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    301                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1090                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1302                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1321                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1326                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1328                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1329                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1329                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1330                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1341                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1354                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1355                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1390                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1456                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1457                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1460                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1468                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    396                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    107                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    108                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     90                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     78                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     62                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     47                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     78                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     85                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     99                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    107                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     81                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     70                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     91                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     93                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     85                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    106                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     79                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     98                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    108                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    132                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    164                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    184                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    259                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    376                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    582                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   3585                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   3203                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        25293                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    296.763848                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   219.752115                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   271.272708                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          479      1.89%      1.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        13311     52.63%     54.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         4926     19.48%     74.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2064      8.16%     82.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1071      4.23%     86.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          626      2.47%     88.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          431      1.70%     90.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          323      1.28%     91.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2062      8.15%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        25293                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         1907                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      44.154693                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     15.620793                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     50.396723                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15            611     32.04%     32.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31           369     19.35%     51.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           248     13.00%     64.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63           215     11.27%     75.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79           121      6.35%     82.01% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            77      4.04%     86.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           77      4.04%     90.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127           57      2.99%     93.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143           31      1.63%     94.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159           21      1.10%     95.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175           23      1.21%     97.01% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191           17      0.89%     97.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207           12      0.63%     98.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-223            7      0.37%     98.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-239           10      0.52%     99.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::240-255            1      0.05%     99.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            4      0.21%     99.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::272-287            1      0.05%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-303            1      0.05%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::304-319            2      0.10%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-335            1      0.05%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::336-351            1      0.05%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1907                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1908                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.339623                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.146158                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      2.970041                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1305     68.40%     68.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              114      5.97%     74.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              221     11.58%     85.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               41      2.15%     88.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               21      1.10%     89.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               34      1.78%     90.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               39      2.04%     93.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               28      1.47%     94.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               26      1.36%     95.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               17      0.89%     96.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               13      0.68%     97.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                9      0.47%     97.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28               13      0.68%     98.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                4      0.21%     98.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                3      0.16%     98.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31                5      0.26%     99.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32                4      0.21%     99.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::33                3      0.16%     99.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34                1      0.05%     99.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::35                1      0.05%     99.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36                2      0.10%     99.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::37                2      0.10%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::38                2      0.10%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1908                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                   2066865500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              3645746750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  421035000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     24545.06                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                43295.06                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       749.94                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       294.60                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    757.50                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    294.61                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.16                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.86                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.30                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       2.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.64                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    64536                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   27458                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 76.64                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                83.02                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     121660.61                       # Average gap between requests
system.mem_ctrls.pageHitRate                    78.44                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                 70536060                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                 37483215                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy               239675520                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy               86490180                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         563010240.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy            722144970                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy             17019360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy      2105475690                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy       273807840                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy         67965360                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy             4183754805                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            582.188956                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime           5557865250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE     14991250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     238322000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF    227636250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN    712968750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    1375070500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN   4617260250                       # Time in different power states
system.mem_ctrls_1.actEnergy                110048820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                 58503720                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy               361562460                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy               86208300                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         558093120.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            822943200                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy             14798880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy      2162797170                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy       162448320                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy         46896120                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy             4384312230                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            610.097456                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime           5343080250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      7640000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     236128000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF    176963250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN    423059500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    1599359000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN   4743099250                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED   7186249000                       # Cumulative time (in ticks) in various power states
system.bridge.pwrStateResidencyTicks::UNDEFINED   7186249000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                       327689                       # DTB read hits
system.cpu.dtb.read_misses                       1499                       # DTB read misses
system.cpu.dtb.read_acv                            24                       # DTB read access violations
system.cpu.dtb.read_accesses                    75836                       # DTB read accesses
system.cpu.dtb.write_hits                      259160                       # DTB write hits
system.cpu.dtb.write_misses                       267                       # DTB write misses
system.cpu.dtb.write_acv                           44                       # DTB write access violations
system.cpu.dtb.write_accesses                   39369                       # DTB write accesses
system.cpu.dtb.data_hits                       586849                       # DTB hits
system.cpu.dtb.data_misses                       1766                       # DTB misses
system.cpu.dtb.data_acv                            68                       # DTB access violations
system.cpu.dtb.data_accesses                   115205                       # DTB accesses
system.cpu.itb.fetch_hits                      426604                       # ITB hits
system.cpu.itb.fetch_misses                       833                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                  427437                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numPwrStateTransitions                  90                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples            45                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    286038.776774                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10           45    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total              45                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      7150249000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED     36000000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                         14372498                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                       45                       # number of quiesce instructions executed
system.cpu.kern.callpal::swpctx                   233      5.33%      5.33% # number of callpals executed
system.cpu.kern.callpal::tbi                       14      0.32%      5.65% # number of callpals executed
system.cpu.kern.callpal::swpipl                  3535     80.84%     86.49% # number of callpals executed
system.cpu.kern.callpal::rdps                     103      2.36%     88.84% # number of callpals executed
system.cpu.kern.callpal::wrusp                      2      0.05%     88.89% # number of callpals executed
system.cpu.kern.callpal::rdusp                      2      0.05%     88.93% # number of callpals executed
system.cpu.kern.callpal::rti                      374      8.55%     97.48% # number of callpals executed
system.cpu.kern.callpal::callsys                   76      1.74%     99.22% # number of callpals executed
system.cpu.kern.callpal::imb                       12      0.27%     99.50% # number of callpals executed
system.cpu.kern.callpal::rdunique                  21      0.48%     99.98% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.02%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   4373                       # number of callpals executed
system.cpu.kern.inst.hwrei                       7074                       # number of hwrei instructions executed
system.cpu.kern.mode_switch::kernel               607                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 340                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_good::kernel                 340                      
system.cpu.kern.mode_good::user                   340                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch_good::kernel     0.560132                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.718057                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         6026506000     83.86%     83.86% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           1159968000     16.14%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      233                       # number of times the context was actually changed
system.cpu.kern.ipl_count::0                     1652     41.90%     41.90% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      26      0.66%     42.56% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                       8      0.20%     42.76% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2257     57.24%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 3943                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      1649     49.49%     49.49% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       26      0.78%     50.27% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                        8      0.24%     50.51% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     1649     49.49%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  3332                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0               5442922000     75.74%     75.74% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                46921500      0.65%     76.39% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                11819000      0.16%     76.56% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              1684811500     23.44%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total           7186474000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.998184                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.730616                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.845042                       # fraction of swpipl calls that actually changed the ipl
system.cpu.committedInsts                     1738756                       # Number of instructions committed
system.cpu.committedOps                       1738756                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses               1673664                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                   5813                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                       54485                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts       176348                       # number of instructions that are conditional controls
system.cpu.num_int_insts                      1673664                       # number of integer instructions
system.cpu.num_fp_insts                          5813                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads             2305603                       # number of times the integer registers were read
system.cpu.num_int_register_writes            1216390                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                 3426                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                3326                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_mem_refs                        591590                       # number of memory refs
system.cpu.num_load_insts                      331411                       # Number of load instructions
system.cpu.num_store_insts                     260179                       # Number of store instructions
system.cpu.num_idle_cycles               71999.999990                       # Number of idle cycles
system.cpu.num_busy_cycles               14300498.000010                       # Number of busy cycles
system.cpu.not_idle_fraction                 0.994990                       # Percentage of non-idle cycles
system.cpu.idle_fraction                     0.005010                       # Percentage of idle cycles
system.cpu.Branches                            246407                       # Number of branches fetched
system.cpu.op_class::No_OpClass                 30190      1.73%      1.73% # Class of executed instruction
system.cpu.op_class::IntAlu                   1058118     60.79%     62.53% # Class of executed instruction
system.cpu.op_class::IntMult                     2248      0.13%     62.65% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     62.65% # Class of executed instruction
system.cpu.op_class::FloatAdd                    1640      0.09%     62.75% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     62.75% # Class of executed instruction
system.cpu.op_class::FloatCvt                      11      0.00%     62.75% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     62.75% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     62.75% # Class of executed instruction
system.cpu.op_class::FloatDiv                     254      0.01%     62.76% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     62.76% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     62.76% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     62.76% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     62.76% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     62.76% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     62.76% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     62.76% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     62.76% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     62.76% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     62.76% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     62.76% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     62.76% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     62.76% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     62.76% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     62.76% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     62.76% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     62.76% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     62.76% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     62.76% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     62.76% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     62.76% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     62.76% # Class of executed instruction
system.cpu.op_class::MemRead                   341227     19.60%     82.37% # Class of executed instruction
system.cpu.op_class::MemWrite                  259211     14.89%     97.26% # Class of executed instruction
system.cpu.op_class::FloatMemRead                2030      0.12%     97.38% # Class of executed instruction
system.cpu.op_class::FloatMemWrite               1878      0.11%     97.48% # Class of executed instruction
system.cpu.op_class::IprAccess                  43783      2.52%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                    1740590                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   7186249000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements             30897                       # number of replacements
system.cpu.dcache.tags.tagsinuse                  128                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              565699                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             31025                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             18.233650                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data          128                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           33                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           90                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          18856721                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         18856721                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   7186249000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data       301361                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          301361                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data       244566                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         244566                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data         5403                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         5403                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data         6079                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         6079                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data        545927                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           545927                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data       545927                       # number of overall hits
system.cpu.dcache.overall_hits::total          545927                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data        21695                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         21695                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data         8384                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         8384                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data          819                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          819                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data        30079                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          30079                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data        30079                       # number of overall misses
system.cpu.dcache.overall_misses::total         30079                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data   1645976000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1645976000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data    711993000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    711993000                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data     55508000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     55508000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data   2357969000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   2357969000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data   2357969000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   2357969000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data       323056                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       323056                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data       252950                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       252950                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data         6222                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         6222                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data         6079                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         6079                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data       576006                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       576006                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data       576006                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       576006                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.067156                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.067156                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.033145                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.033145                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.131630                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.131630                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.052220                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.052220                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.052220                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.052220                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 75868.909887                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 75868.909887                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 84922.829198                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 84922.829198                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 67775.335775                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 67775.335775                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 78392.532996                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 78392.532996                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 78392.532996                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 78392.532996                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks        14406                       # number of writebacks
system.cpu.dcache.writebacks::total             14406                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data        21695                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        21695                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data         8384                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         8384                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data          819                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          819                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data        30079                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        30079                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data        30079                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        30079                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::cpu.data          610                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          610                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::cpu.data          465                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          465                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.overall_mshr_uncacheable_misses::cpu.data         1075                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         1075                       # number of overall MSHR uncacheable misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data   1624281000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1624281000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data    703609000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    703609000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data     54689000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     54689000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data   2327890000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   2327890000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data   2327890000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   2327890000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::cpu.data    137385500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    137385500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::cpu.data    137385500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    137385500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.067156                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.067156                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.033145                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.033145                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data     0.131630                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.131630                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.052220                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.052220                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.052220                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.052220                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 74868.909887                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 74868.909887                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 83922.829198                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 83922.829198                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data 66775.335775                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 66775.335775                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 77392.532996                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 77392.532996                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 77392.532996                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 77392.532996                       # average overall mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu.data 225222.131148                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 225222.131148                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::cpu.data 127800.465116                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 127800.465116                       # average overall mshr uncacheable latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   7186249000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements             41199                       # number of replacements
system.cpu.icache.tags.tagsinuse            63.998446                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1702008                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             41263                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             41.247801                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst    63.998446                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.999976                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999976                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           44                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           20                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3522382                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3522382                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   7186249000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst      1699388                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1699388                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst       1699388                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1699388                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst      1699388                       # number of overall hits
system.cpu.icache.overall_hits::total         1699388                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst        41202                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         41202                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst        41202                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          41202                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst        41202                       # number of overall misses
system.cpu.icache.overall_misses::total         41202                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst   2196367500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   2196367500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst   2196367500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   2196367500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst   2196367500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   2196367500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst      1740590                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1740590                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst      1740590                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1740590                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst      1740590                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1740590                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.023671                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.023671                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.023671                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.023671                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.023671                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.023671                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 53307.303044                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 53307.303044                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 53307.303044                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 53307.303044                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 53307.303044                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 53307.303044                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks        41199                       # number of writebacks
system.cpu.icache.writebacks::total             41199                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst        41202                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        41202                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst        41202                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        41202                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst        41202                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        41202                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst   2155165500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   2155165500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst   2155165500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   2155165500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst   2155165500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   2155165500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.023671                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.023671                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.023671                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.023671                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.023671                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.023671                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 52307.303044                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 52307.303044                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 52307.303044                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 52307.303044                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 52307.303044                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 52307.303044                       # average overall mshr miss latency
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                  87                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                   724992                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                         90                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.pwrStateResidencyTicks::UNDEFINED   7186249000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  637                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 637                       # Transaction distribution
system.iobus.trans_dist::WriteReq                6129                       # Transaction distribution
system.iobus.trans_dist::WriteResp               6129                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          128                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           28                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           88                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         1186                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          720                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         2150                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        11382                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        11382                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   13532                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          512                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          112                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          121                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          593                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          405                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         1743                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side       725208                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total       725208                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                   726951                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               102000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                21000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               83000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              909500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              669000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy            53134529                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.7                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             1685000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy             5718000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.1                       # Layer utilization (%)
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED   7186249000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.replacements                 5691                       # number of replacements
system.iocache.tags.tagsinuse                       8                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                 5699                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide            8                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023            8                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3            8                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                51219                       # Number of tag accesses
system.iocache.tags.data_accesses               51219                       # Number of data accesses
system.iocache.pwrStateResidencyTicks::UNDEFINED   7186249000                       # Cumulative time (in ticks) in various power states
system.iocache.ReadReq_misses::tsunami.ide           27                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               27                       # number of ReadReq misses
system.iocache.WriteLineReq_misses::tsunami.ide         5664                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total         5664                       # number of WriteLineReq misses
system.iocache.demand_misses::tsunami.ide         5691                       # number of demand (read+write) misses
system.iocache.demand_misses::total              5691                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide         5691                       # number of overall misses
system.iocache.overall_misses::total             5691                       # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide      3218985                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      3218985                       # number of ReadReq miss cycles
system.iocache.WriteLineReq_miss_latency::tsunami.ide    711807544                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total    711807544                       # number of WriteLineReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide    715026529                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total    715026529                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide    715026529                       # number of overall miss cycles
system.iocache.overall_miss_latency::total    715026529                       # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide           27                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             27                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::tsunami.ide         5664                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total         5664                       # number of WriteLineReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide         5691                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total            5691                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide         5691                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total           5691                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteLineReq_miss_rate::tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide 119221.666667                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 119221.666667                       # average ReadReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::tsunami.ide 125672.235876                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 125672.235876                       # average WriteLineReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide 125641.632226                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 125641.632226                       # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide 125641.632226                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 125641.632226                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs           331                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    6                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    55.166667                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::writebacks            5664                       # number of writebacks
system.iocache.writebacks::total                 5664                       # number of writebacks
system.iocache.ReadReq_mshr_misses::tsunami.ide           27                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           27                       # number of ReadReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::tsunami.ide         5664                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total         5664                       # number of WriteLineReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide         5691                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total         5691                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide         5691                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total         5691                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide      1868985                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      1868985                       # number of ReadReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::tsunami.ide    428543960                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total    428543960                       # number of WriteLineReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide    430412945                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total    430412945                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide    430412945                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total    430412945                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 69221.666667                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 69221.666667                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::tsunami.ide 75661.009887                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 75661.009887                       # average WriteLineReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 75630.459497                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 75630.459497                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 75630.459497                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 75630.459497                       # average overall mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED   7186249000                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                     51733                       # number of replacements
system.l2.tags.tagsinuse                          512                       # Cycle average of tags in use
system.l2.tags.total_refs                       89095                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     52245                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.705331                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks       61.820893                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst        195.181037                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data        254.998070                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.120744                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.381213                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.498043                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           512                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           79                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          367                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    339711                       # Number of tag accesses
system.l2.tags.data_accesses                   339711                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED   7186249000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks        14406                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            14406                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks        41099                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            41099                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::cpu.data                 1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    1                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::cpu.data                873                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   873                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst           21934                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              21934                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data           6763                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              6763                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                 21934                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                  7636                       # number of demand (read+write) hits
system.l2.demand_hits::total                    29570                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                21934                       # number of overall hits
system.l2.overall_hits::cpu.data                 7636                       # number of overall hits
system.l2.overall_hits::total                   29570                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data             7510                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                7510                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst         19268                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            19268                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data        15751                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           15751                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst               19268                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data               23261                       # number of demand (read+write) misses
system.l2.demand_misses::total                  42529                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst              19268                       # number of overall misses
system.l2.overall_misses::cpu.data              23261                       # number of overall misses
system.l2.overall_misses::total                 42529                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data    681685000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     681685000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst   1861141000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   1861141000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data   1571575000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   1571575000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst    1861141000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data    2253260000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       4114401000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst   1861141000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data   2253260000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      4114401000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks        14406                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        14406                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks        41099                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        41099                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu.data             1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                1                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data           8383                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              8383                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst        41202                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          41202                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data        22514                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         22514                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst             41202                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data             30897                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                72099                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst            41202                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data            30897                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               72099                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.895861                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.895861                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.467647                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.467647                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.699609                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.699609                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.467647                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.752856                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.589869                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.467647                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.752856                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.589869                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 90770.306258                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 90770.306258                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 96592.329251                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 96592.329251                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 99776.204685                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 99776.204685                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 96592.329251                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 96868.578307                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 96743.422135                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 96592.329251                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 96868.578307                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 96743.422135                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks                10876                       # number of writebacks
system.l2.writebacks::total                     10876                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks         5350                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          5350                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data         7510                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           7510                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst        19268                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        19268                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data        15751                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        15751                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst          19268                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data          23261                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             42529                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst         19268                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data         23261                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            42529                       # number of overall MSHR misses
system.l2.ReadReq_mshr_uncacheable::cpu.data          610                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total          610                       # number of ReadReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::cpu.data          465                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total          465                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::cpu.data         1075                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total         1075                       # number of overall MSHR uncacheable misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data    606585000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    606585000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst   1668461000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   1668461000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data   1414065000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   1414065000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst   1668461000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data   2020650000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   3689111000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst   1668461000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data   2020650000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   3689111000                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::cpu.data    129045000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total    129045000                       # number of ReadReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::cpu.data    129045000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total    129045000                       # number of overall MSHR uncacheable cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.895861                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.895861                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.467647                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.467647                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.699609                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.699609                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.467647                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.752856                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.589869                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.467647                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.752856                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.589869                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 80770.306258                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 80770.306258                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 86592.329251                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 86592.329251                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 89776.204685                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 89776.204685                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 86592.329251                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 86868.578307                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 86743.422135                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 86592.329251                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 86868.578307                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 86743.422135                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::cpu.data 211549.180328                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 211549.180328                       # average ReadReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::cpu.data 120041.860465                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 120041.860465                       # average overall mshr uncacheable latency
system.membus.snoop_filter.tot_requests         98008                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests        49838                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests           29                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED   7186249000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 610                       # Transaction distribution
system.membus.trans_dist::ReadResp              35656                       # Transaction distribution
system.membus.trans_dist::WriteReq                465                       # Transaction distribution
system.membus.trans_dist::WriteResp               465                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        16540                       # Transaction distribution
system.membus.trans_dist::CleanEvict            31643                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                1                       # Transaction distribution
system.membus.trans_dist::ReadExReq              7509                       # Transaction distribution
system.membus.trans_dist::ReadExResp             7509                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         35046                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          5664                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        11382                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        11382                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         2150                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       127549                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       129699                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 141081                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port       724992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total       724992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave         1743                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      6835712                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      6837455                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 7562447                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               27                       # Total snoops (count)
system.membus.snoopTraffic                       3456                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             49295                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000568                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.023826                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   49267     99.94%     99.94% # Request fanout histogram
system.membus.snoop_fanout::1                      28      0.06%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               49295                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1784500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           232534431                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               3.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy             257013                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy          402098500                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              5.6                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED   7186249000                       # Cumulative time (in ticks) in various power states
system.tol2bus.snoop_filter.tot_requests       144196                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests        72103                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests          291                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops          14719                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops        14627                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           92                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED   7186249000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadReq                610                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp             64352                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq               465                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp              465                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        25282                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        41199                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           57348                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             8383                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            8383                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         41202                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        22541                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq            1                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side       123603                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        94869                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                218472                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     10547328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      5803855                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               16351183                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           51787                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1395456                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           124936                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.120886                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.328247                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 109925     87.99%     87.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  14919     11.94%     99.93% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     92      0.07%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             124936                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          184078000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.6                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            71986                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         103005000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          78085500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.1                       # Layer utilization (%)
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED   7186249000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED   7186249000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED   7186249000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED   7186249000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED   7186249000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED   7186249000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED   7186249000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED   7186249000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED   7186249000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED   7186249000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED   7186249000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED   7186249000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED   7186249000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED   7186249000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED   7186249000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED   7186249000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED   7186249000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED   7186249000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED   7186249000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED   7186249000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED   7186249000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED   7186249000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED   7186249000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED   7186249000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED   7186249000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED   7186249000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED   7186249000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
