// Seed: 3113979395
module module_0 (
    input logic id_0,
    input id_1,
    input logic id_2
);
  logic id_3;
  assign id_3 = id_0;
  always id_3 = id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  input id_10;
  input id_9;
  output id_8;
  inout id_7;
  output id_6;
  input id_5;
  input id_4;
  inout id_3;
  output id_2;
  output id_1;
  assign id_2 = id_0;
  assign id_7 = 1'd0;
  logic id_11;
  type_18(
      .id_0(id_8),
      .id_1(),
      .id_2(id_3),
      .id_3(id_3),
      .id_4(id_2),
      .id_5(id_7),
      .id_6(1),
      .id_7({id_8{1'b0}}),
      .id_8(1)
  );
  logic id_12, id_13;
  assign id_7 = 1;
  logic id_14, id_15, id_16;
endmodule
