Vertices:
Name: Source
Dtype: None
Dimension: -1
#Line: -1
Input Edges: 
Output Edges: %arg0 %arg1 %arg2 %arg3 %arg4 %arg5 %arg6 0 1 

Name: Sink
Dtype: None
Dimension: -1
#Line: -1
Input Edges: 
Output Edges: 

Name: Func_Func_0
Dtype: None
Dimension: -1
#Line: 1
Input Edges: %arg0 %arg1 %arg2 %arg3 %arg4 %arg5 %arg6 
Output Edges:  block_0 

Name: Arith_Constant_0
Dtype: Index
Dimension: 0
#Line: 2
Input Edges: 0 block_0 
Output Edges: %c0 

Name: Arith_Constant_1
Dtype: Index
Dimension: 0
#Line: 3
Input Edges: 1 block_0 
Output Edges: %c1 

Name: Arith_Constant_2
Dtype: I32
Dimension: 0
#Line: 4
Input Edges: 0 block_0 
Output Edges: %c0_i32 

Name: Arith_IndexCast_0
Dtype: I32Index
Dimension: 0
#Line: 5
Input Edges: %arg0 block_0 
Output Edges: %0 

Name: Arith_IndexCast_1
Dtype: I32Index
Dimension: 0
#Line: 6
Input Edges: %arg4 block_0 
Output Edges: %1 

Name: Arith_IndexCast_2
Dtype: I32Index
Dimension: 0
#Line: 7
Input Edges: %arg1 block_0 
Output Edges: %2 

Name: Scf_For_0
Dtype: None
Dimension: 0
#Line: 8
Input Edges: %c0 %0 %c1 block_0 
Output Edges: %arg7 block_1_%c0_%0_%c1 

Name: Scf_For_1
Dtype: None
Dimension: 0
#Line: 9
Input Edges: %c0 %1 %c1 block_1_%c0_%0_%c1 block_0 
Output Edges: %arg8 block_2_%c0_%1_%c1 

Name: Memref_Store_0
Dtype: I32
Dimension: 2
#Line: 10
Input Edges: %c0_i32 %arg6 %arg7 %arg8 block_2_%c0_%1_%c1 block_1_%c0_%0_%c1 block_0 
Output Edges:  

Name: Scf_For_2
Dtype: None
Dimension: 0
#Line: 11
Input Edges: %c0 %2 %c1 block_2_%c0_%1_%c1 block_1_%c0_%0_%c1 block_0 
Output Edges: %arg9 block_3_%c0_%2_%c1 

Name: Memref_Load_0
Dtype: I32
Dimension: 2
#Line: 12
Input Edges: %arg2 %arg7 %arg9 block_3_%c0_%2_%c1 block_2_%c0_%1_%c1 block_1_%c0_%0_%c1 block_0 
Output Edges: %3 

Name: Memref_Load_1
Dtype: I32
Dimension: 2
#Line: 13
Input Edges: %arg5 %arg9 %arg8 block_3_%c0_%2_%c1 block_2_%c0_%1_%c1 block_1_%c0_%0_%c1 block_0 
Output Edges: %4 

Name: Arith_Muli_0
Dtype: I32
Dimension: 0
#Line: 14
Input Edges: %3 %4 block_3_%c0_%2_%c1 block_2_%c0_%1_%c1 block_1_%c0_%0_%c1 block_0 
Output Edges: %5 

Name: Memref_Load_2
Dtype: I32
Dimension: 2
#Line: 15
Input Edges: %arg6 %arg7 %arg8 block_3_%c0_%2_%c1 block_2_%c0_%1_%c1 block_1_%c0_%0_%c1 block_0 
Output Edges: %6 

Name: Arith_Addi_0
Dtype: I32
Dimension: 0
#Line: 16
Input Edges: %6 %5 block_3_%c0_%2_%c1 block_2_%c0_%1_%c1 block_1_%c0_%0_%c1 block_0 
Output Edges: %7 

Name: Memref_Store_1
Dtype: I32
Dimension: 2
#Line: 17
Input Edges: %7 %arg6 %arg7 %arg8 block_3_%c0_%2_%c1 block_2_%c0_%1_%c1 block_1_%c0_%0_%c1 block_0 
Output Edges:  


Edges:
Edge Name: %arg0
Dtype: I32
Dimension: 0
Source Vertex: Source
#Line: 1
Target Vertices: Func_Func_0 Arith_IndexCast_0 

Edge Name: %arg1
Dtype: I32
Dimension: 0
Source Vertex: Source
#Line: 1
Target Vertices: Func_Func_0 Arith_IndexCast_2 

Edge Name: %arg2
Dtype: I32
Dimension: 2
Source Vertex: Source
#Line: 1
Target Vertices: Func_Func_0 Memref_Load_0 

Edge Name: %arg3
Dtype: I32
Dimension: 0
Source Vertex: Source
#Line: 1
Target Vertices: Func_Func_0 

Edge Name: %arg4
Dtype: I32
Dimension: 0
Source Vertex: Source
#Line: 1
Target Vertices: Func_Func_0 Arith_IndexCast_1 

Edge Name: %arg5
Dtype: I32
Dimension: 2
Source Vertex: Source
#Line: 1
Target Vertices: Func_Func_0 Memref_Load_1 

Edge Name: %arg6
Dtype: I32
Dimension: 2
Source Vertex: Source
#Line: 1
Target Vertices: Func_Func_0 Memref_Store_0 Memref_Load_2 Memref_Store_1 

Edge Name: 0
Dtype: None
Dimension: -1
Source Vertex: Source
#Line: -1
Target Vertices: Arith_Constant_0 Arith_Constant_2 

Edge Name: 1
Dtype: None
Dimension: -1
Source Vertex: Source
#Line: -1
Target Vertices: Arith_Constant_1 

Edge Name: block_0
Dtype: Block
Dimension: -1
Source Vertex: Func_Func_0
#Line: 1
Target Vertices: Arith_Constant_0 Arith_Constant_1 Arith_Constant_2 Arith_IndexCast_0 Arith_IndexCast_1 Arith_IndexCast_2 Scf_For_0 Scf_For_1 Memref_Store_0 Scf_For_2 Memref_Load_0 Memref_Load_1 Arith_Muli_0 Memref_Load_2 Arith_Addi_0 Memref_Store_1 

Edge Name: %c0
Dtype: Index
Dimension: 0
Source Vertex: Arith_Constant_0
#Line: 2
Target Vertices: Scf_For_0 Scf_For_1 Scf_For_2 

Edge Name: %c1
Dtype: Index
Dimension: 0
Source Vertex: Arith_Constant_1
#Line: 3
Target Vertices: Scf_For_0 Scf_For_1 Scf_For_2 

Edge Name: %c0_i32
Dtype: I32
Dimension: 0
Source Vertex: Arith_Constant_2
#Line: 4
Target Vertices: Memref_Store_0 

Edge Name: %0
Dtype: I32Index
Dimension: 0
Source Vertex: Arith_IndexCast_0
#Line: 5
Target Vertices: Scf_For_0 

Edge Name: %1
Dtype: I32Index
Dimension: 0
Source Vertex: Arith_IndexCast_1
#Line: 6
Target Vertices: Scf_For_1 

Edge Name: %2
Dtype: I32Index
Dimension: 0
Source Vertex: Arith_IndexCast_2
#Line: 7
Target Vertices: Scf_For_2 

Edge Name: %arg7
Dtype: None
Dimension: 0
Source Vertex: Scf_For_0
#Line: 8
Target Vertices: Memref_Store_0 Memref_Load_0 Memref_Load_2 Memref_Store_1 

Edge Name: block_1_%c0_%0_%c1
Dtype: Block
Dimension: -1
Source Vertex: Scf_For_0
#Line: 8
Target Vertices: Scf_For_1 Memref_Store_0 Scf_For_2 Memref_Load_0 Memref_Load_1 Arith_Muli_0 Memref_Load_2 Arith_Addi_0 Memref_Store_1 

Edge Name: %arg8
Dtype: None
Dimension: 0
Source Vertex: Scf_For_1
#Line: 9
Target Vertices: Memref_Store_0 Memref_Load_1 Memref_Load_2 Memref_Store_1 

Edge Name: block_2_%c0_%1_%c1
Dtype: Block
Dimension: -1
Source Vertex: Scf_For_1
#Line: 9
Target Vertices: Memref_Store_0 Scf_For_2 Memref_Load_0 Memref_Load_1 Arith_Muli_0 Memref_Load_2 Arith_Addi_0 Memref_Store_1 

Edge Name: %arg9
Dtype: None
Dimension: 0
Source Vertex: Scf_For_2
#Line: 11
Target Vertices: Memref_Load_0 Memref_Load_1 

Edge Name: block_3_%c0_%2_%c1
Dtype: Block
Dimension: -1
Source Vertex: Scf_For_2
#Line: 11
Target Vertices: Memref_Load_0 Memref_Load_1 Arith_Muli_0 Memref_Load_2 Arith_Addi_0 Memref_Store_1 

Edge Name: %3
Dtype: I32
Dimension: 2
Source Vertex: Memref_Load_0
#Line: 12
Target Vertices: Arith_Muli_0 

Edge Name: %4
Dtype: I32
Dimension: 2
Source Vertex: Memref_Load_1
#Line: 13
Target Vertices: Arith_Muli_0 

Edge Name: %5
Dtype: I32
Dimension: 0
Source Vertex: Arith_Muli_0
#Line: 14
Target Vertices: Arith_Addi_0 

Edge Name: %6
Dtype: I32
Dimension: 2
Source Vertex: Memref_Load_2
#Line: 15
Target Vertices: Arith_Addi_0 

Edge Name: %7
Dtype: I32
Dimension: 0
Source Vertex: Arith_Addi_0
#Line: 16
Target Vertices: Memref_Store_1 



