#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xb36700 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xb43670 .scope module, "tb" "tb" 3 83;
 .timescale -12 -12;
L_0xb345e0 .functor NOT 1, L_0xb74c90, C4<0>, C4<0>, C4<0>;
L_0xb34820 .functor XOR 8, L_0xb748f0, L_0xb749b0, C4<00000000>, C4<00000000>;
L_0xb34ae0 .functor XOR 8, L_0xb34820, L_0xb74b70, C4<00000000>, C4<00000000>;
v0xb739a0_0 .net *"_ivl_10", 7 0, L_0xb74b70;  1 drivers
v0xb73aa0_0 .net *"_ivl_12", 7 0, L_0xb34ae0;  1 drivers
v0xb73b80_0 .net *"_ivl_2", 7 0, L_0xb747e0;  1 drivers
v0xb73c40_0 .net *"_ivl_4", 7 0, L_0xb748f0;  1 drivers
v0xb73d20_0 .net *"_ivl_6", 7 0, L_0xb749b0;  1 drivers
v0xb73e50_0 .net *"_ivl_8", 7 0, L_0xb34820;  1 drivers
v0xb73f30_0 .var "clk", 0 0;
v0xb73fd0_0 .net "d", 7 0, v0xb72b90_0;  1 drivers
v0xb74090_0 .net "q_dut", 7 0, v0xb73550_0;  1 drivers
v0xb741e0_0 .net "q_ref", 7 0, v0xb34650_0;  1 drivers
v0xb74280_0 .net "reset", 0 0, v0xb72c60_0;  1 drivers
v0xb74320_0 .var/2u "stats1", 159 0;
v0xb743e0_0 .var/2u "strobe", 0 0;
v0xb744a0_0 .net "tb_match", 0 0, L_0xb74c90;  1 drivers
v0xb74570_0 .net "tb_mismatch", 0 0, L_0xb345e0;  1 drivers
v0xb74610_0 .net "wavedrom_enable", 0 0, v0xb72e00_0;  1 drivers
v0xb746e0_0 .net "wavedrom_title", 511 0, v0xb72ef0_0;  1 drivers
L_0xb747e0 .concat [ 8 0 0 0], v0xb34650_0;
L_0xb748f0 .concat [ 8 0 0 0], v0xb34650_0;
L_0xb749b0 .concat [ 8 0 0 0], v0xb73550_0;
L_0xb74b70 .concat [ 8 0 0 0], v0xb34650_0;
L_0xb74c90 .cmp/eeq 8, L_0xb747e0, L_0xb34ae0;
S_0xb43800 .scope module, "good1" "reference_module" 3 124, 3 4 0, S_0xb43670;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "d";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 8 "q";
v0xb3ced0_0 .net "clk", 0 0, v0xb73f30_0;  1 drivers
v0xb38a90_0 .net "d", 7 0, v0xb72b90_0;  alias, 1 drivers
v0xb34650_0 .var "q", 7 0;
v0xb348f0_0 .net "reset", 0 0, v0xb72c60_0;  alias, 1 drivers
E_0xb42740 .event posedge, v0xb3ced0_0;
S_0xb71fe0 .scope module, "stim1" "stimulus_gen" 3 119, 3 19 0, S_0xb43670;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 8 "d";
    .port_info 2 /OUTPUT 1 "reset";
    .port_info 3 /OUTPUT 512 "wavedrom_title";
    .port_info 4 /OUTPUT 1 "wavedrom_enable";
    .port_info 5 /INPUT 1 "tb_match";
v0xb72af0_0 .net "clk", 0 0, v0xb73f30_0;  alias, 1 drivers
v0xb72b90_0 .var "d", 7 0;
v0xb72c60_0 .var "reset", 0 0;
v0xb72d60_0 .net "tb_match", 0 0, L_0xb74c90;  alias, 1 drivers
v0xb72e00_0 .var "wavedrom_enable", 0 0;
v0xb72ef0_0 .var "wavedrom_title", 511 0;
E_0xb429f0/0 .event negedge, v0xb3ced0_0;
E_0xb429f0/1 .event posedge, v0xb3ced0_0;
E_0xb429f0 .event/or E_0xb429f0/0, E_0xb429f0/1;
S_0xb722d0 .scope task, "reset_test" "reset_test" 3 40, 3 40 0, S_0xb71fe0;
 .timescale -12 -12;
v0xb34bb0_0 .var/2u "arfail", 0 0;
v0xb353b0_0 .var "async", 0 0;
v0xb35870_0 .var/2u "datafail", 0 0;
v0xb72570_0 .var/2u "srfail", 0 0;
E_0xb2d9f0 .event negedge, v0xb3ced0_0;
TD_tb.stim1.reset_test ;
    %wait E_0xb42740;
    %wait E_0xb42740;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xb72c60_0, 0;
    %pushi/vec4 3, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xb42740;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %wait E_0xb2d9f0;
    %load/vec4 v0xb72d60_0;
    %nor/r;
    %cast2;
    %store/vec4 v0xb35870_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xb72c60_0, 0;
    %wait E_0xb42740;
    %load/vec4 v0xb72d60_0;
    %nor/r;
    %cast2;
    %store/vec4 v0xb34bb0_0, 0, 1;
    %wait E_0xb42740;
    %load/vec4 v0xb72d60_0;
    %nor/r;
    %cast2;
    %store/vec4 v0xb72570_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xb72c60_0, 0;
    %load/vec4 v0xb72570_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %vpi_call/w 3 54 "$display", "Hint: Your reset doesn't seem to be working." {0 0 0};
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0xb34bb0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.6, 9;
    %load/vec4 v0xb353b0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/1 T_0.7, 9;
    %load/vec4 v0xb35870_0;
    %nor/r;
    %or;
T_0.7;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0xb353b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.8, 8;
    %pushi/vec4 1634957678, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_0.9, 8;
T_0.8 ; End of true expr.
    %pushi/vec4 7567726, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_0.9, 8;
 ; End of false expr.
    %blend;
T_0.9;
    %vpi_call/w 3 56 "$display", "Hint: Your reset should be %0s, but doesn't appear to be.", S<0,vec4,u96> {1 0 0};
T_0.4 ;
T_0.3 ;
    %end;
S_0xb72630 .scope task, "wavedrom_start" "wavedrom_start" 3 32, 3 32 0, S_0xb71fe0;
 .timescale -12 -12;
v0xb72830_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0xb72910 .scope task, "wavedrom_stop" "wavedrom_stop" 3 35, 3 35 0, S_0xb71fe0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0xb73070 .scope module, "top_module1" "top_module" 3 130, 4 1 0, S_0xb43670;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "d";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 8 "q";
v0xb73330_0 .net "clk", 0 0, v0xb73f30_0;  alias, 1 drivers
v0xb73440_0 .net "d", 7 0, v0xb72b90_0;  alias, 1 drivers
v0xb73550_0 .var "q", 7 0;
v0xb73610_0 .net "reset", 0 0, v0xb72c60_0;  alias, 1 drivers
E_0xb42e10 .event posedge, v0xb348f0_0, v0xb3ced0_0;
S_0xb73780 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 138, 3 138 0, S_0xb43670;
 .timescale -12 -12;
E_0xb3ebe0 .event anyedge, v0xb743e0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_3.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.11, 5;
    %jmp/1 T_3.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xb743e0_0;
    %nor/r;
    %assign/vec4 v0xb743e0_0, 0;
    %wait E_0xb3ebe0;
    %jmp T_3.10;
T_3.11 ;
    %pop/vec4 1;
    %end;
    .scope S_0xb71fe0;
T_4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xb72c60_0, 0;
    %vpi_func 3 66 "$random" 32 {0 0 0};
    %pad/s 8;
    %assign/vec4 v0xb72b90_0, 0;
    %pushi/vec4 0, 0, 32;
    %pad/s 1;
    %store/vec4 v0xb353b0_0, 0, 1;
    %fork TD_tb.stim1.reset_test, S_0xb722d0;
    %join;
    %pushi/vec4 10, 0, 32;
T_4.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.1, 5;
    %jmp/1 T_4.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xb2d9f0;
    %vpi_func 3 70 "$random" 32 {0 0 0};
    %pad/s 8;
    %assign/vec4 v0xb72b90_0, 0;
    %jmp T_4.0;
T_4.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0xb72910;
    %join;
    %pushi/vec4 400, 0, 32;
T_4.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.3, 5;
    %jmp/1 T_4.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xb429f0;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pushi/vec4 15, 0, 32;
    %and;
    %nor/r;
    %assign/vec4 v0xb72c60_0, 0;
    %vpi_func 3 75 "$random" 32 {0 0 0};
    %pad/s 8;
    %assign/vec4 v0xb72b90_0, 0;
    %jmp T_4.2;
T_4.3 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 78 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0xb43800;
T_5 ;
    %wait E_0xb42740;
    %load/vec4 v0xb348f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0xb34650_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0xb38a90_0;
    %assign/vec4 v0xb34650_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0xb73070;
T_6 ;
    %wait E_0xb42e10;
    %load/vec4 v0xb73610_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0xb73550_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0xb73440_0;
    %assign/vec4 v0xb73550_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0xb43670;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xb73f30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xb743e0_0, 0, 1;
    %end;
    .thread T_7, $init;
    .scope S_0xb43670;
T_8 ;
T_8.0 ;
    %delay 5, 0;
    %load/vec4 v0xb73f30_0;
    %inv;
    %store/vec4 v0xb73f30_0, 0, 1;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_0xb43670;
T_9 ;
    %vpi_call/w 3 111 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 112 "$dumpvars", 32'sb00000000000000000000000000000001, v0xb72af0_0, v0xb74570_0, v0xb73f30_0, v0xb73fd0_0, v0xb74280_0, v0xb741e0_0, v0xb74090_0 {0 0 0};
    %end;
    .thread T_9;
    .scope S_0xb43670;
T_10 ;
    %load/vec4 v0xb74320_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_10.0, 4;
    %load/vec4 v0xb74320_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xb74320_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 147 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_10.1;
T_10.0 ;
    %vpi_call/w 3 148 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_10.1 ;
    %load/vec4 v0xb74320_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xb74320_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 150 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 151 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xb74320_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xb74320_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 152 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_10, $final;
    .scope S_0xb43670;
T_11 ;
    %wait E_0xb429f0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xb74320_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xb74320_0, 4, 32;
    %load/vec4 v0xb744a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0xb74320_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.2, 4;
    %vpi_func 3 163 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xb74320_0, 4, 32;
T_11.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xb74320_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xb74320_0, 4, 32;
T_11.0 ;
    %load/vec4 v0xb741e0_0;
    %load/vec4 v0xb741e0_0;
    %load/vec4 v0xb74090_0;
    %xor;
    %load/vec4 v0xb741e0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_11.4, 6;
    %load/vec4 v0xb74320_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.6, 4;
    %vpi_func 3 167 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xb74320_0, 4, 32;
T_11.6 ;
    %load/vec4 v0xb74320_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xb74320_0, 4, 32;
T_11.4 ;
    %jmp T_11;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/dff8r/dff8r_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307/can5_depth5/human/dff8r/iter0/response4/top_module.sv";
