

================================================================
== Vivado HLS Report for 'get_last_centroids_L'
================================================================
* Date:           Wed Mar 18 11:36:14 2020

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        WeedD
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 50.00 ns | 8.727 ns |   6.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        8|        8| 0.400 us | 0.400 us |    8|    8|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |          Loop Name          |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- get_last_centroids_label9  |        6|        6|         2|          1|          1|     6|    yes   |
        +-----------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|     97|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     63|    -|
|Register         |        -|      -|      26|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|      26|    160|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |add_ln172_fu_189_p2      |     +    |      0|  0|  14|          10|          10|
    |i_fu_135_p2              |     +    |      0|  0|  12|           3|           1|
    |p_i_fu_145_p2            |     +    |      0|  0|  15|           5|           5|
    |seg_index_end_fu_119_p2  |     +    |      0|  0|  15|           5|           5|
    |sub_ln172_fu_179_p2      |     -    |      0|  0|  15|           9|           9|
    |icmp_ln169_fu_129_p2     |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln171_fu_150_p2     |   icmp   |      0|  0|  11|           5|           5|
    |ap_block_state1          |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0            |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1  |    xor   |      0|  0|   2|           2|           1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0|  97|          44|          42|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------+----+-----------+-----+-----------+
    |                Name               | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                          |  21|          4|    1|          4|
    |ap_done                            |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1            |  15|          3|    1|          3|
    |ap_phi_mux_i_0_i_i_i_phi_fu_99_p4  |   9|          2|    3|          6|
    |i_0_i_i_i_reg_95                   |   9|          2|    3|          6|
    +-----------------------------------+----+-----------+-----+-----------+
    |Total                              |  63|         13|    9|         21|
    +-----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------+---+----+-----+-----------+
    |             Name             | FF| LUT| Bits| Const Bits|
    +------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                     |  3|   0|    3|          0|
    |ap_done_reg                   |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0       |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1       |  1|   0|    1|          0|
    |i_0_i_i_i_reg_95              |  3|   0|    3|          0|
    |i_reg_227                     |  3|   0|    3|          0|
    |icmp_ln169_reg_223            |  1|   0|    1|          0|
    |icmp_ln171_reg_232            |  1|   0|    1|          0|
    |seg_index_end_reg_213         |  5|   0|    5|          0|
    |zext_ln168_reg_208            |  4|   0|    5|          1|
    |zext_ln172_cast_cast_reg_218  |  3|   0|   10|          7|
    +------------------------------+---+----+-----+-----------+
    |Total                         | 26|   0|   34|          8|
    +------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+----------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+--------------------+-----+-----+------------+----------------------+--------------+
|ap_clk              |  in |    1| ap_ctrl_hs | get_last_centroids_L | return value |
|ap_rst              |  in |    1| ap_ctrl_hs | get_last_centroids_L | return value |
|ap_start            |  in |    1| ap_ctrl_hs | get_last_centroids_L | return value |
|ap_done             | out |    1| ap_ctrl_hs | get_last_centroids_L | return value |
|ap_continue         |  in |    1| ap_ctrl_hs | get_last_centroids_L | return value |
|ap_idle             | out |    1| ap_ctrl_hs | get_last_centroids_L | return value |
|ap_ready            | out |    1| ap_ctrl_hs | get_last_centroids_L | return value |
|size                |  in |    4|   ap_none  |         size         |    scalar    |
|seg_index_start     |  in |    4|   ap_none  |    seg_index_start   |    scalar    |
|selected_line       |  in |    3|   ap_none  |     selected_line    |    scalar    |
|centroids_address0  | out |    7|  ap_memory |       centroids      |     array    |
|centroids_ce0       | out |    1|  ap_memory |       centroids      |     array    |
|centroids_q0        |  in |   48|  ap_memory |       centroids      |     array    |
|last_c_2_address0   | out |    2|  ap_memory |       last_c_2       |     array    |
|last_c_2_ce0        | out |    1|  ap_memory |       last_c_2       |     array    |
|last_c_2_we0        | out |    1|  ap_memory |       last_c_2       |     array    |
|last_c_2_d0         | out |   48|  ap_memory |       last_c_2       |     array    |
+--------------------+-----+-----+------------+----------------------+--------------+

