## LiteX Wiki

* Welcome to LiteX
  * [Presentation](Home)
  * [Installation](Installation)
  * [Capabilities-_TODO_](Capabilities)
  * [Cores-Ecosystem](Cores-Ecosystem)
  * [OSes-Ecosystem-_TODO_](OSes-Ecosystem)
  * [Tutorials-Resources](Tutorials-Resources)
  * [Projects](Projects)
  * [Feedback-Contribution-Support](Feedback-Contribution-Support)
  * [Migen-nMigen](Migen-nMigen)
* LiteX's internals
  * [Cores-_TODO_](Cores)
  * [CPUs-_TODO_](CPUs)
  * [Wishbone Bus-_TODO_](Wishbone-Bus)
  * [AXI Bus-_TODO_](AXI-Bus)
  * [CSR Bus](CSR-Bus)
  * [Streams](Streams)
  * [Host Bridges-_TODO_](Host-Bridges)
  * [Build Backends-_TODO_](Build-Backends)
  * [SoC Builder-_TODO_](SoC-builder)
  * [SoC Simulator-_TODO_](SoC-Simulator)
  * [SoC Documentation](SoC-Documentation)
* How to
  * [Create a minimal SoC_TODO_](Create-A-minimal-SoC)
  * [Add a new Board-_TODO_](Add-A-New-Board)
  * [Add a new Core-_TODO_](Add-A-New-Core)
  * [Add a new CPU-_TODO_](Add-A-New-CPU)
  * [Reuse a Verilog/VHDL Core-_TODO_](Add-A-Verilog-VHDL-Core)
  * [Load application code the CPU(s)](Load-Application-Code-To-CPU)
  * [Use Host Bridges to control/debug a SoC](Use-Host-Bridge-to-control-debug-a-SoC)
  * [Use LiteScope to debug a SoC](Use-LiteScope-To-Debug-A-SoC)
  * [Document a SoC](Document-a-SoC)
* How to (Advanced)
  * [Create a complex SoC with cores from the Ecosystem-_TODO_](Create-A-complex-SoC-With-Cores-From-The-Ecosystem)
  * [Run MicroPython/CircuitPython on your SoC-_TODO_](Run-MicroPython-CircuitPython-On-Your-SoC)
  * [Run Zephyr on your SoC-_TODO_](Run-Zephyr-On-Your-SoC)
  * [Run Linux on your SoC-_TODO_](Run-Linux-On-Your-SoC)
  * [Export your Core/SoC to Verilog-_TODO_](Export-Your-Core-SoC-To-Verilog)
  * [Create a PCIe SoC-_TODO_](Create-A-PCIe-SoC)