From 9263a491b9f14a3f50776392330a0b03c5aa637e Mon Sep 17 00:00:00 2001
From: Radhakrishna Sripada <radhakrishna.sripada@intel.com>
Date: Thu, 13 Apr 2023 14:24:41 -0700
Subject: [PATCH 081/184] FIXME: drm/i915/mtl: Add C10 table for HDMI Clock
 25175

FIXME: Pre computed tables for HDMI Clock 25175 actually results
in the clock for 25200 during port clock calculation. Carry this
internally till we get a confirmation from the Hardware Engineers.

Cc: Imre Deak <imre.deak@intel.com>
Cc: Uma Shankar <uma.shankar@intel.com>
Signed-off-by: Radhakrishna Sripada <radhakrishna.sripada@intel.com>
Signed-off-by: Clint Taylor <Clinton.A.Taylor@intel.com>
---
 drivers/gpu/drm/i915/display/intel_cx0_phy.c | 27 ++++++++++++++++++++
 1 file changed, 27 insertions(+)

diff --git a/drivers/gpu/drm/i915/display/intel_cx0_phy.c b/drivers/gpu/drm/i915/display/intel_cx0_phy.c
index a42b3c4c0ed7..343fab505772 100644
--- a/drivers/gpu/drm/i915/display/intel_cx0_phy.c
+++ b/drivers/gpu/drm/i915/display/intel_cx0_phy.c
@@ -1006,6 +1006,32 @@ static const struct intel_c10pll_state mtl_c10_hdmi_594 = {
 };
 
 /* Precomputed C10 HDMI PLL tables */
+static const struct intel_c10pll_state mtl_c10_hdmi_25175 = {
+	.clock = 25175,
+	.tx = 0x10,
+	.cmn = 0x1,
+	.pll[0] = 0x34,
+	.pll[1] = 0x00,
+	.pll[2] = 0xB0,
+	.pll[3] = 0x00,
+	.pll[4] = 0x00,
+	.pll[5] = 0x00,
+	.pll[6] = 0x00,
+	.pll[7] = 0x00,
+	.pll[8] = 0x20,
+	.pll[9] = 0xFF,
+	.pll[10] = 0xFF,
+	.pll[11] = 0x55,
+	.pll[12] = 0xE5,
+	.pll[13] = 0x55,
+	.pll[14] = 0x55,
+	.pll[15] = 0x0D,
+	.pll[16] = 0x09,
+	.pll[17] = 0x8F,
+	.pll[18] = 0x84,
+	.pll[19] = 0x23,
+};
+
 static const struct intel_c10pll_state mtl_c10_hdmi_27027 = {
 	.clock = 27027,
 	.tx = 0x10,
@@ -1407,6 +1433,7 @@ static const struct intel_c10pll_state mtl_c10_hdmi_593407 = {
 };
 
 static const struct intel_c10pll_state * const mtl_c10_hdmi_tables[] = {
+	&mtl_c10_hdmi_25175,
 	&mtl_c10_hdmi_25_2, /* Consolidated Table */
 	&mtl_c10_hdmi_27_0, /* Consolidated Table */
 	&mtl_c10_hdmi_27027,
-- 
2.25.1

