# 用於 Verilog 的清潔過濾器<br>Clean Filter for Verilog
Clean your Verilog design code!

<https://github.com/Lin-Buo-Ren/Clean-Filter-for-Verilog>

## License
GNU GPLv3+ 
