$date
	Sat May 13 19:00:55 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module alu_tb $end
$var wire 32 ! out [31:0] $end
$var wire 1 " zero_flag $end
$var reg 32 # a [31:0] $end
$var reg 3 $ alu_control [2:0] $end
$var reg 32 % b [31:0] $end
$var reg 1 & clk $end
$scope module uut $end
$var wire 32 ' a [31:0] $end
$var wire 3 ( alu_control [2:0] $end
$var wire 32 ) b [31:0] $end
$var wire 1 * clk $end
$var reg 32 + out [31:0] $end
$var reg 1 , zero_flag $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x,
bx +
0*
b10 )
bx (
b11 '
0&
b10 %
bx $
b11 #
x"
bx !
$end
#1000
0,
0"
1&
1*
#2000
0&
0*
b0 $
b0 (
#3000
b10 +
b10 !
1&
1*
#4000
0&
0*
b1 $
b1 (
#5000
b11 +
b11 !
1&
1*
#6000
0&
0*
b10 $
b10 (
#7000
b101 +
b101 !
1&
1*
#8000
0&
0*
b11 $
b11 (
#9000
b1 +
b1 !
1&
1*
#10000
0&
0*
b100 $
b100 (
#11000
1&
1*
#12000
0&
0*
b101 $
b101 (
#13000
1,
1"
b0 +
b0 !
1&
1*
#14000
0&
0*
b110 $
b110 (
#15000
0,
0"
b1 +
b1 !
1&
1*
#16000
0&
0*
