

================================================================
== Vitis HLS Report for 'compute_rmsnorm_Pipeline_VITIS_LOOP_28_3'
================================================================
* Date:           Thu Apr 24 21:11:39 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        kernel_rmsnorm
* Solution:       hls (Vitis Kernel Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.016 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |      871|      871|  8.710 us|  8.710 us|  867|  867|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_28_3  |      869|      869|         9|          3|          1|   288|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      34|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       0|      83|    -|
|Register         |        -|     -|     115|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     115|     117|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+----+---+----+------------+------------+
    |    Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+----+---+----+------------+------------+
    |add_ln28_fu_89_p2   |         +|   0|  0|  16|           9|           1|
    |icmp_ln28_fu_83_p2  |      icmp|   0|  0|  16|           9|           9|
    |ap_enable_pp0       |       xor|   0|  0|   2|           1|           2|
    +--------------------+----------+----+---+----+------------+------------+
    |Total               |          |   0|  0|  34|          19|          12|
    +--------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------+----+-----------+-----+-----------+
    |               Name              | LUT| Input Size| Bits| Total Bits|
    +---------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                        |  20|          4|    1|          4|
    |ap_done_int                      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0          |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1          |   9|          2|    1|          2|
    |ap_sig_allocacmp_i               |   9|          2|    9|         18|
    |ap_sig_allocacmp_sum_local_load  |   9|          2|   32|         64|
    |i_2_fu_38                        |   9|          2|    9|         18|
    |sum_local_fu_34                  |   9|          2|   32|         64|
    +---------------------------------+----+-----------+-----+-----------+
    |Total                            |  83|         18|   86|        174|
    +---------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   3|   0|    3|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |i_2_fu_38                         |   9|   0|    9|          0|
    |icmp_ln28_reg_133                 |   1|   0|    1|          0|
    |icmp_ln28_reg_133_pp0_iter1_reg   |   1|   0|    1|          0|
    |mul_i_reg_148                     |  32|   0|   32|          0|
    |sum_local_fu_34                   |  32|   0|   32|          0|
    |vec_local_1_load_reg_142          |  32|   0|   32|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 115|   0|  115|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+------------------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |               Source Object              |    C Type    |
+----------------------+-----+-----+------------+------------------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  compute_rmsnorm_Pipeline_VITIS_LOOP_28_3|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  compute_rmsnorm_Pipeline_VITIS_LOOP_28_3|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  compute_rmsnorm_Pipeline_VITIS_LOOP_28_3|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  compute_rmsnorm_Pipeline_VITIS_LOOP_28_3|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  compute_rmsnorm_Pipeline_VITIS_LOOP_28_3|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  compute_rmsnorm_Pipeline_VITIS_LOOP_28_3|  return value|
|grp_fu_78_p_din0      |  out|   32|  ap_ctrl_hs|  compute_rmsnorm_Pipeline_VITIS_LOOP_28_3|  return value|
|grp_fu_78_p_din1      |  out|   32|  ap_ctrl_hs|  compute_rmsnorm_Pipeline_VITIS_LOOP_28_3|  return value|
|grp_fu_78_p_opcode    |  out|    2|  ap_ctrl_hs|  compute_rmsnorm_Pipeline_VITIS_LOOP_28_3|  return value|
|grp_fu_78_p_dout0     |   in|   32|  ap_ctrl_hs|  compute_rmsnorm_Pipeline_VITIS_LOOP_28_3|  return value|
|grp_fu_78_p_ce        |  out|    1|  ap_ctrl_hs|  compute_rmsnorm_Pipeline_VITIS_LOOP_28_3|  return value|
|grp_fu_180_p_din0     |  out|   32|  ap_ctrl_hs|  compute_rmsnorm_Pipeline_VITIS_LOOP_28_3|  return value|
|grp_fu_180_p_din1     |  out|   32|  ap_ctrl_hs|  compute_rmsnorm_Pipeline_VITIS_LOOP_28_3|  return value|
|grp_fu_180_p_dout0    |   in|   32|  ap_ctrl_hs|  compute_rmsnorm_Pipeline_VITIS_LOOP_28_3|  return value|
|grp_fu_180_p_ce       |  out|    1|  ap_ctrl_hs|  compute_rmsnorm_Pipeline_VITIS_LOOP_28_3|  return value|
|vec_local_1_address0  |  out|    9|   ap_memory|                               vec_local_1|         array|
|vec_local_1_ce0       |  out|    1|   ap_memory|                               vec_local_1|         array|
|vec_local_1_q0        |   in|   32|   ap_memory|                               vec_local_1|         array|
|sum_local_out         |  out|   32|      ap_vld|                             sum_local_out|       pointer|
|sum_local_out_ap_vld  |  out|    1|      ap_vld|                             sum_local_out|       pointer|
+----------------------+-----+-----+------------+------------------------------------------+--------------+

