<?xml version="1.0" encoding="UTF-8"?>
<RadiantProject version="4.2" radiant="2024.2.0.3.0" title="lab2_ll_ai_prototype_2" device="iCE40UP5K-SG48I" performance_grade="High-Performance_1.2V" family_int="ice40tp" device_int="itpa08" package_int="SG48" operation_int="IND" speed_int="6" default_implementation="impl_1">
    <Options/>
    <Implementation title="impl_1" dir="impl_1" description="impl_1" synthesis="lse" default_strategy="Strategy1">
        <Options def_top="lab1_ll"/>
        <Source name="source/impl_1/prompt2.sv" type="Verilog" type_short="Verilog">
            <Options VerilogStandard="System Verilog" top_module="two_digit_display"/>
        </Source>
        <Source name="../../../lab1-fpga-7-seg-display/fpga/src/impl_1/seven_seg_display.sv" type="Verilog" type_short="Verilog">
            <Options VerilogStandard="System Verilog"/>
        </Source>
        <Source name="../../../lab1-fpga-7-seg-display/fpga/src/impl_1/lab1_ll.sv" type="Verilog" type_short="Verilog">
            <Options VerilogStandard="System Verilog" top_module="lab1_ll"/>
        </Source>
    </Implementation>
    <Strategy name="Strategy1" file="lab2_ll_ai_prototype_21.sty"/>
</RadiantProject>
