// Seed: 3717553194
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23
);
  inout wire id_23;
  output wire id_22;
  inout wire id_21;
  inout wire id_20;
  inout wire id_19;
  input wire id_18;
  output wire id_17;
  output wire id_16;
  output wire id_15;
  input wire id_14;
  input wire id_13;
  output wire id_12;
  output wire id_11;
  inout wire id_10;
  output wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  logic id_24 = 1;
  wire id_25;
  wire id_26;
  logic [-1 'd0 : -1] id_27;
endmodule
module module_1 #(
    parameter id_1 = 32'd19
) (
    input tri1 id_0
    , id_12,
    input tri0 _id_1,
    input supply1 id_2,
    input tri id_3,
    output wor id_4,
    output supply0 id_5,
    input tri0 id_6,
    input wand id_7,
    input wire id_8,
    output logic id_9,
    output wire id_10
);
  assign id_4  = id_2;
  assign id_10 = id_12;
  module_0 modCall_1 (
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12
  );
  wire id_13;
  always id_9 = 1'b0 - ~id_1;
  logic [1  -  (  -1  ) : id_1] id_14;
  ;
  assign id_4 = (1);
  nor primCall (id_9, id_12, id_3, id_6, id_0, id_2, id_8, id_7);
endmodule
