
msgid ""
msgstr ""
"Project-Id-Version: SpinalHDLReport-Msgid-Bugs-To:POT-Creation-"
"Date:2023-12-01 11:48+0800PO-Revision-Date:YEAR-MO-DA HO:MI+ZONELast-"
"Translator:FULL NAME <EMAIL@ADDRESS>Language:zh_CNLanguage-Team:zh_CN "
"<LL@li.org>Plural-Forms:nplurals=1; plural=0;MIME-Version:1.0Content-"
"Type:text/plain; charset=UTF-8\n"
"Report-Msgid-Bugs-To: EMAIL@ADDRESSPOT-Creation-Date:2023-12-02 00:23"
"+0800PO-Revision-Date:YEAR-MO-DA HO:MI+ZONELast-Translator:FULL NAME "
"<EMAIL@ADDRESS>Language-Team:LANGUAGE <LL@li.org>MIME-Version:1.0Content-"
"Type:text/plain; charset=UTF-8\n"
"POT-Creation-Date: 2024-08-19 09:12+0000\n"
"PO-Revision-Date: 2023-12-03 17:03+0000\n"
"Last-Translator: Readon <xydarcher@qq.com>\n"
"Language: zh_CN\n"
"Language-Team: Chinese (Simplified) <https://hosted.weblate.org/projects"
"/spinaldoc-rtd/spinalhdlother-language-featuresstub/zh_Hans/>\n"
"Plural-Forms: nplurals=1; plural=0;\n"
"MIME-Version: 1.0\n"
"Content-Type: text/plain; charset=utf-8\n"
"Content-Transfer-Encoding: 8bit\n"
"Generated-By: Babel 2.16.0\n"

#: ../../SpinalHDL/Other features/stub.rst:3 language
msgid "Stub"
msgstr "存根（Stub）"

#: ../../SpinalHDL/Other features/stub.rst:5 language
msgid "You can empty an Component Hierarchy as stub:"
msgstr "您可以将组件层次结构清空作为一个存根（stub）："

#: ../../SpinalHDL/Other features/stub.rst:20 language
msgid "It will generate the following Verilog code for example:"
msgstr "例如，它将生成以下 Verilog 代码："

#: ../../SpinalHDL/Other features/stub.rst:43 language
msgid "You can also empty the top Component"
msgstr "您还可以清空顶部组件"

#: ../../SpinalHDL/Other features/stub.rst:49 language
msgid "What does `stub` do ?"
msgstr "`stub` 有什么作用？"

#: ../../SpinalHDL/Other features/stub.rst:51 language
msgid "first walk all the components and find out clock, then keep clock"
msgstr "首先遍历所有组件并找出时钟，然后保留时钟"

#: ../../SpinalHDL/Other features/stub.rst:52 language
msgid "then remove all children component"
msgstr "然后删除所有子组件"

#: ../../SpinalHDL/Other features/stub.rst:53 language
#, fuzzy
msgid "then remove all assignment and logic we don't want"
msgstr "然后删除我们不需要的所有赋值和逻辑"

#: ../../SpinalHDL/Other features/stub.rst:54 language
msgid "tile 0 to output port"
msgstr "给输出端口赋值0"

