// Seed: 3778303272
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  id_5(
      .id_0(id_1),
      .id_1({1{1}}),
      .id_2(),
      .id_3(1'b0),
      .id_4(1),
      .id_5(1),
      .id_6(1),
      .id_7(id_2),
      .id_8(1),
      .id_9(1),
      .id_10(id_1),
      .id_11(id_1)
  );
endmodule
module module_1 (
    output wand  id_0,
    input  wire  id_1,
    input  tri0  id_2,
    output tri   id_3,
    input  tri   id_4,
    output tri1  id_5,
    output wire  id_6,
    output uwire id_7,
    input  wire  id_8
    , id_15,
    input  tri   id_9,
    input  tri0  id_10,
    output tri   id_11,
    output uwire id_12,
    input  tri1  id_13
);
  assign id_12 = id_1;
  module_0(
      id_15, id_15, id_15, id_15
  );
  assign id_6 = id_9;
  wire  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  ,  id_28  ,  id_29  ,  id_30  ,  id_31  ,  id_32  ,  id_33  ,  id_34  ,  id_35  ,  id_36  ,  id_37  ,  id_38  ,  id_39  ,  id_40  ;
endmodule
