Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (lin64) Build 1577090 Thu Jun  2 16:32:35 MDT 2016
| Date         : Mon Nov 21 16:07:27 2016
| Host         : eecs-digital-02 running 64-bit Ubuntu 14.04.5 LTS
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file Oscilloscope_v1_timing_summary_routed.rpt -rpx Oscilloscope_v1_timing_summary_routed.rpx
| Design       : Oscilloscope_v1
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 23 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 843 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.895        0.000                      0                 1791        0.066        0.000                      0                 1791     -990.741     -990.741                       1                   850  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
CLK100MHZ               {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 4.630}        9.259           108.000         
  clkfbout_clk_wiz_0    {0.000 5.000}        10.000          100.000         
sys_clk_pin             {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 4.630}        9.259           108.000         
  clkfbout_clk_wiz_0_1  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                                 3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0          1.895        0.000                      0                 1791        0.139        0.000                      0                 1791     -990.741     -990.741                       1                   846  
  clkfbout_clk_wiz_0                                                                                                                                                      8.408        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1        1.895        0.000                      0                 1791        0.139        0.000                      0                 1791     -990.741     -990.741                       1                   846  
  clkfbout_clk_wiz_0_1                                                                                                                                                    8.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0          1.895        0.000                      0                 1791        0.066        0.000                      0                 1791  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1        1.895        0.000                      0                 1791        0.066        0.000                      0                 1791  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  ClockDivider/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  ClockDivider/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  ClockDivider/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  ClockDivider/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  ClockDivider/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  ClockDivider/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.895ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.139ns,  Total Violation        0.000ns
PW    :            1  Failing Endpoint ,  Worst Slack     -990.741ns,  Total Violation     -990.741ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.895ns  (required time - arrival time)
  Source:                 Buffer/dataOut_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            myCurve/pixelOn_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.277ns  (logic 3.295ns (45.282%)  route 3.982ns (54.718%))
  Logic Levels:           13  (CARRY4=7 LUT1=1 LUT2=1 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.771ns = ( 8.488 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.380ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         1.237    -0.380    Buffer/clock
    SLICE_X9Y108         FDRE                                         r  Buffer/dataOut_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y108         FDRE (Prop_fdre_C_Q)         0.313    -0.067 f  Buffer/dataOut_reg[1]/Q
                         net (fo=8, routed)           0.862     0.795    myCurve/dataIn[1]
    SLICE_X10Y105        LUT6 (Prop_lut6_I0_O)        0.215     1.010 r  myCurve/pixelOn_i_111/O
                         net (fo=4, routed)           0.910     1.920    myCurve/pixelOn_i_111_n_0
    SLICE_X12Y107        LUT3 (Prop_lut3_I1_O)        0.100     2.020 r  myCurve/pixelOn_i_78/O
                         net (fo=1, routed)           0.313     2.333    myCurve/pixelOn_i_78_n_0
    SLICE_X12Y107        LUT6 (Prop_lut6_I4_O)        0.234     2.567 r  myCurve/pixelOn_i_47/O
                         net (fo=4, routed)           0.491     3.058    myCurve/pixelOn_i_47_n_0
    SLICE_X10Y106        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.444     3.502 r  myCurve/pixelOn_reg_i_82/CO[3]
                         net (fo=1, routed)           0.000     3.502    myCurve/pixelOn_reg_i_82_n_0
    SLICE_X10Y107        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     3.725 f  myCurve/pixelOn_reg_i_62/O[1]
                         net (fo=3, routed)           0.353     4.077    myCurve/dataScreenLocation[6]
    SLICE_X9Y110         LUT1 (Prop_lut1_I0_O)        0.216     4.293 r  myCurve/pixelOn_i_65/O
                         net (fo=1, routed)           0.000     4.293    myCurve/pixelOn_i_65_n_0
    SLICE_X9Y110         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     4.705 r  myCurve/pixelOn_reg_i_41/CO[3]
                         net (fo=1, routed)           0.000     4.705    myCurve/pixelOn_reg_i_41_n_0
    SLICE_X9Y111         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     4.935 r  myCurve/pixelOn_reg_i_21/O[1]
                         net (fo=2, routed)           0.530     5.465    myCurve/pixelOn_reg_i_21_n_6
    SLICE_X10Y113        LUT3 (Prop_lut3_I1_O)        0.225     5.690 r  myCurve/pixelOn_i_39/O
                         net (fo=1, routed)           0.000     5.690    myCurve/pixelOn_i_39_n_0
    SLICE_X10Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     6.092 r  myCurve/pixelOn_reg_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.092    myCurve/pixelOn_reg_i_16_n_0
    SLICE_X10Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.184 r  myCurve/pixelOn_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.184    myCurve/pixelOn_reg_i_4_n_0
    SLICE_X10Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.276 r  myCurve/pixelOn_reg_i_2/CO[3]
                         net (fo=1, routed)           0.523     6.800    myCurve/pixelOn11_in
    SLICE_X11Y113        LUT2 (Prop_lut2_I0_O)        0.097     6.897 r  myCurve/pixelOn_i_1/O
                         net (fo=1, routed)           0.000     6.897    myCurve/pixelOn0
    SLICE_X11Y113        FDRE                                         r  myCurve/pixelOn_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.522 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.438    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.049 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.283    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.355 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         1.133     8.488    myCurve/clock
    SLICE_X11Y113        FDRE                                         r  myCurve/pixelOn_reg/C
                         clock pessimism              0.346     8.834    
                         clock uncertainty           -0.073     8.761    
    SLICE_X11Y113        FDRE (Setup_fdre_C_D)        0.030     8.791    myCurve/pixelOn_reg
  -------------------------------------------------------------------
                         required time                          8.791    
                         arrival time                          -6.897    
  -------------------------------------------------------------------
                         slack                                  1.895    

Slack (MET) :             1.981ns  (required time - arrival time)
  Source:                 myss/verticalShiftLeftFactor_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mytls/pixel_reg[11]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.786ns  (logic 2.391ns (35.234%)  route 4.395ns (64.766%))
  Logic Levels:           11  (CARRY4=6 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.772ns = ( 8.487 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.380ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         1.237    -0.380    myss/clock
    SLICE_X13Y109        FDRE                                         r  myss/verticalShiftLeftFactor_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y109        FDRE (Prop_fdre_C_Q)         0.341    -0.039 r  myss/verticalShiftLeftFactor_reg[2]/Q
                         net (fo=75, routed)          1.311     1.272    verticalShiftLeftFactor[2]
    SLICE_X3Y108         LUT5 (Prop_lut5_I1_O)        0.097     1.369 f  mytls_i_33/O
                         net (fo=2, routed)           0.184     1.553    mytls_i_33_n_0
    SLICE_X3Y108         LUT6 (Prop_lut6_I0_O)        0.097     1.650 f  mytls_i_24/O
                         net (fo=2, routed)           0.623     2.272    mytls_i_24_n_0
    SLICE_X2Y109         LUT4 (Prop_lut4_I0_O)        0.115     2.387 r  mytls_i_8/O
                         net (fo=1, routed)           0.446     2.833    mytls/pixel[11]_i_76_n_0
    SLICE_X2Y109         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.523     3.356 r  mytls/pixel_reg[11]_i_43/CO[3]
                         net (fo=1, routed)           0.000     3.356    mytls/pixel_reg[11]_i_43_n_0
    SLICE_X2Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     3.448 r  mytls/pixel_reg[11]_i_31/CO[3]
                         net (fo=1, routed)           0.000     3.448    mytls/pixel_reg[11]_i_31_n_0
    SLICE_X2Y111         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     3.671 r  mytls/pixel_reg[11]_i_29/O[1]
                         net (fo=4, routed)           0.564     4.236    mytls/dataScreenLocation[10]
    SLICE_X1Y110         LUT4 (Prop_lut4_I0_O)        0.216     4.452 r  mytls/pixel[11]_i_37/O
                         net (fo=1, routed)           0.000     4.452    mytls/pixel[11]_i_37_n_0
    SLICE_X1Y110         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     4.864 r  mytls/pixel_reg[11]_i_14/CO[3]
                         net (fo=1, routed)           0.000     4.864    mytls/pixel_reg[11]_i_14_n_0
    SLICE_X1Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.953 r  mytls/pixel_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.953    mytls/pixel_reg[11]_i_4_n_0
    SLICE_X1Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.042 r  mytls/pixel_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.627     5.669    mytls/pixel_reg[11]_i_2_n_0
    SLICE_X5Y112         LUT2 (Prop_lut2_I0_O)        0.097     5.766 r  mytls/pixel[11]_i_1/O
                         net (fo=6, routed)           0.640     6.406    mytls/pixel[11]_i_1_n_0
    SLICE_X8Y113         FDSE                                         r  mytls/pixel_reg[11]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.522 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.438    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.049 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.283    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.355 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         1.132     8.487    mytls/clock
    SLICE_X8Y113         FDSE                                         r  mytls/pixel_reg[11]/C
                         clock pessimism              0.346     8.833    
                         clock uncertainty           -0.073     8.760    
    SLICE_X8Y113         FDSE (Setup_fdse_C_S)       -0.373     8.387    mytls/pixel_reg[11]
  -------------------------------------------------------------------
                         required time                          8.387    
                         arrival time                          -6.406    
  -------------------------------------------------------------------
                         slack                                  1.981    

Slack (MET) :             1.981ns  (required time - arrival time)
  Source:                 myss/verticalShiftLeftFactor_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mytls/pixel_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.786ns  (logic 2.391ns (35.234%)  route 4.395ns (64.766%))
  Logic Levels:           11  (CARRY4=6 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.772ns = ( 8.487 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.380ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         1.237    -0.380    myss/clock
    SLICE_X13Y109        FDRE                                         r  myss/verticalShiftLeftFactor_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y109        FDRE (Prop_fdre_C_Q)         0.341    -0.039 r  myss/verticalShiftLeftFactor_reg[2]/Q
                         net (fo=75, routed)          1.311     1.272    verticalShiftLeftFactor[2]
    SLICE_X3Y108         LUT5 (Prop_lut5_I1_O)        0.097     1.369 f  mytls_i_33/O
                         net (fo=2, routed)           0.184     1.553    mytls_i_33_n_0
    SLICE_X3Y108         LUT6 (Prop_lut6_I0_O)        0.097     1.650 f  mytls_i_24/O
                         net (fo=2, routed)           0.623     2.272    mytls_i_24_n_0
    SLICE_X2Y109         LUT4 (Prop_lut4_I0_O)        0.115     2.387 r  mytls_i_8/O
                         net (fo=1, routed)           0.446     2.833    mytls/pixel[11]_i_76_n_0
    SLICE_X2Y109         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.523     3.356 r  mytls/pixel_reg[11]_i_43/CO[3]
                         net (fo=1, routed)           0.000     3.356    mytls/pixel_reg[11]_i_43_n_0
    SLICE_X2Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     3.448 r  mytls/pixel_reg[11]_i_31/CO[3]
                         net (fo=1, routed)           0.000     3.448    mytls/pixel_reg[11]_i_31_n_0
    SLICE_X2Y111         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     3.671 r  mytls/pixel_reg[11]_i_29/O[1]
                         net (fo=4, routed)           0.564     4.236    mytls/dataScreenLocation[10]
    SLICE_X1Y110         LUT4 (Prop_lut4_I0_O)        0.216     4.452 r  mytls/pixel[11]_i_37/O
                         net (fo=1, routed)           0.000     4.452    mytls/pixel[11]_i_37_n_0
    SLICE_X1Y110         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     4.864 r  mytls/pixel_reg[11]_i_14/CO[3]
                         net (fo=1, routed)           0.000     4.864    mytls/pixel_reg[11]_i_14_n_0
    SLICE_X1Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.953 r  mytls/pixel_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.953    mytls/pixel_reg[11]_i_4_n_0
    SLICE_X1Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.042 r  mytls/pixel_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.627     5.669    mytls/pixel_reg[11]_i_2_n_0
    SLICE_X5Y112         LUT2 (Prop_lut2_I0_O)        0.097     5.766 r  mytls/pixel[11]_i_1/O
                         net (fo=6, routed)           0.640     6.406    mytls/pixel[11]_i_1_n_0
    SLICE_X8Y113         FDRE                                         r  mytls/pixel_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.522 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.438    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.049 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.283    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.355 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         1.132     8.487    mytls/clock
    SLICE_X8Y113         FDRE                                         r  mytls/pixel_reg[3]/C
                         clock pessimism              0.346     8.833    
                         clock uncertainty           -0.073     8.760    
    SLICE_X8Y113         FDRE (Setup_fdre_C_R)       -0.373     8.387    mytls/pixel_reg[3]
  -------------------------------------------------------------------
                         required time                          8.387    
                         arrival time                          -6.406    
  -------------------------------------------------------------------
                         slack                                  1.981    

Slack (MET) :             1.981ns  (required time - arrival time)
  Source:                 myss/verticalShiftLeftFactor_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mytls/pixel_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.786ns  (logic 2.391ns (35.234%)  route 4.395ns (64.766%))
  Logic Levels:           11  (CARRY4=6 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.772ns = ( 8.487 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.380ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         1.237    -0.380    myss/clock
    SLICE_X13Y109        FDRE                                         r  myss/verticalShiftLeftFactor_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y109        FDRE (Prop_fdre_C_Q)         0.341    -0.039 r  myss/verticalShiftLeftFactor_reg[2]/Q
                         net (fo=75, routed)          1.311     1.272    verticalShiftLeftFactor[2]
    SLICE_X3Y108         LUT5 (Prop_lut5_I1_O)        0.097     1.369 f  mytls_i_33/O
                         net (fo=2, routed)           0.184     1.553    mytls_i_33_n_0
    SLICE_X3Y108         LUT6 (Prop_lut6_I0_O)        0.097     1.650 f  mytls_i_24/O
                         net (fo=2, routed)           0.623     2.272    mytls_i_24_n_0
    SLICE_X2Y109         LUT4 (Prop_lut4_I0_O)        0.115     2.387 r  mytls_i_8/O
                         net (fo=1, routed)           0.446     2.833    mytls/pixel[11]_i_76_n_0
    SLICE_X2Y109         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.523     3.356 r  mytls/pixel_reg[11]_i_43/CO[3]
                         net (fo=1, routed)           0.000     3.356    mytls/pixel_reg[11]_i_43_n_0
    SLICE_X2Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     3.448 r  mytls/pixel_reg[11]_i_31/CO[3]
                         net (fo=1, routed)           0.000     3.448    mytls/pixel_reg[11]_i_31_n_0
    SLICE_X2Y111         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     3.671 r  mytls/pixel_reg[11]_i_29/O[1]
                         net (fo=4, routed)           0.564     4.236    mytls/dataScreenLocation[10]
    SLICE_X1Y110         LUT4 (Prop_lut4_I0_O)        0.216     4.452 r  mytls/pixel[11]_i_37/O
                         net (fo=1, routed)           0.000     4.452    mytls/pixel[11]_i_37_n_0
    SLICE_X1Y110         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     4.864 r  mytls/pixel_reg[11]_i_14/CO[3]
                         net (fo=1, routed)           0.000     4.864    mytls/pixel_reg[11]_i_14_n_0
    SLICE_X1Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.953 r  mytls/pixel_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.953    mytls/pixel_reg[11]_i_4_n_0
    SLICE_X1Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.042 r  mytls/pixel_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.627     5.669    mytls/pixel_reg[11]_i_2_n_0
    SLICE_X5Y112         LUT2 (Prop_lut2_I0_O)        0.097     5.766 r  mytls/pixel[11]_i_1/O
                         net (fo=6, routed)           0.640     6.406    mytls/pixel[11]_i_1_n_0
    SLICE_X8Y113         FDRE                                         r  mytls/pixel_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.522 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.438    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.049 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.283    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.355 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         1.132     8.487    mytls/clock
    SLICE_X8Y113         FDRE                                         r  mytls/pixel_reg[5]/C
                         clock pessimism              0.346     8.833    
                         clock uncertainty           -0.073     8.760    
    SLICE_X8Y113         FDRE (Setup_fdre_C_R)       -0.373     8.387    mytls/pixel_reg[5]
  -------------------------------------------------------------------
                         required time                          8.387    
                         arrival time                          -6.406    
  -------------------------------------------------------------------
                         slack                                  1.981    

Slack (MET) :             1.981ns  (required time - arrival time)
  Source:                 myss/verticalShiftLeftFactor_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mytls/pixel_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.786ns  (logic 2.391ns (35.234%)  route 4.395ns (64.766%))
  Logic Levels:           11  (CARRY4=6 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.772ns = ( 8.487 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.380ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         1.237    -0.380    myss/clock
    SLICE_X13Y109        FDRE                                         r  myss/verticalShiftLeftFactor_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y109        FDRE (Prop_fdre_C_Q)         0.341    -0.039 r  myss/verticalShiftLeftFactor_reg[2]/Q
                         net (fo=75, routed)          1.311     1.272    verticalShiftLeftFactor[2]
    SLICE_X3Y108         LUT5 (Prop_lut5_I1_O)        0.097     1.369 f  mytls_i_33/O
                         net (fo=2, routed)           0.184     1.553    mytls_i_33_n_0
    SLICE_X3Y108         LUT6 (Prop_lut6_I0_O)        0.097     1.650 f  mytls_i_24/O
                         net (fo=2, routed)           0.623     2.272    mytls_i_24_n_0
    SLICE_X2Y109         LUT4 (Prop_lut4_I0_O)        0.115     2.387 r  mytls_i_8/O
                         net (fo=1, routed)           0.446     2.833    mytls/pixel[11]_i_76_n_0
    SLICE_X2Y109         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.523     3.356 r  mytls/pixel_reg[11]_i_43/CO[3]
                         net (fo=1, routed)           0.000     3.356    mytls/pixel_reg[11]_i_43_n_0
    SLICE_X2Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     3.448 r  mytls/pixel_reg[11]_i_31/CO[3]
                         net (fo=1, routed)           0.000     3.448    mytls/pixel_reg[11]_i_31_n_0
    SLICE_X2Y111         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     3.671 r  mytls/pixel_reg[11]_i_29/O[1]
                         net (fo=4, routed)           0.564     4.236    mytls/dataScreenLocation[10]
    SLICE_X1Y110         LUT4 (Prop_lut4_I0_O)        0.216     4.452 r  mytls/pixel[11]_i_37/O
                         net (fo=1, routed)           0.000     4.452    mytls/pixel[11]_i_37_n_0
    SLICE_X1Y110         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     4.864 r  mytls/pixel_reg[11]_i_14/CO[3]
                         net (fo=1, routed)           0.000     4.864    mytls/pixel_reg[11]_i_14_n_0
    SLICE_X1Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.953 r  mytls/pixel_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.953    mytls/pixel_reg[11]_i_4_n_0
    SLICE_X1Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.042 r  mytls/pixel_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.627     5.669    mytls/pixel_reg[11]_i_2_n_0
    SLICE_X5Y112         LUT2 (Prop_lut2_I0_O)        0.097     5.766 r  mytls/pixel[11]_i_1/O
                         net (fo=6, routed)           0.640     6.406    mytls/pixel[11]_i_1_n_0
    SLICE_X8Y113         FDRE                                         r  mytls/pixel_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.522 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.438    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.049 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.283    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.355 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         1.132     8.487    mytls/clock
    SLICE_X8Y113         FDRE                                         r  mytls/pixel_reg[7]/C
                         clock pessimism              0.346     8.833    
                         clock uncertainty           -0.073     8.760    
    SLICE_X8Y113         FDRE (Setup_fdre_C_R)       -0.373     8.387    mytls/pixel_reg[7]
  -------------------------------------------------------------------
                         required time                          8.387    
                         arrival time                          -6.406    
  -------------------------------------------------------------------
                         slack                                  1.981    

Slack (MET) :             1.981ns  (required time - arrival time)
  Source:                 myss/verticalShiftLeftFactor_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mytls/pixel_reg[9]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.786ns  (logic 2.391ns (35.234%)  route 4.395ns (64.766%))
  Logic Levels:           11  (CARRY4=6 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.772ns = ( 8.487 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.380ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         1.237    -0.380    myss/clock
    SLICE_X13Y109        FDRE                                         r  myss/verticalShiftLeftFactor_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y109        FDRE (Prop_fdre_C_Q)         0.341    -0.039 r  myss/verticalShiftLeftFactor_reg[2]/Q
                         net (fo=75, routed)          1.311     1.272    verticalShiftLeftFactor[2]
    SLICE_X3Y108         LUT5 (Prop_lut5_I1_O)        0.097     1.369 f  mytls_i_33/O
                         net (fo=2, routed)           0.184     1.553    mytls_i_33_n_0
    SLICE_X3Y108         LUT6 (Prop_lut6_I0_O)        0.097     1.650 f  mytls_i_24/O
                         net (fo=2, routed)           0.623     2.272    mytls_i_24_n_0
    SLICE_X2Y109         LUT4 (Prop_lut4_I0_O)        0.115     2.387 r  mytls_i_8/O
                         net (fo=1, routed)           0.446     2.833    mytls/pixel[11]_i_76_n_0
    SLICE_X2Y109         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.523     3.356 r  mytls/pixel_reg[11]_i_43/CO[3]
                         net (fo=1, routed)           0.000     3.356    mytls/pixel_reg[11]_i_43_n_0
    SLICE_X2Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     3.448 r  mytls/pixel_reg[11]_i_31/CO[3]
                         net (fo=1, routed)           0.000     3.448    mytls/pixel_reg[11]_i_31_n_0
    SLICE_X2Y111         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     3.671 r  mytls/pixel_reg[11]_i_29/O[1]
                         net (fo=4, routed)           0.564     4.236    mytls/dataScreenLocation[10]
    SLICE_X1Y110         LUT4 (Prop_lut4_I0_O)        0.216     4.452 r  mytls/pixel[11]_i_37/O
                         net (fo=1, routed)           0.000     4.452    mytls/pixel[11]_i_37_n_0
    SLICE_X1Y110         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     4.864 r  mytls/pixel_reg[11]_i_14/CO[3]
                         net (fo=1, routed)           0.000     4.864    mytls/pixel_reg[11]_i_14_n_0
    SLICE_X1Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.953 r  mytls/pixel_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.953    mytls/pixel_reg[11]_i_4_n_0
    SLICE_X1Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.042 r  mytls/pixel_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.627     5.669    mytls/pixel_reg[11]_i_2_n_0
    SLICE_X5Y112         LUT2 (Prop_lut2_I0_O)        0.097     5.766 r  mytls/pixel[11]_i_1/O
                         net (fo=6, routed)           0.640     6.406    mytls/pixel[11]_i_1_n_0
    SLICE_X8Y113         FDSE                                         r  mytls/pixel_reg[9]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.522 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.438    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.049 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.283    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.355 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         1.132     8.487    mytls/clock
    SLICE_X8Y113         FDSE                                         r  mytls/pixel_reg[9]/C
                         clock pessimism              0.346     8.833    
                         clock uncertainty           -0.073     8.760    
    SLICE_X8Y113         FDSE (Setup_fdse_C_S)       -0.373     8.387    mytls/pixel_reg[9]
  -------------------------------------------------------------------
                         required time                          8.387    
                         arrival time                          -6.406    
  -------------------------------------------------------------------
                         slack                                  1.981    

Slack (MET) :             2.040ns  (required time - arrival time)
  Source:                 myss/verticalShiftLeftFactor_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mytls/pixel_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.786ns  (logic 2.391ns (35.234%)  route 4.395ns (64.766%))
  Logic Levels:           11  (CARRY4=6 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.772ns = ( 8.487 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.380ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         1.237    -0.380    myss/clock
    SLICE_X13Y109        FDRE                                         r  myss/verticalShiftLeftFactor_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y109        FDRE (Prop_fdre_C_Q)         0.341    -0.039 r  myss/verticalShiftLeftFactor_reg[2]/Q
                         net (fo=75, routed)          1.311     1.272    verticalShiftLeftFactor[2]
    SLICE_X3Y108         LUT5 (Prop_lut5_I1_O)        0.097     1.369 f  mytls_i_33/O
                         net (fo=2, routed)           0.184     1.553    mytls_i_33_n_0
    SLICE_X3Y108         LUT6 (Prop_lut6_I0_O)        0.097     1.650 f  mytls_i_24/O
                         net (fo=2, routed)           0.623     2.272    mytls_i_24_n_0
    SLICE_X2Y109         LUT4 (Prop_lut4_I0_O)        0.115     2.387 r  mytls_i_8/O
                         net (fo=1, routed)           0.446     2.833    mytls/pixel[11]_i_76_n_0
    SLICE_X2Y109         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.523     3.356 r  mytls/pixel_reg[11]_i_43/CO[3]
                         net (fo=1, routed)           0.000     3.356    mytls/pixel_reg[11]_i_43_n_0
    SLICE_X2Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     3.448 r  mytls/pixel_reg[11]_i_31/CO[3]
                         net (fo=1, routed)           0.000     3.448    mytls/pixel_reg[11]_i_31_n_0
    SLICE_X2Y111         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     3.671 r  mytls/pixel_reg[11]_i_29/O[1]
                         net (fo=4, routed)           0.564     4.236    mytls/dataScreenLocation[10]
    SLICE_X1Y110         LUT4 (Prop_lut4_I0_O)        0.216     4.452 r  mytls/pixel[11]_i_37/O
                         net (fo=1, routed)           0.000     4.452    mytls/pixel[11]_i_37_n_0
    SLICE_X1Y110         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     4.864 r  mytls/pixel_reg[11]_i_14/CO[3]
                         net (fo=1, routed)           0.000     4.864    mytls/pixel_reg[11]_i_14_n_0
    SLICE_X1Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.953 r  mytls/pixel_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.953    mytls/pixel_reg[11]_i_4_n_0
    SLICE_X1Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.042 r  mytls/pixel_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.627     5.669    mytls/pixel_reg[11]_i_2_n_0
    SLICE_X5Y112         LUT2 (Prop_lut2_I0_O)        0.097     5.766 r  mytls/pixel[11]_i_1/O
                         net (fo=6, routed)           0.640     6.406    mytls/pixel[11]_i_1_n_0
    SLICE_X9Y113         FDRE                                         r  mytls/pixel_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.522 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.438    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.049 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.283    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.355 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         1.132     8.487    mytls/clock
    SLICE_X9Y113         FDRE                                         r  mytls/pixel_reg[1]/C
                         clock pessimism              0.346     8.833    
                         clock uncertainty           -0.073     8.760    
    SLICE_X9Y113         FDRE (Setup_fdre_C_R)       -0.314     8.446    mytls/pixel_reg[1]
  -------------------------------------------------------------------
                         required time                          8.446    
                         arrival time                          -6.406    
  -------------------------------------------------------------------
                         slack                                  2.040    

Slack (MET) :             2.620ns  (required time - arrival time)
  Source:                 myText/characterBRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            myText/pixel_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.122ns  (logic 1.542ns (25.187%)  route 4.580ns (74.813%))
  Logic Levels:           5  (LUT5=2 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.777ns = ( 8.482 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.360ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         1.257    -0.360    myText/characterBRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y24         RAMB36E1                                     r  myText/characterBRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y24         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      0.811     0.451 r  myText/characterBRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CASCADEOUTA
                         net (fo=1, routed)           0.065     0.516    myText/characterBRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/CASCADEINA
    RAMB36_X0Y25         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.343     0.859 r  myText/characterBRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=1, routed)           0.781     1.641    myText/characterBRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DOUTA[0]
    SLICE_X7Y131         LUT6 (Prop_lut6_I1_O)        0.097     1.738 r  myText/characterBRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/din_2D[7]/O
                         net (fo=10, routed)          1.410     3.148    myText/dataOutA
    SLICE_X15Y134        LUT5 (Prop_lut5_I1_O)        0.097     3.245 r  myText/pixel[11]_i_16/O
                         net (fo=1, routed)           0.606     3.851    myText/pixel[11]_i_16_n_0
    SLICE_X8Y136         LUT6 (Prop_lut6_I5_O)        0.097     3.948 r  myText/pixel[11]_i_3/O
                         net (fo=1, routed)           0.825     4.773    myText/pixel[11]_i_3_n_0
    SLICE_X7Y131         LUT5 (Prop_lut5_I1_O)        0.097     4.870 r  myText/pixel[11]_i_1/O
                         net (fo=6, routed)           0.892     5.762    myText/pixel[11]_i_1_n_0
    SLICE_X12Y119        FDRE                                         r  myText/pixel_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.522 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.438    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.049 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.283    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.355 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         1.127     8.482    myText/clock
    SLICE_X12Y119        FDRE                                         r  myText/pixel_reg[11]/C
                         clock pessimism              0.346     8.828    
                         clock uncertainty           -0.073     8.755    
    SLICE_X12Y119        FDRE (Setup_fdre_C_R)       -0.373     8.382    myText/pixel_reg[11]
  -------------------------------------------------------------------
                         required time                          8.382    
                         arrival time                          -5.762    
  -------------------------------------------------------------------
                         slack                                  2.620    

Slack (MET) :             2.620ns  (required time - arrival time)
  Source:                 myText/characterBRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            myText/pixel_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.122ns  (logic 1.542ns (25.187%)  route 4.580ns (74.813%))
  Logic Levels:           5  (LUT5=2 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.777ns = ( 8.482 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.360ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         1.257    -0.360    myText/characterBRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y24         RAMB36E1                                     r  myText/characterBRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y24         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      0.811     0.451 r  myText/characterBRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CASCADEOUTA
                         net (fo=1, routed)           0.065     0.516    myText/characterBRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/CASCADEINA
    RAMB36_X0Y25         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.343     0.859 r  myText/characterBRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=1, routed)           0.781     1.641    myText/characterBRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DOUTA[0]
    SLICE_X7Y131         LUT6 (Prop_lut6_I1_O)        0.097     1.738 r  myText/characterBRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/din_2D[7]/O
                         net (fo=10, routed)          1.410     3.148    myText/dataOutA
    SLICE_X15Y134        LUT5 (Prop_lut5_I1_O)        0.097     3.245 r  myText/pixel[11]_i_16/O
                         net (fo=1, routed)           0.606     3.851    myText/pixel[11]_i_16_n_0
    SLICE_X8Y136         LUT6 (Prop_lut6_I5_O)        0.097     3.948 r  myText/pixel[11]_i_3/O
                         net (fo=1, routed)           0.825     4.773    myText/pixel[11]_i_3_n_0
    SLICE_X7Y131         LUT5 (Prop_lut5_I1_O)        0.097     4.870 r  myText/pixel[11]_i_1/O
                         net (fo=6, routed)           0.892     5.762    myText/pixel[11]_i_1_n_0
    SLICE_X12Y119        FDRE                                         r  myText/pixel_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.522 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.438    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.049 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.283    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.355 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         1.127     8.482    myText/clock
    SLICE_X12Y119        FDRE                                         r  myText/pixel_reg[1]/C
                         clock pessimism              0.346     8.828    
                         clock uncertainty           -0.073     8.755    
    SLICE_X12Y119        FDRE (Setup_fdre_C_R)       -0.373     8.382    myText/pixel_reg[1]
  -------------------------------------------------------------------
                         required time                          8.382    
                         arrival time                          -5.762    
  -------------------------------------------------------------------
                         slack                                  2.620    

Slack (MET) :             2.620ns  (required time - arrival time)
  Source:                 myText/characterBRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            myText/pixel_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.122ns  (logic 1.542ns (25.187%)  route 4.580ns (74.813%))
  Logic Levels:           5  (LUT5=2 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.777ns = ( 8.482 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.360ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         1.257    -0.360    myText/characterBRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y24         RAMB36E1                                     r  myText/characterBRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y24         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      0.811     0.451 r  myText/characterBRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CASCADEOUTA
                         net (fo=1, routed)           0.065     0.516    myText/characterBRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/CASCADEINA
    RAMB36_X0Y25         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.343     0.859 r  myText/characterBRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=1, routed)           0.781     1.641    myText/characterBRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DOUTA[0]
    SLICE_X7Y131         LUT6 (Prop_lut6_I1_O)        0.097     1.738 r  myText/characterBRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/din_2D[7]/O
                         net (fo=10, routed)          1.410     3.148    myText/dataOutA
    SLICE_X15Y134        LUT5 (Prop_lut5_I1_O)        0.097     3.245 r  myText/pixel[11]_i_16/O
                         net (fo=1, routed)           0.606     3.851    myText/pixel[11]_i_16_n_0
    SLICE_X8Y136         LUT6 (Prop_lut6_I5_O)        0.097     3.948 r  myText/pixel[11]_i_3/O
                         net (fo=1, routed)           0.825     4.773    myText/pixel[11]_i_3_n_0
    SLICE_X7Y131         LUT5 (Prop_lut5_I1_O)        0.097     4.870 r  myText/pixel[11]_i_1/O
                         net (fo=6, routed)           0.892     5.762    myText/pixel[11]_i_1_n_0
    SLICE_X12Y119        FDRE                                         r  myText/pixel_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.522 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.438    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.049 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.283    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.355 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         1.127     8.482    myText/clock
    SLICE_X12Y119        FDRE                                         r  myText/pixel_reg[3]/C
                         clock pessimism              0.346     8.828    
                         clock uncertainty           -0.073     8.755    
    SLICE_X12Y119        FDRE (Setup_fdre_C_R)       -0.373     8.382    myText/pixel_reg[3]
  -------------------------------------------------------------------
                         required time                          8.382    
                         arrival time                          -5.762    
  -------------------------------------------------------------------
                         slack                                  2.620    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 Buffer/ram1_addra_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.164ns (43.963%)  route 0.209ns (56.037%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         0.569    -0.595    Buffer/clock
    SLICE_X8Y106         FDRE                                         r  Buffer/ram1_addra_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y106         FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  Buffer/ram1_addra_reg[11]/Q
                         net (fo=2, routed)           0.209    -0.222    Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[11]
    RAMB36_X0Y21         RAMB36E1                                     r  Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         0.874    -0.798    Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y21         RAMB36E1                                     r  Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.254    -0.544    
    RAMB36_X0Y21         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183    -0.361    Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 Buffer/ram0_addra_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.164ns (42.964%)  route 0.218ns (57.036%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         0.570    -0.594    Buffer/clock
    SLICE_X8Y102         FDRE                                         r  Buffer/ram0_addra_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y102         FDRE (Prop_fdre_C_Q)         0.164    -0.430 r  Buffer/ram0_addra_reg[7]/Q
                         net (fo=2, routed)           0.218    -0.212    Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[7]
    RAMB36_X0Y20         RAMB36E1                                     r  Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         0.875    -0.797    Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y20         RAMB36E1                                     r  Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.254    -0.543    
    RAMB36_X0Y20         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    -0.360    Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 myed/previousSamples_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            myed/previousSamples_reg[2][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.416%)  route 0.123ns (46.584%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         0.569    -0.595    myed/clock
    SLICE_X11Y103        FDRE                                         r  myed/previousSamples_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  myed/previousSamples_reg[1][0]/Q
                         net (fo=2, routed)           0.123    -0.331    myed/previousSamples_reg_n_0_[1][0]
    SLICE_X8Y102         FDRE                                         r  myed/previousSamples_reg[2][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         0.841    -0.832    myed/clock
    SLICE_X8Y102         FDRE                                         r  myed/previousSamples_reg[2][0]/C
                         clock pessimism              0.275    -0.557    
    SLICE_X8Y102         FDRE (Hold_fdre_C_D)         0.076    -0.481    myed/previousSamples_reg[2][0]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.331    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 Buffer/ram1_addra_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.128ns (38.513%)  route 0.204ns (61.487%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         0.569    -0.595    Buffer/clock
    SLICE_X9Y104         FDRE                                         r  Buffer/ram1_addra_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y104         FDRE (Prop_fdre_C_Q)         0.128    -0.467 r  Buffer/ram1_addra_reg[5]/Q
                         net (fo=2, routed)           0.204    -0.263    Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[5]
    RAMB36_X0Y21         RAMB36E1                                     r  Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         0.874    -0.798    Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y21         RAMB36E1                                     r  Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.254    -0.544    
    RAMB36_X0Y21         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.130    -0.414    Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 myed/previousSamples_reg[4][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            myed/intermediates_reg[2][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.008%)  route 0.130ns (47.992%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         0.599    -0.565    myed/clock
    SLICE_X3Y100         FDRE                                         r  myed/previousSamples_reg[4][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y100         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  myed/previousSamples_reg[4][4]/Q
                         net (fo=2, routed)           0.130    -0.294    myed/previousSamples_reg_n_0_[4][4]
    SLICE_X4Y100         FDRE                                         r  myed/intermediates_reg[2][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         0.868    -0.804    myed/clock
    SLICE_X4Y100         FDRE                                         r  myed/intermediates_reg[2][5]/C
                         clock pessimism              0.275    -0.529    
    SLICE_X4Y100         FDRE (Hold_fdre_C_D)         0.075    -0.454    myed/intermediates_reg[2][5]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 Buffer2/pointer0_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Buffer2/ram0_addra_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.003%)  route 0.135ns (48.997%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         0.574    -0.590    Buffer2/clock
    SLICE_X9Y90          FDRE                                         r  Buffer2/pointer0_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y90          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  Buffer2/pointer0_reg[7]/Q
                         net (fo=3, routed)           0.135    -0.314    Buffer2/pointer0_reg[7]
    SLICE_X11Y89         FDRE                                         r  Buffer2/ram0_addra_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         0.844    -0.829    Buffer2/clock
    SLICE_X11Y89         FDRE                                         r  Buffer2/ram0_addra_reg[7]/C
                         clock pessimism              0.275    -0.554    
    SLICE_X11Y89         FDRE (Hold_fdre_C_D)         0.078    -0.476    Buffer2/ram0_addra_reg[7]
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.314    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 Buffer/trigger_address1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Buffer/ram1_addrb_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.256ns (82.313%)  route 0.055ns (17.687%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         0.597    -0.567    Buffer/clock
    SLICE_X7Y105         FDRE                                         r  Buffer/trigger_address1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y105         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  Buffer/trigger_address1_reg[4]/Q
                         net (fo=1, routed)           0.055    -0.371    Buffer/trigger_address1_reg_n_0_[4]
    SLICE_X6Y105         LUT2 (Prop_lut2_I1_O)        0.045    -0.326 r  Buffer/ram1_addrb[7]_i_5/O
                         net (fo=1, routed)           0.000    -0.326    Buffer/ram1_addrb[7]_i_5_n_0
    SLICE_X6Y105         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.256 r  Buffer/ram1_addrb_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.256    Buffer/ram1_addrb[4]
    SLICE_X6Y105         FDRE                                         r  Buffer/ram1_addrb_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         0.867    -0.805    Buffer/clock
    SLICE_X6Y105         FDRE                                         r  Buffer/ram1_addrb_reg[4]/C
                         clock pessimism              0.251    -0.554    
    SLICE_X6Y105         FDRE (Hold_fdre_C_D)         0.134    -0.420    Buffer/ram1_addrb_reg[4]
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 Buffer2/pointer0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Buffer2/ram0_addra_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.188%)  route 0.134ns (48.812%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         0.574    -0.590    Buffer2/clock
    SLICE_X9Y90          FDRE                                         r  Buffer2/pointer0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y90          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  Buffer2/pointer0_reg[4]/Q
                         net (fo=3, routed)           0.134    -0.315    Buffer2/pointer0_reg[4]
    SLICE_X11Y89         FDRE                                         r  Buffer2/ram0_addra_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         0.844    -0.829    Buffer2/clock
    SLICE_X11Y89         FDRE                                         r  Buffer2/ram0_addra_reg[4]/C
                         clock pessimism              0.275    -0.554    
    SLICE_X11Y89         FDRE (Hold_fdre_C_D)         0.075    -0.479    Buffer2/ram0_addra_reg[4]
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.315    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 myCurve/curveDisplayX_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            myCurve2/curveDisplayX_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.164ns (70.646%)  route 0.068ns (29.354%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         0.599    -0.565    myCurve/clock
    SLICE_X2Y102         FDRE                                         r  myCurve/curveDisplayX_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y102         FDRE (Prop_fdre_C_Q)         0.164    -0.401 r  myCurve/curveDisplayX_reg[4]/Q
                         net (fo=5, routed)           0.068    -0.333    myCurve2/displayX[4]
    SLICE_X2Y102         FDRE                                         r  myCurve2/curveDisplayX_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         0.872    -0.801    myCurve2/clock
    SLICE_X2Y102         FDRE                                         r  myCurve2/curveDisplayX_reg[4]/C
                         clock pessimism              0.236    -0.565    
    SLICE_X2Y102         FDRE (Hold_fdre_C_D)         0.064    -0.501    myCurve2/curveDisplayX_reg[4]
  -------------------------------------------------------------------
                         required time                          0.501    
                         arrival time                          -0.333    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 myed/previousSamples_reg[5][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            myed/intermediates_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.141ns (60.656%)  route 0.091ns (39.344%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         0.597    -0.567    myed/clock
    SLICE_X5Y103         FDRE                                         r  myed/previousSamples_reg[5][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y103         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  myed/previousSamples_reg[5][7]/Q
                         net (fo=1, routed)           0.091    -0.335    myed/previousSamples_reg_n_0_[5][7]
    SLICE_X7Y103         FDRE                                         r  myed/intermediates_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         0.867    -0.805    myed/clock
    SLICE_X7Y103         FDRE                                         r  myed/intermediates_reg[1][7]/C
                         clock pessimism              0.254    -0.551    
    SLICE_X7Y103         FDRE (Hold_fdre_C_D)         0.047    -0.504    myed/intermediates_reg[1][7]
  -------------------------------------------------------------------
                         required time                          0.504    
                         arrival time                          -0.335    
  -------------------------------------------------------------------
                         slack                                  0.169    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 4.630 }
Period(ns):         9.259
Sources:            { ClockDivider/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     XADC/CONVST         n/a            1000.000      9.259       -990.741   XADC_X0Y0        XLXI_7/inst/CONVST
Min Period        n/a     XADC/DCLK           n/a            4.000         9.259       5.259      XADC_X0Y0        XLXI_7/inst/DCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.141         9.259       7.118      RAMB36_X0Y25     myText/characterBRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.141         9.259       7.118      RAMB36_X0Y24     myText/characterBRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         9.259       7.297      RAMB18_X0Y45     Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.962         9.259       7.297      RAMB18_X0Y45     Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         9.259       7.297      RAMB18_X0Y44     Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.962         9.259       7.297      RAMB18_X0Y44     Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         9.259       7.297      RAMB18_X0Y34     Buffer2/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.962         9.259       7.297      RAMB18_X0Y34     Buffer2/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       9.259       204.101    MMCME2_ADV_X1Y2  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.770         4.630       3.860      SLICE_X12Y119    myText/previousPixel4_reg[11]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.770         4.630       3.860      SLICE_X12Y119    myText/previousPixel4_reg[1]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.770         4.630       3.860      SLICE_X12Y119    myText/previousPixel4_reg[3]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.770         4.630       3.860      SLICE_X12Y119    myText/previousPixel4_reg[5]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.770         4.630       3.860      SLICE_X12Y119    myText/previousPixel4_reg[7]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.770         4.630       3.860      SLICE_X12Y119    myText/previousPixel4_reg[9]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.770         4.630       3.860      SLICE_X10Y119    myText/blank4_reg_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.770         4.630       3.860      SLICE_X2Y130     myText/displayX3_reg[0]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.770         4.630       3.860      SLICE_X2Y129     myText/displayX3_reg[10]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.770         4.630       3.860      SLICE_X2Y130     myText/displayX3_reg[1]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.770         4.630       3.860      SLICE_X2Y130     myText/displayX3_reg[0]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.770         4.630       3.860      SLICE_X2Y130     myText/displayX3_reg[1]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.770         4.630       3.860      SLICE_X2Y130     myText/displayX3_reg[2]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.770         4.630       3.860      SLICE_X2Y130     myText/displayX3_reg[3]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.770         4.630       3.860      SLICE_X2Y130     myText/displayX3_reg[4]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.770         4.630       3.860      SLICE_X2Y130     myText/displayX3_reg[5]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.770         4.630       3.860      SLICE_X2Y130     myText/displayX3_reg[6]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.770         4.630       3.860      SLICE_X2Y130     myText/displayX3_reg[7]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.770         4.630       3.860      SLICE_X6Y128     myText/displayY3_reg[10]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.770         4.630       3.860      SLICE_X6Y128     myText/displayY3_reg[8]_srl2/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ClockDivider/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         10.000      8.408      BUFGCTRL_X0Y17   ClockDivider/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  ClockDivider/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  ClockDivider/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  ClockDivider/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  ClockDivider/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  ClockDivider/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  ClockDivider/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  ClockDivider/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  ClockDivider/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  ClockDivider/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  ClockDivider/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.895ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.139ns,  Total Violation        0.000ns
PW    :            1  Failing Endpoint ,  Worst Slack     -990.741ns,  Total Violation     -990.741ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.895ns  (required time - arrival time)
  Source:                 Buffer/dataOut_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            myCurve/pixelOn_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0_1 rise@9.259ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.277ns  (logic 3.295ns (45.282%)  route 3.982ns (54.718%))
  Logic Levels:           13  (CARRY4=7 LUT1=1 LUT2=1 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.771ns = ( 8.488 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.380ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         1.237    -0.380    Buffer/clock
    SLICE_X9Y108         FDRE                                         r  Buffer/dataOut_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y108         FDRE (Prop_fdre_C_Q)         0.313    -0.067 f  Buffer/dataOut_reg[1]/Q
                         net (fo=8, routed)           0.862     0.795    myCurve/dataIn[1]
    SLICE_X10Y105        LUT6 (Prop_lut6_I0_O)        0.215     1.010 r  myCurve/pixelOn_i_111/O
                         net (fo=4, routed)           0.910     1.920    myCurve/pixelOn_i_111_n_0
    SLICE_X12Y107        LUT3 (Prop_lut3_I1_O)        0.100     2.020 r  myCurve/pixelOn_i_78/O
                         net (fo=1, routed)           0.313     2.333    myCurve/pixelOn_i_78_n_0
    SLICE_X12Y107        LUT6 (Prop_lut6_I4_O)        0.234     2.567 r  myCurve/pixelOn_i_47/O
                         net (fo=4, routed)           0.491     3.058    myCurve/pixelOn_i_47_n_0
    SLICE_X10Y106        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.444     3.502 r  myCurve/pixelOn_reg_i_82/CO[3]
                         net (fo=1, routed)           0.000     3.502    myCurve/pixelOn_reg_i_82_n_0
    SLICE_X10Y107        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     3.725 f  myCurve/pixelOn_reg_i_62/O[1]
                         net (fo=3, routed)           0.353     4.077    myCurve/dataScreenLocation[6]
    SLICE_X9Y110         LUT1 (Prop_lut1_I0_O)        0.216     4.293 r  myCurve/pixelOn_i_65/O
                         net (fo=1, routed)           0.000     4.293    myCurve/pixelOn_i_65_n_0
    SLICE_X9Y110         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     4.705 r  myCurve/pixelOn_reg_i_41/CO[3]
                         net (fo=1, routed)           0.000     4.705    myCurve/pixelOn_reg_i_41_n_0
    SLICE_X9Y111         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     4.935 r  myCurve/pixelOn_reg_i_21/O[1]
                         net (fo=2, routed)           0.530     5.465    myCurve/pixelOn_reg_i_21_n_6
    SLICE_X10Y113        LUT3 (Prop_lut3_I1_O)        0.225     5.690 r  myCurve/pixelOn_i_39/O
                         net (fo=1, routed)           0.000     5.690    myCurve/pixelOn_i_39_n_0
    SLICE_X10Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     6.092 r  myCurve/pixelOn_reg_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.092    myCurve/pixelOn_reg_i_16_n_0
    SLICE_X10Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.184 r  myCurve/pixelOn_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.184    myCurve/pixelOn_reg_i_4_n_0
    SLICE_X10Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.276 r  myCurve/pixelOn_reg_i_2/CO[3]
                         net (fo=1, routed)           0.523     6.800    myCurve/pixelOn11_in
    SLICE_X11Y113        LUT2 (Prop_lut2_I0_O)        0.097     6.897 r  myCurve/pixelOn_i_1/O
                         net (fo=1, routed)           0.000     6.897    myCurve/pixelOn0
    SLICE_X11Y113        FDRE                                         r  myCurve/pixelOn_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.522 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.438    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.049 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.283    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.355 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         1.133     8.488    myCurve/clock
    SLICE_X11Y113        FDRE                                         r  myCurve/pixelOn_reg/C
                         clock pessimism              0.346     8.834    
                         clock uncertainty           -0.072     8.762    
    SLICE_X11Y113        FDRE (Setup_fdre_C_D)        0.030     8.792    myCurve/pixelOn_reg
  -------------------------------------------------------------------
                         required time                          8.792    
                         arrival time                          -6.897    
  -------------------------------------------------------------------
                         slack                                  1.895    

Slack (MET) :             1.982ns  (required time - arrival time)
  Source:                 myss/verticalShiftLeftFactor_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mytls/pixel_reg[11]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0_1 rise@9.259ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.786ns  (logic 2.391ns (35.234%)  route 4.395ns (64.766%))
  Logic Levels:           11  (CARRY4=6 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.772ns = ( 8.487 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.380ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         1.237    -0.380    myss/clock
    SLICE_X13Y109        FDRE                                         r  myss/verticalShiftLeftFactor_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y109        FDRE (Prop_fdre_C_Q)         0.341    -0.039 r  myss/verticalShiftLeftFactor_reg[2]/Q
                         net (fo=75, routed)          1.311     1.272    verticalShiftLeftFactor[2]
    SLICE_X3Y108         LUT5 (Prop_lut5_I1_O)        0.097     1.369 f  mytls_i_33/O
                         net (fo=2, routed)           0.184     1.553    mytls_i_33_n_0
    SLICE_X3Y108         LUT6 (Prop_lut6_I0_O)        0.097     1.650 f  mytls_i_24/O
                         net (fo=2, routed)           0.623     2.272    mytls_i_24_n_0
    SLICE_X2Y109         LUT4 (Prop_lut4_I0_O)        0.115     2.387 r  mytls_i_8/O
                         net (fo=1, routed)           0.446     2.833    mytls/pixel[11]_i_76_n_0
    SLICE_X2Y109         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.523     3.356 r  mytls/pixel_reg[11]_i_43/CO[3]
                         net (fo=1, routed)           0.000     3.356    mytls/pixel_reg[11]_i_43_n_0
    SLICE_X2Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     3.448 r  mytls/pixel_reg[11]_i_31/CO[3]
                         net (fo=1, routed)           0.000     3.448    mytls/pixel_reg[11]_i_31_n_0
    SLICE_X2Y111         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     3.671 r  mytls/pixel_reg[11]_i_29/O[1]
                         net (fo=4, routed)           0.564     4.236    mytls/dataScreenLocation[10]
    SLICE_X1Y110         LUT4 (Prop_lut4_I0_O)        0.216     4.452 r  mytls/pixel[11]_i_37/O
                         net (fo=1, routed)           0.000     4.452    mytls/pixel[11]_i_37_n_0
    SLICE_X1Y110         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     4.864 r  mytls/pixel_reg[11]_i_14/CO[3]
                         net (fo=1, routed)           0.000     4.864    mytls/pixel_reg[11]_i_14_n_0
    SLICE_X1Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.953 r  mytls/pixel_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.953    mytls/pixel_reg[11]_i_4_n_0
    SLICE_X1Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.042 r  mytls/pixel_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.627     5.669    mytls/pixel_reg[11]_i_2_n_0
    SLICE_X5Y112         LUT2 (Prop_lut2_I0_O)        0.097     5.766 r  mytls/pixel[11]_i_1/O
                         net (fo=6, routed)           0.640     6.406    mytls/pixel[11]_i_1_n_0
    SLICE_X8Y113         FDSE                                         r  mytls/pixel_reg[11]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.522 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.438    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.049 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.283    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.355 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         1.132     8.487    mytls/clock
    SLICE_X8Y113         FDSE                                         r  mytls/pixel_reg[11]/C
                         clock pessimism              0.346     8.833    
                         clock uncertainty           -0.072     8.761    
    SLICE_X8Y113         FDSE (Setup_fdse_C_S)       -0.373     8.388    mytls/pixel_reg[11]
  -------------------------------------------------------------------
                         required time                          8.388    
                         arrival time                          -6.406    
  -------------------------------------------------------------------
                         slack                                  1.982    

Slack (MET) :             1.982ns  (required time - arrival time)
  Source:                 myss/verticalShiftLeftFactor_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mytls/pixel_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0_1 rise@9.259ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.786ns  (logic 2.391ns (35.234%)  route 4.395ns (64.766%))
  Logic Levels:           11  (CARRY4=6 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.772ns = ( 8.487 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.380ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         1.237    -0.380    myss/clock
    SLICE_X13Y109        FDRE                                         r  myss/verticalShiftLeftFactor_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y109        FDRE (Prop_fdre_C_Q)         0.341    -0.039 r  myss/verticalShiftLeftFactor_reg[2]/Q
                         net (fo=75, routed)          1.311     1.272    verticalShiftLeftFactor[2]
    SLICE_X3Y108         LUT5 (Prop_lut5_I1_O)        0.097     1.369 f  mytls_i_33/O
                         net (fo=2, routed)           0.184     1.553    mytls_i_33_n_0
    SLICE_X3Y108         LUT6 (Prop_lut6_I0_O)        0.097     1.650 f  mytls_i_24/O
                         net (fo=2, routed)           0.623     2.272    mytls_i_24_n_0
    SLICE_X2Y109         LUT4 (Prop_lut4_I0_O)        0.115     2.387 r  mytls_i_8/O
                         net (fo=1, routed)           0.446     2.833    mytls/pixel[11]_i_76_n_0
    SLICE_X2Y109         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.523     3.356 r  mytls/pixel_reg[11]_i_43/CO[3]
                         net (fo=1, routed)           0.000     3.356    mytls/pixel_reg[11]_i_43_n_0
    SLICE_X2Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     3.448 r  mytls/pixel_reg[11]_i_31/CO[3]
                         net (fo=1, routed)           0.000     3.448    mytls/pixel_reg[11]_i_31_n_0
    SLICE_X2Y111         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     3.671 r  mytls/pixel_reg[11]_i_29/O[1]
                         net (fo=4, routed)           0.564     4.236    mytls/dataScreenLocation[10]
    SLICE_X1Y110         LUT4 (Prop_lut4_I0_O)        0.216     4.452 r  mytls/pixel[11]_i_37/O
                         net (fo=1, routed)           0.000     4.452    mytls/pixel[11]_i_37_n_0
    SLICE_X1Y110         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     4.864 r  mytls/pixel_reg[11]_i_14/CO[3]
                         net (fo=1, routed)           0.000     4.864    mytls/pixel_reg[11]_i_14_n_0
    SLICE_X1Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.953 r  mytls/pixel_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.953    mytls/pixel_reg[11]_i_4_n_0
    SLICE_X1Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.042 r  mytls/pixel_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.627     5.669    mytls/pixel_reg[11]_i_2_n_0
    SLICE_X5Y112         LUT2 (Prop_lut2_I0_O)        0.097     5.766 r  mytls/pixel[11]_i_1/O
                         net (fo=6, routed)           0.640     6.406    mytls/pixel[11]_i_1_n_0
    SLICE_X8Y113         FDRE                                         r  mytls/pixel_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.522 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.438    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.049 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.283    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.355 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         1.132     8.487    mytls/clock
    SLICE_X8Y113         FDRE                                         r  mytls/pixel_reg[3]/C
                         clock pessimism              0.346     8.833    
                         clock uncertainty           -0.072     8.761    
    SLICE_X8Y113         FDRE (Setup_fdre_C_R)       -0.373     8.388    mytls/pixel_reg[3]
  -------------------------------------------------------------------
                         required time                          8.388    
                         arrival time                          -6.406    
  -------------------------------------------------------------------
                         slack                                  1.982    

Slack (MET) :             1.982ns  (required time - arrival time)
  Source:                 myss/verticalShiftLeftFactor_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mytls/pixel_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0_1 rise@9.259ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.786ns  (logic 2.391ns (35.234%)  route 4.395ns (64.766%))
  Logic Levels:           11  (CARRY4=6 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.772ns = ( 8.487 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.380ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         1.237    -0.380    myss/clock
    SLICE_X13Y109        FDRE                                         r  myss/verticalShiftLeftFactor_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y109        FDRE (Prop_fdre_C_Q)         0.341    -0.039 r  myss/verticalShiftLeftFactor_reg[2]/Q
                         net (fo=75, routed)          1.311     1.272    verticalShiftLeftFactor[2]
    SLICE_X3Y108         LUT5 (Prop_lut5_I1_O)        0.097     1.369 f  mytls_i_33/O
                         net (fo=2, routed)           0.184     1.553    mytls_i_33_n_0
    SLICE_X3Y108         LUT6 (Prop_lut6_I0_O)        0.097     1.650 f  mytls_i_24/O
                         net (fo=2, routed)           0.623     2.272    mytls_i_24_n_0
    SLICE_X2Y109         LUT4 (Prop_lut4_I0_O)        0.115     2.387 r  mytls_i_8/O
                         net (fo=1, routed)           0.446     2.833    mytls/pixel[11]_i_76_n_0
    SLICE_X2Y109         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.523     3.356 r  mytls/pixel_reg[11]_i_43/CO[3]
                         net (fo=1, routed)           0.000     3.356    mytls/pixel_reg[11]_i_43_n_0
    SLICE_X2Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     3.448 r  mytls/pixel_reg[11]_i_31/CO[3]
                         net (fo=1, routed)           0.000     3.448    mytls/pixel_reg[11]_i_31_n_0
    SLICE_X2Y111         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     3.671 r  mytls/pixel_reg[11]_i_29/O[1]
                         net (fo=4, routed)           0.564     4.236    mytls/dataScreenLocation[10]
    SLICE_X1Y110         LUT4 (Prop_lut4_I0_O)        0.216     4.452 r  mytls/pixel[11]_i_37/O
                         net (fo=1, routed)           0.000     4.452    mytls/pixel[11]_i_37_n_0
    SLICE_X1Y110         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     4.864 r  mytls/pixel_reg[11]_i_14/CO[3]
                         net (fo=1, routed)           0.000     4.864    mytls/pixel_reg[11]_i_14_n_0
    SLICE_X1Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.953 r  mytls/pixel_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.953    mytls/pixel_reg[11]_i_4_n_0
    SLICE_X1Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.042 r  mytls/pixel_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.627     5.669    mytls/pixel_reg[11]_i_2_n_0
    SLICE_X5Y112         LUT2 (Prop_lut2_I0_O)        0.097     5.766 r  mytls/pixel[11]_i_1/O
                         net (fo=6, routed)           0.640     6.406    mytls/pixel[11]_i_1_n_0
    SLICE_X8Y113         FDRE                                         r  mytls/pixel_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.522 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.438    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.049 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.283    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.355 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         1.132     8.487    mytls/clock
    SLICE_X8Y113         FDRE                                         r  mytls/pixel_reg[5]/C
                         clock pessimism              0.346     8.833    
                         clock uncertainty           -0.072     8.761    
    SLICE_X8Y113         FDRE (Setup_fdre_C_R)       -0.373     8.388    mytls/pixel_reg[5]
  -------------------------------------------------------------------
                         required time                          8.388    
                         arrival time                          -6.406    
  -------------------------------------------------------------------
                         slack                                  1.982    

Slack (MET) :             1.982ns  (required time - arrival time)
  Source:                 myss/verticalShiftLeftFactor_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mytls/pixel_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0_1 rise@9.259ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.786ns  (logic 2.391ns (35.234%)  route 4.395ns (64.766%))
  Logic Levels:           11  (CARRY4=6 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.772ns = ( 8.487 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.380ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         1.237    -0.380    myss/clock
    SLICE_X13Y109        FDRE                                         r  myss/verticalShiftLeftFactor_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y109        FDRE (Prop_fdre_C_Q)         0.341    -0.039 r  myss/verticalShiftLeftFactor_reg[2]/Q
                         net (fo=75, routed)          1.311     1.272    verticalShiftLeftFactor[2]
    SLICE_X3Y108         LUT5 (Prop_lut5_I1_O)        0.097     1.369 f  mytls_i_33/O
                         net (fo=2, routed)           0.184     1.553    mytls_i_33_n_0
    SLICE_X3Y108         LUT6 (Prop_lut6_I0_O)        0.097     1.650 f  mytls_i_24/O
                         net (fo=2, routed)           0.623     2.272    mytls_i_24_n_0
    SLICE_X2Y109         LUT4 (Prop_lut4_I0_O)        0.115     2.387 r  mytls_i_8/O
                         net (fo=1, routed)           0.446     2.833    mytls/pixel[11]_i_76_n_0
    SLICE_X2Y109         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.523     3.356 r  mytls/pixel_reg[11]_i_43/CO[3]
                         net (fo=1, routed)           0.000     3.356    mytls/pixel_reg[11]_i_43_n_0
    SLICE_X2Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     3.448 r  mytls/pixel_reg[11]_i_31/CO[3]
                         net (fo=1, routed)           0.000     3.448    mytls/pixel_reg[11]_i_31_n_0
    SLICE_X2Y111         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     3.671 r  mytls/pixel_reg[11]_i_29/O[1]
                         net (fo=4, routed)           0.564     4.236    mytls/dataScreenLocation[10]
    SLICE_X1Y110         LUT4 (Prop_lut4_I0_O)        0.216     4.452 r  mytls/pixel[11]_i_37/O
                         net (fo=1, routed)           0.000     4.452    mytls/pixel[11]_i_37_n_0
    SLICE_X1Y110         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     4.864 r  mytls/pixel_reg[11]_i_14/CO[3]
                         net (fo=1, routed)           0.000     4.864    mytls/pixel_reg[11]_i_14_n_0
    SLICE_X1Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.953 r  mytls/pixel_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.953    mytls/pixel_reg[11]_i_4_n_0
    SLICE_X1Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.042 r  mytls/pixel_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.627     5.669    mytls/pixel_reg[11]_i_2_n_0
    SLICE_X5Y112         LUT2 (Prop_lut2_I0_O)        0.097     5.766 r  mytls/pixel[11]_i_1/O
                         net (fo=6, routed)           0.640     6.406    mytls/pixel[11]_i_1_n_0
    SLICE_X8Y113         FDRE                                         r  mytls/pixel_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.522 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.438    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.049 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.283    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.355 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         1.132     8.487    mytls/clock
    SLICE_X8Y113         FDRE                                         r  mytls/pixel_reg[7]/C
                         clock pessimism              0.346     8.833    
                         clock uncertainty           -0.072     8.761    
    SLICE_X8Y113         FDRE (Setup_fdre_C_R)       -0.373     8.388    mytls/pixel_reg[7]
  -------------------------------------------------------------------
                         required time                          8.388    
                         arrival time                          -6.406    
  -------------------------------------------------------------------
                         slack                                  1.982    

Slack (MET) :             1.982ns  (required time - arrival time)
  Source:                 myss/verticalShiftLeftFactor_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mytls/pixel_reg[9]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0_1 rise@9.259ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.786ns  (logic 2.391ns (35.234%)  route 4.395ns (64.766%))
  Logic Levels:           11  (CARRY4=6 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.772ns = ( 8.487 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.380ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         1.237    -0.380    myss/clock
    SLICE_X13Y109        FDRE                                         r  myss/verticalShiftLeftFactor_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y109        FDRE (Prop_fdre_C_Q)         0.341    -0.039 r  myss/verticalShiftLeftFactor_reg[2]/Q
                         net (fo=75, routed)          1.311     1.272    verticalShiftLeftFactor[2]
    SLICE_X3Y108         LUT5 (Prop_lut5_I1_O)        0.097     1.369 f  mytls_i_33/O
                         net (fo=2, routed)           0.184     1.553    mytls_i_33_n_0
    SLICE_X3Y108         LUT6 (Prop_lut6_I0_O)        0.097     1.650 f  mytls_i_24/O
                         net (fo=2, routed)           0.623     2.272    mytls_i_24_n_0
    SLICE_X2Y109         LUT4 (Prop_lut4_I0_O)        0.115     2.387 r  mytls_i_8/O
                         net (fo=1, routed)           0.446     2.833    mytls/pixel[11]_i_76_n_0
    SLICE_X2Y109         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.523     3.356 r  mytls/pixel_reg[11]_i_43/CO[3]
                         net (fo=1, routed)           0.000     3.356    mytls/pixel_reg[11]_i_43_n_0
    SLICE_X2Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     3.448 r  mytls/pixel_reg[11]_i_31/CO[3]
                         net (fo=1, routed)           0.000     3.448    mytls/pixel_reg[11]_i_31_n_0
    SLICE_X2Y111         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     3.671 r  mytls/pixel_reg[11]_i_29/O[1]
                         net (fo=4, routed)           0.564     4.236    mytls/dataScreenLocation[10]
    SLICE_X1Y110         LUT4 (Prop_lut4_I0_O)        0.216     4.452 r  mytls/pixel[11]_i_37/O
                         net (fo=1, routed)           0.000     4.452    mytls/pixel[11]_i_37_n_0
    SLICE_X1Y110         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     4.864 r  mytls/pixel_reg[11]_i_14/CO[3]
                         net (fo=1, routed)           0.000     4.864    mytls/pixel_reg[11]_i_14_n_0
    SLICE_X1Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.953 r  mytls/pixel_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.953    mytls/pixel_reg[11]_i_4_n_0
    SLICE_X1Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.042 r  mytls/pixel_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.627     5.669    mytls/pixel_reg[11]_i_2_n_0
    SLICE_X5Y112         LUT2 (Prop_lut2_I0_O)        0.097     5.766 r  mytls/pixel[11]_i_1/O
                         net (fo=6, routed)           0.640     6.406    mytls/pixel[11]_i_1_n_0
    SLICE_X8Y113         FDSE                                         r  mytls/pixel_reg[9]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.522 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.438    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.049 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.283    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.355 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         1.132     8.487    mytls/clock
    SLICE_X8Y113         FDSE                                         r  mytls/pixel_reg[9]/C
                         clock pessimism              0.346     8.833    
                         clock uncertainty           -0.072     8.761    
    SLICE_X8Y113         FDSE (Setup_fdse_C_S)       -0.373     8.388    mytls/pixel_reg[9]
  -------------------------------------------------------------------
                         required time                          8.388    
                         arrival time                          -6.406    
  -------------------------------------------------------------------
                         slack                                  1.982    

Slack (MET) :             2.041ns  (required time - arrival time)
  Source:                 myss/verticalShiftLeftFactor_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mytls/pixel_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0_1 rise@9.259ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.786ns  (logic 2.391ns (35.234%)  route 4.395ns (64.766%))
  Logic Levels:           11  (CARRY4=6 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.772ns = ( 8.487 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.380ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         1.237    -0.380    myss/clock
    SLICE_X13Y109        FDRE                                         r  myss/verticalShiftLeftFactor_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y109        FDRE (Prop_fdre_C_Q)         0.341    -0.039 r  myss/verticalShiftLeftFactor_reg[2]/Q
                         net (fo=75, routed)          1.311     1.272    verticalShiftLeftFactor[2]
    SLICE_X3Y108         LUT5 (Prop_lut5_I1_O)        0.097     1.369 f  mytls_i_33/O
                         net (fo=2, routed)           0.184     1.553    mytls_i_33_n_0
    SLICE_X3Y108         LUT6 (Prop_lut6_I0_O)        0.097     1.650 f  mytls_i_24/O
                         net (fo=2, routed)           0.623     2.272    mytls_i_24_n_0
    SLICE_X2Y109         LUT4 (Prop_lut4_I0_O)        0.115     2.387 r  mytls_i_8/O
                         net (fo=1, routed)           0.446     2.833    mytls/pixel[11]_i_76_n_0
    SLICE_X2Y109         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.523     3.356 r  mytls/pixel_reg[11]_i_43/CO[3]
                         net (fo=1, routed)           0.000     3.356    mytls/pixel_reg[11]_i_43_n_0
    SLICE_X2Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     3.448 r  mytls/pixel_reg[11]_i_31/CO[3]
                         net (fo=1, routed)           0.000     3.448    mytls/pixel_reg[11]_i_31_n_0
    SLICE_X2Y111         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     3.671 r  mytls/pixel_reg[11]_i_29/O[1]
                         net (fo=4, routed)           0.564     4.236    mytls/dataScreenLocation[10]
    SLICE_X1Y110         LUT4 (Prop_lut4_I0_O)        0.216     4.452 r  mytls/pixel[11]_i_37/O
                         net (fo=1, routed)           0.000     4.452    mytls/pixel[11]_i_37_n_0
    SLICE_X1Y110         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     4.864 r  mytls/pixel_reg[11]_i_14/CO[3]
                         net (fo=1, routed)           0.000     4.864    mytls/pixel_reg[11]_i_14_n_0
    SLICE_X1Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.953 r  mytls/pixel_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.953    mytls/pixel_reg[11]_i_4_n_0
    SLICE_X1Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.042 r  mytls/pixel_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.627     5.669    mytls/pixel_reg[11]_i_2_n_0
    SLICE_X5Y112         LUT2 (Prop_lut2_I0_O)        0.097     5.766 r  mytls/pixel[11]_i_1/O
                         net (fo=6, routed)           0.640     6.406    mytls/pixel[11]_i_1_n_0
    SLICE_X9Y113         FDRE                                         r  mytls/pixel_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.522 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.438    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.049 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.283    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.355 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         1.132     8.487    mytls/clock
    SLICE_X9Y113         FDRE                                         r  mytls/pixel_reg[1]/C
                         clock pessimism              0.346     8.833    
                         clock uncertainty           -0.072     8.761    
    SLICE_X9Y113         FDRE (Setup_fdre_C_R)       -0.314     8.447    mytls/pixel_reg[1]
  -------------------------------------------------------------------
                         required time                          8.447    
                         arrival time                          -6.406    
  -------------------------------------------------------------------
                         slack                                  2.041    

Slack (MET) :             2.621ns  (required time - arrival time)
  Source:                 myText/characterBRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            myText/pixel_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0_1 rise@9.259ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.122ns  (logic 1.542ns (25.187%)  route 4.580ns (74.813%))
  Logic Levels:           5  (LUT5=2 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.777ns = ( 8.482 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.360ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         1.257    -0.360    myText/characterBRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y24         RAMB36E1                                     r  myText/characterBRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y24         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      0.811     0.451 r  myText/characterBRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CASCADEOUTA
                         net (fo=1, routed)           0.065     0.516    myText/characterBRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/CASCADEINA
    RAMB36_X0Y25         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.343     0.859 r  myText/characterBRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=1, routed)           0.781     1.641    myText/characterBRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DOUTA[0]
    SLICE_X7Y131         LUT6 (Prop_lut6_I1_O)        0.097     1.738 r  myText/characterBRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/din_2D[7]/O
                         net (fo=10, routed)          1.410     3.148    myText/dataOutA
    SLICE_X15Y134        LUT5 (Prop_lut5_I1_O)        0.097     3.245 r  myText/pixel[11]_i_16/O
                         net (fo=1, routed)           0.606     3.851    myText/pixel[11]_i_16_n_0
    SLICE_X8Y136         LUT6 (Prop_lut6_I5_O)        0.097     3.948 r  myText/pixel[11]_i_3/O
                         net (fo=1, routed)           0.825     4.773    myText/pixel[11]_i_3_n_0
    SLICE_X7Y131         LUT5 (Prop_lut5_I1_O)        0.097     4.870 r  myText/pixel[11]_i_1/O
                         net (fo=6, routed)           0.892     5.762    myText/pixel[11]_i_1_n_0
    SLICE_X12Y119        FDRE                                         r  myText/pixel_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.522 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.438    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.049 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.283    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.355 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         1.127     8.482    myText/clock
    SLICE_X12Y119        FDRE                                         r  myText/pixel_reg[11]/C
                         clock pessimism              0.346     8.828    
                         clock uncertainty           -0.072     8.756    
    SLICE_X12Y119        FDRE (Setup_fdre_C_R)       -0.373     8.383    myText/pixel_reg[11]
  -------------------------------------------------------------------
                         required time                          8.383    
                         arrival time                          -5.762    
  -------------------------------------------------------------------
                         slack                                  2.621    

Slack (MET) :             2.621ns  (required time - arrival time)
  Source:                 myText/characterBRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            myText/pixel_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0_1 rise@9.259ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.122ns  (logic 1.542ns (25.187%)  route 4.580ns (74.813%))
  Logic Levels:           5  (LUT5=2 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.777ns = ( 8.482 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.360ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         1.257    -0.360    myText/characterBRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y24         RAMB36E1                                     r  myText/characterBRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y24         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      0.811     0.451 r  myText/characterBRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CASCADEOUTA
                         net (fo=1, routed)           0.065     0.516    myText/characterBRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/CASCADEINA
    RAMB36_X0Y25         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.343     0.859 r  myText/characterBRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=1, routed)           0.781     1.641    myText/characterBRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DOUTA[0]
    SLICE_X7Y131         LUT6 (Prop_lut6_I1_O)        0.097     1.738 r  myText/characterBRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/din_2D[7]/O
                         net (fo=10, routed)          1.410     3.148    myText/dataOutA
    SLICE_X15Y134        LUT5 (Prop_lut5_I1_O)        0.097     3.245 r  myText/pixel[11]_i_16/O
                         net (fo=1, routed)           0.606     3.851    myText/pixel[11]_i_16_n_0
    SLICE_X8Y136         LUT6 (Prop_lut6_I5_O)        0.097     3.948 r  myText/pixel[11]_i_3/O
                         net (fo=1, routed)           0.825     4.773    myText/pixel[11]_i_3_n_0
    SLICE_X7Y131         LUT5 (Prop_lut5_I1_O)        0.097     4.870 r  myText/pixel[11]_i_1/O
                         net (fo=6, routed)           0.892     5.762    myText/pixel[11]_i_1_n_0
    SLICE_X12Y119        FDRE                                         r  myText/pixel_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.522 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.438    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.049 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.283    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.355 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         1.127     8.482    myText/clock
    SLICE_X12Y119        FDRE                                         r  myText/pixel_reg[1]/C
                         clock pessimism              0.346     8.828    
                         clock uncertainty           -0.072     8.756    
    SLICE_X12Y119        FDRE (Setup_fdre_C_R)       -0.373     8.383    myText/pixel_reg[1]
  -------------------------------------------------------------------
                         required time                          8.383    
                         arrival time                          -5.762    
  -------------------------------------------------------------------
                         slack                                  2.621    

Slack (MET) :             2.621ns  (required time - arrival time)
  Source:                 myText/characterBRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            myText/pixel_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0_1 rise@9.259ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.122ns  (logic 1.542ns (25.187%)  route 4.580ns (74.813%))
  Logic Levels:           5  (LUT5=2 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.777ns = ( 8.482 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.360ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         1.257    -0.360    myText/characterBRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y24         RAMB36E1                                     r  myText/characterBRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y24         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      0.811     0.451 r  myText/characterBRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CASCADEOUTA
                         net (fo=1, routed)           0.065     0.516    myText/characterBRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/CASCADEINA
    RAMB36_X0Y25         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.343     0.859 r  myText/characterBRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=1, routed)           0.781     1.641    myText/characterBRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DOUTA[0]
    SLICE_X7Y131         LUT6 (Prop_lut6_I1_O)        0.097     1.738 r  myText/characterBRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/din_2D[7]/O
                         net (fo=10, routed)          1.410     3.148    myText/dataOutA
    SLICE_X15Y134        LUT5 (Prop_lut5_I1_O)        0.097     3.245 r  myText/pixel[11]_i_16/O
                         net (fo=1, routed)           0.606     3.851    myText/pixel[11]_i_16_n_0
    SLICE_X8Y136         LUT6 (Prop_lut6_I5_O)        0.097     3.948 r  myText/pixel[11]_i_3/O
                         net (fo=1, routed)           0.825     4.773    myText/pixel[11]_i_3_n_0
    SLICE_X7Y131         LUT5 (Prop_lut5_I1_O)        0.097     4.870 r  myText/pixel[11]_i_1/O
                         net (fo=6, routed)           0.892     5.762    myText/pixel[11]_i_1_n_0
    SLICE_X12Y119        FDRE                                         r  myText/pixel_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.522 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.438    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.049 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.283    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.355 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         1.127     8.482    myText/clock
    SLICE_X12Y119        FDRE                                         r  myText/pixel_reg[3]/C
                         clock pessimism              0.346     8.828    
                         clock uncertainty           -0.072     8.756    
    SLICE_X12Y119        FDRE (Setup_fdre_C_R)       -0.373     8.383    myText/pixel_reg[3]
  -------------------------------------------------------------------
                         required time                          8.383    
                         arrival time                          -5.762    
  -------------------------------------------------------------------
                         slack                                  2.621    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 Buffer/ram1_addra_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.164ns (43.963%)  route 0.209ns (56.037%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         0.569    -0.595    Buffer/clock
    SLICE_X8Y106         FDRE                                         r  Buffer/ram1_addra_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y106         FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  Buffer/ram1_addra_reg[11]/Q
                         net (fo=2, routed)           0.209    -0.222    Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[11]
    RAMB36_X0Y21         RAMB36E1                                     r  Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         0.874    -0.798    Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y21         RAMB36E1                                     r  Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.254    -0.544    
    RAMB36_X0Y21         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183    -0.361    Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 Buffer/ram0_addra_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.164ns (42.964%)  route 0.218ns (57.036%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         0.570    -0.594    Buffer/clock
    SLICE_X8Y102         FDRE                                         r  Buffer/ram0_addra_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y102         FDRE (Prop_fdre_C_Q)         0.164    -0.430 r  Buffer/ram0_addra_reg[7]/Q
                         net (fo=2, routed)           0.218    -0.212    Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[7]
    RAMB36_X0Y20         RAMB36E1                                     r  Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         0.875    -0.797    Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y20         RAMB36E1                                     r  Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.254    -0.543    
    RAMB36_X0Y20         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    -0.360    Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 myed/previousSamples_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            myed/previousSamples_reg[2][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.416%)  route 0.123ns (46.584%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         0.569    -0.595    myed/clock
    SLICE_X11Y103        FDRE                                         r  myed/previousSamples_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  myed/previousSamples_reg[1][0]/Q
                         net (fo=2, routed)           0.123    -0.331    myed/previousSamples_reg_n_0_[1][0]
    SLICE_X8Y102         FDRE                                         r  myed/previousSamples_reg[2][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         0.841    -0.832    myed/clock
    SLICE_X8Y102         FDRE                                         r  myed/previousSamples_reg[2][0]/C
                         clock pessimism              0.275    -0.557    
    SLICE_X8Y102         FDRE (Hold_fdre_C_D)         0.076    -0.481    myed/previousSamples_reg[2][0]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.331    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 Buffer/ram1_addra_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.128ns (38.513%)  route 0.204ns (61.487%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         0.569    -0.595    Buffer/clock
    SLICE_X9Y104         FDRE                                         r  Buffer/ram1_addra_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y104         FDRE (Prop_fdre_C_Q)         0.128    -0.467 r  Buffer/ram1_addra_reg[5]/Q
                         net (fo=2, routed)           0.204    -0.263    Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[5]
    RAMB36_X0Y21         RAMB36E1                                     r  Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         0.874    -0.798    Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y21         RAMB36E1                                     r  Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.254    -0.544    
    RAMB36_X0Y21         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.130    -0.414    Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 myed/previousSamples_reg[4][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            myed/intermediates_reg[2][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.008%)  route 0.130ns (47.992%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         0.599    -0.565    myed/clock
    SLICE_X3Y100         FDRE                                         r  myed/previousSamples_reg[4][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y100         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  myed/previousSamples_reg[4][4]/Q
                         net (fo=2, routed)           0.130    -0.294    myed/previousSamples_reg_n_0_[4][4]
    SLICE_X4Y100         FDRE                                         r  myed/intermediates_reg[2][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         0.868    -0.804    myed/clock
    SLICE_X4Y100         FDRE                                         r  myed/intermediates_reg[2][5]/C
                         clock pessimism              0.275    -0.529    
    SLICE_X4Y100         FDRE (Hold_fdre_C_D)         0.075    -0.454    myed/intermediates_reg[2][5]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 Buffer2/pointer0_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Buffer2/ram0_addra_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.003%)  route 0.135ns (48.997%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         0.574    -0.590    Buffer2/clock
    SLICE_X9Y90          FDRE                                         r  Buffer2/pointer0_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y90          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  Buffer2/pointer0_reg[7]/Q
                         net (fo=3, routed)           0.135    -0.314    Buffer2/pointer0_reg[7]
    SLICE_X11Y89         FDRE                                         r  Buffer2/ram0_addra_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         0.844    -0.829    Buffer2/clock
    SLICE_X11Y89         FDRE                                         r  Buffer2/ram0_addra_reg[7]/C
                         clock pessimism              0.275    -0.554    
    SLICE_X11Y89         FDRE (Hold_fdre_C_D)         0.078    -0.476    Buffer2/ram0_addra_reg[7]
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.314    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 Buffer/trigger_address1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Buffer/ram1_addrb_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.256ns (82.313%)  route 0.055ns (17.687%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         0.597    -0.567    Buffer/clock
    SLICE_X7Y105         FDRE                                         r  Buffer/trigger_address1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y105         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  Buffer/trigger_address1_reg[4]/Q
                         net (fo=1, routed)           0.055    -0.371    Buffer/trigger_address1_reg_n_0_[4]
    SLICE_X6Y105         LUT2 (Prop_lut2_I1_O)        0.045    -0.326 r  Buffer/ram1_addrb[7]_i_5/O
                         net (fo=1, routed)           0.000    -0.326    Buffer/ram1_addrb[7]_i_5_n_0
    SLICE_X6Y105         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.256 r  Buffer/ram1_addrb_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.256    Buffer/ram1_addrb[4]
    SLICE_X6Y105         FDRE                                         r  Buffer/ram1_addrb_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         0.867    -0.805    Buffer/clock
    SLICE_X6Y105         FDRE                                         r  Buffer/ram1_addrb_reg[4]/C
                         clock pessimism              0.251    -0.554    
    SLICE_X6Y105         FDRE (Hold_fdre_C_D)         0.134    -0.420    Buffer/ram1_addrb_reg[4]
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 Buffer2/pointer0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Buffer2/ram0_addra_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.188%)  route 0.134ns (48.812%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         0.574    -0.590    Buffer2/clock
    SLICE_X9Y90          FDRE                                         r  Buffer2/pointer0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y90          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  Buffer2/pointer0_reg[4]/Q
                         net (fo=3, routed)           0.134    -0.315    Buffer2/pointer0_reg[4]
    SLICE_X11Y89         FDRE                                         r  Buffer2/ram0_addra_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         0.844    -0.829    Buffer2/clock
    SLICE_X11Y89         FDRE                                         r  Buffer2/ram0_addra_reg[4]/C
                         clock pessimism              0.275    -0.554    
    SLICE_X11Y89         FDRE (Hold_fdre_C_D)         0.075    -0.479    Buffer2/ram0_addra_reg[4]
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.315    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 myCurve/curveDisplayX_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            myCurve2/curveDisplayX_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.164ns (70.646%)  route 0.068ns (29.354%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         0.599    -0.565    myCurve/clock
    SLICE_X2Y102         FDRE                                         r  myCurve/curveDisplayX_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y102         FDRE (Prop_fdre_C_Q)         0.164    -0.401 r  myCurve/curveDisplayX_reg[4]/Q
                         net (fo=5, routed)           0.068    -0.333    myCurve2/displayX[4]
    SLICE_X2Y102         FDRE                                         r  myCurve2/curveDisplayX_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         0.872    -0.801    myCurve2/clock
    SLICE_X2Y102         FDRE                                         r  myCurve2/curveDisplayX_reg[4]/C
                         clock pessimism              0.236    -0.565    
    SLICE_X2Y102         FDRE (Hold_fdre_C_D)         0.064    -0.501    myCurve2/curveDisplayX_reg[4]
  -------------------------------------------------------------------
                         required time                          0.501    
                         arrival time                          -0.333    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 myed/previousSamples_reg[5][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            myed/intermediates_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.141ns (60.656%)  route 0.091ns (39.344%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         0.597    -0.567    myed/clock
    SLICE_X5Y103         FDRE                                         r  myed/previousSamples_reg[5][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y103         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  myed/previousSamples_reg[5][7]/Q
                         net (fo=1, routed)           0.091    -0.335    myed/previousSamples_reg_n_0_[5][7]
    SLICE_X7Y103         FDRE                                         r  myed/intermediates_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         0.867    -0.805    myed/clock
    SLICE_X7Y103         FDRE                                         r  myed/intermediates_reg[1][7]/C
                         clock pessimism              0.254    -0.551    
    SLICE_X7Y103         FDRE (Hold_fdre_C_D)         0.047    -0.504    myed/intermediates_reg[1][7]
  -------------------------------------------------------------------
                         required time                          0.504    
                         arrival time                          -0.335    
  -------------------------------------------------------------------
                         slack                                  0.169    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 4.630 }
Period(ns):         9.259
Sources:            { ClockDivider/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     XADC/CONVST         n/a            1000.000      9.259       -990.741   XADC_X0Y0        XLXI_7/inst/CONVST
Min Period        n/a     XADC/DCLK           n/a            4.000         9.259       5.259      XADC_X0Y0        XLXI_7/inst/DCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.141         9.259       7.118      RAMB36_X0Y25     myText/characterBRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.141         9.259       7.118      RAMB36_X0Y24     myText/characterBRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         9.259       7.297      RAMB18_X0Y45     Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.962         9.259       7.297      RAMB18_X0Y45     Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         9.259       7.297      RAMB18_X0Y44     Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.962         9.259       7.297      RAMB18_X0Y44     Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         9.259       7.297      RAMB18_X0Y34     Buffer2/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.962         9.259       7.297      RAMB18_X0Y34     Buffer2/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       9.259       204.101    MMCME2_ADV_X1Y2  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.770         4.630       3.860      SLICE_X12Y119    myText/previousPixel4_reg[11]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.770         4.630       3.860      SLICE_X12Y119    myText/previousPixel4_reg[1]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.770         4.630       3.860      SLICE_X12Y119    myText/previousPixel4_reg[3]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.770         4.630       3.860      SLICE_X12Y119    myText/previousPixel4_reg[5]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.770         4.630       3.860      SLICE_X12Y119    myText/previousPixel4_reg[7]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.770         4.630       3.860      SLICE_X12Y119    myText/previousPixel4_reg[9]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.770         4.630       3.860      SLICE_X10Y119    myText/blank4_reg_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.770         4.630       3.860      SLICE_X2Y130     myText/displayX3_reg[0]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.770         4.630       3.860      SLICE_X2Y129     myText/displayX3_reg[10]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.770         4.630       3.860      SLICE_X2Y130     myText/displayX3_reg[1]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.770         4.630       3.860      SLICE_X2Y130     myText/displayX3_reg[0]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.770         4.630       3.860      SLICE_X2Y130     myText/displayX3_reg[1]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.770         4.630       3.860      SLICE_X2Y130     myText/displayX3_reg[2]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.770         4.630       3.860      SLICE_X2Y130     myText/displayX3_reg[3]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.770         4.630       3.860      SLICE_X2Y130     myText/displayX3_reg[4]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.770         4.630       3.860      SLICE_X2Y130     myText/displayX3_reg[5]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.770         4.630       3.860      SLICE_X2Y130     myText/displayX3_reg[6]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.770         4.630       3.860      SLICE_X2Y130     myText/displayX3_reg[7]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.770         4.630       3.860      SLICE_X6Y128     myText/displayY3_reg[10]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.770         4.630       3.860      SLICE_X6Y128     myText/displayY3_reg[8]_srl2/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ClockDivider/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         10.000      8.408      BUFGCTRL_X0Y17   ClockDivider/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  ClockDivider/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  ClockDivider/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  ClockDivider/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  ClockDivider/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.895ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.066ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.895ns  (required time - arrival time)
  Source:                 Buffer/dataOut_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            myCurve/pixelOn_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.277ns  (logic 3.295ns (45.282%)  route 3.982ns (54.718%))
  Logic Levels:           13  (CARRY4=7 LUT1=1 LUT2=1 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.771ns = ( 8.488 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.380ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         1.237    -0.380    Buffer/clock
    SLICE_X9Y108         FDRE                                         r  Buffer/dataOut_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y108         FDRE (Prop_fdre_C_Q)         0.313    -0.067 f  Buffer/dataOut_reg[1]/Q
                         net (fo=8, routed)           0.862     0.795    myCurve/dataIn[1]
    SLICE_X10Y105        LUT6 (Prop_lut6_I0_O)        0.215     1.010 r  myCurve/pixelOn_i_111/O
                         net (fo=4, routed)           0.910     1.920    myCurve/pixelOn_i_111_n_0
    SLICE_X12Y107        LUT3 (Prop_lut3_I1_O)        0.100     2.020 r  myCurve/pixelOn_i_78/O
                         net (fo=1, routed)           0.313     2.333    myCurve/pixelOn_i_78_n_0
    SLICE_X12Y107        LUT6 (Prop_lut6_I4_O)        0.234     2.567 r  myCurve/pixelOn_i_47/O
                         net (fo=4, routed)           0.491     3.058    myCurve/pixelOn_i_47_n_0
    SLICE_X10Y106        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.444     3.502 r  myCurve/pixelOn_reg_i_82/CO[3]
                         net (fo=1, routed)           0.000     3.502    myCurve/pixelOn_reg_i_82_n_0
    SLICE_X10Y107        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     3.725 f  myCurve/pixelOn_reg_i_62/O[1]
                         net (fo=3, routed)           0.353     4.077    myCurve/dataScreenLocation[6]
    SLICE_X9Y110         LUT1 (Prop_lut1_I0_O)        0.216     4.293 r  myCurve/pixelOn_i_65/O
                         net (fo=1, routed)           0.000     4.293    myCurve/pixelOn_i_65_n_0
    SLICE_X9Y110         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     4.705 r  myCurve/pixelOn_reg_i_41/CO[3]
                         net (fo=1, routed)           0.000     4.705    myCurve/pixelOn_reg_i_41_n_0
    SLICE_X9Y111         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     4.935 r  myCurve/pixelOn_reg_i_21/O[1]
                         net (fo=2, routed)           0.530     5.465    myCurve/pixelOn_reg_i_21_n_6
    SLICE_X10Y113        LUT3 (Prop_lut3_I1_O)        0.225     5.690 r  myCurve/pixelOn_i_39/O
                         net (fo=1, routed)           0.000     5.690    myCurve/pixelOn_i_39_n_0
    SLICE_X10Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     6.092 r  myCurve/pixelOn_reg_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.092    myCurve/pixelOn_reg_i_16_n_0
    SLICE_X10Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.184 r  myCurve/pixelOn_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.184    myCurve/pixelOn_reg_i_4_n_0
    SLICE_X10Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.276 r  myCurve/pixelOn_reg_i_2/CO[3]
                         net (fo=1, routed)           0.523     6.800    myCurve/pixelOn11_in
    SLICE_X11Y113        LUT2 (Prop_lut2_I0_O)        0.097     6.897 r  myCurve/pixelOn_i_1/O
                         net (fo=1, routed)           0.000     6.897    myCurve/pixelOn0
    SLICE_X11Y113        FDRE                                         r  myCurve/pixelOn_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.522 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.438    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.049 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.283    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.355 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         1.133     8.488    myCurve/clock
    SLICE_X11Y113        FDRE                                         r  myCurve/pixelOn_reg/C
                         clock pessimism              0.346     8.834    
                         clock uncertainty           -0.073     8.761    
    SLICE_X11Y113        FDRE (Setup_fdre_C_D)        0.030     8.791    myCurve/pixelOn_reg
  -------------------------------------------------------------------
                         required time                          8.791    
                         arrival time                          -6.897    
  -------------------------------------------------------------------
                         slack                                  1.895    

Slack (MET) :             1.981ns  (required time - arrival time)
  Source:                 myss/verticalShiftLeftFactor_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mytls/pixel_reg[11]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.786ns  (logic 2.391ns (35.234%)  route 4.395ns (64.766%))
  Logic Levels:           11  (CARRY4=6 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.772ns = ( 8.487 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.380ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         1.237    -0.380    myss/clock
    SLICE_X13Y109        FDRE                                         r  myss/verticalShiftLeftFactor_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y109        FDRE (Prop_fdre_C_Q)         0.341    -0.039 r  myss/verticalShiftLeftFactor_reg[2]/Q
                         net (fo=75, routed)          1.311     1.272    verticalShiftLeftFactor[2]
    SLICE_X3Y108         LUT5 (Prop_lut5_I1_O)        0.097     1.369 f  mytls_i_33/O
                         net (fo=2, routed)           0.184     1.553    mytls_i_33_n_0
    SLICE_X3Y108         LUT6 (Prop_lut6_I0_O)        0.097     1.650 f  mytls_i_24/O
                         net (fo=2, routed)           0.623     2.272    mytls_i_24_n_0
    SLICE_X2Y109         LUT4 (Prop_lut4_I0_O)        0.115     2.387 r  mytls_i_8/O
                         net (fo=1, routed)           0.446     2.833    mytls/pixel[11]_i_76_n_0
    SLICE_X2Y109         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.523     3.356 r  mytls/pixel_reg[11]_i_43/CO[3]
                         net (fo=1, routed)           0.000     3.356    mytls/pixel_reg[11]_i_43_n_0
    SLICE_X2Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     3.448 r  mytls/pixel_reg[11]_i_31/CO[3]
                         net (fo=1, routed)           0.000     3.448    mytls/pixel_reg[11]_i_31_n_0
    SLICE_X2Y111         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     3.671 r  mytls/pixel_reg[11]_i_29/O[1]
                         net (fo=4, routed)           0.564     4.236    mytls/dataScreenLocation[10]
    SLICE_X1Y110         LUT4 (Prop_lut4_I0_O)        0.216     4.452 r  mytls/pixel[11]_i_37/O
                         net (fo=1, routed)           0.000     4.452    mytls/pixel[11]_i_37_n_0
    SLICE_X1Y110         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     4.864 r  mytls/pixel_reg[11]_i_14/CO[3]
                         net (fo=1, routed)           0.000     4.864    mytls/pixel_reg[11]_i_14_n_0
    SLICE_X1Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.953 r  mytls/pixel_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.953    mytls/pixel_reg[11]_i_4_n_0
    SLICE_X1Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.042 r  mytls/pixel_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.627     5.669    mytls/pixel_reg[11]_i_2_n_0
    SLICE_X5Y112         LUT2 (Prop_lut2_I0_O)        0.097     5.766 r  mytls/pixel[11]_i_1/O
                         net (fo=6, routed)           0.640     6.406    mytls/pixel[11]_i_1_n_0
    SLICE_X8Y113         FDSE                                         r  mytls/pixel_reg[11]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.522 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.438    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.049 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.283    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.355 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         1.132     8.487    mytls/clock
    SLICE_X8Y113         FDSE                                         r  mytls/pixel_reg[11]/C
                         clock pessimism              0.346     8.833    
                         clock uncertainty           -0.073     8.760    
    SLICE_X8Y113         FDSE (Setup_fdse_C_S)       -0.373     8.387    mytls/pixel_reg[11]
  -------------------------------------------------------------------
                         required time                          8.387    
                         arrival time                          -6.406    
  -------------------------------------------------------------------
                         slack                                  1.981    

Slack (MET) :             1.981ns  (required time - arrival time)
  Source:                 myss/verticalShiftLeftFactor_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mytls/pixel_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.786ns  (logic 2.391ns (35.234%)  route 4.395ns (64.766%))
  Logic Levels:           11  (CARRY4=6 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.772ns = ( 8.487 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.380ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         1.237    -0.380    myss/clock
    SLICE_X13Y109        FDRE                                         r  myss/verticalShiftLeftFactor_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y109        FDRE (Prop_fdre_C_Q)         0.341    -0.039 r  myss/verticalShiftLeftFactor_reg[2]/Q
                         net (fo=75, routed)          1.311     1.272    verticalShiftLeftFactor[2]
    SLICE_X3Y108         LUT5 (Prop_lut5_I1_O)        0.097     1.369 f  mytls_i_33/O
                         net (fo=2, routed)           0.184     1.553    mytls_i_33_n_0
    SLICE_X3Y108         LUT6 (Prop_lut6_I0_O)        0.097     1.650 f  mytls_i_24/O
                         net (fo=2, routed)           0.623     2.272    mytls_i_24_n_0
    SLICE_X2Y109         LUT4 (Prop_lut4_I0_O)        0.115     2.387 r  mytls_i_8/O
                         net (fo=1, routed)           0.446     2.833    mytls/pixel[11]_i_76_n_0
    SLICE_X2Y109         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.523     3.356 r  mytls/pixel_reg[11]_i_43/CO[3]
                         net (fo=1, routed)           0.000     3.356    mytls/pixel_reg[11]_i_43_n_0
    SLICE_X2Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     3.448 r  mytls/pixel_reg[11]_i_31/CO[3]
                         net (fo=1, routed)           0.000     3.448    mytls/pixel_reg[11]_i_31_n_0
    SLICE_X2Y111         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     3.671 r  mytls/pixel_reg[11]_i_29/O[1]
                         net (fo=4, routed)           0.564     4.236    mytls/dataScreenLocation[10]
    SLICE_X1Y110         LUT4 (Prop_lut4_I0_O)        0.216     4.452 r  mytls/pixel[11]_i_37/O
                         net (fo=1, routed)           0.000     4.452    mytls/pixel[11]_i_37_n_0
    SLICE_X1Y110         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     4.864 r  mytls/pixel_reg[11]_i_14/CO[3]
                         net (fo=1, routed)           0.000     4.864    mytls/pixel_reg[11]_i_14_n_0
    SLICE_X1Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.953 r  mytls/pixel_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.953    mytls/pixel_reg[11]_i_4_n_0
    SLICE_X1Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.042 r  mytls/pixel_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.627     5.669    mytls/pixel_reg[11]_i_2_n_0
    SLICE_X5Y112         LUT2 (Prop_lut2_I0_O)        0.097     5.766 r  mytls/pixel[11]_i_1/O
                         net (fo=6, routed)           0.640     6.406    mytls/pixel[11]_i_1_n_0
    SLICE_X8Y113         FDRE                                         r  mytls/pixel_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.522 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.438    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.049 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.283    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.355 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         1.132     8.487    mytls/clock
    SLICE_X8Y113         FDRE                                         r  mytls/pixel_reg[3]/C
                         clock pessimism              0.346     8.833    
                         clock uncertainty           -0.073     8.760    
    SLICE_X8Y113         FDRE (Setup_fdre_C_R)       -0.373     8.387    mytls/pixel_reg[3]
  -------------------------------------------------------------------
                         required time                          8.387    
                         arrival time                          -6.406    
  -------------------------------------------------------------------
                         slack                                  1.981    

Slack (MET) :             1.981ns  (required time - arrival time)
  Source:                 myss/verticalShiftLeftFactor_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mytls/pixel_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.786ns  (logic 2.391ns (35.234%)  route 4.395ns (64.766%))
  Logic Levels:           11  (CARRY4=6 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.772ns = ( 8.487 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.380ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         1.237    -0.380    myss/clock
    SLICE_X13Y109        FDRE                                         r  myss/verticalShiftLeftFactor_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y109        FDRE (Prop_fdre_C_Q)         0.341    -0.039 r  myss/verticalShiftLeftFactor_reg[2]/Q
                         net (fo=75, routed)          1.311     1.272    verticalShiftLeftFactor[2]
    SLICE_X3Y108         LUT5 (Prop_lut5_I1_O)        0.097     1.369 f  mytls_i_33/O
                         net (fo=2, routed)           0.184     1.553    mytls_i_33_n_0
    SLICE_X3Y108         LUT6 (Prop_lut6_I0_O)        0.097     1.650 f  mytls_i_24/O
                         net (fo=2, routed)           0.623     2.272    mytls_i_24_n_0
    SLICE_X2Y109         LUT4 (Prop_lut4_I0_O)        0.115     2.387 r  mytls_i_8/O
                         net (fo=1, routed)           0.446     2.833    mytls/pixel[11]_i_76_n_0
    SLICE_X2Y109         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.523     3.356 r  mytls/pixel_reg[11]_i_43/CO[3]
                         net (fo=1, routed)           0.000     3.356    mytls/pixel_reg[11]_i_43_n_0
    SLICE_X2Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     3.448 r  mytls/pixel_reg[11]_i_31/CO[3]
                         net (fo=1, routed)           0.000     3.448    mytls/pixel_reg[11]_i_31_n_0
    SLICE_X2Y111         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     3.671 r  mytls/pixel_reg[11]_i_29/O[1]
                         net (fo=4, routed)           0.564     4.236    mytls/dataScreenLocation[10]
    SLICE_X1Y110         LUT4 (Prop_lut4_I0_O)        0.216     4.452 r  mytls/pixel[11]_i_37/O
                         net (fo=1, routed)           0.000     4.452    mytls/pixel[11]_i_37_n_0
    SLICE_X1Y110         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     4.864 r  mytls/pixel_reg[11]_i_14/CO[3]
                         net (fo=1, routed)           0.000     4.864    mytls/pixel_reg[11]_i_14_n_0
    SLICE_X1Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.953 r  mytls/pixel_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.953    mytls/pixel_reg[11]_i_4_n_0
    SLICE_X1Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.042 r  mytls/pixel_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.627     5.669    mytls/pixel_reg[11]_i_2_n_0
    SLICE_X5Y112         LUT2 (Prop_lut2_I0_O)        0.097     5.766 r  mytls/pixel[11]_i_1/O
                         net (fo=6, routed)           0.640     6.406    mytls/pixel[11]_i_1_n_0
    SLICE_X8Y113         FDRE                                         r  mytls/pixel_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.522 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.438    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.049 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.283    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.355 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         1.132     8.487    mytls/clock
    SLICE_X8Y113         FDRE                                         r  mytls/pixel_reg[5]/C
                         clock pessimism              0.346     8.833    
                         clock uncertainty           -0.073     8.760    
    SLICE_X8Y113         FDRE (Setup_fdre_C_R)       -0.373     8.387    mytls/pixel_reg[5]
  -------------------------------------------------------------------
                         required time                          8.387    
                         arrival time                          -6.406    
  -------------------------------------------------------------------
                         slack                                  1.981    

Slack (MET) :             1.981ns  (required time - arrival time)
  Source:                 myss/verticalShiftLeftFactor_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mytls/pixel_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.786ns  (logic 2.391ns (35.234%)  route 4.395ns (64.766%))
  Logic Levels:           11  (CARRY4=6 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.772ns = ( 8.487 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.380ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         1.237    -0.380    myss/clock
    SLICE_X13Y109        FDRE                                         r  myss/verticalShiftLeftFactor_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y109        FDRE (Prop_fdre_C_Q)         0.341    -0.039 r  myss/verticalShiftLeftFactor_reg[2]/Q
                         net (fo=75, routed)          1.311     1.272    verticalShiftLeftFactor[2]
    SLICE_X3Y108         LUT5 (Prop_lut5_I1_O)        0.097     1.369 f  mytls_i_33/O
                         net (fo=2, routed)           0.184     1.553    mytls_i_33_n_0
    SLICE_X3Y108         LUT6 (Prop_lut6_I0_O)        0.097     1.650 f  mytls_i_24/O
                         net (fo=2, routed)           0.623     2.272    mytls_i_24_n_0
    SLICE_X2Y109         LUT4 (Prop_lut4_I0_O)        0.115     2.387 r  mytls_i_8/O
                         net (fo=1, routed)           0.446     2.833    mytls/pixel[11]_i_76_n_0
    SLICE_X2Y109         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.523     3.356 r  mytls/pixel_reg[11]_i_43/CO[3]
                         net (fo=1, routed)           0.000     3.356    mytls/pixel_reg[11]_i_43_n_0
    SLICE_X2Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     3.448 r  mytls/pixel_reg[11]_i_31/CO[3]
                         net (fo=1, routed)           0.000     3.448    mytls/pixel_reg[11]_i_31_n_0
    SLICE_X2Y111         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     3.671 r  mytls/pixel_reg[11]_i_29/O[1]
                         net (fo=4, routed)           0.564     4.236    mytls/dataScreenLocation[10]
    SLICE_X1Y110         LUT4 (Prop_lut4_I0_O)        0.216     4.452 r  mytls/pixel[11]_i_37/O
                         net (fo=1, routed)           0.000     4.452    mytls/pixel[11]_i_37_n_0
    SLICE_X1Y110         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     4.864 r  mytls/pixel_reg[11]_i_14/CO[3]
                         net (fo=1, routed)           0.000     4.864    mytls/pixel_reg[11]_i_14_n_0
    SLICE_X1Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.953 r  mytls/pixel_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.953    mytls/pixel_reg[11]_i_4_n_0
    SLICE_X1Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.042 r  mytls/pixel_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.627     5.669    mytls/pixel_reg[11]_i_2_n_0
    SLICE_X5Y112         LUT2 (Prop_lut2_I0_O)        0.097     5.766 r  mytls/pixel[11]_i_1/O
                         net (fo=6, routed)           0.640     6.406    mytls/pixel[11]_i_1_n_0
    SLICE_X8Y113         FDRE                                         r  mytls/pixel_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.522 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.438    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.049 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.283    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.355 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         1.132     8.487    mytls/clock
    SLICE_X8Y113         FDRE                                         r  mytls/pixel_reg[7]/C
                         clock pessimism              0.346     8.833    
                         clock uncertainty           -0.073     8.760    
    SLICE_X8Y113         FDRE (Setup_fdre_C_R)       -0.373     8.387    mytls/pixel_reg[7]
  -------------------------------------------------------------------
                         required time                          8.387    
                         arrival time                          -6.406    
  -------------------------------------------------------------------
                         slack                                  1.981    

Slack (MET) :             1.981ns  (required time - arrival time)
  Source:                 myss/verticalShiftLeftFactor_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mytls/pixel_reg[9]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.786ns  (logic 2.391ns (35.234%)  route 4.395ns (64.766%))
  Logic Levels:           11  (CARRY4=6 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.772ns = ( 8.487 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.380ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         1.237    -0.380    myss/clock
    SLICE_X13Y109        FDRE                                         r  myss/verticalShiftLeftFactor_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y109        FDRE (Prop_fdre_C_Q)         0.341    -0.039 r  myss/verticalShiftLeftFactor_reg[2]/Q
                         net (fo=75, routed)          1.311     1.272    verticalShiftLeftFactor[2]
    SLICE_X3Y108         LUT5 (Prop_lut5_I1_O)        0.097     1.369 f  mytls_i_33/O
                         net (fo=2, routed)           0.184     1.553    mytls_i_33_n_0
    SLICE_X3Y108         LUT6 (Prop_lut6_I0_O)        0.097     1.650 f  mytls_i_24/O
                         net (fo=2, routed)           0.623     2.272    mytls_i_24_n_0
    SLICE_X2Y109         LUT4 (Prop_lut4_I0_O)        0.115     2.387 r  mytls_i_8/O
                         net (fo=1, routed)           0.446     2.833    mytls/pixel[11]_i_76_n_0
    SLICE_X2Y109         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.523     3.356 r  mytls/pixel_reg[11]_i_43/CO[3]
                         net (fo=1, routed)           0.000     3.356    mytls/pixel_reg[11]_i_43_n_0
    SLICE_X2Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     3.448 r  mytls/pixel_reg[11]_i_31/CO[3]
                         net (fo=1, routed)           0.000     3.448    mytls/pixel_reg[11]_i_31_n_0
    SLICE_X2Y111         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     3.671 r  mytls/pixel_reg[11]_i_29/O[1]
                         net (fo=4, routed)           0.564     4.236    mytls/dataScreenLocation[10]
    SLICE_X1Y110         LUT4 (Prop_lut4_I0_O)        0.216     4.452 r  mytls/pixel[11]_i_37/O
                         net (fo=1, routed)           0.000     4.452    mytls/pixel[11]_i_37_n_0
    SLICE_X1Y110         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     4.864 r  mytls/pixel_reg[11]_i_14/CO[3]
                         net (fo=1, routed)           0.000     4.864    mytls/pixel_reg[11]_i_14_n_0
    SLICE_X1Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.953 r  mytls/pixel_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.953    mytls/pixel_reg[11]_i_4_n_0
    SLICE_X1Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.042 r  mytls/pixel_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.627     5.669    mytls/pixel_reg[11]_i_2_n_0
    SLICE_X5Y112         LUT2 (Prop_lut2_I0_O)        0.097     5.766 r  mytls/pixel[11]_i_1/O
                         net (fo=6, routed)           0.640     6.406    mytls/pixel[11]_i_1_n_0
    SLICE_X8Y113         FDSE                                         r  mytls/pixel_reg[9]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.522 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.438    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.049 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.283    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.355 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         1.132     8.487    mytls/clock
    SLICE_X8Y113         FDSE                                         r  mytls/pixel_reg[9]/C
                         clock pessimism              0.346     8.833    
                         clock uncertainty           -0.073     8.760    
    SLICE_X8Y113         FDSE (Setup_fdse_C_S)       -0.373     8.387    mytls/pixel_reg[9]
  -------------------------------------------------------------------
                         required time                          8.387    
                         arrival time                          -6.406    
  -------------------------------------------------------------------
                         slack                                  1.981    

Slack (MET) :             2.040ns  (required time - arrival time)
  Source:                 myss/verticalShiftLeftFactor_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mytls/pixel_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.786ns  (logic 2.391ns (35.234%)  route 4.395ns (64.766%))
  Logic Levels:           11  (CARRY4=6 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.772ns = ( 8.487 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.380ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         1.237    -0.380    myss/clock
    SLICE_X13Y109        FDRE                                         r  myss/verticalShiftLeftFactor_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y109        FDRE (Prop_fdre_C_Q)         0.341    -0.039 r  myss/verticalShiftLeftFactor_reg[2]/Q
                         net (fo=75, routed)          1.311     1.272    verticalShiftLeftFactor[2]
    SLICE_X3Y108         LUT5 (Prop_lut5_I1_O)        0.097     1.369 f  mytls_i_33/O
                         net (fo=2, routed)           0.184     1.553    mytls_i_33_n_0
    SLICE_X3Y108         LUT6 (Prop_lut6_I0_O)        0.097     1.650 f  mytls_i_24/O
                         net (fo=2, routed)           0.623     2.272    mytls_i_24_n_0
    SLICE_X2Y109         LUT4 (Prop_lut4_I0_O)        0.115     2.387 r  mytls_i_8/O
                         net (fo=1, routed)           0.446     2.833    mytls/pixel[11]_i_76_n_0
    SLICE_X2Y109         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.523     3.356 r  mytls/pixel_reg[11]_i_43/CO[3]
                         net (fo=1, routed)           0.000     3.356    mytls/pixel_reg[11]_i_43_n_0
    SLICE_X2Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     3.448 r  mytls/pixel_reg[11]_i_31/CO[3]
                         net (fo=1, routed)           0.000     3.448    mytls/pixel_reg[11]_i_31_n_0
    SLICE_X2Y111         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     3.671 r  mytls/pixel_reg[11]_i_29/O[1]
                         net (fo=4, routed)           0.564     4.236    mytls/dataScreenLocation[10]
    SLICE_X1Y110         LUT4 (Prop_lut4_I0_O)        0.216     4.452 r  mytls/pixel[11]_i_37/O
                         net (fo=1, routed)           0.000     4.452    mytls/pixel[11]_i_37_n_0
    SLICE_X1Y110         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     4.864 r  mytls/pixel_reg[11]_i_14/CO[3]
                         net (fo=1, routed)           0.000     4.864    mytls/pixel_reg[11]_i_14_n_0
    SLICE_X1Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.953 r  mytls/pixel_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.953    mytls/pixel_reg[11]_i_4_n_0
    SLICE_X1Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.042 r  mytls/pixel_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.627     5.669    mytls/pixel_reg[11]_i_2_n_0
    SLICE_X5Y112         LUT2 (Prop_lut2_I0_O)        0.097     5.766 r  mytls/pixel[11]_i_1/O
                         net (fo=6, routed)           0.640     6.406    mytls/pixel[11]_i_1_n_0
    SLICE_X9Y113         FDRE                                         r  mytls/pixel_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.522 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.438    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.049 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.283    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.355 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         1.132     8.487    mytls/clock
    SLICE_X9Y113         FDRE                                         r  mytls/pixel_reg[1]/C
                         clock pessimism              0.346     8.833    
                         clock uncertainty           -0.073     8.760    
    SLICE_X9Y113         FDRE (Setup_fdre_C_R)       -0.314     8.446    mytls/pixel_reg[1]
  -------------------------------------------------------------------
                         required time                          8.446    
                         arrival time                          -6.406    
  -------------------------------------------------------------------
                         slack                                  2.040    

Slack (MET) :             2.620ns  (required time - arrival time)
  Source:                 myText/characterBRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            myText/pixel_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.122ns  (logic 1.542ns (25.187%)  route 4.580ns (74.813%))
  Logic Levels:           5  (LUT5=2 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.777ns = ( 8.482 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.360ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         1.257    -0.360    myText/characterBRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y24         RAMB36E1                                     r  myText/characterBRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y24         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      0.811     0.451 r  myText/characterBRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CASCADEOUTA
                         net (fo=1, routed)           0.065     0.516    myText/characterBRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/CASCADEINA
    RAMB36_X0Y25         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.343     0.859 r  myText/characterBRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=1, routed)           0.781     1.641    myText/characterBRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DOUTA[0]
    SLICE_X7Y131         LUT6 (Prop_lut6_I1_O)        0.097     1.738 r  myText/characterBRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/din_2D[7]/O
                         net (fo=10, routed)          1.410     3.148    myText/dataOutA
    SLICE_X15Y134        LUT5 (Prop_lut5_I1_O)        0.097     3.245 r  myText/pixel[11]_i_16/O
                         net (fo=1, routed)           0.606     3.851    myText/pixel[11]_i_16_n_0
    SLICE_X8Y136         LUT6 (Prop_lut6_I5_O)        0.097     3.948 r  myText/pixel[11]_i_3/O
                         net (fo=1, routed)           0.825     4.773    myText/pixel[11]_i_3_n_0
    SLICE_X7Y131         LUT5 (Prop_lut5_I1_O)        0.097     4.870 r  myText/pixel[11]_i_1/O
                         net (fo=6, routed)           0.892     5.762    myText/pixel[11]_i_1_n_0
    SLICE_X12Y119        FDRE                                         r  myText/pixel_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.522 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.438    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.049 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.283    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.355 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         1.127     8.482    myText/clock
    SLICE_X12Y119        FDRE                                         r  myText/pixel_reg[11]/C
                         clock pessimism              0.346     8.828    
                         clock uncertainty           -0.073     8.755    
    SLICE_X12Y119        FDRE (Setup_fdre_C_R)       -0.373     8.382    myText/pixel_reg[11]
  -------------------------------------------------------------------
                         required time                          8.382    
                         arrival time                          -5.762    
  -------------------------------------------------------------------
                         slack                                  2.620    

Slack (MET) :             2.620ns  (required time - arrival time)
  Source:                 myText/characterBRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            myText/pixel_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.122ns  (logic 1.542ns (25.187%)  route 4.580ns (74.813%))
  Logic Levels:           5  (LUT5=2 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.777ns = ( 8.482 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.360ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         1.257    -0.360    myText/characterBRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y24         RAMB36E1                                     r  myText/characterBRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y24         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      0.811     0.451 r  myText/characterBRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CASCADEOUTA
                         net (fo=1, routed)           0.065     0.516    myText/characterBRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/CASCADEINA
    RAMB36_X0Y25         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.343     0.859 r  myText/characterBRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=1, routed)           0.781     1.641    myText/characterBRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DOUTA[0]
    SLICE_X7Y131         LUT6 (Prop_lut6_I1_O)        0.097     1.738 r  myText/characterBRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/din_2D[7]/O
                         net (fo=10, routed)          1.410     3.148    myText/dataOutA
    SLICE_X15Y134        LUT5 (Prop_lut5_I1_O)        0.097     3.245 r  myText/pixel[11]_i_16/O
                         net (fo=1, routed)           0.606     3.851    myText/pixel[11]_i_16_n_0
    SLICE_X8Y136         LUT6 (Prop_lut6_I5_O)        0.097     3.948 r  myText/pixel[11]_i_3/O
                         net (fo=1, routed)           0.825     4.773    myText/pixel[11]_i_3_n_0
    SLICE_X7Y131         LUT5 (Prop_lut5_I1_O)        0.097     4.870 r  myText/pixel[11]_i_1/O
                         net (fo=6, routed)           0.892     5.762    myText/pixel[11]_i_1_n_0
    SLICE_X12Y119        FDRE                                         r  myText/pixel_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.522 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.438    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.049 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.283    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.355 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         1.127     8.482    myText/clock
    SLICE_X12Y119        FDRE                                         r  myText/pixel_reg[1]/C
                         clock pessimism              0.346     8.828    
                         clock uncertainty           -0.073     8.755    
    SLICE_X12Y119        FDRE (Setup_fdre_C_R)       -0.373     8.382    myText/pixel_reg[1]
  -------------------------------------------------------------------
                         required time                          8.382    
                         arrival time                          -5.762    
  -------------------------------------------------------------------
                         slack                                  2.620    

Slack (MET) :             2.620ns  (required time - arrival time)
  Source:                 myText/characterBRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            myText/pixel_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.122ns  (logic 1.542ns (25.187%)  route 4.580ns (74.813%))
  Logic Levels:           5  (LUT5=2 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.777ns = ( 8.482 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.360ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         1.257    -0.360    myText/characterBRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y24         RAMB36E1                                     r  myText/characterBRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y24         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      0.811     0.451 r  myText/characterBRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CASCADEOUTA
                         net (fo=1, routed)           0.065     0.516    myText/characterBRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/CASCADEINA
    RAMB36_X0Y25         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.343     0.859 r  myText/characterBRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=1, routed)           0.781     1.641    myText/characterBRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DOUTA[0]
    SLICE_X7Y131         LUT6 (Prop_lut6_I1_O)        0.097     1.738 r  myText/characterBRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/din_2D[7]/O
                         net (fo=10, routed)          1.410     3.148    myText/dataOutA
    SLICE_X15Y134        LUT5 (Prop_lut5_I1_O)        0.097     3.245 r  myText/pixel[11]_i_16/O
                         net (fo=1, routed)           0.606     3.851    myText/pixel[11]_i_16_n_0
    SLICE_X8Y136         LUT6 (Prop_lut6_I5_O)        0.097     3.948 r  myText/pixel[11]_i_3/O
                         net (fo=1, routed)           0.825     4.773    myText/pixel[11]_i_3_n_0
    SLICE_X7Y131         LUT5 (Prop_lut5_I1_O)        0.097     4.870 r  myText/pixel[11]_i_1/O
                         net (fo=6, routed)           0.892     5.762    myText/pixel[11]_i_1_n_0
    SLICE_X12Y119        FDRE                                         r  myText/pixel_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.522 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.438    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.049 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.283    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.355 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         1.127     8.482    myText/clock
    SLICE_X12Y119        FDRE                                         r  myText/pixel_reg[3]/C
                         clock pessimism              0.346     8.828    
                         clock uncertainty           -0.073     8.755    
    SLICE_X12Y119        FDRE (Setup_fdre_C_R)       -0.373     8.382    myText/pixel_reg[3]
  -------------------------------------------------------------------
                         required time                          8.382    
                         arrival time                          -5.762    
  -------------------------------------------------------------------
                         slack                                  2.620    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 Buffer/ram1_addra_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.164ns (43.963%)  route 0.209ns (56.037%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         0.569    -0.595    Buffer/clock
    SLICE_X8Y106         FDRE                                         r  Buffer/ram1_addra_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y106         FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  Buffer/ram1_addra_reg[11]/Q
                         net (fo=2, routed)           0.209    -0.222    Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[11]
    RAMB36_X0Y21         RAMB36E1                                     r  Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         0.874    -0.798    Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y21         RAMB36E1                                     r  Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.254    -0.544    
                         clock uncertainty            0.073    -0.471    
    RAMB36_X0Y21         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183    -0.288    Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.288    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 Buffer/ram0_addra_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.164ns (42.964%)  route 0.218ns (57.036%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         0.570    -0.594    Buffer/clock
    SLICE_X8Y102         FDRE                                         r  Buffer/ram0_addra_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y102         FDRE (Prop_fdre_C_Q)         0.164    -0.430 r  Buffer/ram0_addra_reg[7]/Q
                         net (fo=2, routed)           0.218    -0.212    Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[7]
    RAMB36_X0Y20         RAMB36E1                                     r  Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         0.875    -0.797    Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y20         RAMB36E1                                     r  Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.254    -0.543    
                         clock uncertainty            0.073    -0.470    
    RAMB36_X0Y20         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    -0.287    Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.287    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 myed/previousSamples_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            myed/previousSamples_reg[2][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.416%)  route 0.123ns (46.584%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         0.569    -0.595    myed/clock
    SLICE_X11Y103        FDRE                                         r  myed/previousSamples_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  myed/previousSamples_reg[1][0]/Q
                         net (fo=2, routed)           0.123    -0.331    myed/previousSamples_reg_n_0_[1][0]
    SLICE_X8Y102         FDRE                                         r  myed/previousSamples_reg[2][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         0.841    -0.832    myed/clock
    SLICE_X8Y102         FDRE                                         r  myed/previousSamples_reg[2][0]/C
                         clock pessimism              0.275    -0.557    
                         clock uncertainty            0.073    -0.484    
    SLICE_X8Y102         FDRE (Hold_fdre_C_D)         0.076    -0.408    myed/previousSamples_reg[2][0]
  -------------------------------------------------------------------
                         required time                          0.408    
                         arrival time                          -0.331    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 Buffer/ram1_addra_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.128ns (38.513%)  route 0.204ns (61.487%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         0.569    -0.595    Buffer/clock
    SLICE_X9Y104         FDRE                                         r  Buffer/ram1_addra_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y104         FDRE (Prop_fdre_C_Q)         0.128    -0.467 r  Buffer/ram1_addra_reg[5]/Q
                         net (fo=2, routed)           0.204    -0.263    Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[5]
    RAMB36_X0Y21         RAMB36E1                                     r  Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         0.874    -0.798    Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y21         RAMB36E1                                     r  Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.254    -0.544    
                         clock uncertainty            0.073    -0.471    
    RAMB36_X0Y21         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.130    -0.341    Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 myed/previousSamples_reg[4][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            myed/intermediates_reg[2][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.008%)  route 0.130ns (47.992%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         0.599    -0.565    myed/clock
    SLICE_X3Y100         FDRE                                         r  myed/previousSamples_reg[4][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y100         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  myed/previousSamples_reg[4][4]/Q
                         net (fo=2, routed)           0.130    -0.294    myed/previousSamples_reg_n_0_[4][4]
    SLICE_X4Y100         FDRE                                         r  myed/intermediates_reg[2][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         0.868    -0.804    myed/clock
    SLICE_X4Y100         FDRE                                         r  myed/intermediates_reg[2][5]/C
                         clock pessimism              0.275    -0.529    
                         clock uncertainty            0.073    -0.456    
    SLICE_X4Y100         FDRE (Hold_fdre_C_D)         0.075    -0.381    myed/intermediates_reg[2][5]
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 Buffer2/pointer0_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Buffer2/ram0_addra_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.003%)  route 0.135ns (48.997%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         0.574    -0.590    Buffer2/clock
    SLICE_X9Y90          FDRE                                         r  Buffer2/pointer0_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y90          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  Buffer2/pointer0_reg[7]/Q
                         net (fo=3, routed)           0.135    -0.314    Buffer2/pointer0_reg[7]
    SLICE_X11Y89         FDRE                                         r  Buffer2/ram0_addra_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         0.844    -0.829    Buffer2/clock
    SLICE_X11Y89         FDRE                                         r  Buffer2/ram0_addra_reg[7]/C
                         clock pessimism              0.275    -0.554    
                         clock uncertainty            0.073    -0.481    
    SLICE_X11Y89         FDRE (Hold_fdre_C_D)         0.078    -0.403    Buffer2/ram0_addra_reg[7]
  -------------------------------------------------------------------
                         required time                          0.403    
                         arrival time                          -0.314    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 Buffer/trigger_address1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Buffer/ram1_addrb_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.256ns (82.313%)  route 0.055ns (17.687%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         0.597    -0.567    Buffer/clock
    SLICE_X7Y105         FDRE                                         r  Buffer/trigger_address1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y105         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  Buffer/trigger_address1_reg[4]/Q
                         net (fo=1, routed)           0.055    -0.371    Buffer/trigger_address1_reg_n_0_[4]
    SLICE_X6Y105         LUT2 (Prop_lut2_I1_O)        0.045    -0.326 r  Buffer/ram1_addrb[7]_i_5/O
                         net (fo=1, routed)           0.000    -0.326    Buffer/ram1_addrb[7]_i_5_n_0
    SLICE_X6Y105         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.256 r  Buffer/ram1_addrb_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.256    Buffer/ram1_addrb[4]
    SLICE_X6Y105         FDRE                                         r  Buffer/ram1_addrb_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         0.867    -0.805    Buffer/clock
    SLICE_X6Y105         FDRE                                         r  Buffer/ram1_addrb_reg[4]/C
                         clock pessimism              0.251    -0.554    
                         clock uncertainty            0.073    -0.481    
    SLICE_X6Y105         FDRE (Hold_fdre_C_D)         0.134    -0.347    Buffer/ram1_addrb_reg[4]
  -------------------------------------------------------------------
                         required time                          0.347    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 Buffer2/pointer0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Buffer2/ram0_addra_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.188%)  route 0.134ns (48.812%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         0.574    -0.590    Buffer2/clock
    SLICE_X9Y90          FDRE                                         r  Buffer2/pointer0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y90          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  Buffer2/pointer0_reg[4]/Q
                         net (fo=3, routed)           0.134    -0.315    Buffer2/pointer0_reg[4]
    SLICE_X11Y89         FDRE                                         r  Buffer2/ram0_addra_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         0.844    -0.829    Buffer2/clock
    SLICE_X11Y89         FDRE                                         r  Buffer2/ram0_addra_reg[4]/C
                         clock pessimism              0.275    -0.554    
                         clock uncertainty            0.073    -0.481    
    SLICE_X11Y89         FDRE (Hold_fdre_C_D)         0.075    -0.406    Buffer2/ram0_addra_reg[4]
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.315    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 myCurve/curveDisplayX_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            myCurve2/curveDisplayX_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.164ns (70.646%)  route 0.068ns (29.354%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         0.599    -0.565    myCurve/clock
    SLICE_X2Y102         FDRE                                         r  myCurve/curveDisplayX_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y102         FDRE (Prop_fdre_C_Q)         0.164    -0.401 r  myCurve/curveDisplayX_reg[4]/Q
                         net (fo=5, routed)           0.068    -0.333    myCurve2/displayX[4]
    SLICE_X2Y102         FDRE                                         r  myCurve2/curveDisplayX_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         0.872    -0.801    myCurve2/clock
    SLICE_X2Y102         FDRE                                         r  myCurve2/curveDisplayX_reg[4]/C
                         clock pessimism              0.236    -0.565    
                         clock uncertainty            0.073    -0.492    
    SLICE_X2Y102         FDRE (Hold_fdre_C_D)         0.064    -0.428    myCurve2/curveDisplayX_reg[4]
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.333    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 myed/previousSamples_reg[5][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            myed/intermediates_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.141ns (60.656%)  route 0.091ns (39.344%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         0.597    -0.567    myed/clock
    SLICE_X5Y103         FDRE                                         r  myed/previousSamples_reg[5][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y103         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  myed/previousSamples_reg[5][7]/Q
                         net (fo=1, routed)           0.091    -0.335    myed/previousSamples_reg_n_0_[5][7]
    SLICE_X7Y103         FDRE                                         r  myed/intermediates_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         0.867    -0.805    myed/clock
    SLICE_X7Y103         FDRE                                         r  myed/intermediates_reg[1][7]/C
                         clock pessimism              0.254    -0.551    
                         clock uncertainty            0.073    -0.478    
    SLICE_X7Y103         FDRE (Hold_fdre_C_D)         0.047    -0.431    myed/intermediates_reg[1][7]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.335    
  -------------------------------------------------------------------
                         slack                                  0.096    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.895ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.066ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.895ns  (required time - arrival time)
  Source:                 Buffer/dataOut_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            myCurve/pixelOn_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0_1 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.277ns  (logic 3.295ns (45.282%)  route 3.982ns (54.718%))
  Logic Levels:           13  (CARRY4=7 LUT1=1 LUT2=1 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.771ns = ( 8.488 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.380ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         1.237    -0.380    Buffer/clock
    SLICE_X9Y108         FDRE                                         r  Buffer/dataOut_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y108         FDRE (Prop_fdre_C_Q)         0.313    -0.067 f  Buffer/dataOut_reg[1]/Q
                         net (fo=8, routed)           0.862     0.795    myCurve/dataIn[1]
    SLICE_X10Y105        LUT6 (Prop_lut6_I0_O)        0.215     1.010 r  myCurve/pixelOn_i_111/O
                         net (fo=4, routed)           0.910     1.920    myCurve/pixelOn_i_111_n_0
    SLICE_X12Y107        LUT3 (Prop_lut3_I1_O)        0.100     2.020 r  myCurve/pixelOn_i_78/O
                         net (fo=1, routed)           0.313     2.333    myCurve/pixelOn_i_78_n_0
    SLICE_X12Y107        LUT6 (Prop_lut6_I4_O)        0.234     2.567 r  myCurve/pixelOn_i_47/O
                         net (fo=4, routed)           0.491     3.058    myCurve/pixelOn_i_47_n_0
    SLICE_X10Y106        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.444     3.502 r  myCurve/pixelOn_reg_i_82/CO[3]
                         net (fo=1, routed)           0.000     3.502    myCurve/pixelOn_reg_i_82_n_0
    SLICE_X10Y107        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     3.725 f  myCurve/pixelOn_reg_i_62/O[1]
                         net (fo=3, routed)           0.353     4.077    myCurve/dataScreenLocation[6]
    SLICE_X9Y110         LUT1 (Prop_lut1_I0_O)        0.216     4.293 r  myCurve/pixelOn_i_65/O
                         net (fo=1, routed)           0.000     4.293    myCurve/pixelOn_i_65_n_0
    SLICE_X9Y110         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     4.705 r  myCurve/pixelOn_reg_i_41/CO[3]
                         net (fo=1, routed)           0.000     4.705    myCurve/pixelOn_reg_i_41_n_0
    SLICE_X9Y111         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     4.935 r  myCurve/pixelOn_reg_i_21/O[1]
                         net (fo=2, routed)           0.530     5.465    myCurve/pixelOn_reg_i_21_n_6
    SLICE_X10Y113        LUT3 (Prop_lut3_I1_O)        0.225     5.690 r  myCurve/pixelOn_i_39/O
                         net (fo=1, routed)           0.000     5.690    myCurve/pixelOn_i_39_n_0
    SLICE_X10Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     6.092 r  myCurve/pixelOn_reg_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.092    myCurve/pixelOn_reg_i_16_n_0
    SLICE_X10Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.184 r  myCurve/pixelOn_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.184    myCurve/pixelOn_reg_i_4_n_0
    SLICE_X10Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.276 r  myCurve/pixelOn_reg_i_2/CO[3]
                         net (fo=1, routed)           0.523     6.800    myCurve/pixelOn11_in
    SLICE_X11Y113        LUT2 (Prop_lut2_I0_O)        0.097     6.897 r  myCurve/pixelOn_i_1/O
                         net (fo=1, routed)           0.000     6.897    myCurve/pixelOn0
    SLICE_X11Y113        FDRE                                         r  myCurve/pixelOn_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.522 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.438    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.049 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.283    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.355 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         1.133     8.488    myCurve/clock
    SLICE_X11Y113        FDRE                                         r  myCurve/pixelOn_reg/C
                         clock pessimism              0.346     8.834    
                         clock uncertainty           -0.073     8.761    
    SLICE_X11Y113        FDRE (Setup_fdre_C_D)        0.030     8.791    myCurve/pixelOn_reg
  -------------------------------------------------------------------
                         required time                          8.791    
                         arrival time                          -6.897    
  -------------------------------------------------------------------
                         slack                                  1.895    

Slack (MET) :             1.981ns  (required time - arrival time)
  Source:                 myss/verticalShiftLeftFactor_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mytls/pixel_reg[11]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0_1 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.786ns  (logic 2.391ns (35.234%)  route 4.395ns (64.766%))
  Logic Levels:           11  (CARRY4=6 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.772ns = ( 8.487 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.380ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         1.237    -0.380    myss/clock
    SLICE_X13Y109        FDRE                                         r  myss/verticalShiftLeftFactor_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y109        FDRE (Prop_fdre_C_Q)         0.341    -0.039 r  myss/verticalShiftLeftFactor_reg[2]/Q
                         net (fo=75, routed)          1.311     1.272    verticalShiftLeftFactor[2]
    SLICE_X3Y108         LUT5 (Prop_lut5_I1_O)        0.097     1.369 f  mytls_i_33/O
                         net (fo=2, routed)           0.184     1.553    mytls_i_33_n_0
    SLICE_X3Y108         LUT6 (Prop_lut6_I0_O)        0.097     1.650 f  mytls_i_24/O
                         net (fo=2, routed)           0.623     2.272    mytls_i_24_n_0
    SLICE_X2Y109         LUT4 (Prop_lut4_I0_O)        0.115     2.387 r  mytls_i_8/O
                         net (fo=1, routed)           0.446     2.833    mytls/pixel[11]_i_76_n_0
    SLICE_X2Y109         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.523     3.356 r  mytls/pixel_reg[11]_i_43/CO[3]
                         net (fo=1, routed)           0.000     3.356    mytls/pixel_reg[11]_i_43_n_0
    SLICE_X2Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     3.448 r  mytls/pixel_reg[11]_i_31/CO[3]
                         net (fo=1, routed)           0.000     3.448    mytls/pixel_reg[11]_i_31_n_0
    SLICE_X2Y111         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     3.671 r  mytls/pixel_reg[11]_i_29/O[1]
                         net (fo=4, routed)           0.564     4.236    mytls/dataScreenLocation[10]
    SLICE_X1Y110         LUT4 (Prop_lut4_I0_O)        0.216     4.452 r  mytls/pixel[11]_i_37/O
                         net (fo=1, routed)           0.000     4.452    mytls/pixel[11]_i_37_n_0
    SLICE_X1Y110         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     4.864 r  mytls/pixel_reg[11]_i_14/CO[3]
                         net (fo=1, routed)           0.000     4.864    mytls/pixel_reg[11]_i_14_n_0
    SLICE_X1Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.953 r  mytls/pixel_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.953    mytls/pixel_reg[11]_i_4_n_0
    SLICE_X1Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.042 r  mytls/pixel_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.627     5.669    mytls/pixel_reg[11]_i_2_n_0
    SLICE_X5Y112         LUT2 (Prop_lut2_I0_O)        0.097     5.766 r  mytls/pixel[11]_i_1/O
                         net (fo=6, routed)           0.640     6.406    mytls/pixel[11]_i_1_n_0
    SLICE_X8Y113         FDSE                                         r  mytls/pixel_reg[11]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.522 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.438    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.049 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.283    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.355 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         1.132     8.487    mytls/clock
    SLICE_X8Y113         FDSE                                         r  mytls/pixel_reg[11]/C
                         clock pessimism              0.346     8.833    
                         clock uncertainty           -0.073     8.760    
    SLICE_X8Y113         FDSE (Setup_fdse_C_S)       -0.373     8.387    mytls/pixel_reg[11]
  -------------------------------------------------------------------
                         required time                          8.387    
                         arrival time                          -6.406    
  -------------------------------------------------------------------
                         slack                                  1.981    

Slack (MET) :             1.981ns  (required time - arrival time)
  Source:                 myss/verticalShiftLeftFactor_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mytls/pixel_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0_1 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.786ns  (logic 2.391ns (35.234%)  route 4.395ns (64.766%))
  Logic Levels:           11  (CARRY4=6 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.772ns = ( 8.487 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.380ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         1.237    -0.380    myss/clock
    SLICE_X13Y109        FDRE                                         r  myss/verticalShiftLeftFactor_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y109        FDRE (Prop_fdre_C_Q)         0.341    -0.039 r  myss/verticalShiftLeftFactor_reg[2]/Q
                         net (fo=75, routed)          1.311     1.272    verticalShiftLeftFactor[2]
    SLICE_X3Y108         LUT5 (Prop_lut5_I1_O)        0.097     1.369 f  mytls_i_33/O
                         net (fo=2, routed)           0.184     1.553    mytls_i_33_n_0
    SLICE_X3Y108         LUT6 (Prop_lut6_I0_O)        0.097     1.650 f  mytls_i_24/O
                         net (fo=2, routed)           0.623     2.272    mytls_i_24_n_0
    SLICE_X2Y109         LUT4 (Prop_lut4_I0_O)        0.115     2.387 r  mytls_i_8/O
                         net (fo=1, routed)           0.446     2.833    mytls/pixel[11]_i_76_n_0
    SLICE_X2Y109         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.523     3.356 r  mytls/pixel_reg[11]_i_43/CO[3]
                         net (fo=1, routed)           0.000     3.356    mytls/pixel_reg[11]_i_43_n_0
    SLICE_X2Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     3.448 r  mytls/pixel_reg[11]_i_31/CO[3]
                         net (fo=1, routed)           0.000     3.448    mytls/pixel_reg[11]_i_31_n_0
    SLICE_X2Y111         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     3.671 r  mytls/pixel_reg[11]_i_29/O[1]
                         net (fo=4, routed)           0.564     4.236    mytls/dataScreenLocation[10]
    SLICE_X1Y110         LUT4 (Prop_lut4_I0_O)        0.216     4.452 r  mytls/pixel[11]_i_37/O
                         net (fo=1, routed)           0.000     4.452    mytls/pixel[11]_i_37_n_0
    SLICE_X1Y110         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     4.864 r  mytls/pixel_reg[11]_i_14/CO[3]
                         net (fo=1, routed)           0.000     4.864    mytls/pixel_reg[11]_i_14_n_0
    SLICE_X1Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.953 r  mytls/pixel_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.953    mytls/pixel_reg[11]_i_4_n_0
    SLICE_X1Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.042 r  mytls/pixel_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.627     5.669    mytls/pixel_reg[11]_i_2_n_0
    SLICE_X5Y112         LUT2 (Prop_lut2_I0_O)        0.097     5.766 r  mytls/pixel[11]_i_1/O
                         net (fo=6, routed)           0.640     6.406    mytls/pixel[11]_i_1_n_0
    SLICE_X8Y113         FDRE                                         r  mytls/pixel_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.522 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.438    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.049 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.283    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.355 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         1.132     8.487    mytls/clock
    SLICE_X8Y113         FDRE                                         r  mytls/pixel_reg[3]/C
                         clock pessimism              0.346     8.833    
                         clock uncertainty           -0.073     8.760    
    SLICE_X8Y113         FDRE (Setup_fdre_C_R)       -0.373     8.387    mytls/pixel_reg[3]
  -------------------------------------------------------------------
                         required time                          8.387    
                         arrival time                          -6.406    
  -------------------------------------------------------------------
                         slack                                  1.981    

Slack (MET) :             1.981ns  (required time - arrival time)
  Source:                 myss/verticalShiftLeftFactor_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mytls/pixel_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0_1 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.786ns  (logic 2.391ns (35.234%)  route 4.395ns (64.766%))
  Logic Levels:           11  (CARRY4=6 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.772ns = ( 8.487 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.380ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         1.237    -0.380    myss/clock
    SLICE_X13Y109        FDRE                                         r  myss/verticalShiftLeftFactor_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y109        FDRE (Prop_fdre_C_Q)         0.341    -0.039 r  myss/verticalShiftLeftFactor_reg[2]/Q
                         net (fo=75, routed)          1.311     1.272    verticalShiftLeftFactor[2]
    SLICE_X3Y108         LUT5 (Prop_lut5_I1_O)        0.097     1.369 f  mytls_i_33/O
                         net (fo=2, routed)           0.184     1.553    mytls_i_33_n_0
    SLICE_X3Y108         LUT6 (Prop_lut6_I0_O)        0.097     1.650 f  mytls_i_24/O
                         net (fo=2, routed)           0.623     2.272    mytls_i_24_n_0
    SLICE_X2Y109         LUT4 (Prop_lut4_I0_O)        0.115     2.387 r  mytls_i_8/O
                         net (fo=1, routed)           0.446     2.833    mytls/pixel[11]_i_76_n_0
    SLICE_X2Y109         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.523     3.356 r  mytls/pixel_reg[11]_i_43/CO[3]
                         net (fo=1, routed)           0.000     3.356    mytls/pixel_reg[11]_i_43_n_0
    SLICE_X2Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     3.448 r  mytls/pixel_reg[11]_i_31/CO[3]
                         net (fo=1, routed)           0.000     3.448    mytls/pixel_reg[11]_i_31_n_0
    SLICE_X2Y111         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     3.671 r  mytls/pixel_reg[11]_i_29/O[1]
                         net (fo=4, routed)           0.564     4.236    mytls/dataScreenLocation[10]
    SLICE_X1Y110         LUT4 (Prop_lut4_I0_O)        0.216     4.452 r  mytls/pixel[11]_i_37/O
                         net (fo=1, routed)           0.000     4.452    mytls/pixel[11]_i_37_n_0
    SLICE_X1Y110         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     4.864 r  mytls/pixel_reg[11]_i_14/CO[3]
                         net (fo=1, routed)           0.000     4.864    mytls/pixel_reg[11]_i_14_n_0
    SLICE_X1Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.953 r  mytls/pixel_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.953    mytls/pixel_reg[11]_i_4_n_0
    SLICE_X1Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.042 r  mytls/pixel_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.627     5.669    mytls/pixel_reg[11]_i_2_n_0
    SLICE_X5Y112         LUT2 (Prop_lut2_I0_O)        0.097     5.766 r  mytls/pixel[11]_i_1/O
                         net (fo=6, routed)           0.640     6.406    mytls/pixel[11]_i_1_n_0
    SLICE_X8Y113         FDRE                                         r  mytls/pixel_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.522 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.438    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.049 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.283    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.355 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         1.132     8.487    mytls/clock
    SLICE_X8Y113         FDRE                                         r  mytls/pixel_reg[5]/C
                         clock pessimism              0.346     8.833    
                         clock uncertainty           -0.073     8.760    
    SLICE_X8Y113         FDRE (Setup_fdre_C_R)       -0.373     8.387    mytls/pixel_reg[5]
  -------------------------------------------------------------------
                         required time                          8.387    
                         arrival time                          -6.406    
  -------------------------------------------------------------------
                         slack                                  1.981    

Slack (MET) :             1.981ns  (required time - arrival time)
  Source:                 myss/verticalShiftLeftFactor_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mytls/pixel_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0_1 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.786ns  (logic 2.391ns (35.234%)  route 4.395ns (64.766%))
  Logic Levels:           11  (CARRY4=6 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.772ns = ( 8.487 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.380ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         1.237    -0.380    myss/clock
    SLICE_X13Y109        FDRE                                         r  myss/verticalShiftLeftFactor_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y109        FDRE (Prop_fdre_C_Q)         0.341    -0.039 r  myss/verticalShiftLeftFactor_reg[2]/Q
                         net (fo=75, routed)          1.311     1.272    verticalShiftLeftFactor[2]
    SLICE_X3Y108         LUT5 (Prop_lut5_I1_O)        0.097     1.369 f  mytls_i_33/O
                         net (fo=2, routed)           0.184     1.553    mytls_i_33_n_0
    SLICE_X3Y108         LUT6 (Prop_lut6_I0_O)        0.097     1.650 f  mytls_i_24/O
                         net (fo=2, routed)           0.623     2.272    mytls_i_24_n_0
    SLICE_X2Y109         LUT4 (Prop_lut4_I0_O)        0.115     2.387 r  mytls_i_8/O
                         net (fo=1, routed)           0.446     2.833    mytls/pixel[11]_i_76_n_0
    SLICE_X2Y109         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.523     3.356 r  mytls/pixel_reg[11]_i_43/CO[3]
                         net (fo=1, routed)           0.000     3.356    mytls/pixel_reg[11]_i_43_n_0
    SLICE_X2Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     3.448 r  mytls/pixel_reg[11]_i_31/CO[3]
                         net (fo=1, routed)           0.000     3.448    mytls/pixel_reg[11]_i_31_n_0
    SLICE_X2Y111         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     3.671 r  mytls/pixel_reg[11]_i_29/O[1]
                         net (fo=4, routed)           0.564     4.236    mytls/dataScreenLocation[10]
    SLICE_X1Y110         LUT4 (Prop_lut4_I0_O)        0.216     4.452 r  mytls/pixel[11]_i_37/O
                         net (fo=1, routed)           0.000     4.452    mytls/pixel[11]_i_37_n_0
    SLICE_X1Y110         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     4.864 r  mytls/pixel_reg[11]_i_14/CO[3]
                         net (fo=1, routed)           0.000     4.864    mytls/pixel_reg[11]_i_14_n_0
    SLICE_X1Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.953 r  mytls/pixel_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.953    mytls/pixel_reg[11]_i_4_n_0
    SLICE_X1Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.042 r  mytls/pixel_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.627     5.669    mytls/pixel_reg[11]_i_2_n_0
    SLICE_X5Y112         LUT2 (Prop_lut2_I0_O)        0.097     5.766 r  mytls/pixel[11]_i_1/O
                         net (fo=6, routed)           0.640     6.406    mytls/pixel[11]_i_1_n_0
    SLICE_X8Y113         FDRE                                         r  mytls/pixel_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.522 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.438    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.049 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.283    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.355 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         1.132     8.487    mytls/clock
    SLICE_X8Y113         FDRE                                         r  mytls/pixel_reg[7]/C
                         clock pessimism              0.346     8.833    
                         clock uncertainty           -0.073     8.760    
    SLICE_X8Y113         FDRE (Setup_fdre_C_R)       -0.373     8.387    mytls/pixel_reg[7]
  -------------------------------------------------------------------
                         required time                          8.387    
                         arrival time                          -6.406    
  -------------------------------------------------------------------
                         slack                                  1.981    

Slack (MET) :             1.981ns  (required time - arrival time)
  Source:                 myss/verticalShiftLeftFactor_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mytls/pixel_reg[9]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0_1 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.786ns  (logic 2.391ns (35.234%)  route 4.395ns (64.766%))
  Logic Levels:           11  (CARRY4=6 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.772ns = ( 8.487 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.380ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         1.237    -0.380    myss/clock
    SLICE_X13Y109        FDRE                                         r  myss/verticalShiftLeftFactor_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y109        FDRE (Prop_fdre_C_Q)         0.341    -0.039 r  myss/verticalShiftLeftFactor_reg[2]/Q
                         net (fo=75, routed)          1.311     1.272    verticalShiftLeftFactor[2]
    SLICE_X3Y108         LUT5 (Prop_lut5_I1_O)        0.097     1.369 f  mytls_i_33/O
                         net (fo=2, routed)           0.184     1.553    mytls_i_33_n_0
    SLICE_X3Y108         LUT6 (Prop_lut6_I0_O)        0.097     1.650 f  mytls_i_24/O
                         net (fo=2, routed)           0.623     2.272    mytls_i_24_n_0
    SLICE_X2Y109         LUT4 (Prop_lut4_I0_O)        0.115     2.387 r  mytls_i_8/O
                         net (fo=1, routed)           0.446     2.833    mytls/pixel[11]_i_76_n_0
    SLICE_X2Y109         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.523     3.356 r  mytls/pixel_reg[11]_i_43/CO[3]
                         net (fo=1, routed)           0.000     3.356    mytls/pixel_reg[11]_i_43_n_0
    SLICE_X2Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     3.448 r  mytls/pixel_reg[11]_i_31/CO[3]
                         net (fo=1, routed)           0.000     3.448    mytls/pixel_reg[11]_i_31_n_0
    SLICE_X2Y111         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     3.671 r  mytls/pixel_reg[11]_i_29/O[1]
                         net (fo=4, routed)           0.564     4.236    mytls/dataScreenLocation[10]
    SLICE_X1Y110         LUT4 (Prop_lut4_I0_O)        0.216     4.452 r  mytls/pixel[11]_i_37/O
                         net (fo=1, routed)           0.000     4.452    mytls/pixel[11]_i_37_n_0
    SLICE_X1Y110         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     4.864 r  mytls/pixel_reg[11]_i_14/CO[3]
                         net (fo=1, routed)           0.000     4.864    mytls/pixel_reg[11]_i_14_n_0
    SLICE_X1Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.953 r  mytls/pixel_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.953    mytls/pixel_reg[11]_i_4_n_0
    SLICE_X1Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.042 r  mytls/pixel_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.627     5.669    mytls/pixel_reg[11]_i_2_n_0
    SLICE_X5Y112         LUT2 (Prop_lut2_I0_O)        0.097     5.766 r  mytls/pixel[11]_i_1/O
                         net (fo=6, routed)           0.640     6.406    mytls/pixel[11]_i_1_n_0
    SLICE_X8Y113         FDSE                                         r  mytls/pixel_reg[9]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.522 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.438    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.049 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.283    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.355 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         1.132     8.487    mytls/clock
    SLICE_X8Y113         FDSE                                         r  mytls/pixel_reg[9]/C
                         clock pessimism              0.346     8.833    
                         clock uncertainty           -0.073     8.760    
    SLICE_X8Y113         FDSE (Setup_fdse_C_S)       -0.373     8.387    mytls/pixel_reg[9]
  -------------------------------------------------------------------
                         required time                          8.387    
                         arrival time                          -6.406    
  -------------------------------------------------------------------
                         slack                                  1.981    

Slack (MET) :             2.040ns  (required time - arrival time)
  Source:                 myss/verticalShiftLeftFactor_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mytls/pixel_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0_1 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.786ns  (logic 2.391ns (35.234%)  route 4.395ns (64.766%))
  Logic Levels:           11  (CARRY4=6 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.772ns = ( 8.487 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.380ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         1.237    -0.380    myss/clock
    SLICE_X13Y109        FDRE                                         r  myss/verticalShiftLeftFactor_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y109        FDRE (Prop_fdre_C_Q)         0.341    -0.039 r  myss/verticalShiftLeftFactor_reg[2]/Q
                         net (fo=75, routed)          1.311     1.272    verticalShiftLeftFactor[2]
    SLICE_X3Y108         LUT5 (Prop_lut5_I1_O)        0.097     1.369 f  mytls_i_33/O
                         net (fo=2, routed)           0.184     1.553    mytls_i_33_n_0
    SLICE_X3Y108         LUT6 (Prop_lut6_I0_O)        0.097     1.650 f  mytls_i_24/O
                         net (fo=2, routed)           0.623     2.272    mytls_i_24_n_0
    SLICE_X2Y109         LUT4 (Prop_lut4_I0_O)        0.115     2.387 r  mytls_i_8/O
                         net (fo=1, routed)           0.446     2.833    mytls/pixel[11]_i_76_n_0
    SLICE_X2Y109         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.523     3.356 r  mytls/pixel_reg[11]_i_43/CO[3]
                         net (fo=1, routed)           0.000     3.356    mytls/pixel_reg[11]_i_43_n_0
    SLICE_X2Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     3.448 r  mytls/pixel_reg[11]_i_31/CO[3]
                         net (fo=1, routed)           0.000     3.448    mytls/pixel_reg[11]_i_31_n_0
    SLICE_X2Y111         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     3.671 r  mytls/pixel_reg[11]_i_29/O[1]
                         net (fo=4, routed)           0.564     4.236    mytls/dataScreenLocation[10]
    SLICE_X1Y110         LUT4 (Prop_lut4_I0_O)        0.216     4.452 r  mytls/pixel[11]_i_37/O
                         net (fo=1, routed)           0.000     4.452    mytls/pixel[11]_i_37_n_0
    SLICE_X1Y110         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     4.864 r  mytls/pixel_reg[11]_i_14/CO[3]
                         net (fo=1, routed)           0.000     4.864    mytls/pixel_reg[11]_i_14_n_0
    SLICE_X1Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.953 r  mytls/pixel_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.953    mytls/pixel_reg[11]_i_4_n_0
    SLICE_X1Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.042 r  mytls/pixel_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.627     5.669    mytls/pixel_reg[11]_i_2_n_0
    SLICE_X5Y112         LUT2 (Prop_lut2_I0_O)        0.097     5.766 r  mytls/pixel[11]_i_1/O
                         net (fo=6, routed)           0.640     6.406    mytls/pixel[11]_i_1_n_0
    SLICE_X9Y113         FDRE                                         r  mytls/pixel_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.522 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.438    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.049 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.283    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.355 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         1.132     8.487    mytls/clock
    SLICE_X9Y113         FDRE                                         r  mytls/pixel_reg[1]/C
                         clock pessimism              0.346     8.833    
                         clock uncertainty           -0.073     8.760    
    SLICE_X9Y113         FDRE (Setup_fdre_C_R)       -0.314     8.446    mytls/pixel_reg[1]
  -------------------------------------------------------------------
                         required time                          8.446    
                         arrival time                          -6.406    
  -------------------------------------------------------------------
                         slack                                  2.040    

Slack (MET) :             2.620ns  (required time - arrival time)
  Source:                 myText/characterBRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            myText/pixel_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0_1 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.122ns  (logic 1.542ns (25.187%)  route 4.580ns (74.813%))
  Logic Levels:           5  (LUT5=2 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.777ns = ( 8.482 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.360ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         1.257    -0.360    myText/characterBRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y24         RAMB36E1                                     r  myText/characterBRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y24         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      0.811     0.451 r  myText/characterBRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CASCADEOUTA
                         net (fo=1, routed)           0.065     0.516    myText/characterBRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/CASCADEINA
    RAMB36_X0Y25         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.343     0.859 r  myText/characterBRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=1, routed)           0.781     1.641    myText/characterBRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DOUTA[0]
    SLICE_X7Y131         LUT6 (Prop_lut6_I1_O)        0.097     1.738 r  myText/characterBRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/din_2D[7]/O
                         net (fo=10, routed)          1.410     3.148    myText/dataOutA
    SLICE_X15Y134        LUT5 (Prop_lut5_I1_O)        0.097     3.245 r  myText/pixel[11]_i_16/O
                         net (fo=1, routed)           0.606     3.851    myText/pixel[11]_i_16_n_0
    SLICE_X8Y136         LUT6 (Prop_lut6_I5_O)        0.097     3.948 r  myText/pixel[11]_i_3/O
                         net (fo=1, routed)           0.825     4.773    myText/pixel[11]_i_3_n_0
    SLICE_X7Y131         LUT5 (Prop_lut5_I1_O)        0.097     4.870 r  myText/pixel[11]_i_1/O
                         net (fo=6, routed)           0.892     5.762    myText/pixel[11]_i_1_n_0
    SLICE_X12Y119        FDRE                                         r  myText/pixel_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.522 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.438    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.049 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.283    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.355 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         1.127     8.482    myText/clock
    SLICE_X12Y119        FDRE                                         r  myText/pixel_reg[11]/C
                         clock pessimism              0.346     8.828    
                         clock uncertainty           -0.073     8.755    
    SLICE_X12Y119        FDRE (Setup_fdre_C_R)       -0.373     8.382    myText/pixel_reg[11]
  -------------------------------------------------------------------
                         required time                          8.382    
                         arrival time                          -5.762    
  -------------------------------------------------------------------
                         slack                                  2.620    

Slack (MET) :             2.620ns  (required time - arrival time)
  Source:                 myText/characterBRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            myText/pixel_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0_1 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.122ns  (logic 1.542ns (25.187%)  route 4.580ns (74.813%))
  Logic Levels:           5  (LUT5=2 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.777ns = ( 8.482 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.360ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         1.257    -0.360    myText/characterBRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y24         RAMB36E1                                     r  myText/characterBRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y24         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      0.811     0.451 r  myText/characterBRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CASCADEOUTA
                         net (fo=1, routed)           0.065     0.516    myText/characterBRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/CASCADEINA
    RAMB36_X0Y25         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.343     0.859 r  myText/characterBRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=1, routed)           0.781     1.641    myText/characterBRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DOUTA[0]
    SLICE_X7Y131         LUT6 (Prop_lut6_I1_O)        0.097     1.738 r  myText/characterBRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/din_2D[7]/O
                         net (fo=10, routed)          1.410     3.148    myText/dataOutA
    SLICE_X15Y134        LUT5 (Prop_lut5_I1_O)        0.097     3.245 r  myText/pixel[11]_i_16/O
                         net (fo=1, routed)           0.606     3.851    myText/pixel[11]_i_16_n_0
    SLICE_X8Y136         LUT6 (Prop_lut6_I5_O)        0.097     3.948 r  myText/pixel[11]_i_3/O
                         net (fo=1, routed)           0.825     4.773    myText/pixel[11]_i_3_n_0
    SLICE_X7Y131         LUT5 (Prop_lut5_I1_O)        0.097     4.870 r  myText/pixel[11]_i_1/O
                         net (fo=6, routed)           0.892     5.762    myText/pixel[11]_i_1_n_0
    SLICE_X12Y119        FDRE                                         r  myText/pixel_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.522 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.438    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.049 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.283    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.355 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         1.127     8.482    myText/clock
    SLICE_X12Y119        FDRE                                         r  myText/pixel_reg[1]/C
                         clock pessimism              0.346     8.828    
                         clock uncertainty           -0.073     8.755    
    SLICE_X12Y119        FDRE (Setup_fdre_C_R)       -0.373     8.382    myText/pixel_reg[1]
  -------------------------------------------------------------------
                         required time                          8.382    
                         arrival time                          -5.762    
  -------------------------------------------------------------------
                         slack                                  2.620    

Slack (MET) :             2.620ns  (required time - arrival time)
  Source:                 myText/characterBRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            myText/pixel_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0_1 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.122ns  (logic 1.542ns (25.187%)  route 4.580ns (74.813%))
  Logic Levels:           5  (LUT5=2 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.777ns = ( 8.482 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.360ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         1.257    -0.360    myText/characterBRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y24         RAMB36E1                                     r  myText/characterBRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y24         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      0.811     0.451 r  myText/characterBRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CASCADEOUTA
                         net (fo=1, routed)           0.065     0.516    myText/characterBRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/CASCADEINA
    RAMB36_X0Y25         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.343     0.859 r  myText/characterBRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=1, routed)           0.781     1.641    myText/characterBRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DOUTA[0]
    SLICE_X7Y131         LUT6 (Prop_lut6_I1_O)        0.097     1.738 r  myText/characterBRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/din_2D[7]/O
                         net (fo=10, routed)          1.410     3.148    myText/dataOutA
    SLICE_X15Y134        LUT5 (Prop_lut5_I1_O)        0.097     3.245 r  myText/pixel[11]_i_16/O
                         net (fo=1, routed)           0.606     3.851    myText/pixel[11]_i_16_n_0
    SLICE_X8Y136         LUT6 (Prop_lut6_I5_O)        0.097     3.948 r  myText/pixel[11]_i_3/O
                         net (fo=1, routed)           0.825     4.773    myText/pixel[11]_i_3_n_0
    SLICE_X7Y131         LUT5 (Prop_lut5_I1_O)        0.097     4.870 r  myText/pixel[11]_i_1/O
                         net (fo=6, routed)           0.892     5.762    myText/pixel[11]_i_1_n_0
    SLICE_X12Y119        FDRE                                         r  myText/pixel_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.522 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.438    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.049 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.283    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.355 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         1.127     8.482    myText/clock
    SLICE_X12Y119        FDRE                                         r  myText/pixel_reg[3]/C
                         clock pessimism              0.346     8.828    
                         clock uncertainty           -0.073     8.755    
    SLICE_X12Y119        FDRE (Setup_fdre_C_R)       -0.373     8.382    myText/pixel_reg[3]
  -------------------------------------------------------------------
                         required time                          8.382    
                         arrival time                          -5.762    
  -------------------------------------------------------------------
                         slack                                  2.620    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 Buffer/ram1_addra_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.164ns (43.963%)  route 0.209ns (56.037%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         0.569    -0.595    Buffer/clock
    SLICE_X8Y106         FDRE                                         r  Buffer/ram1_addra_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y106         FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  Buffer/ram1_addra_reg[11]/Q
                         net (fo=2, routed)           0.209    -0.222    Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[11]
    RAMB36_X0Y21         RAMB36E1                                     r  Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         0.874    -0.798    Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y21         RAMB36E1                                     r  Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.254    -0.544    
                         clock uncertainty            0.073    -0.471    
    RAMB36_X0Y21         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183    -0.288    Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.288    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 Buffer/ram0_addra_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.164ns (42.964%)  route 0.218ns (57.036%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         0.570    -0.594    Buffer/clock
    SLICE_X8Y102         FDRE                                         r  Buffer/ram0_addra_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y102         FDRE (Prop_fdre_C_Q)         0.164    -0.430 r  Buffer/ram0_addra_reg[7]/Q
                         net (fo=2, routed)           0.218    -0.212    Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[7]
    RAMB36_X0Y20         RAMB36E1                                     r  Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         0.875    -0.797    Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y20         RAMB36E1                                     r  Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.254    -0.543    
                         clock uncertainty            0.073    -0.470    
    RAMB36_X0Y20         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    -0.287    Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.287    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 myed/previousSamples_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            myed/previousSamples_reg[2][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.416%)  route 0.123ns (46.584%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         0.569    -0.595    myed/clock
    SLICE_X11Y103        FDRE                                         r  myed/previousSamples_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  myed/previousSamples_reg[1][0]/Q
                         net (fo=2, routed)           0.123    -0.331    myed/previousSamples_reg_n_0_[1][0]
    SLICE_X8Y102         FDRE                                         r  myed/previousSamples_reg[2][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         0.841    -0.832    myed/clock
    SLICE_X8Y102         FDRE                                         r  myed/previousSamples_reg[2][0]/C
                         clock pessimism              0.275    -0.557    
                         clock uncertainty            0.073    -0.484    
    SLICE_X8Y102         FDRE (Hold_fdre_C_D)         0.076    -0.408    myed/previousSamples_reg[2][0]
  -------------------------------------------------------------------
                         required time                          0.408    
                         arrival time                          -0.331    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 Buffer/ram1_addra_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.128ns (38.513%)  route 0.204ns (61.487%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         0.569    -0.595    Buffer/clock
    SLICE_X9Y104         FDRE                                         r  Buffer/ram1_addra_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y104         FDRE (Prop_fdre_C_Q)         0.128    -0.467 r  Buffer/ram1_addra_reg[5]/Q
                         net (fo=2, routed)           0.204    -0.263    Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[5]
    RAMB36_X0Y21         RAMB36E1                                     r  Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         0.874    -0.798    Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y21         RAMB36E1                                     r  Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.254    -0.544    
                         clock uncertainty            0.073    -0.471    
    RAMB36_X0Y21         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.130    -0.341    Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 myed/previousSamples_reg[4][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            myed/intermediates_reg[2][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.008%)  route 0.130ns (47.992%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         0.599    -0.565    myed/clock
    SLICE_X3Y100         FDRE                                         r  myed/previousSamples_reg[4][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y100         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  myed/previousSamples_reg[4][4]/Q
                         net (fo=2, routed)           0.130    -0.294    myed/previousSamples_reg_n_0_[4][4]
    SLICE_X4Y100         FDRE                                         r  myed/intermediates_reg[2][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         0.868    -0.804    myed/clock
    SLICE_X4Y100         FDRE                                         r  myed/intermediates_reg[2][5]/C
                         clock pessimism              0.275    -0.529    
                         clock uncertainty            0.073    -0.456    
    SLICE_X4Y100         FDRE (Hold_fdre_C_D)         0.075    -0.381    myed/intermediates_reg[2][5]
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 Buffer2/pointer0_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Buffer2/ram0_addra_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.003%)  route 0.135ns (48.997%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         0.574    -0.590    Buffer2/clock
    SLICE_X9Y90          FDRE                                         r  Buffer2/pointer0_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y90          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  Buffer2/pointer0_reg[7]/Q
                         net (fo=3, routed)           0.135    -0.314    Buffer2/pointer0_reg[7]
    SLICE_X11Y89         FDRE                                         r  Buffer2/ram0_addra_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         0.844    -0.829    Buffer2/clock
    SLICE_X11Y89         FDRE                                         r  Buffer2/ram0_addra_reg[7]/C
                         clock pessimism              0.275    -0.554    
                         clock uncertainty            0.073    -0.481    
    SLICE_X11Y89         FDRE (Hold_fdre_C_D)         0.078    -0.403    Buffer2/ram0_addra_reg[7]
  -------------------------------------------------------------------
                         required time                          0.403    
                         arrival time                          -0.314    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 Buffer/trigger_address1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Buffer/ram1_addrb_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.256ns (82.313%)  route 0.055ns (17.687%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         0.597    -0.567    Buffer/clock
    SLICE_X7Y105         FDRE                                         r  Buffer/trigger_address1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y105         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  Buffer/trigger_address1_reg[4]/Q
                         net (fo=1, routed)           0.055    -0.371    Buffer/trigger_address1_reg_n_0_[4]
    SLICE_X6Y105         LUT2 (Prop_lut2_I1_O)        0.045    -0.326 r  Buffer/ram1_addrb[7]_i_5/O
                         net (fo=1, routed)           0.000    -0.326    Buffer/ram1_addrb[7]_i_5_n_0
    SLICE_X6Y105         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.256 r  Buffer/ram1_addrb_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.256    Buffer/ram1_addrb[4]
    SLICE_X6Y105         FDRE                                         r  Buffer/ram1_addrb_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         0.867    -0.805    Buffer/clock
    SLICE_X6Y105         FDRE                                         r  Buffer/ram1_addrb_reg[4]/C
                         clock pessimism              0.251    -0.554    
                         clock uncertainty            0.073    -0.481    
    SLICE_X6Y105         FDRE (Hold_fdre_C_D)         0.134    -0.347    Buffer/ram1_addrb_reg[4]
  -------------------------------------------------------------------
                         required time                          0.347    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 Buffer2/pointer0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Buffer2/ram0_addra_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.188%)  route 0.134ns (48.812%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         0.574    -0.590    Buffer2/clock
    SLICE_X9Y90          FDRE                                         r  Buffer2/pointer0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y90          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  Buffer2/pointer0_reg[4]/Q
                         net (fo=3, routed)           0.134    -0.315    Buffer2/pointer0_reg[4]
    SLICE_X11Y89         FDRE                                         r  Buffer2/ram0_addra_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         0.844    -0.829    Buffer2/clock
    SLICE_X11Y89         FDRE                                         r  Buffer2/ram0_addra_reg[4]/C
                         clock pessimism              0.275    -0.554    
                         clock uncertainty            0.073    -0.481    
    SLICE_X11Y89         FDRE (Hold_fdre_C_D)         0.075    -0.406    Buffer2/ram0_addra_reg[4]
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.315    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 myCurve/curveDisplayX_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            myCurve2/curveDisplayX_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.164ns (70.646%)  route 0.068ns (29.354%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         0.599    -0.565    myCurve/clock
    SLICE_X2Y102         FDRE                                         r  myCurve/curveDisplayX_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y102         FDRE (Prop_fdre_C_Q)         0.164    -0.401 r  myCurve/curveDisplayX_reg[4]/Q
                         net (fo=5, routed)           0.068    -0.333    myCurve2/displayX[4]
    SLICE_X2Y102         FDRE                                         r  myCurve2/curveDisplayX_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         0.872    -0.801    myCurve2/clock
    SLICE_X2Y102         FDRE                                         r  myCurve2/curveDisplayX_reg[4]/C
                         clock pessimism              0.236    -0.565    
                         clock uncertainty            0.073    -0.492    
    SLICE_X2Y102         FDRE (Hold_fdre_C_D)         0.064    -0.428    myCurve2/curveDisplayX_reg[4]
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.333    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 myed/previousSamples_reg[5][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            myed/intermediates_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.141ns (60.656%)  route 0.091ns (39.344%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         0.597    -0.567    myed/clock
    SLICE_X5Y103         FDRE                                         r  myed/previousSamples_reg[5][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y103         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  myed/previousSamples_reg[5][7]/Q
                         net (fo=1, routed)           0.091    -0.335    myed/previousSamples_reg_n_0_[5][7]
    SLICE_X7Y103         FDRE                                         r  myed/intermediates_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         0.867    -0.805    myed/clock
    SLICE_X7Y103         FDRE                                         r  myed/intermediates_reg[1][7]/C
                         clock pessimism              0.254    -0.551    
                         clock uncertainty            0.073    -0.478    
    SLICE_X7Y103         FDRE (Hold_fdre_C_D)         0.047    -0.431    myed/intermediates_reg[1][7]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.335    
  -------------------------------------------------------------------
                         slack                                  0.096    





