

================================================================
== Vitis HLS Report for 'fir'
================================================================
* Date:           Sun Oct 12 14:47:11 2025

* Version:        2024.2.2 (Build 6049644 on Mar  5 2025)
* Project:        fir.comp
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.206 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      265|      265|  2.650 us|  2.650 us|  266|  266|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------+-------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |                                   |                         |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
        |              Instance             |          Module         |   min   |   max   |    min   |    max   | min | max |                      Type                      |
        +-----------------------------------+-------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |grp_fir_Pipeline_Shift_Loop_fu_66  |fir_Pipeline_Shift_Loop  |      129|      129|  1.290 us|  1.290 us|  128|  128|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_fir_Pipeline_Accum_Loop_fu_74  |fir_Pipeline_Accum_Loop  |      132|      132|  1.320 us|  1.320 us|  128|  128|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +-----------------------------------+-------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     66|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        1|    2|     393|    326|    -|
|Memory           |        4|    -|       0|      0|    0|
|Multiplexer      |        -|    -|       0|    132|    -|
|Register         |        -|    -|       7|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        5|    2|     400|    524|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        1|   ~0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------+-------------------------+---------+----+-----+-----+-----+
    |              Instance             |          Module         | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------------------------+-------------------------+---------+----+-----+-----+-----+
    |grp_fir_Pipeline_Accum_Loop_fu_74  |fir_Pipeline_Accum_Loop  |        1|   2|  375|  228|    0|
    |grp_fir_Pipeline_Shift_Loop_fu_66  |fir_Pipeline_Shift_Loop  |        0|   0|   18|   98|    0|
    +-----------------------------------+-------------------------+---------+----+-----+-----+-----+
    |Total                              |                         |        1|   2|  393|  326|    0|
    +-----------------------------------+-------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +---------------------------+-------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |           Memory          |                Module               | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------------------------+-------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |fir_int_int_shift_reg_U    |fir_int_int_shift_reg_RAM_AUTO_1R1W  |        2|  0|   0|    0|    64|   32|     1|         2048|
    |fir_int_int_shift_reg_1_U  |fir_int_int_shift_reg_RAM_AUTO_1R1W  |        2|  0|   0|    0|    64|   32|     1|         2048|
    +---------------------------+-------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total                      |                                     |        4|  0|   0|    0|   128|   64|     2|         4096|
    +---------------------------+-------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln50_fu_100_p2         |         +|   0|  0|  32|          32|          32|
    |y                          |         +|   0|  0|  32|          32|          32|
    |fir_int_int_shift_reg_we0  |        or|   0|  0|   2|           1|           1|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|  66|          65|          65|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                         |  31|          6|    1|          6|
    |fir_int_int_shift_reg_1_address0  |  14|          3|    6|         18|
    |fir_int_int_shift_reg_1_ce0       |  14|          3|    1|          3|
    |fir_int_int_shift_reg_1_ce1       |   9|          2|    1|          2|
    |fir_int_int_shift_reg_1_we0       |   9|          2|    1|          2|
    |fir_int_int_shift_reg_address0    |  14|          3|    6|         18|
    |fir_int_int_shift_reg_ce0         |  14|          3|    1|          3|
    |fir_int_int_shift_reg_ce1         |   9|          2|    1|          2|
    |fir_int_int_shift_reg_d0          |   9|          2|   32|         64|
    |fir_int_int_shift_reg_we0         |   9|          2|    1|          2|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 132|         28|   51|        120|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------+---+----+-----+-----------+
    |                      Name                      | FF| LUT| Bits| Const Bits|
    +------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                       |  5|   0|    5|          0|
    |grp_fir_Pipeline_Accum_Loop_fu_74_ap_start_reg  |  1|   0|    1|          0|
    |grp_fir_Pipeline_Shift_Loop_fu_66_ap_start_reg  |  1|   0|    1|          0|
    +------------------------------------------------+---+----+-----+-----------+
    |Total                                           |  7|   0|    7|          0|
    +------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------+-----+-----+------------+--------------+--------------+
| RTL Ports| Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------+-----+-----+------------+--------------+--------------+
|ap_clk    |   in|    1|  ap_ctrl_hs|           fir|  return value|
|ap_rst    |   in|    1|  ap_ctrl_hs|           fir|  return value|
|ap_start  |   in|    1|  ap_ctrl_hs|           fir|  return value|
|ap_done   |  out|    1|  ap_ctrl_hs|           fir|  return value|
|ap_idle   |  out|    1|  ap_ctrl_hs|           fir|  return value|
|ap_ready  |  out|    1|  ap_ctrl_hs|           fir|  return value|
|y         |  out|   32|      ap_vld|             y|       pointer|
|y_ap_vld  |  out|    1|      ap_vld|             y|       pointer|
|x         |   in|   32|     ap_none|             x|        scalar|
+----------+-----+-----+------------+--------------+--------------+

