Source Block: verilog-ethernet/rtl/axis_eth_fcs_check_64.v@72:82@HdlIdDef
reg reset_crc;
reg update_crc;
reg shift_in;
reg shift_reset;

reg [7:0] last_cycle_tkeep_reg = 0, last_cycle_tkeep_next;
reg last_cycle_tuser_reg = 0, last_cycle_tuser_next;

reg [63:0] input_axis_tdata_d0 = 0;
reg [7:0] input_axis_tkeep_d0 = 0;
reg input_axis_tvalid_d0 = 0;

Diff Content:
- 77 reg [7:0] last_cycle_tkeep_reg = 0, last_cycle_tkeep_next;

Clone Blocks:
Clone Blocks 1:
verilog-ethernet/rtl/axis_eth_fcs_check_64.v@72:82
reg reset_crc;
reg update_crc;
reg shift_in;
reg shift_reset;

reg [7:0] last_cycle_tkeep_reg = 0, last_cycle_tkeep_next;
reg last_cycle_tuser_reg = 0, last_cycle_tuser_next;

reg [63:0] input_axis_tdata_d0 = 0;
reg [7:0] input_axis_tkeep_d0 = 0;
reg input_axis_tvalid_d0 = 0;

Clone Blocks 2:
verilog-ethernet/rtl/axis_eth_fcs_check_64.v@75:85
reg shift_reset;

reg [7:0] last_cycle_tkeep_reg = 0, last_cycle_tkeep_next;
reg last_cycle_tuser_reg = 0, last_cycle_tuser_next;

reg [63:0] input_axis_tdata_d0 = 0;
reg [7:0] input_axis_tkeep_d0 = 0;
reg input_axis_tvalid_d0 = 0;
reg input_axis_tuser_d0 = 0;

reg busy_reg = 0;

Clone Blocks 3:
verilog-ethernet/rtl/axis_eth_fcs_check_64.v@77:87
reg [7:0] last_cycle_tkeep_reg = 0, last_cycle_tkeep_next;
reg last_cycle_tuser_reg = 0, last_cycle_tuser_next;

reg [63:0] input_axis_tdata_d0 = 0;
reg [7:0] input_axis_tkeep_d0 = 0;
reg input_axis_tvalid_d0 = 0;
reg input_axis_tuser_d0 = 0;

reg busy_reg = 0;
reg error_bad_fcs_reg = 0, error_bad_fcs_next;


Clone Blocks 4:
verilog-ethernet/rtl/axis_eth_fcs_check_64.v@73:83
reg update_crc;
reg shift_in;
reg shift_reset;

reg [7:0] last_cycle_tkeep_reg = 0, last_cycle_tkeep_next;
reg last_cycle_tuser_reg = 0, last_cycle_tuser_next;

reg [63:0] input_axis_tdata_d0 = 0;
reg [7:0] input_axis_tkeep_d0 = 0;
reg input_axis_tvalid_d0 = 0;
reg input_axis_tuser_d0 = 0;

Clone Blocks 5:
verilog-ethernet/rtl/axis_eth_fcs_check_64.v@70:80

// datapath control signals
reg reset_crc;
reg update_crc;
reg shift_in;
reg shift_reset;

reg [7:0] last_cycle_tkeep_reg = 0, last_cycle_tkeep_next;
reg last_cycle_tuser_reg = 0, last_cycle_tuser_next;

reg [63:0] input_axis_tdata_d0 = 0;

Clone Blocks 6:
verilog-ethernet/rtl/axis_eth_fcs_check_64.v@73:83
reg update_crc;
reg shift_in;
reg shift_reset;

reg [7:0] last_cycle_tkeep_reg = 0, last_cycle_tkeep_next;
reg last_cycle_tuser_reg = 0, last_cycle_tuser_next;

reg [63:0] input_axis_tdata_d0 = 0;
reg [7:0] input_axis_tkeep_d0 = 0;
reg input_axis_tvalid_d0 = 0;
reg input_axis_tuser_d0 = 0;

Clone Blocks 7:
verilog-ethernet/rtl/axis_eth_fcs_check_64.v@76:86

reg [7:0] last_cycle_tkeep_reg = 0, last_cycle_tkeep_next;
reg last_cycle_tuser_reg = 0, last_cycle_tuser_next;

reg [63:0] input_axis_tdata_d0 = 0;
reg [7:0] input_axis_tkeep_d0 = 0;
reg input_axis_tvalid_d0 = 0;
reg input_axis_tuser_d0 = 0;

reg busy_reg = 0;
reg error_bad_fcs_reg = 0, error_bad_fcs_next;

