#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_00000216b4491b20 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_00000216b4492080 .scope module, "config_mem_tb" "config_mem_tb" 3 3;
 .timescale -9 -12;
P_00000216b44470f0 .param/l "num_inputs" 0 3 8, +C4<00000000000000000000000000001000>;
P_00000216b4447128 .param/l "num_regs" 0 3 7, +C4<00000000000000000000000000010000>;
P_00000216b4447160 .param/l "width" 0 3 6, +C4<00000000000000000000000000010000>;
v00000216b449da00_0 .array/port v00000216b449da00, 0;
L_00000216b4513fe0 .functor BUFZ 16, v00000216b449da00_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v00000216b449da00_1 .array/port v00000216b449da00, 1;
L_00000216b4513c60 .functor BUFZ 16, v00000216b449da00_1, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v00000216b449da00_2 .array/port v00000216b449da00, 2;
L_00000216b4513560 .functor BUFZ 16, v00000216b449da00_2, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v00000216b449da00_3 .array/port v00000216b449da00, 3;
L_00000216b4513330 .functor BUFZ 16, v00000216b449da00_3, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v00000216b449da00_4 .array/port v00000216b449da00, 4;
L_00000216b45133a0 .functor BUFZ 16, v00000216b449da00_4, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v00000216b449da00_5 .array/port v00000216b449da00, 5;
L_00000216b4513cd0 .functor BUFZ 16, v00000216b449da00_5, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v00000216b449da00_6 .array/port v00000216b449da00, 6;
L_00000216b4513870 .functor BUFZ 16, v00000216b449da00_6, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v00000216b449da00_7 .array/port v00000216b449da00, 7;
L_00000216b4513a30 .functor BUFZ 16, v00000216b449da00_7, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v00000216b449da00_8 .array/port v00000216b449da00, 8;
L_00000216b4513d40 .functor BUFZ 16, v00000216b449da00_8, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v00000216b450e990_0 .var "clk", 0 0;
v00000216b450ecb0_0 .var "on_off", 0 0;
v00000216b450edf0_0 .net "on_off_vector_fu", 0 0, L_00000216b449e940;  1 drivers
v00000216b450e850 .array "r_data_out", 0 8;
v00000216b450e850_0 .net v00000216b450e850 0, 15 0, L_00000216b4513fe0; 1 drivers
v00000216b450e850_1 .net v00000216b450e850 1, 15 0, L_00000216b4513c60; 1 drivers
v00000216b450e850_2 .net v00000216b450e850 2, 15 0, L_00000216b4513560; 1 drivers
v00000216b450e850_3 .net v00000216b450e850 3, 15 0, L_00000216b4513330; 1 drivers
v00000216b450e850_4 .net v00000216b450e850 4, 15 0, L_00000216b45133a0; 1 drivers
v00000216b450e850_5 .net v00000216b450e850 5, 15 0, L_00000216b4513cd0; 1 drivers
v00000216b450e850_6 .net v00000216b450e850 6, 15 0, L_00000216b4513870; 1 drivers
v00000216b450e850_7 .net v00000216b450e850 7, 15 0, L_00000216b4513a30; 1 drivers
v00000216b450e850_8 .net v00000216b450e850 8, 15 0, L_00000216b4513d40; 1 drivers
v00000216b450e710_0 .var "reset", 0 0;
v00000216b450e8f0 .array "w_data_in", 0 8, 15 0;
v00000216b450ec10_0 .net "write_ack", 0 0, L_00000216b449e780;  1 drivers
v00000216b450ee90_0 .var "write_en", 0 0;
v00000216b4511590_0 .net "write_rdy", 0 0, v00000216b450e530_0;  1 drivers
S_00000216b4494200 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 60, 3 60 0, S_00000216b4492080;
 .timescale -9 -12;
v00000216b448e5e0_0 .var/2s "i", 31 0;
S_00000216b4494390 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 3 72, 3 72 0, S_00000216b4492080;
 .timescale -9 -12;
v00000216b4447280_0 .var/2s "i", 31 0;
S_00000216b44926a0 .scope module, "dut" "config_mem" 3 28, 4 10 0, S_00000216b4492080;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "on_off";
    .port_info 3 /INPUT 1 "write_en";
    .port_info 4 /OUTPUT 1 "write_rdy";
    .port_info 5 /INPUT 144 "w_data_in";
    .port_info 6 /OUTPUT 1 "write_ack";
    .port_info 7 /OUTPUT 144 "r_data_out";
    .port_info 8 /OUTPUT 1 "on_off_vector_fu";
P_00000216b4491cb0 .param/l "num_inputs" 0 4 13, +C4<00000000000000000000000000001000>;
P_00000216b4491ce8 .param/l "num_regs" 0 4 12, +C4<00000000000000000000000000010000>;
P_00000216b4491d20 .param/l "width" 0 4 11, +C4<00000000000000000000000000010000>;
L_00000216b449e780 .functor BUFZ 1, v00000216b450e670_0, C4<0>, C4<0>, C4<0>;
L_00000216b449e940 .functor AND 1, v00000216b450ecb0_0, L_00000216b4511450, C4<1>, C4<1>;
L_00000216b449eef0 .functor BUFZ 1, L_00000216b449e940, C4<0>, C4<0>, C4<0>;
v00000216b450e8f0_0 .array/port v00000216b450e8f0, 0;
L_00000216b4513aa0 .functor BUFZ 16, v00000216b450e8f0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v00000216b450e8f0_1 .array/port v00000216b450e8f0, 1;
L_00000216b45139c0 .functor BUFZ 16, v00000216b450e8f0_1, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v00000216b450e8f0_2 .array/port v00000216b450e8f0, 2;
L_00000216b4513790 .functor BUFZ 16, v00000216b450e8f0_2, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v00000216b450e8f0_3 .array/port v00000216b450e8f0, 3;
L_00000216b4513410 .functor BUFZ 16, v00000216b450e8f0_3, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v00000216b450e8f0_4 .array/port v00000216b450e8f0, 4;
L_00000216b45136b0 .functor BUFZ 16, v00000216b450e8f0_4, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v00000216b450e8f0_5 .array/port v00000216b450e8f0, 5;
L_00000216b4513b10 .functor BUFZ 16, v00000216b450e8f0_5, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v00000216b450e8f0_6 .array/port v00000216b450e8f0, 6;
L_00000216b4513e20 .functor BUFZ 16, v00000216b450e8f0_6, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v00000216b450e8f0_7 .array/port v00000216b450e8f0, 7;
L_00000216b4513db0 .functor BUFZ 16, v00000216b450e8f0_7, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v00000216b450e8f0_8 .array/port v00000216b450e8f0, 8;
L_00000216b4513250 .functor BUFZ 16, v00000216b450e8f0_8, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v00000216b450ed50_0 .net *"_ivl_3", 0 0, L_00000216b4511450;  1 drivers
v00000216b450ead0_0 .net "clk", 0 0, v00000216b450e990_0;  1 drivers
v00000216b450ef30_0 .net "on_off", 0 0, v00000216b450ecb0_0;  1 drivers
v00000216b450e7b0_0 .net "on_off_vector_fu", 0 0, L_00000216b449e940;  alias, 1 drivers
v00000216b450f110 .array "r_data_out", 0 8;
v00000216b450f110_0 .net v00000216b450f110 0, 15 0, v00000216b449da00_0; 1 drivers
v00000216b450f110_1 .net v00000216b450f110 1, 15 0, v00000216b449da00_1; 1 drivers
v00000216b450f110_2 .net v00000216b450f110 2, 15 0, v00000216b449da00_2; 1 drivers
v00000216b450f110_3 .net v00000216b450f110 3, 15 0, v00000216b449da00_3; 1 drivers
v00000216b450f110_4 .net v00000216b450f110 4, 15 0, v00000216b449da00_4; 1 drivers
v00000216b450f110_5 .net v00000216b450f110 5, 15 0, v00000216b449da00_5; 1 drivers
v00000216b450f110_6 .net v00000216b450f110 6, 15 0, v00000216b449da00_6; 1 drivers
v00000216b450f110_7 .net v00000216b450f110 7, 15 0, v00000216b449da00_7; 1 drivers
v00000216b450f110_8 .net v00000216b450f110 8, 15 0, v00000216b449da00_8; 1 drivers
v00000216b450ea30_0 .net "read_reg_en", 0 0, L_00000216b449eef0;  1 drivers
v00000216b450e350_0 .net "reset", 0 0, v00000216b450e710_0;  1 drivers
v00000216b450e210 .array "w_data_in", 0 8;
v00000216b450e210_0 .net v00000216b450e210 0, 15 0, v00000216b450e8f0_0; 1 drivers
v00000216b450e210_1 .net v00000216b450e210 1, 15 0, v00000216b450e8f0_1; 1 drivers
v00000216b450e210_2 .net v00000216b450e210 2, 15 0, v00000216b450e8f0_2; 1 drivers
v00000216b450e210_3 .net v00000216b450e210 3, 15 0, v00000216b450e8f0_3; 1 drivers
v00000216b450e210_4 .net v00000216b450e210 4, 15 0, v00000216b450e8f0_4; 1 drivers
v00000216b450e210_5 .net v00000216b450e210 5, 15 0, v00000216b450e8f0_5; 1 drivers
v00000216b450e210_6 .net v00000216b450e210 6, 15 0, v00000216b450e8f0_6; 1 drivers
v00000216b450e210_7 .net v00000216b450e210 7, 15 0, v00000216b450e8f0_7; 1 drivers
v00000216b450e210_8 .net v00000216b450e210 8, 15 0, v00000216b450e8f0_8; 1 drivers
v00000216b450e3f0_0 .net "write_ack", 0 0, L_00000216b449e780;  alias, 1 drivers
v00000216b450e2b0_0 .net "write_ack_wire", 0 0, v00000216b450e670_0;  1 drivers
v00000216b450e490_0 .net "write_en", 0 0, v00000216b450ee90_0;  1 drivers
v00000216b450e530_0 .var "write_rdy", 0 0;
v00000216b450e5d0_0 .var "write_reg_en", 0 0;
L_00000216b4511450 .reduce/nor v00000216b450ee90_0;
S_00000216b4492830 .scope module, "regfile1" "regfile" 4 60, 5 1 0, S_00000216b44926a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ren";
    .port_info 3 /OUTPUT 144 "r_data";
    .port_info 4 /INPUT 1 "wen";
    .port_info 5 /INPUT 144 "w_data";
    .port_info 6 /OUTPUT 1 "wr_ack";
P_00000216b44922b0 .param/l "num_inputs" 0 5 4, +C4<00000000000000000000000000001000>;
P_00000216b44922e8 .param/l "num_regs" 0 5 3, +C4<00000000000000000000000000010000>;
P_00000216b4492320 .param/l "width" 0 5 2, +C4<00000000000000000000000000010000>;
v00000216b44ba350_0 .net "clk", 0 0, v00000216b450e990_0;  alias, 1 drivers
v00000216b449da00 .array "r_data", 0 8, 15 0;
v00000216b449daa0 .array "registers", 15 0, 15 0;
v00000216b449db40_0 .net "ren", 0 0, L_00000216b449eef0;  alias, 1 drivers
v00000216b450efd0_0 .net "reset", 0 0, v00000216b450e710_0;  alias, 1 drivers
v00000216b450f070 .array "w_data", 0 8;
v00000216b450f070_0 .net v00000216b450f070 0, 15 0, L_00000216b4513aa0; 1 drivers
v00000216b450f070_1 .net v00000216b450f070 1, 15 0, L_00000216b45139c0; 1 drivers
v00000216b450f070_2 .net v00000216b450f070 2, 15 0, L_00000216b4513790; 1 drivers
v00000216b450f070_3 .net v00000216b450f070 3, 15 0, L_00000216b4513410; 1 drivers
v00000216b450f070_4 .net v00000216b450f070 4, 15 0, L_00000216b45136b0; 1 drivers
v00000216b450f070_5 .net v00000216b450f070 5, 15 0, L_00000216b4513b10; 1 drivers
v00000216b450f070_6 .net v00000216b450f070 6, 15 0, L_00000216b4513e20; 1 drivers
v00000216b450f070_7 .net v00000216b450f070 7, 15 0, L_00000216b4513db0; 1 drivers
v00000216b450f070_8 .net v00000216b450f070 8, 15 0, L_00000216b4513250; 1 drivers
v00000216b450eb70_0 .net "wen", 0 0, v00000216b450e5d0_0;  1 drivers
v00000216b450e670_0 .var "wr_ack", 0 0;
E_00000216b448fa30 .event posedge, v00000216b44ba350_0;
v00000216b449daa0_0 .array/port v00000216b449daa0, 0;
v00000216b449daa0_1 .array/port v00000216b449daa0, 1;
v00000216b449daa0_2 .array/port v00000216b449daa0, 2;
E_00000216b448fa70/0 .event anyedge, v00000216b449db40_0, v00000216b449daa0_0, v00000216b449daa0_1, v00000216b449daa0_2;
v00000216b449daa0_3 .array/port v00000216b449daa0, 3;
v00000216b449daa0_4 .array/port v00000216b449daa0, 4;
v00000216b449daa0_5 .array/port v00000216b449daa0, 5;
v00000216b449daa0_6 .array/port v00000216b449daa0, 6;
E_00000216b448fa70/1 .event anyedge, v00000216b449daa0_3, v00000216b449daa0_4, v00000216b449daa0_5, v00000216b449daa0_6;
v00000216b449daa0_7 .array/port v00000216b449daa0, 7;
v00000216b449daa0_8 .array/port v00000216b449daa0, 8;
v00000216b449daa0_9 .array/port v00000216b449daa0, 9;
v00000216b449daa0_10 .array/port v00000216b449daa0, 10;
E_00000216b448fa70/2 .event anyedge, v00000216b449daa0_7, v00000216b449daa0_8, v00000216b449daa0_9, v00000216b449daa0_10;
v00000216b449daa0_11 .array/port v00000216b449daa0, 11;
v00000216b449daa0_12 .array/port v00000216b449daa0, 12;
v00000216b449daa0_13 .array/port v00000216b449daa0, 13;
v00000216b449daa0_14 .array/port v00000216b449daa0, 14;
E_00000216b448fa70/3 .event anyedge, v00000216b449daa0_11, v00000216b449daa0_12, v00000216b449daa0_13, v00000216b449daa0_14;
v00000216b449daa0_15 .array/port v00000216b449daa0, 15;
E_00000216b448fa70/4 .event anyedge, v00000216b449daa0_15;
E_00000216b448fa70 .event/or E_00000216b448fa70/0, E_00000216b448fa70/1, E_00000216b448fa70/2, E_00000216b448fa70/3, E_00000216b448fa70/4;
S_00000216b44b8fe0 .scope begin, "$ivl_for_loop2" "$ivl_for_loop2" 5 26, 5 26 0, S_00000216b4492830;
 .timescale -9 -12;
v00000216b44b9170_0 .var/2s "i", 31 0;
S_00000216b44b9210 .scope begin, "$ivl_for_loop3" "$ivl_for_loop3" 5 33, 5 33 0, S_00000216b4492830;
 .timescale -9 -12;
v00000216b44b9fe0_0 .var/2s "i", 31 0;
S_00000216b44ba080 .scope begin, "$ivl_for_loop4" "$ivl_for_loop4" 5 44, 5 44 0, S_00000216b4492830;
 .timescale -9 -12;
v00000216b44ba210_0 .var/2s "i", 31 0;
S_00000216b449d870 .scope begin, "$ivl_for_loop5" "$ivl_for_loop5" 5 52, 5 52 0, S_00000216b4492830;
 .timescale -9 -12;
v00000216b44ba2b0_0 .var/2s "i", 31 0;
    .scope S_00000216b4492830;
T_0 ;
    %wait E_00000216b448fa70;
    %load/vec4 v00000216b449db40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %fork t_1, S_00000216b44b8fe0;
    %jmp t_0;
    .scope S_00000216b44b8fe0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000216b44b9170_0, 0, 32;
T_0.2 ;
    %load/vec4 v00000216b44b9170_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_0.3, 5;
    %ix/getv/s 4, v00000216b44b9170_0;
    %load/vec4a v00000216b449daa0, 4;
    %ix/getv/s 4, v00000216b44b9170_0;
    %store/vec4a v00000216b449da00, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v00000216b44b9170_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v00000216b44b9170_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %end;
    .scope S_00000216b4492830;
t_0 %join;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000216b449daa0, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000216b449da00, 4, 0;
    %jmp T_0.1;
T_0.0 ;
    %fork t_3, S_00000216b44b9210;
    %jmp t_2;
    .scope S_00000216b44b9210;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000216b44b9fe0_0, 0, 32;
T_0.4 ;
    %load/vec4 v00000216b44b9fe0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_0.5, 5;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 4, v00000216b44b9fe0_0;
    %store/vec4a v00000216b449da00, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v00000216b44b9fe0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v00000216b44b9fe0_0, 0, 32;
    %jmp T_0.4;
T_0.5 ;
    %end;
    .scope S_00000216b4492830;
t_2 %join;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000216b449da00, 4, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_00000216b4492830;
T_1 ;
    %wait E_00000216b448fa30;
    %load/vec4 v00000216b450efd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %fork t_5, S_00000216b44ba080;
    %jmp t_4;
    .scope S_00000216b44ba080;
t_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000216b44ba210_0, 0, 32;
T_1.2 ;
    %load/vec4 v00000216b44ba210_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_1.3, 5;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 3, v00000216b44ba210_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000216b449daa0, 0, 4;
    %load/vec4 v00000216b44ba210_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v00000216b44ba210_0, 0, 32;
    %jmp T_1.2;
T_1.3 ;
    %end;
    .scope S_00000216b4492830;
t_4 %join;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000216b450e670_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v00000216b450eb70_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.6, 9;
    %load/vec4 v00000216b449db40_0;
    %nor/r;
    %and;
T_1.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %fork t_7, S_00000216b449d870;
    %jmp t_6;
    .scope S_00000216b449d870;
t_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000216b44ba2b0_0, 0, 32;
T_1.7 ;
    %load/vec4 v00000216b44ba2b0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_1.8, 5;
    %ix/getv/s 4, v00000216b44ba2b0_0;
    %load/vec4a v00000216b450f070, 4;
    %ix/getv/s 3, v00000216b44ba2b0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000216b449daa0, 0, 4;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v00000216b44ba2b0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v00000216b44ba2b0_0, 0, 32;
    %jmp T_1.7;
T_1.8 ;
    %end;
    .scope S_00000216b4492830;
t_6 %join;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000216b450f070, 4;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000216b449daa0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000216b450e670_0, 0;
    %jmp T_1.5;
T_1.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000216b450e670_0, 0;
T_1.5 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_00000216b44926a0;
T_2 ;
    %wait E_00000216b448fa30;
    %load/vec4 v00000216b450e350_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000216b450e5d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000216b450e530_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v00000216b450e490_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.4, 9;
    %load/vec4 v00000216b450ef30_0;
    %nor/r;
    %and;
T_2.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000216b450e530_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000216b450e530_0, 0;
T_2.3 ;
    %load/vec4 v00000216b450e490_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_2.8, 10;
    %load/vec4 v00000216b450ef30_0;
    %nor/r;
    %and;
T_2.8;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.7, 9;
    %load/vec4 v00000216b450e3f0_0;
    %nor/r;
    %and;
T_2.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.5, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000216b450e5d0_0, 0;
    %jmp T_2.6;
T_2.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000216b450e5d0_0, 0;
T_2.6 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_00000216b4492080;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000216b450e990_0, 0, 1;
T_3.0 ;
    %delay 5000, 0;
    %load/vec4 v00000216b450e990_0;
    %inv;
    %store/vec4 v00000216b450e990_0, 0, 1;
    %jmp T_3.0;
    %end;
    .thread T_3;
    .scope S_00000216b4492080;
T_4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000216b450e710_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000216b450ecb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000216b450ee90_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000216b450e710_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000216b450ee90_0, 0, 1;
    %fork t_9, S_00000216b4494200;
    %jmp t_8;
    .scope S_00000216b4494200;
t_9 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000216b448e5e0_0, 0, 32;
T_4.0 ;
    %load/vec4 v00000216b448e5e0_0;
    %cmpi/s 8, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_4.1, 5;
    %load/vec4 v00000216b448e5e0_0;
    %muli 10, 0, 32;
    %pad/s 16;
    %ix/getv/s 4, v00000216b448e5e0_0;
    %store/vec4a v00000216b450e8f0, 4, 0;
    %load/vec4 v00000216b448e5e0_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v00000216b448e5e0_0, 0, 32;
    %jmp T_4.0;
T_4.1 ;
    %end;
    .scope S_00000216b4492080;
t_8 %join;
    %delay 10000, 0;
T_4.2 ;
    %load/vec4 v00000216b450ec10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_4.3, 8;
    %delay 10000, 0;
    %jmp T_4.2;
T_4.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000216b450ee90_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000216b450ecb0_0, 0, 1;
    %delay 10000, 0;
    %vpi_call/w 3 71 "$display", "Read Data:" {0 0 0};
    %fork t_11, S_00000216b4494390;
    %jmp t_10;
    .scope S_00000216b4494390;
t_11 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000216b4447280_0, 0, 32;
T_4.4 ;
    %load/vec4 v00000216b4447280_0;
    %cmpi/s 8, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_4.5, 5;
    %vpi_call/w 3 73 "$display", "r_data_out[%0d] = %0d", v00000216b4447280_0, &A<v00000216b450e850, v00000216b4447280_0 > {0 0 0};
    %ix/getv/s 4, v00000216b4447280_0;
    %load/vec4a v00000216b450e850, 4;
    %pad/u 32;
    %load/vec4 v00000216b4447280_0;
    %muli 10, 0, 32;
    %cmp/ne;
    %jmp/0xz  T_4.6, 4;
    %vpi_call/w 3 74 "$error", "Data mismatch at reg %0d", v00000216b4447280_0 {0 0 0};
T_4.6 ;
    %load/vec4 v00000216b4447280_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v00000216b4447280_0, 0, 32;
    %jmp T_4.4;
T_4.5 ;
    %end;
    .scope S_00000216b4492080;
t_10 %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000216b450ecb0_0, 0, 1;
    %delay 10000, 0;
    %load/vec4 v00000216b4511590_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_4.8, 4;
    %vpi_call/w 3 80 "$error", "write_rdy not high when idle" {0 0 0};
T_4.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000216b450ee90_0, 0, 1;
    %delay 10000, 0;
    %load/vec4 v00000216b4511590_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_4.10, 4;
    %vpi_call/w 3 84 "$error", "write_rdy not low during write" {0 0 0};
T_4.10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000216b450ee90_0, 0, 1;
T_4.12 ;
    %load/vec4 v00000216b450ec10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_4.13, 8;
    %delay 10000, 0;
    %jmp T_4.12;
T_4.13 ;
    %delay 10000, 0;
    %load/vec4 v00000216b450edf0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_4.14, 4;
    %vpi_call/w 3 91 "$error", "on_off_vector_fu not low when off" {0 0 0};
T_4.14 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000216b450ecb0_0, 0, 1;
    %delay 10000, 0;
    %load/vec4 v00000216b450edf0_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_4.16, 4;
    %vpi_call/w 3 94 "$error", "on_off_vector_fu not high when on" {0 0 0};
T_4.16 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000216b450ecb0_0, 0, 1;
    %delay 10000, 0;
    %load/vec4 v00000216b450edf0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_4.18, 4;
    %vpi_call/w 3 97 "$error", "on_off_vector_fu not low after off" {0 0 0};
T_4.18 ;
    %delay 10000, 0;
    %vpi_call/w 3 101 "$finish" {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "config_mem_tb.sv";
    "../../src/config_mem/config_mem.sv";
    "./../../src/config_mem/regfile.sv";
