

================================================================
== Vitis HLS Report for 'compute_tile_Pipeline_VITIS_LOOP_139_7'
================================================================
* Date:           Mon Oct 20 14:44:03 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.114 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       13|       13|  0.130 us|  0.130 us|   13|   13|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_139_7  |       11|       11|         9|          1|          1|     4|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 9


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 1, D = 9, States = { 1 2 3 4 5 6 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.23>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%n2 = alloca i32 1"   --->   Operation 12 'alloca' 'n2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%v_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %v_1"   --->   Operation 13 'read' 'v_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln120_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %zext_ln120"   --->   Operation 14 'read' 'zext_ln120_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 15 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 16 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 17 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 18 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 19 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 20 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 21 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 22 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.42ns)   --->   "%store_ln0 = store i6 0, i6 %n2"   --->   Operation 23 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc65.i.i"   --->   Operation 24 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%n2_3 = load i6 %n2" [src/srcnn.cpp:139->src/srcnn.cpp:417]   --->   Operation 25 'load' 'n2_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 26 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %n2_3, i32 5" [src/srcnn.cpp:139->src/srcnn.cpp:417]   --->   Operation 27 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln139 = br i1 %tmp, void %for.inc65.split.i.i, void %for.inc68.i.i.exitStub" [src/srcnn.cpp:139->src/srcnn.cpp:417]   --->   Operation 28 'br' 'br_ln139' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%lshr_ln3 = partselect i2 @_ssdm_op_PartSelect.i2.i6.i32.i32, i6 %n2_3, i32 3, i32 4" [src/srcnn.cpp:139->src/srcnn.cpp:417]   --->   Operation 29 'partselect' 'lshr_ln3' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%add_ln = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i2.i6, i2 %lshr_ln3, i6 %zext_ln120_read" [src/srcnn.cpp:141->src/srcnn.cpp:417]   --->   Operation 30 'bitconcatenate' 'add_ln' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln141 = zext i8 %add_ln" [src/srcnn.cpp:141->src/srcnn.cpp:417]   --->   Operation 31 'zext' 'zext_ln141' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_453 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15, i64 0, i64 %zext_ln141" [src/srcnn.cpp:141->src/srcnn.cpp:417]   --->   Operation 32 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_453' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_454 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14, i64 0, i64 %zext_ln141" [src/srcnn.cpp:141->src/srcnn.cpp:417]   --->   Operation 33 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_454' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_455 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13, i64 0, i64 %zext_ln141" [src/srcnn.cpp:141->src/srcnn.cpp:417]   --->   Operation 34 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_455' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_456 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12, i64 0, i64 %zext_ln141" [src/srcnn.cpp:141->src/srcnn.cpp:417]   --->   Operation 35 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_456' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_457 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11, i64 0, i64 %zext_ln141" [src/srcnn.cpp:141->src/srcnn.cpp:417]   --->   Operation 36 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_457' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_458 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10, i64 0, i64 %zext_ln141" [src/srcnn.cpp:141->src/srcnn.cpp:417]   --->   Operation 37 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_458' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_459 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9, i64 0, i64 %zext_ln141" [src/srcnn.cpp:141->src/srcnn.cpp:417]   --->   Operation 38 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_459' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_460 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8, i64 0, i64 %zext_ln141" [src/srcnn.cpp:141->src/srcnn.cpp:417]   --->   Operation 39 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_460' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 40 [2/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_461 = load i8 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_453" [src/srcnn.cpp:141->src/srcnn.cpp:417]   --->   Operation 40 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_461' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 41 [2/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_462 = load i8 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_454" [src/srcnn.cpp:141->src/srcnn.cpp:417]   --->   Operation 41 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_462' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 42 [2/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_463 = load i8 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_455" [src/srcnn.cpp:141->src/srcnn.cpp:417]   --->   Operation 42 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_463' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 43 [2/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_464 = load i8 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_456" [src/srcnn.cpp:141->src/srcnn.cpp:417]   --->   Operation 43 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_464' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 44 [2/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_465 = load i8 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_457" [src/srcnn.cpp:141->src/srcnn.cpp:417]   --->   Operation 44 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_465' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 45 [2/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_466 = load i8 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_458" [src/srcnn.cpp:141->src/srcnn.cpp:417]   --->   Operation 45 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_466' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 46 [2/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_467 = load i8 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_459" [src/srcnn.cpp:141->src/srcnn.cpp:417]   --->   Operation 46 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_467' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 47 [2/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_468 = load i8 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_460" [src/srcnn.cpp:141->src/srcnn.cpp:417]   --->   Operation 47 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_468' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 48 [1/1] (0.78ns)   --->   "%add_ln139 = add i6 %n2_3, i6 8" [src/srcnn.cpp:139->src/srcnn.cpp:417]   --->   Operation 48 'add' 'add_ln139' <Predicate = (!tmp)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.42ns)   --->   "%store_ln139 = store i6 %add_ln139, i6 %n2" [src/srcnn.cpp:139->src/srcnn.cpp:417]   --->   Operation 49 'store' 'store_ln139' <Predicate = (!tmp)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 1.23>
ST_2 : Operation 50 [1/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_461 = load i8 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_453" [src/srcnn.cpp:141->src/srcnn.cpp:417]   --->   Operation 50 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_461' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 51 [1/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_462 = load i8 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_454" [src/srcnn.cpp:141->src/srcnn.cpp:417]   --->   Operation 51 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_462' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 52 [1/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_463 = load i8 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_455" [src/srcnn.cpp:141->src/srcnn.cpp:417]   --->   Operation 52 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_463' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 53 [1/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_464 = load i8 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_456" [src/srcnn.cpp:141->src/srcnn.cpp:417]   --->   Operation 53 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_464' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 54 [1/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_465 = load i8 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_457" [src/srcnn.cpp:141->src/srcnn.cpp:417]   --->   Operation 54 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_465' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 55 [1/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_466 = load i8 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_458" [src/srcnn.cpp:141->src/srcnn.cpp:417]   --->   Operation 55 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_466' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 56 [1/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_467 = load i8 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_459" [src/srcnn.cpp:141->src/srcnn.cpp:417]   --->   Operation 56 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_467' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 57 [1/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_468 = load i8 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_460" [src/srcnn.cpp:141->src/srcnn.cpp:417]   --->   Operation 57 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_468' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>

State 3 <SV = 2> <Delay = 7.01>
ST_3 : [1/1] (1.31ns)   --->   Input mux for Operation 58 '%mul1_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_461, i32 %v_1_read'
ST_3 : Operation 58 [3/3] (5.69ns)   --->   "%mul1_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_461, i32 %v_1_read" [src/srcnn.cpp:141->src/srcnn.cpp:417]   --->   Operation 58 'fmul' 'mul1_i_i' <Predicate = true> <Delay = 5.69> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : [1/1] (1.31ns)   --->   Input mux for Operation 59 '%mul61_1_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_462, i32 %v_1_read'
ST_3 : Operation 59 [3/3] (5.69ns)   --->   "%mul61_1_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_462, i32 %v_1_read" [src/srcnn.cpp:141->src/srcnn.cpp:417]   --->   Operation 59 'fmul' 'mul61_1_i_i' <Predicate = true> <Delay = 5.69> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : [1/1] (1.31ns)   --->   Input mux for Operation 60 '%mul61_2_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_463, i32 %v_1_read'
ST_3 : Operation 60 [3/3] (5.69ns)   --->   "%mul61_2_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_463, i32 %v_1_read" [src/srcnn.cpp:141->src/srcnn.cpp:417]   --->   Operation 60 'fmul' 'mul61_2_i_i' <Predicate = true> <Delay = 5.69> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : [1/1] (1.31ns)   --->   Input mux for Operation 61 '%mul61_3_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_464, i32 %v_1_read'
ST_3 : Operation 61 [3/3] (5.69ns)   --->   "%mul61_3_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_464, i32 %v_1_read" [src/srcnn.cpp:141->src/srcnn.cpp:417]   --->   Operation 61 'fmul' 'mul61_3_i_i' <Predicate = true> <Delay = 5.69> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : [1/1] (1.31ns)   --->   Input mux for Operation 62 '%mul61_4_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_465, i32 %v_1_read'
ST_3 : Operation 62 [3/3] (5.69ns)   --->   "%mul61_4_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_465, i32 %v_1_read" [src/srcnn.cpp:141->src/srcnn.cpp:417]   --->   Operation 62 'fmul' 'mul61_4_i_i' <Predicate = true> <Delay = 5.69> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : [1/1] (1.31ns)   --->   Input mux for Operation 63 '%mul61_5_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_466, i32 %v_1_read'
ST_3 : Operation 63 [3/3] (5.69ns)   --->   "%mul61_5_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_466, i32 %v_1_read" [src/srcnn.cpp:141->src/srcnn.cpp:417]   --->   Operation 63 'fmul' 'mul61_5_i_i' <Predicate = true> <Delay = 5.69> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : [1/1] (1.31ns)   --->   Input mux for Operation 64 '%mul61_6_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_467, i32 %v_1_read'
ST_3 : Operation 64 [3/3] (5.69ns)   --->   "%mul61_6_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_467, i32 %v_1_read" [src/srcnn.cpp:141->src/srcnn.cpp:417]   --->   Operation 64 'fmul' 'mul61_6_i_i' <Predicate = true> <Delay = 5.69> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : [1/1] (1.31ns)   --->   Input mux for Operation 65 '%mul61_7_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_468, i32 %v_1_read'
ST_3 : Operation 65 [3/3] (5.69ns)   --->   "%mul61_7_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_468, i32 %v_1_read" [src/srcnn.cpp:141->src/srcnn.cpp:417]   --->   Operation 65 'fmul' 'mul61_7_i_i' <Predicate = true> <Delay = 5.69> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 7.01>
ST_4 : Operation 66 [2/3] (7.01ns)   --->   "%mul1_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_461, i32 %v_1_read" [src/srcnn.cpp:141->src/srcnn.cpp:417]   --->   Operation 66 'fmul' 'mul1_i_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 67 [2/3] (7.01ns)   --->   "%mul61_1_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_462, i32 %v_1_read" [src/srcnn.cpp:141->src/srcnn.cpp:417]   --->   Operation 67 'fmul' 'mul61_1_i_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 68 [2/3] (7.01ns)   --->   "%mul61_2_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_463, i32 %v_1_read" [src/srcnn.cpp:141->src/srcnn.cpp:417]   --->   Operation 68 'fmul' 'mul61_2_i_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 69 [2/3] (7.01ns)   --->   "%mul61_3_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_464, i32 %v_1_read" [src/srcnn.cpp:141->src/srcnn.cpp:417]   --->   Operation 69 'fmul' 'mul61_3_i_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 70 [2/3] (7.01ns)   --->   "%mul61_4_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_465, i32 %v_1_read" [src/srcnn.cpp:141->src/srcnn.cpp:417]   --->   Operation 70 'fmul' 'mul61_4_i_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 71 [2/3] (7.01ns)   --->   "%mul61_5_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_466, i32 %v_1_read" [src/srcnn.cpp:141->src/srcnn.cpp:417]   --->   Operation 71 'fmul' 'mul61_5_i_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 72 [2/3] (7.01ns)   --->   "%mul61_6_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_467, i32 %v_1_read" [src/srcnn.cpp:141->src/srcnn.cpp:417]   --->   Operation 72 'fmul' 'mul61_6_i_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 73 [2/3] (7.01ns)   --->   "%mul61_7_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_468, i32 %v_1_read" [src/srcnn.cpp:141->src/srcnn.cpp:417]   --->   Operation 73 'fmul' 'mul61_7_i_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.01>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln139 = zext i2 %lshr_ln3" [src/srcnn.cpp:139->src/srcnn.cpp:417]   --->   Operation 74 'zext' 'zext_ln139' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 75 [1/3] (7.01ns)   --->   "%mul1_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_461, i32 %v_1_read" [src/srcnn.cpp:141->src/srcnn.cpp:417]   --->   Operation 75 'fmul' 'mul1_i_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%acc2_addr = getelementptr i32 %acc2, i64 0, i64 %zext_ln139" [src/srcnn.cpp:141->src/srcnn.cpp:417]   --->   Operation 76 'getelementptr' 'acc2_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 77 [2/2] (0.67ns)   --->   "%acc2_load = load i2 %acc2_addr" [src/srcnn.cpp:141->src/srcnn.cpp:417]   --->   Operation 77 'load' 'acc2_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%acc2_1_addr = getelementptr i32 %acc2_1, i64 0, i64 %zext_ln139" [src/srcnn.cpp:141->src/srcnn.cpp:417]   --->   Operation 78 'getelementptr' 'acc2_1_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%acc2_2_addr = getelementptr i32 %acc2_2, i64 0, i64 %zext_ln139" [src/srcnn.cpp:141->src/srcnn.cpp:417]   --->   Operation 79 'getelementptr' 'acc2_2_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "%acc2_3_addr = getelementptr i32 %acc2_3, i64 0, i64 %zext_ln139" [src/srcnn.cpp:141->src/srcnn.cpp:417]   --->   Operation 80 'getelementptr' 'acc2_3_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "%acc2_4_addr = getelementptr i32 %acc2_4, i64 0, i64 %zext_ln139" [src/srcnn.cpp:141->src/srcnn.cpp:417]   --->   Operation 81 'getelementptr' 'acc2_4_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%acc2_5_addr = getelementptr i32 %acc2_5, i64 0, i64 %zext_ln139" [src/srcnn.cpp:141->src/srcnn.cpp:417]   --->   Operation 82 'getelementptr' 'acc2_5_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "%acc2_6_addr = getelementptr i32 %acc2_6, i64 0, i64 %zext_ln139" [src/srcnn.cpp:141->src/srcnn.cpp:417]   --->   Operation 83 'getelementptr' 'acc2_6_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 84 [1/3] (7.01ns)   --->   "%mul61_1_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_462, i32 %v_1_read" [src/srcnn.cpp:141->src/srcnn.cpp:417]   --->   Operation 84 'fmul' 'mul61_1_i_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 85 [1/3] (7.01ns)   --->   "%mul61_2_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_463, i32 %v_1_read" [src/srcnn.cpp:141->src/srcnn.cpp:417]   --->   Operation 85 'fmul' 'mul61_2_i_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 86 [1/3] (7.01ns)   --->   "%mul61_3_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_464, i32 %v_1_read" [src/srcnn.cpp:141->src/srcnn.cpp:417]   --->   Operation 86 'fmul' 'mul61_3_i_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 87 [1/3] (7.01ns)   --->   "%mul61_4_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_465, i32 %v_1_read" [src/srcnn.cpp:141->src/srcnn.cpp:417]   --->   Operation 87 'fmul' 'mul61_4_i_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 88 [1/3] (7.01ns)   --->   "%mul61_5_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_466, i32 %v_1_read" [src/srcnn.cpp:141->src/srcnn.cpp:417]   --->   Operation 88 'fmul' 'mul61_5_i_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 89 [1/3] (7.01ns)   --->   "%mul61_6_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_467, i32 %v_1_read" [src/srcnn.cpp:141->src/srcnn.cpp:417]   --->   Operation 89 'fmul' 'mul61_6_i_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 90 [1/3] (7.01ns)   --->   "%mul61_7_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_468, i32 %v_1_read" [src/srcnn.cpp:141->src/srcnn.cpp:417]   --->   Operation 90 'fmul' 'mul61_7_i_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 91 [1/1] (0.00ns)   --->   "%acc2_7_addr = getelementptr i32 %acc2_7, i64 0, i64 %zext_ln139" [src/srcnn.cpp:141->src/srcnn.cpp:417]   --->   Operation 91 'getelementptr' 'acc2_7_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 92 [2/2] (0.67ns)   --->   "%acc2_1_load = load i2 %acc2_1_addr" [src/srcnn.cpp:141->src/srcnn.cpp:417]   --->   Operation 92 'load' 'acc2_1_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_5 : Operation 93 [2/2] (0.67ns)   --->   "%acc2_2_load = load i2 %acc2_2_addr" [src/srcnn.cpp:141->src/srcnn.cpp:417]   --->   Operation 93 'load' 'acc2_2_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_5 : Operation 94 [2/2] (0.67ns)   --->   "%acc2_3_load = load i2 %acc2_3_addr" [src/srcnn.cpp:141->src/srcnn.cpp:417]   --->   Operation 94 'load' 'acc2_3_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_5 : Operation 95 [2/2] (0.67ns)   --->   "%acc2_4_load = load i2 %acc2_4_addr" [src/srcnn.cpp:141->src/srcnn.cpp:417]   --->   Operation 95 'load' 'acc2_4_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_5 : Operation 96 [2/2] (0.67ns)   --->   "%acc2_5_load = load i2 %acc2_5_addr" [src/srcnn.cpp:141->src/srcnn.cpp:417]   --->   Operation 96 'load' 'acc2_5_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_5 : Operation 97 [2/2] (0.67ns)   --->   "%acc2_6_load = load i2 %acc2_6_addr" [src/srcnn.cpp:141->src/srcnn.cpp:417]   --->   Operation 97 'load' 'acc2_6_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_5 : Operation 98 [2/2] (0.67ns)   --->   "%acc2_7_load = load i2 %acc2_7_addr" [src/srcnn.cpp:141->src/srcnn.cpp:417]   --->   Operation 98 'load' 'acc2_7_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>

State 6 <SV = 5> <Delay = 7.11>
ST_6 : Operation 99 [1/2] (0.67ns)   --->   "%acc2_load = load i2 %acc2_addr" [src/srcnn.cpp:141->src/srcnn.cpp:417]   --->   Operation 99 'load' 'acc2_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_6 : [1/1] (1.31ns)   --->   Input mux for Operation 100 '%add1_i_i = fadd i32 %acc2_load, i32 %mul1_i_i'
ST_6 : Operation 100 [4/4] (5.12ns)   --->   "%add1_i_i = fadd i32 %acc2_load, i32 %mul1_i_i" [src/srcnn.cpp:141->src/srcnn.cpp:417]   --->   Operation 100 'fadd' 'add1_i_i' <Predicate = true> <Delay = 5.12> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 101 [1/2] (0.67ns)   --->   "%acc2_1_load = load i2 %acc2_1_addr" [src/srcnn.cpp:141->src/srcnn.cpp:417]   --->   Operation 101 'load' 'acc2_1_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_6 : [1/1] (1.31ns)   --->   Input mux for Operation 102 '%add64_1_i_i = fadd i32 %acc2_1_load, i32 %mul61_1_i_i'
ST_6 : Operation 102 [4/4] (5.12ns)   --->   "%add64_1_i_i = fadd i32 %acc2_1_load, i32 %mul61_1_i_i" [src/srcnn.cpp:141->src/srcnn.cpp:417]   --->   Operation 102 'fadd' 'add64_1_i_i' <Predicate = true> <Delay = 5.12> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 103 [1/2] (0.67ns)   --->   "%acc2_2_load = load i2 %acc2_2_addr" [src/srcnn.cpp:141->src/srcnn.cpp:417]   --->   Operation 103 'load' 'acc2_2_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_6 : [1/1] (1.31ns)   --->   Input mux for Operation 104 '%add64_2_i_i = fadd i32 %acc2_2_load, i32 %mul61_2_i_i'
ST_6 : Operation 104 [4/4] (5.12ns)   --->   "%add64_2_i_i = fadd i32 %acc2_2_load, i32 %mul61_2_i_i" [src/srcnn.cpp:141->src/srcnn.cpp:417]   --->   Operation 104 'fadd' 'add64_2_i_i' <Predicate = true> <Delay = 5.12> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 105 [1/2] (0.67ns)   --->   "%acc2_3_load = load i2 %acc2_3_addr" [src/srcnn.cpp:141->src/srcnn.cpp:417]   --->   Operation 105 'load' 'acc2_3_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_6 : [1/1] (1.31ns)   --->   Input mux for Operation 106 '%add64_3_i_i = fadd i32 %acc2_3_load, i32 %mul61_3_i_i'
ST_6 : Operation 106 [4/4] (5.12ns)   --->   "%add64_3_i_i = fadd i32 %acc2_3_load, i32 %mul61_3_i_i" [src/srcnn.cpp:141->src/srcnn.cpp:417]   --->   Operation 106 'fadd' 'add64_3_i_i' <Predicate = true> <Delay = 5.12> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 107 [1/2] (0.67ns)   --->   "%acc2_4_load = load i2 %acc2_4_addr" [src/srcnn.cpp:141->src/srcnn.cpp:417]   --->   Operation 107 'load' 'acc2_4_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_6 : [1/1] (1.31ns)   --->   Input mux for Operation 108 '%add64_4_i_i = fadd i32 %acc2_4_load, i32 %mul61_4_i_i'
ST_6 : Operation 108 [4/4] (5.12ns)   --->   "%add64_4_i_i = fadd i32 %acc2_4_load, i32 %mul61_4_i_i" [src/srcnn.cpp:141->src/srcnn.cpp:417]   --->   Operation 108 'fadd' 'add64_4_i_i' <Predicate = true> <Delay = 5.12> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 109 [1/2] (0.67ns)   --->   "%acc2_5_load = load i2 %acc2_5_addr" [src/srcnn.cpp:141->src/srcnn.cpp:417]   --->   Operation 109 'load' 'acc2_5_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_6 : [1/1] (1.31ns)   --->   Input mux for Operation 110 '%add64_5_i_i = fadd i32 %acc2_5_load, i32 %mul61_5_i_i'
ST_6 : Operation 110 [4/4] (5.12ns)   --->   "%add64_5_i_i = fadd i32 %acc2_5_load, i32 %mul61_5_i_i" [src/srcnn.cpp:141->src/srcnn.cpp:417]   --->   Operation 110 'fadd' 'add64_5_i_i' <Predicate = true> <Delay = 5.12> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 111 [1/2] (0.67ns)   --->   "%acc2_6_load = load i2 %acc2_6_addr" [src/srcnn.cpp:141->src/srcnn.cpp:417]   --->   Operation 111 'load' 'acc2_6_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_6 : [1/1] (1.31ns)   --->   Input mux for Operation 112 '%add64_6_i_i = fadd i32 %acc2_6_load, i32 %mul61_6_i_i'
ST_6 : Operation 112 [4/4] (5.12ns)   --->   "%add64_6_i_i = fadd i32 %acc2_6_load, i32 %mul61_6_i_i" [src/srcnn.cpp:141->src/srcnn.cpp:417]   --->   Operation 112 'fadd' 'add64_6_i_i' <Predicate = true> <Delay = 5.12> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 113 [1/2] (0.67ns)   --->   "%acc2_7_load = load i2 %acc2_7_addr" [src/srcnn.cpp:141->src/srcnn.cpp:417]   --->   Operation 113 'load' 'acc2_7_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_6 : [1/1] (1.31ns)   --->   Input mux for Operation 114 '%add64_7_i_i = fadd i32 %acc2_7_load, i32 %mul61_7_i_i'
ST_6 : Operation 114 [4/4] (5.12ns)   --->   "%add64_7_i_i = fadd i32 %acc2_7_load, i32 %mul61_7_i_i" [src/srcnn.cpp:141->src/srcnn.cpp:417]   --->   Operation 114 'fadd' 'add64_7_i_i' <Predicate = true> <Delay = 5.12> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.43>
ST_7 : Operation 115 [3/4] (6.43ns)   --->   "%add1_i_i = fadd i32 %acc2_load, i32 %mul1_i_i" [src/srcnn.cpp:141->src/srcnn.cpp:417]   --->   Operation 115 'fadd' 'add1_i_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 116 [3/4] (6.43ns)   --->   "%add64_1_i_i = fadd i32 %acc2_1_load, i32 %mul61_1_i_i" [src/srcnn.cpp:141->src/srcnn.cpp:417]   --->   Operation 116 'fadd' 'add64_1_i_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 117 [3/4] (6.43ns)   --->   "%add64_2_i_i = fadd i32 %acc2_2_load, i32 %mul61_2_i_i" [src/srcnn.cpp:141->src/srcnn.cpp:417]   --->   Operation 117 'fadd' 'add64_2_i_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 118 [3/4] (6.43ns)   --->   "%add64_3_i_i = fadd i32 %acc2_3_load, i32 %mul61_3_i_i" [src/srcnn.cpp:141->src/srcnn.cpp:417]   --->   Operation 118 'fadd' 'add64_3_i_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 119 [3/4] (6.43ns)   --->   "%add64_4_i_i = fadd i32 %acc2_4_load, i32 %mul61_4_i_i" [src/srcnn.cpp:141->src/srcnn.cpp:417]   --->   Operation 119 'fadd' 'add64_4_i_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 120 [3/4] (6.43ns)   --->   "%add64_5_i_i = fadd i32 %acc2_5_load, i32 %mul61_5_i_i" [src/srcnn.cpp:141->src/srcnn.cpp:417]   --->   Operation 120 'fadd' 'add64_5_i_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 121 [3/4] (6.43ns)   --->   "%add64_6_i_i = fadd i32 %acc2_6_load, i32 %mul61_6_i_i" [src/srcnn.cpp:141->src/srcnn.cpp:417]   --->   Operation 121 'fadd' 'add64_6_i_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 122 [3/4] (6.43ns)   --->   "%add64_7_i_i = fadd i32 %acc2_7_load, i32 %mul61_7_i_i" [src/srcnn.cpp:141->src/srcnn.cpp:417]   --->   Operation 122 'fadd' 'add64_7_i_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.43>
ST_8 : Operation 123 [2/4] (6.43ns)   --->   "%add1_i_i = fadd i32 %acc2_load, i32 %mul1_i_i" [src/srcnn.cpp:141->src/srcnn.cpp:417]   --->   Operation 123 'fadd' 'add1_i_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 124 [2/4] (6.43ns)   --->   "%add64_1_i_i = fadd i32 %acc2_1_load, i32 %mul61_1_i_i" [src/srcnn.cpp:141->src/srcnn.cpp:417]   --->   Operation 124 'fadd' 'add64_1_i_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 125 [2/4] (6.43ns)   --->   "%add64_2_i_i = fadd i32 %acc2_2_load, i32 %mul61_2_i_i" [src/srcnn.cpp:141->src/srcnn.cpp:417]   --->   Operation 125 'fadd' 'add64_2_i_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 126 [2/4] (6.43ns)   --->   "%add64_3_i_i = fadd i32 %acc2_3_load, i32 %mul61_3_i_i" [src/srcnn.cpp:141->src/srcnn.cpp:417]   --->   Operation 126 'fadd' 'add64_3_i_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 127 [2/4] (6.43ns)   --->   "%add64_4_i_i = fadd i32 %acc2_4_load, i32 %mul61_4_i_i" [src/srcnn.cpp:141->src/srcnn.cpp:417]   --->   Operation 127 'fadd' 'add64_4_i_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 128 [2/4] (6.43ns)   --->   "%add64_5_i_i = fadd i32 %acc2_5_load, i32 %mul61_5_i_i" [src/srcnn.cpp:141->src/srcnn.cpp:417]   --->   Operation 128 'fadd' 'add64_5_i_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 129 [2/4] (6.43ns)   --->   "%add64_6_i_i = fadd i32 %acc2_6_load, i32 %mul61_6_i_i" [src/srcnn.cpp:141->src/srcnn.cpp:417]   --->   Operation 129 'fadd' 'add64_6_i_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 130 [2/4] (6.43ns)   --->   "%add64_7_i_i = fadd i32 %acc2_7_load, i32 %mul61_7_i_i" [src/srcnn.cpp:141->src/srcnn.cpp:417]   --->   Operation 130 'fadd' 'add64_7_i_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 150 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 150 'ret' 'ret_ln0' <Predicate = (tmp)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 7.11>
ST_9 : Operation 131 [1/1] (0.00ns)   --->   "%speclooptripcount_ln139 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4" [src/srcnn.cpp:139->src/srcnn.cpp:417]   --->   Operation 131 'speclooptripcount' 'speclooptripcount_ln139' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 132 [1/1] (0.00ns)   --->   "%specloopname_ln139 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18" [src/srcnn.cpp:139->src/srcnn.cpp:417]   --->   Operation 132 'specloopname' 'specloopname_ln139' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 133 [1/4] (6.43ns)   --->   "%add1_i_i = fadd i32 %acc2_load, i32 %mul1_i_i" [src/srcnn.cpp:141->src/srcnn.cpp:417]   --->   Operation 133 'fadd' 'add1_i_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 134 [1/4] (6.43ns)   --->   "%add64_1_i_i = fadd i32 %acc2_1_load, i32 %mul61_1_i_i" [src/srcnn.cpp:141->src/srcnn.cpp:417]   --->   Operation 134 'fadd' 'add64_1_i_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 135 [1/4] (6.43ns)   --->   "%add64_2_i_i = fadd i32 %acc2_2_load, i32 %mul61_2_i_i" [src/srcnn.cpp:141->src/srcnn.cpp:417]   --->   Operation 135 'fadd' 'add64_2_i_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 136 [1/4] (6.43ns)   --->   "%add64_3_i_i = fadd i32 %acc2_3_load, i32 %mul61_3_i_i" [src/srcnn.cpp:141->src/srcnn.cpp:417]   --->   Operation 136 'fadd' 'add64_3_i_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 137 [1/4] (6.43ns)   --->   "%add64_4_i_i = fadd i32 %acc2_4_load, i32 %mul61_4_i_i" [src/srcnn.cpp:141->src/srcnn.cpp:417]   --->   Operation 137 'fadd' 'add64_4_i_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 138 [1/4] (6.43ns)   --->   "%add64_5_i_i = fadd i32 %acc2_5_load, i32 %mul61_5_i_i" [src/srcnn.cpp:141->src/srcnn.cpp:417]   --->   Operation 138 'fadd' 'add64_5_i_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 139 [1/4] (6.43ns)   --->   "%add64_6_i_i = fadd i32 %acc2_6_load, i32 %mul61_6_i_i" [src/srcnn.cpp:141->src/srcnn.cpp:417]   --->   Operation 139 'fadd' 'add64_6_i_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 140 [1/4] (6.43ns)   --->   "%add64_7_i_i = fadd i32 %acc2_7_load, i32 %mul61_7_i_i" [src/srcnn.cpp:141->src/srcnn.cpp:417]   --->   Operation 140 'fadd' 'add64_7_i_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 141 [1/1] (0.67ns)   --->   "%store_ln141 = store i32 %add1_i_i, i2 %acc2_addr" [src/srcnn.cpp:141->src/srcnn.cpp:417]   --->   Operation 141 'store' 'store_ln141' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_9 : Operation 142 [1/1] (0.67ns)   --->   "%store_ln141 = store i32 %add64_1_i_i, i2 %acc2_1_addr" [src/srcnn.cpp:141->src/srcnn.cpp:417]   --->   Operation 142 'store' 'store_ln141' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_9 : Operation 143 [1/1] (0.67ns)   --->   "%store_ln141 = store i32 %add64_2_i_i, i2 %acc2_2_addr" [src/srcnn.cpp:141->src/srcnn.cpp:417]   --->   Operation 143 'store' 'store_ln141' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_9 : Operation 144 [1/1] (0.67ns)   --->   "%store_ln141 = store i32 %add64_3_i_i, i2 %acc2_3_addr" [src/srcnn.cpp:141->src/srcnn.cpp:417]   --->   Operation 144 'store' 'store_ln141' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_9 : Operation 145 [1/1] (0.67ns)   --->   "%store_ln141 = store i32 %add64_4_i_i, i2 %acc2_4_addr" [src/srcnn.cpp:141->src/srcnn.cpp:417]   --->   Operation 145 'store' 'store_ln141' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_9 : Operation 146 [1/1] (0.67ns)   --->   "%store_ln141 = store i32 %add64_5_i_i, i2 %acc2_5_addr" [src/srcnn.cpp:141->src/srcnn.cpp:417]   --->   Operation 146 'store' 'store_ln141' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_9 : Operation 147 [1/1] (0.67ns)   --->   "%store_ln141 = store i32 %add64_6_i_i, i2 %acc2_6_addr" [src/srcnn.cpp:141->src/srcnn.cpp:417]   --->   Operation 147 'store' 'store_ln141' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_9 : Operation 148 [1/1] (0.67ns)   --->   "%store_ln141 = store i32 %add64_7_i_i, i2 %acc2_7_addr" [src/srcnn.cpp:141->src/srcnn.cpp:417]   --->   Operation 148 'store' 'store_ln141' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_9 : Operation 149 [1/1] (0.00ns)   --->   "%br_ln139 = br void %for.inc65.i.i" [src/srcnn.cpp:139->src/srcnn.cpp:417]   --->   Operation 149 'br' 'br_ln139' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.237ns
The critical path consists of the following:
	'alloca' operation ('n2') [19]  (0.000 ns)
	'load' operation ('n2', src/srcnn.cpp:139->src/srcnn.cpp:417) on local variable 'n2' [33]  (0.000 ns)
	'getelementptr' operation ('srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_453', src/srcnn.cpp:141->src/srcnn.cpp:417) [44]  (0.000 ns)
	'load' operation ('srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_461', src/srcnn.cpp:141->src/srcnn.cpp:417) on array 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15' [52]  (1.237 ns)

 <State 2>: 1.237ns
The critical path consists of the following:
	'load' operation ('srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_461', src/srcnn.cpp:141->src/srcnn.cpp:417) on array 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15' [52]  (1.237 ns)

 <State 3>: 7.016ns
The critical path consists of the following:
	multiplexor before operation 'fmul' with delay (1.317 ns)
'fmul' operation ('mul1_i_i', src/srcnn.cpp:141->src/srcnn.cpp:417) [53]  (5.699 ns)

 <State 4>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul1_i_i', src/srcnn.cpp:141->src/srcnn.cpp:417) [53]  (7.016 ns)

 <State 5>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul1_i_i', src/srcnn.cpp:141->src/srcnn.cpp:417) [53]  (7.016 ns)

 <State 6>: 7.114ns
The critical path consists of the following:
	'load' operation ('acc2_load', src/srcnn.cpp:141->src/srcnn.cpp:417) on array 'acc2' [55]  (0.677 ns)
	multiplexor before operation 'fadd' with delay (1.317 ns)
'fadd' operation ('add1_i_i', src/srcnn.cpp:141->src/srcnn.cpp:417) [56]  (5.120 ns)

 <State 7>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add1_i_i', src/srcnn.cpp:141->src/srcnn.cpp:417) [56]  (6.437 ns)

 <State 8>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add1_i_i', src/srcnn.cpp:141->src/srcnn.cpp:417) [56]  (6.437 ns)

 <State 9>: 7.114ns
The critical path consists of the following:
	'fadd' operation ('add1_i_i', src/srcnn.cpp:141->src/srcnn.cpp:417) [56]  (6.437 ns)
	'store' operation ('store_ln141', src/srcnn.cpp:141->src/srcnn.cpp:417) of variable 'add1_i_i', src/srcnn.cpp:141->src/srcnn.cpp:417 on array 'acc2' [92]  (0.677 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
