03:53:34 INFO  : Registering command handlers for SDK TCF services
03:53:35 INFO  : Launching XSCT server: xsct.bat -interactive C:\ECE1195\Lab4\CPU\CPU.sdk\temp_xsdb_launch_script.tcl
03:53:38 INFO  : XSCT server has started successfully.
03:53:41 INFO  : Successfully done setting XSCT server connection channel  
03:53:41 INFO  : Successfully done setting SDK workspace  
03:53:41 INFO  : Processing command line option -hwspec C:/ECE1195/Lab4/CPU/CPU.sdk/CPU_0_wrapper.hdf.
03:59:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:59:08 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AEE2CEA' is selected.
03:59:08 INFO  : 'jtag frequency' command is executed.
03:59:08 INFO  : Sourcing of 'C:/ECE1195/Lab4/CPU/CPU.sdk/CPU_0_wrapper_hw_platform_0/ps7_init.tcl' is done.
03:59:08 INFO  : Context for 'APU' is selected.
03:59:08 INFO  : System reset is completed.
03:59:11 INFO  : 'after 3000' command is executed.
03:59:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CEA" && level==0} -index 1' command is executed.
03:59:13 INFO  : FPGA configured successfully with bitstream "C:/ECE1195/Lab4/CPU/CPU.sdk/CPU_0_wrapper_hw_platform_0/CPU_0_wrapper.bit"
03:59:13 INFO  : Context for 'APU' is selected.
03:59:13 INFO  : Hardware design information is loaded from 'C:/ECE1195/Lab4/CPU/CPU.sdk/CPU_0_wrapper_hw_platform_0/system.hdf'.
03:59:13 INFO  : 'configparams force-mem-access 1' command is executed.
03:59:13 INFO  : Context for 'APU' is selected.
03:59:14 INFO  : 'ps7_init' command is executed.
03:59:14 INFO  : 'ps7_post_config' command is executed.
03:59:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:59:14 INFO  : The application 'C:/ECE1195/Lab4/CPU/CPU.sdk/CPU/Debug/CPU.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:59:14 INFO  : 'configparams force-mem-access 0' command is executed.
03:59:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/ECE1195/Lab4/CPU/CPU.sdk/CPU_0_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CEA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CEA" && level==0} -index 1
fpga -file C:/ECE1195/Lab4/CPU/CPU.sdk/CPU_0_wrapper_hw_platform_0/CPU_0_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CEA"} -index 0
loadhw -hw C:/ECE1195/Lab4/CPU/CPU.sdk/CPU_0_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CEA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CEA"} -index 0
dow C:/ECE1195/Lab4/CPU/CPU.sdk/CPU/Debug/CPU.elf
configparams force-mem-access 0
----------------End of Script----------------

03:59:14 INFO  : Memory regions updated for context APU
03:59:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:59:14 INFO  : 'con' command is executed.
03:59:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CEA"} -index 0
con
----------------End of Script----------------

03:59:14 INFO  : Launch script is exported to file 'C:\ECE1195\Lab4\CPU\CPU.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_cpu.elf_on_local.tcl'
04:04:56 INFO  : Disconnected from the channel tcfchan#1.
04:04:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
04:04:57 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AEE2CEA' is selected.
04:04:57 INFO  : 'jtag frequency' command is executed.
04:04:58 INFO  : Sourcing of 'C:/ECE1195/Lab4/CPU/CPU.sdk/CPU_0_wrapper_hw_platform_0/ps7_init.tcl' is done.
04:04:58 INFO  : Context for 'APU' is selected.
04:04:58 INFO  : System reset is completed.
04:05:01 INFO  : 'after 3000' command is executed.
04:05:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CEA" && level==0} -index 1' command is executed.
04:05:03 INFO  : FPGA configured successfully with bitstream "C:/ECE1195/Lab4/CPU/CPU.sdk/CPU_0_wrapper_hw_platform_0/CPU_0_wrapper.bit"
04:05:03 INFO  : Context for 'APU' is selected.
04:05:04 INFO  : Hardware design information is loaded from 'C:/ECE1195/Lab4/CPU/CPU.sdk/CPU_0_wrapper_hw_platform_0/system.hdf'.
04:05:04 INFO  : 'configparams force-mem-access 1' command is executed.
04:05:04 INFO  : Context for 'APU' is selected.
04:05:05 INFO  : 'ps7_init' command is executed.
04:05:05 INFO  : 'ps7_post_config' command is executed.
04:05:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:05:05 INFO  : The application 'C:/ECE1195/Lab4/CPU/CPU.sdk/CPU/Debug/CPU.elf' is downloaded to processor 'ps7_cortexa9_0'.
04:05:05 INFO  : 'configparams force-mem-access 0' command is executed.
04:05:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/ECE1195/Lab4/CPU/CPU.sdk/CPU_0_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CEA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CEA" && level==0} -index 1
fpga -file C:/ECE1195/Lab4/CPU/CPU.sdk/CPU_0_wrapper_hw_platform_0/CPU_0_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CEA"} -index 0
loadhw -hw C:/ECE1195/Lab4/CPU/CPU.sdk/CPU_0_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CEA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CEA"} -index 0
dow C:/ECE1195/Lab4/CPU/CPU.sdk/CPU/Debug/CPU.elf
configparams force-mem-access 0
----------------End of Script----------------

04:05:05 INFO  : Memory regions updated for context APU
04:05:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:05:05 INFO  : 'con' command is executed.
04:05:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CEA"} -index 0
con
----------------End of Script----------------

04:05:05 INFO  : Launch script is exported to file 'C:\ECE1195\Lab4\CPU\CPU.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_cpu.elf_on_local.tcl'
04:13:53 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1637226814841,  Project:1637225574796
04:13:53 INFO  : Project CPU_0_wrapper_hw_platform_0's source hardware specification located at C:/ECE1195/Lab4/CPU/CPU.sdk/CPU_0_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
04:13:57 INFO  : Copied contents of C:/ECE1195/Lab4/CPU/CPU.sdk/CPU_0_wrapper.hdf into \CPU_0_wrapper_hw_platform_0\system.hdf.
04:13:59 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
04:14:02 INFO  : 
04:14:03 INFO  : Updating hardware inferred compiler options for CPU.
04:14:03 INFO  : Clearing existing target manager status.
04:14:03 INFO  : Closing and re-opening the MSS file of ther project CPU_bsp
04:14:03 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
04:14:05 WARN  : Linker script will not be updated automatically. Users need to update it manually.
04:14:47 INFO  : Disconnected from the channel tcfchan#2.
04:14:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
04:14:49 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AEE2CEA' is selected.
04:14:49 INFO  : 'jtag frequency' command is executed.
04:14:49 INFO  : Sourcing of 'C:/ECE1195/Lab4/CPU/CPU.sdk/CPU_0_wrapper_hw_platform_0/ps7_init.tcl' is done.
04:14:49 INFO  : Context for 'APU' is selected.
04:14:49 INFO  : System reset is completed.
04:14:52 INFO  : 'after 3000' command is executed.
04:14:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CEA" && level==0} -index 1' command is executed.
04:14:54 INFO  : FPGA configured successfully with bitstream "C:/ECE1195/Lab4/CPU/CPU.sdk/CPU_0_wrapper_hw_platform_0/CPU_0_wrapper.bit"
04:14:54 INFO  : Context for 'APU' is selected.
04:14:54 INFO  : Hardware design information is loaded from 'C:/ECE1195/Lab4/CPU/CPU.sdk/CPU_0_wrapper_hw_platform_0/system.hdf'.
04:14:54 INFO  : 'configparams force-mem-access 1' command is executed.
04:14:54 INFO  : Context for 'APU' is selected.
04:14:55 INFO  : 'ps7_init' command is executed.
04:14:55 INFO  : 'ps7_post_config' command is executed.
04:14:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:14:55 INFO  : The application 'C:/ECE1195/Lab4/CPU/CPU.sdk/CPU/Debug/CPU.elf' is downloaded to processor 'ps7_cortexa9_0'.
04:14:55 INFO  : 'configparams force-mem-access 0' command is executed.
04:14:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/ECE1195/Lab4/CPU/CPU.sdk/CPU_0_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CEA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CEA" && level==0} -index 1
fpga -file C:/ECE1195/Lab4/CPU/CPU.sdk/CPU_0_wrapper_hw_platform_0/CPU_0_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CEA"} -index 0
loadhw -hw C:/ECE1195/Lab4/CPU/CPU.sdk/CPU_0_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CEA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CEA"} -index 0
dow C:/ECE1195/Lab4/CPU/CPU.sdk/CPU/Debug/CPU.elf
configparams force-mem-access 0
----------------End of Script----------------

04:14:55 INFO  : Memory regions updated for context APU
04:14:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:14:55 INFO  : 'con' command is executed.
04:14:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CEA"} -index 0
con
----------------End of Script----------------

04:14:55 INFO  : Launch script is exported to file 'C:\ECE1195\Lab4\CPU\CPU.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_cpu.elf_on_local.tcl'
04:28:06 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1637227659969,  Project:1637226814841
04:28:06 INFO  : Project CPU_0_wrapper_hw_platform_0's source hardware specification located at C:/ECE1195/Lab4/CPU/CPU.sdk/CPU_0_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
04:28:11 INFO  : Copied contents of C:/ECE1195/Lab4/CPU/CPU.sdk/CPU_0_wrapper.hdf into \CPU_0_wrapper_hw_platform_0\system.hdf.
04:28:14 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
04:28:16 INFO  : 
04:28:17 INFO  : Updating hardware inferred compiler options for CPU.
04:28:17 INFO  : Clearing existing target manager status.
04:28:17 INFO  : Closing and re-opening the MSS file of ther project CPU_bsp
04:28:17 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
04:28:19 WARN  : Linker script will not be updated automatically. Users need to update it manually.
04:29:19 INFO  : Disconnected from the channel tcfchan#3.
04:29:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
04:29:21 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AEE2CEA' is selected.
04:29:21 INFO  : 'jtag frequency' command is executed.
04:29:21 INFO  : Sourcing of 'C:/ECE1195/Lab4/CPU/CPU.sdk/CPU_0_wrapper_hw_platform_0/ps7_init.tcl' is done.
04:29:21 INFO  : Context for 'APU' is selected.
04:29:21 INFO  : System reset is completed.
04:29:24 INFO  : 'after 3000' command is executed.
04:29:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CEA" && level==0} -index 1' command is executed.
04:29:26 INFO  : FPGA configured successfully with bitstream "C:/ECE1195/Lab4/CPU/CPU.sdk/CPU_0_wrapper_hw_platform_0/CPU_0_wrapper.bit"
04:29:26 INFO  : Context for 'APU' is selected.
04:29:26 INFO  : Hardware design information is loaded from 'C:/ECE1195/Lab4/CPU/CPU.sdk/CPU_0_wrapper_hw_platform_0/system.hdf'.
04:29:26 INFO  : 'configparams force-mem-access 1' command is executed.
04:29:26 INFO  : Context for 'APU' is selected.
04:29:27 INFO  : 'ps7_init' command is executed.
04:29:27 INFO  : 'ps7_post_config' command is executed.
04:29:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:29:27 INFO  : The application 'C:/ECE1195/Lab4/CPU/CPU.sdk/CPU/Debug/CPU.elf' is downloaded to processor 'ps7_cortexa9_0'.
04:29:27 INFO  : 'configparams force-mem-access 0' command is executed.
04:29:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/ECE1195/Lab4/CPU/CPU.sdk/CPU_0_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CEA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CEA" && level==0} -index 1
fpga -file C:/ECE1195/Lab4/CPU/CPU.sdk/CPU_0_wrapper_hw_platform_0/CPU_0_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CEA"} -index 0
loadhw -hw C:/ECE1195/Lab4/CPU/CPU.sdk/CPU_0_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CEA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CEA"} -index 0
dow C:/ECE1195/Lab4/CPU/CPU.sdk/CPU/Debug/CPU.elf
configparams force-mem-access 0
----------------End of Script----------------

04:29:27 INFO  : Memory regions updated for context APU
04:29:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:29:27 INFO  : 'con' command is executed.
04:29:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CEA"} -index 0
con
----------------End of Script----------------

04:29:27 INFO  : Launch script is exported to file 'C:\ECE1195\Lab4\CPU\CPU.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_cpu.elf_on_local.tcl'
04:57:12 INFO  : Disconnected from the channel tcfchan#4.
04:57:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
04:57:13 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AEE2CEA' is selected.
04:57:13 INFO  : 'jtag frequency' command is executed.
04:57:13 INFO  : Sourcing of 'C:/ECE1195/Lab4/CPU/CPU.sdk/CPU_0_wrapper_hw_platform_0/ps7_init.tcl' is done.
04:57:13 INFO  : Context for 'APU' is selected.
04:57:13 INFO  : System reset is completed.
04:57:16 INFO  : 'after 3000' command is executed.
04:57:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CEA" && level==0} -index 1' command is executed.
04:57:19 INFO  : FPGA configured successfully with bitstream "C:/ECE1195/Lab4/CPU/CPU.sdk/CPU_0_wrapper_hw_platform_0/CPU_0_wrapper.bit"
04:57:19 INFO  : Context for 'APU' is selected.
04:57:19 INFO  : Hardware design information is loaded from 'C:/ECE1195/Lab4/CPU/CPU.sdk/CPU_0_wrapper_hw_platform_0/system.hdf'.
04:57:19 INFO  : 'configparams force-mem-access 1' command is executed.
04:57:19 INFO  : Context for 'APU' is selected.
04:57:19 INFO  : 'ps7_init' command is executed.
04:57:19 INFO  : 'ps7_post_config' command is executed.
04:57:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:57:20 INFO  : The application 'C:/ECE1195/Lab4/CPU/CPU.sdk/CPU/Debug/CPU.elf' is downloaded to processor 'ps7_cortexa9_0'.
04:57:20 INFO  : 'configparams force-mem-access 0' command is executed.
04:57:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/ECE1195/Lab4/CPU/CPU.sdk/CPU_0_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CEA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CEA" && level==0} -index 1
fpga -file C:/ECE1195/Lab4/CPU/CPU.sdk/CPU_0_wrapper_hw_platform_0/CPU_0_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CEA"} -index 0
loadhw -hw C:/ECE1195/Lab4/CPU/CPU.sdk/CPU_0_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CEA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CEA"} -index 0
dow C:/ECE1195/Lab4/CPU/CPU.sdk/CPU/Debug/CPU.elf
configparams force-mem-access 0
----------------End of Script----------------

04:57:20 INFO  : Memory regions updated for context APU
04:57:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:57:20 INFO  : 'con' command is executed.
04:57:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CEA"} -index 0
con
----------------End of Script----------------

04:57:20 INFO  : Launch script is exported to file 'C:\ECE1195\Lab4\CPU\CPU.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_cpu.elf_on_local.tcl'
05:08:54 INFO  : Disconnected from the channel tcfchan#5.
05:08:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
05:08:56 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AEE2CEA' is selected.
05:08:56 INFO  : 'jtag frequency' command is executed.
05:08:56 INFO  : Sourcing of 'C:/ECE1195/Lab4/CPU/CPU.sdk/CPU_0_wrapper_hw_platform_0/ps7_init.tcl' is done.
05:08:56 INFO  : Context for 'APU' is selected.
05:08:56 INFO  : System reset is completed.
05:08:59 INFO  : 'after 3000' command is executed.
05:08:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CEA" && level==0} -index 1' command is executed.
05:09:01 INFO  : FPGA configured successfully with bitstream "C:/ECE1195/Lab4/CPU/CPU.sdk/CPU_0_wrapper_hw_platform_0/CPU_0_wrapper.bit"
05:09:01 INFO  : Context for 'APU' is selected.
05:09:01 INFO  : Hardware design information is loaded from 'C:/ECE1195/Lab4/CPU/CPU.sdk/CPU_0_wrapper_hw_platform_0/system.hdf'.
05:09:01 INFO  : 'configparams force-mem-access 1' command is executed.
05:09:01 INFO  : Context for 'APU' is selected.
05:09:02 INFO  : 'ps7_init' command is executed.
05:09:02 INFO  : 'ps7_post_config' command is executed.
05:09:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:09:02 INFO  : The application 'C:/ECE1195/Lab4/CPU/CPU.sdk/CPU/Debug/CPU.elf' is downloaded to processor 'ps7_cortexa9_0'.
05:09:02 INFO  : 'configparams force-mem-access 0' command is executed.
05:09:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/ECE1195/Lab4/CPU/CPU.sdk/CPU_0_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CEA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CEA" && level==0} -index 1
fpga -file C:/ECE1195/Lab4/CPU/CPU.sdk/CPU_0_wrapper_hw_platform_0/CPU_0_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CEA"} -index 0
loadhw -hw C:/ECE1195/Lab4/CPU/CPU.sdk/CPU_0_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CEA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CEA"} -index 0
dow C:/ECE1195/Lab4/CPU/CPU.sdk/CPU/Debug/CPU.elf
configparams force-mem-access 0
----------------End of Script----------------

05:09:02 INFO  : Memory regions updated for context APU
05:09:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:09:02 INFO  : 'con' command is executed.
05:09:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CEA"} -index 0
con
----------------End of Script----------------

05:09:02 INFO  : Launch script is exported to file 'C:\ECE1195\Lab4\CPU\CPU.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_cpu.elf_on_local.tcl'
05:12:09 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1637228851675,  Project:1637227659969
05:12:09 INFO  : Project CPU_0_wrapper_hw_platform_0's source hardware specification located at C:/ECE1195/Lab4/CPU/CPU.sdk/CPU_0_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
05:12:12 INFO  : Copied contents of C:/ECE1195/Lab4/CPU/CPU.sdk/CPU_0_wrapper.hdf into \CPU_0_wrapper_hw_platform_0\system.hdf.
05:12:15 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
05:12:17 INFO  : 
05:12:18 INFO  : Updating hardware inferred compiler options for CPU.
05:12:18 INFO  : Clearing existing target manager status.
05:12:18 INFO  : Closing and re-opening the MSS file of ther project CPU_bsp
05:12:18 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
05:12:20 WARN  : Linker script will not be updated automatically. Users need to update it manually.
05:13:13 INFO  : Disconnected from the channel tcfchan#6.
05:13:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
05:13:14 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AEE2CEA' is selected.
05:13:14 INFO  : 'jtag frequency' command is executed.
05:13:14 INFO  : Sourcing of 'C:/ECE1195/Lab4/CPU/CPU.sdk/CPU_0_wrapper_hw_platform_0/ps7_init.tcl' is done.
05:13:14 INFO  : Context for 'APU' is selected.
05:13:14 INFO  : System reset is completed.
05:13:17 INFO  : 'after 3000' command is executed.
05:13:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CEA" && level==0} -index 1' command is executed.
05:13:20 INFO  : FPGA configured successfully with bitstream "C:/ECE1195/Lab4/CPU/CPU.sdk/CPU_0_wrapper_hw_platform_0/CPU_0_wrapper.bit"
05:13:20 INFO  : Context for 'APU' is selected.
05:13:20 INFO  : Hardware design information is loaded from 'C:/ECE1195/Lab4/CPU/CPU.sdk/CPU_0_wrapper_hw_platform_0/system.hdf'.
05:13:20 INFO  : 'configparams force-mem-access 1' command is executed.
05:13:20 INFO  : Context for 'APU' is selected.
05:13:20 INFO  : 'ps7_init' command is executed.
05:13:20 INFO  : 'ps7_post_config' command is executed.
05:13:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:13:21 INFO  : The application 'C:/ECE1195/Lab4/CPU/CPU.sdk/CPU/Debug/CPU.elf' is downloaded to processor 'ps7_cortexa9_0'.
05:13:21 INFO  : 'configparams force-mem-access 0' command is executed.
05:13:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/ECE1195/Lab4/CPU/CPU.sdk/CPU_0_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CEA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CEA" && level==0} -index 1
fpga -file C:/ECE1195/Lab4/CPU/CPU.sdk/CPU_0_wrapper_hw_platform_0/CPU_0_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CEA"} -index 0
loadhw -hw C:/ECE1195/Lab4/CPU/CPU.sdk/CPU_0_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CEA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CEA"} -index 0
dow C:/ECE1195/Lab4/CPU/CPU.sdk/CPU/Debug/CPU.elf
configparams force-mem-access 0
----------------End of Script----------------

05:13:21 INFO  : Memory regions updated for context APU
05:13:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:13:21 INFO  : 'con' command is executed.
05:13:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CEA"} -index 0
con
----------------End of Script----------------

05:13:21 INFO  : Launch script is exported to file 'C:\ECE1195\Lab4\CPU\CPU.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_cpu.elf_on_local.tcl'
05:23:06 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1637230848086,  Project:1637228851675
05:23:06 INFO  : Project CPU_0_wrapper_hw_platform_0's source hardware specification located at C:/ECE1195/Lab4/CPU/CPU.sdk/CPU_0_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
05:23:07 INFO  : Copied contents of C:/ECE1195/Lab4/CPU/CPU.sdk/CPU_0_wrapper.hdf into \CPU_0_wrapper_hw_platform_0\system.hdf.
05:23:10 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
05:23:13 INFO  : 
05:23:14 INFO  : Updating hardware inferred compiler options for CPU.
05:23:14 INFO  : Clearing existing target manager status.
05:23:14 INFO  : Closing and re-opening the MSS file of ther project CPU_bsp
05:23:14 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
05:23:16 WARN  : Linker script will not be updated automatically. Users need to update it manually.
