Information: Corner cornerFF: no PVT mismatches. (PVT-032)
Information: Corner cornerSS: no PVT mismatches. (PVT-032)
Warning: No valid clocks available in mode 'mode1'. Setting clock frequency to 1 GHz. (POW-034)
****************************************
Report : power
        -significant_digits 2
Design : top
Version: U-2022.12-SP6
Date   : Sun Jun  1 10:57:14 2025
****************************************
Information: Activity propagation will be performed for scenario scenarioFF.
Information: Doing activity propagation for mode 'mode1' and corner 'cornerFF' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario scenarioFF (POW-052)
Warning: No valid clocks available in mode 'mode1'. Setting clock frequency to 1 GHz. (POW-034)
Infomation: Fast mode activity propagation power.rtl_activity_annotation setup is ignored. Always use accurate mode.
Information: Running switching activity propagation in scalar mode!

 **** Information : No. of simulation cycles = 6 ****
Information: Propagated activity on scenario scenarioSS identical to that on scenarioFF (POW-006)
Information: The stitching and editing of coupling caps is turned OFF for design 'top_lib:top/auto_floorplan.design'. (TIM-125)
Information: Design Average RC for design top  (NEX-011)
Information: r = 0.821209 ohm/um, via_r = 1.815407 ohm/cut, c = 0.109434 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 0.810901 ohm/um, via_r = 1.815407 ohm/cut, c = 0.128464 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'top'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 20, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 20, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
************************************************************
Timer Settings:
Delay Calculation Style:                   auto
Signal Integrity Analysis:                 disabled
Timing Window Analysis:                    disabled
Advanced Waveform Propagation:             disabled
Variation Type:                            fixed_derate
Clock Reconvergence Pessimism Removal:     disabled
Advanced Receiver Model:                   disabled
ML Acceleration:                           off
************************************************************
Mode: mode1
Corner: cornerFF
Scenario: scenarioFF
Voltage: 1.32
Temperature: 125.00

Voltage Unit         : 1V
Capacitance Unit     : 1pF
Time Unit            : 1ns
Temperature Unit     : 1C
Dynamic Power Unit   : 1nW
Leakage Power Unit   : 1nW
Warning: No valid clocks available in mode 'mode1'. Setting clock frequency to 1 GHz. (POW-034)

Switched supply net power scaling:
scaling for leakage power

Supply nets:
VDD (power) probability 1.00 (default)
VSS (ground) probability 1.00 (default)
Warning: Power table extrapolation (extrapolation mode) for port ZN on cell ctmi_34 for parameter Tinp. Lowest table value = 0.004000, highest table value = 0.331200, value = 0.000076 (POW-046)
Warning: Power table extrapolation (extrapolation mode) for port ZN on cell ctmi_36 for parameter Tinp. Lowest table value = 0.004000, highest table value = 0.331200, value = 0.000076 (POW-046)
Warning: Power table extrapolation (extrapolation mode) for port ZN on cell ctmi_38 for parameter Tinp. Lowest table value = 0.004000, highest table value = 0.331200, value = 0.000172 (POW-046)
Warning: Power table extrapolation (extrapolation mode) for port ZN on cell ctmi_32 for parameter Tinp. Lowest table value = 0.004000, highest table value = 0.331200, value = 0.000076 (POW-046)

  Cell Internal Power    = 3.67e+03 nW ( 70.3%)
  Net Switching Power    = 1.55e+03 nW ( 29.7%)
Total Dynamic Power      = 5.22e+03 nW (100.0%)

Cell Leakage Power       = 3.53e+02 nW


  Attributes
  ----------
      u  -  User defined power group

Power Group         Internal Power        Switching Power          Leakage Power            Total Power    (   %  )    Attrs
-----------------------------------------------------------------------------------------------------------------------------
io_pad                    0.00e+00               0.00e+00               0.00e+00               0.00e+00    (  0.0%)         
memory                    0.00e+00               0.00e+00               0.00e+00               0.00e+00    (  0.0%)         
black_box                 0.00e+00               0.00e+00               0.00e+00               0.00e+00    (  0.0%)         
clock_network             0.00e+00               0.00e+00               0.00e+00               0.00e+00    (  0.0%)         
register                  0.00e+00               0.00e+00               0.00e+00               0.00e+00    (  0.0%)         
sequential                0.00e+00               0.00e+00               0.00e+00               0.00e+00    (  0.0%)         
combinational             3.67e+03               1.55e+03               3.53e+02               5.57e+03    (100.0%)         
-----------------------------------------------------------------------------------------------------------------------------
Total                     3.67e+03 nW            1.55e+03 nW            3.53e+02 nW            5.57e+03 nW
Mode: mode1
Corner: cornerSS
Scenario: scenarioSS
Voltage: 1.08
Temperature: 125.00

Voltage Unit         : 1V
Capacitance Unit     : 1pF
Time Unit            : 1ns
Temperature Unit     : 1C
Dynamic Power Unit   : 1nW
Leakage Power Unit   : 1nW
Warning: No valid clocks available in mode 'mode1'. Setting clock frequency to 1 GHz. (POW-034)

Switched supply net power scaling:
scaling for leakage power

Supply nets:
VDD (power) probability 1.00 (default)
VSS (ground) probability 1.00 (default)

  Cell Internal Power    = 2.29e+03 nW ( 68.9%)
  Net Switching Power    = 1.03e+03 nW ( 31.1%)
Total Dynamic Power      = 3.32e+03 nW (100.0%)

Cell Leakage Power       = 4.76e+00 nW


  Attributes
  ----------
      u  -  User defined power group

Power Group         Internal Power        Switching Power          Leakage Power            Total Power    (   %  )    Attrs
-----------------------------------------------------------------------------------------------------------------------------
io_pad                    0.00e+00               0.00e+00               0.00e+00               0.00e+00    (  0.0%)         
memory                    0.00e+00               0.00e+00               0.00e+00               0.00e+00    (  0.0%)         
black_box                 0.00e+00               0.00e+00               0.00e+00               0.00e+00    (  0.0%)         
clock_network             0.00e+00               0.00e+00               0.00e+00               0.00e+00    (  0.0%)         
register                  0.00e+00               0.00e+00               0.00e+00               0.00e+00    (  0.0%)         
sequential                0.00e+00               0.00e+00               0.00e+00               0.00e+00    (  0.0%)         
combinational             2.29e+03               1.03e+03               4.76e+00               3.33e+03    (100.0%)         
-----------------------------------------------------------------------------------------------------------------------------
Total                     2.29e+03 nW            1.03e+03 nW            4.76e+00 nW            3.33e+03 nW
1
