Metric,Value
design__instance__count,123413
design__instance__area,2.8966E+6
design__instance_unmapped__count,0
synthesis__check_error__count,317
design__max_slew_violation__count__corner:nom_tt_025C_1v80,1107
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,625
design__max_cap_violation__count__corner:nom_tt_025C_1v80,45
power__internal__total,15988206.0
power__switching__total,0.0019988850690424442
power__leakage__total,0.00013646043953485787
power__total,15988206.0
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-2.8751610794876408
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.9710592604870837
timing__hold__ws__corner:nom_tt_025C_1v80,1.118573709762602
timing__setup__ws__corner:nom_tt_025C_1v80,37.71047936211912
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,1.614406
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,42.373764
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,1875
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,625
design__max_cap_violation__count__corner:nom_ss_100C_1v60,130
clock__skew__worst_hold__corner:nom_ss_100C_1v60,-3.630784664577745
clock__skew__worst_setup__corner:nom_ss_100C_1v60,1.6536692483423536
timing__hold__ws__corner:nom_ss_100C_1v60,2.0184210429901683
timing__setup__ws__corner:nom_ss_100C_1v60,33.063813955925696
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,0.0
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,0.0
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,2.450241
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,36.349064
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,957
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,625
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,13
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-2.55906547640393
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.8953305017464364
timing__hold__ws__corner:nom_ff_n40C_1v95,0.8807106404554845
timing__setup__ws__corner:nom_ff_n40C_1v95,39.628745850957664
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,1.047460
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,44.465088
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,699
design__max_fanout_violation__count__corner:min_tt_025C_1v80,625
design__max_cap_violation__count__corner:min_tt_025C_1v80,33
clock__skew__worst_hold__corner:min_tt_025C_1v80,-2.839272897157041
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.934711001722067
timing__hold__ws__corner:min_tt_025C_1v80,1.2262484708065182
timing__setup__ws__corner:min_tt_025C_1v80,38.27323633018433
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,1.601781
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,42.610603
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,1384
design__max_fanout_violation__count__corner:min_ss_100C_1v60,625
design__max_cap_violation__count__corner:min_ss_100C_1v60,101
clock__skew__worst_hold__corner:min_ss_100C_1v60,-3.5512909174095078
clock__skew__worst_setup__corner:min_ss_100C_1v60,1.574245667271257
timing__hold__ws__corner:min_ss_100C_1v60,2.203824740632465
timing__setup__ws__corner:min_ss_100C_1v60,33.8168613794366
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,0.0
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,0.0
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,2.388514
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,0
timing__setup_r2r__ws__corner:min_ss_100C_1v60,37.001499
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,544
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,625
design__max_cap_violation__count__corner:min_ff_n40C_1v95,11
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-2.5391738319537516
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.820406876766018
timing__hold__ws__corner:min_ff_n40C_1v95,0.9589698195854227
timing__setup__ws__corner:min_ff_n40C_1v95,40.11310863676932
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,1.039416
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,44.509773
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,1486
design__max_fanout_violation__count__corner:max_tt_025C_1v80,625
design__max_cap_violation__count__corner:max_tt_025C_1v80,50
clock__skew__worst_hold__corner:max_tt_025C_1v80,-2.9244341109816716
clock__skew__worst_setup__corner:max_tt_025C_1v80,1.0020882185460762
timing__hold__ws__corner:max_tt_025C_1v80,1.0007150946703853
timing__setup__ws__corner:max_tt_025C_1v80,37.151239580695396
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,1.612545
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,42.002144
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,2564
design__max_fanout_violation__count__corner:max_ss_100C_1v60,625
design__max_cap_violation__count__corner:max_ss_100C_1v60,145
clock__skew__worst_hold__corner:max_ss_100C_1v60,-3.713506940392901
clock__skew__worst_setup__corner:max_ss_100C_1v60,1.7132988845922024
timing__hold__ws__corner:max_ss_100C_1v60,1.8642234950066052
timing__setup__ws__corner:max_ss_100C_1v60,32.377351494066026
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,0.0
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,0.0
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,2.567944
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,0
timing__setup_r2r__ws__corner:max_ss_100C_1v60,35.853115
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,1305
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,625
design__max_cap_violation__count__corner:max_ff_n40C_1v95,21
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-2.619164959051088
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.994813592993782
timing__hold__ws__corner:max_ff_n40C_1v95,0.7900373912023039
timing__setup__ws__corner:max_ff_n40C_1v95,39.104592670818086
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,1.054363
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,44.261471
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
design__max_slew_violation__count,2564
design__max_fanout_violation__count,625
design__max_cap_violation__count,145
clock__skew__worst_hold,-2.5391738319537516
clock__skew__worst_setup,0.820406876766018
timing__hold__ws,0.7900373912023039
timing__setup__ws,32.377351494066026
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,1.039416
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,35.853115
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 2920.0 3520.0
design__core__bbox,5.52 10.88 2914.1 3508.8
design__io,645
design__die__area,1.02784E+7
design__core__area,1.0174E+7
design__instance__count__stdcell,123404
design__instance__area__stdcell,228345
design__instance__count__macros,9
design__instance__area__macros,2.66826E+6
design__instance__utilization,0.284707
design__instance__utilization__stdcell,0.0304228
design__instance__count__class:macro,9
design__instance__count__class:inverter,326
design__instance__count__class:sequential_cell,240
design__instance__count__class:multi_input_combinational_cell,2793
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:fill_cell,636436
design__instance__count__class:tap_cell,104904
design__power_grid_violation__count__net:vssd2,0
design__power_grid_violation__count__net:vssa1,0
design__power_grid_violation__count__net:vccd1,0
design__power_grid_violation__count__net:vdda2,0
design__power_grid_violation__count__net:vssa2,0
design__power_grid_violation__count__net:vccd2,0
design__power_grid_violation__count__net:vdda1,0
design__power_grid_violation__count__net:vssd1,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,535.56
design__instance__displacement__mean,0.004
design__instance__displacement__max,48.66
route__wirelength__estimated,3.0162E+6
design__violations,0
design__instance__count__class:timing_repair_buffer,2344
design__instance__count__class:clock_buffer,132
design__instance__count__class:clock_inverter,12
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,3
antenna__violating__nets,138
antenna__violating__pins,149
route__antenna_violation__count,138
design__instance__count__class:antenna_cell,12653
antenna_diodes_count,1393
route__net,7162
route__net__special,8
route__drc_errors__iter:1,2228
route__wirelength__iter:1,3332410
route__drc_errors__iter:2,508
route__wirelength__iter:2,3331328
route__drc_errors__iter:3,252
route__wirelength__iter:3,3331186
route__drc_errors__iter:4,3
route__wirelength__iter:4,3331181
route__drc_errors__iter:5,0
route__wirelength__iter:5,3331180
route__drc_errors,0
route__wirelength,3331180
route__vias,75906
route__vias__singlecut,75906
route__vias__multicut,0
design__disconnected_pin__count,232
design__critical_disconnected_pin__count,0
route__wirelength__max,8318.66
timing__unannotated_net__count__corner:nom_tt_025C_1v80,380
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,380
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,380
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,380
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_ss_100C_1v60,380
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,380
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,380
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_ss_100C_1v60,380
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,380
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,380
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:vccd1__corner:nom_tt_025C_1v80,-4.07138E+6
design_powergrid__drop__average__net:vccd1__corner:nom_tt_025C_1v80,-31.361
design_powergrid__drop__worst__net:vccd1__corner:nom_tt_025C_1v80,4.07138E+6
design_powergrid__voltage__worst__net:vccd2__corner:nom_tt_025C_1v80,0
design_powergrid__drop__average__net:vccd2__corner:nom_tt_025C_1v80,0
design_powergrid__drop__worst__net:vccd2__corner:nom_tt_025C_1v80,0
design_powergrid__voltage__worst__net:vdda1__corner:nom_tt_025C_1v80,0
design_powergrid__drop__average__net:vdda1__corner:nom_tt_025C_1v80,0
design_powergrid__drop__worst__net:vdda1__corner:nom_tt_025C_1v80,0
design_powergrid__voltage__worst__net:vdda2__corner:nom_tt_025C_1v80,0
design_powergrid__drop__average__net:vdda2__corner:nom_tt_025C_1v80,0
design_powergrid__drop__worst__net:vdda2__corner:nom_tt_025C_1v80,0
design_powergrid__voltage__worst__net:vssd1__corner:nom_tt_025C_1v80,2.63605E+6
design_powergrid__drop__average__net:vssd1__corner:nom_tt_025C_1v80,22.5175
design_powergrid__drop__worst__net:vssd1__corner:nom_tt_025C_1v80,2.63605E+6
design_powergrid__voltage__worst__net:vssd2__corner:nom_tt_025C_1v80,0
design_powergrid__drop__average__net:vssd2__corner:nom_tt_025C_1v80,0
design_powergrid__drop__worst__net:vssd2__corner:nom_tt_025C_1v80,0
design_powergrid__voltage__worst__net:vssa1__corner:nom_tt_025C_1v80,0
design_powergrid__drop__average__net:vssa1__corner:nom_tt_025C_1v80,0
design_powergrid__drop__worst__net:vssa1__corner:nom_tt_025C_1v80,0
design_powergrid__voltage__worst__net:vssa2__corner:nom_tt_025C_1v80,0
design_powergrid__drop__average__net:vssa2__corner:nom_tt_025C_1v80,0
design_powergrid__drop__worst__net:vssa2__corner:nom_tt_025C_1v80,0
design_powergrid__voltage__worst,-4.07138E+6
design_powergrid__voltage__worst__net:vccd1,-4.07138E+6
design_powergrid__drop__worst,4.07138E+6
design_powergrid__drop__worst__net:vccd1,4.07138E+6
design_powergrid__voltage__worst__net:vccd2,0
design_powergrid__drop__worst__net:vccd2,0
design_powergrid__voltage__worst__net:vdda1,0
design_powergrid__drop__worst__net:vdda1,0
design_powergrid__voltage__worst__net:vdda2,0
design_powergrid__drop__worst__net:vdda2,0
design_powergrid__voltage__worst__net:vssd1,2.63605E+6
design_powergrid__drop__worst__net:vssd1,2.63605E+6
design_powergrid__voltage__worst__net:vssd2,0
design_powergrid__drop__worst__net:vssd2,0
design_powergrid__voltage__worst__net:vssa1,0
design_powergrid__drop__worst__net:vssa1,0
design_powergrid__voltage__worst__net:vssa2,0
design_powergrid__drop__worst__net:vssa2,0
ir__voltage__worst,-4070000
ir__drop__avg,33.2000000000000028421709430404007434844970703125
ir__drop__worst,4070000
design__xor_difference__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
