ENTRADAS:
0
1
2
3
4
5
6
7
8
9
10
11
12
13
14

SALIDAS:
11000011000100000
11001111000100000
00001111000000000
11001100010000100
11001100001001000
00000000000110000
11110011000110000
00110011100000010
11111111000000000
00000000000110000
00110011100000010
00111111000000000
11001111000100000
00000011001001000
11111111000000000


=======SWICTH VHDL==========
when "0" => estado <= "11000011000100000";
when "1" => estado <= "11001111000100000";
when "2" => estado <= "00001111000000000";
when "3" => estado <= "11001100010000100";
when "4" => estado <= "11001100001001000";
when "5" => estado <= "00000000000110000";
when "6" => estado <= "11110011000110000";
when "7" => estado <= "00110011100000010";
when "8" => estado <= "11111111000000000";
when "9" => estado <= "00000000000110000";
when "10" => estado <= "00110011100000010";
when "11" => estado <= "00111111000000000";
when "12" => estado <= "11001111000100000";
when "13" => estado <= "00000011001001000";
when "14" => estado <= "11111111000000000";
