
001_HelloWorld_FreeRTOS.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000035a8  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000050  08003738  08003738  00013738  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08003788  08003788  00013788  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  0800378c  0800378c  0001378c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000040  20000000  08003790  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .ccmram       00000000  10000000  10000000  00020040  2**0
                  CONTENTS
  7 .bss          00012f10  20000040  20000040  00020040  2**2
                  ALLOC
  8 ._user_heap_stack 00000400  20012f50  20012f50  00020040  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  00020040  2**0
                  CONTENTS, READONLY
 10 .debug_info   0000d645  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 00001fd3  00000000  00000000  0002d6b5  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 00000c78  00000000  00000000  0002f688  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000b70  00000000  00000000  00030300  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   00005fa1  00000000  00000000  00030e70  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    0000495b  00000000  00000000  00036e11  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007c  00000000  00000000  0003b76c  2**0
                  CONTENTS, READONLY
 17 .debug_frame  000033f0  00000000  00000000  0003b7e8  2**2
                  CONTENTS, READONLY, DEBUGGING
 18 .stabstr      0000003f  00000000  00000000  0003ebd8  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000040 	.word	0x20000040
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08003720 	.word	0x08003720

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000044 	.word	0x20000044
 80001cc:	08003720 	.word	0x08003720

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <DAC_SetChannel1Data>:
  *            @arg DAC_Align_12b_R: 12bit right data alignment selected
  * @param  Data: Data to be loaded in the selected data holding register.
  * @retval None
  */
void DAC_SetChannel1Data(uint32_t DAC_Align, uint16_t Data)
{  
 80001e0:	b480      	push	{r7}
 80001e2:	b085      	sub	sp, #20
 80001e4:	af00      	add	r7, sp, #0
 80001e6:	6078      	str	r0, [r7, #4]
 80001e8:	460b      	mov	r3, r1
 80001ea:	807b      	strh	r3, [r7, #2]
  __IO uint32_t tmp = 0;
 80001ec:	2300      	movs	r3, #0
 80001ee:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_DAC_ALIGN(DAC_Align));
  assert_param(IS_DAC_DATA(Data));
  
  tmp = (uint32_t)DAC_BASE; 
 80001f0:	4b08      	ldr	r3, [pc, #32]	; (8000214 <DAC_SetChannel1Data+0x34>)
 80001f2:	60fb      	str	r3, [r7, #12]
  tmp += DHR12R1_OFFSET + DAC_Align;
 80001f4:	68fa      	ldr	r2, [r7, #12]
 80001f6:	687b      	ldr	r3, [r7, #4]
 80001f8:	4413      	add	r3, r2
 80001fa:	3308      	adds	r3, #8
 80001fc:	60fb      	str	r3, [r7, #12]

  /* Set the DAC channel1 selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 80001fe:	68fb      	ldr	r3, [r7, #12]
 8000200:	461a      	mov	r2, r3
 8000202:	887b      	ldrh	r3, [r7, #2]
 8000204:	6013      	str	r3, [r2, #0]
}
 8000206:	bf00      	nop
 8000208:	3714      	adds	r7, #20
 800020a:	46bd      	mov	sp, r7
 800020c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000210:	4770      	bx	lr
 8000212:	bf00      	nop
 8000214:	40007400 	.word	0x40007400

08000218 <DMA_Init>:
  * @param  DMA_InitStruct: pointer to a DMA_InitTypeDef structure that contains
  *         the configuration information for the specified DMA Stream.  
  * @retval None
  */
void DMA_Init(DMA_Stream_TypeDef* DMAy_Streamx, DMA_InitTypeDef* DMA_InitStruct)
{
 8000218:	b480      	push	{r7}
 800021a:	b085      	sub	sp, #20
 800021c:	af00      	add	r7, sp, #0
 800021e:	6078      	str	r0, [r7, #4]
 8000220:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8000222:	2300      	movs	r3, #0
 8000224:	60fb      	str	r3, [r7, #12]
  assert_param(IS_DMA_MEMORY_BURST(DMA_InitStruct->DMA_MemoryBurst));
  assert_param(IS_DMA_PERIPHERAL_BURST(DMA_InitStruct->DMA_PeripheralBurst));

  /*------------------------- DMAy Streamx CR Configuration ------------------*/
  /* Get the DMAy_Streamx CR value */
  tmpreg = DMAy_Streamx->CR;
 8000226:	687b      	ldr	r3, [r7, #4]
 8000228:	681b      	ldr	r3, [r3, #0]
 800022a:	60fb      	str	r3, [r7, #12]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmpreg &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 800022c:	68fa      	ldr	r2, [r7, #12]
 800022e:	4b25      	ldr	r3, [pc, #148]	; (80002c4 <DMA_Init+0xac>)
 8000230:	4013      	ands	r3, r2
 8000232:	60fb      	str	r3, [r7, #12]
  /* Set MSIZE bits according to DMA_MemoryDataSize value */
  /* Set CIRC bit according to DMA_Mode value */
  /* Set PL bits according to DMA_Priority value */
  /* Set MBURST bits according to DMA_MemoryBurst value */
  /* Set PBURST bits according to DMA_PeripheralBurst value */
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
 8000234:	683b      	ldr	r3, [r7, #0]
 8000236:	681a      	ldr	r2, [r3, #0]
 8000238:	683b      	ldr	r3, [r7, #0]
 800023a:	68db      	ldr	r3, [r3, #12]
 800023c:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 800023e:	683b      	ldr	r3, [r7, #0]
 8000240:	695b      	ldr	r3, [r3, #20]
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
 8000242:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 8000244:	683b      	ldr	r3, [r7, #0]
 8000246:	699b      	ldr	r3, [r3, #24]
 8000248:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 800024a:	683b      	ldr	r3, [r7, #0]
 800024c:	69db      	ldr	r3, [r3, #28]
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 800024e:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 8000250:	683b      	ldr	r3, [r7, #0]
 8000252:	6a1b      	ldr	r3, [r3, #32]
 8000254:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_Mode | DMA_InitStruct->DMA_Priority |
 8000256:	683b      	ldr	r3, [r7, #0]
 8000258:	6a5b      	ldr	r3, [r3, #36]	; 0x24
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 800025a:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_Mode | DMA_InitStruct->DMA_Priority |
 800025c:	683b      	ldr	r3, [r7, #0]
 800025e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000260:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_MemoryBurst | DMA_InitStruct->DMA_PeripheralBurst;
 8000262:	683b      	ldr	r3, [r7, #0]
 8000264:	6b5b      	ldr	r3, [r3, #52]	; 0x34
            DMA_InitStruct->DMA_Mode | DMA_InitStruct->DMA_Priority |
 8000266:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_MemoryBurst | DMA_InitStruct->DMA_PeripheralBurst;
 8000268:	683b      	ldr	r3, [r7, #0]
 800026a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800026c:	4313      	orrs	r3, r2
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
 800026e:	68fa      	ldr	r2, [r7, #12]
 8000270:	4313      	orrs	r3, r2
 8000272:	60fb      	str	r3, [r7, #12]

  /* Write to DMAy Streamx CR register */
  DMAy_Streamx->CR = tmpreg;
 8000274:	687b      	ldr	r3, [r7, #4]
 8000276:	68fa      	ldr	r2, [r7, #12]
 8000278:	601a      	str	r2, [r3, #0]

  /*------------------------- DMAy Streamx FCR Configuration -----------------*/
  /* Get the DMAy_Streamx FCR value */
  tmpreg = DMAy_Streamx->FCR;
 800027a:	687b      	ldr	r3, [r7, #4]
 800027c:	695b      	ldr	r3, [r3, #20]
 800027e:	60fb      	str	r3, [r7, #12]

  /* Clear DMDIS and FTH bits */
  tmpreg &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8000280:	68fb      	ldr	r3, [r7, #12]
 8000282:	f023 0307 	bic.w	r3, r3, #7
 8000286:	60fb      	str	r3, [r7, #12]

  /* Configure DMAy Streamx FIFO: 
    Set DMDIS bits according to DMA_FIFOMode value 
    Set FTH bits according to DMA_FIFOThreshold value */
  tmpreg |= DMA_InitStruct->DMA_FIFOMode | DMA_InitStruct->DMA_FIFOThreshold;
 8000288:	683b      	ldr	r3, [r7, #0]
 800028a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800028c:	683b      	ldr	r3, [r7, #0]
 800028e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000290:	4313      	orrs	r3, r2
 8000292:	68fa      	ldr	r2, [r7, #12]
 8000294:	4313      	orrs	r3, r2
 8000296:	60fb      	str	r3, [r7, #12]

  /* Write to DMAy Streamx CR */
  DMAy_Streamx->FCR = tmpreg;
 8000298:	687b      	ldr	r3, [r7, #4]
 800029a:	68fa      	ldr	r2, [r7, #12]
 800029c:	615a      	str	r2, [r3, #20]

  /*------------------------- DMAy Streamx NDTR Configuration ----------------*/
  /* Write to DMAy Streamx NDTR register */
  DMAy_Streamx->NDTR = DMA_InitStruct->DMA_BufferSize;
 800029e:	683b      	ldr	r3, [r7, #0]
 80002a0:	691a      	ldr	r2, [r3, #16]
 80002a2:	687b      	ldr	r3, [r7, #4]
 80002a4:	605a      	str	r2, [r3, #4]

  /*------------------------- DMAy Streamx PAR Configuration -----------------*/
  /* Write to DMAy Streamx PAR */
  DMAy_Streamx->PAR = DMA_InitStruct->DMA_PeripheralBaseAddr;
 80002a6:	683b      	ldr	r3, [r7, #0]
 80002a8:	685a      	ldr	r2, [r3, #4]
 80002aa:	687b      	ldr	r3, [r7, #4]
 80002ac:	609a      	str	r2, [r3, #8]

  /*------------------------- DMAy Streamx M0AR Configuration ----------------*/
  /* Write to DMAy Streamx M0AR */
  DMAy_Streamx->M0AR = DMA_InitStruct->DMA_Memory0BaseAddr;
 80002ae:	683b      	ldr	r3, [r7, #0]
 80002b0:	689a      	ldr	r2, [r3, #8]
 80002b2:	687b      	ldr	r3, [r7, #4]
 80002b4:	60da      	str	r2, [r3, #12]
}
 80002b6:	bf00      	nop
 80002b8:	3714      	adds	r7, #20
 80002ba:	46bd      	mov	sp, r7
 80002bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002c0:	4770      	bx	lr
 80002c2:	bf00      	nop
 80002c4:	f01c803f 	.word	0xf01c803f

080002c8 <DMA_Cmd>:
  *        this single data is finished.            
  *    
  * @retval None
  */
void DMA_Cmd(DMA_Stream_TypeDef* DMAy_Streamx, FunctionalState NewState)
{
 80002c8:	b480      	push	{r7}
 80002ca:	b083      	sub	sp, #12
 80002cc:	af00      	add	r7, sp, #0
 80002ce:	6078      	str	r0, [r7, #4]
 80002d0:	460b      	mov	r3, r1
 80002d2:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 80002d4:	78fb      	ldrb	r3, [r7, #3]
 80002d6:	2b00      	cmp	r3, #0
 80002d8:	d006      	beq.n	80002e8 <DMA_Cmd+0x20>
  {
    /* Enable the selected DMAy Streamx by setting EN bit */
    DMAy_Streamx->CR |= (uint32_t)DMA_SxCR_EN;
 80002da:	687b      	ldr	r3, [r7, #4]
 80002dc:	681b      	ldr	r3, [r3, #0]
 80002de:	f043 0201 	orr.w	r2, r3, #1
 80002e2:	687b      	ldr	r3, [r7, #4]
 80002e4:	601a      	str	r2, [r3, #0]
  else
  {
    /* Disable the selected DMAy Streamx by clearing EN bit */
    DMAy_Streamx->CR &= ~(uint32_t)DMA_SxCR_EN;
  }
}
 80002e6:	e005      	b.n	80002f4 <DMA_Cmd+0x2c>
    DMAy_Streamx->CR &= ~(uint32_t)DMA_SxCR_EN;
 80002e8:	687b      	ldr	r3, [r7, #4]
 80002ea:	681b      	ldr	r3, [r3, #0]
 80002ec:	f023 0201 	bic.w	r2, r3, #1
 80002f0:	687b      	ldr	r3, [r7, #4]
 80002f2:	601a      	str	r2, [r3, #0]
}
 80002f4:	bf00      	nop
 80002f6:	370c      	adds	r7, #12
 80002f8:	46bd      	mov	sp, r7
 80002fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002fe:	4770      	bx	lr

08000300 <DMA_GetCmdStatus>:
  *          of this single data is finished.  
  *      
  * @retval Current state of the DMAy Streamx (ENABLE or DISABLE).
  */
FunctionalState DMA_GetCmdStatus(DMA_Stream_TypeDef* DMAy_Streamx)
{
 8000300:	b480      	push	{r7}
 8000302:	b085      	sub	sp, #20
 8000304:	af00      	add	r7, sp, #0
 8000306:	6078      	str	r0, [r7, #4]
  FunctionalState state = DISABLE;
 8000308:	2300      	movs	r3, #0
 800030a:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));

  if ((DMAy_Streamx->CR & (uint32_t)DMA_SxCR_EN) != 0)
 800030c:	687b      	ldr	r3, [r7, #4]
 800030e:	681b      	ldr	r3, [r3, #0]
 8000310:	f003 0301 	and.w	r3, r3, #1
 8000314:	2b00      	cmp	r3, #0
 8000316:	d002      	beq.n	800031e <DMA_GetCmdStatus+0x1e>
  {
    /* The selected DMAy Streamx EN bit is set (DMA is still transferring) */
    state = ENABLE;
 8000318:	2301      	movs	r3, #1
 800031a:	73fb      	strb	r3, [r7, #15]
 800031c:	e001      	b.n	8000322 <DMA_GetCmdStatus+0x22>
  }
  else
  {
    /* The selected DMAy Streamx EN bit is cleared (DMA is disabled and 
        all transfers are complete) */
    state = DISABLE;
 800031e:	2300      	movs	r3, #0
 8000320:	73fb      	strb	r3, [r7, #15]
  }
  return state;
 8000322:	7bfb      	ldrb	r3, [r7, #15]
}
 8000324:	4618      	mov	r0, r3
 8000326:	3714      	adds	r7, #20
 8000328:	46bd      	mov	sp, r7
 800032a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800032e:	4770      	bx	lr

08000330 <DMA_GetFlagStatus>:
  *            @arg DMA_FLAG_FEIFx:  Streamx FIFO error flag
  *         Where x can be 0 to 7 to select the DMA Stream.
  * @retval The new state of DMA_FLAG (SET or RESET).
  */
FlagStatus DMA_GetFlagStatus(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_FLAG)
{
 8000330:	b480      	push	{r7}
 8000332:	b087      	sub	sp, #28
 8000334:	af00      	add	r7, sp, #0
 8000336:	6078      	str	r0, [r7, #4]
 8000338:	6039      	str	r1, [r7, #0]
  FlagStatus bitstatus = RESET;
 800033a:	2300      	movs	r3, #0
 800033c:	75fb      	strb	r3, [r7, #23]
  DMA_TypeDef* DMAy;
  uint32_t tmpreg = 0;
 800033e:	2300      	movs	r3, #0
 8000340:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
  assert_param(IS_DMA_GET_FLAG(DMA_FLAG));

  /* Determine the DMA to which belongs the stream */
  if (DMAy_Streamx < DMA2_Stream0)
 8000342:	687b      	ldr	r3, [r7, #4]
 8000344:	4a15      	ldr	r2, [pc, #84]	; (800039c <DMA_GetFlagStatus+0x6c>)
 8000346:	4293      	cmp	r3, r2
 8000348:	d802      	bhi.n	8000350 <DMA_GetFlagStatus+0x20>
  {
    /* DMAy_Streamx belongs to DMA1 */
    DMAy = DMA1; 
 800034a:	4b15      	ldr	r3, [pc, #84]	; (80003a0 <DMA_GetFlagStatus+0x70>)
 800034c:	613b      	str	r3, [r7, #16]
 800034e:	e001      	b.n	8000354 <DMA_GetFlagStatus+0x24>
  } 
  else 
  {
    /* DMAy_Streamx belongs to DMA2 */
    DMAy = DMA2; 
 8000350:	4b14      	ldr	r3, [pc, #80]	; (80003a4 <DMA_GetFlagStatus+0x74>)
 8000352:	613b      	str	r3, [r7, #16]
  }

  /* Check if the flag is in HISR or LISR */
  if ((DMA_FLAG & HIGH_ISR_MASK) != (uint32_t)RESET)
 8000354:	683b      	ldr	r3, [r7, #0]
 8000356:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800035a:	2b00      	cmp	r3, #0
 800035c:	d003      	beq.n	8000366 <DMA_GetFlagStatus+0x36>
  {
    /* Get DMAy HISR register value */
    tmpreg = DMAy->HISR;
 800035e:	693b      	ldr	r3, [r7, #16]
 8000360:	685b      	ldr	r3, [r3, #4]
 8000362:	60fb      	str	r3, [r7, #12]
 8000364:	e002      	b.n	800036c <DMA_GetFlagStatus+0x3c>
  }
  else
  {
    /* Get DMAy LISR register value */
    tmpreg = DMAy->LISR;
 8000366:	693b      	ldr	r3, [r7, #16]
 8000368:	681b      	ldr	r3, [r3, #0]
 800036a:	60fb      	str	r3, [r7, #12]
  }   
 
  /* Mask the reserved bits */
  tmpreg &= (uint32_t)RESERVED_MASK;
 800036c:	68fb      	ldr	r3, [r7, #12]
 800036e:	f023 23f0 	bic.w	r3, r3, #4026593280	; 0xf000f000
 8000372:	f023 1382 	bic.w	r3, r3, #8519810	; 0x820082
 8000376:	60fb      	str	r3, [r7, #12]

  /* Check the status of the specified DMA flag */
  if ((tmpreg & DMA_FLAG) != (uint32_t)RESET)
 8000378:	68fa      	ldr	r2, [r7, #12]
 800037a:	683b      	ldr	r3, [r7, #0]
 800037c:	4013      	ands	r3, r2
 800037e:	2b00      	cmp	r3, #0
 8000380:	d002      	beq.n	8000388 <DMA_GetFlagStatus+0x58>
  {
    /* DMA_FLAG is set */
    bitstatus = SET;
 8000382:	2301      	movs	r3, #1
 8000384:	75fb      	strb	r3, [r7, #23]
 8000386:	e001      	b.n	800038c <DMA_GetFlagStatus+0x5c>
  }
  else
  {
    /* DMA_FLAG is reset */
    bitstatus = RESET;
 8000388:	2300      	movs	r3, #0
 800038a:	75fb      	strb	r3, [r7, #23]
  }

  /* Return the DMA_FLAG status */
  return  bitstatus;
 800038c:	7dfb      	ldrb	r3, [r7, #23]
}
 800038e:	4618      	mov	r0, r3
 8000390:	371c      	adds	r7, #28
 8000392:	46bd      	mov	sp, r7
 8000394:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000398:	4770      	bx	lr
 800039a:	bf00      	nop
 800039c:	4002640f 	.word	0x4002640f
 80003a0:	40026000 	.word	0x40026000
 80003a4:	40026400 	.word	0x40026400

080003a8 <DMA_ClearFlag>:
  *            @arg DMA_FLAG_FEIFx:  Streamx FIFO error flag
  *         Where x can be 0 to 7 to select the DMA Stream.   
  * @retval None
  */
void DMA_ClearFlag(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_FLAG)
{
 80003a8:	b480      	push	{r7}
 80003aa:	b085      	sub	sp, #20
 80003ac:	af00      	add	r7, sp, #0
 80003ae:	6078      	str	r0, [r7, #4]
 80003b0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
  assert_param(IS_DMA_CLEAR_FLAG(DMA_FLAG));

  /* Determine the DMA to which belongs the stream */
  if (DMAy_Streamx < DMA2_Stream0)
 80003b2:	687b      	ldr	r3, [r7, #4]
 80003b4:	4a10      	ldr	r2, [pc, #64]	; (80003f8 <DMA_ClearFlag+0x50>)
 80003b6:	4293      	cmp	r3, r2
 80003b8:	d802      	bhi.n	80003c0 <DMA_ClearFlag+0x18>
  {
    /* DMAy_Streamx belongs to DMA1 */
    DMAy = DMA1; 
 80003ba:	4b10      	ldr	r3, [pc, #64]	; (80003fc <DMA_ClearFlag+0x54>)
 80003bc:	60fb      	str	r3, [r7, #12]
 80003be:	e001      	b.n	80003c4 <DMA_ClearFlag+0x1c>
  } 
  else 
  {
    /* DMAy_Streamx belongs to DMA2 */
    DMAy = DMA2; 
 80003c0:	4b0f      	ldr	r3, [pc, #60]	; (8000400 <DMA_ClearFlag+0x58>)
 80003c2:	60fb      	str	r3, [r7, #12]
  }

  /* Check if LIFCR or HIFCR register is targeted */
  if ((DMA_FLAG & HIGH_ISR_MASK) != (uint32_t)RESET)
 80003c4:	683b      	ldr	r3, [r7, #0]
 80003c6:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80003ca:	2b00      	cmp	r3, #0
 80003cc:	d007      	beq.n	80003de <DMA_ClearFlag+0x36>
  {
    /* Set DMAy HIFCR register clear flag bits */
    DMAy->HIFCR = (uint32_t)(DMA_FLAG & RESERVED_MASK);
 80003ce:	683b      	ldr	r3, [r7, #0]
 80003d0:	f023 23f0 	bic.w	r3, r3, #4026593280	; 0xf000f000
 80003d4:	f023 1382 	bic.w	r3, r3, #8519810	; 0x820082
 80003d8:	68fa      	ldr	r2, [r7, #12]
 80003da:	60d3      	str	r3, [r2, #12]
  else 
  {
    /* Set DMAy LIFCR register clear flag bits */
    DMAy->LIFCR = (uint32_t)(DMA_FLAG & RESERVED_MASK);
  }    
}
 80003dc:	e006      	b.n	80003ec <DMA_ClearFlag+0x44>
    DMAy->LIFCR = (uint32_t)(DMA_FLAG & RESERVED_MASK);
 80003de:	683b      	ldr	r3, [r7, #0]
 80003e0:	f023 23f0 	bic.w	r3, r3, #4026593280	; 0xf000f000
 80003e4:	f023 1382 	bic.w	r3, r3, #8519810	; 0x820082
 80003e8:	68fa      	ldr	r2, [r7, #12]
 80003ea:	6093      	str	r3, [r2, #8]
}
 80003ec:	bf00      	nop
 80003ee:	3714      	adds	r7, #20
 80003f0:	46bd      	mov	sp, r7
 80003f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003f6:	4770      	bx	lr
 80003f8:	4002640f 	.word	0x4002640f
 80003fc:	40026000 	.word	0x40026000
 8000400:	40026400 	.word	0x40026400

08000404 <GPIO_Init>:
  * @param  GPIO_InitStruct: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{
 8000404:	b480      	push	{r7}
 8000406:	b087      	sub	sp, #28
 8000408:	af00      	add	r7, sp, #0
 800040a:	6078      	str	r0, [r7, #4]
 800040c:	6039      	str	r1, [r7, #0]
  uint32_t pinpos = 0x00, pos = 0x00 , currentpin = 0x00;
 800040e:	2300      	movs	r3, #0
 8000410:	617b      	str	r3, [r7, #20]
 8000412:	2300      	movs	r3, #0
 8000414:	613b      	str	r3, [r7, #16]
 8000416:	2300      	movs	r3, #0
 8000418:	60fb      	str	r3, [r7, #12]
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PUPD(GPIO_InitStruct->GPIO_PuPd));

  /* ------------------------- Configure the port pins ---------------- */
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 800041a:	2300      	movs	r3, #0
 800041c:	617b      	str	r3, [r7, #20]
 800041e:	e076      	b.n	800050e <GPIO_Init+0x10a>
  {
    pos = ((uint32_t)0x01) << pinpos;
 8000420:	2201      	movs	r2, #1
 8000422:	697b      	ldr	r3, [r7, #20]
 8000424:	fa02 f303 	lsl.w	r3, r2, r3
 8000428:	613b      	str	r3, [r7, #16]
    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 800042a:	683b      	ldr	r3, [r7, #0]
 800042c:	681a      	ldr	r2, [r3, #0]
 800042e:	693b      	ldr	r3, [r7, #16]
 8000430:	4013      	ands	r3, r2
 8000432:	60fb      	str	r3, [r7, #12]

    if (currentpin == pos)
 8000434:	68fa      	ldr	r2, [r7, #12]
 8000436:	693b      	ldr	r3, [r7, #16]
 8000438:	429a      	cmp	r2, r3
 800043a:	d165      	bne.n	8000508 <GPIO_Init+0x104>
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
 800043c:	687b      	ldr	r3, [r7, #4]
 800043e:	681a      	ldr	r2, [r3, #0]
 8000440:	697b      	ldr	r3, [r7, #20]
 8000442:	005b      	lsls	r3, r3, #1
 8000444:	2103      	movs	r1, #3
 8000446:	fa01 f303 	lsl.w	r3, r1, r3
 800044a:	43db      	mvns	r3, r3
 800044c:	401a      	ands	r2, r3
 800044e:	687b      	ldr	r3, [r7, #4]
 8000450:	601a      	str	r2, [r3, #0]
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 8000452:	687b      	ldr	r3, [r7, #4]
 8000454:	681a      	ldr	r2, [r3, #0]
 8000456:	683b      	ldr	r3, [r7, #0]
 8000458:	791b      	ldrb	r3, [r3, #4]
 800045a:	4619      	mov	r1, r3
 800045c:	697b      	ldr	r3, [r7, #20]
 800045e:	005b      	lsls	r3, r3, #1
 8000460:	fa01 f303 	lsl.w	r3, r1, r3
 8000464:	431a      	orrs	r2, r3
 8000466:	687b      	ldr	r3, [r7, #4]
 8000468:	601a      	str	r2, [r3, #0]

      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 800046a:	683b      	ldr	r3, [r7, #0]
 800046c:	791b      	ldrb	r3, [r3, #4]
 800046e:	2b01      	cmp	r3, #1
 8000470:	d003      	beq.n	800047a <GPIO_Init+0x76>
 8000472:	683b      	ldr	r3, [r7, #0]
 8000474:	791b      	ldrb	r3, [r3, #4]
 8000476:	2b02      	cmp	r3, #2
 8000478:	d12e      	bne.n	80004d8 <GPIO_Init+0xd4>
      {
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));

        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
 800047a:	687b      	ldr	r3, [r7, #4]
 800047c:	689a      	ldr	r2, [r3, #8]
 800047e:	697b      	ldr	r3, [r7, #20]
 8000480:	005b      	lsls	r3, r3, #1
 8000482:	2103      	movs	r1, #3
 8000484:	fa01 f303 	lsl.w	r3, r1, r3
 8000488:	43db      	mvns	r3, r3
 800048a:	401a      	ands	r2, r3
 800048c:	687b      	ldr	r3, [r7, #4]
 800048e:	609a      	str	r2, [r3, #8]
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 8000490:	687b      	ldr	r3, [r7, #4]
 8000492:	689a      	ldr	r2, [r3, #8]
 8000494:	683b      	ldr	r3, [r7, #0]
 8000496:	795b      	ldrb	r3, [r3, #5]
 8000498:	4619      	mov	r1, r3
 800049a:	697b      	ldr	r3, [r7, #20]
 800049c:	005b      	lsls	r3, r3, #1
 800049e:	fa01 f303 	lsl.w	r3, r1, r3
 80004a2:	431a      	orrs	r2, r3
 80004a4:	687b      	ldr	r3, [r7, #4]
 80004a6:	609a      	str	r2, [r3, #8]

        /* Check Output mode parameters */
        assert_param(IS_GPIO_OTYPE(GPIO_InitStruct->GPIO_OType));

        /* Output mode configuration*/
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
 80004a8:	687b      	ldr	r3, [r7, #4]
 80004aa:	685a      	ldr	r2, [r3, #4]
 80004ac:	697b      	ldr	r3, [r7, #20]
 80004ae:	b29b      	uxth	r3, r3
 80004b0:	4619      	mov	r1, r3
 80004b2:	2301      	movs	r3, #1
 80004b4:	408b      	lsls	r3, r1
 80004b6:	43db      	mvns	r3, r3
 80004b8:	401a      	ands	r2, r3
 80004ba:	687b      	ldr	r3, [r7, #4]
 80004bc:	605a      	str	r2, [r3, #4]
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
 80004be:	687b      	ldr	r3, [r7, #4]
 80004c0:	685b      	ldr	r3, [r3, #4]
 80004c2:	683a      	ldr	r2, [r7, #0]
 80004c4:	7992      	ldrb	r2, [r2, #6]
 80004c6:	4611      	mov	r1, r2
 80004c8:	697a      	ldr	r2, [r7, #20]
 80004ca:	b292      	uxth	r2, r2
 80004cc:	fa01 f202 	lsl.w	r2, r1, r2
 80004d0:	b292      	uxth	r2, r2
 80004d2:	431a      	orrs	r2, r3
 80004d4:	687b      	ldr	r3, [r7, #4]
 80004d6:	605a      	str	r2, [r3, #4]
      }

      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
 80004d8:	687b      	ldr	r3, [r7, #4]
 80004da:	68da      	ldr	r2, [r3, #12]
 80004dc:	697b      	ldr	r3, [r7, #20]
 80004de:	b29b      	uxth	r3, r3
 80004e0:	005b      	lsls	r3, r3, #1
 80004e2:	2103      	movs	r1, #3
 80004e4:	fa01 f303 	lsl.w	r3, r1, r3
 80004e8:	43db      	mvns	r3, r3
 80004ea:	401a      	ands	r2, r3
 80004ec:	687b      	ldr	r3, [r7, #4]
 80004ee:	60da      	str	r2, [r3, #12]
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 80004f0:	687b      	ldr	r3, [r7, #4]
 80004f2:	68da      	ldr	r2, [r3, #12]
 80004f4:	683b      	ldr	r3, [r7, #0]
 80004f6:	79db      	ldrb	r3, [r3, #7]
 80004f8:	4619      	mov	r1, r3
 80004fa:	697b      	ldr	r3, [r7, #20]
 80004fc:	005b      	lsls	r3, r3, #1
 80004fe:	fa01 f303 	lsl.w	r3, r1, r3
 8000502:	431a      	orrs	r2, r3
 8000504:	687b      	ldr	r3, [r7, #4]
 8000506:	60da      	str	r2, [r3, #12]
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 8000508:	697b      	ldr	r3, [r7, #20]
 800050a:	3301      	adds	r3, #1
 800050c:	617b      	str	r3, [r7, #20]
 800050e:	697b      	ldr	r3, [r7, #20]
 8000510:	2b0f      	cmp	r3, #15
 8000512:	d985      	bls.n	8000420 <GPIO_Init+0x1c>
    }
  }
}
 8000514:	bf00      	nop
 8000516:	371c      	adds	r7, #28
 8000518:	46bd      	mov	sp, r7
 800051a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800051e:	4770      	bx	lr

08000520 <GPIO_PinAFConfig>:
  *            @arg GPIO_AF_DCMI: Connect DCMI pins to AF13 
  *            @arg GPIO_AF_EVENTOUT: Connect EVENTOUT pins to AF15
  * @retval None
  */
void GPIO_PinAFConfig(GPIO_TypeDef* GPIOx, uint16_t GPIO_PinSource, uint8_t GPIO_AF)
{
 8000520:	b480      	push	{r7}
 8000522:	b085      	sub	sp, #20
 8000524:	af00      	add	r7, sp, #0
 8000526:	6078      	str	r0, [r7, #4]
 8000528:	460b      	mov	r3, r1
 800052a:	807b      	strh	r3, [r7, #2]
 800052c:	4613      	mov	r3, r2
 800052e:	707b      	strb	r3, [r7, #1]
  uint32_t temp = 0x00;
 8000530:	2300      	movs	r3, #0
 8000532:	60fb      	str	r3, [r7, #12]
  uint32_t temp_2 = 0x00;
 8000534:	2300      	movs	r3, #0
 8000536:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
  assert_param(IS_GPIO_AF(GPIO_AF));
  
  temp = ((uint32_t)(GPIO_AF) << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 8000538:	787a      	ldrb	r2, [r7, #1]
 800053a:	887b      	ldrh	r3, [r7, #2]
 800053c:	f003 0307 	and.w	r3, r3, #7
 8000540:	009b      	lsls	r3, r3, #2
 8000542:	fa02 f303 	lsl.w	r3, r2, r3
 8000546:	60fb      	str	r3, [r7, #12]
  GPIOx->AFR[GPIO_PinSource >> 0x03] &= ~((uint32_t)0xF << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 8000548:	887b      	ldrh	r3, [r7, #2]
 800054a:	08db      	lsrs	r3, r3, #3
 800054c:	b29b      	uxth	r3, r3
 800054e:	4618      	mov	r0, r3
 8000550:	887b      	ldrh	r3, [r7, #2]
 8000552:	08db      	lsrs	r3, r3, #3
 8000554:	b29b      	uxth	r3, r3
 8000556:	461a      	mov	r2, r3
 8000558:	687b      	ldr	r3, [r7, #4]
 800055a:	3208      	adds	r2, #8
 800055c:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8000560:	887b      	ldrh	r3, [r7, #2]
 8000562:	f003 0307 	and.w	r3, r3, #7
 8000566:	009b      	lsls	r3, r3, #2
 8000568:	210f      	movs	r1, #15
 800056a:	fa01 f303 	lsl.w	r3, r1, r3
 800056e:	43db      	mvns	r3, r3
 8000570:	ea02 0103 	and.w	r1, r2, r3
 8000574:	687b      	ldr	r3, [r7, #4]
 8000576:	f100 0208 	add.w	r2, r0, #8
 800057a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  temp_2 = GPIOx->AFR[GPIO_PinSource >> 0x03] | temp;
 800057e:	887b      	ldrh	r3, [r7, #2]
 8000580:	08db      	lsrs	r3, r3, #3
 8000582:	b29b      	uxth	r3, r3
 8000584:	461a      	mov	r2, r3
 8000586:	687b      	ldr	r3, [r7, #4]
 8000588:	3208      	adds	r2, #8
 800058a:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800058e:	68fb      	ldr	r3, [r7, #12]
 8000590:	4313      	orrs	r3, r2
 8000592:	60bb      	str	r3, [r7, #8]
  GPIOx->AFR[GPIO_PinSource >> 0x03] = temp_2;
 8000594:	887b      	ldrh	r3, [r7, #2]
 8000596:	08db      	lsrs	r3, r3, #3
 8000598:	b29b      	uxth	r3, r3
 800059a:	461a      	mov	r2, r3
 800059c:	687b      	ldr	r3, [r7, #4]
 800059e:	3208      	adds	r2, #8
 80005a0:	68b9      	ldr	r1, [r7, #8]
 80005a2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
 80005a6:	bf00      	nop
 80005a8:	3714      	adds	r7, #20
 80005aa:	46bd      	mov	sp, r7
 80005ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005b0:	4770      	bx	lr
	...

080005b4 <RCC_DeInit>:
  *            - LSI, LSE and RTC clocks 
  * @param  None
  * @retval None
  */
void RCC_DeInit(void)
{
 80005b4:	b480      	push	{r7}
 80005b6:	af00      	add	r7, sp, #0
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 80005b8:	4a12      	ldr	r2, [pc, #72]	; (8000604 <RCC_DeInit+0x50>)
 80005ba:	4b12      	ldr	r3, [pc, #72]	; (8000604 <RCC_DeInit+0x50>)
 80005bc:	681b      	ldr	r3, [r3, #0]
 80005be:	f043 0301 	orr.w	r3, r3, #1
 80005c2:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80005c4:	4b0f      	ldr	r3, [pc, #60]	; (8000604 <RCC_DeInit+0x50>)
 80005c6:	2200      	movs	r2, #0
 80005c8:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON, PLLON and PLLI2S bits */
  RCC->CR &= (uint32_t)0xFAF6FFFF;
 80005ca:	4a0e      	ldr	r2, [pc, #56]	; (8000604 <RCC_DeInit+0x50>)
 80005cc:	4b0d      	ldr	r3, [pc, #52]	; (8000604 <RCC_DeInit+0x50>)
 80005ce:	681b      	ldr	r3, [r3, #0]
 80005d0:	f023 63a1 	bic.w	r3, r3, #84410368	; 0x5080000
 80005d4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80005d8:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 80005da:	4b0a      	ldr	r3, [pc, #40]	; (8000604 <RCC_DeInit+0x50>)
 80005dc:	4a0a      	ldr	r2, [pc, #40]	; (8000608 <RCC_DeInit+0x54>)
 80005de:	605a      	str	r2, [r3, #4]

  /* Reset PLLI2SCFGR register */
  RCC->PLLI2SCFGR = 0x20003000;
 80005e0:	4b08      	ldr	r3, [pc, #32]	; (8000604 <RCC_DeInit+0x50>)
 80005e2:	4a0a      	ldr	r2, [pc, #40]	; (800060c <RCC_DeInit+0x58>)
 80005e4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 80005e8:	4a06      	ldr	r2, [pc, #24]	; (8000604 <RCC_DeInit+0x50>)
 80005ea:	4b06      	ldr	r3, [pc, #24]	; (8000604 <RCC_DeInit+0x50>)
 80005ec:	681b      	ldr	r3, [r3, #0]
 80005ee:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80005f2:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 80005f4:	4b03      	ldr	r3, [pc, #12]	; (8000604 <RCC_DeInit+0x50>)
 80005f6:	2200      	movs	r2, #0
 80005f8:	60da      	str	r2, [r3, #12]
#ifdef STM32F427X 
  /* Disable Timers clock prescalers selection */
  RCC->DCKCFGR = 0x00000000;
#endif /* STM32F427X */ 

}
 80005fa:	bf00      	nop
 80005fc:	46bd      	mov	sp, r7
 80005fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000602:	4770      	bx	lr
 8000604:	40023800 	.word	0x40023800
 8000608:	24003010 	.word	0x24003010
 800060c:	20003000 	.word	0x20003000

08000610 <RCC_GetClocksFreq>:
  *         configuration based on this function will be incorrect.
  *    
  * @retval None
  */
void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
{
 8000610:	b480      	push	{r7}
 8000612:	b089      	sub	sp, #36	; 0x24
 8000614:	af00      	add	r7, sp, #0
 8000616:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0, presc = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;
 8000618:	2300      	movs	r3, #0
 800061a:	61bb      	str	r3, [r7, #24]
 800061c:	2300      	movs	r3, #0
 800061e:	617b      	str	r3, [r7, #20]
 8000620:	2300      	movs	r3, #0
 8000622:	61fb      	str	r3, [r7, #28]
 8000624:	2302      	movs	r3, #2
 8000626:	613b      	str	r3, [r7, #16]
 8000628:	2300      	movs	r3, #0
 800062a:	60fb      	str	r3, [r7, #12]
 800062c:	2302      	movs	r3, #2
 800062e:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 8000630:	4b47      	ldr	r3, [pc, #284]	; (8000750 <RCC_GetClocksFreq+0x140>)
 8000632:	689b      	ldr	r3, [r3, #8]
 8000634:	f003 030c 	and.w	r3, r3, #12
 8000638:	61bb      	str	r3, [r7, #24]

  switch (tmp)
 800063a:	69bb      	ldr	r3, [r7, #24]
 800063c:	2b04      	cmp	r3, #4
 800063e:	d007      	beq.n	8000650 <RCC_GetClocksFreq+0x40>
 8000640:	2b08      	cmp	r3, #8
 8000642:	d009      	beq.n	8000658 <RCC_GetClocksFreq+0x48>
 8000644:	2b00      	cmp	r3, #0
 8000646:	d13d      	bne.n	80006c4 <RCC_GetClocksFreq+0xb4>
  {
    case 0x00:  /* HSI used as system clock source */
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 8000648:	687b      	ldr	r3, [r7, #4]
 800064a:	4a42      	ldr	r2, [pc, #264]	; (8000754 <RCC_GetClocksFreq+0x144>)
 800064c:	601a      	str	r2, [r3, #0]
      break;
 800064e:	e03d      	b.n	80006cc <RCC_GetClocksFreq+0xbc>
    case 0x04:  /* HSE used as system clock  source */
      RCC_Clocks->SYSCLK_Frequency = HSE_VALUE;
 8000650:	687b      	ldr	r3, [r7, #4]
 8000652:	4a41      	ldr	r2, [pc, #260]	; (8000758 <RCC_GetClocksFreq+0x148>)
 8000654:	601a      	str	r2, [r3, #0]
      break;
 8000656:	e039      	b.n	80006cc <RCC_GetClocksFreq+0xbc>
    case 0x08:  /* PLL used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
         SYSCLK = PLL_VCO / PLLP
         */    
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
 8000658:	4b3d      	ldr	r3, [pc, #244]	; (8000750 <RCC_GetClocksFreq+0x140>)
 800065a:	685b      	ldr	r3, [r3, #4]
 800065c:	0d9b      	lsrs	r3, r3, #22
 800065e:	f003 0301 	and.w	r3, r3, #1
 8000662:	60fb      	str	r3, [r7, #12]
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8000664:	4b3a      	ldr	r3, [pc, #232]	; (8000750 <RCC_GetClocksFreq+0x140>)
 8000666:	685b      	ldr	r3, [r3, #4]
 8000668:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800066c:	60bb      	str	r3, [r7, #8]
      
      if (pllsource != 0)
 800066e:	68fb      	ldr	r3, [r7, #12]
 8000670:	2b00      	cmp	r3, #0
 8000672:	d00c      	beq.n	800068e <RCC_GetClocksFreq+0x7e>
      {
        /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 8000674:	4a38      	ldr	r2, [pc, #224]	; (8000758 <RCC_GetClocksFreq+0x148>)
 8000676:	68bb      	ldr	r3, [r7, #8]
 8000678:	fbb2 f3f3 	udiv	r3, r2, r3
 800067c:	4a34      	ldr	r2, [pc, #208]	; (8000750 <RCC_GetClocksFreq+0x140>)
 800067e:	6852      	ldr	r2, [r2, #4]
 8000680:	0992      	lsrs	r2, r2, #6
 8000682:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8000686:	fb02 f303 	mul.w	r3, r2, r3
 800068a:	61fb      	str	r3, [r7, #28]
 800068c:	e00b      	b.n	80006a6 <RCC_GetClocksFreq+0x96>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);      
 800068e:	4a31      	ldr	r2, [pc, #196]	; (8000754 <RCC_GetClocksFreq+0x144>)
 8000690:	68bb      	ldr	r3, [r7, #8]
 8000692:	fbb2 f3f3 	udiv	r3, r2, r3
 8000696:	4a2e      	ldr	r2, [pc, #184]	; (8000750 <RCC_GetClocksFreq+0x140>)
 8000698:	6852      	ldr	r2, [r2, #4]
 800069a:	0992      	lsrs	r2, r2, #6
 800069c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80006a0:	fb02 f303 	mul.w	r3, r2, r3
 80006a4:	61fb      	str	r3, [r7, #28]
      }

      pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 80006a6:	4b2a      	ldr	r3, [pc, #168]	; (8000750 <RCC_GetClocksFreq+0x140>)
 80006a8:	685b      	ldr	r3, [r3, #4]
 80006aa:	0c1b      	lsrs	r3, r3, #16
 80006ac:	f003 0303 	and.w	r3, r3, #3
 80006b0:	3301      	adds	r3, #1
 80006b2:	005b      	lsls	r3, r3, #1
 80006b4:	613b      	str	r3, [r7, #16]
      RCC_Clocks->SYSCLK_Frequency = pllvco/pllp;
 80006b6:	69fa      	ldr	r2, [r7, #28]
 80006b8:	693b      	ldr	r3, [r7, #16]
 80006ba:	fbb2 f2f3 	udiv	r2, r2, r3
 80006be:	687b      	ldr	r3, [r7, #4]
 80006c0:	601a      	str	r2, [r3, #0]
      break;
 80006c2:	e003      	b.n	80006cc <RCC_GetClocksFreq+0xbc>
    default:
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 80006c4:	687b      	ldr	r3, [r7, #4]
 80006c6:	4a23      	ldr	r2, [pc, #140]	; (8000754 <RCC_GetClocksFreq+0x144>)
 80006c8:	601a      	str	r2, [r3, #0]
      break;
 80006ca:	bf00      	nop
  }
  /* Compute HCLK, PCLK1 and PCLK2 clocks frequencies ------------------------*/

  /* Get HCLK prescaler */
  tmp = RCC->CFGR & RCC_CFGR_HPRE;
 80006cc:	4b20      	ldr	r3, [pc, #128]	; (8000750 <RCC_GetClocksFreq+0x140>)
 80006ce:	689b      	ldr	r3, [r3, #8]
 80006d0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80006d4:	61bb      	str	r3, [r7, #24]
  tmp = tmp >> 4;
 80006d6:	69bb      	ldr	r3, [r7, #24]
 80006d8:	091b      	lsrs	r3, r3, #4
 80006da:	61bb      	str	r3, [r7, #24]
  presc = APBAHBPrescTable[tmp];
 80006dc:	4a1f      	ldr	r2, [pc, #124]	; (800075c <RCC_GetClocksFreq+0x14c>)
 80006de:	69bb      	ldr	r3, [r7, #24]
 80006e0:	4413      	add	r3, r2
 80006e2:	781b      	ldrb	r3, [r3, #0]
 80006e4:	b2db      	uxtb	r3, r3
 80006e6:	617b      	str	r3, [r7, #20]
  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency = RCC_Clocks->SYSCLK_Frequency >> presc;
 80006e8:	687b      	ldr	r3, [r7, #4]
 80006ea:	681a      	ldr	r2, [r3, #0]
 80006ec:	697b      	ldr	r3, [r7, #20]
 80006ee:	40da      	lsrs	r2, r3
 80006f0:	687b      	ldr	r3, [r7, #4]
 80006f2:	605a      	str	r2, [r3, #4]

  /* Get PCLK1 prescaler */
  tmp = RCC->CFGR & RCC_CFGR_PPRE1;
 80006f4:	4b16      	ldr	r3, [pc, #88]	; (8000750 <RCC_GetClocksFreq+0x140>)
 80006f6:	689b      	ldr	r3, [r3, #8]
 80006f8:	f403 53e0 	and.w	r3, r3, #7168	; 0x1c00
 80006fc:	61bb      	str	r3, [r7, #24]
  tmp = tmp >> 10;
 80006fe:	69bb      	ldr	r3, [r7, #24]
 8000700:	0a9b      	lsrs	r3, r3, #10
 8000702:	61bb      	str	r3, [r7, #24]
  presc = APBAHBPrescTable[tmp];
 8000704:	4a15      	ldr	r2, [pc, #84]	; (800075c <RCC_GetClocksFreq+0x14c>)
 8000706:	69bb      	ldr	r3, [r7, #24]
 8000708:	4413      	add	r3, r2
 800070a:	781b      	ldrb	r3, [r3, #0]
 800070c:	b2db      	uxtb	r3, r3
 800070e:	617b      	str	r3, [r7, #20]
  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 8000710:	687b      	ldr	r3, [r7, #4]
 8000712:	685a      	ldr	r2, [r3, #4]
 8000714:	697b      	ldr	r3, [r7, #20]
 8000716:	40da      	lsrs	r2, r3
 8000718:	687b      	ldr	r3, [r7, #4]
 800071a:	609a      	str	r2, [r3, #8]

  /* Get PCLK2 prescaler */
  tmp = RCC->CFGR & RCC_CFGR_PPRE2;
 800071c:	4b0c      	ldr	r3, [pc, #48]	; (8000750 <RCC_GetClocksFreq+0x140>)
 800071e:	689b      	ldr	r3, [r3, #8]
 8000720:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 8000724:	61bb      	str	r3, [r7, #24]
  tmp = tmp >> 13;
 8000726:	69bb      	ldr	r3, [r7, #24]
 8000728:	0b5b      	lsrs	r3, r3, #13
 800072a:	61bb      	str	r3, [r7, #24]
  presc = APBAHBPrescTable[tmp];
 800072c:	4a0b      	ldr	r2, [pc, #44]	; (800075c <RCC_GetClocksFreq+0x14c>)
 800072e:	69bb      	ldr	r3, [r7, #24]
 8000730:	4413      	add	r3, r2
 8000732:	781b      	ldrb	r3, [r3, #0]
 8000734:	b2db      	uxtb	r3, r3
 8000736:	617b      	str	r3, [r7, #20]
  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 8000738:	687b      	ldr	r3, [r7, #4]
 800073a:	685a      	ldr	r2, [r3, #4]
 800073c:	697b      	ldr	r3, [r7, #20]
 800073e:	40da      	lsrs	r2, r3
 8000740:	687b      	ldr	r3, [r7, #4]
 8000742:	60da      	str	r2, [r3, #12]
}
 8000744:	bf00      	nop
 8000746:	3724      	adds	r7, #36	; 0x24
 8000748:	46bd      	mov	sp, r7
 800074a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800074e:	4770      	bx	lr
 8000750:	40023800 	.word	0x40023800
 8000754:	00f42400 	.word	0x00f42400
 8000758:	007a1200 	.word	0x007a1200
 800075c:	20000000 	.word	0x20000000

08000760 <RCC_AHB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB1PeriphClockCmd(uint32_t RCC_AHB1Periph, FunctionalState NewState)
{
 8000760:	b480      	push	{r7}
 8000762:	b083      	sub	sp, #12
 8000764:	af00      	add	r7, sp, #0
 8000766:	6078      	str	r0, [r7, #4]
 8000768:	460b      	mov	r3, r1
 800076a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_AHB1_CLOCK_PERIPH(RCC_AHB1Periph));

  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 800076c:	78fb      	ldrb	r3, [r7, #3]
 800076e:	2b00      	cmp	r3, #0
 8000770:	d006      	beq.n	8000780 <RCC_AHB1PeriphClockCmd+0x20>
  {
    RCC->AHB1ENR |= RCC_AHB1Periph;
 8000772:	490a      	ldr	r1, [pc, #40]	; (800079c <RCC_AHB1PeriphClockCmd+0x3c>)
 8000774:	4b09      	ldr	r3, [pc, #36]	; (800079c <RCC_AHB1PeriphClockCmd+0x3c>)
 8000776:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000778:	687b      	ldr	r3, [r7, #4]
 800077a:	4313      	orrs	r3, r2
 800077c:	630b      	str	r3, [r1, #48]	; 0x30
  }
  else
  {
    RCC->AHB1ENR &= ~RCC_AHB1Periph;
  }
}
 800077e:	e006      	b.n	800078e <RCC_AHB1PeriphClockCmd+0x2e>
    RCC->AHB1ENR &= ~RCC_AHB1Periph;
 8000780:	4906      	ldr	r1, [pc, #24]	; (800079c <RCC_AHB1PeriphClockCmd+0x3c>)
 8000782:	4b06      	ldr	r3, [pc, #24]	; (800079c <RCC_AHB1PeriphClockCmd+0x3c>)
 8000784:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000786:	687b      	ldr	r3, [r7, #4]
 8000788:	43db      	mvns	r3, r3
 800078a:	4013      	ands	r3, r2
 800078c:	630b      	str	r3, [r1, #48]	; 0x30
}
 800078e:	bf00      	nop
 8000790:	370c      	adds	r7, #12
 8000792:	46bd      	mov	sp, r7
 8000794:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000798:	4770      	bx	lr
 800079a:	bf00      	nop
 800079c:	40023800 	.word	0x40023800

080007a0 <RCC_APB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB1PeriphClockCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
 80007a0:	b480      	push	{r7}
 80007a2:	b083      	sub	sp, #12
 80007a4:	af00      	add	r7, sp, #0
 80007a6:	6078      	str	r0, [r7, #4]
 80007a8:	460b      	mov	r3, r1
 80007aa:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));  
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 80007ac:	78fb      	ldrb	r3, [r7, #3]
 80007ae:	2b00      	cmp	r3, #0
 80007b0:	d006      	beq.n	80007c0 <RCC_APB1PeriphClockCmd+0x20>
  {
    RCC->APB1ENR |= RCC_APB1Periph;
 80007b2:	490a      	ldr	r1, [pc, #40]	; (80007dc <RCC_APB1PeriphClockCmd+0x3c>)
 80007b4:	4b09      	ldr	r3, [pc, #36]	; (80007dc <RCC_APB1PeriphClockCmd+0x3c>)
 80007b6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80007b8:	687b      	ldr	r3, [r7, #4]
 80007ba:	4313      	orrs	r3, r2
 80007bc:	640b      	str	r3, [r1, #64]	; 0x40
  }
  else
  {
    RCC->APB1ENR &= ~RCC_APB1Periph;
  }
}
 80007be:	e006      	b.n	80007ce <RCC_APB1PeriphClockCmd+0x2e>
    RCC->APB1ENR &= ~RCC_APB1Periph;
 80007c0:	4906      	ldr	r1, [pc, #24]	; (80007dc <RCC_APB1PeriphClockCmd+0x3c>)
 80007c2:	4b06      	ldr	r3, [pc, #24]	; (80007dc <RCC_APB1PeriphClockCmd+0x3c>)
 80007c4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80007c6:	687b      	ldr	r3, [r7, #4]
 80007c8:	43db      	mvns	r3, r3
 80007ca:	4013      	ands	r3, r2
 80007cc:	640b      	str	r3, [r1, #64]	; 0x40
}
 80007ce:	bf00      	nop
 80007d0:	370c      	adds	r7, #12
 80007d2:	46bd      	mov	sp, r7
 80007d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007d8:	4770      	bx	lr
 80007da:	bf00      	nop
 80007dc:	40023800 	.word	0x40023800

080007e0 <SPI_I2S_SendData>:
  *         in SPI mode or 2 or 3 in I2S mode or I2Sxext for I2S full duplex mode.     
  * @param  Data: Data to be transmitted.
  * @retval None
  */
void SPI_I2S_SendData(SPI_TypeDef* SPIx, uint16_t Data)
{
 80007e0:	b480      	push	{r7}
 80007e2:	b083      	sub	sp, #12
 80007e4:	af00      	add	r7, sp, #0
 80007e6:	6078      	str	r0, [r7, #4]
 80007e8:	460b      	mov	r3, r1
 80007ea:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH_EXT(SPIx));
  
  /* Write in the DR register the data to be sent */
  SPIx->DR = Data;
 80007ec:	687b      	ldr	r3, [r7, #4]
 80007ee:	887a      	ldrh	r2, [r7, #2]
 80007f0:	819a      	strh	r2, [r3, #12]
}
 80007f2:	bf00      	nop
 80007f4:	370c      	adds	r7, #12
 80007f6:	46bd      	mov	sp, r7
 80007f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007fc:	4770      	bx	lr

080007fe <SPI_I2S_GetFlagStatus>:
  *            @arg I2S_FLAG_UDR: Underrun Error flag.
  *            @arg I2S_FLAG_CHSIDE: Channel Side flag.  
  * @retval The new state of SPI_I2S_FLAG (SET or RESET).
  */
FlagStatus SPI_I2S_GetFlagStatus(SPI_TypeDef* SPIx, uint16_t SPI_I2S_FLAG)
{
 80007fe:	b480      	push	{r7}
 8000800:	b085      	sub	sp, #20
 8000802:	af00      	add	r7, sp, #0
 8000804:	6078      	str	r0, [r7, #4]
 8000806:	460b      	mov	r3, r1
 8000808:	807b      	strh	r3, [r7, #2]
  FlagStatus bitstatus = RESET;
 800080a:	2300      	movs	r3, #0
 800080c:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH_EXT(SPIx));
  assert_param(IS_SPI_I2S_GET_FLAG(SPI_I2S_FLAG));
  
  /* Check the status of the specified SPI flag */
  if ((SPIx->SR & SPI_I2S_FLAG) != (uint16_t)RESET)
 800080e:	687b      	ldr	r3, [r7, #4]
 8000810:	891b      	ldrh	r3, [r3, #8]
 8000812:	b29a      	uxth	r2, r3
 8000814:	887b      	ldrh	r3, [r7, #2]
 8000816:	4013      	ands	r3, r2
 8000818:	b29b      	uxth	r3, r3
 800081a:	2b00      	cmp	r3, #0
 800081c:	d002      	beq.n	8000824 <SPI_I2S_GetFlagStatus+0x26>
  {
    /* SPI_I2S_FLAG is set */
    bitstatus = SET;
 800081e:	2301      	movs	r3, #1
 8000820:	73fb      	strb	r3, [r7, #15]
 8000822:	e001      	b.n	8000828 <SPI_I2S_GetFlagStatus+0x2a>
  }
  else
  {
    /* SPI_I2S_FLAG is reset */
    bitstatus = RESET;
 8000824:	2300      	movs	r3, #0
 8000826:	73fb      	strb	r3, [r7, #15]
  }
  /* Return the SPI_I2S_FLAG status */
  return  bitstatus;
 8000828:	7bfb      	ldrb	r3, [r7, #15]
}
 800082a:	4618      	mov	r0, r3
 800082c:	3714      	adds	r7, #20
 800082e:	46bd      	mov	sp, r7
 8000830:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000834:	4770      	bx	lr
	...

08000838 <USART_Init>:
  * @param  USART_InitStruct: pointer to a USART_InitTypeDef structure that contains
  *         the configuration information for the specified USART peripheral.
  * @retval None
  */
void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)
{
 8000838:	b580      	push	{r7, lr}
 800083a:	b08a      	sub	sp, #40	; 0x28
 800083c:	af00      	add	r7, sp, #0
 800083e:	6078      	str	r0, [r7, #4]
 8000840:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0x00, apbclock = 0x00;
 8000842:	2300      	movs	r3, #0
 8000844:	627b      	str	r3, [r7, #36]	; 0x24
 8000846:	2300      	movs	r3, #0
 8000848:	623b      	str	r3, [r7, #32]
  uint32_t integerdivider = 0x00;
 800084a:	2300      	movs	r3, #0
 800084c:	61fb      	str	r3, [r7, #28]
  uint32_t fractionaldivider = 0x00;
 800084e:	2300      	movs	r3, #0
 8000850:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_USART_1236_PERIPH(USARTx));
  }

/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
 8000852:	687b      	ldr	r3, [r7, #4]
 8000854:	8a1b      	ldrh	r3, [r3, #16]
 8000856:	b29b      	uxth	r3, r3
 8000858:	627b      	str	r3, [r7, #36]	; 0x24

  /* Clear STOP[13:12] bits */
  tmpreg &= (uint32_t)~((uint32_t)USART_CR2_STOP);
 800085a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800085c:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8000860:	627b      	str	r3, [r7, #36]	; 0x24

  /* Configure the USART Stop Bits, Clock, CPOL, CPHA and LastBit :
      Set STOP[13:12] bits according to USART_StopBits value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_StopBits;
 8000862:	683b      	ldr	r3, [r7, #0]
 8000864:	88db      	ldrh	r3, [r3, #6]
 8000866:	461a      	mov	r2, r3
 8000868:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800086a:	4313      	orrs	r3, r2
 800086c:	627b      	str	r3, [r7, #36]	; 0x24
  
  /* Write to USART CR2 */
  USARTx->CR2 = (uint16_t)tmpreg;
 800086e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000870:	b29a      	uxth	r2, r3
 8000872:	687b      	ldr	r3, [r7, #4]
 8000874:	821a      	strh	r2, [r3, #16]

/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;
 8000876:	687b      	ldr	r3, [r7, #4]
 8000878:	899b      	ldrh	r3, [r3, #12]
 800087a:	b29b      	uxth	r3, r3
 800087c:	627b      	str	r3, [r7, #36]	; 0x24

  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= (uint32_t)~((uint32_t)CR1_CLEAR_MASK);
 800087e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000880:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8000884:	f023 030c 	bic.w	r3, r3, #12
 8000888:	627b      	str	r3, [r7, #36]	; 0x24

  /* Configure the USART Word Length, Parity and mode: 
     Set the M bits according to USART_WordLength value 
     Set PCE and PS bits according to USART_Parity value
     Set TE and RE bits according to USART_Mode value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 800088a:	683b      	ldr	r3, [r7, #0]
 800088c:	889a      	ldrh	r2, [r3, #4]
 800088e:	683b      	ldr	r3, [r7, #0]
 8000890:	891b      	ldrh	r3, [r3, #8]
 8000892:	4313      	orrs	r3, r2
 8000894:	b29a      	uxth	r2, r3
            USART_InitStruct->USART_Mode;
 8000896:	683b      	ldr	r3, [r7, #0]
 8000898:	895b      	ldrh	r3, [r3, #10]
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 800089a:	4313      	orrs	r3, r2
 800089c:	b29b      	uxth	r3, r3
 800089e:	461a      	mov	r2, r3
 80008a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80008a2:	4313      	orrs	r3, r2
 80008a4:	627b      	str	r3, [r7, #36]	; 0x24

  /* Write to USART CR1 */
  USARTx->CR1 = (uint16_t)tmpreg;
 80008a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80008a8:	b29a      	uxth	r2, r3
 80008aa:	687b      	ldr	r3, [r7, #4]
 80008ac:	819a      	strh	r2, [r3, #12]

/*---------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = USARTx->CR3;
 80008ae:	687b      	ldr	r3, [r7, #4]
 80008b0:	8a9b      	ldrh	r3, [r3, #20]
 80008b2:	b29b      	uxth	r3, r3
 80008b4:	627b      	str	r3, [r7, #36]	; 0x24

  /* Clear CTSE and RTSE bits */
  tmpreg &= (uint32_t)~((uint32_t)CR3_CLEAR_MASK);
 80008b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80008b8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80008bc:	627b      	str	r3, [r7, #36]	; 0x24

  /* Configure the USART HFC : 
      Set CTSE and RTSE bits according to USART_HardwareFlowControl value */
  tmpreg |= USART_InitStruct->USART_HardwareFlowControl;
 80008be:	683b      	ldr	r3, [r7, #0]
 80008c0:	899b      	ldrh	r3, [r3, #12]
 80008c2:	461a      	mov	r2, r3
 80008c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80008c6:	4313      	orrs	r3, r2
 80008c8:	627b      	str	r3, [r7, #36]	; 0x24

  /* Write to USART CR3 */
  USARTx->CR3 = (uint16_t)tmpreg;
 80008ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80008cc:	b29a      	uxth	r2, r3
 80008ce:	687b      	ldr	r3, [r7, #4]
 80008d0:	829a      	strh	r2, [r3, #20]

/*---------------------------- USART BRR Configuration -----------------------*/
  /* Configure the USART Baud Rate */
  RCC_GetClocksFreq(&RCC_ClocksStatus);
 80008d2:	f107 0308 	add.w	r3, r7, #8
 80008d6:	4618      	mov	r0, r3
 80008d8:	f7ff fe9a 	bl	8000610 <RCC_GetClocksFreq>

  if ((USARTx == USART1) || (USARTx == USART6))
 80008dc:	687b      	ldr	r3, [r7, #4]
 80008de:	4a30      	ldr	r2, [pc, #192]	; (80009a0 <USART_Init+0x168>)
 80008e0:	4293      	cmp	r3, r2
 80008e2:	d003      	beq.n	80008ec <USART_Init+0xb4>
 80008e4:	687b      	ldr	r3, [r7, #4]
 80008e6:	4a2f      	ldr	r2, [pc, #188]	; (80009a4 <USART_Init+0x16c>)
 80008e8:	4293      	cmp	r3, r2
 80008ea:	d102      	bne.n	80008f2 <USART_Init+0xba>
  {
    apbclock = RCC_ClocksStatus.PCLK2_Frequency;
 80008ec:	697b      	ldr	r3, [r7, #20]
 80008ee:	623b      	str	r3, [r7, #32]
 80008f0:	e001      	b.n	80008f6 <USART_Init+0xbe>
  }
  else
  {
    apbclock = RCC_ClocksStatus.PCLK1_Frequency;
 80008f2:	693b      	ldr	r3, [r7, #16]
 80008f4:	623b      	str	r3, [r7, #32]
  }
  
  /* Determine the integer part */
  if ((USARTx->CR1 & USART_CR1_OVER8) != 0)
 80008f6:	687b      	ldr	r3, [r7, #4]
 80008f8:	899b      	ldrh	r3, [r3, #12]
 80008fa:	b29b      	uxth	r3, r3
 80008fc:	b21b      	sxth	r3, r3
 80008fe:	2b00      	cmp	r3, #0
 8000900:	da0c      	bge.n	800091c <USART_Init+0xe4>
  {
    /* Integer part computing in case Oversampling mode is 8 Samples */
    integerdivider = ((25 * apbclock) / (2 * (USART_InitStruct->USART_BaudRate)));    
 8000902:	6a3a      	ldr	r2, [r7, #32]
 8000904:	4613      	mov	r3, r2
 8000906:	009b      	lsls	r3, r3, #2
 8000908:	4413      	add	r3, r2
 800090a:	009a      	lsls	r2, r3, #2
 800090c:	441a      	add	r2, r3
 800090e:	683b      	ldr	r3, [r7, #0]
 8000910:	681b      	ldr	r3, [r3, #0]
 8000912:	005b      	lsls	r3, r3, #1
 8000914:	fbb2 f3f3 	udiv	r3, r2, r3
 8000918:	61fb      	str	r3, [r7, #28]
 800091a:	e00b      	b.n	8000934 <USART_Init+0xfc>
  }
  else /* if ((USARTx->CR1 & USART_CR1_OVER8) == 0) */
  {
    /* Integer part computing in case Oversampling mode is 16 Samples */
    integerdivider = ((25 * apbclock) / (4 * (USART_InitStruct->USART_BaudRate)));    
 800091c:	6a3a      	ldr	r2, [r7, #32]
 800091e:	4613      	mov	r3, r2
 8000920:	009b      	lsls	r3, r3, #2
 8000922:	4413      	add	r3, r2
 8000924:	009a      	lsls	r2, r3, #2
 8000926:	441a      	add	r2, r3
 8000928:	683b      	ldr	r3, [r7, #0]
 800092a:	681b      	ldr	r3, [r3, #0]
 800092c:	009b      	lsls	r3, r3, #2
 800092e:	fbb2 f3f3 	udiv	r3, r2, r3
 8000932:	61fb      	str	r3, [r7, #28]
  }
  tmpreg = (integerdivider / 100) << 4;
 8000934:	69fb      	ldr	r3, [r7, #28]
 8000936:	4a1c      	ldr	r2, [pc, #112]	; (80009a8 <USART_Init+0x170>)
 8000938:	fba2 2303 	umull	r2, r3, r2, r3
 800093c:	095b      	lsrs	r3, r3, #5
 800093e:	011b      	lsls	r3, r3, #4
 8000940:	627b      	str	r3, [r7, #36]	; 0x24

  /* Determine the fractional part */
  fractionaldivider = integerdivider - (100 * (tmpreg >> 4));
 8000942:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000944:	091b      	lsrs	r3, r3, #4
 8000946:	2264      	movs	r2, #100	; 0x64
 8000948:	fb02 f303 	mul.w	r3, r2, r3
 800094c:	69fa      	ldr	r2, [r7, #28]
 800094e:	1ad3      	subs	r3, r2, r3
 8000950:	61bb      	str	r3, [r7, #24]

  /* Implement the fractional part in the register */
  if ((USARTx->CR1 & USART_CR1_OVER8) != 0)
 8000952:	687b      	ldr	r3, [r7, #4]
 8000954:	899b      	ldrh	r3, [r3, #12]
 8000956:	b29b      	uxth	r3, r3
 8000958:	b21b      	sxth	r3, r3
 800095a:	2b00      	cmp	r3, #0
 800095c:	da0c      	bge.n	8000978 <USART_Init+0x140>
  {
    tmpreg |= ((((fractionaldivider * 8) + 50) / 100)) & ((uint8_t)0x07);
 800095e:	69bb      	ldr	r3, [r7, #24]
 8000960:	00db      	lsls	r3, r3, #3
 8000962:	3332      	adds	r3, #50	; 0x32
 8000964:	4a10      	ldr	r2, [pc, #64]	; (80009a8 <USART_Init+0x170>)
 8000966:	fba2 2303 	umull	r2, r3, r2, r3
 800096a:	095b      	lsrs	r3, r3, #5
 800096c:	f003 0307 	and.w	r3, r3, #7
 8000970:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000972:	4313      	orrs	r3, r2
 8000974:	627b      	str	r3, [r7, #36]	; 0x24
 8000976:	e00b      	b.n	8000990 <USART_Init+0x158>
  }
  else /* if ((USARTx->CR1 & USART_CR1_OVER8) == 0) */
  {
    tmpreg |= ((((fractionaldivider * 16) + 50) / 100)) & ((uint8_t)0x0F);
 8000978:	69bb      	ldr	r3, [r7, #24]
 800097a:	011b      	lsls	r3, r3, #4
 800097c:	3332      	adds	r3, #50	; 0x32
 800097e:	4a0a      	ldr	r2, [pc, #40]	; (80009a8 <USART_Init+0x170>)
 8000980:	fba2 2303 	umull	r2, r3, r2, r3
 8000984:	095b      	lsrs	r3, r3, #5
 8000986:	f003 030f 	and.w	r3, r3, #15
 800098a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800098c:	4313      	orrs	r3, r2
 800098e:	627b      	str	r3, [r7, #36]	; 0x24
  }
  
  /* Write to USART BRR register */
  USARTx->BRR = (uint16_t)tmpreg;
 8000990:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000992:	b29a      	uxth	r2, r3
 8000994:	687b      	ldr	r3, [r7, #4]
 8000996:	811a      	strh	r2, [r3, #8]
}
 8000998:	bf00      	nop
 800099a:	3728      	adds	r7, #40	; 0x28
 800099c:	46bd      	mov	sp, r7
 800099e:	bd80      	pop	{r7, pc}
 80009a0:	40011000 	.word	0x40011000
 80009a4:	40011400 	.word	0x40011400
 80009a8:	51eb851f 	.word	0x51eb851f

080009ac <USART_Cmd>:
  * @param  NewState: new state of the USARTx peripheral.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_Cmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
 80009ac:	b480      	push	{r7}
 80009ae:	b083      	sub	sp, #12
 80009b0:	af00      	add	r7, sp, #0
 80009b2:	6078      	str	r0, [r7, #4]
 80009b4:	460b      	mov	r3, r1
 80009b6:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 80009b8:	78fb      	ldrb	r3, [r7, #3]
 80009ba:	2b00      	cmp	r3, #0
 80009bc:	d008      	beq.n	80009d0 <USART_Cmd+0x24>
  {
    /* Enable the selected USART by setting the UE bit in the CR1 register */
    USARTx->CR1 |= USART_CR1_UE;
 80009be:	687b      	ldr	r3, [r7, #4]
 80009c0:	899b      	ldrh	r3, [r3, #12]
 80009c2:	b29b      	uxth	r3, r3
 80009c4:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80009c8:	b29a      	uxth	r2, r3
 80009ca:	687b      	ldr	r3, [r7, #4]
 80009cc:	819a      	strh	r2, [r3, #12]
  else
  {
    /* Disable the selected USART by clearing the UE bit in the CR1 register */
    USARTx->CR1 &= (uint16_t)~((uint16_t)USART_CR1_UE);
  }
}
 80009ce:	e007      	b.n	80009e0 <USART_Cmd+0x34>
    USARTx->CR1 &= (uint16_t)~((uint16_t)USART_CR1_UE);
 80009d0:	687b      	ldr	r3, [r7, #4]
 80009d2:	899b      	ldrh	r3, [r3, #12]
 80009d4:	b29b      	uxth	r3, r3
 80009d6:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80009da:	b29a      	uxth	r2, r3
 80009dc:	687b      	ldr	r3, [r7, #4]
 80009de:	819a      	strh	r2, [r3, #12]
}
 80009e0:	bf00      	nop
 80009e2:	370c      	adds	r7, #12
 80009e4:	46bd      	mov	sp, r7
 80009e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009ea:	4770      	bx	lr

080009ec <USART_SendData>:
  *         UART peripheral.
  * @param  Data: the data to transmit.
  * @retval None
  */
void USART_SendData(USART_TypeDef* USARTx, uint16_t Data)
{
 80009ec:	b480      	push	{r7}
 80009ee:	b083      	sub	sp, #12
 80009f0:	af00      	add	r7, sp, #0
 80009f2:	6078      	str	r0, [r7, #4]
 80009f4:	460b      	mov	r3, r1
 80009f6:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_DATA(Data)); 
    
  /* Transmit Data */
  USARTx->DR = (Data & (uint16_t)0x01FF);
 80009f8:	887b      	ldrh	r3, [r7, #2]
 80009fa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80009fe:	b29a      	uxth	r2, r3
 8000a00:	687b      	ldr	r3, [r7, #4]
 8000a02:	809a      	strh	r2, [r3, #4]
}
 8000a04:	bf00      	nop
 8000a06:	370c      	adds	r7, #12
 8000a08:	46bd      	mov	sp, r7
 8000a0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a0e:	4770      	bx	lr

08000a10 <USART_GetFlagStatus>:
  *            @arg USART_FLAG_FE:   Framing Error flag
  *            @arg USART_FLAG_PE:   Parity Error flag
  * @retval The new state of USART_FLAG (SET or RESET).
  */
FlagStatus USART_GetFlagStatus(USART_TypeDef* USARTx, uint16_t USART_FLAG)
{
 8000a10:	b480      	push	{r7}
 8000a12:	b085      	sub	sp, #20
 8000a14:	af00      	add	r7, sp, #0
 8000a16:	6078      	str	r0, [r7, #4]
 8000a18:	460b      	mov	r3, r1
 8000a1a:	807b      	strh	r3, [r7, #2]
  FlagStatus bitstatus = RESET;
 8000a1c:	2300      	movs	r3, #0
 8000a1e:	73fb      	strb	r3, [r7, #15]
  if (USART_FLAG == USART_FLAG_CTS)
  {
    assert_param(IS_USART_1236_PERIPH(USARTx));
  } 
    
  if ((USARTx->SR & USART_FLAG) != (uint16_t)RESET)
 8000a20:	687b      	ldr	r3, [r7, #4]
 8000a22:	881b      	ldrh	r3, [r3, #0]
 8000a24:	b29a      	uxth	r2, r3
 8000a26:	887b      	ldrh	r3, [r7, #2]
 8000a28:	4013      	ands	r3, r2
 8000a2a:	b29b      	uxth	r3, r3
 8000a2c:	2b00      	cmp	r3, #0
 8000a2e:	d002      	beq.n	8000a36 <USART_GetFlagStatus+0x26>
  {
    bitstatus = SET;
 8000a30:	2301      	movs	r3, #1
 8000a32:	73fb      	strb	r3, [r7, #15]
 8000a34:	e001      	b.n	8000a3a <USART_GetFlagStatus+0x2a>
  }
  else
  {
    bitstatus = RESET;
 8000a36:	2300      	movs	r3, #0
 8000a38:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8000a3a:	7bfb      	ldrb	r3, [r7, #15]
}
 8000a3c:	4618      	mov	r0, r3
 8000a3e:	3714      	adds	r7, #20
 8000a40:	46bd      	mov	sp, r7
 8000a42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a46:	4770      	bx	lr

08000a48 <vListInitialise>:
/*-----------------------------------------------------------
* PUBLIC LIST API documented in list.h
*----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8000a48:	b480      	push	{r7}
 8000a4a:	b083      	sub	sp, #12
 8000a4c:	af00      	add	r7, sp, #0
 8000a4e:	6078      	str	r0, [r7, #4]
    /* The list structure contains a list item which is used to mark the
     * end of the list.  To initialise the list the list end is inserted
     * as the only list entry. */
    pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8000a50:	687b      	ldr	r3, [r7, #4]
 8000a52:	f103 0208 	add.w	r2, r3, #8
 8000a56:	687b      	ldr	r3, [r7, #4]
 8000a58:	605a      	str	r2, [r3, #4]

    /* The list end value is the highest possible value in the list to
     * ensure it remains at the end of the list. */
    pxList->xListEnd.xItemValue = portMAX_DELAY;
 8000a5a:	687b      	ldr	r3, [r7, #4]
 8000a5c:	f04f 32ff 	mov.w	r2, #4294967295
 8000a60:	609a      	str	r2, [r3, #8]

    /* The list end next and previous pointers point to itself so we know
     * when the list is empty. */
    pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );     /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8000a62:	687b      	ldr	r3, [r7, #4]
 8000a64:	f103 0208 	add.w	r2, r3, #8
 8000a68:	687b      	ldr	r3, [r7, #4]
 8000a6a:	60da      	str	r2, [r3, #12]
    pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8000a6c:	687b      	ldr	r3, [r7, #4]
 8000a6e:	f103 0208 	add.w	r2, r3, #8
 8000a72:	687b      	ldr	r3, [r7, #4]
 8000a74:	611a      	str	r2, [r3, #16]

    pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8000a76:	687b      	ldr	r3, [r7, #4]
 8000a78:	2200      	movs	r2, #0
 8000a7a:	601a      	str	r2, [r3, #0]

    /* Write known values into the list if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
    listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8000a7c:	bf00      	nop
 8000a7e:	370c      	adds	r7, #12
 8000a80:	46bd      	mov	sp, r7
 8000a82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a86:	4770      	bx	lr

08000a88 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8000a88:	b480      	push	{r7}
 8000a8a:	b083      	sub	sp, #12
 8000a8c:	af00      	add	r7, sp, #0
 8000a8e:	6078      	str	r0, [r7, #4]
    /* Make sure the list item is not recorded as being on a list. */
    pxItem->pxContainer = NULL;
 8000a90:	687b      	ldr	r3, [r7, #4]
 8000a92:	2200      	movs	r2, #0
 8000a94:	611a      	str	r2, [r3, #16]

    /* Write known values into the list item if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
    listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8000a96:	bf00      	nop
 8000a98:	370c      	adds	r7, #12
 8000a9a:	46bd      	mov	sp, r7
 8000a9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000aa0:	4770      	bx	lr

08000aa2 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList,
                     ListItem_t * const pxNewListItem )
{
 8000aa2:	b480      	push	{r7}
 8000aa4:	b085      	sub	sp, #20
 8000aa6:	af00      	add	r7, sp, #0
 8000aa8:	6078      	str	r0, [r7, #4]
 8000aaa:	6039      	str	r1, [r7, #0]
    ListItem_t * const pxIndex = pxList->pxIndex;
 8000aac:	687b      	ldr	r3, [r7, #4]
 8000aae:	685b      	ldr	r3, [r3, #4]
 8000ab0:	60fb      	str	r3, [r7, #12]
    listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

    /* Insert a new list item into pxList, but rather than sort the list,
     * makes the new list item the last item to be removed by a call to
     * listGET_OWNER_OF_NEXT_ENTRY(). */
    pxNewListItem->pxNext = pxIndex;
 8000ab2:	683b      	ldr	r3, [r7, #0]
 8000ab4:	68fa      	ldr	r2, [r7, #12]
 8000ab6:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8000ab8:	68fb      	ldr	r3, [r7, #12]
 8000aba:	689a      	ldr	r2, [r3, #8]
 8000abc:	683b      	ldr	r3, [r7, #0]
 8000abe:	609a      	str	r2, [r3, #8]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    pxIndex->pxPrevious->pxNext = pxNewListItem;
 8000ac0:	68fb      	ldr	r3, [r7, #12]
 8000ac2:	689b      	ldr	r3, [r3, #8]
 8000ac4:	683a      	ldr	r2, [r7, #0]
 8000ac6:	605a      	str	r2, [r3, #4]
    pxIndex->pxPrevious = pxNewListItem;
 8000ac8:	68fb      	ldr	r3, [r7, #12]
 8000aca:	683a      	ldr	r2, [r7, #0]
 8000acc:	609a      	str	r2, [r3, #8]

    /* Remember which list the item is in. */
    pxNewListItem->pxContainer = pxList;
 8000ace:	683b      	ldr	r3, [r7, #0]
 8000ad0:	687a      	ldr	r2, [r7, #4]
 8000ad2:	611a      	str	r2, [r3, #16]

    ( pxList->uxNumberOfItems )++;
 8000ad4:	687b      	ldr	r3, [r7, #4]
 8000ad6:	681b      	ldr	r3, [r3, #0]
 8000ad8:	1c5a      	adds	r2, r3, #1
 8000ada:	687b      	ldr	r3, [r7, #4]
 8000adc:	601a      	str	r2, [r3, #0]
}
 8000ade:	bf00      	nop
 8000ae0:	3714      	adds	r7, #20
 8000ae2:	46bd      	mov	sp, r7
 8000ae4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ae8:	4770      	bx	lr

08000aea <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList,
                  ListItem_t * const pxNewListItem )
{
 8000aea:	b480      	push	{r7}
 8000aec:	b085      	sub	sp, #20
 8000aee:	af00      	add	r7, sp, #0
 8000af0:	6078      	str	r0, [r7, #4]
 8000af2:	6039      	str	r1, [r7, #0]
    ListItem_t * pxIterator;
    const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8000af4:	683b      	ldr	r3, [r7, #0]
 8000af6:	681b      	ldr	r3, [r3, #0]
 8000af8:	60bb      	str	r3, [r7, #8]
     * new list item should be placed after it.  This ensures that TCBs which are
     * stored in ready lists (all of which have the same xItemValue value) get a
     * share of the CPU.  However, if the xItemValue is the same as the back marker
     * the iteration loop below will not end.  Therefore the value is checked
     * first, and the algorithm slightly modified if necessary. */
    if( xValueOfInsertion == portMAX_DELAY )
 8000afa:	68bb      	ldr	r3, [r7, #8]
 8000afc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000b00:	d103      	bne.n	8000b0a <vListInsert+0x20>
    {
        pxIterator = pxList->xListEnd.pxPrevious;
 8000b02:	687b      	ldr	r3, [r7, #4]
 8000b04:	691b      	ldr	r3, [r3, #16]
 8000b06:	60fb      	str	r3, [r7, #12]
 8000b08:	e00c      	b.n	8000b24 <vListInsert+0x3a>
        *   4) Using a queue or semaphore before it has been initialised or
        *      before the scheduler has been started (are interrupts firing
        *      before vTaskStartScheduler() has been called?).
        **********************************************************************/

        for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8000b0a:	687b      	ldr	r3, [r7, #4]
 8000b0c:	3308      	adds	r3, #8
 8000b0e:	60fb      	str	r3, [r7, #12]
 8000b10:	e002      	b.n	8000b18 <vListInsert+0x2e>
 8000b12:	68fb      	ldr	r3, [r7, #12]
 8000b14:	685b      	ldr	r3, [r3, #4]
 8000b16:	60fb      	str	r3, [r7, #12]
 8000b18:	68fb      	ldr	r3, [r7, #12]
 8000b1a:	685b      	ldr	r3, [r3, #4]
 8000b1c:	681a      	ldr	r2, [r3, #0]
 8000b1e:	68bb      	ldr	r3, [r7, #8]
 8000b20:	429a      	cmp	r2, r3
 8000b22:	d9f6      	bls.n	8000b12 <vListInsert+0x28>
            /* There is nothing to do here, just iterating to the wanted
             * insertion position. */
        }
    }

    pxNewListItem->pxNext = pxIterator->pxNext;
 8000b24:	68fb      	ldr	r3, [r7, #12]
 8000b26:	685a      	ldr	r2, [r3, #4]
 8000b28:	683b      	ldr	r3, [r7, #0]
 8000b2a:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8000b2c:	683b      	ldr	r3, [r7, #0]
 8000b2e:	685b      	ldr	r3, [r3, #4]
 8000b30:	683a      	ldr	r2, [r7, #0]
 8000b32:	609a      	str	r2, [r3, #8]
    pxNewListItem->pxPrevious = pxIterator;
 8000b34:	683b      	ldr	r3, [r7, #0]
 8000b36:	68fa      	ldr	r2, [r7, #12]
 8000b38:	609a      	str	r2, [r3, #8]
    pxIterator->pxNext = pxNewListItem;
 8000b3a:	68fb      	ldr	r3, [r7, #12]
 8000b3c:	683a      	ldr	r2, [r7, #0]
 8000b3e:	605a      	str	r2, [r3, #4]

    /* Remember which list the item is in.  This allows fast removal of the
     * item later. */
    pxNewListItem->pxContainer = pxList;
 8000b40:	683b      	ldr	r3, [r7, #0]
 8000b42:	687a      	ldr	r2, [r7, #4]
 8000b44:	611a      	str	r2, [r3, #16]

    ( pxList->uxNumberOfItems )++;
 8000b46:	687b      	ldr	r3, [r7, #4]
 8000b48:	681b      	ldr	r3, [r3, #0]
 8000b4a:	1c5a      	adds	r2, r3, #1
 8000b4c:	687b      	ldr	r3, [r7, #4]
 8000b4e:	601a      	str	r2, [r3, #0]
}
 8000b50:	bf00      	nop
 8000b52:	3714      	adds	r7, #20
 8000b54:	46bd      	mov	sp, r7
 8000b56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b5a:	4770      	bx	lr

08000b5c <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8000b5c:	b480      	push	{r7}
 8000b5e:	b085      	sub	sp, #20
 8000b60:	af00      	add	r7, sp, #0
 8000b62:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
 * item. */
    List_t * const pxList = pxItemToRemove->pxContainer;
 8000b64:	687b      	ldr	r3, [r7, #4]
 8000b66:	691b      	ldr	r3, [r3, #16]
 8000b68:	60fb      	str	r3, [r7, #12]

    pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8000b6a:	687b      	ldr	r3, [r7, #4]
 8000b6c:	685b      	ldr	r3, [r3, #4]
 8000b6e:	687a      	ldr	r2, [r7, #4]
 8000b70:	6892      	ldr	r2, [r2, #8]
 8000b72:	609a      	str	r2, [r3, #8]
    pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8000b74:	687b      	ldr	r3, [r7, #4]
 8000b76:	689b      	ldr	r3, [r3, #8]
 8000b78:	687a      	ldr	r2, [r7, #4]
 8000b7a:	6852      	ldr	r2, [r2, #4]
 8000b7c:	605a      	str	r2, [r3, #4]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    /* Make sure the index is left pointing to a valid item. */
    if( pxList->pxIndex == pxItemToRemove )
 8000b7e:	68fb      	ldr	r3, [r7, #12]
 8000b80:	685a      	ldr	r2, [r3, #4]
 8000b82:	687b      	ldr	r3, [r7, #4]
 8000b84:	429a      	cmp	r2, r3
 8000b86:	d103      	bne.n	8000b90 <uxListRemove+0x34>
    {
        pxList->pxIndex = pxItemToRemove->pxPrevious;
 8000b88:	687b      	ldr	r3, [r7, #4]
 8000b8a:	689a      	ldr	r2, [r3, #8]
 8000b8c:	68fb      	ldr	r3, [r7, #12]
 8000b8e:	605a      	str	r2, [r3, #4]
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxItemToRemove->pxContainer = NULL;
 8000b90:	687b      	ldr	r3, [r7, #4]
 8000b92:	2200      	movs	r2, #0
 8000b94:	611a      	str	r2, [r3, #16]
    ( pxList->uxNumberOfItems )--;
 8000b96:	68fb      	ldr	r3, [r7, #12]
 8000b98:	681b      	ldr	r3, [r3, #0]
 8000b9a:	1e5a      	subs	r2, r3, #1
 8000b9c:	68fb      	ldr	r3, [r7, #12]
 8000b9e:	601a      	str	r2, [r3, #0]

    return pxList->uxNumberOfItems;
 8000ba0:	68fb      	ldr	r3, [r7, #12]
 8000ba2:	681b      	ldr	r3, [r3, #0]
}
 8000ba4:	4618      	mov	r0, r3
 8000ba6:	3714      	adds	r7, #20
 8000ba8:	46bd      	mov	sp, r7
 8000baa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bae:	4770      	bx	lr

08000bb0 <pxPortInitialiseStack>:
 * See header file for description.
 */
StackType_t * pxPortInitialiseStack( StackType_t * pxTopOfStack,
                                     TaskFunction_t pxCode,
                                     void * pvParameters )
{
 8000bb0:	b480      	push	{r7}
 8000bb2:	b085      	sub	sp, #20
 8000bb4:	af00      	add	r7, sp, #0
 8000bb6:	60f8      	str	r0, [r7, #12]
 8000bb8:	60b9      	str	r1, [r7, #8]
 8000bba:	607a      	str	r2, [r7, #4]
    /* Simulate the stack frame as it would be created by a context switch
     * interrupt. */

    /* Offset added to account for the way the MCU uses the stack on entry/exit
     * of interrupts, and to ensure alignment. */
    pxTopOfStack--;
 8000bbc:	68fb      	ldr	r3, [r7, #12]
 8000bbe:	3b04      	subs	r3, #4
 8000bc0:	60fb      	str	r3, [r7, #12]

    *pxTopOfStack = portINITIAL_XPSR;                                    /* xPSR */
 8000bc2:	68fb      	ldr	r3, [r7, #12]
 8000bc4:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8000bc8:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 8000bca:	68fb      	ldr	r3, [r7, #12]
 8000bcc:	3b04      	subs	r3, #4
 8000bce:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK; /* PC */
 8000bd0:	68bb      	ldr	r3, [r7, #8]
 8000bd2:	f023 0201 	bic.w	r2, r3, #1
 8000bd6:	68fb      	ldr	r3, [r7, #12]
 8000bd8:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 8000bda:	68fb      	ldr	r3, [r7, #12]
 8000bdc:	3b04      	subs	r3, #4
 8000bde:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;             /* LR */
 8000be0:	4a0c      	ldr	r2, [pc, #48]	; (8000c14 <pxPortInitialiseStack+0x64>)
 8000be2:	68fb      	ldr	r3, [r7, #12]
 8000be4:	601a      	str	r2, [r3, #0]

    /* Save code space by skipping register initialisation. */
    pxTopOfStack -= 5;                            /* R12, R3, R2 and R1. */
 8000be6:	68fb      	ldr	r3, [r7, #12]
 8000be8:	3b14      	subs	r3, #20
 8000bea:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) pvParameters; /* R0 */
 8000bec:	687a      	ldr	r2, [r7, #4]
 8000bee:	68fb      	ldr	r3, [r7, #12]
 8000bf0:	601a      	str	r2, [r3, #0]

    /* A save method is being used that requires each task to maintain its
     * own exec return value. */
    pxTopOfStack--;
 8000bf2:	68fb      	ldr	r3, [r7, #12]
 8000bf4:	3b04      	subs	r3, #4
 8000bf6:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = portINITIAL_EXC_RETURN;
 8000bf8:	68fb      	ldr	r3, [r7, #12]
 8000bfa:	f06f 0202 	mvn.w	r2, #2
 8000bfe:	601a      	str	r2, [r3, #0]

    pxTopOfStack -= 8; /* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8000c00:	68fb      	ldr	r3, [r7, #12]
 8000c02:	3b20      	subs	r3, #32
 8000c04:	60fb      	str	r3, [r7, #12]

    return pxTopOfStack;
 8000c06:	68fb      	ldr	r3, [r7, #12]
}
 8000c08:	4618      	mov	r0, r3
 8000c0a:	3714      	adds	r7, #20
 8000c0c:	46bd      	mov	sp, r7
 8000c0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c12:	4770      	bx	lr
 8000c14:	08000c19 	.word	0x08000c19

08000c18 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8000c18:	b480      	push	{r7}
 8000c1a:	b085      	sub	sp, #20
 8000c1c:	af00      	add	r7, sp, #0
    volatile uint32_t ulDummy = 0;
 8000c1e:	2300      	movs	r3, #0
 8000c20:	607b      	str	r3, [r7, #4]
     * its caller as there is nothing to return to.  If a task wants to exit it
     * should instead call vTaskDelete( NULL ).
     *
     * Artificially force an assert() to be triggered if configASSERT() is
     * defined, then stop here so application writers can catch the error. */
    configASSERT( uxCriticalNesting == ~0UL );
 8000c22:	4b11      	ldr	r3, [pc, #68]	; (8000c68 <prvTaskExitError+0x50>)
 8000c24:	681b      	ldr	r3, [r3, #0]
 8000c26:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000c2a:	d009      	beq.n	8000c40 <prvTaskExitError+0x28>

    portFORCE_INLINE static void vPortRaiseBASEPRI( void )
    {
        uint32_t ulNewBASEPRI;

        __asm volatile
 8000c2c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000c30:	f383 8811 	msr	BASEPRI, r3
 8000c34:	f3bf 8f6f 	isb	sy
 8000c38:	f3bf 8f4f 	dsb	sy
 8000c3c:	60fb      	str	r3, [r7, #12]
 8000c3e:	e7fe      	b.n	8000c3e <prvTaskExitError+0x26>
 8000c40:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000c44:	f383 8811 	msr	BASEPRI, r3
 8000c48:	f3bf 8f6f 	isb	sy
 8000c4c:	f3bf 8f4f 	dsb	sy
 8000c50:	60bb      	str	r3, [r7, #8]
    portDISABLE_INTERRUPTS();

    while( ulDummy == 0 )
 8000c52:	bf00      	nop
 8000c54:	687b      	ldr	r3, [r7, #4]
 8000c56:	2b00      	cmp	r3, #0
 8000c58:	d0fc      	beq.n	8000c54 <prvTaskExitError+0x3c>
         * about code appearing after this function is called - making ulDummy
         * volatile makes the compiler think the function could return and
         * therefore not output an 'unreachable code' warning for code that appears
         * after it. */
    }
}
 8000c5a:	bf00      	nop
 8000c5c:	3714      	adds	r7, #20
 8000c5e:	46bd      	mov	sp, r7
 8000c60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c64:	4770      	bx	lr
 8000c66:	bf00      	nop
 8000c68:	20000010 	.word	0x20000010
 8000c6c:	00000000 	.word	0x00000000

08000c70 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
    __asm volatile (
 8000c70:	4b07      	ldr	r3, [pc, #28]	; (8000c90 <pxCurrentTCBConst2>)
 8000c72:	6819      	ldr	r1, [r3, #0]
 8000c74:	6808      	ldr	r0, [r1, #0]
 8000c76:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000c7a:	f380 8809 	msr	PSP, r0
 8000c7e:	f3bf 8f6f 	isb	sy
 8000c82:	f04f 0000 	mov.w	r0, #0
 8000c86:	f380 8811 	msr	BASEPRI, r0
 8000c8a:	4770      	bx	lr
 8000c8c:	f3af 8000 	nop.w

08000c90 <pxCurrentTCBConst2>:
 8000c90:	20012c84 	.word	0x20012c84
        "	bx r14							\n"
        "									\n"
        "	.align 4						\n"
        "pxCurrentTCBConst2: .word pxCurrentTCB				\n"
        );
}
 8000c94:	bf00      	nop
 8000c96:	bf00      	nop

08000c98 <prvPortStartFirstTask>:
{
    /* Start the first task.  This also clears the bit that indicates the FPU is
     * in use in case the FPU was used before the scheduler was started - which
     * would otherwise result in the unnecessary leaving of space in the SVC stack
     * for lazy saving of FPU registers. */
    __asm volatile (
 8000c98:	4808      	ldr	r0, [pc, #32]	; (8000cbc <prvPortStartFirstTask+0x24>)
 8000c9a:	6800      	ldr	r0, [r0, #0]
 8000c9c:	6800      	ldr	r0, [r0, #0]
 8000c9e:	f380 8808 	msr	MSP, r0
 8000ca2:	f04f 0000 	mov.w	r0, #0
 8000ca6:	f380 8814 	msr	CONTROL, r0
 8000caa:	b662      	cpsie	i
 8000cac:	b661      	cpsie	f
 8000cae:	f3bf 8f4f 	dsb	sy
 8000cb2:	f3bf 8f6f 	isb	sy
 8000cb6:	df00      	svc	0
 8000cb8:	bf00      	nop
 8000cba:	0000      	.short	0x0000
 8000cbc:	e000ed08 	.word	0xe000ed08
        " isb					\n"
        " svc 0					\n"/* System call to start first task. */
        " nop					\n"
        " .ltorg				\n"
        );
}
 8000cc0:	bf00      	nop
 8000cc2:	bf00      	nop

08000cc4 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8000cc4:	b580      	push	{r7, lr}
 8000cc6:	b086      	sub	sp, #24
 8000cc8:	af00      	add	r7, sp, #0
    configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

    /* This port can be used on all revisions of the Cortex-M7 core other than
     * the r0p1 parts.  r0p1 parts should use the port from the
     * /source/portable/GCC/ARM_CM7/r0p1 directory. */
    configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8000cca:	4b44      	ldr	r3, [pc, #272]	; (8000ddc <xPortStartScheduler+0x118>)
 8000ccc:	681b      	ldr	r3, [r3, #0]
 8000cce:	4a44      	ldr	r2, [pc, #272]	; (8000de0 <xPortStartScheduler+0x11c>)
 8000cd0:	4293      	cmp	r3, r2
 8000cd2:	d109      	bne.n	8000ce8 <xPortStartScheduler+0x24>
 8000cd4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000cd8:	f383 8811 	msr	BASEPRI, r3
 8000cdc:	f3bf 8f6f 	isb	sy
 8000ce0:	f3bf 8f4f 	dsb	sy
 8000ce4:	613b      	str	r3, [r7, #16]
 8000ce6:	e7fe      	b.n	8000ce6 <xPortStartScheduler+0x22>
    configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8000ce8:	4b3c      	ldr	r3, [pc, #240]	; (8000ddc <xPortStartScheduler+0x118>)
 8000cea:	681b      	ldr	r3, [r3, #0]
 8000cec:	4a3d      	ldr	r2, [pc, #244]	; (8000de4 <xPortStartScheduler+0x120>)
 8000cee:	4293      	cmp	r3, r2
 8000cf0:	d109      	bne.n	8000d06 <xPortStartScheduler+0x42>
 8000cf2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000cf6:	f383 8811 	msr	BASEPRI, r3
 8000cfa:	f3bf 8f6f 	isb	sy
 8000cfe:	f3bf 8f4f 	dsb	sy
 8000d02:	60fb      	str	r3, [r7, #12]
 8000d04:	e7fe      	b.n	8000d04 <xPortStartScheduler+0x40>

    #if ( configASSERT_DEFINED == 1 )
        {
            volatile uint32_t ulOriginalPriority;
            volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8000d06:	4b38      	ldr	r3, [pc, #224]	; (8000de8 <xPortStartScheduler+0x124>)
 8000d08:	617b      	str	r3, [r7, #20]
             * functions can be called.  ISR safe functions are those that end in
             * "FromISR".  FreeRTOS maintains separate thread and ISR API functions to
             * ensure interrupt entry is as fast and simple as possible.
             *
             * Save the interrupt priority value that is about to be clobbered. */
            ulOriginalPriority = *pucFirstUserPriorityRegister;
 8000d0a:	697b      	ldr	r3, [r7, #20]
 8000d0c:	781b      	ldrb	r3, [r3, #0]
 8000d0e:	b2db      	uxtb	r3, r3
 8000d10:	607b      	str	r3, [r7, #4]

            /* Determine the number of priority bits available.  First write to all
             * possible bits. */
            *pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8000d12:	697b      	ldr	r3, [r7, #20]
 8000d14:	22ff      	movs	r2, #255	; 0xff
 8000d16:	701a      	strb	r2, [r3, #0]

            /* Read the value back to see how many bits stuck. */
            ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8000d18:	697b      	ldr	r3, [r7, #20]
 8000d1a:	781b      	ldrb	r3, [r3, #0]
 8000d1c:	b2db      	uxtb	r3, r3
 8000d1e:	70fb      	strb	r3, [r7, #3]

            /* Use the same mask on the maximum system call priority. */
            ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8000d20:	78fb      	ldrb	r3, [r7, #3]
 8000d22:	b2db      	uxtb	r3, r3
 8000d24:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8000d28:	b2da      	uxtb	r2, r3
 8000d2a:	4b30      	ldr	r3, [pc, #192]	; (8000dec <xPortStartScheduler+0x128>)
 8000d2c:	701a      	strb	r2, [r3, #0]

            /* Calculate the maximum acceptable priority group value for the number
             * of bits read back. */
            ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8000d2e:	4b30      	ldr	r3, [pc, #192]	; (8000df0 <xPortStartScheduler+0x12c>)
 8000d30:	2207      	movs	r2, #7
 8000d32:	601a      	str	r2, [r3, #0]

            while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8000d34:	e009      	b.n	8000d4a <xPortStartScheduler+0x86>
            {
                ulMaxPRIGROUPValue--;
 8000d36:	4b2e      	ldr	r3, [pc, #184]	; (8000df0 <xPortStartScheduler+0x12c>)
 8000d38:	681b      	ldr	r3, [r3, #0]
 8000d3a:	3b01      	subs	r3, #1
 8000d3c:	4a2c      	ldr	r2, [pc, #176]	; (8000df0 <xPortStartScheduler+0x12c>)
 8000d3e:	6013      	str	r3, [r2, #0]
                ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8000d40:	78fb      	ldrb	r3, [r7, #3]
 8000d42:	b2db      	uxtb	r3, r3
 8000d44:	005b      	lsls	r3, r3, #1
 8000d46:	b2db      	uxtb	r3, r3
 8000d48:	70fb      	strb	r3, [r7, #3]
            while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8000d4a:	78fb      	ldrb	r3, [r7, #3]
 8000d4c:	b2db      	uxtb	r3, r3
 8000d4e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000d52:	2b80      	cmp	r3, #128	; 0x80
 8000d54:	d0ef      	beq.n	8000d36 <xPortStartScheduler+0x72>
            #ifdef configPRIO_BITS
                {
                    /* Check the FreeRTOS configuration that defines the number of
                     * priority bits matches the number of priority bits actually queried
                     * from the hardware. */
                    configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8000d56:	4b26      	ldr	r3, [pc, #152]	; (8000df0 <xPortStartScheduler+0x12c>)
 8000d58:	681b      	ldr	r3, [r3, #0]
 8000d5a:	f1c3 0307 	rsb	r3, r3, #7
 8000d5e:	2b04      	cmp	r3, #4
 8000d60:	d009      	beq.n	8000d76 <xPortStartScheduler+0xb2>
 8000d62:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000d66:	f383 8811 	msr	BASEPRI, r3
 8000d6a:	f3bf 8f6f 	isb	sy
 8000d6e:	f3bf 8f4f 	dsb	sy
 8000d72:	60bb      	str	r3, [r7, #8]
 8000d74:	e7fe      	b.n	8000d74 <xPortStartScheduler+0xb0>
                }
            #endif

            /* Shift the priority group value back to its position within the AIRCR
             * register. */
            ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8000d76:	4b1e      	ldr	r3, [pc, #120]	; (8000df0 <xPortStartScheduler+0x12c>)
 8000d78:	681b      	ldr	r3, [r3, #0]
 8000d7a:	021b      	lsls	r3, r3, #8
 8000d7c:	4a1c      	ldr	r2, [pc, #112]	; (8000df0 <xPortStartScheduler+0x12c>)
 8000d7e:	6013      	str	r3, [r2, #0]
            ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8000d80:	4b1b      	ldr	r3, [pc, #108]	; (8000df0 <xPortStartScheduler+0x12c>)
 8000d82:	681b      	ldr	r3, [r3, #0]
 8000d84:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8000d88:	4a19      	ldr	r2, [pc, #100]	; (8000df0 <xPortStartScheduler+0x12c>)
 8000d8a:	6013      	str	r3, [r2, #0]

            /* Restore the clobbered interrupt priority register to its original
             * value. */
            *pucFirstUserPriorityRegister = ulOriginalPriority;
 8000d8c:	687b      	ldr	r3, [r7, #4]
 8000d8e:	b2da      	uxtb	r2, r3
 8000d90:	697b      	ldr	r3, [r7, #20]
 8000d92:	701a      	strb	r2, [r3, #0]
        }
    #endif /* conifgASSERT_DEFINED */

    /* Make PendSV and SysTick the lowest priority interrupts. */
    portNVIC_SHPR3_REG |= portNVIC_PENDSV_PRI;
 8000d94:	4a17      	ldr	r2, [pc, #92]	; (8000df4 <xPortStartScheduler+0x130>)
 8000d96:	4b17      	ldr	r3, [pc, #92]	; (8000df4 <xPortStartScheduler+0x130>)
 8000d98:	681b      	ldr	r3, [r3, #0]
 8000d9a:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000d9e:	6013      	str	r3, [r2, #0]
    portNVIC_SHPR3_REG |= portNVIC_SYSTICK_PRI;
 8000da0:	4a14      	ldr	r2, [pc, #80]	; (8000df4 <xPortStartScheduler+0x130>)
 8000da2:	4b14      	ldr	r3, [pc, #80]	; (8000df4 <xPortStartScheduler+0x130>)
 8000da4:	681b      	ldr	r3, [r3, #0]
 8000da6:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8000daa:	6013      	str	r3, [r2, #0]

    /* Start the timer that generates the tick ISR.  Interrupts are disabled
     * here already. */
    vPortSetupTimerInterrupt();
 8000dac:	f000 f8d4 	bl	8000f58 <vPortSetupTimerInterrupt>

    /* Initialise the critical nesting count ready for the first task. */
    uxCriticalNesting = 0;
 8000db0:	4b11      	ldr	r3, [pc, #68]	; (8000df8 <xPortStartScheduler+0x134>)
 8000db2:	2200      	movs	r2, #0
 8000db4:	601a      	str	r2, [r3, #0]

    /* Ensure the VFP is enabled - it should be anyway. */
    vPortEnableVFP();
 8000db6:	f000 f8f3 	bl	8000fa0 <vPortEnableVFP>

    /* Lazy save always. */
    *( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8000dba:	4a10      	ldr	r2, [pc, #64]	; (8000dfc <xPortStartScheduler+0x138>)
 8000dbc:	4b0f      	ldr	r3, [pc, #60]	; (8000dfc <xPortStartScheduler+0x138>)
 8000dbe:	681b      	ldr	r3, [r3, #0]
 8000dc0:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8000dc4:	6013      	str	r3, [r2, #0]

    /* Start the first task. */
    prvPortStartFirstTask();
 8000dc6:	f7ff ff67 	bl	8000c98 <prvPortStartFirstTask>
     * exit error function to prevent compiler warnings about a static function
     * not being called in the case that the application writer overrides this
     * functionality by defining configTASK_RETURN_ADDRESS.  Call
     * vTaskSwitchContext() so link time optimisation does not remove the
     * symbol. */
    vTaskSwitchContext();
 8000dca:	f001 fb05 	bl	80023d8 <vTaskSwitchContext>
    prvTaskExitError();
 8000dce:	f7ff ff23 	bl	8000c18 <prvTaskExitError>

    /* Should not get here! */
    return 0;
 8000dd2:	2300      	movs	r3, #0
}
 8000dd4:	4618      	mov	r0, r3
 8000dd6:	3718      	adds	r7, #24
 8000dd8:	46bd      	mov	sp, r7
 8000dda:	bd80      	pop	{r7, pc}
 8000ddc:	e000ed00 	.word	0xe000ed00
 8000de0:	410fc271 	.word	0x410fc271
 8000de4:	410fc270 	.word	0x410fc270
 8000de8:	e000e400 	.word	0xe000e400
 8000dec:	2000005c 	.word	0x2000005c
 8000df0:	20000060 	.word	0x20000060
 8000df4:	e000ed20 	.word	0xe000ed20
 8000df8:	20000010 	.word	0x20000010
 8000dfc:	e000ef34 	.word	0xe000ef34

08000e00 <vPortEnterCritical>:
    configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8000e00:	b480      	push	{r7}
 8000e02:	b083      	sub	sp, #12
 8000e04:	af00      	add	r7, sp, #0
 8000e06:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000e0a:	f383 8811 	msr	BASEPRI, r3
 8000e0e:	f3bf 8f6f 	isb	sy
 8000e12:	f3bf 8f4f 	dsb	sy
 8000e16:	607b      	str	r3, [r7, #4]
    portDISABLE_INTERRUPTS();
    uxCriticalNesting++;
 8000e18:	4b0e      	ldr	r3, [pc, #56]	; (8000e54 <vPortEnterCritical+0x54>)
 8000e1a:	681b      	ldr	r3, [r3, #0]
 8000e1c:	3301      	adds	r3, #1
 8000e1e:	4a0d      	ldr	r2, [pc, #52]	; (8000e54 <vPortEnterCritical+0x54>)
 8000e20:	6013      	str	r3, [r2, #0]
    /* This is not the interrupt safe version of the enter critical function so
     * assert() if it is being called from an interrupt context.  Only API
     * functions that end in "FromISR" can be used in an interrupt.  Only assert if
     * the critical nesting count is 1 to protect against recursive calls if the
     * assert function also uses a critical section. */
    if( uxCriticalNesting == 1 )
 8000e22:	4b0c      	ldr	r3, [pc, #48]	; (8000e54 <vPortEnterCritical+0x54>)
 8000e24:	681b      	ldr	r3, [r3, #0]
 8000e26:	2b01      	cmp	r3, #1
 8000e28:	d10e      	bne.n	8000e48 <vPortEnterCritical+0x48>
    {
        configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8000e2a:	4b0b      	ldr	r3, [pc, #44]	; (8000e58 <vPortEnterCritical+0x58>)
 8000e2c:	681b      	ldr	r3, [r3, #0]
 8000e2e:	b2db      	uxtb	r3, r3
 8000e30:	2b00      	cmp	r3, #0
 8000e32:	d009      	beq.n	8000e48 <vPortEnterCritical+0x48>
 8000e34:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000e38:	f383 8811 	msr	BASEPRI, r3
 8000e3c:	f3bf 8f6f 	isb	sy
 8000e40:	f3bf 8f4f 	dsb	sy
 8000e44:	603b      	str	r3, [r7, #0]
 8000e46:	e7fe      	b.n	8000e46 <vPortEnterCritical+0x46>
    }
}
 8000e48:	bf00      	nop
 8000e4a:	370c      	adds	r7, #12
 8000e4c:	46bd      	mov	sp, r7
 8000e4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e52:	4770      	bx	lr
 8000e54:	20000010 	.word	0x20000010
 8000e58:	e000ed04 	.word	0xe000ed04

08000e5c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8000e5c:	b480      	push	{r7}
 8000e5e:	b083      	sub	sp, #12
 8000e60:	af00      	add	r7, sp, #0
    configASSERT( uxCriticalNesting );
 8000e62:	4b11      	ldr	r3, [pc, #68]	; (8000ea8 <vPortExitCritical+0x4c>)
 8000e64:	681b      	ldr	r3, [r3, #0]
 8000e66:	2b00      	cmp	r3, #0
 8000e68:	d109      	bne.n	8000e7e <vPortExitCritical+0x22>
 8000e6a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000e6e:	f383 8811 	msr	BASEPRI, r3
 8000e72:	f3bf 8f6f 	isb	sy
 8000e76:	f3bf 8f4f 	dsb	sy
 8000e7a:	607b      	str	r3, [r7, #4]
 8000e7c:	e7fe      	b.n	8000e7c <vPortExitCritical+0x20>
    uxCriticalNesting--;
 8000e7e:	4b0a      	ldr	r3, [pc, #40]	; (8000ea8 <vPortExitCritical+0x4c>)
 8000e80:	681b      	ldr	r3, [r3, #0]
 8000e82:	3b01      	subs	r3, #1
 8000e84:	4a08      	ldr	r2, [pc, #32]	; (8000ea8 <vPortExitCritical+0x4c>)
 8000e86:	6013      	str	r3, [r2, #0]

    if( uxCriticalNesting == 0 )
 8000e88:	4b07      	ldr	r3, [pc, #28]	; (8000ea8 <vPortExitCritical+0x4c>)
 8000e8a:	681b      	ldr	r3, [r3, #0]
 8000e8c:	2b00      	cmp	r3, #0
 8000e8e:	d104      	bne.n	8000e9a <vPortExitCritical+0x3e>
 8000e90:	2300      	movs	r3, #0
 8000e92:	603b      	str	r3, [r7, #0]
    }
/*-----------------------------------------------------------*/

    portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
    {
        __asm volatile
 8000e94:	683b      	ldr	r3, [r7, #0]
 8000e96:	f383 8811 	msr	BASEPRI, r3
    {
        portENABLE_INTERRUPTS();
    }
}
 8000e9a:	bf00      	nop
 8000e9c:	370c      	adds	r7, #12
 8000e9e:	46bd      	mov	sp, r7
 8000ea0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ea4:	4770      	bx	lr
 8000ea6:	bf00      	nop
 8000ea8:	20000010 	.word	0x20000010
 8000eac:	00000000 	.word	0x00000000

08000eb0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
    /* This is a naked function. */

    __asm volatile
 8000eb0:	f3ef 8009 	mrs	r0, PSP
 8000eb4:	f3bf 8f6f 	isb	sy
 8000eb8:	4b15      	ldr	r3, [pc, #84]	; (8000f10 <pxCurrentTCBConst>)
 8000eba:	681a      	ldr	r2, [r3, #0]
 8000ebc:	f01e 0f10 	tst.w	lr, #16
 8000ec0:	bf08      	it	eq
 8000ec2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8000ec6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000eca:	6010      	str	r0, [r2, #0]
 8000ecc:	e92d 0009 	stmdb	sp!, {r0, r3}
 8000ed0:	f04f 0050 	mov.w	r0, #80	; 0x50
 8000ed4:	f380 8811 	msr	BASEPRI, r0
 8000ed8:	f3bf 8f4f 	dsb	sy
 8000edc:	f3bf 8f6f 	isb	sy
 8000ee0:	f001 fa7a 	bl	80023d8 <vTaskSwitchContext>
 8000ee4:	f04f 0000 	mov.w	r0, #0
 8000ee8:	f380 8811 	msr	BASEPRI, r0
 8000eec:	bc09      	pop	{r0, r3}
 8000eee:	6819      	ldr	r1, [r3, #0]
 8000ef0:	6808      	ldr	r0, [r1, #0]
 8000ef2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000ef6:	f01e 0f10 	tst.w	lr, #16
 8000efa:	bf08      	it	eq
 8000efc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8000f00:	f380 8809 	msr	PSP, r0
 8000f04:	f3bf 8f6f 	isb	sy
 8000f08:	4770      	bx	lr
 8000f0a:	bf00      	nop
 8000f0c:	f3af 8000 	nop.w

08000f10 <pxCurrentTCBConst>:
 8000f10:	20012c84 	.word	0x20012c84
        "										\n"
        "	.align 4							\n"
        "pxCurrentTCBConst: .word pxCurrentTCB	\n"
        ::"i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY )
    );
}
 8000f14:	bf00      	nop
 8000f16:	bf00      	nop

08000f18 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8000f18:	b580      	push	{r7, lr}
 8000f1a:	b082      	sub	sp, #8
 8000f1c:	af00      	add	r7, sp, #0
        __asm volatile
 8000f1e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000f22:	f383 8811 	msr	BASEPRI, r3
 8000f26:	f3bf 8f6f 	isb	sy
 8000f2a:	f3bf 8f4f 	dsb	sy
 8000f2e:	607b      	str	r3, [r7, #4]
     * save and then restore the interrupt mask value as its value is already
     * known. */
    portDISABLE_INTERRUPTS();
    {
        /* Increment the RTOS tick. */
        if( xTaskIncrementTick() != pdFALSE )
 8000f30:	f001 f99a 	bl	8002268 <xTaskIncrementTick>
 8000f34:	4603      	mov	r3, r0
 8000f36:	2b00      	cmp	r3, #0
 8000f38:	d003      	beq.n	8000f42 <SysTick_Handler+0x2a>
        {
            /* A context switch is required.  Context switching is performed in
             * the PendSV interrupt.  Pend the PendSV interrupt. */
            portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8000f3a:	4b06      	ldr	r3, [pc, #24]	; (8000f54 <SysTick_Handler+0x3c>)
 8000f3c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8000f40:	601a      	str	r2, [r3, #0]
 8000f42:	2300      	movs	r3, #0
 8000f44:	603b      	str	r3, [r7, #0]
        __asm volatile
 8000f46:	683b      	ldr	r3, [r7, #0]
 8000f48:	f383 8811 	msr	BASEPRI, r3
        }
    }
    portENABLE_INTERRUPTS();
}
 8000f4c:	bf00      	nop
 8000f4e:	3708      	adds	r7, #8
 8000f50:	46bd      	mov	sp, r7
 8000f52:	bd80      	pop	{r7, pc}
 8000f54:	e000ed04 	.word	0xe000ed04

08000f58 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__( ( weak ) ) void vPortSetupTimerInterrupt( void )
{
 8000f58:	b480      	push	{r7}
 8000f5a:	af00      	add	r7, sp, #0
            ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
        }
    #endif /* configUSE_TICKLESS_IDLE */

    /* Stop and clear the SysTick. */
    portNVIC_SYSTICK_CTRL_REG = 0UL;
 8000f5c:	4b0b      	ldr	r3, [pc, #44]	; (8000f8c <vPortSetupTimerInterrupt+0x34>)
 8000f5e:	2200      	movs	r2, #0
 8000f60:	601a      	str	r2, [r3, #0]
    portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8000f62:	4b0b      	ldr	r3, [pc, #44]	; (8000f90 <vPortSetupTimerInterrupt+0x38>)
 8000f64:	2200      	movs	r2, #0
 8000f66:	601a      	str	r2, [r3, #0]

    /* Configure SysTick to interrupt at the requested rate. */
    portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8000f68:	4a0a      	ldr	r2, [pc, #40]	; (8000f94 <vPortSetupTimerInterrupt+0x3c>)
 8000f6a:	4b0b      	ldr	r3, [pc, #44]	; (8000f98 <vPortSetupTimerInterrupt+0x40>)
 8000f6c:	681b      	ldr	r3, [r3, #0]
 8000f6e:	490b      	ldr	r1, [pc, #44]	; (8000f9c <vPortSetupTimerInterrupt+0x44>)
 8000f70:	fba1 1303 	umull	r1, r3, r1, r3
 8000f74:	099b      	lsrs	r3, r3, #6
 8000f76:	3b01      	subs	r3, #1
 8000f78:	6013      	str	r3, [r2, #0]
    portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8000f7a:	4b04      	ldr	r3, [pc, #16]	; (8000f8c <vPortSetupTimerInterrupt+0x34>)
 8000f7c:	2207      	movs	r2, #7
 8000f7e:	601a      	str	r2, [r3, #0]
}
 8000f80:	bf00      	nop
 8000f82:	46bd      	mov	sp, r7
 8000f84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f88:	4770      	bx	lr
 8000f8a:	bf00      	nop
 8000f8c:	e000e010 	.word	0xe000e010
 8000f90:	e000e018 	.word	0xe000e018
 8000f94:	e000e014 	.word	0xe000e014
 8000f98:	2000002c 	.word	0x2000002c
 8000f9c:	10624dd3 	.word	0x10624dd3

08000fa0 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
    __asm volatile
 8000fa0:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8000fb0 <vPortEnableVFP+0x10>
 8000fa4:	6801      	ldr	r1, [r0, #0]
 8000fa6:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000faa:	6001      	str	r1, [r0, #0]
 8000fac:	4770      	bx	lr
 8000fae:	0000      	.short	0x0000
 8000fb0:	e000ed88 	.word	0xe000ed88
        "	orr r1, r1, #( 0xf << 20 )	\n"/* Enable CP10 and CP11 coprocessors, then save back. */
        "	str r1, [r0]				\n"
        "	bx r14						\n"
        "	.ltorg						\n"
    );
}
 8000fb4:	bf00      	nop
 8000fb6:	bf00      	nop

08000fb8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if ( configASSERT_DEFINED == 1 )

    void vPortValidateInterruptPriority( void )
    {
 8000fb8:	b480      	push	{r7}
 8000fba:	b085      	sub	sp, #20
 8000fbc:	af00      	add	r7, sp, #0
        uint32_t ulCurrentInterrupt;
        uint8_t ucCurrentPriority;

        /* Obtain the number of the currently executing interrupt. */
        __asm volatile ( "mrs %0, ipsr" : "=r" ( ulCurrentInterrupt )::"memory" );
 8000fbe:	f3ef 8305 	mrs	r3, IPSR
 8000fc2:	60fb      	str	r3, [r7, #12]

        /* Is the interrupt number a user defined interrupt? */
        if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8000fc4:	68fb      	ldr	r3, [r7, #12]
 8000fc6:	2b0f      	cmp	r3, #15
 8000fc8:	d913      	bls.n	8000ff2 <vPortValidateInterruptPriority+0x3a>
        {
            /* Look up the interrupt's priority. */
            ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8000fca:	4a16      	ldr	r2, [pc, #88]	; (8001024 <vPortValidateInterruptPriority+0x6c>)
 8000fcc:	68fb      	ldr	r3, [r7, #12]
 8000fce:	4413      	add	r3, r2
 8000fd0:	781b      	ldrb	r3, [r3, #0]
 8000fd2:	72fb      	strb	r3, [r7, #11]
             * interrupt entry is as fast and simple as possible.
             *
             * The following links provide detailed information:
             * https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html
             * https://www.FreeRTOS.org/FAQHelp.html */
            configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8000fd4:	4b14      	ldr	r3, [pc, #80]	; (8001028 <vPortValidateInterruptPriority+0x70>)
 8000fd6:	781b      	ldrb	r3, [r3, #0]
 8000fd8:	7afa      	ldrb	r2, [r7, #11]
 8000fda:	429a      	cmp	r2, r3
 8000fdc:	d209      	bcs.n	8000ff2 <vPortValidateInterruptPriority+0x3a>
        __asm volatile
 8000fde:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000fe2:	f383 8811 	msr	BASEPRI, r3
 8000fe6:	f3bf 8f6f 	isb	sy
 8000fea:	f3bf 8f4f 	dsb	sy
 8000fee:	607b      	str	r3, [r7, #4]
 8000ff0:	e7fe      	b.n	8000ff0 <vPortValidateInterruptPriority+0x38>
         * configuration then the correct setting can be achieved on all Cortex-M
         * devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
         * scheduler.  Note however that some vendor specific peripheral libraries
         * assume a non-zero priority group setting, in which cases using a value
         * of zero will result in unpredictable behaviour. */
        configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8000ff2:	4b0e      	ldr	r3, [pc, #56]	; (800102c <vPortValidateInterruptPriority+0x74>)
 8000ff4:	681b      	ldr	r3, [r3, #0]
 8000ff6:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8000ffa:	4b0d      	ldr	r3, [pc, #52]	; (8001030 <vPortValidateInterruptPriority+0x78>)
 8000ffc:	681b      	ldr	r3, [r3, #0]
 8000ffe:	429a      	cmp	r2, r3
 8001000:	d909      	bls.n	8001016 <vPortValidateInterruptPriority+0x5e>
 8001002:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001006:	f383 8811 	msr	BASEPRI, r3
 800100a:	f3bf 8f6f 	isb	sy
 800100e:	f3bf 8f4f 	dsb	sy
 8001012:	603b      	str	r3, [r7, #0]
 8001014:	e7fe      	b.n	8001014 <vPortValidateInterruptPriority+0x5c>
    }
 8001016:	bf00      	nop
 8001018:	3714      	adds	r7, #20
 800101a:	46bd      	mov	sp, r7
 800101c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001020:	4770      	bx	lr
 8001022:	bf00      	nop
 8001024:	e000e3f0 	.word	0xe000e3f0
 8001028:	2000005c 	.word	0x2000005c
 800102c:	e000ed0c 	.word	0xe000ed0c
 8001030:	20000060 	.word	0x20000060

08001034 <pvPortMalloc>:
PRIVILEGED_DATA static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void * pvPortMalloc( size_t xWantedSize )
{
 8001034:	b580      	push	{r7, lr}
 8001036:	b08a      	sub	sp, #40	; 0x28
 8001038:	af00      	add	r7, sp, #0
 800103a:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxBlock, * pxPreviousBlock, * pxNewBlockLink;
    void * pvReturn = NULL;
 800103c:	2300      	movs	r3, #0
 800103e:	61fb      	str	r3, [r7, #28]

    vTaskSuspendAll();
 8001040:	f001 f858 	bl	80020f4 <vTaskSuspendAll>
    {
        /* If this is the first call to malloc then the heap will require
         * initialisation to setup the list of free blocks. */
        if( pxEnd == NULL )
 8001044:	4b64      	ldr	r3, [pc, #400]	; (80011d8 <pvPortMalloc+0x1a4>)
 8001046:	681b      	ldr	r3, [r3, #0]
 8001048:	2b00      	cmp	r3, #0
 800104a:	d101      	bne.n	8001050 <pvPortMalloc+0x1c>
        {
            prvHeapInit();
 800104c:	f000 f930 	bl	80012b0 <prvHeapInit>

        /* Check the requested block size is not so large that the top bit is
         * set.  The top bit of the block size member of the BlockLink_t structure
         * is used to determine who owns the block - the application or the
         * kernel, so it must be free. */
        if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8001050:	4b62      	ldr	r3, [pc, #392]	; (80011dc <pvPortMalloc+0x1a8>)
 8001052:	681a      	ldr	r2, [r3, #0]
 8001054:	687b      	ldr	r3, [r7, #4]
 8001056:	4013      	ands	r3, r2
 8001058:	2b00      	cmp	r3, #0
 800105a:	f040 80a6 	bne.w	80011aa <pvPortMalloc+0x176>
        {
            /* The wanted size must be increased so it can contain a BlockLink_t
             * structure in addition to the requested amount of bytes. */
            if( ( xWantedSize > 0 ) && 
 800105e:	687b      	ldr	r3, [r7, #4]
 8001060:	2b00      	cmp	r3, #0
 8001062:	d02d      	beq.n	80010c0 <pvPortMalloc+0x8c>
                ( ( xWantedSize + xHeapStructSize ) >  xWantedSize ) ) /* Overflow check */
 8001064:	2208      	movs	r2, #8
 8001066:	687b      	ldr	r3, [r7, #4]
 8001068:	441a      	add	r2, r3
            if( ( xWantedSize > 0 ) && 
 800106a:	687b      	ldr	r3, [r7, #4]
 800106c:	429a      	cmp	r2, r3
 800106e:	d927      	bls.n	80010c0 <pvPortMalloc+0x8c>
            {
                xWantedSize += xHeapStructSize;
 8001070:	2208      	movs	r2, #8
 8001072:	687b      	ldr	r3, [r7, #4]
 8001074:	4413      	add	r3, r2
 8001076:	607b      	str	r3, [r7, #4]

                /* Ensure that blocks are always aligned. */
                if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8001078:	687b      	ldr	r3, [r7, #4]
 800107a:	f003 0307 	and.w	r3, r3, #7
 800107e:	2b00      	cmp	r3, #0
 8001080:	d021      	beq.n	80010c6 <pvPortMalloc+0x92>
                {
                    /* Byte alignment required. Check for overflow. */
                    if( ( xWantedSize + ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) ) ) 
 8001082:	687b      	ldr	r3, [r7, #4]
 8001084:	f023 0307 	bic.w	r3, r3, #7
 8001088:	f103 0208 	add.w	r2, r3, #8
 800108c:	687b      	ldr	r3, [r7, #4]
 800108e:	429a      	cmp	r2, r3
 8001090:	d913      	bls.n	80010ba <pvPortMalloc+0x86>
                            > xWantedSize )
                    {
                        xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8001092:	687b      	ldr	r3, [r7, #4]
 8001094:	f023 0307 	bic.w	r3, r3, #7
 8001098:	3308      	adds	r3, #8
 800109a:	607b      	str	r3, [r7, #4]
                        configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800109c:	687b      	ldr	r3, [r7, #4]
 800109e:	f003 0307 	and.w	r3, r3, #7
 80010a2:	2b00      	cmp	r3, #0
 80010a4:	d00f      	beq.n	80010c6 <pvPortMalloc+0x92>
 80010a6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80010aa:	f383 8811 	msr	BASEPRI, r3
 80010ae:	f3bf 8f6f 	isb	sy
 80010b2:	f3bf 8f4f 	dsb	sy
 80010b6:	617b      	str	r3, [r7, #20]
 80010b8:	e7fe      	b.n	80010b8 <pvPortMalloc+0x84>
                    }
                    else
                    {
                        xWantedSize = 0;
 80010ba:	2300      	movs	r3, #0
 80010bc:	607b      	str	r3, [r7, #4]
                if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80010be:	e002      	b.n	80010c6 <pvPortMalloc+0x92>
                    mtCOVERAGE_TEST_MARKER();
                }
            } 
            else 
            {
                xWantedSize = 0;
 80010c0:	2300      	movs	r3, #0
 80010c2:	607b      	str	r3, [r7, #4]
 80010c4:	e000      	b.n	80010c8 <pvPortMalloc+0x94>
                if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80010c6:	bf00      	nop
            }

            if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80010c8:	687b      	ldr	r3, [r7, #4]
 80010ca:	2b00      	cmp	r3, #0
 80010cc:	d06d      	beq.n	80011aa <pvPortMalloc+0x176>
 80010ce:	4b44      	ldr	r3, [pc, #272]	; (80011e0 <pvPortMalloc+0x1ac>)
 80010d0:	681b      	ldr	r3, [r3, #0]
 80010d2:	687a      	ldr	r2, [r7, #4]
 80010d4:	429a      	cmp	r2, r3
 80010d6:	d868      	bhi.n	80011aa <pvPortMalloc+0x176>
            {
                /* Traverse the list from the start	(lowest address) block until
                 * one of adequate size is found. */
                pxPreviousBlock = &xStart;
 80010d8:	4b42      	ldr	r3, [pc, #264]	; (80011e4 <pvPortMalloc+0x1b0>)
 80010da:	623b      	str	r3, [r7, #32]
                pxBlock = xStart.pxNextFreeBlock;
 80010dc:	4b41      	ldr	r3, [pc, #260]	; (80011e4 <pvPortMalloc+0x1b0>)
 80010de:	681b      	ldr	r3, [r3, #0]
 80010e0:	627b      	str	r3, [r7, #36]	; 0x24

                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80010e2:	e004      	b.n	80010ee <pvPortMalloc+0xba>
                {
                    pxPreviousBlock = pxBlock;
 80010e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80010e6:	623b      	str	r3, [r7, #32]
                    pxBlock = pxBlock->pxNextFreeBlock;
 80010e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80010ea:	681b      	ldr	r3, [r3, #0]
 80010ec:	627b      	str	r3, [r7, #36]	; 0x24
                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80010ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80010f0:	685a      	ldr	r2, [r3, #4]
 80010f2:	687b      	ldr	r3, [r7, #4]
 80010f4:	429a      	cmp	r2, r3
 80010f6:	d203      	bcs.n	8001100 <pvPortMalloc+0xcc>
 80010f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80010fa:	681b      	ldr	r3, [r3, #0]
 80010fc:	2b00      	cmp	r3, #0
 80010fe:	d1f1      	bne.n	80010e4 <pvPortMalloc+0xb0>
                }

                /* If the end marker was reached then a block of adequate size
                 * was not found. */
                if( pxBlock != pxEnd )
 8001100:	4b35      	ldr	r3, [pc, #212]	; (80011d8 <pvPortMalloc+0x1a4>)
 8001102:	681b      	ldr	r3, [r3, #0]
 8001104:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001106:	429a      	cmp	r2, r3
 8001108:	d04f      	beq.n	80011aa <pvPortMalloc+0x176>
                {
                    /* Return the memory space pointed to - jumping over the
                     * BlockLink_t structure at its start. */
                    pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800110a:	6a3b      	ldr	r3, [r7, #32]
 800110c:	681b      	ldr	r3, [r3, #0]
 800110e:	2208      	movs	r2, #8
 8001110:	4413      	add	r3, r2
 8001112:	61fb      	str	r3, [r7, #28]

                    /* This block is being returned for use so must be taken out
                     * of the list of free blocks. */
                    pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8001114:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001116:	681a      	ldr	r2, [r3, #0]
 8001118:	6a3b      	ldr	r3, [r7, #32]
 800111a:	601a      	str	r2, [r3, #0]

                    /* If the block is larger than required it can be split into
                     * two. */
                    if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800111c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800111e:	685a      	ldr	r2, [r3, #4]
 8001120:	687b      	ldr	r3, [r7, #4]
 8001122:	1ad2      	subs	r2, r2, r3
 8001124:	2308      	movs	r3, #8
 8001126:	005b      	lsls	r3, r3, #1
 8001128:	429a      	cmp	r2, r3
 800112a:	d91e      	bls.n	800116a <pvPortMalloc+0x136>
                    {
                        /* This block is to be split into two.  Create a new
                         * block following the number of bytes requested. The void
                         * cast is used to prevent byte alignment warnings from the
                         * compiler. */
                        pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800112c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800112e:	687b      	ldr	r3, [r7, #4]
 8001130:	4413      	add	r3, r2
 8001132:	61bb      	str	r3, [r7, #24]
                        configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8001134:	69bb      	ldr	r3, [r7, #24]
 8001136:	f003 0307 	and.w	r3, r3, #7
 800113a:	2b00      	cmp	r3, #0
 800113c:	d009      	beq.n	8001152 <pvPortMalloc+0x11e>
 800113e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001142:	f383 8811 	msr	BASEPRI, r3
 8001146:	f3bf 8f6f 	isb	sy
 800114a:	f3bf 8f4f 	dsb	sy
 800114e:	613b      	str	r3, [r7, #16]
 8001150:	e7fe      	b.n	8001150 <pvPortMalloc+0x11c>

                        /* Calculate the sizes of two blocks split from the
                         * single block. */
                        pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8001152:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001154:	685a      	ldr	r2, [r3, #4]
 8001156:	687b      	ldr	r3, [r7, #4]
 8001158:	1ad2      	subs	r2, r2, r3
 800115a:	69bb      	ldr	r3, [r7, #24]
 800115c:	605a      	str	r2, [r3, #4]
                        pxBlock->xBlockSize = xWantedSize;
 800115e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001160:	687a      	ldr	r2, [r7, #4]
 8001162:	605a      	str	r2, [r3, #4]

                        /* Insert the new block into the list of free blocks. */
                        prvInsertBlockIntoFreeList( pxNewBlockLink );
 8001164:	69b8      	ldr	r0, [r7, #24]
 8001166:	f000 f905 	bl	8001374 <prvInsertBlockIntoFreeList>
                    else
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    xFreeBytesRemaining -= pxBlock->xBlockSize;
 800116a:	4b1d      	ldr	r3, [pc, #116]	; (80011e0 <pvPortMalloc+0x1ac>)
 800116c:	681a      	ldr	r2, [r3, #0]
 800116e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001170:	685b      	ldr	r3, [r3, #4]
 8001172:	1ad3      	subs	r3, r2, r3
 8001174:	4a1a      	ldr	r2, [pc, #104]	; (80011e0 <pvPortMalloc+0x1ac>)
 8001176:	6013      	str	r3, [r2, #0]

                    if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8001178:	4b19      	ldr	r3, [pc, #100]	; (80011e0 <pvPortMalloc+0x1ac>)
 800117a:	681a      	ldr	r2, [r3, #0]
 800117c:	4b1a      	ldr	r3, [pc, #104]	; (80011e8 <pvPortMalloc+0x1b4>)
 800117e:	681b      	ldr	r3, [r3, #0]
 8001180:	429a      	cmp	r2, r3
 8001182:	d203      	bcs.n	800118c <pvPortMalloc+0x158>
                    {
                        xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8001184:	4b16      	ldr	r3, [pc, #88]	; (80011e0 <pvPortMalloc+0x1ac>)
 8001186:	681b      	ldr	r3, [r3, #0]
 8001188:	4a17      	ldr	r2, [pc, #92]	; (80011e8 <pvPortMalloc+0x1b4>)
 800118a:	6013      	str	r3, [r2, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* The block is being returned - it is allocated and owned
                     * by the application and has no "next" block. */
                    pxBlock->xBlockSize |= xBlockAllocatedBit;
 800118c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800118e:	685a      	ldr	r2, [r3, #4]
 8001190:	4b12      	ldr	r3, [pc, #72]	; (80011dc <pvPortMalloc+0x1a8>)
 8001192:	681b      	ldr	r3, [r3, #0]
 8001194:	431a      	orrs	r2, r3
 8001196:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001198:	605a      	str	r2, [r3, #4]
                    pxBlock->pxNextFreeBlock = NULL;
 800119a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800119c:	2200      	movs	r2, #0
 800119e:	601a      	str	r2, [r3, #0]
                    xNumberOfSuccessfulAllocations++;
 80011a0:	4b12      	ldr	r3, [pc, #72]	; (80011ec <pvPortMalloc+0x1b8>)
 80011a2:	681b      	ldr	r3, [r3, #0]
 80011a4:	3301      	adds	r3, #1
 80011a6:	4a11      	ldr	r2, [pc, #68]	; (80011ec <pvPortMalloc+0x1b8>)
 80011a8:	6013      	str	r3, [r2, #0]
            mtCOVERAGE_TEST_MARKER();
        }

        traceMALLOC( pvReturn, xWantedSize );
    }
    ( void ) xTaskResumeAll();
 80011aa:	f000 ffb1 	bl	8002110 <xTaskResumeAll>
                mtCOVERAGE_TEST_MARKER();
            }
        }
    #endif /* if ( configUSE_MALLOC_FAILED_HOOK == 1 ) */

    configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80011ae:	69fb      	ldr	r3, [r7, #28]
 80011b0:	f003 0307 	and.w	r3, r3, #7
 80011b4:	2b00      	cmp	r3, #0
 80011b6:	d009      	beq.n	80011cc <pvPortMalloc+0x198>
 80011b8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80011bc:	f383 8811 	msr	BASEPRI, r3
 80011c0:	f3bf 8f6f 	isb	sy
 80011c4:	f3bf 8f4f 	dsb	sy
 80011c8:	60fb      	str	r3, [r7, #12]
 80011ca:	e7fe      	b.n	80011ca <pvPortMalloc+0x196>
    return pvReturn;
 80011cc:	69fb      	ldr	r3, [r7, #28]
}
 80011ce:	4618      	mov	r0, r3
 80011d0:	3728      	adds	r7, #40	; 0x28
 80011d2:	46bd      	mov	sp, r7
 80011d4:	bd80      	pop	{r7, pc}
 80011d6:	bf00      	nop
 80011d8:	20012c6c 	.word	0x20012c6c
 80011dc:	20012c80 	.word	0x20012c80
 80011e0:	20012c70 	.word	0x20012c70
 80011e4:	20012c64 	.word	0x20012c64
 80011e8:	20012c74 	.word	0x20012c74
 80011ec:	20012c78 	.word	0x20012c78

080011f0 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void * pv )
{
 80011f0:	b580      	push	{r7, lr}
 80011f2:	b086      	sub	sp, #24
 80011f4:	af00      	add	r7, sp, #0
 80011f6:	6078      	str	r0, [r7, #4]
    uint8_t * puc = ( uint8_t * ) pv;
 80011f8:	687b      	ldr	r3, [r7, #4]
 80011fa:	617b      	str	r3, [r7, #20]
    BlockLink_t * pxLink;

    if( pv != NULL )
 80011fc:	687b      	ldr	r3, [r7, #4]
 80011fe:	2b00      	cmp	r3, #0
 8001200:	d04b      	beq.n	800129a <vPortFree+0xaa>
    {
        /* The memory being freed will have an BlockLink_t structure immediately
         * before it. */
        puc -= xHeapStructSize;
 8001202:	2308      	movs	r3, #8
 8001204:	425b      	negs	r3, r3
 8001206:	697a      	ldr	r2, [r7, #20]
 8001208:	4413      	add	r3, r2
 800120a:	617b      	str	r3, [r7, #20]

        /* This casting is to keep the compiler from issuing warnings. */
        pxLink = ( void * ) puc;
 800120c:	697b      	ldr	r3, [r7, #20]
 800120e:	613b      	str	r3, [r7, #16]

        /* Check the block is actually allocated. */
        configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8001210:	693b      	ldr	r3, [r7, #16]
 8001212:	685a      	ldr	r2, [r3, #4]
 8001214:	4b23      	ldr	r3, [pc, #140]	; (80012a4 <vPortFree+0xb4>)
 8001216:	681b      	ldr	r3, [r3, #0]
 8001218:	4013      	ands	r3, r2
 800121a:	2b00      	cmp	r3, #0
 800121c:	d109      	bne.n	8001232 <vPortFree+0x42>
 800121e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001222:	f383 8811 	msr	BASEPRI, r3
 8001226:	f3bf 8f6f 	isb	sy
 800122a:	f3bf 8f4f 	dsb	sy
 800122e:	60fb      	str	r3, [r7, #12]
 8001230:	e7fe      	b.n	8001230 <vPortFree+0x40>
        configASSERT( pxLink->pxNextFreeBlock == NULL );
 8001232:	693b      	ldr	r3, [r7, #16]
 8001234:	681b      	ldr	r3, [r3, #0]
 8001236:	2b00      	cmp	r3, #0
 8001238:	d009      	beq.n	800124e <vPortFree+0x5e>
 800123a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800123e:	f383 8811 	msr	BASEPRI, r3
 8001242:	f3bf 8f6f 	isb	sy
 8001246:	f3bf 8f4f 	dsb	sy
 800124a:	60bb      	str	r3, [r7, #8]
 800124c:	e7fe      	b.n	800124c <vPortFree+0x5c>

        if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800124e:	693b      	ldr	r3, [r7, #16]
 8001250:	685a      	ldr	r2, [r3, #4]
 8001252:	4b14      	ldr	r3, [pc, #80]	; (80012a4 <vPortFree+0xb4>)
 8001254:	681b      	ldr	r3, [r3, #0]
 8001256:	4013      	ands	r3, r2
 8001258:	2b00      	cmp	r3, #0
 800125a:	d01e      	beq.n	800129a <vPortFree+0xaa>
        {
            if( pxLink->pxNextFreeBlock == NULL )
 800125c:	693b      	ldr	r3, [r7, #16]
 800125e:	681b      	ldr	r3, [r3, #0]
 8001260:	2b00      	cmp	r3, #0
 8001262:	d11a      	bne.n	800129a <vPortFree+0xaa>
            {
                /* The block is being returned to the heap - it is no longer
                 * allocated. */
                pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8001264:	693b      	ldr	r3, [r7, #16]
 8001266:	685a      	ldr	r2, [r3, #4]
 8001268:	4b0e      	ldr	r3, [pc, #56]	; (80012a4 <vPortFree+0xb4>)
 800126a:	681b      	ldr	r3, [r3, #0]
 800126c:	43db      	mvns	r3, r3
 800126e:	401a      	ands	r2, r3
 8001270:	693b      	ldr	r3, [r7, #16]
 8001272:	605a      	str	r2, [r3, #4]

                vTaskSuspendAll();
 8001274:	f000 ff3e 	bl	80020f4 <vTaskSuspendAll>
                {
                    /* Add this block to the list of free blocks. */
                    xFreeBytesRemaining += pxLink->xBlockSize;
 8001278:	693b      	ldr	r3, [r7, #16]
 800127a:	685a      	ldr	r2, [r3, #4]
 800127c:	4b0a      	ldr	r3, [pc, #40]	; (80012a8 <vPortFree+0xb8>)
 800127e:	681b      	ldr	r3, [r3, #0]
 8001280:	4413      	add	r3, r2
 8001282:	4a09      	ldr	r2, [pc, #36]	; (80012a8 <vPortFree+0xb8>)
 8001284:	6013      	str	r3, [r2, #0]
                    traceFREE( pv, pxLink->xBlockSize );
                    prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8001286:	6938      	ldr	r0, [r7, #16]
 8001288:	f000 f874 	bl	8001374 <prvInsertBlockIntoFreeList>
                    xNumberOfSuccessfulFrees++;
 800128c:	4b07      	ldr	r3, [pc, #28]	; (80012ac <vPortFree+0xbc>)
 800128e:	681b      	ldr	r3, [r3, #0]
 8001290:	3301      	adds	r3, #1
 8001292:	4a06      	ldr	r2, [pc, #24]	; (80012ac <vPortFree+0xbc>)
 8001294:	6013      	str	r3, [r2, #0]
                }
                ( void ) xTaskResumeAll();
 8001296:	f000 ff3b 	bl	8002110 <xTaskResumeAll>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
}
 800129a:	bf00      	nop
 800129c:	3718      	adds	r7, #24
 800129e:	46bd      	mov	sp, r7
 80012a0:	bd80      	pop	{r7, pc}
 80012a2:	bf00      	nop
 80012a4:	20012c80 	.word	0x20012c80
 80012a8:	20012c70 	.word	0x20012c70
 80012ac:	20012c7c 	.word	0x20012c7c

080012b0 <prvHeapInit>:
    /* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void ) /* PRIVILEGED_FUNCTION */
{
 80012b0:	b480      	push	{r7}
 80012b2:	b085      	sub	sp, #20
 80012b4:	af00      	add	r7, sp, #0
    BlockLink_t * pxFirstFreeBlock;
    uint8_t * pucAlignedHeap;
    size_t uxAddress;
    size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80012b6:	f44f 3396 	mov.w	r3, #76800	; 0x12c00
 80012ba:	60bb      	str	r3, [r7, #8]

    /* Ensure the heap starts on a correctly aligned boundary. */
    uxAddress = ( size_t ) ucHeap;
 80012bc:	4b27      	ldr	r3, [pc, #156]	; (800135c <prvHeapInit+0xac>)
 80012be:	60fb      	str	r3, [r7, #12]

    if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80012c0:	68fb      	ldr	r3, [r7, #12]
 80012c2:	f003 0307 	and.w	r3, r3, #7
 80012c6:	2b00      	cmp	r3, #0
 80012c8:	d00c      	beq.n	80012e4 <prvHeapInit+0x34>
    {
        uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80012ca:	68fb      	ldr	r3, [r7, #12]
 80012cc:	3307      	adds	r3, #7
 80012ce:	60fb      	str	r3, [r7, #12]
        uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80012d0:	68fb      	ldr	r3, [r7, #12]
 80012d2:	f023 0307 	bic.w	r3, r3, #7
 80012d6:	60fb      	str	r3, [r7, #12]
        xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80012d8:	68ba      	ldr	r2, [r7, #8]
 80012da:	68fb      	ldr	r3, [r7, #12]
 80012dc:	1ad3      	subs	r3, r2, r3
 80012de:	4a1f      	ldr	r2, [pc, #124]	; (800135c <prvHeapInit+0xac>)
 80012e0:	4413      	add	r3, r2
 80012e2:	60bb      	str	r3, [r7, #8]
    }

    pucAlignedHeap = ( uint8_t * ) uxAddress;
 80012e4:	68fb      	ldr	r3, [r7, #12]
 80012e6:	607b      	str	r3, [r7, #4]

    /* xStart is used to hold a pointer to the first item in the list of free
     * blocks.  The void cast is used to prevent compiler warnings. */
    xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80012e8:	4a1d      	ldr	r2, [pc, #116]	; (8001360 <prvHeapInit+0xb0>)
 80012ea:	687b      	ldr	r3, [r7, #4]
 80012ec:	6013      	str	r3, [r2, #0]
    xStart.xBlockSize = ( size_t ) 0;
 80012ee:	4b1c      	ldr	r3, [pc, #112]	; (8001360 <prvHeapInit+0xb0>)
 80012f0:	2200      	movs	r2, #0
 80012f2:	605a      	str	r2, [r3, #4]

    /* pxEnd is used to mark the end of the list of free blocks and is inserted
     * at the end of the heap space. */
    uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80012f4:	687a      	ldr	r2, [r7, #4]
 80012f6:	68bb      	ldr	r3, [r7, #8]
 80012f8:	4413      	add	r3, r2
 80012fa:	60fb      	str	r3, [r7, #12]
    uxAddress -= xHeapStructSize;
 80012fc:	2208      	movs	r2, #8
 80012fe:	68fb      	ldr	r3, [r7, #12]
 8001300:	1a9b      	subs	r3, r3, r2
 8001302:	60fb      	str	r3, [r7, #12]
    uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8001304:	68fb      	ldr	r3, [r7, #12]
 8001306:	f023 0307 	bic.w	r3, r3, #7
 800130a:	60fb      	str	r3, [r7, #12]
    pxEnd = ( void * ) uxAddress;
 800130c:	68fb      	ldr	r3, [r7, #12]
 800130e:	4a15      	ldr	r2, [pc, #84]	; (8001364 <prvHeapInit+0xb4>)
 8001310:	6013      	str	r3, [r2, #0]
    pxEnd->xBlockSize = 0;
 8001312:	4b14      	ldr	r3, [pc, #80]	; (8001364 <prvHeapInit+0xb4>)
 8001314:	681b      	ldr	r3, [r3, #0]
 8001316:	2200      	movs	r2, #0
 8001318:	605a      	str	r2, [r3, #4]
    pxEnd->pxNextFreeBlock = NULL;
 800131a:	4b12      	ldr	r3, [pc, #72]	; (8001364 <prvHeapInit+0xb4>)
 800131c:	681b      	ldr	r3, [r3, #0]
 800131e:	2200      	movs	r2, #0
 8001320:	601a      	str	r2, [r3, #0]

    /* To start with there is a single free block that is sized to take up the
     * entire heap space, minus the space taken by pxEnd. */
    pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8001322:	687b      	ldr	r3, [r7, #4]
 8001324:	603b      	str	r3, [r7, #0]
    pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8001326:	683b      	ldr	r3, [r7, #0]
 8001328:	68fa      	ldr	r2, [r7, #12]
 800132a:	1ad2      	subs	r2, r2, r3
 800132c:	683b      	ldr	r3, [r7, #0]
 800132e:	605a      	str	r2, [r3, #4]
    pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8001330:	4b0c      	ldr	r3, [pc, #48]	; (8001364 <prvHeapInit+0xb4>)
 8001332:	681a      	ldr	r2, [r3, #0]
 8001334:	683b      	ldr	r3, [r7, #0]
 8001336:	601a      	str	r2, [r3, #0]

    /* Only one block exists - and it covers the entire usable heap space. */
    xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8001338:	683b      	ldr	r3, [r7, #0]
 800133a:	685b      	ldr	r3, [r3, #4]
 800133c:	4a0a      	ldr	r2, [pc, #40]	; (8001368 <prvHeapInit+0xb8>)
 800133e:	6013      	str	r3, [r2, #0]
    xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8001340:	683b      	ldr	r3, [r7, #0]
 8001342:	685b      	ldr	r3, [r3, #4]
 8001344:	4a09      	ldr	r2, [pc, #36]	; (800136c <prvHeapInit+0xbc>)
 8001346:	6013      	str	r3, [r2, #0]

    /* Work out the position of the top bit in a size_t variable. */
    xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8001348:	4b09      	ldr	r3, [pc, #36]	; (8001370 <prvHeapInit+0xc0>)
 800134a:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800134e:	601a      	str	r2, [r3, #0]
}
 8001350:	bf00      	nop
 8001352:	3714      	adds	r7, #20
 8001354:	46bd      	mov	sp, r7
 8001356:	f85d 7b04 	ldr.w	r7, [sp], #4
 800135a:	4770      	bx	lr
 800135c:	20000064 	.word	0x20000064
 8001360:	20012c64 	.word	0x20012c64
 8001364:	20012c6c 	.word	0x20012c6c
 8001368:	20012c74 	.word	0x20012c74
 800136c:	20012c70 	.word	0x20012c70
 8001370:	20012c80 	.word	0x20012c80

08001374 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t * pxBlockToInsert ) /* PRIVILEGED_FUNCTION */
{
 8001374:	b480      	push	{r7}
 8001376:	b085      	sub	sp, #20
 8001378:	af00      	add	r7, sp, #0
 800137a:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxIterator;
    uint8_t * puc;

    /* Iterate through the list until a block is found that has a higher address
     * than the block being inserted. */
    for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800137c:	4b28      	ldr	r3, [pc, #160]	; (8001420 <prvInsertBlockIntoFreeList+0xac>)
 800137e:	60fb      	str	r3, [r7, #12]
 8001380:	e002      	b.n	8001388 <prvInsertBlockIntoFreeList+0x14>
 8001382:	68fb      	ldr	r3, [r7, #12]
 8001384:	681b      	ldr	r3, [r3, #0]
 8001386:	60fb      	str	r3, [r7, #12]
 8001388:	68fb      	ldr	r3, [r7, #12]
 800138a:	681a      	ldr	r2, [r3, #0]
 800138c:	687b      	ldr	r3, [r7, #4]
 800138e:	429a      	cmp	r2, r3
 8001390:	d3f7      	bcc.n	8001382 <prvInsertBlockIntoFreeList+0xe>
        /* Nothing to do here, just iterate to the right position. */
    }

    /* Do the block being inserted, and the block it is being inserted after
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxIterator;
 8001392:	68fb      	ldr	r3, [r7, #12]
 8001394:	60bb      	str	r3, [r7, #8]

    if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8001396:	68fb      	ldr	r3, [r7, #12]
 8001398:	685b      	ldr	r3, [r3, #4]
 800139a:	68ba      	ldr	r2, [r7, #8]
 800139c:	441a      	add	r2, r3
 800139e:	687b      	ldr	r3, [r7, #4]
 80013a0:	429a      	cmp	r2, r3
 80013a2:	d108      	bne.n	80013b6 <prvInsertBlockIntoFreeList+0x42>
    {
        pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80013a4:	68fb      	ldr	r3, [r7, #12]
 80013a6:	685a      	ldr	r2, [r3, #4]
 80013a8:	687b      	ldr	r3, [r7, #4]
 80013aa:	685b      	ldr	r3, [r3, #4]
 80013ac:	441a      	add	r2, r3
 80013ae:	68fb      	ldr	r3, [r7, #12]
 80013b0:	605a      	str	r2, [r3, #4]
        pxBlockToInsert = pxIterator;
 80013b2:	68fb      	ldr	r3, [r7, #12]
 80013b4:	607b      	str	r3, [r7, #4]
        mtCOVERAGE_TEST_MARKER();
    }

    /* Do the block being inserted, and the block it is being inserted before
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxBlockToInsert;
 80013b6:	687b      	ldr	r3, [r7, #4]
 80013b8:	60bb      	str	r3, [r7, #8]

    if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80013ba:	687b      	ldr	r3, [r7, #4]
 80013bc:	685b      	ldr	r3, [r3, #4]
 80013be:	68ba      	ldr	r2, [r7, #8]
 80013c0:	441a      	add	r2, r3
 80013c2:	68fb      	ldr	r3, [r7, #12]
 80013c4:	681b      	ldr	r3, [r3, #0]
 80013c6:	429a      	cmp	r2, r3
 80013c8:	d118      	bne.n	80013fc <prvInsertBlockIntoFreeList+0x88>
    {
        if( pxIterator->pxNextFreeBlock != pxEnd )
 80013ca:	68fb      	ldr	r3, [r7, #12]
 80013cc:	681a      	ldr	r2, [r3, #0]
 80013ce:	4b15      	ldr	r3, [pc, #84]	; (8001424 <prvInsertBlockIntoFreeList+0xb0>)
 80013d0:	681b      	ldr	r3, [r3, #0]
 80013d2:	429a      	cmp	r2, r3
 80013d4:	d00d      	beq.n	80013f2 <prvInsertBlockIntoFreeList+0x7e>
        {
            /* Form one big block from the two blocks. */
            pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80013d6:	687b      	ldr	r3, [r7, #4]
 80013d8:	685a      	ldr	r2, [r3, #4]
 80013da:	68fb      	ldr	r3, [r7, #12]
 80013dc:	681b      	ldr	r3, [r3, #0]
 80013de:	685b      	ldr	r3, [r3, #4]
 80013e0:	441a      	add	r2, r3
 80013e2:	687b      	ldr	r3, [r7, #4]
 80013e4:	605a      	str	r2, [r3, #4]
            pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80013e6:	68fb      	ldr	r3, [r7, #12]
 80013e8:	681b      	ldr	r3, [r3, #0]
 80013ea:	681a      	ldr	r2, [r3, #0]
 80013ec:	687b      	ldr	r3, [r7, #4]
 80013ee:	601a      	str	r2, [r3, #0]
 80013f0:	e008      	b.n	8001404 <prvInsertBlockIntoFreeList+0x90>
        }
        else
        {
            pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80013f2:	4b0c      	ldr	r3, [pc, #48]	; (8001424 <prvInsertBlockIntoFreeList+0xb0>)
 80013f4:	681a      	ldr	r2, [r3, #0]
 80013f6:	687b      	ldr	r3, [r7, #4]
 80013f8:	601a      	str	r2, [r3, #0]
 80013fa:	e003      	b.n	8001404 <prvInsertBlockIntoFreeList+0x90>
        }
    }
    else
    {
        pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80013fc:	68fb      	ldr	r3, [r7, #12]
 80013fe:	681a      	ldr	r2, [r3, #0]
 8001400:	687b      	ldr	r3, [r7, #4]
 8001402:	601a      	str	r2, [r3, #0]

    /* If the block being inserted plugged a gab, so was merged with the block
     * before and the block after, then it's pxNextFreeBlock pointer will have
     * already been set, and should not be set here as that would make it point
     * to itself. */
    if( pxIterator != pxBlockToInsert )
 8001404:	68fa      	ldr	r2, [r7, #12]
 8001406:	687b      	ldr	r3, [r7, #4]
 8001408:	429a      	cmp	r2, r3
 800140a:	d002      	beq.n	8001412 <prvInsertBlockIntoFreeList+0x9e>
    {
        pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800140c:	68fb      	ldr	r3, [r7, #12]
 800140e:	687a      	ldr	r2, [r7, #4]
 8001410:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8001412:	bf00      	nop
 8001414:	3714      	adds	r7, #20
 8001416:	46bd      	mov	sp, r7
 8001418:	f85d 7b04 	ldr.w	r7, [sp], #4
 800141c:	4770      	bx	lr
 800141e:	bf00      	nop
 8001420:	20012c64 	.word	0x20012c64
 8001424:	20012c6c 	.word	0x20012c6c

08001428 <xQueueGenericReset>:
    taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue,
                               BaseType_t xNewQueue )
{
 8001428:	b580      	push	{r7, lr}
 800142a:	b084      	sub	sp, #16
 800142c:	af00      	add	r7, sp, #0
 800142e:	6078      	str	r0, [r7, #4]
 8001430:	6039      	str	r1, [r7, #0]
    Queue_t * const pxQueue = xQueue;
 8001432:	687b      	ldr	r3, [r7, #4]
 8001434:	60fb      	str	r3, [r7, #12]

    configASSERT( pxQueue );
 8001436:	68fb      	ldr	r3, [r7, #12]
 8001438:	2b00      	cmp	r3, #0
 800143a:	d109      	bne.n	8001450 <xQueueGenericReset+0x28>
 800143c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001440:	f383 8811 	msr	BASEPRI, r3
 8001444:	f3bf 8f6f 	isb	sy
 8001448:	f3bf 8f4f 	dsb	sy
 800144c:	60bb      	str	r3, [r7, #8]
 800144e:	e7fe      	b.n	800144e <xQueueGenericReset+0x26>

    taskENTER_CRITICAL();
 8001450:	f7ff fcd6 	bl	8000e00 <vPortEnterCritical>
    {
        pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8001454:	68fb      	ldr	r3, [r7, #12]
 8001456:	681a      	ldr	r2, [r3, #0]
 8001458:	68fb      	ldr	r3, [r7, #12]
 800145a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800145c:	68f9      	ldr	r1, [r7, #12]
 800145e:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8001460:	fb01 f303 	mul.w	r3, r1, r3
 8001464:	441a      	add	r2, r3
 8001466:	68fb      	ldr	r3, [r7, #12]
 8001468:	609a      	str	r2, [r3, #8]
        pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800146a:	68fb      	ldr	r3, [r7, #12]
 800146c:	2200      	movs	r2, #0
 800146e:	639a      	str	r2, [r3, #56]	; 0x38
        pxQueue->pcWriteTo = pxQueue->pcHead;
 8001470:	68fb      	ldr	r3, [r7, #12]
 8001472:	681a      	ldr	r2, [r3, #0]
 8001474:	68fb      	ldr	r3, [r7, #12]
 8001476:	605a      	str	r2, [r3, #4]
        pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8001478:	68fb      	ldr	r3, [r7, #12]
 800147a:	681a      	ldr	r2, [r3, #0]
 800147c:	68fb      	ldr	r3, [r7, #12]
 800147e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001480:	3b01      	subs	r3, #1
 8001482:	68f9      	ldr	r1, [r7, #12]
 8001484:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8001486:	fb01 f303 	mul.w	r3, r1, r3
 800148a:	441a      	add	r2, r3
 800148c:	68fb      	ldr	r3, [r7, #12]
 800148e:	60da      	str	r2, [r3, #12]
        pxQueue->cRxLock = queueUNLOCKED;
 8001490:	68fb      	ldr	r3, [r7, #12]
 8001492:	22ff      	movs	r2, #255	; 0xff
 8001494:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
        pxQueue->cTxLock = queueUNLOCKED;
 8001498:	68fb      	ldr	r3, [r7, #12]
 800149a:	22ff      	movs	r2, #255	; 0xff
 800149c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

        if( xNewQueue == pdFALSE )
 80014a0:	683b      	ldr	r3, [r7, #0]
 80014a2:	2b00      	cmp	r3, #0
 80014a4:	d114      	bne.n	80014d0 <xQueueGenericReset+0xa8>
            /* If there are tasks blocked waiting to read from the queue, then
             * the tasks will remain blocked as after this function exits the queue
             * will still be empty.  If there are tasks blocked waiting to write to
             * the queue, then one should be unblocked as after this function exits
             * it will be possible to write to it. */
            if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80014a6:	68fb      	ldr	r3, [r7, #12]
 80014a8:	691b      	ldr	r3, [r3, #16]
 80014aa:	2b00      	cmp	r3, #0
 80014ac:	d01a      	beq.n	80014e4 <xQueueGenericReset+0xbc>
            {
                if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80014ae:	68fb      	ldr	r3, [r7, #12]
 80014b0:	3310      	adds	r3, #16
 80014b2:	4618      	mov	r0, r3
 80014b4:	f001 f838 	bl	8002528 <xTaskRemoveFromEventList>
 80014b8:	4603      	mov	r3, r0
 80014ba:	2b00      	cmp	r3, #0
 80014bc:	d012      	beq.n	80014e4 <xQueueGenericReset+0xbc>
                {
                    queueYIELD_IF_USING_PREEMPTION();
 80014be:	4b0d      	ldr	r3, [pc, #52]	; (80014f4 <xQueueGenericReset+0xcc>)
 80014c0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80014c4:	601a      	str	r2, [r3, #0]
 80014c6:	f3bf 8f4f 	dsb	sy
 80014ca:	f3bf 8f6f 	isb	sy
 80014ce:	e009      	b.n	80014e4 <xQueueGenericReset+0xbc>
            }
        }
        else
        {
            /* Ensure the event queues start in the correct state. */
            vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80014d0:	68fb      	ldr	r3, [r7, #12]
 80014d2:	3310      	adds	r3, #16
 80014d4:	4618      	mov	r0, r3
 80014d6:	f7ff fab7 	bl	8000a48 <vListInitialise>
            vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80014da:	68fb      	ldr	r3, [r7, #12]
 80014dc:	3324      	adds	r3, #36	; 0x24
 80014de:	4618      	mov	r0, r3
 80014e0:	f7ff fab2 	bl	8000a48 <vListInitialise>
        }
    }
    taskEXIT_CRITICAL();
 80014e4:	f7ff fcba 	bl	8000e5c <vPortExitCritical>

    /* A value is returned for calling semantic consistency with previous
     * versions. */
    return pdPASS;
 80014e8:	2301      	movs	r3, #1
}
 80014ea:	4618      	mov	r0, r3
 80014ec:	3710      	adds	r7, #16
 80014ee:	46bd      	mov	sp, r7
 80014f0:	bd80      	pop	{r7, pc}
 80014f2:	bf00      	nop
 80014f4:	e000ed04 	.word	0xe000ed04

080014f8 <xQueueGenericCreate>:
#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

    QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength,
                                       const UBaseType_t uxItemSize,
                                       const uint8_t ucQueueType )
    {
 80014f8:	b580      	push	{r7, lr}
 80014fa:	b08c      	sub	sp, #48	; 0x30
 80014fc:	af02      	add	r7, sp, #8
 80014fe:	60f8      	str	r0, [r7, #12]
 8001500:	60b9      	str	r1, [r7, #8]
 8001502:	4613      	mov	r3, r2
 8001504:	71fb      	strb	r3, [r7, #7]
        Queue_t * pxNewQueue;
        size_t xQueueSizeInBytes;
        uint8_t * pucQueueStorage;

        configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8001506:	68fb      	ldr	r3, [r7, #12]
 8001508:	2b00      	cmp	r3, #0
 800150a:	d109      	bne.n	8001520 <xQueueGenericCreate+0x28>
 800150c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001510:	f383 8811 	msr	BASEPRI, r3
 8001514:	f3bf 8f6f 	isb	sy
 8001518:	f3bf 8f4f 	dsb	sy
 800151c:	61bb      	str	r3, [r7, #24]
 800151e:	e7fe      	b.n	800151e <xQueueGenericCreate+0x26>

        /* Allocate enough space to hold the maximum number of items that
         * can be in the queue at any time.  It is valid for uxItemSize to be
         * zero in the case the queue is used as a semaphore. */
        xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8001520:	68fb      	ldr	r3, [r7, #12]
 8001522:	68ba      	ldr	r2, [r7, #8]
 8001524:	fb02 f303 	mul.w	r3, r2, r3
 8001528:	627b      	str	r3, [r7, #36]	; 0x24

        /* Check for multiplication overflow. */
        configASSERT( ( uxItemSize == 0 ) || ( uxQueueLength == ( xQueueSizeInBytes / uxItemSize ) ) );
 800152a:	68bb      	ldr	r3, [r7, #8]
 800152c:	2b00      	cmp	r3, #0
 800152e:	d006      	beq.n	800153e <xQueueGenericCreate+0x46>
 8001530:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001532:	68bb      	ldr	r3, [r7, #8]
 8001534:	fbb2 f2f3 	udiv	r2, r2, r3
 8001538:	68fb      	ldr	r3, [r7, #12]
 800153a:	429a      	cmp	r2, r3
 800153c:	d101      	bne.n	8001542 <xQueueGenericCreate+0x4a>
 800153e:	2301      	movs	r3, #1
 8001540:	e000      	b.n	8001544 <xQueueGenericCreate+0x4c>
 8001542:	2300      	movs	r3, #0
 8001544:	2b00      	cmp	r3, #0
 8001546:	d109      	bne.n	800155c <xQueueGenericCreate+0x64>
 8001548:	f04f 0350 	mov.w	r3, #80	; 0x50
 800154c:	f383 8811 	msr	BASEPRI, r3
 8001550:	f3bf 8f6f 	isb	sy
 8001554:	f3bf 8f4f 	dsb	sy
 8001558:	617b      	str	r3, [r7, #20]
 800155a:	e7fe      	b.n	800155a <xQueueGenericCreate+0x62>

        /* Check for addition overflow. */
        configASSERT( ( sizeof( Queue_t ) + xQueueSizeInBytes ) >  xQueueSizeInBytes );
 800155c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800155e:	f103 0250 	add.w	r2, r3, #80	; 0x50
 8001562:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001564:	429a      	cmp	r2, r3
 8001566:	d809      	bhi.n	800157c <xQueueGenericCreate+0x84>
 8001568:	f04f 0350 	mov.w	r3, #80	; 0x50
 800156c:	f383 8811 	msr	BASEPRI, r3
 8001570:	f3bf 8f6f 	isb	sy
 8001574:	f3bf 8f4f 	dsb	sy
 8001578:	613b      	str	r3, [r7, #16]
 800157a:	e7fe      	b.n	800157a <xQueueGenericCreate+0x82>
         * alignment requirements of the Queue_t structure - which in this case
         * is an int8_t *.  Therefore, whenever the stack alignment requirements
         * are greater than or equal to the pointer to char requirements the cast
         * is safe.  In other cases alignment requirements are not strict (one or
         * two bytes). */
        pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800157c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800157e:	3350      	adds	r3, #80	; 0x50
 8001580:	4618      	mov	r0, r3
 8001582:	f7ff fd57 	bl	8001034 <pvPortMalloc>
 8001586:	6238      	str	r0, [r7, #32]

        if( pxNewQueue != NULL )
 8001588:	6a3b      	ldr	r3, [r7, #32]
 800158a:	2b00      	cmp	r3, #0
 800158c:	d00d      	beq.n	80015aa <xQueueGenericCreate+0xb2>
        {
            /* Jump past the queue structure to find the location of the queue
             * storage area. */
            pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800158e:	6a3b      	ldr	r3, [r7, #32]
 8001590:	61fb      	str	r3, [r7, #28]
            pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8001592:	69fb      	ldr	r3, [r7, #28]
 8001594:	3350      	adds	r3, #80	; 0x50
 8001596:	61fb      	str	r3, [r7, #28]
                     * deleted. */
                    pxNewQueue->ucStaticallyAllocated = pdFALSE;
                }
            #endif /* configSUPPORT_STATIC_ALLOCATION */

            prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8001598:	79fa      	ldrb	r2, [r7, #7]
 800159a:	6a3b      	ldr	r3, [r7, #32]
 800159c:	9300      	str	r3, [sp, #0]
 800159e:	4613      	mov	r3, r2
 80015a0:	69fa      	ldr	r2, [r7, #28]
 80015a2:	68b9      	ldr	r1, [r7, #8]
 80015a4:	68f8      	ldr	r0, [r7, #12]
 80015a6:	f000 f805 	bl	80015b4 <prvInitialiseNewQueue>
        {
            traceQUEUE_CREATE_FAILED( ucQueueType );
            mtCOVERAGE_TEST_MARKER();
        }

        return pxNewQueue;
 80015aa:	6a3b      	ldr	r3, [r7, #32]
    }
 80015ac:	4618      	mov	r0, r3
 80015ae:	3728      	adds	r7, #40	; 0x28
 80015b0:	46bd      	mov	sp, r7
 80015b2:	bd80      	pop	{r7, pc}

080015b4 <prvInitialiseNewQueue>:
static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength,
                                   const UBaseType_t uxItemSize,
                                   uint8_t * pucQueueStorage,
                                   const uint8_t ucQueueType,
                                   Queue_t * pxNewQueue )
{
 80015b4:	b580      	push	{r7, lr}
 80015b6:	b084      	sub	sp, #16
 80015b8:	af00      	add	r7, sp, #0
 80015ba:	60f8      	str	r0, [r7, #12]
 80015bc:	60b9      	str	r1, [r7, #8]
 80015be:	607a      	str	r2, [r7, #4]
 80015c0:	70fb      	strb	r3, [r7, #3]
    /* Remove compiler warnings about unused parameters should
     * configUSE_TRACE_FACILITY not be set to 1. */
    ( void ) ucQueueType;

    if( uxItemSize == ( UBaseType_t ) 0 )
 80015c2:	68bb      	ldr	r3, [r7, #8]
 80015c4:	2b00      	cmp	r3, #0
 80015c6:	d103      	bne.n	80015d0 <prvInitialiseNewQueue+0x1c>
    {
        /* No RAM was allocated for the queue storage area, but PC head cannot
         * be set to NULL because NULL is used as a key to say the queue is used as
         * a mutex.  Therefore just set pcHead to point to the queue as a benign
         * value that is known to be within the memory map. */
        pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80015c8:	69bb      	ldr	r3, [r7, #24]
 80015ca:	69ba      	ldr	r2, [r7, #24]
 80015cc:	601a      	str	r2, [r3, #0]
 80015ce:	e002      	b.n	80015d6 <prvInitialiseNewQueue+0x22>
    }
    else
    {
        /* Set the head to the start of the queue storage area. */
        pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80015d0:	69bb      	ldr	r3, [r7, #24]
 80015d2:	687a      	ldr	r2, [r7, #4]
 80015d4:	601a      	str	r2, [r3, #0]
    }

    /* Initialise the queue members as described where the queue type is
     * defined. */
    pxNewQueue->uxLength = uxQueueLength;
 80015d6:	69bb      	ldr	r3, [r7, #24]
 80015d8:	68fa      	ldr	r2, [r7, #12]
 80015da:	63da      	str	r2, [r3, #60]	; 0x3c
    pxNewQueue->uxItemSize = uxItemSize;
 80015dc:	69bb      	ldr	r3, [r7, #24]
 80015de:	68ba      	ldr	r2, [r7, #8]
 80015e0:	641a      	str	r2, [r3, #64]	; 0x40
    ( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80015e2:	2101      	movs	r1, #1
 80015e4:	69b8      	ldr	r0, [r7, #24]
 80015e6:	f7ff ff1f 	bl	8001428 <xQueueGenericReset>

    #if ( configUSE_TRACE_FACILITY == 1 )
        {
            pxNewQueue->ucQueueType = ucQueueType;
 80015ea:	69bb      	ldr	r3, [r7, #24]
 80015ec:	78fa      	ldrb	r2, [r7, #3]
 80015ee:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
            pxNewQueue->pxQueueSetContainer = NULL;
        }
    #endif /* configUSE_QUEUE_SETS */

    traceQUEUE_CREATE( pxNewQueue );
}
 80015f2:	bf00      	nop
 80015f4:	3710      	adds	r7, #16
 80015f6:	46bd      	mov	sp, r7
 80015f8:	bd80      	pop	{r7, pc}
	...

080015fc <xQueueGenericSend>:

BaseType_t xQueueGenericSend( QueueHandle_t xQueue,
                              const void * const pvItemToQueue,
                              TickType_t xTicksToWait,
                              const BaseType_t xCopyPosition )
{
 80015fc:	b580      	push	{r7, lr}
 80015fe:	b08e      	sub	sp, #56	; 0x38
 8001600:	af00      	add	r7, sp, #0
 8001602:	60f8      	str	r0, [r7, #12]
 8001604:	60b9      	str	r1, [r7, #8]
 8001606:	607a      	str	r2, [r7, #4]
 8001608:	603b      	str	r3, [r7, #0]
    BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800160a:	2300      	movs	r3, #0
 800160c:	637b      	str	r3, [r7, #52]	; 0x34
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 800160e:	68fb      	ldr	r3, [r7, #12]
 8001610:	633b      	str	r3, [r7, #48]	; 0x30

    configASSERT( pxQueue );
 8001612:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001614:	2b00      	cmp	r3, #0
 8001616:	d109      	bne.n	800162c <xQueueGenericSend+0x30>
 8001618:	f04f 0350 	mov.w	r3, #80	; 0x50
 800161c:	f383 8811 	msr	BASEPRI, r3
 8001620:	f3bf 8f6f 	isb	sy
 8001624:	f3bf 8f4f 	dsb	sy
 8001628:	62bb      	str	r3, [r7, #40]	; 0x28
 800162a:	e7fe      	b.n	800162a <xQueueGenericSend+0x2e>
    configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800162c:	68bb      	ldr	r3, [r7, #8]
 800162e:	2b00      	cmp	r3, #0
 8001630:	d103      	bne.n	800163a <xQueueGenericSend+0x3e>
 8001632:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001634:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001636:	2b00      	cmp	r3, #0
 8001638:	d101      	bne.n	800163e <xQueueGenericSend+0x42>
 800163a:	2301      	movs	r3, #1
 800163c:	e000      	b.n	8001640 <xQueueGenericSend+0x44>
 800163e:	2300      	movs	r3, #0
 8001640:	2b00      	cmp	r3, #0
 8001642:	d109      	bne.n	8001658 <xQueueGenericSend+0x5c>
 8001644:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001648:	f383 8811 	msr	BASEPRI, r3
 800164c:	f3bf 8f6f 	isb	sy
 8001650:	f3bf 8f4f 	dsb	sy
 8001654:	627b      	str	r3, [r7, #36]	; 0x24
 8001656:	e7fe      	b.n	8001656 <xQueueGenericSend+0x5a>
    configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8001658:	683b      	ldr	r3, [r7, #0]
 800165a:	2b02      	cmp	r3, #2
 800165c:	d103      	bne.n	8001666 <xQueueGenericSend+0x6a>
 800165e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001660:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001662:	2b01      	cmp	r3, #1
 8001664:	d101      	bne.n	800166a <xQueueGenericSend+0x6e>
 8001666:	2301      	movs	r3, #1
 8001668:	e000      	b.n	800166c <xQueueGenericSend+0x70>
 800166a:	2300      	movs	r3, #0
 800166c:	2b00      	cmp	r3, #0
 800166e:	d109      	bne.n	8001684 <xQueueGenericSend+0x88>
 8001670:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001674:	f383 8811 	msr	BASEPRI, r3
 8001678:	f3bf 8f6f 	isb	sy
 800167c:	f3bf 8f4f 	dsb	sy
 8001680:	623b      	str	r3, [r7, #32]
 8001682:	e7fe      	b.n	8001682 <xQueueGenericSend+0x86>
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
        {
            configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8001684:	f001 f8e8 	bl	8002858 <xTaskGetSchedulerState>
 8001688:	4603      	mov	r3, r0
 800168a:	2b00      	cmp	r3, #0
 800168c:	d102      	bne.n	8001694 <xQueueGenericSend+0x98>
 800168e:	687b      	ldr	r3, [r7, #4]
 8001690:	2b00      	cmp	r3, #0
 8001692:	d101      	bne.n	8001698 <xQueueGenericSend+0x9c>
 8001694:	2301      	movs	r3, #1
 8001696:	e000      	b.n	800169a <xQueueGenericSend+0x9e>
 8001698:	2300      	movs	r3, #0
 800169a:	2b00      	cmp	r3, #0
 800169c:	d109      	bne.n	80016b2 <xQueueGenericSend+0xb6>
 800169e:	f04f 0350 	mov.w	r3, #80	; 0x50
 80016a2:	f383 8811 	msr	BASEPRI, r3
 80016a6:	f3bf 8f6f 	isb	sy
 80016aa:	f3bf 8f4f 	dsb	sy
 80016ae:	61fb      	str	r3, [r7, #28]
 80016b0:	e7fe      	b.n	80016b0 <xQueueGenericSend+0xb4>
    /*lint -save -e904 This function relaxes the coding standard somewhat to
     * allow return statements within the function itself.  This is done in the
     * interest of execution time efficiency. */
    for( ; ; )
    {
        taskENTER_CRITICAL();
 80016b2:	f7ff fba5 	bl	8000e00 <vPortEnterCritical>
        {
            /* Is there room on the queue now?  The running task must be the
             * highest priority task wanting to access the queue.  If the head item
             * in the queue is to be overwritten then it does not matter if the
             * queue is full. */
            if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80016b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80016b8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80016ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80016bc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80016be:	429a      	cmp	r2, r3
 80016c0:	d302      	bcc.n	80016c8 <xQueueGenericSend+0xcc>
 80016c2:	683b      	ldr	r3, [r7, #0]
 80016c4:	2b02      	cmp	r3, #2
 80016c6:	d129      	bne.n	800171c <xQueueGenericSend+0x120>
                            }
                        }
                    }
                #else /* configUSE_QUEUE_SETS */
                    {
                        xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80016c8:	683a      	ldr	r2, [r7, #0]
 80016ca:	68b9      	ldr	r1, [r7, #8]
 80016cc:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80016ce:	f000 fa11 	bl	8001af4 <prvCopyDataToQueue>
 80016d2:	62f8      	str	r0, [r7, #44]	; 0x2c

                        /* If there was a task waiting for data to arrive on the
                         * queue then unblock it now. */
                        if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80016d4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80016d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80016d8:	2b00      	cmp	r3, #0
 80016da:	d010      	beq.n	80016fe <xQueueGenericSend+0x102>
                        {
                            if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80016dc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80016de:	3324      	adds	r3, #36	; 0x24
 80016e0:	4618      	mov	r0, r3
 80016e2:	f000 ff21 	bl	8002528 <xTaskRemoveFromEventList>
 80016e6:	4603      	mov	r3, r0
 80016e8:	2b00      	cmp	r3, #0
 80016ea:	d013      	beq.n	8001714 <xQueueGenericSend+0x118>
                            {
                                /* The unblocked task has a priority higher than
                                 * our own so yield immediately.  Yes it is ok to do
                                 * this from within the critical section - the kernel
                                 * takes care of that. */
                                queueYIELD_IF_USING_PREEMPTION();
 80016ec:	4b3f      	ldr	r3, [pc, #252]	; (80017ec <xQueueGenericSend+0x1f0>)
 80016ee:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80016f2:	601a      	str	r2, [r3, #0]
 80016f4:	f3bf 8f4f 	dsb	sy
 80016f8:	f3bf 8f6f 	isb	sy
 80016fc:	e00a      	b.n	8001714 <xQueueGenericSend+0x118>
                            else
                            {
                                mtCOVERAGE_TEST_MARKER();
                            }
                        }
                        else if( xYieldRequired != pdFALSE )
 80016fe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001700:	2b00      	cmp	r3, #0
 8001702:	d007      	beq.n	8001714 <xQueueGenericSend+0x118>
                        {
                            /* This path is a special case that will only get
                             * executed if the task was holding multiple mutexes and
                             * the mutexes were given back in an order that is
                             * different to that in which they were taken. */
                            queueYIELD_IF_USING_PREEMPTION();
 8001704:	4b39      	ldr	r3, [pc, #228]	; (80017ec <xQueueGenericSend+0x1f0>)
 8001706:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800170a:	601a      	str	r2, [r3, #0]
 800170c:	f3bf 8f4f 	dsb	sy
 8001710:	f3bf 8f6f 	isb	sy
                            mtCOVERAGE_TEST_MARKER();
                        }
                    }
                #endif /* configUSE_QUEUE_SETS */

                taskEXIT_CRITICAL();
 8001714:	f7ff fba2 	bl	8000e5c <vPortExitCritical>
                return pdPASS;
 8001718:	2301      	movs	r3, #1
 800171a:	e063      	b.n	80017e4 <xQueueGenericSend+0x1e8>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	2b00      	cmp	r3, #0
 8001720:	d103      	bne.n	800172a <xQueueGenericSend+0x12e>
                {
                    /* The queue was full and no block time is specified (or
                     * the block time has expired) so leave now. */
                    taskEXIT_CRITICAL();
 8001722:	f7ff fb9b 	bl	8000e5c <vPortExitCritical>

                    /* Return to the original privilege level before exiting
                     * the function. */
                    traceQUEUE_SEND_FAILED( pxQueue );
                    return errQUEUE_FULL;
 8001726:	2300      	movs	r3, #0
 8001728:	e05c      	b.n	80017e4 <xQueueGenericSend+0x1e8>
                }
                else if( xEntryTimeSet == pdFALSE )
 800172a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800172c:	2b00      	cmp	r3, #0
 800172e:	d106      	bne.n	800173e <xQueueGenericSend+0x142>
                {
                    /* The queue was full and a block time was specified so
                     * configure the timeout structure. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 8001730:	f107 0314 	add.w	r3, r7, #20
 8001734:	4618      	mov	r0, r3
 8001736:	f000 ff59 	bl	80025ec <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 800173a:	2301      	movs	r3, #1
 800173c:	637b      	str	r3, [r7, #52]	; 0x34
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 800173e:	f7ff fb8d 	bl	8000e5c <vPortExitCritical>

        /* Interrupts and other tasks can send to and receive from the queue
         * now the critical section has been exited. */

        vTaskSuspendAll();
 8001742:	f000 fcd7 	bl	80020f4 <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 8001746:	f7ff fb5b 	bl	8000e00 <vPortEnterCritical>
 800174a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800174c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8001750:	b25b      	sxtb	r3, r3
 8001752:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001756:	d103      	bne.n	8001760 <xQueueGenericSend+0x164>
 8001758:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800175a:	2200      	movs	r2, #0
 800175c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8001760:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001762:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8001766:	b25b      	sxtb	r3, r3
 8001768:	f1b3 3fff 	cmp.w	r3, #4294967295
 800176c:	d103      	bne.n	8001776 <xQueueGenericSend+0x17a>
 800176e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001770:	2200      	movs	r2, #0
 8001772:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8001776:	f7ff fb71 	bl	8000e5c <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800177a:	1d3a      	adds	r2, r7, #4
 800177c:	f107 0314 	add.w	r3, r7, #20
 8001780:	4611      	mov	r1, r2
 8001782:	4618      	mov	r0, r3
 8001784:	f000 ff48 	bl	8002618 <xTaskCheckForTimeOut>
 8001788:	4603      	mov	r3, r0
 800178a:	2b00      	cmp	r3, #0
 800178c:	d124      	bne.n	80017d8 <xQueueGenericSend+0x1dc>
        {
            if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800178e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8001790:	f000 faa8 	bl	8001ce4 <prvIsQueueFull>
 8001794:	4603      	mov	r3, r0
 8001796:	2b00      	cmp	r3, #0
 8001798:	d018      	beq.n	80017cc <xQueueGenericSend+0x1d0>
            {
                traceBLOCKING_ON_QUEUE_SEND( pxQueue );
                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800179a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800179c:	3310      	adds	r3, #16
 800179e:	687a      	ldr	r2, [r7, #4]
 80017a0:	4611      	mov	r1, r2
 80017a2:	4618      	mov	r0, r3
 80017a4:	f000 fe72 	bl	800248c <vTaskPlaceOnEventList>
                /* Unlocking the queue means queue events can effect the
                 * event list.  It is possible that interrupts occurring now
                 * remove this task from the event list again - but as the
                 * scheduler is suspended the task will go onto the pending
                 * ready last instead of the actual ready list. */
                prvUnlockQueue( pxQueue );
 80017a8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80017aa:	f000 fa33 	bl	8001c14 <prvUnlockQueue>
                /* Resuming the scheduler will move tasks from the pending
                 * ready list into the ready list - so it is feasible that this
                 * task is already in a ready list before it yields - in which
                 * case the yield will not cause a context switch unless there
                 * is also a higher priority task in the pending ready list. */
                if( xTaskResumeAll() == pdFALSE )
 80017ae:	f000 fcaf 	bl	8002110 <xTaskResumeAll>
 80017b2:	4603      	mov	r3, r0
 80017b4:	2b00      	cmp	r3, #0
 80017b6:	f47f af7c 	bne.w	80016b2 <xQueueGenericSend+0xb6>
                {
                    portYIELD_WITHIN_API();
 80017ba:	4b0c      	ldr	r3, [pc, #48]	; (80017ec <xQueueGenericSend+0x1f0>)
 80017bc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80017c0:	601a      	str	r2, [r3, #0]
 80017c2:	f3bf 8f4f 	dsb	sy
 80017c6:	f3bf 8f6f 	isb	sy
 80017ca:	e772      	b.n	80016b2 <xQueueGenericSend+0xb6>
                }
            }
            else
            {
                /* Try again. */
                prvUnlockQueue( pxQueue );
 80017cc:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80017ce:	f000 fa21 	bl	8001c14 <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 80017d2:	f000 fc9d 	bl	8002110 <xTaskResumeAll>
 80017d6:	e76c      	b.n	80016b2 <xQueueGenericSend+0xb6>
            }
        }
        else
        {
            /* The timeout has expired. */
            prvUnlockQueue( pxQueue );
 80017d8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80017da:	f000 fa1b 	bl	8001c14 <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 80017de:	f000 fc97 	bl	8002110 <xTaskResumeAll>

            traceQUEUE_SEND_FAILED( pxQueue );
            return errQUEUE_FULL;
 80017e2:	2300      	movs	r3, #0
        }
    } /*lint -restore */
}
 80017e4:	4618      	mov	r0, r3
 80017e6:	3738      	adds	r7, #56	; 0x38
 80017e8:	46bd      	mov	sp, r7
 80017ea:	bd80      	pop	{r7, pc}
 80017ec:	e000ed04 	.word	0xe000ed04

080017f0 <xQueueGenericSendFromISR>:

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue,
                                     const void * const pvItemToQueue,
                                     BaseType_t * const pxHigherPriorityTaskWoken,
                                     const BaseType_t xCopyPosition )
{
 80017f0:	b580      	push	{r7, lr}
 80017f2:	b090      	sub	sp, #64	; 0x40
 80017f4:	af00      	add	r7, sp, #0
 80017f6:	60f8      	str	r0, [r7, #12]
 80017f8:	60b9      	str	r1, [r7, #8]
 80017fa:	607a      	str	r2, [r7, #4]
 80017fc:	603b      	str	r3, [r7, #0]
    BaseType_t xReturn;
    UBaseType_t uxSavedInterruptStatus;
    Queue_t * const pxQueue = xQueue;
 80017fe:	68fb      	ldr	r3, [r7, #12]
 8001800:	63bb      	str	r3, [r7, #56]	; 0x38

    configASSERT( pxQueue );
 8001802:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001804:	2b00      	cmp	r3, #0
 8001806:	d109      	bne.n	800181c <xQueueGenericSendFromISR+0x2c>
 8001808:	f04f 0350 	mov.w	r3, #80	; 0x50
 800180c:	f383 8811 	msr	BASEPRI, r3
 8001810:	f3bf 8f6f 	isb	sy
 8001814:	f3bf 8f4f 	dsb	sy
 8001818:	62bb      	str	r3, [r7, #40]	; 0x28
 800181a:	e7fe      	b.n	800181a <xQueueGenericSendFromISR+0x2a>
    configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800181c:	68bb      	ldr	r3, [r7, #8]
 800181e:	2b00      	cmp	r3, #0
 8001820:	d103      	bne.n	800182a <xQueueGenericSendFromISR+0x3a>
 8001822:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001824:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001826:	2b00      	cmp	r3, #0
 8001828:	d101      	bne.n	800182e <xQueueGenericSendFromISR+0x3e>
 800182a:	2301      	movs	r3, #1
 800182c:	e000      	b.n	8001830 <xQueueGenericSendFromISR+0x40>
 800182e:	2300      	movs	r3, #0
 8001830:	2b00      	cmp	r3, #0
 8001832:	d109      	bne.n	8001848 <xQueueGenericSendFromISR+0x58>
 8001834:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001838:	f383 8811 	msr	BASEPRI, r3
 800183c:	f3bf 8f6f 	isb	sy
 8001840:	f3bf 8f4f 	dsb	sy
 8001844:	627b      	str	r3, [r7, #36]	; 0x24
 8001846:	e7fe      	b.n	8001846 <xQueueGenericSendFromISR+0x56>
    configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8001848:	683b      	ldr	r3, [r7, #0]
 800184a:	2b02      	cmp	r3, #2
 800184c:	d103      	bne.n	8001856 <xQueueGenericSendFromISR+0x66>
 800184e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001850:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001852:	2b01      	cmp	r3, #1
 8001854:	d101      	bne.n	800185a <xQueueGenericSendFromISR+0x6a>
 8001856:	2301      	movs	r3, #1
 8001858:	e000      	b.n	800185c <xQueueGenericSendFromISR+0x6c>
 800185a:	2300      	movs	r3, #0
 800185c:	2b00      	cmp	r3, #0
 800185e:	d109      	bne.n	8001874 <xQueueGenericSendFromISR+0x84>
 8001860:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001864:	f383 8811 	msr	BASEPRI, r3
 8001868:	f3bf 8f6f 	isb	sy
 800186c:	f3bf 8f4f 	dsb	sy
 8001870:	623b      	str	r3, [r7, #32]
 8001872:	e7fe      	b.n	8001872 <xQueueGenericSendFromISR+0x82>
     * that have been assigned a priority at or (logically) below the maximum
     * system call interrupt priority.  FreeRTOS maintains a separate interrupt
     * safe API to ensure interrupt entry is as fast and as simple as possible.
     * More information (albeit Cortex-M specific) is provided on the following
     * link: https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
    portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8001874:	f7ff fba0 	bl	8000fb8 <vPortValidateInterruptPriority>
        __asm volatile
 8001878:	f3ef 8211 	mrs	r2, BASEPRI
 800187c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001880:	f383 8811 	msr	BASEPRI, r3
 8001884:	f3bf 8f6f 	isb	sy
 8001888:	f3bf 8f4f 	dsb	sy
 800188c:	61fa      	str	r2, [r7, #28]
 800188e:	61bb      	str	r3, [r7, #24]
        return ulOriginalBASEPRI;
 8001890:	69fb      	ldr	r3, [r7, #28]
    /* Similar to xQueueGenericSend, except without blocking if there is no room
     * in the queue.  Also don't directly wake a task that was blocked on a queue
     * read, instead return a flag to say whether a context switch is required or
     * not (i.e. has a task with a higher priority than us been woken by this
     * post). */
    uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8001892:	637b      	str	r3, [r7, #52]	; 0x34
    {
        if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8001894:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001896:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001898:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800189a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800189c:	429a      	cmp	r2, r3
 800189e:	d302      	bcc.n	80018a6 <xQueueGenericSendFromISR+0xb6>
 80018a0:	683b      	ldr	r3, [r7, #0]
 80018a2:	2b02      	cmp	r3, #2
 80018a4:	d13d      	bne.n	8001922 <xQueueGenericSendFromISR+0x132>
        {
            const int8_t cTxLock = pxQueue->cTxLock;
 80018a6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80018a8:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80018ac:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
            const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 80018b0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80018b2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80018b4:	62fb      	str	r3, [r7, #44]	; 0x2c
            /* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
             *  semaphore or mutex.  That means prvCopyDataToQueue() cannot result
             *  in a task disinheriting a priority and prvCopyDataToQueue() can be
             *  called here even though the disinherit function does not check if
             *  the scheduler is suspended before accessing the ready lists. */
            ( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80018b6:	683a      	ldr	r2, [r7, #0]
 80018b8:	68b9      	ldr	r1, [r7, #8]
 80018ba:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 80018bc:	f000 f91a 	bl	8001af4 <prvCopyDataToQueue>

            /* The event list is not altered if the queue is locked.  This will
             * be done when the queue is unlocked later. */
            if( cTxLock == queueUNLOCKED )
 80018c0:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 80018c4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80018c8:	d112      	bne.n	80018f0 <xQueueGenericSendFromISR+0x100>
                            }
                        }
                    }
                #else /* configUSE_QUEUE_SETS */
                    {
                        if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80018ca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80018cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80018ce:	2b00      	cmp	r3, #0
 80018d0:	d024      	beq.n	800191c <xQueueGenericSendFromISR+0x12c>
                        {
                            if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80018d2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80018d4:	3324      	adds	r3, #36	; 0x24
 80018d6:	4618      	mov	r0, r3
 80018d8:	f000 fe26 	bl	8002528 <xTaskRemoveFromEventList>
 80018dc:	4603      	mov	r3, r0
 80018de:	2b00      	cmp	r3, #0
 80018e0:	d01c      	beq.n	800191c <xQueueGenericSendFromISR+0x12c>
                            {
                                /* The task waiting has a higher priority so record that a
                                 * context switch is required. */
                                if( pxHigherPriorityTaskWoken != NULL )
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	2b00      	cmp	r3, #0
 80018e6:	d019      	beq.n	800191c <xQueueGenericSendFromISR+0x12c>
                                {
                                    *pxHigherPriorityTaskWoken = pdTRUE;
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	2201      	movs	r2, #1
 80018ec:	601a      	str	r2, [r3, #0]
 80018ee:	e015      	b.n	800191c <xQueueGenericSendFromISR+0x12c>
            }
            else
            {
                /* Increment the lock count so the task that unlocks the queue
                 * knows that data was posted while it was locked. */
                configASSERT( cTxLock != queueINT8_MAX );
 80018f0:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 80018f4:	2b7f      	cmp	r3, #127	; 0x7f
 80018f6:	d109      	bne.n	800190c <xQueueGenericSendFromISR+0x11c>
        __asm volatile
 80018f8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80018fc:	f383 8811 	msr	BASEPRI, r3
 8001900:	f3bf 8f6f 	isb	sy
 8001904:	f3bf 8f4f 	dsb	sy
 8001908:	617b      	str	r3, [r7, #20]
 800190a:	e7fe      	b.n	800190a <xQueueGenericSendFromISR+0x11a>

                pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800190c:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8001910:	3301      	adds	r3, #1
 8001912:	b2db      	uxtb	r3, r3
 8001914:	b25a      	sxtb	r2, r3
 8001916:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001918:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
            }

            xReturn = pdPASS;
 800191c:	2301      	movs	r3, #1
 800191e:	63fb      	str	r3, [r7, #60]	; 0x3c
        {
 8001920:	e001      	b.n	8001926 <xQueueGenericSendFromISR+0x136>
        }
        else
        {
            traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
            xReturn = errQUEUE_FULL;
 8001922:	2300      	movs	r3, #0
 8001924:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001926:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001928:	613b      	str	r3, [r7, #16]
        __asm volatile
 800192a:	693b      	ldr	r3, [r7, #16]
 800192c:	f383 8811 	msr	BASEPRI, r3
        }
    }
    portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

    return xReturn;
 8001930:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 8001932:	4618      	mov	r0, r3
 8001934:	3740      	adds	r7, #64	; 0x40
 8001936:	46bd      	mov	sp, r7
 8001938:	bd80      	pop	{r7, pc}
	...

0800193c <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue,
                          void * const pvBuffer,
                          TickType_t xTicksToWait )
{
 800193c:	b580      	push	{r7, lr}
 800193e:	b08c      	sub	sp, #48	; 0x30
 8001940:	af00      	add	r7, sp, #0
 8001942:	60f8      	str	r0, [r7, #12]
 8001944:	60b9      	str	r1, [r7, #8]
 8001946:	607a      	str	r2, [r7, #4]
    BaseType_t xEntryTimeSet = pdFALSE;
 8001948:	2300      	movs	r3, #0
 800194a:	62fb      	str	r3, [r7, #44]	; 0x2c
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 800194c:	68fb      	ldr	r3, [r7, #12]
 800194e:	62bb      	str	r3, [r7, #40]	; 0x28

    /* Check the pointer is not NULL. */
    configASSERT( ( pxQueue ) );
 8001950:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001952:	2b00      	cmp	r3, #0
 8001954:	d109      	bne.n	800196a <xQueueReceive+0x2e>
        __asm volatile
 8001956:	f04f 0350 	mov.w	r3, #80	; 0x50
 800195a:	f383 8811 	msr	BASEPRI, r3
 800195e:	f3bf 8f6f 	isb	sy
 8001962:	f3bf 8f4f 	dsb	sy
 8001966:	623b      	str	r3, [r7, #32]
 8001968:	e7fe      	b.n	8001968 <xQueueReceive+0x2c>

    /* The buffer into which data is received can only be NULL if the data size
     * is zero (so no data is copied into the buffer). */
    configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800196a:	68bb      	ldr	r3, [r7, #8]
 800196c:	2b00      	cmp	r3, #0
 800196e:	d103      	bne.n	8001978 <xQueueReceive+0x3c>
 8001970:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001972:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001974:	2b00      	cmp	r3, #0
 8001976:	d101      	bne.n	800197c <xQueueReceive+0x40>
 8001978:	2301      	movs	r3, #1
 800197a:	e000      	b.n	800197e <xQueueReceive+0x42>
 800197c:	2300      	movs	r3, #0
 800197e:	2b00      	cmp	r3, #0
 8001980:	d109      	bne.n	8001996 <xQueueReceive+0x5a>
 8001982:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001986:	f383 8811 	msr	BASEPRI, r3
 800198a:	f3bf 8f6f 	isb	sy
 800198e:	f3bf 8f4f 	dsb	sy
 8001992:	61fb      	str	r3, [r7, #28]
 8001994:	e7fe      	b.n	8001994 <xQueueReceive+0x58>

    /* Cannot block if the scheduler is suspended. */
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
        {
            configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8001996:	f000 ff5f 	bl	8002858 <xTaskGetSchedulerState>
 800199a:	4603      	mov	r3, r0
 800199c:	2b00      	cmp	r3, #0
 800199e:	d102      	bne.n	80019a6 <xQueueReceive+0x6a>
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	2b00      	cmp	r3, #0
 80019a4:	d101      	bne.n	80019aa <xQueueReceive+0x6e>
 80019a6:	2301      	movs	r3, #1
 80019a8:	e000      	b.n	80019ac <xQueueReceive+0x70>
 80019aa:	2300      	movs	r3, #0
 80019ac:	2b00      	cmp	r3, #0
 80019ae:	d109      	bne.n	80019c4 <xQueueReceive+0x88>
 80019b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80019b4:	f383 8811 	msr	BASEPRI, r3
 80019b8:	f3bf 8f6f 	isb	sy
 80019bc:	f3bf 8f4f 	dsb	sy
 80019c0:	61bb      	str	r3, [r7, #24]
 80019c2:	e7fe      	b.n	80019c2 <xQueueReceive+0x86>
    /*lint -save -e904  This function relaxes the coding standard somewhat to
     * allow return statements within the function itself.  This is done in the
     * interest of execution time efficiency. */
    for( ; ; )
    {
        taskENTER_CRITICAL();
 80019c4:	f7ff fa1c 	bl	8000e00 <vPortEnterCritical>
        {
            const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80019c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80019ca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80019cc:	627b      	str	r3, [r7, #36]	; 0x24

            /* Is there data in the queue now?  To be running the calling task
             * must be the highest priority task wanting to access the queue. */
            if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80019ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80019d0:	2b00      	cmp	r3, #0
 80019d2:	d01f      	beq.n	8001a14 <xQueueReceive+0xd8>
            {
                /* Data available, remove one item. */
                prvCopyDataFromQueue( pxQueue, pvBuffer );
 80019d4:	68b9      	ldr	r1, [r7, #8]
 80019d6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80019d8:	f000 f8f6 	bl	8001bc8 <prvCopyDataFromQueue>
                traceQUEUE_RECEIVE( pxQueue );
                pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80019dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80019de:	1e5a      	subs	r2, r3, #1
 80019e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80019e2:	639a      	str	r2, [r3, #56]	; 0x38

                /* There is now space in the queue, were any tasks waiting to
                 * post to the queue?  If so, unblock the highest priority waiting
                 * task. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80019e4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80019e6:	691b      	ldr	r3, [r3, #16]
 80019e8:	2b00      	cmp	r3, #0
 80019ea:	d00f      	beq.n	8001a0c <xQueueReceive+0xd0>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80019ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80019ee:	3310      	adds	r3, #16
 80019f0:	4618      	mov	r0, r3
 80019f2:	f000 fd99 	bl	8002528 <xTaskRemoveFromEventList>
 80019f6:	4603      	mov	r3, r0
 80019f8:	2b00      	cmp	r3, #0
 80019fa:	d007      	beq.n	8001a0c <xQueueReceive+0xd0>
                    {
                        queueYIELD_IF_USING_PREEMPTION();
 80019fc:	4b3c      	ldr	r3, [pc, #240]	; (8001af0 <xQueueReceive+0x1b4>)
 80019fe:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001a02:	601a      	str	r2, [r3, #0]
 8001a04:	f3bf 8f4f 	dsb	sy
 8001a08:	f3bf 8f6f 	isb	sy
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                taskEXIT_CRITICAL();
 8001a0c:	f7ff fa26 	bl	8000e5c <vPortExitCritical>
                return pdPASS;
 8001a10:	2301      	movs	r3, #1
 8001a12:	e069      	b.n	8001ae8 <xQueueReceive+0x1ac>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	2b00      	cmp	r3, #0
 8001a18:	d103      	bne.n	8001a22 <xQueueReceive+0xe6>
                {
                    /* The queue was empty and no block time is specified (or
                     * the block time has expired) so leave now. */
                    taskEXIT_CRITICAL();
 8001a1a:	f7ff fa1f 	bl	8000e5c <vPortExitCritical>
                    traceQUEUE_RECEIVE_FAILED( pxQueue );
                    return errQUEUE_EMPTY;
 8001a1e:	2300      	movs	r3, #0
 8001a20:	e062      	b.n	8001ae8 <xQueueReceive+0x1ac>
                }
                else if( xEntryTimeSet == pdFALSE )
 8001a22:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001a24:	2b00      	cmp	r3, #0
 8001a26:	d106      	bne.n	8001a36 <xQueueReceive+0xfa>
                {
                    /* The queue was empty and a block time was specified so
                     * configure the timeout structure. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 8001a28:	f107 0310 	add.w	r3, r7, #16
 8001a2c:	4618      	mov	r0, r3
 8001a2e:	f000 fddd 	bl	80025ec <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 8001a32:	2301      	movs	r3, #1
 8001a34:	62fb      	str	r3, [r7, #44]	; 0x2c
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 8001a36:	f7ff fa11 	bl	8000e5c <vPortExitCritical>

        /* Interrupts and other tasks can send to and receive from the queue
         * now the critical section has been exited. */

        vTaskSuspendAll();
 8001a3a:	f000 fb5b 	bl	80020f4 <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 8001a3e:	f7ff f9df 	bl	8000e00 <vPortEnterCritical>
 8001a42:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001a44:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8001a48:	b25b      	sxtb	r3, r3
 8001a4a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001a4e:	d103      	bne.n	8001a58 <xQueueReceive+0x11c>
 8001a50:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001a52:	2200      	movs	r2, #0
 8001a54:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8001a58:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001a5a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8001a5e:	b25b      	sxtb	r3, r3
 8001a60:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001a64:	d103      	bne.n	8001a6e <xQueueReceive+0x132>
 8001a66:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001a68:	2200      	movs	r2, #0
 8001a6a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8001a6e:	f7ff f9f5 	bl	8000e5c <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8001a72:	1d3a      	adds	r2, r7, #4
 8001a74:	f107 0310 	add.w	r3, r7, #16
 8001a78:	4611      	mov	r1, r2
 8001a7a:	4618      	mov	r0, r3
 8001a7c:	f000 fdcc 	bl	8002618 <xTaskCheckForTimeOut>
 8001a80:	4603      	mov	r3, r0
 8001a82:	2b00      	cmp	r3, #0
 8001a84:	d123      	bne.n	8001ace <xQueueReceive+0x192>
        {
            /* The timeout has not expired.  If the queue is still empty place
             * the task on the list of tasks waiting to receive from the queue. */
            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8001a86:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8001a88:	f000 f916 	bl	8001cb8 <prvIsQueueEmpty>
 8001a8c:	4603      	mov	r3, r0
 8001a8e:	2b00      	cmp	r3, #0
 8001a90:	d017      	beq.n	8001ac2 <xQueueReceive+0x186>
            {
                traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8001a92:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001a94:	3324      	adds	r3, #36	; 0x24
 8001a96:	687a      	ldr	r2, [r7, #4]
 8001a98:	4611      	mov	r1, r2
 8001a9a:	4618      	mov	r0, r3
 8001a9c:	f000 fcf6 	bl	800248c <vTaskPlaceOnEventList>
                prvUnlockQueue( pxQueue );
 8001aa0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8001aa2:	f000 f8b7 	bl	8001c14 <prvUnlockQueue>

                if( xTaskResumeAll() == pdFALSE )
 8001aa6:	f000 fb33 	bl	8002110 <xTaskResumeAll>
 8001aaa:	4603      	mov	r3, r0
 8001aac:	2b00      	cmp	r3, #0
 8001aae:	d189      	bne.n	80019c4 <xQueueReceive+0x88>
                {
                    portYIELD_WITHIN_API();
 8001ab0:	4b0f      	ldr	r3, [pc, #60]	; (8001af0 <xQueueReceive+0x1b4>)
 8001ab2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001ab6:	601a      	str	r2, [r3, #0]
 8001ab8:	f3bf 8f4f 	dsb	sy
 8001abc:	f3bf 8f6f 	isb	sy
 8001ac0:	e780      	b.n	80019c4 <xQueueReceive+0x88>
            }
            else
            {
                /* The queue contains data again.  Loop back to try and read the
                 * data. */
                prvUnlockQueue( pxQueue );
 8001ac2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8001ac4:	f000 f8a6 	bl	8001c14 <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 8001ac8:	f000 fb22 	bl	8002110 <xTaskResumeAll>
 8001acc:	e77a      	b.n	80019c4 <xQueueReceive+0x88>
        }
        else
        {
            /* Timed out.  If there is no data in the queue exit, otherwise loop
             * back and attempt to read the data. */
            prvUnlockQueue( pxQueue );
 8001ace:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8001ad0:	f000 f8a0 	bl	8001c14 <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 8001ad4:	f000 fb1c 	bl	8002110 <xTaskResumeAll>

            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8001ad8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8001ada:	f000 f8ed 	bl	8001cb8 <prvIsQueueEmpty>
 8001ade:	4603      	mov	r3, r0
 8001ae0:	2b00      	cmp	r3, #0
 8001ae2:	f43f af6f 	beq.w	80019c4 <xQueueReceive+0x88>
            {
                traceQUEUE_RECEIVE_FAILED( pxQueue );
                return errQUEUE_EMPTY;
 8001ae6:	2300      	movs	r3, #0
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
    } /*lint -restore */
}
 8001ae8:	4618      	mov	r0, r3
 8001aea:	3730      	adds	r7, #48	; 0x30
 8001aec:	46bd      	mov	sp, r7
 8001aee:	bd80      	pop	{r7, pc}
 8001af0:	e000ed04 	.word	0xe000ed04

08001af4 <prvCopyDataToQueue>:
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue,
                                      const void * pvItemToQueue,
                                      const BaseType_t xPosition )
{
 8001af4:	b580      	push	{r7, lr}
 8001af6:	b086      	sub	sp, #24
 8001af8:	af00      	add	r7, sp, #0
 8001afa:	60f8      	str	r0, [r7, #12]
 8001afc:	60b9      	str	r1, [r7, #8]
 8001afe:	607a      	str	r2, [r7, #4]
    BaseType_t xReturn = pdFALSE;
 8001b00:	2300      	movs	r3, #0
 8001b02:	617b      	str	r3, [r7, #20]
    UBaseType_t uxMessagesWaiting;

    /* This function is called from a critical section. */

    uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8001b04:	68fb      	ldr	r3, [r7, #12]
 8001b06:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001b08:	613b      	str	r3, [r7, #16]

    if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8001b0a:	68fb      	ldr	r3, [r7, #12]
 8001b0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b0e:	2b00      	cmp	r3, #0
 8001b10:	d10d      	bne.n	8001b2e <prvCopyDataToQueue+0x3a>
    {
        #if ( configUSE_MUTEXES == 1 )
            {
                if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8001b12:	68fb      	ldr	r3, [r7, #12]
 8001b14:	681b      	ldr	r3, [r3, #0]
 8001b16:	2b00      	cmp	r3, #0
 8001b18:	d14d      	bne.n	8001bb6 <prvCopyDataToQueue+0xc2>
                {
                    /* The mutex is no longer being held. */
                    xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8001b1a:	68fb      	ldr	r3, [r7, #12]
 8001b1c:	689b      	ldr	r3, [r3, #8]
 8001b1e:	4618      	mov	r0, r3
 8001b20:	f000 feb8 	bl	8002894 <xTaskPriorityDisinherit>
 8001b24:	6178      	str	r0, [r7, #20]
                    pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8001b26:	68fb      	ldr	r3, [r7, #12]
 8001b28:	2200      	movs	r2, #0
 8001b2a:	609a      	str	r2, [r3, #8]
 8001b2c:	e043      	b.n	8001bb6 <prvCopyDataToQueue+0xc2>
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        #endif /* configUSE_MUTEXES */
    }
    else if( xPosition == queueSEND_TO_BACK )
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	2b00      	cmp	r3, #0
 8001b32:	d119      	bne.n	8001b68 <prvCopyDataToQueue+0x74>
    {
        ( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8001b34:	68fb      	ldr	r3, [r7, #12]
 8001b36:	6858      	ldr	r0, [r3, #4]
 8001b38:	68fb      	ldr	r3, [r7, #12]
 8001b3a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b3c:	461a      	mov	r2, r3
 8001b3e:	68b9      	ldr	r1, [r7, #8]
 8001b40:	f001 fdda 	bl	80036f8 <memcpy>
        pxQueue->pcWriteTo += pxQueue->uxItemSize;                                                       /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8001b44:	68fb      	ldr	r3, [r7, #12]
 8001b46:	685a      	ldr	r2, [r3, #4]
 8001b48:	68fb      	ldr	r3, [r7, #12]
 8001b4a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b4c:	441a      	add	r2, r3
 8001b4e:	68fb      	ldr	r3, [r7, #12]
 8001b50:	605a      	str	r2, [r3, #4]

        if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail )                                             /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8001b52:	68fb      	ldr	r3, [r7, #12]
 8001b54:	685a      	ldr	r2, [r3, #4]
 8001b56:	68fb      	ldr	r3, [r7, #12]
 8001b58:	689b      	ldr	r3, [r3, #8]
 8001b5a:	429a      	cmp	r2, r3
 8001b5c:	d32b      	bcc.n	8001bb6 <prvCopyDataToQueue+0xc2>
        {
            pxQueue->pcWriteTo = pxQueue->pcHead;
 8001b5e:	68fb      	ldr	r3, [r7, #12]
 8001b60:	681a      	ldr	r2, [r3, #0]
 8001b62:	68fb      	ldr	r3, [r7, #12]
 8001b64:	605a      	str	r2, [r3, #4]
 8001b66:	e026      	b.n	8001bb6 <prvCopyDataToQueue+0xc2>
            mtCOVERAGE_TEST_MARKER();
        }
    }
    else
    {
        ( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8001b68:	68fb      	ldr	r3, [r7, #12]
 8001b6a:	68d8      	ldr	r0, [r3, #12]
 8001b6c:	68fb      	ldr	r3, [r7, #12]
 8001b6e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b70:	461a      	mov	r2, r3
 8001b72:	68b9      	ldr	r1, [r7, #8]
 8001b74:	f001 fdc0 	bl	80036f8 <memcpy>
        pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8001b78:	68fb      	ldr	r3, [r7, #12]
 8001b7a:	68da      	ldr	r2, [r3, #12]
 8001b7c:	68fb      	ldr	r3, [r7, #12]
 8001b7e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b80:	425b      	negs	r3, r3
 8001b82:	441a      	add	r2, r3
 8001b84:	68fb      	ldr	r3, [r7, #12]
 8001b86:	60da      	str	r2, [r3, #12]

        if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8001b88:	68fb      	ldr	r3, [r7, #12]
 8001b8a:	68da      	ldr	r2, [r3, #12]
 8001b8c:	68fb      	ldr	r3, [r7, #12]
 8001b8e:	681b      	ldr	r3, [r3, #0]
 8001b90:	429a      	cmp	r2, r3
 8001b92:	d207      	bcs.n	8001ba4 <prvCopyDataToQueue+0xb0>
        {
            pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8001b94:	68fb      	ldr	r3, [r7, #12]
 8001b96:	689a      	ldr	r2, [r3, #8]
 8001b98:	68fb      	ldr	r3, [r7, #12]
 8001b9a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b9c:	425b      	negs	r3, r3
 8001b9e:	441a      	add	r2, r3
 8001ba0:	68fb      	ldr	r3, [r7, #12]
 8001ba2:	60da      	str	r2, [r3, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        if( xPosition == queueOVERWRITE )
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	2b02      	cmp	r3, #2
 8001ba8:	d105      	bne.n	8001bb6 <prvCopyDataToQueue+0xc2>
        {
            if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8001baa:	693b      	ldr	r3, [r7, #16]
 8001bac:	2b00      	cmp	r3, #0
 8001bae:	d002      	beq.n	8001bb6 <prvCopyDataToQueue+0xc2>
            {
                /* An item is not being added but overwritten, so subtract
                 * one from the recorded number of items in the queue so when
                 * one is added again below the number of recorded items remains
                 * correct. */
                --uxMessagesWaiting;
 8001bb0:	693b      	ldr	r3, [r7, #16]
 8001bb2:	3b01      	subs	r3, #1
 8001bb4:	613b      	str	r3, [r7, #16]
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }

    pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8001bb6:	693b      	ldr	r3, [r7, #16]
 8001bb8:	1c5a      	adds	r2, r3, #1
 8001bba:	68fb      	ldr	r3, [r7, #12]
 8001bbc:	639a      	str	r2, [r3, #56]	; 0x38

    return xReturn;
 8001bbe:	697b      	ldr	r3, [r7, #20]
}
 8001bc0:	4618      	mov	r0, r3
 8001bc2:	3718      	adds	r7, #24
 8001bc4:	46bd      	mov	sp, r7
 8001bc6:	bd80      	pop	{r7, pc}

08001bc8 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue,
                                  void * const pvBuffer )
{
 8001bc8:	b580      	push	{r7, lr}
 8001bca:	b082      	sub	sp, #8
 8001bcc:	af00      	add	r7, sp, #0
 8001bce:	6078      	str	r0, [r7, #4]
 8001bd0:	6039      	str	r1, [r7, #0]
    if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001bd6:	2b00      	cmp	r3, #0
 8001bd8:	d018      	beq.n	8001c0c <prvCopyDataFromQueue+0x44>
    {
        pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize;           /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	68da      	ldr	r2, [r3, #12]
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001be2:	441a      	add	r2, r3
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	60da      	str	r2, [r3, #12]

        if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	68da      	ldr	r2, [r3, #12]
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	689b      	ldr	r3, [r3, #8]
 8001bf0:	429a      	cmp	r2, r3
 8001bf2:	d303      	bcc.n	8001bfc <prvCopyDataFromQueue+0x34>
        {
            pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	681a      	ldr	r2, [r3, #0]
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	60da      	str	r2, [r3, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        ( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	68d9      	ldr	r1, [r3, #12]
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c04:	461a      	mov	r2, r3
 8001c06:	6838      	ldr	r0, [r7, #0]
 8001c08:	f001 fd76 	bl	80036f8 <memcpy>
    }
}
 8001c0c:	bf00      	nop
 8001c0e:	3708      	adds	r7, #8
 8001c10:	46bd      	mov	sp, r7
 8001c12:	bd80      	pop	{r7, pc}

08001c14 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8001c14:	b580      	push	{r7, lr}
 8001c16:	b084      	sub	sp, #16
 8001c18:	af00      	add	r7, sp, #0
 8001c1a:	6078      	str	r0, [r7, #4]

    /* The lock counts contains the number of extra data items placed or
     * removed from the queue while the queue was locked.  When a queue is
     * locked items can be added or removed, but the event lists cannot be
     * updated. */
    taskENTER_CRITICAL();
 8001c1c:	f7ff f8f0 	bl	8000e00 <vPortEnterCritical>
    {
        int8_t cTxLock = pxQueue->cTxLock;
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8001c26:	73fb      	strb	r3, [r7, #15]

        /* See if data was added to the queue while it was locked. */
        while( cTxLock > queueLOCKED_UNMODIFIED )
 8001c28:	e011      	b.n	8001c4e <prvUnlockQueue+0x3a>
                }
            #else /* configUSE_QUEUE_SETS */
                {
                    /* Tasks that are removed from the event list will get added to
                     * the pending ready list as the scheduler is still suspended. */
                    if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c2e:	2b00      	cmp	r3, #0
 8001c30:	d012      	beq.n	8001c58 <prvUnlockQueue+0x44>
                    {
                        if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	3324      	adds	r3, #36	; 0x24
 8001c36:	4618      	mov	r0, r3
 8001c38:	f000 fc76 	bl	8002528 <xTaskRemoveFromEventList>
 8001c3c:	4603      	mov	r3, r0
 8001c3e:	2b00      	cmp	r3, #0
 8001c40:	d001      	beq.n	8001c46 <prvUnlockQueue+0x32>
                        {
                            /* The task waiting has a higher priority so record that
                             * a context switch is required. */
                            vTaskMissedYield();
 8001c42:	f000 fd4d 	bl	80026e0 <vTaskMissedYield>
                        break;
                    }
                }
            #endif /* configUSE_QUEUE_SETS */

            --cTxLock;
 8001c46:	7bfb      	ldrb	r3, [r7, #15]
 8001c48:	3b01      	subs	r3, #1
 8001c4a:	b2db      	uxtb	r3, r3
 8001c4c:	73fb      	strb	r3, [r7, #15]
        while( cTxLock > queueLOCKED_UNMODIFIED )
 8001c4e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001c52:	2b00      	cmp	r3, #0
 8001c54:	dce9      	bgt.n	8001c2a <prvUnlockQueue+0x16>
 8001c56:	e000      	b.n	8001c5a <prvUnlockQueue+0x46>
                        break;
 8001c58:	bf00      	nop
        }

        pxQueue->cTxLock = queueUNLOCKED;
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	22ff      	movs	r2, #255	; 0xff
 8001c5e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    }
    taskEXIT_CRITICAL();
 8001c62:	f7ff f8fb 	bl	8000e5c <vPortExitCritical>

    /* Do the same for the Rx lock. */
    taskENTER_CRITICAL();
 8001c66:	f7ff f8cb 	bl	8000e00 <vPortEnterCritical>
    {
        int8_t cRxLock = pxQueue->cRxLock;
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8001c70:	73bb      	strb	r3, [r7, #14]

        while( cRxLock > queueLOCKED_UNMODIFIED )
 8001c72:	e011      	b.n	8001c98 <prvUnlockQueue+0x84>
        {
            if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	691b      	ldr	r3, [r3, #16]
 8001c78:	2b00      	cmp	r3, #0
 8001c7a:	d012      	beq.n	8001ca2 <prvUnlockQueue+0x8e>
            {
                if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	3310      	adds	r3, #16
 8001c80:	4618      	mov	r0, r3
 8001c82:	f000 fc51 	bl	8002528 <xTaskRemoveFromEventList>
 8001c86:	4603      	mov	r3, r0
 8001c88:	2b00      	cmp	r3, #0
 8001c8a:	d001      	beq.n	8001c90 <prvUnlockQueue+0x7c>
                {
                    vTaskMissedYield();
 8001c8c:	f000 fd28 	bl	80026e0 <vTaskMissedYield>
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                --cRxLock;
 8001c90:	7bbb      	ldrb	r3, [r7, #14]
 8001c92:	3b01      	subs	r3, #1
 8001c94:	b2db      	uxtb	r3, r3
 8001c96:	73bb      	strb	r3, [r7, #14]
        while( cRxLock > queueLOCKED_UNMODIFIED )
 8001c98:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8001c9c:	2b00      	cmp	r3, #0
 8001c9e:	dce9      	bgt.n	8001c74 <prvUnlockQueue+0x60>
 8001ca0:	e000      	b.n	8001ca4 <prvUnlockQueue+0x90>
            }
            else
            {
                break;
 8001ca2:	bf00      	nop
            }
        }

        pxQueue->cRxLock = queueUNLOCKED;
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	22ff      	movs	r2, #255	; 0xff
 8001ca8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    }
    taskEXIT_CRITICAL();
 8001cac:	f7ff f8d6 	bl	8000e5c <vPortExitCritical>
}
 8001cb0:	bf00      	nop
 8001cb2:	3710      	adds	r7, #16
 8001cb4:	46bd      	mov	sp, r7
 8001cb6:	bd80      	pop	{r7, pc}

08001cb8 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t * pxQueue )
{
 8001cb8:	b580      	push	{r7, lr}
 8001cba:	b084      	sub	sp, #16
 8001cbc:	af00      	add	r7, sp, #0
 8001cbe:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;

    taskENTER_CRITICAL();
 8001cc0:	f7ff f89e 	bl	8000e00 <vPortEnterCritical>
    {
        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0 )
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001cc8:	2b00      	cmp	r3, #0
 8001cca:	d102      	bne.n	8001cd2 <prvIsQueueEmpty+0x1a>
        {
            xReturn = pdTRUE;
 8001ccc:	2301      	movs	r3, #1
 8001cce:	60fb      	str	r3, [r7, #12]
 8001cd0:	e001      	b.n	8001cd6 <prvIsQueueEmpty+0x1e>
        }
        else
        {
            xReturn = pdFALSE;
 8001cd2:	2300      	movs	r3, #0
 8001cd4:	60fb      	str	r3, [r7, #12]
        }
    }
    taskEXIT_CRITICAL();
 8001cd6:	f7ff f8c1 	bl	8000e5c <vPortExitCritical>

    return xReturn;
 8001cda:	68fb      	ldr	r3, [r7, #12]
}
 8001cdc:	4618      	mov	r0, r3
 8001cde:	3710      	adds	r7, #16
 8001ce0:	46bd      	mov	sp, r7
 8001ce2:	bd80      	pop	{r7, pc}

08001ce4 <prvIsQueueFull>:
    return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t * pxQueue )
{
 8001ce4:	b580      	push	{r7, lr}
 8001ce6:	b084      	sub	sp, #16
 8001ce8:	af00      	add	r7, sp, #0
 8001cea:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;

    taskENTER_CRITICAL();
 8001cec:	f7ff f888 	bl	8000e00 <vPortEnterCritical>
    {
        if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001cf8:	429a      	cmp	r2, r3
 8001cfa:	d102      	bne.n	8001d02 <prvIsQueueFull+0x1e>
        {
            xReturn = pdTRUE;
 8001cfc:	2301      	movs	r3, #1
 8001cfe:	60fb      	str	r3, [r7, #12]
 8001d00:	e001      	b.n	8001d06 <prvIsQueueFull+0x22>
        }
        else
        {
            xReturn = pdFALSE;
 8001d02:	2300      	movs	r3, #0
 8001d04:	60fb      	str	r3, [r7, #12]
        }
    }
    taskEXIT_CRITICAL();
 8001d06:	f7ff f8a9 	bl	8000e5c <vPortExitCritical>

    return xReturn;
 8001d0a:	68fb      	ldr	r3, [r7, #12]
}
 8001d0c:	4618      	mov	r0, r3
 8001d0e:	3710      	adds	r7, #16
 8001d10:	46bd      	mov	sp, r7
 8001d12:	bd80      	pop	{r7, pc}

08001d14 <vQueueAddToRegistry>:

#if ( configQUEUE_REGISTRY_SIZE > 0 )

    void vQueueAddToRegistry( QueueHandle_t xQueue,
                              const char * pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
    {
 8001d14:	b480      	push	{r7}
 8001d16:	b085      	sub	sp, #20
 8001d18:	af00      	add	r7, sp, #0
 8001d1a:	6078      	str	r0, [r7, #4]
 8001d1c:	6039      	str	r1, [r7, #0]
        UBaseType_t ux;

        /* See if there is an empty space in the registry.  A NULL name denotes
         * a free slot. */
        for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8001d1e:	2300      	movs	r3, #0
 8001d20:	60fb      	str	r3, [r7, #12]
 8001d22:	e014      	b.n	8001d4e <vQueueAddToRegistry+0x3a>
        {
            if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8001d24:	4a0e      	ldr	r2, [pc, #56]	; (8001d60 <vQueueAddToRegistry+0x4c>)
 8001d26:	68fb      	ldr	r3, [r7, #12]
 8001d28:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8001d2c:	2b00      	cmp	r3, #0
 8001d2e:	d10b      	bne.n	8001d48 <vQueueAddToRegistry+0x34>
            {
                /* Store the information on this queue. */
                xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8001d30:	490b      	ldr	r1, [pc, #44]	; (8001d60 <vQueueAddToRegistry+0x4c>)
 8001d32:	68fb      	ldr	r3, [r7, #12]
 8001d34:	683a      	ldr	r2, [r7, #0]
 8001d36:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
                xQueueRegistry[ ux ].xHandle = xQueue;
 8001d3a:	4a09      	ldr	r2, [pc, #36]	; (8001d60 <vQueueAddToRegistry+0x4c>)
 8001d3c:	68fb      	ldr	r3, [r7, #12]
 8001d3e:	00db      	lsls	r3, r3, #3
 8001d40:	4413      	add	r3, r2
 8001d42:	687a      	ldr	r2, [r7, #4]
 8001d44:	605a      	str	r2, [r3, #4]

                traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
                break;
 8001d46:	e005      	b.n	8001d54 <vQueueAddToRegistry+0x40>
        for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8001d48:	68fb      	ldr	r3, [r7, #12]
 8001d4a:	3301      	adds	r3, #1
 8001d4c:	60fb      	str	r3, [r7, #12]
 8001d4e:	68fb      	ldr	r3, [r7, #12]
 8001d50:	2b07      	cmp	r3, #7
 8001d52:	d9e7      	bls.n	8001d24 <vQueueAddToRegistry+0x10>
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
    }
 8001d54:	bf00      	nop
 8001d56:	3714      	adds	r7, #20
 8001d58:	46bd      	mov	sp, r7
 8001d5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d5e:	4770      	bx	lr
 8001d60:	20012dcc 	.word	0x20012dcc

08001d64 <vQueueWaitForMessageRestricted>:
#if ( configUSE_TIMERS == 1 )

    void vQueueWaitForMessageRestricted( QueueHandle_t xQueue,
                                         TickType_t xTicksToWait,
                                         const BaseType_t xWaitIndefinitely )
    {
 8001d64:	b580      	push	{r7, lr}
 8001d66:	b086      	sub	sp, #24
 8001d68:	af00      	add	r7, sp, #0
 8001d6a:	60f8      	str	r0, [r7, #12]
 8001d6c:	60b9      	str	r1, [r7, #8]
 8001d6e:	607a      	str	r2, [r7, #4]
        Queue_t * const pxQueue = xQueue;
 8001d70:	68fb      	ldr	r3, [r7, #12]
 8001d72:	617b      	str	r3, [r7, #20]
         *  will not actually cause the task to block, just place it on a blocked
         *  list.  It will not block until the scheduler is unlocked - at which
         *  time a yield will be performed.  If an item is added to the queue while
         *  the queue is locked, and the calling task blocks on the queue, then the
         *  calling task will be immediately unblocked when the queue is unlocked. */
        prvLockQueue( pxQueue );
 8001d74:	f7ff f844 	bl	8000e00 <vPortEnterCritical>
 8001d78:	697b      	ldr	r3, [r7, #20]
 8001d7a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8001d7e:	b25b      	sxtb	r3, r3
 8001d80:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001d84:	d103      	bne.n	8001d8e <vQueueWaitForMessageRestricted+0x2a>
 8001d86:	697b      	ldr	r3, [r7, #20]
 8001d88:	2200      	movs	r2, #0
 8001d8a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8001d8e:	697b      	ldr	r3, [r7, #20]
 8001d90:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8001d94:	b25b      	sxtb	r3, r3
 8001d96:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001d9a:	d103      	bne.n	8001da4 <vQueueWaitForMessageRestricted+0x40>
 8001d9c:	697b      	ldr	r3, [r7, #20]
 8001d9e:	2200      	movs	r2, #0
 8001da0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8001da4:	f7ff f85a 	bl	8000e5c <vPortExitCritical>

        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8001da8:	697b      	ldr	r3, [r7, #20]
 8001daa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001dac:	2b00      	cmp	r3, #0
 8001dae:	d106      	bne.n	8001dbe <vQueueWaitForMessageRestricted+0x5a>
        {
            /* There is nothing in the queue, block for the specified period. */
            vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8001db0:	697b      	ldr	r3, [r7, #20]
 8001db2:	3324      	adds	r3, #36	; 0x24
 8001db4:	687a      	ldr	r2, [r7, #4]
 8001db6:	68b9      	ldr	r1, [r7, #8]
 8001db8:	4618      	mov	r0, r3
 8001dba:	f000 fb8b 	bl	80024d4 <vTaskPlaceOnEventListRestricted>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        prvUnlockQueue( pxQueue );
 8001dbe:	6978      	ldr	r0, [r7, #20]
 8001dc0:	f7ff ff28 	bl	8001c14 <prvUnlockQueue>
    }
 8001dc4:	bf00      	nop
 8001dc6:	3718      	adds	r7, #24
 8001dc8:	46bd      	mov	sp, r7
 8001dca:	bd80      	pop	{r7, pc}

08001dcc <xTaskCreate>:
                            const char * const pcName, /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
                            const configSTACK_DEPTH_TYPE usStackDepth,
                            void * const pvParameters,
                            UBaseType_t uxPriority,
                            TaskHandle_t * const pxCreatedTask )
    {
 8001dcc:	b580      	push	{r7, lr}
 8001dce:	b08c      	sub	sp, #48	; 0x30
 8001dd0:	af04      	add	r7, sp, #16
 8001dd2:	60f8      	str	r0, [r7, #12]
 8001dd4:	60b9      	str	r1, [r7, #8]
 8001dd6:	603b      	str	r3, [r7, #0]
 8001dd8:	4613      	mov	r3, r2
 8001dda:	80fb      	strh	r3, [r7, #6]
        #else /* portSTACK_GROWTH */
            {
                StackType_t * pxStack;

                /* Allocate space for the stack used by the task being created. */
                pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8001ddc:	88fb      	ldrh	r3, [r7, #6]
 8001dde:	009b      	lsls	r3, r3, #2
 8001de0:	4618      	mov	r0, r3
 8001de2:	f7ff f927 	bl	8001034 <pvPortMalloc>
 8001de6:	6178      	str	r0, [r7, #20]

                if( pxStack != NULL )
 8001de8:	697b      	ldr	r3, [r7, #20]
 8001dea:	2b00      	cmp	r3, #0
 8001dec:	d00e      	beq.n	8001e0c <xTaskCreate+0x40>
                {
                    /* Allocate space for the TCB. */
                    pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8001dee:	2058      	movs	r0, #88	; 0x58
 8001df0:	f7ff f920 	bl	8001034 <pvPortMalloc>
 8001df4:	61f8      	str	r0, [r7, #28]

                    if( pxNewTCB != NULL )
 8001df6:	69fb      	ldr	r3, [r7, #28]
 8001df8:	2b00      	cmp	r3, #0
 8001dfa:	d003      	beq.n	8001e04 <xTaskCreate+0x38>
                    {
                        /* Store the stack location in the TCB. */
                        pxNewTCB->pxStack = pxStack;
 8001dfc:	69fb      	ldr	r3, [r7, #28]
 8001dfe:	697a      	ldr	r2, [r7, #20]
 8001e00:	631a      	str	r2, [r3, #48]	; 0x30
 8001e02:	e005      	b.n	8001e10 <xTaskCreate+0x44>
                    }
                    else
                    {
                        /* The stack cannot be used as the TCB was not created.  Free
                         * it again. */
                        vPortFree( pxStack );
 8001e04:	6978      	ldr	r0, [r7, #20]
 8001e06:	f7ff f9f3 	bl	80011f0 <vPortFree>
 8001e0a:	e001      	b.n	8001e10 <xTaskCreate+0x44>
                    }
                }
                else
                {
                    pxNewTCB = NULL;
 8001e0c:	2300      	movs	r3, #0
 8001e0e:	61fb      	str	r3, [r7, #28]
                }
            }
        #endif /* portSTACK_GROWTH */

        if( pxNewTCB != NULL )
 8001e10:	69fb      	ldr	r3, [r7, #28]
 8001e12:	2b00      	cmp	r3, #0
 8001e14:	d013      	beq.n	8001e3e <xTaskCreate+0x72>
                     * task was created dynamically in case it is later deleted. */
                    pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
                }
            #endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

            prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8001e16:	88fa      	ldrh	r2, [r7, #6]
 8001e18:	2300      	movs	r3, #0
 8001e1a:	9303      	str	r3, [sp, #12]
 8001e1c:	69fb      	ldr	r3, [r7, #28]
 8001e1e:	9302      	str	r3, [sp, #8]
 8001e20:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001e22:	9301      	str	r3, [sp, #4]
 8001e24:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001e26:	9300      	str	r3, [sp, #0]
 8001e28:	683b      	ldr	r3, [r7, #0]
 8001e2a:	68b9      	ldr	r1, [r7, #8]
 8001e2c:	68f8      	ldr	r0, [r7, #12]
 8001e2e:	f000 f80e 	bl	8001e4e <prvInitialiseNewTask>
            prvAddNewTaskToReadyList( pxNewTCB );
 8001e32:	69f8      	ldr	r0, [r7, #28]
 8001e34:	f000 f8a0 	bl	8001f78 <prvAddNewTaskToReadyList>
            xReturn = pdPASS;
 8001e38:	2301      	movs	r3, #1
 8001e3a:	61bb      	str	r3, [r7, #24]
 8001e3c:	e002      	b.n	8001e44 <xTaskCreate+0x78>
        }
        else
        {
            xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8001e3e:	f04f 33ff 	mov.w	r3, #4294967295
 8001e42:	61bb      	str	r3, [r7, #24]
        }

        return xReturn;
 8001e44:	69bb      	ldr	r3, [r7, #24]
    }
 8001e46:	4618      	mov	r0, r3
 8001e48:	3720      	adds	r7, #32
 8001e4a:	46bd      	mov	sp, r7
 8001e4c:	bd80      	pop	{r7, pc}

08001e4e <prvInitialiseNewTask>:
                                  void * const pvParameters,
                                  UBaseType_t uxPriority,
                                  TaskHandle_t * const pxCreatedTask,
                                  TCB_t * pxNewTCB,
                                  const MemoryRegion_t * const xRegions )
{
 8001e4e:	b580      	push	{r7, lr}
 8001e50:	b088      	sub	sp, #32
 8001e52:	af00      	add	r7, sp, #0
 8001e54:	60f8      	str	r0, [r7, #12]
 8001e56:	60b9      	str	r1, [r7, #8]
 8001e58:	607a      	str	r2, [r7, #4]
 8001e5a:	603b      	str	r3, [r7, #0]

    /* Avoid dependency on memset() if it is not required. */
    #if ( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
        {
            /* Fill the stack with a known value to assist debugging. */
            ( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8001e5c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001e5e:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	009b      	lsls	r3, r3, #2
 8001e64:	461a      	mov	r2, r3
 8001e66:	21a5      	movs	r1, #165	; 0xa5
 8001e68:	f001 fc51 	bl	800370e <memset>
     * grows from high memory to low (as per the 80x86) or vice versa.
     * portSTACK_GROWTH is used to make the result positive or negative as required
     * by the port. */
    #if ( portSTACK_GROWTH < 0 )
        {
            pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8001e6c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001e6e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8001e76:	3b01      	subs	r3, #1
 8001e78:	009b      	lsls	r3, r3, #2
 8001e7a:	4413      	add	r3, r2
 8001e7c:	61bb      	str	r3, [r7, #24]
            pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8001e7e:	69bb      	ldr	r3, [r7, #24]
 8001e80:	f023 0307 	bic.w	r3, r3, #7
 8001e84:	61bb      	str	r3, [r7, #24]

            /* Check the alignment of the calculated top of stack is correct. */
            configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8001e86:	69bb      	ldr	r3, [r7, #24]
 8001e88:	f003 0307 	and.w	r3, r3, #7
 8001e8c:	2b00      	cmp	r3, #0
 8001e8e:	d009      	beq.n	8001ea4 <prvInitialiseNewTask+0x56>
 8001e90:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001e94:	f383 8811 	msr	BASEPRI, r3
 8001e98:	f3bf 8f6f 	isb	sy
 8001e9c:	f3bf 8f4f 	dsb	sy
 8001ea0:	617b      	str	r3, [r7, #20]
 8001ea2:	e7fe      	b.n	8001ea2 <prvInitialiseNewTask+0x54>
            pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
        }
    #endif /* portSTACK_GROWTH */

    /* Store the task name in the TCB. */
    if( pcName != NULL )
 8001ea4:	68bb      	ldr	r3, [r7, #8]
 8001ea6:	2b00      	cmp	r3, #0
 8001ea8:	d01f      	beq.n	8001eea <prvInitialiseNewTask+0x9c>
    {
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8001eaa:	2300      	movs	r3, #0
 8001eac:	61fb      	str	r3, [r7, #28]
 8001eae:	e012      	b.n	8001ed6 <prvInitialiseNewTask+0x88>
        {
            pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8001eb0:	68ba      	ldr	r2, [r7, #8]
 8001eb2:	69fb      	ldr	r3, [r7, #28]
 8001eb4:	4413      	add	r3, r2
 8001eb6:	7819      	ldrb	r1, [r3, #0]
 8001eb8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001eba:	69fb      	ldr	r3, [r7, #28]
 8001ebc:	4413      	add	r3, r2
 8001ebe:	3334      	adds	r3, #52	; 0x34
 8001ec0:	460a      	mov	r2, r1
 8001ec2:	701a      	strb	r2, [r3, #0]

            /* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
             * configMAX_TASK_NAME_LEN characters just in case the memory after the
             * string is not accessible (extremely unlikely). */
            if( pcName[ x ] == ( char ) 0x00 )
 8001ec4:	68ba      	ldr	r2, [r7, #8]
 8001ec6:	69fb      	ldr	r3, [r7, #28]
 8001ec8:	4413      	add	r3, r2
 8001eca:	781b      	ldrb	r3, [r3, #0]
 8001ecc:	2b00      	cmp	r3, #0
 8001ece:	d006      	beq.n	8001ede <prvInitialiseNewTask+0x90>
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8001ed0:	69fb      	ldr	r3, [r7, #28]
 8001ed2:	3301      	adds	r3, #1
 8001ed4:	61fb      	str	r3, [r7, #28]
 8001ed6:	69fb      	ldr	r3, [r7, #28]
 8001ed8:	2b09      	cmp	r3, #9
 8001eda:	d9e9      	bls.n	8001eb0 <prvInitialiseNewTask+0x62>
 8001edc:	e000      	b.n	8001ee0 <prvInitialiseNewTask+0x92>
            {
                break;
 8001ede:	bf00      	nop
            }
        }

        /* Ensure the name string is terminated in the case that the string length
         * was greater or equal to configMAX_TASK_NAME_LEN. */
        pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8001ee0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001ee2:	2200      	movs	r2, #0
 8001ee4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 8001ee8:	e003      	b.n	8001ef2 <prvInitialiseNewTask+0xa4>
    }
    else
    {
        /* The task has not been given a name, so just ensure there is a NULL
         * terminator when it is read out. */
        pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8001eea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001eec:	2200      	movs	r2, #0
 8001eee:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    /* This is used as an array index so must ensure it's not too large.  First
     * remove the privilege bit if one is present. */
    if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8001ef2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001ef4:	2b04      	cmp	r3, #4
 8001ef6:	d901      	bls.n	8001efc <prvInitialiseNewTask+0xae>
    {
        uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8001ef8:	2304      	movs	r3, #4
 8001efa:	62bb      	str	r3, [r7, #40]	; 0x28
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxNewTCB->uxPriority = uxPriority;
 8001efc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001efe:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001f00:	62da      	str	r2, [r3, #44]	; 0x2c
    #if ( configUSE_MUTEXES == 1 )
        {
            pxNewTCB->uxBasePriority = uxPriority;
 8001f02:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001f04:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001f06:	649a      	str	r2, [r3, #72]	; 0x48
            pxNewTCB->uxMutexesHeld = 0;
 8001f08:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001f0a:	2200      	movs	r2, #0
 8001f0c:	64da      	str	r2, [r3, #76]	; 0x4c
        }
    #endif /* configUSE_MUTEXES */

    vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8001f0e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001f10:	3304      	adds	r3, #4
 8001f12:	4618      	mov	r0, r3
 8001f14:	f7fe fdb8 	bl	8000a88 <vListInitialiseItem>
    vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8001f18:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001f1a:	3318      	adds	r3, #24
 8001f1c:	4618      	mov	r0, r3
 8001f1e:	f7fe fdb3 	bl	8000a88 <vListInitialiseItem>

    /* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
     * back to  the containing TCB from a generic item in a list. */
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8001f22:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001f24:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001f26:	611a      	str	r2, [r3, #16]

    /* Event lists are always in priority order. */
    listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8001f28:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001f2a:	f1c3 0205 	rsb	r2, r3, #5
 8001f2e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001f30:	619a      	str	r2, [r3, #24]
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8001f32:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001f34:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001f36:	625a      	str	r2, [r3, #36]	; 0x24
        }
    #endif

    #if ( configUSE_TASK_NOTIFICATIONS == 1 )
        {
            memset( ( void * ) &( pxNewTCB->ulNotifiedValue[ 0 ] ), 0x00, sizeof( pxNewTCB->ulNotifiedValue ) );
 8001f38:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001f3a:	3350      	adds	r3, #80	; 0x50
 8001f3c:	2204      	movs	r2, #4
 8001f3e:	2100      	movs	r1, #0
 8001f40:	4618      	mov	r0, r3
 8001f42:	f001 fbe4 	bl	800370e <memset>
            memset( ( void * ) &( pxNewTCB->ucNotifyState[ 0 ] ), 0x00, sizeof( pxNewTCB->ucNotifyState ) );
 8001f46:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001f48:	3354      	adds	r3, #84	; 0x54
 8001f4a:	2201      	movs	r2, #1
 8001f4c:	2100      	movs	r1, #0
 8001f4e:	4618      	mov	r0, r3
 8001f50:	f001 fbdd 	bl	800370e <memset>
                        }
                    #endif /* portSTACK_GROWTH */
                }
            #else /* portHAS_STACK_OVERFLOW_CHECKING */
                {
                    pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8001f54:	683a      	ldr	r2, [r7, #0]
 8001f56:	68f9      	ldr	r1, [r7, #12]
 8001f58:	69b8      	ldr	r0, [r7, #24]
 8001f5a:	f7fe fe29 	bl	8000bb0 <pxPortInitialiseStack>
 8001f5e:	4602      	mov	r2, r0
 8001f60:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001f62:	601a      	str	r2, [r3, #0]
                }
            #endif /* portHAS_STACK_OVERFLOW_CHECKING */
        }
    #endif /* portUSING_MPU_WRAPPERS */

    if( pxCreatedTask != NULL )
 8001f64:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001f66:	2b00      	cmp	r3, #0
 8001f68:	d002      	beq.n	8001f70 <prvInitialiseNewTask+0x122>
    {
        /* Pass the handle out in an anonymous way.  The handle can be used to
         * change the created task's priority, delete the created task, etc.*/
        *pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8001f6a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001f6c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001f6e:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8001f70:	bf00      	nop
 8001f72:	3720      	adds	r7, #32
 8001f74:	46bd      	mov	sp, r7
 8001f76:	bd80      	pop	{r7, pc}

08001f78 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB )
{
 8001f78:	b580      	push	{r7, lr}
 8001f7a:	b082      	sub	sp, #8
 8001f7c:	af00      	add	r7, sp, #0
 8001f7e:	6078      	str	r0, [r7, #4]
    /* Ensure interrupts don't access the task lists while the lists are being
     * updated. */
    taskENTER_CRITICAL();
 8001f80:	f7fe ff3e 	bl	8000e00 <vPortEnterCritical>
    {
        uxCurrentNumberOfTasks++;
 8001f84:	4b2c      	ldr	r3, [pc, #176]	; (8002038 <prvAddNewTaskToReadyList+0xc0>)
 8001f86:	681b      	ldr	r3, [r3, #0]
 8001f88:	3301      	adds	r3, #1
 8001f8a:	4a2b      	ldr	r2, [pc, #172]	; (8002038 <prvAddNewTaskToReadyList+0xc0>)
 8001f8c:	6013      	str	r3, [r2, #0]

        if( pxCurrentTCB == NULL )
 8001f8e:	4b2b      	ldr	r3, [pc, #172]	; (800203c <prvAddNewTaskToReadyList+0xc4>)
 8001f90:	681b      	ldr	r3, [r3, #0]
 8001f92:	2b00      	cmp	r3, #0
 8001f94:	d109      	bne.n	8001faa <prvAddNewTaskToReadyList+0x32>
        {
            /* There are no other tasks, or all the other tasks are in
             * the suspended state - make this the current task. */
            pxCurrentTCB = pxNewTCB;
 8001f96:	4a29      	ldr	r2, [pc, #164]	; (800203c <prvAddNewTaskToReadyList+0xc4>)
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	6013      	str	r3, [r2, #0]

            if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8001f9c:	4b26      	ldr	r3, [pc, #152]	; (8002038 <prvAddNewTaskToReadyList+0xc0>)
 8001f9e:	681b      	ldr	r3, [r3, #0]
 8001fa0:	2b01      	cmp	r3, #1
 8001fa2:	d110      	bne.n	8001fc6 <prvAddNewTaskToReadyList+0x4e>
            {
                /* This is the first task to be created so do the preliminary
                 * initialisation required.  We will not recover if this call
                 * fails, but we will report the failure. */
                prvInitialiseTaskLists();
 8001fa4:	f000 fbc0 	bl	8002728 <prvInitialiseTaskLists>
 8001fa8:	e00d      	b.n	8001fc6 <prvAddNewTaskToReadyList+0x4e>
        else
        {
            /* If the scheduler is not already running, make this task the
             * current task if it is the highest priority task to be created
             * so far. */
            if( xSchedulerRunning == pdFALSE )
 8001faa:	4b25      	ldr	r3, [pc, #148]	; (8002040 <prvAddNewTaskToReadyList+0xc8>)
 8001fac:	681b      	ldr	r3, [r3, #0]
 8001fae:	2b00      	cmp	r3, #0
 8001fb0:	d109      	bne.n	8001fc6 <prvAddNewTaskToReadyList+0x4e>
            {
                if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8001fb2:	4b22      	ldr	r3, [pc, #136]	; (800203c <prvAddNewTaskToReadyList+0xc4>)
 8001fb4:	681b      	ldr	r3, [r3, #0]
 8001fb6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001fbc:	429a      	cmp	r2, r3
 8001fbe:	d802      	bhi.n	8001fc6 <prvAddNewTaskToReadyList+0x4e>
                {
                    pxCurrentTCB = pxNewTCB;
 8001fc0:	4a1e      	ldr	r2, [pc, #120]	; (800203c <prvAddNewTaskToReadyList+0xc4>)
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	6013      	str	r3, [r2, #0]
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }

        uxTaskNumber++;
 8001fc6:	4b1f      	ldr	r3, [pc, #124]	; (8002044 <prvAddNewTaskToReadyList+0xcc>)
 8001fc8:	681b      	ldr	r3, [r3, #0]
 8001fca:	3301      	adds	r3, #1
 8001fcc:	4a1d      	ldr	r2, [pc, #116]	; (8002044 <prvAddNewTaskToReadyList+0xcc>)
 8001fce:	6013      	str	r3, [r2, #0]

        #if ( configUSE_TRACE_FACILITY == 1 )
            {
                /* Add a counter into the TCB for tracing only. */
                pxNewTCB->uxTCBNumber = uxTaskNumber;
 8001fd0:	4b1c      	ldr	r3, [pc, #112]	; (8002044 <prvAddNewTaskToReadyList+0xcc>)
 8001fd2:	681a      	ldr	r2, [r3, #0]
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	641a      	str	r2, [r3, #64]	; 0x40
            }
        #endif /* configUSE_TRACE_FACILITY */
        traceTASK_CREATE( pxNewTCB );

        prvAddTaskToReadyList( pxNewTCB );
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001fdc:	2201      	movs	r2, #1
 8001fde:	409a      	lsls	r2, r3
 8001fe0:	4b19      	ldr	r3, [pc, #100]	; (8002048 <prvAddNewTaskToReadyList+0xd0>)
 8001fe2:	681b      	ldr	r3, [r3, #0]
 8001fe4:	4313      	orrs	r3, r2
 8001fe6:	4a18      	ldr	r2, [pc, #96]	; (8002048 <prvAddNewTaskToReadyList+0xd0>)
 8001fe8:	6013      	str	r3, [r2, #0]
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001fee:	4613      	mov	r3, r2
 8001ff0:	009b      	lsls	r3, r3, #2
 8001ff2:	4413      	add	r3, r2
 8001ff4:	009b      	lsls	r3, r3, #2
 8001ff6:	4a15      	ldr	r2, [pc, #84]	; (800204c <prvAddNewTaskToReadyList+0xd4>)
 8001ff8:	441a      	add	r2, r3
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	3304      	adds	r3, #4
 8001ffe:	4619      	mov	r1, r3
 8002000:	4610      	mov	r0, r2
 8002002:	f7fe fd4e 	bl	8000aa2 <vListInsertEnd>

        portSETUP_TCB( pxNewTCB );
    }
    taskEXIT_CRITICAL();
 8002006:	f7fe ff29 	bl	8000e5c <vPortExitCritical>

    if( xSchedulerRunning != pdFALSE )
 800200a:	4b0d      	ldr	r3, [pc, #52]	; (8002040 <prvAddNewTaskToReadyList+0xc8>)
 800200c:	681b      	ldr	r3, [r3, #0]
 800200e:	2b00      	cmp	r3, #0
 8002010:	d00e      	beq.n	8002030 <prvAddNewTaskToReadyList+0xb8>
    {
        /* If the created task is of a higher priority than the current task
         * then it should run now. */
        if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8002012:	4b0a      	ldr	r3, [pc, #40]	; (800203c <prvAddNewTaskToReadyList+0xc4>)
 8002014:	681b      	ldr	r3, [r3, #0]
 8002016:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800201c:	429a      	cmp	r2, r3
 800201e:	d207      	bcs.n	8002030 <prvAddNewTaskToReadyList+0xb8>
        {
            taskYIELD_IF_USING_PREEMPTION();
 8002020:	4b0b      	ldr	r3, [pc, #44]	; (8002050 <prvAddNewTaskToReadyList+0xd8>)
 8002022:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002026:	601a      	str	r2, [r3, #0]
 8002028:	f3bf 8f4f 	dsb	sy
 800202c:	f3bf 8f6f 	isb	sy
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8002030:	bf00      	nop
 8002032:	3708      	adds	r7, #8
 8002034:	46bd      	mov	sp, r7
 8002036:	bd80      	pop	{r7, pc}
 8002038:	20012d5c 	.word	0x20012d5c
 800203c:	20012c84 	.word	0x20012c84
 8002040:	20012d68 	.word	0x20012d68
 8002044:	20012d78 	.word	0x20012d78
 8002048:	20012d64 	.word	0x20012d64
 800204c:	20012c88 	.word	0x20012c88
 8002050:	e000ed04 	.word	0xe000ed04

08002054 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8002054:	b580      	push	{r7, lr}
 8002056:	b086      	sub	sp, #24
 8002058:	af02      	add	r7, sp, #8
            }
        }
    #else /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */
        {
            /* The Idle task is being created using dynamically allocated RAM. */
            xReturn = xTaskCreate( prvIdleTask,
 800205a:	4b1f      	ldr	r3, [pc, #124]	; (80020d8 <vTaskStartScheduler+0x84>)
 800205c:	9301      	str	r3, [sp, #4]
 800205e:	2300      	movs	r3, #0
 8002060:	9300      	str	r3, [sp, #0]
 8002062:	2300      	movs	r3, #0
 8002064:	2282      	movs	r2, #130	; 0x82
 8002066:	491d      	ldr	r1, [pc, #116]	; (80020dc <vTaskStartScheduler+0x88>)
 8002068:	481d      	ldr	r0, [pc, #116]	; (80020e0 <vTaskStartScheduler+0x8c>)
 800206a:	f7ff feaf 	bl	8001dcc <xTaskCreate>
 800206e:	60f8      	str	r0, [r7, #12]
        }
    #endif /* configSUPPORT_STATIC_ALLOCATION */

    #if ( configUSE_TIMERS == 1 )
        {
            if( xReturn == pdPASS )
 8002070:	68fb      	ldr	r3, [r7, #12]
 8002072:	2b01      	cmp	r3, #1
 8002074:	d102      	bne.n	800207c <vTaskStartScheduler+0x28>
            {
                xReturn = xTimerCreateTimerTask();
 8002076:	f000 fceb 	bl	8002a50 <xTimerCreateTimerTask>
 800207a:	60f8      	str	r0, [r7, #12]
                mtCOVERAGE_TEST_MARKER();
            }
        }
    #endif /* configUSE_TIMERS */

    if( xReturn == pdPASS )
 800207c:	68fb      	ldr	r3, [r7, #12]
 800207e:	2b01      	cmp	r3, #1
 8002080:	d115      	bne.n	80020ae <vTaskStartScheduler+0x5a>
 8002082:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002086:	f383 8811 	msr	BASEPRI, r3
 800208a:	f3bf 8f6f 	isb	sy
 800208e:	f3bf 8f4f 	dsb	sy
 8002092:	60bb      	str	r3, [r7, #8]
                 * for additional information. */
                _impure_ptr = &( pxCurrentTCB->xNewLib_reent );
            }
        #endif /* configUSE_NEWLIB_REENTRANT */

        xNextTaskUnblockTime = portMAX_DELAY;
 8002094:	4b13      	ldr	r3, [pc, #76]	; (80020e4 <vTaskStartScheduler+0x90>)
 8002096:	f04f 32ff 	mov.w	r2, #4294967295
 800209a:	601a      	str	r2, [r3, #0]
        xSchedulerRunning = pdTRUE;
 800209c:	4b12      	ldr	r3, [pc, #72]	; (80020e8 <vTaskStartScheduler+0x94>)
 800209e:	2201      	movs	r2, #1
 80020a0:	601a      	str	r2, [r3, #0]
        xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80020a2:	4b12      	ldr	r3, [pc, #72]	; (80020ec <vTaskStartScheduler+0x98>)
 80020a4:	2200      	movs	r2, #0
 80020a6:	601a      	str	r2, [r3, #0]

        traceTASK_SWITCHED_IN();

        /* Setting up the timer tick is hardware specific and thus in the
         * portable interface. */
        if( xPortStartScheduler() != pdFALSE )
 80020a8:	f7fe fe0c 	bl	8000cc4 <xPortStartScheduler>
 80020ac:	e00d      	b.n	80020ca <vTaskStartScheduler+0x76>
    else
    {
        /* This line will only be reached if the kernel could not be started,
         * because there was not enough FreeRTOS heap to create the idle task
         * or the timer task. */
        configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80020ae:	68fb      	ldr	r3, [r7, #12]
 80020b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80020b4:	d109      	bne.n	80020ca <vTaskStartScheduler+0x76>
 80020b6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80020ba:	f383 8811 	msr	BASEPRI, r3
 80020be:	f3bf 8f6f 	isb	sy
 80020c2:	f3bf 8f4f 	dsb	sy
 80020c6:	607b      	str	r3, [r7, #4]
 80020c8:	e7fe      	b.n	80020c8 <vTaskStartScheduler+0x74>
     * meaning xIdleTaskHandle is not used anywhere else. */
    ( void ) xIdleTaskHandle;

    /* OpenOCD makes use of uxTopUsedPriority for thread debugging. Prevent uxTopUsedPriority
     * from getting optimized out as it is no longer used by the kernel. */
    ( void ) uxTopUsedPriority;
 80020ca:	4b09      	ldr	r3, [pc, #36]	; (80020f0 <vTaskStartScheduler+0x9c>)
 80020cc:	681b      	ldr	r3, [r3, #0]
}
 80020ce:	bf00      	nop
 80020d0:	3710      	adds	r7, #16
 80020d2:	46bd      	mov	sp, r7
 80020d4:	bd80      	pop	{r7, pc}
 80020d6:	bf00      	nop
 80020d8:	20012d80 	.word	0x20012d80
 80020dc:	08003738 	.word	0x08003738
 80020e0:	080026f9 	.word	0x080026f9
 80020e4:	20012d7c 	.word	0x20012d7c
 80020e8:	20012d68 	.word	0x20012d68
 80020ec:	20012d60 	.word	0x20012d60
 80020f0:	20000014 	.word	0x20000014

080020f4 <vTaskSuspendAll>:
    vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80020f4:	b480      	push	{r7}
 80020f6:	af00      	add	r7, sp, #0
     * do not otherwise exhibit real time behaviour. */
    portSOFTWARE_BARRIER();

    /* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
     * is used to allow calls to vTaskSuspendAll() to nest. */
    ++uxSchedulerSuspended;
 80020f8:	4b04      	ldr	r3, [pc, #16]	; (800210c <vTaskSuspendAll+0x18>)
 80020fa:	681b      	ldr	r3, [r3, #0]
 80020fc:	3301      	adds	r3, #1
 80020fe:	4a03      	ldr	r2, [pc, #12]	; (800210c <vTaskSuspendAll+0x18>)
 8002100:	6013      	str	r3, [r2, #0]

    /* Enforces ordering for ports and optimised compilers that may otherwise place
     * the above increment elsewhere. */
    portMEMORY_BARRIER();
}
 8002102:	bf00      	nop
 8002104:	46bd      	mov	sp, r7
 8002106:	f85d 7b04 	ldr.w	r7, [sp], #4
 800210a:	4770      	bx	lr
 800210c:	20012d84 	.word	0x20012d84

08002110 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8002110:	b580      	push	{r7, lr}
 8002112:	b084      	sub	sp, #16
 8002114:	af00      	add	r7, sp, #0
    TCB_t * pxTCB = NULL;
 8002116:	2300      	movs	r3, #0
 8002118:	60fb      	str	r3, [r7, #12]
    BaseType_t xAlreadyYielded = pdFALSE;
 800211a:	2300      	movs	r3, #0
 800211c:	60bb      	str	r3, [r7, #8]

    /* If uxSchedulerSuspended is zero then this function does not match a
     * previous call to vTaskSuspendAll(). */
    configASSERT( uxSchedulerSuspended );
 800211e:	4b41      	ldr	r3, [pc, #260]	; (8002224 <xTaskResumeAll+0x114>)
 8002120:	681b      	ldr	r3, [r3, #0]
 8002122:	2b00      	cmp	r3, #0
 8002124:	d109      	bne.n	800213a <xTaskResumeAll+0x2a>
 8002126:	f04f 0350 	mov.w	r3, #80	; 0x50
 800212a:	f383 8811 	msr	BASEPRI, r3
 800212e:	f3bf 8f6f 	isb	sy
 8002132:	f3bf 8f4f 	dsb	sy
 8002136:	603b      	str	r3, [r7, #0]
 8002138:	e7fe      	b.n	8002138 <xTaskResumeAll+0x28>
    /* It is possible that an ISR caused a task to be removed from an event
     * list while the scheduler was suspended.  If this was the case then the
     * removed task will have been added to the xPendingReadyList.  Once the
     * scheduler has been resumed it is safe to move all the pending ready
     * tasks from this list into their appropriate ready list. */
    taskENTER_CRITICAL();
 800213a:	f7fe fe61 	bl	8000e00 <vPortEnterCritical>
    {
        --uxSchedulerSuspended;
 800213e:	4b39      	ldr	r3, [pc, #228]	; (8002224 <xTaskResumeAll+0x114>)
 8002140:	681b      	ldr	r3, [r3, #0]
 8002142:	3b01      	subs	r3, #1
 8002144:	4a37      	ldr	r2, [pc, #220]	; (8002224 <xTaskResumeAll+0x114>)
 8002146:	6013      	str	r3, [r2, #0]

        if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8002148:	4b36      	ldr	r3, [pc, #216]	; (8002224 <xTaskResumeAll+0x114>)
 800214a:	681b      	ldr	r3, [r3, #0]
 800214c:	2b00      	cmp	r3, #0
 800214e:	d161      	bne.n	8002214 <xTaskResumeAll+0x104>
        {
            if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8002150:	4b35      	ldr	r3, [pc, #212]	; (8002228 <xTaskResumeAll+0x118>)
 8002152:	681b      	ldr	r3, [r3, #0]
 8002154:	2b00      	cmp	r3, #0
 8002156:	d05d      	beq.n	8002214 <xTaskResumeAll+0x104>
            {
                /* Move any readied tasks from the pending list into the
                 * appropriate ready list. */
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8002158:	e02e      	b.n	80021b8 <xTaskResumeAll+0xa8>
                {
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800215a:	4b34      	ldr	r3, [pc, #208]	; (800222c <xTaskResumeAll+0x11c>)
 800215c:	68db      	ldr	r3, [r3, #12]
 800215e:	68db      	ldr	r3, [r3, #12]
 8002160:	60fb      	str	r3, [r7, #12]
                    ( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8002162:	68fb      	ldr	r3, [r7, #12]
 8002164:	3318      	adds	r3, #24
 8002166:	4618      	mov	r0, r3
 8002168:	f7fe fcf8 	bl	8000b5c <uxListRemove>
                    ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800216c:	68fb      	ldr	r3, [r7, #12]
 800216e:	3304      	adds	r3, #4
 8002170:	4618      	mov	r0, r3
 8002172:	f7fe fcf3 	bl	8000b5c <uxListRemove>
                    prvAddTaskToReadyList( pxTCB );
 8002176:	68fb      	ldr	r3, [r7, #12]
 8002178:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800217a:	2201      	movs	r2, #1
 800217c:	409a      	lsls	r2, r3
 800217e:	4b2c      	ldr	r3, [pc, #176]	; (8002230 <xTaskResumeAll+0x120>)
 8002180:	681b      	ldr	r3, [r3, #0]
 8002182:	4313      	orrs	r3, r2
 8002184:	4a2a      	ldr	r2, [pc, #168]	; (8002230 <xTaskResumeAll+0x120>)
 8002186:	6013      	str	r3, [r2, #0]
 8002188:	68fb      	ldr	r3, [r7, #12]
 800218a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800218c:	4613      	mov	r3, r2
 800218e:	009b      	lsls	r3, r3, #2
 8002190:	4413      	add	r3, r2
 8002192:	009b      	lsls	r3, r3, #2
 8002194:	4a27      	ldr	r2, [pc, #156]	; (8002234 <xTaskResumeAll+0x124>)
 8002196:	441a      	add	r2, r3
 8002198:	68fb      	ldr	r3, [r7, #12]
 800219a:	3304      	adds	r3, #4
 800219c:	4619      	mov	r1, r3
 800219e:	4610      	mov	r0, r2
 80021a0:	f7fe fc7f 	bl	8000aa2 <vListInsertEnd>

                    /* If the moved task has a priority higher than the current
                     * task then a yield must be performed. */
                    if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80021a4:	68fb      	ldr	r3, [r7, #12]
 80021a6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80021a8:	4b23      	ldr	r3, [pc, #140]	; (8002238 <xTaskResumeAll+0x128>)
 80021aa:	681b      	ldr	r3, [r3, #0]
 80021ac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80021ae:	429a      	cmp	r2, r3
 80021b0:	d302      	bcc.n	80021b8 <xTaskResumeAll+0xa8>
                    {
                        xYieldPending = pdTRUE;
 80021b2:	4b22      	ldr	r3, [pc, #136]	; (800223c <xTaskResumeAll+0x12c>)
 80021b4:	2201      	movs	r2, #1
 80021b6:	601a      	str	r2, [r3, #0]
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80021b8:	4b1c      	ldr	r3, [pc, #112]	; (800222c <xTaskResumeAll+0x11c>)
 80021ba:	681b      	ldr	r3, [r3, #0]
 80021bc:	2b00      	cmp	r3, #0
 80021be:	d1cc      	bne.n	800215a <xTaskResumeAll+0x4a>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( pxTCB != NULL )
 80021c0:	68fb      	ldr	r3, [r7, #12]
 80021c2:	2b00      	cmp	r3, #0
 80021c4:	d001      	beq.n	80021ca <xTaskResumeAll+0xba>
                     * which may have prevented the next unblock time from being
                     * re-calculated, in which case re-calculate it now.  Mainly
                     * important for low power tickless implementations, where
                     * this can prevent an unnecessary exit from low power
                     * state. */
                    prvResetNextTaskUnblockTime();
 80021c6:	f000 fb2b 	bl	8002820 <prvResetNextTaskUnblockTime>
                /* If any ticks occurred while the scheduler was suspended then
                 * they should be processed now.  This ensures the tick count does
                 * not  slip, and that any delayed tasks are resumed at the correct
                 * time. */
                {
                    TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 80021ca:	4b1d      	ldr	r3, [pc, #116]	; (8002240 <xTaskResumeAll+0x130>)
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	607b      	str	r3, [r7, #4]

                    if( xPendedCounts > ( TickType_t ) 0U )
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	2b00      	cmp	r3, #0
 80021d4:	d010      	beq.n	80021f8 <xTaskResumeAll+0xe8>
                    {
                        do
                        {
                            if( xTaskIncrementTick() != pdFALSE )
 80021d6:	f000 f847 	bl	8002268 <xTaskIncrementTick>
 80021da:	4603      	mov	r3, r0
 80021dc:	2b00      	cmp	r3, #0
 80021de:	d002      	beq.n	80021e6 <xTaskResumeAll+0xd6>
                            {
                                xYieldPending = pdTRUE;
 80021e0:	4b16      	ldr	r3, [pc, #88]	; (800223c <xTaskResumeAll+0x12c>)
 80021e2:	2201      	movs	r2, #1
 80021e4:	601a      	str	r2, [r3, #0]
                            else
                            {
                                mtCOVERAGE_TEST_MARKER();
                            }

                            --xPendedCounts;
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	3b01      	subs	r3, #1
 80021ea:	607b      	str	r3, [r7, #4]
                        } while( xPendedCounts > ( TickType_t ) 0U );
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	2b00      	cmp	r3, #0
 80021f0:	d1f1      	bne.n	80021d6 <xTaskResumeAll+0xc6>

                        xPendedTicks = 0;
 80021f2:	4b13      	ldr	r3, [pc, #76]	; (8002240 <xTaskResumeAll+0x130>)
 80021f4:	2200      	movs	r2, #0
 80021f6:	601a      	str	r2, [r3, #0]
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( xYieldPending != pdFALSE )
 80021f8:	4b10      	ldr	r3, [pc, #64]	; (800223c <xTaskResumeAll+0x12c>)
 80021fa:	681b      	ldr	r3, [r3, #0]
 80021fc:	2b00      	cmp	r3, #0
 80021fe:	d009      	beq.n	8002214 <xTaskResumeAll+0x104>
                {
                    #if ( configUSE_PREEMPTION != 0 )
                        {
                            xAlreadyYielded = pdTRUE;
 8002200:	2301      	movs	r3, #1
 8002202:	60bb      	str	r3, [r7, #8]
                        }
                    #endif
                    taskYIELD_IF_USING_PREEMPTION();
 8002204:	4b0f      	ldr	r3, [pc, #60]	; (8002244 <xTaskResumeAll+0x134>)
 8002206:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800220a:	601a      	str	r2, [r3, #0]
 800220c:	f3bf 8f4f 	dsb	sy
 8002210:	f3bf 8f6f 	isb	sy
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
    taskEXIT_CRITICAL();
 8002214:	f7fe fe22 	bl	8000e5c <vPortExitCritical>

    return xAlreadyYielded;
 8002218:	68bb      	ldr	r3, [r7, #8]
}
 800221a:	4618      	mov	r0, r3
 800221c:	3710      	adds	r7, #16
 800221e:	46bd      	mov	sp, r7
 8002220:	bd80      	pop	{r7, pc}
 8002222:	bf00      	nop
 8002224:	20012d84 	.word	0x20012d84
 8002228:	20012d5c 	.word	0x20012d5c
 800222c:	20012d1c 	.word	0x20012d1c
 8002230:	20012d64 	.word	0x20012d64
 8002234:	20012c88 	.word	0x20012c88
 8002238:	20012c84 	.word	0x20012c84
 800223c:	20012d70 	.word	0x20012d70
 8002240:	20012d6c 	.word	0x20012d6c
 8002244:	e000ed04 	.word	0xe000ed04

08002248 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8002248:	b480      	push	{r7}
 800224a:	b083      	sub	sp, #12
 800224c:	af00      	add	r7, sp, #0
    TickType_t xTicks;

    /* Critical section required if running on a 16 bit processor. */
    portTICK_TYPE_ENTER_CRITICAL();
    {
        xTicks = xTickCount;
 800224e:	4b05      	ldr	r3, [pc, #20]	; (8002264 <xTaskGetTickCount+0x1c>)
 8002250:	681b      	ldr	r3, [r3, #0]
 8002252:	607b      	str	r3, [r7, #4]
    }
    portTICK_TYPE_EXIT_CRITICAL();

    return xTicks;
 8002254:	687b      	ldr	r3, [r7, #4]
}
 8002256:	4618      	mov	r0, r3
 8002258:	370c      	adds	r7, #12
 800225a:	46bd      	mov	sp, r7
 800225c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002260:	4770      	bx	lr
 8002262:	bf00      	nop
 8002264:	20012d60 	.word	0x20012d60

08002268 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8002268:	b580      	push	{r7, lr}
 800226a:	b086      	sub	sp, #24
 800226c:	af00      	add	r7, sp, #0
    TCB_t * pxTCB;
    TickType_t xItemValue;
    BaseType_t xSwitchRequired = pdFALSE;
 800226e:	2300      	movs	r3, #0
 8002270:	617b      	str	r3, [r7, #20]
    /* Called by the portable layer each time a tick interrupt occurs.
     * Increments the tick then checks to see if the new tick value will cause any
     * tasks to be unblocked. */
    traceTASK_INCREMENT_TICK( xTickCount );

    if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8002272:	4b4e      	ldr	r3, [pc, #312]	; (80023ac <xTaskIncrementTick+0x144>)
 8002274:	681b      	ldr	r3, [r3, #0]
 8002276:	2b00      	cmp	r3, #0
 8002278:	f040 808d 	bne.w	8002396 <xTaskIncrementTick+0x12e>
    {
        /* Minor optimisation.  The tick count cannot change in this
         * block. */
        const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800227c:	4b4c      	ldr	r3, [pc, #304]	; (80023b0 <xTaskIncrementTick+0x148>)
 800227e:	681b      	ldr	r3, [r3, #0]
 8002280:	3301      	adds	r3, #1
 8002282:	613b      	str	r3, [r7, #16]

        /* Increment the RTOS tick, switching the delayed and overflowed
         * delayed lists if it wraps to 0. */
        xTickCount = xConstTickCount;
 8002284:	4a4a      	ldr	r2, [pc, #296]	; (80023b0 <xTaskIncrementTick+0x148>)
 8002286:	693b      	ldr	r3, [r7, #16]
 8002288:	6013      	str	r3, [r2, #0]

        if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800228a:	693b      	ldr	r3, [r7, #16]
 800228c:	2b00      	cmp	r3, #0
 800228e:	d11f      	bne.n	80022d0 <xTaskIncrementTick+0x68>
        {
            taskSWITCH_DELAYED_LISTS();
 8002290:	4b48      	ldr	r3, [pc, #288]	; (80023b4 <xTaskIncrementTick+0x14c>)
 8002292:	681b      	ldr	r3, [r3, #0]
 8002294:	681b      	ldr	r3, [r3, #0]
 8002296:	2b00      	cmp	r3, #0
 8002298:	d009      	beq.n	80022ae <xTaskIncrementTick+0x46>
 800229a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800229e:	f383 8811 	msr	BASEPRI, r3
 80022a2:	f3bf 8f6f 	isb	sy
 80022a6:	f3bf 8f4f 	dsb	sy
 80022aa:	603b      	str	r3, [r7, #0]
 80022ac:	e7fe      	b.n	80022ac <xTaskIncrementTick+0x44>
 80022ae:	4b41      	ldr	r3, [pc, #260]	; (80023b4 <xTaskIncrementTick+0x14c>)
 80022b0:	681b      	ldr	r3, [r3, #0]
 80022b2:	60fb      	str	r3, [r7, #12]
 80022b4:	4b40      	ldr	r3, [pc, #256]	; (80023b8 <xTaskIncrementTick+0x150>)
 80022b6:	681b      	ldr	r3, [r3, #0]
 80022b8:	4a3e      	ldr	r2, [pc, #248]	; (80023b4 <xTaskIncrementTick+0x14c>)
 80022ba:	6013      	str	r3, [r2, #0]
 80022bc:	4a3e      	ldr	r2, [pc, #248]	; (80023b8 <xTaskIncrementTick+0x150>)
 80022be:	68fb      	ldr	r3, [r7, #12]
 80022c0:	6013      	str	r3, [r2, #0]
 80022c2:	4b3e      	ldr	r3, [pc, #248]	; (80023bc <xTaskIncrementTick+0x154>)
 80022c4:	681b      	ldr	r3, [r3, #0]
 80022c6:	3301      	adds	r3, #1
 80022c8:	4a3c      	ldr	r2, [pc, #240]	; (80023bc <xTaskIncrementTick+0x154>)
 80022ca:	6013      	str	r3, [r2, #0]
 80022cc:	f000 faa8 	bl	8002820 <prvResetNextTaskUnblockTime>

        /* See if this tick has made a timeout expire.  Tasks are stored in
         * the  queue in the order of their wake time - meaning once one task
         * has been found whose block time has not expired there is no need to
         * look any further down the list. */
        if( xConstTickCount >= xNextTaskUnblockTime )
 80022d0:	4b3b      	ldr	r3, [pc, #236]	; (80023c0 <xTaskIncrementTick+0x158>)
 80022d2:	681b      	ldr	r3, [r3, #0]
 80022d4:	693a      	ldr	r2, [r7, #16]
 80022d6:	429a      	cmp	r2, r3
 80022d8:	d348      	bcc.n	800236c <xTaskIncrementTick+0x104>
        {
            for( ; ; )
            {
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80022da:	4b36      	ldr	r3, [pc, #216]	; (80023b4 <xTaskIncrementTick+0x14c>)
 80022dc:	681b      	ldr	r3, [r3, #0]
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	2b00      	cmp	r3, #0
 80022e2:	d104      	bne.n	80022ee <xTaskIncrementTick+0x86>
                    /* The delayed list is empty.  Set xNextTaskUnblockTime
                     * to the maximum possible value so it is extremely
                     * unlikely that the
                     * if( xTickCount >= xNextTaskUnblockTime ) test will pass
                     * next time through. */
                    xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80022e4:	4b36      	ldr	r3, [pc, #216]	; (80023c0 <xTaskIncrementTick+0x158>)
 80022e6:	f04f 32ff 	mov.w	r2, #4294967295
 80022ea:	601a      	str	r2, [r3, #0]
                    break;
 80022ec:	e03e      	b.n	800236c <xTaskIncrementTick+0x104>
                {
                    /* The delayed list is not empty, get the value of the
                     * item at the head of the delayed list.  This is the time
                     * at which the task at the head of the delayed list must
                     * be removed from the Blocked state. */
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80022ee:	4b31      	ldr	r3, [pc, #196]	; (80023b4 <xTaskIncrementTick+0x14c>)
 80022f0:	681b      	ldr	r3, [r3, #0]
 80022f2:	68db      	ldr	r3, [r3, #12]
 80022f4:	68db      	ldr	r3, [r3, #12]
 80022f6:	60bb      	str	r3, [r7, #8]
                    xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80022f8:	68bb      	ldr	r3, [r7, #8]
 80022fa:	685b      	ldr	r3, [r3, #4]
 80022fc:	607b      	str	r3, [r7, #4]

                    if( xConstTickCount < xItemValue )
 80022fe:	693a      	ldr	r2, [r7, #16]
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	429a      	cmp	r2, r3
 8002304:	d203      	bcs.n	800230e <xTaskIncrementTick+0xa6>
                        /* It is not time to unblock this item yet, but the
                         * item value is the time at which the task at the head
                         * of the blocked list must be removed from the Blocked
                         * state -  so record the item value in
                         * xNextTaskUnblockTime. */
                        xNextTaskUnblockTime = xItemValue;
 8002306:	4a2e      	ldr	r2, [pc, #184]	; (80023c0 <xTaskIncrementTick+0x158>)
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	6013      	str	r3, [r2, #0]
                        break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800230c:	e02e      	b.n	800236c <xTaskIncrementTick+0x104>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* It is time to remove the item from the Blocked state. */
                    ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800230e:	68bb      	ldr	r3, [r7, #8]
 8002310:	3304      	adds	r3, #4
 8002312:	4618      	mov	r0, r3
 8002314:	f7fe fc22 	bl	8000b5c <uxListRemove>

                    /* Is the task waiting on an event also?  If so remove
                     * it from the event list. */
                    if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8002318:	68bb      	ldr	r3, [r7, #8]
 800231a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800231c:	2b00      	cmp	r3, #0
 800231e:	d004      	beq.n	800232a <xTaskIncrementTick+0xc2>
                    {
                        ( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8002320:	68bb      	ldr	r3, [r7, #8]
 8002322:	3318      	adds	r3, #24
 8002324:	4618      	mov	r0, r3
 8002326:	f7fe fc19 	bl	8000b5c <uxListRemove>
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* Place the unblocked task into the appropriate ready
                     * list. */
                    prvAddTaskToReadyList( pxTCB );
 800232a:	68bb      	ldr	r3, [r7, #8]
 800232c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800232e:	2201      	movs	r2, #1
 8002330:	409a      	lsls	r2, r3
 8002332:	4b24      	ldr	r3, [pc, #144]	; (80023c4 <xTaskIncrementTick+0x15c>)
 8002334:	681b      	ldr	r3, [r3, #0]
 8002336:	4313      	orrs	r3, r2
 8002338:	4a22      	ldr	r2, [pc, #136]	; (80023c4 <xTaskIncrementTick+0x15c>)
 800233a:	6013      	str	r3, [r2, #0]
 800233c:	68bb      	ldr	r3, [r7, #8]
 800233e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002340:	4613      	mov	r3, r2
 8002342:	009b      	lsls	r3, r3, #2
 8002344:	4413      	add	r3, r2
 8002346:	009b      	lsls	r3, r3, #2
 8002348:	4a1f      	ldr	r2, [pc, #124]	; (80023c8 <xTaskIncrementTick+0x160>)
 800234a:	441a      	add	r2, r3
 800234c:	68bb      	ldr	r3, [r7, #8]
 800234e:	3304      	adds	r3, #4
 8002350:	4619      	mov	r1, r3
 8002352:	4610      	mov	r0, r2
 8002354:	f7fe fba5 	bl	8000aa2 <vListInsertEnd>
                        {
                            /* Preemption is on, but a context switch should
                             * only be performed if the unblocked task has a
                             * priority that is equal to or higher than the
                             * currently executing task. */
                            if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8002358:	68bb      	ldr	r3, [r7, #8]
 800235a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800235c:	4b1b      	ldr	r3, [pc, #108]	; (80023cc <xTaskIncrementTick+0x164>)
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002362:	429a      	cmp	r2, r3
 8002364:	d3b9      	bcc.n	80022da <xTaskIncrementTick+0x72>
                            {
                                xSwitchRequired = pdTRUE;
 8002366:	2301      	movs	r3, #1
 8002368:	617b      	str	r3, [r7, #20]
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800236a:	e7b6      	b.n	80022da <xTaskIncrementTick+0x72>
        /* Tasks of equal priority to the currently running task will share
         * processing time (time slice) if preemption is on, and the application
         * writer has not explicitly turned time slicing off. */
        #if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
            {
                if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800236c:	4b17      	ldr	r3, [pc, #92]	; (80023cc <xTaskIncrementTick+0x164>)
 800236e:	681b      	ldr	r3, [r3, #0]
 8002370:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002372:	4915      	ldr	r1, [pc, #84]	; (80023c8 <xTaskIncrementTick+0x160>)
 8002374:	4613      	mov	r3, r2
 8002376:	009b      	lsls	r3, r3, #2
 8002378:	4413      	add	r3, r2
 800237a:	009b      	lsls	r3, r3, #2
 800237c:	440b      	add	r3, r1
 800237e:	681b      	ldr	r3, [r3, #0]
 8002380:	2b01      	cmp	r3, #1
 8002382:	d901      	bls.n	8002388 <xTaskIncrementTick+0x120>
                {
                    xSwitchRequired = pdTRUE;
 8002384:	2301      	movs	r3, #1
 8002386:	617b      	str	r3, [r7, #20]
            }
        #endif /* configUSE_TICK_HOOK */

        #if ( configUSE_PREEMPTION == 1 )
            {
                if( xYieldPending != pdFALSE )
 8002388:	4b11      	ldr	r3, [pc, #68]	; (80023d0 <xTaskIncrementTick+0x168>)
 800238a:	681b      	ldr	r3, [r3, #0]
 800238c:	2b00      	cmp	r3, #0
 800238e:	d007      	beq.n	80023a0 <xTaskIncrementTick+0x138>
                {
                    xSwitchRequired = pdTRUE;
 8002390:	2301      	movs	r3, #1
 8002392:	617b      	str	r3, [r7, #20]
 8002394:	e004      	b.n	80023a0 <xTaskIncrementTick+0x138>
            }
        #endif /* configUSE_PREEMPTION */
    }
    else
    {
        ++xPendedTicks;
 8002396:	4b0f      	ldr	r3, [pc, #60]	; (80023d4 <xTaskIncrementTick+0x16c>)
 8002398:	681b      	ldr	r3, [r3, #0]
 800239a:	3301      	adds	r3, #1
 800239c:	4a0d      	ldr	r2, [pc, #52]	; (80023d4 <xTaskIncrementTick+0x16c>)
 800239e:	6013      	str	r3, [r2, #0]
                vApplicationTickHook();
            }
        #endif
    }

    return xSwitchRequired;
 80023a0:	697b      	ldr	r3, [r7, #20]
}
 80023a2:	4618      	mov	r0, r3
 80023a4:	3718      	adds	r7, #24
 80023a6:	46bd      	mov	sp, r7
 80023a8:	bd80      	pop	{r7, pc}
 80023aa:	bf00      	nop
 80023ac:	20012d84 	.word	0x20012d84
 80023b0:	20012d60 	.word	0x20012d60
 80023b4:	20012d14 	.word	0x20012d14
 80023b8:	20012d18 	.word	0x20012d18
 80023bc:	20012d74 	.word	0x20012d74
 80023c0:	20012d7c 	.word	0x20012d7c
 80023c4:	20012d64 	.word	0x20012d64
 80023c8:	20012c88 	.word	0x20012c88
 80023cc:	20012c84 	.word	0x20012c84
 80023d0:	20012d70 	.word	0x20012d70
 80023d4:	20012d6c 	.word	0x20012d6c

080023d8 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80023d8:	b480      	push	{r7}
 80023da:	b087      	sub	sp, #28
 80023dc:	af00      	add	r7, sp, #0
    if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80023de:	4b26      	ldr	r3, [pc, #152]	; (8002478 <vTaskSwitchContext+0xa0>)
 80023e0:	681b      	ldr	r3, [r3, #0]
 80023e2:	2b00      	cmp	r3, #0
 80023e4:	d003      	beq.n	80023ee <vTaskSwitchContext+0x16>
    {
        /* The scheduler is currently suspended - do not allow a context
         * switch. */
        xYieldPending = pdTRUE;
 80023e6:	4b25      	ldr	r3, [pc, #148]	; (800247c <vTaskSwitchContext+0xa4>)
 80023e8:	2201      	movs	r2, #1
 80023ea:	601a      	str	r2, [r3, #0]
                 * for additional information. */
                _impure_ptr = &( pxCurrentTCB->xNewLib_reent );
            }
        #endif /* configUSE_NEWLIB_REENTRANT */
    }
}
 80023ec:	e03e      	b.n	800246c <vTaskSwitchContext+0x94>
        xYieldPending = pdFALSE;
 80023ee:	4b23      	ldr	r3, [pc, #140]	; (800247c <vTaskSwitchContext+0xa4>)
 80023f0:	2200      	movs	r2, #0
 80023f2:	601a      	str	r2, [r3, #0]
        taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80023f4:	4b22      	ldr	r3, [pc, #136]	; (8002480 <vTaskSwitchContext+0xa8>)
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	60fb      	str	r3, [r7, #12]
            __asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 80023fa:	68fb      	ldr	r3, [r7, #12]
 80023fc:	fab3 f383 	clz	r3, r3
 8002400:	72fb      	strb	r3, [r7, #11]
            return ucReturn;
 8002402:	7afb      	ldrb	r3, [r7, #11]
 8002404:	f1c3 031f 	rsb	r3, r3, #31
 8002408:	617b      	str	r3, [r7, #20]
 800240a:	491e      	ldr	r1, [pc, #120]	; (8002484 <vTaskSwitchContext+0xac>)
 800240c:	697a      	ldr	r2, [r7, #20]
 800240e:	4613      	mov	r3, r2
 8002410:	009b      	lsls	r3, r3, #2
 8002412:	4413      	add	r3, r2
 8002414:	009b      	lsls	r3, r3, #2
 8002416:	440b      	add	r3, r1
 8002418:	681b      	ldr	r3, [r3, #0]
 800241a:	2b00      	cmp	r3, #0
 800241c:	d109      	bne.n	8002432 <vTaskSwitchContext+0x5a>
        __asm volatile
 800241e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002422:	f383 8811 	msr	BASEPRI, r3
 8002426:	f3bf 8f6f 	isb	sy
 800242a:	f3bf 8f4f 	dsb	sy
 800242e:	607b      	str	r3, [r7, #4]
 8002430:	e7fe      	b.n	8002430 <vTaskSwitchContext+0x58>
 8002432:	697a      	ldr	r2, [r7, #20]
 8002434:	4613      	mov	r3, r2
 8002436:	009b      	lsls	r3, r3, #2
 8002438:	4413      	add	r3, r2
 800243a:	009b      	lsls	r3, r3, #2
 800243c:	4a11      	ldr	r2, [pc, #68]	; (8002484 <vTaskSwitchContext+0xac>)
 800243e:	4413      	add	r3, r2
 8002440:	613b      	str	r3, [r7, #16]
 8002442:	693b      	ldr	r3, [r7, #16]
 8002444:	685b      	ldr	r3, [r3, #4]
 8002446:	685a      	ldr	r2, [r3, #4]
 8002448:	693b      	ldr	r3, [r7, #16]
 800244a:	605a      	str	r2, [r3, #4]
 800244c:	693b      	ldr	r3, [r7, #16]
 800244e:	685a      	ldr	r2, [r3, #4]
 8002450:	693b      	ldr	r3, [r7, #16]
 8002452:	3308      	adds	r3, #8
 8002454:	429a      	cmp	r2, r3
 8002456:	d104      	bne.n	8002462 <vTaskSwitchContext+0x8a>
 8002458:	693b      	ldr	r3, [r7, #16]
 800245a:	685b      	ldr	r3, [r3, #4]
 800245c:	685a      	ldr	r2, [r3, #4]
 800245e:	693b      	ldr	r3, [r7, #16]
 8002460:	605a      	str	r2, [r3, #4]
 8002462:	693b      	ldr	r3, [r7, #16]
 8002464:	685b      	ldr	r3, [r3, #4]
 8002466:	68db      	ldr	r3, [r3, #12]
 8002468:	4a07      	ldr	r2, [pc, #28]	; (8002488 <vTaskSwitchContext+0xb0>)
 800246a:	6013      	str	r3, [r2, #0]
}
 800246c:	bf00      	nop
 800246e:	371c      	adds	r7, #28
 8002470:	46bd      	mov	sp, r7
 8002472:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002476:	4770      	bx	lr
 8002478:	20012d84 	.word	0x20012d84
 800247c:	20012d70 	.word	0x20012d70
 8002480:	20012d64 	.word	0x20012d64
 8002484:	20012c88 	.word	0x20012c88
 8002488:	20012c84 	.word	0x20012c84

0800248c <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList,
                            const TickType_t xTicksToWait )
{
 800248c:	b580      	push	{r7, lr}
 800248e:	b084      	sub	sp, #16
 8002490:	af00      	add	r7, sp, #0
 8002492:	6078      	str	r0, [r7, #4]
 8002494:	6039      	str	r1, [r7, #0]
    configASSERT( pxEventList );
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	2b00      	cmp	r3, #0
 800249a:	d109      	bne.n	80024b0 <vTaskPlaceOnEventList+0x24>
 800249c:	f04f 0350 	mov.w	r3, #80	; 0x50
 80024a0:	f383 8811 	msr	BASEPRI, r3
 80024a4:	f3bf 8f6f 	isb	sy
 80024a8:	f3bf 8f4f 	dsb	sy
 80024ac:	60fb      	str	r3, [r7, #12]
 80024ae:	e7fe      	b.n	80024ae <vTaskPlaceOnEventList+0x22>

    /* Place the event list item of the TCB in the appropriate event list.
     * This is placed in the list in priority order so the highest priority task
     * is the first to be woken by the event.  The queue that contains the event
     * list is locked, preventing simultaneous access from interrupts. */
    vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80024b0:	4b07      	ldr	r3, [pc, #28]	; (80024d0 <vTaskPlaceOnEventList+0x44>)
 80024b2:	681b      	ldr	r3, [r3, #0]
 80024b4:	3318      	adds	r3, #24
 80024b6:	4619      	mov	r1, r3
 80024b8:	6878      	ldr	r0, [r7, #4]
 80024ba:	f7fe fb16 	bl	8000aea <vListInsert>

    prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80024be:	2101      	movs	r1, #1
 80024c0:	6838      	ldr	r0, [r7, #0]
 80024c2:	f000 fa5f 	bl	8002984 <prvAddCurrentTaskToDelayedList>
}
 80024c6:	bf00      	nop
 80024c8:	3710      	adds	r7, #16
 80024ca:	46bd      	mov	sp, r7
 80024cc:	bd80      	pop	{r7, pc}
 80024ce:	bf00      	nop
 80024d0:	20012c84 	.word	0x20012c84

080024d4 <vTaskPlaceOnEventListRestricted>:
#if ( configUSE_TIMERS == 1 )

    void vTaskPlaceOnEventListRestricted( List_t * const pxEventList,
                                          TickType_t xTicksToWait,
                                          const BaseType_t xWaitIndefinitely )
    {
 80024d4:	b580      	push	{r7, lr}
 80024d6:	b086      	sub	sp, #24
 80024d8:	af00      	add	r7, sp, #0
 80024da:	60f8      	str	r0, [r7, #12]
 80024dc:	60b9      	str	r1, [r7, #8]
 80024de:	607a      	str	r2, [r7, #4]
        configASSERT( pxEventList );
 80024e0:	68fb      	ldr	r3, [r7, #12]
 80024e2:	2b00      	cmp	r3, #0
 80024e4:	d109      	bne.n	80024fa <vTaskPlaceOnEventListRestricted+0x26>
 80024e6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80024ea:	f383 8811 	msr	BASEPRI, r3
 80024ee:	f3bf 8f6f 	isb	sy
 80024f2:	f3bf 8f4f 	dsb	sy
 80024f6:	617b      	str	r3, [r7, #20]
 80024f8:	e7fe      	b.n	80024f8 <vTaskPlaceOnEventListRestricted+0x24>

        /* Place the event list item of the TCB in the appropriate event list.
         * In this case it is assume that this is the only task that is going to
         * be waiting on this event list, so the faster vListInsertEnd() function
         * can be used in place of vListInsert. */
        vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80024fa:	4b0a      	ldr	r3, [pc, #40]	; (8002524 <vTaskPlaceOnEventListRestricted+0x50>)
 80024fc:	681b      	ldr	r3, [r3, #0]
 80024fe:	3318      	adds	r3, #24
 8002500:	4619      	mov	r1, r3
 8002502:	68f8      	ldr	r0, [r7, #12]
 8002504:	f7fe facd 	bl	8000aa2 <vListInsertEnd>

        /* If the task should block indefinitely then set the block time to a
         * value that will be recognised as an indefinite delay inside the
         * prvAddCurrentTaskToDelayedList() function. */
        if( xWaitIndefinitely != pdFALSE )
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	2b00      	cmp	r3, #0
 800250c:	d002      	beq.n	8002514 <vTaskPlaceOnEventListRestricted+0x40>
        {
            xTicksToWait = portMAX_DELAY;
 800250e:	f04f 33ff 	mov.w	r3, #4294967295
 8002512:	60bb      	str	r3, [r7, #8]
        }

        traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
        prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8002514:	6879      	ldr	r1, [r7, #4]
 8002516:	68b8      	ldr	r0, [r7, #8]
 8002518:	f000 fa34 	bl	8002984 <prvAddCurrentTaskToDelayedList>
    }
 800251c:	bf00      	nop
 800251e:	3718      	adds	r7, #24
 8002520:	46bd      	mov	sp, r7
 8002522:	bd80      	pop	{r7, pc}
 8002524:	20012c84 	.word	0x20012c84

08002528 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8002528:	b580      	push	{r7, lr}
 800252a:	b086      	sub	sp, #24
 800252c:	af00      	add	r7, sp, #0
 800252e:	6078      	str	r0, [r7, #4]
     * get called - the lock count on the queue will get modified instead.  This
     * means exclusive access to the event list is guaranteed here.
     *
     * This function assumes that a check has already been made to ensure that
     * pxEventList is not empty. */
    pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	68db      	ldr	r3, [r3, #12]
 8002534:	68db      	ldr	r3, [r3, #12]
 8002536:	613b      	str	r3, [r7, #16]
    configASSERT( pxUnblockedTCB );
 8002538:	693b      	ldr	r3, [r7, #16]
 800253a:	2b00      	cmp	r3, #0
 800253c:	d109      	bne.n	8002552 <xTaskRemoveFromEventList+0x2a>
 800253e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002542:	f383 8811 	msr	BASEPRI, r3
 8002546:	f3bf 8f6f 	isb	sy
 800254a:	f3bf 8f4f 	dsb	sy
 800254e:	60fb      	str	r3, [r7, #12]
 8002550:	e7fe      	b.n	8002550 <xTaskRemoveFromEventList+0x28>
    ( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8002552:	693b      	ldr	r3, [r7, #16]
 8002554:	3318      	adds	r3, #24
 8002556:	4618      	mov	r0, r3
 8002558:	f7fe fb00 	bl	8000b5c <uxListRemove>

    if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800255c:	4b1d      	ldr	r3, [pc, #116]	; (80025d4 <xTaskRemoveFromEventList+0xac>)
 800255e:	681b      	ldr	r3, [r3, #0]
 8002560:	2b00      	cmp	r3, #0
 8002562:	d11c      	bne.n	800259e <xTaskRemoveFromEventList+0x76>
    {
        ( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8002564:	693b      	ldr	r3, [r7, #16]
 8002566:	3304      	adds	r3, #4
 8002568:	4618      	mov	r0, r3
 800256a:	f7fe faf7 	bl	8000b5c <uxListRemove>
        prvAddTaskToReadyList( pxUnblockedTCB );
 800256e:	693b      	ldr	r3, [r7, #16]
 8002570:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002572:	2201      	movs	r2, #1
 8002574:	409a      	lsls	r2, r3
 8002576:	4b18      	ldr	r3, [pc, #96]	; (80025d8 <xTaskRemoveFromEventList+0xb0>)
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	4313      	orrs	r3, r2
 800257c:	4a16      	ldr	r2, [pc, #88]	; (80025d8 <xTaskRemoveFromEventList+0xb0>)
 800257e:	6013      	str	r3, [r2, #0]
 8002580:	693b      	ldr	r3, [r7, #16]
 8002582:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002584:	4613      	mov	r3, r2
 8002586:	009b      	lsls	r3, r3, #2
 8002588:	4413      	add	r3, r2
 800258a:	009b      	lsls	r3, r3, #2
 800258c:	4a13      	ldr	r2, [pc, #76]	; (80025dc <xTaskRemoveFromEventList+0xb4>)
 800258e:	441a      	add	r2, r3
 8002590:	693b      	ldr	r3, [r7, #16]
 8002592:	3304      	adds	r3, #4
 8002594:	4619      	mov	r1, r3
 8002596:	4610      	mov	r0, r2
 8002598:	f7fe fa83 	bl	8000aa2 <vListInsertEnd>
 800259c:	e005      	b.n	80025aa <xTaskRemoveFromEventList+0x82>
    }
    else
    {
        /* The delayed and ready lists cannot be accessed, so hold this task
         * pending until the scheduler is resumed. */
        vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800259e:	693b      	ldr	r3, [r7, #16]
 80025a0:	3318      	adds	r3, #24
 80025a2:	4619      	mov	r1, r3
 80025a4:	480e      	ldr	r0, [pc, #56]	; (80025e0 <xTaskRemoveFromEventList+0xb8>)
 80025a6:	f7fe fa7c 	bl	8000aa2 <vListInsertEnd>
    }

    if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80025aa:	693b      	ldr	r3, [r7, #16]
 80025ac:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80025ae:	4b0d      	ldr	r3, [pc, #52]	; (80025e4 <xTaskRemoveFromEventList+0xbc>)
 80025b0:	681b      	ldr	r3, [r3, #0]
 80025b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80025b4:	429a      	cmp	r2, r3
 80025b6:	d905      	bls.n	80025c4 <xTaskRemoveFromEventList+0x9c>
    {
        /* Return true if the task removed from the event list has a higher
         * priority than the calling task.  This allows the calling task to know if
         * it should force a context switch now. */
        xReturn = pdTRUE;
 80025b8:	2301      	movs	r3, #1
 80025ba:	617b      	str	r3, [r7, #20]

        /* Mark that a yield is pending in case the user is not using the
         * "xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
        xYieldPending = pdTRUE;
 80025bc:	4b0a      	ldr	r3, [pc, #40]	; (80025e8 <xTaskRemoveFromEventList+0xc0>)
 80025be:	2201      	movs	r2, #1
 80025c0:	601a      	str	r2, [r3, #0]
 80025c2:	e001      	b.n	80025c8 <xTaskRemoveFromEventList+0xa0>
    }
    else
    {
        xReturn = pdFALSE;
 80025c4:	2300      	movs	r3, #0
 80025c6:	617b      	str	r3, [r7, #20]
    }

    return xReturn;
 80025c8:	697b      	ldr	r3, [r7, #20]
}
 80025ca:	4618      	mov	r0, r3
 80025cc:	3718      	adds	r7, #24
 80025ce:	46bd      	mov	sp, r7
 80025d0:	bd80      	pop	{r7, pc}
 80025d2:	bf00      	nop
 80025d4:	20012d84 	.word	0x20012d84
 80025d8:	20012d64 	.word	0x20012d64
 80025dc:	20012c88 	.word	0x20012c88
 80025e0:	20012d1c 	.word	0x20012d1c
 80025e4:	20012c84 	.word	0x20012c84
 80025e8:	20012d70 	.word	0x20012d70

080025ec <vTaskInternalSetTimeOutState>:
    taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80025ec:	b480      	push	{r7}
 80025ee:	b083      	sub	sp, #12
 80025f0:	af00      	add	r7, sp, #0
 80025f2:	6078      	str	r0, [r7, #4]
    /* For internal use only as it does not use a critical section. */
    pxTimeOut->xOverflowCount = xNumOfOverflows;
 80025f4:	4b06      	ldr	r3, [pc, #24]	; (8002610 <vTaskInternalSetTimeOutState+0x24>)
 80025f6:	681a      	ldr	r2, [r3, #0]
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	601a      	str	r2, [r3, #0]
    pxTimeOut->xTimeOnEntering = xTickCount;
 80025fc:	4b05      	ldr	r3, [pc, #20]	; (8002614 <vTaskInternalSetTimeOutState+0x28>)
 80025fe:	681a      	ldr	r2, [r3, #0]
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	605a      	str	r2, [r3, #4]
}
 8002604:	bf00      	nop
 8002606:	370c      	adds	r7, #12
 8002608:	46bd      	mov	sp, r7
 800260a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800260e:	4770      	bx	lr
 8002610:	20012d74 	.word	0x20012d74
 8002614:	20012d60 	.word	0x20012d60

08002618 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut,
                                 TickType_t * const pxTicksToWait )
{
 8002618:	b580      	push	{r7, lr}
 800261a:	b088      	sub	sp, #32
 800261c:	af00      	add	r7, sp, #0
 800261e:	6078      	str	r0, [r7, #4]
 8002620:	6039      	str	r1, [r7, #0]
    BaseType_t xReturn;

    configASSERT( pxTimeOut );
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	2b00      	cmp	r3, #0
 8002626:	d109      	bne.n	800263c <xTaskCheckForTimeOut+0x24>
 8002628:	f04f 0350 	mov.w	r3, #80	; 0x50
 800262c:	f383 8811 	msr	BASEPRI, r3
 8002630:	f3bf 8f6f 	isb	sy
 8002634:	f3bf 8f4f 	dsb	sy
 8002638:	613b      	str	r3, [r7, #16]
 800263a:	e7fe      	b.n	800263a <xTaskCheckForTimeOut+0x22>
    configASSERT( pxTicksToWait );
 800263c:	683b      	ldr	r3, [r7, #0]
 800263e:	2b00      	cmp	r3, #0
 8002640:	d109      	bne.n	8002656 <xTaskCheckForTimeOut+0x3e>
 8002642:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002646:	f383 8811 	msr	BASEPRI, r3
 800264a:	f3bf 8f6f 	isb	sy
 800264e:	f3bf 8f4f 	dsb	sy
 8002652:	60fb      	str	r3, [r7, #12]
 8002654:	e7fe      	b.n	8002654 <xTaskCheckForTimeOut+0x3c>

    taskENTER_CRITICAL();
 8002656:	f7fe fbd3 	bl	8000e00 <vPortEnterCritical>
    {
        /* Minor optimisation.  The tick count cannot change in this block. */
        const TickType_t xConstTickCount = xTickCount;
 800265a:	4b1f      	ldr	r3, [pc, #124]	; (80026d8 <xTaskCheckForTimeOut+0xc0>)
 800265c:	681b      	ldr	r3, [r3, #0]
 800265e:	61bb      	str	r3, [r7, #24]
        const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	685b      	ldr	r3, [r3, #4]
 8002664:	69ba      	ldr	r2, [r7, #24]
 8002666:	1ad3      	subs	r3, r2, r3
 8002668:	617b      	str	r3, [r7, #20]
            }
            else
        #endif

        #if ( INCLUDE_vTaskSuspend == 1 )
            if( *pxTicksToWait == portMAX_DELAY )
 800266a:	683b      	ldr	r3, [r7, #0]
 800266c:	681b      	ldr	r3, [r3, #0]
 800266e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002672:	d102      	bne.n	800267a <xTaskCheckForTimeOut+0x62>
            {
                /* If INCLUDE_vTaskSuspend is set to 1 and the block time
                 * specified is the maximum block time then the task should block
                 * indefinitely, and therefore never time out. */
                xReturn = pdFALSE;
 8002674:	2300      	movs	r3, #0
 8002676:	61fb      	str	r3, [r7, #28]
 8002678:	e026      	b.n	80026c8 <xTaskCheckForTimeOut+0xb0>
            }
            else
        #endif

        if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	681a      	ldr	r2, [r3, #0]
 800267e:	4b17      	ldr	r3, [pc, #92]	; (80026dc <xTaskCheckForTimeOut+0xc4>)
 8002680:	681b      	ldr	r3, [r3, #0]
 8002682:	429a      	cmp	r2, r3
 8002684:	d00a      	beq.n	800269c <xTaskCheckForTimeOut+0x84>
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	685a      	ldr	r2, [r3, #4]
 800268a:	69bb      	ldr	r3, [r7, #24]
 800268c:	429a      	cmp	r2, r3
 800268e:	d805      	bhi.n	800269c <xTaskCheckForTimeOut+0x84>
            /* The tick count is greater than the time at which
             * vTaskSetTimeout() was called, but has also overflowed since
             * vTaskSetTimeOut() was called.  It must have wrapped all the way
             * around and gone past again. This passed since vTaskSetTimeout()
             * was called. */
            xReturn = pdTRUE;
 8002690:	2301      	movs	r3, #1
 8002692:	61fb      	str	r3, [r7, #28]
            *pxTicksToWait = ( TickType_t ) 0;
 8002694:	683b      	ldr	r3, [r7, #0]
 8002696:	2200      	movs	r2, #0
 8002698:	601a      	str	r2, [r3, #0]
 800269a:	e015      	b.n	80026c8 <xTaskCheckForTimeOut+0xb0>
        }
        else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800269c:	683b      	ldr	r3, [r7, #0]
 800269e:	681a      	ldr	r2, [r3, #0]
 80026a0:	697b      	ldr	r3, [r7, #20]
 80026a2:	429a      	cmp	r2, r3
 80026a4:	d90b      	bls.n	80026be <xTaskCheckForTimeOut+0xa6>
        {
            /* Not a genuine timeout. Adjust parameters for time remaining. */
            *pxTicksToWait -= xElapsedTime;
 80026a6:	683b      	ldr	r3, [r7, #0]
 80026a8:	681a      	ldr	r2, [r3, #0]
 80026aa:	697b      	ldr	r3, [r7, #20]
 80026ac:	1ad2      	subs	r2, r2, r3
 80026ae:	683b      	ldr	r3, [r7, #0]
 80026b0:	601a      	str	r2, [r3, #0]
            vTaskInternalSetTimeOutState( pxTimeOut );
 80026b2:	6878      	ldr	r0, [r7, #4]
 80026b4:	f7ff ff9a 	bl	80025ec <vTaskInternalSetTimeOutState>
            xReturn = pdFALSE;
 80026b8:	2300      	movs	r3, #0
 80026ba:	61fb      	str	r3, [r7, #28]
 80026bc:	e004      	b.n	80026c8 <xTaskCheckForTimeOut+0xb0>
        }
        else
        {
            *pxTicksToWait = ( TickType_t ) 0;
 80026be:	683b      	ldr	r3, [r7, #0]
 80026c0:	2200      	movs	r2, #0
 80026c2:	601a      	str	r2, [r3, #0]
            xReturn = pdTRUE;
 80026c4:	2301      	movs	r3, #1
 80026c6:	61fb      	str	r3, [r7, #28]
        }
    }
    taskEXIT_CRITICAL();
 80026c8:	f7fe fbc8 	bl	8000e5c <vPortExitCritical>

    return xReturn;
 80026cc:	69fb      	ldr	r3, [r7, #28]
}
 80026ce:	4618      	mov	r0, r3
 80026d0:	3720      	adds	r7, #32
 80026d2:	46bd      	mov	sp, r7
 80026d4:	bd80      	pop	{r7, pc}
 80026d6:	bf00      	nop
 80026d8:	20012d60 	.word	0x20012d60
 80026dc:	20012d74 	.word	0x20012d74

080026e0 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80026e0:	b480      	push	{r7}
 80026e2:	af00      	add	r7, sp, #0
    xYieldPending = pdTRUE;
 80026e4:	4b03      	ldr	r3, [pc, #12]	; (80026f4 <vTaskMissedYield+0x14>)
 80026e6:	2201      	movs	r2, #1
 80026e8:	601a      	str	r2, [r3, #0]
}
 80026ea:	bf00      	nop
 80026ec:	46bd      	mov	sp, r7
 80026ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026f2:	4770      	bx	lr
 80026f4:	20012d70 	.word	0x20012d70

080026f8 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80026f8:	b580      	push	{r7, lr}
 80026fa:	b082      	sub	sp, #8
 80026fc:	af00      	add	r7, sp, #0
 80026fe:	6078      	str	r0, [r7, #4]

    for( ; ; )
    {
        /* See if any tasks have deleted themselves - if so then the idle task
         * is responsible for freeing the deleted task's TCB and stack. */
        prvCheckTasksWaitingTermination();
 8002700:	f000 f852 	bl	80027a8 <prvCheckTasksWaitingTermination>
                 *
                 * A critical region is not required here as we are just reading from
                 * the list, and an occasional incorrect value will not matter.  If
                 * the ready list at the idle priority contains more than one task
                 * then a task other than the idle task is ready to execute. */
                if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8002704:	4b06      	ldr	r3, [pc, #24]	; (8002720 <prvIdleTask+0x28>)
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	2b01      	cmp	r3, #1
 800270a:	d9f9      	bls.n	8002700 <prvIdleTask+0x8>
                {
                    taskYIELD();
 800270c:	4b05      	ldr	r3, [pc, #20]	; (8002724 <prvIdleTask+0x2c>)
 800270e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002712:	601a      	str	r2, [r3, #0]
 8002714:	f3bf 8f4f 	dsb	sy
 8002718:	f3bf 8f6f 	isb	sy
        prvCheckTasksWaitingTermination();
 800271c:	e7f0      	b.n	8002700 <prvIdleTask+0x8>
 800271e:	bf00      	nop
 8002720:	20012c88 	.word	0x20012c88
 8002724:	e000ed04 	.word	0xe000ed04

08002728 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8002728:	b580      	push	{r7, lr}
 800272a:	b082      	sub	sp, #8
 800272c:	af00      	add	r7, sp, #0
    UBaseType_t uxPriority;

    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800272e:	2300      	movs	r3, #0
 8002730:	607b      	str	r3, [r7, #4]
 8002732:	e00c      	b.n	800274e <prvInitialiseTaskLists+0x26>
    {
        vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8002734:	687a      	ldr	r2, [r7, #4]
 8002736:	4613      	mov	r3, r2
 8002738:	009b      	lsls	r3, r3, #2
 800273a:	4413      	add	r3, r2
 800273c:	009b      	lsls	r3, r3, #2
 800273e:	4a12      	ldr	r2, [pc, #72]	; (8002788 <prvInitialiseTaskLists+0x60>)
 8002740:	4413      	add	r3, r2
 8002742:	4618      	mov	r0, r3
 8002744:	f7fe f980 	bl	8000a48 <vListInitialise>
    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	3301      	adds	r3, #1
 800274c:	607b      	str	r3, [r7, #4]
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	2b04      	cmp	r3, #4
 8002752:	d9ef      	bls.n	8002734 <prvInitialiseTaskLists+0xc>
    }

    vListInitialise( &xDelayedTaskList1 );
 8002754:	480d      	ldr	r0, [pc, #52]	; (800278c <prvInitialiseTaskLists+0x64>)
 8002756:	f7fe f977 	bl	8000a48 <vListInitialise>
    vListInitialise( &xDelayedTaskList2 );
 800275a:	480d      	ldr	r0, [pc, #52]	; (8002790 <prvInitialiseTaskLists+0x68>)
 800275c:	f7fe f974 	bl	8000a48 <vListInitialise>
    vListInitialise( &xPendingReadyList );
 8002760:	480c      	ldr	r0, [pc, #48]	; (8002794 <prvInitialiseTaskLists+0x6c>)
 8002762:	f7fe f971 	bl	8000a48 <vListInitialise>

    #if ( INCLUDE_vTaskDelete == 1 )
        {
            vListInitialise( &xTasksWaitingTermination );
 8002766:	480c      	ldr	r0, [pc, #48]	; (8002798 <prvInitialiseTaskLists+0x70>)
 8002768:	f7fe f96e 	bl	8000a48 <vListInitialise>
        }
    #endif /* INCLUDE_vTaskDelete */

    #if ( INCLUDE_vTaskSuspend == 1 )
        {
            vListInitialise( &xSuspendedTaskList );
 800276c:	480b      	ldr	r0, [pc, #44]	; (800279c <prvInitialiseTaskLists+0x74>)
 800276e:	f7fe f96b 	bl	8000a48 <vListInitialise>
        }
    #endif /* INCLUDE_vTaskSuspend */

    /* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
     * using list2. */
    pxDelayedTaskList = &xDelayedTaskList1;
 8002772:	4b0b      	ldr	r3, [pc, #44]	; (80027a0 <prvInitialiseTaskLists+0x78>)
 8002774:	4a05      	ldr	r2, [pc, #20]	; (800278c <prvInitialiseTaskLists+0x64>)
 8002776:	601a      	str	r2, [r3, #0]
    pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8002778:	4b0a      	ldr	r3, [pc, #40]	; (80027a4 <prvInitialiseTaskLists+0x7c>)
 800277a:	4a05      	ldr	r2, [pc, #20]	; (8002790 <prvInitialiseTaskLists+0x68>)
 800277c:	601a      	str	r2, [r3, #0]
}
 800277e:	bf00      	nop
 8002780:	3708      	adds	r7, #8
 8002782:	46bd      	mov	sp, r7
 8002784:	bd80      	pop	{r7, pc}
 8002786:	bf00      	nop
 8002788:	20012c88 	.word	0x20012c88
 800278c:	20012cec 	.word	0x20012cec
 8002790:	20012d00 	.word	0x20012d00
 8002794:	20012d1c 	.word	0x20012d1c
 8002798:	20012d30 	.word	0x20012d30
 800279c:	20012d48 	.word	0x20012d48
 80027a0:	20012d14 	.word	0x20012d14
 80027a4:	20012d18 	.word	0x20012d18

080027a8 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80027a8:	b580      	push	{r7, lr}
 80027aa:	b082      	sub	sp, #8
 80027ac:	af00      	add	r7, sp, #0
        {
            TCB_t * pxTCB;

            /* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
             * being called too often in the idle task. */
            while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80027ae:	e019      	b.n	80027e4 <prvCheckTasksWaitingTermination+0x3c>
            {
                taskENTER_CRITICAL();
 80027b0:	f7fe fb26 	bl	8000e00 <vPortEnterCritical>
                {
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80027b4:	4b0f      	ldr	r3, [pc, #60]	; (80027f4 <prvCheckTasksWaitingTermination+0x4c>)
 80027b6:	68db      	ldr	r3, [r3, #12]
 80027b8:	68db      	ldr	r3, [r3, #12]
 80027ba:	607b      	str	r3, [r7, #4]
                    ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	3304      	adds	r3, #4
 80027c0:	4618      	mov	r0, r3
 80027c2:	f7fe f9cb 	bl	8000b5c <uxListRemove>
                    --uxCurrentNumberOfTasks;
 80027c6:	4b0c      	ldr	r3, [pc, #48]	; (80027f8 <prvCheckTasksWaitingTermination+0x50>)
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	3b01      	subs	r3, #1
 80027cc:	4a0a      	ldr	r2, [pc, #40]	; (80027f8 <prvCheckTasksWaitingTermination+0x50>)
 80027ce:	6013      	str	r3, [r2, #0]
                    --uxDeletedTasksWaitingCleanUp;
 80027d0:	4b0a      	ldr	r3, [pc, #40]	; (80027fc <prvCheckTasksWaitingTermination+0x54>)
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	3b01      	subs	r3, #1
 80027d6:	4a09      	ldr	r2, [pc, #36]	; (80027fc <prvCheckTasksWaitingTermination+0x54>)
 80027d8:	6013      	str	r3, [r2, #0]
                }
                taskEXIT_CRITICAL();
 80027da:	f7fe fb3f 	bl	8000e5c <vPortExitCritical>

                prvDeleteTCB( pxTCB );
 80027de:	6878      	ldr	r0, [r7, #4]
 80027e0:	f000 f80e 	bl	8002800 <prvDeleteTCB>
            while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80027e4:	4b05      	ldr	r3, [pc, #20]	; (80027fc <prvCheckTasksWaitingTermination+0x54>)
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	2b00      	cmp	r3, #0
 80027ea:	d1e1      	bne.n	80027b0 <prvCheckTasksWaitingTermination+0x8>
            }
        }
    #endif /* INCLUDE_vTaskDelete */
}
 80027ec:	bf00      	nop
 80027ee:	3708      	adds	r7, #8
 80027f0:	46bd      	mov	sp, r7
 80027f2:	bd80      	pop	{r7, pc}
 80027f4:	20012d30 	.word	0x20012d30
 80027f8:	20012d5c 	.word	0x20012d5c
 80027fc:	20012d44 	.word	0x20012d44

08002800 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

    static void prvDeleteTCB( TCB_t * pxTCB )
    {
 8002800:	b580      	push	{r7, lr}
 8002802:	b082      	sub	sp, #8
 8002804:	af00      	add	r7, sp, #0
 8002806:	6078      	str	r0, [r7, #4]

        #if ( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
            {
                /* The task can only have been allocated dynamically - free both
                 * the stack and TCB. */
                vPortFree( pxTCB->pxStack );
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800280c:	4618      	mov	r0, r3
 800280e:	f7fe fcef 	bl	80011f0 <vPortFree>
                vPortFree( pxTCB );
 8002812:	6878      	ldr	r0, [r7, #4]
 8002814:	f7fe fcec 	bl	80011f0 <vPortFree>
                    configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB );
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
    }
 8002818:	bf00      	nop
 800281a:	3708      	adds	r7, #8
 800281c:	46bd      	mov	sp, r7
 800281e:	bd80      	pop	{r7, pc}

08002820 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8002820:	b480      	push	{r7}
 8002822:	af00      	add	r7, sp, #0
    if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8002824:	4b0a      	ldr	r3, [pc, #40]	; (8002850 <prvResetNextTaskUnblockTime+0x30>)
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	681b      	ldr	r3, [r3, #0]
 800282a:	2b00      	cmp	r3, #0
 800282c:	d104      	bne.n	8002838 <prvResetNextTaskUnblockTime+0x18>
    {
        /* The new current delayed list is empty.  Set xNextTaskUnblockTime to
         * the maximum possible value so it is  extremely unlikely that the
         * if( xTickCount >= xNextTaskUnblockTime ) test will pass until
         * there is an item in the delayed list. */
        xNextTaskUnblockTime = portMAX_DELAY;
 800282e:	4b09      	ldr	r3, [pc, #36]	; (8002854 <prvResetNextTaskUnblockTime+0x34>)
 8002830:	f04f 32ff 	mov.w	r2, #4294967295
 8002834:	601a      	str	r2, [r3, #0]
         * the item at the head of the delayed list.  This is the time at
         * which the task at the head of the delayed list should be removed
         * from the Blocked state. */
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
    }
}
 8002836:	e005      	b.n	8002844 <prvResetNextTaskUnblockTime+0x24>
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
 8002838:	4b05      	ldr	r3, [pc, #20]	; (8002850 <prvResetNextTaskUnblockTime+0x30>)
 800283a:	681b      	ldr	r3, [r3, #0]
 800283c:	68db      	ldr	r3, [r3, #12]
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	4a04      	ldr	r2, [pc, #16]	; (8002854 <prvResetNextTaskUnblockTime+0x34>)
 8002842:	6013      	str	r3, [r2, #0]
}
 8002844:	bf00      	nop
 8002846:	46bd      	mov	sp, r7
 8002848:	f85d 7b04 	ldr.w	r7, [sp], #4
 800284c:	4770      	bx	lr
 800284e:	bf00      	nop
 8002850:	20012d14 	.word	0x20012d14
 8002854:	20012d7c 	.word	0x20012d7c

08002858 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

    BaseType_t xTaskGetSchedulerState( void )
    {
 8002858:	b480      	push	{r7}
 800285a:	b083      	sub	sp, #12
 800285c:	af00      	add	r7, sp, #0
        BaseType_t xReturn;

        if( xSchedulerRunning == pdFALSE )
 800285e:	4b0b      	ldr	r3, [pc, #44]	; (800288c <xTaskGetSchedulerState+0x34>)
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	2b00      	cmp	r3, #0
 8002864:	d102      	bne.n	800286c <xTaskGetSchedulerState+0x14>
        {
            xReturn = taskSCHEDULER_NOT_STARTED;
 8002866:	2301      	movs	r3, #1
 8002868:	607b      	str	r3, [r7, #4]
 800286a:	e008      	b.n	800287e <xTaskGetSchedulerState+0x26>
        }
        else
        {
            if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800286c:	4b08      	ldr	r3, [pc, #32]	; (8002890 <xTaskGetSchedulerState+0x38>)
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	2b00      	cmp	r3, #0
 8002872:	d102      	bne.n	800287a <xTaskGetSchedulerState+0x22>
            {
                xReturn = taskSCHEDULER_RUNNING;
 8002874:	2302      	movs	r3, #2
 8002876:	607b      	str	r3, [r7, #4]
 8002878:	e001      	b.n	800287e <xTaskGetSchedulerState+0x26>
            }
            else
            {
                xReturn = taskSCHEDULER_SUSPENDED;
 800287a:	2300      	movs	r3, #0
 800287c:	607b      	str	r3, [r7, #4]
            }
        }

        return xReturn;
 800287e:	687b      	ldr	r3, [r7, #4]
    }
 8002880:	4618      	mov	r0, r3
 8002882:	370c      	adds	r7, #12
 8002884:	46bd      	mov	sp, r7
 8002886:	f85d 7b04 	ldr.w	r7, [sp], #4
 800288a:	4770      	bx	lr
 800288c:	20012d68 	.word	0x20012d68
 8002890:	20012d84 	.word	0x20012d84

08002894 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

    BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
    {
 8002894:	b580      	push	{r7, lr}
 8002896:	b086      	sub	sp, #24
 8002898:	af00      	add	r7, sp, #0
 800289a:	6078      	str	r0, [r7, #4]
        TCB_t * const pxTCB = pxMutexHolder;
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	613b      	str	r3, [r7, #16]
        BaseType_t xReturn = pdFALSE;
 80028a0:	2300      	movs	r3, #0
 80028a2:	617b      	str	r3, [r7, #20]

        if( pxMutexHolder != NULL )
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	2b00      	cmp	r3, #0
 80028a8:	d061      	beq.n	800296e <xTaskPriorityDisinherit+0xda>
        {
            /* A task can only have an inherited priority if it holds the mutex.
             * If the mutex is held by a task then it cannot be given from an
             * interrupt, and if a mutex is given by the holding task then it must
             * be the running state task. */
            configASSERT( pxTCB == pxCurrentTCB );
 80028aa:	4b33      	ldr	r3, [pc, #204]	; (8002978 <xTaskPriorityDisinherit+0xe4>)
 80028ac:	681b      	ldr	r3, [r3, #0]
 80028ae:	693a      	ldr	r2, [r7, #16]
 80028b0:	429a      	cmp	r2, r3
 80028b2:	d009      	beq.n	80028c8 <xTaskPriorityDisinherit+0x34>
 80028b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80028b8:	f383 8811 	msr	BASEPRI, r3
 80028bc:	f3bf 8f6f 	isb	sy
 80028c0:	f3bf 8f4f 	dsb	sy
 80028c4:	60fb      	str	r3, [r7, #12]
 80028c6:	e7fe      	b.n	80028c6 <xTaskPriorityDisinherit+0x32>
            configASSERT( pxTCB->uxMutexesHeld );
 80028c8:	693b      	ldr	r3, [r7, #16]
 80028ca:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80028cc:	2b00      	cmp	r3, #0
 80028ce:	d109      	bne.n	80028e4 <xTaskPriorityDisinherit+0x50>
 80028d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80028d4:	f383 8811 	msr	BASEPRI, r3
 80028d8:	f3bf 8f6f 	isb	sy
 80028dc:	f3bf 8f4f 	dsb	sy
 80028e0:	60bb      	str	r3, [r7, #8]
 80028e2:	e7fe      	b.n	80028e2 <xTaskPriorityDisinherit+0x4e>
            ( pxTCB->uxMutexesHeld )--;
 80028e4:	693b      	ldr	r3, [r7, #16]
 80028e6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80028e8:	1e5a      	subs	r2, r3, #1
 80028ea:	693b      	ldr	r3, [r7, #16]
 80028ec:	64da      	str	r2, [r3, #76]	; 0x4c

            /* Has the holder of the mutex inherited the priority of another
             * task? */
            if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80028ee:	693b      	ldr	r3, [r7, #16]
 80028f0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80028f2:	693b      	ldr	r3, [r7, #16]
 80028f4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80028f6:	429a      	cmp	r2, r3
 80028f8:	d039      	beq.n	800296e <xTaskPriorityDisinherit+0xda>
            {
                /* Only disinherit if no other mutexes are held. */
                if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80028fa:	693b      	ldr	r3, [r7, #16]
 80028fc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80028fe:	2b00      	cmp	r3, #0
 8002900:	d135      	bne.n	800296e <xTaskPriorityDisinherit+0xda>
                    /* A task can only have an inherited priority if it holds
                     * the mutex.  If the mutex is held by a task then it cannot be
                     * given from an interrupt, and if a mutex is given by the
                     * holding task then it must be the running state task.  Remove
                     * the holding task from the ready list. */
                    if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8002902:	693b      	ldr	r3, [r7, #16]
 8002904:	3304      	adds	r3, #4
 8002906:	4618      	mov	r0, r3
 8002908:	f7fe f928 	bl	8000b5c <uxListRemove>
 800290c:	4603      	mov	r3, r0
 800290e:	2b00      	cmp	r3, #0
 8002910:	d10a      	bne.n	8002928 <xTaskPriorityDisinherit+0x94>
                    {
                        portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
 8002912:	693b      	ldr	r3, [r7, #16]
 8002914:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002916:	2201      	movs	r2, #1
 8002918:	fa02 f303 	lsl.w	r3, r2, r3
 800291c:	43da      	mvns	r2, r3
 800291e:	4b17      	ldr	r3, [pc, #92]	; (800297c <xTaskPriorityDisinherit+0xe8>)
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	4013      	ands	r3, r2
 8002924:	4a15      	ldr	r2, [pc, #84]	; (800297c <xTaskPriorityDisinherit+0xe8>)
 8002926:	6013      	str	r3, [r2, #0]
                    }

                    /* Disinherit the priority before adding the task into the
                     * new  ready list. */
                    traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
                    pxTCB->uxPriority = pxTCB->uxBasePriority;
 8002928:	693b      	ldr	r3, [r7, #16]
 800292a:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800292c:	693b      	ldr	r3, [r7, #16]
 800292e:	62da      	str	r2, [r3, #44]	; 0x2c

                    /* Reset the event list item value.  It cannot be in use for
                     * any other purpose if this task is running, and it must be
                     * running to give back the mutex. */
                    listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002930:	693b      	ldr	r3, [r7, #16]
 8002932:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002934:	f1c3 0205 	rsb	r2, r3, #5
 8002938:	693b      	ldr	r3, [r7, #16]
 800293a:	619a      	str	r2, [r3, #24]
                    prvAddTaskToReadyList( pxTCB );
 800293c:	693b      	ldr	r3, [r7, #16]
 800293e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002940:	2201      	movs	r2, #1
 8002942:	409a      	lsls	r2, r3
 8002944:	4b0d      	ldr	r3, [pc, #52]	; (800297c <xTaskPriorityDisinherit+0xe8>)
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	4313      	orrs	r3, r2
 800294a:	4a0c      	ldr	r2, [pc, #48]	; (800297c <xTaskPriorityDisinherit+0xe8>)
 800294c:	6013      	str	r3, [r2, #0]
 800294e:	693b      	ldr	r3, [r7, #16]
 8002950:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002952:	4613      	mov	r3, r2
 8002954:	009b      	lsls	r3, r3, #2
 8002956:	4413      	add	r3, r2
 8002958:	009b      	lsls	r3, r3, #2
 800295a:	4a09      	ldr	r2, [pc, #36]	; (8002980 <xTaskPriorityDisinherit+0xec>)
 800295c:	441a      	add	r2, r3
 800295e:	693b      	ldr	r3, [r7, #16]
 8002960:	3304      	adds	r3, #4
 8002962:	4619      	mov	r1, r3
 8002964:	4610      	mov	r0, r2
 8002966:	f7fe f89c 	bl	8000aa2 <vListInsertEnd>
                     * in an order different to that in which they were taken.
                     * If a context switch did not occur when the first mutex was
                     * returned, even if a task was waiting on it, then a context
                     * switch should occur when the last mutex is returned whether
                     * a task is waiting on it or not. */
                    xReturn = pdTRUE;
 800296a:	2301      	movs	r3, #1
 800296c:	617b      	str	r3, [r7, #20]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        return xReturn;
 800296e:	697b      	ldr	r3, [r7, #20]
    }
 8002970:	4618      	mov	r0, r3
 8002972:	3718      	adds	r7, #24
 8002974:	46bd      	mov	sp, r7
 8002976:	bd80      	pop	{r7, pc}
 8002978:	20012c84 	.word	0x20012c84
 800297c:	20012d64 	.word	0x20012d64
 8002980:	20012c88 	.word	0x20012c88

08002984 <prvAddCurrentTaskToDelayedList>:
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait,
                                            const BaseType_t xCanBlockIndefinitely )
{
 8002984:	b580      	push	{r7, lr}
 8002986:	b084      	sub	sp, #16
 8002988:	af00      	add	r7, sp, #0
 800298a:	6078      	str	r0, [r7, #4]
 800298c:	6039      	str	r1, [r7, #0]
    TickType_t xTimeToWake;
    const TickType_t xConstTickCount = xTickCount;
 800298e:	4b29      	ldr	r3, [pc, #164]	; (8002a34 <prvAddCurrentTaskToDelayedList+0xb0>)
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	60fb      	str	r3, [r7, #12]
        }
    #endif

    /* Remove the task from the ready list before adding it to the blocked list
     * as the same list item is used for both lists. */
    if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8002994:	4b28      	ldr	r3, [pc, #160]	; (8002a38 <prvAddCurrentTaskToDelayedList+0xb4>)
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	3304      	adds	r3, #4
 800299a:	4618      	mov	r0, r3
 800299c:	f7fe f8de 	bl	8000b5c <uxListRemove>
 80029a0:	4603      	mov	r3, r0
 80029a2:	2b00      	cmp	r3, #0
 80029a4:	d10b      	bne.n	80029be <prvAddCurrentTaskToDelayedList+0x3a>
    {
        /* The current task must be in a ready list, so there is no need to
         * check, and the port reset macro can be called directly. */
        portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 80029a6:	4b24      	ldr	r3, [pc, #144]	; (8002a38 <prvAddCurrentTaskToDelayedList+0xb4>)
 80029a8:	681b      	ldr	r3, [r3, #0]
 80029aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80029ac:	2201      	movs	r2, #1
 80029ae:	fa02 f303 	lsl.w	r3, r2, r3
 80029b2:	43da      	mvns	r2, r3
 80029b4:	4b21      	ldr	r3, [pc, #132]	; (8002a3c <prvAddCurrentTaskToDelayedList+0xb8>)
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	4013      	ands	r3, r2
 80029ba:	4a20      	ldr	r2, [pc, #128]	; (8002a3c <prvAddCurrentTaskToDelayedList+0xb8>)
 80029bc:	6013      	str	r3, [r2, #0]
        mtCOVERAGE_TEST_MARKER();
    }

    #if ( INCLUDE_vTaskSuspend == 1 )
        {
            if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80029c4:	d10a      	bne.n	80029dc <prvAddCurrentTaskToDelayedList+0x58>
 80029c6:	683b      	ldr	r3, [r7, #0]
 80029c8:	2b00      	cmp	r3, #0
 80029ca:	d007      	beq.n	80029dc <prvAddCurrentTaskToDelayedList+0x58>
            {
                /* Add the task to the suspended task list instead of a delayed task
                 * list to ensure it is not woken by a timing event.  It will block
                 * indefinitely. */
                vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80029cc:	4b1a      	ldr	r3, [pc, #104]	; (8002a38 <prvAddCurrentTaskToDelayedList+0xb4>)
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	3304      	adds	r3, #4
 80029d2:	4619      	mov	r1, r3
 80029d4:	481a      	ldr	r0, [pc, #104]	; (8002a40 <prvAddCurrentTaskToDelayedList+0xbc>)
 80029d6:	f7fe f864 	bl	8000aa2 <vListInsertEnd>

            /* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
            ( void ) xCanBlockIndefinitely;
        }
    #endif /* INCLUDE_vTaskSuspend */
}
 80029da:	e026      	b.n	8002a2a <prvAddCurrentTaskToDelayedList+0xa6>
                xTimeToWake = xConstTickCount + xTicksToWait;
 80029dc:	68fa      	ldr	r2, [r7, #12]
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	4413      	add	r3, r2
 80029e2:	60bb      	str	r3, [r7, #8]
                listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80029e4:	4b14      	ldr	r3, [pc, #80]	; (8002a38 <prvAddCurrentTaskToDelayedList+0xb4>)
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	68ba      	ldr	r2, [r7, #8]
 80029ea:	605a      	str	r2, [r3, #4]
                if( xTimeToWake < xConstTickCount )
 80029ec:	68ba      	ldr	r2, [r7, #8]
 80029ee:	68fb      	ldr	r3, [r7, #12]
 80029f0:	429a      	cmp	r2, r3
 80029f2:	d209      	bcs.n	8002a08 <prvAddCurrentTaskToDelayedList+0x84>
                    vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80029f4:	4b13      	ldr	r3, [pc, #76]	; (8002a44 <prvAddCurrentTaskToDelayedList+0xc0>)
 80029f6:	681a      	ldr	r2, [r3, #0]
 80029f8:	4b0f      	ldr	r3, [pc, #60]	; (8002a38 <prvAddCurrentTaskToDelayedList+0xb4>)
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	3304      	adds	r3, #4
 80029fe:	4619      	mov	r1, r3
 8002a00:	4610      	mov	r0, r2
 8002a02:	f7fe f872 	bl	8000aea <vListInsert>
}
 8002a06:	e010      	b.n	8002a2a <prvAddCurrentTaskToDelayedList+0xa6>
                    vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8002a08:	4b0f      	ldr	r3, [pc, #60]	; (8002a48 <prvAddCurrentTaskToDelayedList+0xc4>)
 8002a0a:	681a      	ldr	r2, [r3, #0]
 8002a0c:	4b0a      	ldr	r3, [pc, #40]	; (8002a38 <prvAddCurrentTaskToDelayedList+0xb4>)
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	3304      	adds	r3, #4
 8002a12:	4619      	mov	r1, r3
 8002a14:	4610      	mov	r0, r2
 8002a16:	f7fe f868 	bl	8000aea <vListInsert>
                    if( xTimeToWake < xNextTaskUnblockTime )
 8002a1a:	4b0c      	ldr	r3, [pc, #48]	; (8002a4c <prvAddCurrentTaskToDelayedList+0xc8>)
 8002a1c:	681b      	ldr	r3, [r3, #0]
 8002a1e:	68ba      	ldr	r2, [r7, #8]
 8002a20:	429a      	cmp	r2, r3
 8002a22:	d202      	bcs.n	8002a2a <prvAddCurrentTaskToDelayedList+0xa6>
                        xNextTaskUnblockTime = xTimeToWake;
 8002a24:	4a09      	ldr	r2, [pc, #36]	; (8002a4c <prvAddCurrentTaskToDelayedList+0xc8>)
 8002a26:	68bb      	ldr	r3, [r7, #8]
 8002a28:	6013      	str	r3, [r2, #0]
}
 8002a2a:	bf00      	nop
 8002a2c:	3710      	adds	r7, #16
 8002a2e:	46bd      	mov	sp, r7
 8002a30:	bd80      	pop	{r7, pc}
 8002a32:	bf00      	nop
 8002a34:	20012d60 	.word	0x20012d60
 8002a38:	20012c84 	.word	0x20012c84
 8002a3c:	20012d64 	.word	0x20012d64
 8002a40:	20012d48 	.word	0x20012d48
 8002a44:	20012d18 	.word	0x20012d18
 8002a48:	20012d14 	.word	0x20012d14
 8002a4c:	20012d7c 	.word	0x20012d7c

08002a50 <xTimerCreateTimerTask>:
                                       TimerCallbackFunction_t pxCallbackFunction,
                                       Timer_t * pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

    BaseType_t xTimerCreateTimerTask( void )
    {
 8002a50:	b580      	push	{r7, lr}
 8002a52:	b084      	sub	sp, #16
 8002a54:	af02      	add	r7, sp, #8
        BaseType_t xReturn = pdFAIL;
 8002a56:	2300      	movs	r3, #0
 8002a58:	607b      	str	r3, [r7, #4]

        /* This function is called when the scheduler is started if
         * configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
         * timer service task has been created/initialised.  If timers have already
         * been created then the initialisation will already have been performed. */
        prvCheckForValidListAndQueue();
 8002a5a:	f000 fad1 	bl	8003000 <prvCheckForValidListAndQueue>

        if( xTimerQueue != NULL )
 8002a5e:	4b11      	ldr	r3, [pc, #68]	; (8002aa4 <xTimerCreateTimerTask+0x54>)
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	2b00      	cmp	r3, #0
 8002a64:	d00b      	beq.n	8002a7e <xTimerCreateTimerTask+0x2e>
                        xReturn = pdPASS;
                    }
                }
            #else /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */
                {
                    xReturn = xTaskCreate( prvTimerTask,
 8002a66:	4b10      	ldr	r3, [pc, #64]	; (8002aa8 <xTimerCreateTimerTask+0x58>)
 8002a68:	9301      	str	r3, [sp, #4]
 8002a6a:	2302      	movs	r3, #2
 8002a6c:	9300      	str	r3, [sp, #0]
 8002a6e:	2300      	movs	r3, #0
 8002a70:	f44f 7282 	mov.w	r2, #260	; 0x104
 8002a74:	490d      	ldr	r1, [pc, #52]	; (8002aac <xTimerCreateTimerTask+0x5c>)
 8002a76:	480e      	ldr	r0, [pc, #56]	; (8002ab0 <xTimerCreateTimerTask+0x60>)
 8002a78:	f7ff f9a8 	bl	8001dcc <xTaskCreate>
 8002a7c:	6078      	str	r0, [r7, #4]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        configASSERT( xReturn );
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	2b00      	cmp	r3, #0
 8002a82:	d109      	bne.n	8002a98 <xTimerCreateTimerTask+0x48>
 8002a84:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002a88:	f383 8811 	msr	BASEPRI, r3
 8002a8c:	f3bf 8f6f 	isb	sy
 8002a90:	f3bf 8f4f 	dsb	sy
 8002a94:	603b      	str	r3, [r7, #0]
 8002a96:	e7fe      	b.n	8002a96 <xTimerCreateTimerTask+0x46>
        return xReturn;
 8002a98:	687b      	ldr	r3, [r7, #4]
    }
 8002a9a:	4618      	mov	r0, r3
 8002a9c:	3708      	adds	r7, #8
 8002a9e:	46bd      	mov	sp, r7
 8002aa0:	bd80      	pop	{r7, pc}
 8002aa2:	bf00      	nop
 8002aa4:	20012db8 	.word	0x20012db8
 8002aa8:	20012dbc 	.word	0x20012dbc
 8002aac:	08003740 	.word	0x08003740
 8002ab0:	08002be5 	.word	0x08002be5

08002ab4 <xTimerGenericCommand>:
    BaseType_t xTimerGenericCommand( TimerHandle_t xTimer,
                                     const BaseType_t xCommandID,
                                     const TickType_t xOptionalValue,
                                     BaseType_t * const pxHigherPriorityTaskWoken,
                                     const TickType_t xTicksToWait )
    {
 8002ab4:	b580      	push	{r7, lr}
 8002ab6:	b08a      	sub	sp, #40	; 0x28
 8002ab8:	af00      	add	r7, sp, #0
 8002aba:	60f8      	str	r0, [r7, #12]
 8002abc:	60b9      	str	r1, [r7, #8]
 8002abe:	607a      	str	r2, [r7, #4]
 8002ac0:	603b      	str	r3, [r7, #0]
        BaseType_t xReturn = pdFAIL;
 8002ac2:	2300      	movs	r3, #0
 8002ac4:	627b      	str	r3, [r7, #36]	; 0x24
        DaemonTaskMessage_t xMessage;

        configASSERT( xTimer );
 8002ac6:	68fb      	ldr	r3, [r7, #12]
 8002ac8:	2b00      	cmp	r3, #0
 8002aca:	d109      	bne.n	8002ae0 <xTimerGenericCommand+0x2c>
 8002acc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002ad0:	f383 8811 	msr	BASEPRI, r3
 8002ad4:	f3bf 8f6f 	isb	sy
 8002ad8:	f3bf 8f4f 	dsb	sy
 8002adc:	623b      	str	r3, [r7, #32]
 8002ade:	e7fe      	b.n	8002ade <xTimerGenericCommand+0x2a>

        /* Send a message to the timer service task to perform a particular action
         * on a particular timer definition. */
        if( xTimerQueue != NULL )
 8002ae0:	4b19      	ldr	r3, [pc, #100]	; (8002b48 <xTimerGenericCommand+0x94>)
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	2b00      	cmp	r3, #0
 8002ae6:	d02a      	beq.n	8002b3e <xTimerGenericCommand+0x8a>
        {
            /* Send a command to the timer service task to start the xTimer timer. */
            xMessage.xMessageID = xCommandID;
 8002ae8:	68bb      	ldr	r3, [r7, #8]
 8002aea:	617b      	str	r3, [r7, #20]
            xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	61bb      	str	r3, [r7, #24]
            xMessage.u.xTimerParameters.pxTimer = xTimer;
 8002af0:	68fb      	ldr	r3, [r7, #12]
 8002af2:	61fb      	str	r3, [r7, #28]

            if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8002af4:	68bb      	ldr	r3, [r7, #8]
 8002af6:	2b05      	cmp	r3, #5
 8002af8:	dc18      	bgt.n	8002b2c <xTimerGenericCommand+0x78>
            {
                if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8002afa:	f7ff fead 	bl	8002858 <xTaskGetSchedulerState>
 8002afe:	4603      	mov	r3, r0
 8002b00:	2b02      	cmp	r3, #2
 8002b02:	d109      	bne.n	8002b18 <xTimerGenericCommand+0x64>
                {
                    xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8002b04:	4b10      	ldr	r3, [pc, #64]	; (8002b48 <xTimerGenericCommand+0x94>)
 8002b06:	6818      	ldr	r0, [r3, #0]
 8002b08:	f107 0114 	add.w	r1, r7, #20
 8002b0c:	2300      	movs	r3, #0
 8002b0e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002b10:	f7fe fd74 	bl	80015fc <xQueueGenericSend>
 8002b14:	6278      	str	r0, [r7, #36]	; 0x24
 8002b16:	e012      	b.n	8002b3e <xTimerGenericCommand+0x8a>
                }
                else
                {
                    xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8002b18:	4b0b      	ldr	r3, [pc, #44]	; (8002b48 <xTimerGenericCommand+0x94>)
 8002b1a:	6818      	ldr	r0, [r3, #0]
 8002b1c:	f107 0114 	add.w	r1, r7, #20
 8002b20:	2300      	movs	r3, #0
 8002b22:	2200      	movs	r2, #0
 8002b24:	f7fe fd6a 	bl	80015fc <xQueueGenericSend>
 8002b28:	6278      	str	r0, [r7, #36]	; 0x24
 8002b2a:	e008      	b.n	8002b3e <xTimerGenericCommand+0x8a>
                }
            }
            else
            {
                xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8002b2c:	4b06      	ldr	r3, [pc, #24]	; (8002b48 <xTimerGenericCommand+0x94>)
 8002b2e:	6818      	ldr	r0, [r3, #0]
 8002b30:	f107 0114 	add.w	r1, r7, #20
 8002b34:	2300      	movs	r3, #0
 8002b36:	683a      	ldr	r2, [r7, #0]
 8002b38:	f7fe fe5a 	bl	80017f0 <xQueueGenericSendFromISR>
 8002b3c:	6278      	str	r0, [r7, #36]	; 0x24
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        return xReturn;
 8002b3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    }
 8002b40:	4618      	mov	r0, r3
 8002b42:	3728      	adds	r7, #40	; 0x28
 8002b44:	46bd      	mov	sp, r7
 8002b46:	bd80      	pop	{r7, pc}
 8002b48:	20012db8 	.word	0x20012db8

08002b4c <prvProcessExpiredTimer>:
    }
/*-----------------------------------------------------------*/

    static void prvProcessExpiredTimer( const TickType_t xNextExpireTime,
                                        const TickType_t xTimeNow )
    {
 8002b4c:	b580      	push	{r7, lr}
 8002b4e:	b088      	sub	sp, #32
 8002b50:	af02      	add	r7, sp, #8
 8002b52:	6078      	str	r0, [r7, #4]
 8002b54:	6039      	str	r1, [r7, #0]
        BaseType_t xResult;
        Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002b56:	4b22      	ldr	r3, [pc, #136]	; (8002be0 <prvProcessExpiredTimer+0x94>)
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	68db      	ldr	r3, [r3, #12]
 8002b5c:	68db      	ldr	r3, [r3, #12]
 8002b5e:	617b      	str	r3, [r7, #20]

        /* Remove the timer from the list of active timers.  A check has already
         * been performed to ensure the list is not empty. */

        ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8002b60:	697b      	ldr	r3, [r7, #20]
 8002b62:	3304      	adds	r3, #4
 8002b64:	4618      	mov	r0, r3
 8002b66:	f7fd fff9 	bl	8000b5c <uxListRemove>
        traceTIMER_EXPIRED( pxTimer );

        /* If the timer is an auto-reload timer then calculate the next
         * expiry time and re-insert the timer in the list of active timers. */
        if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8002b6a:	697b      	ldr	r3, [r7, #20]
 8002b6c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8002b70:	f003 0304 	and.w	r3, r3, #4
 8002b74:	2b00      	cmp	r3, #0
 8002b76:	d021      	beq.n	8002bbc <prvProcessExpiredTimer+0x70>
        {
            /* The timer is inserted into a list using a time relative to anything
             * other than the current time.  It will therefore be inserted into the
             * correct list relative to the time this task thinks it is now. */
            if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8002b78:	697b      	ldr	r3, [r7, #20]
 8002b7a:	699a      	ldr	r2, [r3, #24]
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	18d1      	adds	r1, r2, r3
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	683a      	ldr	r2, [r7, #0]
 8002b84:	6978      	ldr	r0, [r7, #20]
 8002b86:	f000 f8d1 	bl	8002d2c <prvInsertTimerInActiveList>
 8002b8a:	4603      	mov	r3, r0
 8002b8c:	2b00      	cmp	r3, #0
 8002b8e:	d01e      	beq.n	8002bce <prvProcessExpiredTimer+0x82>
            {
                /* The timer expired before it was added to the active timer
                 * list.  Reload it now.  */
                xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8002b90:	2300      	movs	r3, #0
 8002b92:	9300      	str	r3, [sp, #0]
 8002b94:	2300      	movs	r3, #0
 8002b96:	687a      	ldr	r2, [r7, #4]
 8002b98:	2100      	movs	r1, #0
 8002b9a:	6978      	ldr	r0, [r7, #20]
 8002b9c:	f7ff ff8a 	bl	8002ab4 <xTimerGenericCommand>
 8002ba0:	6138      	str	r0, [r7, #16]
                configASSERT( xResult );
 8002ba2:	693b      	ldr	r3, [r7, #16]
 8002ba4:	2b00      	cmp	r3, #0
 8002ba6:	d112      	bne.n	8002bce <prvProcessExpiredTimer+0x82>
 8002ba8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002bac:	f383 8811 	msr	BASEPRI, r3
 8002bb0:	f3bf 8f6f 	isb	sy
 8002bb4:	f3bf 8f4f 	dsb	sy
 8002bb8:	60fb      	str	r3, [r7, #12]
 8002bba:	e7fe      	b.n	8002bba <prvProcessExpiredTimer+0x6e>
                mtCOVERAGE_TEST_MARKER();
            }
        }
        else
        {
            pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8002bbc:	697b      	ldr	r3, [r7, #20]
 8002bbe:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8002bc2:	f023 0301 	bic.w	r3, r3, #1
 8002bc6:	b2da      	uxtb	r2, r3
 8002bc8:	697b      	ldr	r3, [r7, #20]
 8002bca:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
            mtCOVERAGE_TEST_MARKER();
        }

        /* Call the timer callback. */
        pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8002bce:	697b      	ldr	r3, [r7, #20]
 8002bd0:	6a1b      	ldr	r3, [r3, #32]
 8002bd2:	6978      	ldr	r0, [r7, #20]
 8002bd4:	4798      	blx	r3
    }
 8002bd6:	bf00      	nop
 8002bd8:	3718      	adds	r7, #24
 8002bda:	46bd      	mov	sp, r7
 8002bdc:	bd80      	pop	{r7, pc}
 8002bde:	bf00      	nop
 8002be0:	20012db0 	.word	0x20012db0

08002be4 <prvTimerTask>:
/*-----------------------------------------------------------*/

    static portTASK_FUNCTION( prvTimerTask, pvParameters )
    {
 8002be4:	b580      	push	{r7, lr}
 8002be6:	b084      	sub	sp, #16
 8002be8:	af00      	add	r7, sp, #0
 8002bea:	6078      	str	r0, [r7, #4]

        for( ; ; )
        {
            /* Query the timers list to see if it contains any timers, and if so,
             * obtain the time at which the next timer will expire. */
            xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8002bec:	f107 0308 	add.w	r3, r7, #8
 8002bf0:	4618      	mov	r0, r3
 8002bf2:	f000 f857 	bl	8002ca4 <prvGetNextExpireTime>
 8002bf6:	60f8      	str	r0, [r7, #12]

            /* If a timer has expired, process it.  Otherwise, block this task
             * until either a timer does expire, or a command is received. */
            prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8002bf8:	68bb      	ldr	r3, [r7, #8]
 8002bfa:	4619      	mov	r1, r3
 8002bfc:	68f8      	ldr	r0, [r7, #12]
 8002bfe:	f000 f803 	bl	8002c08 <prvProcessTimerOrBlockTask>

            /* Empty the command queue. */
            prvProcessReceivedCommands();
 8002c02:	f000 f8d5 	bl	8002db0 <prvProcessReceivedCommands>
            xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8002c06:	e7f1      	b.n	8002bec <prvTimerTask+0x8>

08002c08 <prvProcessTimerOrBlockTask>:
    }
/*-----------------------------------------------------------*/

    static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime,
                                            BaseType_t xListWasEmpty )
    {
 8002c08:	b580      	push	{r7, lr}
 8002c0a:	b084      	sub	sp, #16
 8002c0c:	af00      	add	r7, sp, #0
 8002c0e:	6078      	str	r0, [r7, #4]
 8002c10:	6039      	str	r1, [r7, #0]
        TickType_t xTimeNow;
        BaseType_t xTimerListsWereSwitched;

        vTaskSuspendAll();
 8002c12:	f7ff fa6f 	bl	80020f4 <vTaskSuspendAll>
            /* Obtain the time now to make an assessment as to whether the timer
             * has expired or not.  If obtaining the time causes the lists to switch
             * then don't process this timer as any timers that remained in the list
             * when the lists were switched will have been processed within the
             * prvSampleTimeNow() function. */
            xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8002c16:	f107 0308 	add.w	r3, r7, #8
 8002c1a:	4618      	mov	r0, r3
 8002c1c:	f000 f866 	bl	8002cec <prvSampleTimeNow>
 8002c20:	60f8      	str	r0, [r7, #12]

            if( xTimerListsWereSwitched == pdFALSE )
 8002c22:	68bb      	ldr	r3, [r7, #8]
 8002c24:	2b00      	cmp	r3, #0
 8002c26:	d130      	bne.n	8002c8a <prvProcessTimerOrBlockTask+0x82>
            {
                /* The tick count has not overflowed, has the timer expired? */
                if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8002c28:	683b      	ldr	r3, [r7, #0]
 8002c2a:	2b00      	cmp	r3, #0
 8002c2c:	d10a      	bne.n	8002c44 <prvProcessTimerOrBlockTask+0x3c>
 8002c2e:	687a      	ldr	r2, [r7, #4]
 8002c30:	68fb      	ldr	r3, [r7, #12]
 8002c32:	429a      	cmp	r2, r3
 8002c34:	d806      	bhi.n	8002c44 <prvProcessTimerOrBlockTask+0x3c>
                {
                    ( void ) xTaskResumeAll();
 8002c36:	f7ff fa6b 	bl	8002110 <xTaskResumeAll>
                    prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8002c3a:	68f9      	ldr	r1, [r7, #12]
 8002c3c:	6878      	ldr	r0, [r7, #4]
 8002c3e:	f7ff ff85 	bl	8002b4c <prvProcessExpiredTimer>
            else
            {
                ( void ) xTaskResumeAll();
            }
        }
    }
 8002c42:	e024      	b.n	8002c8e <prvProcessTimerOrBlockTask+0x86>
                    if( xListWasEmpty != pdFALSE )
 8002c44:	683b      	ldr	r3, [r7, #0]
 8002c46:	2b00      	cmp	r3, #0
 8002c48:	d008      	beq.n	8002c5c <prvProcessTimerOrBlockTask+0x54>
                        xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8002c4a:	4b13      	ldr	r3, [pc, #76]	; (8002c98 <prvProcessTimerOrBlockTask+0x90>)
 8002c4c:	681b      	ldr	r3, [r3, #0]
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	2b00      	cmp	r3, #0
 8002c52:	d101      	bne.n	8002c58 <prvProcessTimerOrBlockTask+0x50>
 8002c54:	2301      	movs	r3, #1
 8002c56:	e000      	b.n	8002c5a <prvProcessTimerOrBlockTask+0x52>
 8002c58:	2300      	movs	r3, #0
 8002c5a:	603b      	str	r3, [r7, #0]
                    vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8002c5c:	4b0f      	ldr	r3, [pc, #60]	; (8002c9c <prvProcessTimerOrBlockTask+0x94>)
 8002c5e:	6818      	ldr	r0, [r3, #0]
 8002c60:	687a      	ldr	r2, [r7, #4]
 8002c62:	68fb      	ldr	r3, [r7, #12]
 8002c64:	1ad3      	subs	r3, r2, r3
 8002c66:	683a      	ldr	r2, [r7, #0]
 8002c68:	4619      	mov	r1, r3
 8002c6a:	f7ff f87b 	bl	8001d64 <vQueueWaitForMessageRestricted>
                    if( xTaskResumeAll() == pdFALSE )
 8002c6e:	f7ff fa4f 	bl	8002110 <xTaskResumeAll>
 8002c72:	4603      	mov	r3, r0
 8002c74:	2b00      	cmp	r3, #0
 8002c76:	d10a      	bne.n	8002c8e <prvProcessTimerOrBlockTask+0x86>
                        portYIELD_WITHIN_API();
 8002c78:	4b09      	ldr	r3, [pc, #36]	; (8002ca0 <prvProcessTimerOrBlockTask+0x98>)
 8002c7a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002c7e:	601a      	str	r2, [r3, #0]
 8002c80:	f3bf 8f4f 	dsb	sy
 8002c84:	f3bf 8f6f 	isb	sy
    }
 8002c88:	e001      	b.n	8002c8e <prvProcessTimerOrBlockTask+0x86>
                ( void ) xTaskResumeAll();
 8002c8a:	f7ff fa41 	bl	8002110 <xTaskResumeAll>
    }
 8002c8e:	bf00      	nop
 8002c90:	3710      	adds	r7, #16
 8002c92:	46bd      	mov	sp, r7
 8002c94:	bd80      	pop	{r7, pc}
 8002c96:	bf00      	nop
 8002c98:	20012db4 	.word	0x20012db4
 8002c9c:	20012db8 	.word	0x20012db8
 8002ca0:	e000ed04 	.word	0xe000ed04

08002ca4 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

    static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
    {
 8002ca4:	b480      	push	{r7}
 8002ca6:	b085      	sub	sp, #20
 8002ca8:	af00      	add	r7, sp, #0
 8002caa:	6078      	str	r0, [r7, #4]
         * the timer with the nearest expiry time will expire.  If there are no
         * active timers then just set the next expire time to 0.  That will cause
         * this task to unblock when the tick count overflows, at which point the
         * timer lists will be switched and the next expiry time can be
         * re-assessed.  */
        *pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8002cac:	4b0e      	ldr	r3, [pc, #56]	; (8002ce8 <prvGetNextExpireTime+0x44>)
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	2b00      	cmp	r3, #0
 8002cb4:	d101      	bne.n	8002cba <prvGetNextExpireTime+0x16>
 8002cb6:	2201      	movs	r2, #1
 8002cb8:	e000      	b.n	8002cbc <prvGetNextExpireTime+0x18>
 8002cba:	2200      	movs	r2, #0
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	601a      	str	r2, [r3, #0]

        if( *pxListWasEmpty == pdFALSE )
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	2b00      	cmp	r3, #0
 8002cc6:	d105      	bne.n	8002cd4 <prvGetNextExpireTime+0x30>
        {
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8002cc8:	4b07      	ldr	r3, [pc, #28]	; (8002ce8 <prvGetNextExpireTime+0x44>)
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	68db      	ldr	r3, [r3, #12]
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	60fb      	str	r3, [r7, #12]
 8002cd2:	e001      	b.n	8002cd8 <prvGetNextExpireTime+0x34>
        }
        else
        {
            /* Ensure the task unblocks when the tick count rolls over. */
            xNextExpireTime = ( TickType_t ) 0U;
 8002cd4:	2300      	movs	r3, #0
 8002cd6:	60fb      	str	r3, [r7, #12]
        }

        return xNextExpireTime;
 8002cd8:	68fb      	ldr	r3, [r7, #12]
    }
 8002cda:	4618      	mov	r0, r3
 8002cdc:	3714      	adds	r7, #20
 8002cde:	46bd      	mov	sp, r7
 8002ce0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ce4:	4770      	bx	lr
 8002ce6:	bf00      	nop
 8002ce8:	20012db0 	.word	0x20012db0

08002cec <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

    static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
    {
 8002cec:	b580      	push	{r7, lr}
 8002cee:	b084      	sub	sp, #16
 8002cf0:	af00      	add	r7, sp, #0
 8002cf2:	6078      	str	r0, [r7, #4]
        TickType_t xTimeNow;
        PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

        xTimeNow = xTaskGetTickCount();
 8002cf4:	f7ff faa8 	bl	8002248 <xTaskGetTickCount>
 8002cf8:	60f8      	str	r0, [r7, #12]

        if( xTimeNow < xLastTime )
 8002cfa:	4b0b      	ldr	r3, [pc, #44]	; (8002d28 <prvSampleTimeNow+0x3c>)
 8002cfc:	681b      	ldr	r3, [r3, #0]
 8002cfe:	68fa      	ldr	r2, [r7, #12]
 8002d00:	429a      	cmp	r2, r3
 8002d02:	d205      	bcs.n	8002d10 <prvSampleTimeNow+0x24>
        {
            prvSwitchTimerLists();
 8002d04:	f000 f918 	bl	8002f38 <prvSwitchTimerLists>
            *pxTimerListsWereSwitched = pdTRUE;
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	2201      	movs	r2, #1
 8002d0c:	601a      	str	r2, [r3, #0]
 8002d0e:	e002      	b.n	8002d16 <prvSampleTimeNow+0x2a>
        }
        else
        {
            *pxTimerListsWereSwitched = pdFALSE;
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	2200      	movs	r2, #0
 8002d14:	601a      	str	r2, [r3, #0]
        }

        xLastTime = xTimeNow;
 8002d16:	4a04      	ldr	r2, [pc, #16]	; (8002d28 <prvSampleTimeNow+0x3c>)
 8002d18:	68fb      	ldr	r3, [r7, #12]
 8002d1a:	6013      	str	r3, [r2, #0]

        return xTimeNow;
 8002d1c:	68fb      	ldr	r3, [r7, #12]
    }
 8002d1e:	4618      	mov	r0, r3
 8002d20:	3710      	adds	r7, #16
 8002d22:	46bd      	mov	sp, r7
 8002d24:	bd80      	pop	{r7, pc}
 8002d26:	bf00      	nop
 8002d28:	20012dc0 	.word	0x20012dc0

08002d2c <prvInsertTimerInActiveList>:

    static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer,
                                                  const TickType_t xNextExpiryTime,
                                                  const TickType_t xTimeNow,
                                                  const TickType_t xCommandTime )
    {
 8002d2c:	b580      	push	{r7, lr}
 8002d2e:	b086      	sub	sp, #24
 8002d30:	af00      	add	r7, sp, #0
 8002d32:	60f8      	str	r0, [r7, #12]
 8002d34:	60b9      	str	r1, [r7, #8]
 8002d36:	607a      	str	r2, [r7, #4]
 8002d38:	603b      	str	r3, [r7, #0]
        BaseType_t xProcessTimerNow = pdFALSE;
 8002d3a:	2300      	movs	r3, #0
 8002d3c:	617b      	str	r3, [r7, #20]

        listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8002d3e:	68fb      	ldr	r3, [r7, #12]
 8002d40:	68ba      	ldr	r2, [r7, #8]
 8002d42:	605a      	str	r2, [r3, #4]
        listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8002d44:	68fb      	ldr	r3, [r7, #12]
 8002d46:	68fa      	ldr	r2, [r7, #12]
 8002d48:	611a      	str	r2, [r3, #16]

        if( xNextExpiryTime <= xTimeNow )
 8002d4a:	68ba      	ldr	r2, [r7, #8]
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	429a      	cmp	r2, r3
 8002d50:	d812      	bhi.n	8002d78 <prvInsertTimerInActiveList+0x4c>
        {
            /* Has the expiry time elapsed between the command to start/reset a
             * timer was issued, and the time the command was processed? */
            if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002d52:	687a      	ldr	r2, [r7, #4]
 8002d54:	683b      	ldr	r3, [r7, #0]
 8002d56:	1ad2      	subs	r2, r2, r3
 8002d58:	68fb      	ldr	r3, [r7, #12]
 8002d5a:	699b      	ldr	r3, [r3, #24]
 8002d5c:	429a      	cmp	r2, r3
 8002d5e:	d302      	bcc.n	8002d66 <prvInsertTimerInActiveList+0x3a>
            {
                /* The time between a command being issued and the command being
                 * processed actually exceeds the timers period.  */
                xProcessTimerNow = pdTRUE;
 8002d60:	2301      	movs	r3, #1
 8002d62:	617b      	str	r3, [r7, #20]
 8002d64:	e01b      	b.n	8002d9e <prvInsertTimerInActiveList+0x72>
            }
            else
            {
                vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8002d66:	4b10      	ldr	r3, [pc, #64]	; (8002da8 <prvInsertTimerInActiveList+0x7c>)
 8002d68:	681a      	ldr	r2, [r3, #0]
 8002d6a:	68fb      	ldr	r3, [r7, #12]
 8002d6c:	3304      	adds	r3, #4
 8002d6e:	4619      	mov	r1, r3
 8002d70:	4610      	mov	r0, r2
 8002d72:	f7fd feba 	bl	8000aea <vListInsert>
 8002d76:	e012      	b.n	8002d9e <prvInsertTimerInActiveList+0x72>
            }
        }
        else
        {
            if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8002d78:	687a      	ldr	r2, [r7, #4]
 8002d7a:	683b      	ldr	r3, [r7, #0]
 8002d7c:	429a      	cmp	r2, r3
 8002d7e:	d206      	bcs.n	8002d8e <prvInsertTimerInActiveList+0x62>
 8002d80:	68ba      	ldr	r2, [r7, #8]
 8002d82:	683b      	ldr	r3, [r7, #0]
 8002d84:	429a      	cmp	r2, r3
 8002d86:	d302      	bcc.n	8002d8e <prvInsertTimerInActiveList+0x62>
            {
                /* If, since the command was issued, the tick count has overflowed
                 * but the expiry time has not, then the timer must have already passed
                 * its expiry time and should be processed immediately. */
                xProcessTimerNow = pdTRUE;
 8002d88:	2301      	movs	r3, #1
 8002d8a:	617b      	str	r3, [r7, #20]
 8002d8c:	e007      	b.n	8002d9e <prvInsertTimerInActiveList+0x72>
            }
            else
            {
                vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8002d8e:	4b07      	ldr	r3, [pc, #28]	; (8002dac <prvInsertTimerInActiveList+0x80>)
 8002d90:	681a      	ldr	r2, [r3, #0]
 8002d92:	68fb      	ldr	r3, [r7, #12]
 8002d94:	3304      	adds	r3, #4
 8002d96:	4619      	mov	r1, r3
 8002d98:	4610      	mov	r0, r2
 8002d9a:	f7fd fea6 	bl	8000aea <vListInsert>
            }
        }

        return xProcessTimerNow;
 8002d9e:	697b      	ldr	r3, [r7, #20]
    }
 8002da0:	4618      	mov	r0, r3
 8002da2:	3718      	adds	r7, #24
 8002da4:	46bd      	mov	sp, r7
 8002da6:	bd80      	pop	{r7, pc}
 8002da8:	20012db4 	.word	0x20012db4
 8002dac:	20012db0 	.word	0x20012db0

08002db0 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

    static void prvProcessReceivedCommands( void )
    {
 8002db0:	b580      	push	{r7, lr}
 8002db2:	b08c      	sub	sp, #48	; 0x30
 8002db4:	af02      	add	r7, sp, #8
        DaemonTaskMessage_t xMessage;
        Timer_t * pxTimer;
        BaseType_t xTimerListsWereSwitched, xResult;
        TickType_t xTimeNow;

        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8002db6:	e0ac      	b.n	8002f12 <prvProcessReceivedCommands+0x162>
                }
            #endif /* INCLUDE_xTimerPendFunctionCall */

            /* Commands that are positive are timer commands rather than pended
             * function calls. */
            if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8002db8:	68bb      	ldr	r3, [r7, #8]
 8002dba:	2b00      	cmp	r3, #0
 8002dbc:	f2c0 80a9 	blt.w	8002f12 <prvProcessReceivedCommands+0x162>
            {
                /* The messages uses the xTimerParameters member to work on a
                 * software timer. */
                pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8002dc0:	693b      	ldr	r3, [r7, #16]
 8002dc2:	627b      	str	r3, [r7, #36]	; 0x24

                if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8002dc4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002dc6:	695b      	ldr	r3, [r3, #20]
 8002dc8:	2b00      	cmp	r3, #0
 8002dca:	d004      	beq.n	8002dd6 <prvProcessReceivedCommands+0x26>
                {
                    /* The timer is in a list, remove it. */
                    ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8002dcc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002dce:	3304      	adds	r3, #4
 8002dd0:	4618      	mov	r0, r3
 8002dd2:	f7fd fec3 	bl	8000b5c <uxListRemove>
                 *  it must be present in the function call.  prvSampleTimeNow() must be
                 *  called after the message is received from xTimerQueue so there is no
                 *  possibility of a higher priority task adding a message to the message
                 *  queue with a time that is ahead of the timer daemon task (because it
                 *  pre-empted the timer daemon task after the xTimeNow value was set). */
                xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8002dd6:	1d3b      	adds	r3, r7, #4
 8002dd8:	4618      	mov	r0, r3
 8002dda:	f7ff ff87 	bl	8002cec <prvSampleTimeNow>
 8002dde:	6238      	str	r0, [r7, #32]

                switch( xMessage.xMessageID )
 8002de0:	68bb      	ldr	r3, [r7, #8]
 8002de2:	2b09      	cmp	r3, #9
 8002de4:	f200 8094 	bhi.w	8002f10 <prvProcessReceivedCommands+0x160>
 8002de8:	a201      	add	r2, pc, #4	; (adr r2, 8002df0 <prvProcessReceivedCommands+0x40>)
 8002dea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002dee:	bf00      	nop
 8002df0:	08002e19 	.word	0x08002e19
 8002df4:	08002e19 	.word	0x08002e19
 8002df8:	08002e19 	.word	0x08002e19
 8002dfc:	08002e8b 	.word	0x08002e8b
 8002e00:	08002e9f 	.word	0x08002e9f
 8002e04:	08002ee7 	.word	0x08002ee7
 8002e08:	08002e19 	.word	0x08002e19
 8002e0c:	08002e19 	.word	0x08002e19
 8002e10:	08002e8b 	.word	0x08002e8b
 8002e14:	08002e9f 	.word	0x08002e9f
                    case tmrCOMMAND_START_FROM_ISR:
                    case tmrCOMMAND_RESET:
                    case tmrCOMMAND_RESET_FROM_ISR:
                    case tmrCOMMAND_START_DONT_TRACE:
                        /* Start or restart a timer. */
                        pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8002e18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e1a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8002e1e:	f043 0301 	orr.w	r3, r3, #1
 8002e22:	b2da      	uxtb	r2, r3
 8002e24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e26:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

                        if( prvInsertTimerInActiveList( pxTimer, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8002e2a:	68fa      	ldr	r2, [r7, #12]
 8002e2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e2e:	699b      	ldr	r3, [r3, #24]
 8002e30:	18d1      	adds	r1, r2, r3
 8002e32:	68fb      	ldr	r3, [r7, #12]
 8002e34:	6a3a      	ldr	r2, [r7, #32]
 8002e36:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8002e38:	f7ff ff78 	bl	8002d2c <prvInsertTimerInActiveList>
 8002e3c:	4603      	mov	r3, r0
 8002e3e:	2b00      	cmp	r3, #0
 8002e40:	d067      	beq.n	8002f12 <prvProcessReceivedCommands+0x162>
                        {
                            /* The timer expired before it was added to the active
                             * timer list.  Process it now. */
                            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8002e42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e44:	6a1b      	ldr	r3, [r3, #32]
 8002e46:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8002e48:	4798      	blx	r3
                            traceTIMER_EXPIRED( pxTimer );

                            if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8002e4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e4c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8002e50:	f003 0304 	and.w	r3, r3, #4
 8002e54:	2b00      	cmp	r3, #0
 8002e56:	d05c      	beq.n	8002f12 <prvProcessReceivedCommands+0x162>
                            {
                                xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8002e58:	68fa      	ldr	r2, [r7, #12]
 8002e5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e5c:	699b      	ldr	r3, [r3, #24]
 8002e5e:	441a      	add	r2, r3
 8002e60:	2300      	movs	r3, #0
 8002e62:	9300      	str	r3, [sp, #0]
 8002e64:	2300      	movs	r3, #0
 8002e66:	2100      	movs	r1, #0
 8002e68:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8002e6a:	f7ff fe23 	bl	8002ab4 <xTimerGenericCommand>
 8002e6e:	61f8      	str	r0, [r7, #28]
                                configASSERT( xResult );
 8002e70:	69fb      	ldr	r3, [r7, #28]
 8002e72:	2b00      	cmp	r3, #0
 8002e74:	d14d      	bne.n	8002f12 <prvProcessReceivedCommands+0x162>
 8002e76:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002e7a:	f383 8811 	msr	BASEPRI, r3
 8002e7e:	f3bf 8f6f 	isb	sy
 8002e82:	f3bf 8f4f 	dsb	sy
 8002e86:	61bb      	str	r3, [r7, #24]
 8002e88:	e7fe      	b.n	8002e88 <prvProcessReceivedCommands+0xd8>
                        break;

                    case tmrCOMMAND_STOP:
                    case tmrCOMMAND_STOP_FROM_ISR:
                        /* The timer has already been removed from the active list. */
                        pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8002e8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e8c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8002e90:	f023 0301 	bic.w	r3, r3, #1
 8002e94:	b2da      	uxtb	r2, r3
 8002e96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e98:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
                        break;
 8002e9c:	e039      	b.n	8002f12 <prvProcessReceivedCommands+0x162>

                    case tmrCOMMAND_CHANGE_PERIOD:
                    case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR:
                        pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8002e9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ea0:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8002ea4:	f043 0301 	orr.w	r3, r3, #1
 8002ea8:	b2da      	uxtb	r2, r3
 8002eaa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002eac:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
                        pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8002eb0:	68fa      	ldr	r2, [r7, #12]
 8002eb2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002eb4:	619a      	str	r2, [r3, #24]
                        configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8002eb6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002eb8:	699b      	ldr	r3, [r3, #24]
 8002eba:	2b00      	cmp	r3, #0
 8002ebc:	d109      	bne.n	8002ed2 <prvProcessReceivedCommands+0x122>
 8002ebe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002ec2:	f383 8811 	msr	BASEPRI, r3
 8002ec6:	f3bf 8f6f 	isb	sy
 8002eca:	f3bf 8f4f 	dsb	sy
 8002ece:	617b      	str	r3, [r7, #20]
 8002ed0:	e7fe      	b.n	8002ed0 <prvProcessReceivedCommands+0x120>
                         * be longer or shorter than the old one.  The command time is
                         * therefore set to the current time, and as the period cannot
                         * be zero the next expiry time can only be in the future,
                         * meaning (unlike for the xTimerStart() case above) there is
                         * no fail case that needs to be handled here. */
                        ( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8002ed2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ed4:	699a      	ldr	r2, [r3, #24]
 8002ed6:	6a3b      	ldr	r3, [r7, #32]
 8002ed8:	18d1      	adds	r1, r2, r3
 8002eda:	6a3b      	ldr	r3, [r7, #32]
 8002edc:	6a3a      	ldr	r2, [r7, #32]
 8002ede:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8002ee0:	f7ff ff24 	bl	8002d2c <prvInsertTimerInActiveList>
                        break;
 8002ee4:	e015      	b.n	8002f12 <prvProcessReceivedCommands+0x162>
                        #if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
                            {
                                /* The timer has already been removed from the active list,
                                 * just free up the memory if the memory was dynamically
                                 * allocated. */
                                if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8002ee6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ee8:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8002eec:	f003 0302 	and.w	r3, r3, #2
 8002ef0:	2b00      	cmp	r3, #0
 8002ef2:	d103      	bne.n	8002efc <prvProcessReceivedCommands+0x14c>
                                {
                                    vPortFree( pxTimer );
 8002ef4:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8002ef6:	f7fe f97b 	bl	80011f0 <vPortFree>
 8002efa:	e00a      	b.n	8002f12 <prvProcessReceivedCommands+0x162>
                                }
                                else
                                {
                                    pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8002efc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002efe:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8002f02:	f023 0301 	bic.w	r3, r3, #1
 8002f06:	b2da      	uxtb	r2, r3
 8002f08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f0a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
                                 * no need to free the memory - just mark the timer as
                                 * "not active". */
                                pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
                            }
                        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
                        break;
 8002f0e:	e000      	b.n	8002f12 <prvProcessReceivedCommands+0x162>

                    default:
                        /* Don't expect to get here. */
                        break;
 8002f10:	bf00      	nop
        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8002f12:	4b08      	ldr	r3, [pc, #32]	; (8002f34 <prvProcessReceivedCommands+0x184>)
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	f107 0108 	add.w	r1, r7, #8
 8002f1a:	2200      	movs	r2, #0
 8002f1c:	4618      	mov	r0, r3
 8002f1e:	f7fe fd0d 	bl	800193c <xQueueReceive>
 8002f22:	4603      	mov	r3, r0
 8002f24:	2b00      	cmp	r3, #0
 8002f26:	f47f af47 	bne.w	8002db8 <prvProcessReceivedCommands+0x8>
                }
            }
        }
    }
 8002f2a:	bf00      	nop
 8002f2c:	3728      	adds	r7, #40	; 0x28
 8002f2e:	46bd      	mov	sp, r7
 8002f30:	bd80      	pop	{r7, pc}
 8002f32:	bf00      	nop
 8002f34:	20012db8 	.word	0x20012db8

08002f38 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

    static void prvSwitchTimerLists( void )
    {
 8002f38:	b580      	push	{r7, lr}
 8002f3a:	b088      	sub	sp, #32
 8002f3c:	af02      	add	r7, sp, #8

        /* The tick count has overflowed.  The timer lists must be switched.
         * If there are any timers still referenced from the current timer list
         * then they must have expired and should be processed before the lists
         * are switched. */
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8002f3e:	e047      	b.n	8002fd0 <prvSwitchTimerLists+0x98>
        {
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8002f40:	4b2d      	ldr	r3, [pc, #180]	; (8002ff8 <prvSwitchTimerLists+0xc0>)
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	68db      	ldr	r3, [r3, #12]
 8002f46:	681b      	ldr	r3, [r3, #0]
 8002f48:	617b      	str	r3, [r7, #20]

            /* Remove the timer from the list. */
            pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002f4a:	4b2b      	ldr	r3, [pc, #172]	; (8002ff8 <prvSwitchTimerLists+0xc0>)
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	68db      	ldr	r3, [r3, #12]
 8002f50:	68db      	ldr	r3, [r3, #12]
 8002f52:	613b      	str	r3, [r7, #16]
            ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8002f54:	693b      	ldr	r3, [r7, #16]
 8002f56:	3304      	adds	r3, #4
 8002f58:	4618      	mov	r0, r3
 8002f5a:	f7fd fdff 	bl	8000b5c <uxListRemove>
            traceTIMER_EXPIRED( pxTimer );

            /* Execute its callback, then send a command to restart the timer if
             * it is an auto-reload timer.  It cannot be restarted here as the lists
             * have not yet been switched. */
            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8002f5e:	693b      	ldr	r3, [r7, #16]
 8002f60:	6a1b      	ldr	r3, [r3, #32]
 8002f62:	6938      	ldr	r0, [r7, #16]
 8002f64:	4798      	blx	r3

            if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8002f66:	693b      	ldr	r3, [r7, #16]
 8002f68:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8002f6c:	f003 0304 	and.w	r3, r3, #4
 8002f70:	2b00      	cmp	r3, #0
 8002f72:	d02d      	beq.n	8002fd0 <prvSwitchTimerLists+0x98>
                 * the timer going into the same timer list then it has already expired
                 * and the timer should be re-inserted into the current list so it is
                 * processed again within this loop.  Otherwise a command should be sent
                 * to restart the timer to ensure it is only inserted into a list after
                 * the lists have been swapped. */
                xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8002f74:	693b      	ldr	r3, [r7, #16]
 8002f76:	699a      	ldr	r2, [r3, #24]
 8002f78:	697b      	ldr	r3, [r7, #20]
 8002f7a:	4413      	add	r3, r2
 8002f7c:	60fb      	str	r3, [r7, #12]

                if( xReloadTime > xNextExpireTime )
 8002f7e:	68fa      	ldr	r2, [r7, #12]
 8002f80:	697b      	ldr	r3, [r7, #20]
 8002f82:	429a      	cmp	r2, r3
 8002f84:	d90e      	bls.n	8002fa4 <prvSwitchTimerLists+0x6c>
                {
                    listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8002f86:	693b      	ldr	r3, [r7, #16]
 8002f88:	68fa      	ldr	r2, [r7, #12]
 8002f8a:	605a      	str	r2, [r3, #4]
                    listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8002f8c:	693b      	ldr	r3, [r7, #16]
 8002f8e:	693a      	ldr	r2, [r7, #16]
 8002f90:	611a      	str	r2, [r3, #16]
                    vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8002f92:	4b19      	ldr	r3, [pc, #100]	; (8002ff8 <prvSwitchTimerLists+0xc0>)
 8002f94:	681a      	ldr	r2, [r3, #0]
 8002f96:	693b      	ldr	r3, [r7, #16]
 8002f98:	3304      	adds	r3, #4
 8002f9a:	4619      	mov	r1, r3
 8002f9c:	4610      	mov	r0, r2
 8002f9e:	f7fd fda4 	bl	8000aea <vListInsert>
 8002fa2:	e015      	b.n	8002fd0 <prvSwitchTimerLists+0x98>
                }
                else
                {
                    xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8002fa4:	2300      	movs	r3, #0
 8002fa6:	9300      	str	r3, [sp, #0]
 8002fa8:	2300      	movs	r3, #0
 8002faa:	697a      	ldr	r2, [r7, #20]
 8002fac:	2100      	movs	r1, #0
 8002fae:	6938      	ldr	r0, [r7, #16]
 8002fb0:	f7ff fd80 	bl	8002ab4 <xTimerGenericCommand>
 8002fb4:	60b8      	str	r0, [r7, #8]
                    configASSERT( xResult );
 8002fb6:	68bb      	ldr	r3, [r7, #8]
 8002fb8:	2b00      	cmp	r3, #0
 8002fba:	d109      	bne.n	8002fd0 <prvSwitchTimerLists+0x98>
 8002fbc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002fc0:	f383 8811 	msr	BASEPRI, r3
 8002fc4:	f3bf 8f6f 	isb	sy
 8002fc8:	f3bf 8f4f 	dsb	sy
 8002fcc:	603b      	str	r3, [r7, #0]
 8002fce:	e7fe      	b.n	8002fce <prvSwitchTimerLists+0x96>
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8002fd0:	4b09      	ldr	r3, [pc, #36]	; (8002ff8 <prvSwitchTimerLists+0xc0>)
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	2b00      	cmp	r3, #0
 8002fd8:	d1b2      	bne.n	8002f40 <prvSwitchTimerLists+0x8>
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }

        pxTemp = pxCurrentTimerList;
 8002fda:	4b07      	ldr	r3, [pc, #28]	; (8002ff8 <prvSwitchTimerLists+0xc0>)
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	607b      	str	r3, [r7, #4]
        pxCurrentTimerList = pxOverflowTimerList;
 8002fe0:	4b06      	ldr	r3, [pc, #24]	; (8002ffc <prvSwitchTimerLists+0xc4>)
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	4a04      	ldr	r2, [pc, #16]	; (8002ff8 <prvSwitchTimerLists+0xc0>)
 8002fe6:	6013      	str	r3, [r2, #0]
        pxOverflowTimerList = pxTemp;
 8002fe8:	4a04      	ldr	r2, [pc, #16]	; (8002ffc <prvSwitchTimerLists+0xc4>)
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	6013      	str	r3, [r2, #0]
    }
 8002fee:	bf00      	nop
 8002ff0:	3718      	adds	r7, #24
 8002ff2:	46bd      	mov	sp, r7
 8002ff4:	bd80      	pop	{r7, pc}
 8002ff6:	bf00      	nop
 8002ff8:	20012db0 	.word	0x20012db0
 8002ffc:	20012db4 	.word	0x20012db4

08003000 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

    static void prvCheckForValidListAndQueue( void )
    {
 8003000:	b580      	push	{r7, lr}
 8003002:	af00      	add	r7, sp, #0
        /* Check that the list from which active timers are referenced, and the
         * queue used to communicate with the timer service, have been
         * initialised. */
        taskENTER_CRITICAL();
 8003004:	f7fd fefc 	bl	8000e00 <vPortEnterCritical>
        {
            if( xTimerQueue == NULL )
 8003008:	4b12      	ldr	r3, [pc, #72]	; (8003054 <prvCheckForValidListAndQueue+0x54>)
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	2b00      	cmp	r3, #0
 800300e:	d11d      	bne.n	800304c <prvCheckForValidListAndQueue+0x4c>
            {
                vListInitialise( &xActiveTimerList1 );
 8003010:	4811      	ldr	r0, [pc, #68]	; (8003058 <prvCheckForValidListAndQueue+0x58>)
 8003012:	f7fd fd19 	bl	8000a48 <vListInitialise>
                vListInitialise( &xActiveTimerList2 );
 8003016:	4811      	ldr	r0, [pc, #68]	; (800305c <prvCheckForValidListAndQueue+0x5c>)
 8003018:	f7fd fd16 	bl	8000a48 <vListInitialise>
                pxCurrentTimerList = &xActiveTimerList1;
 800301c:	4b10      	ldr	r3, [pc, #64]	; (8003060 <prvCheckForValidListAndQueue+0x60>)
 800301e:	4a0e      	ldr	r2, [pc, #56]	; (8003058 <prvCheckForValidListAndQueue+0x58>)
 8003020:	601a      	str	r2, [r3, #0]
                pxOverflowTimerList = &xActiveTimerList2;
 8003022:	4b10      	ldr	r3, [pc, #64]	; (8003064 <prvCheckForValidListAndQueue+0x64>)
 8003024:	4a0d      	ldr	r2, [pc, #52]	; (800305c <prvCheckForValidListAndQueue+0x5c>)
 8003026:	601a      	str	r2, [r3, #0]

                        xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
                    }
                #else
                    {
                        xTimerQueue = xQueueCreate( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, sizeof( DaemonTaskMessage_t ) );
 8003028:	2200      	movs	r2, #0
 800302a:	210c      	movs	r1, #12
 800302c:	200a      	movs	r0, #10
 800302e:	f7fe fa63 	bl	80014f8 <xQueueGenericCreate>
 8003032:	4602      	mov	r2, r0
 8003034:	4b07      	ldr	r3, [pc, #28]	; (8003054 <prvCheckForValidListAndQueue+0x54>)
 8003036:	601a      	str	r2, [r3, #0]
                    }
                #endif /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */

                #if ( configQUEUE_REGISTRY_SIZE > 0 )
                    {
                        if( xTimerQueue != NULL )
 8003038:	4b06      	ldr	r3, [pc, #24]	; (8003054 <prvCheckForValidListAndQueue+0x54>)
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	2b00      	cmp	r3, #0
 800303e:	d005      	beq.n	800304c <prvCheckForValidListAndQueue+0x4c>
                        {
                            vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8003040:	4b04      	ldr	r3, [pc, #16]	; (8003054 <prvCheckForValidListAndQueue+0x54>)
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	4908      	ldr	r1, [pc, #32]	; (8003068 <prvCheckForValidListAndQueue+0x68>)
 8003046:	4618      	mov	r0, r3
 8003048:	f7fe fe64 	bl	8001d14 <vQueueAddToRegistry>
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        taskEXIT_CRITICAL();
 800304c:	f7fd ff06 	bl	8000e5c <vPortExitCritical>
    }
 8003050:	bf00      	nop
 8003052:	bd80      	pop	{r7, pc}
 8003054:	20012db8 	.word	0x20012db8
 8003058:	20012d88 	.word	0x20012d88
 800305c:	20012d9c 	.word	0x20012d9c
 8003060:	20012db0 	.word	0x20012db0
 8003064:	20012db4 	.word	0x20012db4
 8003068:	08003748 	.word	0x08003748

0800306c <Audio_MAL_IRQHandler>:
  * @brief  This function handles main Media layer interrupt. 
  * @param  None
  * @retval 0 if correct communication, else wrong communication
  */
static void Audio_MAL_IRQHandler(void)
{    
 800306c:	b580      	push	{r7, lr}
 800306e:	af00      	add	r7, sp, #0
  uint32_t Size = AudioRemSize;
#endif /* AUDIO_MAL_MODE_NORMAL */
  
#ifdef AUDIO_MAL_DMA_IT_TC_EN
  /* Transfer complete interrupt */
  if (DMA_GetFlagStatus(AUDIO_MAL_DMA_STREAM, AUDIO_MAL_DMA_FLAG_TC) != RESET)
 8003070:	4b38      	ldr	r3, [pc, #224]	; (8003154 <Audio_MAL_IRQHandler+0xe8>)
 8003072:	681a      	ldr	r2, [r3, #0]
 8003074:	4b38      	ldr	r3, [pc, #224]	; (8003158 <Audio_MAL_IRQHandler+0xec>)
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	4619      	mov	r1, r3
 800307a:	4610      	mov	r0, r2
 800307c:	f7fd f958 	bl	8000330 <DMA_GetFlagStatus>
 8003080:	4603      	mov	r3, r0
 8003082:	2b00      	cmp	r3, #0
 8003084:	d064      	beq.n	8003150 <Audio_MAL_IRQHandler+0xe4>
  {         
 #ifdef AUDIO_MAL_MODE_NORMAL
    /* Check if the end of file has been reached */
    if (AudioRemSize > 0)
 8003086:	4b35      	ldr	r3, [pc, #212]	; (800315c <Audio_MAL_IRQHandler+0xf0>)
 8003088:	681b      	ldr	r3, [r3, #0]
 800308a:	2b00      	cmp	r3, #0
 800308c:	d04c      	beq.n	8003128 <Audio_MAL_IRQHandler+0xbc>
    {      
      /* Wait the DMA Stream to be effectively disabled */
      while (DMA_GetCmdStatus(AUDIO_MAL_DMA_STREAM) != DISABLE)
 800308e:	bf00      	nop
 8003090:	4b30      	ldr	r3, [pc, #192]	; (8003154 <Audio_MAL_IRQHandler+0xe8>)
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	4618      	mov	r0, r3
 8003096:	f7fd f933 	bl	8000300 <DMA_GetCmdStatus>
 800309a:	4603      	mov	r3, r0
 800309c:	2b00      	cmp	r3, #0
 800309e:	d1f7      	bne.n	8003090 <Audio_MAL_IRQHandler+0x24>
      {}
      
      /* Clear the Interrupt flag */
      DMA_ClearFlag(AUDIO_MAL_DMA_STREAM, AUDIO_MAL_DMA_FLAG_TC); 
 80030a0:	4b2c      	ldr	r3, [pc, #176]	; (8003154 <Audio_MAL_IRQHandler+0xe8>)
 80030a2:	681a      	ldr	r2, [r3, #0]
 80030a4:	4b2c      	ldr	r3, [pc, #176]	; (8003158 <Audio_MAL_IRQHandler+0xec>)
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	4619      	mov	r1, r3
 80030aa:	4610      	mov	r0, r2
 80030ac:	f7fd f97c 	bl	80003a8 <DMA_ClearFlag>
           
      /* Re-Configure the buffer address and size */
      DMA_InitStructure.DMA_Memory0BaseAddr = (uint32_t) CurrentPos;
 80030b0:	4b2b      	ldr	r3, [pc, #172]	; (8003160 <Audio_MAL_IRQHandler+0xf4>)
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	461a      	mov	r2, r3
 80030b6:	4b2b      	ldr	r3, [pc, #172]	; (8003164 <Audio_MAL_IRQHandler+0xf8>)
 80030b8:	609a      	str	r2, [r3, #8]
      DMA_InitStructure.DMA_BufferSize = (uint32_t) (DMA_MAX(AudioRemSize));
 80030ba:	4b28      	ldr	r3, [pc, #160]	; (800315c <Audio_MAL_IRQHandler+0xf0>)
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80030c2:	4293      	cmp	r3, r2
 80030c4:	bf28      	it	cs
 80030c6:	4613      	movcs	r3, r2
 80030c8:	4a26      	ldr	r2, [pc, #152]	; (8003164 <Audio_MAL_IRQHandler+0xf8>)
 80030ca:	6113      	str	r3, [r2, #16]
            
      /* Configure the DMA Stream with the new parameters */
      DMA_Init(AUDIO_MAL_DMA_STREAM, &DMA_InitStructure);
 80030cc:	4b21      	ldr	r3, [pc, #132]	; (8003154 <Audio_MAL_IRQHandler+0xe8>)
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	4924      	ldr	r1, [pc, #144]	; (8003164 <Audio_MAL_IRQHandler+0xf8>)
 80030d2:	4618      	mov	r0, r3
 80030d4:	f7fd f8a0 	bl	8000218 <DMA_Init>
      
      /* Enable the I2S DMA Stream*/
      DMA_Cmd(AUDIO_MAL_DMA_STREAM, ENABLE);    
 80030d8:	4b1e      	ldr	r3, [pc, #120]	; (8003154 <Audio_MAL_IRQHandler+0xe8>)
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	2101      	movs	r1, #1
 80030de:	4618      	mov	r0, r3
 80030e0:	f7fd f8f2 	bl	80002c8 <DMA_Cmd>
      
      /* Update the current pointer position */
      CurrentPos += DMA_MAX(AudioRemSize);        
 80030e4:	4b1e      	ldr	r3, [pc, #120]	; (8003160 <Audio_MAL_IRQHandler+0xf4>)
 80030e6:	681a      	ldr	r2, [r3, #0]
 80030e8:	4b1c      	ldr	r3, [pc, #112]	; (800315c <Audio_MAL_IRQHandler+0xf0>)
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80030f0:	d203      	bcs.n	80030fa <Audio_MAL_IRQHandler+0x8e>
 80030f2:	4b1a      	ldr	r3, [pc, #104]	; (800315c <Audio_MAL_IRQHandler+0xf0>)
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	005b      	lsls	r3, r3, #1
 80030f8:	e000      	b.n	80030fc <Audio_MAL_IRQHandler+0x90>
 80030fa:	4b1b      	ldr	r3, [pc, #108]	; (8003168 <Audio_MAL_IRQHandler+0xfc>)
 80030fc:	4413      	add	r3, r2
 80030fe:	4a18      	ldr	r2, [pc, #96]	; (8003160 <Audio_MAL_IRQHandler+0xf4>)
 8003100:	6013      	str	r3, [r2, #0]
      
      /* Update the remaining number of data to be played */
      AudioRemSize -= DMA_MAX(AudioRemSize);   
 8003102:	4b16      	ldr	r3, [pc, #88]	; (800315c <Audio_MAL_IRQHandler+0xf0>)
 8003104:	681a      	ldr	r2, [r3, #0]
 8003106:	4b15      	ldr	r3, [pc, #84]	; (800315c <Audio_MAL_IRQHandler+0xf0>)
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	f64f 71ff 	movw	r1, #65535	; 0xffff
 800310e:	428b      	cmp	r3, r1
 8003110:	bf28      	it	cs
 8003112:	460b      	movcs	r3, r1
 8003114:	1ad3      	subs	r3, r2, r3
 8003116:	4a11      	ldr	r2, [pc, #68]	; (800315c <Audio_MAL_IRQHandler+0xf0>)
 8003118:	6013      	str	r3, [r2, #0]
        /* Enable the I2S DMA Stream*/
      DMA_Cmd(AUDIO_MAL_DMA_STREAM, ENABLE); 
 800311a:	4b0e      	ldr	r3, [pc, #56]	; (8003154 <Audio_MAL_IRQHandler+0xe8>)
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	2101      	movs	r1, #1
 8003120:	4618      	mov	r0, r3
 8003122:	f7fd f8d1 	bl	80002c8 <DMA_Cmd>
    /* Clear the Interrupt flag */
    DMA_ClearFlag(AUDIO_MAL_DMA_STREAM, AUDIO_MAL_DMA_FLAG_TE | AUDIO_MAL_DMA_FLAG_FE | \
                                        AUDIO_MAL_DMA_FLAG_DME);
  }  
#endif /* AUDIO_MAL_DMA_IT_TE_EN */
}
 8003126:	e013      	b.n	8003150 <Audio_MAL_IRQHandler+0xe4>
      DMA_Cmd(AUDIO_MAL_DMA_STREAM, DISABLE);   
 8003128:	4b0a      	ldr	r3, [pc, #40]	; (8003154 <Audio_MAL_IRQHandler+0xe8>)
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	2100      	movs	r1, #0
 800312e:	4618      	mov	r0, r3
 8003130:	f7fd f8ca 	bl	80002c8 <DMA_Cmd>
      DMA_ClearFlag(AUDIO_MAL_DMA_STREAM, AUDIO_MAL_DMA_FLAG_TC);       
 8003134:	4b07      	ldr	r3, [pc, #28]	; (8003154 <Audio_MAL_IRQHandler+0xe8>)
 8003136:	681a      	ldr	r2, [r3, #0]
 8003138:	4b07      	ldr	r3, [pc, #28]	; (8003158 <Audio_MAL_IRQHandler+0xec>)
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	4619      	mov	r1, r3
 800313e:	4610      	mov	r0, r2
 8003140:	f7fd f932 	bl	80003a8 <DMA_ClearFlag>
      EVAL_AUDIO_TransferComplete_CallBack((uint32_t)CurrentPos, 0);       
 8003144:	4b06      	ldr	r3, [pc, #24]	; (8003160 <Audio_MAL_IRQHandler+0xf4>)
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	2100      	movs	r1, #0
 800314a:	4618      	mov	r0, r3
 800314c:	f000 f932 	bl	80033b4 <EVAL_AUDIO_TransferComplete_CallBack>
}
 8003150:	bf00      	nop
 8003152:	bd80      	pop	{r7, pc}
 8003154:	20000020 	.word	0x20000020
 8003158:	20000024 	.word	0x20000024
 800315c:	20000018 	.word	0x20000018
 8003160:	20012e0c 	.word	0x20012e0c
 8003164:	20012e4c 	.word	0x20012e4c
 8003168:	0001fffe 	.word	0x0001fffe

0800316c <DMA1_Stream7_IRQHandler>:
  * @brief  This function handles main I2S interrupt. 
  * @param  None
  * @retval 0 if correct communication, else wrong communication
  */
void Audio_MAL_I2S_IRQHandler(void)
{ 
 800316c:	b580      	push	{r7, lr}
 800316e:	af00      	add	r7, sp, #0
  Audio_MAL_IRQHandler();
 8003170:	f7ff ff7c 	bl	800306c <Audio_MAL_IRQHandler>
}
 8003174:	bf00      	nop
 8003176:	bd80      	pop	{r7, pc}

08003178 <DMA1_Stream0_IRQHandler>:
  * @brief  This function handles main DAC interrupt. 
  * @param  None
  * @retval 0 if correct communication, else wrong communication
  */
void Audio_MAL_DAC_IRQHandler(void)
{ 
 8003178:	b580      	push	{r7, lr}
 800317a:	af00      	add	r7, sp, #0
  Audio_MAL_IRQHandler();
 800317c:	f7ff ff76 	bl	800306c <Audio_MAL_IRQHandler>
}
 8003180:	bf00      	nop
 8003182:	bd80      	pop	{r7, pc}

08003184 <SPI3_IRQHandler>:
  * @brief  I2S interrupt management
  * @param  None
  * @retval None
  */
void Audio_I2S_IRQHandler(void)
{
 8003184:	b580      	push	{r7, lr}
 8003186:	af00      	add	r7, sp, #0
  /* Check on the I2S TXE flag */  
  if (SPI_I2S_GetFlagStatus(SPI3, SPI_I2S_FLAG_TXE) != RESET)
 8003188:	2102      	movs	r1, #2
 800318a:	480d      	ldr	r0, [pc, #52]	; (80031c0 <SPI3_IRQHandler+0x3c>)
 800318c:	f7fd fb37 	bl	80007fe <SPI_I2S_GetFlagStatus>
 8003190:	4603      	mov	r3, r0
 8003192:	2b00      	cmp	r3, #0
 8003194:	d011      	beq.n	80031ba <SPI3_IRQHandler+0x36>
  { 
    if (CurrAudioInterface == AUDIO_INTERFACE_DAC)
 8003196:	4b0b      	ldr	r3, [pc, #44]	; (80031c4 <SPI3_IRQHandler+0x40>)
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	2b02      	cmp	r3, #2
 800319c:	d106      	bne.n	80031ac <SPI3_IRQHandler+0x28>
    {
      /* Wirte data to the DAC interface */
      DAC_SetChannel1Data(DAC_Align_12b_L, EVAL_AUDIO_GetSampleCallBack()); 
 800319e:	f000 f914 	bl	80033ca <EVAL_AUDIO_GetSampleCallBack>
 80031a2:	4603      	mov	r3, r0
 80031a4:	4619      	mov	r1, r3
 80031a6:	2004      	movs	r0, #4
 80031a8:	f7fd f81a 	bl	80001e0 <DAC_SetChannel1Data>
    }
    
    /* Send dummy data on I2S to avoid the underrun condition */
    SPI_I2S_SendData(CODEC_I2S, EVAL_AUDIO_GetSampleCallBack()); 
 80031ac:	f000 f90d 	bl	80033ca <EVAL_AUDIO_GetSampleCallBack>
 80031b0:	4603      	mov	r3, r0
 80031b2:	4619      	mov	r1, r3
 80031b4:	4802      	ldr	r0, [pc, #8]	; (80031c0 <SPI3_IRQHandler+0x3c>)
 80031b6:	f7fd fb13 	bl	80007e0 <SPI_I2S_SendData>
  }
}
 80031ba:	bf00      	nop
 80031bc:	bd80      	pop	{r7, pc}
 80031be:	bf00      	nop
 80031c0:	40003c00 	.word	0x40003c00
 80031c4:	2000001c 	.word	0x2000001c

080031c8 <main>:
void GPIO_Config(void);
void USART_Config(void);
void printMessage(char *message);

int main(void)
{
 80031c8:	b5b0      	push	{r4, r5, r7, lr}
 80031ca:	b082      	sub	sp, #8
 80031cc:	af02      	add	r7, sp, #8
	//1.adm sistem saati dahili saat olarak ayarland
	RCC_DeInit(); // HSI ON | HSE OFF PLL OFF | SystemClock 16MHz
 80031ce:	f7fd f9f1 	bl	80005b4 <RCC_DeInit>

	//2.adm sistem saati 16 Mhz olarak ayarland
	SystemCoreClockUpdate(); // SystemCoreClock = 16000000
 80031d2:	f000 f975 	bl	80034c0 <SystemCoreClockUpdate>

	Setup();
 80031d6:	f000 f873 	bl	80032c0 <Setup>

	sprintf(myMessage,"merhaba yasin\r\n");
 80031da:	4a11      	ldr	r2, [pc, #68]	; (8003220 <main+0x58>)
 80031dc:	4b11      	ldr	r3, [pc, #68]	; (8003224 <main+0x5c>)
 80031de:	4614      	mov	r4, r2
 80031e0:	461d      	mov	r5, r3
 80031e2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80031e4:	6020      	str	r0, [r4, #0]
 80031e6:	6061      	str	r1, [r4, #4]
 80031e8:	60a2      	str	r2, [r4, #8]
 80031ea:	60e3      	str	r3, [r4, #12]
	printMessage(myMessage);
 80031ec:	480c      	ldr	r0, [pc, #48]	; (8003220 <main+0x58>)
 80031ee:	f000 f8b9 	bl	8003364 <printMessage>

	//3.adm grev oluturma
	xTaskCreate(Task1_Handler, "Grev 1", configMINIMAL_STACK_SIZE,NULL,4,&myTask1Handle); // 130 *4 = 520 byte
 80031f2:	4b0d      	ldr	r3, [pc, #52]	; (8003228 <main+0x60>)
 80031f4:	9301      	str	r3, [sp, #4]
 80031f6:	2304      	movs	r3, #4
 80031f8:	9300      	str	r3, [sp, #0]
 80031fa:	2300      	movs	r3, #0
 80031fc:	2282      	movs	r2, #130	; 0x82
 80031fe:	490b      	ldr	r1, [pc, #44]	; (800322c <main+0x64>)
 8003200:	480b      	ldr	r0, [pc, #44]	; (8003230 <main+0x68>)
 8003202:	f7fe fde3 	bl	8001dcc <xTaskCreate>
	xTaskCreate(Task2_Handler, "Grev 2", configMINIMAL_STACK_SIZE,NULL,4,&myTask2Handle); // 130 *4 = 520 byte
 8003206:	4b0b      	ldr	r3, [pc, #44]	; (8003234 <main+0x6c>)
 8003208:	9301      	str	r3, [sp, #4]
 800320a:	2304      	movs	r3, #4
 800320c:	9300      	str	r3, [sp, #0]
 800320e:	2300      	movs	r3, #0
 8003210:	2282      	movs	r2, #130	; 0x82
 8003212:	4909      	ldr	r1, [pc, #36]	; (8003238 <main+0x70>)
 8003214:	4809      	ldr	r0, [pc, #36]	; (800323c <main+0x74>)
 8003216:	f7fe fdd9 	bl	8001dcc <xTaskCreate>

	vTaskStartScheduler();
 800321a:	f7fe ff1b 	bl	8002054 <vTaskStartScheduler>

  while (1)
 800321e:	e7fe      	b.n	800321e <main+0x56>
 8003220:	20012e88 	.word	0x20012e88
 8003224:	08003750 	.word	0x08003750
 8003228:	20012dc4 	.word	0x20012dc4
 800322c:	08003760 	.word	0x08003760
 8003230:	08003241 	.word	0x08003241
 8003234:	20012dc8 	.word	0x20012dc8
 8003238:	08003768 	.word	0x08003768
 800323c:	08003281 	.word	0x08003281

08003240 <Task1_Handler>:

  }
}

void Task1_Handler(void *params)
{
 8003240:	b580      	push	{r7, lr}
 8003242:	b082      	sub	sp, #8
 8003244:	af00      	add	r7, sp, #0
 8003246:	6078      	str	r0, [r7, #4]
	 while (1)
	  {
		 	if(UART_ACCESS_KEY == 1)
 8003248:	4b0a      	ldr	r3, [pc, #40]	; (8003274 <Task1_Handler+0x34>)
 800324a:	781b      	ldrb	r3, [r3, #0]
 800324c:	2b00      	cmp	r3, #0
 800324e:	d0fb      	beq.n	8003248 <Task1_Handler+0x8>
		 	{
		 		UART_ACCESS_KEY=0;
 8003250:	4b08      	ldr	r3, [pc, #32]	; (8003274 <Task1_Handler+0x34>)
 8003252:	2200      	movs	r2, #0
 8003254:	701a      	strb	r2, [r3, #0]
		 		printMessage("1.gorev\r\n");
 8003256:	4808      	ldr	r0, [pc, #32]	; (8003278 <Task1_Handler+0x38>)
 8003258:	f000 f884 	bl	8003364 <printMessage>
		 		UART_ACCESS_KEY=1;
 800325c:	4b05      	ldr	r3, [pc, #20]	; (8003274 <Task1_Handler+0x34>)
 800325e:	2201      	movs	r2, #1
 8003260:	701a      	strb	r2, [r3, #0]
		 		taskYIELD();
 8003262:	4b06      	ldr	r3, [pc, #24]	; (800327c <Task1_Handler+0x3c>)
 8003264:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003268:	601a      	str	r2, [r3, #0]
 800326a:	f3bf 8f4f 	dsb	sy
 800326e:	f3bf 8f6f 	isb	sy
		 	if(UART_ACCESS_KEY == 1)
 8003272:	e7e9      	b.n	8003248 <Task1_Handler+0x8>
 8003274:	20000028 	.word	0x20000028
 8003278:	08003770 	.word	0x08003770
 800327c:	e000ed04 	.word	0xe000ed04

08003280 <Task2_Handler>:
		 	}
	  }
}

void Task2_Handler(void *params)
{
 8003280:	b580      	push	{r7, lr}
 8003282:	b082      	sub	sp, #8
 8003284:	af00      	add	r7, sp, #0
 8003286:	6078      	str	r0, [r7, #4]

	while (1)
		  {
			 	if(UART_ACCESS_KEY == 1)
 8003288:	4b0a      	ldr	r3, [pc, #40]	; (80032b4 <Task2_Handler+0x34>)
 800328a:	781b      	ldrb	r3, [r3, #0]
 800328c:	2b00      	cmp	r3, #0
 800328e:	d0fb      	beq.n	8003288 <Task2_Handler+0x8>
			 	{
			 		UART_ACCESS_KEY=0;
 8003290:	4b08      	ldr	r3, [pc, #32]	; (80032b4 <Task2_Handler+0x34>)
 8003292:	2200      	movs	r2, #0
 8003294:	701a      	strb	r2, [r3, #0]
			 		printMessage("2.gorev\r\n");
 8003296:	4808      	ldr	r0, [pc, #32]	; (80032b8 <Task2_Handler+0x38>)
 8003298:	f000 f864 	bl	8003364 <printMessage>
			 		UART_ACCESS_KEY=1;
 800329c:	4b05      	ldr	r3, [pc, #20]	; (80032b4 <Task2_Handler+0x34>)
 800329e:	2201      	movs	r2, #1
 80032a0:	701a      	strb	r2, [r3, #0]
			 		taskYIELD();
 80032a2:	4b06      	ldr	r3, [pc, #24]	; (80032bc <Task2_Handler+0x3c>)
 80032a4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80032a8:	601a      	str	r2, [r3, #0]
 80032aa:	f3bf 8f4f 	dsb	sy
 80032ae:	f3bf 8f6f 	isb	sy
			 	if(UART_ACCESS_KEY == 1)
 80032b2:	e7e9      	b.n	8003288 <Task2_Handler+0x8>
 80032b4:	20000028 	.word	0x20000028
 80032b8:	0800377c 	.word	0x0800377c
 80032bc:	e000ed04 	.word	0xe000ed04

080032c0 <Setup>:

			 	}
		  }
}
void Setup(void)
{
 80032c0:	b580      	push	{r7, lr}
 80032c2:	af00      	add	r7, sp, #0
	GPIO_Config();
 80032c4:	f000 f804 	bl	80032d0 <GPIO_Config>
	USART_Config();
 80032c8:	f000 f828 	bl	800331c <USART_Config>
}
 80032cc:	bf00      	nop
 80032ce:	bd80      	pop	{r7, pc}

080032d0 <GPIO_Config>:
void GPIO_Config()
{
 80032d0:	b580      	push	{r7, lr}
 80032d2:	b082      	sub	sp, #8
 80032d4:	af00      	add	r7, sp, #0
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOA,ENABLE);
 80032d6:	2101      	movs	r1, #1
 80032d8:	2001      	movs	r0, #1
 80032da:	f7fd fa41 	bl	8000760 <RCC_AHB1PeriphClockCmd>

	GPIO_InitTypeDef GPIO_InitStruct;

	GPIO_InitStruct.GPIO_Mode = GPIO_Mode_AF;
 80032de:	2302      	movs	r3, #2
 80032e0:	713b      	strb	r3, [r7, #4]
	GPIO_InitStruct.GPIO_OType = GPIO_OType_PP;
 80032e2:	2300      	movs	r3, #0
 80032e4:	71bb      	strb	r3, [r7, #6]
	GPIO_InitStruct.GPIO_Pin = GPIO_Pin_2 | GPIO_Pin_3;
 80032e6:	230c      	movs	r3, #12
 80032e8:	603b      	str	r3, [r7, #0]
	GPIO_InitStruct.GPIO_PuPd = GPIO_PuPd_UP;
 80032ea:	2301      	movs	r3, #1
 80032ec:	71fb      	strb	r3, [r7, #7]
	GPIO_InitStruct.GPIO_Speed = GPIO_Speed_50MHz;
 80032ee:	2302      	movs	r3, #2
 80032f0:	717b      	strb	r3, [r7, #5]

	GPIO_PinAFConfig(GPIOA,GPIO_PinSource2,GPIO_AF_USART2);
 80032f2:	2207      	movs	r2, #7
 80032f4:	2102      	movs	r1, #2
 80032f6:	4808      	ldr	r0, [pc, #32]	; (8003318 <GPIO_Config+0x48>)
 80032f8:	f7fd f912 	bl	8000520 <GPIO_PinAFConfig>
	GPIO_PinAFConfig(GPIOA,GPIO_PinSource3,GPIO_AF_USART2);
 80032fc:	2207      	movs	r2, #7
 80032fe:	2103      	movs	r1, #3
 8003300:	4805      	ldr	r0, [pc, #20]	; (8003318 <GPIO_Config+0x48>)
 8003302:	f7fd f90d 	bl	8000520 <GPIO_PinAFConfig>

	GPIO_Init(GPIOA,&GPIO_InitStruct);
 8003306:	463b      	mov	r3, r7
 8003308:	4619      	mov	r1, r3
 800330a:	4803      	ldr	r0, [pc, #12]	; (8003318 <GPIO_Config+0x48>)
 800330c:	f7fd f87a 	bl	8000404 <GPIO_Init>


}
 8003310:	bf00      	nop
 8003312:	3708      	adds	r7, #8
 8003314:	46bd      	mov	sp, r7
 8003316:	bd80      	pop	{r7, pc}
 8003318:	40020000 	.word	0x40020000

0800331c <USART_Config>:
void USART_Config()
{
 800331c:	b580      	push	{r7, lr}
 800331e:	b084      	sub	sp, #16
 8003320:	af00      	add	r7, sp, #0
	RCC_APB1PeriphClockCmd(RCC_APB1Periph_USART2,ENABLE);
 8003322:	2101      	movs	r1, #1
 8003324:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8003328:	f7fd fa3a 	bl	80007a0 <RCC_APB1PeriphClockCmd>

	USART_InitTypeDef USART_InitStruct;

	USART_InitStruct.USART_BaudRate = 115200;
 800332c:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 8003330:	603b      	str	r3, [r7, #0]
	USART_InitStruct.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
 8003332:	2300      	movs	r3, #0
 8003334:	81bb      	strh	r3, [r7, #12]
	USART_InitStruct.USART_Mode = USART_Mode_Tx;
 8003336:	2308      	movs	r3, #8
 8003338:	817b      	strh	r3, [r7, #10]
	USART_InitStruct.USART_Parity = USART_Parity_No ;
 800333a:	2300      	movs	r3, #0
 800333c:	813b      	strh	r3, [r7, #8]
	USART_InitStruct.USART_StopBits = USART_StopBits_1;
 800333e:	2300      	movs	r3, #0
 8003340:	80fb      	strh	r3, [r7, #6]
	USART_InitStruct.USART_WordLength =USART_WordLength_8b;
 8003342:	2300      	movs	r3, #0
 8003344:	80bb      	strh	r3, [r7, #4]

	USART_Init(USART2,&USART_InitStruct);
 8003346:	463b      	mov	r3, r7
 8003348:	4619      	mov	r1, r3
 800334a:	4805      	ldr	r0, [pc, #20]	; (8003360 <USART_Config+0x44>)
 800334c:	f7fd fa74 	bl	8000838 <USART_Init>

	USART_Cmd(USART2,ENABLE);
 8003350:	2101      	movs	r1, #1
 8003352:	4803      	ldr	r0, [pc, #12]	; (8003360 <USART_Config+0x44>)
 8003354:	f7fd fb2a 	bl	80009ac <USART_Cmd>
}
 8003358:	bf00      	nop
 800335a:	3710      	adds	r7, #16
 800335c:	46bd      	mov	sp, r7
 800335e:	bd80      	pop	{r7, pc}
 8003360:	40004400 	.word	0x40004400

08003364 <printMessage>:

void printMessage(char *message)
{
 8003364:	b580      	push	{r7, lr}
 8003366:	b084      	sub	sp, #16
 8003368:	af00      	add	r7, sp, #0
 800336a:	6078      	str	r0, [r7, #4]
	for(int i = 0; i<strlen(message) ; i++)
 800336c:	2300      	movs	r3, #0
 800336e:	60fb      	str	r3, [r7, #12]
 8003370:	e013      	b.n	800339a <printMessage+0x36>
	{
		while(USART_GetFlagStatus(USART2,USART_FLAG_TXE)!=SET);
 8003372:	bf00      	nop
 8003374:	2180      	movs	r1, #128	; 0x80
 8003376:	480e      	ldr	r0, [pc, #56]	; (80033b0 <printMessage+0x4c>)
 8003378:	f7fd fb4a 	bl	8000a10 <USART_GetFlagStatus>
 800337c:	4603      	mov	r3, r0
 800337e:	2b01      	cmp	r3, #1
 8003380:	d1f8      	bne.n	8003374 <printMessage+0x10>
		USART_SendData(USART2,message[i]);
 8003382:	68fb      	ldr	r3, [r7, #12]
 8003384:	687a      	ldr	r2, [r7, #4]
 8003386:	4413      	add	r3, r2
 8003388:	781b      	ldrb	r3, [r3, #0]
 800338a:	b29b      	uxth	r3, r3
 800338c:	4619      	mov	r1, r3
 800338e:	4808      	ldr	r0, [pc, #32]	; (80033b0 <printMessage+0x4c>)
 8003390:	f7fd fb2c 	bl	80009ec <USART_SendData>
	for(int i = 0; i<strlen(message) ; i++)
 8003394:	68fb      	ldr	r3, [r7, #12]
 8003396:	3301      	adds	r3, #1
 8003398:	60fb      	str	r3, [r7, #12]
 800339a:	6878      	ldr	r0, [r7, #4]
 800339c:	f7fc ff18 	bl	80001d0 <strlen>
 80033a0:	4602      	mov	r2, r0
 80033a2:	68fb      	ldr	r3, [r7, #12]
 80033a4:	429a      	cmp	r2, r3
 80033a6:	d8e4      	bhi.n	8003372 <printMessage+0xe>

	}
}
 80033a8:	bf00      	nop
 80033aa:	3710      	adds	r7, #16
 80033ac:	46bd      	mov	sp, r7
 80033ae:	bd80      	pop	{r7, pc}
 80033b0:	40004400 	.word	0x40004400

080033b4 <EVAL_AUDIO_TransferComplete_CallBack>:

/*
 * Callback used by stm32f4_discovery_audio_codec.c.
 * Refer to stm32f4_discovery_audio_codec.h for more info.
 */
void EVAL_AUDIO_TransferComplete_CallBack(uint32_t pBuffer, uint32_t Size){
 80033b4:	b480      	push	{r7}
 80033b6:	b083      	sub	sp, #12
 80033b8:	af00      	add	r7, sp, #0
 80033ba:	6078      	str	r0, [r7, #4]
 80033bc:	6039      	str	r1, [r7, #0]
  /* TODO, implement your code here */
  return;
 80033be:	bf00      	nop
}
 80033c0:	370c      	adds	r7, #12
 80033c2:	46bd      	mov	sp, r7
 80033c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033c8:	4770      	bx	lr

080033ca <EVAL_AUDIO_GetSampleCallBack>:

/*
 * Callback used by stm324xg_eval_audio_codec.c.
 * Refer to stm324xg_eval_audio_codec.h for more info.
 */
uint16_t EVAL_AUDIO_GetSampleCallBack(void){
 80033ca:	b480      	push	{r7}
 80033cc:	af00      	add	r7, sp, #0
  /* TODO, implement your code here */
  return -1;
 80033ce:	f64f 73ff 	movw	r3, #65535	; 0xffff
}
 80033d2:	4618      	mov	r0, r3
 80033d4:	46bd      	mov	sp, r7
 80033d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033da:	4770      	bx	lr

080033dc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80033dc:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003414 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 80033e0:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 80033e2:	e003      	b.n	80033ec <LoopCopyDataInit>

080033e4 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 80033e4:	4b0c      	ldr	r3, [pc, #48]	; (8003418 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 80033e6:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 80033e8:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 80033ea:	3104      	adds	r1, #4

080033ec <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 80033ec:	480b      	ldr	r0, [pc, #44]	; (800341c <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 80033ee:	4b0c      	ldr	r3, [pc, #48]	; (8003420 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 80033f0:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 80033f2:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 80033f4:	d3f6      	bcc.n	80033e4 <CopyDataInit>
  ldr  r2, =_sbss
 80033f6:	4a0b      	ldr	r2, [pc, #44]	; (8003424 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 80033f8:	e002      	b.n	8003400 <LoopFillZerobss>

080033fa <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 80033fa:	2300      	movs	r3, #0
  str  r3, [r2], #4
 80033fc:	f842 3b04 	str.w	r3, [r2], #4

08003400 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8003400:	4b09      	ldr	r3, [pc, #36]	; (8003428 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8003402:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8003404:	d3f9      	bcc.n	80033fa <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8003406:	f000 f825 	bl	8003454 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800340a:	f000 f951 	bl	80036b0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800340e:	f7ff fedb 	bl	80031c8 <main>
  bx  lr    
 8003412:	4770      	bx	lr
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8003414:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8003418:	08003790 	.word	0x08003790
  ldr  r0, =_sdata
 800341c:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8003420:	20000040 	.word	0x20000040
  ldr  r2, =_sbss
 8003424:	20000040 	.word	0x20000040
  ldr  r3, = _ebss
 8003428:	20012f50 	.word	0x20012f50

0800342c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800342c:	e7fe      	b.n	800342c <ADC_IRQHandler>

0800342e <HardFault_Handler>:
  * @brief  This function handles Hard Fault exception.
  * @param  None
  * @retval None
  */
void HardFault_Handler(void)
{
 800342e:	b480      	push	{r7}
 8003430:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Hard Fault exception occurs */
  while (1)
 8003432:	e7fe      	b.n	8003432 <HardFault_Handler+0x4>

08003434 <MemManage_Handler>:
  * @brief  This function handles Memory Manage exception.
  * @param  None
  * @retval None
  */
void MemManage_Handler(void)
{
 8003434:	b480      	push	{r7}
 8003436:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Memory Manage exception occurs */
  while (1)
 8003438:	e7fe      	b.n	8003438 <MemManage_Handler+0x4>

0800343a <BusFault_Handler>:
  * @brief  This function handles Bus Fault exception.
  * @param  None
  * @retval None
  */
void BusFault_Handler(void)
{
 800343a:	b480      	push	{r7}
 800343c:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Bus Fault exception occurs */
  while (1)
 800343e:	e7fe      	b.n	800343e <BusFault_Handler+0x4>

08003440 <UsageFault_Handler>:
  * @brief  This function handles Usage Fault exception.
  * @param  None
  * @retval None
  */
void UsageFault_Handler(void)
{
 8003440:	b480      	push	{r7}
 8003442:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Usage Fault exception occurs */
  while (1)
 8003444:	e7fe      	b.n	8003444 <UsageFault_Handler+0x4>

08003446 <DebugMon_Handler>:
  * @brief  This function handles Debug Monitor exception.
  * @param  None
  * @retval None
  */
void DebugMon_Handler(void)
{
 8003446:	b480      	push	{r7}
 8003448:	af00      	add	r7, sp, #0
}
 800344a:	bf00      	nop
 800344c:	46bd      	mov	sp, r7
 800344e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003452:	4770      	bx	lr

08003454 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003454:	b580      	push	{r7, lr}
 8003456:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
	SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003458:	4a16      	ldr	r2, [pc, #88]	; (80034b4 <SystemInit+0x60>)
 800345a:	4b16      	ldr	r3, [pc, #88]	; (80034b4 <SystemInit+0x60>)
 800345c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003460:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003464:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8003468:	4a13      	ldr	r2, [pc, #76]	; (80034b8 <SystemInit+0x64>)
 800346a:	4b13      	ldr	r3, [pc, #76]	; (80034b8 <SystemInit+0x64>)
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	f043 0301 	orr.w	r3, r3, #1
 8003472:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8003474:	4b10      	ldr	r3, [pc, #64]	; (80034b8 <SystemInit+0x64>)
 8003476:	2200      	movs	r2, #0
 8003478:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 800347a:	4a0f      	ldr	r2, [pc, #60]	; (80034b8 <SystemInit+0x64>)
 800347c:	4b0e      	ldr	r3, [pc, #56]	; (80034b8 <SystemInit+0x64>)
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8003484:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003488:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 800348a:	4b0b      	ldr	r3, [pc, #44]	; (80034b8 <SystemInit+0x64>)
 800348c:	4a0b      	ldr	r2, [pc, #44]	; (80034bc <SystemInit+0x68>)
 800348e:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8003490:	4a09      	ldr	r2, [pc, #36]	; (80034b8 <SystemInit+0x64>)
 8003492:	4b09      	ldr	r3, [pc, #36]	; (80034b8 <SystemInit+0x64>)
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800349a:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 800349c:	4b06      	ldr	r3, [pc, #24]	; (80034b8 <SystemInit+0x64>)
 800349e:	2200      	movs	r2, #0
 80034a0:	60da      	str	r2, [r3, #12]
  SystemInit_ExtMemCtl(); 
#endif /* DATA_IN_ExtSRAM */
         
  /* Configure the System clock source, PLL Multiplier and Divider factors, 
     AHB/APBx prescalers and Flash settings ----------------------------------*/
  SetSysClock();
 80034a2:	f000 f889 	bl	80035b8 <SetSysClock>

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80034a6:	4b03      	ldr	r3, [pc, #12]	; (80034b4 <SystemInit+0x60>)
 80034a8:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80034ac:	609a      	str	r2, [r3, #8]
#endif
}
 80034ae:	bf00      	nop
 80034b0:	bd80      	pop	{r7, pc}
 80034b2:	bf00      	nop
 80034b4:	e000ed00 	.word	0xe000ed00
 80034b8:	40023800 	.word	0x40023800
 80034bc:	24003010 	.word	0x24003010

080034c0 <SystemCoreClockUpdate>:
  *     
  * @param  None
  * @retval None
  */
void SystemCoreClockUpdate(void)
{
 80034c0:	b480      	push	{r7}
 80034c2:	b087      	sub	sp, #28
 80034c4:	af00      	add	r7, sp, #0
  uint32_t tmp = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;
 80034c6:	2300      	movs	r3, #0
 80034c8:	613b      	str	r3, [r7, #16]
 80034ca:	2300      	movs	r3, #0
 80034cc:	617b      	str	r3, [r7, #20]
 80034ce:	2302      	movs	r3, #2
 80034d0:	60fb      	str	r3, [r7, #12]
 80034d2:	2300      	movs	r3, #0
 80034d4:	60bb      	str	r3, [r7, #8]
 80034d6:	2302      	movs	r3, #2
 80034d8:	607b      	str	r3, [r7, #4]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 80034da:	4b32      	ldr	r3, [pc, #200]	; (80035a4 <SystemCoreClockUpdate+0xe4>)
 80034dc:	689b      	ldr	r3, [r3, #8]
 80034de:	f003 030c 	and.w	r3, r3, #12
 80034e2:	613b      	str	r3, [r7, #16]

  switch (tmp)
 80034e4:	693b      	ldr	r3, [r7, #16]
 80034e6:	2b04      	cmp	r3, #4
 80034e8:	d007      	beq.n	80034fa <SystemCoreClockUpdate+0x3a>
 80034ea:	2b08      	cmp	r3, #8
 80034ec:	d009      	beq.n	8003502 <SystemCoreClockUpdate+0x42>
 80034ee:	2b00      	cmp	r3, #0
 80034f0:	d13d      	bne.n	800356e <SystemCoreClockUpdate+0xae>
  {
    case 0x00:  /* HSI used as system clock source */
      SystemCoreClock = HSI_VALUE;
 80034f2:	4b2d      	ldr	r3, [pc, #180]	; (80035a8 <SystemCoreClockUpdate+0xe8>)
 80034f4:	4a2d      	ldr	r2, [pc, #180]	; (80035ac <SystemCoreClockUpdate+0xec>)
 80034f6:	601a      	str	r2, [r3, #0]
      break;
 80034f8:	e03d      	b.n	8003576 <SystemCoreClockUpdate+0xb6>
    case 0x04:  /* HSE used as system clock source */
      SystemCoreClock = HSE_VALUE;
 80034fa:	4b2b      	ldr	r3, [pc, #172]	; (80035a8 <SystemCoreClockUpdate+0xe8>)
 80034fc:	4a2c      	ldr	r2, [pc, #176]	; (80035b0 <SystemCoreClockUpdate+0xf0>)
 80034fe:	601a      	str	r2, [r3, #0]
      break;
 8003500:	e039      	b.n	8003576 <SystemCoreClockUpdate+0xb6>
    case 0x08:  /* PLL used as system clock source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLL_M) * PLL_N
         SYSCLK = PLL_VCO / PLL_P
         */    
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
 8003502:	4b28      	ldr	r3, [pc, #160]	; (80035a4 <SystemCoreClockUpdate+0xe4>)
 8003504:	685b      	ldr	r3, [r3, #4]
 8003506:	0d9b      	lsrs	r3, r3, #22
 8003508:	f003 0301 	and.w	r3, r3, #1
 800350c:	60bb      	str	r3, [r7, #8]
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800350e:	4b25      	ldr	r3, [pc, #148]	; (80035a4 <SystemCoreClockUpdate+0xe4>)
 8003510:	685b      	ldr	r3, [r3, #4]
 8003512:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003516:	607b      	str	r3, [r7, #4]
      
      if (pllsource != 0)
 8003518:	68bb      	ldr	r3, [r7, #8]
 800351a:	2b00      	cmp	r3, #0
 800351c:	d00c      	beq.n	8003538 <SystemCoreClockUpdate+0x78>
      {
        /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 800351e:	4a24      	ldr	r2, [pc, #144]	; (80035b0 <SystemCoreClockUpdate+0xf0>)
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	fbb2 f3f3 	udiv	r3, r2, r3
 8003526:	4a1f      	ldr	r2, [pc, #124]	; (80035a4 <SystemCoreClockUpdate+0xe4>)
 8003528:	6852      	ldr	r2, [r2, #4]
 800352a:	0992      	lsrs	r2, r2, #6
 800352c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003530:	fb02 f303 	mul.w	r3, r2, r3
 8003534:	617b      	str	r3, [r7, #20]
 8003536:	e00b      	b.n	8003550 <SystemCoreClockUpdate+0x90>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);      
 8003538:	4a1c      	ldr	r2, [pc, #112]	; (80035ac <SystemCoreClockUpdate+0xec>)
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003540:	4a18      	ldr	r2, [pc, #96]	; (80035a4 <SystemCoreClockUpdate+0xe4>)
 8003542:	6852      	ldr	r2, [r2, #4]
 8003544:	0992      	lsrs	r2, r2, #6
 8003546:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800354a:	fb02 f303 	mul.w	r3, r2, r3
 800354e:	617b      	str	r3, [r7, #20]
      }

      pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 8003550:	4b14      	ldr	r3, [pc, #80]	; (80035a4 <SystemCoreClockUpdate+0xe4>)
 8003552:	685b      	ldr	r3, [r3, #4]
 8003554:	0c1b      	lsrs	r3, r3, #16
 8003556:	f003 0303 	and.w	r3, r3, #3
 800355a:	3301      	adds	r3, #1
 800355c:	005b      	lsls	r3, r3, #1
 800355e:	60fb      	str	r3, [r7, #12]
      SystemCoreClock = pllvco/pllp;
 8003560:	697a      	ldr	r2, [r7, #20]
 8003562:	68fb      	ldr	r3, [r7, #12]
 8003564:	fbb2 f3f3 	udiv	r3, r2, r3
 8003568:	4a0f      	ldr	r2, [pc, #60]	; (80035a8 <SystemCoreClockUpdate+0xe8>)
 800356a:	6013      	str	r3, [r2, #0]
      break;
 800356c:	e003      	b.n	8003576 <SystemCoreClockUpdate+0xb6>
    default:
      SystemCoreClock = HSI_VALUE;
 800356e:	4b0e      	ldr	r3, [pc, #56]	; (80035a8 <SystemCoreClockUpdate+0xe8>)
 8003570:	4a0e      	ldr	r2, [pc, #56]	; (80035ac <SystemCoreClockUpdate+0xec>)
 8003572:	601a      	str	r2, [r3, #0]
      break;
 8003574:	bf00      	nop
  }
  /* Compute HCLK frequency --------------------------------------------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
 8003576:	4b0b      	ldr	r3, [pc, #44]	; (80035a4 <SystemCoreClockUpdate+0xe4>)
 8003578:	689b      	ldr	r3, [r3, #8]
 800357a:	091b      	lsrs	r3, r3, #4
 800357c:	f003 030f 	and.w	r3, r3, #15
 8003580:	4a0c      	ldr	r2, [pc, #48]	; (80035b4 <SystemCoreClockUpdate+0xf4>)
 8003582:	5cd3      	ldrb	r3, [r2, r3]
 8003584:	b2db      	uxtb	r3, r3
 8003586:	613b      	str	r3, [r7, #16]
  /* HCLK frequency */
  SystemCoreClock >>= tmp;
 8003588:	4b07      	ldr	r3, [pc, #28]	; (80035a8 <SystemCoreClockUpdate+0xe8>)
 800358a:	681a      	ldr	r2, [r3, #0]
 800358c:	693b      	ldr	r3, [r7, #16]
 800358e:	fa22 f303 	lsr.w	r3, r2, r3
 8003592:	4a05      	ldr	r2, [pc, #20]	; (80035a8 <SystemCoreClockUpdate+0xe8>)
 8003594:	6013      	str	r3, [r2, #0]
}
 8003596:	bf00      	nop
 8003598:	371c      	adds	r7, #28
 800359a:	46bd      	mov	sp, r7
 800359c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035a0:	4770      	bx	lr
 80035a2:	bf00      	nop
 80035a4:	40023800 	.word	0x40023800
 80035a8:	2000002c 	.word	0x2000002c
 80035ac:	00f42400 	.word	0x00f42400
 80035b0:	007a1200 	.word	0x007a1200
 80035b4:	20000030 	.word	0x20000030

080035b8 <SetSysClock>:
  *         is reset to the default reset state (done in SystemInit() function).   
  * @param  None
  * @retval None
  */
static void SetSysClock(void)
{
 80035b8:	b480      	push	{r7}
 80035ba:	b083      	sub	sp, #12
 80035bc:	af00      	add	r7, sp, #0
/******************************************************************************/
/*            PLL (clocked by HSE) used as System clock source                */
/******************************************************************************/
  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 80035be:	2300      	movs	r3, #0
 80035c0:	607b      	str	r3, [r7, #4]
 80035c2:	2300      	movs	r3, #0
 80035c4:	603b      	str	r3, [r7, #0]
  
  /* Enable HSE */
  RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 80035c6:	4a36      	ldr	r2, [pc, #216]	; (80036a0 <SetSysClock+0xe8>)
 80035c8:	4b35      	ldr	r3, [pc, #212]	; (80036a0 <SetSysClock+0xe8>)
 80035ca:	681b      	ldr	r3, [r3, #0]
 80035cc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80035d0:	6013      	str	r3, [r2, #0]
 
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC->CR & RCC_CR_HSERDY;
 80035d2:	4b33      	ldr	r3, [pc, #204]	; (80036a0 <SetSysClock+0xe8>)
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80035da:	603b      	str	r3, [r7, #0]
    StartUpCounter++;
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	3301      	adds	r3, #1
 80035e0:	607b      	str	r3, [r7, #4]
  } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 80035e2:	683b      	ldr	r3, [r7, #0]
 80035e4:	2b00      	cmp	r3, #0
 80035e6:	d103      	bne.n	80035f0 <SetSysClock+0x38>
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 80035ee:	d1f0      	bne.n	80035d2 <SetSysClock+0x1a>

  if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 80035f0:	4b2b      	ldr	r3, [pc, #172]	; (80036a0 <SetSysClock+0xe8>)
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80035f8:	2b00      	cmp	r3, #0
 80035fa:	d002      	beq.n	8003602 <SetSysClock+0x4a>
  {
    HSEStatus = (uint32_t)0x01;
 80035fc:	2301      	movs	r3, #1
 80035fe:	603b      	str	r3, [r7, #0]
 8003600:	e001      	b.n	8003606 <SetSysClock+0x4e>
  }
  else
  {
    HSEStatus = (uint32_t)0x00;
 8003602:	2300      	movs	r3, #0
 8003604:	603b      	str	r3, [r7, #0]
  }

  if (HSEStatus == (uint32_t)0x01)
 8003606:	683b      	ldr	r3, [r7, #0]
 8003608:	2b01      	cmp	r3, #1
 800360a:	d142      	bne.n	8003692 <SetSysClock+0xda>
  {
    /* Enable high performance mode, System frequency up to 168 MHz */
    RCC->APB1ENR |= RCC_APB1ENR_PWREN;
 800360c:	4a24      	ldr	r2, [pc, #144]	; (80036a0 <SetSysClock+0xe8>)
 800360e:	4b24      	ldr	r3, [pc, #144]	; (80036a0 <SetSysClock+0xe8>)
 8003610:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003612:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003616:	6413      	str	r3, [r2, #64]	; 0x40
    PWR->CR |= PWR_CR_PMODE;  
 8003618:	4a22      	ldr	r2, [pc, #136]	; (80036a4 <SetSysClock+0xec>)
 800361a:	4b22      	ldr	r3, [pc, #136]	; (80036a4 <SetSysClock+0xec>)
 800361c:	681b      	ldr	r3, [r3, #0]
 800361e:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003622:	6013      	str	r3, [r2, #0]

    /* HCLK = SYSCLK / 1*/
    RCC->CFGR |= RCC_CFGR_HPRE_DIV1;
 8003624:	4a1e      	ldr	r2, [pc, #120]	; (80036a0 <SetSysClock+0xe8>)
 8003626:	4b1e      	ldr	r3, [pc, #120]	; (80036a0 <SetSysClock+0xe8>)
 8003628:	689b      	ldr	r3, [r3, #8]
 800362a:	6093      	str	r3, [r2, #8]
      
    /* PCLK2 = HCLK / 2*/
    RCC->CFGR |= RCC_CFGR_PPRE2_DIV2;
 800362c:	4a1c      	ldr	r2, [pc, #112]	; (80036a0 <SetSysClock+0xe8>)
 800362e:	4b1c      	ldr	r3, [pc, #112]	; (80036a0 <SetSysClock+0xe8>)
 8003630:	689b      	ldr	r3, [r3, #8]
 8003632:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003636:	6093      	str	r3, [r2, #8]
    
    /* PCLK1 = HCLK / 4*/
    RCC->CFGR |= RCC_CFGR_PPRE1_DIV4;
 8003638:	4a19      	ldr	r2, [pc, #100]	; (80036a0 <SetSysClock+0xe8>)
 800363a:	4b19      	ldr	r3, [pc, #100]	; (80036a0 <SetSysClock+0xe8>)
 800363c:	689b      	ldr	r3, [r3, #8]
 800363e:	f443 53a0 	orr.w	r3, r3, #5120	; 0x1400
 8003642:	6093      	str	r3, [r2, #8]

    /* Configure the main PLL */
    RCC->PLLCFGR = PLL_M | (PLL_N << 6) | (((PLL_P >> 1) -1) << 16) |
 8003644:	4b16      	ldr	r3, [pc, #88]	; (80036a0 <SetSysClock+0xe8>)
 8003646:	4a18      	ldr	r2, [pc, #96]	; (80036a8 <SetSysClock+0xf0>)
 8003648:	605a      	str	r2, [r3, #4]
                   (RCC_PLLCFGR_PLLSRC_HSE) | (PLL_Q << 24);

    /* Enable the main PLL */
    RCC->CR |= RCC_CR_PLLON;
 800364a:	4a15      	ldr	r2, [pc, #84]	; (80036a0 <SetSysClock+0xe8>)
 800364c:	4b14      	ldr	r3, [pc, #80]	; (80036a0 <SetSysClock+0xe8>)
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003654:	6013      	str	r3, [r2, #0]

    /* Wait till the main PLL is ready */
    while((RCC->CR & RCC_CR_PLLRDY) == 0)
 8003656:	bf00      	nop
 8003658:	4b11      	ldr	r3, [pc, #68]	; (80036a0 <SetSysClock+0xe8>)
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003660:	2b00      	cmp	r3, #0
 8003662:	d0f9      	beq.n	8003658 <SetSysClock+0xa0>
    {
    }
   
    /* Configure Flash prefetch, Instruction cache, Data cache and wait state */
    FLASH->ACR = FLASH_ACR_ICEN |FLASH_ACR_DCEN |FLASH_ACR_LATENCY_5WS;
 8003664:	4b11      	ldr	r3, [pc, #68]	; (80036ac <SetSysClock+0xf4>)
 8003666:	f240 6205 	movw	r2, #1541	; 0x605
 800366a:	601a      	str	r2, [r3, #0]

    /* Select the main PLL as system clock source */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 800366c:	4a0c      	ldr	r2, [pc, #48]	; (80036a0 <SetSysClock+0xe8>)
 800366e:	4b0c      	ldr	r3, [pc, #48]	; (80036a0 <SetSysClock+0xe8>)
 8003670:	689b      	ldr	r3, [r3, #8]
 8003672:	f023 0303 	bic.w	r3, r3, #3
 8003676:	6093      	str	r3, [r2, #8]
    RCC->CFGR |= RCC_CFGR_SW_PLL;
 8003678:	4a09      	ldr	r2, [pc, #36]	; (80036a0 <SetSysClock+0xe8>)
 800367a:	4b09      	ldr	r3, [pc, #36]	; (80036a0 <SetSysClock+0xe8>)
 800367c:	689b      	ldr	r3, [r3, #8]
 800367e:	f043 0302 	orr.w	r3, r3, #2
 8003682:	6093      	str	r3, [r2, #8]

    /* Wait till the main PLL is used as system clock source */
    while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS ) != RCC_CFGR_SWS_PLL);
 8003684:	bf00      	nop
 8003686:	4b06      	ldr	r3, [pc, #24]	; (80036a0 <SetSysClock+0xe8>)
 8003688:	689b      	ldr	r3, [r3, #8]
 800368a:	f003 030c 	and.w	r3, r3, #12
 800368e:	2b08      	cmp	r3, #8
 8003690:	d1f9      	bne.n	8003686 <SetSysClock+0xce>
  else
  { /* If HSE fails to start-up, the application will have wrong clock
         configuration. User can add here some code to deal with this error */
  }

}
 8003692:	bf00      	nop
 8003694:	370c      	adds	r7, #12
 8003696:	46bd      	mov	sp, r7
 8003698:	f85d 7b04 	ldr.w	r7, [sp], #4
 800369c:	4770      	bx	lr
 800369e:	bf00      	nop
 80036a0:	40023800 	.word	0x40023800
 80036a4:	40007000 	.word	0x40007000
 80036a8:	07405408 	.word	0x07405408
 80036ac:	40023c00 	.word	0x40023c00

080036b0 <__libc_init_array>:
 80036b0:	b570      	push	{r4, r5, r6, lr}
 80036b2:	4e0d      	ldr	r6, [pc, #52]	; (80036e8 <__libc_init_array+0x38>)
 80036b4:	4c0d      	ldr	r4, [pc, #52]	; (80036ec <__libc_init_array+0x3c>)
 80036b6:	1ba4      	subs	r4, r4, r6
 80036b8:	10a4      	asrs	r4, r4, #2
 80036ba:	2500      	movs	r5, #0
 80036bc:	42a5      	cmp	r5, r4
 80036be:	d109      	bne.n	80036d4 <__libc_init_array+0x24>
 80036c0:	4e0b      	ldr	r6, [pc, #44]	; (80036f0 <__libc_init_array+0x40>)
 80036c2:	4c0c      	ldr	r4, [pc, #48]	; (80036f4 <__libc_init_array+0x44>)
 80036c4:	f000 f82c 	bl	8003720 <_init>
 80036c8:	1ba4      	subs	r4, r4, r6
 80036ca:	10a4      	asrs	r4, r4, #2
 80036cc:	2500      	movs	r5, #0
 80036ce:	42a5      	cmp	r5, r4
 80036d0:	d105      	bne.n	80036de <__libc_init_array+0x2e>
 80036d2:	bd70      	pop	{r4, r5, r6, pc}
 80036d4:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80036d8:	4798      	blx	r3
 80036da:	3501      	adds	r5, #1
 80036dc:	e7ee      	b.n	80036bc <__libc_init_array+0xc>
 80036de:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80036e2:	4798      	blx	r3
 80036e4:	3501      	adds	r5, #1
 80036e6:	e7f2      	b.n	80036ce <__libc_init_array+0x1e>
 80036e8:	08003788 	.word	0x08003788
 80036ec:	08003788 	.word	0x08003788
 80036f0:	08003788 	.word	0x08003788
 80036f4:	0800378c 	.word	0x0800378c

080036f8 <memcpy>:
 80036f8:	b510      	push	{r4, lr}
 80036fa:	1e43      	subs	r3, r0, #1
 80036fc:	440a      	add	r2, r1
 80036fe:	4291      	cmp	r1, r2
 8003700:	d100      	bne.n	8003704 <memcpy+0xc>
 8003702:	bd10      	pop	{r4, pc}
 8003704:	f811 4b01 	ldrb.w	r4, [r1], #1
 8003708:	f803 4f01 	strb.w	r4, [r3, #1]!
 800370c:	e7f7      	b.n	80036fe <memcpy+0x6>

0800370e <memset>:
 800370e:	4402      	add	r2, r0
 8003710:	4603      	mov	r3, r0
 8003712:	4293      	cmp	r3, r2
 8003714:	d100      	bne.n	8003718 <memset+0xa>
 8003716:	4770      	bx	lr
 8003718:	f803 1b01 	strb.w	r1, [r3], #1
 800371c:	e7f9      	b.n	8003712 <memset+0x4>
	...

08003720 <_init>:
 8003720:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003722:	bf00      	nop
 8003724:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003726:	bc08      	pop	{r3}
 8003728:	469e      	mov	lr, r3
 800372a:	4770      	bx	lr

0800372c <_fini>:
 800372c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800372e:	bf00      	nop
 8003730:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003732:	bc08      	pop	{r3}
 8003734:	469e      	mov	lr, r3
 8003736:	4770      	bx	lr
