# do Titanic2.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:09:56 on Dec 04,2018
# vcom -work work Titanic2.vho 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package arriaii_atom_pack
# -- Loading package arriaii_components
# -- Compiling entity Titanic2
# -- Compiling architecture structure of Titanic2
# End time: 18:09:56 on Dec 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:09:56 on Dec 04,2018
# vcom -work work Waveform27.vwf.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Titanic2_vhd_vec_tst
# -- Compiling architecture Titanic2_arch of Titanic2_vhd_vec_tst
# End time: 18:09:57 on Dec 04,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim -novopt -c -t 1ps -L arriaii -L altera -L altera_mf -L 220model -L sgate -L altera_lnsim work.Titanic2_vhd_vec_tst 
# Start time: 18:09:57 on Dec 04,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.titanic2_vhd_vec_tst(titanic2_arch)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading arriaii.arriaii_atom_pack(body)
# Loading arriaii.arriaii_components
# Loading work.titanic2(structure)
# Loading ieee.std_logic_arith(body)
# Loading arriaii.arriaii_io_obuf(arch)
# Loading arriaii.arriaii_io_ibuf(arch)
# ** Warning: Design size of 12088 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# after#31
# End time: 18:09:57 on Dec 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
