module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    output logic id_6,
    id_7,
    id_8
);
  id_9 id_10 (
      .id_7(id_4),
      id_3[id_5],
      .id_7(1),
      .id_5(~id_4)
  );
  assign id_8[1] = 1;
  assign id_1 = 1;
endmodule
