#! /usr/local/Cellar/icarus-verilog/10.0/bin/vvp
:ivl_version "10.0 (stable)" "(v10_0)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7ff25251c260 .scope module, "test_newctrl" "test_newctrl" 2 3;
 .timescale -9 -12;
P_0x7ff25253d050 .param/l "DWIDTH" 0 3 1, +C4<00000000000000000000000000010000>;
P_0x7ff25253d090 .param/l "FACCUM" 0 3 10, +C4<00000000000000000000000000000111>;
P_0x7ff25253d0d0 .param/l "FSIZE" 0 3 3, +C4<00000000000000000000000000000101>;
P_0x7ff25253d110 .param/l "IFMSIZE" 0 3 9, +C4<00000000000000000000000000001001>;
P_0x7ff25253d150 .param/l "INSIZE" 0 3 2, +C4<00000000000000000000000000001100>;
P_0x7ff25253d190 .param/l "LWIDTH" 0 3 12, +C4<00000000000000000000000000001000>;
P_0x7ff25253d1d0 .param/l "N_F1" 0 3 5, +C4<00000000000000000000000000010100>;
P_0x7ff25253d210 .param/l "N_F2" 0 3 6, +C4<00000000000000000000000000110010>;
P_0x7ff25253d250 .param/l "OUTSIZE" 0 3 7, +C4<00000000000000000000000000001010>;
P_0x7ff25253d290 .param/l "PACCUM" 0 3 11, +C4<00000000000000000000000000001000>;
P_0x7ff25253d2d0 .param/l "PSIZE" 0 3 4, +C4<00000000000000000000000000000010>;
P_0x7ff25253d310 .param/l "STEP" 0 3 13, +C4<00000000000000000000000000001010>;
P_0x7ff25253d350 .param/l "WSIZE" 0 3 8, +C4<00000000000000000000000000001101>;
v0x7ff25251a750_0 .net "ack", 0 0, L_0x7ff252558fc0;  1 drivers
v0x7ff252554ea0_0 .net "buf_en", 0 0, L_0x7ff252556a50;  1 drivers
v0x7ff252554f30_0 .var "clk", 0 0;
v0x7ff252555060_0 .net "conv_we", 0 0, L_0x7ff252555b20;  1 drivers
v0x7ff2525550f0_0 .var "fil_size", 7 0;
v0x7ff252555180_0 .var/i "fp", 31 0;
v0x7ff252555210_0 .var "img_size", 7 0;
v0x7ff2525552b0_0 .var "input_addr", 11 0;
v0x7ff252555390_0 .net "mem_feat_addr", 6 0, L_0x7ff252559fe0;  1 drivers
v0x7ff2525554a0_0 .net "mem_feat_addr_d1", 6 0, L_0x7ff25255a0b0;  1 drivers
v0x7ff252555570_0 .net "mem_feat_rst", 0 0, L_0x7ff252559f70;  1 drivers
v0x7ff252555640_0 .net "mem_feat_we", 0 0, L_0x7ff252559eb0;  1 drivers
v0x7ff2525556d0_0 .net "mem_input_addr", 11 0, L_0x7ff2525581b0;  1 drivers
v0x7ff2525557a0_0 .net "mem_output_addr", 9 0, L_0x7ff2525590e0;  1 drivers
v0x7ff252555870_0 .net "mem_output_we", 0 0, L_0x7ff252559070;  1 drivers
v0x7ff252555940_0 .net "mem_weight_addr", 12 0, L_0x7ff2525573b0;  1 drivers
v0x7ff252555a10_0 .net "out_conv_begin", 0 0, v0x7ff25254bc20_0;  1 drivers
v0x7ff252555be0_0 .net "out_conv_end", 0 0, v0x7ff25254bf40_0;  1 drivers
v0x7ff252555c70_0 .net "out_conv_valid", 0 0, v0x7ff25254c070_0;  1 drivers
v0x7ff252555d00_0 .net "out_core_begin", 0 0, v0x7ff25254fde0_0;  1 drivers
v0x7ff252555dd0_0 .net "out_core_end", 0 0, v0x7ff25254fe80_0;  1 drivers
v0x7ff252555ea0_0 .net "out_core_valid", 0 0, v0x7ff25254ff20_0;  1 drivers
v0x7ff252555f70_0 .net "out_pool_begin", 0 0, v0x7ff252552330_0;  1 drivers
v0x7ff252556040_0 .net "out_pool_end", 0 0, v0x7ff252552560_0;  1 drivers
v0x7ff252556110_0 .net "out_pool_valid", 0 0, v0x7ff252552680_0;  1 drivers
v0x7ff2525561e0_0 .var "output_addr", 9 0;
v0x7ff2525562b0_0 .net "pool_we", 0 0, L_0x7ff2525569a0;  1 drivers
v0x7ff252556340_0 .var "req", 0 0;
v0x7ff2525563d0_0 .var "total_in", 7 0;
v0x7ff2525564a0_0 .var "total_out", 7 0;
v0x7ff252556570_0 .var "weight_addr", 12 0;
v0x7ff252556640_0 .net "wreg_we", 0 0, L_0x7ff252559c10;  1 drivers
v0x7ff252556710_0 .var "xrst", 0 0;
S_0x7ff25250adc0 .scope module, "dut0" "newctrl" 2 169, 4 1 0, S_0x7ff25251c260;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out_pool_valid"
    .port_info 1 /OUTPUT 1 "out_pool_end"
    .port_info 2 /OUTPUT 1 "out_pool_begin"
    .port_info 3 /OUTPUT 1 "out_core_valid"
    .port_info 4 /OUTPUT 1 "out_core_end"
    .port_info 5 /OUTPUT 1 "out_core_begin"
    .port_info 6 /OUTPUT 1 "out_conv_valid"
    .port_info 7 /OUTPUT 1 "out_conv_end"
    .port_info 8 /OUTPUT 1 "out_conv_begin"
    .port_info 9 /OUTPUT 1 "ack"
    .port_info 10 /OUTPUT 1 "wreg_we"
    .port_info 11 /OUTPUT 1 "buf_en"
    .port_info 12 /OUTPUT 1 "conv_we"
    .port_info 13 /OUTPUT 1 "pool_we"
    .port_info 14 /OUTPUT 12 "mem_input_addr"
    .port_info 15 /OUTPUT 13 "mem_weight_addr"
    .port_info 16 /OUTPUT 1 "mem_feat_we"
    .port_info 17 /OUTPUT 1 "mem_feat_rst"
    .port_info 18 /OUTPUT 7 "mem_feat_addr"
    .port_info 19 /OUTPUT 7 "mem_feat_addr_d1"
    .port_info 20 /OUTPUT 1 "mem_output_we"
    .port_info 21 /OUTPUT 10 "mem_output_addr"
    .port_info 22 /INPUT 1 "clk"
    .port_info 23 /INPUT 1 "xrst"
    .port_info 24 /INPUT 1 "req"
    .port_info 25 /INPUT 12 "input_addr"
    .port_info 26 /INPUT 13 "weight_addr"
    .port_info 27 /INPUT 10 "output_addr"
    .port_info 28 /INPUT 8 "total_in"
    .port_info 29 /INPUT 8 "total_out"
    .port_info 30 /INPUT 8 "img_size"
    .port_info 31 /INPUT 8 "fil_size"
P_0x7ff25253d390 .param/l "DWIDTH" 0 3 1, +C4<00000000000000000000000000010000>;
P_0x7ff25253d3d0 .param/l "FACCUM" 0 3 10, +C4<00000000000000000000000000000111>;
P_0x7ff25253d410 .param/l "FSIZE" 0 3 3, +C4<00000000000000000000000000000101>;
P_0x7ff25253d450 .param/l "IFMSIZE" 0 3 9, +C4<00000000000000000000000000001001>;
P_0x7ff25253d490 .param/l "INSIZE" 0 3 2, +C4<00000000000000000000000000001100>;
P_0x7ff25253d4d0 .param/l "LWIDTH" 0 3 12, +C4<00000000000000000000000000001000>;
P_0x7ff25253d510 .param/l "N_F1" 0 3 5, +C4<00000000000000000000000000010100>;
P_0x7ff25253d550 .param/l "N_F2" 0 3 6, +C4<00000000000000000000000000110010>;
P_0x7ff25253d590 .param/l "OUTSIZE" 0 3 7, +C4<00000000000000000000000000001010>;
P_0x7ff25253d5d0 .param/l "PACCUM" 0 3 11, +C4<00000000000000000000000000001000>;
P_0x7ff25253d610 .param/l "PSIZE" 0 3 4, +C4<00000000000000000000000000000010>;
P_0x7ff25253d650 .param/l "STEP" 0 3 13, +C4<00000000000000000000000000001010>;
P_0x7ff25253d690 .param/l "WSIZE" 0 3 8, +C4<00000000000000000000000000001101>;
L_0x7ff252555b20 .functor BUFZ 1, v0x7ff25254c070_0, C4<0>, C4<0>, C4<0>;
L_0x7ff2525569a0 .functor BUFZ 1, v0x7ff252552680_0, C4<0>, C4<0>, C4<0>;
L_0x7ff252556a50 .functor BUFZ 1, v0x7ff25254fde0_0, C4<0>, C4<0>, C4<0>;
L_0x7ff252556b00 .functor BUFZ 1, v0x7ff25254fde0_0, C4<0>, C4<0>, C4<0>;
L_0x7ff252556c30 .functor BUFZ 1, v0x7ff25254bc20_0, C4<0>, C4<0>, C4<0>;
L_0x7ff252556cd0 .functor BUFZ 1, v0x7ff252552330_0, C4<0>, C4<0>, C4<0>;
L_0x7ff252556d80 .functor BUFZ 1, v0x7ff25254ff20_0, C4<0>, C4<0>, C4<0>;
L_0x7ff252556e70 .functor BUFZ 1, v0x7ff25254c070_0, C4<0>, C4<0>, C4<0>;
L_0x7ff252556fa0 .functor BUFZ 1, v0x7ff252552680_0, C4<0>, C4<0>, C4<0>;
L_0x7ff2525570e0 .functor BUFZ 1, v0x7ff25254fe80_0, C4<0>, C4<0>, C4<0>;
L_0x7ff252557150 .functor BUFZ 1, v0x7ff25254bf40_0, C4<0>, C4<0>, C4<0>;
L_0x7ff252557220 .functor BUFZ 1, v0x7ff252552560_0, C4<0>, C4<0>, C4<0>;
v0x7ff252552e40_0 .net "ack", 0 0, L_0x7ff252558fc0;  alias, 1 drivers
v0x7ff252552ef0_0 .net "buf_en", 0 0, L_0x7ff252556a50;  alias, 1 drivers
v0x7ff252552f80_0 .net "clk", 0 0, v0x7ff252554f30_0;  1 drivers
v0x7ff252553010_0 .net "conv_we", 0 0, L_0x7ff252555b20;  alias, 1 drivers
v0x7ff2525530a0_0 .net "core_state", 1 0, L_0x7ff2525572d0;  1 drivers
v0x7ff2525531b0_0 .net "fil_size", 7 0, v0x7ff2525550f0_0;  1 drivers
v0x7ff252553240_0 .net "first_input", 0 0, L_0x7ff252557340;  1 drivers
v0x7ff252553310_0 .net "img_size", 7 0, v0x7ff252555210_0;  1 drivers
v0x7ff2525533e0_0 .net "in_conv_begin", 0 0, L_0x7ff252556b00;  1 drivers
v0x7ff2525534f0_0 .net "in_conv_end", 0 0, L_0x7ff2525570e0;  1 drivers
v0x7ff252553580_0 .net "in_conv_valid", 0 0, L_0x7ff252556d80;  1 drivers
v0x7ff252553610_0 .net "in_core_begin", 0 0, L_0x7ff252556cd0;  1 drivers
v0x7ff2525536a0_0 .net "in_core_end", 0 0, L_0x7ff252557220;  1 drivers
v0x7ff252553730_0 .net "in_core_valid", 0 0, L_0x7ff252556fa0;  1 drivers
v0x7ff2525537c0_0 .net "in_pool_begin", 0 0, L_0x7ff252556c30;  1 drivers
v0x7ff252553870_0 .net "in_pool_end", 0 0, L_0x7ff252557150;  1 drivers
v0x7ff252553920_0 .net "in_pool_valid", 0 0, L_0x7ff252556e70;  1 drivers
v0x7ff252553ad0_0 .net "input_addr", 11 0, v0x7ff2525552b0_0;  1 drivers
v0x7ff252553b60_0 .net "mem_feat_addr", 6 0, L_0x7ff252559fe0;  alias, 1 drivers
v0x7ff252553bf0_0 .net "mem_feat_addr_d1", 6 0, L_0x7ff25255a0b0;  alias, 1 drivers
v0x7ff252553c80_0 .net "mem_feat_rst", 0 0, L_0x7ff252559f70;  alias, 1 drivers
v0x7ff252553d10_0 .net "mem_feat_we", 0 0, L_0x7ff252559eb0;  alias, 1 drivers
v0x7ff252553dc0_0 .net "mem_input_addr", 11 0, L_0x7ff2525581b0;  alias, 1 drivers
v0x7ff252553e70_0 .net "mem_output_addr", 9 0, L_0x7ff2525590e0;  alias, 1 drivers
v0x7ff252553f20_0 .net "mem_output_we", 0 0, L_0x7ff252559070;  alias, 1 drivers
v0x7ff252553fd0_0 .net "mem_weight_addr", 12 0, L_0x7ff2525573b0;  alias, 1 drivers
v0x7ff252554080_0 .net "out_conv_begin", 0 0, v0x7ff25254bc20_0;  alias, 1 drivers
v0x7ff252554130_0 .net "out_conv_end", 0 0, v0x7ff25254bf40_0;  alias, 1 drivers
v0x7ff2525541e0_0 .net "out_conv_valid", 0 0, v0x7ff25254c070_0;  alias, 1 drivers
v0x7ff252554290_0 .net "out_core_begin", 0 0, v0x7ff25254fde0_0;  alias, 1 drivers
v0x7ff252554340_0 .net "out_core_end", 0 0, v0x7ff25254fe80_0;  alias, 1 drivers
v0x7ff2525543f0_0 .net "out_core_valid", 0 0, v0x7ff25254ff20_0;  alias, 1 drivers
v0x7ff2525544a0_0 .net "out_pool_begin", 0 0, v0x7ff252552330_0;  alias, 1 drivers
v0x7ff2525539d0_0 .net "out_pool_end", 0 0, v0x7ff252552560_0;  alias, 1 drivers
v0x7ff252554730_0 .net "out_pool_valid", 0 0, v0x7ff252552680_0;  alias, 1 drivers
v0x7ff2525547c0_0 .net "output_addr", 9 0, v0x7ff2525561e0_0;  1 drivers
v0x7ff252554870_0 .net "pool_we", 0 0, L_0x7ff2525569a0;  alias, 1 drivers
v0x7ff252554900_0 .net "req", 0 0, v0x7ff252556340_0;  1 drivers
v0x7ff2525549b0_0 .net "total_in", 7 0, v0x7ff2525563d0_0;  1 drivers
v0x7ff252554a60_0 .net "total_out", 7 0, v0x7ff2525564a0_0;  1 drivers
v0x7ff252554b10_0 .net "weight_addr", 12 0, v0x7ff252556570_0;  1 drivers
v0x7ff252554bc0_0 .net "wreg_we", 0 0, L_0x7ff252559c10;  alias, 1 drivers
v0x7ff252554c70_0 .net "xrst", 0 0, v0x7ff252556710_0;  1 drivers
S_0x7ff25250ac10 .scope module, "ctrl_conv" "ctrl_conv" 4 145, 5 1 0, S_0x7ff25250adc0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out_begin"
    .port_info 1 /OUTPUT 1 "out_valid"
    .port_info 2 /OUTPUT 1 "out_end"
    .port_info 3 /OUTPUT 1 "wreg_we"
    .port_info 4 /OUTPUT 1 "mem_feat_we"
    .port_info 5 /OUTPUT 1 "mem_feat_rst"
    .port_info 6 /OUTPUT 7 "mem_feat_addr"
    .port_info 7 /OUTPUT 7 "mem_feat_addr_d1"
    .port_info 8 /INPUT 1 "clk"
    .port_info 9 /INPUT 1 "xrst"
    .port_info 10 /INPUT 1 "in_begin"
    .port_info 11 /INPUT 1 "in_valid"
    .port_info 12 /INPUT 1 "in_end"
    .port_info 13 /INPUT 2 "core_state"
    .port_info 14 /INPUT 8 "img_size"
    .port_info 15 /INPUT 8 "fil_size"
    .port_info 16 /INPUT 1 "first_input"
P_0x7ff254000000 .param/l "DWIDTH" 0 3 1, +C4<00000000000000000000000000010000>;
P_0x7ff254000040 .param/l "FACCUM" 0 3 10, +C4<00000000000000000000000000000111>;
P_0x7ff254000080 .param/l "FSIZE" 0 3 3, +C4<00000000000000000000000000000101>;
P_0x7ff2540000c0 .param/l "IFMSIZE" 0 3 9, +C4<00000000000000000000000000001001>;
P_0x7ff254000100 .param/l "INSIZE" 0 3 2, +C4<00000000000000000000000000001100>;
P_0x7ff254000140 .param/l "LWIDTH" 0 3 12, +C4<00000000000000000000000000001000>;
P_0x7ff254000180 .param/l "N_F1" 0 3 5, +C4<00000000000000000000000000010100>;
P_0x7ff2540001c0 .param/l "N_F2" 0 3 6, +C4<00000000000000000000000000110010>;
P_0x7ff254000200 .param/l "OUTSIZE" 0 3 7, +C4<00000000000000000000000000001010>;
P_0x7ff254000240 .param/l "PACCUM" 0 3 11, +C4<00000000000000000000000000001000>;
P_0x7ff254000280 .param/l "PSIZE" 0 3 4, +C4<00000000000000000000000000000010>;
P_0x7ff2540002c0 .param/l "STEP" 0 3 13, +C4<00000000000000000000000000001010>;
P_0x7ff254000300 .param/l "S_ACTIVE" 0 5 17, C4<00000000000000000000000000000001>;
P_0x7ff254000340 .param/l "S_CORE_INPUT" 0 5 13, C4<00000000000000000000000000000010>;
P_0x7ff254000380 .param/l "S_CORE_OUTPUT" 0 5 14, C4<00000000000000000000000000000011>;
P_0x7ff2540003c0 .param/l "S_CORE_WAIT" 0 5 11, C4<00000000000000000000000000000000>;
P_0x7ff254000400 .param/l "S_CORE_WEIGHT" 0 5 12, C4<00000000000000000000000000000001>;
P_0x7ff254000440 .param/l "S_WAIT" 0 5 16, C4<00000000000000000000000000000000>;
P_0x7ff254000480 .param/l "WSIZE" 0 3 8, +C4<00000000000000000000000000001101>;
L_0x7ff252559c10 .functor AND 1, L_0x7ff252559850, L_0x7ff252559ad0, C4<1>, C4<1>;
L_0x7ff252559d00 .functor BUFZ 1, v0x7ff25254a660_0, C4<0>, C4<0>, C4<0>;
L_0x7ff252559d70 .functor BUFZ 1, v0x7ff25254a7a0_0, C4<0>, C4<0>, C4<0>;
L_0x7ff252559e00 .functor BUFZ 1, v0x7ff25254a700_0, C4<0>, C4<0>, C4<0>;
L_0x7ff252559eb0 .functor BUFZ 1, v0x7ff25254b5c0_0, C4<0>, C4<0>, C4<0>;
L_0x7ff252559f70 .functor BUFZ 1, v0x7ff25254b2a0_0, C4<0>, C4<0>, C4<0>;
L_0x7ff252559fe0 .functor BUFZ 7, v0x7ff25254aec0_0, C4<0000000>, C4<0000000>, C4<0000000>;
L_0x7ff25255a0b0 .functor BUFZ 7, v0x7ff25254af70_0, C4<0000000>, C4<0000000>, C4<0000000>;
v0x7ff25253c390_0 .net *"_s0", 31 0, L_0x7ff2525591e0;  1 drivers
L_0x1025e45a8 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7ff252549530_0 .net *"_s11", 29 0, L_0x1025e45a8;  1 drivers
L_0x1025e45f0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7ff2525495d0_0 .net/2u *"_s12", 31 0, L_0x1025e45f0;  1 drivers
v0x7ff252549660_0 .net *"_s14", 0 0, L_0x7ff252559ad0;  1 drivers
L_0x1025e4518 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7ff2525496f0_0 .net *"_s3", 30 0, L_0x1025e4518;  1 drivers
L_0x1025e4560 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7ff2525497c0_0 .net/2u *"_s4", 31 0, L_0x1025e4560;  1 drivers
v0x7ff252549860_0 .net *"_s6", 0 0, L_0x7ff252559850;  1 drivers
v0x7ff252549900_0 .net *"_s8", 31 0, L_0x7ff252559990;  1 drivers
v0x7ff2525499b0_0 .net "clk", 0 0, v0x7ff252554f30_0;  alias, 1 drivers
v0x7ff252549ac0_0 .net "conv_begin", 0 0, L_0x7ff252559d00;  1 drivers
v0x7ff252549b50_0 .net "conv_end", 0 0, L_0x7ff252559e00;  1 drivers
v0x7ff252549bf0_0 .net "conv_valid", 0 0, L_0x7ff252559d70;  1 drivers
v0x7ff252549c90_0 .net "core_state", 1 0, L_0x7ff2525572d0;  alias, 1 drivers
v0x7ff252549d40_0 .net "fil_size", 7 0, v0x7ff2525550f0_0;  alias, 1 drivers
v0x7ff252549df0_0 .net "first_input", 0 0, L_0x7ff252557340;  alias, 1 drivers
v0x7ff252549e90_0 .net "img_size", 7 0, v0x7ff252555210_0;  alias, 1 drivers
v0x7ff252549f40_0 .net "in_begin", 0 0, L_0x7ff252556b00;  alias, 1 drivers
v0x7ff25254a0d0_0 .net "in_end", 0 0, L_0x7ff2525570e0;  alias, 1 drivers
v0x7ff25254a160_0 .net "in_valid", 0 0, L_0x7ff252556d80;  alias, 1 drivers
v0x7ff25254a1f0_0 .net "mem_feat_addr", 6 0, L_0x7ff252559fe0;  alias, 1 drivers
v0x7ff25254a290_0 .net "mem_feat_addr_d1", 6 0, L_0x7ff25255a0b0;  alias, 1 drivers
v0x7ff25254a340_0 .net "mem_feat_rst", 0 0, L_0x7ff252559f70;  alias, 1 drivers
v0x7ff25254a3e0_0 .net "mem_feat_we", 0 0, L_0x7ff252559eb0;  alias, 1 drivers
v0x7ff25254a480_0 .net "out_begin", 0 0, v0x7ff25254bc20_0;  alias, 1 drivers
v0x7ff25254a520_0 .net "out_end", 0 0, v0x7ff25254bf40_0;  alias, 1 drivers
v0x7ff25254a5c0_0 .net "out_valid", 0 0, v0x7ff25254c070_0;  alias, 1 drivers
v0x7ff25254a660_0 .var "r_conv_begin_d0", 0 0;
v0x7ff25254a700_0 .var "r_conv_end_d0", 0 0;
v0x7ff25254a7a0_0 .var "r_conv_valid_d0", 0 0;
v0x7ff25254a840_0 .var "r_conv_x", 7 0;
v0x7ff25254a8f0_0 .var "r_conv_y", 7 0;
v0x7ff25254a9a0_0 .var "r_core_state", 1 0;
v0x7ff25254aa50_0 .var "r_fea_size", 7 0;
v0x7ff252549ff0_0 .var "r_feat_addr_d0", 6 0;
v0x7ff25254ace0_0 .var "r_feat_addr_d1", 6 0;
v0x7ff25254ad70_0 .var "r_feat_addr_d2", 6 0;
v0x7ff25254ae10_0 .var "r_feat_addr_d3", 6 0;
v0x7ff25254aec0_0 .var "r_feat_addr_d4", 6 0;
v0x7ff25254af70_0 .var "r_feat_addr_d5", 6 0;
v0x7ff25254b020_0 .var "r_feat_rst_d0", 0 0;
v0x7ff25254b0c0_0 .var "r_feat_rst_d1", 0 0;
v0x7ff25254b160_0 .var "r_feat_rst_d2", 0 0;
v0x7ff25254b200_0 .var "r_feat_rst_d3", 0 0;
v0x7ff25254b2a0_0 .var "r_feat_rst_d4", 0 0;
v0x7ff25254b340_0 .var "r_feat_we_d0", 0 0;
v0x7ff25254b3e0_0 .var "r_feat_we_d1", 0 0;
v0x7ff25254b480_0 .var "r_feat_we_d2", 0 0;
v0x7ff25254b520_0 .var "r_feat_we_d3", 0 0;
v0x7ff25254b5c0_0 .var "r_feat_we_d4", 0 0;
v0x7ff25254b660_0 .var "r_fil_size", 7 0;
v0x7ff25254b710_0 .var "r_first_input_d0", 0 0;
v0x7ff25254b7b0_0 .var "r_img_size", 7 0;
v0x7ff25254b860_0 .var "r_in_valid", 0 0;
v0x7ff25254b900_0 .var "r_last_input_d0", 0 0;
v0x7ff25254b9a0_0 .var "r_out_begin_d0", 0 0;
v0x7ff25254ba40_0 .var "r_out_begin_d1", 0 0;
v0x7ff25254bae0_0 .var "r_out_begin_d2", 0 0;
v0x7ff25254bb80_0 .var "r_out_begin_d3", 0 0;
v0x7ff25254bc20_0 .var "r_out_begin_d4", 0 0;
v0x7ff25254bcc0_0 .var "r_out_end_d0", 0 0;
v0x7ff25254bd60_0 .var "r_out_end_d1", 0 0;
v0x7ff25254be00_0 .var "r_out_end_d2", 0 0;
v0x7ff25254bea0_0 .var "r_out_end_d3", 0 0;
v0x7ff25254bf40_0 .var "r_out_end_d4", 0 0;
v0x7ff25254bfe0_0 .var "r_out_valid_d0", 0 0;
v0x7ff25254aaf0_0 .var "r_out_valid_d1", 0 0;
v0x7ff25254ab90_0 .var "r_out_valid_d2", 0 0;
v0x7ff25254ac30_0 .var "r_out_valid_d3", 0 0;
v0x7ff25254c070_0 .var "r_out_valid_d4", 0 0;
v0x7ff25254c100_0 .var "r_state", 0 0;
v0x7ff25254c1a0_0 .net "wreg_we", 0 0, L_0x7ff252559c10;  alias, 1 drivers
v0x7ff25254c240_0 .net "xrst", 0 0, v0x7ff252556710_0;  alias, 1 drivers
E_0x7ff25252b300 .event posedge, v0x7ff2525499b0_0;
L_0x7ff2525591e0 .concat [ 1 31 0 0], v0x7ff25254c100_0, L_0x1025e4518;
L_0x7ff252559850 .cmp/eq 32, L_0x7ff2525591e0, L_0x1025e4560;
L_0x7ff252559990 .concat [ 2 30 0 0], v0x7ff25254a9a0_0, L_0x1025e45a8;
L_0x7ff252559ad0 .cmp/eq 32, L_0x7ff252559990, L_0x1025e45f0;
S_0x7ff25254c480 .scope module, "ctrl_core" "ctrl_core" 4 110, 6 1 0, S_0x7ff25250adc0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "ack"
    .port_info 1 /OUTPUT 2 "core_state"
    .port_info 2 /OUTPUT 1 "out_begin"
    .port_info 3 /OUTPUT 1 "out_valid"
    .port_info 4 /OUTPUT 1 "out_end"
    .port_info 5 /OUTPUT 12 "mem_input_addr"
    .port_info 6 /OUTPUT 13 "mem_weight_addr"
    .port_info 7 /OUTPUT 1 "mem_output_we"
    .port_info 8 /OUTPUT 10 "mem_output_addr"
    .port_info 9 /OUTPUT 1 "first_input"
    .port_info 10 /INPUT 1 "clk"
    .port_info 11 /INPUT 1 "xrst"
    .port_info 12 /INPUT 1 "req"
    .port_info 13 /INPUT 1 "in_begin"
    .port_info 14 /INPUT 1 "in_valid"
    .port_info 15 /INPUT 1 "in_end"
    .port_info 16 /INPUT 12 "input_addr"
    .port_info 17 /INPUT 13 "weight_addr"
    .port_info 18 /INPUT 10 "output_addr"
    .port_info 19 /INPUT 8 "total_out"
    .port_info 20 /INPUT 8 "total_in"
    .port_info 21 /INPUT 8 "img_size"
    .port_info 22 /INPUT 8 "fil_size"
P_0x7ff254000a00 .param/l "DWIDTH" 0 3 1, +C4<00000000000000000000000000010000>;
P_0x7ff254000a40 .param/l "FACCUM" 0 3 10, +C4<00000000000000000000000000000111>;
P_0x7ff254000a80 .param/l "FSIZE" 0 3 3, +C4<00000000000000000000000000000101>;
P_0x7ff254000ac0 .param/l "IFMSIZE" 0 3 9, +C4<00000000000000000000000000001001>;
P_0x7ff254000b00 .param/l "INSIZE" 0 3 2, +C4<00000000000000000000000000001100>;
P_0x7ff254000b40 .param/l "LWIDTH" 0 3 12, +C4<00000000000000000000000000001000>;
P_0x7ff254000b80 .param/l "N_F1" 0 3 5, +C4<00000000000000000000000000010100>;
P_0x7ff254000bc0 .param/l "N_F2" 0 3 6, +C4<00000000000000000000000000110010>;
P_0x7ff254000c00 .param/l "OUTSIZE" 0 3 7, +C4<00000000000000000000000000001010>;
P_0x7ff254000c40 .param/l "PACCUM" 0 3 11, +C4<00000000000000000000000000001000>;
P_0x7ff254000c80 .param/l "PSIZE" 0 3 4, +C4<00000000000000000000000000000010>;
P_0x7ff254000cc0 .param/l "STEP" 0 3 13, +C4<00000000000000000000000000001010>;
P_0x7ff254000d00 .param/l "S_INPUT" 0 6 13, C4<00000000000000000000000000000010>;
P_0x7ff254000d40 .param/l "S_OUTPUT" 0 6 14, C4<00000000000000000000000000000011>;
P_0x7ff254000d80 .param/l "S_WAIT" 0 6 11, C4<00000000000000000000000000000000>;
P_0x7ff254000dc0 .param/l "S_WEIGHT" 0 6 12, C4<00000000000000000000000000000001>;
P_0x7ff254000e00 .param/l "WSIZE" 0 3 8, +C4<00000000000000000000000000001101>;
L_0x7ff2525572d0 .functor BUFZ 2, v0x7ff252550110_0, C4<00>, C4<00>, C4<00>;
L_0x7ff252557340 .functor BUFZ 1, v0x7ff25254e6f0_0, C4<0>, C4<0>, C4<0>;
L_0x7ff252557b40 .functor AND 1, L_0x7ff252557550, L_0x7ff2525579e0, C4<1>, C4<1>;
L_0x7ff252558100 .functor AND 1, L_0x7ff252557b40, L_0x7ff252557f80, C4<1>, C4<1>;
L_0x7ff252558950 .functor AND 1, L_0x7ff252558440, L_0x7ff2525588b0, C4<1>, C4<1>;
L_0x7ff252558ed0 .functor AND 1, L_0x7ff252558950, L_0x7ff252558ae0, C4<1>, C4<1>;
L_0x7ff252558fc0 .functor BUFZ 1, v0x7ff25254f880_0, C4<0>, C4<0>, C4<0>;
L_0x7ff252559070 .functor BUFZ 1, v0x7ff252550070_0, C4<0>, C4<0>, C4<0>;
L_0x7ff2525583b0 .functor AND 1, L_0x7ff2525596a0, L_0x7ff252557220, C4<1>, C4<1>;
L_0x1025e4050 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7ff25254cf10_0 .net/2u *"_s10", 31 0, L_0x1025e4050;  1 drivers
v0x7ff25254cfb0_0 .net *"_s100", 31 0, L_0x7ff252559480;  1 drivers
L_0x1025e4488 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7ff25254d050_0 .net *"_s103", 29 0, L_0x1025e4488;  1 drivers
L_0x1025e44d0 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x7ff25254d0e0_0 .net/2u *"_s104", 31 0, L_0x1025e44d0;  1 drivers
v0x7ff25254d170_0 .net *"_s106", 0 0, L_0x7ff2525596a0;  1 drivers
v0x7ff25254d240_0 .net *"_s12", 0 0, L_0x7ff252557550;  1 drivers
v0x7ff25254d2d0_0 .net *"_s14", 31 0, L_0x7ff252557670;  1 drivers
L_0x1025e4098 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7ff25254d380_0 .net *"_s17", 23 0, L_0x1025e4098;  1 drivers
v0x7ff25254d430_0 .net *"_s18", 31 0, L_0x7ff252557750;  1 drivers
L_0x1025e40e0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7ff25254d540_0 .net *"_s21", 23 0, L_0x1025e40e0;  1 drivers
L_0x1025e4128 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7ff25254d5f0_0 .net/2u *"_s22", 31 0, L_0x1025e4128;  1 drivers
v0x7ff25254d6a0_0 .net *"_s24", 31 0, L_0x7ff2525578a0;  1 drivers
v0x7ff25254d750_0 .net *"_s26", 0 0, L_0x7ff2525579e0;  1 drivers
v0x7ff25254d7f0_0 .net *"_s28", 0 0, L_0x7ff252557b40;  1 drivers
v0x7ff25254d890_0 .net *"_s30", 31 0, L_0x7ff252557c30;  1 drivers
L_0x1025e4170 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7ff25254d940_0 .net *"_s33", 23 0, L_0x1025e4170;  1 drivers
v0x7ff25254d9f0_0 .net *"_s34", 31 0, L_0x7ff252557d10;  1 drivers
L_0x1025e41b8 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7ff25254db80_0 .net *"_s37", 23 0, L_0x1025e41b8;  1 drivers
L_0x1025e4200 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7ff25254dc10_0 .net/2u *"_s38", 31 0, L_0x1025e4200;  1 drivers
v0x7ff25254dcc0_0 .net *"_s40", 31 0, L_0x7ff252557e40;  1 drivers
v0x7ff25254dd70_0 .net *"_s42", 0 0, L_0x7ff252557f80;  1 drivers
v0x7ff25254de10_0 .net *"_s48", 31 0, L_0x7ff2525582b0;  1 drivers
L_0x1025e4248 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7ff25254dec0_0 .net *"_s51", 29 0, L_0x1025e4248;  1 drivers
L_0x1025e4290 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x7ff25254df70_0 .net/2u *"_s52", 31 0, L_0x1025e4290;  1 drivers
v0x7ff25254e020_0 .net *"_s54", 0 0, L_0x7ff252558440;  1 drivers
v0x7ff25254e0c0_0 .net *"_s56", 31 0, L_0x7ff2525584e0;  1 drivers
L_0x1025e42d8 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7ff25254e170_0 .net *"_s59", 23 0, L_0x1025e42d8;  1 drivers
v0x7ff25254e220_0 .net *"_s6", 31 0, L_0x7ff2525574b0;  1 drivers
v0x7ff25254e2d0_0 .net *"_s60", 31 0, L_0x7ff252558640;  1 drivers
L_0x1025e4320 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7ff25254e380_0 .net *"_s63", 23 0, L_0x1025e4320;  1 drivers
L_0x1025e4368 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7ff25254e430_0 .net/2u *"_s64", 31 0, L_0x1025e4368;  1 drivers
v0x7ff25254e4e0_0 .net *"_s66", 31 0, L_0x7ff2525586e0;  1 drivers
v0x7ff25254e590_0 .net *"_s68", 0 0, L_0x7ff2525588b0;  1 drivers
v0x7ff25254da90_0 .net *"_s70", 0 0, L_0x7ff252558950;  1 drivers
v0x7ff25254e820_0 .net *"_s72", 31 0, L_0x7ff252558a40;  1 drivers
L_0x1025e43b0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7ff25254e8b0_0 .net *"_s75", 23 0, L_0x1025e43b0;  1 drivers
v0x7ff25254e940_0 .net *"_s76", 31 0, L_0x7ff252558bc0;  1 drivers
L_0x1025e43f8 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7ff25254e9e0_0 .net *"_s79", 23 0, L_0x1025e43f8;  1 drivers
L_0x1025e4440 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7ff25254ea90_0 .net/2u *"_s80", 31 0, L_0x1025e4440;  1 drivers
v0x7ff25254eb40_0 .net *"_s82", 31 0, L_0x7ff252558c60;  1 drivers
v0x7ff25254ebf0_0 .net *"_s84", 0 0, L_0x7ff252558ae0;  1 drivers
L_0x1025e4008 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7ff25254ec90_0 .net *"_s9", 29 0, L_0x1025e4008;  1 drivers
v0x7ff25254ed40_0 .net "ack", 0 0, L_0x7ff252558fc0;  alias, 1 drivers
v0x7ff25254ede0_0 .net "clk", 0 0, v0x7ff252554f30_0;  alias, 1 drivers
v0x7ff25254ee90_0 .net "core_state", 1 0, L_0x7ff2525572d0;  alias, 1 drivers
v0x7ff25254ef20_0 .net "fil_size", 7 0, v0x7ff2525550f0_0;  alias, 1 drivers
v0x7ff25254efb0_0 .net "first_input", 0 0, L_0x7ff252557340;  alias, 1 drivers
v0x7ff25254f040_0 .net "img_size", 7 0, v0x7ff252555210_0;  alias, 1 drivers
v0x7ff25254f0d0_0 .net "in_begin", 0 0, L_0x7ff252556cd0;  alias, 1 drivers
v0x7ff25254f160_0 .net "in_end", 0 0, L_0x7ff252557220;  alias, 1 drivers
v0x7ff25254f1f0_0 .net "in_valid", 0 0, L_0x7ff252556fa0;  alias, 1 drivers
v0x7ff25254f290_0 .net "input_addr", 11 0, v0x7ff2525552b0_0;  alias, 1 drivers
v0x7ff25254f340_0 .net "mem_input_addr", 11 0, L_0x7ff2525581b0;  alias, 1 drivers
v0x7ff25254f3f0_0 .net "mem_output_addr", 9 0, L_0x7ff2525590e0;  alias, 1 drivers
v0x7ff25254f4a0_0 .net "mem_output_we", 0 0, L_0x7ff252559070;  alias, 1 drivers
v0x7ff25254f540_0 .net "mem_weight_addr", 12 0, L_0x7ff2525573b0;  alias, 1 drivers
v0x7ff25254f5f0_0 .net "out_begin", 0 0, v0x7ff25254fde0_0;  alias, 1 drivers
v0x7ff25254f690_0 .net "out_end", 0 0, v0x7ff25254fe80_0;  alias, 1 drivers
v0x7ff25254f730_0 .net "out_valid", 0 0, v0x7ff25254ff20_0;  alias, 1 drivers
v0x7ff25254f7d0_0 .net "output_addr", 9 0, v0x7ff2525561e0_0;  alias, 1 drivers
v0x7ff25254f880_0 .var "r_ack", 0 0;
v0x7ff25254f920_0 .var "r_bias", 0 0;
v0x7ff25254f9c0_0 .var "r_count_in", 7 0;
v0x7ff25254fa70_0 .var "r_count_out", 7 0;
v0x7ff25254fb20_0 .var "r_fea_size", 7 0;
v0x7ff25254e640_0 .var "r_fil_size", 7 0;
v0x7ff25254e6f0_0 .var "r_first_input", 0 0;
v0x7ff25254e790_0 .var "r_img_size", 7 0;
v0x7ff25254fbd0_0 .var "r_input_addr", 11 0;
v0x7ff25254fc80_0 .var "r_input_x", 7 0;
v0x7ff25254fd30_0 .var "r_input_y", 7 0;
v0x7ff25254fde0_0 .var "r_out_begin", 0 0;
v0x7ff25254fe80_0 .var "r_out_end", 0 0;
v0x7ff25254ff20_0 .var "r_out_valid", 0 0;
v0x7ff25254ffc0_0 .var "r_output_addr", 9 0;
v0x7ff252550070_0 .var "r_output_we", 0 0;
v0x7ff252550110_0 .var "r_state", 1 0;
v0x7ff2525501c0_0 .var "r_total_in", 7 0;
v0x7ff252550270_0 .var "r_total_out", 7 0;
v0x7ff252550320_0 .var "r_wait_back", 0 0;
v0x7ff2525503c0_0 .var "r_weight_addr", 12 0;
v0x7ff252550470_0 .var "r_weight_x", 7 0;
v0x7ff252550520_0 .var "r_weight_y", 7 0;
v0x7ff2525505d0_0 .net "req", 0 0, v0x7ff252556340_0;  alias, 1 drivers
v0x7ff252550670_0 .net "s_input_end", 0 0, L_0x7ff252558ed0;  1 drivers
v0x7ff252550710_0 .net "s_output_end", 0 0, L_0x7ff2525583b0;  1 drivers
v0x7ff2525507b0_0 .net "s_weight_end", 0 0, L_0x7ff252558100;  1 drivers
v0x7ff252550850_0 .net "total_in", 7 0, v0x7ff2525563d0_0;  alias, 1 drivers
v0x7ff252550900_0 .net "total_out", 7 0, v0x7ff2525564a0_0;  alias, 1 drivers
v0x7ff2525509b0_0 .net "weight_addr", 12 0, v0x7ff252556570_0;  alias, 1 drivers
v0x7ff252550a60_0 .net "xrst", 0 0, v0x7ff252556710_0;  alias, 1 drivers
L_0x7ff2525573b0 .arith/sum 13, v0x7ff252556570_0, v0x7ff2525503c0_0;
L_0x7ff2525574b0 .concat [ 2 30 0 0], v0x7ff252550110_0, L_0x1025e4008;
L_0x7ff252557550 .cmp/eq 32, L_0x7ff2525574b0, L_0x1025e4050;
L_0x7ff252557670 .concat [ 8 24 0 0], v0x7ff252550470_0, L_0x1025e4098;
L_0x7ff252557750 .concat [ 8 24 0 0], v0x7ff25254e640_0, L_0x1025e40e0;
L_0x7ff2525578a0 .arith/sub 32, L_0x7ff252557750, L_0x1025e4128;
L_0x7ff2525579e0 .cmp/eq 32, L_0x7ff252557670, L_0x7ff2525578a0;
L_0x7ff252557c30 .concat [ 8 24 0 0], v0x7ff252550520_0, L_0x1025e4170;
L_0x7ff252557d10 .concat [ 8 24 0 0], v0x7ff25254e640_0, L_0x1025e41b8;
L_0x7ff252557e40 .arith/sub 32, L_0x7ff252557d10, L_0x1025e4200;
L_0x7ff252557f80 .cmp/eq 32, L_0x7ff252557c30, L_0x7ff252557e40;
L_0x7ff2525581b0 .arith/sum 12, v0x7ff2525552b0_0, v0x7ff25254fbd0_0;
L_0x7ff2525582b0 .concat [ 2 30 0 0], v0x7ff252550110_0, L_0x1025e4248;
L_0x7ff252558440 .cmp/eq 32, L_0x7ff2525582b0, L_0x1025e4290;
L_0x7ff2525584e0 .concat [ 8 24 0 0], v0x7ff25254fc80_0, L_0x1025e42d8;
L_0x7ff252558640 .concat [ 8 24 0 0], v0x7ff25254e790_0, L_0x1025e4320;
L_0x7ff2525586e0 .arith/sub 32, L_0x7ff252558640, L_0x1025e4368;
L_0x7ff2525588b0 .cmp/eq 32, L_0x7ff2525584e0, L_0x7ff2525586e0;
L_0x7ff252558a40 .concat [ 8 24 0 0], v0x7ff25254fd30_0, L_0x1025e43b0;
L_0x7ff252558bc0 .concat [ 8 24 0 0], v0x7ff25254e790_0, L_0x1025e43f8;
L_0x7ff252558c60 .arith/sub 32, L_0x7ff252558bc0, L_0x1025e4440;
L_0x7ff252558ae0 .cmp/eq 32, L_0x7ff252558a40, L_0x7ff252558c60;
L_0x7ff2525590e0 .arith/sum 10, v0x7ff2525561e0_0, v0x7ff25254ffc0_0;
L_0x7ff252559480 .concat [ 2 30 0 0], v0x7ff252550110_0, L_0x1025e4488;
L_0x7ff2525596a0 .cmp/eq 32, L_0x7ff252559480, L_0x1025e44d0;
S_0x7ff252550d30 .scope module, "ctrl_pool" "ctrl_pool" 4 176, 7 1 0, S_0x7ff25250adc0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out_begin"
    .port_info 1 /OUTPUT 1 "out_valid"
    .port_info 2 /OUTPUT 1 "out_end"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "xrst"
    .port_info 5 /INPUT 1 "in_begin"
    .port_info 6 /INPUT 1 "in_valid"
    .port_info 7 /INPUT 1 "in_end"
    .port_info 8 /INPUT 8 "fea_size"
    .port_info 9 /INPUT 8 "pool_size"
P_0x7ff252550f00 .param/l "DWIDTH" 0 3 1, +C4<00000000000000000000000000010000>;
P_0x7ff252550f40 .param/l "FACCUM" 0 3 10, +C4<00000000000000000000000000000111>;
P_0x7ff252550f80 .param/l "FSIZE" 0 3 3, +C4<00000000000000000000000000000101>;
P_0x7ff252550fc0 .param/l "IFMSIZE" 0 3 9, +C4<00000000000000000000000000001001>;
P_0x7ff252551000 .param/l "INSIZE" 0 3 2, +C4<00000000000000000000000000001100>;
P_0x7ff252551040 .param/l "LWIDTH" 0 3 12, +C4<00000000000000000000000000001000>;
P_0x7ff252551080 .param/l "N_F1" 0 3 5, +C4<00000000000000000000000000010100>;
P_0x7ff2525510c0 .param/l "N_F2" 0 3 6, +C4<00000000000000000000000000110010>;
P_0x7ff252551100 .param/l "OUTSIZE" 0 3 7, +C4<00000000000000000000000000001010>;
P_0x7ff252551140 .param/l "PACCUM" 0 3 11, +C4<00000000000000000000000000001000>;
P_0x7ff252551180 .param/l "PSIZE" 0 3 4, +C4<00000000000000000000000000000010>;
P_0x7ff2525511c0 .param/l "STEP" 0 3 13, +C4<00000000000000000000000000001010>;
P_0x7ff252551200 .param/l "S_ACTIVE" 0 7 10, C4<00000000000000000000000000000001>;
P_0x7ff252551240 .param/l "S_WAIT" 0 7 9, C4<00000000000000000000000000000000>;
P_0x7ff252551280 .param/l "WSIZE" 0 3 8, +C4<00000000000000000000000000001101>;
L_0x7ff25255a440 .functor BUFZ 1, v0x7ff252552710_0, C4<0>, C4<0>, C4<0>;
L_0x7ff25255a4b0 .functor BUFZ 1, v0x7ff252552a60_0, C4<0>, C4<0>, C4<0>;
L_0x7ff25255a520 .functor BUFZ 1, v0x7ff2525527b0_0, C4<0>, C4<0>, C4<0>;
v0x7ff252551960_0 .net "clk", 0 0, v0x7ff252554f30_0;  alias, 1 drivers
L_0x1025e4638 .functor BUFT 1, C4<00001000>, C4<0>, C4<0>, C4<0>;
v0x7ff252551a30_0 .net "fea_size", 7 0, L_0x1025e4638;  1 drivers
v0x7ff252551ac0_0 .net "in_begin", 0 0, L_0x7ff252556c30;  alias, 1 drivers
v0x7ff252551b50_0 .net "in_end", 0 0, L_0x7ff252557150;  alias, 1 drivers
v0x7ff252551be0_0 .net "in_valid", 0 0, L_0x7ff252556e70;  alias, 1 drivers
v0x7ff252551c70_0 .net "out_begin", 0 0, v0x7ff252552330_0;  alias, 1 drivers
v0x7ff252551d10_0 .net "out_end", 0 0, v0x7ff252552560_0;  alias, 1 drivers
v0x7ff252551db0_0 .net "out_valid", 0 0, v0x7ff252552680_0;  alias, 1 drivers
v0x7ff252551e50_0 .net "pool_begin", 0 0, L_0x7ff25255a440;  1 drivers
v0x7ff252551f60_0 .net "pool_end", 0 0, L_0x7ff25255a520;  1 drivers
L_0x1025e4680 .functor BUFT 1, C4<00000010>, C4<0>, C4<0>, C4<0>;
v0x7ff252551ff0_0 .net "pool_size", 7 0, L_0x1025e4680;  1 drivers
v0x7ff2525520a0_0 .net "pool_valid", 0 0, L_0x7ff25255a4b0;  1 drivers
v0x7ff252552140_0 .var "r_fea_size", 7 0;
v0x7ff2525521f0_0 .var "r_in_valid", 0 0;
v0x7ff252552290_0 .var "r_out_begin_d0", 0 0;
v0x7ff252552330_0 .var "r_out_begin_d1", 0 0;
v0x7ff2525523d0_0 .var "r_out_end_d0", 0 0;
v0x7ff252552560_0 .var "r_out_end_d1", 0 0;
v0x7ff2525525f0_0 .var "r_out_valid_d0", 0 0;
v0x7ff252552680_0 .var "r_out_valid_d1", 0 0;
v0x7ff252552710_0 .var "r_pool_begin_d0", 0 0;
v0x7ff2525527b0_0 .var "r_pool_end_d0", 0 0;
v0x7ff252552850_0 .var "r_pool_exec_x", 7 0;
v0x7ff252552900_0 .var "r_pool_exec_y", 7 0;
v0x7ff2525529b0_0 .var "r_pool_size", 7 0;
v0x7ff252552a60_0 .var "r_pool_valid_d0", 0 0;
v0x7ff252552b00_0 .var "r_pool_x", 7 0;
v0x7ff252552bb0_0 .var "r_pool_y", 7 0;
v0x7ff252552c60_0 .var "r_state", 0 0;
v0x7ff252552d00_0 .net "xrst", 0 0, v0x7ff252556710_0;  alias, 1 drivers
    .scope S_0x7ff25254c480;
T_0 ;
    %wait E_0x7ff25252b300;
    %load/vec4 v0x7ff252550a60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7ff252550110_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7ff25254f9c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7ff25254fa70_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x7ff252550110_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %jmp T_0.6;
T_0.2 ;
    %load/vec4 v0x7ff2525505d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.7, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x7ff252550110_0, 0;
T_0.7 ;
    %jmp T_0.6;
T_0.3 ;
    %load/vec4 v0x7ff2525507b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.9, 8;
    %load/vec4 v0x7ff25254f9c0_0;
    %pad/u 32;
    %load/vec4 v0x7ff2525501c0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/e;
    %jmp/0xz  T_0.11, 4;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x7ff252550110_0, 0;
    %jmp T_0.12;
T_0.11 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x7ff252550110_0, 0;
T_0.12 ;
T_0.9 ;
    %jmp T_0.6;
T_0.4 ;
    %load/vec4 v0x7ff252550670_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.13, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x7ff252550110_0, 0;
    %load/vec4 v0x7ff25254f9c0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x7ff25254f9c0_0, 0;
T_0.13 ;
    %jmp T_0.6;
T_0.5 ;
    %load/vec4 v0x7ff252550710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.15, 8;
    %load/vec4 v0x7ff25254fa70_0;
    %pad/u 32;
    %addi 8, 0, 32;
    %load/vec4 v0x7ff252550270_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz  T_0.17, 5;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x7ff252550110_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7ff25254f9c0_0, 0;
    %load/vec4 v0x7ff25254fa70_0;
    %addi 8, 0, 8;
    %assign/vec4 v0x7ff25254fa70_0, 0;
    %jmp T_0.18;
T_0.17 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7ff252550110_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7ff25254f9c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7ff25254fa70_0, 0;
T_0.18 ;
T_0.15 ;
    %jmp T_0.6;
T_0.6 ;
    %pop/vec4 1;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7ff25254c480;
T_1 ;
    %wait E_0x7ff25252b300;
    %load/vec4 v0x7ff252550a60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7ff2525501c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7ff252550270_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7ff25254e790_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7ff25254e640_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7ff25254fb20_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x7ff252550110_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7ff2525505d0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x7ff252550850_0;
    %assign/vec4 v0x7ff2525501c0_0, 0;
    %load/vec4 v0x7ff252550900_0;
    %assign/vec4 v0x7ff252550270_0, 0;
    %load/vec4 v0x7ff25254f040_0;
    %assign/vec4 v0x7ff25254e790_0, 0;
    %load/vec4 v0x7ff25254ef20_0;
    %assign/vec4 v0x7ff25254e640_0, 0;
    %load/vec4 v0x7ff25254f040_0;
    %load/vec4 v0x7ff25254ef20_0;
    %sub;
    %addi 1, 0, 8;
    %assign/vec4 v0x7ff25254fb20_0, 0;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7ff25254c480;
T_2 ;
    %wait E_0x7ff25252b300;
    %load/vec4 v0x7ff252550a60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff25254e6f0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x7ff252550110_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7ff25254f9c0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %assign/vec4 v0x7ff25254e6f0_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7ff25254c480;
T_3 ;
    %wait E_0x7ff25252b300;
    %load/vec4 v0x7ff252550a60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 13;
    %assign/vec4 v0x7ff2525503c0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x7ff252550270_0;
    %pad/u 32;
    %load/vec4 v0x7ff25254fa70_0;
    %pad/u 32;
    %addi 8, 0, 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x7ff25254f9c0_0;
    %pad/u 32;
    %load/vec4 v0x7ff2525501c0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x7ff252550470_0;
    %pad/u 32;
    %load/vec4 v0x7ff25254e640_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x7ff252550520_0;
    %pad/u 32;
    %load/vec4 v0x7ff25254e640_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %pushi/vec4 0, 0, 13;
    %assign/vec4 v0x7ff2525503c0_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0x7ff252550110_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.4, 4;
    %load/vec4 v0x7ff2525503c0_0;
    %addi 1, 0, 13;
    %assign/vec4 v0x7ff2525503c0_0, 0;
T_3.4 ;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7ff25254c480;
T_4 ;
    %wait E_0x7ff25252b300;
    %load/vec4 v0x7ff252550a60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7ff252550470_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x7ff252550110_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.2, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7ff252550470_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0x7ff252550110_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7ff25254f920_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0x7ff252550470_0;
    %pad/u 32;
    %load/vec4 v0x7ff25254e640_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/e;
    %jmp/0xz  T_4.6, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7ff252550470_0, 0;
    %jmp T_4.7;
T_4.6 ;
    %load/vec4 v0x7ff252550470_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x7ff252550470_0, 0;
T_4.7 ;
T_4.4 ;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x7ff25254c480;
T_5 ;
    %wait E_0x7ff25252b300;
    %load/vec4 v0x7ff252550a60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7ff252550520_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x7ff252550110_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.2, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7ff252550520_0, 0;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0x7ff252550110_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7ff25254f920_0;
    %nor/r;
    %and;
    %load/vec4 v0x7ff252550470_0;
    %pad/u 32;
    %load/vec4 v0x7ff25254e640_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %load/vec4 v0x7ff252550520_0;
    %pad/u 32;
    %load/vec4 v0x7ff25254e640_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/e;
    %jmp/0xz  T_5.6, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7ff252550520_0, 0;
    %jmp T_5.7;
T_5.6 ;
    %load/vec4 v0x7ff252550520_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x7ff252550520_0, 0;
T_5.7 ;
T_5.4 ;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x7ff25254c480;
T_6 ;
    %wait E_0x7ff25252b300;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff25254f920_0, 0;
    %jmp T_6;
    .thread T_6;
    .scope S_0x7ff25254c480;
T_7 ;
    %wait E_0x7ff25252b300;
    %load/vec4 v0x7ff252550a60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x7ff25254fbd0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x7ff25254f9c0_0;
    %pad/u 32;
    %load/vec4 v0x7ff2525501c0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7ff25254fc80_0;
    %pad/u 32;
    %load/vec4 v0x7ff25254e790_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x7ff25254fd30_0;
    %pad/u 32;
    %load/vec4 v0x7ff25254e790_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0x7ff252550320_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_7.2, 9;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x7ff25254fbd0_0, 0;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x7ff252550110_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0x7ff252550110_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_7.4, 4;
    %load/vec4 v0x7ff25254fbd0_0;
    %addi 1, 0, 12;
    %assign/vec4 v0x7ff25254fbd0_0, 0;
T_7.4 ;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x7ff25254c480;
T_8 ;
    %wait E_0x7ff25252b300;
    %load/vec4 v0x7ff252550a60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7ff25254fc80_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x7ff252550110_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0x7ff252550320_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_8.2, 9;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7ff25254fc80_0, 0;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0x7ff252550110_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0x7ff252550110_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_8.4, 4;
    %load/vec4 v0x7ff25254fc80_0;
    %pad/u 32;
    %load/vec4 v0x7ff25254e790_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/e;
    %jmp/0xz  T_8.6, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7ff25254fc80_0, 0;
    %jmp T_8.7;
T_8.6 ;
    %load/vec4 v0x7ff25254fc80_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x7ff25254fc80_0, 0;
T_8.7 ;
T_8.4 ;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x7ff25254c480;
T_9 ;
    %wait E_0x7ff25252b300;
    %load/vec4 v0x7ff252550a60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7ff25254fd30_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x7ff252550110_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0x7ff252550320_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_9.2, 9;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7ff25254fd30_0, 0;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0x7ff252550110_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7ff252550110_0;
    %pad/u 32;
    %pushi/vec4 3, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x7ff25254fc80_0;
    %pad/u 32;
    %load/vec4 v0x7ff25254e790_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %load/vec4 v0x7ff25254fd30_0;
    %pad/u 32;
    %load/vec4 v0x7ff25254e790_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/e;
    %jmp/0xz  T_9.6, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7ff25254fd30_0, 0;
    %jmp T_9.7;
T_9.6 ;
    %load/vec4 v0x7ff25254fd30_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x7ff25254fd30_0, 0;
T_9.7 ;
T_9.4 ;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x7ff25254c480;
T_10 ;
    %wait E_0x7ff25252b300;
    %load/vec4 v0x7ff252550a60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff25254f880_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x7ff2525505d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff25254f880_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0x7ff25254f160_0;
    %load/vec4 v0x7ff252550270_0;
    %pad/u 32;
    %load/vec4 v0x7ff25254fa70_0;
    %pad/u 32;
    %addi 8, 0, 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ff25254f880_0, 0;
T_10.4 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x7ff25254c480;
T_11 ;
    %wait E_0x7ff25252b300;
    %load/vec4 v0x7ff252550a60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff252550070_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x7ff252550110_0;
    %pad/u 32;
    %pushi/vec4 3, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7ff25254f1f0_0;
    %and;
    %assign/vec4 v0x7ff252550070_0, 0;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x7ff25254c480;
T_12 ;
    %wait E_0x7ff25252b300;
    %load/vec4 v0x7ff252550a60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x7ff25254ffc0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x7ff25254ed40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x7ff25254ffc0_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %load/vec4 v0x7ff25254f4a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.4, 8;
    %load/vec4 v0x7ff25254ffc0_0;
    %addi 1, 0, 10;
    %assign/vec4 v0x7ff25254ffc0_0, 0;
T_12.4 ;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x7ff25254c480;
T_13 ;
    %wait E_0x7ff25252b300;
    %load/vec4 v0x7ff252550a60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff25254fde0_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x7ff2525505d0_0;
    %load/vec4 v0x7ff252550470_0;
    %pad/u 32;
    %load/vec4 v0x7ff25254e640_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7ff252550520_0;
    %pad/u 32;
    %load/vec4 v0x7ff25254e640_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %or;
    %load/vec4 v0x7ff25254f160_0;
    %or;
    %assign/vec4 v0x7ff25254fde0_0, 0;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x7ff25254c480;
T_14 ;
    %wait E_0x7ff25252b300;
    %load/vec4 v0x7ff252550a60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff25254ff20_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x7ff252550110_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x7ff252550320_0;
    %nor/r;
    %and;
    %assign/vec4 v0x7ff25254ff20_0, 0;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x7ff25254c480;
T_15 ;
    %wait E_0x7ff25252b300;
    %load/vec4 v0x7ff252550a60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff25254fe80_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x7ff252550110_0;
    %pad/u 32;
    %pushi/vec4 3, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7ff25254fc80_0;
    %pad/u 32;
    %load/vec4 v0x7ff25254e790_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x7ff25254fd30_0;
    %pad/u 32;
    %load/vec4 v0x7ff25254e790_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %assign/vec4 v0x7ff25254fe80_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x7ff25254c480;
T_16 ;
    %wait E_0x7ff25252b300;
    %load/vec4 v0x7ff252550a60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff252550320_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x7ff252550110_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_16.2, 4;
    %load/vec4 v0x7ff25254fc80_0;
    %pad/u 32;
    %load/vec4 v0x7ff25254e790_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7ff25254fd30_0;
    %pad/u 32;
    %load/vec4 v0x7ff25254e790_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ff252550320_0, 0;
    %jmp T_16.5;
T_16.4 ;
    %load/vec4 v0x7ff25254f160_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.6, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff252550320_0, 0;
T_16.6 ;
T_16.5 ;
T_16.2 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x7ff25250ac10;
T_17 ;
    %wait E_0x7ff25252b300;
    %load/vec4 v0x7ff25254c240_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff25254c100_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x7ff25254c100_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_17.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_17.3, 6;
    %jmp T_17.4;
T_17.2 ;
    %load/vec4 v0x7ff252549f40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.5, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ff25254c100_0, 0;
T_17.5 ;
    %jmp T_17.4;
T_17.3 ;
    %load/vec4 v0x7ff25254a520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.7, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff25254c100_0, 0;
T_17.7 ;
    %jmp T_17.4;
T_17.4 ;
    %pop/vec4 1;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x7ff25250ac10;
T_18 ;
    %wait E_0x7ff25252b300;
    %load/vec4 v0x7ff25254c240_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7ff25254a9a0_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x7ff252549c90_0;
    %assign/vec4 v0x7ff25254a9a0_0, 0;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x7ff25250ac10;
T_19 ;
    %wait E_0x7ff25252b300;
    %load/vec4 v0x7ff25254c240_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7ff25254b7b0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7ff25254b660_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7ff25254aa50_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x7ff252549f40_0;
    %load/vec4 v0x7ff25254c100_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %load/vec4 v0x7ff252549e90_0;
    %assign/vec4 v0x7ff25254b7b0_0, 0;
    %load/vec4 v0x7ff252549d40_0;
    %assign/vec4 v0x7ff25254b660_0, 0;
    %load/vec4 v0x7ff252549e90_0;
    %load/vec4 v0x7ff252549d40_0;
    %sub;
    %addi 1, 0, 8;
    %assign/vec4 v0x7ff25254aa50_0, 0;
T_19.2 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x7ff25250ac10;
T_20 ;
    %wait E_0x7ff25252b300;
    %load/vec4 v0x7ff25254c240_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff25254b860_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x7ff25254a160_0;
    %assign/vec4 v0x7ff25254b860_0, 0;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x7ff25250ac10;
T_21 ;
    %wait E_0x7ff25252b300;
    %load/vec4 v0x7ff25254c240_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7ff25254a840_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x7ff25254c100_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_21.2, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7ff25254a840_0, 0;
    %jmp T_21.3;
T_21.2 ;
    %load/vec4 v0x7ff25254c100_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7ff25254a9a0_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7ff25254a9a0_0;
    %pad/u 32;
    %pushi/vec4 3, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %load/vec4 v0x7ff25254b860_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.4, 8;
    %load/vec4 v0x7ff25254a840_0;
    %pad/u 32;
    %load/vec4 v0x7ff25254b7b0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/e;
    %jmp/0xz  T_21.6, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7ff25254a840_0, 0;
    %jmp T_21.7;
T_21.6 ;
    %load/vec4 v0x7ff25254a840_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x7ff25254a840_0, 0;
T_21.7 ;
T_21.4 ;
T_21.3 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x7ff25250ac10;
T_22 ;
    %wait E_0x7ff25252b300;
    %load/vec4 v0x7ff25254c240_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7ff25254a8f0_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x7ff25254c100_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7ff25254a9a0_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7ff25254a9a0_0;
    %pad/u 32;
    %pushi/vec4 3, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %load/vec4 v0x7ff25254b860_0;
    %and;
    %load/vec4 v0x7ff25254a840_0;
    %pad/u 32;
    %load/vec4 v0x7ff25254b7b0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %load/vec4 v0x7ff25254a8f0_0;
    %pad/u 32;
    %load/vec4 v0x7ff25254b7b0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/e;
    %jmp/0xz  T_22.4, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7ff25254a8f0_0, 0;
    %jmp T_22.5;
T_22.4 ;
    %load/vec4 v0x7ff25254a8f0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x7ff25254a8f0_0, 0;
T_22.5 ;
T_22.2 ;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x7ff25250ac10;
T_23 ;
    %wait E_0x7ff25252b300;
    %load/vec4 v0x7ff25254c240_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff25254a660_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x7ff25254c100_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7ff25254a9a0_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7ff25254a9a0_0;
    %pad/u 32;
    %pushi/vec4 3, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %load/vec4 v0x7ff25254a840_0;
    %pad/u 32;
    %load/vec4 v0x7ff25254b660_0;
    %pad/u 32;
    %subi 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x7ff25254a8f0_0;
    %pad/u 32;
    %load/vec4 v0x7ff25254b660_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %assign/vec4 v0x7ff25254a660_0, 0;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x7ff25250ac10;
T_24 ;
    %wait E_0x7ff25252b300;
    %load/vec4 v0x7ff25254c240_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff25254a7a0_0, 0;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0x7ff25254c100_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7ff25254a9a0_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7ff25254a9a0_0;
    %pad/u 32;
    %pushi/vec4 3, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %load/vec4 v0x7ff25254b660_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x7ff25254a840_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %load/vec4 v0x7ff25254b660_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x7ff25254a8f0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %assign/vec4 v0x7ff25254a7a0_0, 0;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x7ff25250ac10;
T_25 ;
    %wait E_0x7ff25252b300;
    %load/vec4 v0x7ff25254c240_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff25254a700_0, 0;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0x7ff25254c100_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7ff25254a9a0_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7ff25254a9a0_0;
    %pad/u 32;
    %pushi/vec4 3, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %load/vec4 v0x7ff25254a840_0;
    %pad/u 32;
    %load/vec4 v0x7ff25254b7b0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x7ff25254a8f0_0;
    %pad/u 32;
    %load/vec4 v0x7ff25254b7b0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %assign/vec4 v0x7ff25254a700_0, 0;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x7ff25250ac10;
T_26 ;
    %wait E_0x7ff25252b300;
    %load/vec4 v0x7ff25254c240_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff25254b710_0, 0;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0x7ff252549df0_0;
    %assign/vec4 v0x7ff25254b710_0, 0;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x7ff25250ac10;
T_27 ;
    %wait E_0x7ff25252b300;
    %load/vec4 v0x7ff25254c240_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff25254b900_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0x7ff25254a9a0_0;
    %pad/u 32;
    %pushi/vec4 3, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x7ff25254b900_0, 0;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x7ff25250ac10;
T_28 ;
    %wait E_0x7ff25252b300;
    %load/vec4 v0x7ff25254c240_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff25254b340_0, 0;
    %jmp T_28.1;
T_28.0 ;
    %load/vec4 v0x7ff25254b900_0;
    %nor/r;
    %load/vec4 v0x7ff252549bf0_0;
    %and;
    %assign/vec4 v0x7ff25254b340_0, 0;
T_28.1 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0x7ff25250ac10;
T_29 ;
    %wait E_0x7ff25252b300;
    %load/vec4 v0x7ff25254c240_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff25254b3e0_0, 0;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v0x7ff25254b340_0;
    %assign/vec4 v0x7ff25254b3e0_0, 0;
T_29.1 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0x7ff25250ac10;
T_30 ;
    %wait E_0x7ff25252b300;
    %load/vec4 v0x7ff25254c240_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff25254b480_0, 0;
    %jmp T_30.1;
T_30.0 ;
    %load/vec4 v0x7ff25254b3e0_0;
    %assign/vec4 v0x7ff25254b480_0, 0;
T_30.1 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0x7ff25250ac10;
T_31 ;
    %wait E_0x7ff25252b300;
    %load/vec4 v0x7ff25254c240_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff25254b520_0, 0;
    %jmp T_31.1;
T_31.0 ;
    %load/vec4 v0x7ff25254b480_0;
    %assign/vec4 v0x7ff25254b520_0, 0;
T_31.1 ;
    %jmp T_31;
    .thread T_31;
    .scope S_0x7ff25250ac10;
T_32 ;
    %wait E_0x7ff25252b300;
    %load/vec4 v0x7ff25254c240_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff25254b5c0_0, 0;
    %jmp T_32.1;
T_32.0 ;
    %load/vec4 v0x7ff25254b520_0;
    %assign/vec4 v0x7ff25254b5c0_0, 0;
T_32.1 ;
    %jmp T_32;
    .thread T_32;
    .scope S_0x7ff25250ac10;
T_33 ;
    %wait E_0x7ff25252b300;
    %load/vec4 v0x7ff25254c240_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff25254b020_0, 0;
    %jmp T_33.1;
T_33.0 ;
    %load/vec4 v0x7ff252549bf0_0;
    %load/vec4 v0x7ff25254b710_0;
    %and;
    %assign/vec4 v0x7ff25254b020_0, 0;
T_33.1 ;
    %jmp T_33;
    .thread T_33;
    .scope S_0x7ff25250ac10;
T_34 ;
    %wait E_0x7ff25252b300;
    %load/vec4 v0x7ff25254c240_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff25254b0c0_0, 0;
    %jmp T_34.1;
T_34.0 ;
    %load/vec4 v0x7ff25254b020_0;
    %assign/vec4 v0x7ff25254b0c0_0, 0;
T_34.1 ;
    %jmp T_34;
    .thread T_34;
    .scope S_0x7ff25250ac10;
T_35 ;
    %wait E_0x7ff25252b300;
    %load/vec4 v0x7ff25254c240_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff25254b160_0, 0;
    %jmp T_35.1;
T_35.0 ;
    %load/vec4 v0x7ff25254b0c0_0;
    %assign/vec4 v0x7ff25254b160_0, 0;
T_35.1 ;
    %jmp T_35;
    .thread T_35;
    .scope S_0x7ff25250ac10;
T_36 ;
    %wait E_0x7ff25252b300;
    %load/vec4 v0x7ff25254c240_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff25254b200_0, 0;
    %jmp T_36.1;
T_36.0 ;
    %load/vec4 v0x7ff25254b160_0;
    %assign/vec4 v0x7ff25254b200_0, 0;
T_36.1 ;
    %jmp T_36;
    .thread T_36;
    .scope S_0x7ff25250ac10;
T_37 ;
    %wait E_0x7ff25252b300;
    %load/vec4 v0x7ff25254c240_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff25254b2a0_0, 0;
    %jmp T_37.1;
T_37.0 ;
    %load/vec4 v0x7ff25254b200_0;
    %assign/vec4 v0x7ff25254b2a0_0, 0;
T_37.1 ;
    %jmp T_37;
    .thread T_37;
    .scope S_0x7ff25250ac10;
T_38 ;
    %wait E_0x7ff25252b300;
    %load/vec4 v0x7ff25254c240_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.0, 8;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x7ff252549ff0_0, 0;
    %jmp T_38.1;
T_38.0 ;
    %load/vec4 v0x7ff252549b50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.2, 8;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x7ff252549ff0_0, 0;
    %jmp T_38.3;
T_38.2 ;
    %load/vec4 v0x7ff252549bf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.4, 8;
    %load/vec4 v0x7ff252549ff0_0;
    %addi 1, 0, 7;
    %assign/vec4 v0x7ff252549ff0_0, 0;
T_38.4 ;
T_38.3 ;
T_38.1 ;
    %jmp T_38;
    .thread T_38;
    .scope S_0x7ff25250ac10;
T_39 ;
    %wait E_0x7ff25252b300;
    %load/vec4 v0x7ff25254c240_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.0, 8;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x7ff25254ace0_0, 0;
    %jmp T_39.1;
T_39.0 ;
    %load/vec4 v0x7ff252549ff0_0;
    %assign/vec4 v0x7ff25254ace0_0, 0;
T_39.1 ;
    %jmp T_39;
    .thread T_39;
    .scope S_0x7ff25250ac10;
T_40 ;
    %wait E_0x7ff25252b300;
    %load/vec4 v0x7ff25254c240_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.0, 8;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x7ff25254ad70_0, 0;
    %jmp T_40.1;
T_40.0 ;
    %load/vec4 v0x7ff25254ace0_0;
    %assign/vec4 v0x7ff25254ad70_0, 0;
T_40.1 ;
    %jmp T_40;
    .thread T_40;
    .scope S_0x7ff25250ac10;
T_41 ;
    %wait E_0x7ff25252b300;
    %load/vec4 v0x7ff25254c240_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.0, 8;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x7ff25254ae10_0, 0;
    %jmp T_41.1;
T_41.0 ;
    %load/vec4 v0x7ff25254ad70_0;
    %assign/vec4 v0x7ff25254ae10_0, 0;
T_41.1 ;
    %jmp T_41;
    .thread T_41;
    .scope S_0x7ff25250ac10;
T_42 ;
    %wait E_0x7ff25252b300;
    %load/vec4 v0x7ff25254c240_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.0, 8;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x7ff25254aec0_0, 0;
    %jmp T_42.1;
T_42.0 ;
    %load/vec4 v0x7ff25254ae10_0;
    %assign/vec4 v0x7ff25254aec0_0, 0;
T_42.1 ;
    %jmp T_42;
    .thread T_42;
    .scope S_0x7ff25250ac10;
T_43 ;
    %wait E_0x7ff25252b300;
    %load/vec4 v0x7ff25254c240_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.0, 8;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x7ff25254af70_0, 0;
    %jmp T_43.1;
T_43.0 ;
    %load/vec4 v0x7ff25254aec0_0;
    %assign/vec4 v0x7ff25254af70_0, 0;
T_43.1 ;
    %jmp T_43;
    .thread T_43;
    .scope S_0x7ff25250ac10;
T_44 ;
    %wait E_0x7ff25252b300;
    %load/vec4 v0x7ff25254c240_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff25254b9a0_0, 0;
    %jmp T_44.1;
T_44.0 ;
    %load/vec4 v0x7ff252549ac0_0;
    %load/vec4 v0x7ff25254b900_0;
    %and;
    %assign/vec4 v0x7ff25254b9a0_0, 0;
T_44.1 ;
    %jmp T_44;
    .thread T_44;
    .scope S_0x7ff25250ac10;
T_45 ;
    %wait E_0x7ff25252b300;
    %load/vec4 v0x7ff25254c240_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff25254ba40_0, 0;
    %jmp T_45.1;
T_45.0 ;
    %load/vec4 v0x7ff25254b9a0_0;
    %assign/vec4 v0x7ff25254ba40_0, 0;
T_45.1 ;
    %jmp T_45;
    .thread T_45;
    .scope S_0x7ff25250ac10;
T_46 ;
    %wait E_0x7ff25252b300;
    %load/vec4 v0x7ff25254c240_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff25254bae0_0, 0;
    %jmp T_46.1;
T_46.0 ;
    %load/vec4 v0x7ff25254ba40_0;
    %assign/vec4 v0x7ff25254bae0_0, 0;
T_46.1 ;
    %jmp T_46;
    .thread T_46;
    .scope S_0x7ff25250ac10;
T_47 ;
    %wait E_0x7ff25252b300;
    %load/vec4 v0x7ff25254c240_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff25254bb80_0, 0;
    %jmp T_47.1;
T_47.0 ;
    %load/vec4 v0x7ff25254bae0_0;
    %assign/vec4 v0x7ff25254bb80_0, 0;
T_47.1 ;
    %jmp T_47;
    .thread T_47;
    .scope S_0x7ff25250ac10;
T_48 ;
    %wait E_0x7ff25252b300;
    %load/vec4 v0x7ff25254c240_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff25254bc20_0, 0;
    %jmp T_48.1;
T_48.0 ;
    %load/vec4 v0x7ff25254bb80_0;
    %assign/vec4 v0x7ff25254bc20_0, 0;
T_48.1 ;
    %jmp T_48;
    .thread T_48;
    .scope S_0x7ff25250ac10;
T_49 ;
    %wait E_0x7ff25252b300;
    %load/vec4 v0x7ff25254c240_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff25254bfe0_0, 0;
    %jmp T_49.1;
T_49.0 ;
    %load/vec4 v0x7ff252549bf0_0;
    %load/vec4 v0x7ff25254b900_0;
    %and;
    %assign/vec4 v0x7ff25254bfe0_0, 0;
T_49.1 ;
    %jmp T_49;
    .thread T_49;
    .scope S_0x7ff25250ac10;
T_50 ;
    %wait E_0x7ff25252b300;
    %load/vec4 v0x7ff25254c240_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff25254aaf0_0, 0;
    %jmp T_50.1;
T_50.0 ;
    %load/vec4 v0x7ff25254bfe0_0;
    %assign/vec4 v0x7ff25254aaf0_0, 0;
T_50.1 ;
    %jmp T_50;
    .thread T_50;
    .scope S_0x7ff25250ac10;
T_51 ;
    %wait E_0x7ff25252b300;
    %load/vec4 v0x7ff25254c240_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff25254ab90_0, 0;
    %jmp T_51.1;
T_51.0 ;
    %load/vec4 v0x7ff25254aaf0_0;
    %assign/vec4 v0x7ff25254ab90_0, 0;
T_51.1 ;
    %jmp T_51;
    .thread T_51;
    .scope S_0x7ff25250ac10;
T_52 ;
    %wait E_0x7ff25252b300;
    %load/vec4 v0x7ff25254c240_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff25254ac30_0, 0;
    %jmp T_52.1;
T_52.0 ;
    %load/vec4 v0x7ff25254ab90_0;
    %assign/vec4 v0x7ff25254ac30_0, 0;
T_52.1 ;
    %jmp T_52;
    .thread T_52;
    .scope S_0x7ff25250ac10;
T_53 ;
    %wait E_0x7ff25252b300;
    %load/vec4 v0x7ff25254c240_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff25254c070_0, 0;
    %jmp T_53.1;
T_53.0 ;
    %load/vec4 v0x7ff25254ac30_0;
    %assign/vec4 v0x7ff25254c070_0, 0;
T_53.1 ;
    %jmp T_53;
    .thread T_53;
    .scope S_0x7ff25250ac10;
T_54 ;
    %wait E_0x7ff25252b300;
    %load/vec4 v0x7ff25254c240_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff25254bcc0_0, 0;
    %jmp T_54.1;
T_54.0 ;
    %load/vec4 v0x7ff252549b50_0;
    %load/vec4 v0x7ff25254b900_0;
    %and;
    %assign/vec4 v0x7ff25254bcc0_0, 0;
T_54.1 ;
    %jmp T_54;
    .thread T_54;
    .scope S_0x7ff25250ac10;
T_55 ;
    %wait E_0x7ff25252b300;
    %load/vec4 v0x7ff25254c240_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff25254bd60_0, 0;
    %jmp T_55.1;
T_55.0 ;
    %load/vec4 v0x7ff25254bcc0_0;
    %assign/vec4 v0x7ff25254bd60_0, 0;
T_55.1 ;
    %jmp T_55;
    .thread T_55;
    .scope S_0x7ff25250ac10;
T_56 ;
    %wait E_0x7ff25252b300;
    %load/vec4 v0x7ff25254c240_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_56.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff25254be00_0, 0;
    %jmp T_56.1;
T_56.0 ;
    %load/vec4 v0x7ff25254bd60_0;
    %assign/vec4 v0x7ff25254be00_0, 0;
T_56.1 ;
    %jmp T_56;
    .thread T_56;
    .scope S_0x7ff25250ac10;
T_57 ;
    %wait E_0x7ff25252b300;
    %load/vec4 v0x7ff25254c240_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_57.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff25254bea0_0, 0;
    %jmp T_57.1;
T_57.0 ;
    %load/vec4 v0x7ff25254be00_0;
    %assign/vec4 v0x7ff25254bea0_0, 0;
T_57.1 ;
    %jmp T_57;
    .thread T_57;
    .scope S_0x7ff25250ac10;
T_58 ;
    %wait E_0x7ff25252b300;
    %load/vec4 v0x7ff25254c240_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff25254bf40_0, 0;
    %jmp T_58.1;
T_58.0 ;
    %load/vec4 v0x7ff25254bea0_0;
    %assign/vec4 v0x7ff25254bf40_0, 0;
T_58.1 ;
    %jmp T_58;
    .thread T_58;
    .scope S_0x7ff252550d30;
T_59 ;
    %wait E_0x7ff25252b300;
    %load/vec4 v0x7ff252552d00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_59.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff252552c60_0, 0;
    %jmp T_59.1;
T_59.0 ;
    %load/vec4 v0x7ff252552c60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_59.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_59.3, 6;
    %jmp T_59.4;
T_59.2 ;
    %load/vec4 v0x7ff252551ac0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_59.5, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ff252552c60_0, 0;
T_59.5 ;
    %jmp T_59.4;
T_59.3 ;
    %load/vec4 v0x7ff252551d10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_59.7, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff252552c60_0, 0;
T_59.7 ;
    %jmp T_59.4;
T_59.4 ;
    %pop/vec4 1;
T_59.1 ;
    %jmp T_59;
    .thread T_59;
    .scope S_0x7ff252550d30;
T_60 ;
    %wait E_0x7ff25252b300;
    %load/vec4 v0x7ff252552d00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7ff252552140_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7ff2525529b0_0, 0;
    %jmp T_60.1;
T_60.0 ;
    %load/vec4 v0x7ff252551ac0_0;
    %load/vec4 v0x7ff252552c60_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.2, 8;
    %load/vec4 v0x7ff252551a30_0;
    %assign/vec4 v0x7ff252552140_0, 0;
    %load/vec4 v0x7ff252551ff0_0;
    %assign/vec4 v0x7ff2525529b0_0, 0;
T_60.2 ;
T_60.1 ;
    %jmp T_60;
    .thread T_60;
    .scope S_0x7ff252550d30;
T_61 ;
    %wait E_0x7ff25252b300;
    %load/vec4 v0x7ff252552d00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_61.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7ff252552b00_0, 0;
    %jmp T_61.1;
T_61.0 ;
    %load/vec4 v0x7ff252552c60_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_61.2, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7ff252552b00_0, 0;
    %jmp T_61.3;
T_61.2 ;
    %load/vec4 v0x7ff252552c60_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7ff252551be0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_61.4, 8;
    %load/vec4 v0x7ff252552b00_0;
    %pad/u 32;
    %load/vec4 v0x7ff252552140_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/e;
    %jmp/0xz  T_61.6, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7ff252552b00_0, 0;
    %jmp T_61.7;
T_61.6 ;
    %load/vec4 v0x7ff252552b00_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x7ff252552b00_0, 0;
T_61.7 ;
T_61.4 ;
T_61.3 ;
T_61.1 ;
    %jmp T_61;
    .thread T_61;
    .scope S_0x7ff252550d30;
T_62 ;
    %wait E_0x7ff25252b300;
    %load/vec4 v0x7ff252552d00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7ff252552bb0_0, 0;
    %jmp T_62.1;
T_62.0 ;
    %load/vec4 v0x7ff252552c60_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_62.2, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7ff252552bb0_0, 0;
    %jmp T_62.3;
T_62.2 ;
    %load/vec4 v0x7ff252552c60_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7ff252551be0_0;
    %and;
    %load/vec4 v0x7ff252552b00_0;
    %pad/u 32;
    %load/vec4 v0x7ff252552140_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.4, 8;
    %load/vec4 v0x7ff252552bb0_0;
    %pad/u 32;
    %load/vec4 v0x7ff252552140_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/e;
    %jmp/0xz  T_62.6, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7ff252552bb0_0, 0;
    %jmp T_62.7;
T_62.6 ;
    %load/vec4 v0x7ff252552bb0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x7ff252552bb0_0, 0;
T_62.7 ;
T_62.4 ;
T_62.3 ;
T_62.1 ;
    %jmp T_62;
    .thread T_62;
    .scope S_0x7ff252550d30;
T_63 ;
    %wait E_0x7ff25252b300;
    %load/vec4 v0x7ff252552d00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7ff252552850_0, 0;
    %jmp T_63.1;
T_63.0 ;
    %load/vec4 v0x7ff252552c60_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_63.2, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7ff252552850_0, 0;
    %jmp T_63.3;
T_63.2 ;
    %load/vec4 v0x7ff252552c60_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7ff252551be0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.4, 8;
    %load/vec4 v0x7ff252552850_0;
    %pad/u 32;
    %load/vec4 v0x7ff2525529b0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/e;
    %jmp/0xz  T_63.6, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7ff252552850_0, 0;
    %jmp T_63.7;
T_63.6 ;
    %load/vec4 v0x7ff252552850_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x7ff252552850_0, 0;
T_63.7 ;
T_63.4 ;
T_63.3 ;
T_63.1 ;
    %jmp T_63;
    .thread T_63;
    .scope S_0x7ff252550d30;
T_64 ;
    %wait E_0x7ff25252b300;
    %load/vec4 v0x7ff252552d00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7ff252552900_0, 0;
    %jmp T_64.1;
T_64.0 ;
    %load/vec4 v0x7ff252552c60_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_64.2, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7ff252552900_0, 0;
    %jmp T_64.3;
T_64.2 ;
    %load/vec4 v0x7ff252552c60_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7ff252551be0_0;
    %and;
    %load/vec4 v0x7ff252552b00_0;
    %pad/u 32;
    %load/vec4 v0x7ff252552140_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.4, 8;
    %load/vec4 v0x7ff252552900_0;
    %pad/u 32;
    %load/vec4 v0x7ff2525529b0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/e;
    %jmp/0xz  T_64.6, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7ff252552900_0, 0;
    %jmp T_64.7;
T_64.6 ;
    %load/vec4 v0x7ff252552900_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x7ff252552900_0, 0;
T_64.7 ;
T_64.4 ;
T_64.3 ;
T_64.1 ;
    %jmp T_64;
    .thread T_64;
    .scope S_0x7ff252550d30;
T_65 ;
    %wait E_0x7ff25252b300;
    %load/vec4 v0x7ff252552d00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_65.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff252552710_0, 0;
    %jmp T_65.1;
T_65.0 ;
    %load/vec4 v0x7ff252552c60_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7ff252552b00_0;
    %pad/u 32;
    %load/vec4 v0x7ff2525529b0_0;
    %pad/u 32;
    %subi 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x7ff252552bb0_0;
    %pad/u 32;
    %load/vec4 v0x7ff2525529b0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %assign/vec4 v0x7ff252552710_0, 0;
T_65.1 ;
    %jmp T_65;
    .thread T_65;
    .scope S_0x7ff252550d30;
T_66 ;
    %wait E_0x7ff25252b300;
    %load/vec4 v0x7ff252552d00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff252552a60_0, 0;
    %jmp T_66.1;
T_66.0 ;
    %load/vec4 v0x7ff252552c60_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7ff252552850_0;
    %pad/u 32;
    %load/vec4 v0x7ff2525529b0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x7ff252552900_0;
    %pad/u 32;
    %load/vec4 v0x7ff2525529b0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %assign/vec4 v0x7ff252552a60_0, 0;
T_66.1 ;
    %jmp T_66;
    .thread T_66;
    .scope S_0x7ff252550d30;
T_67 ;
    %wait E_0x7ff25252b300;
    %load/vec4 v0x7ff252552d00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff2525527b0_0, 0;
    %jmp T_67.1;
T_67.0 ;
    %load/vec4 v0x7ff252552c60_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7ff252552b00_0;
    %pad/u 32;
    %load/vec4 v0x7ff252552140_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x7ff252552bb0_0;
    %pad/u 32;
    %load/vec4 v0x7ff252552140_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %assign/vec4 v0x7ff2525527b0_0, 0;
T_67.1 ;
    %jmp T_67;
    .thread T_67;
    .scope S_0x7ff252550d30;
T_68 ;
    %wait E_0x7ff25252b300;
    %load/vec4 v0x7ff252552d00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_68.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff252552290_0, 0;
    %jmp T_68.1;
T_68.0 ;
    %load/vec4 v0x7ff252551e50_0;
    %assign/vec4 v0x7ff252552290_0, 0;
T_68.1 ;
    %jmp T_68;
    .thread T_68;
    .scope S_0x7ff252550d30;
T_69 ;
    %wait E_0x7ff25252b300;
    %load/vec4 v0x7ff252552d00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_69.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff252552330_0, 0;
    %jmp T_69.1;
T_69.0 ;
    %load/vec4 v0x7ff252552290_0;
    %assign/vec4 v0x7ff252552330_0, 0;
T_69.1 ;
    %jmp T_69;
    .thread T_69;
    .scope S_0x7ff252550d30;
T_70 ;
    %wait E_0x7ff25252b300;
    %load/vec4 v0x7ff252552d00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff2525525f0_0, 0;
    %jmp T_70.1;
T_70.0 ;
    %load/vec4 v0x7ff2525520a0_0;
    %assign/vec4 v0x7ff2525525f0_0, 0;
T_70.1 ;
    %jmp T_70;
    .thread T_70;
    .scope S_0x7ff252550d30;
T_71 ;
    %wait E_0x7ff25252b300;
    %load/vec4 v0x7ff252552d00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_71.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff252552680_0, 0;
    %jmp T_71.1;
T_71.0 ;
    %load/vec4 v0x7ff2525525f0_0;
    %assign/vec4 v0x7ff252552680_0, 0;
T_71.1 ;
    %jmp T_71;
    .thread T_71;
    .scope S_0x7ff252550d30;
T_72 ;
    %wait E_0x7ff25252b300;
    %load/vec4 v0x7ff252552d00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_72.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff2525523d0_0, 0;
    %jmp T_72.1;
T_72.0 ;
    %load/vec4 v0x7ff252551f60_0;
    %assign/vec4 v0x7ff2525523d0_0, 0;
T_72.1 ;
    %jmp T_72;
    .thread T_72;
    .scope S_0x7ff252550d30;
T_73 ;
    %wait E_0x7ff25252b300;
    %load/vec4 v0x7ff252552d00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff252552560_0, 0;
    %jmp T_73.1;
T_73.0 ;
    %load/vec4 v0x7ff2525523d0_0;
    %assign/vec4 v0x7ff252552560_0, 0;
T_73.1 ;
    %jmp T_73;
    .thread T_73;
    .scope S_0x7ff25251c260;
T_74 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff252554f30_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff252554f30_0, 0, 1;
    %delay 5000, 0;
    %jmp T_74;
    .thread T_74;
    .scope S_0x7ff25251c260;
T_75 ;
    %vpi_func 2 58 "$fopen" 32, "test_newctrl.dat" {0 0 0};
    %store/vec4 v0x7ff252555180_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff252556710_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff252556710_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff252556340_0, 0, 1;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0x7ff2525552b0_0, 0, 12;
    %pushi/vec4 0, 0, 13;
    %store/vec4 v0x7ff252556570_0, 0, 13;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x7ff2525561e0_0, 0, 10;
    %pushi/vec4 20, 0, 8;
    %store/vec4 v0x7ff2525563d0_0, 0, 8;
    %pushi/vec4 50, 0, 8;
    %store/vec4 v0x7ff2525564a0_0, 0, 8;
    %pushi/vec4 12, 0, 8;
    %store/vec4 v0x7ff252555210_0, 0, 8;
    %pushi/vec4 5, 0, 8;
    %store/vec4 v0x7ff2525550f0_0, 0, 8;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff252556340_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff252556340_0, 0, 1;
T_75.0 ;
    %load/vec4 v0x7ff25251a750_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_75.1, 8;
    %delay 10000, 0;
    %jmp T_75.0;
T_75.1 ;
    %delay 50000, 0;
    %vpi_call 2 77 "$finish" {0 0 0};
    %end;
    .thread T_75;
    .scope S_0x7ff25251c260;
T_76 ;
    %delay 4000, 0;
    %vpi_func 2 84 "$time" 64 {0 0 0};
    %pushi/vec4 10, 0, 64;
    %div;
    %vpi_call 2 83 "$display", "%5d: ", S<0,vec4,u64>, "| ", "%d ", v0x7ff252556710_0, "%d ", v0x7ff252556340_0, "%d ", v0x7ff2525552b0_0, "%d ", v0x7ff252556570_0, "%d ", v0x7ff2525561e0_0, "%d ", v0x7ff2525563d0_0, "%d ", v0x7ff2525564a0_0, "%d ", v0x7ff252555210_0, "%d ", v0x7ff2525550f0_0, "| ", "%d ", v0x7ff25251a750_0, "%d ", v0x7ff252556640_0, "%d ", v0x7ff252555060_0, "%d ", v0x7ff2525562b0_0, "%d ", v0x7ff2525556d0_0, "%d ", v0x7ff252555940_0, "%d ", v0x7ff252555640_0, "%d ", v0x7ff252555570_0, "%d ", v0x7ff252555390_0, "%d ", v0x7ff2525554a0_0, "%d ", v0x7ff252555870_0, "%d ", v0x7ff2525557a0_0, "| ", "%d: ", v0x7ff252550110_0, "%d ", v0x7ff25254f5f0_0, "%d ", v0x7ff25254f730_0, "%d ", v0x7ff25254f690_0, "%d ", v0x7ff25254fbd0_0, "%d ", v0x7ff2525503c0_0, "| ", "%d: ", v0x7ff25254c100_0, "%d: ", v0x7ff25254a9a0_0, "%d ", v0x7ff25254a480_0, "%d ", v0x7ff25254a5c0_0, "%d ", v0x7ff25254a520_0, "%d ", v0x7ff25254a840_0, "%d ", v0x7ff25254a8f0_0, "| ", "%d: ", v0x7ff252552c60_0, "%d ", v0x7ff252551c70_0, "%d ", v0x7ff252551db0_0, "%d ", v0x7ff252551d10_0, "%d ", v0x7ff2525521f0_0, "%d ", v0x7ff252552b00_0, "%d ", v0x7ff252552bb0_0, "%d ", v0x7ff252552850_0, "%d ", v0x7ff252552900_0, " " {1 0 0};
    %vpi_func 2 135 "$time" 64 {0 0 0};
    %pushi/vec4 10, 0, 64;
    %div;
    %vpi_call 2 134 "$fdisplay", v0x7ff252555180_0, "%5d: ", S<0,vec4,u64>, "| ", "%d ", v0x7ff25251a750_0, "%d ", v0x7ff252556640_0, "%d ", v0x7ff252555060_0, "%d ", v0x7ff2525562b0_0, "%d ", v0x7ff2525556d0_0, "%d ", v0x7ff252555940_0, "%d ", v0x7ff252555640_0, "%d ", v0x7ff252555570_0, "%d ", v0x7ff252555390_0, "%d ", v0x7ff2525554a0_0, "%d ", v0x7ff252555870_0, "%d ", v0x7ff2525557a0_0, "| ", "%d ", v0x7ff25254a840_0, "%d ", v0x7ff25254a8f0_0, "| ", "%d ", v0x7ff252552b00_0, "%d ", v0x7ff252552bb0_0, " " {1 0 0};
    %delay 6000, 0;
    %jmp T_76;
    .thread T_76;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "test_newctrl.v";
    "./parameters.vh";
    "newctrl.v";
    "ctrl_conv.v";
    "ctrl_core.v";
    "ctrl_pool.v";
