{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1739425289234 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1739425289235 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 12 23:41:29 2025 " "Processing started: Wed Feb 12 23:41:29 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1739425289235 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739425289235 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off last -c last " "Command: quartus_map --read_settings_files=on --write_settings_files=off last -c last" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739425289235 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1739425289514 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1739425289514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testsub.sv 1 1 " "Found 1 design units, including 1 entities, in source file testsub.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testsub " "Found entity 1: testsub" {  } { { "testsub.sv" "" { Text "C:/Users/panda/Documents/ece texts books/ece 469/ECE469/lab3/testsub.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739425294934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739425294934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testfinal.sv 1 1 " "Found 1 design units, including 1 entities, in source file testfinal.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testfinal " "Found entity 1: testfinal" {  } { { "testfinal.sv" "" { Text "C:/Users/panda/Documents/ece texts books/ece 469/ECE469/lab3/testfinal.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739425294935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739425294935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testborrowx16.sv 1 1 " "Found 1 design units, including 1 entities, in source file testborrowx16.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testborrowX16 " "Found entity 1: testborrowX16" {  } { { "testborrowX16.sv" "" { Text "C:/Users/panda/Documents/ece texts books/ece 469/ECE469/lab3/testborrowX16.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739425294937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739425294937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testborrow.sv 1 1 " "Found 1 design units, including 1 entities, in source file testborrow.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testborrow " "Found entity 1: testborrow" {  } { { "testborrow.sv" "" { Text "C:/Users/panda/Documents/ece texts books/ece 469/ECE469/lab3/testborrow.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739425294938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739425294938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test2bitcompare.sv 1 1 " "Found 1 design units, including 1 entities, in source file test2bitcompare.sv" { { "Info" "ISGN_ENTITY_NAME" "1 test2bitcompare " "Found entity 1: test2bitcompare" {  } { { "test2bitcompare.sv" "" { Text "C:/Users/panda/Documents/ece texts books/ece 469/ECE469/lab3/test2bitcompare.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739425294940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739425294940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test16bitcompare.sv 1 1 " "Found 1 design units, including 1 entities, in source file test16bitcompare.sv" { { "Info" "ISGN_ENTITY_NAME" "1 test16bitcompare " "Found entity 1: test16bitcompare" {  } { { "test16bitcompare.sv" "" { Text "C:/Users/panda/Documents/ece texts books/ece 469/ECE469/lab3/test16bitcompare.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739425294941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739425294941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub17x.sv 1 1 " "Found 1 design units, including 1 entities, in source file sub17x.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sub17x " "Found entity 1: sub17x" {  } { { "sub17x.sv" "" { Text "C:/Users/panda/Documents/ece texts books/ece 469/ECE469/lab3/sub17x.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739425294943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739425294943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux2_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2_1 " "Found entity 1: mux2_1" {  } { { "mux2_1.sv" "" { Text "C:/Users/panda/Documents/ece texts books/ece 469/ECE469/lab3/mux2_1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739425294944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739425294944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "last.sv 1 1 " "Found 1 design units, including 1 entities, in source file last.sv" { { "Info" "ISGN_ENTITY_NAME" "1 last " "Found entity 1: last" {  } { { "last.sv" "" { Text "C:/Users/panda/Documents/ece texts books/ece 469/ECE469/lab3/last.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739425294945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739425294945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gpblk.sv 1 1 " "Found 1 design units, including 1 entities, in source file gpblk.sv" { { "Info" "ISGN_ENTITY_NAME" "1 gpblk " "Found entity 1: gpblk" {  } { { "gpblk.sv" "" { Text "C:/Users/panda/Documents/ece texts books/ece 469/ECE469/lab3/gpblk.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739425294946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739425294946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gpbit.sv 1 1 " "Found 1 design units, including 1 entities, in source file gpbit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 gpbit " "Found entity 1: gpbit" {  } { { "gpbit.sv" "" { Text "C:/Users/panda/Documents/ece texts books/ece 469/ECE469/lab3/gpbit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739425294948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739425294948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gbit.sv 1 1 " "Found 1 design units, including 1 entities, in source file gbit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 gbit " "Found entity 1: gbit" {  } { { "gbit.sv" "" { Text "C:/Users/panda/Documents/ece texts books/ece 469/ECE469/lab3/gbit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739425294949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739425294949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "brenttest.sv 1 1 " "Found 1 design units, including 1 entities, in source file brenttest.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbrentadd " "Found entity 1: testbrentadd" {  } { { "brenttest.sv" "" { Text "C:/Users/panda/Documents/ece texts books/ece 469/ECE469/lab3/brenttest.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739425294950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739425294950 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Bout bout borrowX16.sv(1) " "Verilog HDL Declaration information at borrowX16.sv(1): object \"Bout\" differs only in case from object \"bout\" in the same scope" {  } { { "borrowX16.sv" "" { Text "C:/Users/panda/Documents/ece texts books/ece 469/ECE469/lab3/borrowX16.sv" 1 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1739425294951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "borrowx16.sv 1 1 " "Found 1 design units, including 1 entities, in source file borrowx16.sv" { { "Info" "ISGN_ENTITY_NAME" "1 borrowX16 " "Found entity 1: borrowX16" {  } { { "borrowX16.sv" "" { Text "C:/Users/panda/Documents/ece texts books/ece 469/ECE469/lab3/borrowX16.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739425294951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739425294951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "borrow.sv 1 1 " "Found 1 design units, including 1 entities, in source file borrow.sv" { { "Info" "ISGN_ENTITY_NAME" "1 borrow " "Found entity 1: borrow" {  } { { "borrow.sv" "" { Text "C:/Users/panda/Documents/ece texts books/ece 469/ECE469/lab3/borrow.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739425294953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739425294953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "8bitcompare.sv 1 1 " "Found 1 design units, including 1 entities, in source file 8bitcompare.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bitcomparex8 " "Found entity 1: bitcomparex8" {  } { { "8bitcompare.sv" "" { Text "C:/Users/panda/Documents/ece texts books/ece 469/ECE469/lab3/8bitcompare.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739425294954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739425294954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "4bitcompare.sv 1 1 " "Found 1 design units, including 1 entities, in source file 4bitcompare.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bitcomparex4 " "Found entity 1: bitcomparex4" {  } { { "4bitcompare.sv" "" { Text "C:/Users/panda/Documents/ece texts books/ece 469/ECE469/lab3/4bitcompare.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739425294955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739425294955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "2bitcompare.sv 1 1 " "Found 1 design units, including 1 entities, in source file 2bitcompare.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bitcomparex2 " "Found entity 1: bitcomparex2" {  } { { "2bitcompare.sv" "" { Text "C:/Users/panda/Documents/ece texts books/ece 469/ECE469/lab3/2bitcompare.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739425294957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739425294957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "16bitcompare.sv 1 1 " "Found 1 design units, including 1 entities, in source file 16bitcompare.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bitcomparex16 " "Found entity 1: bitcomparex16" {  } { { "16bitcompare.sv" "" { Text "C:/Users/panda/Documents/ece texts books/ece 469/ECE469/lab3/16bitcompare.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739425294958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739425294958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "16bitbrent.sv 1 1 " "Found 1 design units, including 1 entities, in source file 16bitbrent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 XVIbitbrent " "Found entity 1: XVIbitbrent" {  } { { "16bitbrent.sv" "" { Text "C:/Users/panda/Documents/ece texts books/ece 469/ECE469/lab3/16bitbrent.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739425294959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739425294959 ""}
{ "Error" "EVRFX_SV_NO_SINGLE_VALUED_PACKED_DIMENSION" "mux2_1.sv(1) " "SystemVerilog error at mux2_1.sv(1): can't declare packed array dimension with a single-valued range" {  } { { "mux2_1.sv" "" { Text "C:/Users/panda/Documents/ece texts books/ece 469/ECE469/lab3/mux2_1.sv" 1 0 0 } }  } 0 10989 "SystemVerilog error at %1!s!: can't declare packed array dimension with a single-valued range" 0 0 "Analysis & Synthesis" 0 -1 1739425294961 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/panda/Documents/ece texts books/ece 469/ECE469/lab3/output_files/last.map.smsg " "Generated suppressed messages file C:/Users/panda/Documents/ece texts books/ece 469/ECE469/lab3/output_files/last.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739425294981 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4705 " "Peak virtual memory: 4705 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1739425295018 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Feb 12 23:41:35 2025 " "Processing ended: Wed Feb 12 23:41:35 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1739425295018 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1739425295018 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1739425295018 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1739425295018 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 1  " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1739425295598 ""}
