// Copyright (C) 2017  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition"

// DATE "11/28/2021 12:09:17"

// 
// Device: Altera 5CSEBA6U23I7 Package UFBGA672
// 

// 
// This Verilog file should be used for ModelSim-Altera (SystemVerilog) only
// 

`timescale 1 us/ 1 ps

module top (
	altera_reserved_tms,
	altera_reserved_tck,
	altera_reserved_tdi,
	altera_reserved_tdo,
	FPGA_CLK1_50,
	SW,
	o_data_fir,
	o_data_iir,
	o_data_cic);
input 	altera_reserved_tms;
input 	altera_reserved_tck;
input 	altera_reserved_tdi;
output 	altera_reserved_tdo;
input 	logic FPGA_CLK1_50 ;
input 	logic [3:0] SW ;
output 	logic [31:0] o_data_fir ;
output 	logic [31:0] o_data_iir ;
output 	logic [23:0] o_data_cic ;

// Design Ports Information
// SW[1]	=>  Location: PIN_W24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[2]	=>  Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[3]	=>  Location: PIN_W20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// o_data_fir[0]	=>  Location: PIN_T11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_data_fir[1]	=>  Location: PIN_AD5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_data_fir[2]	=>  Location: PIN_AE19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_data_fir[3]	=>  Location: PIN_U9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_data_fir[4]	=>  Location: PIN_AC4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_data_fir[5]	=>  Location: PIN_AG13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_data_fir[6]	=>  Location: PIN_AF6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_data_fir[7]	=>  Location: PIN_AA18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_data_fir[8]	=>  Location: PIN_AH8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_data_fir[9]	=>  Location: PIN_T8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_data_fir[10]	=>  Location: PIN_AF5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_data_fir[11]	=>  Location: PIN_W8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_data_fir[12]	=>  Location: PIN_AG9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_data_fir[13]	=>  Location: PIN_AE6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_data_fir[14]	=>  Location: PIN_AD4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_data_fir[15]	=>  Location: PIN_Y11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_data_fir[16]	=>  Location: PIN_W11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_data_fir[17]	=>  Location: PIN_U10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_data_fir[18]	=>  Location: PIN_V10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_data_fir[19]	=>  Location: PIN_AG10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_data_fir[20]	=>  Location: PIN_AE9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_data_fir[21]	=>  Location: PIN_AF9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_data_fir[22]	=>  Location: PIN_AF10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_data_fir[23]	=>  Location: PIN_AD10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_data_fir[24]	=>  Location: PIN_AE17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_data_fir[25]	=>  Location: PIN_AF7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_data_fir[26]	=>  Location: PIN_U11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_data_fir[27]	=>  Location: PIN_AG6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_data_fir[28]	=>  Location: PIN_AF4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_data_fir[29]	=>  Location: PIN_AE4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_data_fir[30]	=>  Location: PIN_T13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_data_fir[31]	=>  Location: PIN_AA11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_data_iir[0]	=>  Location: PIN_AH2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_data_iir[1]	=>  Location: PIN_AH13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_data_iir[2]	=>  Location: PIN_AH4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_data_iir[3]	=>  Location: PIN_Y13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_data_iir[4]	=>  Location: PIN_V12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_data_iir[5]	=>  Location: PIN_AH5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_data_iir[6]	=>  Location: PIN_AH16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_data_iir[7]	=>  Location: PIN_Y15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_data_iir[8]	=>  Location: PIN_AF15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_data_iir[9]	=>  Location: PIN_AH14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_data_iir[10]	=>  Location: PIN_U13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_data_iir[11]	=>  Location: PIN_AG5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_data_iir[12]	=>  Location: PIN_AH9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_data_iir[13]	=>  Location: PIN_V13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_data_iir[14]	=>  Location: PIN_T12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_data_iir[15]	=>  Location: PIN_W12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_data_iir[16]	=>  Location: PIN_AH7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_data_iir[17]	=>  Location: PIN_AE12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_data_iir[18]	=>  Location: PIN_AE15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_data_iir[19]	=>  Location: PIN_AD23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_data_iir[20]	=>  Location: PIN_AF17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_data_iir[21]	=>  Location: PIN_AH11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_data_iir[22]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_data_iir[23]	=>  Location: PIN_AG11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_data_iir[24]	=>  Location: PIN_AH19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_data_iir[25]	=>  Location: PIN_AF13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_data_iir[26]	=>  Location: PIN_AH6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_data_iir[27]	=>  Location: PIN_AD12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_data_iir[28]	=>  Location: PIN_AH3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_data_iir[29]	=>  Location: PIN_AG16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_data_iir[30]	=>  Location: PIN_AH12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_data_iir[31]	=>  Location: PIN_AD19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_data_cic[0]	=>  Location: PIN_AG18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_data_cic[1]	=>  Location: PIN_AH22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_data_cic[2]	=>  Location: PIN_AH17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_data_cic[3]	=>  Location: PIN_AA24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_data_cic[4]	=>  Location: PIN_AD17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_data_cic[5]	=>  Location: PIN_AF20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_data_cic[6]	=>  Location: PIN_AA4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_data_cic[7]	=>  Location: PIN_AF8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_data_cic[8]	=>  Location: PIN_AH18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_data_cic[9]	=>  Location: PIN_W14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_data_cic[10]	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_data_cic[11]	=>  Location: PIN_AG8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_data_cic[12]	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_data_cic[13]	=>  Location: PIN_AE7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_data_cic[14]	=>  Location: PIN_AD11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_data_cic[15]	=>  Location: PIN_AG21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_data_cic[16]	=>  Location: PIN_AE11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_data_cic[17]	=>  Location: PIN_U14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_data_cic[18]	=>  Location: PIN_AF18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_data_cic[19]	=>  Location: PIN_AE8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_data_cic[20]	=>  Location: PIN_W15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_data_cic[21]	=>  Location: PIN_AD20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_data_cic[22]	=>  Location: PIN_AG15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_data_cic[23]	=>  Location: PIN_AF11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// FPGA_CLK1_50	=>  Location: PIN_V11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[0]	=>  Location: PIN_Y24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// altera_reserved_tms	=>  Location: PIN_AC7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// altera_reserved_tck	=>  Location: PIN_AB5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// altera_reserved_tdi	=>  Location: PIN_W10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// altera_reserved_tdo	=>  Location: PIN_Y9,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \fir|Mult12~39 ;
wire \fir|Mult12~40 ;
wire \fir|Mult12~41 ;
wire \fir|Mult12~42 ;
wire \fir|Mult12~43 ;
wire \fir|Mult12~44 ;
wire \fir|Mult12~45 ;
wire \fir|Mult12~46 ;
wire \fir|Mult12~47 ;
wire \fir|Mult12~48 ;
wire \fir|Mult12~49 ;
wire \fir|Mult12~50 ;
wire \fir|Mult12~51 ;
wire \fir|Mult12~52 ;
wire \fir|Mult12~53 ;
wire \fir|Mult12~54 ;
wire \fir|Mult12~55 ;
wire \fir|Mult12~56 ;
wire \fir|Mult12~57 ;
wire \fir|Mult12~58 ;
wire \fir|Mult12~59 ;
wire \fir|Mult12~60 ;
wire \fir|Mult12~61 ;
wire \fir|Mult12~62 ;
wire \fir|Mult12~63 ;
wire \fir|Mult12~64 ;
wire \fir|Mult12~65 ;
wire \fir|Mult12~66 ;
wire \fir|Mult12~67 ;
wire \fir|Mult12~68 ;
wire \fir|Mult12~69 ;
wire \fir|Mult12~70 ;
wire \fir|Mult12~71 ;
wire \fir|Mult10~39 ;
wire \fir|Mult10~40 ;
wire \fir|Mult10~41 ;
wire \fir|Mult10~42 ;
wire \fir|Mult10~43 ;
wire \fir|Mult10~44 ;
wire \fir|Mult10~45 ;
wire \fir|Mult10~46 ;
wire \fir|Mult10~47 ;
wire \fir|Mult10~48 ;
wire \fir|Mult10~49 ;
wire \fir|Mult10~50 ;
wire \fir|Mult10~51 ;
wire \fir|Mult10~52 ;
wire \fir|Mult10~53 ;
wire \fir|Mult10~54 ;
wire \fir|Mult10~55 ;
wire \fir|Mult10~56 ;
wire \fir|Mult10~57 ;
wire \fir|Mult10~58 ;
wire \fir|Mult10~59 ;
wire \fir|Mult10~60 ;
wire \fir|Mult10~61 ;
wire \fir|Mult10~62 ;
wire \fir|Mult10~63 ;
wire \fir|Mult10~64 ;
wire \fir|Mult10~65 ;
wire \fir|Mult10~66 ;
wire \fir|Mult10~67 ;
wire \fir|Mult10~68 ;
wire \fir|Mult10~69 ;
wire \fir|Mult10~70 ;
wire \fir|Mult10~71 ;
wire \fir|Mult8~39 ;
wire \fir|Mult8~40 ;
wire \fir|Mult8~41 ;
wire \fir|Mult8~42 ;
wire \fir|Mult8~43 ;
wire \fir|Mult8~44 ;
wire \fir|Mult8~45 ;
wire \fir|Mult8~46 ;
wire \fir|Mult8~47 ;
wire \fir|Mult8~48 ;
wire \fir|Mult8~49 ;
wire \fir|Mult8~50 ;
wire \fir|Mult8~51 ;
wire \fir|Mult8~52 ;
wire \fir|Mult8~53 ;
wire \fir|Mult8~54 ;
wire \fir|Mult8~55 ;
wire \fir|Mult8~56 ;
wire \fir|Mult8~57 ;
wire \fir|Mult8~58 ;
wire \fir|Mult8~59 ;
wire \fir|Mult8~60 ;
wire \fir|Mult8~61 ;
wire \fir|Mult8~62 ;
wire \fir|Mult8~63 ;
wire \fir|Mult8~64 ;
wire \fir|Mult8~65 ;
wire \fir|Mult8~66 ;
wire \fir|Mult8~67 ;
wire \fir|Mult8~68 ;
wire \fir|Mult8~69 ;
wire \fir|Mult8~70 ;
wire \fir|Mult8~71 ;
wire \fir|Mult6~39 ;
wire \fir|Mult6~40 ;
wire \fir|Mult6~41 ;
wire \fir|Mult6~42 ;
wire \fir|Mult6~43 ;
wire \fir|Mult6~44 ;
wire \fir|Mult6~45 ;
wire \fir|Mult6~46 ;
wire \fir|Mult6~47 ;
wire \fir|Mult6~48 ;
wire \fir|Mult6~49 ;
wire \fir|Mult6~50 ;
wire \fir|Mult6~51 ;
wire \fir|Mult6~52 ;
wire \fir|Mult6~53 ;
wire \fir|Mult6~54 ;
wire \fir|Mult6~55 ;
wire \fir|Mult6~56 ;
wire \fir|Mult6~57 ;
wire \fir|Mult6~58 ;
wire \fir|Mult6~59 ;
wire \fir|Mult6~60 ;
wire \fir|Mult6~61 ;
wire \fir|Mult6~62 ;
wire \fir|Mult6~63 ;
wire \fir|Mult6~64 ;
wire \fir|Mult6~65 ;
wire \fir|Mult6~66 ;
wire \fir|Mult6~67 ;
wire \fir|Mult6~68 ;
wire \fir|Mult6~69 ;
wire \fir|Mult6~70 ;
wire \fir|Mult6~71 ;
wire \fir|Mult4~39 ;
wire \fir|Mult4~40 ;
wire \fir|Mult4~41 ;
wire \fir|Mult4~42 ;
wire \fir|Mult4~43 ;
wire \fir|Mult4~44 ;
wire \fir|Mult4~45 ;
wire \fir|Mult4~46 ;
wire \fir|Mult4~47 ;
wire \fir|Mult4~48 ;
wire \fir|Mult4~49 ;
wire \fir|Mult4~50 ;
wire \fir|Mult4~51 ;
wire \fir|Mult4~52 ;
wire \fir|Mult4~53 ;
wire \fir|Mult4~54 ;
wire \fir|Mult4~55 ;
wire \fir|Mult4~56 ;
wire \fir|Mult4~57 ;
wire \fir|Mult4~58 ;
wire \fir|Mult4~59 ;
wire \fir|Mult4~60 ;
wire \fir|Mult4~61 ;
wire \fir|Mult4~62 ;
wire \fir|Mult4~63 ;
wire \fir|Mult4~64 ;
wire \fir|Mult4~65 ;
wire \fir|Mult4~66 ;
wire \fir|Mult4~67 ;
wire \fir|Mult4~68 ;
wire \fir|Mult4~69 ;
wire \fir|Mult4~70 ;
wire \fir|Mult4~71 ;
wire \fir|Mult2~39 ;
wire \fir|Mult2~40 ;
wire \fir|Mult2~41 ;
wire \fir|Mult2~42 ;
wire \fir|Mult2~43 ;
wire \fir|Mult2~44 ;
wire \fir|Mult2~45 ;
wire \fir|Mult2~46 ;
wire \fir|Mult2~47 ;
wire \fir|Mult2~48 ;
wire \fir|Mult2~49 ;
wire \fir|Mult2~50 ;
wire \fir|Mult2~51 ;
wire \fir|Mult2~52 ;
wire \fir|Mult2~53 ;
wire \fir|Mult2~54 ;
wire \fir|Mult2~55 ;
wire \fir|Mult2~56 ;
wire \fir|Mult2~57 ;
wire \fir|Mult2~58 ;
wire \fir|Mult2~59 ;
wire \fir|Mult2~60 ;
wire \fir|Mult2~61 ;
wire \fir|Mult2~62 ;
wire \fir|Mult2~63 ;
wire \fir|Mult2~64 ;
wire \fir|Mult2~65 ;
wire \fir|Mult2~66 ;
wire \fir|Mult2~67 ;
wire \fir|Mult2~68 ;
wire \fir|Mult2~69 ;
wire \fir|Mult2~70 ;
wire \fir|Mult2~71 ;
wire \fir|Add0~40 ;
wire \fir|Add0~41 ;
wire \fir|Add0~42 ;
wire \fir|Add0~43 ;
wire \fir|Add0~44 ;
wire \fir|Add0~45 ;
wire \fir|Add0~46 ;
wire \fir|Add0~47 ;
wire \fir|Add0~48 ;
wire \fir|Add0~49 ;
wire \fir|Add0~50 ;
wire \fir|Add0~51 ;
wire \fir|Add0~52 ;
wire \fir|Add0~53 ;
wire \fir|Add0~54 ;
wire \fir|Add0~55 ;
wire \fir|Add0~56 ;
wire \fir|Add0~57 ;
wire \fir|Add0~58 ;
wire \fir|Add0~59 ;
wire \fir|Add0~60 ;
wire \fir|Add0~61 ;
wire \fir|Add0~62 ;
wire \fir|Add0~63 ;
wire \fir|Add0~64 ;
wire \fir|Add0~65 ;
wire \fir|Add0~66 ;
wire \fir|Add0~67 ;
wire \fir|Add0~68 ;
wire \fir|Add0~69 ;
wire \fir|Add0~70 ;
wire \fir|Add0~71 ;
wire \fir|Mult15~40 ;
wire \fir|Mult15~41 ;
wire \fir|Mult15~42 ;
wire \fir|Mult15~43 ;
wire \fir|Mult15~44 ;
wire \fir|Mult15~45 ;
wire \fir|Mult15~46 ;
wire \fir|Mult15~47 ;
wire \fir|Mult15~48 ;
wire \fir|Mult15~49 ;
wire \fir|Mult15~50 ;
wire \fir|Mult15~51 ;
wire \fir|Mult15~52 ;
wire \fir|Mult15~53 ;
wire \fir|Mult15~54 ;
wire \fir|Mult15~55 ;
wire \fir|Mult15~56 ;
wire \fir|Mult15~57 ;
wire \fir|Mult15~58 ;
wire \fir|Mult15~59 ;
wire \fir|Mult15~60 ;
wire \fir|Mult15~61 ;
wire \fir|Mult15~62 ;
wire \fir|Mult15~63 ;
wire \fir|Mult15~64 ;
wire \fir|Mult15~65 ;
wire \fir|Mult15~66 ;
wire \fir|Mult15~67 ;
wire \fir|Mult15~68 ;
wire \fir|Mult15~69 ;
wire \fir|Mult15~70 ;
wire \fir|Mult15~71 ;
wire \fir|Mult14~39 ;
wire \fir|Mult14~40 ;
wire \fir|Mult14~41 ;
wire \fir|Mult14~42 ;
wire \fir|Mult14~43 ;
wire \fir|Mult14~44 ;
wire \fir|Mult14~45 ;
wire \fir|Mult14~46 ;
wire \fir|Mult14~47 ;
wire \fir|Mult14~48 ;
wire \fir|Mult14~49 ;
wire \fir|Mult14~50 ;
wire \fir|Mult14~51 ;
wire \fir|Mult14~52 ;
wire \fir|Mult14~53 ;
wire \fir|Mult14~54 ;
wire \fir|Mult14~55 ;
wire \fir|Mult14~56 ;
wire \fir|Mult14~57 ;
wire \fir|Mult14~58 ;
wire \fir|Mult14~59 ;
wire \fir|Mult14~60 ;
wire \fir|Mult14~61 ;
wire \fir|Mult14~62 ;
wire \fir|Mult14~63 ;
wire \fir|Mult14~64 ;
wire \fir|Mult14~65 ;
wire \fir|Mult14~66 ;
wire \fir|Mult14~67 ;
wire \fir|Mult14~68 ;
wire \fir|Mult14~69 ;
wire \fir|Mult14~70 ;
wire \fir|Mult14~71 ;
wire \iir|Mult3~mult_hlmac_resulta ;
wire \iir|Mult3~8 ;
wire \iir|Mult3~9 ;
wire \iir|Mult3~10 ;
wire \iir|Mult3~11 ;
wire \iir|Mult3~12 ;
wire \iir|Mult3~13 ;
wire \iir|Mult3~14 ;
wire \iir|Mult3~15 ;
wire \iir|Mult3~16 ;
wire \iir|Mult3~17 ;
wire \iir|Mult3~18 ;
wire \iir|Mult3~19 ;
wire \iir|Mult3~20 ;
wire \iir|Mult3~21 ;
wire \iir|Mult3~22 ;
wire \iir|Mult3~23 ;
wire \iir|Mult3~24 ;
wire \iir|Mult3~25 ;
wire \iir|Mult3~26 ;
wire \iir|Mult3~27 ;
wire \iir|Mult3~28 ;
wire \iir|Mult3~29 ;
wire \iir|Mult3~30 ;
wire \iir|Mult3~31 ;
wire \iir|Mult3~32 ;
wire \iir|Mult3~33 ;
wire \iir|Mult3~34 ;
wire \iir|Mult3~35 ;
wire \iir|Mult3~36 ;
wire \iir|Mult3~37 ;
wire \iir|Mult3~38 ;
wire \iir|Mult3~39 ;
wire \iir|Mult3~40 ;
wire \iir|Mult5~145 ;
wire \iir|Mult5~146 ;
wire \iir|Mult5~147 ;
wire \iir|Mult5~148 ;
wire \iir|Mult5~149 ;
wire \iir|Mult5~150 ;
wire \iir|Mult5~151 ;
wire \iir|Mult5~152 ;
wire \iir|Mult5~153 ;
wire \iir|Mult5~154 ;
wire \iir|Mult5~155 ;
wire \iir|Mult5~156 ;
wire \iir|Mult5~157 ;
wire \iir|Mult5~158 ;
wire \iir|Mult5~159 ;
wire \iir|Mult5~160 ;
wire \iir|Mult5~161 ;
wire \iir|Mult5~162 ;
wire \iir|Mult5~163 ;
wire \iir|Mult5~164 ;
wire \iir|Mult5~165 ;
wire \iir|Mult5~166 ;
wire \iir|Mult5~167 ;
wire \iir|Mult5~168 ;
wire \iir|Mult5~169 ;
wire \iir|Mult5~170 ;
wire \iir|Mult5~171 ;
wire \iir|Mult5~172 ;
wire \iir|Mult5~173 ;
wire \iir|Mult5~174 ;
wire \iir|Mult5~175 ;
wire \iir|Mult5~468 ;
wire \iir|Mult5~469 ;
wire \iir|Mult5~470 ;
wire \iir|Mult5~471 ;
wire \iir|Mult5~472 ;
wire \iir|Mult5~473 ;
wire \iir|Mult5~474 ;
wire \iir|Mult5~475 ;
wire \iir|Mult5~476 ;
wire \iir|Mult5~477 ;
wire \iir|Mult5~478 ;
wire \iir|Mult5~479 ;
wire \iir|Mult5~480 ;
wire \iir|Mult5~481 ;
wire \iir|Mult5~482 ;
wire \iir|Mult5~483 ;
wire \iir|Mult5~484 ;
wire \iir|Mult5~485 ;
wire \iir|Mult5~486 ;
wire \iir|Mult5~487 ;
wire \iir|Mult5~488 ;
wire \iir|Mult5~489 ;
wire \iir|Mult5~490 ;
wire \iir|Mult5~491 ;
wire \iir|Mult5~492 ;
wire \iir|Mult5~493 ;
wire \iir|Mult5~494 ;
wire \iir|Mult5~495 ;
wire \iir|Mult5~496 ;
wire \iir|Mult5~497 ;
wire \iir|Mult5~498 ;
wire \iir|Mult5~499 ;
wire \iir|Mult5~500 ;
wire \iir|Mult5~501 ;
wire \iir|Mult5~502 ;
wire \iir|Mult5~503 ;
wire \iir|Mult5~504 ;
wire \iir|Mult5~505 ;
wire \iir|Mult5~506 ;
wire \iir|Mult5~507 ;
wire \iir|Mult5~508 ;
wire \iir|Mult5~509 ;
wire \iir|Mult5~510 ;
wire \iir|Mult5~511 ;
wire \iir|Mult5~512 ;
wire \iir|Mult5~513 ;
wire \iir|Mult5~514 ;
wire \iir|Mult5~515 ;
wire \iir|Mult5~516 ;
wire \iir|Mult5~794_resulta ;
wire \iir|Mult5~795 ;
wire \iir|Mult5~796 ;
wire \iir|Mult5~797 ;
wire \iir|Mult5~798 ;
wire \iir|Mult5~799 ;
wire \iir|Mult5~800 ;
wire \iir|Mult5~801 ;
wire \iir|Mult5~802 ;
wire \iir|Mult5~803 ;
wire \iir|Mult5~804 ;
wire \iir|Mult5~805 ;
wire \iir|Mult5~806 ;
wire \iir|Mult5~807 ;
wire \iir|Mult5~808 ;
wire \iir|Mult5~809 ;
wire \iir|Mult5~828 ;
wire \iir|Mult5~829 ;
wire \iir|Mult5~830 ;
wire \iir|Mult5~831 ;
wire \iir|Mult5~832 ;
wire \iir|Mult5~833 ;
wire \iir|Mult5~834 ;
wire \iir|Mult5~835 ;
wire \iir|Mult5~836 ;
wire \iir|Mult5~837 ;
wire \iir|Mult5~838 ;
wire \iir|Mult5~839 ;
wire \iir|Mult5~840 ;
wire \iir|Mult5~841 ;
wire \iir|Mult5~842 ;
wire \iir|Mult5~843 ;
wire \iir|Mult5~844 ;
wire \iir|Mult5~845 ;
wire \iir|Mult5~846 ;
wire \iir|Mult5~847 ;
wire \iir|Mult5~848 ;
wire \iir|Mult5~849 ;
wire \iir|Mult5~850 ;
wire \iir|Mult5~851 ;
wire \iir|Mult5~852 ;
wire \iir|Mult5~853 ;
wire \iir|Mult5~854 ;
wire \iir|Mult5~855 ;
wire \iir|Mult3~318_resulta ;
wire \iir|Mult3~319 ;
wire \iir|Mult3~320 ;
wire \iir|Mult3~321 ;
wire \iir|Mult3~322 ;
wire \iir|Mult3~323 ;
wire \iir|Mult3~324 ;
wire \iir|Mult3~325 ;
wire \iir|Mult3~326 ;
wire \iir|Mult3~327 ;
wire \iir|Mult3~328 ;
wire \iir|Mult3~329 ;
wire \iir|Mult3~330 ;
wire \iir|Mult3~331 ;
wire \iir|Mult3~332 ;
wire \iir|Mult3~333 ;
wire \iir|Mult3~350 ;
wire \iir|Mult3~351 ;
wire \iir|Mult3~352 ;
wire \iir|Mult3~353 ;
wire \iir|Mult3~354 ;
wire \iir|Mult3~355 ;
wire \iir|Mult3~356 ;
wire \iir|Mult3~357 ;
wire \iir|Mult3~358 ;
wire \iir|Mult3~359 ;
wire \iir|Mult3~360 ;
wire \iir|Mult3~361 ;
wire \iir|Mult3~362 ;
wire \iir|Mult3~363 ;
wire \iir|Mult3~364 ;
wire \iir|Mult3~365 ;
wire \iir|Mult3~366 ;
wire \iir|Mult3~367 ;
wire \iir|Mult3~368 ;
wire \iir|Mult3~369 ;
wire \iir|Mult3~370 ;
wire \iir|Mult3~371 ;
wire \iir|Mult3~372 ;
wire \iir|Mult3~373 ;
wire \iir|Mult3~374 ;
wire \iir|Mult3~375 ;
wire \iir|Mult3~376 ;
wire \iir|Mult3~377 ;
wire \iir|Mult3~378 ;
wire \iir|Mult3~379 ;
wire \iir|Mult4~157 ;
wire \iir|Mult4~158 ;
wire \iir|Mult4~159 ;
wire \iir|Mult4~160 ;
wire \iir|Mult4~161 ;
wire \iir|Mult4~162 ;
wire \iir|Mult4~163 ;
wire \iir|Mult4~164 ;
wire \iir|Mult4~165 ;
wire \iir|Mult4~166 ;
wire \iir|Mult4~167 ;
wire \iir|Mult4~168 ;
wire \iir|Mult4~169 ;
wire \iir|Mult4~170 ;
wire \iir|Mult4~171 ;
wire \iir|Mult4~172 ;
wire \iir|Mult4~173 ;
wire \iir|Mult4~174 ;
wire \iir|Mult4~175 ;
wire \iir|Mult4~176 ;
wire \iir|Mult4~177 ;
wire \iir|Mult4~178 ;
wire \iir|Mult4~179 ;
wire \iir|Mult4~180 ;
wire \iir|Mult4~181 ;
wire \iir|Mult4~182 ;
wire \iir|Mult4~183 ;
wire \iir|Mult4~184 ;
wire \iir|Mult4~185 ;
wire \iir|Mult4~186 ;
wire \iir|Mult4~187 ;
wire \iir|Mult4~483 ;
wire \iir|Mult4~484 ;
wire \iir|Mult4~485 ;
wire \iir|Mult4~486 ;
wire \iir|Mult4~487 ;
wire \iir|Mult4~488 ;
wire \iir|Mult4~489 ;
wire \iir|Mult4~490 ;
wire \iir|Mult4~491 ;
wire \iir|Mult4~492 ;
wire \iir|Mult4~493 ;
wire \iir|Mult4~494 ;
wire \iir|Mult4~495 ;
wire \iir|Mult4~496 ;
wire \iir|Mult4~497 ;
wire \iir|Mult4~498 ;
wire \iir|Mult4~499 ;
wire \iir|Mult4~500 ;
wire \iir|Mult4~501 ;
wire \iir|Mult4~502 ;
wire \iir|Mult4~503 ;
wire \iir|Mult4~504 ;
wire \iir|Mult4~505 ;
wire \iir|Mult4~506 ;
wire \iir|Mult4~507 ;
wire \iir|Mult4~508 ;
wire \iir|Mult4~509 ;
wire \iir|Mult4~510 ;
wire \iir|Mult4~511 ;
wire \iir|Mult4~512 ;
wire \iir|Mult4~513 ;
wire \iir|Mult4~514 ;
wire \iir|Mult4~515 ;
wire \iir|Mult4~516 ;
wire \iir|Mult4~517 ;
wire \iir|Mult4~518 ;
wire \iir|Mult4~519 ;
wire \iir|Mult4~520 ;
wire \iir|Mult4~521 ;
wire \iir|Mult4~522 ;
wire \iir|Mult4~523 ;
wire \iir|Mult4~524 ;
wire \iir|Mult4~525 ;
wire \iir|Mult4~526 ;
wire \iir|Mult4~527 ;
wire \iir|Mult4~528 ;
wire \iir|Mult4~806_resulta ;
wire \iir|Mult4~807 ;
wire \iir|Mult4~808 ;
wire \iir|Mult4~809 ;
wire \iir|Mult4~810 ;
wire \iir|Mult4~811 ;
wire \iir|Mult4~812 ;
wire \iir|Mult4~813 ;
wire \iir|Mult4~814 ;
wire \iir|Mult4~815 ;
wire \iir|Mult4~816 ;
wire \iir|Mult4~817 ;
wire \iir|Mult4~818 ;
wire \iir|Mult4~819 ;
wire \iir|Mult4~820 ;
wire \iir|Mult4~821 ;
wire \iir|Mult4~840 ;
wire \iir|Mult4~841 ;
wire \iir|Mult4~842 ;
wire \iir|Mult4~843 ;
wire \iir|Mult4~844 ;
wire \iir|Mult4~845 ;
wire \iir|Mult4~846 ;
wire \iir|Mult4~847 ;
wire \iir|Mult4~848 ;
wire \iir|Mult4~849 ;
wire \iir|Mult4~850 ;
wire \iir|Mult4~851 ;
wire \iir|Mult4~852 ;
wire \iir|Mult4~853 ;
wire \iir|Mult4~854 ;
wire \iir|Mult4~855 ;
wire \iir|Mult4~856 ;
wire \iir|Mult4~857 ;
wire \iir|Mult4~858 ;
wire \iir|Mult4~859 ;
wire \iir|Mult4~860 ;
wire \iir|Mult4~861 ;
wire \iir|Mult4~862 ;
wire \iir|Mult4~863 ;
wire \iir|Mult4~864 ;
wire \iir|Mult4~865 ;
wire \iir|Mult4~866 ;
wire \iir|Mult4~867 ;
wire \iir|Mult0~8_resulta ;
wire \iir|Mult0~9 ;
wire \iir|Mult0~10 ;
wire \iir|Mult0~11 ;
wire \iir|Mult0~12 ;
wire \iir|Mult0~13 ;
wire \iir|Mult0~14 ;
wire \iir|Mult0~15 ;
wire \iir|Mult0~16 ;
wire \iir|Mult0~17 ;
wire \iir|Mult0~18 ;
wire \iir|Mult0~19 ;
wire \iir|Mult0~20 ;
wire \iir|Mult0~21 ;
wire \iir|Mult0~22 ;
wire \iir|Mult0~23 ;
wire \iir|Mult0~24 ;
wire \iir|Mult0~25 ;
wire \iir|Mult0~26 ;
wire \iir|Mult0~27 ;
wire \iir|Mult0~28 ;
wire \iir|Mult0~29 ;
wire \iir|Mult0~30 ;
wire \iir|Mult0~31 ;
wire \iir|Mult0~32 ;
wire \iir|Mult0~33 ;
wire \iir|Mult0~34 ;
wire \iir|Mult0~35 ;
wire \iir|Mult0~36 ;
wire \iir|Mult0~37 ;
wire \iir|Mult0~38 ;
wire \iir|Mult0~39 ;
wire \iir|Mult0~40 ;
wire \iir|Mult0~41 ;
wire \iir|Mult0~42 ;
wire \iir|Mult0~43 ;
wire \iir|Mult0~44 ;
wire \iir|Mult0~45 ;
wire \iir|Mult2~77 ;
wire \iir|Mult2~78 ;
wire \iir|Mult2~79 ;
wire \iir|Mult2~80 ;
wire \iir|Mult2~81 ;
wire \iir|Mult2~82 ;
wire \iir|Mult2~83 ;
wire \iir|Mult2~84 ;
wire \iir|Mult2~85 ;
wire \iir|Mult2~86 ;
wire \iir|Mult2~87 ;
wire \iir|Mult2~88 ;
wire \iir|Mult2~89 ;
wire \iir|Mult2~90 ;
wire \iir|Mult2~91 ;
wire \iir|Mult2~92 ;
wire \iir|Mult2~93 ;
wire \iir|Mult2~94 ;
wire \iir|Mult2~95 ;
wire \iir|Mult2~96 ;
wire \iir|Mult2~97 ;
wire \iir|Mult2~98 ;
wire \iir|Mult2~99 ;
wire \iir|Mult2~100 ;
wire \iir|Mult2~101 ;
wire \iir|Mult2~102 ;
wire \iir|Mult2~103 ;
wire \iir|Mult2~104 ;
wire \iir|Mult2~105 ;
wire \iir|Mult2~106 ;
wire \iir|Mult2~107 ;
wire \iir|Mult2~401 ;
wire \iir|Mult2~402 ;
wire \iir|Mult2~403 ;
wire \iir|Mult2~404 ;
wire \iir|Mult2~405 ;
wire \iir|Mult2~406 ;
wire \iir|Mult2~407 ;
wire \iir|Mult2~408 ;
wire \iir|Mult2~409 ;
wire \iir|Mult2~410 ;
wire \iir|Mult2~411 ;
wire \iir|Mult2~412 ;
wire \iir|Mult2~413 ;
wire \iir|Mult2~414 ;
wire \iir|Mult2~415 ;
wire \iir|Mult2~416 ;
wire \iir|Mult2~417 ;
wire \iir|Mult2~418 ;
wire \iir|Mult2~419 ;
wire \iir|Mult2~420 ;
wire \iir|Mult2~421 ;
wire \iir|Mult2~422 ;
wire \iir|Mult2~423 ;
wire \iir|Mult2~424 ;
wire \iir|Mult2~425 ;
wire \iir|Mult2~426 ;
wire \iir|Mult2~427 ;
wire \iir|Mult2~428 ;
wire \iir|Mult2~429 ;
wire \iir|Mult2~430 ;
wire \iir|Mult2~431 ;
wire \iir|Mult2~432 ;
wire \iir|Mult2~433 ;
wire \iir|Mult2~434 ;
wire \iir|Mult2~435 ;
wire \iir|Mult2~436 ;
wire \iir|Mult2~437 ;
wire \iir|Mult2~438 ;
wire \iir|Mult2~439 ;
wire \iir|Mult2~440 ;
wire \iir|Mult2~441 ;
wire \iir|Mult2~442 ;
wire \iir|Mult2~443 ;
wire \iir|Mult2~444 ;
wire \iir|Mult2~445 ;
wire \iir|Mult2~446 ;
wire \iir|Mult2~447 ;
wire \iir|Mult2~448 ;
wire \iir|Mult1~85 ;
wire \iir|Mult1~86 ;
wire \iir|Mult1~87 ;
wire \iir|Mult1~88 ;
wire \iir|Mult1~89 ;
wire \iir|Mult1~90 ;
wire \iir|Mult1~91 ;
wire \iir|Mult1~92 ;
wire \iir|Mult1~93 ;
wire \iir|Mult1~94 ;
wire \iir|Mult1~95 ;
wire \iir|Mult1~96 ;
wire \iir|Mult1~97 ;
wire \iir|Mult1~98 ;
wire \iir|Mult1~99 ;
wire \iir|Mult1~100 ;
wire \iir|Mult1~101 ;
wire \iir|Mult1~102 ;
wire \iir|Mult1~103 ;
wire \iir|Mult1~104 ;
wire \iir|Mult1~105 ;
wire \iir|Mult1~106 ;
wire \iir|Mult1~107 ;
wire \iir|Mult1~108 ;
wire \iir|Mult1~109 ;
wire \iir|Mult1~110 ;
wire \iir|Mult1~111 ;
wire \iir|Mult1~112 ;
wire \iir|Mult1~113 ;
wire \iir|Mult1~114 ;
wire \iir|Mult1~115 ;
wire \iir|Mult1~411 ;
wire \iir|Mult1~412 ;
wire \iir|Mult1~413 ;
wire \iir|Mult1~414 ;
wire \iir|Mult1~415 ;
wire \iir|Mult1~416 ;
wire \iir|Mult1~417 ;
wire \iir|Mult1~418 ;
wire \iir|Mult1~419 ;
wire \iir|Mult1~420 ;
wire \iir|Mult1~421 ;
wire \iir|Mult1~422 ;
wire \iir|Mult1~423 ;
wire \iir|Mult1~424 ;
wire \iir|Mult1~425 ;
wire \iir|Mult1~426 ;
wire \iir|Mult1~427 ;
wire \iir|Mult1~428 ;
wire \iir|Mult1~429 ;
wire \iir|Mult1~430 ;
wire \iir|Mult1~431 ;
wire \iir|Mult1~432 ;
wire \iir|Mult1~433 ;
wire \iir|Mult1~434 ;
wire \iir|Mult1~435 ;
wire \iir|Mult1~436 ;
wire \iir|Mult1~437 ;
wire \iir|Mult1~438 ;
wire \iir|Mult1~439 ;
wire \iir|Mult1~440 ;
wire \iir|Mult1~441 ;
wire \iir|Mult1~442 ;
wire \iir|Mult1~443 ;
wire \iir|Mult1~444 ;
wire \iir|Mult1~445 ;
wire \iir|Mult1~446 ;
wire \iir|Mult1~447 ;
wire \iir|Mult1~448 ;
wire \iir|Mult1~449 ;
wire \iir|Mult1~450 ;
wire \iir|Mult1~451 ;
wire \iir|Mult1~452 ;
wire \iir|Mult1~453 ;
wire \iir|Mult1~454 ;
wire \iir|Mult1~455 ;
wire \iir|Mult1~456 ;
wire \iir|Mult2~798_resulta ;
wire \iir|Mult2~799 ;
wire \iir|Mult2~800 ;
wire \iir|Mult2~801 ;
wire \iir|Mult2~802 ;
wire \iir|Mult2~803 ;
wire \iir|Mult2~804 ;
wire \iir|Mult2~805 ;
wire \iir|Mult2~806 ;
wire \iir|Mult2~807 ;
wire \iir|Mult2~808 ;
wire \iir|Mult2~809 ;
wire \iir|Mult2~810 ;
wire \iir|Mult2~811 ;
wire \iir|Mult2~812 ;
wire \iir|Mult2~813 ;
wire \iir|Mult2~832 ;
wire \iir|Mult2~833 ;
wire \iir|Mult2~834 ;
wire \iir|Mult2~835 ;
wire \iir|Mult2~836 ;
wire \iir|Mult2~837 ;
wire \iir|Mult2~838 ;
wire \iir|Mult2~839 ;
wire \iir|Mult2~840 ;
wire \iir|Mult2~841 ;
wire \iir|Mult2~842 ;
wire \iir|Mult2~843 ;
wire \iir|Mult2~844 ;
wire \iir|Mult2~845 ;
wire \iir|Mult2~846 ;
wire \iir|Mult2~847 ;
wire \iir|Mult2~848 ;
wire \iir|Mult2~849 ;
wire \iir|Mult2~850 ;
wire \iir|Mult2~851 ;
wire \iir|Mult2~852 ;
wire \iir|Mult2~853 ;
wire \iir|Mult2~854 ;
wire \iir|Mult2~855 ;
wire \iir|Mult2~856 ;
wire \iir|Mult2~857 ;
wire \iir|Mult2~858 ;
wire \iir|Mult2~859 ;
wire \iir|Mult1~806_resulta ;
wire \iir|Mult1~807 ;
wire \iir|Mult1~808 ;
wire \iir|Mult1~809 ;
wire \iir|Mult1~810 ;
wire \iir|Mult1~811 ;
wire \iir|Mult1~812 ;
wire \iir|Mult1~813 ;
wire \iir|Mult1~814 ;
wire \iir|Mult1~815 ;
wire \iir|Mult1~816 ;
wire \iir|Mult1~817 ;
wire \iir|Mult1~818 ;
wire \iir|Mult1~819 ;
wire \iir|Mult1~820 ;
wire \iir|Mult1~821 ;
wire \iir|Mult1~840 ;
wire \iir|Mult1~841 ;
wire \iir|Mult1~842 ;
wire \iir|Mult1~843 ;
wire \iir|Mult1~844 ;
wire \iir|Mult1~845 ;
wire \iir|Mult1~846 ;
wire \iir|Mult1~847 ;
wire \iir|Mult1~848 ;
wire \iir|Mult1~849 ;
wire \iir|Mult1~850 ;
wire \iir|Mult1~851 ;
wire \iir|Mult1~852 ;
wire \iir|Mult1~853 ;
wire \iir|Mult1~854 ;
wire \iir|Mult1~855 ;
wire \iir|Mult1~856 ;
wire \iir|Mult1~857 ;
wire \iir|Mult1~858 ;
wire \iir|Mult1~859 ;
wire \iir|Mult1~860 ;
wire \iir|Mult1~861 ;
wire \iir|Mult1~862 ;
wire \iir|Mult1~863 ;
wire \iir|Mult1~864 ;
wire \iir|Mult1~865 ;
wire \iir|Mult1~866 ;
wire \iir|Mult1~867 ;
wire \auto_hub|~GND~combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell_combout ;
wire \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|trigger_out_ff~q ;
wire \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff~q ;
wire \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|trigger_out_ff~0_combout ;
wire \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff~0_combout ;
wire \SW[1]~input_o ;
wire \SW[2]~input_o ;
wire \SW[3]~input_o ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \Digital_filter_stp|acq_data_in_reg[36]~feeder_combout ;
wire \Digital_filter_stp|acq_data_in_reg[39]~feeder_combout ;
wire \Digital_filter_stp|acq_data_in_reg[37]~feeder_combout ;
wire \Digital_filter_stp|acq_data_in_reg[27]~feeder_combout ;
wire \Digital_filter_stp|acq_data_in_reg[73]~feeder_combout ;
wire \Digital_filter_stp|acq_data_in_reg[57]~feeder_combout ;
wire \Digital_filter_stp|acq_data_in_reg[58]~feeder_combout ;
wire \Digital_filter_stp|acq_data_in_reg[29]~feeder_combout ;
wire \Digital_filter_stp|acq_data_in_reg[16]~feeder_combout ;
wire \Digital_filter_stp|acq_data_in_reg[50]~feeder_combout ;
wire \Digital_filter_stp|acq_data_in_reg[7]~feeder_combout ;
wire \Digital_filter_stp|acq_data_in_reg[13]~feeder_combout ;
wire \Digital_filter_stp|acq_data_in_reg[38]~feeder_combout ;
wire \Digital_filter_stp|acq_data_in_reg[53]~feeder_combout ;
wire \Digital_filter_stp|acq_data_in_reg[74]~feeder_combout ;
wire \Digital_filter_stp|acq_data_in_reg[33]~feeder_combout ;
wire \Digital_filter_stp|acq_data_in_reg[24]~feeder_combout ;
wire \Digital_filter_stp|acq_data_in_reg[34]~feeder_combout ;
wire \Digital_filter_stp|acq_data_in_reg[35]~feeder_combout ;
wire \Digital_filter_stp|acq_data_in_reg[8]~feeder_combout ;
wire \Digital_filter_stp|acq_data_in_reg[45]~feeder_combout ;
wire \Digital_filter_stp|acq_data_in_reg[76]~feeder_combout ;
wire \Digital_filter_stp|acq_data_in_reg[70]~feeder_combout ;
wire \Digital_filter_stp|acq_data_in_reg[51]~feeder_combout ;
wire \Digital_filter_stp|acq_data_in_reg[1]~feeder_combout ;
wire \Digital_filter_stp|acq_data_in_reg[30]~feeder_combout ;
wire \Digital_filter_stp|acq_data_in_reg[79]~feeder_combout ;
wire \Digital_filter_stp|acq_data_in_reg[63]~feeder_combout ;
wire \Digital_filter_stp|acq_data_in_reg[66]~feeder_combout ;
wire \Digital_filter_stp|acq_data_in_reg[21]~feeder_combout ;
wire \Digital_filter_stp|acq_data_in_reg[67]~feeder_combout ;
wire \Digital_filter_stp|acq_data_in_reg[26]~feeder_combout ;
wire \Digital_filter_stp|acq_data_in_reg[77]~feeder_combout ;
wire \Digital_filter_stp|acq_data_in_reg[81]~feeder_combout ;
wire \Digital_filter_stp|acq_data_in_reg[42]~feeder_combout ;
wire \Digital_filter_stp|acq_data_in_reg[83]~feeder_combout ;
wire \Digital_filter_stp|acq_data_in_reg[46]~feeder_combout ;
wire \Digital_filter_stp|acq_data_in_reg[75]~feeder_combout ;
wire \Digital_filter_stp|acq_data_in_reg[10]~feeder_combout ;
wire \Digital_filter_stp|acq_data_in_reg[71]~feeder_combout ;
wire \Digital_filter_stp|acq_data_in_reg[59]~feeder_combout ;
wire \Digital_filter_stp|acq_data_in_reg[15]~feeder_combout ;
wire \Digital_filter_stp|acq_data_in_reg[18]~feeder_combout ;
wire \Digital_filter_stp|acq_data_in_reg[9]~feeder_combout ;
wire \Digital_filter_stp|acq_data_in_reg[87]~feeder_combout ;
wire \Digital_filter_stp|acq_data_in_reg[62]~feeder_combout ;
wire \Digital_filter_stp|acq_data_in_reg[6]~feeder_combout ;
wire \Digital_filter_stp|acq_data_in_reg[68]~feeder_combout ;
wire \Digital_filter_stp|acq_data_in_reg[5]~feeder_combout ;
wire \Digital_filter_stp|acq_data_in_reg[61]~feeder_combout ;
wire \Digital_filter_stp|acq_data_in_reg[32]~feeder_combout ;
wire \Digital_filter_stp|acq_data_in_reg[17]~feeder_combout ;
wire \Digital_filter_stp|acq_data_in_reg[22]~feeder_combout ;
wire \Digital_filter_stp|acq_data_in_reg[55]~feeder_combout ;
wire \Digital_filter_stp|acq_data_in_reg[4]~feeder_combout ;
wire \Digital_filter_stp|acq_data_in_reg[25]~feeder_combout ;
wire \FPGA_CLK1_50~input_o ;
wire \FPGA_CLK1_50~inputCLKENA0_outclk ;
wire \SW[0]~input_o ;
wire \SW[0]~inputCLKENA0_outclk ;
wire \nco_10kHz|nco_ii_0|ux001|lsfr_reg[13]~feeder_combout ;
wire \nco_10kHz|nco_ii_0|ux001|lsfr_reg[14]~feeder_combout ;
wire \nco_10kHz|nco_ii_0|ux001|lsfr_reg~0_combout ;
wire \nco_10kHz|nco_ii_0|ux001|lsfr_reg~10_combout ;
wire \nco_10kHz|nco_ii_0|ux001|lsfr_reg~9_combout ;
wire \nco_10kHz|nco_ii_0|ux001|lsfr_reg~8_combout ;
wire \nco_10kHz|nco_ii_0|ux001|lsfr_reg~7_combout ;
wire \nco_10kHz|nco_ii_0|ux001|lsfr_reg~6_combout ;
wire \nco_10kHz|nco_ii_0|ux001|lsfr_reg~5_combout ;
wire \nco_10kHz|nco_ii_0|ux001|lsfr_reg~3_combout ;
wire \nco_10kHz|nco_ii_0|ux001|lsfr_reg~2_combout ;
wire \nco_10kHz|nco_ii_0|ux001|lsfr_reg~1_combout ;
wire \nco_10kHz|nco_ii_0|ux001|Add0~0_combout ;
wire \nco_10kHz|nco_ii_0|ux000|phi_int_arr_reg[11]~feeder_combout ;
wire \nco_60kHz|nco_ii_0|ux000|acc|auto_generated|op_1~117_sumout ;
wire \nco_60kHz|nco_ii_0|ux000|acc|auto_generated|op_1~118 ;
wire \nco_60kHz|nco_ii_0|ux000|acc|auto_generated|op_1~113_sumout ;
wire \nco_60kHz|nco_ii_0|ux000|acc|auto_generated|op_1~114 ;
wire \nco_60kHz|nco_ii_0|ux000|acc|auto_generated|op_1~109_sumout ;
wire \nco_60kHz|nco_ii_0|ux000|acc|auto_generated|op_1~110 ;
wire \nco_60kHz|nco_ii_0|ux000|acc|auto_generated|op_1~105_sumout ;
wire \nco_60kHz|nco_ii_0|ux000|acc|auto_generated|op_1~106 ;
wire \nco_60kHz|nco_ii_0|ux000|acc|auto_generated|op_1~101_sumout ;
wire \nco_60kHz|nco_ii_0|ux000|acc|auto_generated|op_1~102 ;
wire \nco_60kHz|nco_ii_0|ux000|acc|auto_generated|op_1~97_sumout ;
wire \nco_60kHz|nco_ii_0|ux000|acc|auto_generated|op_1~98 ;
wire \nco_60kHz|nco_ii_0|ux000|acc|auto_generated|op_1~93_sumout ;
wire \nco_60kHz|nco_ii_0|ux000|acc|auto_generated|op_1~94 ;
wire \nco_60kHz|nco_ii_0|ux000|acc|auto_generated|op_1~89_sumout ;
wire \nco_60kHz|nco_ii_0|ux000|acc|auto_generated|op_1~90 ;
wire \nco_60kHz|nco_ii_0|ux000|acc|auto_generated|op_1~85_sumout ;
wire \nco_60kHz|nco_ii_0|ux000|acc|auto_generated|op_1~86 ;
wire \nco_60kHz|nco_ii_0|ux000|acc|auto_generated|op_1~81_sumout ;
wire \nco_60kHz|nco_ii_0|ux000|acc|auto_generated|op_1~82 ;
wire \nco_60kHz|nco_ii_0|ux000|acc|auto_generated|op_1~77_sumout ;
wire \nco_60kHz|nco_ii_0|ux000|acc|auto_generated|op_1~78 ;
wire \nco_60kHz|nco_ii_0|ux000|acc|auto_generated|op_1~73_sumout ;
wire \nco_60kHz|nco_ii_0|ux000|acc|auto_generated|op_1~74 ;
wire \nco_60kHz|nco_ii_0|ux000|acc|auto_generated|op_1~69_sumout ;
wire \nco_60kHz|nco_ii_0|ux000|acc|auto_generated|op_1~70 ;
wire \nco_60kHz|nco_ii_0|ux000|acc|auto_generated|op_1~65_sumout ;
wire \nco_60kHz|nco_ii_0|ux000|acc|auto_generated|op_1~66 ;
wire \nco_60kHz|nco_ii_0|ux000|acc|auto_generated|op_1~61_sumout ;
wire \nco_60kHz|nco_ii_0|ux000|acc|auto_generated|op_1~62 ;
wire \nco_60kHz|nco_ii_0|ux000|acc|auto_generated|op_1~57_sumout ;
wire \nco_60kHz|nco_ii_0|ux000|acc|auto_generated|op_1~58 ;
wire \nco_60kHz|nco_ii_0|ux000|acc|auto_generated|op_1~53_sumout ;
wire \nco_60kHz|nco_ii_0|ux000|acc|auto_generated|op_1~54 ;
wire \nco_60kHz|nco_ii_0|ux000|acc|auto_generated|op_1~49_sumout ;
wire \nco_60kHz|nco_ii_0|ux000|acc|auto_generated|op_1~50 ;
wire \nco_60kHz|nco_ii_0|ux000|acc|auto_generated|op_1~45_sumout ;
wire \nco_60kHz|nco_ii_0|ux000|acc|auto_generated|op_1~46 ;
wire \nco_60kHz|nco_ii_0|ux000|acc|auto_generated|op_1~41_sumout ;
wire \nco_60kHz|nco_ii_0|ux000|acc|auto_generated|op_1~42 ;
wire \nco_60kHz|nco_ii_0|ux000|acc|auto_generated|op_1~37_sumout ;
wire \nco_60kHz|nco_ii_0|ux000|acc|auto_generated|op_1~38 ;
wire \nco_60kHz|nco_ii_0|ux000|acc|auto_generated|op_1~33_sumout ;
wire \nco_60kHz|nco_ii_0|ux000|acc|auto_generated|op_1~34 ;
wire \nco_60kHz|nco_ii_0|ux000|acc|auto_generated|op_1~1_sumout ;
wire \nco_10kHz|nco_ii_0|ux001|Add0~1_combout ;
wire \nco_10kHz|nco_ii_0|ux001|Add0~2_combout ;
wire \nco_10kHz|nco_ii_0|ux001|lsfr_reg~4_combout ;
wire \nco_60kHz|nco_ii_0|ux002|Add0~50_cout ;
wire \nco_60kHz|nco_ii_0|ux002|Add0~46_cout ;
wire \nco_60kHz|nco_ii_0|ux002|Add0~42_cout ;
wire \nco_60kHz|nco_ii_0|ux002|Add0~38_cout ;
wire \nco_60kHz|nco_ii_0|ux002|Add0~34_cout ;
wire \nco_60kHz|nco_ii_0|ux002|Add0~1_sumout ;
wire \nco_60kHz|nco_ii_0|ux000|acc|auto_generated|op_1~2 ;
wire \nco_60kHz|nco_ii_0|ux000|acc|auto_generated|op_1~5_sumout ;
wire \nco_60kHz|nco_ii_0|ux002|Add0~2 ;
wire \nco_60kHz|nco_ii_0|ux002|Add0~5_sumout ;
wire \nco_60kHz|nco_ii_0|ux002|dxxpdo[6]~feeder_combout ;
wire \nco_60kHz|nco_ii_0|ux009|rom_add[1]~feeder_combout ;
wire \nco_60kHz|nco_ii_0|ux000|acc|auto_generated|op_1~6 ;
wire \nco_60kHz|nco_ii_0|ux000|acc|auto_generated|op_1~9_sumout ;
wire \nco_60kHz|nco_ii_0|ux002|Add0~6 ;
wire \nco_60kHz|nco_ii_0|ux002|Add0~9_sumout ;
wire \nco_60kHz|nco_ii_0|ux009|rom_add[2]~feeder_combout ;
wire \nco_60kHz|nco_ii_0|ux000|acc|auto_generated|op_1~10 ;
wire \nco_60kHz|nco_ii_0|ux000|acc|auto_generated|op_1~13_sumout ;
wire \nco_60kHz|nco_ii_0|ux002|Add0~10 ;
wire \nco_60kHz|nco_ii_0|ux002|Add0~13_sumout ;
wire \nco_60kHz|nco_ii_0|ux009|rom_add[3]~feeder_combout ;
wire \nco_60kHz|nco_ii_0|ux000|acc|auto_generated|op_1~14 ;
wire \nco_60kHz|nco_ii_0|ux000|acc|auto_generated|op_1~17_sumout ;
wire \nco_60kHz|nco_ii_0|ux002|Add0~14 ;
wire \nco_60kHz|nco_ii_0|ux002|Add0~17_sumout ;
wire \nco_60kHz|nco_ii_0|ux002|dxxpdo[9]~feeder_combout ;
wire \nco_60kHz|nco_ii_0|ux000|acc|auto_generated|op_1~18 ;
wire \nco_60kHz|nco_ii_0|ux000|acc|auto_generated|op_1~21_sumout ;
wire \nco_60kHz|nco_ii_0|ux002|Add0~18 ;
wire \nco_60kHz|nco_ii_0|ux002|Add0~21_sumout ;
wire \nco_60kHz|nco_ii_0|ux002|dxxpdo[10]~feeder_combout ;
wire \nco_60kHz|nco_ii_0|ux009|rom_add[5]~feeder_combout ;
wire \nco_60kHz|nco_ii_0|ux000|acc|auto_generated|op_1~22 ;
wire \nco_60kHz|nco_ii_0|ux000|acc|auto_generated|op_1~25_sumout ;
wire \nco_60kHz|nco_ii_0|ux002|Add0~22 ;
wire \nco_60kHz|nco_ii_0|ux002|Add0~25_sumout ;
wire \nco_60kHz|nco_ii_0|ux002|dxxpdo[11]~feeder_combout ;
wire \nco_60kHz|nco_ii_0|ux009|rom_add[6]~feeder_combout ;
wire \nco_60kHz|nco_ii_0|ux000|acc|auto_generated|op_1~26 ;
wire \nco_60kHz|nco_ii_0|ux000|acc|auto_generated|op_1~29_sumout ;
wire \nco_60kHz|nco_ii_0|ux002|Add0~26 ;
wire \nco_60kHz|nco_ii_0|ux002|Add0~29_sumout ;
wire \nco_60kHz|nco_ii_0|ux009|rom_add[7]~feeder_combout ;
wire \nco_60kHz|nco_ii_0|ux122|data_out[0]~feeder_combout ;
wire \nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~121_sumout ;
wire \nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~122 ;
wire \nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~117_sumout ;
wire \nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~118 ;
wire \nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~113_sumout ;
wire \nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~114 ;
wire \nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~109_sumout ;
wire \nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~110 ;
wire \nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~105_sumout ;
wire \nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~106 ;
wire \nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~101_sumout ;
wire \nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~102 ;
wire \nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~97_sumout ;
wire \nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~98 ;
wire \nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~93_sumout ;
wire \nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~94 ;
wire \nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~89_sumout ;
wire \nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~90 ;
wire \nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~85_sumout ;
wire \nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~86 ;
wire \nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~81_sumout ;
wire \nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~82 ;
wire \nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~77_sumout ;
wire \nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~78 ;
wire \nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~73_sumout ;
wire \nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~74 ;
wire \nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~69_sumout ;
wire \nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~70 ;
wire \nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~65_sumout ;
wire \nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~66 ;
wire \nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~61_sumout ;
wire \nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~62 ;
wire \nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~57_sumout ;
wire \nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~58 ;
wire \nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~53_sumout ;
wire \nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~54 ;
wire \nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~49_sumout ;
wire \nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~50 ;
wire \nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~45_sumout ;
wire \nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~46 ;
wire \nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~41_sumout ;
wire \nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~42 ;
wire \nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~37_sumout ;
wire \nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~38 ;
wire \nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~33_sumout ;
wire \nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~34 ;
wire \nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~1_sumout ;
wire \nco_10kHz|nco_ii_0|ux002|Add0~50_cout ;
wire \nco_10kHz|nco_ii_0|ux002|Add0~46_cout ;
wire \nco_10kHz|nco_ii_0|ux002|Add0~42_cout ;
wire \nco_10kHz|nco_ii_0|ux002|Add0~38_cout ;
wire \nco_10kHz|nco_ii_0|ux002|Add0~34_cout ;
wire \nco_10kHz|nco_ii_0|ux002|Add0~1_sumout ;
wire \nco_10kHz|nco_ii_0|ux009|rom_add[0]~feeder_combout ;
wire \nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~2 ;
wire \nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~5_sumout ;
wire \nco_10kHz|nco_ii_0|ux002|Add0~2 ;
wire \nco_10kHz|nco_ii_0|ux002|Add0~5_sumout ;
wire \nco_10kHz|nco_ii_0|ux002|phi_dither_out_w[6]~feeder_combout ;
wire \nco_10kHz|nco_ii_0|ux002|dxxpdo[6]~feeder_combout ;
wire \nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~6 ;
wire \nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~9_sumout ;
wire \nco_10kHz|nco_ii_0|ux002|Add0~6 ;
wire \nco_10kHz|nco_ii_0|ux002|Add0~9_sumout ;
wire \nco_10kHz|nco_ii_0|ux009|rom_add[2]~feeder_combout ;
wire \nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~10 ;
wire \nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~13_sumout ;
wire \nco_10kHz|nco_ii_0|ux002|Add0~10 ;
wire \nco_10kHz|nco_ii_0|ux002|Add0~13_sumout ;
wire \nco_10kHz|nco_ii_0|ux002|dxxpdo[8]~feeder_combout ;
wire \nco_10kHz|nco_ii_0|ux009|rom_add[3]~feeder_combout ;
wire \nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~14 ;
wire \nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~17_sumout ;
wire \nco_10kHz|nco_ii_0|ux002|Add0~14 ;
wire \nco_10kHz|nco_ii_0|ux002|Add0~17_sumout ;
wire \nco_10kHz|nco_ii_0|ux009|rom_add[4]~feeder_combout ;
wire \nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~18 ;
wire \nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~21_sumout ;
wire \nco_10kHz|nco_ii_0|ux002|Add0~18 ;
wire \nco_10kHz|nco_ii_0|ux002|Add0~21_sumout ;
wire \nco_10kHz|nco_ii_0|ux002|dxxpdo[10]~feeder_combout ;
wire \nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~22 ;
wire \nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~25_sumout ;
wire \nco_10kHz|nco_ii_0|ux002|Add0~22 ;
wire \nco_10kHz|nco_ii_0|ux002|Add0~25_sumout ;
wire \nco_10kHz|nco_ii_0|ux002|dxxpdo[11]~feeder_combout ;
wire \nco_10kHz|nco_ii_0|ux009|rom_add[6]~feeder_combout ;
wire \nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~26 ;
wire \nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~29_sumout ;
wire \nco_10kHz|nco_ii_0|ux002|Add0~26 ;
wire \nco_10kHz|nco_ii_0|ux002|Add0~29_sumout ;
wire \nco_10kHz|nco_ii_0|ux009|rom_add[7]~feeder_combout ;
wire \nco_10kHz|nco_ii_0|ux122|data_out[0]~feeder_combout ;
wire \Add0~1_sumout ;
wire \nco_10kHz|nco_ii_0|ux122|data_out[1]~feeder_combout ;
wire \Add0~2 ;
wire \Add0~5_sumout ;
wire \nco_10kHz|nco_ii_0|ux122|data_out[2]~feeder_combout ;
wire \Add0~6 ;
wire \Add0~9_sumout ;
wire \nco_60kHz|nco_ii_0|ux122|data_out[3]~feeder_combout ;
wire \Add0~10 ;
wire \Add0~13_sumout ;
wire \nco_60kHz|nco_ii_0|ux122|data_out[4]~feeder_combout ;
wire \Add0~14 ;
wire \Add0~17_sumout ;
wire \nco_60kHz|nco_ii_0|ux122|data_out[5]~feeder_combout ;
wire \nco_10kHz|nco_ii_0|ux122|data_out[5]~feeder_combout ;
wire \Add0~18 ;
wire \Add0~21_sumout ;
wire \nco_60kHz|nco_ii_0|ux122|data_out[6]~feeder_combout ;
wire \Add0~22 ;
wire \Add0~25_sumout ;
wire \Add0~26 ;
wire \Add0~29_sumout ;
wire \nco_10kHz|nco_ii_0|ux122|data_out[8]~feeder_combout ;
wire \nco_60kHz|nco_ii_0|ux122|data_out[8]~feeder_combout ;
wire \Add0~30 ;
wire \Add0~33_sumout ;
wire \nco_10kHz|nco_ii_0|ux122|data_out[9]~feeder_combout ;
wire \nco_60kHz|nco_ii_0|ux122|data_out[9]~feeder_combout ;
wire \Add0~34 ;
wire \Add0~37_sumout ;
wire \Add0~38 ;
wire \Add0~41_sumout ;
wire \nco_10kHz|nco_ii_0|ux122|data_out[11]~feeder_combout ;
wire \Add0~42 ;
wire \Add0~45_sumout ;
wire \nco_60kHz|nco_ii_0|ux122|data_out[12]~feeder_combout ;
wire \nco_10kHz|nco_ii_0|ux122|data_out[12]~feeder_combout ;
wire \Add0~46 ;
wire \Add0~49_sumout ;
wire \Add0~50 ;
wire \Add0~53_sumout ;
wire \nco_60kHz|nco_ii_0|ux122|data_out[14]~feeder_combout ;
wire \nco_10kHz|nco_ii_0|ux122|data_out[14]~feeder_combout ;
wire \Add0~54 ;
wire \Add0~57_sumout ;
wire \Add0~58 ;
wire \Add0~61_sumout ;
wire \iir|input_register[0]~_Duplicate_2_q ;
wire \iir|input_register[1]~_Duplicate_2feeder_combout ;
wire \iir|input_register[1]~_Duplicate_2_q ;
wire \iir|input_register[2]~_Duplicate_2_q ;
wire \iir|input_register[3]~_Duplicate_2_q ;
wire \iir|input_register[4]~_Duplicate_2_q ;
wire \iir|input_register[5]~_Duplicate_2_q ;
wire \iir|input_register[6]~_Duplicate_2_q ;
wire \iir|input_register[7]~_Duplicate_2feeder_combout ;
wire \iir|input_register[7]~_Duplicate_2_q ;
wire \iir|input_register[8]~_Duplicate_2feeder_combout ;
wire \iir|input_register[8]~_Duplicate_2_q ;
wire \iir|input_register[9]~_Duplicate_2feeder_combout ;
wire \iir|input_register[9]~_Duplicate_2_q ;
wire \iir|input_register[10]~_Duplicate_2_q ;
wire \iir|input_register[11]~_Duplicate_2_q ;
wire \iir|input_register[12]~_Duplicate_2_q ;
wire \iir|input_register[13]~_Duplicate_2_q ;
wire \iir|input_register[14]~_Duplicate_2_q ;
wire \iir|input_register[15]~_Duplicate_2_q ;
wire \fir|Add0~109 ;
wire \fir|Add0~110 ;
wire \fir|Add0~111 ;
wire \fir|Add0~112 ;
wire \fir|Add0~113 ;
wire \fir|Add0~114 ;
wire \fir|Add0~115 ;
wire \fir|Add0~116 ;
wire \fir|Add0~117 ;
wire \fir|Add0~118 ;
wire \fir|Add0~119 ;
wire \fir|Add0~120 ;
wire \fir|Add0~121 ;
wire \fir|Add0~122 ;
wire \fir|Add0~123 ;
wire \fir|Add0~124 ;
wire \fir|Mult3~109 ;
wire \fir|Mult3~110 ;
wire \fir|Mult3~111 ;
wire \fir|Mult3~112 ;
wire \fir|Mult3~113 ;
wire \fir|Mult3~114 ;
wire \fir|Mult3~115 ;
wire \fir|Mult3~116 ;
wire \fir|Mult3~117 ;
wire \fir|Mult3~118 ;
wire \fir|Mult3~119 ;
wire \fir|Mult3~120 ;
wire \fir|Mult3~121 ;
wire \fir|Mult3~122 ;
wire \fir|Mult3~123 ;
wire \fir|Mult3~124 ;
wire \fir|Mult5~109 ;
wire \fir|Mult5~110 ;
wire \fir|Mult5~111 ;
wire \fir|Mult5~112 ;
wire \fir|Mult5~113 ;
wire \fir|Mult5~114 ;
wire \fir|Mult5~115 ;
wire \fir|Mult5~116 ;
wire \fir|Mult5~117 ;
wire \fir|Mult5~118 ;
wire \fir|Mult5~119 ;
wire \fir|Mult5~120 ;
wire \fir|Mult5~121 ;
wire \fir|Mult5~122 ;
wire \fir|Mult5~123 ;
wire \fir|Mult5~124 ;
wire \fir|Mult7~109 ;
wire \fir|Mult7~110 ;
wire \fir|Mult7~111 ;
wire \fir|Mult7~112 ;
wire \fir|Mult7~113 ;
wire \fir|Mult7~114 ;
wire \fir|Mult7~115 ;
wire \fir|Mult7~116 ;
wire \fir|Mult7~117 ;
wire \fir|Mult7~118 ;
wire \fir|Mult7~119 ;
wire \fir|Mult7~120 ;
wire \fir|Mult7~121 ;
wire \fir|Mult7~122 ;
wire \fir|Mult7~123 ;
wire \fir|Mult7~124 ;
wire \fir|Mult9~109 ;
wire \fir|Mult9~110 ;
wire \fir|Mult9~111 ;
wire \fir|Mult9~112 ;
wire \fir|Mult9~113 ;
wire \fir|Mult9~114 ;
wire \fir|Mult9~115 ;
wire \fir|Mult9~116 ;
wire \fir|Mult9~117 ;
wire \fir|Mult9~118 ;
wire \fir|Mult9~119 ;
wire \fir|Mult9~120 ;
wire \fir|Mult9~121 ;
wire \fir|Mult9~122 ;
wire \fir|Mult9~123 ;
wire \fir|Mult9~124 ;
wire \fir|multiplied_data[11][0] ;
wire \fir|Mult11~109 ;
wire \fir|Mult11~110 ;
wire \fir|Mult11~111 ;
wire \fir|Mult11~112 ;
wire \fir|Mult11~113 ;
wire \fir|Mult11~114 ;
wire \fir|Mult11~115 ;
wire \fir|Mult11~116 ;
wire \fir|Mult11~117 ;
wire \fir|Mult11~118 ;
wire \fir|Mult11~119 ;
wire \fir|Mult11~120 ;
wire \fir|Mult11~121 ;
wire \fir|Mult11~122 ;
wire \fir|Mult11~123 ;
wire \fir|Mult11~124 ;
wire \fir|multiplied_data[13][0] ;
wire \fir|multiplied_data[12][0] ;
wire \fir|Add10~1_sumout ;
wire \fir|multiplied_data[8][0] ;
wire \fir|multiplied_data[9][0] ;
wire \fir|multiplied_data[10][0] ;
wire \fir|Add6~129_sumout ;
wire \fir|multiplied_data[4][0] ;
wire \fir|multiplied_data[2][0] ;
wire \fir|multiplied_data[3][0] ;
wire \fir|Add1~1_sumout ;
wire \fir|multiplied_data[6][0] ;
wire \fir|multiplied_data[7][0] ;
wire \fir|multiplied_data[5][0] ;
wire \fir|Add4~1_sumout ;
wire \fir|Mult13~109 ;
wire \fir|Mult13~110 ;
wire \fir|Mult13~111 ;
wire \fir|Mult13~112 ;
wire \fir|Mult13~113 ;
wire \fir|Mult13~114 ;
wire \fir|Mult13~115 ;
wire \fir|Mult13~116 ;
wire \fir|Mult13~117 ;
wire \fir|Mult13~118 ;
wire \fir|Mult13~119 ;
wire \fir|Mult13~120 ;
wire \fir|Mult13~121 ;
wire \fir|Mult13~122 ;
wire \fir|Mult13~123 ;
wire \fir|Mult13~124 ;
wire \fir|multiplied_data[14][0] ;
wire \fir|Mult14~109 ;
wire \fir|Mult14~110 ;
wire \fir|Mult14~111 ;
wire \fir|Mult14~112 ;
wire \fir|Mult14~113 ;
wire \fir|Mult14~114 ;
wire \fir|Mult14~115 ;
wire \fir|Mult14~116 ;
wire \fir|Mult14~117 ;
wire \fir|Mult14~118 ;
wire \fir|Mult14~119 ;
wire \fir|Mult14~120 ;
wire \fir|Mult14~121 ;
wire \fir|Mult14~122 ;
wire \fir|Mult14~123 ;
wire \fir|Mult14~124 ;
wire \fir|multiplied_data[15][0] ;
wire \fir|Add0~mac_pl[0][0] ;
wire \fir|Add12~129_sumout ;
wire \fir|Add12~1_sumout ;
wire \fir|Add6~1_sumout ;
wire \fir|multiplied_data[9][1] ;
wire \fir|multiplied_data[8][1] ;
wire \fir|multiplied_data[10][1] ;
wire \fir|Add6~130 ;
wire \fir|Add6~131 ;
wire \fir|Add6~133_sumout ;
wire \fir|multiplied_data[11][1] ;
wire \fir|multiplied_data[13][1] ;
wire \fir|multiplied_data[12][1] ;
wire \fir|Add10~2 ;
wire \fir|Add10~3 ;
wire \fir|Add10~5_sumout ;
wire \fir|multiplied_data[7][1] ;
wire \fir|multiplied_data[6][1] ;
wire \fir|multiplied_data[5][1] ;
wire \fir|Add4~2 ;
wire \fir|Add4~3 ;
wire \fir|Add4~5_sumout ;
wire \fir|multiplied_data[4][1] ;
wire \fir|multiplied_data[3][1] ;
wire \fir|multiplied_data[2][1] ;
wire \fir|Add1~2 ;
wire \fir|Add1~3 ;
wire \fir|Add1~5_sumout ;
wire \fir|Add0~mac_pl[0][1] ;
wire \fir|multiplied_data[14][1] ;
wire \fir|multiplied_data[15][1] ;
wire \fir|Add12~130 ;
wire \fir|Add12~131 ;
wire \fir|Add12~133_sumout ;
wire \fir|Add12~2 ;
wire \fir|Add12~3 ;
wire \fir|Add12~5_sumout ;
wire \fir|Add6~2 ;
wire \fir|Add6~3 ;
wire \fir|Add6~5_sumout ;
wire \fir|Add0~mac_pl[0][2] ;
wire \fir|multiplied_data[14][2] ;
wire \fir|multiplied_data[15][2] ;
wire \fir|Add12~134 ;
wire \fir|Add12~135 ;
wire \fir|Add12~137_sumout ;
wire \fir|multiplied_data[7][2] ;
wire \fir|multiplied_data[5][2] ;
wire \fir|multiplied_data[6][2] ;
wire \fir|Add4~6 ;
wire \fir|Add4~7 ;
wire \fir|Add4~9_sumout ;
wire \fir|multiplied_data[4][2] ;
wire \fir|multiplied_data[3][2] ;
wire \fir|multiplied_data[2][2] ;
wire \fir|Add1~6 ;
wire \fir|Add1~7 ;
wire \fir|Add1~9_sumout ;
wire \fir|Add12~6 ;
wire \fir|Add12~7 ;
wire \fir|Add12~9_sumout ;
wire \fir|multiplied_data[11][2] ;
wire \fir|multiplied_data[12][2] ;
wire \fir|multiplied_data[13][2] ;
wire \fir|Add10~6 ;
wire \fir|Add10~7 ;
wire \fir|Add10~9_sumout ;
wire \fir|multiplied_data[10][2] ;
wire \fir|multiplied_data[9][2] ;
wire \fir|multiplied_data[8][2] ;
wire \fir|Add6~134 ;
wire \fir|Add6~135 ;
wire \fir|Add6~137_sumout ;
wire \fir|Add6~6 ;
wire \fir|Add6~7 ;
wire \fir|Add6~9_sumout ;
wire \fir|multiplied_data[10][3] ;
wire \fir|multiplied_data[9][3] ;
wire \fir|multiplied_data[8][3] ;
wire \fir|Add6~138 ;
wire \fir|Add6~139 ;
wire \fir|Add6~141_sumout ;
wire \fir|multiplied_data[12][3] ;
wire \fir|multiplied_data[13][3] ;
wire \fir|multiplied_data[11][3] ;
wire \fir|Add10~10 ;
wire \fir|Add10~11 ;
wire \fir|Add10~13_sumout ;
wire \fir|multiplied_data[4][3] ;
wire \fir|multiplied_data[2][3] ;
wire \fir|multiplied_data[3][3] ;
wire \fir|Add1~10 ;
wire \fir|Add1~11 ;
wire \fir|Add1~13_sumout ;
wire \fir|multiplied_data[5][3] ;
wire \fir|multiplied_data[7][3] ;
wire \fir|multiplied_data[6][3] ;
wire \fir|Add4~10 ;
wire \fir|Add4~11 ;
wire \fir|Add4~13_sumout ;
wire \fir|multiplied_data[15][3] ;
wire \fir|Add0~mac_pl[0][3] ;
wire \fir|multiplied_data[14][3] ;
wire \fir|Add12~138 ;
wire \fir|Add12~139 ;
wire \fir|Add12~141_sumout ;
wire \fir|Add12~10 ;
wire \fir|Add12~11 ;
wire \fir|Add12~13_sumout ;
wire \fir|Add6~10 ;
wire \fir|Add6~11 ;
wire \fir|Add6~13_sumout ;
wire \fir|multiplied_data[8][4] ;
wire \fir|multiplied_data[9][4] ;
wire \fir|multiplied_data[10][4] ;
wire \fir|Add6~142 ;
wire \fir|Add6~143 ;
wire \fir|Add6~145_sumout ;
wire \fir|multiplied_data[15][4] ;
wire \fir|Add0~mac_pl[0][4] ;
wire \fir|multiplied_data[14][4] ;
wire \fir|Add12~142 ;
wire \fir|Add12~143 ;
wire \fir|Add12~145_sumout ;
wire \fir|multiplied_data[5][4] ;
wire \fir|multiplied_data[6][4] ;
wire \fir|multiplied_data[7][4] ;
wire \fir|Add4~14 ;
wire \fir|Add4~15 ;
wire \fir|Add4~17_sumout ;
wire \fir|multiplied_data[4][4] ;
wire \fir|multiplied_data[3][4] ;
wire \fir|multiplied_data[2][4] ;
wire \fir|Add1~14 ;
wire \fir|Add1~15 ;
wire \fir|Add1~17_sumout ;
wire \fir|Add12~14 ;
wire \fir|Add12~15 ;
wire \fir|Add12~17_sumout ;
wire \fir|multiplied_data[12][4] ;
wire \fir|multiplied_data[11][4] ;
wire \fir|multiplied_data[13][4] ;
wire \fir|Add10~14 ;
wire \fir|Add10~15 ;
wire \fir|Add10~17_sumout ;
wire \fir|Add6~14 ;
wire \fir|Add6~15 ;
wire \fir|Add6~17_sumout ;
wire \fir|multiplied_data[2][5] ;
wire \fir|multiplied_data[3][5] ;
wire \fir|multiplied_data[4][5] ;
wire \fir|Add1~18 ;
wire \fir|Add1~19 ;
wire \fir|Add1~21_sumout ;
wire \fir|multiplied_data[14][5] ;
wire \fir|multiplied_data[15][5] ;
wire \fir|Add0~mac_pl[0][5] ;
wire \fir|Add12~146 ;
wire \fir|Add12~147 ;
wire \fir|Add12~149_sumout ;
wire \fir|multiplied_data[7][5] ;
wire \fir|multiplied_data[6][5] ;
wire \fir|multiplied_data[5][5] ;
wire \fir|Add4~18 ;
wire \fir|Add4~19 ;
wire \fir|Add4~21_sumout ;
wire \fir|Add12~18 ;
wire \fir|Add12~19 ;
wire \fir|Add12~21_sumout ;
wire \fir|multiplied_data[13][5] ;
wire \fir|multiplied_data[12][5] ;
wire \fir|multiplied_data[11][5] ;
wire \fir|Add10~18 ;
wire \fir|Add10~19 ;
wire \fir|Add10~21_sumout ;
wire \fir|multiplied_data[9][5] ;
wire \fir|multiplied_data[8][5] ;
wire \fir|multiplied_data[10][5] ;
wire \fir|Add6~146 ;
wire \fir|Add6~147 ;
wire \fir|Add6~149_sumout ;
wire \fir|Add6~18 ;
wire \fir|Add6~19 ;
wire \fir|Add6~21_sumout ;
wire \fir|multiplied_data[11][6] ;
wire \fir|multiplied_data[13][6] ;
wire \fir|multiplied_data[12][6] ;
wire \fir|Add10~22 ;
wire \fir|Add10~23 ;
wire \fir|Add10~25_sumout ;
wire \fir|multiplied_data[7][6] ;
wire \fir|multiplied_data[6][6] ;
wire \fir|multiplied_data[5][6] ;
wire \fir|Add4~22 ;
wire \fir|Add4~23 ;
wire \fir|Add4~25_sumout ;
wire \fir|multiplied_data[15][6] ;
wire \fir|multiplied_data[14][6] ;
wire \fir|Add0~mac_pl[0][6] ;
wire \fir|Add12~150 ;
wire \fir|Add12~151 ;
wire \fir|Add12~153_sumout ;
wire \fir|multiplied_data[4][6] ;
wire \fir|multiplied_data[2][6] ;
wire \fir|multiplied_data[3][6] ;
wire \fir|Add1~22 ;
wire \fir|Add1~23 ;
wire \fir|Add1~25_sumout ;
wire \fir|Add12~22 ;
wire \fir|Add12~23 ;
wire \fir|Add12~25_sumout ;
wire \fir|multiplied_data[8][6] ;
wire \fir|multiplied_data[10][6] ;
wire \fir|multiplied_data[9][6] ;
wire \fir|Add6~150 ;
wire \fir|Add6~151 ;
wire \fir|Add6~153_sumout ;
wire \fir|Add6~22 ;
wire \fir|Add6~23 ;
wire \fir|Add6~25_sumout ;
wire \fir|multiplied_data[8][7] ;
wire \fir|multiplied_data[10][7] ;
wire \fir|multiplied_data[9][7] ;
wire \fir|Add6~154 ;
wire \fir|Add6~155 ;
wire \fir|Add6~157_sumout ;
wire \fir|multiplied_data[3][7] ;
wire \fir|multiplied_data[4][7] ;
wire \fir|multiplied_data[2][7] ;
wire \fir|Add1~26 ;
wire \fir|Add1~27 ;
wire \fir|Add1~29_sumout ;
wire \fir|multiplied_data[7][7] ;
wire \fir|multiplied_data[6][7] ;
wire \fir|multiplied_data[5][7] ;
wire \fir|Add4~26 ;
wire \fir|Add4~27 ;
wire \fir|Add4~29_sumout ;
wire \fir|Add0~mac_pl[0][7] ;
wire \fir|multiplied_data[14][7] ;
wire \fir|multiplied_data[15][7] ;
wire \fir|Add12~154 ;
wire \fir|Add12~155 ;
wire \fir|Add12~157_sumout ;
wire \fir|Add12~26 ;
wire \fir|Add12~27 ;
wire \fir|Add12~29_sumout ;
wire \fir|multiplied_data[13][7] ;
wire \fir|multiplied_data[12][7] ;
wire \fir|multiplied_data[11][7] ;
wire \fir|Add10~26 ;
wire \fir|Add10~27 ;
wire \fir|Add10~29_sumout ;
wire \fir|Add6~26 ;
wire \fir|Add6~27 ;
wire \fir|Add6~29_sumout ;
wire \fir|multiplied_data[11][8] ;
wire \fir|multiplied_data[13][8] ;
wire \fir|multiplied_data[12][8] ;
wire \fir|Add10~30 ;
wire \fir|Add10~31 ;
wire \fir|Add10~33_sumout ;
wire \fir|multiplied_data[7][8] ;
wire \fir|multiplied_data[6][8] ;
wire \fir|multiplied_data[5][8] ;
wire \fir|Add4~30 ;
wire \fir|Add4~31 ;
wire \fir|Add4~33_sumout ;
wire \fir|multiplied_data[3][8] ;
wire \fir|multiplied_data[4][8] ;
wire \fir|multiplied_data[2][8] ;
wire \fir|Add1~30 ;
wire \fir|Add1~31 ;
wire \fir|Add1~33_sumout ;
wire \fir|Add0~mac_pl[0][8] ;
wire \fir|multiplied_data[15][8] ;
wire \fir|multiplied_data[14][8] ;
wire \fir|Add12~158 ;
wire \fir|Add12~159 ;
wire \fir|Add12~161_sumout ;
wire \fir|Add12~30 ;
wire \fir|Add12~31 ;
wire \fir|Add12~33_sumout ;
wire \fir|multiplied_data[8][8] ;
wire \fir|multiplied_data[9][8] ;
wire \fir|multiplied_data[10][8] ;
wire \fir|Add6~158 ;
wire \fir|Add6~159 ;
wire \fir|Add6~161_sumout ;
wire \fir|Add6~30 ;
wire \fir|Add6~31 ;
wire \fir|Add6~33_sumout ;
wire \fir|multiplied_data[13][9] ;
wire \fir|multiplied_data[11][9] ;
wire \fir|multiplied_data[12][9] ;
wire \fir|Add10~34 ;
wire \fir|Add10~35 ;
wire \fir|Add10~37_sumout ;
wire \fir|multiplied_data[9][9] ;
wire \fir|multiplied_data[10][9] ;
wire \fir|multiplied_data[8][9] ;
wire \fir|Add6~162 ;
wire \fir|Add6~163 ;
wire \fir|Add6~165_sumout ;
wire \fir|multiplied_data[2][9] ;
wire \fir|multiplied_data[4][9] ;
wire \fir|multiplied_data[3][9] ;
wire \fir|Add1~34 ;
wire \fir|Add1~35 ;
wire \fir|Add1~37_sumout ;
wire \fir|multiplied_data[5][9] ;
wire \fir|multiplied_data[6][9] ;
wire \fir|multiplied_data[7][9] ;
wire \fir|Add4~34 ;
wire \fir|Add4~35 ;
wire \fir|Add4~37_sumout ;
wire \fir|Add0~mac_pl[0][9] ;
wire \fir|multiplied_data[15][9] ;
wire \fir|multiplied_data[14][9] ;
wire \fir|Add12~162 ;
wire \fir|Add12~163 ;
wire \fir|Add12~165_sumout ;
wire \fir|Add12~34 ;
wire \fir|Add12~35 ;
wire \fir|Add12~37_sumout ;
wire \fir|Add6~34 ;
wire \fir|Add6~35 ;
wire \fir|Add6~37_sumout ;
wire \fir|multiplied_data[11][10] ;
wire \fir|multiplied_data[13][10] ;
wire \fir|multiplied_data[12][10] ;
wire \fir|Add10~38 ;
wire \fir|Add10~39 ;
wire \fir|Add10~41_sumout ;
wire \fir|multiplied_data[2][10] ;
wire \fir|multiplied_data[4][10] ;
wire \fir|multiplied_data[3][10] ;
wire \fir|Add1~38 ;
wire \fir|Add1~39 ;
wire \fir|Add1~41_sumout ;
wire \fir|multiplied_data[14][10] ;
wire \fir|Add0~mac_pl[0][10] ;
wire \fir|multiplied_data[15][10] ;
wire \fir|Add12~166 ;
wire \fir|Add12~167 ;
wire \fir|Add12~169_sumout ;
wire \fir|multiplied_data[5][10] ;
wire \fir|multiplied_data[7][10] ;
wire \fir|multiplied_data[6][10] ;
wire \fir|Add4~38 ;
wire \fir|Add4~39 ;
wire \fir|Add4~41_sumout ;
wire \fir|Add12~38 ;
wire \fir|Add12~39 ;
wire \fir|Add12~41_sumout ;
wire \fir|multiplied_data[10][10] ;
wire \fir|multiplied_data[8][10] ;
wire \fir|multiplied_data[9][10] ;
wire \fir|Add6~166 ;
wire \fir|Add6~167 ;
wire \fir|Add6~169_sumout ;
wire \fir|Add6~38 ;
wire \fir|Add6~39 ;
wire \fir|Add6~41_sumout ;
wire \fir|multiplied_data[14][11] ;
wire \fir|multiplied_data[15][11] ;
wire \fir|Add0~mac_pl[0][11] ;
wire \fir|Add12~170 ;
wire \fir|Add12~171 ;
wire \fir|Add12~173_sumout ;
wire \fir|multiplied_data[7][11] ;
wire \fir|multiplied_data[5][11] ;
wire \fir|multiplied_data[6][11] ;
wire \fir|Add4~42 ;
wire \fir|Add4~43 ;
wire \fir|Add4~45_sumout ;
wire \fir|multiplied_data[2][11] ;
wire \fir|multiplied_data[3][11] ;
wire \fir|multiplied_data[4][11] ;
wire \fir|Add1~42 ;
wire \fir|Add1~43 ;
wire \fir|Add1~45_sumout ;
wire \fir|Add12~42 ;
wire \fir|Add12~43 ;
wire \fir|Add12~45_sumout ;
wire \fir|multiplied_data[13][11] ;
wire \fir|multiplied_data[11][11] ;
wire \fir|multiplied_data[12][11] ;
wire \fir|Add10~42 ;
wire \fir|Add10~43 ;
wire \fir|Add10~45_sumout ;
wire \fir|multiplied_data[8][11] ;
wire \fir|multiplied_data[10][11] ;
wire \fir|multiplied_data[9][11] ;
wire \fir|Add6~170 ;
wire \fir|Add6~171 ;
wire \fir|Add6~173_sumout ;
wire \fir|Add6~42 ;
wire \fir|Add6~43 ;
wire \fir|Add6~45_sumout ;
wire \fir|multiplied_data[7][12] ;
wire \fir|multiplied_data[5][12] ;
wire \fir|multiplied_data[6][12] ;
wire \fir|Add4~46 ;
wire \fir|Add4~47 ;
wire \fir|Add4~49_sumout ;
wire \fir|multiplied_data[4][12] ;
wire \fir|multiplied_data[2][12] ;
wire \fir|multiplied_data[3][12] ;
wire \fir|Add1~46 ;
wire \fir|Add1~47 ;
wire \fir|Add1~49_sumout ;
wire \fir|multiplied_data[15][12] ;
wire \fir|multiplied_data[14][12] ;
wire \fir|Add0~mac_pl[0][12] ;
wire \fir|Add12~174 ;
wire \fir|Add12~175 ;
wire \fir|Add12~177_sumout ;
wire \fir|Add12~46 ;
wire \fir|Add12~47 ;
wire \fir|Add12~49_sumout ;
wire \fir|multiplied_data[10][12] ;
wire \fir|multiplied_data[8][12] ;
wire \fir|multiplied_data[9][12] ;
wire \fir|Add6~174 ;
wire \fir|Add6~175 ;
wire \fir|Add6~177_sumout ;
wire \fir|multiplied_data[11][12] ;
wire \fir|multiplied_data[12][12] ;
wire \fir|multiplied_data[13][12] ;
wire \fir|Add10~46 ;
wire \fir|Add10~47 ;
wire \fir|Add10~49_sumout ;
wire \fir|Add6~46 ;
wire \fir|Add6~47 ;
wire \fir|Add6~49_sumout ;
wire \fir|Add0~mac_pl[0][13] ;
wire \fir|multiplied_data[15][13] ;
wire \fir|multiplied_data[14][13] ;
wire \fir|Add12~178 ;
wire \fir|Add12~179 ;
wire \fir|Add12~181_sumout ;
wire \fir|multiplied_data[2][13] ;
wire \fir|multiplied_data[3][13] ;
wire \fir|multiplied_data[4][13] ;
wire \fir|Add1~50 ;
wire \fir|Add1~51 ;
wire \fir|Add1~53_sumout ;
wire \fir|multiplied_data[6][13] ;
wire \fir|multiplied_data[5][13] ;
wire \fir|multiplied_data[7][13] ;
wire \fir|Add4~50 ;
wire \fir|Add4~51 ;
wire \fir|Add4~53_sumout ;
wire \fir|Add12~50 ;
wire \fir|Add12~51 ;
wire \fir|Add12~53_sumout ;
wire \fir|multiplied_data[12][13] ;
wire \fir|multiplied_data[11][13] ;
wire \fir|multiplied_data[13][13] ;
wire \fir|Add10~50 ;
wire \fir|Add10~51 ;
wire \fir|Add10~53_sumout ;
wire \fir|multiplied_data[8][13] ;
wire \fir|multiplied_data[9][13] ;
wire \fir|multiplied_data[10][13] ;
wire \fir|Add6~178 ;
wire \fir|Add6~179 ;
wire \fir|Add6~181_sumout ;
wire \fir|Add6~50 ;
wire \fir|Add6~51 ;
wire \fir|Add6~53_sumout ;
wire \fir|multiplied_data[8][14] ;
wire \fir|multiplied_data[10][14] ;
wire \fir|multiplied_data[9][14] ;
wire \fir|Add6~182 ;
wire \fir|Add6~183 ;
wire \fir|Add6~185_sumout ;
wire \fir|multiplied_data[14][14] ;
wire \fir|multiplied_data[15][14] ;
wire \fir|Add0~mac_pl[0][14] ;
wire \fir|Add12~182 ;
wire \fir|Add12~183 ;
wire \fir|Add12~185_sumout ;
wire \fir|multiplied_data[7][14] ;
wire \fir|multiplied_data[6][14] ;
wire \fir|multiplied_data[5][14] ;
wire \fir|Add4~54 ;
wire \fir|Add4~55 ;
wire \fir|Add4~57_sumout ;
wire \fir|multiplied_data[4][14] ;
wire \fir|multiplied_data[2][14] ;
wire \fir|multiplied_data[3][14] ;
wire \fir|Add1~54 ;
wire \fir|Add1~55 ;
wire \fir|Add1~57_sumout ;
wire \fir|Add12~54 ;
wire \fir|Add12~55 ;
wire \fir|Add12~57_sumout ;
wire \fir|multiplied_data[13][14] ;
wire \fir|multiplied_data[11][14] ;
wire \fir|multiplied_data[12][14] ;
wire \fir|Add10~54 ;
wire \fir|Add10~55 ;
wire \fir|Add10~57_sumout ;
wire \fir|Add6~54 ;
wire \fir|Add6~55 ;
wire \fir|Add6~57_sumout ;
wire \fir|multiplied_data[12][15] ;
wire \fir|multiplied_data[11][15] ;
wire \fir|multiplied_data[13][15] ;
wire \fir|Add10~58 ;
wire \fir|Add10~59 ;
wire \fir|Add10~61_sumout ;
wire \fir|multiplied_data[6][15] ;
wire \fir|multiplied_data[5][15] ;
wire \fir|multiplied_data[7][15] ;
wire \fir|Add4~58 ;
wire \fir|Add4~59 ;
wire \fir|Add4~61_sumout ;
wire \fir|multiplied_data[3][15] ;
wire \fir|multiplied_data[4][15] ;
wire \fir|multiplied_data[2][15] ;
wire \fir|Add1~58 ;
wire \fir|Add1~59 ;
wire \fir|Add1~61_sumout ;
wire \fir|multiplied_data[14][15] ;
wire \fir|multiplied_data[15][15] ;
wire \fir|Add0~mac_pl[0][15] ;
wire \fir|Add12~186 ;
wire \fir|Add12~187 ;
wire \fir|Add12~189_sumout ;
wire \fir|Add12~58 ;
wire \fir|Add12~59 ;
wire \fir|Add12~61_sumout ;
wire \fir|multiplied_data[9][15] ;
wire \fir|multiplied_data[10][15] ;
wire \fir|multiplied_data[8][15] ;
wire \fir|Add6~186 ;
wire \fir|Add6~187 ;
wire \fir|Add6~189_sumout ;
wire \fir|Add6~58 ;
wire \fir|Add6~59 ;
wire \fir|Add6~61_sumout ;
wire \fir|multiplied_data[12][16] ;
wire \fir|multiplied_data[13][16] ;
wire \fir|multiplied_data[11][16] ;
wire \fir|Add10~62 ;
wire \fir|Add10~63 ;
wire \fir|Add10~65_sumout ;
wire \fir|multiplied_data[15][16] ;
wire \fir|multiplied_data[14][16] ;
wire \fir|Add0~mac_pl[0][16] ;
wire \fir|Add12~190 ;
wire \fir|Add12~191 ;
wire \fir|Add12~193_sumout ;
wire \fir|multiplied_data[2][16] ;
wire \fir|multiplied_data[4][16] ;
wire \fir|multiplied_data[3][16] ;
wire \fir|Add1~62 ;
wire \fir|Add1~63 ;
wire \fir|Add1~65_sumout ;
wire \fir|multiplied_data[6][16] ;
wire \fir|multiplied_data[5][16] ;
wire \fir|multiplied_data[7][16] ;
wire \fir|Add4~62 ;
wire \fir|Add4~63 ;
wire \fir|Add4~65_sumout ;
wire \fir|Add12~62 ;
wire \fir|Add12~63 ;
wire \fir|Add12~65_sumout ;
wire \fir|multiplied_data[9][16] ;
wire \fir|multiplied_data[10][16] ;
wire \fir|multiplied_data[8][16] ;
wire \fir|Add6~190 ;
wire \fir|Add6~191 ;
wire \fir|Add6~193_sumout ;
wire \fir|Add6~62 ;
wire \fir|Add6~63 ;
wire \fir|Add6~65_sumout ;
wire \fir|multiplied_data[11][17] ;
wire \fir|multiplied_data[13][17] ;
wire \fir|multiplied_data[12][17] ;
wire \fir|Add10~66 ;
wire \fir|Add10~67 ;
wire \fir|Add10~69_sumout ;
wire \fir|multiplied_data[9][17] ;
wire \fir|multiplied_data[8][17] ;
wire \fir|multiplied_data[10][17] ;
wire \fir|Add6~194 ;
wire \fir|Add6~195 ;
wire \fir|Add6~197_sumout ;
wire \fir|multiplied_data[15][17] ;
wire \fir|multiplied_data[14][17] ;
wire \fir|Add0~mac_pl[0][17] ;
wire \fir|Add12~194 ;
wire \fir|Add12~195 ;
wire \fir|Add12~197_sumout ;
wire \fir|multiplied_data[3][17] ;
wire \fir|multiplied_data[4][17] ;
wire \fir|multiplied_data[2][17] ;
wire \fir|Add1~66 ;
wire \fir|Add1~67 ;
wire \fir|Add1~69_sumout ;
wire \fir|multiplied_data[6][17] ;
wire \fir|multiplied_data[7][17] ;
wire \fir|multiplied_data[5][17] ;
wire \fir|Add4~66 ;
wire \fir|Add4~67 ;
wire \fir|Add4~69_sumout ;
wire \fir|Add12~66 ;
wire \fir|Add12~67 ;
wire \fir|Add12~69_sumout ;
wire \fir|Add6~66 ;
wire \fir|Add6~67 ;
wire \fir|Add6~69_sumout ;
wire \fir|multiplied_data[13][18] ;
wire \fir|multiplied_data[11][18] ;
wire \fir|multiplied_data[12][18] ;
wire \fir|Add10~70 ;
wire \fir|Add10~71 ;
wire \fir|Add10~73_sumout ;
wire \fir|multiplied_data[15][18] ;
wire \fir|Add0~mac_pl[0][18] ;
wire \fir|multiplied_data[14][18] ;
wire \fir|Add12~198 ;
wire \fir|Add12~199 ;
wire \fir|Add12~201_sumout ;
wire \fir|multiplied_data[6][18] ;
wire \fir|multiplied_data[5][18] ;
wire \fir|multiplied_data[7][18] ;
wire \fir|Add4~70 ;
wire \fir|Add4~71 ;
wire \fir|Add4~73_sumout ;
wire \fir|multiplied_data[3][18] ;
wire \fir|multiplied_data[4][18] ;
wire \fir|multiplied_data[2][18] ;
wire \fir|Add1~70 ;
wire \fir|Add1~71 ;
wire \fir|Add1~73_sumout ;
wire \fir|Add12~70 ;
wire \fir|Add12~71 ;
wire \fir|Add12~73_sumout ;
wire \fir|multiplied_data[10][18] ;
wire \fir|multiplied_data[8][18] ;
wire \fir|multiplied_data[9][18] ;
wire \fir|Add6~198 ;
wire \fir|Add6~199 ;
wire \fir|Add6~201_sumout ;
wire \fir|Add6~70 ;
wire \fir|Add6~71 ;
wire \fir|Add6~73_sumout ;
wire \fir|multiplied_data[11][19] ;
wire \fir|multiplied_data[12][19] ;
wire \fir|multiplied_data[13][19] ;
wire \fir|Add10~74 ;
wire \fir|Add10~75 ;
wire \fir|Add10~77_sumout ;
wire \fir|Add0~mac_pl[0][19] ;
wire \fir|multiplied_data[14][19] ;
wire \fir|multiplied_data[15][19] ;
wire \fir|Add12~202 ;
wire \fir|Add12~203 ;
wire \fir|Add12~205_sumout ;
wire \fir|multiplied_data[2][19] ;
wire \fir|multiplied_data[4][19] ;
wire \fir|multiplied_data[3][19] ;
wire \fir|Add1~74 ;
wire \fir|Add1~75 ;
wire \fir|Add1~77_sumout ;
wire \fir|multiplied_data[5][19] ;
wire \fir|multiplied_data[6][19] ;
wire \fir|multiplied_data[7][19] ;
wire \fir|Add4~74 ;
wire \fir|Add4~75 ;
wire \fir|Add4~77_sumout ;
wire \fir|Add12~74 ;
wire \fir|Add12~75 ;
wire \fir|Add12~77_sumout ;
wire \fir|multiplied_data[8][19] ;
wire \fir|multiplied_data[10][19] ;
wire \fir|multiplied_data[9][19] ;
wire \fir|Add6~202 ;
wire \fir|Add6~203 ;
wire \fir|Add6~205_sumout ;
wire \fir|Add6~74 ;
wire \fir|Add6~75 ;
wire \fir|Add6~77_sumout ;
wire \fir|multiplied_data[13][20] ;
wire \fir|multiplied_data[11][20] ;
wire \fir|multiplied_data[12][20] ;
wire \fir|Add10~78 ;
wire \fir|Add10~79 ;
wire \fir|Add10~81_sumout ;
wire \fir|multiplied_data[15][20] ;
wire \fir|multiplied_data[14][20] ;
wire \fir|Add0~mac_pl[0][20] ;
wire \fir|Add12~206 ;
wire \fir|Add12~207 ;
wire \fir|Add12~209_sumout ;
wire \fir|multiplied_data[7][20] ;
wire \fir|multiplied_data[6][20] ;
wire \fir|multiplied_data[5][20] ;
wire \fir|Add4~78 ;
wire \fir|Add4~79 ;
wire \fir|Add4~81_sumout ;
wire \fir|multiplied_data[3][20] ;
wire \fir|multiplied_data[2][20] ;
wire \fir|multiplied_data[4][20] ;
wire \fir|Add1~78 ;
wire \fir|Add1~79 ;
wire \fir|Add1~81_sumout ;
wire \fir|Add12~78 ;
wire \fir|Add12~79 ;
wire \fir|Add12~81_sumout ;
wire \fir|multiplied_data[8][20] ;
wire \fir|multiplied_data[10][20] ;
wire \fir|multiplied_data[9][20] ;
wire \fir|Add6~206 ;
wire \fir|Add6~207 ;
wire \fir|Add6~209_sumout ;
wire \fir|Add6~78 ;
wire \fir|Add6~79 ;
wire \fir|Add6~81_sumout ;
wire \fir|multiplied_data[9][21] ;
wire \fir|multiplied_data[10][21] ;
wire \fir|multiplied_data[8][21] ;
wire \fir|Add6~210 ;
wire \fir|Add6~211 ;
wire \fir|Add6~213_sumout ;
wire \fir|multiplied_data[14][21] ;
wire \fir|multiplied_data[15][21] ;
wire \fir|Add0~mac_pl[0][21] ;
wire \fir|Add12~210 ;
wire \fir|Add12~211 ;
wire \fir|Add12~213_sumout ;
wire \fir|multiplied_data[7][21] ;
wire \fir|multiplied_data[5][21] ;
wire \fir|multiplied_data[6][21] ;
wire \fir|Add4~82 ;
wire \fir|Add4~83 ;
wire \fir|Add4~85_sumout ;
wire \fir|multiplied_data[2][21] ;
wire \fir|multiplied_data[4][21] ;
wire \fir|multiplied_data[3][21] ;
wire \fir|Add1~82 ;
wire \fir|Add1~83 ;
wire \fir|Add1~85_sumout ;
wire \fir|Add12~82 ;
wire \fir|Add12~83 ;
wire \fir|Add12~85_sumout ;
wire \fir|multiplied_data[13][21] ;
wire \fir|multiplied_data[12][21] ;
wire \fir|multiplied_data[11][21] ;
wire \fir|Add10~82 ;
wire \fir|Add10~83 ;
wire \fir|Add10~85_sumout ;
wire \fir|Add6~82 ;
wire \fir|Add6~83 ;
wire \fir|Add6~85_sumout ;
wire \fir|multiplied_data[12][22] ;
wire \fir|multiplied_data[11][22] ;
wire \fir|multiplied_data[13][22] ;
wire \fir|Add10~86 ;
wire \fir|Add10~87 ;
wire \fir|Add10~89_sumout ;
wire \fir|multiplied_data[6][22] ;
wire \fir|multiplied_data[5][22] ;
wire \fir|multiplied_data[7][22] ;
wire \fir|Add4~86 ;
wire \fir|Add4~87 ;
wire \fir|Add4~89_sumout ;
wire \fir|multiplied_data[14][22] ;
wire \fir|multiplied_data[15][22] ;
wire \fir|Add0~mac_pl[0][22] ;
wire \fir|Add12~214 ;
wire \fir|Add12~215 ;
wire \fir|Add12~217_sumout ;
wire \fir|multiplied_data[4][22] ;
wire \fir|multiplied_data[3][22] ;
wire \fir|multiplied_data[2][22] ;
wire \fir|Add1~86 ;
wire \fir|Add1~87 ;
wire \fir|Add1~89_sumout ;
wire \fir|Add12~86 ;
wire \fir|Add12~87 ;
wire \fir|Add12~89_sumout ;
wire \fir|multiplied_data[10][22] ;
wire \fir|multiplied_data[9][22] ;
wire \fir|multiplied_data[8][22] ;
wire \fir|Add6~214 ;
wire \fir|Add6~215 ;
wire \fir|Add6~217_sumout ;
wire \fir|Add6~86 ;
wire \fir|Add6~87 ;
wire \fir|Add6~89_sumout ;
wire \fir|multiplied_data[12][23] ;
wire \fir|multiplied_data[13][23] ;
wire \fir|multiplied_data[11][23] ;
wire \fir|Add10~90 ;
wire \fir|Add10~91 ;
wire \fir|Add10~93_sumout ;
wire \fir|multiplied_data[5][23] ;
wire \fir|multiplied_data[7][23] ;
wire \fir|multiplied_data[6][23] ;
wire \fir|Add4~90 ;
wire \fir|Add4~91 ;
wire \fir|Add4~93_sumout ;
wire \fir|multiplied_data[15][23] ;
wire \fir|Add0~mac_pl[0][23] ;
wire \fir|multiplied_data[14][23] ;
wire \fir|Add12~218 ;
wire \fir|Add12~219 ;
wire \fir|Add12~221_sumout ;
wire \fir|multiplied_data[4][23] ;
wire \fir|multiplied_data[3][23] ;
wire \fir|multiplied_data[2][23] ;
wire \fir|Add1~90 ;
wire \fir|Add1~91 ;
wire \fir|Add1~93_sumout ;
wire \fir|Add12~90 ;
wire \fir|Add12~91 ;
wire \fir|Add12~93_sumout ;
wire \fir|multiplied_data[8][23] ;
wire \fir|multiplied_data[9][23] ;
wire \fir|multiplied_data[10][23] ;
wire \fir|Add6~218 ;
wire \fir|Add6~219 ;
wire \fir|Add6~221_sumout ;
wire \fir|Add6~90 ;
wire \fir|Add6~91 ;
wire \fir|Add6~93_sumout ;
wire \fir|multiplied_data[4][24] ;
wire \fir|multiplied_data[3][24] ;
wire \fir|multiplied_data[2][24] ;
wire \fir|Add1~94 ;
wire \fir|Add1~95 ;
wire \fir|Add1~97_sumout ;
wire \fir|multiplied_data[6][24] ;
wire \fir|multiplied_data[5][24] ;
wire \fir|multiplied_data[7][24] ;
wire \fir|Add4~94 ;
wire \fir|Add4~95 ;
wire \fir|Add4~97_sumout ;
wire \fir|multiplied_data[14][24] ;
wire \fir|multiplied_data[15][24] ;
wire \fir|Add0~mac_pl[0][24] ;
wire \fir|Add12~222 ;
wire \fir|Add12~223 ;
wire \fir|Add12~225_sumout ;
wire \fir|Add12~94 ;
wire \fir|Add12~95 ;
wire \fir|Add12~97_sumout ;
wire \fir|multiplied_data[12][24] ;
wire \fir|multiplied_data[11][24] ;
wire \fir|multiplied_data[13][24] ;
wire \fir|Add10~94 ;
wire \fir|Add10~95 ;
wire \fir|Add10~97_sumout ;
wire \fir|multiplied_data[9][24] ;
wire \fir|multiplied_data[10][24] ;
wire \fir|multiplied_data[8][24] ;
wire \fir|Add6~222 ;
wire \fir|Add6~223 ;
wire \fir|Add6~225_sumout ;
wire \fir|Add6~94 ;
wire \fir|Add6~95 ;
wire \fir|Add6~97_sumout ;
wire \fir|multiplied_data[13][25] ;
wire \fir|multiplied_data[11][25] ;
wire \fir|multiplied_data[12][25] ;
wire \fir|Add10~98 ;
wire \fir|Add10~99 ;
wire \fir|Add10~101_sumout ;
wire \fir|Add0~mac_pl[0][25] ;
wire \fir|multiplied_data[15][25] ;
wire \fir|multiplied_data[14][25] ;
wire \fir|Add12~226 ;
wire \fir|Add12~227 ;
wire \fir|Add12~229_sumout ;
wire \fir|multiplied_data[4][25] ;
wire \fir|multiplied_data[2][25] ;
wire \fir|multiplied_data[3][25] ;
wire \fir|Add1~98 ;
wire \fir|Add1~99 ;
wire \fir|Add1~101_sumout ;
wire \fir|multiplied_data[7][25] ;
wire \fir|multiplied_data[6][25] ;
wire \fir|multiplied_data[5][25] ;
wire \fir|Add4~98 ;
wire \fir|Add4~99 ;
wire \fir|Add4~101_sumout ;
wire \fir|Add12~98 ;
wire \fir|Add12~99 ;
wire \fir|Add12~101_sumout ;
wire \fir|multiplied_data[8][25] ;
wire \fir|multiplied_data[9][25] ;
wire \fir|multiplied_data[10][25] ;
wire \fir|Add6~226 ;
wire \fir|Add6~227 ;
wire \fir|Add6~229_sumout ;
wire \fir|Add6~98 ;
wire \fir|Add6~99 ;
wire \fir|Add6~101_sumout ;
wire \fir|multiplied_data[13][26] ;
wire \fir|multiplied_data[11][26] ;
wire \fir|multiplied_data[12][26] ;
wire \fir|Add10~102 ;
wire \fir|Add10~103 ;
wire \fir|Add10~105_sumout ;
wire \fir|multiplied_data[8][26] ;
wire \fir|multiplied_data[10][26] ;
wire \fir|multiplied_data[9][26] ;
wire \fir|Add6~230 ;
wire \fir|Add6~231 ;
wire \fir|Add6~233_sumout ;
wire \fir|multiplied_data[14][26] ;
wire \fir|multiplied_data[15][26] ;
wire \fir|Add0~mac_pl[0][26] ;
wire \fir|Add12~230 ;
wire \fir|Add12~231 ;
wire \fir|Add12~233_sumout ;
wire \fir|multiplied_data[5][26] ;
wire \fir|multiplied_data[7][26] ;
wire \fir|multiplied_data[6][26] ;
wire \fir|Add4~102 ;
wire \fir|Add4~103 ;
wire \fir|Add4~105_sumout ;
wire \fir|multiplied_data[4][26] ;
wire \fir|multiplied_data[3][26] ;
wire \fir|multiplied_data[2][26] ;
wire \fir|Add1~102 ;
wire \fir|Add1~103 ;
wire \fir|Add1~105_sumout ;
wire \fir|Add12~102 ;
wire \fir|Add12~103 ;
wire \fir|Add12~105_sumout ;
wire \fir|Add6~102 ;
wire \fir|Add6~103 ;
wire \fir|Add6~105_sumout ;
wire \fir|multiplied_data[2][27] ;
wire \fir|multiplied_data[3][27] ;
wire \fir|multiplied_data[4][27] ;
wire \fir|Add1~106 ;
wire \fir|Add1~107 ;
wire \fir|Add1~109_sumout ;
wire \fir|multiplied_data[14][27] ;
wire \fir|multiplied_data[15][27] ;
wire \fir|Add0~mac_pl[0][27] ;
wire \fir|Add12~234 ;
wire \fir|Add12~235 ;
wire \fir|Add12~237_sumout ;
wire \fir|multiplied_data[7][27] ;
wire \fir|multiplied_data[5][27] ;
wire \fir|multiplied_data[6][27] ;
wire \fir|Add4~106 ;
wire \fir|Add4~107 ;
wire \fir|Add4~109_sumout ;
wire \fir|Add12~106 ;
wire \fir|Add12~107 ;
wire \fir|Add12~109_sumout ;
wire \fir|multiplied_data[9][27] ;
wire \fir|multiplied_data[8][27] ;
wire \fir|multiplied_data[10][27] ;
wire \fir|Add6~234 ;
wire \fir|Add6~235 ;
wire \fir|Add6~237_sumout ;
wire \fir|multiplied_data[11][27] ;
wire \fir|multiplied_data[12][27] ;
wire \fir|multiplied_data[13][27] ;
wire \fir|Add10~106 ;
wire \fir|Add10~107 ;
wire \fir|Add10~109_sumout ;
wire \fir|Add6~106 ;
wire \fir|Add6~107 ;
wire \fir|Add6~109_sumout ;
wire \fir|multiplied_data[9][28] ;
wire \fir|multiplied_data[10][28] ;
wire \fir|multiplied_data[8][28] ;
wire \fir|Add6~238 ;
wire \fir|Add6~239 ;
wire \fir|Add6~241_sumout ;
wire \fir|multiplied_data[15][28] ;
wire \fir|multiplied_data[14][28] ;
wire \fir|Add0~mac_pl[0][28] ;
wire \fir|Add12~238 ;
wire \fir|Add12~239 ;
wire \fir|Add12~241_sumout ;
wire \fir|multiplied_data[5][28] ;
wire \fir|multiplied_data[6][28] ;
wire \fir|multiplied_data[7][28] ;
wire \fir|Add4~110 ;
wire \fir|Add4~111 ;
wire \fir|Add4~113_sumout ;
wire \fir|multiplied_data[2][28] ;
wire \fir|multiplied_data[4][28] ;
wire \fir|multiplied_data[3][28] ;
wire \fir|Add1~110 ;
wire \fir|Add1~111 ;
wire \fir|Add1~113_sumout ;
wire \fir|Add12~110 ;
wire \fir|Add12~111 ;
wire \fir|Add12~113_sumout ;
wire \fir|multiplied_data[13][28] ;
wire \fir|multiplied_data[11][28] ;
wire \fir|multiplied_data[12][28] ;
wire \fir|Add10~110 ;
wire \fir|Add10~111 ;
wire \fir|Add10~113_sumout ;
wire \fir|Add6~110 ;
wire \fir|Add6~111 ;
wire \fir|Add6~113_sumout ;
wire \fir|multiplied_data[8][29] ;
wire \fir|multiplied_data[9][29] ;
wire \fir|multiplied_data[10][29] ;
wire \fir|Add6~242 ;
wire \fir|Add6~243 ;
wire \fir|Add6~245_sumout ;
wire \fir|multiplied_data[7][29] ;
wire \fir|multiplied_data[6][29] ;
wire \fir|multiplied_data[5][29] ;
wire \fir|Add4~114 ;
wire \fir|Add4~115 ;
wire \fir|Add4~117_sumout ;
wire \fir|multiplied_data[2][29] ;
wire \fir|multiplied_data[4][29] ;
wire \fir|multiplied_data[3][29] ;
wire \fir|Add1~114 ;
wire \fir|Add1~115 ;
wire \fir|Add1~117_sumout ;
wire \fir|Add0~mac_pl[0][29] ;
wire \fir|multiplied_data[15][29] ;
wire \fir|multiplied_data[14][29] ;
wire \fir|Add12~242 ;
wire \fir|Add12~243 ;
wire \fir|Add12~245_sumout ;
wire \fir|Add12~114 ;
wire \fir|Add12~115 ;
wire \fir|Add12~117_sumout ;
wire \fir|multiplied_data[12][29] ;
wire \fir|multiplied_data[11][29] ;
wire \fir|multiplied_data[13][29] ;
wire \fir|Add10~114 ;
wire \fir|Add10~115 ;
wire \fir|Add10~117_sumout ;
wire \fir|Add6~114 ;
wire \fir|Add6~115 ;
wire \fir|Add6~117_sumout ;
wire \fir|multiplied_data[4][31] ;
wire \fir|multiplied_data[3][31] ;
wire \fir|multiplied_data[2][31] ;
wire \fir|Add1~118 ;
wire \fir|Add1~119 ;
wire \fir|Add1~121_sumout ;
wire \fir|multiplied_data[6][31] ;
wire \fir|multiplied_data[5][31] ;
wire \fir|multiplied_data[7][31] ;
wire \fir|Add4~118 ;
wire \fir|Add4~119 ;
wire \fir|Add4~121_sumout ;
wire \fir|multiplied_data[14][31] ;
wire \fir|multiplied_data[15][30] ;
wire \fir|Add0~mac_pl[0][30] ;
wire \fir|Add12~246 ;
wire \fir|Add12~247 ;
wire \fir|Add12~249_sumout ;
wire \fir|Add12~118 ;
wire \fir|Add12~119 ;
wire \fir|Add12~121_sumout ;
wire \fir|multiplied_data[13][31] ;
wire \fir|multiplied_data[12][31] ;
wire \fir|multiplied_data[11][31] ;
wire \fir|Add10~118 ;
wire \fir|Add10~119 ;
wire \fir|Add10~121_sumout ;
wire \fir|multiplied_data[9][31] ;
wire \fir|multiplied_data[10][31] ;
wire \fir|multiplied_data[8][31] ;
wire \fir|Add6~246 ;
wire \fir|Add6~247 ;
wire \fir|Add6~249_sumout ;
wire \fir|Add6~118 ;
wire \fir|Add6~119 ;
wire \fir|Add6~121_sumout ;
wire \fir|Add10~122 ;
wire \fir|Add10~123 ;
wire \fir|Add10~125_sumout ;
wire \fir|Add0~mac_pl[0][31] ;
wire \fir|multiplied_data[15][31] ;
wire \fir|Add12~250 ;
wire \fir|Add12~251 ;
wire \fir|Add12~253_sumout ;
wire \fir|Add4~122 ;
wire \fir|Add4~123 ;
wire \fir|Add4~125_sumout ;
wire \fir|Add1~122 ;
wire \fir|Add1~123 ;
wire \fir|Add1~125_sumout ;
wire \fir|Add12~122 ;
wire \fir|Add12~123 ;
wire \fir|Add12~125_sumout ;
wire \fir|Add6~250 ;
wire \fir|Add6~251 ;
wire \fir|Add6~253_sumout ;
wire \fir|Add6~122 ;
wire \fir|Add6~123 ;
wire \fir|Add6~125_sumout ;
wire \iir|delay_section1[0][18]~_Duplicate_2feeder_combout ;
wire \iir|delay_section1[0][18]~_Duplicate_2_q ;
wire \iir|delay_section1[0][20]~_Duplicate_2feeder_combout ;
wire \iir|delay_section1[0][20]~_Duplicate_2_q ;
wire \iir|delay_section1[0][21]~_Duplicate_2_q ;
wire \iir|delay_section1[0][23]~_Duplicate_2_q ;
wire \iir|delay_section1[0][28]~_Duplicate_2_q ;
wire \iir|Mult1~407 ;
wire \iir|delay_section1[0][30]~_Duplicate_2feeder_combout ;
wire \iir|delay_section1[0][30]~_Duplicate_2_q ;
wire \iir|delay_section1[0][31]~_Duplicate_2_q ;
wire \iir|delay_section1[0][0]~_Duplicate_2feeder_combout ;
wire \iir|delay_section1[0][0]~_Duplicate_2DUPLICATE_q ;
wire \iir|delay_section1[0][3]~_Duplicate_2_q ;
wire \iir|delay_section1[0][4]~_Duplicate_2_q ;
wire \iir|delay_section1[0][6]~_Duplicate_2_q ;
wire \iir|delay_section1[0][10]~_Duplicate_2feeder_combout ;
wire \iir|delay_section1[0][10]~_Duplicate_2_q ;
wire \iir|delay_section1[0][11]~_Duplicate_2feeder_combout ;
wire \iir|delay_section1[0][11]~_Duplicate_2_q ;
wire \iir|delay_section1[0][13]~_Duplicate_2_q ;
wire \iir|delay_section1[0][15]~_Duplicate_2_q ;
wire \iir|Mult2~385_resulta ;
wire \iir|Mult1~71 ;
wire \iir|Mult1~394 ;
wire \iir|Mult1~393_resulta ;
wire \iir|Mult1~70 ;
wire \iir|Mult1~839 ;
wire \iir|Mult1~69 ;
wire \iir|Mult1~838 ;
wire \iir|Mult1~67 ;
wire \iir|Mult1~837 ;
wire \iir|Mult1~66 ;
wire \iir|Mult1~65 ;
wire \iir|Mult1~835 ;
wire \iir|Mult1~64 ;
wire \iir|Mult1~833 ;
wire \iir|Mult1~62 ;
wire \iir|Mult1~832 ;
wire \iir|Mult1~61 ;
wire \iir|Mult1~831 ;
wire \iir|Mult1~830 ;
wire \iir|Mult1~60 ;
wire \iir|Mult1~59 ;
wire \iir|Mult1~828 ;
wire \iir|Mult1~58 ;
wire \iir|Mult1~827 ;
wire \iir|Mult1~56 ;
wire \iir|Mult1~825 ;
wire \iir|Mult1~55 ;
wire \iir|Mult1~824 ;
wire \iir|Mult1~54 ;
wire \iir|Mult1~53 ;
wire \iir|Mult1~823 ;
wire \iir|Mult1~52_resulta ;
wire \iir|Mult1~822 ;
wire \iir|Mult1~1163 ;
wire \iir|Mult1~1159 ;
wire \iir|Mult1~1151 ;
wire \iir|Mult1~1155 ;
wire \iir|Mult1~1147 ;
wire \iir|Mult1~1143 ;
wire \iir|Mult1~1139 ;
wire \iir|Mult1~732 ;
wire \iir|Mult1~736 ;
wire \iir|Mult1~740 ;
wire \iir|Mult1~744 ;
wire \iir|Mult1~748 ;
wire \iir|Mult1~752 ;
wire \iir|Mult1~756 ;
wire \iir|Mult1~760 ;
wire \iir|Mult1~764 ;
wire \iir|Mult1~768 ;
wire \iir|Mult1~772 ;
wire \iir|Mult1~776 ;
wire \iir|Mult1~779_sumout ;
wire \iir|Mult1~775_sumout ;
wire \iir|Mult1~771_sumout ;
wire \iir|Mult1~763_sumout ;
wire \iir|Mult1~755_sumout ;
wire \iir|Mult1~743_sumout ;
wire \iir|Mult1~739_sumout ;
wire \iir|Mult1~735_sumout ;
wire \iir|Mult1~1138_sumout ;
wire \iir|Mult1~1154_sumout ;
wire \iir|Mult1~1150_sumout ;
wire \iir|Mult1~1158_sumout ;
wire \iir|Mult1~1162_sumout ;
wire \iir|Add0~154 ;
wire \iir|Add0~155 ;
wire \iir|Add0~150 ;
wire \iir|Add0~151 ;
wire \iir|Add0~146 ;
wire \iir|Add0~147 ;
wire \iir|Add0~142 ;
wire \iir|Add0~143 ;
wire \iir|Add0~134 ;
wire \iir|Add0~135 ;
wire \iir|Add0~138 ;
wire \iir|Add0~139 ;
wire \iir|Add0~130 ;
wire \iir|Add0~131 ;
wire \iir|Add0~126 ;
wire \iir|Add0~127 ;
wire \iir|Add0~122 ;
wire \iir|Add0~123 ;
wire \iir|Add0~54 ;
wire \iir|Add0~55 ;
wire \iir|Add0~58 ;
wire \iir|Add0~59 ;
wire \iir|Add0~62 ;
wire \iir|Add0~63 ;
wire \iir|Add0~66 ;
wire \iir|Add0~67 ;
wire \iir|Add0~70 ;
wire \iir|Add0~71 ;
wire \iir|Add0~74 ;
wire \iir|Add0~75 ;
wire \iir|Add0~78 ;
wire \iir|Add0~79 ;
wire \iir|Add0~82 ;
wire \iir|Add0~83 ;
wire \iir|Add0~86 ;
wire \iir|Add0~87 ;
wire \iir|Add0~90 ;
wire \iir|Add0~91 ;
wire \iir|Add0~94 ;
wire \iir|Add0~95 ;
wire \iir|Add0~98 ;
wire \iir|Add0~99 ;
wire \iir|Add0~101_sumout ;
wire \iir|Mult2~63 ;
wire \iir|Mult2~386 ;
wire \iir|Mult2~831 ;
wire \iir|Mult2~830 ;
wire \iir|Mult2~60 ;
wire \iir|Mult2~829 ;
wire \iir|Mult2~828 ;
wire \iir|Mult2~58 ;
wire \iir|Mult2~57 ;
wire \iir|Mult2~56 ;
wire \iir|Mult2~826 ;
wire \iir|Mult2~55 ;
wire \iir|Mult2~825 ;
wire \iir|Mult2~824 ;
wire \iir|Mult2~823 ;
wire \iir|Mult2~52 ;
wire \iir|Mult2~821 ;
wire \iir|Mult2~51 ;
wire \iir|Mult2~820 ;
wire \iir|Mult2~819 ;
wire \iir|Mult2~49 ;
wire \iir|Mult2~818 ;
wire \iir|Mult2~48 ;
wire \iir|Mult2~47 ;
wire \iir|Mult2~816 ;
wire \iir|Mult2~45 ;
wire \iir|Mult2~815 ;
wire \iir|Mult2~814 ;
wire \iir|Mult2~44_resulta ;
wire \iir|Mult2~1155 ;
wire \iir|Mult2~1151 ;
wire \iir|Mult2~1143 ;
wire \iir|Mult2~1147 ;
wire \iir|Mult2~1139 ;
wire \iir|Mult2~1135 ;
wire \iir|Mult2~1131 ;
wire \iir|Mult2~724 ;
wire \iir|Mult2~728 ;
wire \iir|Mult2~732 ;
wire \iir|Mult2~736 ;
wire \iir|Mult2~740 ;
wire \iir|Mult2~744 ;
wire \iir|Mult2~748 ;
wire \iir|Mult2~752 ;
wire \iir|Mult2~756 ;
wire \iir|Mult2~760 ;
wire \iir|Mult2~764 ;
wire \iir|Mult2~768 ;
wire \iir|Mult2~771_sumout ;
wire \iir|Add0~97_sumout ;
wire \iir|Add0~93_sumout ;
wire \iir|Mult2~759_sumout ;
wire \iir|Add0~85_sumout ;
wire \iir|Mult2~751_sumout ;
wire \iir|Add0~77_sumout ;
wire \iir|Mult2~743_sumout ;
wire \iir|Mult2~739_sumout ;
wire \iir|Add0~65_sumout ;
wire \iir|Add0~61_sumout ;
wire \iir|Add0~57_sumout ;
wire \iir|Mult2~723_sumout ;
wire \iir|Add0~121_sumout ;
wire \iir|Mult2~1134_sumout ;
wire \iir|Mult2~1138_sumout ;
wire \iir|Add0~137_sumout ;
wire \iir|Add0~133_sumout ;
wire \iir|Add0~141_sumout ;
wire \iir|Mult2~1150_sumout ;
wire \iir|Add0~145_sumout ;
wire \iir|Mult2~1154_sumout ;
wire \iir|Add0~149_sumout ;
wire \iir|Add0~153_sumout ;
wire \iir|Add1~158_cout ;
wire \iir|Add1~154_cout ;
wire \iir|Add1~150_cout ;
wire \iir|Add1~146_cout ;
wire \iir|Add1~138 ;
wire \iir|Add1~142 ;
wire \iir|Add1~134 ;
wire \iir|Add1~130 ;
wire \iir|Add1~126 ;
wire \iir|Add1~58 ;
wire \iir|Add1~62 ;
wire \iir|Add1~66 ;
wire \iir|Add1~70 ;
wire \iir|Add1~74 ;
wire \iir|Add1~78 ;
wire \iir|Add1~82 ;
wire \iir|Add1~86 ;
wire \iir|Add1~90 ;
wire \iir|Add1~94 ;
wire \iir|Add1~98 ;
wire \iir|Add1~102 ;
wire \iir|Add1~105_sumout ;
wire \iir|add_cast[20]~23_combout ;
wire \iir|delay_section1[0][17]~_Duplicate_2_q ;
wire \iir|Mult2~62 ;
wire \iir|Mult2~767_sumout ;
wire \iir|Add1~101_sumout ;
wire \iir|add_cast[19]~22_combout ;
wire \iir|delay_section1[0][16]~_Duplicate_2_q ;
wire \iir|Mult2~61 ;
wire \iir|Mult2~763_sumout ;
wire \iir|Add1~97_sumout ;
wire \iir|add_cast[18]~21_combout ;
wire \iir|Mult1~68 ;
wire \iir|Mult1~767_sumout ;
wire \iir|Add0~89_sumout ;
wire \iir|Add1~93_sumout ;
wire \iir|add_cast[17]~20_combout ;
wire \iir|delay_section1[0][14]~_Duplicate_2_q ;
wire \iir|Mult2~59 ;
wire \iir|Mult2~755_sumout ;
wire \iir|Add1~89_sumout ;
wire \iir|add_cast[16]~19_combout ;
wire \iir|Mult1~836 ;
wire \iir|Mult1~759_sumout ;
wire \iir|Add0~81_sumout ;
wire \iir|Add1~85_sumout ;
wire \iir|add_cast[15]~18_combout ;
wire \iir|delay_section1[0][12]~_Duplicate_2_q ;
wire \iir|Mult2~827 ;
wire \iir|Mult2~747_sumout ;
wire \iir|Add1~81_sumout ;
wire \iir|add_cast[14]~17_combout ;
wire \iir|Mult1~834 ;
wire \iir|Mult1~751_sumout ;
wire \iir|Add0~73_sumout ;
wire \iir|Add1~77_sumout ;
wire \iir|add_cast[13]~16_combout ;
wire \iir|Mult1~63 ;
wire \iir|Mult1~747_sumout ;
wire \iir|Add0~69_sumout ;
wire \iir|Add1~73_sumout ;
wire \iir|add_cast[12]~15_combout ;
wire \iir|delay_section1[0][9]~_Duplicate_2_q ;
wire \iir|Mult2~54 ;
wire \iir|Mult2~735_sumout ;
wire \iir|Add1~69_sumout ;
wire \iir|add_cast[11]~14_combout ;
wire \iir|delay_section1[0][8]~_Duplicate_2_q ;
wire \iir|Mult2~53 ;
wire \iir|Mult2~731_sumout ;
wire \iir|Add1~65_sumout ;
wire \iir|add_cast[10]~13_combout ;
wire \iir|delay_section1[0][7]~_Duplicate_2_q ;
wire \iir|Mult2~822 ;
wire \iir|Mult2~727_sumout ;
wire \iir|Add1~61_sumout ;
wire \iir|add_cast[9]~12_combout ;
wire \iir|Mult1~829 ;
wire \iir|Mult1~731_sumout ;
wire \iir|Add0~53_sumout ;
wire \iir|Add1~57_sumout ;
wire \iir|add_cast[8]~11_combout ;
wire \iir|delay_section1[0][5]~_Duplicate_2_q ;
wire \iir|Mult2~50 ;
wire \iir|Mult2~1130_sumout ;
wire \iir|Add1~125_sumout ;
wire \iir|add_cast[7]~10_combout ;
wire \iir|Mult1~57 ;
wire \iir|Mult1~1142_sumout ;
wire \iir|Add0~125_sumout ;
wire \iir|Add1~129_sumout ;
wire \iir|add_cast[6]~27_combout ;
wire \iir|Mult1~826 ;
wire \iir|Mult1~1146_sumout ;
wire \iir|Add0~129_sumout ;
wire \iir|Add1~133_sumout ;
wire \iir|add_cast[5]~28_combout ;
wire \iir|delay_section1[0][2]~_Duplicate_2feeder_combout ;
wire \iir|delay_section1[0][2]~_Duplicate_2_q ;
wire \iir|Mult2~817 ;
wire \iir|Mult2~1146_sumout ;
wire \iir|Add1~141_sumout ;
wire \iir|add_cast[4]~30_combout ;
wire \iir|delay_section1[0][1]~_Duplicate_2feeder_combout ;
wire \iir|delay_section1[0][1]~_Duplicate_2_q ;
wire \iir|Mult2~46 ;
wire \iir|Mult2~1142_sumout ;
wire \iir|Add1~137_sumout ;
wire \iir|add_cast[3]~29_combout ;
wire \iir|Mult1~83 ;
wire \iir|Mult1~405 ;
wire \iir|Mult1~82 ;
wire \iir|Mult1~81 ;
wire \iir|Mult1~80 ;
wire \iir|Mult1~403 ;
wire \iir|Mult1~402 ;
wire \iir|Mult1~79 ;
wire \iir|Mult1~401 ;
wire \iir|Mult1~78 ;
wire \iir|Mult1~400 ;
wire \iir|Mult1~77 ;
wire \iir|Mult1~76 ;
wire \iir|Mult1~398 ;
wire \iir|Mult1~75 ;
wire \iir|Mult1~397 ;
wire \iir|Mult1~74 ;
wire \iir|Mult1~73 ;
wire \iir|Mult1~396 ;
wire \iir|Mult1~72 ;
wire \iir|Mult1~395 ;
wire \iir|Mult1~780 ;
wire \iir|Mult1~784 ;
wire \iir|Mult1~788 ;
wire \iir|Mult1~792 ;
wire \iir|Mult1~796 ;
wire \iir|Mult1~728 ;
wire \iir|Mult1~14 ;
wire \iir|Mult1~18 ;
wire \iir|Mult1~22 ;
wire \iir|Mult1~26 ;
wire \iir|Mult1~30 ;
wire \iir|Mult1~34 ;
wire \iir|Mult1~38 ;
wire \iir|Mult1~41_sumout ;
wire \iir|Mult1~33_sumout ;
wire \iir|Mult1~25_sumout ;
wire \iir|Mult1~21_sumout ;
wire \iir|Mult1~17_sumout ;
wire \iir|Mult1~13_sumout ;
wire \iir|Mult1~795_sumout ;
wire \iir|Mult1~791_sumout ;
wire \iir|Mult1~787_sumout ;
wire \iir|Mult1~783_sumout ;
wire \iir|Add0~102 ;
wire \iir|Add0~103 ;
wire \iir|Add0~106 ;
wire \iir|Add0~107 ;
wire \iir|Add0~110 ;
wire \iir|Add0~111 ;
wire \iir|Add0~114 ;
wire \iir|Add0~115 ;
wire \iir|Add0~118 ;
wire \iir|Add0~119 ;
wire \iir|Add0~50 ;
wire \iir|Add0~51 ;
wire \iir|Add0~18 ;
wire \iir|Add0~19 ;
wire \iir|Add0~22 ;
wire \iir|Add0~23 ;
wire \iir|Add0~26 ;
wire \iir|Add0~27 ;
wire \iir|Add0~30 ;
wire \iir|Add0~31 ;
wire \iir|Add0~34 ;
wire \iir|Add0~35 ;
wire \iir|Add0~38 ;
wire \iir|Add0~39 ;
wire \iir|Add0~42 ;
wire \iir|Add0~43 ;
wire \iir|Add0~45_sumout ;
wire \iir|Mult2~76 ;
wire \iir|Mult2~399 ;
wire \iir|Mult2~75 ;
wire \iir|Mult2~398 ;
wire \iir|Mult2~397 ;
wire \iir|Mult2~396 ;
wire \iir|Mult2~73 ;
wire \iir|Mult2~72 ;
wire \iir|Mult2~394 ;
wire \iir|Mult2~393 ;
wire \iir|Mult2~392 ;
wire \iir|Mult2~68 ;
wire \iir|Mult2~391 ;
wire \iir|Mult2~67 ;
wire \iir|Mult2~66 ;
wire \iir|Mult2~389 ;
wire \iir|Mult2~65 ;
wire \iir|Mult2~388 ;
wire \iir|Mult2~387 ;
wire \iir|Mult2~772 ;
wire \iir|Mult2~776 ;
wire \iir|Mult2~780 ;
wire \iir|Mult2~784 ;
wire \iir|Mult2~788 ;
wire \iir|Mult2~720 ;
wire \iir|Mult2~6 ;
wire \iir|Mult2~10 ;
wire \iir|Mult2~14 ;
wire \iir|Mult2~18 ;
wire \iir|Mult2~22 ;
wire \iir|Mult2~26 ;
wire \iir|Mult2~30 ;
wire \iir|Mult2~33_sumout ;
wire \iir|Mult2~29_sumout ;
wire \iir|Add0~37_sumout ;
wire \iir|Mult2~21_sumout ;
wire \iir|Add0~29_sumout ;
wire \iir|Add0~25_sumout ;
wire \iir|Add0~21_sumout ;
wire \iir|Add0~17_sumout ;
wire \iir|Mult2~719_sumout ;
wire \iir|Add0~117_sumout ;
wire \iir|Mult2~783_sumout ;
wire \iir|Add0~113_sumout ;
wire \iir|Add0~109_sumout ;
wire \iir|Mult2~779_sumout ;
wire \iir|Add0~105_sumout ;
wire \iir|Add1~106 ;
wire \iir|Add1~110 ;
wire \iir|Add1~114 ;
wire \iir|Add1~118 ;
wire \iir|Add1~122 ;
wire \iir|Add1~54 ;
wire \iir|Add1~22 ;
wire \iir|Add1~26 ;
wire \iir|Add1~30 ;
wire \iir|Add1~34 ;
wire \iir|Add1~38 ;
wire \iir|Add1~42 ;
wire \iir|Add1~46 ;
wire \iir|Add1~49_sumout ;
wire \iir|add_cast[33]~8_combout ;
wire \iir|Mult1~406 ;
wire \iir|Mult1~37_sumout ;
wire \iir|Add0~41_sumout ;
wire \iir|Add1~45_sumout ;
wire \iir|add_cast[32]~7_combout ;
wire \iir|delay_section1[0][29]~_Duplicate_2_q ;
wire \iir|Mult2~74 ;
wire \iir|Mult2~25_sumout ;
wire \iir|Add1~41_sumout ;
wire \iir|add_cast[31]~6_combout ;
wire \iir|Mult1~404 ;
wire \iir|Mult1~29_sumout ;
wire \iir|Add0~33_sumout ;
wire \iir|Add1~37_sumout ;
wire \iir|add_cast[30]~5_combout ;
wire \iir|delay_section1[0][27]~_Duplicate_2_q ;
wire \iir|Mult2~395 ;
wire \iir|Mult2~17_sumout ;
wire \iir|Add1~33_sumout ;
wire \iir|add_cast[29]~4_combout ;
wire \iir|delay_section1[0][26]~_Duplicate_2feeder_combout ;
wire \iir|delay_section1[0][26]~_Duplicate_2_q ;
wire \iir|Mult2~71 ;
wire \iir|Mult2~13_sumout ;
wire \iir|Add1~29_sumout ;
wire \iir|add_cast[28]~3_combout ;
wire \iir|delay_section1[0][25]~_Duplicate_2_q ;
wire \iir|Mult2~70 ;
wire \iir|Mult2~9_sumout ;
wire \iir|Add1~25_sumout ;
wire \iir|add_cast[27]~2_combout ;
wire \iir|delay_section1[0][24]~_Duplicate_2_q ;
wire \iir|Mult2~69 ;
wire \iir|Mult2~5_sumout ;
wire \iir|Add1~21_sumout ;
wire \iir|add_cast[26]~1_combout ;
wire \iir|Mult1~399 ;
wire \iir|Mult1~727_sumout ;
wire \iir|Add0~49_sumout ;
wire \iir|Add1~53_sumout ;
wire \iir|add_cast[25]~0_combout ;
wire \iir|delay_section1[0][22]~_Duplicate_2_q ;
wire \iir|Mult2~390 ;
wire \iir|Mult2~787_sumout ;
wire \iir|Add1~121_sumout ;
wire \iir|add_cast[24]~9_combout ;
wire \iir|Mult1~408 ;
wire \iir|Mult1~42 ;
wire \iir|Mult1~5_sumout ;
wire \iir|Add0~46 ;
wire \iir|Add0~47 ;
wire \iir|Add0~10 ;
wire \iir|Add0~11 ;
wire \iir|Add0~13_sumout ;
wire \iir|Mult2~400 ;
wire \iir|Mult2~34 ;
wire \iir|Mult2~1_sumout ;
wire \iir|Add0~9_sumout ;
wire \iir|Add1~50 ;
wire \iir|Add1~14 ;
wire \iir|Add1~17_sumout ;
wire \iir|Add1~18 ;
wire \iir|Add1~10 ;
wire \iir|Add1~5_sumout ;
wire \iir|Add1~13_sumout ;
wire \iir|Equal2~0_combout ;
wire \iir|Add1~117_sumout ;
wire \iir|add_cast[23]~26_combout ;
wire \iir|Mult1~409 ;
wire \iir|Mult1~6 ;
wire \iir|Mult1~9_sumout ;
wire \iir|Add0~14 ;
wire \iir|Add0~15 ;
wire \iir|Add0~5_sumout ;
wire \iir|Add1~9_sumout ;
wire \iir|Equal3~0_combout ;
wire \iir|Add1~113_sumout ;
wire \iir|add_cast[22]~25_combout ;
wire \iir|delay_section1[0][19]~_Duplicate_2_q ;
wire \iir|Mult2~64 ;
wire \iir|Mult2~775_sumout ;
wire \iir|Add1~109_sumout ;
wire \iir|add_cast[21]~24_combout ;
wire \iir|Mult1~84 ;
wire \iir|Mult1~410 ;
wire \iir|Mult1~10 ;
wire \iir|Mult1~1_sumout ;
wire \iir|Add0~6 ;
wire \iir|Add0~7 ;
wire \iir|Add0~1_sumout ;
wire \iir|Add1~6 ;
wire \iir|Add1~1_sumout ;
wire \iir|Add2~130 ;
wire \iir|Add2~126 ;
wire \iir|Add2~122 ;
wire \iir|Add2~118 ;
wire \iir|Add2~50 ;
wire \iir|Add2~54 ;
wire \iir|Add2~58 ;
wire \iir|Add2~62 ;
wire \iir|Add2~66 ;
wire \iir|Add2~70 ;
wire \iir|Add2~74 ;
wire \iir|Add2~78 ;
wire \iir|Add2~82 ;
wire \iir|Add2~86 ;
wire \iir|Add2~90 ;
wire \iir|Add2~94 ;
wire \iir|Add2~98 ;
wire \iir|Add2~102 ;
wire \iir|Add2~106 ;
wire \iir|Add2~110 ;
wire \iir|Add2~114 ;
wire \iir|Add2~46 ;
wire \iir|Add2~1_sumout ;
wire \iir|delay_section1[1][23]~_Duplicate_2feeder_combout ;
wire \iir|delay_section1[1][23]~_Duplicate_2_q ;
wire \iir|delay_section1[1][22]~_Duplicate_2_q ;
wire \iir|Add2~45_sumout ;
wire \iir|delay_section1[1][21]~_Duplicate_2_q ;
wire \iir|Add2~113_sumout ;
wire \iir|Add2~109_sumout ;
wire \iir|delay_section1[1][20]~_Duplicate_2feeder_combout ;
wire \iir|delay_section1[1][20]~_Duplicate_2_q ;
wire \iir|delay_section1[1][19]~_Duplicate_2feeder_combout ;
wire \iir|delay_section1[1][19]~_Duplicate_2_q ;
wire \iir|Add2~105_sumout ;
wire \iir|delay_section1[1][18]~_Duplicate_2_q ;
wire \iir|Add2~101_sumout ;
wire \iir|Add2~97_sumout ;
wire \iir|delay_section1[1][17]~_Duplicate_2feeder_combout ;
wire \iir|delay_section1[1][17]~_Duplicate_2_q ;
wire \iir|delay_section1[1][16]~_Duplicate_2feeder_combout ;
wire \iir|delay_section1[1][16]~_Duplicate_2_q ;
wire \iir|Add2~93_sumout ;
wire \iir|Add2~89_sumout ;
wire \iir|delay_section1[1][15]~_Duplicate_2_q ;
wire \iir|delay_section1[1][14]~_Duplicate_2_q ;
wire \iir|Add2~85_sumout ;
wire \iir|delay_section1[1][13]~_Duplicate_2_q ;
wire \iir|Add2~81_sumout ;
wire \iir|delay_section1[1][12]~_Duplicate_2_q ;
wire \iir|Add2~77_sumout ;
wire \iir|Add2~73_sumout ;
wire \iir|delay_section1[1][11]~_Duplicate_2feeder_combout ;
wire \iir|delay_section1[1][11]~_Duplicate_2_q ;
wire \iir|Add2~69_sumout ;
wire \iir|delay_section1[1][10]~_Duplicate_2_q ;
wire \iir|Add2~65_sumout ;
wire \iir|delay_section1[1][9]~_Duplicate_2_q ;
wire \iir|delay_section1[1][8]~_Duplicate_2_q ;
wire \iir|Add2~61_sumout ;
wire \iir|delay_section1[1][7]~_Duplicate_2_q ;
wire \iir|Add2~57_sumout ;
wire \iir|delay_section1[1][6]~_Duplicate_2feeder_combout ;
wire \iir|delay_section1[1][6]~_Duplicate_2_q ;
wire \iir|Add2~53_sumout ;
wire \iir|Add2~49_sumout ;
wire \iir|delay_section1[1][5]~_Duplicate_2_q ;
wire \iir|delay_section1[1][4]~_Duplicate_2_q ;
wire \iir|Add2~117_sumout ;
wire \iir|Add2~121_sumout ;
wire \iir|delay_section1[1][3]~_Duplicate_2_q ;
wire \iir|delay_section1[1][2]~_Duplicate_2_q ;
wire \iir|Add2~125_sumout ;
wire \iir|Add2~129_sumout ;
wire \iir|delay_section1[1][1]~_Duplicate_2feeder_combout ;
wire \iir|delay_section1[1][1]~_Duplicate_2_q ;
wire \iir|delay_section1[0][0]~_Duplicate_2_q ;
wire \iir|delay_section1[1][0]~_Duplicate_2_q ;
wire \iir|Add3~138_cout ;
wire \iir|Add3~134_cout ;
wire \iir|Add3~130_cout ;
wire \iir|Add3~126_cout ;
wire \iir|Add3~122_cout ;
wire \iir|Add3~54 ;
wire \iir|Add3~58 ;
wire \iir|Add3~62 ;
wire \iir|Add3~66 ;
wire \iir|Add3~70 ;
wire \iir|Add3~74 ;
wire \iir|Add3~78 ;
wire \iir|Add3~82 ;
wire \iir|Add3~86 ;
wire \iir|Add3~90 ;
wire \iir|Add3~94 ;
wire \iir|Add3~98 ;
wire \iir|Add3~102 ;
wire \iir|Add3~106 ;
wire \iir|Add3~110 ;
wire \iir|Add3~114 ;
wire \iir|Add3~118 ;
wire \iir|Add3~50 ;
wire \iir|Add3~1_sumout ;
wire \iir|Add2~2 ;
wire \iir|Add2~5_sumout ;
wire \iir|delay_section1[1][24]~_Duplicate_2feeder_combout ;
wire \iir|delay_section1[1][24]~_Duplicate_2_q ;
wire \iir|Add3~2 ;
wire \iir|Add3~5_sumout ;
wire \iir|delay_section1[1][25]~_Duplicate_2feeder_combout ;
wire \iir|delay_section1[1][25]~_Duplicate_2_q ;
wire \iir|Add2~6 ;
wire \iir|Add2~9_sumout ;
wire \iir|Add3~6 ;
wire \iir|Add3~9_sumout ;
wire \iir|delay_section1[1][26]~_Duplicate_2_q ;
wire \iir|Add2~10 ;
wire \iir|Add2~13_sumout ;
wire \iir|Add3~10 ;
wire \iir|Add3~13_sumout ;
wire \iir|delay_section1[1][27]~_Duplicate_2_q ;
wire \iir|Add2~14 ;
wire \iir|Add2~17_sumout ;
wire \iir|Add3~14 ;
wire \iir|Add3~17_sumout ;
wire \iir|delay_section1[1][28]~_Duplicate_2_q ;
wire \iir|Add2~18 ;
wire \iir|Add2~21_sumout ;
wire \iir|Add3~18 ;
wire \iir|Add3~21_sumout ;
wire \iir|delay_section1[1][29]~_Duplicate_2_q ;
wire \iir|Add2~22 ;
wire \iir|Add2~25_sumout ;
wire \iir|Add3~22 ;
wire \iir|Add3~25_sumout ;
wire \iir|delay_section1[1][30]~_Duplicate_2_q ;
wire \iir|Add2~26 ;
wire \iir|Add2~29_sumout ;
wire \iir|Add3~26 ;
wire \iir|Add3~29_sumout ;
wire \iir|delay_section1[1][31]~_Duplicate_2feeder_combout ;
wire \iir|delay_section1[1][31]~_Duplicate_2_q ;
wire \iir|Add2~30 ;
wire \iir|Add2~33_sumout ;
wire \iir|Add3~30 ;
wire \iir|Add3~33_sumout ;
wire \iir|Add2~34 ;
wire \iir|Add2~37_sumout ;
wire \iir|Add3~34 ;
wire \iir|Add3~37_sumout ;
wire \iir|Add2~38 ;
wire \iir|Add2~41_sumout ;
wire \iir|Add3~38 ;
wire \iir|Add3~41_sumout ;
wire \iir|Add3~42 ;
wire \iir|Add3~45_sumout ;
wire \iir|Add3~53_sumout ;
wire \iir|Add3~57_sumout ;
wire \iir|Add3~61_sumout ;
wire \iir|Add3~65_sumout ;
wire \iir|Add3~69_sumout ;
wire \iir|Add3~73_sumout ;
wire \iir|Add3~77_sumout ;
wire \iir|Add3~81_sumout ;
wire \iir|Add3~85_sumout ;
wire \iir|Add3~89_sumout ;
wire \iir|Add3~93_sumout ;
wire \iir|Add3~97_sumout ;
wire \iir|Add3~101_sumout ;
wire \iir|Add3~105_sumout ;
wire \iir|Add3~109_sumout ;
wire \iir|Add3~113_sumout ;
wire \iir|Add3~117_sumout ;
wire \iir|Add3~49_sumout ;
wire \iir|Mult3~334 ;
wire \iir|Mult3~335 ;
wire \iir|Mult3~336 ;
wire \iir|Mult3~337 ;
wire \iir|Mult3~338 ;
wire \iir|Mult3~339 ;
wire \iir|Mult3~340 ;
wire \iir|Mult3~341 ;
wire \iir|Mult3~342 ;
wire \iir|Mult3~343 ;
wire \iir|Mult3~344 ;
wire \iir|Mult3~345 ;
wire \iir|Mult3~346 ;
wire \iir|Mult3~347 ;
wire \iir|Mult3~348 ;
wire \iir|Mult3~349 ;
wire \iir|delay_section2[0][19]~_Duplicate_2_q ;
wire \iir|delay_section2[0][20]~_Duplicate_2_q ;
wire \iir|delay_section2[0][21]~_Duplicate_2_q ;
wire \iir|delay_section2[0][22]~_Duplicate_2feeder_combout ;
wire \iir|delay_section2[0][22]~_Duplicate_2_q ;
wire \iir|delay_section2[0][23]~_Duplicate_2_q ;
wire \iir|delay_section2[0][24]~_Duplicate_2_q ;
wire \iir|delay_section2[0][25]~_Duplicate_2_q ;
wire \iir|Mult4~479 ;
wire \iir|Mult4~478 ;
wire \iir|delay_section2[0][30]~_Duplicate_2_q ;
wire \iir|delay_section2[0][31]~_Duplicate_2_q ;
wire \iir|delay_section2[0][0]~_Duplicate_2_q ;
wire \iir|delay_section2[0][1]~_Duplicate_2_q ;
wire \iir|delay_section2[0][3]~_Duplicate_2_q ;
wire \iir|delay_section2[0][10]~_Duplicate_2feeder_combout ;
wire \iir|delay_section2[0][10]~_Duplicate_2_q ;
wire \iir|delay_section2[0][11]~_Duplicate_2_q ;
wire \iir|Mult4~466 ;
wire \iir|Mult4~143 ;
wire \iir|Mult4~465_resulta ;
wire \iir|Mult4~141 ;
wire \iir|Mult4~839 ;
wire \iir|Mult4~140 ;
wire \iir|Mult4~838 ;
wire \iir|Mult4~139 ;
wire \iir|Mult4~837 ;
wire \iir|Mult4~836 ;
wire \iir|Mult4~138 ;
wire \iir|Mult4~137 ;
wire \iir|Mult4~835 ;
wire \iir|Mult4~136 ;
wire \iir|Mult4~135 ;
wire \iir|Mult4~134 ;
wire \iir|Mult4~832 ;
wire \iir|Mult4~831 ;
wire \iir|Mult4~133 ;
wire \iir|Mult4~132 ;
wire \iir|Mult4~830 ;
wire \iir|Mult4~829 ;
wire \iir|Mult4~131 ;
wire \iir|Mult4~828 ;
wire \iir|Mult4~130 ;
wire \iir|Mult4~129 ;
wire \iir|Mult4~827 ;
wire \iir|Mult4~128 ;
wire \iir|Mult4~127 ;
wire \iir|Mult4~825 ;
wire \iir|Mult4~824 ;
wire \iir|Mult4~125 ;
wire \iir|Mult4~823 ;
wire \iir|Mult4~822 ;
wire \iir|Mult4~124_resulta ;
wire \iir|Mult4~1163 ;
wire \iir|Mult4~1159 ;
wire \iir|Mult4~1155 ;
wire \iir|Mult4~1151 ;
wire \iir|Mult4~1147 ;
wire \iir|Mult4~1143 ;
wire \iir|Mult4~1139 ;
wire \iir|Mult4~14 ;
wire \iir|Mult4~18 ;
wire \iir|Mult4~22 ;
wire \iir|Mult4~26 ;
wire \iir|Mult4~30 ;
wire \iir|Mult4~34 ;
wire \iir|Mult4~38 ;
wire \iir|Mult4~42 ;
wire \iir|Mult4~46 ;
wire \iir|Mult4~50 ;
wire \iir|Mult4~54 ;
wire \iir|Mult4~58 ;
wire \iir|Mult4~61_sumout ;
wire \iir|Mult4~53_sumout ;
wire \iir|Mult4~49_sumout ;
wire \iir|Mult4~45_sumout ;
wire \iir|Mult4~41_sumout ;
wire \iir|Mult4~37_sumout ;
wire \iir|Mult4~25_sumout ;
wire \iir|Mult4~21_sumout ;
wire \iir|Mult4~17_sumout ;
wire \iir|Mult4~13_sumout ;
wire \iir|Mult4~1138_sumout ;
wire \iir|Mult4~1142_sumout ;
wire \iir|Mult4~1150_sumout ;
wire \iir|Mult4~1158_sumout ;
wire \iir|Mult4~1162_sumout ;
wire \iir|Add4~154 ;
wire \iir|Add4~155 ;
wire \iir|Add4~150 ;
wire \iir|Add4~151 ;
wire \iir|Add4~146 ;
wire \iir|Add4~147 ;
wire \iir|Add4~142 ;
wire \iir|Add4~143 ;
wire \iir|Add4~138 ;
wire \iir|Add4~139 ;
wire \iir|Add4~134 ;
wire \iir|Add4~135 ;
wire \iir|Add4~130 ;
wire \iir|Add4~131 ;
wire \iir|Add4~126 ;
wire \iir|Add4~127 ;
wire \iir|Add4~122 ;
wire \iir|Add4~123 ;
wire \iir|Add4~18 ;
wire \iir|Add4~19 ;
wire \iir|Add4~22 ;
wire \iir|Add4~23 ;
wire \iir|Add4~26 ;
wire \iir|Add4~27 ;
wire \iir|Add4~30 ;
wire \iir|Add4~31 ;
wire \iir|Add4~34 ;
wire \iir|Add4~35 ;
wire \iir|Add4~38 ;
wire \iir|Add4~39 ;
wire \iir|Add4~42 ;
wire \iir|Add4~43 ;
wire \iir|Add4~46 ;
wire \iir|Add4~47 ;
wire \iir|Add4~50 ;
wire \iir|Add4~51 ;
wire \iir|Add4~54 ;
wire \iir|Add4~55 ;
wire \iir|Add4~58 ;
wire \iir|Add4~59 ;
wire \iir|Add4~62 ;
wire \iir|Add4~63 ;
wire \iir|Add4~65_sumout ;
wire \iir|delay_section2[0][17]~_Duplicate_2_q ;
wire \iir|Mult5~131 ;
wire \iir|Mult5~454 ;
wire \iir|Mult5~453_resulta ;
wire \iir|Mult5~130 ;
wire \iir|Mult5~827 ;
wire \iir|Mult5~128 ;
wire \iir|Mult5~127 ;
wire \iir|Mult5~126 ;
wire \iir|Mult5~823 ;
wire \iir|Mult5~822 ;
wire \iir|Mult5~124 ;
wire \iir|Mult5~821 ;
wire \iir|Mult5~123 ;
wire \iir|Mult5~820 ;
wire \iir|Mult5~121 ;
wire \iir|Mult5~120 ;
wire \iir|Mult5~817 ;
wire \iir|Mult5~816 ;
wire \iir|Mult5~117 ;
wire \iir|Mult5~814 ;
wire \iir|Mult5~116 ;
wire \iir|Mult5~813 ;
wire \iir|Mult5~114 ;
wire \iir|Mult5~812 ;
wire \iir|Mult5~811 ;
wire \iir|Mult5~113 ;
wire \iir|Mult5~810 ;
wire \iir|Mult5~112_resulta ;
wire \iir|Mult5~1151 ;
wire \iir|Mult5~1147 ;
wire \iir|Mult5~1143 ;
wire \iir|Mult5~1139 ;
wire \iir|Mult5~1135 ;
wire \iir|Mult5~1131 ;
wire \iir|Mult5~1127 ;
wire \iir|Mult5~6 ;
wire \iir|Mult5~10 ;
wire \iir|Mult5~14 ;
wire \iir|Mult5~18 ;
wire \iir|Mult5~22 ;
wire \iir|Mult5~26 ;
wire \iir|Mult5~30 ;
wire \iir|Mult5~34 ;
wire \iir|Mult5~38 ;
wire \iir|Mult5~42 ;
wire \iir|Mult5~46 ;
wire \iir|Mult5~50 ;
wire \iir|Mult5~53_sumout ;
wire \iir|Mult5~49_sumout ;
wire \iir|Add4~57_sumout ;
wire \iir|Add4~53_sumout ;
wire \iir|Add4~49_sumout ;
wire \iir|Add4~45_sumout ;
wire \iir|Add4~41_sumout ;
wire \iir|Mult5~25_sumout ;
wire \iir|Mult5~21_sumout ;
wire \iir|Add4~29_sumout ;
wire \iir|Add4~25_sumout ;
wire \iir|Add4~21_sumout ;
wire \iir|Add4~17_sumout ;
wire \iir|Add4~121_sumout ;
wire \iir|Add4~125_sumout ;
wire \iir|Mult5~1134_sumout ;
wire \iir|Add4~133_sumout ;
wire \iir|Mult5~1142_sumout ;
wire \iir|Add4~141_sumout ;
wire \iir|Mult5~1146_sumout ;
wire \iir|Mult5~1150_sumout ;
wire \iir|Add4~145_sumout ;
wire \iir|Add4~149_sumout ;
wire \iir|Add4~153_sumout ;
wire \iir|Add5~158_cout ;
wire \iir|Add5~154_cout ;
wire \iir|Add5~150_cout ;
wire \iir|Add5~146_cout ;
wire \iir|Add5~142 ;
wire \iir|Add5~138 ;
wire \iir|Add5~134 ;
wire \iir|Add5~130 ;
wire \iir|Add5~126 ;
wire \iir|Add5~22 ;
wire \iir|Add5~26 ;
wire \iir|Add5~30 ;
wire \iir|Add5~34 ;
wire \iir|Add5~38 ;
wire \iir|Add5~42 ;
wire \iir|Add5~46 ;
wire \iir|Add5~50 ;
wire \iir|Add5~54 ;
wire \iir|Add5~58 ;
wire \iir|Add5~62 ;
wire \iir|Add5~66 ;
wire \iir|Add5~69_sumout ;
wire \iir|add_cast_4[20]~13_combout ;
wire \iir|Mult4~142 ;
wire \iir|Mult4~57_sumout ;
wire \iir|Add4~61_sumout ;
wire \iir|Add5~65_sumout ;
wire \iir|add_cast_4[19]~12_combout ;
wire \iir|delay_section2[0][16]~_Duplicate_2_q ;
wire \iir|Mult5~129 ;
wire \iir|Mult5~45_sumout ;
wire \iir|Add5~61_sumout ;
wire \iir|add_cast_4[18]~11_combout ;
wire \iir|delay_section2[0][15]~_Duplicate_2_q ;
wire \iir|Mult5~826 ;
wire \iir|Mult5~41_sumout ;
wire \iir|Add5~57_sumout ;
wire \iir|add_cast_4[17]~10_combout ;
wire \iir|delay_section2[0][14]~_Duplicate_2_q ;
wire \iir|Mult5~825 ;
wire \iir|Mult5~37_sumout ;
wire \iir|Add5~53_sumout ;
wire \iir|add_cast_4[16]~9_combout ;
wire \iir|delay_section2[0][13]~_Duplicate_2_q ;
wire \iir|Mult5~824 ;
wire \iir|Mult5~33_sumout ;
wire \iir|Add5~49_sumout ;
wire \iir|add_cast_4[15]~8_combout ;
wire \iir|delay_section2[0][12]~_Duplicate_2_q ;
wire \iir|Mult5~125 ;
wire \iir|Mult5~29_sumout ;
wire \iir|Add5~45_sumout ;
wire \iir|add_cast_4[14]~7_combout ;
wire \iir|Mult4~834 ;
wire \iir|Mult4~33_sumout ;
wire \iir|Add4~37_sumout ;
wire \iir|Add5~41_sumout ;
wire \iir|add_cast_4[13]~6_combout ;
wire \iir|Mult4~833 ;
wire \iir|Mult4~29_sumout ;
wire \iir|Add4~33_sumout ;
wire \iir|Add5~37_sumout ;
wire \iir|add_cast_4[12]~5_combout ;
wire \iir|delay_section2[0][9]~_Duplicate_2_q ;
wire \iir|Mult5~122 ;
wire \iir|Mult5~17_sumout ;
wire \iir|Add5~33_sumout ;
wire \iir|add_cast_4[11]~4_combout ;
wire \iir|delay_section2[0][8]~_Duplicate_2_q ;
wire \iir|Mult5~819 ;
wire \iir|Mult5~13_sumout ;
wire \iir|Add5~29_sumout ;
wire \iir|add_cast_4[10]~3_combout ;
wire \iir|delay_section2[0][7]~_Duplicate_2_q ;
wire \iir|Mult5~818 ;
wire \iir|Mult5~9_sumout ;
wire \iir|Add5~25_sumout ;
wire \iir|add_cast_4[9]~2_combout ;
wire \iir|delay_section2[0][6]~_Duplicate_2feeder_combout ;
wire \iir|delay_section2[0][6]~_Duplicate_2_q ;
wire \iir|Mult5~119 ;
wire \iir|Mult5~5_sumout ;
wire \iir|Add5~21_sumout ;
wire \iir|add_cast_4[8]~1_combout ;
wire \iir|delay_section2[0][5]~_Duplicate_2feeder_combout ;
wire \iir|delay_section2[0][5]~_Duplicate_2_q ;
wire \iir|Mult5~118 ;
wire \iir|Mult5~1126_sumout ;
wire \iir|Add5~125_sumout ;
wire \iir|add_cast_4[7]~0_combout ;
wire \iir|delay_section2[0][4]~_Duplicate_2feeder_combout ;
wire \iir|delay_section2[0][4]~_Duplicate_2_q ;
wire \iir|Mult5~815 ;
wire \iir|Mult5~1130_sumout ;
wire \iir|Add5~129_sumout ;
wire \iir|add_cast_4[6]~27_combout ;
wire \iir|Mult4~826 ;
wire \iir|Mult4~1146_sumout ;
wire \iir|Add4~129_sumout ;
wire \iir|Add5~133_sumout ;
wire \iir|add_cast_4[5]~28_combout ;
wire \iir|delay_section2[0][2]~_Duplicate_2_q ;
wire \iir|Mult5~115 ;
wire \iir|Mult5~1138_sumout ;
wire \iir|Add5~137_sumout ;
wire \iir|add_cast_4[4]~29_combout ;
wire \iir|Mult4~126 ;
wire \iir|Mult4~1154_sumout ;
wire \iir|Add4~137_sumout ;
wire \iir|Add5~141_sumout ;
wire \iir|add_cast_4[3]~30_combout ;
wire \iir|Mult4~154 ;
wire \iir|Mult4~477 ;
wire \iir|Mult4~476 ;
wire \iir|Mult4~153 ;
wire \iir|Mult4~152 ;
wire \iir|Mult4~475 ;
wire \iir|Mult4~151 ;
wire \iir|Mult4~474 ;
wire \iir|Mult4~150 ;
wire \iir|Mult4~149 ;
wire \iir|Mult4~148 ;
wire \iir|Mult4~147 ;
wire \iir|Mult4~146 ;
wire \iir|Mult4~145 ;
wire \iir|Mult4~468 ;
wire \iir|Mult4~467 ;
wire \iir|Mult4~144 ;
wire \iir|Mult4~62 ;
wire \iir|Mult4~66 ;
wire \iir|Mult4~70 ;
wire \iir|Mult4~74 ;
wire \iir|Mult4~78 ;
wire \iir|Mult4~82 ;
wire \iir|Mult4~86 ;
wire \iir|Mult4~90 ;
wire \iir|Mult4~94 ;
wire \iir|Mult4~98 ;
wire \iir|Mult4~102 ;
wire \iir|Mult4~106 ;
wire \iir|Mult4~110 ;
wire \iir|Mult4~113_sumout ;
wire \iir|Mult4~105_sumout ;
wire \iir|Mult4~101_sumout ;
wire \iir|Mult4~97_sumout ;
wire \iir|Mult4~93_sumout ;
wire \iir|Mult4~69_sumout ;
wire \iir|Mult4~65_sumout ;
wire \iir|Add4~66 ;
wire \iir|Add4~67 ;
wire \iir|Add4~70 ;
wire \iir|Add4~71 ;
wire \iir|Add4~74 ;
wire \iir|Add4~75 ;
wire \iir|Add4~78 ;
wire \iir|Add4~79 ;
wire \iir|Add4~82 ;
wire \iir|Add4~83 ;
wire \iir|Add4~86 ;
wire \iir|Add4~87 ;
wire \iir|Add4~90 ;
wire \iir|Add4~91 ;
wire \iir|Add4~94 ;
wire \iir|Add4~95 ;
wire \iir|Add4~98 ;
wire \iir|Add4~99 ;
wire \iir|Add4~102 ;
wire \iir|Add4~103 ;
wire \iir|Add4~106 ;
wire \iir|Add4~107 ;
wire \iir|Add4~110 ;
wire \iir|Add4~111 ;
wire \iir|Add4~114 ;
wire \iir|Add4~115 ;
wire \iir|Add4~117_sumout ;
wire \iir|Mult5~466 ;
wire \iir|Mult5~143 ;
wire \iir|Mult5~465 ;
wire \iir|Mult5~141 ;
wire \iir|Mult5~463 ;
wire \iir|Mult5~462 ;
wire \iir|Mult5~461 ;
wire \iir|Mult5~138 ;
wire \iir|Mult5~460 ;
wire \iir|Mult5~137 ;
wire \iir|Mult5~459 ;
wire \iir|Mult5~136 ;
wire \iir|Mult5~135 ;
wire \iir|Mult5~458 ;
wire \iir|Mult5~134 ;
wire \iir|Mult5~457 ;
wire \iir|Mult5~456 ;
wire \iir|Mult5~133 ;
wire \iir|Mult5~132 ;
wire \iir|Mult5~455 ;
wire \iir|Mult5~54 ;
wire \iir|Mult5~58 ;
wire \iir|Mult5~62 ;
wire \iir|Mult5~66 ;
wire \iir|Mult5~70 ;
wire \iir|Mult5~74 ;
wire \iir|Mult5~78 ;
wire \iir|Mult5~82 ;
wire \iir|Mult5~86 ;
wire \iir|Mult5~90 ;
wire \iir|Mult5~94 ;
wire \iir|Mult5~98 ;
wire \iir|Mult5~101_sumout ;
wire \iir|Add4~109_sumout ;
wire \iir|Add4~105_sumout ;
wire \iir|Add4~101_sumout ;
wire \iir|Add4~97_sumout ;
wire \iir|Mult5~81_sumout ;
wire \iir|Mult5~77_sumout ;
wire \iir|Mult5~73_sumout ;
wire \iir|Mult5~69_sumout ;
wire \iir|Mult5~65_sumout ;
wire \iir|Add4~73_sumout ;
wire \iir|Mult5~61_sumout ;
wire \iir|Mult5~57_sumout ;
wire \iir|Add4~69_sumout ;
wire \iir|Add5~70 ;
wire \iir|Add5~74 ;
wire \iir|Add5~78 ;
wire \iir|Add5~82 ;
wire \iir|Add5~86 ;
wire \iir|Add5~90 ;
wire \iir|Add5~94 ;
wire \iir|Add5~98 ;
wire \iir|Add5~102 ;
wire \iir|Add5~106 ;
wire \iir|Add5~110 ;
wire \iir|Add5~114 ;
wire \iir|Add5~118 ;
wire \iir|Add5~121_sumout ;
wire \iir|add_cast_4[33]~26_combout ;
wire \iir|Mult4~155 ;
wire \iir|Mult4~109_sumout ;
wire \iir|Add4~113_sumout ;
wire \iir|Add5~117_sumout ;
wire \iir|add_cast_4[32]~25_combout ;
wire \iir|delay_section2[0][29]~_Duplicate_2_q ;
wire \iir|Mult5~142 ;
wire \iir|Mult5~97_sumout ;
wire \iir|Add5~113_sumout ;
wire \iir|add_cast_4[31]~24_combout ;
wire \iir|delay_section2[0][28]~_Duplicate_2_q ;
wire \iir|Mult5~464 ;
wire \iir|Mult5~93_sumout ;
wire \iir|Add5~109_sumout ;
wire \iir|add_cast_4[30]~23_combout ;
wire \iir|delay_section2[0][27]~_Duplicate_2_q ;
wire \iir|Mult5~140 ;
wire \iir|Mult5~89_sumout ;
wire \iir|Add5~105_sumout ;
wire \iir|add_cast_4[29]~22_combout ;
wire \iir|delay_section2[0][26]~_Duplicate_2_q ;
wire \iir|Mult5~139 ;
wire \iir|Mult5~85_sumout ;
wire \iir|Add5~101_sumout ;
wire \iir|add_cast_4[28]~21_combout ;
wire \iir|Mult4~473 ;
wire \iir|Mult4~89_sumout ;
wire \iir|Add4~93_sumout ;
wire \iir|Add5~97_sumout ;
wire \iir|add_cast_4[27]~20_combout ;
wire \iir|Mult4~472 ;
wire \iir|Mult4~85_sumout ;
wire \iir|Add4~89_sumout ;
wire \iir|Add5~93_sumout ;
wire \iir|add_cast_4[26]~19_combout ;
wire \iir|Mult4~471 ;
wire \iir|Mult4~81_sumout ;
wire \iir|Add4~85_sumout ;
wire \iir|Add5~89_sumout ;
wire \iir|add_cast_4[25]~18_combout ;
wire \iir|Mult4~470 ;
wire \iir|Mult4~77_sumout ;
wire \iir|Add4~81_sumout ;
wire \iir|Add5~85_sumout ;
wire \iir|add_cast_4[24]~17_combout ;
wire \iir|Mult4~469 ;
wire \iir|Mult4~73_sumout ;
wire \iir|Add4~77_sumout ;
wire \iir|Add5~81_sumout ;
wire \iir|add_cast_4[23]~16_combout ;
wire \iir|Mult4~481 ;
wire \iir|Mult4~480 ;
wire \iir|Mult4~114 ;
wire \iir|Mult4~6 ;
wire \iir|Mult4~9_sumout ;
wire \iir|Mult4~5_sumout ;
wire \iir|Add4~118 ;
wire \iir|Add4~119 ;
wire \iir|Add4~10 ;
wire \iir|Add4~11 ;
wire \iir|Add4~14 ;
wire \iir|Add4~15 ;
wire \iir|Add4~5_sumout ;
wire \iir|Add4~13_sumout ;
wire \iir|Add4~9_sumout ;
wire \iir|Add5~122 ;
wire \iir|Add5~14 ;
wire \iir|Add5~18 ;
wire \iir|Add5~9_sumout ;
wire \iir|Add5~13_sumout ;
wire \iir|Add5~10 ;
wire \iir|Add5~5_sumout ;
wire \iir|Equal11~0_combout ;
wire \iir|Add5~77_sumout ;
wire \iir|add_cast_4[22]~15_combout ;
wire \iir|Mult4~156 ;
wire \iir|Mult4~482 ;
wire \iir|Mult4~10 ;
wire \iir|Mult4~1_sumout ;
wire \iir|Add4~6 ;
wire \iir|Add4~7 ;
wire \iir|Add4~1_sumout ;
wire \iir|Add5~6 ;
wire \iir|Add5~1_sumout ;
wire \iir|Add5~73_sumout ;
wire \iir|add_cast_4[21]~14_combout ;
wire \iir|delay_section2[0][18]~_Duplicate_2_q ;
wire \iir|Mult5~144 ;
wire \iir|Mult5~467 ;
wire \iir|Mult5~102 ;
wire \iir|Mult5~1_sumout ;
wire \iir|Add5~17_sumout ;
wire \iir|Equal10~0_combout ;
wire \iir|Add6~130 ;
wire \iir|Add6~126 ;
wire \iir|Add6~122 ;
wire \iir|Add6~118 ;
wire \iir|Add6~1_sumout ;
wire \iir|delay_section2[1][5]~_Duplicate_2_q ;
wire \iir|delay_section2[1][4]~_Duplicate_2_q ;
wire \iir|Add6~117_sumout ;
wire \iir|Add6~121_sumout ;
wire \iir|delay_section2[1][3]~_Duplicate_2_q ;
wire \iir|Add6~125_sumout ;
wire \iir|delay_section2[1][2]~_Duplicate_2_q ;
wire \iir|delay_section2[1][1]~_Duplicate_2feeder_combout ;
wire \iir|delay_section2[1][1]~_Duplicate_2_q ;
wire \iir|Add6~129_sumout ;
wire \iir|delay_section2[1][0]~_Duplicate_2_q ;
wire \iir|Add7~138_cout ;
wire \iir|Add7~134_cout ;
wire \iir|Add7~130_cout ;
wire \iir|Add7~126_cout ;
wire \iir|Add7~122_cout ;
wire \iir|Add7~1_sumout ;
wire \iir|output_register[0]~feeder_combout ;
wire \iir|Add6~2 ;
wire \iir|Add6~5_sumout ;
wire \iir|delay_section2[1][6]~_Duplicate_2_q ;
wire \iir|Add7~2 ;
wire \iir|Add7~5_sumout ;
wire \iir|delay_section2[1][7]~_Duplicate_2_q ;
wire \iir|Add6~6 ;
wire \iir|Add6~9_sumout ;
wire \iir|Add7~6 ;
wire \iir|Add7~9_sumout ;
wire \iir|output_register[2]~feeder_combout ;
wire \iir|Add6~10 ;
wire \iir|Add6~13_sumout ;
wire \iir|delay_section2[1][8]~_Duplicate_2_q ;
wire \iir|Add7~10 ;
wire \iir|Add7~13_sumout ;
wire \iir|output_register[3]~feeder_combout ;
wire \iir|Add6~14 ;
wire \iir|Add6~17_sumout ;
wire \iir|delay_section2[1][9]~_Duplicate_2_q ;
wire \iir|Add7~14 ;
wire \iir|Add7~17_sumout ;
wire \iir|Add6~18 ;
wire \iir|Add6~21_sumout ;
wire \iir|delay_section2[1][10]~_Duplicate_2feeder_combout ;
wire \iir|delay_section2[1][10]~_Duplicate_2_q ;
wire \iir|Add7~18 ;
wire \iir|Add7~21_sumout ;
wire \iir|Add6~22 ;
wire \iir|Add6~25_sumout ;
wire \iir|delay_section2[1][11]~_Duplicate_2_q ;
wire \iir|Add7~22 ;
wire \iir|Add7~25_sumout ;
wire \iir|delay_section2[1][12]~_Duplicate_2feeder_combout ;
wire \iir|delay_section2[1][12]~_Duplicate_2_q ;
wire \iir|Add6~26 ;
wire \iir|Add6~29_sumout ;
wire \iir|Add7~26 ;
wire \iir|Add7~29_sumout ;
wire \iir|delay_section2[1][13]~_Duplicate_2_q ;
wire \iir|Add6~30 ;
wire \iir|Add6~33_sumout ;
wire \iir|Add7~30 ;
wire \iir|Add7~33_sumout ;
wire \iir|delay_section2[1][14]~_Duplicate_2_q ;
wire \iir|Add6~34 ;
wire \iir|Add6~37_sumout ;
wire \iir|Add7~34 ;
wire \iir|Add7~37_sumout ;
wire \iir|delay_section2[1][15]~_Duplicate_2feeder_combout ;
wire \iir|delay_section2[1][15]~_Duplicate_2_q ;
wire \iir|Add6~38 ;
wire \iir|Add6~41_sumout ;
wire \iir|Add7~38 ;
wire \iir|Add7~41_sumout ;
wire \iir|delay_section2[1][16]~_Duplicate_2_q ;
wire \iir|Add6~42 ;
wire \iir|Add6~45_sumout ;
wire \iir|Add7~42 ;
wire \iir|Add7~45_sumout ;
wire \iir|delay_section2[1][17]~_Duplicate_2feeder_combout ;
wire \iir|delay_section2[1][17]~_Duplicate_2_q ;
wire \iir|Add6~46 ;
wire \iir|Add6~49_sumout ;
wire \iir|Add7~46 ;
wire \iir|Add7~49_sumout ;
wire \iir|Add6~50 ;
wire \iir|Add6~53_sumout ;
wire \iir|delay_section2[1][18]~_Duplicate_2feeder_combout ;
wire \iir|delay_section2[1][18]~_Duplicate_2_q ;
wire \iir|Add7~50 ;
wire \iir|Add7~53_sumout ;
wire \iir|delay_section2[1][19]~_Duplicate_2_q ;
wire \iir|Add6~54 ;
wire \iir|Add6~57_sumout ;
wire \iir|Add7~54 ;
wire \iir|Add7~57_sumout ;
wire \iir|delay_section2[1][20]~_Duplicate_2_q ;
wire \iir|Add6~58 ;
wire \iir|Add6~61_sumout ;
wire \iir|Add7~58 ;
wire \iir|Add7~61_sumout ;
wire \iir|Add6~62 ;
wire \iir|Add6~65_sumout ;
wire \iir|delay_section2[1][21]~_Duplicate_2feeder_combout ;
wire \iir|delay_section2[1][21]~_Duplicate_2_q ;
wire \iir|Add7~62 ;
wire \iir|Add7~65_sumout ;
wire \iir|delay_section2[1][22]~_Duplicate_2_q ;
wire \iir|Add6~66 ;
wire \iir|Add6~69_sumout ;
wire \iir|Add7~66 ;
wire \iir|Add7~69_sumout ;
wire \iir|Add6~70 ;
wire \iir|Add6~73_sumout ;
wire \iir|delay_section2[1][23]~_Duplicate_2feeder_combout ;
wire \iir|delay_section2[1][23]~_Duplicate_2_q ;
wire \iir|Add7~70 ;
wire \iir|Add7~73_sumout ;
wire \iir|Add6~74 ;
wire \iir|Add6~77_sumout ;
wire \iir|delay_section2[1][24]~_Duplicate_2feeder_combout ;
wire \iir|delay_section2[1][24]~_Duplicate_2_q ;
wire \iir|Add7~74 ;
wire \iir|Add7~77_sumout ;
wire \iir|delay_section2[1][25]~_Duplicate_2feeder_combout ;
wire \iir|delay_section2[1][25]~_Duplicate_2_q ;
wire \iir|Add6~78 ;
wire \iir|Add6~81_sumout ;
wire \iir|Add7~78 ;
wire \iir|Add7~81_sumout ;
wire \iir|Add6~82 ;
wire \iir|Add6~85_sumout ;
wire \iir|delay_section2[1][26]~_Duplicate_2_q ;
wire \iir|Add7~82 ;
wire \iir|Add7~85_sumout ;
wire \iir|delay_section2[1][27]~_Duplicate_2_q ;
wire \iir|Add6~86 ;
wire \iir|Add6~89_sumout ;
wire \iir|Add7~86 ;
wire \iir|Add7~89_sumout ;
wire \iir|Add6~90 ;
wire \iir|Add6~93_sumout ;
wire \iir|delay_section2[1][28]~_Duplicate_2feeder_combout ;
wire \iir|delay_section2[1][28]~_Duplicate_2_q ;
wire \iir|Add7~90 ;
wire \iir|Add7~93_sumout ;
wire \iir|Add6~94 ;
wire \iir|Add6~97_sumout ;
wire \iir|delay_section2[1][29]~_Duplicate_2feeder_combout ;
wire \iir|delay_section2[1][29]~_Duplicate_2_q ;
wire \iir|Add7~94 ;
wire \iir|Add7~97_sumout ;
wire \iir|Add6~98 ;
wire \iir|Add6~101_sumout ;
wire \iir|delay_section2[1][30]~_Duplicate_2_q ;
wire \iir|Add7~98 ;
wire \iir|Add7~101_sumout ;
wire \iir|delay_section2[1][31]~_Duplicate_2_q ;
wire \iir|Add6~102 ;
wire \iir|Add6~105_sumout ;
wire \iir|Add7~102 ;
wire \iir|Add7~105_sumout ;
wire \iir|Add6~106 ;
wire \iir|Add6~109_sumout ;
wire \iir|Add7~106 ;
wire \iir|Add7~109_sumout ;
wire \iir|Add6~110 ;
wire \iir|Add6~113_sumout ;
wire \iir|Add7~110 ;
wire \iir|Add7~113_sumout ;
wire \iir|Add7~114 ;
wire \iir|Add7~117_sumout ;
wire \iir|output_register[29]~feeder_combout ;
wire \iir|output_register[30]~feeder_combout ;
wire \iir|output_register[31]~feeder_combout ;
wire \cic|Add0~1_sumout ;
wire \cic|first_comb_mem_rtl_0|auto_generated|cntr5|counter_comb_bita0~sumout ;
wire \cic|first_comb_mem_rtl_0|auto_generated|cntr5|counter_reg_bit0~q ;
wire \cic|first_comb_mem_rtl_0|auto_generated|cntr5|counter_comb_bita0~COUT ;
wire \cic|first_comb_mem_rtl_0|auto_generated|cntr5|counter_comb_bita1~sumout ;
wire \cic|first_comb_mem_rtl_0|auto_generated|cntr5|counter_reg_bit1~0_combout ;
wire \cic|first_comb_mem_rtl_0|auto_generated|cntr5|counter_reg_bit1~q ;
wire \cic|first_comb_mem_rtl_0|auto_generated|cntr5|counter_comb_bita1~COUT ;
wire \cic|first_comb_mem_rtl_0|auto_generated|cntr5|counter_comb_bita2~sumout ;
wire \cic|first_comb_mem_rtl_0|auto_generated|cntr5|counter_reg_bit2~0_combout ;
wire \cic|first_comb_mem_rtl_0|auto_generated|cntr5|counter_reg_bit2~q ;
wire \cic|first_comb_mem_rtl_0|auto_generated|cntr5|counter_comb_bita2~COUT ;
wire \cic|first_comb_mem_rtl_0|auto_generated|cntr5|counter_comb_bita3~sumout ;
wire \cic|first_comb_mem_rtl_0|auto_generated|cntr5|counter_reg_bit3~0_combout ;
wire \cic|first_comb_mem_rtl_0|auto_generated|cntr5|counter_reg_bit3~q ;
wire \cic|first_comb_mem_rtl_0|auto_generated|cntr5|counter_comb_bita3~COUT ;
wire \cic|first_comb_mem_rtl_0|auto_generated|cntr5|counter_comb_bita3~1_sumout ;
wire \cic|first_comb_mem_rtl_0|auto_generated|dffe6~0_combout ;
wire \cic|first_comb_mem_rtl_0|auto_generated|dffe6~q ;
wire \cic|Add0~2 ;
wire \cic|Add0~5_sumout ;
wire \cic|Add0~6 ;
wire \cic|Add0~9_sumout ;
wire \cic|Add0~10 ;
wire \cic|Add0~13_sumout ;
wire \cic|Add0~14 ;
wire \cic|Add0~17_sumout ;
wire \cic|Add0~18 ;
wire \cic|Add0~21_sumout ;
wire \cic|Add0~22 ;
wire \cic|Add0~25_sumout ;
wire \cic|Add0~26 ;
wire \cic|Add0~29_sumout ;
wire \cic|Add0~30 ;
wire \cic|Add0~33_sumout ;
wire \cic|first_integrator[8]~DUPLICATE_q ;
wire \cic|Add0~34 ;
wire \cic|Add0~37_sumout ;
wire \cic|Add0~38 ;
wire \cic|Add0~41_sumout ;
wire \cic|Add0~42 ;
wire \cic|Add0~45_sumout ;
wire \cic|Add0~46 ;
wire \cic|Add0~49_sumout ;
wire \cic|first_integrator[12]~DUPLICATE_q ;
wire \cic|Add0~50 ;
wire \cic|Add0~53_sumout ;
wire \cic|Add0~54 ;
wire \cic|Add0~57_sumout ;
wire \cic|Add0~58 ;
wire \cic|Add0~61_sumout ;
wire \cic|first_integrator[15]~DUPLICATE_q ;
wire \cic|first_comb_mem_rtl_0|auto_generated|cntr1|counter_comb_bita0~sumout ;
wire \cic|first_comb_mem_rtl_0|auto_generated|cntr1|counter_comb_bita0~COUT ;
wire \cic|first_comb_mem_rtl_0|auto_generated|cntr1|counter_comb_bita1~sumout ;
wire \cic|first_comb_mem_rtl_0|auto_generated|cntr1|counter_comb_bita1~COUT ;
wire \cic|first_comb_mem_rtl_0|auto_generated|cntr1|counter_comb_bita2~sumout ;
wire \cic|first_comb_mem_rtl_0|auto_generated|cntr1|counter_comb_bita2~COUT ;
wire \cic|first_comb_mem_rtl_0|auto_generated|cntr1|counter_comb_bita3~sumout ;
wire \cic|first_comb_mem_rtl_0|auto_generated|op_1~1_sumout ;
wire \cic|first_comb_mem_rtl_0|auto_generated|op_1~2 ;
wire \cic|first_comb_mem_rtl_0|auto_generated|op_1~5_sumout ;
wire \cic|first_comb_mem_rtl_0|auto_generated|dffe3a[1]~0_combout ;
wire \cic|first_comb_mem_rtl_0|auto_generated|dffe3a[1]~_wirecell_combout ;
wire \cic|first_comb_mem_rtl_0|auto_generated|op_1~6 ;
wire \cic|first_comb_mem_rtl_0|auto_generated|op_1~9_sumout ;
wire \cic|first_comb_mem_rtl_0|auto_generated|op_1~10 ;
wire \cic|first_comb_mem_rtl_0|auto_generated|op_1~13_sumout ;
wire \cic|first_integrator[11]~DUPLICATE_q ;
wire \cic|first_integrator[5]~DUPLICATE_q ;
wire \cic|first_integrator[3]~DUPLICATE_q ;
wire \cic|Add0~62 ;
wire \cic|Add0~65_sumout ;
wire \cic|Add0~66 ;
wire \cic|Add0~69_sumout ;
wire \cic|Add0~70 ;
wire \cic|Add0~73_sumout ;
wire \cic|Add0~74 ;
wire \cic|Add0~77_sumout ;
wire \cic|Add0~78 ;
wire \cic|Add0~81_sumout ;
wire \cic|Add0~82 ;
wire \cic|Add0~85_sumout ;
wire \cic|Add0~86 ;
wire \cic|Add0~89_sumout ;
wire \cic|Add0~90 ;
wire \cic|Add0~93_sumout ;
wire \cic|first_integrator[22]~DUPLICATE_q ;
wire \cic|first_integrator[21]~DUPLICATE_q ;
wire \cic|first_integrator[20]~DUPLICATE_q ;
wire \cic|first_integrator[17]~DUPLICATE_q ;
wire \cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a0~portbdataout ;
wire \cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a1 ;
wire \cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a2 ;
wire \cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a3 ;
wire \cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a4 ;
wire \cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a5 ;
wire \cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a6 ;
wire \cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a7 ;
wire \cic|second_integrator[20]~DUPLICATE_q ;
wire \cic|second_integrator[15]~DUPLICATE_q ;
wire \cic|first_integrator[1]~DUPLICATE_q ;
wire \cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a22 ;
wire \cic|Add2~98_cout ;
wire \cic|Add2~99 ;
wire \cic|Add2~2 ;
wire \cic|Add2~3 ;
wire \cic|Add2~5_sumout ;
wire \cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a21 ;
wire \cic|Add2~6 ;
wire \cic|Add2~7 ;
wire \cic|Add2~9_sumout ;
wire \cic|second_integrator[2]~DUPLICATE_q ;
wire \cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a20 ;
wire \cic|Add2~10 ;
wire \cic|Add2~11 ;
wire \cic|Add2~13_sumout ;
wire \cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a19 ;
wire \cic|Add2~14 ;
wire \cic|Add2~15 ;
wire \cic|Add2~17_sumout ;
wire \cic|second_integrator[4]~DUPLICATE_q ;
wire \cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a18 ;
wire \cic|Add2~18 ;
wire \cic|Add2~19 ;
wire \cic|Add2~21_sumout ;
wire \cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a17 ;
wire \cic|Add2~22 ;
wire \cic|Add2~23 ;
wire \cic|Add2~25_sumout ;
wire \cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a16 ;
wire \cic|Add2~26 ;
wire \cic|Add2~27 ;
wire \cic|Add2~29_sumout ;
wire \cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a15 ;
wire \cic|Add2~30 ;
wire \cic|Add2~31 ;
wire \cic|Add2~33_sumout ;
wire \cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a14 ;
wire \cic|Add2~34 ;
wire \cic|Add2~35 ;
wire \cic|Add2~37_sumout ;
wire \cic|second_integrator[9]~DUPLICATE_q ;
wire \cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a13 ;
wire \cic|Add2~38 ;
wire \cic|Add2~39 ;
wire \cic|Add2~41_sumout ;
wire \cic|second_integrator[10]~DUPLICATE_q ;
wire \cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a12 ;
wire \cic|Add2~42 ;
wire \cic|Add2~43 ;
wire \cic|Add2~45_sumout ;
wire \cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a11 ;
wire \cic|Add2~46 ;
wire \cic|Add2~47 ;
wire \cic|Add2~49_sumout ;
wire \cic|second_integrator[12]~DUPLICATE_q ;
wire \cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a10 ;
wire \cic|Add2~50 ;
wire \cic|Add2~51 ;
wire \cic|Add2~53_sumout ;
wire \cic|second_integrator[13]~DUPLICATE_q ;
wire \cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a9 ;
wire \cic|Add2~54 ;
wire \cic|Add2~55 ;
wire \cic|Add2~57_sumout ;
wire \cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a8~portbdataout ;
wire \cic|Add2~58 ;
wire \cic|Add2~59 ;
wire \cic|Add2~61_sumout ;
wire \cic|Add2~62 ;
wire \cic|Add2~63 ;
wire \cic|Add2~65_sumout ;
wire \cic|Add2~66 ;
wire \cic|Add2~67 ;
wire \cic|Add2~69_sumout ;
wire \cic|Add2~70 ;
wire \cic|Add2~71 ;
wire \cic|Add2~73_sumout ;
wire \cic|Add2~74 ;
wire \cic|Add2~75 ;
wire \cic|Add2~77_sumout ;
wire \cic|Add2~78 ;
wire \cic|Add2~79 ;
wire \cic|Add2~81_sumout ;
wire \cic|Add2~82 ;
wire \cic|Add2~83 ;
wire \cic|Add2~85_sumout ;
wire \cic|Add2~86 ;
wire \cic|Add2~87 ;
wire \cic|Add2~89_sumout ;
wire \cic|Add2~90 ;
wire \cic|Add2~91 ;
wire \cic|Add2~93_sumout ;
wire \cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a23 ;
wire \cic|Add2~1_sumout ;
wire \cic|second_integrator[0]~DUPLICATE_q ;
wire \cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a47 ;
wire \cic|second_comb[0]~1_sumout ;
wire \cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a46 ;
wire \cic|second_comb[0]~2 ;
wire \cic|second_comb[0]~3 ;
wire \cic|second_comb[1]~5_sumout ;
wire \cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a45 ;
wire \cic|second_comb[1]~6 ;
wire \cic|second_comb[1]~7 ;
wire \cic|second_comb[2]~9_sumout ;
wire \cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a44 ;
wire \cic|second_comb[2]~10 ;
wire \cic|second_comb[2]~11 ;
wire \cic|second_comb[3]~13_sumout ;
wire \cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a43 ;
wire \cic|second_comb[3]~14 ;
wire \cic|second_comb[3]~15 ;
wire \cic|second_comb[4]~17_sumout ;
wire \cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a42 ;
wire \cic|second_comb[4]~18 ;
wire \cic|second_comb[4]~19 ;
wire \cic|second_comb[5]~21_sumout ;
wire \cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a41 ;
wire \cic|second_comb[5]~22 ;
wire \cic|second_comb[5]~23 ;
wire \cic|second_comb[6]~25_sumout ;
wire \cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a40 ;
wire \cic|second_comb[6]~26 ;
wire \cic|second_comb[6]~27 ;
wire \cic|second_comb[7]~29_sumout ;
wire \cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a39 ;
wire \cic|second_comb[7]~30 ;
wire \cic|second_comb[7]~31 ;
wire \cic|second_comb[8]~33_sumout ;
wire \cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a38 ;
wire \cic|second_comb[8]~34 ;
wire \cic|second_comb[8]~35 ;
wire \cic|second_comb[9]~37_sumout ;
wire \cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a37 ;
wire \cic|second_comb[9]~38 ;
wire \cic|second_comb[9]~39 ;
wire \cic|second_comb[10]~41_sumout ;
wire \cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a36 ;
wire \cic|second_comb[10]~42 ;
wire \cic|second_comb[10]~43 ;
wire \cic|second_comb[11]~45_sumout ;
wire \cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a35 ;
wire \cic|second_comb[11]~46 ;
wire \cic|second_comb[11]~47 ;
wire \cic|second_comb[12]~49_sumout ;
wire \cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a34 ;
wire \cic|second_comb[12]~50 ;
wire \cic|second_comb[12]~51 ;
wire \cic|second_comb[13]~53_sumout ;
wire \cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a33 ;
wire \cic|second_comb[13]~54 ;
wire \cic|second_comb[13]~55 ;
wire \cic|second_comb[14]~57_sumout ;
wire \cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a32 ;
wire \cic|second_comb[14]~58 ;
wire \cic|second_comb[14]~59 ;
wire \cic|second_comb[15]~61_sumout ;
wire \cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a31 ;
wire \cic|second_comb[15]~62 ;
wire \cic|second_comb[15]~63 ;
wire \cic|second_comb[16]~65_sumout ;
wire \cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a30 ;
wire \cic|second_comb[16]~66 ;
wire \cic|second_comb[16]~67 ;
wire \cic|second_comb[17]~69_sumout ;
wire \cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a29 ;
wire \cic|second_comb[17]~70 ;
wire \cic|second_comb[17]~71 ;
wire \cic|second_comb[18]~73_sumout ;
wire \cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a28 ;
wire \cic|second_comb[18]~74 ;
wire \cic|second_comb[18]~75 ;
wire \cic|second_comb[19]~77_sumout ;
wire \cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a27 ;
wire \cic|second_comb[19]~78 ;
wire \cic|second_comb[19]~79 ;
wire \cic|second_comb[20]~81_sumout ;
wire \cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a26 ;
wire \cic|second_comb[20]~82 ;
wire \cic|second_comb[20]~83 ;
wire \cic|second_comb[21]~85_sumout ;
wire \cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a25 ;
wire \cic|second_comb[21]~86 ;
wire \cic|second_comb[21]~87 ;
wire \cic|second_comb[22]~89_sumout ;
wire \cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a24 ;
wire \cic|second_comb[22]~90 ;
wire \cic|second_comb[22]~91 ;
wire \cic|second_comb[23]~93_sumout ;
wire \altera_reserved_tms~input_o ;
wire \altera_reserved_tck~input_o ;
wire \altera_reserved_tdi~input_o ;
wire \altera_internal_jtag~TCKUTAP ;
wire \altera_internal_jtag~TDIUTAP ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]~feeder_combout ;
wire \altera_internal_jtag~TMSUTAP ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~DUPLICATE_q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]~feeder_combout ;
wire \Digital_filter_stp|~GND~combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4_combout ;
wire \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~1_sumout ;
wire \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~2 ;
wire \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~5_sumout ;
wire \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~6 ;
wire \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~125_sumout ;
wire \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~126 ;
wire \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~65_sumout ;
wire \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~66 ;
wire \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~69_sumout ;
wire \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~70 ;
wire \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~73_sumout ;
wire \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~74 ;
wire \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~77_sumout ;
wire \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~78 ;
wire \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~81_sumout ;
wire \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~82 ;
wire \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~121_sumout ;
wire \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~122 ;
wire \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~85_sumout ;
wire \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~86 ;
wire \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~41_sumout ;
wire \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~42 ;
wire \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~45_sumout ;
wire \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~46 ;
wire \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~49_sumout ;
wire \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~50 ;
wire \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~53_sumout ;
wire \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~54 ;
wire \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~57_sumout ;
wire \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~58 ;
wire \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~61_sumout ;
wire \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~62 ;
wire \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~17_sumout ;
wire \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~18 ;
wire \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~21_sumout ;
wire \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~22 ;
wire \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~25_sumout ;
wire \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~26 ;
wire \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~105_sumout ;
wire \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~106 ;
wire \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~29_sumout ;
wire \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~30 ;
wire \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~33_sumout ;
wire \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~34 ;
wire \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~37_sumout ;
wire \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~38 ;
wire \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~9_sumout ;
wire \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~10 ;
wire \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~13_sumout ;
wire \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~14 ;
wire \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~89_sumout ;
wire \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~90 ;
wire \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~93_sumout ;
wire \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~94 ;
wire \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~97_sumout ;
wire \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~98 ;
wire \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~101_sumout ;
wire \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~102 ;
wire \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~117_sumout ;
wire \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~118 ;
wire \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~109_sumout ;
wire \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~110 ;
wire \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~113_sumout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2_combout ;
wire \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ;
wire \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ;
wire \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|LessThan0~5_combout ;
wire \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|LessThan0~0_combout ;
wire \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|LessThan0~4_combout ;
wire \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|LessThan0~3_combout ;
wire \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|LessThan0~1_combout ;
wire \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|LessThan0~2_combout ;
wire \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|LessThan0~6_combout ;
wire \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[25]~0_combout ;
wire \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|reset_all~0_combout ;
wire \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|reset_all~q ;
wire \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~0_combout ;
wire \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[1]~feeder_combout ;
wire \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[9]~feeder_combout ;
wire \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[7]~feeder_combout ;
wire \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[6]~feeder_combout ;
wire \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[5]~feeder_combout ;
wire \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[4]~feeder_combout ;
wire \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[3]~feeder_combout ;
wire \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[2]~feeder_combout ;
wire \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[0]~feeder_combout ;
wire \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[3]~feeder_combout ;
wire \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[1]~feeder_combout ;
wire \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[0]~feeder_combout ;
wire \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_internal~2_combout ;
wire \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|run~q ;
wire \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1]~0_combout ;
wire \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[0]~feeder_combout ;
wire \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|ela_control|run~0_combout ;
wire \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|ela_control|run~q ;
wire \~QIC_CREATED_GND~I_combout ;
wire \Digital_filter_stp|acq_trigger_in_reg[0]~feeder_combout ;
wire \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff~feeder_combout ;
wire \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff~q ;
wire \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~0_combout ;
wire \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff~q ;
wire \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~0_combout ;
wire \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~q ;
wire \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~feeder_combout ;
wire \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q ;
wire \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0_combout ;
wire \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|collect_data~combout ;
wire \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|done~0_combout ;
wire \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~1_combout ;
wire \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~0_combout ;
wire \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[0]~DUPLICATE_q ;
wire \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|done~1_combout ;
wire \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done~q ;
wire \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|collecting_post_data_var~0_combout ;
wire \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:collecting_post_data_var~q ;
wire \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|status_register|_~16_combout ;
wire \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout ;
wire \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|status_register|_~15_combout ;
wire \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|status_register|_~14_combout ;
wire \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|status_register|_~13_combout ;
wire \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|status_register|_~12_combout ;
wire \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|status_register|_~11_combout ;
wire \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|status_register|_~10_combout ;
wire \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|status_register|_~9_combout ;
wire \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|status_register|_~8_combout ;
wire \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|status_register|_~7_combout ;
wire \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|status_register|_~6_combout ;
wire \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|status_register|_~5_combout ;
wire \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout ;
wire \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:base_address[0]~0_combout ;
wire \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:base_address[0]~q ;
wire \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|status_load_on~0_combout ;
wire \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|status_register|_~4_combout ;
wire \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|status_register|_~3_combout ;
wire \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done~DUPLICATE_q ;
wire \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[1]~DUPLICATE_q ;
wire \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~0_combout ;
wire \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~0_combout ;
wire \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:offset_count[0]~q ;
wire \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~0_combout ;
wire \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:is_buffer_wrapped~q ;
wire \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~0_combout ;
wire \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~q ;
wire \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|state_status[2]~0_combout ;
wire \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|status_register|_~2_combout ;
wire \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|status_register|_~1_combout ;
wire \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|status_register|_~0_combout ;
wire \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[0]~1_combout ;
wire \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[0]~DUPLICATE_q ;
wire \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~2_combout ;
wire \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[1]~DUPLICATE_q ;
wire \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~4_combout ;
wire \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[3]~feeder_combout ;
wire \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~0_combout ;
wire \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~3_combout ;
wire \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[2]~feeder_combout ;
wire \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[3]~DUPLICATE_q ;
wire \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[2]~1_combout ;
wire \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[2]~2_combout ;
wire \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~3_combout ;
wire \Digital_filter_stp|~VCC~combout ;
wire \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~0_combout ;
wire \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~6_combout ;
wire \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~7_combout ;
wire \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~9_combout ;
wire \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~10_combout ;
wire \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~13_combout ;
wire \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~12_combout ;
wire \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~14_combout ;
wire \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[2]~5_combout ;
wire \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~11_combout ;
wire \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~8_combout ;
wire \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~4_combout ;
wire \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|bypass_reg_out~0_combout ;
wire \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|bypass_reg_out~q ;
wire \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_internal~0_combout ;
wire \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_internal~1_combout ;
wire \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~3_combout ;
wire \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_calc_reset~combout ;
wire \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[1]~1_combout ;
wire \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[11]~feeder_combout ;
wire \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[10]~feeder_combout ;
wire \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[7]~feeder_combout ;
wire \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~2_combout ;
wire \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[4]~feeder_combout ;
wire \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[3]~feeder_combout ;
wire \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~0_combout ;
wire \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[0]~feeder_combout ;
wire \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~feeder_combout ;
wire \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[1]~feeder_combout ;
wire \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[2]~feeder_combout ;
wire \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[3]~feeder_combout ;
wire \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[4]~feeder_combout ;
wire \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[5]~feeder_combout ;
wire \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[6]~feeder_combout ;
wire \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[7]~feeder_combout ;
wire \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[8]~feeder_combout ;
wire \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[9]~feeder_combout ;
wire \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[10]~feeder_combout ;
wire \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[11]~feeder_combout ;
wire \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[12]~feeder_combout ;
wire \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~3_combout ;
wire \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~0_combout ;
wire \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~2_combout ;
wire \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~1_combout ;
wire \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|cdr~combout ;
wire \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_internal~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~DUPLICATE_q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~DUPLICATE_q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~DUPLICATE_q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~DUPLICATE_q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~DUPLICATE_q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~q ;
wire \altera_internal_jtag~TDO ;
wire [60:0] \iir|scale2 ;
wire [15:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state ;
wire [60:0] \iir|mul_temp_4 ;
wire [60:0] \iir|mul_temp_3 ;
wire [7:0] \nco_60kHz|nco_ii_0|ux009|rom_add ;
wire [14:0] \nco_60kHz|nco_ii_0|ux0120|altsyncram_component0|auto_generated|q_a ;
wire [14:0] \nco_60kHz|nco_ii_0|ux122|data_out ;
wire [15:0] \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg ;
wire [7:0] \nco_10kHz|nco_ii_0|ux009|rom_add ;
wire [14:0] \nco_10kHz|nco_ii_0|ux0120|altsyncram_component0|auto_generated|q_a ;
wire [12:0] \nco_60kHz|nco_ii_0|ux002|dxxpdo ;
wire [14:0] \nco_10kHz|nco_ii_0|ux122|data_out ;
wire [44:0] \iir|mul_temp ;
wire [12:0] \nco_10kHz|nco_ii_0|ux002|dxxpdo ;
wire [60:0] \iir|mul_temp_2 ;
wire [1:0] \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count ;
wire [12:0] \nco_60kHz|nco_ii_0|ux002|phi_dither_out_w ;
wire [12:0] \nco_10kHz|nco_ii_0|ux002|phi_dither_out_w ;
wire [60:0] \iir|mul_temp_1 ;
wire [3:0] \nco_10kHz|nco_ii_0|ux001|dxxrv ;
wire [15:0] \nco_10kHz|nco_ii_0|ux001|lsfr_reg ;
wire [31:0] \fir|o_fir_data ;
wire [2:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt ;
wire [31:0] \iir|output_register ;
wire [23:0] \cic|o_cic_data ;
wire [3:0] \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs ;
wire [23:0] \cic|second_integrator ;
wire [3:0] \cic|first_comb_mem_rtl_0|auto_generated|cntr1|counter_reg_bit ;
wire [3:0] \cic|first_comb_mem_rtl_0|auto_generated|dffe3a ;
wire [31:0] \nco_10kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe ;
wire [23:0] \cic|first_integrator ;
wire [15:0] \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr ;
wire [31:0] \nco_60kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe ;
wire [31:0] \nco_10kHz|nco_ii_0|ux000|phi_int_arr_reg ;
wire [10:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg ;
wire [32:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 ;
wire [31:0] \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg ;
wire [87:0] \Digital_filter_stp|acq_data_in_reg ;
wire [0:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR ;
wire [2:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg ;
wire [3:0] \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR ;
wire [9:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg ;
wire [3:0] \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter ;
wire [4:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata ;
wire [4:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg ;
wire [2:0] \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs ;
wire [16:0] \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|status_register|dffs ;
wire [0:0] \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs ;
wire [0:0] \Digital_filter_stp|acq_trigger_in_reg ;
wire [9:0] \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs ;
wire [1:0] \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter ;
wire [3:0] \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|condition_delay_reg ;
wire [0:0] \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|current_segment_delayed ;

wire [15:0] \fir|Mult12~8_SCANOUT_bus ;
wire [63:0] \fir|Mult12~8_RESULTA_bus ;
wire [36:0] \fir|Mult12~8_RESULTB_bus ;
wire [15:0] \fir|Mult10~8_SCANOUT_bus ;
wire [63:0] \fir|Mult10~8_RESULTA_bus ;
wire [36:0] \fir|Mult10~8_RESULTB_bus ;
wire [15:0] \fir|Mult8~8_SCANOUT_bus ;
wire [63:0] \fir|Mult8~8_RESULTA_bus ;
wire [36:0] \fir|Mult8~8_RESULTB_bus ;
wire [39:0] \cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a8_PORTBDATAOUT_bus ;
wire [39:0] \cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a0_PORTBDATAOUT_bus ;
wire [15:0] \fir|Mult6~8_SCANOUT_bus ;
wire [63:0] \fir|Mult6~8_RESULTA_bus ;
wire [36:0] \fir|Mult6~8_RESULTB_bus ;
wire [15:0] \fir|Mult4~8_SCANOUT_bus ;
wire [63:0] \fir|Mult4~8_RESULTA_bus ;
wire [36:0] \fir|Mult4~8_RESULTB_bus ;
wire [15:0] \fir|Mult2~8_SCANOUT_bus ;
wire [63:0] \fir|Mult2~8_RESULTA_bus ;
wire [36:0] \fir|Mult2~8_RESULTB_bus ;
wire [15:0] \fir|Add0~8_SCANOUT_bus ;
wire [63:0] \fir|Add0~8_RESULTA_bus ;
wire [63:0] \fir|Mult15~8_RESULTA_bus ;
wire [15:0] \fir|Mult14~8_SCANOUT_bus ;
wire [63:0] \fir|Mult14~8_RESULTA_bus ;
wire [63:0] \iir|Mult3~mult_hlmac_RESULTA_bus ;
wire [63:0] \iir|Mult5~112_RESULTA_bus ;
wire [63:0] \iir|Mult5~453_RESULTA_bus ;
wire [63:0] \iir|Mult5~794_RESULTA_bus ;
wire [63:0] \iir|Mult3~318_RESULTA_bus ;
wire [63:0] \iir|Mult4~124_RESULTA_bus ;
wire [63:0] \iir|Mult4~465_RESULTA_bus ;
wire [63:0] \iir|Mult4~806_RESULTA_bus ;
wire [19:0] \nco_60kHz|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [19:0] \nco_10kHz|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [63:0] \iir|Mult0~8_RESULTA_bus ;
wire [63:0] \iir|Mult2~44_RESULTA_bus ;
wire [63:0] \iir|Mult2~385_RESULTA_bus ;
wire [63:0] \iir|Mult1~52_RESULTA_bus ;
wire [63:0] \iir|Mult1~393_RESULTA_bus ;
wire [63:0] \iir|Mult2~798_RESULTA_bus ;
wire [63:0] \iir|Mult1~806_RESULTA_bus ;

assign \fir|Mult13~109  = \fir|Mult12~8_SCANOUT_bus [0];
assign \fir|Mult13~110  = \fir|Mult12~8_SCANOUT_bus [1];
assign \fir|Mult13~111  = \fir|Mult12~8_SCANOUT_bus [2];
assign \fir|Mult13~112  = \fir|Mult12~8_SCANOUT_bus [3];
assign \fir|Mult13~113  = \fir|Mult12~8_SCANOUT_bus [4];
assign \fir|Mult13~114  = \fir|Mult12~8_SCANOUT_bus [5];
assign \fir|Mult13~115  = \fir|Mult12~8_SCANOUT_bus [6];
assign \fir|Mult13~116  = \fir|Mult12~8_SCANOUT_bus [7];
assign \fir|Mult13~117  = \fir|Mult12~8_SCANOUT_bus [8];
assign \fir|Mult13~118  = \fir|Mult12~8_SCANOUT_bus [9];
assign \fir|Mult13~119  = \fir|Mult12~8_SCANOUT_bus [10];
assign \fir|Mult13~120  = \fir|Mult12~8_SCANOUT_bus [11];
assign \fir|Mult13~121  = \fir|Mult12~8_SCANOUT_bus [12];
assign \fir|Mult13~122  = \fir|Mult12~8_SCANOUT_bus [13];
assign \fir|Mult13~123  = \fir|Mult12~8_SCANOUT_bus [14];
assign \fir|Mult13~124  = \fir|Mult12~8_SCANOUT_bus [15];

assign \fir|multiplied_data[12][0]  = \fir|Mult12~8_RESULTA_bus [0];
assign \fir|multiplied_data[12][1]  = \fir|Mult12~8_RESULTA_bus [1];
assign \fir|multiplied_data[12][2]  = \fir|Mult12~8_RESULTA_bus [2];
assign \fir|multiplied_data[12][3]  = \fir|Mult12~8_RESULTA_bus [3];
assign \fir|multiplied_data[12][4]  = \fir|Mult12~8_RESULTA_bus [4];
assign \fir|multiplied_data[12][5]  = \fir|Mult12~8_RESULTA_bus [5];
assign \fir|multiplied_data[12][6]  = \fir|Mult12~8_RESULTA_bus [6];
assign \fir|multiplied_data[12][7]  = \fir|Mult12~8_RESULTA_bus [7];
assign \fir|multiplied_data[12][8]  = \fir|Mult12~8_RESULTA_bus [8];
assign \fir|multiplied_data[12][9]  = \fir|Mult12~8_RESULTA_bus [9];
assign \fir|multiplied_data[12][10]  = \fir|Mult12~8_RESULTA_bus [10];
assign \fir|multiplied_data[12][11]  = \fir|Mult12~8_RESULTA_bus [11];
assign \fir|multiplied_data[12][12]  = \fir|Mult12~8_RESULTA_bus [12];
assign \fir|multiplied_data[12][13]  = \fir|Mult12~8_RESULTA_bus [13];
assign \fir|multiplied_data[12][14]  = \fir|Mult12~8_RESULTA_bus [14];
assign \fir|multiplied_data[12][15]  = \fir|Mult12~8_RESULTA_bus [15];
assign \fir|multiplied_data[12][16]  = \fir|Mult12~8_RESULTA_bus [16];
assign \fir|multiplied_data[12][17]  = \fir|Mult12~8_RESULTA_bus [17];
assign \fir|multiplied_data[12][18]  = \fir|Mult12~8_RESULTA_bus [18];
assign \fir|multiplied_data[12][19]  = \fir|Mult12~8_RESULTA_bus [19];
assign \fir|multiplied_data[12][20]  = \fir|Mult12~8_RESULTA_bus [20];
assign \fir|multiplied_data[12][21]  = \fir|Mult12~8_RESULTA_bus [21];
assign \fir|multiplied_data[12][22]  = \fir|Mult12~8_RESULTA_bus [22];
assign \fir|multiplied_data[12][23]  = \fir|Mult12~8_RESULTA_bus [23];
assign \fir|multiplied_data[12][24]  = \fir|Mult12~8_RESULTA_bus [24];
assign \fir|multiplied_data[12][25]  = \fir|Mult12~8_RESULTA_bus [25];
assign \fir|multiplied_data[12][26]  = \fir|Mult12~8_RESULTA_bus [26];
assign \fir|multiplied_data[12][27]  = \fir|Mult12~8_RESULTA_bus [27];
assign \fir|multiplied_data[12][28]  = \fir|Mult12~8_RESULTA_bus [28];
assign \fir|multiplied_data[12][29]  = \fir|Mult12~8_RESULTA_bus [29];
assign \fir|multiplied_data[12][31]  = \fir|Mult12~8_RESULTA_bus [30];
assign \fir|Mult12~39  = \fir|Mult12~8_RESULTA_bus [31];
assign \fir|Mult12~40  = \fir|Mult12~8_RESULTA_bus [32];
assign \fir|Mult12~41  = \fir|Mult12~8_RESULTA_bus [33];
assign \fir|Mult12~42  = \fir|Mult12~8_RESULTA_bus [34];
assign \fir|Mult12~43  = \fir|Mult12~8_RESULTA_bus [35];
assign \fir|Mult12~44  = \fir|Mult12~8_RESULTA_bus [36];
assign \fir|Mult12~45  = \fir|Mult12~8_RESULTA_bus [37];
assign \fir|Mult12~46  = \fir|Mult12~8_RESULTA_bus [38];
assign \fir|Mult12~47  = \fir|Mult12~8_RESULTA_bus [39];
assign \fir|Mult12~48  = \fir|Mult12~8_RESULTA_bus [40];
assign \fir|Mult12~49  = \fir|Mult12~8_RESULTA_bus [41];
assign \fir|Mult12~50  = \fir|Mult12~8_RESULTA_bus [42];
assign \fir|Mult12~51  = \fir|Mult12~8_RESULTA_bus [43];
assign \fir|Mult12~52  = \fir|Mult12~8_RESULTA_bus [44];
assign \fir|Mult12~53  = \fir|Mult12~8_RESULTA_bus [45];
assign \fir|Mult12~54  = \fir|Mult12~8_RESULTA_bus [46];
assign \fir|Mult12~55  = \fir|Mult12~8_RESULTA_bus [47];
assign \fir|Mult12~56  = \fir|Mult12~8_RESULTA_bus [48];
assign \fir|Mult12~57  = \fir|Mult12~8_RESULTA_bus [49];
assign \fir|Mult12~58  = \fir|Mult12~8_RESULTA_bus [50];
assign \fir|Mult12~59  = \fir|Mult12~8_RESULTA_bus [51];
assign \fir|Mult12~60  = \fir|Mult12~8_RESULTA_bus [52];
assign \fir|Mult12~61  = \fir|Mult12~8_RESULTA_bus [53];
assign \fir|Mult12~62  = \fir|Mult12~8_RESULTA_bus [54];
assign \fir|Mult12~63  = \fir|Mult12~8_RESULTA_bus [55];
assign \fir|Mult12~64  = \fir|Mult12~8_RESULTA_bus [56];
assign \fir|Mult12~65  = \fir|Mult12~8_RESULTA_bus [57];
assign \fir|Mult12~66  = \fir|Mult12~8_RESULTA_bus [58];
assign \fir|Mult12~67  = \fir|Mult12~8_RESULTA_bus [59];
assign \fir|Mult12~68  = \fir|Mult12~8_RESULTA_bus [60];
assign \fir|Mult12~69  = \fir|Mult12~8_RESULTA_bus [61];
assign \fir|Mult12~70  = \fir|Mult12~8_RESULTA_bus [62];
assign \fir|Mult12~71  = \fir|Mult12~8_RESULTA_bus [63];

assign \fir|multiplied_data[13][0]  = \fir|Mult12~8_RESULTB_bus [0];
assign \fir|multiplied_data[13][1]  = \fir|Mult12~8_RESULTB_bus [1];
assign \fir|multiplied_data[13][2]  = \fir|Mult12~8_RESULTB_bus [2];
assign \fir|multiplied_data[13][3]  = \fir|Mult12~8_RESULTB_bus [3];
assign \fir|multiplied_data[13][4]  = \fir|Mult12~8_RESULTB_bus [4];
assign \fir|multiplied_data[13][5]  = \fir|Mult12~8_RESULTB_bus [5];
assign \fir|multiplied_data[13][6]  = \fir|Mult12~8_RESULTB_bus [6];
assign \fir|multiplied_data[13][7]  = \fir|Mult12~8_RESULTB_bus [7];
assign \fir|multiplied_data[13][8]  = \fir|Mult12~8_RESULTB_bus [8];
assign \fir|multiplied_data[13][9]  = \fir|Mult12~8_RESULTB_bus [9];
assign \fir|multiplied_data[13][10]  = \fir|Mult12~8_RESULTB_bus [10];
assign \fir|multiplied_data[13][11]  = \fir|Mult12~8_RESULTB_bus [11];
assign \fir|multiplied_data[13][12]  = \fir|Mult12~8_RESULTB_bus [12];
assign \fir|multiplied_data[13][13]  = \fir|Mult12~8_RESULTB_bus [13];
assign \fir|multiplied_data[13][14]  = \fir|Mult12~8_RESULTB_bus [14];
assign \fir|multiplied_data[13][15]  = \fir|Mult12~8_RESULTB_bus [15];
assign \fir|multiplied_data[13][16]  = \fir|Mult12~8_RESULTB_bus [16];
assign \fir|multiplied_data[13][17]  = \fir|Mult12~8_RESULTB_bus [17];
assign \fir|multiplied_data[13][18]  = \fir|Mult12~8_RESULTB_bus [18];
assign \fir|multiplied_data[13][19]  = \fir|Mult12~8_RESULTB_bus [19];
assign \fir|multiplied_data[13][20]  = \fir|Mult12~8_RESULTB_bus [20];
assign \fir|multiplied_data[13][21]  = \fir|Mult12~8_RESULTB_bus [21];
assign \fir|multiplied_data[13][22]  = \fir|Mult12~8_RESULTB_bus [22];
assign \fir|multiplied_data[13][23]  = \fir|Mult12~8_RESULTB_bus [23];
assign \fir|multiplied_data[13][24]  = \fir|Mult12~8_RESULTB_bus [24];
assign \fir|multiplied_data[13][25]  = \fir|Mult12~8_RESULTB_bus [25];
assign \fir|multiplied_data[13][26]  = \fir|Mult12~8_RESULTB_bus [26];
assign \fir|multiplied_data[13][27]  = \fir|Mult12~8_RESULTB_bus [27];
assign \fir|multiplied_data[13][28]  = \fir|Mult12~8_RESULTB_bus [28];
assign \fir|multiplied_data[13][29]  = \fir|Mult12~8_RESULTB_bus [29];
assign \fir|multiplied_data[13][31]  = \fir|Mult12~8_RESULTB_bus [30];

assign \fir|Mult11~109  = \fir|Mult10~8_SCANOUT_bus [0];
assign \fir|Mult11~110  = \fir|Mult10~8_SCANOUT_bus [1];
assign \fir|Mult11~111  = \fir|Mult10~8_SCANOUT_bus [2];
assign \fir|Mult11~112  = \fir|Mult10~8_SCANOUT_bus [3];
assign \fir|Mult11~113  = \fir|Mult10~8_SCANOUT_bus [4];
assign \fir|Mult11~114  = \fir|Mult10~8_SCANOUT_bus [5];
assign \fir|Mult11~115  = \fir|Mult10~8_SCANOUT_bus [6];
assign \fir|Mult11~116  = \fir|Mult10~8_SCANOUT_bus [7];
assign \fir|Mult11~117  = \fir|Mult10~8_SCANOUT_bus [8];
assign \fir|Mult11~118  = \fir|Mult10~8_SCANOUT_bus [9];
assign \fir|Mult11~119  = \fir|Mult10~8_SCANOUT_bus [10];
assign \fir|Mult11~120  = \fir|Mult10~8_SCANOUT_bus [11];
assign \fir|Mult11~121  = \fir|Mult10~8_SCANOUT_bus [12];
assign \fir|Mult11~122  = \fir|Mult10~8_SCANOUT_bus [13];
assign \fir|Mult11~123  = \fir|Mult10~8_SCANOUT_bus [14];
assign \fir|Mult11~124  = \fir|Mult10~8_SCANOUT_bus [15];

assign \fir|multiplied_data[10][0]  = \fir|Mult10~8_RESULTA_bus [0];
assign \fir|multiplied_data[10][1]  = \fir|Mult10~8_RESULTA_bus [1];
assign \fir|multiplied_data[10][2]  = \fir|Mult10~8_RESULTA_bus [2];
assign \fir|multiplied_data[10][3]  = \fir|Mult10~8_RESULTA_bus [3];
assign \fir|multiplied_data[10][4]  = \fir|Mult10~8_RESULTA_bus [4];
assign \fir|multiplied_data[10][5]  = \fir|Mult10~8_RESULTA_bus [5];
assign \fir|multiplied_data[10][6]  = \fir|Mult10~8_RESULTA_bus [6];
assign \fir|multiplied_data[10][7]  = \fir|Mult10~8_RESULTA_bus [7];
assign \fir|multiplied_data[10][8]  = \fir|Mult10~8_RESULTA_bus [8];
assign \fir|multiplied_data[10][9]  = \fir|Mult10~8_RESULTA_bus [9];
assign \fir|multiplied_data[10][10]  = \fir|Mult10~8_RESULTA_bus [10];
assign \fir|multiplied_data[10][11]  = \fir|Mult10~8_RESULTA_bus [11];
assign \fir|multiplied_data[10][12]  = \fir|Mult10~8_RESULTA_bus [12];
assign \fir|multiplied_data[10][13]  = \fir|Mult10~8_RESULTA_bus [13];
assign \fir|multiplied_data[10][14]  = \fir|Mult10~8_RESULTA_bus [14];
assign \fir|multiplied_data[10][15]  = \fir|Mult10~8_RESULTA_bus [15];
assign \fir|multiplied_data[10][16]  = \fir|Mult10~8_RESULTA_bus [16];
assign \fir|multiplied_data[10][17]  = \fir|Mult10~8_RESULTA_bus [17];
assign \fir|multiplied_data[10][18]  = \fir|Mult10~8_RESULTA_bus [18];
assign \fir|multiplied_data[10][19]  = \fir|Mult10~8_RESULTA_bus [19];
assign \fir|multiplied_data[10][20]  = \fir|Mult10~8_RESULTA_bus [20];
assign \fir|multiplied_data[10][21]  = \fir|Mult10~8_RESULTA_bus [21];
assign \fir|multiplied_data[10][22]  = \fir|Mult10~8_RESULTA_bus [22];
assign \fir|multiplied_data[10][23]  = \fir|Mult10~8_RESULTA_bus [23];
assign \fir|multiplied_data[10][24]  = \fir|Mult10~8_RESULTA_bus [24];
assign \fir|multiplied_data[10][25]  = \fir|Mult10~8_RESULTA_bus [25];
assign \fir|multiplied_data[10][26]  = \fir|Mult10~8_RESULTA_bus [26];
assign \fir|multiplied_data[10][27]  = \fir|Mult10~8_RESULTA_bus [27];
assign \fir|multiplied_data[10][28]  = \fir|Mult10~8_RESULTA_bus [28];
assign \fir|multiplied_data[10][29]  = \fir|Mult10~8_RESULTA_bus [29];
assign \fir|multiplied_data[10][31]  = \fir|Mult10~8_RESULTA_bus [30];
assign \fir|Mult10~39  = \fir|Mult10~8_RESULTA_bus [31];
assign \fir|Mult10~40  = \fir|Mult10~8_RESULTA_bus [32];
assign \fir|Mult10~41  = \fir|Mult10~8_RESULTA_bus [33];
assign \fir|Mult10~42  = \fir|Mult10~8_RESULTA_bus [34];
assign \fir|Mult10~43  = \fir|Mult10~8_RESULTA_bus [35];
assign \fir|Mult10~44  = \fir|Mult10~8_RESULTA_bus [36];
assign \fir|Mult10~45  = \fir|Mult10~8_RESULTA_bus [37];
assign \fir|Mult10~46  = \fir|Mult10~8_RESULTA_bus [38];
assign \fir|Mult10~47  = \fir|Mult10~8_RESULTA_bus [39];
assign \fir|Mult10~48  = \fir|Mult10~8_RESULTA_bus [40];
assign \fir|Mult10~49  = \fir|Mult10~8_RESULTA_bus [41];
assign \fir|Mult10~50  = \fir|Mult10~8_RESULTA_bus [42];
assign \fir|Mult10~51  = \fir|Mult10~8_RESULTA_bus [43];
assign \fir|Mult10~52  = \fir|Mult10~8_RESULTA_bus [44];
assign \fir|Mult10~53  = \fir|Mult10~8_RESULTA_bus [45];
assign \fir|Mult10~54  = \fir|Mult10~8_RESULTA_bus [46];
assign \fir|Mult10~55  = \fir|Mult10~8_RESULTA_bus [47];
assign \fir|Mult10~56  = \fir|Mult10~8_RESULTA_bus [48];
assign \fir|Mult10~57  = \fir|Mult10~8_RESULTA_bus [49];
assign \fir|Mult10~58  = \fir|Mult10~8_RESULTA_bus [50];
assign \fir|Mult10~59  = \fir|Mult10~8_RESULTA_bus [51];
assign \fir|Mult10~60  = \fir|Mult10~8_RESULTA_bus [52];
assign \fir|Mult10~61  = \fir|Mult10~8_RESULTA_bus [53];
assign \fir|Mult10~62  = \fir|Mult10~8_RESULTA_bus [54];
assign \fir|Mult10~63  = \fir|Mult10~8_RESULTA_bus [55];
assign \fir|Mult10~64  = \fir|Mult10~8_RESULTA_bus [56];
assign \fir|Mult10~65  = \fir|Mult10~8_RESULTA_bus [57];
assign \fir|Mult10~66  = \fir|Mult10~8_RESULTA_bus [58];
assign \fir|Mult10~67  = \fir|Mult10~8_RESULTA_bus [59];
assign \fir|Mult10~68  = \fir|Mult10~8_RESULTA_bus [60];
assign \fir|Mult10~69  = \fir|Mult10~8_RESULTA_bus [61];
assign \fir|Mult10~70  = \fir|Mult10~8_RESULTA_bus [62];
assign \fir|Mult10~71  = \fir|Mult10~8_RESULTA_bus [63];

assign \fir|multiplied_data[11][0]  = \fir|Mult10~8_RESULTB_bus [0];
assign \fir|multiplied_data[11][1]  = \fir|Mult10~8_RESULTB_bus [1];
assign \fir|multiplied_data[11][2]  = \fir|Mult10~8_RESULTB_bus [2];
assign \fir|multiplied_data[11][3]  = \fir|Mult10~8_RESULTB_bus [3];
assign \fir|multiplied_data[11][4]  = \fir|Mult10~8_RESULTB_bus [4];
assign \fir|multiplied_data[11][5]  = \fir|Mult10~8_RESULTB_bus [5];
assign \fir|multiplied_data[11][6]  = \fir|Mult10~8_RESULTB_bus [6];
assign \fir|multiplied_data[11][7]  = \fir|Mult10~8_RESULTB_bus [7];
assign \fir|multiplied_data[11][8]  = \fir|Mult10~8_RESULTB_bus [8];
assign \fir|multiplied_data[11][9]  = \fir|Mult10~8_RESULTB_bus [9];
assign \fir|multiplied_data[11][10]  = \fir|Mult10~8_RESULTB_bus [10];
assign \fir|multiplied_data[11][11]  = \fir|Mult10~8_RESULTB_bus [11];
assign \fir|multiplied_data[11][12]  = \fir|Mult10~8_RESULTB_bus [12];
assign \fir|multiplied_data[11][13]  = \fir|Mult10~8_RESULTB_bus [13];
assign \fir|multiplied_data[11][14]  = \fir|Mult10~8_RESULTB_bus [14];
assign \fir|multiplied_data[11][15]  = \fir|Mult10~8_RESULTB_bus [15];
assign \fir|multiplied_data[11][16]  = \fir|Mult10~8_RESULTB_bus [16];
assign \fir|multiplied_data[11][17]  = \fir|Mult10~8_RESULTB_bus [17];
assign \fir|multiplied_data[11][18]  = \fir|Mult10~8_RESULTB_bus [18];
assign \fir|multiplied_data[11][19]  = \fir|Mult10~8_RESULTB_bus [19];
assign \fir|multiplied_data[11][20]  = \fir|Mult10~8_RESULTB_bus [20];
assign \fir|multiplied_data[11][21]  = \fir|Mult10~8_RESULTB_bus [21];
assign \fir|multiplied_data[11][22]  = \fir|Mult10~8_RESULTB_bus [22];
assign \fir|multiplied_data[11][23]  = \fir|Mult10~8_RESULTB_bus [23];
assign \fir|multiplied_data[11][24]  = \fir|Mult10~8_RESULTB_bus [24];
assign \fir|multiplied_data[11][25]  = \fir|Mult10~8_RESULTB_bus [25];
assign \fir|multiplied_data[11][26]  = \fir|Mult10~8_RESULTB_bus [26];
assign \fir|multiplied_data[11][27]  = \fir|Mult10~8_RESULTB_bus [27];
assign \fir|multiplied_data[11][28]  = \fir|Mult10~8_RESULTB_bus [28];
assign \fir|multiplied_data[11][29]  = \fir|Mult10~8_RESULTB_bus [29];
assign \fir|multiplied_data[11][31]  = \fir|Mult10~8_RESULTB_bus [30];

assign \fir|Mult9~109  = \fir|Mult8~8_SCANOUT_bus [0];
assign \fir|Mult9~110  = \fir|Mult8~8_SCANOUT_bus [1];
assign \fir|Mult9~111  = \fir|Mult8~8_SCANOUT_bus [2];
assign \fir|Mult9~112  = \fir|Mult8~8_SCANOUT_bus [3];
assign \fir|Mult9~113  = \fir|Mult8~8_SCANOUT_bus [4];
assign \fir|Mult9~114  = \fir|Mult8~8_SCANOUT_bus [5];
assign \fir|Mult9~115  = \fir|Mult8~8_SCANOUT_bus [6];
assign \fir|Mult9~116  = \fir|Mult8~8_SCANOUT_bus [7];
assign \fir|Mult9~117  = \fir|Mult8~8_SCANOUT_bus [8];
assign \fir|Mult9~118  = \fir|Mult8~8_SCANOUT_bus [9];
assign \fir|Mult9~119  = \fir|Mult8~8_SCANOUT_bus [10];
assign \fir|Mult9~120  = \fir|Mult8~8_SCANOUT_bus [11];
assign \fir|Mult9~121  = \fir|Mult8~8_SCANOUT_bus [12];
assign \fir|Mult9~122  = \fir|Mult8~8_SCANOUT_bus [13];
assign \fir|Mult9~123  = \fir|Mult8~8_SCANOUT_bus [14];
assign \fir|Mult9~124  = \fir|Mult8~8_SCANOUT_bus [15];

assign \fir|multiplied_data[8][0]  = \fir|Mult8~8_RESULTA_bus [0];
assign \fir|multiplied_data[8][1]  = \fir|Mult8~8_RESULTA_bus [1];
assign \fir|multiplied_data[8][2]  = \fir|Mult8~8_RESULTA_bus [2];
assign \fir|multiplied_data[8][3]  = \fir|Mult8~8_RESULTA_bus [3];
assign \fir|multiplied_data[8][4]  = \fir|Mult8~8_RESULTA_bus [4];
assign \fir|multiplied_data[8][5]  = \fir|Mult8~8_RESULTA_bus [5];
assign \fir|multiplied_data[8][6]  = \fir|Mult8~8_RESULTA_bus [6];
assign \fir|multiplied_data[8][7]  = \fir|Mult8~8_RESULTA_bus [7];
assign \fir|multiplied_data[8][8]  = \fir|Mult8~8_RESULTA_bus [8];
assign \fir|multiplied_data[8][9]  = \fir|Mult8~8_RESULTA_bus [9];
assign \fir|multiplied_data[8][10]  = \fir|Mult8~8_RESULTA_bus [10];
assign \fir|multiplied_data[8][11]  = \fir|Mult8~8_RESULTA_bus [11];
assign \fir|multiplied_data[8][12]  = \fir|Mult8~8_RESULTA_bus [12];
assign \fir|multiplied_data[8][13]  = \fir|Mult8~8_RESULTA_bus [13];
assign \fir|multiplied_data[8][14]  = \fir|Mult8~8_RESULTA_bus [14];
assign \fir|multiplied_data[8][15]  = \fir|Mult8~8_RESULTA_bus [15];
assign \fir|multiplied_data[8][16]  = \fir|Mult8~8_RESULTA_bus [16];
assign \fir|multiplied_data[8][17]  = \fir|Mult8~8_RESULTA_bus [17];
assign \fir|multiplied_data[8][18]  = \fir|Mult8~8_RESULTA_bus [18];
assign \fir|multiplied_data[8][19]  = \fir|Mult8~8_RESULTA_bus [19];
assign \fir|multiplied_data[8][20]  = \fir|Mult8~8_RESULTA_bus [20];
assign \fir|multiplied_data[8][21]  = \fir|Mult8~8_RESULTA_bus [21];
assign \fir|multiplied_data[8][22]  = \fir|Mult8~8_RESULTA_bus [22];
assign \fir|multiplied_data[8][23]  = \fir|Mult8~8_RESULTA_bus [23];
assign \fir|multiplied_data[8][24]  = \fir|Mult8~8_RESULTA_bus [24];
assign \fir|multiplied_data[8][25]  = \fir|Mult8~8_RESULTA_bus [25];
assign \fir|multiplied_data[8][26]  = \fir|Mult8~8_RESULTA_bus [26];
assign \fir|multiplied_data[8][27]  = \fir|Mult8~8_RESULTA_bus [27];
assign \fir|multiplied_data[8][28]  = \fir|Mult8~8_RESULTA_bus [28];
assign \fir|multiplied_data[8][29]  = \fir|Mult8~8_RESULTA_bus [29];
assign \fir|multiplied_data[8][31]  = \fir|Mult8~8_RESULTA_bus [30];
assign \fir|Mult8~39  = \fir|Mult8~8_RESULTA_bus [31];
assign \fir|Mult8~40  = \fir|Mult8~8_RESULTA_bus [32];
assign \fir|Mult8~41  = \fir|Mult8~8_RESULTA_bus [33];
assign \fir|Mult8~42  = \fir|Mult8~8_RESULTA_bus [34];
assign \fir|Mult8~43  = \fir|Mult8~8_RESULTA_bus [35];
assign \fir|Mult8~44  = \fir|Mult8~8_RESULTA_bus [36];
assign \fir|Mult8~45  = \fir|Mult8~8_RESULTA_bus [37];
assign \fir|Mult8~46  = \fir|Mult8~8_RESULTA_bus [38];
assign \fir|Mult8~47  = \fir|Mult8~8_RESULTA_bus [39];
assign \fir|Mult8~48  = \fir|Mult8~8_RESULTA_bus [40];
assign \fir|Mult8~49  = \fir|Mult8~8_RESULTA_bus [41];
assign \fir|Mult8~50  = \fir|Mult8~8_RESULTA_bus [42];
assign \fir|Mult8~51  = \fir|Mult8~8_RESULTA_bus [43];
assign \fir|Mult8~52  = \fir|Mult8~8_RESULTA_bus [44];
assign \fir|Mult8~53  = \fir|Mult8~8_RESULTA_bus [45];
assign \fir|Mult8~54  = \fir|Mult8~8_RESULTA_bus [46];
assign \fir|Mult8~55  = \fir|Mult8~8_RESULTA_bus [47];
assign \fir|Mult8~56  = \fir|Mult8~8_RESULTA_bus [48];
assign \fir|Mult8~57  = \fir|Mult8~8_RESULTA_bus [49];
assign \fir|Mult8~58  = \fir|Mult8~8_RESULTA_bus [50];
assign \fir|Mult8~59  = \fir|Mult8~8_RESULTA_bus [51];
assign \fir|Mult8~60  = \fir|Mult8~8_RESULTA_bus [52];
assign \fir|Mult8~61  = \fir|Mult8~8_RESULTA_bus [53];
assign \fir|Mult8~62  = \fir|Mult8~8_RESULTA_bus [54];
assign \fir|Mult8~63  = \fir|Mult8~8_RESULTA_bus [55];
assign \fir|Mult8~64  = \fir|Mult8~8_RESULTA_bus [56];
assign \fir|Mult8~65  = \fir|Mult8~8_RESULTA_bus [57];
assign \fir|Mult8~66  = \fir|Mult8~8_RESULTA_bus [58];
assign \fir|Mult8~67  = \fir|Mult8~8_RESULTA_bus [59];
assign \fir|Mult8~68  = \fir|Mult8~8_RESULTA_bus [60];
assign \fir|Mult8~69  = \fir|Mult8~8_RESULTA_bus [61];
assign \fir|Mult8~70  = \fir|Mult8~8_RESULTA_bus [62];
assign \fir|Mult8~71  = \fir|Mult8~8_RESULTA_bus [63];

assign \fir|multiplied_data[9][0]  = \fir|Mult8~8_RESULTB_bus [0];
assign \fir|multiplied_data[9][1]  = \fir|Mult8~8_RESULTB_bus [1];
assign \fir|multiplied_data[9][2]  = \fir|Mult8~8_RESULTB_bus [2];
assign \fir|multiplied_data[9][3]  = \fir|Mult8~8_RESULTB_bus [3];
assign \fir|multiplied_data[9][4]  = \fir|Mult8~8_RESULTB_bus [4];
assign \fir|multiplied_data[9][5]  = \fir|Mult8~8_RESULTB_bus [5];
assign \fir|multiplied_data[9][6]  = \fir|Mult8~8_RESULTB_bus [6];
assign \fir|multiplied_data[9][7]  = \fir|Mult8~8_RESULTB_bus [7];
assign \fir|multiplied_data[9][8]  = \fir|Mult8~8_RESULTB_bus [8];
assign \fir|multiplied_data[9][9]  = \fir|Mult8~8_RESULTB_bus [9];
assign \fir|multiplied_data[9][10]  = \fir|Mult8~8_RESULTB_bus [10];
assign \fir|multiplied_data[9][11]  = \fir|Mult8~8_RESULTB_bus [11];
assign \fir|multiplied_data[9][12]  = \fir|Mult8~8_RESULTB_bus [12];
assign \fir|multiplied_data[9][13]  = \fir|Mult8~8_RESULTB_bus [13];
assign \fir|multiplied_data[9][14]  = \fir|Mult8~8_RESULTB_bus [14];
assign \fir|multiplied_data[9][15]  = \fir|Mult8~8_RESULTB_bus [15];
assign \fir|multiplied_data[9][16]  = \fir|Mult8~8_RESULTB_bus [16];
assign \fir|multiplied_data[9][17]  = \fir|Mult8~8_RESULTB_bus [17];
assign \fir|multiplied_data[9][18]  = \fir|Mult8~8_RESULTB_bus [18];
assign \fir|multiplied_data[9][19]  = \fir|Mult8~8_RESULTB_bus [19];
assign \fir|multiplied_data[9][20]  = \fir|Mult8~8_RESULTB_bus [20];
assign \fir|multiplied_data[9][21]  = \fir|Mult8~8_RESULTB_bus [21];
assign \fir|multiplied_data[9][22]  = \fir|Mult8~8_RESULTB_bus [22];
assign \fir|multiplied_data[9][23]  = \fir|Mult8~8_RESULTB_bus [23];
assign \fir|multiplied_data[9][24]  = \fir|Mult8~8_RESULTB_bus [24];
assign \fir|multiplied_data[9][25]  = \fir|Mult8~8_RESULTB_bus [25];
assign \fir|multiplied_data[9][26]  = \fir|Mult8~8_RESULTB_bus [26];
assign \fir|multiplied_data[9][27]  = \fir|Mult8~8_RESULTB_bus [27];
assign \fir|multiplied_data[9][28]  = \fir|Mult8~8_RESULTB_bus [28];
assign \fir|multiplied_data[9][29]  = \fir|Mult8~8_RESULTB_bus [29];
assign \fir|multiplied_data[9][31]  = \fir|Mult8~8_RESULTB_bus [30];

assign \cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a8~portbdataout  = \cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a8_PORTBDATAOUT_bus [0];
assign \cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a9  = \cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a8_PORTBDATAOUT_bus [1];
assign \cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a10  = \cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a8_PORTBDATAOUT_bus [2];
assign \cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a11  = \cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a8_PORTBDATAOUT_bus [3];
assign \cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a12  = \cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a8_PORTBDATAOUT_bus [4];
assign \cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a13  = \cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a8_PORTBDATAOUT_bus [5];
assign \cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a14  = \cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a8_PORTBDATAOUT_bus [6];
assign \cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a15  = \cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a8_PORTBDATAOUT_bus [7];
assign \cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a16  = \cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a8_PORTBDATAOUT_bus [8];
assign \cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a17  = \cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a8_PORTBDATAOUT_bus [9];
assign \cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a18  = \cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a8_PORTBDATAOUT_bus [10];
assign \cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a19  = \cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a8_PORTBDATAOUT_bus [11];
assign \cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a20  = \cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a8_PORTBDATAOUT_bus [12];
assign \cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a21  = \cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a8_PORTBDATAOUT_bus [13];
assign \cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a22  = \cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a8_PORTBDATAOUT_bus [14];
assign \cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a23  = \cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a8_PORTBDATAOUT_bus [15];
assign \cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a24  = \cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a8_PORTBDATAOUT_bus [16];
assign \cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a25  = \cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a8_PORTBDATAOUT_bus [17];
assign \cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a26  = \cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a8_PORTBDATAOUT_bus [18];
assign \cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a27  = \cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a8_PORTBDATAOUT_bus [19];
assign \cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a28  = \cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a8_PORTBDATAOUT_bus [20];
assign \cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a29  = \cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a8_PORTBDATAOUT_bus [21];
assign \cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a30  = \cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a8_PORTBDATAOUT_bus [22];
assign \cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a31  = \cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a8_PORTBDATAOUT_bus [23];
assign \cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a32  = \cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a8_PORTBDATAOUT_bus [24];
assign \cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a33  = \cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a8_PORTBDATAOUT_bus [25];
assign \cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a34  = \cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a8_PORTBDATAOUT_bus [26];
assign \cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a35  = \cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a8_PORTBDATAOUT_bus [27];
assign \cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a36  = \cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a8_PORTBDATAOUT_bus [28];
assign \cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a37  = \cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a8_PORTBDATAOUT_bus [29];
assign \cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a38  = \cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a8_PORTBDATAOUT_bus [30];
assign \cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a39  = \cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a8_PORTBDATAOUT_bus [31];
assign \cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a40  = \cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a8_PORTBDATAOUT_bus [32];
assign \cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a41  = \cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a8_PORTBDATAOUT_bus [33];
assign \cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a42  = \cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a8_PORTBDATAOUT_bus [34];
assign \cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a43  = \cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a8_PORTBDATAOUT_bus [35];
assign \cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a44  = \cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a8_PORTBDATAOUT_bus [36];
assign \cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a45  = \cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a8_PORTBDATAOUT_bus [37];
assign \cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a46  = \cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a8_PORTBDATAOUT_bus [38];
assign \cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a47  = \cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a8_PORTBDATAOUT_bus [39];

assign \cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a0~portbdataout  = \cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a0_PORTBDATAOUT_bus [0];
assign \cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a1  = \cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a0_PORTBDATAOUT_bus [1];
assign \cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a2  = \cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a0_PORTBDATAOUT_bus [2];
assign \cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a3  = \cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a0_PORTBDATAOUT_bus [3];
assign \cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a4  = \cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a0_PORTBDATAOUT_bus [4];
assign \cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a5  = \cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a0_PORTBDATAOUT_bus [5];
assign \cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a6  = \cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a0_PORTBDATAOUT_bus [6];
assign \cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a7  = \cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a0_PORTBDATAOUT_bus [7];

assign \fir|Mult7~109  = \fir|Mult6~8_SCANOUT_bus [0];
assign \fir|Mult7~110  = \fir|Mult6~8_SCANOUT_bus [1];
assign \fir|Mult7~111  = \fir|Mult6~8_SCANOUT_bus [2];
assign \fir|Mult7~112  = \fir|Mult6~8_SCANOUT_bus [3];
assign \fir|Mult7~113  = \fir|Mult6~8_SCANOUT_bus [4];
assign \fir|Mult7~114  = \fir|Mult6~8_SCANOUT_bus [5];
assign \fir|Mult7~115  = \fir|Mult6~8_SCANOUT_bus [6];
assign \fir|Mult7~116  = \fir|Mult6~8_SCANOUT_bus [7];
assign \fir|Mult7~117  = \fir|Mult6~8_SCANOUT_bus [8];
assign \fir|Mult7~118  = \fir|Mult6~8_SCANOUT_bus [9];
assign \fir|Mult7~119  = \fir|Mult6~8_SCANOUT_bus [10];
assign \fir|Mult7~120  = \fir|Mult6~8_SCANOUT_bus [11];
assign \fir|Mult7~121  = \fir|Mult6~8_SCANOUT_bus [12];
assign \fir|Mult7~122  = \fir|Mult6~8_SCANOUT_bus [13];
assign \fir|Mult7~123  = \fir|Mult6~8_SCANOUT_bus [14];
assign \fir|Mult7~124  = \fir|Mult6~8_SCANOUT_bus [15];

assign \fir|multiplied_data[6][0]  = \fir|Mult6~8_RESULTA_bus [0];
assign \fir|multiplied_data[6][1]  = \fir|Mult6~8_RESULTA_bus [1];
assign \fir|multiplied_data[6][2]  = \fir|Mult6~8_RESULTA_bus [2];
assign \fir|multiplied_data[6][3]  = \fir|Mult6~8_RESULTA_bus [3];
assign \fir|multiplied_data[6][4]  = \fir|Mult6~8_RESULTA_bus [4];
assign \fir|multiplied_data[6][5]  = \fir|Mult6~8_RESULTA_bus [5];
assign \fir|multiplied_data[6][6]  = \fir|Mult6~8_RESULTA_bus [6];
assign \fir|multiplied_data[6][7]  = \fir|Mult6~8_RESULTA_bus [7];
assign \fir|multiplied_data[6][8]  = \fir|Mult6~8_RESULTA_bus [8];
assign \fir|multiplied_data[6][9]  = \fir|Mult6~8_RESULTA_bus [9];
assign \fir|multiplied_data[6][10]  = \fir|Mult6~8_RESULTA_bus [10];
assign \fir|multiplied_data[6][11]  = \fir|Mult6~8_RESULTA_bus [11];
assign \fir|multiplied_data[6][12]  = \fir|Mult6~8_RESULTA_bus [12];
assign \fir|multiplied_data[6][13]  = \fir|Mult6~8_RESULTA_bus [13];
assign \fir|multiplied_data[6][14]  = \fir|Mult6~8_RESULTA_bus [14];
assign \fir|multiplied_data[6][15]  = \fir|Mult6~8_RESULTA_bus [15];
assign \fir|multiplied_data[6][16]  = \fir|Mult6~8_RESULTA_bus [16];
assign \fir|multiplied_data[6][17]  = \fir|Mult6~8_RESULTA_bus [17];
assign \fir|multiplied_data[6][18]  = \fir|Mult6~8_RESULTA_bus [18];
assign \fir|multiplied_data[6][19]  = \fir|Mult6~8_RESULTA_bus [19];
assign \fir|multiplied_data[6][20]  = \fir|Mult6~8_RESULTA_bus [20];
assign \fir|multiplied_data[6][21]  = \fir|Mult6~8_RESULTA_bus [21];
assign \fir|multiplied_data[6][22]  = \fir|Mult6~8_RESULTA_bus [22];
assign \fir|multiplied_data[6][23]  = \fir|Mult6~8_RESULTA_bus [23];
assign \fir|multiplied_data[6][24]  = \fir|Mult6~8_RESULTA_bus [24];
assign \fir|multiplied_data[6][25]  = \fir|Mult6~8_RESULTA_bus [25];
assign \fir|multiplied_data[6][26]  = \fir|Mult6~8_RESULTA_bus [26];
assign \fir|multiplied_data[6][27]  = \fir|Mult6~8_RESULTA_bus [27];
assign \fir|multiplied_data[6][28]  = \fir|Mult6~8_RESULTA_bus [28];
assign \fir|multiplied_data[6][29]  = \fir|Mult6~8_RESULTA_bus [29];
assign \fir|multiplied_data[6][31]  = \fir|Mult6~8_RESULTA_bus [30];
assign \fir|Mult6~39  = \fir|Mult6~8_RESULTA_bus [31];
assign \fir|Mult6~40  = \fir|Mult6~8_RESULTA_bus [32];
assign \fir|Mult6~41  = \fir|Mult6~8_RESULTA_bus [33];
assign \fir|Mult6~42  = \fir|Mult6~8_RESULTA_bus [34];
assign \fir|Mult6~43  = \fir|Mult6~8_RESULTA_bus [35];
assign \fir|Mult6~44  = \fir|Mult6~8_RESULTA_bus [36];
assign \fir|Mult6~45  = \fir|Mult6~8_RESULTA_bus [37];
assign \fir|Mult6~46  = \fir|Mult6~8_RESULTA_bus [38];
assign \fir|Mult6~47  = \fir|Mult6~8_RESULTA_bus [39];
assign \fir|Mult6~48  = \fir|Mult6~8_RESULTA_bus [40];
assign \fir|Mult6~49  = \fir|Mult6~8_RESULTA_bus [41];
assign \fir|Mult6~50  = \fir|Mult6~8_RESULTA_bus [42];
assign \fir|Mult6~51  = \fir|Mult6~8_RESULTA_bus [43];
assign \fir|Mult6~52  = \fir|Mult6~8_RESULTA_bus [44];
assign \fir|Mult6~53  = \fir|Mult6~8_RESULTA_bus [45];
assign \fir|Mult6~54  = \fir|Mult6~8_RESULTA_bus [46];
assign \fir|Mult6~55  = \fir|Mult6~8_RESULTA_bus [47];
assign \fir|Mult6~56  = \fir|Mult6~8_RESULTA_bus [48];
assign \fir|Mult6~57  = \fir|Mult6~8_RESULTA_bus [49];
assign \fir|Mult6~58  = \fir|Mult6~8_RESULTA_bus [50];
assign \fir|Mult6~59  = \fir|Mult6~8_RESULTA_bus [51];
assign \fir|Mult6~60  = \fir|Mult6~8_RESULTA_bus [52];
assign \fir|Mult6~61  = \fir|Mult6~8_RESULTA_bus [53];
assign \fir|Mult6~62  = \fir|Mult6~8_RESULTA_bus [54];
assign \fir|Mult6~63  = \fir|Mult6~8_RESULTA_bus [55];
assign \fir|Mult6~64  = \fir|Mult6~8_RESULTA_bus [56];
assign \fir|Mult6~65  = \fir|Mult6~8_RESULTA_bus [57];
assign \fir|Mult6~66  = \fir|Mult6~8_RESULTA_bus [58];
assign \fir|Mult6~67  = \fir|Mult6~8_RESULTA_bus [59];
assign \fir|Mult6~68  = \fir|Mult6~8_RESULTA_bus [60];
assign \fir|Mult6~69  = \fir|Mult6~8_RESULTA_bus [61];
assign \fir|Mult6~70  = \fir|Mult6~8_RESULTA_bus [62];
assign \fir|Mult6~71  = \fir|Mult6~8_RESULTA_bus [63];

assign \fir|multiplied_data[7][0]  = \fir|Mult6~8_RESULTB_bus [0];
assign \fir|multiplied_data[7][1]  = \fir|Mult6~8_RESULTB_bus [1];
assign \fir|multiplied_data[7][2]  = \fir|Mult6~8_RESULTB_bus [2];
assign \fir|multiplied_data[7][3]  = \fir|Mult6~8_RESULTB_bus [3];
assign \fir|multiplied_data[7][4]  = \fir|Mult6~8_RESULTB_bus [4];
assign \fir|multiplied_data[7][5]  = \fir|Mult6~8_RESULTB_bus [5];
assign \fir|multiplied_data[7][6]  = \fir|Mult6~8_RESULTB_bus [6];
assign \fir|multiplied_data[7][7]  = \fir|Mult6~8_RESULTB_bus [7];
assign \fir|multiplied_data[7][8]  = \fir|Mult6~8_RESULTB_bus [8];
assign \fir|multiplied_data[7][9]  = \fir|Mult6~8_RESULTB_bus [9];
assign \fir|multiplied_data[7][10]  = \fir|Mult6~8_RESULTB_bus [10];
assign \fir|multiplied_data[7][11]  = \fir|Mult6~8_RESULTB_bus [11];
assign \fir|multiplied_data[7][12]  = \fir|Mult6~8_RESULTB_bus [12];
assign \fir|multiplied_data[7][13]  = \fir|Mult6~8_RESULTB_bus [13];
assign \fir|multiplied_data[7][14]  = \fir|Mult6~8_RESULTB_bus [14];
assign \fir|multiplied_data[7][15]  = \fir|Mult6~8_RESULTB_bus [15];
assign \fir|multiplied_data[7][16]  = \fir|Mult6~8_RESULTB_bus [16];
assign \fir|multiplied_data[7][17]  = \fir|Mult6~8_RESULTB_bus [17];
assign \fir|multiplied_data[7][18]  = \fir|Mult6~8_RESULTB_bus [18];
assign \fir|multiplied_data[7][19]  = \fir|Mult6~8_RESULTB_bus [19];
assign \fir|multiplied_data[7][20]  = \fir|Mult6~8_RESULTB_bus [20];
assign \fir|multiplied_data[7][21]  = \fir|Mult6~8_RESULTB_bus [21];
assign \fir|multiplied_data[7][22]  = \fir|Mult6~8_RESULTB_bus [22];
assign \fir|multiplied_data[7][23]  = \fir|Mult6~8_RESULTB_bus [23];
assign \fir|multiplied_data[7][24]  = \fir|Mult6~8_RESULTB_bus [24];
assign \fir|multiplied_data[7][25]  = \fir|Mult6~8_RESULTB_bus [25];
assign \fir|multiplied_data[7][26]  = \fir|Mult6~8_RESULTB_bus [26];
assign \fir|multiplied_data[7][27]  = \fir|Mult6~8_RESULTB_bus [27];
assign \fir|multiplied_data[7][28]  = \fir|Mult6~8_RESULTB_bus [28];
assign \fir|multiplied_data[7][29]  = \fir|Mult6~8_RESULTB_bus [29];
assign \fir|multiplied_data[7][31]  = \fir|Mult6~8_RESULTB_bus [30];

assign \fir|Mult5~109  = \fir|Mult4~8_SCANOUT_bus [0];
assign \fir|Mult5~110  = \fir|Mult4~8_SCANOUT_bus [1];
assign \fir|Mult5~111  = \fir|Mult4~8_SCANOUT_bus [2];
assign \fir|Mult5~112  = \fir|Mult4~8_SCANOUT_bus [3];
assign \fir|Mult5~113  = \fir|Mult4~8_SCANOUT_bus [4];
assign \fir|Mult5~114  = \fir|Mult4~8_SCANOUT_bus [5];
assign \fir|Mult5~115  = \fir|Mult4~8_SCANOUT_bus [6];
assign \fir|Mult5~116  = \fir|Mult4~8_SCANOUT_bus [7];
assign \fir|Mult5~117  = \fir|Mult4~8_SCANOUT_bus [8];
assign \fir|Mult5~118  = \fir|Mult4~8_SCANOUT_bus [9];
assign \fir|Mult5~119  = \fir|Mult4~8_SCANOUT_bus [10];
assign \fir|Mult5~120  = \fir|Mult4~8_SCANOUT_bus [11];
assign \fir|Mult5~121  = \fir|Mult4~8_SCANOUT_bus [12];
assign \fir|Mult5~122  = \fir|Mult4~8_SCANOUT_bus [13];
assign \fir|Mult5~123  = \fir|Mult4~8_SCANOUT_bus [14];
assign \fir|Mult5~124  = \fir|Mult4~8_SCANOUT_bus [15];

assign \fir|multiplied_data[4][0]  = \fir|Mult4~8_RESULTA_bus [0];
assign \fir|multiplied_data[4][1]  = \fir|Mult4~8_RESULTA_bus [1];
assign \fir|multiplied_data[4][2]  = \fir|Mult4~8_RESULTA_bus [2];
assign \fir|multiplied_data[4][3]  = \fir|Mult4~8_RESULTA_bus [3];
assign \fir|multiplied_data[4][4]  = \fir|Mult4~8_RESULTA_bus [4];
assign \fir|multiplied_data[4][5]  = \fir|Mult4~8_RESULTA_bus [5];
assign \fir|multiplied_data[4][6]  = \fir|Mult4~8_RESULTA_bus [6];
assign \fir|multiplied_data[4][7]  = \fir|Mult4~8_RESULTA_bus [7];
assign \fir|multiplied_data[4][8]  = \fir|Mult4~8_RESULTA_bus [8];
assign \fir|multiplied_data[4][9]  = \fir|Mult4~8_RESULTA_bus [9];
assign \fir|multiplied_data[4][10]  = \fir|Mult4~8_RESULTA_bus [10];
assign \fir|multiplied_data[4][11]  = \fir|Mult4~8_RESULTA_bus [11];
assign \fir|multiplied_data[4][12]  = \fir|Mult4~8_RESULTA_bus [12];
assign \fir|multiplied_data[4][13]  = \fir|Mult4~8_RESULTA_bus [13];
assign \fir|multiplied_data[4][14]  = \fir|Mult4~8_RESULTA_bus [14];
assign \fir|multiplied_data[4][15]  = \fir|Mult4~8_RESULTA_bus [15];
assign \fir|multiplied_data[4][16]  = \fir|Mult4~8_RESULTA_bus [16];
assign \fir|multiplied_data[4][17]  = \fir|Mult4~8_RESULTA_bus [17];
assign \fir|multiplied_data[4][18]  = \fir|Mult4~8_RESULTA_bus [18];
assign \fir|multiplied_data[4][19]  = \fir|Mult4~8_RESULTA_bus [19];
assign \fir|multiplied_data[4][20]  = \fir|Mult4~8_RESULTA_bus [20];
assign \fir|multiplied_data[4][21]  = \fir|Mult4~8_RESULTA_bus [21];
assign \fir|multiplied_data[4][22]  = \fir|Mult4~8_RESULTA_bus [22];
assign \fir|multiplied_data[4][23]  = \fir|Mult4~8_RESULTA_bus [23];
assign \fir|multiplied_data[4][24]  = \fir|Mult4~8_RESULTA_bus [24];
assign \fir|multiplied_data[4][25]  = \fir|Mult4~8_RESULTA_bus [25];
assign \fir|multiplied_data[4][26]  = \fir|Mult4~8_RESULTA_bus [26];
assign \fir|multiplied_data[4][27]  = \fir|Mult4~8_RESULTA_bus [27];
assign \fir|multiplied_data[4][28]  = \fir|Mult4~8_RESULTA_bus [28];
assign \fir|multiplied_data[4][29]  = \fir|Mult4~8_RESULTA_bus [29];
assign \fir|multiplied_data[4][31]  = \fir|Mult4~8_RESULTA_bus [30];
assign \fir|Mult4~39  = \fir|Mult4~8_RESULTA_bus [31];
assign \fir|Mult4~40  = \fir|Mult4~8_RESULTA_bus [32];
assign \fir|Mult4~41  = \fir|Mult4~8_RESULTA_bus [33];
assign \fir|Mult4~42  = \fir|Mult4~8_RESULTA_bus [34];
assign \fir|Mult4~43  = \fir|Mult4~8_RESULTA_bus [35];
assign \fir|Mult4~44  = \fir|Mult4~8_RESULTA_bus [36];
assign \fir|Mult4~45  = \fir|Mult4~8_RESULTA_bus [37];
assign \fir|Mult4~46  = \fir|Mult4~8_RESULTA_bus [38];
assign \fir|Mult4~47  = \fir|Mult4~8_RESULTA_bus [39];
assign \fir|Mult4~48  = \fir|Mult4~8_RESULTA_bus [40];
assign \fir|Mult4~49  = \fir|Mult4~8_RESULTA_bus [41];
assign \fir|Mult4~50  = \fir|Mult4~8_RESULTA_bus [42];
assign \fir|Mult4~51  = \fir|Mult4~8_RESULTA_bus [43];
assign \fir|Mult4~52  = \fir|Mult4~8_RESULTA_bus [44];
assign \fir|Mult4~53  = \fir|Mult4~8_RESULTA_bus [45];
assign \fir|Mult4~54  = \fir|Mult4~8_RESULTA_bus [46];
assign \fir|Mult4~55  = \fir|Mult4~8_RESULTA_bus [47];
assign \fir|Mult4~56  = \fir|Mult4~8_RESULTA_bus [48];
assign \fir|Mult4~57  = \fir|Mult4~8_RESULTA_bus [49];
assign \fir|Mult4~58  = \fir|Mult4~8_RESULTA_bus [50];
assign \fir|Mult4~59  = \fir|Mult4~8_RESULTA_bus [51];
assign \fir|Mult4~60  = \fir|Mult4~8_RESULTA_bus [52];
assign \fir|Mult4~61  = \fir|Mult4~8_RESULTA_bus [53];
assign \fir|Mult4~62  = \fir|Mult4~8_RESULTA_bus [54];
assign \fir|Mult4~63  = \fir|Mult4~8_RESULTA_bus [55];
assign \fir|Mult4~64  = \fir|Mult4~8_RESULTA_bus [56];
assign \fir|Mult4~65  = \fir|Mult4~8_RESULTA_bus [57];
assign \fir|Mult4~66  = \fir|Mult4~8_RESULTA_bus [58];
assign \fir|Mult4~67  = \fir|Mult4~8_RESULTA_bus [59];
assign \fir|Mult4~68  = \fir|Mult4~8_RESULTA_bus [60];
assign \fir|Mult4~69  = \fir|Mult4~8_RESULTA_bus [61];
assign \fir|Mult4~70  = \fir|Mult4~8_RESULTA_bus [62];
assign \fir|Mult4~71  = \fir|Mult4~8_RESULTA_bus [63];

assign \fir|multiplied_data[5][0]  = \fir|Mult4~8_RESULTB_bus [0];
assign \fir|multiplied_data[5][1]  = \fir|Mult4~8_RESULTB_bus [1];
assign \fir|multiplied_data[5][2]  = \fir|Mult4~8_RESULTB_bus [2];
assign \fir|multiplied_data[5][3]  = \fir|Mult4~8_RESULTB_bus [3];
assign \fir|multiplied_data[5][4]  = \fir|Mult4~8_RESULTB_bus [4];
assign \fir|multiplied_data[5][5]  = \fir|Mult4~8_RESULTB_bus [5];
assign \fir|multiplied_data[5][6]  = \fir|Mult4~8_RESULTB_bus [6];
assign \fir|multiplied_data[5][7]  = \fir|Mult4~8_RESULTB_bus [7];
assign \fir|multiplied_data[5][8]  = \fir|Mult4~8_RESULTB_bus [8];
assign \fir|multiplied_data[5][9]  = \fir|Mult4~8_RESULTB_bus [9];
assign \fir|multiplied_data[5][10]  = \fir|Mult4~8_RESULTB_bus [10];
assign \fir|multiplied_data[5][11]  = \fir|Mult4~8_RESULTB_bus [11];
assign \fir|multiplied_data[5][12]  = \fir|Mult4~8_RESULTB_bus [12];
assign \fir|multiplied_data[5][13]  = \fir|Mult4~8_RESULTB_bus [13];
assign \fir|multiplied_data[5][14]  = \fir|Mult4~8_RESULTB_bus [14];
assign \fir|multiplied_data[5][15]  = \fir|Mult4~8_RESULTB_bus [15];
assign \fir|multiplied_data[5][16]  = \fir|Mult4~8_RESULTB_bus [16];
assign \fir|multiplied_data[5][17]  = \fir|Mult4~8_RESULTB_bus [17];
assign \fir|multiplied_data[5][18]  = \fir|Mult4~8_RESULTB_bus [18];
assign \fir|multiplied_data[5][19]  = \fir|Mult4~8_RESULTB_bus [19];
assign \fir|multiplied_data[5][20]  = \fir|Mult4~8_RESULTB_bus [20];
assign \fir|multiplied_data[5][21]  = \fir|Mult4~8_RESULTB_bus [21];
assign \fir|multiplied_data[5][22]  = \fir|Mult4~8_RESULTB_bus [22];
assign \fir|multiplied_data[5][23]  = \fir|Mult4~8_RESULTB_bus [23];
assign \fir|multiplied_data[5][24]  = \fir|Mult4~8_RESULTB_bus [24];
assign \fir|multiplied_data[5][25]  = \fir|Mult4~8_RESULTB_bus [25];
assign \fir|multiplied_data[5][26]  = \fir|Mult4~8_RESULTB_bus [26];
assign \fir|multiplied_data[5][27]  = \fir|Mult4~8_RESULTB_bus [27];
assign \fir|multiplied_data[5][28]  = \fir|Mult4~8_RESULTB_bus [28];
assign \fir|multiplied_data[5][29]  = \fir|Mult4~8_RESULTB_bus [29];
assign \fir|multiplied_data[5][31]  = \fir|Mult4~8_RESULTB_bus [30];

assign \fir|Mult3~109  = \fir|Mult2~8_SCANOUT_bus [0];
assign \fir|Mult3~110  = \fir|Mult2~8_SCANOUT_bus [1];
assign \fir|Mult3~111  = \fir|Mult2~8_SCANOUT_bus [2];
assign \fir|Mult3~112  = \fir|Mult2~8_SCANOUT_bus [3];
assign \fir|Mult3~113  = \fir|Mult2~8_SCANOUT_bus [4];
assign \fir|Mult3~114  = \fir|Mult2~8_SCANOUT_bus [5];
assign \fir|Mult3~115  = \fir|Mult2~8_SCANOUT_bus [6];
assign \fir|Mult3~116  = \fir|Mult2~8_SCANOUT_bus [7];
assign \fir|Mult3~117  = \fir|Mult2~8_SCANOUT_bus [8];
assign \fir|Mult3~118  = \fir|Mult2~8_SCANOUT_bus [9];
assign \fir|Mult3~119  = \fir|Mult2~8_SCANOUT_bus [10];
assign \fir|Mult3~120  = \fir|Mult2~8_SCANOUT_bus [11];
assign \fir|Mult3~121  = \fir|Mult2~8_SCANOUT_bus [12];
assign \fir|Mult3~122  = \fir|Mult2~8_SCANOUT_bus [13];
assign \fir|Mult3~123  = \fir|Mult2~8_SCANOUT_bus [14];
assign \fir|Mult3~124  = \fir|Mult2~8_SCANOUT_bus [15];

assign \fir|multiplied_data[2][0]  = \fir|Mult2~8_RESULTA_bus [0];
assign \fir|multiplied_data[2][1]  = \fir|Mult2~8_RESULTA_bus [1];
assign \fir|multiplied_data[2][2]  = \fir|Mult2~8_RESULTA_bus [2];
assign \fir|multiplied_data[2][3]  = \fir|Mult2~8_RESULTA_bus [3];
assign \fir|multiplied_data[2][4]  = \fir|Mult2~8_RESULTA_bus [4];
assign \fir|multiplied_data[2][5]  = \fir|Mult2~8_RESULTA_bus [5];
assign \fir|multiplied_data[2][6]  = \fir|Mult2~8_RESULTA_bus [6];
assign \fir|multiplied_data[2][7]  = \fir|Mult2~8_RESULTA_bus [7];
assign \fir|multiplied_data[2][8]  = \fir|Mult2~8_RESULTA_bus [8];
assign \fir|multiplied_data[2][9]  = \fir|Mult2~8_RESULTA_bus [9];
assign \fir|multiplied_data[2][10]  = \fir|Mult2~8_RESULTA_bus [10];
assign \fir|multiplied_data[2][11]  = \fir|Mult2~8_RESULTA_bus [11];
assign \fir|multiplied_data[2][12]  = \fir|Mult2~8_RESULTA_bus [12];
assign \fir|multiplied_data[2][13]  = \fir|Mult2~8_RESULTA_bus [13];
assign \fir|multiplied_data[2][14]  = \fir|Mult2~8_RESULTA_bus [14];
assign \fir|multiplied_data[2][15]  = \fir|Mult2~8_RESULTA_bus [15];
assign \fir|multiplied_data[2][16]  = \fir|Mult2~8_RESULTA_bus [16];
assign \fir|multiplied_data[2][17]  = \fir|Mult2~8_RESULTA_bus [17];
assign \fir|multiplied_data[2][18]  = \fir|Mult2~8_RESULTA_bus [18];
assign \fir|multiplied_data[2][19]  = \fir|Mult2~8_RESULTA_bus [19];
assign \fir|multiplied_data[2][20]  = \fir|Mult2~8_RESULTA_bus [20];
assign \fir|multiplied_data[2][21]  = \fir|Mult2~8_RESULTA_bus [21];
assign \fir|multiplied_data[2][22]  = \fir|Mult2~8_RESULTA_bus [22];
assign \fir|multiplied_data[2][23]  = \fir|Mult2~8_RESULTA_bus [23];
assign \fir|multiplied_data[2][24]  = \fir|Mult2~8_RESULTA_bus [24];
assign \fir|multiplied_data[2][25]  = \fir|Mult2~8_RESULTA_bus [25];
assign \fir|multiplied_data[2][26]  = \fir|Mult2~8_RESULTA_bus [26];
assign \fir|multiplied_data[2][27]  = \fir|Mult2~8_RESULTA_bus [27];
assign \fir|multiplied_data[2][28]  = \fir|Mult2~8_RESULTA_bus [28];
assign \fir|multiplied_data[2][29]  = \fir|Mult2~8_RESULTA_bus [29];
assign \fir|multiplied_data[2][31]  = \fir|Mult2~8_RESULTA_bus [30];
assign \fir|Mult2~39  = \fir|Mult2~8_RESULTA_bus [31];
assign \fir|Mult2~40  = \fir|Mult2~8_RESULTA_bus [32];
assign \fir|Mult2~41  = \fir|Mult2~8_RESULTA_bus [33];
assign \fir|Mult2~42  = \fir|Mult2~8_RESULTA_bus [34];
assign \fir|Mult2~43  = \fir|Mult2~8_RESULTA_bus [35];
assign \fir|Mult2~44  = \fir|Mult2~8_RESULTA_bus [36];
assign \fir|Mult2~45  = \fir|Mult2~8_RESULTA_bus [37];
assign \fir|Mult2~46  = \fir|Mult2~8_RESULTA_bus [38];
assign \fir|Mult2~47  = \fir|Mult2~8_RESULTA_bus [39];
assign \fir|Mult2~48  = \fir|Mult2~8_RESULTA_bus [40];
assign \fir|Mult2~49  = \fir|Mult2~8_RESULTA_bus [41];
assign \fir|Mult2~50  = \fir|Mult2~8_RESULTA_bus [42];
assign \fir|Mult2~51  = \fir|Mult2~8_RESULTA_bus [43];
assign \fir|Mult2~52  = \fir|Mult2~8_RESULTA_bus [44];
assign \fir|Mult2~53  = \fir|Mult2~8_RESULTA_bus [45];
assign \fir|Mult2~54  = \fir|Mult2~8_RESULTA_bus [46];
assign \fir|Mult2~55  = \fir|Mult2~8_RESULTA_bus [47];
assign \fir|Mult2~56  = \fir|Mult2~8_RESULTA_bus [48];
assign \fir|Mult2~57  = \fir|Mult2~8_RESULTA_bus [49];
assign \fir|Mult2~58  = \fir|Mult2~8_RESULTA_bus [50];
assign \fir|Mult2~59  = \fir|Mult2~8_RESULTA_bus [51];
assign \fir|Mult2~60  = \fir|Mult2~8_RESULTA_bus [52];
assign \fir|Mult2~61  = \fir|Mult2~8_RESULTA_bus [53];
assign \fir|Mult2~62  = \fir|Mult2~8_RESULTA_bus [54];
assign \fir|Mult2~63  = \fir|Mult2~8_RESULTA_bus [55];
assign \fir|Mult2~64  = \fir|Mult2~8_RESULTA_bus [56];
assign \fir|Mult2~65  = \fir|Mult2~8_RESULTA_bus [57];
assign \fir|Mult2~66  = \fir|Mult2~8_RESULTA_bus [58];
assign \fir|Mult2~67  = \fir|Mult2~8_RESULTA_bus [59];
assign \fir|Mult2~68  = \fir|Mult2~8_RESULTA_bus [60];
assign \fir|Mult2~69  = \fir|Mult2~8_RESULTA_bus [61];
assign \fir|Mult2~70  = \fir|Mult2~8_RESULTA_bus [62];
assign \fir|Mult2~71  = \fir|Mult2~8_RESULTA_bus [63];

assign \fir|multiplied_data[3][0]  = \fir|Mult2~8_RESULTB_bus [0];
assign \fir|multiplied_data[3][1]  = \fir|Mult2~8_RESULTB_bus [1];
assign \fir|multiplied_data[3][2]  = \fir|Mult2~8_RESULTB_bus [2];
assign \fir|multiplied_data[3][3]  = \fir|Mult2~8_RESULTB_bus [3];
assign \fir|multiplied_data[3][4]  = \fir|Mult2~8_RESULTB_bus [4];
assign \fir|multiplied_data[3][5]  = \fir|Mult2~8_RESULTB_bus [5];
assign \fir|multiplied_data[3][6]  = \fir|Mult2~8_RESULTB_bus [6];
assign \fir|multiplied_data[3][7]  = \fir|Mult2~8_RESULTB_bus [7];
assign \fir|multiplied_data[3][8]  = \fir|Mult2~8_RESULTB_bus [8];
assign \fir|multiplied_data[3][9]  = \fir|Mult2~8_RESULTB_bus [9];
assign \fir|multiplied_data[3][10]  = \fir|Mult2~8_RESULTB_bus [10];
assign \fir|multiplied_data[3][11]  = \fir|Mult2~8_RESULTB_bus [11];
assign \fir|multiplied_data[3][12]  = \fir|Mult2~8_RESULTB_bus [12];
assign \fir|multiplied_data[3][13]  = \fir|Mult2~8_RESULTB_bus [13];
assign \fir|multiplied_data[3][14]  = \fir|Mult2~8_RESULTB_bus [14];
assign \fir|multiplied_data[3][15]  = \fir|Mult2~8_RESULTB_bus [15];
assign \fir|multiplied_data[3][16]  = \fir|Mult2~8_RESULTB_bus [16];
assign \fir|multiplied_data[3][17]  = \fir|Mult2~8_RESULTB_bus [17];
assign \fir|multiplied_data[3][18]  = \fir|Mult2~8_RESULTB_bus [18];
assign \fir|multiplied_data[3][19]  = \fir|Mult2~8_RESULTB_bus [19];
assign \fir|multiplied_data[3][20]  = \fir|Mult2~8_RESULTB_bus [20];
assign \fir|multiplied_data[3][21]  = \fir|Mult2~8_RESULTB_bus [21];
assign \fir|multiplied_data[3][22]  = \fir|Mult2~8_RESULTB_bus [22];
assign \fir|multiplied_data[3][23]  = \fir|Mult2~8_RESULTB_bus [23];
assign \fir|multiplied_data[3][24]  = \fir|Mult2~8_RESULTB_bus [24];
assign \fir|multiplied_data[3][25]  = \fir|Mult2~8_RESULTB_bus [25];
assign \fir|multiplied_data[3][26]  = \fir|Mult2~8_RESULTB_bus [26];
assign \fir|multiplied_data[3][27]  = \fir|Mult2~8_RESULTB_bus [27];
assign \fir|multiplied_data[3][28]  = \fir|Mult2~8_RESULTB_bus [28];
assign \fir|multiplied_data[3][29]  = \fir|Mult2~8_RESULTB_bus [29];
assign \fir|multiplied_data[3][31]  = \fir|Mult2~8_RESULTB_bus [30];

assign \fir|Add0~109  = \fir|Add0~8_SCANOUT_bus [0];
assign \fir|Add0~110  = \fir|Add0~8_SCANOUT_bus [1];
assign \fir|Add0~111  = \fir|Add0~8_SCANOUT_bus [2];
assign \fir|Add0~112  = \fir|Add0~8_SCANOUT_bus [3];
assign \fir|Add0~113  = \fir|Add0~8_SCANOUT_bus [4];
assign \fir|Add0~114  = \fir|Add0~8_SCANOUT_bus [5];
assign \fir|Add0~115  = \fir|Add0~8_SCANOUT_bus [6];
assign \fir|Add0~116  = \fir|Add0~8_SCANOUT_bus [7];
assign \fir|Add0~117  = \fir|Add0~8_SCANOUT_bus [8];
assign \fir|Add0~118  = \fir|Add0~8_SCANOUT_bus [9];
assign \fir|Add0~119  = \fir|Add0~8_SCANOUT_bus [10];
assign \fir|Add0~120  = \fir|Add0~8_SCANOUT_bus [11];
assign \fir|Add0~121  = \fir|Add0~8_SCANOUT_bus [12];
assign \fir|Add0~122  = \fir|Add0~8_SCANOUT_bus [13];
assign \fir|Add0~123  = \fir|Add0~8_SCANOUT_bus [14];
assign \fir|Add0~124  = \fir|Add0~8_SCANOUT_bus [15];

assign \fir|Add0~mac_pl[0][0]  = \fir|Add0~8_RESULTA_bus [0];
assign \fir|Add0~mac_pl[0][1]  = \fir|Add0~8_RESULTA_bus [1];
assign \fir|Add0~mac_pl[0][2]  = \fir|Add0~8_RESULTA_bus [2];
assign \fir|Add0~mac_pl[0][3]  = \fir|Add0~8_RESULTA_bus [3];
assign \fir|Add0~mac_pl[0][4]  = \fir|Add0~8_RESULTA_bus [4];
assign \fir|Add0~mac_pl[0][5]  = \fir|Add0~8_RESULTA_bus [5];
assign \fir|Add0~mac_pl[0][6]  = \fir|Add0~8_RESULTA_bus [6];
assign \fir|Add0~mac_pl[0][7]  = \fir|Add0~8_RESULTA_bus [7];
assign \fir|Add0~mac_pl[0][8]  = \fir|Add0~8_RESULTA_bus [8];
assign \fir|Add0~mac_pl[0][9]  = \fir|Add0~8_RESULTA_bus [9];
assign \fir|Add0~mac_pl[0][10]  = \fir|Add0~8_RESULTA_bus [10];
assign \fir|Add0~mac_pl[0][11]  = \fir|Add0~8_RESULTA_bus [11];
assign \fir|Add0~mac_pl[0][12]  = \fir|Add0~8_RESULTA_bus [12];
assign \fir|Add0~mac_pl[0][13]  = \fir|Add0~8_RESULTA_bus [13];
assign \fir|Add0~mac_pl[0][14]  = \fir|Add0~8_RESULTA_bus [14];
assign \fir|Add0~mac_pl[0][15]  = \fir|Add0~8_RESULTA_bus [15];
assign \fir|Add0~mac_pl[0][16]  = \fir|Add0~8_RESULTA_bus [16];
assign \fir|Add0~mac_pl[0][17]  = \fir|Add0~8_RESULTA_bus [17];
assign \fir|Add0~mac_pl[0][18]  = \fir|Add0~8_RESULTA_bus [18];
assign \fir|Add0~mac_pl[0][19]  = \fir|Add0~8_RESULTA_bus [19];
assign \fir|Add0~mac_pl[0][20]  = \fir|Add0~8_RESULTA_bus [20];
assign \fir|Add0~mac_pl[0][21]  = \fir|Add0~8_RESULTA_bus [21];
assign \fir|Add0~mac_pl[0][22]  = \fir|Add0~8_RESULTA_bus [22];
assign \fir|Add0~mac_pl[0][23]  = \fir|Add0~8_RESULTA_bus [23];
assign \fir|Add0~mac_pl[0][24]  = \fir|Add0~8_RESULTA_bus [24];
assign \fir|Add0~mac_pl[0][25]  = \fir|Add0~8_RESULTA_bus [25];
assign \fir|Add0~mac_pl[0][26]  = \fir|Add0~8_RESULTA_bus [26];
assign \fir|Add0~mac_pl[0][27]  = \fir|Add0~8_RESULTA_bus [27];
assign \fir|Add0~mac_pl[0][28]  = \fir|Add0~8_RESULTA_bus [28];
assign \fir|Add0~mac_pl[0][29]  = \fir|Add0~8_RESULTA_bus [29];
assign \fir|Add0~mac_pl[0][30]  = \fir|Add0~8_RESULTA_bus [30];
assign \fir|Add0~mac_pl[0][31]  = \fir|Add0~8_RESULTA_bus [31];
assign \fir|Add0~40  = \fir|Add0~8_RESULTA_bus [32];
assign \fir|Add0~41  = \fir|Add0~8_RESULTA_bus [33];
assign \fir|Add0~42  = \fir|Add0~8_RESULTA_bus [34];
assign \fir|Add0~43  = \fir|Add0~8_RESULTA_bus [35];
assign \fir|Add0~44  = \fir|Add0~8_RESULTA_bus [36];
assign \fir|Add0~45  = \fir|Add0~8_RESULTA_bus [37];
assign \fir|Add0~46  = \fir|Add0~8_RESULTA_bus [38];
assign \fir|Add0~47  = \fir|Add0~8_RESULTA_bus [39];
assign \fir|Add0~48  = \fir|Add0~8_RESULTA_bus [40];
assign \fir|Add0~49  = \fir|Add0~8_RESULTA_bus [41];
assign \fir|Add0~50  = \fir|Add0~8_RESULTA_bus [42];
assign \fir|Add0~51  = \fir|Add0~8_RESULTA_bus [43];
assign \fir|Add0~52  = \fir|Add0~8_RESULTA_bus [44];
assign \fir|Add0~53  = \fir|Add0~8_RESULTA_bus [45];
assign \fir|Add0~54  = \fir|Add0~8_RESULTA_bus [46];
assign \fir|Add0~55  = \fir|Add0~8_RESULTA_bus [47];
assign \fir|Add0~56  = \fir|Add0~8_RESULTA_bus [48];
assign \fir|Add0~57  = \fir|Add0~8_RESULTA_bus [49];
assign \fir|Add0~58  = \fir|Add0~8_RESULTA_bus [50];
assign \fir|Add0~59  = \fir|Add0~8_RESULTA_bus [51];
assign \fir|Add0~60  = \fir|Add0~8_RESULTA_bus [52];
assign \fir|Add0~61  = \fir|Add0~8_RESULTA_bus [53];
assign \fir|Add0~62  = \fir|Add0~8_RESULTA_bus [54];
assign \fir|Add0~63  = \fir|Add0~8_RESULTA_bus [55];
assign \fir|Add0~64  = \fir|Add0~8_RESULTA_bus [56];
assign \fir|Add0~65  = \fir|Add0~8_RESULTA_bus [57];
assign \fir|Add0~66  = \fir|Add0~8_RESULTA_bus [58];
assign \fir|Add0~67  = \fir|Add0~8_RESULTA_bus [59];
assign \fir|Add0~68  = \fir|Add0~8_RESULTA_bus [60];
assign \fir|Add0~69  = \fir|Add0~8_RESULTA_bus [61];
assign \fir|Add0~70  = \fir|Add0~8_RESULTA_bus [62];
assign \fir|Add0~71  = \fir|Add0~8_RESULTA_bus [63];

assign \fir|multiplied_data[15][0]  = \fir|Mult15~8_RESULTA_bus [0];
assign \fir|multiplied_data[15][1]  = \fir|Mult15~8_RESULTA_bus [1];
assign \fir|multiplied_data[15][2]  = \fir|Mult15~8_RESULTA_bus [2];
assign \fir|multiplied_data[15][3]  = \fir|Mult15~8_RESULTA_bus [3];
assign \fir|multiplied_data[15][4]  = \fir|Mult15~8_RESULTA_bus [4];
assign \fir|multiplied_data[15][5]  = \fir|Mult15~8_RESULTA_bus [5];
assign \fir|multiplied_data[15][6]  = \fir|Mult15~8_RESULTA_bus [6];
assign \fir|multiplied_data[15][7]  = \fir|Mult15~8_RESULTA_bus [7];
assign \fir|multiplied_data[15][8]  = \fir|Mult15~8_RESULTA_bus [8];
assign \fir|multiplied_data[15][9]  = \fir|Mult15~8_RESULTA_bus [9];
assign \fir|multiplied_data[15][10]  = \fir|Mult15~8_RESULTA_bus [10];
assign \fir|multiplied_data[15][11]  = \fir|Mult15~8_RESULTA_bus [11];
assign \fir|multiplied_data[15][12]  = \fir|Mult15~8_RESULTA_bus [12];
assign \fir|multiplied_data[15][13]  = \fir|Mult15~8_RESULTA_bus [13];
assign \fir|multiplied_data[15][14]  = \fir|Mult15~8_RESULTA_bus [14];
assign \fir|multiplied_data[15][15]  = \fir|Mult15~8_RESULTA_bus [15];
assign \fir|multiplied_data[15][16]  = \fir|Mult15~8_RESULTA_bus [16];
assign \fir|multiplied_data[15][17]  = \fir|Mult15~8_RESULTA_bus [17];
assign \fir|multiplied_data[15][18]  = \fir|Mult15~8_RESULTA_bus [18];
assign \fir|multiplied_data[15][19]  = \fir|Mult15~8_RESULTA_bus [19];
assign \fir|multiplied_data[15][20]  = \fir|Mult15~8_RESULTA_bus [20];
assign \fir|multiplied_data[15][21]  = \fir|Mult15~8_RESULTA_bus [21];
assign \fir|multiplied_data[15][22]  = \fir|Mult15~8_RESULTA_bus [22];
assign \fir|multiplied_data[15][23]  = \fir|Mult15~8_RESULTA_bus [23];
assign \fir|multiplied_data[15][24]  = \fir|Mult15~8_RESULTA_bus [24];
assign \fir|multiplied_data[15][25]  = \fir|Mult15~8_RESULTA_bus [25];
assign \fir|multiplied_data[15][26]  = \fir|Mult15~8_RESULTA_bus [26];
assign \fir|multiplied_data[15][27]  = \fir|Mult15~8_RESULTA_bus [27];
assign \fir|multiplied_data[15][28]  = \fir|Mult15~8_RESULTA_bus [28];
assign \fir|multiplied_data[15][29]  = \fir|Mult15~8_RESULTA_bus [29];
assign \fir|multiplied_data[15][30]  = \fir|Mult15~8_RESULTA_bus [30];
assign \fir|multiplied_data[15][31]  = \fir|Mult15~8_RESULTA_bus [31];
assign \fir|Mult15~40  = \fir|Mult15~8_RESULTA_bus [32];
assign \fir|Mult15~41  = \fir|Mult15~8_RESULTA_bus [33];
assign \fir|Mult15~42  = \fir|Mult15~8_RESULTA_bus [34];
assign \fir|Mult15~43  = \fir|Mult15~8_RESULTA_bus [35];
assign \fir|Mult15~44  = \fir|Mult15~8_RESULTA_bus [36];
assign \fir|Mult15~45  = \fir|Mult15~8_RESULTA_bus [37];
assign \fir|Mult15~46  = \fir|Mult15~8_RESULTA_bus [38];
assign \fir|Mult15~47  = \fir|Mult15~8_RESULTA_bus [39];
assign \fir|Mult15~48  = \fir|Mult15~8_RESULTA_bus [40];
assign \fir|Mult15~49  = \fir|Mult15~8_RESULTA_bus [41];
assign \fir|Mult15~50  = \fir|Mult15~8_RESULTA_bus [42];
assign \fir|Mult15~51  = \fir|Mult15~8_RESULTA_bus [43];
assign \fir|Mult15~52  = \fir|Mult15~8_RESULTA_bus [44];
assign \fir|Mult15~53  = \fir|Mult15~8_RESULTA_bus [45];
assign \fir|Mult15~54  = \fir|Mult15~8_RESULTA_bus [46];
assign \fir|Mult15~55  = \fir|Mult15~8_RESULTA_bus [47];
assign \fir|Mult15~56  = \fir|Mult15~8_RESULTA_bus [48];
assign \fir|Mult15~57  = \fir|Mult15~8_RESULTA_bus [49];
assign \fir|Mult15~58  = \fir|Mult15~8_RESULTA_bus [50];
assign \fir|Mult15~59  = \fir|Mult15~8_RESULTA_bus [51];
assign \fir|Mult15~60  = \fir|Mult15~8_RESULTA_bus [52];
assign \fir|Mult15~61  = \fir|Mult15~8_RESULTA_bus [53];
assign \fir|Mult15~62  = \fir|Mult15~8_RESULTA_bus [54];
assign \fir|Mult15~63  = \fir|Mult15~8_RESULTA_bus [55];
assign \fir|Mult15~64  = \fir|Mult15~8_RESULTA_bus [56];
assign \fir|Mult15~65  = \fir|Mult15~8_RESULTA_bus [57];
assign \fir|Mult15~66  = \fir|Mult15~8_RESULTA_bus [58];
assign \fir|Mult15~67  = \fir|Mult15~8_RESULTA_bus [59];
assign \fir|Mult15~68  = \fir|Mult15~8_RESULTA_bus [60];
assign \fir|Mult15~69  = \fir|Mult15~8_RESULTA_bus [61];
assign \fir|Mult15~70  = \fir|Mult15~8_RESULTA_bus [62];
assign \fir|Mult15~71  = \fir|Mult15~8_RESULTA_bus [63];

assign \fir|Mult14~109  = \fir|Mult14~8_SCANOUT_bus [0];
assign \fir|Mult14~110  = \fir|Mult14~8_SCANOUT_bus [1];
assign \fir|Mult14~111  = \fir|Mult14~8_SCANOUT_bus [2];
assign \fir|Mult14~112  = \fir|Mult14~8_SCANOUT_bus [3];
assign \fir|Mult14~113  = \fir|Mult14~8_SCANOUT_bus [4];
assign \fir|Mult14~114  = \fir|Mult14~8_SCANOUT_bus [5];
assign \fir|Mult14~115  = \fir|Mult14~8_SCANOUT_bus [6];
assign \fir|Mult14~116  = \fir|Mult14~8_SCANOUT_bus [7];
assign \fir|Mult14~117  = \fir|Mult14~8_SCANOUT_bus [8];
assign \fir|Mult14~118  = \fir|Mult14~8_SCANOUT_bus [9];
assign \fir|Mult14~119  = \fir|Mult14~8_SCANOUT_bus [10];
assign \fir|Mult14~120  = \fir|Mult14~8_SCANOUT_bus [11];
assign \fir|Mult14~121  = \fir|Mult14~8_SCANOUT_bus [12];
assign \fir|Mult14~122  = \fir|Mult14~8_SCANOUT_bus [13];
assign \fir|Mult14~123  = \fir|Mult14~8_SCANOUT_bus [14];
assign \fir|Mult14~124  = \fir|Mult14~8_SCANOUT_bus [15];

assign \fir|multiplied_data[14][0]  = \fir|Mult14~8_RESULTA_bus [0];
assign \fir|multiplied_data[14][1]  = \fir|Mult14~8_RESULTA_bus [1];
assign \fir|multiplied_data[14][2]  = \fir|Mult14~8_RESULTA_bus [2];
assign \fir|multiplied_data[14][3]  = \fir|Mult14~8_RESULTA_bus [3];
assign \fir|multiplied_data[14][4]  = \fir|Mult14~8_RESULTA_bus [4];
assign \fir|multiplied_data[14][5]  = \fir|Mult14~8_RESULTA_bus [5];
assign \fir|multiplied_data[14][6]  = \fir|Mult14~8_RESULTA_bus [6];
assign \fir|multiplied_data[14][7]  = \fir|Mult14~8_RESULTA_bus [7];
assign \fir|multiplied_data[14][8]  = \fir|Mult14~8_RESULTA_bus [8];
assign \fir|multiplied_data[14][9]  = \fir|Mult14~8_RESULTA_bus [9];
assign \fir|multiplied_data[14][10]  = \fir|Mult14~8_RESULTA_bus [10];
assign \fir|multiplied_data[14][11]  = \fir|Mult14~8_RESULTA_bus [11];
assign \fir|multiplied_data[14][12]  = \fir|Mult14~8_RESULTA_bus [12];
assign \fir|multiplied_data[14][13]  = \fir|Mult14~8_RESULTA_bus [13];
assign \fir|multiplied_data[14][14]  = \fir|Mult14~8_RESULTA_bus [14];
assign \fir|multiplied_data[14][15]  = \fir|Mult14~8_RESULTA_bus [15];
assign \fir|multiplied_data[14][16]  = \fir|Mult14~8_RESULTA_bus [16];
assign \fir|multiplied_data[14][17]  = \fir|Mult14~8_RESULTA_bus [17];
assign \fir|multiplied_data[14][18]  = \fir|Mult14~8_RESULTA_bus [18];
assign \fir|multiplied_data[14][19]  = \fir|Mult14~8_RESULTA_bus [19];
assign \fir|multiplied_data[14][20]  = \fir|Mult14~8_RESULTA_bus [20];
assign \fir|multiplied_data[14][21]  = \fir|Mult14~8_RESULTA_bus [21];
assign \fir|multiplied_data[14][22]  = \fir|Mult14~8_RESULTA_bus [22];
assign \fir|multiplied_data[14][23]  = \fir|Mult14~8_RESULTA_bus [23];
assign \fir|multiplied_data[14][24]  = \fir|Mult14~8_RESULTA_bus [24];
assign \fir|multiplied_data[14][25]  = \fir|Mult14~8_RESULTA_bus [25];
assign \fir|multiplied_data[14][26]  = \fir|Mult14~8_RESULTA_bus [26];
assign \fir|multiplied_data[14][27]  = \fir|Mult14~8_RESULTA_bus [27];
assign \fir|multiplied_data[14][28]  = \fir|Mult14~8_RESULTA_bus [28];
assign \fir|multiplied_data[14][29]  = \fir|Mult14~8_RESULTA_bus [29];
assign \fir|multiplied_data[14][31]  = \fir|Mult14~8_RESULTA_bus [30];
assign \fir|Mult14~39  = \fir|Mult14~8_RESULTA_bus [31];
assign \fir|Mult14~40  = \fir|Mult14~8_RESULTA_bus [32];
assign \fir|Mult14~41  = \fir|Mult14~8_RESULTA_bus [33];
assign \fir|Mult14~42  = \fir|Mult14~8_RESULTA_bus [34];
assign \fir|Mult14~43  = \fir|Mult14~8_RESULTA_bus [35];
assign \fir|Mult14~44  = \fir|Mult14~8_RESULTA_bus [36];
assign \fir|Mult14~45  = \fir|Mult14~8_RESULTA_bus [37];
assign \fir|Mult14~46  = \fir|Mult14~8_RESULTA_bus [38];
assign \fir|Mult14~47  = \fir|Mult14~8_RESULTA_bus [39];
assign \fir|Mult14~48  = \fir|Mult14~8_RESULTA_bus [40];
assign \fir|Mult14~49  = \fir|Mult14~8_RESULTA_bus [41];
assign \fir|Mult14~50  = \fir|Mult14~8_RESULTA_bus [42];
assign \fir|Mult14~51  = \fir|Mult14~8_RESULTA_bus [43];
assign \fir|Mult14~52  = \fir|Mult14~8_RESULTA_bus [44];
assign \fir|Mult14~53  = \fir|Mult14~8_RESULTA_bus [45];
assign \fir|Mult14~54  = \fir|Mult14~8_RESULTA_bus [46];
assign \fir|Mult14~55  = \fir|Mult14~8_RESULTA_bus [47];
assign \fir|Mult14~56  = \fir|Mult14~8_RESULTA_bus [48];
assign \fir|Mult14~57  = \fir|Mult14~8_RESULTA_bus [49];
assign \fir|Mult14~58  = \fir|Mult14~8_RESULTA_bus [50];
assign \fir|Mult14~59  = \fir|Mult14~8_RESULTA_bus [51];
assign \fir|Mult14~60  = \fir|Mult14~8_RESULTA_bus [52];
assign \fir|Mult14~61  = \fir|Mult14~8_RESULTA_bus [53];
assign \fir|Mult14~62  = \fir|Mult14~8_RESULTA_bus [54];
assign \fir|Mult14~63  = \fir|Mult14~8_RESULTA_bus [55];
assign \fir|Mult14~64  = \fir|Mult14~8_RESULTA_bus [56];
assign \fir|Mult14~65  = \fir|Mult14~8_RESULTA_bus [57];
assign \fir|Mult14~66  = \fir|Mult14~8_RESULTA_bus [58];
assign \fir|Mult14~67  = \fir|Mult14~8_RESULTA_bus [59];
assign \fir|Mult14~68  = \fir|Mult14~8_RESULTA_bus [60];
assign \fir|Mult14~69  = \fir|Mult14~8_RESULTA_bus [61];
assign \fir|Mult14~70  = \fir|Mult14~8_RESULTA_bus [62];
assign \fir|Mult14~71  = \fir|Mult14~8_RESULTA_bus [63];

assign \iir|scale2 [18] = \iir|Mult3~mult_hlmac_RESULTA_bus [0];
assign \iir|scale2 [19] = \iir|Mult3~mult_hlmac_RESULTA_bus [1];
assign \iir|scale2 [20] = \iir|Mult3~mult_hlmac_RESULTA_bus [2];
assign \iir|scale2 [21] = \iir|Mult3~mult_hlmac_RESULTA_bus [3];
assign \iir|scale2 [22] = \iir|Mult3~mult_hlmac_RESULTA_bus [4];
assign \iir|scale2 [23] = \iir|Mult3~mult_hlmac_RESULTA_bus [5];
assign \iir|scale2 [24] = \iir|Mult3~mult_hlmac_RESULTA_bus [6];
assign \iir|scale2 [25] = \iir|Mult3~mult_hlmac_RESULTA_bus [7];
assign \iir|scale2 [26] = \iir|Mult3~mult_hlmac_RESULTA_bus [8];
assign \iir|scale2 [27] = \iir|Mult3~mult_hlmac_RESULTA_bus [9];
assign \iir|scale2 [28] = \iir|Mult3~mult_hlmac_RESULTA_bus [10];
assign \iir|scale2 [29] = \iir|Mult3~mult_hlmac_RESULTA_bus [11];
assign \iir|scale2 [30] = \iir|Mult3~mult_hlmac_RESULTA_bus [12];
assign \iir|scale2 [31] = \iir|Mult3~mult_hlmac_RESULTA_bus [13];
assign \iir|scale2 [32] = \iir|Mult3~mult_hlmac_RESULTA_bus [14];
assign \iir|scale2 [33] = \iir|Mult3~mult_hlmac_RESULTA_bus [15];
assign \iir|scale2 [34] = \iir|Mult3~mult_hlmac_RESULTA_bus [16];
assign \iir|scale2 [35] = \iir|Mult3~mult_hlmac_RESULTA_bus [17];
assign \iir|scale2 [36] = \iir|Mult3~mult_hlmac_RESULTA_bus [18];
assign \iir|scale2 [37] = \iir|Mult3~mult_hlmac_RESULTA_bus [19];
assign \iir|scale2 [38] = \iir|Mult3~mult_hlmac_RESULTA_bus [20];
assign \iir|scale2 [39] = \iir|Mult3~mult_hlmac_RESULTA_bus [21];
assign \iir|scale2 [40] = \iir|Mult3~mult_hlmac_RESULTA_bus [22];
assign \iir|scale2 [41] = \iir|Mult3~mult_hlmac_RESULTA_bus [23];
assign \iir|scale2 [42] = \iir|Mult3~mult_hlmac_RESULTA_bus [24];
assign \iir|scale2 [43] = \iir|Mult3~mult_hlmac_RESULTA_bus [25];
assign \iir|scale2 [44] = \iir|Mult3~mult_hlmac_RESULTA_bus [26];
assign \iir|scale2 [45] = \iir|Mult3~mult_hlmac_RESULTA_bus [27];
assign \iir|scale2 [46] = \iir|Mult3~mult_hlmac_RESULTA_bus [28];
assign \iir|scale2 [47] = \iir|Mult3~mult_hlmac_RESULTA_bus [29];
assign \iir|Mult3~mult_hlmac_resulta  = \iir|Mult3~mult_hlmac_RESULTA_bus [30];
assign \iir|Mult3~8  = \iir|Mult3~mult_hlmac_RESULTA_bus [31];
assign \iir|Mult3~9  = \iir|Mult3~mult_hlmac_RESULTA_bus [32];
assign \iir|Mult3~10  = \iir|Mult3~mult_hlmac_RESULTA_bus [33];
assign \iir|Mult3~11  = \iir|Mult3~mult_hlmac_RESULTA_bus [34];
assign \iir|Mult3~12  = \iir|Mult3~mult_hlmac_RESULTA_bus [35];
assign \iir|Mult3~13  = \iir|Mult3~mult_hlmac_RESULTA_bus [36];
assign \iir|Mult3~14  = \iir|Mult3~mult_hlmac_RESULTA_bus [37];
assign \iir|Mult3~15  = \iir|Mult3~mult_hlmac_RESULTA_bus [38];
assign \iir|Mult3~16  = \iir|Mult3~mult_hlmac_RESULTA_bus [39];
assign \iir|Mult3~17  = \iir|Mult3~mult_hlmac_RESULTA_bus [40];
assign \iir|Mult3~18  = \iir|Mult3~mult_hlmac_RESULTA_bus [41];
assign \iir|Mult3~19  = \iir|Mult3~mult_hlmac_RESULTA_bus [42];
assign \iir|Mult3~20  = \iir|Mult3~mult_hlmac_RESULTA_bus [43];
assign \iir|Mult3~21  = \iir|Mult3~mult_hlmac_RESULTA_bus [44];
assign \iir|Mult3~22  = \iir|Mult3~mult_hlmac_RESULTA_bus [45];
assign \iir|Mult3~23  = \iir|Mult3~mult_hlmac_RESULTA_bus [46];
assign \iir|Mult3~24  = \iir|Mult3~mult_hlmac_RESULTA_bus [47];
assign \iir|Mult3~25  = \iir|Mult3~mult_hlmac_RESULTA_bus [48];
assign \iir|Mult3~26  = \iir|Mult3~mult_hlmac_RESULTA_bus [49];
assign \iir|Mult3~27  = \iir|Mult3~mult_hlmac_RESULTA_bus [50];
assign \iir|Mult3~28  = \iir|Mult3~mult_hlmac_RESULTA_bus [51];
assign \iir|Mult3~29  = \iir|Mult3~mult_hlmac_RESULTA_bus [52];
assign \iir|Mult3~30  = \iir|Mult3~mult_hlmac_RESULTA_bus [53];
assign \iir|Mult3~31  = \iir|Mult3~mult_hlmac_RESULTA_bus [54];
assign \iir|Mult3~32  = \iir|Mult3~mult_hlmac_RESULTA_bus [55];
assign \iir|Mult3~33  = \iir|Mult3~mult_hlmac_RESULTA_bus [56];
assign \iir|Mult3~34  = \iir|Mult3~mult_hlmac_RESULTA_bus [57];
assign \iir|Mult3~35  = \iir|Mult3~mult_hlmac_RESULTA_bus [58];
assign \iir|Mult3~36  = \iir|Mult3~mult_hlmac_RESULTA_bus [59];
assign \iir|Mult3~37  = \iir|Mult3~mult_hlmac_RESULTA_bus [60];
assign \iir|Mult3~38  = \iir|Mult3~mult_hlmac_RESULTA_bus [61];
assign \iir|Mult3~39  = \iir|Mult3~mult_hlmac_RESULTA_bus [62];
assign \iir|Mult3~40  = \iir|Mult3~mult_hlmac_RESULTA_bus [63];

assign \iir|Mult5~112_resulta  = \iir|Mult5~112_RESULTA_bus [0];
assign \iir|Mult5~113  = \iir|Mult5~112_RESULTA_bus [1];
assign \iir|Mult5~114  = \iir|Mult5~112_RESULTA_bus [2];
assign \iir|Mult5~115  = \iir|Mult5~112_RESULTA_bus [3];
assign \iir|Mult5~116  = \iir|Mult5~112_RESULTA_bus [4];
assign \iir|Mult5~117  = \iir|Mult5~112_RESULTA_bus [5];
assign \iir|Mult5~118  = \iir|Mult5~112_RESULTA_bus [6];
assign \iir|Mult5~119  = \iir|Mult5~112_RESULTA_bus [7];
assign \iir|Mult5~120  = \iir|Mult5~112_RESULTA_bus [8];
assign \iir|Mult5~121  = \iir|Mult5~112_RESULTA_bus [9];
assign \iir|Mult5~122  = \iir|Mult5~112_RESULTA_bus [10];
assign \iir|Mult5~123  = \iir|Mult5~112_RESULTA_bus [11];
assign \iir|Mult5~124  = \iir|Mult5~112_RESULTA_bus [12];
assign \iir|Mult5~125  = \iir|Mult5~112_RESULTA_bus [13];
assign \iir|Mult5~126  = \iir|Mult5~112_RESULTA_bus [14];
assign \iir|Mult5~127  = \iir|Mult5~112_RESULTA_bus [15];
assign \iir|Mult5~128  = \iir|Mult5~112_RESULTA_bus [16];
assign \iir|Mult5~129  = \iir|Mult5~112_RESULTA_bus [17];
assign \iir|Mult5~130  = \iir|Mult5~112_RESULTA_bus [18];
assign \iir|Mult5~131  = \iir|Mult5~112_RESULTA_bus [19];
assign \iir|Mult5~132  = \iir|Mult5~112_RESULTA_bus [20];
assign \iir|Mult5~133  = \iir|Mult5~112_RESULTA_bus [21];
assign \iir|Mult5~134  = \iir|Mult5~112_RESULTA_bus [22];
assign \iir|Mult5~135  = \iir|Mult5~112_RESULTA_bus [23];
assign \iir|Mult5~136  = \iir|Mult5~112_RESULTA_bus [24];
assign \iir|Mult5~137  = \iir|Mult5~112_RESULTA_bus [25];
assign \iir|Mult5~138  = \iir|Mult5~112_RESULTA_bus [26];
assign \iir|Mult5~139  = \iir|Mult5~112_RESULTA_bus [27];
assign \iir|Mult5~140  = \iir|Mult5~112_RESULTA_bus [28];
assign \iir|Mult5~141  = \iir|Mult5~112_RESULTA_bus [29];
assign \iir|Mult5~142  = \iir|Mult5~112_RESULTA_bus [30];
assign \iir|Mult5~143  = \iir|Mult5~112_RESULTA_bus [31];
assign \iir|Mult5~144  = \iir|Mult5~112_RESULTA_bus [32];
assign \iir|Mult5~145  = \iir|Mult5~112_RESULTA_bus [33];
assign \iir|Mult5~146  = \iir|Mult5~112_RESULTA_bus [34];
assign \iir|Mult5~147  = \iir|Mult5~112_RESULTA_bus [35];
assign \iir|Mult5~148  = \iir|Mult5~112_RESULTA_bus [36];
assign \iir|Mult5~149  = \iir|Mult5~112_RESULTA_bus [37];
assign \iir|Mult5~150  = \iir|Mult5~112_RESULTA_bus [38];
assign \iir|Mult5~151  = \iir|Mult5~112_RESULTA_bus [39];
assign \iir|Mult5~152  = \iir|Mult5~112_RESULTA_bus [40];
assign \iir|Mult5~153  = \iir|Mult5~112_RESULTA_bus [41];
assign \iir|Mult5~154  = \iir|Mult5~112_RESULTA_bus [42];
assign \iir|Mult5~155  = \iir|Mult5~112_RESULTA_bus [43];
assign \iir|Mult5~156  = \iir|Mult5~112_RESULTA_bus [44];
assign \iir|Mult5~157  = \iir|Mult5~112_RESULTA_bus [45];
assign \iir|Mult5~158  = \iir|Mult5~112_RESULTA_bus [46];
assign \iir|Mult5~159  = \iir|Mult5~112_RESULTA_bus [47];
assign \iir|Mult5~160  = \iir|Mult5~112_RESULTA_bus [48];
assign \iir|Mult5~161  = \iir|Mult5~112_RESULTA_bus [49];
assign \iir|Mult5~162  = \iir|Mult5~112_RESULTA_bus [50];
assign \iir|Mult5~163  = \iir|Mult5~112_RESULTA_bus [51];
assign \iir|Mult5~164  = \iir|Mult5~112_RESULTA_bus [52];
assign \iir|Mult5~165  = \iir|Mult5~112_RESULTA_bus [53];
assign \iir|Mult5~166  = \iir|Mult5~112_RESULTA_bus [54];
assign \iir|Mult5~167  = \iir|Mult5~112_RESULTA_bus [55];
assign \iir|Mult5~168  = \iir|Mult5~112_RESULTA_bus [56];
assign \iir|Mult5~169  = \iir|Mult5~112_RESULTA_bus [57];
assign \iir|Mult5~170  = \iir|Mult5~112_RESULTA_bus [58];
assign \iir|Mult5~171  = \iir|Mult5~112_RESULTA_bus [59];
assign \iir|Mult5~172  = \iir|Mult5~112_RESULTA_bus [60];
assign \iir|Mult5~173  = \iir|Mult5~112_RESULTA_bus [61];
assign \iir|Mult5~174  = \iir|Mult5~112_RESULTA_bus [62];
assign \iir|Mult5~175  = \iir|Mult5~112_RESULTA_bus [63];

assign \iir|Mult5~453_resulta  = \iir|Mult5~453_RESULTA_bus [0];
assign \iir|Mult5~454  = \iir|Mult5~453_RESULTA_bus [1];
assign \iir|Mult5~455  = \iir|Mult5~453_RESULTA_bus [2];
assign \iir|Mult5~456  = \iir|Mult5~453_RESULTA_bus [3];
assign \iir|Mult5~457  = \iir|Mult5~453_RESULTA_bus [4];
assign \iir|Mult5~458  = \iir|Mult5~453_RESULTA_bus [5];
assign \iir|Mult5~459  = \iir|Mult5~453_RESULTA_bus [6];
assign \iir|Mult5~460  = \iir|Mult5~453_RESULTA_bus [7];
assign \iir|Mult5~461  = \iir|Mult5~453_RESULTA_bus [8];
assign \iir|Mult5~462  = \iir|Mult5~453_RESULTA_bus [9];
assign \iir|Mult5~463  = \iir|Mult5~453_RESULTA_bus [10];
assign \iir|Mult5~464  = \iir|Mult5~453_RESULTA_bus [11];
assign \iir|Mult5~465  = \iir|Mult5~453_RESULTA_bus [12];
assign \iir|Mult5~466  = \iir|Mult5~453_RESULTA_bus [13];
assign \iir|Mult5~467  = \iir|Mult5~453_RESULTA_bus [14];
assign \iir|Mult5~468  = \iir|Mult5~453_RESULTA_bus [15];
assign \iir|Mult5~469  = \iir|Mult5~453_RESULTA_bus [16];
assign \iir|Mult5~470  = \iir|Mult5~453_RESULTA_bus [17];
assign \iir|Mult5~471  = \iir|Mult5~453_RESULTA_bus [18];
assign \iir|Mult5~472  = \iir|Mult5~453_RESULTA_bus [19];
assign \iir|Mult5~473  = \iir|Mult5~453_RESULTA_bus [20];
assign \iir|Mult5~474  = \iir|Mult5~453_RESULTA_bus [21];
assign \iir|Mult5~475  = \iir|Mult5~453_RESULTA_bus [22];
assign \iir|Mult5~476  = \iir|Mult5~453_RESULTA_bus [23];
assign \iir|Mult5~477  = \iir|Mult5~453_RESULTA_bus [24];
assign \iir|Mult5~478  = \iir|Mult5~453_RESULTA_bus [25];
assign \iir|Mult5~479  = \iir|Mult5~453_RESULTA_bus [26];
assign \iir|Mult5~480  = \iir|Mult5~453_RESULTA_bus [27];
assign \iir|Mult5~481  = \iir|Mult5~453_RESULTA_bus [28];
assign \iir|Mult5~482  = \iir|Mult5~453_RESULTA_bus [29];
assign \iir|Mult5~483  = \iir|Mult5~453_RESULTA_bus [30];
assign \iir|Mult5~484  = \iir|Mult5~453_RESULTA_bus [31];
assign \iir|Mult5~485  = \iir|Mult5~453_RESULTA_bus [32];
assign \iir|Mult5~486  = \iir|Mult5~453_RESULTA_bus [33];
assign \iir|Mult5~487  = \iir|Mult5~453_RESULTA_bus [34];
assign \iir|Mult5~488  = \iir|Mult5~453_RESULTA_bus [35];
assign \iir|Mult5~489  = \iir|Mult5~453_RESULTA_bus [36];
assign \iir|Mult5~490  = \iir|Mult5~453_RESULTA_bus [37];
assign \iir|Mult5~491  = \iir|Mult5~453_RESULTA_bus [38];
assign \iir|Mult5~492  = \iir|Mult5~453_RESULTA_bus [39];
assign \iir|Mult5~493  = \iir|Mult5~453_RESULTA_bus [40];
assign \iir|Mult5~494  = \iir|Mult5~453_RESULTA_bus [41];
assign \iir|Mult5~495  = \iir|Mult5~453_RESULTA_bus [42];
assign \iir|Mult5~496  = \iir|Mult5~453_RESULTA_bus [43];
assign \iir|Mult5~497  = \iir|Mult5~453_RESULTA_bus [44];
assign \iir|Mult5~498  = \iir|Mult5~453_RESULTA_bus [45];
assign \iir|Mult5~499  = \iir|Mult5~453_RESULTA_bus [46];
assign \iir|Mult5~500  = \iir|Mult5~453_RESULTA_bus [47];
assign \iir|Mult5~501  = \iir|Mult5~453_RESULTA_bus [48];
assign \iir|Mult5~502  = \iir|Mult5~453_RESULTA_bus [49];
assign \iir|Mult5~503  = \iir|Mult5~453_RESULTA_bus [50];
assign \iir|Mult5~504  = \iir|Mult5~453_RESULTA_bus [51];
assign \iir|Mult5~505  = \iir|Mult5~453_RESULTA_bus [52];
assign \iir|Mult5~506  = \iir|Mult5~453_RESULTA_bus [53];
assign \iir|Mult5~507  = \iir|Mult5~453_RESULTA_bus [54];
assign \iir|Mult5~508  = \iir|Mult5~453_RESULTA_bus [55];
assign \iir|Mult5~509  = \iir|Mult5~453_RESULTA_bus [56];
assign \iir|Mult5~510  = \iir|Mult5~453_RESULTA_bus [57];
assign \iir|Mult5~511  = \iir|Mult5~453_RESULTA_bus [58];
assign \iir|Mult5~512  = \iir|Mult5~453_RESULTA_bus [59];
assign \iir|Mult5~513  = \iir|Mult5~453_RESULTA_bus [60];
assign \iir|Mult5~514  = \iir|Mult5~453_RESULTA_bus [61];
assign \iir|Mult5~515  = \iir|Mult5~453_RESULTA_bus [62];
assign \iir|Mult5~516  = \iir|Mult5~453_RESULTA_bus [63];

assign \iir|Mult5~794_resulta  = \iir|Mult5~794_RESULTA_bus [0];
assign \iir|Mult5~795  = \iir|Mult5~794_RESULTA_bus [1];
assign \iir|Mult5~796  = \iir|Mult5~794_RESULTA_bus [2];
assign \iir|Mult5~797  = \iir|Mult5~794_RESULTA_bus [3];
assign \iir|Mult5~798  = \iir|Mult5~794_RESULTA_bus [4];
assign \iir|Mult5~799  = \iir|Mult5~794_RESULTA_bus [5];
assign \iir|Mult5~800  = \iir|Mult5~794_RESULTA_bus [6];
assign \iir|Mult5~801  = \iir|Mult5~794_RESULTA_bus [7];
assign \iir|Mult5~802  = \iir|Mult5~794_RESULTA_bus [8];
assign \iir|Mult5~803  = \iir|Mult5~794_RESULTA_bus [9];
assign \iir|Mult5~804  = \iir|Mult5~794_RESULTA_bus [10];
assign \iir|Mult5~805  = \iir|Mult5~794_RESULTA_bus [11];
assign \iir|Mult5~806  = \iir|Mult5~794_RESULTA_bus [12];
assign \iir|Mult5~807  = \iir|Mult5~794_RESULTA_bus [13];
assign \iir|Mult5~808  = \iir|Mult5~794_RESULTA_bus [14];
assign \iir|Mult5~809  = \iir|Mult5~794_RESULTA_bus [15];
assign \iir|mul_temp_4 [16] = \iir|Mult5~794_RESULTA_bus [16];
assign \iir|mul_temp_4 [17] = \iir|Mult5~794_RESULTA_bus [17];
assign \iir|Mult5~810  = \iir|Mult5~794_RESULTA_bus [18];
assign \iir|Mult5~811  = \iir|Mult5~794_RESULTA_bus [19];
assign \iir|Mult5~812  = \iir|Mult5~794_RESULTA_bus [20];
assign \iir|Mult5~813  = \iir|Mult5~794_RESULTA_bus [21];
assign \iir|Mult5~814  = \iir|Mult5~794_RESULTA_bus [22];
assign \iir|Mult5~815  = \iir|Mult5~794_RESULTA_bus [23];
assign \iir|Mult5~816  = \iir|Mult5~794_RESULTA_bus [24];
assign \iir|Mult5~817  = \iir|Mult5~794_RESULTA_bus [25];
assign \iir|Mult5~818  = \iir|Mult5~794_RESULTA_bus [26];
assign \iir|Mult5~819  = \iir|Mult5~794_RESULTA_bus [27];
assign \iir|Mult5~820  = \iir|Mult5~794_RESULTA_bus [28];
assign \iir|Mult5~821  = \iir|Mult5~794_RESULTA_bus [29];
assign \iir|Mult5~822  = \iir|Mult5~794_RESULTA_bus [30];
assign \iir|Mult5~823  = \iir|Mult5~794_RESULTA_bus [31];
assign \iir|Mult5~824  = \iir|Mult5~794_RESULTA_bus [32];
assign \iir|Mult5~825  = \iir|Mult5~794_RESULTA_bus [33];
assign \iir|Mult5~826  = \iir|Mult5~794_RESULTA_bus [34];
assign \iir|Mult5~827  = \iir|Mult5~794_RESULTA_bus [35];
assign \iir|Mult5~828  = \iir|Mult5~794_RESULTA_bus [36];
assign \iir|Mult5~829  = \iir|Mult5~794_RESULTA_bus [37];
assign \iir|Mult5~830  = \iir|Mult5~794_RESULTA_bus [38];
assign \iir|Mult5~831  = \iir|Mult5~794_RESULTA_bus [39];
assign \iir|Mult5~832  = \iir|Mult5~794_RESULTA_bus [40];
assign \iir|Mult5~833  = \iir|Mult5~794_RESULTA_bus [41];
assign \iir|Mult5~834  = \iir|Mult5~794_RESULTA_bus [42];
assign \iir|Mult5~835  = \iir|Mult5~794_RESULTA_bus [43];
assign \iir|Mult5~836  = \iir|Mult5~794_RESULTA_bus [44];
assign \iir|Mult5~837  = \iir|Mult5~794_RESULTA_bus [45];
assign \iir|Mult5~838  = \iir|Mult5~794_RESULTA_bus [46];
assign \iir|Mult5~839  = \iir|Mult5~794_RESULTA_bus [47];
assign \iir|Mult5~840  = \iir|Mult5~794_RESULTA_bus [48];
assign \iir|Mult5~841  = \iir|Mult5~794_RESULTA_bus [49];
assign \iir|Mult5~842  = \iir|Mult5~794_RESULTA_bus [50];
assign \iir|Mult5~843  = \iir|Mult5~794_RESULTA_bus [51];
assign \iir|Mult5~844  = \iir|Mult5~794_RESULTA_bus [52];
assign \iir|Mult5~845  = \iir|Mult5~794_RESULTA_bus [53];
assign \iir|Mult5~846  = \iir|Mult5~794_RESULTA_bus [54];
assign \iir|Mult5~847  = \iir|Mult5~794_RESULTA_bus [55];
assign \iir|Mult5~848  = \iir|Mult5~794_RESULTA_bus [56];
assign \iir|Mult5~849  = \iir|Mult5~794_RESULTA_bus [57];
assign \iir|Mult5~850  = \iir|Mult5~794_RESULTA_bus [58];
assign \iir|Mult5~851  = \iir|Mult5~794_RESULTA_bus [59];
assign \iir|Mult5~852  = \iir|Mult5~794_RESULTA_bus [60];
assign \iir|Mult5~853  = \iir|Mult5~794_RESULTA_bus [61];
assign \iir|Mult5~854  = \iir|Mult5~794_RESULTA_bus [62];
assign \iir|Mult5~855  = \iir|Mult5~794_RESULTA_bus [63];

assign \iir|Mult3~318_resulta  = \iir|Mult3~318_RESULTA_bus [0];
assign \iir|Mult3~319  = \iir|Mult3~318_RESULTA_bus [1];
assign \iir|Mult3~320  = \iir|Mult3~318_RESULTA_bus [2];
assign \iir|Mult3~321  = \iir|Mult3~318_RESULTA_bus [3];
assign \iir|Mult3~322  = \iir|Mult3~318_RESULTA_bus [4];
assign \iir|Mult3~323  = \iir|Mult3~318_RESULTA_bus [5];
assign \iir|Mult3~324  = \iir|Mult3~318_RESULTA_bus [6];
assign \iir|Mult3~325  = \iir|Mult3~318_RESULTA_bus [7];
assign \iir|Mult3~326  = \iir|Mult3~318_RESULTA_bus [8];
assign \iir|Mult3~327  = \iir|Mult3~318_RESULTA_bus [9];
assign \iir|Mult3~328  = \iir|Mult3~318_RESULTA_bus [10];
assign \iir|Mult3~329  = \iir|Mult3~318_RESULTA_bus [11];
assign \iir|Mult3~330  = \iir|Mult3~318_RESULTA_bus [12];
assign \iir|Mult3~331  = \iir|Mult3~318_RESULTA_bus [13];
assign \iir|Mult3~332  = \iir|Mult3~318_RESULTA_bus [14];
assign \iir|Mult3~333  = \iir|Mult3~318_RESULTA_bus [15];
assign \iir|scale2 [16] = \iir|Mult3~318_RESULTA_bus [16];
assign \iir|scale2 [17] = \iir|Mult3~318_RESULTA_bus [17];
assign \iir|Mult3~334  = \iir|Mult3~318_RESULTA_bus [18];
assign \iir|Mult3~335  = \iir|Mult3~318_RESULTA_bus [19];
assign \iir|Mult3~336  = \iir|Mult3~318_RESULTA_bus [20];
assign \iir|Mult3~337  = \iir|Mult3~318_RESULTA_bus [21];
assign \iir|Mult3~338  = \iir|Mult3~318_RESULTA_bus [22];
assign \iir|Mult3~339  = \iir|Mult3~318_RESULTA_bus [23];
assign \iir|Mult3~340  = \iir|Mult3~318_RESULTA_bus [24];
assign \iir|Mult3~341  = \iir|Mult3~318_RESULTA_bus [25];
assign \iir|Mult3~342  = \iir|Mult3~318_RESULTA_bus [26];
assign \iir|Mult3~343  = \iir|Mult3~318_RESULTA_bus [27];
assign \iir|Mult3~344  = \iir|Mult3~318_RESULTA_bus [28];
assign \iir|Mult3~345  = \iir|Mult3~318_RESULTA_bus [29];
assign \iir|Mult3~346  = \iir|Mult3~318_RESULTA_bus [30];
assign \iir|Mult3~347  = \iir|Mult3~318_RESULTA_bus [31];
assign \iir|Mult3~348  = \iir|Mult3~318_RESULTA_bus [32];
assign \iir|Mult3~349  = \iir|Mult3~318_RESULTA_bus [33];
assign \iir|Mult3~350  = \iir|Mult3~318_RESULTA_bus [34];
assign \iir|Mult3~351  = \iir|Mult3~318_RESULTA_bus [35];
assign \iir|Mult3~352  = \iir|Mult3~318_RESULTA_bus [36];
assign \iir|Mult3~353  = \iir|Mult3~318_RESULTA_bus [37];
assign \iir|Mult3~354  = \iir|Mult3~318_RESULTA_bus [38];
assign \iir|Mult3~355  = \iir|Mult3~318_RESULTA_bus [39];
assign \iir|Mult3~356  = \iir|Mult3~318_RESULTA_bus [40];
assign \iir|Mult3~357  = \iir|Mult3~318_RESULTA_bus [41];
assign \iir|Mult3~358  = \iir|Mult3~318_RESULTA_bus [42];
assign \iir|Mult3~359  = \iir|Mult3~318_RESULTA_bus [43];
assign \iir|Mult3~360  = \iir|Mult3~318_RESULTA_bus [44];
assign \iir|Mult3~361  = \iir|Mult3~318_RESULTA_bus [45];
assign \iir|Mult3~362  = \iir|Mult3~318_RESULTA_bus [46];
assign \iir|Mult3~363  = \iir|Mult3~318_RESULTA_bus [47];
assign \iir|Mult3~364  = \iir|Mult3~318_RESULTA_bus [48];
assign \iir|Mult3~365  = \iir|Mult3~318_RESULTA_bus [49];
assign \iir|Mult3~366  = \iir|Mult3~318_RESULTA_bus [50];
assign \iir|Mult3~367  = \iir|Mult3~318_RESULTA_bus [51];
assign \iir|Mult3~368  = \iir|Mult3~318_RESULTA_bus [52];
assign \iir|Mult3~369  = \iir|Mult3~318_RESULTA_bus [53];
assign \iir|Mult3~370  = \iir|Mult3~318_RESULTA_bus [54];
assign \iir|Mult3~371  = \iir|Mult3~318_RESULTA_bus [55];
assign \iir|Mult3~372  = \iir|Mult3~318_RESULTA_bus [56];
assign \iir|Mult3~373  = \iir|Mult3~318_RESULTA_bus [57];
assign \iir|Mult3~374  = \iir|Mult3~318_RESULTA_bus [58];
assign \iir|Mult3~375  = \iir|Mult3~318_RESULTA_bus [59];
assign \iir|Mult3~376  = \iir|Mult3~318_RESULTA_bus [60];
assign \iir|Mult3~377  = \iir|Mult3~318_RESULTA_bus [61];
assign \iir|Mult3~378  = \iir|Mult3~318_RESULTA_bus [62];
assign \iir|Mult3~379  = \iir|Mult3~318_RESULTA_bus [63];

assign \iir|Mult4~124_resulta  = \iir|Mult4~124_RESULTA_bus [0];
assign \iir|Mult4~125  = \iir|Mult4~124_RESULTA_bus [1];
assign \iir|Mult4~126  = \iir|Mult4~124_RESULTA_bus [2];
assign \iir|Mult4~127  = \iir|Mult4~124_RESULTA_bus [3];
assign \iir|Mult4~128  = \iir|Mult4~124_RESULTA_bus [4];
assign \iir|Mult4~129  = \iir|Mult4~124_RESULTA_bus [5];
assign \iir|Mult4~130  = \iir|Mult4~124_RESULTA_bus [6];
assign \iir|Mult4~131  = \iir|Mult4~124_RESULTA_bus [7];
assign \iir|Mult4~132  = \iir|Mult4~124_RESULTA_bus [8];
assign \iir|Mult4~133  = \iir|Mult4~124_RESULTA_bus [9];
assign \iir|Mult4~134  = \iir|Mult4~124_RESULTA_bus [10];
assign \iir|Mult4~135  = \iir|Mult4~124_RESULTA_bus [11];
assign \iir|Mult4~136  = \iir|Mult4~124_RESULTA_bus [12];
assign \iir|Mult4~137  = \iir|Mult4~124_RESULTA_bus [13];
assign \iir|Mult4~138  = \iir|Mult4~124_RESULTA_bus [14];
assign \iir|Mult4~139  = \iir|Mult4~124_RESULTA_bus [15];
assign \iir|Mult4~140  = \iir|Mult4~124_RESULTA_bus [16];
assign \iir|Mult4~141  = \iir|Mult4~124_RESULTA_bus [17];
assign \iir|Mult4~142  = \iir|Mult4~124_RESULTA_bus [18];
assign \iir|Mult4~143  = \iir|Mult4~124_RESULTA_bus [19];
assign \iir|Mult4~144  = \iir|Mult4~124_RESULTA_bus [20];
assign \iir|Mult4~145  = \iir|Mult4~124_RESULTA_bus [21];
assign \iir|Mult4~146  = \iir|Mult4~124_RESULTA_bus [22];
assign \iir|Mult4~147  = \iir|Mult4~124_RESULTA_bus [23];
assign \iir|Mult4~148  = \iir|Mult4~124_RESULTA_bus [24];
assign \iir|Mult4~149  = \iir|Mult4~124_RESULTA_bus [25];
assign \iir|Mult4~150  = \iir|Mult4~124_RESULTA_bus [26];
assign \iir|Mult4~151  = \iir|Mult4~124_RESULTA_bus [27];
assign \iir|Mult4~152  = \iir|Mult4~124_RESULTA_bus [28];
assign \iir|Mult4~153  = \iir|Mult4~124_RESULTA_bus [29];
assign \iir|Mult4~154  = \iir|Mult4~124_RESULTA_bus [30];
assign \iir|Mult4~155  = \iir|Mult4~124_RESULTA_bus [31];
assign \iir|Mult4~156  = \iir|Mult4~124_RESULTA_bus [32];
assign \iir|Mult4~157  = \iir|Mult4~124_RESULTA_bus [33];
assign \iir|Mult4~158  = \iir|Mult4~124_RESULTA_bus [34];
assign \iir|Mult4~159  = \iir|Mult4~124_RESULTA_bus [35];
assign \iir|Mult4~160  = \iir|Mult4~124_RESULTA_bus [36];
assign \iir|Mult4~161  = \iir|Mult4~124_RESULTA_bus [37];
assign \iir|Mult4~162  = \iir|Mult4~124_RESULTA_bus [38];
assign \iir|Mult4~163  = \iir|Mult4~124_RESULTA_bus [39];
assign \iir|Mult4~164  = \iir|Mult4~124_RESULTA_bus [40];
assign \iir|Mult4~165  = \iir|Mult4~124_RESULTA_bus [41];
assign \iir|Mult4~166  = \iir|Mult4~124_RESULTA_bus [42];
assign \iir|Mult4~167  = \iir|Mult4~124_RESULTA_bus [43];
assign \iir|Mult4~168  = \iir|Mult4~124_RESULTA_bus [44];
assign \iir|Mult4~169  = \iir|Mult4~124_RESULTA_bus [45];
assign \iir|Mult4~170  = \iir|Mult4~124_RESULTA_bus [46];
assign \iir|Mult4~171  = \iir|Mult4~124_RESULTA_bus [47];
assign \iir|Mult4~172  = \iir|Mult4~124_RESULTA_bus [48];
assign \iir|Mult4~173  = \iir|Mult4~124_RESULTA_bus [49];
assign \iir|Mult4~174  = \iir|Mult4~124_RESULTA_bus [50];
assign \iir|Mult4~175  = \iir|Mult4~124_RESULTA_bus [51];
assign \iir|Mult4~176  = \iir|Mult4~124_RESULTA_bus [52];
assign \iir|Mult4~177  = \iir|Mult4~124_RESULTA_bus [53];
assign \iir|Mult4~178  = \iir|Mult4~124_RESULTA_bus [54];
assign \iir|Mult4~179  = \iir|Mult4~124_RESULTA_bus [55];
assign \iir|Mult4~180  = \iir|Mult4~124_RESULTA_bus [56];
assign \iir|Mult4~181  = \iir|Mult4~124_RESULTA_bus [57];
assign \iir|Mult4~182  = \iir|Mult4~124_RESULTA_bus [58];
assign \iir|Mult4~183  = \iir|Mult4~124_RESULTA_bus [59];
assign \iir|Mult4~184  = \iir|Mult4~124_RESULTA_bus [60];
assign \iir|Mult4~185  = \iir|Mult4~124_RESULTA_bus [61];
assign \iir|Mult4~186  = \iir|Mult4~124_RESULTA_bus [62];
assign \iir|Mult4~187  = \iir|Mult4~124_RESULTA_bus [63];

assign \iir|Mult4~465_resulta  = \iir|Mult4~465_RESULTA_bus [0];
assign \iir|Mult4~466  = \iir|Mult4~465_RESULTA_bus [1];
assign \iir|Mult4~467  = \iir|Mult4~465_RESULTA_bus [2];
assign \iir|Mult4~468  = \iir|Mult4~465_RESULTA_bus [3];
assign \iir|Mult4~469  = \iir|Mult4~465_RESULTA_bus [4];
assign \iir|Mult4~470  = \iir|Mult4~465_RESULTA_bus [5];
assign \iir|Mult4~471  = \iir|Mult4~465_RESULTA_bus [6];
assign \iir|Mult4~472  = \iir|Mult4~465_RESULTA_bus [7];
assign \iir|Mult4~473  = \iir|Mult4~465_RESULTA_bus [8];
assign \iir|Mult4~474  = \iir|Mult4~465_RESULTA_bus [9];
assign \iir|Mult4~475  = \iir|Mult4~465_RESULTA_bus [10];
assign \iir|Mult4~476  = \iir|Mult4~465_RESULTA_bus [11];
assign \iir|Mult4~477  = \iir|Mult4~465_RESULTA_bus [12];
assign \iir|Mult4~478  = \iir|Mult4~465_RESULTA_bus [13];
assign \iir|Mult4~479  = \iir|Mult4~465_RESULTA_bus [14];
assign \iir|Mult4~480  = \iir|Mult4~465_RESULTA_bus [15];
assign \iir|Mult4~481  = \iir|Mult4~465_RESULTA_bus [16];
assign \iir|Mult4~482  = \iir|Mult4~465_RESULTA_bus [17];
assign \iir|Mult4~483  = \iir|Mult4~465_RESULTA_bus [18];
assign \iir|Mult4~484  = \iir|Mult4~465_RESULTA_bus [19];
assign \iir|Mult4~485  = \iir|Mult4~465_RESULTA_bus [20];
assign \iir|Mult4~486  = \iir|Mult4~465_RESULTA_bus [21];
assign \iir|Mult4~487  = \iir|Mult4~465_RESULTA_bus [22];
assign \iir|Mult4~488  = \iir|Mult4~465_RESULTA_bus [23];
assign \iir|Mult4~489  = \iir|Mult4~465_RESULTA_bus [24];
assign \iir|Mult4~490  = \iir|Mult4~465_RESULTA_bus [25];
assign \iir|Mult4~491  = \iir|Mult4~465_RESULTA_bus [26];
assign \iir|Mult4~492  = \iir|Mult4~465_RESULTA_bus [27];
assign \iir|Mult4~493  = \iir|Mult4~465_RESULTA_bus [28];
assign \iir|Mult4~494  = \iir|Mult4~465_RESULTA_bus [29];
assign \iir|Mult4~495  = \iir|Mult4~465_RESULTA_bus [30];
assign \iir|Mult4~496  = \iir|Mult4~465_RESULTA_bus [31];
assign \iir|Mult4~497  = \iir|Mult4~465_RESULTA_bus [32];
assign \iir|Mult4~498  = \iir|Mult4~465_RESULTA_bus [33];
assign \iir|Mult4~499  = \iir|Mult4~465_RESULTA_bus [34];
assign \iir|Mult4~500  = \iir|Mult4~465_RESULTA_bus [35];
assign \iir|Mult4~501  = \iir|Mult4~465_RESULTA_bus [36];
assign \iir|Mult4~502  = \iir|Mult4~465_RESULTA_bus [37];
assign \iir|Mult4~503  = \iir|Mult4~465_RESULTA_bus [38];
assign \iir|Mult4~504  = \iir|Mult4~465_RESULTA_bus [39];
assign \iir|Mult4~505  = \iir|Mult4~465_RESULTA_bus [40];
assign \iir|Mult4~506  = \iir|Mult4~465_RESULTA_bus [41];
assign \iir|Mult4~507  = \iir|Mult4~465_RESULTA_bus [42];
assign \iir|Mult4~508  = \iir|Mult4~465_RESULTA_bus [43];
assign \iir|Mult4~509  = \iir|Mult4~465_RESULTA_bus [44];
assign \iir|Mult4~510  = \iir|Mult4~465_RESULTA_bus [45];
assign \iir|Mult4~511  = \iir|Mult4~465_RESULTA_bus [46];
assign \iir|Mult4~512  = \iir|Mult4~465_RESULTA_bus [47];
assign \iir|Mult4~513  = \iir|Mult4~465_RESULTA_bus [48];
assign \iir|Mult4~514  = \iir|Mult4~465_RESULTA_bus [49];
assign \iir|Mult4~515  = \iir|Mult4~465_RESULTA_bus [50];
assign \iir|Mult4~516  = \iir|Mult4~465_RESULTA_bus [51];
assign \iir|Mult4~517  = \iir|Mult4~465_RESULTA_bus [52];
assign \iir|Mult4~518  = \iir|Mult4~465_RESULTA_bus [53];
assign \iir|Mult4~519  = \iir|Mult4~465_RESULTA_bus [54];
assign \iir|Mult4~520  = \iir|Mult4~465_RESULTA_bus [55];
assign \iir|Mult4~521  = \iir|Mult4~465_RESULTA_bus [56];
assign \iir|Mult4~522  = \iir|Mult4~465_RESULTA_bus [57];
assign \iir|Mult4~523  = \iir|Mult4~465_RESULTA_bus [58];
assign \iir|Mult4~524  = \iir|Mult4~465_RESULTA_bus [59];
assign \iir|Mult4~525  = \iir|Mult4~465_RESULTA_bus [60];
assign \iir|Mult4~526  = \iir|Mult4~465_RESULTA_bus [61];
assign \iir|Mult4~527  = \iir|Mult4~465_RESULTA_bus [62];
assign \iir|Mult4~528  = \iir|Mult4~465_RESULTA_bus [63];

assign \iir|Mult4~806_resulta  = \iir|Mult4~806_RESULTA_bus [0];
assign \iir|Mult4~807  = \iir|Mult4~806_RESULTA_bus [1];
assign \iir|Mult4~808  = \iir|Mult4~806_RESULTA_bus [2];
assign \iir|Mult4~809  = \iir|Mult4~806_RESULTA_bus [3];
assign \iir|Mult4~810  = \iir|Mult4~806_RESULTA_bus [4];
assign \iir|Mult4~811  = \iir|Mult4~806_RESULTA_bus [5];
assign \iir|Mult4~812  = \iir|Mult4~806_RESULTA_bus [6];
assign \iir|Mult4~813  = \iir|Mult4~806_RESULTA_bus [7];
assign \iir|Mult4~814  = \iir|Mult4~806_RESULTA_bus [8];
assign \iir|Mult4~815  = \iir|Mult4~806_RESULTA_bus [9];
assign \iir|Mult4~816  = \iir|Mult4~806_RESULTA_bus [10];
assign \iir|Mult4~817  = \iir|Mult4~806_RESULTA_bus [11];
assign \iir|Mult4~818  = \iir|Mult4~806_RESULTA_bus [12];
assign \iir|Mult4~819  = \iir|Mult4~806_RESULTA_bus [13];
assign \iir|Mult4~820  = \iir|Mult4~806_RESULTA_bus [14];
assign \iir|Mult4~821  = \iir|Mult4~806_RESULTA_bus [15];
assign \iir|mul_temp_3 [16] = \iir|Mult4~806_RESULTA_bus [16];
assign \iir|mul_temp_3 [17] = \iir|Mult4~806_RESULTA_bus [17];
assign \iir|Mult4~822  = \iir|Mult4~806_RESULTA_bus [18];
assign \iir|Mult4~823  = \iir|Mult4~806_RESULTA_bus [19];
assign \iir|Mult4~824  = \iir|Mult4~806_RESULTA_bus [20];
assign \iir|Mult4~825  = \iir|Mult4~806_RESULTA_bus [21];
assign \iir|Mult4~826  = \iir|Mult4~806_RESULTA_bus [22];
assign \iir|Mult4~827  = \iir|Mult4~806_RESULTA_bus [23];
assign \iir|Mult4~828  = \iir|Mult4~806_RESULTA_bus [24];
assign \iir|Mult4~829  = \iir|Mult4~806_RESULTA_bus [25];
assign \iir|Mult4~830  = \iir|Mult4~806_RESULTA_bus [26];
assign \iir|Mult4~831  = \iir|Mult4~806_RESULTA_bus [27];
assign \iir|Mult4~832  = \iir|Mult4~806_RESULTA_bus [28];
assign \iir|Mult4~833  = \iir|Mult4~806_RESULTA_bus [29];
assign \iir|Mult4~834  = \iir|Mult4~806_RESULTA_bus [30];
assign \iir|Mult4~835  = \iir|Mult4~806_RESULTA_bus [31];
assign \iir|Mult4~836  = \iir|Mult4~806_RESULTA_bus [32];
assign \iir|Mult4~837  = \iir|Mult4~806_RESULTA_bus [33];
assign \iir|Mult4~838  = \iir|Mult4~806_RESULTA_bus [34];
assign \iir|Mult4~839  = \iir|Mult4~806_RESULTA_bus [35];
assign \iir|Mult4~840  = \iir|Mult4~806_RESULTA_bus [36];
assign \iir|Mult4~841  = \iir|Mult4~806_RESULTA_bus [37];
assign \iir|Mult4~842  = \iir|Mult4~806_RESULTA_bus [38];
assign \iir|Mult4~843  = \iir|Mult4~806_RESULTA_bus [39];
assign \iir|Mult4~844  = \iir|Mult4~806_RESULTA_bus [40];
assign \iir|Mult4~845  = \iir|Mult4~806_RESULTA_bus [41];
assign \iir|Mult4~846  = \iir|Mult4~806_RESULTA_bus [42];
assign \iir|Mult4~847  = \iir|Mult4~806_RESULTA_bus [43];
assign \iir|Mult4~848  = \iir|Mult4~806_RESULTA_bus [44];
assign \iir|Mult4~849  = \iir|Mult4~806_RESULTA_bus [45];
assign \iir|Mult4~850  = \iir|Mult4~806_RESULTA_bus [46];
assign \iir|Mult4~851  = \iir|Mult4~806_RESULTA_bus [47];
assign \iir|Mult4~852  = \iir|Mult4~806_RESULTA_bus [48];
assign \iir|Mult4~853  = \iir|Mult4~806_RESULTA_bus [49];
assign \iir|Mult4~854  = \iir|Mult4~806_RESULTA_bus [50];
assign \iir|Mult4~855  = \iir|Mult4~806_RESULTA_bus [51];
assign \iir|Mult4~856  = \iir|Mult4~806_RESULTA_bus [52];
assign \iir|Mult4~857  = \iir|Mult4~806_RESULTA_bus [53];
assign \iir|Mult4~858  = \iir|Mult4~806_RESULTA_bus [54];
assign \iir|Mult4~859  = \iir|Mult4~806_RESULTA_bus [55];
assign \iir|Mult4~860  = \iir|Mult4~806_RESULTA_bus [56];
assign \iir|Mult4~861  = \iir|Mult4~806_RESULTA_bus [57];
assign \iir|Mult4~862  = \iir|Mult4~806_RESULTA_bus [58];
assign \iir|Mult4~863  = \iir|Mult4~806_RESULTA_bus [59];
assign \iir|Mult4~864  = \iir|Mult4~806_RESULTA_bus [60];
assign \iir|Mult4~865  = \iir|Mult4~806_RESULTA_bus [61];
assign \iir|Mult4~866  = \iir|Mult4~806_RESULTA_bus [62];
assign \iir|Mult4~867  = \iir|Mult4~806_RESULTA_bus [63];

assign \nco_60kHz|nco_ii_0|ux0120|altsyncram_component0|auto_generated|q_a [0] = \nco_60kHz|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \nco_60kHz|nco_ii_0|ux0120|altsyncram_component0|auto_generated|q_a [1] = \nco_60kHz|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \nco_60kHz|nco_ii_0|ux0120|altsyncram_component0|auto_generated|q_a [2] = \nco_60kHz|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \nco_60kHz|nco_ii_0|ux0120|altsyncram_component0|auto_generated|q_a [3] = \nco_60kHz|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \nco_60kHz|nco_ii_0|ux0120|altsyncram_component0|auto_generated|q_a [4] = \nco_60kHz|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \nco_60kHz|nco_ii_0|ux0120|altsyncram_component0|auto_generated|q_a [5] = \nco_60kHz|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \nco_60kHz|nco_ii_0|ux0120|altsyncram_component0|auto_generated|q_a [6] = \nco_60kHz|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \nco_60kHz|nco_ii_0|ux0120|altsyncram_component0|auto_generated|q_a [7] = \nco_60kHz|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];
assign \nco_60kHz|nco_ii_0|ux0120|altsyncram_component0|auto_generated|q_a [8] = \nco_60kHz|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a0_PORTADATAOUT_bus [8];
assign \nco_60kHz|nco_ii_0|ux0120|altsyncram_component0|auto_generated|q_a [9] = \nco_60kHz|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a0_PORTADATAOUT_bus [9];
assign \nco_60kHz|nco_ii_0|ux0120|altsyncram_component0|auto_generated|q_a [10] = \nco_60kHz|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a0_PORTADATAOUT_bus [10];
assign \nco_60kHz|nco_ii_0|ux0120|altsyncram_component0|auto_generated|q_a [11] = \nco_60kHz|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a0_PORTADATAOUT_bus [11];
assign \nco_60kHz|nco_ii_0|ux0120|altsyncram_component0|auto_generated|q_a [12] = \nco_60kHz|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a0_PORTADATAOUT_bus [12];
assign \nco_60kHz|nco_ii_0|ux0120|altsyncram_component0|auto_generated|q_a [13] = \nco_60kHz|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a0_PORTADATAOUT_bus [13];
assign \nco_60kHz|nco_ii_0|ux0120|altsyncram_component0|auto_generated|q_a [14] = \nco_60kHz|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a0_PORTADATAOUT_bus [14];

assign \nco_10kHz|nco_ii_0|ux0120|altsyncram_component0|auto_generated|q_a [0] = \nco_10kHz|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \nco_10kHz|nco_ii_0|ux0120|altsyncram_component0|auto_generated|q_a [1] = \nco_10kHz|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \nco_10kHz|nco_ii_0|ux0120|altsyncram_component0|auto_generated|q_a [2] = \nco_10kHz|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \nco_10kHz|nco_ii_0|ux0120|altsyncram_component0|auto_generated|q_a [3] = \nco_10kHz|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \nco_10kHz|nco_ii_0|ux0120|altsyncram_component0|auto_generated|q_a [4] = \nco_10kHz|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \nco_10kHz|nco_ii_0|ux0120|altsyncram_component0|auto_generated|q_a [5] = \nco_10kHz|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \nco_10kHz|nco_ii_0|ux0120|altsyncram_component0|auto_generated|q_a [6] = \nco_10kHz|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \nco_10kHz|nco_ii_0|ux0120|altsyncram_component0|auto_generated|q_a [7] = \nco_10kHz|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];
assign \nco_10kHz|nco_ii_0|ux0120|altsyncram_component0|auto_generated|q_a [8] = \nco_10kHz|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a0_PORTADATAOUT_bus [8];
assign \nco_10kHz|nco_ii_0|ux0120|altsyncram_component0|auto_generated|q_a [9] = \nco_10kHz|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a0_PORTADATAOUT_bus [9];
assign \nco_10kHz|nco_ii_0|ux0120|altsyncram_component0|auto_generated|q_a [10] = \nco_10kHz|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a0_PORTADATAOUT_bus [10];
assign \nco_10kHz|nco_ii_0|ux0120|altsyncram_component0|auto_generated|q_a [11] = \nco_10kHz|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a0_PORTADATAOUT_bus [11];
assign \nco_10kHz|nco_ii_0|ux0120|altsyncram_component0|auto_generated|q_a [12] = \nco_10kHz|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a0_PORTADATAOUT_bus [12];
assign \nco_10kHz|nco_ii_0|ux0120|altsyncram_component0|auto_generated|q_a [13] = \nco_10kHz|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a0_PORTADATAOUT_bus [13];
assign \nco_10kHz|nco_ii_0|ux0120|altsyncram_component0|auto_generated|q_a [14] = \nco_10kHz|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a0_PORTADATAOUT_bus [14];

assign \iir|Mult0~8_resulta  = \iir|Mult0~8_RESULTA_bus [0];
assign \iir|Mult0~9  = \iir|Mult0~8_RESULTA_bus [1];
assign \iir|Mult0~10  = \iir|Mult0~8_RESULTA_bus [2];
assign \iir|Mult0~11  = \iir|Mult0~8_RESULTA_bus [3];
assign \iir|Mult0~12  = \iir|Mult0~8_RESULTA_bus [4];
assign \iir|mul_temp [5] = \iir|Mult0~8_RESULTA_bus [5];
assign \iir|mul_temp [6] = \iir|Mult0~8_RESULTA_bus [6];
assign \iir|mul_temp [7] = \iir|Mult0~8_RESULTA_bus [7];
assign \iir|mul_temp [8] = \iir|Mult0~8_RESULTA_bus [8];
assign \iir|mul_temp [9] = \iir|Mult0~8_RESULTA_bus [9];
assign \iir|mul_temp [10] = \iir|Mult0~8_RESULTA_bus [10];
assign \iir|mul_temp [11] = \iir|Mult0~8_RESULTA_bus [11];
assign \iir|mul_temp [12] = \iir|Mult0~8_RESULTA_bus [12];
assign \iir|mul_temp [13] = \iir|Mult0~8_RESULTA_bus [13];
assign \iir|mul_temp [14] = \iir|Mult0~8_RESULTA_bus [14];
assign \iir|mul_temp [15] = \iir|Mult0~8_RESULTA_bus [15];
assign \iir|mul_temp [16] = \iir|Mult0~8_RESULTA_bus [16];
assign \iir|mul_temp [17] = \iir|Mult0~8_RESULTA_bus [17];
assign \iir|mul_temp [18] = \iir|Mult0~8_RESULTA_bus [18];
assign \iir|mul_temp [19] = \iir|Mult0~8_RESULTA_bus [19];
assign \iir|mul_temp [20] = \iir|Mult0~8_RESULTA_bus [20];
assign \iir|mul_temp [21] = \iir|Mult0~8_RESULTA_bus [21];
assign \iir|mul_temp [22] = \iir|Mult0~8_RESULTA_bus [22];
assign \iir|mul_temp [23] = \iir|Mult0~8_RESULTA_bus [23];
assign \iir|mul_temp [24] = \iir|Mult0~8_RESULTA_bus [24];
assign \iir|mul_temp [25] = \iir|Mult0~8_RESULTA_bus [25];
assign \iir|mul_temp [26] = \iir|Mult0~8_RESULTA_bus [26];
assign \iir|mul_temp [27] = \iir|Mult0~8_RESULTA_bus [27];
assign \iir|mul_temp [28] = \iir|Mult0~8_RESULTA_bus [28];
assign \iir|mul_temp [29] = \iir|Mult0~8_RESULTA_bus [29];
assign \iir|mul_temp [30] = \iir|Mult0~8_RESULTA_bus [30];
assign \iir|Mult0~13  = \iir|Mult0~8_RESULTA_bus [31];
assign \iir|Mult0~14  = \iir|Mult0~8_RESULTA_bus [32];
assign \iir|Mult0~15  = \iir|Mult0~8_RESULTA_bus [33];
assign \iir|Mult0~16  = \iir|Mult0~8_RESULTA_bus [34];
assign \iir|Mult0~17  = \iir|Mult0~8_RESULTA_bus [35];
assign \iir|Mult0~18  = \iir|Mult0~8_RESULTA_bus [36];
assign \iir|Mult0~19  = \iir|Mult0~8_RESULTA_bus [37];
assign \iir|Mult0~20  = \iir|Mult0~8_RESULTA_bus [38];
assign \iir|Mult0~21  = \iir|Mult0~8_RESULTA_bus [39];
assign \iir|Mult0~22  = \iir|Mult0~8_RESULTA_bus [40];
assign \iir|Mult0~23  = \iir|Mult0~8_RESULTA_bus [41];
assign \iir|Mult0~24  = \iir|Mult0~8_RESULTA_bus [42];
assign \iir|Mult0~25  = \iir|Mult0~8_RESULTA_bus [43];
assign \iir|Mult0~26  = \iir|Mult0~8_RESULTA_bus [44];
assign \iir|Mult0~27  = \iir|Mult0~8_RESULTA_bus [45];
assign \iir|Mult0~28  = \iir|Mult0~8_RESULTA_bus [46];
assign \iir|Mult0~29  = \iir|Mult0~8_RESULTA_bus [47];
assign \iir|Mult0~30  = \iir|Mult0~8_RESULTA_bus [48];
assign \iir|Mult0~31  = \iir|Mult0~8_RESULTA_bus [49];
assign \iir|Mult0~32  = \iir|Mult0~8_RESULTA_bus [50];
assign \iir|Mult0~33  = \iir|Mult0~8_RESULTA_bus [51];
assign \iir|Mult0~34  = \iir|Mult0~8_RESULTA_bus [52];
assign \iir|Mult0~35  = \iir|Mult0~8_RESULTA_bus [53];
assign \iir|Mult0~36  = \iir|Mult0~8_RESULTA_bus [54];
assign \iir|Mult0~37  = \iir|Mult0~8_RESULTA_bus [55];
assign \iir|Mult0~38  = \iir|Mult0~8_RESULTA_bus [56];
assign \iir|Mult0~39  = \iir|Mult0~8_RESULTA_bus [57];
assign \iir|Mult0~40  = \iir|Mult0~8_RESULTA_bus [58];
assign \iir|Mult0~41  = \iir|Mult0~8_RESULTA_bus [59];
assign \iir|Mult0~42  = \iir|Mult0~8_RESULTA_bus [60];
assign \iir|Mult0~43  = \iir|Mult0~8_RESULTA_bus [61];
assign \iir|Mult0~44  = \iir|Mult0~8_RESULTA_bus [62];
assign \iir|Mult0~45  = \iir|Mult0~8_RESULTA_bus [63];

assign \iir|Mult2~44_resulta  = \iir|Mult2~44_RESULTA_bus [0];
assign \iir|Mult2~45  = \iir|Mult2~44_RESULTA_bus [1];
assign \iir|Mult2~46  = \iir|Mult2~44_RESULTA_bus [2];
assign \iir|Mult2~47  = \iir|Mult2~44_RESULTA_bus [3];
assign \iir|Mult2~48  = \iir|Mult2~44_RESULTA_bus [4];
assign \iir|Mult2~49  = \iir|Mult2~44_RESULTA_bus [5];
assign \iir|Mult2~50  = \iir|Mult2~44_RESULTA_bus [6];
assign \iir|Mult2~51  = \iir|Mult2~44_RESULTA_bus [7];
assign \iir|Mult2~52  = \iir|Mult2~44_RESULTA_bus [8];
assign \iir|Mult2~53  = \iir|Mult2~44_RESULTA_bus [9];
assign \iir|Mult2~54  = \iir|Mult2~44_RESULTA_bus [10];
assign \iir|Mult2~55  = \iir|Mult2~44_RESULTA_bus [11];
assign \iir|Mult2~56  = \iir|Mult2~44_RESULTA_bus [12];
assign \iir|Mult2~57  = \iir|Mult2~44_RESULTA_bus [13];
assign \iir|Mult2~58  = \iir|Mult2~44_RESULTA_bus [14];
assign \iir|Mult2~59  = \iir|Mult2~44_RESULTA_bus [15];
assign \iir|Mult2~60  = \iir|Mult2~44_RESULTA_bus [16];
assign \iir|Mult2~61  = \iir|Mult2~44_RESULTA_bus [17];
assign \iir|Mult2~62  = \iir|Mult2~44_RESULTA_bus [18];
assign \iir|Mult2~63  = \iir|Mult2~44_RESULTA_bus [19];
assign \iir|Mult2~64  = \iir|Mult2~44_RESULTA_bus [20];
assign \iir|Mult2~65  = \iir|Mult2~44_RESULTA_bus [21];
assign \iir|Mult2~66  = \iir|Mult2~44_RESULTA_bus [22];
assign \iir|Mult2~67  = \iir|Mult2~44_RESULTA_bus [23];
assign \iir|Mult2~68  = \iir|Mult2~44_RESULTA_bus [24];
assign \iir|Mult2~69  = \iir|Mult2~44_RESULTA_bus [25];
assign \iir|Mult2~70  = \iir|Mult2~44_RESULTA_bus [26];
assign \iir|Mult2~71  = \iir|Mult2~44_RESULTA_bus [27];
assign \iir|Mult2~72  = \iir|Mult2~44_RESULTA_bus [28];
assign \iir|Mult2~73  = \iir|Mult2~44_RESULTA_bus [29];
assign \iir|Mult2~74  = \iir|Mult2~44_RESULTA_bus [30];
assign \iir|Mult2~75  = \iir|Mult2~44_RESULTA_bus [31];
assign \iir|Mult2~76  = \iir|Mult2~44_RESULTA_bus [32];
assign \iir|Mult2~77  = \iir|Mult2~44_RESULTA_bus [33];
assign \iir|Mult2~78  = \iir|Mult2~44_RESULTA_bus [34];
assign \iir|Mult2~79  = \iir|Mult2~44_RESULTA_bus [35];
assign \iir|Mult2~80  = \iir|Mult2~44_RESULTA_bus [36];
assign \iir|Mult2~81  = \iir|Mult2~44_RESULTA_bus [37];
assign \iir|Mult2~82  = \iir|Mult2~44_RESULTA_bus [38];
assign \iir|Mult2~83  = \iir|Mult2~44_RESULTA_bus [39];
assign \iir|Mult2~84  = \iir|Mult2~44_RESULTA_bus [40];
assign \iir|Mult2~85  = \iir|Mult2~44_RESULTA_bus [41];
assign \iir|Mult2~86  = \iir|Mult2~44_RESULTA_bus [42];
assign \iir|Mult2~87  = \iir|Mult2~44_RESULTA_bus [43];
assign \iir|Mult2~88  = \iir|Mult2~44_RESULTA_bus [44];
assign \iir|Mult2~89  = \iir|Mult2~44_RESULTA_bus [45];
assign \iir|Mult2~90  = \iir|Mult2~44_RESULTA_bus [46];
assign \iir|Mult2~91  = \iir|Mult2~44_RESULTA_bus [47];
assign \iir|Mult2~92  = \iir|Mult2~44_RESULTA_bus [48];
assign \iir|Mult2~93  = \iir|Mult2~44_RESULTA_bus [49];
assign \iir|Mult2~94  = \iir|Mult2~44_RESULTA_bus [50];
assign \iir|Mult2~95  = \iir|Mult2~44_RESULTA_bus [51];
assign \iir|Mult2~96  = \iir|Mult2~44_RESULTA_bus [52];
assign \iir|Mult2~97  = \iir|Mult2~44_RESULTA_bus [53];
assign \iir|Mult2~98  = \iir|Mult2~44_RESULTA_bus [54];
assign \iir|Mult2~99  = \iir|Mult2~44_RESULTA_bus [55];
assign \iir|Mult2~100  = \iir|Mult2~44_RESULTA_bus [56];
assign \iir|Mult2~101  = \iir|Mult2~44_RESULTA_bus [57];
assign \iir|Mult2~102  = \iir|Mult2~44_RESULTA_bus [58];
assign \iir|Mult2~103  = \iir|Mult2~44_RESULTA_bus [59];
assign \iir|Mult2~104  = \iir|Mult2~44_RESULTA_bus [60];
assign \iir|Mult2~105  = \iir|Mult2~44_RESULTA_bus [61];
assign \iir|Mult2~106  = \iir|Mult2~44_RESULTA_bus [62];
assign \iir|Mult2~107  = \iir|Mult2~44_RESULTA_bus [63];

assign \iir|Mult2~385_resulta  = \iir|Mult2~385_RESULTA_bus [0];
assign \iir|Mult2~386  = \iir|Mult2~385_RESULTA_bus [1];
assign \iir|Mult2~387  = \iir|Mult2~385_RESULTA_bus [2];
assign \iir|Mult2~388  = \iir|Mult2~385_RESULTA_bus [3];
assign \iir|Mult2~389  = \iir|Mult2~385_RESULTA_bus [4];
assign \iir|Mult2~390  = \iir|Mult2~385_RESULTA_bus [5];
assign \iir|Mult2~391  = \iir|Mult2~385_RESULTA_bus [6];
assign \iir|Mult2~392  = \iir|Mult2~385_RESULTA_bus [7];
assign \iir|Mult2~393  = \iir|Mult2~385_RESULTA_bus [8];
assign \iir|Mult2~394  = \iir|Mult2~385_RESULTA_bus [9];
assign \iir|Mult2~395  = \iir|Mult2~385_RESULTA_bus [10];
assign \iir|Mult2~396  = \iir|Mult2~385_RESULTA_bus [11];
assign \iir|Mult2~397  = \iir|Mult2~385_RESULTA_bus [12];
assign \iir|Mult2~398  = \iir|Mult2~385_RESULTA_bus [13];
assign \iir|Mult2~399  = \iir|Mult2~385_RESULTA_bus [14];
assign \iir|Mult2~400  = \iir|Mult2~385_RESULTA_bus [15];
assign \iir|Mult2~401  = \iir|Mult2~385_RESULTA_bus [16];
assign \iir|Mult2~402  = \iir|Mult2~385_RESULTA_bus [17];
assign \iir|Mult2~403  = \iir|Mult2~385_RESULTA_bus [18];
assign \iir|Mult2~404  = \iir|Mult2~385_RESULTA_bus [19];
assign \iir|Mult2~405  = \iir|Mult2~385_RESULTA_bus [20];
assign \iir|Mult2~406  = \iir|Mult2~385_RESULTA_bus [21];
assign \iir|Mult2~407  = \iir|Mult2~385_RESULTA_bus [22];
assign \iir|Mult2~408  = \iir|Mult2~385_RESULTA_bus [23];
assign \iir|Mult2~409  = \iir|Mult2~385_RESULTA_bus [24];
assign \iir|Mult2~410  = \iir|Mult2~385_RESULTA_bus [25];
assign \iir|Mult2~411  = \iir|Mult2~385_RESULTA_bus [26];
assign \iir|Mult2~412  = \iir|Mult2~385_RESULTA_bus [27];
assign \iir|Mult2~413  = \iir|Mult2~385_RESULTA_bus [28];
assign \iir|Mult2~414  = \iir|Mult2~385_RESULTA_bus [29];
assign \iir|Mult2~415  = \iir|Mult2~385_RESULTA_bus [30];
assign \iir|Mult2~416  = \iir|Mult2~385_RESULTA_bus [31];
assign \iir|Mult2~417  = \iir|Mult2~385_RESULTA_bus [32];
assign \iir|Mult2~418  = \iir|Mult2~385_RESULTA_bus [33];
assign \iir|Mult2~419  = \iir|Mult2~385_RESULTA_bus [34];
assign \iir|Mult2~420  = \iir|Mult2~385_RESULTA_bus [35];
assign \iir|Mult2~421  = \iir|Mult2~385_RESULTA_bus [36];
assign \iir|Mult2~422  = \iir|Mult2~385_RESULTA_bus [37];
assign \iir|Mult2~423  = \iir|Mult2~385_RESULTA_bus [38];
assign \iir|Mult2~424  = \iir|Mult2~385_RESULTA_bus [39];
assign \iir|Mult2~425  = \iir|Mult2~385_RESULTA_bus [40];
assign \iir|Mult2~426  = \iir|Mult2~385_RESULTA_bus [41];
assign \iir|Mult2~427  = \iir|Mult2~385_RESULTA_bus [42];
assign \iir|Mult2~428  = \iir|Mult2~385_RESULTA_bus [43];
assign \iir|Mult2~429  = \iir|Mult2~385_RESULTA_bus [44];
assign \iir|Mult2~430  = \iir|Mult2~385_RESULTA_bus [45];
assign \iir|Mult2~431  = \iir|Mult2~385_RESULTA_bus [46];
assign \iir|Mult2~432  = \iir|Mult2~385_RESULTA_bus [47];
assign \iir|Mult2~433  = \iir|Mult2~385_RESULTA_bus [48];
assign \iir|Mult2~434  = \iir|Mult2~385_RESULTA_bus [49];
assign \iir|Mult2~435  = \iir|Mult2~385_RESULTA_bus [50];
assign \iir|Mult2~436  = \iir|Mult2~385_RESULTA_bus [51];
assign \iir|Mult2~437  = \iir|Mult2~385_RESULTA_bus [52];
assign \iir|Mult2~438  = \iir|Mult2~385_RESULTA_bus [53];
assign \iir|Mult2~439  = \iir|Mult2~385_RESULTA_bus [54];
assign \iir|Mult2~440  = \iir|Mult2~385_RESULTA_bus [55];
assign \iir|Mult2~441  = \iir|Mult2~385_RESULTA_bus [56];
assign \iir|Mult2~442  = \iir|Mult2~385_RESULTA_bus [57];
assign \iir|Mult2~443  = \iir|Mult2~385_RESULTA_bus [58];
assign \iir|Mult2~444  = \iir|Mult2~385_RESULTA_bus [59];
assign \iir|Mult2~445  = \iir|Mult2~385_RESULTA_bus [60];
assign \iir|Mult2~446  = \iir|Mult2~385_RESULTA_bus [61];
assign \iir|Mult2~447  = \iir|Mult2~385_RESULTA_bus [62];
assign \iir|Mult2~448  = \iir|Mult2~385_RESULTA_bus [63];

assign \iir|Mult1~52_resulta  = \iir|Mult1~52_RESULTA_bus [0];
assign \iir|Mult1~53  = \iir|Mult1~52_RESULTA_bus [1];
assign \iir|Mult1~54  = \iir|Mult1~52_RESULTA_bus [2];
assign \iir|Mult1~55  = \iir|Mult1~52_RESULTA_bus [3];
assign \iir|Mult1~56  = \iir|Mult1~52_RESULTA_bus [4];
assign \iir|Mult1~57  = \iir|Mult1~52_RESULTA_bus [5];
assign \iir|Mult1~58  = \iir|Mult1~52_RESULTA_bus [6];
assign \iir|Mult1~59  = \iir|Mult1~52_RESULTA_bus [7];
assign \iir|Mult1~60  = \iir|Mult1~52_RESULTA_bus [8];
assign \iir|Mult1~61  = \iir|Mult1~52_RESULTA_bus [9];
assign \iir|Mult1~62  = \iir|Mult1~52_RESULTA_bus [10];
assign \iir|Mult1~63  = \iir|Mult1~52_RESULTA_bus [11];
assign \iir|Mult1~64  = \iir|Mult1~52_RESULTA_bus [12];
assign \iir|Mult1~65  = \iir|Mult1~52_RESULTA_bus [13];
assign \iir|Mult1~66  = \iir|Mult1~52_RESULTA_bus [14];
assign \iir|Mult1~67  = \iir|Mult1~52_RESULTA_bus [15];
assign \iir|Mult1~68  = \iir|Mult1~52_RESULTA_bus [16];
assign \iir|Mult1~69  = \iir|Mult1~52_RESULTA_bus [17];
assign \iir|Mult1~70  = \iir|Mult1~52_RESULTA_bus [18];
assign \iir|Mult1~71  = \iir|Mult1~52_RESULTA_bus [19];
assign \iir|Mult1~72  = \iir|Mult1~52_RESULTA_bus [20];
assign \iir|Mult1~73  = \iir|Mult1~52_RESULTA_bus [21];
assign \iir|Mult1~74  = \iir|Mult1~52_RESULTA_bus [22];
assign \iir|Mult1~75  = \iir|Mult1~52_RESULTA_bus [23];
assign \iir|Mult1~76  = \iir|Mult1~52_RESULTA_bus [24];
assign \iir|Mult1~77  = \iir|Mult1~52_RESULTA_bus [25];
assign \iir|Mult1~78  = \iir|Mult1~52_RESULTA_bus [26];
assign \iir|Mult1~79  = \iir|Mult1~52_RESULTA_bus [27];
assign \iir|Mult1~80  = \iir|Mult1~52_RESULTA_bus [28];
assign \iir|Mult1~81  = \iir|Mult1~52_RESULTA_bus [29];
assign \iir|Mult1~82  = \iir|Mult1~52_RESULTA_bus [30];
assign \iir|Mult1~83  = \iir|Mult1~52_RESULTA_bus [31];
assign \iir|Mult1~84  = \iir|Mult1~52_RESULTA_bus [32];
assign \iir|Mult1~85  = \iir|Mult1~52_RESULTA_bus [33];
assign \iir|Mult1~86  = \iir|Mult1~52_RESULTA_bus [34];
assign \iir|Mult1~87  = \iir|Mult1~52_RESULTA_bus [35];
assign \iir|Mult1~88  = \iir|Mult1~52_RESULTA_bus [36];
assign \iir|Mult1~89  = \iir|Mult1~52_RESULTA_bus [37];
assign \iir|Mult1~90  = \iir|Mult1~52_RESULTA_bus [38];
assign \iir|Mult1~91  = \iir|Mult1~52_RESULTA_bus [39];
assign \iir|Mult1~92  = \iir|Mult1~52_RESULTA_bus [40];
assign \iir|Mult1~93  = \iir|Mult1~52_RESULTA_bus [41];
assign \iir|Mult1~94  = \iir|Mult1~52_RESULTA_bus [42];
assign \iir|Mult1~95  = \iir|Mult1~52_RESULTA_bus [43];
assign \iir|Mult1~96  = \iir|Mult1~52_RESULTA_bus [44];
assign \iir|Mult1~97  = \iir|Mult1~52_RESULTA_bus [45];
assign \iir|Mult1~98  = \iir|Mult1~52_RESULTA_bus [46];
assign \iir|Mult1~99  = \iir|Mult1~52_RESULTA_bus [47];
assign \iir|Mult1~100  = \iir|Mult1~52_RESULTA_bus [48];
assign \iir|Mult1~101  = \iir|Mult1~52_RESULTA_bus [49];
assign \iir|Mult1~102  = \iir|Mult1~52_RESULTA_bus [50];
assign \iir|Mult1~103  = \iir|Mult1~52_RESULTA_bus [51];
assign \iir|Mult1~104  = \iir|Mult1~52_RESULTA_bus [52];
assign \iir|Mult1~105  = \iir|Mult1~52_RESULTA_bus [53];
assign \iir|Mult1~106  = \iir|Mult1~52_RESULTA_bus [54];
assign \iir|Mult1~107  = \iir|Mult1~52_RESULTA_bus [55];
assign \iir|Mult1~108  = \iir|Mult1~52_RESULTA_bus [56];
assign \iir|Mult1~109  = \iir|Mult1~52_RESULTA_bus [57];
assign \iir|Mult1~110  = \iir|Mult1~52_RESULTA_bus [58];
assign \iir|Mult1~111  = \iir|Mult1~52_RESULTA_bus [59];
assign \iir|Mult1~112  = \iir|Mult1~52_RESULTA_bus [60];
assign \iir|Mult1~113  = \iir|Mult1~52_RESULTA_bus [61];
assign \iir|Mult1~114  = \iir|Mult1~52_RESULTA_bus [62];
assign \iir|Mult1~115  = \iir|Mult1~52_RESULTA_bus [63];

assign \iir|Mult1~393_resulta  = \iir|Mult1~393_RESULTA_bus [0];
assign \iir|Mult1~394  = \iir|Mult1~393_RESULTA_bus [1];
assign \iir|Mult1~395  = \iir|Mult1~393_RESULTA_bus [2];
assign \iir|Mult1~396  = \iir|Mult1~393_RESULTA_bus [3];
assign \iir|Mult1~397  = \iir|Mult1~393_RESULTA_bus [4];
assign \iir|Mult1~398  = \iir|Mult1~393_RESULTA_bus [5];
assign \iir|Mult1~399  = \iir|Mult1~393_RESULTA_bus [6];
assign \iir|Mult1~400  = \iir|Mult1~393_RESULTA_bus [7];
assign \iir|Mult1~401  = \iir|Mult1~393_RESULTA_bus [8];
assign \iir|Mult1~402  = \iir|Mult1~393_RESULTA_bus [9];
assign \iir|Mult1~403  = \iir|Mult1~393_RESULTA_bus [10];
assign \iir|Mult1~404  = \iir|Mult1~393_RESULTA_bus [11];
assign \iir|Mult1~405  = \iir|Mult1~393_RESULTA_bus [12];
assign \iir|Mult1~406  = \iir|Mult1~393_RESULTA_bus [13];
assign \iir|Mult1~407  = \iir|Mult1~393_RESULTA_bus [14];
assign \iir|Mult1~408  = \iir|Mult1~393_RESULTA_bus [15];
assign \iir|Mult1~409  = \iir|Mult1~393_RESULTA_bus [16];
assign \iir|Mult1~410  = \iir|Mult1~393_RESULTA_bus [17];
assign \iir|Mult1~411  = \iir|Mult1~393_RESULTA_bus [18];
assign \iir|Mult1~412  = \iir|Mult1~393_RESULTA_bus [19];
assign \iir|Mult1~413  = \iir|Mult1~393_RESULTA_bus [20];
assign \iir|Mult1~414  = \iir|Mult1~393_RESULTA_bus [21];
assign \iir|Mult1~415  = \iir|Mult1~393_RESULTA_bus [22];
assign \iir|Mult1~416  = \iir|Mult1~393_RESULTA_bus [23];
assign \iir|Mult1~417  = \iir|Mult1~393_RESULTA_bus [24];
assign \iir|Mult1~418  = \iir|Mult1~393_RESULTA_bus [25];
assign \iir|Mult1~419  = \iir|Mult1~393_RESULTA_bus [26];
assign \iir|Mult1~420  = \iir|Mult1~393_RESULTA_bus [27];
assign \iir|Mult1~421  = \iir|Mult1~393_RESULTA_bus [28];
assign \iir|Mult1~422  = \iir|Mult1~393_RESULTA_bus [29];
assign \iir|Mult1~423  = \iir|Mult1~393_RESULTA_bus [30];
assign \iir|Mult1~424  = \iir|Mult1~393_RESULTA_bus [31];
assign \iir|Mult1~425  = \iir|Mult1~393_RESULTA_bus [32];
assign \iir|Mult1~426  = \iir|Mult1~393_RESULTA_bus [33];
assign \iir|Mult1~427  = \iir|Mult1~393_RESULTA_bus [34];
assign \iir|Mult1~428  = \iir|Mult1~393_RESULTA_bus [35];
assign \iir|Mult1~429  = \iir|Mult1~393_RESULTA_bus [36];
assign \iir|Mult1~430  = \iir|Mult1~393_RESULTA_bus [37];
assign \iir|Mult1~431  = \iir|Mult1~393_RESULTA_bus [38];
assign \iir|Mult1~432  = \iir|Mult1~393_RESULTA_bus [39];
assign \iir|Mult1~433  = \iir|Mult1~393_RESULTA_bus [40];
assign \iir|Mult1~434  = \iir|Mult1~393_RESULTA_bus [41];
assign \iir|Mult1~435  = \iir|Mult1~393_RESULTA_bus [42];
assign \iir|Mult1~436  = \iir|Mult1~393_RESULTA_bus [43];
assign \iir|Mult1~437  = \iir|Mult1~393_RESULTA_bus [44];
assign \iir|Mult1~438  = \iir|Mult1~393_RESULTA_bus [45];
assign \iir|Mult1~439  = \iir|Mult1~393_RESULTA_bus [46];
assign \iir|Mult1~440  = \iir|Mult1~393_RESULTA_bus [47];
assign \iir|Mult1~441  = \iir|Mult1~393_RESULTA_bus [48];
assign \iir|Mult1~442  = \iir|Mult1~393_RESULTA_bus [49];
assign \iir|Mult1~443  = \iir|Mult1~393_RESULTA_bus [50];
assign \iir|Mult1~444  = \iir|Mult1~393_RESULTA_bus [51];
assign \iir|Mult1~445  = \iir|Mult1~393_RESULTA_bus [52];
assign \iir|Mult1~446  = \iir|Mult1~393_RESULTA_bus [53];
assign \iir|Mult1~447  = \iir|Mult1~393_RESULTA_bus [54];
assign \iir|Mult1~448  = \iir|Mult1~393_RESULTA_bus [55];
assign \iir|Mult1~449  = \iir|Mult1~393_RESULTA_bus [56];
assign \iir|Mult1~450  = \iir|Mult1~393_RESULTA_bus [57];
assign \iir|Mult1~451  = \iir|Mult1~393_RESULTA_bus [58];
assign \iir|Mult1~452  = \iir|Mult1~393_RESULTA_bus [59];
assign \iir|Mult1~453  = \iir|Mult1~393_RESULTA_bus [60];
assign \iir|Mult1~454  = \iir|Mult1~393_RESULTA_bus [61];
assign \iir|Mult1~455  = \iir|Mult1~393_RESULTA_bus [62];
assign \iir|Mult1~456  = \iir|Mult1~393_RESULTA_bus [63];

assign \iir|Mult2~798_resulta  = \iir|Mult2~798_RESULTA_bus [0];
assign \iir|Mult2~799  = \iir|Mult2~798_RESULTA_bus [1];
assign \iir|Mult2~800  = \iir|Mult2~798_RESULTA_bus [2];
assign \iir|Mult2~801  = \iir|Mult2~798_RESULTA_bus [3];
assign \iir|Mult2~802  = \iir|Mult2~798_RESULTA_bus [4];
assign \iir|Mult2~803  = \iir|Mult2~798_RESULTA_bus [5];
assign \iir|Mult2~804  = \iir|Mult2~798_RESULTA_bus [6];
assign \iir|Mult2~805  = \iir|Mult2~798_RESULTA_bus [7];
assign \iir|Mult2~806  = \iir|Mult2~798_RESULTA_bus [8];
assign \iir|Mult2~807  = \iir|Mult2~798_RESULTA_bus [9];
assign \iir|Mult2~808  = \iir|Mult2~798_RESULTA_bus [10];
assign \iir|Mult2~809  = \iir|Mult2~798_RESULTA_bus [11];
assign \iir|Mult2~810  = \iir|Mult2~798_RESULTA_bus [12];
assign \iir|Mult2~811  = \iir|Mult2~798_RESULTA_bus [13];
assign \iir|Mult2~812  = \iir|Mult2~798_RESULTA_bus [14];
assign \iir|Mult2~813  = \iir|Mult2~798_RESULTA_bus [15];
assign \iir|mul_temp_2 [16] = \iir|Mult2~798_RESULTA_bus [16];
assign \iir|mul_temp_2 [17] = \iir|Mult2~798_RESULTA_bus [17];
assign \iir|Mult2~814  = \iir|Mult2~798_RESULTA_bus [18];
assign \iir|Mult2~815  = \iir|Mult2~798_RESULTA_bus [19];
assign \iir|Mult2~816  = \iir|Mult2~798_RESULTA_bus [20];
assign \iir|Mult2~817  = \iir|Mult2~798_RESULTA_bus [21];
assign \iir|Mult2~818  = \iir|Mult2~798_RESULTA_bus [22];
assign \iir|Mult2~819  = \iir|Mult2~798_RESULTA_bus [23];
assign \iir|Mult2~820  = \iir|Mult2~798_RESULTA_bus [24];
assign \iir|Mult2~821  = \iir|Mult2~798_RESULTA_bus [25];
assign \iir|Mult2~822  = \iir|Mult2~798_RESULTA_bus [26];
assign \iir|Mult2~823  = \iir|Mult2~798_RESULTA_bus [27];
assign \iir|Mult2~824  = \iir|Mult2~798_RESULTA_bus [28];
assign \iir|Mult2~825  = \iir|Mult2~798_RESULTA_bus [29];
assign \iir|Mult2~826  = \iir|Mult2~798_RESULTA_bus [30];
assign \iir|Mult2~827  = \iir|Mult2~798_RESULTA_bus [31];
assign \iir|Mult2~828  = \iir|Mult2~798_RESULTA_bus [32];
assign \iir|Mult2~829  = \iir|Mult2~798_RESULTA_bus [33];
assign \iir|Mult2~830  = \iir|Mult2~798_RESULTA_bus [34];
assign \iir|Mult2~831  = \iir|Mult2~798_RESULTA_bus [35];
assign \iir|Mult2~832  = \iir|Mult2~798_RESULTA_bus [36];
assign \iir|Mult2~833  = \iir|Mult2~798_RESULTA_bus [37];
assign \iir|Mult2~834  = \iir|Mult2~798_RESULTA_bus [38];
assign \iir|Mult2~835  = \iir|Mult2~798_RESULTA_bus [39];
assign \iir|Mult2~836  = \iir|Mult2~798_RESULTA_bus [40];
assign \iir|Mult2~837  = \iir|Mult2~798_RESULTA_bus [41];
assign \iir|Mult2~838  = \iir|Mult2~798_RESULTA_bus [42];
assign \iir|Mult2~839  = \iir|Mult2~798_RESULTA_bus [43];
assign \iir|Mult2~840  = \iir|Mult2~798_RESULTA_bus [44];
assign \iir|Mult2~841  = \iir|Mult2~798_RESULTA_bus [45];
assign \iir|Mult2~842  = \iir|Mult2~798_RESULTA_bus [46];
assign \iir|Mult2~843  = \iir|Mult2~798_RESULTA_bus [47];
assign \iir|Mult2~844  = \iir|Mult2~798_RESULTA_bus [48];
assign \iir|Mult2~845  = \iir|Mult2~798_RESULTA_bus [49];
assign \iir|Mult2~846  = \iir|Mult2~798_RESULTA_bus [50];
assign \iir|Mult2~847  = \iir|Mult2~798_RESULTA_bus [51];
assign \iir|Mult2~848  = \iir|Mult2~798_RESULTA_bus [52];
assign \iir|Mult2~849  = \iir|Mult2~798_RESULTA_bus [53];
assign \iir|Mult2~850  = \iir|Mult2~798_RESULTA_bus [54];
assign \iir|Mult2~851  = \iir|Mult2~798_RESULTA_bus [55];
assign \iir|Mult2~852  = \iir|Mult2~798_RESULTA_bus [56];
assign \iir|Mult2~853  = \iir|Mult2~798_RESULTA_bus [57];
assign \iir|Mult2~854  = \iir|Mult2~798_RESULTA_bus [58];
assign \iir|Mult2~855  = \iir|Mult2~798_RESULTA_bus [59];
assign \iir|Mult2~856  = \iir|Mult2~798_RESULTA_bus [60];
assign \iir|Mult2~857  = \iir|Mult2~798_RESULTA_bus [61];
assign \iir|Mult2~858  = \iir|Mult2~798_RESULTA_bus [62];
assign \iir|Mult2~859  = \iir|Mult2~798_RESULTA_bus [63];

assign \iir|Mult1~806_resulta  = \iir|Mult1~806_RESULTA_bus [0];
assign \iir|Mult1~807  = \iir|Mult1~806_RESULTA_bus [1];
assign \iir|Mult1~808  = \iir|Mult1~806_RESULTA_bus [2];
assign \iir|Mult1~809  = \iir|Mult1~806_RESULTA_bus [3];
assign \iir|Mult1~810  = \iir|Mult1~806_RESULTA_bus [4];
assign \iir|Mult1~811  = \iir|Mult1~806_RESULTA_bus [5];
assign \iir|Mult1~812  = \iir|Mult1~806_RESULTA_bus [6];
assign \iir|Mult1~813  = \iir|Mult1~806_RESULTA_bus [7];
assign \iir|Mult1~814  = \iir|Mult1~806_RESULTA_bus [8];
assign \iir|Mult1~815  = \iir|Mult1~806_RESULTA_bus [9];
assign \iir|Mult1~816  = \iir|Mult1~806_RESULTA_bus [10];
assign \iir|Mult1~817  = \iir|Mult1~806_RESULTA_bus [11];
assign \iir|Mult1~818  = \iir|Mult1~806_RESULTA_bus [12];
assign \iir|Mult1~819  = \iir|Mult1~806_RESULTA_bus [13];
assign \iir|Mult1~820  = \iir|Mult1~806_RESULTA_bus [14];
assign \iir|Mult1~821  = \iir|Mult1~806_RESULTA_bus [15];
assign \iir|mul_temp_1 [16] = \iir|Mult1~806_RESULTA_bus [16];
assign \iir|mul_temp_1 [17] = \iir|Mult1~806_RESULTA_bus [17];
assign \iir|Mult1~822  = \iir|Mult1~806_RESULTA_bus [18];
assign \iir|Mult1~823  = \iir|Mult1~806_RESULTA_bus [19];
assign \iir|Mult1~824  = \iir|Mult1~806_RESULTA_bus [20];
assign \iir|Mult1~825  = \iir|Mult1~806_RESULTA_bus [21];
assign \iir|Mult1~826  = \iir|Mult1~806_RESULTA_bus [22];
assign \iir|Mult1~827  = \iir|Mult1~806_RESULTA_bus [23];
assign \iir|Mult1~828  = \iir|Mult1~806_RESULTA_bus [24];
assign \iir|Mult1~829  = \iir|Mult1~806_RESULTA_bus [25];
assign \iir|Mult1~830  = \iir|Mult1~806_RESULTA_bus [26];
assign \iir|Mult1~831  = \iir|Mult1~806_RESULTA_bus [27];
assign \iir|Mult1~832  = \iir|Mult1~806_RESULTA_bus [28];
assign \iir|Mult1~833  = \iir|Mult1~806_RESULTA_bus [29];
assign \iir|Mult1~834  = \iir|Mult1~806_RESULTA_bus [30];
assign \iir|Mult1~835  = \iir|Mult1~806_RESULTA_bus [31];
assign \iir|Mult1~836  = \iir|Mult1~806_RESULTA_bus [32];
assign \iir|Mult1~837  = \iir|Mult1~806_RESULTA_bus [33];
assign \iir|Mult1~838  = \iir|Mult1~806_RESULTA_bus [34];
assign \iir|Mult1~839  = \iir|Mult1~806_RESULTA_bus [35];
assign \iir|Mult1~840  = \iir|Mult1~806_RESULTA_bus [36];
assign \iir|Mult1~841  = \iir|Mult1~806_RESULTA_bus [37];
assign \iir|Mult1~842  = \iir|Mult1~806_RESULTA_bus [38];
assign \iir|Mult1~843  = \iir|Mult1~806_RESULTA_bus [39];
assign \iir|Mult1~844  = \iir|Mult1~806_RESULTA_bus [40];
assign \iir|Mult1~845  = \iir|Mult1~806_RESULTA_bus [41];
assign \iir|Mult1~846  = \iir|Mult1~806_RESULTA_bus [42];
assign \iir|Mult1~847  = \iir|Mult1~806_RESULTA_bus [43];
assign \iir|Mult1~848  = \iir|Mult1~806_RESULTA_bus [44];
assign \iir|Mult1~849  = \iir|Mult1~806_RESULTA_bus [45];
assign \iir|Mult1~850  = \iir|Mult1~806_RESULTA_bus [46];
assign \iir|Mult1~851  = \iir|Mult1~806_RESULTA_bus [47];
assign \iir|Mult1~852  = \iir|Mult1~806_RESULTA_bus [48];
assign \iir|Mult1~853  = \iir|Mult1~806_RESULTA_bus [49];
assign \iir|Mult1~854  = \iir|Mult1~806_RESULTA_bus [50];
assign \iir|Mult1~855  = \iir|Mult1~806_RESULTA_bus [51];
assign \iir|Mult1~856  = \iir|Mult1~806_RESULTA_bus [52];
assign \iir|Mult1~857  = \iir|Mult1~806_RESULTA_bus [53];
assign \iir|Mult1~858  = \iir|Mult1~806_RESULTA_bus [54];
assign \iir|Mult1~859  = \iir|Mult1~806_RESULTA_bus [55];
assign \iir|Mult1~860  = \iir|Mult1~806_RESULTA_bus [56];
assign \iir|Mult1~861  = \iir|Mult1~806_RESULTA_bus [57];
assign \iir|Mult1~862  = \iir|Mult1~806_RESULTA_bus [58];
assign \iir|Mult1~863  = \iir|Mult1~806_RESULTA_bus [59];
assign \iir|Mult1~864  = \iir|Mult1~806_RESULTA_bus [60];
assign \iir|Mult1~865  = \iir|Mult1~806_RESULTA_bus [61];
assign \iir|Mult1~866  = \iir|Mult1~806_RESULTA_bus [62];
assign \iir|Mult1~867  = \iir|Mult1~806_RESULTA_bus [63];

// Location: FF_X3_Y2_N50
dffeas \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|trigger_out_ff (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|trigger_out_ff~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|trigger_out_ff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|trigger_out_ff .is_wysiwyg = "true";
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|trigger_out_ff .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y2_N53
dffeas \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff .is_wysiwyg = "true";
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N48
cyclonev_lcell_comb \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|trigger_out_ff~0 (
	.dataa(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [0]),
	.datab(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|state_status[2]~0_combout ),
	.datac(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff~q ),
	.datad(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|trigger_out_ff~q ),
	.datae(gnd),
	.dataf(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|trigger_out_ff~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|trigger_out_ff~0 .extended_lut = "off";
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|trigger_out_ff~0 .lut_mask = 64'h2C3D2C3D3C3C3C3C;
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|trigger_out_ff~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N51
cyclonev_lcell_comb \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs [0]),
	.datad(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff~q ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff~0 .extended_lut = "off";
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff~0 .lut_mask = 64'h00FF00FFF0F0F0F0;
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y5_N24
cyclonev_lcell_comb \Digital_filter_stp|acq_data_in_reg[36]~feeder (
// Equation(s):
// \Digital_filter_stp|acq_data_in_reg[36]~feeder_combout  = ( \~QIC_CREATED_GND~I_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\~QIC_CREATED_GND~I_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Digital_filter_stp|acq_data_in_reg[36]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Digital_filter_stp|acq_data_in_reg[36]~feeder .extended_lut = "off";
defparam \Digital_filter_stp|acq_data_in_reg[36]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Digital_filter_stp|acq_data_in_reg[36]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y5_N30
cyclonev_lcell_comb \Digital_filter_stp|acq_data_in_reg[39]~feeder (
// Equation(s):
// \Digital_filter_stp|acq_data_in_reg[39]~feeder_combout  = ( \~QIC_CREATED_GND~I_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\~QIC_CREATED_GND~I_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Digital_filter_stp|acq_data_in_reg[39]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Digital_filter_stp|acq_data_in_reg[39]~feeder .extended_lut = "off";
defparam \Digital_filter_stp|acq_data_in_reg[39]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Digital_filter_stp|acq_data_in_reg[39]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y5_N33
cyclonev_lcell_comb \Digital_filter_stp|acq_data_in_reg[37]~feeder (
// Equation(s):
// \Digital_filter_stp|acq_data_in_reg[37]~feeder_combout  = ( \~QIC_CREATED_GND~I_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\~QIC_CREATED_GND~I_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Digital_filter_stp|acq_data_in_reg[37]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Digital_filter_stp|acq_data_in_reg[37]~feeder .extended_lut = "off";
defparam \Digital_filter_stp|acq_data_in_reg[37]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Digital_filter_stp|acq_data_in_reg[37]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y5_N12
cyclonev_lcell_comb \Digital_filter_stp|acq_data_in_reg[27]~feeder (
// Equation(s):
// \Digital_filter_stp|acq_data_in_reg[27]~feeder_combout  = ( \~QIC_CREATED_GND~I_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\~QIC_CREATED_GND~I_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Digital_filter_stp|acq_data_in_reg[27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Digital_filter_stp|acq_data_in_reg[27]~feeder .extended_lut = "off";
defparam \Digital_filter_stp|acq_data_in_reg[27]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Digital_filter_stp|acq_data_in_reg[27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y5_N42
cyclonev_lcell_comb \Digital_filter_stp|acq_data_in_reg[73]~feeder (
// Equation(s):
// \Digital_filter_stp|acq_data_in_reg[73]~feeder_combout  = ( \~QIC_CREATED_GND~I_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\~QIC_CREATED_GND~I_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Digital_filter_stp|acq_data_in_reg[73]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Digital_filter_stp|acq_data_in_reg[73]~feeder .extended_lut = "off";
defparam \Digital_filter_stp|acq_data_in_reg[73]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Digital_filter_stp|acq_data_in_reg[73]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y5_N51
cyclonev_lcell_comb \Digital_filter_stp|acq_data_in_reg[57]~feeder (
// Equation(s):
// \Digital_filter_stp|acq_data_in_reg[57]~feeder_combout  = ( \~QIC_CREATED_GND~I_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\~QIC_CREATED_GND~I_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Digital_filter_stp|acq_data_in_reg[57]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Digital_filter_stp|acq_data_in_reg[57]~feeder .extended_lut = "off";
defparam \Digital_filter_stp|acq_data_in_reg[57]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Digital_filter_stp|acq_data_in_reg[57]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y5_N57
cyclonev_lcell_comb \Digital_filter_stp|acq_data_in_reg[58]~feeder (
// Equation(s):
// \Digital_filter_stp|acq_data_in_reg[58]~feeder_combout  = ( \~QIC_CREATED_GND~I_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\~QIC_CREATED_GND~I_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Digital_filter_stp|acq_data_in_reg[58]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Digital_filter_stp|acq_data_in_reg[58]~feeder .extended_lut = "off";
defparam \Digital_filter_stp|acq_data_in_reg[58]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Digital_filter_stp|acq_data_in_reg[58]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y5_N21
cyclonev_lcell_comb \Digital_filter_stp|acq_data_in_reg[29]~feeder (
// Equation(s):
// \Digital_filter_stp|acq_data_in_reg[29]~feeder_combout  = ( \~QIC_CREATED_GND~I_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\~QIC_CREATED_GND~I_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Digital_filter_stp|acq_data_in_reg[29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Digital_filter_stp|acq_data_in_reg[29]~feeder .extended_lut = "off";
defparam \Digital_filter_stp|acq_data_in_reg[29]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Digital_filter_stp|acq_data_in_reg[29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y5_N0
cyclonev_lcell_comb \Digital_filter_stp|acq_data_in_reg[16]~feeder (
// Equation(s):
// \Digital_filter_stp|acq_data_in_reg[16]~feeder_combout  = ( \~QIC_CREATED_GND~I_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\~QIC_CREATED_GND~I_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Digital_filter_stp|acq_data_in_reg[16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Digital_filter_stp|acq_data_in_reg[16]~feeder .extended_lut = "off";
defparam \Digital_filter_stp|acq_data_in_reg[16]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Digital_filter_stp|acq_data_in_reg[16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y5_N45
cyclonev_lcell_comb \Digital_filter_stp|acq_data_in_reg[50]~feeder (
// Equation(s):
// \Digital_filter_stp|acq_data_in_reg[50]~feeder_combout  = ( \~QIC_CREATED_GND~I_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\~QIC_CREATED_GND~I_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Digital_filter_stp|acq_data_in_reg[50]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Digital_filter_stp|acq_data_in_reg[50]~feeder .extended_lut = "off";
defparam \Digital_filter_stp|acq_data_in_reg[50]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Digital_filter_stp|acq_data_in_reg[50]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y5_N3
cyclonev_lcell_comb \Digital_filter_stp|acq_data_in_reg[7]~feeder (
// Equation(s):
// \Digital_filter_stp|acq_data_in_reg[7]~feeder_combout  = ( \~QIC_CREATED_GND~I_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\~QIC_CREATED_GND~I_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Digital_filter_stp|acq_data_in_reg[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Digital_filter_stp|acq_data_in_reg[7]~feeder .extended_lut = "off";
defparam \Digital_filter_stp|acq_data_in_reg[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Digital_filter_stp|acq_data_in_reg[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y5_N9
cyclonev_lcell_comb \Digital_filter_stp|acq_data_in_reg[13]~feeder (
// Equation(s):
// \Digital_filter_stp|acq_data_in_reg[13]~feeder_combout  = ( \~QIC_CREATED_GND~I_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\~QIC_CREATED_GND~I_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Digital_filter_stp|acq_data_in_reg[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Digital_filter_stp|acq_data_in_reg[13]~feeder .extended_lut = "off";
defparam \Digital_filter_stp|acq_data_in_reg[13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Digital_filter_stp|acq_data_in_reg[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y5_N39
cyclonev_lcell_comb \Digital_filter_stp|acq_data_in_reg[38]~feeder (
// Equation(s):
// \Digital_filter_stp|acq_data_in_reg[38]~feeder_combout  = ( \~QIC_CREATED_GND~I_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\~QIC_CREATED_GND~I_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Digital_filter_stp|acq_data_in_reg[38]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Digital_filter_stp|acq_data_in_reg[38]~feeder .extended_lut = "off";
defparam \Digital_filter_stp|acq_data_in_reg[38]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Digital_filter_stp|acq_data_in_reg[38]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y5_N18
cyclonev_lcell_comb \Digital_filter_stp|acq_data_in_reg[53]~feeder (
// Equation(s):
// \Digital_filter_stp|acq_data_in_reg[53]~feeder_combout  = ( \~QIC_CREATED_GND~I_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\~QIC_CREATED_GND~I_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Digital_filter_stp|acq_data_in_reg[53]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Digital_filter_stp|acq_data_in_reg[53]~feeder .extended_lut = "off";
defparam \Digital_filter_stp|acq_data_in_reg[53]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Digital_filter_stp|acq_data_in_reg[53]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y6_N24
cyclonev_lcell_comb \Digital_filter_stp|acq_data_in_reg[74]~feeder (
// Equation(s):
// \Digital_filter_stp|acq_data_in_reg[74]~feeder_combout  = ( \~QIC_CREATED_GND~I_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\~QIC_CREATED_GND~I_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Digital_filter_stp|acq_data_in_reg[74]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Digital_filter_stp|acq_data_in_reg[74]~feeder .extended_lut = "off";
defparam \Digital_filter_stp|acq_data_in_reg[74]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Digital_filter_stp|acq_data_in_reg[74]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y6_N27
cyclonev_lcell_comb \Digital_filter_stp|acq_data_in_reg[33]~feeder (
// Equation(s):
// \Digital_filter_stp|acq_data_in_reg[33]~feeder_combout  = ( \~QIC_CREATED_GND~I_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\~QIC_CREATED_GND~I_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Digital_filter_stp|acq_data_in_reg[33]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Digital_filter_stp|acq_data_in_reg[33]~feeder .extended_lut = "off";
defparam \Digital_filter_stp|acq_data_in_reg[33]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Digital_filter_stp|acq_data_in_reg[33]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y6_N3
cyclonev_lcell_comb \Digital_filter_stp|acq_data_in_reg[24]~feeder (
// Equation(s):
// \Digital_filter_stp|acq_data_in_reg[24]~feeder_combout  = ( \~QIC_CREATED_GND~I_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\~QIC_CREATED_GND~I_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Digital_filter_stp|acq_data_in_reg[24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Digital_filter_stp|acq_data_in_reg[24]~feeder .extended_lut = "off";
defparam \Digital_filter_stp|acq_data_in_reg[24]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Digital_filter_stp|acq_data_in_reg[24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y6_N30
cyclonev_lcell_comb \Digital_filter_stp|acq_data_in_reg[34]~feeder (
// Equation(s):
// \Digital_filter_stp|acq_data_in_reg[34]~feeder_combout  = ( \~QIC_CREATED_GND~I_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\~QIC_CREATED_GND~I_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Digital_filter_stp|acq_data_in_reg[34]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Digital_filter_stp|acq_data_in_reg[34]~feeder .extended_lut = "off";
defparam \Digital_filter_stp|acq_data_in_reg[34]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Digital_filter_stp|acq_data_in_reg[34]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y6_N33
cyclonev_lcell_comb \Digital_filter_stp|acq_data_in_reg[35]~feeder (
// Equation(s):
// \Digital_filter_stp|acq_data_in_reg[35]~feeder_combout  = ( \~QIC_CREATED_GND~I_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\~QIC_CREATED_GND~I_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Digital_filter_stp|acq_data_in_reg[35]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Digital_filter_stp|acq_data_in_reg[35]~feeder .extended_lut = "off";
defparam \Digital_filter_stp|acq_data_in_reg[35]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Digital_filter_stp|acq_data_in_reg[35]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y6_N6
cyclonev_lcell_comb \Digital_filter_stp|acq_data_in_reg[8]~feeder (
// Equation(s):
// \Digital_filter_stp|acq_data_in_reg[8]~feeder_combout  = ( \~QIC_CREATED_GND~I_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\~QIC_CREATED_GND~I_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Digital_filter_stp|acq_data_in_reg[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Digital_filter_stp|acq_data_in_reg[8]~feeder .extended_lut = "off";
defparam \Digital_filter_stp|acq_data_in_reg[8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Digital_filter_stp|acq_data_in_reg[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y6_N36
cyclonev_lcell_comb \Digital_filter_stp|acq_data_in_reg[45]~feeder (
// Equation(s):
// \Digital_filter_stp|acq_data_in_reg[45]~feeder_combout  = \~QIC_CREATED_GND~I_combout 

	.dataa(gnd),
	.datab(!\~QIC_CREATED_GND~I_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Digital_filter_stp|acq_data_in_reg[45]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Digital_filter_stp|acq_data_in_reg[45]~feeder .extended_lut = "off";
defparam \Digital_filter_stp|acq_data_in_reg[45]~feeder .lut_mask = 64'h3333333333333333;
defparam \Digital_filter_stp|acq_data_in_reg[45]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y6_N9
cyclonev_lcell_comb \Digital_filter_stp|acq_data_in_reg[76]~feeder (
// Equation(s):
// \Digital_filter_stp|acq_data_in_reg[76]~feeder_combout  = ( \~QIC_CREATED_GND~I_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\~QIC_CREATED_GND~I_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Digital_filter_stp|acq_data_in_reg[76]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Digital_filter_stp|acq_data_in_reg[76]~feeder .extended_lut = "off";
defparam \Digital_filter_stp|acq_data_in_reg[76]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Digital_filter_stp|acq_data_in_reg[76]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y6_N39
cyclonev_lcell_comb \Digital_filter_stp|acq_data_in_reg[70]~feeder (
// Equation(s):
// \Digital_filter_stp|acq_data_in_reg[70]~feeder_combout  = ( \~QIC_CREATED_GND~I_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\~QIC_CREATED_GND~I_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Digital_filter_stp|acq_data_in_reg[70]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Digital_filter_stp|acq_data_in_reg[70]~feeder .extended_lut = "off";
defparam \Digital_filter_stp|acq_data_in_reg[70]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Digital_filter_stp|acq_data_in_reg[70]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y6_N42
cyclonev_lcell_comb \Digital_filter_stp|acq_data_in_reg[51]~feeder (
// Equation(s):
// \Digital_filter_stp|acq_data_in_reg[51]~feeder_combout  = ( \~QIC_CREATED_GND~I_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\~QIC_CREATED_GND~I_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Digital_filter_stp|acq_data_in_reg[51]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Digital_filter_stp|acq_data_in_reg[51]~feeder .extended_lut = "off";
defparam \Digital_filter_stp|acq_data_in_reg[51]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Digital_filter_stp|acq_data_in_reg[51]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y6_N0
cyclonev_lcell_comb \Digital_filter_stp|acq_data_in_reg[1]~feeder (
// Equation(s):
// \Digital_filter_stp|acq_data_in_reg[1]~feeder_combout  = ( \~QIC_CREATED_GND~I_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\~QIC_CREATED_GND~I_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Digital_filter_stp|acq_data_in_reg[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Digital_filter_stp|acq_data_in_reg[1]~feeder .extended_lut = "off";
defparam \Digital_filter_stp|acq_data_in_reg[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Digital_filter_stp|acq_data_in_reg[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y6_N15
cyclonev_lcell_comb \Digital_filter_stp|acq_data_in_reg[30]~feeder (
// Equation(s):
// \Digital_filter_stp|acq_data_in_reg[30]~feeder_combout  = ( \~QIC_CREATED_GND~I_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\~QIC_CREATED_GND~I_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Digital_filter_stp|acq_data_in_reg[30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Digital_filter_stp|acq_data_in_reg[30]~feeder .extended_lut = "off";
defparam \Digital_filter_stp|acq_data_in_reg[30]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Digital_filter_stp|acq_data_in_reg[30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y6_N45
cyclonev_lcell_comb \Digital_filter_stp|acq_data_in_reg[79]~feeder (
// Equation(s):
// \Digital_filter_stp|acq_data_in_reg[79]~feeder_combout  = ( \~QIC_CREATED_GND~I_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\~QIC_CREATED_GND~I_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Digital_filter_stp|acq_data_in_reg[79]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Digital_filter_stp|acq_data_in_reg[79]~feeder .extended_lut = "off";
defparam \Digital_filter_stp|acq_data_in_reg[79]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Digital_filter_stp|acq_data_in_reg[79]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y6_N48
cyclonev_lcell_comb \Digital_filter_stp|acq_data_in_reg[63]~feeder (
// Equation(s):
// \Digital_filter_stp|acq_data_in_reg[63]~feeder_combout  = \~QIC_CREATED_GND~I_combout 

	.dataa(gnd),
	.datab(!\~QIC_CREATED_GND~I_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Digital_filter_stp|acq_data_in_reg[63]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Digital_filter_stp|acq_data_in_reg[63]~feeder .extended_lut = "off";
defparam \Digital_filter_stp|acq_data_in_reg[63]~feeder .lut_mask = 64'h3333333333333333;
defparam \Digital_filter_stp|acq_data_in_reg[63]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y6_N51
cyclonev_lcell_comb \Digital_filter_stp|acq_data_in_reg[66]~feeder (
// Equation(s):
// \Digital_filter_stp|acq_data_in_reg[66]~feeder_combout  = ( \~QIC_CREATED_GND~I_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\~QIC_CREATED_GND~I_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Digital_filter_stp|acq_data_in_reg[66]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Digital_filter_stp|acq_data_in_reg[66]~feeder .extended_lut = "off";
defparam \Digital_filter_stp|acq_data_in_reg[66]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Digital_filter_stp|acq_data_in_reg[66]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y6_N12
cyclonev_lcell_comb \Digital_filter_stp|acq_data_in_reg[21]~feeder (
// Equation(s):
// \Digital_filter_stp|acq_data_in_reg[21]~feeder_combout  = ( \~QIC_CREATED_GND~I_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\~QIC_CREATED_GND~I_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Digital_filter_stp|acq_data_in_reg[21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Digital_filter_stp|acq_data_in_reg[21]~feeder .extended_lut = "off";
defparam \Digital_filter_stp|acq_data_in_reg[21]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Digital_filter_stp|acq_data_in_reg[21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y6_N54
cyclonev_lcell_comb \Digital_filter_stp|acq_data_in_reg[67]~feeder (
// Equation(s):
// \Digital_filter_stp|acq_data_in_reg[67]~feeder_combout  = ( \~QIC_CREATED_GND~I_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\~QIC_CREATED_GND~I_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Digital_filter_stp|acq_data_in_reg[67]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Digital_filter_stp|acq_data_in_reg[67]~feeder .extended_lut = "off";
defparam \Digital_filter_stp|acq_data_in_reg[67]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Digital_filter_stp|acq_data_in_reg[67]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y6_N18
cyclonev_lcell_comb \Digital_filter_stp|acq_data_in_reg[26]~feeder (
// Equation(s):
// \Digital_filter_stp|acq_data_in_reg[26]~feeder_combout  = ( \~QIC_CREATED_GND~I_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\~QIC_CREATED_GND~I_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Digital_filter_stp|acq_data_in_reg[26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Digital_filter_stp|acq_data_in_reg[26]~feeder .extended_lut = "off";
defparam \Digital_filter_stp|acq_data_in_reg[26]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Digital_filter_stp|acq_data_in_reg[26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y6_N57
cyclonev_lcell_comb \Digital_filter_stp|acq_data_in_reg[77]~feeder (
// Equation(s):
// \Digital_filter_stp|acq_data_in_reg[77]~feeder_combout  = ( \~QIC_CREATED_GND~I_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\~QIC_CREATED_GND~I_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Digital_filter_stp|acq_data_in_reg[77]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Digital_filter_stp|acq_data_in_reg[77]~feeder .extended_lut = "off";
defparam \Digital_filter_stp|acq_data_in_reg[77]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Digital_filter_stp|acq_data_in_reg[77]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y6_N21
cyclonev_lcell_comb \Digital_filter_stp|acq_data_in_reg[81]~feeder (
// Equation(s):
// \Digital_filter_stp|acq_data_in_reg[81]~feeder_combout  = ( \~QIC_CREATED_GND~I_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\~QIC_CREATED_GND~I_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Digital_filter_stp|acq_data_in_reg[81]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Digital_filter_stp|acq_data_in_reg[81]~feeder .extended_lut = "off";
defparam \Digital_filter_stp|acq_data_in_reg[81]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Digital_filter_stp|acq_data_in_reg[81]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y6_N24
cyclonev_lcell_comb \Digital_filter_stp|acq_data_in_reg[42]~feeder (
// Equation(s):
// \Digital_filter_stp|acq_data_in_reg[42]~feeder_combout  = \~QIC_CREATED_GND~I_combout 

	.dataa(gnd),
	.datab(!\~QIC_CREATED_GND~I_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Digital_filter_stp|acq_data_in_reg[42]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Digital_filter_stp|acq_data_in_reg[42]~feeder .extended_lut = "off";
defparam \Digital_filter_stp|acq_data_in_reg[42]~feeder .lut_mask = 64'h3333333333333333;
defparam \Digital_filter_stp|acq_data_in_reg[42]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y6_N15
cyclonev_lcell_comb \Digital_filter_stp|acq_data_in_reg[83]~feeder (
// Equation(s):
// \Digital_filter_stp|acq_data_in_reg[83]~feeder_combout  = ( \~QIC_CREATED_GND~I_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\~QIC_CREATED_GND~I_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Digital_filter_stp|acq_data_in_reg[83]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Digital_filter_stp|acq_data_in_reg[83]~feeder .extended_lut = "off";
defparam \Digital_filter_stp|acq_data_in_reg[83]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Digital_filter_stp|acq_data_in_reg[83]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y6_N51
cyclonev_lcell_comb \Digital_filter_stp|acq_data_in_reg[46]~feeder (
// Equation(s):
// \Digital_filter_stp|acq_data_in_reg[46]~feeder_combout  = ( \~QIC_CREATED_GND~I_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\~QIC_CREATED_GND~I_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Digital_filter_stp|acq_data_in_reg[46]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Digital_filter_stp|acq_data_in_reg[46]~feeder .extended_lut = "off";
defparam \Digital_filter_stp|acq_data_in_reg[46]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Digital_filter_stp|acq_data_in_reg[46]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y6_N30
cyclonev_lcell_comb \Digital_filter_stp|acq_data_in_reg[75]~feeder (
// Equation(s):
// \Digital_filter_stp|acq_data_in_reg[75]~feeder_combout  = ( \~QIC_CREATED_GND~I_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\~QIC_CREATED_GND~I_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Digital_filter_stp|acq_data_in_reg[75]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Digital_filter_stp|acq_data_in_reg[75]~feeder .extended_lut = "off";
defparam \Digital_filter_stp|acq_data_in_reg[75]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Digital_filter_stp|acq_data_in_reg[75]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y6_N21
cyclonev_lcell_comb \Digital_filter_stp|acq_data_in_reg[10]~feeder (
// Equation(s):
// \Digital_filter_stp|acq_data_in_reg[10]~feeder_combout  = ( \~QIC_CREATED_GND~I_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\~QIC_CREATED_GND~I_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Digital_filter_stp|acq_data_in_reg[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Digital_filter_stp|acq_data_in_reg[10]~feeder .extended_lut = "off";
defparam \Digital_filter_stp|acq_data_in_reg[10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Digital_filter_stp|acq_data_in_reg[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y6_N48
cyclonev_lcell_comb \Digital_filter_stp|acq_data_in_reg[71]~feeder (
// Equation(s):
// \Digital_filter_stp|acq_data_in_reg[71]~feeder_combout  = ( \~QIC_CREATED_GND~I_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\~QIC_CREATED_GND~I_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Digital_filter_stp|acq_data_in_reg[71]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Digital_filter_stp|acq_data_in_reg[71]~feeder .extended_lut = "off";
defparam \Digital_filter_stp|acq_data_in_reg[71]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Digital_filter_stp|acq_data_in_reg[71]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y6_N39
cyclonev_lcell_comb \Digital_filter_stp|acq_data_in_reg[59]~feeder (
// Equation(s):
// \Digital_filter_stp|acq_data_in_reg[59]~feeder_combout  = ( \~QIC_CREATED_GND~I_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\~QIC_CREATED_GND~I_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Digital_filter_stp|acq_data_in_reg[59]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Digital_filter_stp|acq_data_in_reg[59]~feeder .extended_lut = "off";
defparam \Digital_filter_stp|acq_data_in_reg[59]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Digital_filter_stp|acq_data_in_reg[59]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y6_N0
cyclonev_lcell_comb \Digital_filter_stp|acq_data_in_reg[15]~feeder (
// Equation(s):
// \Digital_filter_stp|acq_data_in_reg[15]~feeder_combout  = ( \~QIC_CREATED_GND~I_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\~QIC_CREATED_GND~I_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Digital_filter_stp|acq_data_in_reg[15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Digital_filter_stp|acq_data_in_reg[15]~feeder .extended_lut = "off";
defparam \Digital_filter_stp|acq_data_in_reg[15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Digital_filter_stp|acq_data_in_reg[15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y6_N27
cyclonev_lcell_comb \Digital_filter_stp|acq_data_in_reg[18]~feeder (
// Equation(s):
// \Digital_filter_stp|acq_data_in_reg[18]~feeder_combout  = ( \~QIC_CREATED_GND~I_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\~QIC_CREATED_GND~I_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Digital_filter_stp|acq_data_in_reg[18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Digital_filter_stp|acq_data_in_reg[18]~feeder .extended_lut = "off";
defparam \Digital_filter_stp|acq_data_in_reg[18]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Digital_filter_stp|acq_data_in_reg[18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y6_N12
cyclonev_lcell_comb \Digital_filter_stp|acq_data_in_reg[9]~feeder (
// Equation(s):
// \Digital_filter_stp|acq_data_in_reg[9]~feeder_combout  = ( \~QIC_CREATED_GND~I_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\~QIC_CREATED_GND~I_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Digital_filter_stp|acq_data_in_reg[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Digital_filter_stp|acq_data_in_reg[9]~feeder .extended_lut = "off";
defparam \Digital_filter_stp|acq_data_in_reg[9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Digital_filter_stp|acq_data_in_reg[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y6_N42
cyclonev_lcell_comb \Digital_filter_stp|acq_data_in_reg[87]~feeder (
// Equation(s):
// \Digital_filter_stp|acq_data_in_reg[87]~feeder_combout  = ( \~QIC_CREATED_GND~I_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\~QIC_CREATED_GND~I_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Digital_filter_stp|acq_data_in_reg[87]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Digital_filter_stp|acq_data_in_reg[87]~feeder .extended_lut = "off";
defparam \Digital_filter_stp|acq_data_in_reg[87]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Digital_filter_stp|acq_data_in_reg[87]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y6_N6
cyclonev_lcell_comb \Digital_filter_stp|acq_data_in_reg[62]~feeder (
// Equation(s):
// \Digital_filter_stp|acq_data_in_reg[62]~feeder_combout  = ( \~QIC_CREATED_GND~I_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\~QIC_CREATED_GND~I_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Digital_filter_stp|acq_data_in_reg[62]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Digital_filter_stp|acq_data_in_reg[62]~feeder .extended_lut = "off";
defparam \Digital_filter_stp|acq_data_in_reg[62]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Digital_filter_stp|acq_data_in_reg[62]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y6_N9
cyclonev_lcell_comb \Digital_filter_stp|acq_data_in_reg[6]~feeder (
// Equation(s):
// \Digital_filter_stp|acq_data_in_reg[6]~feeder_combout  = ( \~QIC_CREATED_GND~I_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\~QIC_CREATED_GND~I_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Digital_filter_stp|acq_data_in_reg[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Digital_filter_stp|acq_data_in_reg[6]~feeder .extended_lut = "off";
defparam \Digital_filter_stp|acq_data_in_reg[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Digital_filter_stp|acq_data_in_reg[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y6_N18
cyclonev_lcell_comb \Digital_filter_stp|acq_data_in_reg[68]~feeder (
// Equation(s):
// \Digital_filter_stp|acq_data_in_reg[68]~feeder_combout  = ( \~QIC_CREATED_GND~I_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\~QIC_CREATED_GND~I_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Digital_filter_stp|acq_data_in_reg[68]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Digital_filter_stp|acq_data_in_reg[68]~feeder .extended_lut = "off";
defparam \Digital_filter_stp|acq_data_in_reg[68]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Digital_filter_stp|acq_data_in_reg[68]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y6_N3
cyclonev_lcell_comb \Digital_filter_stp|acq_data_in_reg[5]~feeder (
// Equation(s):
// \Digital_filter_stp|acq_data_in_reg[5]~feeder_combout  = ( \~QIC_CREATED_GND~I_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\~QIC_CREATED_GND~I_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Digital_filter_stp|acq_data_in_reg[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Digital_filter_stp|acq_data_in_reg[5]~feeder .extended_lut = "off";
defparam \Digital_filter_stp|acq_data_in_reg[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Digital_filter_stp|acq_data_in_reg[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y6_N57
cyclonev_lcell_comb \Digital_filter_stp|acq_data_in_reg[61]~feeder (
// Equation(s):
// \Digital_filter_stp|acq_data_in_reg[61]~feeder_combout  = ( \~QIC_CREATED_GND~I_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\~QIC_CREATED_GND~I_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Digital_filter_stp|acq_data_in_reg[61]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Digital_filter_stp|acq_data_in_reg[61]~feeder .extended_lut = "off";
defparam \Digital_filter_stp|acq_data_in_reg[61]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Digital_filter_stp|acq_data_in_reg[61]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y6_N45
cyclonev_lcell_comb \Digital_filter_stp|acq_data_in_reg[32]~feeder (
// Equation(s):
// \Digital_filter_stp|acq_data_in_reg[32]~feeder_combout  = ( \~QIC_CREATED_GND~I_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\~QIC_CREATED_GND~I_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Digital_filter_stp|acq_data_in_reg[32]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Digital_filter_stp|acq_data_in_reg[32]~feeder .extended_lut = "off";
defparam \Digital_filter_stp|acq_data_in_reg[32]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Digital_filter_stp|acq_data_in_reg[32]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y6_N33
cyclonev_lcell_comb \Digital_filter_stp|acq_data_in_reg[17]~feeder (
// Equation(s):
// \Digital_filter_stp|acq_data_in_reg[17]~feeder_combout  = ( \~QIC_CREATED_GND~I_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\~QIC_CREATED_GND~I_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Digital_filter_stp|acq_data_in_reg[17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Digital_filter_stp|acq_data_in_reg[17]~feeder .extended_lut = "off";
defparam \Digital_filter_stp|acq_data_in_reg[17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Digital_filter_stp|acq_data_in_reg[17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y6_N36
cyclonev_lcell_comb \Digital_filter_stp|acq_data_in_reg[22]~feeder (
// Equation(s):
// \Digital_filter_stp|acq_data_in_reg[22]~feeder_combout  = ( \~QIC_CREATED_GND~I_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\~QIC_CREATED_GND~I_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Digital_filter_stp|acq_data_in_reg[22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Digital_filter_stp|acq_data_in_reg[22]~feeder .extended_lut = "off";
defparam \Digital_filter_stp|acq_data_in_reg[22]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Digital_filter_stp|acq_data_in_reg[22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y6_N54
cyclonev_lcell_comb \Digital_filter_stp|acq_data_in_reg[55]~feeder (
// Equation(s):
// \Digital_filter_stp|acq_data_in_reg[55]~feeder_combout  = ( \~QIC_CREATED_GND~I_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\~QIC_CREATED_GND~I_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Digital_filter_stp|acq_data_in_reg[55]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Digital_filter_stp|acq_data_in_reg[55]~feeder .extended_lut = "off";
defparam \Digital_filter_stp|acq_data_in_reg[55]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Digital_filter_stp|acq_data_in_reg[55]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N9
cyclonev_lcell_comb \Digital_filter_stp|acq_data_in_reg[4]~feeder (
// Equation(s):
// \Digital_filter_stp|acq_data_in_reg[4]~feeder_combout  = ( \~QIC_CREATED_GND~I_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\~QIC_CREATED_GND~I_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Digital_filter_stp|acq_data_in_reg[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Digital_filter_stp|acq_data_in_reg[4]~feeder .extended_lut = "off";
defparam \Digital_filter_stp|acq_data_in_reg[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Digital_filter_stp|acq_data_in_reg[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N24
cyclonev_lcell_comb \Digital_filter_stp|acq_data_in_reg[25]~feeder (
// Equation(s):
// \Digital_filter_stp|acq_data_in_reg[25]~feeder_combout  = ( \~QIC_CREATED_GND~I_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\~QIC_CREATED_GND~I_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Digital_filter_stp|acq_data_in_reg[25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Digital_filter_stp|acq_data_in_reg[25]~feeder .extended_lut = "off";
defparam \Digital_filter_stp|acq_data_in_reg[25]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Digital_filter_stp|acq_data_in_reg[25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N2
cyclonev_io_obuf \o_data_fir[0]~output (
	.i(\fir|o_fir_data [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_data_fir[0]),
	.obar());
// synopsys translate_off
defparam \o_data_fir[0]~output .bus_hold = "false";
defparam \o_data_fir[0]~output .open_drain_output = "false";
defparam \o_data_fir[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X8_Y0_N36
cyclonev_io_obuf \o_data_fir[1]~output (
	.i(\fir|o_fir_data [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_data_fir[1]),
	.obar());
// synopsys translate_off
defparam \o_data_fir[1]~output .bus_hold = "false";
defparam \o_data_fir[1]~output .open_drain_output = "false";
defparam \o_data_fir[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N42
cyclonev_io_obuf \o_data_fir[2]~output (
	.i(\fir|o_fir_data [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_data_fir[2]),
	.obar());
// synopsys translate_off
defparam \o_data_fir[2]~output .bus_hold = "false";
defparam \o_data_fir[2]~output .open_drain_output = "false";
defparam \o_data_fir[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y0_N2
cyclonev_io_obuf \o_data_fir[3]~output (
	.i(\fir|o_fir_data [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_data_fir[3]),
	.obar());
// synopsys translate_off
defparam \o_data_fir[3]~output .bus_hold = "false";
defparam \o_data_fir[3]~output .open_drain_output = "false";
defparam \o_data_fir[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y0_N36
cyclonev_io_obuf \o_data_fir[4]~output (
	.i(\fir|o_fir_data [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_data_fir[4]),
	.obar());
// synopsys translate_off
defparam \o_data_fir[4]~output .bus_hold = "false";
defparam \o_data_fir[4]~output .open_drain_output = "false";
defparam \o_data_fir[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N42
cyclonev_io_obuf \o_data_fir[5]~output (
	.i(\fir|o_fir_data [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_data_fir[5]),
	.obar());
// synopsys translate_off
defparam \o_data_fir[5]~output .bus_hold = "false";
defparam \o_data_fir[5]~output .open_drain_output = "false";
defparam \o_data_fir[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N53
cyclonev_io_obuf \o_data_fir[6]~output (
	.i(\fir|o_fir_data [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_data_fir[6]),
	.obar());
// synopsys translate_off
defparam \o_data_fir[6]~output .bus_hold = "false";
defparam \o_data_fir[6]~output .open_drain_output = "false";
defparam \o_data_fir[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N19
cyclonev_io_obuf \o_data_fir[7]~output (
	.i(\fir|o_fir_data [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_data_fir[7]),
	.obar());
// synopsys translate_off
defparam \o_data_fir[7]~output .bus_hold = "false";
defparam \o_data_fir[7]~output .open_drain_output = "false";
defparam \o_data_fir[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N53
cyclonev_io_obuf \o_data_fir[8]~output (
	.i(\fir|o_fir_data [8]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_data_fir[8]),
	.obar());
// synopsys translate_off
defparam \o_data_fir[8]~output .bus_hold = "false";
defparam \o_data_fir[8]~output .open_drain_output = "false";
defparam \o_data_fir[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y0_N19
cyclonev_io_obuf \o_data_fir[9]~output (
	.i(\fir|o_fir_data [9]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_data_fir[9]),
	.obar());
// synopsys translate_off
defparam \o_data_fir[9]~output .bus_hold = "false";
defparam \o_data_fir[9]~output .open_drain_output = "false";
defparam \o_data_fir[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N36
cyclonev_io_obuf \o_data_fir[10]~output (
	.i(\fir|o_fir_data [10]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_data_fir[10]),
	.obar());
// synopsys translate_off
defparam \o_data_fir[10]~output .bus_hold = "false";
defparam \o_data_fir[10]~output .open_drain_output = "false";
defparam \o_data_fir[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X2_Y0_N42
cyclonev_io_obuf \o_data_fir[11]~output (
	.i(\fir|o_fir_data [11]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_data_fir[11]),
	.obar());
// synopsys translate_off
defparam \o_data_fir[11]~output .bus_hold = "false";
defparam \o_data_fir[11]~output .open_drain_output = "false";
defparam \o_data_fir[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N36
cyclonev_io_obuf \o_data_fir[12]~output (
	.i(\fir|o_fir_data [12]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_data_fir[12]),
	.obar());
// synopsys translate_off
defparam \o_data_fir[12]~output .bus_hold = "false";
defparam \o_data_fir[12]~output .open_drain_output = "false";
defparam \o_data_fir[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X8_Y0_N53
cyclonev_io_obuf \o_data_fir[13]~output (
	.i(\fir|o_fir_data [13]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_data_fir[13]),
	.obar());
// synopsys translate_off
defparam \o_data_fir[13]~output .bus_hold = "false";
defparam \o_data_fir[13]~output .open_drain_output = "false";
defparam \o_data_fir[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y0_N53
cyclonev_io_obuf \o_data_fir[14]~output (
	.i(\fir|o_fir_data [14]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_data_fir[14]),
	.obar());
// synopsys translate_off
defparam \o_data_fir[14]~output .bus_hold = "false";
defparam \o_data_fir[14]~output .open_drain_output = "false";
defparam \o_data_fir[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X8_Y0_N2
cyclonev_io_obuf \o_data_fir[15]~output (
	.i(\fir|o_fir_data [15]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_data_fir[15]),
	.obar());
// synopsys translate_off
defparam \o_data_fir[15]~output .bus_hold = "false";
defparam \o_data_fir[15]~output .open_drain_output = "false";
defparam \o_data_fir[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N19
cyclonev_io_obuf \o_data_fir[16]~output (
	.i(\fir|o_fir_data [16]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_data_fir[16]),
	.obar());
// synopsys translate_off
defparam \o_data_fir[16]~output .bus_hold = "false";
defparam \o_data_fir[16]~output .open_drain_output = "false";
defparam \o_data_fir[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y0_N2
cyclonev_io_obuf \o_data_fir[17]~output (
	.i(\fir|o_fir_data [17]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_data_fir[17]),
	.obar());
// synopsys translate_off
defparam \o_data_fir[17]~output .bus_hold = "false";
defparam \o_data_fir[17]~output .open_drain_output = "false";
defparam \o_data_fir[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y0_N19
cyclonev_io_obuf \o_data_fir[18]~output (
	.i(\fir|o_fir_data [18]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_data_fir[18]),
	.obar());
// synopsys translate_off
defparam \o_data_fir[18]~output .bus_hold = "false";
defparam \o_data_fir[18]~output .open_drain_output = "false";
defparam \o_data_fir[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N36
cyclonev_io_obuf \o_data_fir[19]~output (
	.i(\fir|o_fir_data [19]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_data_fir[19]),
	.obar());
// synopsys translate_off
defparam \o_data_fir[19]~output .bus_hold = "false";
defparam \o_data_fir[19]~output .open_drain_output = "false";
defparam \o_data_fir[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N59
cyclonev_io_obuf \o_data_fir[20]~output (
	.i(\fir|o_fir_data [20]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_data_fir[20]),
	.obar());
// synopsys translate_off
defparam \o_data_fir[20]~output .bus_hold = "false";
defparam \o_data_fir[20]~output .open_drain_output = "false";
defparam \o_data_fir[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N53
cyclonev_io_obuf \o_data_fir[21]~output (
	.i(\fir|o_fir_data [21]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_data_fir[21]),
	.obar());
// synopsys translate_off
defparam \o_data_fir[21]~output .bus_hold = "false";
defparam \o_data_fir[21]~output .open_drain_output = "false";
defparam \o_data_fir[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N59
cyclonev_io_obuf \o_data_fir[22]~output (
	.i(\fir|o_fir_data [22]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_data_fir[22]),
	.obar());
// synopsys translate_off
defparam \o_data_fir[22]~output .bus_hold = "false";
defparam \o_data_fir[22]~output .open_drain_output = "false";
defparam \o_data_fir[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N42
cyclonev_io_obuf \o_data_fir[23]~output (
	.i(\fir|o_fir_data [23]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_data_fir[23]),
	.obar());
// synopsys translate_off
defparam \o_data_fir[23]~output .bus_hold = "false";
defparam \o_data_fir[23]~output .open_drain_output = "false";
defparam \o_data_fir[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N19
cyclonev_io_obuf \o_data_fir[24]~output (
	.i(\fir|o_fir_data [24]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_data_fir[24]),
	.obar());
// synopsys translate_off
defparam \o_data_fir[24]~output .bus_hold = "false";
defparam \o_data_fir[24]~output .open_drain_output = "false";
defparam \o_data_fir[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N76
cyclonev_io_obuf \o_data_fir[25]~output (
	.i(\fir|o_fir_data [25]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_data_fir[25]),
	.obar());
// synopsys translate_off
defparam \o_data_fir[25]~output .bus_hold = "false";
defparam \o_data_fir[25]~output .open_drain_output = "false";
defparam \o_data_fir[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N19
cyclonev_io_obuf \o_data_fir[26]~output (
	.i(\fir|o_fir_data [26]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_data_fir[26]),
	.obar());
// synopsys translate_off
defparam \o_data_fir[26]~output .bus_hold = "false";
defparam \o_data_fir[26]~output .open_drain_output = "false";
defparam \o_data_fir[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N93
cyclonev_io_obuf \o_data_fir[27]~output (
	.i(\fir|o_fir_data [27]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_data_fir[27]),
	.obar());
// synopsys translate_off
defparam \o_data_fir[27]~output .bus_hold = "false";
defparam \o_data_fir[27]~output .open_drain_output = "false";
defparam \o_data_fir[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N93
cyclonev_io_obuf \o_data_fir[28]~output (
	.i(\fir|o_fir_data [28]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_data_fir[28]),
	.obar());
// synopsys translate_off
defparam \o_data_fir[28]~output .bus_hold = "false";
defparam \o_data_fir[28]~output .open_drain_output = "false";
defparam \o_data_fir[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N76
cyclonev_io_obuf \o_data_fir[29]~output (
	.i(\fir|o_fir_data [29]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_data_fir[29]),
	.obar());
// synopsys translate_off
defparam \o_data_fir[29]~output .bus_hold = "false";
defparam \o_data_fir[29]~output .open_drain_output = "false";
defparam \o_data_fir[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N2
cyclonev_io_obuf \o_data_fir[30]~output (
	.i(\fir|o_fir_data [30]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_data_fir[30]),
	.obar());
// synopsys translate_off
defparam \o_data_fir[30]~output .bus_hold = "false";
defparam \o_data_fir[30]~output .open_drain_output = "false";
defparam \o_data_fir[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X8_Y0_N19
cyclonev_io_obuf \o_data_fir[31]~output (
	.i(\fir|o_fir_data [31]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_data_fir[31]),
	.obar());
// synopsys translate_off
defparam \o_data_fir[31]~output .bus_hold = "false";
defparam \o_data_fir[31]~output .open_drain_output = "false";
defparam \o_data_fir[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N53
cyclonev_io_obuf \o_data_iir[0]~output (
	.i(\iir|output_register [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_data_iir[0]),
	.obar());
// synopsys translate_off
defparam \o_data_iir[0]~output .bus_hold = "false";
defparam \o_data_iir[0]~output .open_drain_output = "false";
defparam \o_data_iir[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N53
cyclonev_io_obuf \o_data_iir[1]~output (
	.i(\iir|output_register [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_data_iir[1]),
	.obar());
// synopsys translate_off
defparam \o_data_iir[1]~output .bus_hold = "false";
defparam \o_data_iir[1]~output .open_drain_output = "false";
defparam \o_data_iir[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N53
cyclonev_io_obuf \o_data_iir[2]~output (
	.i(\iir|output_register [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_data_iir[2]),
	.obar());
// synopsys translate_off
defparam \o_data_iir[2]~output .bus_hold = "false";
defparam \o_data_iir[2]~output .open_drain_output = "false";
defparam \o_data_iir[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N2
cyclonev_io_obuf \o_data_iir[3]~output (
	.i(\iir|output_register [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_data_iir[3]),
	.obar());
// synopsys translate_off
defparam \o_data_iir[3]~output .bus_hold = "false";
defparam \o_data_iir[3]~output .open_drain_output = "false";
defparam \o_data_iir[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N2
cyclonev_io_obuf \o_data_iir[4]~output (
	.i(\iir|output_register [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_data_iir[4]),
	.obar());
// synopsys translate_off
defparam \o_data_iir[4]~output .bus_hold = "false";
defparam \o_data_iir[4]~output .open_drain_output = "false";
defparam \o_data_iir[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N53
cyclonev_io_obuf \o_data_iir[5]~output (
	.i(\iir|output_register [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_data_iir[5]),
	.obar());
// synopsys translate_off
defparam \o_data_iir[5]~output .bus_hold = "false";
defparam \o_data_iir[5]~output .open_drain_output = "false";
defparam \o_data_iir[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N53
cyclonev_io_obuf \o_data_iir[6]~output (
	.i(\iir|output_register [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_data_iir[6]),
	.obar());
// synopsys translate_off
defparam \o_data_iir[6]~output .bus_hold = "false";
defparam \o_data_iir[6]~output .open_drain_output = "false";
defparam \o_data_iir[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N2
cyclonev_io_obuf \o_data_iir[7]~output (
	.i(\iir|output_register [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_data_iir[7]),
	.obar());
// synopsys translate_off
defparam \o_data_iir[7]~output .bus_hold = "false";
defparam \o_data_iir[7]~output .open_drain_output = "false";
defparam \o_data_iir[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N2
cyclonev_io_obuf \o_data_iir[8]~output (
	.i(\iir|output_register [8]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_data_iir[8]),
	.obar());
// synopsys translate_off
defparam \o_data_iir[8]~output .bus_hold = "false";
defparam \o_data_iir[8]~output .open_drain_output = "false";
defparam \o_data_iir[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N53
cyclonev_io_obuf \o_data_iir[9]~output (
	.i(\iir|output_register [9]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_data_iir[9]),
	.obar());
// synopsys translate_off
defparam \o_data_iir[9]~output .bus_hold = "false";
defparam \o_data_iir[9]~output .open_drain_output = "false";
defparam \o_data_iir[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N19
cyclonev_io_obuf \o_data_iir[10]~output (
	.i(\iir|output_register [10]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_data_iir[10]),
	.obar());
// synopsys translate_off
defparam \o_data_iir[10]~output .bus_hold = "false";
defparam \o_data_iir[10]~output .open_drain_output = "false";
defparam \o_data_iir[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N36
cyclonev_io_obuf \o_data_iir[11]~output (
	.i(\iir|output_register [11]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_data_iir[11]),
	.obar());
// synopsys translate_off
defparam \o_data_iir[11]~output .bus_hold = "false";
defparam \o_data_iir[11]~output .open_drain_output = "false";
defparam \o_data_iir[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N53
cyclonev_io_obuf \o_data_iir[12]~output (
	.i(\iir|output_register [12]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_data_iir[12]),
	.obar());
// synopsys translate_off
defparam \o_data_iir[12]~output .bus_hold = "false";
defparam \o_data_iir[12]~output .open_drain_output = "false";
defparam \o_data_iir[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N19
cyclonev_io_obuf \o_data_iir[13]~output (
	.i(\iir|output_register [13]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_data_iir[13]),
	.obar());
// synopsys translate_off
defparam \o_data_iir[13]~output .bus_hold = "false";
defparam \o_data_iir[13]~output .open_drain_output = "false";
defparam \o_data_iir[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N19
cyclonev_io_obuf \o_data_iir[14]~output (
	.i(\iir|output_register [14]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_data_iir[14]),
	.obar());
// synopsys translate_off
defparam \o_data_iir[14]~output .bus_hold = "false";
defparam \o_data_iir[14]~output .open_drain_output = "false";
defparam \o_data_iir[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N19
cyclonev_io_obuf \o_data_iir[15]~output (
	.i(\iir|output_register [15]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_data_iir[15]),
	.obar());
// synopsys translate_off
defparam \o_data_iir[15]~output .bus_hold = "false";
defparam \o_data_iir[15]~output .open_drain_output = "false";
defparam \o_data_iir[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N93
cyclonev_io_obuf \o_data_iir[16]~output (
	.i(\iir|output_register [16]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_data_iir[16]),
	.obar());
// synopsys translate_off
defparam \o_data_iir[16]~output .bus_hold = "false";
defparam \o_data_iir[16]~output .open_drain_output = "false";
defparam \o_data_iir[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N2
cyclonev_io_obuf \o_data_iir[17]~output (
	.i(\iir|output_register [17]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_data_iir[17]),
	.obar());
// synopsys translate_off
defparam \o_data_iir[17]~output .bus_hold = "false";
defparam \o_data_iir[17]~output .open_drain_output = "false";
defparam \o_data_iir[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N19
cyclonev_io_obuf \o_data_iir[18]~output (
	.i(\iir|output_register [18]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_data_iir[18]),
	.obar());
// synopsys translate_off
defparam \o_data_iir[18]~output .bus_hold = "false";
defparam \o_data_iir[18]~output .open_drain_output = "false";
defparam \o_data_iir[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X76_Y0_N2
cyclonev_io_obuf \o_data_iir[19]~output (
	.i(\iir|output_register [19]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_data_iir[19]),
	.obar());
// synopsys translate_off
defparam \o_data_iir[19]~output .bus_hold = "false";
defparam \o_data_iir[19]~output .open_drain_output = "false";
defparam \o_data_iir[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N42
cyclonev_io_obuf \o_data_iir[20]~output (
	.i(\iir|output_register [20]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_data_iir[20]),
	.obar());
// synopsys translate_off
defparam \o_data_iir[20]~output .bus_hold = "false";
defparam \o_data_iir[20]~output .open_drain_output = "false";
defparam \o_data_iir[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N53
cyclonev_io_obuf \o_data_iir[21]~output (
	.i(\iir|output_register [21]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_data_iir[21]),
	.obar());
// synopsys translate_off
defparam \o_data_iir[21]~output .bus_hold = "false";
defparam \o_data_iir[21]~output .open_drain_output = "false";
defparam \o_data_iir[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N19
cyclonev_io_obuf \o_data_iir[22]~output (
	.i(\iir|output_register [22]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_data_iir[22]),
	.obar());
// synopsys translate_off
defparam \o_data_iir[22]~output .bus_hold = "false";
defparam \o_data_iir[22]~output .open_drain_output = "false";
defparam \o_data_iir[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N36
cyclonev_io_obuf \o_data_iir[23]~output (
	.i(\iir|output_register [23]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_data_iir[23]),
	.obar());
// synopsys translate_off
defparam \o_data_iir[23]~output .bus_hold = "false";
defparam \o_data_iir[23]~output .open_drain_output = "false";
defparam \o_data_iir[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N53
cyclonev_io_obuf \o_data_iir[24]~output (
	.i(\iir|output_register [24]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_data_iir[24]),
	.obar());
// synopsys translate_off
defparam \o_data_iir[24]~output .bus_hold = "false";
defparam \o_data_iir[24]~output .open_drain_output = "false";
defparam \o_data_iir[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N59
cyclonev_io_obuf \o_data_iir[25]~output (
	.i(\iir|output_register [25]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_data_iir[25]),
	.obar());
// synopsys translate_off
defparam \o_data_iir[25]~output .bus_hold = "false";
defparam \o_data_iir[25]~output .open_drain_output = "false";
defparam \o_data_iir[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N36
cyclonev_io_obuf \o_data_iir[26]~output (
	.i(\iir|output_register [26]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_data_iir[26]),
	.obar());
// synopsys translate_off
defparam \o_data_iir[26]~output .bus_hold = "false";
defparam \o_data_iir[26]~output .open_drain_output = "false";
defparam \o_data_iir[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N19
cyclonev_io_obuf \o_data_iir[27]~output (
	.i(\iir|output_register [27]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_data_iir[27]),
	.obar());
// synopsys translate_off
defparam \o_data_iir[27]~output .bus_hold = "false";
defparam \o_data_iir[27]~output .open_drain_output = "false";
defparam \o_data_iir[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N36
cyclonev_io_obuf \o_data_iir[28]~output (
	.i(\iir|output_register [28]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_data_iir[28]),
	.obar());
// synopsys translate_off
defparam \o_data_iir[28]~output .bus_hold = "false";
defparam \o_data_iir[28]~output .open_drain_output = "false";
defparam \o_data_iir[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N59
cyclonev_io_obuf \o_data_iir[29]~output (
	.i(\iir|output_register [29]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_data_iir[29]),
	.obar());
// synopsys translate_off
defparam \o_data_iir[29]~output .bus_hold = "false";
defparam \o_data_iir[29]~output .open_drain_output = "false";
defparam \o_data_iir[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N76
cyclonev_io_obuf \o_data_iir[30]~output (
	.i(\iir|output_register [30]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_data_iir[30]),
	.obar());
// synopsys translate_off
defparam \o_data_iir[30]~output .bus_hold = "false";
defparam \o_data_iir[30]~output .open_drain_output = "false";
defparam \o_data_iir[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N59
cyclonev_io_obuf \o_data_iir[31]~output (
	.i(\iir|output_register [31]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_data_iir[31]),
	.obar());
// synopsys translate_off
defparam \o_data_iir[31]~output .bus_hold = "false";
defparam \o_data_iir[31]~output .open_drain_output = "false";
defparam \o_data_iir[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N36
cyclonev_io_obuf \o_data_cic[0]~output (
	.i(\cic|o_cic_data [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_data_cic[0]),
	.obar());
// synopsys translate_off
defparam \o_data_cic[0]~output .bus_hold = "false";
defparam \o_data_cic[0]~output .open_drain_output = "false";
defparam \o_data_cic[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y0_N53
cyclonev_io_obuf \o_data_cic[1]~output (
	.i(\cic|o_cic_data [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_data_cic[1]),
	.obar());
// synopsys translate_off
defparam \o_data_cic[1]~output .bus_hold = "false";
defparam \o_data_cic[1]~output .open_drain_output = "false";
defparam \o_data_cic[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N36
cyclonev_io_obuf \o_data_cic[2]~output (
	.i(\cic|o_cic_data [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_data_cic[2]),
	.obar());
// synopsys translate_off
defparam \o_data_cic[2]~output .bus_hold = "false";
defparam \o_data_cic[2]~output .open_drain_output = "false";
defparam \o_data_cic[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N39
cyclonev_io_obuf \o_data_cic[3]~output (
	.i(\cic|o_cic_data [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_data_cic[3]),
	.obar());
// synopsys translate_off
defparam \o_data_cic[3]~output .bus_hold = "false";
defparam \o_data_cic[3]~output .open_drain_output = "false";
defparam \o_data_cic[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N2
cyclonev_io_obuf \o_data_cic[4]~output (
	.i(\cic|o_cic_data [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_data_cic[4]),
	.obar());
// synopsys translate_off
defparam \o_data_cic[4]~output .bus_hold = "false";
defparam \o_data_cic[4]~output .open_drain_output = "false";
defparam \o_data_cic[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N36
cyclonev_io_obuf \o_data_cic[5]~output (
	.i(\cic|o_cic_data [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_data_cic[5]),
	.obar());
// synopsys translate_off
defparam \o_data_cic[5]~output .bus_hold = "false";
defparam \o_data_cic[5]~output .open_drain_output = "false";
defparam \o_data_cic[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y0_N36
cyclonev_io_obuf \o_data_cic[6]~output (
	.i(\cic|o_cic_data [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_data_cic[6]),
	.obar());
// synopsys translate_off
defparam \o_data_cic[6]~output .bus_hold = "false";
defparam \o_data_cic[6]~output .open_drain_output = "false";
defparam \o_data_cic[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N53
cyclonev_io_obuf \o_data_cic[7]~output (
	.i(\cic|o_cic_data [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_data_cic[7]),
	.obar());
// synopsys translate_off
defparam \o_data_cic[7]~output .bus_hold = "false";
defparam \o_data_cic[7]~output .open_drain_output = "false";
defparam \o_data_cic[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N53
cyclonev_io_obuf \o_data_cic[8]~output (
	.i(\cic|o_cic_data [8]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_data_cic[8]),
	.obar());
// synopsys translate_off
defparam \o_data_cic[8]~output .bus_hold = "false";
defparam \o_data_cic[8]~output .open_drain_output = "false";
defparam \o_data_cic[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N2
cyclonev_io_obuf \o_data_cic[9]~output (
	.i(\cic|o_cic_data [9]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_data_cic[9]),
	.obar());
// synopsys translate_off
defparam \o_data_cic[9]~output .bus_hold = "false";
defparam \o_data_cic[9]~output .open_drain_output = "false";
defparam \o_data_cic[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N19
cyclonev_io_obuf \o_data_cic[10]~output (
	.i(\cic|o_cic_data [10]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_data_cic[10]),
	.obar());
// synopsys translate_off
defparam \o_data_cic[10]~output .bus_hold = "false";
defparam \o_data_cic[10]~output .open_drain_output = "false";
defparam \o_data_cic[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N76
cyclonev_io_obuf \o_data_cic[11]~output (
	.i(\cic|o_cic_data [11]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_data_cic[11]),
	.obar());
// synopsys translate_off
defparam \o_data_cic[11]~output .bus_hold = "false";
defparam \o_data_cic[11]~output .open_drain_output = "false";
defparam \o_data_cic[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y81_N19
cyclonev_io_obuf \o_data_cic[12]~output (
	.i(\cic|o_cic_data [12]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_data_cic[12]),
	.obar());
// synopsys translate_off
defparam \o_data_cic[12]~output .bus_hold = "false";
defparam \o_data_cic[12]~output .open_drain_output = "false";
defparam \o_data_cic[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N36
cyclonev_io_obuf \o_data_cic[13]~output (
	.i(\cic|o_cic_data [13]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_data_cic[13]),
	.obar());
// synopsys translate_off
defparam \o_data_cic[13]~output .bus_hold = "false";
defparam \o_data_cic[13]~output .open_drain_output = "false";
defparam \o_data_cic[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N2
cyclonev_io_obuf \o_data_cic[14]~output (
	.i(\cic|o_cic_data [14]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_data_cic[14]),
	.obar());
// synopsys translate_off
defparam \o_data_cic[14]~output .bus_hold = "false";
defparam \o_data_cic[14]~output .open_drain_output = "false";
defparam \o_data_cic[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N76
cyclonev_io_obuf \o_data_cic[15]~output (
	.i(\cic|o_cic_data [15]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_data_cic[15]),
	.obar());
// synopsys translate_off
defparam \o_data_cic[15]~output .bus_hold = "false";
defparam \o_data_cic[15]~output .open_drain_output = "false";
defparam \o_data_cic[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N19
cyclonev_io_obuf \o_data_cic[16]~output (
	.i(\cic|o_cic_data [16]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_data_cic[16]),
	.obar());
// synopsys translate_off
defparam \o_data_cic[16]~output .bus_hold = "false";
defparam \o_data_cic[16]~output .open_drain_output = "false";
defparam \o_data_cic[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N2
cyclonev_io_obuf \o_data_cic[17]~output (
	.i(\cic|o_cic_data [17]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_data_cic[17]),
	.obar());
// synopsys translate_off
defparam \o_data_cic[17]~output .bus_hold = "false";
defparam \o_data_cic[17]~output .open_drain_output = "false";
defparam \o_data_cic[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N76
cyclonev_io_obuf \o_data_cic[18]~output (
	.i(\cic|o_cic_data [18]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_data_cic[18]),
	.obar());
// synopsys translate_off
defparam \o_data_cic[18]~output .bus_hold = "false";
defparam \o_data_cic[18]~output .open_drain_output = "false";
defparam \o_data_cic[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N36
cyclonev_io_obuf \o_data_cic[19]~output (
	.i(\cic|o_cic_data [19]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_data_cic[19]),
	.obar());
// synopsys translate_off
defparam \o_data_cic[19]~output .bus_hold = "false";
defparam \o_data_cic[19]~output .open_drain_output = "false";
defparam \o_data_cic[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N22
cyclonev_io_obuf \o_data_cic[20]~output (
	.i(\cic|o_cic_data [20]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_data_cic[20]),
	.obar());
// synopsys translate_off
defparam \o_data_cic[20]~output .bus_hold = "false";
defparam \o_data_cic[20]~output .open_drain_output = "false";
defparam \o_data_cic[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N19
cyclonev_io_obuf \o_data_cic[21]~output (
	.i(\cic|o_cic_data [21]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_data_cic[21]),
	.obar());
// synopsys translate_off
defparam \o_data_cic[21]~output .bus_hold = "false";
defparam \o_data_cic[21]~output .open_drain_output = "false";
defparam \o_data_cic[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N36
cyclonev_io_obuf \o_data_cic[22]~output (
	.i(\cic|o_cic_data [22]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_data_cic[22]),
	.obar());
// synopsys translate_off
defparam \o_data_cic[22]~output .bus_hold = "false";
defparam \o_data_cic[22]~output .open_drain_output = "false";
defparam \o_data_cic[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N42
cyclonev_io_obuf \o_data_cic[23]~output (
	.i(\cic|o_cic_data [23]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_data_cic[23]),
	.obar());
// synopsys translate_off
defparam \o_data_cic[23]~output .bus_hold = "false";
defparam \o_data_cic[23]~output .open_drain_output = "false";
defparam \o_data_cic[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N2
cyclonev_io_obuf \altera_reserved_tdo~output (
	.i(\altera_internal_jtag~TDO ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(altera_reserved_tdo),
	.obar());
// synopsys translate_off
defparam \altera_reserved_tdo~output .bus_hold = "false";
defparam \altera_reserved_tdo~output .open_drain_output = "false";
defparam \altera_reserved_tdo~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
cyclonev_io_ibuf \FPGA_CLK1_50~input (
	.i(FPGA_CLK1_50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\FPGA_CLK1_50~input_o ));
// synopsys translate_off
defparam \FPGA_CLK1_50~input .bus_hold = "false";
defparam \FPGA_CLK1_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G6
cyclonev_clkena \FPGA_CLK1_50~inputCLKENA0 (
	.inclk(\FPGA_CLK1_50~input_o ),
	.ena(vcc),
	.outclk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \FPGA_CLK1_50~inputCLKENA0 .clock_type = "global clock";
defparam \FPGA_CLK1_50~inputCLKENA0 .disable_mode = "low";
defparam \FPGA_CLK1_50~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \FPGA_CLK1_50~inputCLKENA0 .ena_register_power_up = "high";
defparam \FPGA_CLK1_50~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: IOIBUF_X89_Y25_N4
cyclonev_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G9
cyclonev_clkena \SW[0]~inputCLKENA0 (
	.inclk(\SW[0]~input_o ),
	.ena(vcc),
	.outclk(\SW[0]~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \SW[0]~inputCLKENA0 .clock_type = "global clock";
defparam \SW[0]~inputCLKENA0 .disable_mode = "low";
defparam \SW[0]~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \SW[0]~inputCLKENA0 .ena_register_power_up = "high";
defparam \SW[0]~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: LABCELL_X46_Y21_N51
cyclonev_lcell_comb \nco_10kHz|nco_ii_0|ux001|lsfr_reg[13]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nco_10kHz|nco_ii_0|ux001|lsfr_reg [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nco_10kHz|nco_ii_0|ux001|lsfr_reg[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nco_10kHz|nco_ii_0|ux001|lsfr_reg[13]~feeder .extended_lut = "off";
defparam \nco_10kHz|nco_ii_0|ux001|lsfr_reg[13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \nco_10kHz|nco_ii_0|ux001|lsfr_reg[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y21_N53
dffeas \nco_10kHz|nco_ii_0|ux001|lsfr_reg[13] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\nco_10kHz|nco_ii_0|ux001|lsfr_reg[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_10kHz|nco_ii_0|ux001|lsfr_reg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_10kHz|nco_ii_0|ux001|lsfr_reg[13] .is_wysiwyg = "true";
defparam \nco_10kHz|nco_ii_0|ux001|lsfr_reg[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y21_N48
cyclonev_lcell_comb \nco_10kHz|nco_ii_0|ux001|lsfr_reg[14]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nco_10kHz|nco_ii_0|ux001|lsfr_reg [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nco_10kHz|nco_ii_0|ux001|lsfr_reg[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nco_10kHz|nco_ii_0|ux001|lsfr_reg[14]~feeder .extended_lut = "off";
defparam \nco_10kHz|nco_ii_0|ux001|lsfr_reg[14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \nco_10kHz|nco_ii_0|ux001|lsfr_reg[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y21_N50
dffeas \nco_10kHz|nco_ii_0|ux001|lsfr_reg[14] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\nco_10kHz|nco_ii_0|ux001|lsfr_reg[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_10kHz|nco_ii_0|ux001|lsfr_reg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_10kHz|nco_ii_0|ux001|lsfr_reg[14] .is_wysiwyg = "true";
defparam \nco_10kHz|nco_ii_0|ux001|lsfr_reg[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y21_N54
cyclonev_lcell_comb \nco_10kHz|nco_ii_0|ux001|lsfr_reg~0 (
	.dataa(gnd),
	.datab(!\nco_10kHz|nco_ii_0|ux001|lsfr_reg [14]),
	.datac(!\SW[0]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nco_10kHz|nco_ii_0|ux001|lsfr_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nco_10kHz|nco_ii_0|ux001|lsfr_reg~0 .extended_lut = "off";
defparam \nco_10kHz|nco_ii_0|ux001|lsfr_reg~0 .lut_mask = 64'hF3F3F3F3F3F3F3F3;
defparam \nco_10kHz|nco_ii_0|ux001|lsfr_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y21_N56
dffeas \nco_10kHz|nco_ii_0|ux001|lsfr_reg[15] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\nco_10kHz|nco_ii_0|ux001|lsfr_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_10kHz|nco_ii_0|ux001|lsfr_reg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_10kHz|nco_ii_0|ux001|lsfr_reg[15] .is_wysiwyg = "true";
defparam \nco_10kHz|nco_ii_0|ux001|lsfr_reg[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y21_N12
cyclonev_lcell_comb \nco_10kHz|nco_ii_0|ux001|lsfr_reg~10 (
	.dataa(!\nco_10kHz|nco_ii_0|ux001|lsfr_reg [14]),
	.datab(!\nco_10kHz|nco_ii_0|ux001|lsfr_reg [3]),
	.datac(!\nco_10kHz|nco_ii_0|ux001|lsfr_reg [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nco_10kHz|nco_ii_0|ux001|lsfr_reg [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nco_10kHz|nco_ii_0|ux001|lsfr_reg~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nco_10kHz|nco_ii_0|ux001|lsfr_reg~10 .extended_lut = "off";
defparam \nco_10kHz|nco_ii_0|ux001|lsfr_reg~10 .lut_mask = 64'h6969696996969696;
defparam \nco_10kHz|nco_ii_0|ux001|lsfr_reg~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y21_N13
dffeas \nco_10kHz|nco_ii_0|ux001|lsfr_reg[0] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\nco_10kHz|nco_ii_0|ux001|lsfr_reg~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\SW[0]~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_10kHz|nco_ii_0|ux001|lsfr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_10kHz|nco_ii_0|ux001|lsfr_reg[0] .is_wysiwyg = "true";
defparam \nco_10kHz|nco_ii_0|ux001|lsfr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y21_N29
dffeas \nco_10kHz|nco_ii_0|ux001|lsfr_reg[1] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\nco_10kHz|nco_ii_0|ux001|lsfr_reg [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\SW[0]~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_10kHz|nco_ii_0|ux001|lsfr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_10kHz|nco_ii_0|ux001|lsfr_reg[1] .is_wysiwyg = "true";
defparam \nco_10kHz|nco_ii_0|ux001|lsfr_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y21_N24
cyclonev_lcell_comb \nco_10kHz|nco_ii_0|ux001|lsfr_reg~9 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\SW[0]~input_o ),
	.datad(gnd),
	.datae(!\nco_10kHz|nco_ii_0|ux001|lsfr_reg [1]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nco_10kHz|nco_ii_0|ux001|lsfr_reg~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nco_10kHz|nco_ii_0|ux001|lsfr_reg~9 .extended_lut = "off";
defparam \nco_10kHz|nco_ii_0|ux001|lsfr_reg~9 .lut_mask = 64'hF0F0FFFFF0F0FFFF;
defparam \nco_10kHz|nco_ii_0|ux001|lsfr_reg~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y21_N26
dffeas \nco_10kHz|nco_ii_0|ux001|lsfr_reg[2] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\nco_10kHz|nco_ii_0|ux001|lsfr_reg~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_10kHz|nco_ii_0|ux001|lsfr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_10kHz|nco_ii_0|ux001|lsfr_reg[2] .is_wysiwyg = "true";
defparam \nco_10kHz|nco_ii_0|ux001|lsfr_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y21_N51
cyclonev_lcell_comb \nco_10kHz|nco_ii_0|ux001|lsfr_reg~8 (
	.dataa(!\SW[0]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nco_10kHz|nco_ii_0|ux001|lsfr_reg [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nco_10kHz|nco_ii_0|ux001|lsfr_reg~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nco_10kHz|nco_ii_0|ux001|lsfr_reg~8 .extended_lut = "off";
defparam \nco_10kHz|nco_ii_0|ux001|lsfr_reg~8 .lut_mask = 64'hAAAAAAAAFFFFFFFF;
defparam \nco_10kHz|nco_ii_0|ux001|lsfr_reg~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y21_N53
dffeas \nco_10kHz|nco_ii_0|ux001|lsfr_reg[3] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\nco_10kHz|nco_ii_0|ux001|lsfr_reg~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_10kHz|nco_ii_0|ux001|lsfr_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_10kHz|nco_ii_0|ux001|lsfr_reg[3] .is_wysiwyg = "true";
defparam \nco_10kHz|nco_ii_0|ux001|lsfr_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y21_N48
cyclonev_lcell_comb \nco_10kHz|nco_ii_0|ux001|lsfr_reg~7 (
	.dataa(!\SW[0]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nco_10kHz|nco_ii_0|ux001|lsfr_reg [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nco_10kHz|nco_ii_0|ux001|lsfr_reg~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nco_10kHz|nco_ii_0|ux001|lsfr_reg~7 .extended_lut = "off";
defparam \nco_10kHz|nco_ii_0|ux001|lsfr_reg~7 .lut_mask = 64'hAAAAAAAAFFFFFFFF;
defparam \nco_10kHz|nco_ii_0|ux001|lsfr_reg~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y21_N50
dffeas \nco_10kHz|nco_ii_0|ux001|lsfr_reg[4] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\nco_10kHz|nco_ii_0|ux001|lsfr_reg~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_10kHz|nco_ii_0|ux001|lsfr_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_10kHz|nco_ii_0|ux001|lsfr_reg[4] .is_wysiwyg = "true";
defparam \nco_10kHz|nco_ii_0|ux001|lsfr_reg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y21_N35
dffeas \nco_10kHz|nco_ii_0|ux001|lsfr_reg[5] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\nco_10kHz|nco_ii_0|ux001|lsfr_reg [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\SW[0]~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_10kHz|nco_ii_0|ux001|lsfr_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_10kHz|nco_ii_0|ux001|lsfr_reg[5] .is_wysiwyg = "true";
defparam \nco_10kHz|nco_ii_0|ux001|lsfr_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y21_N30
cyclonev_lcell_comb \nco_10kHz|nco_ii_0|ux001|lsfr_reg~6 (
	.dataa(!\nco_10kHz|nco_ii_0|ux001|lsfr_reg [5]),
	.datab(gnd),
	.datac(!\SW[0]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nco_10kHz|nco_ii_0|ux001|lsfr_reg~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nco_10kHz|nco_ii_0|ux001|lsfr_reg~6 .extended_lut = "off";
defparam \nco_10kHz|nco_ii_0|ux001|lsfr_reg~6 .lut_mask = 64'hF5F5F5F5F5F5F5F5;
defparam \nco_10kHz|nco_ii_0|ux001|lsfr_reg~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y21_N32
dffeas \nco_10kHz|nco_ii_0|ux001|lsfr_reg[6] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\nco_10kHz|nco_ii_0|ux001|lsfr_reg~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_10kHz|nco_ii_0|ux001|lsfr_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_10kHz|nco_ii_0|ux001|lsfr_reg[6] .is_wysiwyg = "true";
defparam \nco_10kHz|nco_ii_0|ux001|lsfr_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y21_N57
cyclonev_lcell_comb \nco_10kHz|nco_ii_0|ux001|lsfr_reg~5 (
	.dataa(!\SW[0]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nco_10kHz|nco_ii_0|ux001|lsfr_reg [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nco_10kHz|nco_ii_0|ux001|lsfr_reg~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nco_10kHz|nco_ii_0|ux001|lsfr_reg~5 .extended_lut = "off";
defparam \nco_10kHz|nco_ii_0|ux001|lsfr_reg~5 .lut_mask = 64'hAAAAAAAAFFFFFFFF;
defparam \nco_10kHz|nco_ii_0|ux001|lsfr_reg~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y21_N59
dffeas \nco_10kHz|nco_ii_0|ux001|lsfr_reg[7] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\nco_10kHz|nco_ii_0|ux001|lsfr_reg~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_10kHz|nco_ii_0|ux001|lsfr_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_10kHz|nco_ii_0|ux001|lsfr_reg[7] .is_wysiwyg = "true";
defparam \nco_10kHz|nco_ii_0|ux001|lsfr_reg[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y21_N56
dffeas \nco_10kHz|nco_ii_0|ux001|lsfr_reg[8] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\nco_10kHz|nco_ii_0|ux001|lsfr_reg [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\SW[0]~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_10kHz|nco_ii_0|ux001|lsfr_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_10kHz|nco_ii_0|ux001|lsfr_reg[8] .is_wysiwyg = "true";
defparam \nco_10kHz|nco_ii_0|ux001|lsfr_reg[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y21_N15
cyclonev_lcell_comb \nco_10kHz|nco_ii_0|ux001|lsfr_reg~3 (
	.dataa(!\SW[0]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\nco_10kHz|nco_ii_0|ux001|lsfr_reg [8]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nco_10kHz|nco_ii_0|ux001|lsfr_reg~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nco_10kHz|nco_ii_0|ux001|lsfr_reg~3 .extended_lut = "off";
defparam \nco_10kHz|nco_ii_0|ux001|lsfr_reg~3 .lut_mask = 64'hAAAAFFFFAAAAFFFF;
defparam \nco_10kHz|nco_ii_0|ux001|lsfr_reg~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y21_N17
dffeas \nco_10kHz|nco_ii_0|ux001|lsfr_reg[9] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\nco_10kHz|nco_ii_0|ux001|lsfr_reg~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_10kHz|nco_ii_0|ux001|lsfr_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_10kHz|nco_ii_0|ux001|lsfr_reg[9] .is_wysiwyg = "true";
defparam \nco_10kHz|nco_ii_0|ux001|lsfr_reg[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y21_N13
dffeas \nco_10kHz|nco_ii_0|ux001|lsfr_reg[10] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\nco_10kHz|nco_ii_0|ux001|lsfr_reg [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\SW[0]~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_10kHz|nco_ii_0|ux001|lsfr_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_10kHz|nco_ii_0|ux001|lsfr_reg[10] .is_wysiwyg = "true";
defparam \nco_10kHz|nco_ii_0|ux001|lsfr_reg[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y21_N45
cyclonev_lcell_comb \nco_10kHz|nco_ii_0|ux001|lsfr_reg~2 (
	.dataa(!\SW[0]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nco_10kHz|nco_ii_0|ux001|lsfr_reg [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nco_10kHz|nco_ii_0|ux001|lsfr_reg~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nco_10kHz|nco_ii_0|ux001|lsfr_reg~2 .extended_lut = "off";
defparam \nco_10kHz|nco_ii_0|ux001|lsfr_reg~2 .lut_mask = 64'hAAAAAAAAFFFFFFFF;
defparam \nco_10kHz|nco_ii_0|ux001|lsfr_reg~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y21_N47
dffeas \nco_10kHz|nco_ii_0|ux001|lsfr_reg[11] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\nco_10kHz|nco_ii_0|ux001|lsfr_reg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_10kHz|nco_ii_0|ux001|lsfr_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_10kHz|nco_ii_0|ux001|lsfr_reg[11] .is_wysiwyg = "true";
defparam \nco_10kHz|nco_ii_0|ux001|lsfr_reg[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y21_N42
cyclonev_lcell_comb \nco_10kHz|nco_ii_0|ux001|lsfr_reg~1 (
	.dataa(!\SW[0]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\nco_10kHz|nco_ii_0|ux001|lsfr_reg [11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nco_10kHz|nco_ii_0|ux001|lsfr_reg~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nco_10kHz|nco_ii_0|ux001|lsfr_reg~1 .extended_lut = "off";
defparam \nco_10kHz|nco_ii_0|ux001|lsfr_reg~1 .lut_mask = 64'hAAFFAAFFAAFFAAFF;
defparam \nco_10kHz|nco_ii_0|ux001|lsfr_reg~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y21_N44
dffeas \nco_10kHz|nco_ii_0|ux001|lsfr_reg[12] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\nco_10kHz|nco_ii_0|ux001|lsfr_reg~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_10kHz|nco_ii_0|ux001|lsfr_reg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_10kHz|nco_ii_0|ux001|lsfr_reg[12] .is_wysiwyg = "true";
defparam \nco_10kHz|nco_ii_0|ux001|lsfr_reg[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y21_N42
cyclonev_lcell_comb \nco_10kHz|nco_ii_0|ux001|Add0~0 (
	.dataa(!\nco_10kHz|nco_ii_0|ux001|lsfr_reg [12]),
	.datab(!\nco_10kHz|nco_ii_0|ux001|lsfr_reg [15]),
	.datac(gnd),
	.datad(!\nco_10kHz|nco_ii_0|ux001|lsfr_reg [14]),
	.datae(gnd),
	.dataf(!\nco_10kHz|nco_ii_0|ux001|lsfr_reg [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nco_10kHz|nco_ii_0|ux001|Add0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nco_10kHz|nco_ii_0|ux001|Add0~0 .extended_lut = "off";
defparam \nco_10kHz|nco_ii_0|ux001|Add0~0 .lut_mask = 64'h3333333333223322;
defparam \nco_10kHz|nco_ii_0|ux001|Add0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y21_N44
dffeas \nco_10kHz|nco_ii_0|ux001|dxxrv[3] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\nco_10kHz|nco_ii_0|ux001|Add0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_10kHz|nco_ii_0|ux001|dxxrv [3]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_10kHz|nco_ii_0|ux001|dxxrv[3] .is_wysiwyg = "true";
defparam \nco_10kHz|nco_ii_0|ux001|dxxrv[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y21_N51
cyclonev_lcell_comb \nco_10kHz|nco_ii_0|ux000|phi_int_arr_reg[11]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SW[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nco_10kHz|nco_ii_0|ux000|phi_int_arr_reg[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nco_10kHz|nco_ii_0|ux000|phi_int_arr_reg[11]~feeder .extended_lut = "off";
defparam \nco_10kHz|nco_ii_0|ux000|phi_int_arr_reg[11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \nco_10kHz|nco_ii_0|ux000|phi_int_arr_reg[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y21_N53
dffeas \nco_10kHz|nco_ii_0|ux000|phi_int_arr_reg[11] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\nco_10kHz|nco_ii_0|ux000|phi_int_arr_reg[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_10kHz|nco_ii_0|ux000|phi_int_arr_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_10kHz|nco_ii_0|ux000|phi_int_arr_reg[11] .is_wysiwyg = "true";
defparam \nco_10kHz|nco_ii_0|ux000|phi_int_arr_reg[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y22_N0
cyclonev_lcell_comb \nco_60kHz|nco_ii_0|ux000|acc|auto_generated|op_1~117 (
	.dataa(gnd),
	.datab(!\nco_10kHz|nco_ii_0|ux000|phi_int_arr_reg [11]),
	.datac(!\nco_60kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\nco_60kHz|nco_ii_0|ux000|acc|auto_generated|op_1~117_sumout ),
	.cout(\nco_60kHz|nco_ii_0|ux000|acc|auto_generated|op_1~118 ),
	.shareout());
// synopsys translate_off
defparam \nco_60kHz|nco_ii_0|ux000|acc|auto_generated|op_1~117 .extended_lut = "off";
defparam \nco_60kHz|nco_ii_0|ux000|acc|auto_generated|op_1~117 .lut_mask = 64'h0000CCCC00000F0F;
defparam \nco_60kHz|nco_ii_0|ux000|acc|auto_generated|op_1~117 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y22_N2
dffeas \nco_60kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[2] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\nco_60kHz|nco_ii_0|ux000|acc|auto_generated|op_1~117_sumout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_60kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [2]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_60kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[2] .is_wysiwyg = "true";
defparam \nco_60kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y22_N3
cyclonev_lcell_comb \nco_60kHz|nco_ii_0|ux000|acc|auto_generated|op_1~113 (
	.dataa(!\nco_60kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [3]),
	.datab(gnd),
	.datac(!\nco_10kHz|nco_ii_0|ux000|phi_int_arr_reg [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\nco_60kHz|nco_ii_0|ux000|acc|auto_generated|op_1~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nco_60kHz|nco_ii_0|ux000|acc|auto_generated|op_1~113_sumout ),
	.cout(\nco_60kHz|nco_ii_0|ux000|acc|auto_generated|op_1~114 ),
	.shareout());
// synopsys translate_off
defparam \nco_60kHz|nco_ii_0|ux000|acc|auto_generated|op_1~113 .extended_lut = "off";
defparam \nco_60kHz|nco_ii_0|ux000|acc|auto_generated|op_1~113 .lut_mask = 64'h0000F0F000005555;
defparam \nco_60kHz|nco_ii_0|ux000|acc|auto_generated|op_1~113 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y22_N5
dffeas \nco_60kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[3] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\nco_60kHz|nco_ii_0|ux000|acc|auto_generated|op_1~113_sumout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_60kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [3]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_60kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[3] .is_wysiwyg = "true";
defparam \nco_60kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y22_N6
cyclonev_lcell_comb \nco_60kHz|nco_ii_0|ux000|acc|auto_generated|op_1~109 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nco_60kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [4]),
	.datag(gnd),
	.cin(\nco_60kHz|nco_ii_0|ux000|acc|auto_generated|op_1~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nco_60kHz|nco_ii_0|ux000|acc|auto_generated|op_1~109_sumout ),
	.cout(\nco_60kHz|nco_ii_0|ux000|acc|auto_generated|op_1~110 ),
	.shareout());
// synopsys translate_off
defparam \nco_60kHz|nco_ii_0|ux000|acc|auto_generated|op_1~109 .extended_lut = "off";
defparam \nco_60kHz|nco_ii_0|ux000|acc|auto_generated|op_1~109 .lut_mask = 64'h0000FF0000000000;
defparam \nco_60kHz|nco_ii_0|ux000|acc|auto_generated|op_1~109 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y22_N8
dffeas \nco_60kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[4] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\nco_60kHz|nco_ii_0|ux000|acc|auto_generated|op_1~109_sumout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_60kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [4]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_60kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[4] .is_wysiwyg = "true";
defparam \nco_60kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y22_N9
cyclonev_lcell_comb \nco_60kHz|nco_ii_0|ux000|acc|auto_generated|op_1~105 (
	.dataa(gnd),
	.datab(!\nco_10kHz|nco_ii_0|ux000|phi_int_arr_reg [11]),
	.datac(!\nco_60kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\nco_60kHz|nco_ii_0|ux000|acc|auto_generated|op_1~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nco_60kHz|nco_ii_0|ux000|acc|auto_generated|op_1~105_sumout ),
	.cout(\nco_60kHz|nco_ii_0|ux000|acc|auto_generated|op_1~106 ),
	.shareout());
// synopsys translate_off
defparam \nco_60kHz|nco_ii_0|ux000|acc|auto_generated|op_1~105 .extended_lut = "off";
defparam \nco_60kHz|nco_ii_0|ux000|acc|auto_generated|op_1~105 .lut_mask = 64'h0000CCCC00000F0F;
defparam \nco_60kHz|nco_ii_0|ux000|acc|auto_generated|op_1~105 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y22_N11
dffeas \nco_60kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[5] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\nco_60kHz|nco_ii_0|ux000|acc|auto_generated|op_1~105_sumout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_60kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [5]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_60kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[5] .is_wysiwyg = "true";
defparam \nco_60kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y22_N12
cyclonev_lcell_comb \nco_60kHz|nco_ii_0|ux000|acc|auto_generated|op_1~101 (
	.dataa(gnd),
	.datab(!\nco_60kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [6]),
	.datac(gnd),
	.datad(!\nco_10kHz|nco_ii_0|ux000|phi_int_arr_reg [11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\nco_60kHz|nco_ii_0|ux000|acc|auto_generated|op_1~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nco_60kHz|nco_ii_0|ux000|acc|auto_generated|op_1~101_sumout ),
	.cout(\nco_60kHz|nco_ii_0|ux000|acc|auto_generated|op_1~102 ),
	.shareout());
// synopsys translate_off
defparam \nco_60kHz|nco_ii_0|ux000|acc|auto_generated|op_1~101 .extended_lut = "off";
defparam \nco_60kHz|nco_ii_0|ux000|acc|auto_generated|op_1~101 .lut_mask = 64'h0000CCCC000000FF;
defparam \nco_60kHz|nco_ii_0|ux000|acc|auto_generated|op_1~101 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y22_N14
dffeas \nco_60kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[6] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\nco_60kHz|nco_ii_0|ux000|acc|auto_generated|op_1~101_sumout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_60kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [6]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_60kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[6] .is_wysiwyg = "true";
defparam \nco_60kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y22_N15
cyclonev_lcell_comb \nco_60kHz|nco_ii_0|ux000|acc|auto_generated|op_1~97 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\nco_10kHz|nco_ii_0|ux000|phi_int_arr_reg [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nco_60kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [7]),
	.datag(gnd),
	.cin(\nco_60kHz|nco_ii_0|ux000|acc|auto_generated|op_1~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nco_60kHz|nco_ii_0|ux000|acc|auto_generated|op_1~97_sumout ),
	.cout(\nco_60kHz|nco_ii_0|ux000|acc|auto_generated|op_1~98 ),
	.shareout());
// synopsys translate_off
defparam \nco_60kHz|nco_ii_0|ux000|acc|auto_generated|op_1~97 .extended_lut = "off";
defparam \nco_60kHz|nco_ii_0|ux000|acc|auto_generated|op_1~97 .lut_mask = 64'h0000FF0000000F0F;
defparam \nco_60kHz|nco_ii_0|ux000|acc|auto_generated|op_1~97 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y22_N17
dffeas \nco_60kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[7] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\nco_60kHz|nco_ii_0|ux000|acc|auto_generated|op_1~97_sumout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_60kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [7]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_60kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[7] .is_wysiwyg = "true";
defparam \nco_60kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y22_N18
cyclonev_lcell_comb \nco_60kHz|nco_ii_0|ux000|acc|auto_generated|op_1~93 (
	.dataa(gnd),
	.datab(!\nco_10kHz|nco_ii_0|ux000|phi_int_arr_reg [11]),
	.datac(!\nco_60kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\nco_60kHz|nco_ii_0|ux000|acc|auto_generated|op_1~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nco_60kHz|nco_ii_0|ux000|acc|auto_generated|op_1~93_sumout ),
	.cout(\nco_60kHz|nco_ii_0|ux000|acc|auto_generated|op_1~94 ),
	.shareout());
// synopsys translate_off
defparam \nco_60kHz|nco_ii_0|ux000|acc|auto_generated|op_1~93 .extended_lut = "off";
defparam \nco_60kHz|nco_ii_0|ux000|acc|auto_generated|op_1~93 .lut_mask = 64'h0000CCCC00000F0F;
defparam \nco_60kHz|nco_ii_0|ux000|acc|auto_generated|op_1~93 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y22_N20
dffeas \nco_60kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[8] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\nco_60kHz|nco_ii_0|ux000|acc|auto_generated|op_1~93_sumout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_60kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [8]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_60kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[8] .is_wysiwyg = "true";
defparam \nco_60kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y22_N21
cyclonev_lcell_comb \nco_60kHz|nco_ii_0|ux000|acc|auto_generated|op_1~89 (
	.dataa(!\nco_60kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\nco_60kHz|nco_ii_0|ux000|acc|auto_generated|op_1~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nco_60kHz|nco_ii_0|ux000|acc|auto_generated|op_1~89_sumout ),
	.cout(\nco_60kHz|nco_ii_0|ux000|acc|auto_generated|op_1~90 ),
	.shareout());
// synopsys translate_off
defparam \nco_60kHz|nco_ii_0|ux000|acc|auto_generated|op_1~89 .extended_lut = "off";
defparam \nco_60kHz|nco_ii_0|ux000|acc|auto_generated|op_1~89 .lut_mask = 64'h0000FFFF00005555;
defparam \nco_60kHz|nco_ii_0|ux000|acc|auto_generated|op_1~89 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y22_N23
dffeas \nco_60kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[9] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\nco_60kHz|nco_ii_0|ux000|acc|auto_generated|op_1~89_sumout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_60kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [9]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_60kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[9] .is_wysiwyg = "true";
defparam \nco_60kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y22_N24
cyclonev_lcell_comb \nco_60kHz|nco_ii_0|ux000|acc|auto_generated|op_1~85 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\nco_60kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\nco_60kHz|nco_ii_0|ux000|acc|auto_generated|op_1~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nco_60kHz|nco_ii_0|ux000|acc|auto_generated|op_1~85_sumout ),
	.cout(\nco_60kHz|nco_ii_0|ux000|acc|auto_generated|op_1~86 ),
	.shareout());
// synopsys translate_off
defparam \nco_60kHz|nco_ii_0|ux000|acc|auto_generated|op_1~85 .extended_lut = "off";
defparam \nco_60kHz|nco_ii_0|ux000|acc|auto_generated|op_1~85 .lut_mask = 64'h0000FFFF00000F0F;
defparam \nco_60kHz|nco_ii_0|ux000|acc|auto_generated|op_1~85 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y22_N26
dffeas \nco_60kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[10] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\nco_60kHz|nco_ii_0|ux000|acc|auto_generated|op_1~85_sumout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_60kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [10]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_60kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[10] .is_wysiwyg = "true";
defparam \nco_60kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y22_N27
cyclonev_lcell_comb \nco_60kHz|nco_ii_0|ux000|acc|auto_generated|op_1~81 (
	.dataa(!\nco_60kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\nco_60kHz|nco_ii_0|ux000|acc|auto_generated|op_1~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nco_60kHz|nco_ii_0|ux000|acc|auto_generated|op_1~81_sumout ),
	.cout(\nco_60kHz|nco_ii_0|ux000|acc|auto_generated|op_1~82 ),
	.shareout());
// synopsys translate_off
defparam \nco_60kHz|nco_ii_0|ux000|acc|auto_generated|op_1~81 .extended_lut = "off";
defparam \nco_60kHz|nco_ii_0|ux000|acc|auto_generated|op_1~81 .lut_mask = 64'h0000FFFF00005555;
defparam \nco_60kHz|nco_ii_0|ux000|acc|auto_generated|op_1~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y22_N29
dffeas \nco_60kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[11] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\nco_60kHz|nco_ii_0|ux000|acc|auto_generated|op_1~81_sumout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_60kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [11]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_60kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[11] .is_wysiwyg = "true";
defparam \nco_60kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y22_N30
cyclonev_lcell_comb \nco_60kHz|nco_ii_0|ux000|acc|auto_generated|op_1~77 (
	.dataa(gnd),
	.datab(!\nco_10kHz|nco_ii_0|ux000|phi_int_arr_reg [11]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nco_60kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [12]),
	.datag(gnd),
	.cin(\nco_60kHz|nco_ii_0|ux000|acc|auto_generated|op_1~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nco_60kHz|nco_ii_0|ux000|acc|auto_generated|op_1~77_sumout ),
	.cout(\nco_60kHz|nco_ii_0|ux000|acc|auto_generated|op_1~78 ),
	.shareout());
// synopsys translate_off
defparam \nco_60kHz|nco_ii_0|ux000|acc|auto_generated|op_1~77 .extended_lut = "off";
defparam \nco_60kHz|nco_ii_0|ux000|acc|auto_generated|op_1~77 .lut_mask = 64'h0000FF0000003333;
defparam \nco_60kHz|nco_ii_0|ux000|acc|auto_generated|op_1~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y22_N32
dffeas \nco_60kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[12] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\nco_60kHz|nco_ii_0|ux000|acc|auto_generated|op_1~77_sumout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_60kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [12]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_60kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[12] .is_wysiwyg = "true";
defparam \nco_60kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y22_N33
cyclonev_lcell_comb \nco_60kHz|nco_ii_0|ux000|acc|auto_generated|op_1~73 (
	.dataa(!\nco_60kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\nco_60kHz|nco_ii_0|ux000|acc|auto_generated|op_1~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nco_60kHz|nco_ii_0|ux000|acc|auto_generated|op_1~73_sumout ),
	.cout(\nco_60kHz|nco_ii_0|ux000|acc|auto_generated|op_1~74 ),
	.shareout());
// synopsys translate_off
defparam \nco_60kHz|nco_ii_0|ux000|acc|auto_generated|op_1~73 .extended_lut = "off";
defparam \nco_60kHz|nco_ii_0|ux000|acc|auto_generated|op_1~73 .lut_mask = 64'h0000FFFF00005555;
defparam \nco_60kHz|nco_ii_0|ux000|acc|auto_generated|op_1~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y22_N35
dffeas \nco_60kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[13] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\nco_60kHz|nco_ii_0|ux000|acc|auto_generated|op_1~73_sumout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_60kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [13]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_60kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[13] .is_wysiwyg = "true";
defparam \nco_60kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y22_N36
cyclonev_lcell_comb \nco_60kHz|nco_ii_0|ux000|acc|auto_generated|op_1~69 (
	.dataa(gnd),
	.datab(!\nco_10kHz|nco_ii_0|ux000|phi_int_arr_reg [11]),
	.datac(!\nco_60kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\nco_60kHz|nco_ii_0|ux000|acc|auto_generated|op_1~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nco_60kHz|nco_ii_0|ux000|acc|auto_generated|op_1~69_sumout ),
	.cout(\nco_60kHz|nco_ii_0|ux000|acc|auto_generated|op_1~70 ),
	.shareout());
// synopsys translate_off
defparam \nco_60kHz|nco_ii_0|ux000|acc|auto_generated|op_1~69 .extended_lut = "off";
defparam \nco_60kHz|nco_ii_0|ux000|acc|auto_generated|op_1~69 .lut_mask = 64'h0000CCCC00000F0F;
defparam \nco_60kHz|nco_ii_0|ux000|acc|auto_generated|op_1~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y22_N38
dffeas \nco_60kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[14] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\nco_60kHz|nco_ii_0|ux000|acc|auto_generated|op_1~69_sumout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_60kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [14]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_60kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[14] .is_wysiwyg = "true";
defparam \nco_60kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y22_N39
cyclonev_lcell_comb \nco_60kHz|nco_ii_0|ux000|acc|auto_generated|op_1~65 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\nco_60kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\nco_60kHz|nco_ii_0|ux000|acc|auto_generated|op_1~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nco_60kHz|nco_ii_0|ux000|acc|auto_generated|op_1~65_sumout ),
	.cout(\nco_60kHz|nco_ii_0|ux000|acc|auto_generated|op_1~66 ),
	.shareout());
// synopsys translate_off
defparam \nco_60kHz|nco_ii_0|ux000|acc|auto_generated|op_1~65 .extended_lut = "off";
defparam \nco_60kHz|nco_ii_0|ux000|acc|auto_generated|op_1~65 .lut_mask = 64'h0000FFFF00000F0F;
defparam \nco_60kHz|nco_ii_0|ux000|acc|auto_generated|op_1~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y22_N41
dffeas \nco_60kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[15] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\nco_60kHz|nco_ii_0|ux000|acc|auto_generated|op_1~65_sumout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_60kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [15]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_60kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[15] .is_wysiwyg = "true";
defparam \nco_60kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y22_N42
cyclonev_lcell_comb \nco_60kHz|nco_ii_0|ux000|acc|auto_generated|op_1~61 (
	.dataa(gnd),
	.datab(!\nco_60kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [16]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\nco_60kHz|nco_ii_0|ux000|acc|auto_generated|op_1~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nco_60kHz|nco_ii_0|ux000|acc|auto_generated|op_1~61_sumout ),
	.cout(\nco_60kHz|nco_ii_0|ux000|acc|auto_generated|op_1~62 ),
	.shareout());
// synopsys translate_off
defparam \nco_60kHz|nco_ii_0|ux000|acc|auto_generated|op_1~61 .extended_lut = "off";
defparam \nco_60kHz|nco_ii_0|ux000|acc|auto_generated|op_1~61 .lut_mask = 64'h0000FFFF00003333;
defparam \nco_60kHz|nco_ii_0|ux000|acc|auto_generated|op_1~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y22_N44
dffeas \nco_60kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[16] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\nco_60kHz|nco_ii_0|ux000|acc|auto_generated|op_1~61_sumout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_60kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [16]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_60kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[16] .is_wysiwyg = "true";
defparam \nco_60kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y22_N45
cyclonev_lcell_comb \nco_60kHz|nco_ii_0|ux000|acc|auto_generated|op_1~57 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\nco_60kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [17]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\nco_60kHz|nco_ii_0|ux000|acc|auto_generated|op_1~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nco_60kHz|nco_ii_0|ux000|acc|auto_generated|op_1~57_sumout ),
	.cout(\nco_60kHz|nco_ii_0|ux000|acc|auto_generated|op_1~58 ),
	.shareout());
// synopsys translate_off
defparam \nco_60kHz|nco_ii_0|ux000|acc|auto_generated|op_1~57 .extended_lut = "off";
defparam \nco_60kHz|nco_ii_0|ux000|acc|auto_generated|op_1~57 .lut_mask = 64'h0000FFFF00000F0F;
defparam \nco_60kHz|nco_ii_0|ux000|acc|auto_generated|op_1~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y22_N47
dffeas \nco_60kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[17] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\nco_60kHz|nco_ii_0|ux000|acc|auto_generated|op_1~57_sumout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_60kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [17]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_60kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[17] .is_wysiwyg = "true";
defparam \nco_60kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y22_N48
cyclonev_lcell_comb \nco_60kHz|nco_ii_0|ux000|acc|auto_generated|op_1~53 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\nco_60kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\nco_60kHz|nco_ii_0|ux000|acc|auto_generated|op_1~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nco_60kHz|nco_ii_0|ux000|acc|auto_generated|op_1~53_sumout ),
	.cout(\nco_60kHz|nco_ii_0|ux000|acc|auto_generated|op_1~54 ),
	.shareout());
// synopsys translate_off
defparam \nco_60kHz|nco_ii_0|ux000|acc|auto_generated|op_1~53 .extended_lut = "off";
defparam \nco_60kHz|nco_ii_0|ux000|acc|auto_generated|op_1~53 .lut_mask = 64'h0000FFFF00000F0F;
defparam \nco_60kHz|nco_ii_0|ux000|acc|auto_generated|op_1~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y22_N50
dffeas \nco_60kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[18] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\nco_60kHz|nco_ii_0|ux000|acc|auto_generated|op_1~53_sumout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_60kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [18]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_60kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[18] .is_wysiwyg = "true";
defparam \nco_60kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y22_N51
cyclonev_lcell_comb \nco_60kHz|nco_ii_0|ux000|acc|auto_generated|op_1~49 (
	.dataa(gnd),
	.datab(!\nco_60kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [19]),
	.datac(!\nco_10kHz|nco_ii_0|ux000|phi_int_arr_reg [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\nco_60kHz|nco_ii_0|ux000|acc|auto_generated|op_1~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nco_60kHz|nco_ii_0|ux000|acc|auto_generated|op_1~49_sumout ),
	.cout(\nco_60kHz|nco_ii_0|ux000|acc|auto_generated|op_1~50 ),
	.shareout());
// synopsys translate_off
defparam \nco_60kHz|nco_ii_0|ux000|acc|auto_generated|op_1~49 .extended_lut = "off";
defparam \nco_60kHz|nco_ii_0|ux000|acc|auto_generated|op_1~49 .lut_mask = 64'h0000F0F000003333;
defparam \nco_60kHz|nco_ii_0|ux000|acc|auto_generated|op_1~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y22_N52
dffeas \nco_60kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[19] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\nco_60kHz|nco_ii_0|ux000|acc|auto_generated|op_1~49_sumout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_60kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [19]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_60kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[19] .is_wysiwyg = "true";
defparam \nco_60kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y22_N54
cyclonev_lcell_comb \nco_60kHz|nco_ii_0|ux000|acc|auto_generated|op_1~45 (
	.dataa(gnd),
	.datab(!\nco_10kHz|nco_ii_0|ux000|phi_int_arr_reg [11]),
	.datac(gnd),
	.datad(!\nco_60kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [20]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\nco_60kHz|nco_ii_0|ux000|acc|auto_generated|op_1~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nco_60kHz|nco_ii_0|ux000|acc|auto_generated|op_1~45_sumout ),
	.cout(\nco_60kHz|nco_ii_0|ux000|acc|auto_generated|op_1~46 ),
	.shareout());
// synopsys translate_off
defparam \nco_60kHz|nco_ii_0|ux000|acc|auto_generated|op_1~45 .extended_lut = "off";
defparam \nco_60kHz|nco_ii_0|ux000|acc|auto_generated|op_1~45 .lut_mask = 64'h0000CCCC000000FF;
defparam \nco_60kHz|nco_ii_0|ux000|acc|auto_generated|op_1~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y22_N55
dffeas \nco_60kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[20] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\nco_60kHz|nco_ii_0|ux000|acc|auto_generated|op_1~45_sumout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_60kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [20]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_60kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[20] .is_wysiwyg = "true";
defparam \nco_60kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y22_N57
cyclonev_lcell_comb \nco_60kHz|nco_ii_0|ux000|acc|auto_generated|op_1~41 (
	.dataa(!\nco_60kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [21]),
	.datab(gnd),
	.datac(!\nco_10kHz|nco_ii_0|ux000|phi_int_arr_reg [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\nco_60kHz|nco_ii_0|ux000|acc|auto_generated|op_1~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nco_60kHz|nco_ii_0|ux000|acc|auto_generated|op_1~41_sumout ),
	.cout(\nco_60kHz|nco_ii_0|ux000|acc|auto_generated|op_1~42 ),
	.shareout());
// synopsys translate_off
defparam \nco_60kHz|nco_ii_0|ux000|acc|auto_generated|op_1~41 .extended_lut = "off";
defparam \nco_60kHz|nco_ii_0|ux000|acc|auto_generated|op_1~41 .lut_mask = 64'h0000F0F000005555;
defparam \nco_60kHz|nco_ii_0|ux000|acc|auto_generated|op_1~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y22_N58
dffeas \nco_60kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[21] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\nco_60kHz|nco_ii_0|ux000|acc|auto_generated|op_1~41_sumout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_60kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [21]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_60kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[21] .is_wysiwyg = "true";
defparam \nco_60kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y21_N30
cyclonev_lcell_comb \nco_60kHz|nco_ii_0|ux000|acc|auto_generated|op_1~37 (
	.dataa(gnd),
	.datab(!\nco_60kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [22]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\nco_60kHz|nco_ii_0|ux000|acc|auto_generated|op_1~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nco_60kHz|nco_ii_0|ux000|acc|auto_generated|op_1~37_sumout ),
	.cout(\nco_60kHz|nco_ii_0|ux000|acc|auto_generated|op_1~38 ),
	.shareout());
// synopsys translate_off
defparam \nco_60kHz|nco_ii_0|ux000|acc|auto_generated|op_1~37 .extended_lut = "off";
defparam \nco_60kHz|nco_ii_0|ux000|acc|auto_generated|op_1~37 .lut_mask = 64'h0000FFFF00003333;
defparam \nco_60kHz|nco_ii_0|ux000|acc|auto_generated|op_1~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y21_N32
dffeas \nco_60kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[22] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\nco_60kHz|nco_ii_0|ux000|acc|auto_generated|op_1~37_sumout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_60kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [22]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_60kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[22] .is_wysiwyg = "true";
defparam \nco_60kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y21_N33
cyclonev_lcell_comb \nco_60kHz|nco_ii_0|ux000|acc|auto_generated|op_1~33 (
	.dataa(!\nco_60kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [23]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nco_10kHz|nco_ii_0|ux000|phi_int_arr_reg [11]),
	.datag(gnd),
	.cin(\nco_60kHz|nco_ii_0|ux000|acc|auto_generated|op_1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nco_60kHz|nco_ii_0|ux000|acc|auto_generated|op_1~33_sumout ),
	.cout(\nco_60kHz|nco_ii_0|ux000|acc|auto_generated|op_1~34 ),
	.shareout());
// synopsys translate_off
defparam \nco_60kHz|nco_ii_0|ux000|acc|auto_generated|op_1~33 .extended_lut = "off";
defparam \nco_60kHz|nco_ii_0|ux000|acc|auto_generated|op_1~33 .lut_mask = 64'h0000FF0000005555;
defparam \nco_60kHz|nco_ii_0|ux000|acc|auto_generated|op_1~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y21_N35
dffeas \nco_60kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[23] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\nco_60kHz|nco_ii_0|ux000|acc|auto_generated|op_1~33_sumout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_60kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [23]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_60kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[23] .is_wysiwyg = "true";
defparam \nco_60kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y21_N36
cyclonev_lcell_comb \nco_60kHz|nco_ii_0|ux000|acc|auto_generated|op_1~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\nco_60kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [24]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\nco_60kHz|nco_ii_0|ux000|acc|auto_generated|op_1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nco_60kHz|nco_ii_0|ux000|acc|auto_generated|op_1~1_sumout ),
	.cout(\nco_60kHz|nco_ii_0|ux000|acc|auto_generated|op_1~2 ),
	.shareout());
// synopsys translate_off
defparam \nco_60kHz|nco_ii_0|ux000|acc|auto_generated|op_1~1 .extended_lut = "off";
defparam \nco_60kHz|nco_ii_0|ux000|acc|auto_generated|op_1~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \nco_60kHz|nco_ii_0|ux000|acc|auto_generated|op_1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y21_N38
dffeas \nco_60kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[24] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\nco_60kHz|nco_ii_0|ux000|acc|auto_generated|op_1~1_sumout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_60kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [24]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_60kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[24] .is_wysiwyg = "true";
defparam \nco_60kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y21_N57
cyclonev_lcell_comb \nco_10kHz|nco_ii_0|ux001|Add0~1 (
	.dataa(!\nco_10kHz|nco_ii_0|ux001|lsfr_reg [13]),
	.datab(!\nco_10kHz|nco_ii_0|ux001|lsfr_reg [14]),
	.datac(!\nco_10kHz|nco_ii_0|ux001|lsfr_reg [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nco_10kHz|nco_ii_0|ux001|lsfr_reg [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nco_10kHz|nco_ii_0|ux001|Add0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nco_10kHz|nco_ii_0|ux001|Add0~1 .extended_lut = "off";
defparam \nco_10kHz|nco_ii_0|ux001|Add0~1 .lut_mask = 64'h3333333336363636;
defparam \nco_10kHz|nco_ii_0|ux001|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y21_N59
dffeas \nco_10kHz|nco_ii_0|ux001|dxxrv[2] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\nco_10kHz|nco_ii_0|ux001|Add0~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_10kHz|nco_ii_0|ux001|dxxrv [2]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_10kHz|nco_ii_0|ux001|dxxrv[2] .is_wysiwyg = "true";
defparam \nco_10kHz|nco_ii_0|ux001|dxxrv[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y21_N45
cyclonev_lcell_comb \nco_10kHz|nco_ii_0|ux001|Add0~2 (
	.dataa(!\nco_10kHz|nco_ii_0|ux001|lsfr_reg [12]),
	.datab(!\nco_10kHz|nco_ii_0|ux001|lsfr_reg [15]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nco_10kHz|nco_ii_0|ux001|lsfr_reg [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nco_10kHz|nco_ii_0|ux001|Add0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nco_10kHz|nco_ii_0|ux001|Add0~2 .extended_lut = "off";
defparam \nco_10kHz|nco_ii_0|ux001|Add0~2 .lut_mask = 64'h11111111EEEEEEEE;
defparam \nco_10kHz|nco_ii_0|ux001|Add0~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y21_N47
dffeas \nco_10kHz|nco_ii_0|ux001|dxxrv[1] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\nco_10kHz|nco_ii_0|ux001|Add0~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_10kHz|nco_ii_0|ux001|dxxrv [1]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_10kHz|nco_ii_0|ux001|dxxrv[1] .is_wysiwyg = "true";
defparam \nco_10kHz|nco_ii_0|ux001|dxxrv[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y21_N0
cyclonev_lcell_comb \nco_10kHz|nco_ii_0|ux001|lsfr_reg~4 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\nco_10kHz|nco_ii_0|ux001|lsfr_reg [15]),
	.dataf(!\nco_10kHz|nco_ii_0|ux001|lsfr_reg [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nco_10kHz|nco_ii_0|ux001|lsfr_reg~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nco_10kHz|nco_ii_0|ux001|lsfr_reg~4 .extended_lut = "off";
defparam \nco_10kHz|nco_ii_0|ux001|lsfr_reg~4 .lut_mask = 64'h0000FFFFFFFF0000;
defparam \nco_10kHz|nco_ii_0|ux001|lsfr_reg~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y21_N2
dffeas \nco_10kHz|nco_ii_0|ux001|dxxrv[0] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\nco_10kHz|nco_ii_0|ux001|lsfr_reg~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_10kHz|nco_ii_0|ux001|dxxrv [0]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_10kHz|nco_ii_0|ux001|dxxrv[0] .is_wysiwyg = "true";
defparam \nco_10kHz|nco_ii_0|ux001|dxxrv[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y21_N0
cyclonev_lcell_comb \nco_60kHz|nco_ii_0|ux002|Add0~50 (
	.dataa(gnd),
	.datab(!\nco_60kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [19]),
	.datac(!\nco_10kHz|nco_ii_0|ux001|dxxrv [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\nco_60kHz|nco_ii_0|ux002|Add0~50_cout ),
	.shareout());
// synopsys translate_off
defparam \nco_60kHz|nco_ii_0|ux002|Add0~50 .extended_lut = "off";
defparam \nco_60kHz|nco_ii_0|ux002|Add0~50 .lut_mask = 64'h0000CCCC00000F0F;
defparam \nco_60kHz|nco_ii_0|ux002|Add0~50 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y21_N3
cyclonev_lcell_comb \nco_60kHz|nco_ii_0|ux002|Add0~46 (
	.dataa(!\nco_60kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [20]),
	.datab(gnd),
	.datac(!\nco_10kHz|nco_ii_0|ux001|dxxrv [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\nco_60kHz|nco_ii_0|ux002|Add0~50_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\nco_60kHz|nco_ii_0|ux002|Add0~46_cout ),
	.shareout());
// synopsys translate_off
defparam \nco_60kHz|nco_ii_0|ux002|Add0~46 .extended_lut = "off";
defparam \nco_60kHz|nco_ii_0|ux002|Add0~46 .lut_mask = 64'h0000AAAA00000F0F;
defparam \nco_60kHz|nco_ii_0|ux002|Add0~46 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y21_N6
cyclonev_lcell_comb \nco_60kHz|nco_ii_0|ux002|Add0~42 (
	.dataa(gnd),
	.datab(!\nco_60kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [21]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nco_10kHz|nco_ii_0|ux001|dxxrv [2]),
	.datag(gnd),
	.cin(\nco_60kHz|nco_ii_0|ux002|Add0~46_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\nco_60kHz|nco_ii_0|ux002|Add0~42_cout ),
	.shareout());
// synopsys translate_off
defparam \nco_60kHz|nco_ii_0|ux002|Add0~42 .extended_lut = "off";
defparam \nco_60kHz|nco_ii_0|ux002|Add0~42 .lut_mask = 64'h0000FF0000003333;
defparam \nco_60kHz|nco_ii_0|ux002|Add0~42 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y21_N9
cyclonev_lcell_comb \nco_60kHz|nco_ii_0|ux002|Add0~38 (
	.dataa(!\nco_10kHz|nco_ii_0|ux001|dxxrv [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nco_60kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [22]),
	.datag(gnd),
	.cin(\nco_60kHz|nco_ii_0|ux002|Add0~42_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\nco_60kHz|nco_ii_0|ux002|Add0~38_cout ),
	.shareout());
// synopsys translate_off
defparam \nco_60kHz|nco_ii_0|ux002|Add0~38 .extended_lut = "off";
defparam \nco_60kHz|nco_ii_0|ux002|Add0~38 .lut_mask = 64'h0000FF0000005555;
defparam \nco_60kHz|nco_ii_0|ux002|Add0~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y21_N12
cyclonev_lcell_comb \nco_60kHz|nco_ii_0|ux002|Add0~34 (
	.dataa(!\nco_10kHz|nco_ii_0|ux001|dxxrv [3]),
	.datab(gnd),
	.datac(!\nco_60kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [23]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\nco_60kHz|nco_ii_0|ux002|Add0~38_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\nco_60kHz|nco_ii_0|ux002|Add0~34_cout ),
	.shareout());
// synopsys translate_off
defparam \nco_60kHz|nco_ii_0|ux002|Add0~34 .extended_lut = "off";
defparam \nco_60kHz|nco_ii_0|ux002|Add0~34 .lut_mask = 64'h0000F0F000005555;
defparam \nco_60kHz|nco_ii_0|ux002|Add0~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y21_N15
cyclonev_lcell_comb \nco_60kHz|nco_ii_0|ux002|Add0~1 (
	.dataa(!\nco_10kHz|nco_ii_0|ux001|dxxrv [3]),
	.datab(gnd),
	.datac(!\nco_60kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [24]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\nco_60kHz|nco_ii_0|ux002|Add0~34_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\nco_60kHz|nco_ii_0|ux002|Add0~1_sumout ),
	.cout(\nco_60kHz|nco_ii_0|ux002|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \nco_60kHz|nco_ii_0|ux002|Add0~1 .extended_lut = "off";
defparam \nco_60kHz|nco_ii_0|ux002|Add0~1 .lut_mask = 64'h0000F0F000005555;
defparam \nco_60kHz|nco_ii_0|ux002|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y21_N16
dffeas \nco_60kHz|nco_ii_0|ux002|phi_dither_out_w[5] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\nco_60kHz|nco_ii_0|ux002|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_60kHz|nco_ii_0|ux002|phi_dither_out_w [5]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_60kHz|nco_ii_0|ux002|phi_dither_out_w[5] .is_wysiwyg = "true";
defparam \nco_60kHz|nco_ii_0|ux002|phi_dither_out_w[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y19_N47
dffeas \nco_60kHz|nco_ii_0|ux002|dxxpdo[5] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\nco_60kHz|nco_ii_0|ux002|phi_dither_out_w [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\SW[0]~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_60kHz|nco_ii_0|ux002|dxxpdo [5]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_60kHz|nco_ii_0|ux002|dxxpdo[5] .is_wysiwyg = "true";
defparam \nco_60kHz|nco_ii_0|ux002|dxxpdo[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y19_N43
dffeas \nco_60kHz|nco_ii_0|ux009|rom_add[0] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\nco_60kHz|nco_ii_0|ux002|dxxpdo [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\SW[0]~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_60kHz|nco_ii_0|ux009|rom_add [0]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_60kHz|nco_ii_0|ux009|rom_add[0] .is_wysiwyg = "true";
defparam \nco_60kHz|nco_ii_0|ux009|rom_add[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y21_N39
cyclonev_lcell_comb \nco_60kHz|nco_ii_0|ux000|acc|auto_generated|op_1~5 (
	.dataa(!\nco_10kHz|nco_ii_0|ux000|phi_int_arr_reg [11]),
	.datab(gnd),
	.datac(!\nco_60kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [25]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\nco_60kHz|nco_ii_0|ux000|acc|auto_generated|op_1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nco_60kHz|nco_ii_0|ux000|acc|auto_generated|op_1~5_sumout ),
	.cout(\nco_60kHz|nco_ii_0|ux000|acc|auto_generated|op_1~6 ),
	.shareout());
// synopsys translate_off
defparam \nco_60kHz|nco_ii_0|ux000|acc|auto_generated|op_1~5 .extended_lut = "off";
defparam \nco_60kHz|nco_ii_0|ux000|acc|auto_generated|op_1~5 .lut_mask = 64'h0000AAAA00000F0F;
defparam \nco_60kHz|nco_ii_0|ux000|acc|auto_generated|op_1~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y21_N41
dffeas \nco_60kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[25] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\nco_60kHz|nco_ii_0|ux000|acc|auto_generated|op_1~5_sumout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_60kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [25]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_60kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[25] .is_wysiwyg = "true";
defparam \nco_60kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y21_N18
cyclonev_lcell_comb \nco_60kHz|nco_ii_0|ux002|Add0~5 (
	.dataa(!\nco_10kHz|nco_ii_0|ux001|dxxrv [3]),
	.datab(gnd),
	.datac(!\nco_60kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [25]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\nco_60kHz|nco_ii_0|ux002|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nco_60kHz|nco_ii_0|ux002|Add0~5_sumout ),
	.cout(\nco_60kHz|nco_ii_0|ux002|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \nco_60kHz|nco_ii_0|ux002|Add0~5 .extended_lut = "off";
defparam \nco_60kHz|nco_ii_0|ux002|Add0~5 .lut_mask = 64'h0000F0F000005555;
defparam \nco_60kHz|nco_ii_0|ux002|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y21_N20
dffeas \nco_60kHz|nco_ii_0|ux002|phi_dither_out_w[6] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\nco_60kHz|nco_ii_0|ux002|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_60kHz|nco_ii_0|ux002|phi_dither_out_w [6]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_60kHz|nco_ii_0|ux002|phi_dither_out_w[6] .is_wysiwyg = "true";
defparam \nco_60kHz|nco_ii_0|ux002|phi_dither_out_w[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y19_N48
cyclonev_lcell_comb \nco_60kHz|nco_ii_0|ux002|dxxpdo[6]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nco_60kHz|nco_ii_0|ux002|phi_dither_out_w [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nco_60kHz|nco_ii_0|ux002|dxxpdo[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nco_60kHz|nco_ii_0|ux002|dxxpdo[6]~feeder .extended_lut = "off";
defparam \nco_60kHz|nco_ii_0|ux002|dxxpdo[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \nco_60kHz|nco_ii_0|ux002|dxxpdo[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y19_N50
dffeas \nco_60kHz|nco_ii_0|ux002|dxxpdo[6] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\nco_60kHz|nco_ii_0|ux002|dxxpdo[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_60kHz|nco_ii_0|ux002|dxxpdo [6]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_60kHz|nco_ii_0|ux002|dxxpdo[6] .is_wysiwyg = "true";
defparam \nco_60kHz|nco_ii_0|ux002|dxxpdo[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y19_N51
cyclonev_lcell_comb \nco_60kHz|nco_ii_0|ux009|rom_add[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nco_60kHz|nco_ii_0|ux002|dxxpdo [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nco_60kHz|nco_ii_0|ux009|rom_add[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nco_60kHz|nco_ii_0|ux009|rom_add[1]~feeder .extended_lut = "off";
defparam \nco_60kHz|nco_ii_0|ux009|rom_add[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \nco_60kHz|nco_ii_0|ux009|rom_add[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y19_N52
dffeas \nco_60kHz|nco_ii_0|ux009|rom_add[1] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\nco_60kHz|nco_ii_0|ux009|rom_add[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_60kHz|nco_ii_0|ux009|rom_add [1]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_60kHz|nco_ii_0|ux009|rom_add[1] .is_wysiwyg = "true";
defparam \nco_60kHz|nco_ii_0|ux009|rom_add[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y21_N42
cyclonev_lcell_comb \nco_60kHz|nco_ii_0|ux000|acc|auto_generated|op_1~9 (
	.dataa(gnd),
	.datab(!\nco_60kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [26]),
	.datac(!\nco_10kHz|nco_ii_0|ux000|phi_int_arr_reg [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\nco_60kHz|nco_ii_0|ux000|acc|auto_generated|op_1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nco_60kHz|nco_ii_0|ux000|acc|auto_generated|op_1~9_sumout ),
	.cout(\nco_60kHz|nco_ii_0|ux000|acc|auto_generated|op_1~10 ),
	.shareout());
// synopsys translate_off
defparam \nco_60kHz|nco_ii_0|ux000|acc|auto_generated|op_1~9 .extended_lut = "off";
defparam \nco_60kHz|nco_ii_0|ux000|acc|auto_generated|op_1~9 .lut_mask = 64'h0000F0F000003333;
defparam \nco_60kHz|nco_ii_0|ux000|acc|auto_generated|op_1~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y21_N44
dffeas \nco_60kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[26] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\nco_60kHz|nco_ii_0|ux000|acc|auto_generated|op_1~9_sumout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_60kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [26]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_60kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[26] .is_wysiwyg = "true";
defparam \nco_60kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y21_N21
cyclonev_lcell_comb \nco_60kHz|nco_ii_0|ux002|Add0~9 (
	.dataa(!\nco_10kHz|nco_ii_0|ux001|dxxrv [3]),
	.datab(gnd),
	.datac(!\nco_60kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [26]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\nco_60kHz|nco_ii_0|ux002|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nco_60kHz|nco_ii_0|ux002|Add0~9_sumout ),
	.cout(\nco_60kHz|nco_ii_0|ux002|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \nco_60kHz|nco_ii_0|ux002|Add0~9 .extended_lut = "off";
defparam \nco_60kHz|nco_ii_0|ux002|Add0~9 .lut_mask = 64'h0000F0F000005555;
defparam \nco_60kHz|nco_ii_0|ux002|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y21_N23
dffeas \nco_60kHz|nco_ii_0|ux002|phi_dither_out_w[7] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\nco_60kHz|nco_ii_0|ux002|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_60kHz|nco_ii_0|ux002|phi_dither_out_w [7]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_60kHz|nco_ii_0|ux002|phi_dither_out_w[7] .is_wysiwyg = "true";
defparam \nco_60kHz|nco_ii_0|ux002|phi_dither_out_w[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y21_N44
dffeas \nco_60kHz|nco_ii_0|ux002|dxxpdo[7] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\nco_60kHz|nco_ii_0|ux002|phi_dither_out_w [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\SW[0]~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_60kHz|nco_ii_0|ux002|dxxpdo [7]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_60kHz|nco_ii_0|ux002|dxxpdo[7] .is_wysiwyg = "true";
defparam \nco_60kHz|nco_ii_0|ux002|dxxpdo[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y21_N54
cyclonev_lcell_comb \nco_60kHz|nco_ii_0|ux009|rom_add[2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nco_60kHz|nco_ii_0|ux002|dxxpdo [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nco_60kHz|nco_ii_0|ux009|rom_add[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nco_60kHz|nco_ii_0|ux009|rom_add[2]~feeder .extended_lut = "off";
defparam \nco_60kHz|nco_ii_0|ux009|rom_add[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \nco_60kHz|nco_ii_0|ux009|rom_add[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y21_N56
dffeas \nco_60kHz|nco_ii_0|ux009|rom_add[2] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\nco_60kHz|nco_ii_0|ux009|rom_add[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_60kHz|nco_ii_0|ux009|rom_add [2]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_60kHz|nco_ii_0|ux009|rom_add[2] .is_wysiwyg = "true";
defparam \nco_60kHz|nco_ii_0|ux009|rom_add[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y21_N45
cyclonev_lcell_comb \nco_60kHz|nco_ii_0|ux000|acc|auto_generated|op_1~13 (
	.dataa(!\nco_10kHz|nco_ii_0|ux000|phi_int_arr_reg [11]),
	.datab(gnd),
	.datac(!\nco_60kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [27]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\nco_60kHz|nco_ii_0|ux000|acc|auto_generated|op_1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nco_60kHz|nco_ii_0|ux000|acc|auto_generated|op_1~13_sumout ),
	.cout(\nco_60kHz|nco_ii_0|ux000|acc|auto_generated|op_1~14 ),
	.shareout());
// synopsys translate_off
defparam \nco_60kHz|nco_ii_0|ux000|acc|auto_generated|op_1~13 .extended_lut = "off";
defparam \nco_60kHz|nco_ii_0|ux000|acc|auto_generated|op_1~13 .lut_mask = 64'h0000AAAA00000F0F;
defparam \nco_60kHz|nco_ii_0|ux000|acc|auto_generated|op_1~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y21_N47
dffeas \nco_60kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[27] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\nco_60kHz|nco_ii_0|ux000|acc|auto_generated|op_1~13_sumout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_60kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [27]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_60kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[27] .is_wysiwyg = "true";
defparam \nco_60kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y21_N24
cyclonev_lcell_comb \nco_60kHz|nco_ii_0|ux002|Add0~13 (
	.dataa(!\nco_10kHz|nco_ii_0|ux001|dxxrv [3]),
	.datab(gnd),
	.datac(!\nco_60kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [27]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\nco_60kHz|nco_ii_0|ux002|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nco_60kHz|nco_ii_0|ux002|Add0~13_sumout ),
	.cout(\nco_60kHz|nco_ii_0|ux002|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \nco_60kHz|nco_ii_0|ux002|Add0~13 .extended_lut = "off";
defparam \nco_60kHz|nco_ii_0|ux002|Add0~13 .lut_mask = 64'h0000F0F000005555;
defparam \nco_60kHz|nco_ii_0|ux002|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y21_N26
dffeas \nco_60kHz|nco_ii_0|ux002|phi_dither_out_w[8] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\nco_60kHz|nco_ii_0|ux002|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_60kHz|nco_ii_0|ux002|phi_dither_out_w [8]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_60kHz|nco_ii_0|ux002|phi_dither_out_w[8] .is_wysiwyg = "true";
defparam \nco_60kHz|nco_ii_0|ux002|phi_dither_out_w[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y21_N41
dffeas \nco_60kHz|nco_ii_0|ux002|dxxpdo[8] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\nco_60kHz|nco_ii_0|ux002|phi_dither_out_w [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\SW[0]~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_60kHz|nco_ii_0|ux002|dxxpdo [8]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_60kHz|nco_ii_0|ux002|dxxpdo[8] .is_wysiwyg = "true";
defparam \nco_60kHz|nco_ii_0|ux002|dxxpdo[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y21_N57
cyclonev_lcell_comb \nco_60kHz|nco_ii_0|ux009|rom_add[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nco_60kHz|nco_ii_0|ux002|dxxpdo [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nco_60kHz|nco_ii_0|ux009|rom_add[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nco_60kHz|nco_ii_0|ux009|rom_add[3]~feeder .extended_lut = "off";
defparam \nco_60kHz|nco_ii_0|ux009|rom_add[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \nco_60kHz|nco_ii_0|ux009|rom_add[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y21_N58
dffeas \nco_60kHz|nco_ii_0|ux009|rom_add[3] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\nco_60kHz|nco_ii_0|ux009|rom_add[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_60kHz|nco_ii_0|ux009|rom_add [3]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_60kHz|nco_ii_0|ux009|rom_add[3] .is_wysiwyg = "true";
defparam \nco_60kHz|nco_ii_0|ux009|rom_add[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y21_N48
cyclonev_lcell_comb \nco_60kHz|nco_ii_0|ux000|acc|auto_generated|op_1~17 (
	.dataa(!\nco_10kHz|nco_ii_0|ux000|phi_int_arr_reg [11]),
	.datab(gnd),
	.datac(!\nco_60kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [28]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\nco_60kHz|nco_ii_0|ux000|acc|auto_generated|op_1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nco_60kHz|nco_ii_0|ux000|acc|auto_generated|op_1~17_sumout ),
	.cout(\nco_60kHz|nco_ii_0|ux000|acc|auto_generated|op_1~18 ),
	.shareout());
// synopsys translate_off
defparam \nco_60kHz|nco_ii_0|ux000|acc|auto_generated|op_1~17 .extended_lut = "off";
defparam \nco_60kHz|nco_ii_0|ux000|acc|auto_generated|op_1~17 .lut_mask = 64'h0000AAAA00000F0F;
defparam \nco_60kHz|nco_ii_0|ux000|acc|auto_generated|op_1~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y21_N50
dffeas \nco_60kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[28] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\nco_60kHz|nco_ii_0|ux000|acc|auto_generated|op_1~17_sumout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_60kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [28]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_60kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[28] .is_wysiwyg = "true";
defparam \nco_60kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y21_N27
cyclonev_lcell_comb \nco_60kHz|nco_ii_0|ux002|Add0~17 (
	.dataa(!\nco_10kHz|nco_ii_0|ux001|dxxrv [3]),
	.datab(gnd),
	.datac(!\nco_60kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [28]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\nco_60kHz|nco_ii_0|ux002|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nco_60kHz|nco_ii_0|ux002|Add0~17_sumout ),
	.cout(\nco_60kHz|nco_ii_0|ux002|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \nco_60kHz|nco_ii_0|ux002|Add0~17 .extended_lut = "off";
defparam \nco_60kHz|nco_ii_0|ux002|Add0~17 .lut_mask = 64'h0000F0F000005555;
defparam \nco_60kHz|nco_ii_0|ux002|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y21_N28
dffeas \nco_60kHz|nco_ii_0|ux002|phi_dither_out_w[9] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\nco_60kHz|nco_ii_0|ux002|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_60kHz|nco_ii_0|ux002|phi_dither_out_w [9]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_60kHz|nco_ii_0|ux002|phi_dither_out_w[9] .is_wysiwyg = "true";
defparam \nco_60kHz|nco_ii_0|ux002|phi_dither_out_w[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y19_N57
cyclonev_lcell_comb \nco_60kHz|nco_ii_0|ux002|dxxpdo[9]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nco_60kHz|nco_ii_0|ux002|phi_dither_out_w [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nco_60kHz|nco_ii_0|ux002|dxxpdo[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nco_60kHz|nco_ii_0|ux002|dxxpdo[9]~feeder .extended_lut = "off";
defparam \nco_60kHz|nco_ii_0|ux002|dxxpdo[9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \nco_60kHz|nco_ii_0|ux002|dxxpdo[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y19_N59
dffeas \nco_60kHz|nco_ii_0|ux002|dxxpdo[9] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\nco_60kHz|nco_ii_0|ux002|dxxpdo[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_60kHz|nco_ii_0|ux002|dxxpdo [9]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_60kHz|nco_ii_0|ux002|dxxpdo[9] .is_wysiwyg = "true";
defparam \nco_60kHz|nco_ii_0|ux002|dxxpdo[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y19_N55
dffeas \nco_60kHz|nco_ii_0|ux009|rom_add[4] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\nco_60kHz|nco_ii_0|ux002|dxxpdo [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\SW[0]~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_60kHz|nco_ii_0|ux009|rom_add [4]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_60kHz|nco_ii_0|ux009|rom_add[4] .is_wysiwyg = "true";
defparam \nco_60kHz|nco_ii_0|ux009|rom_add[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y21_N51
cyclonev_lcell_comb \nco_60kHz|nco_ii_0|ux000|acc|auto_generated|op_1~21 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nco_60kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [29]),
	.datag(gnd),
	.cin(\nco_60kHz|nco_ii_0|ux000|acc|auto_generated|op_1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nco_60kHz|nco_ii_0|ux000|acc|auto_generated|op_1~21_sumout ),
	.cout(\nco_60kHz|nco_ii_0|ux000|acc|auto_generated|op_1~22 ),
	.shareout());
// synopsys translate_off
defparam \nco_60kHz|nco_ii_0|ux000|acc|auto_generated|op_1~21 .extended_lut = "off";
defparam \nco_60kHz|nco_ii_0|ux000|acc|auto_generated|op_1~21 .lut_mask = 64'h0000FF0000000000;
defparam \nco_60kHz|nco_ii_0|ux000|acc|auto_generated|op_1~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y21_N53
dffeas \nco_60kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[29] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\nco_60kHz|nco_ii_0|ux000|acc|auto_generated|op_1~21_sumout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_60kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [29]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_60kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[29] .is_wysiwyg = "true";
defparam \nco_60kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y21_N30
cyclonev_lcell_comb \nco_60kHz|nco_ii_0|ux002|Add0~21 (
	.dataa(!\nco_10kHz|nco_ii_0|ux001|dxxrv [3]),
	.datab(gnd),
	.datac(!\nco_60kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [29]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\nco_60kHz|nco_ii_0|ux002|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nco_60kHz|nco_ii_0|ux002|Add0~21_sumout ),
	.cout(\nco_60kHz|nco_ii_0|ux002|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \nco_60kHz|nco_ii_0|ux002|Add0~21 .extended_lut = "off";
defparam \nco_60kHz|nco_ii_0|ux002|Add0~21 .lut_mask = 64'h0000F0F000005555;
defparam \nco_60kHz|nco_ii_0|ux002|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y21_N32
dffeas \nco_60kHz|nco_ii_0|ux002|phi_dither_out_w[10] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\nco_60kHz|nco_ii_0|ux002|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_60kHz|nco_ii_0|ux002|phi_dither_out_w [10]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_60kHz|nco_ii_0|ux002|phi_dither_out_w[10] .is_wysiwyg = "true";
defparam \nco_60kHz|nco_ii_0|ux002|phi_dither_out_w[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y21_N48
cyclonev_lcell_comb \nco_60kHz|nco_ii_0|ux002|dxxpdo[10]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nco_60kHz|nco_ii_0|ux002|phi_dither_out_w [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nco_60kHz|nco_ii_0|ux002|dxxpdo[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nco_60kHz|nco_ii_0|ux002|dxxpdo[10]~feeder .extended_lut = "off";
defparam \nco_60kHz|nco_ii_0|ux002|dxxpdo[10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \nco_60kHz|nco_ii_0|ux002|dxxpdo[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y21_N50
dffeas \nco_60kHz|nco_ii_0|ux002|dxxpdo[10] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\nco_60kHz|nco_ii_0|ux002|dxxpdo[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_60kHz|nco_ii_0|ux002|dxxpdo [10]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_60kHz|nco_ii_0|ux002|dxxpdo[10] .is_wysiwyg = "true";
defparam \nco_60kHz|nco_ii_0|ux002|dxxpdo[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y21_N51
cyclonev_lcell_comb \nco_60kHz|nco_ii_0|ux009|rom_add[5]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nco_60kHz|nco_ii_0|ux002|dxxpdo [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nco_60kHz|nco_ii_0|ux009|rom_add[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nco_60kHz|nco_ii_0|ux009|rom_add[5]~feeder .extended_lut = "off";
defparam \nco_60kHz|nco_ii_0|ux009|rom_add[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \nco_60kHz|nco_ii_0|ux009|rom_add[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y21_N52
dffeas \nco_60kHz|nco_ii_0|ux009|rom_add[5] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\nco_60kHz|nco_ii_0|ux009|rom_add[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_60kHz|nco_ii_0|ux009|rom_add [5]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_60kHz|nco_ii_0|ux009|rom_add[5] .is_wysiwyg = "true";
defparam \nco_60kHz|nco_ii_0|ux009|rom_add[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y21_N54
cyclonev_lcell_comb \nco_60kHz|nco_ii_0|ux000|acc|auto_generated|op_1~25 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\nco_60kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [30]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\nco_60kHz|nco_ii_0|ux000|acc|auto_generated|op_1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nco_60kHz|nco_ii_0|ux000|acc|auto_generated|op_1~25_sumout ),
	.cout(\nco_60kHz|nco_ii_0|ux000|acc|auto_generated|op_1~26 ),
	.shareout());
// synopsys translate_off
defparam \nco_60kHz|nco_ii_0|ux000|acc|auto_generated|op_1~25 .extended_lut = "off";
defparam \nco_60kHz|nco_ii_0|ux000|acc|auto_generated|op_1~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \nco_60kHz|nco_ii_0|ux000|acc|auto_generated|op_1~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y21_N56
dffeas \nco_60kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[30] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\nco_60kHz|nco_ii_0|ux000|acc|auto_generated|op_1~25_sumout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_60kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [30]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_60kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[30] .is_wysiwyg = "true";
defparam \nco_60kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y21_N33
cyclonev_lcell_comb \nco_60kHz|nco_ii_0|ux002|Add0~25 (
	.dataa(!\nco_10kHz|nco_ii_0|ux001|dxxrv [3]),
	.datab(gnd),
	.datac(!\nco_60kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [30]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\nco_60kHz|nco_ii_0|ux002|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nco_60kHz|nco_ii_0|ux002|Add0~25_sumout ),
	.cout(\nco_60kHz|nco_ii_0|ux002|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \nco_60kHz|nco_ii_0|ux002|Add0~25 .extended_lut = "off";
defparam \nco_60kHz|nco_ii_0|ux002|Add0~25 .lut_mask = 64'h0000F0F000005555;
defparam \nco_60kHz|nco_ii_0|ux002|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y21_N34
dffeas \nco_60kHz|nco_ii_0|ux002|phi_dither_out_w[11] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\nco_60kHz|nco_ii_0|ux002|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_60kHz|nco_ii_0|ux002|phi_dither_out_w [11]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_60kHz|nco_ii_0|ux002|phi_dither_out_w[11] .is_wysiwyg = "true";
defparam \nco_60kHz|nco_ii_0|ux002|phi_dither_out_w[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y19_N24
cyclonev_lcell_comb \nco_60kHz|nco_ii_0|ux002|dxxpdo[11]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nco_60kHz|nco_ii_0|ux002|phi_dither_out_w [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nco_60kHz|nco_ii_0|ux002|dxxpdo[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nco_60kHz|nco_ii_0|ux002|dxxpdo[11]~feeder .extended_lut = "off";
defparam \nco_60kHz|nco_ii_0|ux002|dxxpdo[11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \nco_60kHz|nco_ii_0|ux002|dxxpdo[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y19_N26
dffeas \nco_60kHz|nco_ii_0|ux002|dxxpdo[11] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\nco_60kHz|nco_ii_0|ux002|dxxpdo[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_60kHz|nco_ii_0|ux002|dxxpdo [11]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_60kHz|nco_ii_0|ux002|dxxpdo[11] .is_wysiwyg = "true";
defparam \nco_60kHz|nco_ii_0|ux002|dxxpdo[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y19_N27
cyclonev_lcell_comb \nco_60kHz|nco_ii_0|ux009|rom_add[6]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nco_60kHz|nco_ii_0|ux002|dxxpdo [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nco_60kHz|nco_ii_0|ux009|rom_add[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nco_60kHz|nco_ii_0|ux009|rom_add[6]~feeder .extended_lut = "off";
defparam \nco_60kHz|nco_ii_0|ux009|rom_add[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \nco_60kHz|nco_ii_0|ux009|rom_add[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y19_N28
dffeas \nco_60kHz|nco_ii_0|ux009|rom_add[6] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\nco_60kHz|nco_ii_0|ux009|rom_add[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_60kHz|nco_ii_0|ux009|rom_add [6]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_60kHz|nco_ii_0|ux009|rom_add[6] .is_wysiwyg = "true";
defparam \nco_60kHz|nco_ii_0|ux009|rom_add[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y21_N57
cyclonev_lcell_comb \nco_60kHz|nco_ii_0|ux000|acc|auto_generated|op_1~29 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\nco_60kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [31]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\nco_60kHz|nco_ii_0|ux000|acc|auto_generated|op_1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nco_60kHz|nco_ii_0|ux000|acc|auto_generated|op_1~29_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nco_60kHz|nco_ii_0|ux000|acc|auto_generated|op_1~29 .extended_lut = "off";
defparam \nco_60kHz|nco_ii_0|ux000|acc|auto_generated|op_1~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \nco_60kHz|nco_ii_0|ux000|acc|auto_generated|op_1~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y21_N59
dffeas \nco_60kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[31] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\nco_60kHz|nco_ii_0|ux000|acc|auto_generated|op_1~29_sumout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_60kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [31]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_60kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[31] .is_wysiwyg = "true";
defparam \nco_60kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y21_N36
cyclonev_lcell_comb \nco_60kHz|nco_ii_0|ux002|Add0~29 (
	.dataa(gnd),
	.datab(!\nco_60kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [31]),
	.datac(!\nco_10kHz|nco_ii_0|ux001|dxxrv [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\nco_60kHz|nco_ii_0|ux002|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nco_60kHz|nco_ii_0|ux002|Add0~29_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nco_60kHz|nco_ii_0|ux002|Add0~29 .extended_lut = "off";
defparam \nco_60kHz|nco_ii_0|ux002|Add0~29 .lut_mask = 64'h0000CCCC00000F0F;
defparam \nco_60kHz|nco_ii_0|ux002|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y21_N37
dffeas \nco_60kHz|nco_ii_0|ux002|phi_dither_out_w[12] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\nco_60kHz|nco_ii_0|ux002|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_60kHz|nco_ii_0|ux002|phi_dither_out_w [12]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_60kHz|nco_ii_0|ux002|phi_dither_out_w[12] .is_wysiwyg = "true";
defparam \nco_60kHz|nco_ii_0|ux002|phi_dither_out_w[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y19_N35
dffeas \nco_60kHz|nco_ii_0|ux002|dxxpdo[12] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\nco_60kHz|nco_ii_0|ux002|phi_dither_out_w [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\SW[0]~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_60kHz|nco_ii_0|ux002|dxxpdo [12]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_60kHz|nco_ii_0|ux002|dxxpdo[12] .is_wysiwyg = "true";
defparam \nco_60kHz|nco_ii_0|ux002|dxxpdo[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y19_N30
cyclonev_lcell_comb \nco_60kHz|nco_ii_0|ux009|rom_add[7]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nco_60kHz|nco_ii_0|ux002|dxxpdo [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nco_60kHz|nco_ii_0|ux009|rom_add[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nco_60kHz|nco_ii_0|ux009|rom_add[7]~feeder .extended_lut = "off";
defparam \nco_60kHz|nco_ii_0|ux009|rom_add[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \nco_60kHz|nco_ii_0|ux009|rom_add[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y19_N31
dffeas \nco_60kHz|nco_ii_0|ux009|rom_add[7] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\nco_60kHz|nco_ii_0|ux009|rom_add[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_60kHz|nco_ii_0|ux009|rom_add [7]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_60kHz|nco_ii_0|ux009|rom_add[7] .is_wysiwyg = "true";
defparam \nco_60kHz|nco_ii_0|ux009|rom_add[7] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y19_N0
cyclonev_ram_block \nco_60kHz|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(20'b00000000000000000000),
	.portaaddr({\nco_60kHz|nco_ii_0|ux009|rom_add [7],\nco_60kHz|nco_ii_0|ux009|rom_add [6],\nco_60kHz|nco_ii_0|ux009|rom_add [5],\nco_60kHz|nco_ii_0|ux009|rom_add [4],\nco_60kHz|nco_ii_0|ux009|rom_add [3],\nco_60kHz|nco_ii_0|ux009|rom_add [2],\nco_60kHz|nco_ii_0|ux009|rom_add [1],
\nco_60kHz|nco_ii_0|ux009|rom_add [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(20'b00000000000000000000),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\nco_60kHz|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \nco_60kHz|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \nco_60kHz|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a0 .clk0_input_clock_enable = "ena0";
defparam \nco_60kHz|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a0 .clk0_output_clock_enable = "ena0";
defparam \nco_60kHz|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \nco_60kHz|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \nco_60kHz|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a0 .init_file = "nco15bit_nco_ii_0_sin.hex";
defparam \nco_60kHz|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \nco_60kHz|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a0 .logical_ram_name = "nco15bit:nco_60kHz|nco15bit_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_79g1:auto_generated|ALTSYNCRAM";
defparam \nco_60kHz|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \nco_60kHz|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \nco_60kHz|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a0 .port_a_address_width = 8;
defparam \nco_60kHz|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \nco_60kHz|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \nco_60kHz|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \nco_60kHz|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a0 .port_a_data_width = 20;
defparam \nco_60kHz|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \nco_60kHz|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \nco_60kHz|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a0 .port_a_last_address = 255;
defparam \nco_60kHz|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 256;
defparam \nco_60kHz|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 15;
defparam \nco_60kHz|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \nco_60kHz|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \nco_60kHz|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a0 .port_b_address_width = 8;
defparam \nco_60kHz|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a0 .port_b_data_width = 20;
defparam \nco_60kHz|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \nco_60kHz|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a0 .mem_init2 = "07E6E07CDC07B4B079BA0782B0769C0750F07384071FA0707306EEE06D6C06BED06A71068F80678206611064A30633A061D50607505F1905DC305C7205B27059E1058A1057670563305506053DF052BF051A70509504F8B04E8804D8D04C9904BAE04ACA049EF0491C048510478F046D6046260457F044E00444B043BF0433C0";
defparam \nco_60kHz|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a0 .mem_init1 = "42C204252041EC0418F0413C040F2040B20407C040500402D04015040060400104006040150402D040500407C040B2040F20413C0418F041EC04252042C20433C043BF0444B044E00457F04626046D60478F048510491C049EF04ACA04BAE04C9904D8D04E8804F8B05095051A7052BF053DF055060563305767058A1059E105B2705C7205DC305F1906075061D50633A064A30661106782068F806A7106BED06D6C06EEE07073071FA073840750F0769C0782B079BA07B4B07CDC07E6E000000019200324004B500646007D50096400AF100C7C00E0600F8D0111201294014130158F017080187E019EF01B5D01CC601E2B01F8B020E70223D0238E024D9026";
defparam \nco_60kHz|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a0 .mem_init0 = "1F0275F02899029CD02AFA02C2102D4102E5902F6B03075031780327303367034520353603611036E4037AF038710392A039DA03A8103B2003BB503C4103CC403D3E03DAE03E1403E7103EC403F0E03F4E03F8403FB003FD303FEB03FFA03FFF03FFA03FEB03FD303FB003F8403F4E03F0E03EC403E7103E1403DAE03D3E03CC403C4103BB503B2003A81039DA0392A03871037AF036E40361103536034520336703273031780307502F6B02E5902D4102C2102AFA029CD028990275F0261F024D90238E0223D020E701F8B01E2B01CC601B5D019EF0187E017080158F01413012940111200F8D00E0600C7C00AF100964007D500646004B5003240019200000";
// synopsys translate_on

// Location: LABCELL_X29_Y18_N36
cyclonev_lcell_comb \nco_60kHz|nco_ii_0|ux122|data_out[0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nco_60kHz|nco_ii_0|ux0120|altsyncram_component0|auto_generated|q_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nco_60kHz|nco_ii_0|ux122|data_out[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nco_60kHz|nco_ii_0|ux122|data_out[0]~feeder .extended_lut = "off";
defparam \nco_60kHz|nco_ii_0|ux122|data_out[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \nco_60kHz|nco_ii_0|ux122|data_out[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y18_N37
dffeas \nco_60kHz|nco_ii_0|ux122|data_out[0] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\nco_60kHz|nco_ii_0|ux122|data_out[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_60kHz|nco_ii_0|ux122|data_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_60kHz|nco_ii_0|ux122|data_out[0] .is_wysiwyg = "true";
defparam \nco_60kHz|nco_ii_0|ux122|data_out[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y22_N0
cyclonev_lcell_comb \nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~121 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\nco_10kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nco_10kHz|nco_ii_0|ux000|phi_int_arr_reg [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~121_sumout ),
	.cout(\nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~122 ),
	.shareout());
// synopsys translate_off
defparam \nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~121 .extended_lut = "off";
defparam \nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~121 .lut_mask = 64'h0000FF0000000F0F;
defparam \nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~121 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y22_N2
dffeas \nco_10kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[1] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~121_sumout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_10kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [1]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_10kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[1] .is_wysiwyg = "true";
defparam \nco_10kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y22_N3
cyclonev_lcell_comb \nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~117 (
	.dataa(!\nco_10kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~117_sumout ),
	.cout(\nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~118 ),
	.shareout());
// synopsys translate_off
defparam \nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~117 .extended_lut = "off";
defparam \nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~117 .lut_mask = 64'h0000FFFF00005555;
defparam \nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~117 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y22_N5
dffeas \nco_10kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[2] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~117_sumout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_10kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [2]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_10kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[2] .is_wysiwyg = "true";
defparam \nco_10kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y22_N6
cyclonev_lcell_comb \nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~113 (
	.dataa(gnd),
	.datab(!\nco_10kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [3]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~113_sumout ),
	.cout(\nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~114 ),
	.shareout());
// synopsys translate_off
defparam \nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~113 .extended_lut = "off";
defparam \nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~113 .lut_mask = 64'h0000FFFF00003333;
defparam \nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~113 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y22_N8
dffeas \nco_10kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[3] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~113_sumout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_10kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [3]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_10kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[3] .is_wysiwyg = "true";
defparam \nco_10kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y22_N9
cyclonev_lcell_comb \nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~109 (
	.dataa(!\nco_10kHz|nco_ii_0|ux000|phi_int_arr_reg [11]),
	.datab(gnd),
	.datac(!\nco_10kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~109_sumout ),
	.cout(\nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~110 ),
	.shareout());
// synopsys translate_off
defparam \nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~109 .extended_lut = "off";
defparam \nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~109 .lut_mask = 64'h0000AAAA00000F0F;
defparam \nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~109 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y22_N11
dffeas \nco_10kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[4] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~109_sumout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_10kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [4]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_10kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[4] .is_wysiwyg = "true";
defparam \nco_10kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y22_N12
cyclonev_lcell_comb \nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~105 (
	.dataa(gnd),
	.datab(!\nco_10kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [5]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~105_sumout ),
	.cout(\nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~106 ),
	.shareout());
// synopsys translate_off
defparam \nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~105 .extended_lut = "off";
defparam \nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~105 .lut_mask = 64'h0000FFFF00003333;
defparam \nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~105 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y22_N14
dffeas \nco_10kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[5] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~105_sumout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_10kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [5]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_10kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[5] .is_wysiwyg = "true";
defparam \nco_10kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y22_N15
cyclonev_lcell_comb \nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~101 (
	.dataa(!\nco_10kHz|nco_ii_0|ux000|phi_int_arr_reg [11]),
	.datab(gnd),
	.datac(!\nco_10kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~101_sumout ),
	.cout(\nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~102 ),
	.shareout());
// synopsys translate_off
defparam \nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~101 .extended_lut = "off";
defparam \nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~101 .lut_mask = 64'h0000AAAA00000F0F;
defparam \nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~101 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y22_N17
dffeas \nco_10kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[6] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~101_sumout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_10kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [6]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_10kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[6] .is_wysiwyg = "true";
defparam \nco_10kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y22_N18
cyclonev_lcell_comb \nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~97 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\nco_10kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~97_sumout ),
	.cout(\nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~98 ),
	.shareout());
// synopsys translate_off
defparam \nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~97 .extended_lut = "off";
defparam \nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~97 .lut_mask = 64'h0000FFFF00000F0F;
defparam \nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~97 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y22_N20
dffeas \nco_10kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[7] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~97_sumout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_10kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [7]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_10kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[7] .is_wysiwyg = "true";
defparam \nco_10kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y22_N21
cyclonev_lcell_comb \nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~93 (
	.dataa(!\nco_10kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~93_sumout ),
	.cout(\nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~94 ),
	.shareout());
// synopsys translate_off
defparam \nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~93 .extended_lut = "off";
defparam \nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~93 .lut_mask = 64'h0000FFFF00005555;
defparam \nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~93 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y22_N23
dffeas \nco_10kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[8] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~93_sumout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_10kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [8]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_10kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[8] .is_wysiwyg = "true";
defparam \nco_10kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y22_N24
cyclonev_lcell_comb \nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~89 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\nco_10kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~89_sumout ),
	.cout(\nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~90 ),
	.shareout());
// synopsys translate_off
defparam \nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~89 .extended_lut = "off";
defparam \nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~89 .lut_mask = 64'h0000FFFF00000F0F;
defparam \nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~89 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y22_N26
dffeas \nco_10kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[9] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~89_sumout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_10kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [9]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_10kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[9] .is_wysiwyg = "true";
defparam \nco_10kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y22_N27
cyclonev_lcell_comb \nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~85 (
	.dataa(!\nco_10kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~85_sumout ),
	.cout(\nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~86 ),
	.shareout());
// synopsys translate_off
defparam \nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~85 .extended_lut = "off";
defparam \nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~85 .lut_mask = 64'h0000FFFF00005555;
defparam \nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~85 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y22_N29
dffeas \nco_10kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[10] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~85_sumout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_10kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [10]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_10kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[10] .is_wysiwyg = "true";
defparam \nco_10kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y22_N30
cyclonev_lcell_comb \nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~81 (
	.dataa(gnd),
	.datab(!\nco_10kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [11]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nco_10kHz|nco_ii_0|ux000|phi_int_arr_reg [11]),
	.datag(gnd),
	.cin(\nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~81_sumout ),
	.cout(\nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~82 ),
	.shareout());
// synopsys translate_off
defparam \nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~81 .extended_lut = "off";
defparam \nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~81 .lut_mask = 64'h0000FF0000003333;
defparam \nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y22_N32
dffeas \nco_10kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[11] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~81_sumout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_10kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [11]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_10kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[11] .is_wysiwyg = "true";
defparam \nco_10kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y22_N33
cyclonev_lcell_comb \nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~77 (
	.dataa(!\nco_10kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nco_10kHz|nco_ii_0|ux000|phi_int_arr_reg [11]),
	.datag(gnd),
	.cin(\nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~77_sumout ),
	.cout(\nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~78 ),
	.shareout());
// synopsys translate_off
defparam \nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~77 .extended_lut = "off";
defparam \nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~77 .lut_mask = 64'h0000FF0000005555;
defparam \nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y22_N35
dffeas \nco_10kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[12] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~77_sumout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_10kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [12]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_10kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[12] .is_wysiwyg = "true";
defparam \nco_10kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y22_N36
cyclonev_lcell_comb \nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~73 (
	.dataa(!\nco_10kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [13]),
	.datab(gnd),
	.datac(!\nco_10kHz|nco_ii_0|ux000|phi_int_arr_reg [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~73_sumout ),
	.cout(\nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~74 ),
	.shareout());
// synopsys translate_off
defparam \nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~73 .extended_lut = "off";
defparam \nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~73 .lut_mask = 64'h0000F0F000005555;
defparam \nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y22_N38
dffeas \nco_10kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[13] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~73_sumout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_10kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [13]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_10kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[13] .is_wysiwyg = "true";
defparam \nco_10kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y22_N39
cyclonev_lcell_comb \nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~69 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\nco_10kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~69_sumout ),
	.cout(\nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~70 ),
	.shareout());
// synopsys translate_off
defparam \nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~69 .extended_lut = "off";
defparam \nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~69 .lut_mask = 64'h0000FFFF00000F0F;
defparam \nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y22_N41
dffeas \nco_10kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[14] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~69_sumout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_10kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [14]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_10kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[14] .is_wysiwyg = "true";
defparam \nco_10kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y22_N42
cyclonev_lcell_comb \nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~65 (
	.dataa(gnd),
	.datab(!\nco_10kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [15]),
	.datac(!\nco_10kHz|nco_ii_0|ux000|phi_int_arr_reg [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~65_sumout ),
	.cout(\nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~66 ),
	.shareout());
// synopsys translate_off
defparam \nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~65 .extended_lut = "off";
defparam \nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~65 .lut_mask = 64'h0000F0F000003333;
defparam \nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y22_N44
dffeas \nco_10kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[15] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~65_sumout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_10kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [15]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_10kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[15] .is_wysiwyg = "true";
defparam \nco_10kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y22_N45
cyclonev_lcell_comb \nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~61 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\nco_10kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~61_sumout ),
	.cout(\nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~62 ),
	.shareout());
// synopsys translate_off
defparam \nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~61 .extended_lut = "off";
defparam \nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~61 .lut_mask = 64'h0000FFFF00000F0F;
defparam \nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y22_N47
dffeas \nco_10kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[16] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~61_sumout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_10kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [16]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_10kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[16] .is_wysiwyg = "true";
defparam \nco_10kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y22_N48
cyclonev_lcell_comb \nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~57 (
	.dataa(!\nco_10kHz|nco_ii_0|ux000|phi_int_arr_reg [11]),
	.datab(gnd),
	.datac(!\nco_10kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [17]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~57_sumout ),
	.cout(\nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~58 ),
	.shareout());
// synopsys translate_off
defparam \nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~57 .extended_lut = "off";
defparam \nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~57 .lut_mask = 64'h0000AAAA00000F0F;
defparam \nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y22_N50
dffeas \nco_10kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[17] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~57_sumout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_10kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [17]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_10kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[17] .is_wysiwyg = "true";
defparam \nco_10kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y22_N51
cyclonev_lcell_comb \nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~53 (
	.dataa(!\nco_10kHz|nco_ii_0|ux000|phi_int_arr_reg [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nco_10kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [18]),
	.datag(gnd),
	.cin(\nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~53_sumout ),
	.cout(\nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~54 ),
	.shareout());
// synopsys translate_off
defparam \nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~53 .extended_lut = "off";
defparam \nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~53 .lut_mask = 64'h0000FF0000005555;
defparam \nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y22_N53
dffeas \nco_10kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[18] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~53_sumout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_10kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [18]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_10kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[18] .is_wysiwyg = "true";
defparam \nco_10kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y22_N54
cyclonev_lcell_comb \nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~49 (
	.dataa(!\nco_10kHz|nco_ii_0|ux000|phi_int_arr_reg [11]),
	.datab(!\nco_10kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [19]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~49_sumout ),
	.cout(\nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~50 ),
	.shareout());
// synopsys translate_off
defparam \nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~49 .extended_lut = "off";
defparam \nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~49 .lut_mask = 64'h0000AAAA00003333;
defparam \nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y22_N55
dffeas \nco_10kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[19] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~49_sumout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_10kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [19]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_10kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[19] .is_wysiwyg = "true";
defparam \nco_10kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[19] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y22_N57
cyclonev_lcell_comb \nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~45 (
	.dataa(!\nco_10kHz|nco_ii_0|ux000|phi_int_arr_reg [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nco_10kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [20]),
	.datag(gnd),
	.cin(\nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~45_sumout ),
	.cout(\nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~46 ),
	.shareout());
// synopsys translate_off
defparam \nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~45 .extended_lut = "off";
defparam \nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~45 .lut_mask = 64'h0000FF0000005555;
defparam \nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y22_N58
dffeas \nco_10kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[20] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~45_sumout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_10kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [20]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_10kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[20] .is_wysiwyg = "true";
defparam \nco_10kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[20] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y21_N0
cyclonev_lcell_comb \nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~41 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\nco_10kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [21]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~41_sumout ),
	.cout(\nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~42 ),
	.shareout());
// synopsys translate_off
defparam \nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~41 .extended_lut = "off";
defparam \nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~41 .lut_mask = 64'h0000FFFF00000F0F;
defparam \nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y21_N2
dffeas \nco_10kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[21] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~41_sumout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_10kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [21]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_10kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[21] .is_wysiwyg = "true";
defparam \nco_10kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[21] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y21_N3
cyclonev_lcell_comb \nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~37 (
	.dataa(!\nco_10kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [22]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~37_sumout ),
	.cout(\nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~38 ),
	.shareout());
// synopsys translate_off
defparam \nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~37 .extended_lut = "off";
defparam \nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~37 .lut_mask = 64'h0000FFFF00005555;
defparam \nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y21_N5
dffeas \nco_10kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[22] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~37_sumout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_10kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [22]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_10kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[22] .is_wysiwyg = "true";
defparam \nco_10kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[22] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y21_N6
cyclonev_lcell_comb \nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~33 (
	.dataa(gnd),
	.datab(!\nco_10kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [23]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~33_sumout ),
	.cout(\nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~34 ),
	.shareout());
// synopsys translate_off
defparam \nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~33 .extended_lut = "off";
defparam \nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~33 .lut_mask = 64'h0000FFFF00003333;
defparam \nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y21_N8
dffeas \nco_10kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[23] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~33_sumout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_10kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [23]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_10kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[23] .is_wysiwyg = "true";
defparam \nco_10kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[23] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y21_N9
cyclonev_lcell_comb \nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~1 (
	.dataa(!\nco_10kHz|nco_ii_0|ux000|phi_int_arr_reg [11]),
	.datab(gnd),
	.datac(!\nco_10kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [24]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~1_sumout ),
	.cout(\nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~2 ),
	.shareout());
// synopsys translate_off
defparam \nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~1 .extended_lut = "off";
defparam \nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~1 .lut_mask = 64'h0000AAAA00000F0F;
defparam \nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y21_N11
dffeas \nco_10kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[24] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~1_sumout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_10kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [24]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_10kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[24] .is_wysiwyg = "true";
defparam \nco_10kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y21_N0
cyclonev_lcell_comb \nco_10kHz|nco_ii_0|ux002|Add0~50 (
	.dataa(gnd),
	.datab(!\nco_10kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [19]),
	.datac(!\nco_10kHz|nco_ii_0|ux001|dxxrv [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\nco_10kHz|nco_ii_0|ux002|Add0~50_cout ),
	.shareout());
// synopsys translate_off
defparam \nco_10kHz|nco_ii_0|ux002|Add0~50 .extended_lut = "off";
defparam \nco_10kHz|nco_ii_0|ux002|Add0~50 .lut_mask = 64'h0000CCCC00000F0F;
defparam \nco_10kHz|nco_ii_0|ux002|Add0~50 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y21_N3
cyclonev_lcell_comb \nco_10kHz|nco_ii_0|ux002|Add0~46 (
	.dataa(!\nco_10kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [20]),
	.datab(gnd),
	.datac(!\nco_10kHz|nco_ii_0|ux001|dxxrv [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\nco_10kHz|nco_ii_0|ux002|Add0~50_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\nco_10kHz|nco_ii_0|ux002|Add0~46_cout ),
	.shareout());
// synopsys translate_off
defparam \nco_10kHz|nco_ii_0|ux002|Add0~46 .extended_lut = "off";
defparam \nco_10kHz|nco_ii_0|ux002|Add0~46 .lut_mask = 64'h0000AAAA00000F0F;
defparam \nco_10kHz|nco_ii_0|ux002|Add0~46 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y21_N6
cyclonev_lcell_comb \nco_10kHz|nco_ii_0|ux002|Add0~42 (
	.dataa(gnd),
	.datab(!\nco_10kHz|nco_ii_0|ux001|dxxrv [2]),
	.datac(!\nco_10kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [21]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\nco_10kHz|nco_ii_0|ux002|Add0~46_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\nco_10kHz|nco_ii_0|ux002|Add0~42_cout ),
	.shareout());
// synopsys translate_off
defparam \nco_10kHz|nco_ii_0|ux002|Add0~42 .extended_lut = "off";
defparam \nco_10kHz|nco_ii_0|ux002|Add0~42 .lut_mask = 64'h0000F0F000003333;
defparam \nco_10kHz|nco_ii_0|ux002|Add0~42 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y21_N9
cyclonev_lcell_comb \nco_10kHz|nco_ii_0|ux002|Add0~38 (
	.dataa(!\nco_10kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [22]),
	.datab(gnd),
	.datac(!\nco_10kHz|nco_ii_0|ux001|dxxrv [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\nco_10kHz|nco_ii_0|ux002|Add0~42_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\nco_10kHz|nco_ii_0|ux002|Add0~38_cout ),
	.shareout());
// synopsys translate_off
defparam \nco_10kHz|nco_ii_0|ux002|Add0~38 .extended_lut = "off";
defparam \nco_10kHz|nco_ii_0|ux002|Add0~38 .lut_mask = 64'h0000AAAA00000F0F;
defparam \nco_10kHz|nco_ii_0|ux002|Add0~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y21_N12
cyclonev_lcell_comb \nco_10kHz|nco_ii_0|ux002|Add0~34 (
	.dataa(gnd),
	.datab(!\nco_10kHz|nco_ii_0|ux001|dxxrv [3]),
	.datac(!\nco_10kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [23]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\nco_10kHz|nco_ii_0|ux002|Add0~38_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\nco_10kHz|nco_ii_0|ux002|Add0~34_cout ),
	.shareout());
// synopsys translate_off
defparam \nco_10kHz|nco_ii_0|ux002|Add0~34 .extended_lut = "off";
defparam \nco_10kHz|nco_ii_0|ux002|Add0~34 .lut_mask = 64'h0000F0F000003333;
defparam \nco_10kHz|nco_ii_0|ux002|Add0~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y21_N15
cyclonev_lcell_comb \nco_10kHz|nco_ii_0|ux002|Add0~1 (
	.dataa(!\nco_10kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [24]),
	.datab(gnd),
	.datac(!\nco_10kHz|nco_ii_0|ux001|dxxrv [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\nco_10kHz|nco_ii_0|ux002|Add0~34_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\nco_10kHz|nco_ii_0|ux002|Add0~1_sumout ),
	.cout(\nco_10kHz|nco_ii_0|ux002|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \nco_10kHz|nco_ii_0|ux002|Add0~1 .extended_lut = "off";
defparam \nco_10kHz|nco_ii_0|ux002|Add0~1 .lut_mask = 64'h0000AAAA00000F0F;
defparam \nco_10kHz|nco_ii_0|ux002|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y21_N17
dffeas \nco_10kHz|nco_ii_0|ux002|phi_dither_out_w[5] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\nco_10kHz|nco_ii_0|ux002|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_10kHz|nco_ii_0|ux002|phi_dither_out_w [5]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_10kHz|nco_ii_0|ux002|phi_dither_out_w[5] .is_wysiwyg = "true";
defparam \nco_10kHz|nco_ii_0|ux002|phi_dither_out_w[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y21_N53
dffeas \nco_10kHz|nco_ii_0|ux002|dxxpdo[5] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\nco_10kHz|nco_ii_0|ux002|phi_dither_out_w [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\SW[0]~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_10kHz|nco_ii_0|ux002|dxxpdo [5]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_10kHz|nco_ii_0|ux002|dxxpdo[5] .is_wysiwyg = "true";
defparam \nco_10kHz|nco_ii_0|ux002|dxxpdo[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y21_N12
cyclonev_lcell_comb \nco_10kHz|nco_ii_0|ux009|rom_add[0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nco_10kHz|nco_ii_0|ux002|dxxpdo [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nco_10kHz|nco_ii_0|ux009|rom_add[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nco_10kHz|nco_ii_0|ux009|rom_add[0]~feeder .extended_lut = "off";
defparam \nco_10kHz|nco_ii_0|ux009|rom_add[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \nco_10kHz|nco_ii_0|ux009|rom_add[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y21_N13
dffeas \nco_10kHz|nco_ii_0|ux009|rom_add[0] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\nco_10kHz|nco_ii_0|ux009|rom_add[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_10kHz|nco_ii_0|ux009|rom_add [0]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_10kHz|nco_ii_0|ux009|rom_add[0] .is_wysiwyg = "true";
defparam \nco_10kHz|nco_ii_0|ux009|rom_add[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y21_N12
cyclonev_lcell_comb \nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~5 (
	.dataa(gnd),
	.datab(!\nco_10kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [25]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~5_sumout ),
	.cout(\nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~6 ),
	.shareout());
// synopsys translate_off
defparam \nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~5 .extended_lut = "off";
defparam \nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~5 .lut_mask = 64'h0000FFFF00003333;
defparam \nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y21_N14
dffeas \nco_10kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[25] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~5_sumout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_10kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [25]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_10kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[25] .is_wysiwyg = "true";
defparam \nco_10kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y21_N18
cyclonev_lcell_comb \nco_10kHz|nco_ii_0|ux002|Add0~5 (
	.dataa(gnd),
	.datab(!\nco_10kHz|nco_ii_0|ux001|dxxrv [3]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nco_10kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [25]),
	.datag(gnd),
	.cin(\nco_10kHz|nco_ii_0|ux002|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nco_10kHz|nco_ii_0|ux002|Add0~5_sumout ),
	.cout(\nco_10kHz|nco_ii_0|ux002|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \nco_10kHz|nco_ii_0|ux002|Add0~5 .extended_lut = "off";
defparam \nco_10kHz|nco_ii_0|ux002|Add0~5 .lut_mask = 64'h0000FF0000003333;
defparam \nco_10kHz|nco_ii_0|ux002|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y21_N33
cyclonev_lcell_comb \nco_10kHz|nco_ii_0|ux002|phi_dither_out_w[6]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\nco_10kHz|nco_ii_0|ux002|Add0~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nco_10kHz|nco_ii_0|ux002|phi_dither_out_w[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nco_10kHz|nco_ii_0|ux002|phi_dither_out_w[6]~feeder .extended_lut = "off";
defparam \nco_10kHz|nco_ii_0|ux002|phi_dither_out_w[6]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \nco_10kHz|nco_ii_0|ux002|phi_dither_out_w[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y21_N35
dffeas \nco_10kHz|nco_ii_0|ux002|phi_dither_out_w[6] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\nco_10kHz|nco_ii_0|ux002|phi_dither_out_w[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_10kHz|nco_ii_0|ux002|phi_dither_out_w [6]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_10kHz|nco_ii_0|ux002|phi_dither_out_w[6] .is_wysiwyg = "true";
defparam \nco_10kHz|nco_ii_0|ux002|phi_dither_out_w[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y21_N30
cyclonev_lcell_comb \nco_10kHz|nco_ii_0|ux002|dxxpdo[6]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nco_10kHz|nco_ii_0|ux002|phi_dither_out_w [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nco_10kHz|nco_ii_0|ux002|dxxpdo[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nco_10kHz|nco_ii_0|ux002|dxxpdo[6]~feeder .extended_lut = "off";
defparam \nco_10kHz|nco_ii_0|ux002|dxxpdo[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \nco_10kHz|nco_ii_0|ux002|dxxpdo[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y21_N32
dffeas \nco_10kHz|nco_ii_0|ux002|dxxpdo[6] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\nco_10kHz|nco_ii_0|ux002|dxxpdo[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_10kHz|nco_ii_0|ux002|dxxpdo [6]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_10kHz|nco_ii_0|ux002|dxxpdo[6] .is_wysiwyg = "true";
defparam \nco_10kHz|nco_ii_0|ux002|dxxpdo[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y21_N31
dffeas \nco_10kHz|nco_ii_0|ux009|rom_add[1] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\nco_10kHz|nco_ii_0|ux002|dxxpdo [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\SW[0]~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_10kHz|nco_ii_0|ux009|rom_add [1]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_10kHz|nco_ii_0|ux009|rom_add[1] .is_wysiwyg = "true";
defparam \nco_10kHz|nco_ii_0|ux009|rom_add[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y21_N15
cyclonev_lcell_comb \nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~9 (
	.dataa(!\nco_10kHz|nco_ii_0|ux000|phi_int_arr_reg [11]),
	.datab(gnd),
	.datac(!\nco_10kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [26]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~9_sumout ),
	.cout(\nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~10 ),
	.shareout());
// synopsys translate_off
defparam \nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~9 .extended_lut = "off";
defparam \nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~9 .lut_mask = 64'h0000AAAA00000F0F;
defparam \nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y21_N17
dffeas \nco_10kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[26] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~9_sumout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_10kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [26]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_10kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[26] .is_wysiwyg = "true";
defparam \nco_10kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y21_N21
cyclonev_lcell_comb \nco_10kHz|nco_ii_0|ux002|Add0~9 (
	.dataa(!\nco_10kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [26]),
	.datab(!\nco_10kHz|nco_ii_0|ux001|dxxrv [3]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\nco_10kHz|nco_ii_0|ux002|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nco_10kHz|nco_ii_0|ux002|Add0~9_sumout ),
	.cout(\nco_10kHz|nco_ii_0|ux002|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \nco_10kHz|nco_ii_0|ux002|Add0~9 .extended_lut = "off";
defparam \nco_10kHz|nco_ii_0|ux002|Add0~9 .lut_mask = 64'h0000AAAA00003333;
defparam \nco_10kHz|nco_ii_0|ux002|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y21_N22
dffeas \nco_10kHz|nco_ii_0|ux002|phi_dither_out_w[7] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\nco_10kHz|nco_ii_0|ux002|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_10kHz|nco_ii_0|ux002|phi_dither_out_w [7]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_10kHz|nco_ii_0|ux002|phi_dither_out_w[7] .is_wysiwyg = "true";
defparam \nco_10kHz|nco_ii_0|ux002|phi_dither_out_w[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y21_N19
dffeas \nco_10kHz|nco_ii_0|ux002|dxxpdo[7] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\nco_10kHz|nco_ii_0|ux002|phi_dither_out_w [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\SW[0]~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_10kHz|nco_ii_0|ux002|dxxpdo [7]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_10kHz|nco_ii_0|ux002|dxxpdo[7] .is_wysiwyg = "true";
defparam \nco_10kHz|nco_ii_0|ux002|dxxpdo[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y21_N3
cyclonev_lcell_comb \nco_10kHz|nco_ii_0|ux009|rom_add[2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nco_10kHz|nco_ii_0|ux002|dxxpdo [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nco_10kHz|nco_ii_0|ux009|rom_add[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nco_10kHz|nco_ii_0|ux009|rom_add[2]~feeder .extended_lut = "off";
defparam \nco_10kHz|nco_ii_0|ux009|rom_add[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \nco_10kHz|nco_ii_0|ux009|rom_add[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y21_N4
dffeas \nco_10kHz|nco_ii_0|ux009|rom_add[2] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\nco_10kHz|nco_ii_0|ux009|rom_add[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_10kHz|nco_ii_0|ux009|rom_add [2]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_10kHz|nco_ii_0|ux009|rom_add[2] .is_wysiwyg = "true";
defparam \nco_10kHz|nco_ii_0|ux009|rom_add[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y21_N18
cyclonev_lcell_comb \nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~13 (
	.dataa(gnd),
	.datab(!\nco_10kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [27]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~13_sumout ),
	.cout(\nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~14 ),
	.shareout());
// synopsys translate_off
defparam \nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~13 .extended_lut = "off";
defparam \nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~13 .lut_mask = 64'h0000FFFF00003333;
defparam \nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y21_N19
dffeas \nco_10kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[27] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~13_sumout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_10kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [27]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_10kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[27] .is_wysiwyg = "true";
defparam \nco_10kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y21_N24
cyclonev_lcell_comb \nco_10kHz|nco_ii_0|ux002|Add0~13 (
	.dataa(gnd),
	.datab(!\nco_10kHz|nco_ii_0|ux001|dxxrv [3]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nco_10kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [27]),
	.datag(gnd),
	.cin(\nco_10kHz|nco_ii_0|ux002|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nco_10kHz|nco_ii_0|ux002|Add0~13_sumout ),
	.cout(\nco_10kHz|nco_ii_0|ux002|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \nco_10kHz|nco_ii_0|ux002|Add0~13 .extended_lut = "off";
defparam \nco_10kHz|nco_ii_0|ux002|Add0~13 .lut_mask = 64'h0000FF0000003333;
defparam \nco_10kHz|nco_ii_0|ux002|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y21_N26
dffeas \nco_10kHz|nco_ii_0|ux002|phi_dither_out_w[8] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\nco_10kHz|nco_ii_0|ux002|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_10kHz|nco_ii_0|ux002|phi_dither_out_w [8]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_10kHz|nco_ii_0|ux002|phi_dither_out_w[8] .is_wysiwyg = "true";
defparam \nco_10kHz|nco_ii_0|ux002|phi_dither_out_w[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y21_N9
cyclonev_lcell_comb \nco_10kHz|nco_ii_0|ux002|dxxpdo[8]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nco_10kHz|nco_ii_0|ux002|phi_dither_out_w [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nco_10kHz|nco_ii_0|ux002|dxxpdo[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nco_10kHz|nco_ii_0|ux002|dxxpdo[8]~feeder .extended_lut = "off";
defparam \nco_10kHz|nco_ii_0|ux002|dxxpdo[8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \nco_10kHz|nco_ii_0|ux002|dxxpdo[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y21_N11
dffeas \nco_10kHz|nco_ii_0|ux002|dxxpdo[8] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\nco_10kHz|nco_ii_0|ux002|dxxpdo[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_10kHz|nco_ii_0|ux002|dxxpdo [8]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_10kHz|nco_ii_0|ux002|dxxpdo[8] .is_wysiwyg = "true";
defparam \nco_10kHz|nco_ii_0|ux002|dxxpdo[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y21_N6
cyclonev_lcell_comb \nco_10kHz|nco_ii_0|ux009|rom_add[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nco_10kHz|nco_ii_0|ux002|dxxpdo [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nco_10kHz|nco_ii_0|ux009|rom_add[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nco_10kHz|nco_ii_0|ux009|rom_add[3]~feeder .extended_lut = "off";
defparam \nco_10kHz|nco_ii_0|ux009|rom_add[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \nco_10kHz|nco_ii_0|ux009|rom_add[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y21_N8
dffeas \nco_10kHz|nco_ii_0|ux009|rom_add[3] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\nco_10kHz|nco_ii_0|ux009|rom_add[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_10kHz|nco_ii_0|ux009|rom_add [3]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_10kHz|nco_ii_0|ux009|rom_add[3] .is_wysiwyg = "true";
defparam \nco_10kHz|nco_ii_0|ux009|rom_add[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y21_N21
cyclonev_lcell_comb \nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~17 (
	.dataa(!\nco_10kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [28]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~17_sumout ),
	.cout(\nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~18 ),
	.shareout());
// synopsys translate_off
defparam \nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~17 .extended_lut = "off";
defparam \nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~17 .lut_mask = 64'h0000FFFF00005555;
defparam \nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y21_N23
dffeas \nco_10kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[28] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~17_sumout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_10kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [28]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_10kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[28] .is_wysiwyg = "true";
defparam \nco_10kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y21_N27
cyclonev_lcell_comb \nco_10kHz|nco_ii_0|ux002|Add0~17 (
	.dataa(!\nco_10kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [28]),
	.datab(gnd),
	.datac(!\nco_10kHz|nco_ii_0|ux001|dxxrv [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\nco_10kHz|nco_ii_0|ux002|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nco_10kHz|nco_ii_0|ux002|Add0~17_sumout ),
	.cout(\nco_10kHz|nco_ii_0|ux002|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \nco_10kHz|nco_ii_0|ux002|Add0~17 .extended_lut = "off";
defparam \nco_10kHz|nco_ii_0|ux002|Add0~17 .lut_mask = 64'h0000AAAA00000F0F;
defparam \nco_10kHz|nco_ii_0|ux002|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y21_N29
dffeas \nco_10kHz|nco_ii_0|ux002|phi_dither_out_w[9] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\nco_10kHz|nco_ii_0|ux002|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_10kHz|nco_ii_0|ux002|phi_dither_out_w [9]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_10kHz|nco_ii_0|ux002|phi_dither_out_w[9] .is_wysiwyg = "true";
defparam \nco_10kHz|nco_ii_0|ux002|phi_dither_out_w[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y21_N41
dffeas \nco_10kHz|nco_ii_0|ux002|dxxpdo[9] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\nco_10kHz|nco_ii_0|ux002|phi_dither_out_w [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\SW[0]~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_10kHz|nco_ii_0|ux002|dxxpdo [9]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_10kHz|nco_ii_0|ux002|dxxpdo[9] .is_wysiwyg = "true";
defparam \nco_10kHz|nco_ii_0|ux002|dxxpdo[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y21_N39
cyclonev_lcell_comb \nco_10kHz|nco_ii_0|ux009|rom_add[4]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nco_10kHz|nco_ii_0|ux002|dxxpdo [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nco_10kHz|nco_ii_0|ux009|rom_add[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nco_10kHz|nco_ii_0|ux009|rom_add[4]~feeder .extended_lut = "off";
defparam \nco_10kHz|nco_ii_0|ux009|rom_add[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \nco_10kHz|nco_ii_0|ux009|rom_add[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y21_N40
dffeas \nco_10kHz|nco_ii_0|ux009|rom_add[4] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\nco_10kHz|nco_ii_0|ux009|rom_add[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_10kHz|nco_ii_0|ux009|rom_add [4]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_10kHz|nco_ii_0|ux009|rom_add[4] .is_wysiwyg = "true";
defparam \nco_10kHz|nco_ii_0|ux009|rom_add[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y21_N24
cyclonev_lcell_comb \nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~21 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\nco_10kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [29]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~21_sumout ),
	.cout(\nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~22 ),
	.shareout());
// synopsys translate_off
defparam \nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~21 .extended_lut = "off";
defparam \nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y21_N26
dffeas \nco_10kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[29] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~21_sumout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_10kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [29]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_10kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[29] .is_wysiwyg = "true";
defparam \nco_10kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y21_N30
cyclonev_lcell_comb \nco_10kHz|nco_ii_0|ux002|Add0~21 (
	.dataa(gnd),
	.datab(!\nco_10kHz|nco_ii_0|ux001|dxxrv [3]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nco_10kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [29]),
	.datag(gnd),
	.cin(\nco_10kHz|nco_ii_0|ux002|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nco_10kHz|nco_ii_0|ux002|Add0~21_sumout ),
	.cout(\nco_10kHz|nco_ii_0|ux002|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \nco_10kHz|nco_ii_0|ux002|Add0~21 .extended_lut = "off";
defparam \nco_10kHz|nco_ii_0|ux002|Add0~21 .lut_mask = 64'h0000FF0000003333;
defparam \nco_10kHz|nco_ii_0|ux002|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y21_N32
dffeas \nco_10kHz|nco_ii_0|ux002|phi_dither_out_w[10] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\nco_10kHz|nco_ii_0|ux002|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_10kHz|nco_ii_0|ux002|phi_dither_out_w [10]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_10kHz|nco_ii_0|ux002|phi_dither_out_w[10] .is_wysiwyg = "true";
defparam \nco_10kHz|nco_ii_0|ux002|phi_dither_out_w[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y21_N21
cyclonev_lcell_comb \nco_10kHz|nco_ii_0|ux002|dxxpdo[10]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nco_10kHz|nco_ii_0|ux002|phi_dither_out_w [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nco_10kHz|nco_ii_0|ux002|dxxpdo[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nco_10kHz|nco_ii_0|ux002|dxxpdo[10]~feeder .extended_lut = "off";
defparam \nco_10kHz|nco_ii_0|ux002|dxxpdo[10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \nco_10kHz|nco_ii_0|ux002|dxxpdo[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y21_N23
dffeas \nco_10kHz|nco_ii_0|ux002|dxxpdo[10] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\nco_10kHz|nco_ii_0|ux002|dxxpdo[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_10kHz|nco_ii_0|ux002|dxxpdo [10]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_10kHz|nco_ii_0|ux002|dxxpdo[10] .is_wysiwyg = "true";
defparam \nco_10kHz|nco_ii_0|ux002|dxxpdo[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y21_N22
dffeas \nco_10kHz|nco_ii_0|ux009|rom_add[5] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\nco_10kHz|nco_ii_0|ux002|dxxpdo [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\SW[0]~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_10kHz|nco_ii_0|ux009|rom_add [5]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_10kHz|nco_ii_0|ux009|rom_add[5] .is_wysiwyg = "true";
defparam \nco_10kHz|nco_ii_0|ux009|rom_add[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y21_N27
cyclonev_lcell_comb \nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~25 (
	.dataa(!\nco_10kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [30]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~25_sumout ),
	.cout(\nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~26 ),
	.shareout());
// synopsys translate_off
defparam \nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~25 .extended_lut = "off";
defparam \nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~25 .lut_mask = 64'h0000FFFF00005555;
defparam \nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y21_N29
dffeas \nco_10kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[30] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~25_sumout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_10kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [30]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_10kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[30] .is_wysiwyg = "true";
defparam \nco_10kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y21_N33
cyclonev_lcell_comb \nco_10kHz|nco_ii_0|ux002|Add0~25 (
	.dataa(!\nco_10kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [30]),
	.datab(gnd),
	.datac(!\nco_10kHz|nco_ii_0|ux001|dxxrv [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\nco_10kHz|nco_ii_0|ux002|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nco_10kHz|nco_ii_0|ux002|Add0~25_sumout ),
	.cout(\nco_10kHz|nco_ii_0|ux002|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \nco_10kHz|nco_ii_0|ux002|Add0~25 .extended_lut = "off";
defparam \nco_10kHz|nco_ii_0|ux002|Add0~25 .lut_mask = 64'h0000AAAA00000F0F;
defparam \nco_10kHz|nco_ii_0|ux002|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y21_N35
dffeas \nco_10kHz|nco_ii_0|ux002|phi_dither_out_w[11] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\nco_10kHz|nco_ii_0|ux002|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_10kHz|nco_ii_0|ux002|phi_dither_out_w [11]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_10kHz|nco_ii_0|ux002|phi_dither_out_w[11] .is_wysiwyg = "true";
defparam \nco_10kHz|nco_ii_0|ux002|phi_dither_out_w[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y21_N24
cyclonev_lcell_comb \nco_10kHz|nco_ii_0|ux002|dxxpdo[11]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nco_10kHz|nco_ii_0|ux002|phi_dither_out_w [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nco_10kHz|nco_ii_0|ux002|dxxpdo[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nco_10kHz|nco_ii_0|ux002|dxxpdo[11]~feeder .extended_lut = "off";
defparam \nco_10kHz|nco_ii_0|ux002|dxxpdo[11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \nco_10kHz|nco_ii_0|ux002|dxxpdo[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y21_N26
dffeas \nco_10kHz|nco_ii_0|ux002|dxxpdo[11] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\nco_10kHz|nco_ii_0|ux002|dxxpdo[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_10kHz|nco_ii_0|ux002|dxxpdo [11]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_10kHz|nco_ii_0|ux002|dxxpdo[11] .is_wysiwyg = "true";
defparam \nco_10kHz|nco_ii_0|ux002|dxxpdo[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y21_N27
cyclonev_lcell_comb \nco_10kHz|nco_ii_0|ux009|rom_add[6]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nco_10kHz|nco_ii_0|ux002|dxxpdo [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nco_10kHz|nco_ii_0|ux009|rom_add[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nco_10kHz|nco_ii_0|ux009|rom_add[6]~feeder .extended_lut = "off";
defparam \nco_10kHz|nco_ii_0|ux009|rom_add[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \nco_10kHz|nco_ii_0|ux009|rom_add[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y21_N28
dffeas \nco_10kHz|nco_ii_0|ux009|rom_add[6] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\nco_10kHz|nco_ii_0|ux009|rom_add[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_10kHz|nco_ii_0|ux009|rom_add [6]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_10kHz|nco_ii_0|ux009|rom_add[6] .is_wysiwyg = "true";
defparam \nco_10kHz|nco_ii_0|ux009|rom_add[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y21_N30
cyclonev_lcell_comb \nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~29 (
	.dataa(gnd),
	.datab(!\nco_10kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [31]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~29_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~29 .extended_lut = "off";
defparam \nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~29 .lut_mask = 64'h0000FFFF00003333;
defparam \nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y21_N32
dffeas \nco_10kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[31] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\nco_10kHz|nco_ii_0|ux000|acc|auto_generated|op_1~29_sumout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_10kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [31]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_10kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[31] .is_wysiwyg = "true";
defparam \nco_10kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y21_N36
cyclonev_lcell_comb \nco_10kHz|nco_ii_0|ux002|Add0~29 (
	.dataa(gnd),
	.datab(!\nco_10kHz|nco_ii_0|ux001|dxxrv [3]),
	.datac(!\nco_10kHz|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [31]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\nco_10kHz|nco_ii_0|ux002|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nco_10kHz|nco_ii_0|ux002|Add0~29_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nco_10kHz|nco_ii_0|ux002|Add0~29 .extended_lut = "off";
defparam \nco_10kHz|nco_ii_0|ux002|Add0~29 .lut_mask = 64'h0000F0F000003333;
defparam \nco_10kHz|nco_ii_0|ux002|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y21_N38
dffeas \nco_10kHz|nco_ii_0|ux002|phi_dither_out_w[12] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\nco_10kHz|nco_ii_0|ux002|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_10kHz|nco_ii_0|ux002|phi_dither_out_w [12]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_10kHz|nco_ii_0|ux002|phi_dither_out_w[12] .is_wysiwyg = "true";
defparam \nco_10kHz|nco_ii_0|ux002|phi_dither_out_w[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y21_N44
dffeas \nco_10kHz|nco_ii_0|ux002|dxxpdo[12] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\nco_10kHz|nco_ii_0|ux002|phi_dither_out_w [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\SW[0]~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_10kHz|nco_ii_0|ux002|dxxpdo [12]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_10kHz|nco_ii_0|ux002|dxxpdo[12] .is_wysiwyg = "true";
defparam \nco_10kHz|nco_ii_0|ux002|dxxpdo[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y21_N57
cyclonev_lcell_comb \nco_10kHz|nco_ii_0|ux009|rom_add[7]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nco_10kHz|nco_ii_0|ux002|dxxpdo [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nco_10kHz|nco_ii_0|ux009|rom_add[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nco_10kHz|nco_ii_0|ux009|rom_add[7]~feeder .extended_lut = "off";
defparam \nco_10kHz|nco_ii_0|ux009|rom_add[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \nco_10kHz|nco_ii_0|ux009|rom_add[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y21_N58
dffeas \nco_10kHz|nco_ii_0|ux009|rom_add[7] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\nco_10kHz|nco_ii_0|ux009|rom_add[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_10kHz|nco_ii_0|ux009|rom_add [7]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_10kHz|nco_ii_0|ux009|rom_add[7] .is_wysiwyg = "true";
defparam \nco_10kHz|nco_ii_0|ux009|rom_add[7] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y18_N0
cyclonev_ram_block \nco_10kHz|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(20'b00000000000000000000),
	.portaaddr({\nco_10kHz|nco_ii_0|ux009|rom_add [7],\nco_10kHz|nco_ii_0|ux009|rom_add [6],\nco_10kHz|nco_ii_0|ux009|rom_add [5],\nco_10kHz|nco_ii_0|ux009|rom_add [4],\nco_10kHz|nco_ii_0|ux009|rom_add [3],\nco_10kHz|nco_ii_0|ux009|rom_add [2],\nco_10kHz|nco_ii_0|ux009|rom_add [1],
\nco_10kHz|nco_ii_0|ux009|rom_add [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(20'b00000000000000000000),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\nco_10kHz|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \nco_10kHz|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \nco_10kHz|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a0 .clk0_input_clock_enable = "ena0";
defparam \nco_10kHz|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a0 .clk0_output_clock_enable = "ena0";
defparam \nco_10kHz|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \nco_10kHz|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \nco_10kHz|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a0 .init_file = "nco15bit_nco_ii_0_sin.hex";
defparam \nco_10kHz|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \nco_10kHz|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a0 .logical_ram_name = "nco15bit:nco_10kHz|nco15bit_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_79g1:auto_generated|ALTSYNCRAM";
defparam \nco_10kHz|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \nco_10kHz|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \nco_10kHz|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a0 .port_a_address_width = 8;
defparam \nco_10kHz|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \nco_10kHz|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \nco_10kHz|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \nco_10kHz|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a0 .port_a_data_width = 20;
defparam \nco_10kHz|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \nco_10kHz|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \nco_10kHz|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a0 .port_a_last_address = 255;
defparam \nco_10kHz|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 256;
defparam \nco_10kHz|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 15;
defparam \nco_10kHz|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \nco_10kHz|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \nco_10kHz|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a0 .port_b_address_width = 8;
defparam \nco_10kHz|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a0 .port_b_data_width = 20;
defparam \nco_10kHz|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \nco_10kHz|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a0 .mem_init2 = "07E6E07CDC07B4B079BA0782B0769C0750F07384071FA0707306EEE06D6C06BED06A71068F80678206611064A30633A061D50607505F1905DC305C7205B27059E1058A1057670563305506053DF052BF051A70509504F8B04E8804D8D04C9904BAE04ACA049EF0491C048510478F046D6046260457F044E00444B043BF0433C0";
defparam \nco_10kHz|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a0 .mem_init1 = "42C204252041EC0418F0413C040F2040B20407C040500402D04015040060400104006040150402D040500407C040B2040F20413C0418F041EC04252042C20433C043BF0444B044E00457F04626046D60478F048510491C049EF04ACA04BAE04C9904D8D04E8804F8B05095051A7052BF053DF055060563305767058A1059E105B2705C7205DC305F1906075061D50633A064A30661106782068F806A7106BED06D6C06EEE07073071FA073840750F0769C0782B079BA07B4B07CDC07E6E000000019200324004B500646007D50096400AF100C7C00E0600F8D0111201294014130158F017080187E019EF01B5D01CC601E2B01F8B020E70223D0238E024D9026";
defparam \nco_10kHz|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a0 .mem_init0 = "1F0275F02899029CD02AFA02C2102D4102E5902F6B03075031780327303367034520353603611036E4037AF038710392A039DA03A8103B2003BB503C4103CC403D3E03DAE03E1403E7103EC403F0E03F4E03F8403FB003FD303FEB03FFA03FFF03FFA03FEB03FD303FB003F8403F4E03F0E03EC403E7103E1403DAE03D3E03CC403C4103BB503B2003A81039DA0392A03871037AF036E40361103536034520336703273031780307502F6B02E5902D4102C2102AFA029CD028990275F0261F024D90238E0223D020E701F8B01E2B01CC601B5D019EF0187E017080158F01413012940111200F8D00E0600C7C00AF100964007D500646004B5003240019200000";
// synopsys translate_on

// Location: LABCELL_X33_Y18_N15
cyclonev_lcell_comb \nco_10kHz|nco_ii_0|ux122|data_out[0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nco_10kHz|nco_ii_0|ux0120|altsyncram_component0|auto_generated|q_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nco_10kHz|nco_ii_0|ux122|data_out[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nco_10kHz|nco_ii_0|ux122|data_out[0]~feeder .extended_lut = "off";
defparam \nco_10kHz|nco_ii_0|ux122|data_out[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \nco_10kHz|nco_ii_0|ux122|data_out[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y18_N16
dffeas \nco_10kHz|nco_ii_0|ux122|data_out[0] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\nco_10kHz|nco_ii_0|ux122|data_out[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_10kHz|nco_ii_0|ux122|data_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_10kHz|nco_ii_0|ux122|data_out[0] .is_wysiwyg = "true";
defparam \nco_10kHz|nco_ii_0|ux122|data_out[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y18_N0
cyclonev_lcell_comb \Add0~1 (
// Equation(s):
// \Add0~1_sumout  = SUM(( \nco_60kHz|nco_ii_0|ux122|data_out [0] ) + ( \nco_10kHz|nco_ii_0|ux122|data_out [0] ) + ( !VCC ))
// \Add0~2  = CARRY(( \nco_60kHz|nco_ii_0|ux122|data_out [0] ) + ( \nco_10kHz|nco_ii_0|ux122|data_out [0] ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\nco_60kHz|nco_ii_0|ux122|data_out [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nco_10kHz|nco_ii_0|ux122|data_out [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~1_sumout ),
	.cout(\Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \Add0~1 .extended_lut = "off";
defparam \Add0~1 .lut_mask = 64'h0000FF0000000F0F;
defparam \Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y18_N53
dffeas \nco_60kHz|nco_ii_0|ux122|data_out[1] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\nco_60kHz|nco_ii_0|ux0120|altsyncram_component0|auto_generated|q_a [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\SW[0]~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_60kHz|nco_ii_0|ux122|data_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_60kHz|nco_ii_0|ux122|data_out[1] .is_wysiwyg = "true";
defparam \nco_60kHz|nco_ii_0|ux122|data_out[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y18_N54
cyclonev_lcell_comb \nco_10kHz|nco_ii_0|ux122|data_out[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nco_10kHz|nco_ii_0|ux0120|altsyncram_component0|auto_generated|q_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nco_10kHz|nco_ii_0|ux122|data_out[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nco_10kHz|nco_ii_0|ux122|data_out[1]~feeder .extended_lut = "off";
defparam \nco_10kHz|nco_ii_0|ux122|data_out[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \nco_10kHz|nco_ii_0|ux122|data_out[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y18_N55
dffeas \nco_10kHz|nco_ii_0|ux122|data_out[1] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\nco_10kHz|nco_ii_0|ux122|data_out[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_10kHz|nco_ii_0|ux122|data_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_10kHz|nco_ii_0|ux122|data_out[1] .is_wysiwyg = "true";
defparam \nco_10kHz|nco_ii_0|ux122|data_out[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y18_N3
cyclonev_lcell_comb \Add0~5 (
// Equation(s):
// \Add0~5_sumout  = SUM(( \nco_60kHz|nco_ii_0|ux122|data_out [1] ) + ( \nco_10kHz|nco_ii_0|ux122|data_out [1] ) + ( \Add0~2  ))
// \Add0~6  = CARRY(( \nco_60kHz|nco_ii_0|ux122|data_out [1] ) + ( \nco_10kHz|nco_ii_0|ux122|data_out [1] ) + ( \Add0~2  ))

	.dataa(!\nco_60kHz|nco_ii_0|ux122|data_out [1]),
	.datab(gnd),
	.datac(!\nco_10kHz|nco_ii_0|ux122|data_out [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~5_sumout ),
	.cout(\Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \Add0~5 .extended_lut = "off";
defparam \Add0~5 .lut_mask = 64'h0000F0F000005555;
defparam \Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y18_N2
dffeas \nco_60kHz|nco_ii_0|ux122|data_out[2] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\nco_60kHz|nco_ii_0|ux0120|altsyncram_component0|auto_generated|q_a [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\SW[0]~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_60kHz|nco_ii_0|ux122|data_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_60kHz|nco_ii_0|ux122|data_out[2] .is_wysiwyg = "true";
defparam \nco_60kHz|nco_ii_0|ux122|data_out[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y18_N27
cyclonev_lcell_comb \nco_10kHz|nco_ii_0|ux122|data_out[2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nco_10kHz|nco_ii_0|ux0120|altsyncram_component0|auto_generated|q_a [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nco_10kHz|nco_ii_0|ux122|data_out[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nco_10kHz|nco_ii_0|ux122|data_out[2]~feeder .extended_lut = "off";
defparam \nco_10kHz|nco_ii_0|ux122|data_out[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \nco_10kHz|nco_ii_0|ux122|data_out[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y18_N28
dffeas \nco_10kHz|nco_ii_0|ux122|data_out[2] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\nco_10kHz|nco_ii_0|ux122|data_out[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_10kHz|nco_ii_0|ux122|data_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_10kHz|nco_ii_0|ux122|data_out[2] .is_wysiwyg = "true";
defparam \nco_10kHz|nco_ii_0|ux122|data_out[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y18_N6
cyclonev_lcell_comb \Add0~9 (
// Equation(s):
// \Add0~9_sumout  = SUM(( \nco_60kHz|nco_ii_0|ux122|data_out [2] ) + ( \nco_10kHz|nco_ii_0|ux122|data_out [2] ) + ( \Add0~6  ))
// \Add0~10  = CARRY(( \nco_60kHz|nco_ii_0|ux122|data_out [2] ) + ( \nco_10kHz|nco_ii_0|ux122|data_out [2] ) + ( \Add0~6  ))

	.dataa(!\nco_60kHz|nco_ii_0|ux122|data_out [2]),
	.datab(gnd),
	.datac(!\nco_10kHz|nco_ii_0|ux122|data_out [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~9_sumout ),
	.cout(\Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \Add0~9 .extended_lut = "off";
defparam \Add0~9 .lut_mask = 64'h0000F0F000005555;
defparam \Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y18_N30
cyclonev_lcell_comb \nco_60kHz|nco_ii_0|ux122|data_out[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nco_60kHz|nco_ii_0|ux0120|altsyncram_component0|auto_generated|q_a [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nco_60kHz|nco_ii_0|ux122|data_out[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nco_60kHz|nco_ii_0|ux122|data_out[3]~feeder .extended_lut = "off";
defparam \nco_60kHz|nco_ii_0|ux122|data_out[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \nco_60kHz|nco_ii_0|ux122|data_out[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y18_N31
dffeas \nco_60kHz|nco_ii_0|ux122|data_out[3] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\nco_60kHz|nco_ii_0|ux122|data_out[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_60kHz|nco_ii_0|ux122|data_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_60kHz|nco_ii_0|ux122|data_out[3] .is_wysiwyg = "true";
defparam \nco_60kHz|nco_ii_0|ux122|data_out[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y18_N44
dffeas \nco_10kHz|nco_ii_0|ux122|data_out[3] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\nco_10kHz|nco_ii_0|ux0120|altsyncram_component0|auto_generated|q_a [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\SW[0]~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_10kHz|nco_ii_0|ux122|data_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_10kHz|nco_ii_0|ux122|data_out[3] .is_wysiwyg = "true";
defparam \nco_10kHz|nco_ii_0|ux122|data_out[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y18_N9
cyclonev_lcell_comb \Add0~13 (
// Equation(s):
// \Add0~13_sumout  = SUM(( \nco_60kHz|nco_ii_0|ux122|data_out [3] ) + ( \nco_10kHz|nco_ii_0|ux122|data_out [3] ) + ( \Add0~10  ))
// \Add0~14  = CARRY(( \nco_60kHz|nco_ii_0|ux122|data_out [3] ) + ( \nco_10kHz|nco_ii_0|ux122|data_out [3] ) + ( \Add0~10  ))

	.dataa(gnd),
	.datab(!\nco_60kHz|nco_ii_0|ux122|data_out [3]),
	.datac(!\nco_10kHz|nco_ii_0|ux122|data_out [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~13_sumout ),
	.cout(\Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \Add0~13 .extended_lut = "off";
defparam \Add0~13 .lut_mask = 64'h0000F0F000003333;
defparam \Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y18_N22
dffeas \nco_10kHz|nco_ii_0|ux122|data_out[4] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\nco_10kHz|nco_ii_0|ux0120|altsyncram_component0|auto_generated|q_a [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\SW[0]~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_10kHz|nco_ii_0|ux122|data_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_10kHz|nco_ii_0|ux122|data_out[4] .is_wysiwyg = "true";
defparam \nco_10kHz|nco_ii_0|ux122|data_out[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y19_N39
cyclonev_lcell_comb \nco_60kHz|nco_ii_0|ux122|data_out[4]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nco_60kHz|nco_ii_0|ux0120|altsyncram_component0|auto_generated|q_a [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nco_60kHz|nco_ii_0|ux122|data_out[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nco_60kHz|nco_ii_0|ux122|data_out[4]~feeder .extended_lut = "off";
defparam \nco_60kHz|nco_ii_0|ux122|data_out[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \nco_60kHz|nco_ii_0|ux122|data_out[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y19_N40
dffeas \nco_60kHz|nco_ii_0|ux122|data_out[4] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\nco_60kHz|nco_ii_0|ux122|data_out[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_60kHz|nco_ii_0|ux122|data_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_60kHz|nco_ii_0|ux122|data_out[4] .is_wysiwyg = "true";
defparam \nco_60kHz|nco_ii_0|ux122|data_out[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y18_N12
cyclonev_lcell_comb \Add0~17 (
// Equation(s):
// \Add0~17_sumout  = SUM(( \nco_60kHz|nco_ii_0|ux122|data_out [4] ) + ( \nco_10kHz|nco_ii_0|ux122|data_out [4] ) + ( \Add0~14  ))
// \Add0~18  = CARRY(( \nco_60kHz|nco_ii_0|ux122|data_out [4] ) + ( \nco_10kHz|nco_ii_0|ux122|data_out [4] ) + ( \Add0~14  ))

	.dataa(gnd),
	.datab(!\nco_10kHz|nco_ii_0|ux122|data_out [4]),
	.datac(!\nco_60kHz|nco_ii_0|ux122|data_out [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~17_sumout ),
	.cout(\Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \Add0~17 .extended_lut = "off";
defparam \Add0~17 .lut_mask = 64'h0000CCCC00000F0F;
defparam \Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y18_N48
cyclonev_lcell_comb \nco_60kHz|nco_ii_0|ux122|data_out[5]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nco_60kHz|nco_ii_0|ux0120|altsyncram_component0|auto_generated|q_a [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nco_60kHz|nco_ii_0|ux122|data_out[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nco_60kHz|nco_ii_0|ux122|data_out[5]~feeder .extended_lut = "off";
defparam \nco_60kHz|nco_ii_0|ux122|data_out[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \nco_60kHz|nco_ii_0|ux122|data_out[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y18_N50
dffeas \nco_60kHz|nco_ii_0|ux122|data_out[5] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\nco_60kHz|nco_ii_0|ux122|data_out[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_60kHz|nco_ii_0|ux122|data_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_60kHz|nco_ii_0|ux122|data_out[5] .is_wysiwyg = "true";
defparam \nco_60kHz|nco_ii_0|ux122|data_out[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y18_N36
cyclonev_lcell_comb \nco_10kHz|nco_ii_0|ux122|data_out[5]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nco_10kHz|nco_ii_0|ux0120|altsyncram_component0|auto_generated|q_a [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nco_10kHz|nco_ii_0|ux122|data_out[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nco_10kHz|nco_ii_0|ux122|data_out[5]~feeder .extended_lut = "off";
defparam \nco_10kHz|nco_ii_0|ux122|data_out[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \nco_10kHz|nco_ii_0|ux122|data_out[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y18_N37
dffeas \nco_10kHz|nco_ii_0|ux122|data_out[5] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\nco_10kHz|nco_ii_0|ux122|data_out[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_10kHz|nco_ii_0|ux122|data_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_10kHz|nco_ii_0|ux122|data_out[5] .is_wysiwyg = "true";
defparam \nco_10kHz|nco_ii_0|ux122|data_out[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y18_N15
cyclonev_lcell_comb \Add0~21 (
// Equation(s):
// \Add0~21_sumout  = SUM(( \nco_60kHz|nco_ii_0|ux122|data_out [5] ) + ( \nco_10kHz|nco_ii_0|ux122|data_out [5] ) + ( \Add0~18  ))
// \Add0~22  = CARRY(( \nco_60kHz|nco_ii_0|ux122|data_out [5] ) + ( \nco_10kHz|nco_ii_0|ux122|data_out [5] ) + ( \Add0~18  ))

	.dataa(!\nco_60kHz|nco_ii_0|ux122|data_out [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nco_10kHz|nco_ii_0|ux122|data_out [5]),
	.datag(gnd),
	.cin(\Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~21_sumout ),
	.cout(\Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \Add0~21 .extended_lut = "off";
defparam \Add0~21 .lut_mask = 64'h0000FF0000005555;
defparam \Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y18_N11
dffeas \nco_10kHz|nco_ii_0|ux122|data_out[6] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\nco_10kHz|nco_ii_0|ux0120|altsyncram_component0|auto_generated|q_a [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\SW[0]~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_10kHz|nco_ii_0|ux122|data_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_10kHz|nco_ii_0|ux122|data_out[6] .is_wysiwyg = "true";
defparam \nco_10kHz|nco_ii_0|ux122|data_out[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y18_N48
cyclonev_lcell_comb \nco_60kHz|nco_ii_0|ux122|data_out[6]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nco_60kHz|nco_ii_0|ux0120|altsyncram_component0|auto_generated|q_a [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nco_60kHz|nco_ii_0|ux122|data_out[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nco_60kHz|nco_ii_0|ux122|data_out[6]~feeder .extended_lut = "off";
defparam \nco_60kHz|nco_ii_0|ux122|data_out[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \nco_60kHz|nco_ii_0|ux122|data_out[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y18_N49
dffeas \nco_60kHz|nco_ii_0|ux122|data_out[6] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\nco_60kHz|nco_ii_0|ux122|data_out[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_60kHz|nco_ii_0|ux122|data_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_60kHz|nco_ii_0|ux122|data_out[6] .is_wysiwyg = "true";
defparam \nco_60kHz|nco_ii_0|ux122|data_out[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y18_N18
cyclonev_lcell_comb \Add0~25 (
// Equation(s):
// \Add0~25_sumout  = SUM(( \nco_10kHz|nco_ii_0|ux122|data_out [6] ) + ( \nco_60kHz|nco_ii_0|ux122|data_out [6] ) + ( \Add0~22  ))
// \Add0~26  = CARRY(( \nco_10kHz|nco_ii_0|ux122|data_out [6] ) + ( \nco_60kHz|nco_ii_0|ux122|data_out [6] ) + ( \Add0~22  ))

	.dataa(gnd),
	.datab(!\nco_10kHz|nco_ii_0|ux122|data_out [6]),
	.datac(!\nco_60kHz|nco_ii_0|ux122|data_out [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~25_sumout ),
	.cout(\Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \Add0~25 .extended_lut = "off";
defparam \Add0~25 .lut_mask = 64'h0000F0F000003333;
defparam \Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y18_N7
dffeas \nco_10kHz|nco_ii_0|ux122|data_out[7] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\nco_10kHz|nco_ii_0|ux0120|altsyncram_component0|auto_generated|q_a [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\SW[0]~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_10kHz|nco_ii_0|ux122|data_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_10kHz|nco_ii_0|ux122|data_out[7] .is_wysiwyg = "true";
defparam \nco_10kHz|nco_ii_0|ux122|data_out[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y18_N1
dffeas \nco_60kHz|nco_ii_0|ux122|data_out[7] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\nco_60kHz|nco_ii_0|ux0120|altsyncram_component0|auto_generated|q_a [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\SW[0]~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_60kHz|nco_ii_0|ux122|data_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_60kHz|nco_ii_0|ux122|data_out[7] .is_wysiwyg = "true";
defparam \nco_60kHz|nco_ii_0|ux122|data_out[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y18_N21
cyclonev_lcell_comb \Add0~29 (
// Equation(s):
// \Add0~29_sumout  = SUM(( \nco_10kHz|nco_ii_0|ux122|data_out [7] ) + ( \nco_60kHz|nco_ii_0|ux122|data_out [7] ) + ( \Add0~26  ))
// \Add0~30  = CARRY(( \nco_10kHz|nco_ii_0|ux122|data_out [7] ) + ( \nco_60kHz|nco_ii_0|ux122|data_out [7] ) + ( \Add0~26  ))

	.dataa(!\nco_10kHz|nco_ii_0|ux122|data_out [7]),
	.datab(gnd),
	.datac(!\nco_60kHz|nco_ii_0|ux122|data_out [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~29_sumout ),
	.cout(\Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \Add0~29 .extended_lut = "off";
defparam \Add0~29 .lut_mask = 64'h0000F0F000005555;
defparam \Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y18_N54
cyclonev_lcell_comb \nco_10kHz|nco_ii_0|ux122|data_out[8]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nco_10kHz|nco_ii_0|ux0120|altsyncram_component0|auto_generated|q_a [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nco_10kHz|nco_ii_0|ux122|data_out[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nco_10kHz|nco_ii_0|ux122|data_out[8]~feeder .extended_lut = "off";
defparam \nco_10kHz|nco_ii_0|ux122|data_out[8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \nco_10kHz|nco_ii_0|ux122|data_out[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y18_N56
dffeas \nco_10kHz|nco_ii_0|ux122|data_out[8] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\nco_10kHz|nco_ii_0|ux122|data_out[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_10kHz|nco_ii_0|ux122|data_out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_10kHz|nco_ii_0|ux122|data_out[8] .is_wysiwyg = "true";
defparam \nco_10kHz|nco_ii_0|ux122|data_out[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y18_N27
cyclonev_lcell_comb \nco_60kHz|nco_ii_0|ux122|data_out[8]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nco_60kHz|nco_ii_0|ux0120|altsyncram_component0|auto_generated|q_a [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nco_60kHz|nco_ii_0|ux122|data_out[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nco_60kHz|nco_ii_0|ux122|data_out[8]~feeder .extended_lut = "off";
defparam \nco_60kHz|nco_ii_0|ux122|data_out[8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \nco_60kHz|nco_ii_0|ux122|data_out[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y18_N29
dffeas \nco_60kHz|nco_ii_0|ux122|data_out[8] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\nco_60kHz|nco_ii_0|ux122|data_out[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_60kHz|nco_ii_0|ux122|data_out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_60kHz|nco_ii_0|ux122|data_out[8] .is_wysiwyg = "true";
defparam \nco_60kHz|nco_ii_0|ux122|data_out[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y18_N24
cyclonev_lcell_comb \Add0~33 (
// Equation(s):
// \Add0~33_sumout  = SUM(( \nco_10kHz|nco_ii_0|ux122|data_out [8] ) + ( \nco_60kHz|nco_ii_0|ux122|data_out [8] ) + ( \Add0~30  ))
// \Add0~34  = CARRY(( \nco_10kHz|nco_ii_0|ux122|data_out [8] ) + ( \nco_60kHz|nco_ii_0|ux122|data_out [8] ) + ( \Add0~30  ))

	.dataa(gnd),
	.datab(!\nco_10kHz|nco_ii_0|ux122|data_out [8]),
	.datac(!\nco_60kHz|nco_ii_0|ux122|data_out [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~33_sumout ),
	.cout(\Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \Add0~33 .extended_lut = "off";
defparam \Add0~33 .lut_mask = 64'h0000F0F000003333;
defparam \Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y18_N21
cyclonev_lcell_comb \nco_10kHz|nco_ii_0|ux122|data_out[9]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nco_10kHz|nco_ii_0|ux0120|altsyncram_component0|auto_generated|q_a [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nco_10kHz|nco_ii_0|ux122|data_out[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nco_10kHz|nco_ii_0|ux122|data_out[9]~feeder .extended_lut = "off";
defparam \nco_10kHz|nco_ii_0|ux122|data_out[9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \nco_10kHz|nco_ii_0|ux122|data_out[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y18_N23
dffeas \nco_10kHz|nco_ii_0|ux122|data_out[9] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\nco_10kHz|nco_ii_0|ux122|data_out[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_10kHz|nco_ii_0|ux122|data_out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_10kHz|nco_ii_0|ux122|data_out[9] .is_wysiwyg = "true";
defparam \nco_10kHz|nco_ii_0|ux122|data_out[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y18_N21
cyclonev_lcell_comb \nco_60kHz|nco_ii_0|ux122|data_out[9]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nco_60kHz|nco_ii_0|ux0120|altsyncram_component0|auto_generated|q_a [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nco_60kHz|nco_ii_0|ux122|data_out[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nco_60kHz|nco_ii_0|ux122|data_out[9]~feeder .extended_lut = "off";
defparam \nco_60kHz|nco_ii_0|ux122|data_out[9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \nco_60kHz|nco_ii_0|ux122|data_out[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y18_N22
dffeas \nco_60kHz|nco_ii_0|ux122|data_out[9] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\nco_60kHz|nco_ii_0|ux122|data_out[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_60kHz|nco_ii_0|ux122|data_out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_60kHz|nco_ii_0|ux122|data_out[9] .is_wysiwyg = "true";
defparam \nco_60kHz|nco_ii_0|ux122|data_out[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y18_N27
cyclonev_lcell_comb \Add0~37 (
// Equation(s):
// \Add0~37_sumout  = SUM(( \nco_10kHz|nco_ii_0|ux122|data_out [9] ) + ( \nco_60kHz|nco_ii_0|ux122|data_out [9] ) + ( \Add0~34  ))
// \Add0~38  = CARRY(( \nco_10kHz|nco_ii_0|ux122|data_out [9] ) + ( \nco_60kHz|nco_ii_0|ux122|data_out [9] ) + ( \Add0~34  ))

	.dataa(!\nco_10kHz|nco_ii_0|ux122|data_out [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nco_60kHz|nco_ii_0|ux122|data_out [9]),
	.datag(gnd),
	.cin(\Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~37_sumout ),
	.cout(\Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \Add0~37 .extended_lut = "off";
defparam \Add0~37 .lut_mask = 64'h0000FF0000005555;
defparam \Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y18_N8
dffeas \nco_10kHz|nco_ii_0|ux122|data_out[10] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\nco_10kHz|nco_ii_0|ux0120|altsyncram_component0|auto_generated|q_a [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\SW[0]~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_10kHz|nco_ii_0|ux122|data_out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_10kHz|nco_ii_0|ux122|data_out[10] .is_wysiwyg = "true";
defparam \nco_10kHz|nco_ii_0|ux122|data_out[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y18_N37
dffeas \nco_60kHz|nco_ii_0|ux122|data_out[10] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\nco_60kHz|nco_ii_0|ux0120|altsyncram_component0|auto_generated|q_a [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\SW[0]~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_60kHz|nco_ii_0|ux122|data_out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_60kHz|nco_ii_0|ux122|data_out[10] .is_wysiwyg = "true";
defparam \nco_60kHz|nco_ii_0|ux122|data_out[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y18_N30
cyclonev_lcell_comb \Add0~41 (
// Equation(s):
// \Add0~41_sumout  = SUM(( \nco_10kHz|nco_ii_0|ux122|data_out [10] ) + ( \nco_60kHz|nco_ii_0|ux122|data_out [10] ) + ( \Add0~38  ))
// \Add0~42  = CARRY(( \nco_10kHz|nco_ii_0|ux122|data_out [10] ) + ( \nco_60kHz|nco_ii_0|ux122|data_out [10] ) + ( \Add0~38  ))

	.dataa(gnd),
	.datab(!\nco_10kHz|nco_ii_0|ux122|data_out [10]),
	.datac(!\nco_60kHz|nco_ii_0|ux122|data_out [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~41_sumout ),
	.cout(\Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \Add0~41 .extended_lut = "off";
defparam \Add0~41 .lut_mask = 64'h0000F0F000003333;
defparam \Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y18_N58
dffeas \nco_60kHz|nco_ii_0|ux122|data_out[11] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\nco_60kHz|nco_ii_0|ux0120|altsyncram_component0|auto_generated|q_a [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\SW[0]~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_60kHz|nco_ii_0|ux122|data_out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_60kHz|nco_ii_0|ux122|data_out[11] .is_wysiwyg = "true";
defparam \nco_60kHz|nco_ii_0|ux122|data_out[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y18_N24
cyclonev_lcell_comb \nco_10kHz|nco_ii_0|ux122|data_out[11]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nco_10kHz|nco_ii_0|ux0120|altsyncram_component0|auto_generated|q_a [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nco_10kHz|nco_ii_0|ux122|data_out[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nco_10kHz|nco_ii_0|ux122|data_out[11]~feeder .extended_lut = "off";
defparam \nco_10kHz|nco_ii_0|ux122|data_out[11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \nco_10kHz|nco_ii_0|ux122|data_out[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y18_N25
dffeas \nco_10kHz|nco_ii_0|ux122|data_out[11] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\nco_10kHz|nco_ii_0|ux122|data_out[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_10kHz|nco_ii_0|ux122|data_out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_10kHz|nco_ii_0|ux122|data_out[11] .is_wysiwyg = "true";
defparam \nco_10kHz|nco_ii_0|ux122|data_out[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y18_N33
cyclonev_lcell_comb \Add0~45 (
// Equation(s):
// \Add0~45_sumout  = SUM(( \nco_10kHz|nco_ii_0|ux122|data_out [11] ) + ( \nco_60kHz|nco_ii_0|ux122|data_out [11] ) + ( \Add0~42  ))
// \Add0~46  = CARRY(( \nco_10kHz|nco_ii_0|ux122|data_out [11] ) + ( \nco_60kHz|nco_ii_0|ux122|data_out [11] ) + ( \Add0~42  ))

	.dataa(!\nco_60kHz|nco_ii_0|ux122|data_out [11]),
	.datab(gnd),
	.datac(!\nco_10kHz|nco_ii_0|ux122|data_out [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~45_sumout ),
	.cout(\Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \Add0~45 .extended_lut = "off";
defparam \Add0~45 .lut_mask = 64'h0000AAAA00000F0F;
defparam \Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y18_N33
cyclonev_lcell_comb \nco_60kHz|nco_ii_0|ux122|data_out[12]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nco_60kHz|nco_ii_0|ux0120|altsyncram_component0|auto_generated|q_a [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nco_60kHz|nco_ii_0|ux122|data_out[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nco_60kHz|nco_ii_0|ux122|data_out[12]~feeder .extended_lut = "off";
defparam \nco_60kHz|nco_ii_0|ux122|data_out[12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \nco_60kHz|nco_ii_0|ux122|data_out[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y18_N34
dffeas \nco_60kHz|nco_ii_0|ux122|data_out[12] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\nco_60kHz|nco_ii_0|ux122|data_out[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_60kHz|nco_ii_0|ux122|data_out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_60kHz|nco_ii_0|ux122|data_out[12] .is_wysiwyg = "true";
defparam \nco_60kHz|nco_ii_0|ux122|data_out[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y18_N33
cyclonev_lcell_comb \nco_10kHz|nco_ii_0|ux122|data_out[12]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nco_10kHz|nco_ii_0|ux0120|altsyncram_component0|auto_generated|q_a [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nco_10kHz|nco_ii_0|ux122|data_out[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nco_10kHz|nco_ii_0|ux122|data_out[12]~feeder .extended_lut = "off";
defparam \nco_10kHz|nco_ii_0|ux122|data_out[12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \nco_10kHz|nco_ii_0|ux122|data_out[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y18_N35
dffeas \nco_10kHz|nco_ii_0|ux122|data_out[12] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\nco_10kHz|nco_ii_0|ux122|data_out[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_10kHz|nco_ii_0|ux122|data_out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_10kHz|nco_ii_0|ux122|data_out[12] .is_wysiwyg = "true";
defparam \nco_10kHz|nco_ii_0|ux122|data_out[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y18_N36
cyclonev_lcell_comb \Add0~49 (
// Equation(s):
// \Add0~49_sumout  = SUM(( \nco_60kHz|nco_ii_0|ux122|data_out [12] ) + ( \nco_10kHz|nco_ii_0|ux122|data_out [12] ) + ( \Add0~46  ))
// \Add0~50  = CARRY(( \nco_60kHz|nco_ii_0|ux122|data_out [12] ) + ( \nco_10kHz|nco_ii_0|ux122|data_out [12] ) + ( \Add0~46  ))

	.dataa(gnd),
	.datab(!\nco_60kHz|nco_ii_0|ux122|data_out [12]),
	.datac(!\nco_10kHz|nco_ii_0|ux122|data_out [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~49_sumout ),
	.cout(\Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \Add0~49 .extended_lut = "off";
defparam \Add0~49 .lut_mask = 64'h0000F0F000003333;
defparam \Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y18_N46
dffeas \nco_60kHz|nco_ii_0|ux122|data_out[13] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\nco_60kHz|nco_ii_0|ux0120|altsyncram_component0|auto_generated|q_a [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\SW[0]~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_60kHz|nco_ii_0|ux122|data_out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_60kHz|nco_ii_0|ux122|data_out[13] .is_wysiwyg = "true";
defparam \nco_60kHz|nco_ii_0|ux122|data_out[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y18_N49
dffeas \nco_10kHz|nco_ii_0|ux122|data_out[13] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\nco_10kHz|nco_ii_0|ux0120|altsyncram_component0|auto_generated|q_a [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\SW[0]~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_10kHz|nco_ii_0|ux122|data_out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_10kHz|nco_ii_0|ux122|data_out[13] .is_wysiwyg = "true";
defparam \nco_10kHz|nco_ii_0|ux122|data_out[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y18_N39
cyclonev_lcell_comb \Add0~53 (
// Equation(s):
// \Add0~53_sumout  = SUM(( \nco_10kHz|nco_ii_0|ux122|data_out [13] ) + ( \nco_60kHz|nco_ii_0|ux122|data_out [13] ) + ( \Add0~50  ))
// \Add0~54  = CARRY(( \nco_10kHz|nco_ii_0|ux122|data_out [13] ) + ( \nco_60kHz|nco_ii_0|ux122|data_out [13] ) + ( \Add0~50  ))

	.dataa(!\nco_60kHz|nco_ii_0|ux122|data_out [13]),
	.datab(gnd),
	.datac(!\nco_10kHz|nco_ii_0|ux122|data_out [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~53_sumout ),
	.cout(\Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \Add0~53 .extended_lut = "off";
defparam \Add0~53 .lut_mask = 64'h0000AAAA00000F0F;
defparam \Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y18_N54
cyclonev_lcell_comb \nco_60kHz|nco_ii_0|ux122|data_out[14]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nco_60kHz|nco_ii_0|ux0120|altsyncram_component0|auto_generated|q_a [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nco_60kHz|nco_ii_0|ux122|data_out[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nco_60kHz|nco_ii_0|ux122|data_out[14]~feeder .extended_lut = "off";
defparam \nco_60kHz|nco_ii_0|ux122|data_out[14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \nco_60kHz|nco_ii_0|ux122|data_out[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y18_N56
dffeas \nco_60kHz|nco_ii_0|ux122|data_out[14] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\nco_60kHz|nco_ii_0|ux122|data_out[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_60kHz|nco_ii_0|ux122|data_out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_60kHz|nco_ii_0|ux122|data_out[14] .is_wysiwyg = "true";
defparam \nco_60kHz|nco_ii_0|ux122|data_out[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y18_N15
cyclonev_lcell_comb \nco_10kHz|nco_ii_0|ux122|data_out[14]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nco_10kHz|nco_ii_0|ux0120|altsyncram_component0|auto_generated|q_a [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nco_10kHz|nco_ii_0|ux122|data_out[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nco_10kHz|nco_ii_0|ux122|data_out[14]~feeder .extended_lut = "off";
defparam \nco_10kHz|nco_ii_0|ux122|data_out[14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \nco_10kHz|nco_ii_0|ux122|data_out[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y18_N17
dffeas \nco_10kHz|nco_ii_0|ux122|data_out[14] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\nco_10kHz|nco_ii_0|ux122|data_out[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_10kHz|nco_ii_0|ux122|data_out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_10kHz|nco_ii_0|ux122|data_out[14] .is_wysiwyg = "true";
defparam \nco_10kHz|nco_ii_0|ux122|data_out[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y18_N42
cyclonev_lcell_comb \Add0~57 (
// Equation(s):
// \Add0~57_sumout  = SUM(( \nco_10kHz|nco_ii_0|ux122|data_out [14] ) + ( \nco_60kHz|nco_ii_0|ux122|data_out [14] ) + ( \Add0~54  ))
// \Add0~58  = CARRY(( \nco_10kHz|nco_ii_0|ux122|data_out [14] ) + ( \nco_60kHz|nco_ii_0|ux122|data_out [14] ) + ( \Add0~54  ))

	.dataa(!\nco_60kHz|nco_ii_0|ux122|data_out [14]),
	.datab(gnd),
	.datac(!\nco_10kHz|nco_ii_0|ux122|data_out [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~57_sumout ),
	.cout(\Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \Add0~57 .extended_lut = "off";
defparam \Add0~57 .lut_mask = 64'h0000AAAA00000F0F;
defparam \Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y18_N45
cyclonev_lcell_comb \Add0~61 (
// Equation(s):
// \Add0~61_sumout  = SUM(( \nco_10kHz|nco_ii_0|ux122|data_out [14] ) + ( \nco_60kHz|nco_ii_0|ux122|data_out [14] ) + ( \Add0~58  ))

	.dataa(!\nco_60kHz|nco_ii_0|ux122|data_out [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\nco_10kHz|nco_ii_0|ux122|data_out [14]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~61_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add0~61 .extended_lut = "off";
defparam \Add0~61 .lut_mask = 64'h0000AAAA000000FF;
defparam \Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y18_N2
dffeas \iir|input_register[0]~_Duplicate_2 (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\Add0~1_sumout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iir|input_register[0]~_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \iir|input_register[0]~_Duplicate_2 .is_wysiwyg = "true";
defparam \iir|input_register[0]~_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y18_N39
cyclonev_lcell_comb \iir|input_register[1]~_Duplicate_2feeder (
// Equation(s):
// \iir|input_register[1]~_Duplicate_2feeder_combout  = ( \Add0~5_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add0~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\iir|input_register[1]~_Duplicate_2feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \iir|input_register[1]~_Duplicate_2feeder .extended_lut = "off";
defparam \iir|input_register[1]~_Duplicate_2feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \iir|input_register[1]~_Duplicate_2feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y18_N40
dffeas \iir|input_register[1]~_Duplicate_2 (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\iir|input_register[1]~_Duplicate_2feeder_combout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iir|input_register[1]~_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \iir|input_register[1]~_Duplicate_2 .is_wysiwyg = "true";
defparam \iir|input_register[1]~_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y18_N4
dffeas \iir|input_register[2]~_Duplicate_2 (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Add0~9_sumout ),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iir|input_register[2]~_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \iir|input_register[2]~_Duplicate_2 .is_wysiwyg = "true";
defparam \iir|input_register[2]~_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y18_N29
dffeas \iir|input_register[3]~_Duplicate_2 (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Add0~13_sumout ),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iir|input_register[3]~_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \iir|input_register[3]~_Duplicate_2 .is_wysiwyg = "true";
defparam \iir|input_register[3]~_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y18_N14
dffeas \iir|input_register[4]~_Duplicate_2 (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\Add0~17_sumout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iir|input_register[4]~_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \iir|input_register[4]~_Duplicate_2 .is_wysiwyg = "true";
defparam \iir|input_register[4]~_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y18_N58
dffeas \iir|input_register[5]~_Duplicate_2 (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Add0~21_sumout ),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iir|input_register[5]~_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \iir|input_register[5]~_Duplicate_2 .is_wysiwyg = "true";
defparam \iir|input_register[5]~_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y18_N28
dffeas \iir|input_register[6]~_Duplicate_2 (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Add0~25_sumout ),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iir|input_register[6]~_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \iir|input_register[6]~_Duplicate_2 .is_wysiwyg = "true";
defparam \iir|input_register[6]~_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y18_N9
cyclonev_lcell_comb \iir|input_register[7]~_Duplicate_2feeder (
// Equation(s):
// \iir|input_register[7]~_Duplicate_2feeder_combout  = ( \Add0~29_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add0~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\iir|input_register[7]~_Duplicate_2feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \iir|input_register[7]~_Duplicate_2feeder .extended_lut = "off";
defparam \iir|input_register[7]~_Duplicate_2feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \iir|input_register[7]~_Duplicate_2feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y18_N10
dffeas \iir|input_register[7]~_Duplicate_2 (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\iir|input_register[7]~_Duplicate_2feeder_combout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iir|input_register[7]~_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \iir|input_register[7]~_Duplicate_2 .is_wysiwyg = "true";
defparam \iir|input_register[7]~_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y18_N42
cyclonev_lcell_comb \iir|input_register[8]~_Duplicate_2feeder (
// Equation(s):
// \iir|input_register[8]~_Duplicate_2feeder_combout  = ( \Add0~33_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add0~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\iir|input_register[8]~_Duplicate_2feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \iir|input_register[8]~_Duplicate_2feeder .extended_lut = "off";
defparam \iir|input_register[8]~_Duplicate_2feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \iir|input_register[8]~_Duplicate_2feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y18_N43
dffeas \iir|input_register[8]~_Duplicate_2 (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\iir|input_register[8]~_Duplicate_2feeder_combout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iir|input_register[8]~_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \iir|input_register[8]~_Duplicate_2 .is_wysiwyg = "true";
defparam \iir|input_register[8]~_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y18_N15
cyclonev_lcell_comb \iir|input_register[9]~_Duplicate_2feeder (
// Equation(s):
// \iir|input_register[9]~_Duplicate_2feeder_combout  = ( \Add0~37_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add0~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\iir|input_register[9]~_Duplicate_2feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \iir|input_register[9]~_Duplicate_2feeder .extended_lut = "off";
defparam \iir|input_register[9]~_Duplicate_2feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \iir|input_register[9]~_Duplicate_2feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y18_N16
dffeas \iir|input_register[9]~_Duplicate_2 (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\iir|input_register[9]~_Duplicate_2feeder_combout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iir|input_register[9]~_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \iir|input_register[9]~_Duplicate_2 .is_wysiwyg = "true";
defparam \iir|input_register[9]~_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y18_N32
dffeas \iir|input_register[10]~_Duplicate_2 (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\Add0~41_sumout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iir|input_register[10]~_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \iir|input_register[10]~_Duplicate_2 .is_wysiwyg = "true";
defparam \iir|input_register[10]~_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y18_N35
dffeas \iir|input_register[11]~_Duplicate_2 (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\Add0~45_sumout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iir|input_register[11]~_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \iir|input_register[11]~_Duplicate_2 .is_wysiwyg = "true";
defparam \iir|input_register[11]~_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y18_N22
dffeas \iir|input_register[12]~_Duplicate_2 (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Add0~49_sumout ),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iir|input_register[12]~_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \iir|input_register[12]~_Duplicate_2 .is_wysiwyg = "true";
defparam \iir|input_register[12]~_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y18_N41
dffeas \iir|input_register[13]~_Duplicate_2 (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\Add0~53_sumout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iir|input_register[13]~_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \iir|input_register[13]~_Duplicate_2 .is_wysiwyg = "true";
defparam \iir|input_register[13]~_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y18_N44
dffeas \iir|input_register[14]~_Duplicate_2 (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\Add0~57_sumout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iir|input_register[14]~_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \iir|input_register[14]~_Duplicate_2 .is_wysiwyg = "true";
defparam \iir|input_register[14]~_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y18_N37
dffeas \iir|input_register[15]~_Duplicate_2 (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Add0~61_sumout ),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iir|input_register[15]~_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \iir|input_register[15]~_Duplicate_2 .is_wysiwyg = "true";
defparam \iir|input_register[15]~_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: DSP_X20_Y18_N0
cyclonev_mac \fir|Add0~8 (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({vcc,vcc,vcc,vcc,vcc,vcc,vcc,gnd,gnd,gnd,gnd,gnd,gnd,vcc,gnd,vcc,gnd,gnd}),
	.ay({\Add0~61_sumout ,\Add0~61_sumout ,\Add0~61_sumout ,\Add0~61_sumout ,\Add0~57_sumout ,\Add0~53_sumout ,\Add0~49_sumout ,\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\Add0~21_sumout ,\Add0~17_sumout ,\Add0~13_sumout ,
\Add0~9_sumout ,\Add0~5_sumout ,\Add0~1_sumout }),
	.az(26'b00000000000000000000000000),
	.bx({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,vcc,gnd,vcc,vcc,gnd,vcc}),
	.by({\iir|input_register[15]~_Duplicate_2_q ,\iir|input_register[15]~_Duplicate_2_q ,\iir|input_register[15]~_Duplicate_2_q ,\iir|input_register[15]~_Duplicate_2_q ,\iir|input_register[14]~_Duplicate_2_q ,\iir|input_register[13]~_Duplicate_2_q ,
\iir|input_register[12]~_Duplicate_2_q ,\iir|input_register[11]~_Duplicate_2_q ,\iir|input_register[10]~_Duplicate_2_q ,\iir|input_register[9]~_Duplicate_2_q ,\iir|input_register[8]~_Duplicate_2_q ,\iir|input_register[7]~_Duplicate_2_q ,
\iir|input_register[6]~_Duplicate_2_q ,\iir|input_register[5]~_Duplicate_2_q ,\iir|input_register[4]~_Duplicate_2_q ,\iir|input_register[3]~_Duplicate_2_q ,\iir|input_register[2]~_Duplicate_2_q ,\iir|input_register[1]~_Duplicate_2_q ,
\iir|input_register[0]~_Duplicate_2_q }),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk({gnd,gnd,\FPGA_CLK1_50~inputCLKENA0_outclk }),
	.aclr({!\SW[0]~inputCLKENA0_outclk ,!\SW[0]~inputCLKENA0_outclk }),
	.ena({vcc,vcc,vcc}),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\fir|Add0~8_RESULTA_bus ),
	.resultb(),
	.scanout(\fir|Add0~8_SCANOUT_bus ),
	.chainout());
// synopsys translate_off
defparam \fir|Add0~8 .accumulate_clock = "none";
defparam \fir|Add0~8 .ax_clock = "none";
defparam \fir|Add0~8 .ax_width = 18;
defparam \fir|Add0~8 .ay_scan_in_clock = "0";
defparam \fir|Add0~8 .ay_scan_in_width = 19;
defparam \fir|Add0~8 .ay_use_scan_in = "false";
defparam \fir|Add0~8 .az_clock = "none";
defparam \fir|Add0~8 .bx_clock = "none";
defparam \fir|Add0~8 .bx_width = 15;
defparam \fir|Add0~8 .by_clock = "0";
defparam \fir|Add0~8 .by_use_scan_in = "false";
defparam \fir|Add0~8 .by_width = 19;
defparam \fir|Add0~8 .bz_clock = "none";
defparam \fir|Add0~8 .coef_a_0 = 0;
defparam \fir|Add0~8 .coef_a_1 = 0;
defparam \fir|Add0~8 .coef_a_2 = 0;
defparam \fir|Add0~8 .coef_a_3 = 0;
defparam \fir|Add0~8 .coef_a_4 = 0;
defparam \fir|Add0~8 .coef_a_5 = 0;
defparam \fir|Add0~8 .coef_a_6 = 0;
defparam \fir|Add0~8 .coef_a_7 = 0;
defparam \fir|Add0~8 .coef_b_0 = 0;
defparam \fir|Add0~8 .coef_b_1 = 0;
defparam \fir|Add0~8 .coef_b_2 = 0;
defparam \fir|Add0~8 .coef_b_3 = 0;
defparam \fir|Add0~8 .coef_b_4 = 0;
defparam \fir|Add0~8 .coef_b_5 = 0;
defparam \fir|Add0~8 .coef_b_6 = 0;
defparam \fir|Add0~8 .coef_b_7 = 0;
defparam \fir|Add0~8 .coef_sel_a_clock = "none";
defparam \fir|Add0~8 .coef_sel_b_clock = "none";
defparam \fir|Add0~8 .delay_scan_out_ay = "false";
defparam \fir|Add0~8 .delay_scan_out_by = "false";
defparam \fir|Add0~8 .enable_double_accum = "false";
defparam \fir|Add0~8 .load_const_clock = "none";
defparam \fir|Add0~8 .load_const_value = 0;
defparam \fir|Add0~8 .mode_sub_location = 0;
defparam \fir|Add0~8 .negate_clock = "none";
defparam \fir|Add0~8 .operand_source_max = "input";
defparam \fir|Add0~8 .operand_source_may = "input";
defparam \fir|Add0~8 .operand_source_mbx = "input";
defparam \fir|Add0~8 .operand_source_mby = "input";
defparam \fir|Add0~8 .operation_mode = "m18x18_sumof2";
defparam \fir|Add0~8 .output_clock = "0";
defparam \fir|Add0~8 .preadder_subtract_a = "false";
defparam \fir|Add0~8 .preadder_subtract_b = "false";
defparam \fir|Add0~8 .result_a_width = 64;
defparam \fir|Add0~8 .scan_out_width = 16;
defparam \fir|Add0~8 .signed_max = "true";
defparam \fir|Add0~8 .signed_may = "true";
defparam \fir|Add0~8 .signed_mbx = "false";
defparam \fir|Add0~8 .signed_mby = "true";
defparam \fir|Add0~8 .sub_clock = "none";
defparam \fir|Add0~8 .use_chainadder = "false";
// synopsys translate_on

// Location: DSP_X20_Y16_N0
cyclonev_mac \fir|Mult2~8 (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({gnd,gnd,gnd,gnd,gnd,vcc,gnd,vcc,gnd,vcc,vcc,gnd,vcc,gnd,vcc}),
	.ay(27'b000000000000000000000000000),
	.az(26'b00000000000000000000000000),
	.bx({gnd,gnd,gnd,gnd,vcc,vcc,gnd,vcc,gnd,vcc,gnd,vcc,gnd,gnd,gnd}),
	.by(19'b0000000000000000000),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk({gnd,gnd,\FPGA_CLK1_50~inputCLKENA0_outclk }),
	.aclr({!\SW[0]~inputCLKENA0_outclk ,!\SW[0]~inputCLKENA0_outclk }),
	.ena({vcc,vcc,vcc}),
	.scanin({\fir|Add0~124 ,\fir|Add0~123 ,\fir|Add0~122 ,\fir|Add0~121 ,\fir|Add0~120 ,\fir|Add0~119 ,\fir|Add0~118 ,\fir|Add0~117 ,\fir|Add0~116 ,\fir|Add0~115 ,\fir|Add0~114 ,\fir|Add0~113 ,\fir|Add0~112 ,\fir|Add0~111 ,\fir|Add0~110 ,\fir|Add0~109 }),
	.chainin(1'b0),
	.dftout(),
	.resulta(\fir|Mult2~8_RESULTA_bus ),
	.resultb(\fir|Mult2~8_RESULTB_bus ),
	.scanout(\fir|Mult2~8_SCANOUT_bus ),
	.chainout());
// synopsys translate_off
defparam \fir|Mult2~8 .accumulate_clock = "none";
defparam \fir|Mult2~8 .ax_clock = "none";
defparam \fir|Mult2~8 .ax_width = 15;
defparam \fir|Mult2~8 .ay_scan_in_clock = "0";
defparam \fir|Mult2~8 .ay_scan_in_width = 16;
defparam \fir|Mult2~8 .ay_use_scan_in = "true";
defparam \fir|Mult2~8 .az_clock = "none";
defparam \fir|Mult2~8 .bx_clock = "none";
defparam \fir|Mult2~8 .bx_width = 15;
defparam \fir|Mult2~8 .by_clock = "0";
defparam \fir|Mult2~8 .by_use_scan_in = "true";
defparam \fir|Mult2~8 .by_width = 16;
defparam \fir|Mult2~8 .bz_clock = "none";
defparam \fir|Mult2~8 .coef_a_0 = 0;
defparam \fir|Mult2~8 .coef_a_1 = 0;
defparam \fir|Mult2~8 .coef_a_2 = 0;
defparam \fir|Mult2~8 .coef_a_3 = 0;
defparam \fir|Mult2~8 .coef_a_4 = 0;
defparam \fir|Mult2~8 .coef_a_5 = 0;
defparam \fir|Mult2~8 .coef_a_6 = 0;
defparam \fir|Mult2~8 .coef_a_7 = 0;
defparam \fir|Mult2~8 .coef_b_0 = 0;
defparam \fir|Mult2~8 .coef_b_1 = 0;
defparam \fir|Mult2~8 .coef_b_2 = 0;
defparam \fir|Mult2~8 .coef_b_3 = 0;
defparam \fir|Mult2~8 .coef_b_4 = 0;
defparam \fir|Mult2~8 .coef_b_5 = 0;
defparam \fir|Mult2~8 .coef_b_6 = 0;
defparam \fir|Mult2~8 .coef_b_7 = 0;
defparam \fir|Mult2~8 .coef_sel_a_clock = "none";
defparam \fir|Mult2~8 .coef_sel_b_clock = "none";
defparam \fir|Mult2~8 .delay_scan_out_ay = "false";
defparam \fir|Mult2~8 .delay_scan_out_by = "false";
defparam \fir|Mult2~8 .enable_double_accum = "false";
defparam \fir|Mult2~8 .load_const_clock = "none";
defparam \fir|Mult2~8 .load_const_value = 0;
defparam \fir|Mult2~8 .mode_sub_location = 0;
defparam \fir|Mult2~8 .negate_clock = "none";
defparam \fir|Mult2~8 .operand_source_max = "input";
defparam \fir|Mult2~8 .operand_source_may = "input";
defparam \fir|Mult2~8 .operand_source_mbx = "input";
defparam \fir|Mult2~8 .operand_source_mby = "input";
defparam \fir|Mult2~8 .operation_mode = "m18x18_full";
defparam \fir|Mult2~8 .output_clock = "0";
defparam \fir|Mult2~8 .preadder_subtract_a = "false";
defparam \fir|Mult2~8 .preadder_subtract_b = "false";
defparam \fir|Mult2~8 .result_a_width = 64;
defparam \fir|Mult2~8 .result_b_width = 37;
defparam \fir|Mult2~8 .scan_out_width = 16;
defparam \fir|Mult2~8 .signed_max = "false";
defparam \fir|Mult2~8 .signed_may = "true";
defparam \fir|Mult2~8 .signed_mbx = "false";
defparam \fir|Mult2~8 .signed_mby = "true";
defparam \fir|Mult2~8 .sub_clock = "none";
defparam \fir|Mult2~8 .use_chainadder = "false";
// synopsys translate_on

// Location: DSP_X20_Y14_N0
cyclonev_mac \fir|Mult4~8 (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({gnd,gnd,gnd,vcc,gnd,vcc,vcc,gnd,vcc,vcc,vcc,gnd,gnd,gnd,vcc}),
	.ay(27'b000000000000000000000000000),
	.az(26'b00000000000000000000000000),
	.bx({gnd,gnd,vcc,gnd,gnd,gnd,gnd,gnd,gnd,vcc,vcc,vcc,gnd,gnd,vcc}),
	.by(19'b0000000000000000000),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk({gnd,gnd,\FPGA_CLK1_50~inputCLKENA0_outclk }),
	.aclr({!\SW[0]~inputCLKENA0_outclk ,!\SW[0]~inputCLKENA0_outclk }),
	.ena({vcc,vcc,vcc}),
	.scanin({\fir|Mult3~124 ,\fir|Mult3~123 ,\fir|Mult3~122 ,\fir|Mult3~121 ,\fir|Mult3~120 ,\fir|Mult3~119 ,\fir|Mult3~118 ,\fir|Mult3~117 ,\fir|Mult3~116 ,\fir|Mult3~115 ,\fir|Mult3~114 ,\fir|Mult3~113 ,\fir|Mult3~112 ,\fir|Mult3~111 ,\fir|Mult3~110 ,\fir|Mult3~109 }),
	.chainin(1'b0),
	.dftout(),
	.resulta(\fir|Mult4~8_RESULTA_bus ),
	.resultb(\fir|Mult4~8_RESULTB_bus ),
	.scanout(\fir|Mult4~8_SCANOUT_bus ),
	.chainout());
// synopsys translate_off
defparam \fir|Mult4~8 .accumulate_clock = "none";
defparam \fir|Mult4~8 .ax_clock = "none";
defparam \fir|Mult4~8 .ax_width = 15;
defparam \fir|Mult4~8 .ay_scan_in_clock = "0";
defparam \fir|Mult4~8 .ay_scan_in_width = 16;
defparam \fir|Mult4~8 .ay_use_scan_in = "true";
defparam \fir|Mult4~8 .az_clock = "none";
defparam \fir|Mult4~8 .bx_clock = "none";
defparam \fir|Mult4~8 .bx_width = 15;
defparam \fir|Mult4~8 .by_clock = "0";
defparam \fir|Mult4~8 .by_use_scan_in = "true";
defparam \fir|Mult4~8 .by_width = 16;
defparam \fir|Mult4~8 .bz_clock = "none";
defparam \fir|Mult4~8 .coef_a_0 = 0;
defparam \fir|Mult4~8 .coef_a_1 = 0;
defparam \fir|Mult4~8 .coef_a_2 = 0;
defparam \fir|Mult4~8 .coef_a_3 = 0;
defparam \fir|Mult4~8 .coef_a_4 = 0;
defparam \fir|Mult4~8 .coef_a_5 = 0;
defparam \fir|Mult4~8 .coef_a_6 = 0;
defparam \fir|Mult4~8 .coef_a_7 = 0;
defparam \fir|Mult4~8 .coef_b_0 = 0;
defparam \fir|Mult4~8 .coef_b_1 = 0;
defparam \fir|Mult4~8 .coef_b_2 = 0;
defparam \fir|Mult4~8 .coef_b_3 = 0;
defparam \fir|Mult4~8 .coef_b_4 = 0;
defparam \fir|Mult4~8 .coef_b_5 = 0;
defparam \fir|Mult4~8 .coef_b_6 = 0;
defparam \fir|Mult4~8 .coef_b_7 = 0;
defparam \fir|Mult4~8 .coef_sel_a_clock = "none";
defparam \fir|Mult4~8 .coef_sel_b_clock = "none";
defparam \fir|Mult4~8 .delay_scan_out_ay = "false";
defparam \fir|Mult4~8 .delay_scan_out_by = "false";
defparam \fir|Mult4~8 .enable_double_accum = "false";
defparam \fir|Mult4~8 .load_const_clock = "none";
defparam \fir|Mult4~8 .load_const_value = 0;
defparam \fir|Mult4~8 .mode_sub_location = 0;
defparam \fir|Mult4~8 .negate_clock = "none";
defparam \fir|Mult4~8 .operand_source_max = "input";
defparam \fir|Mult4~8 .operand_source_may = "input";
defparam \fir|Mult4~8 .operand_source_mbx = "input";
defparam \fir|Mult4~8 .operand_source_mby = "input";
defparam \fir|Mult4~8 .operation_mode = "m18x18_full";
defparam \fir|Mult4~8 .output_clock = "0";
defparam \fir|Mult4~8 .preadder_subtract_a = "false";
defparam \fir|Mult4~8 .preadder_subtract_b = "false";
defparam \fir|Mult4~8 .result_a_width = 64;
defparam \fir|Mult4~8 .result_b_width = 37;
defparam \fir|Mult4~8 .scan_out_width = 16;
defparam \fir|Mult4~8 .signed_max = "false";
defparam \fir|Mult4~8 .signed_may = "true";
defparam \fir|Mult4~8 .signed_mbx = "false";
defparam \fir|Mult4~8 .signed_mby = "true";
defparam \fir|Mult4~8 .sub_clock = "none";
defparam \fir|Mult4~8 .use_chainadder = "false";
// synopsys translate_on

// Location: DSP_X20_Y12_N0
cyclonev_mac \fir|Mult6~8 (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({gnd,gnd,vcc,gnd,vcc,gnd,gnd,gnd,gnd,gnd,vcc,gnd,gnd,vcc,vcc}),
	.ay(27'b000000000000000000000000000),
	.az(26'b00000000000000000000000000),
	.bx({gnd,gnd,vcc,gnd,vcc,vcc,gnd,gnd,gnd,vcc,vcc,vcc,gnd,gnd,vcc}),
	.by(19'b0000000000000000000),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk({gnd,gnd,\FPGA_CLK1_50~inputCLKENA0_outclk }),
	.aclr({!\SW[0]~inputCLKENA0_outclk ,!\SW[0]~inputCLKENA0_outclk }),
	.ena({vcc,vcc,vcc}),
	.scanin({\fir|Mult5~124 ,\fir|Mult5~123 ,\fir|Mult5~122 ,\fir|Mult5~121 ,\fir|Mult5~120 ,\fir|Mult5~119 ,\fir|Mult5~118 ,\fir|Mult5~117 ,\fir|Mult5~116 ,\fir|Mult5~115 ,\fir|Mult5~114 ,\fir|Mult5~113 ,\fir|Mult5~112 ,\fir|Mult5~111 ,\fir|Mult5~110 ,\fir|Mult5~109 }),
	.chainin(1'b0),
	.dftout(),
	.resulta(\fir|Mult6~8_RESULTA_bus ),
	.resultb(\fir|Mult6~8_RESULTB_bus ),
	.scanout(\fir|Mult6~8_SCANOUT_bus ),
	.chainout());
// synopsys translate_off
defparam \fir|Mult6~8 .accumulate_clock = "none";
defparam \fir|Mult6~8 .ax_clock = "none";
defparam \fir|Mult6~8 .ax_width = 15;
defparam \fir|Mult6~8 .ay_scan_in_clock = "0";
defparam \fir|Mult6~8 .ay_scan_in_width = 16;
defparam \fir|Mult6~8 .ay_use_scan_in = "true";
defparam \fir|Mult6~8 .az_clock = "none";
defparam \fir|Mult6~8 .bx_clock = "none";
defparam \fir|Mult6~8 .bx_width = 15;
defparam \fir|Mult6~8 .by_clock = "0";
defparam \fir|Mult6~8 .by_use_scan_in = "true";
defparam \fir|Mult6~8 .by_width = 16;
defparam \fir|Mult6~8 .bz_clock = "none";
defparam \fir|Mult6~8 .coef_a_0 = 0;
defparam \fir|Mult6~8 .coef_a_1 = 0;
defparam \fir|Mult6~8 .coef_a_2 = 0;
defparam \fir|Mult6~8 .coef_a_3 = 0;
defparam \fir|Mult6~8 .coef_a_4 = 0;
defparam \fir|Mult6~8 .coef_a_5 = 0;
defparam \fir|Mult6~8 .coef_a_6 = 0;
defparam \fir|Mult6~8 .coef_a_7 = 0;
defparam \fir|Mult6~8 .coef_b_0 = 0;
defparam \fir|Mult6~8 .coef_b_1 = 0;
defparam \fir|Mult6~8 .coef_b_2 = 0;
defparam \fir|Mult6~8 .coef_b_3 = 0;
defparam \fir|Mult6~8 .coef_b_4 = 0;
defparam \fir|Mult6~8 .coef_b_5 = 0;
defparam \fir|Mult6~8 .coef_b_6 = 0;
defparam \fir|Mult6~8 .coef_b_7 = 0;
defparam \fir|Mult6~8 .coef_sel_a_clock = "none";
defparam \fir|Mult6~8 .coef_sel_b_clock = "none";
defparam \fir|Mult6~8 .delay_scan_out_ay = "false";
defparam \fir|Mult6~8 .delay_scan_out_by = "false";
defparam \fir|Mult6~8 .enable_double_accum = "false";
defparam \fir|Mult6~8 .load_const_clock = "none";
defparam \fir|Mult6~8 .load_const_value = 0;
defparam \fir|Mult6~8 .mode_sub_location = 0;
defparam \fir|Mult6~8 .negate_clock = "none";
defparam \fir|Mult6~8 .operand_source_max = "input";
defparam \fir|Mult6~8 .operand_source_may = "input";
defparam \fir|Mult6~8 .operand_source_mbx = "input";
defparam \fir|Mult6~8 .operand_source_mby = "input";
defparam \fir|Mult6~8 .operation_mode = "m18x18_full";
defparam \fir|Mult6~8 .output_clock = "0";
defparam \fir|Mult6~8 .preadder_subtract_a = "false";
defparam \fir|Mult6~8 .preadder_subtract_b = "false";
defparam \fir|Mult6~8 .result_a_width = 64;
defparam \fir|Mult6~8 .result_b_width = 37;
defparam \fir|Mult6~8 .scan_out_width = 16;
defparam \fir|Mult6~8 .signed_max = "false";
defparam \fir|Mult6~8 .signed_may = "true";
defparam \fir|Mult6~8 .signed_mbx = "false";
defparam \fir|Mult6~8 .signed_mby = "true";
defparam \fir|Mult6~8 .sub_clock = "none";
defparam \fir|Mult6~8 .use_chainadder = "false";
// synopsys translate_on

// Location: DSP_X20_Y10_N0
cyclonev_mac \fir|Mult8~8 (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({gnd,gnd,vcc,gnd,vcc,vcc,gnd,gnd,gnd,vcc,vcc,vcc,gnd,gnd,vcc}),
	.ay(27'b000000000000000000000000000),
	.az(26'b00000000000000000000000000),
	.bx({gnd,gnd,vcc,gnd,vcc,gnd,gnd,gnd,gnd,gnd,vcc,gnd,gnd,vcc,vcc}),
	.by(19'b0000000000000000000),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk({gnd,gnd,\FPGA_CLK1_50~inputCLKENA0_outclk }),
	.aclr({!\SW[0]~inputCLKENA0_outclk ,!\SW[0]~inputCLKENA0_outclk }),
	.ena({vcc,vcc,vcc}),
	.scanin({\fir|Mult7~124 ,\fir|Mult7~123 ,\fir|Mult7~122 ,\fir|Mult7~121 ,\fir|Mult7~120 ,\fir|Mult7~119 ,\fir|Mult7~118 ,\fir|Mult7~117 ,\fir|Mult7~116 ,\fir|Mult7~115 ,\fir|Mult7~114 ,\fir|Mult7~113 ,\fir|Mult7~112 ,\fir|Mult7~111 ,\fir|Mult7~110 ,\fir|Mult7~109 }),
	.chainin(1'b0),
	.dftout(),
	.resulta(\fir|Mult8~8_RESULTA_bus ),
	.resultb(\fir|Mult8~8_RESULTB_bus ),
	.scanout(\fir|Mult8~8_SCANOUT_bus ),
	.chainout());
// synopsys translate_off
defparam \fir|Mult8~8 .accumulate_clock = "none";
defparam \fir|Mult8~8 .ax_clock = "none";
defparam \fir|Mult8~8 .ax_width = 15;
defparam \fir|Mult8~8 .ay_scan_in_clock = "0";
defparam \fir|Mult8~8 .ay_scan_in_width = 16;
defparam \fir|Mult8~8 .ay_use_scan_in = "true";
defparam \fir|Mult8~8 .az_clock = "none";
defparam \fir|Mult8~8 .bx_clock = "none";
defparam \fir|Mult8~8 .bx_width = 15;
defparam \fir|Mult8~8 .by_clock = "0";
defparam \fir|Mult8~8 .by_use_scan_in = "true";
defparam \fir|Mult8~8 .by_width = 16;
defparam \fir|Mult8~8 .bz_clock = "none";
defparam \fir|Mult8~8 .coef_a_0 = 0;
defparam \fir|Mult8~8 .coef_a_1 = 0;
defparam \fir|Mult8~8 .coef_a_2 = 0;
defparam \fir|Mult8~8 .coef_a_3 = 0;
defparam \fir|Mult8~8 .coef_a_4 = 0;
defparam \fir|Mult8~8 .coef_a_5 = 0;
defparam \fir|Mult8~8 .coef_a_6 = 0;
defparam \fir|Mult8~8 .coef_a_7 = 0;
defparam \fir|Mult8~8 .coef_b_0 = 0;
defparam \fir|Mult8~8 .coef_b_1 = 0;
defparam \fir|Mult8~8 .coef_b_2 = 0;
defparam \fir|Mult8~8 .coef_b_3 = 0;
defparam \fir|Mult8~8 .coef_b_4 = 0;
defparam \fir|Mult8~8 .coef_b_5 = 0;
defparam \fir|Mult8~8 .coef_b_6 = 0;
defparam \fir|Mult8~8 .coef_b_7 = 0;
defparam \fir|Mult8~8 .coef_sel_a_clock = "none";
defparam \fir|Mult8~8 .coef_sel_b_clock = "none";
defparam \fir|Mult8~8 .delay_scan_out_ay = "false";
defparam \fir|Mult8~8 .delay_scan_out_by = "false";
defparam \fir|Mult8~8 .enable_double_accum = "false";
defparam \fir|Mult8~8 .load_const_clock = "none";
defparam \fir|Mult8~8 .load_const_value = 0;
defparam \fir|Mult8~8 .mode_sub_location = 0;
defparam \fir|Mult8~8 .negate_clock = "none";
defparam \fir|Mult8~8 .operand_source_max = "input";
defparam \fir|Mult8~8 .operand_source_may = "input";
defparam \fir|Mult8~8 .operand_source_mbx = "input";
defparam \fir|Mult8~8 .operand_source_mby = "input";
defparam \fir|Mult8~8 .operation_mode = "m18x18_full";
defparam \fir|Mult8~8 .output_clock = "0";
defparam \fir|Mult8~8 .preadder_subtract_a = "false";
defparam \fir|Mult8~8 .preadder_subtract_b = "false";
defparam \fir|Mult8~8 .result_a_width = 64;
defparam \fir|Mult8~8 .result_b_width = 37;
defparam \fir|Mult8~8 .scan_out_width = 16;
defparam \fir|Mult8~8 .signed_max = "false";
defparam \fir|Mult8~8 .signed_may = "true";
defparam \fir|Mult8~8 .signed_mbx = "false";
defparam \fir|Mult8~8 .signed_mby = "true";
defparam \fir|Mult8~8 .sub_clock = "none";
defparam \fir|Mult8~8 .use_chainadder = "false";
// synopsys translate_on

// Location: DSP_X20_Y8_N0
cyclonev_mac \fir|Mult10~8 (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({gnd,gnd,vcc,gnd,gnd,gnd,gnd,gnd,gnd,vcc,vcc,vcc,gnd,gnd,vcc}),
	.ay(27'b000000000000000000000000000),
	.az(26'b00000000000000000000000000),
	.bx({gnd,gnd,gnd,vcc,gnd,vcc,vcc,gnd,vcc,vcc,vcc,gnd,gnd,gnd,vcc}),
	.by(19'b0000000000000000000),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk({gnd,gnd,\FPGA_CLK1_50~inputCLKENA0_outclk }),
	.aclr({!\SW[0]~inputCLKENA0_outclk ,!\SW[0]~inputCLKENA0_outclk }),
	.ena({vcc,vcc,vcc}),
	.scanin({\fir|Mult9~124 ,\fir|Mult9~123 ,\fir|Mult9~122 ,\fir|Mult9~121 ,\fir|Mult9~120 ,\fir|Mult9~119 ,\fir|Mult9~118 ,\fir|Mult9~117 ,\fir|Mult9~116 ,\fir|Mult9~115 ,\fir|Mult9~114 ,\fir|Mult9~113 ,\fir|Mult9~112 ,\fir|Mult9~111 ,\fir|Mult9~110 ,\fir|Mult9~109 }),
	.chainin(1'b0),
	.dftout(),
	.resulta(\fir|Mult10~8_RESULTA_bus ),
	.resultb(\fir|Mult10~8_RESULTB_bus ),
	.scanout(\fir|Mult10~8_SCANOUT_bus ),
	.chainout());
// synopsys translate_off
defparam \fir|Mult10~8 .accumulate_clock = "none";
defparam \fir|Mult10~8 .ax_clock = "none";
defparam \fir|Mult10~8 .ax_width = 15;
defparam \fir|Mult10~8 .ay_scan_in_clock = "0";
defparam \fir|Mult10~8 .ay_scan_in_width = 16;
defparam \fir|Mult10~8 .ay_use_scan_in = "true";
defparam \fir|Mult10~8 .az_clock = "none";
defparam \fir|Mult10~8 .bx_clock = "none";
defparam \fir|Mult10~8 .bx_width = 15;
defparam \fir|Mult10~8 .by_clock = "0";
defparam \fir|Mult10~8 .by_use_scan_in = "true";
defparam \fir|Mult10~8 .by_width = 16;
defparam \fir|Mult10~8 .bz_clock = "none";
defparam \fir|Mult10~8 .coef_a_0 = 0;
defparam \fir|Mult10~8 .coef_a_1 = 0;
defparam \fir|Mult10~8 .coef_a_2 = 0;
defparam \fir|Mult10~8 .coef_a_3 = 0;
defparam \fir|Mult10~8 .coef_a_4 = 0;
defparam \fir|Mult10~8 .coef_a_5 = 0;
defparam \fir|Mult10~8 .coef_a_6 = 0;
defparam \fir|Mult10~8 .coef_a_7 = 0;
defparam \fir|Mult10~8 .coef_b_0 = 0;
defparam \fir|Mult10~8 .coef_b_1 = 0;
defparam \fir|Mult10~8 .coef_b_2 = 0;
defparam \fir|Mult10~8 .coef_b_3 = 0;
defparam \fir|Mult10~8 .coef_b_4 = 0;
defparam \fir|Mult10~8 .coef_b_5 = 0;
defparam \fir|Mult10~8 .coef_b_6 = 0;
defparam \fir|Mult10~8 .coef_b_7 = 0;
defparam \fir|Mult10~8 .coef_sel_a_clock = "none";
defparam \fir|Mult10~8 .coef_sel_b_clock = "none";
defparam \fir|Mult10~8 .delay_scan_out_ay = "false";
defparam \fir|Mult10~8 .delay_scan_out_by = "false";
defparam \fir|Mult10~8 .enable_double_accum = "false";
defparam \fir|Mult10~8 .load_const_clock = "none";
defparam \fir|Mult10~8 .load_const_value = 0;
defparam \fir|Mult10~8 .mode_sub_location = 0;
defparam \fir|Mult10~8 .negate_clock = "none";
defparam \fir|Mult10~8 .operand_source_max = "input";
defparam \fir|Mult10~8 .operand_source_may = "input";
defparam \fir|Mult10~8 .operand_source_mbx = "input";
defparam \fir|Mult10~8 .operand_source_mby = "input";
defparam \fir|Mult10~8 .operation_mode = "m18x18_full";
defparam \fir|Mult10~8 .output_clock = "0";
defparam \fir|Mult10~8 .preadder_subtract_a = "false";
defparam \fir|Mult10~8 .preadder_subtract_b = "false";
defparam \fir|Mult10~8 .result_a_width = 64;
defparam \fir|Mult10~8 .result_b_width = 37;
defparam \fir|Mult10~8 .scan_out_width = 16;
defparam \fir|Mult10~8 .signed_max = "false";
defparam \fir|Mult10~8 .signed_may = "true";
defparam \fir|Mult10~8 .signed_mbx = "false";
defparam \fir|Mult10~8 .signed_mby = "true";
defparam \fir|Mult10~8 .sub_clock = "none";
defparam \fir|Mult10~8 .use_chainadder = "false";
// synopsys translate_on

// Location: DSP_X20_Y6_N0
cyclonev_mac \fir|Mult12~8 (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({gnd,gnd,gnd,gnd,vcc,vcc,gnd,vcc,gnd,vcc,gnd,vcc,gnd,gnd,gnd}),
	.ay(27'b000000000000000000000000000),
	.az(26'b00000000000000000000000000),
	.bx({gnd,gnd,gnd,gnd,gnd,vcc,gnd,vcc,gnd,vcc,vcc,gnd,vcc,gnd,vcc}),
	.by(19'b0000000000000000000),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk({gnd,gnd,\FPGA_CLK1_50~inputCLKENA0_outclk }),
	.aclr({!\SW[0]~inputCLKENA0_outclk ,!\SW[0]~inputCLKENA0_outclk }),
	.ena({vcc,vcc,vcc}),
	.scanin({\fir|Mult11~124 ,\fir|Mult11~123 ,\fir|Mult11~122 ,\fir|Mult11~121 ,\fir|Mult11~120 ,\fir|Mult11~119 ,\fir|Mult11~118 ,\fir|Mult11~117 ,\fir|Mult11~116 ,\fir|Mult11~115 ,\fir|Mult11~114 ,\fir|Mult11~113 ,\fir|Mult11~112 ,\fir|Mult11~111 ,\fir|Mult11~110 ,\fir|Mult11~109 }),
	.chainin(1'b0),
	.dftout(),
	.resulta(\fir|Mult12~8_RESULTA_bus ),
	.resultb(\fir|Mult12~8_RESULTB_bus ),
	.scanout(\fir|Mult12~8_SCANOUT_bus ),
	.chainout());
// synopsys translate_off
defparam \fir|Mult12~8 .accumulate_clock = "none";
defparam \fir|Mult12~8 .ax_clock = "none";
defparam \fir|Mult12~8 .ax_width = 15;
defparam \fir|Mult12~8 .ay_scan_in_clock = "0";
defparam \fir|Mult12~8 .ay_scan_in_width = 16;
defparam \fir|Mult12~8 .ay_use_scan_in = "true";
defparam \fir|Mult12~8 .az_clock = "none";
defparam \fir|Mult12~8 .bx_clock = "none";
defparam \fir|Mult12~8 .bx_width = 15;
defparam \fir|Mult12~8 .by_clock = "0";
defparam \fir|Mult12~8 .by_use_scan_in = "true";
defparam \fir|Mult12~8 .by_width = 16;
defparam \fir|Mult12~8 .bz_clock = "none";
defparam \fir|Mult12~8 .coef_a_0 = 0;
defparam \fir|Mult12~8 .coef_a_1 = 0;
defparam \fir|Mult12~8 .coef_a_2 = 0;
defparam \fir|Mult12~8 .coef_a_3 = 0;
defparam \fir|Mult12~8 .coef_a_4 = 0;
defparam \fir|Mult12~8 .coef_a_5 = 0;
defparam \fir|Mult12~8 .coef_a_6 = 0;
defparam \fir|Mult12~8 .coef_a_7 = 0;
defparam \fir|Mult12~8 .coef_b_0 = 0;
defparam \fir|Mult12~8 .coef_b_1 = 0;
defparam \fir|Mult12~8 .coef_b_2 = 0;
defparam \fir|Mult12~8 .coef_b_3 = 0;
defparam \fir|Mult12~8 .coef_b_4 = 0;
defparam \fir|Mult12~8 .coef_b_5 = 0;
defparam \fir|Mult12~8 .coef_b_6 = 0;
defparam \fir|Mult12~8 .coef_b_7 = 0;
defparam \fir|Mult12~8 .coef_sel_a_clock = "none";
defparam \fir|Mult12~8 .coef_sel_b_clock = "none";
defparam \fir|Mult12~8 .delay_scan_out_ay = "false";
defparam \fir|Mult12~8 .delay_scan_out_by = "false";
defparam \fir|Mult12~8 .enable_double_accum = "false";
defparam \fir|Mult12~8 .load_const_clock = "none";
defparam \fir|Mult12~8 .load_const_value = 0;
defparam \fir|Mult12~8 .mode_sub_location = 0;
defparam \fir|Mult12~8 .negate_clock = "none";
defparam \fir|Mult12~8 .operand_source_max = "input";
defparam \fir|Mult12~8 .operand_source_may = "input";
defparam \fir|Mult12~8 .operand_source_mbx = "input";
defparam \fir|Mult12~8 .operand_source_mby = "input";
defparam \fir|Mult12~8 .operation_mode = "m18x18_full";
defparam \fir|Mult12~8 .output_clock = "0";
defparam \fir|Mult12~8 .preadder_subtract_a = "false";
defparam \fir|Mult12~8 .preadder_subtract_b = "false";
defparam \fir|Mult12~8 .result_a_width = 64;
defparam \fir|Mult12~8 .result_b_width = 37;
defparam \fir|Mult12~8 .scan_out_width = 16;
defparam \fir|Mult12~8 .signed_max = "false";
defparam \fir|Mult12~8 .signed_may = "true";
defparam \fir|Mult12~8 .signed_mbx = "false";
defparam \fir|Mult12~8 .signed_mby = "true";
defparam \fir|Mult12~8 .sub_clock = "none";
defparam \fir|Mult12~8 .use_chainadder = "false";
// synopsys translate_on

// Location: MLABCELL_X21_Y8_N0
cyclonev_lcell_comb \fir|Add10~1 (
// Equation(s):
// \fir|Add10~1_sumout  = SUM(( !\fir|multiplied_data[11][0]  $ (!\fir|multiplied_data[13][0]  $ (\fir|multiplied_data[12][0] )) ) + ( !VCC ) + ( !VCC ))
// \fir|Add10~2  = CARRY(( !\fir|multiplied_data[11][0]  $ (!\fir|multiplied_data[13][0]  $ (\fir|multiplied_data[12][0] )) ) + ( !VCC ) + ( !VCC ))
// \fir|Add10~3  = SHARE((!\fir|multiplied_data[11][0]  & (\fir|multiplied_data[13][0]  & \fir|multiplied_data[12][0] )) # (\fir|multiplied_data[11][0]  & ((\fir|multiplied_data[12][0] ) # (\fir|multiplied_data[13][0] ))))

	.dataa(gnd),
	.datab(!\fir|multiplied_data[11][0] ),
	.datac(!\fir|multiplied_data[13][0] ),
	.datad(!\fir|multiplied_data[12][0] ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\fir|Add10~1_sumout ),
	.cout(\fir|Add10~2 ),
	.shareout(\fir|Add10~3 ));
// synopsys translate_off
defparam \fir|Add10~1 .extended_lut = "off";
defparam \fir|Add10~1 .lut_mask = 64'h0000033F00003CC3;
defparam \fir|Add10~1 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X19_Y10_N30
cyclonev_lcell_comb \fir|Add6~129 (
// Equation(s):
// \fir|Add6~129_sumout  = SUM(( !\fir|multiplied_data[8][0]  $ (!\fir|multiplied_data[9][0]  $ (\fir|multiplied_data[10][0] )) ) + ( !VCC ) + ( !VCC ))
// \fir|Add6~130  = CARRY(( !\fir|multiplied_data[8][0]  $ (!\fir|multiplied_data[9][0]  $ (\fir|multiplied_data[10][0] )) ) + ( !VCC ) + ( !VCC ))
// \fir|Add6~131  = SHARE((!\fir|multiplied_data[8][0]  & (\fir|multiplied_data[9][0]  & \fir|multiplied_data[10][0] )) # (\fir|multiplied_data[8][0]  & ((\fir|multiplied_data[10][0] ) # (\fir|multiplied_data[9][0] ))))

	.dataa(gnd),
	.datab(!\fir|multiplied_data[8][0] ),
	.datac(!\fir|multiplied_data[9][0] ),
	.datad(!\fir|multiplied_data[10][0] ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\fir|Add6~129_sumout ),
	.cout(\fir|Add6~130 ),
	.shareout(\fir|Add6~131 ));
// synopsys translate_off
defparam \fir|Add6~129 .extended_lut = "off";
defparam \fir|Add6~129 .lut_mask = 64'h0000033F00003CC3;
defparam \fir|Add6~129 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X19_Y16_N30
cyclonev_lcell_comb \fir|Add1~1 (
// Equation(s):
// \fir|Add1~1_sumout  = SUM(( !\fir|multiplied_data[4][0]  $ (!\fir|multiplied_data[2][0]  $ (\fir|multiplied_data[3][0] )) ) + ( !VCC ) + ( !VCC ))
// \fir|Add1~2  = CARRY(( !\fir|multiplied_data[4][0]  $ (!\fir|multiplied_data[2][0]  $ (\fir|multiplied_data[3][0] )) ) + ( !VCC ) + ( !VCC ))
// \fir|Add1~3  = SHARE((!\fir|multiplied_data[4][0]  & (\fir|multiplied_data[2][0]  & \fir|multiplied_data[3][0] )) # (\fir|multiplied_data[4][0]  & ((\fir|multiplied_data[3][0] ) # (\fir|multiplied_data[2][0] ))))

	.dataa(gnd),
	.datab(!\fir|multiplied_data[4][0] ),
	.datac(!\fir|multiplied_data[2][0] ),
	.datad(!\fir|multiplied_data[3][0] ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\fir|Add1~1_sumout ),
	.cout(\fir|Add1~2 ),
	.shareout(\fir|Add1~3 ));
// synopsys translate_off
defparam \fir|Add1~1 .extended_lut = "off";
defparam \fir|Add1~1 .lut_mask = 64'h0000033F00003CC3;
defparam \fir|Add1~1 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X21_Y14_N30
cyclonev_lcell_comb \fir|Add4~1 (
// Equation(s):
// \fir|Add4~1_sumout  = SUM(( !\fir|multiplied_data[6][0]  $ (!\fir|multiplied_data[7][0]  $ (\fir|multiplied_data[5][0] )) ) + ( !VCC ) + ( !VCC ))
// \fir|Add4~2  = CARRY(( !\fir|multiplied_data[6][0]  $ (!\fir|multiplied_data[7][0]  $ (\fir|multiplied_data[5][0] )) ) + ( !VCC ) + ( !VCC ))
// \fir|Add4~3  = SHARE((!\fir|multiplied_data[6][0]  & (\fir|multiplied_data[7][0]  & \fir|multiplied_data[5][0] )) # (\fir|multiplied_data[6][0]  & ((\fir|multiplied_data[5][0] ) # (\fir|multiplied_data[7][0] ))))

	.dataa(gnd),
	.datab(!\fir|multiplied_data[6][0] ),
	.datac(!\fir|multiplied_data[7][0] ),
	.datad(!\fir|multiplied_data[5][0] ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\fir|Add4~1_sumout ),
	.cout(\fir|Add4~2 ),
	.shareout(\fir|Add4~3 ));
// synopsys translate_off
defparam \fir|Add4~1 .extended_lut = "off";
defparam \fir|Add4~1 .lut_mask = 64'h0000033F00003CC3;
defparam \fir|Add4~1 .shared_arith = "on";
// synopsys translate_on

// Location: DSP_X20_Y4_N0
cyclonev_mac \fir|Mult14~8 (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,vcc,gnd,vcc,vcc,gnd,vcc}),
	.ay(27'b000000000000000000000000000),
	.az(26'b00000000000000000000000000),
	.bx(18'b000000000000000000),
	.by(19'b0000000000000000000),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk({gnd,gnd,\FPGA_CLK1_50~inputCLKENA0_outclk }),
	.aclr({!\SW[0]~inputCLKENA0_outclk ,!\SW[0]~inputCLKENA0_outclk }),
	.ena({vcc,vcc,vcc}),
	.scanin({\fir|Mult13~124 ,\fir|Mult13~123 ,\fir|Mult13~122 ,\fir|Mult13~121 ,\fir|Mult13~120 ,\fir|Mult13~119 ,\fir|Mult13~118 ,\fir|Mult13~117 ,\fir|Mult13~116 ,\fir|Mult13~115 ,\fir|Mult13~114 ,\fir|Mult13~113 ,\fir|Mult13~112 ,\fir|Mult13~111 ,\fir|Mult13~110 ,\fir|Mult13~109 }),
	.chainin(1'b0),
	.dftout(),
	.resulta(\fir|Mult14~8_RESULTA_bus ),
	.resultb(),
	.scanout(\fir|Mult14~8_SCANOUT_bus ),
	.chainout());
// synopsys translate_off
defparam \fir|Mult14~8 .accumulate_clock = "none";
defparam \fir|Mult14~8 .ax_clock = "none";
defparam \fir|Mult14~8 .ax_width = 15;
defparam \fir|Mult14~8 .ay_scan_in_clock = "0";
defparam \fir|Mult14~8 .ay_scan_in_width = 16;
defparam \fir|Mult14~8 .ay_use_scan_in = "true";
defparam \fir|Mult14~8 .az_clock = "none";
defparam \fir|Mult14~8 .bx_clock = "none";
defparam \fir|Mult14~8 .by_clock = "none";
defparam \fir|Mult14~8 .by_use_scan_in = "true";
defparam \fir|Mult14~8 .bz_clock = "none";
defparam \fir|Mult14~8 .coef_a_0 = 0;
defparam \fir|Mult14~8 .coef_a_1 = 0;
defparam \fir|Mult14~8 .coef_a_2 = 0;
defparam \fir|Mult14~8 .coef_a_3 = 0;
defparam \fir|Mult14~8 .coef_a_4 = 0;
defparam \fir|Mult14~8 .coef_a_5 = 0;
defparam \fir|Mult14~8 .coef_a_6 = 0;
defparam \fir|Mult14~8 .coef_a_7 = 0;
defparam \fir|Mult14~8 .coef_b_0 = 0;
defparam \fir|Mult14~8 .coef_b_1 = 0;
defparam \fir|Mult14~8 .coef_b_2 = 0;
defparam \fir|Mult14~8 .coef_b_3 = 0;
defparam \fir|Mult14~8 .coef_b_4 = 0;
defparam \fir|Mult14~8 .coef_b_5 = 0;
defparam \fir|Mult14~8 .coef_b_6 = 0;
defparam \fir|Mult14~8 .coef_b_7 = 0;
defparam \fir|Mult14~8 .coef_sel_a_clock = "none";
defparam \fir|Mult14~8 .coef_sel_b_clock = "none";
defparam \fir|Mult14~8 .delay_scan_out_ay = "false";
defparam \fir|Mult14~8 .delay_scan_out_by = "false";
defparam \fir|Mult14~8 .enable_double_accum = "false";
defparam \fir|Mult14~8 .load_const_clock = "none";
defparam \fir|Mult14~8 .load_const_value = 0;
defparam \fir|Mult14~8 .mode_sub_location = 0;
defparam \fir|Mult14~8 .negate_clock = "none";
defparam \fir|Mult14~8 .operand_source_max = "input";
defparam \fir|Mult14~8 .operand_source_may = "input";
defparam \fir|Mult14~8 .operand_source_mbx = "input";
defparam \fir|Mult14~8 .operand_source_mby = "input";
defparam \fir|Mult14~8 .operation_mode = "m18x18_full";
defparam \fir|Mult14~8 .output_clock = "0";
defparam \fir|Mult14~8 .preadder_subtract_a = "false";
defparam \fir|Mult14~8 .preadder_subtract_b = "false";
defparam \fir|Mult14~8 .result_a_width = 64;
defparam \fir|Mult14~8 .scan_out_width = 16;
defparam \fir|Mult14~8 .signed_max = "false";
defparam \fir|Mult14~8 .signed_may = "true";
defparam \fir|Mult14~8 .signed_mbx = "false";
defparam \fir|Mult14~8 .signed_mby = "false";
defparam \fir|Mult14~8 .sub_clock = "none";
defparam \fir|Mult14~8 .use_chainadder = "false";
// synopsys translate_on

// Location: DSP_X20_Y2_N0
cyclonev_mac \fir|Mult15~8 (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({vcc,vcc,vcc,vcc,vcc,vcc,vcc,gnd,gnd,gnd,gnd,gnd,gnd,vcc,gnd,vcc,gnd,gnd}),
	.ay(27'b000000000000000000000000000),
	.az(26'b00000000000000000000000000),
	.bx(18'b000000000000000000),
	.by(19'b0000000000000000000),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk({gnd,gnd,\FPGA_CLK1_50~inputCLKENA0_outclk }),
	.aclr({!\SW[0]~inputCLKENA0_outclk ,!\SW[0]~inputCLKENA0_outclk }),
	.ena({vcc,vcc,vcc}),
	.scanin({\fir|Mult14~124 ,\fir|Mult14~123 ,\fir|Mult14~122 ,\fir|Mult14~121 ,\fir|Mult14~120 ,\fir|Mult14~119 ,\fir|Mult14~118 ,\fir|Mult14~117 ,\fir|Mult14~116 ,\fir|Mult14~115 ,\fir|Mult14~114 ,\fir|Mult14~113 ,\fir|Mult14~112 ,\fir|Mult14~111 ,\fir|Mult14~110 ,\fir|Mult14~109 }),
	.chainin(1'b0),
	.dftout(),
	.resulta(\fir|Mult15~8_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \fir|Mult15~8 .accumulate_clock = "none";
defparam \fir|Mult15~8 .ax_clock = "none";
defparam \fir|Mult15~8 .ax_width = 18;
defparam \fir|Mult15~8 .ay_scan_in_clock = "0";
defparam \fir|Mult15~8 .ay_scan_in_width = 16;
defparam \fir|Mult15~8 .ay_use_scan_in = "true";
defparam \fir|Mult15~8 .az_clock = "none";
defparam \fir|Mult15~8 .bx_clock = "none";
defparam \fir|Mult15~8 .by_clock = "none";
defparam \fir|Mult15~8 .by_use_scan_in = "false";
defparam \fir|Mult15~8 .bz_clock = "none";
defparam \fir|Mult15~8 .coef_a_0 = 0;
defparam \fir|Mult15~8 .coef_a_1 = 0;
defparam \fir|Mult15~8 .coef_a_2 = 0;
defparam \fir|Mult15~8 .coef_a_3 = 0;
defparam \fir|Mult15~8 .coef_a_4 = 0;
defparam \fir|Mult15~8 .coef_a_5 = 0;
defparam \fir|Mult15~8 .coef_a_6 = 0;
defparam \fir|Mult15~8 .coef_a_7 = 0;
defparam \fir|Mult15~8 .coef_b_0 = 0;
defparam \fir|Mult15~8 .coef_b_1 = 0;
defparam \fir|Mult15~8 .coef_b_2 = 0;
defparam \fir|Mult15~8 .coef_b_3 = 0;
defparam \fir|Mult15~8 .coef_b_4 = 0;
defparam \fir|Mult15~8 .coef_b_5 = 0;
defparam \fir|Mult15~8 .coef_b_6 = 0;
defparam \fir|Mult15~8 .coef_b_7 = 0;
defparam \fir|Mult15~8 .coef_sel_a_clock = "none";
defparam \fir|Mult15~8 .coef_sel_b_clock = "none";
defparam \fir|Mult15~8 .delay_scan_out_ay = "false";
defparam \fir|Mult15~8 .delay_scan_out_by = "false";
defparam \fir|Mult15~8 .enable_double_accum = "false";
defparam \fir|Mult15~8 .load_const_clock = "none";
defparam \fir|Mult15~8 .load_const_value = 0;
defparam \fir|Mult15~8 .mode_sub_location = 0;
defparam \fir|Mult15~8 .negate_clock = "none";
defparam \fir|Mult15~8 .operand_source_max = "input";
defparam \fir|Mult15~8 .operand_source_may = "input";
defparam \fir|Mult15~8 .operand_source_mbx = "input";
defparam \fir|Mult15~8 .operand_source_mby = "input";
defparam \fir|Mult15~8 .operation_mode = "m18x18_full";
defparam \fir|Mult15~8 .output_clock = "0";
defparam \fir|Mult15~8 .preadder_subtract_a = "false";
defparam \fir|Mult15~8 .preadder_subtract_b = "false";
defparam \fir|Mult15~8 .result_a_width = 64;
defparam \fir|Mult15~8 .signed_max = "true";
defparam \fir|Mult15~8 .signed_may = "true";
defparam \fir|Mult15~8 .signed_mbx = "false";
defparam \fir|Mult15~8 .signed_mby = "false";
defparam \fir|Mult15~8 .sub_clock = "none";
defparam \fir|Mult15~8 .use_chainadder = "false";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N30
cyclonev_lcell_comb \fir|Add12~129 (
// Equation(s):
// \fir|Add12~129_sumout  = SUM(( !\fir|multiplied_data[14][0]  $ (!\fir|multiplied_data[15][0]  $ (\fir|Add0~mac_pl[0][0] )) ) + ( !VCC ) + ( !VCC ))
// \fir|Add12~130  = CARRY(( !\fir|multiplied_data[14][0]  $ (!\fir|multiplied_data[15][0]  $ (\fir|Add0~mac_pl[0][0] )) ) + ( !VCC ) + ( !VCC ))
// \fir|Add12~131  = SHARE((!\fir|multiplied_data[14][0]  & (\fir|multiplied_data[15][0]  & \fir|Add0~mac_pl[0][0] )) # (\fir|multiplied_data[14][0]  & ((\fir|Add0~mac_pl[0][0] ) # (\fir|multiplied_data[15][0] ))))

	.dataa(gnd),
	.datab(!\fir|multiplied_data[14][0] ),
	.datac(!\fir|multiplied_data[15][0] ),
	.datad(!\fir|Add0~mac_pl[0][0] ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\fir|Add12~129_sumout ),
	.cout(\fir|Add12~130 ),
	.shareout(\fir|Add12~131 ));
// synopsys translate_off
defparam \fir|Add12~129 .extended_lut = "off";
defparam \fir|Add12~129 .lut_mask = 64'h0000033F00003CC3;
defparam \fir|Add12~129 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X22_Y12_N30
cyclonev_lcell_comb \fir|Add12~1 (
// Equation(s):
// \fir|Add12~1_sumout  = SUM(( !\fir|Add1~1_sumout  $ (!\fir|Add4~1_sumout  $ (\fir|Add12~129_sumout )) ) + ( !VCC ) + ( !VCC ))
// \fir|Add12~2  = CARRY(( !\fir|Add1~1_sumout  $ (!\fir|Add4~1_sumout  $ (\fir|Add12~129_sumout )) ) + ( !VCC ) + ( !VCC ))
// \fir|Add12~3  = SHARE((!\fir|Add1~1_sumout  & (\fir|Add4~1_sumout  & \fir|Add12~129_sumout )) # (\fir|Add1~1_sumout  & ((\fir|Add12~129_sumout ) # (\fir|Add4~1_sumout ))))

	.dataa(gnd),
	.datab(!\fir|Add1~1_sumout ),
	.datac(!\fir|Add4~1_sumout ),
	.datad(!\fir|Add12~129_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\fir|Add12~1_sumout ),
	.cout(\fir|Add12~2 ),
	.shareout(\fir|Add12~3 ));
// synopsys translate_off
defparam \fir|Add12~1 .extended_lut = "off";
defparam \fir|Add12~1 .lut_mask = 64'h0000033F00003CC3;
defparam \fir|Add12~1 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X22_Y8_N30
cyclonev_lcell_comb \fir|Add6~1 (
// Equation(s):
// \fir|Add6~1_sumout  = SUM(( !\fir|Add10~1_sumout  $ (!\fir|Add6~129_sumout  $ (\fir|Add12~1_sumout )) ) + ( !VCC ) + ( !VCC ))
// \fir|Add6~2  = CARRY(( !\fir|Add10~1_sumout  $ (!\fir|Add6~129_sumout  $ (\fir|Add12~1_sumout )) ) + ( !VCC ) + ( !VCC ))
// \fir|Add6~3  = SHARE((!\fir|Add10~1_sumout  & (\fir|Add6~129_sumout  & \fir|Add12~1_sumout )) # (\fir|Add10~1_sumout  & ((\fir|Add12~1_sumout ) # (\fir|Add6~129_sumout ))))

	.dataa(gnd),
	.datab(!\fir|Add10~1_sumout ),
	.datac(!\fir|Add6~129_sumout ),
	.datad(!\fir|Add12~1_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\fir|Add6~1_sumout ),
	.cout(\fir|Add6~2 ),
	.shareout(\fir|Add6~3 ));
// synopsys translate_off
defparam \fir|Add6~1 .extended_lut = "off";
defparam \fir|Add6~1 .lut_mask = 64'h0000033F00003CC3;
defparam \fir|Add6~1 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X22_Y8_N31
dffeas \fir|o_fir_data[0] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\fir|Add6~1_sumout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir|o_fir_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \fir|o_fir_data[0] .is_wysiwyg = "true";
defparam \fir|o_fir_data[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y10_N33
cyclonev_lcell_comb \fir|Add6~133 (
// Equation(s):
// \fir|Add6~133_sumout  = SUM(( !\fir|multiplied_data[9][1]  $ (!\fir|multiplied_data[8][1]  $ (\fir|multiplied_data[10][1] )) ) + ( \fir|Add6~131  ) + ( \fir|Add6~130  ))
// \fir|Add6~134  = CARRY(( !\fir|multiplied_data[9][1]  $ (!\fir|multiplied_data[8][1]  $ (\fir|multiplied_data[10][1] )) ) + ( \fir|Add6~131  ) + ( \fir|Add6~130  ))
// \fir|Add6~135  = SHARE((!\fir|multiplied_data[9][1]  & (\fir|multiplied_data[8][1]  & \fir|multiplied_data[10][1] )) # (\fir|multiplied_data[9][1]  & ((\fir|multiplied_data[10][1] ) # (\fir|multiplied_data[8][1] ))))

	.dataa(!\fir|multiplied_data[9][1] ),
	.datab(gnd),
	.datac(!\fir|multiplied_data[8][1] ),
	.datad(!\fir|multiplied_data[10][1] ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir|Add6~130 ),
	.sharein(\fir|Add6~131 ),
	.combout(),
	.sumout(\fir|Add6~133_sumout ),
	.cout(\fir|Add6~134 ),
	.shareout(\fir|Add6~135 ));
// synopsys translate_off
defparam \fir|Add6~133 .extended_lut = "off";
defparam \fir|Add6~133 .lut_mask = 64'h0000055F00005AA5;
defparam \fir|Add6~133 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X21_Y8_N3
cyclonev_lcell_comb \fir|Add10~5 (
// Equation(s):
// \fir|Add10~5_sumout  = SUM(( !\fir|multiplied_data[11][1]  $ (!\fir|multiplied_data[13][1]  $ (\fir|multiplied_data[12][1] )) ) + ( \fir|Add10~3  ) + ( \fir|Add10~2  ))
// \fir|Add10~6  = CARRY(( !\fir|multiplied_data[11][1]  $ (!\fir|multiplied_data[13][1]  $ (\fir|multiplied_data[12][1] )) ) + ( \fir|Add10~3  ) + ( \fir|Add10~2  ))
// \fir|Add10~7  = SHARE((!\fir|multiplied_data[11][1]  & (\fir|multiplied_data[13][1]  & \fir|multiplied_data[12][1] )) # (\fir|multiplied_data[11][1]  & ((\fir|multiplied_data[12][1] ) # (\fir|multiplied_data[13][1] ))))

	.dataa(!\fir|multiplied_data[11][1] ),
	.datab(gnd),
	.datac(!\fir|multiplied_data[13][1] ),
	.datad(!\fir|multiplied_data[12][1] ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir|Add10~2 ),
	.sharein(\fir|Add10~3 ),
	.combout(),
	.sumout(\fir|Add10~5_sumout ),
	.cout(\fir|Add10~6 ),
	.shareout(\fir|Add10~7 ));
// synopsys translate_off
defparam \fir|Add10~5 .extended_lut = "off";
defparam \fir|Add10~5 .lut_mask = 64'h0000055F00005AA5;
defparam \fir|Add10~5 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X21_Y14_N33
cyclonev_lcell_comb \fir|Add4~5 (
// Equation(s):
// \fir|Add4~5_sumout  = SUM(( !\fir|multiplied_data[7][1]  $ (!\fir|multiplied_data[6][1]  $ (\fir|multiplied_data[5][1] )) ) + ( \fir|Add4~3  ) + ( \fir|Add4~2  ))
// \fir|Add4~6  = CARRY(( !\fir|multiplied_data[7][1]  $ (!\fir|multiplied_data[6][1]  $ (\fir|multiplied_data[5][1] )) ) + ( \fir|Add4~3  ) + ( \fir|Add4~2  ))
// \fir|Add4~7  = SHARE((!\fir|multiplied_data[7][1]  & (\fir|multiplied_data[6][1]  & \fir|multiplied_data[5][1] )) # (\fir|multiplied_data[7][1]  & ((\fir|multiplied_data[5][1] ) # (\fir|multiplied_data[6][1] ))))

	.dataa(!\fir|multiplied_data[7][1] ),
	.datab(gnd),
	.datac(!\fir|multiplied_data[6][1] ),
	.datad(!\fir|multiplied_data[5][1] ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir|Add4~2 ),
	.sharein(\fir|Add4~3 ),
	.combout(),
	.sumout(\fir|Add4~5_sumout ),
	.cout(\fir|Add4~6 ),
	.shareout(\fir|Add4~7 ));
// synopsys translate_off
defparam \fir|Add4~5 .extended_lut = "off";
defparam \fir|Add4~5 .lut_mask = 64'h0000055F00005AA5;
defparam \fir|Add4~5 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X19_Y16_N33
cyclonev_lcell_comb \fir|Add1~5 (
// Equation(s):
// \fir|Add1~5_sumout  = SUM(( !\fir|multiplied_data[4][1]  $ (!\fir|multiplied_data[3][1]  $ (\fir|multiplied_data[2][1] )) ) + ( \fir|Add1~3  ) + ( \fir|Add1~2  ))
// \fir|Add1~6  = CARRY(( !\fir|multiplied_data[4][1]  $ (!\fir|multiplied_data[3][1]  $ (\fir|multiplied_data[2][1] )) ) + ( \fir|Add1~3  ) + ( \fir|Add1~2  ))
// \fir|Add1~7  = SHARE((!\fir|multiplied_data[4][1]  & (\fir|multiplied_data[3][1]  & \fir|multiplied_data[2][1] )) # (\fir|multiplied_data[4][1]  & ((\fir|multiplied_data[2][1] ) # (\fir|multiplied_data[3][1] ))))

	.dataa(!\fir|multiplied_data[4][1] ),
	.datab(gnd),
	.datac(!\fir|multiplied_data[3][1] ),
	.datad(!\fir|multiplied_data[2][1] ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir|Add1~2 ),
	.sharein(\fir|Add1~3 ),
	.combout(),
	.sumout(\fir|Add1~5_sumout ),
	.cout(\fir|Add1~6 ),
	.shareout(\fir|Add1~7 ));
// synopsys translate_off
defparam \fir|Add1~5 .extended_lut = "off";
defparam \fir|Add1~5 .lut_mask = 64'h0000055F00005AA5;
defparam \fir|Add1~5 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N33
cyclonev_lcell_comb \fir|Add12~133 (
// Equation(s):
// \fir|Add12~133_sumout  = SUM(( !\fir|Add0~mac_pl[0][1]  $ (!\fir|multiplied_data[14][1]  $ (\fir|multiplied_data[15][1] )) ) + ( \fir|Add12~131  ) + ( \fir|Add12~130  ))
// \fir|Add12~134  = CARRY(( !\fir|Add0~mac_pl[0][1]  $ (!\fir|multiplied_data[14][1]  $ (\fir|multiplied_data[15][1] )) ) + ( \fir|Add12~131  ) + ( \fir|Add12~130  ))
// \fir|Add12~135  = SHARE((!\fir|Add0~mac_pl[0][1]  & (\fir|multiplied_data[14][1]  & \fir|multiplied_data[15][1] )) # (\fir|Add0~mac_pl[0][1]  & ((\fir|multiplied_data[15][1] ) # (\fir|multiplied_data[14][1] ))))

	.dataa(!\fir|Add0~mac_pl[0][1] ),
	.datab(gnd),
	.datac(!\fir|multiplied_data[14][1] ),
	.datad(!\fir|multiplied_data[15][1] ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir|Add12~130 ),
	.sharein(\fir|Add12~131 ),
	.combout(),
	.sumout(\fir|Add12~133_sumout ),
	.cout(\fir|Add12~134 ),
	.shareout(\fir|Add12~135 ));
// synopsys translate_off
defparam \fir|Add12~133 .extended_lut = "off";
defparam \fir|Add12~133 .lut_mask = 64'h0000055F00005AA5;
defparam \fir|Add12~133 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X22_Y12_N33
cyclonev_lcell_comb \fir|Add12~5 (
// Equation(s):
// \fir|Add12~5_sumout  = SUM(( !\fir|Add4~5_sumout  $ (!\fir|Add1~5_sumout  $ (\fir|Add12~133_sumout )) ) + ( \fir|Add12~3  ) + ( \fir|Add12~2  ))
// \fir|Add12~6  = CARRY(( !\fir|Add4~5_sumout  $ (!\fir|Add1~5_sumout  $ (\fir|Add12~133_sumout )) ) + ( \fir|Add12~3  ) + ( \fir|Add12~2  ))
// \fir|Add12~7  = SHARE((!\fir|Add4~5_sumout  & (\fir|Add1~5_sumout  & \fir|Add12~133_sumout )) # (\fir|Add4~5_sumout  & ((\fir|Add12~133_sumout ) # (\fir|Add1~5_sumout ))))

	.dataa(!\fir|Add4~5_sumout ),
	.datab(gnd),
	.datac(!\fir|Add1~5_sumout ),
	.datad(!\fir|Add12~133_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir|Add12~2 ),
	.sharein(\fir|Add12~3 ),
	.combout(),
	.sumout(\fir|Add12~5_sumout ),
	.cout(\fir|Add12~6 ),
	.shareout(\fir|Add12~7 ));
// synopsys translate_off
defparam \fir|Add12~5 .extended_lut = "off";
defparam \fir|Add12~5 .lut_mask = 64'h0000055F00005AA5;
defparam \fir|Add12~5 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X22_Y8_N33
cyclonev_lcell_comb \fir|Add6~5 (
// Equation(s):
// \fir|Add6~5_sumout  = SUM(( !\fir|Add6~133_sumout  $ (!\fir|Add10~5_sumout  $ (\fir|Add12~5_sumout )) ) + ( \fir|Add6~3  ) + ( \fir|Add6~2  ))
// \fir|Add6~6  = CARRY(( !\fir|Add6~133_sumout  $ (!\fir|Add10~5_sumout  $ (\fir|Add12~5_sumout )) ) + ( \fir|Add6~3  ) + ( \fir|Add6~2  ))
// \fir|Add6~7  = SHARE((!\fir|Add6~133_sumout  & (\fir|Add10~5_sumout  & \fir|Add12~5_sumout )) # (\fir|Add6~133_sumout  & ((\fir|Add12~5_sumout ) # (\fir|Add10~5_sumout ))))

	.dataa(!\fir|Add6~133_sumout ),
	.datab(gnd),
	.datac(!\fir|Add10~5_sumout ),
	.datad(!\fir|Add12~5_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir|Add6~2 ),
	.sharein(\fir|Add6~3 ),
	.combout(),
	.sumout(\fir|Add6~5_sumout ),
	.cout(\fir|Add6~6 ),
	.shareout(\fir|Add6~7 ));
// synopsys translate_off
defparam \fir|Add6~5 .extended_lut = "off";
defparam \fir|Add6~5 .lut_mask = 64'h0000055F00005AA5;
defparam \fir|Add6~5 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X22_Y8_N34
dffeas \fir|o_fir_data[1] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\fir|Add6~5_sumout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir|o_fir_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \fir|o_fir_data[1] .is_wysiwyg = "true";
defparam \fir|o_fir_data[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N36
cyclonev_lcell_comb \fir|Add12~137 (
// Equation(s):
// \fir|Add12~137_sumout  = SUM(( !\fir|Add0~mac_pl[0][2]  $ (!\fir|multiplied_data[14][2]  $ (\fir|multiplied_data[15][2] )) ) + ( \fir|Add12~135  ) + ( \fir|Add12~134  ))
// \fir|Add12~138  = CARRY(( !\fir|Add0~mac_pl[0][2]  $ (!\fir|multiplied_data[14][2]  $ (\fir|multiplied_data[15][2] )) ) + ( \fir|Add12~135  ) + ( \fir|Add12~134  ))
// \fir|Add12~139  = SHARE((!\fir|Add0~mac_pl[0][2]  & (\fir|multiplied_data[14][2]  & \fir|multiplied_data[15][2] )) # (\fir|Add0~mac_pl[0][2]  & ((\fir|multiplied_data[15][2] ) # (\fir|multiplied_data[14][2] ))))

	.dataa(gnd),
	.datab(!\fir|Add0~mac_pl[0][2] ),
	.datac(!\fir|multiplied_data[14][2] ),
	.datad(!\fir|multiplied_data[15][2] ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir|Add12~134 ),
	.sharein(\fir|Add12~135 ),
	.combout(),
	.sumout(\fir|Add12~137_sumout ),
	.cout(\fir|Add12~138 ),
	.shareout(\fir|Add12~139 ));
// synopsys translate_off
defparam \fir|Add12~137 .extended_lut = "off";
defparam \fir|Add12~137 .lut_mask = 64'h0000033F00003CC3;
defparam \fir|Add12~137 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X21_Y14_N36
cyclonev_lcell_comb \fir|Add4~9 (
// Equation(s):
// \fir|Add4~9_sumout  = SUM(( !\fir|multiplied_data[7][2]  $ (!\fir|multiplied_data[5][2]  $ (\fir|multiplied_data[6][2] )) ) + ( \fir|Add4~7  ) + ( \fir|Add4~6  ))
// \fir|Add4~10  = CARRY(( !\fir|multiplied_data[7][2]  $ (!\fir|multiplied_data[5][2]  $ (\fir|multiplied_data[6][2] )) ) + ( \fir|Add4~7  ) + ( \fir|Add4~6  ))
// \fir|Add4~11  = SHARE((!\fir|multiplied_data[7][2]  & (\fir|multiplied_data[5][2]  & \fir|multiplied_data[6][2] )) # (\fir|multiplied_data[7][2]  & ((\fir|multiplied_data[6][2] ) # (\fir|multiplied_data[5][2] ))))

	.dataa(gnd),
	.datab(!\fir|multiplied_data[7][2] ),
	.datac(!\fir|multiplied_data[5][2] ),
	.datad(!\fir|multiplied_data[6][2] ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir|Add4~6 ),
	.sharein(\fir|Add4~7 ),
	.combout(),
	.sumout(\fir|Add4~9_sumout ),
	.cout(\fir|Add4~10 ),
	.shareout(\fir|Add4~11 ));
// synopsys translate_off
defparam \fir|Add4~9 .extended_lut = "off";
defparam \fir|Add4~9 .lut_mask = 64'h0000033F00003CC3;
defparam \fir|Add4~9 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X19_Y16_N36
cyclonev_lcell_comb \fir|Add1~9 (
// Equation(s):
// \fir|Add1~9_sumout  = SUM(( !\fir|multiplied_data[4][2]  $ (!\fir|multiplied_data[3][2]  $ (\fir|multiplied_data[2][2] )) ) + ( \fir|Add1~7  ) + ( \fir|Add1~6  ))
// \fir|Add1~10  = CARRY(( !\fir|multiplied_data[4][2]  $ (!\fir|multiplied_data[3][2]  $ (\fir|multiplied_data[2][2] )) ) + ( \fir|Add1~7  ) + ( \fir|Add1~6  ))
// \fir|Add1~11  = SHARE((!\fir|multiplied_data[4][2]  & (\fir|multiplied_data[3][2]  & \fir|multiplied_data[2][2] )) # (\fir|multiplied_data[4][2]  & ((\fir|multiplied_data[2][2] ) # (\fir|multiplied_data[3][2] ))))

	.dataa(!\fir|multiplied_data[4][2] ),
	.datab(gnd),
	.datac(!\fir|multiplied_data[3][2] ),
	.datad(!\fir|multiplied_data[2][2] ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir|Add1~6 ),
	.sharein(\fir|Add1~7 ),
	.combout(),
	.sumout(\fir|Add1~9_sumout ),
	.cout(\fir|Add1~10 ),
	.shareout(\fir|Add1~11 ));
// synopsys translate_off
defparam \fir|Add1~9 .extended_lut = "off";
defparam \fir|Add1~9 .lut_mask = 64'h0000055F00005AA5;
defparam \fir|Add1~9 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X22_Y12_N36
cyclonev_lcell_comb \fir|Add12~9 (
// Equation(s):
// \fir|Add12~9_sumout  = SUM(( !\fir|Add12~137_sumout  $ (!\fir|Add4~9_sumout  $ (\fir|Add1~9_sumout )) ) + ( \fir|Add12~7  ) + ( \fir|Add12~6  ))
// \fir|Add12~10  = CARRY(( !\fir|Add12~137_sumout  $ (!\fir|Add4~9_sumout  $ (\fir|Add1~9_sumout )) ) + ( \fir|Add12~7  ) + ( \fir|Add12~6  ))
// \fir|Add12~11  = SHARE((!\fir|Add12~137_sumout  & (\fir|Add4~9_sumout  & \fir|Add1~9_sumout )) # (\fir|Add12~137_sumout  & ((\fir|Add1~9_sumout ) # (\fir|Add4~9_sumout ))))

	.dataa(gnd),
	.datab(!\fir|Add12~137_sumout ),
	.datac(!\fir|Add4~9_sumout ),
	.datad(!\fir|Add1~9_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir|Add12~6 ),
	.sharein(\fir|Add12~7 ),
	.combout(),
	.sumout(\fir|Add12~9_sumout ),
	.cout(\fir|Add12~10 ),
	.shareout(\fir|Add12~11 ));
// synopsys translate_off
defparam \fir|Add12~9 .extended_lut = "off";
defparam \fir|Add12~9 .lut_mask = 64'h0000033F00003CC3;
defparam \fir|Add12~9 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X21_Y8_N6
cyclonev_lcell_comb \fir|Add10~9 (
// Equation(s):
// \fir|Add10~9_sumout  = SUM(( !\fir|multiplied_data[11][2]  $ (!\fir|multiplied_data[12][2]  $ (\fir|multiplied_data[13][2] )) ) + ( \fir|Add10~7  ) + ( \fir|Add10~6  ))
// \fir|Add10~10  = CARRY(( !\fir|multiplied_data[11][2]  $ (!\fir|multiplied_data[12][2]  $ (\fir|multiplied_data[13][2] )) ) + ( \fir|Add10~7  ) + ( \fir|Add10~6  ))
// \fir|Add10~11  = SHARE((!\fir|multiplied_data[11][2]  & (\fir|multiplied_data[12][2]  & \fir|multiplied_data[13][2] )) # (\fir|multiplied_data[11][2]  & ((\fir|multiplied_data[13][2] ) # (\fir|multiplied_data[12][2] ))))

	.dataa(gnd),
	.datab(!\fir|multiplied_data[11][2] ),
	.datac(!\fir|multiplied_data[12][2] ),
	.datad(!\fir|multiplied_data[13][2] ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir|Add10~6 ),
	.sharein(\fir|Add10~7 ),
	.combout(),
	.sumout(\fir|Add10~9_sumout ),
	.cout(\fir|Add10~10 ),
	.shareout(\fir|Add10~11 ));
// synopsys translate_off
defparam \fir|Add10~9 .extended_lut = "off";
defparam \fir|Add10~9 .lut_mask = 64'h0000033F00003CC3;
defparam \fir|Add10~9 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X19_Y10_N36
cyclonev_lcell_comb \fir|Add6~137 (
// Equation(s):
// \fir|Add6~137_sumout  = SUM(( !\fir|multiplied_data[10][2]  $ (!\fir|multiplied_data[9][2]  $ (\fir|multiplied_data[8][2] )) ) + ( \fir|Add6~135  ) + ( \fir|Add6~134  ))
// \fir|Add6~138  = CARRY(( !\fir|multiplied_data[10][2]  $ (!\fir|multiplied_data[9][2]  $ (\fir|multiplied_data[8][2] )) ) + ( \fir|Add6~135  ) + ( \fir|Add6~134  ))
// \fir|Add6~139  = SHARE((!\fir|multiplied_data[10][2]  & (\fir|multiplied_data[9][2]  & \fir|multiplied_data[8][2] )) # (\fir|multiplied_data[10][2]  & ((\fir|multiplied_data[8][2] ) # (\fir|multiplied_data[9][2] ))))

	.dataa(gnd),
	.datab(!\fir|multiplied_data[10][2] ),
	.datac(!\fir|multiplied_data[9][2] ),
	.datad(!\fir|multiplied_data[8][2] ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir|Add6~134 ),
	.sharein(\fir|Add6~135 ),
	.combout(),
	.sumout(\fir|Add6~137_sumout ),
	.cout(\fir|Add6~138 ),
	.shareout(\fir|Add6~139 ));
// synopsys translate_off
defparam \fir|Add6~137 .extended_lut = "off";
defparam \fir|Add6~137 .lut_mask = 64'h0000033F00003CC3;
defparam \fir|Add6~137 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X22_Y8_N36
cyclonev_lcell_comb \fir|Add6~9 (
// Equation(s):
// \fir|Add6~9_sumout  = SUM(( !\fir|Add12~9_sumout  $ (!\fir|Add10~9_sumout  $ (\fir|Add6~137_sumout )) ) + ( \fir|Add6~7  ) + ( \fir|Add6~6  ))
// \fir|Add6~10  = CARRY(( !\fir|Add12~9_sumout  $ (!\fir|Add10~9_sumout  $ (\fir|Add6~137_sumout )) ) + ( \fir|Add6~7  ) + ( \fir|Add6~6  ))
// \fir|Add6~11  = SHARE((!\fir|Add12~9_sumout  & (\fir|Add10~9_sumout  & \fir|Add6~137_sumout )) # (\fir|Add12~9_sumout  & ((\fir|Add6~137_sumout ) # (\fir|Add10~9_sumout ))))

	.dataa(gnd),
	.datab(!\fir|Add12~9_sumout ),
	.datac(!\fir|Add10~9_sumout ),
	.datad(!\fir|Add6~137_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir|Add6~6 ),
	.sharein(\fir|Add6~7 ),
	.combout(),
	.sumout(\fir|Add6~9_sumout ),
	.cout(\fir|Add6~10 ),
	.shareout(\fir|Add6~11 ));
// synopsys translate_off
defparam \fir|Add6~9 .extended_lut = "off";
defparam \fir|Add6~9 .lut_mask = 64'h0000033F00003CC3;
defparam \fir|Add6~9 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X22_Y8_N37
dffeas \fir|o_fir_data[2] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\fir|Add6~9_sumout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir|o_fir_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \fir|o_fir_data[2] .is_wysiwyg = "true";
defparam \fir|o_fir_data[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y10_N39
cyclonev_lcell_comb \fir|Add6~141 (
// Equation(s):
// \fir|Add6~141_sumout  = SUM(( !\fir|multiplied_data[10][3]  $ (!\fir|multiplied_data[9][3]  $ (\fir|multiplied_data[8][3] )) ) + ( \fir|Add6~139  ) + ( \fir|Add6~138  ))
// \fir|Add6~142  = CARRY(( !\fir|multiplied_data[10][3]  $ (!\fir|multiplied_data[9][3]  $ (\fir|multiplied_data[8][3] )) ) + ( \fir|Add6~139  ) + ( \fir|Add6~138  ))
// \fir|Add6~143  = SHARE((!\fir|multiplied_data[10][3]  & (\fir|multiplied_data[9][3]  & \fir|multiplied_data[8][3] )) # (\fir|multiplied_data[10][3]  & ((\fir|multiplied_data[8][3] ) # (\fir|multiplied_data[9][3] ))))

	.dataa(!\fir|multiplied_data[10][3] ),
	.datab(gnd),
	.datac(!\fir|multiplied_data[9][3] ),
	.datad(!\fir|multiplied_data[8][3] ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir|Add6~138 ),
	.sharein(\fir|Add6~139 ),
	.combout(),
	.sumout(\fir|Add6~141_sumout ),
	.cout(\fir|Add6~142 ),
	.shareout(\fir|Add6~143 ));
// synopsys translate_off
defparam \fir|Add6~141 .extended_lut = "off";
defparam \fir|Add6~141 .lut_mask = 64'h0000055F00005AA5;
defparam \fir|Add6~141 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X21_Y8_N9
cyclonev_lcell_comb \fir|Add10~13 (
// Equation(s):
// \fir|Add10~13_sumout  = SUM(( !\fir|multiplied_data[12][3]  $ (!\fir|multiplied_data[13][3]  $ (\fir|multiplied_data[11][3] )) ) + ( \fir|Add10~11  ) + ( \fir|Add10~10  ))
// \fir|Add10~14  = CARRY(( !\fir|multiplied_data[12][3]  $ (!\fir|multiplied_data[13][3]  $ (\fir|multiplied_data[11][3] )) ) + ( \fir|Add10~11  ) + ( \fir|Add10~10  ))
// \fir|Add10~15  = SHARE((!\fir|multiplied_data[12][3]  & (\fir|multiplied_data[13][3]  & \fir|multiplied_data[11][3] )) # (\fir|multiplied_data[12][3]  & ((\fir|multiplied_data[11][3] ) # (\fir|multiplied_data[13][3] ))))

	.dataa(!\fir|multiplied_data[12][3] ),
	.datab(gnd),
	.datac(!\fir|multiplied_data[13][3] ),
	.datad(!\fir|multiplied_data[11][3] ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir|Add10~10 ),
	.sharein(\fir|Add10~11 ),
	.combout(),
	.sumout(\fir|Add10~13_sumout ),
	.cout(\fir|Add10~14 ),
	.shareout(\fir|Add10~15 ));
// synopsys translate_off
defparam \fir|Add10~13 .extended_lut = "off";
defparam \fir|Add10~13 .lut_mask = 64'h0000055F00005AA5;
defparam \fir|Add10~13 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X19_Y16_N39
cyclonev_lcell_comb \fir|Add1~13 (
// Equation(s):
// \fir|Add1~13_sumout  = SUM(( !\fir|multiplied_data[4][3]  $ (!\fir|multiplied_data[2][3]  $ (\fir|multiplied_data[3][3] )) ) + ( \fir|Add1~11  ) + ( \fir|Add1~10  ))
// \fir|Add1~14  = CARRY(( !\fir|multiplied_data[4][3]  $ (!\fir|multiplied_data[2][3]  $ (\fir|multiplied_data[3][3] )) ) + ( \fir|Add1~11  ) + ( \fir|Add1~10  ))
// \fir|Add1~15  = SHARE((!\fir|multiplied_data[4][3]  & (\fir|multiplied_data[2][3]  & \fir|multiplied_data[3][3] )) # (\fir|multiplied_data[4][3]  & ((\fir|multiplied_data[3][3] ) # (\fir|multiplied_data[2][3] ))))

	.dataa(gnd),
	.datab(!\fir|multiplied_data[4][3] ),
	.datac(!\fir|multiplied_data[2][3] ),
	.datad(!\fir|multiplied_data[3][3] ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir|Add1~10 ),
	.sharein(\fir|Add1~11 ),
	.combout(),
	.sumout(\fir|Add1~13_sumout ),
	.cout(\fir|Add1~14 ),
	.shareout(\fir|Add1~15 ));
// synopsys translate_off
defparam \fir|Add1~13 .extended_lut = "off";
defparam \fir|Add1~13 .lut_mask = 64'h0000033F00003CC3;
defparam \fir|Add1~13 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X21_Y14_N39
cyclonev_lcell_comb \fir|Add4~13 (
// Equation(s):
// \fir|Add4~13_sumout  = SUM(( !\fir|multiplied_data[5][3]  $ (!\fir|multiplied_data[7][3]  $ (\fir|multiplied_data[6][3] )) ) + ( \fir|Add4~11  ) + ( \fir|Add4~10  ))
// \fir|Add4~14  = CARRY(( !\fir|multiplied_data[5][3]  $ (!\fir|multiplied_data[7][3]  $ (\fir|multiplied_data[6][3] )) ) + ( \fir|Add4~11  ) + ( \fir|Add4~10  ))
// \fir|Add4~15  = SHARE((!\fir|multiplied_data[5][3]  & (\fir|multiplied_data[7][3]  & \fir|multiplied_data[6][3] )) # (\fir|multiplied_data[5][3]  & ((\fir|multiplied_data[6][3] ) # (\fir|multiplied_data[7][3] ))))

	.dataa(!\fir|multiplied_data[5][3] ),
	.datab(gnd),
	.datac(!\fir|multiplied_data[7][3] ),
	.datad(!\fir|multiplied_data[6][3] ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir|Add4~10 ),
	.sharein(\fir|Add4~11 ),
	.combout(),
	.sumout(\fir|Add4~13_sumout ),
	.cout(\fir|Add4~14 ),
	.shareout(\fir|Add4~15 ));
// synopsys translate_off
defparam \fir|Add4~13 .extended_lut = "off";
defparam \fir|Add4~13 .lut_mask = 64'h0000055F00005AA5;
defparam \fir|Add4~13 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N39
cyclonev_lcell_comb \fir|Add12~141 (
// Equation(s):
// \fir|Add12~141_sumout  = SUM(( !\fir|multiplied_data[15][3]  $ (!\fir|Add0~mac_pl[0][3]  $ (\fir|multiplied_data[14][3] )) ) + ( \fir|Add12~139  ) + ( \fir|Add12~138  ))
// \fir|Add12~142  = CARRY(( !\fir|multiplied_data[15][3]  $ (!\fir|Add0~mac_pl[0][3]  $ (\fir|multiplied_data[14][3] )) ) + ( \fir|Add12~139  ) + ( \fir|Add12~138  ))
// \fir|Add12~143  = SHARE((!\fir|multiplied_data[15][3]  & (\fir|Add0~mac_pl[0][3]  & \fir|multiplied_data[14][3] )) # (\fir|multiplied_data[15][3]  & ((\fir|multiplied_data[14][3] ) # (\fir|Add0~mac_pl[0][3] ))))

	.dataa(!\fir|multiplied_data[15][3] ),
	.datab(gnd),
	.datac(!\fir|Add0~mac_pl[0][3] ),
	.datad(!\fir|multiplied_data[14][3] ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir|Add12~138 ),
	.sharein(\fir|Add12~139 ),
	.combout(),
	.sumout(\fir|Add12~141_sumout ),
	.cout(\fir|Add12~142 ),
	.shareout(\fir|Add12~143 ));
// synopsys translate_off
defparam \fir|Add12~141 .extended_lut = "off";
defparam \fir|Add12~141 .lut_mask = 64'h0000055F00005AA5;
defparam \fir|Add12~141 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X22_Y12_N39
cyclonev_lcell_comb \fir|Add12~13 (
// Equation(s):
// \fir|Add12~13_sumout  = SUM(( !\fir|Add1~13_sumout  $ (!\fir|Add4~13_sumout  $ (\fir|Add12~141_sumout )) ) + ( \fir|Add12~11  ) + ( \fir|Add12~10  ))
// \fir|Add12~14  = CARRY(( !\fir|Add1~13_sumout  $ (!\fir|Add4~13_sumout  $ (\fir|Add12~141_sumout )) ) + ( \fir|Add12~11  ) + ( \fir|Add12~10  ))
// \fir|Add12~15  = SHARE((!\fir|Add1~13_sumout  & (\fir|Add4~13_sumout  & \fir|Add12~141_sumout )) # (\fir|Add1~13_sumout  & ((\fir|Add12~141_sumout ) # (\fir|Add4~13_sumout ))))

	.dataa(!\fir|Add1~13_sumout ),
	.datab(gnd),
	.datac(!\fir|Add4~13_sumout ),
	.datad(!\fir|Add12~141_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir|Add12~10 ),
	.sharein(\fir|Add12~11 ),
	.combout(),
	.sumout(\fir|Add12~13_sumout ),
	.cout(\fir|Add12~14 ),
	.shareout(\fir|Add12~15 ));
// synopsys translate_off
defparam \fir|Add12~13 .extended_lut = "off";
defparam \fir|Add12~13 .lut_mask = 64'h0000055F00005AA5;
defparam \fir|Add12~13 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X22_Y8_N39
cyclonev_lcell_comb \fir|Add6~13 (
// Equation(s):
// \fir|Add6~13_sumout  = SUM(( !\fir|Add6~141_sumout  $ (!\fir|Add10~13_sumout  $ (\fir|Add12~13_sumout )) ) + ( \fir|Add6~11  ) + ( \fir|Add6~10  ))
// \fir|Add6~14  = CARRY(( !\fir|Add6~141_sumout  $ (!\fir|Add10~13_sumout  $ (\fir|Add12~13_sumout )) ) + ( \fir|Add6~11  ) + ( \fir|Add6~10  ))
// \fir|Add6~15  = SHARE((!\fir|Add6~141_sumout  & (\fir|Add10~13_sumout  & \fir|Add12~13_sumout )) # (\fir|Add6~141_sumout  & ((\fir|Add12~13_sumout ) # (\fir|Add10~13_sumout ))))

	.dataa(!\fir|Add6~141_sumout ),
	.datab(gnd),
	.datac(!\fir|Add10~13_sumout ),
	.datad(!\fir|Add12~13_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir|Add6~10 ),
	.sharein(\fir|Add6~11 ),
	.combout(),
	.sumout(\fir|Add6~13_sumout ),
	.cout(\fir|Add6~14 ),
	.shareout(\fir|Add6~15 ));
// synopsys translate_off
defparam \fir|Add6~13 .extended_lut = "off";
defparam \fir|Add6~13 .lut_mask = 64'h0000055F00005AA5;
defparam \fir|Add6~13 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X22_Y8_N40
dffeas \fir|o_fir_data[3] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\fir|Add6~13_sumout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir|o_fir_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \fir|o_fir_data[3] .is_wysiwyg = "true";
defparam \fir|o_fir_data[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y10_N42
cyclonev_lcell_comb \fir|Add6~145 (
// Equation(s):
// \fir|Add6~145_sumout  = SUM(( !\fir|multiplied_data[8][4]  $ (!\fir|multiplied_data[9][4]  $ (\fir|multiplied_data[10][4] )) ) + ( \fir|Add6~143  ) + ( \fir|Add6~142  ))
// \fir|Add6~146  = CARRY(( !\fir|multiplied_data[8][4]  $ (!\fir|multiplied_data[9][4]  $ (\fir|multiplied_data[10][4] )) ) + ( \fir|Add6~143  ) + ( \fir|Add6~142  ))
// \fir|Add6~147  = SHARE((!\fir|multiplied_data[8][4]  & (\fir|multiplied_data[9][4]  & \fir|multiplied_data[10][4] )) # (\fir|multiplied_data[8][4]  & ((\fir|multiplied_data[10][4] ) # (\fir|multiplied_data[9][4] ))))

	.dataa(gnd),
	.datab(!\fir|multiplied_data[8][4] ),
	.datac(!\fir|multiplied_data[9][4] ),
	.datad(!\fir|multiplied_data[10][4] ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir|Add6~142 ),
	.sharein(\fir|Add6~143 ),
	.combout(),
	.sumout(\fir|Add6~145_sumout ),
	.cout(\fir|Add6~146 ),
	.shareout(\fir|Add6~147 ));
// synopsys translate_off
defparam \fir|Add6~145 .extended_lut = "off";
defparam \fir|Add6~145 .lut_mask = 64'h0000033F00003CC3;
defparam \fir|Add6~145 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N42
cyclonev_lcell_comb \fir|Add12~145 (
// Equation(s):
// \fir|Add12~145_sumout  = SUM(( !\fir|multiplied_data[15][4]  $ (!\fir|Add0~mac_pl[0][4]  $ (\fir|multiplied_data[14][4] )) ) + ( \fir|Add12~143  ) + ( \fir|Add12~142  ))
// \fir|Add12~146  = CARRY(( !\fir|multiplied_data[15][4]  $ (!\fir|Add0~mac_pl[0][4]  $ (\fir|multiplied_data[14][4] )) ) + ( \fir|Add12~143  ) + ( \fir|Add12~142  ))
// \fir|Add12~147  = SHARE((!\fir|multiplied_data[15][4]  & (\fir|Add0~mac_pl[0][4]  & \fir|multiplied_data[14][4] )) # (\fir|multiplied_data[15][4]  & ((\fir|multiplied_data[14][4] ) # (\fir|Add0~mac_pl[0][4] ))))

	.dataa(!\fir|multiplied_data[15][4] ),
	.datab(gnd),
	.datac(!\fir|Add0~mac_pl[0][4] ),
	.datad(!\fir|multiplied_data[14][4] ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir|Add12~142 ),
	.sharein(\fir|Add12~143 ),
	.combout(),
	.sumout(\fir|Add12~145_sumout ),
	.cout(\fir|Add12~146 ),
	.shareout(\fir|Add12~147 ));
// synopsys translate_off
defparam \fir|Add12~145 .extended_lut = "off";
defparam \fir|Add12~145 .lut_mask = 64'h0000055F00005AA5;
defparam \fir|Add12~145 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X21_Y14_N42
cyclonev_lcell_comb \fir|Add4~17 (
// Equation(s):
// \fir|Add4~17_sumout  = SUM(( !\fir|multiplied_data[5][4]  $ (!\fir|multiplied_data[6][4]  $ (\fir|multiplied_data[7][4] )) ) + ( \fir|Add4~15  ) + ( \fir|Add4~14  ))
// \fir|Add4~18  = CARRY(( !\fir|multiplied_data[5][4]  $ (!\fir|multiplied_data[6][4]  $ (\fir|multiplied_data[7][4] )) ) + ( \fir|Add4~15  ) + ( \fir|Add4~14  ))
// \fir|Add4~19  = SHARE((!\fir|multiplied_data[5][4]  & (\fir|multiplied_data[6][4]  & \fir|multiplied_data[7][4] )) # (\fir|multiplied_data[5][4]  & ((\fir|multiplied_data[7][4] ) # (\fir|multiplied_data[6][4] ))))

	.dataa(gnd),
	.datab(!\fir|multiplied_data[5][4] ),
	.datac(!\fir|multiplied_data[6][4] ),
	.datad(!\fir|multiplied_data[7][4] ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir|Add4~14 ),
	.sharein(\fir|Add4~15 ),
	.combout(),
	.sumout(\fir|Add4~17_sumout ),
	.cout(\fir|Add4~18 ),
	.shareout(\fir|Add4~19 ));
// synopsys translate_off
defparam \fir|Add4~17 .extended_lut = "off";
defparam \fir|Add4~17 .lut_mask = 64'h0000033F00003CC3;
defparam \fir|Add4~17 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X19_Y16_N42
cyclonev_lcell_comb \fir|Add1~17 (
// Equation(s):
// \fir|Add1~17_sumout  = SUM(( !\fir|multiplied_data[4][4]  $ (!\fir|multiplied_data[3][4]  $ (\fir|multiplied_data[2][4] )) ) + ( \fir|Add1~15  ) + ( \fir|Add1~14  ))
// \fir|Add1~18  = CARRY(( !\fir|multiplied_data[4][4]  $ (!\fir|multiplied_data[3][4]  $ (\fir|multiplied_data[2][4] )) ) + ( \fir|Add1~15  ) + ( \fir|Add1~14  ))
// \fir|Add1~19  = SHARE((!\fir|multiplied_data[4][4]  & (\fir|multiplied_data[3][4]  & \fir|multiplied_data[2][4] )) # (\fir|multiplied_data[4][4]  & ((\fir|multiplied_data[2][4] ) # (\fir|multiplied_data[3][4] ))))

	.dataa(gnd),
	.datab(!\fir|multiplied_data[4][4] ),
	.datac(!\fir|multiplied_data[3][4] ),
	.datad(!\fir|multiplied_data[2][4] ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir|Add1~14 ),
	.sharein(\fir|Add1~15 ),
	.combout(),
	.sumout(\fir|Add1~17_sumout ),
	.cout(\fir|Add1~18 ),
	.shareout(\fir|Add1~19 ));
// synopsys translate_off
defparam \fir|Add1~17 .extended_lut = "off";
defparam \fir|Add1~17 .lut_mask = 64'h0000033F00003CC3;
defparam \fir|Add1~17 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X22_Y12_N42
cyclonev_lcell_comb \fir|Add12~17 (
// Equation(s):
// \fir|Add12~17_sumout  = SUM(( !\fir|Add12~145_sumout  $ (!\fir|Add4~17_sumout  $ (\fir|Add1~17_sumout )) ) + ( \fir|Add12~15  ) + ( \fir|Add12~14  ))
// \fir|Add12~18  = CARRY(( !\fir|Add12~145_sumout  $ (!\fir|Add4~17_sumout  $ (\fir|Add1~17_sumout )) ) + ( \fir|Add12~15  ) + ( \fir|Add12~14  ))
// \fir|Add12~19  = SHARE((!\fir|Add12~145_sumout  & (\fir|Add4~17_sumout  & \fir|Add1~17_sumout )) # (\fir|Add12~145_sumout  & ((\fir|Add1~17_sumout ) # (\fir|Add4~17_sumout ))))

	.dataa(gnd),
	.datab(!\fir|Add12~145_sumout ),
	.datac(!\fir|Add4~17_sumout ),
	.datad(!\fir|Add1~17_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir|Add12~14 ),
	.sharein(\fir|Add12~15 ),
	.combout(),
	.sumout(\fir|Add12~17_sumout ),
	.cout(\fir|Add12~18 ),
	.shareout(\fir|Add12~19 ));
// synopsys translate_off
defparam \fir|Add12~17 .extended_lut = "off";
defparam \fir|Add12~17 .lut_mask = 64'h0000033F00003CC3;
defparam \fir|Add12~17 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X21_Y8_N12
cyclonev_lcell_comb \fir|Add10~17 (
// Equation(s):
// \fir|Add10~17_sumout  = SUM(( !\fir|multiplied_data[12][4]  $ (!\fir|multiplied_data[11][4]  $ (\fir|multiplied_data[13][4] )) ) + ( \fir|Add10~15  ) + ( \fir|Add10~14  ))
// \fir|Add10~18  = CARRY(( !\fir|multiplied_data[12][4]  $ (!\fir|multiplied_data[11][4]  $ (\fir|multiplied_data[13][4] )) ) + ( \fir|Add10~15  ) + ( \fir|Add10~14  ))
// \fir|Add10~19  = SHARE((!\fir|multiplied_data[12][4]  & (\fir|multiplied_data[11][4]  & \fir|multiplied_data[13][4] )) # (\fir|multiplied_data[12][4]  & ((\fir|multiplied_data[13][4] ) # (\fir|multiplied_data[11][4] ))))

	.dataa(gnd),
	.datab(!\fir|multiplied_data[12][4] ),
	.datac(!\fir|multiplied_data[11][4] ),
	.datad(!\fir|multiplied_data[13][4] ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir|Add10~14 ),
	.sharein(\fir|Add10~15 ),
	.combout(),
	.sumout(\fir|Add10~17_sumout ),
	.cout(\fir|Add10~18 ),
	.shareout(\fir|Add10~19 ));
// synopsys translate_off
defparam \fir|Add10~17 .extended_lut = "off";
defparam \fir|Add10~17 .lut_mask = 64'h0000033F00003CC3;
defparam \fir|Add10~17 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X22_Y8_N42
cyclonev_lcell_comb \fir|Add6~17 (
// Equation(s):
// \fir|Add6~17_sumout  = SUM(( !\fir|Add6~145_sumout  $ (!\fir|Add12~17_sumout  $ (\fir|Add10~17_sumout )) ) + ( \fir|Add6~15  ) + ( \fir|Add6~14  ))
// \fir|Add6~18  = CARRY(( !\fir|Add6~145_sumout  $ (!\fir|Add12~17_sumout  $ (\fir|Add10~17_sumout )) ) + ( \fir|Add6~15  ) + ( \fir|Add6~14  ))
// \fir|Add6~19  = SHARE((!\fir|Add6~145_sumout  & (\fir|Add12~17_sumout  & \fir|Add10~17_sumout )) # (\fir|Add6~145_sumout  & ((\fir|Add10~17_sumout ) # (\fir|Add12~17_sumout ))))

	.dataa(gnd),
	.datab(!\fir|Add6~145_sumout ),
	.datac(!\fir|Add12~17_sumout ),
	.datad(!\fir|Add10~17_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir|Add6~14 ),
	.sharein(\fir|Add6~15 ),
	.combout(),
	.sumout(\fir|Add6~17_sumout ),
	.cout(\fir|Add6~18 ),
	.shareout(\fir|Add6~19 ));
// synopsys translate_off
defparam \fir|Add6~17 .extended_lut = "off";
defparam \fir|Add6~17 .lut_mask = 64'h0000033F00003CC3;
defparam \fir|Add6~17 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X22_Y8_N43
dffeas \fir|o_fir_data[4] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\fir|Add6~17_sumout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir|o_fir_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \fir|o_fir_data[4] .is_wysiwyg = "true";
defparam \fir|o_fir_data[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y16_N45
cyclonev_lcell_comb \fir|Add1~21 (
// Equation(s):
// \fir|Add1~21_sumout  = SUM(( !\fir|multiplied_data[2][5]  $ (!\fir|multiplied_data[3][5]  $ (\fir|multiplied_data[4][5] )) ) + ( \fir|Add1~19  ) + ( \fir|Add1~18  ))
// \fir|Add1~22  = CARRY(( !\fir|multiplied_data[2][5]  $ (!\fir|multiplied_data[3][5]  $ (\fir|multiplied_data[4][5] )) ) + ( \fir|Add1~19  ) + ( \fir|Add1~18  ))
// \fir|Add1~23  = SHARE((!\fir|multiplied_data[2][5]  & (\fir|multiplied_data[3][5]  & \fir|multiplied_data[4][5] )) # (\fir|multiplied_data[2][5]  & ((\fir|multiplied_data[4][5] ) # (\fir|multiplied_data[3][5] ))))

	.dataa(!\fir|multiplied_data[2][5] ),
	.datab(gnd),
	.datac(!\fir|multiplied_data[3][5] ),
	.datad(!\fir|multiplied_data[4][5] ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir|Add1~18 ),
	.sharein(\fir|Add1~19 ),
	.combout(),
	.sumout(\fir|Add1~21_sumout ),
	.cout(\fir|Add1~22 ),
	.shareout(\fir|Add1~23 ));
// synopsys translate_off
defparam \fir|Add1~21 .extended_lut = "off";
defparam \fir|Add1~21 .lut_mask = 64'h0000055F00005AA5;
defparam \fir|Add1~21 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N45
cyclonev_lcell_comb \fir|Add12~149 (
// Equation(s):
// \fir|Add12~149_sumout  = SUM(( !\fir|multiplied_data[14][5]  $ (!\fir|multiplied_data[15][5]  $ (\fir|Add0~mac_pl[0][5] )) ) + ( \fir|Add12~147  ) + ( \fir|Add12~146  ))
// \fir|Add12~150  = CARRY(( !\fir|multiplied_data[14][5]  $ (!\fir|multiplied_data[15][5]  $ (\fir|Add0~mac_pl[0][5] )) ) + ( \fir|Add12~147  ) + ( \fir|Add12~146  ))
// \fir|Add12~151  = SHARE((!\fir|multiplied_data[14][5]  & (\fir|multiplied_data[15][5]  & \fir|Add0~mac_pl[0][5] )) # (\fir|multiplied_data[14][5]  & ((\fir|Add0~mac_pl[0][5] ) # (\fir|multiplied_data[15][5] ))))

	.dataa(gnd),
	.datab(!\fir|multiplied_data[14][5] ),
	.datac(!\fir|multiplied_data[15][5] ),
	.datad(!\fir|Add0~mac_pl[0][5] ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir|Add12~146 ),
	.sharein(\fir|Add12~147 ),
	.combout(),
	.sumout(\fir|Add12~149_sumout ),
	.cout(\fir|Add12~150 ),
	.shareout(\fir|Add12~151 ));
// synopsys translate_off
defparam \fir|Add12~149 .extended_lut = "off";
defparam \fir|Add12~149 .lut_mask = 64'h0000033F00003CC3;
defparam \fir|Add12~149 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X21_Y14_N45
cyclonev_lcell_comb \fir|Add4~21 (
// Equation(s):
// \fir|Add4~21_sumout  = SUM(( !\fir|multiplied_data[7][5]  $ (!\fir|multiplied_data[6][5]  $ (\fir|multiplied_data[5][5] )) ) + ( \fir|Add4~19  ) + ( \fir|Add4~18  ))
// \fir|Add4~22  = CARRY(( !\fir|multiplied_data[7][5]  $ (!\fir|multiplied_data[6][5]  $ (\fir|multiplied_data[5][5] )) ) + ( \fir|Add4~19  ) + ( \fir|Add4~18  ))
// \fir|Add4~23  = SHARE((!\fir|multiplied_data[7][5]  & (\fir|multiplied_data[6][5]  & \fir|multiplied_data[5][5] )) # (\fir|multiplied_data[7][5]  & ((\fir|multiplied_data[5][5] ) # (\fir|multiplied_data[6][5] ))))

	.dataa(!\fir|multiplied_data[7][5] ),
	.datab(gnd),
	.datac(!\fir|multiplied_data[6][5] ),
	.datad(!\fir|multiplied_data[5][5] ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir|Add4~18 ),
	.sharein(\fir|Add4~19 ),
	.combout(),
	.sumout(\fir|Add4~21_sumout ),
	.cout(\fir|Add4~22 ),
	.shareout(\fir|Add4~23 ));
// synopsys translate_off
defparam \fir|Add4~21 .extended_lut = "off";
defparam \fir|Add4~21 .lut_mask = 64'h0000055F00005AA5;
defparam \fir|Add4~21 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X22_Y12_N45
cyclonev_lcell_comb \fir|Add12~21 (
// Equation(s):
// \fir|Add12~21_sumout  = SUM(( !\fir|Add1~21_sumout  $ (!\fir|Add12~149_sumout  $ (\fir|Add4~21_sumout )) ) + ( \fir|Add12~19  ) + ( \fir|Add12~18  ))
// \fir|Add12~22  = CARRY(( !\fir|Add1~21_sumout  $ (!\fir|Add12~149_sumout  $ (\fir|Add4~21_sumout )) ) + ( \fir|Add12~19  ) + ( \fir|Add12~18  ))
// \fir|Add12~23  = SHARE((!\fir|Add1~21_sumout  & (\fir|Add12~149_sumout  & \fir|Add4~21_sumout )) # (\fir|Add1~21_sumout  & ((\fir|Add4~21_sumout ) # (\fir|Add12~149_sumout ))))

	.dataa(!\fir|Add1~21_sumout ),
	.datab(gnd),
	.datac(!\fir|Add12~149_sumout ),
	.datad(!\fir|Add4~21_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir|Add12~18 ),
	.sharein(\fir|Add12~19 ),
	.combout(),
	.sumout(\fir|Add12~21_sumout ),
	.cout(\fir|Add12~22 ),
	.shareout(\fir|Add12~23 ));
// synopsys translate_off
defparam \fir|Add12~21 .extended_lut = "off";
defparam \fir|Add12~21 .lut_mask = 64'h0000055F00005AA5;
defparam \fir|Add12~21 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X21_Y8_N15
cyclonev_lcell_comb \fir|Add10~21 (
// Equation(s):
// \fir|Add10~21_sumout  = SUM(( !\fir|multiplied_data[13][5]  $ (!\fir|multiplied_data[12][5]  $ (\fir|multiplied_data[11][5] )) ) + ( \fir|Add10~19  ) + ( \fir|Add10~18  ))
// \fir|Add10~22  = CARRY(( !\fir|multiplied_data[13][5]  $ (!\fir|multiplied_data[12][5]  $ (\fir|multiplied_data[11][5] )) ) + ( \fir|Add10~19  ) + ( \fir|Add10~18  ))
// \fir|Add10~23  = SHARE((!\fir|multiplied_data[13][5]  & (\fir|multiplied_data[12][5]  & \fir|multiplied_data[11][5] )) # (\fir|multiplied_data[13][5]  & ((\fir|multiplied_data[11][5] ) # (\fir|multiplied_data[12][5] ))))

	.dataa(!\fir|multiplied_data[13][5] ),
	.datab(gnd),
	.datac(!\fir|multiplied_data[12][5] ),
	.datad(!\fir|multiplied_data[11][5] ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir|Add10~18 ),
	.sharein(\fir|Add10~19 ),
	.combout(),
	.sumout(\fir|Add10~21_sumout ),
	.cout(\fir|Add10~22 ),
	.shareout(\fir|Add10~23 ));
// synopsys translate_off
defparam \fir|Add10~21 .extended_lut = "off";
defparam \fir|Add10~21 .lut_mask = 64'h0000055F00005AA5;
defparam \fir|Add10~21 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X19_Y10_N45
cyclonev_lcell_comb \fir|Add6~149 (
// Equation(s):
// \fir|Add6~149_sumout  = SUM(( !\fir|multiplied_data[9][5]  $ (!\fir|multiplied_data[8][5]  $ (\fir|multiplied_data[10][5] )) ) + ( \fir|Add6~147  ) + ( \fir|Add6~146  ))
// \fir|Add6~150  = CARRY(( !\fir|multiplied_data[9][5]  $ (!\fir|multiplied_data[8][5]  $ (\fir|multiplied_data[10][5] )) ) + ( \fir|Add6~147  ) + ( \fir|Add6~146  ))
// \fir|Add6~151  = SHARE((!\fir|multiplied_data[9][5]  & (\fir|multiplied_data[8][5]  & \fir|multiplied_data[10][5] )) # (\fir|multiplied_data[9][5]  & ((\fir|multiplied_data[10][5] ) # (\fir|multiplied_data[8][5] ))))

	.dataa(!\fir|multiplied_data[9][5] ),
	.datab(gnd),
	.datac(!\fir|multiplied_data[8][5] ),
	.datad(!\fir|multiplied_data[10][5] ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir|Add6~146 ),
	.sharein(\fir|Add6~147 ),
	.combout(),
	.sumout(\fir|Add6~149_sumout ),
	.cout(\fir|Add6~150 ),
	.shareout(\fir|Add6~151 ));
// synopsys translate_off
defparam \fir|Add6~149 .extended_lut = "off";
defparam \fir|Add6~149 .lut_mask = 64'h0000055F00005AA5;
defparam \fir|Add6~149 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X22_Y8_N45
cyclonev_lcell_comb \fir|Add6~21 (
// Equation(s):
// \fir|Add6~21_sumout  = SUM(( !\fir|Add12~21_sumout  $ (!\fir|Add10~21_sumout  $ (\fir|Add6~149_sumout )) ) + ( \fir|Add6~19  ) + ( \fir|Add6~18  ))
// \fir|Add6~22  = CARRY(( !\fir|Add12~21_sumout  $ (!\fir|Add10~21_sumout  $ (\fir|Add6~149_sumout )) ) + ( \fir|Add6~19  ) + ( \fir|Add6~18  ))
// \fir|Add6~23  = SHARE((!\fir|Add12~21_sumout  & (\fir|Add10~21_sumout  & \fir|Add6~149_sumout )) # (\fir|Add12~21_sumout  & ((\fir|Add6~149_sumout ) # (\fir|Add10~21_sumout ))))

	.dataa(!\fir|Add12~21_sumout ),
	.datab(gnd),
	.datac(!\fir|Add10~21_sumout ),
	.datad(!\fir|Add6~149_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir|Add6~18 ),
	.sharein(\fir|Add6~19 ),
	.combout(),
	.sumout(\fir|Add6~21_sumout ),
	.cout(\fir|Add6~22 ),
	.shareout(\fir|Add6~23 ));
// synopsys translate_off
defparam \fir|Add6~21 .extended_lut = "off";
defparam \fir|Add6~21 .lut_mask = 64'h0000055F00005AA5;
defparam \fir|Add6~21 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X22_Y8_N46
dffeas \fir|o_fir_data[5] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\fir|Add6~21_sumout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir|o_fir_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \fir|o_fir_data[5] .is_wysiwyg = "true";
defparam \fir|o_fir_data[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y8_N18
cyclonev_lcell_comb \fir|Add10~25 (
// Equation(s):
// \fir|Add10~25_sumout  = SUM(( !\fir|multiplied_data[11][6]  $ (!\fir|multiplied_data[13][6]  $ (\fir|multiplied_data[12][6] )) ) + ( \fir|Add10~23  ) + ( \fir|Add10~22  ))
// \fir|Add10~26  = CARRY(( !\fir|multiplied_data[11][6]  $ (!\fir|multiplied_data[13][6]  $ (\fir|multiplied_data[12][6] )) ) + ( \fir|Add10~23  ) + ( \fir|Add10~22  ))
// \fir|Add10~27  = SHARE((!\fir|multiplied_data[11][6]  & (\fir|multiplied_data[13][6]  & \fir|multiplied_data[12][6] )) # (\fir|multiplied_data[11][6]  & ((\fir|multiplied_data[12][6] ) # (\fir|multiplied_data[13][6] ))))

	.dataa(gnd),
	.datab(!\fir|multiplied_data[11][6] ),
	.datac(!\fir|multiplied_data[13][6] ),
	.datad(!\fir|multiplied_data[12][6] ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir|Add10~22 ),
	.sharein(\fir|Add10~23 ),
	.combout(),
	.sumout(\fir|Add10~25_sumout ),
	.cout(\fir|Add10~26 ),
	.shareout(\fir|Add10~27 ));
// synopsys translate_off
defparam \fir|Add10~25 .extended_lut = "off";
defparam \fir|Add10~25 .lut_mask = 64'h0000033F00003CC3;
defparam \fir|Add10~25 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X21_Y14_N48
cyclonev_lcell_comb \fir|Add4~25 (
// Equation(s):
// \fir|Add4~25_sumout  = SUM(( !\fir|multiplied_data[7][6]  $ (!\fir|multiplied_data[6][6]  $ (\fir|multiplied_data[5][6] )) ) + ( \fir|Add4~23  ) + ( \fir|Add4~22  ))
// \fir|Add4~26  = CARRY(( !\fir|multiplied_data[7][6]  $ (!\fir|multiplied_data[6][6]  $ (\fir|multiplied_data[5][6] )) ) + ( \fir|Add4~23  ) + ( \fir|Add4~22  ))
// \fir|Add4~27  = SHARE((!\fir|multiplied_data[7][6]  & (\fir|multiplied_data[6][6]  & \fir|multiplied_data[5][6] )) # (\fir|multiplied_data[7][6]  & ((\fir|multiplied_data[5][6] ) # (\fir|multiplied_data[6][6] ))))

	.dataa(!\fir|multiplied_data[7][6] ),
	.datab(gnd),
	.datac(!\fir|multiplied_data[6][6] ),
	.datad(!\fir|multiplied_data[5][6] ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir|Add4~22 ),
	.sharein(\fir|Add4~23 ),
	.combout(),
	.sumout(\fir|Add4~25_sumout ),
	.cout(\fir|Add4~26 ),
	.shareout(\fir|Add4~27 ));
// synopsys translate_off
defparam \fir|Add4~25 .extended_lut = "off";
defparam \fir|Add4~25 .lut_mask = 64'h0000055F00005AA5;
defparam \fir|Add4~25 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N48
cyclonev_lcell_comb \fir|Add12~153 (
// Equation(s):
// \fir|Add12~153_sumout  = SUM(( !\fir|multiplied_data[15][6]  $ (!\fir|multiplied_data[14][6]  $ (\fir|Add0~mac_pl[0][6] )) ) + ( \fir|Add12~151  ) + ( \fir|Add12~150  ))
// \fir|Add12~154  = CARRY(( !\fir|multiplied_data[15][6]  $ (!\fir|multiplied_data[14][6]  $ (\fir|Add0~mac_pl[0][6] )) ) + ( \fir|Add12~151  ) + ( \fir|Add12~150  ))
// \fir|Add12~155  = SHARE((!\fir|multiplied_data[15][6]  & (\fir|multiplied_data[14][6]  & \fir|Add0~mac_pl[0][6] )) # (\fir|multiplied_data[15][6]  & ((\fir|Add0~mac_pl[0][6] ) # (\fir|multiplied_data[14][6] ))))

	.dataa(!\fir|multiplied_data[15][6] ),
	.datab(gnd),
	.datac(!\fir|multiplied_data[14][6] ),
	.datad(!\fir|Add0~mac_pl[0][6] ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir|Add12~150 ),
	.sharein(\fir|Add12~151 ),
	.combout(),
	.sumout(\fir|Add12~153_sumout ),
	.cout(\fir|Add12~154 ),
	.shareout(\fir|Add12~155 ));
// synopsys translate_off
defparam \fir|Add12~153 .extended_lut = "off";
defparam \fir|Add12~153 .lut_mask = 64'h0000055F00005AA5;
defparam \fir|Add12~153 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X19_Y16_N48
cyclonev_lcell_comb \fir|Add1~25 (
// Equation(s):
// \fir|Add1~25_sumout  = SUM(( !\fir|multiplied_data[4][6]  $ (!\fir|multiplied_data[2][6]  $ (\fir|multiplied_data[3][6] )) ) + ( \fir|Add1~23  ) + ( \fir|Add1~22  ))
// \fir|Add1~26  = CARRY(( !\fir|multiplied_data[4][6]  $ (!\fir|multiplied_data[2][6]  $ (\fir|multiplied_data[3][6] )) ) + ( \fir|Add1~23  ) + ( \fir|Add1~22  ))
// \fir|Add1~27  = SHARE((!\fir|multiplied_data[4][6]  & (\fir|multiplied_data[2][6]  & \fir|multiplied_data[3][6] )) # (\fir|multiplied_data[4][6]  & ((\fir|multiplied_data[3][6] ) # (\fir|multiplied_data[2][6] ))))

	.dataa(gnd),
	.datab(!\fir|multiplied_data[4][6] ),
	.datac(!\fir|multiplied_data[2][6] ),
	.datad(!\fir|multiplied_data[3][6] ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir|Add1~22 ),
	.sharein(\fir|Add1~23 ),
	.combout(),
	.sumout(\fir|Add1~25_sumout ),
	.cout(\fir|Add1~26 ),
	.shareout(\fir|Add1~27 ));
// synopsys translate_off
defparam \fir|Add1~25 .extended_lut = "off";
defparam \fir|Add1~25 .lut_mask = 64'h0000033F00003CC3;
defparam \fir|Add1~25 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X22_Y12_N48
cyclonev_lcell_comb \fir|Add12~25 (
// Equation(s):
// \fir|Add12~25_sumout  = SUM(( !\fir|Add4~25_sumout  $ (!\fir|Add12~153_sumout  $ (\fir|Add1~25_sumout )) ) + ( \fir|Add12~23  ) + ( \fir|Add12~22  ))
// \fir|Add12~26  = CARRY(( !\fir|Add4~25_sumout  $ (!\fir|Add12~153_sumout  $ (\fir|Add1~25_sumout )) ) + ( \fir|Add12~23  ) + ( \fir|Add12~22  ))
// \fir|Add12~27  = SHARE((!\fir|Add4~25_sumout  & (\fir|Add12~153_sumout  & \fir|Add1~25_sumout )) # (\fir|Add4~25_sumout  & ((\fir|Add1~25_sumout ) # (\fir|Add12~153_sumout ))))

	.dataa(gnd),
	.datab(!\fir|Add4~25_sumout ),
	.datac(!\fir|Add12~153_sumout ),
	.datad(!\fir|Add1~25_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir|Add12~22 ),
	.sharein(\fir|Add12~23 ),
	.combout(),
	.sumout(\fir|Add12~25_sumout ),
	.cout(\fir|Add12~26 ),
	.shareout(\fir|Add12~27 ));
// synopsys translate_off
defparam \fir|Add12~25 .extended_lut = "off";
defparam \fir|Add12~25 .lut_mask = 64'h0000033F00003CC3;
defparam \fir|Add12~25 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X19_Y10_N48
cyclonev_lcell_comb \fir|Add6~153 (
// Equation(s):
// \fir|Add6~153_sumout  = SUM(( !\fir|multiplied_data[8][6]  $ (!\fir|multiplied_data[10][6]  $ (\fir|multiplied_data[9][6] )) ) + ( \fir|Add6~151  ) + ( \fir|Add6~150  ))
// \fir|Add6~154  = CARRY(( !\fir|multiplied_data[8][6]  $ (!\fir|multiplied_data[10][6]  $ (\fir|multiplied_data[9][6] )) ) + ( \fir|Add6~151  ) + ( \fir|Add6~150  ))
// \fir|Add6~155  = SHARE((!\fir|multiplied_data[8][6]  & (\fir|multiplied_data[10][6]  & \fir|multiplied_data[9][6] )) # (\fir|multiplied_data[8][6]  & ((\fir|multiplied_data[9][6] ) # (\fir|multiplied_data[10][6] ))))

	.dataa(gnd),
	.datab(!\fir|multiplied_data[8][6] ),
	.datac(!\fir|multiplied_data[10][6] ),
	.datad(!\fir|multiplied_data[9][6] ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir|Add6~150 ),
	.sharein(\fir|Add6~151 ),
	.combout(),
	.sumout(\fir|Add6~153_sumout ),
	.cout(\fir|Add6~154 ),
	.shareout(\fir|Add6~155 ));
// synopsys translate_off
defparam \fir|Add6~153 .extended_lut = "off";
defparam \fir|Add6~153 .lut_mask = 64'h0000033F00003CC3;
defparam \fir|Add6~153 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X22_Y8_N48
cyclonev_lcell_comb \fir|Add6~25 (
// Equation(s):
// \fir|Add6~25_sumout  = SUM(( !\fir|Add10~25_sumout  $ (!\fir|Add12~25_sumout  $ (\fir|Add6~153_sumout )) ) + ( \fir|Add6~23  ) + ( \fir|Add6~22  ))
// \fir|Add6~26  = CARRY(( !\fir|Add10~25_sumout  $ (!\fir|Add12~25_sumout  $ (\fir|Add6~153_sumout )) ) + ( \fir|Add6~23  ) + ( \fir|Add6~22  ))
// \fir|Add6~27  = SHARE((!\fir|Add10~25_sumout  & (\fir|Add12~25_sumout  & \fir|Add6~153_sumout )) # (\fir|Add10~25_sumout  & ((\fir|Add6~153_sumout ) # (\fir|Add12~25_sumout ))))

	.dataa(gnd),
	.datab(!\fir|Add10~25_sumout ),
	.datac(!\fir|Add12~25_sumout ),
	.datad(!\fir|Add6~153_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir|Add6~22 ),
	.sharein(\fir|Add6~23 ),
	.combout(),
	.sumout(\fir|Add6~25_sumout ),
	.cout(\fir|Add6~26 ),
	.shareout(\fir|Add6~27 ));
// synopsys translate_off
defparam \fir|Add6~25 .extended_lut = "off";
defparam \fir|Add6~25 .lut_mask = 64'h0000033F00003CC3;
defparam \fir|Add6~25 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X22_Y8_N49
dffeas \fir|o_fir_data[6] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\fir|Add6~25_sumout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir|o_fir_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \fir|o_fir_data[6] .is_wysiwyg = "true";
defparam \fir|o_fir_data[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y10_N51
cyclonev_lcell_comb \fir|Add6~157 (
// Equation(s):
// \fir|Add6~157_sumout  = SUM(( !\fir|multiplied_data[8][7]  $ (!\fir|multiplied_data[10][7]  $ (\fir|multiplied_data[9][7] )) ) + ( \fir|Add6~155  ) + ( \fir|Add6~154  ))
// \fir|Add6~158  = CARRY(( !\fir|multiplied_data[8][7]  $ (!\fir|multiplied_data[10][7]  $ (\fir|multiplied_data[9][7] )) ) + ( \fir|Add6~155  ) + ( \fir|Add6~154  ))
// \fir|Add6~159  = SHARE((!\fir|multiplied_data[8][7]  & (\fir|multiplied_data[10][7]  & \fir|multiplied_data[9][7] )) # (\fir|multiplied_data[8][7]  & ((\fir|multiplied_data[9][7] ) # (\fir|multiplied_data[10][7] ))))

	.dataa(!\fir|multiplied_data[8][7] ),
	.datab(gnd),
	.datac(!\fir|multiplied_data[10][7] ),
	.datad(!\fir|multiplied_data[9][7] ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir|Add6~154 ),
	.sharein(\fir|Add6~155 ),
	.combout(),
	.sumout(\fir|Add6~157_sumout ),
	.cout(\fir|Add6~158 ),
	.shareout(\fir|Add6~159 ));
// synopsys translate_off
defparam \fir|Add6~157 .extended_lut = "off";
defparam \fir|Add6~157 .lut_mask = 64'h0000055F00005AA5;
defparam \fir|Add6~157 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X19_Y16_N51
cyclonev_lcell_comb \fir|Add1~29 (
// Equation(s):
// \fir|Add1~29_sumout  = SUM(( !\fir|multiplied_data[3][7]  $ (!\fir|multiplied_data[4][7]  $ (\fir|multiplied_data[2][7] )) ) + ( \fir|Add1~27  ) + ( \fir|Add1~26  ))
// \fir|Add1~30  = CARRY(( !\fir|multiplied_data[3][7]  $ (!\fir|multiplied_data[4][7]  $ (\fir|multiplied_data[2][7] )) ) + ( \fir|Add1~27  ) + ( \fir|Add1~26  ))
// \fir|Add1~31  = SHARE((!\fir|multiplied_data[3][7]  & (\fir|multiplied_data[4][7]  & \fir|multiplied_data[2][7] )) # (\fir|multiplied_data[3][7]  & ((\fir|multiplied_data[2][7] ) # (\fir|multiplied_data[4][7] ))))

	.dataa(!\fir|multiplied_data[3][7] ),
	.datab(gnd),
	.datac(!\fir|multiplied_data[4][7] ),
	.datad(!\fir|multiplied_data[2][7] ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir|Add1~26 ),
	.sharein(\fir|Add1~27 ),
	.combout(),
	.sumout(\fir|Add1~29_sumout ),
	.cout(\fir|Add1~30 ),
	.shareout(\fir|Add1~31 ));
// synopsys translate_off
defparam \fir|Add1~29 .extended_lut = "off";
defparam \fir|Add1~29 .lut_mask = 64'h0000055F00005AA5;
defparam \fir|Add1~29 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X21_Y14_N51
cyclonev_lcell_comb \fir|Add4~29 (
// Equation(s):
// \fir|Add4~29_sumout  = SUM(( !\fir|multiplied_data[7][7]  $ (!\fir|multiplied_data[6][7]  $ (\fir|multiplied_data[5][7] )) ) + ( \fir|Add4~27  ) + ( \fir|Add4~26  ))
// \fir|Add4~30  = CARRY(( !\fir|multiplied_data[7][7]  $ (!\fir|multiplied_data[6][7]  $ (\fir|multiplied_data[5][7] )) ) + ( \fir|Add4~27  ) + ( \fir|Add4~26  ))
// \fir|Add4~31  = SHARE((!\fir|multiplied_data[7][7]  & (\fir|multiplied_data[6][7]  & \fir|multiplied_data[5][7] )) # (\fir|multiplied_data[7][7]  & ((\fir|multiplied_data[5][7] ) # (\fir|multiplied_data[6][7] ))))

	.dataa(gnd),
	.datab(!\fir|multiplied_data[7][7] ),
	.datac(!\fir|multiplied_data[6][7] ),
	.datad(!\fir|multiplied_data[5][7] ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir|Add4~26 ),
	.sharein(\fir|Add4~27 ),
	.combout(),
	.sumout(\fir|Add4~29_sumout ),
	.cout(\fir|Add4~30 ),
	.shareout(\fir|Add4~31 ));
// synopsys translate_off
defparam \fir|Add4~29 .extended_lut = "off";
defparam \fir|Add4~29 .lut_mask = 64'h0000033F00003CC3;
defparam \fir|Add4~29 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N51
cyclonev_lcell_comb \fir|Add12~157 (
// Equation(s):
// \fir|Add12~157_sumout  = SUM(( !\fir|Add0~mac_pl[0][7]  $ (!\fir|multiplied_data[14][7]  $ (\fir|multiplied_data[15][7] )) ) + ( \fir|Add12~155  ) + ( \fir|Add12~154  ))
// \fir|Add12~158  = CARRY(( !\fir|Add0~mac_pl[0][7]  $ (!\fir|multiplied_data[14][7]  $ (\fir|multiplied_data[15][7] )) ) + ( \fir|Add12~155  ) + ( \fir|Add12~154  ))
// \fir|Add12~159  = SHARE((!\fir|Add0~mac_pl[0][7]  & (\fir|multiplied_data[14][7]  & \fir|multiplied_data[15][7] )) # (\fir|Add0~mac_pl[0][7]  & ((\fir|multiplied_data[15][7] ) # (\fir|multiplied_data[14][7] ))))

	.dataa(gnd),
	.datab(!\fir|Add0~mac_pl[0][7] ),
	.datac(!\fir|multiplied_data[14][7] ),
	.datad(!\fir|multiplied_data[15][7] ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir|Add12~154 ),
	.sharein(\fir|Add12~155 ),
	.combout(),
	.sumout(\fir|Add12~157_sumout ),
	.cout(\fir|Add12~158 ),
	.shareout(\fir|Add12~159 ));
// synopsys translate_off
defparam \fir|Add12~157 .extended_lut = "off";
defparam \fir|Add12~157 .lut_mask = 64'h0000033F00003CC3;
defparam \fir|Add12~157 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X22_Y12_N51
cyclonev_lcell_comb \fir|Add12~29 (
// Equation(s):
// \fir|Add12~29_sumout  = SUM(( !\fir|Add1~29_sumout  $ (!\fir|Add4~29_sumout  $ (\fir|Add12~157_sumout )) ) + ( \fir|Add12~27  ) + ( \fir|Add12~26  ))
// \fir|Add12~30  = CARRY(( !\fir|Add1~29_sumout  $ (!\fir|Add4~29_sumout  $ (\fir|Add12~157_sumout )) ) + ( \fir|Add12~27  ) + ( \fir|Add12~26  ))
// \fir|Add12~31  = SHARE((!\fir|Add1~29_sumout  & (\fir|Add4~29_sumout  & \fir|Add12~157_sumout )) # (\fir|Add1~29_sumout  & ((\fir|Add12~157_sumout ) # (\fir|Add4~29_sumout ))))

	.dataa(!\fir|Add1~29_sumout ),
	.datab(gnd),
	.datac(!\fir|Add4~29_sumout ),
	.datad(!\fir|Add12~157_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir|Add12~26 ),
	.sharein(\fir|Add12~27 ),
	.combout(),
	.sumout(\fir|Add12~29_sumout ),
	.cout(\fir|Add12~30 ),
	.shareout(\fir|Add12~31 ));
// synopsys translate_off
defparam \fir|Add12~29 .extended_lut = "off";
defparam \fir|Add12~29 .lut_mask = 64'h0000055F00005AA5;
defparam \fir|Add12~29 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X21_Y8_N21
cyclonev_lcell_comb \fir|Add10~29 (
// Equation(s):
// \fir|Add10~29_sumout  = SUM(( !\fir|multiplied_data[13][7]  $ (!\fir|multiplied_data[12][7]  $ (\fir|multiplied_data[11][7] )) ) + ( \fir|Add10~27  ) + ( \fir|Add10~26  ))
// \fir|Add10~30  = CARRY(( !\fir|multiplied_data[13][7]  $ (!\fir|multiplied_data[12][7]  $ (\fir|multiplied_data[11][7] )) ) + ( \fir|Add10~27  ) + ( \fir|Add10~26  ))
// \fir|Add10~31  = SHARE((!\fir|multiplied_data[13][7]  & (\fir|multiplied_data[12][7]  & \fir|multiplied_data[11][7] )) # (\fir|multiplied_data[13][7]  & ((\fir|multiplied_data[11][7] ) # (\fir|multiplied_data[12][7] ))))

	.dataa(!\fir|multiplied_data[13][7] ),
	.datab(gnd),
	.datac(!\fir|multiplied_data[12][7] ),
	.datad(!\fir|multiplied_data[11][7] ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir|Add10~26 ),
	.sharein(\fir|Add10~27 ),
	.combout(),
	.sumout(\fir|Add10~29_sumout ),
	.cout(\fir|Add10~30 ),
	.shareout(\fir|Add10~31 ));
// synopsys translate_off
defparam \fir|Add10~29 .extended_lut = "off";
defparam \fir|Add10~29 .lut_mask = 64'h0000055F00005AA5;
defparam \fir|Add10~29 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X22_Y8_N51
cyclonev_lcell_comb \fir|Add6~29 (
// Equation(s):
// \fir|Add6~29_sumout  = SUM(( !\fir|Add6~157_sumout  $ (!\fir|Add12~29_sumout  $ (\fir|Add10~29_sumout )) ) + ( \fir|Add6~27  ) + ( \fir|Add6~26  ))
// \fir|Add6~30  = CARRY(( !\fir|Add6~157_sumout  $ (!\fir|Add12~29_sumout  $ (\fir|Add10~29_sumout )) ) + ( \fir|Add6~27  ) + ( \fir|Add6~26  ))
// \fir|Add6~31  = SHARE((!\fir|Add6~157_sumout  & (\fir|Add12~29_sumout  & \fir|Add10~29_sumout )) # (\fir|Add6~157_sumout  & ((\fir|Add10~29_sumout ) # (\fir|Add12~29_sumout ))))

	.dataa(!\fir|Add6~157_sumout ),
	.datab(gnd),
	.datac(!\fir|Add12~29_sumout ),
	.datad(!\fir|Add10~29_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir|Add6~26 ),
	.sharein(\fir|Add6~27 ),
	.combout(),
	.sumout(\fir|Add6~29_sumout ),
	.cout(\fir|Add6~30 ),
	.shareout(\fir|Add6~31 ));
// synopsys translate_off
defparam \fir|Add6~29 .extended_lut = "off";
defparam \fir|Add6~29 .lut_mask = 64'h0000055F00005AA5;
defparam \fir|Add6~29 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X22_Y8_N52
dffeas \fir|o_fir_data[7] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\fir|Add6~29_sumout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir|o_fir_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \fir|o_fir_data[7] .is_wysiwyg = "true";
defparam \fir|o_fir_data[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y8_N24
cyclonev_lcell_comb \fir|Add10~33 (
// Equation(s):
// \fir|Add10~33_sumout  = SUM(( !\fir|multiplied_data[11][8]  $ (!\fir|multiplied_data[13][8]  $ (\fir|multiplied_data[12][8] )) ) + ( \fir|Add10~31  ) + ( \fir|Add10~30  ))
// \fir|Add10~34  = CARRY(( !\fir|multiplied_data[11][8]  $ (!\fir|multiplied_data[13][8]  $ (\fir|multiplied_data[12][8] )) ) + ( \fir|Add10~31  ) + ( \fir|Add10~30  ))
// \fir|Add10~35  = SHARE((!\fir|multiplied_data[11][8]  & (\fir|multiplied_data[13][8]  & \fir|multiplied_data[12][8] )) # (\fir|multiplied_data[11][8]  & ((\fir|multiplied_data[12][8] ) # (\fir|multiplied_data[13][8] ))))

	.dataa(gnd),
	.datab(!\fir|multiplied_data[11][8] ),
	.datac(!\fir|multiplied_data[13][8] ),
	.datad(!\fir|multiplied_data[12][8] ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir|Add10~30 ),
	.sharein(\fir|Add10~31 ),
	.combout(),
	.sumout(\fir|Add10~33_sumout ),
	.cout(\fir|Add10~34 ),
	.shareout(\fir|Add10~35 ));
// synopsys translate_off
defparam \fir|Add10~33 .extended_lut = "off";
defparam \fir|Add10~33 .lut_mask = 64'h0000033F00003CC3;
defparam \fir|Add10~33 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X21_Y14_N54
cyclonev_lcell_comb \fir|Add4~33 (
// Equation(s):
// \fir|Add4~33_sumout  = SUM(( !\fir|multiplied_data[7][8]  $ (!\fir|multiplied_data[6][8]  $ (\fir|multiplied_data[5][8] )) ) + ( \fir|Add4~31  ) + ( \fir|Add4~30  ))
// \fir|Add4~34  = CARRY(( !\fir|multiplied_data[7][8]  $ (!\fir|multiplied_data[6][8]  $ (\fir|multiplied_data[5][8] )) ) + ( \fir|Add4~31  ) + ( \fir|Add4~30  ))
// \fir|Add4~35  = SHARE((!\fir|multiplied_data[7][8]  & (\fir|multiplied_data[6][8]  & \fir|multiplied_data[5][8] )) # (\fir|multiplied_data[7][8]  & ((\fir|multiplied_data[5][8] ) # (\fir|multiplied_data[6][8] ))))

	.dataa(gnd),
	.datab(!\fir|multiplied_data[7][8] ),
	.datac(!\fir|multiplied_data[6][8] ),
	.datad(!\fir|multiplied_data[5][8] ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir|Add4~30 ),
	.sharein(\fir|Add4~31 ),
	.combout(),
	.sumout(\fir|Add4~33_sumout ),
	.cout(\fir|Add4~34 ),
	.shareout(\fir|Add4~35 ));
// synopsys translate_off
defparam \fir|Add4~33 .extended_lut = "off";
defparam \fir|Add4~33 .lut_mask = 64'h0000033F00003CC3;
defparam \fir|Add4~33 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X19_Y16_N54
cyclonev_lcell_comb \fir|Add1~33 (
// Equation(s):
// \fir|Add1~33_sumout  = SUM(( !\fir|multiplied_data[3][8]  $ (!\fir|multiplied_data[4][8]  $ (\fir|multiplied_data[2][8] )) ) + ( \fir|Add1~31  ) + ( \fir|Add1~30  ))
// \fir|Add1~34  = CARRY(( !\fir|multiplied_data[3][8]  $ (!\fir|multiplied_data[4][8]  $ (\fir|multiplied_data[2][8] )) ) + ( \fir|Add1~31  ) + ( \fir|Add1~30  ))
// \fir|Add1~35  = SHARE((!\fir|multiplied_data[3][8]  & (\fir|multiplied_data[4][8]  & \fir|multiplied_data[2][8] )) # (\fir|multiplied_data[3][8]  & ((\fir|multiplied_data[2][8] ) # (\fir|multiplied_data[4][8] ))))

	.dataa(gnd),
	.datab(!\fir|multiplied_data[3][8] ),
	.datac(!\fir|multiplied_data[4][8] ),
	.datad(!\fir|multiplied_data[2][8] ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir|Add1~30 ),
	.sharein(\fir|Add1~31 ),
	.combout(),
	.sumout(\fir|Add1~33_sumout ),
	.cout(\fir|Add1~34 ),
	.shareout(\fir|Add1~35 ));
// synopsys translate_off
defparam \fir|Add1~33 .extended_lut = "off";
defparam \fir|Add1~33 .lut_mask = 64'h0000033F00003CC3;
defparam \fir|Add1~33 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N54
cyclonev_lcell_comb \fir|Add12~161 (
// Equation(s):
// \fir|Add12~161_sumout  = SUM(( !\fir|Add0~mac_pl[0][8]  $ (!\fir|multiplied_data[15][8]  $ (\fir|multiplied_data[14][8] )) ) + ( \fir|Add12~159  ) + ( \fir|Add12~158  ))
// \fir|Add12~162  = CARRY(( !\fir|Add0~mac_pl[0][8]  $ (!\fir|multiplied_data[15][8]  $ (\fir|multiplied_data[14][8] )) ) + ( \fir|Add12~159  ) + ( \fir|Add12~158  ))
// \fir|Add12~163  = SHARE((!\fir|Add0~mac_pl[0][8]  & (\fir|multiplied_data[15][8]  & \fir|multiplied_data[14][8] )) # (\fir|Add0~mac_pl[0][8]  & ((\fir|multiplied_data[14][8] ) # (\fir|multiplied_data[15][8] ))))

	.dataa(gnd),
	.datab(!\fir|Add0~mac_pl[0][8] ),
	.datac(!\fir|multiplied_data[15][8] ),
	.datad(!\fir|multiplied_data[14][8] ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir|Add12~158 ),
	.sharein(\fir|Add12~159 ),
	.combout(),
	.sumout(\fir|Add12~161_sumout ),
	.cout(\fir|Add12~162 ),
	.shareout(\fir|Add12~163 ));
// synopsys translate_off
defparam \fir|Add12~161 .extended_lut = "off";
defparam \fir|Add12~161 .lut_mask = 64'h0000033F00003CC3;
defparam \fir|Add12~161 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X22_Y12_N54
cyclonev_lcell_comb \fir|Add12~33 (
// Equation(s):
// \fir|Add12~33_sumout  = SUM(( !\fir|Add4~33_sumout  $ (!\fir|Add1~33_sumout  $ (\fir|Add12~161_sumout )) ) + ( \fir|Add12~31  ) + ( \fir|Add12~30  ))
// \fir|Add12~34  = CARRY(( !\fir|Add4~33_sumout  $ (!\fir|Add1~33_sumout  $ (\fir|Add12~161_sumout )) ) + ( \fir|Add12~31  ) + ( \fir|Add12~30  ))
// \fir|Add12~35  = SHARE((!\fir|Add4~33_sumout  & (\fir|Add1~33_sumout  & \fir|Add12~161_sumout )) # (\fir|Add4~33_sumout  & ((\fir|Add12~161_sumout ) # (\fir|Add1~33_sumout ))))

	.dataa(!\fir|Add4~33_sumout ),
	.datab(gnd),
	.datac(!\fir|Add1~33_sumout ),
	.datad(!\fir|Add12~161_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir|Add12~30 ),
	.sharein(\fir|Add12~31 ),
	.combout(),
	.sumout(\fir|Add12~33_sumout ),
	.cout(\fir|Add12~34 ),
	.shareout(\fir|Add12~35 ));
// synopsys translate_off
defparam \fir|Add12~33 .extended_lut = "off";
defparam \fir|Add12~33 .lut_mask = 64'h0000055F00005AA5;
defparam \fir|Add12~33 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X19_Y10_N54
cyclonev_lcell_comb \fir|Add6~161 (
// Equation(s):
// \fir|Add6~161_sumout  = SUM(( !\fir|multiplied_data[8][8]  $ (!\fir|multiplied_data[9][8]  $ (\fir|multiplied_data[10][8] )) ) + ( \fir|Add6~159  ) + ( \fir|Add6~158  ))
// \fir|Add6~162  = CARRY(( !\fir|multiplied_data[8][8]  $ (!\fir|multiplied_data[9][8]  $ (\fir|multiplied_data[10][8] )) ) + ( \fir|Add6~159  ) + ( \fir|Add6~158  ))
// \fir|Add6~163  = SHARE((!\fir|multiplied_data[8][8]  & (\fir|multiplied_data[9][8]  & \fir|multiplied_data[10][8] )) # (\fir|multiplied_data[8][8]  & ((\fir|multiplied_data[10][8] ) # (\fir|multiplied_data[9][8] ))))

	.dataa(gnd),
	.datab(!\fir|multiplied_data[8][8] ),
	.datac(!\fir|multiplied_data[9][8] ),
	.datad(!\fir|multiplied_data[10][8] ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir|Add6~158 ),
	.sharein(\fir|Add6~159 ),
	.combout(),
	.sumout(\fir|Add6~161_sumout ),
	.cout(\fir|Add6~162 ),
	.shareout(\fir|Add6~163 ));
// synopsys translate_off
defparam \fir|Add6~161 .extended_lut = "off";
defparam \fir|Add6~161 .lut_mask = 64'h0000033F00003CC3;
defparam \fir|Add6~161 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X22_Y8_N54
cyclonev_lcell_comb \fir|Add6~33 (
// Equation(s):
// \fir|Add6~33_sumout  = SUM(( !\fir|Add10~33_sumout  $ (!\fir|Add12~33_sumout  $ (\fir|Add6~161_sumout )) ) + ( \fir|Add6~31  ) + ( \fir|Add6~30  ))
// \fir|Add6~34  = CARRY(( !\fir|Add10~33_sumout  $ (!\fir|Add12~33_sumout  $ (\fir|Add6~161_sumout )) ) + ( \fir|Add6~31  ) + ( \fir|Add6~30  ))
// \fir|Add6~35  = SHARE((!\fir|Add10~33_sumout  & (\fir|Add12~33_sumout  & \fir|Add6~161_sumout )) # (\fir|Add10~33_sumout  & ((\fir|Add6~161_sumout ) # (\fir|Add12~33_sumout ))))

	.dataa(gnd),
	.datab(!\fir|Add10~33_sumout ),
	.datac(!\fir|Add12~33_sumout ),
	.datad(!\fir|Add6~161_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir|Add6~30 ),
	.sharein(\fir|Add6~31 ),
	.combout(),
	.sumout(\fir|Add6~33_sumout ),
	.cout(\fir|Add6~34 ),
	.shareout(\fir|Add6~35 ));
// synopsys translate_off
defparam \fir|Add6~33 .extended_lut = "off";
defparam \fir|Add6~33 .lut_mask = 64'h0000033F00003CC3;
defparam \fir|Add6~33 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X22_Y8_N55
dffeas \fir|o_fir_data[8] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\fir|Add6~33_sumout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir|o_fir_data [8]),
	.prn(vcc));
// synopsys translate_off
defparam \fir|o_fir_data[8] .is_wysiwyg = "true";
defparam \fir|o_fir_data[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y8_N27
cyclonev_lcell_comb \fir|Add10~37 (
// Equation(s):
// \fir|Add10~37_sumout  = SUM(( !\fir|multiplied_data[13][9]  $ (!\fir|multiplied_data[11][9]  $ (\fir|multiplied_data[12][9] )) ) + ( \fir|Add10~35  ) + ( \fir|Add10~34  ))
// \fir|Add10~38  = CARRY(( !\fir|multiplied_data[13][9]  $ (!\fir|multiplied_data[11][9]  $ (\fir|multiplied_data[12][9] )) ) + ( \fir|Add10~35  ) + ( \fir|Add10~34  ))
// \fir|Add10~39  = SHARE((!\fir|multiplied_data[13][9]  & (\fir|multiplied_data[11][9]  & \fir|multiplied_data[12][9] )) # (\fir|multiplied_data[13][9]  & ((\fir|multiplied_data[12][9] ) # (\fir|multiplied_data[11][9] ))))

	.dataa(!\fir|multiplied_data[13][9] ),
	.datab(gnd),
	.datac(!\fir|multiplied_data[11][9] ),
	.datad(!\fir|multiplied_data[12][9] ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir|Add10~34 ),
	.sharein(\fir|Add10~35 ),
	.combout(),
	.sumout(\fir|Add10~37_sumout ),
	.cout(\fir|Add10~38 ),
	.shareout(\fir|Add10~39 ));
// synopsys translate_off
defparam \fir|Add10~37 .extended_lut = "off";
defparam \fir|Add10~37 .lut_mask = 64'h0000055F00005AA5;
defparam \fir|Add10~37 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X19_Y10_N57
cyclonev_lcell_comb \fir|Add6~165 (
// Equation(s):
// \fir|Add6~165_sumout  = SUM(( !\fir|multiplied_data[9][9]  $ (!\fir|multiplied_data[10][9]  $ (\fir|multiplied_data[8][9] )) ) + ( \fir|Add6~163  ) + ( \fir|Add6~162  ))
// \fir|Add6~166  = CARRY(( !\fir|multiplied_data[9][9]  $ (!\fir|multiplied_data[10][9]  $ (\fir|multiplied_data[8][9] )) ) + ( \fir|Add6~163  ) + ( \fir|Add6~162  ))
// \fir|Add6~167  = SHARE((!\fir|multiplied_data[9][9]  & (\fir|multiplied_data[10][9]  & \fir|multiplied_data[8][9] )) # (\fir|multiplied_data[9][9]  & ((\fir|multiplied_data[8][9] ) # (\fir|multiplied_data[10][9] ))))

	.dataa(!\fir|multiplied_data[9][9] ),
	.datab(gnd),
	.datac(!\fir|multiplied_data[10][9] ),
	.datad(!\fir|multiplied_data[8][9] ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir|Add6~162 ),
	.sharein(\fir|Add6~163 ),
	.combout(),
	.sumout(\fir|Add6~165_sumout ),
	.cout(\fir|Add6~166 ),
	.shareout(\fir|Add6~167 ));
// synopsys translate_off
defparam \fir|Add6~165 .extended_lut = "off";
defparam \fir|Add6~165 .lut_mask = 64'h0000055F00005AA5;
defparam \fir|Add6~165 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X19_Y16_N57
cyclonev_lcell_comb \fir|Add1~37 (
// Equation(s):
// \fir|Add1~37_sumout  = SUM(( !\fir|multiplied_data[2][9]  $ (!\fir|multiplied_data[4][9]  $ (\fir|multiplied_data[3][9] )) ) + ( \fir|Add1~35  ) + ( \fir|Add1~34  ))
// \fir|Add1~38  = CARRY(( !\fir|multiplied_data[2][9]  $ (!\fir|multiplied_data[4][9]  $ (\fir|multiplied_data[3][9] )) ) + ( \fir|Add1~35  ) + ( \fir|Add1~34  ))
// \fir|Add1~39  = SHARE((!\fir|multiplied_data[2][9]  & (\fir|multiplied_data[4][9]  & \fir|multiplied_data[3][9] )) # (\fir|multiplied_data[2][9]  & ((\fir|multiplied_data[3][9] ) # (\fir|multiplied_data[4][9] ))))

	.dataa(!\fir|multiplied_data[2][9] ),
	.datab(gnd),
	.datac(!\fir|multiplied_data[4][9] ),
	.datad(!\fir|multiplied_data[3][9] ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir|Add1~34 ),
	.sharein(\fir|Add1~35 ),
	.combout(),
	.sumout(\fir|Add1~37_sumout ),
	.cout(\fir|Add1~38 ),
	.shareout(\fir|Add1~39 ));
// synopsys translate_off
defparam \fir|Add1~37 .extended_lut = "off";
defparam \fir|Add1~37 .lut_mask = 64'h0000055F00005AA5;
defparam \fir|Add1~37 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X21_Y14_N57
cyclonev_lcell_comb \fir|Add4~37 (
// Equation(s):
// \fir|Add4~37_sumout  = SUM(( !\fir|multiplied_data[5][9]  $ (!\fir|multiplied_data[6][9]  $ (\fir|multiplied_data[7][9] )) ) + ( \fir|Add4~35  ) + ( \fir|Add4~34  ))
// \fir|Add4~38  = CARRY(( !\fir|multiplied_data[5][9]  $ (!\fir|multiplied_data[6][9]  $ (\fir|multiplied_data[7][9] )) ) + ( \fir|Add4~35  ) + ( \fir|Add4~34  ))
// \fir|Add4~39  = SHARE((!\fir|multiplied_data[5][9]  & (\fir|multiplied_data[6][9]  & \fir|multiplied_data[7][9] )) # (\fir|multiplied_data[5][9]  & ((\fir|multiplied_data[7][9] ) # (\fir|multiplied_data[6][9] ))))

	.dataa(!\fir|multiplied_data[5][9] ),
	.datab(gnd),
	.datac(!\fir|multiplied_data[6][9] ),
	.datad(!\fir|multiplied_data[7][9] ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir|Add4~34 ),
	.sharein(\fir|Add4~35 ),
	.combout(),
	.sumout(\fir|Add4~37_sumout ),
	.cout(\fir|Add4~38 ),
	.shareout(\fir|Add4~39 ));
// synopsys translate_off
defparam \fir|Add4~37 .extended_lut = "off";
defparam \fir|Add4~37 .lut_mask = 64'h0000055F00005AA5;
defparam \fir|Add4~37 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N57
cyclonev_lcell_comb \fir|Add12~165 (
// Equation(s):
// \fir|Add12~165_sumout  = SUM(( !\fir|Add0~mac_pl[0][9]  $ (!\fir|multiplied_data[15][9]  $ (\fir|multiplied_data[14][9] )) ) + ( \fir|Add12~163  ) + ( \fir|Add12~162  ))
// \fir|Add12~166  = CARRY(( !\fir|Add0~mac_pl[0][9]  $ (!\fir|multiplied_data[15][9]  $ (\fir|multiplied_data[14][9] )) ) + ( \fir|Add12~163  ) + ( \fir|Add12~162  ))
// \fir|Add12~167  = SHARE((!\fir|Add0~mac_pl[0][9]  & (\fir|multiplied_data[15][9]  & \fir|multiplied_data[14][9] )) # (\fir|Add0~mac_pl[0][9]  & ((\fir|multiplied_data[14][9] ) # (\fir|multiplied_data[15][9] ))))

	.dataa(!\fir|Add0~mac_pl[0][9] ),
	.datab(gnd),
	.datac(!\fir|multiplied_data[15][9] ),
	.datad(!\fir|multiplied_data[14][9] ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir|Add12~162 ),
	.sharein(\fir|Add12~163 ),
	.combout(),
	.sumout(\fir|Add12~165_sumout ),
	.cout(\fir|Add12~166 ),
	.shareout(\fir|Add12~167 ));
// synopsys translate_off
defparam \fir|Add12~165 .extended_lut = "off";
defparam \fir|Add12~165 .lut_mask = 64'h0000055F00005AA5;
defparam \fir|Add12~165 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X22_Y12_N57
cyclonev_lcell_comb \fir|Add12~37 (
// Equation(s):
// \fir|Add12~37_sumout  = SUM(( !\fir|Add1~37_sumout  $ (!\fir|Add4~37_sumout  $ (\fir|Add12~165_sumout )) ) + ( \fir|Add12~35  ) + ( \fir|Add12~34  ))
// \fir|Add12~38  = CARRY(( !\fir|Add1~37_sumout  $ (!\fir|Add4~37_sumout  $ (\fir|Add12~165_sumout )) ) + ( \fir|Add12~35  ) + ( \fir|Add12~34  ))
// \fir|Add12~39  = SHARE((!\fir|Add1~37_sumout  & (\fir|Add4~37_sumout  & \fir|Add12~165_sumout )) # (\fir|Add1~37_sumout  & ((\fir|Add12~165_sumout ) # (\fir|Add4~37_sumout ))))

	.dataa(gnd),
	.datab(!\fir|Add1~37_sumout ),
	.datac(!\fir|Add4~37_sumout ),
	.datad(!\fir|Add12~165_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir|Add12~34 ),
	.sharein(\fir|Add12~35 ),
	.combout(),
	.sumout(\fir|Add12~37_sumout ),
	.cout(\fir|Add12~38 ),
	.shareout(\fir|Add12~39 ));
// synopsys translate_off
defparam \fir|Add12~37 .extended_lut = "off";
defparam \fir|Add12~37 .lut_mask = 64'h0000033F00003CC3;
defparam \fir|Add12~37 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X22_Y8_N57
cyclonev_lcell_comb \fir|Add6~37 (
// Equation(s):
// \fir|Add6~37_sumout  = SUM(( !\fir|Add10~37_sumout  $ (!\fir|Add6~165_sumout  $ (\fir|Add12~37_sumout )) ) + ( \fir|Add6~35  ) + ( \fir|Add6~34  ))
// \fir|Add6~38  = CARRY(( !\fir|Add10~37_sumout  $ (!\fir|Add6~165_sumout  $ (\fir|Add12~37_sumout )) ) + ( \fir|Add6~35  ) + ( \fir|Add6~34  ))
// \fir|Add6~39  = SHARE((!\fir|Add10~37_sumout  & (\fir|Add6~165_sumout  & \fir|Add12~37_sumout )) # (\fir|Add10~37_sumout  & ((\fir|Add12~37_sumout ) # (\fir|Add6~165_sumout ))))

	.dataa(!\fir|Add10~37_sumout ),
	.datab(gnd),
	.datac(!\fir|Add6~165_sumout ),
	.datad(!\fir|Add12~37_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir|Add6~34 ),
	.sharein(\fir|Add6~35 ),
	.combout(),
	.sumout(\fir|Add6~37_sumout ),
	.cout(\fir|Add6~38 ),
	.shareout(\fir|Add6~39 ));
// synopsys translate_off
defparam \fir|Add6~37 .extended_lut = "off";
defparam \fir|Add6~37 .lut_mask = 64'h0000055F00005AA5;
defparam \fir|Add6~37 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X22_Y8_N59
dffeas \fir|o_fir_data[9] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\fir|Add6~37_sumout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir|o_fir_data [9]),
	.prn(vcc));
// synopsys translate_off
defparam \fir|o_fir_data[9] .is_wysiwyg = "true";
defparam \fir|o_fir_data[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y7_N0
cyclonev_lcell_comb \fir|Add10~41 (
// Equation(s):
// \fir|Add10~41_sumout  = SUM(( !\fir|multiplied_data[11][10]  $ (!\fir|multiplied_data[13][10]  $ (\fir|multiplied_data[12][10] )) ) + ( \fir|Add10~39  ) + ( \fir|Add10~38  ))
// \fir|Add10~42  = CARRY(( !\fir|multiplied_data[11][10]  $ (!\fir|multiplied_data[13][10]  $ (\fir|multiplied_data[12][10] )) ) + ( \fir|Add10~39  ) + ( \fir|Add10~38  ))
// \fir|Add10~43  = SHARE((!\fir|multiplied_data[11][10]  & (\fir|multiplied_data[13][10]  & \fir|multiplied_data[12][10] )) # (\fir|multiplied_data[11][10]  & ((\fir|multiplied_data[12][10] ) # (\fir|multiplied_data[13][10] ))))

	.dataa(gnd),
	.datab(!\fir|multiplied_data[11][10] ),
	.datac(!\fir|multiplied_data[13][10] ),
	.datad(!\fir|multiplied_data[12][10] ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir|Add10~38 ),
	.sharein(\fir|Add10~39 ),
	.combout(),
	.sumout(\fir|Add10~41_sumout ),
	.cout(\fir|Add10~42 ),
	.shareout(\fir|Add10~43 ));
// synopsys translate_off
defparam \fir|Add10~41 .extended_lut = "off";
defparam \fir|Add10~41 .lut_mask = 64'h0000033F00003CC3;
defparam \fir|Add10~41 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X19_Y15_N30
cyclonev_lcell_comb \fir|Add1~41 (
// Equation(s):
// \fir|Add1~41_sumout  = SUM(( !\fir|multiplied_data[2][10]  $ (!\fir|multiplied_data[4][10]  $ (\fir|multiplied_data[3][10] )) ) + ( \fir|Add1~39  ) + ( \fir|Add1~38  ))
// \fir|Add1~42  = CARRY(( !\fir|multiplied_data[2][10]  $ (!\fir|multiplied_data[4][10]  $ (\fir|multiplied_data[3][10] )) ) + ( \fir|Add1~39  ) + ( \fir|Add1~38  ))
// \fir|Add1~43  = SHARE((!\fir|multiplied_data[2][10]  & (\fir|multiplied_data[4][10]  & \fir|multiplied_data[3][10] )) # (\fir|multiplied_data[2][10]  & ((\fir|multiplied_data[3][10] ) # (\fir|multiplied_data[4][10] ))))

	.dataa(gnd),
	.datab(!\fir|multiplied_data[2][10] ),
	.datac(!\fir|multiplied_data[4][10] ),
	.datad(!\fir|multiplied_data[3][10] ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir|Add1~38 ),
	.sharein(\fir|Add1~39 ),
	.combout(),
	.sumout(\fir|Add1~41_sumout ),
	.cout(\fir|Add1~42 ),
	.shareout(\fir|Add1~43 ));
// synopsys translate_off
defparam \fir|Add1~41 .extended_lut = "off";
defparam \fir|Add1~41 .lut_mask = 64'h0000033F00003CC3;
defparam \fir|Add1~41 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N30
cyclonev_lcell_comb \fir|Add12~169 (
// Equation(s):
// \fir|Add12~169_sumout  = SUM(( !\fir|multiplied_data[14][10]  $ (!\fir|Add0~mac_pl[0][10]  $ (\fir|multiplied_data[15][10] )) ) + ( \fir|Add12~167  ) + ( \fir|Add12~166  ))
// \fir|Add12~170  = CARRY(( !\fir|multiplied_data[14][10]  $ (!\fir|Add0~mac_pl[0][10]  $ (\fir|multiplied_data[15][10] )) ) + ( \fir|Add12~167  ) + ( \fir|Add12~166  ))
// \fir|Add12~171  = SHARE((!\fir|multiplied_data[14][10]  & (\fir|Add0~mac_pl[0][10]  & \fir|multiplied_data[15][10] )) # (\fir|multiplied_data[14][10]  & ((\fir|multiplied_data[15][10] ) # (\fir|Add0~mac_pl[0][10] ))))

	.dataa(!\fir|multiplied_data[14][10] ),
	.datab(gnd),
	.datac(!\fir|Add0~mac_pl[0][10] ),
	.datad(!\fir|multiplied_data[15][10] ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir|Add12~166 ),
	.sharein(\fir|Add12~167 ),
	.combout(),
	.sumout(\fir|Add12~169_sumout ),
	.cout(\fir|Add12~170 ),
	.shareout(\fir|Add12~171 ));
// synopsys translate_off
defparam \fir|Add12~169 .extended_lut = "off";
defparam \fir|Add12~169 .lut_mask = 64'h0000055F00005AA5;
defparam \fir|Add12~169 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X21_Y13_N0
cyclonev_lcell_comb \fir|Add4~41 (
// Equation(s):
// \fir|Add4~41_sumout  = SUM(( !\fir|multiplied_data[5][10]  $ (!\fir|multiplied_data[7][10]  $ (\fir|multiplied_data[6][10] )) ) + ( \fir|Add4~39  ) + ( \fir|Add4~38  ))
// \fir|Add4~42  = CARRY(( !\fir|multiplied_data[5][10]  $ (!\fir|multiplied_data[7][10]  $ (\fir|multiplied_data[6][10] )) ) + ( \fir|Add4~39  ) + ( \fir|Add4~38  ))
// \fir|Add4~43  = SHARE((!\fir|multiplied_data[5][10]  & (\fir|multiplied_data[7][10]  & \fir|multiplied_data[6][10] )) # (\fir|multiplied_data[5][10]  & ((\fir|multiplied_data[6][10] ) # (\fir|multiplied_data[7][10] ))))

	.dataa(gnd),
	.datab(!\fir|multiplied_data[5][10] ),
	.datac(!\fir|multiplied_data[7][10] ),
	.datad(!\fir|multiplied_data[6][10] ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir|Add4~38 ),
	.sharein(\fir|Add4~39 ),
	.combout(),
	.sumout(\fir|Add4~41_sumout ),
	.cout(\fir|Add4~42 ),
	.shareout(\fir|Add4~43 ));
// synopsys translate_off
defparam \fir|Add4~41 .extended_lut = "off";
defparam \fir|Add4~41 .lut_mask = 64'h0000033F00003CC3;
defparam \fir|Add4~41 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X22_Y11_N30
cyclonev_lcell_comb \fir|Add12~41 (
// Equation(s):
// \fir|Add12~41_sumout  = SUM(( !\fir|Add1~41_sumout  $ (!\fir|Add12~169_sumout  $ (\fir|Add4~41_sumout )) ) + ( \fir|Add12~39  ) + ( \fir|Add12~38  ))
// \fir|Add12~42  = CARRY(( !\fir|Add1~41_sumout  $ (!\fir|Add12~169_sumout  $ (\fir|Add4~41_sumout )) ) + ( \fir|Add12~39  ) + ( \fir|Add12~38  ))
// \fir|Add12~43  = SHARE((!\fir|Add1~41_sumout  & (\fir|Add12~169_sumout  & \fir|Add4~41_sumout )) # (\fir|Add1~41_sumout  & ((\fir|Add4~41_sumout ) # (\fir|Add12~169_sumout ))))

	.dataa(!\fir|Add1~41_sumout ),
	.datab(gnd),
	.datac(!\fir|Add12~169_sumout ),
	.datad(!\fir|Add4~41_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir|Add12~38 ),
	.sharein(\fir|Add12~39 ),
	.combout(),
	.sumout(\fir|Add12~41_sumout ),
	.cout(\fir|Add12~42 ),
	.shareout(\fir|Add12~43 ));
// synopsys translate_off
defparam \fir|Add12~41 .extended_lut = "off";
defparam \fir|Add12~41 .lut_mask = 64'h0000055F00005AA5;
defparam \fir|Add12~41 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X19_Y9_N30
cyclonev_lcell_comb \fir|Add6~169 (
// Equation(s):
// \fir|Add6~169_sumout  = SUM(( !\fir|multiplied_data[10][10]  $ (!\fir|multiplied_data[8][10]  $ (\fir|multiplied_data[9][10] )) ) + ( \fir|Add6~167  ) + ( \fir|Add6~166  ))
// \fir|Add6~170  = CARRY(( !\fir|multiplied_data[10][10]  $ (!\fir|multiplied_data[8][10]  $ (\fir|multiplied_data[9][10] )) ) + ( \fir|Add6~167  ) + ( \fir|Add6~166  ))
// \fir|Add6~171  = SHARE((!\fir|multiplied_data[10][10]  & (\fir|multiplied_data[8][10]  & \fir|multiplied_data[9][10] )) # (\fir|multiplied_data[10][10]  & ((\fir|multiplied_data[9][10] ) # (\fir|multiplied_data[8][10] ))))

	.dataa(!\fir|multiplied_data[10][10] ),
	.datab(gnd),
	.datac(!\fir|multiplied_data[8][10] ),
	.datad(!\fir|multiplied_data[9][10] ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir|Add6~166 ),
	.sharein(\fir|Add6~167 ),
	.combout(),
	.sumout(\fir|Add6~169_sumout ),
	.cout(\fir|Add6~170 ),
	.shareout(\fir|Add6~171 ));
// synopsys translate_off
defparam \fir|Add6~169 .extended_lut = "off";
defparam \fir|Add6~169 .lut_mask = 64'h0000055F00005AA5;
defparam \fir|Add6~169 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X22_Y7_N30
cyclonev_lcell_comb \fir|Add6~41 (
// Equation(s):
// \fir|Add6~41_sumout  = SUM(( !\fir|Add10~41_sumout  $ (!\fir|Add12~41_sumout  $ (\fir|Add6~169_sumout )) ) + ( \fir|Add6~39  ) + ( \fir|Add6~38  ))
// \fir|Add6~42  = CARRY(( !\fir|Add10~41_sumout  $ (!\fir|Add12~41_sumout  $ (\fir|Add6~169_sumout )) ) + ( \fir|Add6~39  ) + ( \fir|Add6~38  ))
// \fir|Add6~43  = SHARE((!\fir|Add10~41_sumout  & (\fir|Add12~41_sumout  & \fir|Add6~169_sumout )) # (\fir|Add10~41_sumout  & ((\fir|Add6~169_sumout ) # (\fir|Add12~41_sumout ))))

	.dataa(gnd),
	.datab(!\fir|Add10~41_sumout ),
	.datac(!\fir|Add12~41_sumout ),
	.datad(!\fir|Add6~169_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir|Add6~38 ),
	.sharein(\fir|Add6~39 ),
	.combout(),
	.sumout(\fir|Add6~41_sumout ),
	.cout(\fir|Add6~42 ),
	.shareout(\fir|Add6~43 ));
// synopsys translate_off
defparam \fir|Add6~41 .extended_lut = "off";
defparam \fir|Add6~41 .lut_mask = 64'h0000033F00003CC3;
defparam \fir|Add6~41 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X22_Y7_N31
dffeas \fir|o_fir_data[10] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\fir|Add6~41_sumout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir|o_fir_data [10]),
	.prn(vcc));
// synopsys translate_off
defparam \fir|o_fir_data[10] .is_wysiwyg = "true";
defparam \fir|o_fir_data[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N33
cyclonev_lcell_comb \fir|Add12~173 (
// Equation(s):
// \fir|Add12~173_sumout  = SUM(( !\fir|multiplied_data[14][11]  $ (!\fir|multiplied_data[15][11]  $ (\fir|Add0~mac_pl[0][11] )) ) + ( \fir|Add12~171  ) + ( \fir|Add12~170  ))
// \fir|Add12~174  = CARRY(( !\fir|multiplied_data[14][11]  $ (!\fir|multiplied_data[15][11]  $ (\fir|Add0~mac_pl[0][11] )) ) + ( \fir|Add12~171  ) + ( \fir|Add12~170  ))
// \fir|Add12~175  = SHARE((!\fir|multiplied_data[14][11]  & (\fir|multiplied_data[15][11]  & \fir|Add0~mac_pl[0][11] )) # (\fir|multiplied_data[14][11]  & ((\fir|Add0~mac_pl[0][11] ) # (\fir|multiplied_data[15][11] ))))

	.dataa(gnd),
	.datab(!\fir|multiplied_data[14][11] ),
	.datac(!\fir|multiplied_data[15][11] ),
	.datad(!\fir|Add0~mac_pl[0][11] ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir|Add12~170 ),
	.sharein(\fir|Add12~171 ),
	.combout(),
	.sumout(\fir|Add12~173_sumout ),
	.cout(\fir|Add12~174 ),
	.shareout(\fir|Add12~175 ));
// synopsys translate_off
defparam \fir|Add12~173 .extended_lut = "off";
defparam \fir|Add12~173 .lut_mask = 64'h0000033F00003CC3;
defparam \fir|Add12~173 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X21_Y13_N3
cyclonev_lcell_comb \fir|Add4~45 (
// Equation(s):
// \fir|Add4~45_sumout  = SUM(( !\fir|multiplied_data[7][11]  $ (!\fir|multiplied_data[5][11]  $ (\fir|multiplied_data[6][11] )) ) + ( \fir|Add4~43  ) + ( \fir|Add4~42  ))
// \fir|Add4~46  = CARRY(( !\fir|multiplied_data[7][11]  $ (!\fir|multiplied_data[5][11]  $ (\fir|multiplied_data[6][11] )) ) + ( \fir|Add4~43  ) + ( \fir|Add4~42  ))
// \fir|Add4~47  = SHARE((!\fir|multiplied_data[7][11]  & (\fir|multiplied_data[5][11]  & \fir|multiplied_data[6][11] )) # (\fir|multiplied_data[7][11]  & ((\fir|multiplied_data[6][11] ) # (\fir|multiplied_data[5][11] ))))

	.dataa(!\fir|multiplied_data[7][11] ),
	.datab(gnd),
	.datac(!\fir|multiplied_data[5][11] ),
	.datad(!\fir|multiplied_data[6][11] ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir|Add4~42 ),
	.sharein(\fir|Add4~43 ),
	.combout(),
	.sumout(\fir|Add4~45_sumout ),
	.cout(\fir|Add4~46 ),
	.shareout(\fir|Add4~47 ));
// synopsys translate_off
defparam \fir|Add4~45 .extended_lut = "off";
defparam \fir|Add4~45 .lut_mask = 64'h0000055F00005AA5;
defparam \fir|Add4~45 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X19_Y15_N33
cyclonev_lcell_comb \fir|Add1~45 (
// Equation(s):
// \fir|Add1~45_sumout  = SUM(( !\fir|multiplied_data[2][11]  $ (!\fir|multiplied_data[3][11]  $ (\fir|multiplied_data[4][11] )) ) + ( \fir|Add1~43  ) + ( \fir|Add1~42  ))
// \fir|Add1~46  = CARRY(( !\fir|multiplied_data[2][11]  $ (!\fir|multiplied_data[3][11]  $ (\fir|multiplied_data[4][11] )) ) + ( \fir|Add1~43  ) + ( \fir|Add1~42  ))
// \fir|Add1~47  = SHARE((!\fir|multiplied_data[2][11]  & (\fir|multiplied_data[3][11]  & \fir|multiplied_data[4][11] )) # (\fir|multiplied_data[2][11]  & ((\fir|multiplied_data[4][11] ) # (\fir|multiplied_data[3][11] ))))

	.dataa(!\fir|multiplied_data[2][11] ),
	.datab(gnd),
	.datac(!\fir|multiplied_data[3][11] ),
	.datad(!\fir|multiplied_data[4][11] ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir|Add1~42 ),
	.sharein(\fir|Add1~43 ),
	.combout(),
	.sumout(\fir|Add1~45_sumout ),
	.cout(\fir|Add1~46 ),
	.shareout(\fir|Add1~47 ));
// synopsys translate_off
defparam \fir|Add1~45 .extended_lut = "off";
defparam \fir|Add1~45 .lut_mask = 64'h0000055F00005AA5;
defparam \fir|Add1~45 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X22_Y11_N33
cyclonev_lcell_comb \fir|Add12~45 (
// Equation(s):
// \fir|Add12~45_sumout  = SUM(( !\fir|Add12~173_sumout  $ (!\fir|Add4~45_sumout  $ (\fir|Add1~45_sumout )) ) + ( \fir|Add12~43  ) + ( \fir|Add12~42  ))
// \fir|Add12~46  = CARRY(( !\fir|Add12~173_sumout  $ (!\fir|Add4~45_sumout  $ (\fir|Add1~45_sumout )) ) + ( \fir|Add12~43  ) + ( \fir|Add12~42  ))
// \fir|Add12~47  = SHARE((!\fir|Add12~173_sumout  & (\fir|Add4~45_sumout  & \fir|Add1~45_sumout )) # (\fir|Add12~173_sumout  & ((\fir|Add1~45_sumout ) # (\fir|Add4~45_sumout ))))

	.dataa(gnd),
	.datab(!\fir|Add12~173_sumout ),
	.datac(!\fir|Add4~45_sumout ),
	.datad(!\fir|Add1~45_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir|Add12~42 ),
	.sharein(\fir|Add12~43 ),
	.combout(),
	.sumout(\fir|Add12~45_sumout ),
	.cout(\fir|Add12~46 ),
	.shareout(\fir|Add12~47 ));
// synopsys translate_off
defparam \fir|Add12~45 .extended_lut = "off";
defparam \fir|Add12~45 .lut_mask = 64'h0000033F00003CC3;
defparam \fir|Add12~45 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X21_Y7_N3
cyclonev_lcell_comb \fir|Add10~45 (
// Equation(s):
// \fir|Add10~45_sumout  = SUM(( !\fir|multiplied_data[13][11]  $ (!\fir|multiplied_data[11][11]  $ (\fir|multiplied_data[12][11] )) ) + ( \fir|Add10~43  ) + ( \fir|Add10~42  ))
// \fir|Add10~46  = CARRY(( !\fir|multiplied_data[13][11]  $ (!\fir|multiplied_data[11][11]  $ (\fir|multiplied_data[12][11] )) ) + ( \fir|Add10~43  ) + ( \fir|Add10~42  ))
// \fir|Add10~47  = SHARE((!\fir|multiplied_data[13][11]  & (\fir|multiplied_data[11][11]  & \fir|multiplied_data[12][11] )) # (\fir|multiplied_data[13][11]  & ((\fir|multiplied_data[12][11] ) # (\fir|multiplied_data[11][11] ))))

	.dataa(!\fir|multiplied_data[13][11] ),
	.datab(gnd),
	.datac(!\fir|multiplied_data[11][11] ),
	.datad(!\fir|multiplied_data[12][11] ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir|Add10~42 ),
	.sharein(\fir|Add10~43 ),
	.combout(),
	.sumout(\fir|Add10~45_sumout ),
	.cout(\fir|Add10~46 ),
	.shareout(\fir|Add10~47 ));
// synopsys translate_off
defparam \fir|Add10~45 .extended_lut = "off";
defparam \fir|Add10~45 .lut_mask = 64'h0000055F00005AA5;
defparam \fir|Add10~45 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X19_Y9_N33
cyclonev_lcell_comb \fir|Add6~173 (
// Equation(s):
// \fir|Add6~173_sumout  = SUM(( !\fir|multiplied_data[8][11]  $ (!\fir|multiplied_data[10][11]  $ (\fir|multiplied_data[9][11] )) ) + ( \fir|Add6~171  ) + ( \fir|Add6~170  ))
// \fir|Add6~174  = CARRY(( !\fir|multiplied_data[8][11]  $ (!\fir|multiplied_data[10][11]  $ (\fir|multiplied_data[9][11] )) ) + ( \fir|Add6~171  ) + ( \fir|Add6~170  ))
// \fir|Add6~175  = SHARE((!\fir|multiplied_data[8][11]  & (\fir|multiplied_data[10][11]  & \fir|multiplied_data[9][11] )) # (\fir|multiplied_data[8][11]  & ((\fir|multiplied_data[9][11] ) # (\fir|multiplied_data[10][11] ))))

	.dataa(gnd),
	.datab(!\fir|multiplied_data[8][11] ),
	.datac(!\fir|multiplied_data[10][11] ),
	.datad(!\fir|multiplied_data[9][11] ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir|Add6~170 ),
	.sharein(\fir|Add6~171 ),
	.combout(),
	.sumout(\fir|Add6~173_sumout ),
	.cout(\fir|Add6~174 ),
	.shareout(\fir|Add6~175 ));
// synopsys translate_off
defparam \fir|Add6~173 .extended_lut = "off";
defparam \fir|Add6~173 .lut_mask = 64'h0000033F00003CC3;
defparam \fir|Add6~173 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X22_Y7_N33
cyclonev_lcell_comb \fir|Add6~45 (
// Equation(s):
// \fir|Add6~45_sumout  = SUM(( !\fir|Add12~45_sumout  $ (!\fir|Add10~45_sumout  $ (\fir|Add6~173_sumout )) ) + ( \fir|Add6~43  ) + ( \fir|Add6~42  ))
// \fir|Add6~46  = CARRY(( !\fir|Add12~45_sumout  $ (!\fir|Add10~45_sumout  $ (\fir|Add6~173_sumout )) ) + ( \fir|Add6~43  ) + ( \fir|Add6~42  ))
// \fir|Add6~47  = SHARE((!\fir|Add12~45_sumout  & (\fir|Add10~45_sumout  & \fir|Add6~173_sumout )) # (\fir|Add12~45_sumout  & ((\fir|Add6~173_sumout ) # (\fir|Add10~45_sumout ))))

	.dataa(!\fir|Add12~45_sumout ),
	.datab(gnd),
	.datac(!\fir|Add10~45_sumout ),
	.datad(!\fir|Add6~173_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir|Add6~42 ),
	.sharein(\fir|Add6~43 ),
	.combout(),
	.sumout(\fir|Add6~45_sumout ),
	.cout(\fir|Add6~46 ),
	.shareout(\fir|Add6~47 ));
// synopsys translate_off
defparam \fir|Add6~45 .extended_lut = "off";
defparam \fir|Add6~45 .lut_mask = 64'h0000055F00005AA5;
defparam \fir|Add6~45 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X22_Y7_N34
dffeas \fir|o_fir_data[11] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\fir|Add6~45_sumout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir|o_fir_data [11]),
	.prn(vcc));
// synopsys translate_off
defparam \fir|o_fir_data[11] .is_wysiwyg = "true";
defparam \fir|o_fir_data[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y13_N6
cyclonev_lcell_comb \fir|Add4~49 (
// Equation(s):
// \fir|Add4~49_sumout  = SUM(( !\fir|multiplied_data[7][12]  $ (!\fir|multiplied_data[5][12]  $ (\fir|multiplied_data[6][12] )) ) + ( \fir|Add4~47  ) + ( \fir|Add4~46  ))
// \fir|Add4~50  = CARRY(( !\fir|multiplied_data[7][12]  $ (!\fir|multiplied_data[5][12]  $ (\fir|multiplied_data[6][12] )) ) + ( \fir|Add4~47  ) + ( \fir|Add4~46  ))
// \fir|Add4~51  = SHARE((!\fir|multiplied_data[7][12]  & (\fir|multiplied_data[5][12]  & \fir|multiplied_data[6][12] )) # (\fir|multiplied_data[7][12]  & ((\fir|multiplied_data[6][12] ) # (\fir|multiplied_data[5][12] ))))

	.dataa(gnd),
	.datab(!\fir|multiplied_data[7][12] ),
	.datac(!\fir|multiplied_data[5][12] ),
	.datad(!\fir|multiplied_data[6][12] ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir|Add4~46 ),
	.sharein(\fir|Add4~47 ),
	.combout(),
	.sumout(\fir|Add4~49_sumout ),
	.cout(\fir|Add4~50 ),
	.shareout(\fir|Add4~51 ));
// synopsys translate_off
defparam \fir|Add4~49 .extended_lut = "off";
defparam \fir|Add4~49 .lut_mask = 64'h0000033F00003CC3;
defparam \fir|Add4~49 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X19_Y15_N36
cyclonev_lcell_comb \fir|Add1~49 (
// Equation(s):
// \fir|Add1~49_sumout  = SUM(( !\fir|multiplied_data[4][12]  $ (!\fir|multiplied_data[2][12]  $ (\fir|multiplied_data[3][12] )) ) + ( \fir|Add1~47  ) + ( \fir|Add1~46  ))
// \fir|Add1~50  = CARRY(( !\fir|multiplied_data[4][12]  $ (!\fir|multiplied_data[2][12]  $ (\fir|multiplied_data[3][12] )) ) + ( \fir|Add1~47  ) + ( \fir|Add1~46  ))
// \fir|Add1~51  = SHARE((!\fir|multiplied_data[4][12]  & (\fir|multiplied_data[2][12]  & \fir|multiplied_data[3][12] )) # (\fir|multiplied_data[4][12]  & ((\fir|multiplied_data[3][12] ) # (\fir|multiplied_data[2][12] ))))

	.dataa(!\fir|multiplied_data[4][12] ),
	.datab(gnd),
	.datac(!\fir|multiplied_data[2][12] ),
	.datad(!\fir|multiplied_data[3][12] ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir|Add1~46 ),
	.sharein(\fir|Add1~47 ),
	.combout(),
	.sumout(\fir|Add1~49_sumout ),
	.cout(\fir|Add1~50 ),
	.shareout(\fir|Add1~51 ));
// synopsys translate_off
defparam \fir|Add1~49 .extended_lut = "off";
defparam \fir|Add1~49 .lut_mask = 64'h0000055F00005AA5;
defparam \fir|Add1~49 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N36
cyclonev_lcell_comb \fir|Add12~177 (
// Equation(s):
// \fir|Add12~177_sumout  = SUM(( !\fir|multiplied_data[15][12]  $ (!\fir|multiplied_data[14][12]  $ (\fir|Add0~mac_pl[0][12] )) ) + ( \fir|Add12~175  ) + ( \fir|Add12~174  ))
// \fir|Add12~178  = CARRY(( !\fir|multiplied_data[15][12]  $ (!\fir|multiplied_data[14][12]  $ (\fir|Add0~mac_pl[0][12] )) ) + ( \fir|Add12~175  ) + ( \fir|Add12~174  ))
// \fir|Add12~179  = SHARE((!\fir|multiplied_data[15][12]  & (\fir|multiplied_data[14][12]  & \fir|Add0~mac_pl[0][12] )) # (\fir|multiplied_data[15][12]  & ((\fir|Add0~mac_pl[0][12] ) # (\fir|multiplied_data[14][12] ))))

	.dataa(gnd),
	.datab(!\fir|multiplied_data[15][12] ),
	.datac(!\fir|multiplied_data[14][12] ),
	.datad(!\fir|Add0~mac_pl[0][12] ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir|Add12~174 ),
	.sharein(\fir|Add12~175 ),
	.combout(),
	.sumout(\fir|Add12~177_sumout ),
	.cout(\fir|Add12~178 ),
	.shareout(\fir|Add12~179 ));
// synopsys translate_off
defparam \fir|Add12~177 .extended_lut = "off";
defparam \fir|Add12~177 .lut_mask = 64'h0000033F00003CC3;
defparam \fir|Add12~177 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X22_Y11_N36
cyclonev_lcell_comb \fir|Add12~49 (
// Equation(s):
// \fir|Add12~49_sumout  = SUM(( !\fir|Add4~49_sumout  $ (!\fir|Add1~49_sumout  $ (\fir|Add12~177_sumout )) ) + ( \fir|Add12~47  ) + ( \fir|Add12~46  ))
// \fir|Add12~50  = CARRY(( !\fir|Add4~49_sumout  $ (!\fir|Add1~49_sumout  $ (\fir|Add12~177_sumout )) ) + ( \fir|Add12~47  ) + ( \fir|Add12~46  ))
// \fir|Add12~51  = SHARE((!\fir|Add4~49_sumout  & (\fir|Add1~49_sumout  & \fir|Add12~177_sumout )) # (\fir|Add4~49_sumout  & ((\fir|Add12~177_sumout ) # (\fir|Add1~49_sumout ))))

	.dataa(gnd),
	.datab(!\fir|Add4~49_sumout ),
	.datac(!\fir|Add1~49_sumout ),
	.datad(!\fir|Add12~177_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir|Add12~46 ),
	.sharein(\fir|Add12~47 ),
	.combout(),
	.sumout(\fir|Add12~49_sumout ),
	.cout(\fir|Add12~50 ),
	.shareout(\fir|Add12~51 ));
// synopsys translate_off
defparam \fir|Add12~49 .extended_lut = "off";
defparam \fir|Add12~49 .lut_mask = 64'h0000033F00003CC3;
defparam \fir|Add12~49 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X19_Y9_N36
cyclonev_lcell_comb \fir|Add6~177 (
// Equation(s):
// \fir|Add6~177_sumout  = SUM(( !\fir|multiplied_data[10][12]  $ (!\fir|multiplied_data[8][12]  $ (\fir|multiplied_data[9][12] )) ) + ( \fir|Add6~175  ) + ( \fir|Add6~174  ))
// \fir|Add6~178  = CARRY(( !\fir|multiplied_data[10][12]  $ (!\fir|multiplied_data[8][12]  $ (\fir|multiplied_data[9][12] )) ) + ( \fir|Add6~175  ) + ( \fir|Add6~174  ))
// \fir|Add6~179  = SHARE((!\fir|multiplied_data[10][12]  & (\fir|multiplied_data[8][12]  & \fir|multiplied_data[9][12] )) # (\fir|multiplied_data[10][12]  & ((\fir|multiplied_data[9][12] ) # (\fir|multiplied_data[8][12] ))))

	.dataa(gnd),
	.datab(!\fir|multiplied_data[10][12] ),
	.datac(!\fir|multiplied_data[8][12] ),
	.datad(!\fir|multiplied_data[9][12] ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir|Add6~174 ),
	.sharein(\fir|Add6~175 ),
	.combout(),
	.sumout(\fir|Add6~177_sumout ),
	.cout(\fir|Add6~178 ),
	.shareout(\fir|Add6~179 ));
// synopsys translate_off
defparam \fir|Add6~177 .extended_lut = "off";
defparam \fir|Add6~177 .lut_mask = 64'h0000033F00003CC3;
defparam \fir|Add6~177 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X21_Y7_N6
cyclonev_lcell_comb \fir|Add10~49 (
// Equation(s):
// \fir|Add10~49_sumout  = SUM(( !\fir|multiplied_data[11][12]  $ (!\fir|multiplied_data[12][12]  $ (\fir|multiplied_data[13][12] )) ) + ( \fir|Add10~47  ) + ( \fir|Add10~46  ))
// \fir|Add10~50  = CARRY(( !\fir|multiplied_data[11][12]  $ (!\fir|multiplied_data[12][12]  $ (\fir|multiplied_data[13][12] )) ) + ( \fir|Add10~47  ) + ( \fir|Add10~46  ))
// \fir|Add10~51  = SHARE((!\fir|multiplied_data[11][12]  & (\fir|multiplied_data[12][12]  & \fir|multiplied_data[13][12] )) # (\fir|multiplied_data[11][12]  & ((\fir|multiplied_data[13][12] ) # (\fir|multiplied_data[12][12] ))))

	.dataa(gnd),
	.datab(!\fir|multiplied_data[11][12] ),
	.datac(!\fir|multiplied_data[12][12] ),
	.datad(!\fir|multiplied_data[13][12] ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir|Add10~46 ),
	.sharein(\fir|Add10~47 ),
	.combout(),
	.sumout(\fir|Add10~49_sumout ),
	.cout(\fir|Add10~50 ),
	.shareout(\fir|Add10~51 ));
// synopsys translate_off
defparam \fir|Add10~49 .extended_lut = "off";
defparam \fir|Add10~49 .lut_mask = 64'h0000033F00003CC3;
defparam \fir|Add10~49 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X22_Y7_N36
cyclonev_lcell_comb \fir|Add6~49 (
// Equation(s):
// \fir|Add6~49_sumout  = SUM(( !\fir|Add12~49_sumout  $ (!\fir|Add6~177_sumout  $ (\fir|Add10~49_sumout )) ) + ( \fir|Add6~47  ) + ( \fir|Add6~46  ))
// \fir|Add6~50  = CARRY(( !\fir|Add12~49_sumout  $ (!\fir|Add6~177_sumout  $ (\fir|Add10~49_sumout )) ) + ( \fir|Add6~47  ) + ( \fir|Add6~46  ))
// \fir|Add6~51  = SHARE((!\fir|Add12~49_sumout  & (\fir|Add6~177_sumout  & \fir|Add10~49_sumout )) # (\fir|Add12~49_sumout  & ((\fir|Add10~49_sumout ) # (\fir|Add6~177_sumout ))))

	.dataa(!\fir|Add12~49_sumout ),
	.datab(gnd),
	.datac(!\fir|Add6~177_sumout ),
	.datad(!\fir|Add10~49_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir|Add6~46 ),
	.sharein(\fir|Add6~47 ),
	.combout(),
	.sumout(\fir|Add6~49_sumout ),
	.cout(\fir|Add6~50 ),
	.shareout(\fir|Add6~51 ));
// synopsys translate_off
defparam \fir|Add6~49 .extended_lut = "off";
defparam \fir|Add6~49 .lut_mask = 64'h0000055F00005AA5;
defparam \fir|Add6~49 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X22_Y7_N37
dffeas \fir|o_fir_data[12] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\fir|Add6~49_sumout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir|o_fir_data [12]),
	.prn(vcc));
// synopsys translate_off
defparam \fir|o_fir_data[12] .is_wysiwyg = "true";
defparam \fir|o_fir_data[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N39
cyclonev_lcell_comb \fir|Add12~181 (
// Equation(s):
// \fir|Add12~181_sumout  = SUM(( !\fir|Add0~mac_pl[0][13]  $ (!\fir|multiplied_data[15][13]  $ (\fir|multiplied_data[14][13] )) ) + ( \fir|Add12~179  ) + ( \fir|Add12~178  ))
// \fir|Add12~182  = CARRY(( !\fir|Add0~mac_pl[0][13]  $ (!\fir|multiplied_data[15][13]  $ (\fir|multiplied_data[14][13] )) ) + ( \fir|Add12~179  ) + ( \fir|Add12~178  ))
// \fir|Add12~183  = SHARE((!\fir|Add0~mac_pl[0][13]  & (\fir|multiplied_data[15][13]  & \fir|multiplied_data[14][13] )) # (\fir|Add0~mac_pl[0][13]  & ((\fir|multiplied_data[14][13] ) # (\fir|multiplied_data[15][13] ))))

	.dataa(!\fir|Add0~mac_pl[0][13] ),
	.datab(gnd),
	.datac(!\fir|multiplied_data[15][13] ),
	.datad(!\fir|multiplied_data[14][13] ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir|Add12~178 ),
	.sharein(\fir|Add12~179 ),
	.combout(),
	.sumout(\fir|Add12~181_sumout ),
	.cout(\fir|Add12~182 ),
	.shareout(\fir|Add12~183 ));
// synopsys translate_off
defparam \fir|Add12~181 .extended_lut = "off";
defparam \fir|Add12~181 .lut_mask = 64'h0000055F00005AA5;
defparam \fir|Add12~181 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X19_Y15_N39
cyclonev_lcell_comb \fir|Add1~53 (
// Equation(s):
// \fir|Add1~53_sumout  = SUM(( !\fir|multiplied_data[2][13]  $ (!\fir|multiplied_data[3][13]  $ (\fir|multiplied_data[4][13] )) ) + ( \fir|Add1~51  ) + ( \fir|Add1~50  ))
// \fir|Add1~54  = CARRY(( !\fir|multiplied_data[2][13]  $ (!\fir|multiplied_data[3][13]  $ (\fir|multiplied_data[4][13] )) ) + ( \fir|Add1~51  ) + ( \fir|Add1~50  ))
// \fir|Add1~55  = SHARE((!\fir|multiplied_data[2][13]  & (\fir|multiplied_data[3][13]  & \fir|multiplied_data[4][13] )) # (\fir|multiplied_data[2][13]  & ((\fir|multiplied_data[4][13] ) # (\fir|multiplied_data[3][13] ))))

	.dataa(gnd),
	.datab(!\fir|multiplied_data[2][13] ),
	.datac(!\fir|multiplied_data[3][13] ),
	.datad(!\fir|multiplied_data[4][13] ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir|Add1~50 ),
	.sharein(\fir|Add1~51 ),
	.combout(),
	.sumout(\fir|Add1~53_sumout ),
	.cout(\fir|Add1~54 ),
	.shareout(\fir|Add1~55 ));
// synopsys translate_off
defparam \fir|Add1~53 .extended_lut = "off";
defparam \fir|Add1~53 .lut_mask = 64'h0000033F00003CC3;
defparam \fir|Add1~53 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X21_Y13_N9
cyclonev_lcell_comb \fir|Add4~53 (
// Equation(s):
// \fir|Add4~53_sumout  = SUM(( !\fir|multiplied_data[6][13]  $ (!\fir|multiplied_data[5][13]  $ (\fir|multiplied_data[7][13] )) ) + ( \fir|Add4~51  ) + ( \fir|Add4~50  ))
// \fir|Add4~54  = CARRY(( !\fir|multiplied_data[6][13]  $ (!\fir|multiplied_data[5][13]  $ (\fir|multiplied_data[7][13] )) ) + ( \fir|Add4~51  ) + ( \fir|Add4~50  ))
// \fir|Add4~55  = SHARE((!\fir|multiplied_data[6][13]  & (\fir|multiplied_data[5][13]  & \fir|multiplied_data[7][13] )) # (\fir|multiplied_data[6][13]  & ((\fir|multiplied_data[7][13] ) # (\fir|multiplied_data[5][13] ))))

	.dataa(!\fir|multiplied_data[6][13] ),
	.datab(gnd),
	.datac(!\fir|multiplied_data[5][13] ),
	.datad(!\fir|multiplied_data[7][13] ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir|Add4~50 ),
	.sharein(\fir|Add4~51 ),
	.combout(),
	.sumout(\fir|Add4~53_sumout ),
	.cout(\fir|Add4~54 ),
	.shareout(\fir|Add4~55 ));
// synopsys translate_off
defparam \fir|Add4~53 .extended_lut = "off";
defparam \fir|Add4~53 .lut_mask = 64'h0000055F00005AA5;
defparam \fir|Add4~53 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X22_Y11_N39
cyclonev_lcell_comb \fir|Add12~53 (
// Equation(s):
// \fir|Add12~53_sumout  = SUM(( !\fir|Add12~181_sumout  $ (!\fir|Add1~53_sumout  $ (\fir|Add4~53_sumout )) ) + ( \fir|Add12~51  ) + ( \fir|Add12~50  ))
// \fir|Add12~54  = CARRY(( !\fir|Add12~181_sumout  $ (!\fir|Add1~53_sumout  $ (\fir|Add4~53_sumout )) ) + ( \fir|Add12~51  ) + ( \fir|Add12~50  ))
// \fir|Add12~55  = SHARE((!\fir|Add12~181_sumout  & (\fir|Add1~53_sumout  & \fir|Add4~53_sumout )) # (\fir|Add12~181_sumout  & ((\fir|Add4~53_sumout ) # (\fir|Add1~53_sumout ))))

	.dataa(!\fir|Add12~181_sumout ),
	.datab(gnd),
	.datac(!\fir|Add1~53_sumout ),
	.datad(!\fir|Add4~53_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir|Add12~50 ),
	.sharein(\fir|Add12~51 ),
	.combout(),
	.sumout(\fir|Add12~53_sumout ),
	.cout(\fir|Add12~54 ),
	.shareout(\fir|Add12~55 ));
// synopsys translate_off
defparam \fir|Add12~53 .extended_lut = "off";
defparam \fir|Add12~53 .lut_mask = 64'h0000055F00005AA5;
defparam \fir|Add12~53 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X21_Y7_N9
cyclonev_lcell_comb \fir|Add10~53 (
// Equation(s):
// \fir|Add10~53_sumout  = SUM(( !\fir|multiplied_data[12][13]  $ (!\fir|multiplied_data[11][13]  $ (\fir|multiplied_data[13][13] )) ) + ( \fir|Add10~51  ) + ( \fir|Add10~50  ))
// \fir|Add10~54  = CARRY(( !\fir|multiplied_data[12][13]  $ (!\fir|multiplied_data[11][13]  $ (\fir|multiplied_data[13][13] )) ) + ( \fir|Add10~51  ) + ( \fir|Add10~50  ))
// \fir|Add10~55  = SHARE((!\fir|multiplied_data[12][13]  & (\fir|multiplied_data[11][13]  & \fir|multiplied_data[13][13] )) # (\fir|multiplied_data[12][13]  & ((\fir|multiplied_data[13][13] ) # (\fir|multiplied_data[11][13] ))))

	.dataa(!\fir|multiplied_data[12][13] ),
	.datab(gnd),
	.datac(!\fir|multiplied_data[11][13] ),
	.datad(!\fir|multiplied_data[13][13] ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir|Add10~50 ),
	.sharein(\fir|Add10~51 ),
	.combout(),
	.sumout(\fir|Add10~53_sumout ),
	.cout(\fir|Add10~54 ),
	.shareout(\fir|Add10~55 ));
// synopsys translate_off
defparam \fir|Add10~53 .extended_lut = "off";
defparam \fir|Add10~53 .lut_mask = 64'h0000055F00005AA5;
defparam \fir|Add10~53 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X19_Y9_N39
cyclonev_lcell_comb \fir|Add6~181 (
// Equation(s):
// \fir|Add6~181_sumout  = SUM(( !\fir|multiplied_data[8][13]  $ (!\fir|multiplied_data[9][13]  $ (\fir|multiplied_data[10][13] )) ) + ( \fir|Add6~179  ) + ( \fir|Add6~178  ))
// \fir|Add6~182  = CARRY(( !\fir|multiplied_data[8][13]  $ (!\fir|multiplied_data[9][13]  $ (\fir|multiplied_data[10][13] )) ) + ( \fir|Add6~179  ) + ( \fir|Add6~178  ))
// \fir|Add6~183  = SHARE((!\fir|multiplied_data[8][13]  & (\fir|multiplied_data[9][13]  & \fir|multiplied_data[10][13] )) # (\fir|multiplied_data[8][13]  & ((\fir|multiplied_data[10][13] ) # (\fir|multiplied_data[9][13] ))))

	.dataa(!\fir|multiplied_data[8][13] ),
	.datab(gnd),
	.datac(!\fir|multiplied_data[9][13] ),
	.datad(!\fir|multiplied_data[10][13] ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir|Add6~178 ),
	.sharein(\fir|Add6~179 ),
	.combout(),
	.sumout(\fir|Add6~181_sumout ),
	.cout(\fir|Add6~182 ),
	.shareout(\fir|Add6~183 ));
// synopsys translate_off
defparam \fir|Add6~181 .extended_lut = "off";
defparam \fir|Add6~181 .lut_mask = 64'h0000055F00005AA5;
defparam \fir|Add6~181 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X22_Y7_N39
cyclonev_lcell_comb \fir|Add6~53 (
// Equation(s):
// \fir|Add6~53_sumout  = SUM(( !\fir|Add12~53_sumout  $ (!\fir|Add10~53_sumout  $ (\fir|Add6~181_sumout )) ) + ( \fir|Add6~51  ) + ( \fir|Add6~50  ))
// \fir|Add6~54  = CARRY(( !\fir|Add12~53_sumout  $ (!\fir|Add10~53_sumout  $ (\fir|Add6~181_sumout )) ) + ( \fir|Add6~51  ) + ( \fir|Add6~50  ))
// \fir|Add6~55  = SHARE((!\fir|Add12~53_sumout  & (\fir|Add10~53_sumout  & \fir|Add6~181_sumout )) # (\fir|Add12~53_sumout  & ((\fir|Add6~181_sumout ) # (\fir|Add10~53_sumout ))))

	.dataa(gnd),
	.datab(!\fir|Add12~53_sumout ),
	.datac(!\fir|Add10~53_sumout ),
	.datad(!\fir|Add6~181_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir|Add6~50 ),
	.sharein(\fir|Add6~51 ),
	.combout(),
	.sumout(\fir|Add6~53_sumout ),
	.cout(\fir|Add6~54 ),
	.shareout(\fir|Add6~55 ));
// synopsys translate_off
defparam \fir|Add6~53 .extended_lut = "off";
defparam \fir|Add6~53 .lut_mask = 64'h0000033F00003CC3;
defparam \fir|Add6~53 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X22_Y7_N40
dffeas \fir|o_fir_data[13] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\fir|Add6~53_sumout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir|o_fir_data [13]),
	.prn(vcc));
// synopsys translate_off
defparam \fir|o_fir_data[13] .is_wysiwyg = "true";
defparam \fir|o_fir_data[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y9_N42
cyclonev_lcell_comb \fir|Add6~185 (
// Equation(s):
// \fir|Add6~185_sumout  = SUM(( !\fir|multiplied_data[8][14]  $ (!\fir|multiplied_data[10][14]  $ (\fir|multiplied_data[9][14] )) ) + ( \fir|Add6~183  ) + ( \fir|Add6~182  ))
// \fir|Add6~186  = CARRY(( !\fir|multiplied_data[8][14]  $ (!\fir|multiplied_data[10][14]  $ (\fir|multiplied_data[9][14] )) ) + ( \fir|Add6~183  ) + ( \fir|Add6~182  ))
// \fir|Add6~187  = SHARE((!\fir|multiplied_data[8][14]  & (\fir|multiplied_data[10][14]  & \fir|multiplied_data[9][14] )) # (\fir|multiplied_data[8][14]  & ((\fir|multiplied_data[9][14] ) # (\fir|multiplied_data[10][14] ))))

	.dataa(!\fir|multiplied_data[8][14] ),
	.datab(gnd),
	.datac(!\fir|multiplied_data[10][14] ),
	.datad(!\fir|multiplied_data[9][14] ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir|Add6~182 ),
	.sharein(\fir|Add6~183 ),
	.combout(),
	.sumout(\fir|Add6~185_sumout ),
	.cout(\fir|Add6~186 ),
	.shareout(\fir|Add6~187 ));
// synopsys translate_off
defparam \fir|Add6~185 .extended_lut = "off";
defparam \fir|Add6~185 .lut_mask = 64'h0000055F00005AA5;
defparam \fir|Add6~185 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N42
cyclonev_lcell_comb \fir|Add12~185 (
// Equation(s):
// \fir|Add12~185_sumout  = SUM(( !\fir|multiplied_data[14][14]  $ (!\fir|multiplied_data[15][14]  $ (\fir|Add0~mac_pl[0][14] )) ) + ( \fir|Add12~183  ) + ( \fir|Add12~182  ))
// \fir|Add12~186  = CARRY(( !\fir|multiplied_data[14][14]  $ (!\fir|multiplied_data[15][14]  $ (\fir|Add0~mac_pl[0][14] )) ) + ( \fir|Add12~183  ) + ( \fir|Add12~182  ))
// \fir|Add12~187  = SHARE((!\fir|multiplied_data[14][14]  & (\fir|multiplied_data[15][14]  & \fir|Add0~mac_pl[0][14] )) # (\fir|multiplied_data[14][14]  & ((\fir|Add0~mac_pl[0][14] ) # (\fir|multiplied_data[15][14] ))))

	.dataa(!\fir|multiplied_data[14][14] ),
	.datab(gnd),
	.datac(!\fir|multiplied_data[15][14] ),
	.datad(!\fir|Add0~mac_pl[0][14] ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir|Add12~182 ),
	.sharein(\fir|Add12~183 ),
	.combout(),
	.sumout(\fir|Add12~185_sumout ),
	.cout(\fir|Add12~186 ),
	.shareout(\fir|Add12~187 ));
// synopsys translate_off
defparam \fir|Add12~185 .extended_lut = "off";
defparam \fir|Add12~185 .lut_mask = 64'h0000055F00005AA5;
defparam \fir|Add12~185 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X21_Y13_N12
cyclonev_lcell_comb \fir|Add4~57 (
// Equation(s):
// \fir|Add4~57_sumout  = SUM(( !\fir|multiplied_data[7][14]  $ (!\fir|multiplied_data[6][14]  $ (\fir|multiplied_data[5][14] )) ) + ( \fir|Add4~55  ) + ( \fir|Add4~54  ))
// \fir|Add4~58  = CARRY(( !\fir|multiplied_data[7][14]  $ (!\fir|multiplied_data[6][14]  $ (\fir|multiplied_data[5][14] )) ) + ( \fir|Add4~55  ) + ( \fir|Add4~54  ))
// \fir|Add4~59  = SHARE((!\fir|multiplied_data[7][14]  & (\fir|multiplied_data[6][14]  & \fir|multiplied_data[5][14] )) # (\fir|multiplied_data[7][14]  & ((\fir|multiplied_data[5][14] ) # (\fir|multiplied_data[6][14] ))))

	.dataa(gnd),
	.datab(!\fir|multiplied_data[7][14] ),
	.datac(!\fir|multiplied_data[6][14] ),
	.datad(!\fir|multiplied_data[5][14] ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir|Add4~54 ),
	.sharein(\fir|Add4~55 ),
	.combout(),
	.sumout(\fir|Add4~57_sumout ),
	.cout(\fir|Add4~58 ),
	.shareout(\fir|Add4~59 ));
// synopsys translate_off
defparam \fir|Add4~57 .extended_lut = "off";
defparam \fir|Add4~57 .lut_mask = 64'h0000033F00003CC3;
defparam \fir|Add4~57 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X19_Y15_N42
cyclonev_lcell_comb \fir|Add1~57 (
// Equation(s):
// \fir|Add1~57_sumout  = SUM(( !\fir|multiplied_data[4][14]  $ (!\fir|multiplied_data[2][14]  $ (\fir|multiplied_data[3][14] )) ) + ( \fir|Add1~55  ) + ( \fir|Add1~54  ))
// \fir|Add1~58  = CARRY(( !\fir|multiplied_data[4][14]  $ (!\fir|multiplied_data[2][14]  $ (\fir|multiplied_data[3][14] )) ) + ( \fir|Add1~55  ) + ( \fir|Add1~54  ))
// \fir|Add1~59  = SHARE((!\fir|multiplied_data[4][14]  & (\fir|multiplied_data[2][14]  & \fir|multiplied_data[3][14] )) # (\fir|multiplied_data[4][14]  & ((\fir|multiplied_data[3][14] ) # (\fir|multiplied_data[2][14] ))))

	.dataa(!\fir|multiplied_data[4][14] ),
	.datab(gnd),
	.datac(!\fir|multiplied_data[2][14] ),
	.datad(!\fir|multiplied_data[3][14] ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir|Add1~54 ),
	.sharein(\fir|Add1~55 ),
	.combout(),
	.sumout(\fir|Add1~57_sumout ),
	.cout(\fir|Add1~58 ),
	.shareout(\fir|Add1~59 ));
// synopsys translate_off
defparam \fir|Add1~57 .extended_lut = "off";
defparam \fir|Add1~57 .lut_mask = 64'h0000055F00005AA5;
defparam \fir|Add1~57 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X22_Y11_N42
cyclonev_lcell_comb \fir|Add12~57 (
// Equation(s):
// \fir|Add12~57_sumout  = SUM(( !\fir|Add12~185_sumout  $ (!\fir|Add4~57_sumout  $ (\fir|Add1~57_sumout )) ) + ( \fir|Add12~55  ) + ( \fir|Add12~54  ))
// \fir|Add12~58  = CARRY(( !\fir|Add12~185_sumout  $ (!\fir|Add4~57_sumout  $ (\fir|Add1~57_sumout )) ) + ( \fir|Add12~55  ) + ( \fir|Add12~54  ))
// \fir|Add12~59  = SHARE((!\fir|Add12~185_sumout  & (\fir|Add4~57_sumout  & \fir|Add1~57_sumout )) # (\fir|Add12~185_sumout  & ((\fir|Add1~57_sumout ) # (\fir|Add4~57_sumout ))))

	.dataa(gnd),
	.datab(!\fir|Add12~185_sumout ),
	.datac(!\fir|Add4~57_sumout ),
	.datad(!\fir|Add1~57_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir|Add12~54 ),
	.sharein(\fir|Add12~55 ),
	.combout(),
	.sumout(\fir|Add12~57_sumout ),
	.cout(\fir|Add12~58 ),
	.shareout(\fir|Add12~59 ));
// synopsys translate_off
defparam \fir|Add12~57 .extended_lut = "off";
defparam \fir|Add12~57 .lut_mask = 64'h0000033F00003CC3;
defparam \fir|Add12~57 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X21_Y7_N12
cyclonev_lcell_comb \fir|Add10~57 (
// Equation(s):
// \fir|Add10~57_sumout  = SUM(( !\fir|multiplied_data[13][14]  $ (!\fir|multiplied_data[11][14]  $ (\fir|multiplied_data[12][14] )) ) + ( \fir|Add10~55  ) + ( \fir|Add10~54  ))
// \fir|Add10~58  = CARRY(( !\fir|multiplied_data[13][14]  $ (!\fir|multiplied_data[11][14]  $ (\fir|multiplied_data[12][14] )) ) + ( \fir|Add10~55  ) + ( \fir|Add10~54  ))
// \fir|Add10~59  = SHARE((!\fir|multiplied_data[13][14]  & (\fir|multiplied_data[11][14]  & \fir|multiplied_data[12][14] )) # (\fir|multiplied_data[13][14]  & ((\fir|multiplied_data[12][14] ) # (\fir|multiplied_data[11][14] ))))

	.dataa(!\fir|multiplied_data[13][14] ),
	.datab(gnd),
	.datac(!\fir|multiplied_data[11][14] ),
	.datad(!\fir|multiplied_data[12][14] ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir|Add10~54 ),
	.sharein(\fir|Add10~55 ),
	.combout(),
	.sumout(\fir|Add10~57_sumout ),
	.cout(\fir|Add10~58 ),
	.shareout(\fir|Add10~59 ));
// synopsys translate_off
defparam \fir|Add10~57 .extended_lut = "off";
defparam \fir|Add10~57 .lut_mask = 64'h0000055F00005AA5;
defparam \fir|Add10~57 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X22_Y7_N42
cyclonev_lcell_comb \fir|Add6~57 (
// Equation(s):
// \fir|Add6~57_sumout  = SUM(( !\fir|Add6~185_sumout  $ (!\fir|Add12~57_sumout  $ (\fir|Add10~57_sumout )) ) + ( \fir|Add6~55  ) + ( \fir|Add6~54  ))
// \fir|Add6~58  = CARRY(( !\fir|Add6~185_sumout  $ (!\fir|Add12~57_sumout  $ (\fir|Add10~57_sumout )) ) + ( \fir|Add6~55  ) + ( \fir|Add6~54  ))
// \fir|Add6~59  = SHARE((!\fir|Add6~185_sumout  & (\fir|Add12~57_sumout  & \fir|Add10~57_sumout )) # (\fir|Add6~185_sumout  & ((\fir|Add10~57_sumout ) # (\fir|Add12~57_sumout ))))

	.dataa(!\fir|Add6~185_sumout ),
	.datab(gnd),
	.datac(!\fir|Add12~57_sumout ),
	.datad(!\fir|Add10~57_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir|Add6~54 ),
	.sharein(\fir|Add6~55 ),
	.combout(),
	.sumout(\fir|Add6~57_sumout ),
	.cout(\fir|Add6~58 ),
	.shareout(\fir|Add6~59 ));
// synopsys translate_off
defparam \fir|Add6~57 .extended_lut = "off";
defparam \fir|Add6~57 .lut_mask = 64'h0000055F00005AA5;
defparam \fir|Add6~57 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X22_Y7_N43
dffeas \fir|o_fir_data[14] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\fir|Add6~57_sumout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir|o_fir_data [14]),
	.prn(vcc));
// synopsys translate_off
defparam \fir|o_fir_data[14] .is_wysiwyg = "true";
defparam \fir|o_fir_data[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y7_N15
cyclonev_lcell_comb \fir|Add10~61 (
// Equation(s):
// \fir|Add10~61_sumout  = SUM(( !\fir|multiplied_data[12][15]  $ (!\fir|multiplied_data[11][15]  $ (\fir|multiplied_data[13][15] )) ) + ( \fir|Add10~59  ) + ( \fir|Add10~58  ))
// \fir|Add10~62  = CARRY(( !\fir|multiplied_data[12][15]  $ (!\fir|multiplied_data[11][15]  $ (\fir|multiplied_data[13][15] )) ) + ( \fir|Add10~59  ) + ( \fir|Add10~58  ))
// \fir|Add10~63  = SHARE((!\fir|multiplied_data[12][15]  & (\fir|multiplied_data[11][15]  & \fir|multiplied_data[13][15] )) # (\fir|multiplied_data[12][15]  & ((\fir|multiplied_data[13][15] ) # (\fir|multiplied_data[11][15] ))))

	.dataa(gnd),
	.datab(!\fir|multiplied_data[12][15] ),
	.datac(!\fir|multiplied_data[11][15] ),
	.datad(!\fir|multiplied_data[13][15] ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir|Add10~58 ),
	.sharein(\fir|Add10~59 ),
	.combout(),
	.sumout(\fir|Add10~61_sumout ),
	.cout(\fir|Add10~62 ),
	.shareout(\fir|Add10~63 ));
// synopsys translate_off
defparam \fir|Add10~61 .extended_lut = "off";
defparam \fir|Add10~61 .lut_mask = 64'h0000033F00003CC3;
defparam \fir|Add10~61 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X21_Y13_N15
cyclonev_lcell_comb \fir|Add4~61 (
// Equation(s):
// \fir|Add4~61_sumout  = SUM(( !\fir|multiplied_data[6][15]  $ (!\fir|multiplied_data[5][15]  $ (\fir|multiplied_data[7][15] )) ) + ( \fir|Add4~59  ) + ( \fir|Add4~58  ))
// \fir|Add4~62  = CARRY(( !\fir|multiplied_data[6][15]  $ (!\fir|multiplied_data[5][15]  $ (\fir|multiplied_data[7][15] )) ) + ( \fir|Add4~59  ) + ( \fir|Add4~58  ))
// \fir|Add4~63  = SHARE((!\fir|multiplied_data[6][15]  & (\fir|multiplied_data[5][15]  & \fir|multiplied_data[7][15] )) # (\fir|multiplied_data[6][15]  & ((\fir|multiplied_data[7][15] ) # (\fir|multiplied_data[5][15] ))))

	.dataa(!\fir|multiplied_data[6][15] ),
	.datab(gnd),
	.datac(!\fir|multiplied_data[5][15] ),
	.datad(!\fir|multiplied_data[7][15] ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir|Add4~58 ),
	.sharein(\fir|Add4~59 ),
	.combout(),
	.sumout(\fir|Add4~61_sumout ),
	.cout(\fir|Add4~62 ),
	.shareout(\fir|Add4~63 ));
// synopsys translate_off
defparam \fir|Add4~61 .extended_lut = "off";
defparam \fir|Add4~61 .lut_mask = 64'h0000055F00005AA5;
defparam \fir|Add4~61 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X19_Y15_N45
cyclonev_lcell_comb \fir|Add1~61 (
// Equation(s):
// \fir|Add1~61_sumout  = SUM(( !\fir|multiplied_data[3][15]  $ (!\fir|multiplied_data[4][15]  $ (\fir|multiplied_data[2][15] )) ) + ( \fir|Add1~59  ) + ( \fir|Add1~58  ))
// \fir|Add1~62  = CARRY(( !\fir|multiplied_data[3][15]  $ (!\fir|multiplied_data[4][15]  $ (\fir|multiplied_data[2][15] )) ) + ( \fir|Add1~59  ) + ( \fir|Add1~58  ))
// \fir|Add1~63  = SHARE((!\fir|multiplied_data[3][15]  & (\fir|multiplied_data[4][15]  & \fir|multiplied_data[2][15] )) # (\fir|multiplied_data[3][15]  & ((\fir|multiplied_data[2][15] ) # (\fir|multiplied_data[4][15] ))))

	.dataa(gnd),
	.datab(!\fir|multiplied_data[3][15] ),
	.datac(!\fir|multiplied_data[4][15] ),
	.datad(!\fir|multiplied_data[2][15] ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir|Add1~58 ),
	.sharein(\fir|Add1~59 ),
	.combout(),
	.sumout(\fir|Add1~61_sumout ),
	.cout(\fir|Add1~62 ),
	.shareout(\fir|Add1~63 ));
// synopsys translate_off
defparam \fir|Add1~61 .extended_lut = "off";
defparam \fir|Add1~61 .lut_mask = 64'h0000033F00003CC3;
defparam \fir|Add1~61 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N45
cyclonev_lcell_comb \fir|Add12~189 (
// Equation(s):
// \fir|Add12~189_sumout  = SUM(( !\fir|multiplied_data[14][15]  $ (!\fir|multiplied_data[15][15]  $ (\fir|Add0~mac_pl[0][15] )) ) + ( \fir|Add12~187  ) + ( \fir|Add12~186  ))
// \fir|Add12~190  = CARRY(( !\fir|multiplied_data[14][15]  $ (!\fir|multiplied_data[15][15]  $ (\fir|Add0~mac_pl[0][15] )) ) + ( \fir|Add12~187  ) + ( \fir|Add12~186  ))
// \fir|Add12~191  = SHARE((!\fir|multiplied_data[14][15]  & (\fir|multiplied_data[15][15]  & \fir|Add0~mac_pl[0][15] )) # (\fir|multiplied_data[14][15]  & ((\fir|Add0~mac_pl[0][15] ) # (\fir|multiplied_data[15][15] ))))

	.dataa(gnd),
	.datab(!\fir|multiplied_data[14][15] ),
	.datac(!\fir|multiplied_data[15][15] ),
	.datad(!\fir|Add0~mac_pl[0][15] ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir|Add12~186 ),
	.sharein(\fir|Add12~187 ),
	.combout(),
	.sumout(\fir|Add12~189_sumout ),
	.cout(\fir|Add12~190 ),
	.shareout(\fir|Add12~191 ));
// synopsys translate_off
defparam \fir|Add12~189 .extended_lut = "off";
defparam \fir|Add12~189 .lut_mask = 64'h0000033F00003CC3;
defparam \fir|Add12~189 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X22_Y11_N45
cyclonev_lcell_comb \fir|Add12~61 (
// Equation(s):
// \fir|Add12~61_sumout  = SUM(( !\fir|Add4~61_sumout  $ (!\fir|Add1~61_sumout  $ (\fir|Add12~189_sumout )) ) + ( \fir|Add12~59  ) + ( \fir|Add12~58  ))
// \fir|Add12~62  = CARRY(( !\fir|Add4~61_sumout  $ (!\fir|Add1~61_sumout  $ (\fir|Add12~189_sumout )) ) + ( \fir|Add12~59  ) + ( \fir|Add12~58  ))
// \fir|Add12~63  = SHARE((!\fir|Add4~61_sumout  & (\fir|Add1~61_sumout  & \fir|Add12~189_sumout )) # (\fir|Add4~61_sumout  & ((\fir|Add12~189_sumout ) # (\fir|Add1~61_sumout ))))

	.dataa(!\fir|Add4~61_sumout ),
	.datab(gnd),
	.datac(!\fir|Add1~61_sumout ),
	.datad(!\fir|Add12~189_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir|Add12~58 ),
	.sharein(\fir|Add12~59 ),
	.combout(),
	.sumout(\fir|Add12~61_sumout ),
	.cout(\fir|Add12~62 ),
	.shareout(\fir|Add12~63 ));
// synopsys translate_off
defparam \fir|Add12~61 .extended_lut = "off";
defparam \fir|Add12~61 .lut_mask = 64'h0000055F00005AA5;
defparam \fir|Add12~61 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X19_Y9_N45
cyclonev_lcell_comb \fir|Add6~189 (
// Equation(s):
// \fir|Add6~189_sumout  = SUM(( !\fir|multiplied_data[9][15]  $ (!\fir|multiplied_data[10][15]  $ (\fir|multiplied_data[8][15] )) ) + ( \fir|Add6~187  ) + ( \fir|Add6~186  ))
// \fir|Add6~190  = CARRY(( !\fir|multiplied_data[9][15]  $ (!\fir|multiplied_data[10][15]  $ (\fir|multiplied_data[8][15] )) ) + ( \fir|Add6~187  ) + ( \fir|Add6~186  ))
// \fir|Add6~191  = SHARE((!\fir|multiplied_data[9][15]  & (\fir|multiplied_data[10][15]  & \fir|multiplied_data[8][15] )) # (\fir|multiplied_data[9][15]  & ((\fir|multiplied_data[8][15] ) # (\fir|multiplied_data[10][15] ))))

	.dataa(gnd),
	.datab(!\fir|multiplied_data[9][15] ),
	.datac(!\fir|multiplied_data[10][15] ),
	.datad(!\fir|multiplied_data[8][15] ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir|Add6~186 ),
	.sharein(\fir|Add6~187 ),
	.combout(),
	.sumout(\fir|Add6~189_sumout ),
	.cout(\fir|Add6~190 ),
	.shareout(\fir|Add6~191 ));
// synopsys translate_off
defparam \fir|Add6~189 .extended_lut = "off";
defparam \fir|Add6~189 .lut_mask = 64'h0000033F00003CC3;
defparam \fir|Add6~189 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X22_Y7_N45
cyclonev_lcell_comb \fir|Add6~61 (
// Equation(s):
// \fir|Add6~61_sumout  = SUM(( !\fir|Add10~61_sumout  $ (!\fir|Add12~61_sumout  $ (\fir|Add6~189_sumout )) ) + ( \fir|Add6~59  ) + ( \fir|Add6~58  ))
// \fir|Add6~62  = CARRY(( !\fir|Add10~61_sumout  $ (!\fir|Add12~61_sumout  $ (\fir|Add6~189_sumout )) ) + ( \fir|Add6~59  ) + ( \fir|Add6~58  ))
// \fir|Add6~63  = SHARE((!\fir|Add10~61_sumout  & (\fir|Add12~61_sumout  & \fir|Add6~189_sumout )) # (\fir|Add10~61_sumout  & ((\fir|Add6~189_sumout ) # (\fir|Add12~61_sumout ))))

	.dataa(gnd),
	.datab(!\fir|Add10~61_sumout ),
	.datac(!\fir|Add12~61_sumout ),
	.datad(!\fir|Add6~189_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir|Add6~58 ),
	.sharein(\fir|Add6~59 ),
	.combout(),
	.sumout(\fir|Add6~61_sumout ),
	.cout(\fir|Add6~62 ),
	.shareout(\fir|Add6~63 ));
// synopsys translate_off
defparam \fir|Add6~61 .extended_lut = "off";
defparam \fir|Add6~61 .lut_mask = 64'h0000033F00003CC3;
defparam \fir|Add6~61 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X22_Y7_N46
dffeas \fir|o_fir_data[15] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\fir|Add6~61_sumout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir|o_fir_data [15]),
	.prn(vcc));
// synopsys translate_off
defparam \fir|o_fir_data[15] .is_wysiwyg = "true";
defparam \fir|o_fir_data[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y7_N18
cyclonev_lcell_comb \fir|Add10~65 (
// Equation(s):
// \fir|Add10~65_sumout  = SUM(( !\fir|multiplied_data[12][16]  $ (!\fir|multiplied_data[13][16]  $ (\fir|multiplied_data[11][16] )) ) + ( \fir|Add10~63  ) + ( \fir|Add10~62  ))
// \fir|Add10~66  = CARRY(( !\fir|multiplied_data[12][16]  $ (!\fir|multiplied_data[13][16]  $ (\fir|multiplied_data[11][16] )) ) + ( \fir|Add10~63  ) + ( \fir|Add10~62  ))
// \fir|Add10~67  = SHARE((!\fir|multiplied_data[12][16]  & (\fir|multiplied_data[13][16]  & \fir|multiplied_data[11][16] )) # (\fir|multiplied_data[12][16]  & ((\fir|multiplied_data[11][16] ) # (\fir|multiplied_data[13][16] ))))

	.dataa(!\fir|multiplied_data[12][16] ),
	.datab(gnd),
	.datac(!\fir|multiplied_data[13][16] ),
	.datad(!\fir|multiplied_data[11][16] ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir|Add10~62 ),
	.sharein(\fir|Add10~63 ),
	.combout(),
	.sumout(\fir|Add10~65_sumout ),
	.cout(\fir|Add10~66 ),
	.shareout(\fir|Add10~67 ));
// synopsys translate_off
defparam \fir|Add10~65 .extended_lut = "off";
defparam \fir|Add10~65 .lut_mask = 64'h0000055F00005AA5;
defparam \fir|Add10~65 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N48
cyclonev_lcell_comb \fir|Add12~193 (
// Equation(s):
// \fir|Add12~193_sumout  = SUM(( !\fir|multiplied_data[15][16]  $ (!\fir|multiplied_data[14][16]  $ (\fir|Add0~mac_pl[0][16] )) ) + ( \fir|Add12~191  ) + ( \fir|Add12~190  ))
// \fir|Add12~194  = CARRY(( !\fir|multiplied_data[15][16]  $ (!\fir|multiplied_data[14][16]  $ (\fir|Add0~mac_pl[0][16] )) ) + ( \fir|Add12~191  ) + ( \fir|Add12~190  ))
// \fir|Add12~195  = SHARE((!\fir|multiplied_data[15][16]  & (\fir|multiplied_data[14][16]  & \fir|Add0~mac_pl[0][16] )) # (\fir|multiplied_data[15][16]  & ((\fir|Add0~mac_pl[0][16] ) # (\fir|multiplied_data[14][16] ))))

	.dataa(gnd),
	.datab(!\fir|multiplied_data[15][16] ),
	.datac(!\fir|multiplied_data[14][16] ),
	.datad(!\fir|Add0~mac_pl[0][16] ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir|Add12~190 ),
	.sharein(\fir|Add12~191 ),
	.combout(),
	.sumout(\fir|Add12~193_sumout ),
	.cout(\fir|Add12~194 ),
	.shareout(\fir|Add12~195 ));
// synopsys translate_off
defparam \fir|Add12~193 .extended_lut = "off";
defparam \fir|Add12~193 .lut_mask = 64'h0000033F00003CC3;
defparam \fir|Add12~193 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X19_Y15_N48
cyclonev_lcell_comb \fir|Add1~65 (
// Equation(s):
// \fir|Add1~65_sumout  = SUM(( !\fir|multiplied_data[2][16]  $ (!\fir|multiplied_data[4][16]  $ (\fir|multiplied_data[3][16] )) ) + ( \fir|Add1~63  ) + ( \fir|Add1~62  ))
// \fir|Add1~66  = CARRY(( !\fir|multiplied_data[2][16]  $ (!\fir|multiplied_data[4][16]  $ (\fir|multiplied_data[3][16] )) ) + ( \fir|Add1~63  ) + ( \fir|Add1~62  ))
// \fir|Add1~67  = SHARE((!\fir|multiplied_data[2][16]  & (\fir|multiplied_data[4][16]  & \fir|multiplied_data[3][16] )) # (\fir|multiplied_data[2][16]  & ((\fir|multiplied_data[3][16] ) # (\fir|multiplied_data[4][16] ))))

	.dataa(gnd),
	.datab(!\fir|multiplied_data[2][16] ),
	.datac(!\fir|multiplied_data[4][16] ),
	.datad(!\fir|multiplied_data[3][16] ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir|Add1~62 ),
	.sharein(\fir|Add1~63 ),
	.combout(),
	.sumout(\fir|Add1~65_sumout ),
	.cout(\fir|Add1~66 ),
	.shareout(\fir|Add1~67 ));
// synopsys translate_off
defparam \fir|Add1~65 .extended_lut = "off";
defparam \fir|Add1~65 .lut_mask = 64'h0000033F00003CC3;
defparam \fir|Add1~65 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X21_Y13_N18
cyclonev_lcell_comb \fir|Add4~65 (
// Equation(s):
// \fir|Add4~65_sumout  = SUM(( !\fir|multiplied_data[6][16]  $ (!\fir|multiplied_data[5][16]  $ (\fir|multiplied_data[7][16] )) ) + ( \fir|Add4~63  ) + ( \fir|Add4~62  ))
// \fir|Add4~66  = CARRY(( !\fir|multiplied_data[6][16]  $ (!\fir|multiplied_data[5][16]  $ (\fir|multiplied_data[7][16] )) ) + ( \fir|Add4~63  ) + ( \fir|Add4~62  ))
// \fir|Add4~67  = SHARE((!\fir|multiplied_data[6][16]  & (\fir|multiplied_data[5][16]  & \fir|multiplied_data[7][16] )) # (\fir|multiplied_data[6][16]  & ((\fir|multiplied_data[7][16] ) # (\fir|multiplied_data[5][16] ))))

	.dataa(gnd),
	.datab(!\fir|multiplied_data[6][16] ),
	.datac(!\fir|multiplied_data[5][16] ),
	.datad(!\fir|multiplied_data[7][16] ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir|Add4~62 ),
	.sharein(\fir|Add4~63 ),
	.combout(),
	.sumout(\fir|Add4~65_sumout ),
	.cout(\fir|Add4~66 ),
	.shareout(\fir|Add4~67 ));
// synopsys translate_off
defparam \fir|Add4~65 .extended_lut = "off";
defparam \fir|Add4~65 .lut_mask = 64'h0000033F00003CC3;
defparam \fir|Add4~65 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X22_Y11_N48
cyclonev_lcell_comb \fir|Add12~65 (
// Equation(s):
// \fir|Add12~65_sumout  = SUM(( !\fir|Add12~193_sumout  $ (!\fir|Add1~65_sumout  $ (\fir|Add4~65_sumout )) ) + ( \fir|Add12~63  ) + ( \fir|Add12~62  ))
// \fir|Add12~66  = CARRY(( !\fir|Add12~193_sumout  $ (!\fir|Add1~65_sumout  $ (\fir|Add4~65_sumout )) ) + ( \fir|Add12~63  ) + ( \fir|Add12~62  ))
// \fir|Add12~67  = SHARE((!\fir|Add12~193_sumout  & (\fir|Add1~65_sumout  & \fir|Add4~65_sumout )) # (\fir|Add12~193_sumout  & ((\fir|Add4~65_sumout ) # (\fir|Add1~65_sumout ))))

	.dataa(gnd),
	.datab(!\fir|Add12~193_sumout ),
	.datac(!\fir|Add1~65_sumout ),
	.datad(!\fir|Add4~65_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir|Add12~62 ),
	.sharein(\fir|Add12~63 ),
	.combout(),
	.sumout(\fir|Add12~65_sumout ),
	.cout(\fir|Add12~66 ),
	.shareout(\fir|Add12~67 ));
// synopsys translate_off
defparam \fir|Add12~65 .extended_lut = "off";
defparam \fir|Add12~65 .lut_mask = 64'h0000033F00003CC3;
defparam \fir|Add12~65 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X19_Y9_N48
cyclonev_lcell_comb \fir|Add6~193 (
// Equation(s):
// \fir|Add6~193_sumout  = SUM(( !\fir|multiplied_data[9][16]  $ (!\fir|multiplied_data[10][16]  $ (\fir|multiplied_data[8][16] )) ) + ( \fir|Add6~191  ) + ( \fir|Add6~190  ))
// \fir|Add6~194  = CARRY(( !\fir|multiplied_data[9][16]  $ (!\fir|multiplied_data[10][16]  $ (\fir|multiplied_data[8][16] )) ) + ( \fir|Add6~191  ) + ( \fir|Add6~190  ))
// \fir|Add6~195  = SHARE((!\fir|multiplied_data[9][16]  & (\fir|multiplied_data[10][16]  & \fir|multiplied_data[8][16] )) # (\fir|multiplied_data[9][16]  & ((\fir|multiplied_data[8][16] ) # (\fir|multiplied_data[10][16] ))))

	.dataa(gnd),
	.datab(!\fir|multiplied_data[9][16] ),
	.datac(!\fir|multiplied_data[10][16] ),
	.datad(!\fir|multiplied_data[8][16] ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir|Add6~190 ),
	.sharein(\fir|Add6~191 ),
	.combout(),
	.sumout(\fir|Add6~193_sumout ),
	.cout(\fir|Add6~194 ),
	.shareout(\fir|Add6~195 ));
// synopsys translate_off
defparam \fir|Add6~193 .extended_lut = "off";
defparam \fir|Add6~193 .lut_mask = 64'h0000033F00003CC3;
defparam \fir|Add6~193 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X22_Y7_N48
cyclonev_lcell_comb \fir|Add6~65 (
// Equation(s):
// \fir|Add6~65_sumout  = SUM(( !\fir|Add10~65_sumout  $ (!\fir|Add12~65_sumout  $ (\fir|Add6~193_sumout )) ) + ( \fir|Add6~63  ) + ( \fir|Add6~62  ))
// \fir|Add6~66  = CARRY(( !\fir|Add10~65_sumout  $ (!\fir|Add12~65_sumout  $ (\fir|Add6~193_sumout )) ) + ( \fir|Add6~63  ) + ( \fir|Add6~62  ))
// \fir|Add6~67  = SHARE((!\fir|Add10~65_sumout  & (\fir|Add12~65_sumout  & \fir|Add6~193_sumout )) # (\fir|Add10~65_sumout  & ((\fir|Add6~193_sumout ) # (\fir|Add12~65_sumout ))))

	.dataa(gnd),
	.datab(!\fir|Add10~65_sumout ),
	.datac(!\fir|Add12~65_sumout ),
	.datad(!\fir|Add6~193_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir|Add6~62 ),
	.sharein(\fir|Add6~63 ),
	.combout(),
	.sumout(\fir|Add6~65_sumout ),
	.cout(\fir|Add6~66 ),
	.shareout(\fir|Add6~67 ));
// synopsys translate_off
defparam \fir|Add6~65 .extended_lut = "off";
defparam \fir|Add6~65 .lut_mask = 64'h0000033F00003CC3;
defparam \fir|Add6~65 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X22_Y7_N49
dffeas \fir|o_fir_data[16] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\fir|Add6~65_sumout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir|o_fir_data [16]),
	.prn(vcc));
// synopsys translate_off
defparam \fir|o_fir_data[16] .is_wysiwyg = "true";
defparam \fir|o_fir_data[16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y7_N21
cyclonev_lcell_comb \fir|Add10~69 (
// Equation(s):
// \fir|Add10~69_sumout  = SUM(( !\fir|multiplied_data[11][17]  $ (!\fir|multiplied_data[13][17]  $ (\fir|multiplied_data[12][17] )) ) + ( \fir|Add10~67  ) + ( \fir|Add10~66  ))
// \fir|Add10~70  = CARRY(( !\fir|multiplied_data[11][17]  $ (!\fir|multiplied_data[13][17]  $ (\fir|multiplied_data[12][17] )) ) + ( \fir|Add10~67  ) + ( \fir|Add10~66  ))
// \fir|Add10~71  = SHARE((!\fir|multiplied_data[11][17]  & (\fir|multiplied_data[13][17]  & \fir|multiplied_data[12][17] )) # (\fir|multiplied_data[11][17]  & ((\fir|multiplied_data[12][17] ) # (\fir|multiplied_data[13][17] ))))

	.dataa(gnd),
	.datab(!\fir|multiplied_data[11][17] ),
	.datac(!\fir|multiplied_data[13][17] ),
	.datad(!\fir|multiplied_data[12][17] ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir|Add10~66 ),
	.sharein(\fir|Add10~67 ),
	.combout(),
	.sumout(\fir|Add10~69_sumout ),
	.cout(\fir|Add10~70 ),
	.shareout(\fir|Add10~71 ));
// synopsys translate_off
defparam \fir|Add10~69 .extended_lut = "off";
defparam \fir|Add10~69 .lut_mask = 64'h0000033F00003CC3;
defparam \fir|Add10~69 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X19_Y9_N51
cyclonev_lcell_comb \fir|Add6~197 (
// Equation(s):
// \fir|Add6~197_sumout  = SUM(( !\fir|multiplied_data[9][17]  $ (!\fir|multiplied_data[8][17]  $ (\fir|multiplied_data[10][17] )) ) + ( \fir|Add6~195  ) + ( \fir|Add6~194  ))
// \fir|Add6~198  = CARRY(( !\fir|multiplied_data[9][17]  $ (!\fir|multiplied_data[8][17]  $ (\fir|multiplied_data[10][17] )) ) + ( \fir|Add6~195  ) + ( \fir|Add6~194  ))
// \fir|Add6~199  = SHARE((!\fir|multiplied_data[9][17]  & (\fir|multiplied_data[8][17]  & \fir|multiplied_data[10][17] )) # (\fir|multiplied_data[9][17]  & ((\fir|multiplied_data[10][17] ) # (\fir|multiplied_data[8][17] ))))

	.dataa(!\fir|multiplied_data[9][17] ),
	.datab(gnd),
	.datac(!\fir|multiplied_data[8][17] ),
	.datad(!\fir|multiplied_data[10][17] ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir|Add6~194 ),
	.sharein(\fir|Add6~195 ),
	.combout(),
	.sumout(\fir|Add6~197_sumout ),
	.cout(\fir|Add6~198 ),
	.shareout(\fir|Add6~199 ));
// synopsys translate_off
defparam \fir|Add6~197 .extended_lut = "off";
defparam \fir|Add6~197 .lut_mask = 64'h0000055F00005AA5;
defparam \fir|Add6~197 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N51
cyclonev_lcell_comb \fir|Add12~197 (
// Equation(s):
// \fir|Add12~197_sumout  = SUM(( !\fir|multiplied_data[15][17]  $ (!\fir|multiplied_data[14][17]  $ (\fir|Add0~mac_pl[0][17] )) ) + ( \fir|Add12~195  ) + ( \fir|Add12~194  ))
// \fir|Add12~198  = CARRY(( !\fir|multiplied_data[15][17]  $ (!\fir|multiplied_data[14][17]  $ (\fir|Add0~mac_pl[0][17] )) ) + ( \fir|Add12~195  ) + ( \fir|Add12~194  ))
// \fir|Add12~199  = SHARE((!\fir|multiplied_data[15][17]  & (\fir|multiplied_data[14][17]  & \fir|Add0~mac_pl[0][17] )) # (\fir|multiplied_data[15][17]  & ((\fir|Add0~mac_pl[0][17] ) # (\fir|multiplied_data[14][17] ))))

	.dataa(!\fir|multiplied_data[15][17] ),
	.datab(gnd),
	.datac(!\fir|multiplied_data[14][17] ),
	.datad(!\fir|Add0~mac_pl[0][17] ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir|Add12~194 ),
	.sharein(\fir|Add12~195 ),
	.combout(),
	.sumout(\fir|Add12~197_sumout ),
	.cout(\fir|Add12~198 ),
	.shareout(\fir|Add12~199 ));
// synopsys translate_off
defparam \fir|Add12~197 .extended_lut = "off";
defparam \fir|Add12~197 .lut_mask = 64'h0000055F00005AA5;
defparam \fir|Add12~197 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X19_Y15_N51
cyclonev_lcell_comb \fir|Add1~69 (
// Equation(s):
// \fir|Add1~69_sumout  = SUM(( !\fir|multiplied_data[3][17]  $ (!\fir|multiplied_data[4][17]  $ (\fir|multiplied_data[2][17] )) ) + ( \fir|Add1~67  ) + ( \fir|Add1~66  ))
// \fir|Add1~70  = CARRY(( !\fir|multiplied_data[3][17]  $ (!\fir|multiplied_data[4][17]  $ (\fir|multiplied_data[2][17] )) ) + ( \fir|Add1~67  ) + ( \fir|Add1~66  ))
// \fir|Add1~71  = SHARE((!\fir|multiplied_data[3][17]  & (\fir|multiplied_data[4][17]  & \fir|multiplied_data[2][17] )) # (\fir|multiplied_data[3][17]  & ((\fir|multiplied_data[2][17] ) # (\fir|multiplied_data[4][17] ))))

	.dataa(!\fir|multiplied_data[3][17] ),
	.datab(gnd),
	.datac(!\fir|multiplied_data[4][17] ),
	.datad(!\fir|multiplied_data[2][17] ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir|Add1~66 ),
	.sharein(\fir|Add1~67 ),
	.combout(),
	.sumout(\fir|Add1~69_sumout ),
	.cout(\fir|Add1~70 ),
	.shareout(\fir|Add1~71 ));
// synopsys translate_off
defparam \fir|Add1~69 .extended_lut = "off";
defparam \fir|Add1~69 .lut_mask = 64'h0000055F00005AA5;
defparam \fir|Add1~69 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X21_Y13_N21
cyclonev_lcell_comb \fir|Add4~69 (
// Equation(s):
// \fir|Add4~69_sumout  = SUM(( !\fir|multiplied_data[6][17]  $ (!\fir|multiplied_data[7][17]  $ (\fir|multiplied_data[5][17] )) ) + ( \fir|Add4~67  ) + ( \fir|Add4~66  ))
// \fir|Add4~70  = CARRY(( !\fir|multiplied_data[6][17]  $ (!\fir|multiplied_data[7][17]  $ (\fir|multiplied_data[5][17] )) ) + ( \fir|Add4~67  ) + ( \fir|Add4~66  ))
// \fir|Add4~71  = SHARE((!\fir|multiplied_data[6][17]  & (\fir|multiplied_data[7][17]  & \fir|multiplied_data[5][17] )) # (\fir|multiplied_data[6][17]  & ((\fir|multiplied_data[5][17] ) # (\fir|multiplied_data[7][17] ))))

	.dataa(!\fir|multiplied_data[6][17] ),
	.datab(gnd),
	.datac(!\fir|multiplied_data[7][17] ),
	.datad(!\fir|multiplied_data[5][17] ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir|Add4~66 ),
	.sharein(\fir|Add4~67 ),
	.combout(),
	.sumout(\fir|Add4~69_sumout ),
	.cout(\fir|Add4~70 ),
	.shareout(\fir|Add4~71 ));
// synopsys translate_off
defparam \fir|Add4~69 .extended_lut = "off";
defparam \fir|Add4~69 .lut_mask = 64'h0000055F00005AA5;
defparam \fir|Add4~69 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X22_Y11_N51
cyclonev_lcell_comb \fir|Add12~69 (
// Equation(s):
// \fir|Add12~69_sumout  = SUM(( !\fir|Add12~197_sumout  $ (!\fir|Add1~69_sumout  $ (\fir|Add4~69_sumout )) ) + ( \fir|Add12~67  ) + ( \fir|Add12~66  ))
// \fir|Add12~70  = CARRY(( !\fir|Add12~197_sumout  $ (!\fir|Add1~69_sumout  $ (\fir|Add4~69_sumout )) ) + ( \fir|Add12~67  ) + ( \fir|Add12~66  ))
// \fir|Add12~71  = SHARE((!\fir|Add12~197_sumout  & (\fir|Add1~69_sumout  & \fir|Add4~69_sumout )) # (\fir|Add12~197_sumout  & ((\fir|Add4~69_sumout ) # (\fir|Add1~69_sumout ))))

	.dataa(!\fir|Add12~197_sumout ),
	.datab(gnd),
	.datac(!\fir|Add1~69_sumout ),
	.datad(!\fir|Add4~69_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir|Add12~66 ),
	.sharein(\fir|Add12~67 ),
	.combout(),
	.sumout(\fir|Add12~69_sumout ),
	.cout(\fir|Add12~70 ),
	.shareout(\fir|Add12~71 ));
// synopsys translate_off
defparam \fir|Add12~69 .extended_lut = "off";
defparam \fir|Add12~69 .lut_mask = 64'h0000055F00005AA5;
defparam \fir|Add12~69 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X22_Y7_N51
cyclonev_lcell_comb \fir|Add6~69 (
// Equation(s):
// \fir|Add6~69_sumout  = SUM(( !\fir|Add10~69_sumout  $ (!\fir|Add6~197_sumout  $ (\fir|Add12~69_sumout )) ) + ( \fir|Add6~67  ) + ( \fir|Add6~66  ))
// \fir|Add6~70  = CARRY(( !\fir|Add10~69_sumout  $ (!\fir|Add6~197_sumout  $ (\fir|Add12~69_sumout )) ) + ( \fir|Add6~67  ) + ( \fir|Add6~66  ))
// \fir|Add6~71  = SHARE((!\fir|Add10~69_sumout  & (\fir|Add6~197_sumout  & \fir|Add12~69_sumout )) # (\fir|Add10~69_sumout  & ((\fir|Add12~69_sumout ) # (\fir|Add6~197_sumout ))))

	.dataa(!\fir|Add10~69_sumout ),
	.datab(gnd),
	.datac(!\fir|Add6~197_sumout ),
	.datad(!\fir|Add12~69_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir|Add6~66 ),
	.sharein(\fir|Add6~67 ),
	.combout(),
	.sumout(\fir|Add6~69_sumout ),
	.cout(\fir|Add6~70 ),
	.shareout(\fir|Add6~71 ));
// synopsys translate_off
defparam \fir|Add6~69 .extended_lut = "off";
defparam \fir|Add6~69 .lut_mask = 64'h0000055F00005AA5;
defparam \fir|Add6~69 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X22_Y7_N52
dffeas \fir|o_fir_data[17] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\fir|Add6~69_sumout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir|o_fir_data [17]),
	.prn(vcc));
// synopsys translate_off
defparam \fir|o_fir_data[17] .is_wysiwyg = "true";
defparam \fir|o_fir_data[17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y7_N24
cyclonev_lcell_comb \fir|Add10~73 (
// Equation(s):
// \fir|Add10~73_sumout  = SUM(( !\fir|multiplied_data[13][18]  $ (!\fir|multiplied_data[11][18]  $ (\fir|multiplied_data[12][18] )) ) + ( \fir|Add10~71  ) + ( \fir|Add10~70  ))
// \fir|Add10~74  = CARRY(( !\fir|multiplied_data[13][18]  $ (!\fir|multiplied_data[11][18]  $ (\fir|multiplied_data[12][18] )) ) + ( \fir|Add10~71  ) + ( \fir|Add10~70  ))
// \fir|Add10~75  = SHARE((!\fir|multiplied_data[13][18]  & (\fir|multiplied_data[11][18]  & \fir|multiplied_data[12][18] )) # (\fir|multiplied_data[13][18]  & ((\fir|multiplied_data[12][18] ) # (\fir|multiplied_data[11][18] ))))

	.dataa(gnd),
	.datab(!\fir|multiplied_data[13][18] ),
	.datac(!\fir|multiplied_data[11][18] ),
	.datad(!\fir|multiplied_data[12][18] ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir|Add10~70 ),
	.sharein(\fir|Add10~71 ),
	.combout(),
	.sumout(\fir|Add10~73_sumout ),
	.cout(\fir|Add10~74 ),
	.shareout(\fir|Add10~75 ));
// synopsys translate_off
defparam \fir|Add10~73 .extended_lut = "off";
defparam \fir|Add10~73 .lut_mask = 64'h0000033F00003CC3;
defparam \fir|Add10~73 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N54
cyclonev_lcell_comb \fir|Add12~201 (
// Equation(s):
// \fir|Add12~201_sumout  = SUM(( !\fir|multiplied_data[15][18]  $ (!\fir|Add0~mac_pl[0][18]  $ (\fir|multiplied_data[14][18] )) ) + ( \fir|Add12~199  ) + ( \fir|Add12~198  ))
// \fir|Add12~202  = CARRY(( !\fir|multiplied_data[15][18]  $ (!\fir|Add0~mac_pl[0][18]  $ (\fir|multiplied_data[14][18] )) ) + ( \fir|Add12~199  ) + ( \fir|Add12~198  ))
// \fir|Add12~203  = SHARE((!\fir|multiplied_data[15][18]  & (\fir|Add0~mac_pl[0][18]  & \fir|multiplied_data[14][18] )) # (\fir|multiplied_data[15][18]  & ((\fir|multiplied_data[14][18] ) # (\fir|Add0~mac_pl[0][18] ))))

	.dataa(gnd),
	.datab(!\fir|multiplied_data[15][18] ),
	.datac(!\fir|Add0~mac_pl[0][18] ),
	.datad(!\fir|multiplied_data[14][18] ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir|Add12~198 ),
	.sharein(\fir|Add12~199 ),
	.combout(),
	.sumout(\fir|Add12~201_sumout ),
	.cout(\fir|Add12~202 ),
	.shareout(\fir|Add12~203 ));
// synopsys translate_off
defparam \fir|Add12~201 .extended_lut = "off";
defparam \fir|Add12~201 .lut_mask = 64'h0000033F00003CC3;
defparam \fir|Add12~201 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X21_Y13_N24
cyclonev_lcell_comb \fir|Add4~73 (
// Equation(s):
// \fir|Add4~73_sumout  = SUM(( !\fir|multiplied_data[6][18]  $ (!\fir|multiplied_data[5][18]  $ (\fir|multiplied_data[7][18] )) ) + ( \fir|Add4~71  ) + ( \fir|Add4~70  ))
// \fir|Add4~74  = CARRY(( !\fir|multiplied_data[6][18]  $ (!\fir|multiplied_data[5][18]  $ (\fir|multiplied_data[7][18] )) ) + ( \fir|Add4~71  ) + ( \fir|Add4~70  ))
// \fir|Add4~75  = SHARE((!\fir|multiplied_data[6][18]  & (\fir|multiplied_data[5][18]  & \fir|multiplied_data[7][18] )) # (\fir|multiplied_data[6][18]  & ((\fir|multiplied_data[7][18] ) # (\fir|multiplied_data[5][18] ))))

	.dataa(gnd),
	.datab(!\fir|multiplied_data[6][18] ),
	.datac(!\fir|multiplied_data[5][18] ),
	.datad(!\fir|multiplied_data[7][18] ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir|Add4~70 ),
	.sharein(\fir|Add4~71 ),
	.combout(),
	.sumout(\fir|Add4~73_sumout ),
	.cout(\fir|Add4~74 ),
	.shareout(\fir|Add4~75 ));
// synopsys translate_off
defparam \fir|Add4~73 .extended_lut = "off";
defparam \fir|Add4~73 .lut_mask = 64'h0000033F00003CC3;
defparam \fir|Add4~73 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X19_Y15_N54
cyclonev_lcell_comb \fir|Add1~73 (
// Equation(s):
// \fir|Add1~73_sumout  = SUM(( !\fir|multiplied_data[3][18]  $ (!\fir|multiplied_data[4][18]  $ (\fir|multiplied_data[2][18] )) ) + ( \fir|Add1~71  ) + ( \fir|Add1~70  ))
// \fir|Add1~74  = CARRY(( !\fir|multiplied_data[3][18]  $ (!\fir|multiplied_data[4][18]  $ (\fir|multiplied_data[2][18] )) ) + ( \fir|Add1~71  ) + ( \fir|Add1~70  ))
// \fir|Add1~75  = SHARE((!\fir|multiplied_data[3][18]  & (\fir|multiplied_data[4][18]  & \fir|multiplied_data[2][18] )) # (\fir|multiplied_data[3][18]  & ((\fir|multiplied_data[2][18] ) # (\fir|multiplied_data[4][18] ))))

	.dataa(gnd),
	.datab(!\fir|multiplied_data[3][18] ),
	.datac(!\fir|multiplied_data[4][18] ),
	.datad(!\fir|multiplied_data[2][18] ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir|Add1~70 ),
	.sharein(\fir|Add1~71 ),
	.combout(),
	.sumout(\fir|Add1~73_sumout ),
	.cout(\fir|Add1~74 ),
	.shareout(\fir|Add1~75 ));
// synopsys translate_off
defparam \fir|Add1~73 .extended_lut = "off";
defparam \fir|Add1~73 .lut_mask = 64'h0000033F00003CC3;
defparam \fir|Add1~73 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X22_Y11_N54
cyclonev_lcell_comb \fir|Add12~73 (
// Equation(s):
// \fir|Add12~73_sumout  = SUM(( !\fir|Add12~201_sumout  $ (!\fir|Add4~73_sumout  $ (\fir|Add1~73_sumout )) ) + ( \fir|Add12~71  ) + ( \fir|Add12~70  ))
// \fir|Add12~74  = CARRY(( !\fir|Add12~201_sumout  $ (!\fir|Add4~73_sumout  $ (\fir|Add1~73_sumout )) ) + ( \fir|Add12~71  ) + ( \fir|Add12~70  ))
// \fir|Add12~75  = SHARE((!\fir|Add12~201_sumout  & (\fir|Add4~73_sumout  & \fir|Add1~73_sumout )) # (\fir|Add12~201_sumout  & ((\fir|Add1~73_sumout ) # (\fir|Add4~73_sumout ))))

	.dataa(!\fir|Add12~201_sumout ),
	.datab(gnd),
	.datac(!\fir|Add4~73_sumout ),
	.datad(!\fir|Add1~73_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir|Add12~70 ),
	.sharein(\fir|Add12~71 ),
	.combout(),
	.sumout(\fir|Add12~73_sumout ),
	.cout(\fir|Add12~74 ),
	.shareout(\fir|Add12~75 ));
// synopsys translate_off
defparam \fir|Add12~73 .extended_lut = "off";
defparam \fir|Add12~73 .lut_mask = 64'h0000055F00005AA5;
defparam \fir|Add12~73 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X19_Y9_N54
cyclonev_lcell_comb \fir|Add6~201 (
// Equation(s):
// \fir|Add6~201_sumout  = SUM(( !\fir|multiplied_data[10][18]  $ (!\fir|multiplied_data[8][18]  $ (\fir|multiplied_data[9][18] )) ) + ( \fir|Add6~199  ) + ( \fir|Add6~198  ))
// \fir|Add6~202  = CARRY(( !\fir|multiplied_data[10][18]  $ (!\fir|multiplied_data[8][18]  $ (\fir|multiplied_data[9][18] )) ) + ( \fir|Add6~199  ) + ( \fir|Add6~198  ))
// \fir|Add6~203  = SHARE((!\fir|multiplied_data[10][18]  & (\fir|multiplied_data[8][18]  & \fir|multiplied_data[9][18] )) # (\fir|multiplied_data[10][18]  & ((\fir|multiplied_data[9][18] ) # (\fir|multiplied_data[8][18] ))))

	.dataa(gnd),
	.datab(!\fir|multiplied_data[10][18] ),
	.datac(!\fir|multiplied_data[8][18] ),
	.datad(!\fir|multiplied_data[9][18] ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir|Add6~198 ),
	.sharein(\fir|Add6~199 ),
	.combout(),
	.sumout(\fir|Add6~201_sumout ),
	.cout(\fir|Add6~202 ),
	.shareout(\fir|Add6~203 ));
// synopsys translate_off
defparam \fir|Add6~201 .extended_lut = "off";
defparam \fir|Add6~201 .lut_mask = 64'h0000033F00003CC3;
defparam \fir|Add6~201 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X22_Y7_N54
cyclonev_lcell_comb \fir|Add6~73 (
// Equation(s):
// \fir|Add6~73_sumout  = SUM(( !\fir|Add10~73_sumout  $ (!\fir|Add12~73_sumout  $ (\fir|Add6~201_sumout )) ) + ( \fir|Add6~71  ) + ( \fir|Add6~70  ))
// \fir|Add6~74  = CARRY(( !\fir|Add10~73_sumout  $ (!\fir|Add12~73_sumout  $ (\fir|Add6~201_sumout )) ) + ( \fir|Add6~71  ) + ( \fir|Add6~70  ))
// \fir|Add6~75  = SHARE((!\fir|Add10~73_sumout  & (\fir|Add12~73_sumout  & \fir|Add6~201_sumout )) # (\fir|Add10~73_sumout  & ((\fir|Add6~201_sumout ) # (\fir|Add12~73_sumout ))))

	.dataa(gnd),
	.datab(!\fir|Add10~73_sumout ),
	.datac(!\fir|Add12~73_sumout ),
	.datad(!\fir|Add6~201_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir|Add6~70 ),
	.sharein(\fir|Add6~71 ),
	.combout(),
	.sumout(\fir|Add6~73_sumout ),
	.cout(\fir|Add6~74 ),
	.shareout(\fir|Add6~75 ));
// synopsys translate_off
defparam \fir|Add6~73 .extended_lut = "off";
defparam \fir|Add6~73 .lut_mask = 64'h0000033F00003CC3;
defparam \fir|Add6~73 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X22_Y7_N56
dffeas \fir|o_fir_data[18] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\fir|Add6~73_sumout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir|o_fir_data [18]),
	.prn(vcc));
// synopsys translate_off
defparam \fir|o_fir_data[18] .is_wysiwyg = "true";
defparam \fir|o_fir_data[18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y7_N27
cyclonev_lcell_comb \fir|Add10~77 (
// Equation(s):
// \fir|Add10~77_sumout  = SUM(( !\fir|multiplied_data[11][19]  $ (!\fir|multiplied_data[12][19]  $ (\fir|multiplied_data[13][19] )) ) + ( \fir|Add10~75  ) + ( \fir|Add10~74  ))
// \fir|Add10~78  = CARRY(( !\fir|multiplied_data[11][19]  $ (!\fir|multiplied_data[12][19]  $ (\fir|multiplied_data[13][19] )) ) + ( \fir|Add10~75  ) + ( \fir|Add10~74  ))
// \fir|Add10~79  = SHARE((!\fir|multiplied_data[11][19]  & (\fir|multiplied_data[12][19]  & \fir|multiplied_data[13][19] )) # (\fir|multiplied_data[11][19]  & ((\fir|multiplied_data[13][19] ) # (\fir|multiplied_data[12][19] ))))

	.dataa(!\fir|multiplied_data[11][19] ),
	.datab(gnd),
	.datac(!\fir|multiplied_data[12][19] ),
	.datad(!\fir|multiplied_data[13][19] ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir|Add10~74 ),
	.sharein(\fir|Add10~75 ),
	.combout(),
	.sumout(\fir|Add10~77_sumout ),
	.cout(\fir|Add10~78 ),
	.shareout(\fir|Add10~79 ));
// synopsys translate_off
defparam \fir|Add10~77 .extended_lut = "off";
defparam \fir|Add10~77 .lut_mask = 64'h0000055F00005AA5;
defparam \fir|Add10~77 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N57
cyclonev_lcell_comb \fir|Add12~205 (
// Equation(s):
// \fir|Add12~205_sumout  = SUM(( !\fir|Add0~mac_pl[0][19]  $ (!\fir|multiplied_data[14][19]  $ (\fir|multiplied_data[15][19] )) ) + ( \fir|Add12~203  ) + ( \fir|Add12~202  ))
// \fir|Add12~206  = CARRY(( !\fir|Add0~mac_pl[0][19]  $ (!\fir|multiplied_data[14][19]  $ (\fir|multiplied_data[15][19] )) ) + ( \fir|Add12~203  ) + ( \fir|Add12~202  ))
// \fir|Add12~207  = SHARE((!\fir|Add0~mac_pl[0][19]  & (\fir|multiplied_data[14][19]  & \fir|multiplied_data[15][19] )) # (\fir|Add0~mac_pl[0][19]  & ((\fir|multiplied_data[15][19] ) # (\fir|multiplied_data[14][19] ))))

	.dataa(!\fir|Add0~mac_pl[0][19] ),
	.datab(gnd),
	.datac(!\fir|multiplied_data[14][19] ),
	.datad(!\fir|multiplied_data[15][19] ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir|Add12~202 ),
	.sharein(\fir|Add12~203 ),
	.combout(),
	.sumout(\fir|Add12~205_sumout ),
	.cout(\fir|Add12~206 ),
	.shareout(\fir|Add12~207 ));
// synopsys translate_off
defparam \fir|Add12~205 .extended_lut = "off";
defparam \fir|Add12~205 .lut_mask = 64'h0000055F00005AA5;
defparam \fir|Add12~205 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X19_Y15_N57
cyclonev_lcell_comb \fir|Add1~77 (
// Equation(s):
// \fir|Add1~77_sumout  = SUM(( !\fir|multiplied_data[2][19]  $ (!\fir|multiplied_data[4][19]  $ (\fir|multiplied_data[3][19] )) ) + ( \fir|Add1~75  ) + ( \fir|Add1~74  ))
// \fir|Add1~78  = CARRY(( !\fir|multiplied_data[2][19]  $ (!\fir|multiplied_data[4][19]  $ (\fir|multiplied_data[3][19] )) ) + ( \fir|Add1~75  ) + ( \fir|Add1~74  ))
// \fir|Add1~79  = SHARE((!\fir|multiplied_data[2][19]  & (\fir|multiplied_data[4][19]  & \fir|multiplied_data[3][19] )) # (\fir|multiplied_data[2][19]  & ((\fir|multiplied_data[3][19] ) # (\fir|multiplied_data[4][19] ))))

	.dataa(!\fir|multiplied_data[2][19] ),
	.datab(gnd),
	.datac(!\fir|multiplied_data[4][19] ),
	.datad(!\fir|multiplied_data[3][19] ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir|Add1~74 ),
	.sharein(\fir|Add1~75 ),
	.combout(),
	.sumout(\fir|Add1~77_sumout ),
	.cout(\fir|Add1~78 ),
	.shareout(\fir|Add1~79 ));
// synopsys translate_off
defparam \fir|Add1~77 .extended_lut = "off";
defparam \fir|Add1~77 .lut_mask = 64'h0000055F00005AA5;
defparam \fir|Add1~77 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X21_Y13_N27
cyclonev_lcell_comb \fir|Add4~77 (
// Equation(s):
// \fir|Add4~77_sumout  = SUM(( !\fir|multiplied_data[5][19]  $ (!\fir|multiplied_data[6][19]  $ (\fir|multiplied_data[7][19] )) ) + ( \fir|Add4~75  ) + ( \fir|Add4~74  ))
// \fir|Add4~78  = CARRY(( !\fir|multiplied_data[5][19]  $ (!\fir|multiplied_data[6][19]  $ (\fir|multiplied_data[7][19] )) ) + ( \fir|Add4~75  ) + ( \fir|Add4~74  ))
// \fir|Add4~79  = SHARE((!\fir|multiplied_data[5][19]  & (\fir|multiplied_data[6][19]  & \fir|multiplied_data[7][19] )) # (\fir|multiplied_data[5][19]  & ((\fir|multiplied_data[7][19] ) # (\fir|multiplied_data[6][19] ))))

	.dataa(!\fir|multiplied_data[5][19] ),
	.datab(gnd),
	.datac(!\fir|multiplied_data[6][19] ),
	.datad(!\fir|multiplied_data[7][19] ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir|Add4~74 ),
	.sharein(\fir|Add4~75 ),
	.combout(),
	.sumout(\fir|Add4~77_sumout ),
	.cout(\fir|Add4~78 ),
	.shareout(\fir|Add4~79 ));
// synopsys translate_off
defparam \fir|Add4~77 .extended_lut = "off";
defparam \fir|Add4~77 .lut_mask = 64'h0000055F00005AA5;
defparam \fir|Add4~77 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X22_Y11_N57
cyclonev_lcell_comb \fir|Add12~77 (
// Equation(s):
// \fir|Add12~77_sumout  = SUM(( !\fir|Add12~205_sumout  $ (!\fir|Add1~77_sumout  $ (\fir|Add4~77_sumout )) ) + ( \fir|Add12~75  ) + ( \fir|Add12~74  ))
// \fir|Add12~78  = CARRY(( !\fir|Add12~205_sumout  $ (!\fir|Add1~77_sumout  $ (\fir|Add4~77_sumout )) ) + ( \fir|Add12~75  ) + ( \fir|Add12~74  ))
// \fir|Add12~79  = SHARE((!\fir|Add12~205_sumout  & (\fir|Add1~77_sumout  & \fir|Add4~77_sumout )) # (\fir|Add12~205_sumout  & ((\fir|Add4~77_sumout ) # (\fir|Add1~77_sumout ))))

	.dataa(gnd),
	.datab(!\fir|Add12~205_sumout ),
	.datac(!\fir|Add1~77_sumout ),
	.datad(!\fir|Add4~77_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir|Add12~74 ),
	.sharein(\fir|Add12~75 ),
	.combout(),
	.sumout(\fir|Add12~77_sumout ),
	.cout(\fir|Add12~78 ),
	.shareout(\fir|Add12~79 ));
// synopsys translate_off
defparam \fir|Add12~77 .extended_lut = "off";
defparam \fir|Add12~77 .lut_mask = 64'h0000033F00003CC3;
defparam \fir|Add12~77 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X19_Y9_N57
cyclonev_lcell_comb \fir|Add6~205 (
// Equation(s):
// \fir|Add6~205_sumout  = SUM(( !\fir|multiplied_data[8][19]  $ (!\fir|multiplied_data[10][19]  $ (\fir|multiplied_data[9][19] )) ) + ( \fir|Add6~203  ) + ( \fir|Add6~202  ))
// \fir|Add6~206  = CARRY(( !\fir|multiplied_data[8][19]  $ (!\fir|multiplied_data[10][19]  $ (\fir|multiplied_data[9][19] )) ) + ( \fir|Add6~203  ) + ( \fir|Add6~202  ))
// \fir|Add6~207  = SHARE((!\fir|multiplied_data[8][19]  & (\fir|multiplied_data[10][19]  & \fir|multiplied_data[9][19] )) # (\fir|multiplied_data[8][19]  & ((\fir|multiplied_data[9][19] ) # (\fir|multiplied_data[10][19] ))))

	.dataa(!\fir|multiplied_data[8][19] ),
	.datab(gnd),
	.datac(!\fir|multiplied_data[10][19] ),
	.datad(!\fir|multiplied_data[9][19] ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir|Add6~202 ),
	.sharein(\fir|Add6~203 ),
	.combout(),
	.sumout(\fir|Add6~205_sumout ),
	.cout(\fir|Add6~206 ),
	.shareout(\fir|Add6~207 ));
// synopsys translate_off
defparam \fir|Add6~205 .extended_lut = "off";
defparam \fir|Add6~205 .lut_mask = 64'h0000055F00005AA5;
defparam \fir|Add6~205 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X22_Y7_N57
cyclonev_lcell_comb \fir|Add6~77 (
// Equation(s):
// \fir|Add6~77_sumout  = SUM(( !\fir|Add10~77_sumout  $ (!\fir|Add12~77_sumout  $ (\fir|Add6~205_sumout )) ) + ( \fir|Add6~75  ) + ( \fir|Add6~74  ))
// \fir|Add6~78  = CARRY(( !\fir|Add10~77_sumout  $ (!\fir|Add12~77_sumout  $ (\fir|Add6~205_sumout )) ) + ( \fir|Add6~75  ) + ( \fir|Add6~74  ))
// \fir|Add6~79  = SHARE((!\fir|Add10~77_sumout  & (\fir|Add12~77_sumout  & \fir|Add6~205_sumout )) # (\fir|Add10~77_sumout  & ((\fir|Add6~205_sumout ) # (\fir|Add12~77_sumout ))))

	.dataa(!\fir|Add10~77_sumout ),
	.datab(gnd),
	.datac(!\fir|Add12~77_sumout ),
	.datad(!\fir|Add6~205_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir|Add6~74 ),
	.sharein(\fir|Add6~75 ),
	.combout(),
	.sumout(\fir|Add6~77_sumout ),
	.cout(\fir|Add6~78 ),
	.shareout(\fir|Add6~79 ));
// synopsys translate_off
defparam \fir|Add6~77 .extended_lut = "off";
defparam \fir|Add6~77 .lut_mask = 64'h0000055F00005AA5;
defparam \fir|Add6~77 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X22_Y7_N58
dffeas \fir|o_fir_data[19] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\fir|Add6~77_sumout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir|o_fir_data [19]),
	.prn(vcc));
// synopsys translate_off
defparam \fir|o_fir_data[19] .is_wysiwyg = "true";
defparam \fir|o_fir_data[19] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y6_N0
cyclonev_lcell_comb \fir|Add10~81 (
// Equation(s):
// \fir|Add10~81_sumout  = SUM(( !\fir|multiplied_data[13][20]  $ (!\fir|multiplied_data[11][20]  $ (\fir|multiplied_data[12][20] )) ) + ( \fir|Add10~79  ) + ( \fir|Add10~78  ))
// \fir|Add10~82  = CARRY(( !\fir|multiplied_data[13][20]  $ (!\fir|multiplied_data[11][20]  $ (\fir|multiplied_data[12][20] )) ) + ( \fir|Add10~79  ) + ( \fir|Add10~78  ))
// \fir|Add10~83  = SHARE((!\fir|multiplied_data[13][20]  & (\fir|multiplied_data[11][20]  & \fir|multiplied_data[12][20] )) # (\fir|multiplied_data[13][20]  & ((\fir|multiplied_data[12][20] ) # (\fir|multiplied_data[11][20] ))))

	.dataa(!\fir|multiplied_data[13][20] ),
	.datab(gnd),
	.datac(!\fir|multiplied_data[11][20] ),
	.datad(!\fir|multiplied_data[12][20] ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir|Add10~78 ),
	.sharein(\fir|Add10~79 ),
	.combout(),
	.sumout(\fir|Add10~81_sumout ),
	.cout(\fir|Add10~82 ),
	.shareout(\fir|Add10~83 ));
// synopsys translate_off
defparam \fir|Add10~81 .extended_lut = "off";
defparam \fir|Add10~81 .lut_mask = 64'h0000055F00005AA5;
defparam \fir|Add10~81 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N0
cyclonev_lcell_comb \fir|Add12~209 (
// Equation(s):
// \fir|Add12~209_sumout  = SUM(( !\fir|multiplied_data[15][20]  $ (!\fir|multiplied_data[14][20]  $ (\fir|Add0~mac_pl[0][20] )) ) + ( \fir|Add12~207  ) + ( \fir|Add12~206  ))
// \fir|Add12~210  = CARRY(( !\fir|multiplied_data[15][20]  $ (!\fir|multiplied_data[14][20]  $ (\fir|Add0~mac_pl[0][20] )) ) + ( \fir|Add12~207  ) + ( \fir|Add12~206  ))
// \fir|Add12~211  = SHARE((!\fir|multiplied_data[15][20]  & (\fir|multiplied_data[14][20]  & \fir|Add0~mac_pl[0][20] )) # (\fir|multiplied_data[15][20]  & ((\fir|Add0~mac_pl[0][20] ) # (\fir|multiplied_data[14][20] ))))

	.dataa(gnd),
	.datab(!\fir|multiplied_data[15][20] ),
	.datac(!\fir|multiplied_data[14][20] ),
	.datad(!\fir|Add0~mac_pl[0][20] ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir|Add12~206 ),
	.sharein(\fir|Add12~207 ),
	.combout(),
	.sumout(\fir|Add12~209_sumout ),
	.cout(\fir|Add12~210 ),
	.shareout(\fir|Add12~211 ));
// synopsys translate_off
defparam \fir|Add12~209 .extended_lut = "off";
defparam \fir|Add12~209 .lut_mask = 64'h0000033F00003CC3;
defparam \fir|Add12~209 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X21_Y12_N0
cyclonev_lcell_comb \fir|Add4~81 (
// Equation(s):
// \fir|Add4~81_sumout  = SUM(( !\fir|multiplied_data[7][20]  $ (!\fir|multiplied_data[6][20]  $ (\fir|multiplied_data[5][20] )) ) + ( \fir|Add4~79  ) + ( \fir|Add4~78  ))
// \fir|Add4~82  = CARRY(( !\fir|multiplied_data[7][20]  $ (!\fir|multiplied_data[6][20]  $ (\fir|multiplied_data[5][20] )) ) + ( \fir|Add4~79  ) + ( \fir|Add4~78  ))
// \fir|Add4~83  = SHARE((!\fir|multiplied_data[7][20]  & (\fir|multiplied_data[6][20]  & \fir|multiplied_data[5][20] )) # (\fir|multiplied_data[7][20]  & ((\fir|multiplied_data[5][20] ) # (\fir|multiplied_data[6][20] ))))

	.dataa(!\fir|multiplied_data[7][20] ),
	.datab(gnd),
	.datac(!\fir|multiplied_data[6][20] ),
	.datad(!\fir|multiplied_data[5][20] ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir|Add4~78 ),
	.sharein(\fir|Add4~79 ),
	.combout(),
	.sumout(\fir|Add4~81_sumout ),
	.cout(\fir|Add4~82 ),
	.shareout(\fir|Add4~83 ));
// synopsys translate_off
defparam \fir|Add4~81 .extended_lut = "off";
defparam \fir|Add4~81 .lut_mask = 64'h0000055F00005AA5;
defparam \fir|Add4~81 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X19_Y14_N0
cyclonev_lcell_comb \fir|Add1~81 (
// Equation(s):
// \fir|Add1~81_sumout  = SUM(( !\fir|multiplied_data[3][20]  $ (!\fir|multiplied_data[2][20]  $ (\fir|multiplied_data[4][20] )) ) + ( \fir|Add1~79  ) + ( \fir|Add1~78  ))
// \fir|Add1~82  = CARRY(( !\fir|multiplied_data[3][20]  $ (!\fir|multiplied_data[2][20]  $ (\fir|multiplied_data[4][20] )) ) + ( \fir|Add1~79  ) + ( \fir|Add1~78  ))
// \fir|Add1~83  = SHARE((!\fir|multiplied_data[3][20]  & (\fir|multiplied_data[2][20]  & \fir|multiplied_data[4][20] )) # (\fir|multiplied_data[3][20]  & ((\fir|multiplied_data[4][20] ) # (\fir|multiplied_data[2][20] ))))

	.dataa(gnd),
	.datab(!\fir|multiplied_data[3][20] ),
	.datac(!\fir|multiplied_data[2][20] ),
	.datad(!\fir|multiplied_data[4][20] ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir|Add1~78 ),
	.sharein(\fir|Add1~79 ),
	.combout(),
	.sumout(\fir|Add1~81_sumout ),
	.cout(\fir|Add1~82 ),
	.shareout(\fir|Add1~83 ));
// synopsys translate_off
defparam \fir|Add1~81 .extended_lut = "off";
defparam \fir|Add1~81 .lut_mask = 64'h0000033F00003CC3;
defparam \fir|Add1~81 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X22_Y10_N0
cyclonev_lcell_comb \fir|Add12~81 (
// Equation(s):
// \fir|Add12~81_sumout  = SUM(( !\fir|Add12~209_sumout  $ (!\fir|Add4~81_sumout  $ (\fir|Add1~81_sumout )) ) + ( \fir|Add12~79  ) + ( \fir|Add12~78  ))
// \fir|Add12~82  = CARRY(( !\fir|Add12~209_sumout  $ (!\fir|Add4~81_sumout  $ (\fir|Add1~81_sumout )) ) + ( \fir|Add12~79  ) + ( \fir|Add12~78  ))
// \fir|Add12~83  = SHARE((!\fir|Add12~209_sumout  & (\fir|Add4~81_sumout  & \fir|Add1~81_sumout )) # (\fir|Add12~209_sumout  & ((\fir|Add1~81_sumout ) # (\fir|Add4~81_sumout ))))

	.dataa(gnd),
	.datab(!\fir|Add12~209_sumout ),
	.datac(!\fir|Add4~81_sumout ),
	.datad(!\fir|Add1~81_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir|Add12~78 ),
	.sharein(\fir|Add12~79 ),
	.combout(),
	.sumout(\fir|Add12~81_sumout ),
	.cout(\fir|Add12~82 ),
	.shareout(\fir|Add12~83 ));
// synopsys translate_off
defparam \fir|Add12~81 .extended_lut = "off";
defparam \fir|Add12~81 .lut_mask = 64'h0000033F00003CC3;
defparam \fir|Add12~81 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X19_Y8_N0
cyclonev_lcell_comb \fir|Add6~209 (
// Equation(s):
// \fir|Add6~209_sumout  = SUM(( !\fir|multiplied_data[8][20]  $ (!\fir|multiplied_data[10][20]  $ (\fir|multiplied_data[9][20] )) ) + ( \fir|Add6~207  ) + ( \fir|Add6~206  ))
// \fir|Add6~210  = CARRY(( !\fir|multiplied_data[8][20]  $ (!\fir|multiplied_data[10][20]  $ (\fir|multiplied_data[9][20] )) ) + ( \fir|Add6~207  ) + ( \fir|Add6~206  ))
// \fir|Add6~211  = SHARE((!\fir|multiplied_data[8][20]  & (\fir|multiplied_data[10][20]  & \fir|multiplied_data[9][20] )) # (\fir|multiplied_data[8][20]  & ((\fir|multiplied_data[9][20] ) # (\fir|multiplied_data[10][20] ))))

	.dataa(gnd),
	.datab(!\fir|multiplied_data[8][20] ),
	.datac(!\fir|multiplied_data[10][20] ),
	.datad(!\fir|multiplied_data[9][20] ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir|Add6~206 ),
	.sharein(\fir|Add6~207 ),
	.combout(),
	.sumout(\fir|Add6~209_sumout ),
	.cout(\fir|Add6~210 ),
	.shareout(\fir|Add6~211 ));
// synopsys translate_off
defparam \fir|Add6~209 .extended_lut = "off";
defparam \fir|Add6~209 .lut_mask = 64'h0000033F00003CC3;
defparam \fir|Add6~209 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X22_Y6_N0
cyclonev_lcell_comb \fir|Add6~81 (
// Equation(s):
// \fir|Add6~81_sumout  = SUM(( !\fir|Add10~81_sumout  $ (!\fir|Add12~81_sumout  $ (\fir|Add6~209_sumout )) ) + ( \fir|Add6~79  ) + ( \fir|Add6~78  ))
// \fir|Add6~82  = CARRY(( !\fir|Add10~81_sumout  $ (!\fir|Add12~81_sumout  $ (\fir|Add6~209_sumout )) ) + ( \fir|Add6~79  ) + ( \fir|Add6~78  ))
// \fir|Add6~83  = SHARE((!\fir|Add10~81_sumout  & (\fir|Add12~81_sumout  & \fir|Add6~209_sumout )) # (\fir|Add10~81_sumout  & ((\fir|Add6~209_sumout ) # (\fir|Add12~81_sumout ))))

	.dataa(gnd),
	.datab(!\fir|Add10~81_sumout ),
	.datac(!\fir|Add12~81_sumout ),
	.datad(!\fir|Add6~209_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir|Add6~78 ),
	.sharein(\fir|Add6~79 ),
	.combout(),
	.sumout(\fir|Add6~81_sumout ),
	.cout(\fir|Add6~82 ),
	.shareout(\fir|Add6~83 ));
// synopsys translate_off
defparam \fir|Add6~81 .extended_lut = "off";
defparam \fir|Add6~81 .lut_mask = 64'h0000033F00003CC3;
defparam \fir|Add6~81 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X22_Y6_N1
dffeas \fir|o_fir_data[20] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\fir|Add6~81_sumout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir|o_fir_data [20]),
	.prn(vcc));
// synopsys translate_off
defparam \fir|o_fir_data[20] .is_wysiwyg = "true";
defparam \fir|o_fir_data[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y8_N3
cyclonev_lcell_comb \fir|Add6~213 (
// Equation(s):
// \fir|Add6~213_sumout  = SUM(( !\fir|multiplied_data[9][21]  $ (!\fir|multiplied_data[10][21]  $ (\fir|multiplied_data[8][21] )) ) + ( \fir|Add6~211  ) + ( \fir|Add6~210  ))
// \fir|Add6~214  = CARRY(( !\fir|multiplied_data[9][21]  $ (!\fir|multiplied_data[10][21]  $ (\fir|multiplied_data[8][21] )) ) + ( \fir|Add6~211  ) + ( \fir|Add6~210  ))
// \fir|Add6~215  = SHARE((!\fir|multiplied_data[9][21]  & (\fir|multiplied_data[10][21]  & \fir|multiplied_data[8][21] )) # (\fir|multiplied_data[9][21]  & ((\fir|multiplied_data[8][21] ) # (\fir|multiplied_data[10][21] ))))

	.dataa(!\fir|multiplied_data[9][21] ),
	.datab(gnd),
	.datac(!\fir|multiplied_data[10][21] ),
	.datad(!\fir|multiplied_data[8][21] ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir|Add6~210 ),
	.sharein(\fir|Add6~211 ),
	.combout(),
	.sumout(\fir|Add6~213_sumout ),
	.cout(\fir|Add6~214 ),
	.shareout(\fir|Add6~215 ));
// synopsys translate_off
defparam \fir|Add6~213 .extended_lut = "off";
defparam \fir|Add6~213 .lut_mask = 64'h0000055F00005AA5;
defparam \fir|Add6~213 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N3
cyclonev_lcell_comb \fir|Add12~213 (
// Equation(s):
// \fir|Add12~213_sumout  = SUM(( !\fir|multiplied_data[14][21]  $ (!\fir|multiplied_data[15][21]  $ (\fir|Add0~mac_pl[0][21] )) ) + ( \fir|Add12~211  ) + ( \fir|Add12~210  ))
// \fir|Add12~214  = CARRY(( !\fir|multiplied_data[14][21]  $ (!\fir|multiplied_data[15][21]  $ (\fir|Add0~mac_pl[0][21] )) ) + ( \fir|Add12~211  ) + ( \fir|Add12~210  ))
// \fir|Add12~215  = SHARE((!\fir|multiplied_data[14][21]  & (\fir|multiplied_data[15][21]  & \fir|Add0~mac_pl[0][21] )) # (\fir|multiplied_data[14][21]  & ((\fir|Add0~mac_pl[0][21] ) # (\fir|multiplied_data[15][21] ))))

	.dataa(!\fir|multiplied_data[14][21] ),
	.datab(gnd),
	.datac(!\fir|multiplied_data[15][21] ),
	.datad(!\fir|Add0~mac_pl[0][21] ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir|Add12~210 ),
	.sharein(\fir|Add12~211 ),
	.combout(),
	.sumout(\fir|Add12~213_sumout ),
	.cout(\fir|Add12~214 ),
	.shareout(\fir|Add12~215 ));
// synopsys translate_off
defparam \fir|Add12~213 .extended_lut = "off";
defparam \fir|Add12~213 .lut_mask = 64'h0000055F00005AA5;
defparam \fir|Add12~213 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X21_Y12_N3
cyclonev_lcell_comb \fir|Add4~85 (
// Equation(s):
// \fir|Add4~85_sumout  = SUM(( !\fir|multiplied_data[7][21]  $ (!\fir|multiplied_data[5][21]  $ (\fir|multiplied_data[6][21] )) ) + ( \fir|Add4~83  ) + ( \fir|Add4~82  ))
// \fir|Add4~86  = CARRY(( !\fir|multiplied_data[7][21]  $ (!\fir|multiplied_data[5][21]  $ (\fir|multiplied_data[6][21] )) ) + ( \fir|Add4~83  ) + ( \fir|Add4~82  ))
// \fir|Add4~87  = SHARE((!\fir|multiplied_data[7][21]  & (\fir|multiplied_data[5][21]  & \fir|multiplied_data[6][21] )) # (\fir|multiplied_data[7][21]  & ((\fir|multiplied_data[6][21] ) # (\fir|multiplied_data[5][21] ))))

	.dataa(gnd),
	.datab(!\fir|multiplied_data[7][21] ),
	.datac(!\fir|multiplied_data[5][21] ),
	.datad(!\fir|multiplied_data[6][21] ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir|Add4~82 ),
	.sharein(\fir|Add4~83 ),
	.combout(),
	.sumout(\fir|Add4~85_sumout ),
	.cout(\fir|Add4~86 ),
	.shareout(\fir|Add4~87 ));
// synopsys translate_off
defparam \fir|Add4~85 .extended_lut = "off";
defparam \fir|Add4~85 .lut_mask = 64'h0000033F00003CC3;
defparam \fir|Add4~85 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X19_Y14_N3
cyclonev_lcell_comb \fir|Add1~85 (
// Equation(s):
// \fir|Add1~85_sumout  = SUM(( !\fir|multiplied_data[2][21]  $ (!\fir|multiplied_data[4][21]  $ (\fir|multiplied_data[3][21] )) ) + ( \fir|Add1~83  ) + ( \fir|Add1~82  ))
// \fir|Add1~86  = CARRY(( !\fir|multiplied_data[2][21]  $ (!\fir|multiplied_data[4][21]  $ (\fir|multiplied_data[3][21] )) ) + ( \fir|Add1~83  ) + ( \fir|Add1~82  ))
// \fir|Add1~87  = SHARE((!\fir|multiplied_data[2][21]  & (\fir|multiplied_data[4][21]  & \fir|multiplied_data[3][21] )) # (\fir|multiplied_data[2][21]  & ((\fir|multiplied_data[3][21] ) # (\fir|multiplied_data[4][21] ))))

	.dataa(!\fir|multiplied_data[2][21] ),
	.datab(gnd),
	.datac(!\fir|multiplied_data[4][21] ),
	.datad(!\fir|multiplied_data[3][21] ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir|Add1~82 ),
	.sharein(\fir|Add1~83 ),
	.combout(),
	.sumout(\fir|Add1~85_sumout ),
	.cout(\fir|Add1~86 ),
	.shareout(\fir|Add1~87 ));
// synopsys translate_off
defparam \fir|Add1~85 .extended_lut = "off";
defparam \fir|Add1~85 .lut_mask = 64'h0000055F00005AA5;
defparam \fir|Add1~85 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X22_Y10_N3
cyclonev_lcell_comb \fir|Add12~85 (
// Equation(s):
// \fir|Add12~85_sumout  = SUM(( !\fir|Add12~213_sumout  $ (!\fir|Add4~85_sumout  $ (\fir|Add1~85_sumout )) ) + ( \fir|Add12~83  ) + ( \fir|Add12~82  ))
// \fir|Add12~86  = CARRY(( !\fir|Add12~213_sumout  $ (!\fir|Add4~85_sumout  $ (\fir|Add1~85_sumout )) ) + ( \fir|Add12~83  ) + ( \fir|Add12~82  ))
// \fir|Add12~87  = SHARE((!\fir|Add12~213_sumout  & (\fir|Add4~85_sumout  & \fir|Add1~85_sumout )) # (\fir|Add12~213_sumout  & ((\fir|Add1~85_sumout ) # (\fir|Add4~85_sumout ))))

	.dataa(!\fir|Add12~213_sumout ),
	.datab(gnd),
	.datac(!\fir|Add4~85_sumout ),
	.datad(!\fir|Add1~85_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir|Add12~82 ),
	.sharein(\fir|Add12~83 ),
	.combout(),
	.sumout(\fir|Add12~85_sumout ),
	.cout(\fir|Add12~86 ),
	.shareout(\fir|Add12~87 ));
// synopsys translate_off
defparam \fir|Add12~85 .extended_lut = "off";
defparam \fir|Add12~85 .lut_mask = 64'h0000055F00005AA5;
defparam \fir|Add12~85 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X21_Y6_N3
cyclonev_lcell_comb \fir|Add10~85 (
// Equation(s):
// \fir|Add10~85_sumout  = SUM(( !\fir|multiplied_data[13][21]  $ (!\fir|multiplied_data[12][21]  $ (\fir|multiplied_data[11][21] )) ) + ( \fir|Add10~83  ) + ( \fir|Add10~82  ))
// \fir|Add10~86  = CARRY(( !\fir|multiplied_data[13][21]  $ (!\fir|multiplied_data[12][21]  $ (\fir|multiplied_data[11][21] )) ) + ( \fir|Add10~83  ) + ( \fir|Add10~82  ))
// \fir|Add10~87  = SHARE((!\fir|multiplied_data[13][21]  & (\fir|multiplied_data[12][21]  & \fir|multiplied_data[11][21] )) # (\fir|multiplied_data[13][21]  & ((\fir|multiplied_data[11][21] ) # (\fir|multiplied_data[12][21] ))))

	.dataa(gnd),
	.datab(!\fir|multiplied_data[13][21] ),
	.datac(!\fir|multiplied_data[12][21] ),
	.datad(!\fir|multiplied_data[11][21] ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir|Add10~82 ),
	.sharein(\fir|Add10~83 ),
	.combout(),
	.sumout(\fir|Add10~85_sumout ),
	.cout(\fir|Add10~86 ),
	.shareout(\fir|Add10~87 ));
// synopsys translate_off
defparam \fir|Add10~85 .extended_lut = "off";
defparam \fir|Add10~85 .lut_mask = 64'h0000033F00003CC3;
defparam \fir|Add10~85 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X22_Y6_N3
cyclonev_lcell_comb \fir|Add6~85 (
// Equation(s):
// \fir|Add6~85_sumout  = SUM(( !\fir|Add6~213_sumout  $ (!\fir|Add12~85_sumout  $ (\fir|Add10~85_sumout )) ) + ( \fir|Add6~83  ) + ( \fir|Add6~82  ))
// \fir|Add6~86  = CARRY(( !\fir|Add6~213_sumout  $ (!\fir|Add12~85_sumout  $ (\fir|Add10~85_sumout )) ) + ( \fir|Add6~83  ) + ( \fir|Add6~82  ))
// \fir|Add6~87  = SHARE((!\fir|Add6~213_sumout  & (\fir|Add12~85_sumout  & \fir|Add10~85_sumout )) # (\fir|Add6~213_sumout  & ((\fir|Add10~85_sumout ) # (\fir|Add12~85_sumout ))))

	.dataa(!\fir|Add6~213_sumout ),
	.datab(gnd),
	.datac(!\fir|Add12~85_sumout ),
	.datad(!\fir|Add10~85_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir|Add6~82 ),
	.sharein(\fir|Add6~83 ),
	.combout(),
	.sumout(\fir|Add6~85_sumout ),
	.cout(\fir|Add6~86 ),
	.shareout(\fir|Add6~87 ));
// synopsys translate_off
defparam \fir|Add6~85 .extended_lut = "off";
defparam \fir|Add6~85 .lut_mask = 64'h0000055F00005AA5;
defparam \fir|Add6~85 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X22_Y6_N4
dffeas \fir|o_fir_data[21] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\fir|Add6~85_sumout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir|o_fir_data [21]),
	.prn(vcc));
// synopsys translate_off
defparam \fir|o_fir_data[21] .is_wysiwyg = "true";
defparam \fir|o_fir_data[21] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y6_N6
cyclonev_lcell_comb \fir|Add10~89 (
// Equation(s):
// \fir|Add10~89_sumout  = SUM(( !\fir|multiplied_data[12][22]  $ (!\fir|multiplied_data[11][22]  $ (\fir|multiplied_data[13][22] )) ) + ( \fir|Add10~87  ) + ( \fir|Add10~86  ))
// \fir|Add10~90  = CARRY(( !\fir|multiplied_data[12][22]  $ (!\fir|multiplied_data[11][22]  $ (\fir|multiplied_data[13][22] )) ) + ( \fir|Add10~87  ) + ( \fir|Add10~86  ))
// \fir|Add10~91  = SHARE((!\fir|multiplied_data[12][22]  & (\fir|multiplied_data[11][22]  & \fir|multiplied_data[13][22] )) # (\fir|multiplied_data[12][22]  & ((\fir|multiplied_data[13][22] ) # (\fir|multiplied_data[11][22] ))))

	.dataa(gnd),
	.datab(!\fir|multiplied_data[12][22] ),
	.datac(!\fir|multiplied_data[11][22] ),
	.datad(!\fir|multiplied_data[13][22] ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir|Add10~86 ),
	.sharein(\fir|Add10~87 ),
	.combout(),
	.sumout(\fir|Add10~89_sumout ),
	.cout(\fir|Add10~90 ),
	.shareout(\fir|Add10~91 ));
// synopsys translate_off
defparam \fir|Add10~89 .extended_lut = "off";
defparam \fir|Add10~89 .lut_mask = 64'h0000033F00003CC3;
defparam \fir|Add10~89 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X21_Y12_N6
cyclonev_lcell_comb \fir|Add4~89 (
// Equation(s):
// \fir|Add4~89_sumout  = SUM(( !\fir|multiplied_data[6][22]  $ (!\fir|multiplied_data[5][22]  $ (\fir|multiplied_data[7][22] )) ) + ( \fir|Add4~87  ) + ( \fir|Add4~86  ))
// \fir|Add4~90  = CARRY(( !\fir|multiplied_data[6][22]  $ (!\fir|multiplied_data[5][22]  $ (\fir|multiplied_data[7][22] )) ) + ( \fir|Add4~87  ) + ( \fir|Add4~86  ))
// \fir|Add4~91  = SHARE((!\fir|multiplied_data[6][22]  & (\fir|multiplied_data[5][22]  & \fir|multiplied_data[7][22] )) # (\fir|multiplied_data[6][22]  & ((\fir|multiplied_data[7][22] ) # (\fir|multiplied_data[5][22] ))))

	.dataa(gnd),
	.datab(!\fir|multiplied_data[6][22] ),
	.datac(!\fir|multiplied_data[5][22] ),
	.datad(!\fir|multiplied_data[7][22] ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir|Add4~86 ),
	.sharein(\fir|Add4~87 ),
	.combout(),
	.sumout(\fir|Add4~89_sumout ),
	.cout(\fir|Add4~90 ),
	.shareout(\fir|Add4~91 ));
// synopsys translate_off
defparam \fir|Add4~89 .extended_lut = "off";
defparam \fir|Add4~89 .lut_mask = 64'h0000033F00003CC3;
defparam \fir|Add4~89 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N6
cyclonev_lcell_comb \fir|Add12~217 (
// Equation(s):
// \fir|Add12~217_sumout  = SUM(( !\fir|multiplied_data[14][22]  $ (!\fir|multiplied_data[15][22]  $ (\fir|Add0~mac_pl[0][22] )) ) + ( \fir|Add12~215  ) + ( \fir|Add12~214  ))
// \fir|Add12~218  = CARRY(( !\fir|multiplied_data[14][22]  $ (!\fir|multiplied_data[15][22]  $ (\fir|Add0~mac_pl[0][22] )) ) + ( \fir|Add12~215  ) + ( \fir|Add12~214  ))
// \fir|Add12~219  = SHARE((!\fir|multiplied_data[14][22]  & (\fir|multiplied_data[15][22]  & \fir|Add0~mac_pl[0][22] )) # (\fir|multiplied_data[14][22]  & ((\fir|Add0~mac_pl[0][22] ) # (\fir|multiplied_data[15][22] ))))

	.dataa(gnd),
	.datab(!\fir|multiplied_data[14][22] ),
	.datac(!\fir|multiplied_data[15][22] ),
	.datad(!\fir|Add0~mac_pl[0][22] ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir|Add12~214 ),
	.sharein(\fir|Add12~215 ),
	.combout(),
	.sumout(\fir|Add12~217_sumout ),
	.cout(\fir|Add12~218 ),
	.shareout(\fir|Add12~219 ));
// synopsys translate_off
defparam \fir|Add12~217 .extended_lut = "off";
defparam \fir|Add12~217 .lut_mask = 64'h0000033F00003CC3;
defparam \fir|Add12~217 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X19_Y14_N6
cyclonev_lcell_comb \fir|Add1~89 (
// Equation(s):
// \fir|Add1~89_sumout  = SUM(( !\fir|multiplied_data[4][22]  $ (!\fir|multiplied_data[3][22]  $ (\fir|multiplied_data[2][22] )) ) + ( \fir|Add1~87  ) + ( \fir|Add1~86  ))
// \fir|Add1~90  = CARRY(( !\fir|multiplied_data[4][22]  $ (!\fir|multiplied_data[3][22]  $ (\fir|multiplied_data[2][22] )) ) + ( \fir|Add1~87  ) + ( \fir|Add1~86  ))
// \fir|Add1~91  = SHARE((!\fir|multiplied_data[4][22]  & (\fir|multiplied_data[3][22]  & \fir|multiplied_data[2][22] )) # (\fir|multiplied_data[4][22]  & ((\fir|multiplied_data[2][22] ) # (\fir|multiplied_data[3][22] ))))

	.dataa(gnd),
	.datab(!\fir|multiplied_data[4][22] ),
	.datac(!\fir|multiplied_data[3][22] ),
	.datad(!\fir|multiplied_data[2][22] ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir|Add1~86 ),
	.sharein(\fir|Add1~87 ),
	.combout(),
	.sumout(\fir|Add1~89_sumout ),
	.cout(\fir|Add1~90 ),
	.shareout(\fir|Add1~91 ));
// synopsys translate_off
defparam \fir|Add1~89 .extended_lut = "off";
defparam \fir|Add1~89 .lut_mask = 64'h0000033F00003CC3;
defparam \fir|Add1~89 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X22_Y10_N6
cyclonev_lcell_comb \fir|Add12~89 (
// Equation(s):
// \fir|Add12~89_sumout  = SUM(( !\fir|Add4~89_sumout  $ (!\fir|Add12~217_sumout  $ (\fir|Add1~89_sumout )) ) + ( \fir|Add12~87  ) + ( \fir|Add12~86  ))
// \fir|Add12~90  = CARRY(( !\fir|Add4~89_sumout  $ (!\fir|Add12~217_sumout  $ (\fir|Add1~89_sumout )) ) + ( \fir|Add12~87  ) + ( \fir|Add12~86  ))
// \fir|Add12~91  = SHARE((!\fir|Add4~89_sumout  & (\fir|Add12~217_sumout  & \fir|Add1~89_sumout )) # (\fir|Add4~89_sumout  & ((\fir|Add1~89_sumout ) # (\fir|Add12~217_sumout ))))

	.dataa(!\fir|Add4~89_sumout ),
	.datab(gnd),
	.datac(!\fir|Add12~217_sumout ),
	.datad(!\fir|Add1~89_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir|Add12~86 ),
	.sharein(\fir|Add12~87 ),
	.combout(),
	.sumout(\fir|Add12~89_sumout ),
	.cout(\fir|Add12~90 ),
	.shareout(\fir|Add12~91 ));
// synopsys translate_off
defparam \fir|Add12~89 .extended_lut = "off";
defparam \fir|Add12~89 .lut_mask = 64'h0000055F00005AA5;
defparam \fir|Add12~89 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X19_Y8_N6
cyclonev_lcell_comb \fir|Add6~217 (
// Equation(s):
// \fir|Add6~217_sumout  = SUM(( !\fir|multiplied_data[10][22]  $ (!\fir|multiplied_data[9][22]  $ (\fir|multiplied_data[8][22] )) ) + ( \fir|Add6~215  ) + ( \fir|Add6~214  ))
// \fir|Add6~218  = CARRY(( !\fir|multiplied_data[10][22]  $ (!\fir|multiplied_data[9][22]  $ (\fir|multiplied_data[8][22] )) ) + ( \fir|Add6~215  ) + ( \fir|Add6~214  ))
// \fir|Add6~219  = SHARE((!\fir|multiplied_data[10][22]  & (\fir|multiplied_data[9][22]  & \fir|multiplied_data[8][22] )) # (\fir|multiplied_data[10][22]  & ((\fir|multiplied_data[8][22] ) # (\fir|multiplied_data[9][22] ))))

	.dataa(gnd),
	.datab(!\fir|multiplied_data[10][22] ),
	.datac(!\fir|multiplied_data[9][22] ),
	.datad(!\fir|multiplied_data[8][22] ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir|Add6~214 ),
	.sharein(\fir|Add6~215 ),
	.combout(),
	.sumout(\fir|Add6~217_sumout ),
	.cout(\fir|Add6~218 ),
	.shareout(\fir|Add6~219 ));
// synopsys translate_off
defparam \fir|Add6~217 .extended_lut = "off";
defparam \fir|Add6~217 .lut_mask = 64'h0000033F00003CC3;
defparam \fir|Add6~217 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X22_Y6_N6
cyclonev_lcell_comb \fir|Add6~89 (
// Equation(s):
// \fir|Add6~89_sumout  = SUM(( !\fir|Add10~89_sumout  $ (!\fir|Add12~89_sumout  $ (\fir|Add6~217_sumout )) ) + ( \fir|Add6~87  ) + ( \fir|Add6~86  ))
// \fir|Add6~90  = CARRY(( !\fir|Add10~89_sumout  $ (!\fir|Add12~89_sumout  $ (\fir|Add6~217_sumout )) ) + ( \fir|Add6~87  ) + ( \fir|Add6~86  ))
// \fir|Add6~91  = SHARE((!\fir|Add10~89_sumout  & (\fir|Add12~89_sumout  & \fir|Add6~217_sumout )) # (\fir|Add10~89_sumout  & ((\fir|Add6~217_sumout ) # (\fir|Add12~89_sumout ))))

	.dataa(!\fir|Add10~89_sumout ),
	.datab(gnd),
	.datac(!\fir|Add12~89_sumout ),
	.datad(!\fir|Add6~217_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir|Add6~86 ),
	.sharein(\fir|Add6~87 ),
	.combout(),
	.sumout(\fir|Add6~89_sumout ),
	.cout(\fir|Add6~90 ),
	.shareout(\fir|Add6~91 ));
// synopsys translate_off
defparam \fir|Add6~89 .extended_lut = "off";
defparam \fir|Add6~89 .lut_mask = 64'h0000055F00005AA5;
defparam \fir|Add6~89 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X22_Y6_N7
dffeas \fir|o_fir_data[22] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\fir|Add6~89_sumout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir|o_fir_data [22]),
	.prn(vcc));
// synopsys translate_off
defparam \fir|o_fir_data[22] .is_wysiwyg = "true";
defparam \fir|o_fir_data[22] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y6_N9
cyclonev_lcell_comb \fir|Add10~93 (
// Equation(s):
// \fir|Add10~93_sumout  = SUM(( !\fir|multiplied_data[12][23]  $ (!\fir|multiplied_data[13][23]  $ (\fir|multiplied_data[11][23] )) ) + ( \fir|Add10~91  ) + ( \fir|Add10~90  ))
// \fir|Add10~94  = CARRY(( !\fir|multiplied_data[12][23]  $ (!\fir|multiplied_data[13][23]  $ (\fir|multiplied_data[11][23] )) ) + ( \fir|Add10~91  ) + ( \fir|Add10~90  ))
// \fir|Add10~95  = SHARE((!\fir|multiplied_data[12][23]  & (\fir|multiplied_data[13][23]  & \fir|multiplied_data[11][23] )) # (\fir|multiplied_data[12][23]  & ((\fir|multiplied_data[11][23] ) # (\fir|multiplied_data[13][23] ))))

	.dataa(!\fir|multiplied_data[12][23] ),
	.datab(gnd),
	.datac(!\fir|multiplied_data[13][23] ),
	.datad(!\fir|multiplied_data[11][23] ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir|Add10~90 ),
	.sharein(\fir|Add10~91 ),
	.combout(),
	.sumout(\fir|Add10~93_sumout ),
	.cout(\fir|Add10~94 ),
	.shareout(\fir|Add10~95 ));
// synopsys translate_off
defparam \fir|Add10~93 .extended_lut = "off";
defparam \fir|Add10~93 .lut_mask = 64'h0000055F00005AA5;
defparam \fir|Add10~93 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X21_Y12_N9
cyclonev_lcell_comb \fir|Add4~93 (
// Equation(s):
// \fir|Add4~93_sumout  = SUM(( !\fir|multiplied_data[5][23]  $ (!\fir|multiplied_data[7][23]  $ (\fir|multiplied_data[6][23] )) ) + ( \fir|Add4~91  ) + ( \fir|Add4~90  ))
// \fir|Add4~94  = CARRY(( !\fir|multiplied_data[5][23]  $ (!\fir|multiplied_data[7][23]  $ (\fir|multiplied_data[6][23] )) ) + ( \fir|Add4~91  ) + ( \fir|Add4~90  ))
// \fir|Add4~95  = SHARE((!\fir|multiplied_data[5][23]  & (\fir|multiplied_data[7][23]  & \fir|multiplied_data[6][23] )) # (\fir|multiplied_data[5][23]  & ((\fir|multiplied_data[6][23] ) # (\fir|multiplied_data[7][23] ))))

	.dataa(!\fir|multiplied_data[5][23] ),
	.datab(gnd),
	.datac(!\fir|multiplied_data[7][23] ),
	.datad(!\fir|multiplied_data[6][23] ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir|Add4~90 ),
	.sharein(\fir|Add4~91 ),
	.combout(),
	.sumout(\fir|Add4~93_sumout ),
	.cout(\fir|Add4~94 ),
	.shareout(\fir|Add4~95 ));
// synopsys translate_off
defparam \fir|Add4~93 .extended_lut = "off";
defparam \fir|Add4~93 .lut_mask = 64'h0000055F00005AA5;
defparam \fir|Add4~93 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N9
cyclonev_lcell_comb \fir|Add12~221 (
// Equation(s):
// \fir|Add12~221_sumout  = SUM(( !\fir|multiplied_data[15][23]  $ (!\fir|Add0~mac_pl[0][23]  $ (\fir|multiplied_data[14][23] )) ) + ( \fir|Add12~219  ) + ( \fir|Add12~218  ))
// \fir|Add12~222  = CARRY(( !\fir|multiplied_data[15][23]  $ (!\fir|Add0~mac_pl[0][23]  $ (\fir|multiplied_data[14][23] )) ) + ( \fir|Add12~219  ) + ( \fir|Add12~218  ))
// \fir|Add12~223  = SHARE((!\fir|multiplied_data[15][23]  & (\fir|Add0~mac_pl[0][23]  & \fir|multiplied_data[14][23] )) # (\fir|multiplied_data[15][23]  & ((\fir|multiplied_data[14][23] ) # (\fir|Add0~mac_pl[0][23] ))))

	.dataa(!\fir|multiplied_data[15][23] ),
	.datab(gnd),
	.datac(!\fir|Add0~mac_pl[0][23] ),
	.datad(!\fir|multiplied_data[14][23] ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir|Add12~218 ),
	.sharein(\fir|Add12~219 ),
	.combout(),
	.sumout(\fir|Add12~221_sumout ),
	.cout(\fir|Add12~222 ),
	.shareout(\fir|Add12~223 ));
// synopsys translate_off
defparam \fir|Add12~221 .extended_lut = "off";
defparam \fir|Add12~221 .lut_mask = 64'h0000055F00005AA5;
defparam \fir|Add12~221 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X19_Y14_N9
cyclonev_lcell_comb \fir|Add1~93 (
// Equation(s):
// \fir|Add1~93_sumout  = SUM(( !\fir|multiplied_data[4][23]  $ (!\fir|multiplied_data[3][23]  $ (\fir|multiplied_data[2][23] )) ) + ( \fir|Add1~91  ) + ( \fir|Add1~90  ))
// \fir|Add1~94  = CARRY(( !\fir|multiplied_data[4][23]  $ (!\fir|multiplied_data[3][23]  $ (\fir|multiplied_data[2][23] )) ) + ( \fir|Add1~91  ) + ( \fir|Add1~90  ))
// \fir|Add1~95  = SHARE((!\fir|multiplied_data[4][23]  & (\fir|multiplied_data[3][23]  & \fir|multiplied_data[2][23] )) # (\fir|multiplied_data[4][23]  & ((\fir|multiplied_data[2][23] ) # (\fir|multiplied_data[3][23] ))))

	.dataa(!\fir|multiplied_data[4][23] ),
	.datab(gnd),
	.datac(!\fir|multiplied_data[3][23] ),
	.datad(!\fir|multiplied_data[2][23] ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir|Add1~90 ),
	.sharein(\fir|Add1~91 ),
	.combout(),
	.sumout(\fir|Add1~93_sumout ),
	.cout(\fir|Add1~94 ),
	.shareout(\fir|Add1~95 ));
// synopsys translate_off
defparam \fir|Add1~93 .extended_lut = "off";
defparam \fir|Add1~93 .lut_mask = 64'h0000055F00005AA5;
defparam \fir|Add1~93 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X22_Y10_N9
cyclonev_lcell_comb \fir|Add12~93 (
// Equation(s):
// \fir|Add12~93_sumout  = SUM(( !\fir|Add4~93_sumout  $ (!\fir|Add12~221_sumout  $ (\fir|Add1~93_sumout )) ) + ( \fir|Add12~91  ) + ( \fir|Add12~90  ))
// \fir|Add12~94  = CARRY(( !\fir|Add4~93_sumout  $ (!\fir|Add12~221_sumout  $ (\fir|Add1~93_sumout )) ) + ( \fir|Add12~91  ) + ( \fir|Add12~90  ))
// \fir|Add12~95  = SHARE((!\fir|Add4~93_sumout  & (\fir|Add12~221_sumout  & \fir|Add1~93_sumout )) # (\fir|Add4~93_sumout  & ((\fir|Add1~93_sumout ) # (\fir|Add12~221_sumout ))))

	.dataa(gnd),
	.datab(!\fir|Add4~93_sumout ),
	.datac(!\fir|Add12~221_sumout ),
	.datad(!\fir|Add1~93_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir|Add12~90 ),
	.sharein(\fir|Add12~91 ),
	.combout(),
	.sumout(\fir|Add12~93_sumout ),
	.cout(\fir|Add12~94 ),
	.shareout(\fir|Add12~95 ));
// synopsys translate_off
defparam \fir|Add12~93 .extended_lut = "off";
defparam \fir|Add12~93 .lut_mask = 64'h0000033F00003CC3;
defparam \fir|Add12~93 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X19_Y8_N9
cyclonev_lcell_comb \fir|Add6~221 (
// Equation(s):
// \fir|Add6~221_sumout  = SUM(( !\fir|multiplied_data[8][23]  $ (!\fir|multiplied_data[9][23]  $ (\fir|multiplied_data[10][23] )) ) + ( \fir|Add6~219  ) + ( \fir|Add6~218  ))
// \fir|Add6~222  = CARRY(( !\fir|multiplied_data[8][23]  $ (!\fir|multiplied_data[9][23]  $ (\fir|multiplied_data[10][23] )) ) + ( \fir|Add6~219  ) + ( \fir|Add6~218  ))
// \fir|Add6~223  = SHARE((!\fir|multiplied_data[8][23]  & (\fir|multiplied_data[9][23]  & \fir|multiplied_data[10][23] )) # (\fir|multiplied_data[8][23]  & ((\fir|multiplied_data[10][23] ) # (\fir|multiplied_data[9][23] ))))

	.dataa(!\fir|multiplied_data[8][23] ),
	.datab(gnd),
	.datac(!\fir|multiplied_data[9][23] ),
	.datad(!\fir|multiplied_data[10][23] ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir|Add6~218 ),
	.sharein(\fir|Add6~219 ),
	.combout(),
	.sumout(\fir|Add6~221_sumout ),
	.cout(\fir|Add6~222 ),
	.shareout(\fir|Add6~223 ));
// synopsys translate_off
defparam \fir|Add6~221 .extended_lut = "off";
defparam \fir|Add6~221 .lut_mask = 64'h0000055F00005AA5;
defparam \fir|Add6~221 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X22_Y6_N9
cyclonev_lcell_comb \fir|Add6~93 (
// Equation(s):
// \fir|Add6~93_sumout  = SUM(( !\fir|Add10~93_sumout  $ (!\fir|Add12~93_sumout  $ (\fir|Add6~221_sumout )) ) + ( \fir|Add6~91  ) + ( \fir|Add6~90  ))
// \fir|Add6~94  = CARRY(( !\fir|Add10~93_sumout  $ (!\fir|Add12~93_sumout  $ (\fir|Add6~221_sumout )) ) + ( \fir|Add6~91  ) + ( \fir|Add6~90  ))
// \fir|Add6~95  = SHARE((!\fir|Add10~93_sumout  & (\fir|Add12~93_sumout  & \fir|Add6~221_sumout )) # (\fir|Add10~93_sumout  & ((\fir|Add6~221_sumout ) # (\fir|Add12~93_sumout ))))

	.dataa(gnd),
	.datab(!\fir|Add10~93_sumout ),
	.datac(!\fir|Add12~93_sumout ),
	.datad(!\fir|Add6~221_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir|Add6~90 ),
	.sharein(\fir|Add6~91 ),
	.combout(),
	.sumout(\fir|Add6~93_sumout ),
	.cout(\fir|Add6~94 ),
	.shareout(\fir|Add6~95 ));
// synopsys translate_off
defparam \fir|Add6~93 .extended_lut = "off";
defparam \fir|Add6~93 .lut_mask = 64'h0000033F00003CC3;
defparam \fir|Add6~93 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X22_Y6_N10
dffeas \fir|o_fir_data[23] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\fir|Add6~93_sumout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir|o_fir_data [23]),
	.prn(vcc));
// synopsys translate_off
defparam \fir|o_fir_data[23] .is_wysiwyg = "true";
defparam \fir|o_fir_data[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y14_N12
cyclonev_lcell_comb \fir|Add1~97 (
// Equation(s):
// \fir|Add1~97_sumout  = SUM(( !\fir|multiplied_data[4][24]  $ (!\fir|multiplied_data[3][24]  $ (\fir|multiplied_data[2][24] )) ) + ( \fir|Add1~95  ) + ( \fir|Add1~94  ))
// \fir|Add1~98  = CARRY(( !\fir|multiplied_data[4][24]  $ (!\fir|multiplied_data[3][24]  $ (\fir|multiplied_data[2][24] )) ) + ( \fir|Add1~95  ) + ( \fir|Add1~94  ))
// \fir|Add1~99  = SHARE((!\fir|multiplied_data[4][24]  & (\fir|multiplied_data[3][24]  & \fir|multiplied_data[2][24] )) # (\fir|multiplied_data[4][24]  & ((\fir|multiplied_data[2][24] ) # (\fir|multiplied_data[3][24] ))))

	.dataa(gnd),
	.datab(!\fir|multiplied_data[4][24] ),
	.datac(!\fir|multiplied_data[3][24] ),
	.datad(!\fir|multiplied_data[2][24] ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir|Add1~94 ),
	.sharein(\fir|Add1~95 ),
	.combout(),
	.sumout(\fir|Add1~97_sumout ),
	.cout(\fir|Add1~98 ),
	.shareout(\fir|Add1~99 ));
// synopsys translate_off
defparam \fir|Add1~97 .extended_lut = "off";
defparam \fir|Add1~97 .lut_mask = 64'h0000033F00003CC3;
defparam \fir|Add1~97 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X21_Y12_N12
cyclonev_lcell_comb \fir|Add4~97 (
// Equation(s):
// \fir|Add4~97_sumout  = SUM(( !\fir|multiplied_data[6][24]  $ (!\fir|multiplied_data[5][24]  $ (\fir|multiplied_data[7][24] )) ) + ( \fir|Add4~95  ) + ( \fir|Add4~94  ))
// \fir|Add4~98  = CARRY(( !\fir|multiplied_data[6][24]  $ (!\fir|multiplied_data[5][24]  $ (\fir|multiplied_data[7][24] )) ) + ( \fir|Add4~95  ) + ( \fir|Add4~94  ))
// \fir|Add4~99  = SHARE((!\fir|multiplied_data[6][24]  & (\fir|multiplied_data[5][24]  & \fir|multiplied_data[7][24] )) # (\fir|multiplied_data[6][24]  & ((\fir|multiplied_data[7][24] ) # (\fir|multiplied_data[5][24] ))))

	.dataa(gnd),
	.datab(!\fir|multiplied_data[6][24] ),
	.datac(!\fir|multiplied_data[5][24] ),
	.datad(!\fir|multiplied_data[7][24] ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir|Add4~94 ),
	.sharein(\fir|Add4~95 ),
	.combout(),
	.sumout(\fir|Add4~97_sumout ),
	.cout(\fir|Add4~98 ),
	.shareout(\fir|Add4~99 ));
// synopsys translate_off
defparam \fir|Add4~97 .extended_lut = "off";
defparam \fir|Add4~97 .lut_mask = 64'h0000033F00003CC3;
defparam \fir|Add4~97 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N12
cyclonev_lcell_comb \fir|Add12~225 (
// Equation(s):
// \fir|Add12~225_sumout  = SUM(( !\fir|multiplied_data[14][24]  $ (!\fir|multiplied_data[15][24]  $ (\fir|Add0~mac_pl[0][24] )) ) + ( \fir|Add12~223  ) + ( \fir|Add12~222  ))
// \fir|Add12~226  = CARRY(( !\fir|multiplied_data[14][24]  $ (!\fir|multiplied_data[15][24]  $ (\fir|Add0~mac_pl[0][24] )) ) + ( \fir|Add12~223  ) + ( \fir|Add12~222  ))
// \fir|Add12~227  = SHARE((!\fir|multiplied_data[14][24]  & (\fir|multiplied_data[15][24]  & \fir|Add0~mac_pl[0][24] )) # (\fir|multiplied_data[14][24]  & ((\fir|Add0~mac_pl[0][24] ) # (\fir|multiplied_data[15][24] ))))

	.dataa(gnd),
	.datab(!\fir|multiplied_data[14][24] ),
	.datac(!\fir|multiplied_data[15][24] ),
	.datad(!\fir|Add0~mac_pl[0][24] ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir|Add12~222 ),
	.sharein(\fir|Add12~223 ),
	.combout(),
	.sumout(\fir|Add12~225_sumout ),
	.cout(\fir|Add12~226 ),
	.shareout(\fir|Add12~227 ));
// synopsys translate_off
defparam \fir|Add12~225 .extended_lut = "off";
defparam \fir|Add12~225 .lut_mask = 64'h0000033F00003CC3;
defparam \fir|Add12~225 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X22_Y10_N12
cyclonev_lcell_comb \fir|Add12~97 (
// Equation(s):
// \fir|Add12~97_sumout  = SUM(( !\fir|Add1~97_sumout  $ (!\fir|Add4~97_sumout  $ (\fir|Add12~225_sumout )) ) + ( \fir|Add12~95  ) + ( \fir|Add12~94  ))
// \fir|Add12~98  = CARRY(( !\fir|Add1~97_sumout  $ (!\fir|Add4~97_sumout  $ (\fir|Add12~225_sumout )) ) + ( \fir|Add12~95  ) + ( \fir|Add12~94  ))
// \fir|Add12~99  = SHARE((!\fir|Add1~97_sumout  & (\fir|Add4~97_sumout  & \fir|Add12~225_sumout )) # (\fir|Add1~97_sumout  & ((\fir|Add12~225_sumout ) # (\fir|Add4~97_sumout ))))

	.dataa(gnd),
	.datab(!\fir|Add1~97_sumout ),
	.datac(!\fir|Add4~97_sumout ),
	.datad(!\fir|Add12~225_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir|Add12~94 ),
	.sharein(\fir|Add12~95 ),
	.combout(),
	.sumout(\fir|Add12~97_sumout ),
	.cout(\fir|Add12~98 ),
	.shareout(\fir|Add12~99 ));
// synopsys translate_off
defparam \fir|Add12~97 .extended_lut = "off";
defparam \fir|Add12~97 .lut_mask = 64'h0000033F00003CC3;
defparam \fir|Add12~97 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X21_Y6_N12
cyclonev_lcell_comb \fir|Add10~97 (
// Equation(s):
// \fir|Add10~97_sumout  = SUM(( !\fir|multiplied_data[12][24]  $ (!\fir|multiplied_data[11][24]  $ (\fir|multiplied_data[13][24] )) ) + ( \fir|Add10~95  ) + ( \fir|Add10~94  ))
// \fir|Add10~98  = CARRY(( !\fir|multiplied_data[12][24]  $ (!\fir|multiplied_data[11][24]  $ (\fir|multiplied_data[13][24] )) ) + ( \fir|Add10~95  ) + ( \fir|Add10~94  ))
// \fir|Add10~99  = SHARE((!\fir|multiplied_data[12][24]  & (\fir|multiplied_data[11][24]  & \fir|multiplied_data[13][24] )) # (\fir|multiplied_data[12][24]  & ((\fir|multiplied_data[13][24] ) # (\fir|multiplied_data[11][24] ))))

	.dataa(!\fir|multiplied_data[12][24] ),
	.datab(gnd),
	.datac(!\fir|multiplied_data[11][24] ),
	.datad(!\fir|multiplied_data[13][24] ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir|Add10~94 ),
	.sharein(\fir|Add10~95 ),
	.combout(),
	.sumout(\fir|Add10~97_sumout ),
	.cout(\fir|Add10~98 ),
	.shareout(\fir|Add10~99 ));
// synopsys translate_off
defparam \fir|Add10~97 .extended_lut = "off";
defparam \fir|Add10~97 .lut_mask = 64'h0000055F00005AA5;
defparam \fir|Add10~97 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X19_Y8_N12
cyclonev_lcell_comb \fir|Add6~225 (
// Equation(s):
// \fir|Add6~225_sumout  = SUM(( !\fir|multiplied_data[9][24]  $ (!\fir|multiplied_data[10][24]  $ (\fir|multiplied_data[8][24] )) ) + ( \fir|Add6~223  ) + ( \fir|Add6~222  ))
// \fir|Add6~226  = CARRY(( !\fir|multiplied_data[9][24]  $ (!\fir|multiplied_data[10][24]  $ (\fir|multiplied_data[8][24] )) ) + ( \fir|Add6~223  ) + ( \fir|Add6~222  ))
// \fir|Add6~227  = SHARE((!\fir|multiplied_data[9][24]  & (\fir|multiplied_data[10][24]  & \fir|multiplied_data[8][24] )) # (\fir|multiplied_data[9][24]  & ((\fir|multiplied_data[8][24] ) # (\fir|multiplied_data[10][24] ))))

	.dataa(gnd),
	.datab(!\fir|multiplied_data[9][24] ),
	.datac(!\fir|multiplied_data[10][24] ),
	.datad(!\fir|multiplied_data[8][24] ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir|Add6~222 ),
	.sharein(\fir|Add6~223 ),
	.combout(),
	.sumout(\fir|Add6~225_sumout ),
	.cout(\fir|Add6~226 ),
	.shareout(\fir|Add6~227 ));
// synopsys translate_off
defparam \fir|Add6~225 .extended_lut = "off";
defparam \fir|Add6~225 .lut_mask = 64'h0000033F00003CC3;
defparam \fir|Add6~225 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X22_Y6_N12
cyclonev_lcell_comb \fir|Add6~97 (
// Equation(s):
// \fir|Add6~97_sumout  = SUM(( !\fir|Add12~97_sumout  $ (!\fir|Add10~97_sumout  $ (\fir|Add6~225_sumout )) ) + ( \fir|Add6~95  ) + ( \fir|Add6~94  ))
// \fir|Add6~98  = CARRY(( !\fir|Add12~97_sumout  $ (!\fir|Add10~97_sumout  $ (\fir|Add6~225_sumout )) ) + ( \fir|Add6~95  ) + ( \fir|Add6~94  ))
// \fir|Add6~99  = SHARE((!\fir|Add12~97_sumout  & (\fir|Add10~97_sumout  & \fir|Add6~225_sumout )) # (\fir|Add12~97_sumout  & ((\fir|Add6~225_sumout ) # (\fir|Add10~97_sumout ))))

	.dataa(!\fir|Add12~97_sumout ),
	.datab(gnd),
	.datac(!\fir|Add10~97_sumout ),
	.datad(!\fir|Add6~225_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir|Add6~94 ),
	.sharein(\fir|Add6~95 ),
	.combout(),
	.sumout(\fir|Add6~97_sumout ),
	.cout(\fir|Add6~98 ),
	.shareout(\fir|Add6~99 ));
// synopsys translate_off
defparam \fir|Add6~97 .extended_lut = "off";
defparam \fir|Add6~97 .lut_mask = 64'h0000055F00005AA5;
defparam \fir|Add6~97 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X22_Y6_N13
dffeas \fir|o_fir_data[24] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\fir|Add6~97_sumout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir|o_fir_data [24]),
	.prn(vcc));
// synopsys translate_off
defparam \fir|o_fir_data[24] .is_wysiwyg = "true";
defparam \fir|o_fir_data[24] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y6_N15
cyclonev_lcell_comb \fir|Add10~101 (
// Equation(s):
// \fir|Add10~101_sumout  = SUM(( !\fir|multiplied_data[13][25]  $ (!\fir|multiplied_data[11][25]  $ (\fir|multiplied_data[12][25] )) ) + ( \fir|Add10~99  ) + ( \fir|Add10~98  ))
// \fir|Add10~102  = CARRY(( !\fir|multiplied_data[13][25]  $ (!\fir|multiplied_data[11][25]  $ (\fir|multiplied_data[12][25] )) ) + ( \fir|Add10~99  ) + ( \fir|Add10~98  ))
// \fir|Add10~103  = SHARE((!\fir|multiplied_data[13][25]  & (\fir|multiplied_data[11][25]  & \fir|multiplied_data[12][25] )) # (\fir|multiplied_data[13][25]  & ((\fir|multiplied_data[12][25] ) # (\fir|multiplied_data[11][25] ))))

	.dataa(gnd),
	.datab(!\fir|multiplied_data[13][25] ),
	.datac(!\fir|multiplied_data[11][25] ),
	.datad(!\fir|multiplied_data[12][25] ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir|Add10~98 ),
	.sharein(\fir|Add10~99 ),
	.combout(),
	.sumout(\fir|Add10~101_sumout ),
	.cout(\fir|Add10~102 ),
	.shareout(\fir|Add10~103 ));
// synopsys translate_off
defparam \fir|Add10~101 .extended_lut = "off";
defparam \fir|Add10~101 .lut_mask = 64'h0000033F00003CC3;
defparam \fir|Add10~101 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N15
cyclonev_lcell_comb \fir|Add12~229 (
// Equation(s):
// \fir|Add12~229_sumout  = SUM(( !\fir|Add0~mac_pl[0][25]  $ (!\fir|multiplied_data[15][25]  $ (\fir|multiplied_data[14][25] )) ) + ( \fir|Add12~227  ) + ( \fir|Add12~226  ))
// \fir|Add12~230  = CARRY(( !\fir|Add0~mac_pl[0][25]  $ (!\fir|multiplied_data[15][25]  $ (\fir|multiplied_data[14][25] )) ) + ( \fir|Add12~227  ) + ( \fir|Add12~226  ))
// \fir|Add12~231  = SHARE((!\fir|Add0~mac_pl[0][25]  & (\fir|multiplied_data[15][25]  & \fir|multiplied_data[14][25] )) # (\fir|Add0~mac_pl[0][25]  & ((\fir|multiplied_data[14][25] ) # (\fir|multiplied_data[15][25] ))))

	.dataa(!\fir|Add0~mac_pl[0][25] ),
	.datab(gnd),
	.datac(!\fir|multiplied_data[15][25] ),
	.datad(!\fir|multiplied_data[14][25] ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir|Add12~226 ),
	.sharein(\fir|Add12~227 ),
	.combout(),
	.sumout(\fir|Add12~229_sumout ),
	.cout(\fir|Add12~230 ),
	.shareout(\fir|Add12~231 ));
// synopsys translate_off
defparam \fir|Add12~229 .extended_lut = "off";
defparam \fir|Add12~229 .lut_mask = 64'h0000055F00005AA5;
defparam \fir|Add12~229 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X19_Y14_N15
cyclonev_lcell_comb \fir|Add1~101 (
// Equation(s):
// \fir|Add1~101_sumout  = SUM(( !\fir|multiplied_data[4][25]  $ (!\fir|multiplied_data[2][25]  $ (\fir|multiplied_data[3][25] )) ) + ( \fir|Add1~99  ) + ( \fir|Add1~98  ))
// \fir|Add1~102  = CARRY(( !\fir|multiplied_data[4][25]  $ (!\fir|multiplied_data[2][25]  $ (\fir|multiplied_data[3][25] )) ) + ( \fir|Add1~99  ) + ( \fir|Add1~98  ))
// \fir|Add1~103  = SHARE((!\fir|multiplied_data[4][25]  & (\fir|multiplied_data[2][25]  & \fir|multiplied_data[3][25] )) # (\fir|multiplied_data[4][25]  & ((\fir|multiplied_data[3][25] ) # (\fir|multiplied_data[2][25] ))))

	.dataa(!\fir|multiplied_data[4][25] ),
	.datab(gnd),
	.datac(!\fir|multiplied_data[2][25] ),
	.datad(!\fir|multiplied_data[3][25] ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir|Add1~98 ),
	.sharein(\fir|Add1~99 ),
	.combout(),
	.sumout(\fir|Add1~101_sumout ),
	.cout(\fir|Add1~102 ),
	.shareout(\fir|Add1~103 ));
// synopsys translate_off
defparam \fir|Add1~101 .extended_lut = "off";
defparam \fir|Add1~101 .lut_mask = 64'h0000055F00005AA5;
defparam \fir|Add1~101 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X21_Y12_N15
cyclonev_lcell_comb \fir|Add4~101 (
// Equation(s):
// \fir|Add4~101_sumout  = SUM(( !\fir|multiplied_data[7][25]  $ (!\fir|multiplied_data[6][25]  $ (\fir|multiplied_data[5][25] )) ) + ( \fir|Add4~99  ) + ( \fir|Add4~98  ))
// \fir|Add4~102  = CARRY(( !\fir|multiplied_data[7][25]  $ (!\fir|multiplied_data[6][25]  $ (\fir|multiplied_data[5][25] )) ) + ( \fir|Add4~99  ) + ( \fir|Add4~98  ))
// \fir|Add4~103  = SHARE((!\fir|multiplied_data[7][25]  & (\fir|multiplied_data[6][25]  & \fir|multiplied_data[5][25] )) # (\fir|multiplied_data[7][25]  & ((\fir|multiplied_data[5][25] ) # (\fir|multiplied_data[6][25] ))))

	.dataa(!\fir|multiplied_data[7][25] ),
	.datab(gnd),
	.datac(!\fir|multiplied_data[6][25] ),
	.datad(!\fir|multiplied_data[5][25] ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir|Add4~98 ),
	.sharein(\fir|Add4~99 ),
	.combout(),
	.sumout(\fir|Add4~101_sumout ),
	.cout(\fir|Add4~102 ),
	.shareout(\fir|Add4~103 ));
// synopsys translate_off
defparam \fir|Add4~101 .extended_lut = "off";
defparam \fir|Add4~101 .lut_mask = 64'h0000055F00005AA5;
defparam \fir|Add4~101 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X22_Y10_N15
cyclonev_lcell_comb \fir|Add12~101 (
// Equation(s):
// \fir|Add12~101_sumout  = SUM(( !\fir|Add12~229_sumout  $ (!\fir|Add1~101_sumout  $ (\fir|Add4~101_sumout )) ) + ( \fir|Add12~99  ) + ( \fir|Add12~98  ))
// \fir|Add12~102  = CARRY(( !\fir|Add12~229_sumout  $ (!\fir|Add1~101_sumout  $ (\fir|Add4~101_sumout )) ) + ( \fir|Add12~99  ) + ( \fir|Add12~98  ))
// \fir|Add12~103  = SHARE((!\fir|Add12~229_sumout  & (\fir|Add1~101_sumout  & \fir|Add4~101_sumout )) # (\fir|Add12~229_sumout  & ((\fir|Add4~101_sumout ) # (\fir|Add1~101_sumout ))))

	.dataa(!\fir|Add12~229_sumout ),
	.datab(gnd),
	.datac(!\fir|Add1~101_sumout ),
	.datad(!\fir|Add4~101_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir|Add12~98 ),
	.sharein(\fir|Add12~99 ),
	.combout(),
	.sumout(\fir|Add12~101_sumout ),
	.cout(\fir|Add12~102 ),
	.shareout(\fir|Add12~103 ));
// synopsys translate_off
defparam \fir|Add12~101 .extended_lut = "off";
defparam \fir|Add12~101 .lut_mask = 64'h0000055F00005AA5;
defparam \fir|Add12~101 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X19_Y8_N15
cyclonev_lcell_comb \fir|Add6~229 (
// Equation(s):
// \fir|Add6~229_sumout  = SUM(( !\fir|multiplied_data[8][25]  $ (!\fir|multiplied_data[9][25]  $ (\fir|multiplied_data[10][25] )) ) + ( \fir|Add6~227  ) + ( \fir|Add6~226  ))
// \fir|Add6~230  = CARRY(( !\fir|multiplied_data[8][25]  $ (!\fir|multiplied_data[9][25]  $ (\fir|multiplied_data[10][25] )) ) + ( \fir|Add6~227  ) + ( \fir|Add6~226  ))
// \fir|Add6~231  = SHARE((!\fir|multiplied_data[8][25]  & (\fir|multiplied_data[9][25]  & \fir|multiplied_data[10][25] )) # (\fir|multiplied_data[8][25]  & ((\fir|multiplied_data[10][25] ) # (\fir|multiplied_data[9][25] ))))

	.dataa(!\fir|multiplied_data[8][25] ),
	.datab(gnd),
	.datac(!\fir|multiplied_data[9][25] ),
	.datad(!\fir|multiplied_data[10][25] ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir|Add6~226 ),
	.sharein(\fir|Add6~227 ),
	.combout(),
	.sumout(\fir|Add6~229_sumout ),
	.cout(\fir|Add6~230 ),
	.shareout(\fir|Add6~231 ));
// synopsys translate_off
defparam \fir|Add6~229 .extended_lut = "off";
defparam \fir|Add6~229 .lut_mask = 64'h0000055F00005AA5;
defparam \fir|Add6~229 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X22_Y6_N15
cyclonev_lcell_comb \fir|Add6~101 (
// Equation(s):
// \fir|Add6~101_sumout  = SUM(( !\fir|Add10~101_sumout  $ (!\fir|Add12~101_sumout  $ (\fir|Add6~229_sumout )) ) + ( \fir|Add6~99  ) + ( \fir|Add6~98  ))
// \fir|Add6~102  = CARRY(( !\fir|Add10~101_sumout  $ (!\fir|Add12~101_sumout  $ (\fir|Add6~229_sumout )) ) + ( \fir|Add6~99  ) + ( \fir|Add6~98  ))
// \fir|Add6~103  = SHARE((!\fir|Add10~101_sumout  & (\fir|Add12~101_sumout  & \fir|Add6~229_sumout )) # (\fir|Add10~101_sumout  & ((\fir|Add6~229_sumout ) # (\fir|Add12~101_sumout ))))

	.dataa(gnd),
	.datab(!\fir|Add10~101_sumout ),
	.datac(!\fir|Add12~101_sumout ),
	.datad(!\fir|Add6~229_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir|Add6~98 ),
	.sharein(\fir|Add6~99 ),
	.combout(),
	.sumout(\fir|Add6~101_sumout ),
	.cout(\fir|Add6~102 ),
	.shareout(\fir|Add6~103 ));
// synopsys translate_off
defparam \fir|Add6~101 .extended_lut = "off";
defparam \fir|Add6~101 .lut_mask = 64'h0000033F00003CC3;
defparam \fir|Add6~101 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X22_Y6_N16
dffeas \fir|o_fir_data[25] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\fir|Add6~101_sumout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir|o_fir_data [25]),
	.prn(vcc));
// synopsys translate_off
defparam \fir|o_fir_data[25] .is_wysiwyg = "true";
defparam \fir|o_fir_data[25] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y6_N18
cyclonev_lcell_comb \fir|Add10~105 (
// Equation(s):
// \fir|Add10~105_sumout  = SUM(( !\fir|multiplied_data[13][26]  $ (!\fir|multiplied_data[11][26]  $ (\fir|multiplied_data[12][26] )) ) + ( \fir|Add10~103  ) + ( \fir|Add10~102  ))
// \fir|Add10~106  = CARRY(( !\fir|multiplied_data[13][26]  $ (!\fir|multiplied_data[11][26]  $ (\fir|multiplied_data[12][26] )) ) + ( \fir|Add10~103  ) + ( \fir|Add10~102  ))
// \fir|Add10~107  = SHARE((!\fir|multiplied_data[13][26]  & (\fir|multiplied_data[11][26]  & \fir|multiplied_data[12][26] )) # (\fir|multiplied_data[13][26]  & ((\fir|multiplied_data[12][26] ) # (\fir|multiplied_data[11][26] ))))

	.dataa(gnd),
	.datab(!\fir|multiplied_data[13][26] ),
	.datac(!\fir|multiplied_data[11][26] ),
	.datad(!\fir|multiplied_data[12][26] ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir|Add10~102 ),
	.sharein(\fir|Add10~103 ),
	.combout(),
	.sumout(\fir|Add10~105_sumout ),
	.cout(\fir|Add10~106 ),
	.shareout(\fir|Add10~107 ));
// synopsys translate_off
defparam \fir|Add10~105 .extended_lut = "off";
defparam \fir|Add10~105 .lut_mask = 64'h0000033F00003CC3;
defparam \fir|Add10~105 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X19_Y8_N18
cyclonev_lcell_comb \fir|Add6~233 (
// Equation(s):
// \fir|Add6~233_sumout  = SUM(( !\fir|multiplied_data[8][26]  $ (!\fir|multiplied_data[10][26]  $ (\fir|multiplied_data[9][26] )) ) + ( \fir|Add6~231  ) + ( \fir|Add6~230  ))
// \fir|Add6~234  = CARRY(( !\fir|multiplied_data[8][26]  $ (!\fir|multiplied_data[10][26]  $ (\fir|multiplied_data[9][26] )) ) + ( \fir|Add6~231  ) + ( \fir|Add6~230  ))
// \fir|Add6~235  = SHARE((!\fir|multiplied_data[8][26]  & (\fir|multiplied_data[10][26]  & \fir|multiplied_data[9][26] )) # (\fir|multiplied_data[8][26]  & ((\fir|multiplied_data[9][26] ) # (\fir|multiplied_data[10][26] ))))

	.dataa(gnd),
	.datab(!\fir|multiplied_data[8][26] ),
	.datac(!\fir|multiplied_data[10][26] ),
	.datad(!\fir|multiplied_data[9][26] ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir|Add6~230 ),
	.sharein(\fir|Add6~231 ),
	.combout(),
	.sumout(\fir|Add6~233_sumout ),
	.cout(\fir|Add6~234 ),
	.shareout(\fir|Add6~235 ));
// synopsys translate_off
defparam \fir|Add6~233 .extended_lut = "off";
defparam \fir|Add6~233 .lut_mask = 64'h0000033F00003CC3;
defparam \fir|Add6~233 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N18
cyclonev_lcell_comb \fir|Add12~233 (
// Equation(s):
// \fir|Add12~233_sumout  = SUM(( !\fir|multiplied_data[14][26]  $ (!\fir|multiplied_data[15][26]  $ (\fir|Add0~mac_pl[0][26] )) ) + ( \fir|Add12~231  ) + ( \fir|Add12~230  ))
// \fir|Add12~234  = CARRY(( !\fir|multiplied_data[14][26]  $ (!\fir|multiplied_data[15][26]  $ (\fir|Add0~mac_pl[0][26] )) ) + ( \fir|Add12~231  ) + ( \fir|Add12~230  ))
// \fir|Add12~235  = SHARE((!\fir|multiplied_data[14][26]  & (\fir|multiplied_data[15][26]  & \fir|Add0~mac_pl[0][26] )) # (\fir|multiplied_data[14][26]  & ((\fir|Add0~mac_pl[0][26] ) # (\fir|multiplied_data[15][26] ))))

	.dataa(gnd),
	.datab(!\fir|multiplied_data[14][26] ),
	.datac(!\fir|multiplied_data[15][26] ),
	.datad(!\fir|Add0~mac_pl[0][26] ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir|Add12~230 ),
	.sharein(\fir|Add12~231 ),
	.combout(),
	.sumout(\fir|Add12~233_sumout ),
	.cout(\fir|Add12~234 ),
	.shareout(\fir|Add12~235 ));
// synopsys translate_off
defparam \fir|Add12~233 .extended_lut = "off";
defparam \fir|Add12~233 .lut_mask = 64'h0000033F00003CC3;
defparam \fir|Add12~233 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X21_Y12_N18
cyclonev_lcell_comb \fir|Add4~105 (
// Equation(s):
// \fir|Add4~105_sumout  = SUM(( !\fir|multiplied_data[5][26]  $ (!\fir|multiplied_data[7][26]  $ (\fir|multiplied_data[6][26] )) ) + ( \fir|Add4~103  ) + ( \fir|Add4~102  ))
// \fir|Add4~106  = CARRY(( !\fir|multiplied_data[5][26]  $ (!\fir|multiplied_data[7][26]  $ (\fir|multiplied_data[6][26] )) ) + ( \fir|Add4~103  ) + ( \fir|Add4~102  ))
// \fir|Add4~107  = SHARE((!\fir|multiplied_data[5][26]  & (\fir|multiplied_data[7][26]  & \fir|multiplied_data[6][26] )) # (\fir|multiplied_data[5][26]  & ((\fir|multiplied_data[6][26] ) # (\fir|multiplied_data[7][26] ))))

	.dataa(gnd),
	.datab(!\fir|multiplied_data[5][26] ),
	.datac(!\fir|multiplied_data[7][26] ),
	.datad(!\fir|multiplied_data[6][26] ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir|Add4~102 ),
	.sharein(\fir|Add4~103 ),
	.combout(),
	.sumout(\fir|Add4~105_sumout ),
	.cout(\fir|Add4~106 ),
	.shareout(\fir|Add4~107 ));
// synopsys translate_off
defparam \fir|Add4~105 .extended_lut = "off";
defparam \fir|Add4~105 .lut_mask = 64'h0000033F00003CC3;
defparam \fir|Add4~105 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X19_Y14_N18
cyclonev_lcell_comb \fir|Add1~105 (
// Equation(s):
// \fir|Add1~105_sumout  = SUM(( !\fir|multiplied_data[4][26]  $ (!\fir|multiplied_data[3][26]  $ (\fir|multiplied_data[2][26] )) ) + ( \fir|Add1~103  ) + ( \fir|Add1~102  ))
// \fir|Add1~106  = CARRY(( !\fir|multiplied_data[4][26]  $ (!\fir|multiplied_data[3][26]  $ (\fir|multiplied_data[2][26] )) ) + ( \fir|Add1~103  ) + ( \fir|Add1~102  ))
// \fir|Add1~107  = SHARE((!\fir|multiplied_data[4][26]  & (\fir|multiplied_data[3][26]  & \fir|multiplied_data[2][26] )) # (\fir|multiplied_data[4][26]  & ((\fir|multiplied_data[2][26] ) # (\fir|multiplied_data[3][26] ))))

	.dataa(gnd),
	.datab(!\fir|multiplied_data[4][26] ),
	.datac(!\fir|multiplied_data[3][26] ),
	.datad(!\fir|multiplied_data[2][26] ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir|Add1~102 ),
	.sharein(\fir|Add1~103 ),
	.combout(),
	.sumout(\fir|Add1~105_sumout ),
	.cout(\fir|Add1~106 ),
	.shareout(\fir|Add1~107 ));
// synopsys translate_off
defparam \fir|Add1~105 .extended_lut = "off";
defparam \fir|Add1~105 .lut_mask = 64'h0000033F00003CC3;
defparam \fir|Add1~105 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X22_Y10_N18
cyclonev_lcell_comb \fir|Add12~105 (
// Equation(s):
// \fir|Add12~105_sumout  = SUM(( !\fir|Add12~233_sumout  $ (!\fir|Add4~105_sumout  $ (\fir|Add1~105_sumout )) ) + ( \fir|Add12~103  ) + ( \fir|Add12~102  ))
// \fir|Add12~106  = CARRY(( !\fir|Add12~233_sumout  $ (!\fir|Add4~105_sumout  $ (\fir|Add1~105_sumout )) ) + ( \fir|Add12~103  ) + ( \fir|Add12~102  ))
// \fir|Add12~107  = SHARE((!\fir|Add12~233_sumout  & (\fir|Add4~105_sumout  & \fir|Add1~105_sumout )) # (\fir|Add12~233_sumout  & ((\fir|Add1~105_sumout ) # (\fir|Add4~105_sumout ))))

	.dataa(gnd),
	.datab(!\fir|Add12~233_sumout ),
	.datac(!\fir|Add4~105_sumout ),
	.datad(!\fir|Add1~105_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir|Add12~102 ),
	.sharein(\fir|Add12~103 ),
	.combout(),
	.sumout(\fir|Add12~105_sumout ),
	.cout(\fir|Add12~106 ),
	.shareout(\fir|Add12~107 ));
// synopsys translate_off
defparam \fir|Add12~105 .extended_lut = "off";
defparam \fir|Add12~105 .lut_mask = 64'h0000033F00003CC3;
defparam \fir|Add12~105 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X22_Y6_N18
cyclonev_lcell_comb \fir|Add6~105 (
// Equation(s):
// \fir|Add6~105_sumout  = SUM(( !\fir|Add10~105_sumout  $ (!\fir|Add6~233_sumout  $ (\fir|Add12~105_sumout )) ) + ( \fir|Add6~103  ) + ( \fir|Add6~102  ))
// \fir|Add6~106  = CARRY(( !\fir|Add10~105_sumout  $ (!\fir|Add6~233_sumout  $ (\fir|Add12~105_sumout )) ) + ( \fir|Add6~103  ) + ( \fir|Add6~102  ))
// \fir|Add6~107  = SHARE((!\fir|Add10~105_sumout  & (\fir|Add6~233_sumout  & \fir|Add12~105_sumout )) # (\fir|Add10~105_sumout  & ((\fir|Add12~105_sumout ) # (\fir|Add6~233_sumout ))))

	.dataa(!\fir|Add10~105_sumout ),
	.datab(gnd),
	.datac(!\fir|Add6~233_sumout ),
	.datad(!\fir|Add12~105_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir|Add6~102 ),
	.sharein(\fir|Add6~103 ),
	.combout(),
	.sumout(\fir|Add6~105_sumout ),
	.cout(\fir|Add6~106 ),
	.shareout(\fir|Add6~107 ));
// synopsys translate_off
defparam \fir|Add6~105 .extended_lut = "off";
defparam \fir|Add6~105 .lut_mask = 64'h0000055F00005AA5;
defparam \fir|Add6~105 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X22_Y6_N19
dffeas \fir|o_fir_data[26] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\fir|Add6~105_sumout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir|o_fir_data [26]),
	.prn(vcc));
// synopsys translate_off
defparam \fir|o_fir_data[26] .is_wysiwyg = "true";
defparam \fir|o_fir_data[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y14_N21
cyclonev_lcell_comb \fir|Add1~109 (
// Equation(s):
// \fir|Add1~109_sumout  = SUM(( !\fir|multiplied_data[2][27]  $ (!\fir|multiplied_data[3][27]  $ (\fir|multiplied_data[4][27] )) ) + ( \fir|Add1~107  ) + ( \fir|Add1~106  ))
// \fir|Add1~110  = CARRY(( !\fir|multiplied_data[2][27]  $ (!\fir|multiplied_data[3][27]  $ (\fir|multiplied_data[4][27] )) ) + ( \fir|Add1~107  ) + ( \fir|Add1~106  ))
// \fir|Add1~111  = SHARE((!\fir|multiplied_data[2][27]  & (\fir|multiplied_data[3][27]  & \fir|multiplied_data[4][27] )) # (\fir|multiplied_data[2][27]  & ((\fir|multiplied_data[4][27] ) # (\fir|multiplied_data[3][27] ))))

	.dataa(!\fir|multiplied_data[2][27] ),
	.datab(gnd),
	.datac(!\fir|multiplied_data[3][27] ),
	.datad(!\fir|multiplied_data[4][27] ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir|Add1~106 ),
	.sharein(\fir|Add1~107 ),
	.combout(),
	.sumout(\fir|Add1~109_sumout ),
	.cout(\fir|Add1~110 ),
	.shareout(\fir|Add1~111 ));
// synopsys translate_off
defparam \fir|Add1~109 .extended_lut = "off";
defparam \fir|Add1~109 .lut_mask = 64'h0000055F00005AA5;
defparam \fir|Add1~109 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N21
cyclonev_lcell_comb \fir|Add12~237 (
// Equation(s):
// \fir|Add12~237_sumout  = SUM(( !\fir|multiplied_data[14][27]  $ (!\fir|multiplied_data[15][27]  $ (\fir|Add0~mac_pl[0][27] )) ) + ( \fir|Add12~235  ) + ( \fir|Add12~234  ))
// \fir|Add12~238  = CARRY(( !\fir|multiplied_data[14][27]  $ (!\fir|multiplied_data[15][27]  $ (\fir|Add0~mac_pl[0][27] )) ) + ( \fir|Add12~235  ) + ( \fir|Add12~234  ))
// \fir|Add12~239  = SHARE((!\fir|multiplied_data[14][27]  & (\fir|multiplied_data[15][27]  & \fir|Add0~mac_pl[0][27] )) # (\fir|multiplied_data[14][27]  & ((\fir|Add0~mac_pl[0][27] ) # (\fir|multiplied_data[15][27] ))))

	.dataa(!\fir|multiplied_data[14][27] ),
	.datab(gnd),
	.datac(!\fir|multiplied_data[15][27] ),
	.datad(!\fir|Add0~mac_pl[0][27] ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir|Add12~234 ),
	.sharein(\fir|Add12~235 ),
	.combout(),
	.sumout(\fir|Add12~237_sumout ),
	.cout(\fir|Add12~238 ),
	.shareout(\fir|Add12~239 ));
// synopsys translate_off
defparam \fir|Add12~237 .extended_lut = "off";
defparam \fir|Add12~237 .lut_mask = 64'h0000055F00005AA5;
defparam \fir|Add12~237 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X21_Y12_N21
cyclonev_lcell_comb \fir|Add4~109 (
// Equation(s):
// \fir|Add4~109_sumout  = SUM(( !\fir|multiplied_data[7][27]  $ (!\fir|multiplied_data[5][27]  $ (\fir|multiplied_data[6][27] )) ) + ( \fir|Add4~107  ) + ( \fir|Add4~106  ))
// \fir|Add4~110  = CARRY(( !\fir|multiplied_data[7][27]  $ (!\fir|multiplied_data[5][27]  $ (\fir|multiplied_data[6][27] )) ) + ( \fir|Add4~107  ) + ( \fir|Add4~106  ))
// \fir|Add4~111  = SHARE((!\fir|multiplied_data[7][27]  & (\fir|multiplied_data[5][27]  & \fir|multiplied_data[6][27] )) # (\fir|multiplied_data[7][27]  & ((\fir|multiplied_data[6][27] ) # (\fir|multiplied_data[5][27] ))))

	.dataa(!\fir|multiplied_data[7][27] ),
	.datab(gnd),
	.datac(!\fir|multiplied_data[5][27] ),
	.datad(!\fir|multiplied_data[6][27] ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir|Add4~106 ),
	.sharein(\fir|Add4~107 ),
	.combout(),
	.sumout(\fir|Add4~109_sumout ),
	.cout(\fir|Add4~110 ),
	.shareout(\fir|Add4~111 ));
// synopsys translate_off
defparam \fir|Add4~109 .extended_lut = "off";
defparam \fir|Add4~109 .lut_mask = 64'h0000055F00005AA5;
defparam \fir|Add4~109 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X22_Y10_N21
cyclonev_lcell_comb \fir|Add12~109 (
// Equation(s):
// \fir|Add12~109_sumout  = SUM(( !\fir|Add1~109_sumout  $ (!\fir|Add12~237_sumout  $ (\fir|Add4~109_sumout )) ) + ( \fir|Add12~107  ) + ( \fir|Add12~106  ))
// \fir|Add12~110  = CARRY(( !\fir|Add1~109_sumout  $ (!\fir|Add12~237_sumout  $ (\fir|Add4~109_sumout )) ) + ( \fir|Add12~107  ) + ( \fir|Add12~106  ))
// \fir|Add12~111  = SHARE((!\fir|Add1~109_sumout  & (\fir|Add12~237_sumout  & \fir|Add4~109_sumout )) # (\fir|Add1~109_sumout  & ((\fir|Add4~109_sumout ) # (\fir|Add12~237_sumout ))))

	.dataa(!\fir|Add1~109_sumout ),
	.datab(gnd),
	.datac(!\fir|Add12~237_sumout ),
	.datad(!\fir|Add4~109_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir|Add12~106 ),
	.sharein(\fir|Add12~107 ),
	.combout(),
	.sumout(\fir|Add12~109_sumout ),
	.cout(\fir|Add12~110 ),
	.shareout(\fir|Add12~111 ));
// synopsys translate_off
defparam \fir|Add12~109 .extended_lut = "off";
defparam \fir|Add12~109 .lut_mask = 64'h0000055F00005AA5;
defparam \fir|Add12~109 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X19_Y8_N21
cyclonev_lcell_comb \fir|Add6~237 (
// Equation(s):
// \fir|Add6~237_sumout  = SUM(( !\fir|multiplied_data[9][27]  $ (!\fir|multiplied_data[8][27]  $ (\fir|multiplied_data[10][27] )) ) + ( \fir|Add6~235  ) + ( \fir|Add6~234  ))
// \fir|Add6~238  = CARRY(( !\fir|multiplied_data[9][27]  $ (!\fir|multiplied_data[8][27]  $ (\fir|multiplied_data[10][27] )) ) + ( \fir|Add6~235  ) + ( \fir|Add6~234  ))
// \fir|Add6~239  = SHARE((!\fir|multiplied_data[9][27]  & (\fir|multiplied_data[8][27]  & \fir|multiplied_data[10][27] )) # (\fir|multiplied_data[9][27]  & ((\fir|multiplied_data[10][27] ) # (\fir|multiplied_data[8][27] ))))

	.dataa(!\fir|multiplied_data[9][27] ),
	.datab(gnd),
	.datac(!\fir|multiplied_data[8][27] ),
	.datad(!\fir|multiplied_data[10][27] ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir|Add6~234 ),
	.sharein(\fir|Add6~235 ),
	.combout(),
	.sumout(\fir|Add6~237_sumout ),
	.cout(\fir|Add6~238 ),
	.shareout(\fir|Add6~239 ));
// synopsys translate_off
defparam \fir|Add6~237 .extended_lut = "off";
defparam \fir|Add6~237 .lut_mask = 64'h0000055F00005AA5;
defparam \fir|Add6~237 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X21_Y6_N21
cyclonev_lcell_comb \fir|Add10~109 (
// Equation(s):
// \fir|Add10~109_sumout  = SUM(( !\fir|multiplied_data[11][27]  $ (!\fir|multiplied_data[12][27]  $ (\fir|multiplied_data[13][27] )) ) + ( \fir|Add10~107  ) + ( \fir|Add10~106  ))
// \fir|Add10~110  = CARRY(( !\fir|multiplied_data[11][27]  $ (!\fir|multiplied_data[12][27]  $ (\fir|multiplied_data[13][27] )) ) + ( \fir|Add10~107  ) + ( \fir|Add10~106  ))
// \fir|Add10~111  = SHARE((!\fir|multiplied_data[11][27]  & (\fir|multiplied_data[12][27]  & \fir|multiplied_data[13][27] )) # (\fir|multiplied_data[11][27]  & ((\fir|multiplied_data[13][27] ) # (\fir|multiplied_data[12][27] ))))

	.dataa(!\fir|multiplied_data[11][27] ),
	.datab(gnd),
	.datac(!\fir|multiplied_data[12][27] ),
	.datad(!\fir|multiplied_data[13][27] ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir|Add10~106 ),
	.sharein(\fir|Add10~107 ),
	.combout(),
	.sumout(\fir|Add10~109_sumout ),
	.cout(\fir|Add10~110 ),
	.shareout(\fir|Add10~111 ));
// synopsys translate_off
defparam \fir|Add10~109 .extended_lut = "off";
defparam \fir|Add10~109 .lut_mask = 64'h0000055F00005AA5;
defparam \fir|Add10~109 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X22_Y6_N21
cyclonev_lcell_comb \fir|Add6~109 (
// Equation(s):
// \fir|Add6~109_sumout  = SUM(( !\fir|Add12~109_sumout  $ (!\fir|Add6~237_sumout  $ (\fir|Add10~109_sumout )) ) + ( \fir|Add6~107  ) + ( \fir|Add6~106  ))
// \fir|Add6~110  = CARRY(( !\fir|Add12~109_sumout  $ (!\fir|Add6~237_sumout  $ (\fir|Add10~109_sumout )) ) + ( \fir|Add6~107  ) + ( \fir|Add6~106  ))
// \fir|Add6~111  = SHARE((!\fir|Add12~109_sumout  & (\fir|Add6~237_sumout  & \fir|Add10~109_sumout )) # (\fir|Add12~109_sumout  & ((\fir|Add10~109_sumout ) # (\fir|Add6~237_sumout ))))

	.dataa(gnd),
	.datab(!\fir|Add12~109_sumout ),
	.datac(!\fir|Add6~237_sumout ),
	.datad(!\fir|Add10~109_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir|Add6~106 ),
	.sharein(\fir|Add6~107 ),
	.combout(),
	.sumout(\fir|Add6~109_sumout ),
	.cout(\fir|Add6~110 ),
	.shareout(\fir|Add6~111 ));
// synopsys translate_off
defparam \fir|Add6~109 .extended_lut = "off";
defparam \fir|Add6~109 .lut_mask = 64'h0000033F00003CC3;
defparam \fir|Add6~109 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X22_Y6_N22
dffeas \fir|o_fir_data[27] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\fir|Add6~109_sumout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir|o_fir_data [27]),
	.prn(vcc));
// synopsys translate_off
defparam \fir|o_fir_data[27] .is_wysiwyg = "true";
defparam \fir|o_fir_data[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y8_N24
cyclonev_lcell_comb \fir|Add6~241 (
// Equation(s):
// \fir|Add6~241_sumout  = SUM(( !\fir|multiplied_data[9][28]  $ (!\fir|multiplied_data[10][28]  $ (\fir|multiplied_data[8][28] )) ) + ( \fir|Add6~239  ) + ( \fir|Add6~238  ))
// \fir|Add6~242  = CARRY(( !\fir|multiplied_data[9][28]  $ (!\fir|multiplied_data[10][28]  $ (\fir|multiplied_data[8][28] )) ) + ( \fir|Add6~239  ) + ( \fir|Add6~238  ))
// \fir|Add6~243  = SHARE((!\fir|multiplied_data[9][28]  & (\fir|multiplied_data[10][28]  & \fir|multiplied_data[8][28] )) # (\fir|multiplied_data[9][28]  & ((\fir|multiplied_data[8][28] ) # (\fir|multiplied_data[10][28] ))))

	.dataa(gnd),
	.datab(!\fir|multiplied_data[9][28] ),
	.datac(!\fir|multiplied_data[10][28] ),
	.datad(!\fir|multiplied_data[8][28] ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir|Add6~238 ),
	.sharein(\fir|Add6~239 ),
	.combout(),
	.sumout(\fir|Add6~241_sumout ),
	.cout(\fir|Add6~242 ),
	.shareout(\fir|Add6~243 ));
// synopsys translate_off
defparam \fir|Add6~241 .extended_lut = "off";
defparam \fir|Add6~241 .lut_mask = 64'h0000033F00003CC3;
defparam \fir|Add6~241 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N24
cyclonev_lcell_comb \fir|Add12~241 (
// Equation(s):
// \fir|Add12~241_sumout  = SUM(( !\fir|multiplied_data[15][28]  $ (!\fir|multiplied_data[14][28]  $ (\fir|Add0~mac_pl[0][28] )) ) + ( \fir|Add12~239  ) + ( \fir|Add12~238  ))
// \fir|Add12~242  = CARRY(( !\fir|multiplied_data[15][28]  $ (!\fir|multiplied_data[14][28]  $ (\fir|Add0~mac_pl[0][28] )) ) + ( \fir|Add12~239  ) + ( \fir|Add12~238  ))
// \fir|Add12~243  = SHARE((!\fir|multiplied_data[15][28]  & (\fir|multiplied_data[14][28]  & \fir|Add0~mac_pl[0][28] )) # (\fir|multiplied_data[15][28]  & ((\fir|Add0~mac_pl[0][28] ) # (\fir|multiplied_data[14][28] ))))

	.dataa(gnd),
	.datab(!\fir|multiplied_data[15][28] ),
	.datac(!\fir|multiplied_data[14][28] ),
	.datad(!\fir|Add0~mac_pl[0][28] ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir|Add12~238 ),
	.sharein(\fir|Add12~239 ),
	.combout(),
	.sumout(\fir|Add12~241_sumout ),
	.cout(\fir|Add12~242 ),
	.shareout(\fir|Add12~243 ));
// synopsys translate_off
defparam \fir|Add12~241 .extended_lut = "off";
defparam \fir|Add12~241 .lut_mask = 64'h0000033F00003CC3;
defparam \fir|Add12~241 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X21_Y12_N24
cyclonev_lcell_comb \fir|Add4~113 (
// Equation(s):
// \fir|Add4~113_sumout  = SUM(( !\fir|multiplied_data[5][28]  $ (!\fir|multiplied_data[6][28]  $ (\fir|multiplied_data[7][28] )) ) + ( \fir|Add4~111  ) + ( \fir|Add4~110  ))
// \fir|Add4~114  = CARRY(( !\fir|multiplied_data[5][28]  $ (!\fir|multiplied_data[6][28]  $ (\fir|multiplied_data[7][28] )) ) + ( \fir|Add4~111  ) + ( \fir|Add4~110  ))
// \fir|Add4~115  = SHARE((!\fir|multiplied_data[5][28]  & (\fir|multiplied_data[6][28]  & \fir|multiplied_data[7][28] )) # (\fir|multiplied_data[5][28]  & ((\fir|multiplied_data[7][28] ) # (\fir|multiplied_data[6][28] ))))

	.dataa(gnd),
	.datab(!\fir|multiplied_data[5][28] ),
	.datac(!\fir|multiplied_data[6][28] ),
	.datad(!\fir|multiplied_data[7][28] ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir|Add4~110 ),
	.sharein(\fir|Add4~111 ),
	.combout(),
	.sumout(\fir|Add4~113_sumout ),
	.cout(\fir|Add4~114 ),
	.shareout(\fir|Add4~115 ));
// synopsys translate_off
defparam \fir|Add4~113 .extended_lut = "off";
defparam \fir|Add4~113 .lut_mask = 64'h0000033F00003CC3;
defparam \fir|Add4~113 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X19_Y14_N24
cyclonev_lcell_comb \fir|Add1~113 (
// Equation(s):
// \fir|Add1~113_sumout  = SUM(( !\fir|multiplied_data[2][28]  $ (!\fir|multiplied_data[4][28]  $ (\fir|multiplied_data[3][28] )) ) + ( \fir|Add1~111  ) + ( \fir|Add1~110  ))
// \fir|Add1~114  = CARRY(( !\fir|multiplied_data[2][28]  $ (!\fir|multiplied_data[4][28]  $ (\fir|multiplied_data[3][28] )) ) + ( \fir|Add1~111  ) + ( \fir|Add1~110  ))
// \fir|Add1~115  = SHARE((!\fir|multiplied_data[2][28]  & (\fir|multiplied_data[4][28]  & \fir|multiplied_data[3][28] )) # (\fir|multiplied_data[2][28]  & ((\fir|multiplied_data[3][28] ) # (\fir|multiplied_data[4][28] ))))

	.dataa(gnd),
	.datab(!\fir|multiplied_data[2][28] ),
	.datac(!\fir|multiplied_data[4][28] ),
	.datad(!\fir|multiplied_data[3][28] ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir|Add1~110 ),
	.sharein(\fir|Add1~111 ),
	.combout(),
	.sumout(\fir|Add1~113_sumout ),
	.cout(\fir|Add1~114 ),
	.shareout(\fir|Add1~115 ));
// synopsys translate_off
defparam \fir|Add1~113 .extended_lut = "off";
defparam \fir|Add1~113 .lut_mask = 64'h0000033F00003CC3;
defparam \fir|Add1~113 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X22_Y10_N24
cyclonev_lcell_comb \fir|Add12~113 (
// Equation(s):
// \fir|Add12~113_sumout  = SUM(( !\fir|Add12~241_sumout  $ (!\fir|Add4~113_sumout  $ (\fir|Add1~113_sumout )) ) + ( \fir|Add12~111  ) + ( \fir|Add12~110  ))
// \fir|Add12~114  = CARRY(( !\fir|Add12~241_sumout  $ (!\fir|Add4~113_sumout  $ (\fir|Add1~113_sumout )) ) + ( \fir|Add12~111  ) + ( \fir|Add12~110  ))
// \fir|Add12~115  = SHARE((!\fir|Add12~241_sumout  & (\fir|Add4~113_sumout  & \fir|Add1~113_sumout )) # (\fir|Add12~241_sumout  & ((\fir|Add1~113_sumout ) # (\fir|Add4~113_sumout ))))

	.dataa(gnd),
	.datab(!\fir|Add12~241_sumout ),
	.datac(!\fir|Add4~113_sumout ),
	.datad(!\fir|Add1~113_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir|Add12~110 ),
	.sharein(\fir|Add12~111 ),
	.combout(),
	.sumout(\fir|Add12~113_sumout ),
	.cout(\fir|Add12~114 ),
	.shareout(\fir|Add12~115 ));
// synopsys translate_off
defparam \fir|Add12~113 .extended_lut = "off";
defparam \fir|Add12~113 .lut_mask = 64'h0000033F00003CC3;
defparam \fir|Add12~113 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X21_Y6_N24
cyclonev_lcell_comb \fir|Add10~113 (
// Equation(s):
// \fir|Add10~113_sumout  = SUM(( !\fir|multiplied_data[13][28]  $ (!\fir|multiplied_data[11][28]  $ (\fir|multiplied_data[12][28] )) ) + ( \fir|Add10~111  ) + ( \fir|Add10~110  ))
// \fir|Add10~114  = CARRY(( !\fir|multiplied_data[13][28]  $ (!\fir|multiplied_data[11][28]  $ (\fir|multiplied_data[12][28] )) ) + ( \fir|Add10~111  ) + ( \fir|Add10~110  ))
// \fir|Add10~115  = SHARE((!\fir|multiplied_data[13][28]  & (\fir|multiplied_data[11][28]  & \fir|multiplied_data[12][28] )) # (\fir|multiplied_data[13][28]  & ((\fir|multiplied_data[12][28] ) # (\fir|multiplied_data[11][28] ))))

	.dataa(gnd),
	.datab(!\fir|multiplied_data[13][28] ),
	.datac(!\fir|multiplied_data[11][28] ),
	.datad(!\fir|multiplied_data[12][28] ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir|Add10~110 ),
	.sharein(\fir|Add10~111 ),
	.combout(),
	.sumout(\fir|Add10~113_sumout ),
	.cout(\fir|Add10~114 ),
	.shareout(\fir|Add10~115 ));
// synopsys translate_off
defparam \fir|Add10~113 .extended_lut = "off";
defparam \fir|Add10~113 .lut_mask = 64'h0000033F00003CC3;
defparam \fir|Add10~113 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X22_Y6_N24
cyclonev_lcell_comb \fir|Add6~113 (
// Equation(s):
// \fir|Add6~113_sumout  = SUM(( !\fir|Add6~241_sumout  $ (!\fir|Add12~113_sumout  $ (\fir|Add10~113_sumout )) ) + ( \fir|Add6~111  ) + ( \fir|Add6~110  ))
// \fir|Add6~114  = CARRY(( !\fir|Add6~241_sumout  $ (!\fir|Add12~113_sumout  $ (\fir|Add10~113_sumout )) ) + ( \fir|Add6~111  ) + ( \fir|Add6~110  ))
// \fir|Add6~115  = SHARE((!\fir|Add6~241_sumout  & (\fir|Add12~113_sumout  & \fir|Add10~113_sumout )) # (\fir|Add6~241_sumout  & ((\fir|Add10~113_sumout ) # (\fir|Add12~113_sumout ))))

	.dataa(gnd),
	.datab(!\fir|Add6~241_sumout ),
	.datac(!\fir|Add12~113_sumout ),
	.datad(!\fir|Add10~113_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir|Add6~110 ),
	.sharein(\fir|Add6~111 ),
	.combout(),
	.sumout(\fir|Add6~113_sumout ),
	.cout(\fir|Add6~114 ),
	.shareout(\fir|Add6~115 ));
// synopsys translate_off
defparam \fir|Add6~113 .extended_lut = "off";
defparam \fir|Add6~113 .lut_mask = 64'h0000033F00003CC3;
defparam \fir|Add6~113 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X22_Y6_N25
dffeas \fir|o_fir_data[28] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\fir|Add6~113_sumout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir|o_fir_data [28]),
	.prn(vcc));
// synopsys translate_off
defparam \fir|o_fir_data[28] .is_wysiwyg = "true";
defparam \fir|o_fir_data[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y8_N27
cyclonev_lcell_comb \fir|Add6~245 (
// Equation(s):
// \fir|Add6~245_sumout  = SUM(( !\fir|multiplied_data[8][29]  $ (!\fir|multiplied_data[9][29]  $ (\fir|multiplied_data[10][29] )) ) + ( \fir|Add6~243  ) + ( \fir|Add6~242  ))
// \fir|Add6~246  = CARRY(( !\fir|multiplied_data[8][29]  $ (!\fir|multiplied_data[9][29]  $ (\fir|multiplied_data[10][29] )) ) + ( \fir|Add6~243  ) + ( \fir|Add6~242  ))
// \fir|Add6~247  = SHARE((!\fir|multiplied_data[8][29]  & (\fir|multiplied_data[9][29]  & \fir|multiplied_data[10][29] )) # (\fir|multiplied_data[8][29]  & ((\fir|multiplied_data[10][29] ) # (\fir|multiplied_data[9][29] ))))

	.dataa(!\fir|multiplied_data[8][29] ),
	.datab(gnd),
	.datac(!\fir|multiplied_data[9][29] ),
	.datad(!\fir|multiplied_data[10][29] ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir|Add6~242 ),
	.sharein(\fir|Add6~243 ),
	.combout(),
	.sumout(\fir|Add6~245_sumout ),
	.cout(\fir|Add6~246 ),
	.shareout(\fir|Add6~247 ));
// synopsys translate_off
defparam \fir|Add6~245 .extended_lut = "off";
defparam \fir|Add6~245 .lut_mask = 64'h0000055F00005AA5;
defparam \fir|Add6~245 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X21_Y12_N27
cyclonev_lcell_comb \fir|Add4~117 (
// Equation(s):
// \fir|Add4~117_sumout  = SUM(( !\fir|multiplied_data[7][29]  $ (!\fir|multiplied_data[6][29]  $ (\fir|multiplied_data[5][29] )) ) + ( \fir|Add4~115  ) + ( \fir|Add4~114  ))
// \fir|Add4~118  = CARRY(( !\fir|multiplied_data[7][29]  $ (!\fir|multiplied_data[6][29]  $ (\fir|multiplied_data[5][29] )) ) + ( \fir|Add4~115  ) + ( \fir|Add4~114  ))
// \fir|Add4~119  = SHARE((!\fir|multiplied_data[7][29]  & (\fir|multiplied_data[6][29]  & \fir|multiplied_data[5][29] )) # (\fir|multiplied_data[7][29]  & ((\fir|multiplied_data[5][29] ) # (\fir|multiplied_data[6][29] ))))

	.dataa(!\fir|multiplied_data[7][29] ),
	.datab(gnd),
	.datac(!\fir|multiplied_data[6][29] ),
	.datad(!\fir|multiplied_data[5][29] ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir|Add4~114 ),
	.sharein(\fir|Add4~115 ),
	.combout(),
	.sumout(\fir|Add4~117_sumout ),
	.cout(\fir|Add4~118 ),
	.shareout(\fir|Add4~119 ));
// synopsys translate_off
defparam \fir|Add4~117 .extended_lut = "off";
defparam \fir|Add4~117 .lut_mask = 64'h0000055F00005AA5;
defparam \fir|Add4~117 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X19_Y14_N27
cyclonev_lcell_comb \fir|Add1~117 (
// Equation(s):
// \fir|Add1~117_sumout  = SUM(( !\fir|multiplied_data[2][29]  $ (!\fir|multiplied_data[4][29]  $ (\fir|multiplied_data[3][29] )) ) + ( \fir|Add1~115  ) + ( \fir|Add1~114  ))
// \fir|Add1~118  = CARRY(( !\fir|multiplied_data[2][29]  $ (!\fir|multiplied_data[4][29]  $ (\fir|multiplied_data[3][29] )) ) + ( \fir|Add1~115  ) + ( \fir|Add1~114  ))
// \fir|Add1~119  = SHARE((!\fir|multiplied_data[2][29]  & (\fir|multiplied_data[4][29]  & \fir|multiplied_data[3][29] )) # (\fir|multiplied_data[2][29]  & ((\fir|multiplied_data[3][29] ) # (\fir|multiplied_data[4][29] ))))

	.dataa(!\fir|multiplied_data[2][29] ),
	.datab(gnd),
	.datac(!\fir|multiplied_data[4][29] ),
	.datad(!\fir|multiplied_data[3][29] ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir|Add1~114 ),
	.sharein(\fir|Add1~115 ),
	.combout(),
	.sumout(\fir|Add1~117_sumout ),
	.cout(\fir|Add1~118 ),
	.shareout(\fir|Add1~119 ));
// synopsys translate_off
defparam \fir|Add1~117 .extended_lut = "off";
defparam \fir|Add1~117 .lut_mask = 64'h0000055F00005AA5;
defparam \fir|Add1~117 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N27
cyclonev_lcell_comb \fir|Add12~245 (
// Equation(s):
// \fir|Add12~245_sumout  = SUM(( !\fir|Add0~mac_pl[0][29]  $ (!\fir|multiplied_data[15][29]  $ (\fir|multiplied_data[14][29] )) ) + ( \fir|Add12~243  ) + ( \fir|Add12~242  ))
// \fir|Add12~246  = CARRY(( !\fir|Add0~mac_pl[0][29]  $ (!\fir|multiplied_data[15][29]  $ (\fir|multiplied_data[14][29] )) ) + ( \fir|Add12~243  ) + ( \fir|Add12~242  ))
// \fir|Add12~247  = SHARE((!\fir|Add0~mac_pl[0][29]  & (\fir|multiplied_data[15][29]  & \fir|multiplied_data[14][29] )) # (\fir|Add0~mac_pl[0][29]  & ((\fir|multiplied_data[14][29] ) # (\fir|multiplied_data[15][29] ))))

	.dataa(!\fir|Add0~mac_pl[0][29] ),
	.datab(gnd),
	.datac(!\fir|multiplied_data[15][29] ),
	.datad(!\fir|multiplied_data[14][29] ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir|Add12~242 ),
	.sharein(\fir|Add12~243 ),
	.combout(),
	.sumout(\fir|Add12~245_sumout ),
	.cout(\fir|Add12~246 ),
	.shareout(\fir|Add12~247 ));
// synopsys translate_off
defparam \fir|Add12~245 .extended_lut = "off";
defparam \fir|Add12~245 .lut_mask = 64'h0000055F00005AA5;
defparam \fir|Add12~245 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X22_Y10_N27
cyclonev_lcell_comb \fir|Add12~117 (
// Equation(s):
// \fir|Add12~117_sumout  = SUM(( !\fir|Add4~117_sumout  $ (!\fir|Add1~117_sumout  $ (\fir|Add12~245_sumout )) ) + ( \fir|Add12~115  ) + ( \fir|Add12~114  ))
// \fir|Add12~118  = CARRY(( !\fir|Add4~117_sumout  $ (!\fir|Add1~117_sumout  $ (\fir|Add12~245_sumout )) ) + ( \fir|Add12~115  ) + ( \fir|Add12~114  ))
// \fir|Add12~119  = SHARE((!\fir|Add4~117_sumout  & (\fir|Add1~117_sumout  & \fir|Add12~245_sumout )) # (\fir|Add4~117_sumout  & ((\fir|Add12~245_sumout ) # (\fir|Add1~117_sumout ))))

	.dataa(!\fir|Add4~117_sumout ),
	.datab(gnd),
	.datac(!\fir|Add1~117_sumout ),
	.datad(!\fir|Add12~245_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir|Add12~114 ),
	.sharein(\fir|Add12~115 ),
	.combout(),
	.sumout(\fir|Add12~117_sumout ),
	.cout(\fir|Add12~118 ),
	.shareout(\fir|Add12~119 ));
// synopsys translate_off
defparam \fir|Add12~117 .extended_lut = "off";
defparam \fir|Add12~117 .lut_mask = 64'h0000055F00005AA5;
defparam \fir|Add12~117 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X21_Y6_N27
cyclonev_lcell_comb \fir|Add10~117 (
// Equation(s):
// \fir|Add10~117_sumout  = SUM(( !\fir|multiplied_data[12][29]  $ (!\fir|multiplied_data[11][29]  $ (\fir|multiplied_data[13][29] )) ) + ( \fir|Add10~115  ) + ( \fir|Add10~114  ))
// \fir|Add10~118  = CARRY(( !\fir|multiplied_data[12][29]  $ (!\fir|multiplied_data[11][29]  $ (\fir|multiplied_data[13][29] )) ) + ( \fir|Add10~115  ) + ( \fir|Add10~114  ))
// \fir|Add10~119  = SHARE((!\fir|multiplied_data[12][29]  & (\fir|multiplied_data[11][29]  & \fir|multiplied_data[13][29] )) # (\fir|multiplied_data[12][29]  & ((\fir|multiplied_data[13][29] ) # (\fir|multiplied_data[11][29] ))))

	.dataa(!\fir|multiplied_data[12][29] ),
	.datab(gnd),
	.datac(!\fir|multiplied_data[11][29] ),
	.datad(!\fir|multiplied_data[13][29] ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir|Add10~114 ),
	.sharein(\fir|Add10~115 ),
	.combout(),
	.sumout(\fir|Add10~117_sumout ),
	.cout(\fir|Add10~118 ),
	.shareout(\fir|Add10~119 ));
// synopsys translate_off
defparam \fir|Add10~117 .extended_lut = "off";
defparam \fir|Add10~117 .lut_mask = 64'h0000055F00005AA5;
defparam \fir|Add10~117 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X22_Y6_N27
cyclonev_lcell_comb \fir|Add6~117 (
// Equation(s):
// \fir|Add6~117_sumout  = SUM(( !\fir|Add6~245_sumout  $ (!\fir|Add12~117_sumout  $ (\fir|Add10~117_sumout )) ) + ( \fir|Add6~115  ) + ( \fir|Add6~114  ))
// \fir|Add6~118  = CARRY(( !\fir|Add6~245_sumout  $ (!\fir|Add12~117_sumout  $ (\fir|Add10~117_sumout )) ) + ( \fir|Add6~115  ) + ( \fir|Add6~114  ))
// \fir|Add6~119  = SHARE((!\fir|Add6~245_sumout  & (\fir|Add12~117_sumout  & \fir|Add10~117_sumout )) # (\fir|Add6~245_sumout  & ((\fir|Add10~117_sumout ) # (\fir|Add12~117_sumout ))))

	.dataa(!\fir|Add6~245_sumout ),
	.datab(gnd),
	.datac(!\fir|Add12~117_sumout ),
	.datad(!\fir|Add10~117_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir|Add6~114 ),
	.sharein(\fir|Add6~115 ),
	.combout(),
	.sumout(\fir|Add6~117_sumout ),
	.cout(\fir|Add6~118 ),
	.shareout(\fir|Add6~119 ));
// synopsys translate_off
defparam \fir|Add6~117 .extended_lut = "off";
defparam \fir|Add6~117 .lut_mask = 64'h0000055F00005AA5;
defparam \fir|Add6~117 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X22_Y6_N28
dffeas \fir|o_fir_data[29] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\fir|Add6~117_sumout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir|o_fir_data [29]),
	.prn(vcc));
// synopsys translate_off
defparam \fir|o_fir_data[29] .is_wysiwyg = "true";
defparam \fir|o_fir_data[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y14_N30
cyclonev_lcell_comb \fir|Add1~121 (
// Equation(s):
// \fir|Add1~121_sumout  = SUM(( !\fir|multiplied_data[4][31]  $ (!\fir|multiplied_data[3][31]  $ (\fir|multiplied_data[2][31] )) ) + ( \fir|Add1~119  ) + ( \fir|Add1~118  ))
// \fir|Add1~122  = CARRY(( !\fir|multiplied_data[4][31]  $ (!\fir|multiplied_data[3][31]  $ (\fir|multiplied_data[2][31] )) ) + ( \fir|Add1~119  ) + ( \fir|Add1~118  ))
// \fir|Add1~123  = SHARE((!\fir|multiplied_data[4][31]  & (\fir|multiplied_data[3][31]  & \fir|multiplied_data[2][31] )) # (\fir|multiplied_data[4][31]  & ((\fir|multiplied_data[2][31] ) # (\fir|multiplied_data[3][31] ))))

	.dataa(!\fir|multiplied_data[4][31] ),
	.datab(!\fir|multiplied_data[3][31] ),
	.datac(gnd),
	.datad(!\fir|multiplied_data[2][31] ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir|Add1~118 ),
	.sharein(\fir|Add1~119 ),
	.combout(),
	.sumout(\fir|Add1~121_sumout ),
	.cout(\fir|Add1~122 ),
	.shareout(\fir|Add1~123 ));
// synopsys translate_off
defparam \fir|Add1~121 .extended_lut = "off";
defparam \fir|Add1~121 .lut_mask = 64'h0000117700006699;
defparam \fir|Add1~121 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X21_Y12_N30
cyclonev_lcell_comb \fir|Add4~121 (
// Equation(s):
// \fir|Add4~121_sumout  = SUM(( !\fir|multiplied_data[6][31]  $ (!\fir|multiplied_data[5][31]  $ (\fir|multiplied_data[7][31] )) ) + ( \fir|Add4~119  ) + ( \fir|Add4~118  ))
// \fir|Add4~122  = CARRY(( !\fir|multiplied_data[6][31]  $ (!\fir|multiplied_data[5][31]  $ (\fir|multiplied_data[7][31] )) ) + ( \fir|Add4~119  ) + ( \fir|Add4~118  ))
// \fir|Add4~123  = SHARE((!\fir|multiplied_data[6][31]  & (\fir|multiplied_data[5][31]  & \fir|multiplied_data[7][31] )) # (\fir|multiplied_data[6][31]  & ((\fir|multiplied_data[7][31] ) # (\fir|multiplied_data[5][31] ))))

	.dataa(!\fir|multiplied_data[6][31] ),
	.datab(!\fir|multiplied_data[5][31] ),
	.datac(!\fir|multiplied_data[7][31] ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir|Add4~118 ),
	.sharein(\fir|Add4~119 ),
	.combout(),
	.sumout(\fir|Add4~121_sumout ),
	.cout(\fir|Add4~122 ),
	.shareout(\fir|Add4~123 ));
// synopsys translate_off
defparam \fir|Add4~121 .extended_lut = "off";
defparam \fir|Add4~121 .lut_mask = 64'h0000171700006969;
defparam \fir|Add4~121 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N30
cyclonev_lcell_comb \fir|Add12~249 (
// Equation(s):
// \fir|Add12~249_sumout  = SUM(( !\fir|multiplied_data[14][31]  $ (!\fir|multiplied_data[15][30]  $ (\fir|Add0~mac_pl[0][30] )) ) + ( \fir|Add12~247  ) + ( \fir|Add12~246  ))
// \fir|Add12~250  = CARRY(( !\fir|multiplied_data[14][31]  $ (!\fir|multiplied_data[15][30]  $ (\fir|Add0~mac_pl[0][30] )) ) + ( \fir|Add12~247  ) + ( \fir|Add12~246  ))
// \fir|Add12~251  = SHARE((!\fir|multiplied_data[14][31]  & (\fir|multiplied_data[15][30]  & \fir|Add0~mac_pl[0][30] )) # (\fir|multiplied_data[14][31]  & ((\fir|Add0~mac_pl[0][30] ) # (\fir|multiplied_data[15][30] ))))

	.dataa(!\fir|multiplied_data[14][31] ),
	.datab(gnd),
	.datac(!\fir|multiplied_data[15][30] ),
	.datad(!\fir|Add0~mac_pl[0][30] ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir|Add12~246 ),
	.sharein(\fir|Add12~247 ),
	.combout(),
	.sumout(\fir|Add12~249_sumout ),
	.cout(\fir|Add12~250 ),
	.shareout(\fir|Add12~251 ));
// synopsys translate_off
defparam \fir|Add12~249 .extended_lut = "off";
defparam \fir|Add12~249 .lut_mask = 64'h0000055F00005AA5;
defparam \fir|Add12~249 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X22_Y10_N30
cyclonev_lcell_comb \fir|Add12~121 (
// Equation(s):
// \fir|Add12~121_sumout  = SUM(( !\fir|Add1~121_sumout  $ (!\fir|Add4~121_sumout  $ (\fir|Add12~249_sumout )) ) + ( \fir|Add12~119  ) + ( \fir|Add12~118  ))
// \fir|Add12~122  = CARRY(( !\fir|Add1~121_sumout  $ (!\fir|Add4~121_sumout  $ (\fir|Add12~249_sumout )) ) + ( \fir|Add12~119  ) + ( \fir|Add12~118  ))
// \fir|Add12~123  = SHARE((!\fir|Add1~121_sumout  & (\fir|Add4~121_sumout  & \fir|Add12~249_sumout )) # (\fir|Add1~121_sumout  & ((\fir|Add12~249_sumout ) # (\fir|Add4~121_sumout ))))

	.dataa(!\fir|Add1~121_sumout ),
	.datab(gnd),
	.datac(!\fir|Add4~121_sumout ),
	.datad(!\fir|Add12~249_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir|Add12~118 ),
	.sharein(\fir|Add12~119 ),
	.combout(),
	.sumout(\fir|Add12~121_sumout ),
	.cout(\fir|Add12~122 ),
	.shareout(\fir|Add12~123 ));
// synopsys translate_off
defparam \fir|Add12~121 .extended_lut = "off";
defparam \fir|Add12~121 .lut_mask = 64'h0000055F00005AA5;
defparam \fir|Add12~121 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X21_Y6_N30
cyclonev_lcell_comb \fir|Add10~121 (
// Equation(s):
// \fir|Add10~121_sumout  = SUM(( !\fir|multiplied_data[13][31]  $ (!\fir|multiplied_data[12][31]  $ (\fir|multiplied_data[11][31] )) ) + ( \fir|Add10~119  ) + ( \fir|Add10~118  ))
// \fir|Add10~122  = CARRY(( !\fir|multiplied_data[13][31]  $ (!\fir|multiplied_data[12][31]  $ (\fir|multiplied_data[11][31] )) ) + ( \fir|Add10~119  ) + ( \fir|Add10~118  ))
// \fir|Add10~123  = SHARE((!\fir|multiplied_data[13][31]  & (\fir|multiplied_data[12][31]  & \fir|multiplied_data[11][31] )) # (\fir|multiplied_data[13][31]  & ((\fir|multiplied_data[11][31] ) # (\fir|multiplied_data[12][31] ))))

	.dataa(!\fir|multiplied_data[13][31] ),
	.datab(!\fir|multiplied_data[12][31] ),
	.datac(!\fir|multiplied_data[11][31] ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir|Add10~118 ),
	.sharein(\fir|Add10~119 ),
	.combout(),
	.sumout(\fir|Add10~121_sumout ),
	.cout(\fir|Add10~122 ),
	.shareout(\fir|Add10~123 ));
// synopsys translate_off
defparam \fir|Add10~121 .extended_lut = "off";
defparam \fir|Add10~121 .lut_mask = 64'h0000171700006969;
defparam \fir|Add10~121 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X19_Y8_N30
cyclonev_lcell_comb \fir|Add6~249 (
// Equation(s):
// \fir|Add6~249_sumout  = SUM(( !\fir|multiplied_data[9][31]  $ (!\fir|multiplied_data[10][31]  $ (\fir|multiplied_data[8][31] )) ) + ( \fir|Add6~247  ) + ( \fir|Add6~246  ))
// \fir|Add6~250  = CARRY(( !\fir|multiplied_data[9][31]  $ (!\fir|multiplied_data[10][31]  $ (\fir|multiplied_data[8][31] )) ) + ( \fir|Add6~247  ) + ( \fir|Add6~246  ))
// \fir|Add6~251  = SHARE((!\fir|multiplied_data[9][31]  & (\fir|multiplied_data[10][31]  & \fir|multiplied_data[8][31] )) # (\fir|multiplied_data[9][31]  & ((\fir|multiplied_data[8][31] ) # (\fir|multiplied_data[10][31] ))))

	.dataa(!\fir|multiplied_data[9][31] ),
	.datab(!\fir|multiplied_data[10][31] ),
	.datac(gnd),
	.datad(!\fir|multiplied_data[8][31] ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir|Add6~246 ),
	.sharein(\fir|Add6~247 ),
	.combout(),
	.sumout(\fir|Add6~249_sumout ),
	.cout(\fir|Add6~250 ),
	.shareout(\fir|Add6~251 ));
// synopsys translate_off
defparam \fir|Add6~249 .extended_lut = "off";
defparam \fir|Add6~249 .lut_mask = 64'h0000117700006699;
defparam \fir|Add6~249 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X22_Y6_N30
cyclonev_lcell_comb \fir|Add6~121 (
// Equation(s):
// \fir|Add6~121_sumout  = SUM(( !\fir|Add12~121_sumout  $ (!\fir|Add10~121_sumout  $ (\fir|Add6~249_sumout )) ) + ( \fir|Add6~119  ) + ( \fir|Add6~118  ))
// \fir|Add6~122  = CARRY(( !\fir|Add12~121_sumout  $ (!\fir|Add10~121_sumout  $ (\fir|Add6~249_sumout )) ) + ( \fir|Add6~119  ) + ( \fir|Add6~118  ))
// \fir|Add6~123  = SHARE((!\fir|Add12~121_sumout  & (\fir|Add10~121_sumout  & \fir|Add6~249_sumout )) # (\fir|Add12~121_sumout  & ((\fir|Add6~249_sumout ) # (\fir|Add10~121_sumout ))))

	.dataa(!\fir|Add12~121_sumout ),
	.datab(gnd),
	.datac(!\fir|Add10~121_sumout ),
	.datad(!\fir|Add6~249_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir|Add6~118 ),
	.sharein(\fir|Add6~119 ),
	.combout(),
	.sumout(\fir|Add6~121_sumout ),
	.cout(\fir|Add6~122 ),
	.shareout(\fir|Add6~123 ));
// synopsys translate_off
defparam \fir|Add6~121 .extended_lut = "off";
defparam \fir|Add6~121 .lut_mask = 64'h0000055F00005AA5;
defparam \fir|Add6~121 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X22_Y6_N31
dffeas \fir|o_fir_data[30] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\fir|Add6~121_sumout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir|o_fir_data [30]),
	.prn(vcc));
// synopsys translate_off
defparam \fir|o_fir_data[30] .is_wysiwyg = "true";
defparam \fir|o_fir_data[30] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y6_N33
cyclonev_lcell_comb \fir|Add10~125 (
// Equation(s):
// \fir|Add10~125_sumout  = SUM(( !\fir|multiplied_data[13][31]  $ (!\fir|multiplied_data[12][31]  $ (\fir|multiplied_data[11][31] )) ) + ( \fir|Add10~123  ) + ( \fir|Add10~122  ))

	.dataa(!\fir|multiplied_data[13][31] ),
	.datab(!\fir|multiplied_data[12][31] ),
	.datac(!\fir|multiplied_data[11][31] ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir|Add10~122 ),
	.sharein(\fir|Add10~123 ),
	.combout(),
	.sumout(\fir|Add10~125_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir|Add10~125 .extended_lut = "off";
defparam \fir|Add10~125 .lut_mask = 64'h0000000000006969;
defparam \fir|Add10~125 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N33
cyclonev_lcell_comb \fir|Add12~253 (
// Equation(s):
// \fir|Add12~253_sumout  = SUM(( !\fir|multiplied_data[14][31]  $ (!\fir|Add0~mac_pl[0][31]  $ (\fir|multiplied_data[15][31] )) ) + ( \fir|Add12~251  ) + ( \fir|Add12~250  ))

	.dataa(!\fir|multiplied_data[14][31] ),
	.datab(gnd),
	.datac(!\fir|Add0~mac_pl[0][31] ),
	.datad(!\fir|multiplied_data[15][31] ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir|Add12~250 ),
	.sharein(\fir|Add12~251 ),
	.combout(),
	.sumout(\fir|Add12~253_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir|Add12~253 .extended_lut = "off";
defparam \fir|Add12~253 .lut_mask = 64'h0000000000005AA5;
defparam \fir|Add12~253 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X21_Y12_N33
cyclonev_lcell_comb \fir|Add4~125 (
// Equation(s):
// \fir|Add4~125_sumout  = SUM(( !\fir|multiplied_data[6][31]  $ (!\fir|multiplied_data[5][31]  $ (\fir|multiplied_data[7][31] )) ) + ( \fir|Add4~123  ) + ( \fir|Add4~122  ))

	.dataa(!\fir|multiplied_data[6][31] ),
	.datab(!\fir|multiplied_data[5][31] ),
	.datac(!\fir|multiplied_data[7][31] ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir|Add4~122 ),
	.sharein(\fir|Add4~123 ),
	.combout(),
	.sumout(\fir|Add4~125_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir|Add4~125 .extended_lut = "off";
defparam \fir|Add4~125 .lut_mask = 64'h0000000000006969;
defparam \fir|Add4~125 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X19_Y14_N33
cyclonev_lcell_comb \fir|Add1~125 (
// Equation(s):
// \fir|Add1~125_sumout  = SUM(( !\fir|multiplied_data[4][31]  $ (!\fir|multiplied_data[3][31]  $ (\fir|multiplied_data[2][31] )) ) + ( \fir|Add1~123  ) + ( \fir|Add1~122  ))

	.dataa(!\fir|multiplied_data[4][31] ),
	.datab(!\fir|multiplied_data[3][31] ),
	.datac(!\fir|multiplied_data[2][31] ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir|Add1~122 ),
	.sharein(\fir|Add1~123 ),
	.combout(),
	.sumout(\fir|Add1~125_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir|Add1~125 .extended_lut = "off";
defparam \fir|Add1~125 .lut_mask = 64'h0000000000006969;
defparam \fir|Add1~125 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X22_Y10_N33
cyclonev_lcell_comb \fir|Add12~125 (
// Equation(s):
// \fir|Add12~125_sumout  = SUM(( !\fir|Add12~253_sumout  $ (!\fir|Add4~125_sumout  $ (\fir|Add1~125_sumout )) ) + ( \fir|Add12~123  ) + ( \fir|Add12~122  ))

	.dataa(gnd),
	.datab(!\fir|Add12~253_sumout ),
	.datac(!\fir|Add4~125_sumout ),
	.datad(!\fir|Add1~125_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir|Add12~122 ),
	.sharein(\fir|Add12~123 ),
	.combout(),
	.sumout(\fir|Add12~125_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir|Add12~125 .extended_lut = "off";
defparam \fir|Add12~125 .lut_mask = 64'h0000000000003CC3;
defparam \fir|Add12~125 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X19_Y8_N33
cyclonev_lcell_comb \fir|Add6~253 (
// Equation(s):
// \fir|Add6~253_sumout  = SUM(( !\fir|multiplied_data[9][31]  $ (!\fir|multiplied_data[10][31]  $ (\fir|multiplied_data[8][31] )) ) + ( \fir|Add6~251  ) + ( \fir|Add6~250  ))

	.dataa(!\fir|multiplied_data[9][31] ),
	.datab(!\fir|multiplied_data[10][31] ),
	.datac(!\fir|multiplied_data[8][31] ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir|Add6~250 ),
	.sharein(\fir|Add6~251 ),
	.combout(),
	.sumout(\fir|Add6~253_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir|Add6~253 .extended_lut = "off";
defparam \fir|Add6~253 .lut_mask = 64'h0000000000006969;
defparam \fir|Add6~253 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X22_Y6_N33
cyclonev_lcell_comb \fir|Add6~125 (
// Equation(s):
// \fir|Add6~125_sumout  = SUM(( !\fir|Add10~125_sumout  $ (!\fir|Add12~125_sumout  $ (\fir|Add6~253_sumout )) ) + ( \fir|Add6~123  ) + ( \fir|Add6~122  ))

	.dataa(gnd),
	.datab(!\fir|Add10~125_sumout ),
	.datac(!\fir|Add12~125_sumout ),
	.datad(!\fir|Add6~253_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir|Add6~122 ),
	.sharein(\fir|Add6~123 ),
	.combout(),
	.sumout(\fir|Add6~125_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir|Add6~125 .extended_lut = "off";
defparam \fir|Add6~125 .lut_mask = 64'h0000000000003CC3;
defparam \fir|Add6~125 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X22_Y6_N34
dffeas \fir|o_fir_data[31] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\fir|Add6~125_sumout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir|o_fir_data [31]),
	.prn(vcc));
// synopsys translate_off
defparam \fir|o_fir_data[31] .is_wysiwyg = "true";
defparam \fir|o_fir_data[31] .power_up = "low";
// synopsys translate_on

// Location: DSP_X54_Y18_N0
cyclonev_mac \iir|Mult0~8 (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({vcc,vcc,vcc,vcc,vcc,vcc,gnd,gnd,gnd,gnd,gnd,vcc,vcc,vcc,vcc}),
	.ay({\Add0~61_sumout ,\Add0~61_sumout ,\Add0~61_sumout ,\Add0~61_sumout ,\Add0~57_sumout ,\Add0~53_sumout ,\Add0~49_sumout ,\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\Add0~21_sumout ,\Add0~17_sumout ,\Add0~13_sumout ,
\Add0~9_sumout ,\Add0~5_sumout ,\Add0~1_sumout }),
	.az(26'b00000000000000000000000000),
	.bx(18'b000000000000000000),
	.by(19'b0000000000000000000),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk({gnd,gnd,\FPGA_CLK1_50~inputCLKENA0_outclk }),
	.aclr({gnd,!\SW[0]~inputCLKENA0_outclk }),
	.ena({vcc,vcc,vcc}),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\iir|Mult0~8_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \iir|Mult0~8 .accumulate_clock = "none";
defparam \iir|Mult0~8 .ax_clock = "none";
defparam \iir|Mult0~8 .ax_width = 15;
defparam \iir|Mult0~8 .ay_scan_in_clock = "0";
defparam \iir|Mult0~8 .ay_scan_in_width = 19;
defparam \iir|Mult0~8 .ay_use_scan_in = "false";
defparam \iir|Mult0~8 .az_clock = "none";
defparam \iir|Mult0~8 .bx_clock = "none";
defparam \iir|Mult0~8 .by_clock = "none";
defparam \iir|Mult0~8 .by_use_scan_in = "false";
defparam \iir|Mult0~8 .bz_clock = "none";
defparam \iir|Mult0~8 .coef_a_0 = 0;
defparam \iir|Mult0~8 .coef_a_1 = 0;
defparam \iir|Mult0~8 .coef_a_2 = 0;
defparam \iir|Mult0~8 .coef_a_3 = 0;
defparam \iir|Mult0~8 .coef_a_4 = 0;
defparam \iir|Mult0~8 .coef_a_5 = 0;
defparam \iir|Mult0~8 .coef_a_6 = 0;
defparam \iir|Mult0~8 .coef_a_7 = 0;
defparam \iir|Mult0~8 .coef_b_0 = 0;
defparam \iir|Mult0~8 .coef_b_1 = 0;
defparam \iir|Mult0~8 .coef_b_2 = 0;
defparam \iir|Mult0~8 .coef_b_3 = 0;
defparam \iir|Mult0~8 .coef_b_4 = 0;
defparam \iir|Mult0~8 .coef_b_5 = 0;
defparam \iir|Mult0~8 .coef_b_6 = 0;
defparam \iir|Mult0~8 .coef_b_7 = 0;
defparam \iir|Mult0~8 .coef_sel_a_clock = "none";
defparam \iir|Mult0~8 .coef_sel_b_clock = "none";
defparam \iir|Mult0~8 .delay_scan_out_ay = "false";
defparam \iir|Mult0~8 .delay_scan_out_by = "false";
defparam \iir|Mult0~8 .enable_double_accum = "false";
defparam \iir|Mult0~8 .load_const_clock = "none";
defparam \iir|Mult0~8 .load_const_value = 0;
defparam \iir|Mult0~8 .mode_sub_location = 0;
defparam \iir|Mult0~8 .negate_clock = "none";
defparam \iir|Mult0~8 .operand_source_max = "input";
defparam \iir|Mult0~8 .operand_source_may = "input";
defparam \iir|Mult0~8 .operand_source_mbx = "input";
defparam \iir|Mult0~8 .operand_source_mby = "input";
defparam \iir|Mult0~8 .operation_mode = "m18x18_full";
defparam \iir|Mult0~8 .output_clock = "none";
defparam \iir|Mult0~8 .preadder_subtract_a = "false";
defparam \iir|Mult0~8 .preadder_subtract_b = "false";
defparam \iir|Mult0~8 .result_a_width = 64;
defparam \iir|Mult0~8 .signed_max = "false";
defparam \iir|Mult0~8 .signed_may = "true";
defparam \iir|Mult0~8 .signed_mbx = "false";
defparam \iir|Mult0~8 .signed_mby = "false";
defparam \iir|Mult0~8 .sub_clock = "none";
defparam \iir|Mult0~8 .use_chainadder = "false";
// synopsys translate_on

// Location: LABCELL_X50_Y11_N9
cyclonev_lcell_comb \iir|delay_section1[0][18]~_Duplicate_2feeder (
// Equation(s):
// \iir|delay_section1[0][18]~_Duplicate_2feeder_combout  = ( \iir|add_cast[21]~24_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\iir|add_cast[21]~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\iir|delay_section1[0][18]~_Duplicate_2feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \iir|delay_section1[0][18]~_Duplicate_2feeder .extended_lut = "off";
defparam \iir|delay_section1[0][18]~_Duplicate_2feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \iir|delay_section1[0][18]~_Duplicate_2feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y11_N10
dffeas \iir|delay_section1[0][18]~_Duplicate_2 (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\iir|delay_section1[0][18]~_Duplicate_2feeder_combout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iir|delay_section1[0][18]~_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \iir|delay_section1[0][18]~_Duplicate_2 .is_wysiwyg = "true";
defparam \iir|delay_section1[0][18]~_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y11_N24
cyclonev_lcell_comb \iir|delay_section1[0][20]~_Duplicate_2feeder (
// Equation(s):
// \iir|delay_section1[0][20]~_Duplicate_2feeder_combout  = ( \iir|add_cast[23]~26_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\iir|add_cast[23]~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\iir|delay_section1[0][20]~_Duplicate_2feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \iir|delay_section1[0][20]~_Duplicate_2feeder .extended_lut = "off";
defparam \iir|delay_section1[0][20]~_Duplicate_2feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \iir|delay_section1[0][20]~_Duplicate_2feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y11_N25
dffeas \iir|delay_section1[0][20]~_Duplicate_2 (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\iir|delay_section1[0][20]~_Duplicate_2feeder_combout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iir|delay_section1[0][20]~_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \iir|delay_section1[0][20]~_Duplicate_2 .is_wysiwyg = "true";
defparam \iir|delay_section1[0][20]~_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y10_N50
dffeas \iir|delay_section1[0][21]~_Duplicate_2 (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\iir|add_cast[24]~9_combout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iir|delay_section1[0][21]~_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \iir|delay_section1[0][21]~_Duplicate_2 .is_wysiwyg = "true";
defparam \iir|delay_section1[0][21]~_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y11_N17
dffeas \iir|delay_section1[0][23]~_Duplicate_2 (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\iir|add_cast[26]~1_combout ),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iir|delay_section1[0][23]~_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \iir|delay_section1[0][23]~_Duplicate_2 .is_wysiwyg = "true";
defparam \iir|delay_section1[0][23]~_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y10_N59
dffeas \iir|delay_section1[0][28]~_Duplicate_2 (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\iir|add_cast[31]~6_combout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iir|delay_section1[0][28]~_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \iir|delay_section1[0][28]~_Duplicate_2 .is_wysiwyg = "true";
defparam \iir|delay_section1[0][28]~_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: DSP_X54_Y12_N0
cyclonev_mac \iir|Mult1~393 (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,gnd,gnd,vcc}),
	.ay({\iir|Add1~1_sumout ,\iir|Add1~1_sumout ,\iir|Add1~1_sumout ,\iir|Add1~1_sumout ,\iir|Add1~1_sumout ,\iir|Add1~1_sumout ,\iir|add_cast[33]~8_combout ,\iir|add_cast[32]~7_combout ,\iir|add_cast[31]~6_combout ,\iir|add_cast[30]~5_combout ,\iir|add_cast[29]~4_combout ,
\iir|add_cast[28]~3_combout ,\iir|add_cast[27]~2_combout ,\iir|add_cast[26]~1_combout ,\iir|add_cast[25]~0_combout ,\iir|add_cast[24]~9_combout ,\iir|add_cast[23]~26_combout ,\iir|add_cast[22]~25_combout ,\iir|add_cast[21]~24_combout }),
	.az(26'b00000000000000000000000000),
	.bx(18'b000000000000000000),
	.by(19'b0000000000000000000),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk({gnd,gnd,\FPGA_CLK1_50~inputCLKENA0_outclk }),
	.aclr({gnd,!\SW[0]~inputCLKENA0_outclk }),
	.ena({vcc,vcc,vcc}),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\iir|Mult1~393_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \iir|Mult1~393 .accumulate_clock = "none";
defparam \iir|Mult1~393 .ax_clock = "none";
defparam \iir|Mult1~393 .ax_width = 18;
defparam \iir|Mult1~393 .ay_scan_in_clock = "0";
defparam \iir|Mult1~393 .ay_scan_in_width = 19;
defparam \iir|Mult1~393 .ay_use_scan_in = "false";
defparam \iir|Mult1~393 .az_clock = "none";
defparam \iir|Mult1~393 .bx_clock = "none";
defparam \iir|Mult1~393 .by_clock = "none";
defparam \iir|Mult1~393 .by_use_scan_in = "false";
defparam \iir|Mult1~393 .bz_clock = "none";
defparam \iir|Mult1~393 .coef_a_0 = 0;
defparam \iir|Mult1~393 .coef_a_1 = 0;
defparam \iir|Mult1~393 .coef_a_2 = 0;
defparam \iir|Mult1~393 .coef_a_3 = 0;
defparam \iir|Mult1~393 .coef_a_4 = 0;
defparam \iir|Mult1~393 .coef_a_5 = 0;
defparam \iir|Mult1~393 .coef_a_6 = 0;
defparam \iir|Mult1~393 .coef_a_7 = 0;
defparam \iir|Mult1~393 .coef_b_0 = 0;
defparam \iir|Mult1~393 .coef_b_1 = 0;
defparam \iir|Mult1~393 .coef_b_2 = 0;
defparam \iir|Mult1~393 .coef_b_3 = 0;
defparam \iir|Mult1~393 .coef_b_4 = 0;
defparam \iir|Mult1~393 .coef_b_5 = 0;
defparam \iir|Mult1~393 .coef_b_6 = 0;
defparam \iir|Mult1~393 .coef_b_7 = 0;
defparam \iir|Mult1~393 .coef_sel_a_clock = "none";
defparam \iir|Mult1~393 .coef_sel_b_clock = "none";
defparam \iir|Mult1~393 .delay_scan_out_ay = "false";
defparam \iir|Mult1~393 .delay_scan_out_by = "false";
defparam \iir|Mult1~393 .enable_double_accum = "false";
defparam \iir|Mult1~393 .load_const_clock = "none";
defparam \iir|Mult1~393 .load_const_value = 0;
defparam \iir|Mult1~393 .mode_sub_location = 0;
defparam \iir|Mult1~393 .negate_clock = "none";
defparam \iir|Mult1~393 .operand_source_max = "input";
defparam \iir|Mult1~393 .operand_source_may = "input";
defparam \iir|Mult1~393 .operand_source_mbx = "input";
defparam \iir|Mult1~393 .operand_source_mby = "input";
defparam \iir|Mult1~393 .operation_mode = "m18x18_full";
defparam \iir|Mult1~393 .output_clock = "none";
defparam \iir|Mult1~393 .preadder_subtract_a = "false";
defparam \iir|Mult1~393 .preadder_subtract_b = "false";
defparam \iir|Mult1~393 .result_a_width = 64;
defparam \iir|Mult1~393 .signed_max = "true";
defparam \iir|Mult1~393 .signed_may = "true";
defparam \iir|Mult1~393 .signed_mbx = "false";
defparam \iir|Mult1~393 .signed_mby = "false";
defparam \iir|Mult1~393 .sub_clock = "none";
defparam \iir|Mult1~393 .use_chainadder = "false";
// synopsys translate_on

// Location: LABCELL_X50_Y11_N42
cyclonev_lcell_comb \iir|delay_section1[0][30]~_Duplicate_2feeder (
// Equation(s):
// \iir|delay_section1[0][30]~_Duplicate_2feeder_combout  = ( \iir|add_cast[33]~8_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\iir|add_cast[33]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\iir|delay_section1[0][30]~_Duplicate_2feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \iir|delay_section1[0][30]~_Duplicate_2feeder .extended_lut = "off";
defparam \iir|delay_section1[0][30]~_Duplicate_2feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \iir|delay_section1[0][30]~_Duplicate_2feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y11_N43
dffeas \iir|delay_section1[0][30]~_Duplicate_2 (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\iir|delay_section1[0][30]~_Duplicate_2feeder_combout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iir|delay_section1[0][30]~_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \iir|delay_section1[0][30]~_Duplicate_2 .is_wysiwyg = "true";
defparam \iir|delay_section1[0][30]~_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y11_N59
dffeas \iir|delay_section1[0][31]~_Duplicate_2 (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\iir|Add1~1_sumout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iir|delay_section1[0][31]~_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \iir|delay_section1[0][31]~_Duplicate_2 .is_wysiwyg = "true";
defparam \iir|delay_section1[0][31]~_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y12_N18
cyclonev_lcell_comb \iir|delay_section1[0][0]~_Duplicate_2feeder (
// Equation(s):
// \iir|delay_section1[0][0]~_Duplicate_2feeder_combout  = ( \iir|add_cast[3]~29_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\iir|add_cast[3]~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\iir|delay_section1[0][0]~_Duplicate_2feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \iir|delay_section1[0][0]~_Duplicate_2feeder .extended_lut = "off";
defparam \iir|delay_section1[0][0]~_Duplicate_2feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \iir|delay_section1[0][0]~_Duplicate_2feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y12_N19
dffeas \iir|delay_section1[0][0]~_Duplicate_2DUPLICATE (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\iir|delay_section1[0][0]~_Duplicate_2feeder_combout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iir|delay_section1[0][0]~_Duplicate_2DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \iir|delay_section1[0][0]~_Duplicate_2DUPLICATE .is_wysiwyg = "true";
defparam \iir|delay_section1[0][0]~_Duplicate_2DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y12_N8
dffeas \iir|delay_section1[0][3]~_Duplicate_2 (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\iir|add_cast[6]~27_combout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iir|delay_section1[0][3]~_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \iir|delay_section1[0][3]~_Duplicate_2 .is_wysiwyg = "true";
defparam \iir|delay_section1[0][3]~_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y12_N26
dffeas \iir|delay_section1[0][4]~_Duplicate_2 (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\iir|add_cast[7]~10_combout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iir|delay_section1[0][4]~_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \iir|delay_section1[0][4]~_Duplicate_2 .is_wysiwyg = "true";
defparam \iir|delay_section1[0][4]~_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y12_N49
dffeas \iir|delay_section1[0][6]~_Duplicate_2 (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\iir|add_cast[9]~12_combout ),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iir|delay_section1[0][6]~_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \iir|delay_section1[0][6]~_Duplicate_2 .is_wysiwyg = "true";
defparam \iir|delay_section1[0][6]~_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y12_N0
cyclonev_lcell_comb \iir|delay_section1[0][10]~_Duplicate_2feeder (
// Equation(s):
// \iir|delay_section1[0][10]~_Duplicate_2feeder_combout  = ( \iir|add_cast[13]~16_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\iir|add_cast[13]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\iir|delay_section1[0][10]~_Duplicate_2feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \iir|delay_section1[0][10]~_Duplicate_2feeder .extended_lut = "off";
defparam \iir|delay_section1[0][10]~_Duplicate_2feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \iir|delay_section1[0][10]~_Duplicate_2feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y12_N1
dffeas \iir|delay_section1[0][10]~_Duplicate_2 (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\iir|delay_section1[0][10]~_Duplicate_2feeder_combout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iir|delay_section1[0][10]~_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \iir|delay_section1[0][10]~_Duplicate_2 .is_wysiwyg = "true";
defparam \iir|delay_section1[0][10]~_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y12_N3
cyclonev_lcell_comb \iir|delay_section1[0][11]~_Duplicate_2feeder (
// Equation(s):
// \iir|delay_section1[0][11]~_Duplicate_2feeder_combout  = ( \iir|add_cast[14]~17_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\iir|add_cast[14]~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\iir|delay_section1[0][11]~_Duplicate_2feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \iir|delay_section1[0][11]~_Duplicate_2feeder .extended_lut = "off";
defparam \iir|delay_section1[0][11]~_Duplicate_2feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \iir|delay_section1[0][11]~_Duplicate_2feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y12_N4
dffeas \iir|delay_section1[0][11]~_Duplicate_2 (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\iir|delay_section1[0][11]~_Duplicate_2feeder_combout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iir|delay_section1[0][11]~_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \iir|delay_section1[0][11]~_Duplicate_2 .is_wysiwyg = "true";
defparam \iir|delay_section1[0][11]~_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y11_N23
dffeas \iir|delay_section1[0][13]~_Duplicate_2 (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\iir|add_cast[16]~19_combout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iir|delay_section1[0][13]~_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \iir|delay_section1[0][13]~_Duplicate_2 .is_wysiwyg = "true";
defparam \iir|delay_section1[0][13]~_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y11_N29
dffeas \iir|delay_section1[0][15]~_Duplicate_2 (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\iir|add_cast[18]~21_combout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iir|delay_section1[0][15]~_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \iir|delay_section1[0][15]~_Duplicate_2 .is_wysiwyg = "true";
defparam \iir|delay_section1[0][15]~_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: DSP_X54_Y6_N0
cyclonev_mac \iir|Mult2~385 (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({vcc,vcc}),
	.ay({\iir|delay_section1[0][31]~_Duplicate_2_q ,\iir|delay_section1[0][31]~_Duplicate_2_q ,\iir|delay_section1[0][31]~_Duplicate_2_q ,\iir|delay_section1[0][31]~_Duplicate_2_q ,\iir|delay_section1[0][31]~_Duplicate_2_q ,\iir|delay_section1[0][31]~_Duplicate_2_q ,
\iir|delay_section1[0][30]~_Duplicate_2_q ,\iir|delay_section1[0][29]~_Duplicate_2_q ,\iir|delay_section1[0][28]~_Duplicate_2_q ,\iir|delay_section1[0][27]~_Duplicate_2_q ,\iir|delay_section1[0][26]~_Duplicate_2_q ,\iir|delay_section1[0][25]~_Duplicate_2_q ,
\iir|delay_section1[0][24]~_Duplicate_2_q ,\iir|delay_section1[0][23]~_Duplicate_2_q ,\iir|delay_section1[0][22]~_Duplicate_2_q ,\iir|delay_section1[0][21]~_Duplicate_2_q ,\iir|delay_section1[0][20]~_Duplicate_2_q ,\iir|delay_section1[0][19]~_Duplicate_2_q ,
\iir|delay_section1[0][18]~_Duplicate_2_q }),
	.az(26'b00000000000000000000000000),
	.bx(18'b000000000000000000),
	.by(19'b0000000000000000000),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk({gnd,gnd,\FPGA_CLK1_50~inputCLKENA0_outclk }),
	.aclr({gnd,!\SW[0]~inputCLKENA0_outclk }),
	.ena({vcc,vcc,vcc}),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\iir|Mult2~385_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \iir|Mult2~385 .accumulate_clock = "none";
defparam \iir|Mult2~385 .ax_clock = "none";
defparam \iir|Mult2~385 .ax_width = 2;
defparam \iir|Mult2~385 .ay_scan_in_clock = "0";
defparam \iir|Mult2~385 .ay_scan_in_width = 19;
defparam \iir|Mult2~385 .ay_use_scan_in = "false";
defparam \iir|Mult2~385 .az_clock = "none";
defparam \iir|Mult2~385 .bx_clock = "none";
defparam \iir|Mult2~385 .by_clock = "none";
defparam \iir|Mult2~385 .by_use_scan_in = "false";
defparam \iir|Mult2~385 .bz_clock = "none";
defparam \iir|Mult2~385 .coef_a_0 = 0;
defparam \iir|Mult2~385 .coef_a_1 = 0;
defparam \iir|Mult2~385 .coef_a_2 = 0;
defparam \iir|Mult2~385 .coef_a_3 = 0;
defparam \iir|Mult2~385 .coef_a_4 = 0;
defparam \iir|Mult2~385 .coef_a_5 = 0;
defparam \iir|Mult2~385 .coef_a_6 = 0;
defparam \iir|Mult2~385 .coef_a_7 = 0;
defparam \iir|Mult2~385 .coef_b_0 = 0;
defparam \iir|Mult2~385 .coef_b_1 = 0;
defparam \iir|Mult2~385 .coef_b_2 = 0;
defparam \iir|Mult2~385 .coef_b_3 = 0;
defparam \iir|Mult2~385 .coef_b_4 = 0;
defparam \iir|Mult2~385 .coef_b_5 = 0;
defparam \iir|Mult2~385 .coef_b_6 = 0;
defparam \iir|Mult2~385 .coef_b_7 = 0;
defparam \iir|Mult2~385 .coef_sel_a_clock = "none";
defparam \iir|Mult2~385 .coef_sel_b_clock = "none";
defparam \iir|Mult2~385 .delay_scan_out_ay = "false";
defparam \iir|Mult2~385 .delay_scan_out_by = "false";
defparam \iir|Mult2~385 .enable_double_accum = "false";
defparam \iir|Mult2~385 .load_const_clock = "none";
defparam \iir|Mult2~385 .load_const_value = 0;
defparam \iir|Mult2~385 .mode_sub_location = 0;
defparam \iir|Mult2~385 .negate_clock = "none";
defparam \iir|Mult2~385 .operand_source_max = "input";
defparam \iir|Mult2~385 .operand_source_may = "input";
defparam \iir|Mult2~385 .operand_source_mbx = "input";
defparam \iir|Mult2~385 .operand_source_mby = "input";
defparam \iir|Mult2~385 .operation_mode = "m18x18_full";
defparam \iir|Mult2~385 .output_clock = "none";
defparam \iir|Mult2~385 .preadder_subtract_a = "false";
defparam \iir|Mult2~385 .preadder_subtract_b = "false";
defparam \iir|Mult2~385 .result_a_width = 64;
defparam \iir|Mult2~385 .signed_max = "false";
defparam \iir|Mult2~385 .signed_may = "true";
defparam \iir|Mult2~385 .signed_mbx = "false";
defparam \iir|Mult2~385 .signed_mby = "false";
defparam \iir|Mult2~385 .sub_clock = "none";
defparam \iir|Mult2~385 .use_chainadder = "false";
// synopsys translate_on

// Location: DSP_X54_Y14_N0
cyclonev_mac \iir|Mult1~52 (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({\iir|Add1~1_sumout ,\iir|Add1~1_sumout ,\iir|Add1~1_sumout ,\iir|Add1~1_sumout ,\iir|Add1~1_sumout ,\iir|add_cast[33]~8_combout ,\iir|add_cast[32]~7_combout ,\iir|add_cast[31]~6_combout ,\iir|add_cast[30]~5_combout ,\iir|add_cast[29]~4_combout ,
\iir|add_cast[28]~3_combout ,\iir|add_cast[27]~2_combout ,\iir|add_cast[26]~1_combout ,\iir|add_cast[25]~0_combout ,\iir|add_cast[24]~9_combout ,\iir|add_cast[23]~26_combout ,\iir|add_cast[22]~25_combout ,\iir|add_cast[21]~24_combout }),
	.ay({vcc,vcc,vcc,vcc,gnd,vcc,gnd,vcc,vcc,vcc,vcc,gnd,gnd,gnd,gnd,gnd,gnd}),
	.az(26'b00000000000000000000000000),
	.bx({vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,gnd,gnd,vcc}),
	.by({\iir|add_cast[20]~23_combout ,\iir|add_cast[19]~22_combout ,\iir|add_cast[18]~21_combout ,\iir|add_cast[17]~20_combout ,\iir|add_cast[16]~19_combout ,\iir|add_cast[15]~18_combout ,\iir|add_cast[14]~17_combout ,\iir|add_cast[13]~16_combout ,
\iir|add_cast[12]~15_combout ,\iir|add_cast[11]~14_combout ,\iir|add_cast[10]~13_combout ,\iir|add_cast[9]~12_combout ,\iir|add_cast[8]~11_combout ,\iir|add_cast[7]~10_combout ,\iir|add_cast[6]~27_combout ,\iir|add_cast[5]~28_combout ,\iir|add_cast[4]~30_combout ,
\iir|add_cast[3]~29_combout }),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk({gnd,gnd,\FPGA_CLK1_50~inputCLKENA0_outclk }),
	.aclr({gnd,!\SW[0]~inputCLKENA0_outclk }),
	.ena({vcc,vcc,vcc}),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\iir|Mult1~52_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \iir|Mult1~52 .accumulate_clock = "none";
defparam \iir|Mult1~52 .ax_clock = "0";
defparam \iir|Mult1~52 .ax_width = 18;
defparam \iir|Mult1~52 .ay_scan_in_clock = "none";
defparam \iir|Mult1~52 .ay_scan_in_width = 17;
defparam \iir|Mult1~52 .ay_use_scan_in = "false";
defparam \iir|Mult1~52 .az_clock = "none";
defparam \iir|Mult1~52 .bx_clock = "none";
defparam \iir|Mult1~52 .bx_width = 18;
defparam \iir|Mult1~52 .by_clock = "0";
defparam \iir|Mult1~52 .by_use_scan_in = "false";
defparam \iir|Mult1~52 .by_width = 18;
defparam \iir|Mult1~52 .bz_clock = "none";
defparam \iir|Mult1~52 .coef_a_0 = 0;
defparam \iir|Mult1~52 .coef_a_1 = 0;
defparam \iir|Mult1~52 .coef_a_2 = 0;
defparam \iir|Mult1~52 .coef_a_3 = 0;
defparam \iir|Mult1~52 .coef_a_4 = 0;
defparam \iir|Mult1~52 .coef_a_5 = 0;
defparam \iir|Mult1~52 .coef_a_6 = 0;
defparam \iir|Mult1~52 .coef_a_7 = 0;
defparam \iir|Mult1~52 .coef_b_0 = 0;
defparam \iir|Mult1~52 .coef_b_1 = 0;
defparam \iir|Mult1~52 .coef_b_2 = 0;
defparam \iir|Mult1~52 .coef_b_3 = 0;
defparam \iir|Mult1~52 .coef_b_4 = 0;
defparam \iir|Mult1~52 .coef_b_5 = 0;
defparam \iir|Mult1~52 .coef_b_6 = 0;
defparam \iir|Mult1~52 .coef_b_7 = 0;
defparam \iir|Mult1~52 .coef_sel_a_clock = "none";
defparam \iir|Mult1~52 .coef_sel_b_clock = "none";
defparam \iir|Mult1~52 .delay_scan_out_ay = "false";
defparam \iir|Mult1~52 .delay_scan_out_by = "false";
defparam \iir|Mult1~52 .enable_double_accum = "false";
defparam \iir|Mult1~52 .load_const_clock = "none";
defparam \iir|Mult1~52 .load_const_value = 0;
defparam \iir|Mult1~52 .mode_sub_location = 0;
defparam \iir|Mult1~52 .negate_clock = "none";
defparam \iir|Mult1~52 .operand_source_max = "input";
defparam \iir|Mult1~52 .operand_source_may = "input";
defparam \iir|Mult1~52 .operand_source_mbx = "input";
defparam \iir|Mult1~52 .operand_source_mby = "input";
defparam \iir|Mult1~52 .operation_mode = "m18x18_sumof2";
defparam \iir|Mult1~52 .output_clock = "none";
defparam \iir|Mult1~52 .preadder_subtract_a = "false";
defparam \iir|Mult1~52 .preadder_subtract_b = "false";
defparam \iir|Mult1~52 .result_a_width = 64;
defparam \iir|Mult1~52 .signed_max = "true";
defparam \iir|Mult1~52 .signed_may = "false";
defparam \iir|Mult1~52 .signed_mbx = "true";
defparam \iir|Mult1~52 .signed_mby = "false";
defparam \iir|Mult1~52 .sub_clock = "none";
defparam \iir|Mult1~52 .use_chainadder = "false";
// synopsys translate_on

// Location: DSP_X54_Y16_N0
cyclonev_mac \iir|Mult1~806 (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({vcc,vcc,vcc,vcc,gnd,vcc,gnd,vcc,vcc,vcc,vcc,gnd,gnd,gnd,gnd,gnd,gnd}),
	.ay({\iir|add_cast[20]~23_combout ,\iir|add_cast[19]~22_combout ,\iir|add_cast[18]~21_combout ,\iir|add_cast[17]~20_combout ,\iir|add_cast[16]~19_combout ,\iir|add_cast[15]~18_combout ,\iir|add_cast[14]~17_combout ,\iir|add_cast[13]~16_combout ,
\iir|add_cast[12]~15_combout ,\iir|add_cast[11]~14_combout ,\iir|add_cast[10]~13_combout ,\iir|add_cast[9]~12_combout ,\iir|add_cast[8]~11_combout ,\iir|add_cast[7]~10_combout ,\iir|add_cast[6]~27_combout ,\iir|add_cast[5]~28_combout ,\iir|add_cast[4]~30_combout ,
\iir|add_cast[3]~29_combout }),
	.az(26'b00000000000000000000000000),
	.bx(18'b000000000000000000),
	.by(19'b0000000000000000000),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk({gnd,gnd,\FPGA_CLK1_50~inputCLKENA0_outclk }),
	.aclr({gnd,!\SW[0]~inputCLKENA0_outclk }),
	.ena({vcc,vcc,vcc}),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\iir|Mult1~806_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \iir|Mult1~806 .accumulate_clock = "none";
defparam \iir|Mult1~806 .ax_clock = "none";
defparam \iir|Mult1~806 .ax_width = 17;
defparam \iir|Mult1~806 .ay_scan_in_clock = "0";
defparam \iir|Mult1~806 .ay_scan_in_width = 18;
defparam \iir|Mult1~806 .ay_use_scan_in = "false";
defparam \iir|Mult1~806 .az_clock = "none";
defparam \iir|Mult1~806 .bx_clock = "none";
defparam \iir|Mult1~806 .by_clock = "none";
defparam \iir|Mult1~806 .by_use_scan_in = "false";
defparam \iir|Mult1~806 .bz_clock = "none";
defparam \iir|Mult1~806 .coef_a_0 = 0;
defparam \iir|Mult1~806 .coef_a_1 = 0;
defparam \iir|Mult1~806 .coef_a_2 = 0;
defparam \iir|Mult1~806 .coef_a_3 = 0;
defparam \iir|Mult1~806 .coef_a_4 = 0;
defparam \iir|Mult1~806 .coef_a_5 = 0;
defparam \iir|Mult1~806 .coef_a_6 = 0;
defparam \iir|Mult1~806 .coef_a_7 = 0;
defparam \iir|Mult1~806 .coef_b_0 = 0;
defparam \iir|Mult1~806 .coef_b_1 = 0;
defparam \iir|Mult1~806 .coef_b_2 = 0;
defparam \iir|Mult1~806 .coef_b_3 = 0;
defparam \iir|Mult1~806 .coef_b_4 = 0;
defparam \iir|Mult1~806 .coef_b_5 = 0;
defparam \iir|Mult1~806 .coef_b_6 = 0;
defparam \iir|Mult1~806 .coef_b_7 = 0;
defparam \iir|Mult1~806 .coef_sel_a_clock = "none";
defparam \iir|Mult1~806 .coef_sel_b_clock = "none";
defparam \iir|Mult1~806 .delay_scan_out_ay = "false";
defparam \iir|Mult1~806 .delay_scan_out_by = "false";
defparam \iir|Mult1~806 .enable_double_accum = "false";
defparam \iir|Mult1~806 .load_const_clock = "none";
defparam \iir|Mult1~806 .load_const_value = 0;
defparam \iir|Mult1~806 .mode_sub_location = 0;
defparam \iir|Mult1~806 .negate_clock = "none";
defparam \iir|Mult1~806 .operand_source_max = "input";
defparam \iir|Mult1~806 .operand_source_may = "input";
defparam \iir|Mult1~806 .operand_source_mbx = "input";
defparam \iir|Mult1~806 .operand_source_mby = "input";
defparam \iir|Mult1~806 .operation_mode = "m18x18_full";
defparam \iir|Mult1~806 .output_clock = "none";
defparam \iir|Mult1~806 .preadder_subtract_a = "false";
defparam \iir|Mult1~806 .preadder_subtract_b = "false";
defparam \iir|Mult1~806 .result_a_width = 64;
defparam \iir|Mult1~806 .signed_max = "false";
defparam \iir|Mult1~806 .signed_may = "false";
defparam \iir|Mult1~806 .signed_mbx = "false";
defparam \iir|Mult1~806 .signed_mby = "false";
defparam \iir|Mult1~806 .sub_clock = "none";
defparam \iir|Mult1~806 .use_chainadder = "false";
// synopsys translate_on

// Location: LABCELL_X53_Y14_N0
cyclonev_lcell_comb \iir|Mult1~1162 (
// Equation(s):
// \iir|Mult1~1162_sumout  = SUM(( \iir|Mult1~52_resulta  ) + ( \iir|Mult1~822  ) + ( !VCC ))
// \iir|Mult1~1163  = CARRY(( \iir|Mult1~52_resulta  ) + ( \iir|Mult1~822  ) + ( !VCC ))

	.dataa(!\iir|Mult1~52_resulta ),
	.datab(gnd),
	.datac(!\iir|Mult1~822 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Mult1~1162_sumout ),
	.cout(\iir|Mult1~1163 ),
	.shareout());
// synopsys translate_off
defparam \iir|Mult1~1162 .extended_lut = "off";
defparam \iir|Mult1~1162 .lut_mask = 64'h0000F0F000005555;
defparam \iir|Mult1~1162 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y14_N3
cyclonev_lcell_comb \iir|Mult1~1158 (
// Equation(s):
// \iir|Mult1~1158_sumout  = SUM(( \iir|Mult1~53  ) + ( \iir|Mult1~823  ) + ( \iir|Mult1~1163  ))
// \iir|Mult1~1159  = CARRY(( \iir|Mult1~53  ) + ( \iir|Mult1~823  ) + ( \iir|Mult1~1163  ))

	.dataa(gnd),
	.datab(!\iir|Mult1~53 ),
	.datac(!\iir|Mult1~823 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iir|Mult1~1163 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Mult1~1158_sumout ),
	.cout(\iir|Mult1~1159 ),
	.shareout());
// synopsys translate_off
defparam \iir|Mult1~1158 .extended_lut = "off";
defparam \iir|Mult1~1158 .lut_mask = 64'h0000F0F000003333;
defparam \iir|Mult1~1158 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y14_N6
cyclonev_lcell_comb \iir|Mult1~1150 (
// Equation(s):
// \iir|Mult1~1150_sumout  = SUM(( \iir|Mult1~54  ) + ( \iir|Mult1~824  ) + ( \iir|Mult1~1159  ))
// \iir|Mult1~1151  = CARRY(( \iir|Mult1~54  ) + ( \iir|Mult1~824  ) + ( \iir|Mult1~1159  ))

	.dataa(gnd),
	.datab(!\iir|Mult1~824 ),
	.datac(!\iir|Mult1~54 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iir|Mult1~1159 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Mult1~1150_sumout ),
	.cout(\iir|Mult1~1151 ),
	.shareout());
// synopsys translate_off
defparam \iir|Mult1~1150 .extended_lut = "off";
defparam \iir|Mult1~1150 .lut_mask = 64'h0000CCCC00000F0F;
defparam \iir|Mult1~1150 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y14_N9
cyclonev_lcell_comb \iir|Mult1~1154 (
// Equation(s):
// \iir|Mult1~1154_sumout  = SUM(( \iir|Mult1~55  ) + ( \iir|Mult1~825  ) + ( \iir|Mult1~1151  ))
// \iir|Mult1~1155  = CARRY(( \iir|Mult1~55  ) + ( \iir|Mult1~825  ) + ( \iir|Mult1~1151  ))

	.dataa(!\iir|Mult1~825 ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\iir|Mult1~55 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iir|Mult1~1151 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Mult1~1154_sumout ),
	.cout(\iir|Mult1~1155 ),
	.shareout());
// synopsys translate_off
defparam \iir|Mult1~1154 .extended_lut = "off";
defparam \iir|Mult1~1154 .lut_mask = 64'h0000AAAA000000FF;
defparam \iir|Mult1~1154 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y14_N12
cyclonev_lcell_comb \iir|Mult1~1146 (
// Equation(s):
// \iir|Mult1~1146_sumout  = SUM(( \iir|Mult1~826  ) + ( \iir|Mult1~56  ) + ( \iir|Mult1~1155  ))
// \iir|Mult1~1147  = CARRY(( \iir|Mult1~826  ) + ( \iir|Mult1~56  ) + ( \iir|Mult1~1155  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\iir|Mult1~826 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\iir|Mult1~56 ),
	.datag(gnd),
	.cin(\iir|Mult1~1155 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Mult1~1146_sumout ),
	.cout(\iir|Mult1~1147 ),
	.shareout());
// synopsys translate_off
defparam \iir|Mult1~1146 .extended_lut = "off";
defparam \iir|Mult1~1146 .lut_mask = 64'h0000FF0000000F0F;
defparam \iir|Mult1~1146 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y14_N15
cyclonev_lcell_comb \iir|Mult1~1142 (
// Equation(s):
// \iir|Mult1~1142_sumout  = SUM(( \iir|Mult1~827  ) + ( \iir|Mult1~57  ) + ( \iir|Mult1~1147  ))
// \iir|Mult1~1143  = CARRY(( \iir|Mult1~827  ) + ( \iir|Mult1~57  ) + ( \iir|Mult1~1147  ))

	.dataa(!\iir|Mult1~57 ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\iir|Mult1~827 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iir|Mult1~1147 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Mult1~1142_sumout ),
	.cout(\iir|Mult1~1143 ),
	.shareout());
// synopsys translate_off
defparam \iir|Mult1~1142 .extended_lut = "off";
defparam \iir|Mult1~1142 .lut_mask = 64'h0000AAAA000000FF;
defparam \iir|Mult1~1142 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y14_N18
cyclonev_lcell_comb \iir|Mult1~1138 (
// Equation(s):
// \iir|Mult1~1138_sumout  = SUM(( \iir|Mult1~58  ) + ( \iir|Mult1~828  ) + ( \iir|Mult1~1143  ))
// \iir|Mult1~1139  = CARRY(( \iir|Mult1~58  ) + ( \iir|Mult1~828  ) + ( \iir|Mult1~1143  ))

	.dataa(!\iir|Mult1~828 ),
	.datab(gnd),
	.datac(!\iir|Mult1~58 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iir|Mult1~1143 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Mult1~1138_sumout ),
	.cout(\iir|Mult1~1139 ),
	.shareout());
// synopsys translate_off
defparam \iir|Mult1~1138 .extended_lut = "off";
defparam \iir|Mult1~1138 .lut_mask = 64'h0000AAAA00000F0F;
defparam \iir|Mult1~1138 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y14_N21
cyclonev_lcell_comb \iir|Mult1~731 (
// Equation(s):
// \iir|Mult1~731_sumout  = SUM(( \iir|Mult1~59  ) + ( \iir|Mult1~829  ) + ( \iir|Mult1~1139  ))
// \iir|Mult1~732  = CARRY(( \iir|Mult1~59  ) + ( \iir|Mult1~829  ) + ( \iir|Mult1~1139  ))

	.dataa(gnd),
	.datab(!\iir|Mult1~829 ),
	.datac(!\iir|Mult1~59 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iir|Mult1~1139 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Mult1~731_sumout ),
	.cout(\iir|Mult1~732 ),
	.shareout());
// synopsys translate_off
defparam \iir|Mult1~731 .extended_lut = "off";
defparam \iir|Mult1~731 .lut_mask = 64'h0000CCCC00000F0F;
defparam \iir|Mult1~731 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y14_N24
cyclonev_lcell_comb \iir|Mult1~735 (
// Equation(s):
// \iir|Mult1~735_sumout  = SUM(( \iir|Mult1~830  ) + ( \iir|Mult1~60  ) + ( \iir|Mult1~732  ))
// \iir|Mult1~736  = CARRY(( \iir|Mult1~830  ) + ( \iir|Mult1~60  ) + ( \iir|Mult1~732  ))

	.dataa(gnd),
	.datab(!\iir|Mult1~830 ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\iir|Mult1~60 ),
	.datag(gnd),
	.cin(\iir|Mult1~732 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Mult1~735_sumout ),
	.cout(\iir|Mult1~736 ),
	.shareout());
// synopsys translate_off
defparam \iir|Mult1~735 .extended_lut = "off";
defparam \iir|Mult1~735 .lut_mask = 64'h0000FF0000003333;
defparam \iir|Mult1~735 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y14_N27
cyclonev_lcell_comb \iir|Mult1~739 (
// Equation(s):
// \iir|Mult1~739_sumout  = SUM(( \iir|Mult1~61  ) + ( \iir|Mult1~831  ) + ( \iir|Mult1~736  ))
// \iir|Mult1~740  = CARRY(( \iir|Mult1~61  ) + ( \iir|Mult1~831  ) + ( \iir|Mult1~736  ))

	.dataa(!\iir|Mult1~61 ),
	.datab(gnd),
	.datac(!\iir|Mult1~831 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iir|Mult1~736 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Mult1~739_sumout ),
	.cout(\iir|Mult1~740 ),
	.shareout());
// synopsys translate_off
defparam \iir|Mult1~739 .extended_lut = "off";
defparam \iir|Mult1~739 .lut_mask = 64'h0000F0F000005555;
defparam \iir|Mult1~739 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y14_N30
cyclonev_lcell_comb \iir|Mult1~743 (
// Equation(s):
// \iir|Mult1~743_sumout  = SUM(( \iir|Mult1~62  ) + ( \iir|Mult1~832  ) + ( \iir|Mult1~740  ))
// \iir|Mult1~744  = CARRY(( \iir|Mult1~62  ) + ( \iir|Mult1~832  ) + ( \iir|Mult1~740  ))

	.dataa(gnd),
	.datab(!\iir|Mult1~62 ),
	.datac(!\iir|Mult1~832 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iir|Mult1~740 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Mult1~743_sumout ),
	.cout(\iir|Mult1~744 ),
	.shareout());
// synopsys translate_off
defparam \iir|Mult1~743 .extended_lut = "off";
defparam \iir|Mult1~743 .lut_mask = 64'h0000F0F000003333;
defparam \iir|Mult1~743 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y14_N33
cyclonev_lcell_comb \iir|Mult1~747 (
// Equation(s):
// \iir|Mult1~747_sumout  = SUM(( \iir|Mult1~63  ) + ( \iir|Mult1~833  ) + ( \iir|Mult1~744  ))
// \iir|Mult1~748  = CARRY(( \iir|Mult1~63  ) + ( \iir|Mult1~833  ) + ( \iir|Mult1~744  ))

	.dataa(!\iir|Mult1~63 ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\iir|Mult1~833 ),
	.datag(gnd),
	.cin(\iir|Mult1~744 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Mult1~747_sumout ),
	.cout(\iir|Mult1~748 ),
	.shareout());
// synopsys translate_off
defparam \iir|Mult1~747 .extended_lut = "off";
defparam \iir|Mult1~747 .lut_mask = 64'h0000FF0000005555;
defparam \iir|Mult1~747 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y14_N36
cyclonev_lcell_comb \iir|Mult1~751 (
// Equation(s):
// \iir|Mult1~751_sumout  = SUM(( \iir|Mult1~64  ) + ( \iir|Mult1~834  ) + ( \iir|Mult1~748  ))
// \iir|Mult1~752  = CARRY(( \iir|Mult1~64  ) + ( \iir|Mult1~834  ) + ( \iir|Mult1~748  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\iir|Mult1~834 ),
	.datad(!\iir|Mult1~64 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iir|Mult1~748 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Mult1~751_sumout ),
	.cout(\iir|Mult1~752 ),
	.shareout());
// synopsys translate_off
defparam \iir|Mult1~751 .extended_lut = "off";
defparam \iir|Mult1~751 .lut_mask = 64'h0000F0F0000000FF;
defparam \iir|Mult1~751 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y14_N39
cyclonev_lcell_comb \iir|Mult1~755 (
// Equation(s):
// \iir|Mult1~755_sumout  = SUM(( \iir|Mult1~65  ) + ( \iir|Mult1~835  ) + ( \iir|Mult1~752  ))
// \iir|Mult1~756  = CARRY(( \iir|Mult1~65  ) + ( \iir|Mult1~835  ) + ( \iir|Mult1~752  ))

	.dataa(!\iir|Mult1~65 ),
	.datab(gnd),
	.datac(!\iir|Mult1~835 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iir|Mult1~752 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Mult1~755_sumout ),
	.cout(\iir|Mult1~756 ),
	.shareout());
// synopsys translate_off
defparam \iir|Mult1~755 .extended_lut = "off";
defparam \iir|Mult1~755 .lut_mask = 64'h0000F0F000005555;
defparam \iir|Mult1~755 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y14_N42
cyclonev_lcell_comb \iir|Mult1~759 (
// Equation(s):
// \iir|Mult1~759_sumout  = SUM(( \iir|Mult1~66  ) + ( \iir|Mult1~836  ) + ( \iir|Mult1~756  ))
// \iir|Mult1~760  = CARRY(( \iir|Mult1~66  ) + ( \iir|Mult1~836  ) + ( \iir|Mult1~756  ))

	.dataa(gnd),
	.datab(!\iir|Mult1~836 ),
	.datac(!\iir|Mult1~66 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iir|Mult1~756 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Mult1~759_sumout ),
	.cout(\iir|Mult1~760 ),
	.shareout());
// synopsys translate_off
defparam \iir|Mult1~759 .extended_lut = "off";
defparam \iir|Mult1~759 .lut_mask = 64'h0000CCCC00000F0F;
defparam \iir|Mult1~759 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y14_N45
cyclonev_lcell_comb \iir|Mult1~763 (
// Equation(s):
// \iir|Mult1~763_sumout  = SUM(( \iir|Mult1~837  ) + ( \iir|Mult1~67  ) + ( \iir|Mult1~760  ))
// \iir|Mult1~764  = CARRY(( \iir|Mult1~837  ) + ( \iir|Mult1~67  ) + ( \iir|Mult1~760  ))

	.dataa(!\iir|Mult1~67 ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\iir|Mult1~837 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iir|Mult1~760 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Mult1~763_sumout ),
	.cout(\iir|Mult1~764 ),
	.shareout());
// synopsys translate_off
defparam \iir|Mult1~763 .extended_lut = "off";
defparam \iir|Mult1~763 .lut_mask = 64'h0000AAAA000000FF;
defparam \iir|Mult1~763 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y14_N48
cyclonev_lcell_comb \iir|Mult1~767 (
// Equation(s):
// \iir|Mult1~767_sumout  = SUM(( \iir|Mult1~68  ) + ( \iir|Mult1~838  ) + ( \iir|Mult1~764  ))
// \iir|Mult1~768  = CARRY(( \iir|Mult1~68  ) + ( \iir|Mult1~838  ) + ( \iir|Mult1~764  ))

	.dataa(gnd),
	.datab(!\iir|Mult1~68 ),
	.datac(!\iir|Mult1~838 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iir|Mult1~764 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Mult1~767_sumout ),
	.cout(\iir|Mult1~768 ),
	.shareout());
// synopsys translate_off
defparam \iir|Mult1~767 .extended_lut = "off";
defparam \iir|Mult1~767 .lut_mask = 64'h0000F0F000003333;
defparam \iir|Mult1~767 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y14_N51
cyclonev_lcell_comb \iir|Mult1~771 (
// Equation(s):
// \iir|Mult1~771_sumout  = SUM(( \iir|Mult1~839  ) + ( \iir|Mult1~69  ) + ( \iir|Mult1~768  ))
// \iir|Mult1~772  = CARRY(( \iir|Mult1~839  ) + ( \iir|Mult1~69  ) + ( \iir|Mult1~768  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\iir|Mult1~839 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\iir|Mult1~69 ),
	.datag(gnd),
	.cin(\iir|Mult1~768 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Mult1~771_sumout ),
	.cout(\iir|Mult1~772 ),
	.shareout());
// synopsys translate_off
defparam \iir|Mult1~771 .extended_lut = "off";
defparam \iir|Mult1~771 .lut_mask = 64'h0000FF0000000F0F;
defparam \iir|Mult1~771 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y14_N54
cyclonev_lcell_comb \iir|Mult1~775 (
// Equation(s):
// \iir|Mult1~775_sumout  = SUM(( \iir|Mult1~70  ) + ( \iir|Mult1~393_resulta  ) + ( \iir|Mult1~772  ))
// \iir|Mult1~776  = CARRY(( \iir|Mult1~70  ) + ( \iir|Mult1~393_resulta  ) + ( \iir|Mult1~772  ))

	.dataa(gnd),
	.datab(!\iir|Mult1~393_resulta ),
	.datac(!\iir|Mult1~70 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iir|Mult1~772 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Mult1~775_sumout ),
	.cout(\iir|Mult1~776 ),
	.shareout());
// synopsys translate_off
defparam \iir|Mult1~775 .extended_lut = "off";
defparam \iir|Mult1~775 .lut_mask = 64'h0000CCCC00000F0F;
defparam \iir|Mult1~775 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y14_N57
cyclonev_lcell_comb \iir|Mult1~779 (
// Equation(s):
// \iir|Mult1~779_sumout  = SUM(( \iir|Mult1~71  ) + ( \iir|Mult1~394  ) + ( \iir|Mult1~776  ))
// \iir|Mult1~780  = CARRY(( \iir|Mult1~71  ) + ( \iir|Mult1~394  ) + ( \iir|Mult1~776  ))

	.dataa(!\iir|Mult1~71 ),
	.datab(gnd),
	.datac(!\iir|Mult1~394 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iir|Mult1~776 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Mult1~779_sumout ),
	.cout(\iir|Mult1~780 ),
	.shareout());
// synopsys translate_off
defparam \iir|Mult1~779 .extended_lut = "off";
defparam \iir|Mult1~779 .lut_mask = 64'h0000F0F000005555;
defparam \iir|Mult1~779 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y14_N0
cyclonev_lcell_comb \iir|Add0~153 (
// Equation(s):
// \iir|Add0~153_sumout  = SUM(( !\iir|mul_temp_1 [16] ) + ( !VCC ) + ( !VCC ))
// \iir|Add0~154  = CARRY(( !\iir|mul_temp_1 [16] ) + ( !VCC ) + ( !VCC ))
// \iir|Add0~155  = SHARE(VCC)

	.dataa(gnd),
	.datab(!\iir|mul_temp_1 [16]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Add0~153_sumout ),
	.cout(\iir|Add0~154 ),
	.shareout(\iir|Add0~155 ));
// synopsys translate_off
defparam \iir|Add0~153 .extended_lut = "off";
defparam \iir|Add0~153 .lut_mask = 64'h0000FFFF0000CCCC;
defparam \iir|Add0~153 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X52_Y14_N3
cyclonev_lcell_comb \iir|Add0~149 (
// Equation(s):
// \iir|Add0~149_sumout  = SUM(( !\iir|mul_temp_1 [17] ) + ( \iir|Add0~155  ) + ( \iir|Add0~154  ))
// \iir|Add0~150  = CARRY(( !\iir|mul_temp_1 [17] ) + ( \iir|Add0~155  ) + ( \iir|Add0~154  ))
// \iir|Add0~151  = SHARE(GND)

	.dataa(!\iir|mul_temp_1 [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iir|Add0~154 ),
	.sharein(\iir|Add0~155 ),
	.combout(),
	.sumout(\iir|Add0~149_sumout ),
	.cout(\iir|Add0~150 ),
	.shareout(\iir|Add0~151 ));
// synopsys translate_off
defparam \iir|Add0~149 .extended_lut = "off";
defparam \iir|Add0~149 .lut_mask = 64'h000000000000AAAA;
defparam \iir|Add0~149 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X52_Y14_N6
cyclonev_lcell_comb \iir|Add0~145 (
// Equation(s):
// \iir|Add0~145_sumout  = SUM(( !\iir|Mult1~1162_sumout  ) + ( \iir|Add0~151  ) + ( \iir|Add0~150  ))
// \iir|Add0~146  = CARRY(( !\iir|Mult1~1162_sumout  ) + ( \iir|Add0~151  ) + ( \iir|Add0~150  ))
// \iir|Add0~147  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(!\iir|Mult1~1162_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iir|Add0~150 ),
	.sharein(\iir|Add0~151 ),
	.combout(),
	.sumout(\iir|Add0~145_sumout ),
	.cout(\iir|Add0~146 ),
	.shareout(\iir|Add0~147 ));
// synopsys translate_off
defparam \iir|Add0~145 .extended_lut = "off";
defparam \iir|Add0~145 .lut_mask = 64'h000000000000F0F0;
defparam \iir|Add0~145 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X52_Y14_N9
cyclonev_lcell_comb \iir|Add0~141 (
// Equation(s):
// \iir|Add0~141_sumout  = SUM(( !\iir|Mult1~1158_sumout  ) + ( \iir|Add0~147  ) + ( \iir|Add0~146  ))
// \iir|Add0~142  = CARRY(( !\iir|Mult1~1158_sumout  ) + ( \iir|Add0~147  ) + ( \iir|Add0~146  ))
// \iir|Add0~143  = SHARE(GND)

	.dataa(!\iir|Mult1~1158_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iir|Add0~146 ),
	.sharein(\iir|Add0~147 ),
	.combout(),
	.sumout(\iir|Add0~141_sumout ),
	.cout(\iir|Add0~142 ),
	.shareout(\iir|Add0~143 ));
// synopsys translate_off
defparam \iir|Add0~141 .extended_lut = "off";
defparam \iir|Add0~141 .lut_mask = 64'h000000000000AAAA;
defparam \iir|Add0~141 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X52_Y14_N12
cyclonev_lcell_comb \iir|Add0~133 (
// Equation(s):
// \iir|Add0~133_sumout  = SUM(( !\iir|Mult1~1150_sumout  ) + ( \iir|Add0~143  ) + ( \iir|Add0~142  ))
// \iir|Add0~134  = CARRY(( !\iir|Mult1~1150_sumout  ) + ( \iir|Add0~143  ) + ( \iir|Add0~142  ))
// \iir|Add0~135  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(!\iir|Mult1~1150_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iir|Add0~142 ),
	.sharein(\iir|Add0~143 ),
	.combout(),
	.sumout(\iir|Add0~133_sumout ),
	.cout(\iir|Add0~134 ),
	.shareout(\iir|Add0~135 ));
// synopsys translate_off
defparam \iir|Add0~133 .extended_lut = "off";
defparam \iir|Add0~133 .lut_mask = 64'h000000000000F0F0;
defparam \iir|Add0~133 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X52_Y14_N15
cyclonev_lcell_comb \iir|Add0~137 (
// Equation(s):
// \iir|Add0~137_sumout  = SUM(( !\iir|Mult1~1154_sumout  $ (\iir|mul_temp [5]) ) + ( \iir|Add0~135  ) + ( \iir|Add0~134  ))
// \iir|Add0~138  = CARRY(( !\iir|Mult1~1154_sumout  $ (\iir|mul_temp [5]) ) + ( \iir|Add0~135  ) + ( \iir|Add0~134  ))
// \iir|Add0~139  = SHARE((!\iir|Mult1~1154_sumout  & \iir|mul_temp [5]))

	.dataa(!\iir|Mult1~1154_sumout ),
	.datab(gnd),
	.datac(!\iir|mul_temp [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iir|Add0~134 ),
	.sharein(\iir|Add0~135 ),
	.combout(),
	.sumout(\iir|Add0~137_sumout ),
	.cout(\iir|Add0~138 ),
	.shareout(\iir|Add0~139 ));
// synopsys translate_off
defparam \iir|Add0~137 .extended_lut = "off";
defparam \iir|Add0~137 .lut_mask = 64'h00000A0A0000A5A5;
defparam \iir|Add0~137 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X52_Y14_N18
cyclonev_lcell_comb \iir|Add0~129 (
// Equation(s):
// \iir|Add0~129_sumout  = SUM(( !\iir|Mult1~1146_sumout  $ (\iir|mul_temp [6]) ) + ( \iir|Add0~139  ) + ( \iir|Add0~138  ))
// \iir|Add0~130  = CARRY(( !\iir|Mult1~1146_sumout  $ (\iir|mul_temp [6]) ) + ( \iir|Add0~139  ) + ( \iir|Add0~138  ))
// \iir|Add0~131  = SHARE((!\iir|Mult1~1146_sumout  & \iir|mul_temp [6]))

	.dataa(gnd),
	.datab(!\iir|Mult1~1146_sumout ),
	.datac(!\iir|mul_temp [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iir|Add0~138 ),
	.sharein(\iir|Add0~139 ),
	.combout(),
	.sumout(\iir|Add0~129_sumout ),
	.cout(\iir|Add0~130 ),
	.shareout(\iir|Add0~131 ));
// synopsys translate_off
defparam \iir|Add0~129 .extended_lut = "off";
defparam \iir|Add0~129 .lut_mask = 64'h00000C0C0000C3C3;
defparam \iir|Add0~129 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X52_Y14_N21
cyclonev_lcell_comb \iir|Add0~125 (
// Equation(s):
// \iir|Add0~125_sumout  = SUM(( !\iir|mul_temp [7] $ (\iir|Mult1~1142_sumout ) ) + ( \iir|Add0~131  ) + ( \iir|Add0~130  ))
// \iir|Add0~126  = CARRY(( !\iir|mul_temp [7] $ (\iir|Mult1~1142_sumout ) ) + ( \iir|Add0~131  ) + ( \iir|Add0~130  ))
// \iir|Add0~127  = SHARE((\iir|mul_temp [7] & !\iir|Mult1~1142_sumout ))

	.dataa(!\iir|mul_temp [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\iir|Mult1~1142_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iir|Add0~130 ),
	.sharein(\iir|Add0~131 ),
	.combout(),
	.sumout(\iir|Add0~125_sumout ),
	.cout(\iir|Add0~126 ),
	.shareout(\iir|Add0~127 ));
// synopsys translate_off
defparam \iir|Add0~125 .extended_lut = "off";
defparam \iir|Add0~125 .lut_mask = 64'h000055000000AA55;
defparam \iir|Add0~125 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X52_Y14_N24
cyclonev_lcell_comb \iir|Add0~121 (
// Equation(s):
// \iir|Add0~121_sumout  = SUM(( !\iir|Mult1~1138_sumout  $ (\iir|mul_temp [8]) ) + ( \iir|Add0~127  ) + ( \iir|Add0~126  ))
// \iir|Add0~122  = CARRY(( !\iir|Mult1~1138_sumout  $ (\iir|mul_temp [8]) ) + ( \iir|Add0~127  ) + ( \iir|Add0~126  ))
// \iir|Add0~123  = SHARE((!\iir|Mult1~1138_sumout  & \iir|mul_temp [8]))

	.dataa(gnd),
	.datab(!\iir|Mult1~1138_sumout ),
	.datac(!\iir|mul_temp [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iir|Add0~126 ),
	.sharein(\iir|Add0~127 ),
	.combout(),
	.sumout(\iir|Add0~121_sumout ),
	.cout(\iir|Add0~122 ),
	.shareout(\iir|Add0~123 ));
// synopsys translate_off
defparam \iir|Add0~121 .extended_lut = "off";
defparam \iir|Add0~121 .lut_mask = 64'h00000C0C0000C3C3;
defparam \iir|Add0~121 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X52_Y14_N27
cyclonev_lcell_comb \iir|Add0~53 (
// Equation(s):
// \iir|Add0~53_sumout  = SUM(( !\iir|Mult1~731_sumout  $ (\iir|mul_temp [9]) ) + ( \iir|Add0~123  ) + ( \iir|Add0~122  ))
// \iir|Add0~54  = CARRY(( !\iir|Mult1~731_sumout  $ (\iir|mul_temp [9]) ) + ( \iir|Add0~123  ) + ( \iir|Add0~122  ))
// \iir|Add0~55  = SHARE((!\iir|Mult1~731_sumout  & \iir|mul_temp [9]))

	.dataa(!\iir|Mult1~731_sumout ),
	.datab(gnd),
	.datac(!\iir|mul_temp [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iir|Add0~122 ),
	.sharein(\iir|Add0~123 ),
	.combout(),
	.sumout(\iir|Add0~53_sumout ),
	.cout(\iir|Add0~54 ),
	.shareout(\iir|Add0~55 ));
// synopsys translate_off
defparam \iir|Add0~53 .extended_lut = "off";
defparam \iir|Add0~53 .lut_mask = 64'h00000A0A0000A5A5;
defparam \iir|Add0~53 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X52_Y14_N30
cyclonev_lcell_comb \iir|Add0~57 (
// Equation(s):
// \iir|Add0~57_sumout  = SUM(( !\iir|Mult1~735_sumout  $ (\iir|mul_temp [10]) ) + ( \iir|Add0~55  ) + ( \iir|Add0~54  ))
// \iir|Add0~58  = CARRY(( !\iir|Mult1~735_sumout  $ (\iir|mul_temp [10]) ) + ( \iir|Add0~55  ) + ( \iir|Add0~54  ))
// \iir|Add0~59  = SHARE((!\iir|Mult1~735_sumout  & \iir|mul_temp [10]))

	.dataa(gnd),
	.datab(!\iir|Mult1~735_sumout ),
	.datac(!\iir|mul_temp [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iir|Add0~54 ),
	.sharein(\iir|Add0~55 ),
	.combout(),
	.sumout(\iir|Add0~57_sumout ),
	.cout(\iir|Add0~58 ),
	.shareout(\iir|Add0~59 ));
// synopsys translate_off
defparam \iir|Add0~57 .extended_lut = "off";
defparam \iir|Add0~57 .lut_mask = 64'h00000C0C0000C3C3;
defparam \iir|Add0~57 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X52_Y14_N33
cyclonev_lcell_comb \iir|Add0~61 (
// Equation(s):
// \iir|Add0~61_sumout  = SUM(( !\iir|Mult1~739_sumout  $ (\iir|mul_temp [11]) ) + ( \iir|Add0~59  ) + ( \iir|Add0~58  ))
// \iir|Add0~62  = CARRY(( !\iir|Mult1~739_sumout  $ (\iir|mul_temp [11]) ) + ( \iir|Add0~59  ) + ( \iir|Add0~58  ))
// \iir|Add0~63  = SHARE((!\iir|Mult1~739_sumout  & \iir|mul_temp [11]))

	.dataa(!\iir|Mult1~739_sumout ),
	.datab(gnd),
	.datac(!\iir|mul_temp [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iir|Add0~58 ),
	.sharein(\iir|Add0~59 ),
	.combout(),
	.sumout(\iir|Add0~61_sumout ),
	.cout(\iir|Add0~62 ),
	.shareout(\iir|Add0~63 ));
// synopsys translate_off
defparam \iir|Add0~61 .extended_lut = "off";
defparam \iir|Add0~61 .lut_mask = 64'h00000A0A0000A5A5;
defparam \iir|Add0~61 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X52_Y14_N36
cyclonev_lcell_comb \iir|Add0~65 (
// Equation(s):
// \iir|Add0~65_sumout  = SUM(( !\iir|mul_temp [12] $ (\iir|Mult1~743_sumout ) ) + ( \iir|Add0~63  ) + ( \iir|Add0~62  ))
// \iir|Add0~66  = CARRY(( !\iir|mul_temp [12] $ (\iir|Mult1~743_sumout ) ) + ( \iir|Add0~63  ) + ( \iir|Add0~62  ))
// \iir|Add0~67  = SHARE((\iir|mul_temp [12] & !\iir|Mult1~743_sumout ))

	.dataa(gnd),
	.datab(!\iir|mul_temp [12]),
	.datac(!\iir|Mult1~743_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iir|Add0~62 ),
	.sharein(\iir|Add0~63 ),
	.combout(),
	.sumout(\iir|Add0~65_sumout ),
	.cout(\iir|Add0~66 ),
	.shareout(\iir|Add0~67 ));
// synopsys translate_off
defparam \iir|Add0~65 .extended_lut = "off";
defparam \iir|Add0~65 .lut_mask = 64'h000030300000C3C3;
defparam \iir|Add0~65 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X52_Y14_N39
cyclonev_lcell_comb \iir|Add0~69 (
// Equation(s):
// \iir|Add0~69_sumout  = SUM(( !\iir|mul_temp [13] $ (\iir|Mult1~747_sumout ) ) + ( \iir|Add0~67  ) + ( \iir|Add0~66  ))
// \iir|Add0~70  = CARRY(( !\iir|mul_temp [13] $ (\iir|Mult1~747_sumout ) ) + ( \iir|Add0~67  ) + ( \iir|Add0~66  ))
// \iir|Add0~71  = SHARE((\iir|mul_temp [13] & !\iir|Mult1~747_sumout ))

	.dataa(!\iir|mul_temp [13]),
	.datab(gnd),
	.datac(!\iir|Mult1~747_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iir|Add0~66 ),
	.sharein(\iir|Add0~67 ),
	.combout(),
	.sumout(\iir|Add0~69_sumout ),
	.cout(\iir|Add0~70 ),
	.shareout(\iir|Add0~71 ));
// synopsys translate_off
defparam \iir|Add0~69 .extended_lut = "off";
defparam \iir|Add0~69 .lut_mask = 64'h000050500000A5A5;
defparam \iir|Add0~69 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X52_Y14_N42
cyclonev_lcell_comb \iir|Add0~73 (
// Equation(s):
// \iir|Add0~73_sumout  = SUM(( !\iir|Mult1~751_sumout  $ (\iir|mul_temp [14]) ) + ( \iir|Add0~71  ) + ( \iir|Add0~70  ))
// \iir|Add0~74  = CARRY(( !\iir|Mult1~751_sumout  $ (\iir|mul_temp [14]) ) + ( \iir|Add0~71  ) + ( \iir|Add0~70  ))
// \iir|Add0~75  = SHARE((!\iir|Mult1~751_sumout  & \iir|mul_temp [14]))

	.dataa(gnd),
	.datab(!\iir|Mult1~751_sumout ),
	.datac(gnd),
	.datad(!\iir|mul_temp [14]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iir|Add0~70 ),
	.sharein(\iir|Add0~71 ),
	.combout(),
	.sumout(\iir|Add0~73_sumout ),
	.cout(\iir|Add0~74 ),
	.shareout(\iir|Add0~75 ));
// synopsys translate_off
defparam \iir|Add0~73 .extended_lut = "off";
defparam \iir|Add0~73 .lut_mask = 64'h000000CC0000CC33;
defparam \iir|Add0~73 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X52_Y14_N45
cyclonev_lcell_comb \iir|Add0~77 (
// Equation(s):
// \iir|Add0~77_sumout  = SUM(( !\iir|Mult1~755_sumout  $ (\iir|mul_temp [15]) ) + ( \iir|Add0~75  ) + ( \iir|Add0~74  ))
// \iir|Add0~78  = CARRY(( !\iir|Mult1~755_sumout  $ (\iir|mul_temp [15]) ) + ( \iir|Add0~75  ) + ( \iir|Add0~74  ))
// \iir|Add0~79  = SHARE((!\iir|Mult1~755_sumout  & \iir|mul_temp [15]))

	.dataa(!\iir|Mult1~755_sumout ),
	.datab(gnd),
	.datac(!\iir|mul_temp [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iir|Add0~74 ),
	.sharein(\iir|Add0~75 ),
	.combout(),
	.sumout(\iir|Add0~77_sumout ),
	.cout(\iir|Add0~78 ),
	.shareout(\iir|Add0~79 ));
// synopsys translate_off
defparam \iir|Add0~77 .extended_lut = "off";
defparam \iir|Add0~77 .lut_mask = 64'h00000A0A0000A5A5;
defparam \iir|Add0~77 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X52_Y14_N48
cyclonev_lcell_comb \iir|Add0~81 (
// Equation(s):
// \iir|Add0~81_sumout  = SUM(( !\iir|mul_temp [16] $ (\iir|Mult1~759_sumout ) ) + ( \iir|Add0~79  ) + ( \iir|Add0~78  ))
// \iir|Add0~82  = CARRY(( !\iir|mul_temp [16] $ (\iir|Mult1~759_sumout ) ) + ( \iir|Add0~79  ) + ( \iir|Add0~78  ))
// \iir|Add0~83  = SHARE((\iir|mul_temp [16] & !\iir|Mult1~759_sumout ))

	.dataa(gnd),
	.datab(!\iir|mul_temp [16]),
	.datac(!\iir|Mult1~759_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iir|Add0~78 ),
	.sharein(\iir|Add0~79 ),
	.combout(),
	.sumout(\iir|Add0~81_sumout ),
	.cout(\iir|Add0~82 ),
	.shareout(\iir|Add0~83 ));
// synopsys translate_off
defparam \iir|Add0~81 .extended_lut = "off";
defparam \iir|Add0~81 .lut_mask = 64'h000030300000C3C3;
defparam \iir|Add0~81 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X52_Y14_N51
cyclonev_lcell_comb \iir|Add0~85 (
// Equation(s):
// \iir|Add0~85_sumout  = SUM(( !\iir|Mult1~763_sumout  $ (\iir|mul_temp [17]) ) + ( \iir|Add0~83  ) + ( \iir|Add0~82  ))
// \iir|Add0~86  = CARRY(( !\iir|Mult1~763_sumout  $ (\iir|mul_temp [17]) ) + ( \iir|Add0~83  ) + ( \iir|Add0~82  ))
// \iir|Add0~87  = SHARE((!\iir|Mult1~763_sumout  & \iir|mul_temp [17]))

	.dataa(!\iir|Mult1~763_sumout ),
	.datab(gnd),
	.datac(!\iir|mul_temp [17]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iir|Add0~82 ),
	.sharein(\iir|Add0~83 ),
	.combout(),
	.sumout(\iir|Add0~85_sumout ),
	.cout(\iir|Add0~86 ),
	.shareout(\iir|Add0~87 ));
// synopsys translate_off
defparam \iir|Add0~85 .extended_lut = "off";
defparam \iir|Add0~85 .lut_mask = 64'h00000A0A0000A5A5;
defparam \iir|Add0~85 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X52_Y14_N54
cyclonev_lcell_comb \iir|Add0~89 (
// Equation(s):
// \iir|Add0~89_sumout  = SUM(( !\iir|mul_temp [18] $ (\iir|Mult1~767_sumout ) ) + ( \iir|Add0~87  ) + ( \iir|Add0~86  ))
// \iir|Add0~90  = CARRY(( !\iir|mul_temp [18] $ (\iir|Mult1~767_sumout ) ) + ( \iir|Add0~87  ) + ( \iir|Add0~86  ))
// \iir|Add0~91  = SHARE((\iir|mul_temp [18] & !\iir|Mult1~767_sumout ))

	.dataa(gnd),
	.datab(!\iir|mul_temp [18]),
	.datac(gnd),
	.datad(!\iir|Mult1~767_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iir|Add0~86 ),
	.sharein(\iir|Add0~87 ),
	.combout(),
	.sumout(\iir|Add0~89_sumout ),
	.cout(\iir|Add0~90 ),
	.shareout(\iir|Add0~91 ));
// synopsys translate_off
defparam \iir|Add0~89 .extended_lut = "off";
defparam \iir|Add0~89 .lut_mask = 64'h000033000000CC33;
defparam \iir|Add0~89 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X52_Y14_N57
cyclonev_lcell_comb \iir|Add0~93 (
// Equation(s):
// \iir|Add0~93_sumout  = SUM(( !\iir|Mult1~771_sumout  $ (\iir|mul_temp [19]) ) + ( \iir|Add0~91  ) + ( \iir|Add0~90  ))
// \iir|Add0~94  = CARRY(( !\iir|Mult1~771_sumout  $ (\iir|mul_temp [19]) ) + ( \iir|Add0~91  ) + ( \iir|Add0~90  ))
// \iir|Add0~95  = SHARE((!\iir|Mult1~771_sumout  & \iir|mul_temp [19]))

	.dataa(!\iir|Mult1~771_sumout ),
	.datab(gnd),
	.datac(!\iir|mul_temp [19]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iir|Add0~90 ),
	.sharein(\iir|Add0~91 ),
	.combout(),
	.sumout(\iir|Add0~93_sumout ),
	.cout(\iir|Add0~94 ),
	.shareout(\iir|Add0~95 ));
// synopsys translate_off
defparam \iir|Add0~93 .extended_lut = "off";
defparam \iir|Add0~93 .lut_mask = 64'h00000A0A0000A5A5;
defparam \iir|Add0~93 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X52_Y13_N0
cyclonev_lcell_comb \iir|Add0~97 (
// Equation(s):
// \iir|Add0~97_sumout  = SUM(( !\iir|mul_temp [20] $ (\iir|Mult1~775_sumout ) ) + ( \iir|Add0~95  ) + ( \iir|Add0~94  ))
// \iir|Add0~98  = CARRY(( !\iir|mul_temp [20] $ (\iir|Mult1~775_sumout ) ) + ( \iir|Add0~95  ) + ( \iir|Add0~94  ))
// \iir|Add0~99  = SHARE((\iir|mul_temp [20] & !\iir|Mult1~775_sumout ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\iir|mul_temp [20]),
	.datad(!\iir|Mult1~775_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iir|Add0~94 ),
	.sharein(\iir|Add0~95 ),
	.combout(),
	.sumout(\iir|Add0~97_sumout ),
	.cout(\iir|Add0~98 ),
	.shareout(\iir|Add0~99 ));
// synopsys translate_off
defparam \iir|Add0~97 .extended_lut = "off";
defparam \iir|Add0~97 .lut_mask = 64'h00000F000000F00F;
defparam \iir|Add0~97 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X52_Y13_N3
cyclonev_lcell_comb \iir|Add0~101 (
// Equation(s):
// \iir|Add0~101_sumout  = SUM(( !\iir|Mult1~779_sumout  $ (\iir|mul_temp [21]) ) + ( \iir|Add0~99  ) + ( \iir|Add0~98  ))
// \iir|Add0~102  = CARRY(( !\iir|Mult1~779_sumout  $ (\iir|mul_temp [21]) ) + ( \iir|Add0~99  ) + ( \iir|Add0~98  ))
// \iir|Add0~103  = SHARE((!\iir|Mult1~779_sumout  & \iir|mul_temp [21]))

	.dataa(!\iir|Mult1~779_sumout ),
	.datab(gnd),
	.datac(!\iir|mul_temp [21]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iir|Add0~98 ),
	.sharein(\iir|Add0~99 ),
	.combout(),
	.sumout(\iir|Add0~101_sumout ),
	.cout(\iir|Add0~102 ),
	.shareout(\iir|Add0~103 ));
// synopsys translate_off
defparam \iir|Add0~101 .extended_lut = "off";
defparam \iir|Add0~101 .lut_mask = 64'h00000A0A0000A5A5;
defparam \iir|Add0~101 .shared_arith = "on";
// synopsys translate_on

// Location: DSP_X54_Y10_N0
cyclonev_mac \iir|Mult2~44 (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({\iir|delay_section1[0][31]~_Duplicate_2_q ,\iir|delay_section1[0][31]~_Duplicate_2_q ,\iir|delay_section1[0][31]~_Duplicate_2_q ,\iir|delay_section1[0][31]~_Duplicate_2_q ,\iir|delay_section1[0][31]~_Duplicate_2_q ,\iir|delay_section1[0][30]~_Duplicate_2_q ,
\iir|delay_section1[0][29]~_Duplicate_2_q ,\iir|delay_section1[0][28]~_Duplicate_2_q ,\iir|delay_section1[0][27]~_Duplicate_2_q ,\iir|delay_section1[0][26]~_Duplicate_2_q ,\iir|delay_section1[0][25]~_Duplicate_2_q ,\iir|delay_section1[0][24]~_Duplicate_2_q ,
\iir|delay_section1[0][23]~_Duplicate_2_q ,\iir|delay_section1[0][22]~_Duplicate_2_q ,\iir|delay_section1[0][21]~_Duplicate_2_q ,\iir|delay_section1[0][20]~_Duplicate_2_q ,\iir|delay_section1[0][19]~_Duplicate_2_q ,\iir|delay_section1[0][18]~_Duplicate_2_q }),
	.ay({gnd,gnd,gnd,gnd,gnd,vcc,vcc,gnd,gnd,vcc,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.az(26'b00000000000000000000000000),
	.bx({vcc,vcc}),
	.by({\iir|delay_section1[0][17]~_Duplicate_2_q ,\iir|delay_section1[0][16]~_Duplicate_2_q ,\iir|delay_section1[0][15]~_Duplicate_2_q ,\iir|delay_section1[0][14]~_Duplicate_2_q ,\iir|delay_section1[0][13]~_Duplicate_2_q ,\iir|delay_section1[0][12]~_Duplicate_2_q ,
\iir|delay_section1[0][11]~_Duplicate_2_q ,\iir|delay_section1[0][10]~_Duplicate_2_q ,\iir|delay_section1[0][9]~_Duplicate_2_q ,\iir|delay_section1[0][8]~_Duplicate_2_q ,\iir|delay_section1[0][7]~_Duplicate_2_q ,\iir|delay_section1[0][6]~_Duplicate_2_q ,
\iir|delay_section1[0][5]~_Duplicate_2_q ,\iir|delay_section1[0][4]~_Duplicate_2_q ,\iir|delay_section1[0][3]~_Duplicate_2_q ,\iir|delay_section1[0][2]~_Duplicate_2_q ,\iir|delay_section1[0][1]~_Duplicate_2_q ,\iir|delay_section1[0][0]~_Duplicate_2DUPLICATE_q }),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk({gnd,gnd,\FPGA_CLK1_50~inputCLKENA0_outclk }),
	.aclr({gnd,!\SW[0]~inputCLKENA0_outclk }),
	.ena({vcc,vcc,vcc}),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\iir|Mult2~44_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \iir|Mult2~44 .accumulate_clock = "none";
defparam \iir|Mult2~44 .ax_clock = "0";
defparam \iir|Mult2~44 .ax_width = 18;
defparam \iir|Mult2~44 .ay_scan_in_clock = "none";
defparam \iir|Mult2~44 .ay_scan_in_width = 17;
defparam \iir|Mult2~44 .ay_use_scan_in = "false";
defparam \iir|Mult2~44 .az_clock = "none";
defparam \iir|Mult2~44 .bx_clock = "none";
defparam \iir|Mult2~44 .bx_width = 2;
defparam \iir|Mult2~44 .by_clock = "0";
defparam \iir|Mult2~44 .by_use_scan_in = "false";
defparam \iir|Mult2~44 .by_width = 18;
defparam \iir|Mult2~44 .bz_clock = "none";
defparam \iir|Mult2~44 .coef_a_0 = 0;
defparam \iir|Mult2~44 .coef_a_1 = 0;
defparam \iir|Mult2~44 .coef_a_2 = 0;
defparam \iir|Mult2~44 .coef_a_3 = 0;
defparam \iir|Mult2~44 .coef_a_4 = 0;
defparam \iir|Mult2~44 .coef_a_5 = 0;
defparam \iir|Mult2~44 .coef_a_6 = 0;
defparam \iir|Mult2~44 .coef_a_7 = 0;
defparam \iir|Mult2~44 .coef_b_0 = 0;
defparam \iir|Mult2~44 .coef_b_1 = 0;
defparam \iir|Mult2~44 .coef_b_2 = 0;
defparam \iir|Mult2~44 .coef_b_3 = 0;
defparam \iir|Mult2~44 .coef_b_4 = 0;
defparam \iir|Mult2~44 .coef_b_5 = 0;
defparam \iir|Mult2~44 .coef_b_6 = 0;
defparam \iir|Mult2~44 .coef_b_7 = 0;
defparam \iir|Mult2~44 .coef_sel_a_clock = "none";
defparam \iir|Mult2~44 .coef_sel_b_clock = "none";
defparam \iir|Mult2~44 .delay_scan_out_ay = "false";
defparam \iir|Mult2~44 .delay_scan_out_by = "false";
defparam \iir|Mult2~44 .enable_double_accum = "false";
defparam \iir|Mult2~44 .load_const_clock = "none";
defparam \iir|Mult2~44 .load_const_value = 0;
defparam \iir|Mult2~44 .mode_sub_location = 0;
defparam \iir|Mult2~44 .negate_clock = "none";
defparam \iir|Mult2~44 .operand_source_max = "input";
defparam \iir|Mult2~44 .operand_source_may = "input";
defparam \iir|Mult2~44 .operand_source_mbx = "input";
defparam \iir|Mult2~44 .operand_source_mby = "input";
defparam \iir|Mult2~44 .operation_mode = "m18x18_sumof2";
defparam \iir|Mult2~44 .output_clock = "none";
defparam \iir|Mult2~44 .preadder_subtract_a = "false";
defparam \iir|Mult2~44 .preadder_subtract_b = "false";
defparam \iir|Mult2~44 .result_a_width = 64;
defparam \iir|Mult2~44 .signed_max = "true";
defparam \iir|Mult2~44 .signed_may = "false";
defparam \iir|Mult2~44 .signed_mbx = "false";
defparam \iir|Mult2~44 .signed_mby = "false";
defparam \iir|Mult2~44 .sub_clock = "none";
defparam \iir|Mult2~44 .use_chainadder = "false";
// synopsys translate_on

// Location: DSP_X54_Y8_N0
cyclonev_mac \iir|Mult2~798 (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({gnd,gnd,gnd,gnd,gnd,vcc,vcc,gnd,gnd,vcc,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.ay({\iir|delay_section1[0][17]~_Duplicate_2_q ,\iir|delay_section1[0][16]~_Duplicate_2_q ,\iir|delay_section1[0][15]~_Duplicate_2_q ,\iir|delay_section1[0][14]~_Duplicate_2_q ,\iir|delay_section1[0][13]~_Duplicate_2_q ,\iir|delay_section1[0][12]~_Duplicate_2_q ,
\iir|delay_section1[0][11]~_Duplicate_2_q ,\iir|delay_section1[0][10]~_Duplicate_2_q ,\iir|delay_section1[0][9]~_Duplicate_2_q ,\iir|delay_section1[0][8]~_Duplicate_2_q ,\iir|delay_section1[0][7]~_Duplicate_2_q ,\iir|delay_section1[0][6]~_Duplicate_2_q ,
\iir|delay_section1[0][5]~_Duplicate_2_q ,\iir|delay_section1[0][4]~_Duplicate_2_q ,\iir|delay_section1[0][3]~_Duplicate_2_q ,\iir|delay_section1[0][2]~_Duplicate_2_q ,\iir|delay_section1[0][1]~_Duplicate_2_q ,\iir|delay_section1[0][0]~_Duplicate_2DUPLICATE_q }),
	.az(26'b00000000000000000000000000),
	.bx(18'b000000000000000000),
	.by(19'b0000000000000000000),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk({gnd,gnd,\FPGA_CLK1_50~inputCLKENA0_outclk }),
	.aclr({gnd,!\SW[0]~inputCLKENA0_outclk }),
	.ena({vcc,vcc,vcc}),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\iir|Mult2~798_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \iir|Mult2~798 .accumulate_clock = "none";
defparam \iir|Mult2~798 .ax_clock = "none";
defparam \iir|Mult2~798 .ax_width = 17;
defparam \iir|Mult2~798 .ay_scan_in_clock = "0";
defparam \iir|Mult2~798 .ay_scan_in_width = 18;
defparam \iir|Mult2~798 .ay_use_scan_in = "false";
defparam \iir|Mult2~798 .az_clock = "none";
defparam \iir|Mult2~798 .bx_clock = "none";
defparam \iir|Mult2~798 .by_clock = "none";
defparam \iir|Mult2~798 .by_use_scan_in = "false";
defparam \iir|Mult2~798 .bz_clock = "none";
defparam \iir|Mult2~798 .coef_a_0 = 0;
defparam \iir|Mult2~798 .coef_a_1 = 0;
defparam \iir|Mult2~798 .coef_a_2 = 0;
defparam \iir|Mult2~798 .coef_a_3 = 0;
defparam \iir|Mult2~798 .coef_a_4 = 0;
defparam \iir|Mult2~798 .coef_a_5 = 0;
defparam \iir|Mult2~798 .coef_a_6 = 0;
defparam \iir|Mult2~798 .coef_a_7 = 0;
defparam \iir|Mult2~798 .coef_b_0 = 0;
defparam \iir|Mult2~798 .coef_b_1 = 0;
defparam \iir|Mult2~798 .coef_b_2 = 0;
defparam \iir|Mult2~798 .coef_b_3 = 0;
defparam \iir|Mult2~798 .coef_b_4 = 0;
defparam \iir|Mult2~798 .coef_b_5 = 0;
defparam \iir|Mult2~798 .coef_b_6 = 0;
defparam \iir|Mult2~798 .coef_b_7 = 0;
defparam \iir|Mult2~798 .coef_sel_a_clock = "none";
defparam \iir|Mult2~798 .coef_sel_b_clock = "none";
defparam \iir|Mult2~798 .delay_scan_out_ay = "false";
defparam \iir|Mult2~798 .delay_scan_out_by = "false";
defparam \iir|Mult2~798 .enable_double_accum = "false";
defparam \iir|Mult2~798 .load_const_clock = "none";
defparam \iir|Mult2~798 .load_const_value = 0;
defparam \iir|Mult2~798 .mode_sub_location = 0;
defparam \iir|Mult2~798 .negate_clock = "none";
defparam \iir|Mult2~798 .operand_source_max = "input";
defparam \iir|Mult2~798 .operand_source_may = "input";
defparam \iir|Mult2~798 .operand_source_mbx = "input";
defparam \iir|Mult2~798 .operand_source_mby = "input";
defparam \iir|Mult2~798 .operation_mode = "m18x18_full";
defparam \iir|Mult2~798 .output_clock = "none";
defparam \iir|Mult2~798 .preadder_subtract_a = "false";
defparam \iir|Mult2~798 .preadder_subtract_b = "false";
defparam \iir|Mult2~798 .result_a_width = 64;
defparam \iir|Mult2~798 .signed_max = "false";
defparam \iir|Mult2~798 .signed_may = "false";
defparam \iir|Mult2~798 .signed_mbx = "false";
defparam \iir|Mult2~798 .signed_mby = "false";
defparam \iir|Mult2~798 .sub_clock = "none";
defparam \iir|Mult2~798 .use_chainadder = "false";
// synopsys translate_on

// Location: LABCELL_X53_Y10_N0
cyclonev_lcell_comb \iir|Mult2~1154 (
// Equation(s):
// \iir|Mult2~1154_sumout  = SUM(( \iir|Mult2~44_resulta  ) + ( \iir|Mult2~814  ) + ( !VCC ))
// \iir|Mult2~1155  = CARRY(( \iir|Mult2~44_resulta  ) + ( \iir|Mult2~814  ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\iir|Mult2~814 ),
	.datac(!\iir|Mult2~44_resulta ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Mult2~1154_sumout ),
	.cout(\iir|Mult2~1155 ),
	.shareout());
// synopsys translate_off
defparam \iir|Mult2~1154 .extended_lut = "off";
defparam \iir|Mult2~1154 .lut_mask = 64'h0000CCCC00000F0F;
defparam \iir|Mult2~1154 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y10_N3
cyclonev_lcell_comb \iir|Mult2~1150 (
// Equation(s):
// \iir|Mult2~1150_sumout  = SUM(( \iir|Mult2~45  ) + ( \iir|Mult2~815  ) + ( \iir|Mult2~1155  ))
// \iir|Mult2~1151  = CARRY(( \iir|Mult2~45  ) + ( \iir|Mult2~815  ) + ( \iir|Mult2~1155  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\iir|Mult2~45 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\iir|Mult2~815 ),
	.datag(gnd),
	.cin(\iir|Mult2~1155 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Mult2~1150_sumout ),
	.cout(\iir|Mult2~1151 ),
	.shareout());
// synopsys translate_off
defparam \iir|Mult2~1150 .extended_lut = "off";
defparam \iir|Mult2~1150 .lut_mask = 64'h0000FF0000000F0F;
defparam \iir|Mult2~1150 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y10_N6
cyclonev_lcell_comb \iir|Mult2~1142 (
// Equation(s):
// \iir|Mult2~1142_sumout  = SUM(( \iir|Mult2~46  ) + ( \iir|Mult2~816  ) + ( \iir|Mult2~1151  ))
// \iir|Mult2~1143  = CARRY(( \iir|Mult2~46  ) + ( \iir|Mult2~816  ) + ( \iir|Mult2~1151  ))

	.dataa(gnd),
	.datab(!\iir|Mult2~46 ),
	.datac(!\iir|Mult2~816 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iir|Mult2~1151 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Mult2~1142_sumout ),
	.cout(\iir|Mult2~1143 ),
	.shareout());
// synopsys translate_off
defparam \iir|Mult2~1142 .extended_lut = "off";
defparam \iir|Mult2~1142 .lut_mask = 64'h0000F0F000003333;
defparam \iir|Mult2~1142 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y10_N9
cyclonev_lcell_comb \iir|Mult2~1146 (
// Equation(s):
// \iir|Mult2~1146_sumout  = SUM(( \iir|Mult2~47  ) + ( \iir|Mult2~817  ) + ( \iir|Mult2~1143  ))
// \iir|Mult2~1147  = CARRY(( \iir|Mult2~47  ) + ( \iir|Mult2~817  ) + ( \iir|Mult2~1143  ))

	.dataa(!\iir|Mult2~817 ),
	.datab(gnd),
	.datac(!\iir|Mult2~47 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iir|Mult2~1143 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Mult2~1146_sumout ),
	.cout(\iir|Mult2~1147 ),
	.shareout());
// synopsys translate_off
defparam \iir|Mult2~1146 .extended_lut = "off";
defparam \iir|Mult2~1146 .lut_mask = 64'h0000AAAA00000F0F;
defparam \iir|Mult2~1146 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y10_N12
cyclonev_lcell_comb \iir|Mult2~1138 (
// Equation(s):
// \iir|Mult2~1138_sumout  = SUM(( \iir|Mult2~48  ) + ( \iir|Mult2~818  ) + ( \iir|Mult2~1147  ))
// \iir|Mult2~1139  = CARRY(( \iir|Mult2~48  ) + ( \iir|Mult2~818  ) + ( \iir|Mult2~1147  ))

	.dataa(gnd),
	.datab(!\iir|Mult2~818 ),
	.datac(!\iir|Mult2~48 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iir|Mult2~1147 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Mult2~1138_sumout ),
	.cout(\iir|Mult2~1139 ),
	.shareout());
// synopsys translate_off
defparam \iir|Mult2~1138 .extended_lut = "off";
defparam \iir|Mult2~1138 .lut_mask = 64'h0000CCCC00000F0F;
defparam \iir|Mult2~1138 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y10_N15
cyclonev_lcell_comb \iir|Mult2~1134 (
// Equation(s):
// \iir|Mult2~1134_sumout  = SUM(( \iir|Mult2~49  ) + ( \iir|Mult2~819  ) + ( \iir|Mult2~1139  ))
// \iir|Mult2~1135  = CARRY(( \iir|Mult2~49  ) + ( \iir|Mult2~819  ) + ( \iir|Mult2~1139  ))

	.dataa(!\iir|Mult2~819 ),
	.datab(gnd),
	.datac(!\iir|Mult2~49 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iir|Mult2~1139 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Mult2~1134_sumout ),
	.cout(\iir|Mult2~1135 ),
	.shareout());
// synopsys translate_off
defparam \iir|Mult2~1134 .extended_lut = "off";
defparam \iir|Mult2~1134 .lut_mask = 64'h0000AAAA00000F0F;
defparam \iir|Mult2~1134 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y10_N18
cyclonev_lcell_comb \iir|Mult2~1130 (
// Equation(s):
// \iir|Mult2~1130_sumout  = SUM(( \iir|Mult2~50  ) + ( \iir|Mult2~820  ) + ( \iir|Mult2~1135  ))
// \iir|Mult2~1131  = CARRY(( \iir|Mult2~50  ) + ( \iir|Mult2~820  ) + ( \iir|Mult2~1135  ))

	.dataa(gnd),
	.datab(!\iir|Mult2~50 ),
	.datac(!\iir|Mult2~820 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iir|Mult2~1135 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Mult2~1130_sumout ),
	.cout(\iir|Mult2~1131 ),
	.shareout());
// synopsys translate_off
defparam \iir|Mult2~1130 .extended_lut = "off";
defparam \iir|Mult2~1130 .lut_mask = 64'h0000F0F000003333;
defparam \iir|Mult2~1130 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y10_N21
cyclonev_lcell_comb \iir|Mult2~723 (
// Equation(s):
// \iir|Mult2~723_sumout  = SUM(( \iir|Mult2~821  ) + ( \iir|Mult2~51  ) + ( \iir|Mult2~1131  ))
// \iir|Mult2~724  = CARRY(( \iir|Mult2~821  ) + ( \iir|Mult2~51  ) + ( \iir|Mult2~1131  ))

	.dataa(!\iir|Mult2~821 ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\iir|Mult2~51 ),
	.datag(gnd),
	.cin(\iir|Mult2~1131 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Mult2~723_sumout ),
	.cout(\iir|Mult2~724 ),
	.shareout());
// synopsys translate_off
defparam \iir|Mult2~723 .extended_lut = "off";
defparam \iir|Mult2~723 .lut_mask = 64'h0000FF0000005555;
defparam \iir|Mult2~723 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y10_N24
cyclonev_lcell_comb \iir|Mult2~727 (
// Equation(s):
// \iir|Mult2~727_sumout  = SUM(( \iir|Mult2~822  ) + ( \iir|Mult2~52  ) + ( \iir|Mult2~724  ))
// \iir|Mult2~728  = CARRY(( \iir|Mult2~822  ) + ( \iir|Mult2~52  ) + ( \iir|Mult2~724  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\iir|Mult2~822 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\iir|Mult2~52 ),
	.datag(gnd),
	.cin(\iir|Mult2~724 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Mult2~727_sumout ),
	.cout(\iir|Mult2~728 ),
	.shareout());
// synopsys translate_off
defparam \iir|Mult2~727 .extended_lut = "off";
defparam \iir|Mult2~727 .lut_mask = 64'h0000FF0000000F0F;
defparam \iir|Mult2~727 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y10_N27
cyclonev_lcell_comb \iir|Mult2~731 (
// Equation(s):
// \iir|Mult2~731_sumout  = SUM(( \iir|Mult2~53  ) + ( \iir|Mult2~823  ) + ( \iir|Mult2~728  ))
// \iir|Mult2~732  = CARRY(( \iir|Mult2~53  ) + ( \iir|Mult2~823  ) + ( \iir|Mult2~728  ))

	.dataa(gnd),
	.datab(!\iir|Mult2~53 ),
	.datac(!\iir|Mult2~823 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iir|Mult2~728 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Mult2~731_sumout ),
	.cout(\iir|Mult2~732 ),
	.shareout());
// synopsys translate_off
defparam \iir|Mult2~731 .extended_lut = "off";
defparam \iir|Mult2~731 .lut_mask = 64'h0000F0F000003333;
defparam \iir|Mult2~731 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y10_N30
cyclonev_lcell_comb \iir|Mult2~735 (
// Equation(s):
// \iir|Mult2~735_sumout  = SUM(( \iir|Mult2~54  ) + ( \iir|Mult2~824  ) + ( \iir|Mult2~732  ))
// \iir|Mult2~736  = CARRY(( \iir|Mult2~54  ) + ( \iir|Mult2~824  ) + ( \iir|Mult2~732  ))

	.dataa(!\iir|Mult2~54 ),
	.datab(gnd),
	.datac(!\iir|Mult2~824 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iir|Mult2~732 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Mult2~735_sumout ),
	.cout(\iir|Mult2~736 ),
	.shareout());
// synopsys translate_off
defparam \iir|Mult2~735 .extended_lut = "off";
defparam \iir|Mult2~735 .lut_mask = 64'h0000F0F000005555;
defparam \iir|Mult2~735 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y10_N33
cyclonev_lcell_comb \iir|Mult2~739 (
// Equation(s):
// \iir|Mult2~739_sumout  = SUM(( \iir|Mult2~825  ) + ( \iir|Mult2~55  ) + ( \iir|Mult2~736  ))
// \iir|Mult2~740  = CARRY(( \iir|Mult2~825  ) + ( \iir|Mult2~55  ) + ( \iir|Mult2~736  ))

	.dataa(gnd),
	.datab(!\iir|Mult2~55 ),
	.datac(gnd),
	.datad(!\iir|Mult2~825 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iir|Mult2~736 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Mult2~739_sumout ),
	.cout(\iir|Mult2~740 ),
	.shareout());
// synopsys translate_off
defparam \iir|Mult2~739 .extended_lut = "off";
defparam \iir|Mult2~739 .lut_mask = 64'h0000CCCC000000FF;
defparam \iir|Mult2~739 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y10_N36
cyclonev_lcell_comb \iir|Mult2~743 (
// Equation(s):
// \iir|Mult2~743_sumout  = SUM(( \iir|Mult2~56  ) + ( \iir|Mult2~826  ) + ( \iir|Mult2~740  ))
// \iir|Mult2~744  = CARRY(( \iir|Mult2~56  ) + ( \iir|Mult2~826  ) + ( \iir|Mult2~740  ))

	.dataa(gnd),
	.datab(!\iir|Mult2~56 ),
	.datac(!\iir|Mult2~826 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iir|Mult2~740 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Mult2~743_sumout ),
	.cout(\iir|Mult2~744 ),
	.shareout());
// synopsys translate_off
defparam \iir|Mult2~743 .extended_lut = "off";
defparam \iir|Mult2~743 .lut_mask = 64'h0000F0F000003333;
defparam \iir|Mult2~743 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y10_N39
cyclonev_lcell_comb \iir|Mult2~747 (
// Equation(s):
// \iir|Mult2~747_sumout  = SUM(( \iir|Mult2~827  ) + ( \iir|Mult2~57  ) + ( \iir|Mult2~744  ))
// \iir|Mult2~748  = CARRY(( \iir|Mult2~827  ) + ( \iir|Mult2~57  ) + ( \iir|Mult2~744  ))

	.dataa(!\iir|Mult2~827 ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\iir|Mult2~57 ),
	.datag(gnd),
	.cin(\iir|Mult2~744 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Mult2~747_sumout ),
	.cout(\iir|Mult2~748 ),
	.shareout());
// synopsys translate_off
defparam \iir|Mult2~747 .extended_lut = "off";
defparam \iir|Mult2~747 .lut_mask = 64'h0000FF0000005555;
defparam \iir|Mult2~747 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y10_N42
cyclonev_lcell_comb \iir|Mult2~751 (
// Equation(s):
// \iir|Mult2~751_sumout  = SUM(( \iir|Mult2~58  ) + ( \iir|Mult2~828  ) + ( \iir|Mult2~748  ))
// \iir|Mult2~752  = CARRY(( \iir|Mult2~58  ) + ( \iir|Mult2~828  ) + ( \iir|Mult2~748  ))

	.dataa(!\iir|Mult2~828 ),
	.datab(gnd),
	.datac(!\iir|Mult2~58 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iir|Mult2~748 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Mult2~751_sumout ),
	.cout(\iir|Mult2~752 ),
	.shareout());
// synopsys translate_off
defparam \iir|Mult2~751 .extended_lut = "off";
defparam \iir|Mult2~751 .lut_mask = 64'h0000AAAA00000F0F;
defparam \iir|Mult2~751 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y10_N45
cyclonev_lcell_comb \iir|Mult2~755 (
// Equation(s):
// \iir|Mult2~755_sumout  = SUM(( \iir|Mult2~59  ) + ( \iir|Mult2~829  ) + ( \iir|Mult2~752  ))
// \iir|Mult2~756  = CARRY(( \iir|Mult2~59  ) + ( \iir|Mult2~829  ) + ( \iir|Mult2~752  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\iir|Mult2~59 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\iir|Mult2~829 ),
	.datag(gnd),
	.cin(\iir|Mult2~752 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Mult2~755_sumout ),
	.cout(\iir|Mult2~756 ),
	.shareout());
// synopsys translate_off
defparam \iir|Mult2~755 .extended_lut = "off";
defparam \iir|Mult2~755 .lut_mask = 64'h0000FF0000000F0F;
defparam \iir|Mult2~755 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y10_N48
cyclonev_lcell_comb \iir|Mult2~759 (
// Equation(s):
// \iir|Mult2~759_sumout  = SUM(( \iir|Mult2~60  ) + ( \iir|Mult2~830  ) + ( \iir|Mult2~756  ))
// \iir|Mult2~760  = CARRY(( \iir|Mult2~60  ) + ( \iir|Mult2~830  ) + ( \iir|Mult2~756  ))

	.dataa(!\iir|Mult2~830 ),
	.datab(gnd),
	.datac(!\iir|Mult2~60 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iir|Mult2~756 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Mult2~759_sumout ),
	.cout(\iir|Mult2~760 ),
	.shareout());
// synopsys translate_off
defparam \iir|Mult2~759 .extended_lut = "off";
defparam \iir|Mult2~759 .lut_mask = 64'h0000AAAA00000F0F;
defparam \iir|Mult2~759 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y10_N51
cyclonev_lcell_comb \iir|Mult2~763 (
// Equation(s):
// \iir|Mult2~763_sumout  = SUM(( \iir|Mult2~61  ) + ( \iir|Mult2~831  ) + ( \iir|Mult2~760  ))
// \iir|Mult2~764  = CARRY(( \iir|Mult2~61  ) + ( \iir|Mult2~831  ) + ( \iir|Mult2~760  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\iir|Mult2~61 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\iir|Mult2~831 ),
	.datag(gnd),
	.cin(\iir|Mult2~760 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Mult2~763_sumout ),
	.cout(\iir|Mult2~764 ),
	.shareout());
// synopsys translate_off
defparam \iir|Mult2~763 .extended_lut = "off";
defparam \iir|Mult2~763 .lut_mask = 64'h0000FF0000000F0F;
defparam \iir|Mult2~763 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y10_N54
cyclonev_lcell_comb \iir|Mult2~767 (
// Equation(s):
// \iir|Mult2~767_sumout  = SUM(( \iir|Mult2~62  ) + ( \iir|Mult2~385_resulta  ) + ( \iir|Mult2~764  ))
// \iir|Mult2~768  = CARRY(( \iir|Mult2~62  ) + ( \iir|Mult2~385_resulta  ) + ( \iir|Mult2~764  ))

	.dataa(gnd),
	.datab(!\iir|Mult2~385_resulta ),
	.datac(!\iir|Mult2~62 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iir|Mult2~764 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Mult2~767_sumout ),
	.cout(\iir|Mult2~768 ),
	.shareout());
// synopsys translate_off
defparam \iir|Mult2~767 .extended_lut = "off";
defparam \iir|Mult2~767 .lut_mask = 64'h0000CCCC00000F0F;
defparam \iir|Mult2~767 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y10_N57
cyclonev_lcell_comb \iir|Mult2~771 (
// Equation(s):
// \iir|Mult2~771_sumout  = SUM(( \iir|Mult2~63  ) + ( \iir|Mult2~386  ) + ( \iir|Mult2~768  ))
// \iir|Mult2~772  = CARRY(( \iir|Mult2~63  ) + ( \iir|Mult2~386  ) + ( \iir|Mult2~768  ))

	.dataa(!\iir|Mult2~63 ),
	.datab(gnd),
	.datac(!\iir|Mult2~386 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iir|Mult2~768 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Mult2~771_sumout ),
	.cout(\iir|Mult2~772 ),
	.shareout());
// synopsys translate_off
defparam \iir|Mult2~771 .extended_lut = "off";
defparam \iir|Mult2~771 .lut_mask = 64'h0000F0F000005555;
defparam \iir|Mult2~771 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y12_N0
cyclonev_lcell_comb \iir|Add1~158 (
// Equation(s):
// \iir|Add1~158_cout  = CARRY(( \iir|Add0~153_sumout  ) + ( !\iir|mul_temp_2 [16] ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\iir|Add0~153_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\iir|mul_temp_2 [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\iir|Add1~158_cout ),
	.shareout());
// synopsys translate_off
defparam \iir|Add1~158 .extended_lut = "off";
defparam \iir|Add1~158 .lut_mask = 64'h000000FF00003333;
defparam \iir|Add1~158 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y12_N3
cyclonev_lcell_comb \iir|Add1~154 (
// Equation(s):
// \iir|Add1~154_cout  = CARRY(( !\iir|mul_temp_2 [17] ) + ( \iir|Add0~149_sumout  ) + ( \iir|Add1~158_cout  ))

	.dataa(!\iir|Add0~149_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\iir|mul_temp_2 [17]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iir|Add1~158_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\iir|Add1~154_cout ),
	.shareout());
// synopsys translate_off
defparam \iir|Add1~154 .extended_lut = "off";
defparam \iir|Add1~154 .lut_mask = 64'h0000AAAA0000FF00;
defparam \iir|Add1~154 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y12_N6
cyclonev_lcell_comb \iir|Add1~150 (
// Equation(s):
// \iir|Add1~150_cout  = CARRY(( \iir|Add0~145_sumout  ) + ( !\iir|Mult2~1154_sumout  ) + ( \iir|Add1~154_cout  ))

	.dataa(gnd),
	.datab(!\iir|Add0~145_sumout ),
	.datac(!\iir|Mult2~1154_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iir|Add1~154_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\iir|Add1~150_cout ),
	.shareout());
// synopsys translate_off
defparam \iir|Add1~150 .extended_lut = "off";
defparam \iir|Add1~150 .lut_mask = 64'h00000F0F00003333;
defparam \iir|Add1~150 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y12_N9
cyclonev_lcell_comb \iir|Add1~146 (
// Equation(s):
// \iir|Add1~146_cout  = CARRY(( !\iir|Mult2~1150_sumout  ) + ( \iir|Add0~141_sumout  ) + ( \iir|Add1~150_cout  ))

	.dataa(!\iir|Add0~141_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\iir|Mult2~1150_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iir|Add1~150_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\iir|Add1~146_cout ),
	.shareout());
// synopsys translate_off
defparam \iir|Add1~146 .extended_lut = "off";
defparam \iir|Add1~146 .lut_mask = 64'h0000AAAA0000FF00;
defparam \iir|Add1~146 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y12_N12
cyclonev_lcell_comb \iir|Add1~137 (
// Equation(s):
// \iir|Add1~137_sumout  = SUM(( \iir|Add0~133_sumout  ) + ( !\iir|Mult2~1142_sumout  ) + ( \iir|Add1~146_cout  ))
// \iir|Add1~138  = CARRY(( \iir|Add0~133_sumout  ) + ( !\iir|Mult2~1142_sumout  ) + ( \iir|Add1~146_cout  ))

	.dataa(!\iir|Mult2~1142_sumout ),
	.datab(gnd),
	.datac(!\iir|Add0~133_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iir|Add1~146_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Add1~137_sumout ),
	.cout(\iir|Add1~138 ),
	.shareout());
// synopsys translate_off
defparam \iir|Add1~137 .extended_lut = "off";
defparam \iir|Add1~137 .lut_mask = 64'h0000555500000F0F;
defparam \iir|Add1~137 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y12_N15
cyclonev_lcell_comb \iir|Add1~141 (
// Equation(s):
// \iir|Add1~141_sumout  = SUM(( \iir|Add0~137_sumout  ) + ( !\iir|Mult2~1146_sumout  ) + ( \iir|Add1~138  ))
// \iir|Add1~142  = CARRY(( \iir|Add0~137_sumout  ) + ( !\iir|Mult2~1146_sumout  ) + ( \iir|Add1~138  ))

	.dataa(gnd),
	.datab(!\iir|Mult2~1146_sumout ),
	.datac(!\iir|Add0~137_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iir|Add1~138 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Add1~141_sumout ),
	.cout(\iir|Add1~142 ),
	.shareout());
// synopsys translate_off
defparam \iir|Add1~141 .extended_lut = "off";
defparam \iir|Add1~141 .lut_mask = 64'h0000333300000F0F;
defparam \iir|Add1~141 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y12_N18
cyclonev_lcell_comb \iir|Add1~133 (
// Equation(s):
// \iir|Add1~133_sumout  = SUM(( \iir|Add0~129_sumout  ) + ( !\iir|Mult2~1138_sumout  ) + ( \iir|Add1~142  ))
// \iir|Add1~134  = CARRY(( \iir|Add0~129_sumout  ) + ( !\iir|Mult2~1138_sumout  ) + ( \iir|Add1~142  ))

	.dataa(gnd),
	.datab(!\iir|Add0~129_sumout ),
	.datac(!\iir|Mult2~1138_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iir|Add1~142 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Add1~133_sumout ),
	.cout(\iir|Add1~134 ),
	.shareout());
// synopsys translate_off
defparam \iir|Add1~133 .extended_lut = "off";
defparam \iir|Add1~133 .lut_mask = 64'h00000F0F00003333;
defparam \iir|Add1~133 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y12_N21
cyclonev_lcell_comb \iir|Add1~129 (
// Equation(s):
// \iir|Add1~129_sumout  = SUM(( \iir|Add0~125_sumout  ) + ( !\iir|Mult2~1134_sumout  ) + ( \iir|Add1~134  ))
// \iir|Add1~130  = CARRY(( \iir|Add0~125_sumout  ) + ( !\iir|Mult2~1134_sumout  ) + ( \iir|Add1~134  ))

	.dataa(!\iir|Add0~125_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\iir|Mult2~1134_sumout ),
	.datag(gnd),
	.cin(\iir|Add1~134 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Add1~129_sumout ),
	.cout(\iir|Add1~130 ),
	.shareout());
// synopsys translate_off
defparam \iir|Add1~129 .extended_lut = "off";
defparam \iir|Add1~129 .lut_mask = 64'h000000FF00005555;
defparam \iir|Add1~129 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y12_N24
cyclonev_lcell_comb \iir|Add1~125 (
// Equation(s):
// \iir|Add1~125_sumout  = SUM(( \iir|Add0~121_sumout  ) + ( !\iir|Mult2~1130_sumout  ) + ( \iir|Add1~130  ))
// \iir|Add1~126  = CARRY(( \iir|Add0~121_sumout  ) + ( !\iir|Mult2~1130_sumout  ) + ( \iir|Add1~130  ))

	.dataa(gnd),
	.datab(!\iir|Mult2~1130_sumout ),
	.datac(gnd),
	.datad(!\iir|Add0~121_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iir|Add1~130 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Add1~125_sumout ),
	.cout(\iir|Add1~126 ),
	.shareout());
// synopsys translate_off
defparam \iir|Add1~125 .extended_lut = "off";
defparam \iir|Add1~125 .lut_mask = 64'h00003333000000FF;
defparam \iir|Add1~125 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y12_N27
cyclonev_lcell_comb \iir|Add1~57 (
// Equation(s):
// \iir|Add1~57_sumout  = SUM(( \iir|Add0~53_sumout  ) + ( !\iir|Mult2~723_sumout  ) + ( \iir|Add1~126  ))
// \iir|Add1~58  = CARRY(( \iir|Add0~53_sumout  ) + ( !\iir|Mult2~723_sumout  ) + ( \iir|Add1~126  ))

	.dataa(!\iir|Add0~53_sumout ),
	.datab(gnd),
	.datac(!\iir|Mult2~723_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iir|Add1~126 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Add1~57_sumout ),
	.cout(\iir|Add1~58 ),
	.shareout());
// synopsys translate_off
defparam \iir|Add1~57 .extended_lut = "off";
defparam \iir|Add1~57 .lut_mask = 64'h00000F0F00005555;
defparam \iir|Add1~57 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y12_N30
cyclonev_lcell_comb \iir|Add1~61 (
// Equation(s):
// \iir|Add1~61_sumout  = SUM(( !\iir|Mult2~727_sumout  ) + ( \iir|Add0~57_sumout  ) + ( \iir|Add1~58  ))
// \iir|Add1~62  = CARRY(( !\iir|Mult2~727_sumout  ) + ( \iir|Add0~57_sumout  ) + ( \iir|Add1~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\iir|Mult2~727_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\iir|Add0~57_sumout ),
	.datag(gnd),
	.cin(\iir|Add1~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Add1~61_sumout ),
	.cout(\iir|Add1~62 ),
	.shareout());
// synopsys translate_off
defparam \iir|Add1~61 .extended_lut = "off";
defparam \iir|Add1~61 .lut_mask = 64'h0000FF000000F0F0;
defparam \iir|Add1~61 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y12_N33
cyclonev_lcell_comb \iir|Add1~65 (
// Equation(s):
// \iir|Add1~65_sumout  = SUM(( \iir|Add0~61_sumout  ) + ( !\iir|Mult2~731_sumout  ) + ( \iir|Add1~62  ))
// \iir|Add1~66  = CARRY(( \iir|Add0~61_sumout  ) + ( !\iir|Mult2~731_sumout  ) + ( \iir|Add1~62  ))

	.dataa(!\iir|Mult2~731_sumout ),
	.datab(!\iir|Add0~61_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iir|Add1~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Add1~65_sumout ),
	.cout(\iir|Add1~66 ),
	.shareout());
// synopsys translate_off
defparam \iir|Add1~65 .extended_lut = "off";
defparam \iir|Add1~65 .lut_mask = 64'h0000555500003333;
defparam \iir|Add1~65 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y12_N36
cyclonev_lcell_comb \iir|Add1~69 (
// Equation(s):
// \iir|Add1~69_sumout  = SUM(( !\iir|Mult2~735_sumout  ) + ( \iir|Add0~65_sumout  ) + ( \iir|Add1~66  ))
// \iir|Add1~70  = CARRY(( !\iir|Mult2~735_sumout  ) + ( \iir|Add0~65_sumout  ) + ( \iir|Add1~66  ))

	.dataa(gnd),
	.datab(!\iir|Mult2~735_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\iir|Add0~65_sumout ),
	.datag(gnd),
	.cin(\iir|Add1~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Add1~69_sumout ),
	.cout(\iir|Add1~70 ),
	.shareout());
// synopsys translate_off
defparam \iir|Add1~69 .extended_lut = "off";
defparam \iir|Add1~69 .lut_mask = 64'h0000FF000000CCCC;
defparam \iir|Add1~69 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y12_N39
cyclonev_lcell_comb \iir|Add1~73 (
// Equation(s):
// \iir|Add1~73_sumout  = SUM(( \iir|Add0~69_sumout  ) + ( !\iir|Mult2~739_sumout  ) + ( \iir|Add1~70  ))
// \iir|Add1~74  = CARRY(( \iir|Add0~69_sumout  ) + ( !\iir|Mult2~739_sumout  ) + ( \iir|Add1~70  ))

	.dataa(!\iir|Add0~69_sumout ),
	.datab(gnd),
	.datac(!\iir|Mult2~739_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iir|Add1~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Add1~73_sumout ),
	.cout(\iir|Add1~74 ),
	.shareout());
// synopsys translate_off
defparam \iir|Add1~73 .extended_lut = "off";
defparam \iir|Add1~73 .lut_mask = 64'h00000F0F00005555;
defparam \iir|Add1~73 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y12_N42
cyclonev_lcell_comb \iir|Add1~77 (
// Equation(s):
// \iir|Add1~77_sumout  = SUM(( !\iir|Mult2~743_sumout  ) + ( \iir|Add0~73_sumout  ) + ( \iir|Add1~74  ))
// \iir|Add1~78  = CARRY(( !\iir|Mult2~743_sumout  ) + ( \iir|Add0~73_sumout  ) + ( \iir|Add1~74  ))

	.dataa(gnd),
	.datab(!\iir|Add0~73_sumout ),
	.datac(gnd),
	.datad(!\iir|Mult2~743_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iir|Add1~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Add1~77_sumout ),
	.cout(\iir|Add1~78 ),
	.shareout());
// synopsys translate_off
defparam \iir|Add1~77 .extended_lut = "off";
defparam \iir|Add1~77 .lut_mask = 64'h0000CCCC0000FF00;
defparam \iir|Add1~77 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y12_N45
cyclonev_lcell_comb \iir|Add1~81 (
// Equation(s):
// \iir|Add1~81_sumout  = SUM(( \iir|Add0~77_sumout  ) + ( !\iir|Mult2~747_sumout  ) + ( \iir|Add1~78  ))
// \iir|Add1~82  = CARRY(( \iir|Add0~77_sumout  ) + ( !\iir|Mult2~747_sumout  ) + ( \iir|Add1~78  ))

	.dataa(!\iir|Mult2~747_sumout ),
	.datab(gnd),
	.datac(!\iir|Add0~77_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iir|Add1~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Add1~81_sumout ),
	.cout(\iir|Add1~82 ),
	.shareout());
// synopsys translate_off
defparam \iir|Add1~81 .extended_lut = "off";
defparam \iir|Add1~81 .lut_mask = 64'h0000555500000F0F;
defparam \iir|Add1~81 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y12_N48
cyclonev_lcell_comb \iir|Add1~85 (
// Equation(s):
// \iir|Add1~85_sumout  = SUM(( \iir|Add0~81_sumout  ) + ( !\iir|Mult2~751_sumout  ) + ( \iir|Add1~82  ))
// \iir|Add1~86  = CARRY(( \iir|Add0~81_sumout  ) + ( !\iir|Mult2~751_sumout  ) + ( \iir|Add1~82  ))

	.dataa(!\iir|Add0~81_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\iir|Mult2~751_sumout ),
	.datag(gnd),
	.cin(\iir|Add1~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Add1~85_sumout ),
	.cout(\iir|Add1~86 ),
	.shareout());
// synopsys translate_off
defparam \iir|Add1~85 .extended_lut = "off";
defparam \iir|Add1~85 .lut_mask = 64'h000000FF00005555;
defparam \iir|Add1~85 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y12_N51
cyclonev_lcell_comb \iir|Add1~89 (
// Equation(s):
// \iir|Add1~89_sumout  = SUM(( !\iir|Mult2~755_sumout  ) + ( \iir|Add0~85_sumout  ) + ( \iir|Add1~86  ))
// \iir|Add1~90  = CARRY(( !\iir|Mult2~755_sumout  ) + ( \iir|Add0~85_sumout  ) + ( \iir|Add1~86  ))

	.dataa(gnd),
	.datab(!\iir|Mult2~755_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\iir|Add0~85_sumout ),
	.datag(gnd),
	.cin(\iir|Add1~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Add1~89_sumout ),
	.cout(\iir|Add1~90 ),
	.shareout());
// synopsys translate_off
defparam \iir|Add1~89 .extended_lut = "off";
defparam \iir|Add1~89 .lut_mask = 64'h0000FF000000CCCC;
defparam \iir|Add1~89 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y12_N54
cyclonev_lcell_comb \iir|Add1~93 (
// Equation(s):
// \iir|Add1~93_sumout  = SUM(( !\iir|Mult2~759_sumout  ) + ( \iir|Add0~89_sumout  ) + ( \iir|Add1~90  ))
// \iir|Add1~94  = CARRY(( !\iir|Mult2~759_sumout  ) + ( \iir|Add0~89_sumout  ) + ( \iir|Add1~90  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\iir|Add0~89_sumout ),
	.datad(!\iir|Mult2~759_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iir|Add1~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Add1~93_sumout ),
	.cout(\iir|Add1~94 ),
	.shareout());
// synopsys translate_off
defparam \iir|Add1~93 .extended_lut = "off";
defparam \iir|Add1~93 .lut_mask = 64'h0000F0F00000FF00;
defparam \iir|Add1~93 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y12_N57
cyclonev_lcell_comb \iir|Add1~97 (
// Equation(s):
// \iir|Add1~97_sumout  = SUM(( \iir|Add0~93_sumout  ) + ( !\iir|Mult2~763_sumout  ) + ( \iir|Add1~94  ))
// \iir|Add1~98  = CARRY(( \iir|Add0~93_sumout  ) + ( !\iir|Mult2~763_sumout  ) + ( \iir|Add1~94  ))

	.dataa(gnd),
	.datab(!\iir|Mult2~763_sumout ),
	.datac(!\iir|Add0~93_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iir|Add1~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Add1~97_sumout ),
	.cout(\iir|Add1~98 ),
	.shareout());
// synopsys translate_off
defparam \iir|Add1~97 .extended_lut = "off";
defparam \iir|Add1~97 .lut_mask = 64'h0000333300000F0F;
defparam \iir|Add1~97 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y11_N0
cyclonev_lcell_comb \iir|Add1~101 (
// Equation(s):
// \iir|Add1~101_sumout  = SUM(( \iir|Add0~97_sumout  ) + ( !\iir|Mult2~767_sumout  ) + ( \iir|Add1~98  ))
// \iir|Add1~102  = CARRY(( \iir|Add0~97_sumout  ) + ( !\iir|Mult2~767_sumout  ) + ( \iir|Add1~98  ))

	.dataa(gnd),
	.datab(!\iir|Mult2~767_sumout ),
	.datac(gnd),
	.datad(!\iir|Add0~97_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iir|Add1~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Add1~101_sumout ),
	.cout(\iir|Add1~102 ),
	.shareout());
// synopsys translate_off
defparam \iir|Add1~101 .extended_lut = "off";
defparam \iir|Add1~101 .lut_mask = 64'h00003333000000FF;
defparam \iir|Add1~101 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y11_N3
cyclonev_lcell_comb \iir|Add1~105 (
// Equation(s):
// \iir|Add1~105_sumout  = SUM(( \iir|Add0~101_sumout  ) + ( !\iir|Mult2~771_sumout  ) + ( \iir|Add1~102  ))
// \iir|Add1~106  = CARRY(( \iir|Add0~101_sumout  ) + ( !\iir|Mult2~771_sumout  ) + ( \iir|Add1~102  ))

	.dataa(!\iir|Add0~101_sumout ),
	.datab(gnd),
	.datac(!\iir|Mult2~771_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iir|Add1~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Add1~105_sumout ),
	.cout(\iir|Add1~106 ),
	.shareout());
// synopsys translate_off
defparam \iir|Add1~105 .extended_lut = "off";
defparam \iir|Add1~105 .lut_mask = 64'h00000F0F00005555;
defparam \iir|Add1~105 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y11_N15
cyclonev_lcell_comb \iir|add_cast[20]~23 (
// Equation(s):
// \iir|add_cast[20]~23_combout  = ( \iir|Add1~1_sumout  & ( (\iir|Equal3~0_combout  & \iir|Add1~105_sumout ) ) ) # ( !\iir|Add1~1_sumout  & ( (!\iir|Equal2~0_combout ) # (\iir|Add1~105_sumout ) ) )

	.dataa(!\iir|Equal3~0_combout ),
	.datab(gnd),
	.datac(!\iir|Add1~105_sumout ),
	.datad(!\iir|Equal2~0_combout ),
	.datae(gnd),
	.dataf(!\iir|Add1~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\iir|add_cast[20]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \iir|add_cast[20]~23 .extended_lut = "off";
defparam \iir|add_cast[20]~23 .lut_mask = 64'hFF0FFF0F05050505;
defparam \iir|add_cast[20]~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y11_N17
dffeas \iir|delay_section1[0][17]~_Duplicate_2 (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\iir|add_cast[20]~23_combout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iir|delay_section1[0][17]~_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \iir|delay_section1[0][17]~_Duplicate_2 .is_wysiwyg = "true";
defparam \iir|delay_section1[0][17]~_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y11_N18
cyclonev_lcell_comb \iir|add_cast[19]~22 (
// Equation(s):
// \iir|add_cast[19]~22_combout  = ( \iir|Add1~101_sumout  & ( (!\iir|Add1~1_sumout ) # (\iir|Equal3~0_combout ) ) ) # ( !\iir|Add1~101_sumout  & ( (!\iir|Add1~1_sumout  & !\iir|Equal2~0_combout ) ) )

	.dataa(!\iir|Equal3~0_combout ),
	.datab(!\iir|Add1~1_sumout ),
	.datac(gnd),
	.datad(!\iir|Equal2~0_combout ),
	.datae(gnd),
	.dataf(!\iir|Add1~101_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\iir|add_cast[19]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \iir|add_cast[19]~22 .extended_lut = "off";
defparam \iir|add_cast[19]~22 .lut_mask = 64'hCC00CC00DDDDDDDD;
defparam \iir|add_cast[19]~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y11_N20
dffeas \iir|delay_section1[0][16]~_Duplicate_2 (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\iir|add_cast[19]~22_combout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iir|delay_section1[0][16]~_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \iir|delay_section1[0][16]~_Duplicate_2 .is_wysiwyg = "true";
defparam \iir|delay_section1[0][16]~_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y11_N27
cyclonev_lcell_comb \iir|add_cast[18]~21 (
// Equation(s):
// \iir|add_cast[18]~21_combout  = ( \iir|Add1~97_sumout  & ( (!\iir|Add1~1_sumout ) # (\iir|Equal3~0_combout ) ) ) # ( !\iir|Add1~97_sumout  & ( (!\iir|Add1~1_sumout  & !\iir|Equal2~0_combout ) ) )

	.dataa(!\iir|Equal3~0_combout ),
	.datab(!\iir|Add1~1_sumout ),
	.datac(!\iir|Equal2~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\iir|Add1~97_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\iir|add_cast[18]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \iir|add_cast[18]~21 .extended_lut = "off";
defparam \iir|add_cast[18]~21 .lut_mask = 64'hC0C0C0C0DDDDDDDD;
defparam \iir|add_cast[18]~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y12_N9
cyclonev_lcell_comb \iir|add_cast[17]~20 (
// Equation(s):
// \iir|add_cast[17]~20_combout  = ( \iir|Add1~93_sumout  & ( (!\iir|Add1~1_sumout ) # (\iir|Equal3~0_combout ) ) ) # ( !\iir|Add1~93_sumout  & ( (!\iir|Add1~1_sumout  & !\iir|Equal2~0_combout ) ) )

	.dataa(!\iir|Equal3~0_combout ),
	.datab(!\iir|Add1~1_sumout ),
	.datac(!\iir|Equal2~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\iir|Add1~93_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\iir|add_cast[17]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \iir|add_cast[17]~20 .extended_lut = "off";
defparam \iir|add_cast[17]~20 .lut_mask = 64'hC0C0C0C0DDDDDDDD;
defparam \iir|add_cast[17]~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y12_N11
dffeas \iir|delay_section1[0][14]~_Duplicate_2 (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\iir|add_cast[17]~20_combout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iir|delay_section1[0][14]~_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \iir|delay_section1[0][14]~_Duplicate_2 .is_wysiwyg = "true";
defparam \iir|delay_section1[0][14]~_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y11_N21
cyclonev_lcell_comb \iir|add_cast[16]~19 (
// Equation(s):
// \iir|add_cast[16]~19_combout  = ( \iir|Add1~89_sumout  & ( (!\iir|Add1~1_sumout ) # (\iir|Equal3~0_combout ) ) ) # ( !\iir|Add1~89_sumout  & ( (!\iir|Add1~1_sumout  & !\iir|Equal2~0_combout ) ) )

	.dataa(!\iir|Equal3~0_combout ),
	.datab(!\iir|Add1~1_sumout ),
	.datac(!\iir|Equal2~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\iir|Add1~89_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\iir|add_cast[16]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \iir|add_cast[16]~19 .extended_lut = "off";
defparam \iir|add_cast[16]~19 .lut_mask = 64'hC0C0C0C0DDDDDDDD;
defparam \iir|add_cast[16]~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y11_N12
cyclonev_lcell_comb \iir|add_cast[15]~18 (
// Equation(s):
// \iir|add_cast[15]~18_combout  = ( \iir|Add1~85_sumout  & ( (!\iir|Add1~1_sumout ) # (\iir|Equal3~0_combout ) ) ) # ( !\iir|Add1~85_sumout  & ( (!\iir|Add1~1_sumout  & !\iir|Equal2~0_combout ) ) )

	.dataa(gnd),
	.datab(!\iir|Add1~1_sumout ),
	.datac(!\iir|Equal3~0_combout ),
	.datad(!\iir|Equal2~0_combout ),
	.datae(gnd),
	.dataf(!\iir|Add1~85_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\iir|add_cast[15]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \iir|add_cast[15]~18 .extended_lut = "off";
defparam \iir|add_cast[15]~18 .lut_mask = 64'hCC00CC00CFCFCFCF;
defparam \iir|add_cast[15]~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y11_N14
dffeas \iir|delay_section1[0][12]~_Duplicate_2 (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\iir|add_cast[15]~18_combout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iir|delay_section1[0][12]~_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \iir|delay_section1[0][12]~_Duplicate_2 .is_wysiwyg = "true";
defparam \iir|delay_section1[0][12]~_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y12_N30
cyclonev_lcell_comb \iir|add_cast[14]~17 (
// Equation(s):
// \iir|add_cast[14]~17_combout  = ( \iir|Equal2~0_combout  & ( \iir|Add1~81_sumout  & ( (!\iir|Add1~1_sumout ) # (\iir|Equal3~0_combout ) ) ) ) # ( !\iir|Equal2~0_combout  & ( \iir|Add1~81_sumout  & ( (!\iir|Add1~1_sumout ) # (\iir|Equal3~0_combout ) ) ) ) 
// # ( !\iir|Equal2~0_combout  & ( !\iir|Add1~81_sumout  & ( !\iir|Add1~1_sumout  ) ) )

	.dataa(gnd),
	.datab(!\iir|Equal3~0_combout ),
	.datac(!\iir|Add1~1_sumout ),
	.datad(gnd),
	.datae(!\iir|Equal2~0_combout ),
	.dataf(!\iir|Add1~81_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\iir|add_cast[14]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \iir|add_cast[14]~17 .extended_lut = "off";
defparam \iir|add_cast[14]~17 .lut_mask = 64'hF0F00000F3F3F3F3;
defparam \iir|add_cast[14]~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y12_N15
cyclonev_lcell_comb \iir|add_cast[13]~16 (
// Equation(s):
// \iir|add_cast[13]~16_combout  = ( \iir|Add1~77_sumout  & ( (!\iir|Add1~1_sumout ) # (\iir|Equal3~0_combout ) ) ) # ( !\iir|Add1~77_sumout  & ( (!\iir|Add1~1_sumout  & !\iir|Equal2~0_combout ) ) )

	.dataa(!\iir|Equal3~0_combout ),
	.datab(!\iir|Add1~1_sumout ),
	.datac(gnd),
	.datad(!\iir|Equal2~0_combout ),
	.datae(gnd),
	.dataf(!\iir|Add1~77_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\iir|add_cast[13]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \iir|add_cast[13]~16 .extended_lut = "off";
defparam \iir|add_cast[13]~16 .lut_mask = 64'hCC00CC00DDDDDDDD;
defparam \iir|add_cast[13]~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y12_N54
cyclonev_lcell_comb \iir|add_cast[12]~15 (
// Equation(s):
// \iir|add_cast[12]~15_combout  = ( \iir|Equal2~0_combout  & ( (\iir|Add1~73_sumout  & ((!\iir|Add1~1_sumout ) # (\iir|Equal3~0_combout ))) ) ) # ( !\iir|Equal2~0_combout  & ( (!\iir|Add1~1_sumout ) # ((\iir|Add1~73_sumout  & \iir|Equal3~0_combout )) ) )

	.dataa(!\iir|Add1~73_sumout ),
	.datab(!\iir|Equal3~0_combout ),
	.datac(!\iir|Add1~1_sumout ),
	.datad(gnd),
	.datae(!\iir|Equal2~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\iir|add_cast[12]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \iir|add_cast[12]~15 .extended_lut = "off";
defparam \iir|add_cast[12]~15 .lut_mask = 64'hF1F15151F1F15151;
defparam \iir|add_cast[12]~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y12_N58
dffeas \iir|delay_section1[0][9]~_Duplicate_2 (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\iir|add_cast[12]~15_combout ),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iir|delay_section1[0][9]~_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \iir|delay_section1[0][9]~_Duplicate_2 .is_wysiwyg = "true";
defparam \iir|delay_section1[0][9]~_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y12_N21
cyclonev_lcell_comb \iir|add_cast[11]~14 (
// Equation(s):
// \iir|add_cast[11]~14_combout  = (!\iir|Add1~1_sumout  & (((!\iir|Equal2~0_combout ) # (\iir|Add1~69_sumout )))) # (\iir|Add1~1_sumout  & (\iir|Equal3~0_combout  & (\iir|Add1~69_sumout )))

	.dataa(!\iir|Equal3~0_combout ),
	.datab(!\iir|Add1~1_sumout ),
	.datac(!\iir|Add1~69_sumout ),
	.datad(!\iir|Equal2~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\iir|add_cast[11]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \iir|add_cast[11]~14 .extended_lut = "off";
defparam \iir|add_cast[11]~14 .lut_mask = 64'hCD0DCD0DCD0DCD0D;
defparam \iir|add_cast[11]~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y12_N23
dffeas \iir|delay_section1[0][8]~_Duplicate_2 (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\iir|add_cast[11]~14_combout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iir|delay_section1[0][8]~_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \iir|delay_section1[0][8]~_Duplicate_2 .is_wysiwyg = "true";
defparam \iir|delay_section1[0][8]~_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y12_N27
cyclonev_lcell_comb \iir|add_cast[10]~13 (
// Equation(s):
// \iir|add_cast[10]~13_combout  = ( \iir|Add1~65_sumout  & ( (!\iir|Add1~1_sumout ) # (\iir|Equal3~0_combout ) ) ) # ( !\iir|Add1~65_sumout  & ( (!\iir|Add1~1_sumout  & !\iir|Equal2~0_combout ) ) )

	.dataa(!\iir|Equal3~0_combout ),
	.datab(gnd),
	.datac(!\iir|Add1~1_sumout ),
	.datad(!\iir|Equal2~0_combout ),
	.datae(gnd),
	.dataf(!\iir|Add1~65_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\iir|add_cast[10]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \iir|add_cast[10]~13 .extended_lut = "off";
defparam \iir|add_cast[10]~13 .lut_mask = 64'hF000F000F5F5F5F5;
defparam \iir|add_cast[10]~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y12_N29
dffeas \iir|delay_section1[0][7]~_Duplicate_2 (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\iir|add_cast[10]~13_combout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iir|delay_section1[0][7]~_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \iir|delay_section1[0][7]~_Duplicate_2 .is_wysiwyg = "true";
defparam \iir|delay_section1[0][7]~_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y12_N45
cyclonev_lcell_comb \iir|add_cast[9]~12 (
// Equation(s):
// \iir|add_cast[9]~12_combout  = ( \iir|Add1~61_sumout  & ( (!\iir|Add1~1_sumout ) # (\iir|Equal3~0_combout ) ) ) # ( !\iir|Add1~61_sumout  & ( (!\iir|Add1~1_sumout  & !\iir|Equal2~0_combout ) ) )

	.dataa(!\iir|Add1~1_sumout ),
	.datab(!\iir|Equal2~0_combout ),
	.datac(!\iir|Equal3~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\iir|Add1~61_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\iir|add_cast[9]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \iir|add_cast[9]~12 .extended_lut = "off";
defparam \iir|add_cast[9]~12 .lut_mask = 64'h88888888AFAFAFAF;
defparam \iir|add_cast[9]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y12_N18
cyclonev_lcell_comb \iir|add_cast[8]~11 (
// Equation(s):
// \iir|add_cast[8]~11_combout  = ( \iir|Add1~57_sumout  & ( (!\iir|Add1~1_sumout ) # (\iir|Equal3~0_combout ) ) ) # ( !\iir|Add1~57_sumout  & ( (!\iir|Add1~1_sumout  & !\iir|Equal2~0_combout ) ) )

	.dataa(!\iir|Equal3~0_combout ),
	.datab(!\iir|Add1~1_sumout ),
	.datac(gnd),
	.datad(!\iir|Equal2~0_combout ),
	.datae(gnd),
	.dataf(!\iir|Add1~57_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\iir|add_cast[8]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \iir|add_cast[8]~11 .extended_lut = "off";
defparam \iir|add_cast[8]~11 .lut_mask = 64'hCC00CC00DDDDDDDD;
defparam \iir|add_cast[8]~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y12_N20
dffeas \iir|delay_section1[0][5]~_Duplicate_2 (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\iir|add_cast[8]~11_combout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iir|delay_section1[0][5]~_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \iir|delay_section1[0][5]~_Duplicate_2 .is_wysiwyg = "true";
defparam \iir|delay_section1[0][5]~_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y12_N24
cyclonev_lcell_comb \iir|add_cast[7]~10 (
// Equation(s):
// \iir|add_cast[7]~10_combout  = ( \iir|Add1~125_sumout  & ( (!\iir|Add1~1_sumout ) # (\iir|Equal3~0_combout ) ) ) # ( !\iir|Add1~125_sumout  & ( (!\iir|Add1~1_sumout  & !\iir|Equal2~0_combout ) ) )

	.dataa(!\iir|Equal3~0_combout ),
	.datab(!\iir|Add1~1_sumout ),
	.datac(gnd),
	.datad(!\iir|Equal2~0_combout ),
	.datae(gnd),
	.dataf(!\iir|Add1~125_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\iir|add_cast[7]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \iir|add_cast[7]~10 .extended_lut = "off";
defparam \iir|add_cast[7]~10 .lut_mask = 64'hCC00CC00DDDDDDDD;
defparam \iir|add_cast[7]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y12_N6
cyclonev_lcell_comb \iir|add_cast[6]~27 (
// Equation(s):
// \iir|add_cast[6]~27_combout  = ( \iir|Add1~129_sumout  & ( (!\iir|Add1~1_sumout ) # (\iir|Equal3~0_combout ) ) ) # ( !\iir|Add1~129_sumout  & ( (!\iir|Add1~1_sumout  & !\iir|Equal2~0_combout ) ) )

	.dataa(!\iir|Equal3~0_combout ),
	.datab(!\iir|Add1~1_sumout ),
	.datac(gnd),
	.datad(!\iir|Equal2~0_combout ),
	.datae(gnd),
	.dataf(!\iir|Add1~129_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\iir|add_cast[6]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \iir|add_cast[6]~27 .extended_lut = "off";
defparam \iir|add_cast[6]~27 .lut_mask = 64'hCC00CC00DDDDDDDD;
defparam \iir|add_cast[6]~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y12_N18
cyclonev_lcell_comb \iir|add_cast[5]~28 (
// Equation(s):
// \iir|add_cast[5]~28_combout  = ( \iir|Equal2~0_combout  & ( \iir|Add1~133_sumout  & ( (!\iir|Add1~1_sumout ) # (\iir|Equal3~0_combout ) ) ) ) # ( !\iir|Equal2~0_combout  & ( \iir|Add1~133_sumout  & ( (!\iir|Add1~1_sumout ) # (\iir|Equal3~0_combout ) ) ) ) 
// # ( !\iir|Equal2~0_combout  & ( !\iir|Add1~133_sumout  & ( !\iir|Add1~1_sumout  ) ) )

	.dataa(gnd),
	.datab(!\iir|Equal3~0_combout ),
	.datac(!\iir|Add1~1_sumout ),
	.datad(gnd),
	.datae(!\iir|Equal2~0_combout ),
	.dataf(!\iir|Add1~133_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\iir|add_cast[5]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \iir|add_cast[5]~28 .extended_lut = "off";
defparam \iir|add_cast[5]~28 .lut_mask = 64'hF0F00000F3F3F3F3;
defparam \iir|add_cast[5]~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y12_N27
cyclonev_lcell_comb \iir|delay_section1[0][2]~_Duplicate_2feeder (
// Equation(s):
// \iir|delay_section1[0][2]~_Duplicate_2feeder_combout  = ( \iir|add_cast[5]~28_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\iir|add_cast[5]~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\iir|delay_section1[0][2]~_Duplicate_2feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \iir|delay_section1[0][2]~_Duplicate_2feeder .extended_lut = "off";
defparam \iir|delay_section1[0][2]~_Duplicate_2feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \iir|delay_section1[0][2]~_Duplicate_2feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y12_N29
dffeas \iir|delay_section1[0][2]~_Duplicate_2 (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\iir|delay_section1[0][2]~_Duplicate_2feeder_combout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iir|delay_section1[0][2]~_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \iir|delay_section1[0][2]~_Duplicate_2 .is_wysiwyg = "true";
defparam \iir|delay_section1[0][2]~_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y12_N12
cyclonev_lcell_comb \iir|add_cast[4]~30 (
// Equation(s):
// \iir|add_cast[4]~30_combout  = (!\iir|Add1~1_sumout  & (((!\iir|Equal2~0_combout ) # (\iir|Add1~141_sumout )))) # (\iir|Add1~1_sumout  & (\iir|Equal3~0_combout  & (\iir|Add1~141_sumout )))

	.dataa(!\iir|Equal3~0_combout ),
	.datab(!\iir|Add1~1_sumout ),
	.datac(!\iir|Add1~141_sumout ),
	.datad(!\iir|Equal2~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\iir|add_cast[4]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \iir|add_cast[4]~30 .extended_lut = "off";
defparam \iir|add_cast[4]~30 .lut_mask = 64'hCD0DCD0DCD0DCD0D;
defparam \iir|add_cast[4]~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y12_N3
cyclonev_lcell_comb \iir|delay_section1[0][1]~_Duplicate_2feeder (
// Equation(s):
// \iir|delay_section1[0][1]~_Duplicate_2feeder_combout  = ( \iir|add_cast[4]~30_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\iir|add_cast[4]~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\iir|delay_section1[0][1]~_Duplicate_2feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \iir|delay_section1[0][1]~_Duplicate_2feeder .extended_lut = "off";
defparam \iir|delay_section1[0][1]~_Duplicate_2feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \iir|delay_section1[0][1]~_Duplicate_2feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y12_N4
dffeas \iir|delay_section1[0][1]~_Duplicate_2 (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\iir|delay_section1[0][1]~_Duplicate_2feeder_combout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iir|delay_section1[0][1]~_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \iir|delay_section1[0][1]~_Duplicate_2 .is_wysiwyg = "true";
defparam \iir|delay_section1[0][1]~_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y12_N12
cyclonev_lcell_comb \iir|add_cast[3]~29 (
// Equation(s):
// \iir|add_cast[3]~29_combout  = ( \iir|Equal2~0_combout  & ( \iir|Add1~137_sumout  & ( (!\iir|Add1~1_sumout ) # (\iir|Equal3~0_combout ) ) ) ) # ( !\iir|Equal2~0_combout  & ( \iir|Add1~137_sumout  & ( (!\iir|Add1~1_sumout ) # (\iir|Equal3~0_combout ) ) ) ) 
// # ( !\iir|Equal2~0_combout  & ( !\iir|Add1~137_sumout  & ( !\iir|Add1~1_sumout  ) ) )

	.dataa(gnd),
	.datab(!\iir|Equal3~0_combout ),
	.datac(!\iir|Add1~1_sumout ),
	.datad(gnd),
	.datae(!\iir|Equal2~0_combout ),
	.dataf(!\iir|Add1~137_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\iir|add_cast[3]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \iir|add_cast[3]~29 .extended_lut = "off";
defparam \iir|add_cast[3]~29 .lut_mask = 64'hF0F00000F3F3F3F3;
defparam \iir|add_cast[3]~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y13_N0
cyclonev_lcell_comb \iir|Mult1~783 (
// Equation(s):
// \iir|Mult1~783_sumout  = SUM(( \iir|Mult1~72  ) + ( \iir|Mult1~395  ) + ( \iir|Mult1~780  ))
// \iir|Mult1~784  = CARRY(( \iir|Mult1~72  ) + ( \iir|Mult1~395  ) + ( \iir|Mult1~780  ))

	.dataa(gnd),
	.datab(!\iir|Mult1~72 ),
	.datac(!\iir|Mult1~395 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iir|Mult1~780 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Mult1~783_sumout ),
	.cout(\iir|Mult1~784 ),
	.shareout());
// synopsys translate_off
defparam \iir|Mult1~783 .extended_lut = "off";
defparam \iir|Mult1~783 .lut_mask = 64'h0000F0F000003333;
defparam \iir|Mult1~783 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y13_N3
cyclonev_lcell_comb \iir|Mult1~787 (
// Equation(s):
// \iir|Mult1~787_sumout  = SUM(( \iir|Mult1~396  ) + ( \iir|Mult1~73  ) + ( \iir|Mult1~784  ))
// \iir|Mult1~788  = CARRY(( \iir|Mult1~396  ) + ( \iir|Mult1~73  ) + ( \iir|Mult1~784  ))

	.dataa(!\iir|Mult1~73 ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\iir|Mult1~396 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iir|Mult1~784 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Mult1~787_sumout ),
	.cout(\iir|Mult1~788 ),
	.shareout());
// synopsys translate_off
defparam \iir|Mult1~787 .extended_lut = "off";
defparam \iir|Mult1~787 .lut_mask = 64'h0000AAAA000000FF;
defparam \iir|Mult1~787 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y13_N6
cyclonev_lcell_comb \iir|Mult1~791 (
// Equation(s):
// \iir|Mult1~791_sumout  = SUM(( \iir|Mult1~74  ) + ( \iir|Mult1~397  ) + ( \iir|Mult1~788  ))
// \iir|Mult1~792  = CARRY(( \iir|Mult1~74  ) + ( \iir|Mult1~397  ) + ( \iir|Mult1~788  ))

	.dataa(gnd),
	.datab(!\iir|Mult1~397 ),
	.datac(gnd),
	.datad(!\iir|Mult1~74 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iir|Mult1~788 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Mult1~791_sumout ),
	.cout(\iir|Mult1~792 ),
	.shareout());
// synopsys translate_off
defparam \iir|Mult1~791 .extended_lut = "off";
defparam \iir|Mult1~791 .lut_mask = 64'h0000CCCC000000FF;
defparam \iir|Mult1~791 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y13_N9
cyclonev_lcell_comb \iir|Mult1~795 (
// Equation(s):
// \iir|Mult1~795_sumout  = SUM(( \iir|Mult1~398  ) + ( \iir|Mult1~75  ) + ( \iir|Mult1~792  ))
// \iir|Mult1~796  = CARRY(( \iir|Mult1~398  ) + ( \iir|Mult1~75  ) + ( \iir|Mult1~792  ))

	.dataa(!\iir|Mult1~398 ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\iir|Mult1~75 ),
	.datag(gnd),
	.cin(\iir|Mult1~792 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Mult1~795_sumout ),
	.cout(\iir|Mult1~796 ),
	.shareout());
// synopsys translate_off
defparam \iir|Mult1~795 .extended_lut = "off";
defparam \iir|Mult1~795 .lut_mask = 64'h0000FF0000005555;
defparam \iir|Mult1~795 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y13_N12
cyclonev_lcell_comb \iir|Mult1~727 (
// Equation(s):
// \iir|Mult1~727_sumout  = SUM(( \iir|Mult1~76  ) + ( \iir|Mult1~399  ) + ( \iir|Mult1~796  ))
// \iir|Mult1~728  = CARRY(( \iir|Mult1~76  ) + ( \iir|Mult1~399  ) + ( \iir|Mult1~796  ))

	.dataa(gnd),
	.datab(!\iir|Mult1~399 ),
	.datac(gnd),
	.datad(!\iir|Mult1~76 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iir|Mult1~796 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Mult1~727_sumout ),
	.cout(\iir|Mult1~728 ),
	.shareout());
// synopsys translate_off
defparam \iir|Mult1~727 .extended_lut = "off";
defparam \iir|Mult1~727 .lut_mask = 64'h0000CCCC000000FF;
defparam \iir|Mult1~727 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y13_N15
cyclonev_lcell_comb \iir|Mult1~13 (
// Equation(s):
// \iir|Mult1~13_sumout  = SUM(( \iir|Mult1~77  ) + ( \iir|Mult1~400  ) + ( \iir|Mult1~728  ))
// \iir|Mult1~14  = CARRY(( \iir|Mult1~77  ) + ( \iir|Mult1~400  ) + ( \iir|Mult1~728  ))

	.dataa(!\iir|Mult1~400 ),
	.datab(gnd),
	.datac(!\iir|Mult1~77 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iir|Mult1~728 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Mult1~13_sumout ),
	.cout(\iir|Mult1~14 ),
	.shareout());
// synopsys translate_off
defparam \iir|Mult1~13 .extended_lut = "off";
defparam \iir|Mult1~13 .lut_mask = 64'h0000AAAA00000F0F;
defparam \iir|Mult1~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y13_N18
cyclonev_lcell_comb \iir|Mult1~17 (
// Equation(s):
// \iir|Mult1~17_sumout  = SUM(( \iir|Mult1~401  ) + ( \iir|Mult1~78  ) + ( \iir|Mult1~14  ))
// \iir|Mult1~18  = CARRY(( \iir|Mult1~401  ) + ( \iir|Mult1~78  ) + ( \iir|Mult1~14  ))

	.dataa(gnd),
	.datab(!\iir|Mult1~401 ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\iir|Mult1~78 ),
	.datag(gnd),
	.cin(\iir|Mult1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Mult1~17_sumout ),
	.cout(\iir|Mult1~18 ),
	.shareout());
// synopsys translate_off
defparam \iir|Mult1~17 .extended_lut = "off";
defparam \iir|Mult1~17 .lut_mask = 64'h0000FF0000003333;
defparam \iir|Mult1~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y13_N21
cyclonev_lcell_comb \iir|Mult1~21 (
// Equation(s):
// \iir|Mult1~21_sumout  = SUM(( \iir|Mult1~79  ) + ( \iir|Mult1~402  ) + ( \iir|Mult1~18  ))
// \iir|Mult1~22  = CARRY(( \iir|Mult1~79  ) + ( \iir|Mult1~402  ) + ( \iir|Mult1~18  ))

	.dataa(!\iir|Mult1~402 ),
	.datab(gnd),
	.datac(!\iir|Mult1~79 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iir|Mult1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Mult1~21_sumout ),
	.cout(\iir|Mult1~22 ),
	.shareout());
// synopsys translate_off
defparam \iir|Mult1~21 .extended_lut = "off";
defparam \iir|Mult1~21 .lut_mask = 64'h0000AAAA00000F0F;
defparam \iir|Mult1~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y13_N24
cyclonev_lcell_comb \iir|Mult1~25 (
// Equation(s):
// \iir|Mult1~25_sumout  = SUM(( \iir|Mult1~80  ) + ( \iir|Mult1~403  ) + ( \iir|Mult1~22  ))
// \iir|Mult1~26  = CARRY(( \iir|Mult1~80  ) + ( \iir|Mult1~403  ) + ( \iir|Mult1~22  ))

	.dataa(!\iir|Mult1~80 ),
	.datab(gnd),
	.datac(!\iir|Mult1~403 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iir|Mult1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Mult1~25_sumout ),
	.cout(\iir|Mult1~26 ),
	.shareout());
// synopsys translate_off
defparam \iir|Mult1~25 .extended_lut = "off";
defparam \iir|Mult1~25 .lut_mask = 64'h0000F0F000005555;
defparam \iir|Mult1~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y13_N27
cyclonev_lcell_comb \iir|Mult1~29 (
// Equation(s):
// \iir|Mult1~29_sumout  = SUM(( \iir|Mult1~81  ) + ( \iir|Mult1~404  ) + ( \iir|Mult1~26  ))
// \iir|Mult1~30  = CARRY(( \iir|Mult1~81  ) + ( \iir|Mult1~404  ) + ( \iir|Mult1~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\iir|Mult1~404 ),
	.datad(!\iir|Mult1~81 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iir|Mult1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Mult1~29_sumout ),
	.cout(\iir|Mult1~30 ),
	.shareout());
// synopsys translate_off
defparam \iir|Mult1~29 .extended_lut = "off";
defparam \iir|Mult1~29 .lut_mask = 64'h0000F0F0000000FF;
defparam \iir|Mult1~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y13_N30
cyclonev_lcell_comb \iir|Mult1~33 (
// Equation(s):
// \iir|Mult1~33_sumout  = SUM(( \iir|Mult1~82  ) + ( \iir|Mult1~405  ) + ( \iir|Mult1~30  ))
// \iir|Mult1~34  = CARRY(( \iir|Mult1~82  ) + ( \iir|Mult1~405  ) + ( \iir|Mult1~30  ))

	.dataa(!\iir|Mult1~405 ),
	.datab(gnd),
	.datac(!\iir|Mult1~82 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iir|Mult1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Mult1~33_sumout ),
	.cout(\iir|Mult1~34 ),
	.shareout());
// synopsys translate_off
defparam \iir|Mult1~33 .extended_lut = "off";
defparam \iir|Mult1~33 .lut_mask = 64'h0000AAAA00000F0F;
defparam \iir|Mult1~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y13_N33
cyclonev_lcell_comb \iir|Mult1~37 (
// Equation(s):
// \iir|Mult1~37_sumout  = SUM(( \iir|Mult1~83  ) + ( \iir|Mult1~406  ) + ( \iir|Mult1~34  ))
// \iir|Mult1~38  = CARRY(( \iir|Mult1~83  ) + ( \iir|Mult1~406  ) + ( \iir|Mult1~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\iir|Mult1~406 ),
	.datad(!\iir|Mult1~83 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iir|Mult1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Mult1~37_sumout ),
	.cout(\iir|Mult1~38 ),
	.shareout());
// synopsys translate_off
defparam \iir|Mult1~37 .extended_lut = "off";
defparam \iir|Mult1~37 .lut_mask = 64'h0000F0F0000000FF;
defparam \iir|Mult1~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y13_N36
cyclonev_lcell_comb \iir|Mult1~41 (
// Equation(s):
// \iir|Mult1~41_sumout  = SUM(( \iir|Mult1~84  ) + ( \iir|Mult1~407  ) + ( \iir|Mult1~38  ))
// \iir|Mult1~42  = CARRY(( \iir|Mult1~84  ) + ( \iir|Mult1~407  ) + ( \iir|Mult1~38  ))

	.dataa(!\iir|Mult1~84 ),
	.datab(gnd),
	.datac(!\iir|Mult1~407 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iir|Mult1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Mult1~41_sumout ),
	.cout(\iir|Mult1~42 ),
	.shareout());
// synopsys translate_off
defparam \iir|Mult1~41 .extended_lut = "off";
defparam \iir|Mult1~41 .lut_mask = 64'h0000F0F000005555;
defparam \iir|Mult1~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y13_N6
cyclonev_lcell_comb \iir|Add0~105 (
// Equation(s):
// \iir|Add0~105_sumout  = SUM(( !\iir|Mult1~783_sumout  $ (\iir|mul_temp [22]) ) + ( \iir|Add0~103  ) + ( \iir|Add0~102  ))
// \iir|Add0~106  = CARRY(( !\iir|Mult1~783_sumout  $ (\iir|mul_temp [22]) ) + ( \iir|Add0~103  ) + ( \iir|Add0~102  ))
// \iir|Add0~107  = SHARE((!\iir|Mult1~783_sumout  & \iir|mul_temp [22]))

	.dataa(gnd),
	.datab(!\iir|Mult1~783_sumout ),
	.datac(!\iir|mul_temp [22]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iir|Add0~102 ),
	.sharein(\iir|Add0~103 ),
	.combout(),
	.sumout(\iir|Add0~105_sumout ),
	.cout(\iir|Add0~106 ),
	.shareout(\iir|Add0~107 ));
// synopsys translate_off
defparam \iir|Add0~105 .extended_lut = "off";
defparam \iir|Add0~105 .lut_mask = 64'h00000C0C0000C3C3;
defparam \iir|Add0~105 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X52_Y13_N9
cyclonev_lcell_comb \iir|Add0~109 (
// Equation(s):
// \iir|Add0~109_sumout  = SUM(( !\iir|Mult1~787_sumout  $ (\iir|mul_temp [23]) ) + ( \iir|Add0~107  ) + ( \iir|Add0~106  ))
// \iir|Add0~110  = CARRY(( !\iir|Mult1~787_sumout  $ (\iir|mul_temp [23]) ) + ( \iir|Add0~107  ) + ( \iir|Add0~106  ))
// \iir|Add0~111  = SHARE((!\iir|Mult1~787_sumout  & \iir|mul_temp [23]))

	.dataa(!\iir|Mult1~787_sumout ),
	.datab(gnd),
	.datac(!\iir|mul_temp [23]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iir|Add0~106 ),
	.sharein(\iir|Add0~107 ),
	.combout(),
	.sumout(\iir|Add0~109_sumout ),
	.cout(\iir|Add0~110 ),
	.shareout(\iir|Add0~111 ));
// synopsys translate_off
defparam \iir|Add0~109 .extended_lut = "off";
defparam \iir|Add0~109 .lut_mask = 64'h00000A0A0000A5A5;
defparam \iir|Add0~109 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X52_Y13_N12
cyclonev_lcell_comb \iir|Add0~113 (
// Equation(s):
// \iir|Add0~113_sumout  = SUM(( !\iir|mul_temp [24] $ (\iir|Mult1~791_sumout ) ) + ( \iir|Add0~111  ) + ( \iir|Add0~110  ))
// \iir|Add0~114  = CARRY(( !\iir|mul_temp [24] $ (\iir|Mult1~791_sumout ) ) + ( \iir|Add0~111  ) + ( \iir|Add0~110  ))
// \iir|Add0~115  = SHARE((\iir|mul_temp [24] & !\iir|Mult1~791_sumout ))

	.dataa(gnd),
	.datab(!\iir|mul_temp [24]),
	.datac(gnd),
	.datad(!\iir|Mult1~791_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iir|Add0~110 ),
	.sharein(\iir|Add0~111 ),
	.combout(),
	.sumout(\iir|Add0~113_sumout ),
	.cout(\iir|Add0~114 ),
	.shareout(\iir|Add0~115 ));
// synopsys translate_off
defparam \iir|Add0~113 .extended_lut = "off";
defparam \iir|Add0~113 .lut_mask = 64'h000033000000CC33;
defparam \iir|Add0~113 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X52_Y13_N15
cyclonev_lcell_comb \iir|Add0~117 (
// Equation(s):
// \iir|Add0~117_sumout  = SUM(( !\iir|Mult1~795_sumout  $ (\iir|mul_temp [25]) ) + ( \iir|Add0~115  ) + ( \iir|Add0~114  ))
// \iir|Add0~118  = CARRY(( !\iir|Mult1~795_sumout  $ (\iir|mul_temp [25]) ) + ( \iir|Add0~115  ) + ( \iir|Add0~114  ))
// \iir|Add0~119  = SHARE((!\iir|Mult1~795_sumout  & \iir|mul_temp [25]))

	.dataa(!\iir|Mult1~795_sumout ),
	.datab(gnd),
	.datac(!\iir|mul_temp [25]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iir|Add0~114 ),
	.sharein(\iir|Add0~115 ),
	.combout(),
	.sumout(\iir|Add0~117_sumout ),
	.cout(\iir|Add0~118 ),
	.shareout(\iir|Add0~119 ));
// synopsys translate_off
defparam \iir|Add0~117 .extended_lut = "off";
defparam \iir|Add0~117 .lut_mask = 64'h00000A0A0000A5A5;
defparam \iir|Add0~117 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X52_Y13_N18
cyclonev_lcell_comb \iir|Add0~49 (
// Equation(s):
// \iir|Add0~49_sumout  = SUM(( !\iir|Mult1~727_sumout  $ (\iir|mul_temp [26]) ) + ( \iir|Add0~119  ) + ( \iir|Add0~118  ))
// \iir|Add0~50  = CARRY(( !\iir|Mult1~727_sumout  $ (\iir|mul_temp [26]) ) + ( \iir|Add0~119  ) + ( \iir|Add0~118  ))
// \iir|Add0~51  = SHARE((!\iir|Mult1~727_sumout  & \iir|mul_temp [26]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\iir|Mult1~727_sumout ),
	.datad(!\iir|mul_temp [26]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iir|Add0~118 ),
	.sharein(\iir|Add0~119 ),
	.combout(),
	.sumout(\iir|Add0~49_sumout ),
	.cout(\iir|Add0~50 ),
	.shareout(\iir|Add0~51 ));
// synopsys translate_off
defparam \iir|Add0~49 .extended_lut = "off";
defparam \iir|Add0~49 .lut_mask = 64'h000000F00000F00F;
defparam \iir|Add0~49 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X52_Y13_N21
cyclonev_lcell_comb \iir|Add0~17 (
// Equation(s):
// \iir|Add0~17_sumout  = SUM(( !\iir|Mult1~13_sumout  $ (\iir|mul_temp [27]) ) + ( \iir|Add0~51  ) + ( \iir|Add0~50  ))
// \iir|Add0~18  = CARRY(( !\iir|Mult1~13_sumout  $ (\iir|mul_temp [27]) ) + ( \iir|Add0~51  ) + ( \iir|Add0~50  ))
// \iir|Add0~19  = SHARE((!\iir|Mult1~13_sumout  & \iir|mul_temp [27]))

	.dataa(!\iir|Mult1~13_sumout ),
	.datab(gnd),
	.datac(!\iir|mul_temp [27]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iir|Add0~50 ),
	.sharein(\iir|Add0~51 ),
	.combout(),
	.sumout(\iir|Add0~17_sumout ),
	.cout(\iir|Add0~18 ),
	.shareout(\iir|Add0~19 ));
// synopsys translate_off
defparam \iir|Add0~17 .extended_lut = "off";
defparam \iir|Add0~17 .lut_mask = 64'h00000A0A0000A5A5;
defparam \iir|Add0~17 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X52_Y13_N24
cyclonev_lcell_comb \iir|Add0~21 (
// Equation(s):
// \iir|Add0~21_sumout  = SUM(( !\iir|Mult1~17_sumout  $ (\iir|mul_temp [28]) ) + ( \iir|Add0~19  ) + ( \iir|Add0~18  ))
// \iir|Add0~22  = CARRY(( !\iir|Mult1~17_sumout  $ (\iir|mul_temp [28]) ) + ( \iir|Add0~19  ) + ( \iir|Add0~18  ))
// \iir|Add0~23  = SHARE((!\iir|Mult1~17_sumout  & \iir|mul_temp [28]))

	.dataa(gnd),
	.datab(!\iir|Mult1~17_sumout ),
	.datac(!\iir|mul_temp [28]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iir|Add0~18 ),
	.sharein(\iir|Add0~19 ),
	.combout(),
	.sumout(\iir|Add0~21_sumout ),
	.cout(\iir|Add0~22 ),
	.shareout(\iir|Add0~23 ));
// synopsys translate_off
defparam \iir|Add0~21 .extended_lut = "off";
defparam \iir|Add0~21 .lut_mask = 64'h00000C0C0000C3C3;
defparam \iir|Add0~21 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X52_Y13_N27
cyclonev_lcell_comb \iir|Add0~25 (
// Equation(s):
// \iir|Add0~25_sumout  = SUM(( !\iir|mul_temp [29] $ (\iir|Mult1~21_sumout ) ) + ( \iir|Add0~23  ) + ( \iir|Add0~22  ))
// \iir|Add0~26  = CARRY(( !\iir|mul_temp [29] $ (\iir|Mult1~21_sumout ) ) + ( \iir|Add0~23  ) + ( \iir|Add0~22  ))
// \iir|Add0~27  = SHARE((\iir|mul_temp [29] & !\iir|Mult1~21_sumout ))

	.dataa(!\iir|mul_temp [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\iir|Mult1~21_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iir|Add0~22 ),
	.sharein(\iir|Add0~23 ),
	.combout(),
	.sumout(\iir|Add0~25_sumout ),
	.cout(\iir|Add0~26 ),
	.shareout(\iir|Add0~27 ));
// synopsys translate_off
defparam \iir|Add0~25 .extended_lut = "off";
defparam \iir|Add0~25 .lut_mask = 64'h000055000000AA55;
defparam \iir|Add0~25 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X52_Y13_N30
cyclonev_lcell_comb \iir|Add0~29 (
// Equation(s):
// \iir|Add0~29_sumout  = SUM(( !\iir|mul_temp [30] $ (\iir|Mult1~25_sumout ) ) + ( \iir|Add0~27  ) + ( \iir|Add0~26  ))
// \iir|Add0~30  = CARRY(( !\iir|mul_temp [30] $ (\iir|Mult1~25_sumout ) ) + ( \iir|Add0~27  ) + ( \iir|Add0~26  ))
// \iir|Add0~31  = SHARE((\iir|mul_temp [30] & !\iir|Mult1~25_sumout ))

	.dataa(gnd),
	.datab(!\iir|mul_temp [30]),
	.datac(!\iir|Mult1~25_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iir|Add0~26 ),
	.sharein(\iir|Add0~27 ),
	.combout(),
	.sumout(\iir|Add0~29_sumout ),
	.cout(\iir|Add0~30 ),
	.shareout(\iir|Add0~31 ));
// synopsys translate_off
defparam \iir|Add0~29 .extended_lut = "off";
defparam \iir|Add0~29 .lut_mask = 64'h000030300000C3C3;
defparam \iir|Add0~29 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X52_Y13_N33
cyclonev_lcell_comb \iir|Add0~33 (
// Equation(s):
// \iir|Add0~33_sumout  = SUM(( !\iir|mul_temp [30] $ (\iir|Mult1~29_sumout ) ) + ( \iir|Add0~31  ) + ( \iir|Add0~30  ))
// \iir|Add0~34  = CARRY(( !\iir|mul_temp [30] $ (\iir|Mult1~29_sumout ) ) + ( \iir|Add0~31  ) + ( \iir|Add0~30  ))
// \iir|Add0~35  = SHARE((\iir|mul_temp [30] & !\iir|Mult1~29_sumout ))

	.dataa(gnd),
	.datab(!\iir|mul_temp [30]),
	.datac(!\iir|Mult1~29_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iir|Add0~30 ),
	.sharein(\iir|Add0~31 ),
	.combout(),
	.sumout(\iir|Add0~33_sumout ),
	.cout(\iir|Add0~34 ),
	.shareout(\iir|Add0~35 ));
// synopsys translate_off
defparam \iir|Add0~33 .extended_lut = "off";
defparam \iir|Add0~33 .lut_mask = 64'h000030300000C3C3;
defparam \iir|Add0~33 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X52_Y13_N36
cyclonev_lcell_comb \iir|Add0~37 (
// Equation(s):
// \iir|Add0~37_sumout  = SUM(( !\iir|mul_temp [30] $ (\iir|Mult1~33_sumout ) ) + ( \iir|Add0~35  ) + ( \iir|Add0~34  ))
// \iir|Add0~38  = CARRY(( !\iir|mul_temp [30] $ (\iir|Mult1~33_sumout ) ) + ( \iir|Add0~35  ) + ( \iir|Add0~34  ))
// \iir|Add0~39  = SHARE((\iir|mul_temp [30] & !\iir|Mult1~33_sumout ))

	.dataa(gnd),
	.datab(!\iir|mul_temp [30]),
	.datac(!\iir|Mult1~33_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iir|Add0~34 ),
	.sharein(\iir|Add0~35 ),
	.combout(),
	.sumout(\iir|Add0~37_sumout ),
	.cout(\iir|Add0~38 ),
	.shareout(\iir|Add0~39 ));
// synopsys translate_off
defparam \iir|Add0~37 .extended_lut = "off";
defparam \iir|Add0~37 .lut_mask = 64'h000030300000C3C3;
defparam \iir|Add0~37 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X52_Y13_N39
cyclonev_lcell_comb \iir|Add0~41 (
// Equation(s):
// \iir|Add0~41_sumout  = SUM(( !\iir|mul_temp [30] $ (\iir|Mult1~37_sumout ) ) + ( \iir|Add0~39  ) + ( \iir|Add0~38  ))
// \iir|Add0~42  = CARRY(( !\iir|mul_temp [30] $ (\iir|Mult1~37_sumout ) ) + ( \iir|Add0~39  ) + ( \iir|Add0~38  ))
// \iir|Add0~43  = SHARE((\iir|mul_temp [30] & !\iir|Mult1~37_sumout ))

	.dataa(gnd),
	.datab(!\iir|mul_temp [30]),
	.datac(!\iir|Mult1~37_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iir|Add0~38 ),
	.sharein(\iir|Add0~39 ),
	.combout(),
	.sumout(\iir|Add0~41_sumout ),
	.cout(\iir|Add0~42 ),
	.shareout(\iir|Add0~43 ));
// synopsys translate_off
defparam \iir|Add0~41 .extended_lut = "off";
defparam \iir|Add0~41 .lut_mask = 64'h000030300000C3C3;
defparam \iir|Add0~41 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X52_Y13_N42
cyclonev_lcell_comb \iir|Add0~45 (
// Equation(s):
// \iir|Add0~45_sumout  = SUM(( !\iir|mul_temp [30] $ (\iir|Mult1~41_sumout ) ) + ( \iir|Add0~43  ) + ( \iir|Add0~42  ))
// \iir|Add0~46  = CARRY(( !\iir|mul_temp [30] $ (\iir|Mult1~41_sumout ) ) + ( \iir|Add0~43  ) + ( \iir|Add0~42  ))
// \iir|Add0~47  = SHARE((\iir|mul_temp [30] & !\iir|Mult1~41_sumout ))

	.dataa(gnd),
	.datab(!\iir|mul_temp [30]),
	.datac(gnd),
	.datad(!\iir|Mult1~41_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iir|Add0~42 ),
	.sharein(\iir|Add0~43 ),
	.combout(),
	.sumout(\iir|Add0~45_sumout ),
	.cout(\iir|Add0~46 ),
	.shareout(\iir|Add0~47 ));
// synopsys translate_off
defparam \iir|Add0~45 .extended_lut = "off";
defparam \iir|Add0~45 .lut_mask = 64'h000033000000CC33;
defparam \iir|Add0~45 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X53_Y9_N0
cyclonev_lcell_comb \iir|Mult2~775 (
// Equation(s):
// \iir|Mult2~775_sumout  = SUM(( \iir|Mult2~64  ) + ( \iir|Mult2~387  ) + ( \iir|Mult2~772  ))
// \iir|Mult2~776  = CARRY(( \iir|Mult2~64  ) + ( \iir|Mult2~387  ) + ( \iir|Mult2~772  ))

	.dataa(gnd),
	.datab(!\iir|Mult2~64 ),
	.datac(!\iir|Mult2~387 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iir|Mult2~772 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Mult2~775_sumout ),
	.cout(\iir|Mult2~776 ),
	.shareout());
// synopsys translate_off
defparam \iir|Mult2~775 .extended_lut = "off";
defparam \iir|Mult2~775 .lut_mask = 64'h0000F0F000003333;
defparam \iir|Mult2~775 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y9_N3
cyclonev_lcell_comb \iir|Mult2~779 (
// Equation(s):
// \iir|Mult2~779_sumout  = SUM(( \iir|Mult2~65  ) + ( \iir|Mult2~388  ) + ( \iir|Mult2~776  ))
// \iir|Mult2~780  = CARRY(( \iir|Mult2~65  ) + ( \iir|Mult2~388  ) + ( \iir|Mult2~776  ))

	.dataa(!\iir|Mult2~65 ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\iir|Mult2~388 ),
	.datag(gnd),
	.cin(\iir|Mult2~776 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Mult2~779_sumout ),
	.cout(\iir|Mult2~780 ),
	.shareout());
// synopsys translate_off
defparam \iir|Mult2~779 .extended_lut = "off";
defparam \iir|Mult2~779 .lut_mask = 64'h0000FF0000005555;
defparam \iir|Mult2~779 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y9_N6
cyclonev_lcell_comb \iir|Mult2~783 (
// Equation(s):
// \iir|Mult2~783_sumout  = SUM(( \iir|Mult2~66  ) + ( \iir|Mult2~389  ) + ( \iir|Mult2~780  ))
// \iir|Mult2~784  = CARRY(( \iir|Mult2~66  ) + ( \iir|Mult2~389  ) + ( \iir|Mult2~780  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\iir|Mult2~66 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\iir|Mult2~389 ),
	.datag(gnd),
	.cin(\iir|Mult2~780 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Mult2~783_sumout ),
	.cout(\iir|Mult2~784 ),
	.shareout());
// synopsys translate_off
defparam \iir|Mult2~783 .extended_lut = "off";
defparam \iir|Mult2~783 .lut_mask = 64'h0000FF0000000F0F;
defparam \iir|Mult2~783 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y9_N9
cyclonev_lcell_comb \iir|Mult2~787 (
// Equation(s):
// \iir|Mult2~787_sumout  = SUM(( \iir|Mult2~390  ) + ( \iir|Mult2~67  ) + ( \iir|Mult2~784  ))
// \iir|Mult2~788  = CARRY(( \iir|Mult2~390  ) + ( \iir|Mult2~67  ) + ( \iir|Mult2~784  ))

	.dataa(!\iir|Mult2~390 ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\iir|Mult2~67 ),
	.datag(gnd),
	.cin(\iir|Mult2~784 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Mult2~787_sumout ),
	.cout(\iir|Mult2~788 ),
	.shareout());
// synopsys translate_off
defparam \iir|Mult2~787 .extended_lut = "off";
defparam \iir|Mult2~787 .lut_mask = 64'h0000FF0000005555;
defparam \iir|Mult2~787 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y9_N12
cyclonev_lcell_comb \iir|Mult2~719 (
// Equation(s):
// \iir|Mult2~719_sumout  = SUM(( \iir|Mult2~68  ) + ( \iir|Mult2~391  ) + ( \iir|Mult2~788  ))
// \iir|Mult2~720  = CARRY(( \iir|Mult2~68  ) + ( \iir|Mult2~391  ) + ( \iir|Mult2~788  ))

	.dataa(!\iir|Mult2~68 ),
	.datab(gnd),
	.datac(!\iir|Mult2~391 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iir|Mult2~788 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Mult2~719_sumout ),
	.cout(\iir|Mult2~720 ),
	.shareout());
// synopsys translate_off
defparam \iir|Mult2~719 .extended_lut = "off";
defparam \iir|Mult2~719 .lut_mask = 64'h0000F0F000005555;
defparam \iir|Mult2~719 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y9_N15
cyclonev_lcell_comb \iir|Mult2~5 (
// Equation(s):
// \iir|Mult2~5_sumout  = SUM(( \iir|Mult2~392  ) + ( \iir|Mult2~69  ) + ( \iir|Mult2~720  ))
// \iir|Mult2~6  = CARRY(( \iir|Mult2~392  ) + ( \iir|Mult2~69  ) + ( \iir|Mult2~720  ))

	.dataa(gnd),
	.datab(!\iir|Mult2~69 ),
	.datac(gnd),
	.datad(!\iir|Mult2~392 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iir|Mult2~720 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Mult2~5_sumout ),
	.cout(\iir|Mult2~6 ),
	.shareout());
// synopsys translate_off
defparam \iir|Mult2~5 .extended_lut = "off";
defparam \iir|Mult2~5 .lut_mask = 64'h0000CCCC000000FF;
defparam \iir|Mult2~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y9_N18
cyclonev_lcell_comb \iir|Mult2~9 (
// Equation(s):
// \iir|Mult2~9_sumout  = SUM(( \iir|Mult2~70  ) + ( \iir|Mult2~393  ) + ( \iir|Mult2~6  ))
// \iir|Mult2~10  = CARRY(( \iir|Mult2~70  ) + ( \iir|Mult2~393  ) + ( \iir|Mult2~6  ))

	.dataa(!\iir|Mult2~70 ),
	.datab(gnd),
	.datac(!\iir|Mult2~393 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iir|Mult2~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Mult2~9_sumout ),
	.cout(\iir|Mult2~10 ),
	.shareout());
// synopsys translate_off
defparam \iir|Mult2~9 .extended_lut = "off";
defparam \iir|Mult2~9 .lut_mask = 64'h0000F0F000005555;
defparam \iir|Mult2~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y9_N21
cyclonev_lcell_comb \iir|Mult2~13 (
// Equation(s):
// \iir|Mult2~13_sumout  = SUM(( \iir|Mult2~71  ) + ( \iir|Mult2~394  ) + ( \iir|Mult2~10  ))
// \iir|Mult2~14  = CARRY(( \iir|Mult2~71  ) + ( \iir|Mult2~394  ) + ( \iir|Mult2~10  ))

	.dataa(gnd),
	.datab(!\iir|Mult2~71 ),
	.datac(!\iir|Mult2~394 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iir|Mult2~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Mult2~13_sumout ),
	.cout(\iir|Mult2~14 ),
	.shareout());
// synopsys translate_off
defparam \iir|Mult2~13 .extended_lut = "off";
defparam \iir|Mult2~13 .lut_mask = 64'h0000F0F000003333;
defparam \iir|Mult2~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y9_N24
cyclonev_lcell_comb \iir|Mult2~17 (
// Equation(s):
// \iir|Mult2~17_sumout  = SUM(( \iir|Mult2~395  ) + ( \iir|Mult2~72  ) + ( \iir|Mult2~14  ))
// \iir|Mult2~18  = CARRY(( \iir|Mult2~395  ) + ( \iir|Mult2~72  ) + ( \iir|Mult2~14  ))

	.dataa(gnd),
	.datab(!\iir|Mult2~395 ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\iir|Mult2~72 ),
	.datag(gnd),
	.cin(\iir|Mult2~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Mult2~17_sumout ),
	.cout(\iir|Mult2~18 ),
	.shareout());
// synopsys translate_off
defparam \iir|Mult2~17 .extended_lut = "off";
defparam \iir|Mult2~17 .lut_mask = 64'h0000FF0000003333;
defparam \iir|Mult2~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y9_N27
cyclonev_lcell_comb \iir|Mult2~21 (
// Equation(s):
// \iir|Mult2~21_sumout  = SUM(( \iir|Mult2~396  ) + ( \iir|Mult2~73  ) + ( \iir|Mult2~18  ))
// \iir|Mult2~22  = CARRY(( \iir|Mult2~396  ) + ( \iir|Mult2~73  ) + ( \iir|Mult2~18  ))

	.dataa(!\iir|Mult2~396 ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\iir|Mult2~73 ),
	.datag(gnd),
	.cin(\iir|Mult2~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Mult2~21_sumout ),
	.cout(\iir|Mult2~22 ),
	.shareout());
// synopsys translate_off
defparam \iir|Mult2~21 .extended_lut = "off";
defparam \iir|Mult2~21 .lut_mask = 64'h0000FF0000005555;
defparam \iir|Mult2~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y9_N30
cyclonev_lcell_comb \iir|Mult2~25 (
// Equation(s):
// \iir|Mult2~25_sumout  = SUM(( \iir|Mult2~397  ) + ( \iir|Mult2~74  ) + ( \iir|Mult2~22  ))
// \iir|Mult2~26  = CARRY(( \iir|Mult2~397  ) + ( \iir|Mult2~74  ) + ( \iir|Mult2~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\iir|Mult2~74 ),
	.datad(!\iir|Mult2~397 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iir|Mult2~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Mult2~25_sumout ),
	.cout(\iir|Mult2~26 ),
	.shareout());
// synopsys translate_off
defparam \iir|Mult2~25 .extended_lut = "off";
defparam \iir|Mult2~25 .lut_mask = 64'h0000F0F0000000FF;
defparam \iir|Mult2~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y9_N33
cyclonev_lcell_comb \iir|Mult2~29 (
// Equation(s):
// \iir|Mult2~29_sumout  = SUM(( \iir|Mult2~75  ) + ( \iir|Mult2~398  ) + ( \iir|Mult2~26  ))
// \iir|Mult2~30  = CARRY(( \iir|Mult2~75  ) + ( \iir|Mult2~398  ) + ( \iir|Mult2~26  ))

	.dataa(!\iir|Mult2~75 ),
	.datab(gnd),
	.datac(!\iir|Mult2~398 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iir|Mult2~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Mult2~29_sumout ),
	.cout(\iir|Mult2~30 ),
	.shareout());
// synopsys translate_off
defparam \iir|Mult2~29 .extended_lut = "off";
defparam \iir|Mult2~29 .lut_mask = 64'h0000F0F000005555;
defparam \iir|Mult2~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y9_N36
cyclonev_lcell_comb \iir|Mult2~33 (
// Equation(s):
// \iir|Mult2~33_sumout  = SUM(( \iir|Mult2~76  ) + ( \iir|Mult2~399  ) + ( \iir|Mult2~30  ))
// \iir|Mult2~34  = CARRY(( \iir|Mult2~76  ) + ( \iir|Mult2~399  ) + ( \iir|Mult2~30  ))

	.dataa(gnd),
	.datab(!\iir|Mult2~76 ),
	.datac(!\iir|Mult2~399 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iir|Mult2~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Mult2~33_sumout ),
	.cout(\iir|Mult2~34 ),
	.shareout());
// synopsys translate_off
defparam \iir|Mult2~33 .extended_lut = "off";
defparam \iir|Mult2~33 .lut_mask = 64'h0000F0F000003333;
defparam \iir|Mult2~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y11_N6
cyclonev_lcell_comb \iir|Add1~109 (
// Equation(s):
// \iir|Add1~109_sumout  = SUM(( !\iir|Mult2~775_sumout  ) + ( \iir|Add0~105_sumout  ) + ( \iir|Add1~106  ))
// \iir|Add1~110  = CARRY(( !\iir|Mult2~775_sumout  ) + ( \iir|Add0~105_sumout  ) + ( \iir|Add1~106  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\iir|Mult2~775_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\iir|Add0~105_sumout ),
	.datag(gnd),
	.cin(\iir|Add1~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Add1~109_sumout ),
	.cout(\iir|Add1~110 ),
	.shareout());
// synopsys translate_off
defparam \iir|Add1~109 .extended_lut = "off";
defparam \iir|Add1~109 .lut_mask = 64'h0000FF000000F0F0;
defparam \iir|Add1~109 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y11_N9
cyclonev_lcell_comb \iir|Add1~113 (
// Equation(s):
// \iir|Add1~113_sumout  = SUM(( \iir|Add0~109_sumout  ) + ( !\iir|Mult2~779_sumout  ) + ( \iir|Add1~110  ))
// \iir|Add1~114  = CARRY(( \iir|Add0~109_sumout  ) + ( !\iir|Mult2~779_sumout  ) + ( \iir|Add1~110  ))

	.dataa(!\iir|Add0~109_sumout ),
	.datab(gnd),
	.datac(!\iir|Mult2~779_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iir|Add1~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Add1~113_sumout ),
	.cout(\iir|Add1~114 ),
	.shareout());
// synopsys translate_off
defparam \iir|Add1~113 .extended_lut = "off";
defparam \iir|Add1~113 .lut_mask = 64'h00000F0F00005555;
defparam \iir|Add1~113 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y11_N12
cyclonev_lcell_comb \iir|Add1~117 (
// Equation(s):
// \iir|Add1~117_sumout  = SUM(( \iir|Add0~113_sumout  ) + ( !\iir|Mult2~783_sumout  ) + ( \iir|Add1~114  ))
// \iir|Add1~118  = CARRY(( \iir|Add0~113_sumout  ) + ( !\iir|Mult2~783_sumout  ) + ( \iir|Add1~114  ))

	.dataa(!\iir|Mult2~783_sumout ),
	.datab(gnd),
	.datac(!\iir|Add0~113_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iir|Add1~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Add1~117_sumout ),
	.cout(\iir|Add1~118 ),
	.shareout());
// synopsys translate_off
defparam \iir|Add1~117 .extended_lut = "off";
defparam \iir|Add1~117 .lut_mask = 64'h0000555500000F0F;
defparam \iir|Add1~117 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y11_N15
cyclonev_lcell_comb \iir|Add1~121 (
// Equation(s):
// \iir|Add1~121_sumout  = SUM(( \iir|Add0~117_sumout  ) + ( !\iir|Mult2~787_sumout  ) + ( \iir|Add1~118  ))
// \iir|Add1~122  = CARRY(( \iir|Add0~117_sumout  ) + ( !\iir|Mult2~787_sumout  ) + ( \iir|Add1~118  ))

	.dataa(gnd),
	.datab(!\iir|Mult2~787_sumout ),
	.datac(!\iir|Add0~117_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iir|Add1~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Add1~121_sumout ),
	.cout(\iir|Add1~122 ),
	.shareout());
// synopsys translate_off
defparam \iir|Add1~121 .extended_lut = "off";
defparam \iir|Add1~121 .lut_mask = 64'h0000333300000F0F;
defparam \iir|Add1~121 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y11_N18
cyclonev_lcell_comb \iir|Add1~53 (
// Equation(s):
// \iir|Add1~53_sumout  = SUM(( \iir|Add0~49_sumout  ) + ( !\iir|Mult2~719_sumout  ) + ( \iir|Add1~122  ))
// \iir|Add1~54  = CARRY(( \iir|Add0~49_sumout  ) + ( !\iir|Mult2~719_sumout  ) + ( \iir|Add1~122  ))

	.dataa(gnd),
	.datab(!\iir|Add0~49_sumout ),
	.datac(!\iir|Mult2~719_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iir|Add1~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Add1~53_sumout ),
	.cout(\iir|Add1~54 ),
	.shareout());
// synopsys translate_off
defparam \iir|Add1~53 .extended_lut = "off";
defparam \iir|Add1~53 .lut_mask = 64'h00000F0F00003333;
defparam \iir|Add1~53 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y11_N21
cyclonev_lcell_comb \iir|Add1~21 (
// Equation(s):
// \iir|Add1~21_sumout  = SUM(( !\iir|Mult2~5_sumout  ) + ( \iir|Add0~17_sumout  ) + ( \iir|Add1~54  ))
// \iir|Add1~22  = CARRY(( !\iir|Mult2~5_sumout  ) + ( \iir|Add0~17_sumout  ) + ( \iir|Add1~54  ))

	.dataa(!\iir|Mult2~5_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\iir|Add0~17_sumout ),
	.datag(gnd),
	.cin(\iir|Add1~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Add1~21_sumout ),
	.cout(\iir|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \iir|Add1~21 .extended_lut = "off";
defparam \iir|Add1~21 .lut_mask = 64'h0000FF000000AAAA;
defparam \iir|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y11_N24
cyclonev_lcell_comb \iir|Add1~25 (
// Equation(s):
// \iir|Add1~25_sumout  = SUM(( \iir|Add0~21_sumout  ) + ( !\iir|Mult2~9_sumout  ) + ( \iir|Add1~22  ))
// \iir|Add1~26  = CARRY(( \iir|Add0~21_sumout  ) + ( !\iir|Mult2~9_sumout  ) + ( \iir|Add1~22  ))

	.dataa(!\iir|Mult2~9_sumout ),
	.datab(gnd),
	.datac(!\iir|Add0~21_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iir|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Add1~25_sumout ),
	.cout(\iir|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \iir|Add1~25 .extended_lut = "off";
defparam \iir|Add1~25 .lut_mask = 64'h0000555500000F0F;
defparam \iir|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y11_N27
cyclonev_lcell_comb \iir|Add1~29 (
// Equation(s):
// \iir|Add1~29_sumout  = SUM(( \iir|Add0~25_sumout  ) + ( !\iir|Mult2~13_sumout  ) + ( \iir|Add1~26  ))
// \iir|Add1~30  = CARRY(( \iir|Add0~25_sumout  ) + ( !\iir|Mult2~13_sumout  ) + ( \iir|Add1~26  ))

	.dataa(gnd),
	.datab(!\iir|Mult2~13_sumout ),
	.datac(!\iir|Add0~25_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iir|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Add1~29_sumout ),
	.cout(\iir|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \iir|Add1~29 .extended_lut = "off";
defparam \iir|Add1~29 .lut_mask = 64'h0000333300000F0F;
defparam \iir|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y11_N30
cyclonev_lcell_comb \iir|Add1~33 (
// Equation(s):
// \iir|Add1~33_sumout  = SUM(( !\iir|Mult2~17_sumout  ) + ( \iir|Add0~29_sumout  ) + ( \iir|Add1~30  ))
// \iir|Add1~34  = CARRY(( !\iir|Mult2~17_sumout  ) + ( \iir|Add0~29_sumout  ) + ( \iir|Add1~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\iir|Mult2~17_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\iir|Add0~29_sumout ),
	.datag(gnd),
	.cin(\iir|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Add1~33_sumout ),
	.cout(\iir|Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \iir|Add1~33 .extended_lut = "off";
defparam \iir|Add1~33 .lut_mask = 64'h0000FF000000F0F0;
defparam \iir|Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y11_N33
cyclonev_lcell_comb \iir|Add1~37 (
// Equation(s):
// \iir|Add1~37_sumout  = SUM(( \iir|Add0~33_sumout  ) + ( !\iir|Mult2~21_sumout  ) + ( \iir|Add1~34  ))
// \iir|Add1~38  = CARRY(( \iir|Add0~33_sumout  ) + ( !\iir|Mult2~21_sumout  ) + ( \iir|Add1~34  ))

	.dataa(gnd),
	.datab(!\iir|Add0~33_sumout ),
	.datac(!\iir|Mult2~21_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iir|Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Add1~37_sumout ),
	.cout(\iir|Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \iir|Add1~37 .extended_lut = "off";
defparam \iir|Add1~37 .lut_mask = 64'h00000F0F00003333;
defparam \iir|Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y11_N36
cyclonev_lcell_comb \iir|Add1~41 (
// Equation(s):
// \iir|Add1~41_sumout  = SUM(( \iir|Add0~37_sumout  ) + ( !\iir|Mult2~25_sumout  ) + ( \iir|Add1~38  ))
// \iir|Add1~42  = CARRY(( \iir|Add0~37_sumout  ) + ( !\iir|Mult2~25_sumout  ) + ( \iir|Add1~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\iir|Mult2~25_sumout ),
	.datad(!\iir|Add0~37_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iir|Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Add1~41_sumout ),
	.cout(\iir|Add1~42 ),
	.shareout());
// synopsys translate_off
defparam \iir|Add1~41 .extended_lut = "off";
defparam \iir|Add1~41 .lut_mask = 64'h00000F0F000000FF;
defparam \iir|Add1~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y11_N39
cyclonev_lcell_comb \iir|Add1~45 (
// Equation(s):
// \iir|Add1~45_sumout  = SUM(( \iir|Add0~41_sumout  ) + ( !\iir|Mult2~29_sumout  ) + ( \iir|Add1~42  ))
// \iir|Add1~46  = CARRY(( \iir|Add0~41_sumout  ) + ( !\iir|Mult2~29_sumout  ) + ( \iir|Add1~42  ))

	.dataa(!\iir|Add0~41_sumout ),
	.datab(!\iir|Mult2~29_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iir|Add1~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Add1~45_sumout ),
	.cout(\iir|Add1~46 ),
	.shareout());
// synopsys translate_off
defparam \iir|Add1~45 .extended_lut = "off";
defparam \iir|Add1~45 .lut_mask = 64'h0000333300005555;
defparam \iir|Add1~45 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y11_N42
cyclonev_lcell_comb \iir|Add1~49 (
// Equation(s):
// \iir|Add1~49_sumout  = SUM(( !\iir|Mult2~33_sumout  ) + ( \iir|Add0~45_sumout  ) + ( \iir|Add1~46  ))
// \iir|Add1~50  = CARRY(( !\iir|Mult2~33_sumout  ) + ( \iir|Add0~45_sumout  ) + ( \iir|Add1~46  ))

	.dataa(gnd),
	.datab(!\iir|Add0~45_sumout ),
	.datac(gnd),
	.datad(!\iir|Mult2~33_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iir|Add1~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Add1~49_sumout ),
	.cout(\iir|Add1~50 ),
	.shareout());
// synopsys translate_off
defparam \iir|Add1~49 .extended_lut = "off";
defparam \iir|Add1~49 .lut_mask = 64'h0000CCCC0000FF00;
defparam \iir|Add1~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y11_N39
cyclonev_lcell_comb \iir|add_cast[33]~8 (
// Equation(s):
// \iir|add_cast[33]~8_combout  = ( \iir|Add1~1_sumout  & ( (\iir|Equal3~0_combout  & \iir|Add1~49_sumout ) ) ) # ( !\iir|Add1~1_sumout  & ( (!\iir|Equal2~0_combout ) # (\iir|Add1~49_sumout ) ) )

	.dataa(!\iir|Equal2~0_combout ),
	.datab(!\iir|Equal3~0_combout ),
	.datac(!\iir|Add1~49_sumout ),
	.datad(gnd),
	.datae(!\iir|Add1~1_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\iir|add_cast[33]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \iir|add_cast[33]~8 .extended_lut = "off";
defparam \iir|add_cast[33]~8 .lut_mask = 64'hAFAF0303AFAF0303;
defparam \iir|add_cast[33]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y10_N42
cyclonev_lcell_comb \iir|add_cast[32]~7 (
// Equation(s):
// \iir|add_cast[32]~7_combout  = ( \iir|Equal3~0_combout  & ( ((!\iir|Add1~1_sumout  & !\iir|Equal2~0_combout )) # (\iir|Add1~45_sumout ) ) ) # ( !\iir|Equal3~0_combout  & ( (!\iir|Add1~1_sumout  & ((!\iir|Equal2~0_combout ) # (\iir|Add1~45_sumout ))) ) )

	.dataa(!\iir|Add1~1_sumout ),
	.datab(!\iir|Equal2~0_combout ),
	.datac(!\iir|Add1~45_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\iir|Equal3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\iir|add_cast[32]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \iir|add_cast[32]~7 .extended_lut = "off";
defparam \iir|add_cast[32]~7 .lut_mask = 64'h8A8A8A8A8F8F8F8F;
defparam \iir|add_cast[32]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y10_N44
dffeas \iir|delay_section1[0][29]~_Duplicate_2 (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\iir|add_cast[32]~7_combout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iir|delay_section1[0][29]~_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \iir|delay_section1[0][29]~_Duplicate_2 .is_wysiwyg = "true";
defparam \iir|delay_section1[0][29]~_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y10_N57
cyclonev_lcell_comb \iir|add_cast[31]~6 (
// Equation(s):
// \iir|add_cast[31]~6_combout  = ( \iir|Add1~41_sumout  & ( (!\iir|Add1~1_sumout ) # (\iir|Equal3~0_combout ) ) ) # ( !\iir|Add1~41_sumout  & ( (!\iir|Add1~1_sumout  & !\iir|Equal2~0_combout ) ) )

	.dataa(!\iir|Add1~1_sumout ),
	.datab(!\iir|Equal2~0_combout ),
	.datac(!\iir|Equal3~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\iir|Add1~41_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\iir|add_cast[31]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \iir|add_cast[31]~6 .extended_lut = "off";
defparam \iir|add_cast[31]~6 .lut_mask = 64'h88888888AFAFAFAF;
defparam \iir|add_cast[31]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y10_N54
cyclonev_lcell_comb \iir|add_cast[30]~5 (
// Equation(s):
// \iir|add_cast[30]~5_combout  = ( \iir|Equal3~0_combout  & ( ((!\iir|Add1~1_sumout  & !\iir|Equal2~0_combout )) # (\iir|Add1~37_sumout ) ) ) # ( !\iir|Equal3~0_combout  & ( (!\iir|Add1~1_sumout  & ((!\iir|Equal2~0_combout ) # (\iir|Add1~37_sumout ))) ) )

	.dataa(!\iir|Add1~1_sumout ),
	.datab(!\iir|Equal2~0_combout ),
	.datac(!\iir|Add1~37_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\iir|Equal3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\iir|add_cast[30]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \iir|add_cast[30]~5 .extended_lut = "off";
defparam \iir|add_cast[30]~5 .lut_mask = 64'h8A8A8A8A8F8F8F8F;
defparam \iir|add_cast[30]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y10_N56
dffeas \iir|delay_section1[0][27]~_Duplicate_2 (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\iir|add_cast[30]~5_combout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iir|delay_section1[0][27]~_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \iir|delay_section1[0][27]~_Duplicate_2 .is_wysiwyg = "true";
defparam \iir|delay_section1[0][27]~_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y12_N42
cyclonev_lcell_comb \iir|add_cast[29]~4 (
// Equation(s):
// \iir|add_cast[29]~4_combout  = ( \iir|Add1~33_sumout  & ( (!\iir|Add1~1_sumout ) # (\iir|Equal3~0_combout ) ) ) # ( !\iir|Add1~33_sumout  & ( (!\iir|Add1~1_sumout  & !\iir|Equal2~0_combout ) ) )

	.dataa(!\iir|Add1~1_sumout ),
	.datab(!\iir|Equal2~0_combout ),
	.datac(gnd),
	.datad(!\iir|Equal3~0_combout ),
	.datae(gnd),
	.dataf(!\iir|Add1~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\iir|add_cast[29]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \iir|add_cast[29]~4 .extended_lut = "off";
defparam \iir|add_cast[29]~4 .lut_mask = 64'h88888888AAFFAAFF;
defparam \iir|add_cast[29]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y12_N9
cyclonev_lcell_comb \iir|delay_section1[0][26]~_Duplicate_2feeder (
// Equation(s):
// \iir|delay_section1[0][26]~_Duplicate_2feeder_combout  = ( \iir|add_cast[29]~4_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\iir|add_cast[29]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\iir|delay_section1[0][26]~_Duplicate_2feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \iir|delay_section1[0][26]~_Duplicate_2feeder .extended_lut = "off";
defparam \iir|delay_section1[0][26]~_Duplicate_2feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \iir|delay_section1[0][26]~_Duplicate_2feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y12_N11
dffeas \iir|delay_section1[0][26]~_Duplicate_2 (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\iir|delay_section1[0][26]~_Duplicate_2feeder_combout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iir|delay_section1[0][26]~_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \iir|delay_section1[0][26]~_Duplicate_2 .is_wysiwyg = "true";
defparam \iir|delay_section1[0][26]~_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y10_N51
cyclonev_lcell_comb \iir|add_cast[28]~3 (
// Equation(s):
// \iir|add_cast[28]~3_combout  = ( \iir|Add1~29_sumout  & ( (!\iir|Add1~1_sumout ) # (\iir|Equal3~0_combout ) ) ) # ( !\iir|Add1~29_sumout  & ( (!\iir|Add1~1_sumout  & !\iir|Equal2~0_combout ) ) )

	.dataa(!\iir|Add1~1_sumout ),
	.datab(gnd),
	.datac(!\iir|Equal3~0_combout ),
	.datad(!\iir|Equal2~0_combout ),
	.datae(gnd),
	.dataf(!\iir|Add1~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\iir|add_cast[28]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \iir|add_cast[28]~3 .extended_lut = "off";
defparam \iir|add_cast[28]~3 .lut_mask = 64'hAA00AA00AFAFAFAF;
defparam \iir|add_cast[28]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y10_N53
dffeas \iir|delay_section1[0][25]~_Duplicate_2 (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\iir|add_cast[28]~3_combout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iir|delay_section1[0][25]~_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \iir|delay_section1[0][25]~_Duplicate_2 .is_wysiwyg = "true";
defparam \iir|delay_section1[0][25]~_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y10_N45
cyclonev_lcell_comb \iir|add_cast[27]~2 (
// Equation(s):
// \iir|add_cast[27]~2_combout  = ( \iir|Add1~25_sumout  & ( (!\iir|Add1~1_sumout ) # (\iir|Equal3~0_combout ) ) ) # ( !\iir|Add1~25_sumout  & ( (!\iir|Add1~1_sumout  & !\iir|Equal2~0_combout ) ) )

	.dataa(!\iir|Add1~1_sumout ),
	.datab(!\iir|Equal2~0_combout ),
	.datac(!\iir|Equal3~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\iir|Add1~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\iir|add_cast[27]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \iir|add_cast[27]~2 .extended_lut = "off";
defparam \iir|add_cast[27]~2 .lut_mask = 64'h88888888AFAFAFAF;
defparam \iir|add_cast[27]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y10_N47
dffeas \iir|delay_section1[0][24]~_Duplicate_2 (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\iir|add_cast[27]~2_combout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iir|delay_section1[0][24]~_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \iir|delay_section1[0][24]~_Duplicate_2 .is_wysiwyg = "true";
defparam \iir|delay_section1[0][24]~_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y11_N18
cyclonev_lcell_comb \iir|add_cast[26]~1 (
// Equation(s):
// \iir|add_cast[26]~1_combout  = ( \iir|Equal3~0_combout  & ( ((!\iir|Add1~1_sumout  & !\iir|Equal2~0_combout )) # (\iir|Add1~21_sumout ) ) ) # ( !\iir|Equal3~0_combout  & ( (!\iir|Add1~1_sumout  & ((!\iir|Equal2~0_combout ) # (\iir|Add1~21_sumout ))) ) )

	.dataa(!\iir|Add1~1_sumout ),
	.datab(!\iir|Add1~21_sumout ),
	.datac(!\iir|Equal2~0_combout ),
	.datad(gnd),
	.datae(!\iir|Equal3~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\iir|add_cast[26]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \iir|add_cast[26]~1 .extended_lut = "off";
defparam \iir|add_cast[26]~1 .lut_mask = 64'hA2A2B3B3A2A2B3B3;
defparam \iir|add_cast[26]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y12_N36
cyclonev_lcell_comb \iir|add_cast[25]~0 (
// Equation(s):
// \iir|add_cast[25]~0_combout  = ( \iir|Equal2~0_combout  & ( \iir|Add1~1_sumout  & ( (\iir|Equal3~0_combout  & \iir|Add1~53_sumout ) ) ) ) # ( !\iir|Equal2~0_combout  & ( \iir|Add1~1_sumout  & ( (\iir|Equal3~0_combout  & \iir|Add1~53_sumout ) ) ) ) # ( 
// \iir|Equal2~0_combout  & ( !\iir|Add1~1_sumout  & ( \iir|Add1~53_sumout  ) ) ) # ( !\iir|Equal2~0_combout  & ( !\iir|Add1~1_sumout  ) )

	.dataa(gnd),
	.datab(!\iir|Equal3~0_combout ),
	.datac(!\iir|Add1~53_sumout ),
	.datad(gnd),
	.datae(!\iir|Equal2~0_combout ),
	.dataf(!\iir|Add1~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\iir|add_cast[25]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \iir|add_cast[25]~0 .extended_lut = "off";
defparam \iir|add_cast[25]~0 .lut_mask = 64'hFFFF0F0F03030303;
defparam \iir|add_cast[25]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y12_N13
dffeas \iir|delay_section1[0][22]~_Duplicate_2 (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\iir|add_cast[25]~0_combout ),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iir|delay_section1[0][22]~_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \iir|delay_section1[0][22]~_Duplicate_2 .is_wysiwyg = "true";
defparam \iir|delay_section1[0][22]~_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y10_N48
cyclonev_lcell_comb \iir|add_cast[24]~9 (
// Equation(s):
// \iir|add_cast[24]~9_combout  = ( \iir|Add1~121_sumout  & ( (!\iir|Add1~1_sumout ) # (\iir|Equal3~0_combout ) ) ) # ( !\iir|Add1~121_sumout  & ( (!\iir|Add1~1_sumout  & !\iir|Equal2~0_combout ) ) )

	.dataa(!\iir|Add1~1_sumout ),
	.datab(!\iir|Equal3~0_combout ),
	.datac(!\iir|Equal2~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\iir|Add1~121_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\iir|add_cast[24]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \iir|add_cast[24]~9 .extended_lut = "off";
defparam \iir|add_cast[24]~9 .lut_mask = 64'hA0A0A0A0BBBBBBBB;
defparam \iir|add_cast[24]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y13_N39
cyclonev_lcell_comb \iir|Mult1~5 (
// Equation(s):
// \iir|Mult1~5_sumout  = SUM(( \iir|Mult1~84  ) + ( \iir|Mult1~408  ) + ( \iir|Mult1~42  ))
// \iir|Mult1~6  = CARRY(( \iir|Mult1~84  ) + ( \iir|Mult1~408  ) + ( \iir|Mult1~42  ))

	.dataa(!\iir|Mult1~84 ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\iir|Mult1~408 ),
	.datag(gnd),
	.cin(\iir|Mult1~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Mult1~5_sumout ),
	.cout(\iir|Mult1~6 ),
	.shareout());
// synopsys translate_off
defparam \iir|Mult1~5 .extended_lut = "off";
defparam \iir|Mult1~5 .lut_mask = 64'h0000FF0000005555;
defparam \iir|Mult1~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y13_N45
cyclonev_lcell_comb \iir|Add0~9 (
// Equation(s):
// \iir|Add0~9_sumout  = SUM(( !\iir|mul_temp [30] $ (\iir|Mult1~5_sumout ) ) + ( \iir|Add0~47  ) + ( \iir|Add0~46  ))
// \iir|Add0~10  = CARRY(( !\iir|mul_temp [30] $ (\iir|Mult1~5_sumout ) ) + ( \iir|Add0~47  ) + ( \iir|Add0~46  ))
// \iir|Add0~11  = SHARE((\iir|mul_temp [30] & !\iir|Mult1~5_sumout ))

	.dataa(gnd),
	.datab(!\iir|mul_temp [30]),
	.datac(!\iir|Mult1~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iir|Add0~46 ),
	.sharein(\iir|Add0~47 ),
	.combout(),
	.sumout(\iir|Add0~9_sumout ),
	.cout(\iir|Add0~10 ),
	.shareout(\iir|Add0~11 ));
// synopsys translate_off
defparam \iir|Add0~9 .extended_lut = "off";
defparam \iir|Add0~9 .lut_mask = 64'h000030300000C3C3;
defparam \iir|Add0~9 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X52_Y13_N48
cyclonev_lcell_comb \iir|Add0~13 (
// Equation(s):
// \iir|Add0~13_sumout  = SUM(( !\iir|mul_temp [30] $ (\iir|Mult1~9_sumout ) ) + ( \iir|Add0~11  ) + ( \iir|Add0~10  ))
// \iir|Add0~14  = CARRY(( !\iir|mul_temp [30] $ (\iir|Mult1~9_sumout ) ) + ( \iir|Add0~11  ) + ( \iir|Add0~10  ))
// \iir|Add0~15  = SHARE((\iir|mul_temp [30] & !\iir|Mult1~9_sumout ))

	.dataa(gnd),
	.datab(!\iir|mul_temp [30]),
	.datac(gnd),
	.datad(!\iir|Mult1~9_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iir|Add0~10 ),
	.sharein(\iir|Add0~11 ),
	.combout(),
	.sumout(\iir|Add0~13_sumout ),
	.cout(\iir|Add0~14 ),
	.shareout(\iir|Add0~15 ));
// synopsys translate_off
defparam \iir|Add0~13 .extended_lut = "off";
defparam \iir|Add0~13 .lut_mask = 64'h000033000000CC33;
defparam \iir|Add0~13 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X53_Y9_N39
cyclonev_lcell_comb \iir|Mult2~1 (
// Equation(s):
// \iir|Mult2~1_sumout  = SUM(( \iir|Mult2~400  ) + ( \iir|Mult2~76  ) + ( \iir|Mult2~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\iir|Mult2~76 ),
	.datad(!\iir|Mult2~400 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iir|Mult2~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Mult2~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \iir|Mult2~1 .extended_lut = "off";
defparam \iir|Mult2~1 .lut_mask = 64'h0000F0F0000000FF;
defparam \iir|Mult2~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y11_N45
cyclonev_lcell_comb \iir|Add1~13 (
// Equation(s):
// \iir|Add1~13_sumout  = SUM(( \iir|Add0~9_sumout  ) + ( !\iir|Mult2~1_sumout  ) + ( \iir|Add1~50  ))
// \iir|Add1~14  = CARRY(( \iir|Add0~9_sumout  ) + ( !\iir|Mult2~1_sumout  ) + ( \iir|Add1~50  ))

	.dataa(!\iir|Add0~9_sumout ),
	.datab(gnd),
	.datac(!\iir|Mult2~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iir|Add1~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Add1~13_sumout ),
	.cout(\iir|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \iir|Add1~13 .extended_lut = "off";
defparam \iir|Add1~13 .lut_mask = 64'h00000F0F00005555;
defparam \iir|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y11_N48
cyclonev_lcell_comb \iir|Add1~17 (
// Equation(s):
// \iir|Add1~17_sumout  = SUM(( \iir|Add0~13_sumout  ) + ( !\iir|Mult2~1_sumout  ) + ( \iir|Add1~14  ))
// \iir|Add1~18  = CARRY(( \iir|Add0~13_sumout  ) + ( !\iir|Mult2~1_sumout  ) + ( \iir|Add1~14  ))

	.dataa(gnd),
	.datab(!\iir|Add0~13_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\iir|Mult2~1_sumout ),
	.datag(gnd),
	.cin(\iir|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Add1~17_sumout ),
	.cout(\iir|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \iir|Add1~17 .extended_lut = "off";
defparam \iir|Add1~17 .lut_mask = 64'h000000FF00003333;
defparam \iir|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y11_N51
cyclonev_lcell_comb \iir|Add1~9 (
// Equation(s):
// \iir|Add1~9_sumout  = SUM(( \iir|Add0~5_sumout  ) + ( !\iir|Mult2~1_sumout  ) + ( \iir|Add1~18  ))
// \iir|Add1~10  = CARRY(( \iir|Add0~5_sumout  ) + ( !\iir|Mult2~1_sumout  ) + ( \iir|Add1~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\iir|Add0~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\iir|Mult2~1_sumout ),
	.datag(gnd),
	.cin(\iir|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Add1~9_sumout ),
	.cout(\iir|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \iir|Add1~9 .extended_lut = "off";
defparam \iir|Add1~9 .lut_mask = 64'h000000FF00000F0F;
defparam \iir|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y11_N54
cyclonev_lcell_comb \iir|Add1~5 (
// Equation(s):
// \iir|Add1~5_sumout  = SUM(( \iir|Add0~1_sumout  ) + ( !\iir|Mult2~1_sumout  ) + ( \iir|Add1~10  ))
// \iir|Add1~6  = CARRY(( \iir|Add0~1_sumout  ) + ( !\iir|Mult2~1_sumout  ) + ( \iir|Add1~10  ))

	.dataa(!\iir|Add0~1_sumout ),
	.datab(!\iir|Mult2~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iir|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Add1~5_sumout ),
	.cout(\iir|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \iir|Add1~5 .extended_lut = "off";
defparam \iir|Add1~5 .lut_mask = 64'h0000333300005555;
defparam \iir|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y11_N24
cyclonev_lcell_comb \iir|Equal2~0 (
// Equation(s):
// \iir|Equal2~0_combout  = ( !\iir|Add1~5_sumout  & ( !\iir|Add1~13_sumout  & ( (!\iir|Add1~17_sumout  & !\iir|Add1~9_sumout ) ) ) )

	.dataa(gnd),
	.datab(!\iir|Add1~17_sumout ),
	.datac(!\iir|Add1~9_sumout ),
	.datad(gnd),
	.datae(!\iir|Add1~5_sumout ),
	.dataf(!\iir|Add1~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\iir|Equal2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \iir|Equal2~0 .extended_lut = "off";
defparam \iir|Equal2~0 .lut_mask = 64'hC0C0000000000000;
defparam \iir|Equal2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y11_N12
cyclonev_lcell_comb \iir|add_cast[23]~26 (
// Equation(s):
// \iir|add_cast[23]~26_combout  = ( \iir|Add1~1_sumout  & ( (\iir|Equal3~0_combout  & \iir|Add1~117_sumout ) ) ) # ( !\iir|Add1~1_sumout  & ( (!\iir|Equal2~0_combout ) # (\iir|Add1~117_sumout ) ) )

	.dataa(gnd),
	.datab(!\iir|Equal3~0_combout ),
	.datac(!\iir|Equal2~0_combout ),
	.datad(!\iir|Add1~117_sumout ),
	.datae(!\iir|Add1~1_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\iir|add_cast[23]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \iir|add_cast[23]~26 .extended_lut = "off";
defparam \iir|add_cast[23]~26 .lut_mask = 64'hF0FF0033F0FF0033;
defparam \iir|add_cast[23]~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y13_N42
cyclonev_lcell_comb \iir|Mult1~9 (
// Equation(s):
// \iir|Mult1~9_sumout  = SUM(( \iir|Mult1~84  ) + ( \iir|Mult1~409  ) + ( \iir|Mult1~6  ))
// \iir|Mult1~10  = CARRY(( \iir|Mult1~84  ) + ( \iir|Mult1~409  ) + ( \iir|Mult1~6  ))

	.dataa(!\iir|Mult1~84 ),
	.datab(gnd),
	.datac(!\iir|Mult1~409 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iir|Mult1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Mult1~9_sumout ),
	.cout(\iir|Mult1~10 ),
	.shareout());
// synopsys translate_off
defparam \iir|Mult1~9 .extended_lut = "off";
defparam \iir|Mult1~9 .lut_mask = 64'h0000F0F000005555;
defparam \iir|Mult1~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y13_N51
cyclonev_lcell_comb \iir|Add0~5 (
// Equation(s):
// \iir|Add0~5_sumout  = SUM(( !\iir|Mult1~1_sumout  $ (\iir|mul_temp [30]) ) + ( \iir|Add0~15  ) + ( \iir|Add0~14  ))
// \iir|Add0~6  = CARRY(( !\iir|Mult1~1_sumout  $ (\iir|mul_temp [30]) ) + ( \iir|Add0~15  ) + ( \iir|Add0~14  ))
// \iir|Add0~7  = SHARE((!\iir|Mult1~1_sumout  & \iir|mul_temp [30]))

	.dataa(!\iir|Mult1~1_sumout ),
	.datab(!\iir|mul_temp [30]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iir|Add0~14 ),
	.sharein(\iir|Add0~15 ),
	.combout(),
	.sumout(\iir|Add0~5_sumout ),
	.cout(\iir|Add0~6 ),
	.shareout(\iir|Add0~7 ));
// synopsys translate_off
defparam \iir|Add0~5 .extended_lut = "off";
defparam \iir|Add0~5 .lut_mask = 64'h0000222200009999;
defparam \iir|Add0~5 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X51_Y11_N57
cyclonev_lcell_comb \iir|Equal3~0 (
// Equation(s):
// \iir|Equal3~0_combout  = ( \iir|Add1~5_sumout  & ( \iir|Add1~13_sumout  & ( (\iir|Add1~9_sumout  & \iir|Add1~17_sumout ) ) ) )

	.dataa(!\iir|Add1~9_sumout ),
	.datab(gnd),
	.datac(!\iir|Add1~17_sumout ),
	.datad(gnd),
	.datae(!\iir|Add1~5_sumout ),
	.dataf(!\iir|Add1~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\iir|Equal3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \iir|Equal3~0 .extended_lut = "off";
defparam \iir|Equal3~0 .lut_mask = 64'h0000000000000505;
defparam \iir|Equal3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y11_N24
cyclonev_lcell_comb \iir|add_cast[22]~25 (
// Equation(s):
// \iir|add_cast[22]~25_combout  = (!\iir|Add1~1_sumout  & (((!\iir|Equal2~0_combout ) # (\iir|Add1~113_sumout )))) # (\iir|Add1~1_sumout  & (\iir|Equal3~0_combout  & (\iir|Add1~113_sumout )))

	.dataa(!\iir|Equal3~0_combout ),
	.datab(!\iir|Add1~1_sumout ),
	.datac(!\iir|Add1~113_sumout ),
	.datad(!\iir|Equal2~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\iir|add_cast[22]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \iir|add_cast[22]~25 .extended_lut = "off";
defparam \iir|add_cast[22]~25 .lut_mask = 64'hCD0DCD0DCD0DCD0D;
defparam \iir|add_cast[22]~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y11_N26
dffeas \iir|delay_section1[0][19]~_Duplicate_2 (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\iir|add_cast[22]~25_combout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iir|delay_section1[0][19]~_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \iir|delay_section1[0][19]~_Duplicate_2 .is_wysiwyg = "true";
defparam \iir|delay_section1[0][19]~_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y11_N30
cyclonev_lcell_comb \iir|add_cast[21]~24 (
// Equation(s):
// \iir|add_cast[21]~24_combout  = ( \iir|Equal3~0_combout  & ( ((!\iir|Add1~1_sumout  & !\iir|Equal2~0_combout )) # (\iir|Add1~109_sumout ) ) ) # ( !\iir|Equal3~0_combout  & ( (!\iir|Add1~1_sumout  & ((!\iir|Equal2~0_combout ) # (\iir|Add1~109_sumout ))) ) 
// )

	.dataa(!\iir|Add1~1_sumout ),
	.datab(!\iir|Add1~109_sumout ),
	.datac(!\iir|Equal2~0_combout ),
	.datad(gnd),
	.datae(!\iir|Equal3~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\iir|add_cast[21]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \iir|add_cast[21]~24 .extended_lut = "off";
defparam \iir|add_cast[21]~24 .lut_mask = 64'hA2A2B3B3A2A2B3B3;
defparam \iir|add_cast[21]~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y13_N45
cyclonev_lcell_comb \iir|Mult1~1 (
// Equation(s):
// \iir|Mult1~1_sumout  = SUM(( \iir|Mult1~84  ) + ( \iir|Mult1~410  ) + ( \iir|Mult1~10  ))

	.dataa(!\iir|Mult1~84 ),
	.datab(gnd),
	.datac(!\iir|Mult1~410 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iir|Mult1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Mult1~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \iir|Mult1~1 .extended_lut = "off";
defparam \iir|Mult1~1 .lut_mask = 64'h0000F0F000005555;
defparam \iir|Mult1~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y13_N54
cyclonev_lcell_comb \iir|Add0~1 (
// Equation(s):
// \iir|Add0~1_sumout  = SUM(( !\iir|mul_temp [30] $ (\iir|Mult1~1_sumout ) ) + ( \iir|Add0~7  ) + ( \iir|Add0~6  ))

	.dataa(gnd),
	.datab(!\iir|mul_temp [30]),
	.datac(!\iir|Mult1~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iir|Add0~6 ),
	.sharein(\iir|Add0~7 ),
	.combout(),
	.sumout(\iir|Add0~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \iir|Add0~1 .extended_lut = "off";
defparam \iir|Add0~1 .lut_mask = 64'h000000000000C3C3;
defparam \iir|Add0~1 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X52_Y11_N57
cyclonev_lcell_comb \iir|Add1~1 (
// Equation(s):
// \iir|Add1~1_sumout  = SUM(( \iir|Add0~1_sumout  ) + ( !\iir|Mult2~1_sumout  ) + ( \iir|Add1~6  ))

	.dataa(!\iir|Add0~1_sumout ),
	.datab(gnd),
	.datac(!\iir|Mult2~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iir|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Add1~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \iir|Add1~1 .extended_lut = "off";
defparam \iir|Add1~1 .lut_mask = 64'h00000F0F00005555;
defparam \iir|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y12_N30
cyclonev_lcell_comb \iir|Add2~129 (
// Equation(s):
// \iir|Add2~129_sumout  = SUM(( (!\iir|Add1~1_sumout  & (((!\iir|Equal2~0_combout ) # (\iir|Add1~141_sumout )))) # (\iir|Add1~1_sumout  & (\iir|Equal3~0_combout  & ((\iir|Add1~141_sumout )))) ) + ( \iir|delay_section1[0][0]~_Duplicate_2DUPLICATE_q  ) + ( 
// !VCC ))
// \iir|Add2~130  = CARRY(( (!\iir|Add1~1_sumout  & (((!\iir|Equal2~0_combout ) # (\iir|Add1~141_sumout )))) # (\iir|Add1~1_sumout  & (\iir|Equal3~0_combout  & ((\iir|Add1~141_sumout )))) ) + ( \iir|delay_section1[0][0]~_Duplicate_2DUPLICATE_q  ) + ( !VCC ))

	.dataa(!\iir|Equal3~0_combout ),
	.datab(!\iir|Add1~1_sumout ),
	.datac(!\iir|Equal2~0_combout ),
	.datad(!\iir|Add1~141_sumout ),
	.datae(gnd),
	.dataf(!\iir|delay_section1[0][0]~_Duplicate_2DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Add2~129_sumout ),
	.cout(\iir|Add2~130 ),
	.shareout());
// synopsys translate_off
defparam \iir|Add2~129 .extended_lut = "off";
defparam \iir|Add2~129 .lut_mask = 64'h0000FF000000C0DD;
defparam \iir|Add2~129 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y12_N33
cyclonev_lcell_comb \iir|Add2~125 (
// Equation(s):
// \iir|Add2~125_sumout  = SUM(( (!\iir|Add1~1_sumout  & (((!\iir|Equal2~0_combout ) # (\iir|Add1~133_sumout )))) # (\iir|Add1~1_sumout  & (\iir|Equal3~0_combout  & ((\iir|Add1~133_sumout )))) ) + ( \iir|delay_section1[0][1]~_Duplicate_2_q  ) + ( 
// \iir|Add2~130  ))
// \iir|Add2~126  = CARRY(( (!\iir|Add1~1_sumout  & (((!\iir|Equal2~0_combout ) # (\iir|Add1~133_sumout )))) # (\iir|Add1~1_sumout  & (\iir|Equal3~0_combout  & ((\iir|Add1~133_sumout )))) ) + ( \iir|delay_section1[0][1]~_Duplicate_2_q  ) + ( \iir|Add2~130  
// ))

	.dataa(!\iir|Equal3~0_combout ),
	.datab(!\iir|Add1~1_sumout ),
	.datac(!\iir|Equal2~0_combout ),
	.datad(!\iir|Add1~133_sumout ),
	.datae(gnd),
	.dataf(!\iir|delay_section1[0][1]~_Duplicate_2_q ),
	.datag(gnd),
	.cin(\iir|Add2~130 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Add2~125_sumout ),
	.cout(\iir|Add2~126 ),
	.shareout());
// synopsys translate_off
defparam \iir|Add2~125 .extended_lut = "off";
defparam \iir|Add2~125 .lut_mask = 64'h0000FF000000C0DD;
defparam \iir|Add2~125 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y12_N36
cyclonev_lcell_comb \iir|Add2~121 (
// Equation(s):
// \iir|Add2~121_sumout  = SUM(( \iir|delay_section1[0][2]~_Duplicate_2_q  ) + ( (!\iir|Add1~1_sumout  & (((!\iir|Equal2~0_combout ) # (\iir|Add1~129_sumout )))) # (\iir|Add1~1_sumout  & (\iir|Equal3~0_combout  & ((\iir|Add1~129_sumout )))) ) + ( 
// \iir|Add2~126  ))
// \iir|Add2~122  = CARRY(( \iir|delay_section1[0][2]~_Duplicate_2_q  ) + ( (!\iir|Add1~1_sumout  & (((!\iir|Equal2~0_combout ) # (\iir|Add1~129_sumout )))) # (\iir|Add1~1_sumout  & (\iir|Equal3~0_combout  & ((\iir|Add1~129_sumout )))) ) + ( \iir|Add2~126  
// ))

	.dataa(!\iir|Equal3~0_combout ),
	.datab(!\iir|Add1~1_sumout ),
	.datac(!\iir|Equal2~0_combout ),
	.datad(!\iir|delay_section1[0][2]~_Duplicate_2_q ),
	.datae(gnd),
	.dataf(!\iir|Add1~129_sumout ),
	.datag(gnd),
	.cin(\iir|Add2~126 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Add2~121_sumout ),
	.cout(\iir|Add2~122 ),
	.shareout());
// synopsys translate_off
defparam \iir|Add2~121 .extended_lut = "off";
defparam \iir|Add2~121 .lut_mask = 64'h00003F22000000FF;
defparam \iir|Add2~121 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y12_N39
cyclonev_lcell_comb \iir|Add2~117 (
// Equation(s):
// \iir|Add2~117_sumout  = SUM(( \iir|delay_section1[0][3]~_Duplicate_2_q  ) + ( (!\iir|Add1~1_sumout  & (((!\iir|Equal2~0_combout ) # (\iir|Add1~125_sumout )))) # (\iir|Add1~1_sumout  & (\iir|Equal3~0_combout  & ((\iir|Add1~125_sumout )))) ) + ( 
// \iir|Add2~122  ))
// \iir|Add2~118  = CARRY(( \iir|delay_section1[0][3]~_Duplicate_2_q  ) + ( (!\iir|Add1~1_sumout  & (((!\iir|Equal2~0_combout ) # (\iir|Add1~125_sumout )))) # (\iir|Add1~1_sumout  & (\iir|Equal3~0_combout  & ((\iir|Add1~125_sumout )))) ) + ( \iir|Add2~122  
// ))

	.dataa(!\iir|Equal3~0_combout ),
	.datab(!\iir|Add1~1_sumout ),
	.datac(!\iir|Equal2~0_combout ),
	.datad(!\iir|delay_section1[0][3]~_Duplicate_2_q ),
	.datae(gnd),
	.dataf(!\iir|Add1~125_sumout ),
	.datag(gnd),
	.cin(\iir|Add2~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Add2~117_sumout ),
	.cout(\iir|Add2~118 ),
	.shareout());
// synopsys translate_off
defparam \iir|Add2~117 .extended_lut = "off";
defparam \iir|Add2~117 .lut_mask = 64'h00003F22000000FF;
defparam \iir|Add2~117 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y12_N42
cyclonev_lcell_comb \iir|Add2~49 (
// Equation(s):
// \iir|Add2~49_sumout  = SUM(( \iir|delay_section1[0][4]~_Duplicate_2_q  ) + ( (!\iir|Add1~1_sumout  & ((!\iir|Equal2~0_combout ) # ((\iir|Add1~57_sumout )))) # (\iir|Add1~1_sumout  & (((\iir|Equal3~0_combout  & \iir|Add1~57_sumout )))) ) + ( \iir|Add2~118  
// ))
// \iir|Add2~50  = CARRY(( \iir|delay_section1[0][4]~_Duplicate_2_q  ) + ( (!\iir|Add1~1_sumout  & ((!\iir|Equal2~0_combout ) # ((\iir|Add1~57_sumout )))) # (\iir|Add1~1_sumout  & (((\iir|Equal3~0_combout  & \iir|Add1~57_sumout )))) ) + ( \iir|Add2~118  ))

	.dataa(!\iir|Equal2~0_combout ),
	.datab(!\iir|Add1~1_sumout ),
	.datac(!\iir|Equal3~0_combout ),
	.datad(!\iir|delay_section1[0][4]~_Duplicate_2_q ),
	.datae(gnd),
	.dataf(!\iir|Add1~57_sumout ),
	.datag(gnd),
	.cin(\iir|Add2~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Add2~49_sumout ),
	.cout(\iir|Add2~50 ),
	.shareout());
// synopsys translate_off
defparam \iir|Add2~49 .extended_lut = "off";
defparam \iir|Add2~49 .lut_mask = 64'h00007730000000FF;
defparam \iir|Add2~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y12_N45
cyclonev_lcell_comb \iir|Add2~53 (
// Equation(s):
// \iir|Add2~53_sumout  = SUM(( (!\iir|Add1~1_sumout  & ((!\iir|Equal2~0_combout ) # ((\iir|Add1~61_sumout )))) # (\iir|Add1~1_sumout  & (((\iir|Equal3~0_combout  & \iir|Add1~61_sumout )))) ) + ( \iir|delay_section1[0][5]~_Duplicate_2_q  ) + ( \iir|Add2~50  
// ))
// \iir|Add2~54  = CARRY(( (!\iir|Add1~1_sumout  & ((!\iir|Equal2~0_combout ) # ((\iir|Add1~61_sumout )))) # (\iir|Add1~1_sumout  & (((\iir|Equal3~0_combout  & \iir|Add1~61_sumout )))) ) + ( \iir|delay_section1[0][5]~_Duplicate_2_q  ) + ( \iir|Add2~50  ))

	.dataa(!\iir|Equal2~0_combout ),
	.datab(!\iir|Add1~1_sumout ),
	.datac(!\iir|Equal3~0_combout ),
	.datad(!\iir|Add1~61_sumout ),
	.datae(gnd),
	.dataf(!\iir|delay_section1[0][5]~_Duplicate_2_q ),
	.datag(gnd),
	.cin(\iir|Add2~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Add2~53_sumout ),
	.cout(\iir|Add2~54 ),
	.shareout());
// synopsys translate_off
defparam \iir|Add2~53 .extended_lut = "off";
defparam \iir|Add2~53 .lut_mask = 64'h0000FF00000088CF;
defparam \iir|Add2~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y12_N48
cyclonev_lcell_comb \iir|Add2~57 (
// Equation(s):
// \iir|Add2~57_sumout  = SUM(( \iir|delay_section1[0][6]~_Duplicate_2_q  ) + ( (!\iir|Add1~1_sumout  & (((!\iir|Equal2~0_combout ) # (\iir|Add1~65_sumout )))) # (\iir|Add1~1_sumout  & (\iir|Equal3~0_combout  & ((\iir|Add1~65_sumout )))) ) + ( \iir|Add2~54  
// ))
// \iir|Add2~58  = CARRY(( \iir|delay_section1[0][6]~_Duplicate_2_q  ) + ( (!\iir|Add1~1_sumout  & (((!\iir|Equal2~0_combout ) # (\iir|Add1~65_sumout )))) # (\iir|Add1~1_sumout  & (\iir|Equal3~0_combout  & ((\iir|Add1~65_sumout )))) ) + ( \iir|Add2~54  ))

	.dataa(!\iir|Equal3~0_combout ),
	.datab(!\iir|Add1~1_sumout ),
	.datac(!\iir|Equal2~0_combout ),
	.datad(!\iir|delay_section1[0][6]~_Duplicate_2_q ),
	.datae(gnd),
	.dataf(!\iir|Add1~65_sumout ),
	.datag(gnd),
	.cin(\iir|Add2~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Add2~57_sumout ),
	.cout(\iir|Add2~58 ),
	.shareout());
// synopsys translate_off
defparam \iir|Add2~57 .extended_lut = "off";
defparam \iir|Add2~57 .lut_mask = 64'h00003F22000000FF;
defparam \iir|Add2~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y12_N51
cyclonev_lcell_comb \iir|Add2~61 (
// Equation(s):
// \iir|Add2~61_sumout  = SUM(( \iir|delay_section1[0][7]~_Duplicate_2_q  ) + ( (!\iir|Add1~1_sumout  & (((!\iir|Equal2~0_combout ) # (\iir|Add1~69_sumout )))) # (\iir|Add1~1_sumout  & (\iir|Equal3~0_combout  & ((\iir|Add1~69_sumout )))) ) + ( \iir|Add2~58  
// ))
// \iir|Add2~62  = CARRY(( \iir|delay_section1[0][7]~_Duplicate_2_q  ) + ( (!\iir|Add1~1_sumout  & (((!\iir|Equal2~0_combout ) # (\iir|Add1~69_sumout )))) # (\iir|Add1~1_sumout  & (\iir|Equal3~0_combout  & ((\iir|Add1~69_sumout )))) ) + ( \iir|Add2~58  ))

	.dataa(!\iir|Equal3~0_combout ),
	.datab(!\iir|Add1~1_sumout ),
	.datac(!\iir|Equal2~0_combout ),
	.datad(!\iir|delay_section1[0][7]~_Duplicate_2_q ),
	.datae(gnd),
	.dataf(!\iir|Add1~69_sumout ),
	.datag(gnd),
	.cin(\iir|Add2~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Add2~61_sumout ),
	.cout(\iir|Add2~62 ),
	.shareout());
// synopsys translate_off
defparam \iir|Add2~61 .extended_lut = "off";
defparam \iir|Add2~61 .lut_mask = 64'h00003F22000000FF;
defparam \iir|Add2~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y12_N54
cyclonev_lcell_comb \iir|Add2~65 (
// Equation(s):
// \iir|Add2~65_sumout  = SUM(( \iir|delay_section1[0][8]~_Duplicate_2_q  ) + ( (!\iir|Add1~1_sumout  & (((!\iir|Equal2~0_combout ) # (\iir|Add1~73_sumout )))) # (\iir|Add1~1_sumout  & (\iir|Equal3~0_combout  & ((\iir|Add1~73_sumout )))) ) + ( \iir|Add2~62  
// ))
// \iir|Add2~66  = CARRY(( \iir|delay_section1[0][8]~_Duplicate_2_q  ) + ( (!\iir|Add1~1_sumout  & (((!\iir|Equal2~0_combout ) # (\iir|Add1~73_sumout )))) # (\iir|Add1~1_sumout  & (\iir|Equal3~0_combout  & ((\iir|Add1~73_sumout )))) ) + ( \iir|Add2~62  ))

	.dataa(!\iir|Equal3~0_combout ),
	.datab(!\iir|Add1~1_sumout ),
	.datac(!\iir|Equal2~0_combout ),
	.datad(!\iir|delay_section1[0][8]~_Duplicate_2_q ),
	.datae(gnd),
	.dataf(!\iir|Add1~73_sumout ),
	.datag(gnd),
	.cin(\iir|Add2~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Add2~65_sumout ),
	.cout(\iir|Add2~66 ),
	.shareout());
// synopsys translate_off
defparam \iir|Add2~65 .extended_lut = "off";
defparam \iir|Add2~65 .lut_mask = 64'h00003F22000000FF;
defparam \iir|Add2~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y12_N57
cyclonev_lcell_comb \iir|Add2~69 (
// Equation(s):
// \iir|Add2~69_sumout  = SUM(( \iir|delay_section1[0][9]~_Duplicate_2_q  ) + ( (!\iir|Add1~1_sumout  & (((!\iir|Equal2~0_combout ) # (\iir|Add1~77_sumout )))) # (\iir|Add1~1_sumout  & (\iir|Equal3~0_combout  & ((\iir|Add1~77_sumout )))) ) + ( \iir|Add2~66  
// ))
// \iir|Add2~70  = CARRY(( \iir|delay_section1[0][9]~_Duplicate_2_q  ) + ( (!\iir|Add1~1_sumout  & (((!\iir|Equal2~0_combout ) # (\iir|Add1~77_sumout )))) # (\iir|Add1~1_sumout  & (\iir|Equal3~0_combout  & ((\iir|Add1~77_sumout )))) ) + ( \iir|Add2~66  ))

	.dataa(!\iir|Equal3~0_combout ),
	.datab(!\iir|Add1~1_sumout ),
	.datac(!\iir|Equal2~0_combout ),
	.datad(!\iir|delay_section1[0][9]~_Duplicate_2_q ),
	.datae(gnd),
	.dataf(!\iir|Add1~77_sumout ),
	.datag(gnd),
	.cin(\iir|Add2~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Add2~69_sumout ),
	.cout(\iir|Add2~70 ),
	.shareout());
// synopsys translate_off
defparam \iir|Add2~69 .extended_lut = "off";
defparam \iir|Add2~69 .lut_mask = 64'h00003F22000000FF;
defparam \iir|Add2~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y11_N30
cyclonev_lcell_comb \iir|Add2~73 (
// Equation(s):
// \iir|Add2~73_sumout  = SUM(( \iir|delay_section1[0][10]~_Duplicate_2_q  ) + ( (!\iir|Add1~1_sumout  & (((!\iir|Equal2~0_combout ) # (\iir|Add1~81_sumout )))) # (\iir|Add1~1_sumout  & (\iir|Equal3~0_combout  & ((\iir|Add1~81_sumout )))) ) + ( \iir|Add2~70  
// ))
// \iir|Add2~74  = CARRY(( \iir|delay_section1[0][10]~_Duplicate_2_q  ) + ( (!\iir|Add1~1_sumout  & (((!\iir|Equal2~0_combout ) # (\iir|Add1~81_sumout )))) # (\iir|Add1~1_sumout  & (\iir|Equal3~0_combout  & ((\iir|Add1~81_sumout )))) ) + ( \iir|Add2~70  ))

	.dataa(!\iir|Equal3~0_combout ),
	.datab(!\iir|Add1~1_sumout ),
	.datac(!\iir|Equal2~0_combout ),
	.datad(!\iir|delay_section1[0][10]~_Duplicate_2_q ),
	.datae(gnd),
	.dataf(!\iir|Add1~81_sumout ),
	.datag(gnd),
	.cin(\iir|Add2~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Add2~73_sumout ),
	.cout(\iir|Add2~74 ),
	.shareout());
// synopsys translate_off
defparam \iir|Add2~73 .extended_lut = "off";
defparam \iir|Add2~73 .lut_mask = 64'h00003F22000000FF;
defparam \iir|Add2~73 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y11_N33
cyclonev_lcell_comb \iir|Add2~77 (
// Equation(s):
// \iir|Add2~77_sumout  = SUM(( (!\iir|Add1~1_sumout  & (((!\iir|Equal2~0_combout ) # (\iir|Add1~85_sumout )))) # (\iir|Add1~1_sumout  & (\iir|Equal3~0_combout  & ((\iir|Add1~85_sumout )))) ) + ( \iir|delay_section1[0][11]~_Duplicate_2_q  ) + ( \iir|Add2~74  
// ))
// \iir|Add2~78  = CARRY(( (!\iir|Add1~1_sumout  & (((!\iir|Equal2~0_combout ) # (\iir|Add1~85_sumout )))) # (\iir|Add1~1_sumout  & (\iir|Equal3~0_combout  & ((\iir|Add1~85_sumout )))) ) + ( \iir|delay_section1[0][11]~_Duplicate_2_q  ) + ( \iir|Add2~74  ))

	.dataa(!\iir|Equal3~0_combout ),
	.datab(!\iir|Add1~1_sumout ),
	.datac(!\iir|Equal2~0_combout ),
	.datad(!\iir|Add1~85_sumout ),
	.datae(gnd),
	.dataf(!\iir|delay_section1[0][11]~_Duplicate_2_q ),
	.datag(gnd),
	.cin(\iir|Add2~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Add2~77_sumout ),
	.cout(\iir|Add2~78 ),
	.shareout());
// synopsys translate_off
defparam \iir|Add2~77 .extended_lut = "off";
defparam \iir|Add2~77 .lut_mask = 64'h0000FF000000C0DD;
defparam \iir|Add2~77 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y11_N36
cyclonev_lcell_comb \iir|Add2~81 (
// Equation(s):
// \iir|Add2~81_sumout  = SUM(( \iir|delay_section1[0][12]~_Duplicate_2_q  ) + ( (!\iir|Add1~1_sumout  & (((!\iir|Equal2~0_combout ) # (\iir|Add1~89_sumout )))) # (\iir|Add1~1_sumout  & (\iir|Equal3~0_combout  & ((\iir|Add1~89_sumout )))) ) + ( \iir|Add2~78  
// ))
// \iir|Add2~82  = CARRY(( \iir|delay_section1[0][12]~_Duplicate_2_q  ) + ( (!\iir|Add1~1_sumout  & (((!\iir|Equal2~0_combout ) # (\iir|Add1~89_sumout )))) # (\iir|Add1~1_sumout  & (\iir|Equal3~0_combout  & ((\iir|Add1~89_sumout )))) ) + ( \iir|Add2~78  ))

	.dataa(!\iir|Equal3~0_combout ),
	.datab(!\iir|Equal2~0_combout ),
	.datac(!\iir|Add1~1_sumout ),
	.datad(!\iir|delay_section1[0][12]~_Duplicate_2_q ),
	.datae(gnd),
	.dataf(!\iir|Add1~89_sumout ),
	.datag(gnd),
	.cin(\iir|Add2~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Add2~81_sumout ),
	.cout(\iir|Add2~82 ),
	.shareout());
// synopsys translate_off
defparam \iir|Add2~81 .extended_lut = "off";
defparam \iir|Add2~81 .lut_mask = 64'h00003F0A000000FF;
defparam \iir|Add2~81 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y11_N39
cyclonev_lcell_comb \iir|Add2~85 (
// Equation(s):
// \iir|Add2~85_sumout  = SUM(( \iir|delay_section1[0][13]~_Duplicate_2_q  ) + ( (!\iir|Add1~1_sumout  & (((!\iir|Equal2~0_combout ) # (\iir|Add1~93_sumout )))) # (\iir|Add1~1_sumout  & (\iir|Equal3~0_combout  & ((\iir|Add1~93_sumout )))) ) + ( \iir|Add2~82  
// ))
// \iir|Add2~86  = CARRY(( \iir|delay_section1[0][13]~_Duplicate_2_q  ) + ( (!\iir|Add1~1_sumout  & (((!\iir|Equal2~0_combout ) # (\iir|Add1~93_sumout )))) # (\iir|Add1~1_sumout  & (\iir|Equal3~0_combout  & ((\iir|Add1~93_sumout )))) ) + ( \iir|Add2~82  ))

	.dataa(!\iir|Equal3~0_combout ),
	.datab(!\iir|Equal2~0_combout ),
	.datac(!\iir|Add1~1_sumout ),
	.datad(!\iir|delay_section1[0][13]~_Duplicate_2_q ),
	.datae(gnd),
	.dataf(!\iir|Add1~93_sumout ),
	.datag(gnd),
	.cin(\iir|Add2~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Add2~85_sumout ),
	.cout(\iir|Add2~86 ),
	.shareout());
// synopsys translate_off
defparam \iir|Add2~85 .extended_lut = "off";
defparam \iir|Add2~85 .lut_mask = 64'h00003F0A000000FF;
defparam \iir|Add2~85 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y11_N42
cyclonev_lcell_comb \iir|Add2~89 (
// Equation(s):
// \iir|Add2~89_sumout  = SUM(( \iir|delay_section1[0][14]~_Duplicate_2_q  ) + ( (!\iir|Add1~1_sumout  & (((!\iir|Equal2~0_combout ) # (\iir|Add1~97_sumout )))) # (\iir|Add1~1_sumout  & (\iir|Equal3~0_combout  & ((\iir|Add1~97_sumout )))) ) + ( \iir|Add2~86  
// ))
// \iir|Add2~90  = CARRY(( \iir|delay_section1[0][14]~_Duplicate_2_q  ) + ( (!\iir|Add1~1_sumout  & (((!\iir|Equal2~0_combout ) # (\iir|Add1~97_sumout )))) # (\iir|Add1~1_sumout  & (\iir|Equal3~0_combout  & ((\iir|Add1~97_sumout )))) ) + ( \iir|Add2~86  ))

	.dataa(!\iir|Equal3~0_combout ),
	.datab(!\iir|Equal2~0_combout ),
	.datac(!\iir|Add1~1_sumout ),
	.datad(!\iir|delay_section1[0][14]~_Duplicate_2_q ),
	.datae(gnd),
	.dataf(!\iir|Add1~97_sumout ),
	.datag(gnd),
	.cin(\iir|Add2~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Add2~89_sumout ),
	.cout(\iir|Add2~90 ),
	.shareout());
// synopsys translate_off
defparam \iir|Add2~89 .extended_lut = "off";
defparam \iir|Add2~89 .lut_mask = 64'h00003F0A000000FF;
defparam \iir|Add2~89 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y11_N45
cyclonev_lcell_comb \iir|Add2~93 (
// Equation(s):
// \iir|Add2~93_sumout  = SUM(( \iir|delay_section1[0][15]~_Duplicate_2_q  ) + ( (!\iir|Add1~1_sumout  & (((!\iir|Equal2~0_combout ) # (\iir|Add1~101_sumout )))) # (\iir|Add1~1_sumout  & (\iir|Equal3~0_combout  & ((\iir|Add1~101_sumout )))) ) + ( 
// \iir|Add2~90  ))
// \iir|Add2~94  = CARRY(( \iir|delay_section1[0][15]~_Duplicate_2_q  ) + ( (!\iir|Add1~1_sumout  & (((!\iir|Equal2~0_combout ) # (\iir|Add1~101_sumout )))) # (\iir|Add1~1_sumout  & (\iir|Equal3~0_combout  & ((\iir|Add1~101_sumout )))) ) + ( \iir|Add2~90  ))

	.dataa(!\iir|Equal3~0_combout ),
	.datab(!\iir|Equal2~0_combout ),
	.datac(!\iir|Add1~1_sumout ),
	.datad(!\iir|delay_section1[0][15]~_Duplicate_2_q ),
	.datae(gnd),
	.dataf(!\iir|Add1~101_sumout ),
	.datag(gnd),
	.cin(\iir|Add2~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Add2~93_sumout ),
	.cout(\iir|Add2~94 ),
	.shareout());
// synopsys translate_off
defparam \iir|Add2~93 .extended_lut = "off";
defparam \iir|Add2~93 .lut_mask = 64'h00003F0A000000FF;
defparam \iir|Add2~93 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y11_N48
cyclonev_lcell_comb \iir|Add2~97 (
// Equation(s):
// \iir|Add2~97_sumout  = SUM(( (!\iir|Add1~1_sumout  & (((!\iir|Equal2~0_combout ) # (\iir|Add1~105_sumout )))) # (\iir|Add1~1_sumout  & (\iir|Equal3~0_combout  & ((\iir|Add1~105_sumout )))) ) + ( \iir|delay_section1[0][16]~_Duplicate_2_q  ) + ( 
// \iir|Add2~94  ))
// \iir|Add2~98  = CARRY(( (!\iir|Add1~1_sumout  & (((!\iir|Equal2~0_combout ) # (\iir|Add1~105_sumout )))) # (\iir|Add1~1_sumout  & (\iir|Equal3~0_combout  & ((\iir|Add1~105_sumout )))) ) + ( \iir|delay_section1[0][16]~_Duplicate_2_q  ) + ( \iir|Add2~94  ))

	.dataa(!\iir|Equal3~0_combout ),
	.datab(!\iir|Add1~1_sumout ),
	.datac(!\iir|Equal2~0_combout ),
	.datad(!\iir|Add1~105_sumout ),
	.datae(gnd),
	.dataf(!\iir|delay_section1[0][16]~_Duplicate_2_q ),
	.datag(gnd),
	.cin(\iir|Add2~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Add2~97_sumout ),
	.cout(\iir|Add2~98 ),
	.shareout());
// synopsys translate_off
defparam \iir|Add2~97 .extended_lut = "off";
defparam \iir|Add2~97 .lut_mask = 64'h0000FF000000C0DD;
defparam \iir|Add2~97 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y11_N51
cyclonev_lcell_comb \iir|Add2~101 (
// Equation(s):
// \iir|Add2~101_sumout  = SUM(( (!\iir|Add1~1_sumout  & (((!\iir|Equal2~0_combout ) # (\iir|Add1~109_sumout )))) # (\iir|Add1~1_sumout  & (\iir|Equal3~0_combout  & ((\iir|Add1~109_sumout )))) ) + ( \iir|delay_section1[0][17]~_Duplicate_2_q  ) + ( 
// \iir|Add2~98  ))
// \iir|Add2~102  = CARRY(( (!\iir|Add1~1_sumout  & (((!\iir|Equal2~0_combout ) # (\iir|Add1~109_sumout )))) # (\iir|Add1~1_sumout  & (\iir|Equal3~0_combout  & ((\iir|Add1~109_sumout )))) ) + ( \iir|delay_section1[0][17]~_Duplicate_2_q  ) + ( \iir|Add2~98  
// ))

	.dataa(!\iir|Equal3~0_combout ),
	.datab(!\iir|Add1~1_sumout ),
	.datac(!\iir|Equal2~0_combout ),
	.datad(!\iir|Add1~109_sumout ),
	.datae(gnd),
	.dataf(!\iir|delay_section1[0][17]~_Duplicate_2_q ),
	.datag(gnd),
	.cin(\iir|Add2~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Add2~101_sumout ),
	.cout(\iir|Add2~102 ),
	.shareout());
// synopsys translate_off
defparam \iir|Add2~101 .extended_lut = "off";
defparam \iir|Add2~101 .lut_mask = 64'h0000FF000000C0DD;
defparam \iir|Add2~101 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y11_N54
cyclonev_lcell_comb \iir|Add2~105 (
// Equation(s):
// \iir|Add2~105_sumout  = SUM(( (!\iir|Add1~1_sumout  & (((!\iir|Equal2~0_combout ) # (\iir|Add1~113_sumout )))) # (\iir|Add1~1_sumout  & (\iir|Equal3~0_combout  & ((\iir|Add1~113_sumout )))) ) + ( \iir|delay_section1[0][18]~_Duplicate_2_q  ) + ( 
// \iir|Add2~102  ))
// \iir|Add2~106  = CARRY(( (!\iir|Add1~1_sumout  & (((!\iir|Equal2~0_combout ) # (\iir|Add1~113_sumout )))) # (\iir|Add1~1_sumout  & (\iir|Equal3~0_combout  & ((\iir|Add1~113_sumout )))) ) + ( \iir|delay_section1[0][18]~_Duplicate_2_q  ) + ( \iir|Add2~102  
// ))

	.dataa(!\iir|Equal3~0_combout ),
	.datab(!\iir|Equal2~0_combout ),
	.datac(!\iir|Add1~1_sumout ),
	.datad(!\iir|Add1~113_sumout ),
	.datae(gnd),
	.dataf(!\iir|delay_section1[0][18]~_Duplicate_2_q ),
	.datag(gnd),
	.cin(\iir|Add2~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Add2~105_sumout ),
	.cout(\iir|Add2~106 ),
	.shareout());
// synopsys translate_off
defparam \iir|Add2~105 .extended_lut = "off";
defparam \iir|Add2~105 .lut_mask = 64'h0000FF000000C0F5;
defparam \iir|Add2~105 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y11_N57
cyclonev_lcell_comb \iir|Add2~109 (
// Equation(s):
// \iir|Add2~109_sumout  = SUM(( (!\iir|Add1~1_sumout  & (((!\iir|Equal2~0_combout ) # (\iir|Add1~117_sumout )))) # (\iir|Add1~1_sumout  & (\iir|Equal3~0_combout  & ((\iir|Add1~117_sumout )))) ) + ( \iir|delay_section1[0][19]~_Duplicate_2_q  ) + ( 
// \iir|Add2~106  ))
// \iir|Add2~110  = CARRY(( (!\iir|Add1~1_sumout  & (((!\iir|Equal2~0_combout ) # (\iir|Add1~117_sumout )))) # (\iir|Add1~1_sumout  & (\iir|Equal3~0_combout  & ((\iir|Add1~117_sumout )))) ) + ( \iir|delay_section1[0][19]~_Duplicate_2_q  ) + ( \iir|Add2~106  
// ))

	.dataa(!\iir|Equal3~0_combout ),
	.datab(!\iir|Equal2~0_combout ),
	.datac(!\iir|Add1~1_sumout ),
	.datad(!\iir|Add1~117_sumout ),
	.datae(gnd),
	.dataf(!\iir|delay_section1[0][19]~_Duplicate_2_q ),
	.datag(gnd),
	.cin(\iir|Add2~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Add2~109_sumout ),
	.cout(\iir|Add2~110 ),
	.shareout());
// synopsys translate_off
defparam \iir|Add2~109 .extended_lut = "off";
defparam \iir|Add2~109 .lut_mask = 64'h0000FF000000C0F5;
defparam \iir|Add2~109 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y10_N0
cyclonev_lcell_comb \iir|Add2~113 (
// Equation(s):
// \iir|Add2~113_sumout  = SUM(( \iir|delay_section1[0][20]~_Duplicate_2_q  ) + ( (!\iir|Add1~1_sumout  & ((!\iir|Equal2~0_combout ) # ((\iir|Add1~121_sumout )))) # (\iir|Add1~1_sumout  & (((\iir|Equal3~0_combout  & \iir|Add1~121_sumout )))) ) + ( 
// \iir|Add2~110  ))
// \iir|Add2~114  = CARRY(( \iir|delay_section1[0][20]~_Duplicate_2_q  ) + ( (!\iir|Add1~1_sumout  & ((!\iir|Equal2~0_combout ) # ((\iir|Add1~121_sumout )))) # (\iir|Add1~1_sumout  & (((\iir|Equal3~0_combout  & \iir|Add1~121_sumout )))) ) + ( \iir|Add2~110  
// ))

	.dataa(!\iir|Add1~1_sumout ),
	.datab(!\iir|Equal2~0_combout ),
	.datac(!\iir|Equal3~0_combout ),
	.datad(!\iir|delay_section1[0][20]~_Duplicate_2_q ),
	.datae(gnd),
	.dataf(!\iir|Add1~121_sumout ),
	.datag(gnd),
	.cin(\iir|Add2~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Add2~113_sumout ),
	.cout(\iir|Add2~114 ),
	.shareout());
// synopsys translate_off
defparam \iir|Add2~113 .extended_lut = "off";
defparam \iir|Add2~113 .lut_mask = 64'h00007750000000FF;
defparam \iir|Add2~113 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y10_N3
cyclonev_lcell_comb \iir|Add2~45 (
// Equation(s):
// \iir|Add2~45_sumout  = SUM(( (!\iir|Add1~1_sumout  & ((!\iir|Equal2~0_combout ) # ((\iir|Add1~53_sumout )))) # (\iir|Add1~1_sumout  & (((\iir|Equal3~0_combout  & \iir|Add1~53_sumout )))) ) + ( \iir|delay_section1[0][21]~_Duplicate_2_q  ) + ( \iir|Add2~114 
//  ))
// \iir|Add2~46  = CARRY(( (!\iir|Add1~1_sumout  & ((!\iir|Equal2~0_combout ) # ((\iir|Add1~53_sumout )))) # (\iir|Add1~1_sumout  & (((\iir|Equal3~0_combout  & \iir|Add1~53_sumout )))) ) + ( \iir|delay_section1[0][21]~_Duplicate_2_q  ) + ( \iir|Add2~114  ))

	.dataa(!\iir|Add1~1_sumout ),
	.datab(!\iir|Equal2~0_combout ),
	.datac(!\iir|Equal3~0_combout ),
	.datad(!\iir|Add1~53_sumout ),
	.datae(gnd),
	.dataf(!\iir|delay_section1[0][21]~_Duplicate_2_q ),
	.datag(gnd),
	.cin(\iir|Add2~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Add2~45_sumout ),
	.cout(\iir|Add2~46 ),
	.shareout());
// synopsys translate_off
defparam \iir|Add2~45 .extended_lut = "off";
defparam \iir|Add2~45 .lut_mask = 64'h0000FF00000088AF;
defparam \iir|Add2~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y10_N6
cyclonev_lcell_comb \iir|Add2~1 (
// Equation(s):
// \iir|Add2~1_sumout  = SUM(( (!\iir|Add1~1_sumout  & ((!\iir|Equal2~0_combout ) # ((\iir|Add1~21_sumout )))) # (\iir|Add1~1_sumout  & (((\iir|Equal3~0_combout  & \iir|Add1~21_sumout )))) ) + ( \iir|delay_section1[0][22]~_Duplicate_2_q  ) + ( \iir|Add2~46  
// ))
// \iir|Add2~2  = CARRY(( (!\iir|Add1~1_sumout  & ((!\iir|Equal2~0_combout ) # ((\iir|Add1~21_sumout )))) # (\iir|Add1~1_sumout  & (((\iir|Equal3~0_combout  & \iir|Add1~21_sumout )))) ) + ( \iir|delay_section1[0][22]~_Duplicate_2_q  ) + ( \iir|Add2~46  ))

	.dataa(!\iir|Add1~1_sumout ),
	.datab(!\iir|Equal2~0_combout ),
	.datac(!\iir|Equal3~0_combout ),
	.datad(!\iir|Add1~21_sumout ),
	.datae(gnd),
	.dataf(!\iir|delay_section1[0][22]~_Duplicate_2_q ),
	.datag(gnd),
	.cin(\iir|Add2~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Add2~1_sumout ),
	.cout(\iir|Add2~2 ),
	.shareout());
// synopsys translate_off
defparam \iir|Add2~1 .extended_lut = "off";
defparam \iir|Add2~1 .lut_mask = 64'h0000FF00000088AF;
defparam \iir|Add2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y11_N3
cyclonev_lcell_comb \iir|delay_section1[1][23]~_Duplicate_2feeder (
// Equation(s):
// \iir|delay_section1[1][23]~_Duplicate_2feeder_combout  = ( \iir|delay_section1[0][23]~_Duplicate_2_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\iir|delay_section1[0][23]~_Duplicate_2_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\iir|delay_section1[1][23]~_Duplicate_2feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \iir|delay_section1[1][23]~_Duplicate_2feeder .extended_lut = "off";
defparam \iir|delay_section1[1][23]~_Duplicate_2feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \iir|delay_section1[1][23]~_Duplicate_2feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y11_N4
dffeas \iir|delay_section1[1][23]~_Duplicate_2 (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\iir|delay_section1[1][23]~_Duplicate_2feeder_combout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iir|delay_section1[1][23]~_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \iir|delay_section1[1][23]~_Duplicate_2 .is_wysiwyg = "true";
defparam \iir|delay_section1[1][23]~_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y11_N44
dffeas \iir|delay_section1[1][22]~_Duplicate_2 (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\iir|delay_section1[0][22]~_Duplicate_2_q ),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iir|delay_section1[1][22]~_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \iir|delay_section1[1][22]~_Duplicate_2 .is_wysiwyg = "true";
defparam \iir|delay_section1[1][22]~_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y10_N40
dffeas \iir|delay_section1[1][21]~_Duplicate_2 (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\iir|delay_section1[0][21]~_Duplicate_2_q ),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iir|delay_section1[1][21]~_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \iir|delay_section1[1][21]~_Duplicate_2 .is_wysiwyg = "true";
defparam \iir|delay_section1[1][21]~_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y11_N57
cyclonev_lcell_comb \iir|delay_section1[1][20]~_Duplicate_2feeder (
// Equation(s):
// \iir|delay_section1[1][20]~_Duplicate_2feeder_combout  = ( \iir|delay_section1[0][20]~_Duplicate_2_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\iir|delay_section1[0][20]~_Duplicate_2_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\iir|delay_section1[1][20]~_Duplicate_2feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \iir|delay_section1[1][20]~_Duplicate_2feeder .extended_lut = "off";
defparam \iir|delay_section1[1][20]~_Duplicate_2feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \iir|delay_section1[1][20]~_Duplicate_2feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y11_N58
dffeas \iir|delay_section1[1][20]~_Duplicate_2 (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\iir|delay_section1[1][20]~_Duplicate_2feeder_combout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iir|delay_section1[1][20]~_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \iir|delay_section1[1][20]~_Duplicate_2 .is_wysiwyg = "true";
defparam \iir|delay_section1[1][20]~_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y11_N6
cyclonev_lcell_comb \iir|delay_section1[1][19]~_Duplicate_2feeder (
// Equation(s):
// \iir|delay_section1[1][19]~_Duplicate_2feeder_combout  = ( \iir|delay_section1[0][19]~_Duplicate_2_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\iir|delay_section1[0][19]~_Duplicate_2_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\iir|delay_section1[1][19]~_Duplicate_2feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \iir|delay_section1[1][19]~_Duplicate_2feeder .extended_lut = "off";
defparam \iir|delay_section1[1][19]~_Duplicate_2feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \iir|delay_section1[1][19]~_Duplicate_2feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y11_N7
dffeas \iir|delay_section1[1][19]~_Duplicate_2 (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\iir|delay_section1[1][19]~_Duplicate_2feeder_combout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iir|delay_section1[1][19]~_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \iir|delay_section1[1][19]~_Duplicate_2 .is_wysiwyg = "true";
defparam \iir|delay_section1[1][19]~_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y11_N49
dffeas \iir|delay_section1[1][18]~_Duplicate_2 (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\iir|delay_section1[0][18]~_Duplicate_2_q ),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iir|delay_section1[1][18]~_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \iir|delay_section1[1][18]~_Duplicate_2 .is_wysiwyg = "true";
defparam \iir|delay_section1[1][18]~_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y9_N36
cyclonev_lcell_comb \iir|delay_section1[1][17]~_Duplicate_2feeder (
// Equation(s):
// \iir|delay_section1[1][17]~_Duplicate_2feeder_combout  = ( \iir|delay_section1[0][17]~_Duplicate_2_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\iir|delay_section1[0][17]~_Duplicate_2_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\iir|delay_section1[1][17]~_Duplicate_2feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \iir|delay_section1[1][17]~_Duplicate_2feeder .extended_lut = "off";
defparam \iir|delay_section1[1][17]~_Duplicate_2feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \iir|delay_section1[1][17]~_Duplicate_2feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y9_N37
dffeas \iir|delay_section1[1][17]~_Duplicate_2 (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\iir|delay_section1[1][17]~_Duplicate_2feeder_combout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iir|delay_section1[1][17]~_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \iir|delay_section1[1][17]~_Duplicate_2 .is_wysiwyg = "true";
defparam \iir|delay_section1[1][17]~_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y11_N3
cyclonev_lcell_comb \iir|delay_section1[1][16]~_Duplicate_2feeder (
// Equation(s):
// \iir|delay_section1[1][16]~_Duplicate_2feeder_combout  = ( \iir|delay_section1[0][16]~_Duplicate_2_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\iir|delay_section1[0][16]~_Duplicate_2_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\iir|delay_section1[1][16]~_Duplicate_2feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \iir|delay_section1[1][16]~_Duplicate_2feeder .extended_lut = "off";
defparam \iir|delay_section1[1][16]~_Duplicate_2feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \iir|delay_section1[1][16]~_Duplicate_2feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y11_N4
dffeas \iir|delay_section1[1][16]~_Duplicate_2 (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\iir|delay_section1[1][16]~_Duplicate_2feeder_combout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iir|delay_section1[1][16]~_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \iir|delay_section1[1][16]~_Duplicate_2 .is_wysiwyg = "true";
defparam \iir|delay_section1[1][16]~_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y11_N10
dffeas \iir|delay_section1[1][15]~_Duplicate_2 (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\iir|delay_section1[0][15]~_Duplicate_2_q ),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iir|delay_section1[1][15]~_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \iir|delay_section1[1][15]~_Duplicate_2 .is_wysiwyg = "true";
defparam \iir|delay_section1[1][15]~_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y11_N2
dffeas \iir|delay_section1[1][14]~_Duplicate_2 (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\iir|delay_section1[0][14]~_Duplicate_2_q ),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iir|delay_section1[1][14]~_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \iir|delay_section1[1][14]~_Duplicate_2 .is_wysiwyg = "true";
defparam \iir|delay_section1[1][14]~_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y11_N2
dffeas \iir|delay_section1[1][13]~_Duplicate_2 (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\iir|delay_section1[0][13]~_Duplicate_2_q ),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iir|delay_section1[1][13]~_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \iir|delay_section1[1][13]~_Duplicate_2 .is_wysiwyg = "true";
defparam \iir|delay_section1[1][13]~_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y11_N17
dffeas \iir|delay_section1[1][12]~_Duplicate_2 (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\iir|delay_section1[0][12]~_Duplicate_2_q ),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iir|delay_section1[1][12]~_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \iir|delay_section1[1][12]~_Duplicate_2 .is_wysiwyg = "true";
defparam \iir|delay_section1[1][12]~_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y11_N48
cyclonev_lcell_comb \iir|delay_section1[1][11]~_Duplicate_2feeder (
// Equation(s):
// \iir|delay_section1[1][11]~_Duplicate_2feeder_combout  = ( \iir|delay_section1[0][11]~_Duplicate_2_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\iir|delay_section1[0][11]~_Duplicate_2_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\iir|delay_section1[1][11]~_Duplicate_2feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \iir|delay_section1[1][11]~_Duplicate_2feeder .extended_lut = "off";
defparam \iir|delay_section1[1][11]~_Duplicate_2feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \iir|delay_section1[1][11]~_Duplicate_2feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y11_N49
dffeas \iir|delay_section1[1][11]~_Duplicate_2 (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\iir|delay_section1[1][11]~_Duplicate_2feeder_combout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iir|delay_section1[1][11]~_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \iir|delay_section1[1][11]~_Duplicate_2 .is_wysiwyg = "true";
defparam \iir|delay_section1[1][11]~_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y11_N1
dffeas \iir|delay_section1[1][10]~_Duplicate_2 (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\iir|delay_section1[0][10]~_Duplicate_2_q ),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iir|delay_section1[1][10]~_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \iir|delay_section1[1][10]~_Duplicate_2 .is_wysiwyg = "true";
defparam \iir|delay_section1[1][10]~_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y12_N59
dffeas \iir|delay_section1[1][9]~_Duplicate_2 (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\iir|delay_section1[0][9]~_Duplicate_2_q ),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iir|delay_section1[1][9]~_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \iir|delay_section1[1][9]~_Duplicate_2 .is_wysiwyg = "true";
defparam \iir|delay_section1[1][9]~_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y12_N56
dffeas \iir|delay_section1[1][8]~_Duplicate_2 (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\iir|delay_section1[0][8]~_Duplicate_2_q ),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iir|delay_section1[1][8]~_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \iir|delay_section1[1][8]~_Duplicate_2 .is_wysiwyg = "true";
defparam \iir|delay_section1[1][8]~_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y12_N53
dffeas \iir|delay_section1[1][7]~_Duplicate_2 (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\iir|delay_section1[0][7]~_Duplicate_2_q ),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iir|delay_section1[1][7]~_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \iir|delay_section1[1][7]~_Duplicate_2 .is_wysiwyg = "true";
defparam \iir|delay_section1[1][7]~_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y13_N51
cyclonev_lcell_comb \iir|delay_section1[1][6]~_Duplicate_2feeder (
// Equation(s):
// \iir|delay_section1[1][6]~_Duplicate_2feeder_combout  = ( \iir|delay_section1[0][6]~_Duplicate_2_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\iir|delay_section1[0][6]~_Duplicate_2_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\iir|delay_section1[1][6]~_Duplicate_2feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \iir|delay_section1[1][6]~_Duplicate_2feeder .extended_lut = "off";
defparam \iir|delay_section1[1][6]~_Duplicate_2feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \iir|delay_section1[1][6]~_Duplicate_2feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y13_N52
dffeas \iir|delay_section1[1][6]~_Duplicate_2 (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\iir|delay_section1[1][6]~_Duplicate_2feeder_combout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iir|delay_section1[1][6]~_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \iir|delay_section1[1][6]~_Duplicate_2 .is_wysiwyg = "true";
defparam \iir|delay_section1[1][6]~_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y12_N47
dffeas \iir|delay_section1[1][5]~_Duplicate_2 (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\iir|delay_section1[0][5]~_Duplicate_2_q ),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iir|delay_section1[1][5]~_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \iir|delay_section1[1][5]~_Duplicate_2 .is_wysiwyg = "true";
defparam \iir|delay_section1[1][5]~_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y12_N44
dffeas \iir|delay_section1[1][4]~_Duplicate_2 (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\iir|delay_section1[0][4]~_Duplicate_2_q ),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iir|delay_section1[1][4]~_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \iir|delay_section1[1][4]~_Duplicate_2 .is_wysiwyg = "true";
defparam \iir|delay_section1[1][4]~_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y12_N41
dffeas \iir|delay_section1[1][3]~_Duplicate_2 (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\iir|delay_section1[0][3]~_Duplicate_2_q ),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iir|delay_section1[1][3]~_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \iir|delay_section1[1][3]~_Duplicate_2 .is_wysiwyg = "true";
defparam \iir|delay_section1[1][3]~_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y12_N38
dffeas \iir|delay_section1[1][2]~_Duplicate_2 (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\iir|delay_section1[0][2]~_Duplicate_2_q ),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iir|delay_section1[1][2]~_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \iir|delay_section1[1][2]~_Duplicate_2 .is_wysiwyg = "true";
defparam \iir|delay_section1[1][2]~_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y12_N27
cyclonev_lcell_comb \iir|delay_section1[1][1]~_Duplicate_2feeder (
// Equation(s):
// \iir|delay_section1[1][1]~_Duplicate_2feeder_combout  = ( \iir|delay_section1[0][1]~_Duplicate_2_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\iir|delay_section1[0][1]~_Duplicate_2_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\iir|delay_section1[1][1]~_Duplicate_2feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \iir|delay_section1[1][1]~_Duplicate_2feeder .extended_lut = "off";
defparam \iir|delay_section1[1][1]~_Duplicate_2feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \iir|delay_section1[1][1]~_Duplicate_2feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y12_N29
dffeas \iir|delay_section1[1][1]~_Duplicate_2 (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\iir|delay_section1[1][1]~_Duplicate_2feeder_combout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iir|delay_section1[1][1]~_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \iir|delay_section1[1][1]~_Duplicate_2 .is_wysiwyg = "true";
defparam \iir|delay_section1[1][1]~_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y12_N20
dffeas \iir|delay_section1[0][0]~_Duplicate_2 (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\iir|delay_section1[0][0]~_Duplicate_2feeder_combout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iir|delay_section1[0][0]~_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \iir|delay_section1[0][0]~_Duplicate_2 .is_wysiwyg = "true";
defparam \iir|delay_section1[0][0]~_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y12_N32
dffeas \iir|delay_section1[1][0]~_Duplicate_2 (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\iir|delay_section1[0][0]~_Duplicate_2_q ),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iir|delay_section1[1][0]~_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \iir|delay_section1[1][0]~_Duplicate_2 .is_wysiwyg = "true";
defparam \iir|delay_section1[1][0]~_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y12_N30
cyclonev_lcell_comb \iir|Add3~138 (
// Equation(s):
// \iir|Add3~138_cout  = CARRY(( (!\iir|Add1~1_sumout  & (((!\iir|Equal2~0_combout ) # (\iir|Add1~137_sumout )))) # (\iir|Add1~1_sumout  & (\iir|Equal3~0_combout  & ((\iir|Add1~137_sumout )))) ) + ( \iir|delay_section1[1][0]~_Duplicate_2_q  ) + ( !VCC ))

	.dataa(!\iir|Add1~1_sumout ),
	.datab(!\iir|Equal3~0_combout ),
	.datac(!\iir|Equal2~0_combout ),
	.datad(!\iir|Add1~137_sumout ),
	.datae(gnd),
	.dataf(!\iir|delay_section1[1][0]~_Duplicate_2_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\iir|Add3~138_cout ),
	.shareout());
// synopsys translate_off
defparam \iir|Add3~138 .extended_lut = "off";
defparam \iir|Add3~138 .lut_mask = 64'h0000FF000000A0BB;
defparam \iir|Add3~138 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y12_N33
cyclonev_lcell_comb \iir|Add3~134 (
// Equation(s):
// \iir|Add3~134_cout  = CARRY(( \iir|delay_section1[1][1]~_Duplicate_2_q  ) + ( \iir|Add2~129_sumout  ) + ( \iir|Add3~138_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\iir|Add2~129_sumout ),
	.datad(!\iir|delay_section1[1][1]~_Duplicate_2_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iir|Add3~138_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\iir|Add3~134_cout ),
	.shareout());
// synopsys translate_off
defparam \iir|Add3~134 .extended_lut = "off";
defparam \iir|Add3~134 .lut_mask = 64'h0000F0F0000000FF;
defparam \iir|Add3~134 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y12_N36
cyclonev_lcell_comb \iir|Add3~130 (
// Equation(s):
// \iir|Add3~130_cout  = CARRY(( \iir|Add2~125_sumout  ) + ( \iir|delay_section1[1][2]~_Duplicate_2_q  ) + ( \iir|Add3~134_cout  ))

	.dataa(!\iir|delay_section1[1][2]~_Duplicate_2_q ),
	.datab(gnd),
	.datac(!\iir|Add2~125_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iir|Add3~134_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\iir|Add3~130_cout ),
	.shareout());
// synopsys translate_off
defparam \iir|Add3~130 .extended_lut = "off";
defparam \iir|Add3~130 .lut_mask = 64'h0000AAAA00000F0F;
defparam \iir|Add3~130 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y12_N39
cyclonev_lcell_comb \iir|Add3~126 (
// Equation(s):
// \iir|Add3~126_cout  = CARRY(( \iir|Add2~121_sumout  ) + ( \iir|delay_section1[1][3]~_Duplicate_2_q  ) + ( \iir|Add3~130_cout  ))

	.dataa(gnd),
	.datab(!\iir|Add2~121_sumout ),
	.datac(!\iir|delay_section1[1][3]~_Duplicate_2_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iir|Add3~130_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\iir|Add3~126_cout ),
	.shareout());
// synopsys translate_off
defparam \iir|Add3~126 .extended_lut = "off";
defparam \iir|Add3~126 .lut_mask = 64'h0000F0F000003333;
defparam \iir|Add3~126 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y12_N42
cyclonev_lcell_comb \iir|Add3~122 (
// Equation(s):
// \iir|Add3~122_cout  = CARRY(( \iir|Add2~117_sumout  ) + ( \iir|delay_section1[1][4]~_Duplicate_2_q  ) + ( \iir|Add3~126_cout  ))

	.dataa(gnd),
	.datab(!\iir|delay_section1[1][4]~_Duplicate_2_q ),
	.datac(!\iir|Add2~117_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iir|Add3~126_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\iir|Add3~122_cout ),
	.shareout());
// synopsys translate_off
defparam \iir|Add3~122 .extended_lut = "off";
defparam \iir|Add3~122 .lut_mask = 64'h0000CCCC00000F0F;
defparam \iir|Add3~122 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y12_N45
cyclonev_lcell_comb \iir|Add3~53 (
// Equation(s):
// \iir|Add3~53_sumout  = SUM(( \iir|Add2~49_sumout  ) + ( \iir|delay_section1[1][5]~_Duplicate_2_q  ) + ( \iir|Add3~122_cout  ))
// \iir|Add3~54  = CARRY(( \iir|Add2~49_sumout  ) + ( \iir|delay_section1[1][5]~_Duplicate_2_q  ) + ( \iir|Add3~122_cout  ))

	.dataa(!\iir|Add2~49_sumout ),
	.datab(gnd),
	.datac(!\iir|delay_section1[1][5]~_Duplicate_2_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iir|Add3~122_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Add3~53_sumout ),
	.cout(\iir|Add3~54 ),
	.shareout());
// synopsys translate_off
defparam \iir|Add3~53 .extended_lut = "off";
defparam \iir|Add3~53 .lut_mask = 64'h0000F0F000005555;
defparam \iir|Add3~53 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y12_N48
cyclonev_lcell_comb \iir|Add3~57 (
// Equation(s):
// \iir|Add3~57_sumout  = SUM(( \iir|delay_section1[1][6]~_Duplicate_2_q  ) + ( \iir|Add2~53_sumout  ) + ( \iir|Add3~54  ))
// \iir|Add3~58  = CARRY(( \iir|delay_section1[1][6]~_Duplicate_2_q  ) + ( \iir|Add2~53_sumout  ) + ( \iir|Add3~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\iir|delay_section1[1][6]~_Duplicate_2_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\iir|Add2~53_sumout ),
	.datag(gnd),
	.cin(\iir|Add3~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Add3~57_sumout ),
	.cout(\iir|Add3~58 ),
	.shareout());
// synopsys translate_off
defparam \iir|Add3~57 .extended_lut = "off";
defparam \iir|Add3~57 .lut_mask = 64'h0000FF0000000F0F;
defparam \iir|Add3~57 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y12_N51
cyclonev_lcell_comb \iir|Add3~61 (
// Equation(s):
// \iir|Add3~61_sumout  = SUM(( \iir|Add2~57_sumout  ) + ( \iir|delay_section1[1][7]~_Duplicate_2_q  ) + ( \iir|Add3~58  ))
// \iir|Add3~62  = CARRY(( \iir|Add2~57_sumout  ) + ( \iir|delay_section1[1][7]~_Duplicate_2_q  ) + ( \iir|Add3~58  ))

	.dataa(!\iir|delay_section1[1][7]~_Duplicate_2_q ),
	.datab(gnd),
	.datac(!\iir|Add2~57_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iir|Add3~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Add3~61_sumout ),
	.cout(\iir|Add3~62 ),
	.shareout());
// synopsys translate_off
defparam \iir|Add3~61 .extended_lut = "off";
defparam \iir|Add3~61 .lut_mask = 64'h0000AAAA00000F0F;
defparam \iir|Add3~61 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y12_N54
cyclonev_lcell_comb \iir|Add3~65 (
// Equation(s):
// \iir|Add3~65_sumout  = SUM(( \iir|Add2~61_sumout  ) + ( \iir|delay_section1[1][8]~_Duplicate_2_q  ) + ( \iir|Add3~62  ))
// \iir|Add3~66  = CARRY(( \iir|Add2~61_sumout  ) + ( \iir|delay_section1[1][8]~_Duplicate_2_q  ) + ( \iir|Add3~62  ))

	.dataa(!\iir|delay_section1[1][8]~_Duplicate_2_q ),
	.datab(gnd),
	.datac(!\iir|Add2~61_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iir|Add3~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Add3~65_sumout ),
	.cout(\iir|Add3~66 ),
	.shareout());
// synopsys translate_off
defparam \iir|Add3~65 .extended_lut = "off";
defparam \iir|Add3~65 .lut_mask = 64'h0000AAAA00000F0F;
defparam \iir|Add3~65 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y12_N57
cyclonev_lcell_comb \iir|Add3~69 (
// Equation(s):
// \iir|Add3~69_sumout  = SUM(( \iir|Add2~65_sumout  ) + ( \iir|delay_section1[1][9]~_Duplicate_2_q  ) + ( \iir|Add3~66  ))
// \iir|Add3~70  = CARRY(( \iir|Add2~65_sumout  ) + ( \iir|delay_section1[1][9]~_Duplicate_2_q  ) + ( \iir|Add3~66  ))

	.dataa(gnd),
	.datab(!\iir|Add2~65_sumout ),
	.datac(!\iir|delay_section1[1][9]~_Duplicate_2_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iir|Add3~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Add3~69_sumout ),
	.cout(\iir|Add3~70 ),
	.shareout());
// synopsys translate_off
defparam \iir|Add3~69 .extended_lut = "off";
defparam \iir|Add3~69 .lut_mask = 64'h0000F0F000003333;
defparam \iir|Add3~69 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y11_N0
cyclonev_lcell_comb \iir|Add3~73 (
// Equation(s):
// \iir|Add3~73_sumout  = SUM(( \iir|Add2~69_sumout  ) + ( \iir|delay_section1[1][10]~_Duplicate_2_q  ) + ( \iir|Add3~70  ))
// \iir|Add3~74  = CARRY(( \iir|Add2~69_sumout  ) + ( \iir|delay_section1[1][10]~_Duplicate_2_q  ) + ( \iir|Add3~70  ))

	.dataa(gnd),
	.datab(!\iir|Add2~69_sumout ),
	.datac(!\iir|delay_section1[1][10]~_Duplicate_2_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iir|Add3~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Add3~73_sumout ),
	.cout(\iir|Add3~74 ),
	.shareout());
// synopsys translate_off
defparam \iir|Add3~73 .extended_lut = "off";
defparam \iir|Add3~73 .lut_mask = 64'h0000F0F000003333;
defparam \iir|Add3~73 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y11_N3
cyclonev_lcell_comb \iir|Add3~77 (
// Equation(s):
// \iir|Add3~77_sumout  = SUM(( \iir|Add2~73_sumout  ) + ( \iir|delay_section1[1][11]~_Duplicate_2_q  ) + ( \iir|Add3~74  ))
// \iir|Add3~78  = CARRY(( \iir|Add2~73_sumout  ) + ( \iir|delay_section1[1][11]~_Duplicate_2_q  ) + ( \iir|Add3~74  ))

	.dataa(!\iir|Add2~73_sumout ),
	.datab(gnd),
	.datac(!\iir|delay_section1[1][11]~_Duplicate_2_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iir|Add3~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Add3~77_sumout ),
	.cout(\iir|Add3~78 ),
	.shareout());
// synopsys translate_off
defparam \iir|Add3~77 .extended_lut = "off";
defparam \iir|Add3~77 .lut_mask = 64'h0000F0F000005555;
defparam \iir|Add3~77 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y11_N6
cyclonev_lcell_comb \iir|Add3~81 (
// Equation(s):
// \iir|Add3~81_sumout  = SUM(( \iir|Add2~77_sumout  ) + ( \iir|delay_section1[1][12]~_Duplicate_2_q  ) + ( \iir|Add3~78  ))
// \iir|Add3~82  = CARRY(( \iir|Add2~77_sumout  ) + ( \iir|delay_section1[1][12]~_Duplicate_2_q  ) + ( \iir|Add3~78  ))

	.dataa(gnd),
	.datab(!\iir|delay_section1[1][12]~_Duplicate_2_q ),
	.datac(!\iir|Add2~77_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iir|Add3~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Add3~81_sumout ),
	.cout(\iir|Add3~82 ),
	.shareout());
// synopsys translate_off
defparam \iir|Add3~81 .extended_lut = "off";
defparam \iir|Add3~81 .lut_mask = 64'h0000CCCC00000F0F;
defparam \iir|Add3~81 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y11_N9
cyclonev_lcell_comb \iir|Add3~85 (
// Equation(s):
// \iir|Add3~85_sumout  = SUM(( \iir|Add2~81_sumout  ) + ( \iir|delay_section1[1][13]~_Duplicate_2_q  ) + ( \iir|Add3~82  ))
// \iir|Add3~86  = CARRY(( \iir|Add2~81_sumout  ) + ( \iir|delay_section1[1][13]~_Duplicate_2_q  ) + ( \iir|Add3~82  ))

	.dataa(!\iir|delay_section1[1][13]~_Duplicate_2_q ),
	.datab(gnd),
	.datac(!\iir|Add2~81_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iir|Add3~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Add3~85_sumout ),
	.cout(\iir|Add3~86 ),
	.shareout());
// synopsys translate_off
defparam \iir|Add3~85 .extended_lut = "off";
defparam \iir|Add3~85 .lut_mask = 64'h0000AAAA00000F0F;
defparam \iir|Add3~85 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y11_N12
cyclonev_lcell_comb \iir|Add3~89 (
// Equation(s):
// \iir|Add3~89_sumout  = SUM(( \iir|Add2~85_sumout  ) + ( \iir|delay_section1[1][14]~_Duplicate_2_q  ) + ( \iir|Add3~86  ))
// \iir|Add3~90  = CARRY(( \iir|Add2~85_sumout  ) + ( \iir|delay_section1[1][14]~_Duplicate_2_q  ) + ( \iir|Add3~86  ))

	.dataa(!\iir|delay_section1[1][14]~_Duplicate_2_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\iir|Add2~85_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iir|Add3~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Add3~89_sumout ),
	.cout(\iir|Add3~90 ),
	.shareout());
// synopsys translate_off
defparam \iir|Add3~89 .extended_lut = "off";
defparam \iir|Add3~89 .lut_mask = 64'h0000AAAA000000FF;
defparam \iir|Add3~89 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y11_N15
cyclonev_lcell_comb \iir|Add3~93 (
// Equation(s):
// \iir|Add3~93_sumout  = SUM(( \iir|delay_section1[1][15]~_Duplicate_2_q  ) + ( \iir|Add2~89_sumout  ) + ( \iir|Add3~90  ))
// \iir|Add3~94  = CARRY(( \iir|delay_section1[1][15]~_Duplicate_2_q  ) + ( \iir|Add2~89_sumout  ) + ( \iir|Add3~90  ))

	.dataa(gnd),
	.datab(!\iir|Add2~89_sumout ),
	.datac(gnd),
	.datad(!\iir|delay_section1[1][15]~_Duplicate_2_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iir|Add3~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Add3~93_sumout ),
	.cout(\iir|Add3~94 ),
	.shareout());
// synopsys translate_off
defparam \iir|Add3~93 .extended_lut = "off";
defparam \iir|Add3~93 .lut_mask = 64'h0000CCCC000000FF;
defparam \iir|Add3~93 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y11_N18
cyclonev_lcell_comb \iir|Add3~97 (
// Equation(s):
// \iir|Add3~97_sumout  = SUM(( \iir|Add2~93_sumout  ) + ( \iir|delay_section1[1][16]~_Duplicate_2_q  ) + ( \iir|Add3~94  ))
// \iir|Add3~98  = CARRY(( \iir|Add2~93_sumout  ) + ( \iir|delay_section1[1][16]~_Duplicate_2_q  ) + ( \iir|Add3~94  ))

	.dataa(!\iir|delay_section1[1][16]~_Duplicate_2_q ),
	.datab(gnd),
	.datac(!\iir|Add2~93_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iir|Add3~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Add3~97_sumout ),
	.cout(\iir|Add3~98 ),
	.shareout());
// synopsys translate_off
defparam \iir|Add3~97 .extended_lut = "off";
defparam \iir|Add3~97 .lut_mask = 64'h0000AAAA00000F0F;
defparam \iir|Add3~97 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y11_N21
cyclonev_lcell_comb \iir|Add3~101 (
// Equation(s):
// \iir|Add3~101_sumout  = SUM(( \iir|Add2~97_sumout  ) + ( \iir|delay_section1[1][17]~_Duplicate_2_q  ) + ( \iir|Add3~98  ))
// \iir|Add3~102  = CARRY(( \iir|Add2~97_sumout  ) + ( \iir|delay_section1[1][17]~_Duplicate_2_q  ) + ( \iir|Add3~98  ))

	.dataa(gnd),
	.datab(!\iir|Add2~97_sumout ),
	.datac(!\iir|delay_section1[1][17]~_Duplicate_2_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iir|Add3~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Add3~101_sumout ),
	.cout(\iir|Add3~102 ),
	.shareout());
// synopsys translate_off
defparam \iir|Add3~101 .extended_lut = "off";
defparam \iir|Add3~101 .lut_mask = 64'h0000F0F000003333;
defparam \iir|Add3~101 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y11_N24
cyclonev_lcell_comb \iir|Add3~105 (
// Equation(s):
// \iir|Add3~105_sumout  = SUM(( \iir|Add2~101_sumout  ) + ( \iir|delay_section1[1][18]~_Duplicate_2_q  ) + ( \iir|Add3~102  ))
// \iir|Add3~106  = CARRY(( \iir|Add2~101_sumout  ) + ( \iir|delay_section1[1][18]~_Duplicate_2_q  ) + ( \iir|Add3~102  ))

	.dataa(gnd),
	.datab(!\iir|delay_section1[1][18]~_Duplicate_2_q ),
	.datac(!\iir|Add2~101_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iir|Add3~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Add3~105_sumout ),
	.cout(\iir|Add3~106 ),
	.shareout());
// synopsys translate_off
defparam \iir|Add3~105 .extended_lut = "off";
defparam \iir|Add3~105 .lut_mask = 64'h0000CCCC00000F0F;
defparam \iir|Add3~105 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y11_N27
cyclonev_lcell_comb \iir|Add3~109 (
// Equation(s):
// \iir|Add3~109_sumout  = SUM(( \iir|Add2~105_sumout  ) + ( \iir|delay_section1[1][19]~_Duplicate_2_q  ) + ( \iir|Add3~106  ))
// \iir|Add3~110  = CARRY(( \iir|Add2~105_sumout  ) + ( \iir|delay_section1[1][19]~_Duplicate_2_q  ) + ( \iir|Add3~106  ))

	.dataa(!\iir|delay_section1[1][19]~_Duplicate_2_q ),
	.datab(gnd),
	.datac(!\iir|Add2~105_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iir|Add3~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Add3~109_sumout ),
	.cout(\iir|Add3~110 ),
	.shareout());
// synopsys translate_off
defparam \iir|Add3~109 .extended_lut = "off";
defparam \iir|Add3~109 .lut_mask = 64'h0000AAAA00000F0F;
defparam \iir|Add3~109 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y11_N30
cyclonev_lcell_comb \iir|Add3~113 (
// Equation(s):
// \iir|Add3~113_sumout  = SUM(( \iir|Add2~109_sumout  ) + ( \iir|delay_section1[1][20]~_Duplicate_2_q  ) + ( \iir|Add3~110  ))
// \iir|Add3~114  = CARRY(( \iir|Add2~109_sumout  ) + ( \iir|delay_section1[1][20]~_Duplicate_2_q  ) + ( \iir|Add3~110  ))

	.dataa(gnd),
	.datab(!\iir|Add2~109_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\iir|delay_section1[1][20]~_Duplicate_2_q ),
	.datag(gnd),
	.cin(\iir|Add3~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Add3~113_sumout ),
	.cout(\iir|Add3~114 ),
	.shareout());
// synopsys translate_off
defparam \iir|Add3~113 .extended_lut = "off";
defparam \iir|Add3~113 .lut_mask = 64'h0000FF0000003333;
defparam \iir|Add3~113 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y11_N33
cyclonev_lcell_comb \iir|Add3~117 (
// Equation(s):
// \iir|Add3~117_sumout  = SUM(( \iir|Add2~113_sumout  ) + ( \iir|delay_section1[1][21]~_Duplicate_2_q  ) + ( \iir|Add3~114  ))
// \iir|Add3~118  = CARRY(( \iir|Add2~113_sumout  ) + ( \iir|delay_section1[1][21]~_Duplicate_2_q  ) + ( \iir|Add3~114  ))

	.dataa(!\iir|delay_section1[1][21]~_Duplicate_2_q ),
	.datab(gnd),
	.datac(!\iir|Add2~113_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iir|Add3~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Add3~117_sumout ),
	.cout(\iir|Add3~118 ),
	.shareout());
// synopsys translate_off
defparam \iir|Add3~117 .extended_lut = "off";
defparam \iir|Add3~117 .lut_mask = 64'h0000AAAA00000F0F;
defparam \iir|Add3~117 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y11_N36
cyclonev_lcell_comb \iir|Add3~49 (
// Equation(s):
// \iir|Add3~49_sumout  = SUM(( \iir|delay_section1[1][22]~_Duplicate_2_q  ) + ( \iir|Add2~45_sumout  ) + ( \iir|Add3~118  ))
// \iir|Add3~50  = CARRY(( \iir|delay_section1[1][22]~_Duplicate_2_q  ) + ( \iir|Add2~45_sumout  ) + ( \iir|Add3~118  ))

	.dataa(gnd),
	.datab(!\iir|delay_section1[1][22]~_Duplicate_2_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\iir|Add2~45_sumout ),
	.datag(gnd),
	.cin(\iir|Add3~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Add3~49_sumout ),
	.cout(\iir|Add3~50 ),
	.shareout());
// synopsys translate_off
defparam \iir|Add3~49 .extended_lut = "off";
defparam \iir|Add3~49 .lut_mask = 64'h0000FF0000003333;
defparam \iir|Add3~49 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y11_N39
cyclonev_lcell_comb \iir|Add3~1 (
// Equation(s):
// \iir|Add3~1_sumout  = SUM(( \iir|Add2~1_sumout  ) + ( \iir|delay_section1[1][23]~_Duplicate_2_q  ) + ( \iir|Add3~50  ))
// \iir|Add3~2  = CARRY(( \iir|Add2~1_sumout  ) + ( \iir|delay_section1[1][23]~_Duplicate_2_q  ) + ( \iir|Add3~50  ))

	.dataa(!\iir|Add2~1_sumout ),
	.datab(gnd),
	.datac(!\iir|delay_section1[1][23]~_Duplicate_2_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iir|Add3~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Add3~1_sumout ),
	.cout(\iir|Add3~2 ),
	.shareout());
// synopsys translate_off
defparam \iir|Add3~1 .extended_lut = "off";
defparam \iir|Add3~1 .lut_mask = 64'h0000F0F000005555;
defparam \iir|Add3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y10_N9
cyclonev_lcell_comb \iir|Add2~5 (
// Equation(s):
// \iir|Add2~5_sumout  = SUM(( \iir|delay_section1[0][23]~_Duplicate_2_q  ) + ( (!\iir|Add1~1_sumout  & ((!\iir|Equal2~0_combout ) # ((\iir|Add1~25_sumout )))) # (\iir|Add1~1_sumout  & (((\iir|Equal3~0_combout  & \iir|Add1~25_sumout )))) ) + ( \iir|Add2~2  
// ))
// \iir|Add2~6  = CARRY(( \iir|delay_section1[0][23]~_Duplicate_2_q  ) + ( (!\iir|Add1~1_sumout  & ((!\iir|Equal2~0_combout ) # ((\iir|Add1~25_sumout )))) # (\iir|Add1~1_sumout  & (((\iir|Equal3~0_combout  & \iir|Add1~25_sumout )))) ) + ( \iir|Add2~2  ))

	.dataa(!\iir|Add1~1_sumout ),
	.datab(!\iir|Equal2~0_combout ),
	.datac(!\iir|Equal3~0_combout ),
	.datad(!\iir|delay_section1[0][23]~_Duplicate_2_q ),
	.datae(gnd),
	.dataf(!\iir|Add1~25_sumout ),
	.datag(gnd),
	.cin(\iir|Add2~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Add2~5_sumout ),
	.cout(\iir|Add2~6 ),
	.shareout());
// synopsys translate_off
defparam \iir|Add2~5 .extended_lut = "off";
defparam \iir|Add2~5 .lut_mask = 64'h00007750000000FF;
defparam \iir|Add2~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y9_N12
cyclonev_lcell_comb \iir|delay_section1[1][24]~_Duplicate_2feeder (
// Equation(s):
// \iir|delay_section1[1][24]~_Duplicate_2feeder_combout  = ( \iir|delay_section1[0][24]~_Duplicate_2_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\iir|delay_section1[0][24]~_Duplicate_2_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\iir|delay_section1[1][24]~_Duplicate_2feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \iir|delay_section1[1][24]~_Duplicate_2feeder .extended_lut = "off";
defparam \iir|delay_section1[1][24]~_Duplicate_2feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \iir|delay_section1[1][24]~_Duplicate_2feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y9_N13
dffeas \iir|delay_section1[1][24]~_Duplicate_2 (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\iir|delay_section1[1][24]~_Duplicate_2feeder_combout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iir|delay_section1[1][24]~_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \iir|delay_section1[1][24]~_Duplicate_2 .is_wysiwyg = "true";
defparam \iir|delay_section1[1][24]~_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y11_N42
cyclonev_lcell_comb \iir|Add3~5 (
// Equation(s):
// \iir|Add3~5_sumout  = SUM(( \iir|Add2~5_sumout  ) + ( \iir|delay_section1[1][24]~_Duplicate_2_q  ) + ( \iir|Add3~2  ))
// \iir|Add3~6  = CARRY(( \iir|Add2~5_sumout  ) + ( \iir|delay_section1[1][24]~_Duplicate_2_q  ) + ( \iir|Add3~2  ))

	.dataa(!\iir|Add2~5_sumout ),
	.datab(gnd),
	.datac(!\iir|delay_section1[1][24]~_Duplicate_2_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iir|Add3~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Add3~5_sumout ),
	.cout(\iir|Add3~6 ),
	.shareout());
// synopsys translate_off
defparam \iir|Add3~5 .extended_lut = "off";
defparam \iir|Add3~5 .lut_mask = 64'h0000F0F000005555;
defparam \iir|Add3~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y9_N15
cyclonev_lcell_comb \iir|delay_section1[1][25]~_Duplicate_2feeder (
// Equation(s):
// \iir|delay_section1[1][25]~_Duplicate_2feeder_combout  = ( \iir|delay_section1[0][25]~_Duplicate_2_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\iir|delay_section1[0][25]~_Duplicate_2_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\iir|delay_section1[1][25]~_Duplicate_2feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \iir|delay_section1[1][25]~_Duplicate_2feeder .extended_lut = "off";
defparam \iir|delay_section1[1][25]~_Duplicate_2feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \iir|delay_section1[1][25]~_Duplicate_2feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y9_N16
dffeas \iir|delay_section1[1][25]~_Duplicate_2 (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\iir|delay_section1[1][25]~_Duplicate_2feeder_combout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iir|delay_section1[1][25]~_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \iir|delay_section1[1][25]~_Duplicate_2 .is_wysiwyg = "true";
defparam \iir|delay_section1[1][25]~_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y10_N12
cyclonev_lcell_comb \iir|Add2~9 (
// Equation(s):
// \iir|Add2~9_sumout  = SUM(( \iir|delay_section1[0][24]~_Duplicate_2_q  ) + ( (!\iir|Add1~1_sumout  & ((!\iir|Equal2~0_combout ) # ((\iir|Add1~29_sumout )))) # (\iir|Add1~1_sumout  & (((\iir|Equal3~0_combout  & \iir|Add1~29_sumout )))) ) + ( \iir|Add2~6  
// ))
// \iir|Add2~10  = CARRY(( \iir|delay_section1[0][24]~_Duplicate_2_q  ) + ( (!\iir|Add1~1_sumout  & ((!\iir|Equal2~0_combout ) # ((\iir|Add1~29_sumout )))) # (\iir|Add1~1_sumout  & (((\iir|Equal3~0_combout  & \iir|Add1~29_sumout )))) ) + ( \iir|Add2~6  ))

	.dataa(!\iir|Add1~1_sumout ),
	.datab(!\iir|Equal2~0_combout ),
	.datac(!\iir|Equal3~0_combout ),
	.datad(!\iir|delay_section1[0][24]~_Duplicate_2_q ),
	.datae(gnd),
	.dataf(!\iir|Add1~29_sumout ),
	.datag(gnd),
	.cin(\iir|Add2~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Add2~9_sumout ),
	.cout(\iir|Add2~10 ),
	.shareout());
// synopsys translate_off
defparam \iir|Add2~9 .extended_lut = "off";
defparam \iir|Add2~9 .lut_mask = 64'h00007750000000FF;
defparam \iir|Add2~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y11_N45
cyclonev_lcell_comb \iir|Add3~9 (
// Equation(s):
// \iir|Add3~9_sumout  = SUM(( \iir|Add2~9_sumout  ) + ( \iir|delay_section1[1][25]~_Duplicate_2_q  ) + ( \iir|Add3~6  ))
// \iir|Add3~10  = CARRY(( \iir|Add2~9_sumout  ) + ( \iir|delay_section1[1][25]~_Duplicate_2_q  ) + ( \iir|Add3~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\iir|delay_section1[1][25]~_Duplicate_2_q ),
	.datad(!\iir|Add2~9_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iir|Add3~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Add3~9_sumout ),
	.cout(\iir|Add3~10 ),
	.shareout());
// synopsys translate_off
defparam \iir|Add3~9 .extended_lut = "off";
defparam \iir|Add3~9 .lut_mask = 64'h0000F0F0000000FF;
defparam \iir|Add3~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y11_N22
dffeas \iir|delay_section1[1][26]~_Duplicate_2 (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\iir|delay_section1[0][26]~_Duplicate_2_q ),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iir|delay_section1[1][26]~_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \iir|delay_section1[1][26]~_Duplicate_2 .is_wysiwyg = "true";
defparam \iir|delay_section1[1][26]~_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y10_N15
cyclonev_lcell_comb \iir|Add2~13 (
// Equation(s):
// \iir|Add2~13_sumout  = SUM(( (!\iir|Add1~1_sumout  & ((!\iir|Equal2~0_combout ) # ((\iir|Add1~33_sumout )))) # (\iir|Add1~1_sumout  & (((\iir|Equal3~0_combout  & \iir|Add1~33_sumout )))) ) + ( \iir|delay_section1[0][25]~_Duplicate_2_q  ) + ( \iir|Add2~10  
// ))
// \iir|Add2~14  = CARRY(( (!\iir|Add1~1_sumout  & ((!\iir|Equal2~0_combout ) # ((\iir|Add1~33_sumout )))) # (\iir|Add1~1_sumout  & (((\iir|Equal3~0_combout  & \iir|Add1~33_sumout )))) ) + ( \iir|delay_section1[0][25]~_Duplicate_2_q  ) + ( \iir|Add2~10  ))

	.dataa(!\iir|Add1~1_sumout ),
	.datab(!\iir|Equal2~0_combout ),
	.datac(!\iir|Equal3~0_combout ),
	.datad(!\iir|Add1~33_sumout ),
	.datae(gnd),
	.dataf(!\iir|delay_section1[0][25]~_Duplicate_2_q ),
	.datag(gnd),
	.cin(\iir|Add2~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Add2~13_sumout ),
	.cout(\iir|Add2~14 ),
	.shareout());
// synopsys translate_off
defparam \iir|Add2~13 .extended_lut = "off";
defparam \iir|Add2~13 .lut_mask = 64'h0000FF00000088AF;
defparam \iir|Add2~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y11_N48
cyclonev_lcell_comb \iir|Add3~13 (
// Equation(s):
// \iir|Add3~13_sumout  = SUM(( \iir|Add2~13_sumout  ) + ( \iir|delay_section1[1][26]~_Duplicate_2_q  ) + ( \iir|Add3~10  ))
// \iir|Add3~14  = CARRY(( \iir|Add2~13_sumout  ) + ( \iir|delay_section1[1][26]~_Duplicate_2_q  ) + ( \iir|Add3~10  ))

	.dataa(gnd),
	.datab(!\iir|delay_section1[1][26]~_Duplicate_2_q ),
	.datac(!\iir|Add2~13_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iir|Add3~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Add3~13_sumout ),
	.cout(\iir|Add3~14 ),
	.shareout());
// synopsys translate_off
defparam \iir|Add3~13 .extended_lut = "off";
defparam \iir|Add3~13 .lut_mask = 64'h0000CCCC00000F0F;
defparam \iir|Add3~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y10_N19
dffeas \iir|delay_section1[1][27]~_Duplicate_2 (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\iir|delay_section1[0][27]~_Duplicate_2_q ),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iir|delay_section1[1][27]~_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \iir|delay_section1[1][27]~_Duplicate_2 .is_wysiwyg = "true";
defparam \iir|delay_section1[1][27]~_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y10_N18
cyclonev_lcell_comb \iir|Add2~17 (
// Equation(s):
// \iir|Add2~17_sumout  = SUM(( (!\iir|Add1~1_sumout  & (((!\iir|Equal2~0_combout ) # (\iir|Add1~37_sumout )))) # (\iir|Add1~1_sumout  & (\iir|Equal3~0_combout  & ((\iir|Add1~37_sumout )))) ) + ( \iir|delay_section1[0][26]~_Duplicate_2_q  ) + ( \iir|Add2~14  
// ))
// \iir|Add2~18  = CARRY(( (!\iir|Add1~1_sumout  & (((!\iir|Equal2~0_combout ) # (\iir|Add1~37_sumout )))) # (\iir|Add1~1_sumout  & (\iir|Equal3~0_combout  & ((\iir|Add1~37_sumout )))) ) + ( \iir|delay_section1[0][26]~_Duplicate_2_q  ) + ( \iir|Add2~14  ))

	.dataa(!\iir|Add1~1_sumout ),
	.datab(!\iir|Equal3~0_combout ),
	.datac(!\iir|Equal2~0_combout ),
	.datad(!\iir|Add1~37_sumout ),
	.datae(gnd),
	.dataf(!\iir|delay_section1[0][26]~_Duplicate_2_q ),
	.datag(gnd),
	.cin(\iir|Add2~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Add2~17_sumout ),
	.cout(\iir|Add2~18 ),
	.shareout());
// synopsys translate_off
defparam \iir|Add2~17 .extended_lut = "off";
defparam \iir|Add2~17 .lut_mask = 64'h0000FF000000A0BB;
defparam \iir|Add2~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y11_N51
cyclonev_lcell_comb \iir|Add3~17 (
// Equation(s):
// \iir|Add3~17_sumout  = SUM(( \iir|Add2~17_sumout  ) + ( \iir|delay_section1[1][27]~_Duplicate_2_q  ) + ( \iir|Add3~14  ))
// \iir|Add3~18  = CARRY(( \iir|Add2~17_sumout  ) + ( \iir|delay_section1[1][27]~_Duplicate_2_q  ) + ( \iir|Add3~14  ))

	.dataa(!\iir|delay_section1[1][27]~_Duplicate_2_q ),
	.datab(gnd),
	.datac(!\iir|Add2~17_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iir|Add3~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Add3~17_sumout ),
	.cout(\iir|Add3~18 ),
	.shareout());
// synopsys translate_off
defparam \iir|Add3~17 .extended_lut = "off";
defparam \iir|Add3~17 .lut_mask = 64'h0000AAAA00000F0F;
defparam \iir|Add3~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y11_N28
dffeas \iir|delay_section1[1][28]~_Duplicate_2 (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\iir|delay_section1[0][28]~_Duplicate_2_q ),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iir|delay_section1[1][28]~_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \iir|delay_section1[1][28]~_Duplicate_2 .is_wysiwyg = "true";
defparam \iir|delay_section1[1][28]~_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y10_N21
cyclonev_lcell_comb \iir|Add2~21 (
// Equation(s):
// \iir|Add2~21_sumout  = SUM(( \iir|delay_section1[0][27]~_Duplicate_2_q  ) + ( (!\iir|Add1~1_sumout  & (((!\iir|Equal2~0_combout ) # (\iir|Add1~41_sumout )))) # (\iir|Add1~1_sumout  & (\iir|Equal3~0_combout  & ((\iir|Add1~41_sumout )))) ) + ( \iir|Add2~18  
// ))
// \iir|Add2~22  = CARRY(( \iir|delay_section1[0][27]~_Duplicate_2_q  ) + ( (!\iir|Add1~1_sumout  & (((!\iir|Equal2~0_combout ) # (\iir|Add1~41_sumout )))) # (\iir|Add1~1_sumout  & (\iir|Equal3~0_combout  & ((\iir|Add1~41_sumout )))) ) + ( \iir|Add2~18  ))

	.dataa(!\iir|Add1~1_sumout ),
	.datab(!\iir|Equal3~0_combout ),
	.datac(!\iir|Equal2~0_combout ),
	.datad(!\iir|delay_section1[0][27]~_Duplicate_2_q ),
	.datae(gnd),
	.dataf(!\iir|Add1~41_sumout ),
	.datag(gnd),
	.cin(\iir|Add2~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Add2~21_sumout ),
	.cout(\iir|Add2~22 ),
	.shareout());
// synopsys translate_off
defparam \iir|Add2~21 .extended_lut = "off";
defparam \iir|Add2~21 .lut_mask = 64'h00005F44000000FF;
defparam \iir|Add2~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y11_N54
cyclonev_lcell_comb \iir|Add3~21 (
// Equation(s):
// \iir|Add3~21_sumout  = SUM(( \iir|Add2~21_sumout  ) + ( \iir|delay_section1[1][28]~_Duplicate_2_q  ) + ( \iir|Add3~18  ))
// \iir|Add3~22  = CARRY(( \iir|Add2~21_sumout  ) + ( \iir|delay_section1[1][28]~_Duplicate_2_q  ) + ( \iir|Add3~18  ))

	.dataa(gnd),
	.datab(!\iir|delay_section1[1][28]~_Duplicate_2_q ),
	.datac(!\iir|Add2~21_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iir|Add3~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Add3~21_sumout ),
	.cout(\iir|Add3~22 ),
	.shareout());
// synopsys translate_off
defparam \iir|Add3~21 .extended_lut = "off";
defparam \iir|Add3~21 .lut_mask = 64'h0000CCCC00000F0F;
defparam \iir|Add3~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y10_N37
dffeas \iir|delay_section1[1][29]~_Duplicate_2 (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\iir|delay_section1[0][29]~_Duplicate_2_q ),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iir|delay_section1[1][29]~_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \iir|delay_section1[1][29]~_Duplicate_2 .is_wysiwyg = "true";
defparam \iir|delay_section1[1][29]~_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y10_N24
cyclonev_lcell_comb \iir|Add2~25 (
// Equation(s):
// \iir|Add2~25_sumout  = SUM(( \iir|delay_section1[0][28]~_Duplicate_2_q  ) + ( (!\iir|Add1~1_sumout  & (((!\iir|Equal2~0_combout ) # (\iir|Add1~45_sumout )))) # (\iir|Add1~1_sumout  & (\iir|Equal3~0_combout  & ((\iir|Add1~45_sumout )))) ) + ( \iir|Add2~22  
// ))
// \iir|Add2~26  = CARRY(( \iir|delay_section1[0][28]~_Duplicate_2_q  ) + ( (!\iir|Add1~1_sumout  & (((!\iir|Equal2~0_combout ) # (\iir|Add1~45_sumout )))) # (\iir|Add1~1_sumout  & (\iir|Equal3~0_combout  & ((\iir|Add1~45_sumout )))) ) + ( \iir|Add2~22  ))

	.dataa(!\iir|Add1~1_sumout ),
	.datab(!\iir|Equal3~0_combout ),
	.datac(!\iir|Equal2~0_combout ),
	.datad(!\iir|delay_section1[0][28]~_Duplicate_2_q ),
	.datae(gnd),
	.dataf(!\iir|Add1~45_sumout ),
	.datag(gnd),
	.cin(\iir|Add2~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Add2~25_sumout ),
	.cout(\iir|Add2~26 ),
	.shareout());
// synopsys translate_off
defparam \iir|Add2~25 .extended_lut = "off";
defparam \iir|Add2~25 .lut_mask = 64'h00005F44000000FF;
defparam \iir|Add2~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y11_N57
cyclonev_lcell_comb \iir|Add3~25 (
// Equation(s):
// \iir|Add3~25_sumout  = SUM(( \iir|delay_section1[1][29]~_Duplicate_2_q  ) + ( \iir|Add2~25_sumout  ) + ( \iir|Add3~22  ))
// \iir|Add3~26  = CARRY(( \iir|delay_section1[1][29]~_Duplicate_2_q  ) + ( \iir|Add2~25_sumout  ) + ( \iir|Add3~22  ))

	.dataa(!\iir|delay_section1[1][29]~_Duplicate_2_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\iir|Add2~25_sumout ),
	.datag(gnd),
	.cin(\iir|Add3~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Add3~25_sumout ),
	.cout(\iir|Add3~26 ),
	.shareout());
// synopsys translate_off
defparam \iir|Add3~25 .extended_lut = "off";
defparam \iir|Add3~25 .lut_mask = 64'h0000FF0000005555;
defparam \iir|Add3~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y10_N2
dffeas \iir|delay_section1[1][30]~_Duplicate_2 (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\iir|delay_section1[0][30]~_Duplicate_2_q ),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iir|delay_section1[1][30]~_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \iir|delay_section1[1][30]~_Duplicate_2 .is_wysiwyg = "true";
defparam \iir|delay_section1[1][30]~_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y10_N27
cyclonev_lcell_comb \iir|Add2~29 (
// Equation(s):
// \iir|Add2~29_sumout  = SUM(( (!\iir|Add1~1_sumout  & (((!\iir|Equal2~0_combout ) # (\iir|Add1~49_sumout )))) # (\iir|Add1~1_sumout  & (\iir|Equal3~0_combout  & ((\iir|Add1~49_sumout )))) ) + ( \iir|delay_section1[0][29]~_Duplicate_2_q  ) + ( \iir|Add2~26  
// ))
// \iir|Add2~30  = CARRY(( (!\iir|Add1~1_sumout  & (((!\iir|Equal2~0_combout ) # (\iir|Add1~49_sumout )))) # (\iir|Add1~1_sumout  & (\iir|Equal3~0_combout  & ((\iir|Add1~49_sumout )))) ) + ( \iir|delay_section1[0][29]~_Duplicate_2_q  ) + ( \iir|Add2~26  ))

	.dataa(!\iir|Add1~1_sumout ),
	.datab(!\iir|Equal3~0_combout ),
	.datac(!\iir|Equal2~0_combout ),
	.datad(!\iir|Add1~49_sumout ),
	.datae(gnd),
	.dataf(!\iir|delay_section1[0][29]~_Duplicate_2_q ),
	.datag(gnd),
	.cin(\iir|Add2~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Add2~29_sumout ),
	.cout(\iir|Add2~30 ),
	.shareout());
// synopsys translate_off
defparam \iir|Add2~29 .extended_lut = "off";
defparam \iir|Add2~29 .lut_mask = 64'h0000FF000000A0BB;
defparam \iir|Add2~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y10_N0
cyclonev_lcell_comb \iir|Add3~29 (
// Equation(s):
// \iir|Add3~29_sumout  = SUM(( \iir|delay_section1[1][30]~_Duplicate_2_q  ) + ( \iir|Add2~29_sumout  ) + ( \iir|Add3~26  ))
// \iir|Add3~30  = CARRY(( \iir|delay_section1[1][30]~_Duplicate_2_q  ) + ( \iir|Add2~29_sumout  ) + ( \iir|Add3~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\iir|delay_section1[1][30]~_Duplicate_2_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\iir|Add2~29_sumout ),
	.datag(gnd),
	.cin(\iir|Add3~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Add3~29_sumout ),
	.cout(\iir|Add3~30 ),
	.shareout());
// synopsys translate_off
defparam \iir|Add3~29 .extended_lut = "off";
defparam \iir|Add3~29 .lut_mask = 64'h0000FF0000000F0F;
defparam \iir|Add3~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y10_N33
cyclonev_lcell_comb \iir|delay_section1[1][31]~_Duplicate_2feeder (
// Equation(s):
// \iir|delay_section1[1][31]~_Duplicate_2feeder_combout  = ( \iir|delay_section1[0][31]~_Duplicate_2_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\iir|delay_section1[0][31]~_Duplicate_2_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\iir|delay_section1[1][31]~_Duplicate_2feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \iir|delay_section1[1][31]~_Duplicate_2feeder .extended_lut = "off";
defparam \iir|delay_section1[1][31]~_Duplicate_2feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \iir|delay_section1[1][31]~_Duplicate_2feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y10_N35
dffeas \iir|delay_section1[1][31]~_Duplicate_2 (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\iir|delay_section1[1][31]~_Duplicate_2feeder_combout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iir|delay_section1[1][31]~_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \iir|delay_section1[1][31]~_Duplicate_2 .is_wysiwyg = "true";
defparam \iir|delay_section1[1][31]~_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y10_N30
cyclonev_lcell_comb \iir|Add2~33 (
// Equation(s):
// \iir|Add2~33_sumout  = SUM(( \iir|Add1~1_sumout  ) + ( \iir|delay_section1[0][30]~_Duplicate_2_q  ) + ( \iir|Add2~30  ))
// \iir|Add2~34  = CARRY(( \iir|Add1~1_sumout  ) + ( \iir|delay_section1[0][30]~_Duplicate_2_q  ) + ( \iir|Add2~30  ))

	.dataa(gnd),
	.datab(!\iir|delay_section1[0][30]~_Duplicate_2_q ),
	.datac(!\iir|Add1~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iir|Add2~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Add2~33_sumout ),
	.cout(\iir|Add2~34 ),
	.shareout());
// synopsys translate_off
defparam \iir|Add2~33 .extended_lut = "off";
defparam \iir|Add2~33 .lut_mask = 64'h0000CCCC00000F0F;
defparam \iir|Add2~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y10_N3
cyclonev_lcell_comb \iir|Add3~33 (
// Equation(s):
// \iir|Add3~33_sumout  = SUM(( \iir|delay_section1[1][31]~_Duplicate_2_q  ) + ( \iir|Add2~33_sumout  ) + ( \iir|Add3~30  ))
// \iir|Add3~34  = CARRY(( \iir|delay_section1[1][31]~_Duplicate_2_q  ) + ( \iir|Add2~33_sumout  ) + ( \iir|Add3~30  ))

	.dataa(!\iir|delay_section1[1][31]~_Duplicate_2_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\iir|Add2~33_sumout ),
	.datag(gnd),
	.cin(\iir|Add3~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Add3~33_sumout ),
	.cout(\iir|Add3~34 ),
	.shareout());
// synopsys translate_off
defparam \iir|Add3~33 .extended_lut = "off";
defparam \iir|Add3~33 .lut_mask = 64'h0000FF0000005555;
defparam \iir|Add3~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y10_N33
cyclonev_lcell_comb \iir|Add2~37 (
// Equation(s):
// \iir|Add2~37_sumout  = SUM(( \iir|Add1~1_sumout  ) + ( \iir|delay_section1[0][31]~_Duplicate_2_q  ) + ( \iir|Add2~34  ))
// \iir|Add2~38  = CARRY(( \iir|Add1~1_sumout  ) + ( \iir|delay_section1[0][31]~_Duplicate_2_q  ) + ( \iir|Add2~34  ))

	.dataa(!\iir|delay_section1[0][31]~_Duplicate_2_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\iir|Add1~1_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iir|Add2~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Add2~37_sumout ),
	.cout(\iir|Add2~38 ),
	.shareout());
// synopsys translate_off
defparam \iir|Add2~37 .extended_lut = "off";
defparam \iir|Add2~37 .lut_mask = 64'h0000AAAA000000FF;
defparam \iir|Add2~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y10_N6
cyclonev_lcell_comb \iir|Add3~37 (
// Equation(s):
// \iir|Add3~37_sumout  = SUM(( \iir|Add2~37_sumout  ) + ( \iir|delay_section1[1][31]~_Duplicate_2_q  ) + ( \iir|Add3~34  ))
// \iir|Add3~38  = CARRY(( \iir|Add2~37_sumout  ) + ( \iir|delay_section1[1][31]~_Duplicate_2_q  ) + ( \iir|Add3~34  ))

	.dataa(!\iir|delay_section1[1][31]~_Duplicate_2_q ),
	.datab(gnd),
	.datac(!\iir|Add2~37_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iir|Add3~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Add3~37_sumout ),
	.cout(\iir|Add3~38 ),
	.shareout());
// synopsys translate_off
defparam \iir|Add3~37 .extended_lut = "off";
defparam \iir|Add3~37 .lut_mask = 64'h0000AAAA00000F0F;
defparam \iir|Add3~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y10_N36
cyclonev_lcell_comb \iir|Add2~41 (
// Equation(s):
// \iir|Add2~41_sumout  = SUM(( \iir|Add1~1_sumout  ) + ( \iir|delay_section1[0][31]~_Duplicate_2_q  ) + ( \iir|Add2~38  ))

	.dataa(!\iir|Add1~1_sumout ),
	.datab(gnd),
	.datac(!\iir|delay_section1[0][31]~_Duplicate_2_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iir|Add2~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Add2~41_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \iir|Add2~41 .extended_lut = "off";
defparam \iir|Add2~41 .lut_mask = 64'h0000F0F000005555;
defparam \iir|Add2~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y10_N9
cyclonev_lcell_comb \iir|Add3~41 (
// Equation(s):
// \iir|Add3~41_sumout  = SUM(( \iir|Add2~41_sumout  ) + ( \iir|delay_section1[1][31]~_Duplicate_2_q  ) + ( \iir|Add3~38  ))
// \iir|Add3~42  = CARRY(( \iir|Add2~41_sumout  ) + ( \iir|delay_section1[1][31]~_Duplicate_2_q  ) + ( \iir|Add3~38  ))

	.dataa(!\iir|delay_section1[1][31]~_Duplicate_2_q ),
	.datab(gnd),
	.datac(!\iir|Add2~41_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iir|Add3~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Add3~41_sumout ),
	.cout(\iir|Add3~42 ),
	.shareout());
// synopsys translate_off
defparam \iir|Add3~41 .extended_lut = "off";
defparam \iir|Add3~41 .lut_mask = 64'h0000AAAA00000F0F;
defparam \iir|Add3~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y10_N12
cyclonev_lcell_comb \iir|Add3~45 (
// Equation(s):
// \iir|Add3~45_sumout  = SUM(( \iir|Add2~41_sumout  ) + ( \iir|delay_section1[1][31]~_Duplicate_2_q  ) + ( \iir|Add3~42  ))

	.dataa(gnd),
	.datab(!\iir|Add2~41_sumout ),
	.datac(!\iir|delay_section1[1][31]~_Duplicate_2_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iir|Add3~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Add3~45_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \iir|Add3~45 .extended_lut = "off";
defparam \iir|Add3~45 .lut_mask = 64'h0000F0F000003333;
defparam \iir|Add3~45 .shared_arith = "off";
// synopsys translate_on

// Location: DSP_X32_Y16_N0
cyclonev_mac \iir|Mult3~318 (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({vcc,vcc,gnd,vcc,gnd,vcc,vcc,gnd,vcc,gnd,vcc,gnd,gnd,vcc,gnd}),
	.ay({\iir|Add3~49_sumout ,\iir|Add3~117_sumout ,\iir|Add3~113_sumout ,\iir|Add3~109_sumout ,\iir|Add3~105_sumout ,\iir|Add3~101_sumout ,\iir|Add3~97_sumout ,\iir|Add3~93_sumout ,\iir|Add3~89_sumout ,\iir|Add3~85_sumout ,\iir|Add3~81_sumout ,\iir|Add3~77_sumout ,
\iir|Add3~73_sumout ,\iir|Add3~69_sumout ,\iir|Add3~65_sumout ,\iir|Add3~61_sumout ,\iir|Add3~57_sumout ,\iir|Add3~53_sumout }),
	.az(26'b00000000000000000000000000),
	.bx(18'b000000000000000000),
	.by(19'b0000000000000000000),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk(3'b000),
	.aclr(2'b00),
	.ena(3'b111),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\iir|Mult3~318_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \iir|Mult3~318 .accumulate_clock = "none";
defparam \iir|Mult3~318 .ax_clock = "none";
defparam \iir|Mult3~318 .ax_width = 15;
defparam \iir|Mult3~318 .ay_scan_in_clock = "none";
defparam \iir|Mult3~318 .ay_scan_in_width = 18;
defparam \iir|Mult3~318 .ay_use_scan_in = "false";
defparam \iir|Mult3~318 .az_clock = "none";
defparam \iir|Mult3~318 .bx_clock = "none";
defparam \iir|Mult3~318 .by_clock = "none";
defparam \iir|Mult3~318 .by_use_scan_in = "false";
defparam \iir|Mult3~318 .bz_clock = "none";
defparam \iir|Mult3~318 .coef_a_0 = 0;
defparam \iir|Mult3~318 .coef_a_1 = 0;
defparam \iir|Mult3~318 .coef_a_2 = 0;
defparam \iir|Mult3~318 .coef_a_3 = 0;
defparam \iir|Mult3~318 .coef_a_4 = 0;
defparam \iir|Mult3~318 .coef_a_5 = 0;
defparam \iir|Mult3~318 .coef_a_6 = 0;
defparam \iir|Mult3~318 .coef_a_7 = 0;
defparam \iir|Mult3~318 .coef_b_0 = 0;
defparam \iir|Mult3~318 .coef_b_1 = 0;
defparam \iir|Mult3~318 .coef_b_2 = 0;
defparam \iir|Mult3~318 .coef_b_3 = 0;
defparam \iir|Mult3~318 .coef_b_4 = 0;
defparam \iir|Mult3~318 .coef_b_5 = 0;
defparam \iir|Mult3~318 .coef_b_6 = 0;
defparam \iir|Mult3~318 .coef_b_7 = 0;
defparam \iir|Mult3~318 .coef_sel_a_clock = "none";
defparam \iir|Mult3~318 .coef_sel_b_clock = "none";
defparam \iir|Mult3~318 .delay_scan_out_ay = "false";
defparam \iir|Mult3~318 .delay_scan_out_by = "false";
defparam \iir|Mult3~318 .enable_double_accum = "false";
defparam \iir|Mult3~318 .load_const_clock = "none";
defparam \iir|Mult3~318 .load_const_value = 0;
defparam \iir|Mult3~318 .mode_sub_location = 0;
defparam \iir|Mult3~318 .negate_clock = "none";
defparam \iir|Mult3~318 .operand_source_max = "input";
defparam \iir|Mult3~318 .operand_source_may = "input";
defparam \iir|Mult3~318 .operand_source_mbx = "input";
defparam \iir|Mult3~318 .operand_source_mby = "input";
defparam \iir|Mult3~318 .operation_mode = "m18x18_full";
defparam \iir|Mult3~318 .output_clock = "none";
defparam \iir|Mult3~318 .preadder_subtract_a = "false";
defparam \iir|Mult3~318 .preadder_subtract_b = "false";
defparam \iir|Mult3~318 .result_a_width = 64;
defparam \iir|Mult3~318 .signed_max = "false";
defparam \iir|Mult3~318 .signed_may = "false";
defparam \iir|Mult3~318 .signed_mbx = "false";
defparam \iir|Mult3~318 .signed_mby = "false";
defparam \iir|Mult3~318 .sub_clock = "none";
defparam \iir|Mult3~318 .use_chainadder = "false";
// synopsys translate_on

// Location: DSP_X32_Y14_N0
cyclonev_mac \iir|Mult3~mult_hlmac (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({\iir|Add3~45_sumout ,\iir|Add3~45_sumout ,\iir|Add3~45_sumout ,\iir|Add3~45_sumout ,\iir|Add3~45_sumout ,\iir|Add3~45_sumout ,\iir|Add3~45_sumout ,\iir|Add3~41_sumout ,\iir|Add3~37_sumout ,\iir|Add3~33_sumout ,\iir|Add3~29_sumout ,\iir|Add3~25_sumout ,
\iir|Add3~21_sumout ,\iir|Add3~17_sumout ,\iir|Add3~13_sumout ,\iir|Add3~9_sumout ,\iir|Add3~5_sumout ,\iir|Add3~1_sumout }),
	.ay({vcc,vcc,gnd,vcc,gnd,vcc,vcc,gnd,vcc,gnd,vcc,gnd,gnd,vcc,gnd}),
	.az(26'b00000000000000000000000000),
	.bx({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.by({gnd,gnd,\iir|Mult3~349 ,\iir|Mult3~348 ,\iir|Mult3~347 ,\iir|Mult3~346 ,\iir|Mult3~345 ,\iir|Mult3~344 ,\iir|Mult3~343 ,\iir|Mult3~342 ,\iir|Mult3~341 ,\iir|Mult3~340 ,\iir|Mult3~339 ,\iir|Mult3~338 ,\iir|Mult3~337 ,\iir|Mult3~336 ,\iir|Mult3~335 ,\iir|Mult3~334 }),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk(3'b000),
	.aclr(2'b00),
	.ena(3'b111),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\iir|Mult3~mult_hlmac_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \iir|Mult3~mult_hlmac .accumulate_clock = "none";
defparam \iir|Mult3~mult_hlmac .ax_clock = "none";
defparam \iir|Mult3~mult_hlmac .ax_width = 18;
defparam \iir|Mult3~mult_hlmac .ay_scan_in_clock = "none";
defparam \iir|Mult3~mult_hlmac .ay_scan_in_width = 15;
defparam \iir|Mult3~mult_hlmac .ay_use_scan_in = "false";
defparam \iir|Mult3~mult_hlmac .az_clock = "none";
defparam \iir|Mult3~mult_hlmac .bx_clock = "none";
defparam \iir|Mult3~mult_hlmac .bx_width = 13;
defparam \iir|Mult3~mult_hlmac .by_clock = "none";
defparam \iir|Mult3~mult_hlmac .by_use_scan_in = "false";
defparam \iir|Mult3~mult_hlmac .by_width = 18;
defparam \iir|Mult3~mult_hlmac .bz_clock = "none";
defparam \iir|Mult3~mult_hlmac .coef_a_0 = 0;
defparam \iir|Mult3~mult_hlmac .coef_a_1 = 0;
defparam \iir|Mult3~mult_hlmac .coef_a_2 = 0;
defparam \iir|Mult3~mult_hlmac .coef_a_3 = 0;
defparam \iir|Mult3~mult_hlmac .coef_a_4 = 0;
defparam \iir|Mult3~mult_hlmac .coef_a_5 = 0;
defparam \iir|Mult3~mult_hlmac .coef_a_6 = 0;
defparam \iir|Mult3~mult_hlmac .coef_a_7 = 0;
defparam \iir|Mult3~mult_hlmac .coef_b_0 = 0;
defparam \iir|Mult3~mult_hlmac .coef_b_1 = 0;
defparam \iir|Mult3~mult_hlmac .coef_b_2 = 0;
defparam \iir|Mult3~mult_hlmac .coef_b_3 = 0;
defparam \iir|Mult3~mult_hlmac .coef_b_4 = 0;
defparam \iir|Mult3~mult_hlmac .coef_b_5 = 0;
defparam \iir|Mult3~mult_hlmac .coef_b_6 = 0;
defparam \iir|Mult3~mult_hlmac .coef_b_7 = 0;
defparam \iir|Mult3~mult_hlmac .coef_sel_a_clock = "none";
defparam \iir|Mult3~mult_hlmac .coef_sel_b_clock = "none";
defparam \iir|Mult3~mult_hlmac .delay_scan_out_ay = "false";
defparam \iir|Mult3~mult_hlmac .delay_scan_out_by = "false";
defparam \iir|Mult3~mult_hlmac .enable_double_accum = "false";
defparam \iir|Mult3~mult_hlmac .load_const_clock = "none";
defparam \iir|Mult3~mult_hlmac .load_const_value = 0;
defparam \iir|Mult3~mult_hlmac .mode_sub_location = 0;
defparam \iir|Mult3~mult_hlmac .negate_clock = "none";
defparam \iir|Mult3~mult_hlmac .operand_source_max = "input";
defparam \iir|Mult3~mult_hlmac .operand_source_may = "input";
defparam \iir|Mult3~mult_hlmac .operand_source_mbx = "input";
defparam \iir|Mult3~mult_hlmac .operand_source_mby = "input";
defparam \iir|Mult3~mult_hlmac .operation_mode = "m18x18_plus36";
defparam \iir|Mult3~mult_hlmac .output_clock = "none";
defparam \iir|Mult3~mult_hlmac .preadder_subtract_a = "false";
defparam \iir|Mult3~mult_hlmac .preadder_subtract_b = "false";
defparam \iir|Mult3~mult_hlmac .result_a_width = 64;
defparam \iir|Mult3~mult_hlmac .signed_max = "true";
defparam \iir|Mult3~mult_hlmac .signed_may = "false";
defparam \iir|Mult3~mult_hlmac .signed_mbx = "false";
defparam \iir|Mult3~mult_hlmac .signed_mby = "false";
defparam \iir|Mult3~mult_hlmac .sub_clock = "none";
defparam \iir|Mult3~mult_hlmac .use_chainadder = "false";
// synopsys translate_on

// Location: FF_X35_Y6_N8
dffeas \iir|delay_section2[0][19]~_Duplicate_2 (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\iir|add_cast_4[22]~15_combout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iir|delay_section2[0][19]~_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \iir|delay_section2[0][19]~_Duplicate_2 .is_wysiwyg = "true";
defparam \iir|delay_section2[0][19]~_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y6_N11
dffeas \iir|delay_section2[0][20]~_Duplicate_2 (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\iir|add_cast_4[23]~16_combout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iir|delay_section2[0][20]~_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \iir|delay_section2[0][20]~_Duplicate_2 .is_wysiwyg = "true";
defparam \iir|delay_section2[0][20]~_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y7_N11
dffeas \iir|delay_section2[0][21]~_Duplicate_2 (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\iir|add_cast_4[24]~17_combout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iir|delay_section2[0][21]~_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \iir|delay_section2[0][21]~_Duplicate_2 .is_wysiwyg = "true";
defparam \iir|delay_section2[0][21]~_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y6_N30
cyclonev_lcell_comb \iir|delay_section2[0][22]~_Duplicate_2feeder (
// Equation(s):
// \iir|delay_section2[0][22]~_Duplicate_2feeder_combout  = ( \iir|add_cast_4[25]~18_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\iir|add_cast_4[25]~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\iir|delay_section2[0][22]~_Duplicate_2feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \iir|delay_section2[0][22]~_Duplicate_2feeder .extended_lut = "off";
defparam \iir|delay_section2[0][22]~_Duplicate_2feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \iir|delay_section2[0][22]~_Duplicate_2feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y6_N31
dffeas \iir|delay_section2[0][22]~_Duplicate_2 (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\iir|delay_section2[0][22]~_Duplicate_2feeder_combout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iir|delay_section2[0][22]~_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \iir|delay_section2[0][22]~_Duplicate_2 .is_wysiwyg = "true";
defparam \iir|delay_section2[0][22]~_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y5_N56
dffeas \iir|delay_section2[0][23]~_Duplicate_2 (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\iir|add_cast_4[26]~19_combout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iir|delay_section2[0][23]~_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \iir|delay_section2[0][23]~_Duplicate_2 .is_wysiwyg = "true";
defparam \iir|delay_section2[0][23]~_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y5_N50
dffeas \iir|delay_section2[0][24]~_Duplicate_2 (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\iir|add_cast_4[27]~20_combout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iir|delay_section2[0][24]~_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \iir|delay_section2[0][24]~_Duplicate_2 .is_wysiwyg = "true";
defparam \iir|delay_section2[0][24]~_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y6_N26
dffeas \iir|delay_section2[0][25]~_Duplicate_2 (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\iir|add_cast_4[28]~21_combout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iir|delay_section2[0][25]~_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \iir|delay_section2[0][25]~_Duplicate_2 .is_wysiwyg = "true";
defparam \iir|delay_section2[0][25]~_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: DSP_X32_Y8_N0
cyclonev_mac \iir|Mult4~465 (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,gnd,vcc,gnd}),
	.ay({\iir|Add5~1_sumout ,\iir|Add5~1_sumout ,\iir|Add5~1_sumout ,\iir|Add5~1_sumout ,\iir|Add5~1_sumout ,\iir|Add5~1_sumout ,\iir|add_cast_4[33]~26_combout ,\iir|add_cast_4[32]~25_combout ,\iir|add_cast_4[31]~24_combout ,\iir|add_cast_4[30]~23_combout ,
\iir|add_cast_4[29]~22_combout ,\iir|add_cast_4[28]~21_combout ,\iir|add_cast_4[27]~20_combout ,\iir|add_cast_4[26]~19_combout ,\iir|add_cast_4[25]~18_combout ,\iir|add_cast_4[24]~17_combout ,\iir|add_cast_4[23]~16_combout ,\iir|add_cast_4[22]~15_combout ,
\iir|add_cast_4[21]~14_combout }),
	.az(26'b00000000000000000000000000),
	.bx(18'b000000000000000000),
	.by(19'b0000000000000000000),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk({gnd,gnd,\FPGA_CLK1_50~inputCLKENA0_outclk }),
	.aclr({gnd,!\SW[0]~inputCLKENA0_outclk }),
	.ena({vcc,vcc,vcc}),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\iir|Mult4~465_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \iir|Mult4~465 .accumulate_clock = "none";
defparam \iir|Mult4~465 .ax_clock = "none";
defparam \iir|Mult4~465 .ax_width = 18;
defparam \iir|Mult4~465 .ay_scan_in_clock = "0";
defparam \iir|Mult4~465 .ay_scan_in_width = 19;
defparam \iir|Mult4~465 .ay_use_scan_in = "false";
defparam \iir|Mult4~465 .az_clock = "none";
defparam \iir|Mult4~465 .bx_clock = "none";
defparam \iir|Mult4~465 .by_clock = "none";
defparam \iir|Mult4~465 .by_use_scan_in = "false";
defparam \iir|Mult4~465 .bz_clock = "none";
defparam \iir|Mult4~465 .coef_a_0 = 0;
defparam \iir|Mult4~465 .coef_a_1 = 0;
defparam \iir|Mult4~465 .coef_a_2 = 0;
defparam \iir|Mult4~465 .coef_a_3 = 0;
defparam \iir|Mult4~465 .coef_a_4 = 0;
defparam \iir|Mult4~465 .coef_a_5 = 0;
defparam \iir|Mult4~465 .coef_a_6 = 0;
defparam \iir|Mult4~465 .coef_a_7 = 0;
defparam \iir|Mult4~465 .coef_b_0 = 0;
defparam \iir|Mult4~465 .coef_b_1 = 0;
defparam \iir|Mult4~465 .coef_b_2 = 0;
defparam \iir|Mult4~465 .coef_b_3 = 0;
defparam \iir|Mult4~465 .coef_b_4 = 0;
defparam \iir|Mult4~465 .coef_b_5 = 0;
defparam \iir|Mult4~465 .coef_b_6 = 0;
defparam \iir|Mult4~465 .coef_b_7 = 0;
defparam \iir|Mult4~465 .coef_sel_a_clock = "none";
defparam \iir|Mult4~465 .coef_sel_b_clock = "none";
defparam \iir|Mult4~465 .delay_scan_out_ay = "false";
defparam \iir|Mult4~465 .delay_scan_out_by = "false";
defparam \iir|Mult4~465 .enable_double_accum = "false";
defparam \iir|Mult4~465 .load_const_clock = "none";
defparam \iir|Mult4~465 .load_const_value = 0;
defparam \iir|Mult4~465 .mode_sub_location = 0;
defparam \iir|Mult4~465 .negate_clock = "none";
defparam \iir|Mult4~465 .operand_source_max = "input";
defparam \iir|Mult4~465 .operand_source_may = "input";
defparam \iir|Mult4~465 .operand_source_mbx = "input";
defparam \iir|Mult4~465 .operand_source_mby = "input";
defparam \iir|Mult4~465 .operation_mode = "m18x18_full";
defparam \iir|Mult4~465 .output_clock = "none";
defparam \iir|Mult4~465 .preadder_subtract_a = "false";
defparam \iir|Mult4~465 .preadder_subtract_b = "false";
defparam \iir|Mult4~465 .result_a_width = 64;
defparam \iir|Mult4~465 .signed_max = "true";
defparam \iir|Mult4~465 .signed_may = "true";
defparam \iir|Mult4~465 .signed_mbx = "false";
defparam \iir|Mult4~465 .signed_mby = "false";
defparam \iir|Mult4~465 .sub_clock = "none";
defparam \iir|Mult4~465 .use_chainadder = "false";
// synopsys translate_on

// Location: FF_X35_Y5_N59
dffeas \iir|delay_section2[0][30]~_Duplicate_2 (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\iir|add_cast_4[33]~26_combout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iir|delay_section2[0][30]~_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \iir|delay_section2[0][30]~_Duplicate_2 .is_wysiwyg = "true";
defparam \iir|delay_section2[0][30]~_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y6_N59
dffeas \iir|delay_section2[0][31]~_Duplicate_2 (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\iir|Add5~1_sumout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iir|delay_section2[0][31]~_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \iir|delay_section2[0][31]~_Duplicate_2 .is_wysiwyg = "true";
defparam \iir|delay_section2[0][31]~_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y7_N17
dffeas \iir|delay_section2[0][0]~_Duplicate_2 (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\iir|add_cast_4[3]~30_combout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iir|delay_section2[0][0]~_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \iir|delay_section2[0][0]~_Duplicate_2 .is_wysiwyg = "true";
defparam \iir|delay_section2[0][0]~_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y7_N8
dffeas \iir|delay_section2[0][1]~_Duplicate_2 (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\iir|add_cast_4[4]~29_combout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iir|delay_section2[0][1]~_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \iir|delay_section2[0][1]~_Duplicate_2 .is_wysiwyg = "true";
defparam \iir|delay_section2[0][1]~_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y7_N14
dffeas \iir|delay_section2[0][3]~_Duplicate_2 (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\iir|add_cast_4[6]~27_combout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iir|delay_section2[0][3]~_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \iir|delay_section2[0][3]~_Duplicate_2 .is_wysiwyg = "true";
defparam \iir|delay_section2[0][3]~_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N30
cyclonev_lcell_comb \iir|delay_section2[0][10]~_Duplicate_2feeder (
// Equation(s):
// \iir|delay_section2[0][10]~_Duplicate_2feeder_combout  = ( \iir|add_cast_4[13]~6_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\iir|add_cast_4[13]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\iir|delay_section2[0][10]~_Duplicate_2feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \iir|delay_section2[0][10]~_Duplicate_2feeder .extended_lut = "off";
defparam \iir|delay_section2[0][10]~_Duplicate_2feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \iir|delay_section2[0][10]~_Duplicate_2feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y7_N31
dffeas \iir|delay_section2[0][10]~_Duplicate_2 (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\iir|delay_section2[0][10]~_Duplicate_2feeder_combout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iir|delay_section2[0][10]~_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \iir|delay_section2[0][10]~_Duplicate_2 .is_wysiwyg = "true";
defparam \iir|delay_section2[0][10]~_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y7_N26
dffeas \iir|delay_section2[0][11]~_Duplicate_2 (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\iir|add_cast_4[14]~7_combout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iir|delay_section2[0][11]~_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \iir|delay_section2[0][11]~_Duplicate_2 .is_wysiwyg = "true";
defparam \iir|delay_section2[0][11]~_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: DSP_X32_Y10_N0
cyclonev_mac \iir|Mult4~124 (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({\iir|Add5~1_sumout ,\iir|Add5~1_sumout ,\iir|Add5~1_sumout ,\iir|Add5~1_sumout ,\iir|Add5~1_sumout ,\iir|add_cast_4[33]~26_combout ,\iir|add_cast_4[32]~25_combout ,\iir|add_cast_4[31]~24_combout ,\iir|add_cast_4[30]~23_combout ,\iir|add_cast_4[29]~22_combout ,
\iir|add_cast_4[28]~21_combout ,\iir|add_cast_4[27]~20_combout ,\iir|add_cast_4[26]~19_combout ,\iir|add_cast_4[25]~18_combout ,\iir|add_cast_4[24]~17_combout ,\iir|add_cast_4[23]~16_combout ,\iir|add_cast_4[22]~15_combout ,\iir|add_cast_4[21]~14_combout }),
	.ay({vcc,vcc,vcc,gnd,gnd,vcc,vcc,gnd,gnd,gnd,vcc,gnd,gnd,gnd,gnd,gnd,gnd}),
	.az(26'b00000000000000000000000000),
	.bx({vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,gnd,vcc,gnd}),
	.by({\iir|add_cast_4[20]~13_combout ,\iir|add_cast_4[19]~12_combout ,\iir|add_cast_4[18]~11_combout ,\iir|add_cast_4[17]~10_combout ,\iir|add_cast_4[16]~9_combout ,\iir|add_cast_4[15]~8_combout ,\iir|add_cast_4[14]~7_combout ,\iir|add_cast_4[13]~6_combout ,
\iir|add_cast_4[12]~5_combout ,\iir|add_cast_4[11]~4_combout ,\iir|add_cast_4[10]~3_combout ,\iir|add_cast_4[9]~2_combout ,\iir|add_cast_4[8]~1_combout ,\iir|add_cast_4[7]~0_combout ,\iir|add_cast_4[6]~27_combout ,\iir|add_cast_4[5]~28_combout ,
\iir|add_cast_4[4]~29_combout ,\iir|add_cast_4[3]~30_combout }),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk({gnd,gnd,\FPGA_CLK1_50~inputCLKENA0_outclk }),
	.aclr({gnd,!\SW[0]~inputCLKENA0_outclk }),
	.ena({vcc,vcc,vcc}),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\iir|Mult4~124_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \iir|Mult4~124 .accumulate_clock = "none";
defparam \iir|Mult4~124 .ax_clock = "0";
defparam \iir|Mult4~124 .ax_width = 18;
defparam \iir|Mult4~124 .ay_scan_in_clock = "none";
defparam \iir|Mult4~124 .ay_scan_in_width = 17;
defparam \iir|Mult4~124 .ay_use_scan_in = "false";
defparam \iir|Mult4~124 .az_clock = "none";
defparam \iir|Mult4~124 .bx_clock = "none";
defparam \iir|Mult4~124 .bx_width = 18;
defparam \iir|Mult4~124 .by_clock = "0";
defparam \iir|Mult4~124 .by_use_scan_in = "false";
defparam \iir|Mult4~124 .by_width = 18;
defparam \iir|Mult4~124 .bz_clock = "none";
defparam \iir|Mult4~124 .coef_a_0 = 0;
defparam \iir|Mult4~124 .coef_a_1 = 0;
defparam \iir|Mult4~124 .coef_a_2 = 0;
defparam \iir|Mult4~124 .coef_a_3 = 0;
defparam \iir|Mult4~124 .coef_a_4 = 0;
defparam \iir|Mult4~124 .coef_a_5 = 0;
defparam \iir|Mult4~124 .coef_a_6 = 0;
defparam \iir|Mult4~124 .coef_a_7 = 0;
defparam \iir|Mult4~124 .coef_b_0 = 0;
defparam \iir|Mult4~124 .coef_b_1 = 0;
defparam \iir|Mult4~124 .coef_b_2 = 0;
defparam \iir|Mult4~124 .coef_b_3 = 0;
defparam \iir|Mult4~124 .coef_b_4 = 0;
defparam \iir|Mult4~124 .coef_b_5 = 0;
defparam \iir|Mult4~124 .coef_b_6 = 0;
defparam \iir|Mult4~124 .coef_b_7 = 0;
defparam \iir|Mult4~124 .coef_sel_a_clock = "none";
defparam \iir|Mult4~124 .coef_sel_b_clock = "none";
defparam \iir|Mult4~124 .delay_scan_out_ay = "false";
defparam \iir|Mult4~124 .delay_scan_out_by = "false";
defparam \iir|Mult4~124 .enable_double_accum = "false";
defparam \iir|Mult4~124 .load_const_clock = "none";
defparam \iir|Mult4~124 .load_const_value = 0;
defparam \iir|Mult4~124 .mode_sub_location = 0;
defparam \iir|Mult4~124 .negate_clock = "none";
defparam \iir|Mult4~124 .operand_source_max = "input";
defparam \iir|Mult4~124 .operand_source_may = "input";
defparam \iir|Mult4~124 .operand_source_mbx = "input";
defparam \iir|Mult4~124 .operand_source_mby = "input";
defparam \iir|Mult4~124 .operation_mode = "m18x18_sumof2";
defparam \iir|Mult4~124 .output_clock = "none";
defparam \iir|Mult4~124 .preadder_subtract_a = "false";
defparam \iir|Mult4~124 .preadder_subtract_b = "false";
defparam \iir|Mult4~124 .result_a_width = 64;
defparam \iir|Mult4~124 .signed_max = "true";
defparam \iir|Mult4~124 .signed_may = "false";
defparam \iir|Mult4~124 .signed_mbx = "true";
defparam \iir|Mult4~124 .signed_mby = "false";
defparam \iir|Mult4~124 .sub_clock = "none";
defparam \iir|Mult4~124 .use_chainadder = "false";
// synopsys translate_on

// Location: DSP_X32_Y12_N0
cyclonev_mac \iir|Mult4~806 (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({vcc,vcc,vcc,gnd,gnd,vcc,vcc,gnd,gnd,gnd,vcc,gnd,gnd,gnd,gnd,gnd,gnd}),
	.ay({\iir|add_cast_4[20]~13_combout ,\iir|add_cast_4[19]~12_combout ,\iir|add_cast_4[18]~11_combout ,\iir|add_cast_4[17]~10_combout ,\iir|add_cast_4[16]~9_combout ,\iir|add_cast_4[15]~8_combout ,\iir|add_cast_4[14]~7_combout ,\iir|add_cast_4[13]~6_combout ,
\iir|add_cast_4[12]~5_combout ,\iir|add_cast_4[11]~4_combout ,\iir|add_cast_4[10]~3_combout ,\iir|add_cast_4[9]~2_combout ,\iir|add_cast_4[8]~1_combout ,\iir|add_cast_4[7]~0_combout ,\iir|add_cast_4[6]~27_combout ,\iir|add_cast_4[5]~28_combout ,
\iir|add_cast_4[4]~29_combout ,\iir|add_cast_4[3]~30_combout }),
	.az(26'b00000000000000000000000000),
	.bx(18'b000000000000000000),
	.by(19'b0000000000000000000),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk({gnd,gnd,\FPGA_CLK1_50~inputCLKENA0_outclk }),
	.aclr({gnd,!\SW[0]~inputCLKENA0_outclk }),
	.ena({vcc,vcc,vcc}),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\iir|Mult4~806_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \iir|Mult4~806 .accumulate_clock = "none";
defparam \iir|Mult4~806 .ax_clock = "none";
defparam \iir|Mult4~806 .ax_width = 17;
defparam \iir|Mult4~806 .ay_scan_in_clock = "0";
defparam \iir|Mult4~806 .ay_scan_in_width = 18;
defparam \iir|Mult4~806 .ay_use_scan_in = "false";
defparam \iir|Mult4~806 .az_clock = "none";
defparam \iir|Mult4~806 .bx_clock = "none";
defparam \iir|Mult4~806 .by_clock = "none";
defparam \iir|Mult4~806 .by_use_scan_in = "false";
defparam \iir|Mult4~806 .bz_clock = "none";
defparam \iir|Mult4~806 .coef_a_0 = 0;
defparam \iir|Mult4~806 .coef_a_1 = 0;
defparam \iir|Mult4~806 .coef_a_2 = 0;
defparam \iir|Mult4~806 .coef_a_3 = 0;
defparam \iir|Mult4~806 .coef_a_4 = 0;
defparam \iir|Mult4~806 .coef_a_5 = 0;
defparam \iir|Mult4~806 .coef_a_6 = 0;
defparam \iir|Mult4~806 .coef_a_7 = 0;
defparam \iir|Mult4~806 .coef_b_0 = 0;
defparam \iir|Mult4~806 .coef_b_1 = 0;
defparam \iir|Mult4~806 .coef_b_2 = 0;
defparam \iir|Mult4~806 .coef_b_3 = 0;
defparam \iir|Mult4~806 .coef_b_4 = 0;
defparam \iir|Mult4~806 .coef_b_5 = 0;
defparam \iir|Mult4~806 .coef_b_6 = 0;
defparam \iir|Mult4~806 .coef_b_7 = 0;
defparam \iir|Mult4~806 .coef_sel_a_clock = "none";
defparam \iir|Mult4~806 .coef_sel_b_clock = "none";
defparam \iir|Mult4~806 .delay_scan_out_ay = "false";
defparam \iir|Mult4~806 .delay_scan_out_by = "false";
defparam \iir|Mult4~806 .enable_double_accum = "false";
defparam \iir|Mult4~806 .load_const_clock = "none";
defparam \iir|Mult4~806 .load_const_value = 0;
defparam \iir|Mult4~806 .mode_sub_location = 0;
defparam \iir|Mult4~806 .negate_clock = "none";
defparam \iir|Mult4~806 .operand_source_max = "input";
defparam \iir|Mult4~806 .operand_source_may = "input";
defparam \iir|Mult4~806 .operand_source_mbx = "input";
defparam \iir|Mult4~806 .operand_source_mby = "input";
defparam \iir|Mult4~806 .operation_mode = "m18x18_full";
defparam \iir|Mult4~806 .output_clock = "none";
defparam \iir|Mult4~806 .preadder_subtract_a = "false";
defparam \iir|Mult4~806 .preadder_subtract_b = "false";
defparam \iir|Mult4~806 .result_a_width = 64;
defparam \iir|Mult4~806 .signed_max = "false";
defparam \iir|Mult4~806 .signed_may = "false";
defparam \iir|Mult4~806 .signed_mbx = "false";
defparam \iir|Mult4~806 .signed_mby = "false";
defparam \iir|Mult4~806 .sub_clock = "none";
defparam \iir|Mult4~806 .use_chainadder = "false";
// synopsys translate_on

// Location: LABCELL_X33_Y11_N0
cyclonev_lcell_comb \iir|Mult4~1162 (
// Equation(s):
// \iir|Mult4~1162_sumout  = SUM(( \iir|Mult4~124_resulta  ) + ( \iir|Mult4~822  ) + ( !VCC ))
// \iir|Mult4~1163  = CARRY(( \iir|Mult4~124_resulta  ) + ( \iir|Mult4~822  ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\iir|Mult4~822 ),
	.datac(gnd),
	.datad(!\iir|Mult4~124_resulta ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Mult4~1162_sumout ),
	.cout(\iir|Mult4~1163 ),
	.shareout());
// synopsys translate_off
defparam \iir|Mult4~1162 .extended_lut = "off";
defparam \iir|Mult4~1162 .lut_mask = 64'h0000CCCC000000FF;
defparam \iir|Mult4~1162 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y11_N3
cyclonev_lcell_comb \iir|Mult4~1158 (
// Equation(s):
// \iir|Mult4~1158_sumout  = SUM(( \iir|Mult4~125  ) + ( \iir|Mult4~823  ) + ( \iir|Mult4~1163  ))
// \iir|Mult4~1159  = CARRY(( \iir|Mult4~125  ) + ( \iir|Mult4~823  ) + ( \iir|Mult4~1163  ))

	.dataa(!\iir|Mult4~125 ),
	.datab(gnd),
	.datac(!\iir|Mult4~823 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iir|Mult4~1163 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Mult4~1158_sumout ),
	.cout(\iir|Mult4~1159 ),
	.shareout());
// synopsys translate_off
defparam \iir|Mult4~1158 .extended_lut = "off";
defparam \iir|Mult4~1158 .lut_mask = 64'h0000F0F000005555;
defparam \iir|Mult4~1158 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y11_N6
cyclonev_lcell_comb \iir|Mult4~1154 (
// Equation(s):
// \iir|Mult4~1154_sumout  = SUM(( \iir|Mult4~126  ) + ( \iir|Mult4~824  ) + ( \iir|Mult4~1159  ))
// \iir|Mult4~1155  = CARRY(( \iir|Mult4~126  ) + ( \iir|Mult4~824  ) + ( \iir|Mult4~1159  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\iir|Mult4~126 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\iir|Mult4~824 ),
	.datag(gnd),
	.cin(\iir|Mult4~1159 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Mult4~1154_sumout ),
	.cout(\iir|Mult4~1155 ),
	.shareout());
// synopsys translate_off
defparam \iir|Mult4~1154 .extended_lut = "off";
defparam \iir|Mult4~1154 .lut_mask = 64'h0000FF0000000F0F;
defparam \iir|Mult4~1154 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y11_N9
cyclonev_lcell_comb \iir|Mult4~1150 (
// Equation(s):
// \iir|Mult4~1150_sumout  = SUM(( \iir|Mult4~127  ) + ( \iir|Mult4~825  ) + ( \iir|Mult4~1155  ))
// \iir|Mult4~1151  = CARRY(( \iir|Mult4~127  ) + ( \iir|Mult4~825  ) + ( \iir|Mult4~1155  ))

	.dataa(!\iir|Mult4~127 ),
	.datab(gnd),
	.datac(!\iir|Mult4~825 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iir|Mult4~1155 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Mult4~1150_sumout ),
	.cout(\iir|Mult4~1151 ),
	.shareout());
// synopsys translate_off
defparam \iir|Mult4~1150 .extended_lut = "off";
defparam \iir|Mult4~1150 .lut_mask = 64'h0000F0F000005555;
defparam \iir|Mult4~1150 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y11_N12
cyclonev_lcell_comb \iir|Mult4~1146 (
// Equation(s):
// \iir|Mult4~1146_sumout  = SUM(( \iir|Mult4~128  ) + ( \iir|Mult4~826  ) + ( \iir|Mult4~1151  ))
// \iir|Mult4~1147  = CARRY(( \iir|Mult4~128  ) + ( \iir|Mult4~826  ) + ( \iir|Mult4~1151  ))

	.dataa(!\iir|Mult4~826 ),
	.datab(gnd),
	.datac(!\iir|Mult4~128 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iir|Mult4~1151 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Mult4~1146_sumout ),
	.cout(\iir|Mult4~1147 ),
	.shareout());
// synopsys translate_off
defparam \iir|Mult4~1146 .extended_lut = "off";
defparam \iir|Mult4~1146 .lut_mask = 64'h0000AAAA00000F0F;
defparam \iir|Mult4~1146 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y11_N15
cyclonev_lcell_comb \iir|Mult4~1142 (
// Equation(s):
// \iir|Mult4~1142_sumout  = SUM(( \iir|Mult4~129  ) + ( \iir|Mult4~827  ) + ( \iir|Mult4~1147  ))
// \iir|Mult4~1143  = CARRY(( \iir|Mult4~129  ) + ( \iir|Mult4~827  ) + ( \iir|Mult4~1147  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\iir|Mult4~129 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\iir|Mult4~827 ),
	.datag(gnd),
	.cin(\iir|Mult4~1147 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Mult4~1142_sumout ),
	.cout(\iir|Mult4~1143 ),
	.shareout());
// synopsys translate_off
defparam \iir|Mult4~1142 .extended_lut = "off";
defparam \iir|Mult4~1142 .lut_mask = 64'h0000FF0000000F0F;
defparam \iir|Mult4~1142 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y11_N18
cyclonev_lcell_comb \iir|Mult4~1138 (
// Equation(s):
// \iir|Mult4~1138_sumout  = SUM(( \iir|Mult4~130  ) + ( \iir|Mult4~828  ) + ( \iir|Mult4~1143  ))
// \iir|Mult4~1139  = CARRY(( \iir|Mult4~130  ) + ( \iir|Mult4~828  ) + ( \iir|Mult4~1143  ))

	.dataa(!\iir|Mult4~828 ),
	.datab(gnd),
	.datac(!\iir|Mult4~130 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iir|Mult4~1143 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Mult4~1138_sumout ),
	.cout(\iir|Mult4~1139 ),
	.shareout());
// synopsys translate_off
defparam \iir|Mult4~1138 .extended_lut = "off";
defparam \iir|Mult4~1138 .lut_mask = 64'h0000AAAA00000F0F;
defparam \iir|Mult4~1138 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y11_N21
cyclonev_lcell_comb \iir|Mult4~13 (
// Equation(s):
// \iir|Mult4~13_sumout  = SUM(( \iir|Mult4~131  ) + ( \iir|Mult4~829  ) + ( \iir|Mult4~1139  ))
// \iir|Mult4~14  = CARRY(( \iir|Mult4~131  ) + ( \iir|Mult4~829  ) + ( \iir|Mult4~1139  ))

	.dataa(gnd),
	.datab(!\iir|Mult4~829 ),
	.datac(!\iir|Mult4~131 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iir|Mult4~1139 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Mult4~13_sumout ),
	.cout(\iir|Mult4~14 ),
	.shareout());
// synopsys translate_off
defparam \iir|Mult4~13 .extended_lut = "off";
defparam \iir|Mult4~13 .lut_mask = 64'h0000CCCC00000F0F;
defparam \iir|Mult4~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y11_N24
cyclonev_lcell_comb \iir|Mult4~17 (
// Equation(s):
// \iir|Mult4~17_sumout  = SUM(( \iir|Mult4~830  ) + ( \iir|Mult4~132  ) + ( \iir|Mult4~14  ))
// \iir|Mult4~18  = CARRY(( \iir|Mult4~830  ) + ( \iir|Mult4~132  ) + ( \iir|Mult4~14  ))

	.dataa(gnd),
	.datab(!\iir|Mult4~132 ),
	.datac(gnd),
	.datad(!\iir|Mult4~830 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iir|Mult4~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Mult4~17_sumout ),
	.cout(\iir|Mult4~18 ),
	.shareout());
// synopsys translate_off
defparam \iir|Mult4~17 .extended_lut = "off";
defparam \iir|Mult4~17 .lut_mask = 64'h0000CCCC000000FF;
defparam \iir|Mult4~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y11_N27
cyclonev_lcell_comb \iir|Mult4~21 (
// Equation(s):
// \iir|Mult4~21_sumout  = SUM(( \iir|Mult4~831  ) + ( \iir|Mult4~133  ) + ( \iir|Mult4~18  ))
// \iir|Mult4~22  = CARRY(( \iir|Mult4~831  ) + ( \iir|Mult4~133  ) + ( \iir|Mult4~18  ))

	.dataa(!\iir|Mult4~831 ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\iir|Mult4~133 ),
	.datag(gnd),
	.cin(\iir|Mult4~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Mult4~21_sumout ),
	.cout(\iir|Mult4~22 ),
	.shareout());
// synopsys translate_off
defparam \iir|Mult4~21 .extended_lut = "off";
defparam \iir|Mult4~21 .lut_mask = 64'h0000FF0000005555;
defparam \iir|Mult4~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y11_N30
cyclonev_lcell_comb \iir|Mult4~25 (
// Equation(s):
// \iir|Mult4~25_sumout  = SUM(( \iir|Mult4~134  ) + ( \iir|Mult4~832  ) + ( \iir|Mult4~22  ))
// \iir|Mult4~26  = CARRY(( \iir|Mult4~134  ) + ( \iir|Mult4~832  ) + ( \iir|Mult4~22  ))

	.dataa(gnd),
	.datab(!\iir|Mult4~134 ),
	.datac(!\iir|Mult4~832 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iir|Mult4~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Mult4~25_sumout ),
	.cout(\iir|Mult4~26 ),
	.shareout());
// synopsys translate_off
defparam \iir|Mult4~25 .extended_lut = "off";
defparam \iir|Mult4~25 .lut_mask = 64'h0000F0F000003333;
defparam \iir|Mult4~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y11_N33
cyclonev_lcell_comb \iir|Mult4~29 (
// Equation(s):
// \iir|Mult4~29_sumout  = SUM(( \iir|Mult4~135  ) + ( \iir|Mult4~833  ) + ( \iir|Mult4~26  ))
// \iir|Mult4~30  = CARRY(( \iir|Mult4~135  ) + ( \iir|Mult4~833  ) + ( \iir|Mult4~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\iir|Mult4~833 ),
	.datad(!\iir|Mult4~135 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iir|Mult4~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Mult4~29_sumout ),
	.cout(\iir|Mult4~30 ),
	.shareout());
// synopsys translate_off
defparam \iir|Mult4~29 .extended_lut = "off";
defparam \iir|Mult4~29 .lut_mask = 64'h0000F0F0000000FF;
defparam \iir|Mult4~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y11_N36
cyclonev_lcell_comb \iir|Mult4~33 (
// Equation(s):
// \iir|Mult4~33_sumout  = SUM(( \iir|Mult4~136  ) + ( \iir|Mult4~834  ) + ( \iir|Mult4~30  ))
// \iir|Mult4~34  = CARRY(( \iir|Mult4~136  ) + ( \iir|Mult4~834  ) + ( \iir|Mult4~30  ))

	.dataa(gnd),
	.datab(!\iir|Mult4~834 ),
	.datac(!\iir|Mult4~136 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iir|Mult4~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Mult4~33_sumout ),
	.cout(\iir|Mult4~34 ),
	.shareout());
// synopsys translate_off
defparam \iir|Mult4~33 .extended_lut = "off";
defparam \iir|Mult4~33 .lut_mask = 64'h0000CCCC00000F0F;
defparam \iir|Mult4~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y11_N39
cyclonev_lcell_comb \iir|Mult4~37 (
// Equation(s):
// \iir|Mult4~37_sumout  = SUM(( \iir|Mult4~835  ) + ( \iir|Mult4~137  ) + ( \iir|Mult4~34  ))
// \iir|Mult4~38  = CARRY(( \iir|Mult4~835  ) + ( \iir|Mult4~137  ) + ( \iir|Mult4~34  ))

	.dataa(!\iir|Mult4~137 ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\iir|Mult4~835 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iir|Mult4~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Mult4~37_sumout ),
	.cout(\iir|Mult4~38 ),
	.shareout());
// synopsys translate_off
defparam \iir|Mult4~37 .extended_lut = "off";
defparam \iir|Mult4~37 .lut_mask = 64'h0000AAAA000000FF;
defparam \iir|Mult4~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y11_N42
cyclonev_lcell_comb \iir|Mult4~41 (
// Equation(s):
// \iir|Mult4~41_sumout  = SUM(( \iir|Mult4~836  ) + ( \iir|Mult4~138  ) + ( \iir|Mult4~38  ))
// \iir|Mult4~42  = CARRY(( \iir|Mult4~836  ) + ( \iir|Mult4~138  ) + ( \iir|Mult4~38  ))

	.dataa(gnd),
	.datab(!\iir|Mult4~836 ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\iir|Mult4~138 ),
	.datag(gnd),
	.cin(\iir|Mult4~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Mult4~41_sumout ),
	.cout(\iir|Mult4~42 ),
	.shareout());
// synopsys translate_off
defparam \iir|Mult4~41 .extended_lut = "off";
defparam \iir|Mult4~41 .lut_mask = 64'h0000FF0000003333;
defparam \iir|Mult4~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y11_N45
cyclonev_lcell_comb \iir|Mult4~45 (
// Equation(s):
// \iir|Mult4~45_sumout  = SUM(( \iir|Mult4~139  ) + ( \iir|Mult4~837  ) + ( \iir|Mult4~42  ))
// \iir|Mult4~46  = CARRY(( \iir|Mult4~139  ) + ( \iir|Mult4~837  ) + ( \iir|Mult4~42  ))

	.dataa(!\iir|Mult4~139 ),
	.datab(gnd),
	.datac(!\iir|Mult4~837 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iir|Mult4~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Mult4~45_sumout ),
	.cout(\iir|Mult4~46 ),
	.shareout());
// synopsys translate_off
defparam \iir|Mult4~45 .extended_lut = "off";
defparam \iir|Mult4~45 .lut_mask = 64'h0000F0F000005555;
defparam \iir|Mult4~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y11_N48
cyclonev_lcell_comb \iir|Mult4~49 (
// Equation(s):
// \iir|Mult4~49_sumout  = SUM(( \iir|Mult4~140  ) + ( \iir|Mult4~838  ) + ( \iir|Mult4~46  ))
// \iir|Mult4~50  = CARRY(( \iir|Mult4~140  ) + ( \iir|Mult4~838  ) + ( \iir|Mult4~46  ))

	.dataa(gnd),
	.datab(!\iir|Mult4~140 ),
	.datac(!\iir|Mult4~838 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iir|Mult4~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Mult4~49_sumout ),
	.cout(\iir|Mult4~50 ),
	.shareout());
// synopsys translate_off
defparam \iir|Mult4~49 .extended_lut = "off";
defparam \iir|Mult4~49 .lut_mask = 64'h0000F0F000003333;
defparam \iir|Mult4~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y11_N51
cyclonev_lcell_comb \iir|Mult4~53 (
// Equation(s):
// \iir|Mult4~53_sumout  = SUM(( \iir|Mult4~141  ) + ( \iir|Mult4~839  ) + ( \iir|Mult4~50  ))
// \iir|Mult4~54  = CARRY(( \iir|Mult4~141  ) + ( \iir|Mult4~839  ) + ( \iir|Mult4~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\iir|Mult4~141 ),
	.datae(gnd),
	.dataf(!\iir|Mult4~839 ),
	.datag(gnd),
	.cin(\iir|Mult4~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Mult4~53_sumout ),
	.cout(\iir|Mult4~54 ),
	.shareout());
// synopsys translate_off
defparam \iir|Mult4~53 .extended_lut = "off";
defparam \iir|Mult4~53 .lut_mask = 64'h0000FF00000000FF;
defparam \iir|Mult4~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y11_N54
cyclonev_lcell_comb \iir|Mult4~57 (
// Equation(s):
// \iir|Mult4~57_sumout  = SUM(( \iir|Mult4~142  ) + ( \iir|Mult4~465_resulta  ) + ( \iir|Mult4~54  ))
// \iir|Mult4~58  = CARRY(( \iir|Mult4~142  ) + ( \iir|Mult4~465_resulta  ) + ( \iir|Mult4~54  ))

	.dataa(!\iir|Mult4~142 ),
	.datab(gnd),
	.datac(!\iir|Mult4~465_resulta ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iir|Mult4~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Mult4~57_sumout ),
	.cout(\iir|Mult4~58 ),
	.shareout());
// synopsys translate_off
defparam \iir|Mult4~57 .extended_lut = "off";
defparam \iir|Mult4~57 .lut_mask = 64'h0000F0F000005555;
defparam \iir|Mult4~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y11_N57
cyclonev_lcell_comb \iir|Mult4~61 (
// Equation(s):
// \iir|Mult4~61_sumout  = SUM(( \iir|Mult4~143  ) + ( \iir|Mult4~466  ) + ( \iir|Mult4~58  ))
// \iir|Mult4~62  = CARRY(( \iir|Mult4~143  ) + ( \iir|Mult4~466  ) + ( \iir|Mult4~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\iir|Mult4~466 ),
	.datad(!\iir|Mult4~143 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iir|Mult4~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Mult4~61_sumout ),
	.cout(\iir|Mult4~62 ),
	.shareout());
// synopsys translate_off
defparam \iir|Mult4~61 .extended_lut = "off";
defparam \iir|Mult4~61 .lut_mask = 64'h0000F0F0000000FF;
defparam \iir|Mult4~61 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y11_N0
cyclonev_lcell_comb \iir|Add4~153 (
// Equation(s):
// \iir|Add4~153_sumout  = SUM(( !\iir|mul_temp_3 [16] ) + ( !VCC ) + ( !VCC ))
// \iir|Add4~154  = CARRY(( !\iir|mul_temp_3 [16] ) + ( !VCC ) + ( !VCC ))
// \iir|Add4~155  = SHARE(VCC)

	.dataa(gnd),
	.datab(!\iir|mul_temp_3 [16]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Add4~153_sumout ),
	.cout(\iir|Add4~154 ),
	.shareout(\iir|Add4~155 ));
// synopsys translate_off
defparam \iir|Add4~153 .extended_lut = "off";
defparam \iir|Add4~153 .lut_mask = 64'h0000FFFF0000CCCC;
defparam \iir|Add4~153 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X34_Y11_N3
cyclonev_lcell_comb \iir|Add4~149 (
// Equation(s):
// \iir|Add4~149_sumout  = SUM(( !\iir|mul_temp_3 [17] ) + ( \iir|Add4~155  ) + ( \iir|Add4~154  ))
// \iir|Add4~150  = CARRY(( !\iir|mul_temp_3 [17] ) + ( \iir|Add4~155  ) + ( \iir|Add4~154  ))
// \iir|Add4~151  = SHARE(GND)

	.dataa(!\iir|mul_temp_3 [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iir|Add4~154 ),
	.sharein(\iir|Add4~155 ),
	.combout(),
	.sumout(\iir|Add4~149_sumout ),
	.cout(\iir|Add4~150 ),
	.shareout(\iir|Add4~151 ));
// synopsys translate_off
defparam \iir|Add4~149 .extended_lut = "off";
defparam \iir|Add4~149 .lut_mask = 64'h000000000000AAAA;
defparam \iir|Add4~149 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X34_Y11_N6
cyclonev_lcell_comb \iir|Add4~145 (
// Equation(s):
// \iir|Add4~145_sumout  = SUM(( !\iir|Mult4~1162_sumout  ) + ( \iir|Add4~151  ) + ( \iir|Add4~150  ))
// \iir|Add4~146  = CARRY(( !\iir|Mult4~1162_sumout  ) + ( \iir|Add4~151  ) + ( \iir|Add4~150  ))
// \iir|Add4~147  = SHARE(GND)

	.dataa(gnd),
	.datab(!\iir|Mult4~1162_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iir|Add4~150 ),
	.sharein(\iir|Add4~151 ),
	.combout(),
	.sumout(\iir|Add4~145_sumout ),
	.cout(\iir|Add4~146 ),
	.shareout(\iir|Add4~147 ));
// synopsys translate_off
defparam \iir|Add4~145 .extended_lut = "off";
defparam \iir|Add4~145 .lut_mask = 64'h000000000000CCCC;
defparam \iir|Add4~145 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X34_Y11_N9
cyclonev_lcell_comb \iir|Add4~141 (
// Equation(s):
// \iir|Add4~141_sumout  = SUM(( !\iir|Mult4~1158_sumout  ) + ( \iir|Add4~147  ) + ( \iir|Add4~146  ))
// \iir|Add4~142  = CARRY(( !\iir|Mult4~1158_sumout  ) + ( \iir|Add4~147  ) + ( \iir|Add4~146  ))
// \iir|Add4~143  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(!\iir|Mult4~1158_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iir|Add4~146 ),
	.sharein(\iir|Add4~147 ),
	.combout(),
	.sumout(\iir|Add4~141_sumout ),
	.cout(\iir|Add4~142 ),
	.shareout(\iir|Add4~143 ));
// synopsys translate_off
defparam \iir|Add4~141 .extended_lut = "off";
defparam \iir|Add4~141 .lut_mask = 64'h000000000000F0F0;
defparam \iir|Add4~141 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X34_Y11_N12
cyclonev_lcell_comb \iir|Add4~137 (
// Equation(s):
// \iir|Add4~137_sumout  = SUM(( !\iir|Mult4~1154_sumout  ) + ( \iir|Add4~143  ) + ( \iir|Add4~142  ))
// \iir|Add4~138  = CARRY(( !\iir|Mult4~1154_sumout  ) + ( \iir|Add4~143  ) + ( \iir|Add4~142  ))
// \iir|Add4~139  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(!\iir|Mult4~1154_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iir|Add4~142 ),
	.sharein(\iir|Add4~143 ),
	.combout(),
	.sumout(\iir|Add4~137_sumout ),
	.cout(\iir|Add4~138 ),
	.shareout(\iir|Add4~139 ));
// synopsys translate_off
defparam \iir|Add4~137 .extended_lut = "off";
defparam \iir|Add4~137 .lut_mask = 64'h000000000000F0F0;
defparam \iir|Add4~137 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X34_Y11_N15
cyclonev_lcell_comb \iir|Add4~133 (
// Equation(s):
// \iir|Add4~133_sumout  = SUM(( !\iir|scale2 [16] $ (\iir|Mult4~1150_sumout ) ) + ( \iir|Add4~139  ) + ( \iir|Add4~138  ))
// \iir|Add4~134  = CARRY(( !\iir|scale2 [16] $ (\iir|Mult4~1150_sumout ) ) + ( \iir|Add4~139  ) + ( \iir|Add4~138  ))
// \iir|Add4~135  = SHARE((\iir|scale2 [16] & !\iir|Mult4~1150_sumout ))

	.dataa(gnd),
	.datab(!\iir|scale2 [16]),
	.datac(!\iir|Mult4~1150_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iir|Add4~138 ),
	.sharein(\iir|Add4~139 ),
	.combout(),
	.sumout(\iir|Add4~133_sumout ),
	.cout(\iir|Add4~134 ),
	.shareout(\iir|Add4~135 ));
// synopsys translate_off
defparam \iir|Add4~133 .extended_lut = "off";
defparam \iir|Add4~133 .lut_mask = 64'h000030300000C3C3;
defparam \iir|Add4~133 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X34_Y11_N18
cyclonev_lcell_comb \iir|Add4~129 (
// Equation(s):
// \iir|Add4~129_sumout  = SUM(( !\iir|Mult4~1146_sumout  $ (\iir|scale2 [17]) ) + ( \iir|Add4~135  ) + ( \iir|Add4~134  ))
// \iir|Add4~130  = CARRY(( !\iir|Mult4~1146_sumout  $ (\iir|scale2 [17]) ) + ( \iir|Add4~135  ) + ( \iir|Add4~134  ))
// \iir|Add4~131  = SHARE((!\iir|Mult4~1146_sumout  & \iir|scale2 [17]))

	.dataa(!\iir|Mult4~1146_sumout ),
	.datab(gnd),
	.datac(!\iir|scale2 [17]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iir|Add4~134 ),
	.sharein(\iir|Add4~135 ),
	.combout(),
	.sumout(\iir|Add4~129_sumout ),
	.cout(\iir|Add4~130 ),
	.shareout(\iir|Add4~131 ));
// synopsys translate_off
defparam \iir|Add4~129 .extended_lut = "off";
defparam \iir|Add4~129 .lut_mask = 64'h00000A0A0000A5A5;
defparam \iir|Add4~129 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X34_Y11_N21
cyclonev_lcell_comb \iir|Add4~125 (
// Equation(s):
// \iir|Add4~125_sumout  = SUM(( !\iir|scale2 [18] $ (\iir|Mult4~1142_sumout ) ) + ( \iir|Add4~131  ) + ( \iir|Add4~130  ))
// \iir|Add4~126  = CARRY(( !\iir|scale2 [18] $ (\iir|Mult4~1142_sumout ) ) + ( \iir|Add4~131  ) + ( \iir|Add4~130  ))
// \iir|Add4~127  = SHARE((\iir|scale2 [18] & !\iir|Mult4~1142_sumout ))

	.dataa(gnd),
	.datab(!\iir|scale2 [18]),
	.datac(!\iir|Mult4~1142_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iir|Add4~130 ),
	.sharein(\iir|Add4~131 ),
	.combout(),
	.sumout(\iir|Add4~125_sumout ),
	.cout(\iir|Add4~126 ),
	.shareout(\iir|Add4~127 ));
// synopsys translate_off
defparam \iir|Add4~125 .extended_lut = "off";
defparam \iir|Add4~125 .lut_mask = 64'h000030300000C3C3;
defparam \iir|Add4~125 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X34_Y11_N24
cyclonev_lcell_comb \iir|Add4~121 (
// Equation(s):
// \iir|Add4~121_sumout  = SUM(( !\iir|Mult4~1138_sumout  $ (\iir|scale2 [19]) ) + ( \iir|Add4~127  ) + ( \iir|Add4~126  ))
// \iir|Add4~122  = CARRY(( !\iir|Mult4~1138_sumout  $ (\iir|scale2 [19]) ) + ( \iir|Add4~127  ) + ( \iir|Add4~126  ))
// \iir|Add4~123  = SHARE((!\iir|Mult4~1138_sumout  & \iir|scale2 [19]))

	.dataa(gnd),
	.datab(!\iir|Mult4~1138_sumout ),
	.datac(!\iir|scale2 [19]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iir|Add4~126 ),
	.sharein(\iir|Add4~127 ),
	.combout(),
	.sumout(\iir|Add4~121_sumout ),
	.cout(\iir|Add4~122 ),
	.shareout(\iir|Add4~123 ));
// synopsys translate_off
defparam \iir|Add4~121 .extended_lut = "off";
defparam \iir|Add4~121 .lut_mask = 64'h00000C0C0000C3C3;
defparam \iir|Add4~121 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X34_Y11_N27
cyclonev_lcell_comb \iir|Add4~17 (
// Equation(s):
// \iir|Add4~17_sumout  = SUM(( !\iir|Mult4~13_sumout  $ (\iir|scale2 [20]) ) + ( \iir|Add4~123  ) + ( \iir|Add4~122  ))
// \iir|Add4~18  = CARRY(( !\iir|Mult4~13_sumout  $ (\iir|scale2 [20]) ) + ( \iir|Add4~123  ) + ( \iir|Add4~122  ))
// \iir|Add4~19  = SHARE((!\iir|Mult4~13_sumout  & \iir|scale2 [20]))

	.dataa(!\iir|Mult4~13_sumout ),
	.datab(gnd),
	.datac(!\iir|scale2 [20]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iir|Add4~122 ),
	.sharein(\iir|Add4~123 ),
	.combout(),
	.sumout(\iir|Add4~17_sumout ),
	.cout(\iir|Add4~18 ),
	.shareout(\iir|Add4~19 ));
// synopsys translate_off
defparam \iir|Add4~17 .extended_lut = "off";
defparam \iir|Add4~17 .lut_mask = 64'h00000A0A0000A5A5;
defparam \iir|Add4~17 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X34_Y11_N30
cyclonev_lcell_comb \iir|Add4~21 (
// Equation(s):
// \iir|Add4~21_sumout  = SUM(( !\iir|Mult4~17_sumout  $ (\iir|scale2 [21]) ) + ( \iir|Add4~19  ) + ( \iir|Add4~18  ))
// \iir|Add4~22  = CARRY(( !\iir|Mult4~17_sumout  $ (\iir|scale2 [21]) ) + ( \iir|Add4~19  ) + ( \iir|Add4~18  ))
// \iir|Add4~23  = SHARE((!\iir|Mult4~17_sumout  & \iir|scale2 [21]))

	.dataa(gnd),
	.datab(!\iir|Mult4~17_sumout ),
	.datac(gnd),
	.datad(!\iir|scale2 [21]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iir|Add4~18 ),
	.sharein(\iir|Add4~19 ),
	.combout(),
	.sumout(\iir|Add4~21_sumout ),
	.cout(\iir|Add4~22 ),
	.shareout(\iir|Add4~23 ));
// synopsys translate_off
defparam \iir|Add4~21 .extended_lut = "off";
defparam \iir|Add4~21 .lut_mask = 64'h000000CC0000CC33;
defparam \iir|Add4~21 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X34_Y11_N33
cyclonev_lcell_comb \iir|Add4~25 (
// Equation(s):
// \iir|Add4~25_sumout  = SUM(( !\iir|scale2 [22] $ (\iir|Mult4~21_sumout ) ) + ( \iir|Add4~23  ) + ( \iir|Add4~22  ))
// \iir|Add4~26  = CARRY(( !\iir|scale2 [22] $ (\iir|Mult4~21_sumout ) ) + ( \iir|Add4~23  ) + ( \iir|Add4~22  ))
// \iir|Add4~27  = SHARE((\iir|scale2 [22] & !\iir|Mult4~21_sumout ))

	.dataa(!\iir|scale2 [22]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\iir|Mult4~21_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iir|Add4~22 ),
	.sharein(\iir|Add4~23 ),
	.combout(),
	.sumout(\iir|Add4~25_sumout ),
	.cout(\iir|Add4~26 ),
	.shareout(\iir|Add4~27 ));
// synopsys translate_off
defparam \iir|Add4~25 .extended_lut = "off";
defparam \iir|Add4~25 .lut_mask = 64'h000055000000AA55;
defparam \iir|Add4~25 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X34_Y11_N36
cyclonev_lcell_comb \iir|Add4~29 (
// Equation(s):
// \iir|Add4~29_sumout  = SUM(( !\iir|scale2 [23] $ (\iir|Mult4~25_sumout ) ) + ( \iir|Add4~27  ) + ( \iir|Add4~26  ))
// \iir|Add4~30  = CARRY(( !\iir|scale2 [23] $ (\iir|Mult4~25_sumout ) ) + ( \iir|Add4~27  ) + ( \iir|Add4~26  ))
// \iir|Add4~31  = SHARE((\iir|scale2 [23] & !\iir|Mult4~25_sumout ))

	.dataa(gnd),
	.datab(!\iir|scale2 [23]),
	.datac(!\iir|Mult4~25_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iir|Add4~26 ),
	.sharein(\iir|Add4~27 ),
	.combout(),
	.sumout(\iir|Add4~29_sumout ),
	.cout(\iir|Add4~30 ),
	.shareout(\iir|Add4~31 ));
// synopsys translate_off
defparam \iir|Add4~29 .extended_lut = "off";
defparam \iir|Add4~29 .lut_mask = 64'h000030300000C3C3;
defparam \iir|Add4~29 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X34_Y11_N39
cyclonev_lcell_comb \iir|Add4~33 (
// Equation(s):
// \iir|Add4~33_sumout  = SUM(( !\iir|scale2 [24] $ (\iir|Mult4~29_sumout ) ) + ( \iir|Add4~31  ) + ( \iir|Add4~30  ))
// \iir|Add4~34  = CARRY(( !\iir|scale2 [24] $ (\iir|Mult4~29_sumout ) ) + ( \iir|Add4~31  ) + ( \iir|Add4~30  ))
// \iir|Add4~35  = SHARE((\iir|scale2 [24] & !\iir|Mult4~29_sumout ))

	.dataa(!\iir|scale2 [24]),
	.datab(gnd),
	.datac(!\iir|Mult4~29_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iir|Add4~30 ),
	.sharein(\iir|Add4~31 ),
	.combout(),
	.sumout(\iir|Add4~33_sumout ),
	.cout(\iir|Add4~34 ),
	.shareout(\iir|Add4~35 ));
// synopsys translate_off
defparam \iir|Add4~33 .extended_lut = "off";
defparam \iir|Add4~33 .lut_mask = 64'h000050500000A5A5;
defparam \iir|Add4~33 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X34_Y11_N42
cyclonev_lcell_comb \iir|Add4~37 (
// Equation(s):
// \iir|Add4~37_sumout  = SUM(( !\iir|scale2 [25] $ (\iir|Mult4~33_sumout ) ) + ( \iir|Add4~35  ) + ( \iir|Add4~34  ))
// \iir|Add4~38  = CARRY(( !\iir|scale2 [25] $ (\iir|Mult4~33_sumout ) ) + ( \iir|Add4~35  ) + ( \iir|Add4~34  ))
// \iir|Add4~39  = SHARE((\iir|scale2 [25] & !\iir|Mult4~33_sumout ))

	.dataa(gnd),
	.datab(!\iir|scale2 [25]),
	.datac(!\iir|Mult4~33_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iir|Add4~34 ),
	.sharein(\iir|Add4~35 ),
	.combout(),
	.sumout(\iir|Add4~37_sumout ),
	.cout(\iir|Add4~38 ),
	.shareout(\iir|Add4~39 ));
// synopsys translate_off
defparam \iir|Add4~37 .extended_lut = "off";
defparam \iir|Add4~37 .lut_mask = 64'h000030300000C3C3;
defparam \iir|Add4~37 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X34_Y11_N45
cyclonev_lcell_comb \iir|Add4~41 (
// Equation(s):
// \iir|Add4~41_sumout  = SUM(( !\iir|Mult4~37_sumout  $ (\iir|scale2 [26]) ) + ( \iir|Add4~39  ) + ( \iir|Add4~38  ))
// \iir|Add4~42  = CARRY(( !\iir|Mult4~37_sumout  $ (\iir|scale2 [26]) ) + ( \iir|Add4~39  ) + ( \iir|Add4~38  ))
// \iir|Add4~43  = SHARE((!\iir|Mult4~37_sumout  & \iir|scale2 [26]))

	.dataa(!\iir|Mult4~37_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\iir|scale2 [26]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iir|Add4~38 ),
	.sharein(\iir|Add4~39 ),
	.combout(),
	.sumout(\iir|Add4~41_sumout ),
	.cout(\iir|Add4~42 ),
	.shareout(\iir|Add4~43 ));
// synopsys translate_off
defparam \iir|Add4~41 .extended_lut = "off";
defparam \iir|Add4~41 .lut_mask = 64'h000000AA0000AA55;
defparam \iir|Add4~41 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X34_Y11_N48
cyclonev_lcell_comb \iir|Add4~45 (
// Equation(s):
// \iir|Add4~45_sumout  = SUM(( !\iir|Mult4~41_sumout  $ (\iir|scale2 [27]) ) + ( \iir|Add4~43  ) + ( \iir|Add4~42  ))
// \iir|Add4~46  = CARRY(( !\iir|Mult4~41_sumout  $ (\iir|scale2 [27]) ) + ( \iir|Add4~43  ) + ( \iir|Add4~42  ))
// \iir|Add4~47  = SHARE((!\iir|Mult4~41_sumout  & \iir|scale2 [27]))

	.dataa(gnd),
	.datab(!\iir|Mult4~41_sumout ),
	.datac(!\iir|scale2 [27]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iir|Add4~42 ),
	.sharein(\iir|Add4~43 ),
	.combout(),
	.sumout(\iir|Add4~45_sumout ),
	.cout(\iir|Add4~46 ),
	.shareout(\iir|Add4~47 ));
// synopsys translate_off
defparam \iir|Add4~45 .extended_lut = "off";
defparam \iir|Add4~45 .lut_mask = 64'h00000C0C0000C3C3;
defparam \iir|Add4~45 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X34_Y11_N51
cyclonev_lcell_comb \iir|Add4~49 (
// Equation(s):
// \iir|Add4~49_sumout  = SUM(( !\iir|Mult4~45_sumout  $ (\iir|scale2 [28]) ) + ( \iir|Add4~47  ) + ( \iir|Add4~46  ))
// \iir|Add4~50  = CARRY(( !\iir|Mult4~45_sumout  $ (\iir|scale2 [28]) ) + ( \iir|Add4~47  ) + ( \iir|Add4~46  ))
// \iir|Add4~51  = SHARE((!\iir|Mult4~45_sumout  & \iir|scale2 [28]))

	.dataa(!\iir|Mult4~45_sumout ),
	.datab(gnd),
	.datac(!\iir|scale2 [28]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iir|Add4~46 ),
	.sharein(\iir|Add4~47 ),
	.combout(),
	.sumout(\iir|Add4~49_sumout ),
	.cout(\iir|Add4~50 ),
	.shareout(\iir|Add4~51 ));
// synopsys translate_off
defparam \iir|Add4~49 .extended_lut = "off";
defparam \iir|Add4~49 .lut_mask = 64'h00000A0A0000A5A5;
defparam \iir|Add4~49 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X34_Y11_N54
cyclonev_lcell_comb \iir|Add4~53 (
// Equation(s):
// \iir|Add4~53_sumout  = SUM(( !\iir|Mult4~49_sumout  $ (\iir|scale2 [29]) ) + ( \iir|Add4~51  ) + ( \iir|Add4~50  ))
// \iir|Add4~54  = CARRY(( !\iir|Mult4~49_sumout  $ (\iir|scale2 [29]) ) + ( \iir|Add4~51  ) + ( \iir|Add4~50  ))
// \iir|Add4~55  = SHARE((!\iir|Mult4~49_sumout  & \iir|scale2 [29]))

	.dataa(gnd),
	.datab(!\iir|Mult4~49_sumout ),
	.datac(!\iir|scale2 [29]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iir|Add4~50 ),
	.sharein(\iir|Add4~51 ),
	.combout(),
	.sumout(\iir|Add4~53_sumout ),
	.cout(\iir|Add4~54 ),
	.shareout(\iir|Add4~55 ));
// synopsys translate_off
defparam \iir|Add4~53 .extended_lut = "off";
defparam \iir|Add4~53 .lut_mask = 64'h00000C0C0000C3C3;
defparam \iir|Add4~53 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X34_Y11_N57
cyclonev_lcell_comb \iir|Add4~57 (
// Equation(s):
// \iir|Add4~57_sumout  = SUM(( !\iir|Mult4~53_sumout  $ (\iir|scale2 [30]) ) + ( \iir|Add4~55  ) + ( \iir|Add4~54  ))
// \iir|Add4~58  = CARRY(( !\iir|Mult4~53_sumout  $ (\iir|scale2 [30]) ) + ( \iir|Add4~55  ) + ( \iir|Add4~54  ))
// \iir|Add4~59  = SHARE((!\iir|Mult4~53_sumout  & \iir|scale2 [30]))

	.dataa(!\iir|Mult4~53_sumout ),
	.datab(gnd),
	.datac(!\iir|scale2 [30]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iir|Add4~54 ),
	.sharein(\iir|Add4~55 ),
	.combout(),
	.sumout(\iir|Add4~57_sumout ),
	.cout(\iir|Add4~58 ),
	.shareout(\iir|Add4~59 ));
// synopsys translate_off
defparam \iir|Add4~57 .extended_lut = "off";
defparam \iir|Add4~57 .lut_mask = 64'h00000A0A0000A5A5;
defparam \iir|Add4~57 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X34_Y10_N0
cyclonev_lcell_comb \iir|Add4~61 (
// Equation(s):
// \iir|Add4~61_sumout  = SUM(( !\iir|Mult4~57_sumout  $ (\iir|scale2 [31]) ) + ( \iir|Add4~59  ) + ( \iir|Add4~58  ))
// \iir|Add4~62  = CARRY(( !\iir|Mult4~57_sumout  $ (\iir|scale2 [31]) ) + ( \iir|Add4~59  ) + ( \iir|Add4~58  ))
// \iir|Add4~63  = SHARE((!\iir|Mult4~57_sumout  & \iir|scale2 [31]))

	.dataa(gnd),
	.datab(!\iir|Mult4~57_sumout ),
	.datac(!\iir|scale2 [31]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iir|Add4~58 ),
	.sharein(\iir|Add4~59 ),
	.combout(),
	.sumout(\iir|Add4~61_sumout ),
	.cout(\iir|Add4~62 ),
	.shareout(\iir|Add4~63 ));
// synopsys translate_off
defparam \iir|Add4~61 .extended_lut = "off";
defparam \iir|Add4~61 .lut_mask = 64'h00000C0C0000C3C3;
defparam \iir|Add4~61 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X34_Y10_N3
cyclonev_lcell_comb \iir|Add4~65 (
// Equation(s):
// \iir|Add4~65_sumout  = SUM(( !\iir|scale2 [32] $ (\iir|Mult4~61_sumout ) ) + ( \iir|Add4~63  ) + ( \iir|Add4~62  ))
// \iir|Add4~66  = CARRY(( !\iir|scale2 [32] $ (\iir|Mult4~61_sumout ) ) + ( \iir|Add4~63  ) + ( \iir|Add4~62  ))
// \iir|Add4~67  = SHARE((\iir|scale2 [32] & !\iir|Mult4~61_sumout ))

	.dataa(!\iir|scale2 [32]),
	.datab(gnd),
	.datac(!\iir|Mult4~61_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iir|Add4~62 ),
	.sharein(\iir|Add4~63 ),
	.combout(),
	.sumout(\iir|Add4~65_sumout ),
	.cout(\iir|Add4~66 ),
	.shareout(\iir|Add4~67 ));
// synopsys translate_off
defparam \iir|Add4~65 .extended_lut = "off";
defparam \iir|Add4~65 .lut_mask = 64'h000050500000A5A5;
defparam \iir|Add4~65 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X35_Y6_N20
dffeas \iir|delay_section2[0][17]~_Duplicate_2 (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\iir|add_cast_4[20]~13_combout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iir|delay_section2[0][17]~_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \iir|delay_section2[0][17]~_Duplicate_2 .is_wysiwyg = "true";
defparam \iir|delay_section2[0][17]~_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: DSP_X32_Y6_N0
cyclonev_mac \iir|Mult5~112 (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({\iir|delay_section2[0][31]~_Duplicate_2_q ,\iir|delay_section2[0][31]~_Duplicate_2_q ,\iir|delay_section2[0][31]~_Duplicate_2_q ,\iir|delay_section2[0][31]~_Duplicate_2_q ,\iir|delay_section2[0][31]~_Duplicate_2_q ,\iir|delay_section2[0][30]~_Duplicate_2_q ,
\iir|delay_section2[0][29]~_Duplicate_2_q ,\iir|delay_section2[0][28]~_Duplicate_2_q ,\iir|delay_section2[0][27]~_Duplicate_2_q ,\iir|delay_section2[0][26]~_Duplicate_2_q ,\iir|delay_section2[0][25]~_Duplicate_2_q ,\iir|delay_section2[0][24]~_Duplicate_2_q ,
\iir|delay_section2[0][23]~_Duplicate_2_q ,\iir|delay_section2[0][22]~_Duplicate_2_q ,\iir|delay_section2[0][21]~_Duplicate_2_q ,\iir|delay_section2[0][20]~_Duplicate_2_q ,\iir|delay_section2[0][19]~_Duplicate_2_q ,\iir|delay_section2[0][18]~_Duplicate_2_q }),
	.ay({vcc,vcc,vcc,vcc,vcc,gnd,gnd,gnd,gnd,vcc,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.az(26'b00000000000000000000000000),
	.bx({vcc}),
	.by({\iir|delay_section2[0][17]~_Duplicate_2_q ,\iir|delay_section2[0][16]~_Duplicate_2_q ,\iir|delay_section2[0][15]~_Duplicate_2_q ,\iir|delay_section2[0][14]~_Duplicate_2_q ,\iir|delay_section2[0][13]~_Duplicate_2_q ,\iir|delay_section2[0][12]~_Duplicate_2_q ,
\iir|delay_section2[0][11]~_Duplicate_2_q ,\iir|delay_section2[0][10]~_Duplicate_2_q ,\iir|delay_section2[0][9]~_Duplicate_2_q ,\iir|delay_section2[0][8]~_Duplicate_2_q ,\iir|delay_section2[0][7]~_Duplicate_2_q ,\iir|delay_section2[0][6]~_Duplicate_2_q ,
\iir|delay_section2[0][5]~_Duplicate_2_q ,\iir|delay_section2[0][4]~_Duplicate_2_q ,\iir|delay_section2[0][3]~_Duplicate_2_q ,\iir|delay_section2[0][2]~_Duplicate_2_q ,\iir|delay_section2[0][1]~_Duplicate_2_q ,\iir|delay_section2[0][0]~_Duplicate_2_q }),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk({gnd,gnd,\FPGA_CLK1_50~inputCLKENA0_outclk }),
	.aclr({gnd,!\SW[0]~inputCLKENA0_outclk }),
	.ena({vcc,vcc,vcc}),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\iir|Mult5~112_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \iir|Mult5~112 .accumulate_clock = "none";
defparam \iir|Mult5~112 .ax_clock = "0";
defparam \iir|Mult5~112 .ax_width = 18;
defparam \iir|Mult5~112 .ay_scan_in_clock = "none";
defparam \iir|Mult5~112 .ay_scan_in_width = 18;
defparam \iir|Mult5~112 .ay_use_scan_in = "false";
defparam \iir|Mult5~112 .az_clock = "none";
defparam \iir|Mult5~112 .bx_clock = "none";
defparam \iir|Mult5~112 .bx_width = 1;
defparam \iir|Mult5~112 .by_clock = "0";
defparam \iir|Mult5~112 .by_use_scan_in = "false";
defparam \iir|Mult5~112 .by_width = 18;
defparam \iir|Mult5~112 .bz_clock = "none";
defparam \iir|Mult5~112 .coef_a_0 = 0;
defparam \iir|Mult5~112 .coef_a_1 = 0;
defparam \iir|Mult5~112 .coef_a_2 = 0;
defparam \iir|Mult5~112 .coef_a_3 = 0;
defparam \iir|Mult5~112 .coef_a_4 = 0;
defparam \iir|Mult5~112 .coef_a_5 = 0;
defparam \iir|Mult5~112 .coef_a_6 = 0;
defparam \iir|Mult5~112 .coef_a_7 = 0;
defparam \iir|Mult5~112 .coef_b_0 = 0;
defparam \iir|Mult5~112 .coef_b_1 = 0;
defparam \iir|Mult5~112 .coef_b_2 = 0;
defparam \iir|Mult5~112 .coef_b_3 = 0;
defparam \iir|Mult5~112 .coef_b_4 = 0;
defparam \iir|Mult5~112 .coef_b_5 = 0;
defparam \iir|Mult5~112 .coef_b_6 = 0;
defparam \iir|Mult5~112 .coef_b_7 = 0;
defparam \iir|Mult5~112 .coef_sel_a_clock = "none";
defparam \iir|Mult5~112 .coef_sel_b_clock = "none";
defparam \iir|Mult5~112 .delay_scan_out_ay = "false";
defparam \iir|Mult5~112 .delay_scan_out_by = "false";
defparam \iir|Mult5~112 .enable_double_accum = "false";
defparam \iir|Mult5~112 .load_const_clock = "none";
defparam \iir|Mult5~112 .load_const_value = 0;
defparam \iir|Mult5~112 .mode_sub_location = 0;
defparam \iir|Mult5~112 .negate_clock = "none";
defparam \iir|Mult5~112 .operand_source_max = "input";
defparam \iir|Mult5~112 .operand_source_may = "input";
defparam \iir|Mult5~112 .operand_source_mbx = "input";
defparam \iir|Mult5~112 .operand_source_mby = "input";
defparam \iir|Mult5~112 .operation_mode = "m18x18_sumof2";
defparam \iir|Mult5~112 .output_clock = "none";
defparam \iir|Mult5~112 .preadder_subtract_a = "false";
defparam \iir|Mult5~112 .preadder_subtract_b = "false";
defparam \iir|Mult5~112 .result_a_width = 64;
defparam \iir|Mult5~112 .signed_max = "true";
defparam \iir|Mult5~112 .signed_may = "false";
defparam \iir|Mult5~112 .signed_mbx = "false";
defparam \iir|Mult5~112 .signed_mby = "false";
defparam \iir|Mult5~112 .sub_clock = "none";
defparam \iir|Mult5~112 .use_chainadder = "false";
// synopsys translate_on

// Location: DSP_X32_Y2_N0
cyclonev_mac \iir|Mult5~453 (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({vcc}),
	.ay({\iir|delay_section2[0][31]~_Duplicate_2_q ,\iir|delay_section2[0][31]~_Duplicate_2_q ,\iir|delay_section2[0][31]~_Duplicate_2_q ,\iir|delay_section2[0][31]~_Duplicate_2_q ,\iir|delay_section2[0][31]~_Duplicate_2_q ,\iir|delay_section2[0][31]~_Duplicate_2_q ,
\iir|delay_section2[0][30]~_Duplicate_2_q ,\iir|delay_section2[0][29]~_Duplicate_2_q ,\iir|delay_section2[0][28]~_Duplicate_2_q ,\iir|delay_section2[0][27]~_Duplicate_2_q ,\iir|delay_section2[0][26]~_Duplicate_2_q ,\iir|delay_section2[0][25]~_Duplicate_2_q ,
\iir|delay_section2[0][24]~_Duplicate_2_q ,\iir|delay_section2[0][23]~_Duplicate_2_q ,\iir|delay_section2[0][22]~_Duplicate_2_q ,\iir|delay_section2[0][21]~_Duplicate_2_q ,\iir|delay_section2[0][20]~_Duplicate_2_q ,\iir|delay_section2[0][19]~_Duplicate_2_q ,
\iir|delay_section2[0][18]~_Duplicate_2_q }),
	.az(26'b00000000000000000000000000),
	.bx(18'b000000000000000000),
	.by(19'b0000000000000000000),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk({gnd,gnd,\FPGA_CLK1_50~inputCLKENA0_outclk }),
	.aclr({gnd,!\SW[0]~inputCLKENA0_outclk }),
	.ena({vcc,vcc,vcc}),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\iir|Mult5~453_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \iir|Mult5~453 .accumulate_clock = "none";
defparam \iir|Mult5~453 .ax_clock = "none";
defparam \iir|Mult5~453 .ax_width = 1;
defparam \iir|Mult5~453 .ay_scan_in_clock = "0";
defparam \iir|Mult5~453 .ay_scan_in_width = 19;
defparam \iir|Mult5~453 .ay_use_scan_in = "false";
defparam \iir|Mult5~453 .az_clock = "none";
defparam \iir|Mult5~453 .bx_clock = "none";
defparam \iir|Mult5~453 .by_clock = "none";
defparam \iir|Mult5~453 .by_use_scan_in = "false";
defparam \iir|Mult5~453 .bz_clock = "none";
defparam \iir|Mult5~453 .coef_a_0 = 0;
defparam \iir|Mult5~453 .coef_a_1 = 0;
defparam \iir|Mult5~453 .coef_a_2 = 0;
defparam \iir|Mult5~453 .coef_a_3 = 0;
defparam \iir|Mult5~453 .coef_a_4 = 0;
defparam \iir|Mult5~453 .coef_a_5 = 0;
defparam \iir|Mult5~453 .coef_a_6 = 0;
defparam \iir|Mult5~453 .coef_a_7 = 0;
defparam \iir|Mult5~453 .coef_b_0 = 0;
defparam \iir|Mult5~453 .coef_b_1 = 0;
defparam \iir|Mult5~453 .coef_b_2 = 0;
defparam \iir|Mult5~453 .coef_b_3 = 0;
defparam \iir|Mult5~453 .coef_b_4 = 0;
defparam \iir|Mult5~453 .coef_b_5 = 0;
defparam \iir|Mult5~453 .coef_b_6 = 0;
defparam \iir|Mult5~453 .coef_b_7 = 0;
defparam \iir|Mult5~453 .coef_sel_a_clock = "none";
defparam \iir|Mult5~453 .coef_sel_b_clock = "none";
defparam \iir|Mult5~453 .delay_scan_out_ay = "false";
defparam \iir|Mult5~453 .delay_scan_out_by = "false";
defparam \iir|Mult5~453 .enable_double_accum = "false";
defparam \iir|Mult5~453 .load_const_clock = "none";
defparam \iir|Mult5~453 .load_const_value = 0;
defparam \iir|Mult5~453 .mode_sub_location = 0;
defparam \iir|Mult5~453 .negate_clock = "none";
defparam \iir|Mult5~453 .operand_source_max = "input";
defparam \iir|Mult5~453 .operand_source_may = "input";
defparam \iir|Mult5~453 .operand_source_mbx = "input";
defparam \iir|Mult5~453 .operand_source_mby = "input";
defparam \iir|Mult5~453 .operation_mode = "m18x18_full";
defparam \iir|Mult5~453 .output_clock = "none";
defparam \iir|Mult5~453 .preadder_subtract_a = "false";
defparam \iir|Mult5~453 .preadder_subtract_b = "false";
defparam \iir|Mult5~453 .result_a_width = 64;
defparam \iir|Mult5~453 .signed_max = "false";
defparam \iir|Mult5~453 .signed_may = "true";
defparam \iir|Mult5~453 .signed_mbx = "false";
defparam \iir|Mult5~453 .signed_mby = "false";
defparam \iir|Mult5~453 .sub_clock = "none";
defparam \iir|Mult5~453 .use_chainadder = "false";
// synopsys translate_on

// Location: DSP_X32_Y4_N0
cyclonev_mac \iir|Mult5~794 (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({vcc,vcc,vcc,vcc,vcc,gnd,gnd,gnd,gnd,vcc,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.ay({\iir|delay_section2[0][17]~_Duplicate_2_q ,\iir|delay_section2[0][16]~_Duplicate_2_q ,\iir|delay_section2[0][15]~_Duplicate_2_q ,\iir|delay_section2[0][14]~_Duplicate_2_q ,\iir|delay_section2[0][13]~_Duplicate_2_q ,\iir|delay_section2[0][12]~_Duplicate_2_q ,
\iir|delay_section2[0][11]~_Duplicate_2_q ,\iir|delay_section2[0][10]~_Duplicate_2_q ,\iir|delay_section2[0][9]~_Duplicate_2_q ,\iir|delay_section2[0][8]~_Duplicate_2_q ,\iir|delay_section2[0][7]~_Duplicate_2_q ,\iir|delay_section2[0][6]~_Duplicate_2_q ,
\iir|delay_section2[0][5]~_Duplicate_2_q ,\iir|delay_section2[0][4]~_Duplicate_2_q ,\iir|delay_section2[0][3]~_Duplicate_2_q ,\iir|delay_section2[0][2]~_Duplicate_2_q ,\iir|delay_section2[0][1]~_Duplicate_2_q ,\iir|delay_section2[0][0]~_Duplicate_2_q }),
	.az(26'b00000000000000000000000000),
	.bx(18'b000000000000000000),
	.by(19'b0000000000000000000),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk({gnd,gnd,\FPGA_CLK1_50~inputCLKENA0_outclk }),
	.aclr({gnd,!\SW[0]~inputCLKENA0_outclk }),
	.ena({vcc,vcc,vcc}),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\iir|Mult5~794_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \iir|Mult5~794 .accumulate_clock = "none";
defparam \iir|Mult5~794 .ax_clock = "none";
defparam \iir|Mult5~794 .ax_width = 18;
defparam \iir|Mult5~794 .ay_scan_in_clock = "0";
defparam \iir|Mult5~794 .ay_scan_in_width = 18;
defparam \iir|Mult5~794 .ay_use_scan_in = "false";
defparam \iir|Mult5~794 .az_clock = "none";
defparam \iir|Mult5~794 .bx_clock = "none";
defparam \iir|Mult5~794 .by_clock = "none";
defparam \iir|Mult5~794 .by_use_scan_in = "false";
defparam \iir|Mult5~794 .bz_clock = "none";
defparam \iir|Mult5~794 .coef_a_0 = 0;
defparam \iir|Mult5~794 .coef_a_1 = 0;
defparam \iir|Mult5~794 .coef_a_2 = 0;
defparam \iir|Mult5~794 .coef_a_3 = 0;
defparam \iir|Mult5~794 .coef_a_4 = 0;
defparam \iir|Mult5~794 .coef_a_5 = 0;
defparam \iir|Mult5~794 .coef_a_6 = 0;
defparam \iir|Mult5~794 .coef_a_7 = 0;
defparam \iir|Mult5~794 .coef_b_0 = 0;
defparam \iir|Mult5~794 .coef_b_1 = 0;
defparam \iir|Mult5~794 .coef_b_2 = 0;
defparam \iir|Mult5~794 .coef_b_3 = 0;
defparam \iir|Mult5~794 .coef_b_4 = 0;
defparam \iir|Mult5~794 .coef_b_5 = 0;
defparam \iir|Mult5~794 .coef_b_6 = 0;
defparam \iir|Mult5~794 .coef_b_7 = 0;
defparam \iir|Mult5~794 .coef_sel_a_clock = "none";
defparam \iir|Mult5~794 .coef_sel_b_clock = "none";
defparam \iir|Mult5~794 .delay_scan_out_ay = "false";
defparam \iir|Mult5~794 .delay_scan_out_by = "false";
defparam \iir|Mult5~794 .enable_double_accum = "false";
defparam \iir|Mult5~794 .load_const_clock = "none";
defparam \iir|Mult5~794 .load_const_value = 0;
defparam \iir|Mult5~794 .mode_sub_location = 0;
defparam \iir|Mult5~794 .negate_clock = "none";
defparam \iir|Mult5~794 .operand_source_max = "input";
defparam \iir|Mult5~794 .operand_source_may = "input";
defparam \iir|Mult5~794 .operand_source_mbx = "input";
defparam \iir|Mult5~794 .operand_source_mby = "input";
defparam \iir|Mult5~794 .operation_mode = "m18x18_full";
defparam \iir|Mult5~794 .output_clock = "none";
defparam \iir|Mult5~794 .preadder_subtract_a = "false";
defparam \iir|Mult5~794 .preadder_subtract_b = "false";
defparam \iir|Mult5~794 .result_a_width = 64;
defparam \iir|Mult5~794 .signed_max = "false";
defparam \iir|Mult5~794 .signed_may = "false";
defparam \iir|Mult5~794 .signed_mbx = "false";
defparam \iir|Mult5~794 .signed_mby = "false";
defparam \iir|Mult5~794 .sub_clock = "none";
defparam \iir|Mult5~794 .use_chainadder = "false";
// synopsys translate_on

// Location: LABCELL_X33_Y7_N0
cyclonev_lcell_comb \iir|Mult5~1150 (
// Equation(s):
// \iir|Mult5~1150_sumout  = SUM(( \iir|Mult5~810  ) + ( \iir|Mult5~112_resulta  ) + ( !VCC ))
// \iir|Mult5~1151  = CARRY(( \iir|Mult5~810  ) + ( \iir|Mult5~112_resulta  ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\iir|Mult5~810 ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\iir|Mult5~112_resulta ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Mult5~1150_sumout ),
	.cout(\iir|Mult5~1151 ),
	.shareout());
// synopsys translate_off
defparam \iir|Mult5~1150 .extended_lut = "off";
defparam \iir|Mult5~1150 .lut_mask = 64'h0000FF0000003333;
defparam \iir|Mult5~1150 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y7_N3
cyclonev_lcell_comb \iir|Mult5~1146 (
// Equation(s):
// \iir|Mult5~1146_sumout  = SUM(( \iir|Mult5~113  ) + ( \iir|Mult5~811  ) + ( \iir|Mult5~1151  ))
// \iir|Mult5~1147  = CARRY(( \iir|Mult5~113  ) + ( \iir|Mult5~811  ) + ( \iir|Mult5~1151  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\iir|Mult5~811 ),
	.datad(!\iir|Mult5~113 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iir|Mult5~1151 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Mult5~1146_sumout ),
	.cout(\iir|Mult5~1147 ),
	.shareout());
// synopsys translate_off
defparam \iir|Mult5~1146 .extended_lut = "off";
defparam \iir|Mult5~1146 .lut_mask = 64'h0000F0F0000000FF;
defparam \iir|Mult5~1146 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y7_N6
cyclonev_lcell_comb \iir|Mult5~1142 (
// Equation(s):
// \iir|Mult5~1142_sumout  = SUM(( \iir|Mult5~114  ) + ( \iir|Mult5~812  ) + ( \iir|Mult5~1147  ))
// \iir|Mult5~1143  = CARRY(( \iir|Mult5~114  ) + ( \iir|Mult5~812  ) + ( \iir|Mult5~1147  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\iir|Mult5~114 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\iir|Mult5~812 ),
	.datag(gnd),
	.cin(\iir|Mult5~1147 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Mult5~1142_sumout ),
	.cout(\iir|Mult5~1143 ),
	.shareout());
// synopsys translate_off
defparam \iir|Mult5~1142 .extended_lut = "off";
defparam \iir|Mult5~1142 .lut_mask = 64'h0000FF0000000F0F;
defparam \iir|Mult5~1142 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y7_N9
cyclonev_lcell_comb \iir|Mult5~1138 (
// Equation(s):
// \iir|Mult5~1138_sumout  = SUM(( \iir|Mult5~115  ) + ( \iir|Mult5~813  ) + ( \iir|Mult5~1143  ))
// \iir|Mult5~1139  = CARRY(( \iir|Mult5~115  ) + ( \iir|Mult5~813  ) + ( \iir|Mult5~1143  ))

	.dataa(gnd),
	.datab(!\iir|Mult5~115 ),
	.datac(!\iir|Mult5~813 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iir|Mult5~1143 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Mult5~1138_sumout ),
	.cout(\iir|Mult5~1139 ),
	.shareout());
// synopsys translate_off
defparam \iir|Mult5~1138 .extended_lut = "off";
defparam \iir|Mult5~1138 .lut_mask = 64'h0000F0F000003333;
defparam \iir|Mult5~1138 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y7_N12
cyclonev_lcell_comb \iir|Mult5~1134 (
// Equation(s):
// \iir|Mult5~1134_sumout  = SUM(( \iir|Mult5~116  ) + ( \iir|Mult5~814  ) + ( \iir|Mult5~1139  ))
// \iir|Mult5~1135  = CARRY(( \iir|Mult5~116  ) + ( \iir|Mult5~814  ) + ( \iir|Mult5~1139  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\iir|Mult5~814 ),
	.datad(!\iir|Mult5~116 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iir|Mult5~1139 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Mult5~1134_sumout ),
	.cout(\iir|Mult5~1135 ),
	.shareout());
// synopsys translate_off
defparam \iir|Mult5~1134 .extended_lut = "off";
defparam \iir|Mult5~1134 .lut_mask = 64'h0000F0F0000000FF;
defparam \iir|Mult5~1134 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y7_N15
cyclonev_lcell_comb \iir|Mult5~1130 (
// Equation(s):
// \iir|Mult5~1130_sumout  = SUM(( \iir|Mult5~815  ) + ( \iir|Mult5~117  ) + ( \iir|Mult5~1135  ))
// \iir|Mult5~1131  = CARRY(( \iir|Mult5~815  ) + ( \iir|Mult5~117  ) + ( \iir|Mult5~1135  ))

	.dataa(!\iir|Mult5~815 ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\iir|Mult5~117 ),
	.datag(gnd),
	.cin(\iir|Mult5~1135 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Mult5~1130_sumout ),
	.cout(\iir|Mult5~1131 ),
	.shareout());
// synopsys translate_off
defparam \iir|Mult5~1130 .extended_lut = "off";
defparam \iir|Mult5~1130 .lut_mask = 64'h0000FF0000005555;
defparam \iir|Mult5~1130 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y7_N18
cyclonev_lcell_comb \iir|Mult5~1126 (
// Equation(s):
// \iir|Mult5~1126_sumout  = SUM(( \iir|Mult5~118  ) + ( \iir|Mult5~816  ) + ( \iir|Mult5~1131  ))
// \iir|Mult5~1127  = CARRY(( \iir|Mult5~118  ) + ( \iir|Mult5~816  ) + ( \iir|Mult5~1131  ))

	.dataa(!\iir|Mult5~118 ),
	.datab(gnd),
	.datac(!\iir|Mult5~816 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iir|Mult5~1131 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Mult5~1126_sumout ),
	.cout(\iir|Mult5~1127 ),
	.shareout());
// synopsys translate_off
defparam \iir|Mult5~1126 .extended_lut = "off";
defparam \iir|Mult5~1126 .lut_mask = 64'h0000F0F000005555;
defparam \iir|Mult5~1126 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y7_N21
cyclonev_lcell_comb \iir|Mult5~5 (
// Equation(s):
// \iir|Mult5~5_sumout  = SUM(( \iir|Mult5~817  ) + ( \iir|Mult5~119  ) + ( \iir|Mult5~1127  ))
// \iir|Mult5~6  = CARRY(( \iir|Mult5~817  ) + ( \iir|Mult5~119  ) + ( \iir|Mult5~1127  ))

	.dataa(gnd),
	.datab(!\iir|Mult5~119 ),
	.datac(gnd),
	.datad(!\iir|Mult5~817 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iir|Mult5~1127 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Mult5~5_sumout ),
	.cout(\iir|Mult5~6 ),
	.shareout());
// synopsys translate_off
defparam \iir|Mult5~5 .extended_lut = "off";
defparam \iir|Mult5~5 .lut_mask = 64'h0000CCCC000000FF;
defparam \iir|Mult5~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y7_N24
cyclonev_lcell_comb \iir|Mult5~9 (
// Equation(s):
// \iir|Mult5~9_sumout  = SUM(( \iir|Mult5~818  ) + ( \iir|Mult5~120  ) + ( \iir|Mult5~6  ))
// \iir|Mult5~10  = CARRY(( \iir|Mult5~818  ) + ( \iir|Mult5~120  ) + ( \iir|Mult5~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\iir|Mult5~818 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\iir|Mult5~120 ),
	.datag(gnd),
	.cin(\iir|Mult5~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Mult5~9_sumout ),
	.cout(\iir|Mult5~10 ),
	.shareout());
// synopsys translate_off
defparam \iir|Mult5~9 .extended_lut = "off";
defparam \iir|Mult5~9 .lut_mask = 64'h0000FF0000000F0F;
defparam \iir|Mult5~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y7_N27
cyclonev_lcell_comb \iir|Mult5~13 (
// Equation(s):
// \iir|Mult5~13_sumout  = SUM(( \iir|Mult5~121  ) + ( \iir|Mult5~819  ) + ( \iir|Mult5~10  ))
// \iir|Mult5~14  = CARRY(( \iir|Mult5~121  ) + ( \iir|Mult5~819  ) + ( \iir|Mult5~10  ))

	.dataa(!\iir|Mult5~819 ),
	.datab(gnd),
	.datac(!\iir|Mult5~121 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iir|Mult5~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Mult5~13_sumout ),
	.cout(\iir|Mult5~14 ),
	.shareout());
// synopsys translate_off
defparam \iir|Mult5~13 .extended_lut = "off";
defparam \iir|Mult5~13 .lut_mask = 64'h0000AAAA00000F0F;
defparam \iir|Mult5~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y7_N30
cyclonev_lcell_comb \iir|Mult5~17 (
// Equation(s):
// \iir|Mult5~17_sumout  = SUM(( \iir|Mult5~122  ) + ( \iir|Mult5~820  ) + ( \iir|Mult5~14  ))
// \iir|Mult5~18  = CARRY(( \iir|Mult5~122  ) + ( \iir|Mult5~820  ) + ( \iir|Mult5~14  ))

	.dataa(gnd),
	.datab(!\iir|Mult5~122 ),
	.datac(!\iir|Mult5~820 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iir|Mult5~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Mult5~17_sumout ),
	.cout(\iir|Mult5~18 ),
	.shareout());
// synopsys translate_off
defparam \iir|Mult5~17 .extended_lut = "off";
defparam \iir|Mult5~17 .lut_mask = 64'h0000F0F000003333;
defparam \iir|Mult5~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y7_N33
cyclonev_lcell_comb \iir|Mult5~21 (
// Equation(s):
// \iir|Mult5~21_sumout  = SUM(( \iir|Mult5~821  ) + ( \iir|Mult5~123  ) + ( \iir|Mult5~18  ))
// \iir|Mult5~22  = CARRY(( \iir|Mult5~821  ) + ( \iir|Mult5~123  ) + ( \iir|Mult5~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\iir|Mult5~821 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\iir|Mult5~123 ),
	.datag(gnd),
	.cin(\iir|Mult5~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Mult5~21_sumout ),
	.cout(\iir|Mult5~22 ),
	.shareout());
// synopsys translate_off
defparam \iir|Mult5~21 .extended_lut = "off";
defparam \iir|Mult5~21 .lut_mask = 64'h0000FF0000000F0F;
defparam \iir|Mult5~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y7_N36
cyclonev_lcell_comb \iir|Mult5~25 (
// Equation(s):
// \iir|Mult5~25_sumout  = SUM(( \iir|Mult5~822  ) + ( \iir|Mult5~124  ) + ( \iir|Mult5~22  ))
// \iir|Mult5~26  = CARRY(( \iir|Mult5~822  ) + ( \iir|Mult5~124  ) + ( \iir|Mult5~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\iir|Mult5~822 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\iir|Mult5~124 ),
	.datag(gnd),
	.cin(\iir|Mult5~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Mult5~25_sumout ),
	.cout(\iir|Mult5~26 ),
	.shareout());
// synopsys translate_off
defparam \iir|Mult5~25 .extended_lut = "off";
defparam \iir|Mult5~25 .lut_mask = 64'h0000FF0000000F0F;
defparam \iir|Mult5~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y7_N39
cyclonev_lcell_comb \iir|Mult5~29 (
// Equation(s):
// \iir|Mult5~29_sumout  = SUM(( \iir|Mult5~125  ) + ( \iir|Mult5~823  ) + ( \iir|Mult5~26  ))
// \iir|Mult5~30  = CARRY(( \iir|Mult5~125  ) + ( \iir|Mult5~823  ) + ( \iir|Mult5~26  ))

	.dataa(gnd),
	.datab(!\iir|Mult5~125 ),
	.datac(!\iir|Mult5~823 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iir|Mult5~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Mult5~29_sumout ),
	.cout(\iir|Mult5~30 ),
	.shareout());
// synopsys translate_off
defparam \iir|Mult5~29 .extended_lut = "off";
defparam \iir|Mult5~29 .lut_mask = 64'h0000F0F000003333;
defparam \iir|Mult5~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y7_N42
cyclonev_lcell_comb \iir|Mult5~33 (
// Equation(s):
// \iir|Mult5~33_sumout  = SUM(( \iir|Mult5~126  ) + ( \iir|Mult5~824  ) + ( \iir|Mult5~30  ))
// \iir|Mult5~34  = CARRY(( \iir|Mult5~126  ) + ( \iir|Mult5~824  ) + ( \iir|Mult5~30  ))

	.dataa(gnd),
	.datab(!\iir|Mult5~824 ),
	.datac(!\iir|Mult5~126 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iir|Mult5~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Mult5~33_sumout ),
	.cout(\iir|Mult5~34 ),
	.shareout());
// synopsys translate_off
defparam \iir|Mult5~33 .extended_lut = "off";
defparam \iir|Mult5~33 .lut_mask = 64'h0000CCCC00000F0F;
defparam \iir|Mult5~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y7_N45
cyclonev_lcell_comb \iir|Mult5~37 (
// Equation(s):
// \iir|Mult5~37_sumout  = SUM(( \iir|Mult5~825  ) + ( \iir|Mult5~127  ) + ( \iir|Mult5~34  ))
// \iir|Mult5~38  = CARRY(( \iir|Mult5~825  ) + ( \iir|Mult5~127  ) + ( \iir|Mult5~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\iir|Mult5~825 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\iir|Mult5~127 ),
	.datag(gnd),
	.cin(\iir|Mult5~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Mult5~37_sumout ),
	.cout(\iir|Mult5~38 ),
	.shareout());
// synopsys translate_off
defparam \iir|Mult5~37 .extended_lut = "off";
defparam \iir|Mult5~37 .lut_mask = 64'h0000FF0000000F0F;
defparam \iir|Mult5~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y7_N48
cyclonev_lcell_comb \iir|Mult5~41 (
// Equation(s):
// \iir|Mult5~41_sumout  = SUM(( \iir|Mult5~826  ) + ( \iir|Mult5~128  ) + ( \iir|Mult5~38  ))
// \iir|Mult5~42  = CARRY(( \iir|Mult5~826  ) + ( \iir|Mult5~128  ) + ( \iir|Mult5~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\iir|Mult5~826 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\iir|Mult5~128 ),
	.datag(gnd),
	.cin(\iir|Mult5~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Mult5~41_sumout ),
	.cout(\iir|Mult5~42 ),
	.shareout());
// synopsys translate_off
defparam \iir|Mult5~41 .extended_lut = "off";
defparam \iir|Mult5~41 .lut_mask = 64'h0000FF0000000F0F;
defparam \iir|Mult5~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y7_N51
cyclonev_lcell_comb \iir|Mult5~45 (
// Equation(s):
// \iir|Mult5~45_sumout  = SUM(( \iir|Mult5~129  ) + ( \iir|Mult5~827  ) + ( \iir|Mult5~42  ))
// \iir|Mult5~46  = CARRY(( \iir|Mult5~129  ) + ( \iir|Mult5~827  ) + ( \iir|Mult5~42  ))

	.dataa(gnd),
	.datab(!\iir|Mult5~129 ),
	.datac(!\iir|Mult5~827 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iir|Mult5~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Mult5~45_sumout ),
	.cout(\iir|Mult5~46 ),
	.shareout());
// synopsys translate_off
defparam \iir|Mult5~45 .extended_lut = "off";
defparam \iir|Mult5~45 .lut_mask = 64'h0000F0F000003333;
defparam \iir|Mult5~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y7_N54
cyclonev_lcell_comb \iir|Mult5~49 (
// Equation(s):
// \iir|Mult5~49_sumout  = SUM(( \iir|Mult5~130  ) + ( \iir|Mult5~453_resulta  ) + ( \iir|Mult5~46  ))
// \iir|Mult5~50  = CARRY(( \iir|Mult5~130  ) + ( \iir|Mult5~453_resulta  ) + ( \iir|Mult5~46  ))

	.dataa(gnd),
	.datab(!\iir|Mult5~453_resulta ),
	.datac(!\iir|Mult5~130 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iir|Mult5~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Mult5~49_sumout ),
	.cout(\iir|Mult5~50 ),
	.shareout());
// synopsys translate_off
defparam \iir|Mult5~49 .extended_lut = "off";
defparam \iir|Mult5~49 .lut_mask = 64'h0000CCCC00000F0F;
defparam \iir|Mult5~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y7_N57
cyclonev_lcell_comb \iir|Mult5~53 (
// Equation(s):
// \iir|Mult5~53_sumout  = SUM(( \iir|Mult5~131  ) + ( \iir|Mult5~454  ) + ( \iir|Mult5~50  ))
// \iir|Mult5~54  = CARRY(( \iir|Mult5~131  ) + ( \iir|Mult5~454  ) + ( \iir|Mult5~50  ))

	.dataa(!\iir|Mult5~131 ),
	.datab(gnd),
	.datac(!\iir|Mult5~454 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iir|Mult5~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Mult5~53_sumout ),
	.cout(\iir|Mult5~54 ),
	.shareout());
// synopsys translate_off
defparam \iir|Mult5~53 .extended_lut = "off";
defparam \iir|Mult5~53 .lut_mask = 64'h0000F0F000005555;
defparam \iir|Mult5~53 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y7_N0
cyclonev_lcell_comb \iir|Add5~158 (
// Equation(s):
// \iir|Add5~158_cout  = CARRY(( \iir|Add4~153_sumout  ) + ( !\iir|mul_temp_4 [16] ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\iir|mul_temp_4 [16]),
	.datac(!\iir|Add4~153_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\iir|Add5~158_cout ),
	.shareout());
// synopsys translate_off
defparam \iir|Add5~158 .extended_lut = "off";
defparam \iir|Add5~158 .lut_mask = 64'h0000333300000F0F;
defparam \iir|Add5~158 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y7_N3
cyclonev_lcell_comb \iir|Add5~154 (
// Equation(s):
// \iir|Add5~154_cout  = CARRY(( \iir|Add4~149_sumout  ) + ( !\iir|mul_temp_4 [17] ) + ( \iir|Add5~158_cout  ))

	.dataa(!\iir|mul_temp_4 [17]),
	.datab(gnd),
	.datac(!\iir|Add4~149_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iir|Add5~158_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\iir|Add5~154_cout ),
	.shareout());
// synopsys translate_off
defparam \iir|Add5~154 .extended_lut = "off";
defparam \iir|Add5~154 .lut_mask = 64'h0000555500000F0F;
defparam \iir|Add5~154 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y7_N6
cyclonev_lcell_comb \iir|Add5~150 (
// Equation(s):
// \iir|Add5~150_cout  = CARRY(( !\iir|Mult5~1150_sumout  ) + ( \iir|Add4~145_sumout  ) + ( \iir|Add5~154_cout  ))

	.dataa(gnd),
	.datab(!\iir|Mult5~1150_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\iir|Add4~145_sumout ),
	.datag(gnd),
	.cin(\iir|Add5~154_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\iir|Add5~150_cout ),
	.shareout());
// synopsys translate_off
defparam \iir|Add5~150 .extended_lut = "off";
defparam \iir|Add5~150 .lut_mask = 64'h0000FF000000CCCC;
defparam \iir|Add5~150 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y7_N9
cyclonev_lcell_comb \iir|Add5~146 (
// Equation(s):
// \iir|Add5~146_cout  = CARRY(( !\iir|Mult5~1146_sumout  ) + ( \iir|Add4~141_sumout  ) + ( \iir|Add5~150_cout  ))

	.dataa(!\iir|Add4~141_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\iir|Mult5~1146_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iir|Add5~150_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\iir|Add5~146_cout ),
	.shareout());
// synopsys translate_off
defparam \iir|Add5~146 .extended_lut = "off";
defparam \iir|Add5~146 .lut_mask = 64'h0000AAAA0000FF00;
defparam \iir|Add5~146 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y7_N12
cyclonev_lcell_comb \iir|Add5~141 (
// Equation(s):
// \iir|Add5~141_sumout  = SUM(( \iir|Add4~137_sumout  ) + ( !\iir|Mult5~1142_sumout  ) + ( \iir|Add5~146_cout  ))
// \iir|Add5~142  = CARRY(( \iir|Add4~137_sumout  ) + ( !\iir|Mult5~1142_sumout  ) + ( \iir|Add5~146_cout  ))

	.dataa(!\iir|Add4~137_sumout ),
	.datab(gnd),
	.datac(!\iir|Mult5~1142_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iir|Add5~146_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Add5~141_sumout ),
	.cout(\iir|Add5~142 ),
	.shareout());
// synopsys translate_off
defparam \iir|Add5~141 .extended_lut = "off";
defparam \iir|Add5~141 .lut_mask = 64'h00000F0F00005555;
defparam \iir|Add5~141 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y7_N15
cyclonev_lcell_comb \iir|Add5~137 (
// Equation(s):
// \iir|Add5~137_sumout  = SUM(( \iir|Add4~133_sumout  ) + ( !\iir|Mult5~1138_sumout  ) + ( \iir|Add5~142  ))
// \iir|Add5~138  = CARRY(( \iir|Add4~133_sumout  ) + ( !\iir|Mult5~1138_sumout  ) + ( \iir|Add5~142  ))

	.dataa(gnd),
	.datab(!\iir|Mult5~1138_sumout ),
	.datac(!\iir|Add4~133_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iir|Add5~142 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Add5~137_sumout ),
	.cout(\iir|Add5~138 ),
	.shareout());
// synopsys translate_off
defparam \iir|Add5~137 .extended_lut = "off";
defparam \iir|Add5~137 .lut_mask = 64'h0000333300000F0F;
defparam \iir|Add5~137 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y7_N18
cyclonev_lcell_comb \iir|Add5~133 (
// Equation(s):
// \iir|Add5~133_sumout  = SUM(( \iir|Add4~129_sumout  ) + ( !\iir|Mult5~1134_sumout  ) + ( \iir|Add5~138  ))
// \iir|Add5~134  = CARRY(( \iir|Add4~129_sumout  ) + ( !\iir|Mult5~1134_sumout  ) + ( \iir|Add5~138  ))

	.dataa(gnd),
	.datab(!\iir|Add4~129_sumout ),
	.datac(!\iir|Mult5~1134_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iir|Add5~138 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Add5~133_sumout ),
	.cout(\iir|Add5~134 ),
	.shareout());
// synopsys translate_off
defparam \iir|Add5~133 .extended_lut = "off";
defparam \iir|Add5~133 .lut_mask = 64'h00000F0F00003333;
defparam \iir|Add5~133 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y7_N21
cyclonev_lcell_comb \iir|Add5~129 (
// Equation(s):
// \iir|Add5~129_sumout  = SUM(( !\iir|Mult5~1130_sumout  ) + ( \iir|Add4~125_sumout  ) + ( \iir|Add5~134  ))
// \iir|Add5~130  = CARRY(( !\iir|Mult5~1130_sumout  ) + ( \iir|Add4~125_sumout  ) + ( \iir|Add5~134  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\iir|Mult5~1130_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\iir|Add4~125_sumout ),
	.datag(gnd),
	.cin(\iir|Add5~134 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Add5~129_sumout ),
	.cout(\iir|Add5~130 ),
	.shareout());
// synopsys translate_off
defparam \iir|Add5~129 .extended_lut = "off";
defparam \iir|Add5~129 .lut_mask = 64'h0000FF000000F0F0;
defparam \iir|Add5~129 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y7_N24
cyclonev_lcell_comb \iir|Add5~125 (
// Equation(s):
// \iir|Add5~125_sumout  = SUM(( \iir|Add4~121_sumout  ) + ( !\iir|Mult5~1126_sumout  ) + ( \iir|Add5~130  ))
// \iir|Add5~126  = CARRY(( \iir|Add4~121_sumout  ) + ( !\iir|Mult5~1126_sumout  ) + ( \iir|Add5~130  ))

	.dataa(gnd),
	.datab(!\iir|Mult5~1126_sumout ),
	.datac(!\iir|Add4~121_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iir|Add5~130 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Add5~125_sumout ),
	.cout(\iir|Add5~126 ),
	.shareout());
// synopsys translate_off
defparam \iir|Add5~125 .extended_lut = "off";
defparam \iir|Add5~125 .lut_mask = 64'h0000333300000F0F;
defparam \iir|Add5~125 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y7_N27
cyclonev_lcell_comb \iir|Add5~21 (
// Equation(s):
// \iir|Add5~21_sumout  = SUM(( !\iir|Mult5~5_sumout  ) + ( \iir|Add4~17_sumout  ) + ( \iir|Add5~126  ))
// \iir|Add5~22  = CARRY(( !\iir|Mult5~5_sumout  ) + ( \iir|Add4~17_sumout  ) + ( \iir|Add5~126  ))

	.dataa(!\iir|Mult5~5_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\iir|Add4~17_sumout ),
	.datag(gnd),
	.cin(\iir|Add5~126 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Add5~21_sumout ),
	.cout(\iir|Add5~22 ),
	.shareout());
// synopsys translate_off
defparam \iir|Add5~21 .extended_lut = "off";
defparam \iir|Add5~21 .lut_mask = 64'h0000FF000000AAAA;
defparam \iir|Add5~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y7_N30
cyclonev_lcell_comb \iir|Add5~25 (
// Equation(s):
// \iir|Add5~25_sumout  = SUM(( \iir|Add4~21_sumout  ) + ( !\iir|Mult5~9_sumout  ) + ( \iir|Add5~22  ))
// \iir|Add5~26  = CARRY(( \iir|Add4~21_sumout  ) + ( !\iir|Mult5~9_sumout  ) + ( \iir|Add5~22  ))

	.dataa(gnd),
	.datab(!\iir|Mult5~9_sumout ),
	.datac(!\iir|Add4~21_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iir|Add5~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Add5~25_sumout ),
	.cout(\iir|Add5~26 ),
	.shareout());
// synopsys translate_off
defparam \iir|Add5~25 .extended_lut = "off";
defparam \iir|Add5~25 .lut_mask = 64'h0000333300000F0F;
defparam \iir|Add5~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y7_N33
cyclonev_lcell_comb \iir|Add5~29 (
// Equation(s):
// \iir|Add5~29_sumout  = SUM(( \iir|Add4~25_sumout  ) + ( !\iir|Mult5~13_sumout  ) + ( \iir|Add5~26  ))
// \iir|Add5~30  = CARRY(( \iir|Add4~25_sumout  ) + ( !\iir|Mult5~13_sumout  ) + ( \iir|Add5~26  ))

	.dataa(!\iir|Mult5~13_sumout ),
	.datab(gnd),
	.datac(!\iir|Add4~25_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iir|Add5~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Add5~29_sumout ),
	.cout(\iir|Add5~30 ),
	.shareout());
// synopsys translate_off
defparam \iir|Add5~29 .extended_lut = "off";
defparam \iir|Add5~29 .lut_mask = 64'h0000555500000F0F;
defparam \iir|Add5~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y7_N36
cyclonev_lcell_comb \iir|Add5~33 (
// Equation(s):
// \iir|Add5~33_sumout  = SUM(( \iir|Add4~29_sumout  ) + ( !\iir|Mult5~17_sumout  ) + ( \iir|Add5~30  ))
// \iir|Add5~34  = CARRY(( \iir|Add4~29_sumout  ) + ( !\iir|Mult5~17_sumout  ) + ( \iir|Add5~30  ))

	.dataa(!\iir|Mult5~17_sumout ),
	.datab(gnd),
	.datac(!\iir|Add4~29_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iir|Add5~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Add5~33_sumout ),
	.cout(\iir|Add5~34 ),
	.shareout());
// synopsys translate_off
defparam \iir|Add5~33 .extended_lut = "off";
defparam \iir|Add5~33 .lut_mask = 64'h0000555500000F0F;
defparam \iir|Add5~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y7_N39
cyclonev_lcell_comb \iir|Add5~37 (
// Equation(s):
// \iir|Add5~37_sumout  = SUM(( \iir|Add4~33_sumout  ) + ( !\iir|Mult5~21_sumout  ) + ( \iir|Add5~34  ))
// \iir|Add5~38  = CARRY(( \iir|Add4~33_sumout  ) + ( !\iir|Mult5~21_sumout  ) + ( \iir|Add5~34  ))

	.dataa(gnd),
	.datab(!\iir|Add4~33_sumout ),
	.datac(!\iir|Mult5~21_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iir|Add5~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Add5~37_sumout ),
	.cout(\iir|Add5~38 ),
	.shareout());
// synopsys translate_off
defparam \iir|Add5~37 .extended_lut = "off";
defparam \iir|Add5~37 .lut_mask = 64'h00000F0F00003333;
defparam \iir|Add5~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y7_N42
cyclonev_lcell_comb \iir|Add5~41 (
// Equation(s):
// \iir|Add5~41_sumout  = SUM(( \iir|Add4~37_sumout  ) + ( !\iir|Mult5~25_sumout  ) + ( \iir|Add5~38  ))
// \iir|Add5~42  = CARRY(( \iir|Add4~37_sumout  ) + ( !\iir|Mult5~25_sumout  ) + ( \iir|Add5~38  ))

	.dataa(gnd),
	.datab(!\iir|Add4~37_sumout ),
	.datac(!\iir|Mult5~25_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iir|Add5~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Add5~41_sumout ),
	.cout(\iir|Add5~42 ),
	.shareout());
// synopsys translate_off
defparam \iir|Add5~41 .extended_lut = "off";
defparam \iir|Add5~41 .lut_mask = 64'h00000F0F00003333;
defparam \iir|Add5~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y7_N45
cyclonev_lcell_comb \iir|Add5~45 (
// Equation(s):
// \iir|Add5~45_sumout  = SUM(( !\iir|Mult5~29_sumout  ) + ( \iir|Add4~41_sumout  ) + ( \iir|Add5~42  ))
// \iir|Add5~46  = CARRY(( !\iir|Mult5~29_sumout  ) + ( \iir|Add4~41_sumout  ) + ( \iir|Add5~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\iir|Mult5~29_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\iir|Add4~41_sumout ),
	.datag(gnd),
	.cin(\iir|Add5~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Add5~45_sumout ),
	.cout(\iir|Add5~46 ),
	.shareout());
// synopsys translate_off
defparam \iir|Add5~45 .extended_lut = "off";
defparam \iir|Add5~45 .lut_mask = 64'h0000FF000000F0F0;
defparam \iir|Add5~45 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y7_N48
cyclonev_lcell_comb \iir|Add5~49 (
// Equation(s):
// \iir|Add5~49_sumout  = SUM(( \iir|Add4~45_sumout  ) + ( !\iir|Mult5~33_sumout  ) + ( \iir|Add5~46  ))
// \iir|Add5~50  = CARRY(( \iir|Add4~45_sumout  ) + ( !\iir|Mult5~33_sumout  ) + ( \iir|Add5~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\iir|Mult5~33_sumout ),
	.datad(!\iir|Add4~45_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iir|Add5~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Add5~49_sumout ),
	.cout(\iir|Add5~50 ),
	.shareout());
// synopsys translate_off
defparam \iir|Add5~49 .extended_lut = "off";
defparam \iir|Add5~49 .lut_mask = 64'h00000F0F000000FF;
defparam \iir|Add5~49 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y7_N51
cyclonev_lcell_comb \iir|Add5~53 (
// Equation(s):
// \iir|Add5~53_sumout  = SUM(( \iir|Add4~49_sumout  ) + ( !\iir|Mult5~37_sumout  ) + ( \iir|Add5~50  ))
// \iir|Add5~54  = CARRY(( \iir|Add4~49_sumout  ) + ( !\iir|Mult5~37_sumout  ) + ( \iir|Add5~50  ))

	.dataa(!\iir|Mult5~37_sumout ),
	.datab(gnd),
	.datac(!\iir|Add4~49_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iir|Add5~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Add5~53_sumout ),
	.cout(\iir|Add5~54 ),
	.shareout());
// synopsys translate_off
defparam \iir|Add5~53 .extended_lut = "off";
defparam \iir|Add5~53 .lut_mask = 64'h0000555500000F0F;
defparam \iir|Add5~53 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y7_N54
cyclonev_lcell_comb \iir|Add5~57 (
// Equation(s):
// \iir|Add5~57_sumout  = SUM(( \iir|Add4~53_sumout  ) + ( !\iir|Mult5~41_sumout  ) + ( \iir|Add5~54  ))
// \iir|Add5~58  = CARRY(( \iir|Add4~53_sumout  ) + ( !\iir|Mult5~41_sumout  ) + ( \iir|Add5~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\iir|Mult5~41_sumout ),
	.datad(!\iir|Add4~53_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iir|Add5~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Add5~57_sumout ),
	.cout(\iir|Add5~58 ),
	.shareout());
// synopsys translate_off
defparam \iir|Add5~57 .extended_lut = "off";
defparam \iir|Add5~57 .lut_mask = 64'h00000F0F000000FF;
defparam \iir|Add5~57 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y7_N57
cyclonev_lcell_comb \iir|Add5~61 (
// Equation(s):
// \iir|Add5~61_sumout  = SUM(( !\iir|Mult5~45_sumout  ) + ( \iir|Add4~57_sumout  ) + ( \iir|Add5~58  ))
// \iir|Add5~62  = CARRY(( !\iir|Mult5~45_sumout  ) + ( \iir|Add4~57_sumout  ) + ( \iir|Add5~58  ))

	.dataa(!\iir|Mult5~45_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\iir|Add4~57_sumout ),
	.datag(gnd),
	.cin(\iir|Add5~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Add5~61_sumout ),
	.cout(\iir|Add5~62 ),
	.shareout());
// synopsys translate_off
defparam \iir|Add5~61 .extended_lut = "off";
defparam \iir|Add5~61 .lut_mask = 64'h0000FF000000AAAA;
defparam \iir|Add5~61 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y6_N0
cyclonev_lcell_comb \iir|Add5~65 (
// Equation(s):
// \iir|Add5~65_sumout  = SUM(( !\iir|Mult5~49_sumout  ) + ( \iir|Add4~61_sumout  ) + ( \iir|Add5~62  ))
// \iir|Add5~66  = CARRY(( !\iir|Mult5~49_sumout  ) + ( \iir|Add4~61_sumout  ) + ( \iir|Add5~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\iir|Add4~61_sumout ),
	.datad(!\iir|Mult5~49_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iir|Add5~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Add5~65_sumout ),
	.cout(\iir|Add5~66 ),
	.shareout());
// synopsys translate_off
defparam \iir|Add5~65 .extended_lut = "off";
defparam \iir|Add5~65 .lut_mask = 64'h0000F0F00000FF00;
defparam \iir|Add5~65 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y6_N3
cyclonev_lcell_comb \iir|Add5~69 (
// Equation(s):
// \iir|Add5~69_sumout  = SUM(( \iir|Add4~65_sumout  ) + ( !\iir|Mult5~53_sumout  ) + ( \iir|Add5~66  ))
// \iir|Add5~70  = CARRY(( \iir|Add4~65_sumout  ) + ( !\iir|Mult5~53_sumout  ) + ( \iir|Add5~66  ))

	.dataa(gnd),
	.datab(!\iir|Add4~65_sumout ),
	.datac(!\iir|Mult5~53_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iir|Add5~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Add5~69_sumout ),
	.cout(\iir|Add5~70 ),
	.shareout());
// synopsys translate_off
defparam \iir|Add5~69 .extended_lut = "off";
defparam \iir|Add5~69 .lut_mask = 64'h00000F0F00003333;
defparam \iir|Add5~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N18
cyclonev_lcell_comb \iir|add_cast_4[20]~13 (
// Equation(s):
// \iir|add_cast_4[20]~13_combout  = ( \iir|Add5~69_sumout  & ( (!\iir|Add5~1_sumout ) # (\iir|Equal11~0_combout ) ) ) # ( !\iir|Add5~69_sumout  & ( (!\iir|Equal10~0_combout  & !\iir|Add5~1_sumout ) ) )

	.dataa(!\iir|Equal10~0_combout ),
	.datab(!\iir|Add5~1_sumout ),
	.datac(!\iir|Equal11~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\iir|Add5~69_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\iir|add_cast_4[20]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \iir|add_cast_4[20]~13 .extended_lut = "off";
defparam \iir|add_cast_4[20]~13 .lut_mask = 64'h88888888CFCFCFCF;
defparam \iir|add_cast_4[20]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N0
cyclonev_lcell_comb \iir|add_cast_4[19]~12 (
// Equation(s):
// \iir|add_cast_4[19]~12_combout  = ( \iir|Add5~65_sumout  & ( (!\iir|Add5~1_sumout ) # (\iir|Equal11~0_combout ) ) ) # ( !\iir|Add5~65_sumout  & ( (!\iir|Equal10~0_combout  & !\iir|Add5~1_sumout ) ) )

	.dataa(!\iir|Equal10~0_combout ),
	.datab(!\iir|Add5~1_sumout ),
	.datac(!\iir|Equal11~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\iir|Add5~65_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\iir|add_cast_4[19]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \iir|add_cast_4[19]~12 .extended_lut = "off";
defparam \iir|add_cast_4[19]~12 .lut_mask = 64'h88888888CFCFCFCF;
defparam \iir|add_cast_4[19]~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y6_N2
dffeas \iir|delay_section2[0][16]~_Duplicate_2 (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\iir|add_cast_4[19]~12_combout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iir|delay_section2[0][16]~_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \iir|delay_section2[0][16]~_Duplicate_2 .is_wysiwyg = "true";
defparam \iir|delay_section2[0][16]~_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N3
cyclonev_lcell_comb \iir|add_cast_4[18]~11 (
// Equation(s):
// \iir|add_cast_4[18]~11_combout  = ( \iir|Equal11~0_combout  & ( ((!\iir|Equal10~0_combout  & !\iir|Add5~1_sumout )) # (\iir|Add5~61_sumout ) ) ) # ( !\iir|Equal11~0_combout  & ( (!\iir|Add5~1_sumout  & ((!\iir|Equal10~0_combout ) # (\iir|Add5~61_sumout 
// ))) ) )

	.dataa(!\iir|Equal10~0_combout ),
	.datab(!\iir|Add5~1_sumout ),
	.datac(!\iir|Add5~61_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\iir|Equal11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\iir|add_cast_4[18]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \iir|add_cast_4[18]~11 .extended_lut = "off";
defparam \iir|add_cast_4[18]~11 .lut_mask = 64'h8C8C8C8C8F8F8F8F;
defparam \iir|add_cast_4[18]~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y6_N5
dffeas \iir|delay_section2[0][15]~_Duplicate_2 (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\iir|add_cast_4[18]~11_combout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iir|delay_section2[0][15]~_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \iir|delay_section2[0][15]~_Duplicate_2 .is_wysiwyg = "true";
defparam \iir|delay_section2[0][15]~_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N21
cyclonev_lcell_comb \iir|add_cast_4[17]~10 (
// Equation(s):
// \iir|add_cast_4[17]~10_combout  = ( \iir|Equal11~0_combout  & ( ((!\iir|Equal10~0_combout  & !\iir|Add5~1_sumout )) # (\iir|Add5~57_sumout ) ) ) # ( !\iir|Equal11~0_combout  & ( (!\iir|Add5~1_sumout  & ((!\iir|Equal10~0_combout ) # (\iir|Add5~57_sumout 
// ))) ) )

	.dataa(!\iir|Equal10~0_combout ),
	.datab(!\iir|Add5~1_sumout ),
	.datac(!\iir|Add5~57_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\iir|Equal11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\iir|add_cast_4[17]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \iir|add_cast_4[17]~10 .extended_lut = "off";
defparam \iir|add_cast_4[17]~10 .lut_mask = 64'h8C8C8C8C8F8F8F8F;
defparam \iir|add_cast_4[17]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y6_N23
dffeas \iir|delay_section2[0][14]~_Duplicate_2 (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\iir|add_cast_4[17]~10_combout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iir|delay_section2[0][14]~_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \iir|delay_section2[0][14]~_Duplicate_2 .is_wysiwyg = "true";
defparam \iir|delay_section2[0][14]~_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N15
cyclonev_lcell_comb \iir|add_cast_4[16]~9 (
// Equation(s):
// \iir|add_cast_4[16]~9_combout  = (!\iir|Add5~1_sumout  & (((!\iir|Equal10~0_combout ) # (\iir|Add5~53_sumout )))) # (\iir|Add5~1_sumout  & (\iir|Equal11~0_combout  & (\iir|Add5~53_sumout )))

	.dataa(!\iir|Equal11~0_combout ),
	.datab(!\iir|Add5~1_sumout ),
	.datac(!\iir|Add5~53_sumout ),
	.datad(!\iir|Equal10~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\iir|add_cast_4[16]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \iir|add_cast_4[16]~9 .extended_lut = "off";
defparam \iir|add_cast_4[16]~9 .lut_mask = 64'hCD0DCD0DCD0DCD0D;
defparam \iir|add_cast_4[16]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y6_N17
dffeas \iir|delay_section2[0][13]~_Duplicate_2 (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\iir|add_cast_4[16]~9_combout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iir|delay_section2[0][13]~_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \iir|delay_section2[0][13]~_Duplicate_2 .is_wysiwyg = "true";
defparam \iir|delay_section2[0][13]~_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N18
cyclonev_lcell_comb \iir|add_cast_4[15]~8 (
// Equation(s):
// \iir|add_cast_4[15]~8_combout  = ( \iir|Add5~1_sumout  & ( (\iir|Equal11~0_combout  & \iir|Add5~49_sumout ) ) ) # ( !\iir|Add5~1_sumout  & ( (!\iir|Equal10~0_combout ) # (\iir|Add5~49_sumout ) ) )

	.dataa(!\iir|Equal10~0_combout ),
	.datab(!\iir|Equal11~0_combout ),
	.datac(gnd),
	.datad(!\iir|Add5~49_sumout ),
	.datae(gnd),
	.dataf(!\iir|Add5~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\iir|add_cast_4[15]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \iir|add_cast_4[15]~8 .extended_lut = "off";
defparam \iir|add_cast_4[15]~8 .lut_mask = 64'hAAFFAAFF00330033;
defparam \iir|add_cast_4[15]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y7_N20
dffeas \iir|delay_section2[0][12]~_Duplicate_2 (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\iir|add_cast_4[15]~8_combout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iir|delay_section2[0][12]~_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \iir|delay_section2[0][12]~_Duplicate_2 .is_wysiwyg = "true";
defparam \iir|delay_section2[0][12]~_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N24
cyclonev_lcell_comb \iir|add_cast_4[14]~7 (
// Equation(s):
// \iir|add_cast_4[14]~7_combout  = ( \iir|Add5~1_sumout  & ( (\iir|Equal11~0_combout  & \iir|Add5~45_sumout ) ) ) # ( !\iir|Add5~1_sumout  & ( (!\iir|Equal10~0_combout ) # (\iir|Add5~45_sumout ) ) )

	.dataa(!\iir|Equal10~0_combout ),
	.datab(!\iir|Equal11~0_combout ),
	.datac(!\iir|Add5~45_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\iir|Add5~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\iir|add_cast_4[14]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \iir|add_cast_4[14]~7 .extended_lut = "off";
defparam \iir|add_cast_4[14]~7 .lut_mask = 64'hAFAFAFAF03030303;
defparam \iir|add_cast_4[14]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N42
cyclonev_lcell_comb \iir|add_cast_4[13]~6 (
// Equation(s):
// \iir|add_cast_4[13]~6_combout  = ( \iir|Equal10~0_combout  & ( \iir|Equal11~0_combout  & ( \iir|Add5~41_sumout  ) ) ) # ( !\iir|Equal10~0_combout  & ( \iir|Equal11~0_combout  & ( (!\iir|Add5~1_sumout ) # (\iir|Add5~41_sumout ) ) ) ) # ( 
// \iir|Equal10~0_combout  & ( !\iir|Equal11~0_combout  & ( (!\iir|Add5~1_sumout  & \iir|Add5~41_sumout ) ) ) ) # ( !\iir|Equal10~0_combout  & ( !\iir|Equal11~0_combout  & ( !\iir|Add5~1_sumout  ) ) )

	.dataa(gnd),
	.datab(!\iir|Add5~1_sumout ),
	.datac(!\iir|Add5~41_sumout ),
	.datad(gnd),
	.datae(!\iir|Equal10~0_combout ),
	.dataf(!\iir|Equal11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\iir|add_cast_4[13]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \iir|add_cast_4[13]~6 .extended_lut = "off";
defparam \iir|add_cast_4[13]~6 .lut_mask = 64'hCCCC0C0CCFCF0F0F;
defparam \iir|add_cast_4[13]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N3
cyclonev_lcell_comb \iir|add_cast_4[12]~5 (
// Equation(s):
// \iir|add_cast_4[12]~5_combout  = ( \iir|Add5~37_sumout  & ( (!\iir|Add5~1_sumout ) # (\iir|Equal11~0_combout ) ) ) # ( !\iir|Add5~37_sumout  & ( (!\iir|Equal10~0_combout  & !\iir|Add5~1_sumout ) ) )

	.dataa(!\iir|Equal10~0_combout ),
	.datab(!\iir|Equal11~0_combout ),
	.datac(!\iir|Add5~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\iir|Add5~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\iir|add_cast_4[12]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \iir|add_cast_4[12]~5 .extended_lut = "off";
defparam \iir|add_cast_4[12]~5 .lut_mask = 64'hA0A0A0A0F3F3F3F3;
defparam \iir|add_cast_4[12]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y7_N5
dffeas \iir|delay_section2[0][9]~_Duplicate_2 (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\iir|add_cast_4[12]~5_combout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iir|delay_section2[0][9]~_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \iir|delay_section2[0][9]~_Duplicate_2 .is_wysiwyg = "true";
defparam \iir|delay_section2[0][9]~_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N21
cyclonev_lcell_comb \iir|add_cast_4[11]~4 (
// Equation(s):
// \iir|add_cast_4[11]~4_combout  = ( \iir|Add5~33_sumout  & ( (!\iir|Add5~1_sumout ) # (\iir|Equal11~0_combout ) ) ) # ( !\iir|Add5~33_sumout  & ( (!\iir|Equal10~0_combout  & !\iir|Add5~1_sumout ) ) )

	.dataa(!\iir|Equal10~0_combout ),
	.datab(!\iir|Equal11~0_combout ),
	.datac(!\iir|Add5~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\iir|Add5~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\iir|add_cast_4[11]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \iir|add_cast_4[11]~4 .extended_lut = "off";
defparam \iir|add_cast_4[11]~4 .lut_mask = 64'hA0A0A0A0F3F3F3F3;
defparam \iir|add_cast_4[11]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y7_N23
dffeas \iir|delay_section2[0][8]~_Duplicate_2 (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\iir|add_cast_4[11]~4_combout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iir|delay_section2[0][8]~_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \iir|delay_section2[0][8]~_Duplicate_2 .is_wysiwyg = "true";
defparam \iir|delay_section2[0][8]~_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N27
cyclonev_lcell_comb \iir|add_cast_4[10]~3 (
// Equation(s):
// \iir|add_cast_4[10]~3_combout  = ( \iir|Add5~1_sumout  & ( (\iir|Equal11~0_combout  & \iir|Add5~29_sumout ) ) ) # ( !\iir|Add5~1_sumout  & ( (!\iir|Equal10~0_combout ) # (\iir|Add5~29_sumout ) ) )

	.dataa(!\iir|Equal10~0_combout ),
	.datab(!\iir|Equal11~0_combout ),
	.datac(!\iir|Add5~29_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\iir|Add5~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\iir|add_cast_4[10]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \iir|add_cast_4[10]~3 .extended_lut = "off";
defparam \iir|add_cast_4[10]~3 .lut_mask = 64'hAFAFAFAF03030303;
defparam \iir|add_cast_4[10]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y7_N29
dffeas \iir|delay_section2[0][7]~_Duplicate_2 (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\iir|add_cast_4[10]~3_combout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iir|delay_section2[0][7]~_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \iir|delay_section2[0][7]~_Duplicate_2 .is_wysiwyg = "true";
defparam \iir|delay_section2[0][7]~_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N39
cyclonev_lcell_comb \iir|add_cast_4[9]~2 (
// Equation(s):
// \iir|add_cast_4[9]~2_combout  = ( \iir|Equal10~0_combout  & ( \iir|Add5~1_sumout  & ( (\iir|Add5~25_sumout  & \iir|Equal11~0_combout ) ) ) ) # ( !\iir|Equal10~0_combout  & ( \iir|Add5~1_sumout  & ( (\iir|Add5~25_sumout  & \iir|Equal11~0_combout ) ) ) ) # 
// ( \iir|Equal10~0_combout  & ( !\iir|Add5~1_sumout  & ( \iir|Add5~25_sumout  ) ) ) # ( !\iir|Equal10~0_combout  & ( !\iir|Add5~1_sumout  ) )

	.dataa(!\iir|Add5~25_sumout ),
	.datab(!\iir|Equal11~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\iir|Equal10~0_combout ),
	.dataf(!\iir|Add5~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\iir|add_cast_4[9]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \iir|add_cast_4[9]~2 .extended_lut = "off";
defparam \iir|add_cast_4[9]~2 .lut_mask = 64'hFFFF555511111111;
defparam \iir|add_cast_4[9]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N24
cyclonev_lcell_comb \iir|delay_section2[0][6]~_Duplicate_2feeder (
// Equation(s):
// \iir|delay_section2[0][6]~_Duplicate_2feeder_combout  = ( \iir|add_cast_4[9]~2_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\iir|add_cast_4[9]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\iir|delay_section2[0][6]~_Duplicate_2feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \iir|delay_section2[0][6]~_Duplicate_2feeder .extended_lut = "off";
defparam \iir|delay_section2[0][6]~_Duplicate_2feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \iir|delay_section2[0][6]~_Duplicate_2feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y7_N25
dffeas \iir|delay_section2[0][6]~_Duplicate_2 (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\iir|delay_section2[0][6]~_Duplicate_2feeder_combout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iir|delay_section2[0][6]~_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \iir|delay_section2[0][6]~_Duplicate_2 .is_wysiwyg = "true";
defparam \iir|delay_section2[0][6]~_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N9
cyclonev_lcell_comb \iir|add_cast_4[8]~1 (
// Equation(s):
// \iir|add_cast_4[8]~1_combout  = ( \iir|Equal10~0_combout  & ( \iir|Add5~1_sumout  & ( (\iir|Add5~21_sumout  & \iir|Equal11~0_combout ) ) ) ) # ( !\iir|Equal10~0_combout  & ( \iir|Add5~1_sumout  & ( (\iir|Add5~21_sumout  & \iir|Equal11~0_combout ) ) ) ) # 
// ( \iir|Equal10~0_combout  & ( !\iir|Add5~1_sumout  & ( \iir|Add5~21_sumout  ) ) ) # ( !\iir|Equal10~0_combout  & ( !\iir|Add5~1_sumout  ) )

	.dataa(!\iir|Add5~21_sumout ),
	.datab(!\iir|Equal11~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\iir|Equal10~0_combout ),
	.dataf(!\iir|Add5~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\iir|add_cast_4[8]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \iir|add_cast_4[8]~1 .extended_lut = "off";
defparam \iir|add_cast_4[8]~1 .lut_mask = 64'hFFFF555511111111;
defparam \iir|add_cast_4[8]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N18
cyclonev_lcell_comb \iir|delay_section2[0][5]~_Duplicate_2feeder (
// Equation(s):
// \iir|delay_section2[0][5]~_Duplicate_2feeder_combout  = ( \iir|add_cast_4[8]~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\iir|add_cast_4[8]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\iir|delay_section2[0][5]~_Duplicate_2feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \iir|delay_section2[0][5]~_Duplicate_2feeder .extended_lut = "off";
defparam \iir|delay_section2[0][5]~_Duplicate_2feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \iir|delay_section2[0][5]~_Duplicate_2feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y7_N19
dffeas \iir|delay_section2[0][5]~_Duplicate_2 (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\iir|delay_section2[0][5]~_Duplicate_2feeder_combout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iir|delay_section2[0][5]~_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \iir|delay_section2[0][5]~_Duplicate_2 .is_wysiwyg = "true";
defparam \iir|delay_section2[0][5]~_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N15
cyclonev_lcell_comb \iir|add_cast_4[7]~0 (
// Equation(s):
// \iir|add_cast_4[7]~0_combout  = ( \iir|Equal10~0_combout  & ( \iir|Add5~1_sumout  & ( (\iir|Equal11~0_combout  & \iir|Add5~125_sumout ) ) ) ) # ( !\iir|Equal10~0_combout  & ( \iir|Add5~1_sumout  & ( (\iir|Equal11~0_combout  & \iir|Add5~125_sumout ) ) ) ) 
// # ( \iir|Equal10~0_combout  & ( !\iir|Add5~1_sumout  & ( \iir|Add5~125_sumout  ) ) ) # ( !\iir|Equal10~0_combout  & ( !\iir|Add5~1_sumout  ) )

	.dataa(gnd),
	.datab(!\iir|Equal11~0_combout ),
	.datac(!\iir|Add5~125_sumout ),
	.datad(gnd),
	.datae(!\iir|Equal10~0_combout ),
	.dataf(!\iir|Add5~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\iir|add_cast_4[7]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \iir|add_cast_4[7]~0 .extended_lut = "off";
defparam \iir|add_cast_4[7]~0 .lut_mask = 64'hFFFF0F0F03030303;
defparam \iir|add_cast_4[7]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N51
cyclonev_lcell_comb \iir|delay_section2[0][4]~_Duplicate_2feeder (
// Equation(s):
// \iir|delay_section2[0][4]~_Duplicate_2feeder_combout  = ( \iir|add_cast_4[7]~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\iir|add_cast_4[7]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\iir|delay_section2[0][4]~_Duplicate_2feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \iir|delay_section2[0][4]~_Duplicate_2feeder .extended_lut = "off";
defparam \iir|delay_section2[0][4]~_Duplicate_2feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \iir|delay_section2[0][4]~_Duplicate_2feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y7_N52
dffeas \iir|delay_section2[0][4]~_Duplicate_2 (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\iir|delay_section2[0][4]~_Duplicate_2feeder_combout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iir|delay_section2[0][4]~_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \iir|delay_section2[0][4]~_Duplicate_2 .is_wysiwyg = "true";
defparam \iir|delay_section2[0][4]~_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N12
cyclonev_lcell_comb \iir|add_cast_4[6]~27 (
// Equation(s):
// \iir|add_cast_4[6]~27_combout  = ( \iir|Add5~1_sumout  & ( (\iir|Equal11~0_combout  & \iir|Add5~129_sumout ) ) ) # ( !\iir|Add5~1_sumout  & ( (!\iir|Equal10~0_combout ) # (\iir|Add5~129_sumout ) ) )

	.dataa(!\iir|Equal10~0_combout ),
	.datab(!\iir|Equal11~0_combout ),
	.datac(!\iir|Add5~129_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\iir|Add5~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\iir|add_cast_4[6]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \iir|add_cast_4[6]~27 .extended_lut = "off";
defparam \iir|add_cast_4[6]~27 .lut_mask = 64'hAFAFAFAF03030303;
defparam \iir|add_cast_4[6]~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N0
cyclonev_lcell_comb \iir|add_cast_4[5]~28 (
// Equation(s):
// \iir|add_cast_4[5]~28_combout  = ( \iir|Add5~133_sumout  & ( (!\iir|Add5~1_sumout ) # (\iir|Equal11~0_combout ) ) ) # ( !\iir|Add5~133_sumout  & ( (!\iir|Equal10~0_combout  & !\iir|Add5~1_sumout ) ) )

	.dataa(!\iir|Equal10~0_combout ),
	.datab(!\iir|Equal11~0_combout ),
	.datac(gnd),
	.datad(!\iir|Add5~1_sumout ),
	.datae(gnd),
	.dataf(!\iir|Add5~133_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\iir|add_cast_4[5]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \iir|add_cast_4[5]~28 .extended_lut = "off";
defparam \iir|add_cast_4[5]~28 .lut_mask = 64'hAA00AA00FF33FF33;
defparam \iir|add_cast_4[5]~28 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y7_N2
dffeas \iir|delay_section2[0][2]~_Duplicate_2 (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\iir|add_cast_4[5]~28_combout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iir|delay_section2[0][2]~_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \iir|delay_section2[0][2]~_Duplicate_2 .is_wysiwyg = "true";
defparam \iir|delay_section2[0][2]~_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N6
cyclonev_lcell_comb \iir|add_cast_4[4]~29 (
// Equation(s):
// \iir|add_cast_4[4]~29_combout  = ( \iir|Add5~137_sumout  & ( (!\iir|Add5~1_sumout ) # (\iir|Equal11~0_combout ) ) ) # ( !\iir|Add5~137_sumout  & ( (!\iir|Equal10~0_combout  & !\iir|Add5~1_sumout ) ) )

	.dataa(!\iir|Equal10~0_combout ),
	.datab(!\iir|Equal11~0_combout ),
	.datac(gnd),
	.datad(!\iir|Add5~1_sumout ),
	.datae(gnd),
	.dataf(!\iir|Add5~137_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\iir|add_cast_4[4]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \iir|add_cast_4[4]~29 .extended_lut = "off";
defparam \iir|add_cast_4[4]~29 .lut_mask = 64'hAA00AA00FF33FF33;
defparam \iir|add_cast_4[4]~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N15
cyclonev_lcell_comb \iir|add_cast_4[3]~30 (
// Equation(s):
// \iir|add_cast_4[3]~30_combout  = ( \iir|Add5~1_sumout  & ( (\iir|Equal11~0_combout  & \iir|Add5~141_sumout ) ) ) # ( !\iir|Add5~1_sumout  & ( (!\iir|Equal10~0_combout ) # (\iir|Add5~141_sumout ) ) )

	.dataa(!\iir|Equal10~0_combout ),
	.datab(!\iir|Equal11~0_combout ),
	.datac(gnd),
	.datad(!\iir|Add5~141_sumout ),
	.datae(gnd),
	.dataf(!\iir|Add5~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\iir|add_cast_4[3]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \iir|add_cast_4[3]~30 .extended_lut = "off";
defparam \iir|add_cast_4[3]~30 .lut_mask = 64'hAAFFAAFF00330033;
defparam \iir|add_cast_4[3]~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y10_N0
cyclonev_lcell_comb \iir|Mult4~65 (
// Equation(s):
// \iir|Mult4~65_sumout  = SUM(( \iir|Mult4~144  ) + ( \iir|Mult4~467  ) + ( \iir|Mult4~62  ))
// \iir|Mult4~66  = CARRY(( \iir|Mult4~144  ) + ( \iir|Mult4~467  ) + ( \iir|Mult4~62  ))

	.dataa(gnd),
	.datab(!\iir|Mult4~467 ),
	.datac(!\iir|Mult4~144 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iir|Mult4~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Mult4~65_sumout ),
	.cout(\iir|Mult4~66 ),
	.shareout());
// synopsys translate_off
defparam \iir|Mult4~65 .extended_lut = "off";
defparam \iir|Mult4~65 .lut_mask = 64'h0000CCCC00000F0F;
defparam \iir|Mult4~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y10_N3
cyclonev_lcell_comb \iir|Mult4~69 (
// Equation(s):
// \iir|Mult4~69_sumout  = SUM(( \iir|Mult4~145  ) + ( \iir|Mult4~468  ) + ( \iir|Mult4~66  ))
// \iir|Mult4~70  = CARRY(( \iir|Mult4~145  ) + ( \iir|Mult4~468  ) + ( \iir|Mult4~66  ))

	.dataa(!\iir|Mult4~145 ),
	.datab(gnd),
	.datac(!\iir|Mult4~468 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iir|Mult4~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Mult4~69_sumout ),
	.cout(\iir|Mult4~70 ),
	.shareout());
// synopsys translate_off
defparam \iir|Mult4~69 .extended_lut = "off";
defparam \iir|Mult4~69 .lut_mask = 64'h0000F0F000005555;
defparam \iir|Mult4~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y10_N6
cyclonev_lcell_comb \iir|Mult4~73 (
// Equation(s):
// \iir|Mult4~73_sumout  = SUM(( \iir|Mult4~469  ) + ( \iir|Mult4~146  ) + ( \iir|Mult4~70  ))
// \iir|Mult4~74  = CARRY(( \iir|Mult4~469  ) + ( \iir|Mult4~146  ) + ( \iir|Mult4~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\iir|Mult4~469 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\iir|Mult4~146 ),
	.datag(gnd),
	.cin(\iir|Mult4~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Mult4~73_sumout ),
	.cout(\iir|Mult4~74 ),
	.shareout());
// synopsys translate_off
defparam \iir|Mult4~73 .extended_lut = "off";
defparam \iir|Mult4~73 .lut_mask = 64'h0000FF0000000F0F;
defparam \iir|Mult4~73 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y10_N9
cyclonev_lcell_comb \iir|Mult4~77 (
// Equation(s):
// \iir|Mult4~77_sumout  = SUM(( \iir|Mult4~147  ) + ( \iir|Mult4~470  ) + ( \iir|Mult4~74  ))
// \iir|Mult4~78  = CARRY(( \iir|Mult4~147  ) + ( \iir|Mult4~470  ) + ( \iir|Mult4~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\iir|Mult4~470 ),
	.datad(!\iir|Mult4~147 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iir|Mult4~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Mult4~77_sumout ),
	.cout(\iir|Mult4~78 ),
	.shareout());
// synopsys translate_off
defparam \iir|Mult4~77 .extended_lut = "off";
defparam \iir|Mult4~77 .lut_mask = 64'h0000F0F0000000FF;
defparam \iir|Mult4~77 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y10_N12
cyclonev_lcell_comb \iir|Mult4~81 (
// Equation(s):
// \iir|Mult4~81_sumout  = SUM(( \iir|Mult4~148  ) + ( \iir|Mult4~471  ) + ( \iir|Mult4~78  ))
// \iir|Mult4~82  = CARRY(( \iir|Mult4~148  ) + ( \iir|Mult4~471  ) + ( \iir|Mult4~78  ))

	.dataa(gnd),
	.datab(!\iir|Mult4~471 ),
	.datac(!\iir|Mult4~148 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iir|Mult4~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Mult4~81_sumout ),
	.cout(\iir|Mult4~82 ),
	.shareout());
// synopsys translate_off
defparam \iir|Mult4~81 .extended_lut = "off";
defparam \iir|Mult4~81 .lut_mask = 64'h0000CCCC00000F0F;
defparam \iir|Mult4~81 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y10_N15
cyclonev_lcell_comb \iir|Mult4~85 (
// Equation(s):
// \iir|Mult4~85_sumout  = SUM(( \iir|Mult4~472  ) + ( \iir|Mult4~149  ) + ( \iir|Mult4~82  ))
// \iir|Mult4~86  = CARRY(( \iir|Mult4~472  ) + ( \iir|Mult4~149  ) + ( \iir|Mult4~82  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\iir|Mult4~472 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\iir|Mult4~149 ),
	.datag(gnd),
	.cin(\iir|Mult4~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Mult4~85_sumout ),
	.cout(\iir|Mult4~86 ),
	.shareout());
// synopsys translate_off
defparam \iir|Mult4~85 .extended_lut = "off";
defparam \iir|Mult4~85 .lut_mask = 64'h0000FF0000000F0F;
defparam \iir|Mult4~85 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y10_N18
cyclonev_lcell_comb \iir|Mult4~89 (
// Equation(s):
// \iir|Mult4~89_sumout  = SUM(( \iir|Mult4~150  ) + ( \iir|Mult4~473  ) + ( \iir|Mult4~86  ))
// \iir|Mult4~90  = CARRY(( \iir|Mult4~150  ) + ( \iir|Mult4~473  ) + ( \iir|Mult4~86  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\iir|Mult4~473 ),
	.datad(!\iir|Mult4~150 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iir|Mult4~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Mult4~89_sumout ),
	.cout(\iir|Mult4~90 ),
	.shareout());
// synopsys translate_off
defparam \iir|Mult4~89 .extended_lut = "off";
defparam \iir|Mult4~89 .lut_mask = 64'h0000F0F0000000FF;
defparam \iir|Mult4~89 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y10_N21
cyclonev_lcell_comb \iir|Mult4~93 (
// Equation(s):
// \iir|Mult4~93_sumout  = SUM(( \iir|Mult4~151  ) + ( \iir|Mult4~474  ) + ( \iir|Mult4~90  ))
// \iir|Mult4~94  = CARRY(( \iir|Mult4~151  ) + ( \iir|Mult4~474  ) + ( \iir|Mult4~90  ))

	.dataa(!\iir|Mult4~151 ),
	.datab(gnd),
	.datac(!\iir|Mult4~474 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iir|Mult4~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Mult4~93_sumout ),
	.cout(\iir|Mult4~94 ),
	.shareout());
// synopsys translate_off
defparam \iir|Mult4~93 .extended_lut = "off";
defparam \iir|Mult4~93 .lut_mask = 64'h0000F0F000005555;
defparam \iir|Mult4~93 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y10_N24
cyclonev_lcell_comb \iir|Mult4~97 (
// Equation(s):
// \iir|Mult4~97_sumout  = SUM(( \iir|Mult4~152  ) + ( \iir|Mult4~475  ) + ( \iir|Mult4~94  ))
// \iir|Mult4~98  = CARRY(( \iir|Mult4~152  ) + ( \iir|Mult4~475  ) + ( \iir|Mult4~94  ))

	.dataa(gnd),
	.datab(!\iir|Mult4~152 ),
	.datac(!\iir|Mult4~475 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iir|Mult4~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Mult4~97_sumout ),
	.cout(\iir|Mult4~98 ),
	.shareout());
// synopsys translate_off
defparam \iir|Mult4~97 .extended_lut = "off";
defparam \iir|Mult4~97 .lut_mask = 64'h0000F0F000003333;
defparam \iir|Mult4~97 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y10_N27
cyclonev_lcell_comb \iir|Mult4~101 (
// Equation(s):
// \iir|Mult4~101_sumout  = SUM(( \iir|Mult4~476  ) + ( \iir|Mult4~153  ) + ( \iir|Mult4~98  ))
// \iir|Mult4~102  = CARRY(( \iir|Mult4~476  ) + ( \iir|Mult4~153  ) + ( \iir|Mult4~98  ))

	.dataa(!\iir|Mult4~476 ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\iir|Mult4~153 ),
	.datag(gnd),
	.cin(\iir|Mult4~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Mult4~101_sumout ),
	.cout(\iir|Mult4~102 ),
	.shareout());
// synopsys translate_off
defparam \iir|Mult4~101 .extended_lut = "off";
defparam \iir|Mult4~101 .lut_mask = 64'h0000FF0000005555;
defparam \iir|Mult4~101 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y10_N30
cyclonev_lcell_comb \iir|Mult4~105 (
// Equation(s):
// \iir|Mult4~105_sumout  = SUM(( \iir|Mult4~154  ) + ( \iir|Mult4~477  ) + ( \iir|Mult4~102  ))
// \iir|Mult4~106  = CARRY(( \iir|Mult4~154  ) + ( \iir|Mult4~477  ) + ( \iir|Mult4~102  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\iir|Mult4~154 ),
	.datae(gnd),
	.dataf(!\iir|Mult4~477 ),
	.datag(gnd),
	.cin(\iir|Mult4~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Mult4~105_sumout ),
	.cout(\iir|Mult4~106 ),
	.shareout());
// synopsys translate_off
defparam \iir|Mult4~105 .extended_lut = "off";
defparam \iir|Mult4~105 .lut_mask = 64'h0000FF00000000FF;
defparam \iir|Mult4~105 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y10_N33
cyclonev_lcell_comb \iir|Mult4~109 (
// Equation(s):
// \iir|Mult4~109_sumout  = SUM(( \iir|Mult4~155  ) + ( \iir|Mult4~478  ) + ( \iir|Mult4~106  ))
// \iir|Mult4~110  = CARRY(( \iir|Mult4~155  ) + ( \iir|Mult4~478  ) + ( \iir|Mult4~106  ))

	.dataa(gnd),
	.datab(!\iir|Mult4~155 ),
	.datac(!\iir|Mult4~478 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iir|Mult4~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Mult4~109_sumout ),
	.cout(\iir|Mult4~110 ),
	.shareout());
// synopsys translate_off
defparam \iir|Mult4~109 .extended_lut = "off";
defparam \iir|Mult4~109 .lut_mask = 64'h0000F0F000003333;
defparam \iir|Mult4~109 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y10_N36
cyclonev_lcell_comb \iir|Mult4~113 (
// Equation(s):
// \iir|Mult4~113_sumout  = SUM(( \iir|Mult4~156  ) + ( \iir|Mult4~479  ) + ( \iir|Mult4~110  ))
// \iir|Mult4~114  = CARRY(( \iir|Mult4~156  ) + ( \iir|Mult4~479  ) + ( \iir|Mult4~110  ))

	.dataa(!\iir|Mult4~156 ),
	.datab(gnd),
	.datac(!\iir|Mult4~479 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iir|Mult4~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Mult4~113_sumout ),
	.cout(\iir|Mult4~114 ),
	.shareout());
// synopsys translate_off
defparam \iir|Mult4~113 .extended_lut = "off";
defparam \iir|Mult4~113 .lut_mask = 64'h0000F0F000005555;
defparam \iir|Mult4~113 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y10_N6
cyclonev_lcell_comb \iir|Add4~69 (
// Equation(s):
// \iir|Add4~69_sumout  = SUM(( !\iir|Mult4~65_sumout  $ (\iir|scale2 [33]) ) + ( \iir|Add4~67  ) + ( \iir|Add4~66  ))
// \iir|Add4~70  = CARRY(( !\iir|Mult4~65_sumout  $ (\iir|scale2 [33]) ) + ( \iir|Add4~67  ) + ( \iir|Add4~66  ))
// \iir|Add4~71  = SHARE((!\iir|Mult4~65_sumout  & \iir|scale2 [33]))

	.dataa(gnd),
	.datab(!\iir|Mult4~65_sumout ),
	.datac(!\iir|scale2 [33]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iir|Add4~66 ),
	.sharein(\iir|Add4~67 ),
	.combout(),
	.sumout(\iir|Add4~69_sumout ),
	.cout(\iir|Add4~70 ),
	.shareout(\iir|Add4~71 ));
// synopsys translate_off
defparam \iir|Add4~69 .extended_lut = "off";
defparam \iir|Add4~69 .lut_mask = 64'h00000C0C0000C3C3;
defparam \iir|Add4~69 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X34_Y10_N9
cyclonev_lcell_comb \iir|Add4~73 (
// Equation(s):
// \iir|Add4~73_sumout  = SUM(( !\iir|scale2 [34] $ (\iir|Mult4~69_sumout ) ) + ( \iir|Add4~71  ) + ( \iir|Add4~70  ))
// \iir|Add4~74  = CARRY(( !\iir|scale2 [34] $ (\iir|Mult4~69_sumout ) ) + ( \iir|Add4~71  ) + ( \iir|Add4~70  ))
// \iir|Add4~75  = SHARE((\iir|scale2 [34] & !\iir|Mult4~69_sumout ))

	.dataa(!\iir|scale2 [34]),
	.datab(gnd),
	.datac(!\iir|Mult4~69_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iir|Add4~70 ),
	.sharein(\iir|Add4~71 ),
	.combout(),
	.sumout(\iir|Add4~73_sumout ),
	.cout(\iir|Add4~74 ),
	.shareout(\iir|Add4~75 ));
// synopsys translate_off
defparam \iir|Add4~73 .extended_lut = "off";
defparam \iir|Add4~73 .lut_mask = 64'h000050500000A5A5;
defparam \iir|Add4~73 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X34_Y10_N12
cyclonev_lcell_comb \iir|Add4~77 (
// Equation(s):
// \iir|Add4~77_sumout  = SUM(( !\iir|scale2 [35] $ (\iir|Mult4~73_sumout ) ) + ( \iir|Add4~75  ) + ( \iir|Add4~74  ))
// \iir|Add4~78  = CARRY(( !\iir|scale2 [35] $ (\iir|Mult4~73_sumout ) ) + ( \iir|Add4~75  ) + ( \iir|Add4~74  ))
// \iir|Add4~79  = SHARE((\iir|scale2 [35] & !\iir|Mult4~73_sumout ))

	.dataa(gnd),
	.datab(!\iir|scale2 [35]),
	.datac(!\iir|Mult4~73_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iir|Add4~74 ),
	.sharein(\iir|Add4~75 ),
	.combout(),
	.sumout(\iir|Add4~77_sumout ),
	.cout(\iir|Add4~78 ),
	.shareout(\iir|Add4~79 ));
// synopsys translate_off
defparam \iir|Add4~77 .extended_lut = "off";
defparam \iir|Add4~77 .lut_mask = 64'h000030300000C3C3;
defparam \iir|Add4~77 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X34_Y10_N15
cyclonev_lcell_comb \iir|Add4~81 (
// Equation(s):
// \iir|Add4~81_sumout  = SUM(( !\iir|Mult4~77_sumout  $ (\iir|scale2 [36]) ) + ( \iir|Add4~79  ) + ( \iir|Add4~78  ))
// \iir|Add4~82  = CARRY(( !\iir|Mult4~77_sumout  $ (\iir|scale2 [36]) ) + ( \iir|Add4~79  ) + ( \iir|Add4~78  ))
// \iir|Add4~83  = SHARE((!\iir|Mult4~77_sumout  & \iir|scale2 [36]))

	.dataa(!\iir|Mult4~77_sumout ),
	.datab(gnd),
	.datac(!\iir|scale2 [36]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iir|Add4~78 ),
	.sharein(\iir|Add4~79 ),
	.combout(),
	.sumout(\iir|Add4~81_sumout ),
	.cout(\iir|Add4~82 ),
	.shareout(\iir|Add4~83 ));
// synopsys translate_off
defparam \iir|Add4~81 .extended_lut = "off";
defparam \iir|Add4~81 .lut_mask = 64'h00000A0A0000A5A5;
defparam \iir|Add4~81 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X34_Y10_N18
cyclonev_lcell_comb \iir|Add4~85 (
// Equation(s):
// \iir|Add4~85_sumout  = SUM(( !\iir|Mult4~81_sumout  $ (\iir|scale2 [37]) ) + ( \iir|Add4~83  ) + ( \iir|Add4~82  ))
// \iir|Add4~86  = CARRY(( !\iir|Mult4~81_sumout  $ (\iir|scale2 [37]) ) + ( \iir|Add4~83  ) + ( \iir|Add4~82  ))
// \iir|Add4~87  = SHARE((!\iir|Mult4~81_sumout  & \iir|scale2 [37]))

	.dataa(!\iir|Mult4~81_sumout ),
	.datab(gnd),
	.datac(!\iir|scale2 [37]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iir|Add4~82 ),
	.sharein(\iir|Add4~83 ),
	.combout(),
	.sumout(\iir|Add4~85_sumout ),
	.cout(\iir|Add4~86 ),
	.shareout(\iir|Add4~87 ));
// synopsys translate_off
defparam \iir|Add4~85 .extended_lut = "off";
defparam \iir|Add4~85 .lut_mask = 64'h00000A0A0000A5A5;
defparam \iir|Add4~85 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X34_Y10_N21
cyclonev_lcell_comb \iir|Add4~89 (
// Equation(s):
// \iir|Add4~89_sumout  = SUM(( !\iir|scale2 [38] $ (\iir|Mult4~85_sumout ) ) + ( \iir|Add4~87  ) + ( \iir|Add4~86  ))
// \iir|Add4~90  = CARRY(( !\iir|scale2 [38] $ (\iir|Mult4~85_sumout ) ) + ( \iir|Add4~87  ) + ( \iir|Add4~86  ))
// \iir|Add4~91  = SHARE((\iir|scale2 [38] & !\iir|Mult4~85_sumout ))

	.dataa(gnd),
	.datab(!\iir|scale2 [38]),
	.datac(!\iir|Mult4~85_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iir|Add4~86 ),
	.sharein(\iir|Add4~87 ),
	.combout(),
	.sumout(\iir|Add4~89_sumout ),
	.cout(\iir|Add4~90 ),
	.shareout(\iir|Add4~91 ));
// synopsys translate_off
defparam \iir|Add4~89 .extended_lut = "off";
defparam \iir|Add4~89 .lut_mask = 64'h000030300000C3C3;
defparam \iir|Add4~89 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X34_Y10_N24
cyclonev_lcell_comb \iir|Add4~93 (
// Equation(s):
// \iir|Add4~93_sumout  = SUM(( !\iir|Mult4~89_sumout  $ (\iir|scale2 [39]) ) + ( \iir|Add4~91  ) + ( \iir|Add4~90  ))
// \iir|Add4~94  = CARRY(( !\iir|Mult4~89_sumout  $ (\iir|scale2 [39]) ) + ( \iir|Add4~91  ) + ( \iir|Add4~90  ))
// \iir|Add4~95  = SHARE((!\iir|Mult4~89_sumout  & \iir|scale2 [39]))

	.dataa(gnd),
	.datab(!\iir|Mult4~89_sumout ),
	.datac(!\iir|scale2 [39]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iir|Add4~90 ),
	.sharein(\iir|Add4~91 ),
	.combout(),
	.sumout(\iir|Add4~93_sumout ),
	.cout(\iir|Add4~94 ),
	.shareout(\iir|Add4~95 ));
// synopsys translate_off
defparam \iir|Add4~93 .extended_lut = "off";
defparam \iir|Add4~93 .lut_mask = 64'h00000C0C0000C3C3;
defparam \iir|Add4~93 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X34_Y10_N27
cyclonev_lcell_comb \iir|Add4~97 (
// Equation(s):
// \iir|Add4~97_sumout  = SUM(( !\iir|scale2 [40] $ (\iir|Mult4~93_sumout ) ) + ( \iir|Add4~95  ) + ( \iir|Add4~94  ))
// \iir|Add4~98  = CARRY(( !\iir|scale2 [40] $ (\iir|Mult4~93_sumout ) ) + ( \iir|Add4~95  ) + ( \iir|Add4~94  ))
// \iir|Add4~99  = SHARE((\iir|scale2 [40] & !\iir|Mult4~93_sumout ))

	.dataa(!\iir|scale2 [40]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\iir|Mult4~93_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iir|Add4~94 ),
	.sharein(\iir|Add4~95 ),
	.combout(),
	.sumout(\iir|Add4~97_sumout ),
	.cout(\iir|Add4~98 ),
	.shareout(\iir|Add4~99 ));
// synopsys translate_off
defparam \iir|Add4~97 .extended_lut = "off";
defparam \iir|Add4~97 .lut_mask = 64'h000055000000AA55;
defparam \iir|Add4~97 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X34_Y10_N30
cyclonev_lcell_comb \iir|Add4~101 (
// Equation(s):
// \iir|Add4~101_sumout  = SUM(( !\iir|Mult4~97_sumout  $ (\iir|scale2 [41]) ) + ( \iir|Add4~99  ) + ( \iir|Add4~98  ))
// \iir|Add4~102  = CARRY(( !\iir|Mult4~97_sumout  $ (\iir|scale2 [41]) ) + ( \iir|Add4~99  ) + ( \iir|Add4~98  ))
// \iir|Add4~103  = SHARE((!\iir|Mult4~97_sumout  & \iir|scale2 [41]))

	.dataa(gnd),
	.datab(!\iir|Mult4~97_sumout ),
	.datac(!\iir|scale2 [41]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iir|Add4~98 ),
	.sharein(\iir|Add4~99 ),
	.combout(),
	.sumout(\iir|Add4~101_sumout ),
	.cout(\iir|Add4~102 ),
	.shareout(\iir|Add4~103 ));
// synopsys translate_off
defparam \iir|Add4~101 .extended_lut = "off";
defparam \iir|Add4~101 .lut_mask = 64'h00000C0C0000C3C3;
defparam \iir|Add4~101 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X34_Y10_N33
cyclonev_lcell_comb \iir|Add4~105 (
// Equation(s):
// \iir|Add4~105_sumout  = SUM(( !\iir|scale2 [42] $ (\iir|Mult4~101_sumout ) ) + ( \iir|Add4~103  ) + ( \iir|Add4~102  ))
// \iir|Add4~106  = CARRY(( !\iir|scale2 [42] $ (\iir|Mult4~101_sumout ) ) + ( \iir|Add4~103  ) + ( \iir|Add4~102  ))
// \iir|Add4~107  = SHARE((\iir|scale2 [42] & !\iir|Mult4~101_sumout ))

	.dataa(!\iir|scale2 [42]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\iir|Mult4~101_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iir|Add4~102 ),
	.sharein(\iir|Add4~103 ),
	.combout(),
	.sumout(\iir|Add4~105_sumout ),
	.cout(\iir|Add4~106 ),
	.shareout(\iir|Add4~107 ));
// synopsys translate_off
defparam \iir|Add4~105 .extended_lut = "off";
defparam \iir|Add4~105 .lut_mask = 64'h000055000000AA55;
defparam \iir|Add4~105 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X34_Y10_N36
cyclonev_lcell_comb \iir|Add4~109 (
// Equation(s):
// \iir|Add4~109_sumout  = SUM(( !\iir|Mult4~105_sumout  $ (\iir|scale2 [43]) ) + ( \iir|Add4~107  ) + ( \iir|Add4~106  ))
// \iir|Add4~110  = CARRY(( !\iir|Mult4~105_sumout  $ (\iir|scale2 [43]) ) + ( \iir|Add4~107  ) + ( \iir|Add4~106  ))
// \iir|Add4~111  = SHARE((!\iir|Mult4~105_sumout  & \iir|scale2 [43]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\iir|Mult4~105_sumout ),
	.datad(!\iir|scale2 [43]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iir|Add4~106 ),
	.sharein(\iir|Add4~107 ),
	.combout(),
	.sumout(\iir|Add4~109_sumout ),
	.cout(\iir|Add4~110 ),
	.shareout(\iir|Add4~111 ));
// synopsys translate_off
defparam \iir|Add4~109 .extended_lut = "off";
defparam \iir|Add4~109 .lut_mask = 64'h000000F00000F00F;
defparam \iir|Add4~109 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X34_Y10_N39
cyclonev_lcell_comb \iir|Add4~113 (
// Equation(s):
// \iir|Add4~113_sumout  = SUM(( !\iir|scale2 [44] $ (\iir|Mult4~109_sumout ) ) + ( \iir|Add4~111  ) + ( \iir|Add4~110  ))
// \iir|Add4~114  = CARRY(( !\iir|scale2 [44] $ (\iir|Mult4~109_sumout ) ) + ( \iir|Add4~111  ) + ( \iir|Add4~110  ))
// \iir|Add4~115  = SHARE((\iir|scale2 [44] & !\iir|Mult4~109_sumout ))

	.dataa(!\iir|scale2 [44]),
	.datab(gnd),
	.datac(!\iir|Mult4~109_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iir|Add4~110 ),
	.sharein(\iir|Add4~111 ),
	.combout(),
	.sumout(\iir|Add4~113_sumout ),
	.cout(\iir|Add4~114 ),
	.shareout(\iir|Add4~115 ));
// synopsys translate_off
defparam \iir|Add4~113 .extended_lut = "off";
defparam \iir|Add4~113 .lut_mask = 64'h000050500000A5A5;
defparam \iir|Add4~113 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X34_Y10_N42
cyclonev_lcell_comb \iir|Add4~117 (
// Equation(s):
// \iir|Add4~117_sumout  = SUM(( !\iir|Mult4~113_sumout  $ (\iir|scale2 [45]) ) + ( \iir|Add4~115  ) + ( \iir|Add4~114  ))
// \iir|Add4~118  = CARRY(( !\iir|Mult4~113_sumout  $ (\iir|scale2 [45]) ) + ( \iir|Add4~115  ) + ( \iir|Add4~114  ))
// \iir|Add4~119  = SHARE((!\iir|Mult4~113_sumout  & \iir|scale2 [45]))

	.dataa(gnd),
	.datab(!\iir|Mult4~113_sumout ),
	.datac(!\iir|scale2 [45]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iir|Add4~114 ),
	.sharein(\iir|Add4~115 ),
	.combout(),
	.sumout(\iir|Add4~117_sumout ),
	.cout(\iir|Add4~118 ),
	.shareout(\iir|Add4~119 ));
// synopsys translate_off
defparam \iir|Add4~117 .extended_lut = "off";
defparam \iir|Add4~117 .lut_mask = 64'h00000C0C0000C3C3;
defparam \iir|Add4~117 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X33_Y6_N0
cyclonev_lcell_comb \iir|Mult5~57 (
// Equation(s):
// \iir|Mult5~57_sumout  = SUM(( \iir|Mult5~132  ) + ( \iir|Mult5~455  ) + ( \iir|Mult5~54  ))
// \iir|Mult5~58  = CARRY(( \iir|Mult5~132  ) + ( \iir|Mult5~455  ) + ( \iir|Mult5~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\iir|Mult5~132 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\iir|Mult5~455 ),
	.datag(gnd),
	.cin(\iir|Mult5~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Mult5~57_sumout ),
	.cout(\iir|Mult5~58 ),
	.shareout());
// synopsys translate_off
defparam \iir|Mult5~57 .extended_lut = "off";
defparam \iir|Mult5~57 .lut_mask = 64'h0000FF0000000F0F;
defparam \iir|Mult5~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y6_N3
cyclonev_lcell_comb \iir|Mult5~61 (
// Equation(s):
// \iir|Mult5~61_sumout  = SUM(( \iir|Mult5~133  ) + ( \iir|Mult5~456  ) + ( \iir|Mult5~58  ))
// \iir|Mult5~62  = CARRY(( \iir|Mult5~133  ) + ( \iir|Mult5~456  ) + ( \iir|Mult5~58  ))

	.dataa(!\iir|Mult5~456 ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\iir|Mult5~133 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iir|Mult5~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Mult5~61_sumout ),
	.cout(\iir|Mult5~62 ),
	.shareout());
// synopsys translate_off
defparam \iir|Mult5~61 .extended_lut = "off";
defparam \iir|Mult5~61 .lut_mask = 64'h0000AAAA000000FF;
defparam \iir|Mult5~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y6_N6
cyclonev_lcell_comb \iir|Mult5~65 (
// Equation(s):
// \iir|Mult5~65_sumout  = SUM(( \iir|Mult5~134  ) + ( \iir|Mult5~457  ) + ( \iir|Mult5~62  ))
// \iir|Mult5~66  = CARRY(( \iir|Mult5~134  ) + ( \iir|Mult5~457  ) + ( \iir|Mult5~62  ))

	.dataa(!\iir|Mult5~134 ),
	.datab(gnd),
	.datac(!\iir|Mult5~457 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iir|Mult5~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Mult5~65_sumout ),
	.cout(\iir|Mult5~66 ),
	.shareout());
// synopsys translate_off
defparam \iir|Mult5~65 .extended_lut = "off";
defparam \iir|Mult5~65 .lut_mask = 64'h0000F0F000005555;
defparam \iir|Mult5~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y6_N9
cyclonev_lcell_comb \iir|Mult5~69 (
// Equation(s):
// \iir|Mult5~69_sumout  = SUM(( \iir|Mult5~135  ) + ( \iir|Mult5~458  ) + ( \iir|Mult5~66  ))
// \iir|Mult5~70  = CARRY(( \iir|Mult5~135  ) + ( \iir|Mult5~458  ) + ( \iir|Mult5~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\iir|Mult5~135 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\iir|Mult5~458 ),
	.datag(gnd),
	.cin(\iir|Mult5~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Mult5~69_sumout ),
	.cout(\iir|Mult5~70 ),
	.shareout());
// synopsys translate_off
defparam \iir|Mult5~69 .extended_lut = "off";
defparam \iir|Mult5~69 .lut_mask = 64'h0000FF0000000F0F;
defparam \iir|Mult5~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y6_N12
cyclonev_lcell_comb \iir|Mult5~73 (
// Equation(s):
// \iir|Mult5~73_sumout  = SUM(( \iir|Mult5~136  ) + ( \iir|Mult5~459  ) + ( \iir|Mult5~70  ))
// \iir|Mult5~74  = CARRY(( \iir|Mult5~136  ) + ( \iir|Mult5~459  ) + ( \iir|Mult5~70  ))

	.dataa(gnd),
	.datab(!\iir|Mult5~459 ),
	.datac(!\iir|Mult5~136 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iir|Mult5~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Mult5~73_sumout ),
	.cout(\iir|Mult5~74 ),
	.shareout());
// synopsys translate_off
defparam \iir|Mult5~73 .extended_lut = "off";
defparam \iir|Mult5~73 .lut_mask = 64'h0000CCCC00000F0F;
defparam \iir|Mult5~73 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y6_N15
cyclonev_lcell_comb \iir|Mult5~77 (
// Equation(s):
// \iir|Mult5~77_sumout  = SUM(( \iir|Mult5~460  ) + ( \iir|Mult5~137  ) + ( \iir|Mult5~74  ))
// \iir|Mult5~78  = CARRY(( \iir|Mult5~460  ) + ( \iir|Mult5~137  ) + ( \iir|Mult5~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\iir|Mult5~460 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\iir|Mult5~137 ),
	.datag(gnd),
	.cin(\iir|Mult5~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Mult5~77_sumout ),
	.cout(\iir|Mult5~78 ),
	.shareout());
// synopsys translate_off
defparam \iir|Mult5~77 .extended_lut = "off";
defparam \iir|Mult5~77 .lut_mask = 64'h0000FF0000000F0F;
defparam \iir|Mult5~77 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y6_N18
cyclonev_lcell_comb \iir|Mult5~81 (
// Equation(s):
// \iir|Mult5~81_sumout  = SUM(( \iir|Mult5~138  ) + ( \iir|Mult5~461  ) + ( \iir|Mult5~78  ))
// \iir|Mult5~82  = CARRY(( \iir|Mult5~138  ) + ( \iir|Mult5~461  ) + ( \iir|Mult5~78  ))

	.dataa(gnd),
	.datab(!\iir|Mult5~461 ),
	.datac(!\iir|Mult5~138 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iir|Mult5~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Mult5~81_sumout ),
	.cout(\iir|Mult5~82 ),
	.shareout());
// synopsys translate_off
defparam \iir|Mult5~81 .extended_lut = "off";
defparam \iir|Mult5~81 .lut_mask = 64'h0000CCCC00000F0F;
defparam \iir|Mult5~81 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y6_N21
cyclonev_lcell_comb \iir|Mult5~85 (
// Equation(s):
// \iir|Mult5~85_sumout  = SUM(( \iir|Mult5~462  ) + ( \iir|Mult5~139  ) + ( \iir|Mult5~82  ))
// \iir|Mult5~86  = CARRY(( \iir|Mult5~462  ) + ( \iir|Mult5~139  ) + ( \iir|Mult5~82  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\iir|Mult5~139 ),
	.datad(!\iir|Mult5~462 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iir|Mult5~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Mult5~85_sumout ),
	.cout(\iir|Mult5~86 ),
	.shareout());
// synopsys translate_off
defparam \iir|Mult5~85 .extended_lut = "off";
defparam \iir|Mult5~85 .lut_mask = 64'h0000F0F0000000FF;
defparam \iir|Mult5~85 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y6_N24
cyclonev_lcell_comb \iir|Mult5~89 (
// Equation(s):
// \iir|Mult5~89_sumout  = SUM(( \iir|Mult5~140  ) + ( \iir|Mult5~463  ) + ( \iir|Mult5~86  ))
// \iir|Mult5~90  = CARRY(( \iir|Mult5~140  ) + ( \iir|Mult5~463  ) + ( \iir|Mult5~86  ))

	.dataa(gnd),
	.datab(!\iir|Mult5~140 ),
	.datac(!\iir|Mult5~463 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iir|Mult5~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Mult5~89_sumout ),
	.cout(\iir|Mult5~90 ),
	.shareout());
// synopsys translate_off
defparam \iir|Mult5~89 .extended_lut = "off";
defparam \iir|Mult5~89 .lut_mask = 64'h0000F0F000003333;
defparam \iir|Mult5~89 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y6_N27
cyclonev_lcell_comb \iir|Mult5~93 (
// Equation(s):
// \iir|Mult5~93_sumout  = SUM(( \iir|Mult5~464  ) + ( \iir|Mult5~141  ) + ( \iir|Mult5~90  ))
// \iir|Mult5~94  = CARRY(( \iir|Mult5~464  ) + ( \iir|Mult5~141  ) + ( \iir|Mult5~90  ))

	.dataa(!\iir|Mult5~464 ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\iir|Mult5~141 ),
	.datag(gnd),
	.cin(\iir|Mult5~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Mult5~93_sumout ),
	.cout(\iir|Mult5~94 ),
	.shareout());
// synopsys translate_off
defparam \iir|Mult5~93 .extended_lut = "off";
defparam \iir|Mult5~93 .lut_mask = 64'h0000FF0000005555;
defparam \iir|Mult5~93 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y6_N30
cyclonev_lcell_comb \iir|Mult5~97 (
// Equation(s):
// \iir|Mult5~97_sumout  = SUM(( \iir|Mult5~142  ) + ( \iir|Mult5~465  ) + ( \iir|Mult5~94  ))
// \iir|Mult5~98  = CARRY(( \iir|Mult5~142  ) + ( \iir|Mult5~465  ) + ( \iir|Mult5~94  ))

	.dataa(gnd),
	.datab(!\iir|Mult5~142 ),
	.datac(!\iir|Mult5~465 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iir|Mult5~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Mult5~97_sumout ),
	.cout(\iir|Mult5~98 ),
	.shareout());
// synopsys translate_off
defparam \iir|Mult5~97 .extended_lut = "off";
defparam \iir|Mult5~97 .lut_mask = 64'h0000F0F000003333;
defparam \iir|Mult5~97 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y6_N33
cyclonev_lcell_comb \iir|Mult5~101 (
// Equation(s):
// \iir|Mult5~101_sumout  = SUM(( \iir|Mult5~466  ) + ( \iir|Mult5~143  ) + ( \iir|Mult5~98  ))
// \iir|Mult5~102  = CARRY(( \iir|Mult5~466  ) + ( \iir|Mult5~143  ) + ( \iir|Mult5~98  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\iir|Mult5~466 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\iir|Mult5~143 ),
	.datag(gnd),
	.cin(\iir|Mult5~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Mult5~101_sumout ),
	.cout(\iir|Mult5~102 ),
	.shareout());
// synopsys translate_off
defparam \iir|Mult5~101 .extended_lut = "off";
defparam \iir|Mult5~101 .lut_mask = 64'h0000FF0000000F0F;
defparam \iir|Mult5~101 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y6_N6
cyclonev_lcell_comb \iir|Add5~73 (
// Equation(s):
// \iir|Add5~73_sumout  = SUM(( !\iir|Mult5~57_sumout  ) + ( \iir|Add4~69_sumout  ) + ( \iir|Add5~70  ))
// \iir|Add5~74  = CARRY(( !\iir|Mult5~57_sumout  ) + ( \iir|Add4~69_sumout  ) + ( \iir|Add5~70  ))

	.dataa(gnd),
	.datab(!\iir|Mult5~57_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\iir|Add4~69_sumout ),
	.datag(gnd),
	.cin(\iir|Add5~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Add5~73_sumout ),
	.cout(\iir|Add5~74 ),
	.shareout());
// synopsys translate_off
defparam \iir|Add5~73 .extended_lut = "off";
defparam \iir|Add5~73 .lut_mask = 64'h0000FF000000CCCC;
defparam \iir|Add5~73 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y6_N9
cyclonev_lcell_comb \iir|Add5~77 (
// Equation(s):
// \iir|Add5~77_sumout  = SUM(( \iir|Add4~73_sumout  ) + ( !\iir|Mult5~61_sumout  ) + ( \iir|Add5~74  ))
// \iir|Add5~78  = CARRY(( \iir|Add4~73_sumout  ) + ( !\iir|Mult5~61_sumout  ) + ( \iir|Add5~74  ))

	.dataa(!\iir|Add4~73_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\iir|Mult5~61_sumout ),
	.datag(gnd),
	.cin(\iir|Add5~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Add5~77_sumout ),
	.cout(\iir|Add5~78 ),
	.shareout());
// synopsys translate_off
defparam \iir|Add5~77 .extended_lut = "off";
defparam \iir|Add5~77 .lut_mask = 64'h000000FF00005555;
defparam \iir|Add5~77 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y6_N12
cyclonev_lcell_comb \iir|Add5~81 (
// Equation(s):
// \iir|Add5~81_sumout  = SUM(( \iir|Add4~77_sumout  ) + ( !\iir|Mult5~65_sumout  ) + ( \iir|Add5~78  ))
// \iir|Add5~82  = CARRY(( \iir|Add4~77_sumout  ) + ( !\iir|Mult5~65_sumout  ) + ( \iir|Add5~78  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\iir|Add4~77_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\iir|Mult5~65_sumout ),
	.datag(gnd),
	.cin(\iir|Add5~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Add5~81_sumout ),
	.cout(\iir|Add5~82 ),
	.shareout());
// synopsys translate_off
defparam \iir|Add5~81 .extended_lut = "off";
defparam \iir|Add5~81 .lut_mask = 64'h000000FF00000F0F;
defparam \iir|Add5~81 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y6_N15
cyclonev_lcell_comb \iir|Add5~85 (
// Equation(s):
// \iir|Add5~85_sumout  = SUM(( \iir|Add4~81_sumout  ) + ( !\iir|Mult5~69_sumout  ) + ( \iir|Add5~82  ))
// \iir|Add5~86  = CARRY(( \iir|Add4~81_sumout  ) + ( !\iir|Mult5~69_sumout  ) + ( \iir|Add5~82  ))

	.dataa(!\iir|Add4~81_sumout ),
	.datab(!\iir|Mult5~69_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iir|Add5~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Add5~85_sumout ),
	.cout(\iir|Add5~86 ),
	.shareout());
// synopsys translate_off
defparam \iir|Add5~85 .extended_lut = "off";
defparam \iir|Add5~85 .lut_mask = 64'h0000333300005555;
defparam \iir|Add5~85 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y6_N18
cyclonev_lcell_comb \iir|Add5~89 (
// Equation(s):
// \iir|Add5~89_sumout  = SUM(( \iir|Add4~85_sumout  ) + ( !\iir|Mult5~73_sumout  ) + ( \iir|Add5~86  ))
// \iir|Add5~90  = CARRY(( \iir|Add4~85_sumout  ) + ( !\iir|Mult5~73_sumout  ) + ( \iir|Add5~86  ))

	.dataa(gnd),
	.datab(!\iir|Add4~85_sumout ),
	.datac(!\iir|Mult5~73_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iir|Add5~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Add5~89_sumout ),
	.cout(\iir|Add5~90 ),
	.shareout());
// synopsys translate_off
defparam \iir|Add5~89 .extended_lut = "off";
defparam \iir|Add5~89 .lut_mask = 64'h00000F0F00003333;
defparam \iir|Add5~89 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y6_N21
cyclonev_lcell_comb \iir|Add5~93 (
// Equation(s):
// \iir|Add5~93_sumout  = SUM(( !\iir|Mult5~77_sumout  ) + ( \iir|Add4~89_sumout  ) + ( \iir|Add5~90  ))
// \iir|Add5~94  = CARRY(( !\iir|Mult5~77_sumout  ) + ( \iir|Add4~89_sumout  ) + ( \iir|Add5~90  ))

	.dataa(!\iir|Add4~89_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\iir|Mult5~77_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iir|Add5~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Add5~93_sumout ),
	.cout(\iir|Add5~94 ),
	.shareout());
// synopsys translate_off
defparam \iir|Add5~93 .extended_lut = "off";
defparam \iir|Add5~93 .lut_mask = 64'h0000AAAA0000FF00;
defparam \iir|Add5~93 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y6_N24
cyclonev_lcell_comb \iir|Add5~97 (
// Equation(s):
// \iir|Add5~97_sumout  = SUM(( \iir|Add4~93_sumout  ) + ( !\iir|Mult5~81_sumout  ) + ( \iir|Add5~94  ))
// \iir|Add5~98  = CARRY(( \iir|Add4~93_sumout  ) + ( !\iir|Mult5~81_sumout  ) + ( \iir|Add5~94  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\iir|Add4~93_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\iir|Mult5~81_sumout ),
	.datag(gnd),
	.cin(\iir|Add5~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Add5~97_sumout ),
	.cout(\iir|Add5~98 ),
	.shareout());
// synopsys translate_off
defparam \iir|Add5~97 .extended_lut = "off";
defparam \iir|Add5~97 .lut_mask = 64'h000000FF00000F0F;
defparam \iir|Add5~97 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y6_N27
cyclonev_lcell_comb \iir|Add5~101 (
// Equation(s):
// \iir|Add5~101_sumout  = SUM(( !\iir|Mult5~85_sumout  ) + ( \iir|Add4~97_sumout  ) + ( \iir|Add5~98  ))
// \iir|Add5~102  = CARRY(( !\iir|Mult5~85_sumout  ) + ( \iir|Add4~97_sumout  ) + ( \iir|Add5~98  ))

	.dataa(!\iir|Mult5~85_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\iir|Add4~97_sumout ),
	.datag(gnd),
	.cin(\iir|Add5~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Add5~101_sumout ),
	.cout(\iir|Add5~102 ),
	.shareout());
// synopsys translate_off
defparam \iir|Add5~101 .extended_lut = "off";
defparam \iir|Add5~101 .lut_mask = 64'h0000FF000000AAAA;
defparam \iir|Add5~101 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y6_N30
cyclonev_lcell_comb \iir|Add5~105 (
// Equation(s):
// \iir|Add5~105_sumout  = SUM(( \iir|Add4~101_sumout  ) + ( !\iir|Mult5~89_sumout  ) + ( \iir|Add5~102  ))
// \iir|Add5~106  = CARRY(( \iir|Add4~101_sumout  ) + ( !\iir|Mult5~89_sumout  ) + ( \iir|Add5~102  ))

	.dataa(gnd),
	.datab(!\iir|Mult5~89_sumout ),
	.datac(gnd),
	.datad(!\iir|Add4~101_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iir|Add5~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Add5~105_sumout ),
	.cout(\iir|Add5~106 ),
	.shareout());
// synopsys translate_off
defparam \iir|Add5~105 .extended_lut = "off";
defparam \iir|Add5~105 .lut_mask = 64'h00003333000000FF;
defparam \iir|Add5~105 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y6_N33
cyclonev_lcell_comb \iir|Add5~109 (
// Equation(s):
// \iir|Add5~109_sumout  = SUM(( !\iir|Mult5~93_sumout  ) + ( \iir|Add4~105_sumout  ) + ( \iir|Add5~106  ))
// \iir|Add5~110  = CARRY(( !\iir|Mult5~93_sumout  ) + ( \iir|Add4~105_sumout  ) + ( \iir|Add5~106  ))

	.dataa(!\iir|Mult5~93_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\iir|Add4~105_sumout ),
	.datag(gnd),
	.cin(\iir|Add5~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Add5~109_sumout ),
	.cout(\iir|Add5~110 ),
	.shareout());
// synopsys translate_off
defparam \iir|Add5~109 .extended_lut = "off";
defparam \iir|Add5~109 .lut_mask = 64'h0000FF000000AAAA;
defparam \iir|Add5~109 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y6_N36
cyclonev_lcell_comb \iir|Add5~113 (
// Equation(s):
// \iir|Add5~113_sumout  = SUM(( \iir|Add4~109_sumout  ) + ( !\iir|Mult5~97_sumout  ) + ( \iir|Add5~110  ))
// \iir|Add5~114  = CARRY(( \iir|Add4~109_sumout  ) + ( !\iir|Mult5~97_sumout  ) + ( \iir|Add5~110  ))

	.dataa(!\iir|Mult5~97_sumout ),
	.datab(gnd),
	.datac(!\iir|Add4~109_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iir|Add5~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Add5~113_sumout ),
	.cout(\iir|Add5~114 ),
	.shareout());
// synopsys translate_off
defparam \iir|Add5~113 .extended_lut = "off";
defparam \iir|Add5~113 .lut_mask = 64'h0000555500000F0F;
defparam \iir|Add5~113 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y6_N39
cyclonev_lcell_comb \iir|Add5~117 (
// Equation(s):
// \iir|Add5~117_sumout  = SUM(( \iir|Add4~113_sumout  ) + ( !\iir|Mult5~101_sumout  ) + ( \iir|Add5~114  ))
// \iir|Add5~118  = CARRY(( \iir|Add4~113_sumout  ) + ( !\iir|Mult5~101_sumout  ) + ( \iir|Add5~114  ))

	.dataa(gnd),
	.datab(!\iir|Add4~113_sumout ),
	.datac(!\iir|Mult5~101_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iir|Add5~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Add5~117_sumout ),
	.cout(\iir|Add5~118 ),
	.shareout());
// synopsys translate_off
defparam \iir|Add5~117 .extended_lut = "off";
defparam \iir|Add5~117 .lut_mask = 64'h00000F0F00003333;
defparam \iir|Add5~117 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y6_N42
cyclonev_lcell_comb \iir|Add5~121 (
// Equation(s):
// \iir|Add5~121_sumout  = SUM(( \iir|Add4~117_sumout  ) + ( !\iir|Mult5~1_sumout  ) + ( \iir|Add5~118  ))
// \iir|Add5~122  = CARRY(( \iir|Add4~117_sumout  ) + ( !\iir|Mult5~1_sumout  ) + ( \iir|Add5~118  ))

	.dataa(!\iir|Mult5~1_sumout ),
	.datab(gnd),
	.datac(!\iir|Add4~117_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iir|Add5~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Add5~121_sumout ),
	.cout(\iir|Add5~122 ),
	.shareout());
// synopsys translate_off
defparam \iir|Add5~121 .extended_lut = "off";
defparam \iir|Add5~121 .lut_mask = 64'h0000555500000F0F;
defparam \iir|Add5~121 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y5_N57
cyclonev_lcell_comb \iir|add_cast_4[33]~26 (
// Equation(s):
// \iir|add_cast_4[33]~26_combout  = (!\iir|Add5~121_sumout  & (((!\iir|Equal10~0_combout  & !\iir|Add5~1_sumout )))) # (\iir|Add5~121_sumout  & (((!\iir|Add5~1_sumout )) # (\iir|Equal11~0_combout )))

	.dataa(!\iir|Equal11~0_combout ),
	.datab(!\iir|Equal10~0_combout ),
	.datac(!\iir|Add5~121_sumout ),
	.datad(!\iir|Add5~1_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\iir|add_cast_4[33]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \iir|add_cast_4[33]~26 .extended_lut = "off";
defparam \iir|add_cast_4[33]~26 .lut_mask = 64'hCF05CF05CF05CF05;
defparam \iir|add_cast_4[33]~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N27
cyclonev_lcell_comb \iir|add_cast_4[32]~25 (
// Equation(s):
// \iir|add_cast_4[32]~25_combout  = ( \iir|Equal11~0_combout  & ( ((!\iir|Equal10~0_combout  & !\iir|Add5~1_sumout )) # (\iir|Add5~117_sumout ) ) ) # ( !\iir|Equal11~0_combout  & ( (!\iir|Add5~1_sumout  & ((!\iir|Equal10~0_combout ) # (\iir|Add5~117_sumout 
// ))) ) )

	.dataa(!\iir|Equal10~0_combout ),
	.datab(!\iir|Add5~1_sumout ),
	.datac(!\iir|Add5~117_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\iir|Equal11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\iir|add_cast_4[32]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \iir|add_cast_4[32]~25 .extended_lut = "off";
defparam \iir|add_cast_4[32]~25 .lut_mask = 64'h8C8C8C8C8F8F8F8F;
defparam \iir|add_cast_4[32]~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y6_N29
dffeas \iir|delay_section2[0][29]~_Duplicate_2 (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\iir|add_cast_4[32]~25_combout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iir|delay_section2[0][29]~_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \iir|delay_section2[0][29]~_Duplicate_2 .is_wysiwyg = "true";
defparam \iir|delay_section2[0][29]~_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y5_N42
cyclonev_lcell_comb \iir|add_cast_4[31]~24 (
// Equation(s):
// \iir|add_cast_4[31]~24_combout  = (!\iir|Add5~113_sumout  & (((!\iir|Equal10~0_combout  & !\iir|Add5~1_sumout )))) # (\iir|Add5~113_sumout  & (((!\iir|Add5~1_sumout )) # (\iir|Equal11~0_combout )))

	.dataa(!\iir|Equal11~0_combout ),
	.datab(!\iir|Equal10~0_combout ),
	.datac(!\iir|Add5~113_sumout ),
	.datad(!\iir|Add5~1_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\iir|add_cast_4[31]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \iir|add_cast_4[31]~24 .extended_lut = "off";
defparam \iir|add_cast_4[31]~24 .lut_mask = 64'hCF05CF05CF05CF05;
defparam \iir|add_cast_4[31]~24 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y5_N44
dffeas \iir|delay_section2[0][28]~_Duplicate_2 (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\iir|add_cast_4[31]~24_combout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iir|delay_section2[0][28]~_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \iir|delay_section2[0][28]~_Duplicate_2 .is_wysiwyg = "true";
defparam \iir|delay_section2[0][28]~_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y5_N45
cyclonev_lcell_comb \iir|add_cast_4[30]~23 (
// Equation(s):
// \iir|add_cast_4[30]~23_combout  = ( \iir|Add5~109_sumout  & ( (!\iir|Add5~1_sumout ) # (\iir|Equal11~0_combout ) ) ) # ( !\iir|Add5~109_sumout  & ( (!\iir|Equal10~0_combout  & !\iir|Add5~1_sumout ) ) )

	.dataa(!\iir|Equal11~0_combout ),
	.datab(!\iir|Equal10~0_combout ),
	.datac(gnd),
	.datad(!\iir|Add5~1_sumout ),
	.datae(gnd),
	.dataf(!\iir|Add5~109_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\iir|add_cast_4[30]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \iir|add_cast_4[30]~23 .extended_lut = "off";
defparam \iir|add_cast_4[30]~23 .lut_mask = 64'hCC00CC00FF55FF55;
defparam \iir|add_cast_4[30]~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y5_N47
dffeas \iir|delay_section2[0][27]~_Duplicate_2 (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\iir|add_cast_4[30]~23_combout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iir|delay_section2[0][27]~_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \iir|delay_section2[0][27]~_Duplicate_2 .is_wysiwyg = "true";
defparam \iir|delay_section2[0][27]~_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y5_N51
cyclonev_lcell_comb \iir|add_cast_4[29]~22 (
// Equation(s):
// \iir|add_cast_4[29]~22_combout  = ( \iir|Add5~105_sumout  & ( (!\iir|Add5~1_sumout ) # (\iir|Equal11~0_combout ) ) ) # ( !\iir|Add5~105_sumout  & ( (!\iir|Equal10~0_combout  & !\iir|Add5~1_sumout ) ) )

	.dataa(!\iir|Equal11~0_combout ),
	.datab(!\iir|Equal10~0_combout ),
	.datac(!\iir|Add5~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\iir|Add5~105_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\iir|add_cast_4[29]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \iir|add_cast_4[29]~22 .extended_lut = "off";
defparam \iir|add_cast_4[29]~22 .lut_mask = 64'hC0C0C0C0F5F5F5F5;
defparam \iir|add_cast_4[29]~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y5_N53
dffeas \iir|delay_section2[0][26]~_Duplicate_2 (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\iir|add_cast_4[29]~22_combout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iir|delay_section2[0][26]~_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \iir|delay_section2[0][26]~_Duplicate_2 .is_wysiwyg = "true";
defparam \iir|delay_section2[0][26]~_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N24
cyclonev_lcell_comb \iir|add_cast_4[28]~21 (
// Equation(s):
// \iir|add_cast_4[28]~21_combout  = ( \iir|Equal11~0_combout  & ( ((!\iir|Equal10~0_combout  & !\iir|Add5~1_sumout )) # (\iir|Add5~101_sumout ) ) ) # ( !\iir|Equal11~0_combout  & ( (!\iir|Add5~1_sumout  & ((!\iir|Equal10~0_combout ) # (\iir|Add5~101_sumout 
// ))) ) )

	.dataa(!\iir|Equal10~0_combout ),
	.datab(!\iir|Add5~1_sumout ),
	.datac(!\iir|Add5~101_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\iir|Equal11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\iir|add_cast_4[28]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \iir|add_cast_4[28]~21 .extended_lut = "off";
defparam \iir|add_cast_4[28]~21 .lut_mask = 64'h8C8C8C8C8F8F8F8F;
defparam \iir|add_cast_4[28]~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y5_N48
cyclonev_lcell_comb \iir|add_cast_4[27]~20 (
// Equation(s):
// \iir|add_cast_4[27]~20_combout  = ( \iir|Add5~97_sumout  & ( (!\iir|Add5~1_sumout ) # (\iir|Equal11~0_combout ) ) ) # ( !\iir|Add5~97_sumout  & ( (!\iir|Equal10~0_combout  & !\iir|Add5~1_sumout ) ) )

	.dataa(!\iir|Equal11~0_combout ),
	.datab(!\iir|Equal10~0_combout ),
	.datac(gnd),
	.datad(!\iir|Add5~1_sumout ),
	.datae(gnd),
	.dataf(!\iir|Add5~97_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\iir|add_cast_4[27]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \iir|add_cast_4[27]~20 .extended_lut = "off";
defparam \iir|add_cast_4[27]~20 .lut_mask = 64'hCC00CC00FF55FF55;
defparam \iir|add_cast_4[27]~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y5_N54
cyclonev_lcell_comb \iir|add_cast_4[26]~19 (
// Equation(s):
// \iir|add_cast_4[26]~19_combout  = ( \iir|Add5~93_sumout  & ( (!\iir|Add5~1_sumout ) # (\iir|Equal11~0_combout ) ) ) # ( !\iir|Add5~93_sumout  & ( (!\iir|Equal10~0_combout  & !\iir|Add5~1_sumout ) ) )

	.dataa(!\iir|Equal11~0_combout ),
	.datab(!\iir|Equal10~0_combout ),
	.datac(gnd),
	.datad(!\iir|Add5~1_sumout ),
	.datae(gnd),
	.dataf(!\iir|Add5~93_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\iir|add_cast_4[26]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \iir|add_cast_4[26]~19 .extended_lut = "off";
defparam \iir|add_cast_4[26]~19 .lut_mask = 64'hCC00CC00FF55FF55;
defparam \iir|add_cast_4[26]~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y6_N12
cyclonev_lcell_comb \iir|add_cast_4[25]~18 (
// Equation(s):
// \iir|add_cast_4[25]~18_combout  = ( \iir|Equal10~0_combout  & ( (\iir|Add5~89_sumout  & ((!\iir|Add5~1_sumout ) # (\iir|Equal11~0_combout ))) ) ) # ( !\iir|Equal10~0_combout  & ( (!\iir|Add5~1_sumout ) # ((\iir|Equal11~0_combout  & \iir|Add5~89_sumout )) 
// ) )

	.dataa(!\iir|Equal11~0_combout ),
	.datab(!\iir|Add5~89_sumout ),
	.datac(!\iir|Add5~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\iir|Equal10~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\iir|add_cast_4[25]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \iir|add_cast_4[25]~18 .extended_lut = "off";
defparam \iir|add_cast_4[25]~18 .lut_mask = 64'hF1F1F1F131313131;
defparam \iir|add_cast_4[25]~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N9
cyclonev_lcell_comb \iir|add_cast_4[24]~17 (
// Equation(s):
// \iir|add_cast_4[24]~17_combout  = ( \iir|Add5~1_sumout  & ( (\iir|Equal11~0_combout  & \iir|Add5~85_sumout ) ) ) # ( !\iir|Add5~1_sumout  & ( (!\iir|Equal10~0_combout ) # (\iir|Add5~85_sumout ) ) )

	.dataa(!\iir|Equal10~0_combout ),
	.datab(gnd),
	.datac(!\iir|Equal11~0_combout ),
	.datad(!\iir|Add5~85_sumout ),
	.datae(gnd),
	.dataf(!\iir|Add5~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\iir|add_cast_4[24]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \iir|add_cast_4[24]~17 .extended_lut = "off";
defparam \iir|add_cast_4[24]~17 .lut_mask = 64'hAAFFAAFF000F000F;
defparam \iir|add_cast_4[24]~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N9
cyclonev_lcell_comb \iir|add_cast_4[23]~16 (
// Equation(s):
// \iir|add_cast_4[23]~16_combout  = ( \iir|Equal11~0_combout  & ( ((!\iir|Equal10~0_combout  & !\iir|Add5~1_sumout )) # (\iir|Add5~81_sumout ) ) ) # ( !\iir|Equal11~0_combout  & ( (!\iir|Add5~1_sumout  & ((!\iir|Equal10~0_combout ) # (\iir|Add5~81_sumout 
// ))) ) )

	.dataa(!\iir|Equal10~0_combout ),
	.datab(!\iir|Add5~1_sumout ),
	.datac(gnd),
	.datad(!\iir|Add5~81_sumout ),
	.datae(gnd),
	.dataf(!\iir|Equal11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\iir|add_cast_4[23]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \iir|add_cast_4[23]~16 .extended_lut = "off";
defparam \iir|add_cast_4[23]~16 .lut_mask = 64'h88CC88CC88FF88FF;
defparam \iir|add_cast_4[23]~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y10_N39
cyclonev_lcell_comb \iir|Mult4~5 (
// Equation(s):
// \iir|Mult4~5_sumout  = SUM(( \iir|Mult4~156  ) + ( \iir|Mult4~480  ) + ( \iir|Mult4~114  ))
// \iir|Mult4~6  = CARRY(( \iir|Mult4~156  ) + ( \iir|Mult4~480  ) + ( \iir|Mult4~114  ))

	.dataa(!\iir|Mult4~156 ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\iir|Mult4~480 ),
	.datag(gnd),
	.cin(\iir|Mult4~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Mult4~5_sumout ),
	.cout(\iir|Mult4~6 ),
	.shareout());
// synopsys translate_off
defparam \iir|Mult4~5 .extended_lut = "off";
defparam \iir|Mult4~5 .lut_mask = 64'h0000FF0000005555;
defparam \iir|Mult4~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y10_N42
cyclonev_lcell_comb \iir|Mult4~9 (
// Equation(s):
// \iir|Mult4~9_sumout  = SUM(( \iir|Mult4~156  ) + ( \iir|Mult4~481  ) + ( \iir|Mult4~6  ))
// \iir|Mult4~10  = CARRY(( \iir|Mult4~156  ) + ( \iir|Mult4~481  ) + ( \iir|Mult4~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\iir|Mult4~156 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\iir|Mult4~481 ),
	.datag(gnd),
	.cin(\iir|Mult4~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Mult4~9_sumout ),
	.cout(\iir|Mult4~10 ),
	.shareout());
// synopsys translate_off
defparam \iir|Mult4~9 .extended_lut = "off";
defparam \iir|Mult4~9 .lut_mask = 64'h0000FF0000000F0F;
defparam \iir|Mult4~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y10_N45
cyclonev_lcell_comb \iir|Add4~9 (
// Equation(s):
// \iir|Add4~9_sumout  = SUM(( !\iir|scale2 [46] $ (\iir|Mult4~5_sumout ) ) + ( \iir|Add4~119  ) + ( \iir|Add4~118  ))
// \iir|Add4~10  = CARRY(( !\iir|scale2 [46] $ (\iir|Mult4~5_sumout ) ) + ( \iir|Add4~119  ) + ( \iir|Add4~118  ))
// \iir|Add4~11  = SHARE((\iir|scale2 [46] & !\iir|Mult4~5_sumout ))

	.dataa(!\iir|scale2 [46]),
	.datab(gnd),
	.datac(!\iir|Mult4~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iir|Add4~118 ),
	.sharein(\iir|Add4~119 ),
	.combout(),
	.sumout(\iir|Add4~9_sumout ),
	.cout(\iir|Add4~10 ),
	.shareout(\iir|Add4~11 ));
// synopsys translate_off
defparam \iir|Add4~9 .extended_lut = "off";
defparam \iir|Add4~9 .lut_mask = 64'h000050500000A5A5;
defparam \iir|Add4~9 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X34_Y10_N48
cyclonev_lcell_comb \iir|Add4~13 (
// Equation(s):
// \iir|Add4~13_sumout  = SUM(( !\iir|scale2 [46] $ (\iir|Mult4~9_sumout ) ) + ( \iir|Add4~11  ) + ( \iir|Add4~10  ))
// \iir|Add4~14  = CARRY(( !\iir|scale2 [46] $ (\iir|Mult4~9_sumout ) ) + ( \iir|Add4~11  ) + ( \iir|Add4~10  ))
// \iir|Add4~15  = SHARE((\iir|scale2 [46] & !\iir|Mult4~9_sumout ))

	.dataa(!\iir|scale2 [46]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\iir|Mult4~9_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iir|Add4~10 ),
	.sharein(\iir|Add4~11 ),
	.combout(),
	.sumout(\iir|Add4~13_sumout ),
	.cout(\iir|Add4~14 ),
	.shareout(\iir|Add4~15 ));
// synopsys translate_off
defparam \iir|Add4~13 .extended_lut = "off";
defparam \iir|Add4~13 .lut_mask = 64'h000055000000AA55;
defparam \iir|Add4~13 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X34_Y10_N51
cyclonev_lcell_comb \iir|Add4~5 (
// Equation(s):
// \iir|Add4~5_sumout  = SUM(( !\iir|scale2 [46] $ (\iir|Mult4~1_sumout ) ) + ( \iir|Add4~15  ) + ( \iir|Add4~14  ))
// \iir|Add4~6  = CARRY(( !\iir|scale2 [46] $ (\iir|Mult4~1_sumout ) ) + ( \iir|Add4~15  ) + ( \iir|Add4~14  ))
// \iir|Add4~7  = SHARE((\iir|scale2 [46] & !\iir|Mult4~1_sumout ))

	.dataa(!\iir|scale2 [46]),
	.datab(gnd),
	.datac(!\iir|Mult4~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iir|Add4~14 ),
	.sharein(\iir|Add4~15 ),
	.combout(),
	.sumout(\iir|Add4~5_sumout ),
	.cout(\iir|Add4~6 ),
	.shareout(\iir|Add4~7 ));
// synopsys translate_off
defparam \iir|Add4~5 .extended_lut = "off";
defparam \iir|Add4~5 .lut_mask = 64'h000050500000A5A5;
defparam \iir|Add4~5 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X34_Y6_N45
cyclonev_lcell_comb \iir|Add5~13 (
// Equation(s):
// \iir|Add5~13_sumout  = SUM(( !\iir|Mult5~1_sumout  ) + ( \iir|Add4~9_sumout  ) + ( \iir|Add5~122  ))
// \iir|Add5~14  = CARRY(( !\iir|Mult5~1_sumout  ) + ( \iir|Add4~9_sumout  ) + ( \iir|Add5~122  ))

	.dataa(!\iir|Mult5~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\iir|Add4~9_sumout ),
	.datag(gnd),
	.cin(\iir|Add5~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Add5~13_sumout ),
	.cout(\iir|Add5~14 ),
	.shareout());
// synopsys translate_off
defparam \iir|Add5~13 .extended_lut = "off";
defparam \iir|Add5~13 .lut_mask = 64'h0000FF000000AAAA;
defparam \iir|Add5~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y6_N48
cyclonev_lcell_comb \iir|Add5~17 (
// Equation(s):
// \iir|Add5~17_sumout  = SUM(( \iir|Add4~13_sumout  ) + ( !\iir|Mult5~1_sumout  ) + ( \iir|Add5~14  ))
// \iir|Add5~18  = CARRY(( \iir|Add4~13_sumout  ) + ( !\iir|Mult5~1_sumout  ) + ( \iir|Add5~14  ))

	.dataa(!\iir|Mult5~1_sumout ),
	.datab(!\iir|Add4~13_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iir|Add5~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Add5~17_sumout ),
	.cout(\iir|Add5~18 ),
	.shareout());
// synopsys translate_off
defparam \iir|Add5~17 .extended_lut = "off";
defparam \iir|Add5~17 .lut_mask = 64'h0000555500003333;
defparam \iir|Add5~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y6_N51
cyclonev_lcell_comb \iir|Add5~9 (
// Equation(s):
// \iir|Add5~9_sumout  = SUM(( \iir|Add4~5_sumout  ) + ( !\iir|Mult5~1_sumout  ) + ( \iir|Add5~18  ))
// \iir|Add5~10  = CARRY(( \iir|Add4~5_sumout  ) + ( !\iir|Mult5~1_sumout  ) + ( \iir|Add5~18  ))

	.dataa(!\iir|Mult5~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\iir|Add4~5_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iir|Add5~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Add5~9_sumout ),
	.cout(\iir|Add5~10 ),
	.shareout());
// synopsys translate_off
defparam \iir|Add5~9 .extended_lut = "off";
defparam \iir|Add5~9 .lut_mask = 64'h00005555000000FF;
defparam \iir|Add5~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y6_N54
cyclonev_lcell_comb \iir|Add5~5 (
// Equation(s):
// \iir|Add5~5_sumout  = SUM(( !\iir|Mult5~1_sumout  ) + ( \iir|Add4~1_sumout  ) + ( \iir|Add5~10  ))
// \iir|Add5~6  = CARRY(( !\iir|Mult5~1_sumout  ) + ( \iir|Add4~1_sumout  ) + ( \iir|Add5~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\iir|Mult5~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\iir|Add4~1_sumout ),
	.datag(gnd),
	.cin(\iir|Add5~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Add5~5_sumout ),
	.cout(\iir|Add5~6 ),
	.shareout());
// synopsys translate_off
defparam \iir|Add5~5 .extended_lut = "off";
defparam \iir|Add5~5 .lut_mask = 64'h0000FF000000F0F0;
defparam \iir|Add5~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y6_N51
cyclonev_lcell_comb \iir|Equal11~0 (
// Equation(s):
// \iir|Equal11~0_combout  = ( \iir|Add5~13_sumout  & ( \iir|Add5~5_sumout  & ( (\iir|Add5~17_sumout  & \iir|Add5~9_sumout ) ) ) )

	.dataa(!\iir|Add5~17_sumout ),
	.datab(gnd),
	.datac(!\iir|Add5~9_sumout ),
	.datad(gnd),
	.datae(!\iir|Add5~13_sumout ),
	.dataf(!\iir|Add5~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\iir|Equal11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \iir|Equal11~0 .extended_lut = "off";
defparam \iir|Equal11~0 .lut_mask = 64'h0000000000000505;
defparam \iir|Equal11~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N6
cyclonev_lcell_comb \iir|add_cast_4[22]~15 (
// Equation(s):
// \iir|add_cast_4[22]~15_combout  = ( \iir|Add5~77_sumout  & ( (!\iir|Add5~1_sumout ) # (\iir|Equal11~0_combout ) ) ) # ( !\iir|Add5~77_sumout  & ( (!\iir|Equal10~0_combout  & !\iir|Add5~1_sumout ) ) )

	.dataa(!\iir|Equal10~0_combout ),
	.datab(!\iir|Add5~1_sumout ),
	.datac(!\iir|Equal11~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\iir|Add5~77_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\iir|add_cast_4[22]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \iir|add_cast_4[22]~15 .extended_lut = "off";
defparam \iir|add_cast_4[22]~15 .lut_mask = 64'h88888888CFCFCFCF;
defparam \iir|add_cast_4[22]~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y10_N45
cyclonev_lcell_comb \iir|Mult4~1 (
// Equation(s):
// \iir|Mult4~1_sumout  = SUM(( \iir|Mult4~156  ) + ( \iir|Mult4~482  ) + ( \iir|Mult4~10  ))

	.dataa(!\iir|Mult4~156 ),
	.datab(gnd),
	.datac(!\iir|Mult4~482 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iir|Mult4~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Mult4~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \iir|Mult4~1 .extended_lut = "off";
defparam \iir|Mult4~1 .lut_mask = 64'h0000F0F000005555;
defparam \iir|Mult4~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y10_N54
cyclonev_lcell_comb \iir|Add4~1 (
// Equation(s):
// \iir|Add4~1_sumout  = SUM(( !\iir|scale2 [46] $ (\iir|Mult4~1_sumout ) ) + ( \iir|Add4~7  ) + ( \iir|Add4~6  ))

	.dataa(!\iir|scale2 [46]),
	.datab(gnd),
	.datac(!\iir|Mult4~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iir|Add4~6 ),
	.sharein(\iir|Add4~7 ),
	.combout(),
	.sumout(\iir|Add4~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \iir|Add4~1 .extended_lut = "off";
defparam \iir|Add4~1 .lut_mask = 64'h000000000000A5A5;
defparam \iir|Add4~1 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X34_Y6_N57
cyclonev_lcell_comb \iir|Add5~1 (
// Equation(s):
// \iir|Add5~1_sumout  = SUM(( !\iir|Mult5~1_sumout  ) + ( \iir|Add4~1_sumout  ) + ( \iir|Add5~6  ))

	.dataa(!\iir|Mult5~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\iir|Add4~1_sumout ),
	.datag(gnd),
	.cin(\iir|Add5~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Add5~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \iir|Add5~1 .extended_lut = "off";
defparam \iir|Add5~1 .lut_mask = 64'h0000FF000000AAAA;
defparam \iir|Add5~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N12
cyclonev_lcell_comb \iir|add_cast_4[21]~14 (
// Equation(s):
// \iir|add_cast_4[21]~14_combout  = ( \iir|Equal11~0_combout  & ( ((!\iir|Add5~1_sumout  & !\iir|Equal10~0_combout )) # (\iir|Add5~73_sumout ) ) ) # ( !\iir|Equal11~0_combout  & ( (!\iir|Add5~1_sumout  & ((!\iir|Equal10~0_combout ) # (\iir|Add5~73_sumout 
// ))) ) )

	.dataa(gnd),
	.datab(!\iir|Add5~1_sumout ),
	.datac(!\iir|Add5~73_sumout ),
	.datad(!\iir|Equal10~0_combout ),
	.datae(gnd),
	.dataf(!\iir|Equal11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\iir|add_cast_4[21]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \iir|add_cast_4[21]~14 .extended_lut = "off";
defparam \iir|add_cast_4[21]~14 .lut_mask = 64'hCC0CCC0CCF0FCF0F;
defparam \iir|add_cast_4[21]~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y6_N14
dffeas \iir|delay_section2[0][18]~_Duplicate_2 (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\iir|add_cast_4[21]~14_combout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iir|delay_section2[0][18]~_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \iir|delay_section2[0][18]~_Duplicate_2 .is_wysiwyg = "true";
defparam \iir|delay_section2[0][18]~_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y6_N36
cyclonev_lcell_comb \iir|Mult5~1 (
// Equation(s):
// \iir|Mult5~1_sumout  = SUM(( \iir|Mult5~144  ) + ( \iir|Mult5~467  ) + ( \iir|Mult5~102  ))

	.dataa(gnd),
	.datab(!\iir|Mult5~144 ),
	.datac(!\iir|Mult5~467 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iir|Mult5~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Mult5~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \iir|Mult5~1 .extended_lut = "off";
defparam \iir|Mult5~1 .lut_mask = 64'h0000F0F000003333;
defparam \iir|Mult5~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y6_N9
cyclonev_lcell_comb \iir|Equal10~0 (
// Equation(s):
// \iir|Equal10~0_combout  = ( !\iir|Add5~13_sumout  & ( !\iir|Add5~5_sumout  & ( (!\iir|Add5~17_sumout  & !\iir|Add5~9_sumout ) ) ) )

	.dataa(!\iir|Add5~17_sumout ),
	.datab(gnd),
	.datac(!\iir|Add5~9_sumout ),
	.datad(gnd),
	.datae(!\iir|Add5~13_sumout ),
	.dataf(!\iir|Add5~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\iir|Equal10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \iir|Equal10~0 .extended_lut = "off";
defparam \iir|Equal10~0 .lut_mask = 64'hA0A0000000000000;
defparam \iir|Equal10~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N30
cyclonev_lcell_comb \iir|Add6~129 (
// Equation(s):
// \iir|Add6~129_sumout  = SUM(( \iir|delay_section2[0][0]~_Duplicate_2_q  ) + ( (!\iir|Add5~1_sumout  & ((!\iir|Equal10~0_combout ) # ((\iir|Add5~137_sumout )))) # (\iir|Add5~1_sumout  & (((\iir|Equal11~0_combout  & \iir|Add5~137_sumout )))) ) + ( !VCC ))
// \iir|Add6~130  = CARRY(( \iir|delay_section2[0][0]~_Duplicate_2_q  ) + ( (!\iir|Add5~1_sumout  & ((!\iir|Equal10~0_combout ) # ((\iir|Add5~137_sumout )))) # (\iir|Add5~1_sumout  & (((\iir|Equal11~0_combout  & \iir|Add5~137_sumout )))) ) + ( !VCC ))

	.dataa(!\iir|Equal10~0_combout ),
	.datab(!\iir|Equal11~0_combout ),
	.datac(!\iir|Add5~1_sumout ),
	.datad(!\iir|delay_section2[0][0]~_Duplicate_2_q ),
	.datae(gnd),
	.dataf(!\iir|Add5~137_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Add6~129_sumout ),
	.cout(\iir|Add6~130 ),
	.shareout());
// synopsys translate_off
defparam \iir|Add6~129 .extended_lut = "off";
defparam \iir|Add6~129 .lut_mask = 64'h00005F0C000000FF;
defparam \iir|Add6~129 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N33
cyclonev_lcell_comb \iir|Add6~125 (
// Equation(s):
// \iir|Add6~125_sumout  = SUM(( \iir|delay_section2[0][1]~_Duplicate_2_q  ) + ( (!\iir|Add5~1_sumout  & ((!\iir|Equal10~0_combout ) # ((\iir|Add5~133_sumout )))) # (\iir|Add5~1_sumout  & (((\iir|Equal11~0_combout  & \iir|Add5~133_sumout )))) ) + ( 
// \iir|Add6~130  ))
// \iir|Add6~126  = CARRY(( \iir|delay_section2[0][1]~_Duplicate_2_q  ) + ( (!\iir|Add5~1_sumout  & ((!\iir|Equal10~0_combout ) # ((\iir|Add5~133_sumout )))) # (\iir|Add5~1_sumout  & (((\iir|Equal11~0_combout  & \iir|Add5~133_sumout )))) ) + ( \iir|Add6~130  
// ))

	.dataa(!\iir|Equal10~0_combout ),
	.datab(!\iir|Equal11~0_combout ),
	.datac(!\iir|Add5~1_sumout ),
	.datad(!\iir|delay_section2[0][1]~_Duplicate_2_q ),
	.datae(gnd),
	.dataf(!\iir|Add5~133_sumout ),
	.datag(gnd),
	.cin(\iir|Add6~130 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Add6~125_sumout ),
	.cout(\iir|Add6~126 ),
	.shareout());
// synopsys translate_off
defparam \iir|Add6~125 .extended_lut = "off";
defparam \iir|Add6~125 .lut_mask = 64'h00005F0C000000FF;
defparam \iir|Add6~125 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N36
cyclonev_lcell_comb \iir|Add6~121 (
// Equation(s):
// \iir|Add6~121_sumout  = SUM(( \iir|delay_section2[0][2]~_Duplicate_2_q  ) + ( (!\iir|Add5~1_sumout  & ((!\iir|Equal10~0_combout ) # ((\iir|Add5~129_sumout )))) # (\iir|Add5~1_sumout  & (((\iir|Equal11~0_combout  & \iir|Add5~129_sumout )))) ) + ( 
// \iir|Add6~126  ))
// \iir|Add6~122  = CARRY(( \iir|delay_section2[0][2]~_Duplicate_2_q  ) + ( (!\iir|Add5~1_sumout  & ((!\iir|Equal10~0_combout ) # ((\iir|Add5~129_sumout )))) # (\iir|Add5~1_sumout  & (((\iir|Equal11~0_combout  & \iir|Add5~129_sumout )))) ) + ( \iir|Add6~126  
// ))

	.dataa(!\iir|Equal10~0_combout ),
	.datab(!\iir|Equal11~0_combout ),
	.datac(!\iir|Add5~1_sumout ),
	.datad(!\iir|delay_section2[0][2]~_Duplicate_2_q ),
	.datae(gnd),
	.dataf(!\iir|Add5~129_sumout ),
	.datag(gnd),
	.cin(\iir|Add6~126 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Add6~121_sumout ),
	.cout(\iir|Add6~122 ),
	.shareout());
// synopsys translate_off
defparam \iir|Add6~121 .extended_lut = "off";
defparam \iir|Add6~121 .lut_mask = 64'h00005F0C000000FF;
defparam \iir|Add6~121 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N39
cyclonev_lcell_comb \iir|Add6~117 (
// Equation(s):
// \iir|Add6~117_sumout  = SUM(( (!\iir|Add5~1_sumout  & ((!\iir|Equal10~0_combout ) # ((\iir|Add5~125_sumout )))) # (\iir|Add5~1_sumout  & (((\iir|Equal11~0_combout  & \iir|Add5~125_sumout )))) ) + ( \iir|delay_section2[0][3]~_Duplicate_2_q  ) + ( 
// \iir|Add6~122  ))
// \iir|Add6~118  = CARRY(( (!\iir|Add5~1_sumout  & ((!\iir|Equal10~0_combout ) # ((\iir|Add5~125_sumout )))) # (\iir|Add5~1_sumout  & (((\iir|Equal11~0_combout  & \iir|Add5~125_sumout )))) ) + ( \iir|delay_section2[0][3]~_Duplicate_2_q  ) + ( \iir|Add6~122  
// ))

	.dataa(!\iir|Equal10~0_combout ),
	.datab(!\iir|Equal11~0_combout ),
	.datac(!\iir|Add5~1_sumout ),
	.datad(!\iir|Add5~125_sumout ),
	.datae(gnd),
	.dataf(!\iir|delay_section2[0][3]~_Duplicate_2_q ),
	.datag(gnd),
	.cin(\iir|Add6~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Add6~117_sumout ),
	.cout(\iir|Add6~118 ),
	.shareout());
// synopsys translate_off
defparam \iir|Add6~117 .extended_lut = "off";
defparam \iir|Add6~117 .lut_mask = 64'h0000FF000000A0F3;
defparam \iir|Add6~117 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N42
cyclonev_lcell_comb \iir|Add6~1 (
// Equation(s):
// \iir|Add6~1_sumout  = SUM(( (!\iir|Add5~1_sumout  & ((!\iir|Equal10~0_combout ) # ((\iir|Add5~21_sumout )))) # (\iir|Add5~1_sumout  & (((\iir|Equal11~0_combout  & \iir|Add5~21_sumout )))) ) + ( \iir|delay_section2[0][4]~_Duplicate_2_q  ) + ( \iir|Add6~118 
//  ))
// \iir|Add6~2  = CARRY(( (!\iir|Add5~1_sumout  & ((!\iir|Equal10~0_combout ) # ((\iir|Add5~21_sumout )))) # (\iir|Add5~1_sumout  & (((\iir|Equal11~0_combout  & \iir|Add5~21_sumout )))) ) + ( \iir|delay_section2[0][4]~_Duplicate_2_q  ) + ( \iir|Add6~118  ))

	.dataa(!\iir|Equal10~0_combout ),
	.datab(!\iir|Equal11~0_combout ),
	.datac(!\iir|Add5~1_sumout ),
	.datad(!\iir|Add5~21_sumout ),
	.datae(gnd),
	.dataf(!\iir|delay_section2[0][4]~_Duplicate_2_q ),
	.datag(gnd),
	.cin(\iir|Add6~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Add6~1_sumout ),
	.cout(\iir|Add6~2 ),
	.shareout());
// synopsys translate_off
defparam \iir|Add6~1 .extended_lut = "off";
defparam \iir|Add6~1 .lut_mask = 64'h0000FF000000A0F3;
defparam \iir|Add6~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y5_N47
dffeas \iir|delay_section2[1][5]~_Duplicate_2 (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\iir|delay_section2[0][5]~_Duplicate_2_q ),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iir|delay_section2[1][5]~_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \iir|delay_section2[1][5]~_Duplicate_2 .is_wysiwyg = "true";
defparam \iir|delay_section2[1][5]~_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y5_N44
dffeas \iir|delay_section2[1][4]~_Duplicate_2 (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\iir|delay_section2[0][4]~_Duplicate_2_q ),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iir|delay_section2[1][4]~_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \iir|delay_section2[1][4]~_Duplicate_2 .is_wysiwyg = "true";
defparam \iir|delay_section2[1][4]~_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y5_N41
dffeas \iir|delay_section2[1][3]~_Duplicate_2 (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\iir|delay_section2[0][3]~_Duplicate_2_q ),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iir|delay_section2[1][3]~_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \iir|delay_section2[1][3]~_Duplicate_2 .is_wysiwyg = "true";
defparam \iir|delay_section2[1][3]~_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y5_N38
dffeas \iir|delay_section2[1][2]~_Duplicate_2 (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\iir|delay_section2[0][2]~_Duplicate_2_q ),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iir|delay_section2[1][2]~_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \iir|delay_section2[1][2]~_Duplicate_2 .is_wysiwyg = "true";
defparam \iir|delay_section2[1][2]~_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N15
cyclonev_lcell_comb \iir|delay_section2[1][1]~_Duplicate_2feeder (
// Equation(s):
// \iir|delay_section2[1][1]~_Duplicate_2feeder_combout  = ( \iir|delay_section2[0][1]~_Duplicate_2_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\iir|delay_section2[0][1]~_Duplicate_2_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\iir|delay_section2[1][1]~_Duplicate_2feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \iir|delay_section2[1][1]~_Duplicate_2feeder .extended_lut = "off";
defparam \iir|delay_section2[1][1]~_Duplicate_2feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \iir|delay_section2[1][1]~_Duplicate_2feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y5_N17
dffeas \iir|delay_section2[1][1]~_Duplicate_2 (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\iir|delay_section2[1][1]~_Duplicate_2feeder_combout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iir|delay_section2[1][1]~_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \iir|delay_section2[1][1]~_Duplicate_2 .is_wysiwyg = "true";
defparam \iir|delay_section2[1][1]~_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y5_N32
dffeas \iir|delay_section2[1][0]~_Duplicate_2 (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\iir|delay_section2[0][0]~_Duplicate_2_q ),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iir|delay_section2[1][0]~_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \iir|delay_section2[1][0]~_Duplicate_2 .is_wysiwyg = "true";
defparam \iir|delay_section2[1][0]~_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N30
cyclonev_lcell_comb \iir|Add7~138 (
// Equation(s):
// \iir|Add7~138_cout  = CARRY(( (!\iir|Add5~1_sumout  & (((!\iir|Equal10~0_combout ) # (\iir|Add5~141_sumout )))) # (\iir|Add5~1_sumout  & (\iir|Equal11~0_combout  & ((\iir|Add5~141_sumout )))) ) + ( \iir|delay_section2[1][0]~_Duplicate_2_q  ) + ( !VCC ))

	.dataa(!\iir|Equal11~0_combout ),
	.datab(!\iir|Add5~1_sumout ),
	.datac(!\iir|Equal10~0_combout ),
	.datad(!\iir|Add5~141_sumout ),
	.datae(gnd),
	.dataf(!\iir|delay_section2[1][0]~_Duplicate_2_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\iir|Add7~138_cout ),
	.shareout());
// synopsys translate_off
defparam \iir|Add7~138 .extended_lut = "off";
defparam \iir|Add7~138 .lut_mask = 64'h0000FF000000C0DD;
defparam \iir|Add7~138 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N33
cyclonev_lcell_comb \iir|Add7~134 (
// Equation(s):
// \iir|Add7~134_cout  = CARRY(( \iir|Add6~129_sumout  ) + ( \iir|delay_section2[1][1]~_Duplicate_2_q  ) + ( \iir|Add7~138_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\iir|delay_section2[1][1]~_Duplicate_2_q ),
	.datad(!\iir|Add6~129_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iir|Add7~138_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\iir|Add7~134_cout ),
	.shareout());
// synopsys translate_off
defparam \iir|Add7~134 .extended_lut = "off";
defparam \iir|Add7~134 .lut_mask = 64'h0000F0F0000000FF;
defparam \iir|Add7~134 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N36
cyclonev_lcell_comb \iir|Add7~130 (
// Equation(s):
// \iir|Add7~130_cout  = CARRY(( \iir|Add6~125_sumout  ) + ( \iir|delay_section2[1][2]~_Duplicate_2_q  ) + ( \iir|Add7~134_cout  ))

	.dataa(gnd),
	.datab(!\iir|Add6~125_sumout ),
	.datac(!\iir|delay_section2[1][2]~_Duplicate_2_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iir|Add7~134_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\iir|Add7~130_cout ),
	.shareout());
// synopsys translate_off
defparam \iir|Add7~130 .extended_lut = "off";
defparam \iir|Add7~130 .lut_mask = 64'h0000F0F000003333;
defparam \iir|Add7~130 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N39
cyclonev_lcell_comb \iir|Add7~126 (
// Equation(s):
// \iir|Add7~126_cout  = CARRY(( \iir|Add6~121_sumout  ) + ( \iir|delay_section2[1][3]~_Duplicate_2_q  ) + ( \iir|Add7~130_cout  ))

	.dataa(!\iir|Add6~121_sumout ),
	.datab(gnd),
	.datac(!\iir|delay_section2[1][3]~_Duplicate_2_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iir|Add7~130_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\iir|Add7~126_cout ),
	.shareout());
// synopsys translate_off
defparam \iir|Add7~126 .extended_lut = "off";
defparam \iir|Add7~126 .lut_mask = 64'h0000F0F000005555;
defparam \iir|Add7~126 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N42
cyclonev_lcell_comb \iir|Add7~122 (
// Equation(s):
// \iir|Add7~122_cout  = CARRY(( \iir|Add6~117_sumout  ) + ( \iir|delay_section2[1][4]~_Duplicate_2_q  ) + ( \iir|Add7~126_cout  ))

	.dataa(gnd),
	.datab(!\iir|delay_section2[1][4]~_Duplicate_2_q ),
	.datac(!\iir|Add6~117_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iir|Add7~126_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\iir|Add7~122_cout ),
	.shareout());
// synopsys translate_off
defparam \iir|Add7~122 .extended_lut = "off";
defparam \iir|Add7~122 .lut_mask = 64'h0000CCCC00000F0F;
defparam \iir|Add7~122 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N45
cyclonev_lcell_comb \iir|Add7~1 (
// Equation(s):
// \iir|Add7~1_sumout  = SUM(( \iir|Add6~1_sumout  ) + ( \iir|delay_section2[1][5]~_Duplicate_2_q  ) + ( \iir|Add7~122_cout  ))
// \iir|Add7~2  = CARRY(( \iir|Add6~1_sumout  ) + ( \iir|delay_section2[1][5]~_Duplicate_2_q  ) + ( \iir|Add7~122_cout  ))

	.dataa(!\iir|Add6~1_sumout ),
	.datab(gnd),
	.datac(!\iir|delay_section2[1][5]~_Duplicate_2_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iir|Add7~122_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Add7~1_sumout ),
	.cout(\iir|Add7~2 ),
	.shareout());
// synopsys translate_off
defparam \iir|Add7~1 .extended_lut = "off";
defparam \iir|Add7~1 .lut_mask = 64'h0000F0F000005555;
defparam \iir|Add7~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y1_N0
cyclonev_lcell_comb \iir|output_register[0]~feeder (
// Equation(s):
// \iir|output_register[0]~feeder_combout  = ( \iir|Add7~1_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\iir|Add7~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\iir|output_register[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \iir|output_register[0]~feeder .extended_lut = "off";
defparam \iir|output_register[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \iir|output_register[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y1_N1
dffeas \iir|output_register[0] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\iir|output_register[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iir|output_register [0]),
	.prn(vcc));
// synopsys translate_off
defparam \iir|output_register[0] .is_wysiwyg = "true";
defparam \iir|output_register[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N45
cyclonev_lcell_comb \iir|Add6~5 (
// Equation(s):
// \iir|Add6~5_sumout  = SUM(( (!\iir|Add5~1_sumout  & ((!\iir|Equal10~0_combout ) # ((\iir|Add5~25_sumout )))) # (\iir|Add5~1_sumout  & (((\iir|Equal11~0_combout  & \iir|Add5~25_sumout )))) ) + ( \iir|delay_section2[0][5]~_Duplicate_2_q  ) + ( \iir|Add6~2  
// ))
// \iir|Add6~6  = CARRY(( (!\iir|Add5~1_sumout  & ((!\iir|Equal10~0_combout ) # ((\iir|Add5~25_sumout )))) # (\iir|Add5~1_sumout  & (((\iir|Equal11~0_combout  & \iir|Add5~25_sumout )))) ) + ( \iir|delay_section2[0][5]~_Duplicate_2_q  ) + ( \iir|Add6~2  ))

	.dataa(!\iir|Equal10~0_combout ),
	.datab(!\iir|Equal11~0_combout ),
	.datac(!\iir|Add5~1_sumout ),
	.datad(!\iir|Add5~25_sumout ),
	.datae(gnd),
	.dataf(!\iir|delay_section2[0][5]~_Duplicate_2_q ),
	.datag(gnd),
	.cin(\iir|Add6~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Add6~5_sumout ),
	.cout(\iir|Add6~6 ),
	.shareout());
// synopsys translate_off
defparam \iir|Add6~5 .extended_lut = "off";
defparam \iir|Add6~5 .lut_mask = 64'h0000FF000000A0F3;
defparam \iir|Add6~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y5_N53
dffeas \iir|delay_section2[1][6]~_Duplicate_2 (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\iir|delay_section2[0][6]~_Duplicate_2_q ),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iir|delay_section2[1][6]~_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \iir|delay_section2[1][6]~_Duplicate_2 .is_wysiwyg = "true";
defparam \iir|delay_section2[1][6]~_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N48
cyclonev_lcell_comb \iir|Add7~5 (
// Equation(s):
// \iir|Add7~5_sumout  = SUM(( \iir|Add6~5_sumout  ) + ( \iir|delay_section2[1][6]~_Duplicate_2_q  ) + ( \iir|Add7~2  ))
// \iir|Add7~6  = CARRY(( \iir|Add6~5_sumout  ) + ( \iir|delay_section2[1][6]~_Duplicate_2_q  ) + ( \iir|Add7~2  ))

	.dataa(gnd),
	.datab(!\iir|Add6~5_sumout ),
	.datac(!\iir|delay_section2[1][6]~_Duplicate_2_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iir|Add7~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Add7~5_sumout ),
	.cout(\iir|Add7~6 ),
	.shareout());
// synopsys translate_off
defparam \iir|Add7~5 .extended_lut = "off";
defparam \iir|Add7~5 .lut_mask = 64'h0000F0F000003333;
defparam \iir|Add7~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y5_N49
dffeas \iir|output_register[1] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\iir|Add7~5_sumout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iir|output_register [1]),
	.prn(vcc));
// synopsys translate_off
defparam \iir|output_register[1] .is_wysiwyg = "true";
defparam \iir|output_register[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y5_N40
dffeas \iir|delay_section2[1][7]~_Duplicate_2 (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\iir|delay_section2[0][7]~_Duplicate_2_q ),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iir|delay_section2[1][7]~_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \iir|delay_section2[1][7]~_Duplicate_2 .is_wysiwyg = "true";
defparam \iir|delay_section2[1][7]~_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N48
cyclonev_lcell_comb \iir|Add6~9 (
// Equation(s):
// \iir|Add6~9_sumout  = SUM(( (!\iir|Add5~1_sumout  & ((!\iir|Equal10~0_combout ) # ((\iir|Add5~29_sumout )))) # (\iir|Add5~1_sumout  & (((\iir|Equal11~0_combout  & \iir|Add5~29_sumout )))) ) + ( \iir|delay_section2[0][6]~_Duplicate_2_q  ) + ( \iir|Add6~6  
// ))
// \iir|Add6~10  = CARRY(( (!\iir|Add5~1_sumout  & ((!\iir|Equal10~0_combout ) # ((\iir|Add5~29_sumout )))) # (\iir|Add5~1_sumout  & (((\iir|Equal11~0_combout  & \iir|Add5~29_sumout )))) ) + ( \iir|delay_section2[0][6]~_Duplicate_2_q  ) + ( \iir|Add6~6  ))

	.dataa(!\iir|Equal10~0_combout ),
	.datab(!\iir|Equal11~0_combout ),
	.datac(!\iir|Add5~1_sumout ),
	.datad(!\iir|Add5~29_sumout ),
	.datae(gnd),
	.dataf(!\iir|delay_section2[0][6]~_Duplicate_2_q ),
	.datag(gnd),
	.cin(\iir|Add6~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Add6~9_sumout ),
	.cout(\iir|Add6~10 ),
	.shareout());
// synopsys translate_off
defparam \iir|Add6~9 .extended_lut = "off";
defparam \iir|Add6~9 .lut_mask = 64'h0000FF000000A0F3;
defparam \iir|Add6~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N51
cyclonev_lcell_comb \iir|Add7~9 (
// Equation(s):
// \iir|Add7~9_sumout  = SUM(( \iir|Add6~9_sumout  ) + ( \iir|delay_section2[1][7]~_Duplicate_2_q  ) + ( \iir|Add7~6  ))
// \iir|Add7~10  = CARRY(( \iir|Add6~9_sumout  ) + ( \iir|delay_section2[1][7]~_Duplicate_2_q  ) + ( \iir|Add7~6  ))

	.dataa(!\iir|delay_section2[1][7]~_Duplicate_2_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\iir|Add6~9_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iir|Add7~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Add7~9_sumout ),
	.cout(\iir|Add7~10 ),
	.shareout());
// synopsys translate_off
defparam \iir|Add7~9 .extended_lut = "off";
defparam \iir|Add7~9 .lut_mask = 64'h0000AAAA000000FF;
defparam \iir|Add7~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y4_N15
cyclonev_lcell_comb \iir|output_register[2]~feeder (
// Equation(s):
// \iir|output_register[2]~feeder_combout  = ( \iir|Add7~9_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\iir|Add7~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\iir|output_register[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \iir|output_register[2]~feeder .extended_lut = "off";
defparam \iir|output_register[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \iir|output_register[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y4_N16
dffeas \iir|output_register[2] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\iir|output_register[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iir|output_register [2]),
	.prn(vcc));
// synopsys translate_off
defparam \iir|output_register[2] .is_wysiwyg = "true";
defparam \iir|output_register[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N51
cyclonev_lcell_comb \iir|Add6~13 (
// Equation(s):
// \iir|Add6~13_sumout  = SUM(( \iir|delay_section2[0][7]~_Duplicate_2_q  ) + ( (!\iir|Add5~1_sumout  & ((!\iir|Equal10~0_combout ) # ((\iir|Add5~33_sumout )))) # (\iir|Add5~1_sumout  & (((\iir|Equal11~0_combout  & \iir|Add5~33_sumout )))) ) + ( \iir|Add6~10 
//  ))
// \iir|Add6~14  = CARRY(( \iir|delay_section2[0][7]~_Duplicate_2_q  ) + ( (!\iir|Add5~1_sumout  & ((!\iir|Equal10~0_combout ) # ((\iir|Add5~33_sumout )))) # (\iir|Add5~1_sumout  & (((\iir|Equal11~0_combout  & \iir|Add5~33_sumout )))) ) + ( \iir|Add6~10  ))

	.dataa(!\iir|Equal10~0_combout ),
	.datab(!\iir|Equal11~0_combout ),
	.datac(!\iir|Add5~1_sumout ),
	.datad(!\iir|delay_section2[0][7]~_Duplicate_2_q ),
	.datae(gnd),
	.dataf(!\iir|Add5~33_sumout ),
	.datag(gnd),
	.cin(\iir|Add6~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Add6~13_sumout ),
	.cout(\iir|Add6~14 ),
	.shareout());
// synopsys translate_off
defparam \iir|Add6~13 .extended_lut = "off";
defparam \iir|Add6~13 .lut_mask = 64'h00005F0C000000FF;
defparam \iir|Add6~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y5_N56
dffeas \iir|delay_section2[1][8]~_Duplicate_2 (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\iir|delay_section2[0][8]~_Duplicate_2_q ),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iir|delay_section2[1][8]~_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \iir|delay_section2[1][8]~_Duplicate_2 .is_wysiwyg = "true";
defparam \iir|delay_section2[1][8]~_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N54
cyclonev_lcell_comb \iir|Add7~13 (
// Equation(s):
// \iir|Add7~13_sumout  = SUM(( \iir|Add6~13_sumout  ) + ( \iir|delay_section2[1][8]~_Duplicate_2_q  ) + ( \iir|Add7~10  ))
// \iir|Add7~14  = CARRY(( \iir|Add6~13_sumout  ) + ( \iir|delay_section2[1][8]~_Duplicate_2_q  ) + ( \iir|Add7~10  ))

	.dataa(gnd),
	.datab(!\iir|Add6~13_sumout ),
	.datac(!\iir|delay_section2[1][8]~_Duplicate_2_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iir|Add7~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Add7~13_sumout ),
	.cout(\iir|Add7~14 ),
	.shareout());
// synopsys translate_off
defparam \iir|Add7~13 .extended_lut = "off";
defparam \iir|Add7~13 .lut_mask = 64'h0000F0F000003333;
defparam \iir|Add7~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y3_N36
cyclonev_lcell_comb \iir|output_register[3]~feeder (
// Equation(s):
// \iir|output_register[3]~feeder_combout  = ( \iir|Add7~13_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\iir|Add7~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\iir|output_register[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \iir|output_register[3]~feeder .extended_lut = "off";
defparam \iir|output_register[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \iir|output_register[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y3_N37
dffeas \iir|output_register[3] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\iir|output_register[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iir|output_register [3]),
	.prn(vcc));
// synopsys translate_off
defparam \iir|output_register[3] .is_wysiwyg = "true";
defparam \iir|output_register[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N54
cyclonev_lcell_comb \iir|Add6~17 (
// Equation(s):
// \iir|Add6~17_sumout  = SUM(( \iir|delay_section2[0][8]~_Duplicate_2_q  ) + ( (!\iir|Add5~1_sumout  & ((!\iir|Equal10~0_combout ) # ((\iir|Add5~37_sumout )))) # (\iir|Add5~1_sumout  & (((\iir|Equal11~0_combout  & \iir|Add5~37_sumout )))) ) + ( \iir|Add6~14 
//  ))
// \iir|Add6~18  = CARRY(( \iir|delay_section2[0][8]~_Duplicate_2_q  ) + ( (!\iir|Add5~1_sumout  & ((!\iir|Equal10~0_combout ) # ((\iir|Add5~37_sumout )))) # (\iir|Add5~1_sumout  & (((\iir|Equal11~0_combout  & \iir|Add5~37_sumout )))) ) + ( \iir|Add6~14  ))

	.dataa(!\iir|Equal10~0_combout ),
	.datab(!\iir|Equal11~0_combout ),
	.datac(!\iir|Add5~1_sumout ),
	.datad(!\iir|delay_section2[0][8]~_Duplicate_2_q ),
	.datae(gnd),
	.dataf(!\iir|Add5~37_sumout ),
	.datag(gnd),
	.cin(\iir|Add6~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Add6~17_sumout ),
	.cout(\iir|Add6~18 ),
	.shareout());
// synopsys translate_off
defparam \iir|Add6~17 .extended_lut = "off";
defparam \iir|Add6~17 .lut_mask = 64'h00005F0C000000FF;
defparam \iir|Add6~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y5_N59
dffeas \iir|delay_section2[1][9]~_Duplicate_2 (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\iir|delay_section2[0][9]~_Duplicate_2_q ),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iir|delay_section2[1][9]~_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \iir|delay_section2[1][9]~_Duplicate_2 .is_wysiwyg = "true";
defparam \iir|delay_section2[1][9]~_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N57
cyclonev_lcell_comb \iir|Add7~17 (
// Equation(s):
// \iir|Add7~17_sumout  = SUM(( \iir|Add6~17_sumout  ) + ( \iir|delay_section2[1][9]~_Duplicate_2_q  ) + ( \iir|Add7~14  ))
// \iir|Add7~18  = CARRY(( \iir|Add6~17_sumout  ) + ( \iir|delay_section2[1][9]~_Duplicate_2_q  ) + ( \iir|Add7~14  ))

	.dataa(!\iir|Add6~17_sumout ),
	.datab(gnd),
	.datac(!\iir|delay_section2[1][9]~_Duplicate_2_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iir|Add7~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Add7~17_sumout ),
	.cout(\iir|Add7~18 ),
	.shareout());
// synopsys translate_off
defparam \iir|Add7~17 .extended_lut = "off";
defparam \iir|Add7~17 .lut_mask = 64'h0000F0F000005555;
defparam \iir|Add7~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y2_N40
dffeas \iir|output_register[4] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\iir|Add7~17_sumout ),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iir|output_register [4]),
	.prn(vcc));
// synopsys translate_off
defparam \iir|output_register[4] .is_wysiwyg = "true";
defparam \iir|output_register[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N57
cyclonev_lcell_comb \iir|Add6~21 (
// Equation(s):
// \iir|Add6~21_sumout  = SUM(( \iir|delay_section2[0][9]~_Duplicate_2_q  ) + ( (!\iir|Add5~1_sumout  & ((!\iir|Equal10~0_combout ) # ((\iir|Add5~41_sumout )))) # (\iir|Add5~1_sumout  & (((\iir|Equal11~0_combout  & \iir|Add5~41_sumout )))) ) + ( \iir|Add6~18 
//  ))
// \iir|Add6~22  = CARRY(( \iir|delay_section2[0][9]~_Duplicate_2_q  ) + ( (!\iir|Add5~1_sumout  & ((!\iir|Equal10~0_combout ) # ((\iir|Add5~41_sumout )))) # (\iir|Add5~1_sumout  & (((\iir|Equal11~0_combout  & \iir|Add5~41_sumout )))) ) + ( \iir|Add6~18  ))

	.dataa(!\iir|Equal10~0_combout ),
	.datab(!\iir|Equal11~0_combout ),
	.datac(!\iir|Add5~1_sumout ),
	.datad(!\iir|delay_section2[0][9]~_Duplicate_2_q ),
	.datae(gnd),
	.dataf(!\iir|Add5~41_sumout ),
	.datag(gnd),
	.cin(\iir|Add6~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Add6~21_sumout ),
	.cout(\iir|Add6~22 ),
	.shareout());
// synopsys translate_off
defparam \iir|Add6~21 .extended_lut = "off";
defparam \iir|Add6~21 .lut_mask = 64'h00005F0C000000FF;
defparam \iir|Add6~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y6_N0
cyclonev_lcell_comb \iir|delay_section2[1][10]~_Duplicate_2feeder (
// Equation(s):
// \iir|delay_section2[1][10]~_Duplicate_2feeder_combout  = ( \iir|delay_section2[0][10]~_Duplicate_2_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\iir|delay_section2[0][10]~_Duplicate_2_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\iir|delay_section2[1][10]~_Duplicate_2feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \iir|delay_section2[1][10]~_Duplicate_2feeder .extended_lut = "off";
defparam \iir|delay_section2[1][10]~_Duplicate_2feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \iir|delay_section2[1][10]~_Duplicate_2feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y6_N2
dffeas \iir|delay_section2[1][10]~_Duplicate_2 (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\iir|delay_section2[1][10]~_Duplicate_2feeder_combout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iir|delay_section2[1][10]~_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \iir|delay_section2[1][10]~_Duplicate_2 .is_wysiwyg = "true";
defparam \iir|delay_section2[1][10]~_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N0
cyclonev_lcell_comb \iir|Add7~21 (
// Equation(s):
// \iir|Add7~21_sumout  = SUM(( \iir|Add6~21_sumout  ) + ( \iir|delay_section2[1][10]~_Duplicate_2_q  ) + ( \iir|Add7~18  ))
// \iir|Add7~22  = CARRY(( \iir|Add6~21_sumout  ) + ( \iir|delay_section2[1][10]~_Duplicate_2_q  ) + ( \iir|Add7~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\iir|Add6~21_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\iir|delay_section2[1][10]~_Duplicate_2_q ),
	.datag(gnd),
	.cin(\iir|Add7~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Add7~21_sumout ),
	.cout(\iir|Add7~22 ),
	.shareout());
// synopsys translate_off
defparam \iir|Add7~21 .extended_lut = "off";
defparam \iir|Add7~21 .lut_mask = 64'h0000FF0000000F0F;
defparam \iir|Add7~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y4_N1
dffeas \iir|output_register[5] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\iir|Add7~21_sumout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iir|output_register [5]),
	.prn(vcc));
// synopsys translate_off
defparam \iir|output_register[5] .is_wysiwyg = "true";
defparam \iir|output_register[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N30
cyclonev_lcell_comb \iir|Add6~25 (
// Equation(s):
// \iir|Add6~25_sumout  = SUM(( (!\iir|Add5~1_sumout  & (((!\iir|Equal10~0_combout ) # (\iir|Add5~45_sumout )))) # (\iir|Add5~1_sumout  & (\iir|Equal11~0_combout  & ((\iir|Add5~45_sumout )))) ) + ( \iir|delay_section2[0][10]~_Duplicate_2_q  ) + ( 
// \iir|Add6~22  ))
// \iir|Add6~26  = CARRY(( (!\iir|Add5~1_sumout  & (((!\iir|Equal10~0_combout ) # (\iir|Add5~45_sumout )))) # (\iir|Add5~1_sumout  & (\iir|Equal11~0_combout  & ((\iir|Add5~45_sumout )))) ) + ( \iir|delay_section2[0][10]~_Duplicate_2_q  ) + ( \iir|Add6~22  ))

	.dataa(!\iir|Equal11~0_combout ),
	.datab(!\iir|Add5~1_sumout ),
	.datac(!\iir|Equal10~0_combout ),
	.datad(!\iir|Add5~45_sumout ),
	.datae(gnd),
	.dataf(!\iir|delay_section2[0][10]~_Duplicate_2_q ),
	.datag(gnd),
	.cin(\iir|Add6~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Add6~25_sumout ),
	.cout(\iir|Add6~26 ),
	.shareout());
// synopsys translate_off
defparam \iir|Add6~25 .extended_lut = "off";
defparam \iir|Add6~25 .lut_mask = 64'h0000FF000000C0DD;
defparam \iir|Add6~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y4_N37
dffeas \iir|delay_section2[1][11]~_Duplicate_2 (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\iir|delay_section2[0][11]~_Duplicate_2_q ),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iir|delay_section2[1][11]~_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \iir|delay_section2[1][11]~_Duplicate_2 .is_wysiwyg = "true";
defparam \iir|delay_section2[1][11]~_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N3
cyclonev_lcell_comb \iir|Add7~25 (
// Equation(s):
// \iir|Add7~25_sumout  = SUM(( \iir|Add6~25_sumout  ) + ( \iir|delay_section2[1][11]~_Duplicate_2_q  ) + ( \iir|Add7~22  ))
// \iir|Add7~26  = CARRY(( \iir|Add6~25_sumout  ) + ( \iir|delay_section2[1][11]~_Duplicate_2_q  ) + ( \iir|Add7~22  ))

	.dataa(gnd),
	.datab(!\iir|Add6~25_sumout ),
	.datac(!\iir|delay_section2[1][11]~_Duplicate_2_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iir|Add7~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Add7~25_sumout ),
	.cout(\iir|Add7~26 ),
	.shareout());
// synopsys translate_off
defparam \iir|Add7~25 .extended_lut = "off";
defparam \iir|Add7~25 .lut_mask = 64'h0000F0F000003333;
defparam \iir|Add7~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y4_N4
dffeas \iir|output_register[6] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\iir|Add7~25_sumout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iir|output_register [6]),
	.prn(vcc));
// synopsys translate_off
defparam \iir|output_register[6] .is_wysiwyg = "true";
defparam \iir|output_register[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y5_N48
cyclonev_lcell_comb \iir|delay_section2[1][12]~_Duplicate_2feeder (
// Equation(s):
// \iir|delay_section2[1][12]~_Duplicate_2feeder_combout  = ( \iir|delay_section2[0][12]~_Duplicate_2_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\iir|delay_section2[0][12]~_Duplicate_2_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\iir|delay_section2[1][12]~_Duplicate_2feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \iir|delay_section2[1][12]~_Duplicate_2feeder .extended_lut = "off";
defparam \iir|delay_section2[1][12]~_Duplicate_2feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \iir|delay_section2[1][12]~_Duplicate_2feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y5_N49
dffeas \iir|delay_section2[1][12]~_Duplicate_2 (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\iir|delay_section2[1][12]~_Duplicate_2feeder_combout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iir|delay_section2[1][12]~_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \iir|delay_section2[1][12]~_Duplicate_2 .is_wysiwyg = "true";
defparam \iir|delay_section2[1][12]~_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N33
cyclonev_lcell_comb \iir|Add6~29 (
// Equation(s):
// \iir|Add6~29_sumout  = SUM(( (!\iir|Add5~1_sumout  & (((!\iir|Equal10~0_combout ) # (\iir|Add5~49_sumout )))) # (\iir|Add5~1_sumout  & (\iir|Equal11~0_combout  & ((\iir|Add5~49_sumout )))) ) + ( \iir|delay_section2[0][11]~_Duplicate_2_q  ) + ( 
// \iir|Add6~26  ))
// \iir|Add6~30  = CARRY(( (!\iir|Add5~1_sumout  & (((!\iir|Equal10~0_combout ) # (\iir|Add5~49_sumout )))) # (\iir|Add5~1_sumout  & (\iir|Equal11~0_combout  & ((\iir|Add5~49_sumout )))) ) + ( \iir|delay_section2[0][11]~_Duplicate_2_q  ) + ( \iir|Add6~26  ))

	.dataa(!\iir|Equal11~0_combout ),
	.datab(!\iir|Add5~1_sumout ),
	.datac(!\iir|Equal10~0_combout ),
	.datad(!\iir|Add5~49_sumout ),
	.datae(gnd),
	.dataf(!\iir|delay_section2[0][11]~_Duplicate_2_q ),
	.datag(gnd),
	.cin(\iir|Add6~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Add6~29_sumout ),
	.cout(\iir|Add6~30 ),
	.shareout());
// synopsys translate_off
defparam \iir|Add6~29 .extended_lut = "off";
defparam \iir|Add6~29 .lut_mask = 64'h0000FF000000C0DD;
defparam \iir|Add6~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N6
cyclonev_lcell_comb \iir|Add7~29 (
// Equation(s):
// \iir|Add7~29_sumout  = SUM(( \iir|Add6~29_sumout  ) + ( \iir|delay_section2[1][12]~_Duplicate_2_q  ) + ( \iir|Add7~26  ))
// \iir|Add7~30  = CARRY(( \iir|Add6~29_sumout  ) + ( \iir|delay_section2[1][12]~_Duplicate_2_q  ) + ( \iir|Add7~26  ))

	.dataa(gnd),
	.datab(!\iir|delay_section2[1][12]~_Duplicate_2_q ),
	.datac(!\iir|Add6~29_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iir|Add7~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Add7~29_sumout ),
	.cout(\iir|Add7~30 ),
	.shareout());
// synopsys translate_off
defparam \iir|Add7~29 .extended_lut = "off";
defparam \iir|Add7~29 .lut_mask = 64'h0000CCCC00000F0F;
defparam \iir|Add7~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y4_N7
dffeas \iir|output_register[7] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\iir|Add7~29_sumout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iir|output_register [7]),
	.prn(vcc));
// synopsys translate_off
defparam \iir|output_register[7] .is_wysiwyg = "true";
defparam \iir|output_register[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y6_N2
dffeas \iir|delay_section2[1][13]~_Duplicate_2 (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\iir|delay_section2[0][13]~_Duplicate_2_q ),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iir|delay_section2[1][13]~_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \iir|delay_section2[1][13]~_Duplicate_2 .is_wysiwyg = "true";
defparam \iir|delay_section2[1][13]~_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N36
cyclonev_lcell_comb \iir|Add6~33 (
// Equation(s):
// \iir|Add6~33_sumout  = SUM(( \iir|delay_section2[0][12]~_Duplicate_2_q  ) + ( (!\iir|Add5~1_sumout  & (((!\iir|Equal10~0_combout ) # (\iir|Add5~53_sumout )))) # (\iir|Add5~1_sumout  & (\iir|Equal11~0_combout  & ((\iir|Add5~53_sumout )))) ) + ( 
// \iir|Add6~30  ))
// \iir|Add6~34  = CARRY(( \iir|delay_section2[0][12]~_Duplicate_2_q  ) + ( (!\iir|Add5~1_sumout  & (((!\iir|Equal10~0_combout ) # (\iir|Add5~53_sumout )))) # (\iir|Add5~1_sumout  & (\iir|Equal11~0_combout  & ((\iir|Add5~53_sumout )))) ) + ( \iir|Add6~30  ))

	.dataa(!\iir|Equal11~0_combout ),
	.datab(!\iir|Add5~1_sumout ),
	.datac(!\iir|Equal10~0_combout ),
	.datad(!\iir|delay_section2[0][12]~_Duplicate_2_q ),
	.datae(gnd),
	.dataf(!\iir|Add5~53_sumout ),
	.datag(gnd),
	.cin(\iir|Add6~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Add6~33_sumout ),
	.cout(\iir|Add6~34 ),
	.shareout());
// synopsys translate_off
defparam \iir|Add6~33 .extended_lut = "off";
defparam \iir|Add6~33 .lut_mask = 64'h00003F22000000FF;
defparam \iir|Add6~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N9
cyclonev_lcell_comb \iir|Add7~33 (
// Equation(s):
// \iir|Add7~33_sumout  = SUM(( \iir|Add6~33_sumout  ) + ( \iir|delay_section2[1][13]~_Duplicate_2_q  ) + ( \iir|Add7~30  ))
// \iir|Add7~34  = CARRY(( \iir|Add6~33_sumout  ) + ( \iir|delay_section2[1][13]~_Duplicate_2_q  ) + ( \iir|Add7~30  ))

	.dataa(!\iir|delay_section2[1][13]~_Duplicate_2_q ),
	.datab(gnd),
	.datac(!\iir|Add6~33_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iir|Add7~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Add7~33_sumout ),
	.cout(\iir|Add7~34 ),
	.shareout());
// synopsys translate_off
defparam \iir|Add7~33 .extended_lut = "off";
defparam \iir|Add7~33 .lut_mask = 64'h0000AAAA00000F0F;
defparam \iir|Add7~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y4_N10
dffeas \iir|output_register[8] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\iir|Add7~33_sumout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iir|output_register [8]),
	.prn(vcc));
// synopsys translate_off
defparam \iir|output_register[8] .is_wysiwyg = "true";
defparam \iir|output_register[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y4_N23
dffeas \iir|delay_section2[1][14]~_Duplicate_2 (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\iir|delay_section2[0][14]~_Duplicate_2_q ),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iir|delay_section2[1][14]~_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \iir|delay_section2[1][14]~_Duplicate_2 .is_wysiwyg = "true";
defparam \iir|delay_section2[1][14]~_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N39
cyclonev_lcell_comb \iir|Add6~37 (
// Equation(s):
// \iir|Add6~37_sumout  = SUM(( (!\iir|Add5~1_sumout  & (((!\iir|Equal10~0_combout ) # (\iir|Add5~57_sumout )))) # (\iir|Add5~1_sumout  & (\iir|Equal11~0_combout  & ((\iir|Add5~57_sumout )))) ) + ( \iir|delay_section2[0][13]~_Duplicate_2_q  ) + ( 
// \iir|Add6~34  ))
// \iir|Add6~38  = CARRY(( (!\iir|Add5~1_sumout  & (((!\iir|Equal10~0_combout ) # (\iir|Add5~57_sumout )))) # (\iir|Add5~1_sumout  & (\iir|Equal11~0_combout  & ((\iir|Add5~57_sumout )))) ) + ( \iir|delay_section2[0][13]~_Duplicate_2_q  ) + ( \iir|Add6~34  ))

	.dataa(!\iir|Equal11~0_combout ),
	.datab(!\iir|Add5~1_sumout ),
	.datac(!\iir|Equal10~0_combout ),
	.datad(!\iir|Add5~57_sumout ),
	.datae(gnd),
	.dataf(!\iir|delay_section2[0][13]~_Duplicate_2_q ),
	.datag(gnd),
	.cin(\iir|Add6~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Add6~37_sumout ),
	.cout(\iir|Add6~38 ),
	.shareout());
// synopsys translate_off
defparam \iir|Add6~37 .extended_lut = "off";
defparam \iir|Add6~37 .lut_mask = 64'h0000FF000000C0DD;
defparam \iir|Add6~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N12
cyclonev_lcell_comb \iir|Add7~37 (
// Equation(s):
// \iir|Add7~37_sumout  = SUM(( \iir|Add6~37_sumout  ) + ( \iir|delay_section2[1][14]~_Duplicate_2_q  ) + ( \iir|Add7~34  ))
// \iir|Add7~38  = CARRY(( \iir|Add6~37_sumout  ) + ( \iir|delay_section2[1][14]~_Duplicate_2_q  ) + ( \iir|Add7~34  ))

	.dataa(!\iir|delay_section2[1][14]~_Duplicate_2_q ),
	.datab(gnd),
	.datac(!\iir|Add6~37_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iir|Add7~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Add7~37_sumout ),
	.cout(\iir|Add7~38 ),
	.shareout());
// synopsys translate_off
defparam \iir|Add7~37 .extended_lut = "off";
defparam \iir|Add7~37 .lut_mask = 64'h0000AAAA00000F0F;
defparam \iir|Add7~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y4_N13
dffeas \iir|output_register[9] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\iir|Add7~37_sumout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iir|output_register [9]),
	.prn(vcc));
// synopsys translate_off
defparam \iir|output_register[9] .is_wysiwyg = "true";
defparam \iir|output_register[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y4_N42
cyclonev_lcell_comb \iir|delay_section2[1][15]~_Duplicate_2feeder (
// Equation(s):
// \iir|delay_section2[1][15]~_Duplicate_2feeder_combout  = ( \iir|delay_section2[0][15]~_Duplicate_2_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\iir|delay_section2[0][15]~_Duplicate_2_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\iir|delay_section2[1][15]~_Duplicate_2feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \iir|delay_section2[1][15]~_Duplicate_2feeder .extended_lut = "off";
defparam \iir|delay_section2[1][15]~_Duplicate_2feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \iir|delay_section2[1][15]~_Duplicate_2feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y4_N44
dffeas \iir|delay_section2[1][15]~_Duplicate_2 (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\iir|delay_section2[1][15]~_Duplicate_2feeder_combout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iir|delay_section2[1][15]~_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \iir|delay_section2[1][15]~_Duplicate_2 .is_wysiwyg = "true";
defparam \iir|delay_section2[1][15]~_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N42
cyclonev_lcell_comb \iir|Add6~41 (
// Equation(s):
// \iir|Add6~41_sumout  = SUM(( \iir|delay_section2[0][14]~_Duplicate_2_q  ) + ( (!\iir|Add5~1_sumout  & (((!\iir|Equal10~0_combout ) # (\iir|Add5~61_sumout )))) # (\iir|Add5~1_sumout  & (\iir|Equal11~0_combout  & ((\iir|Add5~61_sumout )))) ) + ( 
// \iir|Add6~38  ))
// \iir|Add6~42  = CARRY(( \iir|delay_section2[0][14]~_Duplicate_2_q  ) + ( (!\iir|Add5~1_sumout  & (((!\iir|Equal10~0_combout ) # (\iir|Add5~61_sumout )))) # (\iir|Add5~1_sumout  & (\iir|Equal11~0_combout  & ((\iir|Add5~61_sumout )))) ) + ( \iir|Add6~38  ))

	.dataa(!\iir|Equal11~0_combout ),
	.datab(!\iir|Add5~1_sumout ),
	.datac(!\iir|Equal10~0_combout ),
	.datad(!\iir|delay_section2[0][14]~_Duplicate_2_q ),
	.datae(gnd),
	.dataf(!\iir|Add5~61_sumout ),
	.datag(gnd),
	.cin(\iir|Add6~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Add6~41_sumout ),
	.cout(\iir|Add6~42 ),
	.shareout());
// synopsys translate_off
defparam \iir|Add6~41 .extended_lut = "off";
defparam \iir|Add6~41 .lut_mask = 64'h00003F22000000FF;
defparam \iir|Add6~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N15
cyclonev_lcell_comb \iir|Add7~41 (
// Equation(s):
// \iir|Add7~41_sumout  = SUM(( \iir|Add6~41_sumout  ) + ( \iir|delay_section2[1][15]~_Duplicate_2_q  ) + ( \iir|Add7~38  ))
// \iir|Add7~42  = CARRY(( \iir|Add6~41_sumout  ) + ( \iir|delay_section2[1][15]~_Duplicate_2_q  ) + ( \iir|Add7~38  ))

	.dataa(gnd),
	.datab(!\iir|delay_section2[1][15]~_Duplicate_2_q ),
	.datac(!\iir|Add6~41_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iir|Add7~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Add7~41_sumout ),
	.cout(\iir|Add7~42 ),
	.shareout());
// synopsys translate_off
defparam \iir|Add7~41 .extended_lut = "off";
defparam \iir|Add7~41 .lut_mask = 64'h0000CCCC00000F0F;
defparam \iir|Add7~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y4_N16
dffeas \iir|output_register[10] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\iir|Add7~41_sumout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iir|output_register [10]),
	.prn(vcc));
// synopsys translate_off
defparam \iir|output_register[10] .is_wysiwyg = "true";
defparam \iir|output_register[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y6_N43
dffeas \iir|delay_section2[1][16]~_Duplicate_2 (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\iir|delay_section2[0][16]~_Duplicate_2_q ),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iir|delay_section2[1][16]~_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \iir|delay_section2[1][16]~_Duplicate_2 .is_wysiwyg = "true";
defparam \iir|delay_section2[1][16]~_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N45
cyclonev_lcell_comb \iir|Add6~45 (
// Equation(s):
// \iir|Add6~45_sumout  = SUM(( \iir|delay_section2[0][15]~_Duplicate_2_q  ) + ( (!\iir|Add5~1_sumout  & (((!\iir|Equal10~0_combout ) # (\iir|Add5~65_sumout )))) # (\iir|Add5~1_sumout  & (\iir|Equal11~0_combout  & ((\iir|Add5~65_sumout )))) ) + ( 
// \iir|Add6~42  ))
// \iir|Add6~46  = CARRY(( \iir|delay_section2[0][15]~_Duplicate_2_q  ) + ( (!\iir|Add5~1_sumout  & (((!\iir|Equal10~0_combout ) # (\iir|Add5~65_sumout )))) # (\iir|Add5~1_sumout  & (\iir|Equal11~0_combout  & ((\iir|Add5~65_sumout )))) ) + ( \iir|Add6~42  ))

	.dataa(!\iir|Equal11~0_combout ),
	.datab(!\iir|Add5~1_sumout ),
	.datac(!\iir|Equal10~0_combout ),
	.datad(!\iir|delay_section2[0][15]~_Duplicate_2_q ),
	.datae(gnd),
	.dataf(!\iir|Add5~65_sumout ),
	.datag(gnd),
	.cin(\iir|Add6~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Add6~45_sumout ),
	.cout(\iir|Add6~46 ),
	.shareout());
// synopsys translate_off
defparam \iir|Add6~45 .extended_lut = "off";
defparam \iir|Add6~45 .lut_mask = 64'h00003F22000000FF;
defparam \iir|Add6~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N18
cyclonev_lcell_comb \iir|Add7~45 (
// Equation(s):
// \iir|Add7~45_sumout  = SUM(( \iir|Add6~45_sumout  ) + ( \iir|delay_section2[1][16]~_Duplicate_2_q  ) + ( \iir|Add7~42  ))
// \iir|Add7~46  = CARRY(( \iir|Add6~45_sumout  ) + ( \iir|delay_section2[1][16]~_Duplicate_2_q  ) + ( \iir|Add7~42  ))

	.dataa(!\iir|delay_section2[1][16]~_Duplicate_2_q ),
	.datab(gnd),
	.datac(!\iir|Add6~45_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iir|Add7~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Add7~45_sumout ),
	.cout(\iir|Add7~46 ),
	.shareout());
// synopsys translate_off
defparam \iir|Add7~45 .extended_lut = "off";
defparam \iir|Add7~45 .lut_mask = 64'h0000AAAA00000F0F;
defparam \iir|Add7~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y4_N19
dffeas \iir|output_register[11] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\iir|Add7~45_sumout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iir|output_register [11]),
	.prn(vcc));
// synopsys translate_off
defparam \iir|output_register[11] .is_wysiwyg = "true";
defparam \iir|output_register[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N27
cyclonev_lcell_comb \iir|delay_section2[1][17]~_Duplicate_2feeder (
// Equation(s):
// \iir|delay_section2[1][17]~_Duplicate_2feeder_combout  = ( \iir|delay_section2[0][17]~_Duplicate_2_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\iir|delay_section2[0][17]~_Duplicate_2_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\iir|delay_section2[1][17]~_Duplicate_2feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \iir|delay_section2[1][17]~_Duplicate_2feeder .extended_lut = "off";
defparam \iir|delay_section2[1][17]~_Duplicate_2feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \iir|delay_section2[1][17]~_Duplicate_2feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y4_N28
dffeas \iir|delay_section2[1][17]~_Duplicate_2 (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\iir|delay_section2[1][17]~_Duplicate_2feeder_combout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iir|delay_section2[1][17]~_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \iir|delay_section2[1][17]~_Duplicate_2 .is_wysiwyg = "true";
defparam \iir|delay_section2[1][17]~_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N48
cyclonev_lcell_comb \iir|Add6~49 (
// Equation(s):
// \iir|Add6~49_sumout  = SUM(( \iir|delay_section2[0][16]~_Duplicate_2_q  ) + ( (!\iir|Add5~1_sumout  & (((!\iir|Equal10~0_combout ) # (\iir|Add5~69_sumout )))) # (\iir|Add5~1_sumout  & (\iir|Equal11~0_combout  & ((\iir|Add5~69_sumout )))) ) + ( 
// \iir|Add6~46  ))
// \iir|Add6~50  = CARRY(( \iir|delay_section2[0][16]~_Duplicate_2_q  ) + ( (!\iir|Add5~1_sumout  & (((!\iir|Equal10~0_combout ) # (\iir|Add5~69_sumout )))) # (\iir|Add5~1_sumout  & (\iir|Equal11~0_combout  & ((\iir|Add5~69_sumout )))) ) + ( \iir|Add6~46  ))

	.dataa(!\iir|Equal11~0_combout ),
	.datab(!\iir|Add5~1_sumout ),
	.datac(!\iir|Equal10~0_combout ),
	.datad(!\iir|delay_section2[0][16]~_Duplicate_2_q ),
	.datae(gnd),
	.dataf(!\iir|Add5~69_sumout ),
	.datag(gnd),
	.cin(\iir|Add6~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Add6~49_sumout ),
	.cout(\iir|Add6~50 ),
	.shareout());
// synopsys translate_off
defparam \iir|Add6~49 .extended_lut = "off";
defparam \iir|Add6~49 .lut_mask = 64'h00003F22000000FF;
defparam \iir|Add6~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N21
cyclonev_lcell_comb \iir|Add7~49 (
// Equation(s):
// \iir|Add7~49_sumout  = SUM(( \iir|Add6~49_sumout  ) + ( \iir|delay_section2[1][17]~_Duplicate_2_q  ) + ( \iir|Add7~46  ))
// \iir|Add7~50  = CARRY(( \iir|Add6~49_sumout  ) + ( \iir|delay_section2[1][17]~_Duplicate_2_q  ) + ( \iir|Add7~46  ))

	.dataa(gnd),
	.datab(!\iir|delay_section2[1][17]~_Duplicate_2_q ),
	.datac(!\iir|Add6~49_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iir|Add7~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Add7~49_sumout ),
	.cout(\iir|Add7~50 ),
	.shareout());
// synopsys translate_off
defparam \iir|Add7~49 .extended_lut = "off";
defparam \iir|Add7~49 .lut_mask = 64'h0000CCCC00000F0F;
defparam \iir|Add7~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y4_N16
dffeas \iir|output_register[12] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\iir|Add7~49_sumout ),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iir|output_register [12]),
	.prn(vcc));
// synopsys translate_off
defparam \iir|output_register[12] .is_wysiwyg = "true";
defparam \iir|output_register[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N51
cyclonev_lcell_comb \iir|Add6~53 (
// Equation(s):
// \iir|Add6~53_sumout  = SUM(( (!\iir|Add5~1_sumout  & (((!\iir|Equal10~0_combout ) # (\iir|Add5~73_sumout )))) # (\iir|Add5~1_sumout  & (\iir|Equal11~0_combout  & ((\iir|Add5~73_sumout )))) ) + ( \iir|delay_section2[0][17]~_Duplicate_2_q  ) + ( 
// \iir|Add6~50  ))
// \iir|Add6~54  = CARRY(( (!\iir|Add5~1_sumout  & (((!\iir|Equal10~0_combout ) # (\iir|Add5~73_sumout )))) # (\iir|Add5~1_sumout  & (\iir|Equal11~0_combout  & ((\iir|Add5~73_sumout )))) ) + ( \iir|delay_section2[0][17]~_Duplicate_2_q  ) + ( \iir|Add6~50  ))

	.dataa(!\iir|Equal11~0_combout ),
	.datab(!\iir|Add5~1_sumout ),
	.datac(!\iir|Equal10~0_combout ),
	.datad(!\iir|Add5~73_sumout ),
	.datae(gnd),
	.dataf(!\iir|delay_section2[0][17]~_Duplicate_2_q ),
	.datag(gnd),
	.cin(\iir|Add6~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Add6~53_sumout ),
	.cout(\iir|Add6~54 ),
	.shareout());
// synopsys translate_off
defparam \iir|Add6~53 .extended_lut = "off";
defparam \iir|Add6~53 .lut_mask = 64'h0000FF000000C0DD;
defparam \iir|Add6~53 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y4_N33
cyclonev_lcell_comb \iir|delay_section2[1][18]~_Duplicate_2feeder (
// Equation(s):
// \iir|delay_section2[1][18]~_Duplicate_2feeder_combout  = ( \iir|delay_section2[0][18]~_Duplicate_2_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\iir|delay_section2[0][18]~_Duplicate_2_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\iir|delay_section2[1][18]~_Duplicate_2feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \iir|delay_section2[1][18]~_Duplicate_2feeder .extended_lut = "off";
defparam \iir|delay_section2[1][18]~_Duplicate_2feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \iir|delay_section2[1][18]~_Duplicate_2feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y4_N34
dffeas \iir|delay_section2[1][18]~_Duplicate_2 (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\iir|delay_section2[1][18]~_Duplicate_2feeder_combout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iir|delay_section2[1][18]~_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \iir|delay_section2[1][18]~_Duplicate_2 .is_wysiwyg = "true";
defparam \iir|delay_section2[1][18]~_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N24
cyclonev_lcell_comb \iir|Add7~53 (
// Equation(s):
// \iir|Add7~53_sumout  = SUM(( \iir|Add6~53_sumout  ) + ( \iir|delay_section2[1][18]~_Duplicate_2_q  ) + ( \iir|Add7~50  ))
// \iir|Add7~54  = CARRY(( \iir|Add6~53_sumout  ) + ( \iir|delay_section2[1][18]~_Duplicate_2_q  ) + ( \iir|Add7~50  ))

	.dataa(gnd),
	.datab(!\iir|Add6~53_sumout ),
	.datac(!\iir|delay_section2[1][18]~_Duplicate_2_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iir|Add7~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Add7~53_sumout ),
	.cout(\iir|Add7~54 ),
	.shareout());
// synopsys translate_off
defparam \iir|Add7~53 .extended_lut = "off";
defparam \iir|Add7~53 .lut_mask = 64'h0000F0F000003333;
defparam \iir|Add7~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y4_N25
dffeas \iir|output_register[13] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\iir|Add7~53_sumout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iir|output_register [13]),
	.prn(vcc));
// synopsys translate_off
defparam \iir|output_register[13] .is_wysiwyg = "true";
defparam \iir|output_register[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y6_N40
dffeas \iir|delay_section2[1][19]~_Duplicate_2 (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\iir|delay_section2[0][19]~_Duplicate_2_q ),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iir|delay_section2[1][19]~_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \iir|delay_section2[1][19]~_Duplicate_2 .is_wysiwyg = "true";
defparam \iir|delay_section2[1][19]~_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N54
cyclonev_lcell_comb \iir|Add6~57 (
// Equation(s):
// \iir|Add6~57_sumout  = SUM(( \iir|delay_section2[0][18]~_Duplicate_2_q  ) + ( (!\iir|Add5~1_sumout  & (((!\iir|Equal10~0_combout ) # (\iir|Add5~77_sumout )))) # (\iir|Add5~1_sumout  & (\iir|Equal11~0_combout  & ((\iir|Add5~77_sumout )))) ) + ( 
// \iir|Add6~54  ))
// \iir|Add6~58  = CARRY(( \iir|delay_section2[0][18]~_Duplicate_2_q  ) + ( (!\iir|Add5~1_sumout  & (((!\iir|Equal10~0_combout ) # (\iir|Add5~77_sumout )))) # (\iir|Add5~1_sumout  & (\iir|Equal11~0_combout  & ((\iir|Add5~77_sumout )))) ) + ( \iir|Add6~54  ))

	.dataa(!\iir|Equal11~0_combout ),
	.datab(!\iir|Add5~1_sumout ),
	.datac(!\iir|Equal10~0_combout ),
	.datad(!\iir|delay_section2[0][18]~_Duplicate_2_q ),
	.datae(gnd),
	.dataf(!\iir|Add5~77_sumout ),
	.datag(gnd),
	.cin(\iir|Add6~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Add6~57_sumout ),
	.cout(\iir|Add6~58 ),
	.shareout());
// synopsys translate_off
defparam \iir|Add6~57 .extended_lut = "off";
defparam \iir|Add6~57 .lut_mask = 64'h00003F22000000FF;
defparam \iir|Add6~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N27
cyclonev_lcell_comb \iir|Add7~57 (
// Equation(s):
// \iir|Add7~57_sumout  = SUM(( \iir|Add6~57_sumout  ) + ( \iir|delay_section2[1][19]~_Duplicate_2_q  ) + ( \iir|Add7~54  ))
// \iir|Add7~58  = CARRY(( \iir|Add6~57_sumout  ) + ( \iir|delay_section2[1][19]~_Duplicate_2_q  ) + ( \iir|Add7~54  ))

	.dataa(!\iir|delay_section2[1][19]~_Duplicate_2_q ),
	.datab(gnd),
	.datac(!\iir|Add6~57_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iir|Add7~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Add7~57_sumout ),
	.cout(\iir|Add7~58 ),
	.shareout());
// synopsys translate_off
defparam \iir|Add7~57 .extended_lut = "off";
defparam \iir|Add7~57 .lut_mask = 64'h0000AAAA00000F0F;
defparam \iir|Add7~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y4_N28
dffeas \iir|output_register[14] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\iir|Add7~57_sumout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iir|output_register [14]),
	.prn(vcc));
// synopsys translate_off
defparam \iir|output_register[14] .is_wysiwyg = "true";
defparam \iir|output_register[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y4_N28
dffeas \iir|delay_section2[1][20]~_Duplicate_2 (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\iir|delay_section2[0][20]~_Duplicate_2_q ),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iir|delay_section2[1][20]~_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \iir|delay_section2[1][20]~_Duplicate_2 .is_wysiwyg = "true";
defparam \iir|delay_section2[1][20]~_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N57
cyclonev_lcell_comb \iir|Add6~61 (
// Equation(s):
// \iir|Add6~61_sumout  = SUM(( (!\iir|Add5~1_sumout  & (((!\iir|Equal10~0_combout ) # (\iir|Add5~81_sumout )))) # (\iir|Add5~1_sumout  & (\iir|Equal11~0_combout  & ((\iir|Add5~81_sumout )))) ) + ( \iir|delay_section2[0][19]~_Duplicate_2_q  ) + ( 
// \iir|Add6~58  ))
// \iir|Add6~62  = CARRY(( (!\iir|Add5~1_sumout  & (((!\iir|Equal10~0_combout ) # (\iir|Add5~81_sumout )))) # (\iir|Add5~1_sumout  & (\iir|Equal11~0_combout  & ((\iir|Add5~81_sumout )))) ) + ( \iir|delay_section2[0][19]~_Duplicate_2_q  ) + ( \iir|Add6~58  ))

	.dataa(!\iir|Equal11~0_combout ),
	.datab(!\iir|Add5~1_sumout ),
	.datac(!\iir|Equal10~0_combout ),
	.datad(!\iir|Add5~81_sumout ),
	.datae(gnd),
	.dataf(!\iir|delay_section2[0][19]~_Duplicate_2_q ),
	.datag(gnd),
	.cin(\iir|Add6~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Add6~61_sumout ),
	.cout(\iir|Add6~62 ),
	.shareout());
// synopsys translate_off
defparam \iir|Add6~61 .extended_lut = "off";
defparam \iir|Add6~61 .lut_mask = 64'h0000FF000000C0DD;
defparam \iir|Add6~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N30
cyclonev_lcell_comb \iir|Add7~61 (
// Equation(s):
// \iir|Add7~61_sumout  = SUM(( \iir|delay_section2[1][20]~_Duplicate_2_q  ) + ( \iir|Add6~61_sumout  ) + ( \iir|Add7~58  ))
// \iir|Add7~62  = CARRY(( \iir|delay_section2[1][20]~_Duplicate_2_q  ) + ( \iir|Add6~61_sumout  ) + ( \iir|Add7~58  ))

	.dataa(!\iir|delay_section2[1][20]~_Duplicate_2_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\iir|Add6~61_sumout ),
	.datag(gnd),
	.cin(\iir|Add7~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Add7~61_sumout ),
	.cout(\iir|Add7~62 ),
	.shareout());
// synopsys translate_off
defparam \iir|Add7~61 .extended_lut = "off";
defparam \iir|Add7~61 .lut_mask = 64'h0000FF0000005555;
defparam \iir|Add7~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y4_N31
dffeas \iir|output_register[15] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\iir|Add7~61_sumout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iir|output_register [15]),
	.prn(vcc));
// synopsys translate_off
defparam \iir|output_register[15] .is_wysiwyg = "true";
defparam \iir|output_register[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y5_N0
cyclonev_lcell_comb \iir|Add6~65 (
// Equation(s):
// \iir|Add6~65_sumout  = SUM(( \iir|delay_section2[0][20]~_Duplicate_2_q  ) + ( (!\iir|Add5~1_sumout  & (((!\iir|Equal10~0_combout ) # (\iir|Add5~85_sumout )))) # (\iir|Add5~1_sumout  & (\iir|Equal11~0_combout  & ((\iir|Add5~85_sumout )))) ) + ( 
// \iir|Add6~62  ))
// \iir|Add6~66  = CARRY(( \iir|delay_section2[0][20]~_Duplicate_2_q  ) + ( (!\iir|Add5~1_sumout  & (((!\iir|Equal10~0_combout ) # (\iir|Add5~85_sumout )))) # (\iir|Add5~1_sumout  & (\iir|Equal11~0_combout  & ((\iir|Add5~85_sumout )))) ) + ( \iir|Add6~62  ))

	.dataa(!\iir|Equal11~0_combout ),
	.datab(!\iir|Equal10~0_combout ),
	.datac(!\iir|Add5~1_sumout ),
	.datad(!\iir|delay_section2[0][20]~_Duplicate_2_q ),
	.datae(gnd),
	.dataf(!\iir|Add5~85_sumout ),
	.datag(gnd),
	.cin(\iir|Add6~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Add6~65_sumout ),
	.cout(\iir|Add6~66 ),
	.shareout());
// synopsys translate_off
defparam \iir|Add6~65 .extended_lut = "off";
defparam \iir|Add6~65 .lut_mask = 64'h00003F0A000000FF;
defparam \iir|Add6~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N30
cyclonev_lcell_comb \iir|delay_section2[1][21]~_Duplicate_2feeder (
// Equation(s):
// \iir|delay_section2[1][21]~_Duplicate_2feeder_combout  = ( \iir|delay_section2[0][21]~_Duplicate_2_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\iir|delay_section2[0][21]~_Duplicate_2_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\iir|delay_section2[1][21]~_Duplicate_2feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \iir|delay_section2[1][21]~_Duplicate_2feeder .extended_lut = "off";
defparam \iir|delay_section2[1][21]~_Duplicate_2feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \iir|delay_section2[1][21]~_Duplicate_2feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y4_N31
dffeas \iir|delay_section2[1][21]~_Duplicate_2 (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\iir|delay_section2[1][21]~_Duplicate_2feeder_combout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iir|delay_section2[1][21]~_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \iir|delay_section2[1][21]~_Duplicate_2 .is_wysiwyg = "true";
defparam \iir|delay_section2[1][21]~_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N33
cyclonev_lcell_comb \iir|Add7~65 (
// Equation(s):
// \iir|Add7~65_sumout  = SUM(( \iir|Add6~65_sumout  ) + ( \iir|delay_section2[1][21]~_Duplicate_2_q  ) + ( \iir|Add7~62  ))
// \iir|Add7~66  = CARRY(( \iir|Add6~65_sumout  ) + ( \iir|delay_section2[1][21]~_Duplicate_2_q  ) + ( \iir|Add7~62  ))

	.dataa(gnd),
	.datab(!\iir|Add6~65_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\iir|delay_section2[1][21]~_Duplicate_2_q ),
	.datag(gnd),
	.cin(\iir|Add7~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Add7~65_sumout ),
	.cout(\iir|Add7~66 ),
	.shareout());
// synopsys translate_off
defparam \iir|Add7~65 .extended_lut = "off";
defparam \iir|Add7~65 .lut_mask = 64'h0000FF0000003333;
defparam \iir|Add7~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y4_N34
dffeas \iir|output_register[16] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\iir|Add7~65_sumout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iir|output_register [16]),
	.prn(vcc));
// synopsys translate_off
defparam \iir|output_register[16] .is_wysiwyg = "true";
defparam \iir|output_register[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y4_N4
dffeas \iir|delay_section2[1][22]~_Duplicate_2 (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\iir|delay_section2[0][22]~_Duplicate_2_q ),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iir|delay_section2[1][22]~_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \iir|delay_section2[1][22]~_Duplicate_2 .is_wysiwyg = "true";
defparam \iir|delay_section2[1][22]~_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y5_N3
cyclonev_lcell_comb \iir|Add6~69 (
// Equation(s):
// \iir|Add6~69_sumout  = SUM(( \iir|delay_section2[0][21]~_Duplicate_2_q  ) + ( (!\iir|Add5~1_sumout  & (((!\iir|Equal10~0_combout ) # (\iir|Add5~89_sumout )))) # (\iir|Add5~1_sumout  & (\iir|Equal11~0_combout  & ((\iir|Add5~89_sumout )))) ) + ( 
// \iir|Add6~66  ))
// \iir|Add6~70  = CARRY(( \iir|delay_section2[0][21]~_Duplicate_2_q  ) + ( (!\iir|Add5~1_sumout  & (((!\iir|Equal10~0_combout ) # (\iir|Add5~89_sumout )))) # (\iir|Add5~1_sumout  & (\iir|Equal11~0_combout  & ((\iir|Add5~89_sumout )))) ) + ( \iir|Add6~66  ))

	.dataa(!\iir|Equal11~0_combout ),
	.datab(!\iir|Equal10~0_combout ),
	.datac(!\iir|Add5~1_sumout ),
	.datad(!\iir|delay_section2[0][21]~_Duplicate_2_q ),
	.datae(gnd),
	.dataf(!\iir|Add5~89_sumout ),
	.datag(gnd),
	.cin(\iir|Add6~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Add6~69_sumout ),
	.cout(\iir|Add6~70 ),
	.shareout());
// synopsys translate_off
defparam \iir|Add6~69 .extended_lut = "off";
defparam \iir|Add6~69 .lut_mask = 64'h00003F0A000000FF;
defparam \iir|Add6~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N36
cyclonev_lcell_comb \iir|Add7~69 (
// Equation(s):
// \iir|Add7~69_sumout  = SUM(( \iir|Add6~69_sumout  ) + ( \iir|delay_section2[1][22]~_Duplicate_2_q  ) + ( \iir|Add7~66  ))
// \iir|Add7~70  = CARRY(( \iir|Add6~69_sumout  ) + ( \iir|delay_section2[1][22]~_Duplicate_2_q  ) + ( \iir|Add7~66  ))

	.dataa(gnd),
	.datab(!\iir|delay_section2[1][22]~_Duplicate_2_q ),
	.datac(!\iir|Add6~69_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iir|Add7~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Add7~69_sumout ),
	.cout(\iir|Add7~70 ),
	.shareout());
// synopsys translate_off
defparam \iir|Add7~69 .extended_lut = "off";
defparam \iir|Add7~69 .lut_mask = 64'h0000CCCC00000F0F;
defparam \iir|Add7~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y4_N37
dffeas \iir|output_register[17] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\iir|Add7~69_sumout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iir|output_register [17]),
	.prn(vcc));
// synopsys translate_off
defparam \iir|output_register[17] .is_wysiwyg = "true";
defparam \iir|output_register[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y5_N6
cyclonev_lcell_comb \iir|Add6~73 (
// Equation(s):
// \iir|Add6~73_sumout  = SUM(( \iir|delay_section2[0][22]~_Duplicate_2_q  ) + ( (!\iir|Add5~1_sumout  & (((!\iir|Equal10~0_combout ) # (\iir|Add5~93_sumout )))) # (\iir|Add5~1_sumout  & (\iir|Equal11~0_combout  & ((\iir|Add5~93_sumout )))) ) + ( 
// \iir|Add6~70  ))
// \iir|Add6~74  = CARRY(( \iir|delay_section2[0][22]~_Duplicate_2_q  ) + ( (!\iir|Add5~1_sumout  & (((!\iir|Equal10~0_combout ) # (\iir|Add5~93_sumout )))) # (\iir|Add5~1_sumout  & (\iir|Equal11~0_combout  & ((\iir|Add5~93_sumout )))) ) + ( \iir|Add6~70  ))

	.dataa(!\iir|Equal11~0_combout ),
	.datab(!\iir|Equal10~0_combout ),
	.datac(!\iir|Add5~1_sumout ),
	.datad(!\iir|delay_section2[0][22]~_Duplicate_2_q ),
	.datae(gnd),
	.dataf(!\iir|Add5~93_sumout ),
	.datag(gnd),
	.cin(\iir|Add6~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Add6~73_sumout ),
	.cout(\iir|Add6~74 ),
	.shareout());
// synopsys translate_off
defparam \iir|Add6~73 .extended_lut = "off";
defparam \iir|Add6~73 .lut_mask = 64'h00003F0A000000FF;
defparam \iir|Add6~73 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N45
cyclonev_lcell_comb \iir|delay_section2[1][23]~_Duplicate_2feeder (
// Equation(s):
// \iir|delay_section2[1][23]~_Duplicate_2feeder_combout  = ( \iir|delay_section2[0][23]~_Duplicate_2_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\iir|delay_section2[0][23]~_Duplicate_2_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\iir|delay_section2[1][23]~_Duplicate_2feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \iir|delay_section2[1][23]~_Duplicate_2feeder .extended_lut = "off";
defparam \iir|delay_section2[1][23]~_Duplicate_2feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \iir|delay_section2[1][23]~_Duplicate_2feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y4_N46
dffeas \iir|delay_section2[1][23]~_Duplicate_2 (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\iir|delay_section2[1][23]~_Duplicate_2feeder_combout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iir|delay_section2[1][23]~_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \iir|delay_section2[1][23]~_Duplicate_2 .is_wysiwyg = "true";
defparam \iir|delay_section2[1][23]~_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N39
cyclonev_lcell_comb \iir|Add7~73 (
// Equation(s):
// \iir|Add7~73_sumout  = SUM(( \iir|Add6~73_sumout  ) + ( \iir|delay_section2[1][23]~_Duplicate_2_q  ) + ( \iir|Add7~70  ))
// \iir|Add7~74  = CARRY(( \iir|Add6~73_sumout  ) + ( \iir|delay_section2[1][23]~_Duplicate_2_q  ) + ( \iir|Add7~70  ))

	.dataa(!\iir|Add6~73_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\iir|delay_section2[1][23]~_Duplicate_2_q ),
	.datag(gnd),
	.cin(\iir|Add7~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Add7~73_sumout ),
	.cout(\iir|Add7~74 ),
	.shareout());
// synopsys translate_off
defparam \iir|Add7~73 .extended_lut = "off";
defparam \iir|Add7~73 .lut_mask = 64'h0000FF0000005555;
defparam \iir|Add7~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y4_N40
dffeas \iir|output_register[18] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\iir|Add7~73_sumout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iir|output_register [18]),
	.prn(vcc));
// synopsys translate_off
defparam \iir|output_register[18] .is_wysiwyg = "true";
defparam \iir|output_register[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y5_N9
cyclonev_lcell_comb \iir|Add6~77 (
// Equation(s):
// \iir|Add6~77_sumout  = SUM(( \iir|delay_section2[0][23]~_Duplicate_2_q  ) + ( (!\iir|Add5~1_sumout  & (((!\iir|Equal10~0_combout ) # (\iir|Add5~97_sumout )))) # (\iir|Add5~1_sumout  & (\iir|Equal11~0_combout  & ((\iir|Add5~97_sumout )))) ) + ( 
// \iir|Add6~74  ))
// \iir|Add6~78  = CARRY(( \iir|delay_section2[0][23]~_Duplicate_2_q  ) + ( (!\iir|Add5~1_sumout  & (((!\iir|Equal10~0_combout ) # (\iir|Add5~97_sumout )))) # (\iir|Add5~1_sumout  & (\iir|Equal11~0_combout  & ((\iir|Add5~97_sumout )))) ) + ( \iir|Add6~74  ))

	.dataa(!\iir|Equal11~0_combout ),
	.datab(!\iir|Equal10~0_combout ),
	.datac(!\iir|Add5~1_sumout ),
	.datad(!\iir|delay_section2[0][23]~_Duplicate_2_q ),
	.datae(gnd),
	.dataf(!\iir|Add5~97_sumout ),
	.datag(gnd),
	.cin(\iir|Add6~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Add6~77_sumout ),
	.cout(\iir|Add6~78 ),
	.shareout());
// synopsys translate_off
defparam \iir|Add6~77 .extended_lut = "off";
defparam \iir|Add6~77 .lut_mask = 64'h00003F0A000000FF;
defparam \iir|Add6~77 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N12
cyclonev_lcell_comb \iir|delay_section2[1][24]~_Duplicate_2feeder (
// Equation(s):
// \iir|delay_section2[1][24]~_Duplicate_2feeder_combout  = ( \iir|delay_section2[0][24]~_Duplicate_2_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\iir|delay_section2[0][24]~_Duplicate_2_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\iir|delay_section2[1][24]~_Duplicate_2feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \iir|delay_section2[1][24]~_Duplicate_2feeder .extended_lut = "off";
defparam \iir|delay_section2[1][24]~_Duplicate_2feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \iir|delay_section2[1][24]~_Duplicate_2feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y4_N13
dffeas \iir|delay_section2[1][24]~_Duplicate_2 (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\iir|delay_section2[1][24]~_Duplicate_2feeder_combout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iir|delay_section2[1][24]~_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \iir|delay_section2[1][24]~_Duplicate_2 .is_wysiwyg = "true";
defparam \iir|delay_section2[1][24]~_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N42
cyclonev_lcell_comb \iir|Add7~77 (
// Equation(s):
// \iir|Add7~77_sumout  = SUM(( \iir|Add6~77_sumout  ) + ( \iir|delay_section2[1][24]~_Duplicate_2_q  ) + ( \iir|Add7~74  ))
// \iir|Add7~78  = CARRY(( \iir|Add6~77_sumout  ) + ( \iir|delay_section2[1][24]~_Duplicate_2_q  ) + ( \iir|Add7~74  ))

	.dataa(gnd),
	.datab(!\iir|Add6~77_sumout ),
	.datac(!\iir|delay_section2[1][24]~_Duplicate_2_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iir|Add7~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Add7~77_sumout ),
	.cout(\iir|Add7~78 ),
	.shareout());
// synopsys translate_off
defparam \iir|Add7~77 .extended_lut = "off";
defparam \iir|Add7~77 .lut_mask = 64'h0000F0F000003333;
defparam \iir|Add7~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y4_N43
dffeas \iir|output_register[19] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\iir|Add7~77_sumout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iir|output_register [19]),
	.prn(vcc));
// synopsys translate_off
defparam \iir|output_register[19] .is_wysiwyg = "true";
defparam \iir|output_register[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N21
cyclonev_lcell_comb \iir|delay_section2[1][25]~_Duplicate_2feeder (
// Equation(s):
// \iir|delay_section2[1][25]~_Duplicate_2feeder_combout  = ( \iir|delay_section2[0][25]~_Duplicate_2_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\iir|delay_section2[0][25]~_Duplicate_2_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\iir|delay_section2[1][25]~_Duplicate_2feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \iir|delay_section2[1][25]~_Duplicate_2feeder .extended_lut = "off";
defparam \iir|delay_section2[1][25]~_Duplicate_2feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \iir|delay_section2[1][25]~_Duplicate_2feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y4_N22
dffeas \iir|delay_section2[1][25]~_Duplicate_2 (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\iir|delay_section2[1][25]~_Duplicate_2feeder_combout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iir|delay_section2[1][25]~_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \iir|delay_section2[1][25]~_Duplicate_2 .is_wysiwyg = "true";
defparam \iir|delay_section2[1][25]~_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y5_N12
cyclonev_lcell_comb \iir|Add6~81 (
// Equation(s):
// \iir|Add6~81_sumout  = SUM(( \iir|delay_section2[0][24]~_Duplicate_2_q  ) + ( (!\iir|Add5~1_sumout  & (((!\iir|Equal10~0_combout ) # (\iir|Add5~101_sumout )))) # (\iir|Add5~1_sumout  & (\iir|Equal11~0_combout  & ((\iir|Add5~101_sumout )))) ) + ( 
// \iir|Add6~78  ))
// \iir|Add6~82  = CARRY(( \iir|delay_section2[0][24]~_Duplicate_2_q  ) + ( (!\iir|Add5~1_sumout  & (((!\iir|Equal10~0_combout ) # (\iir|Add5~101_sumout )))) # (\iir|Add5~1_sumout  & (\iir|Equal11~0_combout  & ((\iir|Add5~101_sumout )))) ) + ( \iir|Add6~78  
// ))

	.dataa(!\iir|Equal11~0_combout ),
	.datab(!\iir|Equal10~0_combout ),
	.datac(!\iir|Add5~1_sumout ),
	.datad(!\iir|delay_section2[0][24]~_Duplicate_2_q ),
	.datae(gnd),
	.dataf(!\iir|Add5~101_sumout ),
	.datag(gnd),
	.cin(\iir|Add6~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Add6~81_sumout ),
	.cout(\iir|Add6~82 ),
	.shareout());
// synopsys translate_off
defparam \iir|Add6~81 .extended_lut = "off";
defparam \iir|Add6~81 .lut_mask = 64'h00003F0A000000FF;
defparam \iir|Add6~81 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N45
cyclonev_lcell_comb \iir|Add7~81 (
// Equation(s):
// \iir|Add7~81_sumout  = SUM(( \iir|Add6~81_sumout  ) + ( \iir|delay_section2[1][25]~_Duplicate_2_q  ) + ( \iir|Add7~78  ))
// \iir|Add7~82  = CARRY(( \iir|Add6~81_sumout  ) + ( \iir|delay_section2[1][25]~_Duplicate_2_q  ) + ( \iir|Add7~78  ))

	.dataa(!\iir|delay_section2[1][25]~_Duplicate_2_q ),
	.datab(gnd),
	.datac(!\iir|Add6~81_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iir|Add7~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Add7~81_sumout ),
	.cout(\iir|Add7~82 ),
	.shareout());
// synopsys translate_off
defparam \iir|Add7~81 .extended_lut = "off";
defparam \iir|Add7~81 .lut_mask = 64'h0000AAAA00000F0F;
defparam \iir|Add7~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y4_N46
dffeas \iir|output_register[20] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\iir|Add7~81_sumout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iir|output_register [20]),
	.prn(vcc));
// synopsys translate_off
defparam \iir|output_register[20] .is_wysiwyg = "true";
defparam \iir|output_register[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y5_N15
cyclonev_lcell_comb \iir|Add6~85 (
// Equation(s):
// \iir|Add6~85_sumout  = SUM(( \iir|delay_section2[0][25]~_Duplicate_2_q  ) + ( (!\iir|Add5~1_sumout  & (((!\iir|Equal10~0_combout ) # (\iir|Add5~105_sumout )))) # (\iir|Add5~1_sumout  & (\iir|Equal11~0_combout  & ((\iir|Add5~105_sumout )))) ) + ( 
// \iir|Add6~82  ))
// \iir|Add6~86  = CARRY(( \iir|delay_section2[0][25]~_Duplicate_2_q  ) + ( (!\iir|Add5~1_sumout  & (((!\iir|Equal10~0_combout ) # (\iir|Add5~105_sumout )))) # (\iir|Add5~1_sumout  & (\iir|Equal11~0_combout  & ((\iir|Add5~105_sumout )))) ) + ( \iir|Add6~82  
// ))

	.dataa(!\iir|Equal11~0_combout ),
	.datab(!\iir|Equal10~0_combout ),
	.datac(!\iir|Add5~1_sumout ),
	.datad(!\iir|delay_section2[0][25]~_Duplicate_2_q ),
	.datae(gnd),
	.dataf(!\iir|Add5~105_sumout ),
	.datag(gnd),
	.cin(\iir|Add6~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Add6~85_sumout ),
	.cout(\iir|Add6~86 ),
	.shareout());
// synopsys translate_off
defparam \iir|Add6~85 .extended_lut = "off";
defparam \iir|Add6~85 .lut_mask = 64'h00003F0A000000FF;
defparam \iir|Add6~85 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y4_N40
dffeas \iir|delay_section2[1][26]~_Duplicate_2 (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\iir|delay_section2[0][26]~_Duplicate_2_q ),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iir|delay_section2[1][26]~_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \iir|delay_section2[1][26]~_Duplicate_2 .is_wysiwyg = "true";
defparam \iir|delay_section2[1][26]~_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N48
cyclonev_lcell_comb \iir|Add7~85 (
// Equation(s):
// \iir|Add7~85_sumout  = SUM(( \iir|Add6~85_sumout  ) + ( \iir|delay_section2[1][26]~_Duplicate_2_q  ) + ( \iir|Add7~82  ))
// \iir|Add7~86  = CARRY(( \iir|Add6~85_sumout  ) + ( \iir|delay_section2[1][26]~_Duplicate_2_q  ) + ( \iir|Add7~82  ))

	.dataa(gnd),
	.datab(!\iir|Add6~85_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\iir|delay_section2[1][26]~_Duplicate_2_q ),
	.datag(gnd),
	.cin(\iir|Add7~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Add7~85_sumout ),
	.cout(\iir|Add7~86 ),
	.shareout());
// synopsys translate_off
defparam \iir|Add7~85 .extended_lut = "off";
defparam \iir|Add7~85 .lut_mask = 64'h0000FF0000003333;
defparam \iir|Add7~85 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y4_N49
dffeas \iir|output_register[21] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\iir|Add7~85_sumout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iir|output_register [21]),
	.prn(vcc));
// synopsys translate_off
defparam \iir|output_register[21] .is_wysiwyg = "true";
defparam \iir|output_register[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y4_N7
dffeas \iir|delay_section2[1][27]~_Duplicate_2 (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\iir|delay_section2[0][27]~_Duplicate_2_q ),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iir|delay_section2[1][27]~_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \iir|delay_section2[1][27]~_Duplicate_2 .is_wysiwyg = "true";
defparam \iir|delay_section2[1][27]~_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y5_N18
cyclonev_lcell_comb \iir|Add6~89 (
// Equation(s):
// \iir|Add6~89_sumout  = SUM(( (!\iir|Add5~1_sumout  & (((!\iir|Equal10~0_combout ) # (\iir|Add5~109_sumout )))) # (\iir|Add5~1_sumout  & (\iir|Equal11~0_combout  & ((\iir|Add5~109_sumout )))) ) + ( \iir|delay_section2[0][26]~_Duplicate_2_q  ) + ( 
// \iir|Add6~86  ))
// \iir|Add6~90  = CARRY(( (!\iir|Add5~1_sumout  & (((!\iir|Equal10~0_combout ) # (\iir|Add5~109_sumout )))) # (\iir|Add5~1_sumout  & (\iir|Equal11~0_combout  & ((\iir|Add5~109_sumout )))) ) + ( \iir|delay_section2[0][26]~_Duplicate_2_q  ) + ( \iir|Add6~86  
// ))

	.dataa(!\iir|Equal11~0_combout ),
	.datab(!\iir|Equal10~0_combout ),
	.datac(!\iir|Add5~1_sumout ),
	.datad(!\iir|Add5~109_sumout ),
	.datae(gnd),
	.dataf(!\iir|delay_section2[0][26]~_Duplicate_2_q ),
	.datag(gnd),
	.cin(\iir|Add6~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Add6~89_sumout ),
	.cout(\iir|Add6~90 ),
	.shareout());
// synopsys translate_off
defparam \iir|Add6~89 .extended_lut = "off";
defparam \iir|Add6~89 .lut_mask = 64'h0000FF000000C0F5;
defparam \iir|Add6~89 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N51
cyclonev_lcell_comb \iir|Add7~89 (
// Equation(s):
// \iir|Add7~89_sumout  = SUM(( \iir|Add6~89_sumout  ) + ( \iir|delay_section2[1][27]~_Duplicate_2_q  ) + ( \iir|Add7~86  ))
// \iir|Add7~90  = CARRY(( \iir|Add6~89_sumout  ) + ( \iir|delay_section2[1][27]~_Duplicate_2_q  ) + ( \iir|Add7~86  ))

	.dataa(!\iir|delay_section2[1][27]~_Duplicate_2_q ),
	.datab(gnd),
	.datac(!\iir|Add6~89_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iir|Add7~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Add7~89_sumout ),
	.cout(\iir|Add7~90 ),
	.shareout());
// synopsys translate_off
defparam \iir|Add7~89 .extended_lut = "off";
defparam \iir|Add7~89 .lut_mask = 64'h0000AAAA00000F0F;
defparam \iir|Add7~89 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y4_N52
dffeas \iir|output_register[22] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\iir|Add7~89_sumout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iir|output_register [22]),
	.prn(vcc));
// synopsys translate_off
defparam \iir|output_register[22] .is_wysiwyg = "true";
defparam \iir|output_register[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y5_N21
cyclonev_lcell_comb \iir|Add6~93 (
// Equation(s):
// \iir|Add6~93_sumout  = SUM(( \iir|delay_section2[0][27]~_Duplicate_2_q  ) + ( (!\iir|Add5~1_sumout  & (((!\iir|Equal10~0_combout ) # (\iir|Add5~113_sumout )))) # (\iir|Add5~1_sumout  & (\iir|Equal11~0_combout  & ((\iir|Add5~113_sumout )))) ) + ( 
// \iir|Add6~90  ))
// \iir|Add6~94  = CARRY(( \iir|delay_section2[0][27]~_Duplicate_2_q  ) + ( (!\iir|Add5~1_sumout  & (((!\iir|Equal10~0_combout ) # (\iir|Add5~113_sumout )))) # (\iir|Add5~1_sumout  & (\iir|Equal11~0_combout  & ((\iir|Add5~113_sumout )))) ) + ( \iir|Add6~90  
// ))

	.dataa(!\iir|Equal11~0_combout ),
	.datab(!\iir|Equal10~0_combout ),
	.datac(!\iir|Add5~1_sumout ),
	.datad(!\iir|delay_section2[0][27]~_Duplicate_2_q ),
	.datae(gnd),
	.dataf(!\iir|Add5~113_sumout ),
	.datag(gnd),
	.cin(\iir|Add6~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Add6~93_sumout ),
	.cout(\iir|Add6~94 ),
	.shareout());
// synopsys translate_off
defparam \iir|Add6~93 .extended_lut = "off";
defparam \iir|Add6~93 .lut_mask = 64'h00003F0A000000FF;
defparam \iir|Add6~93 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N51
cyclonev_lcell_comb \iir|delay_section2[1][28]~_Duplicate_2feeder (
// Equation(s):
// \iir|delay_section2[1][28]~_Duplicate_2feeder_combout  = ( \iir|delay_section2[0][28]~_Duplicate_2_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\iir|delay_section2[0][28]~_Duplicate_2_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\iir|delay_section2[1][28]~_Duplicate_2feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \iir|delay_section2[1][28]~_Duplicate_2feeder .extended_lut = "off";
defparam \iir|delay_section2[1][28]~_Duplicate_2feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \iir|delay_section2[1][28]~_Duplicate_2feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y4_N52
dffeas \iir|delay_section2[1][28]~_Duplicate_2 (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\iir|delay_section2[1][28]~_Duplicate_2feeder_combout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iir|delay_section2[1][28]~_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \iir|delay_section2[1][28]~_Duplicate_2 .is_wysiwyg = "true";
defparam \iir|delay_section2[1][28]~_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N54
cyclonev_lcell_comb \iir|Add7~93 (
// Equation(s):
// \iir|Add7~93_sumout  = SUM(( \iir|Add6~93_sumout  ) + ( \iir|delay_section2[1][28]~_Duplicate_2_q  ) + ( \iir|Add7~90  ))
// \iir|Add7~94  = CARRY(( \iir|Add6~93_sumout  ) + ( \iir|delay_section2[1][28]~_Duplicate_2_q  ) + ( \iir|Add7~90  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\iir|Add6~93_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\iir|delay_section2[1][28]~_Duplicate_2_q ),
	.datag(gnd),
	.cin(\iir|Add7~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Add7~93_sumout ),
	.cout(\iir|Add7~94 ),
	.shareout());
// synopsys translate_off
defparam \iir|Add7~93 .extended_lut = "off";
defparam \iir|Add7~93 .lut_mask = 64'h0000FF0000000F0F;
defparam \iir|Add7~93 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y4_N55
dffeas \iir|output_register[23] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\iir|Add7~93_sumout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iir|output_register [23]),
	.prn(vcc));
// synopsys translate_off
defparam \iir|output_register[23] .is_wysiwyg = "true";
defparam \iir|output_register[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y5_N24
cyclonev_lcell_comb \iir|Add6~97 (
// Equation(s):
// \iir|Add6~97_sumout  = SUM(( (!\iir|Add5~1_sumout  & (((!\iir|Equal10~0_combout ) # (\iir|Add5~117_sumout )))) # (\iir|Add5~1_sumout  & (\iir|Equal11~0_combout  & ((\iir|Add5~117_sumout )))) ) + ( \iir|delay_section2[0][28]~_Duplicate_2_q  ) + ( 
// \iir|Add6~94  ))
// \iir|Add6~98  = CARRY(( (!\iir|Add5~1_sumout  & (((!\iir|Equal10~0_combout ) # (\iir|Add5~117_sumout )))) # (\iir|Add5~1_sumout  & (\iir|Equal11~0_combout  & ((\iir|Add5~117_sumout )))) ) + ( \iir|delay_section2[0][28]~_Duplicate_2_q  ) + ( \iir|Add6~94  
// ))

	.dataa(!\iir|Equal11~0_combout ),
	.datab(!\iir|Equal10~0_combout ),
	.datac(!\iir|Add5~1_sumout ),
	.datad(!\iir|Add5~117_sumout ),
	.datae(gnd),
	.dataf(!\iir|delay_section2[0][28]~_Duplicate_2_q ),
	.datag(gnd),
	.cin(\iir|Add6~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Add6~97_sumout ),
	.cout(\iir|Add6~98 ),
	.shareout());
// synopsys translate_off
defparam \iir|Add6~97 .extended_lut = "off";
defparam \iir|Add6~97 .lut_mask = 64'h0000FF000000C0F5;
defparam \iir|Add6~97 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N57
cyclonev_lcell_comb \iir|delay_section2[1][29]~_Duplicate_2feeder (
// Equation(s):
// \iir|delay_section2[1][29]~_Duplicate_2feeder_combout  = ( \iir|delay_section2[0][29]~_Duplicate_2_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\iir|delay_section2[0][29]~_Duplicate_2_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\iir|delay_section2[1][29]~_Duplicate_2feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \iir|delay_section2[1][29]~_Duplicate_2feeder .extended_lut = "off";
defparam \iir|delay_section2[1][29]~_Duplicate_2feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \iir|delay_section2[1][29]~_Duplicate_2feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y4_N58
dffeas \iir|delay_section2[1][29]~_Duplicate_2 (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\iir|delay_section2[1][29]~_Duplicate_2feeder_combout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iir|delay_section2[1][29]~_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \iir|delay_section2[1][29]~_Duplicate_2 .is_wysiwyg = "true";
defparam \iir|delay_section2[1][29]~_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N57
cyclonev_lcell_comb \iir|Add7~97 (
// Equation(s):
// \iir|Add7~97_sumout  = SUM(( \iir|Add6~97_sumout  ) + ( \iir|delay_section2[1][29]~_Duplicate_2_q  ) + ( \iir|Add7~94  ))
// \iir|Add7~98  = CARRY(( \iir|Add6~97_sumout  ) + ( \iir|delay_section2[1][29]~_Duplicate_2_q  ) + ( \iir|Add7~94  ))

	.dataa(!\iir|Add6~97_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\iir|delay_section2[1][29]~_Duplicate_2_q ),
	.datag(gnd),
	.cin(\iir|Add7~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Add7~97_sumout ),
	.cout(\iir|Add7~98 ),
	.shareout());
// synopsys translate_off
defparam \iir|Add7~97 .extended_lut = "off";
defparam \iir|Add7~97 .lut_mask = 64'h0000FF0000005555;
defparam \iir|Add7~97 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y4_N58
dffeas \iir|output_register[24] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\iir|Add7~97_sumout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iir|output_register [24]),
	.prn(vcc));
// synopsys translate_off
defparam \iir|output_register[24] .is_wysiwyg = "true";
defparam \iir|output_register[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y5_N27
cyclonev_lcell_comb \iir|Add6~101 (
// Equation(s):
// \iir|Add6~101_sumout  = SUM(( \iir|delay_section2[0][29]~_Duplicate_2_q  ) + ( (!\iir|Add5~1_sumout  & (((!\iir|Equal10~0_combout ) # (\iir|Add5~121_sumout )))) # (\iir|Add5~1_sumout  & (\iir|Equal11~0_combout  & ((\iir|Add5~121_sumout )))) ) + ( 
// \iir|Add6~98  ))
// \iir|Add6~102  = CARRY(( \iir|delay_section2[0][29]~_Duplicate_2_q  ) + ( (!\iir|Add5~1_sumout  & (((!\iir|Equal10~0_combout ) # (\iir|Add5~121_sumout )))) # (\iir|Add5~1_sumout  & (\iir|Equal11~0_combout  & ((\iir|Add5~121_sumout )))) ) + ( \iir|Add6~98  
// ))

	.dataa(!\iir|Equal11~0_combout ),
	.datab(!\iir|Equal10~0_combout ),
	.datac(!\iir|Add5~1_sumout ),
	.datad(!\iir|delay_section2[0][29]~_Duplicate_2_q ),
	.datae(gnd),
	.dataf(!\iir|Add5~121_sumout ),
	.datag(gnd),
	.cin(\iir|Add6~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Add6~101_sumout ),
	.cout(\iir|Add6~102 ),
	.shareout());
// synopsys translate_off
defparam \iir|Add6~101 .extended_lut = "off";
defparam \iir|Add6~101 .lut_mask = 64'h00003F0A000000FF;
defparam \iir|Add6~101 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y3_N47
dffeas \iir|delay_section2[1][30]~_Duplicate_2 (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\iir|delay_section2[0][30]~_Duplicate_2_q ),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iir|delay_section2[1][30]~_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \iir|delay_section2[1][30]~_Duplicate_2 .is_wysiwyg = "true";
defparam \iir|delay_section2[1][30]~_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y3_N30
cyclonev_lcell_comb \iir|Add7~101 (
// Equation(s):
// \iir|Add7~101_sumout  = SUM(( \iir|delay_section2[1][30]~_Duplicate_2_q  ) + ( \iir|Add6~101_sumout  ) + ( \iir|Add7~98  ))
// \iir|Add7~102  = CARRY(( \iir|delay_section2[1][30]~_Duplicate_2_q  ) + ( \iir|Add6~101_sumout  ) + ( \iir|Add7~98  ))

	.dataa(gnd),
	.datab(!\iir|Add6~101_sumout ),
	.datac(gnd),
	.datad(!\iir|delay_section2[1][30]~_Duplicate_2_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iir|Add7~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Add7~101_sumout ),
	.cout(\iir|Add7~102 ),
	.shareout());
// synopsys translate_off
defparam \iir|Add7~101 .extended_lut = "off";
defparam \iir|Add7~101 .lut_mask = 64'h0000CCCC000000FF;
defparam \iir|Add7~101 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y3_N31
dffeas \iir|output_register[25] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\iir|Add7~101_sumout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iir|output_register [25]),
	.prn(vcc));
// synopsys translate_off
defparam \iir|output_register[25] .is_wysiwyg = "true";
defparam \iir|output_register[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y3_N28
dffeas \iir|delay_section2[1][31]~_Duplicate_2 (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\iir|delay_section2[0][31]~_Duplicate_2_q ),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iir|delay_section2[1][31]~_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \iir|delay_section2[1][31]~_Duplicate_2 .is_wysiwyg = "true";
defparam \iir|delay_section2[1][31]~_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y5_N30
cyclonev_lcell_comb \iir|Add6~105 (
// Equation(s):
// \iir|Add6~105_sumout  = SUM(( \iir|delay_section2[0][30]~_Duplicate_2_q  ) + ( \iir|Add5~1_sumout  ) + ( \iir|Add6~102  ))
// \iir|Add6~106  = CARRY(( \iir|delay_section2[0][30]~_Duplicate_2_q  ) + ( \iir|Add5~1_sumout  ) + ( \iir|Add6~102  ))

	.dataa(gnd),
	.datab(!\iir|Add5~1_sumout ),
	.datac(gnd),
	.datad(!\iir|delay_section2[0][30]~_Duplicate_2_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iir|Add6~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Add6~105_sumout ),
	.cout(\iir|Add6~106 ),
	.shareout());
// synopsys translate_off
defparam \iir|Add6~105 .extended_lut = "off";
defparam \iir|Add6~105 .lut_mask = 64'h0000CCCC000000FF;
defparam \iir|Add6~105 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y3_N33
cyclonev_lcell_comb \iir|Add7~105 (
// Equation(s):
// \iir|Add7~105_sumout  = SUM(( \iir|Add6~105_sumout  ) + ( \iir|delay_section2[1][31]~_Duplicate_2_q  ) + ( \iir|Add7~102  ))
// \iir|Add7~106  = CARRY(( \iir|Add6~105_sumout  ) + ( \iir|delay_section2[1][31]~_Duplicate_2_q  ) + ( \iir|Add7~102  ))

	.dataa(!\iir|delay_section2[1][31]~_Duplicate_2_q ),
	.datab(gnd),
	.datac(!\iir|Add6~105_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iir|Add7~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Add7~105_sumout ),
	.cout(\iir|Add7~106 ),
	.shareout());
// synopsys translate_off
defparam \iir|Add7~105 .extended_lut = "off";
defparam \iir|Add7~105 .lut_mask = 64'h0000AAAA00000F0F;
defparam \iir|Add7~105 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y3_N34
dffeas \iir|output_register[26] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\iir|Add7~105_sumout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iir|output_register [26]),
	.prn(vcc));
// synopsys translate_off
defparam \iir|output_register[26] .is_wysiwyg = "true";
defparam \iir|output_register[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y5_N33
cyclonev_lcell_comb \iir|Add6~109 (
// Equation(s):
// \iir|Add6~109_sumout  = SUM(( \iir|Add5~1_sumout  ) + ( \iir|delay_section2[0][31]~_Duplicate_2_q  ) + ( \iir|Add6~106  ))
// \iir|Add6~110  = CARRY(( \iir|Add5~1_sumout  ) + ( \iir|delay_section2[0][31]~_Duplicate_2_q  ) + ( \iir|Add6~106  ))

	.dataa(!\iir|delay_section2[0][31]~_Duplicate_2_q ),
	.datab(gnd),
	.datac(!\iir|Add5~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iir|Add6~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Add6~109_sumout ),
	.cout(\iir|Add6~110 ),
	.shareout());
// synopsys translate_off
defparam \iir|Add6~109 .extended_lut = "off";
defparam \iir|Add6~109 .lut_mask = 64'h0000AAAA00000F0F;
defparam \iir|Add6~109 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y3_N36
cyclonev_lcell_comb \iir|Add7~109 (
// Equation(s):
// \iir|Add7~109_sumout  = SUM(( \iir|Add6~109_sumout  ) + ( \iir|delay_section2[1][31]~_Duplicate_2_q  ) + ( \iir|Add7~106  ))
// \iir|Add7~110  = CARRY(( \iir|Add6~109_sumout  ) + ( \iir|delay_section2[1][31]~_Duplicate_2_q  ) + ( \iir|Add7~106  ))

	.dataa(!\iir|delay_section2[1][31]~_Duplicate_2_q ),
	.datab(!\iir|Add6~109_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iir|Add7~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Add7~109_sumout ),
	.cout(\iir|Add7~110 ),
	.shareout());
// synopsys translate_off
defparam \iir|Add7~109 .extended_lut = "off";
defparam \iir|Add7~109 .lut_mask = 64'h0000AAAA00003333;
defparam \iir|Add7~109 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y3_N37
dffeas \iir|output_register[27] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\iir|Add7~109_sumout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iir|output_register [27]),
	.prn(vcc));
// synopsys translate_off
defparam \iir|output_register[27] .is_wysiwyg = "true";
defparam \iir|output_register[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y5_N36
cyclonev_lcell_comb \iir|Add6~113 (
// Equation(s):
// \iir|Add6~113_sumout  = SUM(( \iir|Add5~1_sumout  ) + ( \iir|delay_section2[0][31]~_Duplicate_2_q  ) + ( \iir|Add6~110  ))

	.dataa(gnd),
	.datab(!\iir|Add5~1_sumout ),
	.datac(!\iir|delay_section2[0][31]~_Duplicate_2_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iir|Add6~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Add6~113_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \iir|Add6~113 .extended_lut = "off";
defparam \iir|Add6~113 .lut_mask = 64'h0000F0F000003333;
defparam \iir|Add6~113 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y3_N39
cyclonev_lcell_comb \iir|Add7~113 (
// Equation(s):
// \iir|Add7~113_sumout  = SUM(( \iir|delay_section2[1][31]~_Duplicate_2_q  ) + ( \iir|Add6~113_sumout  ) + ( \iir|Add7~110  ))
// \iir|Add7~114  = CARRY(( \iir|delay_section2[1][31]~_Duplicate_2_q  ) + ( \iir|Add6~113_sumout  ) + ( \iir|Add7~110  ))

	.dataa(!\iir|delay_section2[1][31]~_Duplicate_2_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\iir|Add6~113_sumout ),
	.datag(gnd),
	.cin(\iir|Add7~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Add7~113_sumout ),
	.cout(\iir|Add7~114 ),
	.shareout());
// synopsys translate_off
defparam \iir|Add7~113 .extended_lut = "off";
defparam \iir|Add7~113 .lut_mask = 64'h0000FF0000005555;
defparam \iir|Add7~113 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y3_N41
dffeas \iir|output_register[28] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\iir|Add7~113_sumout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iir|output_register [28]),
	.prn(vcc));
// synopsys translate_off
defparam \iir|output_register[28] .is_wysiwyg = "true";
defparam \iir|output_register[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y3_N42
cyclonev_lcell_comb \iir|Add7~117 (
// Equation(s):
// \iir|Add7~117_sumout  = SUM(( \iir|Add6~113_sumout  ) + ( \iir|delay_section2[1][31]~_Duplicate_2_q  ) + ( \iir|Add7~114  ))

	.dataa(!\iir|Add6~113_sumout ),
	.datab(gnd),
	.datac(!\iir|delay_section2[1][31]~_Duplicate_2_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iir|Add7~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iir|Add7~117_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \iir|Add7~117 .extended_lut = "off";
defparam \iir|Add7~117 .lut_mask = 64'h0000F0F000005555;
defparam \iir|Add7~117 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y2_N36
cyclonev_lcell_comb \iir|output_register[29]~feeder (
// Equation(s):
// \iir|output_register[29]~feeder_combout  = ( \iir|Add7~117_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\iir|Add7~117_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\iir|output_register[29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \iir|output_register[29]~feeder .extended_lut = "off";
defparam \iir|output_register[29]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \iir|output_register[29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y2_N37
dffeas \iir|output_register[29] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\iir|output_register[29]~feeder_combout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iir|output_register [29]),
	.prn(vcc));
// synopsys translate_off
defparam \iir|output_register[29] .is_wysiwyg = "true";
defparam \iir|output_register[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y2_N57
cyclonev_lcell_comb \iir|output_register[30]~feeder (
// Equation(s):
// \iir|output_register[30]~feeder_combout  = ( \iir|Add7~117_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\iir|Add7~117_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\iir|output_register[30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \iir|output_register[30]~feeder .extended_lut = "off";
defparam \iir|output_register[30]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \iir|output_register[30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y2_N58
dffeas \iir|output_register[30] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\iir|output_register[30]~feeder_combout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iir|output_register [30]),
	.prn(vcc));
// synopsys translate_off
defparam \iir|output_register[30] .is_wysiwyg = "true";
defparam \iir|output_register[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y1_N27
cyclonev_lcell_comb \iir|output_register[31]~feeder (
// Equation(s):
// \iir|output_register[31]~feeder_combout  = ( \iir|Add7~117_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\iir|Add7~117_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\iir|output_register[31]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \iir|output_register[31]~feeder .extended_lut = "off";
defparam \iir|output_register[31]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \iir|output_register[31]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y1_N28
dffeas \iir|output_register[31] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\iir|output_register[31]~feeder_combout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iir|output_register [31]),
	.prn(vcc));
// synopsys translate_off
defparam \iir|output_register[31] .is_wysiwyg = "true";
defparam \iir|output_register[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y15_N30
cyclonev_lcell_comb \cic|Add0~1 (
// Equation(s):
// \cic|Add0~1_sumout  = SUM(( \iir|input_register[0]~_Duplicate_2_q  ) + ( \cic|first_integrator [0] ) + ( !VCC ))
// \cic|Add0~2  = CARRY(( \iir|input_register[0]~_Duplicate_2_q  ) + ( \cic|first_integrator [0] ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\iir|input_register[0]~_Duplicate_2_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cic|first_integrator [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\cic|Add0~1_sumout ),
	.cout(\cic|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \cic|Add0~1 .extended_lut = "off";
defparam \cic|Add0~1 .lut_mask = 64'h0000FF0000000F0F;
defparam \cic|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y15_N31
dffeas \cic|first_integrator[0] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\cic|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cic|first_integrator [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cic|first_integrator[0] .is_wysiwyg = "true";
defparam \cic|first_integrator[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y14_N0
cyclonev_lcell_comb \cic|first_comb_mem_rtl_0|auto_generated|cntr5|counter_comb_bita0 (
// Equation(s):
// \cic|first_comb_mem_rtl_0|auto_generated|cntr5|counter_comb_bita0~sumout  = SUM(( \cic|first_comb_mem_rtl_0|auto_generated|cntr5|counter_reg_bit0~q  ) + ( VCC ) + ( !VCC ))
// \cic|first_comb_mem_rtl_0|auto_generated|cntr5|counter_comb_bita0~COUT  = CARRY(( \cic|first_comb_mem_rtl_0|auto_generated|cntr5|counter_reg_bit0~q  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cic|first_comb_mem_rtl_0|auto_generated|cntr5|counter_reg_bit0~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\cic|first_comb_mem_rtl_0|auto_generated|cntr5|counter_comb_bita0~sumout ),
	.cout(\cic|first_comb_mem_rtl_0|auto_generated|cntr5|counter_comb_bita0~COUT ),
	.shareout());
// synopsys translate_off
defparam \cic|first_comb_mem_rtl_0|auto_generated|cntr5|counter_comb_bita0 .extended_lut = "off";
defparam \cic|first_comb_mem_rtl_0|auto_generated|cntr5|counter_comb_bita0 .lut_mask = 64'h00000000000000FF;
defparam \cic|first_comb_mem_rtl_0|auto_generated|cntr5|counter_comb_bita0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y14_N2
dffeas \cic|first_comb_mem_rtl_0|auto_generated|cntr5|counter_reg_bit0 (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\cic|first_comb_mem_rtl_0|auto_generated|cntr5|counter_comb_bita0~sumout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cic|first_comb_mem_rtl_0|auto_generated|cntr5|counter_comb_bita3~1_sumout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cic|first_comb_mem_rtl_0|auto_generated|cntr5|counter_reg_bit0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cic|first_comb_mem_rtl_0|auto_generated|cntr5|counter_reg_bit0 .is_wysiwyg = "true";
defparam \cic|first_comb_mem_rtl_0|auto_generated|cntr5|counter_reg_bit0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y14_N3
cyclonev_lcell_comb \cic|first_comb_mem_rtl_0|auto_generated|cntr5|counter_comb_bita1 (
// Equation(s):
// \cic|first_comb_mem_rtl_0|auto_generated|cntr5|counter_comb_bita1~sumout  = SUM(( !\cic|first_comb_mem_rtl_0|auto_generated|cntr5|counter_reg_bit1~q  ) + ( VCC ) + ( \cic|first_comb_mem_rtl_0|auto_generated|cntr5|counter_comb_bita0~COUT  ))
// \cic|first_comb_mem_rtl_0|auto_generated|cntr5|counter_comb_bita1~COUT  = CARRY(( !\cic|first_comb_mem_rtl_0|auto_generated|cntr5|counter_reg_bit1~q  ) + ( VCC ) + ( \cic|first_comb_mem_rtl_0|auto_generated|cntr5|counter_comb_bita0~COUT  ))

	.dataa(!\cic|first_comb_mem_rtl_0|auto_generated|cntr5|counter_reg_bit1~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cic|first_comb_mem_rtl_0|auto_generated|cntr5|counter_comb_bita0~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\cic|first_comb_mem_rtl_0|auto_generated|cntr5|counter_comb_bita1~sumout ),
	.cout(\cic|first_comb_mem_rtl_0|auto_generated|cntr5|counter_comb_bita1~COUT ),
	.shareout());
// synopsys translate_off
defparam \cic|first_comb_mem_rtl_0|auto_generated|cntr5|counter_comb_bita1 .extended_lut = "off";
defparam \cic|first_comb_mem_rtl_0|auto_generated|cntr5|counter_comb_bita1 .lut_mask = 64'h000000000000AAAA;
defparam \cic|first_comb_mem_rtl_0|auto_generated|cntr5|counter_comb_bita1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y14_N54
cyclonev_lcell_comb \cic|first_comb_mem_rtl_0|auto_generated|cntr5|counter_reg_bit1~0 (
// Equation(s):
// \cic|first_comb_mem_rtl_0|auto_generated|cntr5|counter_reg_bit1~0_combout  = ( !\cic|first_comb_mem_rtl_0|auto_generated|cntr5|counter_comb_bita1~sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\cic|first_comb_mem_rtl_0|auto_generated|cntr5|counter_comb_bita1~sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cic|first_comb_mem_rtl_0|auto_generated|cntr5|counter_reg_bit1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cic|first_comb_mem_rtl_0|auto_generated|cntr5|counter_reg_bit1~0 .extended_lut = "off";
defparam \cic|first_comb_mem_rtl_0|auto_generated|cntr5|counter_reg_bit1~0 .lut_mask = 64'hFFFF0000FFFF0000;
defparam \cic|first_comb_mem_rtl_0|auto_generated|cntr5|counter_reg_bit1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y14_N56
dffeas \cic|first_comb_mem_rtl_0|auto_generated|cntr5|counter_reg_bit1 (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\cic|first_comb_mem_rtl_0|auto_generated|cntr5|counter_reg_bit1~0_combout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cic|first_comb_mem_rtl_0|auto_generated|cntr5|counter_comb_bita3~1_sumout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cic|first_comb_mem_rtl_0|auto_generated|cntr5|counter_reg_bit1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cic|first_comb_mem_rtl_0|auto_generated|cntr5|counter_reg_bit1 .is_wysiwyg = "true";
defparam \cic|first_comb_mem_rtl_0|auto_generated|cntr5|counter_reg_bit1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y14_N6
cyclonev_lcell_comb \cic|first_comb_mem_rtl_0|auto_generated|cntr5|counter_comb_bita2 (
// Equation(s):
// \cic|first_comb_mem_rtl_0|auto_generated|cntr5|counter_comb_bita2~sumout  = SUM(( !\cic|first_comb_mem_rtl_0|auto_generated|cntr5|counter_reg_bit2~q  ) + ( VCC ) + ( \cic|first_comb_mem_rtl_0|auto_generated|cntr5|counter_comb_bita1~COUT  ))
// \cic|first_comb_mem_rtl_0|auto_generated|cntr5|counter_comb_bita2~COUT  = CARRY(( !\cic|first_comb_mem_rtl_0|auto_generated|cntr5|counter_reg_bit2~q  ) + ( VCC ) + ( \cic|first_comb_mem_rtl_0|auto_generated|cntr5|counter_comb_bita1~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cic|first_comb_mem_rtl_0|auto_generated|cntr5|counter_reg_bit2~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cic|first_comb_mem_rtl_0|auto_generated|cntr5|counter_comb_bita1~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\cic|first_comb_mem_rtl_0|auto_generated|cntr5|counter_comb_bita2~sumout ),
	.cout(\cic|first_comb_mem_rtl_0|auto_generated|cntr5|counter_comb_bita2~COUT ),
	.shareout());
// synopsys translate_off
defparam \cic|first_comb_mem_rtl_0|auto_generated|cntr5|counter_comb_bita2 .extended_lut = "off";
defparam \cic|first_comb_mem_rtl_0|auto_generated|cntr5|counter_comb_bita2 .lut_mask = 64'h000000000000F0F0;
defparam \cic|first_comb_mem_rtl_0|auto_generated|cntr5|counter_comb_bita2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y14_N27
cyclonev_lcell_comb \cic|first_comb_mem_rtl_0|auto_generated|cntr5|counter_reg_bit2~0 (
// Equation(s):
// \cic|first_comb_mem_rtl_0|auto_generated|cntr5|counter_reg_bit2~0_combout  = ( !\cic|first_comb_mem_rtl_0|auto_generated|cntr5|counter_comb_bita2~sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cic|first_comb_mem_rtl_0|auto_generated|cntr5|counter_comb_bita2~sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cic|first_comb_mem_rtl_0|auto_generated|cntr5|counter_reg_bit2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cic|first_comb_mem_rtl_0|auto_generated|cntr5|counter_reg_bit2~0 .extended_lut = "off";
defparam \cic|first_comb_mem_rtl_0|auto_generated|cntr5|counter_reg_bit2~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \cic|first_comb_mem_rtl_0|auto_generated|cntr5|counter_reg_bit2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y14_N29
dffeas \cic|first_comb_mem_rtl_0|auto_generated|cntr5|counter_reg_bit2 (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\cic|first_comb_mem_rtl_0|auto_generated|cntr5|counter_reg_bit2~0_combout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cic|first_comb_mem_rtl_0|auto_generated|cntr5|counter_comb_bita3~1_sumout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cic|first_comb_mem_rtl_0|auto_generated|cntr5|counter_reg_bit2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cic|first_comb_mem_rtl_0|auto_generated|cntr5|counter_reg_bit2 .is_wysiwyg = "true";
defparam \cic|first_comb_mem_rtl_0|auto_generated|cntr5|counter_reg_bit2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y14_N9
cyclonev_lcell_comb \cic|first_comb_mem_rtl_0|auto_generated|cntr5|counter_comb_bita3 (
// Equation(s):
// \cic|first_comb_mem_rtl_0|auto_generated|cntr5|counter_comb_bita3~sumout  = SUM(( !\cic|first_comb_mem_rtl_0|auto_generated|cntr5|counter_reg_bit3~q  ) + ( VCC ) + ( \cic|first_comb_mem_rtl_0|auto_generated|cntr5|counter_comb_bita2~COUT  ))
// \cic|first_comb_mem_rtl_0|auto_generated|cntr5|counter_comb_bita3~COUT  = CARRY(( !\cic|first_comb_mem_rtl_0|auto_generated|cntr5|counter_reg_bit3~q  ) + ( VCC ) + ( \cic|first_comb_mem_rtl_0|auto_generated|cntr5|counter_comb_bita2~COUT  ))

	.dataa(!\cic|first_comb_mem_rtl_0|auto_generated|cntr5|counter_reg_bit3~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cic|first_comb_mem_rtl_0|auto_generated|cntr5|counter_comb_bita2~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\cic|first_comb_mem_rtl_0|auto_generated|cntr5|counter_comb_bita3~sumout ),
	.cout(\cic|first_comb_mem_rtl_0|auto_generated|cntr5|counter_comb_bita3~COUT ),
	.shareout());
// synopsys translate_off
defparam \cic|first_comb_mem_rtl_0|auto_generated|cntr5|counter_comb_bita3 .extended_lut = "off";
defparam \cic|first_comb_mem_rtl_0|auto_generated|cntr5|counter_comb_bita3 .lut_mask = 64'h000000000000AAAA;
defparam \cic|first_comb_mem_rtl_0|auto_generated|cntr5|counter_comb_bita3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y14_N24
cyclonev_lcell_comb \cic|first_comb_mem_rtl_0|auto_generated|cntr5|counter_reg_bit3~0 (
// Equation(s):
// \cic|first_comb_mem_rtl_0|auto_generated|cntr5|counter_reg_bit3~0_combout  = ( !\cic|first_comb_mem_rtl_0|auto_generated|cntr5|counter_comb_bita3~sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cic|first_comb_mem_rtl_0|auto_generated|cntr5|counter_comb_bita3~sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cic|first_comb_mem_rtl_0|auto_generated|cntr5|counter_reg_bit3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cic|first_comb_mem_rtl_0|auto_generated|cntr5|counter_reg_bit3~0 .extended_lut = "off";
defparam \cic|first_comb_mem_rtl_0|auto_generated|cntr5|counter_reg_bit3~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \cic|first_comb_mem_rtl_0|auto_generated|cntr5|counter_reg_bit3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y14_N26
dffeas \cic|first_comb_mem_rtl_0|auto_generated|cntr5|counter_reg_bit3 (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\cic|first_comb_mem_rtl_0|auto_generated|cntr5|counter_reg_bit3~0_combout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cic|first_comb_mem_rtl_0|auto_generated|cntr5|counter_comb_bita3~1_sumout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cic|first_comb_mem_rtl_0|auto_generated|cntr5|counter_reg_bit3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cic|first_comb_mem_rtl_0|auto_generated|cntr5|counter_reg_bit3 .is_wysiwyg = "true";
defparam \cic|first_comb_mem_rtl_0|auto_generated|cntr5|counter_reg_bit3 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y14_N12
cyclonev_lcell_comb \cic|first_comb_mem_rtl_0|auto_generated|cntr5|counter_comb_bita3~1 (
// Equation(s):
// \cic|first_comb_mem_rtl_0|auto_generated|cntr5|counter_comb_bita3~1_sumout  = SUM(( GND ) + ( GND ) + ( \cic|first_comb_mem_rtl_0|auto_generated|cntr5|counter_comb_bita3~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cic|first_comb_mem_rtl_0|auto_generated|cntr5|counter_comb_bita3~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\cic|first_comb_mem_rtl_0|auto_generated|cntr5|counter_comb_bita3~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cic|first_comb_mem_rtl_0|auto_generated|cntr5|counter_comb_bita3~1 .extended_lut = "off";
defparam \cic|first_comb_mem_rtl_0|auto_generated|cntr5|counter_comb_bita3~1 .lut_mask = 64'h0000FFFF00000000;
defparam \cic|first_comb_mem_rtl_0|auto_generated|cntr5|counter_comb_bita3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y14_N18
cyclonev_lcell_comb \cic|first_comb_mem_rtl_0|auto_generated|dffe6~0 (
// Equation(s):
// \cic|first_comb_mem_rtl_0|auto_generated|dffe6~0_combout  = ( !\cic|first_comb_mem_rtl_0|auto_generated|cntr5|counter_comb_bita3~1_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cic|first_comb_mem_rtl_0|auto_generated|cntr5|counter_comb_bita3~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cic|first_comb_mem_rtl_0|auto_generated|dffe6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cic|first_comb_mem_rtl_0|auto_generated|dffe6~0 .extended_lut = "off";
defparam \cic|first_comb_mem_rtl_0|auto_generated|dffe6~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \cic|first_comb_mem_rtl_0|auto_generated|dffe6~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y14_N19
dffeas \cic|first_comb_mem_rtl_0|auto_generated|dffe6 (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\cic|first_comb_mem_rtl_0|auto_generated|dffe6~0_combout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cic|first_comb_mem_rtl_0|auto_generated|dffe6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cic|first_comb_mem_rtl_0|auto_generated|dffe6 .is_wysiwyg = "true";
defparam \cic|first_comb_mem_rtl_0|auto_generated|dffe6 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y14_N17
dffeas \cic|first_integrator[15] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\cic|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cic|first_integrator [15]),
	.prn(vcc));
// synopsys translate_off
defparam \cic|first_integrator[15] .is_wysiwyg = "true";
defparam \cic|first_integrator[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y15_N33
cyclonev_lcell_comb \cic|Add0~5 (
// Equation(s):
// \cic|Add0~5_sumout  = SUM(( \iir|input_register[1]~_Duplicate_2_q  ) + ( \cic|first_integrator [1] ) + ( \cic|Add0~2  ))
// \cic|Add0~6  = CARRY(( \iir|input_register[1]~_Duplicate_2_q  ) + ( \cic|first_integrator [1] ) + ( \cic|Add0~2  ))

	.dataa(!\cic|first_integrator [1]),
	.datab(gnd),
	.datac(!\iir|input_register[1]~_Duplicate_2_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cic|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cic|Add0~5_sumout ),
	.cout(\cic|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \cic|Add0~5 .extended_lut = "off";
defparam \cic|Add0~5 .lut_mask = 64'h0000AAAA00000F0F;
defparam \cic|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y15_N35
dffeas \cic|first_integrator[1] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\cic|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cic|first_integrator [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cic|first_integrator[1] .is_wysiwyg = "true";
defparam \cic|first_integrator[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y15_N36
cyclonev_lcell_comb \cic|Add0~9 (
// Equation(s):
// \cic|Add0~9_sumout  = SUM(( \iir|input_register[2]~_Duplicate_2_q  ) + ( \cic|first_integrator [2] ) + ( \cic|Add0~6  ))
// \cic|Add0~10  = CARRY(( \iir|input_register[2]~_Duplicate_2_q  ) + ( \cic|first_integrator [2] ) + ( \cic|Add0~6  ))

	.dataa(gnd),
	.datab(!\cic|first_integrator [2]),
	.datac(!\iir|input_register[2]~_Duplicate_2_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cic|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cic|Add0~9_sumout ),
	.cout(\cic|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \cic|Add0~9 .extended_lut = "off";
defparam \cic|Add0~9 .lut_mask = 64'h0000CCCC00000F0F;
defparam \cic|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y15_N37
dffeas \cic|first_integrator[2] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\cic|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cic|first_integrator [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cic|first_integrator[2] .is_wysiwyg = "true";
defparam \cic|first_integrator[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y15_N39
cyclonev_lcell_comb \cic|Add0~13 (
// Equation(s):
// \cic|Add0~13_sumout  = SUM(( \iir|input_register[3]~_Duplicate_2_q  ) + ( \cic|first_integrator [3] ) + ( \cic|Add0~10  ))
// \cic|Add0~14  = CARRY(( \iir|input_register[3]~_Duplicate_2_q  ) + ( \cic|first_integrator [3] ) + ( \cic|Add0~10  ))

	.dataa(!\iir|input_register[3]~_Duplicate_2_q ),
	.datab(gnd),
	.datac(!\cic|first_integrator [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cic|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cic|Add0~13_sumout ),
	.cout(\cic|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \cic|Add0~13 .extended_lut = "off";
defparam \cic|Add0~13 .lut_mask = 64'h0000F0F000005555;
defparam \cic|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y15_N41
dffeas \cic|first_integrator[3] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\cic|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cic|first_integrator [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cic|first_integrator[3] .is_wysiwyg = "true";
defparam \cic|first_integrator[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y15_N42
cyclonev_lcell_comb \cic|Add0~17 (
// Equation(s):
// \cic|Add0~17_sumout  = SUM(( \iir|input_register[4]~_Duplicate_2_q  ) + ( \cic|first_integrator [4] ) + ( \cic|Add0~14  ))
// \cic|Add0~18  = CARRY(( \iir|input_register[4]~_Duplicate_2_q  ) + ( \cic|first_integrator [4] ) + ( \cic|Add0~14  ))

	.dataa(gnd),
	.datab(!\cic|first_integrator [4]),
	.datac(!\iir|input_register[4]~_Duplicate_2_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cic|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cic|Add0~17_sumout ),
	.cout(\cic|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \cic|Add0~17 .extended_lut = "off";
defparam \cic|Add0~17 .lut_mask = 64'h0000CCCC00000F0F;
defparam \cic|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y15_N43
dffeas \cic|first_integrator[4] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\cic|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cic|first_integrator [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cic|first_integrator[4] .is_wysiwyg = "true";
defparam \cic|first_integrator[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y15_N45
cyclonev_lcell_comb \cic|Add0~21 (
// Equation(s):
// \cic|Add0~21_sumout  = SUM(( \iir|input_register[5]~_Duplicate_2_q  ) + ( \cic|first_integrator [5] ) + ( \cic|Add0~18  ))
// \cic|Add0~22  = CARRY(( \iir|input_register[5]~_Duplicate_2_q  ) + ( \cic|first_integrator [5] ) + ( \cic|Add0~18  ))

	.dataa(!\iir|input_register[5]~_Duplicate_2_q ),
	.datab(gnd),
	.datac(!\cic|first_integrator [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cic|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cic|Add0~21_sumout ),
	.cout(\cic|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \cic|Add0~21 .extended_lut = "off";
defparam \cic|Add0~21 .lut_mask = 64'h0000F0F000005555;
defparam \cic|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y15_N47
dffeas \cic|first_integrator[5] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\cic|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cic|first_integrator [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cic|first_integrator[5] .is_wysiwyg = "true";
defparam \cic|first_integrator[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y15_N48
cyclonev_lcell_comb \cic|Add0~25 (
// Equation(s):
// \cic|Add0~25_sumout  = SUM(( \iir|input_register[6]~_Duplicate_2_q  ) + ( \cic|first_integrator [6] ) + ( \cic|Add0~22  ))
// \cic|Add0~26  = CARRY(( \iir|input_register[6]~_Duplicate_2_q  ) + ( \cic|first_integrator [6] ) + ( \cic|Add0~22  ))

	.dataa(!\iir|input_register[6]~_Duplicate_2_q ),
	.datab(gnd),
	.datac(!\cic|first_integrator [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cic|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cic|Add0~25_sumout ),
	.cout(\cic|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \cic|Add0~25 .extended_lut = "off";
defparam \cic|Add0~25 .lut_mask = 64'h0000F0F000005555;
defparam \cic|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y15_N50
dffeas \cic|first_integrator[6] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\cic|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cic|first_integrator [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cic|first_integrator[6] .is_wysiwyg = "true";
defparam \cic|first_integrator[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y15_N51
cyclonev_lcell_comb \cic|Add0~29 (
// Equation(s):
// \cic|Add0~29_sumout  = SUM(( \iir|input_register[7]~_Duplicate_2_q  ) + ( \cic|first_integrator [7] ) + ( \cic|Add0~26  ))
// \cic|Add0~30  = CARRY(( \iir|input_register[7]~_Duplicate_2_q  ) + ( \cic|first_integrator [7] ) + ( \cic|Add0~26  ))

	.dataa(gnd),
	.datab(!\iir|input_register[7]~_Duplicate_2_q ),
	.datac(!\cic|first_integrator [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cic|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cic|Add0~29_sumout ),
	.cout(\cic|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \cic|Add0~29 .extended_lut = "off";
defparam \cic|Add0~29 .lut_mask = 64'h0000F0F000003333;
defparam \cic|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y15_N52
dffeas \cic|first_integrator[7] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\cic|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cic|first_integrator [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cic|first_integrator[7] .is_wysiwyg = "true";
defparam \cic|first_integrator[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y15_N54
cyclonev_lcell_comb \cic|Add0~33 (
// Equation(s):
// \cic|Add0~33_sumout  = SUM(( \cic|first_integrator[8]~DUPLICATE_q  ) + ( \iir|input_register[8]~_Duplicate_2_q  ) + ( \cic|Add0~30  ))
// \cic|Add0~34  = CARRY(( \cic|first_integrator[8]~DUPLICATE_q  ) + ( \iir|input_register[8]~_Duplicate_2_q  ) + ( \cic|Add0~30  ))

	.dataa(gnd),
	.datab(!\iir|input_register[8]~_Duplicate_2_q ),
	.datac(gnd),
	.datad(!\cic|first_integrator[8]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cic|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cic|Add0~33_sumout ),
	.cout(\cic|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \cic|Add0~33 .extended_lut = "off";
defparam \cic|Add0~33 .lut_mask = 64'h0000CCCC000000FF;
defparam \cic|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y15_N55
dffeas \cic|first_integrator[8]~DUPLICATE (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\cic|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cic|first_integrator[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cic|first_integrator[8]~DUPLICATE .is_wysiwyg = "true";
defparam \cic|first_integrator[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y15_N57
cyclonev_lcell_comb \cic|Add0~37 (
// Equation(s):
// \cic|Add0~37_sumout  = SUM(( \iir|input_register[9]~_Duplicate_2_q  ) + ( \cic|first_integrator [9] ) + ( \cic|Add0~34  ))
// \cic|Add0~38  = CARRY(( \iir|input_register[9]~_Duplicate_2_q  ) + ( \cic|first_integrator [9] ) + ( \cic|Add0~34  ))

	.dataa(!\cic|first_integrator [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\iir|input_register[9]~_Duplicate_2_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cic|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cic|Add0~37_sumout ),
	.cout(\cic|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \cic|Add0~37 .extended_lut = "off";
defparam \cic|Add0~37 .lut_mask = 64'h0000AAAA000000FF;
defparam \cic|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y15_N58
dffeas \cic|first_integrator[9] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\cic|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cic|first_integrator [9]),
	.prn(vcc));
// synopsys translate_off
defparam \cic|first_integrator[9] .is_wysiwyg = "true";
defparam \cic|first_integrator[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y14_N0
cyclonev_lcell_comb \cic|Add0~41 (
// Equation(s):
// \cic|Add0~41_sumout  = SUM(( \iir|input_register[10]~_Duplicate_2_q  ) + ( \cic|first_integrator [10] ) + ( \cic|Add0~38  ))
// \cic|Add0~42  = CARRY(( \iir|input_register[10]~_Duplicate_2_q  ) + ( \cic|first_integrator [10] ) + ( \cic|Add0~38  ))

	.dataa(gnd),
	.datab(!\iir|input_register[10]~_Duplicate_2_q ),
	.datac(!\cic|first_integrator [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cic|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cic|Add0~41_sumout ),
	.cout(\cic|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \cic|Add0~41 .extended_lut = "off";
defparam \cic|Add0~41 .lut_mask = 64'h0000F0F000003333;
defparam \cic|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y14_N1
dffeas \cic|first_integrator[10] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\cic|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cic|first_integrator [10]),
	.prn(vcc));
// synopsys translate_off
defparam \cic|first_integrator[10] .is_wysiwyg = "true";
defparam \cic|first_integrator[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y14_N3
cyclonev_lcell_comb \cic|Add0~45 (
// Equation(s):
// \cic|Add0~45_sumout  = SUM(( \cic|first_integrator [11] ) + ( \iir|input_register[11]~_Duplicate_2_q  ) + ( \cic|Add0~42  ))
// \cic|Add0~46  = CARRY(( \cic|first_integrator [11] ) + ( \iir|input_register[11]~_Duplicate_2_q  ) + ( \cic|Add0~42  ))

	.dataa(!\cic|first_integrator [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\iir|input_register[11]~_Duplicate_2_q ),
	.datag(gnd),
	.cin(\cic|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cic|Add0~45_sumout ),
	.cout(\cic|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \cic|Add0~45 .extended_lut = "off";
defparam \cic|Add0~45 .lut_mask = 64'h0000FF0000005555;
defparam \cic|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y14_N5
dffeas \cic|first_integrator[11] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\cic|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cic|first_integrator [11]),
	.prn(vcc));
// synopsys translate_off
defparam \cic|first_integrator[11] .is_wysiwyg = "true";
defparam \cic|first_integrator[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y14_N6
cyclonev_lcell_comb \cic|Add0~49 (
// Equation(s):
// \cic|Add0~49_sumout  = SUM(( \iir|input_register[12]~_Duplicate_2_q  ) + ( \cic|first_integrator[12]~DUPLICATE_q  ) + ( \cic|Add0~46  ))
// \cic|Add0~50  = CARRY(( \iir|input_register[12]~_Duplicate_2_q  ) + ( \cic|first_integrator[12]~DUPLICATE_q  ) + ( \cic|Add0~46  ))

	.dataa(gnd),
	.datab(!\cic|first_integrator[12]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\iir|input_register[12]~_Duplicate_2_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cic|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cic|Add0~49_sumout ),
	.cout(\cic|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \cic|Add0~49 .extended_lut = "off";
defparam \cic|Add0~49 .lut_mask = 64'h0000CCCC000000FF;
defparam \cic|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y14_N8
dffeas \cic|first_integrator[12]~DUPLICATE (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\cic|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cic|first_integrator[12]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cic|first_integrator[12]~DUPLICATE .is_wysiwyg = "true";
defparam \cic|first_integrator[12]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y14_N9
cyclonev_lcell_comb \cic|Add0~53 (
// Equation(s):
// \cic|Add0~53_sumout  = SUM(( \cic|first_integrator [13] ) + ( \iir|input_register[13]~_Duplicate_2_q  ) + ( \cic|Add0~50  ))
// \cic|Add0~54  = CARRY(( \cic|first_integrator [13] ) + ( \iir|input_register[13]~_Duplicate_2_q  ) + ( \cic|Add0~50  ))

	.dataa(!\cic|first_integrator [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\iir|input_register[13]~_Duplicate_2_q ),
	.datag(gnd),
	.cin(\cic|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cic|Add0~53_sumout ),
	.cout(\cic|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \cic|Add0~53 .extended_lut = "off";
defparam \cic|Add0~53 .lut_mask = 64'h0000FF0000005555;
defparam \cic|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y14_N10
dffeas \cic|first_integrator[13] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\cic|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cic|first_integrator [13]),
	.prn(vcc));
// synopsys translate_off
defparam \cic|first_integrator[13] .is_wysiwyg = "true";
defparam \cic|first_integrator[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y14_N12
cyclonev_lcell_comb \cic|Add0~57 (
// Equation(s):
// \cic|Add0~57_sumout  = SUM(( \iir|input_register[14]~_Duplicate_2_q  ) + ( \cic|first_integrator [14] ) + ( \cic|Add0~54  ))
// \cic|Add0~58  = CARRY(( \iir|input_register[14]~_Duplicate_2_q  ) + ( \cic|first_integrator [14] ) + ( \cic|Add0~54  ))

	.dataa(gnd),
	.datab(!\cic|first_integrator [14]),
	.datac(!\iir|input_register[14]~_Duplicate_2_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cic|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cic|Add0~57_sumout ),
	.cout(\cic|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \cic|Add0~57 .extended_lut = "off";
defparam \cic|Add0~57 .lut_mask = 64'h0000CCCC00000F0F;
defparam \cic|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y14_N13
dffeas \cic|first_integrator[14] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\cic|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cic|first_integrator [14]),
	.prn(vcc));
// synopsys translate_off
defparam \cic|first_integrator[14] .is_wysiwyg = "true";
defparam \cic|first_integrator[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y14_N15
cyclonev_lcell_comb \cic|Add0~61 (
// Equation(s):
// \cic|Add0~61_sumout  = SUM(( \iir|input_register[15]~_Duplicate_2_q  ) + ( \cic|first_integrator [15] ) + ( \cic|Add0~58  ))
// \cic|Add0~62  = CARRY(( \iir|input_register[15]~_Duplicate_2_q  ) + ( \cic|first_integrator [15] ) + ( \cic|Add0~58  ))

	.dataa(!\iir|input_register[15]~_Duplicate_2_q ),
	.datab(gnd),
	.datac(!\cic|first_integrator [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cic|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cic|Add0~61_sumout ),
	.cout(\cic|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \cic|Add0~61 .extended_lut = "off";
defparam \cic|Add0~61 .lut_mask = 64'h0000F0F000005555;
defparam \cic|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y14_N16
dffeas \cic|first_integrator[15]~DUPLICATE (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\cic|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cic|first_integrator[15]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cic|first_integrator[15]~DUPLICATE .is_wysiwyg = "true";
defparam \cic|first_integrator[15]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y14_N0
cyclonev_lcell_comb \cic|first_comb_mem_rtl_0|auto_generated|cntr1|counter_comb_bita0 (
// Equation(s):
// \cic|first_comb_mem_rtl_0|auto_generated|cntr1|counter_comb_bita0~sumout  = SUM(( \cic|first_comb_mem_rtl_0|auto_generated|cntr1|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))
// \cic|first_comb_mem_rtl_0|auto_generated|cntr1|counter_comb_bita0~COUT  = CARRY(( \cic|first_comb_mem_rtl_0|auto_generated|cntr1|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cic|first_comb_mem_rtl_0|auto_generated|cntr1|counter_reg_bit [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\cic|first_comb_mem_rtl_0|auto_generated|cntr1|counter_comb_bita0~sumout ),
	.cout(\cic|first_comb_mem_rtl_0|auto_generated|cntr1|counter_comb_bita0~COUT ),
	.shareout());
// synopsys translate_off
defparam \cic|first_comb_mem_rtl_0|auto_generated|cntr1|counter_comb_bita0 .extended_lut = "off";
defparam \cic|first_comb_mem_rtl_0|auto_generated|cntr1|counter_comb_bita0 .lut_mask = 64'h00000000000000FF;
defparam \cic|first_comb_mem_rtl_0|auto_generated|cntr1|counter_comb_bita0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y14_N1
dffeas \cic|first_comb_mem_rtl_0|auto_generated|cntr1|counter_reg_bit[0] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\cic|first_comb_mem_rtl_0|auto_generated|cntr1|counter_comb_bita0~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cic|first_comb_mem_rtl_0|auto_generated|cntr1|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cic|first_comb_mem_rtl_0|auto_generated|cntr1|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \cic|first_comb_mem_rtl_0|auto_generated|cntr1|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y14_N3
cyclonev_lcell_comb \cic|first_comb_mem_rtl_0|auto_generated|cntr1|counter_comb_bita1 (
// Equation(s):
// \cic|first_comb_mem_rtl_0|auto_generated|cntr1|counter_comb_bita1~sumout  = SUM(( \cic|first_comb_mem_rtl_0|auto_generated|cntr1|counter_reg_bit [1] ) + ( GND ) + ( \cic|first_comb_mem_rtl_0|auto_generated|cntr1|counter_comb_bita0~COUT  ))
// \cic|first_comb_mem_rtl_0|auto_generated|cntr1|counter_comb_bita1~COUT  = CARRY(( \cic|first_comb_mem_rtl_0|auto_generated|cntr1|counter_reg_bit [1] ) + ( GND ) + ( \cic|first_comb_mem_rtl_0|auto_generated|cntr1|counter_comb_bita0~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cic|first_comb_mem_rtl_0|auto_generated|cntr1|counter_reg_bit [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cic|first_comb_mem_rtl_0|auto_generated|cntr1|counter_comb_bita0~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\cic|first_comb_mem_rtl_0|auto_generated|cntr1|counter_comb_bita1~sumout ),
	.cout(\cic|first_comb_mem_rtl_0|auto_generated|cntr1|counter_comb_bita1~COUT ),
	.shareout());
// synopsys translate_off
defparam \cic|first_comb_mem_rtl_0|auto_generated|cntr1|counter_comb_bita1 .extended_lut = "off";
defparam \cic|first_comb_mem_rtl_0|auto_generated|cntr1|counter_comb_bita1 .lut_mask = 64'h0000FFFF000000FF;
defparam \cic|first_comb_mem_rtl_0|auto_generated|cntr1|counter_comb_bita1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y14_N5
dffeas \cic|first_comb_mem_rtl_0|auto_generated|cntr1|counter_reg_bit[1] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\cic|first_comb_mem_rtl_0|auto_generated|cntr1|counter_comb_bita1~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cic|first_comb_mem_rtl_0|auto_generated|cntr1|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cic|first_comb_mem_rtl_0|auto_generated|cntr1|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \cic|first_comb_mem_rtl_0|auto_generated|cntr1|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y14_N6
cyclonev_lcell_comb \cic|first_comb_mem_rtl_0|auto_generated|cntr1|counter_comb_bita2 (
// Equation(s):
// \cic|first_comb_mem_rtl_0|auto_generated|cntr1|counter_comb_bita2~sumout  = SUM(( \cic|first_comb_mem_rtl_0|auto_generated|cntr1|counter_reg_bit [2] ) + ( GND ) + ( \cic|first_comb_mem_rtl_0|auto_generated|cntr1|counter_comb_bita1~COUT  ))
// \cic|first_comb_mem_rtl_0|auto_generated|cntr1|counter_comb_bita2~COUT  = CARRY(( \cic|first_comb_mem_rtl_0|auto_generated|cntr1|counter_reg_bit [2] ) + ( GND ) + ( \cic|first_comb_mem_rtl_0|auto_generated|cntr1|counter_comb_bita1~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cic|first_comb_mem_rtl_0|auto_generated|cntr1|counter_reg_bit [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cic|first_comb_mem_rtl_0|auto_generated|cntr1|counter_comb_bita1~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\cic|first_comb_mem_rtl_0|auto_generated|cntr1|counter_comb_bita2~sumout ),
	.cout(\cic|first_comb_mem_rtl_0|auto_generated|cntr1|counter_comb_bita2~COUT ),
	.shareout());
// synopsys translate_off
defparam \cic|first_comb_mem_rtl_0|auto_generated|cntr1|counter_comb_bita2 .extended_lut = "off";
defparam \cic|first_comb_mem_rtl_0|auto_generated|cntr1|counter_comb_bita2 .lut_mask = 64'h0000FFFF000000FF;
defparam \cic|first_comb_mem_rtl_0|auto_generated|cntr1|counter_comb_bita2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y14_N7
dffeas \cic|first_comb_mem_rtl_0|auto_generated|cntr1|counter_reg_bit[2] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\cic|first_comb_mem_rtl_0|auto_generated|cntr1|counter_comb_bita2~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cic|first_comb_mem_rtl_0|auto_generated|cntr1|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cic|first_comb_mem_rtl_0|auto_generated|cntr1|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \cic|first_comb_mem_rtl_0|auto_generated|cntr1|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y14_N9
cyclonev_lcell_comb \cic|first_comb_mem_rtl_0|auto_generated|cntr1|counter_comb_bita3 (
// Equation(s):
// \cic|first_comb_mem_rtl_0|auto_generated|cntr1|counter_comb_bita3~sumout  = SUM(( \cic|first_comb_mem_rtl_0|auto_generated|cntr1|counter_reg_bit [3] ) + ( GND ) + ( \cic|first_comb_mem_rtl_0|auto_generated|cntr1|counter_comb_bita2~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cic|first_comb_mem_rtl_0|auto_generated|cntr1|counter_reg_bit [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cic|first_comb_mem_rtl_0|auto_generated|cntr1|counter_comb_bita2~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\cic|first_comb_mem_rtl_0|auto_generated|cntr1|counter_comb_bita3~sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cic|first_comb_mem_rtl_0|auto_generated|cntr1|counter_comb_bita3 .extended_lut = "off";
defparam \cic|first_comb_mem_rtl_0|auto_generated|cntr1|counter_comb_bita3 .lut_mask = 64'h0000FFFF000000FF;
defparam \cic|first_comb_mem_rtl_0|auto_generated|cntr1|counter_comb_bita3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y14_N10
dffeas \cic|first_comb_mem_rtl_0|auto_generated|cntr1|counter_reg_bit[3] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\cic|first_comb_mem_rtl_0|auto_generated|cntr1|counter_comb_bita3~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cic|first_comb_mem_rtl_0|auto_generated|cntr1|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cic|first_comb_mem_rtl_0|auto_generated|cntr1|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \cic|first_comb_mem_rtl_0|auto_generated|cntr1|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y14_N30
cyclonev_lcell_comb \cic|first_comb_mem_rtl_0|auto_generated|op_1~1 (
// Equation(s):
// \cic|first_comb_mem_rtl_0|auto_generated|op_1~1_sumout  = SUM(( \cic|first_comb_mem_rtl_0|auto_generated|cntr1|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))
// \cic|first_comb_mem_rtl_0|auto_generated|op_1~2  = CARRY(( \cic|first_comb_mem_rtl_0|auto_generated|cntr1|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cic|first_comb_mem_rtl_0|auto_generated|cntr1|counter_reg_bit [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\cic|first_comb_mem_rtl_0|auto_generated|op_1~1_sumout ),
	.cout(\cic|first_comb_mem_rtl_0|auto_generated|op_1~2 ),
	.shareout());
// synopsys translate_off
defparam \cic|first_comb_mem_rtl_0|auto_generated|op_1~1 .extended_lut = "off";
defparam \cic|first_comb_mem_rtl_0|auto_generated|op_1~1 .lut_mask = 64'h0000000000000F0F;
defparam \cic|first_comb_mem_rtl_0|auto_generated|op_1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y14_N31
dffeas \cic|first_comb_mem_rtl_0|auto_generated|dffe3a[0] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\cic|first_comb_mem_rtl_0|auto_generated|op_1~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cic|first_comb_mem_rtl_0|auto_generated|dffe3a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cic|first_comb_mem_rtl_0|auto_generated|dffe3a[0] .is_wysiwyg = "true";
defparam \cic|first_comb_mem_rtl_0|auto_generated|dffe3a[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y14_N33
cyclonev_lcell_comb \cic|first_comb_mem_rtl_0|auto_generated|op_1~5 (
// Equation(s):
// \cic|first_comb_mem_rtl_0|auto_generated|op_1~5_sumout  = SUM(( \cic|first_comb_mem_rtl_0|auto_generated|cntr1|counter_reg_bit [1] ) + ( VCC ) + ( \cic|first_comb_mem_rtl_0|auto_generated|op_1~2  ))
// \cic|first_comb_mem_rtl_0|auto_generated|op_1~6  = CARRY(( \cic|first_comb_mem_rtl_0|auto_generated|cntr1|counter_reg_bit [1] ) + ( VCC ) + ( \cic|first_comb_mem_rtl_0|auto_generated|op_1~2  ))

	.dataa(!\cic|first_comb_mem_rtl_0|auto_generated|cntr1|counter_reg_bit [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cic|first_comb_mem_rtl_0|auto_generated|op_1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cic|first_comb_mem_rtl_0|auto_generated|op_1~5_sumout ),
	.cout(\cic|first_comb_mem_rtl_0|auto_generated|op_1~6 ),
	.shareout());
// synopsys translate_off
defparam \cic|first_comb_mem_rtl_0|auto_generated|op_1~5 .extended_lut = "off";
defparam \cic|first_comb_mem_rtl_0|auto_generated|op_1~5 .lut_mask = 64'h0000000000005555;
defparam \cic|first_comb_mem_rtl_0|auto_generated|op_1~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y14_N24
cyclonev_lcell_comb \cic|first_comb_mem_rtl_0|auto_generated|dffe3a[1]~0 (
// Equation(s):
// \cic|first_comb_mem_rtl_0|auto_generated|dffe3a[1]~0_combout  = ( !\cic|first_comb_mem_rtl_0|auto_generated|op_1~5_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cic|first_comb_mem_rtl_0|auto_generated|op_1~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cic|first_comb_mem_rtl_0|auto_generated|dffe3a[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cic|first_comb_mem_rtl_0|auto_generated|dffe3a[1]~0 .extended_lut = "off";
defparam \cic|first_comb_mem_rtl_0|auto_generated|dffe3a[1]~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \cic|first_comb_mem_rtl_0|auto_generated|dffe3a[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y14_N26
dffeas \cic|first_comb_mem_rtl_0|auto_generated|dffe3a[1] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\cic|first_comb_mem_rtl_0|auto_generated|dffe3a[1]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cic|first_comb_mem_rtl_0|auto_generated|dffe3a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cic|first_comb_mem_rtl_0|auto_generated|dffe3a[1] .is_wysiwyg = "true";
defparam \cic|first_comb_mem_rtl_0|auto_generated|dffe3a[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y14_N27
cyclonev_lcell_comb \cic|first_comb_mem_rtl_0|auto_generated|dffe3a[1]~_wirecell (
// Equation(s):
// \cic|first_comb_mem_rtl_0|auto_generated|dffe3a[1]~_wirecell_combout  = ( !\cic|first_comb_mem_rtl_0|auto_generated|dffe3a [1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cic|first_comb_mem_rtl_0|auto_generated|dffe3a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cic|first_comb_mem_rtl_0|auto_generated|dffe3a[1]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cic|first_comb_mem_rtl_0|auto_generated|dffe3a[1]~_wirecell .extended_lut = "off";
defparam \cic|first_comb_mem_rtl_0|auto_generated|dffe3a[1]~_wirecell .lut_mask = 64'hFFFFFFFF00000000;
defparam \cic|first_comb_mem_rtl_0|auto_generated|dffe3a[1]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y14_N36
cyclonev_lcell_comb \cic|first_comb_mem_rtl_0|auto_generated|op_1~9 (
// Equation(s):
// \cic|first_comb_mem_rtl_0|auto_generated|op_1~9_sumout  = SUM(( \cic|first_comb_mem_rtl_0|auto_generated|cntr1|counter_reg_bit [2] ) + ( GND ) + ( \cic|first_comb_mem_rtl_0|auto_generated|op_1~6  ))
// \cic|first_comb_mem_rtl_0|auto_generated|op_1~10  = CARRY(( \cic|first_comb_mem_rtl_0|auto_generated|cntr1|counter_reg_bit [2] ) + ( GND ) + ( \cic|first_comb_mem_rtl_0|auto_generated|op_1~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cic|first_comb_mem_rtl_0|auto_generated|cntr1|counter_reg_bit [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cic|first_comb_mem_rtl_0|auto_generated|op_1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cic|first_comb_mem_rtl_0|auto_generated|op_1~9_sumout ),
	.cout(\cic|first_comb_mem_rtl_0|auto_generated|op_1~10 ),
	.shareout());
// synopsys translate_off
defparam \cic|first_comb_mem_rtl_0|auto_generated|op_1~9 .extended_lut = "off";
defparam \cic|first_comb_mem_rtl_0|auto_generated|op_1~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \cic|first_comb_mem_rtl_0|auto_generated|op_1~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y14_N37
dffeas \cic|first_comb_mem_rtl_0|auto_generated|dffe3a[2] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\cic|first_comb_mem_rtl_0|auto_generated|op_1~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cic|first_comb_mem_rtl_0|auto_generated|dffe3a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cic|first_comb_mem_rtl_0|auto_generated|dffe3a[2] .is_wysiwyg = "true";
defparam \cic|first_comb_mem_rtl_0|auto_generated|dffe3a[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y14_N39
cyclonev_lcell_comb \cic|first_comb_mem_rtl_0|auto_generated|op_1~13 (
// Equation(s):
// \cic|first_comb_mem_rtl_0|auto_generated|op_1~13_sumout  = SUM(( \cic|first_comb_mem_rtl_0|auto_generated|cntr1|counter_reg_bit [3] ) + ( GND ) + ( \cic|first_comb_mem_rtl_0|auto_generated|op_1~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cic|first_comb_mem_rtl_0|auto_generated|cntr1|counter_reg_bit [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cic|first_comb_mem_rtl_0|auto_generated|op_1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cic|first_comb_mem_rtl_0|auto_generated|op_1~13_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cic|first_comb_mem_rtl_0|auto_generated|op_1~13 .extended_lut = "off";
defparam \cic|first_comb_mem_rtl_0|auto_generated|op_1~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \cic|first_comb_mem_rtl_0|auto_generated|op_1~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y14_N40
dffeas \cic|first_comb_mem_rtl_0|auto_generated|dffe3a[3] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\cic|first_comb_mem_rtl_0|auto_generated|op_1~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cic|first_comb_mem_rtl_0|auto_generated|dffe3a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cic|first_comb_mem_rtl_0|auto_generated|dffe3a[3] .is_wysiwyg = "true";
defparam \cic|first_comb_mem_rtl_0|auto_generated|dffe3a[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y14_N4
dffeas \cic|first_integrator[11]~DUPLICATE (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\cic|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cic|first_integrator[11]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cic|first_integrator[11]~DUPLICATE .is_wysiwyg = "true";
defparam \cic|first_integrator[11]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y15_N56
dffeas \cic|first_integrator[8] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\cic|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cic|first_integrator [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cic|first_integrator[8] .is_wysiwyg = "true";
defparam \cic|first_integrator[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y15_N46
dffeas \cic|first_integrator[5]~DUPLICATE (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\cic|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cic|first_integrator[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cic|first_integrator[5]~DUPLICATE .is_wysiwyg = "true";
defparam \cic|first_integrator[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y15_N40
dffeas \cic|first_integrator[3]~DUPLICATE (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\cic|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cic|first_integrator[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cic|first_integrator[3]~DUPLICATE .is_wysiwyg = "true";
defparam \cic|first_integrator[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y14_N18
cyclonev_lcell_comb \cic|Add0~65 (
// Equation(s):
// \cic|Add0~65_sumout  = SUM(( \iir|input_register[15]~_Duplicate_2_q  ) + ( \cic|first_integrator [16] ) + ( \cic|Add0~62  ))
// \cic|Add0~66  = CARRY(( \iir|input_register[15]~_Duplicate_2_q  ) + ( \cic|first_integrator [16] ) + ( \cic|Add0~62  ))

	.dataa(gnd),
	.datab(!\cic|first_integrator [16]),
	.datac(!\iir|input_register[15]~_Duplicate_2_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cic|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cic|Add0~65_sumout ),
	.cout(\cic|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \cic|Add0~65 .extended_lut = "off";
defparam \cic|Add0~65 .lut_mask = 64'h0000CCCC00000F0F;
defparam \cic|Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y14_N19
dffeas \cic|first_integrator[16] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\cic|Add0~65_sumout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cic|first_integrator [16]),
	.prn(vcc));
// synopsys translate_off
defparam \cic|first_integrator[16] .is_wysiwyg = "true";
defparam \cic|first_integrator[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y14_N21
cyclonev_lcell_comb \cic|Add0~69 (
// Equation(s):
// \cic|Add0~69_sumout  = SUM(( \cic|first_integrator [17] ) + ( \iir|input_register[15]~_Duplicate_2_q  ) + ( \cic|Add0~66  ))
// \cic|Add0~70  = CARRY(( \cic|first_integrator [17] ) + ( \iir|input_register[15]~_Duplicate_2_q  ) + ( \cic|Add0~66  ))

	.dataa(!\iir|input_register[15]~_Duplicate_2_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cic|first_integrator [17]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cic|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cic|Add0~69_sumout ),
	.cout(\cic|Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \cic|Add0~69 .extended_lut = "off";
defparam \cic|Add0~69 .lut_mask = 64'h0000AAAA000000FF;
defparam \cic|Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y14_N23
dffeas \cic|first_integrator[17] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\cic|Add0~69_sumout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cic|first_integrator [17]),
	.prn(vcc));
// synopsys translate_off
defparam \cic|first_integrator[17] .is_wysiwyg = "true";
defparam \cic|first_integrator[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y14_N24
cyclonev_lcell_comb \cic|Add0~73 (
// Equation(s):
// \cic|Add0~73_sumout  = SUM(( \iir|input_register[15]~_Duplicate_2_q  ) + ( \cic|first_integrator [18] ) + ( \cic|Add0~70  ))
// \cic|Add0~74  = CARRY(( \iir|input_register[15]~_Duplicate_2_q  ) + ( \cic|first_integrator [18] ) + ( \cic|Add0~70  ))

	.dataa(!\iir|input_register[15]~_Duplicate_2_q ),
	.datab(!\cic|first_integrator [18]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cic|Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cic|Add0~73_sumout ),
	.cout(\cic|Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \cic|Add0~73 .extended_lut = "off";
defparam \cic|Add0~73 .lut_mask = 64'h0000CCCC00005555;
defparam \cic|Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y14_N25
dffeas \cic|first_integrator[18] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\cic|Add0~73_sumout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cic|first_integrator [18]),
	.prn(vcc));
// synopsys translate_off
defparam \cic|first_integrator[18] .is_wysiwyg = "true";
defparam \cic|first_integrator[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y14_N27
cyclonev_lcell_comb \cic|Add0~77 (
// Equation(s):
// \cic|Add0~77_sumout  = SUM(( \iir|input_register[15]~_Duplicate_2_q  ) + ( \cic|first_integrator [19] ) + ( \cic|Add0~74  ))
// \cic|Add0~78  = CARRY(( \iir|input_register[15]~_Duplicate_2_q  ) + ( \cic|first_integrator [19] ) + ( \cic|Add0~74  ))

	.dataa(!\iir|input_register[15]~_Duplicate_2_q ),
	.datab(gnd),
	.datac(!\cic|first_integrator [19]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cic|Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cic|Add0~77_sumout ),
	.cout(\cic|Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \cic|Add0~77 .extended_lut = "off";
defparam \cic|Add0~77 .lut_mask = 64'h0000F0F000005555;
defparam \cic|Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y14_N28
dffeas \cic|first_integrator[19] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\cic|Add0~77_sumout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cic|first_integrator [19]),
	.prn(vcc));
// synopsys translate_off
defparam \cic|first_integrator[19] .is_wysiwyg = "true";
defparam \cic|first_integrator[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y14_N30
cyclonev_lcell_comb \cic|Add0~81 (
// Equation(s):
// \cic|Add0~81_sumout  = SUM(( \cic|first_integrator [20] ) + ( \iir|input_register[15]~_Duplicate_2_q  ) + ( \cic|Add0~78  ))
// \cic|Add0~82  = CARRY(( \cic|first_integrator [20] ) + ( \iir|input_register[15]~_Duplicate_2_q  ) + ( \cic|Add0~78  ))

	.dataa(gnd),
	.datab(!\cic|first_integrator [20]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\iir|input_register[15]~_Duplicate_2_q ),
	.datag(gnd),
	.cin(\cic|Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cic|Add0~81_sumout ),
	.cout(\cic|Add0~82 ),
	.shareout());
// synopsys translate_off
defparam \cic|Add0~81 .extended_lut = "off";
defparam \cic|Add0~81 .lut_mask = 64'h0000FF0000003333;
defparam \cic|Add0~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y14_N32
dffeas \cic|first_integrator[20] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\cic|Add0~81_sumout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cic|first_integrator [20]),
	.prn(vcc));
// synopsys translate_off
defparam \cic|first_integrator[20] .is_wysiwyg = "true";
defparam \cic|first_integrator[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y14_N33
cyclonev_lcell_comb \cic|Add0~85 (
// Equation(s):
// \cic|Add0~85_sumout  = SUM(( \cic|first_integrator [21] ) + ( \iir|input_register[15]~_Duplicate_2_q  ) + ( \cic|Add0~82  ))
// \cic|Add0~86  = CARRY(( \cic|first_integrator [21] ) + ( \iir|input_register[15]~_Duplicate_2_q  ) + ( \cic|Add0~82  ))

	.dataa(!\cic|first_integrator [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\iir|input_register[15]~_Duplicate_2_q ),
	.datag(gnd),
	.cin(\cic|Add0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cic|Add0~85_sumout ),
	.cout(\cic|Add0~86 ),
	.shareout());
// synopsys translate_off
defparam \cic|Add0~85 .extended_lut = "off";
defparam \cic|Add0~85 .lut_mask = 64'h0000FF0000005555;
defparam \cic|Add0~85 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y14_N35
dffeas \cic|first_integrator[21] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\cic|Add0~85_sumout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cic|first_integrator [21]),
	.prn(vcc));
// synopsys translate_off
defparam \cic|first_integrator[21] .is_wysiwyg = "true";
defparam \cic|first_integrator[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y14_N36
cyclonev_lcell_comb \cic|Add0~89 (
// Equation(s):
// \cic|Add0~89_sumout  = SUM(( \iir|input_register[15]~_Duplicate_2_q  ) + ( \cic|first_integrator [22] ) + ( \cic|Add0~86  ))
// \cic|Add0~90  = CARRY(( \iir|input_register[15]~_Duplicate_2_q  ) + ( \cic|first_integrator [22] ) + ( \cic|Add0~86  ))

	.dataa(!\iir|input_register[15]~_Duplicate_2_q ),
	.datab(gnd),
	.datac(!\cic|first_integrator [22]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cic|Add0~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cic|Add0~89_sumout ),
	.cout(\cic|Add0~90 ),
	.shareout());
// synopsys translate_off
defparam \cic|Add0~89 .extended_lut = "off";
defparam \cic|Add0~89 .lut_mask = 64'h0000F0F000005555;
defparam \cic|Add0~89 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y14_N38
dffeas \cic|first_integrator[22] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\cic|Add0~89_sumout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cic|first_integrator [22]),
	.prn(vcc));
// synopsys translate_off
defparam \cic|first_integrator[22] .is_wysiwyg = "true";
defparam \cic|first_integrator[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y14_N39
cyclonev_lcell_comb \cic|Add0~93 (
// Equation(s):
// \cic|Add0~93_sumout  = SUM(( \iir|input_register[15]~_Duplicate_2_q  ) + ( \cic|first_integrator [23] ) + ( \cic|Add0~90  ))

	.dataa(!\iir|input_register[15]~_Duplicate_2_q ),
	.datab(gnd),
	.datac(!\cic|first_integrator [23]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cic|Add0~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cic|Add0~93_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cic|Add0~93 .extended_lut = "off";
defparam \cic|Add0~93 .lut_mask = 64'h0000F0F000005555;
defparam \cic|Add0~93 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y14_N40
dffeas \cic|first_integrator[23] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\cic|Add0~93_sumout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cic|first_integrator [23]),
	.prn(vcc));
// synopsys translate_off
defparam \cic|first_integrator[23] .is_wysiwyg = "true";
defparam \cic|first_integrator[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y14_N37
dffeas \cic|first_integrator[22]~DUPLICATE (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\cic|Add0~89_sumout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cic|first_integrator[22]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cic|first_integrator[22]~DUPLICATE .is_wysiwyg = "true";
defparam \cic|first_integrator[22]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y14_N34
dffeas \cic|first_integrator[21]~DUPLICATE (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\cic|Add0~85_sumout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cic|first_integrator[21]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cic|first_integrator[21]~DUPLICATE .is_wysiwyg = "true";
defparam \cic|first_integrator[21]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y14_N31
dffeas \cic|first_integrator[20]~DUPLICATE (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\cic|Add0~81_sumout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cic|first_integrator[20]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cic|first_integrator[20]~DUPLICATE .is_wysiwyg = "true";
defparam \cic|first_integrator[20]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y14_N22
dffeas \cic|first_integrator[17]~DUPLICATE (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\cic|Add0~69_sumout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cic|first_integrator[17]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cic|first_integrator[17]~DUPLICATE .is_wysiwyg = "true";
defparam \cic|first_integrator[17]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: M10K_X26_Y14_N0
cyclonev_ram_block \cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.clk1(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\cic|first_comb_mem_rtl_0|auto_generated|dffe6~q ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\cic|first_integrator [16],\cic|first_integrator[17]~DUPLICATE_q ,\cic|first_integrator [18],\cic|first_integrator [19],\cic|first_integrator[20]~DUPLICATE_q ,
\cic|first_integrator[21]~DUPLICATE_q ,\cic|first_integrator[22]~DUPLICATE_q ,\cic|first_integrator [23]}),
	.portaaddr({\cic|first_comb_mem_rtl_0|auto_generated|cntr1|counter_reg_bit [3],\cic|first_comb_mem_rtl_0|auto_generated|cntr1|counter_reg_bit [2],\cic|first_comb_mem_rtl_0|auto_generated|cntr1|counter_reg_bit [1],\cic|first_comb_mem_rtl_0|auto_generated|cntr1|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(40'b0000000000000000000000000000000000000000),
	.portbaddr({\cic|first_comb_mem_rtl_0|auto_generated|dffe3a [3],\cic|first_comb_mem_rtl_0|auto_generated|dffe3a [2],\cic|first_comb_mem_rtl_0|auto_generated|dffe3a[1]~_wirecell_combout ,\cic|first_comb_mem_rtl_0|auto_generated|dffe3a [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a0 .clk0_core_clock_enable = "ena0";
defparam \cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a0 .clk0_input_clock_enable = "ena0";
defparam \cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a0 .clk1_output_clock_enable = "ena1";
defparam \cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a0 .data_interleave_offset_in_bits = 1;
defparam \cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a0 .data_interleave_width_in_bits = 1;
defparam \cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a0 .logical_ram_name = "CIC_filter:cic|altshift_taps:first_comb_mem_rtl_0|shift_taps_oev:auto_generated|altsyncram_7jc1:altsyncram4|ALTSYNCRAM";
defparam \cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a0 .mixed_port_feed_through_mode = "dont_care";
defparam \cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a0 .operation_mode = "dual_port";
defparam \cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a0 .port_a_address_clear = "none";
defparam \cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a0 .port_a_address_width = 4;
defparam \cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a0 .port_a_byte_enable_clock = "none";
defparam \cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a0 .port_a_data_out_clear = "none";
defparam \cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a0 .port_a_data_out_clock = "none";
defparam \cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a0 .port_a_data_width = 40;
defparam \cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a0 .port_a_first_address = 0;
defparam \cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a0 .port_a_first_bit_number = 0;
defparam \cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a0 .port_a_last_address = 15;
defparam \cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a0 .port_a_logical_ram_depth = 16;
defparam \cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a0 .port_a_logical_ram_width = 48;
defparam \cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a0 .port_b_address_clear = "none";
defparam \cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a0 .port_b_address_clock = "clock0";
defparam \cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a0 .port_b_address_width = 4;
defparam \cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a0 .port_b_data_out_clear = "clear0";
defparam \cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a0 .port_b_data_out_clock = "clock1";
defparam \cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a0 .port_b_data_width = 40;
defparam \cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a0 .port_b_first_address = 0;
defparam \cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a0 .port_b_first_bit_number = 0;
defparam \cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a0 .port_b_last_address = 15;
defparam \cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a0 .port_b_logical_ram_depth = 16;
defparam \cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a0 .port_b_logical_ram_width = 48;
defparam \cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a0 .port_b_read_enable_clock = "clock0";
defparam \cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a0 .ram_block_type = "M20K";
// synopsys translate_on

// Location: FF_X25_Y13_N4
dffeas \cic|second_integrator[20]~DUPLICATE (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\cic|Add2~81_sumout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cic|second_integrator[20]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cic|second_integrator[20]~DUPLICATE .is_wysiwyg = "true";
defparam \cic|second_integrator[20]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y14_N19
dffeas \cic|second_integrator[15]~DUPLICATE (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\cic|Add2~61_sumout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cic|second_integrator[15]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cic|second_integrator[15]~DUPLICATE .is_wysiwyg = "true";
defparam \cic|second_integrator[15]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y14_N14
dffeas \cic|second_integrator[13] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\cic|Add2~53_sumout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cic|second_integrator [13]),
	.prn(vcc));
// synopsys translate_off
defparam \cic|second_integrator[13] .is_wysiwyg = "true";
defparam \cic|second_integrator[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y14_N7
dffeas \cic|first_integrator[12] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\cic|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cic|first_integrator [12]),
	.prn(vcc));
// synopsys translate_off
defparam \cic|first_integrator[12] .is_wysiwyg = "true";
defparam \cic|first_integrator[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y14_N11
dffeas \cic|second_integrator[12] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\cic|Add2~49_sumout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cic|second_integrator [12]),
	.prn(vcc));
// synopsys translate_off
defparam \cic|second_integrator[12] .is_wysiwyg = "true";
defparam \cic|second_integrator[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y15_N34
dffeas \cic|first_integrator[1]~DUPLICATE (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\cic|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cic|first_integrator[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cic|first_integrator[1]~DUPLICATE .is_wysiwyg = "true";
defparam \cic|first_integrator[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: M10K_X26_Y15_N0
cyclonev_ram_block \cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a8 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.clk1(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\cic|first_comb_mem_rtl_0|auto_generated|dffe6~q ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\cic|second_integrator[0]~DUPLICATE_q ,\cic|second_integrator [1],\cic|second_integrator[2]~DUPLICATE_q ,\cic|second_integrator [3],\cic|second_integrator[4]~DUPLICATE_q ,\cic|second_integrator [5],\cic|second_integrator [6],\cic|second_integrator [7],\cic|second_integrator [8],
\cic|second_integrator[9]~DUPLICATE_q ,\cic|second_integrator[10]~DUPLICATE_q ,\cic|second_integrator [11],\cic|second_integrator[12]~DUPLICATE_q ,\cic|second_integrator[13]~DUPLICATE_q ,\cic|second_integrator [14],\cic|second_integrator[15]~DUPLICATE_q ,
\cic|second_integrator [16],\cic|second_integrator [17],\cic|second_integrator [18],\cic|second_integrator [19],\cic|second_integrator[20]~DUPLICATE_q ,\cic|second_integrator [21],\cic|second_integrator [22],\cic|second_integrator [23],\cic|first_integrator [0],\cic|first_integrator [1],
\cic|first_integrator [2],\cic|first_integrator[3]~DUPLICATE_q ,\cic|first_integrator [4],\cic|first_integrator[5]~DUPLICATE_q ,\cic|first_integrator [6],\cic|first_integrator [7],\cic|first_integrator [8],\cic|first_integrator [9],\cic|first_integrator [10],
\cic|first_integrator[11]~DUPLICATE_q ,\cic|first_integrator[12]~DUPLICATE_q ,\cic|first_integrator [13],\cic|first_integrator [14],\cic|first_integrator[15]~DUPLICATE_q }),
	.portaaddr({\cic|first_comb_mem_rtl_0|auto_generated|cntr1|counter_reg_bit [3],\cic|first_comb_mem_rtl_0|auto_generated|cntr1|counter_reg_bit [2],\cic|first_comb_mem_rtl_0|auto_generated|cntr1|counter_reg_bit [1],\cic|first_comb_mem_rtl_0|auto_generated|cntr1|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(40'b0000000000000000000000000000000000000000),
	.portbaddr({\cic|first_comb_mem_rtl_0|auto_generated|dffe3a [3],\cic|first_comb_mem_rtl_0|auto_generated|dffe3a [2],\cic|first_comb_mem_rtl_0|auto_generated|dffe3a[1]~_wirecell_combout ,\cic|first_comb_mem_rtl_0|auto_generated|dffe3a [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a8_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a8 .clk0_core_clock_enable = "ena0";
defparam \cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a8 .clk0_input_clock_enable = "ena0";
defparam \cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a8 .clk1_output_clock_enable = "ena1";
defparam \cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a8 .data_interleave_offset_in_bits = 1;
defparam \cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a8 .data_interleave_width_in_bits = 1;
defparam \cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a8 .logical_ram_name = "CIC_filter:cic|altshift_taps:first_comb_mem_rtl_0|shift_taps_oev:auto_generated|altsyncram_7jc1:altsyncram4|ALTSYNCRAM";
defparam \cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a8 .mixed_port_feed_through_mode = "dont_care";
defparam \cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a8 .operation_mode = "dual_port";
defparam \cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a8 .port_a_address_clear = "none";
defparam \cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a8 .port_a_address_width = 4;
defparam \cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a8 .port_a_byte_enable_clock = "none";
defparam \cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a8 .port_a_data_out_clear = "none";
defparam \cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a8 .port_a_data_out_clock = "none";
defparam \cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a8 .port_a_data_width = 40;
defparam \cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a8 .port_a_first_address = 0;
defparam \cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a8 .port_a_first_bit_number = 8;
defparam \cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a8 .port_a_last_address = 15;
defparam \cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a8 .port_a_logical_ram_depth = 16;
defparam \cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a8 .port_a_logical_ram_width = 48;
defparam \cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a8 .port_b_address_clear = "none";
defparam \cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a8 .port_b_address_clock = "clock0";
defparam \cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a8 .port_b_address_width = 4;
defparam \cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a8 .port_b_data_out_clear = "clear0";
defparam \cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a8 .port_b_data_out_clock = "clock1";
defparam \cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a8 .port_b_data_width = 40;
defparam \cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a8 .port_b_first_address = 0;
defparam \cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a8 .port_b_first_bit_number = 8;
defparam \cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a8 .port_b_last_address = 15;
defparam \cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a8 .port_b_logical_ram_depth = 16;
defparam \cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a8 .port_b_logical_ram_width = 48;
defparam \cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a8 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a8 .port_b_read_enable_clock = "clock0";
defparam \cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a8 .ram_block_type = "M20K";
// synopsys translate_on

// Location: FF_X25_Y15_N5
dffeas \cic|second_integrator[0] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\cic|Add2~1_sumout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cic|second_integrator [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cic|second_integrator[0] .is_wysiwyg = "true";
defparam \cic|second_integrator[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y15_N0
cyclonev_lcell_comb \cic|Add2~98 (
// Equation(s):
// \cic|Add2~98_cout  = CARRY(( GND ) + ( !VCC ) + ( !VCC ))
// \cic|Add2~99  = SHARE(VCC)

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\cic|Add2~98_cout ),
	.shareout(\cic|Add2~99 ));
// synopsys translate_off
defparam \cic|Add2~98 .extended_lut = "off";
defparam \cic|Add2~98 .lut_mask = 64'h0000FFFF00000000;
defparam \cic|Add2~98 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X25_Y15_N3
cyclonev_lcell_comb \cic|Add2~1 (
// Equation(s):
// \cic|Add2~1_sumout  = SUM(( !\cic|first_integrator [0] $ (!\cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a23  $ (!\cic|second_integrator [0])) ) + ( \cic|Add2~99  ) + ( \cic|Add2~98_cout  ))
// \cic|Add2~2  = CARRY(( !\cic|first_integrator [0] $ (!\cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a23  $ (!\cic|second_integrator [0])) ) + ( \cic|Add2~99  ) + ( \cic|Add2~98_cout  ))
// \cic|Add2~3  = SHARE((!\cic|first_integrator [0] & (!\cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a23  & \cic|second_integrator [0])) # (\cic|first_integrator [0] & ((!\cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a23 ) 
// # (\cic|second_integrator [0]))))

	.dataa(!\cic|first_integrator [0]),
	.datab(gnd),
	.datac(!\cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a23 ),
	.datad(!\cic|second_integrator [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cic|Add2~98_cout ),
	.sharein(\cic|Add2~99 ),
	.combout(),
	.sumout(\cic|Add2~1_sumout ),
	.cout(\cic|Add2~2 ),
	.shareout(\cic|Add2~3 ));
// synopsys translate_off
defparam \cic|Add2~1 .extended_lut = "off";
defparam \cic|Add2~1 .lut_mask = 64'h000050F50000A55A;
defparam \cic|Add2~1 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X25_Y15_N6
cyclonev_lcell_comb \cic|Add2~5 (
// Equation(s):
// \cic|Add2~5_sumout  = SUM(( !\cic|first_integrator[1]~DUPLICATE_q  $ (!\cic|second_integrator [1] $ (!\cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a22 )) ) + ( \cic|Add2~3  ) + ( \cic|Add2~2  ))
// \cic|Add2~6  = CARRY(( !\cic|first_integrator[1]~DUPLICATE_q  $ (!\cic|second_integrator [1] $ (!\cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a22 )) ) + ( \cic|Add2~3  ) + ( \cic|Add2~2  ))
// \cic|Add2~7  = SHARE((!\cic|first_integrator[1]~DUPLICATE_q  & (\cic|second_integrator [1] & !\cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a22 )) # (\cic|first_integrator[1]~DUPLICATE_q  & 
// ((!\cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a22 ) # (\cic|second_integrator [1]))))

	.dataa(gnd),
	.datab(!\cic|first_integrator[1]~DUPLICATE_q ),
	.datac(!\cic|second_integrator [1]),
	.datad(!\cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a22 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cic|Add2~2 ),
	.sharein(\cic|Add2~3 ),
	.combout(),
	.sumout(\cic|Add2~5_sumout ),
	.cout(\cic|Add2~6 ),
	.shareout(\cic|Add2~7 ));
// synopsys translate_off
defparam \cic|Add2~5 .extended_lut = "off";
defparam \cic|Add2~5 .lut_mask = 64'h00003F030000C33C;
defparam \cic|Add2~5 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X25_Y15_N7
dffeas \cic|second_integrator[1] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\cic|Add2~5_sumout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cic|second_integrator [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cic|second_integrator[1] .is_wysiwyg = "true";
defparam \cic|second_integrator[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y15_N11
dffeas \cic|second_integrator[2] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\cic|Add2~9_sumout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cic|second_integrator [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cic|second_integrator[2] .is_wysiwyg = "true";
defparam \cic|second_integrator[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y15_N9
cyclonev_lcell_comb \cic|Add2~9 (
// Equation(s):
// \cic|Add2~9_sumout  = SUM(( !\cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a21  $ (!\cic|second_integrator [2] $ (!\cic|first_integrator [2])) ) + ( \cic|Add2~7  ) + ( \cic|Add2~6  ))
// \cic|Add2~10  = CARRY(( !\cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a21  $ (!\cic|second_integrator [2] $ (!\cic|first_integrator [2])) ) + ( \cic|Add2~7  ) + ( \cic|Add2~6  ))
// \cic|Add2~11  = SHARE((!\cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a21  & ((\cic|first_integrator [2]) # (\cic|second_integrator [2]))) # (\cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a21  & (\cic|second_integrator 
// [2] & \cic|first_integrator [2])))

	.dataa(!\cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a21 ),
	.datab(gnd),
	.datac(!\cic|second_integrator [2]),
	.datad(!\cic|first_integrator [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cic|Add2~6 ),
	.sharein(\cic|Add2~7 ),
	.combout(),
	.sumout(\cic|Add2~9_sumout ),
	.cout(\cic|Add2~10 ),
	.shareout(\cic|Add2~11 ));
// synopsys translate_off
defparam \cic|Add2~9 .extended_lut = "off";
defparam \cic|Add2~9 .lut_mask = 64'h00000AAF0000A55A;
defparam \cic|Add2~9 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X25_Y15_N10
dffeas \cic|second_integrator[2]~DUPLICATE (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\cic|Add2~9_sumout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cic|second_integrator[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cic|second_integrator[2]~DUPLICATE .is_wysiwyg = "true";
defparam \cic|second_integrator[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y15_N12
cyclonev_lcell_comb \cic|Add2~13 (
// Equation(s):
// \cic|Add2~13_sumout  = SUM(( !\cic|second_integrator [3] $ (!\cic|first_integrator[3]~DUPLICATE_q  $ (!\cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a20 )) ) + ( \cic|Add2~11  ) + ( \cic|Add2~10  ))
// \cic|Add2~14  = CARRY(( !\cic|second_integrator [3] $ (!\cic|first_integrator[3]~DUPLICATE_q  $ (!\cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a20 )) ) + ( \cic|Add2~11  ) + ( \cic|Add2~10  ))
// \cic|Add2~15  = SHARE((!\cic|second_integrator [3] & (\cic|first_integrator[3]~DUPLICATE_q  & !\cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a20 )) # (\cic|second_integrator [3] & 
// ((!\cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a20 ) # (\cic|first_integrator[3]~DUPLICATE_q ))))

	.dataa(gnd),
	.datab(!\cic|second_integrator [3]),
	.datac(!\cic|first_integrator[3]~DUPLICATE_q ),
	.datad(!\cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a20 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cic|Add2~10 ),
	.sharein(\cic|Add2~11 ),
	.combout(),
	.sumout(\cic|Add2~13_sumout ),
	.cout(\cic|Add2~14 ),
	.shareout(\cic|Add2~15 ));
// synopsys translate_off
defparam \cic|Add2~13 .extended_lut = "off";
defparam \cic|Add2~13 .lut_mask = 64'h00003F030000C33C;
defparam \cic|Add2~13 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X25_Y15_N13
dffeas \cic|second_integrator[3] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\cic|Add2~13_sumout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cic|second_integrator [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cic|second_integrator[3] .is_wysiwyg = "true";
defparam \cic|second_integrator[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y15_N17
dffeas \cic|second_integrator[4] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\cic|Add2~17_sumout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cic|second_integrator [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cic|second_integrator[4] .is_wysiwyg = "true";
defparam \cic|second_integrator[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y15_N15
cyclonev_lcell_comb \cic|Add2~17 (
// Equation(s):
// \cic|Add2~17_sumout  = SUM(( !\cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a19  $ (!\cic|second_integrator [4] $ (!\cic|first_integrator [4])) ) + ( \cic|Add2~15  ) + ( \cic|Add2~14  ))
// \cic|Add2~18  = CARRY(( !\cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a19  $ (!\cic|second_integrator [4] $ (!\cic|first_integrator [4])) ) + ( \cic|Add2~15  ) + ( \cic|Add2~14  ))
// \cic|Add2~19  = SHARE((!\cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a19  & ((\cic|first_integrator [4]) # (\cic|second_integrator [4]))) # (\cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a19  & (\cic|second_integrator 
// [4] & \cic|first_integrator [4])))

	.dataa(!\cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a19 ),
	.datab(gnd),
	.datac(!\cic|second_integrator [4]),
	.datad(!\cic|first_integrator [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cic|Add2~14 ),
	.sharein(\cic|Add2~15 ),
	.combout(),
	.sumout(\cic|Add2~17_sumout ),
	.cout(\cic|Add2~18 ),
	.shareout(\cic|Add2~19 ));
// synopsys translate_off
defparam \cic|Add2~17 .extended_lut = "off";
defparam \cic|Add2~17 .lut_mask = 64'h00000AAF0000A55A;
defparam \cic|Add2~17 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X25_Y15_N16
dffeas \cic|second_integrator[4]~DUPLICATE (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\cic|Add2~17_sumout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cic|second_integrator[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cic|second_integrator[4]~DUPLICATE .is_wysiwyg = "true";
defparam \cic|second_integrator[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y15_N18
cyclonev_lcell_comb \cic|Add2~21 (
// Equation(s):
// \cic|Add2~21_sumout  = SUM(( !\cic|first_integrator[5]~DUPLICATE_q  $ (!\cic|second_integrator [5] $ (!\cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a18 )) ) + ( \cic|Add2~19  ) + ( \cic|Add2~18  ))
// \cic|Add2~22  = CARRY(( !\cic|first_integrator[5]~DUPLICATE_q  $ (!\cic|second_integrator [5] $ (!\cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a18 )) ) + ( \cic|Add2~19  ) + ( \cic|Add2~18  ))
// \cic|Add2~23  = SHARE((!\cic|first_integrator[5]~DUPLICATE_q  & (\cic|second_integrator [5] & !\cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a18 )) # (\cic|first_integrator[5]~DUPLICATE_q  & 
// ((!\cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a18 ) # (\cic|second_integrator [5]))))

	.dataa(!\cic|first_integrator[5]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\cic|second_integrator [5]),
	.datad(!\cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a18 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cic|Add2~18 ),
	.sharein(\cic|Add2~19 ),
	.combout(),
	.sumout(\cic|Add2~21_sumout ),
	.cout(\cic|Add2~22 ),
	.shareout(\cic|Add2~23 ));
// synopsys translate_off
defparam \cic|Add2~21 .extended_lut = "off";
defparam \cic|Add2~21 .lut_mask = 64'h00005F050000A55A;
defparam \cic|Add2~21 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X25_Y15_N20
dffeas \cic|second_integrator[5] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\cic|Add2~21_sumout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cic|second_integrator [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cic|second_integrator[5] .is_wysiwyg = "true";
defparam \cic|second_integrator[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y15_N21
cyclonev_lcell_comb \cic|Add2~25 (
// Equation(s):
// \cic|Add2~25_sumout  = SUM(( !\cic|first_integrator [6] $ (!\cic|second_integrator [6] $ (!\cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a17 )) ) + ( \cic|Add2~23  ) + ( \cic|Add2~22  ))
// \cic|Add2~26  = CARRY(( !\cic|first_integrator [6] $ (!\cic|second_integrator [6] $ (!\cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a17 )) ) + ( \cic|Add2~23  ) + ( \cic|Add2~22  ))
// \cic|Add2~27  = SHARE((!\cic|first_integrator [6] & (\cic|second_integrator [6] & !\cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a17 )) # (\cic|first_integrator [6] & ((!\cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a17 ) 
// # (\cic|second_integrator [6]))))

	.dataa(gnd),
	.datab(!\cic|first_integrator [6]),
	.datac(!\cic|second_integrator [6]),
	.datad(!\cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a17 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cic|Add2~22 ),
	.sharein(\cic|Add2~23 ),
	.combout(),
	.sumout(\cic|Add2~25_sumout ),
	.cout(\cic|Add2~26 ),
	.shareout(\cic|Add2~27 ));
// synopsys translate_off
defparam \cic|Add2~25 .extended_lut = "off";
defparam \cic|Add2~25 .lut_mask = 64'h00003F030000C33C;
defparam \cic|Add2~25 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X25_Y15_N22
dffeas \cic|second_integrator[6] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\cic|Add2~25_sumout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cic|second_integrator [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cic|second_integrator[6] .is_wysiwyg = "true";
defparam \cic|second_integrator[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y15_N24
cyclonev_lcell_comb \cic|Add2~29 (
// Equation(s):
// \cic|Add2~29_sumout  = SUM(( !\cic|second_integrator [7] $ (!\cic|first_integrator [7] $ (!\cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a16 )) ) + ( \cic|Add2~27  ) + ( \cic|Add2~26  ))
// \cic|Add2~30  = CARRY(( !\cic|second_integrator [7] $ (!\cic|first_integrator [7] $ (!\cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a16 )) ) + ( \cic|Add2~27  ) + ( \cic|Add2~26  ))
// \cic|Add2~31  = SHARE((!\cic|second_integrator [7] & (\cic|first_integrator [7] & !\cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a16 )) # (\cic|second_integrator [7] & ((!\cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a16 
// ) # (\cic|first_integrator [7]))))

	.dataa(gnd),
	.datab(!\cic|second_integrator [7]),
	.datac(!\cic|first_integrator [7]),
	.datad(!\cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a16 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cic|Add2~26 ),
	.sharein(\cic|Add2~27 ),
	.combout(),
	.sumout(\cic|Add2~29_sumout ),
	.cout(\cic|Add2~30 ),
	.shareout(\cic|Add2~31 ));
// synopsys translate_off
defparam \cic|Add2~29 .extended_lut = "off";
defparam \cic|Add2~29 .lut_mask = 64'h00003F030000C33C;
defparam \cic|Add2~29 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X25_Y15_N25
dffeas \cic|second_integrator[7] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\cic|Add2~29_sumout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cic|second_integrator [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cic|second_integrator[7] .is_wysiwyg = "true";
defparam \cic|second_integrator[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y15_N27
cyclonev_lcell_comb \cic|Add2~33 (
// Equation(s):
// \cic|Add2~33_sumout  = SUM(( !\cic|first_integrator[8]~DUPLICATE_q  $ (!\cic|second_integrator [8] $ (!\cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a15 )) ) + ( \cic|Add2~31  ) + ( \cic|Add2~30  ))
// \cic|Add2~34  = CARRY(( !\cic|first_integrator[8]~DUPLICATE_q  $ (!\cic|second_integrator [8] $ (!\cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a15 )) ) + ( \cic|Add2~31  ) + ( \cic|Add2~30  ))
// \cic|Add2~35  = SHARE((!\cic|first_integrator[8]~DUPLICATE_q  & (\cic|second_integrator [8] & !\cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a15 )) # (\cic|first_integrator[8]~DUPLICATE_q  & 
// ((!\cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a15 ) # (\cic|second_integrator [8]))))

	.dataa(!\cic|first_integrator[8]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\cic|second_integrator [8]),
	.datad(!\cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a15 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cic|Add2~30 ),
	.sharein(\cic|Add2~31 ),
	.combout(),
	.sumout(\cic|Add2~33_sumout ),
	.cout(\cic|Add2~34 ),
	.shareout(\cic|Add2~35 ));
// synopsys translate_off
defparam \cic|Add2~33 .extended_lut = "off";
defparam \cic|Add2~33 .lut_mask = 64'h00005F050000A55A;
defparam \cic|Add2~33 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X25_Y15_N28
dffeas \cic|second_integrator[8] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\cic|Add2~33_sumout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cic|second_integrator [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cic|second_integrator[8] .is_wysiwyg = "true";
defparam \cic|second_integrator[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y14_N2
dffeas \cic|second_integrator[9] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\cic|Add2~37_sumout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cic|second_integrator [9]),
	.prn(vcc));
// synopsys translate_off
defparam \cic|second_integrator[9] .is_wysiwyg = "true";
defparam \cic|second_integrator[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y14_N0
cyclonev_lcell_comb \cic|Add2~37 (
// Equation(s):
// \cic|Add2~37_sumout  = SUM(( !\cic|first_integrator [9] $ (!\cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a14  $ (!\cic|second_integrator [9])) ) + ( \cic|Add2~35  ) + ( \cic|Add2~34  ))
// \cic|Add2~38  = CARRY(( !\cic|first_integrator [9] $ (!\cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a14  $ (!\cic|second_integrator [9])) ) + ( \cic|Add2~35  ) + ( \cic|Add2~34  ))
// \cic|Add2~39  = SHARE((!\cic|first_integrator [9] & (!\cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a14  & \cic|second_integrator [9])) # (\cic|first_integrator [9] & ((!\cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a14 ) 
// # (\cic|second_integrator [9]))))

	.dataa(gnd),
	.datab(!\cic|first_integrator [9]),
	.datac(!\cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a14 ),
	.datad(!\cic|second_integrator [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cic|Add2~34 ),
	.sharein(\cic|Add2~35 ),
	.combout(),
	.sumout(\cic|Add2~37_sumout ),
	.cout(\cic|Add2~38 ),
	.shareout(\cic|Add2~39 ));
// synopsys translate_off
defparam \cic|Add2~37 .extended_lut = "off";
defparam \cic|Add2~37 .lut_mask = 64'h000030F30000C33C;
defparam \cic|Add2~37 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X25_Y14_N1
dffeas \cic|second_integrator[9]~DUPLICATE (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\cic|Add2~37_sumout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cic|second_integrator[9]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cic|second_integrator[9]~DUPLICATE .is_wysiwyg = "true";
defparam \cic|second_integrator[9]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y14_N5
dffeas \cic|second_integrator[10] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\cic|Add2~41_sumout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cic|second_integrator [10]),
	.prn(vcc));
// synopsys translate_off
defparam \cic|second_integrator[10] .is_wysiwyg = "true";
defparam \cic|second_integrator[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y14_N3
cyclonev_lcell_comb \cic|Add2~41 (
// Equation(s):
// \cic|Add2~41_sumout  = SUM(( !\cic|first_integrator [10] $ (!\cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a13  $ (!\cic|second_integrator [10])) ) + ( \cic|Add2~39  ) + ( \cic|Add2~38  ))
// \cic|Add2~42  = CARRY(( !\cic|first_integrator [10] $ (!\cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a13  $ (!\cic|second_integrator [10])) ) + ( \cic|Add2~39  ) + ( \cic|Add2~38  ))
// \cic|Add2~43  = SHARE((!\cic|first_integrator [10] & (!\cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a13  & \cic|second_integrator [10])) # (\cic|first_integrator [10] & 
// ((!\cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a13 ) # (\cic|second_integrator [10]))))

	.dataa(!\cic|first_integrator [10]),
	.datab(gnd),
	.datac(!\cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a13 ),
	.datad(!\cic|second_integrator [10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cic|Add2~38 ),
	.sharein(\cic|Add2~39 ),
	.combout(),
	.sumout(\cic|Add2~41_sumout ),
	.cout(\cic|Add2~42 ),
	.shareout(\cic|Add2~43 ));
// synopsys translate_off
defparam \cic|Add2~41 .extended_lut = "off";
defparam \cic|Add2~41 .lut_mask = 64'h000050F50000A55A;
defparam \cic|Add2~41 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X25_Y14_N4
dffeas \cic|second_integrator[10]~DUPLICATE (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\cic|Add2~41_sumout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cic|second_integrator[10]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cic|second_integrator[10]~DUPLICATE .is_wysiwyg = "true";
defparam \cic|second_integrator[10]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y14_N6
cyclonev_lcell_comb \cic|Add2~45 (
// Equation(s):
// \cic|Add2~45_sumout  = SUM(( !\cic|first_integrator[11]~DUPLICATE_q  $ (!\cic|second_integrator [11] $ (!\cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a12 )) ) + ( \cic|Add2~43  ) + ( \cic|Add2~42  ))
// \cic|Add2~46  = CARRY(( !\cic|first_integrator[11]~DUPLICATE_q  $ (!\cic|second_integrator [11] $ (!\cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a12 )) ) + ( \cic|Add2~43  ) + ( \cic|Add2~42  ))
// \cic|Add2~47  = SHARE((!\cic|first_integrator[11]~DUPLICATE_q  & (\cic|second_integrator [11] & !\cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a12 )) # (\cic|first_integrator[11]~DUPLICATE_q  & 
// ((!\cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a12 ) # (\cic|second_integrator [11]))))

	.dataa(gnd),
	.datab(!\cic|first_integrator[11]~DUPLICATE_q ),
	.datac(!\cic|second_integrator [11]),
	.datad(!\cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a12 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cic|Add2~42 ),
	.sharein(\cic|Add2~43 ),
	.combout(),
	.sumout(\cic|Add2~45_sumout ),
	.cout(\cic|Add2~46 ),
	.shareout(\cic|Add2~47 ));
// synopsys translate_off
defparam \cic|Add2~45 .extended_lut = "off";
defparam \cic|Add2~45 .lut_mask = 64'h00003F030000C33C;
defparam \cic|Add2~45 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X25_Y14_N7
dffeas \cic|second_integrator[11] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\cic|Add2~45_sumout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cic|second_integrator [11]),
	.prn(vcc));
// synopsys translate_off
defparam \cic|second_integrator[11] .is_wysiwyg = "true";
defparam \cic|second_integrator[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y14_N9
cyclonev_lcell_comb \cic|Add2~49 (
// Equation(s):
// \cic|Add2~49_sumout  = SUM(( !\cic|first_integrator [12] $ (!\cic|second_integrator [12] $ (!\cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a11 )) ) + ( \cic|Add2~47  ) + ( \cic|Add2~46  ))
// \cic|Add2~50  = CARRY(( !\cic|first_integrator [12] $ (!\cic|second_integrator [12] $ (!\cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a11 )) ) + ( \cic|Add2~47  ) + ( \cic|Add2~46  ))
// \cic|Add2~51  = SHARE((!\cic|first_integrator [12] & (\cic|second_integrator [12] & !\cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a11 )) # (\cic|first_integrator [12] & 
// ((!\cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a11 ) # (\cic|second_integrator [12]))))

	.dataa(!\cic|first_integrator [12]),
	.datab(gnd),
	.datac(!\cic|second_integrator [12]),
	.datad(!\cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a11 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cic|Add2~46 ),
	.sharein(\cic|Add2~47 ),
	.combout(),
	.sumout(\cic|Add2~49_sumout ),
	.cout(\cic|Add2~50 ),
	.shareout(\cic|Add2~51 ));
// synopsys translate_off
defparam \cic|Add2~49 .extended_lut = "off";
defparam \cic|Add2~49 .lut_mask = 64'h00005F050000A55A;
defparam \cic|Add2~49 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X25_Y14_N10
dffeas \cic|second_integrator[12]~DUPLICATE (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\cic|Add2~49_sumout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cic|second_integrator[12]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cic|second_integrator[12]~DUPLICATE .is_wysiwyg = "true";
defparam \cic|second_integrator[12]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y14_N12
cyclonev_lcell_comb \cic|Add2~53 (
// Equation(s):
// \cic|Add2~53_sumout  = SUM(( !\cic|second_integrator [13] $ (!\cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a10  $ (!\cic|first_integrator [13])) ) + ( \cic|Add2~51  ) + ( \cic|Add2~50  ))
// \cic|Add2~54  = CARRY(( !\cic|second_integrator [13] $ (!\cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a10  $ (!\cic|first_integrator [13])) ) + ( \cic|Add2~51  ) + ( \cic|Add2~50  ))
// \cic|Add2~55  = SHARE((!\cic|second_integrator [13] & (!\cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a10  & \cic|first_integrator [13])) # (\cic|second_integrator [13] & 
// ((!\cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a10 ) # (\cic|first_integrator [13]))))

	.dataa(gnd),
	.datab(!\cic|second_integrator [13]),
	.datac(!\cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a10 ),
	.datad(!\cic|first_integrator [13]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cic|Add2~50 ),
	.sharein(\cic|Add2~51 ),
	.combout(),
	.sumout(\cic|Add2~53_sumout ),
	.cout(\cic|Add2~54 ),
	.shareout(\cic|Add2~55 ));
// synopsys translate_off
defparam \cic|Add2~53 .extended_lut = "off";
defparam \cic|Add2~53 .lut_mask = 64'h000030F30000C33C;
defparam \cic|Add2~53 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X25_Y14_N13
dffeas \cic|second_integrator[13]~DUPLICATE (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\cic|Add2~53_sumout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cic|second_integrator[13]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cic|second_integrator[13]~DUPLICATE .is_wysiwyg = "true";
defparam \cic|second_integrator[13]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y14_N15
cyclonev_lcell_comb \cic|Add2~57 (
// Equation(s):
// \cic|Add2~57_sumout  = SUM(( !\cic|first_integrator [14] $ (!\cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a9  $ (!\cic|second_integrator [14])) ) + ( \cic|Add2~55  ) + ( \cic|Add2~54  ))
// \cic|Add2~58  = CARRY(( !\cic|first_integrator [14] $ (!\cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a9  $ (!\cic|second_integrator [14])) ) + ( \cic|Add2~55  ) + ( \cic|Add2~54  ))
// \cic|Add2~59  = SHARE((!\cic|first_integrator [14] & (!\cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a9  & \cic|second_integrator [14])) # (\cic|first_integrator [14] & ((!\cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a9 
// ) # (\cic|second_integrator [14]))))

	.dataa(!\cic|first_integrator [14]),
	.datab(gnd),
	.datac(!\cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a9 ),
	.datad(!\cic|second_integrator [14]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cic|Add2~54 ),
	.sharein(\cic|Add2~55 ),
	.combout(),
	.sumout(\cic|Add2~57_sumout ),
	.cout(\cic|Add2~58 ),
	.shareout(\cic|Add2~59 ));
// synopsys translate_off
defparam \cic|Add2~57 .extended_lut = "off";
defparam \cic|Add2~57 .lut_mask = 64'h000050F50000A55A;
defparam \cic|Add2~57 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X25_Y14_N16
dffeas \cic|second_integrator[14] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\cic|Add2~57_sumout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cic|second_integrator [14]),
	.prn(vcc));
// synopsys translate_off
defparam \cic|second_integrator[14] .is_wysiwyg = "true";
defparam \cic|second_integrator[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y14_N18
cyclonev_lcell_comb \cic|Add2~61 (
// Equation(s):
// \cic|Add2~61_sumout  = SUM(( !\cic|first_integrator[15]~DUPLICATE_q  $ (!\cic|second_integrator [15] $ (!\cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a8~portbdataout )) ) + ( \cic|Add2~59  ) + ( \cic|Add2~58  ))
// \cic|Add2~62  = CARRY(( !\cic|first_integrator[15]~DUPLICATE_q  $ (!\cic|second_integrator [15] $ (!\cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a8~portbdataout )) ) + ( \cic|Add2~59  ) + ( \cic|Add2~58  ))
// \cic|Add2~63  = SHARE((!\cic|first_integrator[15]~DUPLICATE_q  & (\cic|second_integrator [15] & !\cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a8~portbdataout )) # (\cic|first_integrator[15]~DUPLICATE_q  & 
// ((!\cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a8~portbdataout ) # (\cic|second_integrator [15]))))

	.dataa(gnd),
	.datab(!\cic|first_integrator[15]~DUPLICATE_q ),
	.datac(!\cic|second_integrator [15]),
	.datad(!\cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a8~portbdataout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cic|Add2~58 ),
	.sharein(\cic|Add2~59 ),
	.combout(),
	.sumout(\cic|Add2~61_sumout ),
	.cout(\cic|Add2~62 ),
	.shareout(\cic|Add2~63 ));
// synopsys translate_off
defparam \cic|Add2~61 .extended_lut = "off";
defparam \cic|Add2~61 .lut_mask = 64'h00003F030000C33C;
defparam \cic|Add2~61 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X25_Y14_N20
dffeas \cic|second_integrator[15] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\cic|Add2~61_sumout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cic|second_integrator [15]),
	.prn(vcc));
// synopsys translate_off
defparam \cic|second_integrator[15] .is_wysiwyg = "true";
defparam \cic|second_integrator[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y14_N21
cyclonev_lcell_comb \cic|Add2~65 (
// Equation(s):
// \cic|Add2~65_sumout  = SUM(( !\cic|first_integrator [16] $ (!\cic|second_integrator [16] $ (!\cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a7 )) ) + ( \cic|Add2~63  ) + ( \cic|Add2~62  ))
// \cic|Add2~66  = CARRY(( !\cic|first_integrator [16] $ (!\cic|second_integrator [16] $ (!\cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a7 )) ) + ( \cic|Add2~63  ) + ( \cic|Add2~62  ))
// \cic|Add2~67  = SHARE((!\cic|first_integrator [16] & (\cic|second_integrator [16] & !\cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a7 )) # (\cic|first_integrator [16] & ((!\cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a7 
// ) # (\cic|second_integrator [16]))))

	.dataa(!\cic|first_integrator [16]),
	.datab(gnd),
	.datac(!\cic|second_integrator [16]),
	.datad(!\cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a7 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cic|Add2~62 ),
	.sharein(\cic|Add2~63 ),
	.combout(),
	.sumout(\cic|Add2~65_sumout ),
	.cout(\cic|Add2~66 ),
	.shareout(\cic|Add2~67 ));
// synopsys translate_off
defparam \cic|Add2~65 .extended_lut = "off";
defparam \cic|Add2~65 .lut_mask = 64'h00005F050000A55A;
defparam \cic|Add2~65 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X25_Y14_N22
dffeas \cic|second_integrator[16] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\cic|Add2~65_sumout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cic|second_integrator [16]),
	.prn(vcc));
// synopsys translate_off
defparam \cic|second_integrator[16] .is_wysiwyg = "true";
defparam \cic|second_integrator[16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y14_N24
cyclonev_lcell_comb \cic|Add2~69 (
// Equation(s):
// \cic|Add2~69_sumout  = SUM(( !\cic|second_integrator [17] $ (!\cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a6  $ (!\cic|first_integrator[17]~DUPLICATE_q )) ) + ( \cic|Add2~67  ) + ( \cic|Add2~66  ))
// \cic|Add2~70  = CARRY(( !\cic|second_integrator [17] $ (!\cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a6  $ (!\cic|first_integrator[17]~DUPLICATE_q )) ) + ( \cic|Add2~67  ) + ( \cic|Add2~66  ))
// \cic|Add2~71  = SHARE((!\cic|second_integrator [17] & (!\cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a6  & \cic|first_integrator[17]~DUPLICATE_q )) # (\cic|second_integrator [17] & 
// ((!\cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a6 ) # (\cic|first_integrator[17]~DUPLICATE_q ))))

	.dataa(!\cic|second_integrator [17]),
	.datab(gnd),
	.datac(!\cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a6 ),
	.datad(!\cic|first_integrator[17]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cic|Add2~66 ),
	.sharein(\cic|Add2~67 ),
	.combout(),
	.sumout(\cic|Add2~69_sumout ),
	.cout(\cic|Add2~70 ),
	.shareout(\cic|Add2~71 ));
// synopsys translate_off
defparam \cic|Add2~69 .extended_lut = "off";
defparam \cic|Add2~69 .lut_mask = 64'h000050F50000A55A;
defparam \cic|Add2~69 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X25_Y14_N26
dffeas \cic|second_integrator[17] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\cic|Add2~69_sumout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cic|second_integrator [17]),
	.prn(vcc));
// synopsys translate_off
defparam \cic|second_integrator[17] .is_wysiwyg = "true";
defparam \cic|second_integrator[17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y14_N27
cyclonev_lcell_comb \cic|Add2~73 (
// Equation(s):
// \cic|Add2~73_sumout  = SUM(( !\cic|first_integrator [18] $ (!\cic|second_integrator [18] $ (!\cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a5 )) ) + ( \cic|Add2~71  ) + ( \cic|Add2~70  ))
// \cic|Add2~74  = CARRY(( !\cic|first_integrator [18] $ (!\cic|second_integrator [18] $ (!\cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a5 )) ) + ( \cic|Add2~71  ) + ( \cic|Add2~70  ))
// \cic|Add2~75  = SHARE((!\cic|first_integrator [18] & (\cic|second_integrator [18] & !\cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a5 )) # (\cic|first_integrator [18] & ((!\cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a5 
// ) # (\cic|second_integrator [18]))))

	.dataa(gnd),
	.datab(!\cic|first_integrator [18]),
	.datac(!\cic|second_integrator [18]),
	.datad(!\cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a5 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cic|Add2~70 ),
	.sharein(\cic|Add2~71 ),
	.combout(),
	.sumout(\cic|Add2~73_sumout ),
	.cout(\cic|Add2~74 ),
	.shareout(\cic|Add2~75 ));
// synopsys translate_off
defparam \cic|Add2~73 .extended_lut = "off";
defparam \cic|Add2~73 .lut_mask = 64'h00003F030000C33C;
defparam \cic|Add2~73 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X25_Y14_N28
dffeas \cic|second_integrator[18] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\cic|Add2~73_sumout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cic|second_integrator [18]),
	.prn(vcc));
// synopsys translate_off
defparam \cic|second_integrator[18] .is_wysiwyg = "true";
defparam \cic|second_integrator[18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y13_N0
cyclonev_lcell_comb \cic|Add2~77 (
// Equation(s):
// \cic|Add2~77_sumout  = SUM(( !\cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a4  $ (!\cic|second_integrator [19] $ (!\cic|first_integrator [19])) ) + ( \cic|Add2~75  ) + ( \cic|Add2~74  ))
// \cic|Add2~78  = CARRY(( !\cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a4  $ (!\cic|second_integrator [19] $ (!\cic|first_integrator [19])) ) + ( \cic|Add2~75  ) + ( \cic|Add2~74  ))
// \cic|Add2~79  = SHARE((!\cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a4  & ((\cic|first_integrator [19]) # (\cic|second_integrator [19]))) # (\cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a4  & (\cic|second_integrator 
// [19] & \cic|first_integrator [19])))

	.dataa(gnd),
	.datab(!\cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a4 ),
	.datac(!\cic|second_integrator [19]),
	.datad(!\cic|first_integrator [19]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cic|Add2~74 ),
	.sharein(\cic|Add2~75 ),
	.combout(),
	.sumout(\cic|Add2~77_sumout ),
	.cout(\cic|Add2~78 ),
	.shareout(\cic|Add2~79 ));
// synopsys translate_off
defparam \cic|Add2~77 .extended_lut = "off";
defparam \cic|Add2~77 .lut_mask = 64'h00000CCF0000C33C;
defparam \cic|Add2~77 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X25_Y13_N1
dffeas \cic|second_integrator[19] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\cic|Add2~77_sumout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cic|second_integrator [19]),
	.prn(vcc));
// synopsys translate_off
defparam \cic|second_integrator[19] .is_wysiwyg = "true";
defparam \cic|second_integrator[19] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y13_N3
cyclonev_lcell_comb \cic|Add2~81 (
// Equation(s):
// \cic|Add2~81_sumout  = SUM(( !\cic|first_integrator[20]~DUPLICATE_q  $ (!\cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a3  $ (!\cic|second_integrator [20])) ) + ( \cic|Add2~79  ) + ( \cic|Add2~78  ))
// \cic|Add2~82  = CARRY(( !\cic|first_integrator[20]~DUPLICATE_q  $ (!\cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a3  $ (!\cic|second_integrator [20])) ) + ( \cic|Add2~79  ) + ( \cic|Add2~78  ))
// \cic|Add2~83  = SHARE((!\cic|first_integrator[20]~DUPLICATE_q  & (!\cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a3  & \cic|second_integrator [20])) # (\cic|first_integrator[20]~DUPLICATE_q  & 
// ((!\cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a3 ) # (\cic|second_integrator [20]))))

	.dataa(!\cic|first_integrator[20]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a3 ),
	.datad(!\cic|second_integrator [20]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cic|Add2~78 ),
	.sharein(\cic|Add2~79 ),
	.combout(),
	.sumout(\cic|Add2~81_sumout ),
	.cout(\cic|Add2~82 ),
	.shareout(\cic|Add2~83 ));
// synopsys translate_off
defparam \cic|Add2~81 .extended_lut = "off";
defparam \cic|Add2~81 .lut_mask = 64'h000050F50000A55A;
defparam \cic|Add2~81 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X25_Y13_N5
dffeas \cic|second_integrator[20] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\cic|Add2~81_sumout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cic|second_integrator [20]),
	.prn(vcc));
// synopsys translate_off
defparam \cic|second_integrator[20] .is_wysiwyg = "true";
defparam \cic|second_integrator[20] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y13_N6
cyclonev_lcell_comb \cic|Add2~85 (
// Equation(s):
// \cic|Add2~85_sumout  = SUM(( !\cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a2  $ (!\cic|first_integrator[21]~DUPLICATE_q  $ (!\cic|second_integrator [21])) ) + ( \cic|Add2~83  ) + ( \cic|Add2~82  ))
// \cic|Add2~86  = CARRY(( !\cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a2  $ (!\cic|first_integrator[21]~DUPLICATE_q  $ (!\cic|second_integrator [21])) ) + ( \cic|Add2~83  ) + ( \cic|Add2~82  ))
// \cic|Add2~87  = SHARE((!\cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a2  & ((\cic|second_integrator [21]) # (\cic|first_integrator[21]~DUPLICATE_q ))) # (\cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a2  & 
// (\cic|first_integrator[21]~DUPLICATE_q  & \cic|second_integrator [21])))

	.dataa(gnd),
	.datab(!\cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a2 ),
	.datac(!\cic|first_integrator[21]~DUPLICATE_q ),
	.datad(!\cic|second_integrator [21]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cic|Add2~82 ),
	.sharein(\cic|Add2~83 ),
	.combout(),
	.sumout(\cic|Add2~85_sumout ),
	.cout(\cic|Add2~86 ),
	.shareout(\cic|Add2~87 ));
// synopsys translate_off
defparam \cic|Add2~85 .extended_lut = "off";
defparam \cic|Add2~85 .lut_mask = 64'h00000CCF0000C33C;
defparam \cic|Add2~85 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X25_Y13_N8
dffeas \cic|second_integrator[21] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\cic|Add2~85_sumout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cic|second_integrator [21]),
	.prn(vcc));
// synopsys translate_off
defparam \cic|second_integrator[21] .is_wysiwyg = "true";
defparam \cic|second_integrator[21] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y13_N9
cyclonev_lcell_comb \cic|Add2~89 (
// Equation(s):
// \cic|Add2~89_sumout  = SUM(( !\cic|second_integrator [22] $ (!\cic|first_integrator[22]~DUPLICATE_q  $ (!\cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a1 )) ) + ( \cic|Add2~87  ) + ( \cic|Add2~86  ))
// \cic|Add2~90  = CARRY(( !\cic|second_integrator [22] $ (!\cic|first_integrator[22]~DUPLICATE_q  $ (!\cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a1 )) ) + ( \cic|Add2~87  ) + ( \cic|Add2~86  ))
// \cic|Add2~91  = SHARE((!\cic|second_integrator [22] & (\cic|first_integrator[22]~DUPLICATE_q  & !\cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a1 )) # (\cic|second_integrator [22] & 
// ((!\cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a1 ) # (\cic|first_integrator[22]~DUPLICATE_q ))))

	.dataa(!\cic|second_integrator [22]),
	.datab(gnd),
	.datac(!\cic|first_integrator[22]~DUPLICATE_q ),
	.datad(!\cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a1 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cic|Add2~86 ),
	.sharein(\cic|Add2~87 ),
	.combout(),
	.sumout(\cic|Add2~89_sumout ),
	.cout(\cic|Add2~90 ),
	.shareout(\cic|Add2~91 ));
// synopsys translate_off
defparam \cic|Add2~89 .extended_lut = "off";
defparam \cic|Add2~89 .lut_mask = 64'h00005F050000A55A;
defparam \cic|Add2~89 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X25_Y13_N10
dffeas \cic|second_integrator[22] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\cic|Add2~89_sumout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cic|second_integrator [22]),
	.prn(vcc));
// synopsys translate_off
defparam \cic|second_integrator[22] .is_wysiwyg = "true";
defparam \cic|second_integrator[22] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y13_N12
cyclonev_lcell_comb \cic|Add2~93 (
// Equation(s):
// \cic|Add2~93_sumout  = SUM(( !\cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a0~portbdataout  $ (!\cic|second_integrator [23] $ (!\cic|first_integrator [23])) ) + ( \cic|Add2~91  ) + ( \cic|Add2~90  ))

	.dataa(!\cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a0~portbdataout ),
	.datab(!\cic|second_integrator [23]),
	.datac(!\cic|first_integrator [23]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cic|Add2~90 ),
	.sharein(\cic|Add2~91 ),
	.combout(),
	.sumout(\cic|Add2~93_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cic|Add2~93 .extended_lut = "off";
defparam \cic|Add2~93 .lut_mask = 64'h0000000000009696;
defparam \cic|Add2~93 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X25_Y13_N13
dffeas \cic|second_integrator[23] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\cic|Add2~93_sumout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cic|second_integrator [23]),
	.prn(vcc));
// synopsys translate_off
defparam \cic|second_integrator[23] .is_wysiwyg = "true";
defparam \cic|second_integrator[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y15_N4
dffeas \cic|second_integrator[0]~DUPLICATE (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\cic|Add2~1_sumout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cic|second_integrator[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cic|second_integrator[0]~DUPLICATE .is_wysiwyg = "true";
defparam \cic|second_integrator[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y15_N30
cyclonev_lcell_comb \cic|second_comb[0]~1 (
// Equation(s):
// \cic|second_comb[0]~1_sumout  = SUM(( !\cic|second_integrator[0]~DUPLICATE_q  $ (!\cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a47 ) ) + ( !VCC ) + ( !VCC ))
// \cic|second_comb[0]~2  = CARRY(( !\cic|second_integrator[0]~DUPLICATE_q  $ (!\cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a47 ) ) + ( !VCC ) + ( !VCC ))
// \cic|second_comb[0]~3  = SHARE((!\cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a47 ) # (\cic|second_integrator[0]~DUPLICATE_q ))

	.dataa(gnd),
	.datab(!\cic|second_integrator[0]~DUPLICATE_q ),
	.datac(!\cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a47 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\cic|second_comb[0]~1_sumout ),
	.cout(\cic|second_comb[0]~2 ),
	.shareout(\cic|second_comb[0]~3 ));
// synopsys translate_off
defparam \cic|second_comb[0]~1 .extended_lut = "off";
defparam \cic|second_comb[0]~1 .lut_mask = 64'h0000F3F300003C3C;
defparam \cic|second_comb[0]~1 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X27_Y15_N31
dffeas \cic|o_cic_data[0] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\cic|second_comb[0]~1_sumout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cic|o_cic_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cic|o_cic_data[0] .is_wysiwyg = "true";
defparam \cic|o_cic_data[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y15_N33
cyclonev_lcell_comb \cic|second_comb[1]~5 (
// Equation(s):
// \cic|second_comb[1]~5_sumout  = SUM(( !\cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a46  $ (\cic|second_integrator [1]) ) + ( \cic|second_comb[0]~3  ) + ( \cic|second_comb[0]~2  ))
// \cic|second_comb[1]~6  = CARRY(( !\cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a46  $ (\cic|second_integrator [1]) ) + ( \cic|second_comb[0]~3  ) + ( \cic|second_comb[0]~2  ))
// \cic|second_comb[1]~7  = SHARE((!\cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a46  & \cic|second_integrator [1]))

	.dataa(!\cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a46 ),
	.datab(gnd),
	.datac(!\cic|second_integrator [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cic|second_comb[0]~2 ),
	.sharein(\cic|second_comb[0]~3 ),
	.combout(),
	.sumout(\cic|second_comb[1]~5_sumout ),
	.cout(\cic|second_comb[1]~6 ),
	.shareout(\cic|second_comb[1]~7 ));
// synopsys translate_off
defparam \cic|second_comb[1]~5 .extended_lut = "off";
defparam \cic|second_comb[1]~5 .lut_mask = 64'h00000A0A0000A5A5;
defparam \cic|second_comb[1]~5 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X27_Y15_N34
dffeas \cic|o_cic_data[1] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\cic|second_comb[1]~5_sumout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cic|o_cic_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cic|o_cic_data[1] .is_wysiwyg = "true";
defparam \cic|o_cic_data[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y15_N36
cyclonev_lcell_comb \cic|second_comb[2]~9 (
// Equation(s):
// \cic|second_comb[2]~9_sumout  = SUM(( !\cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a45  $ (\cic|second_integrator[2]~DUPLICATE_q ) ) + ( \cic|second_comb[1]~7  ) + ( \cic|second_comb[1]~6  ))
// \cic|second_comb[2]~10  = CARRY(( !\cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a45  $ (\cic|second_integrator[2]~DUPLICATE_q ) ) + ( \cic|second_comb[1]~7  ) + ( \cic|second_comb[1]~6  ))
// \cic|second_comb[2]~11  = SHARE((!\cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a45  & \cic|second_integrator[2]~DUPLICATE_q ))

	.dataa(gnd),
	.datab(!\cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a45 ),
	.datac(!\cic|second_integrator[2]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cic|second_comb[1]~6 ),
	.sharein(\cic|second_comb[1]~7 ),
	.combout(),
	.sumout(\cic|second_comb[2]~9_sumout ),
	.cout(\cic|second_comb[2]~10 ),
	.shareout(\cic|second_comb[2]~11 ));
// synopsys translate_off
defparam \cic|second_comb[2]~9 .extended_lut = "off";
defparam \cic|second_comb[2]~9 .lut_mask = 64'h00000C0C0000C3C3;
defparam \cic|second_comb[2]~9 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X27_Y15_N37
dffeas \cic|o_cic_data[2] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\cic|second_comb[2]~9_sumout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cic|o_cic_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cic|o_cic_data[2] .is_wysiwyg = "true";
defparam \cic|o_cic_data[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y15_N39
cyclonev_lcell_comb \cic|second_comb[3]~13 (
// Equation(s):
// \cic|second_comb[3]~13_sumout  = SUM(( !\cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a44  $ (\cic|second_integrator [3]) ) + ( \cic|second_comb[2]~11  ) + ( \cic|second_comb[2]~10  ))
// \cic|second_comb[3]~14  = CARRY(( !\cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a44  $ (\cic|second_integrator [3]) ) + ( \cic|second_comb[2]~11  ) + ( \cic|second_comb[2]~10  ))
// \cic|second_comb[3]~15  = SHARE((!\cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a44  & \cic|second_integrator [3]))

	.dataa(!\cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a44 ),
	.datab(gnd),
	.datac(!\cic|second_integrator [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cic|second_comb[2]~10 ),
	.sharein(\cic|second_comb[2]~11 ),
	.combout(),
	.sumout(\cic|second_comb[3]~13_sumout ),
	.cout(\cic|second_comb[3]~14 ),
	.shareout(\cic|second_comb[3]~15 ));
// synopsys translate_off
defparam \cic|second_comb[3]~13 .extended_lut = "off";
defparam \cic|second_comb[3]~13 .lut_mask = 64'h00000A0A0000A5A5;
defparam \cic|second_comb[3]~13 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X27_Y15_N40
dffeas \cic|o_cic_data[3] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\cic|second_comb[3]~13_sumout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cic|o_cic_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cic|o_cic_data[3] .is_wysiwyg = "true";
defparam \cic|o_cic_data[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y15_N42
cyclonev_lcell_comb \cic|second_comb[4]~17 (
// Equation(s):
// \cic|second_comb[4]~17_sumout  = SUM(( !\cic|second_integrator[4]~DUPLICATE_q  $ (\cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a43 ) ) + ( \cic|second_comb[3]~15  ) + ( \cic|second_comb[3]~14  ))
// \cic|second_comb[4]~18  = CARRY(( !\cic|second_integrator[4]~DUPLICATE_q  $ (\cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a43 ) ) + ( \cic|second_comb[3]~15  ) + ( \cic|second_comb[3]~14  ))
// \cic|second_comb[4]~19  = SHARE((\cic|second_integrator[4]~DUPLICATE_q  & !\cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a43 ))

	.dataa(!\cic|second_integrator[4]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a43 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cic|second_comb[3]~14 ),
	.sharein(\cic|second_comb[3]~15 ),
	.combout(),
	.sumout(\cic|second_comb[4]~17_sumout ),
	.cout(\cic|second_comb[4]~18 ),
	.shareout(\cic|second_comb[4]~19 ));
// synopsys translate_off
defparam \cic|second_comb[4]~17 .extended_lut = "off";
defparam \cic|second_comb[4]~17 .lut_mask = 64'h000050500000A5A5;
defparam \cic|second_comb[4]~17 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X27_Y15_N43
dffeas \cic|o_cic_data[4] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\cic|second_comb[4]~17_sumout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cic|o_cic_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cic|o_cic_data[4] .is_wysiwyg = "true";
defparam \cic|o_cic_data[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y15_N45
cyclonev_lcell_comb \cic|second_comb[5]~21 (
// Equation(s):
// \cic|second_comb[5]~21_sumout  = SUM(( !\cic|second_integrator [5] $ (\cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a42 ) ) + ( \cic|second_comb[4]~19  ) + ( \cic|second_comb[4]~18  ))
// \cic|second_comb[5]~22  = CARRY(( !\cic|second_integrator [5] $ (\cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a42 ) ) + ( \cic|second_comb[4]~19  ) + ( \cic|second_comb[4]~18  ))
// \cic|second_comb[5]~23  = SHARE((\cic|second_integrator [5] & !\cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a42 ))

	.dataa(gnd),
	.datab(!\cic|second_integrator [5]),
	.datac(!\cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a42 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cic|second_comb[4]~18 ),
	.sharein(\cic|second_comb[4]~19 ),
	.combout(),
	.sumout(\cic|second_comb[5]~21_sumout ),
	.cout(\cic|second_comb[5]~22 ),
	.shareout(\cic|second_comb[5]~23 ));
// synopsys translate_off
defparam \cic|second_comb[5]~21 .extended_lut = "off";
defparam \cic|second_comb[5]~21 .lut_mask = 64'h000030300000C3C3;
defparam \cic|second_comb[5]~21 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X27_Y15_N46
dffeas \cic|o_cic_data[5] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\cic|second_comb[5]~21_sumout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cic|o_cic_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cic|o_cic_data[5] .is_wysiwyg = "true";
defparam \cic|o_cic_data[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y15_N48
cyclonev_lcell_comb \cic|second_comb[6]~25 (
// Equation(s):
// \cic|second_comb[6]~25_sumout  = SUM(( !\cic|second_integrator [6] $ (\cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a41 ) ) + ( \cic|second_comb[5]~23  ) + ( \cic|second_comb[5]~22  ))
// \cic|second_comb[6]~26  = CARRY(( !\cic|second_integrator [6] $ (\cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a41 ) ) + ( \cic|second_comb[5]~23  ) + ( \cic|second_comb[5]~22  ))
// \cic|second_comb[6]~27  = SHARE((\cic|second_integrator [6] & !\cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a41 ))

	.dataa(!\cic|second_integrator [6]),
	.datab(gnd),
	.datac(!\cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a41 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cic|second_comb[5]~22 ),
	.sharein(\cic|second_comb[5]~23 ),
	.combout(),
	.sumout(\cic|second_comb[6]~25_sumout ),
	.cout(\cic|second_comb[6]~26 ),
	.shareout(\cic|second_comb[6]~27 ));
// synopsys translate_off
defparam \cic|second_comb[6]~25 .extended_lut = "off";
defparam \cic|second_comb[6]~25 .lut_mask = 64'h000050500000A5A5;
defparam \cic|second_comb[6]~25 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X27_Y15_N49
dffeas \cic|o_cic_data[6] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\cic|second_comb[6]~25_sumout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cic|o_cic_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cic|o_cic_data[6] .is_wysiwyg = "true";
defparam \cic|o_cic_data[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y15_N51
cyclonev_lcell_comb \cic|second_comb[7]~29 (
// Equation(s):
// \cic|second_comb[7]~29_sumout  = SUM(( !\cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a40  $ (\cic|second_integrator [7]) ) + ( \cic|second_comb[6]~27  ) + ( \cic|second_comb[6]~26  ))
// \cic|second_comb[7]~30  = CARRY(( !\cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a40  $ (\cic|second_integrator [7]) ) + ( \cic|second_comb[6]~27  ) + ( \cic|second_comb[6]~26  ))
// \cic|second_comb[7]~31  = SHARE((!\cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a40  & \cic|second_integrator [7]))

	.dataa(gnd),
	.datab(!\cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a40 ),
	.datac(!\cic|second_integrator [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cic|second_comb[6]~26 ),
	.sharein(\cic|second_comb[6]~27 ),
	.combout(),
	.sumout(\cic|second_comb[7]~29_sumout ),
	.cout(\cic|second_comb[7]~30 ),
	.shareout(\cic|second_comb[7]~31 ));
// synopsys translate_off
defparam \cic|second_comb[7]~29 .extended_lut = "off";
defparam \cic|second_comb[7]~29 .lut_mask = 64'h00000C0C0000C3C3;
defparam \cic|second_comb[7]~29 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X27_Y15_N53
dffeas \cic|o_cic_data[7] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\cic|second_comb[7]~29_sumout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cic|o_cic_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cic|o_cic_data[7] .is_wysiwyg = "true";
defparam \cic|o_cic_data[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y15_N54
cyclonev_lcell_comb \cic|second_comb[8]~33 (
// Equation(s):
// \cic|second_comb[8]~33_sumout  = SUM(( !\cic|second_integrator [8] $ (\cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a39 ) ) + ( \cic|second_comb[7]~31  ) + ( \cic|second_comb[7]~30  ))
// \cic|second_comb[8]~34  = CARRY(( !\cic|second_integrator [8] $ (\cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a39 ) ) + ( \cic|second_comb[7]~31  ) + ( \cic|second_comb[7]~30  ))
// \cic|second_comb[8]~35  = SHARE((\cic|second_integrator [8] & !\cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a39 ))

	.dataa(gnd),
	.datab(!\cic|second_integrator [8]),
	.datac(gnd),
	.datad(!\cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a39 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cic|second_comb[7]~30 ),
	.sharein(\cic|second_comb[7]~31 ),
	.combout(),
	.sumout(\cic|second_comb[8]~33_sumout ),
	.cout(\cic|second_comb[8]~34 ),
	.shareout(\cic|second_comb[8]~35 ));
// synopsys translate_off
defparam \cic|second_comb[8]~33 .extended_lut = "off";
defparam \cic|second_comb[8]~33 .lut_mask = 64'h000033000000CC33;
defparam \cic|second_comb[8]~33 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X27_Y15_N55
dffeas \cic|o_cic_data[8] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\cic|second_comb[8]~33_sumout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cic|o_cic_data [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cic|o_cic_data[8] .is_wysiwyg = "true";
defparam \cic|o_cic_data[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y15_N57
cyclonev_lcell_comb \cic|second_comb[9]~37 (
// Equation(s):
// \cic|second_comb[9]~37_sumout  = SUM(( !\cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a38  $ (\cic|second_integrator[9]~DUPLICATE_q ) ) + ( \cic|second_comb[8]~35  ) + ( \cic|second_comb[8]~34  ))
// \cic|second_comb[9]~38  = CARRY(( !\cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a38  $ (\cic|second_integrator[9]~DUPLICATE_q ) ) + ( \cic|second_comb[8]~35  ) + ( \cic|second_comb[8]~34  ))
// \cic|second_comb[9]~39  = SHARE((!\cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a38  & \cic|second_integrator[9]~DUPLICATE_q ))

	.dataa(!\cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a38 ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cic|second_integrator[9]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cic|second_comb[8]~34 ),
	.sharein(\cic|second_comb[8]~35 ),
	.combout(),
	.sumout(\cic|second_comb[9]~37_sumout ),
	.cout(\cic|second_comb[9]~38 ),
	.shareout(\cic|second_comb[9]~39 ));
// synopsys translate_off
defparam \cic|second_comb[9]~37 .extended_lut = "off";
defparam \cic|second_comb[9]~37 .lut_mask = 64'h000000AA0000AA55;
defparam \cic|second_comb[9]~37 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X27_Y15_N58
dffeas \cic|o_cic_data[9] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\cic|second_comb[9]~37_sumout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cic|o_cic_data [9]),
	.prn(vcc));
// synopsys translate_off
defparam \cic|o_cic_data[9] .is_wysiwyg = "true";
defparam \cic|o_cic_data[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y14_N0
cyclonev_lcell_comb \cic|second_comb[10]~41 (
// Equation(s):
// \cic|second_comb[10]~41_sumout  = SUM(( !\cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a37  $ (\cic|second_integrator[10]~DUPLICATE_q ) ) + ( \cic|second_comb[9]~39  ) + ( \cic|second_comb[9]~38  ))
// \cic|second_comb[10]~42  = CARRY(( !\cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a37  $ (\cic|second_integrator[10]~DUPLICATE_q ) ) + ( \cic|second_comb[9]~39  ) + ( \cic|second_comb[9]~38  ))
// \cic|second_comb[10]~43  = SHARE((!\cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a37  & \cic|second_integrator[10]~DUPLICATE_q ))

	.dataa(gnd),
	.datab(!\cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a37 ),
	.datac(!\cic|second_integrator[10]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cic|second_comb[9]~38 ),
	.sharein(\cic|second_comb[9]~39 ),
	.combout(),
	.sumout(\cic|second_comb[10]~41_sumout ),
	.cout(\cic|second_comb[10]~42 ),
	.shareout(\cic|second_comb[10]~43 ));
// synopsys translate_off
defparam \cic|second_comb[10]~41 .extended_lut = "off";
defparam \cic|second_comb[10]~41 .lut_mask = 64'h00000C0C0000C3C3;
defparam \cic|second_comb[10]~41 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X27_Y14_N1
dffeas \cic|o_cic_data[10] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\cic|second_comb[10]~41_sumout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cic|o_cic_data [10]),
	.prn(vcc));
// synopsys translate_off
defparam \cic|o_cic_data[10] .is_wysiwyg = "true";
defparam \cic|o_cic_data[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y14_N3
cyclonev_lcell_comb \cic|second_comb[11]~45 (
// Equation(s):
// \cic|second_comb[11]~45_sumout  = SUM(( !\cic|second_integrator [11] $ (\cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a36 ) ) + ( \cic|second_comb[10]~43  ) + ( \cic|second_comb[10]~42  ))
// \cic|second_comb[11]~46  = CARRY(( !\cic|second_integrator [11] $ (\cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a36 ) ) + ( \cic|second_comb[10]~43  ) + ( \cic|second_comb[10]~42  ))
// \cic|second_comb[11]~47  = SHARE((\cic|second_integrator [11] & !\cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a36 ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cic|second_integrator [11]),
	.datad(!\cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a36 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cic|second_comb[10]~42 ),
	.sharein(\cic|second_comb[10]~43 ),
	.combout(),
	.sumout(\cic|second_comb[11]~45_sumout ),
	.cout(\cic|second_comb[11]~46 ),
	.shareout(\cic|second_comb[11]~47 ));
// synopsys translate_off
defparam \cic|second_comb[11]~45 .extended_lut = "off";
defparam \cic|second_comb[11]~45 .lut_mask = 64'h00000F000000F00F;
defparam \cic|second_comb[11]~45 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X27_Y14_N4
dffeas \cic|o_cic_data[11] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\cic|second_comb[11]~45_sumout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cic|o_cic_data [11]),
	.prn(vcc));
// synopsys translate_off
defparam \cic|o_cic_data[11] .is_wysiwyg = "true";
defparam \cic|o_cic_data[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y14_N6
cyclonev_lcell_comb \cic|second_comb[12]~49 (
// Equation(s):
// \cic|second_comb[12]~49_sumout  = SUM(( !\cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a35  $ (\cic|second_integrator[12]~DUPLICATE_q ) ) + ( \cic|second_comb[11]~47  ) + ( \cic|second_comb[11]~46  ))
// \cic|second_comb[12]~50  = CARRY(( !\cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a35  $ (\cic|second_integrator[12]~DUPLICATE_q ) ) + ( \cic|second_comb[11]~47  ) + ( \cic|second_comb[11]~46  ))
// \cic|second_comb[12]~51  = SHARE((!\cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a35  & \cic|second_integrator[12]~DUPLICATE_q ))

	.dataa(!\cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a35 ),
	.datab(gnd),
	.datac(!\cic|second_integrator[12]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cic|second_comb[11]~46 ),
	.sharein(\cic|second_comb[11]~47 ),
	.combout(),
	.sumout(\cic|second_comb[12]~49_sumout ),
	.cout(\cic|second_comb[12]~50 ),
	.shareout(\cic|second_comb[12]~51 ));
// synopsys translate_off
defparam \cic|second_comb[12]~49 .extended_lut = "off";
defparam \cic|second_comb[12]~49 .lut_mask = 64'h00000A0A0000A5A5;
defparam \cic|second_comb[12]~49 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X27_Y14_N7
dffeas \cic|o_cic_data[12] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\cic|second_comb[12]~49_sumout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cic|o_cic_data [12]),
	.prn(vcc));
// synopsys translate_off
defparam \cic|o_cic_data[12] .is_wysiwyg = "true";
defparam \cic|o_cic_data[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y14_N9
cyclonev_lcell_comb \cic|second_comb[13]~53 (
// Equation(s):
// \cic|second_comb[13]~53_sumout  = SUM(( !\cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a34  $ (\cic|second_integrator[13]~DUPLICATE_q ) ) + ( \cic|second_comb[12]~51  ) + ( \cic|second_comb[12]~50  ))
// \cic|second_comb[13]~54  = CARRY(( !\cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a34  $ (\cic|second_integrator[13]~DUPLICATE_q ) ) + ( \cic|second_comb[12]~51  ) + ( \cic|second_comb[12]~50  ))
// \cic|second_comb[13]~55  = SHARE((!\cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a34  & \cic|second_integrator[13]~DUPLICATE_q ))

	.dataa(gnd),
	.datab(!\cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a34 ),
	.datac(!\cic|second_integrator[13]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cic|second_comb[12]~50 ),
	.sharein(\cic|second_comb[12]~51 ),
	.combout(),
	.sumout(\cic|second_comb[13]~53_sumout ),
	.cout(\cic|second_comb[13]~54 ),
	.shareout(\cic|second_comb[13]~55 ));
// synopsys translate_off
defparam \cic|second_comb[13]~53 .extended_lut = "off";
defparam \cic|second_comb[13]~53 .lut_mask = 64'h00000C0C0000C3C3;
defparam \cic|second_comb[13]~53 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X27_Y14_N10
dffeas \cic|o_cic_data[13] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\cic|second_comb[13]~53_sumout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cic|o_cic_data [13]),
	.prn(vcc));
// synopsys translate_off
defparam \cic|o_cic_data[13] .is_wysiwyg = "true";
defparam \cic|o_cic_data[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y14_N12
cyclonev_lcell_comb \cic|second_comb[14]~57 (
// Equation(s):
// \cic|second_comb[14]~57_sumout  = SUM(( !\cic|second_integrator [14] $ (\cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a33 ) ) + ( \cic|second_comb[13]~55  ) + ( \cic|second_comb[13]~54  ))
// \cic|second_comb[14]~58  = CARRY(( !\cic|second_integrator [14] $ (\cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a33 ) ) + ( \cic|second_comb[13]~55  ) + ( \cic|second_comb[13]~54  ))
// \cic|second_comb[14]~59  = SHARE((\cic|second_integrator [14] & !\cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a33 ))

	.dataa(gnd),
	.datab(!\cic|second_integrator [14]),
	.datac(!\cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a33 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cic|second_comb[13]~54 ),
	.sharein(\cic|second_comb[13]~55 ),
	.combout(),
	.sumout(\cic|second_comb[14]~57_sumout ),
	.cout(\cic|second_comb[14]~58 ),
	.shareout(\cic|second_comb[14]~59 ));
// synopsys translate_off
defparam \cic|second_comb[14]~57 .extended_lut = "off";
defparam \cic|second_comb[14]~57 .lut_mask = 64'h000030300000C3C3;
defparam \cic|second_comb[14]~57 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X27_Y14_N13
dffeas \cic|o_cic_data[14] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\cic|second_comb[14]~57_sumout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cic|o_cic_data [14]),
	.prn(vcc));
// synopsys translate_off
defparam \cic|o_cic_data[14] .is_wysiwyg = "true";
defparam \cic|o_cic_data[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y14_N15
cyclonev_lcell_comb \cic|second_comb[15]~61 (
// Equation(s):
// \cic|second_comb[15]~61_sumout  = SUM(( !\cic|second_integrator[15]~DUPLICATE_q  $ (\cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a32 ) ) + ( \cic|second_comb[14]~59  ) + ( \cic|second_comb[14]~58  ))
// \cic|second_comb[15]~62  = CARRY(( !\cic|second_integrator[15]~DUPLICATE_q  $ (\cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a32 ) ) + ( \cic|second_comb[14]~59  ) + ( \cic|second_comb[14]~58  ))
// \cic|second_comb[15]~63  = SHARE((\cic|second_integrator[15]~DUPLICATE_q  & !\cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a32 ))

	.dataa(!\cic|second_integrator[15]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a32 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cic|second_comb[14]~58 ),
	.sharein(\cic|second_comb[14]~59 ),
	.combout(),
	.sumout(\cic|second_comb[15]~61_sumout ),
	.cout(\cic|second_comb[15]~62 ),
	.shareout(\cic|second_comb[15]~63 ));
// synopsys translate_off
defparam \cic|second_comb[15]~61 .extended_lut = "off";
defparam \cic|second_comb[15]~61 .lut_mask = 64'h000050500000A5A5;
defparam \cic|second_comb[15]~61 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X27_Y14_N16
dffeas \cic|o_cic_data[15] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\cic|second_comb[15]~61_sumout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cic|o_cic_data [15]),
	.prn(vcc));
// synopsys translate_off
defparam \cic|o_cic_data[15] .is_wysiwyg = "true";
defparam \cic|o_cic_data[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y14_N18
cyclonev_lcell_comb \cic|second_comb[16]~65 (
// Equation(s):
// \cic|second_comb[16]~65_sumout  = SUM(( !\cic|second_integrator [16] $ (\cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a31 ) ) + ( \cic|second_comb[15]~63  ) + ( \cic|second_comb[15]~62  ))
// \cic|second_comb[16]~66  = CARRY(( !\cic|second_integrator [16] $ (\cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a31 ) ) + ( \cic|second_comb[15]~63  ) + ( \cic|second_comb[15]~62  ))
// \cic|second_comb[16]~67  = SHARE((\cic|second_integrator [16] & !\cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a31 ))

	.dataa(!\cic|second_integrator [16]),
	.datab(gnd),
	.datac(!\cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a31 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cic|second_comb[15]~62 ),
	.sharein(\cic|second_comb[15]~63 ),
	.combout(),
	.sumout(\cic|second_comb[16]~65_sumout ),
	.cout(\cic|second_comb[16]~66 ),
	.shareout(\cic|second_comb[16]~67 ));
// synopsys translate_off
defparam \cic|second_comb[16]~65 .extended_lut = "off";
defparam \cic|second_comb[16]~65 .lut_mask = 64'h000050500000A5A5;
defparam \cic|second_comb[16]~65 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X27_Y14_N19
dffeas \cic|o_cic_data[16] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\cic|second_comb[16]~65_sumout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cic|o_cic_data [16]),
	.prn(vcc));
// synopsys translate_off
defparam \cic|o_cic_data[16] .is_wysiwyg = "true";
defparam \cic|o_cic_data[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y14_N21
cyclonev_lcell_comb \cic|second_comb[17]~69 (
// Equation(s):
// \cic|second_comb[17]~69_sumout  = SUM(( !\cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a30  $ (\cic|second_integrator [17]) ) + ( \cic|second_comb[16]~67  ) + ( \cic|second_comb[16]~66  ))
// \cic|second_comb[17]~70  = CARRY(( !\cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a30  $ (\cic|second_integrator [17]) ) + ( \cic|second_comb[16]~67  ) + ( \cic|second_comb[16]~66  ))
// \cic|second_comb[17]~71  = SHARE((!\cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a30  & \cic|second_integrator [17]))

	.dataa(gnd),
	.datab(!\cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a30 ),
	.datac(!\cic|second_integrator [17]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cic|second_comb[16]~66 ),
	.sharein(\cic|second_comb[16]~67 ),
	.combout(),
	.sumout(\cic|second_comb[17]~69_sumout ),
	.cout(\cic|second_comb[17]~70 ),
	.shareout(\cic|second_comb[17]~71 ));
// synopsys translate_off
defparam \cic|second_comb[17]~69 .extended_lut = "off";
defparam \cic|second_comb[17]~69 .lut_mask = 64'h00000C0C0000C3C3;
defparam \cic|second_comb[17]~69 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X27_Y14_N22
dffeas \cic|o_cic_data[17] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\cic|second_comb[17]~69_sumout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cic|o_cic_data [17]),
	.prn(vcc));
// synopsys translate_off
defparam \cic|o_cic_data[17] .is_wysiwyg = "true";
defparam \cic|o_cic_data[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y14_N24
cyclonev_lcell_comb \cic|second_comb[18]~73 (
// Equation(s):
// \cic|second_comb[18]~73_sumout  = SUM(( !\cic|second_integrator [18] $ (\cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a29 ) ) + ( \cic|second_comb[17]~71  ) + ( \cic|second_comb[17]~70  ))
// \cic|second_comb[18]~74  = CARRY(( !\cic|second_integrator [18] $ (\cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a29 ) ) + ( \cic|second_comb[17]~71  ) + ( \cic|second_comb[17]~70  ))
// \cic|second_comb[18]~75  = SHARE((\cic|second_integrator [18] & !\cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a29 ))

	.dataa(gnd),
	.datab(!\cic|second_integrator [18]),
	.datac(!\cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a29 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cic|second_comb[17]~70 ),
	.sharein(\cic|second_comb[17]~71 ),
	.combout(),
	.sumout(\cic|second_comb[18]~73_sumout ),
	.cout(\cic|second_comb[18]~74 ),
	.shareout(\cic|second_comb[18]~75 ));
// synopsys translate_off
defparam \cic|second_comb[18]~73 .extended_lut = "off";
defparam \cic|second_comb[18]~73 .lut_mask = 64'h000030300000C3C3;
defparam \cic|second_comb[18]~73 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X27_Y14_N25
dffeas \cic|o_cic_data[18] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\cic|second_comb[18]~73_sumout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cic|o_cic_data [18]),
	.prn(vcc));
// synopsys translate_off
defparam \cic|o_cic_data[18] .is_wysiwyg = "true";
defparam \cic|o_cic_data[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y14_N27
cyclonev_lcell_comb \cic|second_comb[19]~77 (
// Equation(s):
// \cic|second_comb[19]~77_sumout  = SUM(( !\cic|second_integrator [19] $ (\cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a28 ) ) + ( \cic|second_comb[18]~75  ) + ( \cic|second_comb[18]~74  ))
// \cic|second_comb[19]~78  = CARRY(( !\cic|second_integrator [19] $ (\cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a28 ) ) + ( \cic|second_comb[18]~75  ) + ( \cic|second_comb[18]~74  ))
// \cic|second_comb[19]~79  = SHARE((\cic|second_integrator [19] & !\cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a28 ))

	.dataa(!\cic|second_integrator [19]),
	.datab(gnd),
	.datac(!\cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a28 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cic|second_comb[18]~74 ),
	.sharein(\cic|second_comb[18]~75 ),
	.combout(),
	.sumout(\cic|second_comb[19]~77_sumout ),
	.cout(\cic|second_comb[19]~78 ),
	.shareout(\cic|second_comb[19]~79 ));
// synopsys translate_off
defparam \cic|second_comb[19]~77 .extended_lut = "off";
defparam \cic|second_comb[19]~77 .lut_mask = 64'h000050500000A5A5;
defparam \cic|second_comb[19]~77 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X27_Y14_N28
dffeas \cic|o_cic_data[19] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\cic|second_comb[19]~77_sumout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cic|o_cic_data [19]),
	.prn(vcc));
// synopsys translate_off
defparam \cic|o_cic_data[19] .is_wysiwyg = "true";
defparam \cic|o_cic_data[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y14_N30
cyclonev_lcell_comb \cic|second_comb[20]~81 (
// Equation(s):
// \cic|second_comb[20]~81_sumout  = SUM(( !\cic|second_integrator[20]~DUPLICATE_q  $ (\cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a27 ) ) + ( \cic|second_comb[19]~79  ) + ( \cic|second_comb[19]~78  ))
// \cic|second_comb[20]~82  = CARRY(( !\cic|second_integrator[20]~DUPLICATE_q  $ (\cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a27 ) ) + ( \cic|second_comb[19]~79  ) + ( \cic|second_comb[19]~78  ))
// \cic|second_comb[20]~83  = SHARE((\cic|second_integrator[20]~DUPLICATE_q  & !\cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a27 ))

	.dataa(gnd),
	.datab(!\cic|second_integrator[20]~DUPLICATE_q ),
	.datac(!\cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a27 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cic|second_comb[19]~78 ),
	.sharein(\cic|second_comb[19]~79 ),
	.combout(),
	.sumout(\cic|second_comb[20]~81_sumout ),
	.cout(\cic|second_comb[20]~82 ),
	.shareout(\cic|second_comb[20]~83 ));
// synopsys translate_off
defparam \cic|second_comb[20]~81 .extended_lut = "off";
defparam \cic|second_comb[20]~81 .lut_mask = 64'h000030300000C3C3;
defparam \cic|second_comb[20]~81 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X27_Y14_N31
dffeas \cic|o_cic_data[20] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\cic|second_comb[20]~81_sumout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cic|o_cic_data [20]),
	.prn(vcc));
// synopsys translate_off
defparam \cic|o_cic_data[20] .is_wysiwyg = "true";
defparam \cic|o_cic_data[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y14_N33
cyclonev_lcell_comb \cic|second_comb[21]~85 (
// Equation(s):
// \cic|second_comb[21]~85_sumout  = SUM(( !\cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a26  $ (\cic|second_integrator [21]) ) + ( \cic|second_comb[20]~83  ) + ( \cic|second_comb[20]~82  ))
// \cic|second_comb[21]~86  = CARRY(( !\cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a26  $ (\cic|second_integrator [21]) ) + ( \cic|second_comb[20]~83  ) + ( \cic|second_comb[20]~82  ))
// \cic|second_comb[21]~87  = SHARE((!\cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a26  & \cic|second_integrator [21]))

	.dataa(!\cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a26 ),
	.datab(gnd),
	.datac(!\cic|second_integrator [21]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cic|second_comb[20]~82 ),
	.sharein(\cic|second_comb[20]~83 ),
	.combout(),
	.sumout(\cic|second_comb[21]~85_sumout ),
	.cout(\cic|second_comb[21]~86 ),
	.shareout(\cic|second_comb[21]~87 ));
// synopsys translate_off
defparam \cic|second_comb[21]~85 .extended_lut = "off";
defparam \cic|second_comb[21]~85 .lut_mask = 64'h00000A0A0000A5A5;
defparam \cic|second_comb[21]~85 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X27_Y14_N34
dffeas \cic|o_cic_data[21] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\cic|second_comb[21]~85_sumout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cic|o_cic_data [21]),
	.prn(vcc));
// synopsys translate_off
defparam \cic|o_cic_data[21] .is_wysiwyg = "true";
defparam \cic|o_cic_data[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y14_N36
cyclonev_lcell_comb \cic|second_comb[22]~89 (
// Equation(s):
// \cic|second_comb[22]~89_sumout  = SUM(( !\cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a25  $ (\cic|second_integrator [22]) ) + ( \cic|second_comb[21]~87  ) + ( \cic|second_comb[21]~86  ))
// \cic|second_comb[22]~90  = CARRY(( !\cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a25  $ (\cic|second_integrator [22]) ) + ( \cic|second_comb[21]~87  ) + ( \cic|second_comb[21]~86  ))
// \cic|second_comb[22]~91  = SHARE((!\cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a25  & \cic|second_integrator [22]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a25 ),
	.datad(!\cic|second_integrator [22]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cic|second_comb[21]~86 ),
	.sharein(\cic|second_comb[21]~87 ),
	.combout(),
	.sumout(\cic|second_comb[22]~89_sumout ),
	.cout(\cic|second_comb[22]~90 ),
	.shareout(\cic|second_comb[22]~91 ));
// synopsys translate_off
defparam \cic|second_comb[22]~89 .extended_lut = "off";
defparam \cic|second_comb[22]~89 .lut_mask = 64'h000000F00000F00F;
defparam \cic|second_comb[22]~89 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X27_Y14_N37
dffeas \cic|o_cic_data[22] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\cic|second_comb[22]~89_sumout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cic|o_cic_data [22]),
	.prn(vcc));
// synopsys translate_off
defparam \cic|o_cic_data[22] .is_wysiwyg = "true";
defparam \cic|o_cic_data[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y14_N39
cyclonev_lcell_comb \cic|second_comb[23]~93 (
// Equation(s):
// \cic|second_comb[23]~93_sumout  = SUM(( !\cic|second_integrator [23] $ (\cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a24 ) ) + ( \cic|second_comb[22]~91  ) + ( \cic|second_comb[22]~90  ))

	.dataa(!\cic|second_integrator [23]),
	.datab(gnd),
	.datac(!\cic|first_comb_mem_rtl_0|auto_generated|altsyncram4|ram_block7a24 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cic|second_comb[22]~90 ),
	.sharein(\cic|second_comb[22]~91 ),
	.combout(),
	.sumout(\cic|second_comb[23]~93_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cic|second_comb[23]~93 .extended_lut = "off";
defparam \cic|second_comb[23]~93 .lut_mask = 64'h000000000000A5A5;
defparam \cic|second_comb[23]~93 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X27_Y14_N40
dffeas \cic|o_cic_data[23] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\cic|second_comb[23]~93_sumout ),
	.asdata(vcc),
	.clrn(\SW[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cic|o_cic_data [23]),
	.prn(vcc));
// synopsys translate_off
defparam \cic|o_cic_data[23] .is_wysiwyg = "true";
defparam \cic|o_cic_data[23] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X11_Y0_N7
cyclonev_io_ibuf \altera_reserved_tms~input (
	.i(altera_reserved_tms),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\altera_reserved_tms~input_o ));
// synopsys translate_off
defparam \altera_reserved_tms~input .bus_hold = "false";
defparam \altera_reserved_tms~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X13_Y0_N1
cyclonev_io_ibuf \altera_reserved_tck~input (
	.i(altera_reserved_tck),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\altera_reserved_tck~input_o ));
// synopsys translate_off
defparam \altera_reserved_tck~input .bus_hold = "false";
defparam \altera_reserved_tck~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X13_Y0_N7
cyclonev_io_ibuf \altera_reserved_tdi~input (
	.i(altera_reserved_tdi),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\altera_reserved_tdi~input_o ));
// synopsys translate_off
defparam \altera_reserved_tdi~input .bus_hold = "false";
defparam \altera_reserved_tdi~input .simulate_z_as = "z";
// synopsys translate_on

// Location: JTAG_X0_Y2_N3
cyclonev_jtag altera_internal_jtag(
	.tms(\altera_reserved_tms~input_o ),
	.tck(\altera_reserved_tck~input_o ),
	.tdi(\altera_reserved_tdi~input_o ),
	.tdoutap(gnd),
	.tdouser(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~q ),
	.tdo(\altera_internal_jtag~TDO ),
	.tmsutap(\altera_internal_jtag~TMSUTAP ),
	.tckutap(\altera_internal_jtag~TCKUTAP ),
	.tdiutap(\altera_internal_jtag~TDIUTAP ),
	.shiftuser(),
	.clkdruser(),
	.updateuser(),
	.runidleuser(),
	.usr1user());

// Location: LABCELL_X2_Y4_N54
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\altera_internal_jtag~TDIUTAP ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N39
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3 (
	.dataa(gnd),
	.datab(!\altera_internal_jtag~TMSUTAP ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3 .lut_mask = 64'h0C0C0C0C0C0C0C0C;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y4_N41
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N18
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [6]),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6 .lut_mask = 64'h5F5F5F5F5F5F5F5F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y3_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N18
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\altera_internal_jtag~TMSUTAP ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7 .lut_mask = 64'h0000000000FF00FF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y3_N20
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N27
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4 .lut_mask = 64'h0FFF0FFFFFFFFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y3_N2
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N48
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5 (
	.dataa(gnd),
	.datab(!\altera_internal_jtag~TMSUTAP ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5 .lut_mask = 64'h0303030333333333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y4_N50
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N6
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\altera_internal_jtag~TMSUTAP ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8 .lut_mask = 64'h000F000F0F0F0F0F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y3_N8
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N6
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9 (
	.dataa(gnd),
	.datab(!\altera_internal_jtag~TMSUTAP ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9 .lut_mask = 64'h0C0C0C0C0C0C0C0C;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y4_N8
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [10]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N30
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [10]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10 .lut_mask = 64'h0FFF0FFFFFFFFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y4_N31
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N33
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\altera_internal_jtag~TMSUTAP ),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11 .lut_mask = 64'h00000F0F0F0F0F0F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y4_N35
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [12]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N12
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [12]),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12 .lut_mask = 64'h5F5F5F5F5F5F5F5F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y4_N53
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [13]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N36
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13 (
	.dataa(gnd),
	.datab(!\altera_internal_jtag~TMSUTAP ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13 .lut_mask = 64'h0000000033333333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y4_N38
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [14]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N57
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\altera_internal_jtag~TMSUTAP ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [14]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0 .lut_mask = 64'h000F000F0F0F0F0F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y4_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [15]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N33
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [15]),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1 .lut_mask = 64'hF5FFF5FFFFFFFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y4_N14
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N42
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [15]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\altera_internal_jtag~TMSUTAP ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2 .lut_mask = 64'h000077770000FFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y4_N44
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N21
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [2]),
	.datae(gnd),
	.dataf(!\altera_internal_jtag~TMSUTAP ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0 .lut_mask = 64'h0000000000FF00FF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y3_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N39
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\altera_internal_jtag~TMSUTAP ),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1 .lut_mask = 64'h0F0F00000F0F0000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y4_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N54
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2 .lut_mask = 64'h0F0F0F0FF0F0F0F0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y4_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\altera_internal_jtag~TMSUTAP ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N9
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [2]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [1]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0 .lut_mask = 64'h00FF55AA00FF55AA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y4_N2
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\altera_internal_jtag~TMSUTAP ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N0
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [9]),
	.datac(gnd),
	.datad(!\altera_internal_jtag~TMSUTAP ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [2]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0 .lut_mask = 64'hFF00FF00FFCCFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y4_N2
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y4_N56
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N57
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y4_N58
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~DUPLICATE (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~DUPLICATE .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y4_N50
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~DUPLICATE_q ),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N51
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [7]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y4_N52
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y4_N44
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [6]),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y4_N59
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N42
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [5]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [9]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [8]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [6]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0 .lut_mask = 64'hC000000000000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y4_N47
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [5]),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y4_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [4]),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N15
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y4_N16
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y4_N28
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [2]),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N24
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [1]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1 .lut_mask = 64'hCCCCCCCCCCCCCCCC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y4_N26
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N18
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [4]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [0]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [1]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [2]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0 .lut_mask = 64'h0000000040000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y4_N20
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N54
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~1 (
	.dataa(gnd),
	.datab(!\altera_internal_jtag~TDIUTAP ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~1 .lut_mask = 64'h00003333FFFF3333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N12
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N54
cyclonev_lcell_comb \Digital_filter_stp|~GND (
// Equation(s):
// \Digital_filter_stp|~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Digital_filter_stp|~GND~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Digital_filter_stp|~GND .extended_lut = "off";
defparam \Digital_filter_stp|~GND .lut_mask = 64'h0000000000000000;
defparam \Digital_filter_stp|~GND .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N9
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0 (
	.dataa(!\altera_internal_jtag~TMSUTAP ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0 .lut_mask = 64'h0000000001050105;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y3_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N21
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y3_N41
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N12
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y3_N2
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N0
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~feeder (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N12
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~0 .lut_mask = 64'h00010F01000B0F0B;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y3_N2
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~feeder_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N54
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~3 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~3 .lut_mask = 64'h0500050000000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N42
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.datad(!\altera_internal_jtag~TMSUTAP ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0 .lut_mask = 64'h0005000500550055;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y3_N56
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~3_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N51
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~4 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~4 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~4 .lut_mask = 64'h0505000000000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N21
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y3_N23
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N9
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~feeder (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N51
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y3_N53
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N48
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~feeder (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y3_N38
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N51
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~feeder (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y3_N32
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [7]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N42
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y3_N35
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N45
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~feeder (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N48
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9]~feeder (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y3_N50
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N36
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y3_N38
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~feeder_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [10]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y3_N47
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~feeder_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y3_N44
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]~feeder_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y3_N53
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~feeder_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [7]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y3_N50
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~feeder_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y3_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~feeder_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N21
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~5 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~5 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~5 .lut_mask = 64'h0E0A0E0A0E4E0E4E;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N18
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y3_N20
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N45
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~3 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~3 .lut_mask = 64'h0001000105010501;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N24
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~6 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~4_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~5_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~6 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~6 .lut_mask = 64'h777777777F7F7F7F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y3_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~6_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y3_N14
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~feeder_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y3_N23
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~feeder_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N42
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~1 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [10]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~1 .lut_mask = 64'h000000000C0C0C0C;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N36
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0 .lut_mask = 64'h332033A333333333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N57
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~feeder (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y3_N59
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y3_N34
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N24
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [2]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~1_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~q ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2 .lut_mask = 64'h5500550055305530;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y5_N37
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2_combout ),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y5_N24
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0 .lut_mask = 64'h0000000055555555;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y5_N26
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y3_N14
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]~feeder_combout ),
	.asdata(\Digital_filter_stp|~GND~combout ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y3_N50
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [10]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N48
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [10]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4 .lut_mask = 64'h3F153F152A002A00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y3_N0
cyclonev_lcell_comb \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~1 (
	.dataa(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~1_sumout ),
	.cout(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~1 .extended_lut = "off";
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~1 .lut_mask = 64'h0000000000005555;
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y3_N3
cyclonev_lcell_comb \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~5 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [1]),
	.datag(gnd),
	.cin(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~5_sumout ),
	.cout(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~5 .extended_lut = "off";
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~5 .lut_mask = 64'h0000FF000000FFFF;
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y3_N6
cyclonev_lcell_comb \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~125 (
	.dataa(gnd),
	.datab(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~125_sumout ),
	.cout(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~126 ),
	.shareout());
// synopsys translate_off
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~125 .extended_lut = "off";
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~125 .lut_mask = 64'h0000000000003333;
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~125 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y3_N9
cyclonev_lcell_comb \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~65 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [3]),
	.datag(gnd),
	.cin(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~126 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~65_sumout ),
	.cout(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~65 .extended_lut = "off";
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~65 .lut_mask = 64'h0000FF000000FFFF;
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y3_N12
cyclonev_lcell_comb \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~69 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~69_sumout ),
	.cout(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~69 .extended_lut = "off";
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~69 .lut_mask = 64'h0000000000000F0F;
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y3_N15
cyclonev_lcell_comb \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~73 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [5]),
	.datag(gnd),
	.cin(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~73_sumout ),
	.cout(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~73 .extended_lut = "off";
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~73 .lut_mask = 64'h0000FF000000FFFF;
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y3_N18
cyclonev_lcell_comb \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~77 (
	.dataa(gnd),
	.datab(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~77_sumout ),
	.cout(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~77 .extended_lut = "off";
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~77 .lut_mask = 64'h0000000000003333;
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y3_N21
cyclonev_lcell_comb \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~81 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [7]),
	.datag(gnd),
	.cin(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~81_sumout ),
	.cout(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~82 ),
	.shareout());
// synopsys translate_off
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~81 .extended_lut = "off";
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~81 .lut_mask = 64'h0000FF000000FFFF;
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~81 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y3_N24
cyclonev_lcell_comb \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~121 (
	.dataa(gnd),
	.datab(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~121_sumout ),
	.cout(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~122 ),
	.shareout());
// synopsys translate_off
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~121 .extended_lut = "off";
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~121 .lut_mask = 64'h0000000000003333;
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~121 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y3_N27
cyclonev_lcell_comb \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~85 (
	.dataa(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~85_sumout ),
	.cout(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~86 ),
	.shareout());
// synopsys translate_off
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~85 .extended_lut = "off";
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~85 .lut_mask = 64'h0000000000005555;
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~85 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y3_N30
cyclonev_lcell_comb \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~41 (
	.dataa(gnd),
	.datab(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~41_sumout ),
	.cout(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~41 .extended_lut = "off";
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~41 .lut_mask = 64'h0000000000003333;
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y3_N33
cyclonev_lcell_comb \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~45 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [11]),
	.datag(gnd),
	.cin(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~45_sumout ),
	.cout(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~45 .extended_lut = "off";
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~45 .lut_mask = 64'h0000FF000000FFFF;
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y3_N36
cyclonev_lcell_comb \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~49 (
	.dataa(gnd),
	.datab(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [12]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~49_sumout ),
	.cout(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~49 .extended_lut = "off";
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~49 .lut_mask = 64'h0000000000003333;
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y3_N39
cyclonev_lcell_comb \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~53 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [13]),
	.datag(gnd),
	.cin(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~53_sumout ),
	.cout(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~53 .extended_lut = "off";
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~53 .lut_mask = 64'h0000FF000000FFFF;
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y3_N42
cyclonev_lcell_comb \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~57 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~57_sumout ),
	.cout(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~57 .extended_lut = "off";
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~57 .lut_mask = 64'h0000000000000F0F;
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y3_N45
cyclonev_lcell_comb \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~61 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [15]),
	.datag(gnd),
	.cin(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~61_sumout ),
	.cout(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~61 .extended_lut = "off";
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~61 .lut_mask = 64'h0000FF000000FFFF;
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y3_N48
cyclonev_lcell_comb \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~17 (
	.dataa(gnd),
	.datab(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [16]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~17_sumout ),
	.cout(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~17 .extended_lut = "off";
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~17 .lut_mask = 64'h0000000000003333;
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y3_N51
cyclonev_lcell_comb \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~21 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [17]),
	.datag(gnd),
	.cin(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~21_sumout ),
	.cout(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~21 .extended_lut = "off";
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~21 .lut_mask = 64'h0000FF000000FFFF;
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y3_N54
cyclonev_lcell_comb \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~25 (
	.dataa(gnd),
	.datab(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [18]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~25_sumout ),
	.cout(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~25 .extended_lut = "off";
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~25 .lut_mask = 64'h0000000000003333;
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y3_N57
cyclonev_lcell_comb \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~105 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [19]),
	.datag(gnd),
	.cin(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~105_sumout ),
	.cout(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~106 ),
	.shareout());
// synopsys translate_off
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~105 .extended_lut = "off";
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~105 .lut_mask = 64'h0000FF000000FFFF;
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~105 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N0
cyclonev_lcell_comb \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~29 (
	.dataa(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [20]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~29_sumout ),
	.cout(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~29 .extended_lut = "off";
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~29 .lut_mask = 64'h0000000000005555;
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N3
cyclonev_lcell_comb \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~33 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [21]),
	.datag(gnd),
	.cin(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~33_sumout ),
	.cout(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~33 .extended_lut = "off";
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~33 .lut_mask = 64'h0000FF000000FFFF;
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N6
cyclonev_lcell_comb \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~37 (
	.dataa(gnd),
	.datab(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [22]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~37_sumout ),
	.cout(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~37 .extended_lut = "off";
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~37 .lut_mask = 64'h0000000000003333;
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N9
cyclonev_lcell_comb \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~9 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [23]),
	.datag(gnd),
	.cin(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~9_sumout ),
	.cout(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~9 .extended_lut = "off";
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~9 .lut_mask = 64'h0000FF000000FFFF;
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N12
cyclonev_lcell_comb \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~13 (
	.dataa(gnd),
	.datab(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [24]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~13_sumout ),
	.cout(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~13 .extended_lut = "off";
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~13 .lut_mask = 64'h0000000000003333;
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N15
cyclonev_lcell_comb \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~89 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [25]),
	.datag(gnd),
	.cin(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~89_sumout ),
	.cout(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~90 ),
	.shareout());
// synopsys translate_off
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~89 .extended_lut = "off";
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~89 .lut_mask = 64'h0000FF000000FFFF;
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~89 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N18
cyclonev_lcell_comb \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~93 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [26]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~93_sumout ),
	.cout(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~94 ),
	.shareout());
// synopsys translate_off
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~93 .extended_lut = "off";
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~93 .lut_mask = 64'h0000000000000F0F;
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~93 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N21
cyclonev_lcell_comb \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~97 (
	.dataa(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~97_sumout ),
	.cout(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~98 ),
	.shareout());
// synopsys translate_off
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~97 .extended_lut = "off";
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~97 .lut_mask = 64'h0000000000005555;
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~97 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N24
cyclonev_lcell_comb \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~101 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [28]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~101_sumout ),
	.cout(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~102 ),
	.shareout());
// synopsys translate_off
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~101 .extended_lut = "off";
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~101 .lut_mask = 64'h0000000000000F0F;
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~101 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N27
cyclonev_lcell_comb \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~117 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [29]),
	.datag(gnd),
	.cin(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~117_sumout ),
	.cout(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~118 ),
	.shareout());
// synopsys translate_off
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~117 .extended_lut = "off";
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~117 .lut_mask = 64'h0000FF000000FFFF;
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~117 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N30
cyclonev_lcell_comb \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~109 (
	.dataa(gnd),
	.datab(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [30]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~109_sumout ),
	.cout(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~110 ),
	.shareout());
// synopsys translate_off
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~109 .extended_lut = "off";
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~109 .lut_mask = 64'h0000000000003333;
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~109 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N33
cyclonev_lcell_comb \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~113 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [31]),
	.datag(gnd),
	.cin(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~113_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~113 .extended_lut = "off";
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~113 .lut_mask = 64'h0000FF000000FFFF;
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~113 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N24
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [4]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [0]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [1]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [2]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1 .lut_mask = 64'h0000000000400000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y4_N26
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N36
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0 (
	.dataa(!\altera_internal_jtag~TMSUTAP ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [15]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0 .lut_mask = 64'h001F001F0E1F0E1F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N39
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1 (
	.dataa(!\altera_internal_jtag~TMSUTAP ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(!\altera_internal_jtag~TDIUTAP ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1 .lut_mask = 64'h01010101EFEFEFEF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N18
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2 .lut_mask = 64'h10B010B000A000A0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y3_N41
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2_combout ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N3
cyclonev_lcell_comb \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|process_0~0 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]~q ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|process_0~0 .extended_lut = "off";
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|process_0~0 .lut_mask = 64'h00000000000C000C;
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|process_0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N33
cyclonev_lcell_comb \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|process_0~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|process_0~1 .extended_lut = "off";
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|process_0~1 .lut_mask = 64'h0000040400000404;
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|process_0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N54
cyclonev_lcell_comb \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|LessThan0~5 (
	.dataa(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [1]),
	.datab(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [29]),
	.datac(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [31]),
	.datad(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [0]),
	.datae(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [2]),
	.dataf(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|LessThan0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|LessThan0~5 .extended_lut = "off";
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|LessThan0~5 .lut_mask = 64'h8000000000000000;
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|LessThan0~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N36
cyclonev_lcell_comb \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|LessThan0~0 (
	.dataa(gnd),
	.datab(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [24]),
	.datac(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [23]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|LessThan0~0 .extended_lut = "off";
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|LessThan0~0 .lut_mask = 64'hC0C0C0C0C0C0C0C0;
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N48
cyclonev_lcell_comb \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|LessThan0~4 (
	.dataa(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [28]),
	.datab(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [25]),
	.datac(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [26]),
	.datad(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [30]),
	.datae(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [27]),
	.dataf(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|LessThan0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|LessThan0~4 .extended_lut = "off";
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|LessThan0~4 .lut_mask = 64'h8000000000000000;
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|LessThan0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y3_N6
cyclonev_lcell_comb \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|LessThan0~3 (
	.dataa(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [7]),
	.datab(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [5]),
	.datac(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [9]),
	.datad(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [3]),
	.datae(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [4]),
	.dataf(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|LessThan0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|LessThan0~3 .extended_lut = "off";
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|LessThan0~3 .lut_mask = 64'h8000000000000000;
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|LessThan0~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N42
cyclonev_lcell_comb \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|LessThan0~1 (
	.dataa(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [20]),
	.datab(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [17]),
	.datac(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [16]),
	.datad(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [18]),
	.datae(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [22]),
	.dataf(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|LessThan0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|LessThan0~1 .extended_lut = "off";
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|LessThan0~1 .lut_mask = 64'h8000000000000000;
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|LessThan0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y3_N12
cyclonev_lcell_comb \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|LessThan0~2 (
	.dataa(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [10]),
	.datab(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [14]),
	.datac(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [12]),
	.datad(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [13]),
	.datae(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [11]),
	.dataf(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|LessThan0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|LessThan0~2 .extended_lut = "off";
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|LessThan0~2 .lut_mask = 64'h8000000000000000;
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|LessThan0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y2_N0
cyclonev_lcell_comb \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|LessThan0~6 (
	.dataa(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|LessThan0~5_combout ),
	.datab(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|LessThan0~0_combout ),
	.datac(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|LessThan0~4_combout ),
	.datad(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|LessThan0~3_combout ),
	.datae(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|LessThan0~1_combout ),
	.dataf(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|LessThan0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|LessThan0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|LessThan0~6 .extended_lut = "off";
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|LessThan0~6 .lut_mask = 64'h0000000000000001;
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|LessThan0~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N36
cyclonev_lcell_comb \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[25]~0 (
	.dataa(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|LessThan0~6_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]~q ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[25]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[25]~0 .extended_lut = "off";
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[25]~0 .lut_mask = 64'h00000000203020F0;
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[25]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y2_N35
dffeas \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[31] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~113_sumout ),
	.asdata(\altera_internal_jtag~TDIUTAP ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[25]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [31]),
	.prn(vcc));
// synopsys translate_off
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[31] .is_wysiwyg = "true";
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y2_N31
dffeas \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[30] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~109_sumout ),
	.asdata(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[25]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [30]),
	.prn(vcc));
// synopsys translate_off
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[30] .is_wysiwyg = "true";
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y2_N28
dffeas \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[29] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~117_sumout ),
	.asdata(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[25]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [29]),
	.prn(vcc));
// synopsys translate_off
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[29] .is_wysiwyg = "true";
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y2_N25
dffeas \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[28] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~101_sumout ),
	.asdata(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[25]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [28]),
	.prn(vcc));
// synopsys translate_off
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[28] .is_wysiwyg = "true";
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y2_N22
dffeas \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[27] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~97_sumout ),
	.asdata(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[25]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [27]),
	.prn(vcc));
// synopsys translate_off
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[27] .is_wysiwyg = "true";
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y2_N19
dffeas \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[26] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~93_sumout ),
	.asdata(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[25]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [26]),
	.prn(vcc));
// synopsys translate_off
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[26] .is_wysiwyg = "true";
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y2_N16
dffeas \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[25] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~89_sumout ),
	.asdata(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[25]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [25]),
	.prn(vcc));
// synopsys translate_off
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[25] .is_wysiwyg = "true";
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y2_N13
dffeas \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[24] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~13_sumout ),
	.asdata(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[25]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [24]),
	.prn(vcc));
// synopsys translate_off
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[24] .is_wysiwyg = "true";
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y2_N10
dffeas \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[23] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~9_sumout ),
	.asdata(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[25]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [23]),
	.prn(vcc));
// synopsys translate_off
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[23] .is_wysiwyg = "true";
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y2_N8
dffeas \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[22] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~37_sumout ),
	.asdata(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[25]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [22]),
	.prn(vcc));
// synopsys translate_off
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[22] .is_wysiwyg = "true";
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y2_N4
dffeas \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[21] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~33_sumout ),
	.asdata(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[25]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [21]),
	.prn(vcc));
// synopsys translate_off
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[21] .is_wysiwyg = "true";
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y2_N1
dffeas \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[20] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~29_sumout ),
	.asdata(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[25]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [20]),
	.prn(vcc));
// synopsys translate_off
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[20] .is_wysiwyg = "true";
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y3_N58
dffeas \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[19] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~105_sumout ),
	.asdata(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[25]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [19]),
	.prn(vcc));
// synopsys translate_off
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[19] .is_wysiwyg = "true";
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y3_N55
dffeas \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[18] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~25_sumout ),
	.asdata(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[25]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [18]),
	.prn(vcc));
// synopsys translate_off
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[18] .is_wysiwyg = "true";
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y3_N53
dffeas \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[17] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~21_sumout ),
	.asdata(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[25]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [17]),
	.prn(vcc));
// synopsys translate_off
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[17] .is_wysiwyg = "true";
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y3_N49
dffeas \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[16] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~17_sumout ),
	.asdata(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[25]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [16]),
	.prn(vcc));
// synopsys translate_off
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[16] .is_wysiwyg = "true";
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y3_N46
dffeas \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[15] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~61_sumout ),
	.asdata(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[25]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[15] .is_wysiwyg = "true";
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y3_N43
dffeas \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[14] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~57_sumout ),
	.asdata(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[25]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[14] .is_wysiwyg = "true";
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y3_N40
dffeas \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[13] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~53_sumout ),
	.asdata(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[25]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[13] .is_wysiwyg = "true";
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y3_N37
dffeas \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[12] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~49_sumout ),
	.asdata(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[25]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[12] .is_wysiwyg = "true";
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y3_N34
dffeas \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[11] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~45_sumout ),
	.asdata(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[25]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[11] .is_wysiwyg = "true";
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y3_N31
dffeas \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[10] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~41_sumout ),
	.asdata(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[25]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[10] .is_wysiwyg = "true";
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y3_N28
dffeas \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[9] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~85_sumout ),
	.asdata(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[25]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[9] .is_wysiwyg = "true";
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y3_N26
dffeas \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~121_sumout ),
	.asdata(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[25]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[8] .is_wysiwyg = "true";
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y3_N22
dffeas \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~81_sumout ),
	.asdata(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[25]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[7] .is_wysiwyg = "true";
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y3_N19
dffeas \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~77_sumout ),
	.asdata(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[25]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[6] .is_wysiwyg = "true";
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y3_N16
dffeas \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~73_sumout ),
	.asdata(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[25]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[5] .is_wysiwyg = "true";
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y3_N13
dffeas \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~69_sumout ),
	.asdata(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[25]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[4] .is_wysiwyg = "true";
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y3_N10
dffeas \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~65_sumout ),
	.asdata(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[25]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[3] .is_wysiwyg = "true";
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y3_N8
dffeas \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~125_sumout ),
	.asdata(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[25]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[2] .is_wysiwyg = "true";
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y3_N4
dffeas \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~5_sumout ),
	.asdata(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[25]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[1] .is_wysiwyg = "true";
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y3_N1
dffeas \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|Add0~1_sumout ),
	.asdata(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[25]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[0] .is_wysiwyg = "true";
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N39
cyclonev_lcell_comb \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|reset_all~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|reset_all~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|reset_all~0 .extended_lut = "off";
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|reset_all~0 .lut_mask = 64'h0F0FFFFF0F0FFFFF;
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|reset_all~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y2_N26
dffeas \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|reset_all (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|reset_all~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|reset_all .is_wysiwyg = "true";
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|reset_all .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N3
cyclonev_lcell_comb \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~0 .extended_lut = "off";
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~0 .lut_mask = 64'h0002000200020002;
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y2_N44
dffeas \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\altera_internal_jtag~TDIUTAP ),
	.clrn(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[2] .is_wysiwyg = "true";
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y4_N51
cyclonev_lcell_comb \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[1]~feeder (
	.dataa(gnd),
	.datab(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[1]~feeder .extended_lut = "off";
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[1]~feeder .lut_mask = 64'h3333333333333333;
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y4_N52
dffeas \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[1] .is_wysiwyg = "true";
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y2_N40
dffeas \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [1]),
	.clrn(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[0] .is_wysiwyg = "true";
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y4_N9
cyclonev_lcell_comb \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[9]~feeder (
	.dataa(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[9]~feeder .extended_lut = "off";
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[9]~feeder .lut_mask = 64'h5555555555555555;
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y4_N10
dffeas \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[9] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [9]),
	.prn(vcc));
// synopsys translate_off
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[9] .is_wysiwyg = "true";
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y4_N8
dffeas \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[8] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [9]),
	.clrn(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [8]),
	.prn(vcc));
// synopsys translate_off
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[8] .is_wysiwyg = "true";
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y4_N3
cyclonev_lcell_comb \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[7]~feeder (
	.dataa(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[7]~feeder .extended_lut = "off";
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[7]~feeder .lut_mask = 64'h5555555555555555;
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y4_N4
dffeas \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[7] .is_wysiwyg = "true";
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y4_N0
cyclonev_lcell_comb \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[6]~feeder (
	.dataa(gnd),
	.datab(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [7]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[6]~feeder .extended_lut = "off";
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[6]~feeder .lut_mask = 64'h3333333333333333;
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y4_N2
dffeas \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[6] .is_wysiwyg = "true";
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y4_N21
cyclonev_lcell_comb \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[5]~feeder (
	.dataa(gnd),
	.datab(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[5]~feeder .extended_lut = "off";
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[5]~feeder .lut_mask = 64'h3333333333333333;
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y4_N22
dffeas \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[5] .is_wysiwyg = "true";
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y4_N12
cyclonev_lcell_comb \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[4]~feeder (
	.dataa(gnd),
	.datab(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [5]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[4]~feeder .extended_lut = "off";
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[4]~feeder .lut_mask = 64'h3333333333333333;
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y4_N14
dffeas \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[4] .is_wysiwyg = "true";
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y4_N45
cyclonev_lcell_comb \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[3]~feeder (
	.dataa(gnd),
	.datab(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[3]~feeder .extended_lut = "off";
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[3]~feeder .lut_mask = 64'h3333333333333333;
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y4_N47
dffeas \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[3] .is_wysiwyg = "true";
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y4_N42
cyclonev_lcell_comb \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[2]~feeder (
	.dataa(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[2]~feeder .extended_lut = "off";
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[2]~feeder .lut_mask = 64'h5555555555555555;
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y4_N43
dffeas \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[2] .is_wysiwyg = "true";
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y2_N58
dffeas \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [2]),
	.clrn(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[1] .is_wysiwyg = "true";
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y4_N54
cyclonev_lcell_comb \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[0]~feeder (
	.dataa(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[0]~feeder .extended_lut = "off";
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[0]~feeder .lut_mask = 64'h5555555555555555;
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y4_N55
dffeas \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[0] .is_wysiwyg = "true";
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y4_N33
cyclonev_lcell_comb \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[3]~feeder (
	.dataa(gnd),
	.datab(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[3]~feeder .extended_lut = "off";
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[3]~feeder .lut_mask = 64'h3333333333333333;
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y4_N34
dffeas \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[3] .is_wysiwyg = "true";
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y4_N32
dffeas \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs [3]),
	.clrn(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[2] .is_wysiwyg = "true";
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y4_N39
cyclonev_lcell_comb \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[1]~feeder (
	.dataa(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[1]~feeder .extended_lut = "off";
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[1]~feeder .lut_mask = 64'h5555555555555555;
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y4_N40
dffeas \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[1] .is_wysiwyg = "true";
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y4_N24
cyclonev_lcell_comb \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[0]~feeder .extended_lut = "off";
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y4_N25
dffeas \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[0] .is_wysiwyg = "true";
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y2_N55
dffeas \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs [0]),
	.clrn(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[0] .is_wysiwyg = "true";
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N21
cyclonev_lcell_comb \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_internal~2 (
	.dataa(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [0]),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]~q ),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.dataf(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_internal~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_internal~2 .extended_lut = "off";
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_internal~2 .lut_mask = 64'h050505050505F5F5;
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_internal~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y2_N32
dffeas \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|run (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|run~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|run .is_wysiwyg = "true";
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|run .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y4_N0
cyclonev_lcell_comb \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1]~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1]~0 .extended_lut = "off";
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1]~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N39
cyclonev_lcell_comb \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[0]~feeder .extended_lut = "off";
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[0]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y2_N41
dffeas \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[0] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|condition_delay_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[0] .is_wysiwyg = "true";
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y2_N47
dffeas \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[1] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|condition_delay_reg [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|condition_delay_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[1] .is_wysiwyg = "true";
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y2_N52
dffeas \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[2] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|condition_delay_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|condition_delay_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[2] .is_wysiwyg = "true";
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y2_N16
dffeas \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[3] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|condition_delay_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|condition_delay_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[3] .is_wysiwyg = "true";
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y4_N30
cyclonev_lcell_comb \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|ela_control|run~0 (
	.dataa(gnd),
	.datab(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|condition_delay_reg [3]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|ela_control|run~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|ela_control|run~0 .extended_lut = "off";
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|ela_control|run~0 .lut_mask = 64'h0000000033333333;
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|ela_control|run~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y4_N32
dffeas \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|ela_control|run (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|ela_control|run~0_combout ),
	.asdata(vcc),
	.clrn(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|ela_control|run~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|ela_control|run .is_wysiwyg = "true";
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|ela_control|run .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y5_N57
cyclonev_lcell_comb \~QIC_CREATED_GND~I (
// Equation(s):
// \~QIC_CREATED_GND~I_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QIC_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QIC_CREATED_GND~I .extended_lut = "off";
defparam \~QIC_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QIC_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y1_N42
cyclonev_lcell_comb \Digital_filter_stp|acq_trigger_in_reg[0]~feeder (
// Equation(s):
// \Digital_filter_stp|acq_trigger_in_reg[0]~feeder_combout  = ( \~QIC_CREATED_GND~I_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\~QIC_CREATED_GND~I_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Digital_filter_stp|acq_trigger_in_reg[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Digital_filter_stp|acq_trigger_in_reg[0]~feeder .extended_lut = "off";
defparam \Digital_filter_stp|acq_trigger_in_reg[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Digital_filter_stp|acq_trigger_in_reg[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y1_N44
dffeas \Digital_filter_stp|acq_trigger_in_reg[0] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\Digital_filter_stp|acq_trigger_in_reg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Digital_filter_stp|acq_trigger_in_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Digital_filter_stp|acq_trigger_in_reg[0] .is_wysiwyg = "true";
defparam \Digital_filter_stp|acq_trigger_in_reg[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y1_N45
cyclonev_lcell_comb \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Digital_filter_stp|acq_trigger_in_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff~feeder .extended_lut = "off";
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y1_N46
dffeas \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff .is_wysiwyg = "true";
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N15
cyclonev_lcell_comb \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~0 (
	.dataa(!\Digital_filter_stp|acq_trigger_in_reg [0]),
	.datab(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff~q ),
	.datac(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [0]),
	.datad(gnd),
	.datae(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [2]),
	.dataf(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~0 .extended_lut = "off";
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~0 .lut_mask = 64'hFAFA02025F5F4646;
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y4_N16
dffeas \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff .is_wysiwyg = "true";
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y4_N33
cyclonev_lcell_comb \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|ela_control|run~q ),
	.datad(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~q ),
	.datae(gnd),
	.dataf(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~0 .extended_lut = "off";
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~0 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y4_N34
dffeas \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~0_combout ),
	.asdata(vcc),
	.clrn(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed .is_wysiwyg = "true";
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y4_N3
cyclonev_lcell_comb \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~feeder .extended_lut = "off";
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y4_N5
dffeas \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~feeder_combout ),
	.asdata(vcc),
	.clrn(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set .is_wysiwyg = "true";
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N9
cyclonev_lcell_comb \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0 (
	.dataa(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~q ),
	.datab(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|run~q ),
	.datac(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|condition_delay_reg [3]),
	.datad(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q ),
	.datae(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0 .extended_lut = "off";
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0 .lut_mask = 64'h0300010003000100;
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y4_N1
dffeas \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1]~0_combout ),
	.asdata(vcc),
	.clrn(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1] .is_wysiwyg = "true";
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N0
cyclonev_lcell_comb \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|collect_data (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|run~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|condition_delay_reg [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|collect_data .extended_lut = "off";
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|collect_data .lut_mask = 64'h000000000F0F0F0F;
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|collect_data .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y4_N26
dffeas \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[0] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~0_combout ),
	.asdata(vcc),
	.clrn(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[0] .is_wysiwyg = "true";
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y4_N59
dffeas \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[0] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [0]),
	.clrn(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[0] .is_wysiwyg = "true";
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y4_N57
cyclonev_lcell_comb \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|done~0 (
	.dataa(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [0]),
	.datab(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [1]),
	.datac(gnd),
	.datad(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [0]),
	.datae(gnd),
	.dataf(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|done~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|done~0 .extended_lut = "off";
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|done~0 .lut_mask = 64'h1122112244884488;
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|done~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y4_N6
cyclonev_lcell_comb \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~1 (
	.dataa(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~q ),
	.datab(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q ),
	.datac(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [0]),
	.datad(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[0]~DUPLICATE_q ),
	.datae(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [1]),
	.dataf(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|done~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~1 .extended_lut = "off";
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~1 .lut_mask = 64'h003B3B0000000000;
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y4_N8
dffeas \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[1] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~1_combout ),
	.asdata(vcc),
	.clrn(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[1] .is_wysiwyg = "true";
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y4_N24
cyclonev_lcell_comb \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~0 (
	.dataa(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~q ),
	.datab(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [1]),
	.datac(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q ),
	.datad(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|done~0_combout ),
	.datae(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [0]),
	.dataf(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~0 .extended_lut = "off";
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~0 .lut_mask = 64'hF3F0F0F073505050;
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y4_N25
dffeas \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[0]~DUPLICATE (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~0_combout ),
	.asdata(vcc),
	.clrn(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[0]~DUPLICATE .is_wysiwyg = "true";
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y4_N36
cyclonev_lcell_comb \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|done~1 (
	.dataa(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [1]),
	.datab(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[0]~DUPLICATE_q ),
	.datac(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q ),
	.datad(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [0]),
	.datae(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done~q ),
	.dataf(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|done~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|done~1 .extended_lut = "off";
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|done~1 .lut_mask = 64'h0104FFFF0208FFFF;
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|done~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y4_N38
dffeas \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|done~1_combout ),
	.asdata(vcc),
	.clrn(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done .is_wysiwyg = "true";
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y4_N12
cyclonev_lcell_comb \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|collecting_post_data_var~0 (
	.dataa(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done~q ),
	.datab(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[0]~DUPLICATE_q ),
	.datac(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q ),
	.datad(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [1]),
	.datae(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [0]),
	.dataf(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|collecting_post_data_var~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|collecting_post_data_var~0 .extended_lut = "off";
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|collecting_post_data_var~0 .lut_mask = 64'h22202222A8AAA2AA;
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|collecting_post_data_var~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y4_N13
dffeas \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:collecting_post_data_var (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|collecting_post_data_var~0_combout ),
	.asdata(vcc),
	.clrn(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:collecting_post_data_var~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:collecting_post_data_var .is_wysiwyg = "true";
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:collecting_post_data_var .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N30
cyclonev_lcell_comb \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|status_register|_~16 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.dataf(!\altera_internal_jtag~TDIUTAP ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|status_register|_~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|status_register|_~16 .extended_lut = "off";
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|status_register|_~16 .lut_mask = 64'h00000000FFFFF8FF;
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|status_register|_~16 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N12
cyclonev_lcell_comb \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~q ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0 .extended_lut = "off";
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0 .lut_mask = 64'h0100030005000F00;
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y2_N31
dffeas \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|status_register|dffs[16] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|status_register|_~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|status_register|dffs [16]),
	.prn(vcc));
// synopsys translate_off
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|status_register|dffs[16] .is_wysiwyg = "true";
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|status_register|dffs[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N39
cyclonev_lcell_comb \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|status_register|_~15 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.dataf(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|status_register|dffs [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|status_register|_~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|status_register|_~15 .extended_lut = "off";
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|status_register|_~15 .lut_mask = 64'h00000000FFFFEAFF;
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|status_register|_~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N40
dffeas \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|status_register|dffs[15] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|status_register|_~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|status_register|dffs [15]),
	.prn(vcc));
// synopsys translate_off
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|status_register|dffs[15] .is_wysiwyg = "true";
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|status_register|dffs[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N15
cyclonev_lcell_comb \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|status_register|_~14 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.dataf(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|status_register|dffs [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|status_register|_~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|status_register|_~14 .extended_lut = "off";
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|status_register|_~14 .lut_mask = 64'h00000000FFFFEAFF;
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|status_register|_~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N16
dffeas \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|status_register|dffs[14] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|status_register|_~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|status_register|dffs [14]),
	.prn(vcc));
// synopsys translate_off
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|status_register|dffs[14] .is_wysiwyg = "true";
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|status_register|dffs[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N48
cyclonev_lcell_comb \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|status_register|_~13 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.dataf(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|status_register|dffs [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|status_register|_~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|status_register|_~13 .extended_lut = "off";
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|status_register|_~13 .lut_mask = 64'h00000000FFFFF8FF;
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|status_register|_~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y2_N49
dffeas \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|status_register|dffs[13] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|status_register|_~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|status_register|dffs [13]),
	.prn(vcc));
// synopsys translate_off
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|status_register|dffs[13] .is_wysiwyg = "true";
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|status_register|dffs[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N33
cyclonev_lcell_comb \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|status_register|_~12 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.dataf(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|status_register|dffs [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|status_register|_~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|status_register|_~12 .extended_lut = "off";
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|status_register|_~12 .lut_mask = 64'h00000000FFFFFF8F;
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|status_register|_~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y2_N34
dffeas \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|status_register|dffs[12] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|status_register|_~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|status_register|dffs [12]),
	.prn(vcc));
// synopsys translate_off
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|status_register|dffs[12] .is_wysiwyg = "true";
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|status_register|dffs[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N21
cyclonev_lcell_comb \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|status_register|_~11 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.dataf(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|status_register|dffs [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|status_register|_~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|status_register|_~11 .extended_lut = "off";
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|status_register|_~11 .lut_mask = 64'h00000000FFFFFF8F;
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|status_register|_~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y2_N22
dffeas \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|status_register|dffs[11] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|status_register|_~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|status_register|dffs [11]),
	.prn(vcc));
// synopsys translate_off
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|status_register|dffs[11] .is_wysiwyg = "true";
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|status_register|dffs[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N51
cyclonev_lcell_comb \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|status_register|_~10 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.dataf(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|status_register|dffs [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|status_register|_~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|status_register|_~10 .extended_lut = "off";
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|status_register|_~10 .lut_mask = 64'h00000000FFFFFF8F;
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|status_register|_~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y2_N52
dffeas \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|status_register|dffs[10] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|status_register|_~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|status_register|dffs [10]),
	.prn(vcc));
// synopsys translate_off
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|status_register|dffs[10] .is_wysiwyg = "true";
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|status_register|dffs[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N18
cyclonev_lcell_comb \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|status_register|_~9 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.dataf(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|status_register|dffs [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|status_register|_~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|status_register|_~9 .extended_lut = "off";
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|status_register|_~9 .lut_mask = 64'h00000000FFFFF8FF;
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|status_register|_~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y2_N19
dffeas \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|status_register|dffs[9] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|status_register|_~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|status_register|dffs [9]),
	.prn(vcc));
// synopsys translate_off
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|status_register|dffs[9] .is_wysiwyg = "true";
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|status_register|dffs[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N12
cyclonev_lcell_comb \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|status_register|_~8 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~q ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.dataf(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|status_register|dffs [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|status_register|_~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|status_register|_~8 .extended_lut = "off";
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|status_register|_~8 .lut_mask = 64'h00000000FFFFEFAF;
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|status_register|_~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N13
dffeas \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|status_register|dffs[8] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|status_register|_~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|status_register|dffs [8]),
	.prn(vcc));
// synopsys translate_off
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|status_register|dffs[8] .is_wysiwyg = "true";
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|status_register|dffs[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N36
cyclonev_lcell_comb \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|status_register|_~7 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~q ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.dataf(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|status_register|dffs [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|status_register|_~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|status_register|_~7 .extended_lut = "off";
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|status_register|_~7 .lut_mask = 64'h00000000FFFFEFAF;
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|status_register|_~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N37
dffeas \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|status_register|dffs[7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|status_register|_~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|status_register|dffs [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|status_register|dffs[7] .is_wysiwyg = "true";
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|status_register|dffs[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N21
cyclonev_lcell_comb \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|status_register|_~6 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.dataf(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|status_register|dffs [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|status_register|_~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|status_register|_~6 .extended_lut = "off";
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|status_register|_~6 .lut_mask = 64'h00000000FFFFEAFF;
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|status_register|_~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N22
dffeas \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|status_register|dffs[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|status_register|_~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|status_register|dffs [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|status_register|dffs[6] .is_wysiwyg = "true";
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|status_register|dffs[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N18
cyclonev_lcell_comb \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|status_register|_~5 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~q ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.dataf(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|status_register|dffs [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|status_register|_~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|status_register|_~5 .extended_lut = "off";
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|status_register|_~5 .lut_mask = 64'h00000000FFFFEFAF;
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|status_register|_~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N19
dffeas \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|status_register|dffs[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|status_register|_~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|status_register|dffs [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|status_register|dffs[5] .is_wysiwyg = "true";
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|status_register|dffs[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y4_N54
cyclonev_lcell_comb \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~0 (
	.dataa(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [0]),
	.datab(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [1]),
	.datac(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~q ),
	.datad(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q ),
	.datae(gnd),
	.dataf(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~0 .extended_lut = "off";
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~0 .lut_mask = 64'h7700770007000700;
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y4_N42
cyclonev_lcell_comb \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:base_address[0]~0 (
	.dataa(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q ),
	.datab(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.datac(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout ),
	.datad(gnd),
	.datae(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:base_address[0]~q ),
	.dataf(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|done~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:base_address[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:base_address[0]~0 .extended_lut = "off";
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:base_address[0]~0 .lut_mask = 64'h0202FDFD2222DDDD;
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:base_address[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y4_N43
dffeas \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:base_address[0] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:base_address[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:base_address[0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:base_address[0] .is_wysiwyg = "true";
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:base_address[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y2_N59
dffeas \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|current_segment_delayed[0] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:base_address[0]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|current_segment_delayed [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|current_segment_delayed[0] .is_wysiwyg = "true";
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|current_segment_delayed[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N12
cyclonev_lcell_comb \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|status_load_on~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|status_load_on~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|status_load_on~0 .extended_lut = "off";
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|status_load_on~0 .lut_mask = 64'h0103010300000000;
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|status_load_on~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N15
cyclonev_lcell_comb \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|status_register|_~4 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|status_register|dffs [5]),
	.datad(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|current_segment_delayed [0]),
	.datae(gnd),
	.dataf(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|status_load_on~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|status_register|_~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|status_register|_~4 .extended_lut = "off";
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|status_register|_~4 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|status_register|_~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y2_N17
dffeas \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|status_register|dffs[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|status_register|_~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|status_register|dffs [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|status_register|dffs[4] .is_wysiwyg = "true";
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|status_register|dffs[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N36
cyclonev_lcell_comb \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|status_register|_~3 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|status_register|dffs [4]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|status_register|_~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|status_register|_~3 .extended_lut = "off";
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|status_register|_~3 .lut_mask = 64'h3333322233333333;
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|status_register|_~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N28
dffeas \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|status_register|dffs[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|status_register|_~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|status_register|dffs [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|status_register|dffs[3] .is_wysiwyg = "true";
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|status_register|dffs[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y4_N37
dffeas \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done~DUPLICATE (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|done~1_combout ),
	.asdata(vcc),
	.clrn(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done~DUPLICATE .is_wysiwyg = "true";
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y4_N7
dffeas \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[1]~DUPLICATE (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~1_combout ),
	.asdata(vcc),
	.clrn(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[1]~DUPLICATE .is_wysiwyg = "true";
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y4_N51
cyclonev_lcell_comb \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~0 (
	.dataa(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[0]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~0 .extended_lut = "off";
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~0 .lut_mask = 64'hAAAAAAAA00000000;
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y4_N48
cyclonev_lcell_comb \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~0 (
	.dataa(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~q ),
	.datab(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q ),
	.datac(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|done~0_combout ),
	.datad(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~0_combout ),
	.datae(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:offset_count[0]~q ),
	.dataf(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~0 .extended_lut = "off";
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~0 .lut_mask = 64'h30F00000B0F00000;
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y4_N49
dffeas \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:offset_count[0] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~0_combout ),
	.asdata(vcc),
	.clrn(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:offset_count[0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:offset_count[0] .is_wysiwyg = "true";
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:offset_count[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y4_N18
cyclonev_lcell_comb \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~0 (
	.dataa(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q ),
	.datab(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:offset_count[0]~q ),
	.datac(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout ),
	.datad(gnd),
	.datae(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:is_buffer_wrapped~q ),
	.dataf(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|done~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~0 .extended_lut = "off";
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~0 .lut_mask = 64'hC4C4F5F500005555;
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y4_N19
dffeas \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:is_buffer_wrapped (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~0_combout ),
	.asdata(vcc),
	.clrn(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:is_buffer_wrapped~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:is_buffer_wrapped .is_wysiwyg = "true";
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:is_buffer_wrapped .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y6_N24
cyclonev_lcell_comb \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~0 .extended_lut = "off";
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y6_N25
dffeas \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed .is_wysiwyg = "true";
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N3
cyclonev_lcell_comb \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|state_status[2]~0 (
	.dataa(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|run~q ),
	.datab(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:collecting_post_data_var~q ),
	.datac(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done~DUPLICATE_q ),
	.datad(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:is_buffer_wrapped~q ),
	.datae(gnd),
	.dataf(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|state_status[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|state_status[2]~0 .extended_lut = "off";
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|state_status[2]~0 .lut_mask = 64'h1555155511551155;
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|state_status[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N9
cyclonev_lcell_comb \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|status_register|_~2 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|status_register|dffs [3]),
	.datad(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|state_status[2]~0_combout ),
	.datae(gnd),
	.dataf(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|status_load_on~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|status_register|_~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|status_register|_~2 .extended_lut = "off";
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|status_register|_~2 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|status_register|_~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y2_N10
dffeas \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|status_register|dffs[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|status_register|_~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|status_register|dffs [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|status_register|dffs[2] .is_wysiwyg = "true";
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|status_register|dffs[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N6
cyclonev_lcell_comb \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|status_register|_~1 (
	.dataa(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|status_register|dffs [2]),
	.datab(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~q ),
	.datac(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|run~q ),
	.datad(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|status_load_on~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|status_register|_~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|status_register|_~1 .extended_lut = "off";
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|status_register|_~1 .lut_mask = 64'h555555550F030F03;
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|status_register|_~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y2_N7
dffeas \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|status_register|dffs[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|status_register|_~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|status_register|dffs [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|status_register|dffs[1] .is_wysiwyg = "true";
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|status_register|dffs[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N0
cyclonev_lcell_comb \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|status_register|_~0 (
	.dataa(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|run~q ),
	.datab(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:collecting_post_data_var~q ),
	.datac(gnd),
	.datad(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|status_register|dffs [1]),
	.datae(gnd),
	.dataf(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|status_load_on~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|status_register|_~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|status_register|_~0 .extended_lut = "off";
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|status_register|_~0 .lut_mask = 64'h00FF00FF11111111;
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|status_register|_~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y2_N1
dffeas \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|status_register|dffs[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|status_register|_~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|status_register|dffs [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|status_register|dffs[0] .is_wysiwyg = "true";
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|status_register|dffs[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N6
cyclonev_lcell_comb \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[0]~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[0]~1 .extended_lut = "off";
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[0]~1 .lut_mask = 64'hFAFAFAFAFA72FA72;
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N31
dffeas \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[0]~DUPLICATE (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[0]~DUPLICATE .is_wysiwyg = "true";
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y2_N47
dffeas \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[1] .is_wysiwyg = "true";
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N24
cyclonev_lcell_comb \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[0]~DUPLICATE_q ),
	.datad(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~2 .extended_lut = "off";
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~2 .lut_mask = 64'h0EE00EE00EE00EE0;
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N46
dffeas \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[1]~DUPLICATE (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[1]~DUPLICATE .is_wysiwyg = "true";
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N27
cyclonev_lcell_comb \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~4 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [2]),
	.datad(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [3]),
	.datae(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[1]~DUPLICATE_q ),
	.dataf(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~4 .extended_lut = "off";
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~4 .lut_mask = 64'h000E00EE00EE0EE0;
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N3
cyclonev_lcell_comb \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[3]~feeder (
	.dataa(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[3]~feeder .extended_lut = "off";
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[3]~feeder .lut_mask = 64'h5555555555555555;
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N4
dffeas \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[3] .is_wysiwyg = "true";
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N45
cyclonev_lcell_comb \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~0 (
	.dataa(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [3]),
	.datab(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [2]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datae(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[1]~DUPLICATE_q ),
	.dataf(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~0 .extended_lut = "off";
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~0 .lut_mask = 64'hBBB0FFF000000000;
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N32
dffeas \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[0] .is_wysiwyg = "true";
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N57
cyclonev_lcell_comb \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~3 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [2]),
	.datac(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [0]),
	.datad(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [1]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~3 .extended_lut = "off";
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~3 .lut_mask = 64'h333C333C22282228;
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N0
cyclonev_lcell_comb \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[2]~feeder (
	.dataa(gnd),
	.datab(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~3_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[2]~feeder .extended_lut = "off";
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[2]~feeder .lut_mask = 64'h3333333333333333;
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N1
dffeas \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[2] .is_wysiwyg = "true";
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y2_N5
dffeas \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[3]~DUPLICATE (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[3]~DUPLICATE .is_wysiwyg = "true";
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N9
cyclonev_lcell_comb \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[2]~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [2]),
	.datad(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[3]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[2]~1 .extended_lut = "off";
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[2]~1 .lut_mask = 64'h3F333F332A222A22;
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N54
cyclonev_lcell_comb \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[2]~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [2]),
	.datac(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[3]~DUPLICATE_q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[2]~2 .extended_lut = "off";
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[2]~2 .lut_mask = 64'hC0FFC0FF80AA80AA;
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y1_N48
cyclonev_lcell_comb \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~3 (
	.dataa(!\Digital_filter_stp|~GND~combout ),
	.datab(!\Digital_filter_stp|~GND~combout ),
	.datac(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[1]~DUPLICATE_q ),
	.datad(!\Digital_filter_stp|~GND~combout ),
	.datae(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[0]~DUPLICATE_q ),
	.dataf(!\Digital_filter_stp|~GND~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~3 .extended_lut = "off";
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~3 .lut_mask = 64'h00F035350FFF3535;
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y1_N9
cyclonev_lcell_comb \Digital_filter_stp|~VCC (
// Equation(s):
// \Digital_filter_stp|~VCC~combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Digital_filter_stp|~VCC~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Digital_filter_stp|~VCC .extended_lut = "off";
defparam \Digital_filter_stp|~VCC .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \Digital_filter_stp|~VCC .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N42
cyclonev_lcell_comb \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~0 (
	.dataa(!\Digital_filter_stp|~VCC~combout ),
	.datab(!\Digital_filter_stp|~VCC~combout ),
	.datac(!\Digital_filter_stp|~GND~combout ),
	.datad(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [0]),
	.datae(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [1]),
	.dataf(!\Digital_filter_stp|~VCC~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~0 .extended_lut = "off";
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~0 .lut_mask = 64'h000F5533FF0F5533;
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y1_N21
cyclonev_lcell_comb \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~6 (
	.dataa(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[1]~DUPLICATE_q ),
	.datab(!\Digital_filter_stp|~GND~combout ),
	.datac(!\Digital_filter_stp|~GND~combout ),
	.datad(!\Digital_filter_stp|~VCC~combout ),
	.datae(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[0]~DUPLICATE_q ),
	.dataf(!\Digital_filter_stp|~GND~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~6 .extended_lut = "off";
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~6 .lut_mask = 64'h11110A5FBBBB0A5F;
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y1_N54
cyclonev_lcell_comb \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~7 (
	.dataa(!\Digital_filter_stp|~VCC~combout ),
	.datab(!\Digital_filter_stp|~GND~combout ),
	.datac(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[1]~DUPLICATE_q ),
	.datad(!\Digital_filter_stp|~VCC~combout ),
	.datae(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[0]~DUPLICATE_q ),
	.dataf(!\Digital_filter_stp|~GND~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~7 .extended_lut = "off";
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~7 .lut_mask = 64'h505F0303505FF3F3;
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y1_N24
cyclonev_lcell_comb \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~9 (
	.dataa(!\Digital_filter_stp|~VCC~combout ),
	.datab(!\Digital_filter_stp|~GND~combout ),
	.datac(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[1]~DUPLICATE_q ),
	.datad(!\Digital_filter_stp|~VCC~combout ),
	.datae(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[0]~DUPLICATE_q ),
	.dataf(!\Digital_filter_stp|~GND~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~9 .extended_lut = "off";
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~9 .lut_mask = 64'h05F5030305F5F3F3;
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y1_N30
cyclonev_lcell_comb \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~10 (
	.dataa(!\Digital_filter_stp|~VCC~combout ),
	.datab(!\Digital_filter_stp|~GND~combout ),
	.datac(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[1]~DUPLICATE_q ),
	.datad(!\Digital_filter_stp|~VCC~combout ),
	.datae(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[0]~DUPLICATE_q ),
	.dataf(!\Digital_filter_stp|~GND~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~10 .extended_lut = "off";
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~10 .lut_mask = 64'h353500F035350FFF;
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y1_N12
cyclonev_lcell_comb \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~13 (
	.dataa(!\Digital_filter_stp|~VCC~combout ),
	.datab(!\Digital_filter_stp|~GND~combout ),
	.datac(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[1]~DUPLICATE_q ),
	.datad(!\Digital_filter_stp|~VCC~combout ),
	.datae(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[0]~DUPLICATE_q ),
	.dataf(!\Digital_filter_stp|~GND~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~13 .extended_lut = "off";
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~13 .lut_mask = 64'h303F0505303FF5F5;
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N33
cyclonev_lcell_comb \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~12 (
	.dataa(!\Digital_filter_stp|~GND~combout ),
	.datab(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [0]),
	.datac(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [1]),
	.datad(!\Digital_filter_stp|~GND~combout ),
	.datae(!\Digital_filter_stp|~GND~combout ),
	.dataf(!\Digital_filter_stp|~VCC~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~12 .extended_lut = "off";
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~12 .lut_mask = 64'h101C131FD0DCD3DF;
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~12 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y1_N36
cyclonev_lcell_comb \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~14 (
	.dataa(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[2]~1_combout ),
	.datab(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[2]~2_combout ),
	.datac(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~13_combout ),
	.datad(!\altera_internal_jtag~TDIUTAP ),
	.datae(gnd),
	.dataf(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~14 .extended_lut = "off";
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~14 .lut_mask = 64'h0415041526372637;
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N27
cyclonev_lcell_comb \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[2]~5 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[2]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[2]~5 .extended_lut = "off";
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[2]~5 .lut_mask = 64'h111D111D1D1D1D1D;
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[2]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y1_N38
dffeas \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[2]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[3] .is_wysiwyg = "true";
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y1_N39
cyclonev_lcell_comb \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~11 (
	.dataa(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[2]~1_combout ),
	.datab(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[2]~2_combout ),
	.datac(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~9_combout ),
	.datad(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~10_combout ),
	.datae(gnd),
	.dataf(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~11 .extended_lut = "off";
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~11 .lut_mask = 64'h0246024613571357;
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y1_N40
dffeas \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[2]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[2] .is_wysiwyg = "true";
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y1_N3
cyclonev_lcell_comb \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~8 (
	.dataa(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[2]~1_combout ),
	.datab(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[2]~2_combout ),
	.datac(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~6_combout ),
	.datad(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~7_combout ),
	.datae(gnd),
	.dataf(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~8 .extended_lut = "off";
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~8 .lut_mask = 64'h0246024613571357;
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y1_N4
dffeas \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[2]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[1] .is_wysiwyg = "true";
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y1_N0
cyclonev_lcell_comb \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~4 (
	.dataa(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[2]~1_combout ),
	.datab(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[2]~2_combout ),
	.datac(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~3_combout ),
	.datad(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~0_combout ),
	.datae(gnd),
	.dataf(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~4 .extended_lut = "off";
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~4 .lut_mask = 64'h0426042615371537;
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y1_N1
dffeas \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[2]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[0] .is_wysiwyg = "true";
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N45
cyclonev_lcell_comb \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|bypass_reg_out~0 (
	.dataa(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|bypass_reg_out~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datae(!\altera_internal_jtag~TDIUTAP ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|bypass_reg_out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|bypass_reg_out~0 .extended_lut = "off";
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|bypass_reg_out~0 .lut_mask = 64'h550055FF550055FF;
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|bypass_reg_out~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y2_N55
dffeas \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|bypass_reg_out (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|bypass_reg_out~0_combout ),
	.clrn(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|bypass_reg_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|bypass_reg_out .is_wysiwyg = "true";
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|bypass_reg_out .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N33
cyclonev_lcell_comb \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_internal~0 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]~q ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_internal~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_internal~0 .extended_lut = "off";
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_internal~0 .lut_mask = 64'hC0C0000000000000;
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_internal~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N54
cyclonev_lcell_comb \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_internal~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~q ),
	.datab(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|status_register|dffs [0]),
	.datac(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR [0]),
	.datad(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout ),
	.datae(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|bypass_reg_out~q ),
	.dataf(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_internal~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_internal~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_internal~1 .extended_lut = "off";
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_internal~1 .lut_mask = 64'h000000000527AF27;
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_internal~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N24
cyclonev_lcell_comb \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~3 (
	.dataa(gnd),
	.datab(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_internal~2_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9]~q ),
	.datad(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [0]),
	.datae(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [0]),
	.dataf(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_internal~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~3 .extended_lut = "off";
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~3 .lut_mask = 64'h303FCFC0F0FF0F00;
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N15
cyclonev_lcell_comb \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_calc_reset (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_calc_reset~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_calc_reset .extended_lut = "off";
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_calc_reset .lut_mask = 64'h0400040004000400;
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_calc_reset .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N30
cyclonev_lcell_comb \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[1]~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datab(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|LessThan0~6_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[1]~1 .extended_lut = "off";
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[1]~1 .lut_mask = 64'hFABAFFFFFFBBFFFF;
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y2_N25
dffeas \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[12] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_calc_reset~combout ),
	.sload(gnd),
	.ena(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [12]),
	.prn(vcc));
// synopsys translate_off
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[12] .is_wysiwyg = "true";
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N54
cyclonev_lcell_comb \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[11]~feeder (
	.dataa(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[11]~feeder .extended_lut = "off";
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[11]~feeder .lut_mask = 64'h5555555555555555;
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y2_N55
dffeas \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[11] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_calc_reset~combout ),
	.sload(gnd),
	.ena(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [11]),
	.prn(vcc));
// synopsys translate_off
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[11] .is_wysiwyg = "true";
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N36
cyclonev_lcell_comb \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[10]~feeder (
	.dataa(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[10]~feeder .extended_lut = "off";
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[10]~feeder .lut_mask = 64'h5555555555555555;
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y2_N37
dffeas \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[10] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_calc_reset~combout ),
	.sload(gnd),
	.ena(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [10]),
	.prn(vcc));
// synopsys translate_off
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[10] .is_wysiwyg = "true";
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y2_N19
dffeas \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[9] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_calc_reset~combout ),
	.sload(vcc),
	.ena(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [9]),
	.prn(vcc));
// synopsys translate_off
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[9] .is_wysiwyg = "true";
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y2_N40
dffeas \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[8] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_calc_reset~combout ),
	.sload(vcc),
	.ena(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [8]),
	.prn(vcc));
// synopsys translate_off
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[8] .is_wysiwyg = "true";
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N57
cyclonev_lcell_comb \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[7]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[7]~feeder .extended_lut = "off";
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y2_N58
dffeas \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_calc_reset~combout ),
	.sload(gnd),
	.ena(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[7] .is_wysiwyg = "true";
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y2_N52
dffeas \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_calc_reset~combout ),
	.sload(vcc),
	.ena(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[6] .is_wysiwyg = "true";
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N48
cyclonev_lcell_comb \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9]~q ),
	.datab(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_internal~2_combout ),
	.datac(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [0]),
	.datad(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [6]),
	.datae(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [0]),
	.dataf(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_internal~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~2 .extended_lut = "off";
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~2 .lut_mask = 64'h2DD27887A55AF00F;
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y2_N49
dffeas \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_calc_reset~combout ),
	.sload(gnd),
	.ena(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[5] .is_wysiwyg = "true";
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N42
cyclonev_lcell_comb \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[4]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[4]~feeder .extended_lut = "off";
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y2_N43
dffeas \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_calc_reset~combout ),
	.sload(gnd),
	.ena(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[4] .is_wysiwyg = "true";
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N45
cyclonev_lcell_comb \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[3]~feeder .extended_lut = "off";
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y2_N46
dffeas \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_calc_reset~combout ),
	.sload(gnd),
	.ena(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[3] .is_wysiwyg = "true";
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y2_N28
dffeas \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_calc_reset~combout ),
	.sload(vcc),
	.ena(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[2] .is_wysiwyg = "true";
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y2_N34
dffeas \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_calc_reset~combout ),
	.sload(vcc),
	.ena(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[1] .is_wysiwyg = "true";
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N33
cyclonev_lcell_comb \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~0 (
	.dataa(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [0]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9]~q ),
	.datac(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_internal~2_combout ),
	.datad(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_internal~1_combout ),
	.datae(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [1]),
	.dataf(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~0 .extended_lut = "off";
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~0 .lut_mask = 64'h5999A6666AAA9555;
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N0
cyclonev_lcell_comb \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[0]~feeder (
	.dataa(gnd),
	.datab(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[0]~feeder .extended_lut = "off";
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[0]~feeder .lut_mask = 64'h3333333333333333;
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y2_N1
dffeas \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_calc_reset~combout ),
	.sload(gnd),
	.ena(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[0] .is_wysiwyg = "true";
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N0
cyclonev_lcell_comb \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~feeder .extended_lut = "off";
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N42
cyclonev_lcell_comb \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[1]~feeder .extended_lut = "off";
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N27
cyclonev_lcell_comb \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[2]~feeder .extended_lut = "off";
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[2]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N21
cyclonev_lcell_comb \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[3]~feeder .extended_lut = "off";
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[3]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N45
cyclonev_lcell_comb \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[4]~feeder (
	.dataa(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[4]~feeder .extended_lut = "off";
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[4]~feeder .lut_mask = 64'h5555555555555555;
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N51
cyclonev_lcell_comb \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[5]~feeder (
	.dataa(gnd),
	.datab(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [5]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[5]~feeder .extended_lut = "off";
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[5]~feeder .lut_mask = 64'h3333333333333333;
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N57
cyclonev_lcell_comb \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[6]~feeder (
	.dataa(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[6]~feeder .extended_lut = "off";
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[6]~feeder .lut_mask = 64'h5555555555555555;
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N27
cyclonev_lcell_comb \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[7]~feeder (
	.dataa(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[7]~feeder .extended_lut = "off";
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[7]~feeder .lut_mask = 64'h5555555555555555;
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N54
cyclonev_lcell_comb \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[8]~feeder (
	.dataa(gnd),
	.datab(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[8]~feeder .extended_lut = "off";
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[8]~feeder .lut_mask = 64'h3333333333333333;
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N24
cyclonev_lcell_comb \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[9]~feeder (
	.dataa(gnd),
	.datab(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [9]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[9]~feeder .extended_lut = "off";
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[9]~feeder .lut_mask = 64'h3333333333333333;
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N18
cyclonev_lcell_comb \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[10]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[10]~feeder .extended_lut = "off";
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[10]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N48
cyclonev_lcell_comb \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[11]~feeder (
	.dataa(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[11]~feeder .extended_lut = "off";
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[11]~feeder .lut_mask = 64'h5555555555555555;
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N18
cyclonev_lcell_comb \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[12]~feeder (
	.dataa(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[12]~feeder .extended_lut = "off";
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[12]~feeder .lut_mask = 64'h5555555555555555;
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N24
cyclonev_lcell_comb \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~3 (
	.dataa(!\altera_internal_jtag~TDIUTAP ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~3 .extended_lut = "off";
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~3 .lut_mask = 64'h5455545554555455;
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N12
cyclonev_lcell_comb \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9]~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~0 .extended_lut = "off";
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~0 .lut_mask = 64'h0002000202020202;
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y2_N25
dffeas \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[15] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[15] .is_wysiwyg = "true";
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N12
cyclonev_lcell_comb \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(gnd),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datae(gnd),
	.dataf(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~2 .extended_lut = "off";
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~2 .lut_mask = 64'h00000000FFBBFFBB;
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y2_N14
dffeas \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[14] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[14] .is_wysiwyg = "true";
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N9
cyclonev_lcell_comb \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~1 (
	.dataa(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [14]),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~1 .extended_lut = "off";
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~1 .lut_mask = 64'h5555555555550505;
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y2_N10
dffeas \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[13] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[13] .is_wysiwyg = "true";
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N15
cyclonev_lcell_comb \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|cdr (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datac(gnd),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|cdr~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|cdr .extended_lut = "off";
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|cdr .lut_mask = 64'h0000000033003300;
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|cdr .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y2_N19
dffeas \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[12] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[12]~feeder_combout ),
	.asdata(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|cdr~combout ),
	.ena(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[12] .is_wysiwyg = "true";
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y2_N49
dffeas \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[11] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[11]~feeder_combout ),
	.asdata(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|cdr~combout ),
	.ena(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[11] .is_wysiwyg = "true";
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y2_N19
dffeas \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[10] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[10]~feeder_combout ),
	.asdata(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|cdr~combout ),
	.ena(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[10] .is_wysiwyg = "true";
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y2_N25
dffeas \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[9] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[9]~feeder_combout ),
	.asdata(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|cdr~combout ),
	.ena(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[9] .is_wysiwyg = "true";
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y2_N55
dffeas \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[8]~feeder_combout ),
	.asdata(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|cdr~combout ),
	.ena(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[8] .is_wysiwyg = "true";
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y2_N28
dffeas \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[7]~feeder_combout ),
	.asdata(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|cdr~combout ),
	.ena(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[7] .is_wysiwyg = "true";
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y2_N58
dffeas \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[6]~feeder_combout ),
	.asdata(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|cdr~combout ),
	.ena(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[6] .is_wysiwyg = "true";
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y2_N52
dffeas \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[5]~feeder_combout ),
	.asdata(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|cdr~combout ),
	.ena(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[5] .is_wysiwyg = "true";
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y2_N46
dffeas \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[4]~feeder_combout ),
	.asdata(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|cdr~combout ),
	.ena(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[4] .is_wysiwyg = "true";
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y2_N22
dffeas \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[3]~feeder_combout ),
	.asdata(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|cdr~combout ),
	.ena(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[3] .is_wysiwyg = "true";
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y2_N28
dffeas \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[2]~feeder_combout ),
	.asdata(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|cdr~combout ),
	.ena(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[2] .is_wysiwyg = "true";
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y2_N43
dffeas \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[1]~feeder_combout ),
	.asdata(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|cdr~combout ),
	.ena(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[1] .is_wysiwyg = "true";
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y2_N1
dffeas \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~feeder_combout ),
	.asdata(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|cdr~combout ),
	.ena(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0] .is_wysiwyg = "true";
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y3_N12
cyclonev_lcell_comb \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_internal~3 (
	.dataa(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [0]),
	.datab(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [0]),
	.datac(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [0]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9]~q ),
	.dataf(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_internal~1_combout ),
	.datag(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]~q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_internal~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_internal~3 .extended_lut = "on";
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_internal~3 .lut_mask = 64'h05350F0FFFFF0F0F;
defparam \Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_internal~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N3
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg [0]),
	.datae(!\Digital_filter_stp|sld_signaltap_body|sld_signaltap_body|tdo_internal~3_combout ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1 .lut_mask = 64'h0000001500002A3F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N0
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\altera_internal_jtag~TDIUTAP ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0 .lut_mask = 64'h2222222277777777;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y4_N47
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N3
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5 .lut_mask = 64'hDF00DF00DF00DF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N51
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2 .lut_mask = 64'h0AAA0AAA00000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N45
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\altera_internal_jtag~TDIUTAP ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3 .lut_mask = 64'h00AA00AA00AA00AA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N27
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~2 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~2 .lut_mask = 64'h0F0F0F0FFFFFFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y3_N46
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N42
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2 .lut_mask = 64'h55555555FFFFFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y3_N43
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N15
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1 .lut_mask = 64'h00000000AAAAAAAA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y3_N16
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N12
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0 .lut_mask = 64'h55555555FFFFFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y3_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N42
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal .lut_mask = 64'h000F000F000F000F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y5_N18
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~0 .lut_mask = 64'h00100010F0E0F0E0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N30
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1 .lut_mask = 64'h0033003350735073;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y5_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~DUPLICATE (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~DUPLICATE .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y5_N4
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~DUPLICATE (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~DUPLICATE .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y5_N39
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~DUPLICATE_q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~DUPLICATE_q ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5 .lut_mask = 64'h1555555600000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y5_N0
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y5_N2
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y5_N54
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~DUPLICATE_q ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4 .lut_mask = 64'hB0F0F0F000000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y5_N5
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y5_N6
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3 .lut_mask = 64'h3C3C3C3C00000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y5_N59
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y5_N21
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datac(gnd),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2 .lut_mask = 64'h5566556600000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y5_N56
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y5_N9
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0 .lut_mask = 64'h0000000000050005;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y5_N14
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y5_N58
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~DUPLICATE (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~DUPLICATE .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y5_N15
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3 .lut_mask = 64'hA0000000FF00FF0F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y5_N45
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6 .lut_mask = 64'h0FAF0FAF05050505;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y5_N30
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~DUPLICATE_q ),
	.datad(!\altera_internal_jtag~TDIUTAP ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7 .lut_mask = 64'h8080808000AA00AA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N15
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~2 .lut_mask = 64'h0537053755775577;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y5_N31
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y5_N48
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~DUPLICATE_q ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [3]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5 .lut_mask = 64'h00C800C80000FAFA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y5_N49
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y5_N33
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4 .lut_mask = 64'h0A000A000AAA0AAA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y5_N34
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y5_N42
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~1 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~1 .lut_mask = 64'h3000300030F030F0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y5_N43
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N30
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [0]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [0]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3 .lut_mask = 64'h0A22555500005555;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N21
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~DUPLICATE_q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2 .lut_mask = 64'hBBBBBBBBBBBBBBBB;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N6
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N33
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~1 .lut_mask = 64'h0303030357575757;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y1_N7
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~DUPLICATE (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~DUPLICATE .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N18
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~DUPLICATE_q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4 .lut_mask = 64'hBBBBBBBB77777777;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y1_N31
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N15
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5 .lut_mask = 64'hAF5FAF5F5F5F5F5F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N33
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y1_N35
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y1_N8
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N12
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3 .lut_mask = 64'hB73FB73F3F3F3F3F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N0
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y1_N2
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N24
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~DUPLICATE_q ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0 .lut_mask = 64'hB37F33FF33FF33FF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N36
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y1_N37
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N45
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~1 .lut_mask = 64'h20D020D070B070B0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y1_N38
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~DUPLICATE (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~DUPLICATE .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N48
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~DUPLICATE_q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0 .lut_mask = 64'h0000000000010001;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N18
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0 .lut_mask = 64'h00000F0F00000F0F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N30
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\altera_internal_jtag~TDIUTAP ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N6
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [10]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0 .lut_mask = 64'h0000000000020000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y1_N32
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N33
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y1_N34
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y1_N44
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N45
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~feeder (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [1]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y1_N46
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N12
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~1_combout ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0 .lut_mask = 64'h0000000800000008;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y1_N10
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N54
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4 .lut_mask = 64'hC008C008B444B444;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N51
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8 .lut_mask = 64'h00C000C0DA20DA20;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N48
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y1_N49
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N54
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8_combout ),
	.datad(!\altera_internal_jtag~TDIUTAP ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9 .lut_mask = 64'h04AE04AE15BF15BF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N3
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~3 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~3 .lut_mask = 64'h0000555555555555;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y1_N56
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y1_N7
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N57
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6 .lut_mask = 64'h6D4C6D4C4C4C4C4C;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N57
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [2]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7 .lut_mask = 64'h0A1B0A1B4E5F4E5F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y1_N58
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N51
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y1_N52
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N39
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0_combout ),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [2]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5 .lut_mask = 64'h1010BABA1515BFBF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y1_N40
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N24
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~1_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [0]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2 .lut_mask = 64'h04040707F4F4F7F7;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y1_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N57
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0 .lut_mask = 64'h1111111100000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N3
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [0]),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0_combout ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0 .lut_mask = 64'h00000707FFFF0707;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N48
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2_combout ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3_combout ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6 .lut_mask = 64'hF3F3F7F7F3FFF7FF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N50
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo (
	.clk(!\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y56_N0
cyclonev_lcell_comb \auto_hub|~GND (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|~GND~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|~GND .extended_lut = "off";
defparam \auto_hub|~GND .lut_mask = 64'h0000000000000000;
defparam \auto_hub|~GND .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N24
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell .lut_mask = 64'hFFFFFFFF00000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N21
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell .lut_mask = 64'hFFFFFFFF00000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y2_N38
dffeas \Digital_filter_stp|acq_data_in_reg[0] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\~QIC_CREATED_GND~I_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Digital_filter_stp|acq_data_in_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Digital_filter_stp|acq_data_in_reg[0] .is_wysiwyg = "true";
defparam \Digital_filter_stp|acq_data_in_reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y6_N2
dffeas \Digital_filter_stp|acq_data_in_reg[1] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\Digital_filter_stp|acq_data_in_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Digital_filter_stp|acq_data_in_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Digital_filter_stp|acq_data_in_reg[1] .is_wysiwyg = "true";
defparam \Digital_filter_stp|acq_data_in_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y2_N41
dffeas \Digital_filter_stp|acq_data_in_reg[2] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\~QIC_CREATED_GND~I_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Digital_filter_stp|acq_data_in_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Digital_filter_stp|acq_data_in_reg[2] .is_wysiwyg = "true";
defparam \Digital_filter_stp|acq_data_in_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y5_N2
dffeas \Digital_filter_stp|acq_data_in_reg[3] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\~QIC_CREATED_GND~I_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Digital_filter_stp|acq_data_in_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Digital_filter_stp|acq_data_in_reg[3] .is_wysiwyg = "true";
defparam \Digital_filter_stp|acq_data_in_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y2_N11
dffeas \Digital_filter_stp|acq_data_in_reg[4] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\Digital_filter_stp|acq_data_in_reg[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Digital_filter_stp|acq_data_in_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Digital_filter_stp|acq_data_in_reg[4] .is_wysiwyg = "true";
defparam \Digital_filter_stp|acq_data_in_reg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y6_N5
dffeas \Digital_filter_stp|acq_data_in_reg[5] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\Digital_filter_stp|acq_data_in_reg[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Digital_filter_stp|acq_data_in_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Digital_filter_stp|acq_data_in_reg[5] .is_wysiwyg = "true";
defparam \Digital_filter_stp|acq_data_in_reg[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y6_N11
dffeas \Digital_filter_stp|acq_data_in_reg[6] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\Digital_filter_stp|acq_data_in_reg[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Digital_filter_stp|acq_data_in_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Digital_filter_stp|acq_data_in_reg[6] .is_wysiwyg = "true";
defparam \Digital_filter_stp|acq_data_in_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y5_N5
dffeas \Digital_filter_stp|acq_data_in_reg[7] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\Digital_filter_stp|acq_data_in_reg[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Digital_filter_stp|acq_data_in_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Digital_filter_stp|acq_data_in_reg[7] .is_wysiwyg = "true";
defparam \Digital_filter_stp|acq_data_in_reg[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y6_N8
dffeas \Digital_filter_stp|acq_data_in_reg[8] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\Digital_filter_stp|acq_data_in_reg[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Digital_filter_stp|acq_data_in_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \Digital_filter_stp|acq_data_in_reg[8] .is_wysiwyg = "true";
defparam \Digital_filter_stp|acq_data_in_reg[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y6_N14
dffeas \Digital_filter_stp|acq_data_in_reg[9] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\Digital_filter_stp|acq_data_in_reg[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Digital_filter_stp|acq_data_in_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \Digital_filter_stp|acq_data_in_reg[9] .is_wysiwyg = "true";
defparam \Digital_filter_stp|acq_data_in_reg[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y6_N23
dffeas \Digital_filter_stp|acq_data_in_reg[10] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\Digital_filter_stp|acq_data_in_reg[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Digital_filter_stp|acq_data_in_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \Digital_filter_stp|acq_data_in_reg[10] .is_wysiwyg = "true";
defparam \Digital_filter_stp|acq_data_in_reg[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y6_N2
dffeas \Digital_filter_stp|acq_data_in_reg[11] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\~QIC_CREATED_GND~I_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Digital_filter_stp|acq_data_in_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \Digital_filter_stp|acq_data_in_reg[11] .is_wysiwyg = "true";
defparam \Digital_filter_stp|acq_data_in_reg[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y6_N11
dffeas \Digital_filter_stp|acq_data_in_reg[12] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\~QIC_CREATED_GND~I_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Digital_filter_stp|acq_data_in_reg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \Digital_filter_stp|acq_data_in_reg[12] .is_wysiwyg = "true";
defparam \Digital_filter_stp|acq_data_in_reg[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y5_N11
dffeas \Digital_filter_stp|acq_data_in_reg[13] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\Digital_filter_stp|acq_data_in_reg[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Digital_filter_stp|acq_data_in_reg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \Digital_filter_stp|acq_data_in_reg[13] .is_wysiwyg = "true";
defparam \Digital_filter_stp|acq_data_in_reg[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y6_N29
dffeas \Digital_filter_stp|acq_data_in_reg[14] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\~QIC_CREATED_GND~I_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Digital_filter_stp|acq_data_in_reg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \Digital_filter_stp|acq_data_in_reg[14] .is_wysiwyg = "true";
defparam \Digital_filter_stp|acq_data_in_reg[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y6_N1
dffeas \Digital_filter_stp|acq_data_in_reg[15] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\Digital_filter_stp|acq_data_in_reg[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Digital_filter_stp|acq_data_in_reg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \Digital_filter_stp|acq_data_in_reg[15] .is_wysiwyg = "true";
defparam \Digital_filter_stp|acq_data_in_reg[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y5_N1
dffeas \Digital_filter_stp|acq_data_in_reg[16] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\Digital_filter_stp|acq_data_in_reg[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Digital_filter_stp|acq_data_in_reg [16]),
	.prn(vcc));
// synopsys translate_off
defparam \Digital_filter_stp|acq_data_in_reg[16] .is_wysiwyg = "true";
defparam \Digital_filter_stp|acq_data_in_reg[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y6_N34
dffeas \Digital_filter_stp|acq_data_in_reg[17] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\Digital_filter_stp|acq_data_in_reg[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Digital_filter_stp|acq_data_in_reg [17]),
	.prn(vcc));
// synopsys translate_off
defparam \Digital_filter_stp|acq_data_in_reg[17] .is_wysiwyg = "true";
defparam \Digital_filter_stp|acq_data_in_reg[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y6_N28
dffeas \Digital_filter_stp|acq_data_in_reg[18] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\Digital_filter_stp|acq_data_in_reg[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Digital_filter_stp|acq_data_in_reg [18]),
	.prn(vcc));
// synopsys translate_off
defparam \Digital_filter_stp|acq_data_in_reg[18] .is_wysiwyg = "true";
defparam \Digital_filter_stp|acq_data_in_reg[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y5_N10
dffeas \Digital_filter_stp|acq_data_in_reg[19] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\~QIC_CREATED_GND~I_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Digital_filter_stp|acq_data_in_reg [19]),
	.prn(vcc));
// synopsys translate_off
defparam \Digital_filter_stp|acq_data_in_reg[19] .is_wysiwyg = "true";
defparam \Digital_filter_stp|acq_data_in_reg[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y6_N16
dffeas \Digital_filter_stp|acq_data_in_reg[20] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\~QIC_CREATED_GND~I_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Digital_filter_stp|acq_data_in_reg [20]),
	.prn(vcc));
// synopsys translate_off
defparam \Digital_filter_stp|acq_data_in_reg[20] .is_wysiwyg = "true";
defparam \Digital_filter_stp|acq_data_in_reg[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y6_N13
dffeas \Digital_filter_stp|acq_data_in_reg[21] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\Digital_filter_stp|acq_data_in_reg[21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Digital_filter_stp|acq_data_in_reg [21]),
	.prn(vcc));
// synopsys translate_off
defparam \Digital_filter_stp|acq_data_in_reg[21] .is_wysiwyg = "true";
defparam \Digital_filter_stp|acq_data_in_reg[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y6_N37
dffeas \Digital_filter_stp|acq_data_in_reg[22] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\Digital_filter_stp|acq_data_in_reg[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Digital_filter_stp|acq_data_in_reg [22]),
	.prn(vcc));
// synopsys translate_off
defparam \Digital_filter_stp|acq_data_in_reg[22] .is_wysiwyg = "true";
defparam \Digital_filter_stp|acq_data_in_reg[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y6_N19
dffeas \Digital_filter_stp|acq_data_in_reg[23] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\~QIC_CREATED_GND~I_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Digital_filter_stp|acq_data_in_reg [23]),
	.prn(vcc));
// synopsys translate_off
defparam \Digital_filter_stp|acq_data_in_reg[23] .is_wysiwyg = "true";
defparam \Digital_filter_stp|acq_data_in_reg[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y6_N4
dffeas \Digital_filter_stp|acq_data_in_reg[24] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\Digital_filter_stp|acq_data_in_reg[24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Digital_filter_stp|acq_data_in_reg [24]),
	.prn(vcc));
// synopsys translate_off
defparam \Digital_filter_stp|acq_data_in_reg[24] .is_wysiwyg = "true";
defparam \Digital_filter_stp|acq_data_in_reg[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y3_N26
dffeas \Digital_filter_stp|acq_data_in_reg[25] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\Digital_filter_stp|acq_data_in_reg[25]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Digital_filter_stp|acq_data_in_reg [25]),
	.prn(vcc));
// synopsys translate_off
defparam \Digital_filter_stp|acq_data_in_reg[25] .is_wysiwyg = "true";
defparam \Digital_filter_stp|acq_data_in_reg[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y6_N20
dffeas \Digital_filter_stp|acq_data_in_reg[26] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\Digital_filter_stp|acq_data_in_reg[26]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Digital_filter_stp|acq_data_in_reg [26]),
	.prn(vcc));
// synopsys translate_off
defparam \Digital_filter_stp|acq_data_in_reg[26] .is_wysiwyg = "true";
defparam \Digital_filter_stp|acq_data_in_reg[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y5_N14
dffeas \Digital_filter_stp|acq_data_in_reg[27] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\Digital_filter_stp|acq_data_in_reg[27]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Digital_filter_stp|acq_data_in_reg [27]),
	.prn(vcc));
// synopsys translate_off
defparam \Digital_filter_stp|acq_data_in_reg[27] .is_wysiwyg = "true";
defparam \Digital_filter_stp|acq_data_in_reg[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y6_N8
dffeas \Digital_filter_stp|acq_data_in_reg[28] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\~QIC_CREATED_GND~I_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Digital_filter_stp|acq_data_in_reg [28]),
	.prn(vcc));
// synopsys translate_off
defparam \Digital_filter_stp|acq_data_in_reg[28] .is_wysiwyg = "true";
defparam \Digital_filter_stp|acq_data_in_reg[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y5_N23
dffeas \Digital_filter_stp|acq_data_in_reg[29] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\Digital_filter_stp|acq_data_in_reg[29]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Digital_filter_stp|acq_data_in_reg [29]),
	.prn(vcc));
// synopsys translate_off
defparam \Digital_filter_stp|acq_data_in_reg[29] .is_wysiwyg = "true";
defparam \Digital_filter_stp|acq_data_in_reg[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y6_N17
dffeas \Digital_filter_stp|acq_data_in_reg[30] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\Digital_filter_stp|acq_data_in_reg[30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Digital_filter_stp|acq_data_in_reg [30]),
	.prn(vcc));
// synopsys translate_off
defparam \Digital_filter_stp|acq_data_in_reg[30] .is_wysiwyg = "true";
defparam \Digital_filter_stp|acq_data_in_reg[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y6_N26
dffeas \Digital_filter_stp|acq_data_in_reg[31] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\~QIC_CREATED_GND~I_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Digital_filter_stp|acq_data_in_reg [31]),
	.prn(vcc));
// synopsys translate_off
defparam \Digital_filter_stp|acq_data_in_reg[31] .is_wysiwyg = "true";
defparam \Digital_filter_stp|acq_data_in_reg[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y6_N47
dffeas \Digital_filter_stp|acq_data_in_reg[32] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\Digital_filter_stp|acq_data_in_reg[32]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Digital_filter_stp|acq_data_in_reg [32]),
	.prn(vcc));
// synopsys translate_off
defparam \Digital_filter_stp|acq_data_in_reg[32] .is_wysiwyg = "true";
defparam \Digital_filter_stp|acq_data_in_reg[32] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y6_N29
dffeas \Digital_filter_stp|acq_data_in_reg[33] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\Digital_filter_stp|acq_data_in_reg[33]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Digital_filter_stp|acq_data_in_reg [33]),
	.prn(vcc));
// synopsys translate_off
defparam \Digital_filter_stp|acq_data_in_reg[33] .is_wysiwyg = "true";
defparam \Digital_filter_stp|acq_data_in_reg[33] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y6_N32
dffeas \Digital_filter_stp|acq_data_in_reg[34] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\Digital_filter_stp|acq_data_in_reg[34]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Digital_filter_stp|acq_data_in_reg [34]),
	.prn(vcc));
// synopsys translate_off
defparam \Digital_filter_stp|acq_data_in_reg[34] .is_wysiwyg = "true";
defparam \Digital_filter_stp|acq_data_in_reg[34] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y6_N35
dffeas \Digital_filter_stp|acq_data_in_reg[35] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\Digital_filter_stp|acq_data_in_reg[35]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Digital_filter_stp|acq_data_in_reg [35]),
	.prn(vcc));
// synopsys translate_off
defparam \Digital_filter_stp|acq_data_in_reg[35] .is_wysiwyg = "true";
defparam \Digital_filter_stp|acq_data_in_reg[35] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y5_N26
dffeas \Digital_filter_stp|acq_data_in_reg[36] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\Digital_filter_stp|acq_data_in_reg[36]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Digital_filter_stp|acq_data_in_reg [36]),
	.prn(vcc));
// synopsys translate_off
defparam \Digital_filter_stp|acq_data_in_reg[36] .is_wysiwyg = "true";
defparam \Digital_filter_stp|acq_data_in_reg[36] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y5_N35
dffeas \Digital_filter_stp|acq_data_in_reg[37] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\Digital_filter_stp|acq_data_in_reg[37]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Digital_filter_stp|acq_data_in_reg [37]),
	.prn(vcc));
// synopsys translate_off
defparam \Digital_filter_stp|acq_data_in_reg[37] .is_wysiwyg = "true";
defparam \Digital_filter_stp|acq_data_in_reg[37] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y5_N41
dffeas \Digital_filter_stp|acq_data_in_reg[38] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\Digital_filter_stp|acq_data_in_reg[38]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Digital_filter_stp|acq_data_in_reg [38]),
	.prn(vcc));
// synopsys translate_off
defparam \Digital_filter_stp|acq_data_in_reg[38] .is_wysiwyg = "true";
defparam \Digital_filter_stp|acq_data_in_reg[38] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y5_N32
dffeas \Digital_filter_stp|acq_data_in_reg[39] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\Digital_filter_stp|acq_data_in_reg[39]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Digital_filter_stp|acq_data_in_reg [39]),
	.prn(vcc));
// synopsys translate_off
defparam \Digital_filter_stp|acq_data_in_reg[39] .is_wysiwyg = "true";
defparam \Digital_filter_stp|acq_data_in_reg[39] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y5_N17
dffeas \Digital_filter_stp|acq_data_in_reg[40] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\~QIC_CREATED_GND~I_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Digital_filter_stp|acq_data_in_reg [40]),
	.prn(vcc));
// synopsys translate_off
defparam \Digital_filter_stp|acq_data_in_reg[40] .is_wysiwyg = "true";
defparam \Digital_filter_stp|acq_data_in_reg[40] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y5_N23
dffeas \Digital_filter_stp|acq_data_in_reg[41] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\~QIC_CREATED_GND~I_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Digital_filter_stp|acq_data_in_reg [41]),
	.prn(vcc));
// synopsys translate_off
defparam \Digital_filter_stp|acq_data_in_reg[41] .is_wysiwyg = "true";
defparam \Digital_filter_stp|acq_data_in_reg[41] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y6_N26
dffeas \Digital_filter_stp|acq_data_in_reg[42] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\Digital_filter_stp|acq_data_in_reg[42]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Digital_filter_stp|acq_data_in_reg [42]),
	.prn(vcc));
// synopsys translate_off
defparam \Digital_filter_stp|acq_data_in_reg[42] .is_wysiwyg = "true";
defparam \Digital_filter_stp|acq_data_in_reg[42] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y6_N35
dffeas \Digital_filter_stp|acq_data_in_reg[43] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\~QIC_CREATED_GND~I_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Digital_filter_stp|acq_data_in_reg [43]),
	.prn(vcc));
// synopsys translate_off
defparam \Digital_filter_stp|acq_data_in_reg[43] .is_wysiwyg = "true";
defparam \Digital_filter_stp|acq_data_in_reg[43] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y6_N41
dffeas \Digital_filter_stp|acq_data_in_reg[44] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\~QIC_CREATED_GND~I_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Digital_filter_stp|acq_data_in_reg [44]),
	.prn(vcc));
// synopsys translate_off
defparam \Digital_filter_stp|acq_data_in_reg[44] .is_wysiwyg = "true";
defparam \Digital_filter_stp|acq_data_in_reg[44] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y6_N38
dffeas \Digital_filter_stp|acq_data_in_reg[45] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\Digital_filter_stp|acq_data_in_reg[45]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Digital_filter_stp|acq_data_in_reg [45]),
	.prn(vcc));
// synopsys translate_off
defparam \Digital_filter_stp|acq_data_in_reg[45] .is_wysiwyg = "true";
defparam \Digital_filter_stp|acq_data_in_reg[45] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y6_N53
dffeas \Digital_filter_stp|acq_data_in_reg[46] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\Digital_filter_stp|acq_data_in_reg[46]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Digital_filter_stp|acq_data_in_reg [46]),
	.prn(vcc));
// synopsys translate_off
defparam \Digital_filter_stp|acq_data_in_reg[46] .is_wysiwyg = "true";
defparam \Digital_filter_stp|acq_data_in_reg[46] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y6_N47
dffeas \Digital_filter_stp|acq_data_in_reg[47] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\~QIC_CREATED_GND~I_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Digital_filter_stp|acq_data_in_reg [47]),
	.prn(vcc));
// synopsys translate_off
defparam \Digital_filter_stp|acq_data_in_reg[47] .is_wysiwyg = "true";
defparam \Digital_filter_stp|acq_data_in_reg[47] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y6_N23
dffeas \Digital_filter_stp|acq_data_in_reg[48] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\~QIC_CREATED_GND~I_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Digital_filter_stp|acq_data_in_reg [48]),
	.prn(vcc));
// synopsys translate_off
defparam \Digital_filter_stp|acq_data_in_reg[48] .is_wysiwyg = "true";
defparam \Digital_filter_stp|acq_data_in_reg[48] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y6_N53
dffeas \Digital_filter_stp|acq_data_in_reg[49] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\~QIC_CREATED_GND~I_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Digital_filter_stp|acq_data_in_reg [49]),
	.prn(vcc));
// synopsys translate_off
defparam \Digital_filter_stp|acq_data_in_reg[49] .is_wysiwyg = "true";
defparam \Digital_filter_stp|acq_data_in_reg[49] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y5_N47
dffeas \Digital_filter_stp|acq_data_in_reg[50] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\Digital_filter_stp|acq_data_in_reg[50]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Digital_filter_stp|acq_data_in_reg [50]),
	.prn(vcc));
// synopsys translate_off
defparam \Digital_filter_stp|acq_data_in_reg[50] .is_wysiwyg = "true";
defparam \Digital_filter_stp|acq_data_in_reg[50] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y6_N44
dffeas \Digital_filter_stp|acq_data_in_reg[51] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\Digital_filter_stp|acq_data_in_reg[51]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Digital_filter_stp|acq_data_in_reg [51]),
	.prn(vcc));
// synopsys translate_off
defparam \Digital_filter_stp|acq_data_in_reg[51] .is_wysiwyg = "true";
defparam \Digital_filter_stp|acq_data_in_reg[51] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y2_N8
dffeas \Digital_filter_stp|acq_data_in_reg[52] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\~QIC_CREATED_GND~I_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Digital_filter_stp|acq_data_in_reg [52]),
	.prn(vcc));
// synopsys translate_off
defparam \Digital_filter_stp|acq_data_in_reg[52] .is_wysiwyg = "true";
defparam \Digital_filter_stp|acq_data_in_reg[52] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y5_N20
dffeas \Digital_filter_stp|acq_data_in_reg[53] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\Digital_filter_stp|acq_data_in_reg[53]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Digital_filter_stp|acq_data_in_reg [53]),
	.prn(vcc));
// synopsys translate_off
defparam \Digital_filter_stp|acq_data_in_reg[53] .is_wysiwyg = "true";
defparam \Digital_filter_stp|acq_data_in_reg[53] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y5_N26
dffeas \Digital_filter_stp|acq_data_in_reg[54] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\~QIC_CREATED_GND~I_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Digital_filter_stp|acq_data_in_reg [54]),
	.prn(vcc));
// synopsys translate_off
defparam \Digital_filter_stp|acq_data_in_reg[54] .is_wysiwyg = "true";
defparam \Digital_filter_stp|acq_data_in_reg[54] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y6_N56
dffeas \Digital_filter_stp|acq_data_in_reg[55] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\Digital_filter_stp|acq_data_in_reg[55]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Digital_filter_stp|acq_data_in_reg [55]),
	.prn(vcc));
// synopsys translate_off
defparam \Digital_filter_stp|acq_data_in_reg[55] .is_wysiwyg = "true";
defparam \Digital_filter_stp|acq_data_in_reg[55] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y6_N14
dffeas \Digital_filter_stp|acq_data_in_reg[56] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\~QIC_CREATED_GND~I_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Digital_filter_stp|acq_data_in_reg [56]),
	.prn(vcc));
// synopsys translate_off
defparam \Digital_filter_stp|acq_data_in_reg[56] .is_wysiwyg = "true";
defparam \Digital_filter_stp|acq_data_in_reg[56] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y5_N53
dffeas \Digital_filter_stp|acq_data_in_reg[57] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\Digital_filter_stp|acq_data_in_reg[57]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Digital_filter_stp|acq_data_in_reg [57]),
	.prn(vcc));
// synopsys translate_off
defparam \Digital_filter_stp|acq_data_in_reg[57] .is_wysiwyg = "true";
defparam \Digital_filter_stp|acq_data_in_reg[57] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y5_N59
dffeas \Digital_filter_stp|acq_data_in_reg[58] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\Digital_filter_stp|acq_data_in_reg[58]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Digital_filter_stp|acq_data_in_reg [58]),
	.prn(vcc));
// synopsys translate_off
defparam \Digital_filter_stp|acq_data_in_reg[58] .is_wysiwyg = "true";
defparam \Digital_filter_stp|acq_data_in_reg[58] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y6_N41
dffeas \Digital_filter_stp|acq_data_in_reg[59] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\Digital_filter_stp|acq_data_in_reg[59]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Digital_filter_stp|acq_data_in_reg [59]),
	.prn(vcc));
// synopsys translate_off
defparam \Digital_filter_stp|acq_data_in_reg[59] .is_wysiwyg = "true";
defparam \Digital_filter_stp|acq_data_in_reg[59] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y6_N59
dffeas \Digital_filter_stp|acq_data_in_reg[60] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\~QIC_CREATED_GND~I_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Digital_filter_stp|acq_data_in_reg [60]),
	.prn(vcc));
// synopsys translate_off
defparam \Digital_filter_stp|acq_data_in_reg[60] .is_wysiwyg = "true";
defparam \Digital_filter_stp|acq_data_in_reg[60] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y6_N59
dffeas \Digital_filter_stp|acq_data_in_reg[61] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\Digital_filter_stp|acq_data_in_reg[61]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Digital_filter_stp|acq_data_in_reg [61]),
	.prn(vcc));
// synopsys translate_off
defparam \Digital_filter_stp|acq_data_in_reg[61] .is_wysiwyg = "true";
defparam \Digital_filter_stp|acq_data_in_reg[61] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y6_N8
dffeas \Digital_filter_stp|acq_data_in_reg[62] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\Digital_filter_stp|acq_data_in_reg[62]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Digital_filter_stp|acq_data_in_reg [62]),
	.prn(vcc));
// synopsys translate_off
defparam \Digital_filter_stp|acq_data_in_reg[62] .is_wysiwyg = "true";
defparam \Digital_filter_stp|acq_data_in_reg[62] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y6_N50
dffeas \Digital_filter_stp|acq_data_in_reg[63] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\Digital_filter_stp|acq_data_in_reg[63]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Digital_filter_stp|acq_data_in_reg [63]),
	.prn(vcc));
// synopsys translate_off
defparam \Digital_filter_stp|acq_data_in_reg[63] .is_wysiwyg = "true";
defparam \Digital_filter_stp|acq_data_in_reg[63] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y6_N32
dffeas \Digital_filter_stp|acq_data_in_reg[64] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\~QIC_CREATED_GND~I_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Digital_filter_stp|acq_data_in_reg [64]),
	.prn(vcc));
// synopsys translate_off
defparam \Digital_filter_stp|acq_data_in_reg[64] .is_wysiwyg = "true";
defparam \Digital_filter_stp|acq_data_in_reg[64] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y6_N29
dffeas \Digital_filter_stp|acq_data_in_reg[65] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\~QIC_CREATED_GND~I_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Digital_filter_stp|acq_data_in_reg [65]),
	.prn(vcc));
// synopsys translate_off
defparam \Digital_filter_stp|acq_data_in_reg[65] .is_wysiwyg = "true";
defparam \Digital_filter_stp|acq_data_in_reg[65] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y6_N53
dffeas \Digital_filter_stp|acq_data_in_reg[66] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\Digital_filter_stp|acq_data_in_reg[66]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Digital_filter_stp|acq_data_in_reg [66]),
	.prn(vcc));
// synopsys translate_off
defparam \Digital_filter_stp|acq_data_in_reg[66] .is_wysiwyg = "true";
defparam \Digital_filter_stp|acq_data_in_reg[66] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y6_N56
dffeas \Digital_filter_stp|acq_data_in_reg[67] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\Digital_filter_stp|acq_data_in_reg[67]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Digital_filter_stp|acq_data_in_reg [67]),
	.prn(vcc));
// synopsys translate_off
defparam \Digital_filter_stp|acq_data_in_reg[67] .is_wysiwyg = "true";
defparam \Digital_filter_stp|acq_data_in_reg[67] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y6_N20
dffeas \Digital_filter_stp|acq_data_in_reg[68] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\Digital_filter_stp|acq_data_in_reg[68]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Digital_filter_stp|acq_data_in_reg [68]),
	.prn(vcc));
// synopsys translate_off
defparam \Digital_filter_stp|acq_data_in_reg[68] .is_wysiwyg = "true";
defparam \Digital_filter_stp|acq_data_in_reg[68] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y6_N50
dffeas \Digital_filter_stp|acq_data_in_reg[69] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\~QIC_CREATED_GND~I_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Digital_filter_stp|acq_data_in_reg [69]),
	.prn(vcc));
// synopsys translate_off
defparam \Digital_filter_stp|acq_data_in_reg[69] .is_wysiwyg = "true";
defparam \Digital_filter_stp|acq_data_in_reg[69] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y6_N41
dffeas \Digital_filter_stp|acq_data_in_reg[70] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\Digital_filter_stp|acq_data_in_reg[70]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Digital_filter_stp|acq_data_in_reg [70]),
	.prn(vcc));
// synopsys translate_off
defparam \Digital_filter_stp|acq_data_in_reg[70] .is_wysiwyg = "true";
defparam \Digital_filter_stp|acq_data_in_reg[70] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y6_N50
dffeas \Digital_filter_stp|acq_data_in_reg[71] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\Digital_filter_stp|acq_data_in_reg[71]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Digital_filter_stp|acq_data_in_reg [71]),
	.prn(vcc));
// synopsys translate_off
defparam \Digital_filter_stp|acq_data_in_reg[71] .is_wysiwyg = "true";
defparam \Digital_filter_stp|acq_data_in_reg[71] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y6_N44
dffeas \Digital_filter_stp|acq_data_in_reg[72] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\~QIC_CREATED_GND~I_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Digital_filter_stp|acq_data_in_reg [72]),
	.prn(vcc));
// synopsys translate_off
defparam \Digital_filter_stp|acq_data_in_reg[72] .is_wysiwyg = "true";
defparam \Digital_filter_stp|acq_data_in_reg[72] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y5_N44
dffeas \Digital_filter_stp|acq_data_in_reg[73] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\Digital_filter_stp|acq_data_in_reg[73]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Digital_filter_stp|acq_data_in_reg [73]),
	.prn(vcc));
// synopsys translate_off
defparam \Digital_filter_stp|acq_data_in_reg[73] .is_wysiwyg = "true";
defparam \Digital_filter_stp|acq_data_in_reg[73] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y6_N26
dffeas \Digital_filter_stp|acq_data_in_reg[74] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\Digital_filter_stp|acq_data_in_reg[74]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Digital_filter_stp|acq_data_in_reg [74]),
	.prn(vcc));
// synopsys translate_off
defparam \Digital_filter_stp|acq_data_in_reg[74] .is_wysiwyg = "true";
defparam \Digital_filter_stp|acq_data_in_reg[74] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y6_N32
dffeas \Digital_filter_stp|acq_data_in_reg[75] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\Digital_filter_stp|acq_data_in_reg[75]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Digital_filter_stp|acq_data_in_reg [75]),
	.prn(vcc));
// synopsys translate_off
defparam \Digital_filter_stp|acq_data_in_reg[75] .is_wysiwyg = "true";
defparam \Digital_filter_stp|acq_data_in_reg[75] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y6_N11
dffeas \Digital_filter_stp|acq_data_in_reg[76] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\Digital_filter_stp|acq_data_in_reg[76]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Digital_filter_stp|acq_data_in_reg [76]),
	.prn(vcc));
// synopsys translate_off
defparam \Digital_filter_stp|acq_data_in_reg[76] .is_wysiwyg = "true";
defparam \Digital_filter_stp|acq_data_in_reg[76] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y6_N59
dffeas \Digital_filter_stp|acq_data_in_reg[77] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\Digital_filter_stp|acq_data_in_reg[77]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Digital_filter_stp|acq_data_in_reg [77]),
	.prn(vcc));
// synopsys translate_off
defparam \Digital_filter_stp|acq_data_in_reg[77] .is_wysiwyg = "true";
defparam \Digital_filter_stp|acq_data_in_reg[77] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y2_N40
dffeas \Digital_filter_stp|acq_data_in_reg[78] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\~QIC_CREATED_GND~I_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Digital_filter_stp|acq_data_in_reg [78]),
	.prn(vcc));
// synopsys translate_off
defparam \Digital_filter_stp|acq_data_in_reg[78] .is_wysiwyg = "true";
defparam \Digital_filter_stp|acq_data_in_reg[78] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y6_N46
dffeas \Digital_filter_stp|acq_data_in_reg[79] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\Digital_filter_stp|acq_data_in_reg[79]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Digital_filter_stp|acq_data_in_reg [79]),
	.prn(vcc));
// synopsys translate_off
defparam \Digital_filter_stp|acq_data_in_reg[79] .is_wysiwyg = "true";
defparam \Digital_filter_stp|acq_data_in_reg[79] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y6_N37
dffeas \Digital_filter_stp|acq_data_in_reg[80] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\~QIC_CREATED_GND~I_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Digital_filter_stp|acq_data_in_reg [80]),
	.prn(vcc));
// synopsys translate_off
defparam \Digital_filter_stp|acq_data_in_reg[80] .is_wysiwyg = "true";
defparam \Digital_filter_stp|acq_data_in_reg[80] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y6_N22
dffeas \Digital_filter_stp|acq_data_in_reg[81] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\Digital_filter_stp|acq_data_in_reg[81]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Digital_filter_stp|acq_data_in_reg [81]),
	.prn(vcc));
// synopsys translate_off
defparam \Digital_filter_stp|acq_data_in_reg[81] .is_wysiwyg = "true";
defparam \Digital_filter_stp|acq_data_in_reg[81] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y6_N52
dffeas \Digital_filter_stp|acq_data_in_reg[82] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\~QIC_CREATED_GND~I_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Digital_filter_stp|acq_data_in_reg [82]),
	.prn(vcc));
// synopsys translate_off
defparam \Digital_filter_stp|acq_data_in_reg[82] .is_wysiwyg = "true";
defparam \Digital_filter_stp|acq_data_in_reg[82] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y6_N16
dffeas \Digital_filter_stp|acq_data_in_reg[83] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\Digital_filter_stp|acq_data_in_reg[83]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Digital_filter_stp|acq_data_in_reg [83]),
	.prn(vcc));
// synopsys translate_off
defparam \Digital_filter_stp|acq_data_in_reg[83] .is_wysiwyg = "true";
defparam \Digital_filter_stp|acq_data_in_reg[83] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y6_N55
dffeas \Digital_filter_stp|acq_data_in_reg[84] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\~QIC_CREATED_GND~I_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Digital_filter_stp|acq_data_in_reg [84]),
	.prn(vcc));
// synopsys translate_off
defparam \Digital_filter_stp|acq_data_in_reg[84] .is_wysiwyg = "true";
defparam \Digital_filter_stp|acq_data_in_reg[84] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y6_N43
dffeas \Digital_filter_stp|acq_data_in_reg[85] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\~QIC_CREATED_GND~I_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Digital_filter_stp|acq_data_in_reg [85]),
	.prn(vcc));
// synopsys translate_off
defparam \Digital_filter_stp|acq_data_in_reg[85] .is_wysiwyg = "true";
defparam \Digital_filter_stp|acq_data_in_reg[85] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y6_N40
dffeas \Digital_filter_stp|acq_data_in_reg[86] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\~QIC_CREATED_GND~I_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Digital_filter_stp|acq_data_in_reg [86]),
	.prn(vcc));
// synopsys translate_off
defparam \Digital_filter_stp|acq_data_in_reg[86] .is_wysiwyg = "true";
defparam \Digital_filter_stp|acq_data_in_reg[86] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y6_N43
dffeas \Digital_filter_stp|acq_data_in_reg[87] (
	.clk(\FPGA_CLK1_50~inputCLKENA0_outclk ),
	.d(\Digital_filter_stp|acq_data_in_reg[87]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Digital_filter_stp|acq_data_in_reg [87]),
	.prn(vcc));
// synopsys translate_off
defparam \Digital_filter_stp|acq_data_in_reg[87] .is_wysiwyg = "true";
defparam \Digital_filter_stp|acq_data_in_reg[87] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X89_Y25_N21
cyclonev_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y23_N4
cyclonev_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y23_N21
cyclonev_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X30_Y64_N0
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
