

================================================================
== Vivado HLS Report for 'conv_layer'
================================================================
* Date:           Sun Jun  6 19:23:41 2021

* Version:        2019.1.3 (Build 2642998 on Wed Sep 04 10:25:22 MDT 2019)
* Project:        resnet50_0
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu19eg-ffvc1760-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.750|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+--------+-------+--------+---------+
    |     Latency    |    Interval    | Pipeline|
    |  min  |   max  |  min  |   max  |   Type  |
    +-------+--------+-------+--------+---------+
    |  12814|  937202|  12814|  937202|   none  |
    +-------+--------+-------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.08>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%OFFSET_read = call i19 @_ssdm_op_Read.ap_auto.i19(i19 %OFFSET)"   --->   Operation 7 'read' 'OFFSET_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%K_read = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %K)"   --->   Operation 8 'read' 'K_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%TI_read = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %TI)"   --->   Operation 9 'read' 'TI_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%TO_read = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %TO_r)"   --->   Operation 10 'read' 'TO_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%bias = alloca [4 x i2048], align 8" [resnet50_0.cpp:182]   --->   Operation 11 'alloca' 'bias' <Predicate = true> <Delay = 0.00> <Core = "RAM_1P_URAM">   --->   Core 47 'RAM_1P_URAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 2048> <Depth = 4> <RAM>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%scale = alloca [4 x i2048], align 8" [resnet50_0.cpp:183]   --->   Operation 12 'alloca' 'scale' <Predicate = true> <Delay = 0.00> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 2048> <Depth = 4> <RAM>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%zext_ln182 = zext i19 %OFFSET_read to i20" [resnet50_0.cpp:182]   --->   Operation 13 'zext' 'zext_ln182' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln189 = zext i5 %TI_read to i9" [resnet50_0.cpp:189]   --->   Operation 14 'zext' 'zext_ln189' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln189_1 = zext i4 %TO_read to i9" [resnet50_0.cpp:189]   --->   Operation 15 'zext' 'zext_ln189_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.22ns)   --->   "%mul_ln189 = mul i9 %zext_ln189_1, %zext_ln189" [resnet50_0.cpp:189]   --->   Operation 16 'mul' 'mul_ln189' <Predicate = true> <Delay = 1.22> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 2.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln189_2 = zext i9 %mul_ln189 to i13" [resnet50_0.cpp:189]   --->   Operation 17 'zext' 'zext_ln189_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln189_3 = zext i4 %K_read to i13" [resnet50_0.cpp:189]   --->   Operation 18 'zext' 'zext_ln189_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.74ns)   --->   "%mul_ln189_1 = mul i13 %zext_ln189_3, %zext_ln189_2" [resnet50_0.cpp:189]   --->   Operation 19 'mul' 'mul_ln189_1' <Predicate = true> <Delay = 1.74> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 2.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln189_4 = zext i13 %mul_ln189_1 to i17" [resnet50_0.cpp:189]   --->   Operation 20 'zext' 'zext_ln189_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln189_5 = zext i4 %K_read to i17" [resnet50_0.cpp:189]   --->   Operation 21 'zext' 'zext_ln189_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (2.23ns)   --->   "%mul_ln189_2 = mul i17 %zext_ln189_5, %zext_ln189_4" [resnet50_0.cpp:189]   --->   Operation 22 'mul' 'mul_ln189_2' <Predicate = true> <Delay = 2.23> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 2.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%trunc_ln189 = trunc i17 %mul_ln189_2 to i9" [resnet50_0.cpp:189]   --->   Operation 23 'trunc' 'trunc_ln189' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%shl_ln = call i20 @_ssdm_op_BitConcatenate.i20.i9.i11(i9 %trunc_ln189, i11 0)" [resnet50_0.cpp:189]   --->   Operation 24 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.89ns)   --->   "%add_ln189 = add i20 %zext_ln182, %shl_ln" [resnet50_0.cpp:189]   --->   Operation 25 'add' 'add_ln189' <Predicate = true> <Delay = 0.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%lshr_ln = call i16 @_ssdm_op_PartSelect.i16.i20.i32.i32(i20 %add_ln189, i32 4, i32 19)" [resnet50_0.cpp:189]   --->   Operation 26 'partselect' 'lshr_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%empty = trunc i4 %TO_read to i3"   --->   Operation 27 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [2/2] (0.00ns)   --->   "call fastcc void @load_bias_scale([4 x i2048]* %bias, [4 x i2048]* %scale, i128* %ddr_V, i3 %empty, i16 %lshr_ln)" [resnet50_0.cpp:189]   --->   Operation 28 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%empty_76 = trunc i19 %OFFSET_read to i18"   --->   Operation 29 'trunc' 'empty_76' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%empty_77 = trunc i5 %TI_read to i4"   --->   Operation 30 'trunc' 'empty_77' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%empty_78 = trunc i4 %K_read to i2"   --->   Operation 31 'trunc' 'empty_78' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 32 [1/2] (0.00ns)   --->   "call fastcc void @load_bias_scale([4 x i2048]* %bias, [4 x i2048]* %scale, i128* %ddr_V, i3 %empty, i16 %lshr_ln)" [resnet50_0.cpp:189]   --->   Operation 32 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%P_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %P)"   --->   Operation 33 'read' 'P_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [2/2] (0.00ns)   --->   "call fastcc void @dataflow_parent_loop.1(i17 %mul_ln189_2, [25088 x i288]* %input_V, i128* %ddr_V, i18 %empty_76, i3 %empty, i4 %empty_77, i1 %P_read, i2 %empty_78)" [resnet50_0.cpp:189]   --->   Operation 34 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 35 [1/2] (0.00ns)   --->   "call fastcc void @dataflow_parent_loop.1(i17 %mul_ln189_2, [25088 x i288]* %input_V, i128* %ddr_V, i18 %empty_76, i3 %empty, i4 %empty_77, i1 %P_read, i2 %empty_78)" [resnet50_0.cpp:189]   --->   Operation 35 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 1.61>
ST_5 : Operation 36 [2/2] (1.61ns)   --->   "call fastcc void @store_output.1([25088 x i288]* %output_V, [4 x i2048]* %bias, [4 x i2048]* %scale, i3 %empty)"   --->   Operation 36 'call' <Predicate = true> <Delay = 1.61> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([25088 x i288]* %output_V, [1 x i8]* @p_str, [12 x i8]* @p_str41, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 37 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([25088 x i288]* %input_V, [1 x i8]* @p_str, [12 x i8]* @p_str41, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 38 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i128* %ddr_V, [6 x i8]* @p_str39, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 1024, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind"   --->   Operation 39 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i2048]* %bias, [1 x i8]* @p_str, [12 x i8]* @p_str18, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 40 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i2048]* %scale, [1 x i8]* @p_str, [12 x i8]* @p_str19, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 41 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 42 [1/2] (0.00ns)   --->   "call fastcc void @store_output.1([25088 x i288]* %output_V, [4 x i2048]* %bias, [4 x i2048]* %scale, i3 %empty)"   --->   Operation 42 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 43 [1/1] (0.00ns)   --->   "ret void" [resnet50_0.cpp:210]   --->   Operation 43 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 6.09ns
The critical path consists of the following:
	wire read on port 'TI' [18]  (0 ns)
	'mul' operation ('mul_ln189', resnet50_0.cpp:189) [27]  (1.22 ns)
	'mul' operation ('mul_ln189_1', resnet50_0.cpp:189) [30]  (1.74 ns)
	'mul' operation ('mul_ln189_2', resnet50_0.cpp:189) [33]  (2.24 ns)
	'add' operation ('add_ln189', resnet50_0.cpp:189) [36]  (0.894 ns)

 <State 2>: 0ns
The critical path consists of the following:

 <State 3>: 0ns
The critical path consists of the following:

 <State 4>: 0ns
The critical path consists of the following:

 <State 5>: 1.62ns
The critical path consists of the following:
	'call' operation ('call_ln0') to 'store_output.1' [44]  (1.62 ns)

 <State 6>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
