#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x128f134d0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x128f13640 .scope module, "rx_module_tb" "rx_module_tb" 3 3;
 .timescale -9 -12;
v0x128f40820_0 .net "b_clk", 0 0, v0x128f3e980_0;  1 drivers
v0x128f408b0_0 .net "b_en", 0 0, v0x128f40110_0;  1 drivers
v0x128f40980_0 .var "clk", 0 0;
v0x128f40a10_0 .var "dvsr", 15 0;
v0x128f40aa0_0 .net "ff_data_in", 7 0, v0x128f40480_0;  1 drivers
v0x128f40bb0_0 .net "ff_data_out", 7 0, v0x128f3f440_0;  1 drivers
v0x128f40c40_0 .net "ff_empty", 0 0, v0x128f3f4d0_0;  1 drivers
v0x128f40cd0_0 .net "ff_full", 0 0, v0x128f3f630_0;  1 drivers
v0x128f40da0_0 .var "ff_rd_en", 0 0;
v0x128f40eb0_0 .net "ff_wr_en", 0 0, v0x128f403f0_0;  1 drivers
v0x128f40f40_0 .var "rst", 0 0;
v0x128f40fd0_0 .var "rx_data", 0 0;
S_0x128f053e0 .scope module, "baud_gen" "baud_gen" 3 15, 4 1 0, S_0x128f13640;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "DIVxR";
    .port_info 3 /OUTPUT 1 "b_clk";
    .port_info 4 /INPUT 1 "b_en";
P_0x128f083c0 .param/l "DIV_W" 0 4 3, +C4<00000000000000000000000000010000>;
v0x128f15660_0 .net "DIVxR", 15 0, v0x128f40a10_0;  1 drivers
v0x128f3e980_0 .var "b_clk", 0 0;
v0x128f3ea20_0 .net "b_en", 0 0, v0x128f40110_0;  alias, 1 drivers
v0x128f3ead0_0 .net "clk", 0 0, v0x128f40980_0;  1 drivers
v0x128f3eb70_0 .var "r_reg", 15 0;
v0x128f3ec60_0 .net "rst", 0 0, v0x128f40f40_0;  1 drivers
E_0x128f13ba0 .event posedge, v0x128f3ec60_0, v0x128f3ead0_0;
S_0x128f3ed80 .scope module, "fifo_rx" "fifo" 3 34, 5 1 0, S_0x128f13640;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "wr_en";
    .port_info 3 /INPUT 1 "rd_en";
    .port_info 4 /INPUT 8 "data_in";
    .port_info 5 /OUTPUT 8 "data_out";
    .port_info 6 /OUTPUT 1 "full";
    .port_info 7 /OUTPUT 1 "empty";
P_0x128f3ef40 .param/l "DEPTH" 0 5 4, +C4<00000000000000000000000001000000>;
P_0x128f3ef80 .param/l "D_W" 0 5 3, +C4<00000000000000000000000000001000>;
v0x128f3f260_0 .net "clk", 0 0, v0x128f40980_0;  alias, 1 drivers
v0x128f3f320_0 .var "count", 6 0;
v0x128f3f3b0_0 .net "data_in", 7 0, v0x128f40480_0;  alias, 1 drivers
v0x128f3f440_0 .var "data_out", 7 0;
v0x128f3f4d0_0 .var "empty", 0 0;
v0x128f3f5a0 .array "fifo_mem", 0 63, 7 0;
v0x128f3f630_0 .var "full", 0 0;
v0x128f3f6d0_0 .net "rd_en", 0 0, v0x128f40da0_0;  1 drivers
v0x128f3f770_0 .var "read_pointer", 5 0;
v0x128f3f880_0 .net "rst", 0 0, v0x128f40f40_0;  alias, 1 drivers
v0x128f3f930_0 .net "wr_en", 0 0, v0x128f403f0_0;  alias, 1 drivers
v0x128f3f9c0_0 .var "write_pointer", 5 0;
E_0x128f3f1e0 .event anyedge, v0x128f3f320_0;
E_0x128f3f220 .event posedge, v0x128f3ead0_0;
S_0x128f3faf0 .scope module, "uart_rx" "uart_rx" 3 51, 6 1 0, S_0x128f13640;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "baud_clk";
    .port_info 3 /INPUT 1 "rx_data";
    .port_info 4 /OUTPUT 1 "baud_en";
    .port_info 5 /OUTPUT 8 "out_data";
    .port_info 6 /INPUT 1 "ff_full";
    .port_info 7 /OUTPUT 1 "ff_wr_en";
P_0x128f3fcd0 .param/l "B_TICK" 0 6 5, +C4<00000000000000000000000000010000>;
P_0x128f3fd10 .param/l "D_W" 0 6 4, +C4<00000000000000000000000000001000>;
enum0x128f201e0 .enum2/s (32)
   "IDLE" 0,
   "START" 1,
   "DATA" 2,
   "STOP" 3
 ;
enum0x128f20300 .enum2/s (32)
   "FF_IDLE" 0,
   "FF_DATA" 1,
   "FF_STOP" 2
 ;
v0x128f3ff60_0 .var/2s "FF_STATE", 31 0;
v0x128f3fff0_0 .var/2s "STATE", 31 0;
v0x128f40080_0 .net "baud_clk", 0 0, v0x128f3e980_0;  alias, 1 drivers
v0x128f40110_0 .var "baud_en", 0 0;
v0x128f401c0_0 .var "bit_received", 2 0;
v0x128f40290_0 .net "clk", 0 0, v0x128f40980_0;  alias, 1 drivers
v0x128f40360_0 .net "ff_full", 0 0, v0x128f3f630_0;  alias, 1 drivers
v0x128f403f0_0 .var "ff_wr_en", 0 0;
v0x128f40480_0 .var "out_data", 7 0;
v0x128f405b0_0 .net "rst", 0 0, v0x128f40f40_0;  alias, 1 drivers
v0x128f40640_0 .net "rx_data", 0 0, v0x128f40fd0_0;  1 drivers
v0x128f406d0_0 .var "t_counter", 3 0;
    .scope S_0x128f053e0;
T_0 ;
    %wait E_0x128f13ba0;
    %load/vec4 v0x128f3ec60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x128f3eb70_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x128f3ea20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x128f3eb70_0;
    %load/vec4 v0x128f15660_0;
    %cmp/e;
    %jmp/0xz  T_0.4, 4;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x128f3eb70_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %load/vec4 v0x128f3eb70_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x128f3eb70_0, 0;
T_0.5 ;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x128f053e0;
T_1 ;
    %wait E_0x128f13ba0;
    %load/vec4 v0x128f3ec60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x128f3e980_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x128f3eb70_0;
    %load/vec4 v0x128f15660_0;
    %cmp/e;
    %jmp/0xz  T_1.2, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x128f3e980_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x128f3e980_0, 0;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x128f3ed80;
T_2 ;
    %wait E_0x128f3f220;
    %load/vec4 v0x128f3f880_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x128f3f9c0_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x128f3f320_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x128f3f930_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.4, 9;
    %load/vec4 v0x128f3f630_0;
    %nor/r;
    %and;
T_2.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x128f3f3b0_0;
    %load/vec4 v0x128f3f9c0_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x128f3f5a0, 0, 4;
    %load/vec4 v0x128f3f9c0_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x128f3f9c0_0, 0;
    %load/vec4 v0x128f3f9c0_0;
    %pad/u 32;
    %cmpi/e 63, 0, 32;
    %jmp/0xz  T_2.5, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x128f3f630_0, 0;
T_2.5 ;
T_2.2 ;
T_2.1 ;
    %load/vec4 v0x128f3f930_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.9, 9;
    %load/vec4 v0x128f3f630_0;
    %nor/r;
    %and;
T_2.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.7, 8;
    %load/vec4 v0x128f3f320_0;
    %addi 1, 0, 7;
    %assign/vec4 v0x128f3f320_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x128f3f4d0_0, 0;
T_2.7 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x128f3ed80;
T_3 ;
    %wait E_0x128f3f220;
    %load/vec4 v0x128f3f880_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x128f3f770_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x128f3f320_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x128f3f6d0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.4, 9;
    %load/vec4 v0x128f3f4d0_0;
    %nor/r;
    %and;
T_3.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x128f3f770_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x128f3f5a0, 4;
    %assign/vec4 v0x128f3f440_0, 0;
    %load/vec4 v0x128f3f770_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x128f3f770_0, 0;
    %load/vec4 v0x128f3f770_0;
    %pad/u 32;
    %cmpi/e 63, 0, 32;
    %jmp/0xz  T_3.5, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x128f3f4d0_0, 0;
T_3.5 ;
T_3.2 ;
T_3.1 ;
    %load/vec4 v0x128f3f6d0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.9, 9;
    %load/vec4 v0x128f3f4d0_0;
    %nor/r;
    %and;
T_3.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.7, 8;
    %load/vec4 v0x128f3f320_0;
    %subi 1, 0, 7;
    %assign/vec4 v0x128f3f320_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x128f3f630_0, 0;
T_3.7 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x128f3ed80;
T_4 ;
    %wait E_0x128f3f1e0;
    %load/vec4 v0x128f3f320_0;
    %pad/u 32;
    %pushi/vec4 64, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x128f3f630_0, 0, 1;
    %load/vec4 v0x128f3f320_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x128f3f4d0_0, 0, 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x128f3faf0;
T_5 ;
    %wait E_0x128f13ba0;
    %load/vec4 v0x128f405b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x128f3fff0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x128f3ff60_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x128f406d0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x128f401c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x128f40480_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x128f40110_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x128f403f0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x128f3fff0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %jmp T_5.6;
T_5.2 ;
    %load/vec4 v0x128f40640_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.7, 4;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0x128f3fff0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x128f406d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x128f40110_0, 0;
    %jmp T_5.8;
T_5.7 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x128f406d0_0, 0;
T_5.8 ;
    %jmp T_5.6;
T_5.3 ;
    %load/vec4 v0x128f40080_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.9, 8;
    %load/vec4 v0x128f406d0_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_5.11, 4;
    %pushi/vec4 2, 0, 32;
    %assign/vec4 v0x128f3fff0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x128f406d0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x128f401c0_0, 0;
    %jmp T_5.12;
T_5.11 ;
    %load/vec4 v0x128f406d0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x128f406d0_0, 0;
T_5.12 ;
T_5.9 ;
    %jmp T_5.6;
T_5.4 ;
    %load/vec4 v0x128f40080_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.13, 8;
    %load/vec4 v0x128f406d0_0;
    %pad/u 32;
    %cmpi/e 15, 0, 32;
    %jmp/0xz  T_5.15, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x128f406d0_0, 0;
    %load/vec4 v0x128f40640_0;
    %load/vec4 v0x128f40480_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x128f40480_0, 0;
    %load/vec4 v0x128f401c0_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_5.17, 4;
    %pushi/vec4 3, 0, 32;
    %assign/vec4 v0x128f3fff0_0, 0;
    %jmp T_5.18;
T_5.17 ;
    %load/vec4 v0x128f401c0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x128f401c0_0, 0;
T_5.18 ;
    %jmp T_5.16;
T_5.15 ;
    %load/vec4 v0x128f406d0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x128f406d0_0, 0;
T_5.16 ;
T_5.13 ;
    %jmp T_5.6;
T_5.5 ;
    %load/vec4 v0x128f40080_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.19, 8;
    %load/vec4 v0x128f406d0_0;
    %pad/u 32;
    %cmpi/e 15, 0, 32;
    %jmp/0xz  T_5.21, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x128f3fff0_0, 0;
    %jmp T_5.22;
T_5.21 ;
    %load/vec4 v0x128f406d0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x128f406d0_0, 0;
T_5.22 ;
T_5.19 ;
    %jmp T_5.6;
T_5.6 ;
    %pop/vec4 1;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x128f3faf0;
T_6 ;
    %wait E_0x128f3f220;
    %load/vec4 v0x128f3ff60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %jmp T_6.3;
T_6.0 ;
    %load/vec4 v0x128f3fff0_0;
    %cmpi/e 3, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_6.6, 4;
    %load/vec4 v0x128f40360_0;
    %nor/r;
    %and;
T_6.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0x128f3ff60_0, 0;
T_6.4 ;
    %jmp T_6.3;
T_6.1 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x128f403f0_0, 0;
    %pushi/vec4 2, 0, 32;
    %assign/vec4 v0x128f3ff60_0, 0;
    %jmp T_6.3;
T_6.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x128f403f0_0, 0;
    %load/vec4 v0x128f3fff0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.7, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x128f3ff60_0, 0;
T_6.7 ;
    %jmp T_6.3;
T_6.3 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6;
    .scope S_0x128f13640;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x128f40980_0, 0, 1;
T_7.0 ;
    %delay 5000, 0;
    %load/vec4 v0x128f40980_0;
    %inv;
    %store/vec4 v0x128f40980_0, 0, 1;
    %jmp T_7.0;
    %end;
    .thread T_7;
    .scope S_0x128f13640;
T_8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x128f40f40_0, 0, 1;
    %pushi/vec4 54, 0, 16;
    %store/vec4 v0x128f40a10_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x128f40fd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x128f40da0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x128f40f40_0, 0, 1;
    %delay 8680000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x128f40fd0_0, 0, 1;
    %delay 8680000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x128f40fd0_0, 0, 1;
    %delay 8680000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x128f40fd0_0, 0, 1;
    %delay 8680000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x128f40fd0_0, 0, 1;
    %delay 8680000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x128f40fd0_0, 0, 1;
    %delay 8680000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x128f40fd0_0, 0, 1;
    %delay 8680000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x128f40fd0_0, 0, 1;
    %delay 8680000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x128f40fd0_0, 0, 1;
    %delay 8680000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x128f40fd0_0, 0, 1;
    %delay 8680000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x128f40fd0_0, 0, 1;
    %delay 10000000, 0;
    %delay 8680000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x128f40fd0_0, 0, 1;
    %delay 8680000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x128f40fd0_0, 0, 1;
    %delay 8680000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x128f40fd0_0, 0, 1;
    %delay 8680000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x128f40fd0_0, 0, 1;
    %delay 8680000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x128f40fd0_0, 0, 1;
    %delay 8680000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x128f40fd0_0, 0, 1;
    %delay 8680000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x128f40fd0_0, 0, 1;
    %delay 8680000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x128f40fd0_0, 0, 1;
    %delay 8680000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x128f40fd0_0, 0, 1;
    %delay 8680000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x128f40fd0_0, 0, 1;
    %delay 10000000, 0;
    %delay 8680000, 0;
    %load/vec4 v0x128f40c40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x128f40da0_0, 0, 1;
T_8.0 ;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x128f40da0_0, 0, 1;
    %delay 8680000, 0;
    %load/vec4 v0x128f40c40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x128f40da0_0, 0, 1;
T_8.2 ;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x128f40da0_0, 0, 1;
    %delay 10000000, 0;
    %delay 100000, 0;
    %vpi_call/w 3 129 "$finish" {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x128f13640;
T_9 ;
    %vpi_call/w 3 135 "$dumpfile", "test/rx_module/uart_rx_module.vcd" {0 0 0};
    %vpi_call/w 3 136 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x128f13640 {0 0 0};
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "-";
    "test/rx_module/rx_module_tb.sv";
    "src/baud_gen.v";
    "src/fifo.v";
    "src/uart_rx.v";
