=====================  unr.aag =====================
=====================  eq1.aag =====================
=====================  ex1.aag =====================
=====================  ex2.aag =====================
=====================  add2n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 23 AND gates.
[LOG] Size after ABC: 9 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 6 (2, 4 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 100 --> 8 (28 --> 2, 72 --> 6 )
[LOG] Average clause size reduction: 16.6667 --> 1.33333 (14 --> 1, 18 --> 1.5 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 31 6 2 1 23
Raw AIGER output size: aag 40 4 2 1 32
=====================  add2y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 12 AND gates.
[LOG] Size after ABC: 9 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 5 (3, 2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 62 --> 3 (44 --> 2, 18 --> 1 )
[LOG] Average clause size reduction: 12.4 --> 0.6 (14.6667 --> 0.666667, 9 --> 0.5 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 25 6 2 1 17
Raw AIGER output size: aag 34 4 2 1 26
=====================  add4n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 35 new AND gates.
[LOG] Size before ABC: 66 AND gates.
[LOG] Size after ABC: 32 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 15 (3, 6, 2, 4 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 706 --> 23 (140 --> 2, 330 --> 12, 62 --> 1, 174 --> 8 )
[LOG] Average clause size reduction: 47.0667 --> 1.53333 (46.6667 --> 0.666667, 55 --> 2, 31 --> 0.5, 43.5 --> 2 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 75 12 2 1 61
Raw AIGER output size: aag 107 8 2 1 96
=====================  add4y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 28 new AND gates.
[LOG] Size before ABC: 43 AND gates.
[LOG] Size after ABC: 25 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 12 (3, 3, 2, 4 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 380 --> 14 (108 --> 3, 100 --> 4, 46 --> 1, 126 --> 6 )
[LOG] Average clause size reduction: 31.6667 --> 1.16667 (36 --> 1, 33.3333 --> 1.33333, 23 --> 0.5, 31.5 --> 1.5 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 59 12 2 1 45
Raw AIGER output size: aag 84 8 2 1 73
=====================  add6n.aag =====================
[LOG] Relation determinization time: 0.01 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 45 new AND gates.
[LOG] Size before ABC: 118 AND gates.
[LOG] Size after ABC: 41 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 25 (2, 2, 4, 2, 4, 11 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 1840 --> 47 (112 --> 1, 108 --> 3, 312 --> 6, 100 --> 2, 288 --> 6, 920 --> 29 )
[LOG] Average clause size reduction: 73.6 --> 1.88 (56 --> 0.5, 54 --> 1.5, 78 --> 1.5, 50 --> 1, 72 --> 1.5, 83.6364 --> 2.63636 )
[LOG] Overall execution time: 0.01 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 119 18 2 1 99
Raw AIGER output size: aag 160 12 2 1 144
=====================  add6y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 45 new AND gates.
[LOG] Size before ABC: 87 AND gates.
[LOG] Size after ABC: 41 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 26 (3, 5, 4, 7, 3, 4 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 1516 --> 38 (172 --> 2, 328 --> 7, 234 --> 4, 444 --> 17, 140 --> 3, 198 --> 5 )
[LOG] Average clause size reduction: 58.3077 --> 1.46154 (57.3333 --> 0.666667, 65.6 --> 1.4, 58.5 --> 1, 63.4286 --> 2.42857, 46.6667 --> 1, 49.5 --> 1.25 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 93 18 2 1 73
Raw AIGER output size: aag 134 12 2 1 118
=====================  add8n.aag =====================
[LOG] Relation determinization time: 0.01 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 63 new AND gates.
[LOG] Size before ABC: 150 AND gates.
[LOG] Size after ABC: 57 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.01/1 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/1 sec, 0.01/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 34 (2, 7, 5, 6, 4, 4, 3, 3 )
[LOG] Total clause computation time: 0/1 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 3676 --> 51 (154 --> 1, 900 --> 14, 584 --> 8, 710 --> 10, 414 --> 6, 402 --> 5, 260 --> 4, 252 --> 3 )
[LOG] Average clause size reduction: 108.118 --> 1.5 (77 --> 0.5, 128.571 --> 2, 116.8 --> 1.6, 118.333 --> 1.66667, 103.5 --> 1.5, 100.5 --> 1.25, 86.6667 --> 1.33333, 84 --> 1 )
[LOG] Overall execution time: 0.01 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 163 24 2 1 137
Raw AIGER output size: aag 220 16 2 1 200
=====================  add8y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 63 new AND gates.
[LOG] Size before ABC: 82 AND gates.
[LOG] Size after ABC: 57 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 19 (2, 3, 2, 4, 2, 2, 2, 2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 1158 --> 14 (118 --> 1, 228 --> 3, 110 --> 1, 318 --> 5, 102 --> 1, 98 --> 1, 94 --> 1, 90 --> 1 )
[LOG] Average clause size reduction: 60.9474 --> 0.736842 (59 --> 0.5, 76 --> 1, 55 --> 0.5, 79.5 --> 1.25, 51 --> 0.5, 49 --> 0.5, 47 --> 0.5, 45 --> 0.5 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 127 24 2 1 101
Raw AIGER output size: aag 184 16 2 1 164
=====================  add10n.aag =====================
[LOG] Relation determinization time: 0.02 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 86 new AND gates.
[LOG] Size before ABC: 183 AND gates.
[LOG] Size after ABC: 78 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.02/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 40 (6, 2, 2, 4, 3, 5, 4, 5, 3, 6 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec )
[LOG] Total clause size reduction: 5292 --> 62 (980 --> 9, 192 --> 1, 188 --> 1, 552 --> 5, 360 --> 3, 704 --> 11, 516 --> 7, 672 --> 8, 328 --> 5, 800 --> 12 )
[LOG] Average clause size reduction: 132.3 --> 1.55 (163.333 --> 1.5, 96 --> 0.5, 94 --> 0.5, 138 --> 1.25, 120 --> 1, 140.8 --> 2.2, 129 --> 1.75, 134.4 --> 1.6, 109.333 --> 1.66667, 133.333 --> 2 )
[LOG] Overall execution time: 0.02 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 207 30 2 1 175
Raw AIGER output size: aag 285 20 2 1 261
=====================  add10y.aag =====================
[LOG] Relation determinization time: 0.01 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 82 new AND gates.
[LOG] Size before ABC: 124 AND gates.
[LOG] Size after ABC: 73 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 32 (3, 4, 4, 3, 4, 4, 3, 3, 2, 2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 2960 --> 39 (300 --> 2, 438 --> 5, 426 --> 5, 276 --> 6, 402 --> 5, 390 --> 7, 252 --> 5, 244 --> 2, 118 --> 1, 114 --> 1 )
[LOG] Average clause size reduction: 92.5 --> 1.21875 (100 --> 0.666667, 109.5 --> 1.25, 106.5 --> 1.25, 92 --> 2, 100.5 --> 1.25, 97.5 --> 1.75, 84 --> 1.66667, 81.3333 --> 0.666667, 59 --> 0.5, 57 --> 0.5 )
[LOG] Overall execution time: 0.01 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 161 30 2 1 129
Raw AIGER output size: aag 234 20 2 1 211
=====================  add12n.aag =====================
[LOG] Relation determinization time: 0.03 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 97 new AND gates.
[LOG] Size before ABC: 244 AND gates.
[LOG] Size after ABC: 88 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.02/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 49 (3, 3, 5, 3, 6, 3, 8, 2, 7, 3, 4, 2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 7998 --> 81 (476 --> 2, 468 --> 3, 920 --> 11, 452 --> 3, 1110 --> 11, 436 --> 4, 1498 --> 17, 210 --> 1, 1236 --> 16, 404 --> 6, 594 --> 6, 194 --> 1 )
[LOG] Average clause size reduction: 163.224 --> 1.65306 (158.667 --> 0.666667, 156 --> 1, 184 --> 2.2, 150.667 --> 1, 185 --> 1.83333, 145.333 --> 1.33333, 187.25 --> 2.125, 105 --> 0.5, 176.571 --> 2.28571, 134.667 --> 2, 148.5 --> 1.5, 97 --> 0.5 )
[LOG] Overall execution time: 0.03 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 251 36 2 1 213
Raw AIGER output size: aag 339 24 2 1 310
=====================  add12y.aag =====================
[LOG] Relation determinization time: 0.02 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 99 new AND gates.
[LOG] Size before ABC: 196 AND gates.
[LOG] Size after ABC: 96 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.02/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec )
[LOG] Nr of iterations: 54 (4, 4, 5, 7, 4, 4, 4, 8, 3, 3, 6, 2 )
[LOG] Total clause computation time: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 6772 --> 94 (546 --> 3, 534 --> 7, 696 --> 7, 1020 --> 15, 498 --> 6, 486 --> 8, 474 --> 6, 1078 --> 18, 300 --> 6, 292 --> 2, 710 --> 15, 138 --> 1 )
[LOG] Average clause size reduction: 125.407 --> 1.74074 (136.5 --> 0.75, 133.5 --> 1.75, 139.2 --> 1.4, 145.714 --> 2.14286, 124.5 --> 1.5, 121.5 --> 2, 118.5 --> 1.5, 134.75 --> 2.25, 100 --> 2, 97.3333 --> 0.666667, 118.333 --> 2.5, 69 --> 0.5 )
[LOG] Overall execution time: 0.02 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.21 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 195 36 2 1 157
Raw AIGER output size: aag 291 24 2 1 256
=====================  add14n.aag =====================
[LOG] Relation determinization time: 0.04 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 113 new AND gates.
[LOG] Size before ABC: 283 AND gates.
[LOG] Size after ABC: 106 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.04/0 sec (0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 55 (3, 9, 4, 3, 2, 4, 4, 3, 8, 6, 2, 2, 2, 3 )
[LOG] Total clause computation time: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec )
[LOG] Total clause minimization time: 0.01/0 sec (0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 10556 --> 94 (560 --> 3, 2208 --> 21, 816 --> 6, 536 --> 4, 264 --> 1, 780 --> 6, 768 --> 7, 504 --> 3, 1736 --> 18, 1220 --> 16, 240 --> 1, 236 --> 1, 232 --> 1, 456 --> 6 )
[LOG] Average clause size reduction: 191.927 --> 1.70909 (186.667 --> 1, 245.333 --> 2.33333, 204 --> 1.5, 178.667 --> 1.33333, 132 --> 0.5, 195 --> 1.5, 192 --> 1.75, 168 --> 1, 217 --> 2.25, 203.333 --> 2.66667, 120 --> 0.5, 118 --> 0.5, 116 --> 0.5, 152 --> 2 )
[LOG] Overall execution time: 0.04 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.22 sec (Real time) / 0.17 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 295 42 2 1 251
Raw AIGER output size: aag 401 28 2 1 364
=====================  add14y.aag =====================
[LOG] Relation determinization time: 0.02 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 124 new AND gates.
[LOG] Size before ABC: 193 AND gates.
[LOG] Size after ABC: 112 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.02/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 51 (2, 4, 2, 2, 5, 2, 4, 4, 8, 3, 5, 3, 4, 3 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 6854 --> 69 (214 --> 1, 630 --> 5, 206 --> 1, 202 --> 1, 792 --> 10, 194 --> 1, 570 --> 5, 558 --> 5, 1274 --> 17, 356 --> 4, 696 --> 9, 340 --> 3, 498 --> 5, 324 --> 2 )
[LOG] Average clause size reduction: 134.392 --> 1.35294 (107 --> 0.5, 157.5 --> 1.25, 103 --> 0.5, 101 --> 0.5, 158.4 --> 2, 97 --> 0.5, 142.5 --> 1.25, 139.5 --> 1.25, 159.25 --> 2.125, 118.667 --> 1.33333, 139.2 --> 1.8, 113.333 --> 1, 124.5 --> 1.25, 108 --> 0.666667 )
[LOG] Overall execution time: 0.02 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 229 42 2 1 185
Raw AIGER output size: aag 341 28 2 1 309
=====================  add16n.aag =====================
[LOG] Relation determinization time: 0.05 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 142 new AND gates.
[LOG] Size before ABC: 323 AND gates.
[LOG] Size after ABC: 134 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 65 (3, 2, 2, 7, 2, 5, 4, 5, 2, 2, 2, 10, 8, 5, 2, 4 )
[LOG] Total clause computation time: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec )
[LOG] Total clause minimization time: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 14130 --> 110 (644 --> 4, 318 --> 1, 314 --> 1, 1860 --> 14, 306 --> 2, 1208 --> 9, 894 --> 9, 1176 --> 7, 290 --> 1, 286 --> 1, 282 --> 3, 2502 --> 23, 1918 --> 22, 1080 --> 7, 266 --> 1, 786 --> 5 )
[LOG] Average clause size reduction: 217.385 --> 1.69231 (214.667 --> 1.33333, 159 --> 0.5, 157 --> 0.5, 265.714 --> 2, 153 --> 1, 241.6 --> 1.8, 223.5 --> 2.25, 235.2 --> 1.4, 145 --> 0.5, 143 --> 0.5, 141 --> 1.5, 250.2 --> 2.3, 239.75 --> 2.75, 216 --> 1.4, 133 --> 0.5, 196.5 --> 1.25 )
[LOG] Overall execution time: 0.05 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.23 sec (Real time) / 0.19 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 339 48 2 1 289
Raw AIGER output size: aag 473 32 2 1 431
=====================  add16y.aag =====================
[LOG] Relation determinization time: 0.04 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 130 new AND gates.
[LOG] Size before ABC: 249 AND gates.
[LOG] Size after ABC: 124 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.04/0 sec (0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec )
[LOG] Nr of iterations: 72 (4, 9, 7, 2, 5, 3, 3, 8, 4, 3, 6, 3, 4, 6, 2, 3 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.01/0 sec (0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 12300 --> 112 (738 --> 3, 1936 --> 22, 1428 --> 15, 234 --> 1, 920 --> 7, 452 --> 5, 444 --> 2, 1526 --> 18, 642 --> 6, 420 --> 2, 1030 --> 9, 404 --> 2, 594 --> 5, 970 --> 10, 190 --> 1, 372 --> 4 )
[LOG] Average clause size reduction: 170.833 --> 1.55556 (184.5 --> 0.75, 215.111 --> 2.44444, 204 --> 2.14286, 117 --> 0.5, 184 --> 1.4, 150.667 --> 1.66667, 148 --> 0.666667, 190.75 --> 2.25, 160.5 --> 1.5, 140 --> 0.666667, 171.667 --> 1.5, 134.667 --> 0.666667, 148.5 --> 1.25, 161.667 --> 1.66667, 95 --> 0.5, 124 --> 1.33333 )
[LOG] Overall execution time: 0.04 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.22 sec (Real time) / 0.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 263 48 2 1 213
Raw AIGER output size: aag 387 32 2 1 343
=====================  add18n.aag =====================
[LOG] Relation determinization time: 0.08 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 154 new AND gates.
[LOG] Size before ABC: 401 AND gates.
[LOG] Size after ABC: 140 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.08/0 sec (0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec )
[LOG] Nr of iterations: 84 (3, 4, 7, 2, 12, 6, 5, 2, 4, 6, 3, 2, 5, 3, 4, 8, 4, 4 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 21872 --> 156 (728 --> 4, 1080 --> 7, 2136 --> 12, 352 --> 1, 3828 --> 35, 1720 --> 10, 1360 --> 8, 336 --> 1, 996 --> 7, 1640 --> 11, 648 --> 3, 320 --> 1, 1264 --> 10, 624 --> 4, 924 --> 9, 2128 --> 18, 900 --> 6, 888 --> 9 )
[LOG] Average clause size reduction: 260.381 --> 1.85714 (242.667 --> 1.33333, 270 --> 1.75, 305.143 --> 1.71429, 176 --> 0.5, 319 --> 2.91667, 286.667 --> 1.66667, 272 --> 1.6, 168 --> 0.5, 249 --> 1.75, 273.333 --> 1.83333, 216 --> 1, 160 --> 0.5, 252.8 --> 2, 208 --> 1.33333, 231 --> 2.25, 266 --> 2.25, 225 --> 1.5, 222 --> 2.25 )
[LOG] Overall execution time: 0.08 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.74 sec (Real time) / 0.24 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC-Model-checking: 1
IC3-Model-checking: 1
Raw AIGER input size: aag 383 54 2 1 327
Raw AIGER output size: aag 523 36 2 1 481
=====================  add18y.aag =====================
[LOG] Relation determinization time: 0.05 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 152 new AND gates.
[LOG] Size before ABC: 262 AND gates.
[LOG] Size after ABC: 137 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec )
[LOG] Nr of iterations: 71 (3, 7, 6, 6, 3, 3, 4, 3, 2, 2, 3, 5, 7, 4, 2, 5, 2, 4 )
[LOG] Total clause computation time: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.02/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 13078 --> 107 (556 --> 2, 1644 --> 17, 1350 --> 9, 1330 --> 13, 524 --> 3, 516 --> 2, 762 --> 7, 500 --> 3, 246 --> 1, 242 --> 1, 476 --> 3, 936 --> 10, 1380 --> 17, 678 --> 5, 222 --> 1, 872 --> 8, 214 --> 1, 630 --> 4 )
[LOG] Average clause size reduction: 184.197 --> 1.50704 (185.333 --> 0.666667, 234.857 --> 2.42857, 225 --> 1.5, 221.667 --> 2.16667, 174.667 --> 1, 172 --> 0.666667, 190.5 --> 1.75, 166.667 --> 1, 123 --> 0.5, 121 --> 0.5, 158.667 --> 1, 187.2 --> 2, 197.143 --> 2.42857, 169.5 --> 1.25, 111 --> 0.5, 174.4 --> 1.6, 107 --> 0.5, 157.5 --> 1 )
[LOG] Overall execution time: 0.05 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.28 sec (Real time) / 0.22 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC-Model-checking: 1
IC3-Model-checking: 1
Raw AIGER input size: aag 297 54 2 1 241
Raw AIGER output size: aag 434 36 2 1 393
=====================  add20n.aag =====================
[LOG] Relation determinization time: 0.09 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 183 new AND gates.
[LOG] Size before ABC: 390 AND gates.
[LOG] Size after ABC: 165 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.07/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 75 (2, 2, 2, 4, 3, 7, 5, 2, 3, 4, 2, 9, 2, 3, 7, 2, 3, 7, 3, 3 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 20062 --> 114 (406 --> 1, 402 --> 1, 398 --> 1, 1182 --> 7, 780 --> 3, 2316 --> 15, 1528 --> 8, 378 --> 1, 748 --> 3, 1110 --> 7, 366 --> 1, 2896 --> 18, 358 --> 1, 708 --> 4, 2100 --> 16, 346 --> 1, 684 --> 4, 2028 --> 13, 668 --> 5, 660 --> 4 )
[LOG] Average clause size reduction: 267.493 --> 1.52 (203 --> 0.5, 201 --> 0.5, 199 --> 0.5, 295.5 --> 1.75, 260 --> 1, 330.857 --> 2.14286, 305.6 --> 1.6, 189 --> 0.5, 249.333 --> 1, 277.5 --> 1.75, 183 --> 0.5, 321.778 --> 2, 179 --> 0.5, 236 --> 1.33333, 300 --> 2.28571, 173 --> 0.5, 228 --> 1.33333, 289.714 --> 1.85714, 222.667 --> 1.66667, 220 --> 1.33333 )
[LOG] Overall execution time: 0.09 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.30 sec (Real time) / 0.24 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC-Model-checking: 1
IC3-Model-checking: 1
Raw AIGER input size: aag 427 60 2 1 365
Raw AIGER output size: aag 592 40 2 1 548
=====================  add20y.aag =====================
[LOG] Relation determinization time: 0.07 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 169 new AND gates.
[LOG] Size before ABC: 296 AND gates.
[LOG] Size after ABC: 157 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 73 (3, 2, 3, 2, 3, 6, 2, 3, 2, 2, 8, 2, 5, 5, 5, 5, 6, 4, 3, 2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.02/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 14186 --> 114 (620 --> 2, 306 --> 1, 604 --> 2, 298 --> 1, 588 --> 3, 1450 --> 13, 286 --> 1, 564 --> 5, 278 --> 1, 274 --> 1, 1890 --> 22, 266 --> 1, 1048 --> 11, 1032 --> 8, 1016 --> 8, 1000 --> 9, 1230 --> 15, 726 --> 7, 476 --> 2, 234 --> 1 )
[LOG] Average clause size reduction: 194.329 --> 1.56164 (206.667 --> 0.666667, 153 --> 0.5, 201.333 --> 0.666667, 149 --> 0.5, 196 --> 1, 241.667 --> 2.16667, 143 --> 0.5, 188 --> 1.66667, 139 --> 0.5, 137 --> 0.5, 236.25 --> 2.75, 133 --> 0.5, 209.6 --> 2.2, 206.4 --> 1.6, 203.2 --> 1.6, 200 --> 1.8, 205 --> 2.5, 181.5 --> 1.75, 158.667 --> 0.666667, 117 --> 0.5 )
[LOG] Overall execution time: 0.07 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.27 sec (Real time) / 0.22 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC-Model-checking: 1
IC3-Model-checking: 1
Raw AIGER input size: aag 331 60 2 1 269
Raw AIGER output size: aag 488 40 2 1 438
=====================  cnt2n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.24 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 35 2 3 1 30
Raw AIGER output size: aag 35 1 3 1 31
=====================  cnt2y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.23 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 16 2 3 1 11
Raw AIGER output size: aag 16 1 3 1 12
=====================  cnt3n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 51 2 4 1 45
Raw AIGER output size: aag 51 1 4 1 46
=====================  cnt3y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 23 2 4 1 17
Raw AIGER output size: aag 23 1 4 1 18
=====================  cnt4n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 67 2 5 1 60
Raw AIGER output size: aag 67 1 5 1 61
=====================  cnt4y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 30 2 5 1 23
Raw AIGER output size: aag 30 1 5 1 24
=====================  cnt5n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 83 2 6 1 75
Raw AIGER output size: aag 83 1 6 1 76
=====================  cnt5y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 37 2 6 1 29
Raw AIGER output size: aag 37 1 6 1 30
=====================  cnt6n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 99 2 7 1 90
Raw AIGER output size: aag 99 1 7 1 91
=====================  cnt6y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 44 2 7 1 35
Raw AIGER output size: aag 44 1 7 1 36
=====================  cnt7n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 115 2 8 1 105
Raw AIGER output size: aag 115 1 8 1 106
=====================  cnt7y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 51 2 8 1 41
Raw AIGER output size: aag 51 1 8 1 42
=====================  cnt8n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.16 sec (Real time) / 0.16 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 131 2 9 1 120
Raw AIGER output size: aag 131 1 9 1 121
=====================  cnt8y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.13 sec (Real time) / 0.11 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 58 2 9 1 47
Raw AIGER output size: aag 58 1 9 1 48
=====================  cnt9n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.57 sec (Real time) / 0.55 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 147 2 10 1 135
Raw AIGER output size: aag 147 1 10 1 136
=====================  cnt9y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.33 sec (Real time) / 0.31 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 65 2 10 1 53
Raw AIGER output size: aag 65 1 10 1 54
=====================  cnt10n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.68 sec (Real time) / 1.62 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 163 2 11 1 150
Raw AIGER output size: aag 163 1 11 1 151
=====================  cnt10y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.18 sec (Real time) / 1.10 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 72 2 11 1 59
Raw AIGER output size: aag 72 1 11 1 60
=====================  cnt11n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 6.45 sec (Real time) / 6.28 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 179 2 12 1 165
Raw AIGER output size: aag 179 1 12 1 166
=====================  cnt11y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 4.21 sec (Real time) / 4.11 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 79 2 12 1 65
Raw AIGER output size: aag 79 1 12 1 66
=====================  cnt15n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1116.65 sec (Real time) / 1109.44 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 243 2 16 1 225
Raw AIGER output size: aag 243 1 16 1 226
=====================  cnt15y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1840.10 sec (Real time) / 1830.43 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 107 2 16 1 89
Raw AIGER output size: aag 107 1 16 1 90
=====================  cnt20n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.11 sec (Real time) / 1.07 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 323 2 21 1 300
Raw AIGER output size: aag 323 1 21 1 301
=====================  cnt20y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
Command terminated by signal 9
IC3 Model-checking time: 10000.19 sec (Real time) / 9969.03 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 142 2 21 1 119
Raw AIGER output size: aag 142 1 21 1 120
=====================  cnt25n.aag =====================
[LOG] Relation determinization time: 0.01 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.01 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 2.11 sec (Real time) / 2.06 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 403 2 26 1 375
Raw AIGER output size: aag 403 1 26 1 376
=====================  cnt25y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
Command terminated by signal 9
IC3 Model-checking time: 10000.16 sec (Real time) / 9968.18 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 177 2 26 1 149
Raw AIGER output size: aag 177 1 26 1 150
=====================  cnt30n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 984.29 sec (Real time) / 978.38 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 483 2 31 1 450
Raw AIGER output size: aag 483 1 31 1 451
=====================  cnt30y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
Command terminated by signal 9
IC3 Model-checking time: 10000.16 sec (Real time) / 9971.99 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 212 2 31 1 179
Raw AIGER output size: aag 212 1 31 1 180
=====================  mv2n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.21 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 24 2 3 1 19
Raw AIGER output size: aag 24 1 3 1 20
=====================  mv2y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 18 2 3 1 13
Raw AIGER output size: aag 18 1 3 1 14
=====================  mvs2n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.22 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 31 2 3 1 26
Raw AIGER output size: aag 31 1 3 1 27
=====================  mvs2y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.21 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 15 2 3 1 10
Raw AIGER output size: aag 15 1 3 1 11
=====================  mv4n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 6 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 5 (3, 1, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 128 --> 4 (128 --> 4, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 25.6 --> 0.8 (42.6667 --> 1.33333, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 80 6 5 1 69
Raw AIGER output size: aag 80 3 5 1 72
=====================  mv4y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 6 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 5 (3, 1, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 66 --> 4 (66 --> 4, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 13.2 --> 0.8 (22 --> 1.33333, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 52 6 5 1 41
Raw AIGER output size: aag 52 3 5 1 44
=====================  mvs4n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 6 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 5 (3, 1, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 72 --> 4 (72 --> 4, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 14.4 --> 0.8 (24 --> 1.33333, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 69 6 5 1 58
Raw AIGER output size: aag 69 3 5 1 61
=====================  mvs4y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 6 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 5 (3, 1, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 40 --> 4 (40 --> 4, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 8 --> 0.8 (13.3333 --> 1.33333, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 37 6 5 1 26
Raw AIGER output size: aag 37 3 5 1 29
=====================  mv8n.aag =====================
[LOG] Relation determinization time: 0.02 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 198 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.02/0 sec (0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec )
[LOG] Nr of iterations: 39 (33, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.01/0 sec (0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 4864 --> 192 (4864 --> 192, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 124.718 --> 4.92308 (147.394 --> 5.81818, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.02 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.50 sec (Real time) / 0.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 192 14 9 1 169
Raw AIGER output size: aag 192 7 9 1 176
=====================  mv8y.aag =====================
[LOG] Relation determinization time: 0.02 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 198 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.01/0 sec (0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 39 (33, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.01/0 sec (0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 2336 --> 192 (2336 --> 192, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 59.8974 --> 4.92308 (70.7879 --> 5.81818, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.02 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.21 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 120 14 9 1 97
Raw AIGER output size: aag 120 7 9 1 104
=====================  mvs8n.aag =====================
[LOG] Relation determinization time: 0.01 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 198 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 39 (33, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 2432 --> 192 (2432 --> 192, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 62.359 --> 4.92308 (73.697 --> 5.81818, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.01 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 145 14 9 1 122
Raw AIGER output size: aag 145 7 9 1 129
=====================  mvs8y.aag =====================
[LOG] Relation determinization time: 0.01 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 198 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 39 (33, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 1280 --> 192 (1280 --> 192, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 32.8205 --> 4.92308 (38.7879 --> 5.81818, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.01 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 81 14 9 1 58
Raw AIGER output size: aag 81 7 9 1 65
=====================  mv12n.aag =====================
[LOG] Relation determinization time: 0.43 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 5130 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.43/1 sec (0.28/1 sec, 0.03/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec )
[LOG] Nr of iterations: 523 (513, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.05/0 sec (0.02/0.02 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.26/1 sec (0.26/0.26 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 122880 --> 5120 (122880 --> 5120, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 234.952 --> 9.78967 (239.532 --> 9.98051, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.43 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.62 sec (Real time) / 0.55 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 304 22 13 1 269
Raw AIGER output size: aag 304 11 13 1 280
=====================  mv12y.aag =====================
[LOG] Relation determinization time: 0.4 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 5130 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.37/1 sec (0.25/0 sec, 0.03/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/1 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 523 (513, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.04/1 sec (0.01/0.01 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.24/0 sec (0.24/0.24 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 57856 --> 5120 (57856 --> 5120, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 110.623 --> 9.78967 (112.78 --> 9.98051, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.4 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.59 sec (Real time) / 0.52 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 188 22 13 1 153
Raw AIGER output size: aag 188 11 13 1 164
=====================  mvs12n.aag =====================
[LOG] Relation determinization time: 0.35 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 5130 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.33/0 sec (0.2/0 sec, 0.03/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 523 (513, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.06/0 sec (0.03/0.03 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.17/0 sec (0.17/0.17 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 59392 --> 5120 (59392 --> 5120, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 113.56 --> 9.78967 (115.774 --> 9.98051, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.35 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.54 sec (Real time) / 0.47 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 221 22 13 1 186
Raw AIGER output size: aag 221 11 13 1 197
=====================  mvs12y.aag =====================
[LOG] Relation determinization time: 0.24 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 5130 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.22/1 sec (0.1/1 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 523 (513, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.04/0 sec (0.02/0.02 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.08/1 sec (0.08/0.08 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 30720 --> 5120 (30720 --> 5120, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 58.738 --> 9.78967 (59.883 --> 9.98051, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.24 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.44 sec (Real time) / 0.36 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 125 22 13 1 90
Raw AIGER output size: aag 125 11 13 1 101
=====================  mv16n.aag =====================
[LOG] Relation determinization time: 18.04 sec CPU time.
[LOG] Relation determinization time: 18 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 114702 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 17.23/17 sec (8.48/9 sec, 1.8/1 sec, 2.51/3 sec, 0.65/1 sec, 0.41/0 sec, 0.35/0 sec, 0.36/1 sec, 0.32/0 sec, 0.34/1 sec, 0.34/0 sec, 0.31/0 sec, 0.35/1 sec, 0.34/0 sec, 0.34/0 sec, 0.33/0 sec )
[LOG] Nr of iterations: 8207 (8193, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 5.12/5 sec (0.86/0.86 sec, 1.52/1.52 sec, 2.21/2.21 sec, 0.32/0.32 sec, 0.08/0.08 sec, 0.04/0.04 sec, 0.03/0.03 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 7.48/7 sec (7.48/7.48 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 2686976 --> 114688 (2686976 --> 114688, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 327.401 --> 13.9744 (327.96 --> 13.9983, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 18.04 sec CPU time.
[LOG] Overall execution time: 18 sec real time.
Synthesis time: 18.28 sec (Real time) / 18.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 416 30 17 1 369
Raw AIGER output size: aag 416 15 17 1 384
=====================  mv16y.aag =====================
[LOG] Relation determinization time: 22.87 sec CPU time.
[LOG] Relation determinization time: 24 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 114702 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 22.12/23 sec (6.3/7 sec, 9.66/9 sec, 1.77/2 sec, 0.64/1 sec, 0.35/0 sec, 0.33/1 sec, 0.33/0 sec, 0.32/0 sec, 0.31/1 sec, 0.31/0 sec, 0.4/1 sec, 0.38/0 sec, 0.35/0 sec, 0.34/1 sec, 0.33/0 sec )
[LOG] Nr of iterations: 8207 (8193, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 11.94/10 sec (0.63/0.63 sec, 9.38/9.38 sec, 1.4/1.4 sec, 0.35/0.35 sec, 0.07/0.07 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec )
[LOG] Total clause minimization time: 5.57/7 sec (5.57/5.57 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 1253376 --> 114688 (1253376 --> 114688, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 152.72 --> 13.9744 (152.981 --> 13.9983, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 22.87 sec CPU time.
[LOG] Overall execution time: 24 sec real time.
Synthesis time: 23.11 sec (Real time) / 22.87 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 256 30 17 1 209
Raw AIGER output size: aag 256 15 17 1 224
=====================  mvs16n.aag =====================
[LOG] Relation determinization time: 21.31 sec CPU time.
[LOG] Relation determinization time: 21 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 114702 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 20.45/20 sec (6.02/6 sec, 8.16/8 sec, 1.83/2 sec, 0.65/0 sec, 0.44/1 sec, 0.36/0 sec, 0.34/1 sec, 0.3/0 sec, 0.33/0 sec, 0.34/0 sec, 0.31/0 sec, 0.34/1 sec, 0.33/0 sec, 0.35/0 sec, 0.35/1 sec )
[LOG] Nr of iterations: 8207 (8193, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 10.45/11 sec (0.53/0.53 sec, 7.87/7.87 sec, 1.47/1.47 sec, 0.32/0.32 sec, 0.11/0.11 sec, 0.04/0.04 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec )
[LOG] Total clause minimization time: 5.35/5 sec (5.35/5.35 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 1277952 --> 114688 (1277952 --> 114688, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 155.715 --> 13.9744 (155.981 --> 13.9983, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 21.31 sec CPU time.
[LOG] Overall execution time: 21 sec real time.
Synthesis time: 21.53 sec (Real time) / 21.34 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 297 30 17 1 250
Raw AIGER output size: aag 297 15 17 1 265
=====================  mvs16y.aag =====================
[LOG] Relation determinization time: 16.98 sec CPU time.
[LOG] Relation determinization time: 17 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 114702 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 16.25/16 sec (3.1/3 sec, 7.03/7 sec, 1.71/2 sec, 0.66/1 sec, 0.38/0 sec, 0.36/1 sec, 0.35/0 sec, 0.33/0 sec, 0.33/0 sec, 0.36/0 sec, 0.33/1 sec, 0.33/0 sec, 0.33/0 sec, 0.33/1 sec, 0.32/0 sec )
[LOG] Nr of iterations: 8207 (8193, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 9.14/7 sec (0.44/0.44 sec, 6.75/6.75 sec, 1.37/1.37 sec, 0.36/0.36 sec, 0.08/0.08 sec, 0.04/0.04 sec, 0.03/0.03 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec )
[LOG] Total clause minimization time: 2.52/2 sec (2.52/2.52 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 655360 --> 114688 (655360 --> 114688, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 79.8538 --> 13.9744 (79.9902 --> 13.9983, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 16.98 sec CPU time.
[LOG] Overall execution time: 17 sec real time.
Synthesis time: 17.18 sec (Real time) / 17.02 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 169 30 17 1 122
Raw AIGER output size: aag 169 15 17 1 137
=====================  mvs18n.aag =====================
[LOG] Relation determinization time: 983.56 sec CPU time.
[LOG] Relation determinization time: 984 sec real time.
[LOG] Final circuit size: 17 new AND gates.
[LOG] Size before ABC: 524304 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 973.44/968 sec (25.2/25 sec, 741.83/742 sec, 174.92/175 sec, 9.3/9 sec, 4.56/4 sec, 2.03/2 sec, 1.6/1 sec, 1.47/1 sec, 1.42/1 sec, 1.44/1 sec, 1.35/1 sec, 1.38/1 sec, 1.37/1 sec, 1.36/1 sec, 1.41/1 sec, 1.39/1 sec, 1.41/1 sec )
[LOG] Nr of iterations: 32785 (32769, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 931.78/931 sec (4.94/4.94 sec, 740.61/740.61 sec, 173.47/173.47 sec, 7.94/7.94 sec, 3.21/3.21 sec, 0.65/0.65 sec, 0.26/0.26 sec, 0.11/0.11 sec, 0.11/0.11 sec, 0.08/0.08 sec, 0.07/0.07 sec, 0.07/0.07 sec, 0.06/0.06 sec, 0.06/0.06 sec, 0.04/0.04 sec, 0.05/0.05 sec, 0.05/0.05 sec )
[LOG] Total clause minimization time: 19.64/19 sec (19.64/19.64 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 5767168 --> 524288 (5767168 --> 524288, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 175.909 --> 15.9917 (175.995 --> 15.9995, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 983.56 sec CPU time.
[LOG] Overall execution time: 984 sec real time.
Synthesis time: 983.97 sec (Real time) / 982.28 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 335 34 19 1 282
Raw AIGER output size: aag 335 17 19 1 299
=====================  mvs18y.aag =====================
[LOG] Relation determinization time: 1208.45 sec CPU time.
[LOG] Relation determinization time: 1209 sec real time.
[LOG] Final circuit size: 17 new AND gates.
[LOG] Size before ABC: 524304 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 1198.19/1198 sec (17.09/17 sec, 1037.03/1037 sec, 92.62/93 sec, 30.32/30 sec, 3.09/3 sec, 2.08/2 sec, 1.56/2 sec, 1.5/2 sec, 1.48/2 sec, 1.47/2 sec, 1.44/2 sec, 1.45/1 sec, 1.43/1 sec, 1.45/1 sec, 1.42/1 sec, 1.42/1 sec, 1.34/1 sec )
[LOG] Nr of iterations: 32785 (32769, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 1162.55/1165 sec (3.61/3.61 sec, 1035.52/1035.52 sec, 91.18/91.18 sec, 28.96/28.96 sec, 1.73/1.73 sec, 0.71/0.71 sec, 0.19/0.19 sec, 0.12/0.12 sec, 0.09/0.09 sec, 0.09/0.09 sec, 0.07/0.07 sec, 0.06/0.06 sec, 0.06/0.06 sec, 0.06/0.06 sec, 0.05/0.05 sec, 0.05/0.05 sec, 0/0 sec )
[LOG] Total clause minimization time: 12.78/10 sec (12.78/12.78 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 2949120 --> 524288 (2949120 --> 524288, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 89.9533 --> 15.9917 (89.9973 --> 15.9995, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 1208.45 sec CPU time.
[LOG] Overall execution time: 1209 sec real time.
Synthesis time: 1208.90 sec (Real time) / 1206.61 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 191 34 19 1 138
Raw AIGER output size: aag 191 17 19 1 155
=====================  mv20n.aag =====================
Command terminated by signal 9
Synthesis time: 10000.35 sec (Real time) / 9993.40 sec (User CPU time)
Timeout: 1
=====================  mv20y.aag =====================
Command terminated by signal 6
Synthesis time: 6300.80 sec (Real time) / 6294.09 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 134)
=====================  mvs20n.aag =====================
=====================  mvs20y.aag =====================
Command terminated by signal 6
Synthesis time: 9436.37 sec (Real time) / 9429.37 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 134)
=====================  mvs22n.aag =====================
=====================  mvs22y.aag =====================
Command terminated by signal 6
Synthesis time: 3108.04 sec (Real time) / 3099.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 134)
=====================  mvs24n.aag =====================
=====================  mvs24y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.04 sec (Real time) / 9994.74 sec (User CPU time)
Timeout: 1
=====================  mvs28n.aag =====================
=====================  mvs28y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.05 sec (Real time) / 9994.00 sec (User CPU time)
Timeout: 1
=====================  mult2.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 8 new AND gates.
[LOG] Size before ABC: 16 AND gates.
[LOG] Size after ABC: 8 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 12 (3, 2, 3, 4 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 147 --> 8 (50 --> 2, 21 --> 1, 34 --> 2, 42 --> 3 )
[LOG] Average clause size reduction: 12.25 --> 0.666667 (16.6667 --> 0.666667, 10.5 --> 0.5, 11.3333 --> 0.666667, 10.5 --> 0.75 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 32 8 0 1 24
Raw AIGER output size: aag 40 4 0 1 32
=====================  mult4.aag =====================
[LOG] Relation determinization time: 0.01 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 104 new AND gates.
[LOG] Size before ABC: 155 AND gates.
[LOG] Size after ABC: 102 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec )
[LOG] Nr of iterations: 36 (5, 2, 6, 3, 9, 2, 4, 5 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 3367 --> 62 (548 --> 6, 133 --> 1, 645 --> 17, 242 --> 3, 936 --> 21, 112 --> 1, 327 --> 7, 424 --> 6 )
[LOG] Average clause size reduction: 93.5278 --> 1.72222 (109.6 --> 1.2, 66.5 --> 0.5, 107.5 --> 2.83333, 80.6667 --> 1, 104 --> 2.33333, 56 --> 0.5, 81.75 --> 1.75, 84.8 --> 1.2 )
[LOG] Overall execution time: 0.01 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.28 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 144 16 0 1 128
Raw AIGER output size: aag 246 8 0 1 232
=====================  mult5.aag =====================
[LOG] Relation determinization time: 0.06 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 234 new AND gates.
[LOG] Size before ABC: 457 AND gates.
[LOG] Size after ABC: 233 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.05/0 sec (0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 80 (2, 9, 6, 10, 16, 2, 4, 10, 6, 15 )
[LOG] Total clause computation time: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.02/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec )
[LOG] Total clause size reduction: 14428 --> 272 (228 --> 1, 1800 --> 33, 1100 --> 15, 1944 --> 37, 3165 --> 66, 204 --> 1, 603 --> 13, 1773 --> 43, 965 --> 13, 2646 --> 50 )
[LOG] Average clause size reduction: 180.35 --> 3.4 (114 --> 0.5, 200 --> 3.66667, 183.333 --> 2.5, 194.4 --> 3.7, 197.812 --> 4.125, 102 --> 0.5, 150.75 --> 3.25, 177.3 --> 4.3, 160.833 --> 2.16667, 176.4 --> 3.33333 )
[LOG] Overall execution time: 0.06 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.32 sec (Real time) / 0.23 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.14 sec (Real time) / 0.14 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.12 sec (Real time) / 0.12 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 237 20 0 1 217
Raw AIGER output size: aag 470 10 0 1 451
=====================  mult6.aag =====================
[LOG] Relation determinization time: 0.08 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 295 new AND gates.
[LOG] Size before ABC: 613 AND gates.
[LOG] Size after ABC: 288 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.08/0 sec (0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.02/0 sec )
[LOG] Nr of iterations: 87 (16, 7, 5, 7, 8, 3, 3, 8, 3, 10, 2, 15 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.04/0 sec (0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec )
[LOG] Total clause size reduction: 23578 --> 338 (5070 --> 61, 2004 --> 30, 1320 --> 19, 1956 --> 25, 2247 --> 33, 628 --> 5, 622 --> 2, 2149 --> 51, 604 --> 6, 2655 --> 44, 291 --> 1, 4032 --> 61 )
[LOG] Average clause size reduction: 271.011 --> 3.88506 (316.875 --> 3.8125, 286.286 --> 4.28571, 264 --> 3.8, 279.429 --> 3.57143, 280.875 --> 4.125, 209.333 --> 1.66667, 207.333 --> 0.666667, 268.625 --> 6.375, 201.333 --> 2, 265.5 --> 4.4, 145.5 --> 0.5, 268.8 --> 4.06667 )
[LOG] Overall execution time: 0.08 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.37 sec (Real time) / 0.28 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.36 sec (Real time) / 0.34 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.91 sec (Real time) / 0.91 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 346 24 0 1 322
Raw AIGER output size: aag 634 12 0 1 617
=====================  mult7.aag =====================
[LOG] Relation determinization time: 0.35 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 955 new AND gates.
[LOG] Size before ABC: 1445 AND gates.
[LOG] Size after ABC: 953 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.34/0 sec (0.01/0 sec, 0.02/0 sec, 0.03/0 sec, 0.02/0 sec, 0.02/0 sec, 0.03/0 sec, 0.01/0 sec, 0.09/0 sec, 0.02/0 sec, 0.03/0 sec, 0/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec )
[LOG] Nr of iterations: 186 (6, 15, 28, 11, 13, 18, 3, 39, 9, 7, 3, 6, 18, 10 )
[LOG] Total clause computation time: 0.04/0 sec (0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.02/0.02 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.25/0 sec (0.01/0.01 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0/0 sec, 0.07/0.07 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.01/0.01 sec )
[LOG] Total clause size reduction: 77018 --> 1037 (2375 --> 32, 6608 --> 73, 12609 --> 155, 4630 --> 65, 5496 --> 80, 7667 --> 109, 896 --> 2, 16872 --> 275, 3488 --> 41, 2574 --> 46, 852 --> 2, 2110 --> 30, 7106 --> 76, 3735 --> 51 )
[LOG] Average clause size reduction: 414.075 --> 5.57527 (395.833 --> 5.33333, 440.533 --> 4.86667, 450.321 --> 5.53571, 420.909 --> 5.90909, 422.769 --> 6.15385, 425.944 --> 6.05556, 298.667 --> 0.666667, 432.615 --> 7.05128, 387.556 --> 4.55556, 367.714 --> 6.57143, 284 --> 0.666667, 351.667 --> 5, 394.778 --> 4.22222, 373.5 --> 5.1 )
[LOG] Overall execution time: 0.35 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.76 sec (Real time) / 0.64 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 2.56 sec (Real time) / 2.50 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 7.68 sec (Real time) / 7.66 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 483 28 0 1 455
Raw AIGER output size: aag 1436 14 0 1 1410
=====================  mult8.aag =====================
[LOG] Relation determinization time: 0.7 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1570 new AND gates.
[LOG] Size before ABC: 1959 AND gates.
[LOG] Size after ABC: 1567 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.69/1 sec (0/0 sec, 0.01/0 sec, 0.01/0 sec, 0.04/0 sec, 0/0 sec, 0.02/0 sec, 0.01/0 sec, 0.03/0 sec, 0.12/0 sec, 0.04/0 sec, 0.01/0 sec, 0.09/0 sec, 0.07/0 sec, 0.11/0 sec, 0.09/1 sec, 0.04/0 sec )
[LOG] Nr of iterations: 241 (5, 4, 4, 24, 4, 6, 4, 9, 33, 13, 6, 20, 25, 34, 31, 19 )
[LOG] Total clause computation time: 0.08/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.03/0.03 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.55/1 sec (0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.04/0.04 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.02/0.02 sec, 0.09/0.09 sec, 0.04/0.04 sec, 0.01/0.01 sec, 0.08/0.08 sec, 0.05/0.05 sec, 0.08/0.08 sec, 0.08/0.08 sec, 0.03/0.03 sec )
[LOG] Total clause size reduction: 130887 --> 1412 (2512 --> 15, 1869 --> 17, 1857 --> 6, 14168 --> 148, 1833 --> 15, 3015 --> 35, 1800 --> 13, 4768 --> 52, 18912 --> 226, 7008 --> 90, 2905 --> 32, 10963 --> 144, 13728 --> 131, 18645 --> 208, 16860 --> 200, 10044 --> 80 )
[LOG] Average clause size reduction: 543.1 --> 5.85892 (502.4 --> 3, 467.25 --> 4.25, 464.25 --> 1.5, 590.333 --> 6.16667, 458.25 --> 3.75, 502.5 --> 5.83333, 450 --> 3.25, 529.778 --> 5.77778, 573.091 --> 6.84848, 539.077 --> 6.92308, 484.167 --> 5.33333, 548.15 --> 7.2, 549.12 --> 5.24, 548.382 --> 6.11765, 543.871 --> 6.45161, 528.632 --> 4.21053 )
[LOG] Overall execution time: 0.7 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.24 sec (Real time) / 1.08 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 10.61 sec (Real time) / 10.27 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 60.38 sec (Real time) / 60.36 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 636 32 0 1 604
Raw AIGER output size: aag 2203 16 0 1 2174
=====================  mult9.aag =====================
[LOG] Relation determinization time: 1.33 sec CPU time.
[LOG] Relation determinization time: 3 sec real time.
[LOG] Final circuit size: 2578 new AND gates.
[LOG] Size before ABC: 3230 AND gates.
[LOG] Size after ABC: 2578 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 1.29/2 sec (0.19/1 sec, 0.05/0 sec, 0/0 sec, 0.01/0 sec, 0.08/0 sec, 0.12/0 sec, 0.01/0 sec, 0.01/0 sec, 0.04/0 sec, 0.03/0 sec, 0.04/0 sec, 0.11/0 sec, 0.02/0 sec, 0.14/0 sec, 0.16/0 sec, 0.14/1 sec, 0.1/0 sec, 0.04/0 sec )
[LOG] Nr of iterations: 331 (74, 16, 2, 2, 24, 36, 4, 4, 12, 5, 8, 22, 3, 27, 33, 27, 19, 13 )
[LOG] Total clause computation time: 0.14/0 sec (0.03/0.03 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 1.07/2 sec (0.16/0.16 sec, 0.03/0.03 sec, 0/0 sec, 0.01/0.01 sec, 0.08/0.08 sec, 0.12/0.12 sec, 0/0 sec, 0.01/0.01 sec, 0.04/0.04 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.09/0.09 sec, 0.01/0.01 sec, 0.11/0.11 sec, 0.13/0.13 sec, 0.1/0.1 sec, 0.09/0.09 sec, 0.04/0.04 sec )
[LOG] Total clause size reduction: 233643 --> 2536 (57232 --> 600, 11685 --> 113, 775 --> 1, 771 --> 1, 17526 --> 207, 26530 --> 314, 2265 --> 19, 2253 --> 20, 8206 --> 89, 2956 --> 38, 5152 --> 51, 15372 --> 194, 1454 --> 12, 18720 --> 225, 22944 --> 275, 18538 --> 216, 12780 --> 106, 8484 --> 55 )
[LOG] Average clause size reduction: 705.87 --> 7.66163 (773.405 --> 8.10811, 730.312 --> 7.0625, 387.5 --> 0.5, 385.5 --> 0.5, 730.25 --> 8.625, 736.944 --> 8.72222, 566.25 --> 4.75, 563.25 --> 5, 683.833 --> 7.41667, 591.2 --> 7.6, 644 --> 6.375, 698.727 --> 8.81818, 484.667 --> 4, 693.333 --> 8.33333, 695.273 --> 8.33333, 686.593 --> 8, 672.632 --> 5.57895, 652.615 --> 4.23077 )
[LOG] Overall execution time: 1.33 sec CPU time.
[LOG] Overall execution time: 3 sec real time.
Synthesis time: 2.19 sec (Real time) / 1.98 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 19.75 sec (Real time) / 19.21 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 2223.28 sec (Real time) / 2223.07 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 795 36 0 1 759
Raw AIGER output size: aag 3373 18 0 1 3337
=====================  mult10.aag =====================
[LOG] Relation determinization time: 2.94 sec CPU time.
[LOG] Relation determinization time: 4 sec real time.
[LOG] Final circuit size: 3606 new AND gates.
[LOG] Size before ABC: 4149 AND gates.
[LOG] Size after ABC: 3605 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 2.88/3 sec (0.02/0 sec, 0.03/0 sec, 0.03/0 sec, 0.01/0 sec, 0.06/0 sec, 0.09/0 sec, 0/0 sec, 0.03/0 sec, 0.19/0 sec, 0.07/0 sec, 0.16/0 sec, 0.01/0 sec, 0.4/1 sec, 0.94/1 sec, 0.12/0 sec, 0.16/0 sec, 0.32/0 sec, 0.09/1 sec, 0.05/0 sec, 0.1/0 sec )
[LOG] Nr of iterations: 378 (5, 5, 10, 2, 14, 22, 2, 8, 26, 10, 27, 3, 44, 82, 12, 19, 39, 22, 7, 19 )
[LOG] Total clause computation time: 0.16/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.03/0.03 sec, 0/0 sec, 0.02/0.02 sec, 0/0 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.03/0.03 sec, 0.01/0.01 sec, 0/0 sec )
[LOG] Total clause minimization time: 2.51/3 sec (0.01/0.01 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0/0 sec, 0.05/0.05 sec, 0.07/0.07 sec, 0/0 sec, 0.03/0.03 sec, 0.15/0.15 sec, 0.06/0.06 sec, 0.13/0.13 sec, 0/0 sec, 0.36/0.36 sec, 0.91/0.91 sec, 0.1/0.1 sec, 0.15/0.15 sec, 0.29/0.29 sec, 0.05/0.05 sec, 0.03/0.03 sec, 0.08/0.08 sec )
[LOG] Total clause size reduction: 336361 --> 3259 (3968 --> 30, 3956 --> 34, 8865 --> 59, 981 --> 1, 12701 --> 105, 20391 --> 168, 968 --> 1, 6748 --> 67, 23975 --> 267, 8568 --> 84, 24674 --> 253, 1890 --> 3, 40420 --> 424, 75492 --> 870, 10219 --> 107, 16650 --> 136, 34960 --> 368, 19173 --> 131, 5454 --> 26, 16308 --> 125 )
[LOG] Average clause size reduction: 889.844 --> 8.62169 (793.6 --> 6, 791.2 --> 6.8, 886.5 --> 5.9, 490.5 --> 0.5, 907.214 --> 7.5, 926.864 --> 7.63636, 484 --> 0.5, 843.5 --> 8.375, 922.115 --> 10.2692, 856.8 --> 8.4, 913.852 --> 9.37037, 630 --> 1, 918.636 --> 9.63636, 920.634 --> 10.6098, 851.583 --> 8.91667, 876.316 --> 7.15789, 896.41 --> 9.4359, 871.5 --> 5.95455, 779.143 --> 3.71429, 858.316 --> 6.57895 )
[LOG] Overall execution time: 2.94 sec CPU time.
[LOG] Overall execution time: 4 sec real time.
Synthesis time: 4.24 sec (Real time) / 4.03 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 243.06 sec (Real time) / 240.10 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 5633.08 sec (Real time) / 5632.40 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1004 40 0 1 964
Raw AIGER output size: aag 4609 20 0 1 4570
=====================  mult11.aag =====================
[LOG] Relation determinization time: 2.55 sec CPU time.
[LOG] Relation determinization time: 4 sec real time.
[LOG] Final circuit size: 2922 new AND gates.
[LOG] Size before ABC: 3767 AND gates.
[LOG] Size after ABC: 2922 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 2.49/3 sec (0.03/0 sec, 0.12/0 sec, 0.07/0 sec, 0.03/0 sec, 0.16/0 sec, 0.06/0 sec, 0.02/0 sec, 0.31/1 sec, 0.03/0 sec, 0.05/0 sec, 0.05/0 sec, 0.16/0 sec, 0.01/0 sec, 0.1/0 sec, 0.04/0 sec, 0.18/0 sec, 0.14/1 sec, 0.21/0 sec, 0.25/0 sec, 0.2/0 sec, 0.24/0 sec, 0.03/1 sec )
[LOG] Nr of iterations: 314 (5, 29, 15, 4, 30, 10, 3, 46, 4, 6, 7, 18, 2, 8, 4, 16, 15, 17, 22, 24, 27, 2 )
[LOG] Total clause computation time: 0.22/0 sec (0.01/0.01 sec, 0.03/0.03 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.03/0.03 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.05/0.05 sec, 0.02/0.02 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 1.96/3 sec (0.01/0.01 sec, 0.08/0.08 sec, 0.06/0.06 sec, 0.02/0.02 sec, 0.14/0.14 sec, 0.04/0.04 sec, 0/0 sec, 0.27/0.27 sec, 0.01/0.01 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.15/0.15 sec, 0/0 sec, 0.09/0.09 sec, 0.02/0.02 sec, 0.15/0.15 sec, 0.1/0.1 sec, 0.19/0.19 sec, 0.18/0.18 sec, 0.16/0.16 sec, 0.22/0.22 sec, 0.01/0.01 sec )
[LOG] Total clause size reduction: 318369 --> 2740 (4560 --> 19, 31836 --> 220, 15848 --> 108, 3384 --> 28, 32480 --> 300, 10044 --> 93, 2226 --> 6, 49905 --> 492, 3309 --> 23, 5480 --> 45, 6558 --> 63, 18513 --> 212, 1084 --> 1, 7539 --> 85, 3222 --> 21, 16050 --> 136, 14896 --> 133, 16912 --> 167, 22134 --> 208, 24150 --> 179, 27196 --> 200, 1043 --> 1 )
[LOG] Average clause size reduction: 1013.91 --> 8.72611 (912 --> 3.8, 1097.79 --> 7.58621, 1056.53 --> 7.2, 846 --> 7, 1082.67 --> 10, 1004.4 --> 9.3, 742 --> 2, 1084.89 --> 10.6957, 827.25 --> 5.75, 913.333 --> 7.5, 936.857 --> 9, 1028.5 --> 11.7778, 542 --> 0.5, 942.375 --> 10.625, 805.5 --> 5.25, 1003.12 --> 8.5, 993.067 --> 8.86667, 994.824 --> 9.82353, 1006.09 --> 9.45455, 1006.25 --> 7.45833, 1007.26 --> 7.40741, 521.5 --> 0.5 )
[LOG] Overall execution time: 2.55 sec CPU time.
[LOG] Overall execution time: 4 sec real time.
Synthesis time: 3.76 sec (Real time) / 3.60 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC-Model-checking: 1
IC3-Model-checking: 1
Raw AIGER input size: aag 1151 44 0 1 1107
Raw AIGER output size: aag 4073 22 0 1 4029
=====================  mult12.aag =====================
[LOG] Relation determinization time: 4.54 sec CPU time.
[LOG] Relation determinization time: 6 sec real time.
[LOG] Final circuit size: 3645 new AND gates.
[LOG] Size before ABC: 4844 AND gates.
[LOG] Size after ABC: 3643 AND gates.
[LOG] Time for optimizing with ABC: 2 seconds.
[LOG] Total time for all control signals: 4.4/4 sec (0.04/0 sec, 0.18/0 sec, 0.04/0 sec, 0.08/0 sec, 0.02/0 sec, 0.09/0 sec, 0.11/0 sec, 0.03/0 sec, 0.04/0 sec, 0.03/1 sec, 1.12/1 sec, 0.06/0 sec, 0.11/0 sec, 0.05/0 sec, 0.29/0 sec, 0.3/0 sec, 0.77/1 sec, 0.08/0 sec, 0.2/1 sec, 0.09/0 sec, 0.06/0 sec, 0.17/0 sec, 0.05/0 sec, 0.39/0 sec )
[LOG] Nr of iterations: 349 (11, 34, 7, 14, 3, 12, 12, 5, 5, 5, 82, 6, 9, 5, 17, 16, 46, 4, 13, 6, 3, 13, 4, 17 )
[LOG] Total clause computation time: 0.39/0 sec (0.02/0.02 sec, 0.07/0.07 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.03/0.03 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0/0 sec, 0/0 sec, 0.02/0.02 sec, 0.08/0.08 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.03/0.03 sec, 0/0 sec, 0.03/0.03 sec )
[LOG] Total clause minimization time: 3.56/3 sec (0.01/0.01 sec, 0.1/0.1 sec, 0.02/0.02 sec, 0.06/0.06 sec, 0.01/0.01 sec, 0.06/0.06 sec, 0.07/0.07 sec, 0.01/0.01 sec, 0.03/0.03 sec, 0.02/0.02 sec, 1.07/1.07 sec, 0.04/0.04 sec, 0.08/0.08 sec, 0.03/0.03 sec, 0.27/0.27 sec, 0.25/0.25 sec, 0.67/0.67 sec, 0.06/0.06 sec, 0.16/0.16 sec, 0.05/0.05 sec, 0.02/0.02 sec, 0.12/0.12 sec, 0.02/0.02 sec, 0.33/0.33 sec )
[LOG] Total clause size reduction: 443501 --> 3557 (14150 --> 50, 46530 --> 292, 8442 --> 50, 18239 --> 113, 2788 --> 10, 15290 --> 94, 15257 --> 114, 5532 --> 20, 5516 --> 45, 5492 --> 44, 110970 --> 1135, 6830 --> 59, 10888 --> 120, 5416 --> 39, 21616 --> 212, 20205 --> 180, 60390 --> 578, 4005 --> 35, 15984 --> 141, 6640 --> 50, 2646 --> 16, 15792 --> 72, 3939 --> 4, 20944 --> 84 )
[LOG] Average clause size reduction: 1270.78 --> 10.192 (1286.36 --> 4.54545, 1368.53 --> 8.58824, 1206 --> 7.14286, 1302.79 --> 8.07143, 929.333 --> 3.33333, 1274.17 --> 7.83333, 1271.42 --> 9.5, 1106.4 --> 4, 1103.2 --> 9, 1098.4 --> 8.8, 1353.29 --> 13.8415, 1138.33 --> 9.83333, 1209.78 --> 13.3333, 1083.2 --> 7.8, 1271.53 --> 12.4706, 1262.81 --> 11.25, 1312.83 --> 12.5652, 1001.25 --> 8.75, 1229.54 --> 10.8462, 1106.67 --> 8.33333, 882 --> 5.33333, 1214.77 --> 5.53846, 984.75 --> 1, 1232 --> 4.94118 )
[LOG] Overall execution time: 4.54 sec CPU time.
[LOG] Overall execution time: 6 sec real time.
Synthesis time: 6.14 sec (Real time) / 5.90 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC-Model-checking: 1
IC3-Model-checking: 1
Raw AIGER input size: aag 1427 48 0 1 1379
Raw AIGER output size: aag 5070 24 0 1 5024
=====================  mult13.aag =====================
[LOG] Relation determinization time: 5.28 sec CPU time.
[LOG] Relation determinization time: 7 sec real time.
[LOG] Final circuit size: 4198 new AND gates.
[LOG] Size before ABC: 5039 AND gates.
[LOG] Size after ABC: 4196 AND gates.
[LOG] Time for optimizing with ABC: 2 seconds.
[LOG] Total time for all control signals: 5.16/4 sec (0.04/0 sec, 0.06/0 sec, 0.11/0 sec, 0.11/0 sec, 0.09/1 sec, 0.04/0 sec, 0.1/0 sec, 0.06/0 sec, 0.09/0 sec, 0.03/0 sec, 0.26/0 sec, 0.23/0 sec, 0.32/1 sec, 0.12/0 sec, 0.26/0 sec, 0.42/0 sec, 0.03/1 sec, 0.11/0 sec, 0.24/0 sec, 0.43/0 sec, 0.1/0 sec, 0.06/0 sec, 0.89/0 sec, 0.06/0 sec, 0.06/1 sec, 0.84/0 sec )
[LOG] Nr of iterations: 364 (9, 10, 18, 20, 10, 5, 14, 9, 10, 3, 22, 10, 23, 10, 15, 22, 2, 8, 16, 21, 7, 3, 59, 3, 3, 32 )
[LOG] Total clause computation time: 0.4/2 sec (0/0 sec, 0/0 sec, 0.02/0.02 sec, 0.04/0.04 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.04/0.04 sec, 0/0 sec, 0.04/0.04 sec, 0.01/0.01 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0/0 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.09/0.09 sec, 0/0 sec, 0.01/0.01 sec, 0.02/0.02 sec )
[LOG] Total clause minimization time: 4.17/1 sec (0.02/0.02 sec, 0.04/0.04 sec, 0.08/0.08 sec, 0.06/0.06 sec, 0.06/0.06 sec, 0.02/0.02 sec, 0.08/0.08 sec, 0.04/0.04 sec, 0.07/0.07 sec, 0.01/0.01 sec, 0.21/0.21 sec, 0.21/0.21 sec, 0.26/0.26 sec, 0.09/0.09 sec, 0.21/0.21 sec, 0.36/0.36 sec, 0/0 sec, 0.07/0.07 sec, 0.2/0.2 sec, 0.39/0.39 sec, 0.07/0.07 sec, 0.03/0.03 sec, 0.77/0.77 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.79/0.79 sec )
[LOG] Total clause size reduction: 506171 --> 3613 (12512 --> 39, 14049 --> 88, 26469 --> 152, 29507 --> 167, 13896 --> 88, 6160 --> 46, 19981 --> 129, 12264 --> 65, 13752 --> 84, 3040 --> 10, 31857 --> 281, 13617 --> 138, 33154 --> 299, 13500 --> 103, 20958 --> 204, 31353 --> 270, 1485 --> 1, 10346 --> 68, 22125 --> 174, 29420 --> 264, 8796 --> 58, 2918 --> 21, 84448 --> 596, 2904 --> 12, 2896 --> 14, 44764 --> 242 )
[LOG] Average clause size reduction: 1390.58 --> 9.92582 (1390.22 --> 4.33333, 1404.9 --> 8.8, 1470.5 --> 8.44444, 1475.35 --> 8.35, 1389.6 --> 8.8, 1232 --> 9.2, 1427.21 --> 9.21429, 1362.67 --> 7.22222, 1375.2 --> 8.4, 1013.33 --> 3.33333, 1448.05 --> 12.7727, 1361.7 --> 13.8, 1441.48 --> 13, 1350 --> 10.3, 1397.2 --> 13.6, 1425.14 --> 12.2727, 742.5 --> 0.5, 1293.25 --> 8.5, 1382.81 --> 10.875, 1400.95 --> 12.5714, 1256.57 --> 8.28571, 972.667 --> 7, 1431.32 --> 10.1017, 968 --> 4, 965.333 --> 4.66667, 1398.88 --> 7.5625 )
[LOG] Overall execution time: 5.28 sec CPU time.
[LOG] Overall execution time: 7 sec real time.
Synthesis time: 7.20 sec (Real time) / 6.92 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC-Model-checking: 1
IC3-Model-checking: 1
Raw AIGER input size: aag 1572 52 0 1 1520
Raw AIGER output size: aag 5768 26 0 1 5718
=====================  mult14.aag =====================
[LOG] Relation determinization time: 12.05 sec CPU time.
[LOG] Relation determinization time: 16 sec real time.
[LOG] Final circuit size: 6589 new AND gates.
[LOG] Size before ABC: 7934 AND gates.
[LOG] Size after ABC: 6588 AND gates.
[LOG] Time for optimizing with ABC: 4 seconds.
[LOG] Total time for all control signals: 11.87/12 sec (0.04/0 sec, 0.31/1 sec, 0.21/0 sec, 0.41/0 sec, 0.05/0 sec, 0.32/1 sec, 0.08/0 sec, 0.22/0 sec, 0.42/1 sec, 0.13/0 sec, 0.82/0 sec, 0.48/1 sec, 0.04/0 sec, 0.32/0 sec, 0.04/0 sec, 0.49/1 sec, 0.52/0 sec, 1.36/2 sec, 0.64/0 sec, 0.15/1 sec, 1.93/2 sec, 0.1/0 sec, 0.34/0 sec, 0.36/0 sec, 0.08/0 sec, 0.22/1 sec, 0.31/0 sec, 1.48/1 sec )
[LOG] Nr of iterations: 499 (5, 38, 19, 35, 4, 30, 7, 14, 27, 9, 41, 23, 2, 10, 2, 21, 18, 46, 21, 6, 54, 4, 16, 18, 4, 9, 3, 13 )
[LOG] Total clause computation time: 0.85/2 sec (0.02/0.02 sec, 0.03/0.03 sec, 0.04/0.04 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.04/0.04 sec, 0.05/0.05 sec, 0.03/0.03 sec, 0.05/0.05 sec, 0.01/0.01 sec, 0/0 sec, 0.02/0.02 sec, 0/0 sec, 0.02/0.02 sec, 0.04/0.04 sec, 0.07/0.07 sec, 0.05/0.05 sec, 0.02/0.02 sec, 0.09/0.09 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.05/0.05 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.07/0.07 sec )
[LOG] Total clause minimization time: 9.96/9 sec (0/0 sec, 0.27/0.27 sec, 0.15/0.15 sec, 0.36/0.36 sec, 0.01/0.01 sec, 0.29/0.29 sec, 0.05/0.05 sec, 0.16/0.16 sec, 0.34/0.34 sec, 0.07/0.07 sec, 0.74/0.74 sec, 0.43/0.43 sec, 0/0 sec, 0.27/0.27 sec, 0/0 sec, 0.44/0.44 sec, 0.45/0.45 sec, 1.24/1.24 sec, 0.55/0.55 sec, 0.09/0.09 sec, 1.77/1.77 sec, 0.03/0.03 sec, 0.26/0.26 sec, 0.25/0.25 sec, 0.01/0.01 sec, 0.14/0.14 sec, 0.24/0.24 sec, 1.35/1.35 sec )
[LOG] Total clause size reduction: 864832 --> 6190 (7584 --> 26, 70041 --> 361, 34002 --> 199, 64090 --> 425, 5622 --> 26, 54230 --> 364, 11202 --> 67, 24219 --> 189, 48282 --> 376, 14800 --> 110, 73880 --> 627, 40546 --> 338, 1837 --> 1, 16470 --> 145, 1827 --> 1, 36460 --> 292, 30906 --> 275, 81495 --> 673, 36160 --> 308, 9020 --> 47, 95347 --> 743, 5376 --> 26, 26835 --> 186, 30345 --> 194, 5340 --> 12, 14184 --> 95, 3540 --> 5, 21192 --> 79 )
[LOG] Average clause size reduction: 1733.13 --> 12.4048 (1516.8 --> 5.2, 1843.18 --> 9.5, 1789.58 --> 10.4737, 1831.14 --> 12.1429, 1405.5 --> 6.5, 1807.67 --> 12.1333, 1600.29 --> 9.57143, 1729.93 --> 13.5, 1788.22 --> 13.9259, 1644.44 --> 12.2222, 1801.95 --> 15.2927, 1762.87 --> 14.6957, 918.5 --> 0.5, 1647 --> 14.5, 913.5 --> 0.5, 1736.19 --> 13.9048, 1717 --> 15.2778, 1771.63 --> 14.6304, 1721.9 --> 14.6667, 1503.33 --> 7.83333, 1765.69 --> 13.7593, 1344 --> 6.5, 1677.19 --> 11.625, 1685.83 --> 10.7778, 1335 --> 3, 1576 --> 10.5556, 1180 --> 1.66667, 1630.15 --> 6.07692 )
[LOG] Overall execution time: 12.05 sec CPU time.
[LOG] Overall execution time: 16 sec real time.
Synthesis time: 16.02 sec (Real time) / 15.66 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC-Model-checking: 1
IC3-Model-checking: 1
Raw AIGER input size: aag 1904 56 0 1 1848
Raw AIGER output size: aag 8492 28 0 1 8437
=====================  mult15.aag =====================
[LOG] Relation determinization time: 13.88 sec CPU time.
[LOG] Relation determinization time: 19 sec real time.
[LOG] Final circuit size: 8264 new AND gates.
[LOG] Size before ABC: 9534 AND gates.
[LOG] Size after ABC: 8263 AND gates.
[LOG] Time for optimizing with ABC: 6 seconds.
[LOG] Total time for all control signals: 13.66/13 sec (0.05/0 sec, 0.27/0 sec, 0.48/0 sec, 0.84/1 sec, 1.43/2 sec, 0.22/0 sec, 0.06/0 sec, 0.81/1 sec, 0.05/0 sec, 0.41/0 sec, 0.16/0 sec, 0.22/1 sec, 0.78/0 sec, 0.29/1 sec, 0.49/0 sec, 0.12/0 sec, 0.76/1 sec, 0.2/0 sec, 0.16/0 sec, 1.01/1 sec, 0.24/1 sec, 1.18/1 sec, 0.15/0 sec, 0.26/0 sec, 0.69/1 sec, 0.71/1 sec, 0.58/0 sec, 0.08/0 sec, 0.13/1 sec, 0.83/0 sec )
[LOG] Nr of iterations: 596 (6, 25, 46, 66, 96, 16, 4, 39, 3, 18, 7, 11, 28, 12, 14, 4, 21, 6, 6, 22, 7, 33, 5, 9, 25, 32, 20, 2, 3, 10 )
[LOG] Total clause computation time: 1.21/1 sec (0.01/0.01 sec, 0.02/0.02 sec, 0.08/0.08 sec, 0.12/0.12 sec, 0.13/0.13 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.05/0.05 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.06/0.06 sec, 0.02/0.02 sec, 0.05/0.05 sec, 0.01/0.01 sec, 0.05/0.05 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.05/0.05 sec, 0/0 sec, 0.04/0.04 sec, 0.06/0.06 sec, 0.1/0.1 sec, 0.07/0.07 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.04/0.04 sec )
[LOG] Total clause minimization time: 11.06/9 sec (0.03/0.03 sec, 0.23/0.23 sec, 0.38/0.38 sec, 0.69/0.69 sec, 1.28/1.28 sec, 0.17/0.17 sec, 0.02/0.02 sec, 0.73/0.73 sec, 0/0 sec, 0.34/0.34 sec, 0.1/0.1 sec, 0.14/0.14 sec, 0.67/0.67 sec, 0.23/0.23 sec, 0.4/0.4 sec, 0.06/0.06 sec, 0.66/0.66 sec, 0.13/0.13 sec, 0.09/0.09 sec, 0.92/0.92 sec, 0.16/0.16 sec, 1.07/1.07 sec, 0.08/0.08 sec, 0.15/0.15 sec, 0.57/0.57 sec, 0.56/0.56 sec, 0.44/0.44 sec, 0/0 sec, 0.04/0.04 sec, 0.72/0.72 sec )
[LOG] Total clause size reduction: 1132062 --> 7644 (10270 --> 45, 49224 --> 271, 92115 --> 497, 132795 --> 789, 192945 --> 1288, 30405 --> 193, 6072 --> 15, 76760 --> 580, 4030 --> 3, 34119 --> 272, 12024 --> 85, 20000 --> 144, 53865 --> 488, 21868 --> 186, 25805 --> 216, 5943 --> 38, 39540 --> 323, 9850 --> 80, 9835 --> 74, 41223 --> 333, 11748 --> 90, 62432 --> 519, 7792 --> 55, 15552 --> 66, 46464 --> 339, 59799 --> 352, 36594 --> 246, 1922 --> 1, 3836 --> 10, 17235 --> 46 )
[LOG] Average clause size reduction: 1899.43 --> 12.8255 (1711.67 --> 7.5, 1968.96 --> 10.84, 2002.5 --> 10.8043, 2012.05 --> 11.9545, 2009.84 --> 13.4167, 1900.31 --> 12.0625, 1518 --> 3.75, 1968.21 --> 14.8718, 1343.33 --> 1, 1895.5 --> 15.1111, 1717.71 --> 12.1429, 1818.18 --> 13.0909, 1923.75 --> 17.4286, 1822.33 --> 15.5, 1843.21 --> 15.4286, 1485.75 --> 9.5, 1882.86 --> 15.381, 1641.67 --> 13.3333, 1639.17 --> 12.3333, 1873.77 --> 15.1364, 1678.29 --> 12.8571, 1891.88 --> 15.7273, 1558.4 --> 11, 1728 --> 7.33333, 1858.56 --> 13.56, 1868.72 --> 11, 1829.7 --> 12.3, 961 --> 0.5, 1278.67 --> 3.33333, 1723.5 --> 4.6 )
[LOG] Overall execution time: 13.89 sec CPU time.
[LOG] Overall execution time: 19 sec real time.
Synthesis time: 19.19 sec (Real time) / 18.72 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC-Model-checking: 1
IC3-Model-checking: 1
Raw AIGER input size: aag 2063 60 0 1 2003
Raw AIGER output size: aag 10326 30 0 1 10267
=====================  mult16.aag =====================
[LOG] Relation determinization time: 18.6 sec CPU time.
[LOG] Relation determinization time: 25 sec real time.
[LOG] Final circuit size: 8762 new AND gates.
[LOG] Size before ABC: 10027 AND gates.
[LOG] Size after ABC: 8760 AND gates.
[LOG] Time for optimizing with ABC: 6 seconds.
[LOG] Total time for all control signals: 18.36/17 sec (0.55/0 sec, 0.51/1 sec, 0.07/0 sec, 0.18/0 sec, 0.26/0 sec, 0.87/0 sec, 0.08/0 sec, 0.04/1 sec, 0.07/0 sec, 0.16/0 sec, 2.8/3 sec, 0.77/0 sec, 0.57/1 sec, 1/1 sec, 0.61/1 sec, 0.14/0 sec, 0.12/0 sec, 0.21/0 sec, 0.28/0 sec, 2.25/3 sec, 0.56/0 sec, 0.31/0 sec, 1.34/2 sec, 0.18/0 sec, 0.1/0 sec, 0.8/1 sec, 0.46/0 sec, 0.4/1 sec, 0.16/0 sec, 0.61/1 sec, 1.19/1 sec, 0.71/0 sec )
[LOG] Nr of iterations: 587 (56, 35, 5, 12, 20, 41, 5, 2, 3, 6, 82, 28, 20, 28, 16, 4, 4, 6, 7, 43, 16, 7, 34, 4, 2, 24, 14, 10, 4, 25, 18, 6 )
[LOG] Total clause computation time: 1.36/0 sec (0.07/0.07 sec, 0.11/0.11 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.05/0.05 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.15/0.15 sec, 0.08/0.08 sec, 0.03/0.03 sec, 0.09/0.09 sec, 0.07/0.07 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.01/0.01 sec, 0.14/0.14 sec, 0.05/0.05 sec, 0.02/0.02 sec, 0.04/0.04 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.07/0.07 sec, 0.04/0.04 sec, 0.04/0.04 sec, 0/0 sec, 0.03/0.03 sec, 0.05/0.05 sec, 0.02/0.02 sec )
[LOG] Total clause minimization time: 15.22/14 sec (0.46/0.46 sec, 0.37/0.37 sec, 0.03/0.03 sec, 0.13/0.13 sec, 0.2/0.2 sec, 0.78/0.78 sec, 0.05/0.05 sec, 0/0 sec, 0.02/0.02 sec, 0.11/0.11 sec, 2.6/2.6 sec, 0.65/0.65 sec, 0.5/0.5 sec, 0.87/0.87 sec, 0.49/0.49 sec, 0.05/0.05 sec, 0.05/0.05 sec, 0.11/0.11 sec, 0.21/0.21 sec, 2.05/2.05 sec, 0.45/0.45 sec, 0.22/0.22 sec, 1.23/1.23 sec, 0.08/0.08 sec, 0.01/0.01 sec, 0.65/0.65 sec, 0.34/0.34 sec, 0.27/0.27 sec, 0.09/0.09 sec, 0.49/0.49 sec, 1.07/1.07 sec, 0.59/0.59 sec )
[LOG] Total clause size reduction: 1354349 --> 7696 (137775 --> 454, 85068 --> 403, 9984 --> 35, 27401 --> 133, 47158 --> 203, 99120 --> 582, 9900 --> 47, 2471 --> 1, 4932 --> 15, 12295 --> 83, 198936 --> 1366, 66204 --> 465, 46493 --> 319, 65853 --> 474, 36510 --> 242, 7293 --> 38, 7275 --> 34, 12090 --> 91, 14490 --> 87, 101262 --> 698, 36090 --> 218, 14394 --> 87, 79068 --> 543, 7176 --> 32, 2387 --> 1, 54740 --> 332, 30901 --> 163, 21357 --> 106, 7107 --> 26, 56736 --> 256, 40103 --> 140, 11780 --> 22 )
[LOG] Average clause size reduction: 2307.24 --> 13.1107 (2460.27 --> 8.10714, 2430.51 --> 11.5143, 1996.8 --> 7, 2283.42 --> 11.0833, 2357.9 --> 10.15, 2417.56 --> 14.1951, 1980 --> 9.4, 1235.5 --> 0.5, 1644 --> 5, 2049.17 --> 13.8333, 2426.05 --> 16.6585, 2364.43 --> 16.6071, 2324.65 --> 15.95, 2351.89 --> 16.9286, 2281.88 --> 15.125, 1823.25 --> 9.5, 1818.75 --> 8.5, 2015 --> 15.1667, 2070 --> 12.4286, 2354.93 --> 16.2326, 2255.62 --> 13.625, 2056.29 --> 12.4286, 2325.53 --> 15.9706, 1794 --> 8, 1193.5 --> 0.5, 2280.83 --> 13.8333, 2207.21 --> 11.6429, 2135.7 --> 10.6, 1776.75 --> 6.5, 2269.44 --> 10.24, 2227.94 --> 7.77778, 1963.33 --> 3.66667 )
[LOG] Overall execution time: 18.63 sec CPU time.
[LOG] Overall execution time: 25 sec real time.
Synthesis time: 25.46 sec (Real time) / 24.99 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC-Model-checking: 1
IC3-Model-checking: 1
Raw AIGER input size: aag 2514 64 0 1 2450
Raw AIGER output size: aag 11274 32 0 1 11212
=====================  bs8n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 71 --> 0 (71 --> 0 )
[LOG] Average clause size reduction: 35.5 --> 0 (35.5 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 95 4 9 1 82
Raw AIGER output size: aag 95 3 9 1 83
=====================  bs8y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 69 --> 0 (69 --> 0 )
[LOG] Average clause size reduction: 34.5 --> 0 (34.5 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 93 4 9 1 80
Raw AIGER output size: aag 93 3 9 1 81
=====================  bs16n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 233 --> 0 (233 --> 0 )
[LOG] Average clause size reduction: 116.5 --> 0 (116.5 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 280 5 17 1 258
Raw AIGER output size: aag 280 4 17 1 259
=====================  bs16y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 231 --> 0 (231 --> 0 )
[LOG] Average clause size reduction: 115.5 --> 0 (115.5 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 278 5 17 1 256
Raw AIGER output size: aag 278 4 17 1 257
=====================  bs32n.aag =====================
[LOG] Relation determinization time: 0.01 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 554 --> 0 (554 --> 0 )
[LOG] Average clause size reduction: 277 --> 0 (277 --> 0 )
[LOG] Overall execution time: 0.01 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 649 6 33 1 610
Raw AIGER output size: aag 649 5 33 1 611
=====================  bs32y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 552 --> 0 (552 --> 0 )
[LOG] Average clause size reduction: 276 --> 0 (276 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 647 6 33 1 608
Raw AIGER output size: aag 647 5 33 1 609
=====================  bs64n.aag =====================
[LOG] Relation determinization time: 0.02 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.01/0 sec (0.01/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 1291 --> 0 (1291 --> 0 )
[LOG] Average clause size reduction: 645.5 --> 0 (645.5 --> 0 )
[LOG] Overall execution time: 0.03 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1482 7 65 1 1410
Raw AIGER output size: aag 1482 6 65 1 1411
=====================  bs64y.aag =====================
[LOG] Relation determinization time: 0.03 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.02/0 sec (0.02/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 1289 --> 0 (1289 --> 0 )
[LOG] Average clause size reduction: 644.5 --> 0 (644.5 --> 0 )
[LOG] Overall execution time: 0.03 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1480 7 65 1 1408
Raw AIGER output size: aag 1480 6 65 1 1409
=====================  bs128n.aag =====================
[LOG] Relation determinization time: 0.04 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.02/0 sec (0.02/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 2956 --> 0 (2956 --> 0 )
[LOG] Average clause size reduction: 1478 --> 0 (1478 --> 0 )
[LOG] Overall execution time: 0.08 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.25 sec (Real time) / 0.20 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 3339 8 129 1 3202
Raw AIGER output size: aag 3339 7 129 1 3203
=====================  bs128y.aag =====================
[LOG] Relation determinization time: 0.05 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.03/0 sec (0.03/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 2954 --> 0 (2954 --> 0 )
[LOG] Average clause size reduction: 1477 --> 0 (1477 --> 0 )
[LOG] Overall execution time: 0.08 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.26 sec (Real time) / 0.19 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 3337 8 129 1 3200
Raw AIGER output size: aag 3337 7 129 1 3201
=====================  stay2n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 4 (1, 1, 2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 19 --> 0 (0 --> 0, 0 --> 0, 19 --> 0 )
[LOG] Average clause size reduction: 4.75 --> 0 (0 --> 0, 0 --> 0, 9.5 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 40 5 4 1 31
Raw AIGER output size: aag 40 2 4 1 34
=====================  stay2y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 4 (1, 1, 2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 13 --> 0 (0 --> 0, 0 --> 0, 13 --> 0 )
[LOG] Average clause size reduction: 3.25 --> 0 (0 --> 0, 0 --> 0, 6.5 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 26 5 4 1 17
Raw AIGER output size: aag 26 2 4 1 20
=====================  stay4n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 5 new AND gates.
[LOG] Size before ABC: 5 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 6 (1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 31 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 31 --> 0 )
[LOG] Average clause size reduction: 5.16667 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 15.5 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 99 9 6 1 84
Raw AIGER output size: aag 99 4 6 1 89
=====================  stay4y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 5 new AND gates.
[LOG] Size before ABC: 5 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 6 (1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 21 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 21 --> 0 )
[LOG] Average clause size reduction: 3.5 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 10.5 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 72 9 6 1 57
Raw AIGER output size: aag 72 4 6 1 62
=====================  stay6n.aag =====================
[LOG] Relation determinization time: 0.01 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 8 (1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 43 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 43 --> 0 )
[LOG] Average clause size reduction: 5.375 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 21.5 --> 0 )
[LOG] Overall execution time: 0.01 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 219 13 8 1 198
Raw AIGER output size: aag 219 6 8 1 205
=====================  stay6y.aag =====================
[LOG] Relation determinization time: 0.01 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 8 (1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 29 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 29 --> 0 )
[LOG] Average clause size reduction: 3.625 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 14.5 --> 0 )
[LOG] Overall execution time: 0.01 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 149 13 8 1 128
Raw AIGER output size: aag 149 6 8 1 135
=====================  stay8n.aag =====================
[LOG] Relation determinization time: 0.02 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 9 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.02/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 10 (1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 55 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 55 --> 0 )
[LOG] Average clause size reduction: 5.5 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 27.5 --> 0 )
[LOG] Overall execution time: 0.02 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 403 17 10 1 376
Raw AIGER output size: aag 403 8 10 1 385
=====================  stay8y.aag =====================
[LOG] Relation determinization time: 0.02 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 9 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 10 (1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 37 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 37 --> 0 )
[LOG] Average clause size reduction: 3.7 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 18.5 --> 0 )
[LOG] Overall execution time: 0.02 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 264 17 10 1 237
Raw AIGER output size: aag 264 8 10 1 246
=====================  stay10n.aag =====================
[LOG] Relation determinization time: 0.04 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.04/0 sec (0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec )
[LOG] Nr of iterations: 12 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 67 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 67 --> 0 )
[LOG] Average clause size reduction: 5.58333 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 33.5 --> 0 )
[LOG] Overall execution time: 0.04 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.21 sec (Real time) / 0.17 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 651 21 12 1 618
Raw AIGER output size: aag 651 10 12 1 629
=====================  stay10y.aag =====================
[LOG] Relation determinization time: 0.02 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.02/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 12 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 45 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 45 --> 0 )
[LOG] Average clause size reduction: 3.75 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 22.5 --> 0 )
[LOG] Overall execution time: 0.02 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 415 21 12 1 382
Raw AIGER output size: aag 415 10 12 1 393
=====================  stay12n.aag =====================
[LOG] Relation determinization time: 0.08 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 13 new AND gates.
[LOG] Size before ABC: 13 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.07/0 sec (0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec )
[LOG] Nr of iterations: 14 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 79 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 79 --> 0 )
[LOG] Average clause size reduction: 5.64286 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 39.5 --> 0 )
[LOG] Overall execution time: 0.08 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.25 sec (Real time) / 0.20 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 963 25 14 1 924
Raw AIGER output size: aag 963 12 14 1 937
=====================  stay12y.aag =====================
[LOG] Relation determinization time: 0.05 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 13 new AND gates.
[LOG] Size before ABC: 13 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.04/0 sec (0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 14 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 53 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 53 --> 0 )
[LOG] Average clause size reduction: 3.78571 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 26.5 --> 0 )
[LOG] Overall execution time: 0.05 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.22 sec (Real time) / 0.17 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 602 25 14 1 563
Raw AIGER output size: aag 602 12 14 1 576
=====================  stay14n.aag =====================
[LOG] Relation determinization time: 0.12 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.07/0 sec (0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 16 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 91 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 91 --> 0 )
[LOG] Average clause size reduction: 5.6875 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 45.5 --> 0 )
[LOG] Overall execution time: 0.12 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.30 sec (Real time) / 0.25 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1339 29 16 1 1294
Raw AIGER output size: aag 1339 14 16 1 1309
=====================  stay14y.aag =====================
[LOG] Relation determinization time: 0.07 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.06/0 sec (0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 16 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 61 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 61 --> 0 )
[LOG] Average clause size reduction: 3.8125 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 30.5 --> 0 )
[LOG] Overall execution time: 0.07 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.24 sec (Real time) / 0.20 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 825 29 16 1 780
Raw AIGER output size: aag 825 14 16 1 795
=====================  stay16n.aag =====================
[LOG] Relation determinization time: 0.19 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 17 new AND gates.
[LOG] Size before ABC: 17 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.17/1 sec (0.01/0 sec, 0.01/1 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 18 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 103 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 103 --> 0 )
[LOG] Average clause size reduction: 5.72222 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 51.5 --> 0 )
[LOG] Overall execution time: 0.2 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.39 sec (Real time) / 0.33 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1779 33 18 1 1728
Raw AIGER output size: aag 1779 16 18 1 1745
=====================  stay16y.aag =====================
[LOG] Relation determinization time: 0.11 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 17 new AND gates.
[LOG] Size before ABC: 17 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.1/0 sec (0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec )
[LOG] Nr of iterations: 18 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 69 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 69 --> 0 )
[LOG] Average clause size reduction: 3.83333 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 34.5 --> 0 )
[LOG] Overall execution time: 0.12 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.29 sec (Real time) / 0.24 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1084 33 18 1 1033
Raw AIGER output size: aag 1084 16 18 1 1050
=====================  stay18n.aag =====================
[LOG] Relation determinization time: 0.3 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 19 new AND gates.
[LOG] Size before ABC: 19 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.24/0 sec (0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec )
[LOG] Nr of iterations: 20 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 115 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 115 --> 0 )
[LOG] Average clause size reduction: 5.75 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 57.5 --> 0 )
[LOG] Overall execution time: 0.31 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.48 sec (Real time) / 0.42 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2283 37 20 1 2226
Raw AIGER output size: aag 2283 18 20 1 2245
=====================  stay18y.aag =====================
[LOG] Relation determinization time: 0.15 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 19 new AND gates.
[LOG] Size before ABC: 19 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.12/0 sec (0/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec )
[LOG] Nr of iterations: 20 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 77 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 77 --> 0 )
[LOG] Average clause size reduction: 3.85 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 38.5 --> 0 )
[LOG] Overall execution time: 0.16 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.34 sec (Real time) / 0.30 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1379 37 20 1 1322
Raw AIGER output size: aag 1379 18 20 1 1341
=====================  stay20n.aag =====================
[LOG] Relation determinization time: 0.41 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 21 new AND gates.
[LOG] Size before ABC: 21 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.37/0 sec (0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec )
[LOG] Nr of iterations: 22 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 127 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 127 --> 0 )
[LOG] Average clause size reduction: 5.77273 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 63.5 --> 0 )
[LOG] Overall execution time: 0.43 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.62 sec (Real time) / 0.55 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2851 41 22 1 2788
Raw AIGER output size: aag 2851 20 22 1 2809
=====================  stay20y.aag =====================
[LOG] Relation determinization time: 0.23 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 21 new AND gates.
[LOG] Size before ABC: 21 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.2/1 sec (0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.02/0 sec, 0/0 sec, 0.02/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/1 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 22 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 85 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 85 --> 0 )
[LOG] Average clause size reduction: 3.86364 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 42.5 --> 0 )
[LOG] Overall execution time: 0.24 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.41 sec (Real time) / 0.36 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1710 41 22 1 1647
Raw AIGER output size: aag 1710 20 22 1 1668
=====================  stay22n.aag =====================
[LOG] Relation determinization time: 0.58 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 23 new AND gates.
[LOG] Size before ABC: 23 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.5/0 sec (0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.03/0 sec, 0.02/0 sec, 0.03/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.03/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.03/0 sec, 0.02/0 sec, 0.02/0 sec )
[LOG] Nr of iterations: 24 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 139 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 139 --> 0 )
[LOG] Average clause size reduction: 5.79167 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 69.5 --> 0 )
[LOG] Overall execution time: 0.61 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.79 sec (Real time) / 0.72 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 3483 45 24 1 3414
Raw AIGER output size: aag 3483 22 24 1 3437
=====================  stay22y.aag =====================
[LOG] Relation determinization time: 0.3 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 23 new AND gates.
[LOG] Size before ABC: 23 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.26/0 sec (0/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 24 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 93 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 93 --> 0 )
[LOG] Average clause size reduction: 3.875 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 46.5 --> 0 )
[LOG] Overall execution time: 0.32 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.49 sec (Real time) / 0.44 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2077 45 24 1 2008
Raw AIGER output size: aag 2077 22 24 1 2031
=====================  stay24n.aag =====================
[LOG] Relation determinization time: 0.76 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 25 new AND gates.
[LOG] Size before ABC: 25 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.67/0 sec (0.02/0 sec, 0.03/0 sec, 0.02/0 sec, 0.03/0 sec, 0.02/0 sec, 0.03/0 sec, 0.03/0 sec, 0.03/0 sec, 0.03/0 sec, 0.03/0 sec, 0.03/0 sec, 0.03/0 sec, 0.03/0 sec, 0.03/0 sec, 0.03/0 sec, 0.02/0 sec, 0.03/0 sec, 0.02/0 sec, 0.03/0 sec, 0.02/0 sec, 0.03/0 sec, 0.02/0 sec, 0.03/0 sec, 0.02/0 sec, 0.03/0 sec )
[LOG] Nr of iterations: 26 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 151 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 151 --> 0 )
[LOG] Average clause size reduction: 5.80769 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 75.5 --> 0 )
[LOG] Overall execution time: 0.8 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.98 sec (Real time) / 0.92 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 4179 49 26 1 4104
Raw AIGER output size: aag 4179 24 26 1 4129
=====================  stay24y.aag =====================
[LOG] Relation determinization time: 0.41 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 25 new AND gates.
[LOG] Size before ABC: 25 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.33/0 sec (0.02/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.02/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 26 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 101 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 101 --> 0 )
[LOG] Average clause size reduction: 3.88462 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 50.5 --> 0 )
[LOG] Overall execution time: 0.43 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.62 sec (Real time) / 0.55 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2480 49 26 1 2405
Raw AIGER output size: aag 2480 24 26 1 2430
=====================  genbuf1c3y.aag =====================
[LOG] Relation determinization time: 0.06 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 145 new AND gates.
[LOG] Size before ABC: 170 AND gates.
[LOG] Size after ABC: 144 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.05/1 sec (0/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/1 sec, 0.02/0 sec, 0/0 sec )
[LOG] Nr of iterations: 51 (11, 23, 4, 2, 8, 3 )
[LOG] Total clause computation time: 0.02/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 5490 --> 110 (1380 --> 19, 2728 --> 63, 330 --> 10, 108 --> 0, 742 --> 15, 202 --> 3 )
[LOG] Average clause size reduction: 107.647 --> 2.15686 (125.455 --> 1.72727, 118.609 --> 2.73913, 82.5 --> 2.5, 54 --> 0, 92.75 --> 1.875, 67.3333 --> 1 )
[LOG] Overall execution time: 0.06 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.25 sec (Real time) / 0.21 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.22 sec (Real time) / 0.22 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 166 11 21 1 134
Raw AIGER output size: aag 310 5 21 1 279
=====================  genbuf2c3y.aag =====================
[LOG] Relation determinization time: 0.18 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 260 new AND gates.
[LOG] Size before ABC: 298 AND gates.
[LOG] Size after ABC: 260 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.14/0 sec (0.02/0 sec, 0.04/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.03/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 82 (21, 24, 4, 4, 8, 16, 5 )
[LOG] Total clause computation time: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.11/0 sec (0.02/0.02 sec, 0.03/0.03 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.03/0.03 sec, 0/0 sec )
[LOG] Total clause size reduction: 11474 --> 207 (3540 --> 68, 3749 --> 79, 435 --> 4, 402 --> 4, 917 --> 12, 1935 --> 32, 496 --> 8 )
[LOG] Average clause size reduction: 139.927 --> 2.52439 (168.571 --> 3.2381, 156.208 --> 3.29167, 108.75 --> 1, 100.5 --> 1, 114.625 --> 1.5, 120.938 --> 2, 99.2 --> 1.6 )
[LOG] Overall execution time: 0.18 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.39 sec (Real time) / 0.34 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.79 sec (Real time) / 0.79 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 206 13 24 1 169
Raw AIGER output size: aag 466 6 24 1 429
=====================  genbuf3c3y.aag =====================
[LOG] Relation determinization time: 0.65 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 354 new AND gates.
[LOG] Size before ABC: 416 AND gates.
[LOG] Size after ABC: 354 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.55/0 sec (0.05/0 sec, 0.09/0 sec, 0.02/0 sec, 0.02/0 sec, 0.03/0 sec, 0.03/0 sec, 0.17/0 sec, 0.13/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 108 (18, 28, 5, 4, 6, 9, 5, 26, 7 )
[LOG] Total clause computation time: 0.1/0 sec (0.01/0.01 sec, 0.02/0.02 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.04/0.04 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.41/0 sec (0.03/0.03 sec, 0.06/0.06 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.15/0.15 sec, 0.09/0.09 sec, 0.01/0.01 sec )
[LOG] Total clause size reduction: 17295 --> 297 (3672 --> 58, 5454 --> 116, 716 --> 7, 489 --> 6, 770 --> 7, 1176 --> 22, 584 --> 6, 3600 --> 65, 834 --> 10 )
[LOG] Average clause size reduction: 160.139 --> 2.75 (204 --> 3.22222, 194.786 --> 4.14286, 143.2 --> 1.4, 122.25 --> 1.5, 128.333 --> 1.16667, 130.667 --> 2.44444, 116.8 --> 1.2, 138.462 --> 2.5, 119.143 --> 1.42857 )
[LOG] Overall execution time: 0.65 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.91 sec (Real time) / 0.83 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.12 sec (Real time) / 0.12 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.35 sec (Real time) / 1.35 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 245 16 27 1 202
Raw AIGER output size: aag 599 7 27 1 556
=====================  genbuf4c3y.aag =====================
[LOG] Relation determinization time: 1.28 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 554 new AND gates.
[LOG] Size before ABC: 624 AND gates.
[LOG] Size after ABC: 554 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.97/1 sec (0.14/0 sec, 0.19/1 sec, 0.05/0 sec, 0.05/0 sec, 0.05/0 sec, 0.07/0 sec, 0.1/0 sec, 0.1/0 sec, 0.21/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 153 (34, 30, 9, 4, 6, 6, 15, 11, 34, 4 )
[LOG] Total clause computation time: 0.19/1 sec (0.02/0.02 sec, 0.04/0.04 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.06/0.06 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.72/0 sec (0.12/0.12 sec, 0.14/0.14 sec, 0.04/0.04 sec, 0.05/0.05 sec, 0.03/0.03 sec, 0.05/0.05 sec, 0.07/0.07 sec, 0.07/0.07 sec, 0.14/0.14 sec, 0.01/0.01 sec )
[LOG] Total clause size reduction: 29851 --> 484 (8679 --> 130, 7163 --> 136, 1704 --> 18, 603 --> 5, 935 --> 9, 880 --> 15, 2338 --> 40, 1660 --> 35, 5412 --> 89, 477 --> 7 )
[LOG] Average clause size reduction: 195.105 --> 3.1634 (255.265 --> 3.82353, 238.767 --> 4.53333, 189.333 --> 2, 150.75 --> 1.25, 155.833 --> 1.5, 146.667 --> 2.5, 155.867 --> 2.66667, 150.909 --> 3.18182, 159.176 --> 2.61765, 119.25 --> 1.75 )
[LOG] Overall execution time: 1.28 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.55 sec (Real time) / 1.47 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.16 sec (Real time) / 0.16 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 2.48 sec (Real time) / 2.48 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 290 18 30 1 242
Raw AIGER output size: aag 844 8 30 1 796
=====================  genbuf5c3y.aag =====================
[LOG] Relation determinization time: 7.49 sec CPU time.
[LOG] Relation determinization time: 8 sec real time.
[LOG] Final circuit size: 1121 new AND gates.
[LOG] Size before ABC: 1318 AND gates.
[LOG] Size after ABC: 1121 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 6.96/7 sec (0.02/0 sec, 0.02/0 sec, 0.12/0 sec, 0.08/0 sec, 0.1/0 sec, 0.1/0 sec, 0.19/0 sec, 0.48/1 sec, 0.51/0 sec, 1.73/2 sec, 1.3/1 sec, 2.31/3 sec )
[LOG] Nr of iterations: 299 (6, 3, 35, 13, 14, 7, 7, 47, 42, 73, 34, 18 )
[LOG] Total clause computation time: 0.87/1 sec (0/0 sec, 0/0 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.07/0.07 sec, 0.09/0.09 sec, 0.28/0.28 sec, 0.08/0.08 sec, 0.28/0.28 sec )
[LOG] Total clause minimization time: 5.9/6 sec (0.01/0.01 sec, 0.01/0.01 sec, 0.09/0.09 sec, 0.04/0.04 sec, 0.08/0.08 sec, 0.07/0.07 sec, 0.16/0.16 sec, 0.4/0.4 sec, 0.4/0.4 sec, 1.44/1.44 sec, 1.2/1.2 sec, 2/2 sec )
[LOG] Total clause size reduction: 57873 --> 1144 (1640 --> 8, 612 --> 3, 8908 --> 115, 2964 --> 27, 3042 --> 26, 1314 --> 9, 1254 --> 13, 9108 --> 215, 7626 --> 184, 12672 --> 406, 5775 --> 89, 2958 --> 49 )
[LOG] Average clause size reduction: 193.555 --> 3.82609 (273.333 --> 1.33333, 204 --> 1, 254.514 --> 3.28571, 228 --> 2.07692, 217.286 --> 1.85714, 187.714 --> 1.28571, 179.143 --> 1.85714, 193.787 --> 4.57447, 181.571 --> 4.38095, 173.589 --> 5.56164, 169.853 --> 2.61765, 164.333 --> 2.72222 )
[LOG] Overall execution time: 7.49 sec CPU time.
[LOG] Overall execution time: 8 sec real time.
Synthesis time: 7.83 sec (Real time) / 7.70 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.41 sec (Real time) / 0.40 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 7.26 sec (Real time) / 7.22 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 338 21 33 1 284
Raw AIGER output size: aag 1459 9 33 1 1405
=====================  genbuf6c3y.aag =====================
[LOG] Relation determinization time: 11.72 sec CPU time.
[LOG] Relation determinization time: 12 sec real time.
[LOG] Final circuit size: 1324 new AND gates.
[LOG] Size before ABC: 1582 AND gates.
[LOG] Size after ABC: 1324 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 10.96/11 sec (0.02/0 sec, 0.03/0 sec, 0.18/0 sec, 0.18/0 sec, 0.15/0 sec, 0.28/0 sec, 0.21/1 sec, 0.19/0 sec, 0.68/1 sec, 1.02/1 sec, 3.41/3 sec, 1.7/2 sec, 2.91/3 sec )
[LOG] Nr of iterations: 351 (6, 3, 36, 10, 12, 10, 10, 7, 52, 52, 62, 75, 16 )
[LOG] Total clause computation time: 1.58/1 sec (0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.21/0.21 sec, 0.07/0.07 sec, 0.38/0.38 sec, 0.35/0.35 sec, 0.51/0.51 sec )
[LOG] Total clause minimization time: 9.15/10 sec (0/0 sec, 0/0 sec, 0.16/0.16 sec, 0.14/0.14 sec, 0.13/0.13 sec, 0.26/0.26 sec, 0.18/0.18 sec, 0.17/0.17 sec, 0.46/0.46 sec, 0.94/0.94 sec, 3.01/3.01 sec, 1.33/1.33 sec, 2.37/2.37 sec )
[LOG] Total clause size reduction: 73646 --> 1409 (1855 --> 8, 690 --> 5, 10080 --> 114, 2502 --> 14, 2904 --> 17, 2250 --> 17, 2133 --> 17, 1368 --> 10, 11016 --> 276, 10302 --> 237, 11651 --> 255, 14060 --> 399, 2835 --> 40 )
[LOG] Average clause size reduction: 209.818 --> 4.01425 (309.167 --> 1.33333, 230 --> 1.66667, 280 --> 3.16667, 250.2 --> 1.4, 242 --> 1.41667, 225 --> 1.7, 213.3 --> 1.7, 195.429 --> 1.42857, 211.846 --> 5.30769, 198.115 --> 4.55769, 187.919 --> 4.1129, 187.467 --> 5.32, 177.188 --> 2.5 )
[LOG] Overall execution time: 11.72 sec CPU time.
[LOG] Overall execution time: 12 sec real time.
Synthesis time: 12.09 sec (Real time) / 11.94 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.55 sec (Real time) / 0.56 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 11.43 sec (Real time) / 11.41 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 381 23 35 1 323
Raw AIGER output size: aag 1705 10 35 1 1647
=====================  genbuf7c3y.aag =====================
[LOG] Relation determinization time: 14.82 sec CPU time.
[LOG] Relation determinization time: 15 sec real time.
[LOG] Final circuit size: 1683 new AND gates.
[LOG] Size before ABC: 2050 AND gates.
[LOG] Size after ABC: 1683 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 13.76/14 sec (0.03/0 sec, 0.03/0 sec, 0.29/0 sec, 0.16/1 sec, 0.25/0 sec, 0.29/0 sec, 0.5/1 sec, 0.46/0 sec, 1.1/1 sec, 0.35/1 sec, 0.94/0 sec, 2.07/3 sec, 3.05/3 sec, 4.24/4 sec )
[LOG] Nr of iterations: 413 (5, 5, 39, 11, 9, 10, 11, 5, 52, 11, 47, 108, 90, 10 )
[LOG] Total clause computation time: 2.69/3 sec (0/0 sec, 0/0 sec, 0.03/0.03 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.15/0.15 sec, 0/0 sec, 0.12/0.12 sec, 0.37/0.37 sec, 0.55/0.55 sec, 1.45/1.45 sec )
[LOG] Total clause minimization time: 10.76/10 sec (0.01/0.01 sec, 0.01/0.01 sec, 0.24/0.24 sec, 0.14/0.14 sec, 0.22/0.22 sec, 0.26/0.26 sec, 0.47/0.47 sec, 0.43/0.43 sec, 0.93/0.93 sec, 0.33/0.33 sec, 0.8/0.8 sec, 1.68/1.68 sec, 2.48/2.48 sec, 2.76/2.76 sec )
[LOG] Total clause size reduction: 92630 --> 1860 (1652 --> 8, 1532 --> 5, 12008 --> 142, 3060 --> 14, 2336 --> 12, 2475 --> 12, 2620 --> 17, 992 --> 7, 12036 --> 276, 2270 --> 18, 9936 --> 220, 21828 --> 581, 18067 --> 512, 1818 --> 36 )
[LOG] Average clause size reduction: 224.286 --> 4.50363 (330.4 --> 1.6, 306.4 --> 1, 307.897 --> 3.64103, 278.182 --> 1.27273, 259.556 --> 1.33333, 247.5 --> 1.2, 238.182 --> 1.54545, 198.4 --> 1.4, 231.462 --> 5.30769, 206.364 --> 1.63636, 211.404 --> 4.68085, 202.111 --> 5.37963, 200.744 --> 5.68889, 181.8 --> 3.6 )
[LOG] Overall execution time: 14.83 sec CPU time.
[LOG] Overall execution time: 15 sec real time.
Synthesis time: 15.26 sec (Real time) / 15.07 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.74 sec (Real time) / 0.74 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 14.91 sec (Real time) / 14.89 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 423 25 37 1 361
Raw AIGER output size: aag 2106 11 37 1 2044
=====================  genbuf8c3y.aag =====================
[LOG] Relation determinization time: 37.05 sec CPU time.
[LOG] Relation determinization time: 38 sec real time.
[LOG] Final circuit size: 1428 new AND gates.
[LOG] Size before ABC: 1687 AND gates.
[LOG] Size after ABC: 1427 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 33.98/33 sec (0.09/0 sec, 0.06/0 sec, 0.44/1 sec, 0.61/0 sec, 0.43/1 sec, 0.58/0 sec, 0.36/1 sec, 0.53/0 sec, 3.75/4 sec, 1.64/2 sec, 6.19/6 sec, 0.73/0 sec, 3.92/3 sec, 7.07/8 sec, 7.58/7 sec )
[LOG] Nr of iterations: 391 (11, 2, 32, 7, 8, 4, 12, 6, 56, 7, 55, 8, 76, 67, 40 )
[LOG] Total clause computation time: 4.43/7 sec (0.01/0.01 sec, 0.01/0.01 sec, 0.06/0.06 sec, 0.05/0.05 sec, 0.03/0.03 sec, 0.01/0.01 sec, 0.06/0.06 sec, 0/0 sec, 0.3/0.3 sec, 0/0 sec, 0.9/0.9 sec, 0.01/0.01 sec, 0.77/0.77 sec, 1.23/1.23 sec, 0.99/0.99 sec )
[LOG] Total clause minimization time: 28.74/26 sec (0.02/0.02 sec, 0/0 sec, 0.33/0.33 sec, 0.5/0.5 sec, 0.34/0.34 sec, 0.52/0.52 sec, 0.25/0.25 sec, 0.48/0.48 sec, 3.4/3.4 sec, 1.59/1.59 sec, 5.24/5.24 sec, 0.66/0.66 sec, 3.1/3.1 sec, 5.78/5.78 sec, 6.53/6.53 sec )
[LOG] Total clause size reduction: 100108 --> 1467 (4630 --> 32, 429 --> 1, 11222 --> 108, 2100 --> 15, 2373 --> 10, 963 --> 4, 3388 --> 20, 1460 --> 9, 15455 --> 264, 1602 --> 11, 13716 --> 249, 1694 --> 10, 17175 --> 371, 15048 --> 243, 8853 --> 120 )
[LOG] Average clause size reduction: 256.031 --> 3.75192 (420.909 --> 2.90909, 214.5 --> 0.5, 350.688 --> 3.375, 300 --> 2.14286, 296.625 --> 1.25, 240.75 --> 1, 282.333 --> 1.66667, 243.333 --> 1.5, 275.982 --> 4.71429, 228.857 --> 1.57143, 249.382 --> 4.52727, 211.75 --> 1.25, 225.987 --> 4.88158, 224.597 --> 3.62687, 221.325 --> 3 )
[LOG] Overall execution time: 37.06 sec CPU time.
[LOG] Overall execution time: 38 sec real time.
Synthesis time: 37.47 sec (Real time) / 37.25 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.52 sec (Real time) / 0.52 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 17.12 sec (Real time) / 17.08 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 473 27 40 1 406
Raw AIGER output size: aag 1900 12 40 1 1834
=====================  genbuf9c3y.aag =====================
[LOG] Relation determinization time: 38.62 sec CPU time.
[LOG] Relation determinization time: 39 sec real time.
[LOG] Final circuit size: 1575 new AND gates.
[LOG] Size before ABC: 1895 AND gates.
[LOG] Size after ABC: 1575 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 37.07/37 sec (0.05/0 sec, 0.11/0 sec, 0.27/0 sec, 0.26/0 sec, 0.39/1 sec, 0.37/0 sec, 0.42/1 sec, 0.75/0 sec, 1.28/2 sec, 0.49/0 sec, 1.88/2 sec, 0.29/0 sec, 0.51/1 sec, 10.29/10 sec, 7.31/7 sec, 6.3/7 sec, 6.1/6 sec )
[LOG] Nr of iterations: 447 (5, 19, 38, 7, 20, 3, 13, 9, 51, 12, 55, 6, 20, 72, 48, 51, 18 )
[LOG] Total clause computation time: 4.69/5 sec (0/0 sec, 0.01/0.01 sec, 0.04/0.04 sec, 0.02/0.02 sec, 0.05/0.05 sec, 0/0 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.29/0.29 sec, 0.01/0.01 sec, 0.26/0.26 sec, 0.02/0.02 sec, 0.04/0.04 sec, 2.01/2.01 sec, 0.68/0.68 sec, 0.5/0.5 sec, 0.72/0.72 sec )
[LOG] Total clause minimization time: 31.84/30 sec (0.02/0.02 sec, 0.07/0.07 sec, 0.2/0.2 sec, 0.21/0.21 sec, 0.31/0.31 sec, 0.34/0.34 sec, 0.37/0.37 sec, 0.7/0.7 sec, 0.97/0.97 sec, 0.45/0.45 sec, 1.58/1.58 sec, 0.24/0.24 sec, 0.44/0.44 sec, 8.24/8.24 sec, 6.59/6.59 sec, 5.77/5.77 sec, 5.34/5.34 sec )
[LOG] Total clause size reduction: 131236 --> 1641 (2104 --> 8, 8784 --> 56, 15577 --> 112, 2418 --> 8, 7315 --> 35, 734 --> 3, 4236 --> 25, 2680 --> 14, 16200 --> 250, 3410 --> 20, 15984 --> 278, 1390 --> 9, 5092 --> 36, 17466 --> 395, 11515 --> 206, 12200 --> 150, 4131 --> 36 )
[LOG] Average clause size reduction: 293.593 --> 3.67114 (420.8 --> 1.6, 462.316 --> 2.94737, 409.921 --> 2.94737, 345.429 --> 1.14286, 365.75 --> 1.75, 244.667 --> 1, 325.846 --> 1.92308, 297.778 --> 1.55556, 317.647 --> 4.90196, 284.167 --> 1.66667, 290.618 --> 5.05455, 231.667 --> 1.5, 254.6 --> 1.8, 242.583 --> 5.48611, 239.896 --> 4.29167, 239.216 --> 2.94118, 229.5 --> 2 )
[LOG] Overall execution time: 38.62 sec CPU time.
[LOG] Overall execution time: 39 sec real time.
Synthesis time: 39.04 sec (Real time) / 38.84 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.76 sec (Real time) / 0.76 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 19.14 sec (Real time) / 19.11 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 536 30 43 1 463
Raw AIGER output size: aag 2111 13 43 1 2038
=====================  genbuf10c3y.aag =====================
[LOG] Relation determinization time: 49.04 sec CPU time.
[LOG] Relation determinization time: 50 sec real time.
[LOG] Final circuit size: 2182 new AND gates.
[LOG] Size before ABC: 2599 AND gates.
[LOG] Size after ABC: 2181 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 47.03/47 sec (0.04/0 sec, 0.04/0 sec, 0.42/1 sec, 0.31/0 sec, 0.39/0 sec, 0.57/1 sec, 0.31/0 sec, 0.84/1 sec, 1.74/2 sec, 0.39/0 sec, 2.19/3 sec, 0.82/0 sec, 0.37/1 sec, 0.61/0 sec, 6.79/7 sec, 9.76/10 sec, 11.14/11 sec, 10.3/10 sec )
[LOG] Nr of iterations: 551 (4, 2, 45, 5, 12, 15, 17, 6, 67, 9, 65, 10, 18, 9, 109, 104, 32, 22 )
[LOG] Total clause computation time: 6.21/5 sec (0.01/0.01 sec, 0.01/0.01 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0/0 sec, 0.06/0.06 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.31/0.31 sec, 0.01/0.01 sec, 0.23/0.23 sec, 0.04/0.04 sec, 0.03/0.03 sec, 0.03/0.03 sec, 1.16/1.16 sec, 2.38/2.38 sec, 0.63/0.63 sec, 1.2/1.2 sec )
[LOG] Total clause minimization time: 40.18/41 sec (0/0 sec, 0/0 sec, 0.36/0.36 sec, 0.24/0.24 sec, 0.36/0.36 sec, 0.48/0.48 sec, 0.24/0.24 sec, 0.79/0.79 sec, 1.39/1.39 sec, 0.34/0.34 sec, 1.93/1.93 sec, 0.75/0.75 sec, 0.31/0.31 sec, 0.54/0.54 sec, 5.59/5.59 sec, 7.34/7.34 sec, 10.47/10.47 sec, 9.05/9.05 sec )
[LOG] Total clause size reduction: 167332 --> 2328 (1683 --> 3, 519 --> 1, 19800 --> 153, 1740 --> 6, 4631 --> 22, 5628 --> 24, 6192 --> 28, 1850 --> 9, 23430 --> 314, 2736 --> 15, 20928 --> 308, 2781 --> 16, 4998 --> 28, 2264 --> 12, 28080 --> 603, 26677 --> 647, 7998 --> 90, 5397 --> 49 )
[LOG] Average clause size reduction: 303.688 --> 4.22505 (420.75 --> 0.75, 259.5 --> 0.5, 440 --> 3.4, 348 --> 1.2, 385.917 --> 1.83333, 375.2 --> 1.6, 364.235 --> 1.64706, 308.333 --> 1.5, 349.701 --> 4.68657, 304 --> 1.66667, 321.969 --> 4.73846, 278.1 --> 1.6, 277.667 --> 1.55556, 251.556 --> 1.33333, 257.615 --> 5.53211, 256.51 --> 6.22115, 249.938 --> 2.8125, 245.318 --> 2.22727 )
[LOG] Overall execution time: 49.04 sec CPU time.
[LOG] Overall execution time: 50 sec real time.
Synthesis time: 49.55 sec (Real time) / 49.34 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.94 sec (Real time) / 0.94 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 21.51 sec (Real time) / 21.48 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 571 32 45 1 494
Raw AIGER output size: aag 2752 14 45 1 2676
=====================  genbuf11c3y.aag =====================
[LOG] Relation determinization time: 41.65 sec CPU time.
[LOG] Relation determinization time: 42 sec real time.
[LOG] Final circuit size: 1385 new AND gates.
[LOG] Size before ABC: 1601 AND gates.
[LOG] Size after ABC: 1385 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 39.06/39 sec (3.75/4 sec, 1.13/1 sec, 0.06/0 sec, 0.83/1 sec, 1.64/2 sec, 0.49/0 sec, 0.52/1 sec, 0.78/0 sec, 0.48/1 sec, 0.5/0 sec, 1.17/2 sec, 1.12/1 sec, 0.59/0 sec, 2.22/3 sec, 0.44/0 sec, 0.85/1 sec, 1.97/2 sec, 10.47/10 sec, 10.05/10 sec )
[LOG] Nr of iterations: 407 (9, 8, 5, 39, 42, 8, 9, 17, 10, 11, 11, 24, 24, 27, 11, 10, 89, 29, 24 )
[LOG] Total clause computation time: 7.45/9 sec (1.19/1.19 sec, 1.06/1.06 sec, 0.02/0.02 sec, 0.14/0.14 sec, 0.12/0.12 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.08/0.08 sec, 0.02/0.02 sec, 0.07/0.07 sec, 0.04/0.04 sec, 0.04/0.04 sec, 0.03/0.03 sec, 0.09/0.09 sec, 0.08/0.08 sec, 0.09/0.09 sec, 0.2/0.2 sec, 2.56/2.56 sec, 1.59/1.59 sec )
[LOG] Total clause minimization time: 30.79/30 sec (2.52/2.52 sec, 0.03/0.03 sec, 0.01/0.01 sec, 0.65/0.65 sec, 1.47/1.47 sec, 0.43/0.43 sec, 0.47/0.47 sec, 0.65/0.65 sec, 0.42/0.42 sec, 0.39/0.39 sec, 1.08/1.08 sec, 1.04/1.04 sec, 0.52/0.52 sec, 2.09/2.09 sec, 0.32/0.32 sec, 0.71/0.71 sec, 1.72/1.72 sec, 7.86/7.86 sec, 8.41/8.41 sec )
[LOG] Total clause size reduction: 138471 --> 1335 (4272 --> 24, 3731 --> 16, 2108 --> 7, 19114 --> 171, 19844 --> 216, 2905 --> 17, 3232 --> 14, 6240 --> 31, 3375 --> 15, 3610 --> 19, 3460 --> 29, 7659 --> 58, 7314 --> 45, 7852 --> 85, 2880 --> 25, 2511 --> 25, 24464 --> 368, 7644 --> 99, 6256 --> 71 )
[LOG] Average clause size reduction: 340.224 --> 3.2801 (474.667 --> 2.66667, 466.375 --> 2, 421.6 --> 1.4, 490.103 --> 4.38462, 472.476 --> 5.14286, 363.125 --> 2.125, 359.111 --> 1.55556, 367.059 --> 1.82353, 337.5 --> 1.5, 328.182 --> 1.72727, 314.545 --> 2.63636, 319.125 --> 2.41667, 304.75 --> 1.875, 290.815 --> 3.14815, 261.818 --> 2.27273, 251.1 --> 2.5, 274.876 --> 4.13483, 263.586 --> 3.41379, 260.667 --> 2.95833 )
[LOG] Overall execution time: 41.67 sec CPU time.
[LOG] Overall execution time: 42 sec real time.
Synthesis time: 42.06 sec (Real time) / 41.83 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.62 sec (Real time) / 0.61 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 21.33 sec (Real time) / 21.30 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 612 34 47 1 531
Raw AIGER output size: aag 1997 15 47 1 1916
=====================  genbuf12c3y.aag =====================
[LOG] Relation determinization time: 29.34 sec CPU time.
[LOG] Relation determinization time: 30 sec real time.
[LOG] Final circuit size: 1549 new AND gates.
[LOG] Size before ABC: 1778 AND gates.
[LOG] Size after ABC: 1549 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 27.3/27 sec (0.75/1 sec, 0.69/0 sec, 0.06/0 sec, 0.83/1 sec, 0.96/1 sec, 0.19/0 sec, 0.31/1 sec, 0.37/0 sec, 0.44/0 sec, 0.46/1 sec, 0.44/0 sec, 0.68/1 sec, 0.45/0 sec, 0.64/1 sec, 0.55/1 sec, 0.69/0 sec, 1.27/2 sec, 1.36/1 sec, 7.97/8 sec, 8.19/8 sec )
[LOG] Nr of iterations: 444 (8, 3, 6, 39, 36, 12, 8, 14, 12, 9, 22, 18, 17, 22, 13, 11, 88, 56, 27, 23 )
[LOG] Total clause computation time: 6.54/6 sec (0.68/0.68 sec, 0.63/0.63 sec, 0/0 sec, 0.17/0.17 sec, 0.1/0.1 sec, 0.01/0.01 sec, 0.03/0.03 sec, 0.05/0.05 sec, 0.03/0.03 sec, 0.01/0.01 sec, 0.06/0.06 sec, 0.05/0.05 sec, 0.08/0.08 sec, 0.04/0.04 sec, 0.09/0.09 sec, 0.07/0.07 sec, 0.45/0.45 sec, 0.09/0.09 sec, 1.23/1.23 sec, 2.67/2.67 sec )
[LOG] Total clause minimization time: 20.08/21 sec (0.04/0.04 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.64/0.64 sec, 0.82/0.82 sec, 0.15/0.15 sec, 0.25/0.25 sec, 0.28/0.28 sec, 0.38/0.38 sec, 0.42/0.42 sec, 0.34/0.34 sec, 0.59/0.59 sec, 0.34/0.34 sec, 0.57/0.57 sec, 0.42/0.42 sec, 0.59/0.59 sec, 0.78/0.78 sec, 1.23/1.23 sec, 6.7/6.7 sec, 5.48/5.48 sec )
[LOG] Total clause size reduction: 156255 --> 1496 (3934 --> 19, 1122 --> 2, 2775 --> 9, 20216 --> 169, 18095 --> 222, 4873 --> 15, 3010 --> 14, 5421 --> 25, 4411 --> 24, 3096 --> 15, 7833 --> 40, 6137 --> 68, 5520 --> 30, 6993 --> 43, 3804 --> 30, 3030 --> 23, 26274 --> 390, 16005 --> 166, 7436 --> 116, 6270 --> 76 )
[LOG] Average clause size reduction: 351.926 --> 3.36937 (491.75 --> 2.375, 374 --> 0.666667, 462.5 --> 1.5, 518.359 --> 4.33333, 502.639 --> 6.16667, 406.083 --> 1.25, 376.25 --> 1.75, 387.214 --> 1.78571, 367.583 --> 2, 344 --> 1.66667, 356.045 --> 1.81818, 340.944 --> 3.77778, 324.706 --> 1.76471, 317.864 --> 1.95455, 292.615 --> 2.30769, 275.455 --> 2.09091, 298.568 --> 4.43182, 285.804 --> 2.96429, 275.407 --> 4.2963, 272.609 --> 3.30435 )
[LOG] Overall execution time: 29.36 sec CPU time.
[LOG] Overall execution time: 30 sec real time.
Synthesis time: 29.76 sec (Real time) / 29.58 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.67 sec (Real time) / 0.68 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 20.46 sec (Real time) / 20.40 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 646 36 49 1 561
Raw AIGER output size: aag 2195 16 49 1 2110
=====================  genbuf13c3y.aag =====================
[LOG] Relation determinization time: 50.35 sec CPU time.
[LOG] Relation determinization time: 51 sec real time.
[LOG] Final circuit size: 1809 new AND gates.
[LOG] Size before ABC: 2152 AND gates.
[LOG] Size after ABC: 1809 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 47.29/47 sec (0.12/0 sec, 1.31/1 sec, 0.07/0 sec, 0.73/1 sec, 1/1 sec, 0.26/0 sec, 0.47/1 sec, 0.41/0 sec, 0.41/1 sec, 0.55/0 sec, 0.47/1 sec, 0.5/0 sec, 0.74/1 sec, 0.84/1 sec, 0.91/1 sec, 0.85/0 sec, 1.71/2 sec, 1.84/2 sec, 2.22/2 sec, 20.38/21 sec, 11.5/11 sec )
[LOG] Nr of iterations: 518 (7, 7, 4, 42, 21, 7, 9, 20, 10, 11, 10, 12, 17, 17, 14, 10, 154, 27, 54, 44, 21 )
[LOG] Total clause computation time: 9/8 sec (0.07/0.07 sec, 1.2/1.2 sec, 0.01/0.01 sec, 0.17/0.17 sec, 0.11/0.11 sec, 0.1/0.1 sec, 0.11/0.11 sec, 0.04/0.04 sec, 0.02/0.02 sec, 0.05/0.05 sec, 0.08/0.08 sec, 0.08/0.08 sec, 0.06/0.06 sec, 0.06/0.06 sec, 0.1/0.1 sec, 0.08/0.08 sec, 0.44/0.44 sec, 0.09/0.09 sec, 0.12/0.12 sec, 3.75/3.75 sec, 2.26/2.26 sec )
[LOG] Total clause minimization time: 37.27/38 sec (0.01/0.01 sec, 0.06/0.06 sec, 0.01/0.01 sec, 0.52/0.52 sec, 0.84/0.84 sec, 0.11/0.11 sec, 0.31/0.31 sec, 0.32/0.32 sec, 0.34/0.34 sec, 0.45/0.45 sec, 0.35/0.35 sec, 0.38/0.38 sec, 0.63/0.63 sec, 0.73/0.73 sec, 0.76/0.76 sec, 0.72/0.72 sec, 1.23/1.23 sec, 1.7/1.7 sec, 2.04/2.04 sec, 16.57/16.57 sec, 9.19/9.19 sec )
[LOG] Total clause size reduction: 187571 --> 1860 (3606 --> 11, 3600 --> 15, 1782 --> 6, 23288 --> 173, 11080 --> 76, 2838 --> 8, 3688 --> 12, 8493 --> 39, 3888 --> 17, 4180 --> 29, 3627 --> 28, 4290 --> 20, 5968 --> 36, 5776 --> 46, 4485 --> 26, 2988 --> 20, 50643 --> 793, 8190 --> 77, 16218 --> 200, 12943 --> 170, 6000 --> 58 )
[LOG] Average clause size reduction: 362.106 --> 3.59073 (515.143 --> 1.57143, 514.286 --> 2.14286, 445.5 --> 1.5, 554.476 --> 4.11905, 527.619 --> 3.61905, 405.429 --> 1.14286, 409.778 --> 1.33333, 424.65 --> 1.95, 388.8 --> 1.7, 380 --> 2.63636, 362.7 --> 2.8, 357.5 --> 1.66667, 351.059 --> 2.11765, 339.765 --> 2.70588, 320.357 --> 1.85714, 298.8 --> 2, 328.851 --> 5.14935, 303.333 --> 2.85185, 300.333 --> 3.7037, 294.159 --> 3.86364, 285.714 --> 2.7619 )
[LOG] Overall execution time: 50.36 sec CPU time.
[LOG] Overall execution time: 51 sec real time.
Synthesis time: 50.83 sec (Real time) / 50.54 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.73 sec (Real time) / 0.74 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 15.80 sec (Real time) / 15.78 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 691 38 51 1 602
Raw AIGER output size: aag 2500 17 51 1 2411
=====================  genbuf14c3y.aag =====================
[LOG] Relation determinization time: 72.3 sec CPU time.
[LOG] Relation determinization time: 73 sec real time.
[LOG] Final circuit size: 2140 new AND gates.
[LOG] Size before ABC: 2538 AND gates.
[LOG] Size after ABC: 2140 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 68.41/69 sec (4.21/4 sec, 1.08/1 sec, 0.12/0 sec, 2.52/3 sec, 1.88/2 sec, 0.73/1 sec, 0.49/0 sec, 0.55/1 sec, 0.7/0 sec, 0.82/1 sec, 1.07/1 sec, 0.76/1 sec, 0.48/1 sec, 0.78/0 sec, 1.43/2 sec, 1/1 sec, 3.38/3 sec, 2.42/3 sec, 3.45/3 sec, 3/3 sec, 15.85/16 sec, 21.69/22 sec )
[LOG] Nr of iterations: 614 (15, 7, 14, 48, 47, 13, 16, 23, 20, 11, 13, 9, 16, 11, 12, 14, 113, 38, 55, 17, 72, 30 )
[LOG] Total clause computation time: 9.23/9 sec (0.17/0.17 sec, 0.98/0.98 sec, 0.04/0.04 sec, 0.4/0.4 sec, 0.27/0.27 sec, 0.23/0.23 sec, 0.05/0.05 sec, 0.07/0.07 sec, 0.1/0.1 sec, 0.15/0.15 sec, 0.16/0.16 sec, 0.25/0.25 sec, 0.12/0.12 sec, 0.16/0.16 sec, 0.17/0.17 sec, 0.06/0.06 sec, 1.21/1.21 sec, 0.18/0.18 sec, 0.12/0.12 sec, 0.17/0.17 sec, 0.64/0.64 sec, 3.53/3.53 sec )
[LOG] Total clause minimization time: 57.95/60 sec (4/4 sec, 0.04/0.04 sec, 0.04/0.04 sec, 2.07/2.07 sec, 1.56/1.56 sec, 0.45/0.45 sec, 0.38/0.38 sec, 0.42/0.42 sec, 0.55/0.55 sec, 0.62/0.62 sec, 0.85/0.85 sec, 0.46/0.46 sec, 0.3/0.3 sec, 0.56/0.56 sec, 1.2/1.2 sec, 0.88/0.88 sec, 2.11/2.11 sec, 2.17/2.17 sec, 3.27/3.27 sec, 2.77/2.77 sec, 15.15/15.15 sec, 18.1/18.1 sec )
[LOG] Total clause size reduction: 248199 --> 2211 (8904 --> 56, 3810 --> 16, 8177 --> 38, 28435 --> 213, 27048 --> 242, 6048 --> 41, 7380 --> 23, 10516 --> 53, 8778 --> 38, 4480 --> 21, 5196 --> 26, 3368 --> 16, 6045 --> 29, 3910 --> 23, 4114 --> 31, 4680 --> 28, 40208 --> 592, 12691 --> 109, 17820 --> 175, 5120 --> 46, 22365 --> 295, 9106 --> 100 )
[LOG] Average clause size reduction: 404.233 --> 3.60098 (593.6 --> 3.73333, 544.286 --> 2.28571, 584.071 --> 2.71429, 592.396 --> 4.4375, 575.489 --> 5.14894, 465.231 --> 3.15385, 461.25 --> 1.4375, 457.217 --> 2.30435, 438.9 --> 1.9, 407.273 --> 1.90909, 399.692 --> 2, 374.222 --> 1.77778, 377.812 --> 1.8125, 355.455 --> 2.09091, 342.833 --> 2.58333, 334.286 --> 2, 355.823 --> 5.23894, 333.974 --> 2.86842, 324 --> 3.18182, 301.176 --> 2.70588, 310.625 --> 4.09722, 303.533 --> 3.33333 )
[LOG] Overall execution time: 72.31 sec CPU time.
[LOG] Overall execution time: 73 sec real time.
Synthesis time: 72.84 sec (Real time) / 72.46 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.93 sec (Real time) / 0.94 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 48.29 sec (Real time) / 48.18 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 732 40 53 1 639
Raw AIGER output size: aag 2872 18 53 1 2779
=====================  genbuf15c3y.aag =====================
[LOG] Relation determinization time: 62.95 sec CPU time.
[LOG] Relation determinization time: 63 sec real time.
[LOG] Final circuit size: 2670 new AND gates.
[LOG] Size before ABC: 3206 AND gates.
[LOG] Size after ABC: 2670 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 58.72/58 sec (0.21/0 sec, 0.2/0 sec, 0.08/0 sec, 1.19/1 sec, 1.35/2 sec, 0.79/0 sec, 0.6/1 sec, 0.79/1 sec, 0.6/0 sec, 0.59/1 sec, 0.78/1 sec, 0.91/1 sec, 0.73/1 sec, 1.21/1 sec, 1.13/1 sec, 0.69/1 sec, 3.3/3 sec, 1.49/1 sec, 2.41/3 sec, 1.79/2 sec, 2.06/2 sec, 6.87/7 sec, 28.95/28 sec )
[LOG] Nr of iterations: 706 (8, 8, 3, 36, 34, 11, 10, 17, 7, 11, 14, 16, 12, 20, 13, 13, 99, 30, 51, 16, 18, 161, 98 )
[LOG] Total clause computation time: 11.9/14 sec (0.09/0.09 sec, 0.06/0.06 sec, 0.01/0.01 sec, 0.16/0.16 sec, 0.26/0.26 sec, 0.06/0.06 sec, 0.09/0.09 sec, 0.22/0.22 sec, 0.05/0.05 sec, 0.06/0.06 sec, 0.08/0.08 sec, 0.12/0.12 sec, 0.06/0.06 sec, 0.1/0.1 sec, 0.12/0.12 sec, 0.14/0.14 sec, 1/1 sec, 0.13/0.13 sec, 0.13/0.13 sec, 0.15/0.15 sec, 0.15/0.15 sec, 1.52/1.52 sec, 7.14/7.14 sec )
[LOG] Total clause minimization time: 45.55/42 sec (0.06/0.06 sec, 0.09/0.09 sec, 0.02/0.02 sec, 0.99/0.99 sec, 1.03/1.03 sec, 0.68/0.68 sec, 0.45/0.45 sec, 0.51/0.51 sec, 0.5/0.5 sec, 0.47/0.47 sec, 0.65/0.65 sec, 0.74/0.74 sec, 0.61/0.61 sec, 1.07/1.07 sec, 0.95/0.95 sec, 0.49/0.49 sec, 2.24/2.24 sec, 1.3/1.3 sec, 2.23/2.23 sec, 1.58/1.58 sec, 1.85/1.85 sec, 5.29/5.29 sec, 21.75/21.75 sec )
[LOG] Total clause size reduction: 277538 --> 2872 (4760 --> 24, 4753 --> 19, 1346 --> 2, 22715 --> 138, 20691 --> 144, 5350 --> 16, 4689 --> 16, 8128 --> 30, 2958 --> 11, 4790 --> 22, 6032 --> 29, 6780 --> 35, 4763 --> 25, 7961 --> 44, 4824 --> 27, 4668 --> 29, 38024 --> 542, 10788 --> 89, 17950 --> 149, 5160 --> 44, 5695 --> 48, 52800 --> 1001, 31913 --> 388 )
[LOG] Average clause size reduction: 393.113 --> 4.06799 (595 --> 3, 594.125 --> 2.375, 448.667 --> 0.666667, 630.972 --> 3.83333, 608.559 --> 4.23529, 486.364 --> 1.45455, 468.9 --> 1.6, 478.118 --> 1.76471, 422.571 --> 1.57143, 435.455 --> 2, 430.857 --> 2.07143, 423.75 --> 2.1875, 396.917 --> 2.08333, 398.05 --> 2.2, 371.077 --> 2.07692, 359.077 --> 2.23077, 384.081 --> 5.47475, 359.6 --> 2.96667, 351.961 --> 2.92157, 322.5 --> 2.75, 316.389 --> 2.66667, 327.95 --> 6.21739, 325.643 --> 3.95918 )
[LOG] Overall execution time: 62.95 sec CPU time.
[LOG] Overall execution time: 63 sec real time.
Synthesis time: 63.55 sec (Real time) / 63.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.02 sec (Real time) / 1.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 44.90 sec (Real time) / 44.85 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 782 42 55 1 685
Raw AIGER output size: aag 3452 19 55 1 3355
=====================  genbuf16c3y.aag =====================
[LOG] Relation determinization time: 48.68 sec CPU time.
[LOG] Relation determinization time: 49 sec real time.
[LOG] Final circuit size: 2287 new AND gates.
[LOG] Size before ABC: 2677 AND gates.
[LOG] Size after ABC: 2287 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 43.59/44 sec (7.3/7 sec, 2.08/2 sec, 0.1/1 sec, 1.57/1 sec, 2.23/2 sec, 0.4/1 sec, 1.02/1 sec, 0.7/1 sec, 0.55/0 sec, 0.75/1 sec, 0.72/1 sec, 0.99/1 sec, 0.62/0 sec, 0.97/1 sec, 0.95/1 sec, 0.82/1 sec, 1.53/1 sec, 1.13/2 sec, 1.8/1 sec, 1.16/2 sec, 1.97/2 sec, 1.61/1 sec, 6.77/7 sec, 5.85/6 sec )
[LOG] Nr of iterations: 627 (15, 9, 5, 48, 50, 7, 7, 9, 5, 9, 12, 11, 9, 15, 10, 12, 76, 7, 55, 15, 15, 9, 95, 122 )
[LOG] Total clause computation time: 5.85/7 sec (0.05/0.05 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.28/0.28 sec, 0.21/0.21 sec, 0.12/0.12 sec, 0.3/0.3 sec, 0.1/0.1 sec, 0.04/0.04 sec, 0.12/0.12 sec, 0.12/0.12 sec, 0.1/0.1 sec, 0.12/0.12 sec, 0.17/0.17 sec, 0.08/0.08 sec, 0.24/0.24 sec, 0.45/0.45 sec, 0.24/0.24 sec, 0.17/0.17 sec, 0.18/0.18 sec, 0.17/0.17 sec, 0.11/0.11 sec, 1.53/1.53 sec, 0.91/0.91 sec )
[LOG] Total clause minimization time: 36.09/34 sec (7.2/7.2 sec, 1.99/1.99 sec, 0.01/0.01 sec, 1.23/1.23 sec, 1.95/1.95 sec, 0.21/0.21 sec, 0.66/0.66 sec, 0.53/0.53 sec, 0.44/0.44 sec, 0.56/0.56 sec, 0.53/0.53 sec, 0.82/0.82 sec, 0.43/0.43 sec, 0.73/0.73 sec, 0.8/0.8 sec, 0.52/0.52 sec, 1.01/1.01 sec, 0.82/0.82 sec, 1.56/1.56 sec, 0.91/0.91 sec, 1.73/1.73 sec, 1.43/1.43 sec, 5.16/5.16 sec, 4.86/4.86 sec )
[LOG] Total clause size reduction: 279883 --> 2307 (10178 --> 41, 5808 --> 15, 2880 --> 5, 32524 --> 204, 33075 --> 278, 3486 --> 10, 3414 --> 7, 4432 --> 13, 2156 --> 5, 4200 --> 24, 5599 --> 20, 4960 --> 24, 3832 --> 13, 6524 --> 35, 4050 --> 17, 4818 --> 24, 32775 --> 430, 2520 --> 13, 21924 --> 181, 5474 --> 34, 5278 --> 38, 2912 --> 20, 33746 --> 424, 43318 --> 432 )
[LOG] Average clause size reduction: 446.384 --> 3.67943 (678.533 --> 2.73333, 645.333 --> 1.66667, 576 --> 1, 677.583 --> 4.25, 661.5 --> 5.56, 498 --> 1.42857, 487.714 --> 1, 492.444 --> 1.44444, 431.2 --> 1, 466.667 --> 2.66667, 466.583 --> 1.66667, 450.909 --> 2.18182, 425.778 --> 1.44444, 434.933 --> 2.33333, 405 --> 1.7, 401.5 --> 2, 431.25 --> 5.65789, 360 --> 1.85714, 398.618 --> 3.29091, 364.933 --> 2.26667, 351.867 --> 2.53333, 323.556 --> 2.22222, 355.221 --> 4.46316, 355.066 --> 3.54098 )
[LOG] Overall execution time: 48.7 sec CPU time.
[LOG] Overall execution time: 49 sec real time.
Synthesis time: 49.24 sec (Real time) / 48.91 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.08 sec (Real time) / 1.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 38.12 sec (Real time) / 38.06 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 835 44 58 1 733
Raw AIGER output size: aag 3122 20 58 1 3020
=====================  genbuf1b4y.aag =====================
[LOG] Relation determinization time: 0.04 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 156 new AND gates.
[LOG] Size before ABC: 176 AND gates.
[LOG] Size after ABC: 155 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.04/0 sec (0.02/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec )
[LOG] Nr of iterations: 54 (18, 15, 7, 2, 8, 4 )
[LOG] Total clause computation time: 0.01/0 sec (0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.01/0 sec (0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 5934 --> 112 (2312 --> 42, 1792 --> 39, 666 --> 10, 109 --> 0, 749 --> 16, 306 --> 5 )
[LOG] Average clause size reduction: 109.889 --> 2.07407 (128.444 --> 2.33333, 119.467 --> 2.6, 95.1429 --> 1.42857, 54.5 --> 0, 93.625 --> 2, 76.5 --> 1.25 )
[LOG] Overall execution time: 0.04 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.26 sec (Real time) / 0.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.25 sec (Real time) / 0.24 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 175 11 23 1 141
Raw AIGER output size: aag 330 5 23 1 297
=====================  genbuf2b4y.aag =====================
[LOG] Relation determinization time: 0.1 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 233 new AND gates.
[LOG] Size before ABC: 257 AND gates.
[LOG] Size after ABC: 233 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.08/0 sec (0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0/0 sec )
[LOG] Nr of iterations: 71 (18, 19, 4, 4, 4, 17, 5 )
[LOG] Total clause computation time: 0.04/0 sec (0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.04/0 sec (0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec )
[LOG] Total clause size reduction: 9646 --> 177 (2941 --> 65, 2970 --> 53, 432 --> 5, 396 --> 5, 387 --> 5, 2032 --> 36, 488 --> 8 )
[LOG] Average clause size reduction: 135.859 --> 2.49296 (163.389 --> 3.61111, 156.316 --> 2.78947, 108 --> 1.25, 99 --> 1.25, 96.75 --> 1.25, 119.529 --> 2.11765, 97.6 --> 1.6 )
[LOG] Overall execution time: 0.1 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.30 sec (Real time) / 0.25 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.08 sec (Real time) / 0.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.84 sec (Real time) / 0.84 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 213 13 26 1 174
Raw AIGER output size: aag 446 6 26 1 407
=====================  genbuf3b4y.aag =====================
[LOG] Relation determinization time: 0.37 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 396 new AND gates.
[LOG] Size before ABC: 465 AND gates.
[LOG] Size after ABC: 396 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.32/0 sec (0.04/0 sec, 0.02/0 sec, 0.02/0 sec, 0.01/0 sec, 0.02/0 sec, 0.02/0 sec, 0.11/0 sec, 0.07/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 124 (24, 25, 7, 6, 13, 9, 7, 29, 4 )
[LOG] Total clause computation time: 0.08/0 sec (0.02/0.02 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.19/0 sec (0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.09/0.09 sec, 0.03/0.03 sec, 0/0 sec )
[LOG] Total clause size reduction: 19979 --> 354 (4922 --> 84, 4944 --> 100, 1068 --> 12, 810 --> 7, 1824 --> 28, 1160 --> 23, 864 --> 15, 3976 --> 79, 411 --> 6 )
[LOG] Average clause size reduction: 161.121 --> 2.85484 (205.083 --> 3.5, 197.76 --> 4, 152.571 --> 1.71429, 135 --> 1.16667, 140.308 --> 2.15385, 128.889 --> 2.55556, 123.429 --> 2.14286, 137.103 --> 2.72414, 102.75 --> 1.5 )
[LOG] Overall execution time: 0.37 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.60 sec (Real time) / 0.54 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.10 sec (Real time) / 0.10 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.30 sec (Real time) / 1.30 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 254 16 30 1 208
Raw AIGER output size: aag 650 7 30 1 604
=====================  genbuf4b4y.aag =====================
[LOG] Relation determinization time: 0.5 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 600 new AND gates.
[LOG] Size before ABC: 709 AND gates.
[LOG] Size after ABC: 599 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.44/1 sec (0/0 sec, 0.01/0 sec, 0.04/0 sec, 0.02/0 sec, 0.01/0 sec, 0.02/0 sec, 0.06/0 sec, 0.06/0 sec, 0.1/0 sec, 0.12/1 sec )
[LOG] Nr of iterations: 192 (2, 3, 34, 12, 8, 7, 26, 21, 44, 35 )
[LOG] Total clause computation time: 0.1/0 sec (0/0 sec, 0/0 sec, 0.02/0.02 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.03/0.03 sec, 0.02/0.02 sec )
[LOG] Total clause minimization time: 0.31/1 sec (0/0 sec, 0/0 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0/0 sec, 0.01/0.01 sec, 0.05/0.05 sec, 0.05/0.05 sec, 0.06/0.06 sec, 0.1/0.1 sec )
[LOG] Total clause size reduction: 31677 --> 596 (286 --> 1, 536 --> 5, 7194 --> 122, 2277 --> 21, 1351 --> 12, 1098 --> 11, 4125 --> 101, 3140 --> 77, 6536 --> 161, 5134 --> 85 )
[LOG] Average clause size reduction: 164.984 --> 3.10417 (143 --> 0.5, 178.667 --> 1.66667, 211.588 --> 3.58824, 189.75 --> 1.75, 168.875 --> 1.5, 156.857 --> 1.57143, 158.654 --> 3.88462, 149.524 --> 3.66667, 148.545 --> 3.65909, 146.686 --> 2.42857 )
[LOG] Overall execution time: 0.5 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.78 sec (Real time) / 0.70 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.16 sec (Real time) / 0.16 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 2.20 sec (Real time) / 2.19 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 296 18 33 1 245
Raw AIGER output size: aag 895 8 33 1 845
=====================  genbuf5b4y.aag =====================
[LOG] Relation determinization time: 1.89 sec CPU time.
[LOG] Relation determinization time: 3 sec real time.
[LOG] Final circuit size: 1072 new AND gates.
[LOG] Size before ABC: 1328 AND gates.
[LOG] Size after ABC: 1070 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 1.77/2 sec (0.01/0 sec, 0/0 sec, 0.04/0 sec, 0.02/1 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.09/0 sec, 0.11/0 sec, 0.58/0 sec, 0.55/1 sec, 0.31/0 sec )
[LOG] Nr of iterations: 283 (3, 2, 26, 15, 8, 4, 10, 21, 35, 99, 47, 13 )
[LOG] Total clause computation time: 0.24/0 sec (0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.05/0.05 sec, 0.02/0.02 sec, 0.06/0.06 sec, 0.04/0.04 sec, 0.04/0.04 sec )
[LOG] Total clause minimization time: 1.48/2 sec (0/0 sec, 0/0 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.04/0.04 sec, 0.09/0.09 sec, 0.51/0.51 sec, 0.49/0.49 sec, 0.26/0.26 sec )
[LOG] Total clause size reduction: 50772 --> 1190 (660 --> 4, 308 --> 1, 6425 --> 79, 3388 --> 36, 1603 --> 11, 642 --> 5, 1836 --> 16, 3720 --> 90, 6052 --> 166, 16464 --> 628, 7682 --> 125, 1992 --> 29 )
[LOG] Average clause size reduction: 179.406 --> 4.20495 (220 --> 1.33333, 154 --> 0.5, 247.115 --> 3.03846, 225.867 --> 2.4, 200.375 --> 1.375, 160.5 --> 1.25, 183.6 --> 1.6, 177.143 --> 4.28571, 172.914 --> 4.74286, 166.303 --> 6.34343, 163.447 --> 2.65957, 153.231 --> 2.23077 )
[LOG] Overall execution time: 1.89 sec CPU time.
[LOG] Overall execution time: 3 sec real time.
Synthesis time: 2.25 sec (Real time) / 2.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.35 sec (Real time) / 0.36 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 5.64 sec (Real time) / 5.64 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 340 21 37 1 282
Raw AIGER output size: aag 1410 9 37 1 1354
=====================  genbuf6b4y.aag =====================
[LOG] Relation determinization time: 3.62 sec CPU time.
[LOG] Relation determinization time: 4 sec real time.
[LOG] Final circuit size: 2179 new AND gates.
[LOG] Size before ABC: 2751 AND gates.
[LOG] Size after ABC: 2179 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 3.43/3 sec (0.01/0 sec, 0.02/0 sec, 0.05/0 sec, 0.03/0 sec, 0.04/0 sec, 0.03/0 sec, 0.04/0 sec, 0.03/0 sec, 0.2/0 sec, 0.21/1 sec, 0.7/0 sec, 1.16/1 sec, 0.91/1 sec )
[LOG] Nr of iterations: 480 (8, 5, 28, 10, 11, 3, 7, 8, 38, 33, 109, 203, 17 )
[LOG] Total clause computation time: 0.5/1 sec (0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.03/0.03 sec, 0.07/0.07 sec, 0.03/0.03 sec, 0.19/0.19 sec, 0.16/0.16 sec )
[LOG] Total clause minimization time: 2.85/2 sec (0.01/0.01 sec, 0/0 sec, 0.05/0.05 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.16/0.16 sec, 0.13/0.13 sec, 0.65/0.65 sec, 0.97/0.97 sec, 0.74/0.74 sec )
[LOG] Total clause size reduction: 93095 --> 2599 (2625 --> 18, 1396 --> 13, 7560 --> 78, 2430 --> 14, 2570 --> 25, 488 --> 3, 1380 --> 11, 1540 --> 15, 7474 --> 183, 6208 --> 171, 19764 --> 640, 36764 --> 1385, 2896 --> 43 )
[LOG] Average clause size reduction: 193.948 --> 5.41458 (328.125 --> 2.25, 279.2 --> 2.6, 270 --> 2.78571, 243 --> 1.4, 233.636 --> 2.27273, 162.667 --> 1, 197.143 --> 1.57143, 192.5 --> 1.875, 196.684 --> 4.81579, 188.121 --> 5.18182, 181.321 --> 5.87156, 181.103 --> 6.82266, 170.353 --> 2.52941 )
[LOG] Overall execution time: 3.62 sec CPU time.
[LOG] Overall execution time: 4 sec real time.
Synthesis time: 4.14 sec (Real time) / 3.98 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.83 sec (Real time) / 0.83 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 13.37 sec (Real time) / 13.32 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 385 23 40 1 322
Raw AIGER output size: aag 2564 10 40 1 2501
=====================  genbuf7b4y.aag =====================
[LOG] Relation determinization time: 3.2 sec CPU time.
[LOG] Relation determinization time: 4 sec real time.
[LOG] Final circuit size: 1694 new AND gates.
[LOG] Size before ABC: 2100 AND gates.
[LOG] Size after ABC: 1693 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 2.99/3 sec (0.01/0 sec, 0.02/0 sec, 0.04/0 sec, 0.02/0 sec, 0.03/0 sec, 0.04/1 sec, 0.07/0 sec, 0.05/0 sec, 0.22/0 sec, 0.1/0 sec, 0.22/0 sec, 0.59/1 sec, 0.61/0 sec, 0.97/1 sec )
[LOG] Nr of iterations: 412 (2, 6, 32, 6, 6, 18, 9, 13, 38, 9, 34, 112, 104, 23 )
[LOG] Total clause computation time: 0.62/1 sec (0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.06/0.06 sec, 0/0 sec, 0.1/0.1 sec, 0.07/0.07 sec, 0.12/0.12 sec, 0.25/0.25 sec )
[LOG] Total clause minimization time: 2.28/2 sec (0/0 sec, 0/0 sec, 0.04/0.04 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.06/0.06 sec, 0.04/0.04 sec, 0.16/0.16 sec, 0.1/0.1 sec, 0.11/0.11 sec, 0.51/0.51 sec, 0.49/0.49 sec, 0.71/0.71 sec )
[LOG] Total clause size reduction: 87486 --> 1940 (416 --> 1, 1930 --> 12, 9548 --> 94, 1500 --> 7, 1430 --> 9, 4607 --> 29, 2064 --> 22, 2928 --> 27, 8362 --> 158, 1728 --> 15, 6864 --> 141, 21756 --> 720, 20085 --> 623, 4268 --> 82 )
[LOG] Average clause size reduction: 212.345 --> 4.70874 (208 --> 0.5, 321.667 --> 2, 298.375 --> 2.9375, 250 --> 1.16667, 238.333 --> 1.5, 255.944 --> 1.61111, 229.333 --> 2.44444, 225.231 --> 2.07692, 220.053 --> 4.15789, 192 --> 1.66667, 201.882 --> 4.14706, 194.25 --> 6.42857, 193.125 --> 5.99038, 185.565 --> 3.56522 )
[LOG] Overall execution time: 3.2 sec CPU time.
[LOG] Overall execution time: 4 sec real time.
Synthesis time: 3.65 sec (Real time) / 3.50 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.62 sec (Real time) / 0.62 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 13.77 sec (Real time) / 13.74 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 426 25 43 1 358
Raw AIGER output size: aag 2119 11 43 1 2052
=====================  genbuf8b4y.aag =====================
[LOG] Relation determinization time: 3.2 sec CPU time.
[LOG] Relation determinization time: 4 sec real time.
[LOG] Final circuit size: 1635 new AND gates.
[LOG] Size before ABC: 1946 AND gates.
[LOG] Size after ABC: 1634 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 2.92/2 sec (0.01/0 sec, 0.01/0 sec, 0.08/0 sec, 0.04/0 sec, 0.05/0 sec, 0.07/0 sec, 0.04/0 sec, 0.07/0 sec, 0.26/0 sec, 0.1/0 sec, 0.24/1 sec, 0.16/0 sec, 0.52/0 sec, 0.58/1 sec, 0.69/0 sec )
[LOG] Nr of iterations: 435 (4, 3, 43, 7, 8, 9, 3, 12, 39, 12, 37, 9, 106, 98, 45 )
[LOG] Total clause computation time: 0.51/0 sec (0/0 sec, 0/0 sec, 0.02/0.02 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.07/0.07 sec, 0.01/0.01 sec, 0.08/0.08 sec, 0/0 sec, 0.07/0.07 sec, 0.14/0.14 sec, 0.11/0.11 sec )
[LOG] Total clause minimization time: 2.29/2 sec (0.01/0.01 sec, 0/0 sec, 0.05/0.05 sec, 0.04/0.04 sec, 0.04/0.04 sec, 0.06/0.06 sec, 0.04/0.04 sec, 0.06/0.06 sec, 0.18/0.18 sec, 0.08/0.08 sec, 0.15/0.15 sec, 0.15/0.15 sec, 0.45/0.45 sec, 0.42/0.42 sec, 0.56/0.56 sec )
[LOG] Total clause size reduction: 100460 --> 1762 (1374 --> 5, 848 --> 3, 14112 --> 125, 1956 --> 14, 2205 --> 10, 2400 --> 13, 574 --> 3, 3003 --> 17, 9690 --> 236, 2651 --> 18, 8388 --> 191, 1784 --> 20, 22050 --> 581, 20273 --> 401, 9152 --> 125 )
[LOG] Average clause size reduction: 230.943 --> 4.05057 (343.5 --> 1.25, 282.667 --> 1, 328.186 --> 2.90698, 279.429 --> 2, 275.625 --> 1.25, 266.667 --> 1.44444, 191.333 --> 1, 250.25 --> 1.41667, 248.462 --> 6.05128, 220.917 --> 1.5, 226.703 --> 5.16216, 198.222 --> 2.22222, 208.019 --> 5.48113, 206.867 --> 4.09184, 203.378 --> 2.77778 )
[LOG] Overall execution time: 3.2 sec CPU time.
[LOG] Overall execution time: 4 sec real time.
Synthesis time: 3.65 sec (Real time) / 3.47 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.57 sec (Real time) / 0.57 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10.34 sec (Real time) / 10.29 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 468 27 46 1 395
Raw AIGER output size: aag 2102 12 46 1 2030
=====================  genbuf9b4y.aag =====================
[LOG] Relation determinization time: 10.38 sec CPU time.
[LOG] Relation determinization time: 11 sec real time.
[LOG] Final circuit size: 2316 new AND gates.
[LOG] Size before ABC: 2892 AND gates.
[LOG] Size after ABC: 2315 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 9.95/10 sec (0.02/0 sec, 0.02/0 sec, 0.08/1 sec, 0.04/0 sec, 0.06/0 sec, 0.07/0 sec, 0.1/0 sec, 0.08/0 sec, 0.29/0 sec, 0.12/0 sec, 0.48/1 sec, 0.08/0 sec, 0.11/0 sec, 1.99/2 sec, 2.92/3 sec, 1.75/2 sec, 1.74/1 sec )
[LOG] Nr of iterations: 555 (3, 7, 40, 7, 17, 13, 9, 14, 38, 11, 53, 6, 7, 139, 106, 63, 22 )
[LOG] Total clause computation time: 1.15/2 sec (0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.03/0.03 sec, 0.01/0.01 sec, 0.1/0.1 sec, 0.02/0.02 sec, 0.09/0.09 sec, 0.01/0.01 sec, 0/0 sec, 0.39/0.39 sec, 0.16/0.16 sec, 0.15/0.15 sec, 0.16/0.16 sec )
[LOG] Total clause minimization time: 8.59/8 sec (0.01/0.01 sec, 0/0 sec, 0.06/0.06 sec, 0.02/0.02 sec, 0.04/0.04 sec, 0.06/0.06 sec, 0.06/0.06 sec, 0.06/0.06 sec, 0.18/0.18 sec, 0.09/0.09 sec, 0.38/0.38 sec, 0.06/0.06 sec, 0.1/0.1 sec, 1.58/1.58 sec, 2.75/2.75 sec, 1.58/1.58 sec, 1.56/1.56 sec )
[LOG] Total clause size reduction: 141354 --> 2688 (1026 --> 3, 2850 --> 14, 14898 --> 127, 2196 --> 9, 5648 --> 25, 4080 --> 39, 2616 --> 17, 4056 --> 23, 10878 --> 184, 2800 --> 20, 14144 --> 338, 1290 --> 9, 1488 --> 11, 31188 --> 1058, 23625 --> 555, 13888 --> 194, 4683 --> 62 )
[LOG] Average clause size reduction: 254.692 --> 4.84324 (342 --> 1, 407.143 --> 2, 372.45 --> 3.175, 313.714 --> 1.28571, 332.235 --> 1.47059, 313.846 --> 3, 290.667 --> 1.88889, 289.714 --> 1.64286, 286.263 --> 4.84211, 254.545 --> 1.81818, 266.868 --> 6.37736, 215 --> 1.5, 212.571 --> 1.57143, 224.374 --> 7.61151, 222.877 --> 5.23585, 220.444 --> 3.07937, 212.864 --> 2.81818 )
[LOG] Overall execution time: 10.38 sec CPU time.
[LOG] Overall execution time: 11 sec real time.
Synthesis time: 10.96 sec (Real time) / 10.77 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.73 sec (Real time) / 0.73 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 16.66 sec (Real time) / 16.63 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 523 30 50 1 443
Raw AIGER output size: aag 2838 13 50 1 2759
=====================  genbuf10b4y.aag =====================
[LOG] Relation determinization time: 6.29 sec CPU time.
[LOG] Relation determinization time: 7 sec real time.
[LOG] Final circuit size: 1364 new AND gates.
[LOG] Size before ABC: 1624 AND gates.
[LOG] Size after ABC: 1364 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 5.77/6 sec (0.28/0 sec, 0.1/0 sec, 0.02/0 sec, 0.29/1 sec, 0.28/0 sec, 0.04/0 sec, 0.08/0 sec, 0.13/0 sec, 0.1/0 sec, 0.16/0 sec, 0.1/1 sec, 0.2/0 sec, 0.1/0 sec, 0.16/0 sec, 0.14/0 sec, 0.43/1 sec, 1.35/1 sec, 1.81/2 sec )
[LOG] Nr of iterations: 396 (6, 9, 8, 34, 48, 8, 17, 16, 12, 24, 14, 12, 11, 14, 9, 73, 31, 50 )
[LOG] Total clause computation time: 1.02/3 sec (0.11/0.11 sec, 0.07/0.07 sec, 0.01/0.01 sec, 0.06/0.06 sec, 0.06/0.06 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0/0 sec, 0.09/0.09 sec, 0.26/0.26 sec, 0.24/0.24 sec )
[LOG] Total clause minimization time: 4.52/3 sec (0.16/0.16 sec, 0.01/0.01 sec, 0/0 sec, 0.22/0.22 sec, 0.21/0.21 sec, 0.03/0.03 sec, 0.07/0.07 sec, 0.12/0.12 sec, 0.09/0.09 sec, 0.12/0.12 sec, 0.06/0.06 sec, 0.18/0.18 sec, 0.06/0.06 sec, 0.12/0.12 sec, 0.12/0.12 sec, 0.32/0.32 sec, 1.08/1.08 sec, 1.55/1.55 sec )
[LOG] Total clause size reduction: 119736 --> 1395 (2440 --> 12, 3896 --> 20, 3367 --> 13, 14883 --> 189, 20821 --> 306, 2464 --> 10, 5472 --> 31, 4935 --> 25, 3487 --> 18, 6969 --> 54, 3783 --> 30, 3069 --> 26, 2660 --> 25, 3289 --> 28, 1952 --> 18, 17496 --> 285, 7140 --> 147, 11613 --> 158 )
[LOG] Average clause size reduction: 302.364 --> 3.52273 (406.667 --> 2, 432.889 --> 2.22222, 420.875 --> 1.625, 437.735 --> 5.55882, 433.771 --> 6.375, 308 --> 1.25, 321.882 --> 1.82353, 308.438 --> 1.5625, 290.583 --> 1.5, 290.375 --> 2.25, 270.214 --> 2.14286, 255.75 --> 2.16667, 241.818 --> 2.27273, 234.929 --> 2, 216.889 --> 2, 239.671 --> 3.90411, 230.323 --> 4.74194, 232.26 --> 3.16 )
[LOG] Overall execution time: 6.29 sec CPU time.
[LOG] Overall execution time: 7 sec real time.
Synthesis time: 6.70 sec (Real time) / 6.57 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.43 sec (Real time) / 0.43 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 14.55 sec (Real time) / 14.50 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 560 32 53 1 475
Raw AIGER output size: aag 1924 14 53 1 1839
=====================  genbuf11b4y.aag =====================
[LOG] Relation determinization time: 9.51 sec CPU time.
[LOG] Relation determinization time: 10 sec real time.
[LOG] Final circuit size: 1596 new AND gates.
[LOG] Size before ABC: 1882 AND gates.
[LOG] Size after ABC: 1596 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 8.72/9 sec (0.29/0 sec, 0.14/0 sec, 0.03/0 sec, 0.23/1 sec, 0.33/0 sec, 0.09/0 sec, 0.12/0 sec, 0.11/0 sec, 0.08/0 sec, 0.16/1 sec, 0.11/0 sec, 0.21/0 sec, 0.23/0 sec, 0.25/0 sec, 0.24/1 sec, 0.27/0 sec, 0.34/0 sec, 3.1/3 sec, 2.39/3 sec )
[LOG] Nr of iterations: 445 (7, 3, 8, 37, 52, 16, 7, 9, 10, 15, 20, 11, 12, 20, 40, 26, 67, 38, 47 )
[LOG] Total clause computation time: 1.62/1 sec (0.1/0.1 sec, 0.12/0.12 sec, 0.01/0.01 sec, 0.09/0.09 sec, 0.06/0.06 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.04/0.04 sec, 0.04/0.04 sec, 0.11/0.11 sec, 0.43/0.43 sec, 0.45/0.45 sec )
[LOG] Total clause minimization time: 6.86/8 sec (0.18/0.18 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.13/0.13 sec, 0.26/0.26 sec, 0.06/0.06 sec, 0.1/0.1 sec, 0.1/0.1 sec, 0.05/0.05 sec, 0.11/0.11 sec, 0.08/0.08 sec, 0.18/0.18 sec, 0.19/0.19 sec, 0.2/0.2 sec, 0.19/0.19 sec, 0.2/0.2 sec, 0.22/0.22 sec, 2.66/2.66 sec, 1.93/1.93 sec )
[LOG] Total clause size reduction: 140288 --> 1634 (3132 --> 17, 1042 --> 6, 3605 --> 10, 17460 --> 208, 24327 --> 321, 5670 --> 28, 2208 --> 10, 2840 --> 14, 3087 --> 15, 4606 --> 41, 6023 --> 44, 3050 --> 22, 3223 --> 27, 5320 --> 57, 10413 --> 128, 6450 --> 70, 16962 --> 262, 9324 --> 179, 11546 --> 175 )
[LOG] Average clause size reduction: 315.254 --> 3.67191 (447.429 --> 2.42857, 347.333 --> 2, 450.625 --> 1.25, 471.892 --> 5.62162, 467.827 --> 6.17308, 354.375 --> 1.75, 315.429 --> 1.42857, 315.556 --> 1.55556, 308.7 --> 1.5, 307.067 --> 2.73333, 301.15 --> 2.2, 277.273 --> 2, 268.583 --> 2.25, 266 --> 2.85, 260.325 --> 3.2, 248.077 --> 2.69231, 253.164 --> 3.91045, 245.368 --> 4.71053, 245.66 --> 3.7234 )
[LOG] Overall execution time: 9.51 sec CPU time.
[LOG] Overall execution time: 10 sec real time.
Synthesis time: 9.92 sec (Real time) / 9.78 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.61 sec (Real time) / 0.60 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 14.54 sec (Real time) / 14.50 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 600 34 56 1 510
Raw AIGER output size: aag 2196 15 56 1 2106
=====================  genbuf12b4y.aag =====================
[LOG] Relation determinization time: 10.72 sec CPU time.
[LOG] Relation determinization time: 12 sec real time.
[LOG] Final circuit size: 2045 new AND gates.
[LOG] Size before ABC: 2448 AND gates.
[LOG] Size after ABC: 2045 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 10.04/10 sec (0.04/0 sec, 0.16/0 sec, 0.03/0 sec, 0.31/1 sec, 0.32/0 sec, 0.17/0 sec, 0.17/0 sec, 0.18/0 sec, 0.22/1 sec, 0.32/0 sec, 0.12/0 sec, 0.08/0 sec, 0.17/0 sec, 0.2/1 sec, 0.27/0 sec, 0.17/0 sec, 0.96/1 sec, 0.62/1 sec, 2.88/2 sec, 2.65/3 sec )
[LOG] Nr of iterations: 542 (10, 7, 3, 39, 35, 16, 10, 9, 9, 18, 12, 7, 11, 16, 22, 13, 140, 65, 63, 37 )
[LOG] Total clause computation time: 1.59/2 sec (0.01/0.01 sec, 0.13/0.13 sec, 0/0 sec, 0.18/0.18 sec, 0.11/0.11 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.21/0.21 sec, 0.03/0.03 sec, 0.3/0.3 sec, 0.47/0.47 sec )
[LOG] Total clause minimization time: 8.13/7 sec (0.02/0.02 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.12/0.12 sec, 0.2/0.2 sec, 0.14/0.14 sec, 0.14/0.14 sec, 0.16/0.16 sec, 0.19/0.19 sec, 0.29/0.29 sec, 0.08/0.08 sec, 0.05/0.05 sec, 0.13/0.13 sec, 0.17/0.17 sec, 0.24/0.24 sec, 0.14/0.14 sec, 0.74/0.74 sec, 0.57/0.57 sec, 2.56/2.56 sec, 2.16/2.16 sec )
[LOG] Total clause size reduction: 173758 --> 2183 (5022 --> 29, 3342 --> 12, 1102 --> 5, 19798 --> 212, 17442 --> 226, 6075 --> 26, 3546 --> 18, 3048 --> 15, 2952 --> 14, 6035 --> 59, 3773 --> 20, 1986 --> 11, 3190 --> 23, 4605 --> 47, 6174 --> 52, 3372 --> 26, 38920 --> 714, 17344 --> 209, 16492 --> 325, 9540 --> 140 )
[LOG] Average clause size reduction: 320.587 --> 4.02768 (502.2 --> 2.9, 477.429 --> 1.71429, 367.333 --> 1.66667, 507.641 --> 5.4359, 498.343 --> 6.45714, 379.688 --> 1.625, 354.6 --> 1.8, 338.667 --> 1.66667, 328 --> 1.55556, 335.278 --> 3.27778, 314.417 --> 1.66667, 283.714 --> 1.57143, 290 --> 2.09091, 287.812 --> 2.9375, 280.636 --> 2.36364, 259.385 --> 2, 278 --> 5.1, 266.831 --> 3.21538, 261.778 --> 5.15873, 257.838 --> 3.78378 )
[LOG] Overall execution time: 10.72 sec CPU time.
[LOG] Overall execution time: 12 sec real time.
Synthesis time: 11.21 sec (Real time) / 11.08 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.76 sec (Real time) / 0.75 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 15.79 sec (Real time) / 15.75 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 642 36 59 1 547
Raw AIGER output size: aag 2687 16 59 1 2592
=====================  genbuf13b4y.aag =====================
[LOG] Relation determinization time: 14.63 sec CPU time.
[LOG] Relation determinization time: 15 sec real time.
[LOG] Final circuit size: 2336 new AND gates.
[LOG] Size before ABC: 2776 AND gates.
[LOG] Size after ABC: 2336 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 13.73/14 sec (0.23/1 sec, 0.05/0 sec, 0.03/0 sec, 0.48/0 sec, 0.41/1 sec, 0.13/0 sec, 0.27/0 sec, 0.16/0 sec, 0.16/0 sec, 0.32/1 sec, 0.23/0 sec, 0.14/0 sec, 0.27/0 sec, 0.26/1 sec, 0.22/0 sec, 0.32/0 sec, 1.09/1 sec, 0.39/1 sec, 0.64/0 sec, 4.64/5 sec, 3.29/3 sec )
[LOG] Nr of iterations: 620 (11, 9, 6, 29, 37, 8, 13, 9, 7, 13, 11, 13, 18, 20, 14, 18, 173, 56, 65, 52, 38 )
[LOG] Total clause computation time: 1.82/3 sec (0.01/0.01 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.08/0.08 sec, 0.11/0.11 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.23/0.23 sec, 0.05/0.05 sec, 0.07/0.07 sec, 0.61/0.61 sec, 0.47/0.47 sec )
[LOG] Total clause minimization time: 11.52/11 sec (0.2/0.2 sec, 0.01/0.01 sec, 0/0 sec, 0.38/0.38 sec, 0.29/0.29 sec, 0.11/0.11 sec, 0.24/0.24 sec, 0.13/0.13 sec, 0.14/0.14 sec, 0.3/0.3 sec, 0.2/0.2 sec, 0.11/0.11 sec, 0.22/0.22 sec, 0.22/0.22 sec, 0.17/0.17 sec, 0.28/0.28 sec, 0.84/0.84 sec, 0.32/0.32 sec, 0.55/0.55 sec, 4.01/4.01 sec, 2.8/2.8 sec )
[LOG] Total clause size reduction: 208452 --> 2506 (5920 --> 27, 4728 --> 24, 2925 --> 9, 15540 --> 142, 19692 --> 272, 3017 --> 11, 5040 --> 22, 3256 --> 12, 2370 --> 11, 4572 --> 24, 3690 --> 19, 4284 --> 31, 5865 --> 46, 6327 --> 49, 4173 --> 31, 5236 --> 39, 52804 --> 932, 16170 --> 181, 18240 --> 223, 14280 --> 262, 10323 --> 139 )
[LOG] Average clause size reduction: 336.213 --> 4.04194 (538.182 --> 2.45455, 525.333 --> 2.66667, 487.5 --> 1.5, 535.862 --> 4.89655, 532.216 --> 7.35135, 377.125 --> 1.375, 387.692 --> 1.69231, 361.778 --> 1.33333, 338.571 --> 1.57143, 351.692 --> 1.84615, 335.455 --> 1.72727, 329.538 --> 2.38462, 325.833 --> 2.55556, 316.35 --> 2.45, 298.071 --> 2.21429, 290.889 --> 2.16667, 305.225 --> 5.38728, 288.75 --> 3.23214, 280.615 --> 3.43077, 274.615 --> 5.03846, 271.658 --> 3.65789 )
[LOG] Overall execution time: 14.64 sec CPU time.
[LOG] Overall execution time: 16 sec real time.
Synthesis time: 15.15 sec (Real time) / 15.03 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.87 sec (Real time) / 0.87 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 21.17 sec (Real time) / 21.11 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 682 38 62 1 582
Raw AIGER output size: aag 3018 17 62 1 2918
=====================  genbuf14b4y.aag =====================
[LOG] Relation determinization time: 16.78 sec CPU time.
[LOG] Relation determinization time: 17 sec real time.
[LOG] Final circuit size: 2513 new AND gates.
[LOG] Size before ABC: 2943 AND gates.
[LOG] Size after ABC: 2513 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 15.44/16 sec (0.08/0 sec, 0.08/0 sec, 0.05/0 sec, 0.64/1 sec, 0.61/1 sec, 0.14/0 sec, 0.23/0 sec, 0.24/0 sec, 0.16/0 sec, 0.23/1 sec, 0.15/0 sec, 0.21/0 sec, 0.19/0 sec, 0.24/0 sec, 0.28/1 sec, 0.63/0 sec, 1.29/2 sec, 0.66/0 sec, 0.74/1 sec, 0.53/1 sec, 4.47/4 sec, 3.59/4 sec )
[LOG] Nr of iterations: 670 (18, 15, 5, 46, 25, 9, 8, 12, 10, 11, 6, 17, 15, 15, 11, 17, 129, 63, 72, 17, 118, 31 )
[LOG] Total clause computation time: 1.73/6 sec (0.01/0.01 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.24/0.24 sec, 0.05/0.05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.04/0.04 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.26/0.26 sec, 0.01/0.01 sec, 0.04/0.04 sec, 0.06/0.06 sec, 0.25/0.25 sec, 0.6/0.6 sec )
[LOG] Total clause minimization time: 13.18/10 sec (0.05/0.05 sec, 0.05/0.05 sec, 0.01/0.01 sec, 0.38/0.38 sec, 0.54/0.54 sec, 0.12/0.12 sec, 0.2/0.2 sec, 0.22/0.22 sec, 0.14/0.14 sec, 0.18/0.18 sec, 0.12/0.12 sec, 0.15/0.15 sec, 0.14/0.14 sec, 0.2/0.2 sec, 0.22/0.22 sec, 0.58/0.58 sec, 1/1 sec, 0.61/0.61 sec, 0.67/0.67 sec, 0.44/0.44 sec, 4.19/4.19 sec, 2.97/2.97 sec )
[LOG] Total clause size reduction: 241364 --> 2642 (10642 --> 65, 8750 --> 40, 2476 --> 8, 26505 --> 360, 13944 --> 97, 3656 --> 11, 3122 --> 10, 4763 --> 19, 3789 --> 17, 4070 --> 18, 1975 --> 8, 6128 --> 39, 5194 --> 30, 5026 --> 34, 3470 --> 22, 5360 --> 48, 42752 --> 729, 19902 --> 180, 21868 --> 249, 4784 --> 43, 34398 --> 508, 8790 --> 107 )
[LOG] Average clause size reduction: 360.245 --> 3.94328 (591.222 --> 3.61111, 583.333 --> 2.66667, 495.2 --> 1.6, 576.196 --> 7.82609, 557.76 --> 3.88, 406.222 --> 1.22222, 390.25 --> 1.25, 396.917 --> 1.58333, 378.9 --> 1.7, 370 --> 1.63636, 329.167 --> 1.33333, 360.471 --> 2.29412, 346.267 --> 2, 335.067 --> 2.26667, 315.455 --> 2, 315.294 --> 2.82353, 331.411 --> 5.65116, 315.905 --> 2.85714, 303.722 --> 3.45833, 281.412 --> 2.52941, 291.508 --> 4.30508, 283.548 --> 3.45161 )
[LOG] Overall execution time: 16.79 sec CPU time.
[LOG] Overall execution time: 17 sec real time.
Synthesis time: 17.38 sec (Real time) / 17.20 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.92 sec (Real time) / 0.92 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 99.28 sec (Real time) / 99.15 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 722 40 65 1 617
Raw AIGER output size: aag 3235 18 65 1 3130
=====================  genbuf15b4y.aag =====================
[LOG] Relation determinization time: 19.94 sec CPU time.
[LOG] Relation determinization time: 20 sec real time.
[LOG] Final circuit size: 4102 new AND gates.
[LOG] Size before ABC: 5064 AND gates.
[LOG] Size after ABC: 4102 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 18.53/18 sec (0.06/0 sec, 0.06/0 sec, 0.04/0 sec, 0.54/1 sec, 0.43/0 sec, 0.16/0 sec, 0.2/0 sec, 0.61/1 sec, 0.18/0 sec, 0.22/0 sec, 0.28/1 sec, 0.15/0 sec, 0.15/0 sec, 0.24/0 sec, 0.17/0 sec, 0.26/1 sec, 1.03/1 sec, 0.65/0 sec, 0.6/1 sec, 0.55/1 sec, 0.47/0 sec, 4.43/4 sec, 7.05/7 sec )
[LOG] Nr of iterations: 874 (17, 8, 9, 38, 29, 7, 12, 10, 8, 9, 17, 14, 10, 17, 9, 17, 130, 67, 53, 18, 19, 320, 36 )
[LOG] Total clause computation time: 2.91/3 sec (0.01/0.01 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.16/0.16 sec, 0.16/0.16 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.05/0.05 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0/0 sec, 0.12/0.12 sec, 0.09/0.09 sec, 0.07/0.07 sec, 0.02/0.02 sec, 0.07/0.07 sec, 0.47/0.47 sec, 1.47/1.47 sec )
[LOG] Total clause minimization time: 15.09/15 sec (0.03/0.03 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.36/0.36 sec, 0.25/0.25 sec, 0.13/0.13 sec, 0.16/0.16 sec, 0.54/0.54 sec, 0.14/0.14 sec, 0.18/0.18 sec, 0.23/0.23 sec, 0.11/0.11 sec, 0.11/0.11 sec, 0.19/0.19 sec, 0.13/0.13 sec, 0.24/0.24 sec, 0.89/0.89 sec, 0.53/0.53 sec, 0.5/0.5 sec, 0.5/0.5 sec, 0.37/0.37 sec, 3.93/3.93 sec, 5.54/5.54 sec )
[LOG] Total clause size reduction: 316961 --> 4732 (10560 --> 60, 4613 --> 19, 5224 --> 14, 23051 --> 291, 17220 --> 189, 2898 --> 9, 5192 --> 19, 4131 --> 16, 3129 --> 14, 3464 --> 14, 6736 --> 39, 5317 --> 56, 3573 --> 20, 6160 --> 38, 2984 --> 17, 5776 --> 39, 46440 --> 717, 22968 --> 225, 17420 --> 166, 5474 --> 47, 5634 --> 46, 98252 --> 2515, 10745 --> 162 )
[LOG] Average clause size reduction: 362.656 --> 5.41419 (621.176 --> 3.52941, 576.625 --> 2.375, 580.444 --> 1.55556, 606.605 --> 7.65789, 593.793 --> 6.51724, 414 --> 1.28571, 432.667 --> 1.58333, 413.1 --> 1.6, 391.125 --> 1.75, 384.889 --> 1.55556, 396.235 --> 2.29412, 379.786 --> 4, 357.3 --> 2, 362.353 --> 2.23529, 331.556 --> 1.88889, 339.765 --> 2.29412, 357.231 --> 5.51538, 342.806 --> 3.35821, 328.679 --> 3.13208, 304.111 --> 2.61111, 296.526 --> 2.42105, 307.038 --> 7.85938, 298.472 --> 4.5 )
[LOG] Overall execution time: 19.95 sec CPU time.
[LOG] Overall execution time: 20 sec real time.
Synthesis time: 20.81 sec (Real time) / 20.58 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.18 sec (Real time) / 1.18 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 51.93 sec (Real time) / 51.82 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 762 42 68 1 652
Raw AIGER output size: aag 4864 19 68 1 4754
=====================  genbuf16b4y.aag =====================
[LOG] Relation determinization time: 16.28 sec CPU time.
[LOG] Relation determinization time: 16 sec real time.
[LOG] Final circuit size: 2590 new AND gates.
[LOG] Size before ABC: 3118 AND gates.
[LOG] Size after ABC: 2590 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 14.48/15 sec (0.07/0 sec, 0.78/1 sec, 0.04/0 sec, 1.1/1 sec, 0.83/1 sec, 0.16/0 sec, 0.38/1 sec, 0.34/0 sec, 0.28/0 sec, 0.29/1 sec, 0.21/0 sec, 0.35/0 sec, 0.14/0 sec, 0.4/1 sec, 0.36/0 sec, 0.52/1 sec, 0.78/0 sec, 0.33/1 sec, 0.5/0 sec, 0.3/1 sec, 0.32/0 sec, 0.61/1 sec, 2.57/2 sec, 2.82/3 sec )
[LOG] Nr of iterations: 713 (12, 7, 5, 37, 37, 7, 8, 16, 9, 16, 12, 12, 6, 12, 13, 10, 66, 22, 62, 14, 13, 17, 144, 156 )
[LOG] Total clause computation time: 2.25/1 sec (0.02/0.02 sec, 0.01/0.01 sec, 0/0 sec, 0.32/0.32 sec, 0.21/0.21 sec, 0/0 sec, 0.03/0.03 sec, 0.05/0.05 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.04/0.04 sec, 0.04/0.04 sec, 0.09/0.09 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.13/0.13 sec, 0.05/0.05 sec, 0.06/0.06 sec, 0.04/0.04 sec, 0.05/0.05 sec, 0.02/0.02 sec, 0.45/0.45 sec, 0.52/0.52 sec )
[LOG] Total clause minimization time: 11.52/14 sec (0.03/0.03 sec, 0.75/0.75 sec, 0.02/0.02 sec, 0.74/0.74 sec, 0.59/0.59 sec, 0.13/0.13 sec, 0.33/0.33 sec, 0.27/0.27 sec, 0.22/0.22 sec, 0.24/0.24 sec, 0.16/0.16 sec, 0.28/0.28 sec, 0.08/0.08 sec, 0.28/0.28 sec, 0.3/0.3 sec, 0.47/0.47 sec, 0.62/0.62 sec, 0.25/0.25 sec, 0.41/0.41 sec, 0.22/0.22 sec, 0.24/0.24 sec, 0.55/0.55 sec, 2.09/2.09 sec, 2.25/2.25 sec )
[LOG] Total clause size reduction: 275277 --> 2797 (7634 --> 17, 4158 --> 8, 2748 --> 6, 23652 --> 276, 23364 --> 203, 3054 --> 10, 3486 --> 12, 7275 --> 28, 3784 --> 14, 6885 --> 29, 4917 --> 34, 4785 --> 25, 2115 --> 15, 4521 --> 21, 4788 --> 23, 3483 --> 20, 25090 --> 356, 7854 --> 57, 22082 --> 185, 4537 --> 39, 4032 --> 28, 5232 --> 50, 46046 --> 705, 49755 --> 636 )
[LOG] Average clause size reduction: 386.083 --> 3.92286 (636.167 --> 1.41667, 594 --> 1.14286, 549.6 --> 1.2, 639.243 --> 7.45946, 631.459 --> 5.48649, 436.286 --> 1.42857, 435.75 --> 1.5, 454.688 --> 1.75, 420.444 --> 1.55556, 430.312 --> 1.8125, 409.75 --> 2.83333, 398.75 --> 2.08333, 352.5 --> 2.5, 376.75 --> 1.75, 368.308 --> 1.76923, 348.3 --> 2, 380.152 --> 5.39394, 357 --> 2.59091, 356.161 --> 2.98387, 324.071 --> 2.78571, 310.154 --> 2.15385, 307.765 --> 2.94118, 319.764 --> 4.89583, 318.942 --> 4.07692 )
[LOG] Overall execution time: 16.3 sec CPU time.
[LOG] Overall execution time: 16 sec real time.
Synthesis time: 16.87 sec (Real time) / 16.68 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.89 sec (Real time) / 0.90 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 34.30 sec (Real time) / 34.24 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 802 44 71 1 687
Raw AIGER output size: aag 3392 20 71 1 3277
=====================  genbuf1f4y.aag =====================
[LOG] Relation determinization time: 0.06 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 149 new AND gates.
[LOG] Size before ABC: 173 AND gates.
[LOG] Size after ABC: 148 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.05/0 sec (0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 54 (15, 15, 3, 2, 15, 4 )
[LOG] Total clause computation time: 0.03/0 sec (0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec )
[LOG] Total clause minimization time: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec )
[LOG] Total clause size reduction: 5747 --> 111 (1862 --> 33, 1750 --> 36, 222 --> 3, 109 --> 0, 1498 --> 34, 306 --> 5 )
[LOG] Average clause size reduction: 106.426 --> 2.05556 (124.133 --> 2.2, 116.667 --> 2.4, 74 --> 1, 54.5 --> 0, 99.8667 --> 2.26667, 76.5 --> 1.25 )
[LOG] Overall execution time: 0.06 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.25 sec (Real time) / 0.20 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.25 sec (Real time) / 0.24 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 172 11 23 1 138
Raw AIGER output size: aag 320 5 23 1 287
=====================  genbuf2f4y.aag =====================
[LOG] Relation determinization time: 0.17 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 367 new AND gates.
[LOG] Size before ABC: 415 AND gates.
[LOG] Size after ABC: 367 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.14/0 sec (0.02/0 sec, 0.03/0 sec, 0.02/0 sec, 0.01/0 sec, 0.02/0 sec, 0.04/0 sec, 0/0 sec )
[LOG] Nr of iterations: 113 (28, 37, 6, 6, 5, 22, 9 )
[LOG] Total clause computation time: 0.04/0 sec (0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.02/0.02 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.09/0 sec (0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0/0 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0/0 sec )
[LOG] Total clause size reduction: 15724 --> 332 (4509 --> 105, 5724 --> 128, 710 --> 10, 655 --> 7, 512 --> 7, 2646 --> 55, 968 --> 20 )
[LOG] Average clause size reduction: 139.15 --> 2.93805 (161.036 --> 3.75, 154.703 --> 3.45946, 118.333 --> 1.66667, 109.167 --> 1.16667, 102.4 --> 1.4, 120.273 --> 2.5, 107.556 --> 2.22222 )
[LOG] Overall execution time: 0.17 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.38 sec (Real time) / 0.32 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.12 sec (Real time) / 0.12 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.34 sec (Real time) / 1.34 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 207 13 26 1 168
Raw AIGER output size: aag 574 6 26 1 535
=====================  genbuf3f4y.aag =====================
[LOG] Relation determinization time: 0.55 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 609 new AND gates.
[LOG] Size before ABC: 726 AND gates.
[LOG] Size after ABC: 608 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.48/0 sec (0.05/0 sec, 0.08/0 sec, 0.02/0 sec, 0.02/0 sec, 0.03/0 sec, 0.04/0 sec, 0.14/0 sec, 0.1/0 sec, 0/0 sec )
[LOG] Nr of iterations: 161 (38, 52, 7, 7, 6, 13, 5, 31, 2 )
[LOG] Total clause computation time: 0.11/0 sec (0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.04/0.04 sec, 0.05/0.05 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.33/0 sec (0.05/0.05 sec, 0.06/0.06 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.09/0.09 sec, 0.05/0.05 sec, 0/0 sec )
[LOG] Total clause size reduction: 27151 --> 614 (7622 --> 182, 10098 --> 246, 1050 --> 15, 960 --> 14, 755 --> 10, 1728 --> 36, 572 --> 8, 4230 --> 101, 136 --> 2 )
[LOG] Average clause size reduction: 168.64 --> 3.81366 (200.579 --> 4.78947, 194.192 --> 4.73077, 150 --> 2.14286, 137.143 --> 2, 125.833 --> 1.66667, 132.923 --> 2.76923, 114.4 --> 1.6, 136.452 --> 3.25806, 68 --> 1 )
[LOG] Overall execution time: 0.55 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.81 sec (Real time) / 0.74 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.15 sec (Real time) / 0.16 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 3.90 sec (Real time) / 3.89 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 246 16 30 1 200
Raw AIGER output size: aag 854 7 30 1 809
=====================  genbuf4f4y.aag =====================
[LOG] Relation determinization time: 2.12 sec CPU time.
[LOG] Relation determinization time: 3 sec real time.
[LOG] Final circuit size: 911 new AND gates.
[LOG] Size before ABC: 1056 AND gates.
[LOG] Size after ABC: 909 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.94/2 sec (0.01/0 sec, 0.01/0 sec, 0.17/0 sec, 0.11/0 sec, 0.06/0 sec, 0.07/0 sec, 0.31/0 sec, 0.3/1 sec, 0.4/0 sec, 0.5/1 sec )
[LOG] Nr of iterations: 250 (2, 3, 55, 24, 14, 12, 36, 29, 44, 31 )
[LOG] Total clause computation time: 0.39/0 sec (0/0 sec, 0/0 sec, 0.05/0.05 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.08/0.08 sec, 0.06/0.06 sec, 0.07/0.07 sec, 0.09/0.09 sec )
[LOG] Total clause minimization time: 1.47/2 sec (0.01/0.01 sec, 0/0 sec, 0.12/0.12 sec, 0.08/0.08 sec, 0.04/0.04 sec, 0.06/0.06 sec, 0.22/0.22 sec, 0.22/0.22 sec, 0.32/0.32 sec, 0.4/0.4 sec )
[LOG] Total clause size reduction: 42626 --> 938 (276 --> 1, 516 --> 5, 11556 --> 240, 4692 --> 75, 2483 --> 34, 2002 --> 25, 5740 --> 163, 4368 --> 139, 6493 --> 164, 4500 --> 92 )
[LOG] Average clause size reduction: 170.504 --> 3.752 (138 --> 0.5, 172 --> 1.66667, 210.109 --> 4.36364, 195.5 --> 3.125, 177.357 --> 2.42857, 166.833 --> 2.08333, 159.444 --> 4.52778, 150.621 --> 4.7931, 147.568 --> 3.72727, 145.161 --> 2.96774 )
[LOG] Overall execution time: 2.12 sec CPU time.
[LOG] Overall execution time: 3 sec real time.
Synthesis time: 2.43 sec (Real time) / 2.33 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.24 sec (Real time) / 0.24 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 14.92 sec (Real time) / 14.89 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 286 18 33 1 235
Raw AIGER output size: aag 1195 8 33 1 1146
=====================  genbuf5f5y.aag =====================
[LOG] Relation determinization time: 17 sec CPU time.
[LOG] Relation determinization time: 18 sec real time.
[LOG] Final circuit size: 2141 new AND gates.
[LOG] Size before ABC: 2564 AND gates.
[LOG] Size after ABC: 2141 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 16.49/16 sec (0.03/0 sec, 0.03/0 sec, 0.32/0 sec, 0.18/0 sec, 0.25/0 sec, 0.31/1 sec, 0.27/0 sec, 1.15/1 sec, 1.07/1 sec, 5.14/5 sec, 4.13/5 sec, 3.61/3 sec )
[LOG] Nr of iterations: 491 (3, 4, 72, 18, 30, 32, 25, 48, 50, 148, 52, 9 )
[LOG] Total clause computation time: 2.84/4 sec (0.01/0.01 sec, 0/0 sec, 0.1/0.1 sec, 0.03/0.03 sec, 0.05/0.05 sec, 0.04/0.04 sec, 0.02/0.02 sec, 0.41/0.41 sec, 0.19/0.19 sec, 1.22/1.22 sec, 0.28/0.28 sec, 0.49/0.49 sec )
[LOG] Total clause minimization time: 13.49/12 sec (0.02/0.02 sec, 0.02/0.02 sec, 0.21/0.21 sec, 0.14/0.14 sec, 0.19/0.19 sec, 0.26/0.26 sec, 0.23/0.23 sec, 0.73/0.73 sec, 0.86/0.86 sec, 3.91/3.91 sec, 3.83/3.83 sec, 3.09/3.09 sec )
[LOG] Total clause size reduction: 94121 --> 2400 (640 --> 4, 894 --> 7, 18034 --> 294, 4080 --> 45, 6612 --> 93, 6634 --> 97, 4920 --> 72, 8789 --> 259, 8771 --> 299, 24843 --> 1033, 8568 --> 177, 1336 --> 20 )
[LOG] Average clause size reduction: 191.692 --> 4.88798 (213.333 --> 1.33333, 223.5 --> 1.75, 250.472 --> 4.08333, 226.667 --> 2.5, 220.4 --> 3.1, 207.312 --> 3.03125, 196.8 --> 2.88, 183.104 --> 5.39583, 175.42 --> 5.98, 167.858 --> 6.97973, 164.769 --> 3.40385, 148.444 --> 2.22222 )
[LOG] Overall execution time: 17 sec CPU time.
[LOG] Overall execution time: 18 sec real time.
Synthesis time: 17.50 sec (Real time) / 17.26 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.71 sec (Real time) / 0.71 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 55.56 sec (Real time) / 55.47 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 330 21 37 1 272
Raw AIGER output size: aag 2471 9 37 1 2413
=====================  genbuf6f6y.aag =====================
[LOG] Relation determinization time: 73.84 sec CPU time.
[LOG] Relation determinization time: 75 sec real time.
[LOG] Final circuit size: 3238 new AND gates.
[LOG] Size before ABC: 4033 AND gates.
[LOG] Size after ABC: 3238 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 72.47/72 sec (0.05/0 sec, 0.08/0 sec, 0.91/0 sec, 0.76/1 sec, 1.35/2 sec, 0.85/0 sec, 0.85/1 sec, 1.02/1 sec, 5.74/6 sec, 6.32/6 sec, 17.43/18 sec, 17.24/17 sec, 19.87/20 sec )
[LOG] Nr of iterations: 686 (3, 5, 54, 28, 31, 25, 22, 23, 87, 57, 69, 264, 18 )
[LOG] Total clause computation time: 9.1/7 sec (0.01/0.01 sec, 0.01/0.01 sec, 0.24/0.24 sec, 0.1/0.1 sec, 0.11/0.11 sec, 0.13/0.13 sec, 0.15/0.15 sec, 0.05/0.05 sec, 1.61/1.61 sec, 1.01/1.01 sec, 1.18/1.18 sec, 1.78/1.78 sec, 2.72/2.72 sec )
[LOG] Total clause minimization time: 62.93/65 sec (0.01/0.01 sec, 0.05/0.05 sec, 0.64/0.64 sec, 0.64/0.64 sec, 1.21/1.21 sec, 0.68/0.68 sec, 0.67/0.67 sec, 0.93/0.93 sec, 4.1/4.1 sec, 5.27/5.27 sec, 16.21/16.21 sec, 15.41/15.41 sec, 17.11/17.11 sec )
[LOG] Total clause size reduction: 138525 --> 3881 (724 --> 2, 1344 --> 14, 14575 --> 239, 7182 --> 96, 7620 --> 102, 5808 --> 66, 4809 --> 70, 4840 --> 61, 17372 --> 547, 10864 --> 416, 12444 --> 316, 47866 --> 1903, 3077 --> 49 )
[LOG] Average clause size reduction: 201.931 --> 5.65743 (241.333 --> 0.666667, 268.8 --> 2.8, 269.907 --> 4.42593, 256.5 --> 3.42857, 245.806 --> 3.29032, 232.32 --> 2.64, 218.591 --> 3.18182, 210.435 --> 2.65217, 199.678 --> 6.28736, 190.596 --> 7.29825, 180.348 --> 4.57971, 181.311 --> 7.20833, 170.944 --> 2.72222 )
[LOG] Overall execution time: 73.84 sec CPU time.
[LOG] Overall execution time: 75 sec real time.
Synthesis time: 74.53 sec (Real time) / 74.24 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.02 sec (Real time) / 1.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 146.23 sec (Real time) / 146.10 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 372 23 40 1 309
Raw AIGER output size: aag 3610 10 40 1 3547
=====================  genbuf7f7y.aag =====================
[LOG] Relation determinization time: 185.43 sec CPU time.
[LOG] Relation determinization time: 186 sec real time.
[LOG] Final circuit size: 4286 new AND gates.
[LOG] Size before ABC: 5479 AND gates.
[LOG] Size after ABC: 4285 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 182.04/182 sec (0.13/0 sec, 0.21/1 sec, 2.94/3 sec, 2.6/2 sec, 1.89/2 sec, 2.09/2 sec, 4.86/5 sec, 4.49/5 sec, 13.88/13 sec, 4.44/5 sec, 16.27/16 sec, 38.2/38 sec, 43.56/44 sec, 46.48/46 sec )
[LOG] Nr of iterations: 866 (6, 4, 68, 22, 39, 29, 28, 31, 71, 33, 53, 237, 230, 15 )
[LOG] Total clause computation time: 26.73/23 sec (0.01/0.01 sec, 0.02/0.02 sec, 0.68/0.68 sec, 0.09/0.09 sec, 0.16/0.16 sec, 0.2/0.2 sec, 0.2/0.2 sec, 0.26/0.26 sec, 5.34/5.34 sec, 0.29/0.29 sec, 2.4/2.4 sec, 6.74/6.74 sec, 4.58/4.58 sec, 5.76/5.76 sec )
[LOG] Total clause minimization time: 154.44/159 sec (0.08/0.08 sec, 0.14/0.14 sec, 2.21/2.21 sec, 2.45/2.45 sec, 1.67/1.67 sec, 1.84/1.84 sec, 4.6/4.6 sec, 4.17/4.17 sec, 8.48/8.48 sec, 4.08/4.08 sec, 13.81/13.81 sec, 31.38/31.38 sec, 38.89/38.89 sec, 40.64/40.64 sec )
[LOG] Total clause size reduction: 189926 --> 5294 (2010 --> 10, 1116 --> 12, 20301 --> 392, 6216 --> 71, 10754 --> 117, 7532 --> 79, 6939 --> 98, 7320 --> 91, 15820 --> 492, 6944 --> 96, 10868 --> 376, 46492 --> 1735, 44884 --> 1679, 2730 --> 46 )
[LOG] Average clause size reduction: 219.314 --> 6.11316 (335 --> 1.66667, 279 --> 3, 298.544 --> 5.76471, 282.545 --> 3.22727, 275.744 --> 3, 259.724 --> 2.72414, 247.821 --> 3.5, 236.129 --> 2.93548, 222.817 --> 6.92958, 210.424 --> 2.90909, 205.057 --> 7.09434, 196.169 --> 7.32068, 195.148 --> 7.3, 182 --> 3.06667 )
[LOG] Overall execution time: 185.44 sec CPU time.
[LOG] Overall execution time: 186 sec real time.
Synthesis time: 186.29 sec (Real time) / 185.23 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.21 sec (Real time) / 1.21 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 378.51 sec (Real time) / 378.27 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 412 25 43 1 344
Raw AIGER output size: aag 4697 11 43 1 4630
=====================  genbuf8f8y.aag =====================
=====================  genbuf9f9y.aag =====================
=====================  genbuf10f10y.aag =====================
=====================  genbuf11f11y.aag =====================
=====================  genbuf12f12y.aag =====================
=====================  genbuf13f13y.aag =====================
=====================  genbuf14f14y.aag =====================
=====================  genbuf15f15y.aag =====================
=====================  genbuf16f16y.aag =====================
=====================  amba2c7y.aag =====================
[LOG] Relation determinization time: 1.14 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 1548 new AND gates.
[LOG] Size before ABC: 1965 AND gates.
[LOG] Size after ABC: 1548 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 1.09/1 sec (0/0 sec, 0.02/0 sec, 0.02/0 sec, 0/0 sec, 0.08/0 sec, 0.02/0 sec, 0.64/1 sec, 0.31/0 sec )
[LOG] Nr of iterations: 333 (5, 11, 6, 7, 26, 16, 201, 61 )
[LOG] Total clause computation time: 0.16/0 sec (0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.07/0.07 sec, 0.07/0.07 sec )
[LOG] Total clause minimization time: 0.91/1 sec (0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.08/0.08 sec, 0.01/0.01 sec, 0.57/0.57 sec, 0.23/0.23 sec )
[LOG] Total clause size reduction: 41257 --> 1856 (732 --> 18, 1810 --> 32, 860 --> 12, 870 --> 12, 3350 --> 93, 1875 --> 50, 24800 --> 1361, 6960 --> 278 )
[LOG] Average clause size reduction: 123.895 --> 5.57357 (146.4 --> 3.6, 164.545 --> 2.90909, 143.333 --> 2, 124.286 --> 1.71429, 128.846 --> 3.57692, 117.188 --> 3.125, 123.383 --> 6.77114, 114.098 --> 4.55738 )
[LOG] Overall execution time: 1.14 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 1.56 sec (Real time) / 1.41 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.47 sec (Real time) / 0.47 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 5.88 sec (Real time) / 5.86 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 220 15 28 1 177
Raw AIGER output size: aag 1768 7 28 1 1725
=====================  amba3c5y.aag =====================
[LOG] Relation determinization time: 7 sec CPU time.
[LOG] Relation determinization time: 8 sec real time.
[LOG] Final circuit size: 3667 new AND gates.
[LOG] Size before ABC: 4697 AND gates.
[LOG] Size after ABC: 3667 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 6.89/7 sec (0.01/0 sec, 0.05/0 sec, 0.02/0 sec, 0.38/1 sec, 0.02/0 sec, 1/1 sec, 1/1 sec, 1.28/1 sec, 2.37/2 sec, 0.76/1 sec )
[LOG] Nr of iterations: 839 (9, 5, 14, 114, 10, 193, 151, 162, 136, 45 )
[LOG] Total clause computation time: 1.51/0 sec (0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.13/0.13 sec, 0.2/0.2 sec, 0.12/0.12 sec, 0.66/0.66 sec, 0.36/0.36 sec )
[LOG] Total clause minimization time: 5.32/7 sec (0.01/0.01 sec, 0.04/0.04 sec, 0.02/0.02 sec, 0.36/0.36 sec, 0/0 sec, 0.86/0.86 sec, 0.79/0.79 sec, 1.15/1.15 sec, 1.7/1.7 sec, 0.39/0.39 sec )
[LOG] Total clause size reduction: 138729 --> 4563 (1976 --> 22, 980 --> 7, 2626 --> 32, 21583 --> 845, 1683 --> 19, 33792 --> 928, 24600 --> 932, 24633 --> 748, 20520 --> 778, 6336 --> 252 )
[LOG] Average clause size reduction: 165.35 --> 5.43862 (219.556 --> 2.44444, 196 --> 1.4, 187.571 --> 2.28571, 189.325 --> 7.41228, 168.3 --> 1.9, 175.088 --> 4.80829, 162.914 --> 6.17219, 152.056 --> 4.61728, 150.882 --> 5.72059, 140.8 --> 5.6 )
[LOG] Overall execution time: 7 sec CPU time.
[LOG] Overall execution time: 8 sec real time.
Synthesis time: 7.77 sec (Real time) / 7.54 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.24 sec (Real time) / 1.24 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 41.59 sec (Real time) / 41.55 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 290 19 34 1 237
Raw AIGER output size: aag 3957 9 34 1 3904
=====================  amba4c7y.aag =====================
[LOG] Relation determinization time: 175.61 sec CPU time.
[LOG] Relation determinization time: 180 sec real time.
[LOG] Final circuit size: 22576 new AND gates.
[LOG] Size before ABC: 32717 AND gates.
[LOG] Size after ABC: 22576 AND gates.
[LOG] Time for optimizing with ABC: 5 seconds.
[LOG] Total time for all control signals: 175.29/175 sec (0.02/0 sec, 0.12/0 sec, 0.02/0 sec, 0.11/0 sec, 0.02/0 sec, 0.71/1 sec, 0.05/0 sec, 10.05/10 sec, 43.44/44 sec, 84.29/84 sec, 36.46/36 sec )
[LOG] Nr of iterations: 4079 (7, 6, 12, 11, 8, 57, 24, 946, 1498, 1190, 320 )
[LOG] Total clause computation time: 30.19/24 sec (0/0 sec, 0.08/0.08 sec, 0/0 sec, 0.1/0.1 sec, 0.01/0.01 sec, 0.19/0.19 sec, 0/0 sec, 0.79/0.79 sec, 1.85/1.85 sec, 10.54/10.54 sec, 16.63/16.63 sec )
[LOG] Total clause minimization time: 144.78/151 sec (0.01/0.01 sec, 0.03/0.03 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.51/0.51 sec, 0.04/0.04 sec, 9.24/9.24 sec, 41.54/41.54 sec, 73.67/73.67 sec, 19.73/19.73 sec )
[LOG] Total clause size reduction: 683098 --> 32556 (1764 --> 20, 1445 --> 19, 2530 --> 31, 2170 --> 24, 1491 --> 17, 11312 --> 168, 4301 --> 86, 166320 --> 7438, 247005 --> 11833, 194996 --> 10605, 49764 --> 2315 )
[LOG] Average clause size reduction: 167.467 --> 7.98137 (252 --> 2.85714, 240.833 --> 3.16667, 210.833 --> 2.58333, 197.273 --> 2.18182, 186.375 --> 2.125, 198.456 --> 2.94737, 179.208 --> 3.58333, 175.814 --> 7.86258, 164.89 --> 7.8992, 163.862 --> 8.91176, 155.512 --> 7.23438 )
[LOG] Overall execution time: 175.61 sec CPU time.
[LOG] Overall execution time: 180 sec real time.
Synthesis time: 180.16 sec (Real time) / 179.06 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 3.23 sec (Real time) / 3.21 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1487.96 sec (Real time) / 1487.06 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 339 22 38 1 279
Raw AIGER output size: aag 22915 11 38 1 22855
=====================  amba5c5y.aag =====================
[LOG] Relation determinization time: 98.38 sec CPU time.
[LOG] Relation determinization time: 105 sec real time.
[LOG] Final circuit size: 22113 new AND gates.
[LOG] Size before ABC: 28397 AND gates.
[LOG] Size after ABC: 22113 AND gates.
[LOG] Time for optimizing with ABC: 6 seconds.
[LOG] Total time for all control signals: 97.8/98 sec (2.55/2 sec, 3.86/4 sec, 16.14/16 sec, 1.7/2 sec, 9.76/10 sec, 14.22/14 sec, 13.24/13 sec, 11.79/12 sec, 14.89/15 sec, 0.21/0 sec, 4.29/5 sec, 5.02/5 sec, 0.13/0 sec )
[LOG] Nr of iterations: 3666 (518, 423, 1589, 20, 256, 364, 286, 130, 37, 14, 15, 10, 4 )
[LOG] Total clause computation time: 21.62/20 sec (0.24/0.24 sec, 0.47/0.47 sec, 2.55/2.55 sec, 0.89/0.89 sec, 1.22/1.22 sec, 1.32/1.32 sec, 1.07/1.07 sec, 1.98/1.98 sec, 7.94/7.94 sec, 0.03/0.03 sec, 2.14/2.14 sec, 1.77/1.77 sec, 0/0 sec )
[LOG] Total clause minimization time: 75.08/78 sec (2.28/2.28 sec, 3.36/3.36 sec, 13.54/13.54 sec, 0.74/0.74 sec, 8.45/8.45 sec, 12.81/12.81 sec, 12.08/12.08 sec, 9.71/9.71 sec, 6.84/6.84 sec, 0.07/0.07 sec, 2.04/2.04 sec, 3.14/3.14 sec, 0.02/0.02 sec )
[LOG] Total clause size reduction: 1259860 --> 28138 (198011 --> 5514, 156140 --> 2293, 570092 --> 15175, 6251 --> 49, 81090 --> 1148, 111441 --> 1544, 84360 --> 1357, 35088 --> 770, 9756 --> 198, 2600 --> 27, 2730 --> 35, 1746 --> 22, 555 --> 6 )
[LOG] Average clause size reduction: 343.661 --> 7.6754 (382.261 --> 10.6448, 369.125 --> 5.4208, 358.774 --> 9.55003, 312.55 --> 2.45, 316.758 --> 4.48438, 306.157 --> 4.24176, 294.965 --> 4.74476, 269.908 --> 5.92308, 263.676 --> 5.35135, 185.714 --> 1.92857, 182 --> 2.33333, 174.6 --> 2.2, 138.75 --> 1.5 )
[LOG] Overall execution time: 98.38 sec CPU time.
[LOG] Overall execution time: 105 sec real time.
Synthesis time: 105.12 sec (Real time) / 104.00 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 2.92 sec (Real time) / 2.90 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 2351.27 sec (Real time) / 2350.25 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 414 26 43 1 345
Raw AIGER output size: aag 22527 13 43 1 22458
=====================  amba6c5y.aag =====================
[LOG] Relation determinization time: 232.41 sec CPU time.
[LOG] Relation determinization time: 253 sec real time.
[LOG] Final circuit size: 40516 new AND gates.
[LOG] Size before ABC: 53512 AND gates.
[LOG] Size after ABC: 40516 AND gates.
[LOG] Time for optimizing with ABC: 21 seconds.
[LOG] Total time for all control signals: 231.62/231 sec (5.64/6 sec, 5.4/5 sec, 38.39/39 sec, 5.32/5 sec, 25.81/26 sec, 21.39/21 sec, 35.1/36 sec, 33.52/33 sec, 16.95/17 sec, 35.04/35 sec, 0.35/0 sec, 0.34/0 sec, 8.12/8 sec, 0.25/0 sec )
[LOG] Nr of iterations: 6153 (1071, 376, 3015, 20, 363, 313, 420, 304, 162, 62, 15, 15, 11, 6 )
[LOG] Total clause computation time: 38.19/37 sec (0.58/0.58 sec, 0.73/0.73 sec, 4.89/4.89 sec, 0.98/0.98 sec, 2.55/2.55 sec, 1.94/1.94 sec, 2.41/2.41 sec, 1.67/1.67 sec, 2.7/2.7 sec, 15.58/15.58 sec, 0.06/0.06 sec, 0.07/0.07 sec, 4.01/4.01 sec, 0.02/0.02 sec )
[LOG] Total clause minimization time: 191.3/192 sec (5.03/5.03 sec, 4.64/4.64 sec, 33.39/33.39 sec, 4.21/4.21 sec, 23.1/23.1 sec, 19.27/19.27 sec, 32.52/32.52 sec, 31.66/31.66 sec, 14.07/14.07 sec, 19.27/19.27 sec, 0.09/0.09 sec, 0.08/0.08 sec, 3.92/3.92 sec, 0.05/0.05 sec )
[LOG] Total clause size reduction: 2432981 --> 53217 (466520 --> 12306, 158625 --> 1918, 1235740 --> 31344, 7163 --> 51, 132492 --> 1584, 110760 --> 1394, 144136 --> 1857, 100899 --> 1317, 49105 --> 1028, 18544 --> 305, 2996 --> 36, 2926 --> 41, 2080 --> 24, 995 --> 12 )
[LOG] Average clause size reduction: 395.414 --> 8.64895 (435.593 --> 11.4902, 421.875 --> 5.10106, 409.864 --> 10.396, 358.15 --> 2.55, 364.992 --> 4.36364, 353.866 --> 4.45367, 343.181 --> 4.42143, 331.905 --> 4.33224, 303.117 --> 6.34568, 299.097 --> 4.91935, 199.733 --> 2.4, 195.067 --> 2.73333, 189.091 --> 2.18182, 165.833 --> 2 )
[LOG] Overall execution time: 232.41 sec CPU time.
[LOG] Overall execution time: 253 sec real time.
Synthesis time: 252.92 sec (Real time) / 250.82 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 5.01 sec (Real time) / 4.98 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 7354.62 sec (Real time) / 7352.09 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 471 29 47 1 395
Raw AIGER output size: aag 40987 15 47 1 40911
=====================  amba7c5y.aag =====================
[LOG] Relation determinization time: 590.08 sec CPU time.
[LOG] Relation determinization time: 634 sec real time.
[LOG] Final circuit size: 57111 new AND gates.
[LOG] Size before ABC: 76225 AND gates.
[LOG] Size after ABC: 57111 AND gates.
[LOG] Time for optimizing with ABC: 44 seconds.
[LOG] Total time for all control signals: 588.76/589 sec (9.17/9 sec, 8.48/8 sec, 73.29/73 sec, 15.65/16 sec, 67.2/67 sec, 60.65/61 sec, 75.56/76 sec, 93.72/93 sec, 61.84/62 sec, 14.77/15 sec, 106.39/107 sec, 0.52/0 sec, 0.57/1 sec, 0.54/0 sec, 0.41/1 sec )
[LOG] Nr of iterations: 8276 (1132, 406, 4478, 32, 442, 392, 382, 396, 276, 117, 179, 12, 13, 15, 4 )
[LOG] Total clause computation time: 73.69/70 sec (0.72/0.72 sec, 0.98/0.98 sec, 8.47/8.47 sec, 7.33/7.33 sec, 4.05/4.05 sec, 4.91/4.91 sec, 3.62/3.62 sec, 4/4 sec, 3.4/3.4 sec, 3.56/3.56 sec, 32.38/32.38 sec, 0.06/0.06 sec, 0.1/0.1 sec, 0.08/0.08 sec, 0.03/0.03 sec )
[LOG] Total clause minimization time: 511.39/514 sec (8.43/8.43 sec, 7.45/7.45 sec, 64.68/64.68 sec, 8.09/8.09 sec, 62.87/62.87 sec, 55.48/55.48 sec, 71.67/71.67 sec, 89.44/89.44 sec, 58.15/58.15 sec, 10.92/10.92 sec, 73.7/73.7 sec, 0.15/0.15 sec, 0.16/0.16 sec, 0.14/0.14 sec, 0.06/0.06 sec )
[LOG] Total clause size reduction: 3716319 --> 75890 (558714 --> 13734, 194805 --> 2005, 2086282 --> 49919, 13361 --> 110, 185220 --> 1807, 159919 --> 1710, 151638 --> 1694, 152865 --> 1781, 103400 --> 1215, 39788 --> 726, 60876 --> 1101, 2651 --> 28, 2832 --> 26, 3290 --> 29, 678 --> 5 )
[LOG] Average clause size reduction: 449.048 --> 9.16989 (493.564 --> 12.1325, 479.815 --> 4.93842, 465.896 --> 11.1476, 417.531 --> 3.4375, 419.05 --> 4.08824, 407.957 --> 4.36224, 396.958 --> 4.43455, 386.023 --> 4.49747, 374.638 --> 4.40217, 340.068 --> 6.20513, 340.089 --> 6.15084, 220.917 --> 2.33333, 217.846 --> 2, 219.333 --> 1.93333, 169.5 --> 1.25 )
[LOG] Overall execution time: 590.09 sec CPU time.
[LOG] Overall execution time: 634 sec real time.
Synthesis time: 634.57 sec (Real time) / 630.61 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 7.81 sec (Real time) / 7.73 sec (User CPU time)
BLIMC-Model-checking: 1
Command terminated by signal 9
IC3 Model-checking time: 10000.04 sec (Real time) / 9997.18 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 533 32 52 1 449
Raw AIGER output size: aag 57644 17 52 1 57560
=====================  amba8c7y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.05 sec (Real time) / 9960.97 sec (User CPU time)
Timeout: 1
=====================  amba9c5y.aag =====================
[LOG] Relation determinization time: 5172.18 sec CPU time.
[LOG] Relation determinization time: 5190 sec real time.
[LOG] Final circuit size: 150714 new AND gates.
[LOG] Size before ABC: 200974 AND gates.
[LOG] Size after ABC: 150713 AND gates.
[LOG] Time for optimizing with ABC: 18 seconds.
[LOG] Total time for all control signals: 5166.95/5167 sec (17.8/18 sec, 18.46/19 sec, 305.3/305 sec, 179.27/179 sec, 422.49/423 sec, 423.41/424 sec, 551.14/551 sec, 477.13/477 sec, 466.97/467 sec, 481.13/481 sec, 406.36/407 sec, 327.57/327 sec, 540.71/540 sec, 2.16/2 sec, 125.14/125 sec, 189.03/189 sec, 231.82/232 sec, 1.06/1 sec )
[LOG] Nr of iterations: 18985 (1431, 624, 12485, 32, 566, 569, 542, 521, 578, 438, 393, 578, 115, 34, 25, 18, 31, 5 )
[LOG] Total clause computation time: 645.66/634 sec (1.45/1.45 sec, 2.57/2.57 sec, 38.43/38.43 sec, 75.41/75.41 sec, 20.45/20.45 sec, 19.04/19.04 sec, 15.37/15.37 sec, 18.89/18.89 sec, 17.02/17.02 sec, 18.58/18.58 sec, 13.24/13.24 sec, 25.35/25.35 sec, 229.41/229.41 sec, 0.45/0.45 sec, 63.61/63.61 sec, 46.96/46.96 sec, 39.26/39.26 sec, 0.17/0.17 sec )
[LOG] Total clause minimization time: 4511.71/4526 sec (16.31/16.31 sec, 15.81/15.81 sec, 266.53/266.53 sec, 103.23/103.23 sec, 401.49/401.49 sec, 403.79/403.79 sec, 535.16/535.16 sec, 457.65/457.65 sec, 449.32/449.32 sec, 461.97/461.97 sec, 392.5/392.5 sec, 301.62/301.62 sec, 310.68/310.68 sec, 1.09/1.09 sec, 60.95/60.95 sec, 141.43/141.43 sec, 191.95/191.95 sec, 0.23/0.23 sec )
[LOG] Total clause size reduction: 11056857 --> 200551 (909480 --> 17954, 388129 --> 3331, 7540336 --> 158432, 17391 --> 76, 310750 --> 2358, 306152 --> 2428, 285648 --> 2380, 268840 --> 2305, 291962 --> 2561, 216315 --> 1886, 189728 --> 1722, 251572 --> 4143, 49590 --> 678, 9768 --> 82, 6888 --> 63, 4794 --> 42, 8430 --> 99, 1084 --> 11 )
[LOG] Average clause size reduction: 582.4 --> 10.5637 (635.556 --> 12.5465, 622.002 --> 5.33814, 603.952 --> 12.6898, 543.469 --> 2.375, 549.028 --> 4.16608, 538.053 --> 4.26714, 527.026 --> 4.39114, 516.008 --> 4.42418, 505.125 --> 4.4308, 493.87 --> 4.30594, 482.768 --> 4.38168, 435.246 --> 7.16782, 431.217 --> 5.89565, 287.294 --> 2.41176, 275.52 --> 2.52, 266.333 --> 2.33333, 271.935 --> 3.19355, 216.8 --> 2.2 )
[LOG] Overall execution time: 5172.18 sec CPU time.
[LOG] Overall execution time: 5190 sec real time.
Synthesis time: 5190.02 sec (Real time) / 5176.22 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 21.51 sec (Real time) / 21.32 sec (User CPU time)
BLIMC-Model-checking: 1
Command terminated by signal 9
IC3 Model-checking time: 10000.06 sec (Real time) / 9997.53 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 683 39 61 1 583
Raw AIGER output size: aag 151396 21 61 1 151297
=====================  amba10c5y.aag =====================
[LOG] Relation determinization time: 7876.26 sec CPU time.
[LOG] Relation determinization time: 7899 sec real time.
[LOG] Final circuit size: 181334 new AND gates.
[LOG] Size before ABC: 243661 AND gates.
[LOG] Size after ABC: 181334 AND gates.
[LOG] Time for optimizing with ABC: 22 seconds.
[LOG] Total time for all control signals: 7869.08/7872 sec (22.64/23 sec, 18.94/19 sec, 379.17/379 sec, 363.89/364 sec, 587.41/588 sec, 781.67/782 sec, 627.17/627 sec, 584.62/585 sec, 470.01/470 sec, 797.81/798 sec, 507.95/508 sec, 578.8/579 sec, 814.54/815 sec, 872.73/873 sec, 2.47/3 sec, 131.2/131 sec, 165.45/165 sec, 161.42/162 sec, 1.19/1 sec )
[LOG] Nr of iterations: 21810 (1468, 528, 14733, 34, 541, 548, 546, 532, 489, 527, 490, 458, 723, 114, 23, 17, 17, 18, 4 )
[LOG] Total clause computation time: 1122.27/1115 sec (1.77/1.77 sec, 1.98/1.98 sec, 43.52/43.52 sec, 256.14/256.14 sec, 18.41/18.41 sec, 20.46/20.46 sec, 25.57/25.57 sec, 21.49/21.49 sec, 16.43/16.43 sec, 24.79/24.79 sec, 19.87/19.87 sec, 24.05/24.05 sec, 90.78/90.78 sec, 361.15/361.15 sec, 0.36/0.36 sec, 88.62/88.62 sec, 61.24/61.24 sec, 45.49/45.49 sec, 0.15/0.15 sec )
[LOG] Total clause minimization time: 6733.94/6742 sec (20.82/20.82 sec, 16.87/16.87 sec, 335.28/335.28 sec, 106.99/106.99 sec, 568.37/568.37 sec, 760.56/760.56 sec, 600.91/600.91 sec, 562.43/562.43 sec, 452.86/452.86 sec, 772.28/772.28 sec, 487.34/487.34 sec, 553.94/553.94 sec, 722.94/722.94 sec, 510.71/510.71 sec, 1.26/1.26 sec, 41.76/41.76 sec, 103.36/103.36 sec, 115.07/115.07 sec, 0.19/0.19 sec )
[LOG] Total clause size reduction: 13696782 --> 243207 (1006362 --> 19504, 354671 --> 2996, 9605264 --> 196015, 19998 --> 104, 321300 --> 2485, 319448 --> 2367, 312285 --> 2477, 298422 --> 2398, 268888 --> 2125, 284040 --> 2421, 258681 --> 2232, 236726 --> 2051, 335730 --> 5168, 52432 --> 686, 6908 --> 52, 4880 --> 40, 4800 --> 36, 5083 --> 44, 864 --> 6 )
[LOG] Average clause size reduction: 628.005 --> 11.1512 (685.533 --> 13.2861, 671.725 --> 5.67424, 651.956 --> 13.3045, 588.176 --> 3.05882, 593.9 --> 4.59335, 582.934 --> 4.31934, 571.951 --> 4.53663, 560.944 --> 4.50752, 549.873 --> 4.3456, 538.975 --> 4.59393, 527.92 --> 4.5551, 516.869 --> 4.47817, 464.357 --> 7.14799, 459.93 --> 6.01754, 300.348 --> 2.26087, 287.059 --> 2.35294, 282.353 --> 2.11765, 282.389 --> 2.44444, 216 --> 1.5 )
[LOG] Overall execution time: 7876.26 sec CPU time.
[LOG] Overall execution time: 7899 sec real time.
Synthesis time: 7899.11 sec (Real time) / 7879.46 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 27.59 sec (Real time) / 27.34 sec (User CPU time)
BLIMC-Model-checking: 1
Command terminated by signal 9
IC3 Model-checking time: 10000.07 sec (Real time) / 9997.50 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 737 42 65 1 630
Raw AIGER output size: aag 182071 23 65 1 181964
=====================  amba2b9y.aag =====================
[LOG] Relation determinization time: 1.54 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 1924 new AND gates.
[LOG] Size before ABC: 2430 AND gates.
[LOG] Size after ABC: 1924 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 1.49/1 sec (0.01/0 sec, 0.02/0 sec, 0.02/0 sec, 0.01/0 sec, 0.1/0 sec, 0.01/0 sec, 0.87/1 sec, 0.45/0 sec )
[LOG] Nr of iterations: 386 (6, 7, 5, 8, 28, 5, 258, 69 )
[LOG] Total clause computation time: 0.27/0 sec (0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.03/0.03 sec, 0/0 sec, 0.11/0.11 sec, 0.11/0.11 sec )
[LOG] Total clause minimization time: 1.19/1 sec (0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.07/0.07 sec, 0/0 sec, 0.75/0.75 sec, 0.33/0.33 sec )
[LOG] Total clause size reduction: 51070 --> 2338 (990 --> 10, 1176 --> 23, 748 --> 9, 1078 --> 15, 3861 --> 83, 536 --> 12, 34181 --> 1847, 8500 --> 339 )
[LOG] Average clause size reduction: 132.306 --> 6.05699 (165 --> 1.66667, 168 --> 3.28571, 149.6 --> 1.8, 134.75 --> 1.875, 137.893 --> 2.96429, 107.2 --> 2.4, 132.484 --> 7.15891, 123.188 --> 4.91304 )
[LOG] Overall execution time: 1.54 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 2.02 sec (Real time) / 1.87 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.94 sec (Real time) / 0.94 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 9.53 sec (Real time) / 9.51 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 235 15 31 1 189
Raw AIGER output size: aag 2159 7 31 1 2113
=====================  amba3b5y.aag =====================
[LOG] Relation determinization time: 8.99 sec CPU time.
[LOG] Relation determinization time: 10 sec real time.
[LOG] Final circuit size: 4799 new AND gates.
[LOG] Size before ABC: 6293 AND gates.
[LOG] Size after ABC: 4799 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 8.88/9 sec (0.01/0 sec, 0.04/0 sec, 0.02/0 sec, 0.36/1 sec, 0.03/0 sec, 0.9/1 sec, 0.8/0 sec, 2.43/3 sec, 3.08/3 sec, 1.21/1 sec )
[LOG] Nr of iterations: 1067 (12, 6, 10, 95, 14, 249, 146, 256, 189, 90 )
[LOG] Total clause computation time: 1.56/2 sec (0.01/0.01 sec, 0.02/0.02 sec, 0/0 sec, 0.05/0.05 sec, 0.01/0.01 sec, 0.14/0.14 sec, 0.16/0.16 sec, 0.22/0.22 sec, 0.64/0.64 sec, 0.31/0.31 sec )
[LOG] Total clause minimization time: 7.23/7 sec (0/0 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.31/0.31 sec, 0.01/0.01 sec, 0.75/0.75 sec, 0.63/0.63 sec, 2.19/2.19 sec, 2.43/2.43 sec, 0.88/0.88 sec )
[LOG] Total clause size reduction: 164547 --> 6156 (2673 --> 37, 1205 --> 15, 1737 --> 22, 17108 --> 675, 2314 --> 36, 41416 --> 1293, 22475 --> 841, 36720 --> 1330, 26884 --> 1238, 12015 --> 669 )
[LOG] Average clause size reduction: 154.215 --> 5.76945 (222.75 --> 3.08333, 200.833 --> 2.5, 173.7 --> 2.2, 180.084 --> 7.10526, 165.286 --> 2.57143, 166.329 --> 5.19277, 153.938 --> 5.76027, 143.438 --> 5.19531, 142.243 --> 6.55026, 133.5 --> 7.43333 )
[LOG] Overall execution time: 8.99 sec CPU time.
[LOG] Overall execution time: 10 sec real time.
Synthesis time: 10.10 sec (Real time) / 9.75 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.56 sec (Real time) / 1.56 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 63.87 sec (Real time) / 63.83 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 286 19 36 1 231
Raw AIGER output size: aag 5085 9 36 1 5030
=====================  amba4b9y.aag =====================
[LOG] Relation determinization time: 641.8 sec CPU time.
[LOG] Relation determinization time: 653 sec real time.
[LOG] Final circuit size: 37742 new AND gates.
[LOG] Size before ABC: 57093 AND gates.
[LOG] Size after ABC: 37742 AND gates.
[LOG] Time for optimizing with ABC: 11 seconds.
[LOG] Total time for all control signals: 641.07/642 sec (0.02/0 sec, 0.43/1 sec, 0.03/0 sec, 0.46/0 sec, 0.03/0 sec, 2.18/3 sec, 0.12/0 sec, 34.35/34 sec, 131.61/132 sec, 283.16/283 sec, 188.68/189 sec )
[LOG] Nr of iterations: 6161 (5, 13, 10, 11, 4, 52, 36, 1274, 2302, 1974, 480 )
[LOG] Total clause computation time: 110.19/104 sec (0/0 sec, 0.24/0.24 sec, 0/0 sec, 0.42/0.42 sec, 0/0 sec, 0.38/0.38 sec, 0.01/0.01 sec, 2.02/2.02 sec, 5.62/5.62 sec, 32.67/32.67 sec, 68.83/68.83 sec )
[LOG] Total clause minimization time: 530.35/538 sec (0.01/0.01 sec, 0.17/0.17 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 1.79/1.79 sec, 0.09/0.09 sec, 32.3/32.3 sec, 125.92/125.92 sec, 250.35/250.35 sec, 119.66/119.66 sec )
[LOG] Total clause size reduction: 1053091 --> 56908 (1220 --> 9, 3600 --> 69, 2106 --> 28, 2210 --> 26, 651 --> 6, 10506 --> 147, 6685 --> 144, 229140 --> 11367, 388869 --> 20861, 331464 --> 20419, 76640 --> 3832 )
[LOG] Average clause size reduction: 170.929 --> 9.23681 (244 --> 1.8, 276.923 --> 5.30769, 210.6 --> 2.8, 200.909 --> 2.36364, 162.75 --> 1.5, 202.038 --> 2.82692, 185.694 --> 4, 179.859 --> 8.92229, 168.927 --> 9.06212, 167.915 --> 10.344, 159.667 --> 7.98333 )
[LOG] Overall execution time: 641.8 sec CPU time.
[LOG] Overall execution time: 653 sec real time.
Synthesis time: 652.90 sec (Real time) / 649.36 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 5.18 sec (Real time) / 5.13 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 4749.18 sec (Real time) / 4747.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 350 22 42 1 286
Raw AIGER output size: aag 38092 11 42 1 38028
=====================  amba5b5y.aag =====================
[LOG] Relation determinization time: 667.92 sec CPU time.
[LOG] Relation determinization time: 715 sec real time.
[LOG] Final circuit size: 54122 new AND gates.
[LOG] Size before ABC: 75702 AND gates.
[LOG] Size after ABC: 54122 AND gates.
[LOG] Time for optimizing with ABC: 48 seconds.
[LOG] Total time for all control signals: 667.04/667 sec (13.88/14 sec, 32.8/33 sec, 95.63/95 sec, 5.7/6 sec, 73.41/73 sec, 128.45/129 sec, 126.42/126 sec, 45.78/46 sec, 95.45/96 sec, 0.56/0 sec, 11.01/11 sec, 37.53/38 sec, 0.42/0 sec )
[LOG] Nr of iterations: 7320 (2974, 451, 2388, 14, 380, 383, 409, 171, 102, 15, 18, 10, 5 )
[LOG] Total clause computation time: 87.28/88 sec (1.04/1.04 sec, 4.07/4.07 sec, 14.42/14.42 sec, 5.35/5.35 sec, 4.02/4.02 sec, 4.5/4.5 sec, 3.7/3.7 sec, 8.76/8.76 sec, 23.93/23.93 sec, 0.1/0.1 sec, 10.27/10.27 sec, 7.09/7.09 sec, 0.03/0.03 sec )
[LOG] Total clause minimization time: 576.44/575 sec (12.8/12.8 sec, 28.61/28.61 sec, 81/81 sec, 0.11/0.11 sec, 69.12/69.12 sec, 123.68/123.68 sec, 122.41/122.41 sec, 36.71/36.71 sec, 71.22/71.22 sec, 0.13/0.13 sec, 0.43/0.43 sec, 30.14/30.14 sec, 0.08/0.08 sec )
[LOG] Total clause size reduction: 2628626 --> 75444 (1147578 --> 40925, 167850 --> 2422, 864094 --> 24726, 4316 --> 24, 121659 --> 1754, 118420 --> 1791, 121992 --> 1937, 46750 --> 1091, 27674 --> 658, 2702 --> 33, 3196 --> 46, 1683 --> 22, 712 --> 15 )
[LOG] Average clause size reduction: 359.102 --> 10.3066 (385.87 --> 13.7609, 372.173 --> 5.37029, 361.848 --> 10.3543, 308.286 --> 1.71429, 320.155 --> 4.61579, 309.191 --> 4.67624, 298.269 --> 4.73594, 273.392 --> 6.38012, 271.314 --> 6.45098, 180.133 --> 2.2, 177.556 --> 2.55556, 168.3 --> 2.2, 142.4 --> 3 )
[LOG] Overall execution time: 667.92 sec CPU time.
[LOG] Overall execution time: 716 sec real time.
Synthesis time: 715.52 sec (Real time) / 711.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 7.43 sec (Real time) / 7.37 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 8643.59 sec (Real time) / 8640.82 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 417 26 47 1 344
Raw AIGER output size: aag 54539 13 47 1 54466
=====================  amba6b5y.aag =====================
[LOG] Relation determinization time: 3557.54 sec CPU time.
[LOG] Relation determinization time: 3799 sec real time.
[LOG] Final circuit size: 122815 new AND gates.
[LOG] Size before ABC: 181541 AND gates.
[LOG] Size after ABC: 122815 AND gates.
[LOG] Time for optimizing with ABC: 235 seconds.
[LOG] Total time for all control signals: 3555.59/3557 sec (35.27/35 sec, 167.95/168 sec, 574.64/575 sec, 21.02/21 sec, 460.85/461 sec, 398.45/398 sec, 589.58/590 sec, 652.14/652 sec, 246.05/247 sec, 345.02/345 sec, 1.29/1 sec, 0.94/1 sec, 61.27/62 sec, 1.12/1 sec )
[LOG] Nr of iterations: 14891 (6801, 585, 5191, 17, 488, 456, 542, 483, 197, 91, 11, 9, 11, 9 )
[LOG] Total clause computation time: 354.27/351 sec (2.57/2.57 sec, 11.82/11.82 sec, 66.97/66.97 sec, 19.94/19.94 sec, 15.15/15.15 sec, 12.06/12.06 sec, 15.99/15.99 sec, 11.82/11.82 sec, 33.38/33.38 sec, 133.78/133.78 sec, 0.18/0.18 sec, 0.14/0.14 sec, 30.34/30.34 sec, 0.13/0.13 sec )
[LOG] Total clause minimization time: 3192.79/3197 sec (32.58/32.58 sec, 155.79/155.79 sec, 507.17/507.17 sec, 0.48/0.48 sec, 445.08/445.08 sec, 385.74/385.74 sec, 572.9/572.9 sec, 639.58/639.58 sec, 211.95/211.95 sec, 210.5/210.5 sec, 0.33/0.33 sec, 0.23/0.23 sec, 30.21/30.21 sec, 0.25/0.25 sec )
[LOG] Total clause size reduction: 6141462 --> 181250 (2971600 --> 105256, 247616 --> 3148, 2133090 --> 61552, 6048 --> 35, 178729 --> 2238, 161980 --> 2130, 186645 --> 2671, 160988 --> 2334, 59976 --> 1199, 27450 --> 594, 2100 --> 25, 1640 --> 16, 2040 --> 33, 1560 --> 19 )
[LOG] Average clause size reduction: 412.428 --> 12.1718 (436.936 --> 15.4765, 423.275 --> 5.3812, 410.921 --> 11.8574, 355.765 --> 2.05882, 366.248 --> 4.58607, 355.219 --> 4.67105, 344.363 --> 4.92804, 333.308 --> 4.8323, 304.447 --> 6.08629, 301.648 --> 6.52747, 190.909 --> 2.27273, 182.222 --> 1.77778, 185.455 --> 3, 173.333 --> 2.11111 )
[LOG] Overall execution time: 3557.55 sec CPU time.
[LOG] Overall execution time: 3799 sec real time.
Synthesis time: 3798.34 sec (Real time) / 3777.70 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 16.93 sec (Real time) / 16.76 sec (User CPU time)
BLIMC-Model-checking: 1
Command terminated by signal 9
IC3 Model-checking time: 10000.05 sec (Real time) / 9997.54 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 472 29 52 1 391
Raw AIGER output size: aag 123287 15 52 1 123206
=====================  amba7b5y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.07 sec (Real time) / 9979.01 sec (User CPU time)
Timeout: 1
=====================  amba8b6y.aag =====================
Command terminated by signal 6
Synthesis time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 134)
=====================  amba9b5y.aag =====================
Command terminated by signal 6
Synthesis time: 4568.06 sec (Real time) / 4561.21 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 134)
=====================  amba10b5y.aag =====================
Command terminated by signal 6
Synthesis time: 5251.95 sec (Real time) / 5244.95 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 134)
=====================  amba2f9y.aag =====================
[LOG] Relation determinization time: 1.47 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 1803 new AND gates.
[LOG] Size before ABC: 2309 AND gates.
[LOG] Size after ABC: 1803 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.42/2 sec (0/0 sec, 0.02/0 sec, 0.04/0 sec, 0.01/0 sec, 0.08/0 sec, 0.03/0 sec, 0.79/1 sec, 0.45/1 sec )
[LOG] Nr of iterations: 396 (5, 7, 11, 7, 26, 19, 246, 75 )
[LOG] Total clause computation time: 0.24/0 sec (0/0 sec, 0/0 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.04/0.04 sec, 0.01/0.01 sec, 0.08/0.08 sec, 0.08/0.08 sec )
[LOG] Total clause minimization time: 1.16/2 sec (0/0 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0/0 sec, 0.04/0.04 sec, 0.01/0.01 sec, 0.71/0.71 sec, 0.36/0.36 sec )
[LOG] Total clause size reduction: 51320 --> 2208 (760 --> 8, 1128 --> 22, 1790 --> 33, 906 --> 22, 3500 --> 80, 2358 --> 64, 31850 --> 1630, 9028 --> 349 )
[LOG] Average clause size reduction: 129.596 --> 5.57576 (152 --> 1.6, 161.143 --> 3.14286, 162.727 --> 3, 129.429 --> 3.14286, 134.615 --> 3.07692, 124.105 --> 3.36842, 129.472 --> 6.62602, 120.373 --> 4.65333 )
[LOG] Overall execution time: 1.47 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 1.97 sec (Real time) / 1.84 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.84 sec (Real time) / 0.84 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 11.40 sec (Real time) / 11.37 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 227 15 31 1 181
Raw AIGER output size: aag 2030 7 31 1 1984
=====================  amba3f9y.aag =====================
[LOG] Relation determinization time: 61.61 sec CPU time.
[LOG] Relation determinization time: 64 sec real time.
[LOG] Final circuit size: 10848 new AND gates.
[LOG] Size before ABC: 14940 AND gates.
[LOG] Size after ABC: 10848 AND gates.
[LOG] Time for optimizing with ABC: 2 seconds.
[LOG] Total time for all control signals: 61.3/61 sec (0.04/0 sec, 0.46/0 sec, 0.05/0 sec, 0.96/1 sec, 0.05/0 sec, 4.23/4 sec, 3.03/3 sec, 15.62/16 sec, 27.33/27 sec, 9.53/10 sec )
[LOG] Nr of iterations: 2188 (10, 5, 21, 92, 12, 429, 140, 548, 696, 235 )
[LOG] Total clause computation time: 10.5/13 sec (0.02/0.02 sec, 0.1/0.1 sec, 0.01/0.01 sec, 0.11/0.11 sec, 0.02/0.02 sec, 0.55/0.55 sec, 0.68/0.68 sec, 0.94/0.94 sec, 4.81/4.81 sec, 3.26/3.26 sec )
[LOG] Total clause minimization time: 50.61/48 sec (0.01/0.01 sec, 0.36/0.36 sec, 0.03/0.03 sec, 0.84/0.84 sec, 0.02/0.02 sec, 3.67/3.67 sec, 2.33/2.33 sec, 14.65/14.65 sec, 22.47/22.47 sec, 6.23/6.23 sec )
[LOG] Total clause size reduction: 339107 --> 14816 (2178 --> 31, 960 --> 9, 3960 --> 58, 17017 --> 600, 2013 --> 27, 73616 --> 2878, 22240 --> 796, 81503 --> 3630, 102860 --> 5106, 32760 --> 1681 )
[LOG] Average clause size reduction: 154.985 --> 6.77148 (217.8 --> 3.1, 192 --> 1.8, 188.571 --> 2.7619, 184.967 --> 6.52174, 167.75 --> 2.25, 171.599 --> 6.70862, 158.857 --> 5.68571, 148.728 --> 6.62409, 147.787 --> 7.33621, 139.404 --> 7.15319 )
[LOG] Overall execution time: 61.61 sec CPU time.
[LOG] Overall execution time: 64 sec real time.
Synthesis time: 63.74 sec (Real time) / 63.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 2.32 sec (Real time) / 2.31 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 414.31 sec (Real time) / 414.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 285 19 37 1 229
Raw AIGER output size: aag 11133 9 37 1 11077
=====================  amba4f25y.aag =====================
[LOG] Relation determinization time: 2887.99 sec CPU time.
[LOG] Relation determinization time: 2914 sec real time.
[LOG] Final circuit size: 57566 new AND gates.
[LOG] Size before ABC: 89512 AND gates.
[LOG] Size after ABC: 57566 AND gates.
[LOG] Time for optimizing with ABC: 26 seconds.
[LOG] Total time for all control signals: 2886.68/2887 sec (0.06/0 sec, 3.04/3 sec, 0.11/0 sec, 2.92/3 sec, 0.08/0 sec, 5.75/6 sec, 0.38/0 sec, 66.57/67 sec, 944.37/944 sec, 1120.69/1121 sec, 742.71/743 sec )
[LOG] Nr of iterations: 9619 (8, 6, 18, 12, 9, 59, 51, 2220, 3465, 2850, 921 )
[LOG] Total clause computation time: 413.2/422 sec (0.01/0.01 sec, 0.31/0.31 sec, 0.03/0.03 sec, 0.82/0.82 sec, 0.01/0.01 sec, 1.14/1.14 sec, 0.09/0.09 sec, 6.98/6.98 sec, 16.62/16.62 sec, 124.73/124.73 sec, 262.46/262.46 sec )
[LOG] Total clause minimization time: 2472.37/2464 sec (0.02/0.02 sec, 2.7/2.7 sec, 0.05/0.05 sec, 2.07/2.07 sec, 0.04/0.04 sec, 4.58/4.58 sec, 0.26/0.26 sec, 59.53/59.53 sec, 927.6/927.6 sec, 995.63/995.63 sec, 479.89/479.89 sec )
[LOG] Total clause size reduction: 1691890 --> 89361 (2114 --> 26, 1485 --> 10, 4063 --> 51, 2486 --> 33, 1776 --> 30, 12238 --> 200, 9800 --> 252, 410515 --> 20826, 602736 --> 31733, 492877 --> 28416, 151800 --> 7784 )
[LOG] Average clause size reduction: 175.89 --> 9.29005 (264.25 --> 3.25, 247.5 --> 1.66667, 225.722 --> 2.83333, 207.167 --> 2.75, 197.333 --> 3.33333, 207.424 --> 3.38983, 192.157 --> 4.94118, 184.917 --> 9.38108, 173.95 --> 9.15815, 172.939 --> 9.97053, 164.821 --> 8.45168 )
[LOG] Overall execution time: 2887.99 sec CPU time.
[LOG] Overall execution time: 2914 sec real time.
Synthesis time: 2913.77 sec (Real time) / 2897.44 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 7.48 sec (Real time) / 7.42 sec (User CPU time)
BLIMC-Model-checking: 1
Command terminated by signal 9
IC3 Model-checking time: 10000.05 sec (Real time) / 9996.81 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 347 22 43 1 282
Raw AIGER output size: aag 57913 11 43 1 57848
=====================  amba5f17y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.04 sec (Real time) / 9973.52 sec (User CPU time)
Timeout: 1
=====================  amba6f21y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.07 sec (Real time) / 9974.11 sec (User CPU time)
Timeout: 1
=====================  amba7f25y.aag =====================
=====================  amba8f57y.aag =====================
=====================  amba9f33y.aag =====================
=====================  amba10f37y.aag =====================
