<def f='llvm/llvm/include/llvm/CodeGen/MachineRegisterInfo.h' l='286' ll='288' type='iterator_range&lt;reg_iterator&gt; llvm::MachineRegisterInfo::reg_operands(unsigned int Reg) const'/>
<use f='llvm/llvm/lib/CodeGen/MIRCanonicalizerPass.cpp' l='609' u='c' c='_ZL14doVRegRenamingRSt6vectorIjSaIjEERKSt3mapIjjSt4lessIjESaISt4pairIKjjEEERN4llvm19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/CodeGen/MIRCanonicalizerPass.cpp' l='761' u='c' c='_ZL15runOnBasicBlockPN4llvm17MachineBasicBlockERSt6vectorINS_9StringRefESaIS3_EERS2_IjSaIjEERjSA_RN12_GLOBAL__N_115NamedVRegCursorE'/>
<use f='llvm/llvm/lib/CodeGen/MachineRegisterInfo.cpp' l='220' u='c' c='_ZNK4llvm19MachineRegisterInfo13verifyUseListEj'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='1651' u='c' c='_ZN12_GLOBAL__N_117RegisterCoalescer17updateRegDefsUsesEjjj'/>
<use f='llvm/llvm/lib/CodeGen/TwoAddressInstructionPass.cpp' l='388' u='c' c='_ZN12_GLOBAL__N_125TwoAddressInstructionPass17noUseAfterLastDefEjjRj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUAsmPrinter.cpp' l='539' u='c' c='_ZL21hasAnyNonFlatUseOfRegRKN4llvm19MachineRegisterInfoERKNS_11SIInstrInfoEj'/>
