ncvlog: 08.20-s015: (c) Copyright 1995-2009 Cadence Design Systems, Inc.
TOOL:	ncvlog	08.20-s015: Started on Feb 04, 2016 at 13:32:01 EST
ncvlog
    -SV
    -linedebug
    -messages
    -incdir src
    src/exception_unit.v
    src/mips_mem.v
    src/regfile.v
    src/syscall_unit.v
    src/testbench.v
    src/mips_core.sv
    src/mips_decode.sv

file: src/exception_unit.v
	module worklib.exception_unit
		errors: 0, warnings: 0
file: src/mips_mem.v
	module worklib.mips_mem
		errors: 0, warnings: 0
file: src/regfile.v
	module worklib.regfile
		errors: 0, warnings: 0
file: src/syscall_unit.v
	module worklib.syscall_unit
		errors: 0, warnings: 0
file: src/testbench.v
	module worklib.testbench
		errors: 0, warnings: 0
	module worklib.clock
		errors: 0, warnings: 0
file: src/mips_core.sv
	module worklib.mips_core
		errors: 0, warnings: 0
            begin
                |
ncvlog: *E,ILLPRI (src/mips_core.sv,338|16): illegal expression primary [4.2(IEEE)].
              `BR_BLTZ:
                     |
ncvlog: *E,NOTSTT (src/mips_core.sv,339|21): expecting a statement [9(IEEE)].
(`define macro: BR_BLTZ [src/internal_defines.vh line 38], file: src/mips_core.sv line 339)
      `ALU_SLL:
             |
ncvlog: *E,EXPENM (src/mips_core.sv,373|13): expecting the keyword 'endmodule' [12.1(IEEE)].
(`define macro: ALU_SLL [src/internal_defines.vh line 8], file: src/mips_core.sv line 373)
	module worklib.mips_ALU
		errors: 3, warnings: 0
	module worklib.register
		errors: 0, warnings: 0
	module worklib.adder
		errors: 0, warnings: 0
	module worklib.add_const
		errors: 0, warnings: 0
	module worklib.mux2to1
		errors: 0, warnings: 0
	module worklib.mux4to1
		errors: 0, warnings: 0
	module worklib.muxSpecial
		errors: 0, warnings: 0
	module worklib.concat
		errors: 0, warnings: 0
	module worklib.loader
		errors: 0, warnings: 0
	module worklib.storer
		errors: 0, warnings: 0
file: src/mips_decode.sv
	module worklib.mips_decode
		errors: 0, warnings: 0
TOOL:	ncvlog	08.20-s015: Exiting on Feb 04, 2016 at 13:32:01 EST  (total: 00:00:00)
