// Copyright (C) 2020  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition"

// DATE "02/17/2024 09:00:25"

// 
// Device: Altera EPM240T100C5 Package TQFP100
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module automacao (
	start,
	PG,
	CH,
	RO,
	clk50MHz,
	assync,
	EV,
	VE,
	M,
	A,
	AD,
	display_colune,
	display_data,
	debouncedStart_T,
	pulse_T,
	enable_T,
	GP_T,
	CR_T,
	BZ_T,
	reabastecer_T);
input 	start;
input 	PG;
input 	CH;
input 	RO;
input 	clk50MHz;
input 	assync;
output 	EV;
output 	VE;
output 	M;
output 	A;
output 	AD;
output 	[3:0] display_colune;
output 	[6:0] display_data;
output 	debouncedStart_T;
output 	pulse_T;
output 	enable_T;
output 	GP_T;
output 	CR_T;
output 	BZ_T;
output 	reabastecer_T;

// Design Ports Information


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \assync~combout ;
wire \debouncer_assync|tff0|out~regout ;
wire \debouncer_assync|tff1|out~regout ;
wire \debouncer_assync|and2~0_combout ;
wire \clk50MHz~combout ;
wire \sync_freq_divider_1|tff0|out~regout ;
wire \sync_freq_divider_1|tff1|out~regout ;
wire \sync_freq_divider_1|tff2|out~regout ;
wire \sync_freq_divider_1|tff3|out~regout ;
wire \sync_freq_divider_1|and4~combout ;
wire \sync_freq_divider_1|tff4|out~regout ;
wire \sync_freq_divider_1|tff5|out~regout ;
wire \sync_freq_divider_1|tff6|out~regout ;
wire \sync_freq_divider_1|and7~combout ;
wire \sync_freq_divider_1|tff7|out~regout ;
wire \sync_freq_divider_1|tff8|out~regout ;
wire \sync_freq_divider_1|tff9|out~regout ;
wire \sync_freq_divider_1|and10~combout ;
wire \sync_freq_divider_1|tff10|out~regout ;
wire \sync_freq_divider_1|tff11|out~regout ;
wire \sync_freq_divider_1|tff12|out~regout ;
wire \debouncer_assync|andClk~combout ;
wire \debouncer_assync|tff2|out~regout ;
wire \start~combout ;
wire \debouncer_start|tff0|out~regout ;
wire \debouncer_start|tff1|out~regout ;
wire \debouncer_start|and2~0_combout ;
wire \debouncer_start|andClk~combout ;
wire \debouncer_start|tff2|out~regout ;
wire \debouncer_start|andOut~0_combout ;
wire \level_to_pulse_1|pulseOut~regout ;
wire \ON_OFF|out~regout ;
wire \assyncClk_enable~combout ;
wire \CH~combout ;
wire \PG~combout ;
wire \RO~combout ;
wire \fsm_producao|next~0_combout ;
wire \fsm_producao|GP~regout ;
wire \rtl~0_combout ;
wire \bandeja_1|counter_unidades|Add0~0_combout ;
wire \bandeja_1|BZ~combout ;
wire \fsm_dispensador_1|AD~regout ;
wire \dispensador_1|reabastecer~combout ;
wire \bandeja_1|comb~0_combout ;
wire \bandeja_1|CR~0_combout ;
wire \bandeja_1|Equal0~0_combout ;
wire \bandeja_1|CR~combout ;
wire \fsm_dispensador_1|A~regout ;
wire \comb~0_combout ;
wire \fsm_producao|state~regout ;
wire \fsm_producao|EV~regout ;
wire \fsm_producao|VE~regout ;
wire \fsm_producao|M~regout ;
wire \display_colune_mux|Mux2~0_combout ;
wire \display_colune_mux|Mux2~1_combout ;
wire \display_colune_mux|Mux2~2_combout ;
wire \display_colune_mux|Mux0~0_combout ;
wire \rtl~1_combout ;
wire \rtl~2_combout ;
wire \display_data_mux|Mux1~0_combout ;
wire \display_data_mux|Mux1~1_combout ;
wire \display_data_mux|Mux3~0_combout ;
wire \display_data_mux|Mux3~1_combout ;
wire \display_decoder_1|orEnable[0]~1_combout ;
wire \display_data_mux|Mux0~1_combout ;
wire \display_data_mux|Mux0~0_combout ;
wire \display_decoder_1|orEnable[0]~0_combout ;
wire \display_data_mux|Mux2~0_combout ;
wire \display_data_mux|Mux2~1_combout ;
wire \display_decoder_1|orEnable[0]~2_combout ;
wire \display_decoder_1|orEnable[1]~3_combout ;
wire \display_decoder_1|orEnable[2]~combout ;
wire \display_decoder_1|orEnable[3]~4_combout ;
wire \display_decoder_1|orEnable[3]~5_combout ;
wire \display_decoder_1|orEnable[4]~combout ;
wire \display_decoder_1|orEnable[5]~6_combout ;
wire \display_decoder_1|orEnable[6]~7_combout ;
wire \display_decoder_1|orEnable[6]~8_combout ;
wire [3:0] \duzias_1|counter_duzias|out ;
wire [2:0] \dispensador_1|quantidade_rolhas|out ;
wire [1:0] \fsm_dispensador_1|state ;
wire [1:0] \level_to_pulse_1|state ;
wire [3:0] \bandeja_1|counter_unidades|out ;
wire [1:0] \counter_display|out ;
wire [3:0] \duzias_1|counter_unidades|out ;
wire [1:0] \bandeja_1|counter_dezenas|out ;
wire [3:0] \duzias_1|counter_dezenas|out ;


// Location: PIN_48,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \assync~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\assync~combout ),
	.padio(assync));
// synopsys translate_off
defparam \assync~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X6_Y1_N9
maxii_lcell \debouncer_assync|tff0|out (
// Equation(s):
// \debouncer_assync|tff0|out~regout  = DFFEAS((((!\debouncer_assync|tff0|out~regout ))), \debouncer_assync|andClk~combout , !\assync~combout , , , , , , )

	.clk(\debouncer_assync|andClk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\debouncer_assync|tff0|out~regout ),
	.aclr(\assync~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\debouncer_assync|tff0|out~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \debouncer_assync|tff0|out .lut_mask = "00ff";
defparam \debouncer_assync|tff0|out .operation_mode = "normal";
defparam \debouncer_assync|tff0|out .output_mode = "reg_only";
defparam \debouncer_assync|tff0|out .register_cascade_mode = "off";
defparam \debouncer_assync|tff0|out .sum_lutc_input = "datac";
defparam \debouncer_assync|tff0|out .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y1_N8
maxii_lcell \debouncer_assync|tff1|out (
// Equation(s):
// \debouncer_assync|tff1|out~regout  = DFFEAS((\debouncer_assync|tff0|out~regout  $ (((\debouncer_assync|tff1|out~regout )))), \debouncer_assync|andClk~combout , !\assync~combout , , , , , , )

	.clk(\debouncer_assync|andClk~combout ),
	.dataa(vcc),
	.datab(\debouncer_assync|tff0|out~regout ),
	.datac(vcc),
	.datad(\debouncer_assync|tff1|out~regout ),
	.aclr(\assync~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\debouncer_assync|tff1|out~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \debouncer_assync|tff1|out .lut_mask = "33cc";
defparam \debouncer_assync|tff1|out .operation_mode = "normal";
defparam \debouncer_assync|tff1|out .output_mode = "reg_only";
defparam \debouncer_assync|tff1|out .register_cascade_mode = "off";
defparam \debouncer_assync|tff1|out .sum_lutc_input = "datac";
defparam \debouncer_assync|tff1|out .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y1_N6
maxii_lcell \debouncer_assync|and2~0 (
// Equation(s):
// \debouncer_assync|and2~0_combout  = ((\debouncer_assync|tff0|out~regout  & ((\debouncer_assync|tff1|out~regout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\debouncer_assync|tff0|out~regout ),
	.datac(vcc),
	.datad(\debouncer_assync|tff1|out~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\debouncer_assync|and2~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \debouncer_assync|and2~0 .lut_mask = "cc00";
defparam \debouncer_assync|and2~0 .operation_mode = "normal";
defparam \debouncer_assync|and2~0 .output_mode = "comb_only";
defparam \debouncer_assync|and2~0 .register_cascade_mode = "off";
defparam \debouncer_assync|and2~0 .sum_lutc_input = "datac";
defparam \debouncer_assync|and2~0 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \clk50MHz~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\clk50MHz~combout ),
	.padio(clk50MHz));
// synopsys translate_off
defparam \clk50MHz~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X4_Y1_N4
maxii_lcell \sync_freq_divider_1|tff0|out (
// Equation(s):
// \sync_freq_divider_1|tff0|out~regout  = DFFEAS((((!\sync_freq_divider_1|tff0|out~regout ))), GLOBAL(\clk50MHz~combout ), VCC, , , , , , )

	.clk(\clk50MHz~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\sync_freq_divider_1|tff0|out~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\sync_freq_divider_1|tff0|out~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \sync_freq_divider_1|tff0|out .lut_mask = "00ff";
defparam \sync_freq_divider_1|tff0|out .operation_mode = "normal";
defparam \sync_freq_divider_1|tff0|out .output_mode = "reg_only";
defparam \sync_freq_divider_1|tff0|out .register_cascade_mode = "off";
defparam \sync_freq_divider_1|tff0|out .sum_lutc_input = "datac";
defparam \sync_freq_divider_1|tff0|out .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y1_N3
maxii_lcell \sync_freq_divider_1|tff1|out (
// Equation(s):
// \sync_freq_divider_1|tff1|out~regout  = DFFEAS(((\sync_freq_divider_1|tff1|out~regout  $ (\sync_freq_divider_1|tff0|out~regout ))), GLOBAL(\clk50MHz~combout ), VCC, , , , , , )

	.clk(\clk50MHz~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\sync_freq_divider_1|tff1|out~regout ),
	.datad(\sync_freq_divider_1|tff0|out~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\sync_freq_divider_1|tff1|out~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \sync_freq_divider_1|tff1|out .lut_mask = "0ff0";
defparam \sync_freq_divider_1|tff1|out .operation_mode = "normal";
defparam \sync_freq_divider_1|tff1|out .output_mode = "reg_only";
defparam \sync_freq_divider_1|tff1|out .register_cascade_mode = "off";
defparam \sync_freq_divider_1|tff1|out .sum_lutc_input = "datac";
defparam \sync_freq_divider_1|tff1|out .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y1_N9
maxii_lcell \sync_freq_divider_1|tff2|out (
// Equation(s):
// \sync_freq_divider_1|tff2|out~regout  = DFFEAS((\sync_freq_divider_1|tff2|out~regout  $ (((\sync_freq_divider_1|tff1|out~regout  & \sync_freq_divider_1|tff0|out~regout )))), GLOBAL(\clk50MHz~combout ), VCC, , , , , , )

	.clk(\clk50MHz~combout ),
	.dataa(\sync_freq_divider_1|tff1|out~regout ),
	.datab(vcc),
	.datac(\sync_freq_divider_1|tff2|out~regout ),
	.datad(\sync_freq_divider_1|tff0|out~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\sync_freq_divider_1|tff2|out~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \sync_freq_divider_1|tff2|out .lut_mask = "5af0";
defparam \sync_freq_divider_1|tff2|out .operation_mode = "normal";
defparam \sync_freq_divider_1|tff2|out .output_mode = "reg_only";
defparam \sync_freq_divider_1|tff2|out .register_cascade_mode = "off";
defparam \sync_freq_divider_1|tff2|out .sum_lutc_input = "datac";
defparam \sync_freq_divider_1|tff2|out .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y1_N1
maxii_lcell \sync_freq_divider_1|tff3|out (
// Equation(s):
// \sync_freq_divider_1|tff3|out~regout  = DFFEAS(\sync_freq_divider_1|tff3|out~regout  $ (((\sync_freq_divider_1|tff1|out~regout  & (\sync_freq_divider_1|tff2|out~regout  & \sync_freq_divider_1|tff0|out~regout )))), GLOBAL(\clk50MHz~combout ), VCC, , , , , 
// , )

	.clk(\clk50MHz~combout ),
	.dataa(\sync_freq_divider_1|tff1|out~regout ),
	.datab(\sync_freq_divider_1|tff2|out~regout ),
	.datac(\sync_freq_divider_1|tff3|out~regout ),
	.datad(\sync_freq_divider_1|tff0|out~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\sync_freq_divider_1|tff3|out~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \sync_freq_divider_1|tff3|out .lut_mask = "78f0";
defparam \sync_freq_divider_1|tff3|out .operation_mode = "normal";
defparam \sync_freq_divider_1|tff3|out .output_mode = "reg_only";
defparam \sync_freq_divider_1|tff3|out .register_cascade_mode = "off";
defparam \sync_freq_divider_1|tff3|out .sum_lutc_input = "datac";
defparam \sync_freq_divider_1|tff3|out .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y1_N7
maxii_lcell \sync_freq_divider_1|and4 (
// Equation(s):
// \sync_freq_divider_1|and4~combout  = (\sync_freq_divider_1|tff1|out~regout  & (\sync_freq_divider_1|tff2|out~regout  & (\sync_freq_divider_1|tff0|out~regout  & \sync_freq_divider_1|tff3|out~regout )))

	.clk(gnd),
	.dataa(\sync_freq_divider_1|tff1|out~regout ),
	.datab(\sync_freq_divider_1|tff2|out~regout ),
	.datac(\sync_freq_divider_1|tff0|out~regout ),
	.datad(\sync_freq_divider_1|tff3|out~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\sync_freq_divider_1|and4~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \sync_freq_divider_1|and4 .lut_mask = "8000";
defparam \sync_freq_divider_1|and4 .operation_mode = "normal";
defparam \sync_freq_divider_1|and4 .output_mode = "comb_only";
defparam \sync_freq_divider_1|and4 .register_cascade_mode = "off";
defparam \sync_freq_divider_1|and4 .sum_lutc_input = "datac";
defparam \sync_freq_divider_1|and4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y1_N8
maxii_lcell \sync_freq_divider_1|tff4|out (
// Equation(s):
// \sync_freq_divider_1|tff4|out~regout  = DFFEAS(\sync_freq_divider_1|tff4|out~regout  $ ((((\sync_freq_divider_1|and4~combout )))), GLOBAL(\clk50MHz~combout ), VCC, , , , , , )

	.clk(\clk50MHz~combout ),
	.dataa(\sync_freq_divider_1|tff4|out~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\sync_freq_divider_1|and4~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\sync_freq_divider_1|tff4|out~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \sync_freq_divider_1|tff4|out .lut_mask = "55aa";
defparam \sync_freq_divider_1|tff4|out .operation_mode = "normal";
defparam \sync_freq_divider_1|tff4|out .output_mode = "reg_only";
defparam \sync_freq_divider_1|tff4|out .register_cascade_mode = "off";
defparam \sync_freq_divider_1|tff4|out .sum_lutc_input = "datac";
defparam \sync_freq_divider_1|tff4|out .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y1_N1
maxii_lcell \sync_freq_divider_1|tff5|out (
// Equation(s):
// \sync_freq_divider_1|tff5|out~regout  = DFFEAS((\sync_freq_divider_1|tff5|out~regout  $ (((\sync_freq_divider_1|tff4|out~regout  & \sync_freq_divider_1|and4~combout )))), GLOBAL(\clk50MHz~combout ), VCC, , , , , , )

	.clk(\clk50MHz~combout ),
	.dataa(vcc),
	.datab(\sync_freq_divider_1|tff5|out~regout ),
	.datac(\sync_freq_divider_1|tff4|out~regout ),
	.datad(\sync_freq_divider_1|and4~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\sync_freq_divider_1|tff5|out~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \sync_freq_divider_1|tff5|out .lut_mask = "3ccc";
defparam \sync_freq_divider_1|tff5|out .operation_mode = "normal";
defparam \sync_freq_divider_1|tff5|out .output_mode = "reg_only";
defparam \sync_freq_divider_1|tff5|out .register_cascade_mode = "off";
defparam \sync_freq_divider_1|tff5|out .sum_lutc_input = "datac";
defparam \sync_freq_divider_1|tff5|out .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y1_N5
maxii_lcell \sync_freq_divider_1|tff6|out (
// Equation(s):
// \sync_freq_divider_1|tff6|out~regout  = DFFEAS(\sync_freq_divider_1|tff6|out~regout  $ (((\sync_freq_divider_1|tff5|out~regout  & (\sync_freq_divider_1|tff4|out~regout  & \sync_freq_divider_1|and4~combout )))), GLOBAL(\clk50MHz~combout ), VCC, , , , , , )

	.clk(\clk50MHz~combout ),
	.dataa(\sync_freq_divider_1|tff6|out~regout ),
	.datab(\sync_freq_divider_1|tff5|out~regout ),
	.datac(\sync_freq_divider_1|tff4|out~regout ),
	.datad(\sync_freq_divider_1|and4~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\sync_freq_divider_1|tff6|out~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \sync_freq_divider_1|tff6|out .lut_mask = "6aaa";
defparam \sync_freq_divider_1|tff6|out .operation_mode = "normal";
defparam \sync_freq_divider_1|tff6|out .output_mode = "reg_only";
defparam \sync_freq_divider_1|tff6|out .register_cascade_mode = "off";
defparam \sync_freq_divider_1|tff6|out .sum_lutc_input = "datac";
defparam \sync_freq_divider_1|tff6|out .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y1_N7
maxii_lcell \sync_freq_divider_1|and7 (
// Equation(s):
// \sync_freq_divider_1|and7~combout  = (\sync_freq_divider_1|tff6|out~regout  & (\sync_freq_divider_1|tff5|out~regout  & (\sync_freq_divider_1|tff4|out~regout  & \sync_freq_divider_1|and4~combout )))

	.clk(gnd),
	.dataa(\sync_freq_divider_1|tff6|out~regout ),
	.datab(\sync_freq_divider_1|tff5|out~regout ),
	.datac(\sync_freq_divider_1|tff4|out~regout ),
	.datad(\sync_freq_divider_1|and4~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\sync_freq_divider_1|and7~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \sync_freq_divider_1|and7 .lut_mask = "8000";
defparam \sync_freq_divider_1|and7 .operation_mode = "normal";
defparam \sync_freq_divider_1|and7 .output_mode = "comb_only";
defparam \sync_freq_divider_1|and7 .register_cascade_mode = "off";
defparam \sync_freq_divider_1|and7 .sum_lutc_input = "datac";
defparam \sync_freq_divider_1|and7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y1_N2
maxii_lcell \sync_freq_divider_1|tff7|out (
// Equation(s):
// \sync_freq_divider_1|tff7|out~regout  = DFFEAS((\sync_freq_divider_1|tff7|out~regout  $ ((\sync_freq_divider_1|and7~combout ))), GLOBAL(\clk50MHz~combout ), VCC, , , , , , )

	.clk(\clk50MHz~combout ),
	.dataa(vcc),
	.datab(\sync_freq_divider_1|tff7|out~regout ),
	.datac(\sync_freq_divider_1|and7~combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\sync_freq_divider_1|tff7|out~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \sync_freq_divider_1|tff7|out .lut_mask = "3c3c";
defparam \sync_freq_divider_1|tff7|out .operation_mode = "normal";
defparam \sync_freq_divider_1|tff7|out .output_mode = "reg_only";
defparam \sync_freq_divider_1|tff7|out .register_cascade_mode = "off";
defparam \sync_freq_divider_1|tff7|out .sum_lutc_input = "datac";
defparam \sync_freq_divider_1|tff7|out .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y1_N3
maxii_lcell \sync_freq_divider_1|tff8|out (
// Equation(s):
// \sync_freq_divider_1|tff8|out~regout  = DFFEAS(\sync_freq_divider_1|tff8|out~regout  $ (((\sync_freq_divider_1|tff7|out~regout  & (\sync_freq_divider_1|and7~combout )))), GLOBAL(\clk50MHz~combout ), VCC, , , , , , )

	.clk(\clk50MHz~combout ),
	.dataa(\sync_freq_divider_1|tff8|out~regout ),
	.datab(\sync_freq_divider_1|tff7|out~regout ),
	.datac(\sync_freq_divider_1|and7~combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\sync_freq_divider_1|tff8|out~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \sync_freq_divider_1|tff8|out .lut_mask = "6a6a";
defparam \sync_freq_divider_1|tff8|out .operation_mode = "normal";
defparam \sync_freq_divider_1|tff8|out .output_mode = "reg_only";
defparam \sync_freq_divider_1|tff8|out .register_cascade_mode = "off";
defparam \sync_freq_divider_1|tff8|out .sum_lutc_input = "datac";
defparam \sync_freq_divider_1|tff8|out .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y1_N4
maxii_lcell \sync_freq_divider_1|tff9|out (
// Equation(s):
// \sync_freq_divider_1|tff9|out~regout  = DFFEAS(\sync_freq_divider_1|tff9|out~regout  $ (((\sync_freq_divider_1|tff7|out~regout  & (\sync_freq_divider_1|and7~combout  & \sync_freq_divider_1|tff8|out~regout )))), GLOBAL(\clk50MHz~combout ), VCC, , , , , , )

	.clk(\clk50MHz~combout ),
	.dataa(\sync_freq_divider_1|tff9|out~regout ),
	.datab(\sync_freq_divider_1|tff7|out~regout ),
	.datac(\sync_freq_divider_1|and7~combout ),
	.datad(\sync_freq_divider_1|tff8|out~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\sync_freq_divider_1|tff9|out~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \sync_freq_divider_1|tff9|out .lut_mask = "6aaa";
defparam \sync_freq_divider_1|tff9|out .operation_mode = "normal";
defparam \sync_freq_divider_1|tff9|out .output_mode = "reg_only";
defparam \sync_freq_divider_1|tff9|out .register_cascade_mode = "off";
defparam \sync_freq_divider_1|tff9|out .sum_lutc_input = "datac";
defparam \sync_freq_divider_1|tff9|out .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y1_N8
maxii_lcell \sync_freq_divider_1|and10 (
// Equation(s):
// \sync_freq_divider_1|and10~combout  = (\sync_freq_divider_1|tff9|out~regout  & (\sync_freq_divider_1|tff7|out~regout  & (\sync_freq_divider_1|tff8|out~regout  & \sync_freq_divider_1|and7~combout )))

	.clk(gnd),
	.dataa(\sync_freq_divider_1|tff9|out~regout ),
	.datab(\sync_freq_divider_1|tff7|out~regout ),
	.datac(\sync_freq_divider_1|tff8|out~regout ),
	.datad(\sync_freq_divider_1|and7~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\sync_freq_divider_1|and10~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \sync_freq_divider_1|and10 .lut_mask = "8000";
defparam \sync_freq_divider_1|and10 .operation_mode = "normal";
defparam \sync_freq_divider_1|and10 .output_mode = "comb_only";
defparam \sync_freq_divider_1|and10 .register_cascade_mode = "off";
defparam \sync_freq_divider_1|and10 .sum_lutc_input = "datac";
defparam \sync_freq_divider_1|and10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y1_N6
maxii_lcell \sync_freq_divider_1|tff10|out (
// Equation(s):
// \sync_freq_divider_1|tff10|out~regout  = DFFEAS(((\sync_freq_divider_1|tff10|out~regout  $ (\sync_freq_divider_1|and10~combout ))), GLOBAL(\clk50MHz~combout ), VCC, , , , , , )

	.clk(\clk50MHz~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\sync_freq_divider_1|tff10|out~regout ),
	.datad(\sync_freq_divider_1|and10~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\sync_freq_divider_1|tff10|out~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \sync_freq_divider_1|tff10|out .lut_mask = "0ff0";
defparam \sync_freq_divider_1|tff10|out .operation_mode = "normal";
defparam \sync_freq_divider_1|tff10|out .output_mode = "reg_only";
defparam \sync_freq_divider_1|tff10|out .register_cascade_mode = "off";
defparam \sync_freq_divider_1|tff10|out .sum_lutc_input = "datac";
defparam \sync_freq_divider_1|tff10|out .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y1_N9
maxii_lcell \sync_freq_divider_1|tff11|out (
// Equation(s):
// \sync_freq_divider_1|tff11|out~regout  = DFFEAS((\sync_freq_divider_1|tff11|out~regout  $ (((\sync_freq_divider_1|tff10|out~regout  & \sync_freq_divider_1|and10~combout )))), GLOBAL(\clk50MHz~combout ), VCC, , , , , , )

	.clk(\clk50MHz~combout ),
	.dataa(\sync_freq_divider_1|tff10|out~regout ),
	.datab(vcc),
	.datac(\sync_freq_divider_1|tff11|out~regout ),
	.datad(\sync_freq_divider_1|and10~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\sync_freq_divider_1|tff11|out~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \sync_freq_divider_1|tff11|out .lut_mask = "5af0";
defparam \sync_freq_divider_1|tff11|out .operation_mode = "normal";
defparam \sync_freq_divider_1|tff11|out .output_mode = "reg_only";
defparam \sync_freq_divider_1|tff11|out .register_cascade_mode = "off";
defparam \sync_freq_divider_1|tff11|out .sum_lutc_input = "datac";
defparam \sync_freq_divider_1|tff11|out .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y1_N0
maxii_lcell \sync_freq_divider_1|tff12|out (
// Equation(s):
// \sync_freq_divider_1|tff12|out~regout  = DFFEAS(\sync_freq_divider_1|tff12|out~regout  $ (((\sync_freq_divider_1|tff10|out~regout  & (\sync_freq_divider_1|tff11|out~regout  & \sync_freq_divider_1|and10~combout )))), GLOBAL(\clk50MHz~combout ), VCC, , , , 
// , , )

	.clk(\clk50MHz~combout ),
	.dataa(\sync_freq_divider_1|tff10|out~regout ),
	.datab(\sync_freq_divider_1|tff12|out~regout ),
	.datac(\sync_freq_divider_1|tff11|out~regout ),
	.datad(\sync_freq_divider_1|and10~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\sync_freq_divider_1|tff12|out~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \sync_freq_divider_1|tff12|out .lut_mask = "6ccc";
defparam \sync_freq_divider_1|tff12|out .operation_mode = "normal";
defparam \sync_freq_divider_1|tff12|out .output_mode = "reg_only";
defparam \sync_freq_divider_1|tff12|out .register_cascade_mode = "off";
defparam \sync_freq_divider_1|tff12|out .sum_lutc_input = "datac";
defparam \sync_freq_divider_1|tff12|out .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y1_N7
maxii_lcell \debouncer_assync|andClk (
// Equation(s):
// \debouncer_assync|andClk~combout  = LCELL((!\assync~combout  & (\sync_freq_divider_1|tff12|out~regout  & ((!\debouncer_assync|and2~0_combout ) # (!\debouncer_assync|tff2|out~regout )))))

	.clk(gnd),
	.dataa(\debouncer_assync|tff2|out~regout ),
	.datab(\debouncer_assync|and2~0_combout ),
	.datac(\assync~combout ),
	.datad(\sync_freq_divider_1|tff12|out~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\debouncer_assync|andClk~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \debouncer_assync|andClk .lut_mask = "0700";
defparam \debouncer_assync|andClk .operation_mode = "normal";
defparam \debouncer_assync|andClk .output_mode = "comb_only";
defparam \debouncer_assync|andClk .register_cascade_mode = "off";
defparam \debouncer_assync|andClk .sum_lutc_input = "datac";
defparam \debouncer_assync|andClk .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y1_N4
maxii_lcell \debouncer_assync|tff2|out (
// Equation(s):
// \debouncer_assync|tff2|out~regout  = DFFEAS((\debouncer_assync|tff2|out~regout  $ (((\debouncer_assync|tff0|out~regout  & \debouncer_assync|tff1|out~regout )))), \debouncer_assync|andClk~combout , !\assync~combout , , , , , , )

	.clk(\debouncer_assync|andClk~combout ),
	.dataa(vcc),
	.datab(\debouncer_assync|tff0|out~regout ),
	.datac(\debouncer_assync|tff2|out~regout ),
	.datad(\debouncer_assync|tff1|out~regout ),
	.aclr(\assync~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\debouncer_assync|tff2|out~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \debouncer_assync|tff2|out .lut_mask = "3cf0";
defparam \debouncer_assync|tff2|out .operation_mode = "normal";
defparam \debouncer_assync|tff2|out .output_mode = "reg_only";
defparam \debouncer_assync|tff2|out .register_cascade_mode = "off";
defparam \debouncer_assync|tff2|out .sum_lutc_input = "datac";
defparam \debouncer_assync|tff2|out .synch_mode = "off";
// synopsys translate_on

// Location: PIN_44,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \start~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\start~combout ),
	.padio(start));
// synopsys translate_off
defparam \start~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X5_Y2_N5
maxii_lcell \debouncer_start|tff0|out (
// Equation(s):
// \debouncer_start|tff0|out~regout  = DFFEAS((((!\debouncer_start|tff0|out~regout ))), \debouncer_start|andClk~combout , !\start~combout , , , , , , )

	.clk(\debouncer_start|andClk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\debouncer_start|tff0|out~regout ),
	.datad(vcc),
	.aclr(\start~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\debouncer_start|tff0|out~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \debouncer_start|tff0|out .lut_mask = "0f0f";
defparam \debouncer_start|tff0|out .operation_mode = "normal";
defparam \debouncer_start|tff0|out .output_mode = "reg_only";
defparam \debouncer_start|tff0|out .register_cascade_mode = "off";
defparam \debouncer_start|tff0|out .sum_lutc_input = "datac";
defparam \debouncer_start|tff0|out .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y2_N4
maxii_lcell \debouncer_start|tff1|out (
// Equation(s):
// \debouncer_start|tff1|out~regout  = DFFEAS(((\debouncer_start|tff0|out~regout  $ (\debouncer_start|tff1|out~regout ))), \debouncer_start|andClk~combout , !\start~combout , , , , , , )

	.clk(\debouncer_start|andClk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\debouncer_start|tff0|out~regout ),
	.datad(\debouncer_start|tff1|out~regout ),
	.aclr(\start~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\debouncer_start|tff1|out~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \debouncer_start|tff1|out .lut_mask = "0ff0";
defparam \debouncer_start|tff1|out .operation_mode = "normal";
defparam \debouncer_start|tff1|out .output_mode = "reg_only";
defparam \debouncer_start|tff1|out .register_cascade_mode = "off";
defparam \debouncer_start|tff1|out .sum_lutc_input = "datac";
defparam \debouncer_start|tff1|out .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y2_N7
maxii_lcell \debouncer_start|and2~0 (
// Equation(s):
// \debouncer_start|and2~0_combout  = (\debouncer_start|tff1|out~regout  & (((\debouncer_start|tff0|out~regout ))))

	.clk(gnd),
	.dataa(\debouncer_start|tff1|out~regout ),
	.datab(vcc),
	.datac(\debouncer_start|tff0|out~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\debouncer_start|and2~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \debouncer_start|and2~0 .lut_mask = "a0a0";
defparam \debouncer_start|and2~0 .operation_mode = "normal";
defparam \debouncer_start|and2~0 .output_mode = "comb_only";
defparam \debouncer_start|and2~0 .register_cascade_mode = "off";
defparam \debouncer_start|and2~0 .sum_lutc_input = "datac";
defparam \debouncer_start|and2~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y2_N3
maxii_lcell \debouncer_start|andClk (
// Equation(s):
// \debouncer_start|andClk~combout  = LCELL((!\start~combout  & (\sync_freq_divider_1|tff12|out~regout  & ((!\debouncer_start|tff2|out~regout ) # (!\debouncer_start|and2~0_combout )))))

	.clk(gnd),
	.dataa(\start~combout ),
	.datab(\debouncer_start|and2~0_combout ),
	.datac(\sync_freq_divider_1|tff12|out~regout ),
	.datad(\debouncer_start|tff2|out~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\debouncer_start|andClk~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \debouncer_start|andClk .lut_mask = "1050";
defparam \debouncer_start|andClk .operation_mode = "normal";
defparam \debouncer_start|andClk .output_mode = "comb_only";
defparam \debouncer_start|andClk .register_cascade_mode = "off";
defparam \debouncer_start|andClk .sum_lutc_input = "datac";
defparam \debouncer_start|andClk .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y2_N0
maxii_lcell \debouncer_start|tff2|out (
// Equation(s):
// \debouncer_start|tff2|out~regout  = DFFEAS(\debouncer_start|tff2|out~regout  $ (((\debouncer_start|tff0|out~regout  & (\debouncer_start|tff1|out~regout )))), \debouncer_start|andClk~combout , !\start~combout , , , , , , )

	.clk(\debouncer_start|andClk~combout ),
	.dataa(\debouncer_start|tff0|out~regout ),
	.datab(\debouncer_start|tff2|out~regout ),
	.datac(\debouncer_start|tff1|out~regout ),
	.datad(vcc),
	.aclr(\start~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\debouncer_start|tff2|out~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \debouncer_start|tff2|out .lut_mask = "6c6c";
defparam \debouncer_start|tff2|out .operation_mode = "normal";
defparam \debouncer_start|tff2|out .output_mode = "reg_only";
defparam \debouncer_start|tff2|out .register_cascade_mode = "off";
defparam \debouncer_start|tff2|out .sum_lutc_input = "datac";
defparam \debouncer_start|tff2|out .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y2_N8
maxii_lcell \debouncer_start|andOut~0 (
// Equation(s):
// \debouncer_start|andOut~0_combout  = (!\start~combout  & (\debouncer_start|tff2|out~regout  & (\debouncer_start|tff0|out~regout  & \debouncer_start|tff1|out~regout )))

	.clk(gnd),
	.dataa(\start~combout ),
	.datab(\debouncer_start|tff2|out~regout ),
	.datac(\debouncer_start|tff0|out~regout ),
	.datad(\debouncer_start|tff1|out~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\debouncer_start|andOut~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \debouncer_start|andOut~0 .lut_mask = "4000";
defparam \debouncer_start|andOut~0 .operation_mode = "normal";
defparam \debouncer_start|andOut~0 .output_mode = "comb_only";
defparam \debouncer_start|andOut~0 .register_cascade_mode = "off";
defparam \debouncer_start|andOut~0 .sum_lutc_input = "datac";
defparam \debouncer_start|andOut~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y2_N6
maxii_lcell \level_to_pulse_1|state[0] (
// Equation(s):
// \level_to_pulse_1|state [0] = DFFEAS(((!\level_to_pulse_1|state [1] & (!\level_to_pulse_1|state [0] & \debouncer_start|andOut~0_combout ))), GLOBAL(\sync_freq_divider_1|tff12|out~regout ), VCC, , , , , , )

	.clk(\sync_freq_divider_1|tff12|out~regout ),
	.dataa(vcc),
	.datab(\level_to_pulse_1|state [1]),
	.datac(\level_to_pulse_1|state [0]),
	.datad(\debouncer_start|andOut~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\level_to_pulse_1|state [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \level_to_pulse_1|state[0] .lut_mask = "0300";
defparam \level_to_pulse_1|state[0] .operation_mode = "normal";
defparam \level_to_pulse_1|state[0] .output_mode = "reg_only";
defparam \level_to_pulse_1|state[0] .register_cascade_mode = "off";
defparam \level_to_pulse_1|state[0] .sum_lutc_input = "datac";
defparam \level_to_pulse_1|state[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y2_N2
maxii_lcell \level_to_pulse_1|state[1] (
// Equation(s):
// \level_to_pulse_1|state [1] = DFFEAS(((\debouncer_start|andOut~0_combout  & (\level_to_pulse_1|state [1] $ (\level_to_pulse_1|state [0])))), GLOBAL(\sync_freq_divider_1|tff12|out~regout ), VCC, , , , , , )

	.clk(\sync_freq_divider_1|tff12|out~regout ),
	.dataa(vcc),
	.datab(\level_to_pulse_1|state [1]),
	.datac(\level_to_pulse_1|state [0]),
	.datad(\debouncer_start|andOut~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\level_to_pulse_1|state [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \level_to_pulse_1|state[1] .lut_mask = "3c00";
defparam \level_to_pulse_1|state[1] .operation_mode = "normal";
defparam \level_to_pulse_1|state[1] .output_mode = "reg_only";
defparam \level_to_pulse_1|state[1] .register_cascade_mode = "off";
defparam \level_to_pulse_1|state[1] .sum_lutc_input = "datac";
defparam \level_to_pulse_1|state[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y2_N9
maxii_lcell \level_to_pulse_1|pulseOut (
// Equation(s):
// \level_to_pulse_1|pulseOut~regout  = DFFEAS(((!\level_to_pulse_1|state [1] & (!\level_to_pulse_1|state [0] & \debouncer_start|andOut~0_combout ))), GLOBAL(\sync_freq_divider_1|tff12|out~regout ), VCC, , , , , , )

	.clk(\sync_freq_divider_1|tff12|out~regout ),
	.dataa(vcc),
	.datab(\level_to_pulse_1|state [1]),
	.datac(\level_to_pulse_1|state [0]),
	.datad(\debouncer_start|andOut~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\level_to_pulse_1|pulseOut~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \level_to_pulse_1|pulseOut .lut_mask = "0300";
defparam \level_to_pulse_1|pulseOut .operation_mode = "normal";
defparam \level_to_pulse_1|pulseOut .output_mode = "reg_only";
defparam \level_to_pulse_1|pulseOut .register_cascade_mode = "off";
defparam \level_to_pulse_1|pulseOut .sum_lutc_input = "datac";
defparam \level_to_pulse_1|pulseOut .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y2_N2
maxii_lcell \ON_OFF|out (
// Equation(s):
// \ON_OFF|out~regout  = DFFEAS((\ON_OFF|out~regout  $ ((\level_to_pulse_1|pulseOut~regout ))), GLOBAL(\sync_freq_divider_1|tff12|out~regout ), VCC, , , , , , )

	.clk(\sync_freq_divider_1|tff12|out~regout ),
	.dataa(vcc),
	.datab(\ON_OFF|out~regout ),
	.datac(\level_to_pulse_1|pulseOut~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ON_OFF|out~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ON_OFF|out .lut_mask = "3c3c";
defparam \ON_OFF|out .operation_mode = "normal";
defparam \ON_OFF|out .output_mode = "reg_only";
defparam \ON_OFF|out .register_cascade_mode = "off";
defparam \ON_OFF|out .sum_lutc_input = "datac";
defparam \ON_OFF|out .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y3_N2
maxii_lcell assyncClk_enable(
// Equation(s):
// \assyncClk_enable~combout  = LCELL((\debouncer_assync|tff2|out~regout  & (\debouncer_assync|and2~0_combout  & (\ON_OFF|out~regout  & !\assync~combout ))))

	.clk(gnd),
	.dataa(\debouncer_assync|tff2|out~regout ),
	.datab(\debouncer_assync|and2~0_combout ),
	.datac(\ON_OFF|out~regout ),
	.datad(\assync~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\assyncClk_enable~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam assyncClk_enable.lut_mask = "0080";
defparam assyncClk_enable.operation_mode = "normal";
defparam assyncClk_enable.output_mode = "comb_only";
defparam assyncClk_enable.register_cascade_mode = "off";
defparam assyncClk_enable.sum_lutc_input = "datac";
defparam assyncClk_enable.synch_mode = "off";
// synopsys translate_on

// Location: PIN_33,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \CH~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\CH~combout ),
	.padio(CH));
// synopsys translate_off
defparam \CH~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_35,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \PG~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\PG~combout ),
	.padio(PG));
// synopsys translate_off
defparam \PG~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \RO~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\RO~combout ),
	.padio(RO));
// synopsys translate_off
defparam \RO~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X5_Y3_N1
maxii_lcell \fsm_producao|next~0 (
// Equation(s):
// \fsm_producao|next~0_combout  = ((\fsm_producao|state~regout  & (\RO~combout )) # (!\fsm_producao|state~regout  & ((!\CH~combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\RO~combout ),
	.datac(\CH~combout ),
	.datad(\fsm_producao|state~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\fsm_producao|next~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \fsm_producao|next~0 .lut_mask = "cc0f";
defparam \fsm_producao|next~0 .operation_mode = "normal";
defparam \fsm_producao|next~0 .output_mode = "comb_only";
defparam \fsm_producao|next~0 .register_cascade_mode = "off";
defparam \fsm_producao|next~0 .sum_lutc_input = "datac";
defparam \fsm_producao|next~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y3_N7
maxii_lcell \fsm_producao|GP (
// Equation(s):
// \fsm_producao|GP~regout  = DFFEAS(((\RO~combout  & ((\fsm_producao|state~regout )))), GLOBAL(\assyncClk_enable~combout ), !\comb~0_combout , , , , , , )

	.clk(\assyncClk_enable~combout ),
	.dataa(vcc),
	.datab(\RO~combout ),
	.datac(vcc),
	.datad(\fsm_producao|state~regout ),
	.aclr(\comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\fsm_producao|GP~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \fsm_producao|GP .lut_mask = "cc00";
defparam \fsm_producao|GP .operation_mode = "normal";
defparam \fsm_producao|GP .output_mode = "reg_only";
defparam \fsm_producao|GP .register_cascade_mode = "off";
defparam \fsm_producao|GP .sum_lutc_input = "datac";
defparam \fsm_producao|GP .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y3_N4
maxii_lcell \bandeja_1|counter_unidades|out[0] (
// Equation(s):
// \bandeja_1|counter_unidades|out [0] = DFFEAS((((!\bandeja_1|counter_unidades|out [0]))), GLOBAL(\fsm_producao|GP~regout ), \ON_OFF|out~regout , , , , , , )

	.clk(\fsm_producao|GP~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\bandeja_1|counter_unidades|out [0]),
	.datad(vcc),
	.aclr(!\ON_OFF|out~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\bandeja_1|counter_unidades|out [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \bandeja_1|counter_unidades|out[0] .lut_mask = "0f0f";
defparam \bandeja_1|counter_unidades|out[0] .operation_mode = "normal";
defparam \bandeja_1|counter_unidades|out[0] .output_mode = "reg_only";
defparam \bandeja_1|counter_unidades|out[0] .register_cascade_mode = "off";
defparam \bandeja_1|counter_unidades|out[0] .sum_lutc_input = "datac";
defparam \bandeja_1|counter_unidades|out[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y3_N0
maxii_lcell \bandeja_1|counter_unidades|out[3] (
// Equation(s):
// \bandeja_1|counter_unidades|out [3] = DFFEAS(\bandeja_1|counter_unidades|out [3] $ (((\bandeja_1|counter_unidades|out [0] & (!\bandeja_1|counter_unidades|out [1] & !\bandeja_1|counter_unidades|out [2])))), GLOBAL(\fsm_producao|GP~regout ), 
// \ON_OFF|out~regout , , , , , , )

	.clk(\fsm_producao|GP~regout ),
	.dataa(\bandeja_1|counter_unidades|out [0]),
	.datab(\bandeja_1|counter_unidades|out [1]),
	.datac(\bandeja_1|counter_unidades|out [3]),
	.datad(\bandeja_1|counter_unidades|out [2]),
	.aclr(!\ON_OFF|out~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\bandeja_1|counter_unidades|out [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \bandeja_1|counter_unidades|out[3] .lut_mask = "f0d2";
defparam \bandeja_1|counter_unidades|out[3] .operation_mode = "normal";
defparam \bandeja_1|counter_unidades|out[3] .output_mode = "reg_only";
defparam \bandeja_1|counter_unidades|out[3] .register_cascade_mode = "off";
defparam \bandeja_1|counter_unidades|out[3] .sum_lutc_input = "datac";
defparam \bandeja_1|counter_unidades|out[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y3_N9
maxii_lcell \bandeja_1|counter_unidades|out[1] (
// Equation(s):
// \bandeja_1|counter_unidades|out [1] = DFFEAS((\bandeja_1|counter_unidades|out [0] & (!\bandeja_1|counter_unidades|out [1] & ((\bandeja_1|counter_unidades|out [2]) # (!\bandeja_1|counter_unidades|out [3])))) # (!\bandeja_1|counter_unidades|out [0] & 
// (\bandeja_1|counter_unidades|out [1])), GLOBAL(\fsm_producao|GP~regout ), \ON_OFF|out~regout , , , , , , )

	.clk(\fsm_producao|GP~regout ),
	.dataa(\bandeja_1|counter_unidades|out [0]),
	.datab(\bandeja_1|counter_unidades|out [1]),
	.datac(\bandeja_1|counter_unidades|out [3]),
	.datad(\bandeja_1|counter_unidades|out [2]),
	.aclr(!\ON_OFF|out~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\bandeja_1|counter_unidades|out [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \bandeja_1|counter_unidades|out[1] .lut_mask = "6646";
defparam \bandeja_1|counter_unidades|out[1] .operation_mode = "normal";
defparam \bandeja_1|counter_unidades|out[1] .output_mode = "reg_only";
defparam \bandeja_1|counter_unidades|out[1] .register_cascade_mode = "off";
defparam \bandeja_1|counter_unidades|out[1] .sum_lutc_input = "datac";
defparam \bandeja_1|counter_unidades|out[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y3_N3
maxii_lcell \bandeja_1|counter_unidades|out[2] (
// Equation(s):
// \bandeja_1|counter_unidades|out [2] = DFFEAS((\bandeja_1|counter_unidades|out [0] & ((\bandeja_1|counter_unidades|out [1] & ((\bandeja_1|counter_unidades|out [2]))) # (!\bandeja_1|counter_unidades|out [1] & (!\bandeja_1|counter_unidades|out [3] & 
// !\bandeja_1|counter_unidades|out [2])))) # (!\bandeja_1|counter_unidades|out [0] & (((\bandeja_1|counter_unidades|out [2])))), GLOBAL(\fsm_producao|GP~regout ), \ON_OFF|out~regout , , , , , , )

	.clk(\fsm_producao|GP~regout ),
	.dataa(\bandeja_1|counter_unidades|out [0]),
	.datab(\bandeja_1|counter_unidades|out [1]),
	.datac(\bandeja_1|counter_unidades|out [3]),
	.datad(\bandeja_1|counter_unidades|out [2]),
	.aclr(!\ON_OFF|out~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\bandeja_1|counter_unidades|out [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \bandeja_1|counter_unidades|out[2] .lut_mask = "dd02";
defparam \bandeja_1|counter_unidades|out[2] .operation_mode = "normal";
defparam \bandeja_1|counter_unidades|out[2] .output_mode = "reg_only";
defparam \bandeja_1|counter_unidades|out[2] .register_cascade_mode = "off";
defparam \bandeja_1|counter_unidades|out[2] .sum_lutc_input = "datac";
defparam \bandeja_1|counter_unidades|out[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y3_N5
maxii_lcell \rtl~0 (
// Equation(s):
// \rtl~0_combout  = LCELL((!\bandeja_1|counter_unidades|out [0] & (!\bandeja_1|counter_unidades|out [2] & (!\bandeja_1|counter_unidades|out [1] & !\bandeja_1|counter_unidades|out [3]))))

	.clk(gnd),
	.dataa(\bandeja_1|counter_unidades|out [0]),
	.datab(\bandeja_1|counter_unidades|out [2]),
	.datac(\bandeja_1|counter_unidades|out [1]),
	.datad(\bandeja_1|counter_unidades|out [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\rtl~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rtl~0 .lut_mask = "0001";
defparam \rtl~0 .operation_mode = "normal";
defparam \rtl~0 .output_mode = "comb_only";
defparam \rtl~0 .register_cascade_mode = "off";
defparam \rtl~0 .sum_lutc_input = "datac";
defparam \rtl~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y3_N4
maxii_lcell \dispensador_1|quantidade_rolhas|out[0] (
// Equation(s):
// \dispensador_1|quantidade_rolhas|out [0] = DFFEAS((((!\dispensador_1|quantidade_rolhas|out [0]))), \dispensador_1|reabastecer~combout , \ON_OFF|out~regout , , , , , , )

	.clk(\dispensador_1|reabastecer~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\dispensador_1|quantidade_rolhas|out [0]),
	.aclr(!\ON_OFF|out~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\dispensador_1|quantidade_rolhas|out [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \dispensador_1|quantidade_rolhas|out[0] .lut_mask = "00ff";
defparam \dispensador_1|quantidade_rolhas|out[0] .operation_mode = "normal";
defparam \dispensador_1|quantidade_rolhas|out[0] .output_mode = "reg_only";
defparam \dispensador_1|quantidade_rolhas|out[0] .register_cascade_mode = "off";
defparam \dispensador_1|quantidade_rolhas|out[0] .sum_lutc_input = "datac";
defparam \dispensador_1|quantidade_rolhas|out[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y3_N7
maxii_lcell \bandeja_1|counter_unidades|Add0~0 (
// Equation(s):
// \bandeja_1|counter_unidades|Add0~0_combout  = ((\bandeja_1|counter_unidades|out [0] & ((!\bandeja_1|counter_unidades|out [1]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\bandeja_1|counter_unidades|out [0]),
	.datac(vcc),
	.datad(\bandeja_1|counter_unidades|out [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\bandeja_1|counter_unidades|Add0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \bandeja_1|counter_unidades|Add0~0 .lut_mask = "00cc";
defparam \bandeja_1|counter_unidades|Add0~0 .operation_mode = "normal";
defparam \bandeja_1|counter_unidades|Add0~0 .output_mode = "comb_only";
defparam \bandeja_1|counter_unidades|Add0~0 .register_cascade_mode = "off";
defparam \bandeja_1|counter_unidades|Add0~0 .sum_lutc_input = "datac";
defparam \bandeja_1|counter_unidades|Add0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y3_N8
maxii_lcell \bandeja_1|BZ (
// Equation(s):
// \bandeja_1|BZ~combout  = (!\bandeja_1|counter_unidades|out [2] & (\bandeja_1|counter_unidades|out [3] & (\bandeja_1|CR~0_combout  & \bandeja_1|counter_unidades|Add0~0_combout )))

	.clk(gnd),
	.dataa(\bandeja_1|counter_unidades|out [2]),
	.datab(\bandeja_1|counter_unidades|out [3]),
	.datac(\bandeja_1|CR~0_combout ),
	.datad(\bandeja_1|counter_unidades|Add0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\bandeja_1|BZ~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \bandeja_1|BZ .lut_mask = "4000";
defparam \bandeja_1|BZ .operation_mode = "normal";
defparam \bandeja_1|BZ .output_mode = "comb_only";
defparam \bandeja_1|BZ .register_cascade_mode = "off";
defparam \bandeja_1|BZ .sum_lutc_input = "datac";
defparam \bandeja_1|BZ .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y3_N2
maxii_lcell \fsm_dispensador_1|AD (
// Equation(s):
// \fsm_dispensador_1|AD~regout  = DFFEAS(((!\fsm_dispensador_1|state [0] & (\bandeja_1|CR~combout  & !\bandeja_1|BZ~combout ))), GLOBAL(\assyncClk_enable~combout ), \ON_OFF|out~regout , , , , , , )

	.clk(\assyncClk_enable~combout ),
	.dataa(vcc),
	.datab(\fsm_dispensador_1|state [0]),
	.datac(\bandeja_1|CR~combout ),
	.datad(\bandeja_1|BZ~combout ),
	.aclr(!\ON_OFF|out~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\fsm_dispensador_1|AD~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \fsm_dispensador_1|AD .lut_mask = "0030";
defparam \fsm_dispensador_1|AD .operation_mode = "normal";
defparam \fsm_dispensador_1|AD .output_mode = "reg_only";
defparam \fsm_dispensador_1|AD .register_cascade_mode = "off";
defparam \fsm_dispensador_1|AD .sum_lutc_input = "datac";
defparam \fsm_dispensador_1|AD .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y3_N7
maxii_lcell \dispensador_1|reabastecer (
// Equation(s):
// \dispensador_1|reabastecer~combout  = LCELL((((!\dispensador_1|quantidade_rolhas|out [0] & \fsm_dispensador_1|AD~regout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\dispensador_1|quantidade_rolhas|out [0]),
	.datad(\fsm_dispensador_1|AD~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\dispensador_1|reabastecer~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \dispensador_1|reabastecer .lut_mask = "0f00";
defparam \dispensador_1|reabastecer .operation_mode = "normal";
defparam \dispensador_1|reabastecer .output_mode = "comb_only";
defparam \dispensador_1|reabastecer .register_cascade_mode = "off";
defparam \dispensador_1|reabastecer .sum_lutc_input = "datac";
defparam \dispensador_1|reabastecer .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y3_N8
maxii_lcell \bandeja_1|comb~0 (
// Equation(s):
// \bandeja_1|comb~0_combout  = (((\dispensador_1|reabastecer~combout ) # (!\ON_OFF|out~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ON_OFF|out~regout ),
	.datad(\dispensador_1|reabastecer~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\bandeja_1|comb~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \bandeja_1|comb~0 .lut_mask = "ff0f";
defparam \bandeja_1|comb~0 .operation_mode = "normal";
defparam \bandeja_1|comb~0 .output_mode = "comb_only";
defparam \bandeja_1|comb~0 .register_cascade_mode = "off";
defparam \bandeja_1|comb~0 .sum_lutc_input = "datac";
defparam \bandeja_1|comb~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y3_N9
maxii_lcell \bandeja_1|counter_dezenas|out[0] (
// Equation(s):
// \bandeja_1|counter_dezenas|out [0] = DFFEAS((((!\bandeja_1|counter_dezenas|out [1] & !\bandeja_1|counter_dezenas|out [0]))), \rtl~0_combout , !\bandeja_1|comb~0_combout , , , , , , )

	.clk(\rtl~0_combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\bandeja_1|counter_dezenas|out [1]),
	.datad(\bandeja_1|counter_dezenas|out [0]),
	.aclr(\bandeja_1|comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\bandeja_1|counter_dezenas|out [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \bandeja_1|counter_dezenas|out[0] .lut_mask = "000f";
defparam \bandeja_1|counter_dezenas|out[0] .operation_mode = "normal";
defparam \bandeja_1|counter_dezenas|out[0] .output_mode = "reg_only";
defparam \bandeja_1|counter_dezenas|out[0] .register_cascade_mode = "off";
defparam \bandeja_1|counter_dezenas|out[0] .sum_lutc_input = "datac";
defparam \bandeja_1|counter_dezenas|out[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y3_N6
maxii_lcell \bandeja_1|counter_dezenas|out[1] (
// Equation(s):
// \bandeja_1|counter_dezenas|out [1] = DFFEAS(((\bandeja_1|counter_dezenas|out [1] $ (!\bandeja_1|counter_dezenas|out [0]))), \rtl~0_combout , !\bandeja_1|comb~0_combout , , , , , , )

	.clk(\rtl~0_combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\bandeja_1|counter_dezenas|out [1]),
	.datad(\bandeja_1|counter_dezenas|out [0]),
	.aclr(\bandeja_1|comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\bandeja_1|counter_dezenas|out [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \bandeja_1|counter_dezenas|out[1] .lut_mask = "f00f";
defparam \bandeja_1|counter_dezenas|out[1] .operation_mode = "normal";
defparam \bandeja_1|counter_dezenas|out[1] .output_mode = "reg_only";
defparam \bandeja_1|counter_dezenas|out[1] .register_cascade_mode = "off";
defparam \bandeja_1|counter_dezenas|out[1] .sum_lutc_input = "datac";
defparam \bandeja_1|counter_dezenas|out[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y3_N3
maxii_lcell \bandeja_1|CR~0 (
// Equation(s):
// \bandeja_1|CR~0_combout  = (((\bandeja_1|counter_dezenas|out [1] & !\bandeja_1|counter_dezenas|out [0])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\bandeja_1|counter_dezenas|out [1]),
	.datad(\bandeja_1|counter_dezenas|out [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\bandeja_1|CR~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \bandeja_1|CR~0 .lut_mask = "00f0";
defparam \bandeja_1|CR~0 .operation_mode = "normal";
defparam \bandeja_1|CR~0 .output_mode = "comb_only";
defparam \bandeja_1|CR~0 .register_cascade_mode = "off";
defparam \bandeja_1|CR~0 .sum_lutc_input = "datac";
defparam \bandeja_1|CR~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y3_N4
maxii_lcell \bandeja_1|Equal0~0 (
// Equation(s):
// \bandeja_1|Equal0~0_combout  = ((!\bandeja_1|counter_unidades|out [0] & ((!\bandeja_1|counter_unidades|out [1]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\bandeja_1|counter_unidades|out [0]),
	.datac(vcc),
	.datad(\bandeja_1|counter_unidades|out [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\bandeja_1|Equal0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \bandeja_1|Equal0~0 .lut_mask = "0033";
defparam \bandeja_1|Equal0~0 .operation_mode = "normal";
defparam \bandeja_1|Equal0~0 .output_mode = "comb_only";
defparam \bandeja_1|Equal0~0 .register_cascade_mode = "off";
defparam \bandeja_1|Equal0~0 .sum_lutc_input = "datac";
defparam \bandeja_1|Equal0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y3_N5
maxii_lcell \bandeja_1|CR (
// Equation(s):
// \bandeja_1|CR~combout  = (\bandeja_1|counter_unidades|out [2] & (\bandeja_1|counter_unidades|out [3] & (\bandeja_1|CR~0_combout  & \bandeja_1|Equal0~0_combout )))

	.clk(gnd),
	.dataa(\bandeja_1|counter_unidades|out [2]),
	.datab(\bandeja_1|counter_unidades|out [3]),
	.datac(\bandeja_1|CR~0_combout ),
	.datad(\bandeja_1|Equal0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\bandeja_1|CR~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \bandeja_1|CR .lut_mask = "8000";
defparam \bandeja_1|CR .operation_mode = "normal";
defparam \bandeja_1|CR .output_mode = "comb_only";
defparam \bandeja_1|CR .register_cascade_mode = "off";
defparam \bandeja_1|CR .sum_lutc_input = "datac";
defparam \bandeja_1|CR .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y3_N6
maxii_lcell \fsm_dispensador_1|state[1] (
// Equation(s):
// \fsm_dispensador_1|state [1] = DFFEAS((((\bandeja_1|CR~combout  & !\fsm_dispensador_1|state [0]))), GLOBAL(\assyncClk_enable~combout ), \ON_OFF|out~regout , , , , , , )

	.clk(\assyncClk_enable~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\bandeja_1|CR~combout ),
	.datad(\fsm_dispensador_1|state [0]),
	.aclr(!\ON_OFF|out~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\fsm_dispensador_1|state [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \fsm_dispensador_1|state[1] .lut_mask = "00f0";
defparam \fsm_dispensador_1|state[1] .operation_mode = "normal";
defparam \fsm_dispensador_1|state[1] .output_mode = "reg_only";
defparam \fsm_dispensador_1|state[1] .register_cascade_mode = "off";
defparam \fsm_dispensador_1|state[1] .sum_lutc_input = "datac";
defparam \fsm_dispensador_1|state[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y3_N1
maxii_lcell \fsm_dispensador_1|state[0] (
// Equation(s):
// \fsm_dispensador_1|state [0] = DFFEAS(((\bandeja_1|BZ~combout  & ((!\fsm_dispensador_1|state [1]) # (!\fsm_dispensador_1|state [0])))), GLOBAL(\assyncClk_enable~combout ), \ON_OFF|out~regout , , , , , , )

	.clk(\assyncClk_enable~combout ),
	.dataa(vcc),
	.datab(\fsm_dispensador_1|state [0]),
	.datac(\fsm_dispensador_1|state [1]),
	.datad(\bandeja_1|BZ~combout ),
	.aclr(!\ON_OFF|out~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\fsm_dispensador_1|state [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \fsm_dispensador_1|state[0] .lut_mask = "3f00";
defparam \fsm_dispensador_1|state[0] .operation_mode = "normal";
defparam \fsm_dispensador_1|state[0] .output_mode = "reg_only";
defparam \fsm_dispensador_1|state[0] .register_cascade_mode = "off";
defparam \fsm_dispensador_1|state[0] .sum_lutc_input = "datac";
defparam \fsm_dispensador_1|state[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y3_N8
maxii_lcell \fsm_dispensador_1|A (
// Equation(s):
// \fsm_dispensador_1|A~regout  = DFFEAS((\bandeja_1|BZ~combout  & ((\fsm_dispensador_1|state [0] & ((!\fsm_dispensador_1|state [1]))) # (!\fsm_dispensador_1|state [0] & (!\bandeja_1|CR~combout )))), GLOBAL(\assyncClk_enable~combout ), \ON_OFF|out~regout , , 
// , , , , )

	.clk(\assyncClk_enable~combout ),
	.dataa(\fsm_dispensador_1|state [0]),
	.datab(\bandeja_1|CR~combout ),
	.datac(\fsm_dispensador_1|state [1]),
	.datad(\bandeja_1|BZ~combout ),
	.aclr(!\ON_OFF|out~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\fsm_dispensador_1|A~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \fsm_dispensador_1|A .lut_mask = "1b00";
defparam \fsm_dispensador_1|A .operation_mode = "normal";
defparam \fsm_dispensador_1|A .output_mode = "reg_only";
defparam \fsm_dispensador_1|A .register_cascade_mode = "off";
defparam \fsm_dispensador_1|A .sum_lutc_input = "datac";
defparam \fsm_dispensador_1|A .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y3_N3
maxii_lcell \comb~0 (
// Equation(s):
// \comb~0_combout  = (((\fsm_dispensador_1|A~regout ) # (!\ON_OFF|out~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ON_OFF|out~regout ),
	.datad(\fsm_dispensador_1|A~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\comb~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \comb~0 .lut_mask = "ff0f";
defparam \comb~0 .operation_mode = "normal";
defparam \comb~0 .output_mode = "comb_only";
defparam \comb~0 .register_cascade_mode = "off";
defparam \comb~0 .sum_lutc_input = "datac";
defparam \comb~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y3_N2
maxii_lcell \fsm_producao|state (
// Equation(s):
// \fsm_producao|state~regout  = DFFEAS((((!\fsm_producao|next~0_combout ))), GLOBAL(\assyncClk_enable~combout ), !\comb~0_combout , , , , , , )

	.clk(\assyncClk_enable~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\fsm_producao|next~0_combout ),
	.aclr(\comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\fsm_producao|state~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \fsm_producao|state .lut_mask = "00ff";
defparam \fsm_producao|state .operation_mode = "normal";
defparam \fsm_producao|state .output_mode = "reg_only";
defparam \fsm_producao|state .register_cascade_mode = "off";
defparam \fsm_producao|state .sum_lutc_input = "datac";
defparam \fsm_producao|state .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y3_N0
maxii_lcell \fsm_producao|EV (
// Equation(s):
// \fsm_producao|EV~regout  = DFFEAS((!\CH~combout  & (((\PG~combout  & !\fsm_producao|state~regout )))), GLOBAL(\assyncClk_enable~combout ), !\comb~0_combout , , , , , , )

	.clk(\assyncClk_enable~combout ),
	.dataa(\CH~combout ),
	.datab(vcc),
	.datac(\PG~combout ),
	.datad(\fsm_producao|state~regout ),
	.aclr(\comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\fsm_producao|EV~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \fsm_producao|EV .lut_mask = "0050";
defparam \fsm_producao|EV .operation_mode = "normal";
defparam \fsm_producao|EV .output_mode = "reg_only";
defparam \fsm_producao|EV .register_cascade_mode = "off";
defparam \fsm_producao|EV .sum_lutc_input = "datac";
defparam \fsm_producao|EV .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y3_N5
maxii_lcell \fsm_producao|VE (
// Equation(s):
// \fsm_producao|VE~regout  = DFFEAS((((!\fsm_producao|next~0_combout ))), GLOBAL(\assyncClk_enable~combout ), !\comb~0_combout , , , , , , )

	.clk(\assyncClk_enable~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\fsm_producao|next~0_combout ),
	.aclr(\comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\fsm_producao|VE~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \fsm_producao|VE .lut_mask = "00ff";
defparam \fsm_producao|VE .operation_mode = "normal";
defparam \fsm_producao|VE .output_mode = "reg_only";
defparam \fsm_producao|VE .register_cascade_mode = "off";
defparam \fsm_producao|VE .sum_lutc_input = "datac";
defparam \fsm_producao|VE .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y3_N9
maxii_lcell \fsm_producao|M (
// Equation(s):
// \fsm_producao|M~regout  = DFFEAS((\fsm_producao|state~regout  & (((\RO~combout )))) # (!\fsm_producao|state~regout  & (!\CH~combout  & ((!\PG~combout )))), GLOBAL(\assyncClk_enable~combout ), !\comb~0_combout , , , , , , )

	.clk(\assyncClk_enable~combout ),
	.dataa(\CH~combout ),
	.datab(\RO~combout ),
	.datac(\PG~combout ),
	.datad(\fsm_producao|state~regout ),
	.aclr(\comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\fsm_producao|M~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \fsm_producao|M .lut_mask = "cc05";
defparam \fsm_producao|M .operation_mode = "normal";
defparam \fsm_producao|M .output_mode = "reg_only";
defparam \fsm_producao|M .register_cascade_mode = "off";
defparam \fsm_producao|M .sum_lutc_input = "datac";
defparam \fsm_producao|M .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y2_N0
maxii_lcell \counter_display|out[0] (
// Equation(s):
// \counter_display|out [0] = DFFEAS((((!\counter_display|out [0]))), GLOBAL(\sync_freq_divider_1|tff12|out~regout ), \ON_OFF|out~regout , , , , , , )

	.clk(\sync_freq_divider_1|tff12|out~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\counter_display|out [0]),
	.datad(vcc),
	.aclr(!\ON_OFF|out~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\counter_display|out [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \counter_display|out[0] .lut_mask = "0f0f";
defparam \counter_display|out[0] .operation_mode = "normal";
defparam \counter_display|out[0] .output_mode = "reg_only";
defparam \counter_display|out[0] .register_cascade_mode = "off";
defparam \counter_display|out[0] .sum_lutc_input = "datac";
defparam \counter_display|out[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y2_N8
maxii_lcell \counter_display|out[1] (
// Equation(s):
// \counter_display|out [1] = DFFEAS(((\counter_display|out [0] $ (\counter_display|out [1]))), GLOBAL(\sync_freq_divider_1|tff12|out~regout ), \ON_OFF|out~regout , , , , , , )

	.clk(\sync_freq_divider_1|tff12|out~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\counter_display|out [0]),
	.datad(\counter_display|out [1]),
	.aclr(!\ON_OFF|out~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\counter_display|out [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \counter_display|out[1] .lut_mask = "0ff0";
defparam \counter_display|out[1] .operation_mode = "normal";
defparam \counter_display|out[1] .output_mode = "reg_only";
defparam \counter_display|out[1] .register_cascade_mode = "off";
defparam \counter_display|out[1] .sum_lutc_input = "datac";
defparam \counter_display|out[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y2_N4
maxii_lcell \display_colune_mux|Mux2~0 (
// Equation(s):
// \display_colune_mux|Mux2~0_combout  = ((\counter_display|out [0] & (\counter_display|out [1])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\counter_display|out [0]),
	.datac(\counter_display|out [1]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\display_colune_mux|Mux2~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \display_colune_mux|Mux2~0 .lut_mask = "c0c0";
defparam \display_colune_mux|Mux2~0 .operation_mode = "normal";
defparam \display_colune_mux|Mux2~0 .output_mode = "comb_only";
defparam \display_colune_mux|Mux2~0 .register_cascade_mode = "off";
defparam \display_colune_mux|Mux2~0 .sum_lutc_input = "datac";
defparam \display_colune_mux|Mux2~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N1
maxii_lcell \display_colune_mux|Mux2~1 (
// Equation(s):
// \display_colune_mux|Mux2~1_combout  = (!\counter_display|out [0] & (((\counter_display|out [1]))))

	.clk(gnd),
	.dataa(\counter_display|out [0]),
	.datab(vcc),
	.datac(\counter_display|out [1]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\display_colune_mux|Mux2~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \display_colune_mux|Mux2~1 .lut_mask = "5050";
defparam \display_colune_mux|Mux2~1 .operation_mode = "normal";
defparam \display_colune_mux|Mux2~1 .output_mode = "comb_only";
defparam \display_colune_mux|Mux2~1 .register_cascade_mode = "off";
defparam \display_colune_mux|Mux2~1 .sum_lutc_input = "datac";
defparam \display_colune_mux|Mux2~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N7
maxii_lcell \display_colune_mux|Mux2~2 (
// Equation(s):
// \display_colune_mux|Mux2~2_combout  = (\counter_display|out [0] & (((!\counter_display|out [1]))))

	.clk(gnd),
	.dataa(\counter_display|out [0]),
	.datab(vcc),
	.datac(\counter_display|out [1]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\display_colune_mux|Mux2~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \display_colune_mux|Mux2~2 .lut_mask = "0a0a";
defparam \display_colune_mux|Mux2~2 .operation_mode = "normal";
defparam \display_colune_mux|Mux2~2 .output_mode = "comb_only";
defparam \display_colune_mux|Mux2~2 .register_cascade_mode = "off";
defparam \display_colune_mux|Mux2~2 .sum_lutc_input = "datac";
defparam \display_colune_mux|Mux2~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N0
maxii_lcell \display_colune_mux|Mux0~0 (
// Equation(s):
// \display_colune_mux|Mux0~0_combout  = (\counter_display|out [0]) # (((\counter_display|out [1])))

	.clk(gnd),
	.dataa(\counter_display|out [0]),
	.datab(vcc),
	.datac(\counter_display|out [1]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\display_colune_mux|Mux0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \display_colune_mux|Mux0~0 .lut_mask = "fafa";
defparam \display_colune_mux|Mux0~0 .operation_mode = "normal";
defparam \display_colune_mux|Mux0~0 .output_mode = "comb_only";
defparam \display_colune_mux|Mux0~0 .register_cascade_mode = "off";
defparam \display_colune_mux|Mux0~0 .sum_lutc_input = "datac";
defparam \display_colune_mux|Mux0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y2_N4
maxii_lcell \duzias_1|counter_duzias|out[0] (
// Equation(s):
// \duzias_1|counter_duzias|out [0] = DFFEAS((((!\duzias_1|counter_duzias|out [0]))), GLOBAL(\fsm_producao|GP~regout ), \ON_OFF|out~regout , , , , , , )

	.clk(\fsm_producao|GP~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\duzias_1|counter_duzias|out [0]),
	.datad(vcc),
	.aclr(!\ON_OFF|out~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\duzias_1|counter_duzias|out [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \duzias_1|counter_duzias|out[0] .lut_mask = "0f0f";
defparam \duzias_1|counter_duzias|out[0] .operation_mode = "normal";
defparam \duzias_1|counter_duzias|out[0] .output_mode = "reg_only";
defparam \duzias_1|counter_duzias|out[0] .register_cascade_mode = "off";
defparam \duzias_1|counter_duzias|out[0] .sum_lutc_input = "datac";
defparam \duzias_1|counter_duzias|out[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y2_N9
maxii_lcell \duzias_1|counter_duzias|out[1] (
// Equation(s):
// \duzias_1|counter_duzias|out [1] = DFFEAS(((\duzias_1|counter_duzias|out [0] $ (\duzias_1|counter_duzias|out [1]))), GLOBAL(\fsm_producao|GP~regout ), \ON_OFF|out~regout , , , , , , )

	.clk(\fsm_producao|GP~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\duzias_1|counter_duzias|out [0]),
	.datad(\duzias_1|counter_duzias|out [1]),
	.aclr(!\ON_OFF|out~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\duzias_1|counter_duzias|out [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \duzias_1|counter_duzias|out[1] .lut_mask = "0ff0";
defparam \duzias_1|counter_duzias|out[1] .operation_mode = "normal";
defparam \duzias_1|counter_duzias|out[1] .output_mode = "reg_only";
defparam \duzias_1|counter_duzias|out[1] .register_cascade_mode = "off";
defparam \duzias_1|counter_duzias|out[1] .sum_lutc_input = "datac";
defparam \duzias_1|counter_duzias|out[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y2_N0
maxii_lcell \duzias_1|counter_duzias|out[3] (
// Equation(s):
// \duzias_1|counter_duzias|out [3] = DFFEAS(\duzias_1|counter_duzias|out [3] $ (((!\duzias_1|counter_duzias|out [2] & (\duzias_1|counter_duzias|out [0] & \duzias_1|counter_duzias|out [1])))), GLOBAL(\fsm_producao|GP~regout ), \ON_OFF|out~regout , , , , , , 
// )

	.clk(\fsm_producao|GP~regout ),
	.dataa(\duzias_1|counter_duzias|out [2]),
	.datab(\duzias_1|counter_duzias|out [0]),
	.datac(\duzias_1|counter_duzias|out [3]),
	.datad(\duzias_1|counter_duzias|out [1]),
	.aclr(!\ON_OFF|out~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\duzias_1|counter_duzias|out [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \duzias_1|counter_duzias|out[3] .lut_mask = "b4f0";
defparam \duzias_1|counter_duzias|out[3] .operation_mode = "normal";
defparam \duzias_1|counter_duzias|out[3] .output_mode = "reg_only";
defparam \duzias_1|counter_duzias|out[3] .register_cascade_mode = "off";
defparam \duzias_1|counter_duzias|out[3] .sum_lutc_input = "datac";
defparam \duzias_1|counter_duzias|out[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y2_N3
maxii_lcell \duzias_1|counter_duzias|out[2] (
// Equation(s):
// \duzias_1|counter_duzias|out [2] = DFFEAS((\duzias_1|counter_duzias|out [0] & ((\duzias_1|counter_duzias|out [1] & (!\duzias_1|counter_duzias|out [3] & !\duzias_1|counter_duzias|out [2])) # (!\duzias_1|counter_duzias|out [1] & 
// ((\duzias_1|counter_duzias|out [2]))))) # (!\duzias_1|counter_duzias|out [0] & (((\duzias_1|counter_duzias|out [2])))), GLOBAL(\fsm_producao|GP~regout ), \ON_OFF|out~regout , , , , , , )

	.clk(\fsm_producao|GP~regout ),
	.dataa(\duzias_1|counter_duzias|out [0]),
	.datab(\duzias_1|counter_duzias|out [1]),
	.datac(\duzias_1|counter_duzias|out [3]),
	.datad(\duzias_1|counter_duzias|out [2]),
	.aclr(!\ON_OFF|out~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\duzias_1|counter_duzias|out [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \duzias_1|counter_duzias|out[2] .lut_mask = "7708";
defparam \duzias_1|counter_duzias|out[2] .operation_mode = "normal";
defparam \duzias_1|counter_duzias|out[2] .output_mode = "reg_only";
defparam \duzias_1|counter_duzias|out[2] .register_cascade_mode = "off";
defparam \duzias_1|counter_duzias|out[2] .sum_lutc_input = "datac";
defparam \duzias_1|counter_duzias|out[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y2_N6
maxii_lcell \rtl~1 (
// Equation(s):
// \rtl~1_combout  = LCELL((!\duzias_1|counter_duzias|out [2] & (!\duzias_1|counter_duzias|out [3] & (!\duzias_1|counter_duzias|out [0] & !\duzias_1|counter_duzias|out [1]))))

	.clk(gnd),
	.dataa(\duzias_1|counter_duzias|out [2]),
	.datab(\duzias_1|counter_duzias|out [3]),
	.datac(\duzias_1|counter_duzias|out [0]),
	.datad(\duzias_1|counter_duzias|out [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\rtl~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rtl~1 .lut_mask = "0001";
defparam \rtl~1 .operation_mode = "normal";
defparam \rtl~1 .output_mode = "comb_only";
defparam \rtl~1 .register_cascade_mode = "off";
defparam \rtl~1 .sum_lutc_input = "datac";
defparam \rtl~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y2_N7
maxii_lcell \duzias_1|counter_unidades|out[0] (
// Equation(s):
// \duzias_1|counter_unidades|out [0] = DFFEAS((((!\duzias_1|counter_unidades|out [0]))), \rtl~1_combout , \ON_OFF|out~regout , , , , , , )

	.clk(\rtl~1_combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\duzias_1|counter_unidades|out [0]),
	.datad(vcc),
	.aclr(!\ON_OFF|out~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\duzias_1|counter_unidades|out [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \duzias_1|counter_unidades|out[0] .lut_mask = "0f0f";
defparam \duzias_1|counter_unidades|out[0] .operation_mode = "normal";
defparam \duzias_1|counter_unidades|out[0] .output_mode = "reg_only";
defparam \duzias_1|counter_unidades|out[0] .register_cascade_mode = "off";
defparam \duzias_1|counter_unidades|out[0] .sum_lutc_input = "datac";
defparam \duzias_1|counter_unidades|out[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y2_N5
maxii_lcell \duzias_1|counter_unidades|out[1] (
// Equation(s):
// \duzias_1|counter_unidades|out [1] = DFFEAS((\duzias_1|counter_unidades|out [0] $ ((!\duzias_1|counter_unidades|out [1]))), \rtl~1_combout , \ON_OFF|out~regout , , , , , , )

	.clk(\rtl~1_combout ),
	.dataa(vcc),
	.datab(\duzias_1|counter_unidades|out [0]),
	.datac(\duzias_1|counter_unidades|out [1]),
	.datad(vcc),
	.aclr(!\ON_OFF|out~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\duzias_1|counter_unidades|out [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \duzias_1|counter_unidades|out[1] .lut_mask = "c3c3";
defparam \duzias_1|counter_unidades|out[1] .operation_mode = "normal";
defparam \duzias_1|counter_unidades|out[1] .output_mode = "reg_only";
defparam \duzias_1|counter_unidades|out[1] .register_cascade_mode = "off";
defparam \duzias_1|counter_unidades|out[1] .sum_lutc_input = "datac";
defparam \duzias_1|counter_unidades|out[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y2_N8
maxii_lcell \duzias_1|counter_unidades|out[2] (
// Equation(s):
// \duzias_1|counter_unidades|out [2] = DFFEAS((\duzias_1|counter_unidades|out [2] $ (((!\duzias_1|counter_unidades|out [0] & !\duzias_1|counter_unidades|out [1])))), \rtl~1_combout , \ON_OFF|out~regout , , , , , , )

	.clk(\rtl~1_combout ),
	.dataa(vcc),
	.datab(\duzias_1|counter_unidades|out [0]),
	.datac(\duzias_1|counter_unidades|out [1]),
	.datad(\duzias_1|counter_unidades|out [2]),
	.aclr(!\ON_OFF|out~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\duzias_1|counter_unidades|out [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \duzias_1|counter_unidades|out[2] .lut_mask = "fc03";
defparam \duzias_1|counter_unidades|out[2] .operation_mode = "normal";
defparam \duzias_1|counter_unidades|out[2] .output_mode = "reg_only";
defparam \duzias_1|counter_unidades|out[2] .register_cascade_mode = "off";
defparam \duzias_1|counter_unidades|out[2] .sum_lutc_input = "datac";
defparam \duzias_1|counter_unidades|out[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y2_N1
maxii_lcell \duzias_1|counter_unidades|out[3] (
// Equation(s):
// \duzias_1|counter_unidades|out [3] = DFFEAS((\duzias_1|counter_unidades|out [2] & (((\duzias_1|counter_unidades|out [3])))) # (!\duzias_1|counter_unidades|out [2] & ((\duzias_1|counter_unidades|out [1] & ((\duzias_1|counter_unidades|out [3]))) # 
// (!\duzias_1|counter_unidades|out [1] & (!\duzias_1|counter_unidades|out [0] & !\duzias_1|counter_unidades|out [3])))), \rtl~1_combout , \ON_OFF|out~regout , , , , , , )

	.clk(\rtl~1_combout ),
	.dataa(\duzias_1|counter_unidades|out [2]),
	.datab(\duzias_1|counter_unidades|out [0]),
	.datac(\duzias_1|counter_unidades|out [1]),
	.datad(\duzias_1|counter_unidades|out [3]),
	.aclr(!\ON_OFF|out~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\duzias_1|counter_unidades|out [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \duzias_1|counter_unidades|out[3] .lut_mask = "fa01";
defparam \duzias_1|counter_unidades|out[3] .operation_mode = "normal";
defparam \duzias_1|counter_unidades|out[3] .output_mode = "reg_only";
defparam \duzias_1|counter_unidades|out[3] .register_cascade_mode = "off";
defparam \duzias_1|counter_unidades|out[3] .sum_lutc_input = "datac";
defparam \duzias_1|counter_unidades|out[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y2_N2
maxii_lcell \rtl~2 (
// Equation(s):
// \rtl~2_combout  = LCELL((!\duzias_1|counter_unidades|out [1] & (!\duzias_1|counter_unidades|out [3] & (!\duzias_1|counter_unidades|out [0] & !\duzias_1|counter_unidades|out [2]))))

	.clk(gnd),
	.dataa(\duzias_1|counter_unidades|out [1]),
	.datab(\duzias_1|counter_unidades|out [3]),
	.datac(\duzias_1|counter_unidades|out [0]),
	.datad(\duzias_1|counter_unidades|out [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\rtl~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rtl~2 .lut_mask = "0001";
defparam \rtl~2 .operation_mode = "normal";
defparam \rtl~2 .output_mode = "comb_only";
defparam \rtl~2 .register_cascade_mode = "off";
defparam \rtl~2 .sum_lutc_input = "datac";
defparam \rtl~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y2_N3
maxii_lcell \duzias_1|counter_dezenas|out[0] (
// Equation(s):
// \duzias_1|counter_dezenas|out [0] = DFFEAS((((!\duzias_1|counter_dezenas|out [0]))), \rtl~2_combout , \ON_OFF|out~regout , , , , , , )

	.clk(\rtl~2_combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\duzias_1|counter_dezenas|out [0]),
	.aclr(!\ON_OFF|out~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\duzias_1|counter_dezenas|out [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \duzias_1|counter_dezenas|out[0] .lut_mask = "00ff";
defparam \duzias_1|counter_dezenas|out[0] .operation_mode = "normal";
defparam \duzias_1|counter_dezenas|out[0] .output_mode = "reg_only";
defparam \duzias_1|counter_dezenas|out[0] .register_cascade_mode = "off";
defparam \duzias_1|counter_dezenas|out[0] .sum_lutc_input = "datac";
defparam \duzias_1|counter_dezenas|out[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y2_N7
maxii_lcell \duzias_1|counter_dezenas|out[1] (
// Equation(s):
// \duzias_1|counter_dezenas|out [1] = DFFEAS(((\duzias_1|counter_dezenas|out [1] $ (!\duzias_1|counter_dezenas|out [0]))), \rtl~2_combout , \ON_OFF|out~regout , , , , , , )

	.clk(\rtl~2_combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\duzias_1|counter_dezenas|out [1]),
	.datad(\duzias_1|counter_dezenas|out [0]),
	.aclr(!\ON_OFF|out~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\duzias_1|counter_dezenas|out [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \duzias_1|counter_dezenas|out[1] .lut_mask = "f00f";
defparam \duzias_1|counter_dezenas|out[1] .operation_mode = "normal";
defparam \duzias_1|counter_dezenas|out[1] .output_mode = "reg_only";
defparam \duzias_1|counter_dezenas|out[1] .register_cascade_mode = "off";
defparam \duzias_1|counter_dezenas|out[1] .sum_lutc_input = "datac";
defparam \duzias_1|counter_dezenas|out[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y2_N9
maxii_lcell \duzias_1|counter_dezenas|out[2] (
// Equation(s):
// \duzias_1|counter_dezenas|out [2] = DFFEAS((\duzias_1|counter_dezenas|out [2] $ (((!\duzias_1|counter_dezenas|out [0] & !\duzias_1|counter_dezenas|out [1])))), \rtl~2_combout , \ON_OFF|out~regout , , , , , , )

	.clk(\rtl~2_combout ),
	.dataa(\duzias_1|counter_dezenas|out [0]),
	.datab(vcc),
	.datac(\duzias_1|counter_dezenas|out [1]),
	.datad(\duzias_1|counter_dezenas|out [2]),
	.aclr(!\ON_OFF|out~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\duzias_1|counter_dezenas|out [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \duzias_1|counter_dezenas|out[2] .lut_mask = "fa05";
defparam \duzias_1|counter_dezenas|out[2] .operation_mode = "normal";
defparam \duzias_1|counter_dezenas|out[2] .output_mode = "reg_only";
defparam \duzias_1|counter_dezenas|out[2] .register_cascade_mode = "off";
defparam \duzias_1|counter_dezenas|out[2] .sum_lutc_input = "datac";
defparam \duzias_1|counter_dezenas|out[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y2_N6
maxii_lcell \display_data_mux|Mux1~0 (
// Equation(s):
// \display_data_mux|Mux1~0_combout  = ((\counter_display|out [0] & ((\duzias_1|counter_unidades|out [2]))) # (!\counter_display|out [0] & (\duzias_1|counter_dezenas|out [2])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\counter_display|out [0]),
	.datac(\duzias_1|counter_dezenas|out [2]),
	.datad(\duzias_1|counter_unidades|out [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\display_data_mux|Mux1~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \display_data_mux|Mux1~0 .lut_mask = "fc30";
defparam \display_data_mux|Mux1~0 .operation_mode = "normal";
defparam \display_data_mux|Mux1~0 .output_mode = "comb_only";
defparam \display_data_mux|Mux1~0 .register_cascade_mode = "off";
defparam \display_data_mux|Mux1~0 .sum_lutc_input = "datac";
defparam \display_data_mux|Mux1~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N9
maxii_lcell \display_data_mux|Mux1~1 (
// Equation(s):
// \display_data_mux|Mux1~1_combout  = (\counter_display|out [1] & (\counter_display|out [0] & (\bandeja_1|counter_unidades|out [2]))) # (!\counter_display|out [1] & (((\display_data_mux|Mux1~0_combout ))))

	.clk(gnd),
	.dataa(\counter_display|out [0]),
	.datab(\counter_display|out [1]),
	.datac(\bandeja_1|counter_unidades|out [2]),
	.datad(\display_data_mux|Mux1~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\display_data_mux|Mux1~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \display_data_mux|Mux1~1 .lut_mask = "b380";
defparam \display_data_mux|Mux1~1 .operation_mode = "normal";
defparam \display_data_mux|Mux1~1 .output_mode = "comb_only";
defparam \display_data_mux|Mux1~1 .register_cascade_mode = "off";
defparam \display_data_mux|Mux1~1 .sum_lutc_input = "datac";
defparam \display_data_mux|Mux1~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N6
maxii_lcell \display_data_mux|Mux3~0 (
// Equation(s):
// \display_data_mux|Mux3~0_combout  = (\counter_display|out [0] & (((\counter_display|out [1]) # (\duzias_1|counter_unidades|out [0])))) # (!\counter_display|out [0] & (\duzias_1|counter_dezenas|out [0] & (!\counter_display|out [1])))

	.clk(gnd),
	.dataa(\counter_display|out [0]),
	.datab(\duzias_1|counter_dezenas|out [0]),
	.datac(\counter_display|out [1]),
	.datad(\duzias_1|counter_unidades|out [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\display_data_mux|Mux3~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \display_data_mux|Mux3~0 .lut_mask = "aea4";
defparam \display_data_mux|Mux3~0 .operation_mode = "normal";
defparam \display_data_mux|Mux3~0 .output_mode = "comb_only";
defparam \display_data_mux|Mux3~0 .register_cascade_mode = "off";
defparam \display_data_mux|Mux3~0 .sum_lutc_input = "datac";
defparam \display_data_mux|Mux3~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N5
maxii_lcell \display_data_mux|Mux3~1 (
// Equation(s):
// \display_data_mux|Mux3~1_combout  = (\display_data_mux|Mux3~0_combout  & (((!\counter_display|out [1])) # (!\bandeja_1|counter_unidades|out [0]))) # (!\display_data_mux|Mux3~0_combout  & (((\counter_display|out [1] & \bandeja_1|counter_dezenas|out [0]))))

	.clk(gnd),
	.dataa(\display_data_mux|Mux3~0_combout ),
	.datab(\bandeja_1|counter_unidades|out [0]),
	.datac(\counter_display|out [1]),
	.datad(\bandeja_1|counter_dezenas|out [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\display_data_mux|Mux3~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \display_data_mux|Mux3~1 .lut_mask = "7a2a";
defparam \display_data_mux|Mux3~1 .operation_mode = "normal";
defparam \display_data_mux|Mux3~1 .output_mode = "comb_only";
defparam \display_data_mux|Mux3~1 .register_cascade_mode = "off";
defparam \display_data_mux|Mux3~1 .sum_lutc_input = "datac";
defparam \display_data_mux|Mux3~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N6
maxii_lcell \display_decoder_1|orEnable[0]~1 (
// Equation(s):
// \display_decoder_1|orEnable[0]~1_combout  = (((\display_data_mux|Mux1~1_combout  & !\display_data_mux|Mux3~1_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\display_data_mux|Mux1~1_combout ),
	.datad(\display_data_mux|Mux3~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\display_decoder_1|orEnable[0]~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \display_decoder_1|orEnable[0]~1 .lut_mask = "00f0";
defparam \display_decoder_1|orEnable[0]~1 .operation_mode = "normal";
defparam \display_decoder_1|orEnable[0]~1 .output_mode = "comb_only";
defparam \display_decoder_1|orEnable[0]~1 .register_cascade_mode = "off";
defparam \display_decoder_1|orEnable[0]~1 .sum_lutc_input = "datac";
defparam \display_decoder_1|orEnable[0]~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y2_N1
maxii_lcell \duzias_1|counter_dezenas|out[3] (
// Equation(s):
// \duzias_1|counter_dezenas|out [3] = DFFEAS((\duzias_1|counter_dezenas|out [2] & (((\duzias_1|counter_dezenas|out [3])))) # (!\duzias_1|counter_dezenas|out [2] & ((\duzias_1|counter_dezenas|out [1] & ((\duzias_1|counter_dezenas|out [3]))) # 
// (!\duzias_1|counter_dezenas|out [1] & (!\duzias_1|counter_dezenas|out [0] & !\duzias_1|counter_dezenas|out [3])))), \rtl~2_combout , \ON_OFF|out~regout , , , , , , )

	.clk(\rtl~2_combout ),
	.dataa(\duzias_1|counter_dezenas|out [0]),
	.datab(\duzias_1|counter_dezenas|out [2]),
	.datac(\duzias_1|counter_dezenas|out [1]),
	.datad(\duzias_1|counter_dezenas|out [3]),
	.aclr(!\ON_OFF|out~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\duzias_1|counter_dezenas|out [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \duzias_1|counter_dezenas|out[3] .lut_mask = "fc01";
defparam \duzias_1|counter_dezenas|out[3] .operation_mode = "normal";
defparam \duzias_1|counter_dezenas|out[3] .output_mode = "reg_only";
defparam \duzias_1|counter_dezenas|out[3] .register_cascade_mode = "off";
defparam \duzias_1|counter_dezenas|out[3] .sum_lutc_input = "datac";
defparam \duzias_1|counter_dezenas|out[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y2_N5
maxii_lcell \display_data_mux|Mux0~1 (
// Equation(s):
// \display_data_mux|Mux0~1_combout  = (!\counter_display|out [1] & ((\counter_display|out [0] & ((\duzias_1|counter_unidades|out [3]))) # (!\counter_display|out [0] & (\duzias_1|counter_dezenas|out [3]))))

	.clk(gnd),
	.dataa(\counter_display|out [1]),
	.datab(\duzias_1|counter_dezenas|out [3]),
	.datac(\counter_display|out [0]),
	.datad(\duzias_1|counter_unidades|out [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\display_data_mux|Mux0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \display_data_mux|Mux0~1 .lut_mask = "5404";
defparam \display_data_mux|Mux0~1 .operation_mode = "normal";
defparam \display_data_mux|Mux0~1 .output_mode = "comb_only";
defparam \display_data_mux|Mux0~1 .register_cascade_mode = "off";
defparam \display_data_mux|Mux0~1 .sum_lutc_input = "datac";
defparam \display_data_mux|Mux0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N4
maxii_lcell \display_data_mux|Mux0~0 (
// Equation(s):
// \display_data_mux|Mux0~0_combout  = (\counter_display|out [0] & (((\counter_display|out [1] & !\bandeja_1|counter_unidades|out [3]))))

	.clk(gnd),
	.dataa(\counter_display|out [0]),
	.datab(vcc),
	.datac(\counter_display|out [1]),
	.datad(\bandeja_1|counter_unidades|out [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\display_data_mux|Mux0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \display_data_mux|Mux0~0 .lut_mask = "00a0";
defparam \display_data_mux|Mux0~0 .operation_mode = "normal";
defparam \display_data_mux|Mux0~0 .output_mode = "comb_only";
defparam \display_data_mux|Mux0~0 .register_cascade_mode = "off";
defparam \display_data_mux|Mux0~0 .sum_lutc_input = "datac";
defparam \display_data_mux|Mux0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N1
maxii_lcell \display_decoder_1|orEnable[0]~0 (
// Equation(s):
// \display_decoder_1|orEnable[0]~0_combout  = (!\display_data_mux|Mux0~1_combout  & (!\display_data_mux|Mux0~0_combout  & (!\display_data_mux|Mux1~1_combout  & \display_data_mux|Mux3~1_combout )))

	.clk(gnd),
	.dataa(\display_data_mux|Mux0~1_combout ),
	.datab(\display_data_mux|Mux0~0_combout ),
	.datac(\display_data_mux|Mux1~1_combout ),
	.datad(\display_data_mux|Mux3~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\display_decoder_1|orEnable[0]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \display_decoder_1|orEnable[0]~0 .lut_mask = "0100";
defparam \display_decoder_1|orEnable[0]~0 .operation_mode = "normal";
defparam \display_decoder_1|orEnable[0]~0 .output_mode = "comb_only";
defparam \display_decoder_1|orEnable[0]~0 .register_cascade_mode = "off";
defparam \display_decoder_1|orEnable[0]~0 .sum_lutc_input = "datac";
defparam \display_decoder_1|orEnable[0]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N2
maxii_lcell \display_data_mux|Mux2~0 (
// Equation(s):
// \display_data_mux|Mux2~0_combout  = (\counter_display|out [1] & (((\counter_display|out [0])))) # (!\counter_display|out [1] & ((\counter_display|out [0] & ((\duzias_1|counter_unidades|out [1]))) # (!\counter_display|out [0] & 
// (\duzias_1|counter_dezenas|out [1]))))

	.clk(gnd),
	.dataa(\duzias_1|counter_dezenas|out [1]),
	.datab(\counter_display|out [1]),
	.datac(\counter_display|out [0]),
	.datad(\duzias_1|counter_unidades|out [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\display_data_mux|Mux2~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \display_data_mux|Mux2~0 .lut_mask = "f2c2";
defparam \display_data_mux|Mux2~0 .operation_mode = "normal";
defparam \display_data_mux|Mux2~0 .output_mode = "comb_only";
defparam \display_data_mux|Mux2~0 .register_cascade_mode = "off";
defparam \display_data_mux|Mux2~0 .sum_lutc_input = "datac";
defparam \display_data_mux|Mux2~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N3
maxii_lcell \display_data_mux|Mux2~1 (
// Equation(s):
// \display_data_mux|Mux2~1_combout  = (\counter_display|out [1] & ((\display_data_mux|Mux2~0_combout  & ((\bandeja_1|counter_unidades|out [1]))) # (!\display_data_mux|Mux2~0_combout  & (!\bandeja_1|counter_dezenas|out [1])))) # (!\counter_display|out [1] & 
// (((\display_data_mux|Mux2~0_combout ))))

	.clk(gnd),
	.dataa(\bandeja_1|counter_dezenas|out [1]),
	.datab(\counter_display|out [1]),
	.datac(\bandeja_1|counter_unidades|out [1]),
	.datad(\display_data_mux|Mux2~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\display_data_mux|Mux2~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \display_data_mux|Mux2~1 .lut_mask = "f344";
defparam \display_data_mux|Mux2~1 .operation_mode = "normal";
defparam \display_data_mux|Mux2~1 .output_mode = "comb_only";
defparam \display_data_mux|Mux2~1 .register_cascade_mode = "off";
defparam \display_data_mux|Mux2~1 .sum_lutc_input = "datac";
defparam \display_data_mux|Mux2~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N4
maxii_lcell \display_decoder_1|orEnable[0]~2 (
// Equation(s):
// \display_decoder_1|orEnable[0]~2_combout  = ((!\display_data_mux|Mux2~1_combout  & ((\display_decoder_1|orEnable[0]~1_combout ) # (\display_decoder_1|orEnable[0]~0_combout )))) # (!\ON_OFF|out~regout )

	.clk(gnd),
	.dataa(\display_decoder_1|orEnable[0]~1_combout ),
	.datab(\display_decoder_1|orEnable[0]~0_combout ),
	.datac(\display_data_mux|Mux2~1_combout ),
	.datad(\ON_OFF|out~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\display_decoder_1|orEnable[0]~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \display_decoder_1|orEnable[0]~2 .lut_mask = "0eff";
defparam \display_decoder_1|orEnable[0]~2 .operation_mode = "normal";
defparam \display_decoder_1|orEnable[0]~2 .output_mode = "comb_only";
defparam \display_decoder_1|orEnable[0]~2 .register_cascade_mode = "off";
defparam \display_decoder_1|orEnable[0]~2 .sum_lutc_input = "datac";
defparam \display_decoder_1|orEnable[0]~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N8
maxii_lcell \display_decoder_1|orEnable[1]~3 (
// Equation(s):
// \display_decoder_1|orEnable[1]~3_combout  = ((\display_data_mux|Mux1~1_combout  & (\display_data_mux|Mux2~1_combout  $ (\display_data_mux|Mux3~1_combout )))) # (!\ON_OFF|out~regout )

	.clk(gnd),
	.dataa(\display_data_mux|Mux2~1_combout ),
	.datab(\display_data_mux|Mux1~1_combout ),
	.datac(\display_data_mux|Mux3~1_combout ),
	.datad(\ON_OFF|out~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\display_decoder_1|orEnable[1]~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \display_decoder_1|orEnable[1]~3 .lut_mask = "48ff";
defparam \display_decoder_1|orEnable[1]~3 .operation_mode = "normal";
defparam \display_decoder_1|orEnable[1]~3 .output_mode = "comb_only";
defparam \display_decoder_1|orEnable[1]~3 .register_cascade_mode = "off";
defparam \display_decoder_1|orEnable[1]~3 .sum_lutc_input = "datac";
defparam \display_decoder_1|orEnable[1]~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N9
maxii_lcell \display_decoder_1|orEnable[2] (
// Equation(s):
// \display_decoder_1|orEnable[2]~combout  = ((\display_data_mux|Mux2~1_combout  & (!\display_data_mux|Mux1~1_combout  & !\display_data_mux|Mux3~1_combout ))) # (!\ON_OFF|out~regout )

	.clk(gnd),
	.dataa(\display_data_mux|Mux2~1_combout ),
	.datab(\ON_OFF|out~regout ),
	.datac(\display_data_mux|Mux1~1_combout ),
	.datad(\display_data_mux|Mux3~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\display_decoder_1|orEnable[2]~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \display_decoder_1|orEnable[2] .lut_mask = "333b";
defparam \display_decoder_1|orEnable[2] .operation_mode = "normal";
defparam \display_decoder_1|orEnable[2] .output_mode = "comb_only";
defparam \display_decoder_1|orEnable[2] .register_cascade_mode = "off";
defparam \display_decoder_1|orEnable[2] .sum_lutc_input = "datac";
defparam \display_decoder_1|orEnable[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N5
maxii_lcell \display_decoder_1|orEnable[3]~4 (
// Equation(s):
// \display_decoder_1|orEnable[3]~4_combout  = (\display_data_mux|Mux2~1_combout  & (\display_data_mux|Mux1~1_combout  & ((!\display_data_mux|Mux3~1_combout )))) # (!\display_data_mux|Mux2~1_combout  & (\display_data_mux|Mux3~1_combout  & 
// ((\display_data_mux|Mux1~1_combout ) # (!\display_data_mux|Mux0~1_combout ))))

	.clk(gnd),
	.dataa(\display_data_mux|Mux2~1_combout ),
	.datab(\display_data_mux|Mux1~1_combout ),
	.datac(\display_data_mux|Mux0~1_combout ),
	.datad(\display_data_mux|Mux3~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\display_decoder_1|orEnable[3]~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \display_decoder_1|orEnable[3]~4 .lut_mask = "4588";
defparam \display_decoder_1|orEnable[3]~4 .operation_mode = "normal";
defparam \display_decoder_1|orEnable[3]~4 .output_mode = "comb_only";
defparam \display_decoder_1|orEnable[3]~4 .register_cascade_mode = "off";
defparam \display_decoder_1|orEnable[3]~4 .sum_lutc_input = "datac";
defparam \display_decoder_1|orEnable[3]~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N2
maxii_lcell \display_decoder_1|orEnable[3]~5 (
// Equation(s):
// \display_decoder_1|orEnable[3]~5_combout  = ((\display_decoder_1|orEnable[3]~4_combout  & (!\display_data_mux|Mux0~0_combout  & !\display_data_mux|Mux1~1_combout )) # (!\display_decoder_1|orEnable[3]~4_combout  & ((\display_data_mux|Mux1~1_combout )))) # 
// (!\ON_OFF|out~regout )

	.clk(gnd),
	.dataa(\display_decoder_1|orEnable[3]~4_combout ),
	.datab(\display_data_mux|Mux0~0_combout ),
	.datac(\display_data_mux|Mux1~1_combout ),
	.datad(\ON_OFF|out~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\display_decoder_1|orEnable[3]~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \display_decoder_1|orEnable[3]~5 .lut_mask = "52ff";
defparam \display_decoder_1|orEnable[3]~5 .operation_mode = "normal";
defparam \display_decoder_1|orEnable[3]~5 .output_mode = "comb_only";
defparam \display_decoder_1|orEnable[3]~5 .register_cascade_mode = "off";
defparam \display_decoder_1|orEnable[3]~5 .sum_lutc_input = "datac";
defparam \display_decoder_1|orEnable[3]~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N7
maxii_lcell \display_decoder_1|orEnable[4] (
// Equation(s):
// \display_decoder_1|orEnable[4]~combout  = ((\display_data_mux|Mux3~1_combout ) # ((!\display_data_mux|Mux2~1_combout  & \display_data_mux|Mux1~1_combout ))) # (!\ON_OFF|out~regout )

	.clk(gnd),
	.dataa(\display_data_mux|Mux2~1_combout ),
	.datab(\ON_OFF|out~regout ),
	.datac(\display_data_mux|Mux1~1_combout ),
	.datad(\display_data_mux|Mux3~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\display_decoder_1|orEnable[4]~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \display_decoder_1|orEnable[4] .lut_mask = "ff73";
defparam \display_decoder_1|orEnable[4] .operation_mode = "normal";
defparam \display_decoder_1|orEnable[4] .output_mode = "comb_only";
defparam \display_decoder_1|orEnable[4] .register_cascade_mode = "off";
defparam \display_decoder_1|orEnable[4] .sum_lutc_input = "datac";
defparam \display_decoder_1|orEnable[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N8
maxii_lcell \display_decoder_1|orEnable[5]~6 (
// Equation(s):
// \display_decoder_1|orEnable[5]~6_combout  = (\display_decoder_1|orEnable[0]~0_combout ) # (((!\display_decoder_1|orEnable[0]~1_combout  & \display_data_mux|Mux2~1_combout )) # (!\ON_OFF|out~regout ))

	.clk(gnd),
	.dataa(\display_decoder_1|orEnable[0]~1_combout ),
	.datab(\display_decoder_1|orEnable[0]~0_combout ),
	.datac(\display_data_mux|Mux2~1_combout ),
	.datad(\ON_OFF|out~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\display_decoder_1|orEnable[5]~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \display_decoder_1|orEnable[5]~6 .lut_mask = "dcff";
defparam \display_decoder_1|orEnable[5]~6 .operation_mode = "normal";
defparam \display_decoder_1|orEnable[5]~6 .output_mode = "comb_only";
defparam \display_decoder_1|orEnable[5]~6 .register_cascade_mode = "off";
defparam \display_decoder_1|orEnable[5]~6 .sum_lutc_input = "datac";
defparam \display_decoder_1|orEnable[5]~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N3
maxii_lcell \display_decoder_1|orEnable[6]~7 (
// Equation(s):
// \display_decoder_1|orEnable[6]~7_combout  = (\display_data_mux|Mux1~1_combout  & (((\display_data_mux|Mux3~1_combout )))) # (!\display_data_mux|Mux1~1_combout  & ((\display_data_mux|Mux0~1_combout ) # ((\display_data_mux|Mux0~0_combout ))))

	.clk(gnd),
	.dataa(\display_data_mux|Mux0~1_combout ),
	.datab(\display_data_mux|Mux0~0_combout ),
	.datac(\display_data_mux|Mux1~1_combout ),
	.datad(\display_data_mux|Mux3~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\display_decoder_1|orEnable[6]~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \display_decoder_1|orEnable[6]~7 .lut_mask = "fe0e";
defparam \display_decoder_1|orEnable[6]~7 .operation_mode = "normal";
defparam \display_decoder_1|orEnable[6]~7 .output_mode = "comb_only";
defparam \display_decoder_1|orEnable[6]~7 .register_cascade_mode = "off";
defparam \display_decoder_1|orEnable[6]~7 .sum_lutc_input = "datac";
defparam \display_decoder_1|orEnable[6]~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N0
maxii_lcell \display_decoder_1|orEnable[6]~8 (
// Equation(s):
// \display_decoder_1|orEnable[6]~8_combout  = ((\display_decoder_1|orEnable[6]~7_combout  & (\display_data_mux|Mux1~1_combout  & \display_data_mux|Mux2~1_combout )) # (!\display_decoder_1|orEnable[6]~7_combout  & (!\display_data_mux|Mux1~1_combout  & 
// !\display_data_mux|Mux2~1_combout ))) # (!\ON_OFF|out~regout )

	.clk(gnd),
	.dataa(\display_decoder_1|orEnable[6]~7_combout ),
	.datab(\display_data_mux|Mux1~1_combout ),
	.datac(\display_data_mux|Mux2~1_combout ),
	.datad(\ON_OFF|out~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\display_decoder_1|orEnable[6]~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \display_decoder_1|orEnable[6]~8 .lut_mask = "81ff";
defparam \display_decoder_1|orEnable[6]~8 .operation_mode = "normal";
defparam \display_decoder_1|orEnable[6]~8 .output_mode = "comb_only";
defparam \display_decoder_1|orEnable[6]~8 .register_cascade_mode = "off";
defparam \display_decoder_1|orEnable[6]~8 .sum_lutc_input = "datac";
defparam \display_decoder_1|orEnable[6]~8 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_75,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \EV~I (
	.datain(\fsm_producao|EV~regout ),
	.oe(vcc),
	.combout(),
	.padio(EV));
// synopsys translate_off
defparam \EV~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_73,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \VE~I (
	.datain(\fsm_producao|VE~regout ),
	.oe(vcc),
	.combout(),
	.padio(VE));
// synopsys translate_off
defparam \VE~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_76,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \M~I (
	.datain(\fsm_producao|M~regout ),
	.oe(vcc),
	.combout(),
	.padio(M));
// synopsys translate_off
defparam \M~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_71,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \A~I (
	.datain(\fsm_dispensador_1|A~regout ),
	.oe(vcc),
	.combout(),
	.padio(A));
// synopsys translate_off
defparam \A~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_67,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \AD~I (
	.datain(\fsm_dispensador_1|AD~regout ),
	.oe(vcc),
	.combout(),
	.padio(AD));
// synopsys translate_off
defparam \AD~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_37,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \display_colune[0]~I (
	.datain(\display_colune_mux|Mux2~0_combout ),
	.oe(vcc),
	.combout(),
	.padio(display_colune[0]));
// synopsys translate_off
defparam \display_colune[0]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_68,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \display_colune[1]~I (
	.datain(\display_colune_mux|Mux2~1_combout ),
	.oe(vcc),
	.combout(),
	.padio(display_colune[1]));
// synopsys translate_off
defparam \display_colune[1]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_66,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \display_colune[2]~I (
	.datain(\display_colune_mux|Mux2~2_combout ),
	.oe(vcc),
	.combout(),
	.padio(display_colune[2]));
// synopsys translate_off
defparam \display_colune[2]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_88,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \display_colune[3]~I (
	.datain(!\display_colune_mux|Mux0~0_combout ),
	.oe(vcc),
	.combout(),
	.padio(display_colune[3]));
// synopsys translate_off
defparam \display_colune[3]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_90,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \display_data[0]~I (
	.datain(\display_decoder_1|orEnable[0]~2_combout ),
	.oe(vcc),
	.combout(),
	.padio(display_data[0]));
// synopsys translate_off
defparam \display_data[0]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_70,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \display_data[1]~I (
	.datain(\display_decoder_1|orEnable[1]~3_combout ),
	.oe(vcc),
	.combout(),
	.padio(display_data[1]));
// synopsys translate_off
defparam \display_data[1]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_41,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \display_data[2]~I (
	.datain(\display_decoder_1|orEnable[2]~combout ),
	.oe(vcc),
	.combout(),
	.padio(display_data[2]));
// synopsys translate_off
defparam \display_data[2]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_98,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \display_data[3]~I (
	.datain(\display_decoder_1|orEnable[3]~5_combout ),
	.oe(vcc),
	.combout(),
	.padio(display_data[3]));
// synopsys translate_off
defparam \display_data[3]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_100,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \display_data[4]~I (
	.datain(\display_decoder_1|orEnable[4]~combout ),
	.oe(vcc),
	.combout(),
	.padio(display_data[4]));
// synopsys translate_off
defparam \display_data[4]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_92,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \display_data[5]~I (
	.datain(\display_decoder_1|orEnable[5]~6_combout ),
	.oe(vcc),
	.combout(),
	.padio(display_data[5]));
// synopsys translate_off
defparam \display_data[5]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_39,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \display_data[6]~I (
	.datain(\display_decoder_1|orEnable[6]~8_combout ),
	.oe(vcc),
	.combout(),
	.padio(display_data[6]));
// synopsys translate_off
defparam \display_data[6]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_42,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \debouncedStart_T~I (
	.datain(\debouncer_start|andOut~0_combout ),
	.oe(vcc),
	.combout(),
	.padio(debouncedStart_T));
// synopsys translate_off
defparam \debouncedStart_T~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_58,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \pulse_T~I (
	.datain(\level_to_pulse_1|pulseOut~regout ),
	.oe(vcc),
	.combout(),
	.padio(pulse_T));
// synopsys translate_off
defparam \pulse_T~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_64,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \enable_T~I (
	.datain(\ON_OFF|out~regout ),
	.oe(vcc),
	.combout(),
	.padio(enable_T));
// synopsys translate_off
defparam \enable_T~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_69,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \GP_T~I (
	.datain(\fsm_producao|GP~regout ),
	.oe(vcc),
	.combout(),
	.padio(GP_T));
// synopsys translate_off
defparam \GP_T~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_57,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \CR_T~I (
	.datain(\bandeja_1|CR~combout ),
	.oe(vcc),
	.combout(),
	.padio(CR_T));
// synopsys translate_off
defparam \CR_T~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_55,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BZ_T~I (
	.datain(\bandeja_1|BZ~combout ),
	.oe(vcc),
	.combout(),
	.padio(BZ_T));
// synopsys translate_off
defparam \BZ_T~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_61,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \reabastecer_T~I (
	.datain(\dispensador_1|reabastecer~combout ),
	.oe(vcc),
	.combout(),
	.padio(reabastecer_T));
// synopsys translate_off
defparam \reabastecer_T~I .operation_mode = "output";
// synopsys translate_on

endmodule
