// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module MVAU_hls_29_Matrix_Vector_Activate_Stream_Batch (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        in0_V_TVALID,
        weights_V_TVALID,
        out_V_TREADY,
        in0_V_TDATA,
        in0_V_TREADY,
        out_V_TDATA,
        out_V_TVALID,
        weights_V_TDATA,
        weights_V_TREADY
);

parameter    ap_ST_iter0_fsm_state1 = 1'd1;
parameter    ap_ST_iter1_fsm_state2 = 2'd2;
parameter    ap_ST_iter2_fsm_state3 = 2'd2;
parameter    ap_ST_iter3_fsm_state4 = 2'd2;
parameter    ap_ST_iter4_fsm_state5 = 2'd2;
parameter    ap_ST_iter1_fsm_state0 = 2'd1;
parameter    ap_ST_iter2_fsm_state0 = 2'd1;
parameter    ap_ST_iter3_fsm_state0 = 2'd1;
parameter    ap_ST_iter4_fsm_state0 = 2'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input   in0_V_TVALID;
input   weights_V_TVALID;
input   out_V_TREADY;
input  [7:0] in0_V_TDATA;
output   in0_V_TREADY;
output  [7:0] out_V_TDATA;
output   out_V_TVALID;
input  [7:0] weights_V_TDATA;
output   weights_V_TREADY;

reg ap_idle;
reg in0_V_TREADY;
reg out_V_TVALID;
reg weights_V_TREADY;

reg   [0:0] ap_CS_iter0_fsm;
wire    ap_CS_iter0_fsm_state1;
reg   [1:0] ap_CS_iter1_fsm;
wire    ap_CS_iter1_fsm_state0;
reg   [1:0] ap_CS_iter2_fsm;
wire    ap_CS_iter2_fsm_state0;
reg   [1:0] ap_CS_iter3_fsm;
wire    ap_CS_iter3_fsm_state0;
reg   [1:0] ap_CS_iter4_fsm;
wire    ap_CS_iter4_fsm_state0;
wire   [0:0] icmp_ln249_fu_487_p2;
wire   [0:0] icmp_ln253_fu_499_p2;
reg    ap_predicate_op69_read_state1;
reg    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_CS_iter1_fsm_state2;
reg   [0:0] icmp_ln249_reg_1383;
reg   [0:0] icmp_ln249_reg_1383_pp0_iter3_reg;
reg   [0:0] icmp_ln290_reg_1432;
reg   [0:0] icmp_ln290_reg_1432_pp0_iter3_reg;
reg    ap_predicate_op265_write_state5;
reg    ap_block_state5_pp0_stage0_iter4;
reg    ap_block_state5_io;
wire    ap_CS_iter4_fsm_state5;
reg    ap_block_state4_pp0_stage0_iter3;
wire    ap_CS_iter3_fsm_state4;
reg    ap_block_state3_pp0_stage0_iter2;
wire    ap_CS_iter2_fsm_state3;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire   [5:0] p_ZL7threshs_0_address0;
reg    p_ZL7threshs_0_ce0;
wire   [3:0] p_ZL7threshs_0_q0;
wire   [5:0] p_ZL7threshs_1_address0;
reg    p_ZL7threshs_1_ce0;
wire   [5:0] p_ZL7threshs_1_q0;
wire   [5:0] p_ZL7threshs_2_address0;
reg    p_ZL7threshs_2_ce0;
wire   [5:0] p_ZL7threshs_2_q0;
wire   [5:0] p_ZL7threshs_3_address0;
reg    p_ZL7threshs_3_ce0;
wire   [6:0] p_ZL7threshs_3_q0;
wire   [5:0] p_ZL7threshs_4_address0;
reg    p_ZL7threshs_4_ce0;
wire   [6:0] p_ZL7threshs_4_q0;
wire   [5:0] p_ZL7threshs_5_address0;
reg    p_ZL7threshs_5_ce0;
wire   [6:0] p_ZL7threshs_5_q0;
wire   [5:0] p_ZL7threshs_6_address0;
reg    p_ZL7threshs_6_ce0;
wire   [7:0] p_ZL7threshs_6_q0;
wire   [5:0] p_ZL7threshs_7_address0;
reg    p_ZL7threshs_7_ce0;
wire   [7:0] p_ZL7threshs_7_q0;
wire   [5:0] p_ZL7threshs_8_address0;
reg    p_ZL7threshs_8_ce0;
wire   [7:0] p_ZL7threshs_8_q0;
wire   [5:0] p_ZL7threshs_9_address0;
reg    p_ZL7threshs_9_ce0;
wire   [7:0] p_ZL7threshs_9_q0;
wire   [5:0] p_ZL7threshs_10_address0;
reg    p_ZL7threshs_10_ce0;
wire   [7:0] p_ZL7threshs_10_q0;
wire   [5:0] p_ZL7threshs_11_address0;
reg    p_ZL7threshs_11_ce0;
wire   [8:0] p_ZL7threshs_11_q0;
wire   [5:0] p_ZL7threshs_12_address0;
reg    p_ZL7threshs_12_ce0;
wire   [8:0] p_ZL7threshs_12_q0;
wire   [5:0] p_ZL7threshs_13_address0;
reg    p_ZL7threshs_13_ce0;
wire   [8:0] p_ZL7threshs_13_q0;
wire   [5:0] p_ZL7threshs_14_address0;
reg    p_ZL7threshs_14_ce0;
wire   [8:0] p_ZL7threshs_14_q0;
reg    in0_V_TDATA_blk_n;
reg    out_V_TDATA_blk_n;
reg    weights_V_TDATA_blk_n;
reg   [31:0] nf_2_reg_1378;
reg   [31:0] nf_2_reg_1378_pp0_iter1_reg;
reg   [31:0] nf_2_reg_1378_pp0_iter2_reg;
reg   [0:0] icmp_ln249_reg_1383_pp0_iter1_reg;
reg   [0:0] icmp_ln249_reg_1383_pp0_iter2_reg;
wire   [3:0] tmp_fu_563_p20;
wire   [3:0] inElem_fu_605_p1;
wire   [4:0] trunc_ln257_fu_609_p1;
wire   [2:0] W_packed_V_fu_703_p1;
reg   [2:0] W_packed_V_reg_1422;
wire   [0:0] icmp_ln272_fu_707_p2;
reg   [0:0] icmp_ln272_reg_1427;
reg   [0:0] icmp_ln272_reg_1427_pp0_iter1_reg;
reg   [0:0] icmp_ln272_reg_1427_pp0_iter2_reg;
wire   [0:0] icmp_ln290_fu_719_p2;
reg   [0:0] icmp_ln290_reg_1432_pp0_iter1_reg;
reg   [0:0] icmp_ln290_reg_1432_pp0_iter2_reg;
wire   [3:0] ap_phi_reg_pp0_iter0_inElem_1_reg_420;
reg  signed [3:0] ap_phi_reg_pp0_iter1_inElem_1_reg_420;
wire   [63:0] idxprom2_i_fu_782_p1;
reg   [31:0] sf_fu_118;
wire   [31:0] sf_2_fu_713_p2;
wire    ap_loop_init;
reg   [31:0] ap_sig_allocacmp_sf_1;
reg   [15:0] i_fu_122;
wire   [15:0] i_2_fu_493_p2;
reg   [15:0] ap_sig_allocacmp_i_1;
reg   [9:0] add_i4_i338_fu_126;
wire  signed [9:0] grp_fu_1218_p3;
reg   [9:0] ap_sig_allocacmp_add_i4_i338_load;
reg   [3:0] inputBuf_V_fu_130;
reg   [3:0] inputBuf_V_1_fu_134;
reg   [3:0] inputBuf_V_2_fu_138;
reg   [3:0] inputBuf_V_3_fu_142;
reg   [3:0] inputBuf_V_4_fu_146;
reg   [3:0] inputBuf_V_5_fu_150;
reg   [3:0] inputBuf_V_6_fu_154;
reg   [3:0] inputBuf_V_7_fu_158;
reg   [3:0] inputBuf_V_8_fu_162;
reg   [3:0] inputBuf_V_9_fu_166;
reg   [3:0] inputBuf_V_10_fu_170;
reg   [3:0] inputBuf_V_11_fu_174;
reg   [3:0] inputBuf_V_12_fu_178;
reg   [3:0] inputBuf_V_13_fu_182;
reg   [3:0] inputBuf_V_14_fu_186;
reg   [3:0] inputBuf_V_15_fu_190;
reg   [3:0] inputBuf_V_16_fu_194;
reg   [3:0] inputBuf_V_17_fu_198;
reg   [31:0] nf_1_fu_202;
wire   [31:0] nf_3_fu_742_p3;
reg   [31:0] ap_sig_allocacmp_nf_2;
wire   [4:0] tmp_fu_563_p19;
wire   [31:0] nf_fu_730_p2;
wire   [0:0] icmp_ln302_fu_736_p2;
wire   [9:0] zext_ln1039_fu_800_p1;
wire   [0:0] icmp_ln1039_fu_804_p2;
wire   [0:0] result_V_fu_809_p2;
wire   [9:0] zext_ln1039_1_fu_819_p1;
wire   [0:0] icmp_ln1039_1_fu_823_p2;
wire   [0:0] xor_ln1039_fu_828_p2;
wire   [9:0] zext_ln1039_2_fu_838_p1;
wire   [0:0] icmp_ln1039_2_fu_842_p2;
wire   [0:0] xor_ln1039_1_fu_847_p2;
wire   [9:0] zext_ln1039_3_fu_857_p1;
wire   [0:0] icmp_ln1039_3_fu_861_p2;
wire   [0:0] xor_ln1039_2_fu_866_p2;
wire   [9:0] zext_ln1039_4_fu_876_p1;
wire   [0:0] icmp_ln1039_4_fu_880_p2;
wire   [0:0] xor_ln1039_3_fu_885_p2;
wire   [9:0] zext_ln1039_5_fu_895_p1;
wire   [0:0] icmp_ln1039_5_fu_899_p2;
wire   [0:0] xor_ln1039_4_fu_904_p2;
wire   [9:0] zext_ln1039_6_fu_914_p1;
wire   [0:0] icmp_ln1039_6_fu_918_p2;
wire   [0:0] xor_ln1039_5_fu_923_p2;
wire   [9:0] zext_ln1039_7_fu_933_p1;
wire   [0:0] icmp_ln1039_7_fu_937_p2;
wire   [0:0] xor_ln1039_6_fu_942_p2;
wire   [9:0] zext_ln1039_8_fu_952_p1;
wire   [0:0] icmp_ln1039_8_fu_956_p2;
wire   [0:0] xor_ln1039_7_fu_961_p2;
wire   [9:0] zext_ln1039_9_fu_971_p1;
wire   [0:0] icmp_ln1039_9_fu_975_p2;
wire   [0:0] xor_ln1039_8_fu_980_p2;
wire   [9:0] zext_ln1039_10_fu_990_p1;
wire   [0:0] icmp_ln1039_10_fu_994_p2;
wire   [0:0] xor_ln1039_9_fu_999_p2;
wire   [9:0] zext_ln1039_11_fu_1009_p1;
wire   [0:0] icmp_ln1039_11_fu_1013_p2;
wire   [0:0] xor_ln1039_10_fu_1018_p2;
wire   [9:0] zext_ln1039_12_fu_1028_p1;
wire   [0:0] icmp_ln1039_12_fu_1032_p2;
wire   [0:0] xor_ln1039_11_fu_1037_p2;
wire   [9:0] zext_ln1039_13_fu_1047_p1;
wire   [0:0] icmp_ln1039_13_fu_1051_p2;
wire   [0:0] xor_ln1039_12_fu_1056_p2;
wire   [9:0] zext_ln1039_14_fu_1066_p1;
wire   [0:0] icmp_ln1039_14_fu_1070_p2;
wire   [0:0] xor_ln1039_13_fu_1075_p2;
wire   [1:0] zext_ln215_fu_815_p1;
wire   [1:0] zext_ln218_1_fu_853_p1;
wire   [1:0] add_ln840_1_fu_1085_p2;
wire   [1:0] zext_ln218_fu_834_p1;
wire   [1:0] add_ln840_2_fu_1091_p2;
wire   [1:0] zext_ln218_2_fu_872_p1;
wire   [1:0] zext_ln218_3_fu_891_p1;
wire   [1:0] add_ln840_3_fu_1101_p2;
wire   [1:0] zext_ln218_4_fu_910_p1;
wire   [1:0] zext_ln218_5_fu_929_p1;
wire   [1:0] add_ln840_4_fu_1111_p2;
wire   [2:0] zext_ln840_3_fu_1117_p1;
wire   [2:0] zext_ln840_2_fu_1107_p1;
wire   [2:0] add_ln840_5_fu_1121_p2;
wire   [2:0] zext_ln840_1_fu_1097_p1;
wire   [2:0] add_ln840_6_fu_1127_p2;
wire   [1:0] zext_ln218_6_fu_948_p1;
wire   [1:0] zext_ln218_7_fu_967_p1;
wire   [1:0] add_ln840_7_fu_1137_p2;
wire   [1:0] zext_ln218_8_fu_986_p1;
wire   [1:0] zext_ln218_9_fu_1005_p1;
wire   [1:0] add_ln840_8_fu_1147_p2;
wire   [2:0] zext_ln840_6_fu_1153_p1;
wire   [2:0] zext_ln840_5_fu_1143_p1;
wire   [2:0] add_ln840_9_fu_1157_p2;
wire   [1:0] zext_ln218_10_fu_1024_p1;
wire   [1:0] zext_ln218_11_fu_1043_p1;
wire   [1:0] add_ln840_10_fu_1167_p2;
wire   [1:0] zext_ln218_12_fu_1062_p1;
wire   [1:0] zext_ln840_fu_1081_p1;
wire   [1:0] add_ln840_11_fu_1177_p2;
wire   [2:0] zext_ln840_9_fu_1183_p1;
wire   [2:0] zext_ln840_8_fu_1173_p1;
wire   [2:0] add_ln840_12_fu_1187_p2;
wire   [3:0] zext_ln840_10_fu_1193_p1;
wire   [3:0] zext_ln840_7_fu_1163_p1;
wire   [3:0] add_ln840_13_fu_1197_p2;
wire   [3:0] zext_ln840_4_fu_1133_p1;
wire   [3:0] result_V_2_fu_1203_p2;
wire   [2:0] grp_fu_1218_p1;
wire  signed [9:0] grp_fu_1218_p2;
reg    grp_fu_1218_ce;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg   [0:0] ap_NS_iter0_fsm;
reg   [1:0] ap_NS_iter1_fsm;
reg   [1:0] ap_NS_iter2_fsm;
reg   [1:0] ap_NS_iter3_fsm;
reg   [1:0] ap_NS_iter4_fsm;
reg    ap_ST_iter0_fsm_state1_blk;
wire    ap_ST_iter1_fsm_state2_blk;
reg    ap_ST_iter2_fsm_state3_blk;
reg    ap_ST_iter3_fsm_state4_blk;
reg    ap_ST_iter4_fsm_state5_blk;
wire    ap_start_int;
wire   [6:0] grp_fu_1218_p10;
reg    ap_condition_1074;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_iter0_fsm = 1'd1;
#0 ap_CS_iter1_fsm = 2'd1;
#0 ap_CS_iter2_fsm = 2'd1;
#0 ap_CS_iter3_fsm = 2'd1;
#0 ap_CS_iter4_fsm = 2'd1;
#0 ap_done_reg = 1'b0;
end

MVAU_hls_29_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R #(
    .DataWidth( 4 ),
    .AddressRange( 50 ),
    .AddressWidth( 6 ))
p_ZL7threshs_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_0_address0),
    .ce0(p_ZL7threshs_0_ce0),
    .q0(p_ZL7threshs_0_q0)
);

MVAU_hls_29_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_ROM_AUTO_1R #(
    .DataWidth( 6 ),
    .AddressRange( 50 ),
    .AddressWidth( 6 ))
p_ZL7threshs_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_1_address0),
    .ce0(p_ZL7threshs_1_ce0),
    .q0(p_ZL7threshs_1_q0)
);

MVAU_hls_29_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R #(
    .DataWidth( 6 ),
    .AddressRange( 50 ),
    .AddressWidth( 6 ))
p_ZL7threshs_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_2_address0),
    .ce0(p_ZL7threshs_2_ce0),
    .q0(p_ZL7threshs_2_q0)
);

MVAU_hls_29_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_ROM_AUTO_1R #(
    .DataWidth( 7 ),
    .AddressRange( 50 ),
    .AddressWidth( 6 ))
p_ZL7threshs_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_3_address0),
    .ce0(p_ZL7threshs_3_ce0),
    .q0(p_ZL7threshs_3_q0)
);

MVAU_hls_29_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_4_ROM_AUTO_1R #(
    .DataWidth( 7 ),
    .AddressRange( 50 ),
    .AddressWidth( 6 ))
p_ZL7threshs_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_4_address0),
    .ce0(p_ZL7threshs_4_ce0),
    .q0(p_ZL7threshs_4_q0)
);

MVAU_hls_29_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_5_ROM_AUTO_1R #(
    .DataWidth( 7 ),
    .AddressRange( 50 ),
    .AddressWidth( 6 ))
p_ZL7threshs_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_5_address0),
    .ce0(p_ZL7threshs_5_ce0),
    .q0(p_ZL7threshs_5_q0)
);

MVAU_hls_29_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_6_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 50 ),
    .AddressWidth( 6 ))
p_ZL7threshs_6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_6_address0),
    .ce0(p_ZL7threshs_6_ce0),
    .q0(p_ZL7threshs_6_q0)
);

MVAU_hls_29_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_7_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 50 ),
    .AddressWidth( 6 ))
p_ZL7threshs_7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_7_address0),
    .ce0(p_ZL7threshs_7_ce0),
    .q0(p_ZL7threshs_7_q0)
);

MVAU_hls_29_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_8_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 50 ),
    .AddressWidth( 6 ))
p_ZL7threshs_8_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_8_address0),
    .ce0(p_ZL7threshs_8_ce0),
    .q0(p_ZL7threshs_8_q0)
);

MVAU_hls_29_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_9_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 50 ),
    .AddressWidth( 6 ))
p_ZL7threshs_9_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_9_address0),
    .ce0(p_ZL7threshs_9_ce0),
    .q0(p_ZL7threshs_9_q0)
);

MVAU_hls_29_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_10_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 50 ),
    .AddressWidth( 6 ))
p_ZL7threshs_10_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_10_address0),
    .ce0(p_ZL7threshs_10_ce0),
    .q0(p_ZL7threshs_10_q0)
);

MVAU_hls_29_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_11_ROM_AUTO_1R #(
    .DataWidth( 9 ),
    .AddressRange( 50 ),
    .AddressWidth( 6 ))
p_ZL7threshs_11_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_11_address0),
    .ce0(p_ZL7threshs_11_ce0),
    .q0(p_ZL7threshs_11_q0)
);

MVAU_hls_29_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_12_ROM_AUTO_1R #(
    .DataWidth( 9 ),
    .AddressRange( 50 ),
    .AddressWidth( 6 ))
p_ZL7threshs_12_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_12_address0),
    .ce0(p_ZL7threshs_12_ce0),
    .q0(p_ZL7threshs_12_q0)
);

MVAU_hls_29_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_13_ROM_AUTO_1R #(
    .DataWidth( 9 ),
    .AddressRange( 50 ),
    .AddressWidth( 6 ))
p_ZL7threshs_13_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_13_address0),
    .ce0(p_ZL7threshs_13_ce0),
    .q0(p_ZL7threshs_13_q0)
);

MVAU_hls_29_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_14_ROM_AUTO_1R #(
    .DataWidth( 9 ),
    .AddressRange( 50 ),
    .AddressWidth( 6 ))
p_ZL7threshs_14_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_14_address0),
    .ce0(p_ZL7threshs_14_ce0),
    .q0(p_ZL7threshs_14_q0)
);

MVAU_hls_29_mux_185_4_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 4 ),
    .din1_WIDTH( 4 ),
    .din2_WIDTH( 4 ),
    .din3_WIDTH( 4 ),
    .din4_WIDTH( 4 ),
    .din5_WIDTH( 4 ),
    .din6_WIDTH( 4 ),
    .din7_WIDTH( 4 ),
    .din8_WIDTH( 4 ),
    .din9_WIDTH( 4 ),
    .din10_WIDTH( 4 ),
    .din11_WIDTH( 4 ),
    .din12_WIDTH( 4 ),
    .din13_WIDTH( 4 ),
    .din14_WIDTH( 4 ),
    .din15_WIDTH( 4 ),
    .din16_WIDTH( 4 ),
    .din17_WIDTH( 4 ),
    .din18_WIDTH( 5 ),
    .dout_WIDTH( 4 ))
mux_185_4_1_1_U1(
    .din0(inputBuf_V_fu_130),
    .din1(inputBuf_V_1_fu_134),
    .din2(inputBuf_V_2_fu_138),
    .din3(inputBuf_V_3_fu_142),
    .din4(inputBuf_V_4_fu_146),
    .din5(inputBuf_V_5_fu_150),
    .din6(inputBuf_V_6_fu_154),
    .din7(inputBuf_V_7_fu_158),
    .din8(inputBuf_V_8_fu_162),
    .din9(inputBuf_V_9_fu_166),
    .din10(inputBuf_V_10_fu_170),
    .din11(inputBuf_V_11_fu_174),
    .din12(inputBuf_V_12_fu_178),
    .din13(inputBuf_V_13_fu_182),
    .din14(inputBuf_V_14_fu_186),
    .din15(inputBuf_V_15_fu_190),
    .din16(inputBuf_V_16_fu_194),
    .din17(inputBuf_V_17_fu_198),
    .din18(tmp_fu_563_p19),
    .dout(tmp_fu_563_p20)
);

MVAU_hls_29_mac_muladd_4s_3ns_10s_10_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 4 ),
    .din1_WIDTH( 3 ),
    .din2_WIDTH( 10 ),
    .dout_WIDTH( 10 ))
mac_muladd_4s_3ns_10s_10_4_1_U2(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(ap_phi_reg_pp0_iter1_inElem_1_reg_420),
    .din1(grp_fu_1218_p1),
    .din2(grp_fu_1218_p2),
    .ce(grp_fu_1218_ce),
    .dout(grp_fu_1218_p3)
);

MVAU_hls_29_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_iter0_fsm <= ap_ST_iter0_fsm_state1;
    end else begin
        ap_CS_iter0_fsm <= ap_NS_iter0_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_iter1_fsm <= ap_ST_iter1_fsm_state0;
    end else begin
        ap_CS_iter1_fsm <= ap_NS_iter1_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_iter2_fsm <= ap_ST_iter2_fsm_state0;
    end else begin
        ap_CS_iter2_fsm <= ap_NS_iter2_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_iter3_fsm <= ap_ST_iter3_fsm_state0;
    end else begin
        ap_CS_iter3_fsm <= ap_NS_iter3_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_iter4_fsm <= ap_ST_iter4_fsm_state0;
    end else begin
        ap_CS_iter4_fsm <= ap_NS_iter4_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if ((~((1'b1 == ap_block_state5_io) | ((ap_predicate_op265_write_state5 == 1'b1) & (out_V_TREADY == 1'b0))) & (1'b1 == ap_CS_iter4_fsm_state5) & (ap_loop_exit_ready_pp0_iter4_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_block_state5_io) | ((ap_predicate_op265_write_state5 == 1'b1) & (out_V_TREADY == 1'b0))) & (1'b1 == ap_CS_iter4_fsm_state5) & (ap_loop_exit_ready_pp0_iter3_reg == 1'b0))) begin
        ap_loop_exit_ready_pp0_iter4_reg <= 1'b0;
    end else if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((ap_predicate_op265_write_state5 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter3_fsm_state4))) begin
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_487_p2 == 1'd0)) | ((ap_predicate_op69_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((ap_predicate_op265_write_state5 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln253_fu_499_p2 == 1'd0) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_487_p2 == 1'd0))) begin
        ap_phi_reg_pp0_iter1_inElem_1_reg_420 <= tmp_fu_563_p20;
    end else if (((~(trunc_ln257_fu_609_p1 == 5'd16) & ~(trunc_ln257_fu_609_p1 == 5'd0) & ~(trunc_ln257_fu_609_p1 == 5'd1) & ~(trunc_ln257_fu_609_p1 == 5'd2) & ~(trunc_ln257_fu_609_p1 == 5'd3) & ~(trunc_ln257_fu_609_p1 == 5'd4) & ~(trunc_ln257_fu_609_p1 == 5'd5) & ~(trunc_ln257_fu_609_p1 == 5'd6) & ~(trunc_ln257_fu_609_p1 == 5'd7) & ~(trunc_ln257_fu_609_p1 == 5'd8) & ~(trunc_ln257_fu_609_p1 == 5'd9) & ~(trunc_ln257_fu_609_p1 == 5'd10) & ~(trunc_ln257_fu_609_p1 == 5'd11) & ~(trunc_ln257_fu_609_p1 == 5'd12) & ~(trunc_ln257_fu_609_p1 == 5'd13) & ~(trunc_ln257_fu_609_p1 == 5'd14) & ~(trunc_ln257_fu_609_p1 == 5'd15) & ~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_487_p2 == 1'd0)) | ((ap_predicate_op69_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((ap_predicate_op265_write_state5 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln253_fu_499_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_487_p2 == 1'd0)) | (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_487_p2 == 1'd0)) | ((ap_predicate_op69_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((ap_predicate_op265_write_state5 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln253_fu_499_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_487_p2 == 1'd0) & (trunc_ln257_fu_609_p1 == 5'd16)) | (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_487_p2 == 1'd0)) | ((ap_predicate_op69_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((ap_predicate_op265_write_state5 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln253_fu_499_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_487_p2 == 1'd0) & (trunc_ln257_fu_609_p1 == 5'd0)) | (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_487_p2 == 1'd0)) | ((ap_predicate_op69_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((ap_predicate_op265_write_state5 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln253_fu_499_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_487_p2 == 1'd0) & (trunc_ln257_fu_609_p1 == 5'd1)) | (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_487_p2 == 1'd0)) | ((ap_predicate_op69_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((ap_predicate_op265_write_state5 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln253_fu_499_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_487_p2 == 1'd0) & (trunc_ln257_fu_609_p1 == 5'd2)) | (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_487_p2 == 1'd0)) | ((ap_predicate_op69_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((ap_predicate_op265_write_state5 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln253_fu_499_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_487_p2 == 1'd0) & (trunc_ln257_fu_609_p1 == 5'd3)) | (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_487_p2 == 1'd0)) | ((ap_predicate_op69_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((ap_predicate_op265_write_state5 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln253_fu_499_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_487_p2 == 1'd0) & (trunc_ln257_fu_609_p1 == 5'd4)) | (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_487_p2 == 1'd0)) | ((ap_predicate_op69_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((ap_predicate_op265_write_state5 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln253_fu_499_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_487_p2 == 1'd0) & (trunc_ln257_fu_609_p1 == 5'd5)) | (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_487_p2 == 1'd0)) | ((ap_predicate_op69_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((ap_predicate_op265_write_state5 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln253_fu_499_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_487_p2 == 1'd0) & (trunc_ln257_fu_609_p1 == 5'd6)) | (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_487_p2 == 1'd0)) | ((ap_predicate_op69_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((ap_predicate_op265_write_state5 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln253_fu_499_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_487_p2 == 1'd0) & (trunc_ln257_fu_609_p1 == 5'd7)) | (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_487_p2 == 1'd0)) | ((ap_predicate_op69_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((ap_predicate_op265_write_state5 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln253_fu_499_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_487_p2 == 1'd0) & (trunc_ln257_fu_609_p1 == 5'd8)) | (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_487_p2 == 1'd0)) | ((ap_predicate_op69_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((ap_predicate_op265_write_state5 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln253_fu_499_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_487_p2 == 1'd0) & (trunc_ln257_fu_609_p1 == 5'd9)) | (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_487_p2 == 1'd0)) | ((ap_predicate_op69_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((ap_predicate_op265_write_state5 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln253_fu_499_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_487_p2 == 1'd0) & (trunc_ln257_fu_609_p1 == 5'd10)) | (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_487_p2 == 1'd0)) | ((ap_predicate_op69_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((ap_predicate_op265_write_state5 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln253_fu_499_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_487_p2 == 1'd0) & (trunc_ln257_fu_609_p1 == 5'd11)) | (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_487_p2 == 1'd0)) | ((ap_predicate_op69_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((ap_predicate_op265_write_state5 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln253_fu_499_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_487_p2 == 1'd0) & (trunc_ln257_fu_609_p1 == 5'd12)) | (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_487_p2 == 1'd0)) | ((ap_predicate_op69_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((ap_predicate_op265_write_state5 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln253_fu_499_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_487_p2 == 1'd0) & (trunc_ln257_fu_609_p1 == 5'd13)) | (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_487_p2 == 1'd0)) | ((ap_predicate_op69_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((ap_predicate_op265_write_state5 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln253_fu_499_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_487_p2 == 1'd0) & (trunc_ln257_fu_609_p1 == 5'd14)) | (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_487_p2 == 1'd0)) | ((ap_predicate_op69_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((ap_predicate_op265_write_state5 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln253_fu_499_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_487_p2 == 1'd0) & (trunc_ln257_fu_609_p1 == 5'd15)))) begin
        ap_phi_reg_pp0_iter1_inElem_1_reg_420 <= inElem_fu_605_p1;
    end else if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_487_p2 == 1'd0)) | ((ap_predicate_op69_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((ap_predicate_op265_write_state5 == 1'b1) & (out_V_TREADY == 1'b0))))) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
        ap_phi_reg_pp0_iter1_inElem_1_reg_420 <= ap_phi_reg_pp0_iter0_inElem_1_reg_420;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1074)) begin
        if ((icmp_ln249_fu_487_p2 == 1'd0)) begin
            i_fu_122 <= i_2_fu_493_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            i_fu_122 <= 16'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1074)) begin
        if (((icmp_ln249_fu_487_p2 == 1'd0) & (icmp_ln290_fu_719_p2 == 1'd1))) begin
            nf_1_fu_202 <= nf_3_fu_742_p3;
        end else if ((ap_loop_init == 1'b1)) begin
            nf_1_fu_202 <= 32'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1074)) begin
        if (((icmp_ln249_fu_487_p2 == 1'd0) & (icmp_ln290_fu_719_p2 == 1'd1))) begin
            sf_fu_118 <= 32'd0;
        end else if (((icmp_ln249_fu_487_p2 == 1'd0) & (icmp_ln290_fu_719_p2 == 1'd0))) begin
            sf_fu_118 <= sf_2_fu_713_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            sf_fu_118 <= 32'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_487_p2 == 1'd0)) | ((ap_predicate_op69_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((ap_predicate_op265_write_state5 == 1'b1) & (out_V_TREADY == 1'b0))))) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_487_p2 == 1'd0))) begin
        W_packed_V_reg_1422 <= W_packed_V_fu_703_p1;
        icmp_ln272_reg_1427 <= icmp_ln272_fu_707_p2;
        icmp_ln290_reg_1432 <= icmp_ln290_fu_719_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_block_state5_io) | ((ap_predicate_op265_write_state5 == 1'b1) & (out_V_TREADY == 1'b0))) & (icmp_ln249_reg_1383_pp0_iter3_reg == 1'd0) & (1'b1 == ap_CS_iter4_fsm_state5))) begin
        add_i4_i338_fu_126 <= grp_fu_1218_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_487_p2 == 1'd0)) | ((ap_predicate_op69_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((ap_predicate_op265_write_state5 == 1'b1) & (out_V_TREADY == 1'b0))))) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        icmp_ln249_reg_1383 <= icmp_ln249_fu_487_p2;
        nf_2_reg_1378 <= ap_sig_allocacmp_nf_2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((ap_predicate_op265_write_state5 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        icmp_ln249_reg_1383_pp0_iter1_reg <= icmp_ln249_reg_1383;
        icmp_ln272_reg_1427_pp0_iter1_reg <= icmp_ln272_reg_1427;
        icmp_ln290_reg_1432_pp0_iter1_reg <= icmp_ln290_reg_1432;
        nf_2_reg_1378_pp0_iter1_reg <= nf_2_reg_1378;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((ap_predicate_op265_write_state5 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter2_fsm_state3))) begin
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        icmp_ln249_reg_1383_pp0_iter2_reg <= icmp_ln249_reg_1383_pp0_iter1_reg;
        icmp_ln272_reg_1427_pp0_iter2_reg <= icmp_ln272_reg_1427_pp0_iter1_reg;
        icmp_ln290_reg_1432_pp0_iter2_reg <= icmp_ln290_reg_1432_pp0_iter1_reg;
        nf_2_reg_1378_pp0_iter2_reg <= nf_2_reg_1378_pp0_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((ap_predicate_op265_write_state5 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter3_fsm_state4))) begin
        icmp_ln249_reg_1383_pp0_iter3_reg <= icmp_ln249_reg_1383_pp0_iter2_reg;
        icmp_ln290_reg_1432_pp0_iter3_reg <= icmp_ln290_reg_1432_pp0_iter2_reg;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_487_p2 == 1'd0)) | ((ap_predicate_op69_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((ap_predicate_op265_write_state5 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln253_fu_499_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_487_p2 == 1'd0) & (trunc_ln257_fu_609_p1 == 5'd10))) begin
        inputBuf_V_10_fu_170 <= inElem_fu_605_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_487_p2 == 1'd0)) | ((ap_predicate_op69_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((ap_predicate_op265_write_state5 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln253_fu_499_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_487_p2 == 1'd0) & (trunc_ln257_fu_609_p1 == 5'd11))) begin
        inputBuf_V_11_fu_174 <= inElem_fu_605_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_487_p2 == 1'd0)) | ((ap_predicate_op69_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((ap_predicate_op265_write_state5 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln253_fu_499_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_487_p2 == 1'd0) & (trunc_ln257_fu_609_p1 == 5'd12))) begin
        inputBuf_V_12_fu_178 <= inElem_fu_605_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_487_p2 == 1'd0)) | ((ap_predicate_op69_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((ap_predicate_op265_write_state5 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln253_fu_499_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_487_p2 == 1'd0) & (trunc_ln257_fu_609_p1 == 5'd13))) begin
        inputBuf_V_13_fu_182 <= inElem_fu_605_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_487_p2 == 1'd0)) | ((ap_predicate_op69_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((ap_predicate_op265_write_state5 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln253_fu_499_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_487_p2 == 1'd0) & (trunc_ln257_fu_609_p1 == 5'd14))) begin
        inputBuf_V_14_fu_186 <= inElem_fu_605_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_487_p2 == 1'd0)) | ((ap_predicate_op69_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((ap_predicate_op265_write_state5 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln253_fu_499_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_487_p2 == 1'd0) & (trunc_ln257_fu_609_p1 == 5'd15))) begin
        inputBuf_V_15_fu_190 <= inElem_fu_605_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_487_p2 == 1'd0)) | ((ap_predicate_op69_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((ap_predicate_op265_write_state5 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln253_fu_499_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_487_p2 == 1'd0) & (trunc_ln257_fu_609_p1 == 5'd16))) begin
        inputBuf_V_16_fu_194 <= inElem_fu_605_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~(trunc_ln257_fu_609_p1 == 5'd16) & ~(trunc_ln257_fu_609_p1 == 5'd0) & ~(trunc_ln257_fu_609_p1 == 5'd1) & ~(trunc_ln257_fu_609_p1 == 5'd2) & ~(trunc_ln257_fu_609_p1 == 5'd3) & ~(trunc_ln257_fu_609_p1 == 5'd4) & ~(trunc_ln257_fu_609_p1 == 5'd5) & ~(trunc_ln257_fu_609_p1 == 5'd6) & ~(trunc_ln257_fu_609_p1 == 5'd7) & ~(trunc_ln257_fu_609_p1 == 5'd8) & ~(trunc_ln257_fu_609_p1 == 5'd9) & ~(trunc_ln257_fu_609_p1 == 5'd10) & ~(trunc_ln257_fu_609_p1 == 5'd11) & ~(trunc_ln257_fu_609_p1 == 5'd12) & ~(trunc_ln257_fu_609_p1 == 5'd13) & ~(trunc_ln257_fu_609_p1 == 5'd14) & ~(trunc_ln257_fu_609_p1 == 5'd15) & ~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_487_p2 == 1'd0)) | ((ap_predicate_op69_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((ap_predicate_op265_write_state5 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln253_fu_499_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_487_p2 == 1'd0))) begin
        inputBuf_V_17_fu_198 <= inElem_fu_605_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_487_p2 == 1'd0)) | ((ap_predicate_op69_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((ap_predicate_op265_write_state5 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln253_fu_499_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_487_p2 == 1'd0) & (trunc_ln257_fu_609_p1 == 5'd1))) begin
        inputBuf_V_1_fu_134 <= inElem_fu_605_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_487_p2 == 1'd0)) | ((ap_predicate_op69_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((ap_predicate_op265_write_state5 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln253_fu_499_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_487_p2 == 1'd0) & (trunc_ln257_fu_609_p1 == 5'd2))) begin
        inputBuf_V_2_fu_138 <= inElem_fu_605_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_487_p2 == 1'd0)) | ((ap_predicate_op69_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((ap_predicate_op265_write_state5 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln253_fu_499_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_487_p2 == 1'd0) & (trunc_ln257_fu_609_p1 == 5'd3))) begin
        inputBuf_V_3_fu_142 <= inElem_fu_605_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_487_p2 == 1'd0)) | ((ap_predicate_op69_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((ap_predicate_op265_write_state5 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln253_fu_499_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_487_p2 == 1'd0) & (trunc_ln257_fu_609_p1 == 5'd4))) begin
        inputBuf_V_4_fu_146 <= inElem_fu_605_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_487_p2 == 1'd0)) | ((ap_predicate_op69_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((ap_predicate_op265_write_state5 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln253_fu_499_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_487_p2 == 1'd0) & (trunc_ln257_fu_609_p1 == 5'd5))) begin
        inputBuf_V_5_fu_150 <= inElem_fu_605_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_487_p2 == 1'd0)) | ((ap_predicate_op69_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((ap_predicate_op265_write_state5 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln253_fu_499_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_487_p2 == 1'd0) & (trunc_ln257_fu_609_p1 == 5'd6))) begin
        inputBuf_V_6_fu_154 <= inElem_fu_605_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_487_p2 == 1'd0)) | ((ap_predicate_op69_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((ap_predicate_op265_write_state5 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln253_fu_499_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_487_p2 == 1'd0) & (trunc_ln257_fu_609_p1 == 5'd7))) begin
        inputBuf_V_7_fu_158 <= inElem_fu_605_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_487_p2 == 1'd0)) | ((ap_predicate_op69_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((ap_predicate_op265_write_state5 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln253_fu_499_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_487_p2 == 1'd0) & (trunc_ln257_fu_609_p1 == 5'd8))) begin
        inputBuf_V_8_fu_162 <= inElem_fu_605_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_487_p2 == 1'd0)) | ((ap_predicate_op69_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((ap_predicate_op265_write_state5 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln253_fu_499_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_487_p2 == 1'd0) & (trunc_ln257_fu_609_p1 == 5'd9))) begin
        inputBuf_V_9_fu_166 <= inElem_fu_605_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_487_p2 == 1'd0)) | ((ap_predicate_op69_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((ap_predicate_op265_write_state5 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln253_fu_499_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_487_p2 == 1'd0) & (trunc_ln257_fu_609_p1 == 5'd0))) begin
        inputBuf_V_fu_130 <= inElem_fu_605_p1;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_487_p2 == 1'd0)) | ((ap_predicate_op69_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)))) begin
        ap_ST_iter0_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_iter0_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_iter1_fsm_state2_blk = 1'b0;

always @ (*) begin
    if (((1'b1 == ap_CS_iter4_fsm_state5) & (1'b1 == ap_CS_iter3_fsm_state4) & ((1'b1 == ap_block_state5_io) | ((ap_predicate_op265_write_state5 == 1'b1) & (out_V_TREADY == 1'b0))))) begin
        ap_ST_iter2_fsm_state3_blk = 1'b1;
    end else begin
        ap_ST_iter2_fsm_state3_blk = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((ap_predicate_op265_write_state5 == 1'b1) & (out_V_TREADY == 1'b0))))) begin
        ap_ST_iter3_fsm_state4_blk = 1'b1;
    end else begin
        ap_ST_iter3_fsm_state4_blk = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_block_state5_io) | ((ap_predicate_op265_write_state5 == 1'b1) & (out_V_TREADY == 1'b0)))) begin
        ap_ST_iter4_fsm_state5_blk = 1'b1;
    end else begin
        ap_ST_iter4_fsm_state5_blk = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_487_p2 == 1'd0)) | ((ap_predicate_op69_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((ap_predicate_op265_write_state5 == 1'b1) & (out_V_TREADY == 1'b0))))) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_487_p2 == 1'd1))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_block_state5_io) | ((ap_predicate_op265_write_state5 == 1'b1) & (out_V_TREADY == 1'b0))) & (1'b1 == ap_CS_iter4_fsm_state5) & (ap_loop_exit_ready_pp0_iter4_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter4_fsm_state0) & (1'b1 == ap_CS_iter3_fsm_state0) & (1'b1 == ap_CS_iter2_fsm_state0) & (1'b1 == ap_CS_iter1_fsm_state0) & (1'b1 == ap_CS_iter0_fsm_state1) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_487_p2 == 1'd0)) | ((ap_predicate_op69_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((ap_predicate_op265_write_state5 == 1'b1) & (out_V_TREADY == 1'b0))))) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln249_reg_1383_pp0_iter3_reg == 1'd0) & (1'b1 == ap_CS_iter4_fsm_state5))) begin
        ap_sig_allocacmp_add_i4_i338_load = grp_fu_1218_p3;
    end else begin
        ap_sig_allocacmp_add_i4_i338_load = add_i4_i338_fu_126;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter0_fsm_state1) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_i_1 = 16'd0;
    end else begin
        ap_sig_allocacmp_i_1 = i_fu_122;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter0_fsm_state1) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_nf_2 = 32'd0;
    end else begin
        ap_sig_allocacmp_nf_2 = nf_1_fu_202;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter0_fsm_state1) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_sf_1 = 32'd0;
    end else begin
        ap_sig_allocacmp_sf_1 = sf_fu_118;
    end
end

always @ (*) begin
    if (((~((1'b1 == ap_block_state5_io) | ((ap_predicate_op265_write_state5 == 1'b1) & (out_V_TREADY == 1'b0))) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((ap_predicate_op265_write_state5 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter1_fsm_state2)) | (~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((ap_predicate_op265_write_state5 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter2_fsm_state3)) | (~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((ap_predicate_op265_write_state5 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter3_fsm_state4)))) begin
        grp_fu_1218_ce = 1'b1;
    end else begin
        grp_fu_1218_ce = 1'b0;
    end
end

always @ (*) begin
    if (((ap_predicate_op69_read_state1 == 1'b1) & (1'b1 == ap_CS_iter0_fsm_state1) & (ap_start_int == 1'b1))) begin
        in0_V_TDATA_blk_n = in0_V_TVALID;
    end else begin
        in0_V_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_487_p2 == 1'd0)) | ((ap_predicate_op69_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((ap_predicate_op265_write_state5 == 1'b1) & (out_V_TREADY == 1'b0))))) & (ap_predicate_op69_read_state1 == 1'b1) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
        in0_V_TREADY = 1'b1;
    end else begin
        in0_V_TREADY = 1'b0;
    end
end

always @ (*) begin
    if (((ap_predicate_op265_write_state5 == 1'b1) & (1'b1 == ap_CS_iter4_fsm_state5))) begin
        out_V_TDATA_blk_n = out_V_TREADY;
    end else begin
        out_V_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_block_state5_io) | ((ap_predicate_op265_write_state5 == 1'b1) & (out_V_TREADY == 1'b0))) & (ap_predicate_op265_write_state5 == 1'b1) & (1'b1 == ap_CS_iter4_fsm_state5))) begin
        out_V_TVALID = 1'b1;
    end else begin
        out_V_TVALID = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((ap_predicate_op265_write_state5 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter3_fsm_state4))) begin
        p_ZL7threshs_0_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((ap_predicate_op265_write_state5 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter3_fsm_state4))) begin
        p_ZL7threshs_10_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((ap_predicate_op265_write_state5 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter3_fsm_state4))) begin
        p_ZL7threshs_11_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((ap_predicate_op265_write_state5 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter3_fsm_state4))) begin
        p_ZL7threshs_12_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((ap_predicate_op265_write_state5 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter3_fsm_state4))) begin
        p_ZL7threshs_13_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((ap_predicate_op265_write_state5 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter3_fsm_state4))) begin
        p_ZL7threshs_14_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((ap_predicate_op265_write_state5 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter3_fsm_state4))) begin
        p_ZL7threshs_1_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((ap_predicate_op265_write_state5 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter3_fsm_state4))) begin
        p_ZL7threshs_2_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((ap_predicate_op265_write_state5 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter3_fsm_state4))) begin
        p_ZL7threshs_3_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((ap_predicate_op265_write_state5 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter3_fsm_state4))) begin
        p_ZL7threshs_4_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((ap_predicate_op265_write_state5 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter3_fsm_state4))) begin
        p_ZL7threshs_5_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((ap_predicate_op265_write_state5 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter3_fsm_state4))) begin
        p_ZL7threshs_6_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((ap_predicate_op265_write_state5 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter3_fsm_state4))) begin
        p_ZL7threshs_7_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((ap_predicate_op265_write_state5 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter3_fsm_state4))) begin
        p_ZL7threshs_8_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((ap_predicate_op265_write_state5 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter3_fsm_state4))) begin
        p_ZL7threshs_9_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_487_p2 == 1'd0) & (ap_start_int == 1'b1))) begin
        weights_V_TDATA_blk_n = weights_V_TVALID;
    end else begin
        weights_V_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_487_p2 == 1'd0)) | ((ap_predicate_op69_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((ap_predicate_op265_write_state5 == 1'b1) & (out_V_TREADY == 1'b0))))) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_487_p2 == 1'd0))) begin
        weights_V_TREADY = 1'b1;
    end else begin
        weights_V_TREADY = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_iter0_fsm)
        ap_ST_iter0_fsm_state1 : begin
            ap_NS_iter0_fsm = ap_ST_iter0_fsm_state1;
        end
        default : begin
            ap_NS_iter0_fsm = 'bx;
        end
    endcase
end

always @ (*) begin
    case (ap_CS_iter1_fsm)
        ap_ST_iter1_fsm_state2 : begin
            if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_487_p2 == 1'd0)) | ((ap_predicate_op69_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0))) & ~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((ap_predicate_op265_write_state5 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state2;
            end else if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((ap_predicate_op265_write_state5 == 1'b1) & (out_V_TREADY == 1'b0)))) & ((1'b0 == ap_CS_iter0_fsm_state1) | ((1'b1 == ap_CS_iter0_fsm_state1) & ((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_487_p2 == 1'd0)) | ((ap_predicate_op69_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0))))))) begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state0;
            end else begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state2;
            end
        end
        ap_ST_iter1_fsm_state0 : begin
            if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_487_p2 == 1'd0)) | ((ap_predicate_op69_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((ap_predicate_op265_write_state5 == 1'b1) & (out_V_TREADY == 1'b0))))) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state2;
            end else begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state0;
            end
        end
        default : begin
            ap_NS_iter1_fsm = 'bx;
        end
    endcase
end

always @ (*) begin
    case (ap_CS_iter2_fsm)
        ap_ST_iter2_fsm_state3 : begin
            if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((ap_predicate_op265_write_state5 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state3;
            end else if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((ap_predicate_op265_write_state5 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b0 == ap_CS_iter1_fsm_state2))) begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state0;
            end else begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state3;
            end
        end
        ap_ST_iter2_fsm_state0 : begin
            if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((ap_predicate_op265_write_state5 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state3;
            end else begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state0;
            end
        end
        default : begin
            ap_NS_iter2_fsm = 'bx;
        end
    endcase
end

always @ (*) begin
    case (ap_CS_iter3_fsm)
        ap_ST_iter3_fsm_state4 : begin
            if ((~((1'b1 == ap_CS_iter4_fsm_state5) & (1'b1 == ap_CS_iter3_fsm_state4) & ((1'b1 == ap_block_state5_io) | ((ap_predicate_op265_write_state5 == 1'b1) & (out_V_TREADY == 1'b0)))) & ~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((ap_predicate_op265_write_state5 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter2_fsm_state3))) begin
                ap_NS_iter3_fsm = ap_ST_iter3_fsm_state4;
            end else if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((ap_predicate_op265_write_state5 == 1'b1) & (out_V_TREADY == 1'b0)))) & ((1'b0 == ap_CS_iter2_fsm_state3) | ((1'b1 == ap_CS_iter4_fsm_state5) & (1'b1 == ap_CS_iter2_fsm_state3) & (1'b1 == ap_CS_iter3_fsm_state4) & ((1'b1 == ap_block_state5_io) | ((ap_predicate_op265_write_state5 == 1'b1) & (out_V_TREADY == 1'b0))))))) begin
                ap_NS_iter3_fsm = ap_ST_iter3_fsm_state0;
            end else begin
                ap_NS_iter3_fsm = ap_ST_iter3_fsm_state4;
            end
        end
        ap_ST_iter3_fsm_state0 : begin
            if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((ap_predicate_op265_write_state5 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter2_fsm_state3))) begin
                ap_NS_iter3_fsm = ap_ST_iter3_fsm_state4;
            end else begin
                ap_NS_iter3_fsm = ap_ST_iter3_fsm_state0;
            end
        end
        default : begin
            ap_NS_iter3_fsm = 'bx;
        end
    endcase
end

always @ (*) begin
    case (ap_CS_iter4_fsm)
        ap_ST_iter4_fsm_state5 : begin
            if ((~((1'b1 == ap_block_state5_io) | ((ap_predicate_op265_write_state5 == 1'b1) & (out_V_TREADY == 1'b0))) & ((1'b0 == ap_CS_iter3_fsm_state4) | ((1'b1 == ap_CS_iter4_fsm_state5) & (1'b1 == ap_CS_iter3_fsm_state4) & ((1'b1 == ap_block_state5_io) | ((ap_predicate_op265_write_state5 == 1'b1) & (out_V_TREADY == 1'b0))))))) begin
                ap_NS_iter4_fsm = ap_ST_iter4_fsm_state0;
            end else if (((~((1'b1 == ap_block_state5_io) | ((ap_predicate_op265_write_state5 == 1'b1) & (out_V_TREADY == 1'b0))) & ~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((ap_predicate_op265_write_state5 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((1'b1 == ap_block_state5_io) | ((ap_predicate_op265_write_state5 == 1'b1) & (out_V_TREADY == 1'b0))) & (icmp_ln249_reg_1383_pp0_iter3_reg == 1'd1) & (1'b1 == ap_CS_iter4_fsm_state5)))) begin
                ap_NS_iter4_fsm = ap_ST_iter4_fsm_state5;
            end else begin
                ap_NS_iter4_fsm = ap_ST_iter4_fsm_state5;
            end
        end
        ap_ST_iter4_fsm_state0 : begin
            if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((ap_predicate_op265_write_state5 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter3_fsm_state4))) begin
                ap_NS_iter4_fsm = ap_ST_iter4_fsm_state5;
            end else begin
                ap_NS_iter4_fsm = ap_ST_iter4_fsm_state0;
            end
        end
        default : begin
            ap_NS_iter4_fsm = 'bx;
        end
    endcase
end

assign W_packed_V_fu_703_p1 = weights_V_TDATA[2:0];

assign add_ln840_10_fu_1167_p2 = (zext_ln218_10_fu_1024_p1 + zext_ln218_11_fu_1043_p1);

assign add_ln840_11_fu_1177_p2 = (zext_ln218_12_fu_1062_p1 + zext_ln840_fu_1081_p1);

assign add_ln840_12_fu_1187_p2 = (zext_ln840_9_fu_1183_p1 + zext_ln840_8_fu_1173_p1);

assign add_ln840_13_fu_1197_p2 = (zext_ln840_10_fu_1193_p1 + zext_ln840_7_fu_1163_p1);

assign add_ln840_1_fu_1085_p2 = (zext_ln215_fu_815_p1 + zext_ln218_1_fu_853_p1);

assign add_ln840_2_fu_1091_p2 = (add_ln840_1_fu_1085_p2 + zext_ln218_fu_834_p1);

assign add_ln840_3_fu_1101_p2 = (zext_ln218_2_fu_872_p1 + zext_ln218_3_fu_891_p1);

assign add_ln840_4_fu_1111_p2 = (zext_ln218_4_fu_910_p1 + zext_ln218_5_fu_929_p1);

assign add_ln840_5_fu_1121_p2 = (zext_ln840_3_fu_1117_p1 + zext_ln840_2_fu_1107_p1);

assign add_ln840_6_fu_1127_p2 = (add_ln840_5_fu_1121_p2 + zext_ln840_1_fu_1097_p1);

assign add_ln840_7_fu_1137_p2 = (zext_ln218_6_fu_948_p1 + zext_ln218_7_fu_967_p1);

assign add_ln840_8_fu_1147_p2 = (zext_ln218_8_fu_986_p1 + zext_ln218_9_fu_1005_p1);

assign add_ln840_9_fu_1157_p2 = (zext_ln840_6_fu_1153_p1 + zext_ln840_5_fu_1143_p1);

assign ap_CS_iter0_fsm_state1 = ap_CS_iter0_fsm[32'd0];

assign ap_CS_iter1_fsm_state0 = ap_CS_iter1_fsm[32'd0];

assign ap_CS_iter1_fsm_state2 = ap_CS_iter1_fsm[32'd1];

assign ap_CS_iter2_fsm_state0 = ap_CS_iter2_fsm[32'd0];

assign ap_CS_iter2_fsm_state3 = ap_CS_iter2_fsm[32'd1];

assign ap_CS_iter3_fsm_state0 = ap_CS_iter3_fsm[32'd0];

assign ap_CS_iter3_fsm_state4 = ap_CS_iter3_fsm[32'd1];

assign ap_CS_iter4_fsm_state0 = ap_CS_iter4_fsm[32'd0];

assign ap_CS_iter4_fsm_state5 = ap_CS_iter4_fsm[32'd1];

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = ((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_487_p2 == 1'd0)) | ((ap_predicate_op69_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)));
end

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state3_pp0_stage0_iter2 = ((1'b1 == ap_CS_iter4_fsm_state5) & (1'b1 == ap_CS_iter3_fsm_state4) & ((1'b1 == ap_block_state5_io) | ((ap_predicate_op265_write_state5 == 1'b1) & (out_V_TREADY == 1'b0))));
end

always @ (*) begin
    ap_block_state4_pp0_stage0_iter3 = ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((ap_predicate_op265_write_state5 == 1'b1) & (out_V_TREADY == 1'b0))));
end

always @ (*) begin
    ap_block_state5_io = ((ap_predicate_op265_write_state5 == 1'b1) & (out_V_TREADY == 1'b0));
end

always @ (*) begin
    ap_block_state5_pp0_stage0_iter4 = ((ap_predicate_op265_write_state5 == 1'b1) & (out_V_TREADY == 1'b0));
end

always @ (*) begin
    ap_condition_1074 = (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_487_p2 == 1'd0)) | ((ap_predicate_op69_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((ap_predicate_op265_write_state5 == 1'b1) & (out_V_TREADY == 1'b0))))) & (1'b1 == ap_CS_iter0_fsm_state1));
end

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_phi_reg_pp0_iter0_inElem_1_reg_420 = 'bx;

always @ (*) begin
    ap_predicate_op265_write_state5 = ((icmp_ln290_reg_1432_pp0_iter3_reg == 1'd1) & (icmp_ln249_reg_1383_pp0_iter3_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op69_read_state1 = ((icmp_ln253_fu_499_p2 == 1'd1) & (icmp_ln249_fu_487_p2 == 1'd0));
end

assign grp_fu_1218_p1 = grp_fu_1218_p10;

assign grp_fu_1218_p10 = W_packed_V_reg_1422;

assign grp_fu_1218_p2 = ((icmp_ln272_reg_1427_pp0_iter2_reg[0:0] == 1'b1) ? 10'd0 : ap_sig_allocacmp_add_i4_i338_load);

assign i_2_fu_493_p2 = (ap_sig_allocacmp_i_1 + 16'd1);

assign icmp_ln1039_10_fu_994_p2 = (($signed(grp_fu_1218_p3) < $signed(zext_ln1039_10_fu_990_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1039_11_fu_1013_p2 = (($signed(grp_fu_1218_p3) < $signed(zext_ln1039_11_fu_1009_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1039_12_fu_1032_p2 = (($signed(grp_fu_1218_p3) < $signed(zext_ln1039_12_fu_1028_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1039_13_fu_1051_p2 = (($signed(grp_fu_1218_p3) < $signed(zext_ln1039_13_fu_1047_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1039_14_fu_1070_p2 = (($signed(grp_fu_1218_p3) < $signed(zext_ln1039_14_fu_1066_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1039_1_fu_823_p2 = (($signed(grp_fu_1218_p3) < $signed(zext_ln1039_1_fu_819_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1039_2_fu_842_p2 = (($signed(grp_fu_1218_p3) < $signed(zext_ln1039_2_fu_838_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1039_3_fu_861_p2 = (($signed(grp_fu_1218_p3) < $signed(zext_ln1039_3_fu_857_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1039_4_fu_880_p2 = (($signed(grp_fu_1218_p3) < $signed(zext_ln1039_4_fu_876_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1039_5_fu_899_p2 = (($signed(grp_fu_1218_p3) < $signed(zext_ln1039_5_fu_895_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1039_6_fu_918_p2 = (($signed(grp_fu_1218_p3) < $signed(zext_ln1039_6_fu_914_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1039_7_fu_937_p2 = (($signed(grp_fu_1218_p3) < $signed(zext_ln1039_7_fu_933_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1039_8_fu_956_p2 = (($signed(grp_fu_1218_p3) < $signed(zext_ln1039_8_fu_952_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1039_9_fu_975_p2 = (($signed(grp_fu_1218_p3) < $signed(zext_ln1039_9_fu_971_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1039_fu_804_p2 = (($signed(grp_fu_1218_p3) < $signed(zext_ln1039_fu_800_p1)) ? 1'b1 : 1'b0);

assign icmp_ln249_fu_487_p2 = ((ap_sig_allocacmp_i_1 == 16'd50400) ? 1'b1 : 1'b0);

assign icmp_ln253_fu_499_p2 = ((ap_sig_allocacmp_nf_2 == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln272_fu_707_p2 = ((ap_sig_allocacmp_sf_1 == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln290_fu_719_p2 = ((sf_2_fu_713_p2 == 32'd18) ? 1'b1 : 1'b0);

assign icmp_ln302_fu_736_p2 = ((nf_fu_730_p2 == 32'd50) ? 1'b1 : 1'b0);

assign idxprom2_i_fu_782_p1 = nf_2_reg_1378_pp0_iter2_reg;

assign inElem_fu_605_p1 = in0_V_TDATA[3:0];

assign nf_3_fu_742_p3 = ((icmp_ln302_fu_736_p2[0:0] == 1'b1) ? 32'd0 : nf_fu_730_p2);

assign nf_fu_730_p2 = (ap_sig_allocacmp_nf_2 + 32'd1);

assign out_V_TDATA = result_V_2_fu_1203_p2;

assign p_ZL7threshs_0_address0 = idxprom2_i_fu_782_p1;

assign p_ZL7threshs_10_address0 = idxprom2_i_fu_782_p1;

assign p_ZL7threshs_11_address0 = idxprom2_i_fu_782_p1;

assign p_ZL7threshs_12_address0 = idxprom2_i_fu_782_p1;

assign p_ZL7threshs_13_address0 = idxprom2_i_fu_782_p1;

assign p_ZL7threshs_14_address0 = idxprom2_i_fu_782_p1;

assign p_ZL7threshs_1_address0 = idxprom2_i_fu_782_p1;

assign p_ZL7threshs_2_address0 = idxprom2_i_fu_782_p1;

assign p_ZL7threshs_3_address0 = idxprom2_i_fu_782_p1;

assign p_ZL7threshs_4_address0 = idxprom2_i_fu_782_p1;

assign p_ZL7threshs_5_address0 = idxprom2_i_fu_782_p1;

assign p_ZL7threshs_6_address0 = idxprom2_i_fu_782_p1;

assign p_ZL7threshs_7_address0 = idxprom2_i_fu_782_p1;

assign p_ZL7threshs_8_address0 = idxprom2_i_fu_782_p1;

assign p_ZL7threshs_9_address0 = idxprom2_i_fu_782_p1;

assign result_V_2_fu_1203_p2 = (add_ln840_13_fu_1197_p2 + zext_ln840_4_fu_1133_p1);

assign result_V_fu_809_p2 = (icmp_ln1039_fu_804_p2 ^ 1'd1);

assign sf_2_fu_713_p2 = (ap_sig_allocacmp_sf_1 + 32'd1);

assign tmp_fu_563_p19 = ap_sig_allocacmp_sf_1[4:0];

assign trunc_ln257_fu_609_p1 = ap_sig_allocacmp_sf_1[4:0];

assign xor_ln1039_10_fu_1018_p2 = (icmp_ln1039_11_fu_1013_p2 ^ 1'd1);

assign xor_ln1039_11_fu_1037_p2 = (icmp_ln1039_12_fu_1032_p2 ^ 1'd1);

assign xor_ln1039_12_fu_1056_p2 = (icmp_ln1039_13_fu_1051_p2 ^ 1'd1);

assign xor_ln1039_13_fu_1075_p2 = (icmp_ln1039_14_fu_1070_p2 ^ 1'd1);

assign xor_ln1039_1_fu_847_p2 = (icmp_ln1039_2_fu_842_p2 ^ 1'd1);

assign xor_ln1039_2_fu_866_p2 = (icmp_ln1039_3_fu_861_p2 ^ 1'd1);

assign xor_ln1039_3_fu_885_p2 = (icmp_ln1039_4_fu_880_p2 ^ 1'd1);

assign xor_ln1039_4_fu_904_p2 = (icmp_ln1039_5_fu_899_p2 ^ 1'd1);

assign xor_ln1039_5_fu_923_p2 = (icmp_ln1039_6_fu_918_p2 ^ 1'd1);

assign xor_ln1039_6_fu_942_p2 = (icmp_ln1039_7_fu_937_p2 ^ 1'd1);

assign xor_ln1039_7_fu_961_p2 = (icmp_ln1039_8_fu_956_p2 ^ 1'd1);

assign xor_ln1039_8_fu_980_p2 = (icmp_ln1039_9_fu_975_p2 ^ 1'd1);

assign xor_ln1039_9_fu_999_p2 = (icmp_ln1039_10_fu_994_p2 ^ 1'd1);

assign xor_ln1039_fu_828_p2 = (icmp_ln1039_1_fu_823_p2 ^ 1'd1);

assign zext_ln1039_10_fu_990_p1 = p_ZL7threshs_10_q0;

assign zext_ln1039_11_fu_1009_p1 = p_ZL7threshs_11_q0;

assign zext_ln1039_12_fu_1028_p1 = p_ZL7threshs_12_q0;

assign zext_ln1039_13_fu_1047_p1 = p_ZL7threshs_13_q0;

assign zext_ln1039_14_fu_1066_p1 = p_ZL7threshs_14_q0;

assign zext_ln1039_1_fu_819_p1 = p_ZL7threshs_1_q0;

assign zext_ln1039_2_fu_838_p1 = p_ZL7threshs_2_q0;

assign zext_ln1039_3_fu_857_p1 = p_ZL7threshs_3_q0;

assign zext_ln1039_4_fu_876_p1 = p_ZL7threshs_4_q0;

assign zext_ln1039_5_fu_895_p1 = p_ZL7threshs_5_q0;

assign zext_ln1039_6_fu_914_p1 = p_ZL7threshs_6_q0;

assign zext_ln1039_7_fu_933_p1 = p_ZL7threshs_7_q0;

assign zext_ln1039_8_fu_952_p1 = p_ZL7threshs_8_q0;

assign zext_ln1039_9_fu_971_p1 = p_ZL7threshs_9_q0;

assign zext_ln1039_fu_800_p1 = p_ZL7threshs_0_q0;

assign zext_ln215_fu_815_p1 = result_V_fu_809_p2;

assign zext_ln218_10_fu_1024_p1 = xor_ln1039_10_fu_1018_p2;

assign zext_ln218_11_fu_1043_p1 = xor_ln1039_11_fu_1037_p2;

assign zext_ln218_12_fu_1062_p1 = xor_ln1039_12_fu_1056_p2;

assign zext_ln218_1_fu_853_p1 = xor_ln1039_1_fu_847_p2;

assign zext_ln218_2_fu_872_p1 = xor_ln1039_2_fu_866_p2;

assign zext_ln218_3_fu_891_p1 = xor_ln1039_3_fu_885_p2;

assign zext_ln218_4_fu_910_p1 = xor_ln1039_4_fu_904_p2;

assign zext_ln218_5_fu_929_p1 = xor_ln1039_5_fu_923_p2;

assign zext_ln218_6_fu_948_p1 = xor_ln1039_6_fu_942_p2;

assign zext_ln218_7_fu_967_p1 = xor_ln1039_7_fu_961_p2;

assign zext_ln218_8_fu_986_p1 = xor_ln1039_8_fu_980_p2;

assign zext_ln218_9_fu_1005_p1 = xor_ln1039_9_fu_999_p2;

assign zext_ln218_fu_834_p1 = xor_ln1039_fu_828_p2;

assign zext_ln840_10_fu_1193_p1 = add_ln840_12_fu_1187_p2;

assign zext_ln840_1_fu_1097_p1 = add_ln840_2_fu_1091_p2;

assign zext_ln840_2_fu_1107_p1 = add_ln840_3_fu_1101_p2;

assign zext_ln840_3_fu_1117_p1 = add_ln840_4_fu_1111_p2;

assign zext_ln840_4_fu_1133_p1 = add_ln840_6_fu_1127_p2;

assign zext_ln840_5_fu_1143_p1 = add_ln840_7_fu_1137_p2;

assign zext_ln840_6_fu_1153_p1 = add_ln840_8_fu_1147_p2;

assign zext_ln840_7_fu_1163_p1 = add_ln840_9_fu_1157_p2;

assign zext_ln840_8_fu_1173_p1 = add_ln840_10_fu_1167_p2;

assign zext_ln840_9_fu_1183_p1 = add_ln840_11_fu_1177_p2;

assign zext_ln840_fu_1081_p1 = xor_ln1039_13_fu_1075_p2;

endmodule //MVAU_hls_29_Matrix_Vector_Activate_Stream_Batch
