.global inverse
.global _inverse
inverse:
_inverse:
stp x29, x30, [sp, #-16]!
mov x29, sp
stp x19, x20, [sp, #-16]!
stp x21, x22, [sp, #-16]!
stp x23, x24, [sp, #-16]!
stp x25, x26, [sp, #-16]!
stp x27, x28, [sp, #-16]!
stp q8, q9, [sp, #-32]!
stp q10, q11, [sp, #-32]!
stp q12, q13, [sp, #-32]!
stp q14, q15, [sp, #-32]!
        L_begin_initialization:
                                                 // Instructions:    211
                                                 // Expected cycles: 141
                                                 // Expected IPC:    1.50
                                                 //
                                                 // Cycle bound:     141.0
                                                 // IPC bound:       1.50
                                                 //
                                                 // Wall time:     5.22s
                                                 // User time:     5.22s
                                                 //
                                                 // ------------------------------------------------------------- cycle (expected) ------------------------------------------------------------->
                                                 // 0                        25                       50                       75                       100                      125
                                                 // |------------------------|------------------------|------------------------|------------------------|------------------------|---------------
        movz x4, #512, lsl #32                   // *............................................................................................................................................
        movz x7, #10347, lsl #16                 // *............................................................................................................................................
        mov x11, #1                              // *............................................................................................................................................
        ldr x2, [x1]                             // *............................................................................................................................................
        ldp q12, q3, [x1]                        // .*...........................................................................................................................................
        movk x7, #51739                          // .*...........................................................................................................................................
        sub x3, x11, #1                          // .*...........................................................................................................................................
        mov x1, #-19                             // .*...........................................................................................................................................
        and x16, x1, #1048575                    // ..*..........................................................................................................................................
        mov x20, #-1                             // ..*..........................................................................................................................................
        movi v22.2D, #-1                         // ..*..........................................................................................................................................
        mov x8, #-19                             // ..*..........................................................................................................................................
        orr x22, x16, #0xFFFFFE0000000000        // ...*.........................................................................................................................................
        lsr x20, x20, #1                         // ...*.........................................................................................................................................
        mov x29, #1                              // ...*.........................................................................................................................................
        movi v8.2D, #0                           // ...*.........................................................................................................................................
        ins v7.d[1], x20                         // ....*........................................................................................................................................
        and x16, x2, #1048575                    // ....*........................................................................................................................................
        add x6, x4, #1048576                     // ....*........................................................................................................................................
        movi v10.2D, #0                          // ....*........................................................................................................................................
        dup v15.4S, w7                           // .....*.......................................................................................................................................
        orr x24, x16, #0xC000000000000000        // .....*.......................................................................................................................................
        movi v11.2D, #0                          // .....*.......................................................................................................................................
        ushr v1.2D, v22.2D, #34                  // .....*.......................................................................................................................................
        ins v8.d[1], x29                         // ......*......................................................................................................................................
        tst x24, #1                              // ......*......................................................................................................................................
        movi v9.2D, #0                           // ......*......................................................................................................................................
        csel x14, x22, xzr, ne                   // .......*.....................................................................................................................................
        tst x3, x24, ror #1                      // .......*.....................................................................................................................................
        zip1 v28.2D, v22.2D, v3.2D               // ........*....................................................................................................................................
        zip2 v17.2D, v22.2D, v12.2D              // ........*....................................................................................................................................
        csneg x30, x3, x11, pl                   // .........*...................................................................................................................................
        csel x26, x24, x22, mi                   // .........*...................................................................................................................................
        csneg x28, x14, x14, pl                  // .........*...................................................................................................................................
        uzp1 v2.4S, v1.4S, v1.4S                 // .........*...................................................................................................................................
        ins v7.d[0], x8                          // ..........*..................................................................................................................................
        add x23, x24, x28                        // ..........*..................................................................................................................................
        sub x18, x30, #1                         // ..........*..................................................................................................................................
        shl v16.2D, v17.2D, #4                   // ...........*.................................................................................................................................
        asr x3, x23, #1                          // ............*................................................................................................................................
        shl v4.2D, v28.2D, #8                    // ............*................................................................................................................................
        ushr v26.2D, v28.2D, #22                 // .............*...............................................................................................................................
        ushr v6.2D, v28.2D, #52                  // ..............*..............................................................................................................................
        and v21.16B, v16.16B, v1.16B             // ..............*..............................................................................................................................
        tst x3, #1                               // ..............*..............................................................................................................................
        and v22.16B, v4.16B, v1.16B              // ...............*.............................................................................................................................
        csel x8, x26, xzr, ne                    // ...............*.............................................................................................................................
        tst x18, x3, ror #1                      // ...............*.............................................................................................................................
        ushr v5.2D, v17.2D, #26                  // ...............*.............................................................................................................................
        zip1 v20.2D, v7.2D, v12.2D               // ................*............................................................................................................................
        zip2 v7.2D, v7.2D, v3.2D                 // ................*............................................................................................................................
        ushr v29.2D, v17.2D, #56                 // .................*...........................................................................................................................
        csneg x20, x18, x30, pl                  // .................*...........................................................................................................................
        csel x25, x3, x26, mi                    // .................*...........................................................................................................................
        csneg x14, x8, x8, pl                    // .................*...........................................................................................................................
        add x5, x3, x14                          // ..................*..........................................................................................................................
        and v17.16B, v26.16B, v1.16B             // ..................*..........................................................................................................................
        and v18.16B, v5.16B, v1.16B              // ..................*..........................................................................................................................
        sub x11, x20, #1                         // ..................*..........................................................................................................................
        shl v28.2D, v7.2D, #12                   // ...................*.........................................................................................................................
        movi v12.2D, #0                          // ...................*.........................................................................................................................
        asr x28, x5, #1                          // ....................*........................................................................................................................
        ushr v16.2D, v20.2D, #60                 // ....................*........................................................................................................................
        and v3.16B, v20.16B, v1.16B              // ....................*........................................................................................................................
        orr v5.16B, v29.16B, v22.16B             // .....................*.......................................................................................................................
        ushr v26.2D, v7.2D, #18                  // .....................*.......................................................................................................................
        ushr v20.2D, v20.2D, #30                 // ......................*......................................................................................................................
        and v29.16B, v28.16B, v1.16B             // ......................*......................................................................................................................
        tst x28, #1                              // ......................*......................................................................................................................
        orr v4.16B, v16.16B, v21.16B             // .......................*.....................................................................................................................
        csel x21, x25, xzr, ne                   // .......................*.....................................................................................................................
        tst x11, x28, ror #1                     // .......................*.....................................................................................................................
        and v25.16B, v26.16B, v1.16B             // ........................*....................................................................................................................
        orr v6.16B, v6.16B, v29.16B              // .........................*...................................................................................................................
        csneg x27, x11, x20, pl                  // .........................*...................................................................................................................
        csel x26, x28, x25, mi                   // .........................*...................................................................................................................
        csneg x9, x21, x21, pl                   // .........................*...................................................................................................................
        add x16, x28, x9                         // ..........................*..................................................................................................................
        and v21.16B, v20.16B, v1.16B             // ..........................*..................................................................................................................
        sub x9, x27, #1                          // ..........................*..................................................................................................................
        sli v4.2D, v18.2D, #32                   // ...........................*.................................................................................................................
        sli v5.2D, v17.2D, #32                   // ............................*................................................................................................................
        asr x30, x16, #1                         // ............................*................................................................................................................
        sli v3.2D, v21.2D, #32                   // .............................*...............................................................................................................
        ushr v7.2D, v7.2D, #48                   // ..............................*..............................................................................................................
        tst x30, #1                              // ..............................*..............................................................................................................
        sli v6.2D, v25.2D, #32                   // ...............................*.............................................................................................................
        csel x18, x26, xzr, ne                   // ...............................*.............................................................................................................
        tst x9, x30, ror #1                      // ...............................*.............................................................................................................
        csneg x15, x9, x27, pl                   // .................................*...........................................................................................................
        csel x22, x30, x26, mi                   // .................................*...........................................................................................................
        csneg x11, x18, x18, pl                  // .................................*...........................................................................................................
        add x5, x30, x11                         // ..................................*..........................................................................................................
        sub x17, x15, #1                         // ..................................*..........................................................................................................
        asr x14, x5, #1                          // ....................................*........................................................................................................
        tst x14, #1                              // ......................................*......................................................................................................
        csel x26, x22, xzr, ne                   // .......................................*.....................................................................................................
        tst x17, x14, ror #1                     // .......................................*.....................................................................................................
        csneg x8, x17, x15, pl                   // .........................................*...................................................................................................
        csel x23, x14, x22, mi                   // .........................................*...................................................................................................
        csneg x10, x26, x26, pl                  // .........................................*...................................................................................................
        add x24, x14, x10                        // ..........................................*..................................................................................................
        sub x14, x8, #1                          // ..........................................*..................................................................................................
        asr x30, x24, #1                         // ............................................*................................................................................................
        tst x30, #1                              // ..............................................*..............................................................................................
        csel x22, x23, xzr, ne                   // ...............................................*.............................................................................................
        tst x14, x30, ror #1                     // ...............................................*.............................................................................................
        csneg x13, x14, x8, pl                   // .................................................*...........................................................................................
        csel x24, x30, x23, mi                   // .................................................*...........................................................................................
        csneg x16, x22, x22, pl                  // .................................................*...........................................................................................
        add x10, x30, x16                        // ..................................................*..........................................................................................
        sub x26, x13, #1                         // ..................................................*..........................................................................................
        asr x23, x10, #1                         // ....................................................*........................................................................................
        tst x23, #1                              // ......................................................*......................................................................................
        csel x11, x24, xzr, ne                   // .......................................................*.....................................................................................
        tst x26, x23, ror #1                     // .......................................................*.....................................................................................
        csneg x14, x26, x13, pl                  // .........................................................*...................................................................................
        csel x29, x23, x24, mi                   // .........................................................*...................................................................................
        csneg x7, x11, x11, pl                   // .........................................................*...................................................................................
        add x25, x23, x7                         // ..........................................................*..................................................................................
        sub x27, x14, #1                         // ..........................................................*..................................................................................
        asr x9, x25, #1                          // ............................................................*................................................................................
        tst x9, #1                               // ..............................................................*..............................................................................
        csel x24, x29, xzr, ne                   // ...............................................................*.............................................................................
        tst x27, x9, ror #1                      // ...............................................................*.............................................................................
        csneg x20, x27, x14, pl                  // .................................................................*...........................................................................
        csel x15, x9, x29, mi                    // .................................................................*...........................................................................
        csneg x30, x24, x24, pl                  // .................................................................*...........................................................................
        add x8, x9, x30                          // ..................................................................*..........................................................................
        sub x30, x20, #1                         // ..................................................................*..........................................................................
        asr x8, x8, #1                           // ....................................................................*........................................................................
        tst x8, #1                               // ......................................................................*......................................................................
        csel x22, x15, xzr, ne                   // .......................................................................*.....................................................................
        tst x30, x8, ror #1                      // .......................................................................*.....................................................................
        csneg x7, x30, x20, pl                   // .........................................................................*...................................................................
        csel x24, x8, x15, mi                    // .........................................................................*...................................................................
        csneg x29, x22, x22, pl                  // .........................................................................*...................................................................
        add x10, x8, x29                         // ..........................................................................*..................................................................
        sub x14, x7, #1                          // ..........................................................................*..................................................................
        asr x18, x10, #1                         // ............................................................................*................................................................
        tst x18, #1                              // ..............................................................................*..............................................................
        csel x11, x24, xzr, ne                   // ...............................................................................*.............................................................
        tst x14, x18, ror #1                     // ...............................................................................*.............................................................
        csneg x7, x14, x7, pl                    // .................................................................................*...........................................................
        csel x29, x18, x24, mi                   // .................................................................................*...........................................................
        csneg x13, x11, x11, pl                  // .................................................................................*...........................................................
        add x28, x18, x13                        // ..................................................................................*..........................................................
        sub x11, x7, #1                          // ..................................................................................*..........................................................
        asr x28, x28, #1                         // ....................................................................................*........................................................
        tst x28, #1                              // ......................................................................................*......................................................
        csel x14, x29, xzr, ne                   // .......................................................................................*.....................................................
        tst x11, x28, ror #1                     // .......................................................................................*.....................................................
        csneg x25, x11, x7, pl                   // .........................................................................................*...................................................
        csel x10, x28, x29, mi                   // .........................................................................................*...................................................
        csneg x13, x14, x14, pl                  // .........................................................................................*...................................................
        add x23, x28, x13                        // ..........................................................................................*..................................................
        sub x18, x25, #1                         // ..........................................................................................*..................................................
        asr x3, x23, #1                          // ............................................................................................*................................................
        tst x3, #1                               // ..............................................................................................*..............................................
        csel x16, x10, xzr, ne                   // ...............................................................................................*.............................................
        tst x18, x3, ror #1                      // ...............................................................................................*.............................................
        csneg x30, x18, x25, pl                  // .................................................................................................*...........................................
        csel x12, x3, x10, mi                    // .................................................................................................*...........................................
        csneg x7, x16, x16, pl                   // .................................................................................................*...........................................
        add x20, x3, x7                          // ..................................................................................................*..........................................
        sub x22, x30, #1                         // ..................................................................................................*..........................................
        asr x24, x20, #1                         // ....................................................................................................*........................................
        tst x24, #1                              // ......................................................................................................*......................................
        csel x9, x12, xzr, ne                    // .......................................................................................................*.....................................
        tst x22, x24, ror #1                     // .......................................................................................................*.....................................
        csneg x27, x22, x30, pl                  // .........................................................................................................*...................................
        csel x18, x24, x12, mi                   // .........................................................................................................*...................................
        csneg x10, x9, x9, pl                    // .........................................................................................................*...................................
        add x25, x24, x10                        // ..........................................................................................................*..................................
        sub x12, x27, #1                         // ..........................................................................................................*..................................
        asr x15, x25, #1                         // ............................................................................................................*................................
        tst x15, #1                              // ..............................................................................................................*..............................
        csel x10, x18, xzr, ne                   // ...............................................................................................................*.............................
        tst x12, x15, ror #1                     // ...............................................................................................................*.............................
        csneg x28, x12, x27, pl                  // .................................................................................................................*...........................
        csel x9, x15, x18, mi                    // .................................................................................................................*...........................
        csneg x7, x10, x10, pl                   // .................................................................................................................*...........................
        add x12, x15, x7                         // ..................................................................................................................*..........................
        sub x3, x28, #1                          // ..................................................................................................................*..........................
        asr x7, x12, #1                          // ....................................................................................................................*........................
        tst x7, #1                               // ......................................................................................................................*......................
        csel x22, x9, xzr, ne                    // .......................................................................................................................*.....................
        tst x3, x7, ror #1                       // .......................................................................................................................*.....................
        csneg x25, x3, x28, pl                   // .........................................................................................................................*...................
        csel x21, x7, x9, mi                     // .........................................................................................................................*...................
        csneg x27, x22, x22, pl                  // .........................................................................................................................*...................
        add x20, x7, x27                         // ..........................................................................................................................*..................
        sub x28, x25, #1                         // ..........................................................................................................................*..................
        asr x23, x20, #1                         // ............................................................................................................................*................
        tst x23, #1                              // ..............................................................................................................................*..............
        csel x7, x21, xzr, ne                    // ...............................................................................................................................*.............
        tst x28, x23, ror #1                     // ...............................................................................................................................*.............
        csneg x5, x28, x25, pl                   // .................................................................................................................................*...........
        csel x13, x23, x21, mi                   // .................................................................................................................................*...........
        csneg x16, x7, x7, pl                    // .................................................................................................................................*...........
        add x18, x23, x16                        // ..................................................................................................................................*..........
        sub x22, x5, #1                          // ..................................................................................................................................*..........
        asr x28, x18, #1                         // ....................................................................................................................................*........
        tst x28, #1                              // ......................................................................................................................................*......
        csel x18, x13, xzr, ne                   // .......................................................................................................................................*.....
        tst x22, x28, ror #1                     // .......................................................................................................................................*.....
        csneg x3, x22, x5, pl                    // .........................................................................................................................................*...
        csel x7, x28, x13, mi                    // .........................................................................................................................................*...
        csneg x29, x18, x18, pl                  // .........................................................................................................................................*...
        add x10, x28, x29                        // ..........................................................................................................................................*..
        asr x8, x10, #1                          // ............................................................................................................................................*

                                                // ------------------------------------------------------------- cycle (expected) ------------------------------------------------------------->
                                                // 0                        25                       50                       75                       100                      125
                                                // |------------------------|------------------------|------------------------|------------------------|------------------------|---------------
        // ldp q5, q6, [x1]                     // .*...........................................................................................................................................
        // movi v4.2d, #-1                      // ..*..........................................................................................................................................
        // mov x2, #-1                          // ..*..........................................................................................................................................
        // lsr x2, x2, #1                       // ...*.........................................................................................................................................
        // ins v3.d[1], x2                      // ....*........................................................................................................................................
        // mov x2, #-19                         // ..*..........................................................................................................................................
        // ins v3.d[0], x2                      // ..........*..................................................................................................................................
        // zip1 v8.2d, v3.2d, v5.2d             // ................*............................................................................................................................
        // zip2 v9.2d, v4.2d, v5.2d             // ........*....................................................................................................................................
        // zip1 v10.2d, v4.2d, v6.2d            // ........*....................................................................................................................................
        // zip2 v11.2d, v3.2d, v6.2d            // ................*............................................................................................................................
        // ushr v1.2d, v4.2d, #34               // .....*.......................................................................................................................................
        // and v3.16b, v8.16b, v1.16b           // ....................*........................................................................................................................
        // ushr v12.2d, v8.2d, #30              // ......................*......................................................................................................................
        // and v12.16b, v12.16b, v1.16b         // ..........................*..................................................................................................................
        // sli v3.2d, v12.2d, #32               // .............................*...............................................................................................................
        // ushr v4.2d, v8.2d, #60               // ....................*........................................................................................................................
        // shl v12.2d, v9.2d, #4                // ...........*.................................................................................................................................
        // and v12.16b, v12.16b, v1.16b         // ..............*..............................................................................................................................
        // orr v4.16b, v4.16b, v12.16b          // .......................*.....................................................................................................................
        // ushr v12.2d, v9.2d, #26              // ...............*.............................................................................................................................
        // and v12.16b, v12.16b, v1.16b         // ..................*..........................................................................................................................
        // sli v4.2d, v12.2d, #32               // ...........................*.................................................................................................................
        // ushr v5.2d, v9.2d, #56               // .................*...........................................................................................................................
        // shl v12.2d, v10.2d, #8               // ............*................................................................................................................................
        // and v12.16b, v12.16b, v1.16b         // ...............*.............................................................................................................................
        // orr v5.16b, v5.16b, v12.16b          // .....................*.......................................................................................................................
        // ushr v12.2d, v10.2d, #22             // .............*...............................................................................................................................
        // and v12.16b, v12.16b, v1.16b         // ..................*..........................................................................................................................
        // sli v5.2d, v12.2d, #32               // ............................*................................................................................................................
        // ushr v6.2d, v10.2d, #52              // ..............*..............................................................................................................................
        // shl v12.2d, v11.2d, #12              // ...................*.........................................................................................................................
        // and v12.16b, v12.16b, v1.16b         // ......................*......................................................................................................................
        // orr v6.16b, v6.16b, v12.16b          // .........................*...................................................................................................................
        // ushr v12.2d, v11.2d, #18             // .....................*.......................................................................................................................
        // and v12.16b, v12.16b, v1.16b         // ........................*....................................................................................................................
        // sli v6.2d, v12.2d, #32               // ...............................*.............................................................................................................
        // ushr v7.2d, v11.2d, #48              // ..............................*..............................................................................................................
        // movi v8.2d, #0                       // ...*.........................................................................................................................................
        // mov  x2, #1                          // ...*.........................................................................................................................................
        // ins  v8.d[1], x2                     // ......*......................................................................................................................................
        // movi v9.2d, #0                       // ......*......................................................................................................................................
        // movi v10.2d, #0                      // ....*........................................................................................................................................
        // movi v11.2d, #0                      // .....*.......................................................................................................................................
        // movi v12.2d, #0                      // ...................*.........................................................................................................................
        // uzp1 v2.4s, v1.4s, v1.4s             // .........*...................................................................................................................................
        // ldr x2, [x1]                         // *............................................................................................................................................
        // mov x1, #-19                         // .*...........................................................................................................................................
        // mov x3, #1                           // *............................................................................................................................................
        // movz x4, #512, lsl #32               // *............................................................................................................................................
        // add  x6, x4, #1048576                // ....*........................................................................................................................................
        // movz  x7, #10347, lsl #16            // *............................................................................................................................................
        // movk  x7, #51739                     // .*...........................................................................................................................................
        // dup  v15.4s, w7                      // .....*.......................................................................................................................................
        // and x7, x1, #1048575                 // ..*..........................................................................................................................................
        // and x8, x2, #1048575                 // ....*........................................................................................................................................
        // orr x7, x7, #0xFFFFFE0000000000      // ...*.........................................................................................................................................
        // orr x8, x8, #0xC000000000000000      // .....*.......................................................................................................................................
        // sub x9, x3, #1                       // .*...........................................................................................................................................
        // tst x8, #1                           // ......*......................................................................................................................................
        // csel x10, x7, xzr, ne                // .......*.....................................................................................................................................
        // tst x9, x8, ror #1                   // .......*.....................................................................................................................................
        // csneg x3, x9, x3, pl                 // .........*...................................................................................................................................
        // csel x7, x8, x7, mi                  // .........*...................................................................................................................................
        // csneg x10, x10, x10, pl              // .........*...................................................................................................................................
        // add x8, x8, x10                      // ..........*..................................................................................................................................
        // asr x8, x8, #1                       // ............*................................................................................................................................
        // sub x9, x3, #1                       // ..........*..................................................................................................................................
        // tst x8, #1                           // ..............*..............................................................................................................................
        // csel x10, x7, xzr, ne                // ...............*.............................................................................................................................
        // tst x9, x8, ror #1                   // ...............*.............................................................................................................................
        // csneg x3, x9, x3, pl                 // .................*...........................................................................................................................
        // csel x7, x8, x7, mi                  // .................*...........................................................................................................................
        // csneg x10, x10, x10, pl              // .................*...........................................................................................................................
        // add x8, x8, x10                      // ..................*..........................................................................................................................
        // asr x8, x8, #1                       // ....................*........................................................................................................................
        // sub x9, x3, #1                       // ..................*..........................................................................................................................
        // tst x8, #1                           // ......................*......................................................................................................................
        // csel x10, x7, xzr, ne                // .......................*.....................................................................................................................
        // tst x9, x8, ror #1                   // .......................*.....................................................................................................................
        // csneg x3, x9, x3, pl                 // .........................*...................................................................................................................
        // csel x7, x8, x7, mi                  // .........................*...................................................................................................................
        // csneg x10, x10, x10, pl              // .........................*...................................................................................................................
        // add x8, x8, x10                      // ..........................*..................................................................................................................
        // asr x8, x8, #1                       // ............................*................................................................................................................
        // sub x9, x3, #1                       // ..........................*..................................................................................................................
        // tst x8, #1                           // ..............................*..............................................................................................................
        // csel x10, x7, xzr, ne                // ...............................*.............................................................................................................
        // tst x9, x8, ror #1                   // ...............................*.............................................................................................................
        // csneg x3, x9, x3, pl                 // .................................*...........................................................................................................
        // csel x7, x8, x7, mi                  // .................................*...........................................................................................................
        // csneg x10, x10, x10, pl              // .................................*...........................................................................................................
        // add x8, x8, x10                      // ..................................*..........................................................................................................
        // asr x8, x8, #1                       // ....................................*........................................................................................................
        // sub x9, x3, #1                       // ..................................*..........................................................................................................
        // tst x8, #1                           // ......................................*......................................................................................................
        // csel x10, x7, xzr, ne                // .......................................*.....................................................................................................
        // tst x9, x8, ror #1                   // .......................................*.....................................................................................................
        // csneg x3, x9, x3, pl                 // .........................................*...................................................................................................
        // csel x7, x8, x7, mi                  // .........................................*...................................................................................................
        // csneg x10, x10, x10, pl              // .........................................*...................................................................................................
        // add x8, x8, x10                      // ..........................................*..................................................................................................
        // asr x8, x8, #1                       // ............................................*................................................................................................
        // sub x9, x3, #1                       // ..........................................*..................................................................................................
        // tst x8, #1                           // ..............................................*..............................................................................................
        // csel x10, x7, xzr, ne                // ...............................................*.............................................................................................
        // tst x9, x8, ror #1                   // ...............................................*.............................................................................................
        // csneg x3, x9, x3, pl                 // .................................................*...........................................................................................
        // csel x7, x8, x7, mi                  // .................................................*...........................................................................................
        // csneg x10, x10, x10, pl              // .................................................*...........................................................................................
        // add x8, x8, x10                      // ..................................................*..........................................................................................
        // asr x8, x8, #1                       // ....................................................*........................................................................................
        // sub x9, x3, #1                       // ..................................................*..........................................................................................
        // tst x8, #1                           // ......................................................*......................................................................................
        // csel x10, x7, xzr, ne                // .......................................................*.....................................................................................
        // tst x9, x8, ror #1                   // .......................................................*.....................................................................................
        // csneg x3, x9, x3, pl                 // .........................................................*...................................................................................
        // csel x7, x8, x7, mi                  // .........................................................*...................................................................................
        // csneg x10, x10, x10, pl              // .........................................................*...................................................................................
        // add x8, x8, x10                      // ..........................................................*..................................................................................
        // asr x8, x8, #1                       // ............................................................*................................................................................
        // sub x9, x3, #1                       // ..........................................................*..................................................................................
        // tst x8, #1                           // ..............................................................*..............................................................................
        // csel x10, x7, xzr, ne                // ...............................................................*.............................................................................
        // tst x9, x8, ror #1                   // ...............................................................*.............................................................................
        // csneg x3, x9, x3, pl                 // .................................................................*...........................................................................
        // csel x7, x8, x7, mi                  // .................................................................*...........................................................................
        // csneg x10, x10, x10, pl              // .................................................................*...........................................................................
        // add x8, x8, x10                      // ..................................................................*..........................................................................
        // asr x8, x8, #1                       // ....................................................................*........................................................................
        // sub x9, x3, #1                       // ..................................................................*..........................................................................
        // tst x8, #1                           // ......................................................................*......................................................................
        // csel x10, x7, xzr, ne                // .......................................................................*.....................................................................
        // tst x9, x8, ror #1                   // .......................................................................*.....................................................................
        // csneg x3, x9, x3, pl                 // .........................................................................*...................................................................
        // csel x7, x8, x7, mi                  // .........................................................................*...................................................................
        // csneg x10, x10, x10, pl              // .........................................................................*...................................................................
        // add x8, x8, x10                      // ..........................................................................*..................................................................
        // asr x8, x8, #1                       // ............................................................................*................................................................
        // sub x9, x3, #1                       // ..........................................................................*..................................................................
        // tst x8, #1                           // ..............................................................................*..............................................................
        // csel x10, x7, xzr, ne                // ...............................................................................*.............................................................
        // tst x9, x8, ror #1                   // ...............................................................................*.............................................................
        // csneg x3, x9, x3, pl                 // .................................................................................*...........................................................
        // csel x7, x8, x7, mi                  // .................................................................................*...........................................................
        // csneg x10, x10, x10, pl              // .................................................................................*...........................................................
        // add x8, x8, x10                      // ..................................................................................*..........................................................
        // asr x8, x8, #1                       // ....................................................................................*........................................................
        // sub x9, x3, #1                       // ..................................................................................*..........................................................
        // tst x8, #1                           // ......................................................................................*......................................................
        // csel x10, x7, xzr, ne                // .......................................................................................*.....................................................
        // tst x9, x8, ror #1                   // .......................................................................................*.....................................................
        // csneg x3, x9, x3, pl                 // .........................................................................................*...................................................
        // csel x7, x8, x7, mi                  // .........................................................................................*...................................................
        // csneg x10, x10, x10, pl              // .........................................................................................*...................................................
        // add x8, x8, x10                      // ..........................................................................................*..................................................
        // asr x8, x8, #1                       // ............................................................................................*................................................
        // sub x9, x3, #1                       // ..........................................................................................*..................................................
        // tst x8, #1                           // ..............................................................................................*..............................................
        // csel x10, x7, xzr, ne                // ...............................................................................................*.............................................
        // tst x9, x8, ror #1                   // ...............................................................................................*.............................................
        // csneg x3, x9, x3, pl                 // .................................................................................................*...........................................
        // csel x7, x8, x7, mi                  // .................................................................................................*...........................................
        // csneg x10, x10, x10, pl              // .................................................................................................*...........................................
        // add x8, x8, x10                      // ..................................................................................................*..........................................
        // asr x8, x8, #1                       // ....................................................................................................*........................................
        // sub x9, x3, #1                       // ..................................................................................................*..........................................
        // tst x8, #1                           // ......................................................................................................*......................................
        // csel x10, x7, xzr, ne                // .......................................................................................................*.....................................
        // tst x9, x8, ror #1                   // .......................................................................................................*.....................................
        // csneg x3, x9, x3, pl                 // .........................................................................................................*...................................
        // csel x7, x8, x7, mi                  // .........................................................................................................*...................................
        // csneg x10, x10, x10, pl              // .........................................................................................................*...................................
        // add x8, x8, x10                      // ..........................................................................................................*..................................
        // asr x8, x8, #1                       // ............................................................................................................*................................
        // sub x9, x3, #1                       // ..........................................................................................................*..................................
        // tst x8, #1                           // ..............................................................................................................*..............................
        // csel x10, x7, xzr, ne                // ...............................................................................................................*.............................
        // tst x9, x8, ror #1                   // ...............................................................................................................*.............................
        // csneg x3, x9, x3, pl                 // .................................................................................................................*...........................
        // csel x7, x8, x7, mi                  // .................................................................................................................*...........................
        // csneg x10, x10, x10, pl              // .................................................................................................................*...........................
        // add x8, x8, x10                      // ..................................................................................................................*..........................
        // asr x8, x8, #1                       // ....................................................................................................................*........................
        // sub x9, x3, #1                       // ..................................................................................................................*..........................
        // tst x8, #1                           // ......................................................................................................................*......................
        // csel x10, x7, xzr, ne                // .......................................................................................................................*.....................
        // tst x9, x8, ror #1                   // .......................................................................................................................*.....................
        // csneg x3, x9, x3, pl                 // .........................................................................................................................*...................
        // csel x7, x8, x7, mi                  // .........................................................................................................................*...................
        // csneg x10, x10, x10, pl              // .........................................................................................................................*...................
        // add x8, x8, x10                      // ..........................................................................................................................*..................
        // asr x8, x8, #1                       // ............................................................................................................................*................
        // sub x9, x3, #1                       // ..........................................................................................................................*..................
        // tst x8, #1                           // ..............................................................................................................................*..............
        // csel x10, x7, xzr, ne                // ...............................................................................................................................*.............
        // tst x9, x8, ror #1                   // ...............................................................................................................................*.............
        // csneg x3, x9, x3, pl                 // .................................................................................................................................*...........
        // csel x7, x8, x7, mi                  // .................................................................................................................................*...........
        // csneg x10, x10, x10, pl              // .................................................................................................................................*...........
        // add x8, x8, x10                      // ..................................................................................................................................*..........
        // asr x8, x8, #1                       // ....................................................................................................................................*........
        // sub x9, x3, #1                       // ..................................................................................................................................*..........
        // tst x8, #1                           // ......................................................................................................................................*......
        // csel x10, x7, xzr, ne                // .......................................................................................................................................*.....
        // tst x9, x8, ror #1                   // .......................................................................................................................................*.....
        // csneg x3, x9, x3, pl                 // .........................................................................................................................................*...
        // csel x7, x8, x7, mi                  // .........................................................................................................................................*...
        // csneg x10, x10, x10, pl              // .........................................................................................................................................*...
        // add x8, x8, x10                      // ..........................................................................................................................................*..
        // asr x8, x8, #1                       // ............................................................................................................................................*

        L_end_initialization:

add x12, x7, x6
asr x12, x12, #42
add x11, x7, #1048576
lsl x11, x11, #22
asr x11, x11, #43
add x14, x8, x6
asr x14, x14, #42
add x13, x8, #1048576
lsl x13, x13, #22
asr x13, x13, #43
mul x9, x11, x1
madd x9, x12, x2, x9
asr x9, x9, #20
mul x10, x13, x1
madd x10, x14, x2, x10
asr x2, x10, #20
mov x1, x9
and x7, x1, #1048575
and x8, x2, #1048575
orr x7, x7, #0xFFFFFE0000000000
orr x8, x8, #0xC000000000000000
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
add x16, x7, x6
asr x16, x16, #42
add x15, x7, #1048576
lsl x15, x15, #22
asr x15, x15, #43
add x18, x8, x6
asr x18, x18, #42
add x17, x8, #1048576
lsl x17, x17, #22
asr x17, x17, #43
mul x9, x15, x1
madd x9, x16, x2, x9
asr x9, x9, #20
mul x10, x17, x1
madd x10, x18, x2, x10
asr x2, x10, #20
mov x1, x9
mul x9, x15, x11
madd x10,  x16, x13, x9
mul x9, x17, x11
madd x13, x18, x13, x9
mov x11, x10
mul x9, x15, x12
madd x10,  x16, x14, x9
mul x9, x17, x12
madd x14, x18, x14, x9
mov x12, x10
and x7, x1, #1048575
and x8, x2, #1048575
orr x7, x7, #0xFFFFFE0000000000
orr x8, x8, #0xC000000000000000
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
add x16, x7, x6
asr x16, x16, #42
add x15, x7, #1048576
lsl x15, x15, #22
asr x15, x15, #43
add x18, x8, x6
asr x18, x18, #42
add x17, x8, #1048576
lsl x17, x17, #22
asr x17, x17, #43
mul x9, x15, x11
madd x10,  x16, x13, x9
mul x9, x17, x11
madd x13, x18, x13, x9
mov x11, x10
mul x9, x15, x12
madd x10,  x16, x14, x9
mul x9, x17, x12
madd x14, x18, x14, x9
mov x12, x10
mov x19, #9
        Lbig_loop:
                                                 // Instructions:    354
                                                 // Expected cycles: 248
                                                 // Expected IPC:    1.43
                                                 //
                                                 // Cycle bound:     248.0
                                                 // IPC bound:       1.43
                                                 //
                                                 // Wall time:     21.54s
                                                 // User time:     21.54s
                                                 //
                                                 // ------------------------------------------------------------------------------------------------------------------ cycle (expected) ------------------------------------------------------------------------------------------------------------------->
                                                 // 0                        25                       50                       75                       100                      125                      150                      175                      200                      225
                                                 // |------------------------|------------------------|------------------------|------------------------|------------------------|------------------------|------------------------|------------------------|------------------------|----------------------
        ins v13.s[0], w11                        // *.......................................................................................................................................................................................................................................................
        asr x1, x11, #30                         // *.......................................................................................................................................................................................................................................................
        asr x11, x13, #30                        // *.......................................................................................................................................................................................................................................................
        asr x24, x12, #30                        // *.......................................................................................................................................................................................................................................................
        asr x20, x14, #30                        // .*......................................................................................................................................................................................................................................................
        ins v14.s[0], w1                         // ..*.....................................................................................................................................................................................................................................................
        mov x2, #19                              // ..*.....................................................................................................................................................................................................................................................
        sub x30, x3, #1                          // ..*.....................................................................................................................................................................................................................................................
        dup v30.2D, x2                           // ...*....................................................................................................................................................................................................................................................
        ins v13.s[1], w13                        // ......*.................................................................................................................................................................................................................................................
        ins v14.s[1], w11                        // ........*...............................................................................................................................................................................................................................................
        ins v13.s[2], w12                        // ............*...........................................................................................................................................................................................................................................
        ins v14.s[2], w24                        // ..............*.........................................................................................................................................................................................................................................
        ins v13.s[3], w14                        // ..................*.....................................................................................................................................................................................................................................
        ins v14.s[3], w20                        // ....................*...................................................................................................................................................................................................................................
        and v13.16B, v13.16B, v2.16B             // ........................*...............................................................................................................................................................................................................................
        smull v25.2D, v13.2S, v3.S[0]            // ...........................*............................................................................................................................................................................................................................
        smlal2 v25.2D, v13.4S, v3.S[2]           // ............................*...........................................................................................................................................................................................................................
        smull v26.2D, v13.2S, v8.S[0]            // .............................*..........................................................................................................................................................................................................................
        smlal2 v26.2D, v13.4S, v8.S[2]           // ..............................*.........................................................................................................................................................................................................................
        sshr v20.2D, v25.2D, #30                 // ................................*.......................................................................................................................................................................................................................
        smlal v20.2D, v14.2S, v3.S[0]            // ...................................*....................................................................................................................................................................................................................
        smlal2 v20.2D, v14.4S, v3.S[2]           // ....................................*...................................................................................................................................................................................................................
        smlal v20.2D, v13.2S, v3.S[1]            // .....................................*..................................................................................................................................................................................................................
        smlal2 v20.2D, v13.4S, v3.S[3]           // ......................................*.................................................................................................................................................................................................................
        mul v18.4S, v26.4S, v15.4S               // .......................................*................................................................................................................................................................................................................
        sshr v20.2D, v20.2D, #30                 // ..........................................*.............................................................................................................................................................................................................
        and v27.16B, v18.16B, v1.16B             // ............................................*...........................................................................................................................................................................................................
        smlal v20.2D, v14.2S, v3.S[1]            // .............................................*..........................................................................................................................................................................................................
        smlal2 v20.2D, v14.4S, v3.S[3]           // ..............................................*.........................................................................................................................................................................................................
        uzp1 v3.4S, v27.4S, v27.4S               // ...............................................*........................................................................................................................................................................................................
        smlal v20.2D, v13.2S, v4.S[0]            // ...............................................*........................................................................................................................................................................................................
        smlal2 v20.2D, v13.4S, v4.S[2]           // ................................................*.......................................................................................................................................................................................................
        smlsl v26.2D, v3.2S, v30.S[0]            // ..................................................*.....................................................................................................................................................................................................
        ushll v21.2D, v3.2S, #15                 // ..................................................*.....................................................................................................................................................................................................
        sshr v28.2D, v20.2D, #30                 // ....................................................*...................................................................................................................................................................................................
        and v3.16B, v20.16B, v1.16B              // ....................................................*...................................................................................................................................................................................................
        sshr v20.2D, v26.2D, #30                 // ......................................................*.................................................................................................................................................................................................
        smlal v28.2D, v14.2S, v4.S[0]            // .......................................................*................................................................................................................................................................................................
        smlal2 v28.2D, v14.4S, v4.S[2]           // ........................................................*...............................................................................................................................................................................................
        smlal v28.2D, v13.2S, v4.S[1]            // .........................................................*..............................................................................................................................................................................................
        smlal2 v28.2D, v13.4S, v4.S[3]           // ..........................................................*.............................................................................................................................................................................................
        smlal v20.2D, v14.2S, v8.S[0]            // ...........................................................*............................................................................................................................................................................................
        smlal2 v20.2D, v14.4S, v8.S[2]           // ............................................................*...........................................................................................................................................................................................
        smlal v20.2D, v13.2S, v8.S[1]            // .............................................................*..........................................................................................................................................................................................
        and v26.16B, v28.16B, v1.16B             // ..............................................................*.........................................................................................................................................................................................
        sshr v22.2D, v28.2D, #30                 // ..............................................................*.........................................................................................................................................................................................
        smlal2 v20.2D, v13.4S, v8.S[3]           // ...............................................................*........................................................................................................................................................................................
        sli v3.2D, v26.2D, #32                   // .................................................................*......................................................................................................................................................................................
        smlal v22.2D, v14.2S, v4.S[1]            // .................................................................*......................................................................................................................................................................................
        smlal2 v22.2D, v14.4S, v4.S[3]           // ..................................................................*.....................................................................................................................................................................................
        umov w21, v3.s[3]                        // ...................................................................*....................................................................................................................................................................................
        mul v31.4S, v20.4S, v15.4S               // ...................................................................*....................................................................................................................................................................................
        umov w11, v3.s[2]                        // ....................................................................*...................................................................................................................................................................................
        smlal v22.2D, v13.2S, v5.S[0]            // .....................................................................*..................................................................................................................................................................................
        umov w14, v3.s[0]                        // .....................................................................*..................................................................................................................................................................................
        add x1, x11, x21, lsl #30                // ......................................................................*.................................................................................................................................................................................
        smlal2 v22.2D, v13.4S, v5.S[2]           // ......................................................................*.................................................................................................................................................................................
        umov w11, v3.s[1]                        // ......................................................................*.................................................................................................................................................................................
        and v27.16B, v31.16B, v1.16B             // ........................................................................*...............................................................................................................................................................................
        add x29, x14, x11, lsl #30               // ........................................................................*...............................................................................................................................................................................
        and x22, x1, #1048575                    // ........................................................................*...............................................................................................................................................................................
        orr x24, x22, #0xC000000000000000        // .........................................................................*..............................................................................................................................................................................
        sshr v26.2D, v22.2D, #30                 // ..........................................................................*.............................................................................................................................................................................
        and v4.16B, v22.16B, v1.16B              // ..........................................................................*.............................................................................................................................................................................
        and x12, x29, #1048575                   // ..........................................................................*.............................................................................................................................................................................
        tst x24, #1                              // ..........................................................................*.............................................................................................................................................................................
        uzp1 v23.4S, v27.4S, v27.4S              // ...........................................................................*............................................................................................................................................................................
        orr x2, x12, #0xFFFFFE0000000000         // ...........................................................................*............................................................................................................................................................................
        csel x20, x2, xzr, ne                    // ............................................................................*...........................................................................................................................................................................
        tst x30, x24, ror #1                     // ............................................................................*...........................................................................................................................................................................
        smlal v26.2D, v14.2S, v5.S[0]            // .............................................................................*..........................................................................................................................................................................
        csneg x30, x30, x3, pl                   // ..............................................................................*.........................................................................................................................................................................
        smlsl v20.2D, v23.2S, v30.S[0]           // ..............................................................................*.........................................................................................................................................................................
        ushll v17.2D, v23.2S, #15                // ..............................................................................*.........................................................................................................................................................................
        csneg x16, x20, x20, pl                  // ..............................................................................*.........................................................................................................................................................................
        csel x21, x24, x2, mi                    // ...............................................................................*........................................................................................................................................................................
        add x16, x24, x16                        // ...............................................................................*........................................................................................................................................................................
        sub x5, x30, #1                          // ...............................................................................*........................................................................................................................................................................
        smlal2 v26.2D, v14.4S, v5.S[2]           // ...............................................................................*........................................................................................................................................................................
        smlal v26.2D, v13.2S, v5.S[1]            // ................................................................................*.......................................................................................................................................................................
        asr x28, x16, #1                         // .................................................................................*......................................................................................................................................................................
        smlal2 v26.2D, v13.4S, v5.S[3]           // .................................................................................*......................................................................................................................................................................
        sshr v16.2D, v20.2D, #30                 // ..................................................................................*.....................................................................................................................................................................
        tst x28, #1                              // ...................................................................................*....................................................................................................................................................................
        csel x2, x21, xzr, ne                    // ....................................................................................*...................................................................................................................................................................
        tst x5, x28, ror #1                      // ....................................................................................*...................................................................................................................................................................
        smlal v16.2D, v14.2S, v8.S[1]            // .....................................................................................*..................................................................................................................................................................
        sshr v28.2D, v26.2D, #30                 // .....................................................................................*..................................................................................................................................................................
        smlal2 v16.2D, v14.4S, v8.S[3]           // ......................................................................................*.................................................................................................................................................................
        csneg x16, x5, x30, pl                   // ......................................................................................*.................................................................................................................................................................
        csel x8, x28, x21, mi                    // ......................................................................................*.................................................................................................................................................................
        csneg x24, x2, x2, pl                    // ......................................................................................*.................................................................................................................................................................
        add x13, x28, x24                        // .......................................................................................*................................................................................................................................................................
        smlal v16.2D, v13.2S, v9.S[0]            // .......................................................................................*................................................................................................................................................................
        sub x7, x16, #1                          // .......................................................................................*................................................................................................................................................................
        smlal v28.2D, v14.2S, v5.S[1]            // ........................................................................................*...............................................................................................................................................................
        smlal2 v28.2D, v14.4S, v5.S[3]           // .........................................................................................*..............................................................................................................................................................
        asr x2, x13, #1                          // .........................................................................................*..............................................................................................................................................................
        smlal2 v16.2D, v13.4S, v9.S[2]           // ..........................................................................................*.............................................................................................................................................................
        and v23.16B, v26.16B, v1.16B             // ...........................................................................................*............................................................................................................................................................
        tst x2, #1                               // ...........................................................................................*............................................................................................................................................................
        smlal v28.2D, v13.2S, v6.S[0]            // ............................................................................................*...........................................................................................................................................................
        csel x18, x8, xzr, ne                    // ............................................................................................*...........................................................................................................................................................
        tst x7, x2, ror #1                       // ............................................................................................*...........................................................................................................................................................
        smlal2 v28.2D, v13.4S, v6.S[2]           // .............................................................................................*..........................................................................................................................................................
        csneg x26, x7, x16, pl                   // ..............................................................................................*.........................................................................................................................................................
        csel x28, x2, x8, mi                     // ..............................................................................................*.........................................................................................................................................................
        csneg x20, x18, x18, pl                  // ..............................................................................................*.........................................................................................................................................................
        sshr v19.2D, v16.2D, #30                 // ..............................................................................................*.........................................................................................................................................................
        sli v4.2D, v23.2D, #32                   // ...............................................................................................*........................................................................................................................................................
        add x4, x2, x20                          // ...............................................................................................*........................................................................................................................................................
        and v8.16B, v16.16B, v1.16B              // ...............................................................................................*........................................................................................................................................................
        sub x8, x26, #1                          // ...............................................................................................*........................................................................................................................................................
        smlal v19.2D, v14.2S, v9.S[0]            // .................................................................................................*......................................................................................................................................................
        asr x17, x4, #1                          // .................................................................................................*......................................................................................................................................................
        sshr v27.2D, v28.2D, #30                 // .................................................................................................*......................................................................................................................................................
        and v5.16B, v28.16B, v1.16B              // ..................................................................................................*.....................................................................................................................................................
        smlal2 v19.2D, v14.4S, v9.S[2]           // ..................................................................................................*.....................................................................................................................................................
        smlal v19.2D, v13.2S, v9.S[1]            // ...................................................................................................*....................................................................................................................................................
        tst x17, #1                              // ...................................................................................................*....................................................................................................................................................
        csel x30, x28, xzr, ne                   // ....................................................................................................*...................................................................................................................................................
        tst x8, x17, ror #1                      // ....................................................................................................*...................................................................................................................................................
        smlal2 v19.2D, v13.4S, v9.S[3]           // ....................................................................................................*...................................................................................................................................................
        smlal v27.2D, v14.2S, v6.S[0]            // .....................................................................................................*..................................................................................................................................................
        csneg x12, x8, x26, pl                   // ......................................................................................................*.................................................................................................................................................
        csel x3, x17, x28, mi                    // ......................................................................................................*.................................................................................................................................................
        csneg x14, x30, x30, pl                  // ......................................................................................................*.................................................................................................................................................
        smlal2 v27.2D, v14.4S, v6.S[2]           // ......................................................................................................*.................................................................................................................................................
        add x21, x17, x14                        // .......................................................................................................*................................................................................................................................................
        smlal v27.2D, v13.2S, v6.S[1]            // .......................................................................................................*................................................................................................................................................
        sub x20, x12, #1                         // .......................................................................................................*................................................................................................................................................
        smlal2 v27.2D, v13.4S, v6.S[3]           // ........................................................................................................*...............................................................................................................................................
        sshr v26.2D, v19.2D, #30                 // ........................................................................................................*...............................................................................................................................................
        and v23.16B, v19.16B, v1.16B             // .........................................................................................................*..............................................................................................................................................
        asr x27, x21, #1                         // .........................................................................................................*..............................................................................................................................................
        smlal v26.2D, v14.2S, v9.S[1]            // ...........................................................................................................*............................................................................................................................................
        tst x27, #1                              // ...........................................................................................................*............................................................................................................................................
        smlal2 v26.2D, v14.4S, v9.S[3]           // ............................................................................................................*...........................................................................................................................................
        csel x25, x3, xzr, ne                    // ............................................................................................................*...........................................................................................................................................
        tst x20, x27, ror #1                     // ............................................................................................................*...........................................................................................................................................
        sshr v22.2D, v27.2D, #30                 // ............................................................................................................*...........................................................................................................................................
        sli v8.2D, v23.2D, #32                   // .............................................................................................................*..........................................................................................................................................
        smlal v26.2D, v13.2S, v10.S[0]           // .............................................................................................................*..........................................................................................................................................
        csneg x30, x20, x12, pl                  // ..............................................................................................................*.........................................................................................................................................
        csel x21, x27, x3, mi                    // ..............................................................................................................*.........................................................................................................................................
        csneg x28, x25, x25, pl                  // ..............................................................................................................*.........................................................................................................................................
        smlal2 v26.2D, v13.4S, v10.S[2]          // ..............................................................................................................*.........................................................................................................................................
        and v27.16B, v27.16B, v1.16B             // ...............................................................................................................*........................................................................................................................................
        add x2, x27, x28                         // ...............................................................................................................*........................................................................................................................................
        smlal v22.2D, v14.2S, v6.S[1]            // ...............................................................................................................*........................................................................................................................................
        sub x11, x30, #1                         // ...............................................................................................................*........................................................................................................................................
        smlal2 v22.2D, v14.4S, v6.S[3]           // ................................................................................................................*.......................................................................................................................................
        asr x26, x2, #1                          // .................................................................................................................*......................................................................................................................................
        smlal v22.2D, v13.2S, v7.S[0]            // .................................................................................................................*......................................................................................................................................
        smlal2 v22.2D, v13.4S, v7.S[2]           // ..................................................................................................................*.....................................................................................................................................
        sshr v28.2D, v26.2D, #30                 // ..................................................................................................................*.....................................................................................................................................
        and v9.16B, v26.16B, v1.16B              // ...................................................................................................................*....................................................................................................................................
        tst x26, #1                              // ...................................................................................................................*....................................................................................................................................
        sli v5.2D, v27.2D, #32                   // ....................................................................................................................*...................................................................................................................................
        csel x4, x21, xzr, ne                    // ....................................................................................................................*...................................................................................................................................
        tst x11, x26, ror #1                     // ....................................................................................................................*...................................................................................................................................
        smlal v28.2D, v14.2S, v10.S[0]           // .....................................................................................................................*..................................................................................................................................
        csneg x5, x11, x30, pl                   // ......................................................................................................................*.................................................................................................................................
        csneg x17, x4, x4, pl                    // ......................................................................................................................*.................................................................................................................................
        sshr v25.2D, v22.2D, #30                 // ......................................................................................................................*.................................................................................................................................
        smlal2 v28.2D, v14.4S, v10.S[2]          // ......................................................................................................................*.................................................................................................................................
        csel x16, x26, x21, mi                   // .......................................................................................................................*................................................................................................................................
        add x30, x26, x17                        // .......................................................................................................................*................................................................................................................................
        smlal v28.2D, v13.2S, v10.S[1]           // .......................................................................................................................*................................................................................................................................
        sub x2, x5, #1                           // .......................................................................................................................*................................................................................................................................
        and v6.16B, v22.16B, v1.16B              // ........................................................................................................................*...............................................................................................................................
        smlal2 v28.2D, v13.4S, v10.S[3]          // ........................................................................................................................*...............................................................................................................................
        smlal v25.2D, v14.2S, v7.S[0]            // .........................................................................................................................*..............................................................................................................................
        asr x24, x30, #1                         // .........................................................................................................................*..............................................................................................................................
        smlal2 v25.2D, v14.4S, v7.S[2]           // ..........................................................................................................................*.............................................................................................................................
        tst x24, #1                              // ...........................................................................................................................*............................................................................................................................
        sshr v19.2D, v28.2D, #30                 // ............................................................................................................................*...........................................................................................................................
        and v22.16B, v28.16B, v1.16B             // ............................................................................................................................*...........................................................................................................................
        csel x30, x16, xzr, ne                   // ............................................................................................................................*...........................................................................................................................
        tst x2, x24, ror #1                      // ............................................................................................................................*...........................................................................................................................
        csneg x23, x2, x5, pl                    // ..............................................................................................................................*.........................................................................................................................
        csel x13, x24, x16, mi                   // ..............................................................................................................................*.........................................................................................................................
        csneg x7, x30, x30, pl                   // ..............................................................................................................................*.........................................................................................................................
        and v18.16B, v25.16B, v1.16B             // ..............................................................................................................................*.........................................................................................................................
        add x15, x24, x7                         // ...............................................................................................................................*........................................................................................................................
        sshr v7.2D, v25.2D, #30                  // ...............................................................................................................................*........................................................................................................................
        smlal v19.2D, v14.2S, v10.S[1]           // ...............................................................................................................................*........................................................................................................................
        sub x20, x23, #1                         // ...............................................................................................................................*........................................................................................................................
        smlal2 v19.2D, v14.4S, v10.S[3]          // ................................................................................................................................*.......................................................................................................................
        sli v9.2D, v22.2D, #32                   // ................................................................................................................................*.......................................................................................................................
        sli v6.2D, v18.2D, #32                   // .................................................................................................................................*......................................................................................................................
        asr x21, x15, #1                         // .................................................................................................................................*......................................................................................................................
        smlal v19.2D, v13.2S, v11.S[0]           // .................................................................................................................................*......................................................................................................................
        smlal2 v19.2D, v13.4S, v11.S[2]          // ..................................................................................................................................*.....................................................................................................................
        tst x21, #1                              // ...................................................................................................................................*....................................................................................................................
        csel x8, x13, xzr, ne                    // ....................................................................................................................................*...................................................................................................................
        tst x20, x21, ror #1                     // ....................................................................................................................................*...................................................................................................................
        csneg x22, x20, x23, pl                  // ......................................................................................................................................*.................................................................................................................
        csel x16, x21, x13, mi                   // ......................................................................................................................................*.................................................................................................................
        csneg x25, x8, x8, pl                    // ......................................................................................................................................*.................................................................................................................
        sshr v26.2D, v19.2D, #30                 // ......................................................................................................................................*.................................................................................................................
        add x10, x21, x25                        // .......................................................................................................................................*................................................................................................................
        and v10.16B, v19.16B, v1.16B             // .......................................................................................................................................*................................................................................................................
        sub x13, x22, #1                         // .......................................................................................................................................*................................................................................................................
        smlal v26.2D, v14.2S, v11.S[0]           // .........................................................................................................................................*..............................................................................................................
        asr x2, x10, #1                          // .........................................................................................................................................*..............................................................................................................
        smlal2 v26.2D, v14.4S, v11.S[2]          // ..........................................................................................................................................*.............................................................................................................
        smlal v26.2D, v13.2S, v11.S[1]           // ...........................................................................................................................................*............................................................................................................
        tst x2, #1                               // ...........................................................................................................................................*............................................................................................................
        smlal2 v26.2D, v13.4S, v11.S[3]          // ............................................................................................................................................*...........................................................................................................
        csel x20, x16, xzr, ne                   // ............................................................................................................................................*...........................................................................................................
        tst x13, x2, ror #1                      // ............................................................................................................................................*...........................................................................................................
        csneg x26, x13, x22, pl                  // ..............................................................................................................................................*.........................................................................................................
        csel x12, x2, x16, mi                    // ..............................................................................................................................................*.........................................................................................................
        csneg x8, x20, x20, pl                   // ..............................................................................................................................................*.........................................................................................................
        add x21, x2, x8                          // ...............................................................................................................................................*........................................................................................................
        sub x15, x26, #1                         // ...............................................................................................................................................*........................................................................................................
        and v18.16B, v26.16B, v1.16B             // ................................................................................................................................................*.......................................................................................................
        sshr v22.2D, v26.2D, #30                 // ................................................................................................................................................*.......................................................................................................
        asr x24, x21, #1                         // .................................................................................................................................................*......................................................................................................
        sli v10.2D, v18.2D, #32                  // ...................................................................................................................................................*....................................................................................................
        smlal v22.2D, v14.2S, v11.S[1]           // ...................................................................................................................................................*....................................................................................................
        tst x24, #1                              // ...................................................................................................................................................*....................................................................................................
        smlal2 v22.2D, v14.4S, v11.S[3]          // ....................................................................................................................................................*...................................................................................................
        csel x9, x12, xzr, ne                    // ....................................................................................................................................................*...................................................................................................
        tst x15, x24, ror #1                     // ....................................................................................................................................................*...................................................................................................
        smlal v22.2D, v13.2S, v12.S[0]           // .....................................................................................................................................................*..................................................................................................
        csneg x16, x15, x26, pl                  // ......................................................................................................................................................*.................................................................................................
        csel x8, x24, x12, mi                    // ......................................................................................................................................................*.................................................................................................
        csneg x21, x9, x9, pl                    // ......................................................................................................................................................*.................................................................................................
        smlal2 v22.2D, v13.4S, v12.S[2]          // ......................................................................................................................................................*.................................................................................................
        add x20, x24, x21                        // .......................................................................................................................................................*................................................................................................
        sub x24, x16, #1                         // .......................................................................................................................................................*................................................................................................
        asr x27, x20, #1                         // .........................................................................................................................................................*..............................................................................................
        add v16.2D, v22.2D, v21.2D               // ..........................................................................................................................................................*.............................................................................................
        tst x27, #1                              // ...........................................................................................................................................................*............................................................................................
        csel x12, x8, xzr, ne                    // ............................................................................................................................................................*...........................................................................................
        tst x24, x27, ror #1                     // ............................................................................................................................................................*...........................................................................................
        sshr v22.2D, v16.2D, #30                 // .............................................................................................................................................................*..........................................................................................
        and v11.16B, v16.16B, v1.16B             // .............................................................................................................................................................*..........................................................................................
        csneg x16, x24, x16, pl                  // ..............................................................................................................................................................*.........................................................................................
        csel x9, x27, x8, mi                     // ..............................................................................................................................................................*.........................................................................................
        csneg x15, x12, x12, pl                  // ..............................................................................................................................................................*.........................................................................................
        add x14, x27, x15                        // ...............................................................................................................................................................*........................................................................................
        sub x15, x16, #1                         // ...............................................................................................................................................................*........................................................................................
        smlal v22.2D, v14.2S, v12.S[0]           // ................................................................................................................................................................*.......................................................................................
        smlal2 v22.2D, v14.4S, v12.S[2]          // .................................................................................................................................................................*......................................................................................
        asr x30, x14, #1                         // .................................................................................................................................................................*......................................................................................
        tst x30, #1                              // ...................................................................................................................................................................*....................................................................................
        csel x13, x9, xzr, ne                    // ....................................................................................................................................................................*...................................................................................
        tst x15, x30, ror #1                     // ....................................................................................................................................................................*...................................................................................
        add v25.2D, v22.2D, v17.2D               // .....................................................................................................................................................................*..................................................................................
        csneg x4, x15, x16, pl                   // ......................................................................................................................................................................*.................................................................................
        csel x5, x30, x9, mi                     // ......................................................................................................................................................................*.................................................................................
        csneg x20, x13, x13, pl                  // ......................................................................................................................................................................*.................................................................................
        add x7, x30, x20                         // .......................................................................................................................................................................*................................................................................
        sub x23, x4, #1                          // .......................................................................................................................................................................*................................................................................
        and v24.16B, v25.16B, v1.16B             // ........................................................................................................................................................................*...............................................................................
        sshr v23.2D, v25.2D, #30                 // ........................................................................................................................................................................*...............................................................................
        asr x18, x7, #1                          // .........................................................................................................................................................................*..............................................................................
        sshr v0.2D, v23.2D, #15                  // ...........................................................................................................................................................................*............................................................................
        tst x18, #1                              // ...........................................................................................................................................................................*............................................................................
        sli v11.2D, v24.2D, #32                  // ............................................................................................................................................................................*...........................................................................
        csel x24, x5, xzr, ne                    // ............................................................................................................................................................................*...........................................................................
        tst x23, x18, ror #1                     // ............................................................................................................................................................................*...........................................................................
        mla v8.4S, v0.4S, v30.4S                 // ..............................................................................................................................................................................*.........................................................................
        csneg x13, x23, x4, pl                   // ..............................................................................................................................................................................*.........................................................................
        csel x5, x18, x5, mi                     // ..............................................................................................................................................................................*.........................................................................
        csneg x8, x24, x24, pl                   // ..............................................................................................................................................................................*.........................................................................
        add x16, x18, x8                         // ...............................................................................................................................................................................*........................................................................
        shl v21.2D, v0.2D, #15                   // ...............................................................................................................................................................................*........................................................................
        sub x20, x13, #1                         // ...............................................................................................................................................................................*........................................................................
        asr x17, x16, #1                         // .................................................................................................................................................................................*......................................................................
        sub v12.2D, v23.2D, v21.2D               // ..................................................................................................................................................................................*.....................................................................
        tst x17, #1                              // ...................................................................................................................................................................................*....................................................................
        csel x8, x5, xzr, ne                     // ....................................................................................................................................................................................*...................................................................
        tst x20, x17, ror #1                     // ....................................................................................................................................................................................*...................................................................
        csneg x3, x20, x13, pl                   // ......................................................................................................................................................................................*.................................................................
        csel x15, x17, x5, mi                    // ......................................................................................................................................................................................*.................................................................
        csneg x18, x8, x8, pl                    // ......................................................................................................................................................................................*.................................................................
        add x27, x17, x18                        // .......................................................................................................................................................................................*................................................................
        sub x5, x3, #1                           // .......................................................................................................................................................................................*................................................................
        asr x28, x27, #1                         // .........................................................................................................................................................................................*..............................................................
        tst x28, #1                              // ...........................................................................................................................................................................................*............................................................
        csel x23, x15, xzr, ne                   // ............................................................................................................................................................................................*...........................................................
        tst x5, x28, ror #1                      // ............................................................................................................................................................................................*...........................................................
        csneg x2, x5, x3, pl                     // ..............................................................................................................................................................................................*.........................................................
        csel x11, x28, x15, mi                   // ..............................................................................................................................................................................................*.........................................................
        csneg x24, x23, x23, pl                  // ..............................................................................................................................................................................................*.........................................................
        add x18, x28, x24                        // ...............................................................................................................................................................................................*........................................................
        sub x7, x2, #1                           // ...............................................................................................................................................................................................*........................................................
        asr x20, x18, #1                         // .................................................................................................................................................................................................*......................................................
        tst x20, #1                              // ...................................................................................................................................................................................................*....................................................
        csel x8, x11, xzr, ne                    // ....................................................................................................................................................................................................*...................................................
        tst x7, x20, ror #1                      // ....................................................................................................................................................................................................*...................................................
        csneg x24, x7, x2, pl                    // ......................................................................................................................................................................................................*.................................................
        csel x17, x20, x11, mi                   // ......................................................................................................................................................................................................*.................................................
        csneg x2, x8, x8, pl                     // ......................................................................................................................................................................................................*.................................................
        add x20, x20, x2                         // .......................................................................................................................................................................................................*................................................
        sub x27, x24, #1                         // .......................................................................................................................................................................................................*................................................
        asr x18, x20, #1                         // .........................................................................................................................................................................................................*..............................................
        tst x18, #1                              // ...........................................................................................................................................................................................................*............................................
        csel x20, x17, xzr, ne                   // ............................................................................................................................................................................................................*...........................................
        tst x27, x18, ror #1                     // ............................................................................................................................................................................................................*...........................................
        csneg x7, x27, x24, pl                   // ..............................................................................................................................................................................................................*.........................................
        csel x30, x18, x17, mi                   // ..............................................................................................................................................................................................................*.........................................
        csneg x17, x20, x20, pl                  // ..............................................................................................................................................................................................................*.........................................
        add x16, x18, x17                        // ...............................................................................................................................................................................................................*........................................
        sub x24, x7, #1                          // ...............................................................................................................................................................................................................*........................................
        asr x22, x16, #1                         // .................................................................................................................................................................................................................*......................................
        tst x22, #1                              // ...................................................................................................................................................................................................................*....................................
        csel x14, x30, xzr, ne                   // ....................................................................................................................................................................................................................*...................................
        tst x24, x22, ror #1                     // ....................................................................................................................................................................................................................*...................................
        csneg x13, x24, x7, pl                   // ......................................................................................................................................................................................................................*.................................
        csel x5, x22, x30, mi                    // ......................................................................................................................................................................................................................*.................................
        csneg x25, x14, x14, pl                  // ......................................................................................................................................................................................................................*.................................
        add x28, x22, x25                        // .......................................................................................................................................................................................................................*................................
        sub x25, x13, #1                         // .......................................................................................................................................................................................................................*................................
        asr x21, x28, #1                         // .........................................................................................................................................................................................................................*..............................
        tst x21, #1                              // ...........................................................................................................................................................................................................................*............................
        csel x10, x5, xzr, ne                    // ............................................................................................................................................................................................................................*...........................
        tst x25, x21, ror #1                     // ............................................................................................................................................................................................................................*...........................
        csneg x30, x25, x13, pl                  // ..............................................................................................................................................................................................................................*.........................
        csel x23, x21, x5, mi                    // ..............................................................................................................................................................................................................................*.........................
        csneg x18, x10, x10, pl                  // ..............................................................................................................................................................................................................................*.........................
        add x17, x21, x18                        // ...............................................................................................................................................................................................................................*........................
        sub x3, x30, #1                          // ...............................................................................................................................................................................................................................*........................
        asr x16, x17, #1                         // .................................................................................................................................................................................................................................*......................
        tst x16, #1                              // ...................................................................................................................................................................................................................................*....................
        csel x13, x23, xzr, ne                   // ....................................................................................................................................................................................................................................*...................
        tst x3, x16, ror #1                      // ....................................................................................................................................................................................................................................*...................
        csneg x3, x3, x30, pl                    // ......................................................................................................................................................................................................................................*.................
        csel x11, x16, x23, mi                   // ......................................................................................................................................................................................................................................*.................
        csneg x8, x13, x13, pl                   // ......................................................................................................................................................................................................................................*.................
        add x8, x16, x8                          // .......................................................................................................................................................................................................................................*................
        add x28, x11, #1048576                   // .......................................................................................................................................................................................................................................*................
        add x5, x11, x6                          // .......................................................................................................................................................................................................................................*................
        asr x13, x8, #1                          // .........................................................................................................................................................................................................................................*..............
        lsl x23, x28, #22                        // .........................................................................................................................................................................................................................................*..............
        asr x12, x5, #42                         // .........................................................................................................................................................................................................................................*..............
        add x7, x13, #1048576                    // ...........................................................................................................................................................................................................................................*............
        add x26, x13, x6                         // ...........................................................................................................................................................................................................................................*............
        asr x11, x23, #43                        // ...........................................................................................................................................................................................................................................*............
        lsl x23, x7, #22                         // .............................................................................................................................................................................................................................................*..........
        asr x14, x26, #42                        // .............................................................................................................................................................................................................................................*..........
        mul x22, x11, x29                        // .............................................................................................................................................................................................................................................*..........
        asr x13, x23, #43                        // ...............................................................................................................................................................................................................................................*........
        madd x20, x12, x1, x22                   // ................................................................................................................................................................................................................................................*.......
        mul x26, x13, x29                        // .................................................................................................................................................................................................................................................*......
        asr x22, x20, #20                        // ...................................................................................................................................................................................................................................................*....
        madd x15, x14, x1, x26                   // ....................................................................................................................................................................................................................................................*...
        mov x1, x22                              // .....................................................................................................................................................................................................................................................*..
        asr x2, x15, #20                         // .......................................................................................................................................................................................................................................................*

                                                // ------------------------------------------------------------------------------------------------------------------ cycle (expected) ------------------------------------------------------------------------------------------------------------------->
                                                // 0                        25                       50                       75                       100                      125                      150                      175                      200                      225
                                                // |------------------------|------------------------|------------------------|------------------------|------------------------|------------------------|------------------------|------------------------|------------------------|----------------------
        // ins v13.s[0], w11                    // *.......................................................................................................................................................................................................................................................
        // ins v13.s[1], w13                    // ......*.................................................................................................................................................................................................................................................
        // ins v13.s[2], w12                    // ............*...........................................................................................................................................................................................................................................
        // ins v13.s[3], w14                    // ..................*.....................................................................................................................................................................................................................................
        // and v13.16b, v13.16b, v2.16b         // ........................*...............................................................................................................................................................................................................................
        // asr x11, x11, #30                    // *.......................................................................................................................................................................................................................................................
        // asr x12, x12, #30                    // *.......................................................................................................................................................................................................................................................
        // asr x13, x13, #30                    // *.......................................................................................................................................................................................................................................................
        // asr x14, x14, #30                    // .*......................................................................................................................................................................................................................................................
        // ins v14.s[0], w11                    // ..*.....................................................................................................................................................................................................................................................
        // ins v14.s[1], w13                    // ........*...............................................................................................................................................................................................................................................
        // ins v14.s[2], w12                    // ..............*.........................................................................................................................................................................................................................................
        // ins v14.s[3], w14                    // ....................*...................................................................................................................................................................................................................................
        // smull  v16.2d, v13.2s, v3.s[0]       // ...........................*............................................................................................................................................................................................................................
        // smlal2 v16.2d, v13.4s, v3.s[2]       // ............................*...........................................................................................................................................................................................................................
        // sshr   v16.2d, v16.2d, #30           // ................................*.......................................................................................................................................................................................................................
        // smlal  v16.2d, v14.2s, v3.s[0]       // ...................................*....................................................................................................................................................................................................................
        // smlal2 v16.2d, v14.4s, v3.s[2]       // ....................................*...................................................................................................................................................................................................................
        // smlal  v16.2d, v13.2s, v3.s[1]       // .....................................*..................................................................................................................................................................................................................
        // smlal2 v16.2d, v13.4s, v3.s[3]       // ......................................*.................................................................................................................................................................................................................
        // sshr   v16.2d, v16.2d, #30           // ..........................................*.............................................................................................................................................................................................................
        // smlal  v16.2d, v14.2s, v3.s[1]       // .............................................*..........................................................................................................................................................................................................
        // smlal2 v16.2d, v14.4s, v3.s[3]       // ..............................................*.........................................................................................................................................................................................................
        // smlal  v16.2d, v13.2s, v4.s[0]       // ...............................................*........................................................................................................................................................................................................
        // smlal2 v16.2d, v13.4s, v4.s[2]       // ................................................*.......................................................................................................................................................................................................
        // and    v3.16b, v16.16b, v1.16b       // ....................................................*...................................................................................................................................................................................................
        // sshr   v16.2d, v16.2d, #30           // ....................................................*...................................................................................................................................................................................................
        // smlal  v16.2d, v14.2s, v4.s[0]       // .......................................................*................................................................................................................................................................................................
        // smlal2 v16.2d, v14.4s, v4.s[2]       // ........................................................*...............................................................................................................................................................................................
        // smlal  v16.2d, v13.2s, v4.s[1]       // .........................................................*..............................................................................................................................................................................................
        // smlal2 v16.2d, v13.4s, v4.s[3]       // ..........................................................*.............................................................................................................................................................................................
        // and    v17.16b, v16.16b, v1.16b      // ..............................................................*.........................................................................................................................................................................................
        // sshr   v16.2d, v16.2d, #30           // ..............................................................*.........................................................................................................................................................................................
        // sli    v3.2d, v17.2d, #32            // .................................................................*......................................................................................................................................................................................
        // smlal  v16.2d, v14.2s, v4.s[1]       // .................................................................*......................................................................................................................................................................................
        // smlal2 v16.2d, v14.4s, v4.s[3]       // ..................................................................*.....................................................................................................................................................................................
        // smlal  v16.2d, v13.2s, v5.s[0]       // .....................................................................*..................................................................................................................................................................................
        // smlal2 v16.2d, v13.4s, v5.s[2]       // ......................................................................*.................................................................................................................................................................................
        // and    v4.16b, v16.16b, v1.16b       // ..........................................................................*.............................................................................................................................................................................
        // sshr   v16.2d, v16.2d, #30           // ..........................................................................*.............................................................................................................................................................................
        // smlal  v16.2d, v14.2s, v5.s[0]       // .............................................................................*..........................................................................................................................................................................
        // smlal2 v16.2d, v14.4s, v5.s[2]       // ...............................................................................*........................................................................................................................................................................
        // smlal  v16.2d, v13.2s, v5.s[1]       // ................................................................................*.......................................................................................................................................................................
        // smlal2 v16.2d, v13.4s, v5.s[3]       // .................................................................................*......................................................................................................................................................................
        // and    v17.16b, v16.16b, v1.16b      // ...........................................................................................*............................................................................................................................................................
        // sshr   v16.2d, v16.2d, #30           // .....................................................................................*..................................................................................................................................................................
        // sli    v4.2d, v17.2d, #32            // ...............................................................................................*........................................................................................................................................................
        // smlal  v16.2d, v14.2s, v5.s[1]       // ........................................................................................*...............................................................................................................................................................
        // smlal2 v16.2d, v14.4s, v5.s[3]       // .........................................................................................*..............................................................................................................................................................
        // smlal  v16.2d, v13.2s, v6.s[0]       // ............................................................................................*...........................................................................................................................................................
        // smlal2 v16.2d, v13.4s, v6.s[2]       // .............................................................................................*..........................................................................................................................................................
        // and    v5.16b, v16.16b, v1.16b       // ..................................................................................................*.....................................................................................................................................................
        // sshr   v16.2d, v16.2d, #30           // .................................................................................................*......................................................................................................................................................
        // smlal  v16.2d, v14.2s, v6.s[0]       // .....................................................................................................*..................................................................................................................................................
        // smlal2 v16.2d, v14.4s, v6.s[2]       // ......................................................................................................*.................................................................................................................................................
        // smlal  v16.2d, v13.2s, v6.s[1]       // .......................................................................................................*................................................................................................................................................
        // smlal2 v16.2d, v13.4s, v6.s[3]       // ........................................................................................................*...............................................................................................................................................
        // and    v17.16b, v16.16b, v1.16b      // ...............................................................................................................*........................................................................................................................................
        // sshr   v16.2d, v16.2d, #30           // ............................................................................................................*...........................................................................................................................................
        // sli    v5.2d, v17.2d, #32            // ....................................................................................................................*...................................................................................................................................
        // smlal  v16.2d, v14.2s, v6.s[1]       // ...............................................................................................................*........................................................................................................................................
        // smlal2 v16.2d, v14.4s, v6.s[3]       // ................................................................................................................*.......................................................................................................................................
        // smlal  v16.2d, v13.2s, v7.s[0]       // .................................................................................................................*......................................................................................................................................
        // smlal2 v16.2d, v13.4s, v7.s[2]       // ..................................................................................................................*.....................................................................................................................................
        // and    v6.16b, v16.16b, v1.16b       // ........................................................................................................................*...............................................................................................................................
        // sshr   v16.2d, v16.2d, #30           // ......................................................................................................................*.................................................................................................................................
        // smlal  v16.2d, v14.2s, v7.s[0]       // .........................................................................................................................*..............................................................................................................................
        // smlal2 v16.2d, v14.4s, v7.s[2]       // ..........................................................................................................................*.............................................................................................................................
        // and    v17.16b, v16.16b, v1.16b      // ..............................................................................................................................*.........................................................................................................................
        // sshr   v7.2d, v16.2d, #30            // ...............................................................................................................................*........................................................................................................................
        // sli    v6.2d, v17.2d, #32            // .................................................................................................................................*......................................................................................................................
        // mov x9, #19                          // ..*.....................................................................................................................................................................................................................................................
        // dup v16.2d, x9                       // ...*....................................................................................................................................................................................................................................................
        // smull  v17.2d, v13.2s, v8.s[0]       // .............................*..........................................................................................................................................................................................................................
        // smlal2 v17.2d, v13.4s, v8.s[2]       // ..............................*.........................................................................................................................................................................................................................
        // mul v19.4s, v17.4s, v15.4s           // .......................................*................................................................................................................................................................................................................
        // and v19.16b, v19.16b, v1.16b         // ............................................*...........................................................................................................................................................................................................
        // uzp1 v19.4s, v19.4s, v19.4s          // ...............................................*........................................................................................................................................................................................................
        // smlsl v17.2d, v19.2s, v16.s[0]       // ..................................................*.....................................................................................................................................................................................................
        // sshr   v17.2d, v17.2d, #30           // ......................................................*.................................................................................................................................................................................................
        // smlal  v17.2d, v14.2s, v8.s[0]       // ...........................................................*............................................................................................................................................................................................
        // smlal2 v17.2d, v14.4s, v8.s[2]       // ............................................................*...........................................................................................................................................................................................
        // smlal  v17.2d, v13.2s, v8.s[1]       // .............................................................*..........................................................................................................................................................................................
        // smlal2 v17.2d, v13.4s, v8.s[3]       // ...............................................................*........................................................................................................................................................................................
        // mul    v20.4s, v17.4s, v15.4s        // ...................................................................*....................................................................................................................................................................................
        // and    v20.16b, v20.16b, v1.16b      // ........................................................................*...............................................................................................................................................................................
        // uzp1   v20.4s, v20.4s, v20.4s        // ...........................................................................*............................................................................................................................................................................
        // smlsl  v17.2d, v20.2s, v16.s[0]      // ..............................................................................*.........................................................................................................................................................................
        // sshr   v17.2d, v17.2d, #30           // ..................................................................................*.....................................................................................................................................................................
        // smlal  v17.2d, v14.2s, v8.s[1]       // .....................................................................................*..................................................................................................................................................................
        // smlal2 v17.2d, v14.4s, v8.s[3]       // ......................................................................................*.................................................................................................................................................................
        // smlal  v17.2d, v13.2s, v9.s[0]       // .......................................................................................*................................................................................................................................................................
        // smlal2 v17.2d, v13.4s, v9.s[2]       // ..........................................................................................*.............................................................................................................................................................
        // and    v8.16b, v17.16b, v1.16b       // ...............................................................................................*........................................................................................................................................................
        // sshr   v17.2d, v17.2d, #30           // ..............................................................................................*.........................................................................................................................................................
        // smlal  v17.2d, v14.2s, v9.s[0]       // .................................................................................................*......................................................................................................................................................
        // smlal2 v17.2d, v14.4s, v9.s[2]       // ..................................................................................................*.....................................................................................................................................................
        // smlal  v17.2d, v13.2s, v9.s[1]       // ...................................................................................................*....................................................................................................................................................
        // smlal2 v17.2d, v13.4s, v9.s[3]       // ....................................................................................................*...................................................................................................................................................
        // and    v18.16b, v17.16b, v1.16b      // .........................................................................................................*..............................................................................................................................................
        // sshr   v17.2d, v17.2d, #30           // ........................................................................................................*...............................................................................................................................................
        // sli    v8.2d, v18.2d, #32            // .............................................................................................................*..........................................................................................................................................
        // smlal  v17.2d, v14.2s, v9.s[1]       // ...........................................................................................................*............................................................................................................................................
        // smlal2 v17.2d, v14.4s, v9.s[3]       // ............................................................................................................*...........................................................................................................................................
        // smlal  v17.2d, v13.2s, v10.s[0]      // .............................................................................................................*..........................................................................................................................................
        // smlal2 v17.2d, v13.4s, v10.s[2]      // ..............................................................................................................*.........................................................................................................................................
        // and    v9.16b, v17.16b, v1.16b       // ...................................................................................................................*....................................................................................................................................
        // sshr   v17.2d, v17.2d, #30           // ..................................................................................................................*.....................................................................................................................................
        // smlal  v17.2d, v14.2s, v10.s[0]      // .....................................................................................................................*..................................................................................................................................
        // smlal2 v17.2d, v14.4s, v10.s[2]      // ......................................................................................................................*.................................................................................................................................
        // smlal  v17.2d, v13.2s, v10.s[1]      // .......................................................................................................................*................................................................................................................................
        // smlal2 v17.2d, v13.4s, v10.s[3]      // ........................................................................................................................*...............................................................................................................................
        // and    v18.16b, v17.16b, v1.16b      // ............................................................................................................................*...........................................................................................................................
        // sshr   v17.2d, v17.2d, #30           // ............................................................................................................................*...........................................................................................................................
        // sli    v9.2d, v18.2d, #32            // ................................................................................................................................*.......................................................................................................................
        // smlal  v17.2d, v14.2s, v10.s[1]      // ...............................................................................................................................*........................................................................................................................
        // smlal2 v17.2d, v14.4s, v10.s[3]      // ................................................................................................................................*.......................................................................................................................
        // smlal  v17.2d, v13.2s, v11.s[0]      // .................................................................................................................................*......................................................................................................................
        // smlal2 v17.2d, v13.4s, v11.s[2]      // ..................................................................................................................................*.....................................................................................................................
        // and    v10.16b, v17.16b, v1.16b      // .......................................................................................................................................*................................................................................................................
        // sshr   v17.2d, v17.2d, #30           // ......................................................................................................................................*.................................................................................................................
        // smlal  v17.2d, v14.2s, v11.s[0]      // .........................................................................................................................................*..............................................................................................................
        // smlal2 v17.2d, v14.4s, v11.s[2]      // ..........................................................................................................................................*.............................................................................................................
        // smlal  v17.2d, v13.2s, v11.s[1]      // ...........................................................................................................................................*............................................................................................................
        // smlal2 v17.2d, v13.4s, v11.s[3]      // ............................................................................................................................................*...........................................................................................................
        // and    v18.16b, v17.16b, v1.16b      // ................................................................................................................................................*.......................................................................................................
        // sshr   v17.2d, v17.2d, #30           // ................................................................................................................................................*.......................................................................................................
        // sli    v10.2d, v18.2d, #32           // ...................................................................................................................................................*....................................................................................................
        // smlal  v17.2d, v14.2s, v11.s[1]      // ...................................................................................................................................................*....................................................................................................
        // smlal2 v17.2d, v14.4s, v11.s[3]      // ....................................................................................................................................................*...................................................................................................
        // smlal  v17.2d, v13.2s, v12.s[0]      // .....................................................................................................................................................*..................................................................................................
        // smlal2 v17.2d, v13.4s, v12.s[2]      // ......................................................................................................................................................*.................................................................................................
        // ushll  v19.2d, v19.2s, #15           // ..................................................*.....................................................................................................................................................................................................
        // add    v17.2d, v17.2d, v19.2d        // ..........................................................................................................................................................*.............................................................................................
        // and    v11.16b, v17.16b, v1.16b      // .............................................................................................................................................................*..........................................................................................
        // sshr   v17.2d, v17.2d, #30           // .............................................................................................................................................................*..........................................................................................
        // smlal  v17.2d, v14.2s, v12.s[0]      // ................................................................................................................................................................*.......................................................................................
        // smlal2 v17.2d, v14.4s, v12.s[2]      // .................................................................................................................................................................*......................................................................................
        // ushll  v20.2d, v20.2s, #15           // ..............................................................................*.........................................................................................................................................................................
        // add    v17.2d, v17.2d, v20.2d        // .....................................................................................................................................................................*..................................................................................
        // and    v18.16b, v17.16b, v1.16b      // ........................................................................................................................................................................*...............................................................................
        // sshr   v12.2d, v17.2d, #30           // ........................................................................................................................................................................*...............................................................................
        // sli    v11.2d, v18.2d, #32           // ............................................................................................................................................................................*...........................................................................
        // sshr   v18.2d, v12.2d, #15           // ...........................................................................................................................................................................*............................................................................
        // shl    v17.2d, v18.2d, #15           // ...............................................................................................................................................................................*........................................................................
        // sub    v12.2d, v12.2d, v17.2d        // ..................................................................................................................................................................................*.....................................................................
        // mla    v8.4s, v18.4s, v16.4s         // ..............................................................................................................................................................................*.........................................................................
        // umov w1, v3.s[1]                     // ......................................................................*.................................................................................................................................................................................
        // umov w9, v3.s[0]                     // .....................................................................*..................................................................................................................................................................................
        // add x1, x9, x1, lsl #30              // ........................................................................*...............................................................................................................................................................................
        // umov w2, v3.s[3]                     // ...................................................................*....................................................................................................................................................................................
        // umov w9, v3.s[2]                     // ....................................................................*...................................................................................................................................................................................
        // add x2, x9, x2, lsl #30              // ......................................................................*.................................................................................................................................................................................
        // and x7, x1, #1048575                 // ..........................................................................*.............................................................................................................................................................................
        // and x8, x2, #1048575                 // ........................................................................*...............................................................................................................................................................................
        // orr x7, x7, #0xFFFFFE0000000000      // ...........................................................................*............................................................................................................................................................................
        // orr x8, x8, #0xC000000000000000      // .........................................................................*..............................................................................................................................................................................
        // sub x9, x3, #1                       // ..*.....................................................................................................................................................................................................................................................
        // tst x8, #1                           // ..........................................................................*.............................................................................................................................................................................
        // csel x10, x7, xzr, ne                // ............................................................................*...........................................................................................................................................................................
        // tst x9, x8, ror #1                   // ............................................................................*...........................................................................................................................................................................
        // csneg x3, x9, x3, pl                 // ..............................................................................*.........................................................................................................................................................................
        // csel x7, x8, x7, mi                  // ...............................................................................*........................................................................................................................................................................
        // csneg x10, x10, x10, pl              // ..............................................................................*.........................................................................................................................................................................
        // add x8, x8, x10                      // ...............................................................................*........................................................................................................................................................................
        // asr x8, x8, #1                       // .................................................................................*......................................................................................................................................................................
        // sub x9, x3, #1                       // ...............................................................................*........................................................................................................................................................................
        // tst x8, #1                           // ...................................................................................*....................................................................................................................................................................
        // csel x10, x7, xzr, ne                // ....................................................................................*...................................................................................................................................................................
        // tst x9, x8, ror #1                   // ....................................................................................*...................................................................................................................................................................
        // csneg x3, x9, x3, pl                 // ......................................................................................*.................................................................................................................................................................
        // csel x7, x8, x7, mi                  // ......................................................................................*.................................................................................................................................................................
        // csneg x10, x10, x10, pl              // ......................................................................................*.................................................................................................................................................................
        // add x8, x8, x10                      // .......................................................................................*................................................................................................................................................................
        // asr x8, x8, #1                       // .........................................................................................*..............................................................................................................................................................
        // sub x9, x3, #1                       // .......................................................................................*................................................................................................................................................................
        // tst x8, #1                           // ...........................................................................................*............................................................................................................................................................
        // csel x10, x7, xzr, ne                // ............................................................................................*...........................................................................................................................................................
        // tst x9, x8, ror #1                   // ............................................................................................*...........................................................................................................................................................
        // csneg x3, x9, x3, pl                 // ..............................................................................................*.........................................................................................................................................................
        // csel x7, x8, x7, mi                  // ..............................................................................................*.........................................................................................................................................................
        // csneg x10, x10, x10, pl              // ..............................................................................................*.........................................................................................................................................................
        // add x8, x8, x10                      // ...............................................................................................*........................................................................................................................................................
        // asr x8, x8, #1                       // .................................................................................................*......................................................................................................................................................
        // sub x9, x3, #1                       // ...............................................................................................*........................................................................................................................................................
        // tst x8, #1                           // ...................................................................................................*....................................................................................................................................................
        // csel x10, x7, xzr, ne                // ....................................................................................................*...................................................................................................................................................
        // tst x9, x8, ror #1                   // ....................................................................................................*...................................................................................................................................................
        // csneg x3, x9, x3, pl                 // ......................................................................................................*.................................................................................................................................................
        // csel x7, x8, x7, mi                  // ......................................................................................................*.................................................................................................................................................
        // csneg x10, x10, x10, pl              // ......................................................................................................*.................................................................................................................................................
        // add x8, x8, x10                      // .......................................................................................................*................................................................................................................................................
        // asr x8, x8, #1                       // .........................................................................................................*..............................................................................................................................................
        // sub x9, x3, #1                       // .......................................................................................................*................................................................................................................................................
        // tst x8, #1                           // ...........................................................................................................*............................................................................................................................................
        // csel x10, x7, xzr, ne                // ............................................................................................................*...........................................................................................................................................
        // tst x9, x8, ror #1                   // ............................................................................................................*...........................................................................................................................................
        // csneg x3, x9, x3, pl                 // ..............................................................................................................*.........................................................................................................................................
        // csel x7, x8, x7, mi                  // ..............................................................................................................*.........................................................................................................................................
        // csneg x10, x10, x10, pl              // ..............................................................................................................*.........................................................................................................................................
        // add x8, x8, x10                      // ...............................................................................................................*........................................................................................................................................
        // asr x8, x8, #1                       // .................................................................................................................*......................................................................................................................................
        // sub x9, x3, #1                       // ...............................................................................................................*........................................................................................................................................
        // tst x8, #1                           // ...................................................................................................................*....................................................................................................................................
        // csel x10, x7, xzr, ne                // ....................................................................................................................*...................................................................................................................................
        // tst x9, x8, ror #1                   // ....................................................................................................................*...................................................................................................................................
        // csneg x3, x9, x3, pl                 // ......................................................................................................................*.................................................................................................................................
        // csel x7, x8, x7, mi                  // .......................................................................................................................*................................................................................................................................
        // csneg x10, x10, x10, pl              // ......................................................................................................................*.................................................................................................................................
        // add x8, x8, x10                      // .......................................................................................................................*................................................................................................................................
        // asr x8, x8, #1                       // .........................................................................................................................*..............................................................................................................................
        // sub x9, x3, #1                       // .......................................................................................................................*................................................................................................................................
        // tst x8, #1                           // ...........................................................................................................................*............................................................................................................................
        // csel x10, x7, xzr, ne                // ............................................................................................................................*...........................................................................................................................
        // tst x9, x8, ror #1                   // ............................................................................................................................*...........................................................................................................................
        // csneg x3, x9, x3, pl                 // ..............................................................................................................................*.........................................................................................................................
        // csel x7, x8, x7, mi                  // ..............................................................................................................................*.........................................................................................................................
        // csneg x10, x10, x10, pl              // ..............................................................................................................................*.........................................................................................................................
        // add x8, x8, x10                      // ...............................................................................................................................*........................................................................................................................
        // asr x8, x8, #1                       // .................................................................................................................................*......................................................................................................................
        // sub x9, x3, #1                       // ...............................................................................................................................*........................................................................................................................
        // tst x8, #1                           // ...................................................................................................................................*....................................................................................................................
        // csel x10, x7, xzr, ne                // ....................................................................................................................................*...................................................................................................................
        // tst x9, x8, ror #1                   // ....................................................................................................................................*...................................................................................................................
        // csneg x3, x9, x3, pl                 // ......................................................................................................................................*.................................................................................................................
        // csel x7, x8, x7, mi                  // ......................................................................................................................................*.................................................................................................................
        // csneg x10, x10, x10, pl              // ......................................................................................................................................*.................................................................................................................
        // add x8, x8, x10                      // .......................................................................................................................................*................................................................................................................
        // asr x8, x8, #1                       // .........................................................................................................................................*..............................................................................................................
        // sub x9, x3, #1                       // .......................................................................................................................................*................................................................................................................
        // tst x8, #1                           // ...........................................................................................................................................*............................................................................................................
        // csel x10, x7, xzr, ne                // ............................................................................................................................................*...........................................................................................................
        // tst x9, x8, ror #1                   // ............................................................................................................................................*...........................................................................................................
        // csneg x3, x9, x3, pl                 // ..............................................................................................................................................*.........................................................................................................
        // csel x7, x8, x7, mi                  // ..............................................................................................................................................*.........................................................................................................
        // csneg x10, x10, x10, pl              // ..............................................................................................................................................*.........................................................................................................
        // add x8, x8, x10                      // ...............................................................................................................................................*........................................................................................................
        // asr x8, x8, #1                       // .................................................................................................................................................*......................................................................................................
        // sub x9, x3, #1                       // ...............................................................................................................................................*........................................................................................................
        // tst x8, #1                           // ...................................................................................................................................................*....................................................................................................
        // csel x10, x7, xzr, ne                // ....................................................................................................................................................*...................................................................................................
        // tst x9, x8, ror #1                   // ....................................................................................................................................................*...................................................................................................
        // csneg x3, x9, x3, pl                 // ......................................................................................................................................................*.................................................................................................
        // csel x7, x8, x7, mi                  // ......................................................................................................................................................*.................................................................................................
        // csneg x10, x10, x10, pl              // ......................................................................................................................................................*.................................................................................................
        // add x8, x8, x10                      // .......................................................................................................................................................*................................................................................................
        // asr x8, x8, #1                       // .........................................................................................................................................................*..............................................................................................
        // sub x9, x3, #1                       // .......................................................................................................................................................*................................................................................................
        // tst x8, #1                           // ...........................................................................................................................................................*............................................................................................
        // csel x10, x7, xzr, ne                // ............................................................................................................................................................*...........................................................................................
        // tst x9, x8, ror #1                   // ............................................................................................................................................................*...........................................................................................
        // csneg x3, x9, x3, pl                 // ..............................................................................................................................................................*.........................................................................................
        // csel x7, x8, x7, mi                  // ..............................................................................................................................................................*.........................................................................................
        // csneg x10, x10, x10, pl              // ..............................................................................................................................................................*.........................................................................................
        // add x8, x8, x10                      // ...............................................................................................................................................................*........................................................................................
        // asr x8, x8, #1                       // .................................................................................................................................................................*......................................................................................
        // sub x9, x3, #1                       // ...............................................................................................................................................................*........................................................................................
        // tst x8, #1                           // ...................................................................................................................................................................*....................................................................................
        // csel x10, x7, xzr, ne                // ....................................................................................................................................................................*...................................................................................
        // tst x9, x8, ror #1                   // ....................................................................................................................................................................*...................................................................................
        // csneg x3, x9, x3, pl                 // ......................................................................................................................................................................*.................................................................................
        // csel x7, x8, x7, mi                  // ......................................................................................................................................................................*.................................................................................
        // csneg x10, x10, x10, pl              // ......................................................................................................................................................................*.................................................................................
        // add x8, x8, x10                      // .......................................................................................................................................................................*................................................................................
        // asr x8, x8, #1                       // .........................................................................................................................................................................*..............................................................................
        // sub x9, x3, #1                       // .......................................................................................................................................................................*................................................................................
        // tst x8, #1                           // ...........................................................................................................................................................................*............................................................................
        // csel x10, x7, xzr, ne                // ............................................................................................................................................................................*...........................................................................
        // tst x9, x8, ror #1                   // ............................................................................................................................................................................*...........................................................................
        // csneg x3, x9, x3, pl                 // ..............................................................................................................................................................................*.........................................................................
        // csel x7, x8, x7, mi                  // ..............................................................................................................................................................................*.........................................................................
        // csneg x10, x10, x10, pl              // ..............................................................................................................................................................................*.........................................................................
        // add x8, x8, x10                      // ...............................................................................................................................................................................*........................................................................
        // asr x8, x8, #1                       // .................................................................................................................................................................................*......................................................................
        // sub x9, x3, #1                       // ...............................................................................................................................................................................*........................................................................
        // tst x8, #1                           // ...................................................................................................................................................................................*....................................................................
        // csel x10, x7, xzr, ne                // ....................................................................................................................................................................................*...................................................................
        // tst x9, x8, ror #1                   // ....................................................................................................................................................................................*...................................................................
        // csneg x3, x9, x3, pl                 // ......................................................................................................................................................................................*.................................................................
        // csel x7, x8, x7, mi                  // ......................................................................................................................................................................................*.................................................................
        // csneg x10, x10, x10, pl              // ......................................................................................................................................................................................*.................................................................
        // add x8, x8, x10                      // .......................................................................................................................................................................................*................................................................
        // asr x8, x8, #1                       // .........................................................................................................................................................................................*..............................................................
        // sub x9, x3, #1                       // .......................................................................................................................................................................................*................................................................
        // tst x8, #1                           // ...........................................................................................................................................................................................*............................................................
        // csel x10, x7, xzr, ne                // ............................................................................................................................................................................................*...........................................................
        // tst x9, x8, ror #1                   // ............................................................................................................................................................................................*...........................................................
        // csneg x3, x9, x3, pl                 // ..............................................................................................................................................................................................*.........................................................
        // csel x7, x8, x7, mi                  // ..............................................................................................................................................................................................*.........................................................
        // csneg x10, x10, x10, pl              // ..............................................................................................................................................................................................*.........................................................
        // add x8, x8, x10                      // ...............................................................................................................................................................................................*........................................................
        // asr x8, x8, #1                       // .................................................................................................................................................................................................*......................................................
        // sub x9, x3, #1                       // ...............................................................................................................................................................................................*........................................................
        // tst x8, #1                           // ...................................................................................................................................................................................................*....................................................
        // csel x10, x7, xzr, ne                // ....................................................................................................................................................................................................*...................................................
        // tst x9, x8, ror #1                   // ....................................................................................................................................................................................................*...................................................
        // csneg x3, x9, x3, pl                 // ......................................................................................................................................................................................................*.................................................
        // csel x7, x8, x7, mi                  // ......................................................................................................................................................................................................*.................................................
        // csneg x10, x10, x10, pl              // ......................................................................................................................................................................................................*.................................................
        // add x8, x8, x10                      // .......................................................................................................................................................................................................*................................................
        // asr x8, x8, #1                       // .........................................................................................................................................................................................................*..............................................
        // sub x9, x3, #1                       // .......................................................................................................................................................................................................*................................................
        // tst x8, #1                           // ...........................................................................................................................................................................................................*............................................
        // csel x10, x7, xzr, ne                // ............................................................................................................................................................................................................*...........................................
        // tst x9, x8, ror #1                   // ............................................................................................................................................................................................................*...........................................
        // csneg x3, x9, x3, pl                 // ..............................................................................................................................................................................................................*.........................................
        // csel x7, x8, x7, mi                  // ..............................................................................................................................................................................................................*.........................................
        // csneg x10, x10, x10, pl              // ..............................................................................................................................................................................................................*.........................................
        // add x8, x8, x10                      // ...............................................................................................................................................................................................................*........................................
        // asr x8, x8, #1                       // .................................................................................................................................................................................................................*......................................
        // sub x9, x3, #1                       // ...............................................................................................................................................................................................................*........................................
        // tst x8, #1                           // ...................................................................................................................................................................................................................*....................................
        // csel x10, x7, xzr, ne                // ....................................................................................................................................................................................................................*...................................
        // tst x9, x8, ror #1                   // ....................................................................................................................................................................................................................*...................................
        // csneg x3, x9, x3, pl                 // ......................................................................................................................................................................................................................*.................................
        // csel x7, x8, x7, mi                  // ......................................................................................................................................................................................................................*.................................
        // csneg x10, x10, x10, pl              // ......................................................................................................................................................................................................................*.................................
        // add x8, x8, x10                      // .......................................................................................................................................................................................................................*................................
        // asr x8, x8, #1                       // .........................................................................................................................................................................................................................*..............................
        // sub x9, x3, #1                       // .......................................................................................................................................................................................................................*................................
        // tst x8, #1                           // ...........................................................................................................................................................................................................................*............................
        // csel x10, x7, xzr, ne                // ............................................................................................................................................................................................................................*...........................
        // tst x9, x8, ror #1                   // ............................................................................................................................................................................................................................*...........................
        // csneg x3, x9, x3, pl                 // ..............................................................................................................................................................................................................................*.........................
        // csel x7, x8, x7, mi                  // ..............................................................................................................................................................................................................................*.........................
        // csneg x10, x10, x10, pl              // ..............................................................................................................................................................................................................................*.........................
        // add x8, x8, x10                      // ...............................................................................................................................................................................................................................*........................
        // asr x8, x8, #1                       // .................................................................................................................................................................................................................................*......................
        // sub x9, x3, #1                       // ...............................................................................................................................................................................................................................*........................
        // tst x8, #1                           // ...................................................................................................................................................................................................................................*....................
        // csel x10, x7, xzr, ne                // ....................................................................................................................................................................................................................................*...................
        // tst x9, x8, ror #1                   // ....................................................................................................................................................................................................................................*...................
        // csneg x3, x9, x3, pl                 // ......................................................................................................................................................................................................................................*.................
        // csel x7, x8, x7, mi                  // ......................................................................................................................................................................................................................................*.................
        // csneg x10, x10, x10, pl              // ......................................................................................................................................................................................................................................*.................
        // add x8, x8, x10                      // .......................................................................................................................................................................................................................................*................
        // asr x8, x8, #1                       // .........................................................................................................................................................................................................................................*..............
        // add x12, x7, x6                      // .......................................................................................................................................................................................................................................*................
        // asr x12, x12, #42                    // .........................................................................................................................................................................................................................................*..............
        // add x11, x7, #1048576                // .......................................................................................................................................................................................................................................*................
        // lsl x11, x11, #22                    // .........................................................................................................................................................................................................................................*..............
        // asr x11, x11, #43                    // ...........................................................................................................................................................................................................................................*............
        // add x14, x8, x6                      // ...........................................................................................................................................................................................................................................*............
        // asr x14, x14, #42                    // .............................................................................................................................................................................................................................................*..........
        // add x13, x8, #1048576                // ...........................................................................................................................................................................................................................................*............
        // lsl x13, x13, #22                    // .............................................................................................................................................................................................................................................*..........
        // asr x13, x13, #43                    // ...............................................................................................................................................................................................................................................*........
        // mul x9, x11, x1                      // .............................................................................................................................................................................................................................................*..........
        // madd x9, x12, x2, x9                 // ................................................................................................................................................................................................................................................*.......
        // asr x9, x9, #20                      // ...................................................................................................................................................................................................................................................*....
        // mul x10, x13, x1                     // .................................................................................................................................................................................................................................................*......
        // madd x10, x14, x2, x10               // ....................................................................................................................................................................................................................................................*...
        // asr x2, x10, #20                     // .......................................................................................................................................................................................................................................................*
        // mov x1, x9                           // .....................................................................................................................................................................................................................................................*..

        Lend:

and x7, x1, #1048575
and x8, x2, #1048575
orr x7, x7, #0xFFFFFE0000000000
orr x8, x8, #0xC000000000000000
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
add x16, x7, x6
asr x16, x16, #42
add x15, x7, #1048576
lsl x15, x15, #22
asr x15, x15, #43
add x18, x8, x6
asr x18, x18, #42
add x17, x8, #1048576
lsl x17, x17, #22
asr x17, x17, #43
mul x9, x15, x1
madd x9, x16, x2, x9
asr x9, x9, #20
mul x10, x17, x1
madd x10, x18, x2, x10
asr x2, x10, #20
mov x1, x9
mul x9, x15, x11
madd x10,  x16, x13, x9
mul x9, x17, x11
madd x13, x18, x13, x9
mov x11, x10
mul x9, x15, x12
madd x10,  x16, x14, x9
mul x9, x17, x12
madd x14, x18, x14, x9
mov x12, x10
and x7, x1, #1048575
and x8, x2, #1048575
orr x7, x7, #0xFFFFFE0000000000
orr x8, x8, #0xC000000000000000
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
add x16, x7, x6
asr x16, x16, #42
add x15, x7, #1048576
lsl x15, x15, #22
asr x15, x15, #43
add x18, x8, x6
asr x18, x18, #42
add x17, x8, #1048576
lsl x17, x17, #22
asr x17, x17, #43
mul x9, x15, x11
madd x10,  x16, x13, x9
mul x9, x17, x11
madd x13, x18, x13, x9
mov x11, x10
mul x9, x15, x12
madd x10,  x16, x14, x9
mul x9, x17, x12
madd x14, x18, x14, x9
mov x12, x10
subs x19, x19, #1
cbnz x19, Lbig_loop
ins v13.s[0], w11
ins v13.s[1], w13
ins v13.s[2], w12
ins v13.s[3], w14
and v13.16b, v13.16b, v2.16b
asr x11, x11, #30
asr x12, x12, #30
asr x13, x13, #30
asr x14, x14, #30
ins v14.s[0], w11
ins v14.s[1], w13
ins v14.s[2], w12
ins v14.s[3], w14
// limb 0
smull  v16.2d, v13.2s, v3.s[0]
smlal2 v16.2d, v13.4s, v3.s[2]
sshr   v16.2d, v16.2d, #30
// limb 1
smlal  v16.2d, v14.2s, v3.s[0]
smlal2 v16.2d, v14.4s, v3.s[2]
smlal  v16.2d, v13.2s, v3.s[1]
smlal2 v16.2d, v13.4s, v3.s[3]
sshr   v16.2d, v16.2d, #30
// limb 2
smlal  v16.2d, v14.2s, v3.s[1]
smlal2 v16.2d, v14.4s, v3.s[3]
smlal  v16.2d, v13.2s, v4.s[0]
smlal2 v16.2d, v13.4s, v4.s[2]
and    v3.16b, v16.16b, v1.16b
mov x9, #19
dup v16.2d, x9
// limb 0
smull  v17.2d, v13.2s, v8.s[0]
smlal2 v17.2d, v13.4s, v8.s[2]
mul v19.4s, v17.4s, v15.4s
and v19.16b, v19.16b, v1.16b
uzp1 v19.4s, v19.4s, v19.4s
smlsl v17.2d, v19.2s, v16.s[0]
sshr   v17.2d, v17.2d, #30
// limb 1
smlal  v17.2d, v14.2s, v8.s[0]
smlal2 v17.2d, v14.4s, v8.s[2]
smlal  v17.2d, v13.2s, v8.s[1]
smlal2 v17.2d, v13.4s, v8.s[3]
mul    v20.4s, v17.4s, v15.4s
and    v20.16b, v20.16b, v1.16b
uzp1   v20.4s, v20.4s, v20.4s
smlsl  v17.2d, v20.2s, v16.s[0]
sshr   v17.2d, v17.2d, #30
// limb 2
smlal  v17.2d, v14.2s, v8.s[1]
smlal2 v17.2d, v14.4s, v8.s[3]
smlal  v17.2d, v13.2s, v9.s[0]
smlal2 v17.2d, v13.4s, v9.s[2]
and    v8.16b, v17.16b, v1.16b
sshr   v17.2d, v17.2d, #30
// limb 3
smlal  v17.2d, v14.2s, v9.s[0]
smlal2 v17.2d, v14.4s, v9.s[2]
smlal  v17.2d, v13.2s, v9.s[1]
smlal2 v17.2d, v13.4s, v9.s[3]
and    v18.16b, v17.16b, v1.16b
sshr   v17.2d, v17.2d, #30
sli    v8.2d, v18.2d, #32
// limb 4
smlal  v17.2d, v14.2s, v9.s[1]
smlal2 v17.2d, v14.4s, v9.s[3]
smlal  v17.2d, v13.2s, v10.s[0]
smlal2 v17.2d, v13.4s, v10.s[2]
and    v9.16b, v17.16b, v1.16b
sshr   v17.2d, v17.2d, #30
// limb 5
smlal  v17.2d, v14.2s, v10.s[0]
smlal2 v17.2d, v14.4s, v10.s[2]
smlal  v17.2d, v13.2s, v10.s[1]
smlal2 v17.2d, v13.4s, v10.s[3]
and    v18.16b, v17.16b, v1.16b
sshr   v17.2d, v17.2d, #30
sli    v9.2d, v18.2d, #32
// limb 6
smlal  v17.2d, v14.2s, v10.s[1]
smlal2 v17.2d, v14.4s, v10.s[3]
smlal  v17.2d, v13.2s, v11.s[0]
smlal2 v17.2d, v13.4s, v11.s[2]
and    v10.16b, v17.16b, v1.16b
sshr   v17.2d, v17.2d, #30
// limb 7
smlal  v17.2d, v14.2s, v11.s[0]
smlal2 v17.2d, v14.4s, v11.s[2]
smlal  v17.2d, v13.2s, v11.s[1]
smlal2 v17.2d, v13.4s, v11.s[3]
and    v18.16b, v17.16b, v1.16b
sshr   v17.2d, v17.2d, #30
sli    v10.2d, v18.2d, #32
// limb 8
smlal  v17.2d, v14.2s, v11.s[1]
smlal2 v17.2d, v14.4s, v11.s[3]
smlal  v17.2d, v13.2s, v12.s[0]
smlal2 v17.2d, v13.4s, v12.s[2]
ushll  v19.2d, v19.2s, #15
add    v17.2d, v17.2d, v19.2d
and    v11.16b, v17.16b, v1.16b
sshr   v17.2d, v17.2d, #30
// limb 9
smlal  v17.2d, v14.2s, v12.s[0]
smlal2 v17.2d, v14.4s, v12.s[2]
ushll  v20.2d, v20.2s, #15
add    v17.2d, v17.2d, v20.2d
and    v18.16b, v17.16b, v1.16b
sshr   v12.2d, v17.2d, #30
sli    v11.2d, v18.2d, #32
sshr   v18.2d, v12.2d, #15
shl    v17.2d, v18.2d, #15
sub    v12.2d, v12.2d, v17.2d
mla    v8.4s, v18.4s, v16.4s
smov x9, v8.s[0]
smov x10, v8.s[1]
smov x11, v9.s[0]
smov x12, v9.s[1]
smov x13, v10.s[0]
smov x14, v10.s[1]
smov x15, v11.s[0]
smov x16, v11.s[1]
smov x17, v12.s[0]
add  x9, x9, x10, LSL #30
add  x9, x9, x11, LSL #60
lsr  x10, x11, #4
add  x10, x10, x12, LSL #26
add  x10, x10, x13, LSL #56
lsr  x11, x13, #8
add  x11, x11, x14, LSL #22
add  x11, x11, x15, LSL #52
lsr  x12, x15, #12
add  x12, x12, x16, LSL #18
add  x12, x12, x17, LSL #48
smov x19, v3.s[0]
lsl x19, x19, #34
asr x19, x19, #35
eor x9, x9, x19
eor x10, x10, x19
eor x11, x11, x19
eor x12, x12, x19
subs x9, x9, x19
adds xzr, x12, #0
mov x13, #-19
csel x13, x13, xzr, mi
adds x9, x9, x13
asr x13, x13, #5
adcs x10, x10, x13
adcs x11, x11, x13
lsr x13, x13, #1
adcs x12, x12, x13
stp x9, x10, [x0]
stp x11, x12, [x0, #16]
ldp q14, q15, [sp], #32
ldp q12, q13, [sp], #32
ldp q10, q11, [sp], #32
ldp q8, q9, [sp], #32
ldp x27, x28, [sp], #16
ldp x25, x26, [sp], #16
ldp x23, x24, [sp], #16
ldp x21, x22, [sp], #16
ldp x19, x20, [sp], #16
ldp x29, x30, [sp], #16
ret
