[
    {
        "line": 3,
        "fullcodeline": "const size_t size = sizeof(sync_serial_settings);"
    },
    {
        "line": 5,
        "fullcodeline": "port_t *port = dev_to_port(dev);"
    },
    {
        "line": 7,
        "fullcodeline": "if (cmd != SIOCWANDEV)"
    },
    {
        "line": 12,
        "fullcodeline": "ifr->ifr_settings.type = IF_IFACE_SYNC_SERIAL;"
    },
    {
        "line": 17,
        "fullcodeline": "memset(&line, 0, sizeof(line));"
    },
    {
        "line": 18,
        "fullcodeline": "line.clock_type = get_status(port)->clocking;"
    },
    {
        "line": 19,
        "fullcodeline": "line.clock_rate = 0;"
    },
    {
        "line": 20,
        "fullcodeline": "line.loopback = 0;"
    },
    {
        "line": 8,
        "fullcodeline": "return hdlc_ioctl(dev, ifr, cmd);"
    },
    {
        "line": 13,
        "fullcodeline": "if (ifr->ifr_settings.size < size) {"
    },
    {
        "line": 29,
        "fullcodeline": "if (dev->flags & IFF_UP)"
    },
    {
        "line": 47,
        "fullcodeline": "return hdlc_ioctl(dev, ifr, cmd);"
    },
    {
        "line": 27,
        "fullcodeline": "if (!capable(CAP_NET_ADMIN))"
    },
    {
        "line": 36,
        "fullcodeline": "if (line.clock_type != CLOCK_EXT &&"
    },
    {
        "line": 37,
        "fullcodeline": "line.clock_type != CLOCK_TXFROMRX)"
    },
    {
        "line": 15,
        "fullcodeline": "return -ENOBUFS;"
    },
    {
        "line": 23,
        "fullcodeline": "return -EFAULT;"
    },
    {
        "line": 28,
        "fullcodeline": "return -EPERM;"
    },
    {
        "line": 30,
        "fullcodeline": "return -EBUSY;"
    },
    {
        "line": 34,
        "fullcodeline": "return -EFAULT;"
    },
    {
        "line": 38,
        "fullcodeline": "return -EINVAL; /* No such clock setting */"
    },
    {
        "line": 41,
        "fullcodeline": "return -EINVAL;"
    }
]