<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p257" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_257{left:782px;bottom:68px;letter-spacing:0.09px;word-spacing:-0.09px;}
#t2_257{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_257{left:644px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_257{left:190px;bottom:998px;}
#t5_257{left:540px;bottom:998px;letter-spacing:-0.14px;}
#t6_257{left:190px;bottom:973px;letter-spacing:-0.18px;}
#t7_257{left:540px;bottom:973px;letter-spacing:-0.12px;}
#t8_257{left:540px;bottom:952px;letter-spacing:-0.12px;}
#t9_257{left:540px;bottom:935px;letter-spacing:-0.11px;}
#ta_257{left:540px;bottom:918px;letter-spacing:-0.13px;}
#tb_257{left:190px;bottom:894px;letter-spacing:-0.18px;}
#tc_257{left:540px;bottom:894px;letter-spacing:-0.12px;}
#td_257{left:540px;bottom:872px;letter-spacing:-0.12px;}
#te_257{left:540px;bottom:855px;letter-spacing:-0.11px;}
#tf_257{left:540px;bottom:839px;letter-spacing:-0.13px;}
#tg_257{left:190px;bottom:814px;letter-spacing:-0.14px;}
#th_257{left:540px;bottom:814px;letter-spacing:-0.12px;}
#ti_257{left:190px;bottom:790px;letter-spacing:-0.2px;}
#tj_257{left:540px;bottom:790px;letter-spacing:-0.14px;word-spacing:0.01px;}
#tk_257{left:540px;bottom:768px;letter-spacing:-0.12px;word-spacing:-0.38px;}
#tl_257{left:540px;bottom:752px;letter-spacing:-0.11px;}
#tm_257{left:540px;bottom:730px;letter-spacing:-0.11px;}
#tn_257{left:540px;bottom:713px;letter-spacing:-0.1px;}
#to_257{left:190px;bottom:689px;letter-spacing:-0.19px;}
#tp_257{left:540px;bottom:689px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tq_257{left:540px;bottom:668px;letter-spacing:-0.11px;}
#tr_257{left:540px;bottom:651px;letter-spacing:-0.11px;}
#ts_257{left:540px;bottom:629px;letter-spacing:-0.11px;}
#tt_257{left:540px;bottom:613px;letter-spacing:-0.1px;}
#tu_257{left:190px;bottom:588px;letter-spacing:-0.14px;}
#tv_257{left:540px;bottom:588px;letter-spacing:-0.12px;}
#tw_257{left:190px;bottom:564px;letter-spacing:-0.18px;}
#tx_257{left:540px;bottom:564px;letter-spacing:-0.11px;}
#ty_257{left:540px;bottom:542px;letter-spacing:-0.11px;}
#tz_257{left:540px;bottom:525px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t10_257{left:540px;bottom:504px;letter-spacing:-0.11px;}
#t11_257{left:540px;bottom:487px;letter-spacing:-0.1px;}
#t12_257{left:190px;bottom:463px;letter-spacing:-0.21px;}
#t13_257{left:540px;bottom:463px;letter-spacing:-0.11px;word-spacing:-1.22px;}
#t14_257{left:540px;bottom:441px;letter-spacing:-0.11px;}
#t15_257{left:540px;bottom:425px;letter-spacing:-0.11px;}
#t16_257{left:540px;bottom:408px;letter-spacing:-0.11px;}
#t17_257{left:540px;bottom:386px;letter-spacing:-0.11px;}
#t18_257{left:540px;bottom:370px;letter-spacing:-0.1px;}
#t19_257{left:190px;bottom:345px;letter-spacing:-0.2px;}
#t1a_257{left:540px;bottom:345px;letter-spacing:-0.12px;}
#t1b_257{left:540px;bottom:324px;letter-spacing:-0.12px;}
#t1c_257{left:540px;bottom:307px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t1d_257{left:540px;bottom:286px;letter-spacing:-0.11px;}
#t1e_257{left:540px;bottom:269px;letter-spacing:-0.1px;}
#t1f_257{left:190px;bottom:244px;letter-spacing:-0.2px;}
#t1g_257{left:540px;bottom:244px;letter-spacing:-0.14px;}
#t1h_257{left:190px;bottom:220px;letter-spacing:-0.18px;}
#t1i_257{left:540px;bottom:220px;letter-spacing:-0.11px;}
#t1j_257{left:540px;bottom:199px;letter-spacing:-0.11px;}
#t1k_257{left:540px;bottom:182px;letter-spacing:-0.11px;}
#t1l_257{left:540px;bottom:160px;letter-spacing:-0.11px;}
#t1m_257{left:540px;bottom:144px;letter-spacing:-0.1px;}
#t1n_257{left:92px;bottom:1086px;letter-spacing:0.12px;word-spacing:0.02px;}
#t1o_257{left:178px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.03px;}
#t1p_257{left:101px;bottom:1063px;letter-spacing:-0.12px;}
#t1q_257{left:102px;bottom:1046px;letter-spacing:-0.14px;}
#t1r_257{left:231px;bottom:1046px;letter-spacing:-0.13px;word-spacing:0.03px;}
#t1s_257{left:468px;bottom:1046px;letter-spacing:-0.14px;}
#t1t_257{left:648px;bottom:1046px;letter-spacing:-0.12px;word-spacing:0.05px;}
#t1u_257{left:88px;bottom:1022px;letter-spacing:-0.17px;}
#t1v_257{left:144px;bottom:1022px;letter-spacing:-0.16px;}

.s1_257{font-size:12px;font-family:NeoSansIntel_1aa2;color:#000;}
.s2_257{font-size:14px;font-family:NeoSansIntel_1aa2;color:#0860A8;}
.s3_257{font-size:14px;font-family:NeoSansIntel_1aa2;color:#000;}
.s4_257{font-size:15px;font-family:NeoSansIntelMedium_1aa1;color:#0860A8;}
.s5_257{font-size:14px;font-family:NeoSansIntelMedium_1aa1;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts257" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1aa1;
	src: url("fonts/NeoSansIntelMedium_1aa1.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1aa2;
	src: url("fonts/NeoSansIntel_1aa2.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg257Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg257" style="-webkit-user-select: none;"><object width="935" height="1210" data="257/257.svg" type="image/svg+xml" id="pdf257" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_257" class="t s1_257">Vol. 4 </span><span id="t2_257" class="t s1_257">2-241 </span>
<span id="t3_257" class="t s2_257">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_257" class="t s3_257">9 </span><span id="t5_257" class="t s3_257">Reserved </span>
<span id="t6_257" class="t s3_257">10 </span><span id="t7_257" class="t s3_257">Package-Level Power Limiting PL1 Status (R0) </span>
<span id="t8_257" class="t s3_257">When set, frequency is reduced below the operating </span>
<span id="t9_257" class="t s3_257">system request due to package-level power limiting </span>
<span id="ta_257" class="t s3_257">PL1. </span>
<span id="tb_257" class="t s3_257">11 </span><span id="tc_257" class="t s3_257">Package-Level PL2 Power Limiting Status (R0) </span>
<span id="td_257" class="t s3_257">When set, frequency is reduced below the operating </span>
<span id="te_257" class="t s3_257">system request due to package-level power limiting </span>
<span id="tf_257" class="t s3_257">PL2. </span>
<span id="tg_257" class="t s3_257">15:12 </span><span id="th_257" class="t s3_257">Reserved </span>
<span id="ti_257" class="t s3_257">16 </span><span id="tj_257" class="t s3_257">PROCHOT Log </span>
<span id="tk_257" class="t s3_257">When set, indicates that the PROCHOT Status bit has </span>
<span id="tl_257" class="t s3_257">asserted since the log bit was last cleared. </span>
<span id="tm_257" class="t s3_257">This log bit will remain set until cleared by software </span>
<span id="tn_257" class="t s3_257">writing 0. </span>
<span id="to_257" class="t s3_257">17 </span><span id="tp_257" class="t s3_257">Thermal Log </span>
<span id="tq_257" class="t s3_257">When set, indicates that the Thermal Status bit has </span>
<span id="tr_257" class="t s3_257">asserted since the log bit was last cleared. </span>
<span id="ts_257" class="t s3_257">This log bit will remain set until cleared by software </span>
<span id="tt_257" class="t s3_257">writing 0. </span>
<span id="tu_257" class="t s3_257">19:18 </span><span id="tv_257" class="t s3_257">Reserved. </span>
<span id="tw_257" class="t s3_257">20 </span><span id="tx_257" class="t s3_257">Graphics Driver Log </span>
<span id="ty_257" class="t s3_257">When set, indicates that the Graphics Driver Status </span>
<span id="tz_257" class="t s3_257">bit has asserted since the log bit was last cleared. </span>
<span id="t10_257" class="t s3_257">This log bit will remain set until cleared by software </span>
<span id="t11_257" class="t s3_257">writing 0. </span>
<span id="t12_257" class="t s3_257">21 </span><span id="t13_257" class="t s3_257">Autonomous Utilization-Based Frequency Control Log </span>
<span id="t14_257" class="t s3_257">When set, indicates that the Autonomous Utilization- </span>
<span id="t15_257" class="t s3_257">Based Frequency Control Status bit has asserted </span>
<span id="t16_257" class="t s3_257">since the log bit was last cleared. </span>
<span id="t17_257" class="t s3_257">This log bit will remain set until cleared by software </span>
<span id="t18_257" class="t s3_257">writing 0. </span>
<span id="t19_257" class="t s3_257">22 </span><span id="t1a_257" class="t s3_257">VR Therm Alert Log </span>
<span id="t1b_257" class="t s3_257">When set, indicates that the VR Therm Alert Status </span>
<span id="t1c_257" class="t s3_257">bit has asserted since the log bit was last cleared. </span>
<span id="t1d_257" class="t s3_257">This log bit will remain set until cleared by software </span>
<span id="t1e_257" class="t s3_257">writing 0. </span>
<span id="t1f_257" class="t s3_257">23 </span><span id="t1g_257" class="t s3_257">Reserved </span>
<span id="t1h_257" class="t s3_257">24 </span><span id="t1i_257" class="t s3_257">Electrical Design Point Log </span>
<span id="t1j_257" class="t s3_257">When set, indicates that the EDP Status bit has </span>
<span id="t1k_257" class="t s3_257">asserted since the log bit was last cleared. </span>
<span id="t1l_257" class="t s3_257">This log bit will remain set until cleared by software </span>
<span id="t1m_257" class="t s3_257">writing 0. </span>
<span id="t1n_257" class="t s4_257">Table 2-30. </span><span id="t1o_257" class="t s4_257">MSRs Supported by 4th Generation Intel® Core™ Processors (Haswell Microarchitecture) (Contd.) </span>
<span id="t1p_257" class="t s5_257">Register </span>
<span id="t1q_257" class="t s5_257">Address </span><span id="t1r_257" class="t s5_257">Register Name / Bit Fields </span><span id="t1s_257" class="t s5_257">Scope </span><span id="t1t_257" class="t s5_257">Bit Description </span>
<span id="t1u_257" class="t s5_257">Hex </span><span id="t1v_257" class="t s5_257">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
