// Copyright (C) 2025  Altera Corporation. All rights reserved.
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, the Altera Quartus Prime License Agreement,
// the Altera IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Altera and sold by Altera or its authorized distributors.  Please
// refer to the Altera Software License Subscription Agreements 
// on the Quartus Prime software download page.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition"

// DATE "08/09/2025 13:08:39"

// 
// Device: Altera 10M50DAF484C7G Package FBGA484
// 

// 
// This Verilog file should be used for Questa Intel FPGA (Verilog) only
// 

`timescale 1 ps/ 1 ps

module top (
	SW,
	KEY,
	CLOCK_50,
	HEX5,
	HEX4,
	HEX3,
	HEX2,
	HEX1,
	HEX0,
	LEDR,
	ARDUINO_IO,
	GPIO);
input 	[9:0] SW;
input 	[1:0] KEY;
input 	CLOCK_50;
output 	[6:0] HEX5;
output 	[6:0] HEX4;
output 	[6:0] HEX3;
output 	[6:0] HEX2;
output 	[6:0] HEX1;
output 	[6:0] HEX0;
output 	[9:0] LEDR;
inout 	[15:0] ARDUINO_IO;
inout 	[35:0] GPIO;

// Design Ports Information
// SW[8]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[9]	=>  Location: PIN_W1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[1]	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[0]	=>  Location: PIN_F2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[1]	=>  Location: PIN_K8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[2]	=>  Location: PIN_E1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[3]	=>  Location: PIN_L9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[4]	=>  Location: PIN_L8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[5]	=>  Location: PIN_K6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[6]	=>  Location: PIN_K4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[0]	=>  Location: PIN_H1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[1]	=>  Location: PIN_D3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[2]	=>  Location: PIN_G1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[3]	=>  Location: PIN_K9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[4]	=>  Location: PIN_C1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[5]	=>  Location: PIN_F1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[6]	=>  Location: PIN_J1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[0]	=>  Location: PIN_G22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[1]	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[2]	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[3]	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[4]	=>  Location: PIN_J12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[5]	=>  Location: PIN_A6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[6]	=>  Location: PIN_V11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[0]	=>  Location: PIN_AB3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[1]	=>  Location: PIN_E22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[2]	=>  Location: PIN_B2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[3]	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[4]	=>  Location: PIN_W15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[5]	=>  Location: PIN_C4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[6]	=>  Location: PIN_N9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[0]	=>  Location: PIN_AA2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[1]	=>  Location: PIN_U6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[2]	=>  Location: PIN_AA1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[3]	=>  Location: PIN_Y2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[4]	=>  Location: PIN_Y1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[5]	=>  Location: PIN_U7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[6]	=>  Location: PIN_W6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[0]	=>  Location: PIN_R5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[1]	=>  Location: PIN_N2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[2]	=>  Location: PIN_R4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[3]	=>  Location: PIN_T2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[4]	=>  Location: PIN_T1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[5]	=>  Location: PIN_N3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[6]	=>  Location: PIN_M2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[0]	=>  Location: PIN_K1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[1]	=>  Location: PIN_L1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[2]	=>  Location: PIN_M4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[3]	=>  Location: PIN_M3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[4]	=>  Location: PIN_L2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[5]	=>  Location: PIN_D1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[6]	=>  Location: PIN_K2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[7]	=>  Location: PIN_D2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[8]	=>  Location: PIN_A21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[9]	=>  Location: PIN_W20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ARDUINO_IO[0]	=>  Location: PIN_A5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ARDUINO_IO[1]	=>  Location: PIN_E19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ARDUINO_IO[2]	=>  Location: PIN_P18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ARDUINO_IO[3]	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ARDUINO_IO[4]	=>  Location: PIN_AA5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ARDUINO_IO[5]	=>  Location: PIN_A2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ARDUINO_IO[6]	=>  Location: PIN_V8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ARDUINO_IO[7]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ARDUINO_IO[8]	=>  Location: PIN_V21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ARDUINO_IO[9]	=>  Location: PIN_Y17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ARDUINO_IO[10]	=>  Location: PIN_C16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ARDUINO_IO[11]	=>  Location: PIN_A20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ARDUINO_IO[12]	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ARDUINO_IO[13]	=>  Location: PIN_F21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ARDUINO_IO[14]	=>  Location: PIN_W9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ARDUINO_IO[15]	=>  Location: PIN_C5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO[3]	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO[4]	=>  Location: PIN_AA6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO[5]	=>  Location: PIN_A16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO[6]	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO[7]	=>  Location: PIN_K21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO[8]	=>  Location: PIN_Y21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO[9]	=>  Location: PIN_R1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO[10]	=>  Location: PIN_K5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO[11]	=>  Location: PIN_Y5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO[12]	=>  Location: PIN_E14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO[13]	=>  Location: PIN_F17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO[14]	=>  Location: PIN_W8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO[15]	=>  Location: PIN_P11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO[16]	=>  Location: PIN_K15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO[17]	=>  Location: PIN_J3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO[18]	=>  Location: PIN_J21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO[19]	=>  Location: PIN_A9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO[20]	=>  Location: PIN_T19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO[21]	=>  Location: PIN_AB9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO[22]	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO[23]	=>  Location: PIN_P13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO[24]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO[25]	=>  Location: PIN_C17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO[26]	=>  Location: PIN_AB2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO[27]	=>  Location: PIN_D17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO[28]	=>  Location: PIN_J11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO[29]	=>  Location: PIN_R7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO[30]	=>  Location: PIN_A3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO[31]	=>  Location: PIN_K22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO[32]	=>  Location: PIN_B8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO[33]	=>  Location: PIN_R9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO[34]	=>  Location: PIN_R22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO[35]	=>  Location: PIN_W13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO[0]	=>  Location: PIN_N5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO[1]	=>  Location: PIN_P4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO[2]	=>  Location: PIN_P3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[4]	=>  Location: PIN_V4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[5]	=>  Location: PIN_W5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[6]	=>  Location: PIN_P1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[7]	=>  Location: PIN_V5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[0]	=>  Location: PIN_M1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[1]	=>  Location: PIN_N4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[2]	=>  Location: PIN_R3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[3]	=>  Location: PIN_P5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLOCK_50	=>  Location: PIN_M8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[0]	=>  Location: PIN_M9,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \SW[8]~input_o ;
wire \SW[9]~input_o ;
wire \KEY[1]~input_o ;
wire \ARDUINO_IO[0]~input_o ;
wire \ARDUINO_IO[1]~input_o ;
wire \ARDUINO_IO[2]~input_o ;
wire \ARDUINO_IO[3]~input_o ;
wire \ARDUINO_IO[4]~input_o ;
wire \ARDUINO_IO[5]~input_o ;
wire \ARDUINO_IO[6]~input_o ;
wire \ARDUINO_IO[7]~input_o ;
wire \ARDUINO_IO[8]~input_o ;
wire \ARDUINO_IO[9]~input_o ;
wire \ARDUINO_IO[10]~input_o ;
wire \ARDUINO_IO[11]~input_o ;
wire \ARDUINO_IO[12]~input_o ;
wire \ARDUINO_IO[13]~input_o ;
wire \ARDUINO_IO[14]~input_o ;
wire \ARDUINO_IO[15]~input_o ;
wire \GPIO[3]~input_o ;
wire \GPIO[4]~input_o ;
wire \GPIO[5]~input_o ;
wire \GPIO[6]~input_o ;
wire \GPIO[7]~input_o ;
wire \GPIO[8]~input_o ;
wire \GPIO[9]~input_o ;
wire \GPIO[10]~input_o ;
wire \GPIO[11]~input_o ;
wire \GPIO[12]~input_o ;
wire \GPIO[13]~input_o ;
wire \GPIO[14]~input_o ;
wire \GPIO[15]~input_o ;
wire \GPIO[16]~input_o ;
wire \GPIO[17]~input_o ;
wire \GPIO[18]~input_o ;
wire \GPIO[19]~input_o ;
wire \GPIO[20]~input_o ;
wire \GPIO[21]~input_o ;
wire \GPIO[22]~input_o ;
wire \GPIO[23]~input_o ;
wire \GPIO[24]~input_o ;
wire \GPIO[25]~input_o ;
wire \GPIO[26]~input_o ;
wire \GPIO[27]~input_o ;
wire \GPIO[28]~input_o ;
wire \GPIO[29]~input_o ;
wire \GPIO[30]~input_o ;
wire \GPIO[31]~input_o ;
wire \GPIO[32]~input_o ;
wire \GPIO[33]~input_o ;
wire \GPIO[34]~input_o ;
wire \GPIO[35]~input_o ;
wire \GPIO[1]~input_o ;
wire \GPIO[2]~input_o ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \~QUARTUS_CREATED_UNVM~~busy ;
wire \~QUARTUS_CREATED_ADC1~~eoc ;
wire \~QUARTUS_CREATED_ADC2~~eoc ;
wire \ARDUINO_IO[0]~output_o ;
wire \ARDUINO_IO[1]~output_o ;
wire \ARDUINO_IO[2]~output_o ;
wire \ARDUINO_IO[3]~output_o ;
wire \ARDUINO_IO[4]~output_o ;
wire \ARDUINO_IO[5]~output_o ;
wire \ARDUINO_IO[6]~output_o ;
wire \ARDUINO_IO[7]~output_o ;
wire \ARDUINO_IO[8]~output_o ;
wire \ARDUINO_IO[9]~output_o ;
wire \ARDUINO_IO[10]~output_o ;
wire \ARDUINO_IO[11]~output_o ;
wire \ARDUINO_IO[12]~output_o ;
wire \ARDUINO_IO[13]~output_o ;
wire \ARDUINO_IO[14]~output_o ;
wire \ARDUINO_IO[15]~output_o ;
wire \GPIO[3]~output_o ;
wire \GPIO[4]~output_o ;
wire \GPIO[5]~output_o ;
wire \GPIO[6]~output_o ;
wire \GPIO[7]~output_o ;
wire \GPIO[8]~output_o ;
wire \GPIO[9]~output_o ;
wire \GPIO[10]~output_o ;
wire \GPIO[11]~output_o ;
wire \GPIO[12]~output_o ;
wire \GPIO[13]~output_o ;
wire \GPIO[14]~output_o ;
wire \GPIO[15]~output_o ;
wire \GPIO[16]~output_o ;
wire \GPIO[17]~output_o ;
wire \GPIO[18]~output_o ;
wire \GPIO[19]~output_o ;
wire \GPIO[20]~output_o ;
wire \GPIO[21]~output_o ;
wire \GPIO[22]~output_o ;
wire \GPIO[23]~output_o ;
wire \GPIO[24]~output_o ;
wire \GPIO[25]~output_o ;
wire \GPIO[26]~output_o ;
wire \GPIO[27]~output_o ;
wire \GPIO[28]~output_o ;
wire \GPIO[29]~output_o ;
wire \GPIO[30]~output_o ;
wire \GPIO[31]~output_o ;
wire \GPIO[32]~output_o ;
wire \GPIO[33]~output_o ;
wire \GPIO[34]~output_o ;
wire \GPIO[35]~output_o ;
wire \GPIO[0]~output_o ;
wire \GPIO[1]~output_o ;
wire \GPIO[2]~output_o ;
wire \HEX5[0]~output_o ;
wire \HEX5[1]~output_o ;
wire \HEX5[2]~output_o ;
wire \HEX5[3]~output_o ;
wire \HEX5[4]~output_o ;
wire \HEX5[5]~output_o ;
wire \HEX5[6]~output_o ;
wire \HEX4[0]~output_o ;
wire \HEX4[1]~output_o ;
wire \HEX4[2]~output_o ;
wire \HEX4[3]~output_o ;
wire \HEX4[4]~output_o ;
wire \HEX4[5]~output_o ;
wire \HEX4[6]~output_o ;
wire \HEX3[0]~output_o ;
wire \HEX3[1]~output_o ;
wire \HEX3[2]~output_o ;
wire \HEX3[3]~output_o ;
wire \HEX3[4]~output_o ;
wire \HEX3[5]~output_o ;
wire \HEX3[6]~output_o ;
wire \HEX2[0]~output_o ;
wire \HEX2[1]~output_o ;
wire \HEX2[2]~output_o ;
wire \HEX2[3]~output_o ;
wire \HEX2[4]~output_o ;
wire \HEX2[5]~output_o ;
wire \HEX2[6]~output_o ;
wire \HEX1[0]~output_o ;
wire \HEX1[1]~output_o ;
wire \HEX1[2]~output_o ;
wire \HEX1[3]~output_o ;
wire \HEX1[4]~output_o ;
wire \HEX1[5]~output_o ;
wire \HEX1[6]~output_o ;
wire \HEX0[0]~output_o ;
wire \HEX0[1]~output_o ;
wire \HEX0[2]~output_o ;
wire \HEX0[3]~output_o ;
wire \HEX0[4]~output_o ;
wire \HEX0[5]~output_o ;
wire \HEX0[6]~output_o ;
wire \LEDR[0]~output_o ;
wire \LEDR[1]~output_o ;
wire \LEDR[2]~output_o ;
wire \LEDR[3]~output_o ;
wire \LEDR[4]~output_o ;
wire \LEDR[5]~output_o ;
wire \LEDR[6]~output_o ;
wire \LEDR[7]~output_o ;
wire \LEDR[8]~output_o ;
wire \LEDR[9]~output_o ;
wire \GPIO[0]~input_o ;
wire \CLOCK_50~input_o ;
wire \CLOCK_50~inputclkctrl_outclk ;
wire \MEM_UART_1|uart_inst|UART_TX1|TXout~feeder_combout ;
wire \KEY[0]~input_o ;
wire \MEM_UART_1|uart_inst|UART_TX1|TXout~q ;
wire \MEM_UART_1|uart_inst|UART_RX1|clkCount[0]~9_combout ;
wire \MEM_UART_1|uart_inst|UART_RX1|clkCount[3]~16 ;
wire \MEM_UART_1|uart_inst|UART_RX1|clkCount[4]~17_combout ;
wire \MEM_UART_1|uart_inst|UART_RX1|LessThan2~2_combout ;
wire \MEM_UART_1|uart_inst|UART_RX1|clkCount[4]~18 ;
wire \MEM_UART_1|uart_inst|UART_RX1|clkCount[5]~20_combout ;
wire \MEM_UART_1|uart_inst|UART_RX1|LessThan2~3_combout ;
wire \MEM_UART_1|uart_inst|UART_RX1|clkCount[1]~22_combout ;
wire \MEM_UART_1|uart_inst|UART_RX1|regInMeta~feeder_combout ;
wire \MEM_UART_1|uart_inst|UART_RX1|regInMeta~q ;
wire \MEM_UART_1|uart_inst|UART_RX1|regIn~feeder_combout ;
wire \MEM_UART_1|uart_inst|UART_RX1|regIn~q ;
wire \MEM_UART_1|uart_inst|UART_RX1|state~8_combout ;
wire \MEM_UART_1|uart_inst|UART_RX1|state~9_combout ;
wire \MEM_UART_1|uart_inst|UART_RX1|state.IDLE~q ;
wire \MEM_UART_1|uart_inst|UART_RX1|Equal0~0_combout ;
wire \MEM_UART_1|uart_inst|UART_RX1|Selector20~0_combout ;
wire \MEM_UART_1|uart_inst|UART_RX1|Selector20~1_combout ;
wire \MEM_UART_1|uart_inst|UART_RX1|state.START~q ;
wire \MEM_UART_1|uart_inst|UART_RX1|clkCount[1]~8_combout ;
wire \MEM_UART_1|uart_inst|UART_RX1|clkCount[1]~19_combout ;
wire \MEM_UART_1|uart_inst|UART_RX1|clkCount[0]~10 ;
wire \MEM_UART_1|uart_inst|UART_RX1|clkCount[1]~11_combout ;
wire \MEM_UART_1|uart_inst|UART_RX1|clkCount[1]~12 ;
wire \MEM_UART_1|uart_inst|UART_RX1|clkCount[2]~13_combout ;
wire \MEM_UART_1|uart_inst|UART_RX1|clkCount[2]~14 ;
wire \MEM_UART_1|uart_inst|UART_RX1|clkCount[3]~15_combout ;
wire \MEM_UART_1|uart_inst|UART_RX1|LessThan2~4_combout ;
wire \MEM_UART_1|uart_inst|UART_RX1|Selector21~0_combout ;
wire \MEM_UART_1|uart_inst|UART_RX1|state.RECEIVE~q ;
wire \MEM_UART_1|uart_inst|UART_RX1|index~7_combout ;
wire \MEM_UART_1|uart_inst|UART_RX1|index[2]~9_combout ;
wire \MEM_UART_1|uart_inst|UART_RX1|index[2]~10_combout ;
wire \MEM_UART_1|uart_inst|UART_RX1|index~6_combout ;
wire \MEM_UART_1|uart_inst|UART_RX1|Add1~0_combout ;
wire \MEM_UART_1|uart_inst|UART_RX1|index~8_combout ;
wire \MEM_UART_1|uart_inst|UART_RX1|Selector10~1_combout ;
wire \MEM_UART_1|uart_inst|UART_RX1|index[2]~4_combout ;
wire \MEM_UART_1|uart_inst|UART_RX1|index[3]~5_combout ;
wire \MEM_UART_1|uart_inst|UART_RX1|Selector22~0_combout ;
wire \MEM_UART_1|uart_inst|UART_RX1|state.DONE~q ;
wire \MEM_UART_1|uart_inst|UART_RX1|Selector18~0_combout ;
wire \MEM_UART_1|uart_inst|UART_RX1|Selector18~1_combout ;
wire \MEM_UART_1|uart_inst|UART_RX1|dataDone~q ;
wire \MEM_UART_1|byte_count[0]~1_combout ;
wire \KEY[0]~inputclkctrl_outclk ;
wire \MEM_UART_1|byte_count[1]~0_combout ;
wire \MEM_UART_1|wr_data[0]~0_combout ;
wire \MEM_UART_1|wr_en~feeder_combout ;
wire \MEM_UART_1|wr_en~q ;
wire \MEM_UART_1|uart_inst|UART_RX1|Selector17~0_combout ;
wire \MEM_UART_1|uart_inst|UART_RX1|Selector17~1_combout ;
wire \MEM_UART_1|uart_inst|UART_RX1|Selector13~4_combout ;
wire \MEM_UART_1|uart_inst|UART_RX1|Selector13~0_combout ;
wire \MEM_UART_1|uart_inst|UART_RX1|Selector13~1_combout ;
wire \MEM_UART_1|uart_inst|UART_RX1|Selector17~2_combout ;
wire \MEM_UART_1|uart_inst|UART_RX1|Selector17~3_combout ;
wire \MEM_UART_1|uart_inst|UART_RX1|RXout[0]~feeder_combout ;
wire \MEM_UART_1|uart_inst|UART_RX1|RXout[0]~0_combout ;
wire \MEM_UART_1|wr_data[0]~feeder_combout ;
wire \MEM_UART_1|wr_data[0]~1_combout ;
wire \MEM_UART_1|wr_addr[0]~7_combout ;
wire \MEM_UART_1|wr_addr[1]~8_combout ;
wire \MEM_UART_1|wr_addr[1]~9 ;
wire \MEM_UART_1|wr_addr[2]~10_combout ;
wire \MEM_UART_1|wr_addr[2]~11 ;
wire \MEM_UART_1|wr_addr[3]~12_combout ;
wire \MEM_UART_1|wr_addr[3]~13 ;
wire \MEM_UART_1|wr_addr[4]~14_combout ;
wire \MEM_UART_1|wr_addr[4]~15 ;
wire \MEM_UART_1|wr_addr[5]~16_combout ;
wire \MEM_UART_1|wr_addr[5]~17 ;
wire \MEM_UART_1|wr_addr[6]~18_combout ;
wire \MEM_UART_1|wr_addr[6]~19 ;
wire \MEM_UART_1|wr_addr[7]~20_combout ;
wire \SW[0]~input_o ;
wire \SW[1]~input_o ;
wire \SW[2]~input_o ;
wire \SW[3]~input_o ;
wire \SW[4]~input_o ;
wire \SW[5]~input_o ;
wire \SW[6]~input_o ;
wire \SW[7]~input_o ;
wire \MEM_UART_1|uart_inst|UART_RX1|Selector16~1_combout ;
wire \MEM_UART_1|uart_inst|UART_RX1|Selector16~0_combout ;
wire \MEM_UART_1|uart_inst|UART_RX1|Selector16~2_combout ;
wire \MEM_UART_1|uart_inst|UART_RX1|Selector16~3_combout ;
wire \MEM_UART_1|uart_inst|UART_RX1|RXout[1]~feeder_combout ;
wire \MEM_UART_1|wr_data[1]~feeder_combout ;
wire \MEM_UART_1|uart_inst|UART_RX1|Selector15~1_combout ;
wire \MEM_UART_1|uart_inst|UART_RX1|Selector15~0_combout ;
wire \MEM_UART_1|uart_inst|UART_RX1|Selector15~2_combout ;
wire \MEM_UART_1|uart_inst|UART_RX1|Selector15~3_combout ;
wire \MEM_UART_1|uart_inst|UART_RX1|RXout[2]~feeder_combout ;
wire \MEM_UART_1|wr_data[2]~feeder_combout ;
wire \MEM_UART_1|uart_inst|UART_RX1|Selector14~2_combout ;
wire \MEM_UART_1|uart_inst|UART_RX1|Selector14~3_combout ;
wire \MEM_UART_1|uart_inst|UART_RX1|Selector14~5_combout ;
wire \MEM_UART_1|uart_inst|UART_RX1|Selector14~4_combout ;
wire \MEM_UART_1|uart_inst|UART_RX1|RXout[3]~feeder_combout ;
wire \MEM_UART_1|wr_data[3]~feeder_combout ;
wire \MEM_UART_1|uart_inst|UART_RX1|Selector13~2_combout ;
wire \MEM_UART_1|uart_inst|UART_RX1|Selector13~3_combout ;
wire \MEM_UART_1|uart_inst|UART_RX1|Selector13~5_combout ;
wire \MEM_UART_1|uart_inst|UART_RX1|Selector13~6_combout ;
wire \MEM_UART_1|uart_inst|UART_RX1|RXout[4]~feeder_combout ;
wire \MEM_UART_1|wr_data[4]~feeder_combout ;
wire \MEM_UART_1|uart_inst|UART_RX1|Selector12~1_combout ;
wire \MEM_UART_1|uart_inst|UART_RX1|Selector12~0_combout ;
wire \MEM_UART_1|uart_inst|UART_RX1|Selector12~2_combout ;
wire \MEM_UART_1|uart_inst|UART_RX1|Selector12~3_combout ;
wire \MEM_UART_1|uart_inst|UART_RX1|RXout[5]~feeder_combout ;
wire \MEM_UART_1|wr_data[5]~feeder_combout ;
wire \MEM_UART_1|uart_inst|UART_RX1|Selector11~0_combout ;
wire \MEM_UART_1|uart_inst|UART_RX1|Selector11~1_combout ;
wire \MEM_UART_1|uart_inst|UART_RX1|Selector11~2_combout ;
wire \MEM_UART_1|uart_inst|UART_RX1|Selector11~3_combout ;
wire \MEM_UART_1|uart_inst|UART_RX1|RXout[6]~feeder_combout ;
wire \MEM_UART_1|wr_data[6]~feeder_combout ;
wire \MEM_UART_1|uart_inst|UART_RX1|Selector10~0_combout ;
wire \MEM_UART_1|uart_inst|UART_RX1|Selector10~2_combout ;
wire \MEM_UART_1|uart_inst|UART_RX1|Selector10~3_combout ;
wire \MEM_UART_1|uart_inst|UART_RX1|RXout[7]~feeder_combout ;
wire \MEM_UART_1|wr_data[7]~feeder_combout ;
wire \MEM_UART_1|instr_mem_inst|mem_rtl_0|auto_generated|ram_block1a5 ;
wire \MEM_UART_1|instr_mem_inst|mem_rtl_0|auto_generated|ram_block1a4 ;
wire \MEM_UART_1|instr_mem_inst|mem_rtl_0|auto_generated|ram_block1a7 ;
wire \MEM_UART_1|instr_mem_inst|mem_rtl_0|auto_generated|ram_block1a6 ;
wire \H5|WideOr6~0_combout ;
wire \H5|WideOr5~0_combout ;
wire \H5|WideOr4~0_combout ;
wire \H5|WideOr3~0_combout ;
wire \H5|WideOr2~0_combout ;
wire \H5|WideOr1~0_combout ;
wire \H5|WideOr0~0_combout ;
wire \MEM_UART_1|instr_mem_inst|mem_rtl_0|auto_generated|ram_block1a1 ;
wire \MEM_UART_1|instr_mem_inst|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \MEM_UART_1|instr_mem_inst|mem_rtl_0|auto_generated|ram_block1a3 ;
wire \MEM_UART_1|instr_mem_inst|mem_rtl_0|auto_generated|ram_block1a2 ;
wire \H4|WideOr6~0_combout ;
wire \H4|WideOr5~0_combout ;
wire \H4|WideOr4~0_combout ;
wire \H4|WideOr3~0_combout ;
wire \H4|WideOr2~0_combout ;
wire \H4|WideOr1~0_combout ;
wire \H4|WideOr0~0_combout ;
wire \H1|WideOr6~0_combout ;
wire \H1|WideOr5~0_combout ;
wire \H1|WideOr4~0_combout ;
wire \H1|WideOr3~0_combout ;
wire \H1|WideOr2~0_combout ;
wire \H1|WideOr1~0_combout ;
wire \H1|WideOr0~0_combout ;
wire \H0|WideOr6~0_combout ;
wire \H0|WideOr5~0_combout ;
wire \H0|WideOr4~0_combout ;
wire \H0|WideOr3~0_combout ;
wire \H0|WideOr2~0_combout ;
wire \H0|WideOr1~0_combout ;
wire \H0|WideOr0~0_combout ;
wire [7:0] \MEM_UART_1|uart_inst|UART_RX1|RXout ;
wire [7:0] \MEM_UART_1|wr_addr ;
wire [31:0] \MEM_UART_1|wr_data ;
wire [5:0] \MEM_UART_1|uart_inst|UART_RX1|clkCount ;
wire [7:0] \MEM_UART_1|uart_inst|UART_RX1|dataOut ;
wire [1:0] \MEM_UART_1|byte_count ;
wire [3:0] \MEM_UART_1|uart_inst|UART_RX1|index ;

wire [35:0] \MEM_UART_1|instr_mem_inst|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;

assign \MEM_UART_1|instr_mem_inst|mem_rtl_0|auto_generated|ram_block1a0~portbdataout  = \MEM_UART_1|instr_mem_inst|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \MEM_UART_1|instr_mem_inst|mem_rtl_0|auto_generated|ram_block1a1  = \MEM_UART_1|instr_mem_inst|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \MEM_UART_1|instr_mem_inst|mem_rtl_0|auto_generated|ram_block1a2  = \MEM_UART_1|instr_mem_inst|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \MEM_UART_1|instr_mem_inst|mem_rtl_0|auto_generated|ram_block1a3  = \MEM_UART_1|instr_mem_inst|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \MEM_UART_1|instr_mem_inst|mem_rtl_0|auto_generated|ram_block1a4  = \MEM_UART_1|instr_mem_inst|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \MEM_UART_1|instr_mem_inst|mem_rtl_0|auto_generated|ram_block1a5  = \MEM_UART_1|instr_mem_inst|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \MEM_UART_1|instr_mem_inst|mem_rtl_0|auto_generated|ram_block1a6  = \MEM_UART_1|instr_mem_inst|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \MEM_UART_1|instr_mem_inst|mem_rtl_0|auto_generated|ram_block1a7  = \MEM_UART_1|instr_mem_inst|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];

hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: LCCOMB_X44_Y42_N12
fiftyfivenm_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):
// \~QUARTUS_CREATED_GND~I_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.cout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 16'h0000;
defparam \~QUARTUS_CREATED_GND~I .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOOBUF_X31_Y39_N16
fiftyfivenm_io_obuf \ARDUINO_IO[0]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ARDUINO_IO[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \ARDUINO_IO[0]~output .bus_hold = "false";
defparam \ARDUINO_IO[0]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X78_Y40_N23
fiftyfivenm_io_obuf \ARDUINO_IO[1]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ARDUINO_IO[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \ARDUINO_IO[1]~output .bus_hold = "false";
defparam \ARDUINO_IO[1]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X78_Y24_N16
fiftyfivenm_io_obuf \ARDUINO_IO[2]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ARDUINO_IO[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \ARDUINO_IO[2]~output .bus_hold = "false";
defparam \ARDUINO_IO[2]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X49_Y54_N9
fiftyfivenm_io_obuf \ARDUINO_IO[3]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ARDUINO_IO[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \ARDUINO_IO[3]~output .bus_hold = "false";
defparam \ARDUINO_IO[3]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N2
fiftyfivenm_io_obuf \ARDUINO_IO[4]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ARDUINO_IO[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \ARDUINO_IO[4]~output .bus_hold = "false";
defparam \ARDUINO_IO[4]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X26_Y39_N2
fiftyfivenm_io_obuf \ARDUINO_IO[5]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ARDUINO_IO[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \ARDUINO_IO[5]~output .bus_hold = "false";
defparam \ARDUINO_IO[5]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N16
fiftyfivenm_io_obuf \ARDUINO_IO[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ARDUINO_IO[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \ARDUINO_IO[6]~output .bus_hold = "false";
defparam \ARDUINO_IO[6]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X54_Y54_N16
fiftyfivenm_io_obuf \ARDUINO_IO[7]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ARDUINO_IO[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \ARDUINO_IO[7]~output .bus_hold = "false";
defparam \ARDUINO_IO[7]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X78_Y17_N9
fiftyfivenm_io_obuf \ARDUINO_IO[8]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ARDUINO_IO[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \ARDUINO_IO[8]~output .bus_hold = "false";
defparam \ARDUINO_IO[8]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N23
fiftyfivenm_io_obuf \ARDUINO_IO[9]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ARDUINO_IO[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \ARDUINO_IO[9]~output .bus_hold = "false";
defparam \ARDUINO_IO[9]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X62_Y54_N30
fiftyfivenm_io_obuf \ARDUINO_IO[10]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ARDUINO_IO[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \ARDUINO_IO[10]~output .bus_hold = "false";
defparam \ARDUINO_IO[10]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X66_Y54_N2
fiftyfivenm_io_obuf \ARDUINO_IO[11]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ARDUINO_IO[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \ARDUINO_IO[11]~output .bus_hold = "false";
defparam \ARDUINO_IO[11]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N16
fiftyfivenm_io_obuf \ARDUINO_IO[12]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ARDUINO_IO[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \ARDUINO_IO[12]~output .bus_hold = "false";
defparam \ARDUINO_IO[12]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X78_Y35_N23
fiftyfivenm_io_obuf \ARDUINO_IO[13]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ARDUINO_IO[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \ARDUINO_IO[13]~output .bus_hold = "false";
defparam \ARDUINO_IO[13]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N2
fiftyfivenm_io_obuf \ARDUINO_IO[14]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ARDUINO_IO[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \ARDUINO_IO[14]~output .bus_hold = "false";
defparam \ARDUINO_IO[14]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X24_Y39_N23
fiftyfivenm_io_obuf \ARDUINO_IO[15]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ARDUINO_IO[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \ARDUINO_IO[15]~output .bus_hold = "false";
defparam \ARDUINO_IO[15]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X74_Y54_N9
fiftyfivenm_io_obuf \GPIO[3]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[3]~output .bus_hold = "false";
defparam \GPIO[3]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N23
fiftyfivenm_io_obuf \GPIO[4]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[4]~output .bus_hold = "false";
defparam \GPIO[4]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X60_Y54_N16
fiftyfivenm_io_obuf \GPIO[5]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[5]~output .bus_hold = "false";
defparam \GPIO[5]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N16
fiftyfivenm_io_obuf \GPIO[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[6]~output .bus_hold = "false";
defparam \GPIO[6]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X78_Y30_N16
fiftyfivenm_io_obuf \GPIO[7]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[7]~output .bus_hold = "false";
defparam \GPIO[7]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X78_Y16_N2
fiftyfivenm_io_obuf \GPIO[8]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[8]~output .bus_hold = "false";
defparam \GPIO[8]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y3_N2
fiftyfivenm_io_obuf \GPIO[9]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[9]~output .bus_hold = "false";
defparam \GPIO[9]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y34_N16
fiftyfivenm_io_obuf \GPIO[10]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[10]~output .bus_hold = "false";
defparam \GPIO[10]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N2
fiftyfivenm_io_obuf \GPIO[11]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[11]~output .bus_hold = "false";
defparam \GPIO[11]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X66_Y54_N23
fiftyfivenm_io_obuf \GPIO[12]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[12]~output .bus_hold = "false";
defparam \GPIO[12]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X78_Y43_N23
fiftyfivenm_io_obuf \GPIO[13]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[13]~output .bus_hold = "false";
defparam \GPIO[13]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N2
fiftyfivenm_io_obuf \GPIO[14]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[14]~output .bus_hold = "false";
defparam \GPIO[14]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N30
fiftyfivenm_io_obuf \GPIO[15]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[15]~output .bus_hold = "false";
defparam \GPIO[15]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X78_Y41_N16
fiftyfivenm_io_obuf \GPIO[16]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[16]~output .bus_hold = "false";
defparam \GPIO[16]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y34_N9
fiftyfivenm_io_obuf \GPIO[17]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[17]~output .bus_hold = "false";
defparam \GPIO[17]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X78_Y30_N2
fiftyfivenm_io_obuf \GPIO[18]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[18]~output .bus_hold = "false";
defparam \GPIO[18]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X46_Y54_N23
fiftyfivenm_io_obuf \GPIO[19]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[19]~output .bus_hold = "false";
defparam \GPIO[19]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X78_Y20_N24
fiftyfivenm_io_obuf \GPIO[20]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[20]~output .bus_hold = "false";
defparam \GPIO[20]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N16
fiftyfivenm_io_obuf \GPIO[21]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[21]~output .bus_hold = "false";
defparam \GPIO[21]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X78_Y25_N9
fiftyfivenm_io_obuf \GPIO[22]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[22]~output .bus_hold = "false";
defparam \GPIO[22]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N30
fiftyfivenm_io_obuf \GPIO[23]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[23]~output .bus_hold = "false";
defparam \GPIO[23]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X36_Y39_N16
fiftyfivenm_io_obuf \GPIO[24]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[24]~output .bus_hold = "false";
defparam \GPIO[24]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X74_Y54_N23
fiftyfivenm_io_obuf \GPIO[25]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[25]~output .bus_hold = "false";
defparam \GPIO[25]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N16
fiftyfivenm_io_obuf \GPIO[26]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[26]~output .bus_hold = "false";
defparam \GPIO[26]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X74_Y54_N16
fiftyfivenm_io_obuf \GPIO[27]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[27]~output .bus_hold = "false";
defparam \GPIO[27]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X49_Y54_N23
fiftyfivenm_io_obuf \GPIO[28]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[28]~output .bus_hold = "false";
defparam \GPIO[28]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y9_N23
fiftyfivenm_io_obuf \GPIO[29]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[29]~output .bus_hold = "false";
defparam \GPIO[29]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X26_Y39_N9
fiftyfivenm_io_obuf \GPIO[30]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[30]~output .bus_hold = "false";
defparam \GPIO[30]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X78_Y30_N23
fiftyfivenm_io_obuf \GPIO[31]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[31]~output .bus_hold = "false";
defparam \GPIO[31]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X46_Y54_N30
fiftyfivenm_io_obuf \GPIO[32]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[32]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[32]~output .bus_hold = "false";
defparam \GPIO[32]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N30
fiftyfivenm_io_obuf \GPIO[33]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[33]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[33]~output .bus_hold = "false";
defparam \GPIO[33]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X78_Y21_N9
fiftyfivenm_io_obuf \GPIO[34]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[34]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[34]~output .bus_hold = "false";
defparam \GPIO[34]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N2
fiftyfivenm_io_obuf \GPIO[35]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[35]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[35]~output .bus_hold = "false";
defparam \GPIO[35]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N23
fiftyfivenm_io_obuf \GPIO[0]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[0]~output .bus_hold = "false";
defparam \GPIO[0]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N2
fiftyfivenm_io_obuf \GPIO[1]~output (
	.i(\GPIO[0]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[1]~output .bus_hold = "false";
defparam \GPIO[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y16_N16
fiftyfivenm_io_obuf \GPIO[2]~output (
	.i(\MEM_UART_1|uart_inst|UART_TX1|TXout~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[2]~output .bus_hold = "false";
defparam \GPIO[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y27_N9
fiftyfivenm_io_obuf \HEX5[0]~output (
	.i(\H5|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[0]~output .bus_hold = "false";
defparam \HEX5[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y30_N16
fiftyfivenm_io_obuf \HEX5[1]~output (
	.i(\H5|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[1]~output .bus_hold = "false";
defparam \HEX5[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y27_N2
fiftyfivenm_io_obuf \HEX5[2]~output (
	.i(\H5|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[2]~output .bus_hold = "false";
defparam \HEX5[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y27_N23
fiftyfivenm_io_obuf \HEX5[3]~output (
	.i(\H5|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[3]~output .bus_hold = "false";
defparam \HEX5[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y27_N16
fiftyfivenm_io_obuf \HEX5[4]~output (
	.i(\H5|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[4]~output .bus_hold = "false";
defparam \HEX5[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y34_N23
fiftyfivenm_io_obuf \HEX5[5]~output (
	.i(\H5|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[5]~output .bus_hold = "false";
defparam \HEX5[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y34_N2
fiftyfivenm_io_obuf \HEX5[6]~output (
	.i(!\H5|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[6]~output .bus_hold = "false";
defparam \HEX5[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y26_N16
fiftyfivenm_io_obuf \HEX4[0]~output (
	.i(\H4|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[0]~output .bus_hold = "false";
defparam \HEX4[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y30_N2
fiftyfivenm_io_obuf \HEX4[1]~output (
	.i(\H4|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[1]~output .bus_hold = "false";
defparam \HEX4[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y26_N2
fiftyfivenm_io_obuf \HEX4[2]~output (
	.i(\H4|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[2]~output .bus_hold = "false";
defparam \HEX4[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y30_N23
fiftyfivenm_io_obuf \HEX4[3]~output (
	.i(\H4|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[3]~output .bus_hold = "false";
defparam \HEX4[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y29_N2
fiftyfivenm_io_obuf \HEX4[4]~output (
	.i(\H4|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[4]~output .bus_hold = "false";
defparam \HEX4[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y26_N9
fiftyfivenm_io_obuf \HEX4[5]~output (
	.i(\H4|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[5]~output .bus_hold = "false";
defparam \HEX4[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y26_N23
fiftyfivenm_io_obuf \HEX4[6]~output (
	.i(!\H4|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[6]~output .bus_hold = "false";
defparam \HEX4[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y31_N9
fiftyfivenm_io_obuf \HEX3[0]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[0]~output .bus_hold = "false";
defparam \HEX3[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y39_N23
fiftyfivenm_io_obuf \HEX3[1]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[1]~output .bus_hold = "false";
defparam \HEX3[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y54_N16
fiftyfivenm_io_obuf \HEX3[2]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[2]~output .bus_hold = "false";
defparam \HEX3[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y44_N16
fiftyfivenm_io_obuf \HEX3[3]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[3]~output .bus_hold = "false";
defparam \HEX3[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y54_N9
fiftyfivenm_io_obuf \HEX3[4]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[4]~output .bus_hold = "false";
defparam \HEX3[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y39_N30
fiftyfivenm_io_obuf \HEX3[5]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[5]~output .bus_hold = "false";
defparam \HEX3[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N30
fiftyfivenm_io_obuf \HEX3[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[6]~output .bus_hold = "false";
defparam \HEX3[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N9
fiftyfivenm_io_obuf \HEX2[0]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[0]~output .bus_hold = "false";
defparam \HEX2[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y33_N9
fiftyfivenm_io_obuf \HEX2[1]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[1]~output .bus_hold = "false";
defparam \HEX2[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y39_N16
fiftyfivenm_io_obuf \HEX2[2]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[2]~output .bus_hold = "false";
defparam \HEX2[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y54_N30
fiftyfivenm_io_obuf \HEX2[3]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[3]~output .bus_hold = "false";
defparam \HEX2[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N9
fiftyfivenm_io_obuf \HEX2[4]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[4]~output .bus_hold = "false";
defparam \HEX2[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y39_N2
fiftyfivenm_io_obuf \HEX2[5]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[5]~output .bus_hold = "false";
defparam \HEX2[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y13_N23
fiftyfivenm_io_obuf \HEX2[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[6]~output .bus_hold = "false";
defparam \HEX2[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N23
fiftyfivenm_io_obuf \HEX1[0]~output (
	.i(\H1|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[0]~output .bus_hold = "false";
defparam \HEX1[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N9
fiftyfivenm_io_obuf \HEX1[1]~output (
	.i(\H1|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[1]~output .bus_hold = "false";
defparam \HEX1[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N30
fiftyfivenm_io_obuf \HEX1[2]~output (
	.i(\H1|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[2]~output .bus_hold = "false";
defparam \HEX1[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N16
fiftyfivenm_io_obuf \HEX1[3]~output (
	.i(\H1|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[3]~output .bus_hold = "false";
defparam \HEX1[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N23
fiftyfivenm_io_obuf \HEX1[4]~output (
	.i(\H1|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[4]~output .bus_hold = "false";
defparam \HEX1[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N2
fiftyfivenm_io_obuf \HEX1[5]~output (
	.i(\H1|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[5]~output .bus_hold = "false";
defparam \HEX1[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N30
fiftyfivenm_io_obuf \HEX1[6]~output (
	.i(!\H1|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[6]~output .bus_hold = "false";
defparam \HEX1[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y15_N23
fiftyfivenm_io_obuf \HEX0[0]~output (
	.i(\H0|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N9
fiftyfivenm_io_obuf \HEX0[1]~output (
	.i(\H0|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y15_N16
fiftyfivenm_io_obuf \HEX0[2]~output (
	.i(\H0|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y15_N9
fiftyfivenm_io_obuf \HEX0[3]~output (
	.i(\H0|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y15_N2
fiftyfivenm_io_obuf \HEX0[4]~output (
	.i(\H0|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N2
fiftyfivenm_io_obuf \HEX0[5]~output (
	.i(\H0|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y16_N2
fiftyfivenm_io_obuf \HEX0[6]~output (
	.i(!\H0|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y25_N2
fiftyfivenm_io_obuf \LEDR[0]~output (
	.i(\MEM_UART_1|instr_mem_inst|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[0]~output .bus_hold = "false";
defparam \LEDR[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y25_N9
fiftyfivenm_io_obuf \LEDR[1]~output (
	.i(\MEM_UART_1|instr_mem_inst|mem_rtl_0|auto_generated|ram_block1a1 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[1]~output .bus_hold = "false";
defparam \LEDR[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y25_N16
fiftyfivenm_io_obuf \LEDR[2]~output (
	.i(\MEM_UART_1|instr_mem_inst|mem_rtl_0|auto_generated|ram_block1a2 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[2]~output .bus_hold = "false";
defparam \LEDR[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y25_N23
fiftyfivenm_io_obuf \LEDR[3]~output (
	.i(\MEM_UART_1|instr_mem_inst|mem_rtl_0|auto_generated|ram_block1a3 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[3]~output .bus_hold = "false";
defparam \LEDR[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y28_N9
fiftyfivenm_io_obuf \LEDR[4]~output (
	.i(\MEM_UART_1|instr_mem_inst|mem_rtl_0|auto_generated|ram_block1a4 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[4]~output .bus_hold = "false";
defparam \LEDR[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y29_N9
fiftyfivenm_io_obuf \LEDR[5]~output (
	.i(\MEM_UART_1|instr_mem_inst|mem_rtl_0|auto_generated|ram_block1a5 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[5]~output .bus_hold = "false";
defparam \LEDR[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y28_N2
fiftyfivenm_io_obuf \LEDR[6]~output (
	.i(\MEM_UART_1|instr_mem_inst|mem_rtl_0|auto_generated|ram_block1a6 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[6]~output .bus_hold = "false";
defparam \LEDR[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y30_N9
fiftyfivenm_io_obuf \LEDR[7]~output (
	.i(\MEM_UART_1|instr_mem_inst|mem_rtl_0|auto_generated|ram_block1a7 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[7]~output .bus_hold = "false";
defparam \LEDR[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y44_N2
fiftyfivenm_io_obuf \LEDR[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[8]~output .bus_hold = "false";
defparam \LEDR[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y16_N16
fiftyfivenm_io_obuf \LEDR[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[9]~output .bus_hold = "false";
defparam \LEDR[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y23_N22
fiftyfivenm_io_ibuf \GPIO[0]~input (
	.i(GPIO[0]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO[0]~input_o ));
// synopsys translate_off
defparam \GPIO[0]~input .bus_hold = "false";
defparam \GPIO[0]~input .listen_to_nsleep_signal = "false";
defparam \GPIO[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y18_N15
fiftyfivenm_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .listen_to_nsleep_signal = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G3
fiftyfivenm_clkctrl \CLOCK_50~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\CLOCK_50~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\CLOCK_50~inputclkctrl_outclk ));
// synopsys translate_off
defparam \CLOCK_50~inputclkctrl .clock_type = "global clock";
defparam \CLOCK_50~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y16_N16
fiftyfivenm_lcell_comb \MEM_UART_1|uart_inst|UART_TX1|TXout~feeder (
// Equation(s):
// \MEM_UART_1|uart_inst|UART_TX1|TXout~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\MEM_UART_1|uart_inst|UART_TX1|TXout~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_UART_1|uart_inst|UART_TX1|TXout~feeder .lut_mask = 16'hFFFF;
defparam \MEM_UART_1|uart_inst|UART_TX1|TXout~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y18_N22
fiftyfivenm_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .listen_to_nsleep_signal = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X1_Y16_N17
dffeas \MEM_UART_1|uart_inst|UART_TX1|TXout (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\MEM_UART_1|uart_inst|UART_TX1|TXout~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\KEY[0]~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM_UART_1|uart_inst|UART_TX1|TXout~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MEM_UART_1|uart_inst|UART_TX1|TXout .is_wysiwyg = "true";
defparam \MEM_UART_1|uart_inst|UART_TX1|TXout .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y23_N14
fiftyfivenm_lcell_comb \MEM_UART_1|uart_inst|UART_RX1|clkCount[0]~9 (
// Equation(s):
// \MEM_UART_1|uart_inst|UART_RX1|clkCount[0]~9_combout  = \MEM_UART_1|uart_inst|UART_RX1|clkCount [0] $ (VCC)
// \MEM_UART_1|uart_inst|UART_RX1|clkCount[0]~10  = CARRY(\MEM_UART_1|uart_inst|UART_RX1|clkCount [0])

	.dataa(\MEM_UART_1|uart_inst|UART_RX1|clkCount [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\MEM_UART_1|uart_inst|UART_RX1|clkCount[0]~9_combout ),
	.cout(\MEM_UART_1|uart_inst|UART_RX1|clkCount[0]~10 ));
// synopsys translate_off
defparam \MEM_UART_1|uart_inst|UART_RX1|clkCount[0]~9 .lut_mask = 16'h55AA;
defparam \MEM_UART_1|uart_inst|UART_RX1|clkCount[0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y23_N20
fiftyfivenm_lcell_comb \MEM_UART_1|uart_inst|UART_RX1|clkCount[3]~15 (
// Equation(s):
// \MEM_UART_1|uart_inst|UART_RX1|clkCount[3]~15_combout  = (\MEM_UART_1|uart_inst|UART_RX1|clkCount [3] & (!\MEM_UART_1|uart_inst|UART_RX1|clkCount[2]~14 )) # (!\MEM_UART_1|uart_inst|UART_RX1|clkCount [3] & ((\MEM_UART_1|uart_inst|UART_RX1|clkCount[2]~14 ) 
// # (GND)))
// \MEM_UART_1|uart_inst|UART_RX1|clkCount[3]~16  = CARRY((!\MEM_UART_1|uart_inst|UART_RX1|clkCount[2]~14 ) # (!\MEM_UART_1|uart_inst|UART_RX1|clkCount [3]))

	.dataa(\MEM_UART_1|uart_inst|UART_RX1|clkCount [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\MEM_UART_1|uart_inst|UART_RX1|clkCount[2]~14 ),
	.combout(\MEM_UART_1|uart_inst|UART_RX1|clkCount[3]~15_combout ),
	.cout(\MEM_UART_1|uart_inst|UART_RX1|clkCount[3]~16 ));
// synopsys translate_off
defparam \MEM_UART_1|uart_inst|UART_RX1|clkCount[3]~15 .lut_mask = 16'h5A5F;
defparam \MEM_UART_1|uart_inst|UART_RX1|clkCount[3]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X2_Y23_N22
fiftyfivenm_lcell_comb \MEM_UART_1|uart_inst|UART_RX1|clkCount[4]~17 (
// Equation(s):
// \MEM_UART_1|uart_inst|UART_RX1|clkCount[4]~17_combout  = (\MEM_UART_1|uart_inst|UART_RX1|clkCount [4] & (\MEM_UART_1|uart_inst|UART_RX1|clkCount[3]~16  $ (GND))) # (!\MEM_UART_1|uart_inst|UART_RX1|clkCount [4] & 
// (!\MEM_UART_1|uart_inst|UART_RX1|clkCount[3]~16  & VCC))
// \MEM_UART_1|uart_inst|UART_RX1|clkCount[4]~18  = CARRY((\MEM_UART_1|uart_inst|UART_RX1|clkCount [4] & !\MEM_UART_1|uart_inst|UART_RX1|clkCount[3]~16 ))

	.dataa(gnd),
	.datab(\MEM_UART_1|uart_inst|UART_RX1|clkCount [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MEM_UART_1|uart_inst|UART_RX1|clkCount[3]~16 ),
	.combout(\MEM_UART_1|uart_inst|UART_RX1|clkCount[4]~17_combout ),
	.cout(\MEM_UART_1|uart_inst|UART_RX1|clkCount[4]~18 ));
// synopsys translate_off
defparam \MEM_UART_1|uart_inst|UART_RX1|clkCount[4]~17 .lut_mask = 16'hC30C;
defparam \MEM_UART_1|uart_inst|UART_RX1|clkCount[4]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X2_Y23_N23
dffeas \MEM_UART_1|uart_inst|UART_RX1|clkCount[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\MEM_UART_1|uart_inst|UART_RX1|clkCount[4]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\MEM_UART_1|uart_inst|UART_RX1|clkCount[1]~19_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM_UART_1|uart_inst|UART_RX1|clkCount [4]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM_UART_1|uart_inst|UART_RX1|clkCount[4] .is_wysiwyg = "true";
defparam \MEM_UART_1|uart_inst|UART_RX1|clkCount[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y23_N0
fiftyfivenm_lcell_comb \MEM_UART_1|uart_inst|UART_RX1|LessThan2~2 (
// Equation(s):
// \MEM_UART_1|uart_inst|UART_RX1|LessThan2~2_combout  = (\MEM_UART_1|uart_inst|UART_RX1|clkCount [4] & ((\MEM_UART_1|uart_inst|UART_RX1|clkCount [3]) # ((\MEM_UART_1|uart_inst|UART_RX1|clkCount [0]) # (\MEM_UART_1|uart_inst|UART_RX1|clkCount [1]))))

	.dataa(\MEM_UART_1|uart_inst|UART_RX1|clkCount [3]),
	.datab(\MEM_UART_1|uart_inst|UART_RX1|clkCount [0]),
	.datac(\MEM_UART_1|uart_inst|UART_RX1|clkCount [4]),
	.datad(\MEM_UART_1|uart_inst|UART_RX1|clkCount [1]),
	.cin(gnd),
	.combout(\MEM_UART_1|uart_inst|UART_RX1|LessThan2~2_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_UART_1|uart_inst|UART_RX1|LessThan2~2 .lut_mask = 16'hF0E0;
defparam \MEM_UART_1|uart_inst|UART_RX1|LessThan2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y23_N24
fiftyfivenm_lcell_comb \MEM_UART_1|uart_inst|UART_RX1|clkCount[5]~20 (
// Equation(s):
// \MEM_UART_1|uart_inst|UART_RX1|clkCount[5]~20_combout  = \MEM_UART_1|uart_inst|UART_RX1|clkCount[4]~18  $ (\MEM_UART_1|uart_inst|UART_RX1|clkCount [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\MEM_UART_1|uart_inst|UART_RX1|clkCount [5]),
	.cin(\MEM_UART_1|uart_inst|UART_RX1|clkCount[4]~18 ),
	.combout(\MEM_UART_1|uart_inst|UART_RX1|clkCount[5]~20_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_UART_1|uart_inst|UART_RX1|clkCount[5]~20 .lut_mask = 16'h0FF0;
defparam \MEM_UART_1|uart_inst|UART_RX1|clkCount[5]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X2_Y23_N25
dffeas \MEM_UART_1|uart_inst|UART_RX1|clkCount[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\MEM_UART_1|uart_inst|UART_RX1|clkCount[5]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\MEM_UART_1|uart_inst|UART_RX1|clkCount[1]~19_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM_UART_1|uart_inst|UART_RX1|clkCount [5]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM_UART_1|uart_inst|UART_RX1|clkCount[5] .is_wysiwyg = "true";
defparam \MEM_UART_1|uart_inst|UART_RX1|clkCount[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y23_N10
fiftyfivenm_lcell_comb \MEM_UART_1|uart_inst|UART_RX1|LessThan2~3 (
// Equation(s):
// \MEM_UART_1|uart_inst|UART_RX1|LessThan2~3_combout  = (\MEM_UART_1|uart_inst|UART_RX1|clkCount [5] & ((\MEM_UART_1|uart_inst|UART_RX1|clkCount [2]) # (\MEM_UART_1|uart_inst|UART_RX1|clkCount [3])))

	.dataa(gnd),
	.datab(\MEM_UART_1|uart_inst|UART_RX1|clkCount [2]),
	.datac(\MEM_UART_1|uart_inst|UART_RX1|clkCount [3]),
	.datad(\MEM_UART_1|uart_inst|UART_RX1|clkCount [5]),
	.cin(gnd),
	.combout(\MEM_UART_1|uart_inst|UART_RX1|LessThan2~3_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_UART_1|uart_inst|UART_RX1|LessThan2~3 .lut_mask = 16'hFC00;
defparam \MEM_UART_1|uart_inst|UART_RX1|LessThan2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y23_N6
fiftyfivenm_lcell_comb \MEM_UART_1|uart_inst|UART_RX1|clkCount[1]~22 (
// Equation(s):
// \MEM_UART_1|uart_inst|UART_RX1|clkCount[1]~22_combout  = (\MEM_UART_1|uart_inst|UART_RX1|LessThan2~2_combout  & (\MEM_UART_1|uart_inst|UART_RX1|LessThan2~3_combout  & ((\MEM_UART_1|uart_inst|UART_RX1|state.RECEIVE~q ) # 
// (\MEM_UART_1|uart_inst|UART_RX1|state.DONE~q ))))

	.dataa(\MEM_UART_1|uart_inst|UART_RX1|state.RECEIVE~q ),
	.datab(\MEM_UART_1|uart_inst|UART_RX1|LessThan2~2_combout ),
	.datac(\MEM_UART_1|uart_inst|UART_RX1|state.DONE~q ),
	.datad(\MEM_UART_1|uart_inst|UART_RX1|LessThan2~3_combout ),
	.cin(gnd),
	.combout(\MEM_UART_1|uart_inst|UART_RX1|clkCount[1]~22_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_UART_1|uart_inst|UART_RX1|clkCount[1]~22 .lut_mask = 16'hC800;
defparam \MEM_UART_1|uart_inst|UART_RX1|clkCount[1]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y24_N28
fiftyfivenm_lcell_comb \MEM_UART_1|uart_inst|UART_RX1|regInMeta~feeder (
// Equation(s):
// \MEM_UART_1|uart_inst|UART_RX1|regInMeta~feeder_combout  = \GPIO[0]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\GPIO[0]~input_o ),
	.cin(gnd),
	.combout(\MEM_UART_1|uart_inst|UART_RX1|regInMeta~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_UART_1|uart_inst|UART_RX1|regInMeta~feeder .lut_mask = 16'hFF00;
defparam \MEM_UART_1|uart_inst|UART_RX1|regInMeta~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y24_N29
dffeas \MEM_UART_1|uart_inst|UART_RX1|regInMeta (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\MEM_UART_1|uart_inst|UART_RX1|regInMeta~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM_UART_1|uart_inst|UART_RX1|regInMeta~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MEM_UART_1|uart_inst|UART_RX1|regInMeta .is_wysiwyg = "true";
defparam \MEM_UART_1|uart_inst|UART_RX1|regInMeta .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y24_N18
fiftyfivenm_lcell_comb \MEM_UART_1|uart_inst|UART_RX1|regIn~feeder (
// Equation(s):
// \MEM_UART_1|uart_inst|UART_RX1|regIn~feeder_combout  = \MEM_UART_1|uart_inst|UART_RX1|regInMeta~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\MEM_UART_1|uart_inst|UART_RX1|regInMeta~q ),
	.cin(gnd),
	.combout(\MEM_UART_1|uart_inst|UART_RX1|regIn~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_UART_1|uart_inst|UART_RX1|regIn~feeder .lut_mask = 16'hFF00;
defparam \MEM_UART_1|uart_inst|UART_RX1|regIn~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y24_N19
dffeas \MEM_UART_1|uart_inst|UART_RX1|regIn (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\MEM_UART_1|uart_inst|UART_RX1|regIn~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM_UART_1|uart_inst|UART_RX1|regIn~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MEM_UART_1|uart_inst|UART_RX1|regIn .is_wysiwyg = "true";
defparam \MEM_UART_1|uart_inst|UART_RX1|regIn .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y24_N30
fiftyfivenm_lcell_comb \MEM_UART_1|uart_inst|UART_RX1|state~8 (
// Equation(s):
// \MEM_UART_1|uart_inst|UART_RX1|state~8_combout  = ((\MEM_UART_1|uart_inst|UART_RX1|regIn~q  & !\MEM_UART_1|uart_inst|UART_RX1|state.IDLE~q )) # (!\KEY[0]~input_o )

	.dataa(\MEM_UART_1|uart_inst|UART_RX1|regIn~q ),
	.datab(\KEY[0]~input_o ),
	.datac(\MEM_UART_1|uart_inst|UART_RX1|state.IDLE~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\MEM_UART_1|uart_inst|UART_RX1|state~8_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_UART_1|uart_inst|UART_RX1|state~8 .lut_mask = 16'h3B3B;
defparam \MEM_UART_1|uart_inst|UART_RX1|state~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y24_N22
fiftyfivenm_lcell_comb \MEM_UART_1|uart_inst|UART_RX1|state~9 (
// Equation(s):
// \MEM_UART_1|uart_inst|UART_RX1|state~9_combout  = (!\MEM_UART_1|uart_inst|UART_RX1|state~8_combout  & (((!\MEM_UART_1|uart_inst|UART_RX1|LessThan2~3_combout ) # (!\MEM_UART_1|uart_inst|UART_RX1|LessThan2~2_combout )) # 
// (!\MEM_UART_1|uart_inst|UART_RX1|state.DONE~q )))

	.dataa(\MEM_UART_1|uart_inst|UART_RX1|state.DONE~q ),
	.datab(\MEM_UART_1|uart_inst|UART_RX1|LessThan2~2_combout ),
	.datac(\MEM_UART_1|uart_inst|UART_RX1|state~8_combout ),
	.datad(\MEM_UART_1|uart_inst|UART_RX1|LessThan2~3_combout ),
	.cin(gnd),
	.combout(\MEM_UART_1|uart_inst|UART_RX1|state~9_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_UART_1|uart_inst|UART_RX1|state~9 .lut_mask = 16'h070F;
defparam \MEM_UART_1|uart_inst|UART_RX1|state~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X3_Y24_N23
dffeas \MEM_UART_1|uart_inst|UART_RX1|state.IDLE (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\MEM_UART_1|uart_inst|UART_RX1|state~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM_UART_1|uart_inst|UART_RX1|state.IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MEM_UART_1|uart_inst|UART_RX1|state.IDLE .is_wysiwyg = "true";
defparam \MEM_UART_1|uart_inst|UART_RX1|state.IDLE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y23_N4
fiftyfivenm_lcell_comb \MEM_UART_1|uart_inst|UART_RX1|Equal0~0 (
// Equation(s):
// \MEM_UART_1|uart_inst|UART_RX1|Equal0~0_combout  = (!\MEM_UART_1|uart_inst|UART_RX1|clkCount [2] & (\MEM_UART_1|uart_inst|UART_RX1|clkCount [1] & (\MEM_UART_1|uart_inst|UART_RX1|clkCount [3] & !\MEM_UART_1|uart_inst|UART_RX1|clkCount [0])))

	.dataa(\MEM_UART_1|uart_inst|UART_RX1|clkCount [2]),
	.datab(\MEM_UART_1|uart_inst|UART_RX1|clkCount [1]),
	.datac(\MEM_UART_1|uart_inst|UART_RX1|clkCount [3]),
	.datad(\MEM_UART_1|uart_inst|UART_RX1|clkCount [0]),
	.cin(gnd),
	.combout(\MEM_UART_1|uart_inst|UART_RX1|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_UART_1|uart_inst|UART_RX1|Equal0~0 .lut_mask = 16'h0040;
defparam \MEM_UART_1|uart_inst|UART_RX1|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y23_N12
fiftyfivenm_lcell_comb \MEM_UART_1|uart_inst|UART_RX1|Selector20~0 (
// Equation(s):
// \MEM_UART_1|uart_inst|UART_RX1|Selector20~0_combout  = (\MEM_UART_1|uart_inst|UART_RX1|clkCount [4] & (!\MEM_UART_1|uart_inst|UART_RX1|clkCount [5] & \MEM_UART_1|uart_inst|UART_RX1|Equal0~0_combout ))

	.dataa(\MEM_UART_1|uart_inst|UART_RX1|clkCount [4]),
	.datab(gnd),
	.datac(\MEM_UART_1|uart_inst|UART_RX1|clkCount [5]),
	.datad(\MEM_UART_1|uart_inst|UART_RX1|Equal0~0_combout ),
	.cin(gnd),
	.combout(\MEM_UART_1|uart_inst|UART_RX1|Selector20~0_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_UART_1|uart_inst|UART_RX1|Selector20~0 .lut_mask = 16'h0A00;
defparam \MEM_UART_1|uart_inst|UART_RX1|Selector20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y23_N28
fiftyfivenm_lcell_comb \MEM_UART_1|uart_inst|UART_RX1|Selector20~1 (
// Equation(s):
// \MEM_UART_1|uart_inst|UART_RX1|Selector20~1_combout  = (\MEM_UART_1|uart_inst|UART_RX1|regIn~q  & (((\MEM_UART_1|uart_inst|UART_RX1|state.START~q  & !\MEM_UART_1|uart_inst|UART_RX1|Selector20~0_combout )))) # (!\MEM_UART_1|uart_inst|UART_RX1|regIn~q  & 
// (((\MEM_UART_1|uart_inst|UART_RX1|state.START~q  & !\MEM_UART_1|uart_inst|UART_RX1|Selector20~0_combout )) # (!\MEM_UART_1|uart_inst|UART_RX1|state.IDLE~q )))

	.dataa(\MEM_UART_1|uart_inst|UART_RX1|regIn~q ),
	.datab(\MEM_UART_1|uart_inst|UART_RX1|state.IDLE~q ),
	.datac(\MEM_UART_1|uart_inst|UART_RX1|state.START~q ),
	.datad(\MEM_UART_1|uart_inst|UART_RX1|Selector20~0_combout ),
	.cin(gnd),
	.combout(\MEM_UART_1|uart_inst|UART_RX1|Selector20~1_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_UART_1|uart_inst|UART_RX1|Selector20~1 .lut_mask = 16'h11F1;
defparam \MEM_UART_1|uart_inst|UART_RX1|Selector20~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y23_N29
dffeas \MEM_UART_1|uart_inst|UART_RX1|state.START (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\MEM_UART_1|uart_inst|UART_RX1|Selector20~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM_UART_1|uart_inst|UART_RX1|state.START~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MEM_UART_1|uart_inst|UART_RX1|state.START .is_wysiwyg = "true";
defparam \MEM_UART_1|uart_inst|UART_RX1|state.START .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y23_N14
fiftyfivenm_lcell_comb \MEM_UART_1|uart_inst|UART_RX1|clkCount[1]~8 (
// Equation(s):
// \MEM_UART_1|uart_inst|UART_RX1|clkCount[1]~8_combout  = (\MEM_UART_1|uart_inst|UART_RX1|clkCount [4] & (\MEM_UART_1|uart_inst|UART_RX1|state.START~q  & (!\MEM_UART_1|uart_inst|UART_RX1|clkCount [5] & \MEM_UART_1|uart_inst|UART_RX1|Equal0~0_combout )))

	.dataa(\MEM_UART_1|uart_inst|UART_RX1|clkCount [4]),
	.datab(\MEM_UART_1|uart_inst|UART_RX1|state.START~q ),
	.datac(\MEM_UART_1|uart_inst|UART_RX1|clkCount [5]),
	.datad(\MEM_UART_1|uart_inst|UART_RX1|Equal0~0_combout ),
	.cin(gnd),
	.combout(\MEM_UART_1|uart_inst|UART_RX1|clkCount[1]~8_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_UART_1|uart_inst|UART_RX1|clkCount[1]~8 .lut_mask = 16'h0800;
defparam \MEM_UART_1|uart_inst|UART_RX1|clkCount[1]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y23_N30
fiftyfivenm_lcell_comb \MEM_UART_1|uart_inst|UART_RX1|clkCount[1]~19 (
// Equation(s):
// \MEM_UART_1|uart_inst|UART_RX1|clkCount[1]~19_combout  = (\MEM_UART_1|uart_inst|UART_RX1|clkCount[1]~22_combout  $ (\MEM_UART_1|uart_inst|UART_RX1|state.IDLE~q  $ (!\MEM_UART_1|uart_inst|UART_RX1|clkCount[1]~8_combout ))) # (!\KEY[0]~input_o )

	.dataa(\MEM_UART_1|uart_inst|UART_RX1|clkCount[1]~22_combout ),
	.datab(\KEY[0]~input_o ),
	.datac(\MEM_UART_1|uart_inst|UART_RX1|state.IDLE~q ),
	.datad(\MEM_UART_1|uart_inst|UART_RX1|clkCount[1]~8_combout ),
	.cin(gnd),
	.combout(\MEM_UART_1|uart_inst|UART_RX1|clkCount[1]~19_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_UART_1|uart_inst|UART_RX1|clkCount[1]~19 .lut_mask = 16'h7BB7;
defparam \MEM_UART_1|uart_inst|UART_RX1|clkCount[1]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X2_Y23_N15
dffeas \MEM_UART_1|uart_inst|UART_RX1|clkCount[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\MEM_UART_1|uart_inst|UART_RX1|clkCount[0]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\MEM_UART_1|uart_inst|UART_RX1|clkCount[1]~19_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM_UART_1|uart_inst|UART_RX1|clkCount [0]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM_UART_1|uart_inst|UART_RX1|clkCount[0] .is_wysiwyg = "true";
defparam \MEM_UART_1|uart_inst|UART_RX1|clkCount[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y23_N16
fiftyfivenm_lcell_comb \MEM_UART_1|uart_inst|UART_RX1|clkCount[1]~11 (
// Equation(s):
// \MEM_UART_1|uart_inst|UART_RX1|clkCount[1]~11_combout  = (\MEM_UART_1|uart_inst|UART_RX1|clkCount [1] & (!\MEM_UART_1|uart_inst|UART_RX1|clkCount[0]~10 )) # (!\MEM_UART_1|uart_inst|UART_RX1|clkCount [1] & ((\MEM_UART_1|uart_inst|UART_RX1|clkCount[0]~10 ) 
// # (GND)))
// \MEM_UART_1|uart_inst|UART_RX1|clkCount[1]~12  = CARRY((!\MEM_UART_1|uart_inst|UART_RX1|clkCount[0]~10 ) # (!\MEM_UART_1|uart_inst|UART_RX1|clkCount [1]))

	.dataa(\MEM_UART_1|uart_inst|UART_RX1|clkCount [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\MEM_UART_1|uart_inst|UART_RX1|clkCount[0]~10 ),
	.combout(\MEM_UART_1|uart_inst|UART_RX1|clkCount[1]~11_combout ),
	.cout(\MEM_UART_1|uart_inst|UART_RX1|clkCount[1]~12 ));
// synopsys translate_off
defparam \MEM_UART_1|uart_inst|UART_RX1|clkCount[1]~11 .lut_mask = 16'h5A5F;
defparam \MEM_UART_1|uart_inst|UART_RX1|clkCount[1]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X2_Y23_N17
dffeas \MEM_UART_1|uart_inst|UART_RX1|clkCount[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\MEM_UART_1|uart_inst|UART_RX1|clkCount[1]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\MEM_UART_1|uart_inst|UART_RX1|clkCount[1]~19_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM_UART_1|uart_inst|UART_RX1|clkCount [1]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM_UART_1|uart_inst|UART_RX1|clkCount[1] .is_wysiwyg = "true";
defparam \MEM_UART_1|uart_inst|UART_RX1|clkCount[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y23_N18
fiftyfivenm_lcell_comb \MEM_UART_1|uart_inst|UART_RX1|clkCount[2]~13 (
// Equation(s):
// \MEM_UART_1|uart_inst|UART_RX1|clkCount[2]~13_combout  = (\MEM_UART_1|uart_inst|UART_RX1|clkCount [2] & (\MEM_UART_1|uart_inst|UART_RX1|clkCount[1]~12  $ (GND))) # (!\MEM_UART_1|uart_inst|UART_RX1|clkCount [2] & 
// (!\MEM_UART_1|uart_inst|UART_RX1|clkCount[1]~12  & VCC))
// \MEM_UART_1|uart_inst|UART_RX1|clkCount[2]~14  = CARRY((\MEM_UART_1|uart_inst|UART_RX1|clkCount [2] & !\MEM_UART_1|uart_inst|UART_RX1|clkCount[1]~12 ))

	.dataa(\MEM_UART_1|uart_inst|UART_RX1|clkCount [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\MEM_UART_1|uart_inst|UART_RX1|clkCount[1]~12 ),
	.combout(\MEM_UART_1|uart_inst|UART_RX1|clkCount[2]~13_combout ),
	.cout(\MEM_UART_1|uart_inst|UART_RX1|clkCount[2]~14 ));
// synopsys translate_off
defparam \MEM_UART_1|uart_inst|UART_RX1|clkCount[2]~13 .lut_mask = 16'hA50A;
defparam \MEM_UART_1|uart_inst|UART_RX1|clkCount[2]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X2_Y23_N19
dffeas \MEM_UART_1|uart_inst|UART_RX1|clkCount[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\MEM_UART_1|uart_inst|UART_RX1|clkCount[2]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\MEM_UART_1|uart_inst|UART_RX1|clkCount[1]~19_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM_UART_1|uart_inst|UART_RX1|clkCount [2]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM_UART_1|uart_inst|UART_RX1|clkCount[2] .is_wysiwyg = "true";
defparam \MEM_UART_1|uart_inst|UART_RX1|clkCount[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y23_N21
dffeas \MEM_UART_1|uart_inst|UART_RX1|clkCount[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\MEM_UART_1|uart_inst|UART_RX1|clkCount[3]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\MEM_UART_1|uart_inst|UART_RX1|clkCount[1]~19_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM_UART_1|uart_inst|UART_RX1|clkCount [3]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM_UART_1|uart_inst|UART_RX1|clkCount[3] .is_wysiwyg = "true";
defparam \MEM_UART_1|uart_inst|UART_RX1|clkCount[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y23_N12
fiftyfivenm_lcell_comb \MEM_UART_1|uart_inst|UART_RX1|LessThan2~4 (
// Equation(s):
// \MEM_UART_1|uart_inst|UART_RX1|LessThan2~4_combout  = (\MEM_UART_1|uart_inst|UART_RX1|clkCount [5] & (\MEM_UART_1|uart_inst|UART_RX1|LessThan2~2_combout  & ((\MEM_UART_1|uart_inst|UART_RX1|clkCount [3]) # (\MEM_UART_1|uart_inst|UART_RX1|clkCount [2]))))

	.dataa(\MEM_UART_1|uart_inst|UART_RX1|clkCount [3]),
	.datab(\MEM_UART_1|uart_inst|UART_RX1|clkCount [5]),
	.datac(\MEM_UART_1|uart_inst|UART_RX1|clkCount [2]),
	.datad(\MEM_UART_1|uart_inst|UART_RX1|LessThan2~2_combout ),
	.cin(gnd),
	.combout(\MEM_UART_1|uart_inst|UART_RX1|LessThan2~4_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_UART_1|uart_inst|UART_RX1|LessThan2~4 .lut_mask = 16'hC800;
defparam \MEM_UART_1|uart_inst|UART_RX1|LessThan2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y24_N20
fiftyfivenm_lcell_comb \MEM_UART_1|uart_inst|UART_RX1|Selector21~0 (
// Equation(s):
// \MEM_UART_1|uart_inst|UART_RX1|Selector21~0_combout  = (\MEM_UART_1|uart_inst|UART_RX1|clkCount[1]~8_combout ) # ((\MEM_UART_1|uart_inst|UART_RX1|state.RECEIVE~q  & ((!\MEM_UART_1|uart_inst|UART_RX1|LessThan2~4_combout ) # 
// (!\MEM_UART_1|uart_inst|UART_RX1|index [3]))))

	.dataa(\MEM_UART_1|uart_inst|UART_RX1|index [3]),
	.datab(\MEM_UART_1|uart_inst|UART_RX1|LessThan2~4_combout ),
	.datac(\MEM_UART_1|uart_inst|UART_RX1|state.RECEIVE~q ),
	.datad(\MEM_UART_1|uart_inst|UART_RX1|clkCount[1]~8_combout ),
	.cin(gnd),
	.combout(\MEM_UART_1|uart_inst|UART_RX1|Selector21~0_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_UART_1|uart_inst|UART_RX1|Selector21~0 .lut_mask = 16'hFF70;
defparam \MEM_UART_1|uart_inst|UART_RX1|Selector21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X2_Y24_N21
dffeas \MEM_UART_1|uart_inst|UART_RX1|state.RECEIVE (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\MEM_UART_1|uart_inst|UART_RX1|Selector21~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM_UART_1|uart_inst|UART_RX1|state.RECEIVE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MEM_UART_1|uart_inst|UART_RX1|state.RECEIVE .is_wysiwyg = "true";
defparam \MEM_UART_1|uart_inst|UART_RX1|state.RECEIVE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y23_N2
fiftyfivenm_lcell_comb \MEM_UART_1|uart_inst|UART_RX1|index~7 (
// Equation(s):
// \MEM_UART_1|uart_inst|UART_RX1|index~7_combout  = (\KEY[0]~input_o  & (!\MEM_UART_1|uart_inst|UART_RX1|index [0] & \MEM_UART_1|uart_inst|UART_RX1|state.RECEIVE~q ))

	.dataa(gnd),
	.datab(\KEY[0]~input_o ),
	.datac(\MEM_UART_1|uart_inst|UART_RX1|index [0]),
	.datad(\MEM_UART_1|uart_inst|UART_RX1|state.RECEIVE~q ),
	.cin(gnd),
	.combout(\MEM_UART_1|uart_inst|UART_RX1|index~7_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_UART_1|uart_inst|UART_RX1|index~7 .lut_mask = 16'h0C00;
defparam \MEM_UART_1|uart_inst|UART_RX1|index~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y23_N28
fiftyfivenm_lcell_comb \MEM_UART_1|uart_inst|UART_RX1|index[2]~9 (
// Equation(s):
// \MEM_UART_1|uart_inst|UART_RX1|index[2]~9_combout  = (\MEM_UART_1|uart_inst|UART_RX1|state.RECEIVE~q  & ((\MEM_UART_1|uart_inst|UART_RX1|index [3]) # ((!\MEM_UART_1|uart_inst|UART_RX1|LessThan2~4_combout )))) # 
// (!\MEM_UART_1|uart_inst|UART_RX1|state.RECEIVE~q  & (((\MEM_UART_1|uart_inst|UART_RX1|state.DONE~q  & !\MEM_UART_1|uart_inst|UART_RX1|LessThan2~4_combout ))))

	.dataa(\MEM_UART_1|uart_inst|UART_RX1|state.RECEIVE~q ),
	.datab(\MEM_UART_1|uart_inst|UART_RX1|index [3]),
	.datac(\MEM_UART_1|uart_inst|UART_RX1|state.DONE~q ),
	.datad(\MEM_UART_1|uart_inst|UART_RX1|LessThan2~4_combout ),
	.cin(gnd),
	.combout(\MEM_UART_1|uart_inst|UART_RX1|index[2]~9_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_UART_1|uart_inst|UART_RX1|index[2]~9 .lut_mask = 16'h88FA;
defparam \MEM_UART_1|uart_inst|UART_RX1|index[2]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y23_N26
fiftyfivenm_lcell_comb \MEM_UART_1|uart_inst|UART_RX1|index[2]~10 (
// Equation(s):
// \MEM_UART_1|uart_inst|UART_RX1|index[2]~10_combout  = ((!\MEM_UART_1|uart_inst|UART_RX1|state.START~q  & !\MEM_UART_1|uart_inst|UART_RX1|index[2]~9_combout )) # (!\KEY[0]~input_o )

	.dataa(gnd),
	.datab(\MEM_UART_1|uart_inst|UART_RX1|state.START~q ),
	.datac(\KEY[0]~input_o ),
	.datad(\MEM_UART_1|uart_inst|UART_RX1|index[2]~9_combout ),
	.cin(gnd),
	.combout(\MEM_UART_1|uart_inst|UART_RX1|index[2]~10_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_UART_1|uart_inst|UART_RX1|index[2]~10 .lut_mask = 16'h0F3F;
defparam \MEM_UART_1|uart_inst|UART_RX1|index[2]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X2_Y23_N3
dffeas \MEM_UART_1|uart_inst|UART_RX1|index[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\MEM_UART_1|uart_inst|UART_RX1|index~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MEM_UART_1|uart_inst|UART_RX1|index[2]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM_UART_1|uart_inst|UART_RX1|index [0]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM_UART_1|uart_inst|UART_RX1|index[0] .is_wysiwyg = "true";
defparam \MEM_UART_1|uart_inst|UART_RX1|index[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y23_N8
fiftyfivenm_lcell_comb \MEM_UART_1|uart_inst|UART_RX1|index~6 (
// Equation(s):
// \MEM_UART_1|uart_inst|UART_RX1|index~6_combout  = (\MEM_UART_1|uart_inst|UART_RX1|state.RECEIVE~q  & (\KEY[0]~input_o  & (\MEM_UART_1|uart_inst|UART_RX1|index [1] $ (\MEM_UART_1|uart_inst|UART_RX1|index [0]))))

	.dataa(\MEM_UART_1|uart_inst|UART_RX1|state.RECEIVE~q ),
	.datab(\KEY[0]~input_o ),
	.datac(\MEM_UART_1|uart_inst|UART_RX1|index [1]),
	.datad(\MEM_UART_1|uart_inst|UART_RX1|index [0]),
	.cin(gnd),
	.combout(\MEM_UART_1|uart_inst|UART_RX1|index~6_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_UART_1|uart_inst|UART_RX1|index~6 .lut_mask = 16'h0880;
defparam \MEM_UART_1|uart_inst|UART_RX1|index~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X2_Y23_N9
dffeas \MEM_UART_1|uart_inst|UART_RX1|index[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\MEM_UART_1|uart_inst|UART_RX1|index~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MEM_UART_1|uart_inst|UART_RX1|index[2]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM_UART_1|uart_inst|UART_RX1|index [1]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM_UART_1|uart_inst|UART_RX1|index[1] .is_wysiwyg = "true";
defparam \MEM_UART_1|uart_inst|UART_RX1|index[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y23_N20
fiftyfivenm_lcell_comb \MEM_UART_1|uart_inst|UART_RX1|Add1~0 (
// Equation(s):
// \MEM_UART_1|uart_inst|UART_RX1|Add1~0_combout  = (\MEM_UART_1|uart_inst|UART_RX1|index [0] & \MEM_UART_1|uart_inst|UART_RX1|index [1])

	.dataa(\MEM_UART_1|uart_inst|UART_RX1|index [0]),
	.datab(gnd),
	.datac(\MEM_UART_1|uart_inst|UART_RX1|index [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\MEM_UART_1|uart_inst|UART_RX1|Add1~0_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_UART_1|uart_inst|UART_RX1|Add1~0 .lut_mask = 16'hA0A0;
defparam \MEM_UART_1|uart_inst|UART_RX1|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y23_N30
fiftyfivenm_lcell_comb \MEM_UART_1|uart_inst|UART_RX1|index~8 (
// Equation(s):
// \MEM_UART_1|uart_inst|UART_RX1|index~8_combout  = (\MEM_UART_1|uart_inst|UART_RX1|state.RECEIVE~q  & (\KEY[0]~input_o  & (\MEM_UART_1|uart_inst|UART_RX1|index [2] $ (\MEM_UART_1|uart_inst|UART_RX1|Add1~0_combout ))))

	.dataa(\MEM_UART_1|uart_inst|UART_RX1|state.RECEIVE~q ),
	.datab(\KEY[0]~input_o ),
	.datac(\MEM_UART_1|uart_inst|UART_RX1|index [2]),
	.datad(\MEM_UART_1|uart_inst|UART_RX1|Add1~0_combout ),
	.cin(gnd),
	.combout(\MEM_UART_1|uart_inst|UART_RX1|index~8_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_UART_1|uart_inst|UART_RX1|index~8 .lut_mask = 16'h0880;
defparam \MEM_UART_1|uart_inst|UART_RX1|index~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y23_N31
dffeas \MEM_UART_1|uart_inst|UART_RX1|index[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\MEM_UART_1|uart_inst|UART_RX1|index~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MEM_UART_1|uart_inst|UART_RX1|index[2]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM_UART_1|uart_inst|UART_RX1|index [2]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM_UART_1|uart_inst|UART_RX1|index[2] .is_wysiwyg = "true";
defparam \MEM_UART_1|uart_inst|UART_RX1|index[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y23_N6
fiftyfivenm_lcell_comb \MEM_UART_1|uart_inst|UART_RX1|Selector10~1 (
// Equation(s):
// \MEM_UART_1|uart_inst|UART_RX1|Selector10~1_combout  = (\MEM_UART_1|uart_inst|UART_RX1|index [2] & (\MEM_UART_1|uart_inst|UART_RX1|index [1] & \MEM_UART_1|uart_inst|UART_RX1|index [0]))

	.dataa(\MEM_UART_1|uart_inst|UART_RX1|index [2]),
	.datab(gnd),
	.datac(\MEM_UART_1|uart_inst|UART_RX1|index [1]),
	.datad(\MEM_UART_1|uart_inst|UART_RX1|index [0]),
	.cin(gnd),
	.combout(\MEM_UART_1|uart_inst|UART_RX1|Selector10~1_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_UART_1|uart_inst|UART_RX1|Selector10~1 .lut_mask = 16'hA000;
defparam \MEM_UART_1|uart_inst|UART_RX1|Selector10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y24_N16
fiftyfivenm_lcell_comb \MEM_UART_1|uart_inst|UART_RX1|index[2]~4 (
// Equation(s):
// \MEM_UART_1|uart_inst|UART_RX1|index[2]~4_combout  = (\KEY[0]~input_o  & \MEM_UART_1|uart_inst|UART_RX1|state.RECEIVE~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\KEY[0]~input_o ),
	.datad(\MEM_UART_1|uart_inst|UART_RX1|state.RECEIVE~q ),
	.cin(gnd),
	.combout(\MEM_UART_1|uart_inst|UART_RX1|index[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_UART_1|uart_inst|UART_RX1|index[2]~4 .lut_mask = 16'hF000;
defparam \MEM_UART_1|uart_inst|UART_RX1|index[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y24_N10
fiftyfivenm_lcell_comb \MEM_UART_1|uart_inst|UART_RX1|index[3]~5 (
// Equation(s):
// \MEM_UART_1|uart_inst|UART_RX1|index[3]~5_combout  = (\MEM_UART_1|uart_inst|UART_RX1|index[2]~10_combout  & (\MEM_UART_1|uart_inst|UART_RX1|index[2]~4_combout  & (\MEM_UART_1|uart_inst|UART_RX1|Selector10~1_combout  $ (\MEM_UART_1|uart_inst|UART_RX1|index 
// [3])))) # (!\MEM_UART_1|uart_inst|UART_RX1|index[2]~10_combout  & (((\MEM_UART_1|uart_inst|UART_RX1|index [3]))))

	.dataa(\MEM_UART_1|uart_inst|UART_RX1|Selector10~1_combout ),
	.datab(\MEM_UART_1|uart_inst|UART_RX1|index[2]~4_combout ),
	.datac(\MEM_UART_1|uart_inst|UART_RX1|index [3]),
	.datad(\MEM_UART_1|uart_inst|UART_RX1|index[2]~10_combout ),
	.cin(gnd),
	.combout(\MEM_UART_1|uart_inst|UART_RX1|index[3]~5_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_UART_1|uart_inst|UART_RX1|index[3]~5 .lut_mask = 16'h48F0;
defparam \MEM_UART_1|uart_inst|UART_RX1|index[3]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X2_Y24_N11
dffeas \MEM_UART_1|uart_inst|UART_RX1|index[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\MEM_UART_1|uart_inst|UART_RX1|index[3]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM_UART_1|uart_inst|UART_RX1|index [3]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM_UART_1|uart_inst|UART_RX1|index[3] .is_wysiwyg = "true";
defparam \MEM_UART_1|uart_inst|UART_RX1|index[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y24_N30
fiftyfivenm_lcell_comb \MEM_UART_1|uart_inst|UART_RX1|Selector22~0 (
// Equation(s):
// \MEM_UART_1|uart_inst|UART_RX1|Selector22~0_combout  = (\MEM_UART_1|uart_inst|UART_RX1|LessThan2~4_combout  & (\MEM_UART_1|uart_inst|UART_RX1|index [3] & ((\MEM_UART_1|uart_inst|UART_RX1|state.RECEIVE~q )))) # 
// (!\MEM_UART_1|uart_inst|UART_RX1|LessThan2~4_combout  & (((\MEM_UART_1|uart_inst|UART_RX1|state.DONE~q ))))

	.dataa(\MEM_UART_1|uart_inst|UART_RX1|index [3]),
	.datab(\MEM_UART_1|uart_inst|UART_RX1|LessThan2~4_combout ),
	.datac(\MEM_UART_1|uart_inst|UART_RX1|state.DONE~q ),
	.datad(\MEM_UART_1|uart_inst|UART_RX1|state.RECEIVE~q ),
	.cin(gnd),
	.combout(\MEM_UART_1|uart_inst|UART_RX1|Selector22~0_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_UART_1|uart_inst|UART_RX1|Selector22~0 .lut_mask = 16'hB830;
defparam \MEM_UART_1|uart_inst|UART_RX1|Selector22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X2_Y24_N31
dffeas \MEM_UART_1|uart_inst|UART_RX1|state.DONE (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\MEM_UART_1|uart_inst|UART_RX1|Selector22~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM_UART_1|uart_inst|UART_RX1|state.DONE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MEM_UART_1|uart_inst|UART_RX1|state.DONE .is_wysiwyg = "true";
defparam \MEM_UART_1|uart_inst|UART_RX1|state.DONE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y23_N18
fiftyfivenm_lcell_comb \MEM_UART_1|uart_inst|UART_RX1|Selector18~0 (
// Equation(s):
// \MEM_UART_1|uart_inst|UART_RX1|Selector18~0_combout  = (\MEM_UART_1|uart_inst|UART_RX1|dataDone~q  & ((\MEM_UART_1|uart_inst|UART_RX1|state.DONE~q ) # ((\MEM_UART_1|uart_inst|UART_RX1|state.RECEIVE~q ) # (\MEM_UART_1|uart_inst|UART_RX1|state.START~q ))))

	.dataa(\MEM_UART_1|uart_inst|UART_RX1|state.DONE~q ),
	.datab(\MEM_UART_1|uart_inst|UART_RX1|dataDone~q ),
	.datac(\MEM_UART_1|uart_inst|UART_RX1|state.RECEIVE~q ),
	.datad(\MEM_UART_1|uart_inst|UART_RX1|state.START~q ),
	.cin(gnd),
	.combout(\MEM_UART_1|uart_inst|UART_RX1|Selector18~0_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_UART_1|uart_inst|UART_RX1|Selector18~0 .lut_mask = 16'hCCC8;
defparam \MEM_UART_1|uart_inst|UART_RX1|Selector18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y23_N24
fiftyfivenm_lcell_comb \MEM_UART_1|uart_inst|UART_RX1|Selector18~1 (
// Equation(s):
// \MEM_UART_1|uart_inst|UART_RX1|Selector18~1_combout  = (\MEM_UART_1|uart_inst|UART_RX1|Selector18~0_combout ) # ((\MEM_UART_1|uart_inst|UART_RX1|state.DONE~q  & (\MEM_UART_1|uart_inst|UART_RX1|LessThan2~2_combout  & 
// \MEM_UART_1|uart_inst|UART_RX1|LessThan2~3_combout )))

	.dataa(\MEM_UART_1|uart_inst|UART_RX1|state.DONE~q ),
	.datab(\MEM_UART_1|uart_inst|UART_RX1|Selector18~0_combout ),
	.datac(\MEM_UART_1|uart_inst|UART_RX1|LessThan2~2_combout ),
	.datad(\MEM_UART_1|uart_inst|UART_RX1|LessThan2~3_combout ),
	.cin(gnd),
	.combout(\MEM_UART_1|uart_inst|UART_RX1|Selector18~1_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_UART_1|uart_inst|UART_RX1|Selector18~1 .lut_mask = 16'hECCC;
defparam \MEM_UART_1|uart_inst|UART_RX1|Selector18~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X3_Y23_N25
dffeas \MEM_UART_1|uart_inst|UART_RX1|dataDone (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\MEM_UART_1|uart_inst|UART_RX1|Selector18~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM_UART_1|uart_inst|UART_RX1|dataDone~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MEM_UART_1|uart_inst|UART_RX1|dataDone .is_wysiwyg = "true";
defparam \MEM_UART_1|uart_inst|UART_RX1|dataDone .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y23_N12
fiftyfivenm_lcell_comb \MEM_UART_1|byte_count[0]~1 (
// Equation(s):
// \MEM_UART_1|byte_count[0]~1_combout  = \MEM_UART_1|byte_count [0] $ (\MEM_UART_1|uart_inst|UART_RX1|dataDone~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\MEM_UART_1|byte_count [0]),
	.datad(\MEM_UART_1|uart_inst|UART_RX1|dataDone~q ),
	.cin(gnd),
	.combout(\MEM_UART_1|byte_count[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_UART_1|byte_count[0]~1 .lut_mask = 16'h0FF0;
defparam \MEM_UART_1|byte_count[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G4
fiftyfivenm_clkctrl \KEY[0]~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\KEY[0]~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\KEY[0]~inputclkctrl_outclk ));
// synopsys translate_off
defparam \KEY[0]~inputclkctrl .clock_type = "global clock";
defparam \KEY[0]~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: FF_X3_Y23_N13
dffeas \MEM_UART_1|byte_count[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\MEM_UART_1|byte_count[0]~1_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM_UART_1|byte_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM_UART_1|byte_count[0] .is_wysiwyg = "true";
defparam \MEM_UART_1|byte_count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y23_N30
fiftyfivenm_lcell_comb \MEM_UART_1|byte_count[1]~0 (
// Equation(s):
// \MEM_UART_1|byte_count[1]~0_combout  = \MEM_UART_1|byte_count [1] $ (((\MEM_UART_1|uart_inst|UART_RX1|dataDone~q  & \MEM_UART_1|byte_count [0])))

	.dataa(gnd),
	.datab(\MEM_UART_1|uart_inst|UART_RX1|dataDone~q ),
	.datac(\MEM_UART_1|byte_count [1]),
	.datad(\MEM_UART_1|byte_count [0]),
	.cin(gnd),
	.combout(\MEM_UART_1|byte_count[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_UART_1|byte_count[1]~0 .lut_mask = 16'h3CF0;
defparam \MEM_UART_1|byte_count[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X3_Y23_N31
dffeas \MEM_UART_1|byte_count[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\MEM_UART_1|byte_count[1]~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM_UART_1|byte_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM_UART_1|byte_count[1] .is_wysiwyg = "true";
defparam \MEM_UART_1|byte_count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y23_N26
fiftyfivenm_lcell_comb \MEM_UART_1|wr_data[0]~0 (
// Equation(s):
// \MEM_UART_1|wr_data[0]~0_combout  = (\MEM_UART_1|uart_inst|UART_RX1|dataDone~q  & (\MEM_UART_1|byte_count [1] & \MEM_UART_1|byte_count [0]))

	.dataa(gnd),
	.datab(\MEM_UART_1|uart_inst|UART_RX1|dataDone~q ),
	.datac(\MEM_UART_1|byte_count [1]),
	.datad(\MEM_UART_1|byte_count [0]),
	.cin(gnd),
	.combout(\MEM_UART_1|wr_data[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_UART_1|wr_data[0]~0 .lut_mask = 16'hC000;
defparam \MEM_UART_1|wr_data[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y23_N6
fiftyfivenm_lcell_comb \MEM_UART_1|wr_en~feeder (
// Equation(s):
// \MEM_UART_1|wr_en~feeder_combout  = \MEM_UART_1|wr_data[0]~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\MEM_UART_1|wr_data[0]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\MEM_UART_1|wr_en~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_UART_1|wr_en~feeder .lut_mask = 16'hF0F0;
defparam \MEM_UART_1|wr_en~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X3_Y23_N7
dffeas \MEM_UART_1|wr_en (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\MEM_UART_1|wr_en~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM_UART_1|wr_en~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MEM_UART_1|wr_en .is_wysiwyg = "true";
defparam \MEM_UART_1|wr_en .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y24_N12
fiftyfivenm_lcell_comb \MEM_UART_1|uart_inst|UART_RX1|Selector17~0 (
// Equation(s):
// \MEM_UART_1|uart_inst|UART_RX1|Selector17~0_combout  = (\MEM_UART_1|uart_inst|UART_RX1|dataOut [0] & \MEM_UART_1|uart_inst|UART_RX1|state.RECEIVE~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\MEM_UART_1|uart_inst|UART_RX1|dataOut [0]),
	.datad(\MEM_UART_1|uart_inst|UART_RX1|state.RECEIVE~q ),
	.cin(gnd),
	.combout(\MEM_UART_1|uart_inst|UART_RX1|Selector17~0_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_UART_1|uart_inst|UART_RX1|Selector17~0 .lut_mask = 16'hF000;
defparam \MEM_UART_1|uart_inst|UART_RX1|Selector17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y23_N0
fiftyfivenm_lcell_comb \MEM_UART_1|uart_inst|UART_RX1|Selector17~1 (
// Equation(s):
// \MEM_UART_1|uart_inst|UART_RX1|Selector17~1_combout  = (!\MEM_UART_1|uart_inst|UART_RX1|index [1] & (!\MEM_UART_1|uart_inst|UART_RX1|index [2] & !\MEM_UART_1|uart_inst|UART_RX1|index [0]))

	.dataa(\MEM_UART_1|uart_inst|UART_RX1|index [1]),
	.datab(gnd),
	.datac(\MEM_UART_1|uart_inst|UART_RX1|index [2]),
	.datad(\MEM_UART_1|uart_inst|UART_RX1|index [0]),
	.cin(gnd),
	.combout(\MEM_UART_1|uart_inst|UART_RX1|Selector17~1_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_UART_1|uart_inst|UART_RX1|Selector17~1 .lut_mask = 16'h0005;
defparam \MEM_UART_1|uart_inst|UART_RX1|Selector17~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y24_N0
fiftyfivenm_lcell_comb \MEM_UART_1|uart_inst|UART_RX1|Selector13~4 (
// Equation(s):
// \MEM_UART_1|uart_inst|UART_RX1|Selector13~4_combout  = (!\MEM_UART_1|uart_inst|UART_RX1|index [3] & (\MEM_UART_1|uart_inst|UART_RX1|LessThan2~3_combout  & \MEM_UART_1|uart_inst|UART_RX1|LessThan2~2_combout ))

	.dataa(\MEM_UART_1|uart_inst|UART_RX1|index [3]),
	.datab(gnd),
	.datac(\MEM_UART_1|uart_inst|UART_RX1|LessThan2~3_combout ),
	.datad(\MEM_UART_1|uart_inst|UART_RX1|LessThan2~2_combout ),
	.cin(gnd),
	.combout(\MEM_UART_1|uart_inst|UART_RX1|Selector13~4_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_UART_1|uart_inst|UART_RX1|Selector13~4 .lut_mask = 16'h5000;
defparam \MEM_UART_1|uart_inst|UART_RX1|Selector13~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y24_N16
fiftyfivenm_lcell_comb \MEM_UART_1|uart_inst|UART_RX1|Selector13~0 (
// Equation(s):
// \MEM_UART_1|uart_inst|UART_RX1|Selector13~0_combout  = (\MEM_UART_1|uart_inst|UART_RX1|state.RECEIVE~q  & \MEM_UART_1|uart_inst|UART_RX1|regIn~q )

	.dataa(gnd),
	.datab(\MEM_UART_1|uart_inst|UART_RX1|state.RECEIVE~q ),
	.datac(gnd),
	.datad(\MEM_UART_1|uart_inst|UART_RX1|regIn~q ),
	.cin(gnd),
	.combout(\MEM_UART_1|uart_inst|UART_RX1|Selector13~0_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_UART_1|uart_inst|UART_RX1|Selector13~0 .lut_mask = 16'hCC00;
defparam \MEM_UART_1|uart_inst|UART_RX1|Selector13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y24_N22
fiftyfivenm_lcell_comb \MEM_UART_1|uart_inst|UART_RX1|Selector13~1 (
// Equation(s):
// \MEM_UART_1|uart_inst|UART_RX1|Selector13~1_combout  = (!\MEM_UART_1|uart_inst|UART_RX1|index [3] & (\MEM_UART_1|uart_inst|UART_RX1|Selector13~0_combout  & (\MEM_UART_1|uart_inst|UART_RX1|LessThan2~3_combout  & 
// \MEM_UART_1|uart_inst|UART_RX1|LessThan2~2_combout )))

	.dataa(\MEM_UART_1|uart_inst|UART_RX1|index [3]),
	.datab(\MEM_UART_1|uart_inst|UART_RX1|Selector13~0_combout ),
	.datac(\MEM_UART_1|uart_inst|UART_RX1|LessThan2~3_combout ),
	.datad(\MEM_UART_1|uart_inst|UART_RX1|LessThan2~2_combout ),
	.cin(gnd),
	.combout(\MEM_UART_1|uart_inst|UART_RX1|Selector13~1_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_UART_1|uart_inst|UART_RX1|Selector13~1 .lut_mask = 16'h4000;
defparam \MEM_UART_1|uart_inst|UART_RX1|Selector13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y24_N2
fiftyfivenm_lcell_comb \MEM_UART_1|uart_inst|UART_RX1|Selector17~2 (
// Equation(s):
// \MEM_UART_1|uart_inst|UART_RX1|Selector17~2_combout  = (\MEM_UART_1|uart_inst|UART_RX1|Selector17~1_combout  & ((\MEM_UART_1|uart_inst|UART_RX1|Selector13~1_combout ) # ((\MEM_UART_1|uart_inst|UART_RX1|Selector17~0_combout  & 
// !\MEM_UART_1|uart_inst|UART_RX1|Selector13~4_combout )))) # (!\MEM_UART_1|uart_inst|UART_RX1|Selector17~1_combout  & (\MEM_UART_1|uart_inst|UART_RX1|Selector17~0_combout ))

	.dataa(\MEM_UART_1|uart_inst|UART_RX1|Selector17~0_combout ),
	.datab(\MEM_UART_1|uart_inst|UART_RX1|Selector17~1_combout ),
	.datac(\MEM_UART_1|uart_inst|UART_RX1|Selector13~4_combout ),
	.datad(\MEM_UART_1|uart_inst|UART_RX1|Selector13~1_combout ),
	.cin(gnd),
	.combout(\MEM_UART_1|uart_inst|UART_RX1|Selector17~2_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_UART_1|uart_inst|UART_RX1|Selector17~2 .lut_mask = 16'hEE2A;
defparam \MEM_UART_1|uart_inst|UART_RX1|Selector17~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y24_N8
fiftyfivenm_lcell_comb \MEM_UART_1|uart_inst|UART_RX1|Selector17~3 (
// Equation(s):
// \MEM_UART_1|uart_inst|UART_RX1|Selector17~3_combout  = (\MEM_UART_1|uart_inst|UART_RX1|Selector17~2_combout ) # ((\MEM_UART_1|uart_inst|UART_RX1|dataOut [0] & ((\MEM_UART_1|uart_inst|UART_RX1|state.DONE~q ) # (\MEM_UART_1|uart_inst|UART_RX1|state.START~q 
// ))))

	.dataa(\MEM_UART_1|uart_inst|UART_RX1|state.DONE~q ),
	.datab(\MEM_UART_1|uart_inst|UART_RX1|state.START~q ),
	.datac(\MEM_UART_1|uart_inst|UART_RX1|dataOut [0]),
	.datad(\MEM_UART_1|uart_inst|UART_RX1|Selector17~2_combout ),
	.cin(gnd),
	.combout(\MEM_UART_1|uart_inst|UART_RX1|Selector17~3_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_UART_1|uart_inst|UART_RX1|Selector17~3 .lut_mask = 16'hFFE0;
defparam \MEM_UART_1|uart_inst|UART_RX1|Selector17~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X3_Y24_N9
dffeas \MEM_UART_1|uart_inst|UART_RX1|dataOut[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\MEM_UART_1|uart_inst|UART_RX1|Selector17~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM_UART_1|uart_inst|UART_RX1|dataOut [0]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM_UART_1|uart_inst|UART_RX1|dataOut[0] .is_wysiwyg = "true";
defparam \MEM_UART_1|uart_inst|UART_RX1|dataOut[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y24_N24
fiftyfivenm_lcell_comb \MEM_UART_1|uart_inst|UART_RX1|RXout[0]~feeder (
// Equation(s):
// \MEM_UART_1|uart_inst|UART_RX1|RXout[0]~feeder_combout  = \MEM_UART_1|uart_inst|UART_RX1|dataOut [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\MEM_UART_1|uart_inst|UART_RX1|dataOut [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\MEM_UART_1|uart_inst|UART_RX1|RXout[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_UART_1|uart_inst|UART_RX1|RXout[0]~feeder .lut_mask = 16'hF0F0;
defparam \MEM_UART_1|uart_inst|UART_RX1|RXout[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y24_N0
fiftyfivenm_lcell_comb \MEM_UART_1|uart_inst|UART_RX1|RXout[0]~0 (
// Equation(s):
// \MEM_UART_1|uart_inst|UART_RX1|RXout[0]~0_combout  = (\MEM_UART_1|uart_inst|UART_RX1|state.DONE~q  & (\KEY[0]~input_o  & (\MEM_UART_1|uart_inst|UART_RX1|LessThan2~2_combout  & \MEM_UART_1|uart_inst|UART_RX1|LessThan2~3_combout )))

	.dataa(\MEM_UART_1|uart_inst|UART_RX1|state.DONE~q ),
	.datab(\KEY[0]~input_o ),
	.datac(\MEM_UART_1|uart_inst|UART_RX1|LessThan2~2_combout ),
	.datad(\MEM_UART_1|uart_inst|UART_RX1|LessThan2~3_combout ),
	.cin(gnd),
	.combout(\MEM_UART_1|uart_inst|UART_RX1|RXout[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_UART_1|uart_inst|UART_RX1|RXout[0]~0 .lut_mask = 16'h8000;
defparam \MEM_UART_1|uart_inst|UART_RX1|RXout[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X3_Y24_N25
dffeas \MEM_UART_1|uart_inst|UART_RX1|RXout[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\MEM_UART_1|uart_inst|UART_RX1|RXout[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MEM_UART_1|uart_inst|UART_RX1|RXout[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM_UART_1|uart_inst|UART_RX1|RXout [0]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM_UART_1|uart_inst|UART_RX1|RXout[0] .is_wysiwyg = "true";
defparam \MEM_UART_1|uart_inst|UART_RX1|RXout[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y23_N26
fiftyfivenm_lcell_comb \MEM_UART_1|wr_data[0]~feeder (
// Equation(s):
// \MEM_UART_1|wr_data[0]~feeder_combout  = \MEM_UART_1|uart_inst|UART_RX1|RXout [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\MEM_UART_1|uart_inst|UART_RX1|RXout [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\MEM_UART_1|wr_data[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_UART_1|wr_data[0]~feeder .lut_mask = 16'hF0F0;
defparam \MEM_UART_1|wr_data[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y23_N4
fiftyfivenm_lcell_comb \MEM_UART_1|wr_data[0]~1 (
// Equation(s):
// \MEM_UART_1|wr_data[0]~1_combout  = (\MEM_UART_1|byte_count [1] & (\MEM_UART_1|uart_inst|UART_RX1|dataDone~q  & (\KEY[0]~input_o  & \MEM_UART_1|byte_count [0])))

	.dataa(\MEM_UART_1|byte_count [1]),
	.datab(\MEM_UART_1|uart_inst|UART_RX1|dataDone~q ),
	.datac(\KEY[0]~input_o ),
	.datad(\MEM_UART_1|byte_count [0]),
	.cin(gnd),
	.combout(\MEM_UART_1|wr_data[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_UART_1|wr_data[0]~1 .lut_mask = 16'h8000;
defparam \MEM_UART_1|wr_data[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X4_Y23_N27
dffeas \MEM_UART_1|wr_data[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\MEM_UART_1|wr_data[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MEM_UART_1|wr_data[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM_UART_1|wr_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM_UART_1|wr_data[0] .is_wysiwyg = "true";
defparam \MEM_UART_1|wr_data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y23_N16
fiftyfivenm_lcell_comb \MEM_UART_1|wr_addr[0]~7 (
// Equation(s):
// \MEM_UART_1|wr_addr[0]~7_combout  = \MEM_UART_1|wr_addr [0] $ (((\MEM_UART_1|byte_count [1] & (\MEM_UART_1|uart_inst|UART_RX1|dataDone~q  & \MEM_UART_1|byte_count [0]))))

	.dataa(\MEM_UART_1|byte_count [1]),
	.datab(\MEM_UART_1|uart_inst|UART_RX1|dataDone~q ),
	.datac(\MEM_UART_1|wr_addr [0]),
	.datad(\MEM_UART_1|byte_count [0]),
	.cin(gnd),
	.combout(\MEM_UART_1|wr_addr[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_UART_1|wr_addr[0]~7 .lut_mask = 16'h78F0;
defparam \MEM_UART_1|wr_addr[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X3_Y23_N17
dffeas \MEM_UART_1|wr_addr[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\MEM_UART_1|wr_addr[0]~7_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM_UART_1|wr_addr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM_UART_1|wr_addr[0] .is_wysiwyg = "true";
defparam \MEM_UART_1|wr_addr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y23_N8
fiftyfivenm_lcell_comb \MEM_UART_1|wr_addr[1]~8 (
// Equation(s):
// \MEM_UART_1|wr_addr[1]~8_combout  = (\MEM_UART_1|wr_addr [0] & (\MEM_UART_1|wr_addr [1] $ (VCC))) # (!\MEM_UART_1|wr_addr [0] & (\MEM_UART_1|wr_addr [1] & VCC))
// \MEM_UART_1|wr_addr[1]~9  = CARRY((\MEM_UART_1|wr_addr [0] & \MEM_UART_1|wr_addr [1]))

	.dataa(\MEM_UART_1|wr_addr [0]),
	.datab(\MEM_UART_1|wr_addr [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\MEM_UART_1|wr_addr[1]~8_combout ),
	.cout(\MEM_UART_1|wr_addr[1]~9 ));
// synopsys translate_off
defparam \MEM_UART_1|wr_addr[1]~8 .lut_mask = 16'h6688;
defparam \MEM_UART_1|wr_addr[1]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X4_Y23_N9
dffeas \MEM_UART_1|wr_addr[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\MEM_UART_1|wr_addr[1]~8_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MEM_UART_1|wr_data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM_UART_1|wr_addr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM_UART_1|wr_addr[1] .is_wysiwyg = "true";
defparam \MEM_UART_1|wr_addr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y23_N10
fiftyfivenm_lcell_comb \MEM_UART_1|wr_addr[2]~10 (
// Equation(s):
// \MEM_UART_1|wr_addr[2]~10_combout  = (\MEM_UART_1|wr_addr [2] & (!\MEM_UART_1|wr_addr[1]~9 )) # (!\MEM_UART_1|wr_addr [2] & ((\MEM_UART_1|wr_addr[1]~9 ) # (GND)))
// \MEM_UART_1|wr_addr[2]~11  = CARRY((!\MEM_UART_1|wr_addr[1]~9 ) # (!\MEM_UART_1|wr_addr [2]))

	.dataa(\MEM_UART_1|wr_addr [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\MEM_UART_1|wr_addr[1]~9 ),
	.combout(\MEM_UART_1|wr_addr[2]~10_combout ),
	.cout(\MEM_UART_1|wr_addr[2]~11 ));
// synopsys translate_off
defparam \MEM_UART_1|wr_addr[2]~10 .lut_mask = 16'h5A5F;
defparam \MEM_UART_1|wr_addr[2]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X4_Y23_N11
dffeas \MEM_UART_1|wr_addr[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\MEM_UART_1|wr_addr[2]~10_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MEM_UART_1|wr_data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM_UART_1|wr_addr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM_UART_1|wr_addr[2] .is_wysiwyg = "true";
defparam \MEM_UART_1|wr_addr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y23_N12
fiftyfivenm_lcell_comb \MEM_UART_1|wr_addr[3]~12 (
// Equation(s):
// \MEM_UART_1|wr_addr[3]~12_combout  = (\MEM_UART_1|wr_addr [3] & (\MEM_UART_1|wr_addr[2]~11  $ (GND))) # (!\MEM_UART_1|wr_addr [3] & (!\MEM_UART_1|wr_addr[2]~11  & VCC))
// \MEM_UART_1|wr_addr[3]~13  = CARRY((\MEM_UART_1|wr_addr [3] & !\MEM_UART_1|wr_addr[2]~11 ))

	.dataa(\MEM_UART_1|wr_addr [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\MEM_UART_1|wr_addr[2]~11 ),
	.combout(\MEM_UART_1|wr_addr[3]~12_combout ),
	.cout(\MEM_UART_1|wr_addr[3]~13 ));
// synopsys translate_off
defparam \MEM_UART_1|wr_addr[3]~12 .lut_mask = 16'hA50A;
defparam \MEM_UART_1|wr_addr[3]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X4_Y23_N13
dffeas \MEM_UART_1|wr_addr[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\MEM_UART_1|wr_addr[3]~12_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MEM_UART_1|wr_data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM_UART_1|wr_addr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM_UART_1|wr_addr[3] .is_wysiwyg = "true";
defparam \MEM_UART_1|wr_addr[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y23_N14
fiftyfivenm_lcell_comb \MEM_UART_1|wr_addr[4]~14 (
// Equation(s):
// \MEM_UART_1|wr_addr[4]~14_combout  = (\MEM_UART_1|wr_addr [4] & (!\MEM_UART_1|wr_addr[3]~13 )) # (!\MEM_UART_1|wr_addr [4] & ((\MEM_UART_1|wr_addr[3]~13 ) # (GND)))
// \MEM_UART_1|wr_addr[4]~15  = CARRY((!\MEM_UART_1|wr_addr[3]~13 ) # (!\MEM_UART_1|wr_addr [4]))

	.dataa(gnd),
	.datab(\MEM_UART_1|wr_addr [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MEM_UART_1|wr_addr[3]~13 ),
	.combout(\MEM_UART_1|wr_addr[4]~14_combout ),
	.cout(\MEM_UART_1|wr_addr[4]~15 ));
// synopsys translate_off
defparam \MEM_UART_1|wr_addr[4]~14 .lut_mask = 16'h3C3F;
defparam \MEM_UART_1|wr_addr[4]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X4_Y23_N15
dffeas \MEM_UART_1|wr_addr[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\MEM_UART_1|wr_addr[4]~14_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MEM_UART_1|wr_data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM_UART_1|wr_addr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM_UART_1|wr_addr[4] .is_wysiwyg = "true";
defparam \MEM_UART_1|wr_addr[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y23_N16
fiftyfivenm_lcell_comb \MEM_UART_1|wr_addr[5]~16 (
// Equation(s):
// \MEM_UART_1|wr_addr[5]~16_combout  = (\MEM_UART_1|wr_addr [5] & (\MEM_UART_1|wr_addr[4]~15  $ (GND))) # (!\MEM_UART_1|wr_addr [5] & (!\MEM_UART_1|wr_addr[4]~15  & VCC))
// \MEM_UART_1|wr_addr[5]~17  = CARRY((\MEM_UART_1|wr_addr [5] & !\MEM_UART_1|wr_addr[4]~15 ))

	.dataa(gnd),
	.datab(\MEM_UART_1|wr_addr [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MEM_UART_1|wr_addr[4]~15 ),
	.combout(\MEM_UART_1|wr_addr[5]~16_combout ),
	.cout(\MEM_UART_1|wr_addr[5]~17 ));
// synopsys translate_off
defparam \MEM_UART_1|wr_addr[5]~16 .lut_mask = 16'hC30C;
defparam \MEM_UART_1|wr_addr[5]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X4_Y23_N17
dffeas \MEM_UART_1|wr_addr[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\MEM_UART_1|wr_addr[5]~16_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MEM_UART_1|wr_data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM_UART_1|wr_addr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM_UART_1|wr_addr[5] .is_wysiwyg = "true";
defparam \MEM_UART_1|wr_addr[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y23_N18
fiftyfivenm_lcell_comb \MEM_UART_1|wr_addr[6]~18 (
// Equation(s):
// \MEM_UART_1|wr_addr[6]~18_combout  = (\MEM_UART_1|wr_addr [6] & (!\MEM_UART_1|wr_addr[5]~17 )) # (!\MEM_UART_1|wr_addr [6] & ((\MEM_UART_1|wr_addr[5]~17 ) # (GND)))
// \MEM_UART_1|wr_addr[6]~19  = CARRY((!\MEM_UART_1|wr_addr[5]~17 ) # (!\MEM_UART_1|wr_addr [6]))

	.dataa(gnd),
	.datab(\MEM_UART_1|wr_addr [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MEM_UART_1|wr_addr[5]~17 ),
	.combout(\MEM_UART_1|wr_addr[6]~18_combout ),
	.cout(\MEM_UART_1|wr_addr[6]~19 ));
// synopsys translate_off
defparam \MEM_UART_1|wr_addr[6]~18 .lut_mask = 16'h3C3F;
defparam \MEM_UART_1|wr_addr[6]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X4_Y23_N19
dffeas \MEM_UART_1|wr_addr[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\MEM_UART_1|wr_addr[6]~18_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MEM_UART_1|wr_data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM_UART_1|wr_addr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM_UART_1|wr_addr[6] .is_wysiwyg = "true";
defparam \MEM_UART_1|wr_addr[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y23_N20
fiftyfivenm_lcell_comb \MEM_UART_1|wr_addr[7]~20 (
// Equation(s):
// \MEM_UART_1|wr_addr[7]~20_combout  = \MEM_UART_1|wr_addr[6]~19  $ (!\MEM_UART_1|wr_addr [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\MEM_UART_1|wr_addr [7]),
	.cin(\MEM_UART_1|wr_addr[6]~19 ),
	.combout(\MEM_UART_1|wr_addr[7]~20_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_UART_1|wr_addr[7]~20 .lut_mask = 16'hF00F;
defparam \MEM_UART_1|wr_addr[7]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X4_Y23_N21
dffeas \MEM_UART_1|wr_addr[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\MEM_UART_1|wr_addr[7]~20_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MEM_UART_1|wr_data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM_UART_1|wr_addr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM_UART_1|wr_addr[7] .is_wysiwyg = "true";
defparam \MEM_UART_1|wr_addr[7] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y16_N8
fiftyfivenm_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .listen_to_nsleep_signal = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y23_N15
fiftyfivenm_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .listen_to_nsleep_signal = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y16_N22
fiftyfivenm_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .listen_to_nsleep_signal = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y23_N8
fiftyfivenm_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .listen_to_nsleep_signal = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N15
fiftyfivenm_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .listen_to_nsleep_signal = "false";
defparam \SW[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N1
fiftyfivenm_io_ibuf \SW[5]~input (
	.i(SW[5]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[5]~input_o ));
// synopsys translate_off
defparam \SW[5]~input .bus_hold = "false";
defparam \SW[5]~input .listen_to_nsleep_signal = "false";
defparam \SW[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y13_N1
fiftyfivenm_io_ibuf \SW[6]~input (
	.i(SW[6]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[6]~input_o ));
// synopsys translate_off
defparam \SW[6]~input .bus_hold = "false";
defparam \SW[6]~input .listen_to_nsleep_signal = "false";
defparam \SW[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N8
fiftyfivenm_io_ibuf \SW[7]~input (
	.i(SW[7]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[7]~input_o ));
// synopsys translate_off
defparam \SW[7]~input .bus_hold = "false";
defparam \SW[7]~input .listen_to_nsleep_signal = "false";
defparam \SW[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X3_Y23_N10
fiftyfivenm_lcell_comb \MEM_UART_1|uart_inst|UART_RX1|Selector16~1 (
// Equation(s):
// \MEM_UART_1|uart_inst|UART_RX1|Selector16~1_combout  = (!\MEM_UART_1|uart_inst|UART_RX1|index [1] & (!\MEM_UART_1|uart_inst|UART_RX1|index [2] & \MEM_UART_1|uart_inst|UART_RX1|index [0]))

	.dataa(\MEM_UART_1|uart_inst|UART_RX1|index [1]),
	.datab(gnd),
	.datac(\MEM_UART_1|uart_inst|UART_RX1|index [2]),
	.datad(\MEM_UART_1|uart_inst|UART_RX1|index [0]),
	.cin(gnd),
	.combout(\MEM_UART_1|uart_inst|UART_RX1|Selector16~1_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_UART_1|uart_inst|UART_RX1|Selector16~1 .lut_mask = 16'h0500;
defparam \MEM_UART_1|uart_inst|UART_RX1|Selector16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y24_N24
fiftyfivenm_lcell_comb \MEM_UART_1|uart_inst|UART_RX1|Selector16~0 (
// Equation(s):
// \MEM_UART_1|uart_inst|UART_RX1|Selector16~0_combout  = (\MEM_UART_1|uart_inst|UART_RX1|state.RECEIVE~q  & \MEM_UART_1|uart_inst|UART_RX1|dataOut [1])

	.dataa(gnd),
	.datab(\MEM_UART_1|uart_inst|UART_RX1|state.RECEIVE~q ),
	.datac(gnd),
	.datad(\MEM_UART_1|uart_inst|UART_RX1|dataOut [1]),
	.cin(gnd),
	.combout(\MEM_UART_1|uart_inst|UART_RX1|Selector16~0_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_UART_1|uart_inst|UART_RX1|Selector16~0 .lut_mask = 16'hCC00;
defparam \MEM_UART_1|uart_inst|UART_RX1|Selector16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y24_N20
fiftyfivenm_lcell_comb \MEM_UART_1|uart_inst|UART_RX1|Selector16~2 (
// Equation(s):
// \MEM_UART_1|uart_inst|UART_RX1|Selector16~2_combout  = (\MEM_UART_1|uart_inst|UART_RX1|Selector16~1_combout  & ((\MEM_UART_1|uart_inst|UART_RX1|Selector13~1_combout ) # ((\MEM_UART_1|uart_inst|UART_RX1|Selector16~0_combout  & 
// !\MEM_UART_1|uart_inst|UART_RX1|Selector13~4_combout )))) # (!\MEM_UART_1|uart_inst|UART_RX1|Selector16~1_combout  & (\MEM_UART_1|uart_inst|UART_RX1|Selector16~0_combout ))

	.dataa(\MEM_UART_1|uart_inst|UART_RX1|Selector16~1_combout ),
	.datab(\MEM_UART_1|uart_inst|UART_RX1|Selector16~0_combout ),
	.datac(\MEM_UART_1|uart_inst|UART_RX1|Selector13~4_combout ),
	.datad(\MEM_UART_1|uart_inst|UART_RX1|Selector13~1_combout ),
	.cin(gnd),
	.combout(\MEM_UART_1|uart_inst|UART_RX1|Selector16~2_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_UART_1|uart_inst|UART_RX1|Selector16~2 .lut_mask = 16'hEE4C;
defparam \MEM_UART_1|uart_inst|UART_RX1|Selector16~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y24_N26
fiftyfivenm_lcell_comb \MEM_UART_1|uart_inst|UART_RX1|Selector16~3 (
// Equation(s):
// \MEM_UART_1|uart_inst|UART_RX1|Selector16~3_combout  = (\MEM_UART_1|uart_inst|UART_RX1|Selector16~2_combout ) # ((\MEM_UART_1|uart_inst|UART_RX1|dataOut [1] & ((\MEM_UART_1|uart_inst|UART_RX1|state.DONE~q ) # (\MEM_UART_1|uart_inst|UART_RX1|state.START~q 
// ))))

	.dataa(\MEM_UART_1|uart_inst|UART_RX1|state.DONE~q ),
	.datab(\MEM_UART_1|uart_inst|UART_RX1|state.START~q ),
	.datac(\MEM_UART_1|uart_inst|UART_RX1|dataOut [1]),
	.datad(\MEM_UART_1|uart_inst|UART_RX1|Selector16~2_combout ),
	.cin(gnd),
	.combout(\MEM_UART_1|uart_inst|UART_RX1|Selector16~3_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_UART_1|uart_inst|UART_RX1|Selector16~3 .lut_mask = 16'hFFE0;
defparam \MEM_UART_1|uart_inst|UART_RX1|Selector16~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X3_Y24_N27
dffeas \MEM_UART_1|uart_inst|UART_RX1|dataOut[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\MEM_UART_1|uart_inst|UART_RX1|Selector16~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM_UART_1|uart_inst|UART_RX1|dataOut [1]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM_UART_1|uart_inst|UART_RX1|dataOut[1] .is_wysiwyg = "true";
defparam \MEM_UART_1|uart_inst|UART_RX1|dataOut[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y24_N10
fiftyfivenm_lcell_comb \MEM_UART_1|uart_inst|UART_RX1|RXout[1]~feeder (
// Equation(s):
// \MEM_UART_1|uart_inst|UART_RX1|RXout[1]~feeder_combout  = \MEM_UART_1|uart_inst|UART_RX1|dataOut [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(\MEM_UART_1|uart_inst|UART_RX1|dataOut [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\MEM_UART_1|uart_inst|UART_RX1|RXout[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_UART_1|uart_inst|UART_RX1|RXout[1]~feeder .lut_mask = 16'hF0F0;
defparam \MEM_UART_1|uart_inst|UART_RX1|RXout[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X3_Y24_N11
dffeas \MEM_UART_1|uart_inst|UART_RX1|RXout[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\MEM_UART_1|uart_inst|UART_RX1|RXout[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MEM_UART_1|uart_inst|UART_RX1|RXout[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM_UART_1|uart_inst|UART_RX1|RXout [1]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM_UART_1|uart_inst|UART_RX1|RXout[1] .is_wysiwyg = "true";
defparam \MEM_UART_1|uart_inst|UART_RX1|RXout[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y23_N22
fiftyfivenm_lcell_comb \MEM_UART_1|wr_data[1]~feeder (
// Equation(s):
// \MEM_UART_1|wr_data[1]~feeder_combout  = \MEM_UART_1|uart_inst|UART_RX1|RXout [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\MEM_UART_1|uart_inst|UART_RX1|RXout [1]),
	.cin(gnd),
	.combout(\MEM_UART_1|wr_data[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_UART_1|wr_data[1]~feeder .lut_mask = 16'hFF00;
defparam \MEM_UART_1|wr_data[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X3_Y23_N23
dffeas \MEM_UART_1|wr_data[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\MEM_UART_1|wr_data[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MEM_UART_1|wr_data[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM_UART_1|wr_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM_UART_1|wr_data[1] .is_wysiwyg = "true";
defparam \MEM_UART_1|wr_data[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y23_N2
fiftyfivenm_lcell_comb \MEM_UART_1|uart_inst|UART_RX1|Selector15~1 (
// Equation(s):
// \MEM_UART_1|uart_inst|UART_RX1|Selector15~1_combout  = (!\MEM_UART_1|uart_inst|UART_RX1|index [2] & (\MEM_UART_1|uart_inst|UART_RX1|index [1] & !\MEM_UART_1|uart_inst|UART_RX1|index [0]))

	.dataa(\MEM_UART_1|uart_inst|UART_RX1|index [2]),
	.datab(gnd),
	.datac(\MEM_UART_1|uart_inst|UART_RX1|index [1]),
	.datad(\MEM_UART_1|uart_inst|UART_RX1|index [0]),
	.cin(gnd),
	.combout(\MEM_UART_1|uart_inst|UART_RX1|Selector15~1_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_UART_1|uart_inst|UART_RX1|Selector15~1 .lut_mask = 16'h0050;
defparam \MEM_UART_1|uart_inst|UART_RX1|Selector15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y24_N14
fiftyfivenm_lcell_comb \MEM_UART_1|uart_inst|UART_RX1|Selector15~0 (
// Equation(s):
// \MEM_UART_1|uart_inst|UART_RX1|Selector15~0_combout  = (\MEM_UART_1|uart_inst|UART_RX1|state.RECEIVE~q  & \MEM_UART_1|uart_inst|UART_RX1|dataOut [2])

	.dataa(gnd),
	.datab(\MEM_UART_1|uart_inst|UART_RX1|state.RECEIVE~q ),
	.datac(gnd),
	.datad(\MEM_UART_1|uart_inst|UART_RX1|dataOut [2]),
	.cin(gnd),
	.combout(\MEM_UART_1|uart_inst|UART_RX1|Selector15~0_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_UART_1|uart_inst|UART_RX1|Selector15~0 .lut_mask = 16'hCC00;
defparam \MEM_UART_1|uart_inst|UART_RX1|Selector15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y24_N18
fiftyfivenm_lcell_comb \MEM_UART_1|uart_inst|UART_RX1|Selector15~2 (
// Equation(s):
// \MEM_UART_1|uart_inst|UART_RX1|Selector15~2_combout  = (\MEM_UART_1|uart_inst|UART_RX1|Selector15~1_combout  & ((\MEM_UART_1|uart_inst|UART_RX1|Selector13~1_combout ) # ((\MEM_UART_1|uart_inst|UART_RX1|Selector15~0_combout  & 
// !\MEM_UART_1|uart_inst|UART_RX1|Selector13~4_combout )))) # (!\MEM_UART_1|uart_inst|UART_RX1|Selector15~1_combout  & (\MEM_UART_1|uart_inst|UART_RX1|Selector15~0_combout ))

	.dataa(\MEM_UART_1|uart_inst|UART_RX1|Selector15~1_combout ),
	.datab(\MEM_UART_1|uart_inst|UART_RX1|Selector15~0_combout ),
	.datac(\MEM_UART_1|uart_inst|UART_RX1|Selector13~1_combout ),
	.datad(\MEM_UART_1|uart_inst|UART_RX1|Selector13~4_combout ),
	.cin(gnd),
	.combout(\MEM_UART_1|uart_inst|UART_RX1|Selector15~2_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_UART_1|uart_inst|UART_RX1|Selector15~2 .lut_mask = 16'hE4EC;
defparam \MEM_UART_1|uart_inst|UART_RX1|Selector15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y24_N12
fiftyfivenm_lcell_comb \MEM_UART_1|uart_inst|UART_RX1|Selector15~3 (
// Equation(s):
// \MEM_UART_1|uart_inst|UART_RX1|Selector15~3_combout  = (\MEM_UART_1|uart_inst|UART_RX1|Selector15~2_combout ) # ((\MEM_UART_1|uart_inst|UART_RX1|dataOut [2] & ((\MEM_UART_1|uart_inst|UART_RX1|state.DONE~q ) # (\MEM_UART_1|uart_inst|UART_RX1|state.START~q 
// ))))

	.dataa(\MEM_UART_1|uart_inst|UART_RX1|state.DONE~q ),
	.datab(\MEM_UART_1|uart_inst|UART_RX1|state.START~q ),
	.datac(\MEM_UART_1|uart_inst|UART_RX1|dataOut [2]),
	.datad(\MEM_UART_1|uart_inst|UART_RX1|Selector15~2_combout ),
	.cin(gnd),
	.combout(\MEM_UART_1|uart_inst|UART_RX1|Selector15~3_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_UART_1|uart_inst|UART_RX1|Selector15~3 .lut_mask = 16'hFFE0;
defparam \MEM_UART_1|uart_inst|UART_RX1|Selector15~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X2_Y24_N13
dffeas \MEM_UART_1|uart_inst|UART_RX1|dataOut[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\MEM_UART_1|uart_inst|UART_RX1|Selector15~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM_UART_1|uart_inst|UART_RX1|dataOut [2]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM_UART_1|uart_inst|UART_RX1|dataOut[2] .is_wysiwyg = "true";
defparam \MEM_UART_1|uart_inst|UART_RX1|dataOut[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y24_N4
fiftyfivenm_lcell_comb \MEM_UART_1|uart_inst|UART_RX1|RXout[2]~feeder (
// Equation(s):
// \MEM_UART_1|uart_inst|UART_RX1|RXout[2]~feeder_combout  = \MEM_UART_1|uart_inst|UART_RX1|dataOut [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\MEM_UART_1|uart_inst|UART_RX1|dataOut [2]),
	.cin(gnd),
	.combout(\MEM_UART_1|uart_inst|UART_RX1|RXout[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_UART_1|uart_inst|UART_RX1|RXout[2]~feeder .lut_mask = 16'hFF00;
defparam \MEM_UART_1|uart_inst|UART_RX1|RXout[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X3_Y24_N5
dffeas \MEM_UART_1|uart_inst|UART_RX1|RXout[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\MEM_UART_1|uart_inst|UART_RX1|RXout[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MEM_UART_1|uart_inst|UART_RX1|RXout[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM_UART_1|uart_inst|UART_RX1|RXout [2]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM_UART_1|uart_inst|UART_RX1|RXout[2] .is_wysiwyg = "true";
defparam \MEM_UART_1|uart_inst|UART_RX1|RXout[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y23_N28
fiftyfivenm_lcell_comb \MEM_UART_1|wr_data[2]~feeder (
// Equation(s):
// \MEM_UART_1|wr_data[2]~feeder_combout  = \MEM_UART_1|uart_inst|UART_RX1|RXout [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\MEM_UART_1|uart_inst|UART_RX1|RXout [2]),
	.cin(gnd),
	.combout(\MEM_UART_1|wr_data[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_UART_1|wr_data[2]~feeder .lut_mask = 16'hFF00;
defparam \MEM_UART_1|wr_data[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X3_Y23_N29
dffeas \MEM_UART_1|wr_data[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\MEM_UART_1|wr_data[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MEM_UART_1|wr_data[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM_UART_1|wr_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM_UART_1|wr_data[2] .is_wysiwyg = "true";
defparam \MEM_UART_1|wr_data[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y24_N12
fiftyfivenm_lcell_comb \MEM_UART_1|uart_inst|UART_RX1|Selector14~2 (
// Equation(s):
// \MEM_UART_1|uart_inst|UART_RX1|Selector14~2_combout  = (\MEM_UART_1|uart_inst|UART_RX1|dataOut [3] & ((\MEM_UART_1|uart_inst|UART_RX1|state.DONE~q ) # (\MEM_UART_1|uart_inst|UART_RX1|state.START~q )))

	.dataa(gnd),
	.datab(\MEM_UART_1|uart_inst|UART_RX1|dataOut [3]),
	.datac(\MEM_UART_1|uart_inst|UART_RX1|state.DONE~q ),
	.datad(\MEM_UART_1|uart_inst|UART_RX1|state.START~q ),
	.cin(gnd),
	.combout(\MEM_UART_1|uart_inst|UART_RX1|Selector14~2_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_UART_1|uart_inst|UART_RX1|Selector14~2 .lut_mask = 16'hCCC0;
defparam \MEM_UART_1|uart_inst|UART_RX1|Selector14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y24_N30
fiftyfivenm_lcell_comb \MEM_UART_1|uart_inst|UART_RX1|Selector14~3 (
// Equation(s):
// \MEM_UART_1|uart_inst|UART_RX1|Selector14~3_combout  = (\MEM_UART_1|uart_inst|UART_RX1|Selector14~2_combout ) # ((!\MEM_UART_1|uart_inst|UART_RX1|index [2] & (\MEM_UART_1|uart_inst|UART_RX1|Add1~0_combout  & 
// \MEM_UART_1|uart_inst|UART_RX1|Selector13~1_combout )))

	.dataa(\MEM_UART_1|uart_inst|UART_RX1|Selector14~2_combout ),
	.datab(\MEM_UART_1|uart_inst|UART_RX1|index [2]),
	.datac(\MEM_UART_1|uart_inst|UART_RX1|Add1~0_combout ),
	.datad(\MEM_UART_1|uart_inst|UART_RX1|Selector13~1_combout ),
	.cin(gnd),
	.combout(\MEM_UART_1|uart_inst|UART_RX1|Selector14~3_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_UART_1|uart_inst|UART_RX1|Selector14~3 .lut_mask = 16'hBAAA;
defparam \MEM_UART_1|uart_inst|UART_RX1|Selector14~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y24_N6
fiftyfivenm_lcell_comb \MEM_UART_1|uart_inst|UART_RX1|Selector14~5 (
// Equation(s):
// \MEM_UART_1|uart_inst|UART_RX1|Selector14~5_combout  = (((\MEM_UART_1|uart_inst|UART_RX1|index [2]) # (!\MEM_UART_1|uart_inst|UART_RX1|Selector13~4_combout )) # (!\MEM_UART_1|uart_inst|UART_RX1|index [1])) # (!\MEM_UART_1|uart_inst|UART_RX1|index [0])

	.dataa(\MEM_UART_1|uart_inst|UART_RX1|index [0]),
	.datab(\MEM_UART_1|uart_inst|UART_RX1|index [1]),
	.datac(\MEM_UART_1|uart_inst|UART_RX1|Selector13~4_combout ),
	.datad(\MEM_UART_1|uart_inst|UART_RX1|index [2]),
	.cin(gnd),
	.combout(\MEM_UART_1|uart_inst|UART_RX1|Selector14~5_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_UART_1|uart_inst|UART_RX1|Selector14~5 .lut_mask = 16'hFF7F;
defparam \MEM_UART_1|uart_inst|UART_RX1|Selector14~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y24_N16
fiftyfivenm_lcell_comb \MEM_UART_1|uart_inst|UART_RX1|Selector14~4 (
// Equation(s):
// \MEM_UART_1|uart_inst|UART_RX1|Selector14~4_combout  = (\MEM_UART_1|uart_inst|UART_RX1|Selector14~3_combout ) # ((\MEM_UART_1|uart_inst|UART_RX1|state.RECEIVE~q  & (\MEM_UART_1|uart_inst|UART_RX1|dataOut [3] & 
// \MEM_UART_1|uart_inst|UART_RX1|Selector14~5_combout )))

	.dataa(\MEM_UART_1|uart_inst|UART_RX1|Selector14~3_combout ),
	.datab(\MEM_UART_1|uart_inst|UART_RX1|state.RECEIVE~q ),
	.datac(\MEM_UART_1|uart_inst|UART_RX1|dataOut [3]),
	.datad(\MEM_UART_1|uart_inst|UART_RX1|Selector14~5_combout ),
	.cin(gnd),
	.combout(\MEM_UART_1|uart_inst|UART_RX1|Selector14~4_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_UART_1|uart_inst|UART_RX1|Selector14~4 .lut_mask = 16'hEAAA;
defparam \MEM_UART_1|uart_inst|UART_RX1|Selector14~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y24_N17
dffeas \MEM_UART_1|uart_inst|UART_RX1|dataOut[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\MEM_UART_1|uart_inst|UART_RX1|Selector14~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM_UART_1|uart_inst|UART_RX1|dataOut [3]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM_UART_1|uart_inst|UART_RX1|dataOut[3] .is_wysiwyg = "true";
defparam \MEM_UART_1|uart_inst|UART_RX1|dataOut[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y24_N6
fiftyfivenm_lcell_comb \MEM_UART_1|uart_inst|UART_RX1|RXout[3]~feeder (
// Equation(s):
// \MEM_UART_1|uart_inst|UART_RX1|RXout[3]~feeder_combout  = \MEM_UART_1|uart_inst|UART_RX1|dataOut [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\MEM_UART_1|uart_inst|UART_RX1|dataOut [3]),
	.cin(gnd),
	.combout(\MEM_UART_1|uart_inst|UART_RX1|RXout[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_UART_1|uart_inst|UART_RX1|RXout[3]~feeder .lut_mask = 16'hFF00;
defparam \MEM_UART_1|uart_inst|UART_RX1|RXout[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X3_Y24_N7
dffeas \MEM_UART_1|uart_inst|UART_RX1|RXout[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\MEM_UART_1|uart_inst|UART_RX1|RXout[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MEM_UART_1|uart_inst|UART_RX1|RXout[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM_UART_1|uart_inst|UART_RX1|RXout [3]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM_UART_1|uart_inst|UART_RX1|RXout[3] .is_wysiwyg = "true";
defparam \MEM_UART_1|uart_inst|UART_RX1|RXout[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y23_N28
fiftyfivenm_lcell_comb \MEM_UART_1|wr_data[3]~feeder (
// Equation(s):
// \MEM_UART_1|wr_data[3]~feeder_combout  = \MEM_UART_1|uart_inst|UART_RX1|RXout [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\MEM_UART_1|uart_inst|UART_RX1|RXout [3]),
	.cin(gnd),
	.combout(\MEM_UART_1|wr_data[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_UART_1|wr_data[3]~feeder .lut_mask = 16'hFF00;
defparam \MEM_UART_1|wr_data[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X4_Y23_N29
dffeas \MEM_UART_1|wr_data[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\MEM_UART_1|wr_data[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MEM_UART_1|wr_data[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM_UART_1|wr_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM_UART_1|wr_data[3] .is_wysiwyg = "true";
defparam \MEM_UART_1|wr_data[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y24_N28
fiftyfivenm_lcell_comb \MEM_UART_1|uart_inst|UART_RX1|Selector13~2 (
// Equation(s):
// \MEM_UART_1|uart_inst|UART_RX1|Selector13~2_combout  = (\MEM_UART_1|uart_inst|UART_RX1|dataOut [4] & \MEM_UART_1|uart_inst|UART_RX1|state.RECEIVE~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\MEM_UART_1|uart_inst|UART_RX1|dataOut [4]),
	.datad(\MEM_UART_1|uart_inst|UART_RX1|state.RECEIVE~q ),
	.cin(gnd),
	.combout(\MEM_UART_1|uart_inst|UART_RX1|Selector13~2_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_UART_1|uart_inst|UART_RX1|Selector13~2 .lut_mask = 16'hF000;
defparam \MEM_UART_1|uart_inst|UART_RX1|Selector13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y24_N26
fiftyfivenm_lcell_comb \MEM_UART_1|uart_inst|UART_RX1|Selector13~3 (
// Equation(s):
// \MEM_UART_1|uart_inst|UART_RX1|Selector13~3_combout  = (\MEM_UART_1|uart_inst|UART_RX1|index [2] & (!\MEM_UART_1|uart_inst|UART_RX1|index [1] & !\MEM_UART_1|uart_inst|UART_RX1|index [0]))

	.dataa(\MEM_UART_1|uart_inst|UART_RX1|index [2]),
	.datab(gnd),
	.datac(\MEM_UART_1|uart_inst|UART_RX1|index [1]),
	.datad(\MEM_UART_1|uart_inst|UART_RX1|index [0]),
	.cin(gnd),
	.combout(\MEM_UART_1|uart_inst|UART_RX1|Selector13~3_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_UART_1|uart_inst|UART_RX1|Selector13~3 .lut_mask = 16'h000A;
defparam \MEM_UART_1|uart_inst|UART_RX1|Selector13~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y24_N2
fiftyfivenm_lcell_comb \MEM_UART_1|uart_inst|UART_RX1|Selector13~5 (
// Equation(s):
// \MEM_UART_1|uart_inst|UART_RX1|Selector13~5_combout  = (\MEM_UART_1|uart_inst|UART_RX1|Selector13~3_combout  & ((\MEM_UART_1|uart_inst|UART_RX1|Selector13~1_combout ) # ((\MEM_UART_1|uart_inst|UART_RX1|Selector13~2_combout  & 
// !\MEM_UART_1|uart_inst|UART_RX1|Selector13~4_combout )))) # (!\MEM_UART_1|uart_inst|UART_RX1|Selector13~3_combout  & (((\MEM_UART_1|uart_inst|UART_RX1|Selector13~2_combout ))))

	.dataa(\MEM_UART_1|uart_inst|UART_RX1|Selector13~1_combout ),
	.datab(\MEM_UART_1|uart_inst|UART_RX1|Selector13~2_combout ),
	.datac(\MEM_UART_1|uart_inst|UART_RX1|Selector13~3_combout ),
	.datad(\MEM_UART_1|uart_inst|UART_RX1|Selector13~4_combout ),
	.cin(gnd),
	.combout(\MEM_UART_1|uart_inst|UART_RX1|Selector13~5_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_UART_1|uart_inst|UART_RX1|Selector13~5 .lut_mask = 16'hACEC;
defparam \MEM_UART_1|uart_inst|UART_RX1|Selector13~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y24_N4
fiftyfivenm_lcell_comb \MEM_UART_1|uart_inst|UART_RX1|Selector13~6 (
// Equation(s):
// \MEM_UART_1|uart_inst|UART_RX1|Selector13~6_combout  = (\MEM_UART_1|uart_inst|UART_RX1|Selector13~5_combout ) # ((\MEM_UART_1|uart_inst|UART_RX1|dataOut [4] & ((\MEM_UART_1|uart_inst|UART_RX1|state.DONE~q ) # (\MEM_UART_1|uart_inst|UART_RX1|state.START~q 
// ))))

	.dataa(\MEM_UART_1|uart_inst|UART_RX1|state.DONE~q ),
	.datab(\MEM_UART_1|uart_inst|UART_RX1|state.START~q ),
	.datac(\MEM_UART_1|uart_inst|UART_RX1|dataOut [4]),
	.datad(\MEM_UART_1|uart_inst|UART_RX1|Selector13~5_combout ),
	.cin(gnd),
	.combout(\MEM_UART_1|uart_inst|UART_RX1|Selector13~6_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_UART_1|uart_inst|UART_RX1|Selector13~6 .lut_mask = 16'hFFE0;
defparam \MEM_UART_1|uart_inst|UART_RX1|Selector13~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X2_Y24_N5
dffeas \MEM_UART_1|uart_inst|UART_RX1|dataOut[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\MEM_UART_1|uart_inst|UART_RX1|Selector13~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM_UART_1|uart_inst|UART_RX1|dataOut [4]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM_UART_1|uart_inst|UART_RX1|dataOut[4] .is_wysiwyg = "true";
defparam \MEM_UART_1|uart_inst|UART_RX1|dataOut[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y24_N28
fiftyfivenm_lcell_comb \MEM_UART_1|uart_inst|UART_RX1|RXout[4]~feeder (
// Equation(s):
// \MEM_UART_1|uart_inst|UART_RX1|RXout[4]~feeder_combout  = \MEM_UART_1|uart_inst|UART_RX1|dataOut [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(\MEM_UART_1|uart_inst|UART_RX1|dataOut [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\MEM_UART_1|uart_inst|UART_RX1|RXout[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_UART_1|uart_inst|UART_RX1|RXout[4]~feeder .lut_mask = 16'hF0F0;
defparam \MEM_UART_1|uart_inst|UART_RX1|RXout[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X3_Y24_N29
dffeas \MEM_UART_1|uart_inst|UART_RX1|RXout[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\MEM_UART_1|uart_inst|UART_RX1|RXout[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MEM_UART_1|uart_inst|UART_RX1|RXout[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM_UART_1|uart_inst|UART_RX1|RXout [4]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM_UART_1|uart_inst|UART_RX1|RXout[4] .is_wysiwyg = "true";
defparam \MEM_UART_1|uart_inst|UART_RX1|RXout[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y23_N4
fiftyfivenm_lcell_comb \MEM_UART_1|wr_data[4]~feeder (
// Equation(s):
// \MEM_UART_1|wr_data[4]~feeder_combout  = \MEM_UART_1|uart_inst|UART_RX1|RXout [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\MEM_UART_1|uart_inst|UART_RX1|RXout [4]),
	.cin(gnd),
	.combout(\MEM_UART_1|wr_data[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_UART_1|wr_data[4]~feeder .lut_mask = 16'hFF00;
defparam \MEM_UART_1|wr_data[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X4_Y23_N5
dffeas \MEM_UART_1|wr_data[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\MEM_UART_1|wr_data[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MEM_UART_1|wr_data[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM_UART_1|wr_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM_UART_1|wr_data[4] .is_wysiwyg = "true";
defparam \MEM_UART_1|wr_data[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y23_N0
fiftyfivenm_lcell_comb \MEM_UART_1|uart_inst|UART_RX1|Selector12~1 (
// Equation(s):
// \MEM_UART_1|uart_inst|UART_RX1|Selector12~1_combout  = (\MEM_UART_1|uart_inst|UART_RX1|index [2] & (!\MEM_UART_1|uart_inst|UART_RX1|index [1] & \MEM_UART_1|uart_inst|UART_RX1|index [0]))

	.dataa(\MEM_UART_1|uart_inst|UART_RX1|index [2]),
	.datab(gnd),
	.datac(\MEM_UART_1|uart_inst|UART_RX1|index [1]),
	.datad(\MEM_UART_1|uart_inst|UART_RX1|index [0]),
	.cin(gnd),
	.combout(\MEM_UART_1|uart_inst|UART_RX1|Selector12~1_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_UART_1|uart_inst|UART_RX1|Selector12~1 .lut_mask = 16'h0A00;
defparam \MEM_UART_1|uart_inst|UART_RX1|Selector12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y24_N8
fiftyfivenm_lcell_comb \MEM_UART_1|uart_inst|UART_RX1|Selector12~0 (
// Equation(s):
// \MEM_UART_1|uart_inst|UART_RX1|Selector12~0_combout  = (\MEM_UART_1|uart_inst|UART_RX1|dataOut [5] & \MEM_UART_1|uart_inst|UART_RX1|state.RECEIVE~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\MEM_UART_1|uart_inst|UART_RX1|dataOut [5]),
	.datad(\MEM_UART_1|uart_inst|UART_RX1|state.RECEIVE~q ),
	.cin(gnd),
	.combout(\MEM_UART_1|uart_inst|UART_RX1|Selector12~0_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_UART_1|uart_inst|UART_RX1|Selector12~0 .lut_mask = 16'hF000;
defparam \MEM_UART_1|uart_inst|UART_RX1|Selector12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y24_N6
fiftyfivenm_lcell_comb \MEM_UART_1|uart_inst|UART_RX1|Selector12~2 (
// Equation(s):
// \MEM_UART_1|uart_inst|UART_RX1|Selector12~2_combout  = (\MEM_UART_1|uart_inst|UART_RX1|Selector12~1_combout  & ((\MEM_UART_1|uart_inst|UART_RX1|Selector13~1_combout ) # ((\MEM_UART_1|uart_inst|UART_RX1|Selector12~0_combout  & 
// !\MEM_UART_1|uart_inst|UART_RX1|Selector13~4_combout )))) # (!\MEM_UART_1|uart_inst|UART_RX1|Selector12~1_combout  & (\MEM_UART_1|uart_inst|UART_RX1|Selector12~0_combout ))

	.dataa(\MEM_UART_1|uart_inst|UART_RX1|Selector12~1_combout ),
	.datab(\MEM_UART_1|uart_inst|UART_RX1|Selector12~0_combout ),
	.datac(\MEM_UART_1|uart_inst|UART_RX1|Selector13~1_combout ),
	.datad(\MEM_UART_1|uart_inst|UART_RX1|Selector13~4_combout ),
	.cin(gnd),
	.combout(\MEM_UART_1|uart_inst|UART_RX1|Selector12~2_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_UART_1|uart_inst|UART_RX1|Selector12~2 .lut_mask = 16'hE4EC;
defparam \MEM_UART_1|uart_inst|UART_RX1|Selector12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y24_N14
fiftyfivenm_lcell_comb \MEM_UART_1|uart_inst|UART_RX1|Selector12~3 (
// Equation(s):
// \MEM_UART_1|uart_inst|UART_RX1|Selector12~3_combout  = (\MEM_UART_1|uart_inst|UART_RX1|Selector12~2_combout ) # ((\MEM_UART_1|uart_inst|UART_RX1|dataOut [5] & ((\MEM_UART_1|uart_inst|UART_RX1|state.DONE~q ) # (\MEM_UART_1|uart_inst|UART_RX1|state.START~q 
// ))))

	.dataa(\MEM_UART_1|uart_inst|UART_RX1|state.DONE~q ),
	.datab(\MEM_UART_1|uart_inst|UART_RX1|state.START~q ),
	.datac(\MEM_UART_1|uart_inst|UART_RX1|dataOut [5]),
	.datad(\MEM_UART_1|uart_inst|UART_RX1|Selector12~2_combout ),
	.cin(gnd),
	.combout(\MEM_UART_1|uart_inst|UART_RX1|Selector12~3_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_UART_1|uart_inst|UART_RX1|Selector12~3 .lut_mask = 16'hFFE0;
defparam \MEM_UART_1|uart_inst|UART_RX1|Selector12~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X2_Y24_N15
dffeas \MEM_UART_1|uart_inst|UART_RX1|dataOut[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\MEM_UART_1|uart_inst|UART_RX1|Selector12~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM_UART_1|uart_inst|UART_RX1|dataOut [5]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM_UART_1|uart_inst|UART_RX1|dataOut[5] .is_wysiwyg = "true";
defparam \MEM_UART_1|uart_inst|UART_RX1|dataOut[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y24_N18
fiftyfivenm_lcell_comb \MEM_UART_1|uart_inst|UART_RX1|RXout[5]~feeder (
// Equation(s):
// \MEM_UART_1|uart_inst|UART_RX1|RXout[5]~feeder_combout  = \MEM_UART_1|uart_inst|UART_RX1|dataOut [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\MEM_UART_1|uart_inst|UART_RX1|dataOut [5]),
	.cin(gnd),
	.combout(\MEM_UART_1|uart_inst|UART_RX1|RXout[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_UART_1|uart_inst|UART_RX1|RXout[5]~feeder .lut_mask = 16'hFF00;
defparam \MEM_UART_1|uart_inst|UART_RX1|RXout[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X3_Y24_N19
dffeas \MEM_UART_1|uart_inst|UART_RX1|RXout[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\MEM_UART_1|uart_inst|UART_RX1|RXout[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MEM_UART_1|uart_inst|UART_RX1|RXout[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM_UART_1|uart_inst|UART_RX1|RXout [5]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM_UART_1|uart_inst|UART_RX1|RXout[5] .is_wysiwyg = "true";
defparam \MEM_UART_1|uart_inst|UART_RX1|RXout[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y23_N6
fiftyfivenm_lcell_comb \MEM_UART_1|wr_data[5]~feeder (
// Equation(s):
// \MEM_UART_1|wr_data[5]~feeder_combout  = \MEM_UART_1|uart_inst|UART_RX1|RXout [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\MEM_UART_1|uart_inst|UART_RX1|RXout [5]),
	.cin(gnd),
	.combout(\MEM_UART_1|wr_data[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_UART_1|wr_data[5]~feeder .lut_mask = 16'hFF00;
defparam \MEM_UART_1|wr_data[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X4_Y23_N7
dffeas \MEM_UART_1|wr_data[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\MEM_UART_1|wr_data[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MEM_UART_1|wr_data[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM_UART_1|wr_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM_UART_1|wr_data[5] .is_wysiwyg = "true";
defparam \MEM_UART_1|wr_data[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y23_N26
fiftyfivenm_lcell_comb \MEM_UART_1|uart_inst|UART_RX1|Selector11~0 (
// Equation(s):
// \MEM_UART_1|uart_inst|UART_RX1|Selector11~0_combout  = (\MEM_UART_1|uart_inst|UART_RX1|dataOut [6] & ((\MEM_UART_1|uart_inst|UART_RX1|state.START~q ) # (\MEM_UART_1|uart_inst|UART_RX1|state.DONE~q )))

	.dataa(gnd),
	.datab(\MEM_UART_1|uart_inst|UART_RX1|state.START~q ),
	.datac(\MEM_UART_1|uart_inst|UART_RX1|state.DONE~q ),
	.datad(\MEM_UART_1|uart_inst|UART_RX1|dataOut [6]),
	.cin(gnd),
	.combout(\MEM_UART_1|uart_inst|UART_RX1|Selector11~0_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_UART_1|uart_inst|UART_RX1|Selector11~0 .lut_mask = 16'hFC00;
defparam \MEM_UART_1|uart_inst|UART_RX1|Selector11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y23_N4
fiftyfivenm_lcell_comb \MEM_UART_1|uart_inst|UART_RX1|Selector11~1 (
// Equation(s):
// \MEM_UART_1|uart_inst|UART_RX1|Selector11~1_combout  = (\MEM_UART_1|uart_inst|UART_RX1|index [2] & (\MEM_UART_1|uart_inst|UART_RX1|index [1] & !\MEM_UART_1|uart_inst|UART_RX1|index [0]))

	.dataa(\MEM_UART_1|uart_inst|UART_RX1|index [2]),
	.datab(gnd),
	.datac(\MEM_UART_1|uart_inst|UART_RX1|index [1]),
	.datad(\MEM_UART_1|uart_inst|UART_RX1|index [0]),
	.cin(gnd),
	.combout(\MEM_UART_1|uart_inst|UART_RX1|Selector11~1_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_UART_1|uart_inst|UART_RX1|Selector11~1 .lut_mask = 16'h00A0;
defparam \MEM_UART_1|uart_inst|UART_RX1|Selector11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y23_N10
fiftyfivenm_lcell_comb \MEM_UART_1|uart_inst|UART_RX1|Selector11~2 (
// Equation(s):
// \MEM_UART_1|uart_inst|UART_RX1|Selector11~2_combout  = (\MEM_UART_1|uart_inst|UART_RX1|state.RECEIVE~q  & (\MEM_UART_1|uart_inst|UART_RX1|dataOut [6] & ((!\MEM_UART_1|uart_inst|UART_RX1|Selector13~4_combout ) # 
// (!\MEM_UART_1|uart_inst|UART_RX1|Selector11~1_combout ))))

	.dataa(\MEM_UART_1|uart_inst|UART_RX1|state.RECEIVE~q ),
	.datab(\MEM_UART_1|uart_inst|UART_RX1|dataOut [6]),
	.datac(\MEM_UART_1|uart_inst|UART_RX1|Selector11~1_combout ),
	.datad(\MEM_UART_1|uart_inst|UART_RX1|Selector13~4_combout ),
	.cin(gnd),
	.combout(\MEM_UART_1|uart_inst|UART_RX1|Selector11~2_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_UART_1|uart_inst|UART_RX1|Selector11~2 .lut_mask = 16'h0888;
defparam \MEM_UART_1|uart_inst|UART_RX1|Selector11~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y23_N18
fiftyfivenm_lcell_comb \MEM_UART_1|uart_inst|UART_RX1|Selector11~3 (
// Equation(s):
// \MEM_UART_1|uart_inst|UART_RX1|Selector11~3_combout  = (\MEM_UART_1|uart_inst|UART_RX1|Selector11~0_combout ) # ((\MEM_UART_1|uart_inst|UART_RX1|Selector11~2_combout ) # ((\MEM_UART_1|uart_inst|UART_RX1|Selector11~1_combout  & 
// \MEM_UART_1|uart_inst|UART_RX1|Selector13~1_combout )))

	.dataa(\MEM_UART_1|uart_inst|UART_RX1|Selector11~0_combout ),
	.datab(\MEM_UART_1|uart_inst|UART_RX1|Selector11~1_combout ),
	.datac(\MEM_UART_1|uart_inst|UART_RX1|Selector13~1_combout ),
	.datad(\MEM_UART_1|uart_inst|UART_RX1|Selector11~2_combout ),
	.cin(gnd),
	.combout(\MEM_UART_1|uart_inst|UART_RX1|Selector11~3_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_UART_1|uart_inst|UART_RX1|Selector11~3 .lut_mask = 16'hFFEA;
defparam \MEM_UART_1|uart_inst|UART_RX1|Selector11~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y23_N19
dffeas \MEM_UART_1|uart_inst|UART_RX1|dataOut[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\MEM_UART_1|uart_inst|UART_RX1|Selector11~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM_UART_1|uart_inst|UART_RX1|dataOut [6]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM_UART_1|uart_inst|UART_RX1|dataOut[6] .is_wysiwyg = "true";
defparam \MEM_UART_1|uart_inst|UART_RX1|dataOut[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y24_N8
fiftyfivenm_lcell_comb \MEM_UART_1|uart_inst|UART_RX1|RXout[6]~feeder (
// Equation(s):
// \MEM_UART_1|uart_inst|UART_RX1|RXout[6]~feeder_combout  = \MEM_UART_1|uart_inst|UART_RX1|dataOut [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\MEM_UART_1|uart_inst|UART_RX1|dataOut [6]),
	.cin(gnd),
	.combout(\MEM_UART_1|uart_inst|UART_RX1|RXout[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_UART_1|uart_inst|UART_RX1|RXout[6]~feeder .lut_mask = 16'hFF00;
defparam \MEM_UART_1|uart_inst|UART_RX1|RXout[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X4_Y24_N9
dffeas \MEM_UART_1|uart_inst|UART_RX1|RXout[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\MEM_UART_1|uart_inst|UART_RX1|RXout[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MEM_UART_1|uart_inst|UART_RX1|RXout[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM_UART_1|uart_inst|UART_RX1|RXout [6]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM_UART_1|uart_inst|UART_RX1|RXout[6] .is_wysiwyg = "true";
defparam \MEM_UART_1|uart_inst|UART_RX1|RXout[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y23_N0
fiftyfivenm_lcell_comb \MEM_UART_1|wr_data[6]~feeder (
// Equation(s):
// \MEM_UART_1|wr_data[6]~feeder_combout  = \MEM_UART_1|uart_inst|UART_RX1|RXout [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\MEM_UART_1|uart_inst|UART_RX1|RXout [6]),
	.cin(gnd),
	.combout(\MEM_UART_1|wr_data[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_UART_1|wr_data[6]~feeder .lut_mask = 16'hFF00;
defparam \MEM_UART_1|wr_data[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X4_Y23_N1
dffeas \MEM_UART_1|wr_data[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\MEM_UART_1|wr_data[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MEM_UART_1|wr_data[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM_UART_1|wr_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM_UART_1|wr_data[6] .is_wysiwyg = "true";
defparam \MEM_UART_1|wr_data[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y23_N8
fiftyfivenm_lcell_comb \MEM_UART_1|uart_inst|UART_RX1|Selector10~0 (
// Equation(s):
// \MEM_UART_1|uart_inst|UART_RX1|Selector10~0_combout  = (\MEM_UART_1|uart_inst|UART_RX1|dataOut [7] & ((\MEM_UART_1|uart_inst|UART_RX1|state.START~q ) # (\MEM_UART_1|uart_inst|UART_RX1|state.DONE~q )))

	.dataa(gnd),
	.datab(\MEM_UART_1|uart_inst|UART_RX1|state.START~q ),
	.datac(\MEM_UART_1|uart_inst|UART_RX1|state.DONE~q ),
	.datad(\MEM_UART_1|uart_inst|UART_RX1|dataOut [7]),
	.cin(gnd),
	.combout(\MEM_UART_1|uart_inst|UART_RX1|Selector10~0_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_UART_1|uart_inst|UART_RX1|Selector10~0 .lut_mask = 16'hFC00;
defparam \MEM_UART_1|uart_inst|UART_RX1|Selector10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y23_N24
fiftyfivenm_lcell_comb \MEM_UART_1|uart_inst|UART_RX1|Selector10~2 (
// Equation(s):
// \MEM_UART_1|uart_inst|UART_RX1|Selector10~2_combout  = (\MEM_UART_1|uart_inst|UART_RX1|dataOut [7] & (\MEM_UART_1|uart_inst|UART_RX1|state.RECEIVE~q  & ((!\MEM_UART_1|uart_inst|UART_RX1|Selector13~4_combout ) # 
// (!\MEM_UART_1|uart_inst|UART_RX1|Selector10~1_combout ))))

	.dataa(\MEM_UART_1|uart_inst|UART_RX1|Selector10~1_combout ),
	.datab(\MEM_UART_1|uart_inst|UART_RX1|dataOut [7]),
	.datac(\MEM_UART_1|uart_inst|UART_RX1|state.RECEIVE~q ),
	.datad(\MEM_UART_1|uart_inst|UART_RX1|Selector13~4_combout ),
	.cin(gnd),
	.combout(\MEM_UART_1|uart_inst|UART_RX1|Selector10~2_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_UART_1|uart_inst|UART_RX1|Selector10~2 .lut_mask = 16'h40C0;
defparam \MEM_UART_1|uart_inst|UART_RX1|Selector10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y23_N16
fiftyfivenm_lcell_comb \MEM_UART_1|uart_inst|UART_RX1|Selector10~3 (
// Equation(s):
// \MEM_UART_1|uart_inst|UART_RX1|Selector10~3_combout  = (\MEM_UART_1|uart_inst|UART_RX1|Selector10~0_combout ) # ((\MEM_UART_1|uart_inst|UART_RX1|Selector10~2_combout ) # ((\MEM_UART_1|uart_inst|UART_RX1|Selector10~1_combout  & 
// \MEM_UART_1|uart_inst|UART_RX1|Selector13~1_combout )))

	.dataa(\MEM_UART_1|uart_inst|UART_RX1|Selector10~1_combout ),
	.datab(\MEM_UART_1|uart_inst|UART_RX1|Selector10~0_combout ),
	.datac(\MEM_UART_1|uart_inst|UART_RX1|Selector13~1_combout ),
	.datad(\MEM_UART_1|uart_inst|UART_RX1|Selector10~2_combout ),
	.cin(gnd),
	.combout(\MEM_UART_1|uart_inst|UART_RX1|Selector10~3_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_UART_1|uart_inst|UART_RX1|Selector10~3 .lut_mask = 16'hFFEC;
defparam \MEM_UART_1|uart_inst|UART_RX1|Selector10~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y23_N17
dffeas \MEM_UART_1|uart_inst|UART_RX1|dataOut[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\MEM_UART_1|uart_inst|UART_RX1|Selector10~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM_UART_1|uart_inst|UART_RX1|dataOut [7]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM_UART_1|uart_inst|UART_RX1|dataOut[7] .is_wysiwyg = "true";
defparam \MEM_UART_1|uart_inst|UART_RX1|dataOut[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y24_N30
fiftyfivenm_lcell_comb \MEM_UART_1|uart_inst|UART_RX1|RXout[7]~feeder (
// Equation(s):
// \MEM_UART_1|uart_inst|UART_RX1|RXout[7]~feeder_combout  = \MEM_UART_1|uart_inst|UART_RX1|dataOut [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\MEM_UART_1|uart_inst|UART_RX1|dataOut [7]),
	.cin(gnd),
	.combout(\MEM_UART_1|uart_inst|UART_RX1|RXout[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_UART_1|uart_inst|UART_RX1|RXout[7]~feeder .lut_mask = 16'hFF00;
defparam \MEM_UART_1|uart_inst|UART_RX1|RXout[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X4_Y24_N31
dffeas \MEM_UART_1|uart_inst|UART_RX1|RXout[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\MEM_UART_1|uart_inst|UART_RX1|RXout[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MEM_UART_1|uart_inst|UART_RX1|RXout[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM_UART_1|uart_inst|UART_RX1|RXout [7]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM_UART_1|uart_inst|UART_RX1|RXout[7] .is_wysiwyg = "true";
defparam \MEM_UART_1|uart_inst|UART_RX1|RXout[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y23_N22
fiftyfivenm_lcell_comb \MEM_UART_1|wr_data[7]~feeder (
// Equation(s):
// \MEM_UART_1|wr_data[7]~feeder_combout  = \MEM_UART_1|uart_inst|UART_RX1|RXout [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(\MEM_UART_1|uart_inst|UART_RX1|RXout [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\MEM_UART_1|wr_data[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_UART_1|wr_data[7]~feeder .lut_mask = 16'hF0F0;
defparam \MEM_UART_1|wr_data[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X4_Y23_N23
dffeas \MEM_UART_1|wr_data[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\MEM_UART_1|wr_data[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MEM_UART_1|wr_data[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM_UART_1|wr_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM_UART_1|wr_data[7] .is_wysiwyg = "true";
defparam \MEM_UART_1|wr_data[7] .power_up = "low";
// synopsys translate_on

// Location: M9K_X5_Y23_N0
fiftyfivenm_ram_block \MEM_UART_1|instr_mem_inst|mem_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\MEM_UART_1|wr_en~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\MEM_UART_1|wr_data [7],\MEM_UART_1|wr_data [6],\MEM_UART_1|wr_data [5],\MEM_UART_1|wr_data [4],\MEM_UART_1|wr_data [3],\MEM_UART_1|wr_data [2],\MEM_UART_1|wr_data [1],\MEM_UART_1|wr_data [0]}),
	.portaaddr({\MEM_UART_1|wr_addr [7],\MEM_UART_1|wr_addr [6],\MEM_UART_1|wr_addr [5],\MEM_UART_1|wr_addr [4],\MEM_UART_1|wr_addr [3],\MEM_UART_1|wr_addr [2],\MEM_UART_1|wr_addr [1],\MEM_UART_1|wr_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\SW[7]~input_o ,\SW[6]~input_o ,\SW[5]~input_o ,\SW[4]~input_o ,\SW[3]~input_o ,\SW[2]~input_o ,\SW[1]~input_o ,\SW[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM_UART_1|instr_mem_inst|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM_UART_1|instr_mem_inst|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \MEM_UART_1|instr_mem_inst|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \MEM_UART_1|instr_mem_inst|mem_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "uart_instr_mem_loader:MEM_UART_1|instr_mem:instr_mem_inst|altsyncram:mem_rtl_0|altsyncram_08g1:auto_generated|ALTSYNCRAM";
defparam \MEM_UART_1|instr_mem_inst|mem_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "old";
defparam \MEM_UART_1|instr_mem_inst|mem_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \MEM_UART_1|instr_mem_inst|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \MEM_UART_1|instr_mem_inst|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 8;
defparam \MEM_UART_1|instr_mem_inst|mem_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \MEM_UART_1|instr_mem_inst|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \MEM_UART_1|instr_mem_inst|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \MEM_UART_1|instr_mem_inst|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 36;
defparam \MEM_UART_1|instr_mem_inst|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \MEM_UART_1|instr_mem_inst|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \MEM_UART_1|instr_mem_inst|mem_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 255;
defparam \MEM_UART_1|instr_mem_inst|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 256;
defparam \MEM_UART_1|instr_mem_inst|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \MEM_UART_1|instr_mem_inst|mem_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM_UART_1|instr_mem_inst|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \MEM_UART_1|instr_mem_inst|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \MEM_UART_1|instr_mem_inst|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 8;
defparam \MEM_UART_1|instr_mem_inst|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \MEM_UART_1|instr_mem_inst|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \MEM_UART_1|instr_mem_inst|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 36;
defparam \MEM_UART_1|instr_mem_inst|mem_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \MEM_UART_1|instr_mem_inst|mem_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \MEM_UART_1|instr_mem_inst|mem_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 255;
defparam \MEM_UART_1|instr_mem_inst|mem_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 256;
defparam \MEM_UART_1|instr_mem_inst|mem_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 8;
defparam \MEM_UART_1|instr_mem_inst|mem_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM_UART_1|instr_mem_inst|mem_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \MEM_UART_1|instr_mem_inst|mem_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X1_Y27_N8
fiftyfivenm_lcell_comb \H5|WideOr6~0 (
// Equation(s):
// \H5|WideOr6~0_combout  = (\MEM_UART_1|instr_mem_inst|mem_rtl_0|auto_generated|ram_block1a7  & (\MEM_UART_1|instr_mem_inst|mem_rtl_0|auto_generated|ram_block1a4  & (\MEM_UART_1|instr_mem_inst|mem_rtl_0|auto_generated|ram_block1a5  $ 
// (\MEM_UART_1|instr_mem_inst|mem_rtl_0|auto_generated|ram_block1a6 )))) # (!\MEM_UART_1|instr_mem_inst|mem_rtl_0|auto_generated|ram_block1a7  & (!\MEM_UART_1|instr_mem_inst|mem_rtl_0|auto_generated|ram_block1a5  & 
// (\MEM_UART_1|instr_mem_inst|mem_rtl_0|auto_generated|ram_block1a4  $ (\MEM_UART_1|instr_mem_inst|mem_rtl_0|auto_generated|ram_block1a6 ))))

	.dataa(\MEM_UART_1|instr_mem_inst|mem_rtl_0|auto_generated|ram_block1a5 ),
	.datab(\MEM_UART_1|instr_mem_inst|mem_rtl_0|auto_generated|ram_block1a4 ),
	.datac(\MEM_UART_1|instr_mem_inst|mem_rtl_0|auto_generated|ram_block1a7 ),
	.datad(\MEM_UART_1|instr_mem_inst|mem_rtl_0|auto_generated|ram_block1a6 ),
	.cin(gnd),
	.combout(\H5|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \H5|WideOr6~0 .lut_mask = 16'h4184;
defparam \H5|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y27_N10
fiftyfivenm_lcell_comb \H5|WideOr5~0 (
// Equation(s):
// \H5|WideOr5~0_combout  = (\MEM_UART_1|instr_mem_inst|mem_rtl_0|auto_generated|ram_block1a5  & ((\MEM_UART_1|instr_mem_inst|mem_rtl_0|auto_generated|ram_block1a4  & (\MEM_UART_1|instr_mem_inst|mem_rtl_0|auto_generated|ram_block1a7 )) # 
// (!\MEM_UART_1|instr_mem_inst|mem_rtl_0|auto_generated|ram_block1a4  & ((\MEM_UART_1|instr_mem_inst|mem_rtl_0|auto_generated|ram_block1a6 ))))) # (!\MEM_UART_1|instr_mem_inst|mem_rtl_0|auto_generated|ram_block1a5  & 
// (\MEM_UART_1|instr_mem_inst|mem_rtl_0|auto_generated|ram_block1a6  & (\MEM_UART_1|instr_mem_inst|mem_rtl_0|auto_generated|ram_block1a4  $ (\MEM_UART_1|instr_mem_inst|mem_rtl_0|auto_generated|ram_block1a7 ))))

	.dataa(\MEM_UART_1|instr_mem_inst|mem_rtl_0|auto_generated|ram_block1a5 ),
	.datab(\MEM_UART_1|instr_mem_inst|mem_rtl_0|auto_generated|ram_block1a4 ),
	.datac(\MEM_UART_1|instr_mem_inst|mem_rtl_0|auto_generated|ram_block1a7 ),
	.datad(\MEM_UART_1|instr_mem_inst|mem_rtl_0|auto_generated|ram_block1a6 ),
	.cin(gnd),
	.combout(\H5|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \H5|WideOr5~0 .lut_mask = 16'hB680;
defparam \H5|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y27_N12
fiftyfivenm_lcell_comb \H5|WideOr4~0 (
// Equation(s):
// \H5|WideOr4~0_combout  = (\MEM_UART_1|instr_mem_inst|mem_rtl_0|auto_generated|ram_block1a7  & (\MEM_UART_1|instr_mem_inst|mem_rtl_0|auto_generated|ram_block1a6  & ((\MEM_UART_1|instr_mem_inst|mem_rtl_0|auto_generated|ram_block1a5 ) # 
// (!\MEM_UART_1|instr_mem_inst|mem_rtl_0|auto_generated|ram_block1a4 )))) # (!\MEM_UART_1|instr_mem_inst|mem_rtl_0|auto_generated|ram_block1a7  & (\MEM_UART_1|instr_mem_inst|mem_rtl_0|auto_generated|ram_block1a5  & 
// (!\MEM_UART_1|instr_mem_inst|mem_rtl_0|auto_generated|ram_block1a4  & !\MEM_UART_1|instr_mem_inst|mem_rtl_0|auto_generated|ram_block1a6 )))

	.dataa(\MEM_UART_1|instr_mem_inst|mem_rtl_0|auto_generated|ram_block1a5 ),
	.datab(\MEM_UART_1|instr_mem_inst|mem_rtl_0|auto_generated|ram_block1a4 ),
	.datac(\MEM_UART_1|instr_mem_inst|mem_rtl_0|auto_generated|ram_block1a7 ),
	.datad(\MEM_UART_1|instr_mem_inst|mem_rtl_0|auto_generated|ram_block1a6 ),
	.cin(gnd),
	.combout(\H5|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \H5|WideOr4~0 .lut_mask = 16'hB002;
defparam \H5|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y27_N14
fiftyfivenm_lcell_comb \H5|WideOr3~0 (
// Equation(s):
// \H5|WideOr3~0_combout  = (\MEM_UART_1|instr_mem_inst|mem_rtl_0|auto_generated|ram_block1a4  & (\MEM_UART_1|instr_mem_inst|mem_rtl_0|auto_generated|ram_block1a5  $ (((!\MEM_UART_1|instr_mem_inst|mem_rtl_0|auto_generated|ram_block1a6 ))))) # 
// (!\MEM_UART_1|instr_mem_inst|mem_rtl_0|auto_generated|ram_block1a4  & ((\MEM_UART_1|instr_mem_inst|mem_rtl_0|auto_generated|ram_block1a5  & (\MEM_UART_1|instr_mem_inst|mem_rtl_0|auto_generated|ram_block1a7  & 
// !\MEM_UART_1|instr_mem_inst|mem_rtl_0|auto_generated|ram_block1a6 )) # (!\MEM_UART_1|instr_mem_inst|mem_rtl_0|auto_generated|ram_block1a5  & (!\MEM_UART_1|instr_mem_inst|mem_rtl_0|auto_generated|ram_block1a7  & 
// \MEM_UART_1|instr_mem_inst|mem_rtl_0|auto_generated|ram_block1a6 ))))

	.dataa(\MEM_UART_1|instr_mem_inst|mem_rtl_0|auto_generated|ram_block1a5 ),
	.datab(\MEM_UART_1|instr_mem_inst|mem_rtl_0|auto_generated|ram_block1a4 ),
	.datac(\MEM_UART_1|instr_mem_inst|mem_rtl_0|auto_generated|ram_block1a7 ),
	.datad(\MEM_UART_1|instr_mem_inst|mem_rtl_0|auto_generated|ram_block1a6 ),
	.cin(gnd),
	.combout(\H5|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \H5|WideOr3~0 .lut_mask = 16'h8964;
defparam \H5|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y27_N16
fiftyfivenm_lcell_comb \H5|WideOr2~0 (
// Equation(s):
// \H5|WideOr2~0_combout  = (\MEM_UART_1|instr_mem_inst|mem_rtl_0|auto_generated|ram_block1a5  & (\MEM_UART_1|instr_mem_inst|mem_rtl_0|auto_generated|ram_block1a4  & (!\MEM_UART_1|instr_mem_inst|mem_rtl_0|auto_generated|ram_block1a7 ))) # 
// (!\MEM_UART_1|instr_mem_inst|mem_rtl_0|auto_generated|ram_block1a5  & ((\MEM_UART_1|instr_mem_inst|mem_rtl_0|auto_generated|ram_block1a6  & ((!\MEM_UART_1|instr_mem_inst|mem_rtl_0|auto_generated|ram_block1a7 ))) # 
// (!\MEM_UART_1|instr_mem_inst|mem_rtl_0|auto_generated|ram_block1a6  & (\MEM_UART_1|instr_mem_inst|mem_rtl_0|auto_generated|ram_block1a4 ))))

	.dataa(\MEM_UART_1|instr_mem_inst|mem_rtl_0|auto_generated|ram_block1a5 ),
	.datab(\MEM_UART_1|instr_mem_inst|mem_rtl_0|auto_generated|ram_block1a4 ),
	.datac(\MEM_UART_1|instr_mem_inst|mem_rtl_0|auto_generated|ram_block1a7 ),
	.datad(\MEM_UART_1|instr_mem_inst|mem_rtl_0|auto_generated|ram_block1a6 ),
	.cin(gnd),
	.combout(\H5|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \H5|WideOr2~0 .lut_mask = 16'h0D4C;
defparam \H5|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y27_N2
fiftyfivenm_lcell_comb \H5|WideOr1~0 (
// Equation(s):
// \H5|WideOr1~0_combout  = (\MEM_UART_1|instr_mem_inst|mem_rtl_0|auto_generated|ram_block1a5  & (!\MEM_UART_1|instr_mem_inst|mem_rtl_0|auto_generated|ram_block1a7  & ((\MEM_UART_1|instr_mem_inst|mem_rtl_0|auto_generated|ram_block1a4 ) # 
// (!\MEM_UART_1|instr_mem_inst|mem_rtl_0|auto_generated|ram_block1a6 )))) # (!\MEM_UART_1|instr_mem_inst|mem_rtl_0|auto_generated|ram_block1a5  & (\MEM_UART_1|instr_mem_inst|mem_rtl_0|auto_generated|ram_block1a4  & 
// (\MEM_UART_1|instr_mem_inst|mem_rtl_0|auto_generated|ram_block1a7  $ (!\MEM_UART_1|instr_mem_inst|mem_rtl_0|auto_generated|ram_block1a6 ))))

	.dataa(\MEM_UART_1|instr_mem_inst|mem_rtl_0|auto_generated|ram_block1a5 ),
	.datab(\MEM_UART_1|instr_mem_inst|mem_rtl_0|auto_generated|ram_block1a4 ),
	.datac(\MEM_UART_1|instr_mem_inst|mem_rtl_0|auto_generated|ram_block1a7 ),
	.datad(\MEM_UART_1|instr_mem_inst|mem_rtl_0|auto_generated|ram_block1a6 ),
	.cin(gnd),
	.combout(\H5|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \H5|WideOr1~0 .lut_mask = 16'h480E;
defparam \H5|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y27_N4
fiftyfivenm_lcell_comb \H5|WideOr0~0 (
// Equation(s):
// \H5|WideOr0~0_combout  = (\MEM_UART_1|instr_mem_inst|mem_rtl_0|auto_generated|ram_block1a4  & ((\MEM_UART_1|instr_mem_inst|mem_rtl_0|auto_generated|ram_block1a7 ) # (\MEM_UART_1|instr_mem_inst|mem_rtl_0|auto_generated|ram_block1a5  $ 
// (\MEM_UART_1|instr_mem_inst|mem_rtl_0|auto_generated|ram_block1a6 )))) # (!\MEM_UART_1|instr_mem_inst|mem_rtl_0|auto_generated|ram_block1a4  & ((\MEM_UART_1|instr_mem_inst|mem_rtl_0|auto_generated|ram_block1a5 ) # 
// (\MEM_UART_1|instr_mem_inst|mem_rtl_0|auto_generated|ram_block1a7  $ (\MEM_UART_1|instr_mem_inst|mem_rtl_0|auto_generated|ram_block1a6 ))))

	.dataa(\MEM_UART_1|instr_mem_inst|mem_rtl_0|auto_generated|ram_block1a5 ),
	.datab(\MEM_UART_1|instr_mem_inst|mem_rtl_0|auto_generated|ram_block1a4 ),
	.datac(\MEM_UART_1|instr_mem_inst|mem_rtl_0|auto_generated|ram_block1a7 ),
	.datad(\MEM_UART_1|instr_mem_inst|mem_rtl_0|auto_generated|ram_block1a6 ),
	.cin(gnd),
	.combout(\H5|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \H5|WideOr0~0 .lut_mask = 16'hE7FA;
defparam \H5|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y26_N12
fiftyfivenm_lcell_comb \H4|WideOr6~0 (
// Equation(s):
// \H4|WideOr6~0_combout  = (\MEM_UART_1|instr_mem_inst|mem_rtl_0|auto_generated|ram_block1a3  & (\MEM_UART_1|instr_mem_inst|mem_rtl_0|auto_generated|ram_block1a0~portbdataout  & (\MEM_UART_1|instr_mem_inst|mem_rtl_0|auto_generated|ram_block1a1  $ 
// (\MEM_UART_1|instr_mem_inst|mem_rtl_0|auto_generated|ram_block1a2 )))) # (!\MEM_UART_1|instr_mem_inst|mem_rtl_0|auto_generated|ram_block1a3  & (!\MEM_UART_1|instr_mem_inst|mem_rtl_0|auto_generated|ram_block1a1  & 
// (\MEM_UART_1|instr_mem_inst|mem_rtl_0|auto_generated|ram_block1a0~portbdataout  $ (\MEM_UART_1|instr_mem_inst|mem_rtl_0|auto_generated|ram_block1a2 ))))

	.dataa(\MEM_UART_1|instr_mem_inst|mem_rtl_0|auto_generated|ram_block1a1 ),
	.datab(\MEM_UART_1|instr_mem_inst|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datac(\MEM_UART_1|instr_mem_inst|mem_rtl_0|auto_generated|ram_block1a3 ),
	.datad(\MEM_UART_1|instr_mem_inst|mem_rtl_0|auto_generated|ram_block1a2 ),
	.cin(gnd),
	.combout(\H4|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \H4|WideOr6~0 .lut_mask = 16'h4184;
defparam \H4|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y26_N10
fiftyfivenm_lcell_comb \H4|WideOr5~0 (
// Equation(s):
// \H4|WideOr5~0_combout  = (\MEM_UART_1|instr_mem_inst|mem_rtl_0|auto_generated|ram_block1a1  & ((\MEM_UART_1|instr_mem_inst|mem_rtl_0|auto_generated|ram_block1a0~portbdataout  & (\MEM_UART_1|instr_mem_inst|mem_rtl_0|auto_generated|ram_block1a3 )) # 
// (!\MEM_UART_1|instr_mem_inst|mem_rtl_0|auto_generated|ram_block1a0~portbdataout  & ((\MEM_UART_1|instr_mem_inst|mem_rtl_0|auto_generated|ram_block1a2 ))))) # (!\MEM_UART_1|instr_mem_inst|mem_rtl_0|auto_generated|ram_block1a1  & 
// (\MEM_UART_1|instr_mem_inst|mem_rtl_0|auto_generated|ram_block1a2  & (\MEM_UART_1|instr_mem_inst|mem_rtl_0|auto_generated|ram_block1a0~portbdataout  $ (\MEM_UART_1|instr_mem_inst|mem_rtl_0|auto_generated|ram_block1a3 ))))

	.dataa(\MEM_UART_1|instr_mem_inst|mem_rtl_0|auto_generated|ram_block1a1 ),
	.datab(\MEM_UART_1|instr_mem_inst|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datac(\MEM_UART_1|instr_mem_inst|mem_rtl_0|auto_generated|ram_block1a3 ),
	.datad(\MEM_UART_1|instr_mem_inst|mem_rtl_0|auto_generated|ram_block1a2 ),
	.cin(gnd),
	.combout(\H4|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \H4|WideOr5~0 .lut_mask = 16'hB680;
defparam \H4|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y26_N4
fiftyfivenm_lcell_comb \H4|WideOr4~0 (
// Equation(s):
// \H4|WideOr4~0_combout  = (\MEM_UART_1|instr_mem_inst|mem_rtl_0|auto_generated|ram_block1a3  & (\MEM_UART_1|instr_mem_inst|mem_rtl_0|auto_generated|ram_block1a2  & ((\MEM_UART_1|instr_mem_inst|mem_rtl_0|auto_generated|ram_block1a1 ) # 
// (!\MEM_UART_1|instr_mem_inst|mem_rtl_0|auto_generated|ram_block1a0~portbdataout )))) # (!\MEM_UART_1|instr_mem_inst|mem_rtl_0|auto_generated|ram_block1a3  & (\MEM_UART_1|instr_mem_inst|mem_rtl_0|auto_generated|ram_block1a1  & 
// (!\MEM_UART_1|instr_mem_inst|mem_rtl_0|auto_generated|ram_block1a0~portbdataout  & !\MEM_UART_1|instr_mem_inst|mem_rtl_0|auto_generated|ram_block1a2 )))

	.dataa(\MEM_UART_1|instr_mem_inst|mem_rtl_0|auto_generated|ram_block1a1 ),
	.datab(\MEM_UART_1|instr_mem_inst|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datac(\MEM_UART_1|instr_mem_inst|mem_rtl_0|auto_generated|ram_block1a3 ),
	.datad(\MEM_UART_1|instr_mem_inst|mem_rtl_0|auto_generated|ram_block1a2 ),
	.cin(gnd),
	.combout(\H4|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \H4|WideOr4~0 .lut_mask = 16'hB002;
defparam \H4|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y26_N22
fiftyfivenm_lcell_comb \H4|WideOr3~0 (
// Equation(s):
// \H4|WideOr3~0_combout  = (\MEM_UART_1|instr_mem_inst|mem_rtl_0|auto_generated|ram_block1a0~portbdataout  & (\MEM_UART_1|instr_mem_inst|mem_rtl_0|auto_generated|ram_block1a1  $ (((!\MEM_UART_1|instr_mem_inst|mem_rtl_0|auto_generated|ram_block1a2 ))))) # 
// (!\MEM_UART_1|instr_mem_inst|mem_rtl_0|auto_generated|ram_block1a0~portbdataout  & ((\MEM_UART_1|instr_mem_inst|mem_rtl_0|auto_generated|ram_block1a1  & (\MEM_UART_1|instr_mem_inst|mem_rtl_0|auto_generated|ram_block1a3  & 
// !\MEM_UART_1|instr_mem_inst|mem_rtl_0|auto_generated|ram_block1a2 )) # (!\MEM_UART_1|instr_mem_inst|mem_rtl_0|auto_generated|ram_block1a1  & (!\MEM_UART_1|instr_mem_inst|mem_rtl_0|auto_generated|ram_block1a3  & 
// \MEM_UART_1|instr_mem_inst|mem_rtl_0|auto_generated|ram_block1a2 ))))

	.dataa(\MEM_UART_1|instr_mem_inst|mem_rtl_0|auto_generated|ram_block1a1 ),
	.datab(\MEM_UART_1|instr_mem_inst|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datac(\MEM_UART_1|instr_mem_inst|mem_rtl_0|auto_generated|ram_block1a3 ),
	.datad(\MEM_UART_1|instr_mem_inst|mem_rtl_0|auto_generated|ram_block1a2 ),
	.cin(gnd),
	.combout(\H4|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \H4|WideOr3~0 .lut_mask = 16'h8964;
defparam \H4|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y26_N0
fiftyfivenm_lcell_comb \H4|WideOr2~0 (
// Equation(s):
// \H4|WideOr2~0_combout  = (\MEM_UART_1|instr_mem_inst|mem_rtl_0|auto_generated|ram_block1a1  & (\MEM_UART_1|instr_mem_inst|mem_rtl_0|auto_generated|ram_block1a0~portbdataout  & (!\MEM_UART_1|instr_mem_inst|mem_rtl_0|auto_generated|ram_block1a3 ))) # 
// (!\MEM_UART_1|instr_mem_inst|mem_rtl_0|auto_generated|ram_block1a1  & ((\MEM_UART_1|instr_mem_inst|mem_rtl_0|auto_generated|ram_block1a2  & ((!\MEM_UART_1|instr_mem_inst|mem_rtl_0|auto_generated|ram_block1a3 ))) # 
// (!\MEM_UART_1|instr_mem_inst|mem_rtl_0|auto_generated|ram_block1a2  & (\MEM_UART_1|instr_mem_inst|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ))))

	.dataa(\MEM_UART_1|instr_mem_inst|mem_rtl_0|auto_generated|ram_block1a1 ),
	.datab(\MEM_UART_1|instr_mem_inst|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datac(\MEM_UART_1|instr_mem_inst|mem_rtl_0|auto_generated|ram_block1a3 ),
	.datad(\MEM_UART_1|instr_mem_inst|mem_rtl_0|auto_generated|ram_block1a2 ),
	.cin(gnd),
	.combout(\H4|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \H4|WideOr2~0 .lut_mask = 16'h0D4C;
defparam \H4|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y26_N14
fiftyfivenm_lcell_comb \H4|WideOr1~0 (
// Equation(s):
// \H4|WideOr1~0_combout  = (\MEM_UART_1|instr_mem_inst|mem_rtl_0|auto_generated|ram_block1a1  & (!\MEM_UART_1|instr_mem_inst|mem_rtl_0|auto_generated|ram_block1a3  & ((\MEM_UART_1|instr_mem_inst|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ) # 
// (!\MEM_UART_1|instr_mem_inst|mem_rtl_0|auto_generated|ram_block1a2 )))) # (!\MEM_UART_1|instr_mem_inst|mem_rtl_0|auto_generated|ram_block1a1  & (\MEM_UART_1|instr_mem_inst|mem_rtl_0|auto_generated|ram_block1a0~portbdataout  & 
// (\MEM_UART_1|instr_mem_inst|mem_rtl_0|auto_generated|ram_block1a3  $ (!\MEM_UART_1|instr_mem_inst|mem_rtl_0|auto_generated|ram_block1a2 ))))

	.dataa(\MEM_UART_1|instr_mem_inst|mem_rtl_0|auto_generated|ram_block1a1 ),
	.datab(\MEM_UART_1|instr_mem_inst|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datac(\MEM_UART_1|instr_mem_inst|mem_rtl_0|auto_generated|ram_block1a3 ),
	.datad(\MEM_UART_1|instr_mem_inst|mem_rtl_0|auto_generated|ram_block1a2 ),
	.cin(gnd),
	.combout(\H4|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \H4|WideOr1~0 .lut_mask = 16'h480E;
defparam \H4|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y26_N16
fiftyfivenm_lcell_comb \H4|WideOr0~0 (
// Equation(s):
// \H4|WideOr0~0_combout  = (\MEM_UART_1|instr_mem_inst|mem_rtl_0|auto_generated|ram_block1a0~portbdataout  & ((\MEM_UART_1|instr_mem_inst|mem_rtl_0|auto_generated|ram_block1a3 ) # (\MEM_UART_1|instr_mem_inst|mem_rtl_0|auto_generated|ram_block1a1  $ 
// (\MEM_UART_1|instr_mem_inst|mem_rtl_0|auto_generated|ram_block1a2 )))) # (!\MEM_UART_1|instr_mem_inst|mem_rtl_0|auto_generated|ram_block1a0~portbdataout  & ((\MEM_UART_1|instr_mem_inst|mem_rtl_0|auto_generated|ram_block1a1 ) # 
// (\MEM_UART_1|instr_mem_inst|mem_rtl_0|auto_generated|ram_block1a3  $ (\MEM_UART_1|instr_mem_inst|mem_rtl_0|auto_generated|ram_block1a2 ))))

	.dataa(\MEM_UART_1|instr_mem_inst|mem_rtl_0|auto_generated|ram_block1a1 ),
	.datab(\MEM_UART_1|instr_mem_inst|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datac(\MEM_UART_1|instr_mem_inst|mem_rtl_0|auto_generated|ram_block1a3 ),
	.datad(\MEM_UART_1|instr_mem_inst|mem_rtl_0|auto_generated|ram_block1a2 ),
	.cin(gnd),
	.combout(\H4|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \H4|WideOr0~0 .lut_mask = 16'hE7FA;
defparam \H4|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y3_N20
fiftyfivenm_lcell_comb \H1|WideOr6~0 (
// Equation(s):
// \H1|WideOr6~0_combout  = (\SW[7]~input_o  & (\SW[4]~input_o  & (\SW[5]~input_o  $ (\SW[6]~input_o )))) # (!\SW[7]~input_o  & (!\SW[5]~input_o  & (\SW[4]~input_o  $ (\SW[6]~input_o ))))

	.dataa(\SW[5]~input_o ),
	.datab(\SW[7]~input_o ),
	.datac(\SW[4]~input_o ),
	.datad(\SW[6]~input_o ),
	.cin(gnd),
	.combout(\H1|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \H1|WideOr6~0 .lut_mask = 16'h4190;
defparam \H1|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y3_N10
fiftyfivenm_lcell_comb \H1|WideOr5~0 (
// Equation(s):
// \H1|WideOr5~0_combout  = (\SW[5]~input_o  & ((\SW[4]~input_o  & (\SW[7]~input_o )) # (!\SW[4]~input_o  & ((\SW[6]~input_o ))))) # (!\SW[5]~input_o  & (\SW[6]~input_o  & (\SW[7]~input_o  $ (\SW[4]~input_o ))))

	.dataa(\SW[5]~input_o ),
	.datab(\SW[7]~input_o ),
	.datac(\SW[4]~input_o ),
	.datad(\SW[6]~input_o ),
	.cin(gnd),
	.combout(\H1|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \H1|WideOr5~0 .lut_mask = 16'h9E80;
defparam \H1|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y3_N8
fiftyfivenm_lcell_comb \H1|WideOr4~0 (
// Equation(s):
// \H1|WideOr4~0_combout  = (\SW[7]~input_o  & (\SW[6]~input_o  & ((\SW[5]~input_o ) # (!\SW[4]~input_o )))) # (!\SW[7]~input_o  & (\SW[5]~input_o  & (!\SW[4]~input_o  & !\SW[6]~input_o )))

	.dataa(\SW[5]~input_o ),
	.datab(\SW[7]~input_o ),
	.datac(\SW[4]~input_o ),
	.datad(\SW[6]~input_o ),
	.cin(gnd),
	.combout(\H1|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \H1|WideOr4~0 .lut_mask = 16'h8C02;
defparam \H1|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y3_N18
fiftyfivenm_lcell_comb \H1|WideOr3~0 (
// Equation(s):
// \H1|WideOr3~0_combout  = (\SW[4]~input_o  & (\SW[5]~input_o  $ (((!\SW[6]~input_o ))))) # (!\SW[4]~input_o  & ((\SW[5]~input_o  & (\SW[7]~input_o  & !\SW[6]~input_o )) # (!\SW[5]~input_o  & (!\SW[7]~input_o  & \SW[6]~input_o ))))

	.dataa(\SW[5]~input_o ),
	.datab(\SW[7]~input_o ),
	.datac(\SW[4]~input_o ),
	.datad(\SW[6]~input_o ),
	.cin(gnd),
	.combout(\H1|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \H1|WideOr3~0 .lut_mask = 16'hA158;
defparam \H1|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y3_N12
fiftyfivenm_lcell_comb \H1|WideOr2~0 (
// Equation(s):
// \H1|WideOr2~0_combout  = (\SW[5]~input_o  & (!\SW[7]~input_o  & (\SW[4]~input_o ))) # (!\SW[5]~input_o  & ((\SW[6]~input_o  & (!\SW[7]~input_o )) # (!\SW[6]~input_o  & ((\SW[4]~input_o )))))

	.dataa(\SW[5]~input_o ),
	.datab(\SW[7]~input_o ),
	.datac(\SW[4]~input_o ),
	.datad(\SW[6]~input_o ),
	.cin(gnd),
	.combout(\H1|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \H1|WideOr2~0 .lut_mask = 16'h3170;
defparam \H1|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y3_N22
fiftyfivenm_lcell_comb \H1|WideOr1~0 (
// Equation(s):
// \H1|WideOr1~0_combout  = (\SW[5]~input_o  & (!\SW[7]~input_o  & ((\SW[4]~input_o ) # (!\SW[6]~input_o )))) # (!\SW[5]~input_o  & (\SW[4]~input_o  & (\SW[7]~input_o  $ (!\SW[6]~input_o ))))

	.dataa(\SW[5]~input_o ),
	.datab(\SW[7]~input_o ),
	.datac(\SW[4]~input_o ),
	.datad(\SW[6]~input_o ),
	.cin(gnd),
	.combout(\H1|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \H1|WideOr1~0 .lut_mask = 16'h6032;
defparam \H1|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y3_N4
fiftyfivenm_lcell_comb \H1|WideOr0~0 (
// Equation(s):
// \H1|WideOr0~0_combout  = (\SW[4]~input_o  & ((\SW[7]~input_o ) # (\SW[5]~input_o  $ (\SW[6]~input_o )))) # (!\SW[4]~input_o  & ((\SW[5]~input_o ) # (\SW[7]~input_o  $ (\SW[6]~input_o ))))

	.dataa(\SW[5]~input_o ),
	.datab(\SW[7]~input_o ),
	.datac(\SW[4]~input_o ),
	.datad(\SW[6]~input_o ),
	.cin(gnd),
	.combout(\H1|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \H1|WideOr0~0 .lut_mask = 16'hDBEE;
defparam \H1|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y18_N12
fiftyfivenm_lcell_comb \H0|WideOr6~0 (
// Equation(s):
// \H0|WideOr6~0_combout  = (\SW[3]~input_o  & (\SW[0]~input_o  & (\SW[2]~input_o  $ (\SW[1]~input_o )))) # (!\SW[3]~input_o  & (!\SW[1]~input_o  & (\SW[2]~input_o  $ (\SW[0]~input_o ))))

	.dataa(\SW[3]~input_o ),
	.datab(\SW[2]~input_o ),
	.datac(\SW[0]~input_o ),
	.datad(\SW[1]~input_o ),
	.cin(gnd),
	.combout(\H0|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \H0|WideOr6~0 .lut_mask = 16'h2094;
defparam \H0|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y18_N10
fiftyfivenm_lcell_comb \H0|WideOr5~0 (
// Equation(s):
// \H0|WideOr5~0_combout  = (\SW[3]~input_o  & ((\SW[0]~input_o  & ((\SW[1]~input_o ))) # (!\SW[0]~input_o  & (\SW[2]~input_o )))) # (!\SW[3]~input_o  & (\SW[2]~input_o  & (\SW[0]~input_o  $ (\SW[1]~input_o ))))

	.dataa(\SW[3]~input_o ),
	.datab(\SW[2]~input_o ),
	.datac(\SW[0]~input_o ),
	.datad(\SW[1]~input_o ),
	.cin(gnd),
	.combout(\H0|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \H0|WideOr5~0 .lut_mask = 16'hAC48;
defparam \H0|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y18_N4
fiftyfivenm_lcell_comb \H0|WideOr4~0 (
// Equation(s):
// \H0|WideOr4~0_combout  = (\SW[3]~input_o  & (\SW[2]~input_o  & ((\SW[1]~input_o ) # (!\SW[0]~input_o )))) # (!\SW[3]~input_o  & (!\SW[2]~input_o  & (!\SW[0]~input_o  & \SW[1]~input_o )))

	.dataa(\SW[3]~input_o ),
	.datab(\SW[2]~input_o ),
	.datac(\SW[0]~input_o ),
	.datad(\SW[1]~input_o ),
	.cin(gnd),
	.combout(\H0|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \H0|WideOr4~0 .lut_mask = 16'h8908;
defparam \H0|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y18_N18
fiftyfivenm_lcell_comb \H0|WideOr3~0 (
// Equation(s):
// \H0|WideOr3~0_combout  = (\SW[0]~input_o  & ((\SW[2]~input_o  $ (!\SW[1]~input_o )))) # (!\SW[0]~input_o  & ((\SW[3]~input_o  & (!\SW[2]~input_o  & \SW[1]~input_o )) # (!\SW[3]~input_o  & (\SW[2]~input_o  & !\SW[1]~input_o ))))

	.dataa(\SW[3]~input_o ),
	.datab(\SW[2]~input_o ),
	.datac(\SW[0]~input_o ),
	.datad(\SW[1]~input_o ),
	.cin(gnd),
	.combout(\H0|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \H0|WideOr3~0 .lut_mask = 16'hC234;
defparam \H0|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y18_N8
fiftyfivenm_lcell_comb \H0|WideOr2~0 (
// Equation(s):
// \H0|WideOr2~0_combout  = (\SW[1]~input_o  & (!\SW[3]~input_o  & ((\SW[0]~input_o )))) # (!\SW[1]~input_o  & ((\SW[2]~input_o  & (!\SW[3]~input_o )) # (!\SW[2]~input_o  & ((\SW[0]~input_o )))))

	.dataa(\SW[3]~input_o ),
	.datab(\SW[2]~input_o ),
	.datac(\SW[0]~input_o ),
	.datad(\SW[1]~input_o ),
	.cin(gnd),
	.combout(\H0|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \H0|WideOr2~0 .lut_mask = 16'h5074;
defparam \H0|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y18_N14
fiftyfivenm_lcell_comb \H0|WideOr1~0 (
// Equation(s):
// \H0|WideOr1~0_combout  = (\SW[2]~input_o  & (\SW[0]~input_o  & (\SW[3]~input_o  $ (\SW[1]~input_o )))) # (!\SW[2]~input_o  & (!\SW[3]~input_o  & ((\SW[0]~input_o ) # (\SW[1]~input_o ))))

	.dataa(\SW[3]~input_o ),
	.datab(\SW[2]~input_o ),
	.datac(\SW[0]~input_o ),
	.datad(\SW[1]~input_o ),
	.cin(gnd),
	.combout(\H0|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \H0|WideOr1~0 .lut_mask = 16'h5190;
defparam \H0|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y18_N20
fiftyfivenm_lcell_comb \H0|WideOr0~0 (
// Equation(s):
// \H0|WideOr0~0_combout  = (\SW[0]~input_o  & ((\SW[3]~input_o ) # (\SW[2]~input_o  $ (\SW[1]~input_o )))) # (!\SW[0]~input_o  & ((\SW[1]~input_o ) # (\SW[3]~input_o  $ (\SW[2]~input_o ))))

	.dataa(\SW[3]~input_o ),
	.datab(\SW[2]~input_o ),
	.datac(\SW[0]~input_o ),
	.datad(\SW[1]~input_o ),
	.cin(gnd),
	.combout(\H0|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \H0|WideOr0~0 .lut_mask = 16'hBFE6;
defparam \H0|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X46_Y54_N8
fiftyfivenm_io_ibuf \SW[8]~input (
	.i(SW[8]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[8]~input_o ));
// synopsys translate_off
defparam \SW[8]~input .bus_hold = "false";
defparam \SW[8]~input .listen_to_nsleep_signal = "false";
defparam \SW[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y9_N1
fiftyfivenm_io_ibuf \SW[9]~input (
	.i(SW[9]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[9]~input_o ));
// synopsys translate_off
defparam \SW[9]~input .bus_hold = "false";
defparam \SW[9]~input .listen_to_nsleep_signal = "false";
defparam \SW[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N15
fiftyfivenm_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .listen_to_nsleep_signal = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X31_Y39_N15
fiftyfivenm_io_ibuf \ARDUINO_IO[0]~input (
	.i(ARDUINO_IO[0]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\ARDUINO_IO[0]~input_o ));
// synopsys translate_off
defparam \ARDUINO_IO[0]~input .bus_hold = "false";
defparam \ARDUINO_IO[0]~input .listen_to_nsleep_signal = "false";
defparam \ARDUINO_IO[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y40_N22
fiftyfivenm_io_ibuf \ARDUINO_IO[1]~input (
	.i(ARDUINO_IO[1]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\ARDUINO_IO[1]~input_o ));
// synopsys translate_off
defparam \ARDUINO_IO[1]~input .bus_hold = "false";
defparam \ARDUINO_IO[1]~input .listen_to_nsleep_signal = "false";
defparam \ARDUINO_IO[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y24_N15
fiftyfivenm_io_ibuf \ARDUINO_IO[2]~input (
	.i(ARDUINO_IO[2]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\ARDUINO_IO[2]~input_o ));
// synopsys translate_off
defparam \ARDUINO_IO[2]~input .bus_hold = "false";
defparam \ARDUINO_IO[2]~input .listen_to_nsleep_signal = "false";
defparam \ARDUINO_IO[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X49_Y54_N8
fiftyfivenm_io_ibuf \ARDUINO_IO[3]~input (
	.i(ARDUINO_IO[3]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\ARDUINO_IO[3]~input_o ));
// synopsys translate_off
defparam \ARDUINO_IO[3]~input .bus_hold = "false";
defparam \ARDUINO_IO[3]~input .listen_to_nsleep_signal = "false";
defparam \ARDUINO_IO[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X26_Y0_N1
fiftyfivenm_io_ibuf \ARDUINO_IO[4]~input (
	.i(ARDUINO_IO[4]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\ARDUINO_IO[4]~input_o ));
// synopsys translate_off
defparam \ARDUINO_IO[4]~input .bus_hold = "false";
defparam \ARDUINO_IO[4]~input .listen_to_nsleep_signal = "false";
defparam \ARDUINO_IO[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X26_Y39_N1
fiftyfivenm_io_ibuf \ARDUINO_IO[5]~input (
	.i(ARDUINO_IO[5]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\ARDUINO_IO[5]~input_o ));
// synopsys translate_off
defparam \ARDUINO_IO[5]~input .bus_hold = "false";
defparam \ARDUINO_IO[5]~input .listen_to_nsleep_signal = "false";
defparam \ARDUINO_IO[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X20_Y0_N15
fiftyfivenm_io_ibuf \ARDUINO_IO[6]~input (
	.i(ARDUINO_IO[6]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\ARDUINO_IO[6]~input_o ));
// synopsys translate_off
defparam \ARDUINO_IO[6]~input .bus_hold = "false";
defparam \ARDUINO_IO[6]~input .listen_to_nsleep_signal = "false";
defparam \ARDUINO_IO[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y54_N15
fiftyfivenm_io_ibuf \ARDUINO_IO[7]~input (
	.i(ARDUINO_IO[7]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\ARDUINO_IO[7]~input_o ));
// synopsys translate_off
defparam \ARDUINO_IO[7]~input .bus_hold = "false";
defparam \ARDUINO_IO[7]~input .listen_to_nsleep_signal = "false";
defparam \ARDUINO_IO[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y17_N8
fiftyfivenm_io_ibuf \ARDUINO_IO[8]~input (
	.i(ARDUINO_IO[8]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\ARDUINO_IO[8]~input_o ));
// synopsys translate_off
defparam \ARDUINO_IO[8]~input .bus_hold = "false";
defparam \ARDUINO_IO[8]~input .listen_to_nsleep_signal = "false";
defparam \ARDUINO_IO[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N22
fiftyfivenm_io_ibuf \ARDUINO_IO[9]~input (
	.i(ARDUINO_IO[9]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\ARDUINO_IO[9]~input_o ));
// synopsys translate_off
defparam \ARDUINO_IO[9]~input .bus_hold = "false";
defparam \ARDUINO_IO[9]~input .listen_to_nsleep_signal = "false";
defparam \ARDUINO_IO[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X62_Y54_N29
fiftyfivenm_io_ibuf \ARDUINO_IO[10]~input (
	.i(ARDUINO_IO[10]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\ARDUINO_IO[10]~input_o ));
// synopsys translate_off
defparam \ARDUINO_IO[10]~input .bus_hold = "false";
defparam \ARDUINO_IO[10]~input .listen_to_nsleep_signal = "false";
defparam \ARDUINO_IO[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X66_Y54_N1
fiftyfivenm_io_ibuf \ARDUINO_IO[11]~input (
	.i(ARDUINO_IO[11]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\ARDUINO_IO[11]~input_o ));
// synopsys translate_off
defparam \ARDUINO_IO[11]~input .bus_hold = "false";
defparam \ARDUINO_IO[11]~input .listen_to_nsleep_signal = "false";
defparam \ARDUINO_IO[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X49_Y0_N15
fiftyfivenm_io_ibuf \ARDUINO_IO[12]~input (
	.i(ARDUINO_IO[12]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\ARDUINO_IO[12]~input_o ));
// synopsys translate_off
defparam \ARDUINO_IO[12]~input .bus_hold = "false";
defparam \ARDUINO_IO[12]~input .listen_to_nsleep_signal = "false";
defparam \ARDUINO_IO[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y35_N22
fiftyfivenm_io_ibuf \ARDUINO_IO[13]~input (
	.i(ARDUINO_IO[13]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\ARDUINO_IO[13]~input_o ));
// synopsys translate_off
defparam \ARDUINO_IO[13]~input .bus_hold = "false";
defparam \ARDUINO_IO[13]~input .listen_to_nsleep_signal = "false";
defparam \ARDUINO_IO[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X22_Y0_N1
fiftyfivenm_io_ibuf \ARDUINO_IO[14]~input (
	.i(ARDUINO_IO[14]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\ARDUINO_IO[14]~input_o ));
// synopsys translate_off
defparam \ARDUINO_IO[14]~input .bus_hold = "false";
defparam \ARDUINO_IO[14]~input .listen_to_nsleep_signal = "false";
defparam \ARDUINO_IO[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X24_Y39_N22
fiftyfivenm_io_ibuf \ARDUINO_IO[15]~input (
	.i(ARDUINO_IO[15]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\ARDUINO_IO[15]~input_o ));
// synopsys translate_off
defparam \ARDUINO_IO[15]~input .bus_hold = "false";
defparam \ARDUINO_IO[15]~input .listen_to_nsleep_signal = "false";
defparam \ARDUINO_IO[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X74_Y54_N8
fiftyfivenm_io_ibuf \GPIO[3]~input (
	.i(GPIO[3]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO[3]~input_o ));
// synopsys translate_off
defparam \GPIO[3]~input .bus_hold = "false";
defparam \GPIO[3]~input .listen_to_nsleep_signal = "false";
defparam \GPIO[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X29_Y0_N22
fiftyfivenm_io_ibuf \GPIO[4]~input (
	.i(GPIO[4]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO[4]~input_o ));
// synopsys translate_off
defparam \GPIO[4]~input .bus_hold = "false";
defparam \GPIO[4]~input .listen_to_nsleep_signal = "false";
defparam \GPIO[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X60_Y54_N15
fiftyfivenm_io_ibuf \GPIO[5]~input (
	.i(GPIO[5]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO[5]~input_o ));
// synopsys translate_off
defparam \GPIO[5]~input .bus_hold = "false";
defparam \GPIO[5]~input .listen_to_nsleep_signal = "false";
defparam \GPIO[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N15
fiftyfivenm_io_ibuf \GPIO[6]~input (
	.i(GPIO[6]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO[6]~input_o ));
// synopsys translate_off
defparam \GPIO[6]~input .bus_hold = "false";
defparam \GPIO[6]~input .listen_to_nsleep_signal = "false";
defparam \GPIO[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y30_N15
fiftyfivenm_io_ibuf \GPIO[7]~input (
	.i(GPIO[7]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO[7]~input_o ));
// synopsys translate_off
defparam \GPIO[7]~input .bus_hold = "false";
defparam \GPIO[7]~input .listen_to_nsleep_signal = "false";
defparam \GPIO[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y16_N1
fiftyfivenm_io_ibuf \GPIO[8]~input (
	.i(GPIO[8]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO[8]~input_o ));
// synopsys translate_off
defparam \GPIO[8]~input .bus_hold = "false";
defparam \GPIO[8]~input .listen_to_nsleep_signal = "false";
defparam \GPIO[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y3_N1
fiftyfivenm_io_ibuf \GPIO[9]~input (
	.i(GPIO[9]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO[9]~input_o ));
// synopsys translate_off
defparam \GPIO[9]~input .bus_hold = "false";
defparam \GPIO[9]~input .listen_to_nsleep_signal = "false";
defparam \GPIO[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y34_N15
fiftyfivenm_io_ibuf \GPIO[10]~input (
	.i(GPIO[10]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO[10]~input_o ));
// synopsys translate_off
defparam \GPIO[10]~input .bus_hold = "false";
defparam \GPIO[10]~input .listen_to_nsleep_signal = "false";
defparam \GPIO[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N1
fiftyfivenm_io_ibuf \GPIO[11]~input (
	.i(GPIO[11]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO[11]~input_o ));
// synopsys translate_off
defparam \GPIO[11]~input .bus_hold = "false";
defparam \GPIO[11]~input .listen_to_nsleep_signal = "false";
defparam \GPIO[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X66_Y54_N22
fiftyfivenm_io_ibuf \GPIO[12]~input (
	.i(GPIO[12]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO[12]~input_o ));
// synopsys translate_off
defparam \GPIO[12]~input .bus_hold = "false";
defparam \GPIO[12]~input .listen_to_nsleep_signal = "false";
defparam \GPIO[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y43_N22
fiftyfivenm_io_ibuf \GPIO[13]~input (
	.i(GPIO[13]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO[13]~input_o ));
// synopsys translate_off
defparam \GPIO[13]~input .bus_hold = "false";
defparam \GPIO[13]~input .listen_to_nsleep_signal = "false";
defparam \GPIO[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X24_Y0_N1
fiftyfivenm_io_ibuf \GPIO[14]~input (
	.i(GPIO[14]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO[14]~input_o ));
// synopsys translate_off
defparam \GPIO[14]~input .bus_hold = "false";
defparam \GPIO[14]~input .listen_to_nsleep_signal = "false";
defparam \GPIO[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N29
fiftyfivenm_io_ibuf \GPIO[15]~input (
	.i(GPIO[15]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO[15]~input_o ));
// synopsys translate_off
defparam \GPIO[15]~input .bus_hold = "false";
defparam \GPIO[15]~input .listen_to_nsleep_signal = "false";
defparam \GPIO[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y41_N15
fiftyfivenm_io_ibuf \GPIO[16]~input (
	.i(GPIO[16]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO[16]~input_o ));
// synopsys translate_off
defparam \GPIO[16]~input .bus_hold = "false";
defparam \GPIO[16]~input .listen_to_nsleep_signal = "false";
defparam \GPIO[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y34_N8
fiftyfivenm_io_ibuf \GPIO[17]~input (
	.i(GPIO[17]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO[17]~input_o ));
// synopsys translate_off
defparam \GPIO[17]~input .bus_hold = "false";
defparam \GPIO[17]~input .listen_to_nsleep_signal = "false";
defparam \GPIO[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y30_N1
fiftyfivenm_io_ibuf \GPIO[18]~input (
	.i(GPIO[18]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO[18]~input_o ));
// synopsys translate_off
defparam \GPIO[18]~input .bus_hold = "false";
defparam \GPIO[18]~input .listen_to_nsleep_signal = "false";
defparam \GPIO[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X46_Y54_N22
fiftyfivenm_io_ibuf \GPIO[19]~input (
	.i(GPIO[19]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO[19]~input_o ));
// synopsys translate_off
defparam \GPIO[19]~input .bus_hold = "false";
defparam \GPIO[19]~input .listen_to_nsleep_signal = "false";
defparam \GPIO[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y20_N23
fiftyfivenm_io_ibuf \GPIO[20]~input (
	.i(GPIO[20]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO[20]~input_o ));
// synopsys translate_off
defparam \GPIO[20]~input .bus_hold = "false";
defparam \GPIO[20]~input .listen_to_nsleep_signal = "false";
defparam \GPIO[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N15
fiftyfivenm_io_ibuf \GPIO[21]~input (
	.i(GPIO[21]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO[21]~input_o ));
// synopsys translate_off
defparam \GPIO[21]~input .bus_hold = "false";
defparam \GPIO[21]~input .listen_to_nsleep_signal = "false";
defparam \GPIO[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y25_N8
fiftyfivenm_io_ibuf \GPIO[22]~input (
	.i(GPIO[22]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO[22]~input_o ));
// synopsys translate_off
defparam \GPIO[22]~input .bus_hold = "false";
defparam \GPIO[22]~input .listen_to_nsleep_signal = "false";
defparam \GPIO[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X51_Y0_N29
fiftyfivenm_io_ibuf \GPIO[23]~input (
	.i(GPIO[23]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO[23]~input_o ));
// synopsys translate_off
defparam \GPIO[23]~input .bus_hold = "false";
defparam \GPIO[23]~input .listen_to_nsleep_signal = "false";
defparam \GPIO[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y39_N15
fiftyfivenm_io_ibuf \GPIO[24]~input (
	.i(GPIO[24]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO[24]~input_o ));
// synopsys translate_off
defparam \GPIO[24]~input .bus_hold = "false";
defparam \GPIO[24]~input .listen_to_nsleep_signal = "false";
defparam \GPIO[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X74_Y54_N22
fiftyfivenm_io_ibuf \GPIO[25]~input (
	.i(GPIO[25]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO[25]~input_o ));
// synopsys translate_off
defparam \GPIO[25]~input .bus_hold = "false";
defparam \GPIO[25]~input .listen_to_nsleep_signal = "false";
defparam \GPIO[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X22_Y0_N15
fiftyfivenm_io_ibuf \GPIO[26]~input (
	.i(GPIO[26]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO[26]~input_o ));
// synopsys translate_off
defparam \GPIO[26]~input .bus_hold = "false";
defparam \GPIO[26]~input .listen_to_nsleep_signal = "false";
defparam \GPIO[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X74_Y54_N15
fiftyfivenm_io_ibuf \GPIO[27]~input (
	.i(GPIO[27]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO[27]~input_o ));
// synopsys translate_off
defparam \GPIO[27]~input .bus_hold = "false";
defparam \GPIO[27]~input .listen_to_nsleep_signal = "false";
defparam \GPIO[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X49_Y54_N22
fiftyfivenm_io_ibuf \GPIO[28]~input (
	.i(GPIO[28]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO[28]~input_o ));
// synopsys translate_off
defparam \GPIO[28]~input .bus_hold = "false";
defparam \GPIO[28]~input .listen_to_nsleep_signal = "false";
defparam \GPIO[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y9_N22
fiftyfivenm_io_ibuf \GPIO[29]~input (
	.i(GPIO[29]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO[29]~input_o ));
// synopsys translate_off
defparam \GPIO[29]~input .bus_hold = "false";
defparam \GPIO[29]~input .listen_to_nsleep_signal = "false";
defparam \GPIO[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X26_Y39_N8
fiftyfivenm_io_ibuf \GPIO[30]~input (
	.i(GPIO[30]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO[30]~input_o ));
// synopsys translate_off
defparam \GPIO[30]~input .bus_hold = "false";
defparam \GPIO[30]~input .listen_to_nsleep_signal = "false";
defparam \GPIO[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y30_N22
fiftyfivenm_io_ibuf \GPIO[31]~input (
	.i(GPIO[31]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO[31]~input_o ));
// synopsys translate_off
defparam \GPIO[31]~input .bus_hold = "false";
defparam \GPIO[31]~input .listen_to_nsleep_signal = "false";
defparam \GPIO[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X46_Y54_N29
fiftyfivenm_io_ibuf \GPIO[32]~input (
	.i(GPIO[32]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO[32]~input_o ));
// synopsys translate_off
defparam \GPIO[32]~input .bus_hold = "false";
defparam \GPIO[32]~input .listen_to_nsleep_signal = "false";
defparam \GPIO[32]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X22_Y0_N29
fiftyfivenm_io_ibuf \GPIO[33]~input (
	.i(GPIO[33]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO[33]~input_o ));
// synopsys translate_off
defparam \GPIO[33]~input .bus_hold = "false";
defparam \GPIO[33]~input .listen_to_nsleep_signal = "false";
defparam \GPIO[33]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y21_N8
fiftyfivenm_io_ibuf \GPIO[34]~input (
	.i(GPIO[34]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO[34]~input_o ));
// synopsys translate_off
defparam \GPIO[34]~input .bus_hold = "false";
defparam \GPIO[34]~input .listen_to_nsleep_signal = "false";
defparam \GPIO[34]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X46_Y0_N1
fiftyfivenm_io_ibuf \GPIO[35]~input (
	.i(GPIO[35]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO[35]~input_o ));
// synopsys translate_off
defparam \GPIO[35]~input .bus_hold = "false";
defparam \GPIO[35]~input .listen_to_nsleep_signal = "false";
defparam \GPIO[35]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y23_N1
fiftyfivenm_io_ibuf \GPIO[1]~input (
	.i(GPIO[1]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO[1]~input_o ));
// synopsys translate_off
defparam \GPIO[1]~input .bus_hold = "false";
defparam \GPIO[1]~input .listen_to_nsleep_signal = "false";
defparam \GPIO[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y16_N15
fiftyfivenm_io_ibuf \GPIO[2]~input (
	.i(GPIO[2]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO[2]~input_o ));
// synopsys translate_off
defparam \GPIO[2]~input .bus_hold = "false";
defparam \GPIO[2]~input .listen_to_nsleep_signal = "false";
defparam \GPIO[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: UNVM_X0_Y40_N40
fiftyfivenm_unvm \~QUARTUS_CREATED_UNVM~ (
	.arclk(vcc),
	.arshft(vcc),
	.drclk(vcc),
	.drshft(vcc),
	.drdin(vcc),
	.nprogram(vcc),
	.nerase(vcc),
	.nosc_ena(\~QUARTUS_CREATED_GND~I_combout ),
	.par_en(vcc),
	.xe_ye(\~QUARTUS_CREATED_GND~I_combout ),
	.se(\~QUARTUS_CREATED_GND~I_combout ),
	.ardin(23'b11111111111111111111111),
	.busy(\~QUARTUS_CREATED_UNVM~~busy ),
	.osc(),
	.bgpbusy(),
	.sp_pass(),
	.se_pass(),
	.drdout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_UNVM~ .addr_range1_end_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range1_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range2_end_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range2_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range3_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .is_compressed_image = "false";
defparam \~QUARTUS_CREATED_UNVM~ .is_dual_boot = "false";
defparam \~QUARTUS_CREATED_UNVM~ .is_eram_skip = "false";
defparam \~QUARTUS_CREATED_UNVM~ .max_ufm_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .max_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .min_ufm_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .min_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .part_name = "quartus_created_unvm";
defparam \~QUARTUS_CREATED_UNVM~ .reserve_block = "true";
// synopsys translate_on

// Location: ADCBLOCK_X43_Y52_N0
fiftyfivenm_adcblock \~QUARTUS_CREATED_ADC1~ (
	.soc(\~QUARTUS_CREATED_GND~I_combout ),
	.usr_pwd(vcc),
	.tsen(\~QUARTUS_CREATED_GND~I_combout ),
	.clkin_from_pll_c0(gnd),
	.chsel({\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout }),
	.eoc(\~QUARTUS_CREATED_ADC1~~eoc ),
	.dout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_ADC1~ .analog_input_pin_mask = 0;
defparam \~QUARTUS_CREATED_ADC1~ .clkdiv = 1;
defparam \~QUARTUS_CREATED_ADC1~ .device_partname_fivechar_prefix = "none";
defparam \~QUARTUS_CREATED_ADC1~ .is_this_first_or_second_adc = 1;
defparam \~QUARTUS_CREATED_ADC1~ .prescalar = 0;
defparam \~QUARTUS_CREATED_ADC1~ .pwd = 1;
defparam \~QUARTUS_CREATED_ADC1~ .refsel = 0;
defparam \~QUARTUS_CREATED_ADC1~ .reserve_block = "true";
defparam \~QUARTUS_CREATED_ADC1~ .testbits = 66;
defparam \~QUARTUS_CREATED_ADC1~ .tsclkdiv = 1;
defparam \~QUARTUS_CREATED_ADC1~ .tsclksel = 0;
// synopsys translate_on

// Location: ADCBLOCK_X43_Y51_N0
fiftyfivenm_adcblock \~QUARTUS_CREATED_ADC2~ (
	.soc(\~QUARTUS_CREATED_GND~I_combout ),
	.usr_pwd(vcc),
	.tsen(\~QUARTUS_CREATED_GND~I_combout ),
	.clkin_from_pll_c0(gnd),
	.chsel({\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout }),
	.eoc(\~QUARTUS_CREATED_ADC2~~eoc ),
	.dout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_ADC2~ .analog_input_pin_mask = 0;
defparam \~QUARTUS_CREATED_ADC2~ .clkdiv = 1;
defparam \~QUARTUS_CREATED_ADC2~ .device_partname_fivechar_prefix = "none";
defparam \~QUARTUS_CREATED_ADC2~ .is_this_first_or_second_adc = 2;
defparam \~QUARTUS_CREATED_ADC2~ .prescalar = 0;
defparam \~QUARTUS_CREATED_ADC2~ .pwd = 1;
defparam \~QUARTUS_CREATED_ADC2~ .refsel = 0;
defparam \~QUARTUS_CREATED_ADC2~ .reserve_block = "true";
defparam \~QUARTUS_CREATED_ADC2~ .testbits = 66;
defparam \~QUARTUS_CREATED_ADC2~ .tsclkdiv = 1;
defparam \~QUARTUS_CREATED_ADC2~ .tsclksel = 0;
// synopsys translate_on

assign HEX5[0] = \HEX5[0]~output_o ;

assign HEX5[1] = \HEX5[1]~output_o ;

assign HEX5[2] = \HEX5[2]~output_o ;

assign HEX5[3] = \HEX5[3]~output_o ;

assign HEX5[4] = \HEX5[4]~output_o ;

assign HEX5[5] = \HEX5[5]~output_o ;

assign HEX5[6] = \HEX5[6]~output_o ;

assign HEX4[0] = \HEX4[0]~output_o ;

assign HEX4[1] = \HEX4[1]~output_o ;

assign HEX4[2] = \HEX4[2]~output_o ;

assign HEX4[3] = \HEX4[3]~output_o ;

assign HEX4[4] = \HEX4[4]~output_o ;

assign HEX4[5] = \HEX4[5]~output_o ;

assign HEX4[6] = \HEX4[6]~output_o ;

assign HEX3[0] = \HEX3[0]~output_o ;

assign HEX3[1] = \HEX3[1]~output_o ;

assign HEX3[2] = \HEX3[2]~output_o ;

assign HEX3[3] = \HEX3[3]~output_o ;

assign HEX3[4] = \HEX3[4]~output_o ;

assign HEX3[5] = \HEX3[5]~output_o ;

assign HEX3[6] = \HEX3[6]~output_o ;

assign HEX2[0] = \HEX2[0]~output_o ;

assign HEX2[1] = \HEX2[1]~output_o ;

assign HEX2[2] = \HEX2[2]~output_o ;

assign HEX2[3] = \HEX2[3]~output_o ;

assign HEX2[4] = \HEX2[4]~output_o ;

assign HEX2[5] = \HEX2[5]~output_o ;

assign HEX2[6] = \HEX2[6]~output_o ;

assign HEX1[0] = \HEX1[0]~output_o ;

assign HEX1[1] = \HEX1[1]~output_o ;

assign HEX1[2] = \HEX1[2]~output_o ;

assign HEX1[3] = \HEX1[3]~output_o ;

assign HEX1[4] = \HEX1[4]~output_o ;

assign HEX1[5] = \HEX1[5]~output_o ;

assign HEX1[6] = \HEX1[6]~output_o ;

assign HEX0[0] = \HEX0[0]~output_o ;

assign HEX0[1] = \HEX0[1]~output_o ;

assign HEX0[2] = \HEX0[2]~output_o ;

assign HEX0[3] = \HEX0[3]~output_o ;

assign HEX0[4] = \HEX0[4]~output_o ;

assign HEX0[5] = \HEX0[5]~output_o ;

assign HEX0[6] = \HEX0[6]~output_o ;

assign LEDR[0] = \LEDR[0]~output_o ;

assign LEDR[1] = \LEDR[1]~output_o ;

assign LEDR[2] = \LEDR[2]~output_o ;

assign LEDR[3] = \LEDR[3]~output_o ;

assign LEDR[4] = \LEDR[4]~output_o ;

assign LEDR[5] = \LEDR[5]~output_o ;

assign LEDR[6] = \LEDR[6]~output_o ;

assign LEDR[7] = \LEDR[7]~output_o ;

assign LEDR[8] = \LEDR[8]~output_o ;

assign LEDR[9] = \LEDR[9]~output_o ;

assign ARDUINO_IO[0] = \ARDUINO_IO[0]~output_o ;

assign ARDUINO_IO[1] = \ARDUINO_IO[1]~output_o ;

assign ARDUINO_IO[2] = \ARDUINO_IO[2]~output_o ;

assign ARDUINO_IO[3] = \ARDUINO_IO[3]~output_o ;

assign ARDUINO_IO[4] = \ARDUINO_IO[4]~output_o ;

assign ARDUINO_IO[5] = \ARDUINO_IO[5]~output_o ;

assign ARDUINO_IO[6] = \ARDUINO_IO[6]~output_o ;

assign ARDUINO_IO[7] = \ARDUINO_IO[7]~output_o ;

assign ARDUINO_IO[8] = \ARDUINO_IO[8]~output_o ;

assign ARDUINO_IO[9] = \ARDUINO_IO[9]~output_o ;

assign ARDUINO_IO[10] = \ARDUINO_IO[10]~output_o ;

assign ARDUINO_IO[11] = \ARDUINO_IO[11]~output_o ;

assign ARDUINO_IO[12] = \ARDUINO_IO[12]~output_o ;

assign ARDUINO_IO[13] = \ARDUINO_IO[13]~output_o ;

assign ARDUINO_IO[14] = \ARDUINO_IO[14]~output_o ;

assign ARDUINO_IO[15] = \ARDUINO_IO[15]~output_o ;

assign GPIO[3] = \GPIO[3]~output_o ;

assign GPIO[4] = \GPIO[4]~output_o ;

assign GPIO[5] = \GPIO[5]~output_o ;

assign GPIO[6] = \GPIO[6]~output_o ;

assign GPIO[7] = \GPIO[7]~output_o ;

assign GPIO[8] = \GPIO[8]~output_o ;

assign GPIO[9] = \GPIO[9]~output_o ;

assign GPIO[10] = \GPIO[10]~output_o ;

assign GPIO[11] = \GPIO[11]~output_o ;

assign GPIO[12] = \GPIO[12]~output_o ;

assign GPIO[13] = \GPIO[13]~output_o ;

assign GPIO[14] = \GPIO[14]~output_o ;

assign GPIO[15] = \GPIO[15]~output_o ;

assign GPIO[16] = \GPIO[16]~output_o ;

assign GPIO[17] = \GPIO[17]~output_o ;

assign GPIO[18] = \GPIO[18]~output_o ;

assign GPIO[19] = \GPIO[19]~output_o ;

assign GPIO[20] = \GPIO[20]~output_o ;

assign GPIO[21] = \GPIO[21]~output_o ;

assign GPIO[22] = \GPIO[22]~output_o ;

assign GPIO[23] = \GPIO[23]~output_o ;

assign GPIO[24] = \GPIO[24]~output_o ;

assign GPIO[25] = \GPIO[25]~output_o ;

assign GPIO[26] = \GPIO[26]~output_o ;

assign GPIO[27] = \GPIO[27]~output_o ;

assign GPIO[28] = \GPIO[28]~output_o ;

assign GPIO[29] = \GPIO[29]~output_o ;

assign GPIO[30] = \GPIO[30]~output_o ;

assign GPIO[31] = \GPIO[31]~output_o ;

assign GPIO[32] = \GPIO[32]~output_o ;

assign GPIO[33] = \GPIO[33]~output_o ;

assign GPIO[34] = \GPIO[34]~output_o ;

assign GPIO[35] = \GPIO[35]~output_o ;

assign GPIO[0] = \GPIO[0]~output_o ;

assign GPIO[1] = \GPIO[1]~output_o ;

assign GPIO[2] = \GPIO[2]~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_TMS~	=>  Location: PIN_H2,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_TCK~	=>  Location: PIN_G2,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_TDI~	=>  Location: PIN_L4,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_TDO~	=>  Location: PIN_M5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_CONFIG_SEL~	=>  Location: PIN_H10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCONFIG~	=>  Location: PIN_H9,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_nSTATUS~	=>  Location: PIN_G9,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_CONF_DONE~	=>  Location: PIN_F8,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_TMS~~padout ;
wire \~ALTERA_TCK~~padout ;
wire \~ALTERA_TDI~~padout ;
wire \~ALTERA_CONFIG_SEL~~padout ;
wire \~ALTERA_nCONFIG~~padout ;
wire \~ALTERA_nSTATUS~~padout ;
wire \~ALTERA_CONF_DONE~~padout ;
wire \~ALTERA_TMS~~ibuf_o ;
wire \~ALTERA_TCK~~ibuf_o ;
wire \~ALTERA_TDI~~ibuf_o ;
wire \~ALTERA_CONFIG_SEL~~ibuf_o ;
wire \~ALTERA_nCONFIG~~ibuf_o ;
wire \~ALTERA_nSTATUS~~ibuf_o ;
wire \~ALTERA_CONF_DONE~~ibuf_o ;


endmodule
