# RISC-V Core Cycle Accurate model

## **Overview**
**Description:**  
Cycle Accurate C++ implementation of RISC-V RV32I ISA

**Use-cases:**
 - Stand-alone simulator
 - Performance model
 - Application development environment
 - Golden Model for RTL implementation through DPI or other

**Status:**   
In development - Flow setup

**Further development:**  
TBD    
  
## **Project Structure**  
TBD

## **Branches**  
**Main - stable release:** *main*  
**Ongoing development:** *dev*  
**Documentation:** *doc*
   
   