# Reading C:/intelFPGA/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do mux4x1_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/thays/Desktop/Logica_Pura/mux4x1.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:34:35 on Oct 08,2024
# vcom -reportprogress 300 -93 -work work C:/Users/thays/Desktop/Logica_Pura/mux4x1.vhd 
# -- Loading package STANDARD
# -- Compiling entity mux4x1
# -- Compiling architecture v_logica_pura of mux4x1
# -- Compiling architecture v_WHEN_ELSE of mux4x1
# -- Loading entity mux4x1
# -- Compiling architecture v_WITH_SELECT of mux4x1
# -- Loading entity mux4x1
# -- Compiling configuration cfg_ifsc
# -- Loading entity mux4x1
# -- Loading architecture v_logica_pura of mux4x1
# End time: 17:34:35 on Oct 08,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.mux4x1(v_logica_pura)
# vsim work.mux4x1(v_logica_pura) 
# Start time: 17:34:39 on Oct 08,2024
# Loading std.standard
# Loading work.mux4x1(v_logica_pura)
add wave -position end  sim:/mux4x1/X
add wave -position end  sim:/mux4x1/Sel
add wave -position end  sim:/mux4x1/Y
