Simulator report for Verilog
Mon Apr 12 21:39:24 2021
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. |SDP_WF_RAMModule_TopLevel|altsyncram:State_Buff_rtl_0|altsyncram_oni1:auto_generated|ALTSYNCRAM
  6. Coverage Summary
  7. Complete 1/0-Value Coverage
  8. Missing 1-Value Coverage
  9. Missing 0-Value Coverage
 10. Simulator INI Usage
 11. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 1.0 ms       ;
; Simulation Netlist Size     ; 83 nodes     ;
; Simulation Coverage         ;      21.35 % ;
; Total Number of Transitions ; 271          ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Cyclone II   ;
; Device                      ; EP2C8F256C6  ;
+-----------------------------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                                          ;
+--------------------------------------------------------------------------------------------+--------------------------------+---------------+
; Option                                                                                     ; Setting                        ; Default Value ;
+--------------------------------------------------------------------------------------------+--------------------------------+---------------+
; Simulation mode                                                                            ; Timing                         ; Timing        ;
; Start time                                                                                 ; 0 ns                           ; 0 ns          ;
; Simulation results format                                                                  ; CVWF                           ;               ;
; Vector input source                                                                        ; Waveforms/SDP_WF_RAMModule.vwf ;               ;
; Add pins automatically to simulation output waveforms                                      ; On                             ; On            ;
; Check outputs                                                                              ; Off                            ; Off           ;
; Report simulation coverage                                                                 ; On                             ; On            ;
; Display complete 1/0 value coverage report                                                 ; On                             ; On            ;
; Display missing 1-value coverage report                                                    ; On                             ; On            ;
; Display missing 0-value coverage report                                                    ; On                             ; On            ;
; Detect setup and hold time violations                                                      ; Off                            ; Off           ;
; Detect glitches                                                                            ; Off                            ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off                            ; Off           ;
; Generate Signal Activity File                                                              ; Off                            ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off                            ; Off           ;
; Group bus channels in simulation results                                                   ; Off                            ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On                             ; On            ;
; Trigger vector comparison with the specified mode                                          ; ALL_EDGE                       ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off                            ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; On                             ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto                           ; Auto          ;
+--------------------------------------------------------------------------------------------+--------------------------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II to view the waveform report data.


+--------------------------------------------------------------------------------------------------+
; |SDP_WF_RAMModule_TopLevel|altsyncram:State_Buff_rtl_0|altsyncram_oni1:auto_generated|ALTSYNCRAM ;
+--------------------------------------------------------------------------------------------------+
Please refer to fitter text-based report (*.fit.rpt) to view logical memory report content in ASCII.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      21.35 % ;
; Total nodes checked                                 ; 83           ;
; Total output ports checked                          ; 89           ;
; Total output ports with complete 1/0-value coverage ; 19           ;
; Total output ports with no 1/0-value coverage       ; 70           ;
; Total output ports with no 1-value coverage         ; 70           ;
; Total output ports with no 0-value coverage         ; 70           ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                                                                                                                                ;
+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                          ; Output Port Name                                                                                   ; Output Port Type ;
+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+------------------+
; |SDP_WF_RAMModule_TopLevel|altsyncram:State_Buff_rtl_0|altsyncram_oni1:auto_generated|ram_block1a0 ; |SDP_WF_RAMModule_TopLevel|altsyncram:State_Buff_rtl_0|altsyncram_oni1:auto_generated|ram_block1a0 ; portbdataout0    ;
; |SDP_WF_RAMModule_TopLevel|altsyncram:State_Buff_rtl_0|altsyncram_oni1:auto_generated|ram_block1a0 ; |SDP_WF_RAMModule_TopLevel|altsyncram:State_Buff_rtl_0|altsyncram_oni1:auto_generated|ram_block1a1 ; portbdataout1    ;
; |SDP_WF_RAMModule_TopLevel|altsyncram:State_Buff_rtl_0|altsyncram_oni1:auto_generated|ram_block1a0 ; |SDP_WF_RAMModule_TopLevel|altsyncram:State_Buff_rtl_0|altsyncram_oni1:auto_generated|ram_block1a2 ; portbdataout2    ;
; |SDP_WF_RAMModule_TopLevel|State_Buff_0_bypass[17]                                                 ; |SDP_WF_RAMModule_TopLevel|State_Buff_0_bypass[17]                                                 ; regout           ;
; |SDP_WF_RAMModule_TopLevel|State_Buff_0_bypass[0]                                                  ; |SDP_WF_RAMModule_TopLevel|State_Buff_0_bypass[0]                                                  ; regout           ;
; |SDP_WF_RAMModule_TopLevel|State_Buff~6                                                            ; |SDP_WF_RAMModule_TopLevel|State_Buff~6                                                            ; combout          ;
; |SDP_WF_RAMModule_TopLevel|State_Buff_0_bypass[18]                                                 ; |SDP_WF_RAMModule_TopLevel|State_Buff_0_bypass[18]                                                 ; regout           ;
; |SDP_WF_RAMModule_TopLevel|State_Buff~7                                                            ; |SDP_WF_RAMModule_TopLevel|State_Buff~7                                                            ; combout          ;
; |SDP_WF_RAMModule_TopLevel|State_Buff_0_bypass[19]                                                 ; |SDP_WF_RAMModule_TopLevel|State_Buff_0_bypass[19]                                                 ; regout           ;
; |SDP_WF_RAMModule_TopLevel|State_Buff~8                                                            ; |SDP_WF_RAMModule_TopLevel|State_Buff~8                                                            ; combout          ;
; |SDP_WF_RAMModule_TopLevel|Data[0]                                                                 ; |SDP_WF_RAMModule_TopLevel|Data[0]                                                                 ; padio            ;
; |SDP_WF_RAMModule_TopLevel|Data[1]                                                                 ; |SDP_WF_RAMModule_TopLevel|Data[1]                                                                 ; padio            ;
; |SDP_WF_RAMModule_TopLevel|Data[2]                                                                 ; |SDP_WF_RAMModule_TopLevel|Data[2]                                                                 ; padio            ;
; |SDP_WF_RAMModule_TopLevel|WriteData[0]                                                            ; |SDP_WF_RAMModule_TopLevel|WriteData[0]~corein                                                     ; combout          ;
; |SDP_WF_RAMModule_TopLevel|Clock                                                                   ; |SDP_WF_RAMModule_TopLevel|Clock~corein                                                            ; combout          ;
; |SDP_WF_RAMModule_TopLevel|WE                                                                      ; |SDP_WF_RAMModule_TopLevel|WE~corein                                                               ; combout          ;
; |SDP_WF_RAMModule_TopLevel|WriteData[1]                                                            ; |SDP_WF_RAMModule_TopLevel|WriteData[1]~corein                                                     ; combout          ;
; |SDP_WF_RAMModule_TopLevel|WriteData[2]                                                            ; |SDP_WF_RAMModule_TopLevel|WriteData[2]~corein                                                     ; combout          ;
; |SDP_WF_RAMModule_TopLevel|Clock~clkctrl                                                           ; |SDP_WF_RAMModule_TopLevel|Clock~clkctrl                                                           ; outclk           ;
+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                          ; Output Port Name                                                                                   ; Output Port Type ;
+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+------------------+
; |SDP_WF_RAMModule_TopLevel|altsyncram:State_Buff_rtl_0|altsyncram_oni1:auto_generated|ram_block1a0 ; |SDP_WF_RAMModule_TopLevel|altsyncram:State_Buff_rtl_0|altsyncram_oni1:auto_generated|ram_block1a3 ; portbdataout3    ;
; |SDP_WF_RAMModule_TopLevel|altsyncram:State_Buff_rtl_0|altsyncram_oni1:auto_generated|ram_block1a0 ; |SDP_WF_RAMModule_TopLevel|altsyncram:State_Buff_rtl_0|altsyncram_oni1:auto_generated|ram_block1a4 ; portbdataout4    ;
; |SDP_WF_RAMModule_TopLevel|altsyncram:State_Buff_rtl_0|altsyncram_oni1:auto_generated|ram_block1a0 ; |SDP_WF_RAMModule_TopLevel|altsyncram:State_Buff_rtl_0|altsyncram_oni1:auto_generated|ram_block1a5 ; portbdataout5    ;
; |SDP_WF_RAMModule_TopLevel|altsyncram:State_Buff_rtl_0|altsyncram_oni1:auto_generated|ram_block1a0 ; |SDP_WF_RAMModule_TopLevel|altsyncram:State_Buff_rtl_0|altsyncram_oni1:auto_generated|ram_block1a6 ; portbdataout6    ;
; |SDP_WF_RAMModule_TopLevel|altsyncram:State_Buff_rtl_0|altsyncram_oni1:auto_generated|ram_block1a0 ; |SDP_WF_RAMModule_TopLevel|altsyncram:State_Buff_rtl_0|altsyncram_oni1:auto_generated|ram_block1a7 ; portbdataout7    ;
; |SDP_WF_RAMModule_TopLevel|State_Buff_0_bypass[1]                                                  ; |SDP_WF_RAMModule_TopLevel|State_Buff_0_bypass[1]                                                  ; regout           ;
; |SDP_WF_RAMModule_TopLevel|State_Buff_0_bypass[3]                                                  ; |SDP_WF_RAMModule_TopLevel|State_Buff_0_bypass[3]                                                  ; regout           ;
; |SDP_WF_RAMModule_TopLevel|State_Buff_0_bypass[4]                                                  ; |SDP_WF_RAMModule_TopLevel|State_Buff_0_bypass[4]                                                  ; regout           ;
; |SDP_WF_RAMModule_TopLevel|State_Buff_0_bypass[2]                                                  ; |SDP_WF_RAMModule_TopLevel|State_Buff_0_bypass[2]                                                  ; regout           ;
; |SDP_WF_RAMModule_TopLevel|State_Buff~1                                                            ; |SDP_WF_RAMModule_TopLevel|State_Buff~1                                                            ; combout          ;
; |SDP_WF_RAMModule_TopLevel|State_Buff_0_bypass[5]                                                  ; |SDP_WF_RAMModule_TopLevel|State_Buff_0_bypass[5]                                                  ; regout           ;
; |SDP_WF_RAMModule_TopLevel|State_Buff_0_bypass[7]                                                  ; |SDP_WF_RAMModule_TopLevel|State_Buff_0_bypass[7]                                                  ; regout           ;
; |SDP_WF_RAMModule_TopLevel|State_Buff_0_bypass[8]                                                  ; |SDP_WF_RAMModule_TopLevel|State_Buff_0_bypass[8]                                                  ; regout           ;
; |SDP_WF_RAMModule_TopLevel|State_Buff_0_bypass[6]                                                  ; |SDP_WF_RAMModule_TopLevel|State_Buff_0_bypass[6]                                                  ; regout           ;
; |SDP_WF_RAMModule_TopLevel|State_Buff~2                                                            ; |SDP_WF_RAMModule_TopLevel|State_Buff~2                                                            ; combout          ;
; |SDP_WF_RAMModule_TopLevel|State_Buff_0_bypass[9]                                                  ; |SDP_WF_RAMModule_TopLevel|State_Buff_0_bypass[9]                                                  ; regout           ;
; |SDP_WF_RAMModule_TopLevel|State_Buff_0_bypass[11]                                                 ; |SDP_WF_RAMModule_TopLevel|State_Buff_0_bypass[11]                                                 ; regout           ;
; |SDP_WF_RAMModule_TopLevel|State_Buff_0_bypass[12]                                                 ; |SDP_WF_RAMModule_TopLevel|State_Buff_0_bypass[12]                                                 ; regout           ;
; |SDP_WF_RAMModule_TopLevel|State_Buff_0_bypass[10]                                                 ; |SDP_WF_RAMModule_TopLevel|State_Buff_0_bypass[10]                                                 ; regout           ;
; |SDP_WF_RAMModule_TopLevel|State_Buff~3                                                            ; |SDP_WF_RAMModule_TopLevel|State_Buff~3                                                            ; combout          ;
; |SDP_WF_RAMModule_TopLevel|State_Buff_0_bypass[13]                                                 ; |SDP_WF_RAMModule_TopLevel|State_Buff_0_bypass[13]                                                 ; regout           ;
; |SDP_WF_RAMModule_TopLevel|State_Buff_0_bypass[15]                                                 ; |SDP_WF_RAMModule_TopLevel|State_Buff_0_bypass[15]                                                 ; regout           ;
; |SDP_WF_RAMModule_TopLevel|State_Buff_0_bypass[16]                                                 ; |SDP_WF_RAMModule_TopLevel|State_Buff_0_bypass[16]                                                 ; regout           ;
; |SDP_WF_RAMModule_TopLevel|State_Buff_0_bypass[14]                                                 ; |SDP_WF_RAMModule_TopLevel|State_Buff_0_bypass[14]                                                 ; regout           ;
; |SDP_WF_RAMModule_TopLevel|State_Buff~4                                                            ; |SDP_WF_RAMModule_TopLevel|State_Buff~4                                                            ; combout          ;
; |SDP_WF_RAMModule_TopLevel|State_Buff~5                                                            ; |SDP_WF_RAMModule_TopLevel|State_Buff~5                                                            ; combout          ;
; |SDP_WF_RAMModule_TopLevel|State_Buff_0_bypass[20]                                                 ; |SDP_WF_RAMModule_TopLevel|State_Buff_0_bypass[20]                                                 ; regout           ;
; |SDP_WF_RAMModule_TopLevel|State_Buff~9                                                            ; |SDP_WF_RAMModule_TopLevel|State_Buff~9                                                            ; combout          ;
; |SDP_WF_RAMModule_TopLevel|State_Buff_0_bypass[21]                                                 ; |SDP_WF_RAMModule_TopLevel|State_Buff_0_bypass[21]                                                 ; regout           ;
; |SDP_WF_RAMModule_TopLevel|State_Buff~10                                                           ; |SDP_WF_RAMModule_TopLevel|State_Buff~10                                                           ; combout          ;
; |SDP_WF_RAMModule_TopLevel|State_Buff_0_bypass[22]                                                 ; |SDP_WF_RAMModule_TopLevel|State_Buff_0_bypass[22]                                                 ; regout           ;
; |SDP_WF_RAMModule_TopLevel|State_Buff~11                                                           ; |SDP_WF_RAMModule_TopLevel|State_Buff~11                                                           ; combout          ;
; |SDP_WF_RAMModule_TopLevel|State_Buff_0_bypass[23]                                                 ; |SDP_WF_RAMModule_TopLevel|State_Buff_0_bypass[23]                                                 ; regout           ;
; |SDP_WF_RAMModule_TopLevel|State_Buff~12                                                           ; |SDP_WF_RAMModule_TopLevel|State_Buff~12                                                           ; combout          ;
; |SDP_WF_RAMModule_TopLevel|State_Buff_0_bypass[24]                                                 ; |SDP_WF_RAMModule_TopLevel|State_Buff_0_bypass[24]                                                 ; regout           ;
; |SDP_WF_RAMModule_TopLevel|State_Buff~13                                                           ; |SDP_WF_RAMModule_TopLevel|State_Buff~13                                                           ; combout          ;
; |SDP_WF_RAMModule_TopLevel|Data[3]                                                                 ; |SDP_WF_RAMModule_TopLevel|Data[3]                                                                 ; padio            ;
; |SDP_WF_RAMModule_TopLevel|Data[4]                                                                 ; |SDP_WF_RAMModule_TopLevel|Data[4]                                                                 ; padio            ;
; |SDP_WF_RAMModule_TopLevel|Data[5]                                                                 ; |SDP_WF_RAMModule_TopLevel|Data[5]                                                                 ; padio            ;
; |SDP_WF_RAMModule_TopLevel|Data[6]                                                                 ; |SDP_WF_RAMModule_TopLevel|Data[6]                                                                 ; padio            ;
; |SDP_WF_RAMModule_TopLevel|Data[7]                                                                 ; |SDP_WF_RAMModule_TopLevel|Data[7]                                                                 ; padio            ;
; |SDP_WF_RAMModule_TopLevel|WriteAddress[0]                                                         ; |SDP_WF_RAMModule_TopLevel|WriteAddress[0]~corein                                                  ; combout          ;
; |SDP_WF_RAMModule_TopLevel|WriteAddress[1]                                                         ; |SDP_WF_RAMModule_TopLevel|WriteAddress[1]~corein                                                  ; combout          ;
; |SDP_WF_RAMModule_TopLevel|WriteAddress[2]                                                         ; |SDP_WF_RAMModule_TopLevel|WriteAddress[2]~corein                                                  ; combout          ;
; |SDP_WF_RAMModule_TopLevel|WriteAddress[3]                                                         ; |SDP_WF_RAMModule_TopLevel|WriteAddress[3]~corein                                                  ; combout          ;
; |SDP_WF_RAMModule_TopLevel|WriteAddress[4]                                                         ; |SDP_WF_RAMModule_TopLevel|WriteAddress[4]~corein                                                  ; combout          ;
; |SDP_WF_RAMModule_TopLevel|WriteAddress[5]                                                         ; |SDP_WF_RAMModule_TopLevel|WriteAddress[5]~corein                                                  ; combout          ;
; |SDP_WF_RAMModule_TopLevel|WriteAddress[6]                                                         ; |SDP_WF_RAMModule_TopLevel|WriteAddress[6]~corein                                                  ; combout          ;
; |SDP_WF_RAMModule_TopLevel|WriteAddress[7]                                                         ; |SDP_WF_RAMModule_TopLevel|WriteAddress[7]~corein                                                  ; combout          ;
; |SDP_WF_RAMModule_TopLevel|ReadAddress[0]                                                          ; |SDP_WF_RAMModule_TopLevel|ReadAddress[0]~corein                                                   ; combout          ;
; |SDP_WF_RAMModule_TopLevel|ReadAddress[1]                                                          ; |SDP_WF_RAMModule_TopLevel|ReadAddress[1]~corein                                                   ; combout          ;
; |SDP_WF_RAMModule_TopLevel|ReadAddress[2]                                                          ; |SDP_WF_RAMModule_TopLevel|ReadAddress[2]~corein                                                   ; combout          ;
; |SDP_WF_RAMModule_TopLevel|ReadAddress[3]                                                          ; |SDP_WF_RAMModule_TopLevel|ReadAddress[3]~corein                                                   ; combout          ;
; |SDP_WF_RAMModule_TopLevel|ReadAddress[4]                                                          ; |SDP_WF_RAMModule_TopLevel|ReadAddress[4]~corein                                                   ; combout          ;
; |SDP_WF_RAMModule_TopLevel|ReadAddress[5]                                                          ; |SDP_WF_RAMModule_TopLevel|ReadAddress[5]~corein                                                   ; combout          ;
; |SDP_WF_RAMModule_TopLevel|ReadAddress[6]                                                          ; |SDP_WF_RAMModule_TopLevel|ReadAddress[6]~corein                                                   ; combout          ;
; |SDP_WF_RAMModule_TopLevel|ReadAddress[7]                                                          ; |SDP_WF_RAMModule_TopLevel|ReadAddress[7]~corein                                                   ; combout          ;
; |SDP_WF_RAMModule_TopLevel|WriteData[3]                                                            ; |SDP_WF_RAMModule_TopLevel|WriteData[3]~corein                                                     ; combout          ;
; |SDP_WF_RAMModule_TopLevel|WriteData[4]                                                            ; |SDP_WF_RAMModule_TopLevel|WriteData[4]~corein                                                     ; combout          ;
; |SDP_WF_RAMModule_TopLevel|WriteData[5]                                                            ; |SDP_WF_RAMModule_TopLevel|WriteData[5]~corein                                                     ; combout          ;
; |SDP_WF_RAMModule_TopLevel|WriteData[6]                                                            ; |SDP_WF_RAMModule_TopLevel|WriteData[6]~corein                                                     ; combout          ;
; |SDP_WF_RAMModule_TopLevel|WriteData[7]                                                            ; |SDP_WF_RAMModule_TopLevel|WriteData[7]~corein                                                     ; combout          ;
; |SDP_WF_RAMModule_TopLevel|State_Buff_0_bypass[3]~feeder                                           ; |SDP_WF_RAMModule_TopLevel|State_Buff_0_bypass[3]~feeder                                           ; combout          ;
; |SDP_WF_RAMModule_TopLevel|State_Buff_0_bypass[11]~feeder                                          ; |SDP_WF_RAMModule_TopLevel|State_Buff_0_bypass[11]~feeder                                          ; combout          ;
; |SDP_WF_RAMModule_TopLevel|State_Buff_0_bypass[15]~feeder                                          ; |SDP_WF_RAMModule_TopLevel|State_Buff_0_bypass[15]~feeder                                          ; combout          ;
; |SDP_WF_RAMModule_TopLevel|State_Buff_0_bypass[2]~feeder                                           ; |SDP_WF_RAMModule_TopLevel|State_Buff_0_bypass[2]~feeder                                           ; combout          ;
; |SDP_WF_RAMModule_TopLevel|State_Buff_0_bypass[4]~feeder                                           ; |SDP_WF_RAMModule_TopLevel|State_Buff_0_bypass[4]~feeder                                           ; combout          ;
; |SDP_WF_RAMModule_TopLevel|State_Buff_0_bypass[8]~feeder                                           ; |SDP_WF_RAMModule_TopLevel|State_Buff_0_bypass[8]~feeder                                           ; combout          ;
; |SDP_WF_RAMModule_TopLevel|State_Buff_0_bypass[12]~feeder                                          ; |SDP_WF_RAMModule_TopLevel|State_Buff_0_bypass[12]~feeder                                          ; combout          ;
; |SDP_WF_RAMModule_TopLevel|State_Buff_0_bypass[16]~feeder                                          ; |SDP_WF_RAMModule_TopLevel|State_Buff_0_bypass[16]~feeder                                          ; combout          ;
+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                          ; Output Port Name                                                                                   ; Output Port Type ;
+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+------------------+
; |SDP_WF_RAMModule_TopLevel|altsyncram:State_Buff_rtl_0|altsyncram_oni1:auto_generated|ram_block1a0 ; |SDP_WF_RAMModule_TopLevel|altsyncram:State_Buff_rtl_0|altsyncram_oni1:auto_generated|ram_block1a3 ; portbdataout3    ;
; |SDP_WF_RAMModule_TopLevel|altsyncram:State_Buff_rtl_0|altsyncram_oni1:auto_generated|ram_block1a0 ; |SDP_WF_RAMModule_TopLevel|altsyncram:State_Buff_rtl_0|altsyncram_oni1:auto_generated|ram_block1a4 ; portbdataout4    ;
; |SDP_WF_RAMModule_TopLevel|altsyncram:State_Buff_rtl_0|altsyncram_oni1:auto_generated|ram_block1a0 ; |SDP_WF_RAMModule_TopLevel|altsyncram:State_Buff_rtl_0|altsyncram_oni1:auto_generated|ram_block1a5 ; portbdataout5    ;
; |SDP_WF_RAMModule_TopLevel|altsyncram:State_Buff_rtl_0|altsyncram_oni1:auto_generated|ram_block1a0 ; |SDP_WF_RAMModule_TopLevel|altsyncram:State_Buff_rtl_0|altsyncram_oni1:auto_generated|ram_block1a6 ; portbdataout6    ;
; |SDP_WF_RAMModule_TopLevel|altsyncram:State_Buff_rtl_0|altsyncram_oni1:auto_generated|ram_block1a0 ; |SDP_WF_RAMModule_TopLevel|altsyncram:State_Buff_rtl_0|altsyncram_oni1:auto_generated|ram_block1a7 ; portbdataout7    ;
; |SDP_WF_RAMModule_TopLevel|State_Buff_0_bypass[1]                                                  ; |SDP_WF_RAMModule_TopLevel|State_Buff_0_bypass[1]                                                  ; regout           ;
; |SDP_WF_RAMModule_TopLevel|State_Buff_0_bypass[3]                                                  ; |SDP_WF_RAMModule_TopLevel|State_Buff_0_bypass[3]                                                  ; regout           ;
; |SDP_WF_RAMModule_TopLevel|State_Buff_0_bypass[4]                                                  ; |SDP_WF_RAMModule_TopLevel|State_Buff_0_bypass[4]                                                  ; regout           ;
; |SDP_WF_RAMModule_TopLevel|State_Buff_0_bypass[2]                                                  ; |SDP_WF_RAMModule_TopLevel|State_Buff_0_bypass[2]                                                  ; regout           ;
; |SDP_WF_RAMModule_TopLevel|State_Buff~1                                                            ; |SDP_WF_RAMModule_TopLevel|State_Buff~1                                                            ; combout          ;
; |SDP_WF_RAMModule_TopLevel|State_Buff_0_bypass[5]                                                  ; |SDP_WF_RAMModule_TopLevel|State_Buff_0_bypass[5]                                                  ; regout           ;
; |SDP_WF_RAMModule_TopLevel|State_Buff_0_bypass[7]                                                  ; |SDP_WF_RAMModule_TopLevel|State_Buff_0_bypass[7]                                                  ; regout           ;
; |SDP_WF_RAMModule_TopLevel|State_Buff_0_bypass[8]                                                  ; |SDP_WF_RAMModule_TopLevel|State_Buff_0_bypass[8]                                                  ; regout           ;
; |SDP_WF_RAMModule_TopLevel|State_Buff_0_bypass[6]                                                  ; |SDP_WF_RAMModule_TopLevel|State_Buff_0_bypass[6]                                                  ; regout           ;
; |SDP_WF_RAMModule_TopLevel|State_Buff~2                                                            ; |SDP_WF_RAMModule_TopLevel|State_Buff~2                                                            ; combout          ;
; |SDP_WF_RAMModule_TopLevel|State_Buff_0_bypass[9]                                                  ; |SDP_WF_RAMModule_TopLevel|State_Buff_0_bypass[9]                                                  ; regout           ;
; |SDP_WF_RAMModule_TopLevel|State_Buff_0_bypass[11]                                                 ; |SDP_WF_RAMModule_TopLevel|State_Buff_0_bypass[11]                                                 ; regout           ;
; |SDP_WF_RAMModule_TopLevel|State_Buff_0_bypass[12]                                                 ; |SDP_WF_RAMModule_TopLevel|State_Buff_0_bypass[12]                                                 ; regout           ;
; |SDP_WF_RAMModule_TopLevel|State_Buff_0_bypass[10]                                                 ; |SDP_WF_RAMModule_TopLevel|State_Buff_0_bypass[10]                                                 ; regout           ;
; |SDP_WF_RAMModule_TopLevel|State_Buff~3                                                            ; |SDP_WF_RAMModule_TopLevel|State_Buff~3                                                            ; combout          ;
; |SDP_WF_RAMModule_TopLevel|State_Buff_0_bypass[13]                                                 ; |SDP_WF_RAMModule_TopLevel|State_Buff_0_bypass[13]                                                 ; regout           ;
; |SDP_WF_RAMModule_TopLevel|State_Buff_0_bypass[15]                                                 ; |SDP_WF_RAMModule_TopLevel|State_Buff_0_bypass[15]                                                 ; regout           ;
; |SDP_WF_RAMModule_TopLevel|State_Buff_0_bypass[16]                                                 ; |SDP_WF_RAMModule_TopLevel|State_Buff_0_bypass[16]                                                 ; regout           ;
; |SDP_WF_RAMModule_TopLevel|State_Buff_0_bypass[14]                                                 ; |SDP_WF_RAMModule_TopLevel|State_Buff_0_bypass[14]                                                 ; regout           ;
; |SDP_WF_RAMModule_TopLevel|State_Buff~4                                                            ; |SDP_WF_RAMModule_TopLevel|State_Buff~4                                                            ; combout          ;
; |SDP_WF_RAMModule_TopLevel|State_Buff~5                                                            ; |SDP_WF_RAMModule_TopLevel|State_Buff~5                                                            ; combout          ;
; |SDP_WF_RAMModule_TopLevel|State_Buff_0_bypass[20]                                                 ; |SDP_WF_RAMModule_TopLevel|State_Buff_0_bypass[20]                                                 ; regout           ;
; |SDP_WF_RAMModule_TopLevel|State_Buff~9                                                            ; |SDP_WF_RAMModule_TopLevel|State_Buff~9                                                            ; combout          ;
; |SDP_WF_RAMModule_TopLevel|State_Buff_0_bypass[21]                                                 ; |SDP_WF_RAMModule_TopLevel|State_Buff_0_bypass[21]                                                 ; regout           ;
; |SDP_WF_RAMModule_TopLevel|State_Buff~10                                                           ; |SDP_WF_RAMModule_TopLevel|State_Buff~10                                                           ; combout          ;
; |SDP_WF_RAMModule_TopLevel|State_Buff_0_bypass[22]                                                 ; |SDP_WF_RAMModule_TopLevel|State_Buff_0_bypass[22]                                                 ; regout           ;
; |SDP_WF_RAMModule_TopLevel|State_Buff~11                                                           ; |SDP_WF_RAMModule_TopLevel|State_Buff~11                                                           ; combout          ;
; |SDP_WF_RAMModule_TopLevel|State_Buff_0_bypass[23]                                                 ; |SDP_WF_RAMModule_TopLevel|State_Buff_0_bypass[23]                                                 ; regout           ;
; |SDP_WF_RAMModule_TopLevel|State_Buff~12                                                           ; |SDP_WF_RAMModule_TopLevel|State_Buff~12                                                           ; combout          ;
; |SDP_WF_RAMModule_TopLevel|State_Buff_0_bypass[24]                                                 ; |SDP_WF_RAMModule_TopLevel|State_Buff_0_bypass[24]                                                 ; regout           ;
; |SDP_WF_RAMModule_TopLevel|State_Buff~13                                                           ; |SDP_WF_RAMModule_TopLevel|State_Buff~13                                                           ; combout          ;
; |SDP_WF_RAMModule_TopLevel|Data[3]                                                                 ; |SDP_WF_RAMModule_TopLevel|Data[3]                                                                 ; padio            ;
; |SDP_WF_RAMModule_TopLevel|Data[4]                                                                 ; |SDP_WF_RAMModule_TopLevel|Data[4]                                                                 ; padio            ;
; |SDP_WF_RAMModule_TopLevel|Data[5]                                                                 ; |SDP_WF_RAMModule_TopLevel|Data[5]                                                                 ; padio            ;
; |SDP_WF_RAMModule_TopLevel|Data[6]                                                                 ; |SDP_WF_RAMModule_TopLevel|Data[6]                                                                 ; padio            ;
; |SDP_WF_RAMModule_TopLevel|Data[7]                                                                 ; |SDP_WF_RAMModule_TopLevel|Data[7]                                                                 ; padio            ;
; |SDP_WF_RAMModule_TopLevel|WriteAddress[0]                                                         ; |SDP_WF_RAMModule_TopLevel|WriteAddress[0]~corein                                                  ; combout          ;
; |SDP_WF_RAMModule_TopLevel|WriteAddress[1]                                                         ; |SDP_WF_RAMModule_TopLevel|WriteAddress[1]~corein                                                  ; combout          ;
; |SDP_WF_RAMModule_TopLevel|WriteAddress[2]                                                         ; |SDP_WF_RAMModule_TopLevel|WriteAddress[2]~corein                                                  ; combout          ;
; |SDP_WF_RAMModule_TopLevel|WriteAddress[3]                                                         ; |SDP_WF_RAMModule_TopLevel|WriteAddress[3]~corein                                                  ; combout          ;
; |SDP_WF_RAMModule_TopLevel|WriteAddress[4]                                                         ; |SDP_WF_RAMModule_TopLevel|WriteAddress[4]~corein                                                  ; combout          ;
; |SDP_WF_RAMModule_TopLevel|WriteAddress[5]                                                         ; |SDP_WF_RAMModule_TopLevel|WriteAddress[5]~corein                                                  ; combout          ;
; |SDP_WF_RAMModule_TopLevel|WriteAddress[6]                                                         ; |SDP_WF_RAMModule_TopLevel|WriteAddress[6]~corein                                                  ; combout          ;
; |SDP_WF_RAMModule_TopLevel|WriteAddress[7]                                                         ; |SDP_WF_RAMModule_TopLevel|WriteAddress[7]~corein                                                  ; combout          ;
; |SDP_WF_RAMModule_TopLevel|ReadAddress[0]                                                          ; |SDP_WF_RAMModule_TopLevel|ReadAddress[0]~corein                                                   ; combout          ;
; |SDP_WF_RAMModule_TopLevel|ReadAddress[1]                                                          ; |SDP_WF_RAMModule_TopLevel|ReadAddress[1]~corein                                                   ; combout          ;
; |SDP_WF_RAMModule_TopLevel|ReadAddress[2]                                                          ; |SDP_WF_RAMModule_TopLevel|ReadAddress[2]~corein                                                   ; combout          ;
; |SDP_WF_RAMModule_TopLevel|ReadAddress[3]                                                          ; |SDP_WF_RAMModule_TopLevel|ReadAddress[3]~corein                                                   ; combout          ;
; |SDP_WF_RAMModule_TopLevel|ReadAddress[4]                                                          ; |SDP_WF_RAMModule_TopLevel|ReadAddress[4]~corein                                                   ; combout          ;
; |SDP_WF_RAMModule_TopLevel|ReadAddress[5]                                                          ; |SDP_WF_RAMModule_TopLevel|ReadAddress[5]~corein                                                   ; combout          ;
; |SDP_WF_RAMModule_TopLevel|ReadAddress[6]                                                          ; |SDP_WF_RAMModule_TopLevel|ReadAddress[6]~corein                                                   ; combout          ;
; |SDP_WF_RAMModule_TopLevel|ReadAddress[7]                                                          ; |SDP_WF_RAMModule_TopLevel|ReadAddress[7]~corein                                                   ; combout          ;
; |SDP_WF_RAMModule_TopLevel|WriteData[3]                                                            ; |SDP_WF_RAMModule_TopLevel|WriteData[3]~corein                                                     ; combout          ;
; |SDP_WF_RAMModule_TopLevel|WriteData[4]                                                            ; |SDP_WF_RAMModule_TopLevel|WriteData[4]~corein                                                     ; combout          ;
; |SDP_WF_RAMModule_TopLevel|WriteData[5]                                                            ; |SDP_WF_RAMModule_TopLevel|WriteData[5]~corein                                                     ; combout          ;
; |SDP_WF_RAMModule_TopLevel|WriteData[6]                                                            ; |SDP_WF_RAMModule_TopLevel|WriteData[6]~corein                                                     ; combout          ;
; |SDP_WF_RAMModule_TopLevel|WriteData[7]                                                            ; |SDP_WF_RAMModule_TopLevel|WriteData[7]~corein                                                     ; combout          ;
; |SDP_WF_RAMModule_TopLevel|State_Buff_0_bypass[3]~feeder                                           ; |SDP_WF_RAMModule_TopLevel|State_Buff_0_bypass[3]~feeder                                           ; combout          ;
; |SDP_WF_RAMModule_TopLevel|State_Buff_0_bypass[11]~feeder                                          ; |SDP_WF_RAMModule_TopLevel|State_Buff_0_bypass[11]~feeder                                          ; combout          ;
; |SDP_WF_RAMModule_TopLevel|State_Buff_0_bypass[15]~feeder                                          ; |SDP_WF_RAMModule_TopLevel|State_Buff_0_bypass[15]~feeder                                          ; combout          ;
; |SDP_WF_RAMModule_TopLevel|State_Buff_0_bypass[2]~feeder                                           ; |SDP_WF_RAMModule_TopLevel|State_Buff_0_bypass[2]~feeder                                           ; combout          ;
; |SDP_WF_RAMModule_TopLevel|State_Buff_0_bypass[4]~feeder                                           ; |SDP_WF_RAMModule_TopLevel|State_Buff_0_bypass[4]~feeder                                           ; combout          ;
; |SDP_WF_RAMModule_TopLevel|State_Buff_0_bypass[8]~feeder                                           ; |SDP_WF_RAMModule_TopLevel|State_Buff_0_bypass[8]~feeder                                           ; combout          ;
; |SDP_WF_RAMModule_TopLevel|State_Buff_0_bypass[12]~feeder                                          ; |SDP_WF_RAMModule_TopLevel|State_Buff_0_bypass[12]~feeder                                          ; combout          ;
; |SDP_WF_RAMModule_TopLevel|State_Buff_0_bypass[16]~feeder                                          ; |SDP_WF_RAMModule_TopLevel|State_Buff_0_bypass[16]~feeder                                          ; combout          ;
+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II Simulator
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Copyright (C) 1991-2010 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Mon Apr 12 21:39:23 2021
Info: Command: quartus_sim C:\code\qusoc\rtl\rtl.hdl\Verilog.qpf --read_settings_files=on --write_settings_files=off -c Verilog
Info: Using vector source file "Waveforms/SDP_WF_RAMModule.vwf"
Info: Overwriting simulation input file with simulation results
    Info: A backup of SDP_WF_RAMModule.vwf called Verilog.sim_ori.vwf has been created in the db folder
Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Info: Simulation partitioned into 1 sub-simulations
Info: Simulation coverage is      21.35 %
Info: Number of transitions in simulation is 271
Info: Vector file SDP_WF_RAMModule.vwf is saved in VWF text format. You can compress it into CVWF format in order to reduce file size. For more details please refer to the Quartus II Help.
Info: Quartus II Simulator was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 157 megabytes
    Info: Processing ended: Mon Apr 12 21:39:24 2021
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:03


