#Build: Synplify Pro E-2010.09A-1, Build 006R, Oct  6 2010
#install: D:\Microsemi\Libero_v9.1\Synopsys\synplify_E201009A-1
#OS:  6.1
#Hostname: NCP-PC

#Implementation: synthesis

#Mon Feb 03 11:18:08 2014

$ Start of Compile
#Mon Feb 03 11:18:08 2014

Synopsys VHDL Compiler, version comp520rcp1, Build 028R, built Sep 23 2010
@N|Running in 32-bit mode
Copyright (C) 1994-2010, Synopsys Inc.  All Rights Reserved

@N: CD720 :"D:\Microsemi\Libero_v9.1\Synopsys\synplify_E201009A-1\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
@N:"D:\Actelprj\smart_top\hdl\adc_muxtmp_test.vhd":9:7:9:21|Top entity is set to adc_muxtmp_test.
VHDL syntax check successful!
@N: CD630 :"D:\Actelprj\smart_top\hdl\adc_muxtmp_test.vhd":9:7:9:21|Synthesizing work.adc_muxtmp_test.behavioral 
@W: CD604 :"D:\Actelprj\smart_top\hdl\adc_muxtmp_test.vhd":53:4:53:17|OTHERS clause is not synthesized 
Post processing for work.adc_muxtmp_test.behavioral
@W: CL190 :"D:\Actelprj\smart_top\hdl\adc_muxtmp_test.vhd":41:2:41:3|Optimizing register bit DataOut(0) to a constant 0
@W: CL190 :"D:\Actelprj\smart_top\hdl\adc_muxtmp_test.vhd":41:2:41:3|Optimizing register bit DataOut(1) to a constant 0
@W: CL190 :"D:\Actelprj\smart_top\hdl\adc_muxtmp_test.vhd":41:2:41:3|Optimizing register bit DataOut(2) to a constant 0
@W: CL190 :"D:\Actelprj\smart_top\hdl\adc_muxtmp_test.vhd":41:2:41:3|Optimizing register bit DataOut(3) to a constant 0
@W: CL190 :"D:\Actelprj\smart_top\hdl\adc_muxtmp_test.vhd":41:2:41:3|Optimizing register bit DataOut(4) to a constant 0
@W: CL190 :"D:\Actelprj\smart_top\hdl\adc_muxtmp_test.vhd":41:2:41:3|Optimizing register bit DataOut(5) to a constant 0
@W: CL190 :"D:\Actelprj\smart_top\hdl\adc_muxtmp_test.vhd":41:2:41:3|Optimizing register bit DataOut(6) to a constant 0
@W: CL190 :"D:\Actelprj\smart_top\hdl\adc_muxtmp_test.vhd":41:2:41:3|Optimizing register bit DataOut(7) to a constant 0
@W: CL190 :"D:\Actelprj\smart_top\hdl\adc_muxtmp_test.vhd":41:2:41:3|Optimizing register bit DataOut(8) to a constant 0
@W: CL190 :"D:\Actelprj\smart_top\hdl\adc_muxtmp_test.vhd":41:2:41:3|Optimizing register bit DataOut(9) to a constant 0
@W: CL190 :"D:\Actelprj\smart_top\hdl\adc_muxtmp_test.vhd":41:2:41:3|Optimizing register bit DataOut(10) to a constant 0
@W: CL190 :"D:\Actelprj\smart_top\hdl\adc_muxtmp_test.vhd":41:2:41:3|Optimizing register bit DataOut(11) to a constant 0
@W: CL190 :"D:\Actelprj\smart_top\hdl\adc_muxtmp_test.vhd":41:2:41:3|Optimizing register bit DataOut(12) to a constant 0
@W: CL190 :"D:\Actelprj\smart_top\hdl\adc_muxtmp_test.vhd":41:2:41:3|Optimizing register bit DataOut(13) to a constant 0
@W: CL190 :"D:\Actelprj\smart_top\hdl\adc_muxtmp_test.vhd":41:2:41:3|Optimizing register bit DataOut(15) to a constant 0
@W: CL190 :"D:\Actelprj\smart_top\hdl\adc_muxtmp_test.vhd":41:2:41:3|Optimizing register bit DataOut(16) to a constant 0
@W: CL190 :"D:\Actelprj\smart_top\hdl\adc_muxtmp_test.vhd":41:2:41:3|Optimizing register bit DataOut(17) to a constant 0
@W: CL190 :"D:\Actelprj\smart_top\hdl\adc_muxtmp_test.vhd":41:2:41:3|Optimizing register bit DataOut(18) to a constant 0
@W: CL190 :"D:\Actelprj\smart_top\hdl\adc_muxtmp_test.vhd":41:2:41:3|Optimizing register bit DataOut(19) to a constant 0
@W: CL190 :"D:\Actelprj\smart_top\hdl\adc_muxtmp_test.vhd":41:2:41:3|Optimizing register bit DataOut(20) to a constant 0
@W: CL190 :"D:\Actelprj\smart_top\hdl\adc_muxtmp_test.vhd":41:2:41:3|Optimizing register bit DataOut(21) to a constant 0
@W: CL190 :"D:\Actelprj\smart_top\hdl\adc_muxtmp_test.vhd":41:2:41:3|Optimizing register bit DataOut(22) to a constant 0
@W: CL190 :"D:\Actelprj\smart_top\hdl\adc_muxtmp_test.vhd":41:2:41:3|Optimizing register bit DataOut(23) to a constant 0
@W: CL190 :"D:\Actelprj\smart_top\hdl\adc_muxtmp_test.vhd":41:2:41:3|Optimizing register bit DataOut(24) to a constant 0
@W: CL190 :"D:\Actelprj\smart_top\hdl\adc_muxtmp_test.vhd":41:2:41:3|Optimizing register bit DataOut(25) to a constant 0
@W: CL190 :"D:\Actelprj\smart_top\hdl\adc_muxtmp_test.vhd":41:2:41:3|Optimizing register bit DataOut(26) to a constant 0
@W: CL190 :"D:\Actelprj\smart_top\hdl\adc_muxtmp_test.vhd":41:2:41:3|Optimizing register bit DataOut(27) to a constant 0
@W: CL190 :"D:\Actelprj\smart_top\hdl\adc_muxtmp_test.vhd":41:2:41:3|Optimizing register bit DataOut(28) to a constant 0
@W: CL190 :"D:\Actelprj\smart_top\hdl\adc_muxtmp_test.vhd":41:2:41:3|Optimizing register bit DataOut(30) to a constant 0
@W: CL190 :"D:\Actelprj\smart_top\hdl\adc_muxtmp_test.vhd":41:2:41:3|Optimizing register bit DataOut(31) to a constant 0
@W: CL190 :"D:\Actelprj\smart_top\hdl\adc_muxtmp_test.vhd":41:2:41:3|Optimizing register bit DataOut(32) to a constant 0
@W: CL190 :"D:\Actelprj\smart_top\hdl\adc_muxtmp_test.vhd":41:2:41:3|Optimizing register bit DataOut(33) to a constant 0
@W: CL190 :"D:\Actelprj\smart_top\hdl\adc_muxtmp_test.vhd":41:2:41:3|Optimizing register bit DataOut(34) to a constant 0
@W: CL190 :"D:\Actelprj\smart_top\hdl\adc_muxtmp_test.vhd":41:2:41:3|Optimizing register bit DataOut(35) to a constant 0
@W: CL190 :"D:\Actelprj\smart_top\hdl\adc_muxtmp_test.vhd":41:2:41:3|Optimizing register bit DataOut(36) to a constant 0
@W: CL190 :"D:\Actelprj\smart_top\hdl\adc_muxtmp_test.vhd":41:2:41:3|Optimizing register bit DataOut(37) to a constant 0
@W: CL190 :"D:\Actelprj\smart_top\hdl\adc_muxtmp_test.vhd":41:2:41:3|Optimizing register bit DataOut(38) to a constant 0
@W: CL190 :"D:\Actelprj\smart_top\hdl\adc_muxtmp_test.vhd":41:2:41:3|Optimizing register bit DataOut(39) to a constant 0
@W: CL190 :"D:\Actelprj\smart_top\hdl\adc_muxtmp_test.vhd":41:2:41:3|Optimizing register bit DataOut(40) to a constant 0
@W: CL190 :"D:\Actelprj\smart_top\hdl\adc_muxtmp_test.vhd":41:2:41:3|Optimizing register bit DataOut(41) to a constant 0
@W: CL190 :"D:\Actelprj\smart_top\hdl\adc_muxtmp_test.vhd":41:2:41:3|Optimizing register bit DataOut(44) to a constant 0
@W: CL190 :"D:\Actelprj\smart_top\hdl\adc_muxtmp_test.vhd":41:2:41:3|Optimizing register bit DataOut(45) to a constant 0
@W: CL190 :"D:\Actelprj\smart_top\hdl\adc_muxtmp_test.vhd":41:2:41:3|Optimizing register bit DataOut(46) to a constant 0
@W: CL190 :"D:\Actelprj\smart_top\hdl\adc_muxtmp_test.vhd":41:2:41:3|Optimizing register bit DataOut(47) to a constant 0
@W: CL190 :"D:\Actelprj\smart_top\hdl\adc_muxtmp_test.vhd":41:2:41:3|Optimizing register bit DataOut(48) to a constant 0
@W: CL190 :"D:\Actelprj\smart_top\hdl\adc_muxtmp_test.vhd":41:2:41:3|Optimizing register bit DataOut(49) to a constant 0
@W: CL190 :"D:\Actelprj\smart_top\hdl\adc_muxtmp_test.vhd":41:2:41:3|Optimizing register bit DataOut(50) to a constant 0
@W: CL190 :"D:\Actelprj\smart_top\hdl\adc_muxtmp_test.vhd":41:2:41:3|Optimizing register bit DataOut(51) to a constant 0
@W: CL190 :"D:\Actelprj\smart_top\hdl\adc_muxtmp_test.vhd":41:2:41:3|Optimizing register bit DataOut(52) to a constant 0
@W: CL190 :"D:\Actelprj\smart_top\hdl\adc_muxtmp_test.vhd":41:2:41:3|Optimizing register bit DataOut(53) to a constant 0
@W: CL190 :"D:\Actelprj\smart_top\hdl\adc_muxtmp_test.vhd":41:2:41:3|Optimizing register bit DataOut(54) to a constant 0
@W: CL190 :"D:\Actelprj\smart_top\hdl\adc_muxtmp_test.vhd":41:2:41:3|Optimizing register bit DataOut(55) to a constant 0
@W: CL260 :"D:\Actelprj\smart_top\hdl\adc_muxtmp_test.vhd":41:2:41:3|Pruning Register bit 55 of DataOut(55 downto 0)  
@W: CL260 :"D:\Actelprj\smart_top\hdl\adc_muxtmp_test.vhd":41:2:41:3|Pruning Register bit 54 of DataOut(55 downto 0)  
@W: CL260 :"D:\Actelprj\smart_top\hdl\adc_muxtmp_test.vhd":41:2:41:3|Pruning Register bit 53 of DataOut(55 downto 0)  
@W: CL260 :"D:\Actelprj\smart_top\hdl\adc_muxtmp_test.vhd":41:2:41:3|Pruning Register bit 52 of DataOut(55 downto 0)  
@W: CL260 :"D:\Actelprj\smart_top\hdl\adc_muxtmp_test.vhd":41:2:41:3|Pruning Register bit 51 of DataOut(55 downto 0)  
@W: CL260 :"D:\Actelprj\smart_top\hdl\adc_muxtmp_test.vhd":41:2:41:3|Pruning Register bit 50 of DataOut(55 downto 0)  
@W: CL260 :"D:\Actelprj\smart_top\hdl\adc_muxtmp_test.vhd":41:2:41:3|Pruning Register bit 49 of DataOut(55 downto 0)  
@W: CL260 :"D:\Actelprj\smart_top\hdl\adc_muxtmp_test.vhd":41:2:41:3|Pruning Register bit 48 of DataOut(55 downto 0)  
@W: CL260 :"D:\Actelprj\smart_top\hdl\adc_muxtmp_test.vhd":41:2:41:3|Pruning Register bit 47 of DataOut(55 downto 0)  
@W: CL260 :"D:\Actelprj\smart_top\hdl\adc_muxtmp_test.vhd":41:2:41:3|Pruning Register bit 46 of DataOut(55 downto 0)  
@W: CL260 :"D:\Actelprj\smart_top\hdl\adc_muxtmp_test.vhd":41:2:41:3|Pruning Register bit 45 of DataOut(55 downto 0)  
@W: CL260 :"D:\Actelprj\smart_top\hdl\adc_muxtmp_test.vhd":41:2:41:3|Pruning Register bit 44 of DataOut(55 downto 0)  
@W: CL260 :"D:\Actelprj\smart_top\hdl\adc_muxtmp_test.vhd":41:2:41:3|Pruning Register bit 41 of DataOut(55 downto 0)  
@W: CL260 :"D:\Actelprj\smart_top\hdl\adc_muxtmp_test.vhd":41:2:41:3|Pruning Register bit 40 of DataOut(55 downto 0)  
@W: CL260 :"D:\Actelprj\smart_top\hdl\adc_muxtmp_test.vhd":41:2:41:3|Pruning Register bit 39 of DataOut(55 downto 0)  
@W: CL260 :"D:\Actelprj\smart_top\hdl\adc_muxtmp_test.vhd":41:2:41:3|Pruning Register bit 38 of DataOut(55 downto 0)  
@W: CL260 :"D:\Actelprj\smart_top\hdl\adc_muxtmp_test.vhd":41:2:41:3|Pruning Register bit 37 of DataOut(55 downto 0)  
@W: CL260 :"D:\Actelprj\smart_top\hdl\adc_muxtmp_test.vhd":41:2:41:3|Pruning Register bit 36 of DataOut(55 downto 0)  
@W: CL260 :"D:\Actelprj\smart_top\hdl\adc_muxtmp_test.vhd":41:2:41:3|Pruning Register bit 35 of DataOut(55 downto 0)  
@W: CL260 :"D:\Actelprj\smart_top\hdl\adc_muxtmp_test.vhd":41:2:41:3|Pruning Register bit 34 of DataOut(55 downto 0)  
@W: CL260 :"D:\Actelprj\smart_top\hdl\adc_muxtmp_test.vhd":41:2:41:3|Pruning Register bit 33 of DataOut(55 downto 0)  
@W: CL260 :"D:\Actelprj\smart_top\hdl\adc_muxtmp_test.vhd":41:2:41:3|Pruning Register bit 32 of DataOut(55 downto 0)  
@W: CL260 :"D:\Actelprj\smart_top\hdl\adc_muxtmp_test.vhd":41:2:41:3|Pruning Register bit 31 of DataOut(55 downto 0)  
@W: CL260 :"D:\Actelprj\smart_top\hdl\adc_muxtmp_test.vhd":41:2:41:3|Pruning Register bit 30 of DataOut(55 downto 0)  
@W: CL260 :"D:\Actelprj\smart_top\hdl\adc_muxtmp_test.vhd":41:2:41:3|Pruning Register bit 28 of DataOut(55 downto 0)  
@W: CL260 :"D:\Actelprj\smart_top\hdl\adc_muxtmp_test.vhd":41:2:41:3|Pruning Register bit 27 of DataOut(55 downto 0)  
@W: CL260 :"D:\Actelprj\smart_top\hdl\adc_muxtmp_test.vhd":41:2:41:3|Pruning Register bit 26 of DataOut(55 downto 0)  
@W: CL260 :"D:\Actelprj\smart_top\hdl\adc_muxtmp_test.vhd":41:2:41:3|Pruning Register bit 25 of DataOut(55 downto 0)  
@W: CL260 :"D:\Actelprj\smart_top\hdl\adc_muxtmp_test.vhd":41:2:41:3|Pruning Register bit 24 of DataOut(55 downto 0)  
@W: CL260 :"D:\Actelprj\smart_top\hdl\adc_muxtmp_test.vhd":41:2:41:3|Pruning Register bit 23 of DataOut(55 downto 0)  
@W: CL260 :"D:\Actelprj\smart_top\hdl\adc_muxtmp_test.vhd":41:2:41:3|Pruning Register bit 22 of DataOut(55 downto 0)  
@W: CL260 :"D:\Actelprj\smart_top\hdl\adc_muxtmp_test.vhd":41:2:41:3|Pruning Register bit 21 of DataOut(55 downto 0)  
@W: CL260 :"D:\Actelprj\smart_top\hdl\adc_muxtmp_test.vhd":41:2:41:3|Pruning Register bit 20 of DataOut(55 downto 0)  
@W: CL260 :"D:\Actelprj\smart_top\hdl\adc_muxtmp_test.vhd":41:2:41:3|Pruning Register bit 19 of DataOut(55 downto 0)  
@W: CL260 :"D:\Actelprj\smart_top\hdl\adc_muxtmp_test.vhd":41:2:41:3|Pruning Register bit 18 of DataOut(55 downto 0)  
@W: CL260 :"D:\Actelprj\smart_top\hdl\adc_muxtmp_test.vhd":41:2:41:3|Pruning Register bit 17 of DataOut(55 downto 0)  
@W: CL260 :"D:\Actelprj\smart_top\hdl\adc_muxtmp_test.vhd":41:2:41:3|Pruning Register bit 16 of DataOut(55 downto 0)  
@W: CL260 :"D:\Actelprj\smart_top\hdl\adc_muxtmp_test.vhd":41:2:41:3|Pruning Register bit 15 of DataOut(55 downto 0)  
@W: CL260 :"D:\Actelprj\smart_top\hdl\adc_muxtmp_test.vhd":41:2:41:3|Pruning Register bit 13 of DataOut(55 downto 0)  
@W: CL260 :"D:\Actelprj\smart_top\hdl\adc_muxtmp_test.vhd":41:2:41:3|Pruning Register bit 12 of DataOut(55 downto 0)  
@W: CL260 :"D:\Actelprj\smart_top\hdl\adc_muxtmp_test.vhd":41:2:41:3|Pruning Register bit 11 of DataOut(55 downto 0)  
@W: CL260 :"D:\Actelprj\smart_top\hdl\adc_muxtmp_test.vhd":41:2:41:3|Pruning Register bit 10 of DataOut(55 downto 0)  
@W: CL260 :"D:\Actelprj\smart_top\hdl\adc_muxtmp_test.vhd":41:2:41:3|Pruning Register bit 9 of DataOut(55 downto 0)  
@W: CL260 :"D:\Actelprj\smart_top\hdl\adc_muxtmp_test.vhd":41:2:41:3|Pruning Register bit 8 of DataOut(55 downto 0)  
@W: CL260 :"D:\Actelprj\smart_top\hdl\adc_muxtmp_test.vhd":41:2:41:3|Pruning Register bit 7 of DataOut(55 downto 0)  
@W: CL260 :"D:\Actelprj\smart_top\hdl\adc_muxtmp_test.vhd":41:2:41:3|Pruning Register bit 6 of DataOut(55 downto 0)  
@W: CL260 :"D:\Actelprj\smart_top\hdl\adc_muxtmp_test.vhd":41:2:41:3|Pruning Register bit 5 of DataOut(55 downto 0)  
@W: CL260 :"D:\Actelprj\smart_top\hdl\adc_muxtmp_test.vhd":41:2:41:3|Pruning Register bit 4 of DataOut(55 downto 0)  
@W: CL260 :"D:\Actelprj\smart_top\hdl\adc_muxtmp_test.vhd":41:2:41:3|Pruning Register bit 3 of DataOut(55 downto 0)  
@W: CL260 :"D:\Actelprj\smart_top\hdl\adc_muxtmp_test.vhd":41:2:41:3|Pruning Register bit 2 of DataOut(55 downto 0)  
@W: CL260 :"D:\Actelprj\smart_top\hdl\adc_muxtmp_test.vhd":41:2:41:3|Pruning Register bit 1 of DataOut(55 downto 0)  
@W: CL260 :"D:\Actelprj\smart_top\hdl\adc_muxtmp_test.vhd":41:2:41:3|Pruning Register bit 0 of DataOut(55 downto 0)  
@W: CL260 :"D:\Actelprj\smart_top\hdl\adc_muxtmp_test.vhd":41:2:41:3|Pruning Register bit 43 of DataOut(43 downto 42)  
@W: CL159 :"D:\Actelprj\smart_top\hdl\adc_muxtmp_test.vhd":14:3:14:8|Input dataIn is unused
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Feb 03 11:18:09 2014

###########################################################]
Synopsys Actel Technology Mapper, Version mapact, Build 023R, Built Sep 29 2010 09:29:00
Copyright (C) 1994-2010, Synopsys Inc.  All Rights Reserved
Product Version E-2010.09A-1
@N: MF249 |Running in 32-bit mode.
@N: MF258 |Gated clock conversion disabled 


Available hyper_sources - for debug and ip models
	None Found

Finished RTL optimizations (Time elapsed 0h:00m:00s; Memory used current: 54MB peak: 55MB)

Finished factoring (Time elapsed 0h:00m:00s; Memory used current: 54MB peak: 55MB)

Finished gated-clock and generated-clock conversion (Time elapsed 0h:00m:00s; Memory used current: 54MB peak: 55MB)

Finished generic timing optimizations - Pass 1 (Time elapsed 0h:00m:00s; Memory used current: 54MB peak: 55MB)

Starting Early Timing Optimization (Time elapsed 0h:00m:00s; Memory used current: 54MB peak: 55MB)

Finished Early Timing Optimization (Time elapsed 0h:00m:00s; Memory used current: 54MB peak: 55MB)

Finished generic timing optimizations - Pass 2 (Time elapsed 0h:00m:00s; Memory used current: 54MB peak: 55MB)

Finished preparing to map (Time elapsed 0h:00m:00s; Memory used current: 54MB peak: 55MB)

@N: FP130 |Promoting Net Sysclk_c on CLKBUF  Sysclk_pad 
Finished technology mapping (Time elapsed 0h:00m:00s; Memory used current: 54MB peak: 55MB)

Finished technology timing optimizations and critical path resynthesis (Time elapsed 0h:00m:00s; Memory used current: 54MB peak: 55MB)


Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication
Finished restoring hierarchy (Time elapsed 0h:00m:00s; Memory used current: 54MB peak: 55MB)

Writing Analyst data base D:\Actelprj\smart_top\synthesis\adc_muxtmp_test.srm
Finished Writing Netlist Databases (Time elapsed 0h:00m:00s; Memory used current: 54MB peak: 55MB)

Writing EDIF Netlist and constraint files
E-2010.09A-1
Finished Writing EDIF Netlist and constraint files (Time elapsed 0h:00m:00s; Memory used current: 54MB peak: 55MB)

@W: MT420 |Found inferred clock adc_muxtmp_test|Sysclk with period 10.00ns. A user-defined clock should be declared on object "p:Sysclk"



##### START OF TIMING REPORT #####[
# Timing Report written on Mon Feb 03 11:18:10 2014
#


Top view:               adc_muxtmp_test
Library name:           PA3
Operating conditions:   COMWC-2 ( T = 70.0, V = 1.42, P = 1.30, tree_type = balanced_tree )
Requested Frequency:    100.0 MHz
Wire load mode:         top
Wire load model:        proasic3
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report estimates place and route data. Please look at the place and route timing report for final timing..

@N: MT322 |Clock constraints cover only FF-to-FF paths associated with the clock..



Performance Summary 
*******************


Worst slack in design: 7.160

                           Requested     Estimated     Requested     Estimated               Clock        Clock              
Starting Clock             Frequency     Frequency     Period        Period        Slack     Type         Group              
-----------------------------------------------------------------------------------------------------------------------------
adc_muxtmp_test|Sysclk     100.0 MHz     352.1 MHz     10.000        2.840         7.160     inferred     Inferred_clkgroup_0
=============================================================================================================================





Clock Relationships
*******************

Clocks                                          |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------------------------------------
Starting                Ending                  |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------------------------------------
adc_muxtmp_test|Sysclk  adc_muxtmp_test|Sysclk  |  10.000      7.160  |  No paths    -      |  No paths    -      |  No paths    -    
======================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

		No IO constraint found 



====================================
Detailed Report for Clock: adc_muxtmp_test|Sysclk
====================================



Starting Points with Worst Slack
********************************

                  Starting                                                            Arrival          
Instance          Reference                  Type       Pin     Net                   Time        Slack
                  Clock                                                                                
-------------------------------------------------------------------------------------------------------
ChSel[1]          adc_muxtmp_test|Sysclk     DFN1C0     Q       ChSel[1]              0.550       7.160
ChSel[0]          adc_muxtmp_test|Sysclk     DFN1C0     Q       ChSel[0]              0.550       7.380
DataOut_1[42]     adc_muxtmp_test|Sysclk     DFN1C0     Q       DataOut_1_c_c[42]     0.550       7.707
DataOut_1[14]     adc_muxtmp_test|Sysclk     DFN1C0     Q       DataOut_1_c[14]       0.550       8.021
DataOut_1[29]     adc_muxtmp_test|Sysclk     DFN1C0     Q       DataOut_1_c[29]       0.550       8.021
=======================================================================================================


Ending Points with Worst Slack
******************************

                  Starting                                                            Required          
Instance          Reference                  Type       Pin     Net                   Time         Slack
                  Clock                                                                                 
--------------------------------------------------------------------------------------------------------
ChSel[1]          adc_muxtmp_test|Sysclk     DFN1C0     D       ChSel_3[1]            9.572        7.160
DataOut_1[14]     adc_muxtmp_test|Sysclk     DFN1C0     D       DataOut_1_RNO[14]     9.572        7.380
DataOut_1[42]     adc_muxtmp_test|Sysclk     DFN1C0     D       DataOut_1_RNO[42]     9.572        7.380
DataOut_1[29]     adc_muxtmp_test|Sysclk     DFN1C0     D       DataOut_1_RNO[29]     9.572        7.451
ChSel[0]          adc_muxtmp_test|Sysclk     DFN1C0     D       ChSel_3[0]            9.598        7.548
========================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.428
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.572

    - Propagation time:                      2.412
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     7.160

    Number of logic level(s):                1
    Starting point:                          ChSel[1] / Q
    Ending point:                            ChSel[1] / D
    The start point is clocked by            adc_muxtmp_test|Sysclk [rising] on pin CLK
    The end   point is clocked by            adc_muxtmp_test|Sysclk [rising] on pin CLK

Instance / Net                Pin      Pin               Arrival     No. of    
Name               Type       Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------
ChSel[1]           DFN1C0     Q        Out     0.550     0.550       -         
ChSel[1]           Net        -        -       0.884     -           4         
ChSel_RNO[1]       XA1        B        In      -         1.434       -         
ChSel_RNO[1]       XA1        Y        Out     0.737     2.171       -         
ChSel_3[1]         Net        -        -       0.240     -           1         
ChSel[1]           DFN1C0     D        In      -         2.412       -         
===============================================================================
Total path delay (propagation time + setup) of 2.840 is 1.716(60.4%) logic and 1.124(39.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

--------------------------------------------------------------------------------
Target Part: M1A3P1000_FBGA144_-2
Report for cell adc_muxtmp_test.behavioral
  Core Cell usage:
              cell count     area count*area
               AO1     1      1.0        1.0
              AO1A     2      1.0        2.0
               GND     1      0.0        0.0
             NOR2A     1      1.0        1.0
               VCC     1      0.0        0.0
               XA1     1      1.0        1.0


            DFN1C0     5      1.0        5.0
                   -----          ----------
             TOTAL    12                10.0


  IO Cell usage:
              cell count
            CLKBUF     1
             INBUF     2
            OUTBUF    56
                   -----
             TOTAL    59


Core Cells         : 10 of 24576 (0%)
IO Cells           : 59

  RAM/ROM Usage Summary
Block Rams : 0 of 32 (0%)

Mapper successful!
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Feb 03 11:18:10 2014

###########################################################]
