#-----------------------------------------------------------
# Vivado v2015.1 (64-bit)
# SW Build 1215546 on Mon Apr 27 19:07:21 MDT 2015
# IP Build 1209967 on Tue Apr 21 11:39:20 MDT 2015
# Start of session at: Fri Sep  4 08:29:03 2015
# Process ID: 17516
# Log file: /media/huutan86/Data/source_code/ECE527/testing_code/demo_1/demo_1.runs/impl_1/demo_1.vdi
# Journal file: /media/huutan86/Data/source_code/ECE527/testing_code/demo_1/demo_1.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source demo_1.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.1
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/media/huutan86/Data/source_code/ECE527/testing_code/demo_1/demo_1.srcs/constrs_1/new/pin_assign.xdc]
Finished Parsing XDC File [/media/huutan86/Data/source_code/ECE527/testing_code/demo_1/demo_1.srcs/constrs_1/new/pin_assign.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

link_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1138.082 ; gain = 221.207 ; free physical = 126 ; free virtual = 9241
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.29 . Memory (MB): peak = 1151.109 ; gain = 11.906 ; free physical = 119 ; free virtual = 9234
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1e3223191

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.07 . Memory (MB): peak = 1608.633 ; gain = 0.000 ; free physical = 184 ; free virtual = 8967

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 0 cells.
Phase 2 Constant Propagation | Checksum: 1e3223191

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.09 . Memory (MB): peak = 1608.633 ; gain = 0.000 ; free physical = 184 ; free virtual = 8968

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 24 unconnected nets.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 3 Sweep | Checksum: 20a8cc39c

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.10 . Memory (MB): peak = 1608.633 ; gain = 0.000 ; free physical = 184 ; free virtual = 8968

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1608.633 ; gain = 0.000 ; free physical = 184 ; free virtual = 8968
Ending Logic Optimization Task | Checksum: 20a8cc39c

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.12 . Memory (MB): peak = 1608.633 ; gain = 0.000 ; free physical = 184 ; free virtual = 8968
Implement Debug Cores | Checksum: 136b993d5
Logic Optimization | Checksum: 136b993d5

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 3.12 ns.
Ending Power Optimization Task | Checksum: 20a8cc39c

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.12 . Memory (MB): peak = 1608.633 ; gain = 0.000 ; free physical = 183 ; free virtual = 8968
INFO: [Common 17-83] Releasing license: Implementation
20 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1608.633 ; gain = 470.551 ; free physical = 183 ; free virtual = 8968
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1640.648 ; gain = 0.000 ; free physical = 180 ; free virtual = 8965
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /media/huutan86/Data/source_code/ECE527/testing_code/demo_1/demo_1.runs/impl_1/demo_1_drc_opted.rpt.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Runtime Estimator
Phase 1 Placer Runtime Estimator | Checksum: 1b83b664b

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.08 . Memory (MB): peak = 1640.660 ; gain = 0.000 ; free physical = 153 ; free virtual = 8946

Phase 2 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1640.660 ; gain = 0.000 ; free physical = 153 ; free virtual = 8947
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1640.660 ; gain = 0.000 ; free physical = 153 ; free virtual = 8947

Phase 2.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 2.1.1 Pre-Place Cells
Phase 2.1.1 Pre-Place Cells | Checksum: c3d5918f

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.24 . Memory (MB): peak = 1640.660 ; gain = 0.000 ; free physical = 153 ; free virtual = 8948
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 2.1.2 IO & Clk Clean Up
Phase 2.1.2 IO & Clk Clean Up | Checksum: c3d5918f

Time (s): cpu = 00:00:00.60 ; elapsed = 00:00:00.82 . Memory (MB): peak = 1744.699 ; gain = 104.039 ; free physical = 148 ; free virtual = 8946

Phase 2.1.3 Implementation Feasibility check On IDelay
Phase 2.1.3 Implementation Feasibility check On IDelay | Checksum: c3d5918f

Time (s): cpu = 00:00:00.60 ; elapsed = 00:00:00.82 . Memory (MB): peak = 1744.699 ; gain = 104.039 ; free physical = 148 ; free virtual = 8946

Phase 2.1.4 Commit IO Placement
Phase 2.1.4 Commit IO Placement | Checksum: 1cb5c633

Time (s): cpu = 00:00:00.60 ; elapsed = 00:00:00.82 . Memory (MB): peak = 1744.699 ; gain = 104.039 ; free physical = 148 ; free virtual = 8946
Phase 2.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1068ecff3

Time (s): cpu = 00:00:00.60 ; elapsed = 00:00:00.82 . Memory (MB): peak = 1744.699 ; gain = 104.039 ; free physical = 148 ; free virtual = 8946

Phase 2.2 Build Placer Netlist Model

Phase 2.2.1 Place Init Design

Phase 2.2.1.1 Init Lut Pin Assignment
Phase 2.2.1.1 Init Lut Pin Assignment | Checksum: 201d487ec

Time (s): cpu = 00:00:00.66 ; elapsed = 00:00:01 . Memory (MB): peak = 1744.699 ; gain = 104.039 ; free physical = 146 ; free virtual = 8946
Phase 2.2.1 Place Init Design | Checksum: 1da6d61c1

Time (s): cpu = 00:00:00.71 ; elapsed = 00:00:01 . Memory (MB): peak = 1758.691 ; gain = 118.031 ; free physical = 144 ; free virtual = 8946
Phase 2.2 Build Placer Netlist Model | Checksum: 1da6d61c1

Time (s): cpu = 00:00:00.71 ; elapsed = 00:00:01 . Memory (MB): peak = 1758.691 ; gain = 118.031 ; free physical = 144 ; free virtual = 8946

Phase 2.3 Constrain Clocks/Macros

Phase 2.3.1 Constrain Global/Regional Clocks
Phase 2.3.1 Constrain Global/Regional Clocks | Checksum: 1da6d61c1

Time (s): cpu = 00:00:00.72 ; elapsed = 00:00:01 . Memory (MB): peak = 1758.691 ; gain = 118.031 ; free physical = 144 ; free virtual = 8946
Phase 2.3 Constrain Clocks/Macros | Checksum: 1da6d61c1

Time (s): cpu = 00:00:00.72 ; elapsed = 00:00:01 . Memory (MB): peak = 1758.691 ; gain = 118.031 ; free physical = 144 ; free virtual = 8946
Phase 2 Placer Initialization | Checksum: 1da6d61c1

Time (s): cpu = 00:00:00.72 ; elapsed = 00:00:01 . Memory (MB): peak = 1758.691 ; gain = 118.031 ; free physical = 144 ; free virtual = 8946

Phase 3 Global Placement
Phase 3 Global Placement | Checksum: 14252db56

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1806.715 ; gain = 166.055 ; free physical = 226 ; free virtual = 9010

Phase 4 Detail Placement

Phase 4.1 Commit Multi Column Macros
Phase 4.1 Commit Multi Column Macros | Checksum: 14252db56

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1806.715 ; gain = 166.055 ; free physical = 226 ; free virtual = 9010

Phase 4.2 Commit Most Macros & LUTRAMs
Phase 4.2 Commit Most Macros & LUTRAMs | Checksum: 1571f91ae

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1806.715 ; gain = 166.055 ; free physical = 226 ; free virtual = 9010

Phase 4.3 Area Swap Optimization
Phase 4.3 Area Swap Optimization | Checksum: 1fd041198

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1806.715 ; gain = 166.055 ; free physical = 226 ; free virtual = 9010

Phase 4.4 updateClock Trees: DP
Phase 4.4 updateClock Trees: DP | Checksum: 1fd041198

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1806.715 ; gain = 166.055 ; free physical = 226 ; free virtual = 9010

Phase 4.5 Timing Path Optimizer
Phase 4.5 Timing Path Optimizer | Checksum: 1fd041198

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1806.715 ; gain = 166.055 ; free physical = 226 ; free virtual = 9010

Phase 4.6 Small Shape Detail Placement

Phase 4.6.1 Commit Small Macros & Core Logic

Phase 4.6.1.1 setBudgets
Phase 4.6.1.1 setBudgets | Checksum: 192d00477

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1806.715 ; gain = 166.055 ; free physical = 226 ; free virtual = 9010

Phase 4.6.1.2 Commit Slice Clusters
Phase 4.6.1.2 Commit Slice Clusters | Checksum: 1effba9db

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1806.715 ; gain = 166.055 ; free physical = 218 ; free virtual = 9003
Phase 4.6.1 Commit Small Macros & Core Logic | Checksum: 1effba9db

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1806.715 ; gain = 166.055 ; free physical = 218 ; free virtual = 9003

Phase 4.6.2 Clock Restriction Legalization for Leaf Columns
Phase 4.6.2 Clock Restriction Legalization for Leaf Columns | Checksum: 1effba9db

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1806.715 ; gain = 166.055 ; free physical = 218 ; free virtual = 9003

Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins
Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins | Checksum: 1effba9db

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1806.715 ; gain = 166.055 ; free physical = 218 ; free virtual = 9003
Phase 4.6 Small Shape Detail Placement | Checksum: 1effba9db

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1806.715 ; gain = 166.055 ; free physical = 218 ; free virtual = 9003

Phase 4.7 Re-assign LUT pins
Phase 4.7 Re-assign LUT pins | Checksum: 1effba9db

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1806.715 ; gain = 166.055 ; free physical = 218 ; free virtual = 9003
Phase 4 Detail Placement | Checksum: 1effba9db

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1806.715 ; gain = 166.055 ; free physical = 218 ; free virtual = 9003

Phase 5 Post Placement Optimization and Clean-Up

Phase 5.1 PCOPT Shape updates
Phase 5.1 PCOPT Shape updates | Checksum: 1effba9db

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1806.715 ; gain = 166.055 ; free physical = 218 ; free virtual = 9003

Phase 5.2 Post Commit Optimization

Phase 5.2.1 updateClock Trees: PCOPT
Phase 5.2.1 updateClock Trees: PCOPT | Checksum: 1effba9db

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1806.715 ; gain = 166.055 ; free physical = 218 ; free virtual = 9003

Phase 5.2.2 Post Placement Optimization

Phase 5.2.2.1 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=7.078. For the most accurate timing information please run report_timing.
Phase 5.2.2.1 Post Placement Timing Optimization | Checksum: 1ee6c788b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1806.715 ; gain = 166.055 ; free physical = 218 ; free virtual = 9003
Phase 5.2.2 Post Placement Optimization | Checksum: 1ee6c788b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1806.715 ; gain = 166.055 ; free physical = 218 ; free virtual = 9003
Phase 5.2 Post Commit Optimization | Checksum: 1ee6c788b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1806.715 ; gain = 166.055 ; free physical = 218 ; free virtual = 9003

Phase 5.3 Sweep Clock Roots: Post-Placement
Phase 5.3 Sweep Clock Roots: Post-Placement | Checksum: 1ee6c788b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1806.715 ; gain = 166.055 ; free physical = 218 ; free virtual = 9003

Phase 5.4 Post Placement Cleanup
Phase 5.4 Post Placement Cleanup | Checksum: 1ee6c788b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1806.715 ; gain = 166.055 ; free physical = 218 ; free virtual = 9003

Phase 5.5 Placer Reporting

Phase 5.5.1 Restore STA
Phase 5.5.1 Restore STA | Checksum: 1ee6c788b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1806.715 ; gain = 166.055 ; free physical = 218 ; free virtual = 9003
Phase 5.5 Placer Reporting | Checksum: 1ee6c788b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1806.715 ; gain = 166.055 ; free physical = 218 ; free virtual = 9003

Phase 5.6 Final Placement Cleanup
Phase 5.6 Final Placement Cleanup | Checksum: 1d6c93665

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1806.715 ; gain = 166.055 ; free physical = 218 ; free virtual = 9003
Phase 5 Post Placement Optimization and Clean-Up | Checksum: 1d6c93665

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1806.715 ; gain = 166.055 ; free physical = 218 ; free virtual = 9003
Ending Placer Task | Checksum: 1cd7d7c40

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1806.715 ; gain = 166.055 ; free physical = 218 ; free virtual = 9003
INFO: [Common 17-83] Releasing license: Implementation
33 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1806.715 ; gain = 0.000 ; free physical = 225 ; free virtual = 9004
report_io: Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.25 . Memory (MB): peak = 1806.715 ; gain = 0.000 ; free physical = 247 ; free virtual = 9025
report_utilization: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.15 . Memory (MB): peak = 1806.715 ; gain = 0.000 ; free physical = 247 ; free virtual = 9024
report_control_sets: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.12 . Memory (MB): peak = 1806.715 ; gain = 0.000 ; free physical = 247 ; free virtual = 9025
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 6ae1b0a7

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 1842.359 ; gain = 35.645 ; free physical = 124 ; free virtual = 8904

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 6ae1b0a7

Time (s): cpu = 00:00:23 ; elapsed = 00:00:20 . Memory (MB): peak = 1842.359 ; gain = 35.645 ; free physical = 123 ; free virtual = 8905

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 6ae1b0a7

Time (s): cpu = 00:00:23 ; elapsed = 00:00:20 . Memory (MB): peak = 1852.348 ; gain = 45.633 ; free physical = 117 ; free virtual = 8889
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 19a73de4f

Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 1868.402 ; gain = 61.688 ; free physical = 206 ; free virtual = 8940
INFO: [Route 35-57] Estimated Timing Summary | WNS=6.933  | TNS=0.000  | WHS=-0.041 | THS=-0.296 |

Phase 2 Router Initialization | Checksum: b09c5db2

Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 1868.402 ; gain = 61.688 ; free physical = 206 ; free virtual = 8941

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 2805d50d5

Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 1868.402 ; gain = 61.688 ; free physical = 205 ; free virtual = 8940

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 21b030991

Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 1868.402 ; gain = 61.688 ; free physical = 205 ; free virtual = 8940
INFO: [Route 35-57] Estimated Timing Summary | WNS=7.194  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 193a3f4b9

Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 1868.402 ; gain = 61.688 ; free physical = 205 ; free virtual = 8940

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 24f0b51cd

Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 1868.402 ; gain = 61.688 ; free physical = 205 ; free virtual = 8940
INFO: [Route 35-57] Estimated Timing Summary | WNS=7.194  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1eff5178f

Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 1868.402 ; gain = 61.688 ; free physical = 205 ; free virtual = 8940
Phase 4 Rip-up And Reroute | Checksum: 1eff5178f

Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 1868.402 ; gain = 61.688 ; free physical = 205 ; free virtual = 8940

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 17d029520

Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 1868.402 ; gain = 61.688 ; free physical = 205 ; free virtual = 8940
INFO: [Route 35-57] Estimated Timing Summary | WNS=7.194  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 17d029520

Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 1868.402 ; gain = 61.688 ; free physical = 205 ; free virtual = 8940

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 17d029520

Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 1868.402 ; gain = 61.688 ; free physical = 205 ; free virtual = 8940
Phase 5 Delay and Skew Optimization | Checksum: 17d029520

Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 1868.402 ; gain = 61.688 ; free physical = 205 ; free virtual = 8940

Phase 6 Post Hold Fix

Phase 6.1 Update Timing
Phase 6.1 Update Timing | Checksum: 16b1229b6

Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 1868.402 ; gain = 61.688 ; free physical = 205 ; free virtual = 8940
INFO: [Route 35-57] Estimated Timing Summary | WNS=7.194  | TNS=0.000  | WHS=0.100  | THS=0.000  |

Phase 6 Post Hold Fix | Checksum: 2246d8440

Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 1868.402 ; gain = 61.688 ; free physical = 205 ; free virtual = 8940

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00357254 %
  Global Horizontal Routing Utilization  = 0.00185936 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 2246d8440

Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 1868.402 ; gain = 61.688 ; free physical = 205 ; free virtual = 8940

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 2246d8440

Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 1868.402 ; gain = 61.688 ; free physical = 204 ; free virtual = 8938

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1e1174a09

Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 1868.402 ; gain = 61.688 ; free physical = 204 ; free virtual = 8938

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=7.194  | TNS=0.000  | WHS=0.100  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1e1174a09

Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 1868.402 ; gain = 61.688 ; free physical = 204 ; free virtual = 8938
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 1868.402 ; gain = 61.688 ; free physical = 204 ; free virtual = 8938

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
47 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:21 . Memory (MB): peak = 1868.402 ; gain = 61.688 ; free physical = 201 ; free virtual = 8936
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1868.402 ; gain = 0.000 ; free physical = 200 ; free virtual = 8936
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /media/huutan86/Data/source_code/ECE527/testing_code/demo_1/demo_1.runs/impl_1/demo_1_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Common 17-206] Exiting Vivado at Fri Sep  4 08:30:00 2015...
