#-----------------------------------------------------------
# Vivado v2018.3.1 (64-bit)
# SW Build 2489853 on Tue Mar 26 04:18:30 MDT 2019
# IP Build 2486929 on Tue Mar 26 06:44:21 MDT 2019
# Start of session at: Thu Mar 30 08:57:19 2023
# Process ID: 15648
# Current directory: /home/nakashim/proj-arm64/fpga/ZCU102-step4000_IP
# Command line: vivado -stack 10000
# Log file: /home/nakashim/proj-arm64/fpga/ZCU102-step4000_IP/vivado.log
# Journal file: /home/nakashim/proj-arm64/fpga/ZCU102-step4000_IP/vivado.jou
#-----------------------------------------------------------
Sourcing tcl script '/home/nakashim/.Xilinx/Vivado/Vivado_init.tcl'
start_gui
create_project project_1 . -part xczu9eg-ffvb1156-2-e
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/xilinx/Vivado/2018.3/data/ip'.
set_property board_part xilinx.com:zcu102:part0:3.2 [current_project]
add_files -norecurse {/home/nakashim/proj-arm64/fpga/ZCU102-step4000/fpga_bram128.xci /home/nakashim/proj-arm64/fpga/ZCU102-step4000/fpga_bram64.xci /home/nakashim/proj-arm64/fpga/ZCU102-step4000/fpga_bram.xci /home/nakashim/proj-arm64/fpga/ZCU102-step4000/common.vh}
INFO: [Device 21-403] Loading part xcvu440-flga2892-2-e
WARNING: [IP_Flow 19-2162] IP 'fpga_bram128' is locked:
* IP 'fpga_bram128' shares a common output directory with other IP. It is recommended that each IP be placed in its own directory.
* Current project part 'xczu9eg-ffvb1156-2-e' and the part 'xcvu440-flga2892-2-e' used to customize the IP 'fpga_bram128' do not match.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [IP_Flow 19-2162] IP 'fpga_bram64' is locked:
* IP 'fpga_bram64' shares a common output directory with other IP. It is recommended that each IP be placed in its own directory.
* Current project part 'xczu9eg-ffvb1156-2-e' and the part 'xcvu440-flga2892-2-e' used to customize the IP 'fpga_bram64' do not match.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [IP_Flow 19-2162] IP 'fpga_bram' is locked:
* IP 'fpga_bram' shares a common output directory with other IP. It is recommended that each IP be placed in its own directory.
* Current project part 'xczu9eg-ffvb1156-2-e' and the part 'xcvu440-flga2892-2-e' used to customize the IP 'fpga_bram' do not match.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
add_files: Time (s): cpu = 00:00:07 ; elapsed = 00:00:14 . Memory (MB): peak = 9606.617 ; gain = 753.348 ; free physical = 114903 ; free virtual = 129616
export_ip_user_files -of_objects  [get_files  {/home/nakashim/proj-arm64/fpga/ZCU102-step4000/fpga_bram128.xci /home/nakashim/proj-arm64/fpga/ZCU102-step4000/fpga_bram64.xci /home/nakashim/proj-arm64/fpga/ZCU102-step4000/fpga_bram.xci}] -lib_map_path [list {modelsim=/home/nakashim/proj-arm64/fpga/ZCU102-step4000_IP/project_1.cache/compile_simlib/modelsim} {questa=/home/nakashim/proj-arm64/fpga/ZCU102-step4000_IP/project_1.cache/compile_simlib/questa} {ies=/home/nakashim/proj-arm64/fpga/ZCU102-step4000_IP/project_1.cache/compile_simlib/ies} {xcelium=/home/nakashim/proj-arm64/fpga/ZCU102-step4000_IP/project_1.cache/compile_simlib/xcelium} {vcs=/home/nakashim/proj-arm64/fpga/ZCU102-step4000_IP/project_1.cache/compile_simlib/vcs} {riviera=/home/nakashim/proj-arm64/fpga/ZCU102-step4000_IP/project_1.cache/compile_simlib/riviera}] -force -quiet
add_files -norecurse {/home/nakashim/proj-arm64/fpga/ZCU102-step4000/nbit_csa.v /home/nakashim/proj-arm64/fpga/ZCU102-step4000/unit.v /home/nakashim/proj-arm64/fpga/ZCU102-step4000/emax6.v /home/nakashim/proj-arm64/fpga/ZCU102-step4000/stage2.v /home/nakashim/proj-arm64/fpga/ZCU102-step4000/stage1.v /home/nakashim/proj-arm64/fpga/ZCU102-step4000/nbit_register.v /home/nakashim/proj-arm64/fpga/ZCU102-step4000/bit24_booth_wallace.v /home/nakashim/proj-arm64/fpga/ZCU102-step4000/nbit_ndepth_queue.v /home/nakashim/proj-arm64/fpga/ZCU102-step4000/lmring.v /home/nakashim/proj-arm64/fpga/ZCU102-step4000/stage5.v /home/nakashim/proj-arm64/fpga/ZCU102-step4000/stage4.v /home/nakashim/proj-arm64/fpga/ZCU102-step4000/stage3.v /home/nakashim/proj-arm64/fpga/ZCU102-step4000/fsm.v}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
ipx::package_project -root_dir /home/nakashim/proj-arm64/fpga/ZCU102-step4000_IP -vendor comparch -library user -taxonomy /UserIP -import_files -set_current false
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: '/home/nakashim/proj-arm64/fpga/ZCU102-step4000/fpga_bram64.xci'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: '/home/nakashim/proj-arm64/fpga/ZCU102-step4000/fpga_bram.xci'.
INFO: [IP_Flow 19-1842] HDL Parser: Found include file "src/common.vh" from the top-level HDL file.
INFO: [IP_Flow 19-5107] Inferred bus interface 'axi_s' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'ARESETN' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'ACLK' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'ARESETN': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'ACLK': Added interface parameter 'ASSOCIATED_BUSIF' with value 'axi_s'.
INFO: [IP_Flow 19-4728] Bus Interface 'ACLK': Added interface parameter 'ASSOCIATED_RESET' with value 'ARESETN'.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
ipx::unload_core /home/nakashim/proj-arm64/fpga/ZCU102-step4000_IP/component.xml
ipx::edit_ip_in_project -upgrade true -name tmp_edit_project -directory /home/nakashim/proj-arm64/fpga/ZCU102-step4000_IP /home/nakashim/proj-arm64/fpga/ZCU102-step4000_IP/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/xilinx/Vivado/2018.3/data/ip'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/nakashim/proj-arm64/fpga/ZCU102-step4000_IP/src/bit24_booth_wallace.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/nakashim/proj-arm64/fpga/ZCU102-step4000_IP/src/common.vh:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/nakashim/proj-arm64/fpga/ZCU102-step4000_IP/src/fsm.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/nakashim/proj-arm64/fpga/ZCU102-step4000_IP/src/lmring.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/nakashim/proj-arm64/fpga/ZCU102-step4000_IP/src/nbit_csa.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/nakashim/proj-arm64/fpga/ZCU102-step4000_IP/src/nbit_ndepth_queue.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/nakashim/proj-arm64/fpga/ZCU102-step4000_IP/src/nbit_register.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/nakashim/proj-arm64/fpga/ZCU102-step4000_IP/src/stage1.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/nakashim/proj-arm64/fpga/ZCU102-step4000_IP/src/stage2.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/nakashim/proj-arm64/fpga/ZCU102-step4000_IP/src/stage3.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/nakashim/proj-arm64/fpga/ZCU102-step4000_IP/src/stage4.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/nakashim/proj-arm64/fpga/ZCU102-step4000_IP/src/stage5.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/nakashim/proj-arm64/fpga/ZCU102-step4000_IP/src/unit.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/nakashim/proj-arm64/fpga/ZCU102-step4000_IP/src/emax6.v:]
update_compile_order -fileset sources_1
set_property core_revision 2 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
set_property  ip_repo_paths  /home/nakashim/proj-arm64/fpga/ZCU102-step4000_IP [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/nakashim/proj-arm64/fpga/ZCU102-step4000_IP'.
exit
INFO: [Common 17-206] Exiting Vivado at Thu Mar 30 09:00:36 2023...
