Info: Starting: Create simulation model
Info: qsys-generate A:\Pulpit\lab1\unsaved.qsys --simulation=VHDL --allow-mixed-language-simulation --output-directory=A:\Pulpit\LAB01SYSWBUDOWANE\simulation --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading lab1/unsaved.qsys
Progress: Reading input file
Progress: Adding HEX [SEG7_IF 1.0]
Progress: Parameterizing module HEX
Progress: Adding JTAG_UART [altera_avalon_jtag_uart 17.1]
Progress: Parameterizing module JTAG_UART
Progress: Adding NIOS_II_Processor [altera_nios2_gen2 17.1]
Progress: Parameterizing module NIOS_II_Processor
Progress: Adding OnChip_Memory [altera_avalon_onchip_memory2 17.1]
Progress: Parameterizing module OnChip_Memory
Progress: Adding clk_0 [clock_source 17.1]
Progress: Parameterizing module clk_0
Progress: Adding leds [altera_avalon_pio 17.1]
Progress: Parameterizing module leds
Progress: Adding pushbutton [altera_avalon_pio 17.1]
Progress: Parameterizing module pushbutton
Progress: Adding sw_sliders [altera_avalon_pio 17.1]
Progress: Parameterizing module sw_sliders
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: unsaved.JTAG_UART: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: unsaved.pushbutton: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: unsaved.sw_sliders: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: unsaved: Generating unsaved "unsaved" for SIM_VHDL
Error: Generation stopped, 15 or more modules remaining
Info: unsaved: Done "unsaved" with 11 modules, 4 files
Error: qsys-generate failed with exit code 1: 1 Error, 0 Warnings
Info: Stopping: Create simulation model
