Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition
    Info: Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, the Altera Quartus Prime License Agreement,
    Info: the Altera MegaCore Function License Agreement, or other 
    Info: applicable license agreement, including, without limitation, 
    Info: that your use is for the sole purpose of programming logic 
    Info: devices manufactured by Altera and sold by Altera or its 
    Info: authorized distributors.  Please refer to the applicable 
    Info: agreement for further details.
    Info: Processing started: Thu Apr 20 17:13:40 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top
Warning (20028): Parallel compilation is not licensed and has been disabled
Warning (10229): Verilog HDL Expression warning at top.v(36): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 36
Warning (10229): Verilog HDL Expression warning at top.v(37): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 37
Warning (10229): Verilog HDL Expression warning at top.v(38): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 38
Warning (10229): Verilog HDL Expression warning at top.v(39): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 39
Warning (10229): Verilog HDL Expression warning at top.v(40): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 40
Warning (10229): Verilog HDL Expression warning at top.v(72): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 72
Warning (10229): Verilog HDL Expression warning at top.v(102): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 102
Warning (10229): Verilog HDL Expression warning at top.v(139): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 139
Warning (10229): Verilog HDL Expression warning at top.v(176): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 176
Warning (10229): Verilog HDL Expression warning at top.v(213): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 213
Warning (10229): Verilog HDL Expression warning at top.v(257): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 257
Warning (10229): Verilog HDL Expression warning at top.v(280): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 280
Warning (10229): Verilog HDL Expression warning at top.v(324): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 324
Warning (10229): Verilog HDL Expression warning at top.v(354): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 354
Warning (10229): Verilog HDL Expression warning at top.v(391): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 391
Warning (10229): Verilog HDL Expression warning at top.v(414): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 414
Warning (10229): Verilog HDL Expression warning at top.v(458): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 458
Warning (10229): Verilog HDL Expression warning at top.v(502): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 502
Warning (10229): Verilog HDL Expression warning at top.v(532): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 532
Warning (10229): Verilog HDL Expression warning at top.v(569): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 569
Warning (10229): Verilog HDL Expression warning at top.v(599): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 599
Warning (10229): Verilog HDL Expression warning at top.v(629): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 629
Warning (10229): Verilog HDL Expression warning at top.v(666): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 666
Warning (10229): Verilog HDL Expression warning at top.v(703): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 703
Warning (10229): Verilog HDL Expression warning at top.v(747): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 747
Warning (10229): Verilog HDL Expression warning at top.v(777): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 777
Warning (10229): Verilog HDL Expression warning at top.v(821): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 821
Warning (10229): Verilog HDL Expression warning at top.v(851): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 851
Warning (10229): Verilog HDL Expression warning at top.v(888): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 888
Warning (10229): Verilog HDL Expression warning at top.v(925): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 925
Warning (10259): Verilog HDL error at top.v(1070): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1070
Warning (10259): Verilog HDL error at top.v(1072): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1072
Warning (10229): Verilog HDL Expression warning at top.v(1104): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1104
Warning (10259): Verilog HDL error at top.v(1108): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1108
Warning (10259): Verilog HDL error at top.v(1109): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1109
Warning (10259): Verilog HDL error at top.v(1120): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1120
Warning (10259): Verilog HDL error at top.v(1121): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1121
Warning (10259): Verilog HDL error at top.v(1123): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1123
Warning (10229): Verilog HDL Expression warning at top.v(1149): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1149
Warning (10259): Verilog HDL error at top.v(1153): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1153
Warning (10259): Verilog HDL error at top.v(1154): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1154
Warning (10259): Verilog HDL error at top.v(1165): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1165
Warning (10259): Verilog HDL error at top.v(1166): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1166
Warning (10229): Verilog HDL Expression warning at top.v(1200): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1200
Warning (10259): Verilog HDL error at top.v(1204): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1204
Warning (10259): Verilog HDL error at top.v(1205): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1205
Warning (10259): Verilog HDL error at top.v(1216): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1216
Warning (10259): Verilog HDL error at top.v(1217): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1217
Warning (10259): Verilog HDL error at top.v(1219): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1219
Warning (10259): Verilog HDL error at top.v(1220): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1220
Warning (10229): Verilog HDL Expression warning at top.v(1251): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1251
Warning (10259): Verilog HDL error at top.v(1255): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1255
Warning (10259): Verilog HDL error at top.v(1256): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1256
Warning (10259): Verilog HDL error at top.v(1268): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1268
Warning (10259): Verilog HDL error at top.v(1269): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1269
Warning (10259): Verilog HDL error at top.v(1270): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1270
Warning (10229): Verilog HDL Expression warning at top.v(1302): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1302
Warning (10259): Verilog HDL error at top.v(1306): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1306
Warning (10259): Verilog HDL error at top.v(1307): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1307
Warning (10259): Verilog HDL error at top.v(1321): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1321
Warning (10259): Verilog HDL error at top.v(1322): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1322
Warning (10229): Verilog HDL Expression warning at top.v(1359): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1359
Warning (10259): Verilog HDL error at top.v(1363): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1363
Warning (10259): Verilog HDL error at top.v(1364): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1364
Warning (10259): Verilog HDL error at top.v(1375): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1375
Warning (10259): Verilog HDL error at top.v(1377): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1377
Warning (10229): Verilog HDL Expression warning at top.v(1398): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1398
Warning (10259): Verilog HDL error at top.v(1402): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1402
Warning (10259): Verilog HDL error at top.v(1403): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1403
Warning (10259): Verilog HDL error at top.v(1414): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1414
Warning (10259): Verilog HDL error at top.v(1415): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1415
Warning (10259): Verilog HDL error at top.v(1416): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1416
Warning (10259): Verilog HDL error at top.v(1417): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1417
Warning (10229): Verilog HDL Expression warning at top.v(1455): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1455
Warning (10259): Verilog HDL error at top.v(1459): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1459
Warning (10259): Verilog HDL error at top.v(1460): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1460
Warning (10259): Verilog HDL error at top.v(1472): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1472
Warning (10259): Verilog HDL error at top.v(1474): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1474
Warning (10229): Verilog HDL Expression warning at top.v(1500): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1500
Warning (10259): Verilog HDL error at top.v(1504): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1504
Warning (10259): Verilog HDL error at top.v(1505): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1505
Warning (10259): Verilog HDL error at top.v(1517): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1517
Warning (10229): Verilog HDL Expression warning at top.v(1551): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1551
Warning (10259): Verilog HDL error at top.v(1555): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1555
Warning (10259): Verilog HDL error at top.v(1556): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1556
Warning (10259): Verilog HDL error at top.v(1568): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1568
Warning (10259): Verilog HDL error at top.v(1569): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1569
Warning (10229): Verilog HDL Expression warning at top.v(1590): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1590
Warning (10259): Verilog HDL error at top.v(1594): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1594
Warning (10259): Verilog HDL error at top.v(1595): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1595
Warning (10259): Verilog HDL error at top.v(1607): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1607
Warning (10259): Verilog HDL error at top.v(1610): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1610
Warning (10259): Verilog HDL error at top.v(1611): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1611
Warning (10229): Verilog HDL Expression warning at top.v(1647): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1647
Warning (10259): Verilog HDL error at top.v(1651): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1651
Warning (10259): Verilog HDL error at top.v(1652): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1652
Warning (10259): Verilog HDL error at top.v(1667): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1667
Warning (10229): Verilog HDL Expression warning at top.v(1704): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1704
Warning (10259): Verilog HDL error at top.v(1708): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1708
Warning (10259): Verilog HDL error at top.v(1709): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1709
Warning (10259): Verilog HDL error at top.v(1721): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1721
Warning (10259): Verilog HDL error at top.v(1722): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1722
Warning (10259): Verilog HDL error at top.v(1723): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1723
Warning (10229): Verilog HDL Expression warning at top.v(1749): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1749
Warning (10259): Verilog HDL error at top.v(1753): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1753
Warning (10259): Verilog HDL error at top.v(1754): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1754
Warning (10259): Verilog HDL error at top.v(1765): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1765
Warning (10259): Verilog HDL error at top.v(1769): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1769
Warning (10229): Verilog HDL Expression warning at top.v(1800): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1800
Warning (10259): Verilog HDL error at top.v(1804): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1804
Warning (10259): Verilog HDL error at top.v(1805): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1805
Warning (10259): Verilog HDL error at top.v(1816): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1816
Warning (10259): Verilog HDL error at top.v(1817): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1817
Warning (10259): Verilog HDL error at top.v(1819): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1819
Warning (10229): Verilog HDL Expression warning at top.v(1845): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1845
Warning (10259): Verilog HDL error at top.v(1849): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1849
Warning (10259): Verilog HDL error at top.v(1850): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1850
Warning (10259): Verilog HDL error at top.v(1861): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1861
Warning (10259): Verilog HDL error at top.v(1862): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1862
Warning (10259): Verilog HDL error at top.v(1863): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1863
Warning (10229): Verilog HDL Expression warning at top.v(1890): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1890
Warning (10259): Verilog HDL error at top.v(1894): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1894
Warning (10259): Verilog HDL error at top.v(1895): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1895
Warning (10259): Verilog HDL error at top.v(1906): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1906
Warning (10259): Verilog HDL error at top.v(1907): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1907
Warning (10259): Verilog HDL error at top.v(1908): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1908
Warning (10229): Verilog HDL Expression warning at top.v(1941): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1941
Warning (10259): Verilog HDL error at top.v(1945): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1945
Warning (10259): Verilog HDL error at top.v(1946): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1946
Warning (10259): Verilog HDL error at top.v(1957): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1957
Warning (10259): Verilog HDL error at top.v(1959): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1959
Warning (10259): Verilog HDL error at top.v(1960): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1960
Warning (10259): Verilog HDL error at top.v(1961): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1961
Warning (10229): Verilog HDL Expression warning at top.v(1992): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1992
Warning (10259): Verilog HDL error at top.v(1996): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1996
Warning (10259): Verilog HDL error at top.v(1997): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1997
Warning (10259): Verilog HDL error at top.v(2009): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2009
Warning (10259): Verilog HDL error at top.v(2011): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2011
Warning (10259): Verilog HDL error at top.v(2012): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2012
Warning (10229): Verilog HDL Expression warning at top.v(2049): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 2049
Warning (10259): Verilog HDL error at top.v(2053): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2053
Warning (10259): Verilog HDL error at top.v(2054): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2054
Warning (10259): Verilog HDL error at top.v(2065): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2065
Warning (10259): Verilog HDL error at top.v(2068): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2068
Warning (10229): Verilog HDL Expression warning at top.v(2094): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 2094
Warning (10259): Verilog HDL error at top.v(2098): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2098
Warning (10259): Verilog HDL error at top.v(2099): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2099
Warning (10259): Verilog HDL error at top.v(2110): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2110
Warning (10259): Verilog HDL error at top.v(2114): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2114
Warning (10259): Verilog HDL error at top.v(2115): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2115
Warning (10229): Verilog HDL Expression warning at top.v(2151): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 2151
Warning (10259): Verilog HDL error at top.v(2155): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2155
Warning (10259): Verilog HDL error at top.v(2156): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2156
Warning (10259): Verilog HDL error at top.v(2167): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2167
Warning (10259): Verilog HDL error at top.v(2168): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2168
Warning (10259): Verilog HDL error at top.v(2170): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2170
Warning (10229): Verilog HDL Expression warning at top.v(2196): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 2196
Warning (10259): Verilog HDL error at top.v(2200): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2200
Warning (10259): Verilog HDL error at top.v(2201): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2201
Warning (10259): Verilog HDL error at top.v(2212): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2212
Warning (10259): Verilog HDL error at top.v(2214): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2214
Warning (10259): Verilog HDL error at top.v(2216): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2216
Warning (10229): Verilog HDL Expression warning at top.v(2247): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 2247
Warning (10259): Verilog HDL error at top.v(2251): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2251
Warning (10259): Verilog HDL error at top.v(2252): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2252
Warning (10259): Verilog HDL error at top.v(2264): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2264
Warning (10259): Verilog HDL error at top.v(2265): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2265
Warning (10259): Verilog HDL error at top.v(2267): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2267
Warning (10229): Verilog HDL Expression warning at top.v(2298): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 2298
Warning (10259): Verilog HDL error at top.v(2302): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2302
Warning (10259): Verilog HDL error at top.v(2303): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2303
Warning (10229): Verilog HDL Expression warning at top.v(2355): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 2355
Warning (10229): Verilog HDL Expression warning at top.v(2356): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 2356
Warning (10229): Verilog HDL Expression warning at top.v(2357): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 2357
Warning (10229): Verilog HDL Expression warning at top.v(2358): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 2358
Warning (10229): Verilog HDL Expression warning at top.v(2359): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 2359
Info (12021): Found 1 design units, including 1 entities, in source file top.v
    Info (12023): Found entity 1: top File: /home/cactus/proj/migen-playground/build/top.v Line: 2
Info (12127): Elaborating entity "top" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at top.v(968): truncated value with size 16 to match size of target (10) File: /home/cactus/proj/migen-playground/build/top.v Line: 968
Warning (10230): Verilog HDL assignment warning at top.v(1074): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1074
Warning (10230): Verilog HDL assignment warning at top.v(1098): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1098
Warning (10230): Verilog HDL assignment warning at top.v(1123): truncated value with size 17 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1123
Warning (10230): Verilog HDL assignment warning at top.v(1124): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1124
Warning (10230): Verilog HDL assignment warning at top.v(1143): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1143
Warning (10230): Verilog HDL assignment warning at top.v(1170): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1170
Warning (10230): Verilog HDL assignment warning at top.v(1194): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1194
Warning (10230): Verilog HDL assignment warning at top.v(1221): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1221
Warning (10230): Verilog HDL assignment warning at top.v(1245): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1245
Warning (10230): Verilog HDL assignment warning at top.v(1272): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1272
Warning (10230): Verilog HDL assignment warning at top.v(1296): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1296
Warning (10230): Verilog HDL assignment warning at top.v(1324): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1324
Warning (10230): Verilog HDL assignment warning at top.v(1353): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1353
Warning (10230): Verilog HDL assignment warning at top.v(1378): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1378
Warning (10230): Verilog HDL assignment warning at top.v(1392): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1392
Warning (10230): Verilog HDL assignment warning at top.v(1420): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1420
Warning (10230): Verilog HDL assignment warning at top.v(1449): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1449
Warning (10230): Verilog HDL assignment warning at top.v(1475): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1475
Warning (10230): Verilog HDL assignment warning at top.v(1494): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1494
Warning (10230): Verilog HDL assignment warning at top.v(1521): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1521
Warning (10230): Verilog HDL assignment warning at top.v(1545): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1545
Warning (10230): Verilog HDL assignment warning at top.v(1570): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1570
Warning (10230): Verilog HDL assignment warning at top.v(1584): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1584
Warning (10230): Verilog HDL assignment warning at top.v(1612): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1612
Warning (10230): Verilog HDL assignment warning at top.v(1641): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1641
Warning (10230): Verilog HDL assignment warning at top.v(1669): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1669
Warning (10230): Verilog HDL assignment warning at top.v(1698): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1698
Warning (10230): Verilog HDL assignment warning at top.v(1724): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1724
Warning (10230): Verilog HDL assignment warning at top.v(1743): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1743
Warning (10230): Verilog HDL assignment warning at top.v(1770): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1770
Warning (10230): Verilog HDL assignment warning at top.v(1794): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1794
Warning (10230): Verilog HDL assignment warning at top.v(1820): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1820
Warning (10230): Verilog HDL assignment warning at top.v(1839): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1839
Warning (10230): Verilog HDL assignment warning at top.v(1865): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1865
Warning (10230): Verilog HDL assignment warning at top.v(1884): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1884
Warning (10230): Verilog HDL assignment warning at top.v(1911): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1911
Warning (10230): Verilog HDL assignment warning at top.v(1935): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1935
Warning (10230): Verilog HDL assignment warning at top.v(1962): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1962
Warning (10230): Verilog HDL assignment warning at top.v(1986): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1986
Warning (10230): Verilog HDL assignment warning at top.v(2014): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 2014
Warning (10230): Verilog HDL assignment warning at top.v(2043): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 2043
Warning (10230): Verilog HDL assignment warning at top.v(2069): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 2069
Warning (10230): Verilog HDL assignment warning at top.v(2088): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 2088
Warning (10230): Verilog HDL assignment warning at top.v(2116): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 2116
Warning (10230): Verilog HDL assignment warning at top.v(2145): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 2145
Warning (10230): Verilog HDL assignment warning at top.v(2171): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 2171
Warning (10230): Verilog HDL assignment warning at top.v(2190): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 2190
Warning (10230): Verilog HDL assignment warning at top.v(2217): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 2217
Warning (10230): Verilog HDL assignment warning at top.v(2241): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 2241
Warning (10230): Verilog HDL assignment warning at top.v(2268): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 2268
Warning (10230): Verilog HDL assignment warning at top.v(2292): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 2292
Warning (10230): Verilog HDL assignment warning at top.v(2373): truncated value with size 5 to match size of target (4) File: /home/cactus/proj/migen-playground/build/top.v Line: 2373
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 56 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "seven_seg[0]" File: /home/cactus/proj/migen-playground/build/top.v Line: 3
    Warning (15610): No output dependent on input pin "seven_seg[1]" File: /home/cactus/proj/migen-playground/build/top.v Line: 3
    Warning (15610): No output dependent on input pin "seven_seg[2]" File: /home/cactus/proj/migen-playground/build/top.v Line: 3
    Warning (15610): No output dependent on input pin "seven_seg[3]" File: /home/cactus/proj/migen-playground/build/top.v Line: 3
    Warning (15610): No output dependent on input pin "seven_seg[4]" File: /home/cactus/proj/migen-playground/build/top.v Line: 3
    Warning (15610): No output dependent on input pin "seven_seg[5]" File: /home/cactus/proj/migen-playground/build/top.v Line: 3
    Warning (15610): No output dependent on input pin "seven_seg[6]" File: /home/cactus/proj/migen-playground/build/top.v Line: 3
    Warning (15610): No output dependent on input pin "seven_seg_1[0]" File: /home/cactus/proj/migen-playground/build/top.v Line: 4
    Warning (15610): No output dependent on input pin "seven_seg_1[1]" File: /home/cactus/proj/migen-playground/build/top.v Line: 4
    Warning (15610): No output dependent on input pin "seven_seg_1[2]" File: /home/cactus/proj/migen-playground/build/top.v Line: 4
    Warning (15610): No output dependent on input pin "seven_seg_1[3]" File: /home/cactus/proj/migen-playground/build/top.v Line: 4
    Warning (15610): No output dependent on input pin "seven_seg_1[4]" File: /home/cactus/proj/migen-playground/build/top.v Line: 4
    Warning (15610): No output dependent on input pin "seven_seg_1[5]" File: /home/cactus/proj/migen-playground/build/top.v Line: 4
    Warning (15610): No output dependent on input pin "seven_seg_1[6]" File: /home/cactus/proj/migen-playground/build/top.v Line: 4
    Warning (15610): No output dependent on input pin "seven_seg_2[0]" File: /home/cactus/proj/migen-playground/build/top.v Line: 5
    Warning (15610): No output dependent on input pin "seven_seg_2[1]" File: /home/cactus/proj/migen-playground/build/top.v Line: 5
    Warning (15610): No output dependent on input pin "seven_seg_2[2]" File: /home/cactus/proj/migen-playground/build/top.v Line: 5
    Warning (15610): No output dependent on input pin "seven_seg_2[3]" File: /home/cactus/proj/migen-playground/build/top.v Line: 5
    Warning (15610): No output dependent on input pin "seven_seg_2[4]" File: /home/cactus/proj/migen-playground/build/top.v Line: 5
    Warning (15610): No output dependent on input pin "seven_seg_2[5]" File: /home/cactus/proj/migen-playground/build/top.v Line: 5
    Warning (15610): No output dependent on input pin "seven_seg_2[6]" File: /home/cactus/proj/migen-playground/build/top.v Line: 5
    Warning (15610): No output dependent on input pin "seven_seg_3[0]" File: /home/cactus/proj/migen-playground/build/top.v Line: 6
    Warning (15610): No output dependent on input pin "seven_seg_3[1]" File: /home/cactus/proj/migen-playground/build/top.v Line: 6
    Warning (15610): No output dependent on input pin "seven_seg_3[2]" File: /home/cactus/proj/migen-playground/build/top.v Line: 6
    Warning (15610): No output dependent on input pin "seven_seg_3[3]" File: /home/cactus/proj/migen-playground/build/top.v Line: 6
    Warning (15610): No output dependent on input pin "seven_seg_3[4]" File: /home/cactus/proj/migen-playground/build/top.v Line: 6
    Warning (15610): No output dependent on input pin "seven_seg_3[5]" File: /home/cactus/proj/migen-playground/build/top.v Line: 6
    Warning (15610): No output dependent on input pin "seven_seg_3[6]" File: /home/cactus/proj/migen-playground/build/top.v Line: 6
    Warning (15610): No output dependent on input pin "seven_seg_4[0]" File: /home/cactus/proj/migen-playground/build/top.v Line: 7
    Warning (15610): No output dependent on input pin "seven_seg_4[1]" File: /home/cactus/proj/migen-playground/build/top.v Line: 7
    Warning (15610): No output dependent on input pin "seven_seg_4[2]" File: /home/cactus/proj/migen-playground/build/top.v Line: 7
    Warning (15610): No output dependent on input pin "seven_seg_4[3]" File: /home/cactus/proj/migen-playground/build/top.v Line: 7
    Warning (15610): No output dependent on input pin "seven_seg_4[4]" File: /home/cactus/proj/migen-playground/build/top.v Line: 7
    Warning (15610): No output dependent on input pin "seven_seg_4[5]" File: /home/cactus/proj/migen-playground/build/top.v Line: 7
    Warning (15610): No output dependent on input pin "seven_seg_4[6]" File: /home/cactus/proj/migen-playground/build/top.v Line: 7
    Warning (15610): No output dependent on input pin "seven_seg_5[0]" File: /home/cactus/proj/migen-playground/build/top.v Line: 8
    Warning (15610): No output dependent on input pin "seven_seg_5[1]" File: /home/cactus/proj/migen-playground/build/top.v Line: 8
    Warning (15610): No output dependent on input pin "seven_seg_5[2]" File: /home/cactus/proj/migen-playground/build/top.v Line: 8
    Warning (15610): No output dependent on input pin "seven_seg_5[3]" File: /home/cactus/proj/migen-playground/build/top.v Line: 8
    Warning (15610): No output dependent on input pin "seven_seg_5[4]" File: /home/cactus/proj/migen-playground/build/top.v Line: 8
    Warning (15610): No output dependent on input pin "seven_seg_5[5]" File: /home/cactus/proj/migen-playground/build/top.v Line: 8
    Warning (15610): No output dependent on input pin "seven_seg_5[6]" File: /home/cactus/proj/migen-playground/build/top.v Line: 8
    Warning (15610): No output dependent on input pin "key" File: /home/cactus/proj/migen-playground/build/top.v Line: 19
    Warning (15610): No output dependent on input pin "key_1" File: /home/cactus/proj/migen-playground/build/top.v Line: 20
    Warning (15610): No output dependent on input pin "key_2" File: /home/cactus/proj/migen-playground/build/top.v Line: 21
    Warning (15610): No output dependent on input pin "key_3" File: /home/cactus/proj/migen-playground/build/top.v Line: 22
    Warning (15610): No output dependent on input pin "sw" File: /home/cactus/proj/migen-playground/build/top.v Line: 23
    Warning (15610): No output dependent on input pin "sw_1" File: /home/cactus/proj/migen-playground/build/top.v Line: 24
    Warning (15610): No output dependent on input pin "sw_2" File: /home/cactus/proj/migen-playground/build/top.v Line: 25
    Warning (15610): No output dependent on input pin "sw_3" File: /home/cactus/proj/migen-playground/build/top.v Line: 26
    Warning (15610): No output dependent on input pin "sw_4" File: /home/cactus/proj/migen-playground/build/top.v Line: 27
    Warning (15610): No output dependent on input pin "sw_5" File: /home/cactus/proj/migen-playground/build/top.v Line: 28
    Warning (15610): No output dependent on input pin "sw_6" File: /home/cactus/proj/migen-playground/build/top.v Line: 29
    Warning (15610): No output dependent on input pin "sw_7" File: /home/cactus/proj/migen-playground/build/top.v Line: 30
    Warning (15610): No output dependent on input pin "sw_8" File: /home/cactus/proj/migen-playground/build/top.v Line: 31
    Warning (15610): No output dependent on input pin "sw_9" File: /home/cactus/proj/migen-playground/build/top.v Line: 32
Info (21057): Implemented 1414 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 57 input pins
    Info (21059): Implemented 10 output pins
    Info (21061): Implemented 1227 logic cells
    Info (21062): Implemented 120 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 287 warnings
    Info: Peak virtual memory: 1261 megabytes
    Info: Processing ended: Thu Apr 20 17:14:03 2017
    Info: Elapsed time: 00:00:23
    Info: Total CPU time (on all processors): 00:00:47
Info: *******************************************************************
Info: Running Quartus Prime Fitter
    Info: Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition
    Info: Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, the Altera Quartus Prime License Agreement,
    Info: the Altera MegaCore Function License Agreement, or other 
    Info: applicable license agreement, including, without limitation, 
    Info: that your use is for the sole purpose of programming logic 
    Info: devices manufactured by Altera and sold by Altera or its 
    Info: authorized distributors.  Please refer to the applicable 
    Info: agreement for further details.
    Info: Processing started: Thu Apr 20 17:14:08 2017
Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off top -c top
Info: qfit2_default_script.tcl version: #1
Info: Project  = top
Info: Revision = top
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (119006): Selected device 5CEBA4F23C7 for design "top"
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '85'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '0'.
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (184020): Starting Fitter periphery placement operations
Info (11191): Automatically promoted 1 clock (1 global)
    Info (11162): clk50~inputCLKENA0 with 184 fanout uses global clock CLKCTRL_G6
Info (184021): Fitter periphery placement operations ending: elapsed time is 00:00:00
Info (176233): Starting register packing
Critical Warning (332012): Synopsys Design Constraints File file not found: 'top.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332144): No user constrained base clocks found in the design
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332130): Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time.
Info (176235): Finished register packing
    Extra Info (176218): Packed 304 registers into blocks of type DSP block
    Extra Info (176220): Created 224 register duplicates
Error (184036): Cannot place the following 14 DSP cells -- a legal placement which satisfies all the DSP requirements could not be found
    Info (184037): Node "Mult17~8"
    Info (184037): Node "Mult7~8"
    Info (184037): Node "Mult6~8"
    Info (184037): Node "Mult3~8"
    Info (184037): Node "Mult12~8"
    Info (184037): Node "Mult22~8"
    Info (184037): Node "Mult16~8"
    Info (184037): Node "Mult15~8"
    Info (184037): Node "Mult2~8"
    Info (184037): Node "Mult1~8"
    Info (184037): Node "Mult11~8"
    Info (184037): Node "Mult10~8"
    Info (184037): Node "Mult21~8"
    Info (184037): Node "Mult20~8"
Info (11798): Fitter preparation operations ending: elapsed time is 00:00:08
Error (11802): Can't fit design in device. Modify your design to reduce resources, or choose a larger device. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number.
Info (144001): Generated suppressed messages file /home/cactus/proj/migen-playground/build/top.fit.smsg
Error: Quartus Prime Fitter was unsuccessful. 2 errors, 4 warnings
    Error: Peak virtual memory: 1540 megabytes
    Error: Processing ended: Thu Apr 20 17:14:31 2017
    Error: Elapsed time: 00:00:23
    Error: Total CPU time (on all processors): 00:00:22
,,,,,,,,,,,,,,,,,,,............................................................................wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
