/**
 * file: arCore1core_1.c
 * 
 * brief: 
 * 	This is a generated file. This file contains the activation records for loading core_1 on core 1
 * 
 */

#define	MEMMAPSET	0x1
#define	MEMATTRSET	0x2
#define	MEMCPY	0x3
#define	MEMSET	0x4
#define	UX	0x01
#define	UW	0x02
#define	UR	0x04
#define	SX	0x08
#define	SW	0x10
#define	SR	0x20
#define	CACHE_EN	0x01
#define	PREFETCH_EN	0x02

const activationRecord_t core1core_1[] = {
	{
		MEMCPY,	/* Memory Copy */
		(unsigned int)0x820000,
		(unsigned int)0x9E0C3BD0,
		(unsigned int)0x19BA0,
		(unsigned int)0
	},

	{
		MEMCPY,	/* Memory Copy */
		(unsigned int)0x83CA00,
		(unsigned int)0x9E0DD770,
		(unsigned int)0x299C,
		(unsigned int)0
	},

	{
		MEMCPY,	/* Memory Copy */
		(unsigned int)0x842BC0,
		(unsigned int)0x9E0E0110,
		(unsigned int)0x20,
		(unsigned int)0
	},

	{
		MEMCPY,	/* Memory Copy */
		(unsigned int)0x842C00,
		(unsigned int)0x9E0E0390,
		(unsigned int)0x200,
		(unsigned int)0
	},

	{
		MEMCPY,	/* Memory Copy */
		(unsigned int)0x842F20,
		(unsigned int)0x9E0E0590,
		(unsigned int)0x70,
		(unsigned int)0
	},

	{
		MEMCPY,	/* Memory Copy */
		(unsigned int)0x842FC0,
		(unsigned int)0x9E0E0600,
		(unsigned int)0xC74,
		(unsigned int)0
	},

};
