Kapil Anand , Rajeev Barua, Instruction cache locking inside a binary rewriter, Proceedings of the 2009 international conference on Compilers, architecture, and synthesis for embedded systems, October 11-16, 2009, Grenoble, France[doi>10.1145/1629395.1629422]
Kapil Anand , Matthew Smithson , Khaled Elwazeer , Aparna Kotha , Jim Gruen , Nathan Giles , Rajeev Barua, A compiler-level intermediate representation based binary analysis and rewriting system, Proceedings of the 8th ACM European Conference on Computer Systems, April 15-17, 2013, Prague, Czech Republic[doi>10.1145/2465351.2465380]
ARM Revised July 2007. ARM1156T2-S Technical Reference Manual. Retrieved from http://www.arm.com/products/CPUs/families/ARM11Family.html.
ARM Revised March 2004. ARM Cortex A-8 Technical Reference Manual. Arm. Retreived from http://www.arm.com/products/CPUs/families/ARMCortexFamily. html.
A. Arnaud and I. Puaut. 2006. Dynamic instruction cache locking in hard real-time systems. In Proceedings of the 14th International Conference on Real-Time and Network Systems (RNTS’06).
Oren Avissar , Rajeev Barua , Dave Stewart, An optimal memory allocation scheme for scratch-pad-based embedded systems, ACM Transactions on Embedded Computing Systems (TECS), v.1 n.1, p.6-26, November 2002[doi>10.1145/581888.581891]
Rajeshwari Banakar , Stefan Steinke , Bo-Sik Lee , M. Balakrishnan , Peter Marwedel, Scratchpad memory: design alternative for cache on-chip memory in embedded systems, Proceedings of the tenth international symposium on Hardware/software codesign, May 06-08, 2002, Estes Park, Colorado[doi>10.1145/774789.774805]
L. A. Belady, A study of replacement algorithms for a virtual-storage computer, IBM Systems Journal, v.5 n.2, p.78-101, June 1966[doi>10.1147/sj.52.0078]
Kristof Beyls , Erik H. D'Hollander, Generating cache hints for improved program efficiency, Journal of Systems Architecture: the EUROMICRO Journal, v.51 n.4, p.223-250, April 2005[doi>10.1016/j.sysarc.2004.09.004]
BlackFin. 2009. ADSP-BF533 Processor Hardware Reference. Analog Devices. Retrieved from http://www. analog.com/static/imported-files/processor_manuals/bf533_hwr_Rev3.4.pdf.
Mark Brehob , Stephen Wagner , Eric Torng , Richard Enbody, Optimal Replacement Is NP-Hardfor Nonstandard Caches, IEEE Transactions on Computers, v.53 n.1, p.73-76, January 2004[doi>10.1109/TC.2004.1255792]
Bryan Buck , Jeffrey K. Hollingsworth, An API for Runtime Code Patching, International Journal of High Performance Computing Applications, v.14 n.4, p.317-329, November  2000[doi>10.1177/109434200001400404]
Doug Burger , James R. Goodman , Alain Kägi, Memory bandwidth limitations of future microprocessors, Proceedings of the 23rd annual international symposium on Computer architecture, p.78-89, May 22-24, 1996, Philadelphia, Pennsylvania, USA[doi>10.1145/232973.232983]
A. Marti Campoy, A. Perez Jimenez, A. Perles Ivars, and J. V. Busquets Mataix. 2001. Using genetic algorithms in content selection for locking-caches. In Proceedings of the IASTED International Symposia Applied Informatics. 271--276.
Derek Chiou , Prabhat Jain , Larry Rudolph , Srinivas Devadas, Application-specific memory management for embedded systems using software-controlled caches, Proceedings of the 37th Annual Design Automation Conference, p.416-419, June 05-09, 2000, Los Angeles, California, USA[doi>10.1145/337292.337523]
Bjorn De Sutter , Bruno De Bus , Koen De Bosschere, Link-time binary rewriting techniques for program compaction, ACM Transactions on Programming Languages and Systems (TOPLAS), v.27 n.5, p.882-945, September 2005[doi>10.1145/1086642.1086645]
J. Edler and M. D. Hill. 2004. DineroIV Cache Simulator. Retrieved from http://www.cs.wisc.edu/markhill/DineroIV/.
Heiko Falk , Sascha Plazar , Henrik Theiling, Compile-time decided instruction cache locking using worst-case execution paths, Proceedings of the 5th IEEE/ACM international conference on Hardware/software codesign and system synthesis, September 30-October 03, 2007, Salzburg, Austria[doi>10.1145/1289816.1289853]
Ann Gordon-Ross , Susan Cotterell , Frank Vahid, Exploiting Fixed Programs in Embedded Systems: A Loop Cache Example, IEEE Computer Architecture Letters, v.1 n.1, p.2-2, January 2002[doi>10.1109/L-CA.2002.4]
Ann Gordon-Ross , Frank Vahid , Nikil Dutt, A first look at the interplay of code reordering and configurable caches, Proceedings of the 15th ACM Great Lakes symposium on VLSI, April 17-19, 2005, Chicago, Illinois, USA[doi>10.1145/1057661.1057760]
W. W. Hwu , P. P. Chang, Achieving high instruction cache performance with an optimizing compiler, ACM SIGARCH Computer Architecture News, v.17 n.3, p.242-251, June 1989[doi>10.1145/74926.74953]
Timothy M. Jones , Sandro Bartolini , Jonas Maebe , Dominique Chanet, Link-time optimization for power efficiency in a tagless instruction cache, Proceedings of the 9th Annual IEEE/ACM International Symposium on Code Generation and Optimization, p.32-41, April 02-06, 2011
Yun Liang , Tulika Mitra, Instruction cache locking using temporal reuse profile, Proceedings of the 47th Design Automation Conference, June 13-18, 2010, Anaheim, California[doi>10.1145/1837274.1837362]
Tiantian Liu , Minming Li , Chun Jason Xue, Instruction Cache Locking for Real-Time Embedded Systems with Multi-tasks, Proceedings of the 2009 15th IEEE International Conference on Embedded and Real-Time Computing Systems and Applications, p.494-499, August 24-26, 2009[doi>10.1109/RTCSA.2009.59]
Tiantian Liu , Minming Li , Chun Jason Xue, Instruction Cache Locking for Embedded Systems using Probability Profile, Journal of Signal Processing Systems, v.69 n.2, p.173-188, November  2012[doi>10.1007/s11265-011-0650-6]
Preeti Ranjan Panda , Nikil D. Dutt , Alexandru Nicolau, On-chip vs. off-chip memory: the data partitioning problem in embedded processor-based systems, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.5 n.3, p.682-704, July 2000[doi>10.1145/348019.348570]
I. Puaut. 2002. Cache analysis vs static cache locking for schedulability analysis in multitasking real-time systems. In Proceedings of the 2nd International Workshop on Worst-Case Execution Time Analysis, in conjunction with the 14th Euromicro Conference on Real-Time Systems.
Isabelle Puaut , David Decotigny, Low-Complexity Algorithms for Static Cache Locking in Multitasking Hard Real-Time Systems, Proceedings of the 23rd IEEE Real-Time Systems Symposium, p.114, December 03-05, 2002
Jennifer B. Sartor , Subramaniam Venkiteswaran , Kathryn S. McKinley , Zhenlin Wang, Cooperative Caching with Keep-Me and Evict-Me, Proceedings of the 9th Annual Workshop on Interaction between Compilers and Computer Architectures, p.46-57, February 13-13, 2005[doi>10.1109/INTERACT.2005.7]
Jan Sjodin, Bo Froderberg, and Thomas Lindgren. 1998. Allocation of global data objects in on-chip RAM. Compiler and Architecture Support for Embedded Computing Systems.
S. Steinke , L. Wehmeyer , B. Lee , P. Marwedel, Assigning Program and Data Objects to Scratchpad for Energy Reduction, Proceedings of the conference on Design, automation and test in Europe, p.409, March 04-08, 2002
Edward S. Tam , Jude A. Rivers , Vijayalakshmi Srinivasan , Gary S. Tyson , Edward S. Davidson, Active Management of Data Caches by Exploiting Reuse Information, IEEE Transactions on Computers, v.48 n.11, p.1244-1259, November 1999[doi>10.1109/12.811113]
Olivier Temam, Investigating optimal local memory performance, Proceedings of the eighth international conference on Architectural support for programming languages and operating systems, p.218-227, October 02-07, 1998, San Jose, California, USA[doi>10.1145/291069.291050]
Sumesh Udayakumaran , Angel Dominguez , Rajeev Barua, Dynamic allocation for scratch-pad memory using compile-time decisions, ACM Transactions on Embedded Computing Systems (TECS), v.5 n.2, p.472-511, May 2006[doi>10.1145/1151074.1151085]
Xavier Vera , Björn Lisper , Jingling Xue, Data cache locking for higher program predictability, Proceedings of the 2003 ACM SIGMETRICS international conference on Measurement and modeling of computer systems, June 11-14, 2003, San Diego, CA, USA[doi>10.1145/781027.781062]
Manish Verma , Lars Wehmeyer , Peter Marwedel, Cache-Aware Scratchpad Allocation Algorithm, Proceedings of the conference on Design, automation and test in Europe, p.21264, February 16-20, 2004
Manish Verma , Lars Wehmeyer , Peter Marwedel, Dynamic overlay of scratchpad memory for energy minimization, Proceedings of the 2nd IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis, September 08-10, 2004, Stockholm, Sweden[doi>10.1145/1016720.1016748]
XScale. 2007. 3rd Generation Intel XScale Microarchitecture Developer’s Manual. Intel. http://www.marvell.com/application-processors/pxa-family/.
Hongbo Yang , R. Govindarajan , Guang R. Gao , Ziang Hu, Improving power efficiency with compiler-assisted cache replacement, Journal of Embedded Computing, v.1 n.4, p.487-499, December 2005
Wankang Zhao , David Whalley , Christopher Healy , Frank Mueller, Improving WCET by applying a WC code-positioning optimization, ACM Transactions on Architecture and Code Optimization (TACO), v.2 n.4, p.335-365, December 2005[doi>10.1145/1113841.1113842]
