Timing Analyzer report for delaybeamformer
Sun Nov 26 22:06:18 2023
Quartus Prime Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'clk'
 13. Slow 1200mV 85C Model Hold: 'clk'
 14. Slow 1200mV 85C Model Metastability Summary
 15. Slow 1200mV 0C Model Fmax Summary
 16. Slow 1200mV 0C Model Setup Summary
 17. Slow 1200mV 0C Model Hold Summary
 18. Slow 1200mV 0C Model Recovery Summary
 19. Slow 1200mV 0C Model Removal Summary
 20. Slow 1200mV 0C Model Minimum Pulse Width Summary
 21. Slow 1200mV 0C Model Setup: 'clk'
 22. Slow 1200mV 0C Model Hold: 'clk'
 23. Slow 1200mV 0C Model Metastability Summary
 24. Fast 1200mV 0C Model Setup Summary
 25. Fast 1200mV 0C Model Hold Summary
 26. Fast 1200mV 0C Model Recovery Summary
 27. Fast 1200mV 0C Model Removal Summary
 28. Fast 1200mV 0C Model Minimum Pulse Width Summary
 29. Fast 1200mV 0C Model Setup: 'clk'
 30. Fast 1200mV 0C Model Hold: 'clk'
 31. Fast 1200mV 0C Model Metastability Summary
 32. Multicorner Timing Analysis Summary
 33. Board Trace Model Assignments
 34. Input Transition Times
 35. Signal Integrity Metrics (Slow 1200mv 0c Model)
 36. Signal Integrity Metrics (Slow 1200mv 85c Model)
 37. Signal Integrity Metrics (Fast 1200mv 0c Model)
 38. Setup Transfers
 39. Hold Transfers
 40. Report TCCS
 41. Report RSKM
 42. Unconstrained Paths Summary
 43. Clock Status Summary
 44. Unconstrained Input Ports
 45. Unconstrained Output Ports
 46. Unconstrained Input Ports
 47. Unconstrained Output Ports
 48. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+--------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                        ;
+-----------------------+--------------------------------------------------------+
; Quartus Prime Version ; Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                                 ;
; Revision Name         ; delaybeamformer                                        ;
; Device Family         ; Cyclone IV E                                           ;
; Device Name           ; EP4CE115F29C7                                          ;
; Timing Models         ; Final                                                  ;
; Delay Model           ; Combined                                               ;
; Rise/Fall Delays      ; Enabled                                                ;
+-----------------------+--------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.03        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   1.2%      ;
;     Processor 3            ;   0.9%      ;
;     Processors 4-6         ;   0.5%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                          ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; clk        ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+


+-----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                        ;
+------------+-----------------+------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                                          ;
+------------+-----------------+------------+---------------------------------------------------------------+
; 280.66 MHz ; 250.0 MHz       ; clk        ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+-------+--------+--------------------+
; Clock ; Slack  ; End Point TNS      ;
+-------+--------+--------------------+
; clk   ; -2.563 ; -64.234            ;
+-------+--------+--------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; clk   ; 0.385 ; 0.000              ;
+-------+-------+--------------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+-------+--------+----------------------------------+
; Clock ; Slack  ; End Point TNS                    ;
+-------+--------+----------------------------------+
; clk   ; -3.000 ; -91.555                          ;
+-------+--------+----------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk'                                                                                                                                                                                                                                                                   ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                             ; To Node                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.563 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[1]                          ; indexnumtoread[9]                                                                             ; clk          ; clk         ; 1.000        ; 0.004      ; 3.565      ;
; -2.563 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[1]                          ; indexnumtoread[8]                                                                             ; clk          ; clk         ; 1.000        ; 0.004      ; 3.565      ;
; -2.563 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[1]                          ; indexnumtoread[1]                                                                             ; clk          ; clk         ; 1.000        ; 0.004      ; 3.565      ;
; -2.563 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[1]                          ; indexnumtoread[2]                                                                             ; clk          ; clk         ; 1.000        ; 0.004      ; 3.565      ;
; -2.563 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[1]                          ; indexnumtoread[3]                                                                             ; clk          ; clk         ; 1.000        ; 0.004      ; 3.565      ;
; -2.563 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[1]                          ; indexnumtoread[4]                                                                             ; clk          ; clk         ; 1.000        ; 0.004      ; 3.565      ;
; -2.563 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[1]                          ; indexnumtoread[5]                                                                             ; clk          ; clk         ; 1.000        ; 0.004      ; 3.565      ;
; -2.563 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[1]                          ; indexnumtoread[6]                                                                             ; clk          ; clk         ; 1.000        ; 0.004      ; 3.565      ;
; -2.563 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[1]                          ; indexnumtoread[7]                                                                             ; clk          ; clk         ; 1.000        ; 0.004      ; 3.565      ;
; -2.511 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[2]                          ; indexnumtoread[9]                                                                             ; clk          ; clk         ; 1.000        ; 0.004      ; 3.513      ;
; -2.511 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[2]                          ; indexnumtoread[8]                                                                             ; clk          ; clk         ; 1.000        ; 0.004      ; 3.513      ;
; -2.511 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[2]                          ; indexnumtoread[1]                                                                             ; clk          ; clk         ; 1.000        ; 0.004      ; 3.513      ;
; -2.511 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[2]                          ; indexnumtoread[2]                                                                             ; clk          ; clk         ; 1.000        ; 0.004      ; 3.513      ;
; -2.511 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[2]                          ; indexnumtoread[3]                                                                             ; clk          ; clk         ; 1.000        ; 0.004      ; 3.513      ;
; -2.511 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[2]                          ; indexnumtoread[4]                                                                             ; clk          ; clk         ; 1.000        ; 0.004      ; 3.513      ;
; -2.511 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[2]                          ; indexnumtoread[5]                                                                             ; clk          ; clk         ; 1.000        ; 0.004      ; 3.513      ;
; -2.511 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[2]                          ; indexnumtoread[6]                                                                             ; clk          ; clk         ; 1.000        ; 0.004      ; 3.513      ;
; -2.511 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[2]                          ; indexnumtoread[7]                                                                             ; clk          ; clk         ; 1.000        ; 0.004      ; 3.513      ;
; -2.458 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[8]                          ; indexnumtoread[9]                                                                             ; clk          ; clk         ; 1.000        ; 0.014      ; 3.470      ;
; -2.458 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[8]                          ; indexnumtoread[8]                                                                             ; clk          ; clk         ; 1.000        ; 0.014      ; 3.470      ;
; -2.458 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[8]                          ; indexnumtoread[1]                                                                             ; clk          ; clk         ; 1.000        ; 0.014      ; 3.470      ;
; -2.458 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[8]                          ; indexnumtoread[2]                                                                             ; clk          ; clk         ; 1.000        ; 0.014      ; 3.470      ;
; -2.458 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[8]                          ; indexnumtoread[3]                                                                             ; clk          ; clk         ; 1.000        ; 0.014      ; 3.470      ;
; -2.458 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[8]                          ; indexnumtoread[4]                                                                             ; clk          ; clk         ; 1.000        ; 0.014      ; 3.470      ;
; -2.458 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[8]                          ; indexnumtoread[5]                                                                             ; clk          ; clk         ; 1.000        ; 0.014      ; 3.470      ;
; -2.458 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[8]                          ; indexnumtoread[6]                                                                             ; clk          ; clk         ; 1.000        ; 0.014      ; 3.470      ;
; -2.458 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[8]                          ; indexnumtoread[7]                                                                             ; clk          ; clk         ; 1.000        ; 0.014      ; 3.470      ;
; -2.404 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[0]                          ; indexnumtoread[9]                                                                             ; clk          ; clk         ; 1.000        ; 0.004      ; 3.406      ;
; -2.404 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[0]                          ; indexnumtoread[8]                                                                             ; clk          ; clk         ; 1.000        ; 0.004      ; 3.406      ;
; -2.404 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[0]                          ; indexnumtoread[1]                                                                             ; clk          ; clk         ; 1.000        ; 0.004      ; 3.406      ;
; -2.404 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[0]                          ; indexnumtoread[2]                                                                             ; clk          ; clk         ; 1.000        ; 0.004      ; 3.406      ;
; -2.404 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[0]                          ; indexnumtoread[3]                                                                             ; clk          ; clk         ; 1.000        ; 0.004      ; 3.406      ;
; -2.404 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[0]                          ; indexnumtoread[4]                                                                             ; clk          ; clk         ; 1.000        ; 0.004      ; 3.406      ;
; -2.404 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[0]                          ; indexnumtoread[5]                                                                             ; clk          ; clk         ; 1.000        ; 0.004      ; 3.406      ;
; -2.404 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[0]                          ; indexnumtoread[6]                                                                             ; clk          ; clk         ; 1.000        ; 0.004      ; 3.406      ;
; -2.404 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[0]                          ; indexnumtoread[7]                                                                             ; clk          ; clk         ; 1.000        ; 0.004      ; 3.406      ;
; -2.395 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[7]                          ; indexnumtoread[9]                                                                             ; clk          ; clk         ; 1.000        ; 0.004      ; 3.397      ;
; -2.395 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[7]                          ; indexnumtoread[8]                                                                             ; clk          ; clk         ; 1.000        ; 0.004      ; 3.397      ;
; -2.395 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[7]                          ; indexnumtoread[1]                                                                             ; clk          ; clk         ; 1.000        ; 0.004      ; 3.397      ;
; -2.395 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[7]                          ; indexnumtoread[2]                                                                             ; clk          ; clk         ; 1.000        ; 0.004      ; 3.397      ;
; -2.395 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[7]                          ; indexnumtoread[3]                                                                             ; clk          ; clk         ; 1.000        ; 0.004      ; 3.397      ;
; -2.395 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[7]                          ; indexnumtoread[4]                                                                             ; clk          ; clk         ; 1.000        ; 0.004      ; 3.397      ;
; -2.395 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[7]                          ; indexnumtoread[5]                                                                             ; clk          ; clk         ; 1.000        ; 0.004      ; 3.397      ;
; -2.395 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[7]                          ; indexnumtoread[6]                                                                             ; clk          ; clk         ; 1.000        ; 0.004      ; 3.397      ;
; -2.395 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[7]                          ; indexnumtoread[7]                                                                             ; clk          ; clk         ; 1.000        ; 0.004      ; 3.397      ;
; -2.373 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[3]                          ; indexnumtoread[9]                                                                             ; clk          ; clk         ; 1.000        ; 0.004      ; 3.375      ;
; -2.373 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[3]                          ; indexnumtoread[8]                                                                             ; clk          ; clk         ; 1.000        ; 0.004      ; 3.375      ;
; -2.373 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[3]                          ; indexnumtoread[1]                                                                             ; clk          ; clk         ; 1.000        ; 0.004      ; 3.375      ;
; -2.373 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[3]                          ; indexnumtoread[2]                                                                             ; clk          ; clk         ; 1.000        ; 0.004      ; 3.375      ;
; -2.373 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[3]                          ; indexnumtoread[3]                                                                             ; clk          ; clk         ; 1.000        ; 0.004      ; 3.375      ;
; -2.373 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[3]                          ; indexnumtoread[4]                                                                             ; clk          ; clk         ; 1.000        ; 0.004      ; 3.375      ;
; -2.373 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[3]                          ; indexnumtoread[5]                                                                             ; clk          ; clk         ; 1.000        ; 0.004      ; 3.375      ;
; -2.373 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[3]                          ; indexnumtoread[6]                                                                             ; clk          ; clk         ; 1.000        ; 0.004      ; 3.375      ;
; -2.373 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[3]                          ; indexnumtoread[7]                                                                             ; clk          ; clk         ; 1.000        ; 0.004      ; 3.375      ;
; -2.350 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[14]                         ; indexnumtoread[9]                                                                             ; clk          ; clk         ; 1.000        ; 0.014      ; 3.362      ;
; -2.350 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[14]                         ; indexnumtoread[8]                                                                             ; clk          ; clk         ; 1.000        ; 0.014      ; 3.362      ;
; -2.350 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[14]                         ; indexnumtoread[1]                                                                             ; clk          ; clk         ; 1.000        ; 0.014      ; 3.362      ;
; -2.350 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[14]                         ; indexnumtoread[2]                                                                             ; clk          ; clk         ; 1.000        ; 0.014      ; 3.362      ;
; -2.350 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[14]                         ; indexnumtoread[3]                                                                             ; clk          ; clk         ; 1.000        ; 0.014      ; 3.362      ;
; -2.350 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[14]                         ; indexnumtoread[4]                                                                             ; clk          ; clk         ; 1.000        ; 0.014      ; 3.362      ;
; -2.350 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[14]                         ; indexnumtoread[5]                                                                             ; clk          ; clk         ; 1.000        ; 0.014      ; 3.362      ;
; -2.350 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[14]                         ; indexnumtoread[6]                                                                             ; clk          ; clk         ; 1.000        ; 0.014      ; 3.362      ;
; -2.350 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[14]                         ; indexnumtoread[7]                                                                             ; clk          ; clk         ; 1.000        ; 0.014      ; 3.362      ;
; -2.320 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[5]                          ; indexnumtoread[9]                                                                             ; clk          ; clk         ; 1.000        ; 0.004      ; 3.322      ;
; -2.320 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[5]                          ; indexnumtoread[8]                                                                             ; clk          ; clk         ; 1.000        ; 0.004      ; 3.322      ;
; -2.320 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[5]                          ; indexnumtoread[1]                                                                             ; clk          ; clk         ; 1.000        ; 0.004      ; 3.322      ;
; -2.320 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[5]                          ; indexnumtoread[2]                                                                             ; clk          ; clk         ; 1.000        ; 0.004      ; 3.322      ;
; -2.320 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[5]                          ; indexnumtoread[3]                                                                             ; clk          ; clk         ; 1.000        ; 0.004      ; 3.322      ;
; -2.320 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[5]                          ; indexnumtoread[4]                                                                             ; clk          ; clk         ; 1.000        ; 0.004      ; 3.322      ;
; -2.320 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[5]                          ; indexnumtoread[5]                                                                             ; clk          ; clk         ; 1.000        ; 0.004      ; 3.322      ;
; -2.320 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[5]                          ; indexnumtoread[6]                                                                             ; clk          ; clk         ; 1.000        ; 0.004      ; 3.322      ;
; -2.320 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[5]                          ; indexnumtoread[7]                                                                             ; clk          ; clk         ; 1.000        ; 0.004      ; 3.322      ;
; -2.287 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[12]                         ; indexnumtoread[9]                                                                             ; clk          ; clk         ; 1.000        ; 0.014      ; 3.299      ;
; -2.287 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[12]                         ; indexnumtoread[8]                                                                             ; clk          ; clk         ; 1.000        ; 0.014      ; 3.299      ;
; -2.287 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[12]                         ; indexnumtoread[1]                                                                             ; clk          ; clk         ; 1.000        ; 0.014      ; 3.299      ;
; -2.287 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[12]                         ; indexnumtoread[2]                                                                             ; clk          ; clk         ; 1.000        ; 0.014      ; 3.299      ;
; -2.287 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[12]                         ; indexnumtoread[3]                                                                             ; clk          ; clk         ; 1.000        ; 0.014      ; 3.299      ;
; -2.287 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[12]                         ; indexnumtoread[4]                                                                             ; clk          ; clk         ; 1.000        ; 0.014      ; 3.299      ;
; -2.287 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[12]                         ; indexnumtoread[5]                                                                             ; clk          ; clk         ; 1.000        ; 0.014      ; 3.299      ;
; -2.287 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[12]                         ; indexnumtoread[6]                                                                             ; clk          ; clk         ; 1.000        ; 0.014      ; 3.299      ;
; -2.287 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[12]                         ; indexnumtoread[7]                                                                             ; clk          ; clk         ; 1.000        ; 0.014      ; 3.299      ;
; -2.275 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[6]                          ; indexnumtoread[9]                                                                             ; clk          ; clk         ; 1.000        ; 0.004      ; 3.277      ;
; -2.275 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[6]                          ; indexnumtoread[8]                                                                             ; clk          ; clk         ; 1.000        ; 0.004      ; 3.277      ;
; -2.275 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[6]                          ; indexnumtoread[1]                                                                             ; clk          ; clk         ; 1.000        ; 0.004      ; 3.277      ;
; -2.275 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[6]                          ; indexnumtoread[2]                                                                             ; clk          ; clk         ; 1.000        ; 0.004      ; 3.277      ;
; -2.275 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[6]                          ; indexnumtoread[3]                                                                             ; clk          ; clk         ; 1.000        ; 0.004      ; 3.277      ;
; -2.275 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[6]                          ; indexnumtoread[4]                                                                             ; clk          ; clk         ; 1.000        ; 0.004      ; 3.277      ;
; -2.275 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[6]                          ; indexnumtoread[5]                                                                             ; clk          ; clk         ; 1.000        ; 0.004      ; 3.277      ;
; -2.275 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[6]                          ; indexnumtoread[6]                                                                             ; clk          ; clk         ; 1.000        ; 0.004      ; 3.277      ;
; -2.275 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[6]                          ; indexnumtoread[7]                                                                             ; clk          ; clk         ; 1.000        ; 0.004      ; 3.277      ;
; -2.271 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[10]                         ; indexnumtoread[9]                                                                             ; clk          ; clk         ; 1.000        ; 0.014      ; 3.283      ;
; -2.271 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[10]                         ; indexnumtoread[8]                                                                             ; clk          ; clk         ; 1.000        ; 0.014      ; 3.283      ;
; -2.271 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[10]                         ; indexnumtoread[1]                                                                             ; clk          ; clk         ; 1.000        ; 0.014      ; 3.283      ;
; -2.271 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[10]                         ; indexnumtoread[2]                                                                             ; clk          ; clk         ; 1.000        ; 0.014      ; 3.283      ;
; -2.271 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[10]                         ; indexnumtoread[3]                                                                             ; clk          ; clk         ; 1.000        ; 0.014      ; 3.283      ;
; -2.271 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[10]                         ; indexnumtoread[4]                                                                             ; clk          ; clk         ; 1.000        ; 0.014      ; 3.283      ;
; -2.271 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[10]                         ; indexnumtoread[5]                                                                             ; clk          ; clk         ; 1.000        ; 0.014      ; 3.283      ;
; -2.271 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[10]                         ; indexnumtoread[6]                                                                             ; clk          ; clk         ; 1.000        ; 0.014      ; 3.283      ;
; -2.271 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[10]                         ; indexnumtoread[7]                                                                             ; clk          ; clk         ; 1.000        ; 0.014      ; 3.283      ;
; -2.204 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|ram_block1a8~porta_address_reg0 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[15] ; clk          ; clk         ; 1.000        ; -0.077     ; 3.049      ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk'                                                                                                                                                                                                                                                                   ;
+-------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                     ; To Node                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.385 ; indexnumtoread[0]                                                                             ; indexnumtoread[0]                                                                                                     ; clk          ; clk         ; 0.000        ; 0.098      ; 0.669      ;
; 0.425 ; indexnumtoread[9]                                                                             ; indexnumtoread[9]                                                                                                     ; clk          ; clk         ; 0.000        ; 0.098      ; 0.709      ;
; 0.638 ; indexnumtoread[2]                                                                             ; indexnumtoread[2]                                                                                                     ; clk          ; clk         ; 0.000        ; 0.098      ; 0.922      ;
; 0.639 ; indexnumtoread[4]                                                                             ; indexnumtoread[4]                                                                                                     ; clk          ; clk         ; 0.000        ; 0.098      ; 0.923      ;
; 0.641 ; indexnumtoread[5]                                                                             ; indexnumtoread[5]                                                                                                     ; clk          ; clk         ; 0.000        ; 0.098      ; 0.925      ;
; 0.642 ; indexnumtoread[6]                                                                             ; indexnumtoread[6]                                                                                                     ; clk          ; clk         ; 0.000        ; 0.098      ; 0.926      ;
; 0.645 ; indexnumtoread[7]                                                                             ; indexnumtoread[7]                                                                                                     ; clk          ; clk         ; 0.000        ; 0.098      ; 0.929      ;
; 0.656 ; indexnumtoread[0]                                                                             ; indexnumtoread[1]                                                                                                     ; clk          ; clk         ; 0.000        ; 0.102      ; 0.944      ;
; 0.666 ; indexnumtoread[3]                                                                             ; indexnumtoread[3]                                                                                                     ; clk          ; clk         ; 0.000        ; 0.098      ; 0.950      ;
; 0.757 ; indexnumtoread[1]                                                                             ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.036      ; 1.015      ;
; 0.768 ; indexnumtoread[4]                                                                             ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.036      ; 1.026      ;
; 0.786 ; indexnumtoread[8]                                                                             ; indexnumtoread[8]                                                                                                     ; clk          ; clk         ; 0.000        ; 0.098      ; 1.070      ;
; 0.790 ; indexnumtoread[2]                                                                             ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.036      ; 1.048      ;
; 0.791 ; indexnumtoread[0]                                                                             ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.040      ; 1.053      ;
; 0.815 ; indexnumtoread[1]                                                                             ; indexnumtoread[1]                                                                                                     ; clk          ; clk         ; 0.000        ; 0.098      ; 1.099      ;
; 0.849 ; indexnumtoread[3]                                                                             ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.036      ; 1.107      ;
; 0.956 ; indexnumtoread[2]                                                                             ; indexnumtoread[3]                                                                                                     ; clk          ; clk         ; 0.000        ; 0.098      ; 1.240      ;
; 0.957 ; indexnumtoread[4]                                                                             ; indexnumtoread[5]                                                                                                     ; clk          ; clk         ; 0.000        ; 0.098      ; 1.241      ;
; 0.959 ; indexnumtoread[6]                                                                             ; indexnumtoread[7]                                                                                                     ; clk          ; clk         ; 0.000        ; 0.098      ; 1.243      ;
; 0.968 ; indexnumtoread[5]                                                                             ; indexnumtoread[6]                                                                                                     ; clk          ; clk         ; 0.000        ; 0.098      ; 1.252      ;
; 0.969 ; indexnumtoread[0]                                                                             ; indexnumtoread[2]                                                                                                     ; clk          ; clk         ; 0.000        ; 0.102      ; 1.257      ;
; 0.972 ; indexnumtoread[7]                                                                             ; indexnumtoread[8]                                                                                                     ; clk          ; clk         ; 0.000        ; 0.098      ; 1.256      ;
; 0.973 ; indexnumtoread[0]                                                                             ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|ram_block1a8~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.030      ; 1.225      ;
; 0.973 ; indexnumtoread[5]                                                                             ; indexnumtoread[7]                                                                                                     ; clk          ; clk         ; 0.000        ; 0.098      ; 1.257      ;
; 0.974 ; indexnumtoread[0]                                                                             ; indexnumtoread[3]                                                                                                     ; clk          ; clk         ; 0.000        ; 0.102      ; 1.262      ;
; 0.977 ; indexnumtoread[7]                                                                             ; indexnumtoread[9]                                                                                                     ; clk          ; clk         ; 0.000        ; 0.098      ; 1.261      ;
; 0.985 ; indexnumtoread[8]                                                                             ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|ram_block1a8~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.026      ; 1.233      ;
; 0.988 ; indexnumtoread[3]                                                                             ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|ram_block1a8~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.026      ; 1.236      ;
; 0.992 ; indexnumtoread[4]                                                                             ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|ram_block1a8~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.026      ; 1.240      ;
; 0.993 ; indexnumtoread[3]                                                                             ; indexnumtoread[4]                                                                                                     ; clk          ; clk         ; 0.000        ; 0.098      ; 1.277      ;
; 0.998 ; indexnumtoread[3]                                                                             ; indexnumtoread[5]                                                                                                     ; clk          ; clk         ; 0.000        ; 0.098      ; 1.282      ;
; 1.005 ; indexnumtoread[5]                                                                             ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|ram_block1a8~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.026      ; 1.253      ;
; 1.013 ; indexnumtoread[2]                                                                             ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|ram_block1a8~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.026      ; 1.261      ;
; 1.014 ; indexnumtoread[1]                                                                             ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|ram_block1a8~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.026      ; 1.262      ;
; 1.020 ; indexnumtoread[9]                                                                             ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|ram_block1a8~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.026      ; 1.268      ;
; 1.047 ; indexnumtoread[7]                                                                             ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.036      ; 1.305      ;
; 1.077 ; indexnumtoread[2]                                                                             ; indexnumtoread[4]                                                                                                     ; clk          ; clk         ; 0.000        ; 0.098      ; 1.361      ;
; 1.078 ; indexnumtoread[4]                                                                             ; indexnumtoread[6]                                                                                                     ; clk          ; clk         ; 0.000        ; 0.098      ; 1.362      ;
; 1.080 ; indexnumtoread[6]                                                                             ; indexnumtoread[8]                                                                                                     ; clk          ; clk         ; 0.000        ; 0.098      ; 1.364      ;
; 1.082 ; indexnumtoread[2]                                                                             ; indexnumtoread[5]                                                                                                     ; clk          ; clk         ; 0.000        ; 0.098      ; 1.366      ;
; 1.083 ; indexnumtoread[4]                                                                             ; indexnumtoread[7]                                                                                                     ; clk          ; clk         ; 0.000        ; 0.098      ; 1.367      ;
; 1.085 ; indexnumtoread[6]                                                                             ; indexnumtoread[9]                                                                                                     ; clk          ; clk         ; 0.000        ; 0.098      ; 1.369      ;
; 1.094 ; indexnumtoread[5]                                                                             ; indexnumtoread[8]                                                                                                     ; clk          ; clk         ; 0.000        ; 0.098      ; 1.378      ;
; 1.095 ; indexnumtoread[0]                                                                             ; indexnumtoread[4]                                                                                                     ; clk          ; clk         ; 0.000        ; 0.102      ; 1.383      ;
; 1.099 ; indexnumtoread[5]                                                                             ; indexnumtoread[9]                                                                                                     ; clk          ; clk         ; 0.000        ; 0.098      ; 1.383      ;
; 1.100 ; indexnumtoread[0]                                                                             ; indexnumtoread[5]                                                                                                     ; clk          ; clk         ; 0.000        ; 0.102      ; 1.388      ;
; 1.104 ; indexnumtoread[8]                                                                             ; indexnumtoread[9]                                                                                                     ; clk          ; clk         ; 0.000        ; 0.098      ; 1.388      ;
; 1.119 ; indexnumtoread[3]                                                                             ; indexnumtoread[6]                                                                                                     ; clk          ; clk         ; 0.000        ; 0.098      ; 1.403      ;
; 1.124 ; indexnumtoread[3]                                                                             ; indexnumtoread[7]                                                                                                     ; clk          ; clk         ; 0.000        ; 0.098      ; 1.408      ;
; 1.125 ; indexnumtoread[1]                                                                             ; indexnumtoread[2]                                                                                                     ; clk          ; clk         ; 0.000        ; 0.098      ; 1.409      ;
; 1.130 ; indexnumtoread[1]                                                                             ; indexnumtoread[3]                                                                                                     ; clk          ; clk         ; 0.000        ; 0.098      ; 1.414      ;
; 1.203 ; indexnumtoread[2]                                                                             ; indexnumtoread[6]                                                                                                     ; clk          ; clk         ; 0.000        ; 0.098      ; 1.487      ;
; 1.204 ; indexnumtoread[7]                                                                             ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|ram_block1a8~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.026      ; 1.452      ;
; 1.204 ; indexnumtoread[4]                                                                             ; indexnumtoread[8]                                                                                                     ; clk          ; clk         ; 0.000        ; 0.098      ; 1.488      ;
; 1.208 ; indexnumtoread[2]                                                                             ; indexnumtoread[7]                                                                                                     ; clk          ; clk         ; 0.000        ; 0.098      ; 1.492      ;
; 1.209 ; indexnumtoread[4]                                                                             ; indexnumtoread[9]                                                                                                     ; clk          ; clk         ; 0.000        ; 0.098      ; 1.493      ;
; 1.221 ; indexnumtoread[0]                                                                             ; indexnumtoread[6]                                                                                                     ; clk          ; clk         ; 0.000        ; 0.102      ; 1.509      ;
; 1.226 ; indexnumtoread[0]                                                                             ; indexnumtoread[7]                                                                                                     ; clk          ; clk         ; 0.000        ; 0.102      ; 1.514      ;
; 1.242 ; indexnumtoread[8]                                                                             ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.036      ; 1.500      ;
; 1.245 ; indexnumtoread[3]                                                                             ; indexnumtoread[8]                                                                                                     ; clk          ; clk         ; 0.000        ; 0.098      ; 1.529      ;
; 1.250 ; indexnumtoread[3]                                                                             ; indexnumtoread[9]                                                                                                     ; clk          ; clk         ; 0.000        ; 0.098      ; 1.534      ;
; 1.251 ; indexnumtoread[1]                                                                             ; indexnumtoread[4]                                                                                                     ; clk          ; clk         ; 0.000        ; 0.098      ; 1.535      ;
; 1.256 ; indexnumtoread[1]                                                                             ; indexnumtoread[5]                                                                                                     ; clk          ; clk         ; 0.000        ; 0.098      ; 1.540      ;
; 1.329 ; indexnumtoread[2]                                                                             ; indexnumtoread[8]                                                                                                     ; clk          ; clk         ; 0.000        ; 0.098      ; 1.613      ;
; 1.334 ; indexnumtoread[2]                                                                             ; indexnumtoread[9]                                                                                                     ; clk          ; clk         ; 0.000        ; 0.098      ; 1.618      ;
; 1.346 ; indexnumtoread[9]                                                                             ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.036      ; 1.604      ;
; 1.347 ; indexnumtoread[0]                                                                             ; indexnumtoread[8]                                                                                                     ; clk          ; clk         ; 0.000        ; 0.102      ; 1.635      ;
; 1.352 ; indexnumtoread[0]                                                                             ; indexnumtoread[9]                                                                                                     ; clk          ; clk         ; 0.000        ; 0.102      ; 1.640      ;
; 1.356 ; indexnumtoread[6]                                                                             ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.036      ; 1.614      ;
; 1.377 ; indexnumtoread[1]                                                                             ; indexnumtoread[6]                                                                                                     ; clk          ; clk         ; 0.000        ; 0.098      ; 1.661      ;
; 1.382 ; indexnumtoread[1]                                                                             ; indexnumtoread[7]                                                                                                     ; clk          ; clk         ; 0.000        ; 0.098      ; 1.666      ;
; 1.503 ; indexnumtoread[1]                                                                             ; indexnumtoread[8]                                                                                                     ; clk          ; clk         ; 0.000        ; 0.098      ; 1.787      ;
; 1.508 ; indexnumtoread[1]                                                                             ; indexnumtoread[9]                                                                                                     ; clk          ; clk         ; 0.000        ; 0.098      ; 1.792      ;
; 1.532 ; indexnumtoread[5]                                                                             ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.036      ; 1.790      ;
; 1.585 ; indexnumtoread[6]                                                                             ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|ram_block1a8~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.026      ; 1.833      ;
; 1.774 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[11] ; data_good~reg0                                                                                                        ; clk          ; clk         ; 0.000        ; 0.183      ; 2.143      ;
; 1.776 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[9]  ; data_good~reg0                                                                                                        ; clk          ; clk         ; 0.000        ; 0.173      ; 2.135      ;
; 1.809 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[15] ; data_good~reg0                                                                                                        ; clk          ; clk         ; 0.000        ; 0.183      ; 2.178      ;
; 1.850 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[13] ; data_good~reg0                                                                                                        ; clk          ; clk         ; 0.000        ; 0.183      ; 2.219      ;
; 1.856 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[4]  ; data_good~reg0                                                                                                        ; clk          ; clk         ; 0.000        ; 0.173      ; 2.215      ;
; 1.953 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[10] ; data_good~reg0                                                                                                        ; clk          ; clk         ; 0.000        ; 0.183      ; 2.322      ;
; 1.954 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[12] ; data_good~reg0                                                                                                        ; clk          ; clk         ; 0.000        ; 0.183      ; 2.323      ;
; 1.956 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[6]  ; data_good~reg0                                                                                                        ; clk          ; clk         ; 0.000        ; 0.173      ; 2.315      ;
; 1.982 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[5]  ; data_good~reg0                                                                                                        ; clk          ; clk         ; 0.000        ; 0.173      ; 2.341      ;
; 2.019 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[14] ; data_good~reg0                                                                                                        ; clk          ; clk         ; 0.000        ; 0.183      ; 2.388      ;
; 2.038 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[3]  ; data_good~reg0                                                                                                        ; clk          ; clk         ; 0.000        ; 0.173      ; 2.397      ;
; 2.059 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[7]  ; data_good~reg0                                                                                                        ; clk          ; clk         ; 0.000        ; 0.173      ; 2.418      ;
; 2.090 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[0]  ; data_good~reg0                                                                                                        ; clk          ; clk         ; 0.000        ; 0.173      ; 2.449      ;
; 2.106 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[8]  ; data_good~reg0                                                                                                        ; clk          ; clk         ; 0.000        ; 0.183      ; 2.475      ;
; 2.117 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[11] ; indexnumtoread[0]                                                                                                     ; clk          ; clk         ; 0.000        ; 0.183      ; 2.486      ;
; 2.119 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[9]  ; indexnumtoread[0]                                                                                                     ; clk          ; clk         ; 0.000        ; 0.173      ; 2.478      ;
; 2.149 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[2]  ; data_good~reg0                                                                                                        ; clk          ; clk         ; 0.000        ; 0.173      ; 2.508      ;
; 2.157 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[15] ; indexnumtoread[0]                                                                                                     ; clk          ; clk         ; 0.000        ; 0.183      ; 2.526      ;
; 2.198 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[13] ; indexnumtoread[0]                                                                                                     ; clk          ; clk         ; 0.000        ; 0.183      ; 2.567      ;
; 2.204 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[4]  ; indexnumtoread[0]                                                                                                     ; clk          ; clk         ; 0.000        ; 0.173      ; 2.563      ;
; 2.217 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[1]  ; data_good~reg0                                                                                                        ; clk          ; clk         ; 0.000        ; 0.173      ; 2.576      ;
; 2.296 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[10] ; indexnumtoread[0]                                                                                                     ; clk          ; clk         ; 0.000        ; 0.183      ; 2.665      ;
; 2.297 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[12] ; indexnumtoread[0]                                                                                                     ; clk          ; clk         ; 0.000        ; 0.183      ; 2.666      ;
; 2.299 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[6]  ; indexnumtoread[0]                                                                                                     ; clk          ; clk         ; 0.000        ; 0.173      ; 2.658      ;
; 2.325 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[5]  ; indexnumtoread[0]                                                                                                     ; clk          ; clk         ; 0.000        ; 0.173      ; 2.684      ;
+-------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                         ;
+------------+-----------------+------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                                          ;
+------------+-----------------+------------+---------------------------------------------------------------+
; 304.88 MHz ; 250.0 MHz       ; clk        ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; clk   ; -2.280 ; -56.190           ;
+-------+--------+-------------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; clk   ; 0.338 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; clk   ; -3.000 ; -90.675                         ;
+-------+--------+---------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk'                                                                                                                                                                ;
+--------+-----------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                     ; To Node           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+------------+------------+
; -2.280 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[1]  ; indexnumtoread[9] ; clk          ; clk         ; 1.000        ; 0.011      ; 3.290      ;
; -2.280 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[1]  ; indexnumtoread[8] ; clk          ; clk         ; 1.000        ; 0.011      ; 3.290      ;
; -2.280 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[1]  ; indexnumtoread[1] ; clk          ; clk         ; 1.000        ; 0.011      ; 3.290      ;
; -2.280 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[1]  ; indexnumtoread[2] ; clk          ; clk         ; 1.000        ; 0.011      ; 3.290      ;
; -2.280 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[1]  ; indexnumtoread[3] ; clk          ; clk         ; 1.000        ; 0.011      ; 3.290      ;
; -2.280 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[1]  ; indexnumtoread[4] ; clk          ; clk         ; 1.000        ; 0.011      ; 3.290      ;
; -2.280 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[1]  ; indexnumtoread[5] ; clk          ; clk         ; 1.000        ; 0.011      ; 3.290      ;
; -2.280 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[1]  ; indexnumtoread[6] ; clk          ; clk         ; 1.000        ; 0.011      ; 3.290      ;
; -2.280 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[1]  ; indexnumtoread[7] ; clk          ; clk         ; 1.000        ; 0.011      ; 3.290      ;
; -2.215 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[2]  ; indexnumtoread[9] ; clk          ; clk         ; 1.000        ; 0.011      ; 3.225      ;
; -2.215 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[2]  ; indexnumtoread[8] ; clk          ; clk         ; 1.000        ; 0.011      ; 3.225      ;
; -2.215 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[2]  ; indexnumtoread[1] ; clk          ; clk         ; 1.000        ; 0.011      ; 3.225      ;
; -2.215 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[2]  ; indexnumtoread[2] ; clk          ; clk         ; 1.000        ; 0.011      ; 3.225      ;
; -2.215 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[2]  ; indexnumtoread[3] ; clk          ; clk         ; 1.000        ; 0.011      ; 3.225      ;
; -2.215 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[2]  ; indexnumtoread[4] ; clk          ; clk         ; 1.000        ; 0.011      ; 3.225      ;
; -2.215 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[2]  ; indexnumtoread[5] ; clk          ; clk         ; 1.000        ; 0.011      ; 3.225      ;
; -2.215 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[2]  ; indexnumtoread[6] ; clk          ; clk         ; 1.000        ; 0.011      ; 3.225      ;
; -2.215 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[2]  ; indexnumtoread[7] ; clk          ; clk         ; 1.000        ; 0.011      ; 3.225      ;
; -2.198 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[8]  ; indexnumtoread[9] ; clk          ; clk         ; 1.000        ; 0.021      ; 3.218      ;
; -2.198 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[8]  ; indexnumtoread[8] ; clk          ; clk         ; 1.000        ; 0.021      ; 3.218      ;
; -2.198 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[8]  ; indexnumtoread[1] ; clk          ; clk         ; 1.000        ; 0.021      ; 3.218      ;
; -2.198 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[8]  ; indexnumtoread[2] ; clk          ; clk         ; 1.000        ; 0.021      ; 3.218      ;
; -2.198 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[8]  ; indexnumtoread[3] ; clk          ; clk         ; 1.000        ; 0.021      ; 3.218      ;
; -2.198 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[8]  ; indexnumtoread[4] ; clk          ; clk         ; 1.000        ; 0.021      ; 3.218      ;
; -2.198 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[8]  ; indexnumtoread[5] ; clk          ; clk         ; 1.000        ; 0.021      ; 3.218      ;
; -2.198 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[8]  ; indexnumtoread[6] ; clk          ; clk         ; 1.000        ; 0.021      ; 3.218      ;
; -2.198 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[8]  ; indexnumtoread[7] ; clk          ; clk         ; 1.000        ; 0.021      ; 3.218      ;
; -2.138 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[0]  ; indexnumtoread[9] ; clk          ; clk         ; 1.000        ; 0.011      ; 3.148      ;
; -2.138 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[0]  ; indexnumtoread[8] ; clk          ; clk         ; 1.000        ; 0.011      ; 3.148      ;
; -2.138 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[0]  ; indexnumtoread[1] ; clk          ; clk         ; 1.000        ; 0.011      ; 3.148      ;
; -2.138 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[0]  ; indexnumtoread[2] ; clk          ; clk         ; 1.000        ; 0.011      ; 3.148      ;
; -2.138 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[0]  ; indexnumtoread[3] ; clk          ; clk         ; 1.000        ; 0.011      ; 3.148      ;
; -2.138 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[0]  ; indexnumtoread[4] ; clk          ; clk         ; 1.000        ; 0.011      ; 3.148      ;
; -2.138 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[0]  ; indexnumtoread[5] ; clk          ; clk         ; 1.000        ; 0.011      ; 3.148      ;
; -2.138 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[0]  ; indexnumtoread[6] ; clk          ; clk         ; 1.000        ; 0.011      ; 3.148      ;
; -2.138 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[0]  ; indexnumtoread[7] ; clk          ; clk         ; 1.000        ; 0.011      ; 3.148      ;
; -2.132 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[7]  ; indexnumtoread[9] ; clk          ; clk         ; 1.000        ; 0.011      ; 3.142      ;
; -2.132 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[7]  ; indexnumtoread[8] ; clk          ; clk         ; 1.000        ; 0.011      ; 3.142      ;
; -2.132 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[7]  ; indexnumtoread[1] ; clk          ; clk         ; 1.000        ; 0.011      ; 3.142      ;
; -2.132 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[7]  ; indexnumtoread[2] ; clk          ; clk         ; 1.000        ; 0.011      ; 3.142      ;
; -2.132 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[7]  ; indexnumtoread[3] ; clk          ; clk         ; 1.000        ; 0.011      ; 3.142      ;
; -2.132 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[7]  ; indexnumtoread[4] ; clk          ; clk         ; 1.000        ; 0.011      ; 3.142      ;
; -2.132 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[7]  ; indexnumtoread[5] ; clk          ; clk         ; 1.000        ; 0.011      ; 3.142      ;
; -2.132 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[7]  ; indexnumtoread[6] ; clk          ; clk         ; 1.000        ; 0.011      ; 3.142      ;
; -2.132 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[7]  ; indexnumtoread[7] ; clk          ; clk         ; 1.000        ; 0.011      ; 3.142      ;
; -2.092 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[14] ; indexnumtoread[9] ; clk          ; clk         ; 1.000        ; 0.021      ; 3.112      ;
; -2.092 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[14] ; indexnumtoread[8] ; clk          ; clk         ; 1.000        ; 0.021      ; 3.112      ;
; -2.092 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[14] ; indexnumtoread[1] ; clk          ; clk         ; 1.000        ; 0.021      ; 3.112      ;
; -2.092 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[14] ; indexnumtoread[2] ; clk          ; clk         ; 1.000        ; 0.021      ; 3.112      ;
; -2.092 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[14] ; indexnumtoread[3] ; clk          ; clk         ; 1.000        ; 0.021      ; 3.112      ;
; -2.092 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[14] ; indexnumtoread[4] ; clk          ; clk         ; 1.000        ; 0.021      ; 3.112      ;
; -2.092 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[14] ; indexnumtoread[5] ; clk          ; clk         ; 1.000        ; 0.021      ; 3.112      ;
; -2.092 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[14] ; indexnumtoread[6] ; clk          ; clk         ; 1.000        ; 0.021      ; 3.112      ;
; -2.092 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[14] ; indexnumtoread[7] ; clk          ; clk         ; 1.000        ; 0.021      ; 3.112      ;
; -2.088 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[3]  ; indexnumtoread[9] ; clk          ; clk         ; 1.000        ; 0.011      ; 3.098      ;
; -2.088 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[3]  ; indexnumtoread[8] ; clk          ; clk         ; 1.000        ; 0.011      ; 3.098      ;
; -2.088 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[3]  ; indexnumtoread[1] ; clk          ; clk         ; 1.000        ; 0.011      ; 3.098      ;
; -2.088 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[3]  ; indexnumtoread[2] ; clk          ; clk         ; 1.000        ; 0.011      ; 3.098      ;
; -2.088 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[3]  ; indexnumtoread[3] ; clk          ; clk         ; 1.000        ; 0.011      ; 3.098      ;
; -2.088 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[3]  ; indexnumtoread[4] ; clk          ; clk         ; 1.000        ; 0.011      ; 3.098      ;
; -2.088 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[3]  ; indexnumtoread[5] ; clk          ; clk         ; 1.000        ; 0.011      ; 3.098      ;
; -2.088 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[3]  ; indexnumtoread[6] ; clk          ; clk         ; 1.000        ; 0.011      ; 3.098      ;
; -2.088 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[3]  ; indexnumtoread[7] ; clk          ; clk         ; 1.000        ; 0.011      ; 3.098      ;
; -2.060 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[5]  ; indexnumtoread[9] ; clk          ; clk         ; 1.000        ; 0.011      ; 3.070      ;
; -2.060 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[5]  ; indexnumtoread[8] ; clk          ; clk         ; 1.000        ; 0.011      ; 3.070      ;
; -2.060 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[5]  ; indexnumtoread[1] ; clk          ; clk         ; 1.000        ; 0.011      ; 3.070      ;
; -2.060 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[5]  ; indexnumtoread[2] ; clk          ; clk         ; 1.000        ; 0.011      ; 3.070      ;
; -2.060 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[5]  ; indexnumtoread[3] ; clk          ; clk         ; 1.000        ; 0.011      ; 3.070      ;
; -2.060 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[5]  ; indexnumtoread[4] ; clk          ; clk         ; 1.000        ; 0.011      ; 3.070      ;
; -2.060 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[5]  ; indexnumtoread[5] ; clk          ; clk         ; 1.000        ; 0.011      ; 3.070      ;
; -2.060 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[5]  ; indexnumtoread[6] ; clk          ; clk         ; 1.000        ; 0.011      ; 3.070      ;
; -2.060 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[5]  ; indexnumtoread[7] ; clk          ; clk         ; 1.000        ; 0.011      ; 3.070      ;
; -2.033 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[12] ; indexnumtoread[9] ; clk          ; clk         ; 1.000        ; 0.021      ; 3.053      ;
; -2.033 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[12] ; indexnumtoread[8] ; clk          ; clk         ; 1.000        ; 0.021      ; 3.053      ;
; -2.033 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[12] ; indexnumtoread[1] ; clk          ; clk         ; 1.000        ; 0.021      ; 3.053      ;
; -2.033 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[12] ; indexnumtoread[2] ; clk          ; clk         ; 1.000        ; 0.021      ; 3.053      ;
; -2.033 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[12] ; indexnumtoread[3] ; clk          ; clk         ; 1.000        ; 0.021      ; 3.053      ;
; -2.033 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[12] ; indexnumtoread[4] ; clk          ; clk         ; 1.000        ; 0.021      ; 3.053      ;
; -2.033 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[12] ; indexnumtoread[5] ; clk          ; clk         ; 1.000        ; 0.021      ; 3.053      ;
; -2.033 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[12] ; indexnumtoread[6] ; clk          ; clk         ; 1.000        ; 0.021      ; 3.053      ;
; -2.033 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[12] ; indexnumtoread[7] ; clk          ; clk         ; 1.000        ; 0.021      ; 3.053      ;
; -2.023 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[6]  ; indexnumtoread[9] ; clk          ; clk         ; 1.000        ; 0.011      ; 3.033      ;
; -2.023 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[6]  ; indexnumtoread[8] ; clk          ; clk         ; 1.000        ; 0.011      ; 3.033      ;
; -2.023 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[6]  ; indexnumtoread[1] ; clk          ; clk         ; 1.000        ; 0.011      ; 3.033      ;
; -2.023 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[6]  ; indexnumtoread[2] ; clk          ; clk         ; 1.000        ; 0.011      ; 3.033      ;
; -2.023 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[6]  ; indexnumtoread[3] ; clk          ; clk         ; 1.000        ; 0.011      ; 3.033      ;
; -2.023 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[6]  ; indexnumtoread[4] ; clk          ; clk         ; 1.000        ; 0.011      ; 3.033      ;
; -2.023 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[6]  ; indexnumtoread[5] ; clk          ; clk         ; 1.000        ; 0.011      ; 3.033      ;
; -2.023 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[6]  ; indexnumtoread[6] ; clk          ; clk         ; 1.000        ; 0.011      ; 3.033      ;
; -2.023 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[6]  ; indexnumtoread[7] ; clk          ; clk         ; 1.000        ; 0.011      ; 3.033      ;
; -2.003 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[10] ; indexnumtoread[9] ; clk          ; clk         ; 1.000        ; 0.021      ; 3.023      ;
; -2.003 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[10] ; indexnumtoread[8] ; clk          ; clk         ; 1.000        ; 0.021      ; 3.023      ;
; -2.003 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[10] ; indexnumtoread[1] ; clk          ; clk         ; 1.000        ; 0.021      ; 3.023      ;
; -2.003 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[10] ; indexnumtoread[2] ; clk          ; clk         ; 1.000        ; 0.021      ; 3.023      ;
; -2.003 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[10] ; indexnumtoread[3] ; clk          ; clk         ; 1.000        ; 0.021      ; 3.023      ;
; -2.003 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[10] ; indexnumtoread[4] ; clk          ; clk         ; 1.000        ; 0.021      ; 3.023      ;
; -2.003 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[10] ; indexnumtoread[5] ; clk          ; clk         ; 1.000        ; 0.021      ; 3.023      ;
; -2.003 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[10] ; indexnumtoread[6] ; clk          ; clk         ; 1.000        ; 0.021      ; 3.023      ;
; -2.003 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[10] ; indexnumtoread[7] ; clk          ; clk         ; 1.000        ; 0.021      ; 3.023      ;
; -1.935 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[4]  ; indexnumtoread[9] ; clk          ; clk         ; 1.000        ; 0.011      ; 2.945      ;
+--------+-----------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk'                                                                                                                                                                                                                                                                    ;
+-------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                     ; To Node                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.338 ; indexnumtoread[0]                                                                             ; indexnumtoread[0]                                                                                                     ; clk          ; clk         ; 0.000        ; 0.088      ; 0.597      ;
; 0.384 ; indexnumtoread[9]                                                                             ; indexnumtoread[9]                                                                                                     ; clk          ; clk         ; 0.000        ; 0.088      ; 0.643      ;
; 0.583 ; indexnumtoread[2]                                                                             ; indexnumtoread[2]                                                                                                     ; clk          ; clk         ; 0.000        ; 0.088      ; 0.842      ;
; 0.584 ; indexnumtoread[4]                                                                             ; indexnumtoread[4]                                                                                                     ; clk          ; clk         ; 0.000        ; 0.088      ; 0.843      ;
; 0.585 ; indexnumtoread[5]                                                                             ; indexnumtoread[5]                                                                                                     ; clk          ; clk         ; 0.000        ; 0.088      ; 0.844      ;
; 0.588 ; indexnumtoread[6]                                                                             ; indexnumtoread[6]                                                                                                     ; clk          ; clk         ; 0.000        ; 0.088      ; 0.847      ;
; 0.590 ; indexnumtoread[7]                                                                             ; indexnumtoread[7]                                                                                                     ; clk          ; clk         ; 0.000        ; 0.088      ; 0.849      ;
; 0.602 ; indexnumtoread[0]                                                                             ; indexnumtoread[1]                                                                                                     ; clk          ; clk         ; 0.000        ; 0.092      ; 0.865      ;
; 0.608 ; indexnumtoread[3]                                                                             ; indexnumtoread[3]                                                                                                     ; clk          ; clk         ; 0.000        ; 0.088      ; 0.867      ;
; 0.728 ; indexnumtoread[1]                                                                             ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.024      ; 0.953      ;
; 0.731 ; indexnumtoread[8]                                                                             ; indexnumtoread[8]                                                                                                     ; clk          ; clk         ; 0.000        ; 0.088      ; 0.990      ;
; 0.738 ; indexnumtoread[4]                                                                             ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.024      ; 0.963      ;
; 0.759 ; indexnumtoread[1]                                                                             ; indexnumtoread[1]                                                                                                     ; clk          ; clk         ; 0.000        ; 0.088      ; 1.018      ;
; 0.761 ; indexnumtoread[0]                                                                             ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.028      ; 0.990      ;
; 0.761 ; indexnumtoread[2]                                                                             ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.024      ; 0.986      ;
; 0.814 ; indexnumtoread[3]                                                                             ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.024      ; 1.039      ;
; 0.869 ; indexnumtoread[2]                                                                             ; indexnumtoread[3]                                                                                                     ; clk          ; clk         ; 0.000        ; 0.088      ; 1.128      ;
; 0.870 ; indexnumtoread[4]                                                                             ; indexnumtoread[5]                                                                                                     ; clk          ; clk         ; 0.000        ; 0.088      ; 1.129      ;
; 0.873 ; indexnumtoread[5]                                                                             ; indexnumtoread[6]                                                                                                     ; clk          ; clk         ; 0.000        ; 0.088      ; 1.132      ;
; 0.875 ; indexnumtoread[6]                                                                             ; indexnumtoread[7]                                                                                                     ; clk          ; clk         ; 0.000        ; 0.088      ; 1.134      ;
; 0.875 ; indexnumtoread[0]                                                                             ; indexnumtoread[2]                                                                                                     ; clk          ; clk         ; 0.000        ; 0.092      ; 1.138      ;
; 0.878 ; indexnumtoread[7]                                                                             ; indexnumtoread[8]                                                                                                     ; clk          ; clk         ; 0.000        ; 0.088      ; 1.137      ;
; 0.884 ; indexnumtoread[5]                                                                             ; indexnumtoread[7]                                                                                                     ; clk          ; clk         ; 0.000        ; 0.088      ; 1.143      ;
; 0.886 ; indexnumtoread[0]                                                                             ; indexnumtoread[3]                                                                                                     ; clk          ; clk         ; 0.000        ; 0.092      ; 1.149      ;
; 0.889 ; indexnumtoread[7]                                                                             ; indexnumtoread[9]                                                                                                     ; clk          ; clk         ; 0.000        ; 0.088      ; 1.148      ;
; 0.896 ; indexnumtoread[3]                                                                             ; indexnumtoread[4]                                                                                                     ; clk          ; clk         ; 0.000        ; 0.088      ; 1.155      ;
; 0.907 ; indexnumtoread[0]                                                                             ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|ram_block1a8~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.018      ; 1.126      ;
; 0.907 ; indexnumtoread[3]                                                                             ; indexnumtoread[5]                                                                                                     ; clk          ; clk         ; 0.000        ; 0.088      ; 1.166      ;
; 0.911 ; indexnumtoread[3]                                                                             ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|ram_block1a8~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.014      ; 1.126      ;
; 0.916 ; indexnumtoread[4]                                                                             ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|ram_block1a8~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.014      ; 1.131      ;
; 0.928 ; indexnumtoread[8]                                                                             ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|ram_block1a8~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.014      ; 1.143      ;
; 0.934 ; indexnumtoread[5]                                                                             ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|ram_block1a8~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.014      ; 1.149      ;
; 0.946 ; indexnumtoread[9]                                                                             ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|ram_block1a8~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.014      ; 1.161      ;
; 0.951 ; indexnumtoread[1]                                                                             ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|ram_block1a8~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.014      ; 1.166      ;
; 0.953 ; indexnumtoread[2]                                                                             ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|ram_block1a8~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.014      ; 1.168      ;
; 0.968 ; indexnumtoread[2]                                                                             ; indexnumtoread[4]                                                                                                     ; clk          ; clk         ; 0.000        ; 0.088      ; 1.227      ;
; 0.969 ; indexnumtoread[4]                                                                             ; indexnumtoread[6]                                                                                                     ; clk          ; clk         ; 0.000        ; 0.088      ; 1.228      ;
; 0.974 ; indexnumtoread[6]                                                                             ; indexnumtoread[8]                                                                                                     ; clk          ; clk         ; 0.000        ; 0.088      ; 1.233      ;
; 0.979 ; indexnumtoread[2]                                                                             ; indexnumtoread[5]                                                                                                     ; clk          ; clk         ; 0.000        ; 0.088      ; 1.238      ;
; 0.980 ; indexnumtoread[4]                                                                             ; indexnumtoread[7]                                                                                                     ; clk          ; clk         ; 0.000        ; 0.088      ; 1.239      ;
; 0.982 ; indexnumtoread[7]                                                                             ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.024      ; 1.207      ;
; 0.983 ; indexnumtoread[5]                                                                             ; indexnumtoread[8]                                                                                                     ; clk          ; clk         ; 0.000        ; 0.088      ; 1.242      ;
; 0.985 ; indexnumtoread[6]                                                                             ; indexnumtoread[9]                                                                                                     ; clk          ; clk         ; 0.000        ; 0.088      ; 1.244      ;
; 0.985 ; indexnumtoread[0]                                                                             ; indexnumtoread[4]                                                                                                     ; clk          ; clk         ; 0.000        ; 0.092      ; 1.248      ;
; 0.994 ; indexnumtoread[5]                                                                             ; indexnumtoread[9]                                                                                                     ; clk          ; clk         ; 0.000        ; 0.088      ; 1.253      ;
; 0.996 ; indexnumtoread[0]                                                                             ; indexnumtoread[5]                                                                                                     ; clk          ; clk         ; 0.000        ; 0.092      ; 1.259      ;
; 1.006 ; indexnumtoread[3]                                                                             ; indexnumtoread[6]                                                                                                     ; clk          ; clk         ; 0.000        ; 0.088      ; 1.265      ;
; 1.017 ; indexnumtoread[8]                                                                             ; indexnumtoread[9]                                                                                                     ; clk          ; clk         ; 0.000        ; 0.088      ; 1.276      ;
; 1.017 ; indexnumtoread[3]                                                                             ; indexnumtoread[7]                                                                                                     ; clk          ; clk         ; 0.000        ; 0.088      ; 1.276      ;
; 1.027 ; indexnumtoread[1]                                                                             ; indexnumtoread[2]                                                                                                     ; clk          ; clk         ; 0.000        ; 0.088      ; 1.286      ;
; 1.038 ; indexnumtoread[1]                                                                             ; indexnumtoread[3]                                                                                                     ; clk          ; clk         ; 0.000        ; 0.088      ; 1.297      ;
; 1.078 ; indexnumtoread[2]                                                                             ; indexnumtoread[6]                                                                                                     ; clk          ; clk         ; 0.000        ; 0.088      ; 1.337      ;
; 1.079 ; indexnumtoread[4]                                                                             ; indexnumtoread[8]                                                                                                     ; clk          ; clk         ; 0.000        ; 0.088      ; 1.338      ;
; 1.089 ; indexnumtoread[2]                                                                             ; indexnumtoread[7]                                                                                                     ; clk          ; clk         ; 0.000        ; 0.088      ; 1.348      ;
; 1.090 ; indexnumtoread[4]                                                                             ; indexnumtoread[9]                                                                                                     ; clk          ; clk         ; 0.000        ; 0.088      ; 1.349      ;
; 1.093 ; indexnumtoread[7]                                                                             ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|ram_block1a8~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.014      ; 1.308      ;
; 1.095 ; indexnumtoread[0]                                                                             ; indexnumtoread[6]                                                                                                     ; clk          ; clk         ; 0.000        ; 0.092      ; 1.358      ;
; 1.106 ; indexnumtoread[0]                                                                             ; indexnumtoread[7]                                                                                                     ; clk          ; clk         ; 0.000        ; 0.092      ; 1.369      ;
; 1.116 ; indexnumtoread[3]                                                                             ; indexnumtoread[8]                                                                                                     ; clk          ; clk         ; 0.000        ; 0.088      ; 1.375      ;
; 1.127 ; indexnumtoread[3]                                                                             ; indexnumtoread[9]                                                                                                     ; clk          ; clk         ; 0.000        ; 0.088      ; 1.386      ;
; 1.137 ; indexnumtoread[1]                                                                             ; indexnumtoread[4]                                                                                                     ; clk          ; clk         ; 0.000        ; 0.088      ; 1.396      ;
; 1.144 ; indexnumtoread[8]                                                                             ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.024      ; 1.369      ;
; 1.148 ; indexnumtoread[1]                                                                             ; indexnumtoread[5]                                                                                                     ; clk          ; clk         ; 0.000        ; 0.088      ; 1.407      ;
; 1.188 ; indexnumtoread[2]                                                                             ; indexnumtoread[8]                                                                                                     ; clk          ; clk         ; 0.000        ; 0.088      ; 1.447      ;
; 1.199 ; indexnumtoread[2]                                                                             ; indexnumtoread[9]                                                                                                     ; clk          ; clk         ; 0.000        ; 0.088      ; 1.458      ;
; 1.205 ; indexnumtoread[0]                                                                             ; indexnumtoread[8]                                                                                                     ; clk          ; clk         ; 0.000        ; 0.092      ; 1.468      ;
; 1.216 ; indexnumtoread[0]                                                                             ; indexnumtoread[9]                                                                                                     ; clk          ; clk         ; 0.000        ; 0.092      ; 1.479      ;
; 1.231 ; indexnumtoread[9]                                                                             ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.024      ; 1.456      ;
; 1.243 ; indexnumtoread[6]                                                                             ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.024      ; 1.468      ;
; 1.247 ; indexnumtoread[1]                                                                             ; indexnumtoread[6]                                                                                                     ; clk          ; clk         ; 0.000        ; 0.088      ; 1.506      ;
; 1.258 ; indexnumtoread[1]                                                                             ; indexnumtoread[7]                                                                                                     ; clk          ; clk         ; 0.000        ; 0.088      ; 1.517      ;
; 1.357 ; indexnumtoread[1]                                                                             ; indexnumtoread[8]                                                                                                     ; clk          ; clk         ; 0.000        ; 0.088      ; 1.616      ;
; 1.368 ; indexnumtoread[1]                                                                             ; indexnumtoread[9]                                                                                                     ; clk          ; clk         ; 0.000        ; 0.088      ; 1.627      ;
; 1.388 ; indexnumtoread[5]                                                                             ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.024      ; 1.613      ;
; 1.439 ; indexnumtoread[6]                                                                             ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|ram_block1a8~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.014      ; 1.654      ;
; 1.580 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[11] ; data_good~reg0                                                                                                        ; clk          ; clk         ; 0.000        ; 0.178      ; 1.929      ;
; 1.593 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[15] ; data_good~reg0                                                                                                        ; clk          ; clk         ; 0.000        ; 0.178      ; 1.942      ;
; 1.597 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[9]  ; data_good~reg0                                                                                                        ; clk          ; clk         ; 0.000        ; 0.168      ; 1.936      ;
; 1.634 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[13] ; data_good~reg0                                                                                                        ; clk          ; clk         ; 0.000        ; 0.178      ; 1.983      ;
; 1.644 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[4]  ; data_good~reg0                                                                                                        ; clk          ; clk         ; 0.000        ; 0.168      ; 1.983      ;
; 1.744 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[10] ; data_good~reg0                                                                                                        ; clk          ; clk         ; 0.000        ; 0.178      ; 2.093      ;
; 1.744 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[6]  ; data_good~reg0                                                                                                        ; clk          ; clk         ; 0.000        ; 0.168      ; 2.083      ;
; 1.755 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[12] ; data_good~reg0                                                                                                        ; clk          ; clk         ; 0.000        ; 0.178      ; 2.104      ;
; 1.784 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[5]  ; data_good~reg0                                                                                                        ; clk          ; clk         ; 0.000        ; 0.168      ; 2.123      ;
; 1.799 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[14] ; data_good~reg0                                                                                                        ; clk          ; clk         ; 0.000        ; 0.178      ; 2.148      ;
; 1.836 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[3]  ; data_good~reg0                                                                                                        ; clk          ; clk         ; 0.000        ; 0.168      ; 2.175      ;
; 1.863 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[0]  ; data_good~reg0                                                                                                        ; clk          ; clk         ; 0.000        ; 0.168      ; 2.202      ;
; 1.870 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[8]  ; data_good~reg0                                                                                                        ; clk          ; clk         ; 0.000        ; 0.178      ; 2.219      ;
; 1.874 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[7]  ; data_good~reg0                                                                                                        ; clk          ; clk         ; 0.000        ; 0.168      ; 2.213      ;
; 1.892 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[11] ; indexnumtoread[0]                                                                                                     ; clk          ; clk         ; 0.000        ; 0.178      ; 2.241      ;
; 1.905 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[15] ; indexnumtoread[0]                                                                                                     ; clk          ; clk         ; 0.000        ; 0.178      ; 2.254      ;
; 1.909 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[9]  ; indexnumtoread[0]                                                                                                     ; clk          ; clk         ; 0.000        ; 0.168      ; 2.248      ;
; 1.946 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[13] ; indexnumtoread[0]                                                                                                     ; clk          ; clk         ; 0.000        ; 0.178      ; 2.295      ;
; 1.954 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[2]  ; data_good~reg0                                                                                                        ; clk          ; clk         ; 0.000        ; 0.168      ; 2.293      ;
; 1.956 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[4]  ; indexnumtoread[0]                                                                                                     ; clk          ; clk         ; 0.000        ; 0.168      ; 2.295      ;
; 2.015 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[1]  ; data_good~reg0                                                                                                        ; clk          ; clk         ; 0.000        ; 0.168      ; 2.354      ;
; 2.054 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[10] ; indexnumtoread[0]                                                                                                     ; clk          ; clk         ; 0.000        ; 0.178      ; 2.403      ;
; 2.056 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[6]  ; indexnumtoread[0]                                                                                                     ; clk          ; clk         ; 0.000        ; 0.168      ; 2.395      ;
; 2.067 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[12] ; indexnumtoread[0]                                                                                                     ; clk          ; clk         ; 0.000        ; 0.178      ; 2.416      ;
; 2.096 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[5]  ; indexnumtoread[0]                                                                                                     ; clk          ; clk         ; 0.000        ; 0.168      ; 2.435      ;
+-------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; clk   ; -0.808 ; -13.563           ;
+-------+--------+-------------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; clk   ; 0.173 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; clk   ; -3.000 ; -54.489                         ;
+-------+--------+---------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk'                                                                                                                                                                ;
+--------+-----------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                     ; To Node           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+------------+------------+
; -0.808 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[1]  ; indexnumtoread[9] ; clk          ; clk         ; 1.000        ; -0.025     ; 1.770      ;
; -0.808 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[1]  ; indexnumtoread[8] ; clk          ; clk         ; 1.000        ; -0.025     ; 1.770      ;
; -0.808 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[1]  ; indexnumtoread[1] ; clk          ; clk         ; 1.000        ; -0.025     ; 1.770      ;
; -0.808 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[1]  ; indexnumtoread[2] ; clk          ; clk         ; 1.000        ; -0.025     ; 1.770      ;
; -0.808 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[1]  ; indexnumtoread[3] ; clk          ; clk         ; 1.000        ; -0.025     ; 1.770      ;
; -0.808 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[1]  ; indexnumtoread[4] ; clk          ; clk         ; 1.000        ; -0.025     ; 1.770      ;
; -0.808 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[1]  ; indexnumtoread[5] ; clk          ; clk         ; 1.000        ; -0.025     ; 1.770      ;
; -0.808 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[1]  ; indexnumtoread[6] ; clk          ; clk         ; 1.000        ; -0.025     ; 1.770      ;
; -0.808 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[1]  ; indexnumtoread[7] ; clk          ; clk         ; 1.000        ; -0.025     ; 1.770      ;
; -0.778 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[2]  ; indexnumtoread[9] ; clk          ; clk         ; 1.000        ; -0.025     ; 1.740      ;
; -0.778 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[2]  ; indexnumtoread[8] ; clk          ; clk         ; 1.000        ; -0.025     ; 1.740      ;
; -0.778 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[2]  ; indexnumtoread[1] ; clk          ; clk         ; 1.000        ; -0.025     ; 1.740      ;
; -0.778 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[2]  ; indexnumtoread[2] ; clk          ; clk         ; 1.000        ; -0.025     ; 1.740      ;
; -0.778 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[2]  ; indexnumtoread[3] ; clk          ; clk         ; 1.000        ; -0.025     ; 1.740      ;
; -0.778 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[2]  ; indexnumtoread[4] ; clk          ; clk         ; 1.000        ; -0.025     ; 1.740      ;
; -0.778 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[2]  ; indexnumtoread[5] ; clk          ; clk         ; 1.000        ; -0.025     ; 1.740      ;
; -0.778 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[2]  ; indexnumtoread[6] ; clk          ; clk         ; 1.000        ; -0.025     ; 1.740      ;
; -0.778 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[2]  ; indexnumtoread[7] ; clk          ; clk         ; 1.000        ; -0.025     ; 1.740      ;
; -0.748 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[8]  ; indexnumtoread[9] ; clk          ; clk         ; 1.000        ; -0.021     ; 1.714      ;
; -0.748 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[8]  ; indexnumtoread[8] ; clk          ; clk         ; 1.000        ; -0.021     ; 1.714      ;
; -0.748 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[8]  ; indexnumtoread[1] ; clk          ; clk         ; 1.000        ; -0.021     ; 1.714      ;
; -0.748 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[8]  ; indexnumtoread[2] ; clk          ; clk         ; 1.000        ; -0.021     ; 1.714      ;
; -0.748 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[8]  ; indexnumtoread[3] ; clk          ; clk         ; 1.000        ; -0.021     ; 1.714      ;
; -0.748 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[8]  ; indexnumtoread[4] ; clk          ; clk         ; 1.000        ; -0.021     ; 1.714      ;
; -0.748 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[8]  ; indexnumtoread[5] ; clk          ; clk         ; 1.000        ; -0.021     ; 1.714      ;
; -0.748 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[8]  ; indexnumtoread[6] ; clk          ; clk         ; 1.000        ; -0.021     ; 1.714      ;
; -0.748 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[8]  ; indexnumtoread[7] ; clk          ; clk         ; 1.000        ; -0.021     ; 1.714      ;
; -0.728 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[0]  ; indexnumtoread[9] ; clk          ; clk         ; 1.000        ; -0.025     ; 1.690      ;
; -0.728 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[0]  ; indexnumtoread[8] ; clk          ; clk         ; 1.000        ; -0.025     ; 1.690      ;
; -0.728 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[0]  ; indexnumtoread[1] ; clk          ; clk         ; 1.000        ; -0.025     ; 1.690      ;
; -0.728 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[0]  ; indexnumtoread[2] ; clk          ; clk         ; 1.000        ; -0.025     ; 1.690      ;
; -0.728 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[0]  ; indexnumtoread[3] ; clk          ; clk         ; 1.000        ; -0.025     ; 1.690      ;
; -0.728 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[0]  ; indexnumtoread[4] ; clk          ; clk         ; 1.000        ; -0.025     ; 1.690      ;
; -0.728 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[0]  ; indexnumtoread[5] ; clk          ; clk         ; 1.000        ; -0.025     ; 1.690      ;
; -0.728 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[0]  ; indexnumtoread[6] ; clk          ; clk         ; 1.000        ; -0.025     ; 1.690      ;
; -0.728 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[0]  ; indexnumtoread[7] ; clk          ; clk         ; 1.000        ; -0.025     ; 1.690      ;
; -0.713 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[7]  ; indexnumtoread[9] ; clk          ; clk         ; 1.000        ; -0.025     ; 1.675      ;
; -0.713 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[7]  ; indexnumtoread[8] ; clk          ; clk         ; 1.000        ; -0.025     ; 1.675      ;
; -0.713 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[7]  ; indexnumtoread[1] ; clk          ; clk         ; 1.000        ; -0.025     ; 1.675      ;
; -0.713 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[7]  ; indexnumtoread[2] ; clk          ; clk         ; 1.000        ; -0.025     ; 1.675      ;
; -0.713 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[7]  ; indexnumtoread[3] ; clk          ; clk         ; 1.000        ; -0.025     ; 1.675      ;
; -0.713 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[7]  ; indexnumtoread[4] ; clk          ; clk         ; 1.000        ; -0.025     ; 1.675      ;
; -0.713 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[7]  ; indexnumtoread[5] ; clk          ; clk         ; 1.000        ; -0.025     ; 1.675      ;
; -0.713 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[7]  ; indexnumtoread[6] ; clk          ; clk         ; 1.000        ; -0.025     ; 1.675      ;
; -0.713 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[7]  ; indexnumtoread[7] ; clk          ; clk         ; 1.000        ; -0.025     ; 1.675      ;
; -0.708 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[14] ; indexnumtoread[9] ; clk          ; clk         ; 1.000        ; -0.021     ; 1.674      ;
; -0.708 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[14] ; indexnumtoread[8] ; clk          ; clk         ; 1.000        ; -0.021     ; 1.674      ;
; -0.708 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[14] ; indexnumtoread[1] ; clk          ; clk         ; 1.000        ; -0.021     ; 1.674      ;
; -0.708 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[14] ; indexnumtoread[2] ; clk          ; clk         ; 1.000        ; -0.021     ; 1.674      ;
; -0.708 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[14] ; indexnumtoread[3] ; clk          ; clk         ; 1.000        ; -0.021     ; 1.674      ;
; -0.708 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[14] ; indexnumtoread[4] ; clk          ; clk         ; 1.000        ; -0.021     ; 1.674      ;
; -0.708 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[14] ; indexnumtoread[5] ; clk          ; clk         ; 1.000        ; -0.021     ; 1.674      ;
; -0.708 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[14] ; indexnumtoread[6] ; clk          ; clk         ; 1.000        ; -0.021     ; 1.674      ;
; -0.708 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[14] ; indexnumtoread[7] ; clk          ; clk         ; 1.000        ; -0.021     ; 1.674      ;
; -0.706 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[3]  ; indexnumtoread[9] ; clk          ; clk         ; 1.000        ; -0.025     ; 1.668      ;
; -0.706 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[3]  ; indexnumtoread[8] ; clk          ; clk         ; 1.000        ; -0.025     ; 1.668      ;
; -0.706 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[3]  ; indexnumtoread[1] ; clk          ; clk         ; 1.000        ; -0.025     ; 1.668      ;
; -0.706 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[3]  ; indexnumtoread[2] ; clk          ; clk         ; 1.000        ; -0.025     ; 1.668      ;
; -0.706 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[3]  ; indexnumtoread[3] ; clk          ; clk         ; 1.000        ; -0.025     ; 1.668      ;
; -0.706 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[3]  ; indexnumtoread[4] ; clk          ; clk         ; 1.000        ; -0.025     ; 1.668      ;
; -0.706 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[3]  ; indexnumtoread[5] ; clk          ; clk         ; 1.000        ; -0.025     ; 1.668      ;
; -0.706 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[3]  ; indexnumtoread[6] ; clk          ; clk         ; 1.000        ; -0.025     ; 1.668      ;
; -0.706 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[3]  ; indexnumtoread[7] ; clk          ; clk         ; 1.000        ; -0.025     ; 1.668      ;
; -0.690 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[12] ; indexnumtoread[9] ; clk          ; clk         ; 1.000        ; -0.021     ; 1.656      ;
; -0.690 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[12] ; indexnumtoread[8] ; clk          ; clk         ; 1.000        ; -0.021     ; 1.656      ;
; -0.690 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[12] ; indexnumtoread[1] ; clk          ; clk         ; 1.000        ; -0.021     ; 1.656      ;
; -0.690 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[12] ; indexnumtoread[2] ; clk          ; clk         ; 1.000        ; -0.021     ; 1.656      ;
; -0.690 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[12] ; indexnumtoread[3] ; clk          ; clk         ; 1.000        ; -0.021     ; 1.656      ;
; -0.690 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[12] ; indexnumtoread[4] ; clk          ; clk         ; 1.000        ; -0.021     ; 1.656      ;
; -0.690 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[12] ; indexnumtoread[5] ; clk          ; clk         ; 1.000        ; -0.021     ; 1.656      ;
; -0.690 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[12] ; indexnumtoread[6] ; clk          ; clk         ; 1.000        ; -0.021     ; 1.656      ;
; -0.690 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[12] ; indexnumtoread[7] ; clk          ; clk         ; 1.000        ; -0.021     ; 1.656      ;
; -0.666 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[5]  ; indexnumtoread[9] ; clk          ; clk         ; 1.000        ; -0.025     ; 1.628      ;
; -0.666 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[5]  ; indexnumtoread[8] ; clk          ; clk         ; 1.000        ; -0.025     ; 1.628      ;
; -0.666 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[5]  ; indexnumtoread[1] ; clk          ; clk         ; 1.000        ; -0.025     ; 1.628      ;
; -0.666 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[5]  ; indexnumtoread[2] ; clk          ; clk         ; 1.000        ; -0.025     ; 1.628      ;
; -0.666 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[5]  ; indexnumtoread[3] ; clk          ; clk         ; 1.000        ; -0.025     ; 1.628      ;
; -0.666 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[5]  ; indexnumtoread[4] ; clk          ; clk         ; 1.000        ; -0.025     ; 1.628      ;
; -0.666 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[5]  ; indexnumtoread[5] ; clk          ; clk         ; 1.000        ; -0.025     ; 1.628      ;
; -0.666 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[5]  ; indexnumtoread[6] ; clk          ; clk         ; 1.000        ; -0.025     ; 1.628      ;
; -0.666 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[5]  ; indexnumtoread[7] ; clk          ; clk         ; 1.000        ; -0.025     ; 1.628      ;
; -0.657 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[10] ; indexnumtoread[9] ; clk          ; clk         ; 1.000        ; -0.021     ; 1.623      ;
; -0.657 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[10] ; indexnumtoread[8] ; clk          ; clk         ; 1.000        ; -0.021     ; 1.623      ;
; -0.657 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[10] ; indexnumtoread[1] ; clk          ; clk         ; 1.000        ; -0.021     ; 1.623      ;
; -0.657 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[10] ; indexnumtoread[2] ; clk          ; clk         ; 1.000        ; -0.021     ; 1.623      ;
; -0.657 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[10] ; indexnumtoread[3] ; clk          ; clk         ; 1.000        ; -0.021     ; 1.623      ;
; -0.657 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[10] ; indexnumtoread[4] ; clk          ; clk         ; 1.000        ; -0.021     ; 1.623      ;
; -0.657 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[10] ; indexnumtoread[5] ; clk          ; clk         ; 1.000        ; -0.021     ; 1.623      ;
; -0.657 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[10] ; indexnumtoread[6] ; clk          ; clk         ; 1.000        ; -0.021     ; 1.623      ;
; -0.657 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[10] ; indexnumtoread[7] ; clk          ; clk         ; 1.000        ; -0.021     ; 1.623      ;
; -0.645 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[6]  ; indexnumtoread[9] ; clk          ; clk         ; 1.000        ; -0.025     ; 1.607      ;
; -0.645 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[6]  ; indexnumtoread[8] ; clk          ; clk         ; 1.000        ; -0.025     ; 1.607      ;
; -0.645 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[6]  ; indexnumtoread[1] ; clk          ; clk         ; 1.000        ; -0.025     ; 1.607      ;
; -0.645 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[6]  ; indexnumtoread[2] ; clk          ; clk         ; 1.000        ; -0.025     ; 1.607      ;
; -0.645 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[6]  ; indexnumtoread[3] ; clk          ; clk         ; 1.000        ; -0.025     ; 1.607      ;
; -0.645 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[6]  ; indexnumtoread[4] ; clk          ; clk         ; 1.000        ; -0.025     ; 1.607      ;
; -0.645 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[6]  ; indexnumtoread[5] ; clk          ; clk         ; 1.000        ; -0.025     ; 1.607      ;
; -0.645 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[6]  ; indexnumtoread[6] ; clk          ; clk         ; 1.000        ; -0.025     ; 1.607      ;
; -0.645 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[6]  ; indexnumtoread[7] ; clk          ; clk         ; 1.000        ; -0.025     ; 1.607      ;
; -0.631 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[13] ; indexnumtoread[9] ; clk          ; clk         ; 1.000        ; -0.021     ; 1.597      ;
+--------+-----------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk'                                                                                                                                                                                                                                                                                            ;
+-------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                             ; To Node                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.173 ; indexnumtoread[0]                                                                                                     ; indexnumtoread[0]                                                                                                     ; clk          ; clk         ; 0.000        ; 0.050      ; 0.307      ;
; 0.192 ; indexnumtoread[9]                                                                                                     ; indexnumtoread[9]                                                                                                     ; clk          ; clk         ; 0.000        ; 0.049      ; 0.325      ;
; 0.292 ; indexnumtoread[4]                                                                                                     ; indexnumtoread[4]                                                                                                     ; clk          ; clk         ; 0.000        ; 0.049      ; 0.425      ;
; 0.292 ; indexnumtoread[2]                                                                                                     ; indexnumtoread[2]                                                                                                     ; clk          ; clk         ; 0.000        ; 0.049      ; 0.425      ;
; 0.293 ; indexnumtoread[6]                                                                                                     ; indexnumtoread[6]                                                                                                     ; clk          ; clk         ; 0.000        ; 0.049      ; 0.426      ;
; 0.293 ; indexnumtoread[5]                                                                                                     ; indexnumtoread[5]                                                                                                     ; clk          ; clk         ; 0.000        ; 0.049      ; 0.426      ;
; 0.294 ; indexnumtoread[7]                                                                                                     ; indexnumtoread[7]                                                                                                     ; clk          ; clk         ; 0.000        ; 0.049      ; 0.427      ;
; 0.299 ; indexnumtoread[0]                                                                                                     ; indexnumtoread[1]                                                                                                     ; clk          ; clk         ; 0.000        ; 0.052      ; 0.435      ;
; 0.306 ; indexnumtoread[3]                                                                                                     ; indexnumtoread[3]                                                                                                     ; clk          ; clk         ; 0.000        ; 0.049      ; 0.439      ;
; 0.331 ; indexnumtoread[1]                                                                                                     ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.043      ; 0.478      ;
; 0.336 ; indexnumtoread[4]                                                                                                     ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.043      ; 0.483      ;
; 0.344 ; indexnumtoread[0]                                                                                                     ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.046      ; 0.494      ;
; 0.345 ; indexnumtoread[2]                                                                                                     ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.043      ; 0.492      ;
; 0.352 ; indexnumtoread[8]                                                                                                     ; indexnumtoread[8]                                                                                                     ; clk          ; clk         ; 0.000        ; 0.049      ; 0.485      ;
; 0.365 ; indexnumtoread[1]                                                                                                     ; indexnumtoread[1]                                                                                                     ; clk          ; clk         ; 0.000        ; 0.049      ; 0.498      ;
; 0.371 ; indexnumtoread[3]                                                                                                     ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.043      ; 0.518      ;
; 0.419 ; indexnumtoread[4]                                                                                                     ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|ram_block1a8~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.039      ; 0.562      ;
; 0.421 ; indexnumtoread[3]                                                                                                     ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|ram_block1a8~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.039      ; 0.564      ;
; 0.427 ; indexnumtoread[0]                                                                                                     ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|ram_block1a8~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.042      ; 0.573      ;
; 0.433 ; indexnumtoread[5]                                                                                                     ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|ram_block1a8~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.039      ; 0.576      ;
; 0.439 ; indexnumtoread[8]                                                                                                     ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|ram_block1a8~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.039      ; 0.582      ;
; 0.439 ; indexnumtoread[9]                                                                                                     ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|ram_block1a8~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.039      ; 0.582      ;
; 0.441 ; indexnumtoread[4]                                                                                                     ; indexnumtoread[5]                                                                                                     ; clk          ; clk         ; 0.000        ; 0.049      ; 0.574      ;
; 0.441 ; indexnumtoread[2]                                                                                                     ; indexnumtoread[3]                                                                                                     ; clk          ; clk         ; 0.000        ; 0.049      ; 0.574      ;
; 0.442 ; indexnumtoread[6]                                                                                                     ; indexnumtoread[7]                                                                                                     ; clk          ; clk         ; 0.000        ; 0.049      ; 0.575      ;
; 0.448 ; indexnumtoread[1]                                                                                                     ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|ram_block1a8~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.039      ; 0.591      ;
; 0.451 ; indexnumtoread[2]                                                                                                     ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|ram_block1a8~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.039      ; 0.594      ;
; 0.451 ; indexnumtoread[5]                                                                                                     ; indexnumtoread[6]                                                                                                     ; clk          ; clk         ; 0.000        ; 0.049      ; 0.584      ;
; 0.452 ; indexnumtoread[0]                                                                                                     ; indexnumtoread[2]                                                                                                     ; clk          ; clk         ; 0.000        ; 0.052      ; 0.588      ;
; 0.452 ; indexnumtoread[7]                                                                                                     ; indexnumtoread[8]                                                                                                     ; clk          ; clk         ; 0.000        ; 0.049      ; 0.585      ;
; 0.454 ; indexnumtoread[5]                                                                                                     ; indexnumtoread[7]                                                                                                     ; clk          ; clk         ; 0.000        ; 0.049      ; 0.587      ;
; 0.455 ; indexnumtoread[7]                                                                                                     ; indexnumtoread[9]                                                                                                     ; clk          ; clk         ; 0.000        ; 0.049      ; 0.588      ;
; 0.455 ; indexnumtoread[0]                                                                                                     ; indexnumtoread[3]                                                                                                     ; clk          ; clk         ; 0.000        ; 0.052      ; 0.591      ;
; 0.462 ; indexnumtoread[7]                                                                                                     ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.043      ; 0.609      ;
; 0.464 ; indexnumtoread[3]                                                                                                     ; indexnumtoread[4]                                                                                                     ; clk          ; clk         ; 0.000        ; 0.049      ; 0.597      ;
; 0.467 ; indexnumtoread[3]                                                                                                     ; indexnumtoread[5]                                                                                                     ; clk          ; clk         ; 0.000        ; 0.049      ; 0.600      ;
; 0.501 ; indexnumtoread[8]                                                                                                     ; indexnumtoread[9]                                                                                                     ; clk          ; clk         ; 0.000        ; 0.049      ; 0.634      ;
; 0.504 ; indexnumtoread[4]                                                                                                     ; indexnumtoread[6]                                                                                                     ; clk          ; clk         ; 0.000        ; 0.049      ; 0.637      ;
; 0.504 ; indexnumtoread[2]                                                                                                     ; indexnumtoread[4]                                                                                                     ; clk          ; clk         ; 0.000        ; 0.049      ; 0.637      ;
; 0.505 ; indexnumtoread[6]                                                                                                     ; indexnumtoread[8]                                                                                                     ; clk          ; clk         ; 0.000        ; 0.049      ; 0.638      ;
; 0.507 ; indexnumtoread[4]                                                                                                     ; indexnumtoread[7]                                                                                                     ; clk          ; clk         ; 0.000        ; 0.049      ; 0.640      ;
; 0.507 ; indexnumtoread[2]                                                                                                     ; indexnumtoread[5]                                                                                                     ; clk          ; clk         ; 0.000        ; 0.049      ; 0.640      ;
; 0.508 ; indexnumtoread[6]                                                                                                     ; indexnumtoread[9]                                                                                                     ; clk          ; clk         ; 0.000        ; 0.049      ; 0.641      ;
; 0.517 ; indexnumtoread[1]                                                                                                     ; indexnumtoread[2]                                                                                                     ; clk          ; clk         ; 0.000        ; 0.049      ; 0.650      ;
; 0.517 ; indexnumtoread[5]                                                                                                     ; indexnumtoread[8]                                                                                                     ; clk          ; clk         ; 0.000        ; 0.049      ; 0.650      ;
; 0.518 ; indexnumtoread[0]                                                                                                     ; indexnumtoread[4]                                                                                                     ; clk          ; clk         ; 0.000        ; 0.052      ; 0.654      ;
; 0.520 ; indexnumtoread[7]                                                                                                     ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|ram_block1a8~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.039      ; 0.663      ;
; 0.520 ; indexnumtoread[1]                                                                                                     ; indexnumtoread[3]                                                                                                     ; clk          ; clk         ; 0.000        ; 0.049      ; 0.653      ;
; 0.520 ; indexnumtoread[5]                                                                                                     ; indexnumtoread[9]                                                                                                     ; clk          ; clk         ; 0.000        ; 0.049      ; 0.653      ;
; 0.521 ; indexnumtoread[0]                                                                                                     ; indexnumtoread[5]                                                                                                     ; clk          ; clk         ; 0.000        ; 0.052      ; 0.657      ;
; 0.530 ; indexnumtoread[3]                                                                                                     ; indexnumtoread[6]                                                                                                     ; clk          ; clk         ; 0.000        ; 0.049      ; 0.663      ;
; 0.533 ; indexnumtoread[3]                                                                                                     ; indexnumtoread[7]                                                                                                     ; clk          ; clk         ; 0.000        ; 0.049      ; 0.666      ;
; 0.549 ; indexnumtoread[8]                                                                                                     ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.043      ; 0.696      ;
; 0.570 ; indexnumtoread[4]                                                                                                     ; indexnumtoread[8]                                                                                                     ; clk          ; clk         ; 0.000        ; 0.049      ; 0.703      ;
; 0.570 ; indexnumtoread[2]                                                                                                     ; indexnumtoread[6]                                                                                                     ; clk          ; clk         ; 0.000        ; 0.049      ; 0.703      ;
; 0.573 ; indexnumtoread[4]                                                                                                     ; indexnumtoread[9]                                                                                                     ; clk          ; clk         ; 0.000        ; 0.049      ; 0.706      ;
; 0.573 ; indexnumtoread[2]                                                                                                     ; indexnumtoread[7]                                                                                                     ; clk          ; clk         ; 0.000        ; 0.049      ; 0.706      ;
; 0.583 ; indexnumtoread[1]                                                                                                     ; indexnumtoread[4]                                                                                                     ; clk          ; clk         ; 0.000        ; 0.049      ; 0.716      ;
; 0.584 ; indexnumtoread[0]                                                                                                     ; indexnumtoread[6]                                                                                                     ; clk          ; clk         ; 0.000        ; 0.052      ; 0.720      ;
; 0.586 ; indexnumtoread[1]                                                                                                     ; indexnumtoread[5]                                                                                                     ; clk          ; clk         ; 0.000        ; 0.049      ; 0.719      ;
; 0.587 ; indexnumtoread[0]                                                                                                     ; indexnumtoread[7]                                                                                                     ; clk          ; clk         ; 0.000        ; 0.052      ; 0.723      ;
; 0.596 ; indexnumtoread[3]                                                                                                     ; indexnumtoread[8]                                                                                                     ; clk          ; clk         ; 0.000        ; 0.049      ; 0.729      ;
; 0.599 ; indexnumtoread[3]                                                                                                     ; indexnumtoread[9]                                                                                                     ; clk          ; clk         ; 0.000        ; 0.049      ; 0.732      ;
; 0.610 ; indexnumtoread[6]                                                                                                     ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.043      ; 0.757      ;
; 0.610 ; indexnumtoread[9]                                                                                                     ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.043      ; 0.757      ;
; 0.636 ; indexnumtoread[2]                                                                                                     ; indexnumtoread[8]                                                                                                     ; clk          ; clk         ; 0.000        ; 0.049      ; 0.769      ;
; 0.639 ; indexnumtoread[2]                                                                                                     ; indexnumtoread[9]                                                                                                     ; clk          ; clk         ; 0.000        ; 0.049      ; 0.772      ;
; 0.649 ; indexnumtoread[1]                                                                                                     ; indexnumtoread[6]                                                                                                     ; clk          ; clk         ; 0.000        ; 0.049      ; 0.782      ;
; 0.650 ; indexnumtoread[0]                                                                                                     ; indexnumtoread[8]                                                                                                     ; clk          ; clk         ; 0.000        ; 0.052      ; 0.786      ;
; 0.652 ; indexnumtoread[1]                                                                                                     ; indexnumtoread[7]                                                                                                     ; clk          ; clk         ; 0.000        ; 0.049      ; 0.785      ;
; 0.653 ; indexnumtoread[0]                                                                                                     ; indexnumtoread[9]                                                                                                     ; clk          ; clk         ; 0.000        ; 0.052      ; 0.789      ;
; 0.682 ; indexnumtoread[5]                                                                                                     ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.043      ; 0.829      ;
; 0.715 ; indexnumtoread[1]                                                                                                     ; indexnumtoread[8]                                                                                                     ; clk          ; clk         ; 0.000        ; 0.049      ; 0.848      ;
; 0.718 ; indexnumtoread[1]                                                                                                     ; indexnumtoread[9]                                                                                                     ; clk          ; clk         ; 0.000        ; 0.049      ; 0.851      ;
; 0.720 ; indexnumtoread[6]                                                                                                     ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|ram_block1a8~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.039      ; 0.863      ;
; 0.818 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[9]                          ; data_good~reg0                                                                                                        ; clk          ; clk         ; 0.000        ; 0.071      ; 0.973      ;
; 0.851 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[11]                         ; data_good~reg0                                                                                                        ; clk          ; clk         ; 0.000        ; 0.075      ; 1.010      ;
; 0.859 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[15]                         ; data_good~reg0                                                                                                        ; clk          ; clk         ; 0.000        ; 0.075      ; 1.018      ;
; 0.871 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[4]                          ; data_good~reg0                                                                                                        ; clk          ; clk         ; 0.000        ; 0.071      ; 1.026      ;
; 0.890 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[13]                         ; data_good~reg0                                                                                                        ; clk          ; clk         ; 0.000        ; 0.075      ; 1.049      ;
; 0.921 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[6]                          ; data_good~reg0                                                                                                        ; clk          ; clk         ; 0.000        ; 0.071      ; 1.076      ;
; 0.934 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[5]                          ; data_good~reg0                                                                                                        ; clk          ; clk         ; 0.000        ; 0.071      ; 1.089      ;
; 0.941 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[12]                         ; data_good~reg0                                                                                                        ; clk          ; clk         ; 0.000        ; 0.075      ; 1.100      ;
; 0.948 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[14]                         ; data_good~reg0                                                                                                        ; clk          ; clk         ; 0.000        ; 0.075      ; 1.107      ;
; 0.949 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[10]                         ; data_good~reg0                                                                                                        ; clk          ; clk         ; 0.000        ; 0.075      ; 1.108      ;
; 0.957 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[3]                          ; data_good~reg0                                                                                                        ; clk          ; clk         ; 0.000        ; 0.071      ; 1.112      ;
; 0.973 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[9]                          ; indexnumtoread[0]                                                                                                     ; clk          ; clk         ; 0.000        ; 0.071      ; 1.128      ;
; 0.974 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[7]                          ; data_good~reg0                                                                                                        ; clk          ; clk         ; 0.000        ; 0.071      ; 1.129      ;
; 0.977 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[0]                          ; data_good~reg0                                                                                                        ; clk          ; clk         ; 0.000        ; 0.071      ; 1.132      ;
; 1.004 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[8]                          ; data_good~reg0                                                                                                        ; clk          ; clk         ; 0.000        ; 0.075      ; 1.163      ;
; 1.006 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[11]                         ; indexnumtoread[0]                                                                                                     ; clk          ; clk         ; 0.000        ; 0.075      ; 1.165      ;
; 1.014 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[15]                         ; indexnumtoread[0]                                                                                                     ; clk          ; clk         ; 0.000        ; 0.075      ; 1.173      ;
; 1.019 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[2]                          ; data_good~reg0                                                                                                        ; clk          ; clk         ; 0.000        ; 0.071      ; 1.174      ;
; 1.026 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[4]                          ; indexnumtoread[0]                                                                                                     ; clk          ; clk         ; 0.000        ; 0.071      ; 1.181      ;
; 1.042 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[1]                          ; data_good~reg0                                                                                                        ; clk          ; clk         ; 0.000        ; 0.071      ; 1.197      ;
; 1.045 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[13]                         ; indexnumtoread[0]                                                                                                     ; clk          ; clk         ; 0.000        ; 0.075      ; 1.204      ;
; 1.049 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|ram_block1a8~porta_address_reg0 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[15]                         ; clk          ; clk         ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|ram_block1a8~porta_address_reg0 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[14]                         ; clk          ; clk         ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|ram_block1a8~porta_address_reg0 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[13]                         ; clk          ; clk         ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|ram_block1a8~porta_address_reg0 ; indexram:indexram_inst|altsyncram:altsyncram_component|altsyncram_bci1:auto_generated|q_a[12]                         ; clk          ; clk         ; 0.000        ; 0.012      ; 1.151      ;
+-------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                           ;
+------------------+---------+-------+----------+---------+---------------------+
; Clock            ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack ; -2.563  ; 0.173 ; N/A      ; N/A     ; -3.000              ;
;  clk             ; -2.563  ; 0.173 ; N/A      ; N/A     ; -3.000              ;
; Design-wide TNS  ; -64.234 ; 0.0   ; 0.0      ; 0.0     ; -91.555             ;
;  clk             ; -64.234 ; 0.000 ; N/A      ; N/A     ; -91.555             ;
+------------------+---------+-------+----------+---------+---------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                       ;
+------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin              ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; output_value[0]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; output_value[1]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; output_value[2]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; output_value[3]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; output_value[4]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; output_value[5]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; output_value[6]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; output_value[7]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; output_value[8]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; output_value[9]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; output_value[10] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; output_value[11] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; output_value[12] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; output_value[13] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; output_value[14] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; output_value[15] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_good        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; input_value[0]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; input_value[1]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; input_value[2]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; input_value[3]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; input_value[4]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; input_value[5]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; input_value[6]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; input_value[7]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; input_value[8]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; input_value[9]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; input_value[10]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; input_value[11]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; input_value[12]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; input_value[13]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; input_value[14]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; input_value[15]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; input_index[0]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; input_index[1]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; input_index[2]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; input_index[3]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; input_index[4]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; input_index[5]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; input_index[6]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; input_index[7]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; input_index[8]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; input_index[9]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; input_index[11]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; input_index[10]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; input_index[12]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; input_index[13]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; input_index[14]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; input_index[15]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin              ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; output_value[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; output_value[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; output_value[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; output_value[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; output_value[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; output_value[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; output_value[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; output_value[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; output_value[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; output_value[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; output_value[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; output_value[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; output_value[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; output_value[13] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; output_value[14] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; output_value[15] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; data_good        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin              ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; output_value[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; output_value[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; output_value[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; output_value[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; output_value[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; output_value[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; output_value[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; output_value[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; output_value[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; output_value[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; output_value[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; output_value[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; output_value[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; output_value[13] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; output_value[14] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; output_value[15] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; data_good        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin              ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; output_value[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; output_value[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; output_value[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; output_value[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; output_value[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; output_value[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; output_value[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; output_value[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; output_value[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; output_value[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; output_value[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; output_value[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; output_value[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; output_value[13] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; output_value[14] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; output_value[15] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; data_good        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 267      ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 267      ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 32    ; 32   ;
; Unconstrained Input Port Paths  ; 192   ; 192  ;
; Unconstrained Output Ports      ; 17    ; 17   ;
; Unconstrained Output Port Paths ; 17    ; 17   ;
+---------------------------------+-------+------+


+-------------------------------------+
; Clock Status Summary                ;
+--------+-------+------+-------------+
; Target ; Clock ; Type ; Status      ;
+--------+-------+------+-------------+
; clk    ; clk   ; Base ; Constrained ;
+--------+-------+------+-------------+


+--------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                              ;
+-----------------+--------------------------------------------------------------------------------------+
; Input Port      ; Comment                                                                              ;
+-----------------+--------------------------------------------------------------------------------------+
; input_index[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; input_index[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; input_index[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; input_index[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; input_index[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; input_index[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; input_index[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; input_index[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; input_index[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; input_index[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; input_index[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; input_index[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; input_index[12] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; input_index[13] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; input_index[14] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; input_index[15] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; input_value[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; input_value[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; input_value[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; input_value[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; input_value[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; input_value[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; input_value[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; input_value[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; input_value[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; input_value[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; input_value[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; input_value[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; input_value[12] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; input_value[13] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; input_value[14] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; input_value[15] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-----------------+--------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                               ;
+------------------+---------------------------------------------------------------------------------------+
; Output Port      ; Comment                                                                               ;
+------------------+---------------------------------------------------------------------------------------+
; data_good        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; output_value[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; output_value[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; output_value[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; output_value[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; output_value[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; output_value[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; output_value[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; output_value[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; output_value[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; output_value[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; output_value[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; output_value[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; output_value[12] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; output_value[13] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; output_value[14] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; output_value[15] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------------+---------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                              ;
+-----------------+--------------------------------------------------------------------------------------+
; Input Port      ; Comment                                                                              ;
+-----------------+--------------------------------------------------------------------------------------+
; input_index[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; input_index[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; input_index[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; input_index[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; input_index[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; input_index[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; input_index[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; input_index[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; input_index[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; input_index[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; input_index[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; input_index[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; input_index[12] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; input_index[13] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; input_index[14] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; input_index[15] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; input_value[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; input_value[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; input_value[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; input_value[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; input_value[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; input_value[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; input_value[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; input_value[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; input_value[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; input_value[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; input_value[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; input_value[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; input_value[12] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; input_value[13] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; input_value[14] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; input_value[15] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-----------------+--------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                               ;
+------------------+---------------------------------------------------------------------------------------+
; Output Port      ; Comment                                                                               ;
+------------------+---------------------------------------------------------------------------------------+
; data_good        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; output_value[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; output_value[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; output_value[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; output_value[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; output_value[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; output_value[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; output_value[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; output_value[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; output_value[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; output_value[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; output_value[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; output_value[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; output_value[12] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; output_value[13] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; output_value[14] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; output_value[15] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition
    Info: Processing started: Sun Nov 26 22:06:16 2023
Info: Command: quartus_sta delaybeamformer -c delaybeamformer
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'delaybeamformer.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk clk
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -2.563
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.563             -64.234 clk 
Info (332146): Worst-case hold slack is 0.385
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.385               0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -91.555 clk 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -2.280
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.280             -56.190 clk 
Info (332146): Worst-case hold slack is 0.338
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.338               0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -90.675 clk 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -0.808
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.808             -13.563 clk 
Info (332146): Worst-case hold slack is 0.173
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.173               0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -54.489 clk 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 4868 megabytes
    Info: Processing ended: Sun Nov 26 22:06:18 2023
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


