WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 5000000
Simulation Instructions: 5000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 800 MT/s
Warmup finished CPU 0 instructions: 5000000 cycles: 1316999 cumulative IPC: 3.797 (Simulation time: 00 hr 00 min 14 sec)
Warmup complete CPU 0 instructions: 5000000 cycles: 1316999 cumulative IPC: 3.797 (Simulation time: 00 hr 00 min 14 sec)
Heartbeat CPU 0 instructions: 10000002 cycles: 53063132 heartbeat IPC: 0.1885 cumulative IPC: 0.09663 (Simulation time: 00 hr 03 min 41 sec)
Simulation finished CPU 0 instructions: 5000002 cycles: 51746134 cumulative IPC: 0.09663 (Simulation time: 00 hr 03 min 41 sec)
Simulation complete CPU 0 instructions: 5000002 cycles: 51746134 cumulative IPC: 0.09663 (Simulation time: 00 hr 03 min 41 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /scratch/cluster/hill/traces/spec2006/mcf_46B.trace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.09663 instructions: 5000002 cycles: 51746134
CPU 0 Branch Prediction Accuracy: 93.46% MPKI: 17.63 Average ROB Occupancy at Mispredict: 41.47
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.571
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 17.1
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

LLC TOTAL        ACCESS:     649866 HIT:     226504 MISS:     423362
LLC LOAD         ACCESS:     462354 HIT:     103408 MISS:     358946
LLC RFO          ACCESS:      11595 HIT:       3593 MISS:       8002
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:     108866 HIT:     108792 MISS:         74
LLC TRANSLATION  ACCESS:      67051 HIT:      10711 MISS:      56340
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 1175 cycles
cpu0_DTLB TOTAL        ACCESS:    1263067 HIT:     648097 MISS:     614970
cpu0_DTLB LOAD         ACCESS:    1263067 HIT:     648097 MISS:     614970
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 160.8 cycles
cpu0_ITLB TOTAL        ACCESS:          8 HIT:          8 MISS:          0
cpu0_ITLB LOAD         ACCESS:          8 HIT:          8 MISS:          0
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL        ACCESS:    1566501 HIT:     640065 MISS:     926436
cpu0_L1D LOAD         ACCESS:    1214028 HIT:     410271 MISS:     803757
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:     251113 HIT:     219445 MISS:      31668
cpu0_L1D TRANSLATION  ACCESS:     101360 HIT:      10349 MISS:      91011
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 552.8 cycles
cpu0_L1I TOTAL        ACCESS:          8 HIT:          8 MISS:          0
cpu0_L1I LOAD         ACCESS:          8 HIT:          8 MISS:          0
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_L2C TOTAL        ACCESS:     856762 HIT:     315751 MISS:     541011
cpu0_L2C LOAD         ACCESS:     599134 HIT:     136779 MISS:     462355
cpu0_L2C RFO          ACCESS:      20647 HIT:       9052 MISS:      11595
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:     146434 HIT:     146424 MISS:         10
cpu0_L2C TRANSLATION  ACCESS:      90547 HIT:      23496 MISS:      67051
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 939.9 cycles
cpu0_STLB TOTAL        ACCESS:     466877 HIT:     390012 MISS:      76865
cpu0_STLB LOAD         ACCESS:     466877 HIT:     390012 MISS:      76865
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 1274 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      18467
  ROW_BUFFER_MISS:     404740
 AVG DBUS CONGESTED CYCLE: 3.976
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:       1201
  FULL:      90291
