---
project:  # design a Pulse Width Modulation
  title: Pulse_Width_Modulation
  author: Shivam Bhardwaj and Sachin Sharma
  discord: ICResQ Lab
  description: Modulates the pulse of input clock
  language: Verilog
  clock_hz: 50000000
tiles: 1x1
top_module: tt_um_PWM_Generator_Verilog
source_files:
  - tt_um_PWM_Generator_Verilog.v
pinout:
  "ui[0]": clk
  "ui[1]": increase_duty
  "ui[2]": decrease_duty
  "ui[3]": ""
  "ui[4]": ""
  "ui[5]": ""
  "ui[6]": ""
  "ui[7]": ""
  "uo[0]": PWM_OUT
  "uo[1]": ""
  "uo[2]": ""
  "uo[3]": ""
  "uo[4]": ""
  "uo[5]": ""
  "uo[6]": ""
  "uo[7]": ""
  "uio[0]": ""
  "uio[1]": ""
  "uio[2]": ""
  "uio[3]": ""
  "uio[4]": ""
  "uio[5]": ""
  "uio[6]": ""
  "uio[7]": ""
yaml_version: 6
