Info (10281): Verilog HDL Declaration information at system_bd_mm_interconnect_2_router_003.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_2_router_003.sv Line: 48
Info (10281): Verilog HDL Declaration information at system_bd_mm_interconnect_2_router_003.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_2_router_003.sv Line: 49
Info (10281): Verilog HDL Declaration information at system_bd_mm_interconnect_2_router_002.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_2_router_002.sv Line: 48
Info (10281): Verilog HDL Declaration information at system_bd_mm_interconnect_2_router_002.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_2_router_002.sv Line: 49
Info (10281): Verilog HDL Declaration information at system_bd_mm_interconnect_2_router_001.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_2_router_001.sv Line: 48
Info (10281): Verilog HDL Declaration information at system_bd_mm_interconnect_2_router_001.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_2_router_001.sv Line: 49
Info (10281): Verilog HDL Declaration information at system_bd_mm_interconnect_2_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_2_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at system_bd_mm_interconnect_2_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_2_router.sv Line: 49
Info (10281): Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object "BYTE_TO_WORD_SHIFT" differs only in case from object "byte_to_word_shift" in the same scope File: /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_merlin_burst_adapter_new.sv Line: 139
Info (10281): Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object "addr_incr" differs only in case from object "ADDR_INCR" in the same scope File: /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_wrap_burst_converter.sv Line: 279
Info (10281): Verilog HDL Declaration information at system_bd_mm_interconnect_1_router_014.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_1_router_014.sv Line: 48
Info (10281): Verilog HDL Declaration information at system_bd_mm_interconnect_1_router_014.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_1_router_014.sv Line: 49
Info (10281): Verilog HDL Declaration information at system_bd_mm_interconnect_1_router_003.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_1_router_003.sv Line: 48
Info (10281): Verilog HDL Declaration information at system_bd_mm_interconnect_1_router_003.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_1_router_003.sv Line: 49
Info (10281): Verilog HDL Declaration information at system_bd_mm_interconnect_1_router_002.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_1_router_002.sv Line: 48
Info (10281): Verilog HDL Declaration information at system_bd_mm_interconnect_1_router_002.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_1_router_002.sv Line: 49
Info (10281): Verilog HDL Declaration information at system_bd_mm_interconnect_1_router_001.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_1_router_001.sv Line: 48
Info (10281): Verilog HDL Declaration information at system_bd_mm_interconnect_1_router_001.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_1_router_001.sv Line: 49
Info (10281): Verilog HDL Declaration information at system_bd_mm_interconnect_1_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_1_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at system_bd_mm_interconnect_1_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_1_router.sv Line: 49
Info (10281): Verilog HDL Declaration information at system_bd_mm_interconnect_0_router_002.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_0_router_002.sv Line: 48
Info (10281): Verilog HDL Declaration information at system_bd_mm_interconnect_0_router_002.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_0_router_002.sv Line: 49
Info (10281): Verilog HDL Declaration information at system_bd_mm_interconnect_0_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_0_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at system_bd_mm_interconnect_0_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_0_router.sv Line: 49
Warning (10268): Verilog HDL information at axi_hdmi_tx_vdma.v(142): always construct contains both blocking and non-blocking assignments File: /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_hdmi_tx_vdma.v Line: 142
Info (10281): Verilog HDL Declaration information at altera_pll_reconfig_core.v(112): object "LOCKED" differs only in case from object "locked" in the same scope File: /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_pll_reconfig_core.v Line: 112
Info (10281): Verilog HDL Declaration information at altera_pll_reconfig_core.v(1901): object "dps_done" differs only in case from object "DPS_DONE" in the same scope File: /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_pll_reconfig_core.v Line: 1901
Info (10281): Verilog HDL Declaration information at altera_pll_reconfig_core.v(1893): object "dps_changed" differs only in case from object "DPS_CHANGED" in the same scope File: /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_pll_reconfig_core.v Line: 1893
Info (10281): Verilog HDL Declaration information at axi_ltc235x_cmos_tb.v(42): object "SOFTSPAN_NEXT" differs only in case from object "softspan_next" in the same scope File: /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos_tb.v Line: 42
Info (10281): Verilog HDL Declaration information at axi_ltc235x_tb.v(54): object "EXTERNAL_CLK" differs only in case from object "external_clk" in the same scope File: /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_tb.v Line: 54
Info (10281): Verilog HDL Declaration information at axi_ltc235x_tb.v(42): object "LVDS_CMOS_N" differs only in case from object "lvds_cmos_n" in the same scope File: /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_tb.v Line: 42
Info (10281): Verilog HDL Declaration information at axi_ltc235x_tb.v(53): object "SOFTSPAN_NEXT" differs only in case from object "softspan_next" in the same scope File: /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_tb.v Line: 53
Info (10281): Verilog HDL Declaration information at axi_ltc235x.v(58): object "EXTERNAL_CLK" differs only in case from object "external_clk" in the same scope File: /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x.v Line: 58
Info (10281): Verilog HDL Declaration information at axi_ltc235x.v(45): object "LVDS_CMOS_N" differs only in case from object "lvds_cmos_n" in the same scope File: /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x.v Line: 45
Warning (10268): Verilog HDL information at ad_mem_asym.v(105): always construct contains both blocking and non-blocking assignments File: /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/ad_mem_asym.v Line: 105
Warning (10268): Verilog HDL information at ad_mem_asym.v(134): always construct contains both blocking and non-blocking assignments File: /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/ad_mem_asym.v Line: 134
Info (10281): Verilog HDL Declaration information at axi_pwm_gen_1.v(39): object "PULSE_WIDTH" differs only in case from object "pulse_width" in the same scope File: /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_pwm_gen_1.v Line: 39
Info (10281): Verilog HDL Declaration information at axi_pwm_gen_1.v(41): object "PULSE_PERIOD" differs only in case from object "pulse_period" in the same scope File: /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_pwm_gen_1.v Line: 41
