# yaml-language-server: $schema=/usr/share/ypkg/schema/schema.json
name       : verilator
version    : '5.044'
release    : 53
source     :
    - https://github.com/verilator/verilator/archive/refs/tags/v5.044.tar.gz : ded2a4a96e3b836ddc9fd5d01127999d981adee4d19133ff819b7129897d801a
license    :
    - Artistic-2.0
    - LGPL-3.0-only
homepage   : https://www.veripool.org/wiki/verilator
component  : programming.tools
summary    : Verilator converts synthesizable (generally not behavioral) Verilog code into C++ or SystemC code.
description: |
    Verilator converts synthesizable (generally not behavioral) Verilog code into C++ or SystemC code. It is not a complete simulator, just a translator.
builddeps  :
    - help2man
rundeps    :
    - ccache
checkdeps  :
    - python-distro
setup      : |
    autoconf
    %configure
build      : |
    %make
install    : |
    %make_install
    %install_license Artistic LICENSE
check      : |
    make test
