// Seed: 2481535807
module module_0 (
    input tri  id_0,
    input wand id_1
);
  wire id_3;
  wire id_4;
  wire id_5;
  assign id_5 = id_3;
endmodule
module module_1 #(
    parameter id_8 = 32'd26
) (
    input wand id_0,
    input wand id_1,
    input uwire id_2,
    input tri id_3,
    input uwire id_4,
    output supply1 id_5,
    output tri id_6,
    input wire id_7,
    input tri _id_8,
    output wor id_9,
    input wand id_10,
    input tri id_11,
    output supply1 id_12,
    output wor id_13,
    input tri id_14,
    input tri0 id_15,
    input tri id_16,
    input wire id_17,
    input uwire id_18,
    output tri0 id_19,
    input supply1 id_20,
    input wire id_21,
    input wire id_22,
    input wor id_23,
    output tri0 id_24,
    input tri id_25,
    output tri id_26,
    output wor id_27,
    input uwire id_28
);
  logic id_30;
  wire [1 : id_8] id_31;
  module_0 modCall_1 (
      id_7,
      id_15
  );
  assign modCall_1.id_1 = 0;
endmodule
