{
  "board": {
    "design_settings": {
      "defaults": {
        "board_outline_line_width": 0.049999999999999996,
        "copper_line_width": 0.19999999999999998,
        "copper_text_italic": false,
        "copper_text_size_h": 1.5,
        "copper_text_size_v": 1.5,
        "copper_text_thickness": 0.3,
        "copper_text_upright": false,
        "courtyard_line_width": 0.049999999999999996,
        "dimension_precision": 4,
        "dimension_units": 3,
        "dimensions": {
          "arrow_length": 1270000,
          "extension_offset": 500000,
          "keep_text_aligned": true,
          "suppress_zeroes": false,
          "text_position": 0,
          "units_format": 1
        },
        "fab_line_width": 0.09999999999999999,
        "fab_text_italic": false,
        "fab_text_size_h": 1.0,
        "fab_text_size_v": 1.0,
        "fab_text_thickness": 0.15,
        "fab_text_upright": false,
        "other_line_width": 0.09999999999999999,
        "other_text_italic": false,
        "other_text_size_h": 1.0,
        "other_text_size_v": 1.0,
        "other_text_thickness": 0.15,
        "other_text_upright": false,
        "pads": {
          "drill": 0.762,
          "height": 1.524,
          "width": 1.524
        },
        "silk_line_width": 0.12,
        "silk_text_italic": false,
        "silk_text_size_h": 1.0,
        "silk_text_size_v": 1.0,
        "silk_text_thickness": 0.15,
        "silk_text_upright": false,
        "zones": {
          "45_degree_only": false,
          "min_clearance": 0.39999999999999997
        }
      },
      "diff_pair_dimensions": [],
      "drc_exclusions": [],
      "meta": {
        "filename": "board_design_settings.json",
        "version": 2
      },
      "rule_severities": {
        "annular_width": "error",
        "clearance": "error",
        "copper_edge_clearance": "error",
        "courtyards_overlap": "error",
        "diff_pair_gap_out_of_range": "error",
        "diff_pair_uncoupled_length_too_long": "error",
        "drill_out_of_range": "error",
        "duplicate_footprints": "warning",
        "extra_footprint": "warning",
        "footprint_type_mismatch": "error",
        "hole_clearance": "error",
        "hole_near_hole": "error",
        "invalid_outline": "error",
        "item_on_disabled_layer": "error",
        "items_not_allowed": "error",
        "length_out_of_range": "error",
        "malformed_courtyard": "error",
        "microvia_drill_out_of_range": "error",
        "missing_courtyard": "ignore",
        "missing_footprint": "warning",
        "net_conflict": "warning",
        "npth_inside_courtyard": "ignore",
        "padstack": "error",
        "pth_inside_courtyard": "ignore",
        "shorting_items": "error",
        "silk_over_copper": "warning",
        "silk_overlap": "warning",
        "skew_out_of_range": "error",
        "through_hole_pad_without_hole": "error",
        "too_many_vias": "error",
        "track_dangling": "warning",
        "track_width": "error",
        "tracks_crossing": "error",
        "unconnected_items": "error",
        "unresolved_variable": "error",
        "via_dangling": "warning",
        "zone_has_empty_net": "error",
        "zones_intersect": "error"
      },
      "rule_severitieslegacy_courtyards_overlap": true,
      "rule_severitieslegacy_no_courtyard_defined": false,
      "rules": {
        "allow_blind_buried_vias": false,
        "allow_microvias": false,
        "max_error": 0.005,
        "min_clearance": 0.0,
        "min_copper_edge_clearance": 0.024999999999999998,
        "min_hole_clearance": 0.25,
        "min_hole_to_hole": 0.25,
        "min_microvia_diameter": 0.19999999999999998,
        "min_microvia_drill": 0.09999999999999999,
        "min_silk_clearance": 0.0,
        "min_through_hole_diameter": 0.3,
        "min_track_width": 0.19999999999999998,
        "min_via_annular_width": 0.049999999999999996,
        "min_via_diameter": 0.39999999999999997,
        "use_height_for_length_calcs": true
      },
      "track_widths": [],
      "via_dimensions": [],
      "zones_allow_external_fillets": false,
      "zones_use_no_outline": true
    },
    "layer_presets": []
  },
  "boards": [],
  "cvpcb": {
    "equivalence_files": []
  },
  "erc": {
    "erc_exclusions": [],
    "meta": {
      "version": 0
    },
    "pin_map": [
      [
        0,
        0,
        0,
        0,
        0,
        0,
        1,
        0,
        0,
        0,
        0,
        2
      ],
      [
        0,
        2,
        0,
        1,
        0,
        0,
        1,
        0,
        2,
        2,
        2,
        2
      ],
      [
        0,
        0,
        0,
        0,
        0,
        0,
        1,
        0,
        1,
        0,
        1,
        2
      ],
      [
        0,
        1,
        0,
        0,
        0,
        0,
        1,
        1,
        2,
        1,
        1,
        2
      ],
      [
        0,
        0,
        0,
        0,
        0,
        0,
        1,
        0,
        0,
        0,
        0,
        2
      ],
      [
        0,
        0,
        0,
        0,
        0,
        0,
        0,
        0,
        0,
        0,
        0,
        2
      ],
      [
        1,
        1,
        1,
        1,
        1,
        0,
        1,
        1,
        1,
        1,
        1,
        2
      ],
      [
        0,
        0,
        0,
        1,
        0,
        0,
        1,
        0,
        0,
        0,
        0,
        2
      ],
      [
        0,
        2,
        1,
        2,
        0,
        0,
        1,
        0,
        2,
        2,
        2,
        2
      ],
      [
        0,
        2,
        0,
        1,
        0,
        0,
        1,
        0,
        2,
        0,
        0,
        2
      ],
      [
        0,
        2,
        1,
        1,
        0,
        0,
        1,
        0,
        2,
        0,
        0,
        2
      ],
      [
        2,
        2,
        2,
        2,
        2,
        2,
        2,
        2,
        2,
        2,
        2,
        2
      ]
    ],
    "rule_severities": {
      "bus_definition_conflict": "error",
      "bus_entry_needed": "error",
      "bus_label_syntax": "error",
      "bus_to_bus_conflict": "error",
      "bus_to_net_conflict": "error",
      "different_unit_footprint": "error",
      "different_unit_net": "error",
      "duplicate_reference": "error",
      "duplicate_sheet_names": "error",
      "extra_units": "error",
      "global_label_dangling": "warning",
      "hier_label_mismatch": "error",
      "label_dangling": "error",
      "lib_symbol_issues": "warning",
      "multiple_net_names": "warning",
      "net_not_bus_member": "warning",
      "no_connect_connected": "warning",
      "no_connect_dangling": "warning",
      "pin_not_connected": "error",
      "pin_not_driven": "error",
      "pin_to_pin": "warning",
      "power_pin_not_driven": "error",
      "similar_labels": "warning",
      "unannotated": "error",
      "unit_value_mismatch": "error",
      "unresolved_variable": "error",
      "wire_dangling": "error"
    }
  },
  "libraries": {
    "pinned_footprint_libs": [],
    "pinned_symbol_libs": []
  },
  "meta": {
    "filename": "yddraig.kicad_pro",
    "version": 1
  },
  "net_settings": {
    "classes": [
      {
        "bus_width": 12.0,
        "clearance": 0.2,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "Default",
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.25,
        "via_diameter": 0.8,
        "via_drill": 0.4,
        "wire_width": 6.0
      },
      {
        "bus_width": 12.0,
        "clearance": 0.125,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "POWER",
        "nets": [
          "+5V",
          "+5V_SB",
          "-12V",
          "GND",
          "Net-(J505-Pad14)"
        ],
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.4,
        "via_diameter": 0.8,
        "via_drill": 0.4,
        "wire_width": 6.0
      },
      {
        "bus_width": 12.0,
        "clearance": 0.2,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "POWERHIGH",
        "nets": [
          "+12V",
          "+3V3"
        ],
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.8,
        "via_diameter": 0.8,
        "via_drill": 0.4,
        "wire_width": 6.0
      },
      {
        "bus_width": 12.0,
        "clearance": 0.125,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "SIGNAL",
        "nets": [
          "/CPU, RAM and ROM/A1",
          "/CPU, RAM and ROM/A10",
          "/CPU, RAM and ROM/A11",
          "/CPU, RAM and ROM/A12",
          "/CPU, RAM and ROM/A13",
          "/CPU, RAM and ROM/A14",
          "/CPU, RAM and ROM/A15",
          "/CPU, RAM and ROM/A16",
          "/CPU, RAM and ROM/A17",
          "/CPU, RAM and ROM/A18",
          "/CPU, RAM and ROM/A19",
          "/CPU, RAM and ROM/A2",
          "/CPU, RAM and ROM/A20",
          "/CPU, RAM and ROM/A21",
          "/CPU, RAM and ROM/A22",
          "/CPU, RAM and ROM/A23",
          "/CPU, RAM and ROM/A3",
          "/CPU, RAM and ROM/A4",
          "/CPU, RAM and ROM/A5",
          "/CPU, RAM and ROM/A6",
          "/CPU, RAM and ROM/A7",
          "/CPU, RAM and ROM/A8",
          "/CPU, RAM and ROM/A9",
          "/CPU, RAM and ROM/CLK10",
          "/CPU, RAM and ROM/D0",
          "/CPU, RAM and ROM/D1",
          "/CPU, RAM and ROM/D10",
          "/CPU, RAM and ROM/D11",
          "/CPU, RAM and ROM/D12",
          "/CPU, RAM and ROM/D13",
          "/CPU, RAM and ROM/D14",
          "/CPU, RAM and ROM/D15",
          "/CPU, RAM and ROM/D2",
          "/CPU, RAM and ROM/D3",
          "/CPU, RAM and ROM/D4",
          "/CPU, RAM and ROM/D5",
          "/CPU, RAM and ROM/D6",
          "/CPU, RAM and ROM/D7",
          "/CPU, RAM and ROM/D8",
          "/CPU, RAM and ROM/D9",
          "/CPU, RAM and ROM/FC0",
          "/CPU, RAM and ROM/FC1",
          "/CPU, RAM and ROM/FC2",
          "/CPU, RAM and ROM/RD~{WR}",
          "/CPU, RAM and ROM/RESET",
          "/CPU, RAM and ROM/~{AS}",
          "/CPU, RAM and ROM/~{BERR}",
          "/CPU, RAM and ROM/~{CPU_RESET}",
          "/CPU, RAM and ROM/~{CS_ROM}",
          "/CPU, RAM and ROM/~{CS_SRAM}",
          "/CPU, RAM and ROM/~{DTACK}",
          "/CPU, RAM and ROM/~{HALT}",
          "/CPU, RAM and ROM/~{IPL0}",
          "/CPU, RAM and ROM/~{IPL1}",
          "/CPU, RAM and ROM/~{IPL2}",
          "/CPU, RAM and ROM/~{LDS}",
          "/CPU, RAM and ROM/~{RD}WR",
          "/CPU, RAM and ROM/~{RESET}",
          "/CPU, RAM and ROM/~{UDS}",
          "/CPU, RAM and ROM/~{VPA}",
          "/DRAM Interface/DRAM_MUX",
          "/DRAM Interface/~{CAS0}",
          "/DRAM Interface/~{CAS1}",
          "/DRAM Interface/~{DRAM_WE}",
          "/DRAM Interface/~{RAS0}",
          "/DRAM Interface/~{RAS1}",
          "/Decode and Logic/BOOTROM",
          "/Decode and Logic/~{CS_DUART}",
          "/Decode and Logic/~{CS_EXTDATA1}",
          "/Decode and Logic/~{CS_EXTDATA2}",
          "/Decode and Logic/~{CS_EXTDATA3}",
          "/Decode and Logic/~{CS_EXTDATA4}",
          "/Decode and Logic/~{CS_EXTREG1}",
          "/Decode and Logic/~{CS_EXTREG2}",
          "/Decode and Logic/~{CS_EXTREG3}",
          "/Decode and Logic/~{CS_EXTREG4}",
          "/Decode and Logic/~{CS_IDE}",
          "/Decode and Logic/~{CS_KBD}",
          "/Decode and Logic/~{CS_PIT}",
          "/Decode and Logic/~{CS_RTC}",
          "/Decode and Logic/~{DATCK_68K}",
          "/Decode and Logic/~{DATCK_EXT}",
          "/Decode and Logic/~{DTACK_CPLD}",
          "/Decode and Logic/~{EXTINT1}",
          "/Decode and Logic/~{EXTINT2}",
          "/Decode and Logic/~{EXTINT3}",
          "/Decode and Logic/~{EXT_BERR}",
          "/Decode and Logic/~{EXT_LDS}",
          "/Decode and Logic/~{EXT_UDS}",
          "/Decode and Logic/~{IDE_RD}",
          "/Decode and Logic/~{IDE_WR}",
          "/Decode and Logic/~{INT_DUART}",
          "/Decode and Logic/~{INT_IDE}",
          "/Decode and Logic/~{INT_PS2}",
          "/Decode and Logic/~{RUN}",
          "/Expansion Bus/BA1",
          "/Expansion Bus/BA10",
          "/Expansion Bus/BA11",
          "/Expansion Bus/BA12",
          "/Expansion Bus/BA13",
          "/Expansion Bus/BA14",
          "/Expansion Bus/BA15",
          "/Expansion Bus/BA16",
          "/Expansion Bus/BA17",
          "/Expansion Bus/BA18",
          "/Expansion Bus/BA19",
          "/Expansion Bus/BA2",
          "/Expansion Bus/BA3",
          "/Expansion Bus/BA4",
          "/Expansion Bus/BA5",
          "/Expansion Bus/BA6",
          "/Expansion Bus/BA7",
          "/Expansion Bus/BA8",
          "/Expansion Bus/BA9",
          "/Expansion Bus/BCLK10",
          "/Expansion Bus/BD0",
          "/Expansion Bus/BD1",
          "/Expansion Bus/BD10",
          "/Expansion Bus/BD11",
          "/Expansion Bus/BD12",
          "/Expansion Bus/BD13",
          "/Expansion Bus/BD14",
          "/Expansion Bus/BD15",
          "/Expansion Bus/BD2",
          "/Expansion Bus/BD3",
          "/Expansion Bus/BD4",
          "/Expansion Bus/BD5",
          "/Expansion Bus/BD6",
          "/Expansion Bus/BD7",
          "/Expansion Bus/BD8",
          "/Expansion Bus/BD9",
          "/Expansion Bus/BRD~{WR}",
          "/Expansion Bus/~{BCS_EXTDATA1}",
          "/Expansion Bus/~{BCS_EXTDATA2}",
          "/Expansion Bus/~{BCS_EXTDATA3}",
          "/Expansion Bus/~{BCS_EXTDATA4}",
          "/Expansion Bus/~{BCS_EXTREG1}",
          "/Expansion Bus/~{BCS_EXTREG2}",
          "/Expansion Bus/~{BCS_EXTREG3}",
          "/Expansion Bus/~{BCS_EXTREG4}",
          "/Expansion Bus/~{BLDS}",
          "/Expansion Bus/~{BRESET}",
          "/Expansion Bus/~{BUDS}",
          "/Expansion Bus/~{DTACK_EXT1}",
          "/Expansion Bus/~{DTACK_EXT2}",
          "/Expansion Bus/~{DTACK_EXT3}",
          "/Expansion Bus/~{DTACK_EXT4}",
          "/Expansion Bus/~{EXT_BERR1}",
          "/Expansion Bus/~{EXT_BERR2}",
          "/Expansion Bus/~{EXT_BERR3}",
          "/Expansion Bus/~{EXT_BERR4}",
          "/Expansion Bus/~{EXT_PD1}",
          "/Expansion Bus/~{EXT_PD2}",
          "/Expansion Bus/~{EXT_PD3}",
          "/Expansion Bus/~{EXT_PD4}",
          "/IDE Interface/ACTIVE",
          "/IDE Interface/IRQ",
          "/Peripherals/PPACK",
          "/Peripherals/PPBUSY",
          "/Peripherals/PPERROR",
          "/Peripherals/PPINIT",
          "/Peripherals/PPPAPER",
          "/Peripherals/PPSELECT",
          "/Peripherals/PPSTROBE",
          "/Peripherals/RXDA",
          "/Peripherals/TXDA",
          "/Power/PWR_OK",
          "/Power/~{PWR_ON}",
          "Net-(BT601-Pad1)",
          "Net-(C207-Pad1)",
          "Net-(C208-Pad1)",
          "Net-(C301-Pad1)",
          "Net-(C302-Pad1)",
          "Net-(C303-Pad1)",
          "Net-(C403-Pad1)",
          "Net-(C501-Pad1)",
          "Net-(C502-Pad1)",
          "Net-(C509-Pad1)",
          "Net-(C509-Pad2)",
          "Net-(C510-Pad1)",
          "Net-(C511-Pad1)",
          "Net-(C511-Pad2)",
          "Net-(C512-Pad2)",
          "Net-(C513-Pad1)",
          "Net-(C513-Pad2)",
          "Net-(C514-Pad1)",
          "Net-(C515-Pad1)",
          "Net-(C515-Pad2)",
          "Net-(C605-Pad1)",
          "Net-(D201-Pad1)",
          "Net-(D203-Pad1)",
          "Net-(D204-Pad1)",
          "Net-(D206-Pad1)",
          "Net-(D207-Pad1)",
          "Net-(D208-Pad2)",
          "Net-(D401-Pad1)",
          "Net-(D401-Pad2)",
          "Net-(D402-Pad1)",
          "Net-(D402-Pad2)",
          "Net-(D403-Pad1)",
          "Net-(D403-Pad2)",
          "Net-(D501-Pad1)",
          "Net-(D501-Pad2)",
          "Net-(D502-Pad1)",
          "Net-(D502-Pad2)",
          "Net-(D601-Pad1)",
          "Net-(J201-Pad20)",
          "Net-(J202-Pad1)",
          "Net-(J203-Pad2)",
          "Net-(J402-Pad2)",
          "Net-(J403-Pad2)",
          "Net-(J403-Pad3)",
          "Net-(J403-Pad4)",
          "Net-(J403-Pad5)",
          "Net-(J501-Pad1)",
          "Net-(J501-Pad2)",
          "Net-(J501-Pad5)",
          "Net-(J501-Pad6)",
          "Net-(J502-Pad1)",
          "Net-(J502-Pad2)",
          "Net-(J502-Pad5)",
          "Net-(J502-Pad6)",
          "Net-(J503-Pad1)",
          "Net-(J503-Pad2)",
          "Net-(J503-Pad3)",
          "Net-(J503-Pad4)",
          "Net-(J503-Pad6)",
          "Net-(J503-Pad7)",
          "Net-(J503-Pad8)",
          "Net-(J503-Pad9)",
          "Net-(J504-Pad1)",
          "Net-(J504-Pad2)",
          "Net-(J504-Pad3)",
          "Net-(J504-Pad4)",
          "Net-(J504-Pad6)",
          "Net-(J504-Pad7)",
          "Net-(J504-Pad8)",
          "Net-(J504-Pad9)",
          "Net-(J505-Pad13)",
          "Net-(J505-Pad2)",
          "Net-(J505-Pad3)",
          "Net-(J505-Pad4)",
          "Net-(J505-Pad5)",
          "Net-(J505-Pad6)",
          "Net-(J505-Pad7)",
          "Net-(J505-Pad8)",
          "Net-(J505-Pad9)",
          "Net-(J601-Pad1)",
          "Net-(J602-Pad1)",
          "Net-(J603-Pad1)",
          "Net-(J603-Pad21)",
          "Net-(J603-Pad23)",
          "Net-(J603-Pad25)",
          "Net-(J603-Pad27)",
          "Net-(J603-Pad29)",
          "Net-(J603-Pad32)",
          "Net-(J603-Pad33)",
          "Net-(J603-Pad34)",
          "Net-(J603-Pad35)",
          "Net-(J603-Pad36)",
          "Net-(J603-Pad37)",
          "Net-(J603-Pad38)",
          "Net-(J701-Pad11)",
          "Net-(J701-Pad12)",
          "Net-(J701-Pad14)",
          "Net-(J701-Pad15)",
          "Net-(J701-Pad17)",
          "Net-(J701-Pad18)",
          "Net-(J701-Pad19)",
          "Net-(J701-Pad2)",
          "Net-(J701-Pad21)",
          "Net-(J701-Pad24)",
          "Net-(J701-Pad26)",
          "Net-(J701-Pad27)",
          "Net-(J701-Pad28)",
          "Net-(J701-Pad29)",
          "Net-(J701-Pad4)",
          "Net-(J701-Pad5)",
          "Net-(J701-Pad7)",
          "Net-(J701-Pad8)",
          "Net-(J702-Pad2)",
          "Net-(J702-Pad21)",
          "Net-(J702-Pad26)",
          "Net-(J702-Pad27)",
          "Net-(J702-Pad28)",
          "Net-(J702-Pad29)",
          "Net-(Q401-Pad2)",
          "Net-(Q402-Pad2)",
          "Net-(Q403-Pad2)",
          "Net-(Q501-Pad2)",
          "Net-(Q502-Pad2)",
          "Net-(Q601-Pad2)",
          "Net-(Q601-Pad3)",
          "Net-(Q602-Pad2)",
          "Net-(R303-Pad2)",
          "Net-(R304-Pad2)",
          "Net-(R401-Pad2)",
          "Net-(R501-Pad2)",
          "Net-(RN601-Pad7)",
          "Net-(RN601-Pad8)",
          "Net-(RN701-Pad1)",
          "Net-(RN701-Pad3)",
          "Net-(RN702-Pad1)",
          "Net-(RN702-Pad3)",
          "Net-(RN702-Pad5)",
          "Net-(RN702-Pad7)",
          "Net-(RN802-Pad7)",
          "Net-(RN802-Pad8)",
          "Net-(RN802-Pad9)",
          "Net-(RN901-Pad1)",
          "Net-(RN901-Pad2)",
          "Net-(RN901-Pad3)",
          "Net-(RN901-Pad4)",
          "Net-(RN901-Pad5)",
          "Net-(RN901-Pad6)",
          "Net-(RN901-Pad7)",
          "Net-(RN901-Pad8)",
          "Net-(RN902-Pad1)",
          "Net-(RN902-Pad2)",
          "Net-(RN902-Pad3)",
          "Net-(RN902-Pad4)",
          "Net-(RN902-Pad5)",
          "Net-(RN902-Pad6)",
          "Net-(RN902-Pad7)",
          "Net-(RN902-Pad8)",
          "Net-(RN903-Pad1)",
          "Net-(RN903-Pad10)",
          "Net-(RN903-Pad11)",
          "Net-(RN903-Pad12)",
          "Net-(RN903-Pad2)",
          "Net-(RN903-Pad3)",
          "Net-(RN903-Pad4)",
          "Net-(RN903-Pad5)",
          "Net-(RN903-Pad6)",
          "Net-(RN903-Pad7)",
          "Net-(RN903-Pad8)",
          "Net-(RN903-Pad9)",
          "Net-(RN904-Pad1)",
          "Net-(RN904-Pad2)",
          "Net-(RN904-Pad3)",
          "Net-(RN904-Pad4)",
          "Net-(RN904-Pad5)",
          "Net-(RN904-Pad6)",
          "Net-(RN904-Pad7)",
          "Net-(RN904-Pad8)",
          "Net-(RN905-Pad1)",
          "Net-(RN905-Pad2)",
          "Net-(RN905-Pad3)",
          "Net-(RN905-Pad4)",
          "Net-(RN905-Pad5)",
          "Net-(RN905-Pad6)",
          "Net-(RN905-Pad7)",
          "Net-(RN905-Pad8)",
          "Net-(U201-Pad10)",
          "Net-(U201-Pad12)",
          "Net-(U201-Pad2)",
          "Net-(U201-Pad4)",
          "Net-(U201-Pad6)",
          "Net-(U201-Pad8)",
          "Net-(U202-Pad2)",
          "Net-(U202-Pad8)",
          "Net-(U202-Pad9)",
          "Net-(U301-Pad10)",
          "Net-(U301-Pad12)",
          "Net-(U301-Pad8)",
          "Net-(U303-Pad11)",
          "Net-(U304-Pad11)",
          "Net-(U304-Pad3)",
          "Net-(U304-Pad6)",
          "Net-(U304-Pad8)",
          "Net-(U401-Pad10)",
          "Net-(U401-Pad11)",
          "Net-(U401-Pad12)",
          "Net-(U401-Pad13)",
          "Net-(U401-Pad3)",
          "Net-(U401-Pad4)",
          "Net-(U401-Pad5)",
          "Net-(U402-Pad11)",
          "Net-(U402-Pad3)",
          "Net-(U403-Pad14)",
          "Net-(U403-Pad15)",
          "Net-(U404-Pad14)",
          "Net-(U404-Pad19)",
          "Net-(U404-Pad21)",
          "Net-(U404-Pad3)",
          "Net-(U404-Pad46)",
          "Net-(U404-Pad52)",
          "Net-(U404-Pad54)",
          "Net-(U404-Pad9)",
          "Net-(U501-Pad10)",
          "Net-(U501-Pad11)",
          "Net-(U501-Pad12)",
          "Net-(U501-Pad13)",
          "Net-(U501-Pad14)",
          "Net-(U501-Pad15)",
          "Net-(U501-Pad26)",
          "Net-(U501-Pad27)",
          "Net-(U501-Pad28)",
          "Net-(U501-Pad29)",
          "Net-(U501-Pad4)",
          "Net-(U501-Pad7)",
          "Net-(U502-Pad11)",
          "Net-(U502-Pad21)",
          "Net-(U502-Pad22)",
          "Net-(U502-Pad23)",
          "Net-(U502-Pad24)",
          "Net-(U502-Pad29)",
          "Net-(U502-Pad3)",
          "Net-(U502-Pad30)",
          "Net-(U502-Pad31)",
          "Net-(U502-Pad32)",
          "Net-(U502-Pad33)",
          "Net-(U502-Pad34)",
          "Net-(U502-Pad35)",
          "Net-(U502-Pad36)",
          "Net-(U502-Pad37)",
          "Net-(U502-Pad38)",
          "Net-(U505-Pad20)",
          "Net-(U505-Pad21)",
          "Net-(U505-Pad22)",
          "Net-(U505-Pad23)",
          "Net-(U505-Pad24)",
          "Net-(U505-Pad30)",
          "Net-(U505-Pad31)",
          "Net-(U505-Pad32)",
          "Net-(U505-Pad34)",
          "Net-(U505-Pad36)",
          "Net-(U505-Pad37)",
          "Net-(U601-Pad1)",
          "Net-(U601-Pad16)",
          "Net-(U601-Pad17)",
          "Net-(U602-Pad10)",
          "Net-(U602-Pad11)",
          "Net-(U602-Pad12)",
          "Net-(U602-Pad6)",
          "Net-(U602-Pad7)",
          "Net-(U602-Pad9)",
          "Net-(X401-Pad1)"
        ],
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.2032,
        "via_diameter": 0.8,
        "via_drill": 0.4,
        "wire_width": 6.0
      }
    ],
    "meta": {
      "version": 2
    },
    "net_colors": null
  },
  "pcbnew": {
    "last_paths": {
      "gencad": "",
      "idf": "",
      "netlist": "",
      "specctra_dsn": "",
      "step": "",
      "vrml": ""
    },
    "page_layout_descr_file": "../ddraig-libs/Ddraig_A3.kicad_wks"
  },
  "schematic": {
    "annotate_start_num": 0,
    "drawing": {
      "default_line_thickness": 6.0,
      "default_text_size": 50.0,
      "field_names": [],
      "intersheets_ref_own_page": false,
      "intersheets_ref_prefix": "",
      "intersheets_ref_short": false,
      "intersheets_ref_show": false,
      "intersheets_ref_suffix": "",
      "junction_size_choice": 3,
      "label_size_ratio": 0.25,
      "pin_symbol_size": 25.0,
      "text_offset_ratio": 0.08
    },
    "legacy_lib_dir": "",
    "legacy_lib_list": [],
    "meta": {
      "version": 1
    },
    "net_format_name": "Pcbnew",
    "ngspice": {
      "fix_include_paths": true,
      "fix_passive_vals": false,
      "meta": {
        "version": 0
      },
      "model_mode": 0,
      "workbook_filename": ""
    },
    "page_layout_descr_file": "../ddraig-libs/Ddraig_A3.kicad_wks",
    "plot_directory": "",
    "spice_adjust_passive_values": false,
    "spice_external_command": "spice \"%I\"",
    "subpart_first_id": 65,
    "subpart_id_separator": 0
  },
  "sheets": [
    [
      "b82481fc-e8ef-40ff-92a9-a4d9681254de",
      ""
    ],
    [
      "00000000-0000-0000-0000-0000606e9e62",
      "CPU, RAM and ROM"
    ],
    [
      "00000000-0000-0000-0000-0000605a6307",
      "DRAM Interface"
    ],
    [
      "00000000-0000-0000-0000-000060e7f270",
      "Decode and Logic"
    ],
    [
      "00000000-0000-0000-0000-0000608f2704",
      "Expansion Buffers"
    ],
    [
      "00000000-0000-0000-0000-000060863516",
      "Expansion Bus"
    ],
    [
      "00000000-0000-0000-0000-00006090d430",
      "IDE Interface"
    ],
    [
      "00000000-0000-0000-0000-0000605a000a",
      "Peripherals"
    ],
    [
      "00000000-0000-0000-0000-00006058ac66",
      "Power"
    ]
  ],
  "text_variables": {}
}
