Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sat Dec 21 14:15:38 2019
| Host         : LAPTOP-69NJ2TNC running 64-bit major release  (build 9200)
| Command      : report_methodology -file vga_methodology_drc_routed.rpt -pb vga_methodology_drc_routed.pb -rpx vga_methodology_drc_routed.rpx
| Design       : vga
| Device       : xc7a100tfgg484-1
| Speed File   : -1
| Design State : Routed
-----------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 245
+-----------+----------+------------------------------------------------+------------+
| Rule      | Severity | Description                                    | Violations |
+-----------+----------+------------------------------------------------+------------+
| TIMING-6  | Warning  | No common primary clock between related clocks | 12         |
| TIMING-14 | Warning  | LUT on the clock tree                          | 2          |
| TIMING-16 | Warning  | Large setup violation                          | 191        |
| TIMING-17 | Warning  | Non-clocked sequential cell                    | 36         |
| TIMING-27 | Warning  | Invalid primary clock on hierarchical pin      | 4          |
+-----------+----------+------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-6#1 Warning
No common primary clock between related clocks  
The clocks clk_25m_clk_VGA and clk_36m_clk_VGA_1 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_25m_clk_VGA] -to [get_clocks clk_36m_clk_VGA_1]
Related violations: <none>

TIMING-6#2 Warning
No common primary clock between related clocks  
The clocks clk_25m_clk_VGA and clk_45m_clk_VGA_2 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_25m_clk_VGA] -to [get_clocks clk_45m_clk_VGA_2]
Related violations: <none>

TIMING-6#3 Warning
No common primary clock between related clocks  
The clocks clk_25m_clk_VGA and clk_85m_clk_VGA_3 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_25m_clk_VGA] -to [get_clocks clk_85m_clk_VGA_3]
Related violations: <none>

TIMING-6#4 Warning
No common primary clock between related clocks  
The clocks clk_36m_clk_VGA_1 and clk_25m_clk_VGA are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_36m_clk_VGA_1] -to [get_clocks clk_25m_clk_VGA]
Related violations: <none>

TIMING-6#5 Warning
No common primary clock between related clocks  
The clocks clk_36m_clk_VGA_1 and clk_45m_clk_VGA_2 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_36m_clk_VGA_1] -to [get_clocks clk_45m_clk_VGA_2]
Related violations: <none>

TIMING-6#6 Warning
No common primary clock between related clocks  
The clocks clk_36m_clk_VGA_1 and clk_85m_clk_VGA_3 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_36m_clk_VGA_1] -to [get_clocks clk_85m_clk_VGA_3]
Related violations: <none>

TIMING-6#7 Warning
No common primary clock between related clocks  
The clocks clk_45m_clk_VGA_2 and clk_25m_clk_VGA are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_45m_clk_VGA_2] -to [get_clocks clk_25m_clk_VGA]
Related violations: <none>

TIMING-6#8 Warning
No common primary clock between related clocks  
The clocks clk_45m_clk_VGA_2 and clk_36m_clk_VGA_1 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_45m_clk_VGA_2] -to [get_clocks clk_36m_clk_VGA_1]
Related violations: <none>

TIMING-6#9 Warning
No common primary clock between related clocks  
The clocks clk_45m_clk_VGA_2 and clk_85m_clk_VGA_3 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_45m_clk_VGA_2] -to [get_clocks clk_85m_clk_VGA_3]
Related violations: <none>

TIMING-6#10 Warning
No common primary clock between related clocks  
The clocks clk_85m_clk_VGA_3 and clk_25m_clk_VGA are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_85m_clk_VGA_3] -to [get_clocks clk_25m_clk_VGA]
Related violations: <none>

TIMING-6#11 Warning
No common primary clock between related clocks  
The clocks clk_85m_clk_VGA_3 and clk_36m_clk_VGA_1 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_85m_clk_VGA_3] -to [get_clocks clk_36m_clk_VGA_1]
Related violations: <none>

TIMING-6#12 Warning
No common primary clock between related clocks  
The clocks clk_85m_clk_VGA_3 and clk_45m_clk_VGA_2 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_85m_clk_VGA_3] -to [get_clocks clk_45m_clk_VGA_2]
Related violations: <none>

TIMING-14#1 Warning
LUT on the clock tree  
The LUT clock/mclk_BUFG_inst_i_1 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#2 Warning
LUT on the clock tree  
The LUT clock/mclk_BUFG_inst_i_2 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-16#1 Warning
Large setup violation  
There is a large setup violation of -4.110 ns between syn/vsenable_reg/C (clocked by clk_25m_clk_VGA) and syn/vc_reg[10]/CE (clocked by clk_85m_clk_VGA_3). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#2 Warning
Large setup violation  
There is a large setup violation of -4.110 ns between syn/vsenable_reg/C (clocked by clk_25m_clk_VGA) and syn/vc_reg[3]/CE (clocked by clk_85m_clk_VGA_3). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#3 Warning
Large setup violation  
There is a large setup violation of -4.195 ns between syn/vsenable_reg/C (clocked by clk_25m_clk_VGA) and syn/vc_reg[0]/CE (clocked by clk_85m_clk_VGA_3). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#4 Warning
Large setup violation  
There is a large setup violation of -4.195 ns between syn/vsenable_reg/C (clocked by clk_25m_clk_VGA) and syn/vc_reg[2]/CE (clocked by clk_85m_clk_VGA_3). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#5 Warning
Large setup violation  
There is a large setup violation of -4.195 ns between syn/vsenable_reg/C (clocked by clk_25m_clk_VGA) and syn/vc_reg[5]/CE (clocked by clk_85m_clk_VGA_3). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#6 Warning
Large setup violation  
There is a large setup violation of -4.195 ns between syn/vsenable_reg/C (clocked by clk_25m_clk_VGA) and syn/vc_reg[6]/CE (clocked by clk_85m_clk_VGA_3). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#7 Warning
Large setup violation  
There is a large setup violation of -4.195 ns between syn/vsenable_reg/C (clocked by clk_25m_clk_VGA) and syn/vc_reg[7]/CE (clocked by clk_85m_clk_VGA_3). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#8 Warning
Large setup violation  
There is a large setup violation of -4.195 ns between syn/vsenable_reg/C (clocked by clk_25m_clk_VGA) and syn/vc_reg[8]/CE (clocked by clk_85m_clk_VGA_3). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#9 Warning
Large setup violation  
There is a large setup violation of -4.195 ns between syn/vsenable_reg/C (clocked by clk_25m_clk_VGA) and syn/vc_reg[9]/CE (clocked by clk_85m_clk_VGA_3). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#10 Warning
Large setup violation  
There is a large setup violation of -4.228 ns between syn/vsenable_reg/C (clocked by clk_25m_clk_VGA) and syn/vc_reg[1]/CE (clocked by clk_85m_clk_VGA_3). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#11 Warning
Large setup violation  
There is a large setup violation of -4.228 ns between syn/vsenable_reg/C (clocked by clk_25m_clk_VGA) and syn/vc_reg[4]/CE (clocked by clk_85m_clk_VGA_3). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#12 Warning
Large setup violation  
There is a large setup violation of -4.604 ns between rgb/count_reg[0]/C (clocked by clk_25m_clk_VGA) and rgb/count_reg[0]/D (clocked by clk_85m_clk_VGA_3). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#13 Warning
Large setup violation  
There is a large setup violation of -4.711 ns between syn/hc_reg[0]/C (clocked by clk_25m_clk_VGA) and syn/hc_reg[1]/D (clocked by clk_85m_clk_VGA_3). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#14 Warning
Large setup violation  
There is a large setup violation of -4.781 ns between rgb/count_reg[0]/C (clocked by clk_25m_clk_VGA) and rgb/count_reg[1]/D (clocked by clk_85m_clk_VGA_3). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#15 Warning
Large setup violation  
There is a large setup violation of -4.798 ns between syn/hc_reg[2]/C (clocked by clk_25m_clk_VGA) and syn/hc_reg[2]/D (clocked by clk_85m_clk_VGA_3). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#16 Warning
Large setup violation  
There is a large setup violation of -4.844 ns between rgb/shift_reg[2]/C (clocked by clk_25m_clk_VGA) and rgb/shift_reg[5]/D (clocked by clk_85m_clk_VGA_3). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#17 Warning
Large setup violation  
There is a large setup violation of -4.902 ns between syn/vc_reg[0]/C (clocked by clk_25m_clk_VGA) and syn/vc_reg[3]/D (clocked by clk_85m_clk_VGA_3). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#18 Warning
Large setup violation  
There is a large setup violation of -4.904 ns between rgb/count_reg[0]/C (clocked by clk_25m_clk_VGA) and rgb/count_reg[2]/D (clocked by clk_85m_clk_VGA_3). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#19 Warning
Large setup violation  
There is a large setup violation of -4.963 ns between rgb/count_reg[0]/C (clocked by clk_25m_clk_VGA) and rgb/count_reg[3]/D (clocked by clk_85m_clk_VGA_3). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#20 Warning
Large setup violation  
There is a large setup violation of -45.888 ns between syn/hc_reg[6]/C (clocked by clk_25m_clk_VGA) and rgb/data_reg[5]/D (clocked by clk_85m_clk_VGA_3). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#21 Warning
Large setup violation  
There is a large setup violation of -45.942 ns between syn/hc_reg[6]/C (clocked by clk_25m_clk_VGA) and rgb/data_reg[6]/D (clocked by clk_85m_clk_VGA_3). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#22 Warning
Large setup violation  
There is a large setup violation of -45.945 ns between syn/hc_reg[6]/C (clocked by clk_25m_clk_VGA) and rgb/data_reg[7]/D (clocked by clk_85m_clk_VGA_3). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#23 Warning
Large setup violation  
There is a large setup violation of -46.082 ns between syn/hc_reg[6]/C (clocked by clk_25m_clk_VGA) and rgb/data_reg[0]/D (clocked by clk_85m_clk_VGA_3). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#24 Warning
Large setup violation  
There is a large setup violation of -46.097 ns between syn/hc_reg[6]/C (clocked by clk_25m_clk_VGA) and rgb/data_reg[1]/D (clocked by clk_85m_clk_VGA_3). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#25 Warning
Large setup violation  
There is a large setup violation of -46.100 ns between syn/hc_reg[6]/C (clocked by clk_25m_clk_VGA) and rgb/data_reg[2]/D (clocked by clk_85m_clk_VGA_3). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#26 Warning
Large setup violation  
There is a large setup violation of -46.108 ns between syn/hc_reg[6]/C (clocked by clk_25m_clk_VGA) and rgb/data_reg[3]/D (clocked by clk_85m_clk_VGA_3). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#27 Warning
Large setup violation  
There is a large setup violation of -46.272 ns between syn/hc_reg[6]/C (clocked by clk_25m_clk_VGA) and rgb/data_reg[9]/D (clocked by clk_85m_clk_VGA_3). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#28 Warning
Large setup violation  
There is a large setup violation of -46.388 ns between syn/hc_reg[6]/C (clocked by clk_25m_clk_VGA) and rgb/data_reg[11]/D (clocked by clk_85m_clk_VGA_3). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#29 Warning
Large setup violation  
There is a large setup violation of -46.454 ns between syn/hc_reg[6]/C (clocked by clk_25m_clk_VGA) and rgb/data_reg[4]/D (clocked by clk_85m_clk_VGA_3). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#30 Warning
Large setup violation  
There is a large setup violation of -46.538 ns between syn/hc_reg[6]/C (clocked by clk_25m_clk_VGA) and rgb/data_reg[10]/D (clocked by clk_85m_clk_VGA_3). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#31 Warning
Large setup violation  
There is a large setup violation of -46.558 ns between syn/hc_reg[6]/C (clocked by clk_25m_clk_VGA) and rgb/data_reg[8]/D (clocked by clk_85m_clk_VGA_3). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#32 Warning
Large setup violation  
There is a large setup violation of -5.008 ns between syn/hc_reg[0]/C (clocked by clk_25m_clk_VGA) and syn/hc_reg[0]/D (clocked by clk_85m_clk_VGA_3). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#33 Warning
Large setup violation  
There is a large setup violation of -5.041 ns between syn/vc_reg[3]/C (clocked by clk_25m_clk_VGA) and syn/vc_reg[4]/D (clocked by clk_85m_clk_VGA_3). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#34 Warning
Large setup violation  
There is a large setup violation of -5.133 ns between syn/vc_reg[1]/C (clocked by clk_25m_clk_VGA) and syn/vc_reg[2]/D (clocked by clk_85m_clk_VGA_3). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#35 Warning
Large setup violation  
There is a large setup violation of -5.134 ns between rgb/count_reg[0]/C (clocked by clk_25m_clk_VGA) and rgb/count_reg[4]/D (clocked by clk_85m_clk_VGA_3). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#36 Warning
Large setup violation  
There is a large setup violation of -5.136 ns between syn/vc_reg[0]/C (clocked by clk_25m_clk_VGA) and syn/vc_reg[0]/D (clocked by clk_85m_clk_VGA_3). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#37 Warning
Large setup violation  
There is a large setup violation of -5.150 ns between rgb/count_reg[0]/C (clocked by clk_25m_clk_VGA) and rgb/count_reg[6]/D (clocked by clk_85m_clk_VGA_3). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#38 Warning
Large setup violation  
There is a large setup violation of -5.156 ns between rgb/shift_reg[0]/C (clocked by clk_25m_clk_VGA) and rgb/shift_reg[3]/D (clocked by clk_85m_clk_VGA_3). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#39 Warning
Large setup violation  
There is a large setup violation of -5.162 ns between syn/vc_reg[1]/C (clocked by clk_25m_clk_VGA) and syn/vc_reg[1]/D (clocked by clk_85m_clk_VGA_3). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#40 Warning
Large setup violation  
There is a large setup violation of -5.166 ns between rgb/shift_reg[0]/C (clocked by clk_25m_clk_VGA) and rgb/shift_reg[2]/D (clocked by clk_85m_clk_VGA_3). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#41 Warning
Large setup violation  
There is a large setup violation of -5.182 ns between rgb/shift_reg[0]/C (clocked by clk_25m_clk_VGA) and rgb/shift_reg[1]/D (clocked by clk_85m_clk_VGA_3). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#42 Warning
Large setup violation  
There is a large setup violation of -5.194 ns between rgb/shift_reg[4]/C (clocked by clk_25m_clk_VGA) and rgb/shift_reg[4]/D (clocked by clk_85m_clk_VGA_3). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#43 Warning
Large setup violation  
There is a large setup violation of -5.224 ns between rgb/count_reg[0]/C (clocked by clk_25m_clk_VGA) and rgb/count_reg[7]/D (clocked by clk_85m_clk_VGA_3). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#44 Warning
Large setup violation  
There is a large setup violation of -5.237 ns between syn/vc_reg[4]/C (clocked by clk_25m_clk_VGA) and syn/vc_reg[5]/D (clocked by clk_85m_clk_VGA_3). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#45 Warning
Large setup violation  
There is a large setup violation of -5.245 ns between rgb/count_reg[0]/C (clocked by clk_25m_clk_VGA) and rgb/count_reg[5]/D (clocked by clk_85m_clk_VGA_3). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#46 Warning
Large setup violation  
There is a large setup violation of -5.247 ns between rgb/count_reg[0]/C (clocked by clk_25m_clk_VGA) and rgb/count_reg[8]/D (clocked by clk_85m_clk_VGA_3). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#47 Warning
Large setup violation  
There is a large setup violation of -5.263 ns between rgb/count_reg[0]/C (clocked by clk_25m_clk_VGA) and rgb/count_reg[10]/D (clocked by clk_85m_clk_VGA_3). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#48 Warning
Large setup violation  
There is a large setup violation of -5.337 ns between rgb/count_reg[0]/C (clocked by clk_25m_clk_VGA) and rgb/count_reg[11]/D (clocked by clk_85m_clk_VGA_3). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#49 Warning
Large setup violation  
There is a large setup violation of -5.358 ns between rgb/count_reg[0]/C (clocked by clk_25m_clk_VGA) and rgb/count_reg[9]/D (clocked by clk_85m_clk_VGA_3). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#50 Warning
Large setup violation  
There is a large setup violation of -5.360 ns between rgb/count_reg[0]/C (clocked by clk_25m_clk_VGA) and rgb/count_reg[12]/D (clocked by clk_85m_clk_VGA_3). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#51 Warning
Large setup violation  
There is a large setup violation of -5.376 ns between rgb/count_reg[0]/C (clocked by clk_25m_clk_VGA) and rgb/count_reg[14]/D (clocked by clk_85m_clk_VGA_3). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#52 Warning
Large setup violation  
There is a large setup violation of -5.450 ns between rgb/count_reg[0]/C (clocked by clk_25m_clk_VGA) and rgb/count_reg[15]/D (clocked by clk_85m_clk_VGA_3). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#53 Warning
Large setup violation  
There is a large setup violation of -5.471 ns between rgb/count_reg[0]/C (clocked by clk_25m_clk_VGA) and rgb/count_reg[13]/D (clocked by clk_85m_clk_VGA_3). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#54 Warning
Large setup violation  
There is a large setup violation of -5.473 ns between rgb/count_reg[0]/C (clocked by clk_25m_clk_VGA) and rgb/count_reg[16]/D (clocked by clk_85m_clk_VGA_3). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#55 Warning
Large setup violation  
There is a large setup violation of -5.483 ns between syn/hc_reg[2]/C (clocked by clk_25m_clk_VGA) and syn/hc_reg[5]/D (clocked by clk_85m_clk_VGA_3). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#56 Warning
Large setup violation  
There is a large setup violation of -5.489 ns between rgb/count_reg[0]/C (clocked by clk_25m_clk_VGA) and rgb/count_reg[18]/D (clocked by clk_85m_clk_VGA_3). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#57 Warning
Large setup violation  
There is a large setup violation of -5.562 ns between rgb/shift_reg[0]/C (clocked by clk_25m_clk_VGA) and rgb/shift_reg[0]/D (clocked by clk_85m_clk_VGA_3). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#58 Warning
Large setup violation  
There is a large setup violation of -5.563 ns between rgb/count_reg[0]/C (clocked by clk_25m_clk_VGA) and rgb/count_reg[19]/D (clocked by clk_85m_clk_VGA_3). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#59 Warning
Large setup violation  
There is a large setup violation of -5.584 ns between rgb/count_reg[0]/C (clocked by clk_25m_clk_VGA) and rgb/count_reg[17]/D (clocked by clk_85m_clk_VGA_3). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#60 Warning
Large setup violation  
There is a large setup violation of -5.587 ns between rgb/count_reg[0]/C (clocked by clk_25m_clk_VGA) and rgb/count_reg[20]/D (clocked by clk_85m_clk_VGA_3). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#61 Warning
Large setup violation  
There is a large setup violation of -5.891 ns between syn/hc_reg[0]/C (clocked by clk_25m_clk_VGA) and syn/hc_reg[4]/D (clocked by clk_85m_clk_VGA_3). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#62 Warning
Large setup violation  
There is a large setup violation of -5.908 ns between syn/hc_reg[0]/C (clocked by clk_25m_clk_VGA) and syn/hc_reg[3]/D (clocked by clk_85m_clk_VGA_3). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#63 Warning
Large setup violation  
There is a large setup violation of -51.921 ns between syn/hc_reg[6]/C (clocked by clk_25m_clk_VGA) and rgb/g_reg[0]/D (clocked by clk_85m_clk_VGA_3). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#64 Warning
Large setup violation  
There is a large setup violation of -51.925 ns between syn/hc_reg[6]/C (clocked by clk_25m_clk_VGA) and rgb/g_reg[2]/D (clocked by clk_85m_clk_VGA_3). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#65 Warning
Large setup violation  
There is a large setup violation of -51.933 ns between syn/hc_reg[6]/C (clocked by clk_25m_clk_VGA) and rgb/g_reg[3]/D (clocked by clk_85m_clk_VGA_3). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#66 Warning
Large setup violation  
There is a large setup violation of -51.945 ns between syn/hc_reg[6]/C (clocked by clk_25m_clk_VGA) and rgb/g_reg[1]/D (clocked by clk_85m_clk_VGA_3). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#67 Warning
Large setup violation  
There is a large setup violation of -52.462 ns between syn/hc_reg[6]/C (clocked by clk_25m_clk_VGA) and rgb/b_reg[3]/D (clocked by clk_85m_clk_VGA_3). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#68 Warning
Large setup violation  
There is a large setup violation of -52.481 ns between syn/hc_reg[6]/C (clocked by clk_25m_clk_VGA) and rgb/b_reg[0]/D (clocked by clk_85m_clk_VGA_3). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#69 Warning
Large setup violation  
There is a large setup violation of -52.483 ns between syn/hc_reg[6]/C (clocked by clk_25m_clk_VGA) and rgb/b_reg[2]/D (clocked by clk_85m_clk_VGA_3). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#70 Warning
Large setup violation  
There is a large setup violation of -52.561 ns between syn/hc_reg[6]/C (clocked by clk_25m_clk_VGA) and rgb/b_reg[1]/D (clocked by clk_85m_clk_VGA_3). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#71 Warning
Large setup violation  
There is a large setup violation of -52.823 ns between syn/hc_reg[6]/C (clocked by clk_25m_clk_VGA) and rgb/data_reg[5]/S (clocked by clk_85m_clk_VGA_3). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#72 Warning
Large setup violation  
There is a large setup violation of -52.823 ns between syn/hc_reg[6]/C (clocked by clk_25m_clk_VGA) and rgb/data_reg[6]/S (clocked by clk_85m_clk_VGA_3). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#73 Warning
Large setup violation  
There is a large setup violation of -52.823 ns between syn/hc_reg[6]/C (clocked by clk_25m_clk_VGA) and rgb/data_reg[7]/S (clocked by clk_85m_clk_VGA_3). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#74 Warning
Large setup violation  
There is a large setup violation of -52.828 ns between syn/hc_reg[6]/C (clocked by clk_25m_clk_VGA) and rgb/r_reg[3]/D (clocked by clk_85m_clk_VGA_3). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#75 Warning
Large setup violation  
There is a large setup violation of -52.908 ns between syn/hc_reg[6]/C (clocked by clk_25m_clk_VGA) and rgb/data_reg[4]/S (clocked by clk_85m_clk_VGA_3). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#76 Warning
Large setup violation  
There is a large setup violation of -52.981 ns between syn/hc_reg[6]/C (clocked by clk_25m_clk_VGA) and rgb/r_reg[2]/D (clocked by clk_85m_clk_VGA_3). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#77 Warning
Large setup violation  
There is a large setup violation of -52.985 ns between syn/hc_reg[6]/C (clocked by clk_25m_clk_VGA) and rgb/r_reg[0]/D (clocked by clk_85m_clk_VGA_3). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#78 Warning
Large setup violation  
There is a large setup violation of -53.097 ns between syn/hc_reg[6]/C (clocked by clk_25m_clk_VGA) and rgb/r_reg[1]/D (clocked by clk_85m_clk_VGA_3). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#79 Warning
Large setup violation  
There is a large setup violation of -53.309 ns between syn/hc_reg[6]/C (clocked by clk_25m_clk_VGA) and rgb/data_reg[0]/S (clocked by clk_85m_clk_VGA_3). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#80 Warning
Large setup violation  
There is a large setup violation of -53.309 ns between syn/hc_reg[6]/C (clocked by clk_25m_clk_VGA) and rgb/data_reg[1]/S (clocked by clk_85m_clk_VGA_3). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#81 Warning
Large setup violation  
There is a large setup violation of -53.309 ns between syn/hc_reg[6]/C (clocked by clk_25m_clk_VGA) and rgb/data_reg[2]/S (clocked by clk_85m_clk_VGA_3). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#82 Warning
Large setup violation  
There is a large setup violation of -53.309 ns between syn/hc_reg[6]/C (clocked by clk_25m_clk_VGA) and rgb/data_reg[3]/S (clocked by clk_85m_clk_VGA_3). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#83 Warning
Large setup violation  
There is a large setup violation of -53.614 ns between syn/hc_reg[6]/C (clocked by clk_25m_clk_VGA) and rgb/data_reg[10]/S (clocked by clk_85m_clk_VGA_3). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#84 Warning
Large setup violation  
There is a large setup violation of -53.614 ns between syn/hc_reg[6]/C (clocked by clk_25m_clk_VGA) and rgb/data_reg[11]/S (clocked by clk_85m_clk_VGA_3). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#85 Warning
Large setup violation  
There is a large setup violation of -53.614 ns between syn/hc_reg[6]/C (clocked by clk_25m_clk_VGA) and rgb/data_reg[8]/S (clocked by clk_85m_clk_VGA_3). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#86 Warning
Large setup violation  
There is a large setup violation of -53.614 ns between syn/hc_reg[6]/C (clocked by clk_25m_clk_VGA) and rgb/data_reg[9]/S (clocked by clk_85m_clk_VGA_3). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#87 Warning
Large setup violation  
There is a large setup violation of -6.140 ns between syn/vc_reg[0]/C (clocked by clk_25m_clk_VGA) and syn/vc_reg[6]/D (clocked by clk_85m_clk_VGA_3). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#88 Warning
Large setup violation  
There is a large setup violation of -6.655 ns between rgb/shift_reg[0]/C (clocked by clk_25m_clk_VGA) and rgb/shift_reg[10]/D (clocked by clk_85m_clk_VGA_3). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#89 Warning
Large setup violation  
There is a large setup violation of -6.813 ns between syn/hc_reg[1]/C (clocked by clk_25m_clk_VGA) and syn/hc_reg[9]/D (clocked by clk_85m_clk_VGA_3). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#90 Warning
Large setup violation  
There is a large setup violation of -6.862 ns between syn/hc_reg[1]/C (clocked by clk_25m_clk_VGA) and syn/hc_reg[8]/D (clocked by clk_85m_clk_VGA_3). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#91 Warning
Large setup violation  
There is a large setup violation of -6.963 ns between rgb/shift_reg[0]/C (clocked by clk_25m_clk_VGA) and rgb/shift_reg[7]/D (clocked by clk_85m_clk_VGA_3). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#92 Warning
Large setup violation  
There is a large setup violation of -6.981 ns between syn/vc_reg[4]/C (clocked by clk_25m_clk_VGA) and syn/vc_reg[7]/D (clocked by clk_85m_clk_VGA_3). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#93 Warning
Large setup violation  
There is a large setup violation of -7.012 ns between rgb/shift_reg[0]/C (clocked by clk_25m_clk_VGA) and rgb/shift_reg[6]/D (clocked by clk_85m_clk_VGA_3). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#94 Warning
Large setup violation  
There is a large setup violation of -7.231 ns between syn/hc_reg[1]/C (clocked by clk_25m_clk_VGA) and syn/hc_reg[7]/D (clocked by clk_85m_clk_VGA_3). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#95 Warning
Large setup violation  
There is a large setup violation of -7.238 ns between syn/hc_reg[1]/C (clocked by clk_25m_clk_VGA) and syn/hc_reg[6]/D (clocked by clk_85m_clk_VGA_3). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#96 Warning
Large setup violation  
There is a large setup violation of -7.348 ns between syn/hc_reg[1]/C (clocked by clk_25m_clk_VGA) and syn/hc_reg[10]/D (clocked by clk_85m_clk_VGA_3). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#97 Warning
Large setup violation  
There is a large setup violation of -7.399 ns between rgb/shift_reg[0]/C (clocked by clk_25m_clk_VGA) and rgb/shift_reg[9]/D (clocked by clk_85m_clk_VGA_3). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#98 Warning
Large setup violation  
There is a large setup violation of -7.413 ns between rgb/shift_reg[0]/C (clocked by clk_25m_clk_VGA) and rgb/shift_reg[8]/D (clocked by clk_85m_clk_VGA_3). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#99 Warning
Large setup violation  
There is a large setup violation of -7.480 ns between syn/vc_reg[4]/C (clocked by clk_25m_clk_VGA) and syn/vc_reg[9]/D (clocked by clk_85m_clk_VGA_3). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#100 Warning
Large setup violation  
There is a large setup violation of -7.486 ns between syn/vc_reg[4]/C (clocked by clk_25m_clk_VGA) and syn/vc_reg[8]/D (clocked by clk_85m_clk_VGA_3). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#101 Warning
Large setup violation  
There is a large setup violation of -7.613 ns between syn/vc_reg[4]/C (clocked by clk_25m_clk_VGA) and syn/vc_reg[10]/D (clocked by clk_85m_clk_VGA_3). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#102 Warning
Large setup violation  
There is a large setup violation of -7.855 ns between rgb/count_reg[20]/C (clocked by clk_25m_clk_VGA) and rgb/shift_reg[10]/CE (clocked by clk_85m_clk_VGA_3). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#103 Warning
Large setup violation  
There is a large setup violation of -7.864 ns between rgb/count_reg[20]/C (clocked by clk_25m_clk_VGA) and rgb/shift_reg[0]/CE (clocked by clk_85m_clk_VGA_3). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#104 Warning
Large setup violation  
There is a large setup violation of -7.864 ns between rgb/count_reg[20]/C (clocked by clk_25m_clk_VGA) and rgb/shift_reg[3]/CE (clocked by clk_85m_clk_VGA_3). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#105 Warning
Large setup violation  
There is a large setup violation of -7.864 ns between rgb/count_reg[20]/C (clocked by clk_25m_clk_VGA) and rgb/shift_reg[4]/CE (clocked by clk_85m_clk_VGA_3). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#106 Warning
Large setup violation  
There is a large setup violation of -7.864 ns between rgb/count_reg[20]/C (clocked by clk_25m_clk_VGA) and rgb/shift_reg[6]/CE (clocked by clk_85m_clk_VGA_3). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#107 Warning
Large setup violation  
There is a large setup violation of -7.864 ns between rgb/count_reg[20]/C (clocked by clk_25m_clk_VGA) and rgb/shift_reg[7]/CE (clocked by clk_85m_clk_VGA_3). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#108 Warning
Large setup violation  
There is a large setup violation of -7.864 ns between rgb/count_reg[20]/C (clocked by clk_25m_clk_VGA) and rgb/shift_reg[8]/CE (clocked by clk_85m_clk_VGA_3). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#109 Warning
Large setup violation  
There is a large setup violation of -7.864 ns between rgb/count_reg[20]/C (clocked by clk_25m_clk_VGA) and rgb/shift_reg[9]/CE (clocked by clk_85m_clk_VGA_3). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#110 Warning
Large setup violation  
There is a large setup violation of -7.965 ns between rgb/count_reg[20]/C (clocked by clk_25m_clk_VGA) and rgb/shift_reg[5]/CE (clocked by clk_85m_clk_VGA_3). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#111 Warning
Large setup violation  
There is a large setup violation of -8.043 ns between rgb/count_reg[20]/C (clocked by clk_25m_clk_VGA) and rgb/shift_reg[1]/CE (clocked by clk_85m_clk_VGA_3). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#112 Warning
Large setup violation  
There is a large setup violation of -8.043 ns between rgb/count_reg[20]/C (clocked by clk_25m_clk_VGA) and rgb/shift_reg[2]/CE (clocked by clk_85m_clk_VGA_3). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#113 Warning
Large setup violation  
There is a large setup violation of -8.152 ns between syn/hc_reg[4]/C (clocked by clk_25m_clk_VGA) and syn/vsenable_reg/D (clocked by clk_85m_clk_VGA_3). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#114 Warning
Large setup violation  
There is a large setup violation of -8.287 ns between rgb/shift_reg[8]/C (clocked by clk_25m_clk_VGA) and rgb/shift_reg[0]/R (clocked by clk_85m_clk_VGA_3). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#115 Warning
Large setup violation  
There is a large setup violation of -8.287 ns between rgb/shift_reg[8]/C (clocked by clk_25m_clk_VGA) and rgb/shift_reg[3]/R (clocked by clk_85m_clk_VGA_3). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#116 Warning
Large setup violation  
There is a large setup violation of -8.287 ns between rgb/shift_reg[8]/C (clocked by clk_25m_clk_VGA) and rgb/shift_reg[4]/R (clocked by clk_85m_clk_VGA_3). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#117 Warning
Large setup violation  
There is a large setup violation of -8.287 ns between rgb/shift_reg[8]/C (clocked by clk_25m_clk_VGA) and rgb/shift_reg[6]/R (clocked by clk_85m_clk_VGA_3). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#118 Warning
Large setup violation  
There is a large setup violation of -8.287 ns between rgb/shift_reg[8]/C (clocked by clk_25m_clk_VGA) and rgb/shift_reg[7]/R (clocked by clk_85m_clk_VGA_3). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#119 Warning
Large setup violation  
There is a large setup violation of -8.287 ns between rgb/shift_reg[8]/C (clocked by clk_25m_clk_VGA) and rgb/shift_reg[8]/R (clocked by clk_85m_clk_VGA_3). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#120 Warning
Large setup violation  
There is a large setup violation of -8.287 ns between rgb/shift_reg[8]/C (clocked by clk_25m_clk_VGA) and rgb/shift_reg[9]/R (clocked by clk_85m_clk_VGA_3). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#121 Warning
Large setup violation  
There is a large setup violation of -8.349 ns between rgb/shift_reg[8]/C (clocked by clk_25m_clk_VGA) and rgb/shift_reg[10]/R (clocked by clk_85m_clk_VGA_3). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#122 Warning
Large setup violation  
There is a large setup violation of -8.367 ns between rgb/shift_reg[8]/C (clocked by clk_25m_clk_VGA) and rgb/shift_reg[1]/R (clocked by clk_85m_clk_VGA_3). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#123 Warning
Large setup violation  
There is a large setup violation of -8.367 ns between rgb/shift_reg[8]/C (clocked by clk_25m_clk_VGA) and rgb/shift_reg[2]/R (clocked by clk_85m_clk_VGA_3). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#124 Warning
Large setup violation  
There is a large setup violation of -8.483 ns between rgb/shift_reg[8]/C (clocked by clk_25m_clk_VGA) and rgb/shift_reg[5]/R (clocked by clk_85m_clk_VGA_3). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#125 Warning
Large setup violation  
There is a large setup violation of -9.578 ns between syn/vc_reg[7]/C (clocked by clk_25m_clk_VGA) and syn/vc_reg[10]/R (clocked by clk_85m_clk_VGA_3). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#126 Warning
Large setup violation  
There is a large setup violation of -9.578 ns between syn/vc_reg[7]/C (clocked by clk_25m_clk_VGA) and syn/vc_reg[3]/R (clocked by clk_85m_clk_VGA_3). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#127 Warning
Large setup violation  
There is a large setup violation of -9.602 ns between syn/vc_reg[7]/C (clocked by clk_25m_clk_VGA) and syn/vc_reg[5]/R (clocked by clk_85m_clk_VGA_3). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#128 Warning
Large setup violation  
There is a large setup violation of -9.602 ns between syn/vc_reg[7]/C (clocked by clk_25m_clk_VGA) and syn/vc_reg[7]/R (clocked by clk_85m_clk_VGA_3). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#129 Warning
Large setup violation  
There is a large setup violation of -9.602 ns between syn/vc_reg[7]/C (clocked by clk_25m_clk_VGA) and syn/vc_reg[8]/R (clocked by clk_85m_clk_VGA_3). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#130 Warning
Large setup violation  
There is a large setup violation of -9.602 ns between syn/vc_reg[7]/C (clocked by clk_25m_clk_VGA) and syn/vc_reg[9]/R (clocked by clk_85m_clk_VGA_3). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#131 Warning
Large setup violation  
There is a large setup violation of -9.620 ns between syn/hc_reg[4]/C (clocked by clk_25m_clk_VGA) and syn/hc_reg[0]/R (clocked by clk_85m_clk_VGA_3). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#132 Warning
Large setup violation  
There is a large setup violation of -9.620 ns between syn/vc_reg[7]/C (clocked by clk_25m_clk_VGA) and syn/vc_reg[0]/R (clocked by clk_85m_clk_VGA_3). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#133 Warning
Large setup violation  
There is a large setup violation of -9.620 ns between syn/vc_reg[7]/C (clocked by clk_25m_clk_VGA) and syn/vc_reg[2]/R (clocked by clk_85m_clk_VGA_3). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#134 Warning
Large setup violation  
There is a large setup violation of -9.620 ns between syn/vc_reg[7]/C (clocked by clk_25m_clk_VGA) and syn/vc_reg[6]/R (clocked by clk_85m_clk_VGA_3). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#135 Warning
Large setup violation  
There is a large setup violation of -9.659 ns between syn/vc_reg[0]/C (clocked by clk_25m_clk_VGA) and rgb/r_reg[3]/R (clocked by clk_85m_clk_VGA_3). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#136 Warning
Large setup violation  
There is a large setup violation of -9.661 ns between rgb/count_reg[11]/C (clocked by clk_25m_clk_VGA) and rgb/count_reg[4]/R (clocked by clk_85m_clk_VGA_3). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#137 Warning
Large setup violation  
There is a large setup violation of -9.661 ns between rgb/count_reg[11]/C (clocked by clk_25m_clk_VGA) and rgb/count_reg[5]/R (clocked by clk_85m_clk_VGA_3). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#138 Warning
Large setup violation  
There is a large setup violation of -9.661 ns between rgb/count_reg[11]/C (clocked by clk_25m_clk_VGA) and rgb/count_reg[6]/R (clocked by clk_85m_clk_VGA_3). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#139 Warning
Large setup violation  
There is a large setup violation of -9.661 ns between rgb/count_reg[11]/C (clocked by clk_25m_clk_VGA) and rgb/count_reg[7]/R (clocked by clk_85m_clk_VGA_3). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#140 Warning
Large setup violation  
There is a large setup violation of -9.687 ns between syn/vc_reg[0]/C (clocked by clk_25m_clk_VGA) and rgb/b_reg[0]/R (clocked by clk_85m_clk_VGA_3). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#141 Warning
Large setup violation  
There is a large setup violation of -9.687 ns between syn/vc_reg[0]/C (clocked by clk_25m_clk_VGA) and rgb/b_reg[2]/R (clocked by clk_85m_clk_VGA_3). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#142 Warning
Large setup violation  
There is a large setup violation of -9.687 ns between syn/vc_reg[0]/C (clocked by clk_25m_clk_VGA) and rgb/g_reg[0]/R (clocked by clk_85m_clk_VGA_3). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#143 Warning
Large setup violation  
There is a large setup violation of -9.687 ns between syn/vc_reg[0]/C (clocked by clk_25m_clk_VGA) and rgb/g_reg[2]/R (clocked by clk_85m_clk_VGA_3). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#144 Warning
Large setup violation  
There is a large setup violation of -9.689 ns between syn/hc_reg[4]/C (clocked by clk_25m_clk_VGA) and syn/hc_reg[1]/R (clocked by clk_85m_clk_VGA_3). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#145 Warning
Large setup violation  
There is a large setup violation of -9.689 ns between syn/hc_reg[4]/C (clocked by clk_25m_clk_VGA) and syn/hc_reg[2]/R (clocked by clk_85m_clk_VGA_3). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#146 Warning
Large setup violation  
There is a large setup violation of -9.722 ns between syn/hc_reg[4]/C (clocked by clk_25m_clk_VGA) and syn/hc_reg[5]/R (clocked by clk_85m_clk_VGA_3). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#147 Warning
Large setup violation  
There is a large setup violation of -9.743 ns between rgb/count_reg[11]/C (clocked by clk_25m_clk_VGA) and rgb/count_reg[0]/R (clocked by clk_85m_clk_VGA_3). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#148 Warning
Large setup violation  
There is a large setup violation of -9.743 ns between rgb/count_reg[11]/C (clocked by clk_25m_clk_VGA) and rgb/count_reg[1]/R (clocked by clk_85m_clk_VGA_3). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#149 Warning
Large setup violation  
There is a large setup violation of -9.743 ns between rgb/count_reg[11]/C (clocked by clk_25m_clk_VGA) and rgb/count_reg[2]/R (clocked by clk_85m_clk_VGA_3). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#150 Warning
Large setup violation  
There is a large setup violation of -9.743 ns between rgb/count_reg[11]/C (clocked by clk_25m_clk_VGA) and rgb/count_reg[3]/R (clocked by clk_85m_clk_VGA_3). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#151 Warning
Large setup violation  
There is a large setup violation of -9.748 ns between syn/hc_reg[4]/C (clocked by clk_25m_clk_VGA) and syn/hc_reg[3]/R (clocked by clk_85m_clk_VGA_3). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#152 Warning
Large setup violation  
There is a large setup violation of -9.748 ns between syn/hc_reg[4]/C (clocked by clk_25m_clk_VGA) and syn/hc_reg[4]/R (clocked by clk_85m_clk_VGA_3). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#153 Warning
Large setup violation  
There is a large setup violation of -9.748 ns between syn/hc_reg[4]/C (clocked by clk_25m_clk_VGA) and syn/hc_reg[8]/R (clocked by clk_85m_clk_VGA_3). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#154 Warning
Large setup violation  
There is a large setup violation of -9.748 ns between syn/hc_reg[4]/C (clocked by clk_25m_clk_VGA) and syn/hc_reg[9]/R (clocked by clk_85m_clk_VGA_3). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#155 Warning
Large setup violation  
There is a large setup violation of -9.758 ns between syn/vc_reg[7]/C (clocked by clk_25m_clk_VGA) and syn/vc_reg[1]/R (clocked by clk_85m_clk_VGA_3). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#156 Warning
Large setup violation  
There is a large setup violation of -9.758 ns between syn/vc_reg[7]/C (clocked by clk_25m_clk_VGA) and syn/vc_reg[4]/R (clocked by clk_85m_clk_VGA_3). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#157 Warning
Large setup violation  
There is a large setup violation of -9.760 ns between syn/hc_reg[4]/C (clocked by clk_25m_clk_VGA) and syn/hc_reg[10]/R (clocked by clk_85m_clk_VGA_3). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#158 Warning
Large setup violation  
There is a large setup violation of -9.766 ns between rgb/count_reg[11]/C (clocked by clk_25m_clk_VGA) and rgb/count_reg[12]/R (clocked by clk_85m_clk_VGA_3). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#159 Warning
Large setup violation  
There is a large setup violation of -9.766 ns between rgb/count_reg[11]/C (clocked by clk_25m_clk_VGA) and rgb/count_reg[13]/R (clocked by clk_85m_clk_VGA_3). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#160 Warning
Large setup violation  
There is a large setup violation of -9.766 ns between rgb/count_reg[11]/C (clocked by clk_25m_clk_VGA) and rgb/count_reg[14]/R (clocked by clk_85m_clk_VGA_3). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#161 Warning
Large setup violation  
There is a large setup violation of -9.766 ns between rgb/count_reg[11]/C (clocked by clk_25m_clk_VGA) and rgb/count_reg[15]/R (clocked by clk_85m_clk_VGA_3). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#162 Warning
Large setup violation  
There is a large setup violation of -9.769 ns between syn/vc_reg[0]/C (clocked by clk_25m_clk_VGA) and rgb/b_reg[3]/R (clocked by clk_85m_clk_VGA_3). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#163 Warning
Large setup violation  
There is a large setup violation of -9.769 ns between syn/vc_reg[0]/C (clocked by clk_25m_clk_VGA) and rgb/g_reg[3]/R (clocked by clk_85m_clk_VGA_3). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#164 Warning
Large setup violation  
There is a large setup violation of -9.795 ns between rgb/count_reg[11]/C (clocked by clk_25m_clk_VGA) and rgb/count_reg[20]/R (clocked by clk_85m_clk_VGA_3). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#165 Warning
Large setup violation  
There is a large setup violation of -9.800 ns between syn/vc_reg[0]/C (clocked by clk_25m_clk_VGA) and rgb/r_reg[0]/R (clocked by clk_85m_clk_VGA_3). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#166 Warning
Large setup violation  
There is a large setup violation of -9.800 ns between syn/vc_reg[0]/C (clocked by clk_25m_clk_VGA) and rgb/r_reg[1]/R (clocked by clk_85m_clk_VGA_3). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#167 Warning
Large setup violation  
There is a large setup violation of -9.800 ns between syn/vc_reg[0]/C (clocked by clk_25m_clk_VGA) and rgb/r_reg[2]/R (clocked by clk_85m_clk_VGA_3). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#168 Warning
Large setup violation  
There is a large setup violation of -9.801 ns between rgb/count_reg[11]/C (clocked by clk_25m_clk_VGA) and rgb/count_reg[16]/R (clocked by clk_85m_clk_VGA_3). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#169 Warning
Large setup violation  
There is a large setup violation of -9.801 ns between rgb/count_reg[11]/C (clocked by clk_25m_clk_VGA) and rgb/count_reg[17]/R (clocked by clk_85m_clk_VGA_3). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#170 Warning
Large setup violation  
There is a large setup violation of -9.801 ns between rgb/count_reg[11]/C (clocked by clk_25m_clk_VGA) and rgb/count_reg[18]/R (clocked by clk_85m_clk_VGA_3). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#171 Warning
Large setup violation  
There is a large setup violation of -9.801 ns between rgb/count_reg[11]/C (clocked by clk_25m_clk_VGA) and rgb/count_reg[19]/R (clocked by clk_85m_clk_VGA_3). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#172 Warning
Large setup violation  
There is a large setup violation of -9.835 ns between syn/vc_reg[2]/C (clocked by clk_25m_clk_VGA) and rgb/data_reg[10]/CE (clocked by clk_85m_clk_VGA_3). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#173 Warning
Large setup violation  
There is a large setup violation of -9.835 ns between syn/vc_reg[2]/C (clocked by clk_25m_clk_VGA) and rgb/data_reg[11]/CE (clocked by clk_85m_clk_VGA_3). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#174 Warning
Large setup violation  
There is a large setup violation of -9.835 ns between syn/vc_reg[2]/C (clocked by clk_25m_clk_VGA) and rgb/data_reg[8]/CE (clocked by clk_85m_clk_VGA_3). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#175 Warning
Large setup violation  
There is a large setup violation of -9.835 ns between syn/vc_reg[2]/C (clocked by clk_25m_clk_VGA) and rgb/data_reg[9]/CE (clocked by clk_85m_clk_VGA_3). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#176 Warning
Large setup violation  
There is a large setup violation of -9.846 ns between syn/vc_reg[2]/C (clocked by clk_25m_clk_VGA) and rgb/data_reg[5]/CE (clocked by clk_85m_clk_VGA_3). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#177 Warning
Large setup violation  
There is a large setup violation of -9.846 ns between syn/vc_reg[2]/C (clocked by clk_25m_clk_VGA) and rgb/data_reg[6]/CE (clocked by clk_85m_clk_VGA_3). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#178 Warning
Large setup violation  
There is a large setup violation of -9.846 ns between syn/vc_reg[2]/C (clocked by clk_25m_clk_VGA) and rgb/data_reg[7]/CE (clocked by clk_85m_clk_VGA_3). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#179 Warning
Large setup violation  
There is a large setup violation of -9.850 ns between syn/vc_reg[2]/C (clocked by clk_25m_clk_VGA) and rgb/data_reg[0]/CE (clocked by clk_85m_clk_VGA_3). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#180 Warning
Large setup violation  
There is a large setup violation of -9.850 ns between syn/vc_reg[2]/C (clocked by clk_25m_clk_VGA) and rgb/data_reg[1]/CE (clocked by clk_85m_clk_VGA_3). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#181 Warning
Large setup violation  
There is a large setup violation of -9.850 ns between syn/vc_reg[2]/C (clocked by clk_25m_clk_VGA) and rgb/data_reg[2]/CE (clocked by clk_85m_clk_VGA_3). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#182 Warning
Large setup violation  
There is a large setup violation of -9.850 ns between syn/vc_reg[2]/C (clocked by clk_25m_clk_VGA) and rgb/data_reg[3]/CE (clocked by clk_85m_clk_VGA_3). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#183 Warning
Large setup violation  
There is a large setup violation of -9.861 ns between syn/vc_reg[2]/C (clocked by clk_25m_clk_VGA) and rgb/data_reg[4]/CE (clocked by clk_85m_clk_VGA_3). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#184 Warning
Large setup violation  
There is a large setup violation of -9.865 ns between syn/hc_reg[4]/C (clocked by clk_25m_clk_VGA) and syn/hc_reg[6]/R (clocked by clk_85m_clk_VGA_3). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#185 Warning
Large setup violation  
There is a large setup violation of -9.865 ns between syn/hc_reg[4]/C (clocked by clk_25m_clk_VGA) and syn/hc_reg[7]/R (clocked by clk_85m_clk_VGA_3). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#186 Warning
Large setup violation  
There is a large setup violation of -9.890 ns between rgb/count_reg[11]/C (clocked by clk_25m_clk_VGA) and rgb/count_reg[10]/R (clocked by clk_85m_clk_VGA_3). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#187 Warning
Large setup violation  
There is a large setup violation of -9.890 ns between rgb/count_reg[11]/C (clocked by clk_25m_clk_VGA) and rgb/count_reg[11]/R (clocked by clk_85m_clk_VGA_3). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#188 Warning
Large setup violation  
There is a large setup violation of -9.890 ns between rgb/count_reg[11]/C (clocked by clk_25m_clk_VGA) and rgb/count_reg[8]/R (clocked by clk_85m_clk_VGA_3). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#189 Warning
Large setup violation  
There is a large setup violation of -9.890 ns between rgb/count_reg[11]/C (clocked by clk_25m_clk_VGA) and rgb/count_reg[9]/R (clocked by clk_85m_clk_VGA_3). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#190 Warning
Large setup violation  
There is a large setup violation of -9.986 ns between syn/vc_reg[0]/C (clocked by clk_25m_clk_VGA) and rgb/b_reg[1]/R (clocked by clk_85m_clk_VGA_3). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#191 Warning
Large setup violation  
There is a large setup violation of -9.986 ns between syn/vc_reg[0]/C (clocked by clk_25m_clk_VGA) and rgb/g_reg[1]/R (clocked by clk_85m_clk_VGA_3). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-17#1 Warning
Non-clocked sequential cell  
The clock pin seg/clkout_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#2 Warning
Non-clocked sequential cell  
The clock pin seg/cnt_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#3 Warning
Non-clocked sequential cell  
The clock pin seg/cnt_reg[10]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#4 Warning
Non-clocked sequential cell  
The clock pin seg/cnt_reg[11]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#5 Warning
Non-clocked sequential cell  
The clock pin seg/cnt_reg[12]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#6 Warning
Non-clocked sequential cell  
The clock pin seg/cnt_reg[13]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#7 Warning
Non-clocked sequential cell  
The clock pin seg/cnt_reg[14]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#8 Warning
Non-clocked sequential cell  
The clock pin seg/cnt_reg[15]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#9 Warning
Non-clocked sequential cell  
The clock pin seg/cnt_reg[16]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#10 Warning
Non-clocked sequential cell  
The clock pin seg/cnt_reg[17]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#11 Warning
Non-clocked sequential cell  
The clock pin seg/cnt_reg[18]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#12 Warning
Non-clocked sequential cell  
The clock pin seg/cnt_reg[19]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#13 Warning
Non-clocked sequential cell  
The clock pin seg/cnt_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#14 Warning
Non-clocked sequential cell  
The clock pin seg/cnt_reg[20]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#15 Warning
Non-clocked sequential cell  
The clock pin seg/cnt_reg[21]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#16 Warning
Non-clocked sequential cell  
The clock pin seg/cnt_reg[22]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#17 Warning
Non-clocked sequential cell  
The clock pin seg/cnt_reg[23]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#18 Warning
Non-clocked sequential cell  
The clock pin seg/cnt_reg[24]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#19 Warning
Non-clocked sequential cell  
The clock pin seg/cnt_reg[25]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#20 Warning
Non-clocked sequential cell  
The clock pin seg/cnt_reg[26]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#21 Warning
Non-clocked sequential cell  
The clock pin seg/cnt_reg[27]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#22 Warning
Non-clocked sequential cell  
The clock pin seg/cnt_reg[28]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#23 Warning
Non-clocked sequential cell  
The clock pin seg/cnt_reg[29]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#24 Warning
Non-clocked sequential cell  
The clock pin seg/cnt_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#25 Warning
Non-clocked sequential cell  
The clock pin seg/cnt_reg[30]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#26 Warning
Non-clocked sequential cell  
The clock pin seg/cnt_reg[31]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#27 Warning
Non-clocked sequential cell  
The clock pin seg/cnt_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#28 Warning
Non-clocked sequential cell  
The clock pin seg/cnt_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#29 Warning
Non-clocked sequential cell  
The clock pin seg/cnt_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#30 Warning
Non-clocked sequential cell  
The clock pin seg/cnt_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#31 Warning
Non-clocked sequential cell  
The clock pin seg/cnt_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#32 Warning
Non-clocked sequential cell  
The clock pin seg/cnt_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#33 Warning
Non-clocked sequential cell  
The clock pin seg/cnt_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#34 Warning
Non-clocked sequential cell  
The clock pin seg/scan_cnt_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#35 Warning
Non-clocked sequential cell  
The clock pin seg/scan_cnt_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#36 Warning
Non-clocked sequential cell  
The clock pin seg/scan_cnt_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-27#1 Warning
Invalid primary clock on hierarchical pin  
A primary clock clock/clk_25/inst/clk_in1 is created on an inappropriate internal pin clock/clk_25/inst/clk_in1. It is not recommended to create a primary clock on a hierarchical pin when its driver pin has a fanout connected to multiple clock pins
Related violations: <none>

TIMING-27#2 Warning
Invalid primary clock on hierarchical pin  
A primary clock clock/clk_36/inst/clk_in1 is created on an inappropriate internal pin clock/clk_36/inst/clk_in1. It is not recommended to create a primary clock on a hierarchical pin when its driver pin has a fanout connected to multiple clock pins
Related violations: <none>

TIMING-27#3 Warning
Invalid primary clock on hierarchical pin  
A primary clock clock/clk_45/inst/clk_in1 is created on an inappropriate internal pin clock/clk_45/inst/clk_in1. It is not recommended to create a primary clock on a hierarchical pin when its driver pin has a fanout connected to multiple clock pins
Related violations: <none>

TIMING-27#4 Warning
Invalid primary clock on hierarchical pin  
A primary clock clock/clk_85/inst/clk_in1 is created on an inappropriate internal pin clock/clk_85/inst/clk_in1. It is not recommended to create a primary clock on a hierarchical pin when its driver pin has a fanout connected to multiple clock pins
Related violations: <none>


