

================================================================
== Vivado HLS Report for 'fir11'
================================================================
* Date:           Wed Oct 24 20:25:43 2018

* Version:        2017.1 (Build 1846317 on Thu Jun 22 18:17:09 MDT 2017)
* Project:        fir11
* Solution:       solution3_loop_fission
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.51|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   66|   66|   67|   67|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- TDL     |   20|   20|         2|          -|          -|    10|    no    |
        |- MAC     |   44|   44|         4|          -|          -|    11|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      3|       0|     96|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        0|      -|      74|      8|
|Multiplexer      |        -|      -|       -|    110|
|Register         |        -|      -|     135|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      3|     209|    214|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      1|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    +-------------+-----------------+---------+----+----+------+-----+------+-------------+
    |    Memory   |      Module     | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +-------------+-----------------+---------+----+----+------+-----+------+-------------+
    |c1_U         |fir11_c1         |        0|  10|   2|    11|   10|     1|          110|
    |shift_reg_U  |fir11_shift_reg  |        0|  64|   6|    11|   32|     1|          352|
    +-------------+-----------------+---------+----+----+------+-----+------+-------------+
    |Total        |                 |        0|  74|   8|    22|   42|     2|          462|
    +-------------+-----------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+-------+---+----+------------+------------+
    |  Variable Name  | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+-------+---+----+------------+------------+
    |tmp_3_fu_182_p2  |     *    |      3|  0|  20|          10|          32|
    |acc_1_fu_187_p2  |     +    |      0|  0|  39|          32|          32|
    |i_1_fu_148_p2    |     +    |      0|  0|  13|           4|           2|
    |i_2_fu_173_p2    |     +    |      0|  0|  15|           5|           2|
    |tmp_fu_142_p2    |   icmp   |      0|  0|   9|           4|           1|
    +-----------------+----------+-------+---+----+------------+------------+
    |Total            |          |      3|  0|  96|          55|          69|
    +-----------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------+----+-----------+-----+-----------+
    |        Name        | LUT| Input Size| Bits| Total Bits|
    +--------------------+----+-----------+-----+-----------+
    |acc_reg_114         |   9|          2|   32|         64|
    |ap_NS_fsm           |  41|          8|    1|          8|
    |i1_reg_127          |   9|          2|    5|         10|
    |i_reg_103           |   9|          2|    4|          8|
    |shift_reg_address0  |  27|          5|    4|         20|
    |shift_reg_d0        |  15|          3|   32|         96|
    +--------------------+----+-----------+-----+-----------+
    |Total               | 110|         22|   78|        206|
    +--------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |acc_reg_114               |  32|   0|   32|          0|
    |ap_CS_fsm                 |   7|   0|    7|          0|
    |c1_load_reg_238           |  10|   0|   10|          0|
    |i1_reg_127                |   5|   0|    5|          0|
    |i_1_reg_205               |   4|   0|    4|          0|
    |i_2_reg_228               |   5|   0|    5|          0|
    |i_cast1_reg_197           |   4|   0|   32|         28|
    |i_reg_103                 |   4|   0|    4|          0|
    |shift_reg_load_1_reg_233  |  32|   0|   32|          0|
    |tmp_3_reg_243             |  32|   0|   32|          0|
    +--------------------------+----+----+-----+-----------+
    |Total                     | 135|   0|  163|         28|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------+-----+-----+------------+--------------+--------------+
| RTL Ports| Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------+-----+-----+------------+--------------+--------------+
|ap_clk    |  in |    1| ap_ctrl_hs |     fir11    | return value |
|ap_rst    |  in |    1| ap_ctrl_hs |     fir11    | return value |
|ap_start  |  in |    1| ap_ctrl_hs |     fir11    | return value |
|ap_done   | out |    1| ap_ctrl_hs |     fir11    | return value |
|ap_idle   | out |    1| ap_ctrl_hs |     fir11    | return value |
|ap_ready  | out |    1| ap_ctrl_hs |     fir11    | return value |
|y         | out |   32|   ap_vld   |       y      |    pointer   |
|y_ap_vld  | out |    1|   ap_vld   |       y      |    pointer   |
|x         |  in |   32|   ap_none  |       x      |    scalar    |
+----------+-----+-----+------------+--------------+--------------+

