
C:\Users\alyabev_ai\Atollic\TrueSTUDIO\ARM_workspace_8.0\test\Debug\test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003bfc  08000188  08000188  00010188  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000002d8  08003d88  08003d88  00013d88  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08004060  08004060  00014060  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08004064  08004064  00014064  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         000001e0  20000000  08004068  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .ccmram       00000000  10000000  10000000  000201e0  2**0
                  CONTENTS
  7 .bss          000000f0  200001e0  200001e0  000201e0  2**3
                  ALLOC
  8 ._user_heap_stack 00000400  200002d0  200002d0  000201e0  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  000201e0  2**0
                  CONTENTS, READONLY
 10 .debug_info   00005530  00000000  00000000  00020210  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 00000b91  00000000  00000000  00025740  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 00000718  00000000  00000000  000262d8  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 000006a0  00000000  00000000  000269f0  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   00002208  00000000  00000000  00027090  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    000026ff  00000000  00000000  00029298  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007c  00000000  00000000  0002b997  2**0
                  CONTENTS, READONLY
 17 .debug_frame  000029bc  00000000  00000000  0002ba14  2**2
                  CONTENTS, READONLY, DEBUGGING
 18 .stabstr      0000003f  00000000  00000000  0002e3d0  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	200001e0 	.word	0x200001e0
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08003d6c 	.word	0x08003d6c

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	200001e4 	.word	0x200001e4
 80001c4:	08003d6c 	.word	0x08003d6c

080001c8 <strlen>:
 80001c8:	4603      	mov	r3, r0
 80001ca:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001ce:	2a00      	cmp	r2, #0
 80001d0:	d1fb      	bne.n	80001ca <strlen+0x2>
 80001d2:	1a18      	subs	r0, r3, r0
 80001d4:	3801      	subs	r0, #1
 80001d6:	4770      	bx	lr

080001d8 <__aeabi_drsub>:
 80001d8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001dc:	e002      	b.n	80001e4 <__adddf3>
 80001de:	bf00      	nop

080001e0 <__aeabi_dsub>:
 80001e0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001e4 <__adddf3>:
 80001e4:	b530      	push	{r4, r5, lr}
 80001e6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001ea:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001ee:	ea94 0f05 	teq	r4, r5
 80001f2:	bf08      	it	eq
 80001f4:	ea90 0f02 	teqeq	r0, r2
 80001f8:	bf1f      	itttt	ne
 80001fa:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001fe:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000202:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000206:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800020a:	f000 80e2 	beq.w	80003d2 <__adddf3+0x1ee>
 800020e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000212:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000216:	bfb8      	it	lt
 8000218:	426d      	neglt	r5, r5
 800021a:	dd0c      	ble.n	8000236 <__adddf3+0x52>
 800021c:	442c      	add	r4, r5
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	ea82 0000 	eor.w	r0, r2, r0
 800022a:	ea83 0101 	eor.w	r1, r3, r1
 800022e:	ea80 0202 	eor.w	r2, r0, r2
 8000232:	ea81 0303 	eor.w	r3, r1, r3
 8000236:	2d36      	cmp	r5, #54	; 0x36
 8000238:	bf88      	it	hi
 800023a:	bd30      	pophi	{r4, r5, pc}
 800023c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000240:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000244:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000248:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800024c:	d002      	beq.n	8000254 <__adddf3+0x70>
 800024e:	4240      	negs	r0, r0
 8000250:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000254:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000258:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800025c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000260:	d002      	beq.n	8000268 <__adddf3+0x84>
 8000262:	4252      	negs	r2, r2
 8000264:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000268:	ea94 0f05 	teq	r4, r5
 800026c:	f000 80a7 	beq.w	80003be <__adddf3+0x1da>
 8000270:	f1a4 0401 	sub.w	r4, r4, #1
 8000274:	f1d5 0e20 	rsbs	lr, r5, #32
 8000278:	db0d      	blt.n	8000296 <__adddf3+0xb2>
 800027a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800027e:	fa22 f205 	lsr.w	r2, r2, r5
 8000282:	1880      	adds	r0, r0, r2
 8000284:	f141 0100 	adc.w	r1, r1, #0
 8000288:	fa03 f20e 	lsl.w	r2, r3, lr
 800028c:	1880      	adds	r0, r0, r2
 800028e:	fa43 f305 	asr.w	r3, r3, r5
 8000292:	4159      	adcs	r1, r3
 8000294:	e00e      	b.n	80002b4 <__adddf3+0xd0>
 8000296:	f1a5 0520 	sub.w	r5, r5, #32
 800029a:	f10e 0e20 	add.w	lr, lr, #32
 800029e:	2a01      	cmp	r2, #1
 80002a0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002a4:	bf28      	it	cs
 80002a6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002aa:	fa43 f305 	asr.w	r3, r3, r5
 80002ae:	18c0      	adds	r0, r0, r3
 80002b0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002b4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002b8:	d507      	bpl.n	80002ca <__adddf3+0xe6>
 80002ba:	f04f 0e00 	mov.w	lr, #0
 80002be:	f1dc 0c00 	rsbs	ip, ip, #0
 80002c2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002c6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ca:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002ce:	d31b      	bcc.n	8000308 <__adddf3+0x124>
 80002d0:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002d4:	d30c      	bcc.n	80002f0 <__adddf3+0x10c>
 80002d6:	0849      	lsrs	r1, r1, #1
 80002d8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002dc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002e0:	f104 0401 	add.w	r4, r4, #1
 80002e4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002e8:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002ec:	f080 809a 	bcs.w	8000424 <__adddf3+0x240>
 80002f0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002f4:	bf08      	it	eq
 80002f6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002fa:	f150 0000 	adcs.w	r0, r0, #0
 80002fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000302:	ea41 0105 	orr.w	r1, r1, r5
 8000306:	bd30      	pop	{r4, r5, pc}
 8000308:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800030c:	4140      	adcs	r0, r0
 800030e:	eb41 0101 	adc.w	r1, r1, r1
 8000312:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000316:	f1a4 0401 	sub.w	r4, r4, #1
 800031a:	d1e9      	bne.n	80002f0 <__adddf3+0x10c>
 800031c:	f091 0f00 	teq	r1, #0
 8000320:	bf04      	itt	eq
 8000322:	4601      	moveq	r1, r0
 8000324:	2000      	moveq	r0, #0
 8000326:	fab1 f381 	clz	r3, r1
 800032a:	bf08      	it	eq
 800032c:	3320      	addeq	r3, #32
 800032e:	f1a3 030b 	sub.w	r3, r3, #11
 8000332:	f1b3 0220 	subs.w	r2, r3, #32
 8000336:	da0c      	bge.n	8000352 <__adddf3+0x16e>
 8000338:	320c      	adds	r2, #12
 800033a:	dd08      	ble.n	800034e <__adddf3+0x16a>
 800033c:	f102 0c14 	add.w	ip, r2, #20
 8000340:	f1c2 020c 	rsb	r2, r2, #12
 8000344:	fa01 f00c 	lsl.w	r0, r1, ip
 8000348:	fa21 f102 	lsr.w	r1, r1, r2
 800034c:	e00c      	b.n	8000368 <__adddf3+0x184>
 800034e:	f102 0214 	add.w	r2, r2, #20
 8000352:	bfd8      	it	le
 8000354:	f1c2 0c20 	rsble	ip, r2, #32
 8000358:	fa01 f102 	lsl.w	r1, r1, r2
 800035c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000360:	bfdc      	itt	le
 8000362:	ea41 010c 	orrle.w	r1, r1, ip
 8000366:	4090      	lslle	r0, r2
 8000368:	1ae4      	subs	r4, r4, r3
 800036a:	bfa2      	ittt	ge
 800036c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000370:	4329      	orrge	r1, r5
 8000372:	bd30      	popge	{r4, r5, pc}
 8000374:	ea6f 0404 	mvn.w	r4, r4
 8000378:	3c1f      	subs	r4, #31
 800037a:	da1c      	bge.n	80003b6 <__adddf3+0x1d2>
 800037c:	340c      	adds	r4, #12
 800037e:	dc0e      	bgt.n	800039e <__adddf3+0x1ba>
 8000380:	f104 0414 	add.w	r4, r4, #20
 8000384:	f1c4 0220 	rsb	r2, r4, #32
 8000388:	fa20 f004 	lsr.w	r0, r0, r4
 800038c:	fa01 f302 	lsl.w	r3, r1, r2
 8000390:	ea40 0003 	orr.w	r0, r0, r3
 8000394:	fa21 f304 	lsr.w	r3, r1, r4
 8000398:	ea45 0103 	orr.w	r1, r5, r3
 800039c:	bd30      	pop	{r4, r5, pc}
 800039e:	f1c4 040c 	rsb	r4, r4, #12
 80003a2:	f1c4 0220 	rsb	r2, r4, #32
 80003a6:	fa20 f002 	lsr.w	r0, r0, r2
 80003aa:	fa01 f304 	lsl.w	r3, r1, r4
 80003ae:	ea40 0003 	orr.w	r0, r0, r3
 80003b2:	4629      	mov	r1, r5
 80003b4:	bd30      	pop	{r4, r5, pc}
 80003b6:	fa21 f004 	lsr.w	r0, r1, r4
 80003ba:	4629      	mov	r1, r5
 80003bc:	bd30      	pop	{r4, r5, pc}
 80003be:	f094 0f00 	teq	r4, #0
 80003c2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003c6:	bf06      	itte	eq
 80003c8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003cc:	3401      	addeq	r4, #1
 80003ce:	3d01      	subne	r5, #1
 80003d0:	e74e      	b.n	8000270 <__adddf3+0x8c>
 80003d2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003d6:	bf18      	it	ne
 80003d8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003dc:	d029      	beq.n	8000432 <__adddf3+0x24e>
 80003de:	ea94 0f05 	teq	r4, r5
 80003e2:	bf08      	it	eq
 80003e4:	ea90 0f02 	teqeq	r0, r2
 80003e8:	d005      	beq.n	80003f6 <__adddf3+0x212>
 80003ea:	ea54 0c00 	orrs.w	ip, r4, r0
 80003ee:	bf04      	itt	eq
 80003f0:	4619      	moveq	r1, r3
 80003f2:	4610      	moveq	r0, r2
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	ea91 0f03 	teq	r1, r3
 80003fa:	bf1e      	ittt	ne
 80003fc:	2100      	movne	r1, #0
 80003fe:	2000      	movne	r0, #0
 8000400:	bd30      	popne	{r4, r5, pc}
 8000402:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000406:	d105      	bne.n	8000414 <__adddf3+0x230>
 8000408:	0040      	lsls	r0, r0, #1
 800040a:	4149      	adcs	r1, r1
 800040c:	bf28      	it	cs
 800040e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000412:	bd30      	pop	{r4, r5, pc}
 8000414:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000418:	bf3c      	itt	cc
 800041a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800041e:	bd30      	popcc	{r4, r5, pc}
 8000420:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000424:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000428:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800042c:	f04f 0000 	mov.w	r0, #0
 8000430:	bd30      	pop	{r4, r5, pc}
 8000432:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000436:	bf1a      	itte	ne
 8000438:	4619      	movne	r1, r3
 800043a:	4610      	movne	r0, r2
 800043c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000440:	bf1c      	itt	ne
 8000442:	460b      	movne	r3, r1
 8000444:	4602      	movne	r2, r0
 8000446:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800044a:	bf06      	itte	eq
 800044c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000450:	ea91 0f03 	teqeq	r1, r3
 8000454:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000458:	bd30      	pop	{r4, r5, pc}
 800045a:	bf00      	nop

0800045c <__aeabi_ui2d>:
 800045c:	f090 0f00 	teq	r0, #0
 8000460:	bf04      	itt	eq
 8000462:	2100      	moveq	r1, #0
 8000464:	4770      	bxeq	lr
 8000466:	b530      	push	{r4, r5, lr}
 8000468:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800046c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000470:	f04f 0500 	mov.w	r5, #0
 8000474:	f04f 0100 	mov.w	r1, #0
 8000478:	e750      	b.n	800031c <__adddf3+0x138>
 800047a:	bf00      	nop

0800047c <__aeabi_i2d>:
 800047c:	f090 0f00 	teq	r0, #0
 8000480:	bf04      	itt	eq
 8000482:	2100      	moveq	r1, #0
 8000484:	4770      	bxeq	lr
 8000486:	b530      	push	{r4, r5, lr}
 8000488:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800048c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000490:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000494:	bf48      	it	mi
 8000496:	4240      	negmi	r0, r0
 8000498:	f04f 0100 	mov.w	r1, #0
 800049c:	e73e      	b.n	800031c <__adddf3+0x138>
 800049e:	bf00      	nop

080004a0 <__aeabi_f2d>:
 80004a0:	0042      	lsls	r2, r0, #1
 80004a2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004a6:	ea4f 0131 	mov.w	r1, r1, rrx
 80004aa:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004ae:	bf1f      	itttt	ne
 80004b0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004b4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004b8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004bc:	4770      	bxne	lr
 80004be:	f092 0f00 	teq	r2, #0
 80004c2:	bf14      	ite	ne
 80004c4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004c8:	4770      	bxeq	lr
 80004ca:	b530      	push	{r4, r5, lr}
 80004cc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004d0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004d4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004d8:	e720      	b.n	800031c <__adddf3+0x138>
 80004da:	bf00      	nop

080004dc <__aeabi_ul2d>:
 80004dc:	ea50 0201 	orrs.w	r2, r0, r1
 80004e0:	bf08      	it	eq
 80004e2:	4770      	bxeq	lr
 80004e4:	b530      	push	{r4, r5, lr}
 80004e6:	f04f 0500 	mov.w	r5, #0
 80004ea:	e00a      	b.n	8000502 <__aeabi_l2d+0x16>

080004ec <__aeabi_l2d>:
 80004ec:	ea50 0201 	orrs.w	r2, r0, r1
 80004f0:	bf08      	it	eq
 80004f2:	4770      	bxeq	lr
 80004f4:	b530      	push	{r4, r5, lr}
 80004f6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80004fa:	d502      	bpl.n	8000502 <__aeabi_l2d+0x16>
 80004fc:	4240      	negs	r0, r0
 80004fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000502:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000506:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800050a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800050e:	f43f aedc 	beq.w	80002ca <__adddf3+0xe6>
 8000512:	f04f 0203 	mov.w	r2, #3
 8000516:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800051a:	bf18      	it	ne
 800051c:	3203      	addne	r2, #3
 800051e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000522:	bf18      	it	ne
 8000524:	3203      	addne	r2, #3
 8000526:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800052a:	f1c2 0320 	rsb	r3, r2, #32
 800052e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000532:	fa20 f002 	lsr.w	r0, r0, r2
 8000536:	fa01 fe03 	lsl.w	lr, r1, r3
 800053a:	ea40 000e 	orr.w	r0, r0, lr
 800053e:	fa21 f102 	lsr.w	r1, r1, r2
 8000542:	4414      	add	r4, r2
 8000544:	e6c1      	b.n	80002ca <__adddf3+0xe6>
 8000546:	bf00      	nop

08000548 <__aeabi_dmul>:
 8000548:	b570      	push	{r4, r5, r6, lr}
 800054a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800054e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000552:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000556:	bf1d      	ittte	ne
 8000558:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800055c:	ea94 0f0c 	teqne	r4, ip
 8000560:	ea95 0f0c 	teqne	r5, ip
 8000564:	f000 f8de 	bleq	8000724 <__aeabi_dmul+0x1dc>
 8000568:	442c      	add	r4, r5
 800056a:	ea81 0603 	eor.w	r6, r1, r3
 800056e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000572:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000576:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800057a:	bf18      	it	ne
 800057c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000580:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000584:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000588:	d038      	beq.n	80005fc <__aeabi_dmul+0xb4>
 800058a:	fba0 ce02 	umull	ip, lr, r0, r2
 800058e:	f04f 0500 	mov.w	r5, #0
 8000592:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000596:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800059a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800059e:	f04f 0600 	mov.w	r6, #0
 80005a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005a6:	f09c 0f00 	teq	ip, #0
 80005aa:	bf18      	it	ne
 80005ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80005b0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005b4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005b8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005bc:	d204      	bcs.n	80005c8 <__aeabi_dmul+0x80>
 80005be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005c2:	416d      	adcs	r5, r5
 80005c4:	eb46 0606 	adc.w	r6, r6, r6
 80005c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005dc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005e0:	bf88      	it	hi
 80005e2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80005e6:	d81e      	bhi.n	8000626 <__aeabi_dmul+0xde>
 80005e8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80005ec:	bf08      	it	eq
 80005ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005f2:	f150 0000 	adcs.w	r0, r0, #0
 80005f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005fa:	bd70      	pop	{r4, r5, r6, pc}
 80005fc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000600:	ea46 0101 	orr.w	r1, r6, r1
 8000604:	ea40 0002 	orr.w	r0, r0, r2
 8000608:	ea81 0103 	eor.w	r1, r1, r3
 800060c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000610:	bfc2      	ittt	gt
 8000612:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000616:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800061a:	bd70      	popgt	{r4, r5, r6, pc}
 800061c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000620:	f04f 0e00 	mov.w	lr, #0
 8000624:	3c01      	subs	r4, #1
 8000626:	f300 80ab 	bgt.w	8000780 <__aeabi_dmul+0x238>
 800062a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800062e:	bfde      	ittt	le
 8000630:	2000      	movle	r0, #0
 8000632:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000636:	bd70      	pople	{r4, r5, r6, pc}
 8000638:	f1c4 0400 	rsb	r4, r4, #0
 800063c:	3c20      	subs	r4, #32
 800063e:	da35      	bge.n	80006ac <__aeabi_dmul+0x164>
 8000640:	340c      	adds	r4, #12
 8000642:	dc1b      	bgt.n	800067c <__aeabi_dmul+0x134>
 8000644:	f104 0414 	add.w	r4, r4, #20
 8000648:	f1c4 0520 	rsb	r5, r4, #32
 800064c:	fa00 f305 	lsl.w	r3, r0, r5
 8000650:	fa20 f004 	lsr.w	r0, r0, r4
 8000654:	fa01 f205 	lsl.w	r2, r1, r5
 8000658:	ea40 0002 	orr.w	r0, r0, r2
 800065c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000660:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000664:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000668:	fa21 f604 	lsr.w	r6, r1, r4
 800066c:	eb42 0106 	adc.w	r1, r2, r6
 8000670:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000674:	bf08      	it	eq
 8000676:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800067a:	bd70      	pop	{r4, r5, r6, pc}
 800067c:	f1c4 040c 	rsb	r4, r4, #12
 8000680:	f1c4 0520 	rsb	r5, r4, #32
 8000684:	fa00 f304 	lsl.w	r3, r0, r4
 8000688:	fa20 f005 	lsr.w	r0, r0, r5
 800068c:	fa01 f204 	lsl.w	r2, r1, r4
 8000690:	ea40 0002 	orr.w	r0, r0, r2
 8000694:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000698:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800069c:	f141 0100 	adc.w	r1, r1, #0
 80006a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006a4:	bf08      	it	eq
 80006a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f1c4 0520 	rsb	r5, r4, #32
 80006b0:	fa00 f205 	lsl.w	r2, r0, r5
 80006b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80006b8:	fa20 f304 	lsr.w	r3, r0, r4
 80006bc:	fa01 f205 	lsl.w	r2, r1, r5
 80006c0:	ea43 0302 	orr.w	r3, r3, r2
 80006c4:	fa21 f004 	lsr.w	r0, r1, r4
 80006c8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006cc:	fa21 f204 	lsr.w	r2, r1, r4
 80006d0:	ea20 0002 	bic.w	r0, r0, r2
 80006d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006dc:	bf08      	it	eq
 80006de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006e2:	bd70      	pop	{r4, r5, r6, pc}
 80006e4:	f094 0f00 	teq	r4, #0
 80006e8:	d10f      	bne.n	800070a <__aeabi_dmul+0x1c2>
 80006ea:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80006ee:	0040      	lsls	r0, r0, #1
 80006f0:	eb41 0101 	adc.w	r1, r1, r1
 80006f4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80006f8:	bf08      	it	eq
 80006fa:	3c01      	subeq	r4, #1
 80006fc:	d0f7      	beq.n	80006ee <__aeabi_dmul+0x1a6>
 80006fe:	ea41 0106 	orr.w	r1, r1, r6
 8000702:	f095 0f00 	teq	r5, #0
 8000706:	bf18      	it	ne
 8000708:	4770      	bxne	lr
 800070a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800070e:	0052      	lsls	r2, r2, #1
 8000710:	eb43 0303 	adc.w	r3, r3, r3
 8000714:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000718:	bf08      	it	eq
 800071a:	3d01      	subeq	r5, #1
 800071c:	d0f7      	beq.n	800070e <__aeabi_dmul+0x1c6>
 800071e:	ea43 0306 	orr.w	r3, r3, r6
 8000722:	4770      	bx	lr
 8000724:	ea94 0f0c 	teq	r4, ip
 8000728:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800072c:	bf18      	it	ne
 800072e:	ea95 0f0c 	teqne	r5, ip
 8000732:	d00c      	beq.n	800074e <__aeabi_dmul+0x206>
 8000734:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000738:	bf18      	it	ne
 800073a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800073e:	d1d1      	bne.n	80006e4 <__aeabi_dmul+0x19c>
 8000740:	ea81 0103 	eor.w	r1, r1, r3
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	f04f 0000 	mov.w	r0, #0
 800074c:	bd70      	pop	{r4, r5, r6, pc}
 800074e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000752:	bf06      	itte	eq
 8000754:	4610      	moveq	r0, r2
 8000756:	4619      	moveq	r1, r3
 8000758:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800075c:	d019      	beq.n	8000792 <__aeabi_dmul+0x24a>
 800075e:	ea94 0f0c 	teq	r4, ip
 8000762:	d102      	bne.n	800076a <__aeabi_dmul+0x222>
 8000764:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000768:	d113      	bne.n	8000792 <__aeabi_dmul+0x24a>
 800076a:	ea95 0f0c 	teq	r5, ip
 800076e:	d105      	bne.n	800077c <__aeabi_dmul+0x234>
 8000770:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000774:	bf1c      	itt	ne
 8000776:	4610      	movne	r0, r2
 8000778:	4619      	movne	r1, r3
 800077a:	d10a      	bne.n	8000792 <__aeabi_dmul+0x24a>
 800077c:	ea81 0103 	eor.w	r1, r1, r3
 8000780:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000784:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000788:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800078c:	f04f 0000 	mov.w	r0, #0
 8000790:	bd70      	pop	{r4, r5, r6, pc}
 8000792:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000796:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800079a:	bd70      	pop	{r4, r5, r6, pc}

0800079c <__aeabi_ddiv>:
 800079c:	b570      	push	{r4, r5, r6, lr}
 800079e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80007a2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80007a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007aa:	bf1d      	ittte	ne
 80007ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007b0:	ea94 0f0c 	teqne	r4, ip
 80007b4:	ea95 0f0c 	teqne	r5, ip
 80007b8:	f000 f8a7 	bleq	800090a <__aeabi_ddiv+0x16e>
 80007bc:	eba4 0405 	sub.w	r4, r4, r5
 80007c0:	ea81 0e03 	eor.w	lr, r1, r3
 80007c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007cc:	f000 8088 	beq.w	80008e0 <__aeabi_ddiv+0x144>
 80007d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007d4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007f0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80007f4:	429d      	cmp	r5, r3
 80007f6:	bf08      	it	eq
 80007f8:	4296      	cmpeq	r6, r2
 80007fa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80007fe:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000802:	d202      	bcs.n	800080a <__aeabi_ddiv+0x6e>
 8000804:	085b      	lsrs	r3, r3, #1
 8000806:	ea4f 0232 	mov.w	r2, r2, rrx
 800080a:	1ab6      	subs	r6, r6, r2
 800080c:	eb65 0503 	sbc.w	r5, r5, r3
 8000810:	085b      	lsrs	r3, r3, #1
 8000812:	ea4f 0232 	mov.w	r2, r2, rrx
 8000816:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800081a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800081e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000822:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000826:	bf22      	ittt	cs
 8000828:	1ab6      	subcs	r6, r6, r2
 800082a:	4675      	movcs	r5, lr
 800082c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000830:	085b      	lsrs	r3, r3, #1
 8000832:	ea4f 0232 	mov.w	r2, r2, rrx
 8000836:	ebb6 0e02 	subs.w	lr, r6, r2
 800083a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800083e:	bf22      	ittt	cs
 8000840:	1ab6      	subcs	r6, r6, r2
 8000842:	4675      	movcs	r5, lr
 8000844:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000848:	085b      	lsrs	r3, r3, #1
 800084a:	ea4f 0232 	mov.w	r2, r2, rrx
 800084e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000852:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000856:	bf22      	ittt	cs
 8000858:	1ab6      	subcs	r6, r6, r2
 800085a:	4675      	movcs	r5, lr
 800085c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000860:	085b      	lsrs	r3, r3, #1
 8000862:	ea4f 0232 	mov.w	r2, r2, rrx
 8000866:	ebb6 0e02 	subs.w	lr, r6, r2
 800086a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800086e:	bf22      	ittt	cs
 8000870:	1ab6      	subcs	r6, r6, r2
 8000872:	4675      	movcs	r5, lr
 8000874:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000878:	ea55 0e06 	orrs.w	lr, r5, r6
 800087c:	d018      	beq.n	80008b0 <__aeabi_ddiv+0x114>
 800087e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000882:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000886:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800088a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800088e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000892:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000896:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800089a:	d1c0      	bne.n	800081e <__aeabi_ddiv+0x82>
 800089c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008a0:	d10b      	bne.n	80008ba <__aeabi_ddiv+0x11e>
 80008a2:	ea41 0100 	orr.w	r1, r1, r0
 80008a6:	f04f 0000 	mov.w	r0, #0
 80008aa:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008ae:	e7b6      	b.n	800081e <__aeabi_ddiv+0x82>
 80008b0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008b4:	bf04      	itt	eq
 80008b6:	4301      	orreq	r1, r0
 80008b8:	2000      	moveq	r0, #0
 80008ba:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008be:	bf88      	it	hi
 80008c0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008c4:	f63f aeaf 	bhi.w	8000626 <__aeabi_dmul+0xde>
 80008c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80008cc:	bf04      	itt	eq
 80008ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008d6:	f150 0000 	adcs.w	r0, r0, #0
 80008da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008de:	bd70      	pop	{r4, r5, r6, pc}
 80008e0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80008e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008ec:	bfc2      	ittt	gt
 80008ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008f6:	bd70      	popgt	{r4, r5, r6, pc}
 80008f8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80008fc:	f04f 0e00 	mov.w	lr, #0
 8000900:	3c01      	subs	r4, #1
 8000902:	e690      	b.n	8000626 <__aeabi_dmul+0xde>
 8000904:	ea45 0e06 	orr.w	lr, r5, r6
 8000908:	e68d      	b.n	8000626 <__aeabi_dmul+0xde>
 800090a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800090e:	ea94 0f0c 	teq	r4, ip
 8000912:	bf08      	it	eq
 8000914:	ea95 0f0c 	teqeq	r5, ip
 8000918:	f43f af3b 	beq.w	8000792 <__aeabi_dmul+0x24a>
 800091c:	ea94 0f0c 	teq	r4, ip
 8000920:	d10a      	bne.n	8000938 <__aeabi_ddiv+0x19c>
 8000922:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000926:	f47f af34 	bne.w	8000792 <__aeabi_dmul+0x24a>
 800092a:	ea95 0f0c 	teq	r5, ip
 800092e:	f47f af25 	bne.w	800077c <__aeabi_dmul+0x234>
 8000932:	4610      	mov	r0, r2
 8000934:	4619      	mov	r1, r3
 8000936:	e72c      	b.n	8000792 <__aeabi_dmul+0x24a>
 8000938:	ea95 0f0c 	teq	r5, ip
 800093c:	d106      	bne.n	800094c <__aeabi_ddiv+0x1b0>
 800093e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000942:	f43f aefd 	beq.w	8000740 <__aeabi_dmul+0x1f8>
 8000946:	4610      	mov	r0, r2
 8000948:	4619      	mov	r1, r3
 800094a:	e722      	b.n	8000792 <__aeabi_dmul+0x24a>
 800094c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000950:	bf18      	it	ne
 8000952:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000956:	f47f aec5 	bne.w	80006e4 <__aeabi_dmul+0x19c>
 800095a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 800095e:	f47f af0d 	bne.w	800077c <__aeabi_dmul+0x234>
 8000962:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000966:	f47f aeeb 	bne.w	8000740 <__aeabi_dmul+0x1f8>
 800096a:	e712      	b.n	8000792 <__aeabi_dmul+0x24a>

0800096c <__gedf2>:
 800096c:	f04f 3cff 	mov.w	ip, #4294967295
 8000970:	e006      	b.n	8000980 <__cmpdf2+0x4>
 8000972:	bf00      	nop

08000974 <__ledf2>:
 8000974:	f04f 0c01 	mov.w	ip, #1
 8000978:	e002      	b.n	8000980 <__cmpdf2+0x4>
 800097a:	bf00      	nop

0800097c <__cmpdf2>:
 800097c:	f04f 0c01 	mov.w	ip, #1
 8000980:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000984:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000988:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800098c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000990:	bf18      	it	ne
 8000992:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000996:	d01b      	beq.n	80009d0 <__cmpdf2+0x54>
 8000998:	b001      	add	sp, #4
 800099a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800099e:	bf0c      	ite	eq
 80009a0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009a4:	ea91 0f03 	teqne	r1, r3
 80009a8:	bf02      	ittt	eq
 80009aa:	ea90 0f02 	teqeq	r0, r2
 80009ae:	2000      	moveq	r0, #0
 80009b0:	4770      	bxeq	lr
 80009b2:	f110 0f00 	cmn.w	r0, #0
 80009b6:	ea91 0f03 	teq	r1, r3
 80009ba:	bf58      	it	pl
 80009bc:	4299      	cmppl	r1, r3
 80009be:	bf08      	it	eq
 80009c0:	4290      	cmpeq	r0, r2
 80009c2:	bf2c      	ite	cs
 80009c4:	17d8      	asrcs	r0, r3, #31
 80009c6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009ca:	f040 0001 	orr.w	r0, r0, #1
 80009ce:	4770      	bx	lr
 80009d0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009d4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009d8:	d102      	bne.n	80009e0 <__cmpdf2+0x64>
 80009da:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80009de:	d107      	bne.n	80009f0 <__cmpdf2+0x74>
 80009e0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009e4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009e8:	d1d6      	bne.n	8000998 <__cmpdf2+0x1c>
 80009ea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80009ee:	d0d3      	beq.n	8000998 <__cmpdf2+0x1c>
 80009f0:	f85d 0b04 	ldr.w	r0, [sp], #4
 80009f4:	4770      	bx	lr
 80009f6:	bf00      	nop

080009f8 <__aeabi_cdrcmple>:
 80009f8:	4684      	mov	ip, r0
 80009fa:	4610      	mov	r0, r2
 80009fc:	4662      	mov	r2, ip
 80009fe:	468c      	mov	ip, r1
 8000a00:	4619      	mov	r1, r3
 8000a02:	4663      	mov	r3, ip
 8000a04:	e000      	b.n	8000a08 <__aeabi_cdcmpeq>
 8000a06:	bf00      	nop

08000a08 <__aeabi_cdcmpeq>:
 8000a08:	b501      	push	{r0, lr}
 8000a0a:	f7ff ffb7 	bl	800097c <__cmpdf2>
 8000a0e:	2800      	cmp	r0, #0
 8000a10:	bf48      	it	mi
 8000a12:	f110 0f00 	cmnmi.w	r0, #0
 8000a16:	bd01      	pop	{r0, pc}

08000a18 <__aeabi_dcmpeq>:
 8000a18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a1c:	f7ff fff4 	bl	8000a08 <__aeabi_cdcmpeq>
 8000a20:	bf0c      	ite	eq
 8000a22:	2001      	moveq	r0, #1
 8000a24:	2000      	movne	r0, #0
 8000a26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a2a:	bf00      	nop

08000a2c <__aeabi_dcmplt>:
 8000a2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a30:	f7ff ffea 	bl	8000a08 <__aeabi_cdcmpeq>
 8000a34:	bf34      	ite	cc
 8000a36:	2001      	movcc	r0, #1
 8000a38:	2000      	movcs	r0, #0
 8000a3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a3e:	bf00      	nop

08000a40 <__aeabi_dcmple>:
 8000a40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a44:	f7ff ffe0 	bl	8000a08 <__aeabi_cdcmpeq>
 8000a48:	bf94      	ite	ls
 8000a4a:	2001      	movls	r0, #1
 8000a4c:	2000      	movhi	r0, #0
 8000a4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a52:	bf00      	nop

08000a54 <__aeabi_dcmpge>:
 8000a54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a58:	f7ff ffce 	bl	80009f8 <__aeabi_cdrcmple>
 8000a5c:	bf94      	ite	ls
 8000a5e:	2001      	movls	r0, #1
 8000a60:	2000      	movhi	r0, #0
 8000a62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a66:	bf00      	nop

08000a68 <__aeabi_dcmpgt>:
 8000a68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a6c:	f7ff ffc4 	bl	80009f8 <__aeabi_cdrcmple>
 8000a70:	bf34      	ite	cc
 8000a72:	2001      	movcc	r0, #1
 8000a74:	2000      	movcs	r0, #0
 8000a76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a7a:	bf00      	nop

08000a7c <__aeabi_d2iz>:
 8000a7c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a80:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a84:	d215      	bcs.n	8000ab2 <__aeabi_d2iz+0x36>
 8000a86:	d511      	bpl.n	8000aac <__aeabi_d2iz+0x30>
 8000a88:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a8c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a90:	d912      	bls.n	8000ab8 <__aeabi_d2iz+0x3c>
 8000a92:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a96:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a9a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a9e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000aa2:	fa23 f002 	lsr.w	r0, r3, r2
 8000aa6:	bf18      	it	ne
 8000aa8:	4240      	negne	r0, r0
 8000aaa:	4770      	bx	lr
 8000aac:	f04f 0000 	mov.w	r0, #0
 8000ab0:	4770      	bx	lr
 8000ab2:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ab6:	d105      	bne.n	8000ac4 <__aeabi_d2iz+0x48>
 8000ab8:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000abc:	bf08      	it	eq
 8000abe:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000ac2:	4770      	bx	lr
 8000ac4:	f04f 0000 	mov.w	r0, #0
 8000ac8:	4770      	bx	lr
 8000aca:	bf00      	nop

08000acc <__aeabi_d2uiz>:
 8000acc:	004a      	lsls	r2, r1, #1
 8000ace:	d211      	bcs.n	8000af4 <__aeabi_d2uiz+0x28>
 8000ad0:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ad4:	d211      	bcs.n	8000afa <__aeabi_d2uiz+0x2e>
 8000ad6:	d50d      	bpl.n	8000af4 <__aeabi_d2uiz+0x28>
 8000ad8:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000adc:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000ae0:	d40e      	bmi.n	8000b00 <__aeabi_d2uiz+0x34>
 8000ae2:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ae6:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000aea:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000aee:	fa23 f002 	lsr.w	r0, r3, r2
 8000af2:	4770      	bx	lr
 8000af4:	f04f 0000 	mov.w	r0, #0
 8000af8:	4770      	bx	lr
 8000afa:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000afe:	d102      	bne.n	8000b06 <__aeabi_d2uiz+0x3a>
 8000b00:	f04f 30ff 	mov.w	r0, #4294967295
 8000b04:	4770      	bx	lr
 8000b06:	f04f 0000 	mov.w	r0, #0
 8000b0a:	4770      	bx	lr

08000b0c <GPIO_Init>:
  * @param  GPIO_InitStruct: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{
 8000b0c:	b480      	push	{r7}
 8000b0e:	b087      	sub	sp, #28
 8000b10:	af00      	add	r7, sp, #0
 8000b12:	6078      	str	r0, [r7, #4]
 8000b14:	6039      	str	r1, [r7, #0]
  uint32_t pinpos = 0x00, pos = 0x00 , currentpin = 0x00;
 8000b16:	2300      	movs	r3, #0
 8000b18:	617b      	str	r3, [r7, #20]
 8000b1a:	2300      	movs	r3, #0
 8000b1c:	613b      	str	r3, [r7, #16]
 8000b1e:	2300      	movs	r3, #0
 8000b20:	60fb      	str	r3, [r7, #12]
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PUPD(GPIO_InitStruct->GPIO_PuPd));

  /* ------------------------- Configure the port pins ---------------- */
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 8000b22:	2300      	movs	r3, #0
 8000b24:	617b      	str	r3, [r7, #20]
 8000b26:	e076      	b.n	8000c16 <GPIO_Init+0x10a>
  {
    pos = ((uint32_t)0x01) << pinpos;
 8000b28:	2201      	movs	r2, #1
 8000b2a:	697b      	ldr	r3, [r7, #20]
 8000b2c:	fa02 f303 	lsl.w	r3, r2, r3
 8000b30:	613b      	str	r3, [r7, #16]
    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 8000b32:	683b      	ldr	r3, [r7, #0]
 8000b34:	681a      	ldr	r2, [r3, #0]
 8000b36:	693b      	ldr	r3, [r7, #16]
 8000b38:	4013      	ands	r3, r2
 8000b3a:	60fb      	str	r3, [r7, #12]

    if (currentpin == pos)
 8000b3c:	68fa      	ldr	r2, [r7, #12]
 8000b3e:	693b      	ldr	r3, [r7, #16]
 8000b40:	429a      	cmp	r2, r3
 8000b42:	d165      	bne.n	8000c10 <GPIO_Init+0x104>
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
 8000b44:	687b      	ldr	r3, [r7, #4]
 8000b46:	681a      	ldr	r2, [r3, #0]
 8000b48:	697b      	ldr	r3, [r7, #20]
 8000b4a:	005b      	lsls	r3, r3, #1
 8000b4c:	2103      	movs	r1, #3
 8000b4e:	fa01 f303 	lsl.w	r3, r1, r3
 8000b52:	43db      	mvns	r3, r3
 8000b54:	401a      	ands	r2, r3
 8000b56:	687b      	ldr	r3, [r7, #4]
 8000b58:	601a      	str	r2, [r3, #0]
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 8000b5a:	687b      	ldr	r3, [r7, #4]
 8000b5c:	681a      	ldr	r2, [r3, #0]
 8000b5e:	683b      	ldr	r3, [r7, #0]
 8000b60:	791b      	ldrb	r3, [r3, #4]
 8000b62:	4619      	mov	r1, r3
 8000b64:	697b      	ldr	r3, [r7, #20]
 8000b66:	005b      	lsls	r3, r3, #1
 8000b68:	fa01 f303 	lsl.w	r3, r1, r3
 8000b6c:	431a      	orrs	r2, r3
 8000b6e:	687b      	ldr	r3, [r7, #4]
 8000b70:	601a      	str	r2, [r3, #0]

      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 8000b72:	683b      	ldr	r3, [r7, #0]
 8000b74:	791b      	ldrb	r3, [r3, #4]
 8000b76:	2b01      	cmp	r3, #1
 8000b78:	d003      	beq.n	8000b82 <GPIO_Init+0x76>
 8000b7a:	683b      	ldr	r3, [r7, #0]
 8000b7c:	791b      	ldrb	r3, [r3, #4]
 8000b7e:	2b02      	cmp	r3, #2
 8000b80:	d12e      	bne.n	8000be0 <GPIO_Init+0xd4>
      {
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));

        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
 8000b82:	687b      	ldr	r3, [r7, #4]
 8000b84:	689a      	ldr	r2, [r3, #8]
 8000b86:	697b      	ldr	r3, [r7, #20]
 8000b88:	005b      	lsls	r3, r3, #1
 8000b8a:	2103      	movs	r1, #3
 8000b8c:	fa01 f303 	lsl.w	r3, r1, r3
 8000b90:	43db      	mvns	r3, r3
 8000b92:	401a      	ands	r2, r3
 8000b94:	687b      	ldr	r3, [r7, #4]
 8000b96:	609a      	str	r2, [r3, #8]
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 8000b98:	687b      	ldr	r3, [r7, #4]
 8000b9a:	689a      	ldr	r2, [r3, #8]
 8000b9c:	683b      	ldr	r3, [r7, #0]
 8000b9e:	795b      	ldrb	r3, [r3, #5]
 8000ba0:	4619      	mov	r1, r3
 8000ba2:	697b      	ldr	r3, [r7, #20]
 8000ba4:	005b      	lsls	r3, r3, #1
 8000ba6:	fa01 f303 	lsl.w	r3, r1, r3
 8000baa:	431a      	orrs	r2, r3
 8000bac:	687b      	ldr	r3, [r7, #4]
 8000bae:	609a      	str	r2, [r3, #8]

        /* Check Output mode parameters */
        assert_param(IS_GPIO_OTYPE(GPIO_InitStruct->GPIO_OType));

        /* Output mode configuration*/
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
 8000bb0:	687b      	ldr	r3, [r7, #4]
 8000bb2:	685a      	ldr	r2, [r3, #4]
 8000bb4:	697b      	ldr	r3, [r7, #20]
 8000bb6:	b29b      	uxth	r3, r3
 8000bb8:	4619      	mov	r1, r3
 8000bba:	2301      	movs	r3, #1
 8000bbc:	408b      	lsls	r3, r1
 8000bbe:	43db      	mvns	r3, r3
 8000bc0:	401a      	ands	r2, r3
 8000bc2:	687b      	ldr	r3, [r7, #4]
 8000bc4:	605a      	str	r2, [r3, #4]
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
 8000bc6:	687b      	ldr	r3, [r7, #4]
 8000bc8:	685b      	ldr	r3, [r3, #4]
 8000bca:	683a      	ldr	r2, [r7, #0]
 8000bcc:	7992      	ldrb	r2, [r2, #6]
 8000bce:	4611      	mov	r1, r2
 8000bd0:	697a      	ldr	r2, [r7, #20]
 8000bd2:	b292      	uxth	r2, r2
 8000bd4:	fa01 f202 	lsl.w	r2, r1, r2
 8000bd8:	b292      	uxth	r2, r2
 8000bda:	431a      	orrs	r2, r3
 8000bdc:	687b      	ldr	r3, [r7, #4]
 8000bde:	605a      	str	r2, [r3, #4]
      }

      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
 8000be0:	687b      	ldr	r3, [r7, #4]
 8000be2:	68da      	ldr	r2, [r3, #12]
 8000be4:	697b      	ldr	r3, [r7, #20]
 8000be6:	b29b      	uxth	r3, r3
 8000be8:	005b      	lsls	r3, r3, #1
 8000bea:	2103      	movs	r1, #3
 8000bec:	fa01 f303 	lsl.w	r3, r1, r3
 8000bf0:	43db      	mvns	r3, r3
 8000bf2:	401a      	ands	r2, r3
 8000bf4:	687b      	ldr	r3, [r7, #4]
 8000bf6:	60da      	str	r2, [r3, #12]
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 8000bf8:	687b      	ldr	r3, [r7, #4]
 8000bfa:	68da      	ldr	r2, [r3, #12]
 8000bfc:	683b      	ldr	r3, [r7, #0]
 8000bfe:	79db      	ldrb	r3, [r3, #7]
 8000c00:	4619      	mov	r1, r3
 8000c02:	697b      	ldr	r3, [r7, #20]
 8000c04:	005b      	lsls	r3, r3, #1
 8000c06:	fa01 f303 	lsl.w	r3, r1, r3
 8000c0a:	431a      	orrs	r2, r3
 8000c0c:	687b      	ldr	r3, [r7, #4]
 8000c0e:	60da      	str	r2, [r3, #12]
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 8000c10:	697b      	ldr	r3, [r7, #20]
 8000c12:	3301      	adds	r3, #1
 8000c14:	617b      	str	r3, [r7, #20]
 8000c16:	697b      	ldr	r3, [r7, #20]
 8000c18:	2b0f      	cmp	r3, #15
 8000c1a:	d985      	bls.n	8000b28 <GPIO_Init+0x1c>
    }
  }
}
 8000c1c:	bf00      	nop
 8000c1e:	371c      	adds	r7, #28
 8000c20:	46bd      	mov	sp, r7
 8000c22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c26:	4770      	bx	lr

08000c28 <GPIO_PinAFConfig>:
  *            @arg GPIO_AF_DCMI: Connect DCMI pins to AF13 
  *            @arg GPIO_AF_EVENTOUT: Connect EVENTOUT pins to AF15
  * @retval None
  */
void GPIO_PinAFConfig(GPIO_TypeDef* GPIOx, uint16_t GPIO_PinSource, uint8_t GPIO_AF)
{
 8000c28:	b480      	push	{r7}
 8000c2a:	b085      	sub	sp, #20
 8000c2c:	af00      	add	r7, sp, #0
 8000c2e:	6078      	str	r0, [r7, #4]
 8000c30:	460b      	mov	r3, r1
 8000c32:	807b      	strh	r3, [r7, #2]
 8000c34:	4613      	mov	r3, r2
 8000c36:	707b      	strb	r3, [r7, #1]
  uint32_t temp = 0x00;
 8000c38:	2300      	movs	r3, #0
 8000c3a:	60fb      	str	r3, [r7, #12]
  uint32_t temp_2 = 0x00;
 8000c3c:	2300      	movs	r3, #0
 8000c3e:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
  assert_param(IS_GPIO_AF(GPIO_AF));
  
  temp = ((uint32_t)(GPIO_AF) << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 8000c40:	787a      	ldrb	r2, [r7, #1]
 8000c42:	887b      	ldrh	r3, [r7, #2]
 8000c44:	f003 0307 	and.w	r3, r3, #7
 8000c48:	009b      	lsls	r3, r3, #2
 8000c4a:	fa02 f303 	lsl.w	r3, r2, r3
 8000c4e:	60fb      	str	r3, [r7, #12]
  GPIOx->AFR[GPIO_PinSource >> 0x03] &= ~((uint32_t)0xF << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 8000c50:	887b      	ldrh	r3, [r7, #2]
 8000c52:	08db      	lsrs	r3, r3, #3
 8000c54:	b29b      	uxth	r3, r3
 8000c56:	4618      	mov	r0, r3
 8000c58:	887b      	ldrh	r3, [r7, #2]
 8000c5a:	08db      	lsrs	r3, r3, #3
 8000c5c:	b29b      	uxth	r3, r3
 8000c5e:	461a      	mov	r2, r3
 8000c60:	687b      	ldr	r3, [r7, #4]
 8000c62:	3208      	adds	r2, #8
 8000c64:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8000c68:	887b      	ldrh	r3, [r7, #2]
 8000c6a:	f003 0307 	and.w	r3, r3, #7
 8000c6e:	009b      	lsls	r3, r3, #2
 8000c70:	210f      	movs	r1, #15
 8000c72:	fa01 f303 	lsl.w	r3, r1, r3
 8000c76:	43db      	mvns	r3, r3
 8000c78:	ea02 0103 	and.w	r1, r2, r3
 8000c7c:	687b      	ldr	r3, [r7, #4]
 8000c7e:	f100 0208 	add.w	r2, r0, #8
 8000c82:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  temp_2 = GPIOx->AFR[GPIO_PinSource >> 0x03] | temp;
 8000c86:	887b      	ldrh	r3, [r7, #2]
 8000c88:	08db      	lsrs	r3, r3, #3
 8000c8a:	b29b      	uxth	r3, r3
 8000c8c:	461a      	mov	r2, r3
 8000c8e:	687b      	ldr	r3, [r7, #4]
 8000c90:	3208      	adds	r2, #8
 8000c92:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8000c96:	68fb      	ldr	r3, [r7, #12]
 8000c98:	4313      	orrs	r3, r2
 8000c9a:	60bb      	str	r3, [r7, #8]
  GPIOx->AFR[GPIO_PinSource >> 0x03] = temp_2;
 8000c9c:	887b      	ldrh	r3, [r7, #2]
 8000c9e:	08db      	lsrs	r3, r3, #3
 8000ca0:	b29b      	uxth	r3, r3
 8000ca2:	461a      	mov	r2, r3
 8000ca4:	687b      	ldr	r3, [r7, #4]
 8000ca6:	3208      	adds	r2, #8
 8000ca8:	68b9      	ldr	r1, [r7, #8]
 8000caa:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
 8000cae:	bf00      	nop
 8000cb0:	3714      	adds	r7, #20
 8000cb2:	46bd      	mov	sp, r7
 8000cb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cb8:	4770      	bx	lr
	...

08000cbc <RCC_GetClocksFreq>:
  *         configuration based on this function will be incorrect.
  *    
  * @retval None
  */
void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
{
 8000cbc:	b480      	push	{r7}
 8000cbe:	b089      	sub	sp, #36	; 0x24
 8000cc0:	af00      	add	r7, sp, #0
 8000cc2:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0, presc = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;
 8000cc4:	2300      	movs	r3, #0
 8000cc6:	61bb      	str	r3, [r7, #24]
 8000cc8:	2300      	movs	r3, #0
 8000cca:	617b      	str	r3, [r7, #20]
 8000ccc:	2300      	movs	r3, #0
 8000cce:	61fb      	str	r3, [r7, #28]
 8000cd0:	2302      	movs	r3, #2
 8000cd2:	613b      	str	r3, [r7, #16]
 8000cd4:	2300      	movs	r3, #0
 8000cd6:	60fb      	str	r3, [r7, #12]
 8000cd8:	2302      	movs	r3, #2
 8000cda:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 8000cdc:	4b47      	ldr	r3, [pc, #284]	; (8000dfc <RCC_GetClocksFreq+0x140>)
 8000cde:	689b      	ldr	r3, [r3, #8]
 8000ce0:	f003 030c 	and.w	r3, r3, #12
 8000ce4:	61bb      	str	r3, [r7, #24]

  switch (tmp)
 8000ce6:	69bb      	ldr	r3, [r7, #24]
 8000ce8:	2b04      	cmp	r3, #4
 8000cea:	d007      	beq.n	8000cfc <RCC_GetClocksFreq+0x40>
 8000cec:	2b08      	cmp	r3, #8
 8000cee:	d009      	beq.n	8000d04 <RCC_GetClocksFreq+0x48>
 8000cf0:	2b00      	cmp	r3, #0
 8000cf2:	d13d      	bne.n	8000d70 <RCC_GetClocksFreq+0xb4>
  {
    case 0x00:  /* HSI used as system clock source */
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 8000cf4:	687b      	ldr	r3, [r7, #4]
 8000cf6:	4a42      	ldr	r2, [pc, #264]	; (8000e00 <RCC_GetClocksFreq+0x144>)
 8000cf8:	601a      	str	r2, [r3, #0]
      break;
 8000cfa:	e03d      	b.n	8000d78 <RCC_GetClocksFreq+0xbc>
    case 0x04:  /* HSE used as system clock  source */
      RCC_Clocks->SYSCLK_Frequency = HSE_VALUE;
 8000cfc:	687b      	ldr	r3, [r7, #4]
 8000cfe:	4a41      	ldr	r2, [pc, #260]	; (8000e04 <RCC_GetClocksFreq+0x148>)
 8000d00:	601a      	str	r2, [r3, #0]
      break;
 8000d02:	e039      	b.n	8000d78 <RCC_GetClocksFreq+0xbc>
    case 0x08:  /* PLL used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
         SYSCLK = PLL_VCO / PLLP
         */    
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
 8000d04:	4b3d      	ldr	r3, [pc, #244]	; (8000dfc <RCC_GetClocksFreq+0x140>)
 8000d06:	685b      	ldr	r3, [r3, #4]
 8000d08:	0d9b      	lsrs	r3, r3, #22
 8000d0a:	f003 0301 	and.w	r3, r3, #1
 8000d0e:	60fb      	str	r3, [r7, #12]
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8000d10:	4b3a      	ldr	r3, [pc, #232]	; (8000dfc <RCC_GetClocksFreq+0x140>)
 8000d12:	685b      	ldr	r3, [r3, #4]
 8000d14:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8000d18:	60bb      	str	r3, [r7, #8]
      
      if (pllsource != 0)
 8000d1a:	68fb      	ldr	r3, [r7, #12]
 8000d1c:	2b00      	cmp	r3, #0
 8000d1e:	d00c      	beq.n	8000d3a <RCC_GetClocksFreq+0x7e>
      {
        /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 8000d20:	4a38      	ldr	r2, [pc, #224]	; (8000e04 <RCC_GetClocksFreq+0x148>)
 8000d22:	68bb      	ldr	r3, [r7, #8]
 8000d24:	fbb2 f3f3 	udiv	r3, r2, r3
 8000d28:	4a34      	ldr	r2, [pc, #208]	; (8000dfc <RCC_GetClocksFreq+0x140>)
 8000d2a:	6852      	ldr	r2, [r2, #4]
 8000d2c:	0992      	lsrs	r2, r2, #6
 8000d2e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8000d32:	fb02 f303 	mul.w	r3, r2, r3
 8000d36:	61fb      	str	r3, [r7, #28]
 8000d38:	e00b      	b.n	8000d52 <RCC_GetClocksFreq+0x96>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);      
 8000d3a:	4a31      	ldr	r2, [pc, #196]	; (8000e00 <RCC_GetClocksFreq+0x144>)
 8000d3c:	68bb      	ldr	r3, [r7, #8]
 8000d3e:	fbb2 f3f3 	udiv	r3, r2, r3
 8000d42:	4a2e      	ldr	r2, [pc, #184]	; (8000dfc <RCC_GetClocksFreq+0x140>)
 8000d44:	6852      	ldr	r2, [r2, #4]
 8000d46:	0992      	lsrs	r2, r2, #6
 8000d48:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8000d4c:	fb02 f303 	mul.w	r3, r2, r3
 8000d50:	61fb      	str	r3, [r7, #28]
      }

      pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 8000d52:	4b2a      	ldr	r3, [pc, #168]	; (8000dfc <RCC_GetClocksFreq+0x140>)
 8000d54:	685b      	ldr	r3, [r3, #4]
 8000d56:	0c1b      	lsrs	r3, r3, #16
 8000d58:	f003 0303 	and.w	r3, r3, #3
 8000d5c:	3301      	adds	r3, #1
 8000d5e:	005b      	lsls	r3, r3, #1
 8000d60:	613b      	str	r3, [r7, #16]
      RCC_Clocks->SYSCLK_Frequency = pllvco/pllp;
 8000d62:	69fa      	ldr	r2, [r7, #28]
 8000d64:	693b      	ldr	r3, [r7, #16]
 8000d66:	fbb2 f2f3 	udiv	r2, r2, r3
 8000d6a:	687b      	ldr	r3, [r7, #4]
 8000d6c:	601a      	str	r2, [r3, #0]
      break;
 8000d6e:	e003      	b.n	8000d78 <RCC_GetClocksFreq+0xbc>
    default:
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 8000d70:	687b      	ldr	r3, [r7, #4]
 8000d72:	4a23      	ldr	r2, [pc, #140]	; (8000e00 <RCC_GetClocksFreq+0x144>)
 8000d74:	601a      	str	r2, [r3, #0]
      break;
 8000d76:	bf00      	nop
  }
  /* Compute HCLK, PCLK1 and PCLK2 clocks frequencies ------------------------*/

  /* Get HCLK prescaler */
  tmp = RCC->CFGR & RCC_CFGR_HPRE;
 8000d78:	4b20      	ldr	r3, [pc, #128]	; (8000dfc <RCC_GetClocksFreq+0x140>)
 8000d7a:	689b      	ldr	r3, [r3, #8]
 8000d7c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8000d80:	61bb      	str	r3, [r7, #24]
  tmp = tmp >> 4;
 8000d82:	69bb      	ldr	r3, [r7, #24]
 8000d84:	091b      	lsrs	r3, r3, #4
 8000d86:	61bb      	str	r3, [r7, #24]
  presc = APBAHBPrescTable[tmp];
 8000d88:	4a1f      	ldr	r2, [pc, #124]	; (8000e08 <RCC_GetClocksFreq+0x14c>)
 8000d8a:	69bb      	ldr	r3, [r7, #24]
 8000d8c:	4413      	add	r3, r2
 8000d8e:	781b      	ldrb	r3, [r3, #0]
 8000d90:	b2db      	uxtb	r3, r3
 8000d92:	617b      	str	r3, [r7, #20]
  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency = RCC_Clocks->SYSCLK_Frequency >> presc;
 8000d94:	687b      	ldr	r3, [r7, #4]
 8000d96:	681a      	ldr	r2, [r3, #0]
 8000d98:	697b      	ldr	r3, [r7, #20]
 8000d9a:	40da      	lsrs	r2, r3
 8000d9c:	687b      	ldr	r3, [r7, #4]
 8000d9e:	605a      	str	r2, [r3, #4]

  /* Get PCLK1 prescaler */
  tmp = RCC->CFGR & RCC_CFGR_PPRE1;
 8000da0:	4b16      	ldr	r3, [pc, #88]	; (8000dfc <RCC_GetClocksFreq+0x140>)
 8000da2:	689b      	ldr	r3, [r3, #8]
 8000da4:	f403 53e0 	and.w	r3, r3, #7168	; 0x1c00
 8000da8:	61bb      	str	r3, [r7, #24]
  tmp = tmp >> 10;
 8000daa:	69bb      	ldr	r3, [r7, #24]
 8000dac:	0a9b      	lsrs	r3, r3, #10
 8000dae:	61bb      	str	r3, [r7, #24]
  presc = APBAHBPrescTable[tmp];
 8000db0:	4a15      	ldr	r2, [pc, #84]	; (8000e08 <RCC_GetClocksFreq+0x14c>)
 8000db2:	69bb      	ldr	r3, [r7, #24]
 8000db4:	4413      	add	r3, r2
 8000db6:	781b      	ldrb	r3, [r3, #0]
 8000db8:	b2db      	uxtb	r3, r3
 8000dba:	617b      	str	r3, [r7, #20]
  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 8000dbc:	687b      	ldr	r3, [r7, #4]
 8000dbe:	685a      	ldr	r2, [r3, #4]
 8000dc0:	697b      	ldr	r3, [r7, #20]
 8000dc2:	40da      	lsrs	r2, r3
 8000dc4:	687b      	ldr	r3, [r7, #4]
 8000dc6:	609a      	str	r2, [r3, #8]

  /* Get PCLK2 prescaler */
  tmp = RCC->CFGR & RCC_CFGR_PPRE2;
 8000dc8:	4b0c      	ldr	r3, [pc, #48]	; (8000dfc <RCC_GetClocksFreq+0x140>)
 8000dca:	689b      	ldr	r3, [r3, #8]
 8000dcc:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 8000dd0:	61bb      	str	r3, [r7, #24]
  tmp = tmp >> 13;
 8000dd2:	69bb      	ldr	r3, [r7, #24]
 8000dd4:	0b5b      	lsrs	r3, r3, #13
 8000dd6:	61bb      	str	r3, [r7, #24]
  presc = APBAHBPrescTable[tmp];
 8000dd8:	4a0b      	ldr	r2, [pc, #44]	; (8000e08 <RCC_GetClocksFreq+0x14c>)
 8000dda:	69bb      	ldr	r3, [r7, #24]
 8000ddc:	4413      	add	r3, r2
 8000dde:	781b      	ldrb	r3, [r3, #0]
 8000de0:	b2db      	uxtb	r3, r3
 8000de2:	617b      	str	r3, [r7, #20]
  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 8000de4:	687b      	ldr	r3, [r7, #4]
 8000de6:	685a      	ldr	r2, [r3, #4]
 8000de8:	697b      	ldr	r3, [r7, #20]
 8000dea:	40da      	lsrs	r2, r3
 8000dec:	687b      	ldr	r3, [r7, #4]
 8000dee:	60da      	str	r2, [r3, #12]
}
 8000df0:	bf00      	nop
 8000df2:	3724      	adds	r7, #36	; 0x24
 8000df4:	46bd      	mov	sp, r7
 8000df6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dfa:	4770      	bx	lr
 8000dfc:	40023800 	.word	0x40023800
 8000e00:	00f42400 	.word	0x00f42400
 8000e04:	007a1200 	.word	0x007a1200
 8000e08:	20000000 	.word	0x20000000

08000e0c <RCC_AHB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB1PeriphClockCmd(uint32_t RCC_AHB1Periph, FunctionalState NewState)
{
 8000e0c:	b480      	push	{r7}
 8000e0e:	b083      	sub	sp, #12
 8000e10:	af00      	add	r7, sp, #0
 8000e12:	6078      	str	r0, [r7, #4]
 8000e14:	460b      	mov	r3, r1
 8000e16:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_AHB1_CLOCK_PERIPH(RCC_AHB1Periph));

  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8000e18:	78fb      	ldrb	r3, [r7, #3]
 8000e1a:	2b00      	cmp	r3, #0
 8000e1c:	d006      	beq.n	8000e2c <RCC_AHB1PeriphClockCmd+0x20>
  {
    RCC->AHB1ENR |= RCC_AHB1Periph;
 8000e1e:	490a      	ldr	r1, [pc, #40]	; (8000e48 <RCC_AHB1PeriphClockCmd+0x3c>)
 8000e20:	4b09      	ldr	r3, [pc, #36]	; (8000e48 <RCC_AHB1PeriphClockCmd+0x3c>)
 8000e22:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000e24:	687b      	ldr	r3, [r7, #4]
 8000e26:	4313      	orrs	r3, r2
 8000e28:	630b      	str	r3, [r1, #48]	; 0x30
  }
  else
  {
    RCC->AHB1ENR &= ~RCC_AHB1Periph;
  }
}
 8000e2a:	e006      	b.n	8000e3a <RCC_AHB1PeriphClockCmd+0x2e>
    RCC->AHB1ENR &= ~RCC_AHB1Periph;
 8000e2c:	4906      	ldr	r1, [pc, #24]	; (8000e48 <RCC_AHB1PeriphClockCmd+0x3c>)
 8000e2e:	4b06      	ldr	r3, [pc, #24]	; (8000e48 <RCC_AHB1PeriphClockCmd+0x3c>)
 8000e30:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000e32:	687b      	ldr	r3, [r7, #4]
 8000e34:	43db      	mvns	r3, r3
 8000e36:	4013      	ands	r3, r2
 8000e38:	630b      	str	r3, [r1, #48]	; 0x30
}
 8000e3a:	bf00      	nop
 8000e3c:	370c      	adds	r7, #12
 8000e3e:	46bd      	mov	sp, r7
 8000e40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e44:	4770      	bx	lr
 8000e46:	bf00      	nop
 8000e48:	40023800 	.word	0x40023800

08000e4c <RCC_APB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB1PeriphClockCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
 8000e4c:	b480      	push	{r7}
 8000e4e:	b083      	sub	sp, #12
 8000e50:	af00      	add	r7, sp, #0
 8000e52:	6078      	str	r0, [r7, #4]
 8000e54:	460b      	mov	r3, r1
 8000e56:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));  
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8000e58:	78fb      	ldrb	r3, [r7, #3]
 8000e5a:	2b00      	cmp	r3, #0
 8000e5c:	d006      	beq.n	8000e6c <RCC_APB1PeriphClockCmd+0x20>
  {
    RCC->APB1ENR |= RCC_APB1Periph;
 8000e5e:	490a      	ldr	r1, [pc, #40]	; (8000e88 <RCC_APB1PeriphClockCmd+0x3c>)
 8000e60:	4b09      	ldr	r3, [pc, #36]	; (8000e88 <RCC_APB1PeriphClockCmd+0x3c>)
 8000e62:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000e64:	687b      	ldr	r3, [r7, #4]
 8000e66:	4313      	orrs	r3, r2
 8000e68:	640b      	str	r3, [r1, #64]	; 0x40
  }
  else
  {
    RCC->APB1ENR &= ~RCC_APB1Periph;
  }
}
 8000e6a:	e006      	b.n	8000e7a <RCC_APB1PeriphClockCmd+0x2e>
    RCC->APB1ENR &= ~RCC_APB1Periph;
 8000e6c:	4906      	ldr	r1, [pc, #24]	; (8000e88 <RCC_APB1PeriphClockCmd+0x3c>)
 8000e6e:	4b06      	ldr	r3, [pc, #24]	; (8000e88 <RCC_APB1PeriphClockCmd+0x3c>)
 8000e70:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000e72:	687b      	ldr	r3, [r7, #4]
 8000e74:	43db      	mvns	r3, r3
 8000e76:	4013      	ands	r3, r2
 8000e78:	640b      	str	r3, [r1, #64]	; 0x40
}
 8000e7a:	bf00      	nop
 8000e7c:	370c      	adds	r7, #12
 8000e7e:	46bd      	mov	sp, r7
 8000e80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e84:	4770      	bx	lr
 8000e86:	bf00      	nop
 8000e88:	40023800 	.word	0x40023800

08000e8c <RCC_APB2PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB2PeriphClockCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
 8000e8c:	b480      	push	{r7}
 8000e8e:	b083      	sub	sp, #12
 8000e90:	af00      	add	r7, sp, #0
 8000e92:	6078      	str	r0, [r7, #4]
 8000e94:	460b      	mov	r3, r1
 8000e96:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8000e98:	78fb      	ldrb	r3, [r7, #3]
 8000e9a:	2b00      	cmp	r3, #0
 8000e9c:	d006      	beq.n	8000eac <RCC_APB2PeriphClockCmd+0x20>
  {
    RCC->APB2ENR |= RCC_APB2Periph;
 8000e9e:	490a      	ldr	r1, [pc, #40]	; (8000ec8 <RCC_APB2PeriphClockCmd+0x3c>)
 8000ea0:	4b09      	ldr	r3, [pc, #36]	; (8000ec8 <RCC_APB2PeriphClockCmd+0x3c>)
 8000ea2:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8000ea4:	687b      	ldr	r3, [r7, #4]
 8000ea6:	4313      	orrs	r3, r2
 8000ea8:	644b      	str	r3, [r1, #68]	; 0x44
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
  }
}
 8000eaa:	e006      	b.n	8000eba <RCC_APB2PeriphClockCmd+0x2e>
    RCC->APB2ENR &= ~RCC_APB2Periph;
 8000eac:	4906      	ldr	r1, [pc, #24]	; (8000ec8 <RCC_APB2PeriphClockCmd+0x3c>)
 8000eae:	4b06      	ldr	r3, [pc, #24]	; (8000ec8 <RCC_APB2PeriphClockCmd+0x3c>)
 8000eb0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8000eb2:	687b      	ldr	r3, [r7, #4]
 8000eb4:	43db      	mvns	r3, r3
 8000eb6:	4013      	ands	r3, r2
 8000eb8:	644b      	str	r3, [r1, #68]	; 0x44
}
 8000eba:	bf00      	nop
 8000ebc:	370c      	adds	r7, #12
 8000ebe:	46bd      	mov	sp, r7
 8000ec0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ec4:	4770      	bx	lr
 8000ec6:	bf00      	nop
 8000ec8:	40023800 	.word	0x40023800

08000ecc <TIM_TimeBaseInit>:
  * @param  TIM_TimeBaseInitStruct: pointer to a TIM_TimeBaseInitTypeDef structure
  *         that contains the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_TimeBaseInit(TIM_TypeDef* TIMx, TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
{
 8000ecc:	b480      	push	{r7}
 8000ece:	b085      	sub	sp, #20
 8000ed0:	af00      	add	r7, sp, #0
 8000ed2:	6078      	str	r0, [r7, #4]
 8000ed4:	6039      	str	r1, [r7, #0]
  uint16_t tmpcr1 = 0;
 8000ed6:	2300      	movs	r3, #0
 8000ed8:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
  assert_param(IS_TIM_COUNTER_MODE(TIM_TimeBaseInitStruct->TIM_CounterMode));
  assert_param(IS_TIM_CKD_DIV(TIM_TimeBaseInitStruct->TIM_ClockDivision));

  tmpcr1 = TIMx->CR1;  
 8000eda:	687b      	ldr	r3, [r7, #4]
 8000edc:	881b      	ldrh	r3, [r3, #0]
 8000ede:	81fb      	strh	r3, [r7, #14]

  if((TIMx == TIM1) || (TIMx == TIM8)||
 8000ee0:	687b      	ldr	r3, [r7, #4]
 8000ee2:	4a29      	ldr	r2, [pc, #164]	; (8000f88 <TIM_TimeBaseInit+0xbc>)
 8000ee4:	4293      	cmp	r3, r2
 8000ee6:	d013      	beq.n	8000f10 <TIM_TimeBaseInit+0x44>
 8000ee8:	687b      	ldr	r3, [r7, #4]
 8000eea:	4a28      	ldr	r2, [pc, #160]	; (8000f8c <TIM_TimeBaseInit+0xc0>)
 8000eec:	4293      	cmp	r3, r2
 8000eee:	d00f      	beq.n	8000f10 <TIM_TimeBaseInit+0x44>
 8000ef0:	687b      	ldr	r3, [r7, #4]
 8000ef2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000ef6:	d00b      	beq.n	8000f10 <TIM_TimeBaseInit+0x44>
     (TIMx == TIM2) || (TIMx == TIM3)||
 8000ef8:	687b      	ldr	r3, [r7, #4]
 8000efa:	4a25      	ldr	r2, [pc, #148]	; (8000f90 <TIM_TimeBaseInit+0xc4>)
 8000efc:	4293      	cmp	r3, r2
 8000efe:	d007      	beq.n	8000f10 <TIM_TimeBaseInit+0x44>
 8000f00:	687b      	ldr	r3, [r7, #4]
 8000f02:	4a24      	ldr	r2, [pc, #144]	; (8000f94 <TIM_TimeBaseInit+0xc8>)
 8000f04:	4293      	cmp	r3, r2
 8000f06:	d003      	beq.n	8000f10 <TIM_TimeBaseInit+0x44>
     (TIMx == TIM4) || (TIMx == TIM5)) 
 8000f08:	687b      	ldr	r3, [r7, #4]
 8000f0a:	4a23      	ldr	r2, [pc, #140]	; (8000f98 <TIM_TimeBaseInit+0xcc>)
 8000f0c:	4293      	cmp	r3, r2
 8000f0e:	d108      	bne.n	8000f22 <TIM_TimeBaseInit+0x56>
  {
    /* Select the Counter Mode */
    tmpcr1 &= (uint16_t)(~(TIM_CR1_DIR | TIM_CR1_CMS));
 8000f10:	89fb      	ldrh	r3, [r7, #14]
 8000f12:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8000f16:	81fb      	strh	r3, [r7, #14]
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_CounterMode;
 8000f18:	683b      	ldr	r3, [r7, #0]
 8000f1a:	885a      	ldrh	r2, [r3, #2]
 8000f1c:	89fb      	ldrh	r3, [r7, #14]
 8000f1e:	4313      	orrs	r3, r2
 8000f20:	81fb      	strh	r3, [r7, #14]
  }
 
  if((TIMx != TIM6) && (TIMx != TIM7))
 8000f22:	687b      	ldr	r3, [r7, #4]
 8000f24:	4a1d      	ldr	r2, [pc, #116]	; (8000f9c <TIM_TimeBaseInit+0xd0>)
 8000f26:	4293      	cmp	r3, r2
 8000f28:	d00c      	beq.n	8000f44 <TIM_TimeBaseInit+0x78>
 8000f2a:	687b      	ldr	r3, [r7, #4]
 8000f2c:	4a1c      	ldr	r2, [pc, #112]	; (8000fa0 <TIM_TimeBaseInit+0xd4>)
 8000f2e:	4293      	cmp	r3, r2
 8000f30:	d008      	beq.n	8000f44 <TIM_TimeBaseInit+0x78>
  {
    /* Set the clock division */
    tmpcr1 &=  (uint16_t)(~TIM_CR1_CKD);
 8000f32:	89fb      	ldrh	r3, [r7, #14]
 8000f34:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8000f38:	81fb      	strh	r3, [r7, #14]
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_ClockDivision;
 8000f3a:	683b      	ldr	r3, [r7, #0]
 8000f3c:	891a      	ldrh	r2, [r3, #8]
 8000f3e:	89fb      	ldrh	r3, [r7, #14]
 8000f40:	4313      	orrs	r3, r2
 8000f42:	81fb      	strh	r3, [r7, #14]
  }

  TIMx->CR1 = tmpcr1;
 8000f44:	687b      	ldr	r3, [r7, #4]
 8000f46:	89fa      	ldrh	r2, [r7, #14]
 8000f48:	801a      	strh	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = TIM_TimeBaseInitStruct->TIM_Period ;
 8000f4a:	683b      	ldr	r3, [r7, #0]
 8000f4c:	685a      	ldr	r2, [r3, #4]
 8000f4e:	687b      	ldr	r3, [r7, #4]
 8000f50:	62da      	str	r2, [r3, #44]	; 0x2c
 
  /* Set the Prescaler value */
  TIMx->PSC = TIM_TimeBaseInitStruct->TIM_Prescaler;
 8000f52:	683b      	ldr	r3, [r7, #0]
 8000f54:	881a      	ldrh	r2, [r3, #0]
 8000f56:	687b      	ldr	r3, [r7, #4]
 8000f58:	851a      	strh	r2, [r3, #40]	; 0x28
    
  if ((TIMx == TIM1) || (TIMx == TIM8))  
 8000f5a:	687b      	ldr	r3, [r7, #4]
 8000f5c:	4a0a      	ldr	r2, [pc, #40]	; (8000f88 <TIM_TimeBaseInit+0xbc>)
 8000f5e:	4293      	cmp	r3, r2
 8000f60:	d003      	beq.n	8000f6a <TIM_TimeBaseInit+0x9e>
 8000f62:	687b      	ldr	r3, [r7, #4]
 8000f64:	4a09      	ldr	r2, [pc, #36]	; (8000f8c <TIM_TimeBaseInit+0xc0>)
 8000f66:	4293      	cmp	r3, r2
 8000f68:	d104      	bne.n	8000f74 <TIM_TimeBaseInit+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = TIM_TimeBaseInitStruct->TIM_RepetitionCounter;
 8000f6a:	683b      	ldr	r3, [r7, #0]
 8000f6c:	7a9b      	ldrb	r3, [r3, #10]
 8000f6e:	b29a      	uxth	r2, r3
 8000f70:	687b      	ldr	r3, [r7, #4]
 8000f72:	861a      	strh	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler 
     and the repetition counter(only for TIM1 and TIM8) value immediatly */
  TIMx->EGR = TIM_PSCReloadMode_Immediate;          
 8000f74:	687b      	ldr	r3, [r7, #4]
 8000f76:	2201      	movs	r2, #1
 8000f78:	829a      	strh	r2, [r3, #20]
}
 8000f7a:	bf00      	nop
 8000f7c:	3714      	adds	r7, #20
 8000f7e:	46bd      	mov	sp, r7
 8000f80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f84:	4770      	bx	lr
 8000f86:	bf00      	nop
 8000f88:	40010000 	.word	0x40010000
 8000f8c:	40010400 	.word	0x40010400
 8000f90:	40000400 	.word	0x40000400
 8000f94:	40000800 	.word	0x40000800
 8000f98:	40000c00 	.word	0x40000c00
 8000f9c:	40001000 	.word	0x40001000
 8000fa0:	40001400 	.word	0x40001400

08000fa4 <TIM_Cmd>:
  * @param  NewState: new state of the TIMx peripheral.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_Cmd(TIM_TypeDef* TIMx, FunctionalState NewState)
{
 8000fa4:	b480      	push	{r7}
 8000fa6:	b083      	sub	sp, #12
 8000fa8:	af00      	add	r7, sp, #0
 8000faa:	6078      	str	r0, [r7, #4]
 8000fac:	460b      	mov	r3, r1
 8000fae:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8000fb0:	78fb      	ldrb	r3, [r7, #3]
 8000fb2:	2b00      	cmp	r3, #0
 8000fb4:	d008      	beq.n	8000fc8 <TIM_Cmd+0x24>
  {
    /* Enable the TIM Counter */
    TIMx->CR1 |= TIM_CR1_CEN;
 8000fb6:	687b      	ldr	r3, [r7, #4]
 8000fb8:	881b      	ldrh	r3, [r3, #0]
 8000fba:	b29b      	uxth	r3, r3
 8000fbc:	f043 0301 	orr.w	r3, r3, #1
 8000fc0:	b29a      	uxth	r2, r3
 8000fc2:	687b      	ldr	r3, [r7, #4]
 8000fc4:	801a      	strh	r2, [r3, #0]
  else
  {
    /* Disable the TIM Counter */
    TIMx->CR1 &= (uint16_t)~TIM_CR1_CEN;
  }
}
 8000fc6:	e007      	b.n	8000fd8 <TIM_Cmd+0x34>
    TIMx->CR1 &= (uint16_t)~TIM_CR1_CEN;
 8000fc8:	687b      	ldr	r3, [r7, #4]
 8000fca:	881b      	ldrh	r3, [r3, #0]
 8000fcc:	b29b      	uxth	r3, r3
 8000fce:	f023 0301 	bic.w	r3, r3, #1
 8000fd2:	b29a      	uxth	r2, r3
 8000fd4:	687b      	ldr	r3, [r7, #4]
 8000fd6:	801a      	strh	r2, [r3, #0]
}
 8000fd8:	bf00      	nop
 8000fda:	370c      	adds	r7, #12
 8000fdc:	46bd      	mov	sp, r7
 8000fde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fe2:	4770      	bx	lr

08000fe4 <TIM_OC1Init>:
  * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure that contains
  *         the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_OC1Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 8000fe4:	b480      	push	{r7}
 8000fe6:	b085      	sub	sp, #20
 8000fe8:	af00      	add	r7, sp, #0
 8000fea:	6078      	str	r0, [r7, #4]
 8000fec:	6039      	str	r1, [r7, #0]
  uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 8000fee:	2300      	movs	r3, #0
 8000ff0:	817b      	strh	r3, [r7, #10]
 8000ff2:	2300      	movs	r3, #0
 8000ff4:	81fb      	strh	r3, [r7, #14]
 8000ff6:	2300      	movs	r3, #0
 8000ff8:	81bb      	strh	r3, [r7, #12]
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC1E;
 8000ffa:	687b      	ldr	r3, [r7, #4]
 8000ffc:	8c1b      	ldrh	r3, [r3, #32]
 8000ffe:	b29b      	uxth	r3, r3
 8001000:	f023 0301 	bic.w	r3, r3, #1
 8001004:	b29a      	uxth	r2, r3
 8001006:	687b      	ldr	r3, [r7, #4]
 8001008:	841a      	strh	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800100a:	687b      	ldr	r3, [r7, #4]
 800100c:	8c1b      	ldrh	r3, [r3, #32]
 800100e:	81fb      	strh	r3, [r7, #14]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8001010:	687b      	ldr	r3, [r7, #4]
 8001012:	889b      	ldrh	r3, [r3, #4]
 8001014:	81bb      	strh	r3, [r7, #12]
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8001016:	687b      	ldr	r3, [r7, #4]
 8001018:	8b1b      	ldrh	r3, [r3, #24]
 800101a:	817b      	strh	r3, [r7, #10]
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= (uint16_t)~TIM_CCMR1_OC1M;
 800101c:	897b      	ldrh	r3, [r7, #10]
 800101e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001022:	817b      	strh	r3, [r7, #10]
  tmpccmrx &= (uint16_t)~TIM_CCMR1_CC1S;
 8001024:	897b      	ldrh	r3, [r7, #10]
 8001026:	f023 0303 	bic.w	r3, r3, #3
 800102a:	817b      	strh	r3, [r7, #10]
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 800102c:	683b      	ldr	r3, [r7, #0]
 800102e:	881a      	ldrh	r2, [r3, #0]
 8001030:	897b      	ldrh	r3, [r7, #10]
 8001032:	4313      	orrs	r3, r2
 8001034:	817b      	strh	r3, [r7, #10]
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)~TIM_CCER_CC1P;
 8001036:	89fb      	ldrh	r3, [r7, #14]
 8001038:	f023 0302 	bic.w	r3, r3, #2
 800103c:	81fb      	strh	r3, [r7, #14]
  /* Set the Output Compare Polarity */
  tmpccer |= TIM_OCInitStruct->TIM_OCPolarity;
 800103e:	683b      	ldr	r3, [r7, #0]
 8001040:	899a      	ldrh	r2, [r3, #12]
 8001042:	89fb      	ldrh	r3, [r7, #14]
 8001044:	4313      	orrs	r3, r2
 8001046:	81fb      	strh	r3, [r7, #14]
  
  /* Set the Output State */
  tmpccer |= TIM_OCInitStruct->TIM_OutputState;
 8001048:	683b      	ldr	r3, [r7, #0]
 800104a:	885a      	ldrh	r2, [r3, #2]
 800104c:	89fb      	ldrh	r3, [r7, #14]
 800104e:	4313      	orrs	r3, r2
 8001050:	81fb      	strh	r3, [r7, #14]
    
  if((TIMx == TIM1) || (TIMx == TIM8))
 8001052:	687b      	ldr	r3, [r7, #4]
 8001054:	4a1e      	ldr	r2, [pc, #120]	; (80010d0 <TIM_OC1Init+0xec>)
 8001056:	4293      	cmp	r3, r2
 8001058:	d003      	beq.n	8001062 <TIM_OC1Init+0x7e>
 800105a:	687b      	ldr	r3, [r7, #4]
 800105c:	4a1d      	ldr	r2, [pc, #116]	; (80010d4 <TIM_OC1Init+0xf0>)
 800105e:	4293      	cmp	r3, r2
 8001060:	d123      	bne.n	80010aa <TIM_OC1Init+0xc6>
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= (uint16_t)~TIM_CCER_CC1NP;
 8001062:	89fb      	ldrh	r3, [r7, #14]
 8001064:	f023 0308 	bic.w	r3, r3, #8
 8001068:	81fb      	strh	r3, [r7, #14]
    /* Set the Output N Polarity */
    tmpccer |= TIM_OCInitStruct->TIM_OCNPolarity;
 800106a:	683b      	ldr	r3, [r7, #0]
 800106c:	89da      	ldrh	r2, [r3, #14]
 800106e:	89fb      	ldrh	r3, [r7, #14]
 8001070:	4313      	orrs	r3, r2
 8001072:	81fb      	strh	r3, [r7, #14]
    /* Reset the Output N State */
    tmpccer &= (uint16_t)~TIM_CCER_CC1NE;
 8001074:	89fb      	ldrh	r3, [r7, #14]
 8001076:	f023 0304 	bic.w	r3, r3, #4
 800107a:	81fb      	strh	r3, [r7, #14]
    
    /* Set the Output N State */
    tmpccer |= TIM_OCInitStruct->TIM_OutputNState;
 800107c:	683b      	ldr	r3, [r7, #0]
 800107e:	889a      	ldrh	r2, [r3, #4]
 8001080:	89fb      	ldrh	r3, [r7, #14]
 8001082:	4313      	orrs	r3, r2
 8001084:	81fb      	strh	r3, [r7, #14]
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS1;
 8001086:	89bb      	ldrh	r3, [r7, #12]
 8001088:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800108c:	81bb      	strh	r3, [r7, #12]
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS1N;
 800108e:	89bb      	ldrh	r3, [r7, #12]
 8001090:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8001094:	81bb      	strh	r3, [r7, #12]
    /* Set the Output Idle state */
    tmpcr2 |= TIM_OCInitStruct->TIM_OCIdleState;
 8001096:	683b      	ldr	r3, [r7, #0]
 8001098:	8a1a      	ldrh	r2, [r3, #16]
 800109a:	89bb      	ldrh	r3, [r7, #12]
 800109c:	4313      	orrs	r3, r2
 800109e:	81bb      	strh	r3, [r7, #12]
    /* Set the Output N Idle state */
    tmpcr2 |= TIM_OCInitStruct->TIM_OCNIdleState;
 80010a0:	683b      	ldr	r3, [r7, #0]
 80010a2:	8a5a      	ldrh	r2, [r3, #18]
 80010a4:	89bb      	ldrh	r3, [r7, #12]
 80010a6:	4313      	orrs	r3, r2
 80010a8:	81bb      	strh	r3, [r7, #12]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80010aa:	687b      	ldr	r3, [r7, #4]
 80010ac:	89ba      	ldrh	r2, [r7, #12]
 80010ae:	809a      	strh	r2, [r3, #4]
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80010b0:	687b      	ldr	r3, [r7, #4]
 80010b2:	897a      	ldrh	r2, [r7, #10]
 80010b4:	831a      	strh	r2, [r3, #24]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR1 = TIM_OCInitStruct->TIM_Pulse;
 80010b6:	683b      	ldr	r3, [r7, #0]
 80010b8:	689a      	ldr	r2, [r3, #8]
 80010ba:	687b      	ldr	r3, [r7, #4]
 80010bc:	635a      	str	r2, [r3, #52]	; 0x34
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80010be:	687b      	ldr	r3, [r7, #4]
 80010c0:	89fa      	ldrh	r2, [r7, #14]
 80010c2:	841a      	strh	r2, [r3, #32]
}
 80010c4:	bf00      	nop
 80010c6:	3714      	adds	r7, #20
 80010c8:	46bd      	mov	sp, r7
 80010ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010ce:	4770      	bx	lr
 80010d0:	40010000 	.word	0x40010000
 80010d4:	40010400 	.word	0x40010400

080010d8 <USART_Init>:
  * @param  USART_InitStruct: pointer to a USART_InitTypeDef structure that contains
  *         the configuration information for the specified USART peripheral.
  * @retval None
  */
void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)
{
 80010d8:	b580      	push	{r7, lr}
 80010da:	b08a      	sub	sp, #40	; 0x28
 80010dc:	af00      	add	r7, sp, #0
 80010de:	6078      	str	r0, [r7, #4]
 80010e0:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0x00, apbclock = 0x00;
 80010e2:	2300      	movs	r3, #0
 80010e4:	627b      	str	r3, [r7, #36]	; 0x24
 80010e6:	2300      	movs	r3, #0
 80010e8:	623b      	str	r3, [r7, #32]
  uint32_t integerdivider = 0x00;
 80010ea:	2300      	movs	r3, #0
 80010ec:	61fb      	str	r3, [r7, #28]
  uint32_t fractionaldivider = 0x00;
 80010ee:	2300      	movs	r3, #0
 80010f0:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_USART_1236_PERIPH(USARTx));
  }

/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
 80010f2:	687b      	ldr	r3, [r7, #4]
 80010f4:	8a1b      	ldrh	r3, [r3, #16]
 80010f6:	b29b      	uxth	r3, r3
 80010f8:	627b      	str	r3, [r7, #36]	; 0x24

  /* Clear STOP[13:12] bits */
  tmpreg &= (uint32_t)~((uint32_t)USART_CR2_STOP);
 80010fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80010fc:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001100:	627b      	str	r3, [r7, #36]	; 0x24

  /* Configure the USART Stop Bits, Clock, CPOL, CPHA and LastBit :
      Set STOP[13:12] bits according to USART_StopBits value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_StopBits;
 8001102:	683b      	ldr	r3, [r7, #0]
 8001104:	88db      	ldrh	r3, [r3, #6]
 8001106:	461a      	mov	r2, r3
 8001108:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800110a:	4313      	orrs	r3, r2
 800110c:	627b      	str	r3, [r7, #36]	; 0x24
  
  /* Write to USART CR2 */
  USARTx->CR2 = (uint16_t)tmpreg;
 800110e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001110:	b29a      	uxth	r2, r3
 8001112:	687b      	ldr	r3, [r7, #4]
 8001114:	821a      	strh	r2, [r3, #16]

/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;
 8001116:	687b      	ldr	r3, [r7, #4]
 8001118:	899b      	ldrh	r3, [r3, #12]
 800111a:	b29b      	uxth	r3, r3
 800111c:	627b      	str	r3, [r7, #36]	; 0x24

  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= (uint32_t)~((uint32_t)CR1_CLEAR_MASK);
 800111e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001120:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8001124:	f023 030c 	bic.w	r3, r3, #12
 8001128:	627b      	str	r3, [r7, #36]	; 0x24

  /* Configure the USART Word Length, Parity and mode: 
     Set the M bits according to USART_WordLength value 
     Set PCE and PS bits according to USART_Parity value
     Set TE and RE bits according to USART_Mode value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 800112a:	683b      	ldr	r3, [r7, #0]
 800112c:	889a      	ldrh	r2, [r3, #4]
 800112e:	683b      	ldr	r3, [r7, #0]
 8001130:	891b      	ldrh	r3, [r3, #8]
 8001132:	4313      	orrs	r3, r2
 8001134:	b29a      	uxth	r2, r3
            USART_InitStruct->USART_Mode;
 8001136:	683b      	ldr	r3, [r7, #0]
 8001138:	895b      	ldrh	r3, [r3, #10]
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 800113a:	4313      	orrs	r3, r2
 800113c:	b29b      	uxth	r3, r3
 800113e:	461a      	mov	r2, r3
 8001140:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001142:	4313      	orrs	r3, r2
 8001144:	627b      	str	r3, [r7, #36]	; 0x24

  /* Write to USART CR1 */
  USARTx->CR1 = (uint16_t)tmpreg;
 8001146:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001148:	b29a      	uxth	r2, r3
 800114a:	687b      	ldr	r3, [r7, #4]
 800114c:	819a      	strh	r2, [r3, #12]

/*---------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = USARTx->CR3;
 800114e:	687b      	ldr	r3, [r7, #4]
 8001150:	8a9b      	ldrh	r3, [r3, #20]
 8001152:	b29b      	uxth	r3, r3
 8001154:	627b      	str	r3, [r7, #36]	; 0x24

  /* Clear CTSE and RTSE bits */
  tmpreg &= (uint32_t)~((uint32_t)CR3_CLEAR_MASK);
 8001156:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001158:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800115c:	627b      	str	r3, [r7, #36]	; 0x24

  /* Configure the USART HFC : 
      Set CTSE and RTSE bits according to USART_HardwareFlowControl value */
  tmpreg |= USART_InitStruct->USART_HardwareFlowControl;
 800115e:	683b      	ldr	r3, [r7, #0]
 8001160:	899b      	ldrh	r3, [r3, #12]
 8001162:	461a      	mov	r2, r3
 8001164:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001166:	4313      	orrs	r3, r2
 8001168:	627b      	str	r3, [r7, #36]	; 0x24

  /* Write to USART CR3 */
  USARTx->CR3 = (uint16_t)tmpreg;
 800116a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800116c:	b29a      	uxth	r2, r3
 800116e:	687b      	ldr	r3, [r7, #4]
 8001170:	829a      	strh	r2, [r3, #20]

/*---------------------------- USART BRR Configuration -----------------------*/
  /* Configure the USART Baud Rate */
  RCC_GetClocksFreq(&RCC_ClocksStatus);
 8001172:	f107 0308 	add.w	r3, r7, #8
 8001176:	4618      	mov	r0, r3
 8001178:	f7ff fda0 	bl	8000cbc <RCC_GetClocksFreq>

  if ((USARTx == USART1) || (USARTx == USART6))
 800117c:	687b      	ldr	r3, [r7, #4]
 800117e:	4a30      	ldr	r2, [pc, #192]	; (8001240 <USART_Init+0x168>)
 8001180:	4293      	cmp	r3, r2
 8001182:	d003      	beq.n	800118c <USART_Init+0xb4>
 8001184:	687b      	ldr	r3, [r7, #4]
 8001186:	4a2f      	ldr	r2, [pc, #188]	; (8001244 <USART_Init+0x16c>)
 8001188:	4293      	cmp	r3, r2
 800118a:	d102      	bne.n	8001192 <USART_Init+0xba>
  {
    apbclock = RCC_ClocksStatus.PCLK2_Frequency;
 800118c:	697b      	ldr	r3, [r7, #20]
 800118e:	623b      	str	r3, [r7, #32]
 8001190:	e001      	b.n	8001196 <USART_Init+0xbe>
  }
  else
  {
    apbclock = RCC_ClocksStatus.PCLK1_Frequency;
 8001192:	693b      	ldr	r3, [r7, #16]
 8001194:	623b      	str	r3, [r7, #32]
  }
  
  /* Determine the integer part */
  if ((USARTx->CR1 & USART_CR1_OVER8) != 0)
 8001196:	687b      	ldr	r3, [r7, #4]
 8001198:	899b      	ldrh	r3, [r3, #12]
 800119a:	b29b      	uxth	r3, r3
 800119c:	b21b      	sxth	r3, r3
 800119e:	2b00      	cmp	r3, #0
 80011a0:	da0c      	bge.n	80011bc <USART_Init+0xe4>
  {
    /* Integer part computing in case Oversampling mode is 8 Samples */
    integerdivider = ((25 * apbclock) / (2 * (USART_InitStruct->USART_BaudRate)));    
 80011a2:	6a3a      	ldr	r2, [r7, #32]
 80011a4:	4613      	mov	r3, r2
 80011a6:	009b      	lsls	r3, r3, #2
 80011a8:	4413      	add	r3, r2
 80011aa:	009a      	lsls	r2, r3, #2
 80011ac:	441a      	add	r2, r3
 80011ae:	683b      	ldr	r3, [r7, #0]
 80011b0:	681b      	ldr	r3, [r3, #0]
 80011b2:	005b      	lsls	r3, r3, #1
 80011b4:	fbb2 f3f3 	udiv	r3, r2, r3
 80011b8:	61fb      	str	r3, [r7, #28]
 80011ba:	e00b      	b.n	80011d4 <USART_Init+0xfc>
  }
  else /* if ((USARTx->CR1 & USART_CR1_OVER8) == 0) */
  {
    /* Integer part computing in case Oversampling mode is 16 Samples */
    integerdivider = ((25 * apbclock) / (4 * (USART_InitStruct->USART_BaudRate)));    
 80011bc:	6a3a      	ldr	r2, [r7, #32]
 80011be:	4613      	mov	r3, r2
 80011c0:	009b      	lsls	r3, r3, #2
 80011c2:	4413      	add	r3, r2
 80011c4:	009a      	lsls	r2, r3, #2
 80011c6:	441a      	add	r2, r3
 80011c8:	683b      	ldr	r3, [r7, #0]
 80011ca:	681b      	ldr	r3, [r3, #0]
 80011cc:	009b      	lsls	r3, r3, #2
 80011ce:	fbb2 f3f3 	udiv	r3, r2, r3
 80011d2:	61fb      	str	r3, [r7, #28]
  }
  tmpreg = (integerdivider / 100) << 4;
 80011d4:	69fb      	ldr	r3, [r7, #28]
 80011d6:	4a1c      	ldr	r2, [pc, #112]	; (8001248 <USART_Init+0x170>)
 80011d8:	fba2 2303 	umull	r2, r3, r2, r3
 80011dc:	095b      	lsrs	r3, r3, #5
 80011de:	011b      	lsls	r3, r3, #4
 80011e0:	627b      	str	r3, [r7, #36]	; 0x24

  /* Determine the fractional part */
  fractionaldivider = integerdivider - (100 * (tmpreg >> 4));
 80011e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80011e4:	091b      	lsrs	r3, r3, #4
 80011e6:	2264      	movs	r2, #100	; 0x64
 80011e8:	fb02 f303 	mul.w	r3, r2, r3
 80011ec:	69fa      	ldr	r2, [r7, #28]
 80011ee:	1ad3      	subs	r3, r2, r3
 80011f0:	61bb      	str	r3, [r7, #24]

  /* Implement the fractional part in the register */
  if ((USARTx->CR1 & USART_CR1_OVER8) != 0)
 80011f2:	687b      	ldr	r3, [r7, #4]
 80011f4:	899b      	ldrh	r3, [r3, #12]
 80011f6:	b29b      	uxth	r3, r3
 80011f8:	b21b      	sxth	r3, r3
 80011fa:	2b00      	cmp	r3, #0
 80011fc:	da0c      	bge.n	8001218 <USART_Init+0x140>
  {
    tmpreg |= ((((fractionaldivider * 8) + 50) / 100)) & ((uint8_t)0x07);
 80011fe:	69bb      	ldr	r3, [r7, #24]
 8001200:	00db      	lsls	r3, r3, #3
 8001202:	3332      	adds	r3, #50	; 0x32
 8001204:	4a10      	ldr	r2, [pc, #64]	; (8001248 <USART_Init+0x170>)
 8001206:	fba2 2303 	umull	r2, r3, r2, r3
 800120a:	095b      	lsrs	r3, r3, #5
 800120c:	f003 0307 	and.w	r3, r3, #7
 8001210:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001212:	4313      	orrs	r3, r2
 8001214:	627b      	str	r3, [r7, #36]	; 0x24
 8001216:	e00b      	b.n	8001230 <USART_Init+0x158>
  }
  else /* if ((USARTx->CR1 & USART_CR1_OVER8) == 0) */
  {
    tmpreg |= ((((fractionaldivider * 16) + 50) / 100)) & ((uint8_t)0x0F);
 8001218:	69bb      	ldr	r3, [r7, #24]
 800121a:	011b      	lsls	r3, r3, #4
 800121c:	3332      	adds	r3, #50	; 0x32
 800121e:	4a0a      	ldr	r2, [pc, #40]	; (8001248 <USART_Init+0x170>)
 8001220:	fba2 2303 	umull	r2, r3, r2, r3
 8001224:	095b      	lsrs	r3, r3, #5
 8001226:	f003 030f 	and.w	r3, r3, #15
 800122a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800122c:	4313      	orrs	r3, r2
 800122e:	627b      	str	r3, [r7, #36]	; 0x24
  }
  
  /* Write to USART BRR register */
  USARTx->BRR = (uint16_t)tmpreg;
 8001230:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001232:	b29a      	uxth	r2, r3
 8001234:	687b      	ldr	r3, [r7, #4]
 8001236:	811a      	strh	r2, [r3, #8]
}
 8001238:	bf00      	nop
 800123a:	3728      	adds	r7, #40	; 0x28
 800123c:	46bd      	mov	sp, r7
 800123e:	bd80      	pop	{r7, pc}
 8001240:	40011000 	.word	0x40011000
 8001244:	40011400 	.word	0x40011400
 8001248:	51eb851f 	.word	0x51eb851f

0800124c <USART_Cmd>:
  * @param  NewState: new state of the USARTx peripheral.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_Cmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
 800124c:	b480      	push	{r7}
 800124e:	b083      	sub	sp, #12
 8001250:	af00      	add	r7, sp, #0
 8001252:	6078      	str	r0, [r7, #4]
 8001254:	460b      	mov	r3, r1
 8001256:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8001258:	78fb      	ldrb	r3, [r7, #3]
 800125a:	2b00      	cmp	r3, #0
 800125c:	d008      	beq.n	8001270 <USART_Cmd+0x24>
  {
    /* Enable the selected USART by setting the UE bit in the CR1 register */
    USARTx->CR1 |= USART_CR1_UE;
 800125e:	687b      	ldr	r3, [r7, #4]
 8001260:	899b      	ldrh	r3, [r3, #12]
 8001262:	b29b      	uxth	r3, r3
 8001264:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8001268:	b29a      	uxth	r2, r3
 800126a:	687b      	ldr	r3, [r7, #4]
 800126c:	819a      	strh	r2, [r3, #12]
  else
  {
    /* Disable the selected USART by clearing the UE bit in the CR1 register */
    USARTx->CR1 &= (uint16_t)~((uint16_t)USART_CR1_UE);
  }
}
 800126e:	e007      	b.n	8001280 <USART_Cmd+0x34>
    USARTx->CR1 &= (uint16_t)~((uint16_t)USART_CR1_UE);
 8001270:	687b      	ldr	r3, [r7, #4]
 8001272:	899b      	ldrh	r3, [r3, #12]
 8001274:	b29b      	uxth	r3, r3
 8001276:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800127a:	b29a      	uxth	r2, r3
 800127c:	687b      	ldr	r3, [r7, #4]
 800127e:	819a      	strh	r2, [r3, #12]
}
 8001280:	bf00      	nop
 8001282:	370c      	adds	r7, #12
 8001284:	46bd      	mov	sp, r7
 8001286:	f85d 7b04 	ldr.w	r7, [sp], #4
 800128a:	4770      	bx	lr

0800128c <USART_SendData>:
  *         UART peripheral.
  * @param  Data: the data to transmit.
  * @retval None
  */
void USART_SendData(USART_TypeDef* USARTx, uint16_t Data)
{
 800128c:	b480      	push	{r7}
 800128e:	b083      	sub	sp, #12
 8001290:	af00      	add	r7, sp, #0
 8001292:	6078      	str	r0, [r7, #4]
 8001294:	460b      	mov	r3, r1
 8001296:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_DATA(Data)); 
    
  /* Transmit Data */
  USARTx->DR = (Data & (uint16_t)0x01FF);
 8001298:	887b      	ldrh	r3, [r7, #2]
 800129a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800129e:	b29a      	uxth	r2, r3
 80012a0:	687b      	ldr	r3, [r7, #4]
 80012a2:	809a      	strh	r2, [r3, #4]
}
 80012a4:	bf00      	nop
 80012a6:	370c      	adds	r7, #12
 80012a8:	46bd      	mov	sp, r7
 80012aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012ae:	4770      	bx	lr

080012b0 <USART_ReceiveData>:
  * @param  USARTx: where x can be 1, 2, 3, 4, 5, 6, 7 or 8 to select the USART or 
  *         UART peripheral.
  * @retval The received data.
  */
uint16_t USART_ReceiveData(USART_TypeDef* USARTx)
{
 80012b0:	b480      	push	{r7}
 80012b2:	b083      	sub	sp, #12
 80012b4:	af00      	add	r7, sp, #0
 80012b6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  
  /* Receive Data */
  return (uint16_t)(USARTx->DR & (uint16_t)0x01FF);
 80012b8:	687b      	ldr	r3, [r7, #4]
 80012ba:	889b      	ldrh	r3, [r3, #4]
 80012bc:	b29b      	uxth	r3, r3
 80012be:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80012c2:	b29b      	uxth	r3, r3
}
 80012c4:	4618      	mov	r0, r3
 80012c6:	370c      	adds	r7, #12
 80012c8:	46bd      	mov	sp, r7
 80012ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012ce:	4770      	bx	lr

080012d0 <USART_ITConfig>:
  * @param  NewState: new state of the specified USARTx interrupts.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_ITConfig(USART_TypeDef* USARTx, uint16_t USART_IT, FunctionalState NewState)
{
 80012d0:	b480      	push	{r7}
 80012d2:	b087      	sub	sp, #28
 80012d4:	af00      	add	r7, sp, #0
 80012d6:	6078      	str	r0, [r7, #4]
 80012d8:	460b      	mov	r3, r1
 80012da:	807b      	strh	r3, [r7, #2]
 80012dc:	4613      	mov	r3, r2
 80012de:	707b      	strb	r3, [r7, #1]
  uint32_t usartreg = 0x00, itpos = 0x00, itmask = 0x00;
 80012e0:	2300      	movs	r3, #0
 80012e2:	613b      	str	r3, [r7, #16]
 80012e4:	2300      	movs	r3, #0
 80012e6:	60fb      	str	r3, [r7, #12]
 80012e8:	2300      	movs	r3, #0
 80012ea:	60bb      	str	r3, [r7, #8]
  uint32_t usartxbase = 0x00;
 80012ec:	2300      	movs	r3, #0
 80012ee:	617b      	str	r3, [r7, #20]
  if (USART_IT == USART_IT_CTS)
  {
    assert_param(IS_USART_1236_PERIPH(USARTx));
  } 
    
  usartxbase = (uint32_t)USARTx;
 80012f0:	687b      	ldr	r3, [r7, #4]
 80012f2:	617b      	str	r3, [r7, #20]

  /* Get the USART register index */
  usartreg = (((uint8_t)USART_IT) >> 0x05);
 80012f4:	887b      	ldrh	r3, [r7, #2]
 80012f6:	b2db      	uxtb	r3, r3
 80012f8:	095b      	lsrs	r3, r3, #5
 80012fa:	b2db      	uxtb	r3, r3
 80012fc:	613b      	str	r3, [r7, #16]

  /* Get the interrupt position */
  itpos = USART_IT & IT_MASK;
 80012fe:	887b      	ldrh	r3, [r7, #2]
 8001300:	f003 031f 	and.w	r3, r3, #31
 8001304:	60fb      	str	r3, [r7, #12]
  itmask = (((uint32_t)0x01) << itpos);
 8001306:	2201      	movs	r2, #1
 8001308:	68fb      	ldr	r3, [r7, #12]
 800130a:	fa02 f303 	lsl.w	r3, r2, r3
 800130e:	60bb      	str	r3, [r7, #8]
    
  if (usartreg == 0x01) /* The IT is in CR1 register */
 8001310:	693b      	ldr	r3, [r7, #16]
 8001312:	2b01      	cmp	r3, #1
 8001314:	d103      	bne.n	800131e <USART_ITConfig+0x4e>
  {
    usartxbase += 0x0C;
 8001316:	697b      	ldr	r3, [r7, #20]
 8001318:	330c      	adds	r3, #12
 800131a:	617b      	str	r3, [r7, #20]
 800131c:	e009      	b.n	8001332 <USART_ITConfig+0x62>
  }
  else if (usartreg == 0x02) /* The IT is in CR2 register */
 800131e:	693b      	ldr	r3, [r7, #16]
 8001320:	2b02      	cmp	r3, #2
 8001322:	d103      	bne.n	800132c <USART_ITConfig+0x5c>
  {
    usartxbase += 0x10;
 8001324:	697b      	ldr	r3, [r7, #20]
 8001326:	3310      	adds	r3, #16
 8001328:	617b      	str	r3, [r7, #20]
 800132a:	e002      	b.n	8001332 <USART_ITConfig+0x62>
  }
  else /* The IT is in CR3 register */
  {
    usartxbase += 0x14; 
 800132c:	697b      	ldr	r3, [r7, #20]
 800132e:	3314      	adds	r3, #20
 8001330:	617b      	str	r3, [r7, #20]
  }
  if (NewState != DISABLE)
 8001332:	787b      	ldrb	r3, [r7, #1]
 8001334:	2b00      	cmp	r3, #0
 8001336:	d006      	beq.n	8001346 <USART_ITConfig+0x76>
  {
    *(__IO uint32_t*)usartxbase  |= itmask;
 8001338:	697b      	ldr	r3, [r7, #20]
 800133a:	697a      	ldr	r2, [r7, #20]
 800133c:	6811      	ldr	r1, [r2, #0]
 800133e:	68ba      	ldr	r2, [r7, #8]
 8001340:	430a      	orrs	r2, r1
 8001342:	601a      	str	r2, [r3, #0]
  }
  else
  {
    *(__IO uint32_t*)usartxbase &= ~itmask;
  }
}
 8001344:	e006      	b.n	8001354 <USART_ITConfig+0x84>
    *(__IO uint32_t*)usartxbase &= ~itmask;
 8001346:	697b      	ldr	r3, [r7, #20]
 8001348:	697a      	ldr	r2, [r7, #20]
 800134a:	6811      	ldr	r1, [r2, #0]
 800134c:	68ba      	ldr	r2, [r7, #8]
 800134e:	43d2      	mvns	r2, r2
 8001350:	400a      	ands	r2, r1
 8001352:	601a      	str	r2, [r3, #0]
}
 8001354:	bf00      	nop
 8001356:	371c      	adds	r7, #28
 8001358:	46bd      	mov	sp, r7
 800135a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800135e:	4770      	bx	lr

08001360 <USART_GetFlagStatus>:
  *            @arg USART_FLAG_FE:   Framing Error flag
  *            @arg USART_FLAG_PE:   Parity Error flag
  * @retval The new state of USART_FLAG (SET or RESET).
  */
FlagStatus USART_GetFlagStatus(USART_TypeDef* USARTx, uint16_t USART_FLAG)
{
 8001360:	b480      	push	{r7}
 8001362:	b085      	sub	sp, #20
 8001364:	af00      	add	r7, sp, #0
 8001366:	6078      	str	r0, [r7, #4]
 8001368:	460b      	mov	r3, r1
 800136a:	807b      	strh	r3, [r7, #2]
  FlagStatus bitstatus = RESET;
 800136c:	2300      	movs	r3, #0
 800136e:	73fb      	strb	r3, [r7, #15]
  if (USART_FLAG == USART_FLAG_CTS)
  {
    assert_param(IS_USART_1236_PERIPH(USARTx));
  } 
    
  if ((USARTx->SR & USART_FLAG) != (uint16_t)RESET)
 8001370:	687b      	ldr	r3, [r7, #4]
 8001372:	881b      	ldrh	r3, [r3, #0]
 8001374:	b29a      	uxth	r2, r3
 8001376:	887b      	ldrh	r3, [r7, #2]
 8001378:	4013      	ands	r3, r2
 800137a:	b29b      	uxth	r3, r3
 800137c:	2b00      	cmp	r3, #0
 800137e:	d002      	beq.n	8001386 <USART_GetFlagStatus+0x26>
  {
    bitstatus = SET;
 8001380:	2301      	movs	r3, #1
 8001382:	73fb      	strb	r3, [r7, #15]
 8001384:	e001      	b.n	800138a <USART_GetFlagStatus+0x2a>
  }
  else
  {
    bitstatus = RESET;
 8001386:	2300      	movs	r3, #0
 8001388:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800138a:	7bfb      	ldrb	r3, [r7, #15]
}
 800138c:	4618      	mov	r0, r3
 800138e:	3714      	adds	r7, #20
 8001390:	46bd      	mov	sp, r7
 8001392:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001396:	4770      	bx	lr

08001398 <USART_GetITStatus>:
  *            @arg USART_IT_FE:   Framing Error interrupt
  *            @arg USART_IT_PE:   Parity Error interrupt
  * @retval The new state of USART_IT (SET or RESET).
  */
ITStatus USART_GetITStatus(USART_TypeDef* USARTx, uint16_t USART_IT)
{
 8001398:	b480      	push	{r7}
 800139a:	b087      	sub	sp, #28
 800139c:	af00      	add	r7, sp, #0
 800139e:	6078      	str	r0, [r7, #4]
 80013a0:	460b      	mov	r3, r1
 80013a2:	807b      	strh	r3, [r7, #2]
  uint32_t bitpos = 0x00, itmask = 0x00, usartreg = 0x00;
 80013a4:	2300      	movs	r3, #0
 80013a6:	60fb      	str	r3, [r7, #12]
 80013a8:	2300      	movs	r3, #0
 80013aa:	617b      	str	r3, [r7, #20]
 80013ac:	2300      	movs	r3, #0
 80013ae:	60bb      	str	r3, [r7, #8]
  ITStatus bitstatus = RESET;
 80013b0:	2300      	movs	r3, #0
 80013b2:	74fb      	strb	r3, [r7, #19]
  {
    assert_param(IS_USART_1236_PERIPH(USARTx));
  } 
    
  /* Get the USART register index */
  usartreg = (((uint8_t)USART_IT) >> 0x05);
 80013b4:	887b      	ldrh	r3, [r7, #2]
 80013b6:	b2db      	uxtb	r3, r3
 80013b8:	095b      	lsrs	r3, r3, #5
 80013ba:	b2db      	uxtb	r3, r3
 80013bc:	60bb      	str	r3, [r7, #8]
  /* Get the interrupt position */
  itmask = USART_IT & IT_MASK;
 80013be:	887b      	ldrh	r3, [r7, #2]
 80013c0:	f003 031f 	and.w	r3, r3, #31
 80013c4:	617b      	str	r3, [r7, #20]
  itmask = (uint32_t)0x01 << itmask;
 80013c6:	2201      	movs	r2, #1
 80013c8:	697b      	ldr	r3, [r7, #20]
 80013ca:	fa02 f303 	lsl.w	r3, r2, r3
 80013ce:	617b      	str	r3, [r7, #20]
  
  if (usartreg == 0x01) /* The IT  is in CR1 register */
 80013d0:	68bb      	ldr	r3, [r7, #8]
 80013d2:	2b01      	cmp	r3, #1
 80013d4:	d107      	bne.n	80013e6 <USART_GetITStatus+0x4e>
  {
    itmask &= USARTx->CR1;
 80013d6:	687b      	ldr	r3, [r7, #4]
 80013d8:	899b      	ldrh	r3, [r3, #12]
 80013da:	b29b      	uxth	r3, r3
 80013dc:	461a      	mov	r2, r3
 80013de:	697b      	ldr	r3, [r7, #20]
 80013e0:	4013      	ands	r3, r2
 80013e2:	617b      	str	r3, [r7, #20]
 80013e4:	e011      	b.n	800140a <USART_GetITStatus+0x72>
  }
  else if (usartreg == 0x02) /* The IT  is in CR2 register */
 80013e6:	68bb      	ldr	r3, [r7, #8]
 80013e8:	2b02      	cmp	r3, #2
 80013ea:	d107      	bne.n	80013fc <USART_GetITStatus+0x64>
  {
    itmask &= USARTx->CR2;
 80013ec:	687b      	ldr	r3, [r7, #4]
 80013ee:	8a1b      	ldrh	r3, [r3, #16]
 80013f0:	b29b      	uxth	r3, r3
 80013f2:	461a      	mov	r2, r3
 80013f4:	697b      	ldr	r3, [r7, #20]
 80013f6:	4013      	ands	r3, r2
 80013f8:	617b      	str	r3, [r7, #20]
 80013fa:	e006      	b.n	800140a <USART_GetITStatus+0x72>
  }
  else /* The IT  is in CR3 register */
  {
    itmask &= USARTx->CR3;
 80013fc:	687b      	ldr	r3, [r7, #4]
 80013fe:	8a9b      	ldrh	r3, [r3, #20]
 8001400:	b29b      	uxth	r3, r3
 8001402:	461a      	mov	r2, r3
 8001404:	697b      	ldr	r3, [r7, #20]
 8001406:	4013      	ands	r3, r2
 8001408:	617b      	str	r3, [r7, #20]
  }
  
  bitpos = USART_IT >> 0x08;
 800140a:	887b      	ldrh	r3, [r7, #2]
 800140c:	0a1b      	lsrs	r3, r3, #8
 800140e:	b29b      	uxth	r3, r3
 8001410:	60fb      	str	r3, [r7, #12]
  bitpos = (uint32_t)0x01 << bitpos;
 8001412:	2201      	movs	r2, #1
 8001414:	68fb      	ldr	r3, [r7, #12]
 8001416:	fa02 f303 	lsl.w	r3, r2, r3
 800141a:	60fb      	str	r3, [r7, #12]
  bitpos &= USARTx->SR;
 800141c:	687b      	ldr	r3, [r7, #4]
 800141e:	881b      	ldrh	r3, [r3, #0]
 8001420:	b29b      	uxth	r3, r3
 8001422:	461a      	mov	r2, r3
 8001424:	68fb      	ldr	r3, [r7, #12]
 8001426:	4013      	ands	r3, r2
 8001428:	60fb      	str	r3, [r7, #12]
  if ((itmask != (uint16_t)RESET)&&(bitpos != (uint16_t)RESET))
 800142a:	697b      	ldr	r3, [r7, #20]
 800142c:	2b00      	cmp	r3, #0
 800142e:	d005      	beq.n	800143c <USART_GetITStatus+0xa4>
 8001430:	68fb      	ldr	r3, [r7, #12]
 8001432:	2b00      	cmp	r3, #0
 8001434:	d002      	beq.n	800143c <USART_GetITStatus+0xa4>
  {
    bitstatus = SET;
 8001436:	2301      	movs	r3, #1
 8001438:	74fb      	strb	r3, [r7, #19]
 800143a:	e001      	b.n	8001440 <USART_GetITStatus+0xa8>
  }
  else
  {
    bitstatus = RESET;
 800143c:	2300      	movs	r3, #0
 800143e:	74fb      	strb	r3, [r7, #19]
  }
  
  return bitstatus;  
 8001440:	7cfb      	ldrb	r3, [r7, #19]
}
 8001442:	4618      	mov	r0, r3
 8001444:	371c      	adds	r7, #28
 8001446:	46bd      	mov	sp, r7
 8001448:	f85d 7b04 	ldr.w	r7, [sp], #4
 800144c:	4770      	bx	lr

0800144e <USART_ClearITPendingBit>:
  *          (USART_SendData()).
  *  
  * @retval None
  */
void USART_ClearITPendingBit(USART_TypeDef* USARTx, uint16_t USART_IT)
{
 800144e:	b480      	push	{r7}
 8001450:	b085      	sub	sp, #20
 8001452:	af00      	add	r7, sp, #0
 8001454:	6078      	str	r0, [r7, #4]
 8001456:	460b      	mov	r3, r1
 8001458:	807b      	strh	r3, [r7, #2]
  uint16_t bitpos = 0x00, itmask = 0x00;
 800145a:	2300      	movs	r3, #0
 800145c:	81fb      	strh	r3, [r7, #14]
 800145e:	2300      	movs	r3, #0
 8001460:	81bb      	strh	r3, [r7, #12]
  if (USART_IT == USART_IT_CTS)
  {
    assert_param(IS_USART_1236_PERIPH(USARTx));
  } 
    
  bitpos = USART_IT >> 0x08;
 8001462:	887b      	ldrh	r3, [r7, #2]
 8001464:	0a1b      	lsrs	r3, r3, #8
 8001466:	81fb      	strh	r3, [r7, #14]
  itmask = ((uint16_t)0x01 << (uint16_t)bitpos);
 8001468:	89fb      	ldrh	r3, [r7, #14]
 800146a:	2201      	movs	r2, #1
 800146c:	fa02 f303 	lsl.w	r3, r2, r3
 8001470:	81bb      	strh	r3, [r7, #12]
  USARTx->SR = (uint16_t)~itmask;
 8001472:	89bb      	ldrh	r3, [r7, #12]
 8001474:	43db      	mvns	r3, r3
 8001476:	b29a      	uxth	r2, r3
 8001478:	687b      	ldr	r3, [r7, #4]
 800147a:	801a      	strh	r2, [r3, #0]
}
 800147c:	bf00      	nop
 800147e:	3714      	adds	r7, #20
 8001480:	46bd      	mov	sp, r7
 8001482:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001486:	4770      	bx	lr

08001488 <NVIC_EnableIRQ>:
    The function enables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001488:	b480      	push	{r7}
 800148a:	b083      	sub	sp, #12
 800148c:	af00      	add	r7, sp, #0
 800148e:	4603      	mov	r3, r0
 8001490:	71fb      	strb	r3, [r7, #7]
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
 8001492:	4909      	ldr	r1, [pc, #36]	; (80014b8 <NVIC_EnableIRQ+0x30>)
 8001494:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001498:	095b      	lsrs	r3, r3, #5
 800149a:	79fa      	ldrb	r2, [r7, #7]
 800149c:	f002 021f 	and.w	r2, r2, #31
 80014a0:	2001      	movs	r0, #1
 80014a2:	fa00 f202 	lsl.w	r2, r0, r2
 80014a6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80014aa:	bf00      	nop
 80014ac:	370c      	adds	r7, #12
 80014ae:	46bd      	mov	sp, r7
 80014b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014b4:	4770      	bx	lr
 80014b6:	bf00      	nop
 80014b8:	e000e100 	.word	0xe000e100

080014bc <SerialPutChar>:
double per, z; //  double2string



void SerialPutChar(uint8_t c)
{
 80014bc:	b580      	push	{r7, lr}
 80014be:	b082      	sub	sp, #8
 80014c0:	af00      	add	r7, sp, #0
 80014c2:	4603      	mov	r3, r0
 80014c4:	71fb      	strb	r3, [r7, #7]
    USART_SendData(USART1, c);
 80014c6:	79fb      	ldrb	r3, [r7, #7]
 80014c8:	b29b      	uxth	r3, r3
 80014ca:	4619      	mov	r1, r3
 80014cc:	4807      	ldr	r0, [pc, #28]	; (80014ec <SerialPutChar+0x30>)
 80014ce:	f7ff fedd 	bl	800128c <USART_SendData>
    while (USART_GetFlagStatus(USART1, USART_FLAG_TXE) == RESET)
 80014d2:	bf00      	nop
 80014d4:	2180      	movs	r1, #128	; 0x80
 80014d6:	4805      	ldr	r0, [pc, #20]	; (80014ec <SerialPutChar+0x30>)
 80014d8:	f7ff ff42 	bl	8001360 <USART_GetFlagStatus>
 80014dc:	4603      	mov	r3, r0
 80014de:	2b00      	cmp	r3, #0
 80014e0:	d0f8      	beq.n	80014d4 <SerialPutChar+0x18>
    {
    }
}
 80014e2:	bf00      	nop
 80014e4:	3708      	adds	r7, #8
 80014e6:	46bd      	mov	sp, r7
 80014e8:	bd80      	pop	{r7, pc}
 80014ea:	bf00      	nop
 80014ec:	40011000 	.word	0x40011000

080014f0 <Serial_PutString>:

void Serial_PutString(uint8_t *s)
{
 80014f0:	b580      	push	{r7, lr}
 80014f2:	b082      	sub	sp, #8
 80014f4:	af00      	add	r7, sp, #0
 80014f6:	6078      	str	r0, [r7, #4]
    while (*s != '\0')
 80014f8:	e007      	b.n	800150a <Serial_PutString+0x1a>
    {
        SerialPutChar(*s);
 80014fa:	687b      	ldr	r3, [r7, #4]
 80014fc:	781b      	ldrb	r3, [r3, #0]
 80014fe:	4618      	mov	r0, r3
 8001500:	f7ff ffdc 	bl	80014bc <SerialPutChar>
        s++;
 8001504:	687b      	ldr	r3, [r7, #4]
 8001506:	3301      	adds	r3, #1
 8001508:	607b      	str	r3, [r7, #4]
    while (*s != '\0')
 800150a:	687b      	ldr	r3, [r7, #4]
 800150c:	781b      	ldrb	r3, [r3, #0]
 800150e:	2b00      	cmp	r3, #0
 8001510:	d1f3      	bne.n	80014fa <Serial_PutString+0xa>
    }
}
 8001512:	bf00      	nop
 8001514:	3708      	adds	r7, #8
 8001516:	46bd      	mov	sp, r7
 8001518:	bd80      	pop	{r7, pc}
	...

0800151c <Write_Float>:

void Write_Float(double f)
{
 800151c:	b590      	push	{r4, r7, lr}
 800151e:	b089      	sub	sp, #36	; 0x24
 8001520:	af00      	add	r7, sp, #0
 8001522:	ed87 0b00 	vstr	d0, [r7]
	int cel = f;
 8001526:	e9d7 0100 	ldrd	r0, r1, [r7]
 800152a:	f7ff faa7 	bl	8000a7c <__aeabi_d2iz>
 800152e:	4603      	mov	r3, r0
 8001530:	61fb      	str	r3, [r7, #28]
	double drob = f - cel;
 8001532:	69f8      	ldr	r0, [r7, #28]
 8001534:	f7fe ffa2 	bl	800047c <__aeabi_i2d>
 8001538:	4603      	mov	r3, r0
 800153a:	460c      	mov	r4, r1
 800153c:	461a      	mov	r2, r3
 800153e:	4623      	mov	r3, r4
 8001540:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001544:	f7fe fe4c 	bl	80001e0 <__aeabi_dsub>
 8001548:	4603      	mov	r3, r0
 800154a:	460c      	mov	r4, r1
 800154c:	e9c7 3404 	strd	r3, r4, [r7, #16]
	int drobcel = drob * 1000;
 8001550:	f04f 0200 	mov.w	r2, #0
 8001554:	4b16      	ldr	r3, [pc, #88]	; (80015b0 <Write_Float+0x94>)
 8001556:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800155a:	f7fe fff5 	bl	8000548 <__aeabi_dmul>
 800155e:	4603      	mov	r3, r0
 8001560:	460c      	mov	r4, r1
 8001562:	4618      	mov	r0, r3
 8001564:	4621      	mov	r1, r4
 8001566:	f7ff fa89 	bl	8000a7c <__aeabi_d2iz>
 800156a:	4603      	mov	r3, r0
 800156c:	60fb      	str	r3, [r7, #12]
	p = itoa(cel,TransmitData,10);
 800156e:	220a      	movs	r2, #10
 8001570:	4910      	ldr	r1, [pc, #64]	; (80015b4 <Write_Float+0x98>)
 8001572:	69f8      	ldr	r0, [r7, #28]
 8001574:	f000 fd1c 	bl	8001fb0 <itoa>
 8001578:	4602      	mov	r2, r0
 800157a:	4b0f      	ldr	r3, [pc, #60]	; (80015b8 <Write_Float+0x9c>)
 800157c:	601a      	str	r2, [r3, #0]
	Serial_PutString(TransmitData);
 800157e:	480d      	ldr	r0, [pc, #52]	; (80015b4 <Write_Float+0x98>)
 8001580:	f7ff ffb6 	bl	80014f0 <Serial_PutString>
	Serial_PutString(",");
 8001584:	480d      	ldr	r0, [pc, #52]	; (80015bc <Write_Float+0xa0>)
 8001586:	f7ff ffb3 	bl	80014f0 <Serial_PutString>
	p = itoa(drobcel,TransmitData,10);
 800158a:	220a      	movs	r2, #10
 800158c:	4909      	ldr	r1, [pc, #36]	; (80015b4 <Write_Float+0x98>)
 800158e:	68f8      	ldr	r0, [r7, #12]
 8001590:	f000 fd0e 	bl	8001fb0 <itoa>
 8001594:	4602      	mov	r2, r0
 8001596:	4b08      	ldr	r3, [pc, #32]	; (80015b8 <Write_Float+0x9c>)
 8001598:	601a      	str	r2, [r3, #0]
	Serial_PutString(TransmitData);
 800159a:	4806      	ldr	r0, [pc, #24]	; (80015b4 <Write_Float+0x98>)
 800159c:	f7ff ffa8 	bl	80014f0 <Serial_PutString>
	Serial_PutString("%");
 80015a0:	4807      	ldr	r0, [pc, #28]	; (80015c0 <Write_Float+0xa4>)
 80015a2:	f7ff ffa5 	bl	80014f0 <Serial_PutString>

}
 80015a6:	bf00      	nop
 80015a8:	3724      	adds	r7, #36	; 0x24
 80015aa:	46bd      	mov	sp, r7
 80015ac:	bd90      	pop	{r4, r7, pc}
 80015ae:	bf00      	nop
 80015b0:	408f4000 	.word	0x408f4000
 80015b4:	2000026c 	.word	0x2000026c
 80015b8:	20000210 	.word	0x20000210
 80015bc:	08003d88 	.word	0x08003d88
 80015c0:	08003d8c 	.word	0x08003d8c
 80015c4:	00000000 	.word	0x00000000

080015c8 <Obnovlenie>:

void Obnovlenie(void)
{
 80015c8:	b598      	push	{r3, r4, r7, lr}
 80015ca:	af00      	add	r7, sp, #0
	Serial_PutString("\r\nkoordinaty\r\n\0");
 80015cc:	483e      	ldr	r0, [pc, #248]	; (80016c8 <Obnovlenie+0x100>)
 80015ce:	f7ff ff8f 	bl	80014f0 <Serial_PutString>
			Serial_PutString("x = ");
 80015d2:	483e      	ldr	r0, [pc, #248]	; (80016cc <Obnovlenie+0x104>)
 80015d4:	f7ff ff8c 	bl	80014f0 <Serial_PutString>
			p = itoa(him_x-500,TransmitData,10);
 80015d8:	4b3d      	ldr	r3, [pc, #244]	; (80016d0 <Obnovlenie+0x108>)
 80015da:	881b      	ldrh	r3, [r3, #0]
 80015dc:	f5a3 73fa 	sub.w	r3, r3, #500	; 0x1f4
 80015e0:	220a      	movs	r2, #10
 80015e2:	493c      	ldr	r1, [pc, #240]	; (80016d4 <Obnovlenie+0x10c>)
 80015e4:	4618      	mov	r0, r3
 80015e6:	f000 fce3 	bl	8001fb0 <itoa>
 80015ea:	4602      	mov	r2, r0
 80015ec:	4b3a      	ldr	r3, [pc, #232]	; (80016d8 <Obnovlenie+0x110>)
 80015ee:	601a      	str	r2, [r3, #0]
			Serial_PutString(TransmitData);
 80015f0:	4838      	ldr	r0, [pc, #224]	; (80016d4 <Obnovlenie+0x10c>)
 80015f2:	f7ff ff7d 	bl	80014f0 <Serial_PutString>
			Serial_PutString(" (iz 1800)");
 80015f6:	4839      	ldr	r0, [pc, #228]	; (80016dc <Obnovlenie+0x114>)
 80015f8:	f7ff ff7a 	bl	80014f0 <Serial_PutString>
			Serial_PutString(" y = ");
 80015fc:	4838      	ldr	r0, [pc, #224]	; (80016e0 <Obnovlenie+0x118>)
 80015fe:	f7ff ff77 	bl	80014f0 <Serial_PutString>
			p = itoa(him_y-1250,TransmitData,10);
 8001602:	4b38      	ldr	r3, [pc, #224]	; (80016e4 <Obnovlenie+0x11c>)
 8001604:	881b      	ldrh	r3, [r3, #0]
 8001606:	f2a3 43e2 	subw	r3, r3, #1250	; 0x4e2
 800160a:	220a      	movs	r2, #10
 800160c:	4931      	ldr	r1, [pc, #196]	; (80016d4 <Obnovlenie+0x10c>)
 800160e:	4618      	mov	r0, r3
 8001610:	f000 fcce 	bl	8001fb0 <itoa>
 8001614:	4602      	mov	r2, r0
 8001616:	4b30      	ldr	r3, [pc, #192]	; (80016d8 <Obnovlenie+0x110>)
 8001618:	601a      	str	r2, [r3, #0]
			Serial_PutString(TransmitData);
 800161a:	482e      	ldr	r0, [pc, #184]	; (80016d4 <Obnovlenie+0x10c>)
 800161c:	f7ff ff68 	bl	80014f0 <Serial_PutString>
			Serial_PutString(" (iz 700)");
 8001620:	4831      	ldr	r0, [pc, #196]	; (80016e8 <Obnovlenie+0x120>)
 8001622:	f7ff ff65 	bl	80014f0 <Serial_PutString>
			Serial_PutString("\r\nx = ");
 8001626:	4831      	ldr	r0, [pc, #196]	; (80016ec <Obnovlenie+0x124>)
 8001628:	f7ff ff62 	bl	80014f0 <Serial_PutString>
				z = (him_x-500.0)/18.0;
 800162c:	4b28      	ldr	r3, [pc, #160]	; (80016d0 <Obnovlenie+0x108>)
 800162e:	881b      	ldrh	r3, [r3, #0]
 8001630:	4618      	mov	r0, r3
 8001632:	f7fe ff23 	bl	800047c <__aeabi_i2d>
 8001636:	f04f 0200 	mov.w	r2, #0
 800163a:	4b2d      	ldr	r3, [pc, #180]	; (80016f0 <Obnovlenie+0x128>)
 800163c:	f7fe fdd0 	bl	80001e0 <__aeabi_dsub>
 8001640:	4603      	mov	r3, r0
 8001642:	460c      	mov	r4, r1
 8001644:	4618      	mov	r0, r3
 8001646:	4621      	mov	r1, r4
 8001648:	f04f 0200 	mov.w	r2, #0
 800164c:	4b29      	ldr	r3, [pc, #164]	; (80016f4 <Obnovlenie+0x12c>)
 800164e:	f7ff f8a5 	bl	800079c <__aeabi_ddiv>
 8001652:	4603      	mov	r3, r0
 8001654:	460c      	mov	r4, r1
 8001656:	4a28      	ldr	r2, [pc, #160]	; (80016f8 <Obnovlenie+0x130>)
 8001658:	e882 0018 	stmia.w	r2, {r3, r4}
				Write_Float(z);
 800165c:	4b26      	ldr	r3, [pc, #152]	; (80016f8 <Obnovlenie+0x130>)
 800165e:	ed93 7b00 	vldr	d7, [r3]
 8001662:	eeb0 0a47 	vmov.f32	s0, s14
 8001666:	eef0 0a67 	vmov.f32	s1, s15
 800166a:	f7ff ff57 	bl	800151c <Write_Float>
				Serial_PutString(" y = ");
 800166e:	481c      	ldr	r0, [pc, #112]	; (80016e0 <Obnovlenie+0x118>)
 8001670:	f7ff ff3e 	bl	80014f0 <Serial_PutString>
				z = (him_y-1250.0)/7.0;
 8001674:	4b1b      	ldr	r3, [pc, #108]	; (80016e4 <Obnovlenie+0x11c>)
 8001676:	881b      	ldrh	r3, [r3, #0]
 8001678:	4618      	mov	r0, r3
 800167a:	f7fe feff 	bl	800047c <__aeabi_i2d>
 800167e:	a310      	add	r3, pc, #64	; (adr r3, 80016c0 <Obnovlenie+0xf8>)
 8001680:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001684:	f7fe fdac 	bl	80001e0 <__aeabi_dsub>
 8001688:	4603      	mov	r3, r0
 800168a:	460c      	mov	r4, r1
 800168c:	4618      	mov	r0, r3
 800168e:	4621      	mov	r1, r4
 8001690:	f04f 0200 	mov.w	r2, #0
 8001694:	4b19      	ldr	r3, [pc, #100]	; (80016fc <Obnovlenie+0x134>)
 8001696:	f7ff f881 	bl	800079c <__aeabi_ddiv>
 800169a:	4603      	mov	r3, r0
 800169c:	460c      	mov	r4, r1
 800169e:	4a16      	ldr	r2, [pc, #88]	; (80016f8 <Obnovlenie+0x130>)
 80016a0:	e882 0018 	stmia.w	r2, {r3, r4}

				Write_Float(z);
 80016a4:	4b14      	ldr	r3, [pc, #80]	; (80016f8 <Obnovlenie+0x130>)
 80016a6:	ed93 7b00 	vldr	d7, [r3]
 80016aa:	eeb0 0a47 	vmov.f32	s0, s14
 80016ae:	eef0 0a67 	vmov.f32	s1, s15
 80016b2:	f7ff ff33 	bl	800151c <Write_Float>

}
 80016b6:	bf00      	nop
 80016b8:	bd98      	pop	{r3, r4, r7, pc}
 80016ba:	bf00      	nop
 80016bc:	f3af 8000 	nop.w
 80016c0:	00000000 	.word	0x00000000
 80016c4:	40938800 	.word	0x40938800
 80016c8:	08003d90 	.word	0x08003d90
 80016cc:	08003da0 	.word	0x08003da0
 80016d0:	2000023c 	.word	0x2000023c
 80016d4:	2000026c 	.word	0x2000026c
 80016d8:	20000210 	.word	0x20000210
 80016dc:	08003da8 	.word	0x08003da8
 80016e0:	08003db4 	.word	0x08003db4
 80016e4:	200002bc 	.word	0x200002bc
 80016e8:	08003dbc 	.word	0x08003dbc
 80016ec:	08003dc8 	.word	0x08003dc8
 80016f0:	407f4000 	.word	0x407f4000
 80016f4:	40320000 	.word	0x40320000
 80016f8:	20000240 	.word	0x20000240
 80016fc:	401c0000 	.word	0x401c0000

08001700 <UART_init>:


 void UART_init(void)
{
 8001700:	b580      	push	{r7, lr}
 8001702:	af00      	add	r7, sp, #0
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOA, ENABLE);//  
 8001704:	2101      	movs	r1, #1
 8001706:	2001      	movs	r0, #1
 8001708:	f7ff fb80 	bl	8000e0c <RCC_AHB1PeriphClockCmd>

	port.GPIO_Mode = GPIO_Mode_AF;
 800170c:	4b2a      	ldr	r3, [pc, #168]	; (80017b8 <UART_init+0xb8>)
 800170e:	2202      	movs	r2, #2
 8001710:	711a      	strb	r2, [r3, #4]
	port.GPIO_Pin = GPIO_Pin_9;
 8001712:	4b29      	ldr	r3, [pc, #164]	; (80017b8 <UART_init+0xb8>)
 8001714:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001718:	601a      	str	r2, [r3, #0]
	port.GPIO_Speed = GPIO_Speed_50MHz;
 800171a:	4b27      	ldr	r3, [pc, #156]	; (80017b8 <UART_init+0xb8>)
 800171c:	2202      	movs	r2, #2
 800171e:	715a      	strb	r2, [r3, #5]
	port.GPIO_OType = GPIO_OType_PP;
 8001720:	4b25      	ldr	r3, [pc, #148]	; (80017b8 <UART_init+0xb8>)
 8001722:	2200      	movs	r2, #0
 8001724:	719a      	strb	r2, [r3, #6]
	port.GPIO_PuPd = GPIO_PuPd_UP;
 8001726:	4b24      	ldr	r3, [pc, #144]	; (80017b8 <UART_init+0xb8>)
 8001728:	2201      	movs	r2, #1
 800172a:	71da      	strb	r2, [r3, #7]

	GPIO_Init(GPIOA, &port);
 800172c:	4922      	ldr	r1, [pc, #136]	; (80017b8 <UART_init+0xb8>)
 800172e:	4823      	ldr	r0, [pc, #140]	; (80017bc <UART_init+0xbc>)
 8001730:	f7ff f9ec 	bl	8000b0c <GPIO_Init>

	 port.GPIO_Mode = GPIO_Mode_AF;
 8001734:	4b20      	ldr	r3, [pc, #128]	; (80017b8 <UART_init+0xb8>)
 8001736:	2202      	movs	r2, #2
 8001738:	711a      	strb	r2, [r3, #4]
	 port.GPIO_Pin = GPIO_Pin_10;
 800173a:	4b1f      	ldr	r3, [pc, #124]	; (80017b8 <UART_init+0xb8>)
 800173c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001740:	601a      	str	r2, [r3, #0]
	 port.GPIO_Speed = GPIO_Speed_50MHz;
 8001742:	4b1d      	ldr	r3, [pc, #116]	; (80017b8 <UART_init+0xb8>)
 8001744:	2202      	movs	r2, #2
 8001746:	715a      	strb	r2, [r3, #5]
	 port.GPIO_OType = GPIO_OType_PP;
 8001748:	4b1b      	ldr	r3, [pc, #108]	; (80017b8 <UART_init+0xb8>)
 800174a:	2200      	movs	r2, #0
 800174c:	719a      	strb	r2, [r3, #6]
	 port.GPIO_PuPd = GPIO_PuPd_UP;
 800174e:	4b1a      	ldr	r3, [pc, #104]	; (80017b8 <UART_init+0xb8>)
 8001750:	2201      	movs	r2, #1
 8001752:	71da      	strb	r2, [r3, #7]

	 GPIO_Init(GPIOA, &port);
 8001754:	4918      	ldr	r1, [pc, #96]	; (80017b8 <UART_init+0xb8>)
 8001756:	4819      	ldr	r0, [pc, #100]	; (80017bc <UART_init+0xbc>)
 8001758:	f7ff f9d8 	bl	8000b0c <GPIO_Init>

	 //  
	 GPIO_PinAFConfig(GPIOA, GPIO_PinSource9, GPIO_AF_USART1); //PA9 to TX USART1
 800175c:	2207      	movs	r2, #7
 800175e:	2109      	movs	r1, #9
 8001760:	4816      	ldr	r0, [pc, #88]	; (80017bc <UART_init+0xbc>)
 8001762:	f7ff fa61 	bl	8000c28 <GPIO_PinAFConfig>
	 GPIO_PinAFConfig(GPIOA, GPIO_PinSource10, GPIO_AF_USART1); //PA10 to RX USART1
 8001766:	2207      	movs	r2, #7
 8001768:	210a      	movs	r1, #10
 800176a:	4814      	ldr	r0, [pc, #80]	; (80017bc <UART_init+0xbc>)
 800176c:	f7ff fa5c 	bl	8000c28 <GPIO_PinAFConfig>

	// UART
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_USART1, ENABLE);
 8001770:	2101      	movs	r1, #1
 8001772:	2010      	movs	r0, #16
 8001774:	f7ff fb8a 	bl	8000e8c <RCC_APB2PeriphClockCmd>

	//   
	UART_Init.USART_BaudRate = 9600;// 
 8001778:	4b11      	ldr	r3, [pc, #68]	; (80017c0 <UART_init+0xc0>)
 800177a:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 800177e:	601a      	str	r2, [r3, #0]
	UART_Init.USART_WordLength = USART_WordLength_8b; //8  
 8001780:	4b0f      	ldr	r3, [pc, #60]	; (80017c0 <UART_init+0xc0>)
 8001782:	2200      	movs	r2, #0
 8001784:	809a      	strh	r2, [r3, #4]
	UART_Init.USART_StopBits = USART_StopBits_1; //  
 8001786:	4b0e      	ldr	r3, [pc, #56]	; (80017c0 <UART_init+0xc0>)
 8001788:	2200      	movs	r2, #0
 800178a:	80da      	strh	r2, [r3, #6]
	UART_Init.USART_Parity = USART_Parity_No; // - 
 800178c:	4b0c      	ldr	r3, [pc, #48]	; (80017c0 <UART_init+0xc0>)
 800178e:	2200      	movs	r2, #0
 8001790:	811a      	strh	r2, [r3, #8]
	UART_Init.USART_HardwareFlowControl = USART_HardwareFlowControl_None; //   - 
 8001792:	4b0b      	ldr	r3, [pc, #44]	; (80017c0 <UART_init+0xc0>)
 8001794:	2200      	movs	r2, #0
 8001796:	819a      	strh	r2, [r3, #12]
	UART_Init.USART_Mode = USART_Mode_Rx | USART_Mode_Tx;       //    
 8001798:	4b09      	ldr	r3, [pc, #36]	; (80017c0 <UART_init+0xc0>)
 800179a:	220c      	movs	r2, #12
 800179c:	815a      	strh	r2, [r3, #10]

	USART_Init(USART1, &UART_Init);
 800179e:	4908      	ldr	r1, [pc, #32]	; (80017c0 <UART_init+0xc0>)
 80017a0:	4808      	ldr	r0, [pc, #32]	; (80017c4 <UART_init+0xc4>)
 80017a2:	f7ff fc99 	bl	80010d8 <USART_Init>

	NVIC_EnableIRQ(USART1_IRQn);
 80017a6:	2025      	movs	r0, #37	; 0x25
 80017a8:	f7ff fe6e 	bl	8001488 <NVIC_EnableIRQ>

	USART_Cmd(USART1, ENABLE);
 80017ac:	2101      	movs	r1, #1
 80017ae:	4805      	ldr	r0, [pc, #20]	; (80017c4 <UART_init+0xc4>)
 80017b0:	f7ff fd4c 	bl	800124c <USART_Cmd>
}
 80017b4:	bf00      	nop
 80017b6:	bd80      	pop	{r7, pc}
 80017b8:	200002c4 	.word	0x200002c4
 80017bc:	40020000 	.word	0x40020000
 80017c0:	2000022c 	.word	0x2000022c
 80017c4:	40011000 	.word	0x40011000

080017c8 <servo_init>:

void servo_init(void) {
 80017c8:	b580      	push	{r7, lr}
 80017ca:	af00      	add	r7, sp, #0
	// 
	//     

	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOB, ENABLE);
 80017cc:	2101      	movs	r1, #1
 80017ce:	2002      	movs	r0, #2
 80017d0:	f7ff fb1c 	bl	8000e0c <RCC_AHB1PeriphClockCmd>

    GPIO_PinAFConfig(GPIOB, GPIO_PinSource6, GPIO_AF_TIM4); // hanges the mapping of the specified pin.   
 80017d4:	2202      	movs	r2, #2
 80017d6:	2106      	movs	r1, #6
 80017d8:	483d      	ldr	r0, [pc, #244]	; (80018d0 <servo_init+0x108>)
 80017da:	f7ff fa25 	bl	8000c28 <GPIO_PinAFConfig>

    port.GPIO_Pin = GPIO_Pin_6;
 80017de:	4b3d      	ldr	r3, [pc, #244]	; (80018d4 <servo_init+0x10c>)
 80017e0:	2240      	movs	r2, #64	; 0x40
 80017e2:	601a      	str	r2, [r3, #0]
    port.GPIO_Mode = GPIO_Mode_AF;
 80017e4:	4b3b      	ldr	r3, [pc, #236]	; (80018d4 <servo_init+0x10c>)
 80017e6:	2202      	movs	r2, #2
 80017e8:	711a      	strb	r2, [r3, #4]
    port.GPIO_OType   = GPIO_OType_PP;
 80017ea:	4b3a      	ldr	r3, [pc, #232]	; (80018d4 <servo_init+0x10c>)
 80017ec:	2200      	movs	r2, #0
 80017ee:	719a      	strb	r2, [r3, #6]
    port.GPIO_Speed = GPIO_Speed_2MHz;
 80017f0:	4b38      	ldr	r3, [pc, #224]	; (80018d4 <servo_init+0x10c>)
 80017f2:	2200      	movs	r2, #0
 80017f4:	715a      	strb	r2, [r3, #5]
    GPIO_Init(GPIOB, &port);
 80017f6:	4937      	ldr	r1, [pc, #220]	; (80018d4 <servo_init+0x10c>)
 80017f8:	4835      	ldr	r0, [pc, #212]	; (80018d0 <servo_init+0x108>)
 80017fa:	f7ff f987 	bl	8000b0c <GPIO_Init>

    //TIM_TimeBaseStructInit(&timer); // :    PWM 50 

    RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM4, ENABLE);
 80017fe:	2101      	movs	r1, #1
 8001800:	2004      	movs	r0, #4
 8001802:	f7ff fb23 	bl	8000e4c <RCC_APB1PeriphClockCmd>

    timer.TIM_Prescaler = PRESCALER;
 8001806:	4b34      	ldr	r3, [pc, #208]	; (80018d8 <servo_init+0x110>)
 8001808:	220f      	movs	r2, #15
 800180a:	801a      	strh	r2, [r3, #0]
    timer.TIM_Period = 19999 ; //   50
 800180c:	4b32      	ldr	r3, [pc, #200]	; (80018d8 <servo_init+0x110>)
 800180e:	f644 621f 	movw	r2, #19999	; 0x4e1f
 8001812:	605a      	str	r2, [r3, #4]
    timer.TIM_CounterMode = TIM_CounterMode_Up;
 8001814:	4b30      	ldr	r3, [pc, #192]	; (80018d8 <servo_init+0x110>)
 8001816:	2200      	movs	r2, #0
 8001818:	805a      	strh	r2, [r3, #2]
    TIM_TimeBaseInit(TIM4, &timer);
 800181a:	492f      	ldr	r1, [pc, #188]	; (80018d8 <servo_init+0x110>)
 800181c:	482f      	ldr	r0, [pc, #188]	; (80018dc <servo_init+0x114>)
 800181e:	f7ff fb55 	bl	8000ecc <TIM_TimeBaseInit>

    //TIM_OCStructInit(&timerPWM);

    timerPWM.TIM_Pulse = 1800;
 8001822:	4b2f      	ldr	r3, [pc, #188]	; (80018e0 <servo_init+0x118>)
 8001824:	f44f 62e1 	mov.w	r2, #1800	; 0x708
 8001828:	609a      	str	r2, [r3, #8]
    timerPWM.TIM_OCMode = TIM_OCMode_PWM1;
 800182a:	4b2d      	ldr	r3, [pc, #180]	; (80018e0 <servo_init+0x118>)
 800182c:	2260      	movs	r2, #96	; 0x60
 800182e:	801a      	strh	r2, [r3, #0]
    timerPWM.TIM_OutputState = TIM_OutputState_Enable;
 8001830:	4b2b      	ldr	r3, [pc, #172]	; (80018e0 <servo_init+0x118>)
 8001832:	2201      	movs	r2, #1
 8001834:	805a      	strh	r2, [r3, #2]
    timerPWM.TIM_OCPolarity = TIM_OCPolarity_High;
 8001836:	4b2a      	ldr	r3, [pc, #168]	; (80018e0 <servo_init+0x118>)
 8001838:	2200      	movs	r2, #0
 800183a:	819a      	strh	r2, [r3, #12]
    TIM_OC1Init(TIM4, &timerPWM);
 800183c:	4928      	ldr	r1, [pc, #160]	; (80018e0 <servo_init+0x118>)
 800183e:	4827      	ldr	r0, [pc, #156]	; (80018dc <servo_init+0x114>)
 8001840:	f7ff fbd0 	bl	8000fe4 <TIM_OC1Init>


    TIM_Cmd(TIM4, ENABLE);
 8001844:	2101      	movs	r1, #1
 8001846:	4825      	ldr	r0, [pc, #148]	; (80018dc <servo_init+0x114>)
 8001848:	f7ff fbac 	bl	8000fa4 <TIM_Cmd>

    // 


    RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOA, ENABLE);
 800184c:	2101      	movs	r1, #1
 800184e:	2001      	movs	r0, #1
 8001850:	f7ff fadc 	bl	8000e0c <RCC_AHB1PeriphClockCmd>

    GPIO_PinAFConfig(GPIOA, GPIO_PinSource0, GPIO_AF_TIM5); // hanges the mapping of the specified pin.   
 8001854:	2202      	movs	r2, #2
 8001856:	2100      	movs	r1, #0
 8001858:	4822      	ldr	r0, [pc, #136]	; (80018e4 <servo_init+0x11c>)
 800185a:	f7ff f9e5 	bl	8000c28 <GPIO_PinAFConfig>

    port.GPIO_Pin = GPIO_Pin_0;
 800185e:	4b1d      	ldr	r3, [pc, #116]	; (80018d4 <servo_init+0x10c>)
 8001860:	2201      	movs	r2, #1
 8001862:	601a      	str	r2, [r3, #0]
    port.GPIO_Mode = GPIO_Mode_AF;
 8001864:	4b1b      	ldr	r3, [pc, #108]	; (80018d4 <servo_init+0x10c>)
 8001866:	2202      	movs	r2, #2
 8001868:	711a      	strb	r2, [r3, #4]
    port.GPIO_OType   = GPIO_OType_PP;
 800186a:	4b1a      	ldr	r3, [pc, #104]	; (80018d4 <servo_init+0x10c>)
 800186c:	2200      	movs	r2, #0
 800186e:	719a      	strb	r2, [r3, #6]

    port.GPIO_Speed = GPIO_Speed_2MHz;
 8001870:	4b18      	ldr	r3, [pc, #96]	; (80018d4 <servo_init+0x10c>)
 8001872:	2200      	movs	r2, #0
 8001874:	715a      	strb	r2, [r3, #5]
    GPIO_Init(GPIOA, &port);
 8001876:	4917      	ldr	r1, [pc, #92]	; (80018d4 <servo_init+0x10c>)
 8001878:	481a      	ldr	r0, [pc, #104]	; (80018e4 <servo_init+0x11c>)
 800187a:	f7ff f947 	bl	8000b0c <GPIO_Init>

        //TIM_TimeBaseStructInit(&timer); // :    PWM 50 

    RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM5, ENABLE);
 800187e:	2101      	movs	r1, #1
 8001880:	2008      	movs	r0, #8
 8001882:	f7ff fae3 	bl	8000e4c <RCC_APB1PeriphClockCmd>

    timer.TIM_Prescaler = PRESCALER;
 8001886:	4b14      	ldr	r3, [pc, #80]	; (80018d8 <servo_init+0x110>)
 8001888:	220f      	movs	r2, #15
 800188a:	801a      	strh	r2, [r3, #0]
    timer.TIM_Period = 19999 ; //   50
 800188c:	4b12      	ldr	r3, [pc, #72]	; (80018d8 <servo_init+0x110>)
 800188e:	f644 621f 	movw	r2, #19999	; 0x4e1f
 8001892:	605a      	str	r2, [r3, #4]
    timer.TIM_CounterMode = TIM_CounterMode_Up;
 8001894:	4b10      	ldr	r3, [pc, #64]	; (80018d8 <servo_init+0x110>)
 8001896:	2200      	movs	r2, #0
 8001898:	805a      	strh	r2, [r3, #2]
    TIM_TimeBaseInit(TIM5, &timer);
 800189a:	490f      	ldr	r1, [pc, #60]	; (80018d8 <servo_init+0x110>)
 800189c:	4812      	ldr	r0, [pc, #72]	; (80018e8 <servo_init+0x120>)
 800189e:	f7ff fb15 	bl	8000ecc <TIM_TimeBaseInit>

        //TIM_OCStructInit(&timerPWM);

    timerPWM.TIM_Pulse = 1630;
 80018a2:	4b0f      	ldr	r3, [pc, #60]	; (80018e0 <servo_init+0x118>)
 80018a4:	f240 625e 	movw	r2, #1630	; 0x65e
 80018a8:	609a      	str	r2, [r3, #8]
    timerPWM.TIM_OCMode = TIM_OCMode_PWM1;
 80018aa:	4b0d      	ldr	r3, [pc, #52]	; (80018e0 <servo_init+0x118>)
 80018ac:	2260      	movs	r2, #96	; 0x60
 80018ae:	801a      	strh	r2, [r3, #0]
    timerPWM.TIM_OutputState = TIM_OutputState_Enable;
 80018b0:	4b0b      	ldr	r3, [pc, #44]	; (80018e0 <servo_init+0x118>)
 80018b2:	2201      	movs	r2, #1
 80018b4:	805a      	strh	r2, [r3, #2]
    timerPWM.TIM_OCPolarity = TIM_OCPolarity_High;
 80018b6:	4b0a      	ldr	r3, [pc, #40]	; (80018e0 <servo_init+0x118>)
 80018b8:	2200      	movs	r2, #0
 80018ba:	819a      	strh	r2, [r3, #12]

    TIM_OC1Init(TIM5, &timerPWM);
 80018bc:	4908      	ldr	r1, [pc, #32]	; (80018e0 <servo_init+0x118>)
 80018be:	480a      	ldr	r0, [pc, #40]	; (80018e8 <servo_init+0x120>)
 80018c0:	f7ff fb90 	bl	8000fe4 <TIM_OC1Init>


    TIM_Cmd(TIM5, ENABLE);
 80018c4:	2101      	movs	r1, #1
 80018c6:	4808      	ldr	r0, [pc, #32]	; (80018e8 <servo_init+0x120>)
 80018c8:	f7ff fb6c 	bl	8000fa4 <TIM_Cmd>

}
 80018cc:	bf00      	nop
 80018ce:	bd80      	pop	{r7, pc}
 80018d0:	40020400 	.word	0x40020400
 80018d4:	200002c4 	.word	0x200002c4
 80018d8:	20000220 	.word	0x20000220
 80018dc:	40000800 	.word	0x40000800
 80018e0:	20000258 	.word	0x20000258
 80018e4:	40020000 	.word	0x40020000
 80018e8:	40000c00 	.word	0x40000c00

080018ec <main>:

int main(void)
{
 80018ec:	b580      	push	{r7, lr}
 80018ee:	af00      	add	r7, sp, #0
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i");
 80018f0:	b662      	cpsie	i
	__enable_irq();

	UART_init();
 80018f2:	f7ff ff05 	bl	8001700 <UART_init>

	servo_init();
 80018f6:	f7ff ff67 	bl	80017c8 <servo_init>

	him_x = 1800;
 80018fa:	4b0a      	ldr	r3, [pc, #40]	; (8001924 <main+0x38>)
 80018fc:	f44f 62e1 	mov.w	r2, #1800	; 0x708
 8001900:	801a      	strh	r2, [r3, #0]
	him_y = 1630;
 8001902:	4b09      	ldr	r3, [pc, #36]	; (8001928 <main+0x3c>)
 8001904:	f240 625e 	movw	r2, #1630	; 0x65e
 8001908:	801a      	strh	r2, [r3, #0]

	//     
		USART_ITConfig(USART1, USART_IT_TC, ENABLE);
 800190a:	2201      	movs	r2, #1
 800190c:	f240 6126 	movw	r1, #1574	; 0x626
 8001910:	4806      	ldr	r0, [pc, #24]	; (800192c <main+0x40>)
 8001912:	f7ff fcdd 	bl	80012d0 <USART_ITConfig>

		USART_ITConfig(USART1, USART_IT_RXNE, ENABLE);
 8001916:	2201      	movs	r2, #1
 8001918:	f240 5125 	movw	r1, #1317	; 0x525
 800191c:	4803      	ldr	r0, [pc, #12]	; (800192c <main+0x40>)
 800191e:	f7ff fcd7 	bl	80012d0 <USART_ITConfig>

	    while(1)
 8001922:	e7fe      	b.n	8001922 <main+0x36>
 8001924:	2000023c 	.word	0x2000023c
 8001928:	200002bc 	.word	0x200002bc
 800192c:	40011000 	.word	0x40011000

08001930 <USART1_IRQHandler>:
	    }
}


void USART1_IRQHandler()
{
 8001930:	b598      	push	{r3, r4, r7, lr}
 8001932:	af00      	add	r7, sp, #0
// ,        
if (USART_GetITStatus(USART1, USART_IT_RXNE) != RESET)
 8001934:	f240 5125 	movw	r1, #1317	; 0x525
 8001938:	48ae      	ldr	r0, [pc, #696]	; (8001bf4 <USART1_IRQHandler+0x2c4>)
 800193a:	f7ff fd2d 	bl	8001398 <USART_GetITStatus>
 800193e:	4603      	mov	r3, r0
 8001940:	2b00      	cmp	r3, #0
 8001942:	d013      	beq.n	800196c <USART1_IRQHandler+0x3c>
{
	rxdata = USART_ReceiveData(USART1);
 8001944:	48ab      	ldr	r0, [pc, #684]	; (8001bf4 <USART1_IRQHandler+0x2c4>)
 8001946:	f7ff fcb3 	bl	80012b0 <USART_ReceiveData>
 800194a:	4603      	mov	r3, r0
 800194c:	b2da      	uxtb	r2, r3
 800194e:	4baa      	ldr	r3, [pc, #680]	; (8001bf8 <USART1_IRQHandler+0x2c8>)
 8001950:	701a      	strb	r2, [r3, #0]
	receivedData[receivedDataCounter] = rxdata;
 8001952:	4baa      	ldr	r3, [pc, #680]	; (8001bfc <USART1_IRQHandler+0x2cc>)
 8001954:	781b      	ldrb	r3, [r3, #0]
 8001956:	461a      	mov	r2, r3
 8001958:	4ba7      	ldr	r3, [pc, #668]	; (8001bf8 <USART1_IRQHandler+0x2c8>)
 800195a:	7819      	ldrb	r1, [r3, #0]
 800195c:	4ba8      	ldr	r3, [pc, #672]	; (8001c00 <USART1_IRQHandler+0x2d0>)
 800195e:	5499      	strb	r1, [r3, r2]
	receivedDataCounter++;
 8001960:	4ba6      	ldr	r3, [pc, #664]	; (8001bfc <USART1_IRQHandler+0x2cc>)
 8001962:	781b      	ldrb	r3, [r3, #0]
 8001964:	3301      	adds	r3, #1
 8001966:	b2da      	uxtb	r2, r3
 8001968:	4ba4      	ldr	r3, [pc, #656]	; (8001bfc <USART1_IRQHandler+0x2cc>)
 800196a:	701a      	strb	r2, [r3, #0]
}

//   1
if (rxdata == 'w'){
 800196c:	4ba2      	ldr	r3, [pc, #648]	; (8001bf8 <USART1_IRQHandler+0x2c8>)
 800196e:	781b      	ldrb	r3, [r3, #0]
 8001970:	2b77      	cmp	r3, #119	; 0x77
 8001972:	d11e      	bne.n	80019b2 <USART1_IRQHandler+0x82>
USART_ClearITPendingBit(USART1, USART_IT_RXNE);
 8001974:	f240 5125 	movw	r1, #1317	; 0x525
 8001978:	489e      	ldr	r0, [pc, #632]	; (8001bf4 <USART1_IRQHandler+0x2c4>)
 800197a:	f7ff fd68 	bl	800144e <USART_ClearITPendingBit>
receivedDataCounter = 0;
 800197e:	4b9f      	ldr	r3, [pc, #636]	; (8001bfc <USART1_IRQHandler+0x2cc>)
 8001980:	2200      	movs	r2, #0
 8001982:	701a      	strb	r2, [r3, #0]
him_x++;
 8001984:	4b9f      	ldr	r3, [pc, #636]	; (8001c04 <USART1_IRQHandler+0x2d4>)
 8001986:	881b      	ldrh	r3, [r3, #0]
 8001988:	3301      	adds	r3, #1
 800198a:	b29a      	uxth	r2, r3
 800198c:	4b9d      	ldr	r3, [pc, #628]	; (8001c04 <USART1_IRQHandler+0x2d4>)
 800198e:	801a      	strh	r2, [r3, #0]
TIM4->CCR1 = him_x;
 8001990:	4b9d      	ldr	r3, [pc, #628]	; (8001c08 <USART1_IRQHandler+0x2d8>)
 8001992:	4a9c      	ldr	r2, [pc, #624]	; (8001c04 <USART1_IRQHandler+0x2d4>)
 8001994:	8812      	ldrh	r2, [r2, #0]
 8001996:	635a      	str	r2, [r3, #52]	; 0x34

		Obnovlenie();
 8001998:	f7ff fe16 	bl	80015c8 <Obnovlenie>

		USART_ClearITPendingBit(USART1, USART_IT_TC);
 800199c:	f240 6126 	movw	r1, #1574	; 0x626
 80019a0:	4894      	ldr	r0, [pc, #592]	; (8001bf4 <USART1_IRQHandler+0x2c4>)
 80019a2:	f7ff fd54 	bl	800144e <USART_ClearITPendingBit>

		USART_ITConfig(USART1, USART_IT_TC, DISABLE);
 80019a6:	2200      	movs	r2, #0
 80019a8:	f240 6126 	movw	r1, #1574	; 0x626
 80019ac:	4891      	ldr	r0, [pc, #580]	; (8001bf4 <USART1_IRQHandler+0x2c4>)
 80019ae:	f7ff fc8f 	bl	80012d0 <USART_ITConfig>
}

//  1
if (rxdata == 's'){
 80019b2:	4b91      	ldr	r3, [pc, #580]	; (8001bf8 <USART1_IRQHandler+0x2c8>)
 80019b4:	781b      	ldrb	r3, [r3, #0]
 80019b6:	2b73      	cmp	r3, #115	; 0x73
 80019b8:	d11e      	bne.n	80019f8 <USART1_IRQHandler+0xc8>
USART_ClearITPendingBit(USART1, USART_IT_RXNE);
 80019ba:	f240 5125 	movw	r1, #1317	; 0x525
 80019be:	488d      	ldr	r0, [pc, #564]	; (8001bf4 <USART1_IRQHandler+0x2c4>)
 80019c0:	f7ff fd45 	bl	800144e <USART_ClearITPendingBit>
receivedDataCounter = 0;
 80019c4:	4b8d      	ldr	r3, [pc, #564]	; (8001bfc <USART1_IRQHandler+0x2cc>)
 80019c6:	2200      	movs	r2, #0
 80019c8:	701a      	strb	r2, [r3, #0]
him_x--;
 80019ca:	4b8e      	ldr	r3, [pc, #568]	; (8001c04 <USART1_IRQHandler+0x2d4>)
 80019cc:	881b      	ldrh	r3, [r3, #0]
 80019ce:	3b01      	subs	r3, #1
 80019d0:	b29a      	uxth	r2, r3
 80019d2:	4b8c      	ldr	r3, [pc, #560]	; (8001c04 <USART1_IRQHandler+0x2d4>)
 80019d4:	801a      	strh	r2, [r3, #0]
TIM4->CCR1 = him_x;
 80019d6:	4b8c      	ldr	r3, [pc, #560]	; (8001c08 <USART1_IRQHandler+0x2d8>)
 80019d8:	4a8a      	ldr	r2, [pc, #552]	; (8001c04 <USART1_IRQHandler+0x2d4>)
 80019da:	8812      	ldrh	r2, [r2, #0]
 80019dc:	635a      	str	r2, [r3, #52]	; 0x34

		Obnovlenie();
 80019de:	f7ff fdf3 	bl	80015c8 <Obnovlenie>

		USART_ClearITPendingBit(USART1, USART_IT_TC);
 80019e2:	f240 6126 	movw	r1, #1574	; 0x626
 80019e6:	4883      	ldr	r0, [pc, #524]	; (8001bf4 <USART1_IRQHandler+0x2c4>)
 80019e8:	f7ff fd31 	bl	800144e <USART_ClearITPendingBit>

		USART_ITConfig(USART1, USART_IT_TC, DISABLE);
 80019ec:	2200      	movs	r2, #0
 80019ee:	f240 6126 	movw	r1, #1574	; 0x626
 80019f2:	4880      	ldr	r0, [pc, #512]	; (8001bf4 <USART1_IRQHandler+0x2c4>)
 80019f4:	f7ff fc6c 	bl	80012d0 <USART_ITConfig>
}

//  1
if (rxdata == 'q'){
 80019f8:	4b7f      	ldr	r3, [pc, #508]	; (8001bf8 <USART1_IRQHandler+0x2c8>)
 80019fa:	781b      	ldrb	r3, [r3, #0]
 80019fc:	2b71      	cmp	r3, #113	; 0x71
 80019fe:	d11e      	bne.n	8001a3e <USART1_IRQHandler+0x10e>
USART_ClearITPendingBit(USART1, USART_IT_RXNE);
 8001a00:	f240 5125 	movw	r1, #1317	; 0x525
 8001a04:	487b      	ldr	r0, [pc, #492]	; (8001bf4 <USART1_IRQHandler+0x2c4>)
 8001a06:	f7ff fd22 	bl	800144e <USART_ClearITPendingBit>
receivedDataCounter = 0;
 8001a0a:	4b7c      	ldr	r3, [pc, #496]	; (8001bfc <USART1_IRQHandler+0x2cc>)
 8001a0c:	2200      	movs	r2, #0
 8001a0e:	701a      	strb	r2, [r3, #0]
him_y++;
 8001a10:	4b7e      	ldr	r3, [pc, #504]	; (8001c0c <USART1_IRQHandler+0x2dc>)
 8001a12:	881b      	ldrh	r3, [r3, #0]
 8001a14:	3301      	adds	r3, #1
 8001a16:	b29a      	uxth	r2, r3
 8001a18:	4b7c      	ldr	r3, [pc, #496]	; (8001c0c <USART1_IRQHandler+0x2dc>)
 8001a1a:	801a      	strh	r2, [r3, #0]
TIM5->CCR1 = him_y;
 8001a1c:	4b7c      	ldr	r3, [pc, #496]	; (8001c10 <USART1_IRQHandler+0x2e0>)
 8001a1e:	4a7b      	ldr	r2, [pc, #492]	; (8001c0c <USART1_IRQHandler+0x2dc>)
 8001a20:	8812      	ldrh	r2, [r2, #0]
 8001a22:	635a      	str	r2, [r3, #52]	; 0x34

		Obnovlenie();
 8001a24:	f7ff fdd0 	bl	80015c8 <Obnovlenie>

		USART_ClearITPendingBit(USART1, USART_IT_TC);
 8001a28:	f240 6126 	movw	r1, #1574	; 0x626
 8001a2c:	4871      	ldr	r0, [pc, #452]	; (8001bf4 <USART1_IRQHandler+0x2c4>)
 8001a2e:	f7ff fd0e 	bl	800144e <USART_ClearITPendingBit>

		USART_ITConfig(USART1, USART_IT_TC, DISABLE);
 8001a32:	2200      	movs	r2, #0
 8001a34:	f240 6126 	movw	r1, #1574	; 0x626
 8001a38:	486e      	ldr	r0, [pc, #440]	; (8001bf4 <USART1_IRQHandler+0x2c4>)
 8001a3a:	f7ff fc49 	bl	80012d0 <USART_ITConfig>
}

//  1
if (rxdata == 'a'){
 8001a3e:	4b6e      	ldr	r3, [pc, #440]	; (8001bf8 <USART1_IRQHandler+0x2c8>)
 8001a40:	781b      	ldrb	r3, [r3, #0]
 8001a42:	2b61      	cmp	r3, #97	; 0x61
 8001a44:	d11e      	bne.n	8001a84 <USART1_IRQHandler+0x154>
USART_ClearITPendingBit(USART1, USART_IT_RXNE);
 8001a46:	f240 5125 	movw	r1, #1317	; 0x525
 8001a4a:	486a      	ldr	r0, [pc, #424]	; (8001bf4 <USART1_IRQHandler+0x2c4>)
 8001a4c:	f7ff fcff 	bl	800144e <USART_ClearITPendingBit>
receivedDataCounter = 0;
 8001a50:	4b6a      	ldr	r3, [pc, #424]	; (8001bfc <USART1_IRQHandler+0x2cc>)
 8001a52:	2200      	movs	r2, #0
 8001a54:	701a      	strb	r2, [r3, #0]
him_y--;
 8001a56:	4b6d      	ldr	r3, [pc, #436]	; (8001c0c <USART1_IRQHandler+0x2dc>)
 8001a58:	881b      	ldrh	r3, [r3, #0]
 8001a5a:	3b01      	subs	r3, #1
 8001a5c:	b29a      	uxth	r2, r3
 8001a5e:	4b6b      	ldr	r3, [pc, #428]	; (8001c0c <USART1_IRQHandler+0x2dc>)
 8001a60:	801a      	strh	r2, [r3, #0]
TIM5->CCR1 = him_y;
 8001a62:	4b6b      	ldr	r3, [pc, #428]	; (8001c10 <USART1_IRQHandler+0x2e0>)
 8001a64:	4a69      	ldr	r2, [pc, #420]	; (8001c0c <USART1_IRQHandler+0x2dc>)
 8001a66:	8812      	ldrh	r2, [r2, #0]
 8001a68:	635a      	str	r2, [r3, #52]	; 0x34

		Obnovlenie();
 8001a6a:	f7ff fdad 	bl	80015c8 <Obnovlenie>

		USART_ClearITPendingBit(USART1, USART_IT_TC);
 8001a6e:	f240 6126 	movw	r1, #1574	; 0x626
 8001a72:	4860      	ldr	r0, [pc, #384]	; (8001bf4 <USART1_IRQHandler+0x2c4>)
 8001a74:	f7ff fceb 	bl	800144e <USART_ClearITPendingBit>

		USART_ITConfig(USART1, USART_IT_TC, DISABLE);
 8001a78:	2200      	movs	r2, #0
 8001a7a:	f240 6126 	movw	r1, #1574	; 0x626
 8001a7e:	485d      	ldr	r0, [pc, #372]	; (8001bf4 <USART1_IRQHandler+0x2c4>)
 8001a80:	f7ff fc26 	bl	80012d0 <USART_ITConfig>
}



if (rxdata == 'x'){
 8001a84:	4b5c      	ldr	r3, [pc, #368]	; (8001bf8 <USART1_IRQHandler+0x2c8>)
 8001a86:	781b      	ldrb	r3, [r3, #0]
 8001a88:	2b78      	cmp	r3, #120	; 0x78
 8001a8a:	d127      	bne.n	8001adc <USART1_IRQHandler+0x1ac>
USART_ClearITPendingBit(USART1, USART_IT_RXNE);
 8001a8c:	f240 5125 	movw	r1, #1317	; 0x525
 8001a90:	4858      	ldr	r0, [pc, #352]	; (8001bf4 <USART1_IRQHandler+0x2c4>)
 8001a92:	f7ff fcdc 	bl	800144e <USART_ClearITPendingBit>
receivedDataCounter = 0;
 8001a96:	4b59      	ldr	r3, [pc, #356]	; (8001bfc <USART1_IRQHandler+0x2cc>)
 8001a98:	2200      	movs	r2, #0
 8001a9a:	701a      	strb	r2, [r3, #0]
a = receivedData;
 8001a9c:	4b5d      	ldr	r3, [pc, #372]	; (8001c14 <USART1_IRQHandler+0x2e4>)
 8001a9e:	4a58      	ldr	r2, [pc, #352]	; (8001c00 <USART1_IRQHandler+0x2d0>)
 8001aa0:	601a      	str	r2, [r3, #0]
him_x = atoi (a)+500;
 8001aa2:	4b5c      	ldr	r3, [pc, #368]	; (8001c14 <USART1_IRQHandler+0x2e4>)
 8001aa4:	681b      	ldr	r3, [r3, #0]
 8001aa6:	4618      	mov	r0, r3
 8001aa8:	f000 fa41 	bl	8001f2e <atoi>
 8001aac:	4603      	mov	r3, r0
 8001aae:	b29b      	uxth	r3, r3
 8001ab0:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 8001ab4:	b29a      	uxth	r2, r3
 8001ab6:	4b53      	ldr	r3, [pc, #332]	; (8001c04 <USART1_IRQHandler+0x2d4>)
 8001ab8:	801a      	strh	r2, [r3, #0]
TIM4->CCR1 = him_x;
 8001aba:	4b53      	ldr	r3, [pc, #332]	; (8001c08 <USART1_IRQHandler+0x2d8>)
 8001abc:	4a51      	ldr	r2, [pc, #324]	; (8001c04 <USART1_IRQHandler+0x2d4>)
 8001abe:	8812      	ldrh	r2, [r2, #0]
 8001ac0:	635a      	str	r2, [r3, #52]	; 0x34

		Obnovlenie();
 8001ac2:	f7ff fd81 	bl	80015c8 <Obnovlenie>

		USART_ClearITPendingBit(USART1, USART_IT_TC);
 8001ac6:	f240 6126 	movw	r1, #1574	; 0x626
 8001aca:	484a      	ldr	r0, [pc, #296]	; (8001bf4 <USART1_IRQHandler+0x2c4>)
 8001acc:	f7ff fcbf 	bl	800144e <USART_ClearITPendingBit>

		USART_ITConfig(USART1, USART_IT_TC, DISABLE);//}*/
 8001ad0:	2200      	movs	r2, #0
 8001ad2:	f240 6126 	movw	r1, #1574	; 0x626
 8001ad6:	4847      	ldr	r0, [pc, #284]	; (8001bf4 <USART1_IRQHandler+0x2c4>)
 8001ad8:	f7ff fbfa 	bl	80012d0 <USART_ITConfig>

}


if (rxdata == 'y'){
 8001adc:	4b46      	ldr	r3, [pc, #280]	; (8001bf8 <USART1_IRQHandler+0x2c8>)
 8001ade:	781b      	ldrb	r3, [r3, #0]
 8001ae0:	2b79      	cmp	r3, #121	; 0x79
 8001ae2:	d127      	bne.n	8001b34 <USART1_IRQHandler+0x204>
USART_ClearITPendingBit(USART1, USART_IT_RXNE);
 8001ae4:	f240 5125 	movw	r1, #1317	; 0x525
 8001ae8:	4842      	ldr	r0, [pc, #264]	; (8001bf4 <USART1_IRQHandler+0x2c4>)
 8001aea:	f7ff fcb0 	bl	800144e <USART_ClearITPendingBit>
receivedDataCounter = 0;
 8001aee:	4b43      	ldr	r3, [pc, #268]	; (8001bfc <USART1_IRQHandler+0x2cc>)
 8001af0:	2200      	movs	r2, #0
 8001af2:	701a      	strb	r2, [r3, #0]
a = receivedData;
 8001af4:	4b47      	ldr	r3, [pc, #284]	; (8001c14 <USART1_IRQHandler+0x2e4>)
 8001af6:	4a42      	ldr	r2, [pc, #264]	; (8001c00 <USART1_IRQHandler+0x2d0>)
 8001af8:	601a      	str	r2, [r3, #0]
him_y = atoi (a)+1250;
 8001afa:	4b46      	ldr	r3, [pc, #280]	; (8001c14 <USART1_IRQHandler+0x2e4>)
 8001afc:	681b      	ldr	r3, [r3, #0]
 8001afe:	4618      	mov	r0, r3
 8001b00:	f000 fa15 	bl	8001f2e <atoi>
 8001b04:	4603      	mov	r3, r0
 8001b06:	b29b      	uxth	r3, r3
 8001b08:	f203 43e2 	addw	r3, r3, #1250	; 0x4e2
 8001b0c:	b29a      	uxth	r2, r3
 8001b0e:	4b3f      	ldr	r3, [pc, #252]	; (8001c0c <USART1_IRQHandler+0x2dc>)
 8001b10:	801a      	strh	r2, [r3, #0]
TIM5->CCR1 = him_y;
 8001b12:	4b3f      	ldr	r3, [pc, #252]	; (8001c10 <USART1_IRQHandler+0x2e0>)
 8001b14:	4a3d      	ldr	r2, [pc, #244]	; (8001c0c <USART1_IRQHandler+0x2dc>)
 8001b16:	8812      	ldrh	r2, [r2, #0]
 8001b18:	635a      	str	r2, [r3, #52]	; 0x34

		Obnovlenie();
 8001b1a:	f7ff fd55 	bl	80015c8 <Obnovlenie>

		USART_ClearITPendingBit(USART1, USART_IT_TC);
 8001b1e:	f240 6126 	movw	r1, #1574	; 0x626
 8001b22:	4834      	ldr	r0, [pc, #208]	; (8001bf4 <USART1_IRQHandler+0x2c4>)
 8001b24:	f7ff fc93 	bl	800144e <USART_ClearITPendingBit>

		USART_ITConfig(USART1, USART_IT_TC, DISABLE);
 8001b28:	2200      	movs	r2, #0
 8001b2a:	f240 6126 	movw	r1, #1574	; 0x626
 8001b2e:	4831      	ldr	r0, [pc, #196]	; (8001bf4 <USART1_IRQHandler+0x2c4>)
 8001b30:	f7ff fbce 	bl	80012d0 <USART_ITConfig>
}

if (rxdata == 'p'){
 8001b34:	4b30      	ldr	r3, [pc, #192]	; (8001bf8 <USART1_IRQHandler+0x2c8>)
 8001b36:	781b      	ldrb	r3, [r3, #0]
 8001b38:	2b70      	cmp	r3, #112	; 0x70
 8001b3a:	d13f      	bne.n	8001bbc <USART1_IRQHandler+0x28c>
USART_ClearITPendingBit(USART1, USART_IT_RXNE);
 8001b3c:	f240 5125 	movw	r1, #1317	; 0x525
 8001b40:	482c      	ldr	r0, [pc, #176]	; (8001bf4 <USART1_IRQHandler+0x2c4>)
 8001b42:	f7ff fc84 	bl	800144e <USART_ClearITPendingBit>
receivedDataCounter = 0;
 8001b46:	4b2d      	ldr	r3, [pc, #180]	; (8001bfc <USART1_IRQHandler+0x2cc>)
 8001b48:	2200      	movs	r2, #0
 8001b4a:	701a      	strb	r2, [r3, #0]
a = receivedData;
 8001b4c:	4b31      	ldr	r3, [pc, #196]	; (8001c14 <USART1_IRQHandler+0x2e4>)
 8001b4e:	4a2c      	ldr	r2, [pc, #176]	; (8001c00 <USART1_IRQHandler+0x2d0>)
 8001b50:	601a      	str	r2, [r3, #0]
per = (18*atof (a))+500;
 8001b52:	4b30      	ldr	r3, [pc, #192]	; (8001c14 <USART1_IRQHandler+0x2e4>)
 8001b54:	681b      	ldr	r3, [r3, #0]
 8001b56:	4618      	mov	r0, r3
 8001b58:	f000 f9e6 	bl	8001f28 <atof>
 8001b5c:	ec51 0b10 	vmov	r0, r1, d0
 8001b60:	f04f 0200 	mov.w	r2, #0
 8001b64:	4b2c      	ldr	r3, [pc, #176]	; (8001c18 <USART1_IRQHandler+0x2e8>)
 8001b66:	f7fe fcef 	bl	8000548 <__aeabi_dmul>
 8001b6a:	4603      	mov	r3, r0
 8001b6c:	460c      	mov	r4, r1
 8001b6e:	4618      	mov	r0, r3
 8001b70:	4621      	mov	r1, r4
 8001b72:	f04f 0200 	mov.w	r2, #0
 8001b76:	4b29      	ldr	r3, [pc, #164]	; (8001c1c <USART1_IRQHandler+0x2ec>)
 8001b78:	f7fe fb34 	bl	80001e4 <__adddf3>
 8001b7c:	4603      	mov	r3, r0
 8001b7e:	460c      	mov	r4, r1
 8001b80:	4a27      	ldr	r2, [pc, #156]	; (8001c20 <USART1_IRQHandler+0x2f0>)
 8001b82:	e882 0018 	stmia.w	r2, {r3, r4}
him_x = per;
 8001b86:	4b26      	ldr	r3, [pc, #152]	; (8001c20 <USART1_IRQHandler+0x2f0>)
 8001b88:	cb18      	ldmia	r3, {r3, r4}
 8001b8a:	4618      	mov	r0, r3
 8001b8c:	4621      	mov	r1, r4
 8001b8e:	f7fe ff9d 	bl	8000acc <__aeabi_d2uiz>
 8001b92:	4603      	mov	r3, r0
 8001b94:	b29a      	uxth	r2, r3
 8001b96:	4b1b      	ldr	r3, [pc, #108]	; (8001c04 <USART1_IRQHandler+0x2d4>)
 8001b98:	801a      	strh	r2, [r3, #0]
TIM4->CCR1 = him_x;
 8001b9a:	4b1b      	ldr	r3, [pc, #108]	; (8001c08 <USART1_IRQHandler+0x2d8>)
 8001b9c:	4a19      	ldr	r2, [pc, #100]	; (8001c04 <USART1_IRQHandler+0x2d4>)
 8001b9e:	8812      	ldrh	r2, [r2, #0]
 8001ba0:	635a      	str	r2, [r3, #52]	; 0x34

		Obnovlenie();
 8001ba2:	f7ff fd11 	bl	80015c8 <Obnovlenie>

		USART_ClearITPendingBit(USART1, USART_IT_TC);
 8001ba6:	f240 6126 	movw	r1, #1574	; 0x626
 8001baa:	4812      	ldr	r0, [pc, #72]	; (8001bf4 <USART1_IRQHandler+0x2c4>)
 8001bac:	f7ff fc4f 	bl	800144e <USART_ClearITPendingBit>

		USART_ITConfig(USART1, USART_IT_TC, DISABLE);
 8001bb0:	2200      	movs	r2, #0
 8001bb2:	f240 6126 	movw	r1, #1574	; 0x626
 8001bb6:	480f      	ldr	r0, [pc, #60]	; (8001bf4 <USART1_IRQHandler+0x2c4>)
 8001bb8:	f7ff fb8a 	bl	80012d0 <USART_ITConfig>
}

if (rxdata == 'l'){
 8001bbc:	4b0e      	ldr	r3, [pc, #56]	; (8001bf8 <USART1_IRQHandler+0x2c8>)
 8001bbe:	781b      	ldrb	r3, [r3, #0]
 8001bc0:	2b6c      	cmp	r3, #108	; 0x6c
 8001bc2:	d15a      	bne.n	8001c7a <USART1_IRQHandler+0x34a>
USART_ClearITPendingBit(USART1, USART_IT_RXNE);
 8001bc4:	f240 5125 	movw	r1, #1317	; 0x525
 8001bc8:	480a      	ldr	r0, [pc, #40]	; (8001bf4 <USART1_IRQHandler+0x2c4>)
 8001bca:	f7ff fc40 	bl	800144e <USART_ClearITPendingBit>
receivedDataCounter = 0;
 8001bce:	4b0b      	ldr	r3, [pc, #44]	; (8001bfc <USART1_IRQHandler+0x2cc>)
 8001bd0:	2200      	movs	r2, #0
 8001bd2:	701a      	strb	r2, [r3, #0]
a = receivedData;
 8001bd4:	4b0f      	ldr	r3, [pc, #60]	; (8001c14 <USART1_IRQHandler+0x2e4>)
 8001bd6:	4a0a      	ldr	r2, [pc, #40]	; (8001c00 <USART1_IRQHandler+0x2d0>)
 8001bd8:	601a      	str	r2, [r3, #0]
per = (7*atof (a))+1250;
 8001bda:	4b0e      	ldr	r3, [pc, #56]	; (8001c14 <USART1_IRQHandler+0x2e4>)
 8001bdc:	681b      	ldr	r3, [r3, #0]
 8001bde:	4618      	mov	r0, r3
 8001be0:	f000 f9a2 	bl	8001f28 <atof>
 8001be4:	ec51 0b10 	vmov	r0, r1, d0
 8001be8:	f04f 0200 	mov.w	r2, #0
 8001bec:	4b0d      	ldr	r3, [pc, #52]	; (8001c24 <USART1_IRQHandler+0x2f4>)
 8001bee:	f7fe fcab 	bl	8000548 <__aeabi_dmul>
 8001bf2:	e019      	b.n	8001c28 <USART1_IRQHandler+0x2f8>
 8001bf4:	40011000 	.word	0x40011000
 8001bf8:	20000248 	.word	0x20000248
 8001bfc:	200001fc 	.word	0x200001fc
 8001c00:	2000024c 	.word	0x2000024c
 8001c04:	2000023c 	.word	0x2000023c
 8001c08:	40000800 	.word	0x40000800
 8001c0c:	200002bc 	.word	0x200002bc
 8001c10:	40000c00 	.word	0x40000c00
 8001c14:	200002c0 	.word	0x200002c0
 8001c18:	40320000 	.word	0x40320000
 8001c1c:	407f4000 	.word	0x407f4000
 8001c20:	20000218 	.word	0x20000218
 8001c24:	401c0000 	.word	0x401c0000
 8001c28:	4603      	mov	r3, r0
 8001c2a:	460c      	mov	r4, r1
 8001c2c:	4618      	mov	r0, r3
 8001c2e:	4621      	mov	r1, r4
 8001c30:	a336      	add	r3, pc, #216	; (adr r3, 8001d0c <USART1_IRQHandler+0x3dc>)
 8001c32:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001c36:	f7fe fad5 	bl	80001e4 <__adddf3>
 8001c3a:	4603      	mov	r3, r0
 8001c3c:	460c      	mov	r4, r1
 8001c3e:	4a2c      	ldr	r2, [pc, #176]	; (8001cf0 <USART1_IRQHandler+0x3c0>)
 8001c40:	e882 0018 	stmia.w	r2, {r3, r4}
him_y = per;
 8001c44:	4b2a      	ldr	r3, [pc, #168]	; (8001cf0 <USART1_IRQHandler+0x3c0>)
 8001c46:	cb18      	ldmia	r3, {r3, r4}
 8001c48:	4618      	mov	r0, r3
 8001c4a:	4621      	mov	r1, r4
 8001c4c:	f7fe ff3e 	bl	8000acc <__aeabi_d2uiz>
 8001c50:	4603      	mov	r3, r0
 8001c52:	b29a      	uxth	r2, r3
 8001c54:	4b27      	ldr	r3, [pc, #156]	; (8001cf4 <USART1_IRQHandler+0x3c4>)
 8001c56:	801a      	strh	r2, [r3, #0]
TIM5->CCR1 = him_y;
 8001c58:	4b27      	ldr	r3, [pc, #156]	; (8001cf8 <USART1_IRQHandler+0x3c8>)
 8001c5a:	4a26      	ldr	r2, [pc, #152]	; (8001cf4 <USART1_IRQHandler+0x3c4>)
 8001c5c:	8812      	ldrh	r2, [r2, #0]
 8001c5e:	635a      	str	r2, [r3, #52]	; 0x34

		Obnovlenie();
 8001c60:	f7ff fcb2 	bl	80015c8 <Obnovlenie>

		USART_ClearITPendingBit(USART1, USART_IT_TC);
 8001c64:	f240 6126 	movw	r1, #1574	; 0x626
 8001c68:	4824      	ldr	r0, [pc, #144]	; (8001cfc <USART1_IRQHandler+0x3cc>)
 8001c6a:	f7ff fbf0 	bl	800144e <USART_ClearITPendingBit>

		USART_ITConfig(USART1, USART_IT_TC, DISABLE);
 8001c6e:	2200      	movs	r2, #0
 8001c70:	f240 6126 	movw	r1, #1574	; 0x626
 8001c74:	4821      	ldr	r0, [pc, #132]	; (8001cfc <USART1_IRQHandler+0x3cc>)
 8001c76:	f7ff fb2b 	bl	80012d0 <USART_ITConfig>
}

if (rxdata == 'c'){
 8001c7a:	4b21      	ldr	r3, [pc, #132]	; (8001d00 <USART1_IRQHandler+0x3d0>)
 8001c7c:	781b      	ldrb	r3, [r3, #0]
 8001c7e:	2b63      	cmp	r3, #99	; 0x63
 8001c80:	d11c      	bne.n	8001cbc <USART1_IRQHandler+0x38c>
	him_x = 1800;
 8001c82:	4b20      	ldr	r3, [pc, #128]	; (8001d04 <USART1_IRQHandler+0x3d4>)
 8001c84:	f44f 62e1 	mov.w	r2, #1800	; 0x708
 8001c88:	801a      	strh	r2, [r3, #0]
		him_y = 1630;
 8001c8a:	4b1a      	ldr	r3, [pc, #104]	; (8001cf4 <USART1_IRQHandler+0x3c4>)
 8001c8c:	f240 625e 	movw	r2, #1630	; 0x65e
 8001c90:	801a      	strh	r2, [r3, #0]
		TIM4->CCR1 = him_x;
 8001c92:	4b1d      	ldr	r3, [pc, #116]	; (8001d08 <USART1_IRQHandler+0x3d8>)
 8001c94:	4a1b      	ldr	r2, [pc, #108]	; (8001d04 <USART1_IRQHandler+0x3d4>)
 8001c96:	8812      	ldrh	r2, [r2, #0]
 8001c98:	635a      	str	r2, [r3, #52]	; 0x34
		TIM5->CCR1 = him_y;
 8001c9a:	4b17      	ldr	r3, [pc, #92]	; (8001cf8 <USART1_IRQHandler+0x3c8>)
 8001c9c:	4a15      	ldr	r2, [pc, #84]	; (8001cf4 <USART1_IRQHandler+0x3c4>)
 8001c9e:	8812      	ldrh	r2, [r2, #0]
 8001ca0:	635a      	str	r2, [r3, #52]	; 0x34



		Obnovlenie();
 8001ca2:	f7ff fc91 	bl	80015c8 <Obnovlenie>

		USART_ClearITPendingBit(USART1, USART_IT_TC);
 8001ca6:	f240 6126 	movw	r1, #1574	; 0x626
 8001caa:	4814      	ldr	r0, [pc, #80]	; (8001cfc <USART1_IRQHandler+0x3cc>)
 8001cac:	f7ff fbcf 	bl	800144e <USART_ClearITPendingBit>

		USART_ITConfig(USART1, USART_IT_TC, DISABLE);
 8001cb0:	2200      	movs	r2, #0
 8001cb2:	f240 6126 	movw	r1, #1574	; 0x626
 8001cb6:	4811      	ldr	r0, [pc, #68]	; (8001cfc <USART1_IRQHandler+0x3cc>)
 8001cb8:	f7ff fb0a 	bl	80012d0 <USART_ITConfig>
}

if (USART_GetITStatus(USART1, USART_IT_TC) != RESET)
 8001cbc:	f240 6126 	movw	r1, #1574	; 0x626
 8001cc0:	480e      	ldr	r0, [pc, #56]	; (8001cfc <USART1_IRQHandler+0x3cc>)
 8001cc2:	f7ff fb69 	bl	8001398 <USART_GetITStatus>
 8001cc6:	4603      	mov	r3, r0
 8001cc8:	2b00      	cmp	r3, #0
 8001cca:	d00c      	beq.n	8001ce6 <USART1_IRQHandler+0x3b6>
    {



		Obnovlenie();
 8001ccc:	f7ff fc7c 	bl	80015c8 <Obnovlenie>

		USART_ClearITPendingBit(USART1, USART_IT_TC);
 8001cd0:	f240 6126 	movw	r1, #1574	; 0x626
 8001cd4:	4809      	ldr	r0, [pc, #36]	; (8001cfc <USART1_IRQHandler+0x3cc>)
 8001cd6:	f7ff fbba 	bl	800144e <USART_ClearITPendingBit>

		USART_ITConfig(USART1, USART_IT_TC, DISABLE);
 8001cda:	2200      	movs	r2, #0
 8001cdc:	f240 6126 	movw	r1, #1574	; 0x626
 8001ce0:	4806      	ldr	r0, [pc, #24]	; (8001cfc <USART1_IRQHandler+0x3cc>)
 8001ce2:	f7ff faf5 	bl	80012d0 <USART_ITConfig>
    }

}
 8001ce6:	bf00      	nop
 8001ce8:	bd98      	pop	{r3, r4, r7, pc}
 8001cea:	bf00      	nop
 8001cec:	f3af 8000 	nop.w
 8001cf0:	20000218 	.word	0x20000218
 8001cf4:	200002bc 	.word	0x200002bc
 8001cf8:	40000c00 	.word	0x40000c00
 8001cfc:	40011000 	.word	0x40011000
 8001d00:	20000248 	.word	0x20000248
 8001d04:	2000023c 	.word	0x2000023c
 8001d08:	40000800 	.word	0x40000800
 8001d0c:	00000000 	.word	0x00000000
 8001d10:	40938800 	.word	0x40938800

08001d14 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8001d14:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001d4c <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8001d18:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8001d1a:	e003      	b.n	8001d24 <LoopCopyDataInit>

08001d1c <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8001d1c:	4b0c      	ldr	r3, [pc, #48]	; (8001d50 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8001d1e:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8001d20:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8001d22:	3104      	adds	r1, #4

08001d24 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8001d24:	480b      	ldr	r0, [pc, #44]	; (8001d54 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8001d26:	4b0c      	ldr	r3, [pc, #48]	; (8001d58 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8001d28:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8001d2a:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8001d2c:	d3f6      	bcc.n	8001d1c <CopyDataInit>
  ldr  r2, =_sbss
 8001d2e:	4a0b      	ldr	r2, [pc, #44]	; (8001d5c <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8001d30:	e002      	b.n	8001d38 <LoopFillZerobss>

08001d32 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8001d32:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8001d34:	f842 3b04 	str.w	r3, [r2], #4

08001d38 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8001d38:	4b09      	ldr	r3, [pc, #36]	; (8001d60 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8001d3a:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8001d3c:	d3f9      	bcc.n	8001d32 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8001d3e:	f000 f841 	bl	8001dc4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001d42:	f000 f8f9 	bl	8001f38 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001d46:	f7ff fdd1 	bl	80018ec <main>
  bx  lr    
 8001d4a:	4770      	bx	lr
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8001d4c:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8001d50:	08004068 	.word	0x08004068
  ldr  r0, =_sdata
 8001d54:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8001d58:	200001e0 	.word	0x200001e0
  ldr  r2, =_sbss
 8001d5c:	200001e0 	.word	0x200001e0
  ldr  r3, = _ebss
 8001d60:	200002d0 	.word	0x200002d0

08001d64 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001d64:	e7fe      	b.n	8001d64 <ADC_IRQHandler>

08001d66 <NMI_Handler>:
  * @brief   This function handles NMI exception.
  * @param  None
  * @retval None
  */
void NMI_Handler(void)
{
 8001d66:	b480      	push	{r7}
 8001d68:	af00      	add	r7, sp, #0
}
 8001d6a:	bf00      	nop
 8001d6c:	46bd      	mov	sp, r7
 8001d6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d72:	4770      	bx	lr

08001d74 <HardFault_Handler>:
  * @brief  This function handles Hard Fault exception.
  * @param  None
  * @retval None
  */
void HardFault_Handler(void)
{
 8001d74:	b480      	push	{r7}
 8001d76:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Hard Fault exception occurs */
  while (1)
 8001d78:	e7fe      	b.n	8001d78 <HardFault_Handler+0x4>

08001d7a <MemManage_Handler>:
  * @brief  This function handles Memory Manage exception.
  * @param  None
  * @retval None
  */
void MemManage_Handler(void)
{
 8001d7a:	b480      	push	{r7}
 8001d7c:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Memory Manage exception occurs */
  while (1)
 8001d7e:	e7fe      	b.n	8001d7e <MemManage_Handler+0x4>

08001d80 <BusFault_Handler>:
  * @brief  This function handles Bus Fault exception.
  * @param  None
  * @retval None
  */
void BusFault_Handler(void)
{
 8001d80:	b480      	push	{r7}
 8001d82:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Bus Fault exception occurs */
  while (1)
 8001d84:	e7fe      	b.n	8001d84 <BusFault_Handler+0x4>

08001d86 <UsageFault_Handler>:
  * @brief  This function handles Usage Fault exception.
  * @param  None
  * @retval None
  */
void UsageFault_Handler(void)
{
 8001d86:	b480      	push	{r7}
 8001d88:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Usage Fault exception occurs */
  while (1)
 8001d8a:	e7fe      	b.n	8001d8a <UsageFault_Handler+0x4>

08001d8c <SVC_Handler>:
  * @brief  This function handles SVCall exception.
  * @param  None
  * @retval None
  */
void SVC_Handler(void)
{
 8001d8c:	b480      	push	{r7}
 8001d8e:	af00      	add	r7, sp, #0
}
 8001d90:	bf00      	nop
 8001d92:	46bd      	mov	sp, r7
 8001d94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d98:	4770      	bx	lr

08001d9a <DebugMon_Handler>:
  * @brief  This function handles Debug Monitor exception.
  * @param  None
  * @retval None
  */
void DebugMon_Handler(void)
{
 8001d9a:	b480      	push	{r7}
 8001d9c:	af00      	add	r7, sp, #0
}
 8001d9e:	bf00      	nop
 8001da0:	46bd      	mov	sp, r7
 8001da2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001da6:	4770      	bx	lr

08001da8 <PendSV_Handler>:
  * @brief  This function handles PendSVC exception.
  * @param  None
  * @retval None
  */
void PendSV_Handler(void)
{
 8001da8:	b480      	push	{r7}
 8001daa:	af00      	add	r7, sp, #0
}
 8001dac:	bf00      	nop
 8001dae:	46bd      	mov	sp, r7
 8001db0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001db4:	4770      	bx	lr

08001db6 <SysTick_Handler>:
  * @brief  This function handles SysTick Handler.
  * @param  None
  * @retval None
  */
void SysTick_Handler(void)
{
 8001db6:	b480      	push	{r7}
 8001db8:	af00      	add	r7, sp, #0
/*  TimingDelay_Decrement(); */
}
 8001dba:	bf00      	nop
 8001dbc:	46bd      	mov	sp, r7
 8001dbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dc2:	4770      	bx	lr

08001dc4 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001dc4:	b580      	push	{r7, lr}
 8001dc6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
	SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001dc8:	4a16      	ldr	r2, [pc, #88]	; (8001e24 <SystemInit+0x60>)
 8001dca:	4b16      	ldr	r3, [pc, #88]	; (8001e24 <SystemInit+0x60>)
 8001dcc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001dd0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001dd4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8001dd8:	4a13      	ldr	r2, [pc, #76]	; (8001e28 <SystemInit+0x64>)
 8001dda:	4b13      	ldr	r3, [pc, #76]	; (8001e28 <SystemInit+0x64>)
 8001ddc:	681b      	ldr	r3, [r3, #0]
 8001dde:	f043 0301 	orr.w	r3, r3, #1
 8001de2:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8001de4:	4b10      	ldr	r3, [pc, #64]	; (8001e28 <SystemInit+0x64>)
 8001de6:	2200      	movs	r2, #0
 8001de8:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8001dea:	4a0f      	ldr	r2, [pc, #60]	; (8001e28 <SystemInit+0x64>)
 8001dec:	4b0e      	ldr	r3, [pc, #56]	; (8001e28 <SystemInit+0x64>)
 8001dee:	681b      	ldr	r3, [r3, #0]
 8001df0:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8001df4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001df8:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8001dfa:	4b0b      	ldr	r3, [pc, #44]	; (8001e28 <SystemInit+0x64>)
 8001dfc:	4a0b      	ldr	r2, [pc, #44]	; (8001e2c <SystemInit+0x68>)
 8001dfe:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8001e00:	4a09      	ldr	r2, [pc, #36]	; (8001e28 <SystemInit+0x64>)
 8001e02:	4b09      	ldr	r3, [pc, #36]	; (8001e28 <SystemInit+0x64>)
 8001e04:	681b      	ldr	r3, [r3, #0]
 8001e06:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001e0a:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8001e0c:	4b06      	ldr	r3, [pc, #24]	; (8001e28 <SystemInit+0x64>)
 8001e0e:	2200      	movs	r2, #0
 8001e10:	60da      	str	r2, [r3, #12]
  SystemInit_ExtMemCtl(); 
#endif /* DATA_IN_ExtSRAM */
         
  /* Configure the System clock source, PLL Multiplier and Divider factors, 
     AHB/APBx prescalers and Flash settings ----------------------------------*/
  SetSysClock();
 8001e12:	f000 f80d 	bl	8001e30 <SetSysClock>

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001e16:	4b03      	ldr	r3, [pc, #12]	; (8001e24 <SystemInit+0x60>)
 8001e18:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001e1c:	609a      	str	r2, [r3, #8]
#endif
}
 8001e1e:	bf00      	nop
 8001e20:	bd80      	pop	{r7, pc}
 8001e22:	bf00      	nop
 8001e24:	e000ed00 	.word	0xe000ed00
 8001e28:	40023800 	.word	0x40023800
 8001e2c:	24003010 	.word	0x24003010

08001e30 <SetSysClock>:
  *         is reset to the default reset state (done in SystemInit() function).   
  * @param  None
  * @retval None
  */
static void SetSysClock(void)
{
 8001e30:	b480      	push	{r7}
 8001e32:	b083      	sub	sp, #12
 8001e34:	af00      	add	r7, sp, #0
/******************************************************************************/
/*            PLL (clocked by HSE) used as System clock source                */
/******************************************************************************/
  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 8001e36:	2300      	movs	r3, #0
 8001e38:	607b      	str	r3, [r7, #4]
 8001e3a:	2300      	movs	r3, #0
 8001e3c:	603b      	str	r3, [r7, #0]
  
  /* Enable HSE */
  RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 8001e3e:	4a36      	ldr	r2, [pc, #216]	; (8001f18 <SetSysClock+0xe8>)
 8001e40:	4b35      	ldr	r3, [pc, #212]	; (8001f18 <SetSysClock+0xe8>)
 8001e42:	681b      	ldr	r3, [r3, #0]
 8001e44:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001e48:	6013      	str	r3, [r2, #0]
 
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC->CR & RCC_CR_HSERDY;
 8001e4a:	4b33      	ldr	r3, [pc, #204]	; (8001f18 <SetSysClock+0xe8>)
 8001e4c:	681b      	ldr	r3, [r3, #0]
 8001e4e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001e52:	603b      	str	r3, [r7, #0]
    StartUpCounter++;
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	3301      	adds	r3, #1
 8001e58:	607b      	str	r3, [r7, #4]
  } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 8001e5a:	683b      	ldr	r3, [r7, #0]
 8001e5c:	2b00      	cmp	r3, #0
 8001e5e:	d103      	bne.n	8001e68 <SetSysClock+0x38>
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 8001e66:	d1f0      	bne.n	8001e4a <SetSysClock+0x1a>

  if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 8001e68:	4b2b      	ldr	r3, [pc, #172]	; (8001f18 <SetSysClock+0xe8>)
 8001e6a:	681b      	ldr	r3, [r3, #0]
 8001e6c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001e70:	2b00      	cmp	r3, #0
 8001e72:	d002      	beq.n	8001e7a <SetSysClock+0x4a>
  {
    HSEStatus = (uint32_t)0x01;
 8001e74:	2301      	movs	r3, #1
 8001e76:	603b      	str	r3, [r7, #0]
 8001e78:	e001      	b.n	8001e7e <SetSysClock+0x4e>
  }
  else
  {
    HSEStatus = (uint32_t)0x00;
 8001e7a:	2300      	movs	r3, #0
 8001e7c:	603b      	str	r3, [r7, #0]
  }

  if (HSEStatus == (uint32_t)0x01)
 8001e7e:	683b      	ldr	r3, [r7, #0]
 8001e80:	2b01      	cmp	r3, #1
 8001e82:	d142      	bne.n	8001f0a <SetSysClock+0xda>
  {
    /* Enable high performance mode, System frequency up to 168 MHz */
    RCC->APB1ENR |= RCC_APB1ENR_PWREN;
 8001e84:	4a24      	ldr	r2, [pc, #144]	; (8001f18 <SetSysClock+0xe8>)
 8001e86:	4b24      	ldr	r3, [pc, #144]	; (8001f18 <SetSysClock+0xe8>)
 8001e88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e8a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001e8e:	6413      	str	r3, [r2, #64]	; 0x40
    PWR->CR |= PWR_CR_PMODE;  
 8001e90:	4a22      	ldr	r2, [pc, #136]	; (8001f1c <SetSysClock+0xec>)
 8001e92:	4b22      	ldr	r3, [pc, #136]	; (8001f1c <SetSysClock+0xec>)
 8001e94:	681b      	ldr	r3, [r3, #0]
 8001e96:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001e9a:	6013      	str	r3, [r2, #0]

    /* HCLK = SYSCLK / 1*/
    RCC->CFGR |= RCC_CFGR_HPRE_DIV1;
 8001e9c:	4a1e      	ldr	r2, [pc, #120]	; (8001f18 <SetSysClock+0xe8>)
 8001e9e:	4b1e      	ldr	r3, [pc, #120]	; (8001f18 <SetSysClock+0xe8>)
 8001ea0:	689b      	ldr	r3, [r3, #8]
 8001ea2:	6093      	str	r3, [r2, #8]
      
    /* PCLK2 = HCLK / 2*/
    RCC->CFGR |= RCC_CFGR_PPRE2_DIV2;
 8001ea4:	4a1c      	ldr	r2, [pc, #112]	; (8001f18 <SetSysClock+0xe8>)
 8001ea6:	4b1c      	ldr	r3, [pc, #112]	; (8001f18 <SetSysClock+0xe8>)
 8001ea8:	689b      	ldr	r3, [r3, #8]
 8001eaa:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001eae:	6093      	str	r3, [r2, #8]
    
    /* PCLK1 = HCLK / 4*/
    RCC->CFGR |= RCC_CFGR_PPRE1_DIV4;
 8001eb0:	4a19      	ldr	r2, [pc, #100]	; (8001f18 <SetSysClock+0xe8>)
 8001eb2:	4b19      	ldr	r3, [pc, #100]	; (8001f18 <SetSysClock+0xe8>)
 8001eb4:	689b      	ldr	r3, [r3, #8]
 8001eb6:	f443 53a0 	orr.w	r3, r3, #5120	; 0x1400
 8001eba:	6093      	str	r3, [r2, #8]

    /* Configure the main PLL */
    RCC->PLLCFGR = PLL_M | (PLL_N << 6) | (((PLL_P >> 1) -1) << 16) |
 8001ebc:	4b16      	ldr	r3, [pc, #88]	; (8001f18 <SetSysClock+0xe8>)
 8001ebe:	4a18      	ldr	r2, [pc, #96]	; (8001f20 <SetSysClock+0xf0>)
 8001ec0:	605a      	str	r2, [r3, #4]
                   (RCC_PLLCFGR_PLLSRC_HSE) | (PLL_Q << 24);

    /* Enable the main PLL */
    RCC->CR |= RCC_CR_PLLON;
 8001ec2:	4a15      	ldr	r2, [pc, #84]	; (8001f18 <SetSysClock+0xe8>)
 8001ec4:	4b14      	ldr	r3, [pc, #80]	; (8001f18 <SetSysClock+0xe8>)
 8001ec6:	681b      	ldr	r3, [r3, #0]
 8001ec8:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001ecc:	6013      	str	r3, [r2, #0]

    /* Wait till the main PLL is ready */
    while((RCC->CR & RCC_CR_PLLRDY) == 0)
 8001ece:	bf00      	nop
 8001ed0:	4b11      	ldr	r3, [pc, #68]	; (8001f18 <SetSysClock+0xe8>)
 8001ed2:	681b      	ldr	r3, [r3, #0]
 8001ed4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001ed8:	2b00      	cmp	r3, #0
 8001eda:	d0f9      	beq.n	8001ed0 <SetSysClock+0xa0>
    {
    }
   
    /* Configure Flash prefetch, Instruction cache, Data cache and wait state */
    FLASH->ACR = FLASH_ACR_ICEN |FLASH_ACR_DCEN |FLASH_ACR_LATENCY_5WS;
 8001edc:	4b11      	ldr	r3, [pc, #68]	; (8001f24 <SetSysClock+0xf4>)
 8001ede:	f240 6205 	movw	r2, #1541	; 0x605
 8001ee2:	601a      	str	r2, [r3, #0]

    /* Select the main PLL as system clock source */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 8001ee4:	4a0c      	ldr	r2, [pc, #48]	; (8001f18 <SetSysClock+0xe8>)
 8001ee6:	4b0c      	ldr	r3, [pc, #48]	; (8001f18 <SetSysClock+0xe8>)
 8001ee8:	689b      	ldr	r3, [r3, #8]
 8001eea:	f023 0303 	bic.w	r3, r3, #3
 8001eee:	6093      	str	r3, [r2, #8]
    RCC->CFGR |= RCC_CFGR_SW_PLL;
 8001ef0:	4a09      	ldr	r2, [pc, #36]	; (8001f18 <SetSysClock+0xe8>)
 8001ef2:	4b09      	ldr	r3, [pc, #36]	; (8001f18 <SetSysClock+0xe8>)
 8001ef4:	689b      	ldr	r3, [r3, #8]
 8001ef6:	f043 0302 	orr.w	r3, r3, #2
 8001efa:	6093      	str	r3, [r2, #8]

    /* Wait till the main PLL is used as system clock source */
    while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS ) != RCC_CFGR_SWS_PLL);
 8001efc:	bf00      	nop
 8001efe:	4b06      	ldr	r3, [pc, #24]	; (8001f18 <SetSysClock+0xe8>)
 8001f00:	689b      	ldr	r3, [r3, #8]
 8001f02:	f003 030c 	and.w	r3, r3, #12
 8001f06:	2b08      	cmp	r3, #8
 8001f08:	d1f9      	bne.n	8001efe <SetSysClock+0xce>
  else
  { /* If HSE fails to start-up, the application will have wrong clock
         configuration. User can add here some code to deal with this error */
  }

}
 8001f0a:	bf00      	nop
 8001f0c:	370c      	adds	r7, #12
 8001f0e:	46bd      	mov	sp, r7
 8001f10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f14:	4770      	bx	lr
 8001f16:	bf00      	nop
 8001f18:	40023800 	.word	0x40023800
 8001f1c:	40007000 	.word	0x40007000
 8001f20:	07405408 	.word	0x07405408
 8001f24:	40023c00 	.word	0x40023c00

08001f28 <atof>:
 8001f28:	2100      	movs	r1, #0
 8001f2a:	f000 be4d 	b.w	8002bc8 <strtod>

08001f2e <atoi>:
 8001f2e:	220a      	movs	r2, #10
 8001f30:	2100      	movs	r1, #0
 8001f32:	f000 bedd 	b.w	8002cf0 <strtol>
	...

08001f38 <__libc_init_array>:
 8001f38:	b570      	push	{r4, r5, r6, lr}
 8001f3a:	4e0d      	ldr	r6, [pc, #52]	; (8001f70 <__libc_init_array+0x38>)
 8001f3c:	4c0d      	ldr	r4, [pc, #52]	; (8001f74 <__libc_init_array+0x3c>)
 8001f3e:	1ba4      	subs	r4, r4, r6
 8001f40:	10a4      	asrs	r4, r4, #2
 8001f42:	2500      	movs	r5, #0
 8001f44:	42a5      	cmp	r5, r4
 8001f46:	d109      	bne.n	8001f5c <__libc_init_array+0x24>
 8001f48:	4e0b      	ldr	r6, [pc, #44]	; (8001f78 <__libc_init_array+0x40>)
 8001f4a:	4c0c      	ldr	r4, [pc, #48]	; (8001f7c <__libc_init_array+0x44>)
 8001f4c:	f001 ff0e 	bl	8003d6c <_init>
 8001f50:	1ba4      	subs	r4, r4, r6
 8001f52:	10a4      	asrs	r4, r4, #2
 8001f54:	2500      	movs	r5, #0
 8001f56:	42a5      	cmp	r5, r4
 8001f58:	d105      	bne.n	8001f66 <__libc_init_array+0x2e>
 8001f5a:	bd70      	pop	{r4, r5, r6, pc}
 8001f5c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8001f60:	4798      	blx	r3
 8001f62:	3501      	adds	r5, #1
 8001f64:	e7ee      	b.n	8001f44 <__libc_init_array+0xc>
 8001f66:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8001f6a:	4798      	blx	r3
 8001f6c:	3501      	adds	r5, #1
 8001f6e:	e7f2      	b.n	8001f56 <__libc_init_array+0x1e>
 8001f70:	08004060 	.word	0x08004060
 8001f74:	08004060 	.word	0x08004060
 8001f78:	08004060 	.word	0x08004060
 8001f7c:	08004064 	.word	0x08004064

08001f80 <__itoa>:
 8001f80:	1e93      	subs	r3, r2, #2
 8001f82:	2b22      	cmp	r3, #34	; 0x22
 8001f84:	b510      	push	{r4, lr}
 8001f86:	460c      	mov	r4, r1
 8001f88:	d904      	bls.n	8001f94 <__itoa+0x14>
 8001f8a:	2300      	movs	r3, #0
 8001f8c:	700b      	strb	r3, [r1, #0]
 8001f8e:	461c      	mov	r4, r3
 8001f90:	4620      	mov	r0, r4
 8001f92:	bd10      	pop	{r4, pc}
 8001f94:	2a0a      	cmp	r2, #10
 8001f96:	d109      	bne.n	8001fac <__itoa+0x2c>
 8001f98:	2800      	cmp	r0, #0
 8001f9a:	da07      	bge.n	8001fac <__itoa+0x2c>
 8001f9c:	232d      	movs	r3, #45	; 0x2d
 8001f9e:	700b      	strb	r3, [r1, #0]
 8001fa0:	4240      	negs	r0, r0
 8001fa2:	2101      	movs	r1, #1
 8001fa4:	4421      	add	r1, r4
 8001fa6:	f000 feb9 	bl	8002d1c <__utoa>
 8001faa:	e7f1      	b.n	8001f90 <__itoa+0x10>
 8001fac:	2100      	movs	r1, #0
 8001fae:	e7f9      	b.n	8001fa4 <__itoa+0x24>

08001fb0 <itoa>:
 8001fb0:	f7ff bfe6 	b.w	8001f80 <__itoa>

08001fb4 <sulp>:
 8001fb4:	b570      	push	{r4, r5, r6, lr}
 8001fb6:	4604      	mov	r4, r0
 8001fb8:	460d      	mov	r5, r1
 8001fba:	ec45 4b10 	vmov	d0, r4, r5
 8001fbe:	4616      	mov	r6, r2
 8001fc0:	f001 fcec 	bl	800399c <__ulp>
 8001fc4:	ec51 0b10 	vmov	r0, r1, d0
 8001fc8:	b17e      	cbz	r6, 8001fea <sulp+0x36>
 8001fca:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8001fce:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8001fd2:	2b00      	cmp	r3, #0
 8001fd4:	dd09      	ble.n	8001fea <sulp+0x36>
 8001fd6:	051b      	lsls	r3, r3, #20
 8001fd8:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8001fdc:	2400      	movs	r4, #0
 8001fde:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 8001fe2:	4622      	mov	r2, r4
 8001fe4:	462b      	mov	r3, r5
 8001fe6:	f7fe faaf 	bl	8000548 <__aeabi_dmul>
 8001fea:	bd70      	pop	{r4, r5, r6, pc}
 8001fec:	0000      	movs	r0, r0
	...

08001ff0 <_strtod_l>:
 8001ff0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001ff4:	b09f      	sub	sp, #124	; 0x7c
 8001ff6:	4698      	mov	r8, r3
 8001ff8:	9004      	str	r0, [sp, #16]
 8001ffa:	2300      	movs	r3, #0
 8001ffc:	4640      	mov	r0, r8
 8001ffe:	460c      	mov	r4, r1
 8002000:	9215      	str	r2, [sp, #84]	; 0x54
 8002002:	931a      	str	r3, [sp, #104]	; 0x68
 8002004:	f001 f9ea 	bl	80033dc <__localeconv_l>
 8002008:	4607      	mov	r7, r0
 800200a:	6800      	ldr	r0, [r0, #0]
 800200c:	f7fe f8dc 	bl	80001c8 <strlen>
 8002010:	f04f 0a00 	mov.w	sl, #0
 8002014:	4605      	mov	r5, r0
 8002016:	f04f 0b00 	mov.w	fp, #0
 800201a:	9419      	str	r4, [sp, #100]	; 0x64
 800201c:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800201e:	781a      	ldrb	r2, [r3, #0]
 8002020:	2a0d      	cmp	r2, #13
 8002022:	d833      	bhi.n	800208c <_strtod_l+0x9c>
 8002024:	2a09      	cmp	r2, #9
 8002026:	d237      	bcs.n	8002098 <_strtod_l+0xa8>
 8002028:	2a00      	cmp	r2, #0
 800202a:	d03f      	beq.n	80020ac <_strtod_l+0xbc>
 800202c:	2300      	movs	r3, #0
 800202e:	9309      	str	r3, [sp, #36]	; 0x24
 8002030:	9e19      	ldr	r6, [sp, #100]	; 0x64
 8002032:	7833      	ldrb	r3, [r6, #0]
 8002034:	2b30      	cmp	r3, #48	; 0x30
 8002036:	f040 8103 	bne.w	8002240 <_strtod_l+0x250>
 800203a:	7873      	ldrb	r3, [r6, #1]
 800203c:	2b58      	cmp	r3, #88	; 0x58
 800203e:	d001      	beq.n	8002044 <_strtod_l+0x54>
 8002040:	2b78      	cmp	r3, #120	; 0x78
 8002042:	d16b      	bne.n	800211c <_strtod_l+0x12c>
 8002044:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002046:	9301      	str	r3, [sp, #4]
 8002048:	ab1a      	add	r3, sp, #104	; 0x68
 800204a:	9300      	str	r3, [sp, #0]
 800204c:	f8cd 8008 	str.w	r8, [sp, #8]
 8002050:	ab1b      	add	r3, sp, #108	; 0x6c
 8002052:	4aad      	ldr	r2, [pc, #692]	; (8002308 <_strtod_l+0x318>)
 8002054:	9804      	ldr	r0, [sp, #16]
 8002056:	a919      	add	r1, sp, #100	; 0x64
 8002058:	f000 feea 	bl	8002e30 <__gethex>
 800205c:	f010 0407 	ands.w	r4, r0, #7
 8002060:	4605      	mov	r5, r0
 8002062:	d005      	beq.n	8002070 <_strtod_l+0x80>
 8002064:	2c06      	cmp	r4, #6
 8002066:	d12b      	bne.n	80020c0 <_strtod_l+0xd0>
 8002068:	3601      	adds	r6, #1
 800206a:	2300      	movs	r3, #0
 800206c:	9619      	str	r6, [sp, #100]	; 0x64
 800206e:	9309      	str	r3, [sp, #36]	; 0x24
 8002070:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8002072:	2b00      	cmp	r3, #0
 8002074:	f040 8590 	bne.w	8002b98 <_strtod_l+0xba8>
 8002078:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800207a:	b1e3      	cbz	r3, 80020b6 <_strtod_l+0xc6>
 800207c:	4652      	mov	r2, sl
 800207e:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8002082:	ec43 2b10 	vmov	d0, r2, r3
 8002086:	b01f      	add	sp, #124	; 0x7c
 8002088:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800208c:	2a2b      	cmp	r2, #43	; 0x2b
 800208e:	d006      	beq.n	800209e <_strtod_l+0xae>
 8002090:	2a2d      	cmp	r2, #45	; 0x2d
 8002092:	d013      	beq.n	80020bc <_strtod_l+0xcc>
 8002094:	2a20      	cmp	r2, #32
 8002096:	d1c9      	bne.n	800202c <_strtod_l+0x3c>
 8002098:	3301      	adds	r3, #1
 800209a:	9319      	str	r3, [sp, #100]	; 0x64
 800209c:	e7be      	b.n	800201c <_strtod_l+0x2c>
 800209e:	2200      	movs	r2, #0
 80020a0:	9209      	str	r2, [sp, #36]	; 0x24
 80020a2:	1c5a      	adds	r2, r3, #1
 80020a4:	9219      	str	r2, [sp, #100]	; 0x64
 80020a6:	785b      	ldrb	r3, [r3, #1]
 80020a8:	2b00      	cmp	r3, #0
 80020aa:	d1c1      	bne.n	8002030 <_strtod_l+0x40>
 80020ac:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80020ae:	9419      	str	r4, [sp, #100]	; 0x64
 80020b0:	2b00      	cmp	r3, #0
 80020b2:	f040 856f 	bne.w	8002b94 <_strtod_l+0xba4>
 80020b6:	4652      	mov	r2, sl
 80020b8:	465b      	mov	r3, fp
 80020ba:	e7e2      	b.n	8002082 <_strtod_l+0x92>
 80020bc:	2201      	movs	r2, #1
 80020be:	e7ef      	b.n	80020a0 <_strtod_l+0xb0>
 80020c0:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 80020c2:	b13a      	cbz	r2, 80020d4 <_strtod_l+0xe4>
 80020c4:	2135      	movs	r1, #53	; 0x35
 80020c6:	a81c      	add	r0, sp, #112	; 0x70
 80020c8:	f001 fd59 	bl	8003b7e <__copybits>
 80020cc:	991a      	ldr	r1, [sp, #104]	; 0x68
 80020ce:	9804      	ldr	r0, [sp, #16]
 80020d0:	f001 f9d7 	bl	8003482 <_Bfree>
 80020d4:	3c01      	subs	r4, #1
 80020d6:	2c04      	cmp	r4, #4
 80020d8:	d808      	bhi.n	80020ec <_strtod_l+0xfc>
 80020da:	e8df f004 	tbb	[pc, r4]
 80020de:	030c      	.short	0x030c
 80020e0:	1a17      	.short	0x1a17
 80020e2:	0c          	.byte	0x0c
 80020e3:	00          	.byte	0x00
 80020e4:	f8dd a070 	ldr.w	sl, [sp, #112]	; 0x70
 80020e8:	f8dd b074 	ldr.w	fp, [sp, #116]	; 0x74
 80020ec:	0729      	lsls	r1, r5, #28
 80020ee:	d5bf      	bpl.n	8002070 <_strtod_l+0x80>
 80020f0:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 80020f4:	e7bc      	b.n	8002070 <_strtod_l+0x80>
 80020f6:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80020f8:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 80020fa:	f8dd a070 	ldr.w	sl, [sp, #112]	; 0x70
 80020fe:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8002102:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8002106:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800210a:	e7ef      	b.n	80020ec <_strtod_l+0xfc>
 800210c:	f8df b204 	ldr.w	fp, [pc, #516]	; 8002314 <_strtod_l+0x324>
 8002110:	e7ec      	b.n	80020ec <_strtod_l+0xfc>
 8002112:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 8002116:	f04f 3aff 	mov.w	sl, #4294967295
 800211a:	e7e7      	b.n	80020ec <_strtod_l+0xfc>
 800211c:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800211e:	1c5a      	adds	r2, r3, #1
 8002120:	9219      	str	r2, [sp, #100]	; 0x64
 8002122:	785b      	ldrb	r3, [r3, #1]
 8002124:	2b30      	cmp	r3, #48	; 0x30
 8002126:	d0f9      	beq.n	800211c <_strtod_l+0x12c>
 8002128:	2b00      	cmp	r3, #0
 800212a:	d0a1      	beq.n	8002070 <_strtod_l+0x80>
 800212c:	2301      	movs	r3, #1
 800212e:	f04f 0900 	mov.w	r9, #0
 8002132:	9308      	str	r3, [sp, #32]
 8002134:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8002136:	930a      	str	r3, [sp, #40]	; 0x28
 8002138:	f8cd 901c 	str.w	r9, [sp, #28]
 800213c:	f8cd 9018 	str.w	r9, [sp, #24]
 8002140:	220a      	movs	r2, #10
 8002142:	9819      	ldr	r0, [sp, #100]	; 0x64
 8002144:	7806      	ldrb	r6, [r0, #0]
 8002146:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 800214a:	b2d9      	uxtb	r1, r3
 800214c:	2909      	cmp	r1, #9
 800214e:	d979      	bls.n	8002244 <_strtod_l+0x254>
 8002150:	462a      	mov	r2, r5
 8002152:	6839      	ldr	r1, [r7, #0]
 8002154:	f001 fdca 	bl	8003cec <strncmp>
 8002158:	2800      	cmp	r0, #0
 800215a:	f000 8082 	beq.w	8002262 <_strtod_l+0x272>
 800215e:	2000      	movs	r0, #0
 8002160:	9d06      	ldr	r5, [sp, #24]
 8002162:	4633      	mov	r3, r6
 8002164:	4602      	mov	r2, r0
 8002166:	4601      	mov	r1, r0
 8002168:	2b65      	cmp	r3, #101	; 0x65
 800216a:	d002      	beq.n	8002172 <_strtod_l+0x182>
 800216c:	2b45      	cmp	r3, #69	; 0x45
 800216e:	f040 80e8 	bne.w	8002342 <_strtod_l+0x352>
 8002172:	b925      	cbnz	r5, 800217e <_strtod_l+0x18e>
 8002174:	b910      	cbnz	r0, 800217c <_strtod_l+0x18c>
 8002176:	9b08      	ldr	r3, [sp, #32]
 8002178:	2b00      	cmp	r3, #0
 800217a:	d097      	beq.n	80020ac <_strtod_l+0xbc>
 800217c:	2500      	movs	r5, #0
 800217e:	9c19      	ldr	r4, [sp, #100]	; 0x64
 8002180:	1c63      	adds	r3, r4, #1
 8002182:	9319      	str	r3, [sp, #100]	; 0x64
 8002184:	7863      	ldrb	r3, [r4, #1]
 8002186:	2b2b      	cmp	r3, #43	; 0x2b
 8002188:	f000 80c8 	beq.w	800231c <_strtod_l+0x32c>
 800218c:	2b2d      	cmp	r3, #45	; 0x2d
 800218e:	f000 80cb 	beq.w	8002328 <_strtod_l+0x338>
 8002192:	2600      	movs	r6, #0
 8002194:	9605      	str	r6, [sp, #20]
 8002196:	f1a3 0630 	sub.w	r6, r3, #48	; 0x30
 800219a:	2e09      	cmp	r6, #9
 800219c:	f200 80d0 	bhi.w	8002340 <_strtod_l+0x350>
 80021a0:	2b30      	cmp	r3, #48	; 0x30
 80021a2:	f000 80c3 	beq.w	800232c <_strtod_l+0x33c>
 80021a6:	f1a3 0631 	sub.w	r6, r3, #49	; 0x31
 80021aa:	2e08      	cmp	r6, #8
 80021ac:	f200 80c9 	bhi.w	8002342 <_strtod_l+0x352>
 80021b0:	f1a3 0e30 	sub.w	lr, r3, #48	; 0x30
 80021b4:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80021b6:	f04f 0c0a 	mov.w	ip, #10
 80021ba:	461f      	mov	r7, r3
 80021bc:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80021be:	1c5e      	adds	r6, r3, #1
 80021c0:	9619      	str	r6, [sp, #100]	; 0x64
 80021c2:	785b      	ldrb	r3, [r3, #1]
 80021c4:	f1a3 0830 	sub.w	r8, r3, #48	; 0x30
 80021c8:	f1b8 0f09 	cmp.w	r8, #9
 80021cc:	f240 80b3 	bls.w	8002336 <_strtod_l+0x346>
 80021d0:	1bf6      	subs	r6, r6, r7
 80021d2:	2e08      	cmp	r6, #8
 80021d4:	f644 681f 	movw	r8, #19999	; 0x4e1f
 80021d8:	dc02      	bgt.n	80021e0 <_strtod_l+0x1f0>
 80021da:	45f0      	cmp	r8, lr
 80021dc:	bfa8      	it	ge
 80021de:	46f0      	movge	r8, lr
 80021e0:	9e05      	ldr	r6, [sp, #20]
 80021e2:	b10e      	cbz	r6, 80021e8 <_strtod_l+0x1f8>
 80021e4:	f1c8 0800 	rsb	r8, r8, #0
 80021e8:	2d00      	cmp	r5, #0
 80021ea:	f040 80d0 	bne.w	800238e <_strtod_l+0x39e>
 80021ee:	2800      	cmp	r0, #0
 80021f0:	f47f af3e 	bne.w	8002070 <_strtod_l+0x80>
 80021f4:	9a08      	ldr	r2, [sp, #32]
 80021f6:	2a00      	cmp	r2, #0
 80021f8:	f47f af3a 	bne.w	8002070 <_strtod_l+0x80>
 80021fc:	2900      	cmp	r1, #0
 80021fe:	f47f af55 	bne.w	80020ac <_strtod_l+0xbc>
 8002202:	2b4e      	cmp	r3, #78	; 0x4e
 8002204:	f000 80a6 	beq.w	8002354 <_strtod_l+0x364>
 8002208:	f300 809e 	bgt.w	8002348 <_strtod_l+0x358>
 800220c:	2b49      	cmp	r3, #73	; 0x49
 800220e:	f47f af4d 	bne.w	80020ac <_strtod_l+0xbc>
 8002212:	493e      	ldr	r1, [pc, #248]	; (800230c <_strtod_l+0x31c>)
 8002214:	a819      	add	r0, sp, #100	; 0x64
 8002216:	f001 f83b 	bl	8003290 <__match>
 800221a:	2800      	cmp	r0, #0
 800221c:	f43f af46 	beq.w	80020ac <_strtod_l+0xbc>
 8002220:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8002222:	493b      	ldr	r1, [pc, #236]	; (8002310 <_strtod_l+0x320>)
 8002224:	3b01      	subs	r3, #1
 8002226:	a819      	add	r0, sp, #100	; 0x64
 8002228:	9319      	str	r3, [sp, #100]	; 0x64
 800222a:	f001 f831 	bl	8003290 <__match>
 800222e:	b910      	cbnz	r0, 8002236 <_strtod_l+0x246>
 8002230:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8002232:	3301      	adds	r3, #1
 8002234:	9319      	str	r3, [sp, #100]	; 0x64
 8002236:	f8df b0dc 	ldr.w	fp, [pc, #220]	; 8002314 <_strtod_l+0x324>
 800223a:	f04f 0a00 	mov.w	sl, #0
 800223e:	e717      	b.n	8002070 <_strtod_l+0x80>
 8002240:	2300      	movs	r3, #0
 8002242:	e774      	b.n	800212e <_strtod_l+0x13e>
 8002244:	9906      	ldr	r1, [sp, #24]
 8002246:	2908      	cmp	r1, #8
 8002248:	bfdd      	ittte	le
 800224a:	9907      	ldrle	r1, [sp, #28]
 800224c:	fb02 3301 	mlale	r3, r2, r1, r3
 8002250:	9307      	strle	r3, [sp, #28]
 8002252:	fb02 3909 	mlagt	r9, r2, r9, r3
 8002256:	9b06      	ldr	r3, [sp, #24]
 8002258:	3001      	adds	r0, #1
 800225a:	3301      	adds	r3, #1
 800225c:	9306      	str	r3, [sp, #24]
 800225e:	9019      	str	r0, [sp, #100]	; 0x64
 8002260:	e76f      	b.n	8002142 <_strtod_l+0x152>
 8002262:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8002264:	195a      	adds	r2, r3, r5
 8002266:	9219      	str	r2, [sp, #100]	; 0x64
 8002268:	9a06      	ldr	r2, [sp, #24]
 800226a:	5d5b      	ldrb	r3, [r3, r5]
 800226c:	2a00      	cmp	r2, #0
 800226e:	d148      	bne.n	8002302 <_strtod_l+0x312>
 8002270:	4610      	mov	r0, r2
 8002272:	2b30      	cmp	r3, #48	; 0x30
 8002274:	d02a      	beq.n	80022cc <_strtod_l+0x2dc>
 8002276:	f1a3 0231 	sub.w	r2, r3, #49	; 0x31
 800227a:	2a08      	cmp	r2, #8
 800227c:	f200 8491 	bhi.w	8002ba2 <_strtod_l+0xbb2>
 8002280:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8002282:	920a      	str	r2, [sp, #40]	; 0x28
 8002284:	4602      	mov	r2, r0
 8002286:	2000      	movs	r0, #0
 8002288:	4605      	mov	r5, r0
 800228a:	3b30      	subs	r3, #48	; 0x30
 800228c:	f100 0101 	add.w	r1, r0, #1
 8002290:	d011      	beq.n	80022b6 <_strtod_l+0x2c6>
 8002292:	440a      	add	r2, r1
 8002294:	eb00 0c05 	add.w	ip, r0, r5
 8002298:	4629      	mov	r1, r5
 800229a:	260a      	movs	r6, #10
 800229c:	4561      	cmp	r1, ip
 800229e:	d11b      	bne.n	80022d8 <_strtod_l+0x2e8>
 80022a0:	4428      	add	r0, r5
 80022a2:	2808      	cmp	r0, #8
 80022a4:	f100 0501 	add.w	r5, r0, #1
 80022a8:	dc25      	bgt.n	80022f6 <_strtod_l+0x306>
 80022aa:	9807      	ldr	r0, [sp, #28]
 80022ac:	210a      	movs	r1, #10
 80022ae:	fb01 3300 	mla	r3, r1, r0, r3
 80022b2:	9307      	str	r3, [sp, #28]
 80022b4:	2100      	movs	r1, #0
 80022b6:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80022b8:	1c58      	adds	r0, r3, #1
 80022ba:	9019      	str	r0, [sp, #100]	; 0x64
 80022bc:	785b      	ldrb	r3, [r3, #1]
 80022be:	4608      	mov	r0, r1
 80022c0:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 80022c4:	2909      	cmp	r1, #9
 80022c6:	d9e0      	bls.n	800228a <_strtod_l+0x29a>
 80022c8:	2101      	movs	r1, #1
 80022ca:	e74d      	b.n	8002168 <_strtod_l+0x178>
 80022cc:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80022ce:	1c5a      	adds	r2, r3, #1
 80022d0:	9219      	str	r2, [sp, #100]	; 0x64
 80022d2:	3001      	adds	r0, #1
 80022d4:	785b      	ldrb	r3, [r3, #1]
 80022d6:	e7cc      	b.n	8002272 <_strtod_l+0x282>
 80022d8:	3101      	adds	r1, #1
 80022da:	f101 3eff 	add.w	lr, r1, #4294967295
 80022de:	f1be 0f08 	cmp.w	lr, #8
 80022e2:	dc03      	bgt.n	80022ec <_strtod_l+0x2fc>
 80022e4:	9f07      	ldr	r7, [sp, #28]
 80022e6:	4377      	muls	r7, r6
 80022e8:	9707      	str	r7, [sp, #28]
 80022ea:	e7d7      	b.n	800229c <_strtod_l+0x2ac>
 80022ec:	2910      	cmp	r1, #16
 80022ee:	bfd8      	it	le
 80022f0:	fb06 f909 	mulle.w	r9, r6, r9
 80022f4:	e7d2      	b.n	800229c <_strtod_l+0x2ac>
 80022f6:	2d10      	cmp	r5, #16
 80022f8:	bfdc      	itt	le
 80022fa:	210a      	movle	r1, #10
 80022fc:	fb01 3909 	mlale	r9, r1, r9, r3
 8002300:	e7d8      	b.n	80022b4 <_strtod_l+0x2c4>
 8002302:	4602      	mov	r2, r0
 8002304:	9d06      	ldr	r5, [sp, #24]
 8002306:	e7db      	b.n	80022c0 <_strtod_l+0x2d0>
 8002308:	08003ddc 	.word	0x08003ddc
 800230c:	08003dcf 	.word	0x08003dcf
 8002310:	08003dd2 	.word	0x08003dd2
 8002314:	7ff00000 	.word	0x7ff00000
 8002318:	2101      	movs	r1, #1
 800231a:	e72b      	b.n	8002174 <_strtod_l+0x184>
 800231c:	2300      	movs	r3, #0
 800231e:	9305      	str	r3, [sp, #20]
 8002320:	1ca3      	adds	r3, r4, #2
 8002322:	9319      	str	r3, [sp, #100]	; 0x64
 8002324:	78a3      	ldrb	r3, [r4, #2]
 8002326:	e736      	b.n	8002196 <_strtod_l+0x1a6>
 8002328:	2301      	movs	r3, #1
 800232a:	e7f8      	b.n	800231e <_strtod_l+0x32e>
 800232c:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800232e:	1c5e      	adds	r6, r3, #1
 8002330:	9619      	str	r6, [sp, #100]	; 0x64
 8002332:	785b      	ldrb	r3, [r3, #1]
 8002334:	e734      	b.n	80021a0 <_strtod_l+0x1b0>
 8002336:	fb0c 3e0e 	mla	lr, ip, lr, r3
 800233a:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 800233e:	e73d      	b.n	80021bc <_strtod_l+0x1cc>
 8002340:	9419      	str	r4, [sp, #100]	; 0x64
 8002342:	f04f 0800 	mov.w	r8, #0
 8002346:	e74f      	b.n	80021e8 <_strtod_l+0x1f8>
 8002348:	2b69      	cmp	r3, #105	; 0x69
 800234a:	f43f af62 	beq.w	8002212 <_strtod_l+0x222>
 800234e:	2b6e      	cmp	r3, #110	; 0x6e
 8002350:	f47f aeac 	bne.w	80020ac <_strtod_l+0xbc>
 8002354:	4988      	ldr	r1, [pc, #544]	; (8002578 <_strtod_l+0x588>)
 8002356:	a819      	add	r0, sp, #100	; 0x64
 8002358:	f000 ff9a 	bl	8003290 <__match>
 800235c:	2800      	cmp	r0, #0
 800235e:	f43f aea5 	beq.w	80020ac <_strtod_l+0xbc>
 8002362:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8002364:	781b      	ldrb	r3, [r3, #0]
 8002366:	2b28      	cmp	r3, #40	; 0x28
 8002368:	d10e      	bne.n	8002388 <_strtod_l+0x398>
 800236a:	aa1c      	add	r2, sp, #112	; 0x70
 800236c:	4983      	ldr	r1, [pc, #524]	; (800257c <_strtod_l+0x58c>)
 800236e:	a819      	add	r0, sp, #100	; 0x64
 8002370:	f000 ffa1 	bl	80032b6 <__hexnan>
 8002374:	2805      	cmp	r0, #5
 8002376:	d107      	bne.n	8002388 <_strtod_l+0x398>
 8002378:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800237a:	f8dd a070 	ldr.w	sl, [sp, #112]	; 0x70
 800237e:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 8002382:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 8002386:	e673      	b.n	8002070 <_strtod_l+0x80>
 8002388:	f8df b200 	ldr.w	fp, [pc, #512]	; 800258c <_strtod_l+0x59c>
 800238c:	e755      	b.n	800223a <_strtod_l+0x24a>
 800238e:	9b06      	ldr	r3, [sp, #24]
 8002390:	9807      	ldr	r0, [sp, #28]
 8002392:	2b00      	cmp	r3, #0
 8002394:	bf08      	it	eq
 8002396:	462b      	moveq	r3, r5
 8002398:	2d10      	cmp	r5, #16
 800239a:	462c      	mov	r4, r5
 800239c:	eba8 0802 	sub.w	r8, r8, r2
 80023a0:	bfa8      	it	ge
 80023a2:	2410      	movge	r4, #16
 80023a4:	9306      	str	r3, [sp, #24]
 80023a6:	f7fe f859 	bl	800045c <__aeabi_ui2d>
 80023aa:	2c09      	cmp	r4, #9
 80023ac:	4682      	mov	sl, r0
 80023ae:	468b      	mov	fp, r1
 80023b0:	dd13      	ble.n	80023da <_strtod_l+0x3ea>
 80023b2:	4b73      	ldr	r3, [pc, #460]	; (8002580 <_strtod_l+0x590>)
 80023b4:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80023b8:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 80023bc:	f7fe f8c4 	bl	8000548 <__aeabi_dmul>
 80023c0:	4606      	mov	r6, r0
 80023c2:	4648      	mov	r0, r9
 80023c4:	460f      	mov	r7, r1
 80023c6:	f7fe f849 	bl	800045c <__aeabi_ui2d>
 80023ca:	4602      	mov	r2, r0
 80023cc:	460b      	mov	r3, r1
 80023ce:	4630      	mov	r0, r6
 80023d0:	4639      	mov	r1, r7
 80023d2:	f7fd ff07 	bl	80001e4 <__adddf3>
 80023d6:	4682      	mov	sl, r0
 80023d8:	468b      	mov	fp, r1
 80023da:	2d0f      	cmp	r5, #15
 80023dc:	dc36      	bgt.n	800244c <_strtod_l+0x45c>
 80023de:	f1b8 0f00 	cmp.w	r8, #0
 80023e2:	f43f ae45 	beq.w	8002070 <_strtod_l+0x80>
 80023e6:	dd24      	ble.n	8002432 <_strtod_l+0x442>
 80023e8:	f1b8 0f16 	cmp.w	r8, #22
 80023ec:	dc0b      	bgt.n	8002406 <_strtod_l+0x416>
 80023ee:	4d64      	ldr	r5, [pc, #400]	; (8002580 <_strtod_l+0x590>)
 80023f0:	eb05 08c8 	add.w	r8, r5, r8, lsl #3
 80023f4:	e9d8 0100 	ldrd	r0, r1, [r8]
 80023f8:	4652      	mov	r2, sl
 80023fa:	465b      	mov	r3, fp
 80023fc:	f7fe f8a4 	bl	8000548 <__aeabi_dmul>
 8002400:	4682      	mov	sl, r0
 8002402:	468b      	mov	fp, r1
 8002404:	e634      	b.n	8002070 <_strtod_l+0x80>
 8002406:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 800240a:	4598      	cmp	r8, r3
 800240c:	dc1e      	bgt.n	800244c <_strtod_l+0x45c>
 800240e:	4c5c      	ldr	r4, [pc, #368]	; (8002580 <_strtod_l+0x590>)
 8002410:	f1c5 050f 	rsb	r5, r5, #15
 8002414:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8002418:	eba8 0505 	sub.w	r5, r8, r5
 800241c:	4652      	mov	r2, sl
 800241e:	465b      	mov	r3, fp
 8002420:	e9d1 0100 	ldrd	r0, r1, [r1]
 8002424:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8002428:	f7fe f88e 	bl	8000548 <__aeabi_dmul>
 800242c:	e9d4 2300 	ldrd	r2, r3, [r4]
 8002430:	e7e4      	b.n	80023fc <_strtod_l+0x40c>
 8002432:	f118 0f16 	cmn.w	r8, #22
 8002436:	db09      	blt.n	800244c <_strtod_l+0x45c>
 8002438:	4d51      	ldr	r5, [pc, #324]	; (8002580 <_strtod_l+0x590>)
 800243a:	eba5 08c8 	sub.w	r8, r5, r8, lsl #3
 800243e:	e9d8 2300 	ldrd	r2, r3, [r8]
 8002442:	4650      	mov	r0, sl
 8002444:	4659      	mov	r1, fp
 8002446:	f7fe f9a9 	bl	800079c <__aeabi_ddiv>
 800244a:	e7d9      	b.n	8002400 <_strtod_l+0x410>
 800244c:	1b2c      	subs	r4, r5, r4
 800244e:	4444      	add	r4, r8
 8002450:	2c00      	cmp	r4, #0
 8002452:	dd70      	ble.n	8002536 <_strtod_l+0x546>
 8002454:	f014 030f 	ands.w	r3, r4, #15
 8002458:	d00a      	beq.n	8002470 <_strtod_l+0x480>
 800245a:	4949      	ldr	r1, [pc, #292]	; (8002580 <_strtod_l+0x590>)
 800245c:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8002460:	4652      	mov	r2, sl
 8002462:	465b      	mov	r3, fp
 8002464:	e9d1 0100 	ldrd	r0, r1, [r1]
 8002468:	f7fe f86e 	bl	8000548 <__aeabi_dmul>
 800246c:	4682      	mov	sl, r0
 800246e:	468b      	mov	fp, r1
 8002470:	f034 040f 	bics.w	r4, r4, #15
 8002474:	d050      	beq.n	8002518 <_strtod_l+0x528>
 8002476:	f5b4 7f9a 	cmp.w	r4, #308	; 0x134
 800247a:	dd23      	ble.n	80024c4 <_strtod_l+0x4d4>
 800247c:	2400      	movs	r4, #0
 800247e:	4625      	mov	r5, r4
 8002480:	9407      	str	r4, [sp, #28]
 8002482:	9406      	str	r4, [sp, #24]
 8002484:	9a04      	ldr	r2, [sp, #16]
 8002486:	f8df b108 	ldr.w	fp, [pc, #264]	; 8002590 <_strtod_l+0x5a0>
 800248a:	2322      	movs	r3, #34	; 0x22
 800248c:	6013      	str	r3, [r2, #0]
 800248e:	f04f 0a00 	mov.w	sl, #0
 8002492:	9b07      	ldr	r3, [sp, #28]
 8002494:	2b00      	cmp	r3, #0
 8002496:	f43f adeb 	beq.w	8002070 <_strtod_l+0x80>
 800249a:	991a      	ldr	r1, [sp, #104]	; 0x68
 800249c:	9804      	ldr	r0, [sp, #16]
 800249e:	f000 fff0 	bl	8003482 <_Bfree>
 80024a2:	9906      	ldr	r1, [sp, #24]
 80024a4:	9804      	ldr	r0, [sp, #16]
 80024a6:	f000 ffec 	bl	8003482 <_Bfree>
 80024aa:	4629      	mov	r1, r5
 80024ac:	9804      	ldr	r0, [sp, #16]
 80024ae:	f000 ffe8 	bl	8003482 <_Bfree>
 80024b2:	9907      	ldr	r1, [sp, #28]
 80024b4:	9804      	ldr	r0, [sp, #16]
 80024b6:	f000 ffe4 	bl	8003482 <_Bfree>
 80024ba:	4621      	mov	r1, r4
 80024bc:	9804      	ldr	r0, [sp, #16]
 80024be:	f000 ffe0 	bl	8003482 <_Bfree>
 80024c2:	e5d5      	b.n	8002070 <_strtod_l+0x80>
 80024c4:	4e2f      	ldr	r6, [pc, #188]	; (8002584 <_strtod_l+0x594>)
 80024c6:	2300      	movs	r3, #0
 80024c8:	1124      	asrs	r4, r4, #4
 80024ca:	4650      	mov	r0, sl
 80024cc:	4659      	mov	r1, fp
 80024ce:	4699      	mov	r9, r3
 80024d0:	4637      	mov	r7, r6
 80024d2:	2c01      	cmp	r4, #1
 80024d4:	dc23      	bgt.n	800251e <_strtod_l+0x52e>
 80024d6:	b10b      	cbz	r3, 80024dc <_strtod_l+0x4ec>
 80024d8:	4682      	mov	sl, r0
 80024da:	468b      	mov	fp, r1
 80024dc:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 80024e0:	eb07 07c9 	add.w	r7, r7, r9, lsl #3
 80024e4:	4652      	mov	r2, sl
 80024e6:	465b      	mov	r3, fp
 80024e8:	e9d7 0100 	ldrd	r0, r1, [r7]
 80024ec:	f7fe f82c 	bl	8000548 <__aeabi_dmul>
 80024f0:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 80024f4:	468b      	mov	fp, r1
 80024f6:	460a      	mov	r2, r1
 80024f8:	0d1b      	lsrs	r3, r3, #20
 80024fa:	4923      	ldr	r1, [pc, #140]	; (8002588 <_strtod_l+0x598>)
 80024fc:	051b      	lsls	r3, r3, #20
 80024fe:	428b      	cmp	r3, r1
 8002500:	4682      	mov	sl, r0
 8002502:	d8bb      	bhi.n	800247c <_strtod_l+0x48c>
 8002504:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 8002508:	428b      	cmp	r3, r1
 800250a:	bf86      	itte	hi
 800250c:	f8df b084 	ldrhi.w	fp, [pc, #132]	; 8002594 <_strtod_l+0x5a4>
 8002510:	f04f 3aff 	movhi.w	sl, #4294967295
 8002514:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 8002518:	2300      	movs	r3, #0
 800251a:	9305      	str	r3, [sp, #20]
 800251c:	e06d      	b.n	80025fa <_strtod_l+0x60a>
 800251e:	07e2      	lsls	r2, r4, #31
 8002520:	d504      	bpl.n	800252c <_strtod_l+0x53c>
 8002522:	e9d6 2300 	ldrd	r2, r3, [r6]
 8002526:	f7fe f80f 	bl	8000548 <__aeabi_dmul>
 800252a:	2301      	movs	r3, #1
 800252c:	f109 0901 	add.w	r9, r9, #1
 8002530:	1064      	asrs	r4, r4, #1
 8002532:	3608      	adds	r6, #8
 8002534:	e7cd      	b.n	80024d2 <_strtod_l+0x4e2>
 8002536:	d0ef      	beq.n	8002518 <_strtod_l+0x528>
 8002538:	4264      	negs	r4, r4
 800253a:	f014 020f 	ands.w	r2, r4, #15
 800253e:	d00a      	beq.n	8002556 <_strtod_l+0x566>
 8002540:	4b0f      	ldr	r3, [pc, #60]	; (8002580 <_strtod_l+0x590>)
 8002542:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8002546:	4650      	mov	r0, sl
 8002548:	4659      	mov	r1, fp
 800254a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800254e:	f7fe f925 	bl	800079c <__aeabi_ddiv>
 8002552:	4682      	mov	sl, r0
 8002554:	468b      	mov	fp, r1
 8002556:	1124      	asrs	r4, r4, #4
 8002558:	d0de      	beq.n	8002518 <_strtod_l+0x528>
 800255a:	2c1f      	cmp	r4, #31
 800255c:	dd1c      	ble.n	8002598 <_strtod_l+0x5a8>
 800255e:	2400      	movs	r4, #0
 8002560:	4625      	mov	r5, r4
 8002562:	9407      	str	r4, [sp, #28]
 8002564:	9406      	str	r4, [sp, #24]
 8002566:	9a04      	ldr	r2, [sp, #16]
 8002568:	2322      	movs	r3, #34	; 0x22
 800256a:	f04f 0a00 	mov.w	sl, #0
 800256e:	f04f 0b00 	mov.w	fp, #0
 8002572:	6013      	str	r3, [r2, #0]
 8002574:	e78d      	b.n	8002492 <_strtod_l+0x4a2>
 8002576:	bf00      	nop
 8002578:	08003dd8 	.word	0x08003dd8
 800257c:	08003df0 	.word	0x08003df0
 8002580:	08003e88 	.word	0x08003e88
 8002584:	08003e60 	.word	0x08003e60
 8002588:	7ca00000 	.word	0x7ca00000
 800258c:	fff80000 	.word	0xfff80000
 8002590:	7ff00000 	.word	0x7ff00000
 8002594:	7fefffff 	.word	0x7fefffff
 8002598:	f014 0310 	ands.w	r3, r4, #16
 800259c:	bf18      	it	ne
 800259e:	236a      	movne	r3, #106	; 0x6a
 80025a0:	4ea0      	ldr	r6, [pc, #640]	; (8002824 <_strtod_l+0x834>)
 80025a2:	9305      	str	r3, [sp, #20]
 80025a4:	4650      	mov	r0, sl
 80025a6:	4659      	mov	r1, fp
 80025a8:	2300      	movs	r3, #0
 80025aa:	2c00      	cmp	r4, #0
 80025ac:	f300 8106 	bgt.w	80027bc <_strtod_l+0x7cc>
 80025b0:	b10b      	cbz	r3, 80025b6 <_strtod_l+0x5c6>
 80025b2:	4682      	mov	sl, r0
 80025b4:	468b      	mov	fp, r1
 80025b6:	9b05      	ldr	r3, [sp, #20]
 80025b8:	b1bb      	cbz	r3, 80025ea <_strtod_l+0x5fa>
 80025ba:	f3cb 530a 	ubfx	r3, fp, #20, #11
 80025be:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 80025c2:	2b00      	cmp	r3, #0
 80025c4:	4659      	mov	r1, fp
 80025c6:	dd10      	ble.n	80025ea <_strtod_l+0x5fa>
 80025c8:	2b1f      	cmp	r3, #31
 80025ca:	f340 8101 	ble.w	80027d0 <_strtod_l+0x7e0>
 80025ce:	2b34      	cmp	r3, #52	; 0x34
 80025d0:	bfde      	ittt	le
 80025d2:	3b20      	suble	r3, #32
 80025d4:	f04f 32ff 	movle.w	r2, #4294967295
 80025d8:	fa02 f303 	lslle.w	r3, r2, r3
 80025dc:	f04f 0a00 	mov.w	sl, #0
 80025e0:	bfcc      	ite	gt
 80025e2:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 80025e6:	ea03 0b01 	andle.w	fp, r3, r1
 80025ea:	2200      	movs	r2, #0
 80025ec:	2300      	movs	r3, #0
 80025ee:	4650      	mov	r0, sl
 80025f0:	4659      	mov	r1, fp
 80025f2:	f7fe fa11 	bl	8000a18 <__aeabi_dcmpeq>
 80025f6:	2800      	cmp	r0, #0
 80025f8:	d1b1      	bne.n	800255e <_strtod_l+0x56e>
 80025fa:	9b07      	ldr	r3, [sp, #28]
 80025fc:	9300      	str	r3, [sp, #0]
 80025fe:	9a06      	ldr	r2, [sp, #24]
 8002600:	990a      	ldr	r1, [sp, #40]	; 0x28
 8002602:	9804      	ldr	r0, [sp, #16]
 8002604:	462b      	mov	r3, r5
 8002606:	f000 ff8e 	bl	8003526 <__s2b>
 800260a:	9007      	str	r0, [sp, #28]
 800260c:	2800      	cmp	r0, #0
 800260e:	f43f af35 	beq.w	800247c <_strtod_l+0x48c>
 8002612:	f1b8 0f00 	cmp.w	r8, #0
 8002616:	f1c8 0300 	rsb	r3, r8, #0
 800261a:	bfa8      	it	ge
 800261c:	2300      	movge	r3, #0
 800261e:	930e      	str	r3, [sp, #56]	; 0x38
 8002620:	2400      	movs	r4, #0
 8002622:	ea28 73e8 	bic.w	r3, r8, r8, asr #31
 8002626:	930f      	str	r3, [sp, #60]	; 0x3c
 8002628:	4625      	mov	r5, r4
 800262a:	9b07      	ldr	r3, [sp, #28]
 800262c:	9804      	ldr	r0, [sp, #16]
 800262e:	6859      	ldr	r1, [r3, #4]
 8002630:	f000 fef3 	bl	800341a <_Balloc>
 8002634:	9006      	str	r0, [sp, #24]
 8002636:	2800      	cmp	r0, #0
 8002638:	f43f af24 	beq.w	8002484 <_strtod_l+0x494>
 800263c:	9b07      	ldr	r3, [sp, #28]
 800263e:	691a      	ldr	r2, [r3, #16]
 8002640:	3202      	adds	r2, #2
 8002642:	f103 010c 	add.w	r1, r3, #12
 8002646:	0092      	lsls	r2, r2, #2
 8002648:	300c      	adds	r0, #12
 800264a:	f000 fedb 	bl	8003404 <memcpy>
 800264e:	aa1c      	add	r2, sp, #112	; 0x70
 8002650:	a91b      	add	r1, sp, #108	; 0x6c
 8002652:	ec4b ab10 	vmov	d0, sl, fp
 8002656:	9804      	ldr	r0, [sp, #16]
 8002658:	e9cd ab0a 	strd	sl, fp, [sp, #40]	; 0x28
 800265c:	f001 fa14 	bl	8003a88 <__d2b>
 8002660:	901a      	str	r0, [sp, #104]	; 0x68
 8002662:	2800      	cmp	r0, #0
 8002664:	f43f af0e 	beq.w	8002484 <_strtod_l+0x494>
 8002668:	2101      	movs	r1, #1
 800266a:	9804      	ldr	r0, [sp, #16]
 800266c:	f000 ffe7 	bl	800363e <__i2b>
 8002670:	4605      	mov	r5, r0
 8002672:	2800      	cmp	r0, #0
 8002674:	f43f af06 	beq.w	8002484 <_strtod_l+0x494>
 8002678:	9e1b      	ldr	r6, [sp, #108]	; 0x6c
 800267a:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 800267c:	2e00      	cmp	r6, #0
 800267e:	bfab      	itete	ge
 8002680:	9b0e      	ldrge	r3, [sp, #56]	; 0x38
 8002682:	9b0f      	ldrlt	r3, [sp, #60]	; 0x3c
 8002684:	9f0f      	ldrge	r7, [sp, #60]	; 0x3c
 8002686:	f8dd 8038 	ldrlt.w	r8, [sp, #56]	; 0x38
 800268a:	bfac      	ite	ge
 800268c:	eb03 0806 	addge.w	r8, r3, r6
 8002690:	1b9f      	sublt	r7, r3, r6
 8002692:	9b05      	ldr	r3, [sp, #20]
 8002694:	1af6      	subs	r6, r6, r3
 8002696:	4416      	add	r6, r2
 8002698:	4b63      	ldr	r3, [pc, #396]	; (8002828 <_strtod_l+0x838>)
 800269a:	3e01      	subs	r6, #1
 800269c:	429e      	cmp	r6, r3
 800269e:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 80026a2:	f280 80a8 	bge.w	80027f6 <_strtod_l+0x806>
 80026a6:	1b9b      	subs	r3, r3, r6
 80026a8:	2b1f      	cmp	r3, #31
 80026aa:	eba2 0203 	sub.w	r2, r2, r3
 80026ae:	f04f 0901 	mov.w	r9, #1
 80026b2:	f300 8094 	bgt.w	80027de <_strtod_l+0x7ee>
 80026b6:	fa09 f303 	lsl.w	r3, r9, r3
 80026ba:	9314      	str	r3, [sp, #80]	; 0x50
 80026bc:	2600      	movs	r6, #0
 80026be:	eb08 0902 	add.w	r9, r8, r2
 80026c2:	9b05      	ldr	r3, [sp, #20]
 80026c4:	45c8      	cmp	r8, r9
 80026c6:	4417      	add	r7, r2
 80026c8:	441f      	add	r7, r3
 80026ca:	4643      	mov	r3, r8
 80026cc:	bfa8      	it	ge
 80026ce:	464b      	movge	r3, r9
 80026d0:	42bb      	cmp	r3, r7
 80026d2:	bfa8      	it	ge
 80026d4:	463b      	movge	r3, r7
 80026d6:	2b00      	cmp	r3, #0
 80026d8:	bfc2      	ittt	gt
 80026da:	eba9 0903 	subgt.w	r9, r9, r3
 80026de:	1aff      	subgt	r7, r7, r3
 80026e0:	eba8 0803 	subgt.w	r8, r8, r3
 80026e4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80026e6:	b1bb      	cbz	r3, 8002718 <_strtod_l+0x728>
 80026e8:	4629      	mov	r1, r5
 80026ea:	461a      	mov	r2, r3
 80026ec:	9804      	ldr	r0, [sp, #16]
 80026ee:	f001 f83d 	bl	800376c <__pow5mult>
 80026f2:	4605      	mov	r5, r0
 80026f4:	2800      	cmp	r0, #0
 80026f6:	f43f aec5 	beq.w	8002484 <_strtod_l+0x494>
 80026fa:	4601      	mov	r1, r0
 80026fc:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 80026fe:	9804      	ldr	r0, [sp, #16]
 8002700:	f000 ffa6 	bl	8003650 <__multiply>
 8002704:	9008      	str	r0, [sp, #32]
 8002706:	2800      	cmp	r0, #0
 8002708:	f43f aebc 	beq.w	8002484 <_strtod_l+0x494>
 800270c:	991a      	ldr	r1, [sp, #104]	; 0x68
 800270e:	9804      	ldr	r0, [sp, #16]
 8002710:	f000 feb7 	bl	8003482 <_Bfree>
 8002714:	9b08      	ldr	r3, [sp, #32]
 8002716:	931a      	str	r3, [sp, #104]	; 0x68
 8002718:	f1b9 0f00 	cmp.w	r9, #0
 800271c:	dc6f      	bgt.n	80027fe <_strtod_l+0x80e>
 800271e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8002720:	2b00      	cmp	r3, #0
 8002722:	d175      	bne.n	8002810 <_strtod_l+0x820>
 8002724:	2f00      	cmp	r7, #0
 8002726:	dd08      	ble.n	800273a <_strtod_l+0x74a>
 8002728:	463a      	mov	r2, r7
 800272a:	9906      	ldr	r1, [sp, #24]
 800272c:	9804      	ldr	r0, [sp, #16]
 800272e:	f001 f86b 	bl	8003808 <__lshift>
 8002732:	9006      	str	r0, [sp, #24]
 8002734:	2800      	cmp	r0, #0
 8002736:	f43f aea5 	beq.w	8002484 <_strtod_l+0x494>
 800273a:	f1b8 0f00 	cmp.w	r8, #0
 800273e:	dd08      	ble.n	8002752 <_strtod_l+0x762>
 8002740:	4629      	mov	r1, r5
 8002742:	4642      	mov	r2, r8
 8002744:	9804      	ldr	r0, [sp, #16]
 8002746:	f001 f85f 	bl	8003808 <__lshift>
 800274a:	4605      	mov	r5, r0
 800274c:	2800      	cmp	r0, #0
 800274e:	f43f ae99 	beq.w	8002484 <_strtod_l+0x494>
 8002752:	9a06      	ldr	r2, [sp, #24]
 8002754:	991a      	ldr	r1, [sp, #104]	; 0x68
 8002756:	9804      	ldr	r0, [sp, #16]
 8002758:	f001 f8c1 	bl	80038de <__mdiff>
 800275c:	4604      	mov	r4, r0
 800275e:	2800      	cmp	r0, #0
 8002760:	f43f ae90 	beq.w	8002484 <_strtod_l+0x494>
 8002764:	68c3      	ldr	r3, [r0, #12]
 8002766:	9308      	str	r3, [sp, #32]
 8002768:	2300      	movs	r3, #0
 800276a:	60c3      	str	r3, [r0, #12]
 800276c:	4629      	mov	r1, r5
 800276e:	f001 f89c 	bl	80038aa <__mcmp>
 8002772:	2800      	cmp	r0, #0
 8002774:	da5a      	bge.n	800282c <_strtod_l+0x83c>
 8002776:	9b08      	ldr	r3, [sp, #32]
 8002778:	b9e3      	cbnz	r3, 80027b4 <_strtod_l+0x7c4>
 800277a:	f1ba 0f00 	cmp.w	sl, #0
 800277e:	d119      	bne.n	80027b4 <_strtod_l+0x7c4>
 8002780:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8002784:	b9b3      	cbnz	r3, 80027b4 <_strtod_l+0x7c4>
 8002786:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800278a:	0d1b      	lsrs	r3, r3, #20
 800278c:	051b      	lsls	r3, r3, #20
 800278e:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8002792:	d90f      	bls.n	80027b4 <_strtod_l+0x7c4>
 8002794:	6963      	ldr	r3, [r4, #20]
 8002796:	b913      	cbnz	r3, 800279e <_strtod_l+0x7ae>
 8002798:	6923      	ldr	r3, [r4, #16]
 800279a:	2b01      	cmp	r3, #1
 800279c:	dd0a      	ble.n	80027b4 <_strtod_l+0x7c4>
 800279e:	4621      	mov	r1, r4
 80027a0:	2201      	movs	r2, #1
 80027a2:	9804      	ldr	r0, [sp, #16]
 80027a4:	f001 f830 	bl	8003808 <__lshift>
 80027a8:	4629      	mov	r1, r5
 80027aa:	4604      	mov	r4, r0
 80027ac:	f001 f87d 	bl	80038aa <__mcmp>
 80027b0:	2800      	cmp	r0, #0
 80027b2:	dc6c      	bgt.n	800288e <_strtod_l+0x89e>
 80027b4:	9b05      	ldr	r3, [sp, #20]
 80027b6:	2b00      	cmp	r3, #0
 80027b8:	d176      	bne.n	80028a8 <_strtod_l+0x8b8>
 80027ba:	e66e      	b.n	800249a <_strtod_l+0x4aa>
 80027bc:	07e2      	lsls	r2, r4, #31
 80027be:	d504      	bpl.n	80027ca <_strtod_l+0x7da>
 80027c0:	e9d6 2300 	ldrd	r2, r3, [r6]
 80027c4:	f7fd fec0 	bl	8000548 <__aeabi_dmul>
 80027c8:	2301      	movs	r3, #1
 80027ca:	1064      	asrs	r4, r4, #1
 80027cc:	3608      	adds	r6, #8
 80027ce:	e6ec      	b.n	80025aa <_strtod_l+0x5ba>
 80027d0:	f04f 32ff 	mov.w	r2, #4294967295
 80027d4:	fa02 f303 	lsl.w	r3, r2, r3
 80027d8:	ea03 0a0a 	and.w	sl, r3, sl
 80027dc:	e705      	b.n	80025ea <_strtod_l+0x5fa>
 80027de:	f1c6 467f 	rsb	r6, r6, #4278190080	; 0xff000000
 80027e2:	f506 067f 	add.w	r6, r6, #16711680	; 0xff0000
 80027e6:	f506 467b 	add.w	r6, r6, #64256	; 0xfb00
 80027ea:	36e2      	adds	r6, #226	; 0xe2
 80027ec:	fa09 f606 	lsl.w	r6, r9, r6
 80027f0:	f8cd 9050 	str.w	r9, [sp, #80]	; 0x50
 80027f4:	e763      	b.n	80026be <_strtod_l+0x6ce>
 80027f6:	2301      	movs	r3, #1
 80027f8:	2600      	movs	r6, #0
 80027fa:	9314      	str	r3, [sp, #80]	; 0x50
 80027fc:	e75f      	b.n	80026be <_strtod_l+0x6ce>
 80027fe:	464a      	mov	r2, r9
 8002800:	991a      	ldr	r1, [sp, #104]	; 0x68
 8002802:	9804      	ldr	r0, [sp, #16]
 8002804:	f001 f800 	bl	8003808 <__lshift>
 8002808:	901a      	str	r0, [sp, #104]	; 0x68
 800280a:	2800      	cmp	r0, #0
 800280c:	d187      	bne.n	800271e <_strtod_l+0x72e>
 800280e:	e639      	b.n	8002484 <_strtod_l+0x494>
 8002810:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8002812:	9906      	ldr	r1, [sp, #24]
 8002814:	9804      	ldr	r0, [sp, #16]
 8002816:	f000 ffa9 	bl	800376c <__pow5mult>
 800281a:	9006      	str	r0, [sp, #24]
 800281c:	2800      	cmp	r0, #0
 800281e:	d181      	bne.n	8002724 <_strtod_l+0x734>
 8002820:	e630      	b.n	8002484 <_strtod_l+0x494>
 8002822:	bf00      	nop
 8002824:	08003e08 	.word	0x08003e08
 8002828:	fffffc02 	.word	0xfffffc02
 800282c:	f040 8086 	bne.w	800293c <_strtod_l+0x94c>
 8002830:	9a08      	ldr	r2, [sp, #32]
 8002832:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8002836:	b332      	cbz	r2, 8002886 <_strtod_l+0x896>
 8002838:	4aad      	ldr	r2, [pc, #692]	; (8002af0 <_strtod_l+0xb00>)
 800283a:	4293      	cmp	r3, r2
 800283c:	4659      	mov	r1, fp
 800283e:	d152      	bne.n	80028e6 <_strtod_l+0x8f6>
 8002840:	9b05      	ldr	r3, [sp, #20]
 8002842:	4650      	mov	r0, sl
 8002844:	b1d3      	cbz	r3, 800287c <_strtod_l+0x88c>
 8002846:	4aab      	ldr	r2, [pc, #684]	; (8002af4 <_strtod_l+0xb04>)
 8002848:	400a      	ands	r2, r1
 800284a:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 800284e:	f04f 37ff 	mov.w	r7, #4294967295
 8002852:	d816      	bhi.n	8002882 <_strtod_l+0x892>
 8002854:	0d12      	lsrs	r2, r2, #20
 8002856:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 800285a:	fa07 f303 	lsl.w	r3, r7, r3
 800285e:	4283      	cmp	r3, r0
 8002860:	d141      	bne.n	80028e6 <_strtod_l+0x8f6>
 8002862:	4aa5      	ldr	r2, [pc, #660]	; (8002af8 <_strtod_l+0xb08>)
 8002864:	4291      	cmp	r1, r2
 8002866:	d102      	bne.n	800286e <_strtod_l+0x87e>
 8002868:	3301      	adds	r3, #1
 800286a:	f43f ae0b 	beq.w	8002484 <_strtod_l+0x494>
 800286e:	4ba1      	ldr	r3, [pc, #644]	; (8002af4 <_strtod_l+0xb04>)
 8002870:	400b      	ands	r3, r1
 8002872:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 8002876:	f04f 0a00 	mov.w	sl, #0
 800287a:	e79b      	b.n	80027b4 <_strtod_l+0x7c4>
 800287c:	f04f 33ff 	mov.w	r3, #4294967295
 8002880:	e7ed      	b.n	800285e <_strtod_l+0x86e>
 8002882:	463b      	mov	r3, r7
 8002884:	e7eb      	b.n	800285e <_strtod_l+0x86e>
 8002886:	bb73      	cbnz	r3, 80028e6 <_strtod_l+0x8f6>
 8002888:	f1ba 0f00 	cmp.w	sl, #0
 800288c:	d12b      	bne.n	80028e6 <_strtod_l+0x8f6>
 800288e:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8002892:	9a05      	ldr	r2, [sp, #20]
 8002894:	0d1b      	lsrs	r3, r3, #20
 8002896:	051b      	lsls	r3, r3, #20
 8002898:	b1e2      	cbz	r2, 80028d4 <_strtod_l+0x8e4>
 800289a:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 800289e:	dc19      	bgt.n	80028d4 <_strtod_l+0x8e4>
 80028a0:	f1b3 7f5c 	cmp.w	r3, #57671680	; 0x3700000
 80028a4:	f77f ae5f 	ble.w	8002566 <_strtod_l+0x576>
 80028a8:	4b94      	ldr	r3, [pc, #592]	; (8002afc <_strtod_l+0xb0c>)
 80028aa:	930d      	str	r3, [sp, #52]	; 0x34
 80028ac:	2300      	movs	r3, #0
 80028ae:	930c      	str	r3, [sp, #48]	; 0x30
 80028b0:	4650      	mov	r0, sl
 80028b2:	4659      	mov	r1, fp
 80028b4:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 80028b8:	f7fd fe46 	bl	8000548 <__aeabi_dmul>
 80028bc:	4682      	mov	sl, r0
 80028be:	468b      	mov	fp, r1
 80028c0:	2900      	cmp	r1, #0
 80028c2:	f47f adea 	bne.w	800249a <_strtod_l+0x4aa>
 80028c6:	2800      	cmp	r0, #0
 80028c8:	f47f ade7 	bne.w	800249a <_strtod_l+0x4aa>
 80028cc:	9a04      	ldr	r2, [sp, #16]
 80028ce:	2322      	movs	r3, #34	; 0x22
 80028d0:	6013      	str	r3, [r2, #0]
 80028d2:	e5e2      	b.n	800249a <_strtod_l+0x4aa>
 80028d4:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 80028d8:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 80028dc:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 80028e0:	f04f 3aff 	mov.w	sl, #4294967295
 80028e4:	e766      	b.n	80027b4 <_strtod_l+0x7c4>
 80028e6:	b19e      	cbz	r6, 8002910 <_strtod_l+0x920>
 80028e8:	ea16 0f0b 	tst.w	r6, fp
 80028ec:	f43f af62 	beq.w	80027b4 <_strtod_l+0x7c4>
 80028f0:	9b08      	ldr	r3, [sp, #32]
 80028f2:	9a05      	ldr	r2, [sp, #20]
 80028f4:	4650      	mov	r0, sl
 80028f6:	4659      	mov	r1, fp
 80028f8:	b173      	cbz	r3, 8002918 <_strtod_l+0x928>
 80028fa:	f7ff fb5b 	bl	8001fb4 <sulp>
 80028fe:	4602      	mov	r2, r0
 8002900:	460b      	mov	r3, r1
 8002902:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8002906:	f7fd fc6d 	bl	80001e4 <__adddf3>
 800290a:	4682      	mov	sl, r0
 800290c:	468b      	mov	fp, r1
 800290e:	e751      	b.n	80027b4 <_strtod_l+0x7c4>
 8002910:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8002912:	ea13 0f0a 	tst.w	r3, sl
 8002916:	e7e9      	b.n	80028ec <_strtod_l+0x8fc>
 8002918:	f7ff fb4c 	bl	8001fb4 <sulp>
 800291c:	4602      	mov	r2, r0
 800291e:	460b      	mov	r3, r1
 8002920:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8002924:	f7fd fc5c 	bl	80001e0 <__aeabi_dsub>
 8002928:	2200      	movs	r2, #0
 800292a:	2300      	movs	r3, #0
 800292c:	4682      	mov	sl, r0
 800292e:	468b      	mov	fp, r1
 8002930:	f7fe f872 	bl	8000a18 <__aeabi_dcmpeq>
 8002934:	2800      	cmp	r0, #0
 8002936:	f47f ae16 	bne.w	8002566 <_strtod_l+0x576>
 800293a:	e73b      	b.n	80027b4 <_strtod_l+0x7c4>
 800293c:	4629      	mov	r1, r5
 800293e:	4620      	mov	r0, r4
 8002940:	f001 f8f1 	bl	8003b26 <__ratio>
 8002944:	ec57 6b10 	vmov	r6, r7, d0
 8002948:	2200      	movs	r2, #0
 800294a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800294e:	ee10 0a10 	vmov	r0, s0
 8002952:	4639      	mov	r1, r7
 8002954:	f7fe f874 	bl	8000a40 <__aeabi_dcmple>
 8002958:	2800      	cmp	r0, #0
 800295a:	d074      	beq.n	8002a46 <_strtod_l+0xa56>
 800295c:	9b08      	ldr	r3, [sp, #32]
 800295e:	2b00      	cmp	r3, #0
 8002960:	d046      	beq.n	80029f0 <_strtod_l+0xa00>
 8002962:	f8df 919c 	ldr.w	r9, [pc, #412]	; 8002b00 <_strtod_l+0xb10>
 8002966:	f04f 0800 	mov.w	r8, #0
 800296a:	4f65      	ldr	r7, [pc, #404]	; (8002b00 <_strtod_l+0xb10>)
 800296c:	2600      	movs	r6, #0
 800296e:	4b61      	ldr	r3, [pc, #388]	; (8002af4 <_strtod_l+0xb04>)
 8002970:	ea0b 0303 	and.w	r3, fp, r3
 8002974:	9314      	str	r3, [sp, #80]	; 0x50
 8002976:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8002978:	4b62      	ldr	r3, [pc, #392]	; (8002b04 <_strtod_l+0xb14>)
 800297a:	429a      	cmp	r2, r3
 800297c:	f040 80ca 	bne.w	8002b14 <_strtod_l+0xb24>
 8002980:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8002984:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 8002988:	ec4b ab10 	vmov	d0, sl, fp
 800298c:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 8002990:	f001 f804 	bl	800399c <__ulp>
 8002994:	4640      	mov	r0, r8
 8002996:	ec53 2b10 	vmov	r2, r3, d0
 800299a:	4649      	mov	r1, r9
 800299c:	f7fd fdd4 	bl	8000548 <__aeabi_dmul>
 80029a0:	4652      	mov	r2, sl
 80029a2:	465b      	mov	r3, fp
 80029a4:	f7fd fc1e 	bl	80001e4 <__adddf3>
 80029a8:	4a52      	ldr	r2, [pc, #328]	; (8002af4 <_strtod_l+0xb04>)
 80029aa:	4b57      	ldr	r3, [pc, #348]	; (8002b08 <_strtod_l+0xb18>)
 80029ac:	400a      	ands	r2, r1
 80029ae:	429a      	cmp	r2, r3
 80029b0:	4682      	mov	sl, r0
 80029b2:	d95c      	bls.n	8002a6e <_strtod_l+0xa7e>
 80029b4:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80029b6:	f103 7354 	add.w	r3, r3, #55574528	; 0x3500000
 80029ba:	429a      	cmp	r2, r3
 80029bc:	d103      	bne.n	80029c6 <_strtod_l+0x9d6>
 80029be:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80029c0:	3301      	adds	r3, #1
 80029c2:	f43f ad5f 	beq.w	8002484 <_strtod_l+0x494>
 80029c6:	f8df b130 	ldr.w	fp, [pc, #304]	; 8002af8 <_strtod_l+0xb08>
 80029ca:	f04f 3aff 	mov.w	sl, #4294967295
 80029ce:	991a      	ldr	r1, [sp, #104]	; 0x68
 80029d0:	9804      	ldr	r0, [sp, #16]
 80029d2:	f000 fd56 	bl	8003482 <_Bfree>
 80029d6:	9906      	ldr	r1, [sp, #24]
 80029d8:	9804      	ldr	r0, [sp, #16]
 80029da:	f000 fd52 	bl	8003482 <_Bfree>
 80029de:	4629      	mov	r1, r5
 80029e0:	9804      	ldr	r0, [sp, #16]
 80029e2:	f000 fd4e 	bl	8003482 <_Bfree>
 80029e6:	4621      	mov	r1, r4
 80029e8:	9804      	ldr	r0, [sp, #16]
 80029ea:	f000 fd4a 	bl	8003482 <_Bfree>
 80029ee:	e61c      	b.n	800262a <_strtod_l+0x63a>
 80029f0:	f1ba 0f00 	cmp.w	sl, #0
 80029f4:	d118      	bne.n	8002a28 <_strtod_l+0xa38>
 80029f6:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80029fa:	b9e3      	cbnz	r3, 8002a36 <_strtod_l+0xa46>
 80029fc:	2200      	movs	r2, #0
 80029fe:	4b40      	ldr	r3, [pc, #256]	; (8002b00 <_strtod_l+0xb10>)
 8002a00:	4630      	mov	r0, r6
 8002a02:	4639      	mov	r1, r7
 8002a04:	f7fe f812 	bl	8000a2c <__aeabi_dcmplt>
 8002a08:	b9d0      	cbnz	r0, 8002a40 <_strtod_l+0xa50>
 8002a0a:	4630      	mov	r0, r6
 8002a0c:	4639      	mov	r1, r7
 8002a0e:	2200      	movs	r2, #0
 8002a10:	4b3e      	ldr	r3, [pc, #248]	; (8002b0c <_strtod_l+0xb1c>)
 8002a12:	f7fd fd99 	bl	8000548 <__aeabi_dmul>
 8002a16:	4606      	mov	r6, r0
 8002a18:	460f      	mov	r7, r1
 8002a1a:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
 8002a1e:	9616      	str	r6, [sp, #88]	; 0x58
 8002a20:	9317      	str	r3, [sp, #92]	; 0x5c
 8002a22:	e9dd 8916 	ldrd	r8, r9, [sp, #88]	; 0x58
 8002a26:	e7a2      	b.n	800296e <_strtod_l+0x97e>
 8002a28:	f1ba 0f01 	cmp.w	sl, #1
 8002a2c:	d103      	bne.n	8002a36 <_strtod_l+0xa46>
 8002a2e:	f1bb 0f00 	cmp.w	fp, #0
 8002a32:	f43f ad98 	beq.w	8002566 <_strtod_l+0x576>
 8002a36:	f04f 0800 	mov.w	r8, #0
 8002a3a:	f8df 90d4 	ldr.w	r9, [pc, #212]	; 8002b10 <_strtod_l+0xb20>
 8002a3e:	e794      	b.n	800296a <_strtod_l+0x97a>
 8002a40:	2600      	movs	r6, #0
 8002a42:	4f32      	ldr	r7, [pc, #200]	; (8002b0c <_strtod_l+0xb1c>)
 8002a44:	e7e9      	b.n	8002a1a <_strtod_l+0xa2a>
 8002a46:	4b31      	ldr	r3, [pc, #196]	; (8002b0c <_strtod_l+0xb1c>)
 8002a48:	4630      	mov	r0, r6
 8002a4a:	4639      	mov	r1, r7
 8002a4c:	2200      	movs	r2, #0
 8002a4e:	f7fd fd7b 	bl	8000548 <__aeabi_dmul>
 8002a52:	9b08      	ldr	r3, [sp, #32]
 8002a54:	4606      	mov	r6, r0
 8002a56:	460f      	mov	r7, r1
 8002a58:	b933      	cbnz	r3, 8002a68 <_strtod_l+0xa78>
 8002a5a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8002a5e:	9010      	str	r0, [sp, #64]	; 0x40
 8002a60:	9311      	str	r3, [sp, #68]	; 0x44
 8002a62:	e9dd 8910 	ldrd	r8, r9, [sp, #64]	; 0x40
 8002a66:	e782      	b.n	800296e <_strtod_l+0x97e>
 8002a68:	e9cd 6710 	strd	r6, r7, [sp, #64]	; 0x40
 8002a6c:	e7f9      	b.n	8002a62 <_strtod_l+0xa72>
 8002a6e:	f101 7b54 	add.w	fp, r1, #55574528	; 0x3500000
 8002a72:	9b05      	ldr	r3, [sp, #20]
 8002a74:	2b00      	cmp	r3, #0
 8002a76:	d1aa      	bne.n	80029ce <_strtod_l+0x9de>
 8002a78:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8002a7c:	0d1b      	lsrs	r3, r3, #20
 8002a7e:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8002a80:	051b      	lsls	r3, r3, #20
 8002a82:	429a      	cmp	r2, r3
 8002a84:	46d8      	mov	r8, fp
 8002a86:	d1a2      	bne.n	80029ce <_strtod_l+0x9de>
 8002a88:	4639      	mov	r1, r7
 8002a8a:	4630      	mov	r0, r6
 8002a8c:	f7fd fff6 	bl	8000a7c <__aeabi_d2iz>
 8002a90:	f7fd fcf4 	bl	800047c <__aeabi_i2d>
 8002a94:	460b      	mov	r3, r1
 8002a96:	4602      	mov	r2, r0
 8002a98:	4639      	mov	r1, r7
 8002a9a:	4630      	mov	r0, r6
 8002a9c:	f7fd fba0 	bl	80001e0 <__aeabi_dsub>
 8002aa0:	9b08      	ldr	r3, [sp, #32]
 8002aa2:	4606      	mov	r6, r0
 8002aa4:	460f      	mov	r7, r1
 8002aa6:	b933      	cbnz	r3, 8002ab6 <_strtod_l+0xac6>
 8002aa8:	f1ba 0f00 	cmp.w	sl, #0
 8002aac:	d103      	bne.n	8002ab6 <_strtod_l+0xac6>
 8002aae:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8002ab2:	2b00      	cmp	r3, #0
 8002ab4:	d068      	beq.n	8002b88 <_strtod_l+0xb98>
 8002ab6:	a30a      	add	r3, pc, #40	; (adr r3, 8002ae0 <_strtod_l+0xaf0>)
 8002ab8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002abc:	4630      	mov	r0, r6
 8002abe:	4639      	mov	r1, r7
 8002ac0:	f7fd ffb4 	bl	8000a2c <__aeabi_dcmplt>
 8002ac4:	2800      	cmp	r0, #0
 8002ac6:	f47f ace8 	bne.w	800249a <_strtod_l+0x4aa>
 8002aca:	a307      	add	r3, pc, #28	; (adr r3, 8002ae8 <_strtod_l+0xaf8>)
 8002acc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002ad0:	4630      	mov	r0, r6
 8002ad2:	4639      	mov	r1, r7
 8002ad4:	f7fd ffc8 	bl	8000a68 <__aeabi_dcmpgt>
 8002ad8:	2800      	cmp	r0, #0
 8002ada:	f43f af78 	beq.w	80029ce <_strtod_l+0x9de>
 8002ade:	e4dc      	b.n	800249a <_strtod_l+0x4aa>
 8002ae0:	94a03595 	.word	0x94a03595
 8002ae4:	3fdfffff 	.word	0x3fdfffff
 8002ae8:	35afe535 	.word	0x35afe535
 8002aec:	3fe00000 	.word	0x3fe00000
 8002af0:	000fffff 	.word	0x000fffff
 8002af4:	7ff00000 	.word	0x7ff00000
 8002af8:	7fefffff 	.word	0x7fefffff
 8002afc:	39500000 	.word	0x39500000
 8002b00:	3ff00000 	.word	0x3ff00000
 8002b04:	7fe00000 	.word	0x7fe00000
 8002b08:	7c9fffff 	.word	0x7c9fffff
 8002b0c:	3fe00000 	.word	0x3fe00000
 8002b10:	bff00000 	.word	0xbff00000
 8002b14:	9b05      	ldr	r3, [sp, #20]
 8002b16:	b31b      	cbz	r3, 8002b60 <_strtod_l+0xb70>
 8002b18:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8002b1a:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8002b1e:	d81f      	bhi.n	8002b60 <_strtod_l+0xb70>
 8002b20:	a325      	add	r3, pc, #148	; (adr r3, 8002bb8 <_strtod_l+0xbc8>)
 8002b22:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002b26:	4630      	mov	r0, r6
 8002b28:	4639      	mov	r1, r7
 8002b2a:	f7fd ff89 	bl	8000a40 <__aeabi_dcmple>
 8002b2e:	b190      	cbz	r0, 8002b56 <_strtod_l+0xb66>
 8002b30:	4639      	mov	r1, r7
 8002b32:	4630      	mov	r0, r6
 8002b34:	f7fd ffca 	bl	8000acc <__aeabi_d2uiz>
 8002b38:	2800      	cmp	r0, #0
 8002b3a:	bf08      	it	eq
 8002b3c:	2001      	moveq	r0, #1
 8002b3e:	f7fd fc8d 	bl	800045c <__aeabi_ui2d>
 8002b42:	9b08      	ldr	r3, [sp, #32]
 8002b44:	4606      	mov	r6, r0
 8002b46:	460f      	mov	r7, r1
 8002b48:	b9db      	cbnz	r3, 8002b82 <_strtod_l+0xb92>
 8002b4a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8002b4e:	9012      	str	r0, [sp, #72]	; 0x48
 8002b50:	9313      	str	r3, [sp, #76]	; 0x4c
 8002b52:	e9dd 8912 	ldrd	r8, r9, [sp, #72]	; 0x48
 8002b56:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8002b58:	f109 63d6 	add.w	r3, r9, #112197632	; 0x6b00000
 8002b5c:	eba3 0902 	sub.w	r9, r3, r2
 8002b60:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 8002b64:	f000 ff1a 	bl	800399c <__ulp>
 8002b68:	4640      	mov	r0, r8
 8002b6a:	ec53 2b10 	vmov	r2, r3, d0
 8002b6e:	4649      	mov	r1, r9
 8002b70:	f7fd fcea 	bl	8000548 <__aeabi_dmul>
 8002b74:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8002b78:	f7fd fb34 	bl	80001e4 <__adddf3>
 8002b7c:	4682      	mov	sl, r0
 8002b7e:	468b      	mov	fp, r1
 8002b80:	e777      	b.n	8002a72 <_strtod_l+0xa82>
 8002b82:	e9cd 6712 	strd	r6, r7, [sp, #72]	; 0x48
 8002b86:	e7e4      	b.n	8002b52 <_strtod_l+0xb62>
 8002b88:	a30d      	add	r3, pc, #52	; (adr r3, 8002bc0 <_strtod_l+0xbd0>)
 8002b8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002b8e:	f7fd ff4d 	bl	8000a2c <__aeabi_dcmplt>
 8002b92:	e7a1      	b.n	8002ad8 <_strtod_l+0xae8>
 8002b94:	2300      	movs	r3, #0
 8002b96:	9309      	str	r3, [sp, #36]	; 0x24
 8002b98:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8002b9a:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8002b9c:	6013      	str	r3, [r2, #0]
 8002b9e:	f7ff ba6b 	b.w	8002078 <_strtod_l+0x88>
 8002ba2:	2b65      	cmp	r3, #101	; 0x65
 8002ba4:	f04f 0200 	mov.w	r2, #0
 8002ba8:	f43f abb6 	beq.w	8002318 <_strtod_l+0x328>
 8002bac:	4615      	mov	r5, r2
 8002bae:	2101      	movs	r1, #1
 8002bb0:	f7ff badc 	b.w	800216c <_strtod_l+0x17c>
 8002bb4:	f3af 8000 	nop.w
 8002bb8:	ffc00000 	.word	0xffc00000
 8002bbc:	41dfffff 	.word	0x41dfffff
 8002bc0:	94a03595 	.word	0x94a03595
 8002bc4:	3fcfffff 	.word	0x3fcfffff

08002bc8 <strtod>:
 8002bc8:	4b07      	ldr	r3, [pc, #28]	; (8002be8 <strtod+0x20>)
 8002bca:	4a08      	ldr	r2, [pc, #32]	; (8002bec <strtod+0x24>)
 8002bcc:	b410      	push	{r4}
 8002bce:	681c      	ldr	r4, [r3, #0]
 8002bd0:	6a23      	ldr	r3, [r4, #32]
 8002bd2:	2b00      	cmp	r3, #0
 8002bd4:	bf08      	it	eq
 8002bd6:	4613      	moveq	r3, r2
 8002bd8:	460a      	mov	r2, r1
 8002bda:	4601      	mov	r1, r0
 8002bdc:	4620      	mov	r0, r4
 8002bde:	f85d 4b04 	ldr.w	r4, [sp], #4
 8002be2:	f7ff ba05 	b.w	8001ff0 <_strtod_l>
 8002be6:	bf00      	nop
 8002be8:	20000010 	.word	0x20000010
 8002bec:	20000074 	.word	0x20000074

08002bf0 <_strtol_l.isra.0>:
 8002bf0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002bf4:	4680      	mov	r8, r0
 8002bf6:	4689      	mov	r9, r1
 8002bf8:	4692      	mov	sl, r2
 8002bfa:	461f      	mov	r7, r3
 8002bfc:	468b      	mov	fp, r1
 8002bfe:	465d      	mov	r5, fp
 8002c00:	980a      	ldr	r0, [sp, #40]	; 0x28
 8002c02:	f815 4b01 	ldrb.w	r4, [r5], #1
 8002c06:	f000 fbe6 	bl	80033d6 <__locale_ctype_ptr_l>
 8002c0a:	4420      	add	r0, r4
 8002c0c:	7846      	ldrb	r6, [r0, #1]
 8002c0e:	f016 0608 	ands.w	r6, r6, #8
 8002c12:	d10b      	bne.n	8002c2c <_strtol_l.isra.0+0x3c>
 8002c14:	2c2d      	cmp	r4, #45	; 0x2d
 8002c16:	d10b      	bne.n	8002c30 <_strtol_l.isra.0+0x40>
 8002c18:	782c      	ldrb	r4, [r5, #0]
 8002c1a:	2601      	movs	r6, #1
 8002c1c:	f10b 0502 	add.w	r5, fp, #2
 8002c20:	b167      	cbz	r7, 8002c3c <_strtol_l.isra.0+0x4c>
 8002c22:	2f10      	cmp	r7, #16
 8002c24:	d114      	bne.n	8002c50 <_strtol_l.isra.0+0x60>
 8002c26:	2c30      	cmp	r4, #48	; 0x30
 8002c28:	d00a      	beq.n	8002c40 <_strtol_l.isra.0+0x50>
 8002c2a:	e011      	b.n	8002c50 <_strtol_l.isra.0+0x60>
 8002c2c:	46ab      	mov	fp, r5
 8002c2e:	e7e6      	b.n	8002bfe <_strtol_l.isra.0+0xe>
 8002c30:	2c2b      	cmp	r4, #43	; 0x2b
 8002c32:	bf04      	itt	eq
 8002c34:	782c      	ldrbeq	r4, [r5, #0]
 8002c36:	f10b 0502 	addeq.w	r5, fp, #2
 8002c3a:	e7f1      	b.n	8002c20 <_strtol_l.isra.0+0x30>
 8002c3c:	2c30      	cmp	r4, #48	; 0x30
 8002c3e:	d127      	bne.n	8002c90 <_strtol_l.isra.0+0xa0>
 8002c40:	782b      	ldrb	r3, [r5, #0]
 8002c42:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8002c46:	2b58      	cmp	r3, #88	; 0x58
 8002c48:	d14b      	bne.n	8002ce2 <_strtol_l.isra.0+0xf2>
 8002c4a:	786c      	ldrb	r4, [r5, #1]
 8002c4c:	2710      	movs	r7, #16
 8002c4e:	3502      	adds	r5, #2
 8002c50:	2e00      	cmp	r6, #0
 8002c52:	bf0c      	ite	eq
 8002c54:	f06f 4100 	mvneq.w	r1, #2147483648	; 0x80000000
 8002c58:	f04f 4100 	movne.w	r1, #2147483648	; 0x80000000
 8002c5c:	2200      	movs	r2, #0
 8002c5e:	fbb1 fef7 	udiv	lr, r1, r7
 8002c62:	4610      	mov	r0, r2
 8002c64:	fb07 1c1e 	mls	ip, r7, lr, r1
 8002c68:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 8002c6c:	2b09      	cmp	r3, #9
 8002c6e:	d811      	bhi.n	8002c94 <_strtol_l.isra.0+0xa4>
 8002c70:	461c      	mov	r4, r3
 8002c72:	42a7      	cmp	r7, r4
 8002c74:	dd1d      	ble.n	8002cb2 <_strtol_l.isra.0+0xc2>
 8002c76:	1c53      	adds	r3, r2, #1
 8002c78:	d007      	beq.n	8002c8a <_strtol_l.isra.0+0x9a>
 8002c7a:	4586      	cmp	lr, r0
 8002c7c:	d316      	bcc.n	8002cac <_strtol_l.isra.0+0xbc>
 8002c7e:	d101      	bne.n	8002c84 <_strtol_l.isra.0+0x94>
 8002c80:	45a4      	cmp	ip, r4
 8002c82:	db13      	blt.n	8002cac <_strtol_l.isra.0+0xbc>
 8002c84:	fb00 4007 	mla	r0, r0, r7, r4
 8002c88:	2201      	movs	r2, #1
 8002c8a:	f815 4b01 	ldrb.w	r4, [r5], #1
 8002c8e:	e7eb      	b.n	8002c68 <_strtol_l.isra.0+0x78>
 8002c90:	270a      	movs	r7, #10
 8002c92:	e7dd      	b.n	8002c50 <_strtol_l.isra.0+0x60>
 8002c94:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 8002c98:	2b19      	cmp	r3, #25
 8002c9a:	d801      	bhi.n	8002ca0 <_strtol_l.isra.0+0xb0>
 8002c9c:	3c37      	subs	r4, #55	; 0x37
 8002c9e:	e7e8      	b.n	8002c72 <_strtol_l.isra.0+0x82>
 8002ca0:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 8002ca4:	2b19      	cmp	r3, #25
 8002ca6:	d804      	bhi.n	8002cb2 <_strtol_l.isra.0+0xc2>
 8002ca8:	3c57      	subs	r4, #87	; 0x57
 8002caa:	e7e2      	b.n	8002c72 <_strtol_l.isra.0+0x82>
 8002cac:	f04f 32ff 	mov.w	r2, #4294967295
 8002cb0:	e7eb      	b.n	8002c8a <_strtol_l.isra.0+0x9a>
 8002cb2:	1c53      	adds	r3, r2, #1
 8002cb4:	d108      	bne.n	8002cc8 <_strtol_l.isra.0+0xd8>
 8002cb6:	2322      	movs	r3, #34	; 0x22
 8002cb8:	f8c8 3000 	str.w	r3, [r8]
 8002cbc:	4608      	mov	r0, r1
 8002cbe:	f1ba 0f00 	cmp.w	sl, #0
 8002cc2:	d107      	bne.n	8002cd4 <_strtol_l.isra.0+0xe4>
 8002cc4:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002cc8:	b106      	cbz	r6, 8002ccc <_strtol_l.isra.0+0xdc>
 8002cca:	4240      	negs	r0, r0
 8002ccc:	f1ba 0f00 	cmp.w	sl, #0
 8002cd0:	d00c      	beq.n	8002cec <_strtol_l.isra.0+0xfc>
 8002cd2:	b122      	cbz	r2, 8002cde <_strtol_l.isra.0+0xee>
 8002cd4:	3d01      	subs	r5, #1
 8002cd6:	f8ca 5000 	str.w	r5, [sl]
 8002cda:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002cde:	464d      	mov	r5, r9
 8002ce0:	e7f9      	b.n	8002cd6 <_strtol_l.isra.0+0xe6>
 8002ce2:	2430      	movs	r4, #48	; 0x30
 8002ce4:	2f00      	cmp	r7, #0
 8002ce6:	d1b3      	bne.n	8002c50 <_strtol_l.isra.0+0x60>
 8002ce8:	2708      	movs	r7, #8
 8002cea:	e7b1      	b.n	8002c50 <_strtol_l.isra.0+0x60>
 8002cec:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}

08002cf0 <strtol>:
 8002cf0:	4b08      	ldr	r3, [pc, #32]	; (8002d14 <strtol+0x24>)
 8002cf2:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8002cf4:	681c      	ldr	r4, [r3, #0]
 8002cf6:	4d08      	ldr	r5, [pc, #32]	; (8002d18 <strtol+0x28>)
 8002cf8:	6a23      	ldr	r3, [r4, #32]
 8002cfa:	2b00      	cmp	r3, #0
 8002cfc:	bf08      	it	eq
 8002cfe:	462b      	moveq	r3, r5
 8002d00:	9300      	str	r3, [sp, #0]
 8002d02:	4613      	mov	r3, r2
 8002d04:	460a      	mov	r2, r1
 8002d06:	4601      	mov	r1, r0
 8002d08:	4620      	mov	r0, r4
 8002d0a:	f7ff ff71 	bl	8002bf0 <_strtol_l.isra.0>
 8002d0e:	b003      	add	sp, #12
 8002d10:	bd30      	pop	{r4, r5, pc}
 8002d12:	bf00      	nop
 8002d14:	20000010 	.word	0x20000010
 8002d18:	20000074 	.word	0x20000074

08002d1c <__utoa>:
 8002d1c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002d1e:	4c1e      	ldr	r4, [pc, #120]	; (8002d98 <__utoa+0x7c>)
 8002d20:	b08b      	sub	sp, #44	; 0x2c
 8002d22:	4603      	mov	r3, r0
 8002d24:	460f      	mov	r7, r1
 8002d26:	466d      	mov	r5, sp
 8002d28:	f104 0e20 	add.w	lr, r4, #32
 8002d2c:	6820      	ldr	r0, [r4, #0]
 8002d2e:	6861      	ldr	r1, [r4, #4]
 8002d30:	462e      	mov	r6, r5
 8002d32:	c603      	stmia	r6!, {r0, r1}
 8002d34:	3408      	adds	r4, #8
 8002d36:	4574      	cmp	r4, lr
 8002d38:	4635      	mov	r5, r6
 8002d3a:	d1f7      	bne.n	8002d2c <__utoa+0x10>
 8002d3c:	7921      	ldrb	r1, [r4, #4]
 8002d3e:	7131      	strb	r1, [r6, #4]
 8002d40:	1e91      	subs	r1, r2, #2
 8002d42:	6820      	ldr	r0, [r4, #0]
 8002d44:	6030      	str	r0, [r6, #0]
 8002d46:	2922      	cmp	r1, #34	; 0x22
 8002d48:	f04f 0100 	mov.w	r1, #0
 8002d4c:	d904      	bls.n	8002d58 <__utoa+0x3c>
 8002d4e:	7039      	strb	r1, [r7, #0]
 8002d50:	460f      	mov	r7, r1
 8002d52:	4638      	mov	r0, r7
 8002d54:	b00b      	add	sp, #44	; 0x2c
 8002d56:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002d58:	1e78      	subs	r0, r7, #1
 8002d5a:	4606      	mov	r6, r0
 8002d5c:	fbb3 f5f2 	udiv	r5, r3, r2
 8002d60:	f10d 0e28 	add.w	lr, sp, #40	; 0x28
 8002d64:	fb02 3315 	mls	r3, r2, r5, r3
 8002d68:	4473      	add	r3, lr
 8002d6a:	1c4c      	adds	r4, r1, #1
 8002d6c:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8002d70:	f806 3f01 	strb.w	r3, [r6, #1]!
 8002d74:	462b      	mov	r3, r5
 8002d76:	b965      	cbnz	r5, 8002d92 <__utoa+0x76>
 8002d78:	553d      	strb	r5, [r7, r4]
 8002d7a:	187a      	adds	r2, r7, r1
 8002d7c:	1acc      	subs	r4, r1, r3
 8002d7e:	42a3      	cmp	r3, r4
 8002d80:	dae7      	bge.n	8002d52 <__utoa+0x36>
 8002d82:	7844      	ldrb	r4, [r0, #1]
 8002d84:	7815      	ldrb	r5, [r2, #0]
 8002d86:	f800 5f01 	strb.w	r5, [r0, #1]!
 8002d8a:	3301      	adds	r3, #1
 8002d8c:	f802 4901 	strb.w	r4, [r2], #-1
 8002d90:	e7f4      	b.n	8002d7c <__utoa+0x60>
 8002d92:	4621      	mov	r1, r4
 8002d94:	e7e2      	b.n	8002d5c <__utoa+0x40>
 8002d96:	bf00      	nop
 8002d98:	08003e30 	.word	0x08003e30

08002d9c <rshift>:
 8002d9c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002d9e:	6906      	ldr	r6, [r0, #16]
 8002da0:	114b      	asrs	r3, r1, #5
 8002da2:	42b3      	cmp	r3, r6
 8002da4:	f100 0514 	add.w	r5, r0, #20
 8002da8:	da2b      	bge.n	8002e02 <rshift+0x66>
 8002daa:	f011 011f 	ands.w	r1, r1, #31
 8002dae:	eb05 0686 	add.w	r6, r5, r6, lsl #2
 8002db2:	eb05 0283 	add.w	r2, r5, r3, lsl #2
 8002db6:	d108      	bne.n	8002dca <rshift+0x2e>
 8002db8:	4629      	mov	r1, r5
 8002dba:	42b2      	cmp	r2, r6
 8002dbc:	460b      	mov	r3, r1
 8002dbe:	d210      	bcs.n	8002de2 <rshift+0x46>
 8002dc0:	f852 3b04 	ldr.w	r3, [r2], #4
 8002dc4:	f841 3b04 	str.w	r3, [r1], #4
 8002dc8:	e7f7      	b.n	8002dba <rshift+0x1e>
 8002dca:	f855 4023 	ldr.w	r4, [r5, r3, lsl #2]
 8002dce:	f1c1 0e20 	rsb	lr, r1, #32
 8002dd2:	3204      	adds	r2, #4
 8002dd4:	40cc      	lsrs	r4, r1
 8002dd6:	462b      	mov	r3, r5
 8002dd8:	42b2      	cmp	r2, r6
 8002dda:	d308      	bcc.n	8002dee <rshift+0x52>
 8002ddc:	601c      	str	r4, [r3, #0]
 8002dde:	b104      	cbz	r4, 8002de2 <rshift+0x46>
 8002de0:	3304      	adds	r3, #4
 8002de2:	1b5b      	subs	r3, r3, r5
 8002de4:	109b      	asrs	r3, r3, #2
 8002de6:	6103      	str	r3, [r0, #16]
 8002de8:	b903      	cbnz	r3, 8002dec <rshift+0x50>
 8002dea:	6143      	str	r3, [r0, #20]
 8002dec:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002dee:	6817      	ldr	r7, [r2, #0]
 8002df0:	fa07 f70e 	lsl.w	r7, r7, lr
 8002df4:	433c      	orrs	r4, r7
 8002df6:	f843 4b04 	str.w	r4, [r3], #4
 8002dfa:	f852 4b04 	ldr.w	r4, [r2], #4
 8002dfe:	40cc      	lsrs	r4, r1
 8002e00:	e7ea      	b.n	8002dd8 <rshift+0x3c>
 8002e02:	462b      	mov	r3, r5
 8002e04:	e7ed      	b.n	8002de2 <rshift+0x46>

08002e06 <__hexdig_fun>:
 8002e06:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8002e0a:	2b09      	cmp	r3, #9
 8002e0c:	d802      	bhi.n	8002e14 <__hexdig_fun+0xe>
 8002e0e:	3820      	subs	r0, #32
 8002e10:	b2c0      	uxtb	r0, r0
 8002e12:	4770      	bx	lr
 8002e14:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 8002e18:	2b05      	cmp	r3, #5
 8002e1a:	d801      	bhi.n	8002e20 <__hexdig_fun+0x1a>
 8002e1c:	3847      	subs	r0, #71	; 0x47
 8002e1e:	e7f7      	b.n	8002e10 <__hexdig_fun+0xa>
 8002e20:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 8002e24:	2b05      	cmp	r3, #5
 8002e26:	d801      	bhi.n	8002e2c <__hexdig_fun+0x26>
 8002e28:	3827      	subs	r0, #39	; 0x27
 8002e2a:	e7f1      	b.n	8002e10 <__hexdig_fun+0xa>
 8002e2c:	2000      	movs	r0, #0
 8002e2e:	4770      	bx	lr

08002e30 <__gethex>:
 8002e30:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002e34:	b08b      	sub	sp, #44	; 0x2c
 8002e36:	468a      	mov	sl, r1
 8002e38:	9002      	str	r0, [sp, #8]
 8002e3a:	9816      	ldr	r0, [sp, #88]	; 0x58
 8002e3c:	9306      	str	r3, [sp, #24]
 8002e3e:	4690      	mov	r8, r2
 8002e40:	f000 facc 	bl	80033dc <__localeconv_l>
 8002e44:	6803      	ldr	r3, [r0, #0]
 8002e46:	9303      	str	r3, [sp, #12]
 8002e48:	4618      	mov	r0, r3
 8002e4a:	f7fd f9bd 	bl	80001c8 <strlen>
 8002e4e:	9b03      	ldr	r3, [sp, #12]
 8002e50:	9001      	str	r0, [sp, #4]
 8002e52:	4403      	add	r3, r0
 8002e54:	f04f 0b00 	mov.w	fp, #0
 8002e58:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 8002e5c:	9307      	str	r3, [sp, #28]
 8002e5e:	f8da 3000 	ldr.w	r3, [sl]
 8002e62:	3302      	adds	r3, #2
 8002e64:	461f      	mov	r7, r3
 8002e66:	f813 0b01 	ldrb.w	r0, [r3], #1
 8002e6a:	2830      	cmp	r0, #48	; 0x30
 8002e6c:	d06c      	beq.n	8002f48 <__gethex+0x118>
 8002e6e:	f7ff ffca 	bl	8002e06 <__hexdig_fun>
 8002e72:	4604      	mov	r4, r0
 8002e74:	2800      	cmp	r0, #0
 8002e76:	d16a      	bne.n	8002f4e <__gethex+0x11e>
 8002e78:	9a01      	ldr	r2, [sp, #4]
 8002e7a:	9903      	ldr	r1, [sp, #12]
 8002e7c:	4638      	mov	r0, r7
 8002e7e:	f000 ff35 	bl	8003cec <strncmp>
 8002e82:	2800      	cmp	r0, #0
 8002e84:	d166      	bne.n	8002f54 <__gethex+0x124>
 8002e86:	9b01      	ldr	r3, [sp, #4]
 8002e88:	5cf8      	ldrb	r0, [r7, r3]
 8002e8a:	18fe      	adds	r6, r7, r3
 8002e8c:	f7ff ffbb 	bl	8002e06 <__hexdig_fun>
 8002e90:	2800      	cmp	r0, #0
 8002e92:	d062      	beq.n	8002f5a <__gethex+0x12a>
 8002e94:	4633      	mov	r3, r6
 8002e96:	7818      	ldrb	r0, [r3, #0]
 8002e98:	2830      	cmp	r0, #48	; 0x30
 8002e9a:	461f      	mov	r7, r3
 8002e9c:	f103 0301 	add.w	r3, r3, #1
 8002ea0:	d0f9      	beq.n	8002e96 <__gethex+0x66>
 8002ea2:	f7ff ffb0 	bl	8002e06 <__hexdig_fun>
 8002ea6:	fab0 f580 	clz	r5, r0
 8002eaa:	096d      	lsrs	r5, r5, #5
 8002eac:	4634      	mov	r4, r6
 8002eae:	f04f 0b01 	mov.w	fp, #1
 8002eb2:	463a      	mov	r2, r7
 8002eb4:	4616      	mov	r6, r2
 8002eb6:	3201      	adds	r2, #1
 8002eb8:	7830      	ldrb	r0, [r6, #0]
 8002eba:	f7ff ffa4 	bl	8002e06 <__hexdig_fun>
 8002ebe:	2800      	cmp	r0, #0
 8002ec0:	d1f8      	bne.n	8002eb4 <__gethex+0x84>
 8002ec2:	9a01      	ldr	r2, [sp, #4]
 8002ec4:	9903      	ldr	r1, [sp, #12]
 8002ec6:	4630      	mov	r0, r6
 8002ec8:	f000 ff10 	bl	8003cec <strncmp>
 8002ecc:	b950      	cbnz	r0, 8002ee4 <__gethex+0xb4>
 8002ece:	b954      	cbnz	r4, 8002ee6 <__gethex+0xb6>
 8002ed0:	9b01      	ldr	r3, [sp, #4]
 8002ed2:	18f4      	adds	r4, r6, r3
 8002ed4:	4622      	mov	r2, r4
 8002ed6:	4616      	mov	r6, r2
 8002ed8:	3201      	adds	r2, #1
 8002eda:	7830      	ldrb	r0, [r6, #0]
 8002edc:	f7ff ff93 	bl	8002e06 <__hexdig_fun>
 8002ee0:	2800      	cmp	r0, #0
 8002ee2:	d1f8      	bne.n	8002ed6 <__gethex+0xa6>
 8002ee4:	b10c      	cbz	r4, 8002eea <__gethex+0xba>
 8002ee6:	1ba4      	subs	r4, r4, r6
 8002ee8:	00a4      	lsls	r4, r4, #2
 8002eea:	7833      	ldrb	r3, [r6, #0]
 8002eec:	2b50      	cmp	r3, #80	; 0x50
 8002eee:	d001      	beq.n	8002ef4 <__gethex+0xc4>
 8002ef0:	2b70      	cmp	r3, #112	; 0x70
 8002ef2:	d140      	bne.n	8002f76 <__gethex+0x146>
 8002ef4:	7873      	ldrb	r3, [r6, #1]
 8002ef6:	2b2b      	cmp	r3, #43	; 0x2b
 8002ef8:	d035      	beq.n	8002f66 <__gethex+0x136>
 8002efa:	2b2d      	cmp	r3, #45	; 0x2d
 8002efc:	d02f      	beq.n	8002f5e <__gethex+0x12e>
 8002efe:	1c71      	adds	r1, r6, #1
 8002f00:	f04f 0900 	mov.w	r9, #0
 8002f04:	7808      	ldrb	r0, [r1, #0]
 8002f06:	f7ff ff7e 	bl	8002e06 <__hexdig_fun>
 8002f0a:	1e43      	subs	r3, r0, #1
 8002f0c:	b2db      	uxtb	r3, r3
 8002f0e:	2b18      	cmp	r3, #24
 8002f10:	d831      	bhi.n	8002f76 <__gethex+0x146>
 8002f12:	f1a0 0210 	sub.w	r2, r0, #16
 8002f16:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8002f1a:	f7ff ff74 	bl	8002e06 <__hexdig_fun>
 8002f1e:	1e43      	subs	r3, r0, #1
 8002f20:	b2db      	uxtb	r3, r3
 8002f22:	2b18      	cmp	r3, #24
 8002f24:	d922      	bls.n	8002f6c <__gethex+0x13c>
 8002f26:	f1b9 0f00 	cmp.w	r9, #0
 8002f2a:	d000      	beq.n	8002f2e <__gethex+0xfe>
 8002f2c:	4252      	negs	r2, r2
 8002f2e:	4414      	add	r4, r2
 8002f30:	f8ca 1000 	str.w	r1, [sl]
 8002f34:	b30d      	cbz	r5, 8002f7a <__gethex+0x14a>
 8002f36:	f1bb 0f00 	cmp.w	fp, #0
 8002f3a:	bf14      	ite	ne
 8002f3c:	2700      	movne	r7, #0
 8002f3e:	2706      	moveq	r7, #6
 8002f40:	4638      	mov	r0, r7
 8002f42:	b00b      	add	sp, #44	; 0x2c
 8002f44:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002f48:	f10b 0b01 	add.w	fp, fp, #1
 8002f4c:	e78a      	b.n	8002e64 <__gethex+0x34>
 8002f4e:	2500      	movs	r5, #0
 8002f50:	462c      	mov	r4, r5
 8002f52:	e7ae      	b.n	8002eb2 <__gethex+0x82>
 8002f54:	463e      	mov	r6, r7
 8002f56:	2501      	movs	r5, #1
 8002f58:	e7c7      	b.n	8002eea <__gethex+0xba>
 8002f5a:	4604      	mov	r4, r0
 8002f5c:	e7fb      	b.n	8002f56 <__gethex+0x126>
 8002f5e:	f04f 0901 	mov.w	r9, #1
 8002f62:	1cb1      	adds	r1, r6, #2
 8002f64:	e7ce      	b.n	8002f04 <__gethex+0xd4>
 8002f66:	f04f 0900 	mov.w	r9, #0
 8002f6a:	e7fa      	b.n	8002f62 <__gethex+0x132>
 8002f6c:	230a      	movs	r3, #10
 8002f6e:	fb03 0202 	mla	r2, r3, r2, r0
 8002f72:	3a10      	subs	r2, #16
 8002f74:	e7cf      	b.n	8002f16 <__gethex+0xe6>
 8002f76:	4631      	mov	r1, r6
 8002f78:	e7da      	b.n	8002f30 <__gethex+0x100>
 8002f7a:	1bf3      	subs	r3, r6, r7
 8002f7c:	3b01      	subs	r3, #1
 8002f7e:	4629      	mov	r1, r5
 8002f80:	2b07      	cmp	r3, #7
 8002f82:	dc49      	bgt.n	8003018 <__gethex+0x1e8>
 8002f84:	9802      	ldr	r0, [sp, #8]
 8002f86:	f000 fa48 	bl	800341a <_Balloc>
 8002f8a:	9b01      	ldr	r3, [sp, #4]
 8002f8c:	f100 0914 	add.w	r9, r0, #20
 8002f90:	f04f 0b00 	mov.w	fp, #0
 8002f94:	f1c3 0301 	rsb	r3, r3, #1
 8002f98:	4605      	mov	r5, r0
 8002f9a:	f8cd 9010 	str.w	r9, [sp, #16]
 8002f9e:	46da      	mov	sl, fp
 8002fa0:	9308      	str	r3, [sp, #32]
 8002fa2:	42b7      	cmp	r7, r6
 8002fa4:	d33b      	bcc.n	800301e <__gethex+0x1ee>
 8002fa6:	9804      	ldr	r0, [sp, #16]
 8002fa8:	f840 ab04 	str.w	sl, [r0], #4
 8002fac:	eba0 0009 	sub.w	r0, r0, r9
 8002fb0:	1080      	asrs	r0, r0, #2
 8002fb2:	6128      	str	r0, [r5, #16]
 8002fb4:	0147      	lsls	r7, r0, #5
 8002fb6:	4650      	mov	r0, sl
 8002fb8:	f000 faf3 	bl	80035a2 <__hi0bits>
 8002fbc:	f8d8 6000 	ldr.w	r6, [r8]
 8002fc0:	1a3f      	subs	r7, r7, r0
 8002fc2:	42b7      	cmp	r7, r6
 8002fc4:	dd64      	ble.n	8003090 <__gethex+0x260>
 8002fc6:	1bbf      	subs	r7, r7, r6
 8002fc8:	4639      	mov	r1, r7
 8002fca:	4628      	mov	r0, r5
 8002fcc:	f000 fdf1 	bl	8003bb2 <__any_on>
 8002fd0:	4682      	mov	sl, r0
 8002fd2:	b178      	cbz	r0, 8002ff4 <__gethex+0x1c4>
 8002fd4:	1e7b      	subs	r3, r7, #1
 8002fd6:	1159      	asrs	r1, r3, #5
 8002fd8:	f003 021f 	and.w	r2, r3, #31
 8002fdc:	f04f 0a01 	mov.w	sl, #1
 8002fe0:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 8002fe4:	fa0a f202 	lsl.w	r2, sl, r2
 8002fe8:	420a      	tst	r2, r1
 8002fea:	d003      	beq.n	8002ff4 <__gethex+0x1c4>
 8002fec:	4553      	cmp	r3, sl
 8002fee:	dc46      	bgt.n	800307e <__gethex+0x24e>
 8002ff0:	f04f 0a02 	mov.w	sl, #2
 8002ff4:	4639      	mov	r1, r7
 8002ff6:	4628      	mov	r0, r5
 8002ff8:	f7ff fed0 	bl	8002d9c <rshift>
 8002ffc:	443c      	add	r4, r7
 8002ffe:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8003002:	429c      	cmp	r4, r3
 8003004:	dd52      	ble.n	80030ac <__gethex+0x27c>
 8003006:	4629      	mov	r1, r5
 8003008:	9802      	ldr	r0, [sp, #8]
 800300a:	f000 fa3a 	bl	8003482 <_Bfree>
 800300e:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8003010:	2300      	movs	r3, #0
 8003012:	6013      	str	r3, [r2, #0]
 8003014:	27a3      	movs	r7, #163	; 0xa3
 8003016:	e793      	b.n	8002f40 <__gethex+0x110>
 8003018:	3101      	adds	r1, #1
 800301a:	105b      	asrs	r3, r3, #1
 800301c:	e7b0      	b.n	8002f80 <__gethex+0x150>
 800301e:	1e73      	subs	r3, r6, #1
 8003020:	9305      	str	r3, [sp, #20]
 8003022:	9a07      	ldr	r2, [sp, #28]
 8003024:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8003028:	4293      	cmp	r3, r2
 800302a:	d018      	beq.n	800305e <__gethex+0x22e>
 800302c:	f1bb 0f20 	cmp.w	fp, #32
 8003030:	d107      	bne.n	8003042 <__gethex+0x212>
 8003032:	9b04      	ldr	r3, [sp, #16]
 8003034:	f8c3 a000 	str.w	sl, [r3]
 8003038:	3304      	adds	r3, #4
 800303a:	f04f 0a00 	mov.w	sl, #0
 800303e:	9304      	str	r3, [sp, #16]
 8003040:	46d3      	mov	fp, sl
 8003042:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 8003046:	f7ff fede 	bl	8002e06 <__hexdig_fun>
 800304a:	f000 000f 	and.w	r0, r0, #15
 800304e:	fa00 f00b 	lsl.w	r0, r0, fp
 8003052:	ea4a 0a00 	orr.w	sl, sl, r0
 8003056:	f10b 0b04 	add.w	fp, fp, #4
 800305a:	9b05      	ldr	r3, [sp, #20]
 800305c:	e00d      	b.n	800307a <__gethex+0x24a>
 800305e:	9b05      	ldr	r3, [sp, #20]
 8003060:	9a08      	ldr	r2, [sp, #32]
 8003062:	4413      	add	r3, r2
 8003064:	429f      	cmp	r7, r3
 8003066:	d8e1      	bhi.n	800302c <__gethex+0x1fc>
 8003068:	4618      	mov	r0, r3
 800306a:	9a01      	ldr	r2, [sp, #4]
 800306c:	9903      	ldr	r1, [sp, #12]
 800306e:	9309      	str	r3, [sp, #36]	; 0x24
 8003070:	f000 fe3c 	bl	8003cec <strncmp>
 8003074:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003076:	2800      	cmp	r0, #0
 8003078:	d1d8      	bne.n	800302c <__gethex+0x1fc>
 800307a:	461e      	mov	r6, r3
 800307c:	e791      	b.n	8002fa2 <__gethex+0x172>
 800307e:	1eb9      	subs	r1, r7, #2
 8003080:	4628      	mov	r0, r5
 8003082:	f000 fd96 	bl	8003bb2 <__any_on>
 8003086:	2800      	cmp	r0, #0
 8003088:	d0b2      	beq.n	8002ff0 <__gethex+0x1c0>
 800308a:	f04f 0a03 	mov.w	sl, #3
 800308e:	e7b1      	b.n	8002ff4 <__gethex+0x1c4>
 8003090:	da09      	bge.n	80030a6 <__gethex+0x276>
 8003092:	1bf7      	subs	r7, r6, r7
 8003094:	4629      	mov	r1, r5
 8003096:	463a      	mov	r2, r7
 8003098:	9802      	ldr	r0, [sp, #8]
 800309a:	f000 fbb5 	bl	8003808 <__lshift>
 800309e:	1be4      	subs	r4, r4, r7
 80030a0:	4605      	mov	r5, r0
 80030a2:	f100 0914 	add.w	r9, r0, #20
 80030a6:	f04f 0a00 	mov.w	sl, #0
 80030aa:	e7a8      	b.n	8002ffe <__gethex+0x1ce>
 80030ac:	f8d8 0004 	ldr.w	r0, [r8, #4]
 80030b0:	4284      	cmp	r4, r0
 80030b2:	da6a      	bge.n	800318a <__gethex+0x35a>
 80030b4:	1b04      	subs	r4, r0, r4
 80030b6:	42a6      	cmp	r6, r4
 80030b8:	dc2e      	bgt.n	8003118 <__gethex+0x2e8>
 80030ba:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80030be:	2b02      	cmp	r3, #2
 80030c0:	d022      	beq.n	8003108 <__gethex+0x2d8>
 80030c2:	2b03      	cmp	r3, #3
 80030c4:	d024      	beq.n	8003110 <__gethex+0x2e0>
 80030c6:	2b01      	cmp	r3, #1
 80030c8:	d115      	bne.n	80030f6 <__gethex+0x2c6>
 80030ca:	42a6      	cmp	r6, r4
 80030cc:	d113      	bne.n	80030f6 <__gethex+0x2c6>
 80030ce:	2e01      	cmp	r6, #1
 80030d0:	dc0b      	bgt.n	80030ea <__gethex+0x2ba>
 80030d2:	9a06      	ldr	r2, [sp, #24]
 80030d4:	f8d8 3004 	ldr.w	r3, [r8, #4]
 80030d8:	6013      	str	r3, [r2, #0]
 80030da:	2301      	movs	r3, #1
 80030dc:	612b      	str	r3, [r5, #16]
 80030de:	f8c9 3000 	str.w	r3, [r9]
 80030e2:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80030e4:	2762      	movs	r7, #98	; 0x62
 80030e6:	601d      	str	r5, [r3, #0]
 80030e8:	e72a      	b.n	8002f40 <__gethex+0x110>
 80030ea:	1e71      	subs	r1, r6, #1
 80030ec:	4628      	mov	r0, r5
 80030ee:	f000 fd60 	bl	8003bb2 <__any_on>
 80030f2:	2800      	cmp	r0, #0
 80030f4:	d1ed      	bne.n	80030d2 <__gethex+0x2a2>
 80030f6:	4629      	mov	r1, r5
 80030f8:	9802      	ldr	r0, [sp, #8]
 80030fa:	f000 f9c2 	bl	8003482 <_Bfree>
 80030fe:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8003100:	2300      	movs	r3, #0
 8003102:	6013      	str	r3, [r2, #0]
 8003104:	2750      	movs	r7, #80	; 0x50
 8003106:	e71b      	b.n	8002f40 <__gethex+0x110>
 8003108:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800310a:	2b00      	cmp	r3, #0
 800310c:	d0e1      	beq.n	80030d2 <__gethex+0x2a2>
 800310e:	e7f2      	b.n	80030f6 <__gethex+0x2c6>
 8003110:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8003112:	2b00      	cmp	r3, #0
 8003114:	d1dd      	bne.n	80030d2 <__gethex+0x2a2>
 8003116:	e7ee      	b.n	80030f6 <__gethex+0x2c6>
 8003118:	1e67      	subs	r7, r4, #1
 800311a:	f1ba 0f00 	cmp.w	sl, #0
 800311e:	d131      	bne.n	8003184 <__gethex+0x354>
 8003120:	b127      	cbz	r7, 800312c <__gethex+0x2fc>
 8003122:	4639      	mov	r1, r7
 8003124:	4628      	mov	r0, r5
 8003126:	f000 fd44 	bl	8003bb2 <__any_on>
 800312a:	4682      	mov	sl, r0
 800312c:	117a      	asrs	r2, r7, #5
 800312e:	2301      	movs	r3, #1
 8003130:	f007 071f 	and.w	r7, r7, #31
 8003134:	fa03 f707 	lsl.w	r7, r3, r7
 8003138:	f859 3022 	ldr.w	r3, [r9, r2, lsl #2]
 800313c:	4621      	mov	r1, r4
 800313e:	421f      	tst	r7, r3
 8003140:	4628      	mov	r0, r5
 8003142:	bf18      	it	ne
 8003144:	f04a 0a02 	orrne.w	sl, sl, #2
 8003148:	1b36      	subs	r6, r6, r4
 800314a:	f7ff fe27 	bl	8002d9c <rshift>
 800314e:	f8d8 4004 	ldr.w	r4, [r8, #4]
 8003152:	2702      	movs	r7, #2
 8003154:	f1ba 0f00 	cmp.w	sl, #0
 8003158:	d045      	beq.n	80031e6 <__gethex+0x3b6>
 800315a:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800315e:	2b02      	cmp	r3, #2
 8003160:	d015      	beq.n	800318e <__gethex+0x35e>
 8003162:	2b03      	cmp	r3, #3
 8003164:	d017      	beq.n	8003196 <__gethex+0x366>
 8003166:	2b01      	cmp	r3, #1
 8003168:	d109      	bne.n	800317e <__gethex+0x34e>
 800316a:	f01a 0f02 	tst.w	sl, #2
 800316e:	d006      	beq.n	800317e <__gethex+0x34e>
 8003170:	f8d9 3000 	ldr.w	r3, [r9]
 8003174:	ea4a 0a03 	orr.w	sl, sl, r3
 8003178:	f01a 0f01 	tst.w	sl, #1
 800317c:	d10e      	bne.n	800319c <__gethex+0x36c>
 800317e:	f047 0710 	orr.w	r7, r7, #16
 8003182:	e030      	b.n	80031e6 <__gethex+0x3b6>
 8003184:	f04f 0a01 	mov.w	sl, #1
 8003188:	e7d0      	b.n	800312c <__gethex+0x2fc>
 800318a:	2701      	movs	r7, #1
 800318c:	e7e2      	b.n	8003154 <__gethex+0x324>
 800318e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8003190:	f1c3 0301 	rsb	r3, r3, #1
 8003194:	9315      	str	r3, [sp, #84]	; 0x54
 8003196:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8003198:	2b00      	cmp	r3, #0
 800319a:	d0f0      	beq.n	800317e <__gethex+0x34e>
 800319c:	f8d5 9010 	ldr.w	r9, [r5, #16]
 80031a0:	f105 0314 	add.w	r3, r5, #20
 80031a4:	ea4f 0a89 	mov.w	sl, r9, lsl #2
 80031a8:	eb03 010a 	add.w	r1, r3, sl
 80031ac:	2000      	movs	r0, #0
 80031ae:	681a      	ldr	r2, [r3, #0]
 80031b0:	f1b2 3fff 	cmp.w	r2, #4294967295
 80031b4:	d01c      	beq.n	80031f0 <__gethex+0x3c0>
 80031b6:	3201      	adds	r2, #1
 80031b8:	601a      	str	r2, [r3, #0]
 80031ba:	2f02      	cmp	r7, #2
 80031bc:	f105 0314 	add.w	r3, r5, #20
 80031c0:	d138      	bne.n	8003234 <__gethex+0x404>
 80031c2:	f8d8 2000 	ldr.w	r2, [r8]
 80031c6:	3a01      	subs	r2, #1
 80031c8:	4296      	cmp	r6, r2
 80031ca:	d10a      	bne.n	80031e2 <__gethex+0x3b2>
 80031cc:	1171      	asrs	r1, r6, #5
 80031ce:	2201      	movs	r2, #1
 80031d0:	f006 061f 	and.w	r6, r6, #31
 80031d4:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80031d8:	fa02 f606 	lsl.w	r6, r2, r6
 80031dc:	421e      	tst	r6, r3
 80031de:	bf18      	it	ne
 80031e0:	4617      	movne	r7, r2
 80031e2:	f047 0720 	orr.w	r7, r7, #32
 80031e6:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80031e8:	601d      	str	r5, [r3, #0]
 80031ea:	9b06      	ldr	r3, [sp, #24]
 80031ec:	601c      	str	r4, [r3, #0]
 80031ee:	e6a7      	b.n	8002f40 <__gethex+0x110>
 80031f0:	f843 0b04 	str.w	r0, [r3], #4
 80031f4:	4299      	cmp	r1, r3
 80031f6:	d8da      	bhi.n	80031ae <__gethex+0x37e>
 80031f8:	68ab      	ldr	r3, [r5, #8]
 80031fa:	4599      	cmp	r9, r3
 80031fc:	db12      	blt.n	8003224 <__gethex+0x3f4>
 80031fe:	6869      	ldr	r1, [r5, #4]
 8003200:	9802      	ldr	r0, [sp, #8]
 8003202:	3101      	adds	r1, #1
 8003204:	f000 f909 	bl	800341a <_Balloc>
 8003208:	692a      	ldr	r2, [r5, #16]
 800320a:	3202      	adds	r2, #2
 800320c:	f105 010c 	add.w	r1, r5, #12
 8003210:	4683      	mov	fp, r0
 8003212:	0092      	lsls	r2, r2, #2
 8003214:	300c      	adds	r0, #12
 8003216:	f000 f8f5 	bl	8003404 <memcpy>
 800321a:	4629      	mov	r1, r5
 800321c:	9802      	ldr	r0, [sp, #8]
 800321e:	f000 f930 	bl	8003482 <_Bfree>
 8003222:	465d      	mov	r5, fp
 8003224:	692b      	ldr	r3, [r5, #16]
 8003226:	1c5a      	adds	r2, r3, #1
 8003228:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 800322c:	612a      	str	r2, [r5, #16]
 800322e:	2201      	movs	r2, #1
 8003230:	615a      	str	r2, [r3, #20]
 8003232:	e7c2      	b.n	80031ba <__gethex+0x38a>
 8003234:	692a      	ldr	r2, [r5, #16]
 8003236:	4591      	cmp	r9, r2
 8003238:	da0b      	bge.n	8003252 <__gethex+0x422>
 800323a:	2101      	movs	r1, #1
 800323c:	4628      	mov	r0, r5
 800323e:	f7ff fdad 	bl	8002d9c <rshift>
 8003242:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8003246:	3401      	adds	r4, #1
 8003248:	429c      	cmp	r4, r3
 800324a:	f73f aedc 	bgt.w	8003006 <__gethex+0x1d6>
 800324e:	2701      	movs	r7, #1
 8003250:	e7c7      	b.n	80031e2 <__gethex+0x3b2>
 8003252:	f016 061f 	ands.w	r6, r6, #31
 8003256:	d0fa      	beq.n	800324e <__gethex+0x41e>
 8003258:	449a      	add	sl, r3
 800325a:	f1c6 0620 	rsb	r6, r6, #32
 800325e:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 8003262:	f000 f99e 	bl	80035a2 <__hi0bits>
 8003266:	42b0      	cmp	r0, r6
 8003268:	dbe7      	blt.n	800323a <__gethex+0x40a>
 800326a:	e7f0      	b.n	800324e <__gethex+0x41e>

0800326c <L_shift>:
 800326c:	f1c2 0208 	rsb	r2, r2, #8
 8003270:	0092      	lsls	r2, r2, #2
 8003272:	b570      	push	{r4, r5, r6, lr}
 8003274:	f1c2 0620 	rsb	r6, r2, #32
 8003278:	6843      	ldr	r3, [r0, #4]
 800327a:	6804      	ldr	r4, [r0, #0]
 800327c:	fa03 f506 	lsl.w	r5, r3, r6
 8003280:	432c      	orrs	r4, r5
 8003282:	40d3      	lsrs	r3, r2
 8003284:	6004      	str	r4, [r0, #0]
 8003286:	f840 3f04 	str.w	r3, [r0, #4]!
 800328a:	4288      	cmp	r0, r1
 800328c:	d3f4      	bcc.n	8003278 <L_shift+0xc>
 800328e:	bd70      	pop	{r4, r5, r6, pc}

08003290 <__match>:
 8003290:	b530      	push	{r4, r5, lr}
 8003292:	6803      	ldr	r3, [r0, #0]
 8003294:	f811 4b01 	ldrb.w	r4, [r1], #1
 8003298:	3301      	adds	r3, #1
 800329a:	b914      	cbnz	r4, 80032a2 <__match+0x12>
 800329c:	6003      	str	r3, [r0, #0]
 800329e:	2001      	movs	r0, #1
 80032a0:	bd30      	pop	{r4, r5, pc}
 80032a2:	781a      	ldrb	r2, [r3, #0]
 80032a4:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 80032a8:	2d19      	cmp	r5, #25
 80032aa:	bf98      	it	ls
 80032ac:	3220      	addls	r2, #32
 80032ae:	42a2      	cmp	r2, r4
 80032b0:	d0f0      	beq.n	8003294 <__match+0x4>
 80032b2:	2000      	movs	r0, #0
 80032b4:	bd30      	pop	{r4, r5, pc}

080032b6 <__hexnan>:
 80032b6:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80032ba:	680b      	ldr	r3, [r1, #0]
 80032bc:	6801      	ldr	r1, [r0, #0]
 80032be:	115f      	asrs	r7, r3, #5
 80032c0:	eb02 0787 	add.w	r7, r2, r7, lsl #2
 80032c4:	f013 031f 	ands.w	r3, r3, #31
 80032c8:	b087      	sub	sp, #28
 80032ca:	bf18      	it	ne
 80032cc:	3704      	addne	r7, #4
 80032ce:	2500      	movs	r5, #0
 80032d0:	1f3e      	subs	r6, r7, #4
 80032d2:	4682      	mov	sl, r0
 80032d4:	4690      	mov	r8, r2
 80032d6:	9302      	str	r3, [sp, #8]
 80032d8:	f847 5c04 	str.w	r5, [r7, #-4]
 80032dc:	46b1      	mov	r9, r6
 80032de:	4634      	mov	r4, r6
 80032e0:	9501      	str	r5, [sp, #4]
 80032e2:	46ab      	mov	fp, r5
 80032e4:	784a      	ldrb	r2, [r1, #1]
 80032e6:	1c4b      	adds	r3, r1, #1
 80032e8:	9303      	str	r3, [sp, #12]
 80032ea:	b342      	cbz	r2, 800333e <__hexnan+0x88>
 80032ec:	4610      	mov	r0, r2
 80032ee:	9105      	str	r1, [sp, #20]
 80032f0:	9204      	str	r2, [sp, #16]
 80032f2:	f7ff fd88 	bl	8002e06 <__hexdig_fun>
 80032f6:	2800      	cmp	r0, #0
 80032f8:	d143      	bne.n	8003382 <__hexnan+0xcc>
 80032fa:	9a04      	ldr	r2, [sp, #16]
 80032fc:	9905      	ldr	r1, [sp, #20]
 80032fe:	2a20      	cmp	r2, #32
 8003300:	d818      	bhi.n	8003334 <__hexnan+0x7e>
 8003302:	9b01      	ldr	r3, [sp, #4]
 8003304:	459b      	cmp	fp, r3
 8003306:	dd13      	ble.n	8003330 <__hexnan+0x7a>
 8003308:	454c      	cmp	r4, r9
 800330a:	d206      	bcs.n	800331a <__hexnan+0x64>
 800330c:	2d07      	cmp	r5, #7
 800330e:	dc04      	bgt.n	800331a <__hexnan+0x64>
 8003310:	462a      	mov	r2, r5
 8003312:	4649      	mov	r1, r9
 8003314:	4620      	mov	r0, r4
 8003316:	f7ff ffa9 	bl	800326c <L_shift>
 800331a:	4544      	cmp	r4, r8
 800331c:	d944      	bls.n	80033a8 <__hexnan+0xf2>
 800331e:	2300      	movs	r3, #0
 8003320:	f1a4 0904 	sub.w	r9, r4, #4
 8003324:	f844 3c04 	str.w	r3, [r4, #-4]
 8003328:	f8cd b004 	str.w	fp, [sp, #4]
 800332c:	464c      	mov	r4, r9
 800332e:	461d      	mov	r5, r3
 8003330:	9903      	ldr	r1, [sp, #12]
 8003332:	e7d7      	b.n	80032e4 <__hexnan+0x2e>
 8003334:	2a29      	cmp	r2, #41	; 0x29
 8003336:	d14a      	bne.n	80033ce <__hexnan+0x118>
 8003338:	3102      	adds	r1, #2
 800333a:	f8ca 1000 	str.w	r1, [sl]
 800333e:	f1bb 0f00 	cmp.w	fp, #0
 8003342:	d044      	beq.n	80033ce <__hexnan+0x118>
 8003344:	454c      	cmp	r4, r9
 8003346:	d206      	bcs.n	8003356 <__hexnan+0xa0>
 8003348:	2d07      	cmp	r5, #7
 800334a:	dc04      	bgt.n	8003356 <__hexnan+0xa0>
 800334c:	462a      	mov	r2, r5
 800334e:	4649      	mov	r1, r9
 8003350:	4620      	mov	r0, r4
 8003352:	f7ff ff8b 	bl	800326c <L_shift>
 8003356:	4544      	cmp	r4, r8
 8003358:	d928      	bls.n	80033ac <__hexnan+0xf6>
 800335a:	4643      	mov	r3, r8
 800335c:	f854 2b04 	ldr.w	r2, [r4], #4
 8003360:	f843 2b04 	str.w	r2, [r3], #4
 8003364:	42a6      	cmp	r6, r4
 8003366:	d2f9      	bcs.n	800335c <__hexnan+0xa6>
 8003368:	2200      	movs	r2, #0
 800336a:	f843 2b04 	str.w	r2, [r3], #4
 800336e:	429e      	cmp	r6, r3
 8003370:	d2fb      	bcs.n	800336a <__hexnan+0xb4>
 8003372:	6833      	ldr	r3, [r6, #0]
 8003374:	b91b      	cbnz	r3, 800337e <__hexnan+0xc8>
 8003376:	4546      	cmp	r6, r8
 8003378:	d127      	bne.n	80033ca <__hexnan+0x114>
 800337a:	2301      	movs	r3, #1
 800337c:	6033      	str	r3, [r6, #0]
 800337e:	2005      	movs	r0, #5
 8003380:	e026      	b.n	80033d0 <__hexnan+0x11a>
 8003382:	3501      	adds	r5, #1
 8003384:	2d08      	cmp	r5, #8
 8003386:	f10b 0b01 	add.w	fp, fp, #1
 800338a:	dd06      	ble.n	800339a <__hexnan+0xe4>
 800338c:	4544      	cmp	r4, r8
 800338e:	d9cf      	bls.n	8003330 <__hexnan+0x7a>
 8003390:	2300      	movs	r3, #0
 8003392:	f844 3c04 	str.w	r3, [r4, #-4]
 8003396:	2501      	movs	r5, #1
 8003398:	3c04      	subs	r4, #4
 800339a:	6822      	ldr	r2, [r4, #0]
 800339c:	f000 000f 	and.w	r0, r0, #15
 80033a0:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 80033a4:	6020      	str	r0, [r4, #0]
 80033a6:	e7c3      	b.n	8003330 <__hexnan+0x7a>
 80033a8:	2508      	movs	r5, #8
 80033aa:	e7c1      	b.n	8003330 <__hexnan+0x7a>
 80033ac:	9b02      	ldr	r3, [sp, #8]
 80033ae:	2b00      	cmp	r3, #0
 80033b0:	d0df      	beq.n	8003372 <__hexnan+0xbc>
 80033b2:	f04f 32ff 	mov.w	r2, #4294967295
 80033b6:	f1c3 0320 	rsb	r3, r3, #32
 80033ba:	fa22 f303 	lsr.w	r3, r2, r3
 80033be:	f857 2c04 	ldr.w	r2, [r7, #-4]
 80033c2:	401a      	ands	r2, r3
 80033c4:	f847 2c04 	str.w	r2, [r7, #-4]
 80033c8:	e7d3      	b.n	8003372 <__hexnan+0xbc>
 80033ca:	3e04      	subs	r6, #4
 80033cc:	e7d1      	b.n	8003372 <__hexnan+0xbc>
 80033ce:	2004      	movs	r0, #4
 80033d0:	b007      	add	sp, #28
 80033d2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080033d6 <__locale_ctype_ptr_l>:
 80033d6:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 80033da:	4770      	bx	lr

080033dc <__localeconv_l>:
 80033dc:	30f0      	adds	r0, #240	; 0xf0
 80033de:	4770      	bx	lr

080033e0 <__ascii_mbtowc>:
 80033e0:	b082      	sub	sp, #8
 80033e2:	b901      	cbnz	r1, 80033e6 <__ascii_mbtowc+0x6>
 80033e4:	a901      	add	r1, sp, #4
 80033e6:	b142      	cbz	r2, 80033fa <__ascii_mbtowc+0x1a>
 80033e8:	b14b      	cbz	r3, 80033fe <__ascii_mbtowc+0x1e>
 80033ea:	7813      	ldrb	r3, [r2, #0]
 80033ec:	600b      	str	r3, [r1, #0]
 80033ee:	7812      	ldrb	r2, [r2, #0]
 80033f0:	1c10      	adds	r0, r2, #0
 80033f2:	bf18      	it	ne
 80033f4:	2001      	movne	r0, #1
 80033f6:	b002      	add	sp, #8
 80033f8:	4770      	bx	lr
 80033fa:	4610      	mov	r0, r2
 80033fc:	e7fb      	b.n	80033f6 <__ascii_mbtowc+0x16>
 80033fe:	f06f 0001 	mvn.w	r0, #1
 8003402:	e7f8      	b.n	80033f6 <__ascii_mbtowc+0x16>

08003404 <memcpy>:
 8003404:	b510      	push	{r4, lr}
 8003406:	1e43      	subs	r3, r0, #1
 8003408:	440a      	add	r2, r1
 800340a:	4291      	cmp	r1, r2
 800340c:	d100      	bne.n	8003410 <memcpy+0xc>
 800340e:	bd10      	pop	{r4, pc}
 8003410:	f811 4b01 	ldrb.w	r4, [r1], #1
 8003414:	f803 4f01 	strb.w	r4, [r3, #1]!
 8003418:	e7f7      	b.n	800340a <memcpy+0x6>

0800341a <_Balloc>:
 800341a:	b570      	push	{r4, r5, r6, lr}
 800341c:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800341e:	4604      	mov	r4, r0
 8003420:	460e      	mov	r6, r1
 8003422:	b93d      	cbnz	r5, 8003434 <_Balloc+0x1a>
 8003424:	2010      	movs	r0, #16
 8003426:	f000 fc81 	bl	8003d2c <malloc>
 800342a:	6260      	str	r0, [r4, #36]	; 0x24
 800342c:	6045      	str	r5, [r0, #4]
 800342e:	6085      	str	r5, [r0, #8]
 8003430:	6005      	str	r5, [r0, #0]
 8003432:	60c5      	str	r5, [r0, #12]
 8003434:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8003436:	68eb      	ldr	r3, [r5, #12]
 8003438:	b183      	cbz	r3, 800345c <_Balloc+0x42>
 800343a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800343c:	68db      	ldr	r3, [r3, #12]
 800343e:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8003442:	b9b8      	cbnz	r0, 8003474 <_Balloc+0x5a>
 8003444:	2101      	movs	r1, #1
 8003446:	fa01 f506 	lsl.w	r5, r1, r6
 800344a:	1d6a      	adds	r2, r5, #5
 800344c:	0092      	lsls	r2, r2, #2
 800344e:	4620      	mov	r0, r4
 8003450:	f000 fbd0 	bl	8003bf4 <_calloc_r>
 8003454:	b160      	cbz	r0, 8003470 <_Balloc+0x56>
 8003456:	6046      	str	r6, [r0, #4]
 8003458:	6085      	str	r5, [r0, #8]
 800345a:	e00e      	b.n	800347a <_Balloc+0x60>
 800345c:	2221      	movs	r2, #33	; 0x21
 800345e:	2104      	movs	r1, #4
 8003460:	4620      	mov	r0, r4
 8003462:	f000 fbc7 	bl	8003bf4 <_calloc_r>
 8003466:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8003468:	60e8      	str	r0, [r5, #12]
 800346a:	68db      	ldr	r3, [r3, #12]
 800346c:	2b00      	cmp	r3, #0
 800346e:	d1e4      	bne.n	800343a <_Balloc+0x20>
 8003470:	2000      	movs	r0, #0
 8003472:	bd70      	pop	{r4, r5, r6, pc}
 8003474:	6802      	ldr	r2, [r0, #0]
 8003476:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 800347a:	2300      	movs	r3, #0
 800347c:	6103      	str	r3, [r0, #16]
 800347e:	60c3      	str	r3, [r0, #12]
 8003480:	bd70      	pop	{r4, r5, r6, pc}

08003482 <_Bfree>:
 8003482:	b570      	push	{r4, r5, r6, lr}
 8003484:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8003486:	4606      	mov	r6, r0
 8003488:	460d      	mov	r5, r1
 800348a:	b93c      	cbnz	r4, 800349c <_Bfree+0x1a>
 800348c:	2010      	movs	r0, #16
 800348e:	f000 fc4d 	bl	8003d2c <malloc>
 8003492:	6270      	str	r0, [r6, #36]	; 0x24
 8003494:	6044      	str	r4, [r0, #4]
 8003496:	6084      	str	r4, [r0, #8]
 8003498:	6004      	str	r4, [r0, #0]
 800349a:	60c4      	str	r4, [r0, #12]
 800349c:	b13d      	cbz	r5, 80034ae <_Bfree+0x2c>
 800349e:	6a73      	ldr	r3, [r6, #36]	; 0x24
 80034a0:	686a      	ldr	r2, [r5, #4]
 80034a2:	68db      	ldr	r3, [r3, #12]
 80034a4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80034a8:	6029      	str	r1, [r5, #0]
 80034aa:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 80034ae:	bd70      	pop	{r4, r5, r6, pc}

080034b0 <__multadd>:
 80034b0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80034b4:	690d      	ldr	r5, [r1, #16]
 80034b6:	461f      	mov	r7, r3
 80034b8:	4606      	mov	r6, r0
 80034ba:	460c      	mov	r4, r1
 80034bc:	f101 0e14 	add.w	lr, r1, #20
 80034c0:	2300      	movs	r3, #0
 80034c2:	f8de 0000 	ldr.w	r0, [lr]
 80034c6:	b281      	uxth	r1, r0
 80034c8:	fb02 7101 	mla	r1, r2, r1, r7
 80034cc:	0c0f      	lsrs	r7, r1, #16
 80034ce:	0c00      	lsrs	r0, r0, #16
 80034d0:	fb02 7000 	mla	r0, r2, r0, r7
 80034d4:	b289      	uxth	r1, r1
 80034d6:	3301      	adds	r3, #1
 80034d8:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 80034dc:	429d      	cmp	r5, r3
 80034de:	ea4f 4710 	mov.w	r7, r0, lsr #16
 80034e2:	f84e 1b04 	str.w	r1, [lr], #4
 80034e6:	dcec      	bgt.n	80034c2 <__multadd+0x12>
 80034e8:	b1d7      	cbz	r7, 8003520 <__multadd+0x70>
 80034ea:	68a3      	ldr	r3, [r4, #8]
 80034ec:	429d      	cmp	r5, r3
 80034ee:	db12      	blt.n	8003516 <__multadd+0x66>
 80034f0:	6861      	ldr	r1, [r4, #4]
 80034f2:	4630      	mov	r0, r6
 80034f4:	3101      	adds	r1, #1
 80034f6:	f7ff ff90 	bl	800341a <_Balloc>
 80034fa:	6922      	ldr	r2, [r4, #16]
 80034fc:	3202      	adds	r2, #2
 80034fe:	f104 010c 	add.w	r1, r4, #12
 8003502:	4680      	mov	r8, r0
 8003504:	0092      	lsls	r2, r2, #2
 8003506:	300c      	adds	r0, #12
 8003508:	f7ff ff7c 	bl	8003404 <memcpy>
 800350c:	4621      	mov	r1, r4
 800350e:	4630      	mov	r0, r6
 8003510:	f7ff ffb7 	bl	8003482 <_Bfree>
 8003514:	4644      	mov	r4, r8
 8003516:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800351a:	3501      	adds	r5, #1
 800351c:	615f      	str	r7, [r3, #20]
 800351e:	6125      	str	r5, [r4, #16]
 8003520:	4620      	mov	r0, r4
 8003522:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08003526 <__s2b>:
 8003526:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800352a:	460c      	mov	r4, r1
 800352c:	4615      	mov	r5, r2
 800352e:	461f      	mov	r7, r3
 8003530:	2209      	movs	r2, #9
 8003532:	3308      	adds	r3, #8
 8003534:	4606      	mov	r6, r0
 8003536:	fb93 f3f2 	sdiv	r3, r3, r2
 800353a:	2100      	movs	r1, #0
 800353c:	2201      	movs	r2, #1
 800353e:	429a      	cmp	r2, r3
 8003540:	db20      	blt.n	8003584 <__s2b+0x5e>
 8003542:	4630      	mov	r0, r6
 8003544:	f7ff ff69 	bl	800341a <_Balloc>
 8003548:	9b08      	ldr	r3, [sp, #32]
 800354a:	6143      	str	r3, [r0, #20]
 800354c:	2d09      	cmp	r5, #9
 800354e:	f04f 0301 	mov.w	r3, #1
 8003552:	6103      	str	r3, [r0, #16]
 8003554:	dd19      	ble.n	800358a <__s2b+0x64>
 8003556:	f104 0909 	add.w	r9, r4, #9
 800355a:	46c8      	mov	r8, r9
 800355c:	442c      	add	r4, r5
 800355e:	f818 3b01 	ldrb.w	r3, [r8], #1
 8003562:	4601      	mov	r1, r0
 8003564:	3b30      	subs	r3, #48	; 0x30
 8003566:	220a      	movs	r2, #10
 8003568:	4630      	mov	r0, r6
 800356a:	f7ff ffa1 	bl	80034b0 <__multadd>
 800356e:	45a0      	cmp	r8, r4
 8003570:	d1f5      	bne.n	800355e <__s2b+0x38>
 8003572:	f1a5 0408 	sub.w	r4, r5, #8
 8003576:	444c      	add	r4, r9
 8003578:	1b2d      	subs	r5, r5, r4
 800357a:	1963      	adds	r3, r4, r5
 800357c:	42bb      	cmp	r3, r7
 800357e:	db07      	blt.n	8003590 <__s2b+0x6a>
 8003580:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003584:	0052      	lsls	r2, r2, #1
 8003586:	3101      	adds	r1, #1
 8003588:	e7d9      	b.n	800353e <__s2b+0x18>
 800358a:	340a      	adds	r4, #10
 800358c:	2509      	movs	r5, #9
 800358e:	e7f3      	b.n	8003578 <__s2b+0x52>
 8003590:	f814 3b01 	ldrb.w	r3, [r4], #1
 8003594:	4601      	mov	r1, r0
 8003596:	3b30      	subs	r3, #48	; 0x30
 8003598:	220a      	movs	r2, #10
 800359a:	4630      	mov	r0, r6
 800359c:	f7ff ff88 	bl	80034b0 <__multadd>
 80035a0:	e7eb      	b.n	800357a <__s2b+0x54>

080035a2 <__hi0bits>:
 80035a2:	0c02      	lsrs	r2, r0, #16
 80035a4:	0412      	lsls	r2, r2, #16
 80035a6:	4603      	mov	r3, r0
 80035a8:	b9b2      	cbnz	r2, 80035d8 <__hi0bits+0x36>
 80035aa:	0403      	lsls	r3, r0, #16
 80035ac:	2010      	movs	r0, #16
 80035ae:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 80035b2:	bf04      	itt	eq
 80035b4:	021b      	lsleq	r3, r3, #8
 80035b6:	3008      	addeq	r0, #8
 80035b8:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 80035bc:	bf04      	itt	eq
 80035be:	011b      	lsleq	r3, r3, #4
 80035c0:	3004      	addeq	r0, #4
 80035c2:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 80035c6:	bf04      	itt	eq
 80035c8:	009b      	lsleq	r3, r3, #2
 80035ca:	3002      	addeq	r0, #2
 80035cc:	2b00      	cmp	r3, #0
 80035ce:	db06      	blt.n	80035de <__hi0bits+0x3c>
 80035d0:	005b      	lsls	r3, r3, #1
 80035d2:	d503      	bpl.n	80035dc <__hi0bits+0x3a>
 80035d4:	3001      	adds	r0, #1
 80035d6:	4770      	bx	lr
 80035d8:	2000      	movs	r0, #0
 80035da:	e7e8      	b.n	80035ae <__hi0bits+0xc>
 80035dc:	2020      	movs	r0, #32
 80035de:	4770      	bx	lr

080035e0 <__lo0bits>:
 80035e0:	6803      	ldr	r3, [r0, #0]
 80035e2:	f013 0207 	ands.w	r2, r3, #7
 80035e6:	4601      	mov	r1, r0
 80035e8:	d00b      	beq.n	8003602 <__lo0bits+0x22>
 80035ea:	07da      	lsls	r2, r3, #31
 80035ec:	d423      	bmi.n	8003636 <__lo0bits+0x56>
 80035ee:	0798      	lsls	r0, r3, #30
 80035f0:	bf49      	itett	mi
 80035f2:	085b      	lsrmi	r3, r3, #1
 80035f4:	089b      	lsrpl	r3, r3, #2
 80035f6:	2001      	movmi	r0, #1
 80035f8:	600b      	strmi	r3, [r1, #0]
 80035fa:	bf5c      	itt	pl
 80035fc:	600b      	strpl	r3, [r1, #0]
 80035fe:	2002      	movpl	r0, #2
 8003600:	4770      	bx	lr
 8003602:	b298      	uxth	r0, r3
 8003604:	b9a8      	cbnz	r0, 8003632 <__lo0bits+0x52>
 8003606:	0c1b      	lsrs	r3, r3, #16
 8003608:	2010      	movs	r0, #16
 800360a:	f013 0fff 	tst.w	r3, #255	; 0xff
 800360e:	bf04      	itt	eq
 8003610:	0a1b      	lsreq	r3, r3, #8
 8003612:	3008      	addeq	r0, #8
 8003614:	071a      	lsls	r2, r3, #28
 8003616:	bf04      	itt	eq
 8003618:	091b      	lsreq	r3, r3, #4
 800361a:	3004      	addeq	r0, #4
 800361c:	079a      	lsls	r2, r3, #30
 800361e:	bf04      	itt	eq
 8003620:	089b      	lsreq	r3, r3, #2
 8003622:	3002      	addeq	r0, #2
 8003624:	07da      	lsls	r2, r3, #31
 8003626:	d402      	bmi.n	800362e <__lo0bits+0x4e>
 8003628:	085b      	lsrs	r3, r3, #1
 800362a:	d006      	beq.n	800363a <__lo0bits+0x5a>
 800362c:	3001      	adds	r0, #1
 800362e:	600b      	str	r3, [r1, #0]
 8003630:	4770      	bx	lr
 8003632:	4610      	mov	r0, r2
 8003634:	e7e9      	b.n	800360a <__lo0bits+0x2a>
 8003636:	2000      	movs	r0, #0
 8003638:	4770      	bx	lr
 800363a:	2020      	movs	r0, #32
 800363c:	4770      	bx	lr

0800363e <__i2b>:
 800363e:	b510      	push	{r4, lr}
 8003640:	460c      	mov	r4, r1
 8003642:	2101      	movs	r1, #1
 8003644:	f7ff fee9 	bl	800341a <_Balloc>
 8003648:	2201      	movs	r2, #1
 800364a:	6144      	str	r4, [r0, #20]
 800364c:	6102      	str	r2, [r0, #16]
 800364e:	bd10      	pop	{r4, pc}

08003650 <__multiply>:
 8003650:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003654:	4614      	mov	r4, r2
 8003656:	690a      	ldr	r2, [r1, #16]
 8003658:	6923      	ldr	r3, [r4, #16]
 800365a:	429a      	cmp	r2, r3
 800365c:	bfb8      	it	lt
 800365e:	460b      	movlt	r3, r1
 8003660:	4689      	mov	r9, r1
 8003662:	bfbc      	itt	lt
 8003664:	46a1      	movlt	r9, r4
 8003666:	461c      	movlt	r4, r3
 8003668:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800366c:	f8d4 a010 	ldr.w	sl, [r4, #16]
 8003670:	f8d9 3008 	ldr.w	r3, [r9, #8]
 8003674:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8003678:	eb07 060a 	add.w	r6, r7, sl
 800367c:	429e      	cmp	r6, r3
 800367e:	bfc8      	it	gt
 8003680:	3101      	addgt	r1, #1
 8003682:	f7ff feca 	bl	800341a <_Balloc>
 8003686:	f100 0514 	add.w	r5, r0, #20
 800368a:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800368e:	462b      	mov	r3, r5
 8003690:	2200      	movs	r2, #0
 8003692:	4543      	cmp	r3, r8
 8003694:	d316      	bcc.n	80036c4 <__multiply+0x74>
 8003696:	f104 0214 	add.w	r2, r4, #20
 800369a:	f109 0114 	add.w	r1, r9, #20
 800369e:	eb02 038a 	add.w	r3, r2, sl, lsl #2
 80036a2:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 80036a6:	9301      	str	r3, [sp, #4]
 80036a8:	9c01      	ldr	r4, [sp, #4]
 80036aa:	4294      	cmp	r4, r2
 80036ac:	4613      	mov	r3, r2
 80036ae:	d80c      	bhi.n	80036ca <__multiply+0x7a>
 80036b0:	2e00      	cmp	r6, #0
 80036b2:	dd03      	ble.n	80036bc <__multiply+0x6c>
 80036b4:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80036b8:	2b00      	cmp	r3, #0
 80036ba:	d054      	beq.n	8003766 <__multiply+0x116>
 80036bc:	6106      	str	r6, [r0, #16]
 80036be:	b003      	add	sp, #12
 80036c0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80036c4:	f843 2b04 	str.w	r2, [r3], #4
 80036c8:	e7e3      	b.n	8003692 <__multiply+0x42>
 80036ca:	f8b3 a000 	ldrh.w	sl, [r3]
 80036ce:	3204      	adds	r2, #4
 80036d0:	f1ba 0f00 	cmp.w	sl, #0
 80036d4:	d020      	beq.n	8003718 <__multiply+0xc8>
 80036d6:	46ae      	mov	lr, r5
 80036d8:	4689      	mov	r9, r1
 80036da:	f04f 0c00 	mov.w	ip, #0
 80036de:	f859 4b04 	ldr.w	r4, [r9], #4
 80036e2:	f8be b000 	ldrh.w	fp, [lr]
 80036e6:	b2a3      	uxth	r3, r4
 80036e8:	fb0a b303 	mla	r3, sl, r3, fp
 80036ec:	ea4f 4b14 	mov.w	fp, r4, lsr #16
 80036f0:	f8de 4000 	ldr.w	r4, [lr]
 80036f4:	4463      	add	r3, ip
 80036f6:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 80036fa:	fb0a c40b 	mla	r4, sl, fp, ip
 80036fe:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 8003702:	b29b      	uxth	r3, r3
 8003704:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8003708:	454f      	cmp	r7, r9
 800370a:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 800370e:	f84e 3b04 	str.w	r3, [lr], #4
 8003712:	d8e4      	bhi.n	80036de <__multiply+0x8e>
 8003714:	f8ce c000 	str.w	ip, [lr]
 8003718:	f832 9c02 	ldrh.w	r9, [r2, #-2]
 800371c:	f1b9 0f00 	cmp.w	r9, #0
 8003720:	d01f      	beq.n	8003762 <__multiply+0x112>
 8003722:	682b      	ldr	r3, [r5, #0]
 8003724:	46ae      	mov	lr, r5
 8003726:	468c      	mov	ip, r1
 8003728:	f04f 0a00 	mov.w	sl, #0
 800372c:	f8bc 4000 	ldrh.w	r4, [ip]
 8003730:	f8be b002 	ldrh.w	fp, [lr, #2]
 8003734:	fb09 b404 	mla	r4, r9, r4, fp
 8003738:	44a2      	add	sl, r4
 800373a:	b29b      	uxth	r3, r3
 800373c:	ea43 430a 	orr.w	r3, r3, sl, lsl #16
 8003740:	f84e 3b04 	str.w	r3, [lr], #4
 8003744:	f85c 3b04 	ldr.w	r3, [ip], #4
 8003748:	f8be 4000 	ldrh.w	r4, [lr]
 800374c:	0c1b      	lsrs	r3, r3, #16
 800374e:	fb09 4303 	mla	r3, r9, r3, r4
 8003752:	eb03 431a 	add.w	r3, r3, sl, lsr #16
 8003756:	4567      	cmp	r7, ip
 8003758:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800375c:	d8e6      	bhi.n	800372c <__multiply+0xdc>
 800375e:	f8ce 3000 	str.w	r3, [lr]
 8003762:	3504      	adds	r5, #4
 8003764:	e7a0      	b.n	80036a8 <__multiply+0x58>
 8003766:	3e01      	subs	r6, #1
 8003768:	e7a2      	b.n	80036b0 <__multiply+0x60>
	...

0800376c <__pow5mult>:
 800376c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003770:	4615      	mov	r5, r2
 8003772:	f012 0203 	ands.w	r2, r2, #3
 8003776:	4606      	mov	r6, r0
 8003778:	460f      	mov	r7, r1
 800377a:	d007      	beq.n	800378c <__pow5mult+0x20>
 800377c:	3a01      	subs	r2, #1
 800377e:	4c21      	ldr	r4, [pc, #132]	; (8003804 <__pow5mult+0x98>)
 8003780:	2300      	movs	r3, #0
 8003782:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8003786:	f7ff fe93 	bl	80034b0 <__multadd>
 800378a:	4607      	mov	r7, r0
 800378c:	10ad      	asrs	r5, r5, #2
 800378e:	d035      	beq.n	80037fc <__pow5mult+0x90>
 8003790:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8003792:	b93c      	cbnz	r4, 80037a4 <__pow5mult+0x38>
 8003794:	2010      	movs	r0, #16
 8003796:	f000 fac9 	bl	8003d2c <malloc>
 800379a:	6270      	str	r0, [r6, #36]	; 0x24
 800379c:	6044      	str	r4, [r0, #4]
 800379e:	6084      	str	r4, [r0, #8]
 80037a0:	6004      	str	r4, [r0, #0]
 80037a2:	60c4      	str	r4, [r0, #12]
 80037a4:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 80037a8:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80037ac:	b94c      	cbnz	r4, 80037c2 <__pow5mult+0x56>
 80037ae:	f240 2171 	movw	r1, #625	; 0x271
 80037b2:	4630      	mov	r0, r6
 80037b4:	f7ff ff43 	bl	800363e <__i2b>
 80037b8:	2300      	movs	r3, #0
 80037ba:	f8c8 0008 	str.w	r0, [r8, #8]
 80037be:	4604      	mov	r4, r0
 80037c0:	6003      	str	r3, [r0, #0]
 80037c2:	f04f 0800 	mov.w	r8, #0
 80037c6:	07eb      	lsls	r3, r5, #31
 80037c8:	d50a      	bpl.n	80037e0 <__pow5mult+0x74>
 80037ca:	4639      	mov	r1, r7
 80037cc:	4622      	mov	r2, r4
 80037ce:	4630      	mov	r0, r6
 80037d0:	f7ff ff3e 	bl	8003650 <__multiply>
 80037d4:	4639      	mov	r1, r7
 80037d6:	4681      	mov	r9, r0
 80037d8:	4630      	mov	r0, r6
 80037da:	f7ff fe52 	bl	8003482 <_Bfree>
 80037de:	464f      	mov	r7, r9
 80037e0:	106d      	asrs	r5, r5, #1
 80037e2:	d00b      	beq.n	80037fc <__pow5mult+0x90>
 80037e4:	6820      	ldr	r0, [r4, #0]
 80037e6:	b938      	cbnz	r0, 80037f8 <__pow5mult+0x8c>
 80037e8:	4622      	mov	r2, r4
 80037ea:	4621      	mov	r1, r4
 80037ec:	4630      	mov	r0, r6
 80037ee:	f7ff ff2f 	bl	8003650 <__multiply>
 80037f2:	6020      	str	r0, [r4, #0]
 80037f4:	f8c0 8000 	str.w	r8, [r0]
 80037f8:	4604      	mov	r4, r0
 80037fa:	e7e4      	b.n	80037c6 <__pow5mult+0x5a>
 80037fc:	4638      	mov	r0, r7
 80037fe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003802:	bf00      	nop
 8003804:	08003f50 	.word	0x08003f50

08003808 <__lshift>:
 8003808:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800380c:	460c      	mov	r4, r1
 800380e:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8003812:	6923      	ldr	r3, [r4, #16]
 8003814:	6849      	ldr	r1, [r1, #4]
 8003816:	eb0a 0903 	add.w	r9, sl, r3
 800381a:	68a3      	ldr	r3, [r4, #8]
 800381c:	4607      	mov	r7, r0
 800381e:	4616      	mov	r6, r2
 8003820:	f109 0501 	add.w	r5, r9, #1
 8003824:	42ab      	cmp	r3, r5
 8003826:	db31      	blt.n	800388c <__lshift+0x84>
 8003828:	4638      	mov	r0, r7
 800382a:	f7ff fdf6 	bl	800341a <_Balloc>
 800382e:	2200      	movs	r2, #0
 8003830:	4680      	mov	r8, r0
 8003832:	f100 0314 	add.w	r3, r0, #20
 8003836:	4611      	mov	r1, r2
 8003838:	4552      	cmp	r2, sl
 800383a:	db2a      	blt.n	8003892 <__lshift+0x8a>
 800383c:	6920      	ldr	r0, [r4, #16]
 800383e:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8003842:	f104 0114 	add.w	r1, r4, #20
 8003846:	f016 021f 	ands.w	r2, r6, #31
 800384a:	eb03 038a 	add.w	r3, r3, sl, lsl #2
 800384e:	eb01 0e80 	add.w	lr, r1, r0, lsl #2
 8003852:	d022      	beq.n	800389a <__lshift+0x92>
 8003854:	f1c2 0c20 	rsb	ip, r2, #32
 8003858:	2000      	movs	r0, #0
 800385a:	680e      	ldr	r6, [r1, #0]
 800385c:	4096      	lsls	r6, r2
 800385e:	4330      	orrs	r0, r6
 8003860:	f843 0b04 	str.w	r0, [r3], #4
 8003864:	f851 0b04 	ldr.w	r0, [r1], #4
 8003868:	458e      	cmp	lr, r1
 800386a:	fa20 f00c 	lsr.w	r0, r0, ip
 800386e:	d8f4      	bhi.n	800385a <__lshift+0x52>
 8003870:	6018      	str	r0, [r3, #0]
 8003872:	b108      	cbz	r0, 8003878 <__lshift+0x70>
 8003874:	f109 0502 	add.w	r5, r9, #2
 8003878:	3d01      	subs	r5, #1
 800387a:	4638      	mov	r0, r7
 800387c:	f8c8 5010 	str.w	r5, [r8, #16]
 8003880:	4621      	mov	r1, r4
 8003882:	f7ff fdfe 	bl	8003482 <_Bfree>
 8003886:	4640      	mov	r0, r8
 8003888:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800388c:	3101      	adds	r1, #1
 800388e:	005b      	lsls	r3, r3, #1
 8003890:	e7c8      	b.n	8003824 <__lshift+0x1c>
 8003892:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 8003896:	3201      	adds	r2, #1
 8003898:	e7ce      	b.n	8003838 <__lshift+0x30>
 800389a:	3b04      	subs	r3, #4
 800389c:	f851 2b04 	ldr.w	r2, [r1], #4
 80038a0:	f843 2f04 	str.w	r2, [r3, #4]!
 80038a4:	458e      	cmp	lr, r1
 80038a6:	d8f9      	bhi.n	800389c <__lshift+0x94>
 80038a8:	e7e6      	b.n	8003878 <__lshift+0x70>

080038aa <__mcmp>:
 80038aa:	6903      	ldr	r3, [r0, #16]
 80038ac:	690a      	ldr	r2, [r1, #16]
 80038ae:	1a9b      	subs	r3, r3, r2
 80038b0:	b530      	push	{r4, r5, lr}
 80038b2:	d10c      	bne.n	80038ce <__mcmp+0x24>
 80038b4:	0092      	lsls	r2, r2, #2
 80038b6:	3014      	adds	r0, #20
 80038b8:	3114      	adds	r1, #20
 80038ba:	1884      	adds	r4, r0, r2
 80038bc:	4411      	add	r1, r2
 80038be:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80038c2:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80038c6:	4295      	cmp	r5, r2
 80038c8:	d003      	beq.n	80038d2 <__mcmp+0x28>
 80038ca:	d305      	bcc.n	80038d8 <__mcmp+0x2e>
 80038cc:	2301      	movs	r3, #1
 80038ce:	4618      	mov	r0, r3
 80038d0:	bd30      	pop	{r4, r5, pc}
 80038d2:	42a0      	cmp	r0, r4
 80038d4:	d3f3      	bcc.n	80038be <__mcmp+0x14>
 80038d6:	e7fa      	b.n	80038ce <__mcmp+0x24>
 80038d8:	f04f 33ff 	mov.w	r3, #4294967295
 80038dc:	e7f7      	b.n	80038ce <__mcmp+0x24>

080038de <__mdiff>:
 80038de:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80038e2:	460d      	mov	r5, r1
 80038e4:	4607      	mov	r7, r0
 80038e6:	4611      	mov	r1, r2
 80038e8:	4628      	mov	r0, r5
 80038ea:	4614      	mov	r4, r2
 80038ec:	f7ff ffdd 	bl	80038aa <__mcmp>
 80038f0:	1e06      	subs	r6, r0, #0
 80038f2:	d108      	bne.n	8003906 <__mdiff+0x28>
 80038f4:	4631      	mov	r1, r6
 80038f6:	4638      	mov	r0, r7
 80038f8:	f7ff fd8f 	bl	800341a <_Balloc>
 80038fc:	2301      	movs	r3, #1
 80038fe:	6103      	str	r3, [r0, #16]
 8003900:	6146      	str	r6, [r0, #20]
 8003902:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003906:	bfa4      	itt	ge
 8003908:	4623      	movge	r3, r4
 800390a:	462c      	movge	r4, r5
 800390c:	4638      	mov	r0, r7
 800390e:	6861      	ldr	r1, [r4, #4]
 8003910:	bfa6      	itte	ge
 8003912:	461d      	movge	r5, r3
 8003914:	2600      	movge	r6, #0
 8003916:	2601      	movlt	r6, #1
 8003918:	f7ff fd7f 	bl	800341a <_Balloc>
 800391c:	692b      	ldr	r3, [r5, #16]
 800391e:	60c6      	str	r6, [r0, #12]
 8003920:	6926      	ldr	r6, [r4, #16]
 8003922:	f105 0914 	add.w	r9, r5, #20
 8003926:	f104 0214 	add.w	r2, r4, #20
 800392a:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 800392e:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 8003932:	f100 0514 	add.w	r5, r0, #20
 8003936:	f04f 0c00 	mov.w	ip, #0
 800393a:	f852 ab04 	ldr.w	sl, [r2], #4
 800393e:	f859 4b04 	ldr.w	r4, [r9], #4
 8003942:	fa1c f18a 	uxtah	r1, ip, sl
 8003946:	b2a3      	uxth	r3, r4
 8003948:	1ac9      	subs	r1, r1, r3
 800394a:	0c23      	lsrs	r3, r4, #16
 800394c:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 8003950:	eb03 4321 	add.w	r3, r3, r1, asr #16
 8003954:	b289      	uxth	r1, r1
 8003956:	ea4f 4c23 	mov.w	ip, r3, asr #16
 800395a:	45c8      	cmp	r8, r9
 800395c:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8003960:	4696      	mov	lr, r2
 8003962:	f845 3b04 	str.w	r3, [r5], #4
 8003966:	d8e8      	bhi.n	800393a <__mdiff+0x5c>
 8003968:	45be      	cmp	lr, r7
 800396a:	d305      	bcc.n	8003978 <__mdiff+0x9a>
 800396c:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 8003970:	b18b      	cbz	r3, 8003996 <__mdiff+0xb8>
 8003972:	6106      	str	r6, [r0, #16]
 8003974:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003978:	f85e 1b04 	ldr.w	r1, [lr], #4
 800397c:	fa1c f381 	uxtah	r3, ip, r1
 8003980:	141a      	asrs	r2, r3, #16
 8003982:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8003986:	b29b      	uxth	r3, r3
 8003988:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800398c:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8003990:	f845 3b04 	str.w	r3, [r5], #4
 8003994:	e7e8      	b.n	8003968 <__mdiff+0x8a>
 8003996:	3e01      	subs	r6, #1
 8003998:	e7e8      	b.n	800396c <__mdiff+0x8e>
	...

0800399c <__ulp>:
 800399c:	4b12      	ldr	r3, [pc, #72]	; (80039e8 <__ulp+0x4c>)
 800399e:	ee10 2a90 	vmov	r2, s1
 80039a2:	401a      	ands	r2, r3
 80039a4:	f1a2 7350 	sub.w	r3, r2, #54525952	; 0x3400000
 80039a8:	2b00      	cmp	r3, #0
 80039aa:	dd04      	ble.n	80039b6 <__ulp+0x1a>
 80039ac:	2000      	movs	r0, #0
 80039ae:	4619      	mov	r1, r3
 80039b0:	ec41 0b10 	vmov	d0, r0, r1
 80039b4:	4770      	bx	lr
 80039b6:	425b      	negs	r3, r3
 80039b8:	151b      	asrs	r3, r3, #20
 80039ba:	2b13      	cmp	r3, #19
 80039bc:	f04f 0000 	mov.w	r0, #0
 80039c0:	f04f 0100 	mov.w	r1, #0
 80039c4:	dc04      	bgt.n	80039d0 <__ulp+0x34>
 80039c6:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 80039ca:	fa42 f103 	asr.w	r1, r2, r3
 80039ce:	e7ef      	b.n	80039b0 <__ulp+0x14>
 80039d0:	3b14      	subs	r3, #20
 80039d2:	2b1e      	cmp	r3, #30
 80039d4:	f04f 0201 	mov.w	r2, #1
 80039d8:	bfda      	itte	le
 80039da:	f1c3 031f 	rsble	r3, r3, #31
 80039de:	fa02 f303 	lslle.w	r3, r2, r3
 80039e2:	4613      	movgt	r3, r2
 80039e4:	4618      	mov	r0, r3
 80039e6:	e7e3      	b.n	80039b0 <__ulp+0x14>
 80039e8:	7ff00000 	.word	0x7ff00000

080039ec <__b2d>:
 80039ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80039ee:	6905      	ldr	r5, [r0, #16]
 80039f0:	f100 0714 	add.w	r7, r0, #20
 80039f4:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 80039f8:	1f2e      	subs	r6, r5, #4
 80039fa:	f855 4c04 	ldr.w	r4, [r5, #-4]
 80039fe:	4620      	mov	r0, r4
 8003a00:	f7ff fdcf 	bl	80035a2 <__hi0bits>
 8003a04:	f1c0 0320 	rsb	r3, r0, #32
 8003a08:	280a      	cmp	r0, #10
 8003a0a:	600b      	str	r3, [r1, #0]
 8003a0c:	f8df e074 	ldr.w	lr, [pc, #116]	; 8003a84 <__b2d+0x98>
 8003a10:	dc14      	bgt.n	8003a3c <__b2d+0x50>
 8003a12:	f1c0 0c0b 	rsb	ip, r0, #11
 8003a16:	fa24 f10c 	lsr.w	r1, r4, ip
 8003a1a:	42b7      	cmp	r7, r6
 8003a1c:	ea41 030e 	orr.w	r3, r1, lr
 8003a20:	bf34      	ite	cc
 8003a22:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8003a26:	2100      	movcs	r1, #0
 8003a28:	3015      	adds	r0, #21
 8003a2a:	fa04 f000 	lsl.w	r0, r4, r0
 8003a2e:	fa21 f10c 	lsr.w	r1, r1, ip
 8003a32:	ea40 0201 	orr.w	r2, r0, r1
 8003a36:	ec43 2b10 	vmov	d0, r2, r3
 8003a3a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003a3c:	42b7      	cmp	r7, r6
 8003a3e:	bf3a      	itte	cc
 8003a40:	f1a5 0608 	subcc.w	r6, r5, #8
 8003a44:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8003a48:	2100      	movcs	r1, #0
 8003a4a:	380b      	subs	r0, #11
 8003a4c:	d015      	beq.n	8003a7a <__b2d+0x8e>
 8003a4e:	4084      	lsls	r4, r0
 8003a50:	f1c0 0520 	rsb	r5, r0, #32
 8003a54:	f044 547f 	orr.w	r4, r4, #1069547520	; 0x3fc00000
 8003a58:	f444 1440 	orr.w	r4, r4, #3145728	; 0x300000
 8003a5c:	42be      	cmp	r6, r7
 8003a5e:	fa21 fe05 	lsr.w	lr, r1, r5
 8003a62:	ea44 030e 	orr.w	r3, r4, lr
 8003a66:	bf8c      	ite	hi
 8003a68:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 8003a6c:	2400      	movls	r4, #0
 8003a6e:	fa01 f000 	lsl.w	r0, r1, r0
 8003a72:	40ec      	lsrs	r4, r5
 8003a74:	ea40 0204 	orr.w	r2, r0, r4
 8003a78:	e7dd      	b.n	8003a36 <__b2d+0x4a>
 8003a7a:	ea44 030e 	orr.w	r3, r4, lr
 8003a7e:	460a      	mov	r2, r1
 8003a80:	e7d9      	b.n	8003a36 <__b2d+0x4a>
 8003a82:	bf00      	nop
 8003a84:	3ff00000 	.word	0x3ff00000

08003a88 <__d2b>:
 8003a88:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8003a8c:	460e      	mov	r6, r1
 8003a8e:	2101      	movs	r1, #1
 8003a90:	ec59 8b10 	vmov	r8, r9, d0
 8003a94:	4615      	mov	r5, r2
 8003a96:	f7ff fcc0 	bl	800341a <_Balloc>
 8003a9a:	f3c9 540a 	ubfx	r4, r9, #20, #11
 8003a9e:	4607      	mov	r7, r0
 8003aa0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8003aa4:	bb34      	cbnz	r4, 8003af4 <__d2b+0x6c>
 8003aa6:	9301      	str	r3, [sp, #4]
 8003aa8:	f1b8 0f00 	cmp.w	r8, #0
 8003aac:	d027      	beq.n	8003afe <__d2b+0x76>
 8003aae:	a802      	add	r0, sp, #8
 8003ab0:	f840 8d08 	str.w	r8, [r0, #-8]!
 8003ab4:	f7ff fd94 	bl	80035e0 <__lo0bits>
 8003ab8:	9900      	ldr	r1, [sp, #0]
 8003aba:	b1f0      	cbz	r0, 8003afa <__d2b+0x72>
 8003abc:	9a01      	ldr	r2, [sp, #4]
 8003abe:	f1c0 0320 	rsb	r3, r0, #32
 8003ac2:	fa02 f303 	lsl.w	r3, r2, r3
 8003ac6:	430b      	orrs	r3, r1
 8003ac8:	40c2      	lsrs	r2, r0
 8003aca:	617b      	str	r3, [r7, #20]
 8003acc:	9201      	str	r2, [sp, #4]
 8003ace:	9b01      	ldr	r3, [sp, #4]
 8003ad0:	61bb      	str	r3, [r7, #24]
 8003ad2:	2b00      	cmp	r3, #0
 8003ad4:	bf14      	ite	ne
 8003ad6:	2102      	movne	r1, #2
 8003ad8:	2101      	moveq	r1, #1
 8003ada:	6139      	str	r1, [r7, #16]
 8003adc:	b1c4      	cbz	r4, 8003b10 <__d2b+0x88>
 8003ade:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 8003ae2:	4404      	add	r4, r0
 8003ae4:	6034      	str	r4, [r6, #0]
 8003ae6:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8003aea:	6028      	str	r0, [r5, #0]
 8003aec:	4638      	mov	r0, r7
 8003aee:	b003      	add	sp, #12
 8003af0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8003af4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003af8:	e7d5      	b.n	8003aa6 <__d2b+0x1e>
 8003afa:	6179      	str	r1, [r7, #20]
 8003afc:	e7e7      	b.n	8003ace <__d2b+0x46>
 8003afe:	a801      	add	r0, sp, #4
 8003b00:	f7ff fd6e 	bl	80035e0 <__lo0bits>
 8003b04:	9b01      	ldr	r3, [sp, #4]
 8003b06:	617b      	str	r3, [r7, #20]
 8003b08:	2101      	movs	r1, #1
 8003b0a:	6139      	str	r1, [r7, #16]
 8003b0c:	3020      	adds	r0, #32
 8003b0e:	e7e5      	b.n	8003adc <__d2b+0x54>
 8003b10:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 8003b14:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8003b18:	6030      	str	r0, [r6, #0]
 8003b1a:	6918      	ldr	r0, [r3, #16]
 8003b1c:	f7ff fd41 	bl	80035a2 <__hi0bits>
 8003b20:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 8003b24:	e7e1      	b.n	8003aea <__d2b+0x62>

08003b26 <__ratio>:
 8003b26:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8003b2a:	4688      	mov	r8, r1
 8003b2c:	4669      	mov	r1, sp
 8003b2e:	4681      	mov	r9, r0
 8003b30:	f7ff ff5c 	bl	80039ec <__b2d>
 8003b34:	a901      	add	r1, sp, #4
 8003b36:	4640      	mov	r0, r8
 8003b38:	ec55 4b10 	vmov	r4, r5, d0
 8003b3c:	f7ff ff56 	bl	80039ec <__b2d>
 8003b40:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8003b44:	f8d8 2010 	ldr.w	r2, [r8, #16]
 8003b48:	1a9a      	subs	r2, r3, r2
 8003b4a:	e89d 000a 	ldmia.w	sp, {r1, r3}
 8003b4e:	1acb      	subs	r3, r1, r3
 8003b50:	eb03 1342 	add.w	r3, r3, r2, lsl #5
 8003b54:	ec57 6b10 	vmov	r6, r7, d0
 8003b58:	2b00      	cmp	r3, #0
 8003b5a:	bfd6      	itet	le
 8003b5c:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8003b60:	eb05 5503 	addgt.w	r5, r5, r3, lsl #20
 8003b64:	eb07 5703 	addle.w	r7, r7, r3, lsl #20
 8003b68:	4632      	mov	r2, r6
 8003b6a:	463b      	mov	r3, r7
 8003b6c:	4620      	mov	r0, r4
 8003b6e:	4629      	mov	r1, r5
 8003b70:	f7fc fe14 	bl	800079c <__aeabi_ddiv>
 8003b74:	ec41 0b10 	vmov	d0, r0, r1
 8003b78:	b003      	add	sp, #12
 8003b7a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

08003b7e <__copybits>:
 8003b7e:	3901      	subs	r1, #1
 8003b80:	b510      	push	{r4, lr}
 8003b82:	1149      	asrs	r1, r1, #5
 8003b84:	6914      	ldr	r4, [r2, #16]
 8003b86:	3101      	adds	r1, #1
 8003b88:	f102 0314 	add.w	r3, r2, #20
 8003b8c:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8003b90:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8003b94:	42a3      	cmp	r3, r4
 8003b96:	4602      	mov	r2, r0
 8003b98:	d303      	bcc.n	8003ba2 <__copybits+0x24>
 8003b9a:	2300      	movs	r3, #0
 8003b9c:	428a      	cmp	r2, r1
 8003b9e:	d305      	bcc.n	8003bac <__copybits+0x2e>
 8003ba0:	bd10      	pop	{r4, pc}
 8003ba2:	f853 2b04 	ldr.w	r2, [r3], #4
 8003ba6:	f840 2b04 	str.w	r2, [r0], #4
 8003baa:	e7f3      	b.n	8003b94 <__copybits+0x16>
 8003bac:	f842 3b04 	str.w	r3, [r2], #4
 8003bb0:	e7f4      	b.n	8003b9c <__copybits+0x1e>

08003bb2 <__any_on>:
 8003bb2:	f100 0214 	add.w	r2, r0, #20
 8003bb6:	6900      	ldr	r0, [r0, #16]
 8003bb8:	114b      	asrs	r3, r1, #5
 8003bba:	4298      	cmp	r0, r3
 8003bbc:	b510      	push	{r4, lr}
 8003bbe:	db11      	blt.n	8003be4 <__any_on+0x32>
 8003bc0:	dd0a      	ble.n	8003bd8 <__any_on+0x26>
 8003bc2:	f011 011f 	ands.w	r1, r1, #31
 8003bc6:	d007      	beq.n	8003bd8 <__any_on+0x26>
 8003bc8:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8003bcc:	fa24 f001 	lsr.w	r0, r4, r1
 8003bd0:	fa00 f101 	lsl.w	r1, r0, r1
 8003bd4:	428c      	cmp	r4, r1
 8003bd6:	d10b      	bne.n	8003bf0 <__any_on+0x3e>
 8003bd8:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8003bdc:	4293      	cmp	r3, r2
 8003bde:	d803      	bhi.n	8003be8 <__any_on+0x36>
 8003be0:	2000      	movs	r0, #0
 8003be2:	bd10      	pop	{r4, pc}
 8003be4:	4603      	mov	r3, r0
 8003be6:	e7f7      	b.n	8003bd8 <__any_on+0x26>
 8003be8:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8003bec:	2900      	cmp	r1, #0
 8003bee:	d0f5      	beq.n	8003bdc <__any_on+0x2a>
 8003bf0:	2001      	movs	r0, #1
 8003bf2:	bd10      	pop	{r4, pc}

08003bf4 <_calloc_r>:
 8003bf4:	b538      	push	{r3, r4, r5, lr}
 8003bf6:	fb02 f401 	mul.w	r4, r2, r1
 8003bfa:	4621      	mov	r1, r4
 8003bfc:	f000 f808 	bl	8003c10 <_malloc_r>
 8003c00:	4605      	mov	r5, r0
 8003c02:	b118      	cbz	r0, 8003c0c <_calloc_r+0x18>
 8003c04:	4622      	mov	r2, r4
 8003c06:	2100      	movs	r1, #0
 8003c08:	f000 f898 	bl	8003d3c <memset>
 8003c0c:	4628      	mov	r0, r5
 8003c0e:	bd38      	pop	{r3, r4, r5, pc}

08003c10 <_malloc_r>:
 8003c10:	b570      	push	{r4, r5, r6, lr}
 8003c12:	1ccd      	adds	r5, r1, #3
 8003c14:	f025 0503 	bic.w	r5, r5, #3
 8003c18:	3508      	adds	r5, #8
 8003c1a:	2d0c      	cmp	r5, #12
 8003c1c:	bf38      	it	cc
 8003c1e:	250c      	movcc	r5, #12
 8003c20:	2d00      	cmp	r5, #0
 8003c22:	4606      	mov	r6, r0
 8003c24:	db01      	blt.n	8003c2a <_malloc_r+0x1a>
 8003c26:	42a9      	cmp	r1, r5
 8003c28:	d903      	bls.n	8003c32 <_malloc_r+0x22>
 8003c2a:	230c      	movs	r3, #12
 8003c2c:	6033      	str	r3, [r6, #0]
 8003c2e:	2000      	movs	r0, #0
 8003c30:	bd70      	pop	{r4, r5, r6, pc}
 8003c32:	f000 f88b 	bl	8003d4c <__malloc_lock>
 8003c36:	4a23      	ldr	r2, [pc, #140]	; (8003cc4 <_malloc_r+0xb4>)
 8003c38:	6814      	ldr	r4, [r2, #0]
 8003c3a:	4621      	mov	r1, r4
 8003c3c:	b991      	cbnz	r1, 8003c64 <_malloc_r+0x54>
 8003c3e:	4c22      	ldr	r4, [pc, #136]	; (8003cc8 <_malloc_r+0xb8>)
 8003c40:	6823      	ldr	r3, [r4, #0]
 8003c42:	b91b      	cbnz	r3, 8003c4c <_malloc_r+0x3c>
 8003c44:	4630      	mov	r0, r6
 8003c46:	f000 f841 	bl	8003ccc <_sbrk_r>
 8003c4a:	6020      	str	r0, [r4, #0]
 8003c4c:	4629      	mov	r1, r5
 8003c4e:	4630      	mov	r0, r6
 8003c50:	f000 f83c 	bl	8003ccc <_sbrk_r>
 8003c54:	1c43      	adds	r3, r0, #1
 8003c56:	d126      	bne.n	8003ca6 <_malloc_r+0x96>
 8003c58:	230c      	movs	r3, #12
 8003c5a:	6033      	str	r3, [r6, #0]
 8003c5c:	4630      	mov	r0, r6
 8003c5e:	f000 f876 	bl	8003d4e <__malloc_unlock>
 8003c62:	e7e4      	b.n	8003c2e <_malloc_r+0x1e>
 8003c64:	680b      	ldr	r3, [r1, #0]
 8003c66:	1b5b      	subs	r3, r3, r5
 8003c68:	d41a      	bmi.n	8003ca0 <_malloc_r+0x90>
 8003c6a:	2b0b      	cmp	r3, #11
 8003c6c:	d90f      	bls.n	8003c8e <_malloc_r+0x7e>
 8003c6e:	600b      	str	r3, [r1, #0]
 8003c70:	50cd      	str	r5, [r1, r3]
 8003c72:	18cc      	adds	r4, r1, r3
 8003c74:	4630      	mov	r0, r6
 8003c76:	f000 f86a 	bl	8003d4e <__malloc_unlock>
 8003c7a:	f104 000b 	add.w	r0, r4, #11
 8003c7e:	1d23      	adds	r3, r4, #4
 8003c80:	f020 0007 	bic.w	r0, r0, #7
 8003c84:	1ac3      	subs	r3, r0, r3
 8003c86:	d01b      	beq.n	8003cc0 <_malloc_r+0xb0>
 8003c88:	425a      	negs	r2, r3
 8003c8a:	50e2      	str	r2, [r4, r3]
 8003c8c:	bd70      	pop	{r4, r5, r6, pc}
 8003c8e:	428c      	cmp	r4, r1
 8003c90:	bf0d      	iteet	eq
 8003c92:	6863      	ldreq	r3, [r4, #4]
 8003c94:	684b      	ldrne	r3, [r1, #4]
 8003c96:	6063      	strne	r3, [r4, #4]
 8003c98:	6013      	streq	r3, [r2, #0]
 8003c9a:	bf18      	it	ne
 8003c9c:	460c      	movne	r4, r1
 8003c9e:	e7e9      	b.n	8003c74 <_malloc_r+0x64>
 8003ca0:	460c      	mov	r4, r1
 8003ca2:	6849      	ldr	r1, [r1, #4]
 8003ca4:	e7ca      	b.n	8003c3c <_malloc_r+0x2c>
 8003ca6:	1cc4      	adds	r4, r0, #3
 8003ca8:	f024 0403 	bic.w	r4, r4, #3
 8003cac:	42a0      	cmp	r0, r4
 8003cae:	d005      	beq.n	8003cbc <_malloc_r+0xac>
 8003cb0:	1a21      	subs	r1, r4, r0
 8003cb2:	4630      	mov	r0, r6
 8003cb4:	f000 f80a 	bl	8003ccc <_sbrk_r>
 8003cb8:	3001      	adds	r0, #1
 8003cba:	d0cd      	beq.n	8003c58 <_malloc_r+0x48>
 8003cbc:	6025      	str	r5, [r4, #0]
 8003cbe:	e7d9      	b.n	8003c74 <_malloc_r+0x64>
 8003cc0:	bd70      	pop	{r4, r5, r6, pc}
 8003cc2:	bf00      	nop
 8003cc4:	20000200 	.word	0x20000200
 8003cc8:	20000204 	.word	0x20000204

08003ccc <_sbrk_r>:
 8003ccc:	b538      	push	{r3, r4, r5, lr}
 8003cce:	4c06      	ldr	r4, [pc, #24]	; (8003ce8 <_sbrk_r+0x1c>)
 8003cd0:	2300      	movs	r3, #0
 8003cd2:	4605      	mov	r5, r0
 8003cd4:	4608      	mov	r0, r1
 8003cd6:	6023      	str	r3, [r4, #0]
 8003cd8:	f000 f83a 	bl	8003d50 <_sbrk>
 8003cdc:	1c43      	adds	r3, r0, #1
 8003cde:	d102      	bne.n	8003ce6 <_sbrk_r+0x1a>
 8003ce0:	6823      	ldr	r3, [r4, #0]
 8003ce2:	b103      	cbz	r3, 8003ce6 <_sbrk_r+0x1a>
 8003ce4:	602b      	str	r3, [r5, #0]
 8003ce6:	bd38      	pop	{r3, r4, r5, pc}
 8003ce8:	200002cc 	.word	0x200002cc

08003cec <strncmp>:
 8003cec:	b510      	push	{r4, lr}
 8003cee:	b16a      	cbz	r2, 8003d0c <strncmp+0x20>
 8003cf0:	3901      	subs	r1, #1
 8003cf2:	1884      	adds	r4, r0, r2
 8003cf4:	f810 3b01 	ldrb.w	r3, [r0], #1
 8003cf8:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8003cfc:	4293      	cmp	r3, r2
 8003cfe:	d103      	bne.n	8003d08 <strncmp+0x1c>
 8003d00:	42a0      	cmp	r0, r4
 8003d02:	d001      	beq.n	8003d08 <strncmp+0x1c>
 8003d04:	2b00      	cmp	r3, #0
 8003d06:	d1f5      	bne.n	8003cf4 <strncmp+0x8>
 8003d08:	1a98      	subs	r0, r3, r2
 8003d0a:	bd10      	pop	{r4, pc}
 8003d0c:	4610      	mov	r0, r2
 8003d0e:	bd10      	pop	{r4, pc}

08003d10 <__ascii_wctomb>:
 8003d10:	b149      	cbz	r1, 8003d26 <__ascii_wctomb+0x16>
 8003d12:	2aff      	cmp	r2, #255	; 0xff
 8003d14:	bf85      	ittet	hi
 8003d16:	238a      	movhi	r3, #138	; 0x8a
 8003d18:	6003      	strhi	r3, [r0, #0]
 8003d1a:	700a      	strbls	r2, [r1, #0]
 8003d1c:	f04f 30ff 	movhi.w	r0, #4294967295
 8003d20:	bf98      	it	ls
 8003d22:	2001      	movls	r0, #1
 8003d24:	4770      	bx	lr
 8003d26:	4608      	mov	r0, r1
 8003d28:	4770      	bx	lr
	...

08003d2c <malloc>:
 8003d2c:	4b02      	ldr	r3, [pc, #8]	; (8003d38 <malloc+0xc>)
 8003d2e:	4601      	mov	r1, r0
 8003d30:	6818      	ldr	r0, [r3, #0]
 8003d32:	f7ff bf6d 	b.w	8003c10 <_malloc_r>
 8003d36:	bf00      	nop
 8003d38:	20000010 	.word	0x20000010

08003d3c <memset>:
 8003d3c:	4402      	add	r2, r0
 8003d3e:	4603      	mov	r3, r0
 8003d40:	4293      	cmp	r3, r2
 8003d42:	d100      	bne.n	8003d46 <memset+0xa>
 8003d44:	4770      	bx	lr
 8003d46:	f803 1b01 	strb.w	r1, [r3], #1
 8003d4a:	e7f9      	b.n	8003d40 <memset+0x4>

08003d4c <__malloc_lock>:
 8003d4c:	4770      	bx	lr

08003d4e <__malloc_unlock>:
 8003d4e:	4770      	bx	lr

08003d50 <_sbrk>:
 8003d50:	4b04      	ldr	r3, [pc, #16]	; (8003d64 <_sbrk+0x14>)
 8003d52:	6819      	ldr	r1, [r3, #0]
 8003d54:	4602      	mov	r2, r0
 8003d56:	b909      	cbnz	r1, 8003d5c <_sbrk+0xc>
 8003d58:	4903      	ldr	r1, [pc, #12]	; (8003d68 <_sbrk+0x18>)
 8003d5a:	6019      	str	r1, [r3, #0]
 8003d5c:	6818      	ldr	r0, [r3, #0]
 8003d5e:	4402      	add	r2, r0
 8003d60:	601a      	str	r2, [r3, #0]
 8003d62:	4770      	bx	lr
 8003d64:	20000208 	.word	0x20000208
 8003d68:	200002d0 	.word	0x200002d0

08003d6c <_init>:
 8003d6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003d6e:	bf00      	nop
 8003d70:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003d72:	bc08      	pop	{r3}
 8003d74:	469e      	mov	lr, r3
 8003d76:	4770      	bx	lr

08003d78 <_fini>:
 8003d78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003d7a:	bf00      	nop
 8003d7c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003d7e:	bc08      	pop	{r3}
 8003d80:	469e      	mov	lr, r3
 8003d82:	4770      	bx	lr
