/**
 ****************************************************************************************
 *
 * @file sys_clock_mgr_da1469x.c
 *
 * @brief Clock Manager
 *
 * Copyright (C) 2017-2022 Dialog Semiconductor.
 * This computer program includes Confidential, Proprietary Information
 * of Dialog Semiconductor. All Rights Reserved.
 *
 ****************************************************************************************
 */

/**
 \addtogroup BSP
 \{
 \addtogroup SYSTEM
 \{
 \addtogroup CLOCK_MANAGER
 \{
 */


#if dg_configUSE_CLOCK_MGR

#include "sdk_defs.h"
#include "hw_otpc.h"
#include "sys_clock_mgr.h"
#include "sys_clock_mgr_internal.h"
#include "sys_power_mgr.h"
#include "sys_power_mgr_internal.h"
#include "qspi_automode.h"
#include "hw_lcdc.h"
#include "hw_pdc.h"
#include "hw_pd.h"
#include "hw_pmu.h"
#include "hw_sys.h"
#include "../peripherals/src/hw_sys_internal.h"
#include "hw_usb.h"
#include "hw_gpio.h"
#if (dg_configRTC_CORRECTION == 1)
#include "hw_rtc.h"
#endif
#if (dg_configPMU_ADAPTER == 1)
#include "../adapters/src/ad_pmu_internal.h"
#endif

#include "sys_rc_clocks_calibration_internal.h"

#if (dg_configSYSTEMVIEW)
#include "SEGGER_SYSVIEW_FreeRTOS.h"
#else
#define SEGGER_SYSTEMVIEW_ISR_ENTER()
#define SEGGER_SYSTEMVIEW_ISR_EXIT()
#endif

#ifdef OS_FREERTOS
#include "osal.h"
#include "sdk_list.h"

#define XTAL32_AVAILABLE                1       // XTAL32M availability
#define LP_CLK_AVAILABLE                2       // LP clock availability
#define PLL_AVAILABLE                   4       // PLL locked
#endif /* OS_FREERTOS */

#include "hw_qspi.h"
//#include "sys_tcs.h"

#if (CLK_MGR_USE_TIMING_DEBUG == 1)
#pragma message "Clock manager: GPIO Debugging is on!"
#endif

#ifdef CONFIG_USE_BLE
#include "ad_ble.h"
#endif

#define RCX_MIN_HZ                      450
#define RCX_MAX_HZ                      550
/* RCX frequency range for d2522 is 13kHz to 17kHz and 13kHz to 18.5kHz for d3080.
 * RCX_MIN/MAX_TICK_CYCLES correspond to the number of min and max RCX cycles respectively
 * in a 2msec duration, which is the optimum OS tick. */
#define RCX_MIN_TICK_CYCLES_D2522       26
#define RCX_MAX_TICK_CYCLES_D2522       34
#define RCX_MIN_TICK_CYCLES_D3080       26
#define RCX_MAX_TICK_CYCLES_D3080       37

/* ~3 msec for the 1st calibration. This is the maximum allowed value when the 96MHz clock is
 * used. It can be increased when the sys_clk has lower frequency (i.e. multiplied by 2 for 48MHz,
 * 3 for 32MHz). The bigger it is, the longer it takes to complete the power-up
 * sequence. */
#define RCX_CALIBRATION_CYCLES_PUP      44

/* Total calibration time = N*3 msec. Increase N to get a better estimation of the frequency of
 * RCX. */
#define RCX_REPEAT_CALIBRATION_PUP      10

/*
 * Global and / or retained variables
 */
#define RC32K_MEASUREMENT_CYCLES                (1)
#define RC32K_FREQ_STEP                         (2000)
#define RC32K_TARGET_FREQ                       (32000)
__RETAINED_RW uint32_t rc32k_clock_hz = RC32K_TARGET_FREQ;

#if (dg_configUSE_LP_CLK == LP_CLK_RCX)
__RETAINED uint16_t rcx_clock_hz;
__RETAINED uint8_t rcx_tick_period;                        // # of cycles in 1 tick
__RETAINED uint16_t rcx_tick_rate_hz;
__RETAINED static uint32_t rcx_clock_hz_acc;               // Accurate RCX freq (1/RCX_ACCURACY_LEVEL accuracy)
__RETAINED static uint32_t rcx_clock_period;               // usec multiplied by 1024 * 1024

static const uint64_t rcx_period_dividend = 1048576000000;          // 1024 * 1024 * 1000000;
#endif /* (dg_configUSE_LP_CLK == LP_CLK_RCX) */

__RETAINED uint32_t rcx_cal_value;

#if (dg_configRTC_CORRECTION == 1) && (dg_configUSE_LP_CLK == LP_CLK_RCX)


/*
 * RTC compensation variables
 */
#define DAY_IN_USEC                     (24 * 60 * 60 * 1000 * 1000LL)
#define HDAY_IN_USEC                    (12 * 60 * 60 * 1000 * 1000LL)
#define HUNDREDTHS_OF_SEC_us            10000

__RETAINED static uint32_t rcx_freq_prev;
__RETAINED static uint64_t rtc_usec_prev;
__RETAINED static int32_t rtc_usec_correction;
__RETAINED static uint32_t initial_rcx_clock_hz_acc;
#endif /* (dg_configRTC_CORRECTION == 1) && (dg_configUSE_LP_CLK == LP_CLK_RCX) */

__RETAINED_RW static sys_clk_t sysclk = sysclk_LP;      // Invalidate system clock
__RETAINED static ahb_div_t ahbclk;
__RETAINED static apb_div_t apbclk;
#if (dg_configPMU_ADAPTER == 0)
__RETAINED static HW_PMU_1V2_VOLTAGE vdd_voltage;
#endif /* dg_configPMU_ADAPTER */
__RETAINED static uint8_t pll_count;
__RETAINED static uint8_t pll_wait_lock_count;
#if dg_configUSE_HW_PDC
__RETAINED static uint32_t xtal32_pdc_entry;

#endif /* dg_configUSE_HW_PDC */

__RETAINED static void (*xtal_ready_callback)(void);

static sys_clk_t sys_clk_next;
static ahb_div_t ahb_clk_next;

#ifdef OS_FREERTOS
static volatile bool xtal32m_settled_notification = false;
#endif /* OS_FREERTOS */
static volatile bool xtal32m_settled = false;
static volatile bool pll_locked = false;

#ifdef OS_FREERTOS
__RETAINED static OS_MUTEX xSemaphoreCM;
__RETAINED static OS_EVENT_GROUP xEventGroupCM_xtal;
__RETAINED static OS_TIMER xLPSettleTimer;

#if (dg_config_ENABLE_RC32K_CALIBRATION || (dg_configUSE_LP_CLK == LP_CLK_RCX))
__RETAINED static OS_TASK xRCClocksCalibTaskHandle;
#endif /* (dg_config_ENABLE_RC32K_CALIBRATION || (dg_configUSE_LP_CLK == LP_CLK_RCX)) */

typedef struct clk_mgr_task_list_elem_t clk_mgr_task_list_elem_t;
struct clk_mgr_task_list_elem_t {
        clk_mgr_task_list_elem_t *next;
        OS_TASK task;
        uint8_t task_pll_count;
};

__RETAINED static void* clk_mgr_task_list;

#endif /* OS_FREERTOS */

#define NUM_OF_CPU_CLK_CONF 5

/*
 * Forward declarations
 */
static cm_sys_clk_set_status_t sys_clk_set(sys_clk_t type);
static void apb_set_clock_divider(apb_div_t div);
static bool ahb_set_clock_divider(ahb_div_t div);

#ifdef OS_FREERTOS
#define CM_ENTER_CRITICAL_SECTION() OS_ENTER_CRITICAL_SECTION()
#define CM_LEAVE_CRITICAL_SECTION() OS_LEAVE_CRITICAL_SECTION()

#define CM_EVENT_WAIT() ASSERT_WARNING(xSemaphoreCM != NULL); \
                        OS_EVENT_WAIT(xSemaphoreCM, OS_EVENT_FOREVER)
#define CM_EVENT_SIGNAL() OS_EVENT_SIGNAL(xSemaphoreCM)

#else
#define CM_ENTER_CRITICAL_SECTION() GLOBAL_INT_DISABLE()
#define CM_LEAVE_CRITICAL_SECTION() GLOBAL_INT_RESTORE()

#define CM_EVENT_WAIT()
#define CM_EVENT_SIGNAL()

#endif /* OS_FREERTOS */

/*
 * Function definitions
 */

/**
 * \brief Get the CPU clock frequency in MHz
 *
 * \param[in] clk The system clock
 * \param[in] div The HCLK divider
 *
 * \return The clock frequency
 */
static uint32_t get_clk_freq(sys_clk_t clk, ahb_div_t div)
{
        sys_clk_t clock = clk;

        if (clock == sysclk_RC32) {
                clock = sysclk_XTAL32M;
        }

        return ( 16 >> div ) * clock;
}

/**
 * \brief Adjust OTP access timings according to the AHB clock frequency.
 *
 * \warning In mirrored mode, the OTP access timings are left unchanged since the system is put to
 *          sleep using the RC32M clock and the AHB divider set to 1, which are the same settings
 *          that the system runs after a power-up or wake-up!
 */
__RETAINED_CODE static void adjust_otp_access_timings(void)
{
#if (dg_configUSE_HW_OTPC == 1)
        if (hw_otpc_is_active()) {
                uint32_t clk_freq = get_clk_freq(sys_clk_next, ahb_clk_next);
                HW_OTPC_SYS_CLK_FREQ freq = hw_otpc_convert_sys_clk_mhz(clk_freq);
                ASSERT_ERROR(freq != HW_OTPC_SYS_CLK_FREQ_INVALID_VALUE);
                hw_otpc_set_speed(freq);
        }
#endif
}

/**
 * \brief Lower AHB and APB clocks to the minimum frequency.
 *
 * \warning It can be called only at wake-up.
 */
__STATIC_INLINE void lower_amba_clocks(void)
{
        // Lower the AHB clock (fast --> slow clock switch)
        hw_clk_set_hclk_div((uint32_t)ahb_div16);
        adjust_otp_access_timings();
}

/**
 * \brief Restore AHB and APB clocks to the maximum (default) frequency.
 *
 * \warning It can be called only at wake-up.
 */
__STATIC_INLINE void restore_amba_clocks(void)
{
        // Restore the AHB clock (slow --> fast clock switch)
        adjust_otp_access_timings();
        hw_clk_set_hclk_div(ahbclk);
}

/**
 * \brief Switch to RC32.
 *
 * \details Set RC32 as the system clock.
 */
static void switch_to_rc32(void)
{
        hw_clk_enable_sysclk(SYS_CLK_IS_RC32);

        // fast --> slow clock switch
        hw_clk_set_sysclk(SYS_CLK_IS_RC32);     // Set RC32 as sys_clk

        /*
         * Disable RC32M. RC32M will remain enabled by the hardware as long as it is used
         * as system clock.
         */
        hw_clk_disable_sysclk(SYS_CLK_IS_RC32);

        if (sysclk > sysclk_XTAL32M) {
                adjust_otp_access_timings();     // Adjust OTP timings
                qspi_automode_sys_clock_cfg(SYS_CLK_IS_RC32);
        }
}

/**
 * \brief Switch to XTAL32M.
 *
 * \details Sets the XTAL32M as the system clock.
 *
 * \warning It does not block. It assumes that the caller has made sure that the XTAL32M has
 *          settled.
 */
static void switch_to_xtal32m(void)
{
        if (hw_clk_get_sysclk() != SYS_CLK_IS_XTAL32M) {
                ASSERT_WARNING(hw_clk_is_xtalm_started());

                hw_clk_set_sysclk(SYS_CLK_IS_XTAL32M);          // Set XTAL32 as sys_clk
                if (sysclk > sysclk_XTAL32M) {                 // slow --> fast clock switch
                        adjust_otp_access_timings();            // Adjust OTP timings
                        qspi_automode_sys_clock_cfg(sysclk_XTAL32M);
                }
        }
}

/**
 * \brief Disable PLL
 *
 * \details Restore VDD voltage to 0.9V if required.
 */
static void disable_pll(void)
{
        if (hw_clk_is_enabled_sysclk(SYS_CLK_IS_PLL)) {
                hw_clk_disable_sysclk(SYS_CLK_IS_PLL);

                // VDD voltage can be lowered since PLL is not the system clock anymore
#if (dg_configPMU_ADAPTER == 1)
                ad_pmu_1v2_force_max_voltage_release();
#else
                if (vdd_voltage != HW_PMU_1V2_VOLTAGE_1V2) {
                        HW_PMU_ERROR_CODE error_code;
                        error_code = hw_pmu_1v2_onwakeup_set_voltage(vdd_voltage);
                        ASSERT_WARNING(error_code == HW_PMU_ERROR_NOERROR);
                }
#endif /* dg_configPMU_ADAPTER */
                pll_locked = false;
                DBG_SET_LOW(CLK_MGR_USE_TIMING_DEBUG, CLKDBG_PLL_ON);
        }
}

/**
 * \brief Enable PLL
 *
 * \details Changes the VDD voltage to 1.2V if required.
 */
static void enable_pll(void)
{
        if (hw_clk_is_pll_locked()) {
                pll_locked = true;
        }
        else if (hw_clk_is_enabled_sysclk(SYS_CLK_IS_PLL) == false) {
                ASSERT_WARNING(!pll_locked);

#if (dg_configPMU_ADAPTER == 1)
                ad_pmu_1v2_force_max_voltage_request();
#else
                HW_PMU_1V2_RAIL_CONFIG rail_config;
                hw_pmu_get_1v2_active_config(&rail_config);

                // PLL cannot be powered by retention LDO
                ASSERT_WARNING(rail_config.current == HW_PMU_1V2_MAX_LOAD_50 ||
                        rail_config.src_type == HW_PMU_SRC_TYPE_DCDC_HIGH_EFFICIENCY);

                vdd_voltage = rail_config.voltage;
                if (vdd_voltage != HW_PMU_1V2_VOLTAGE_1V2) {
                        // VDD voltage must be set to 1.2V prior to switching clock to PLL
                        HW_PMU_ERROR_CODE error_code;
                        error_code = hw_pmu_1v2_onwakeup_set_voltage(HW_PMU_1V2_VOLTAGE_1V2);
                        ASSERT_WARNING(error_code == HW_PMU_ERROR_NOERROR);
                }
#endif /* dg_configPMU_ADAPTER */
                hw_clk_enable_sysclk(SYS_CLK_IS_PLL);           // Turn on PLL
                DBG_SET_HIGH(CLK_MGR_USE_TIMING_DEBUG, CLKDBG_PLL_ON);
        }
}

/**
 * \brief Switch to PLL.
 *
 * \details Waits until the PLL has locked and sets it as the system clock.
 */
static void switch_to_pll(void)
{
        if (hw_clk_get_sysclk() == SYS_CLK_IS_XTAL32M) {
                // Slow --> fast clock switch
                adjust_otp_access_timings();                         // Adjust OTP timings
                qspi_automode_sys_clock_cfg(sysclk_PLL96);

                /*
                 * If ultra-fast wake-up mode is used, make sure that the startup state
                 * machine is finished and all power regulation is in order.
                 */
                while (REG_GETF(CRG_TOP, SYS_STAT_REG, POWER_IS_UP) == 0);

                /*
                 * Wait for LDO to be OK. Core voltage may have been changed from 0.9V to
                 * 1.2V in order to switch system clock to PLL
                 */
                while ((REG_GETF(CRG_TOP, ANA_STATUS_REG, LDO_CORE_OK) == 0) &&
                       (REG_GETF(DCDC, DCDC_STATUS1_REG, DCDC_VDD_AVAILABLE) == 0));

                hw_clk_set_sysclk(SYS_CLK_IS_PLL);                   // Set PLL as sys_clk
        }
}

#ifdef OS_FREERTOS

/**
 * \brief The handler of the XTAL32K LP settling timer.
 */
static void vLPTimerCallback(OS_TIMER pxTimer)
{
        OS_ENTER_CRITICAL_SECTION();                            // Critical section
        if ((dg_configLP_CLK_SOURCE == LP_CLK_IS_ANALOG) &&
                ((dg_configUSE_LP_CLK == LP_CLK_32000) || (dg_configUSE_LP_CLK == LP_CLK_32768))) {
                hw_clk_set_lpclk(LP_CLK_IS_XTAL32K);            // Set XTAL32K as the LP clock
        }

#ifdef CONFIG_USE_BLE
        // Inform ble adapter about the availability of the LP clock.
        ad_ble_lpclock_available();
#endif

        OS_LEAVE_CRITICAL_SECTION();                            // Exit critical section

        // Inform (blocked) Tasks about the availability of the LP clock.
        OS_EVENT_GROUP_SET_BITS(xEventGroupCM_xtal, LP_CLK_AVAILABLE);

        // Stop the Timer.
        OS_TIMER_STOP(xLPSettleTimer, OS_TIMER_FOREVER);
}

/**
 * \brief Handle the indication that the XTAL32M has settled.
 *
 */
static OS_BASE_TYPE xtal32m_is_ready(BaseType_t *xHigherPriorityTaskWoken)
{
        OS_BASE_TYPE xResult = OS_FAIL;

        if (xtal32m_settled_notification == false) {
                // Do not send the notification twice
                xtal32m_settled_notification = true;

                DBG_SET_HIGH(CLK_MGR_USE_TIMING_DEBUG, CLKDBG_XTAL32M_SETTLED);
                if (xtal_ready_callback) {
                        xtal_ready_callback();
                }

                if (xEventGroupCM_xtal != NULL) {
                        // Inform blocked Tasks
                        *xHigherPriorityTaskWoken = pdFALSE;            // Must be initialized to pdFALSE

                        xResult = xEventGroupSetBitsFromISR(xEventGroupCM_xtal, XTAL32_AVAILABLE,
                                                            xHigherPriorityTaskWoken);
                }

                DBG_SET_LOW(CLK_MGR_USE_TIMING_DEBUG, CLKDBG_XTAL32M_SETTLED);
        }
        return xResult;
}

/**
 * \brief Handle the indication that the PLL is locked and therefore available.
 */
static OS_BASE_TYPE pll_is_locked(BaseType_t *xHigherPriorityTaskWoken)
{
        OS_BASE_TYPE xResult = OS_FAIL;

        if (xEventGroupCM_xtal != NULL) {
                *xHigherPriorityTaskWoken = pdFALSE;            // Must be initialized to pdFALSE

                xResult = xEventGroupSetBitsFromISR(xEventGroupCM_xtal, PLL_AVAILABLE,
                                                    xHigherPriorityTaskWoken);
        }

        return xResult;
}

#endif /* OS_FREERTOS */


#if (dg_configUSE_LP_CLK == LP_CLK_RCX)
/**
 * \brief Calculates the optimum tick rate and the number of LP cycles (RCX) per tick.
 *
 * \param[in] freq The RCX clock frequency (in Hz).
 * \param[out] tick_period The number of LP cycles per tick.
 *
 * \return uint32_t The optimum tick rate.
 */
static uint32_t get_optimum_tick_rate(uint16_t freq, uint8_t *tick_period)
{
        uint32_t optimum_rate = 0;
        uint32_t hz;
        uint32_t max_tick = 0;
        uint32_t min_tick = 0;
        int tick;
        int err = 65536;
        int res;

        if (hw_sys_device_info_check(DEVICE_CHIP_ID_MASK, DEVICE_CHIP_ID_2522)) {
                min_tick = RCX_MIN_TICK_CYCLES_D2522;
                max_tick = RCX_MAX_TICK_CYCLES_D2522;
        } else if (hw_sys_device_info_check(DEVICE_CHIP_ID_MASK, DEVICE_CHIP_ID_3080)) {
                min_tick = RCX_MIN_TICK_CYCLES_D3080;
                max_tick = RCX_MAX_TICK_CYCLES_D3080;
        }
        for (tick = min_tick; tick < max_tick; tick++) {
                hz = 2 * freq / tick;
                hz = (hz & 1) ? hz / 2 + 1 : hz / 2;

                if ((hz >= RCX_MIN_HZ) && (hz <= RCX_MAX_HZ)) {
                        res = hz * tick * 65536 / freq;
                        res -= 65536;
                        if (res < 0) {
                                res *= -1;
                        }
                        if (res < err) {
                                err = res;
                                optimum_rate = hz;
                                *tick_period = tick;
                        }
                }
        }

        return optimum_rate;
}
#endif /* (dg_configUSE_LP_CLK == LP_CLK_RCX) */

__RETAINED_CODE void cm_enable_xtalm_if_required(void)
{
        if (sysclk != sysclk_RC32) {
                cm_enable_xtalm();
        }
}

uint32_t cm_get_xtalm_settling_lpcycles(void)
{
        if (sysclk == sysclk_RC32) {
                return 0;
        }

#if (dg_configUSE_LP_CLK == LP_CLK_RCX)
        return XTALRDY_CYCLES_TO_LP_CLK_CYCLES(hw_clk_get_xtalm_settling_time(), rcx_clock_hz);
#else
        return XTALRDY_CYCLES_TO_LP_CLK_CYCLES(hw_clk_get_xtalm_settling_time(), dg_configXTAL32K_FREQ);
#endif
}

#if dg_configUSE_HW_PDC

static uint32_t get_pdc_xtal32m_entry(void)
{

        uint32_t entry = HW_PDC_INVALID_LUT_INDEX;

#ifdef OS_FREERTOS
        // Search for the RTOS timer entry
        entry = hw_pdc_find_entry(HW_PDC_TRIG_SELECT_PERIPHERAL, HW_PDC_PERIPH_TRIG_ID_TIMER2,
                                        HW_PDC_MASTER_CM33, HW_PDC_LUT_ENTRY_EN_XTAL, 0);
        if (entry != HW_PDC_INVALID_LUT_INDEX) {
                return entry;
        }

#endif
        // Search for any entry that will wake-up M33 and start the XTAL32M
        entry = hw_pdc_find_entry(HW_PDC_FILTER_DONT_CARE, HW_PDC_FILTER_DONT_CARE,
                                        HW_PDC_MASTER_CM33, HW_PDC_LUT_ENTRY_EN_XTAL, 0);
        return entry;
}
#endif

void cm_enable_xtalm(void)
{
        GLOBAL_INT_DISABLE();

#if dg_configUSE_HW_PDC
        if (xtal32_pdc_entry == HW_PDC_INVALID_LUT_INDEX) {
                // Find a PDC entry for enabling XTAL32M
                xtal32_pdc_entry = get_pdc_xtal32m_entry();

                if (xtal32_pdc_entry == HW_PDC_INVALID_LUT_INDEX) {
                        // If no PDC entry exists, add a new entry for enabling the XTAL32M
                        xtal32_pdc_entry = hw_pdc_add_entry( HW_PDC_TRIGGER_FROM_MASTER( HW_PDC_MASTER_CM33,
                                                                                  HW_PDC_LUT_ENTRY_EN_XTAL ) );
                }

                ASSERT_WARNING(xtal32_pdc_entry != HW_PDC_INVALID_LUT_INDEX);

                // XTAL32M may not been started. Use PDC to start it.
                hw_pdc_set_pending(xtal32_pdc_entry);
                hw_pdc_acknowledge(xtal32_pdc_entry);

                // Clear the XTAL32M_XTAL_ENABLE bit to allow PDC to disable XTAL32M when going to sleep.
                hw_clk_disable_sysclk(SYS_CLK_IS_XTAL32M);
        }
#endif

        xtal32m_settled = hw_clk_is_xtalm_started();

        if (xtal32m_settled == false) {
                if (hw_clk_is_enabled_sysclk(SYS_CLK_IS_XTAL32M) == false) {
#if dg_configUSE_HW_PDC
                        // XTAL32M has not been started. Use PDC to start it.
                        hw_pdc_set_pending(xtal32_pdc_entry);
                        hw_pdc_acknowledge(xtal32_pdc_entry);

#else
                        // PDC is not used. Enable XTAL32M by setting XTAL32M_XTAL_ENABLE bit
                        // in XTAL32M_CTRL1_REG
                        hw_clk_enable_sysclk(SYS_CLK_IS_XTAL32M);
#endif
                }
        }

        GLOBAL_INT_RESTORE();
}


void cm_clk_init_low_level_internal(void)
{
        NVIC_ClearPendingIRQ(XTAL32M_RDY_IRQn);
        NVIC_EnableIRQ(XTAL32M_RDY_IRQn);                      // Activate XTAL32 Ready IRQ

        NVIC_ClearPendingIRQ(PLL_LOCK_IRQn);
        NVIC_EnableIRQ(PLL_LOCK_IRQn);                         // Activate PLL Lock IRQ

        /*
         * Low power clock
         */
        hw_clk_enable_lpclk(LP_CLK_IS_RC32K);
        hw_clk_set_lpclk(LP_CLK_IS_RC32K);

        ASSERT_WARNING(REG_GETF(CRG_TOP, SYS_STAT_REG, TIM_IS_UP));

        hw_clk_xtalm_configure();
        if (dg_configXTAL32M_SETTLE_TIME_IN_USEC != 0) {

                uint16_t rdy_cnt = XTAL32M_USEC_TO_256K_CYCLES(dg_configXTAL32M_SETTLE_TIME_IN_USEC);

                hw_clk_set_xtalm_settling_time(rdy_cnt/8, false);
        }

        if (dg_configLP_CLK_SOURCE == LP_CLK_IS_DIGITAL) {
                /* Store PD COM state and restore it after configuring P0_23 */
                bool com_is_up = hw_pd_check_com_status();
                if (!com_is_up) {
                        hw_pd_power_up_com();
                }
                hw_clk_configure_ext32k_pins();                 // Configure Ext32K pins
                hw_gpio_pad_latch_enable(HW_GPIO_PORT_0,HW_GPIO_PIN_23);
                hw_gpio_pad_latch_disable(HW_GPIO_PORT_0,HW_GPIO_PIN_23);
                if (!com_is_up) {
                        hw_pd_power_down_com();
                }
                hw_clk_disable_lpclk(LP_CLK_IS_XTAL32K);        // Disable XTAL32K
                hw_clk_disable_lpclk(LP_CLK_IS_RCX);            // Disable RCX
                hw_clk_set_lpclk(LP_CLK_IS_EXTERNAL);           // Set EXTERNAL as the LP clock
        } else if (dg_configUSE_LP_CLK == LP_CLK_RCX) {
                hw_clk_enable_lpclk(LP_CLK_IS_RCX);             // Enable RCX
                hw_clk_disable_lpclk(LP_CLK_IS_XTAL32K);        // Disable XTAL32K
                // LP clock will be switched to RCX after RCX calibration
        } else if ((dg_configUSE_LP_CLK == LP_CLK_32000) ||
                   (dg_configUSE_LP_CLK == LP_CLK_32768)) {
                // No need to configure XTAL32K pins. Pins are automatically configured
                // when LP_CLK_IS_XTAL32K is enabled.
                hw_clk_configure_lpclk(LP_CLK_IS_XTAL32K);      // Configure XTAL32K
                hw_clk_enable_lpclk(LP_CLK_IS_XTAL32K);         // Enable XTAL32K
                hw_clk_disable_lpclk(LP_CLK_IS_RCX);            // Disable RCX
                // LP clock cannot be set to XTAL32K here. XTAL32K needs a few seconds to settle after power up.
        } else {
                ASSERT_WARNING(0);                              // Should not be here!
        }

#if dg_configUSE_HW_PDC
        xtal32_pdc_entry = HW_PDC_INVALID_LUT_INDEX;
#endif

}

void cm_calibrate_rc32k(void)
{
        uint32_t cal_value;
        uint32_t max_clk_count;
        bool     rc32k_trimmed_ok, rc32k_trim_decreased;
        uint8_t  rc32k_trim;

        rc32k_trimmed_ok =  false;
        rc32k_trim_decreased = false;

        /* read initial RC32K_TRIM value */
        rc32k_trim = REG_GETF(CRG_TOP, CLK_RC32K_REG, RC32K_TRIM);

        do {
                /* The number of cycles to measure must not cause a uint32_t overflow */
                ASSERT_ERROR(RC32K_MEASUREMENT_CYCLES <= 134);

                /* Run calibration process */
                hw_clk_start_calibration(CALIBRATE_RC32K, CALIBRATE_REF_DIVN, RC32K_MEASUREMENT_CYCLES);
                cal_value = hw_clk_get_calibration_data();

                /* Process calibration results and calculate RC32K frequency */
                max_clk_count = dg_configXTAL32M_FREQ * RC32K_MEASUREMENT_CYCLES;
                rc32k_clock_hz = max_clk_count / cal_value;

                if (rc32k_clock_hz > RC32K_TARGET_FREQ) {
                        /* Frequency too high, decrease it */
                        if (rc32k_trim > 0x0) {
                                rc32k_trim--;
                                REG_SETF(CRG_TOP, CLK_RC32K_REG, RC32K_TRIM, rc32k_trim);
                        } else {
                                /* Reached the limit. Nothing better is possible */
                                rc32k_trimmed_ok = true;
                        }
                        rc32k_trim_decreased = true;
                } else if (rc32k_clock_hz < (RC32K_TARGET_FREQ - RC32K_FREQ_STEP)) {
                        rc32k_trimmed_ok = rc32k_trim_decreased;
                        if (!rc32k_trim_decreased) {
                                /* Frequency too low, increase it if there was no decrease step */
                                if (rc32k_trim < 0xF) {
                                        rc32k_trim++;
                                        REG_SETF(CRG_TOP, CLK_RC32K_REG, RC32K_TRIM, rc32k_trim);
                                } else {
                                        /* Reached the limit. Nothing better is possible */
                                        rc32k_trimmed_ok = true;
                                }
                        }
                } else {
                        /* All done */
                        rc32k_trimmed_ok = true;
                }
        } while (!rc32k_trimmed_ok);
}


#if (dg_configUSE_LP_CLK == LP_CLK_RCX)
void cm_rcx_calibrate(void)
{
        // Run a dummy calibration to make sure the clock has settled
        hw_clk_start_calibration(CALIBRATE_RCX, CALIBRATE_REF_DIVN, 25);
        hw_clk_get_calibration_data();

        // Run actual calibration
        uint32_t hz_value = 0;
        uint32_t cal_value;
        uint64_t max_clk_count;

        for (int i = 0; i < RCX_REPEAT_CALIBRATION_PUP; i++) {
                hw_clk_start_calibration(CALIBRATE_RCX, CALIBRATE_REF_DIVN, RCX_CALIBRATION_CYCLES_PUP);
                cal_value = hw_clk_get_calibration_data();

                // Process calibration results
                max_clk_count = (uint64_t)dg_configXTAL32M_FREQ * RCX_CALIBRATION_CYCLES_PUP * RCX_ACCURACY_LEVEL;
                hz_value += (uint32_t)(max_clk_count / cal_value);
        }

        rcx_clock_hz_acc = (hz_value + (RCX_REPEAT_CALIBRATION_PUP / 2)) / RCX_REPEAT_CALIBRATION_PUP;
        rcx_clock_hz = rcx_clock_hz_acc / RCX_ACCURACY_LEVEL;
        rcx_clock_period = (uint32_t)((rcx_period_dividend * RCX_ACCURACY_LEVEL) / rcx_clock_hz_acc);
        rcx_tick_rate_hz = get_optimum_tick_rate(rcx_clock_hz, &rcx_tick_period);
#if (dg_configRTC_CORRECTION == 1)
        rcx_freq_prev = rcx_clock_hz_acc;
        initial_rcx_clock_hz_acc = rcx_clock_hz_acc;
#endif
}

uint32_t cm_get_rcx_clock_hz_acc(void)
{
        return rcx_clock_hz_acc;
}

uint32_t cm_get_rcx_clock_period(void)
{
        return rcx_clock_period;
}
#endif /* (dg_configUSE_LP_CLK == LP_CLK_RCX) */

void cm_sys_clk_init(sys_clk_t type)
{
#ifdef OS_FREERTOS
        ASSERT_WARNING(xSemaphoreCM == NULL);               // Called only once!

        xSemaphoreCM = xSemaphoreCreateMutex();             // Create Mutex
        ASSERT_WARNING(xSemaphoreCM != NULL);

        xEventGroupCM_xtal = OS_EVENT_GROUP_CREATE();       // Create Event Group
        ASSERT_WARNING(xEventGroupCM_xtal != NULL);
#endif
        ahbclk = cm_ahb_get_clock_divider();
        apbclk = cm_apb_get_clock_divider();

        sys_clk_next = type;
        ahb_clk_next = ahbclk;

        ASSERT_WARNING(type != sysclk_LP);                  // Not Applicable!

        HW_PMU_1V2_RAIL_CONFIG rail_config;
        hw_pmu_get_1v2_active_config(&rail_config);
#if (dg_configPMU_ADAPTER == 0)
        vdd_voltage = rail_config.voltage;
#endif /* dg_configPMU_ADAPTER */

        /*
         * Disable RC32M. RC32M will remain enabled by the hardware as long as it is used
         * as system clock.
         */
        hw_clk_disable_sysclk(SYS_CLK_IS_RC32);

        CM_ENTER_CRITICAL_SECTION();
        if (sys_clk_next == sysclk_RC32) {
                if (hw_clk_get_sysclk() != SYS_CLK_IS_RC32) {
                        // RC32 is not the System clock
                        switch_to_rc32();
                }
        }
        else {
                cm_enable_xtalm();

                /*
                 * Note: In case that the LP clock is the XTAL32K then we
                 *       simply set the cm_sysclk to the user setting and skip waiting for the
                 *       XTAL32M to settle. In this case, the system clock will be set to the
                 *       XTAL32M (or the PLL) when the XTAL32M_RDY_IRQn hits. Every task or Adapter
                 *       must block until the requested system clock is available. Sleep may have to
                 *       be blocked as well.
                 */
                if (cm_poll_xtalm_ready()) {
                        switch_to_xtal32m();

                        hw_clk_disable_sysclk(SYS_CLK_IS_RC32);

                        if (sys_clk_next == sysclk_PLL96) {
                                if (hw_clk_is_pll_locked()) {
                                        switch_to_pll();
                                }
                                else {
                                        // System clock will be switched to PLL when PLL is locked
                                        enable_pll();
                                }
                        }
                        else {
                                disable_pll();
#ifdef OS_FREERTOS
                                OS_EVENT_GROUP_CLEAR_BITS(xEventGroupCM_xtal, PLL_AVAILABLE);
#endif
                        }
                }
        }

        sysclk = sys_clk_next;

        CM_EVENT_WAIT();
        pll_count = (sys_clk_next == sysclk_PLL96) ? 1 : 0;
        CM_EVENT_SIGNAL();

        CM_LEAVE_CRITICAL_SECTION();
}

static void cm_sys_enable_xtalm(sys_clk_t type)
{
        if (type >= sysclk_XTAL32M) {
                cm_enable_xtalm();

                // Make sure the XTAL32M has settled
                cm_wait_xtalm_ready();
        }
}

static void sys_enable_pll(void)
{
        enable_pll();
        cm_wait_pll_lock();
}

#ifdef OS_FREERTOS
bool sys_clk_mgr_match_task(const void *elem, const void *ud)
{
        return ((clk_mgr_task_list_elem_t*)elem)->task == ud;
}
#endif

cm_sys_clk_set_status_t cm_sys_clk_set(sys_clk_t type)
{
        cm_sys_clk_set_status_t ret;

        ASSERT_WARNING(type != sysclk_LP);                      // Not Applicable!


        if (type == sysclk_PLL96 && cm_ahb_get_clock_divider() != ahb_div1) {
                // PLL can be used only when AHB divider is ahb_div1
                return cm_sysclk_ahb_divider_in_use;
        }

#ifdef OS_FREERTOS
        clk_mgr_task_list_elem_t *elem;
        OS_TASK task = OS_GET_CURRENT_TASK();
#endif

        cm_sys_enable_xtalm(type);

        if (type == sysclk_PLL96) {
                CM_EVENT_WAIT();
                pll_wait_lock_count++;
                if (pll_wait_lock_count == 1) {
                        enable_pll();
                }
                CM_EVENT_SIGNAL();

                cm_wait_pll_lock();
        }

        CM_EVENT_WAIT();

        // Check if system clock can be switched
        if (type != sysclk_PLL96) {
                if (pll_count > 1) {
#ifdef OS_FREERTOS
                        /* Check if the current task is in the list */
                        elem = list_find(&clk_mgr_task_list, sys_clk_mgr_match_task, task);
                        if (elem) {
                                elem->task_pll_count--;
                                if (elem->task_pll_count < 1) {
                                        /* Remove the task and decrease global pll_count */
                                        list_unlink(&clk_mgr_task_list, sys_clk_mgr_match_task,
                                                    task);
                                        OS_FREE(elem);
                                        pll_count--;
                                }
                        }
#else
                        pll_count--;
#endif
                        CM_EVENT_SIGNAL();
                        return cm_sysclk_pll_used_by_task;
                }
#ifdef OS_FREERTOS
                if (pll_count == 1) {
                        /* Check if the current task is in the list */
                        elem = list_find(&clk_mgr_task_list, sys_clk_mgr_match_task, task);
                        if (elem) {
                                if (elem->task_pll_count > 1) {
                                        elem->task_pll_count--;

                                        CM_EVENT_SIGNAL();
                                        return cm_sysclk_pll_used_by_task;
                                }
                        } else {
                                // If this is not the task that has requested PLL
                                CM_EVENT_SIGNAL();
                                return cm_sysclk_pll_used_by_task;
                        }

                }
#endif
        } else {
                pll_wait_lock_count--;
        }

        if (type == sysclk_RC32 && sysclk != sysclk_RC32) {
                // If RC32 clock is requested, then switch to XTAL32 since switching to RC32 is not allowed.
                // RC32 will be used as system clock the next time the CPU wakes-up.
                ret = sys_clk_set(sysclk_XTAL32M);
                if (ret == cm_sysclk_success) {
                        sysclk = sysclk_RC32;
                }
        }
        else {
                ret = sys_clk_set(type);
        }

        if (ret == cm_sysclk_success) {
                if (type == sysclk_PLL96) {
#ifdef OS_FREERTOS
                        elem = list_find(&clk_mgr_task_list, sys_clk_mgr_match_task, task);
                        if (elem == NULL) {
                                // Add the current task in the list
                                elem = OS_MALLOC(sizeof(clk_mgr_task_list_elem_t));
                                OS_ASSERT(elem);
                                elem->task = task;
                                elem->task_pll_count = 1;
                                list_add(&clk_mgr_task_list, elem);
                                pll_count++;
                        } else {
                                elem->task_pll_count++;
                        }
#else
                        pll_count++;
#endif
                }
                else if (pll_count > 0) {
                        ASSERT_WARNING(pll_count == 1);
#ifdef OS_FREERTOS
                        /* The current task must be is in the list. */
                        elem = list_find(&clk_mgr_task_list, sys_clk_mgr_match_task, task);
                        OS_ASSERT(elem);
                        if (elem->task_pll_count == 1) {
                                /* Remove the task element and decrease global pll counter */
                                ASSERT_WARNING(elem->task_pll_count == 1);
                                elem = list_unlink(&clk_mgr_task_list, sys_clk_mgr_match_task,
                                                   task);
                                OS_FREE(elem);
                                pll_count--;

                                if (pll_wait_lock_count == 0) {
                                        disable_pll();
                                        OS_EVENT_GROUP_CLEAR_BITS(xEventGroupCM_xtal, PLL_AVAILABLE);
                                }
                        }
#else
                        pll_count--;

                        if (pll_wait_lock_count == 0) {
                                disable_pll();
                        }
#endif
                }
        } else if (type == sysclk_PLL96 && pll_count == 0 && pll_wait_lock_count == 0) {
                disable_pll();
#ifdef OS_FREERTOS
                OS_EVENT_GROUP_CLEAR_BITS(xEventGroupCM_xtal, PLL_AVAILABLE);
#endif
        }

        CM_EVENT_SIGNAL();

        return ret;
}

#define CHECK_PER_DIV1_CLK(val, per) ((val & REG_MSK(CRG_COM, CLK_COM_REG, per ## _ENABLE)) && \
                                      (val & REG_MSK(CRG_COM, CLK_COM_REG, per ## _CLK_SEL)))

/**
 * \brief Check if div1 clock is used by a peripheral
 *
 * \return true if div1 is used by a peripheral
 */
static bool sys_clk_check_div1(void)
{
        uint32_t tmp;

        // Check if SysTick is ON and if it is affected
        if (dg_configABORT_IF_SYSTICK_CLK_ERR) {
                if (SysTick->CTRL & SysTick_CTRL_ENABLE_Msk) {
                        return true;
                }
        }

        // Check if peripherals are clocked by DIV1 clock

        if (hw_pd_check_com_status()) {
                tmp = CRG_COM->CLK_COM_REG;

                // Check SPI clock
                if (CHECK_PER_DIV1_CLK(tmp, SPI)) {
                        return true;
                }

                // Check SPI2 clock
                if (CHECK_PER_DIV1_CLK(tmp, SPI2)) {
                        return true;
                }

                // Check I2C clock
                if (CHECK_PER_DIV1_CLK(tmp, I2C)) {
                        return true;
                }

                // Check I2C2 clock
                if (CHECK_PER_DIV1_CLK(tmp, I2C2)) {
                        return true;
                }

                // Check UART2 clock
                if (CHECK_PER_DIV1_CLK(tmp, UART2)) {
                        return true;
                }

                // Check UART3 clock
                if (CHECK_PER_DIV1_CLK(tmp, UART3)) {
                        return true;
                }
        }

        if (hw_pd_check_periph_status()) {

                // Check GPADC
                if (REG_GETF(GPADC, GP_ADC_CTRL_REG, GP_ADC_EN) && REG_GETF(CRG_PER, CLK_PER_REG, GPADC_CLK_SEL)) {
                        return true;
                }

                // Check PCM clock
                tmp = CRG_PER->PCM_DIV_REG;
                if ((tmp & REG_MSK(CRG_PER, PCM_DIV_REG, CLK_PCM_EN)) &&
                                (tmp & REG_MSK(CRG_PER, PCM_DIV_REG, PCM_SRC_SEL))) {
                        return true;
                }
        }

#if (dg_configUSE_HW_USB == 1 && (dg_configUSE_USB_ENUMERATION == 1))
        // Check USB controller
        if (hw_usb_active()) {
                // Return true only if the PLL is enabled and the USB block
                // is using it
                if ( REG_GETF(CRG_TOP, CLK_CTRL_REG, SYS_CLK_SEL) == 3 &&
                     REG_GETF(CRG_TOP, CLK_CTRL_REG, USB_CLK_SRC) == 0 ){
                        return true;
                }
        }
#endif

#if (dg_configUSE_HW_LCDC == 1)
        // Check LCD controller
        if (hw_lcdc_clk_is_div1()) {
                return true;
        }
#endif
        if (hw_pd_check_tim_status()) {
                // Check CMAC
                tmp = CRG_TOP->CLK_RADIO_REG;
                if ((tmp & REG_MSK(CRG_TOP, CLK_RADIO_REG, CMAC_CLK_ENABLE)) &&
                                 (tmp & REG_MSK(CRG_TOP, CLK_RADIO_REG, CMAC_CLK_SEL))) {
                        return true;
                }
        }
        return false;
}

static cm_sys_clk_set_status_t sys_clk_set(sys_clk_t type)
{
        cm_sys_clk_set_status_t ret;

        CM_ENTER_CRITICAL_SECTION();

        if (type != sysclk && sys_clk_check_div1()) {
                ret = cm_sysclk_div1_clk_in_use;
        }
        else {
                ret = cm_sysclk_success;

                if (type != sysclk) {
                        sys_clk_next = type;
                        ahb_clk_next = ahbclk;

                        switch (sys_clk_next) {
                        case sysclk_PLL96:
                                if (sysclk == sysclk_RC32) {
                                        // Transition from RC32M to PLL is not allowed.
                                        // Switch to XTAL32M first.
                                        switch_to_xtal32m();
                                }
                                switch_to_pll();
                                break;
                        case sysclk_RC32:
                                if (sysclk == sysclk_PLL96) {
                                        // Transition from PLL to RC32 is not allowed.
                                        // Switch to XTAL32M first.
                                        switch_to_xtal32m();
                                }
                                switch_to_rc32();
                                break;
                        case sysclk_XTAL32M:
                                switch_to_xtal32m();
                                break;
                        default:
                                ASSERT_WARNING(0);
                                break;
                        }
                        sysclk = sys_clk_next;
                }
        }

        CM_LEAVE_CRITICAL_SECTION();

        return ret;
}

void cm_apb_set_clock_divider(apb_div_t div)
{
        CM_EVENT_WAIT();
        apb_set_clock_divider(div);
        CM_EVENT_SIGNAL();
}

static void apb_set_clock_divider(apb_div_t div)
{
        hw_clk_set_pclk_div(div);
        apbclk = div;
}

bool cm_ahb_set_clock_divider(ahb_div_t div)
{
        CM_EVENT_WAIT();
        bool ret = ahb_set_clock_divider(div);
        CM_EVENT_SIGNAL();

        return ret;
}

static bool ahb_set_clock_divider(ahb_div_t div)
{
        bool ret = true;

        CM_ENTER_CRITICAL_SECTION();

        do {
                if (ahbclk == div) {
                        break;
                }

                // Check if SysTick is ON and if it is affected
                if (dg_configABORT_IF_SYSTICK_CLK_ERR) {
                        if (SysTick->CTRL & SysTick_CTRL_ENABLE_Msk) {
                                ret = false;
                                break;
                        }
                }

                ahb_clk_next = div;

                if (ahbclk < div) {
                        // fast --> slow clock switch
                        hw_clk_set_hclk_div(div);
                        adjust_otp_access_timings();         // Adjust OTP timings
                } else {
                        // slow --> fast clock switch
                        adjust_otp_access_timings();         // Adjust OTP timings
                        hw_clk_set_hclk_div(div);
                }

                ahbclk = div;

        } while (0);

        CM_LEAVE_CRITICAL_SECTION();

        return ret;
}

bool cm_cpu_clk_set(cpu_clk_t clk)
{
        sys_clk_t new_sysclk;
        sys_clk_t old_sysclk = sysclk;
        ahb_div_t new_ahbclk = ahb_div1;
        bool ret = false;

        switch (clk) {
        case cpuclk_96M:
                new_sysclk = sysclk_PLL96;
                new_ahbclk = ahb_div1;
                break;
        case cpuclk_2M:
        case cpuclk_4M:
        case cpuclk_8M:
        case cpuclk_16M:
        case cpuclk_32M:
                if (pll_count > 0) {
                        return false;
                }
                new_sysclk = (sysclk == sysclk_RC32) ? sysclk_RC32 : sysclk_XTAL32M;

#ifdef OS_FREERTOS
                new_ahbclk = (ahb_div_t)(ucPortCountLeadingZeros((uint32_t)clk) - 26);
#else
                new_ahbclk = (ahb_div_t)(__CLZ((uint32_t)clk) - 26);
#endif
                break;
        default:
                return false;
        }


        cm_sys_enable_xtalm(new_sysclk);

        if (new_sysclk == sysclk_PLL96) {
                sys_enable_pll();
        }

        CM_EVENT_WAIT();

        if (sys_clk_set(new_sysclk) == cm_sysclk_success) {
                ret = ahb_set_clock_divider(new_ahbclk);

                if (ret == false) {
                        ASSERT_WARNING(old_sysclk != sysclk_LP);   // Not Applicable!
                        cm_sys_enable_xtalm(old_sysclk);
                        sys_clk_set(old_sysclk);                   // Restore previous setting
                }
        }
        CM_EVENT_SIGNAL();

        if (sysclk != sysclk_PLL96) {
                disable_pll();
#ifdef OS_FREERTOS
                OS_EVENT_GROUP_CLEAR_BITS(xEventGroupCM_xtal, PLL_AVAILABLE);
#endif
        }

        return ret;
}

void cm_cpu_clk_set_fromISR(sys_clk_t clk, ahb_div_t hdiv)
{
        ASSERT_WARNING(clk != sysclk_LP);               // Not Applicable!
        ASSERT_WARNING(clk != sysclk_RC32);             // Not supported!

        sysclk = clk;
        ahbclk = hdiv;
        cm_sys_clk_sleep(false);                        // Pretend an XTAL32M settled event
}

sys_clk_t cm_sys_clk_get(void)
{
        sys_clk_t clk;

        CM_EVENT_WAIT();
        CM_ENTER_CRITICAL_SECTION();

        clk = cm_sys_clk_get_fromISR();

        CM_LEAVE_CRITICAL_SECTION();
        CM_EVENT_SIGNAL();

        return clk;
}

sys_clk_t cm_sys_clk_get_fromISR(void)
{
        switch (hw_clk_get_sysclk()) {
        case SYS_CLK_IS_RC32:
                return sysclk_RC32;

        case SYS_CLK_IS_XTAL32M:
                return sysclk_XTAL32M;

        case SYS_CLK_IS_PLL:
                return sysclk_PLL96;
        default:
                ASSERT_WARNING(0);
                return sysclk_RC32;
        }
}

apb_div_t cm_apb_get_clock_divider(void)
{
        CM_EVENT_WAIT();
        apb_div_t clk = (apb_div_t)hw_clk_get_pclk_div();
        CM_EVENT_SIGNAL();

        return clk;
}

ahb_div_t cm_ahb_get_clock_divider(void)
{
        ahb_div_t clk;

        CM_EVENT_WAIT();
        CM_ENTER_CRITICAL_SECTION();                            // Critical section

        clk = (ahb_div_t)hw_clk_get_hclk_div();

        CM_LEAVE_CRITICAL_SECTION();                            // Exit critical section
        CM_EVENT_SIGNAL();
        return clk;
}

cpu_clk_t cm_cpu_clk_get(void)
{
        sys_clk_t curr_sysclk = cm_sys_clk_get();
        ahb_div_t curr_ahbclk = cm_ahb_get_clock_divider();

        return (cpu_clk_t)get_clk_freq(curr_sysclk, curr_ahbclk);
}

#ifdef OS_FREERTOS

cpu_clk_t cm_cpu_clk_get_fromISR(void)
{
        sys_clk_t curr_sysclk = cm_sys_clk_get_fromISR();
        ahb_div_t curr_ahbclk = hw_clk_get_hclk_div();

        return (cpu_clk_t)get_clk_freq(curr_sysclk, curr_ahbclk);
}
#endif

/**
 * \brief Interrupt handler of the XTAL32M_RDY_IRQn.
 *
 */
void XTAL32M_Ready_Handler(void)
{
        SEGGER_SYSTEMVIEW_ISR_ENTER();

        DBG_SET_HIGH(CLK_MGR_USE_TIMING_DEBUG, CLKDBG_XTAL32M_READY);

        ASSERT_WARNING(hw_clk_is_xtalm_started());

        if (dg_configXTAL32M_SETTLE_TIME_IN_USEC == 0) {
                if (hw_sys_hw_bsr_try_lock(HW_BSR_MASTER_SYSCPU, HW_BSR_WAKEUP_CONFIG_POS)) {
                        hw_clk_xtalm_update_rdy_cnt();
                        hw_sys_hw_bsr_unlock(HW_BSR_MASTER_SYSCPU, HW_BSR_WAKEUP_CONFIG_POS);
                } else {
                        /*
                         * CMAC has locked the BSR entry so CMAC will update the RDY counter.
                         * No need to do anything.
                         */
                }
        }

        xtal32m_settled = true;

        if (sysclk != sysclk_LP) {
                // Restore system clocks. xtal32m_rdy_cnt is updated in  cm_sys_clk_sleep()
                GLOBAL_INT_DISABLE();
                cm_sys_clk_sleep(false);
                GLOBAL_INT_RESTORE();

#ifdef OS_FREERTOS
                if (xEventGroupCM_xtal != NULL) {
                        OS_BASE_TYPE xHigherPriorityTaskWoken, xResult;

                        xResult = xtal32m_is_ready(&xHigherPriorityTaskWoken);

                        if (xResult != OS_FAIL) {
                                /*
                                 * If xHigherPriorityTaskWoken is now set to pdTRUE then a context
                                 * switch should be requested.
                                 */
                                OS_EVENT_YIELD(xHigherPriorityTaskWoken);
                        }
                }
#endif
        }

        DBG_SET_LOW(CLK_MGR_USE_TIMING_DEBUG, CLKDBG_XTAL32M_READY);

        SEGGER_SYSTEMVIEW_ISR_EXIT();
}

/**
 * \brief Interrupt handler of the PLL_LOCK_IRQn.
 *
 */
void PLL_Lock_Handler(void)
{
        SEGGER_SYSTEMVIEW_ISR_ENTER();

        if (!hw_clk_is_pll_locked()) {
                return;
        }

        pll_locked = true;

        if (sys_clk_next == sysclk_PLL96) {
                switch_to_pll();
        }

#ifdef OS_FREERTOS
        if (xEventGroupCM_xtal != NULL) {
                OS_BASE_TYPE xHigherPriorityTaskWoken, xResult;

                xResult = pll_is_locked(&xHigherPriorityTaskWoken);

                if (xResult != OS_FAIL) {
                        /* If xHigherPriorityTaskWoken is now set to pdTRUE then a context
                         * switch should be requested. */
                        OS_EVENT_YIELD(xHigherPriorityTaskWoken);
                }
        }
#endif
        SEGGER_SYSTEMVIEW_ISR_EXIT();
}

void cm_wait_xtalm_ready(void)
{
#ifdef OS_FREERTOS
        ASSERT_WARNING(xEventGroupCM_xtal != NULL);

        if (!xtal32m_settled) {
                // Do not go to sleep while waiting for XTAL32M to settle.
                pm_sleep_mode_request(pm_mode_idle);
                OS_EVENT_GROUP_WAIT_BITS(xEventGroupCM_xtal,
                                XTAL32_AVAILABLE,
                                OS_EVENT_GROUP_FAIL,            // Don't clear bit after ret
                                OS_EVENT_GROUP_OK,              // Wait for all bits
                                OS_EVENT_GROUP_FOREVER);        // Block forever

                /* If we get here, XTAL32 must have settled */
                ASSERT_WARNING(xtal32m_settled == true);
                pm_sleep_mode_release(pm_mode_idle);
        }
#else
        cm_halt_until_xtalm_ready();
#endif
}

void cm_wait_pll_lock(void)
{
#ifdef OS_FREERTOS
        ASSERT_WARNING(xEventGroupCM_xtal != NULL);

        if (!pll_locked) {
                // Do not go to sleep while waiting for PLL to lock.
                pm_sleep_mode_request(pm_mode_idle);
                OS_EVENT_GROUP_WAIT_BITS(xEventGroupCM_xtal,
                                PLL_AVAILABLE,
                                OS_EVENT_GROUP_FAIL,            // Don't clear bit after ret
                                OS_EVENT_GROUP_OK,              // Wait for all bits
                                OS_EVENT_GROUP_FOREVER);        // Block forever

                /* If we get here, PLL must be locked */
                ASSERT_WARNING(pll_locked == true);
                pm_sleep_mode_release(pm_mode_idle);
        }
#else
        cm_halt_until_pll_locked();
#endif
}

__RETAINED_CODE void cm_halt_until_sysclk_ready(void)
{
        if (sysclk != sysclk_RC32) {
                cm_halt_until_xtalm_ready();
        }

        if (sysclk == sysclk_PLL96) {
                cm_halt_until_pll_locked();
        }
}

#if defined(OS_FREERTOS)
#if (dg_configUSE_LP_CLK == LP_CLK_RCX)
uint32_t cm_rcx_us_2_lpcycles(uint32_t usec)
{
        /* Can only convert up to 4095 usec */
        ASSERT_WARNING(usec < 4096);

        return ((usec << 20) / rcx_clock_period) + 1;
}

uint32_t cm_rcx_us_2_lpcycles_low_acc(uint32_t usec)
{
        return ((1 << 20) / (rcx_clock_period / usec)) + 1;
}
#endif /* (dg_configUSE_LP_CLK == LP_CLK_RCX) */

#if (dg_config_ENABLE_RC32K_CALIBRATION || (dg_configUSE_LP_CLK == LP_CLK_RCX))
static void cm_notify_rc_clocks_calibration_update(void)
{
        uint16_t vbat_voltage_val;
        uint16_t bandgap_temp_sensor_val;
        uint32_t rc_clocks_to_calibrate_val = 0;

        // Get measurement
        bandgap_temp_sensor_val = sys_rc_clocks_calibrate_get_values(&vbat_voltage_val, &rc_clocks_to_calibrate_val, &rcx_cal_value);

        // Update upper and lower bound
#if (dg_configUSE_LP_CLK == LP_CLK_RCX)
        if (rc_clocks_to_calibrate_val & RCX_DO_CALIBRATION) {
                sys_rcx_calibrate_set_bounds(bandgap_temp_sensor_val, vbat_voltage_val);
        }
#endif /* (dg_configUSE_LP_CLK == LP_CLK_RCX) */
#if dg_config_ENABLE_RC32K_CALIBRATION
        if (rc_clocks_to_calibrate_val & RC32K_DO_CALIBRATION) {
                sys_rc32k_calibrate_set_bounds(bandgap_temp_sensor_val);
        }
#endif /* dg_config_ENABLE_RC32K_CALIBRATION */

        OS_TASK_NOTIFY(xRCClocksCalibTaskHandle, rc_clocks_to_calibrate_val, OS_NOTIFY_SET_BITS);
}
#endif /* (dg_config_ENABLE_RC32K_CALIBRATION || (dg_configUSE_LP_CLK == LP_CLK_RCX)) */

#if (dg_configUSE_LP_CLK == LP_CLK_RCX)
void cm_rcx_trigger_calibration(void)
{
        uint32_t trigger_value = 100;
        sys_rcx_calibrate_set_bounds(trigger_value, trigger_value);
}
#endif /* (dg_configUSE_LP_CLK == LP_CLK_RCX) */

#if (dg_configRTC_CORRECTION == 1)

extern void hw_rtc_register_cb(void (*cb)(const hw_rtc_time_t *time));

static void cm_rtc_callback(const hw_rtc_time_t *time)
{
        rtc_usec_prev = ((((time->hour * 60 + time->minute) * 60) + time->sec) * 1000 + time->hsec *10)*1000LL;
        if (time->hour_mode && time->pm_flag) {
                rtc_usec_prev += HDAY_IN_USEC;
        }
        rtc_usec_correction = 0;
        rcx_freq_prev = initial_rcx_clock_hz_acc;
}
/**
 * \brief Apply compensation value to RTC.
 *
 * \p This function takes as input the new hundredths-of-seconds value.
 *
 * \param [in] new_hos value for the field hundredths-of-seconds of RTC.
 *
 * \note This function deals only with hundredths of seconds, nothing bigger than that.
 *
 */
static void cm_apply_rtc_compensation_hos(uint8_t new_hos)
{
        hw_rtc_time_stop();
        uint32_t reg = RTC->RTC_TIME_REG;
        REG_SET_FIELD(RTC, RTC_TIME_REG, RTC_TIME_H_U,reg, (new_hos % 10) );
        REG_SET_FIELD(RTC, RTC_TIME_REG, RTC_TIME_H_T,reg, (new_hos / 10) );
        RTC->RTC_TIME_REG = reg;
        hw_rtc_time_start();
}

/**
 * \brief Calculate RTC's compensation value and apply it, if desired.
 *
 * \p This function needs as input the latest calculated freq rcx_clock_hz and the initial one initial_rcx_clock_hz_acc.
 *
 * \note This function compensates up to hundredths of seconds.
 * \warning Must be called with interrupts disabled.
 *
 */
static void cm_calculate_rtc_compensation_value(void)
{
        hw_rtc_time_t current_time;
        uint32_t usec_delta_i, usec_delta_r, mean_rcx_clock_hz_acc;
        uint64_t usec;
        int32_t delta_slp_time;

        uint8_t num_of_hundredths, rtc_time_hundredths, new_rtc_time_hundredths;
        bool negative_offset = 0;
        bool mod_rtc_val;

        // Synchronize compensation process with RCX's rising edge.
        // Wait until Timer2 val changes. This happens in every RCX's rising edge.
        uint32_t val = REG_GETF(TIMER2, TIMER2_TIMER_VAL_REG , TIM_TIMER_VALUE);
        while ( REG_GETF(TIMER2, TIMER2_TIMER_VAL_REG , TIM_TIMER_VALUE) == val );

        // Read actual time from RTC
        hw_rtc_get_time_clndr(&current_time, NULL);

        usec = ((((current_time.hour * 60 + current_time.minute) * 60) + current_time.sec) * 1000 + current_time.hsec *10)*1000LL;
        if (current_time.hour_mode && current_time.pm_flag) {
                usec += HDAY_IN_USEC;
        }

        if (usec >= rtc_usec_prev) {
                usec_delta_i = usec - rtc_usec_prev;
        } else {
                usec_delta_i = (DAY_IN_USEC + usec) - rtc_usec_prev;
        }
        // Calculate the mean frequency from the last measurement
        mean_rcx_clock_hz_acc = (rcx_freq_prev + rcx_clock_hz_acc) / 2;

        // Calculate the theoretical time
        usec_delta_r = (uint32_t)(((uint64_t)usec_delta_i * (uint64_t)mean_rcx_clock_hz_acc) / (uint64_t)initial_rcx_clock_hz_acc);

        delta_slp_time = (int32_t)usec_delta_r - (int32_t)usec_delta_i;         // theoretical time - actual time
        rtc_usec_correction += delta_slp_time;                                  // correction factor

        if (rtc_usec_correction / HUNDREDTHS_OF_SEC_us > 0 ) {
                // rcx is rushing, rtc_usec_correction > 0, frequency is greater than initial
                negative_offset = true;
                mod_rtc_val = true;
        } else if (rtc_usec_correction / HUNDREDTHS_OF_SEC_us < 0) {
                // rcx is delayed, rtc_usec_correction < 0, frequency is smaller than initial
                negative_offset = false;
                mod_rtc_val = true;
        } else {
                mod_rtc_val = false;
        }

        rtc_usec_prev = usec;
        rcx_freq_prev = rcx_clock_hz_acc;

        if (mod_rtc_val) {
                // num_of_hundredths must be a positive number
                if (rtc_usec_correction < 0) {
                        num_of_hundredths = (rtc_usec_correction * (-1)) / HUNDREDTHS_OF_SEC_us;
                } else {
                        num_of_hundredths = rtc_usec_correction / HUNDREDTHS_OF_SEC_us;
                }

                rtc_time_hundredths = current_time.hsec;          // RTC's hos should not have changed yet.
                if (!negative_offset) {                         // if rcx is delayed, RTC is delayed too
                        if (rtc_time_hundredths + num_of_hundredths > 99) {
                                num_of_hundredths = 99 - rtc_time_hundredths;
                        }
                        rtc_usec_correction += (HUNDREDTHS_OF_SEC_us * num_of_hundredths);
                        new_rtc_time_hundredths = rtc_time_hundredths + num_of_hundredths;
                        rtc_usec_prev += (HUNDREDTHS_OF_SEC_us * num_of_hundredths);
                } else {                                        // if rcx is rushing, RTC is rushing too
                        if (rtc_time_hundredths < num_of_hundredths) {
                                num_of_hundredths = rtc_time_hundredths;
                        }
                        rtc_usec_correction -= (HUNDREDTHS_OF_SEC_us * num_of_hundredths);
                        new_rtc_time_hundredths = rtc_time_hundredths - num_of_hundredths;
                        rtc_usec_prev -= (HUNDREDTHS_OF_SEC_us * num_of_hundredths);
                }
                if (new_rtc_time_hundredths > 99) {
                        return;
                }
                cm_apply_rtc_compensation_hos(new_rtc_time_hundredths);
        }
}

#endif /* dg_configRTC_CORRECTION == 1 */


#if (dg_config_ENABLE_RC32K_CALIBRATION || (dg_configUSE_LP_CLK == LP_CLK_RCX))
/**
 * \brief RCX Calibration Task function.
 *
 * \param [in] pvParameters ignored.
 */
static void rc_clocks_calibration_task( void *pvParameters )
{
        uint32_t ulNotifiedValue;
        OS_BASE_TYPE xResult __UNUSED;
#if (dg_configUSE_LP_CLK == LP_CLK_RCX)
        uint32_t cal_value;
#endif /*(dg_configUSE_LP_CLK == LP_CLK_RCX)*/

        /* Initialize RC clocks calibration */
        sys_rc_clocks_calibrate_config(cm_notify_rc_clocks_calibration_update);

#if (dg_configRTC_CORRECTION == 1) && (dg_configUSE_LP_CLK == LP_CLK_RCX)
        hw_rtc_register_cb(cm_rtc_callback);
#endif

        while (1) {
                // Wait for the internal notifications.
                xResult = OS_TASK_NOTIFY_WAIT(0x0, OS_TASK_NOTIFY_ALL_BITS, &ulNotifiedValue,
                                                                        OS_TASK_NOTIFY_FOREVER);
                OS_ASSERT(xResult == OS_OK);

#if (dg_configUSE_LP_CLK == LP_CLK_RCX)
                if (ulNotifiedValue & RCX_DO_CALIBRATION) {
                        DBG_SET_HIGH(RC_CLK_CALIBRATION_DEBUG, RCCLKDBG_M33_RCX_CAL_DONE);
                        uint64_t max_clk_count;

                        OS_ENTER_CRITICAL_SECTION();

                        cal_value        = rcx_cal_value;
                        max_clk_count    = (uint64_t)dg_configXTAL32M_FREQ * RCX_CALIBRATION_CYCLES_WUP * RCX_ACCURACY_LEVEL;
                        rcx_clock_hz_acc = (max_clk_count + (cal_value >> 1)) / cal_value;
                        rcx_clock_hz     = rcx_clock_hz_acc / RCX_ACCURACY_LEVEL;
                        rcx_tick_rate_hz = get_optimum_tick_rate(rcx_clock_hz, &rcx_tick_period);
                        rcx_clock_period = (uint32_t)((rcx_period_dividend * RCX_ACCURACY_LEVEL) / rcx_clock_hz_acc);

#ifdef CONFIG_USE_BLE
#if (USE_BLE_SLEEP == 1)
                        /*
                         * Notify CMAC about the new values of:
                         *   rcx_clock_period
                         *   rcx_clock_hz_acc
                         */
                        ad_ble_update_rcx();
#endif /* (USE_BLE_SLEEP == 1) */
#endif /* CONFIG_USE_BLE */

#if (dg_configRTC_CORRECTION == 1)
                        // Run RTC compensation only if RTC time is running.
                        if (!HW_RTC_REG_GETF(RTC_CONTROL_REG, RTC_TIME_DISABLE)) {
                                cm_calculate_rtc_compensation_value();
                        }
#endif
                        OS_LEAVE_CRITICAL_SECTION();

#if (CPM_USE_RCX_DEBUG == 1)
                        log_printf(LOG_NOTICE, 1,
                                "clock_hz=%5d, tick_period=%3d, tick_rate_hz=%5d, clock_period=%10d\r\n",
                                rcx_clock_hz, rcx_tick_period, rcx_tick_rate_hz,
                                rcx_clock_period);
#endif
                        DBG_SET_LOW(RC_CLK_CALIBRATION_DEBUG, RCCLKDBG_M33_RCX_CAL_DONE);
                }
#endif /* (dg_configUSE_LP_CLK == LP_CLK_RCX) */

#if dg_config_ENABLE_RC32K_CALIBRATION
                if (ulNotifiedValue & RC32K_DO_CALIBRATION) {
                        DBG_SET_HIGH(RC_CLK_CALIBRATION_DEBUG, RCCLKDBG_M33_RC32K_CAL_DONE);

#if (dg_configUSE_LP_CLK == LP_CLK_RCX)
                        /* make sure there will be no rcx calibration
                         * triggered from the SNC while the RC32K
                         * calibration is using the same HW block */
                        snc_mutex_SNC_lock(&rc_mutex);
#endif /* (dg_configUSE_LP_CLK == LP_CLK_RCX) */

                        cm_calibrate_rc32k();

#if (dg_configUSE_LP_CLK == LP_CLK_RCX)
                        snc_mutex_SNC_unlock(&rc_mutex);
#endif /* (dg_configUSE_LP_CLK == LP_CLK_RCX) */

                        DBG_SET_LOW(RC_CLK_CALIBRATION_DEBUG, RCCLKDBG_M33_RC32K_CAL_DONE);
                }
#endif /* dg_config_ENABLE_RC32K_CALIBRATION */
        }
}
#endif /* (dg_config_ENABLE_RC32K_CALIBRATION || (dg_configUSE_LP_CLK == LP_CLK_RCX)) */

/**
 * \brief Start the timer and block sleep while the low power clock is settling.
 *
 * \details It starts the timer that blocks system from sleeping for
 *          dg_configXTAL32K_SETTLE_TIME. This is needed when the XTAL32K is used to make sure
 *          that the clock has settled properly before going back to sleep again.
 */
static void lp_clk_timer_start(void)
{
        /* Start the timer.  No block time is specified, and even if one was
         it would be ignored because the RTOS scheduler has not yet been
         started. */
        if (OS_TIMER_START(xLPSettleTimer, 0) != OS_TIMER_SUCCESS) {
                // The timer could not be set into the Active state.
                OS_ASSERT(0);
        }
}

#if (dg_config_ENABLE_RC32K_CALIBRATION || (dg_configUSE_LP_CLK == LP_CLK_RCX))
void cm_rc_clocks_calibration_task_init(void)
{

        /* Start the task that will handle the calibration calculations,
         * which require ~80usec@32MHz to complete. */

        OS_BASE_TYPE status;

        // Create the RCX calibration task
        status = OS_TASK_CREATE("RC_clocks_cal",                // The text name of the task.
                                rc_clocks_calibration_task,     // The function that implements the task.
                                ( void * ) NULL,                // No parameter is passed to the task.
                                configMINIMAL_STACK_SIZE * OS_STACK_WORD_SIZE,  // The size of the stack to allocate.

                                ( OS_TASK_PRIORITY_LOWEST ),           // The priority assigned to the task.
                                xRCClocksCalibTaskHandle);           // The task handle is required.
        OS_ASSERT(status == pdPASS);

        (void) status;                                          // To satisfy the compiler
}
#endif /* (dg_config_ENABLE_RC32K_CALIBRATION || (dg_configUSE_LP_CLK == LP_CLK_RCX)) */

void cm_lp_clk_init(void)
{
        ASSERT_WARNING(xSemaphoreCM != NULL);

        CM_EVENT_WAIT();

        xLPSettleTimer = OS_TIMER_CREATE("LPSet",
                                OS_MS_2_TICKS(dg_configXTAL32K_SETTLE_TIME),
                                OS_TIMER_FAIL,          // Run once
                                (void *) 0,             // Timer id == none
                                vLPTimerCallback);      // Call-back
        OS_ASSERT(xLPSettleTimer != NULL);

        if (dg_configUSE_LP_CLK == LP_CLK_32000 || dg_configUSE_LP_CLK == LP_CLK_32768) {
                lp_clk_timer_start();
        } else {
                // No need to wait for LP clock
                OS_EVENT_GROUP_SET_BITS(xEventGroupCM_xtal, LP_CLK_AVAILABLE);
        }

        CM_EVENT_SIGNAL();
}

bool cm_lp_clk_is_avail(void)
{
        ASSERT_WARNING(xEventGroupCM_xtal != NULL);

        return (OS_EVENT_GROUP_GET_BITS(xEventGroupCM_xtal) & LP_CLK_AVAILABLE);
}

__RETAINED_CODE bool cm_lp_clk_is_avail_fromISR(void)
{
        ASSERT_WARNING(xEventGroupCM_xtal != NULL);

        return (OS_EVENT_GROUP_GET_BITS_FROM_ISR(xEventGroupCM_xtal) & LP_CLK_AVAILABLE);
}

void cm_wait_lp_clk_ready(void)
{
        ASSERT_WARNING(xEventGroupCM_xtal != NULL);

        OS_EVENT_GROUP_WAIT_BITS(xEventGroupCM_xtal,
                LP_CLK_AVAILABLE,
                OS_EVENT_GROUP_FAIL,                            // Don't clear bit after ret
                OS_EVENT_GROUP_OK,                              // Wait for all bits
                OS_EVENT_GROUP_FOREVER);                        // Block forever
}

void cm_lp_clk_wakeup(void)
{
        ASSERT_WARNING(xEventGroupCM_xtal != NULL);

        OS_EVENT_GROUP_CLEAR_BITS_FROM_ISR(xEventGroupCM_xtal, LP_CLK_AVAILABLE);
}
#endif /* OS_FREERTOS */

/*
 * Functions intended to be used only by the Clock and Power Manager or in hooks.
 */
__RETAINED_CODE static void apply_lowered_clocks(sys_clk_t new_sysclk, ahb_div_t new_ahbclk)
{

        // First the system clock
        if (new_sysclk != sysclk) {
                sys_clk_next = new_sysclk;

                // fast --> slow clock switch
                hw_clk_set_sysclk(SYS_CLK_IS_XTAL32M);                  // Set XTAL32 as sys_clk
                adjust_otp_access_timings();                         // Adjust OTP timings
        }
        // else cm_sysclk is RC32 as in all other cases it is set to XTAL32M.

        // Then the AHB clock
        if (new_ahbclk != ahbclk) {
                ahb_clk_next = new_ahbclk;

                if (ahbclk < new_ahbclk) {
                        // fast --> slow clock switch
                        hw_clk_set_hclk_div(new_ahbclk);
                        adjust_otp_access_timings();                 // Adjust OTP timings
                } else {
                        // slow --> fast clock switch
                        adjust_otp_access_timings();                 // Adjust OTP timings
                        hw_clk_set_hclk_div(new_ahbclk);
                }
        }
}

__RETAINED_CODE void cm_lower_all_clocks(void)
{
        DBG_SET_HIGH(CLK_MGR_USE_TIMING_DEBUG, CLKDBG_LOWER_CLOCKS);

        sys_clk_t new_sysclk;
        ahb_div_t new_ahbclk = ahb_div1;

#ifdef OS_FREERTOS
        // Cannot lower clocks if the first calibration has not been completed.
        if ((dg_configLP_CLK_SOURCE == LP_CLK_IS_ANALOG) && (dg_configUSE_LP_CLK == LP_CLK_RCX) && !cm_lp_clk_is_avail_fromISR()) {
                return;
        }
#endif

        // Check which is the lowest system clock that can be used.
        do {
                new_sysclk = sysclk;

                // Check XTAL32 has settled.
                if (!xtal32m_settled) {
                        break;
                }

                switch (sysclk) {
                case sysclk_RC32:
                        // fall-through
                case sysclk_XTAL32M:
                        // unchanged: new_sysclk = cm_sysclk
                        break;
                case sysclk_PLL96:
                        new_sysclk = sysclk_XTAL32M;
                        break;

                case sysclk_LP:
                        // fall-through
                default:
                        // should never reach this point
                        ASSERT_WARNING(0);
                }
        } while (0);

        if (!xtal32m_settled) {
                new_ahbclk = ahb_div16;                               // Use 2MHz AHB clock.
        } else {
                new_ahbclk = ahb_div8;                                // Use 4Mhz AHB clock.
        }

        // Check if the SysTick is ON and if it is affected
        if ((dg_configABORT_IF_SYSTICK_CLK_ERR) && (SysTick->CTRL & SysTick_CTRL_ENABLE_Msk)) {
                if ((new_sysclk != sysclk) || (new_ahbclk != ahbclk)) {
                        /*
                         * This is an application error! The SysTick should not run with any of the
                         * sleep modes active! This is because the OS may decide to go to sleep
                         * because all tasks are blocked and nothing is pending, although the
                         * SysTick is running.
                         */
                        new_sysclk = sysclk;
                        new_ahbclk = ahbclk;
                }
        }

        apply_lowered_clocks(new_sysclk, new_ahbclk);
}

__RETAINED_CODE void cm_restore_all_clocks(void)
{
#ifdef OS_FREERTOS
        if ((dg_configLP_CLK_SOURCE == LP_CLK_IS_ANALOG) && (dg_configUSE_LP_CLK == LP_CLK_RCX) && !cm_lp_clk_is_avail_fromISR()) {
                return;
        }
#endif
        // Set the AMBA High speed Bus clock (slow --> fast clock switch)
        if (ahbclk != (ahb_div_t)hw_clk_get_hclk_div()) {
                ahb_clk_next = ahbclk;

                adjust_otp_access_timings();                         // Adjust OTP timings
                hw_clk_set_hclk_div(ahbclk);
        }

        // Set the system clock (slow --> fast clock switch)
        if (xtal32m_settled && (sysclk != sysclk_RC32)) {
                sys_clk_next = sysclk;

                adjust_otp_access_timings();                         // Adjust OTP timings
                if (sysclk >= sysclk_PLL96) {
                        hw_clk_set_sysclk(SYS_CLK_IS_PLL);           // Set PLL as sys_clk
                } else {
                        hw_clk_set_sysclk(SYS_CLK_IS_XTAL32M);       // Set XTAL32 as sys_clk
                }
        }
        DBG_SET_LOW(CLK_MGR_USE_TIMING_DEBUG, CLKDBG_LOWER_CLOCKS);
}

#ifdef OS_FREERTOS
void cm_wait_xtalm_ready_fromISR(void)
{
        if (!xtal32m_settled) {
                while (NVIC_GetPendingIRQ(XTAL32M_RDY_IRQn) == 0);
                xtal32m_settled = true;
                cm_switch_to_xtalm_if_settled();
                NVIC_ClearPendingIRQ(XTAL32M_RDY_IRQn);
        }
}

#endif /* OS_FREERTOS */

__RETAINED_CODE bool cm_poll_xtalm_ready(void)
{
        return xtal32m_settled;
}

void cm_halt_until_xtalm_ready(void)
{
        while (!xtal32m_settled) {
                GLOBAL_INT_DISABLE();
                /* System is waking up.
                 * We need to protect the __WFI from the case where the XTAL_RDY IRQ happen at this point.
                 * Then if the ISR is executed, the __WFI will remain blocked, and if it wake from
                 * the HW_TIMER2 IRQ, it will be too late and it cause the ASSERT in the sleep_exit()
                 * to be triggered. */
                DBG_CONFIGURE_LOW(CMN_TIMING_DEBUG, CMNDBG_CRITICAL_SECTION);
                if (!xtal32m_settled) {
                        lower_amba_clocks();
                        __WFI();
                        restore_amba_clocks();
                }
                GLOBAL_INT_RESTORE();
        }
}

void cm_register_xtal_ready_callback(void (*cb)(void))
{
        xtal_ready_callback = cb;
}

void cm_halt_until_pll_locked(void)
{
#ifdef OS_FREERTOS
        ASSERT_WARNING(xEventGroupCM_xtal != NULL);
#endif /* OS_FREERTOS */

        while (!pll_locked) {
                GLOBAL_INT_DISABLE();
                /* System is waking up.
                 * We need to protect the __WFI from the case where the PLL_LOCK IRQ happen at this point.
                 * Then if the ISR is executed, the __WFI will remain blocked, and if it wake from
                 * the HW_TIMER2 IRQ, it will be too late and it cause the ASSERT in the sleep_exit()
                 * to be triggered. */
                if (!pll_locked) {
                        lower_amba_clocks();
                        __WFI();
                        restore_amba_clocks();
                }
                GLOBAL_INT_RESTORE();
        }
}

/**
 * \brief Switch to XTAL32M - Interrupt Safe version.
 *
 * \detail Waits until the XTAL32M has settled and sets it as the system clock.
 *
 * \warning It is called from Interrupt Context.
 */
static void switch_to_xtal_safe(void)
{
        cm_halt_until_xtalm_ready();

        if (sys_clk_next > sysclk) {              // slow --> fast clock switch
                adjust_otp_access_timings();         // Adjust OTP timings
                hw_clk_set_sysclk(SYS_CLK_IS_XTAL32M);  // Set XTAL32 as sys_clk
        } else {                                        // fast --> slow clock switch
                hw_clk_set_sysclk(SYS_CLK_IS_XTAL32M);  // Set XTAL32 as sys_clk
                adjust_otp_access_timings();         // Adjust OTP timings
        }
}

__RETAINED_CODE void cm_sys_clk_sleep(bool entering_sleep)
{
        ahb_clk_next = ahb_div1;

        if (entering_sleep) {
                // Sleep entry : No need to switch to RC32. PDC will do it.

                if (sysclk == sysclk_PLL96) {
                        if (hw_clk_get_sysclk() == SYS_CLK_IS_PLL) {
                                // Transition from PLL to RC32 is not allowed.
                                // Switch to XTAL32M first.
                                switch_to_xtal32m();
                        }
                        // No need to disable RC32M. It is already disabled.
                        disable_pll();
                }

                hw_clk_xtalm_compensate_amp();

                if (sysclk != sysclk_RC32) {
#if dg_configUSE_HW_PDC
                        if (xtal32_pdc_entry == HW_PDC_INVALID_LUT_INDEX) {
                                switch_to_rc32();
                                hw_clk_disable_sysclk(SYS_CLK_IS_XTAL32M);
                        }
#else
                        switch_to_rc32();
                        hw_clk_disable_sysclk(SYS_CLK_IS_XTAL32M);
#endif
                }

                // Make sure that the AHB and APB busses are clocked at 32MHz.
                if (ahbclk != ahb_div1) {
                        // slow --> fast clock switch
                        adjust_otp_access_timings();                 // Adjust OTP timings
                        hw_clk_set_hclk_div(ahb_div1);                  // cm_ahbclk is not altered!
                }
                hw_clk_set_pclk_div(apb_div1);                          // cm_apbclk is not altered!
        }
        else {
                /*
                 * XTAL32M ready: transition to the cm_sysclk, cm_ahbclk and cm_apbclk that were set
                 * by the user.
                 *
                 * Note that when the system wakes up the system clock is RC32 and the AHB / APB are
                 * clocked at highest frequency (because this is what the setting was just before
                 * sleep entry).
                 */

                sys_clk_t tmp_sys_clk;

#if (USE_BLE_SLEEP == 1)
                if (REG_GETF(CRG_XTAL, XTALRDY_CTRL_REG, XTALRDY_CLK_SEL) == 0) {
                        /*
                         * If normal XTAL32M start-up is used the XTAL32M settling time may have changed.
                         * Update CMAC wake-up time anyway. A recalculation may be required even if
                         * CMAC has updated the wake-up time.
                         */
                        ad_ble_update_wakeup_time();
                }
#endif
                if ((sysclk != sysclk_RC32) && xtal32m_settled) {
                        tmp_sys_clk = sysclk;

                        if (hw_clk_get_sysclk() == SYS_CLK_IS_RC32) {
                                sys_clk_next = sysclk_XTAL32M;
                                sysclk = sysclk_RC32;               // Current clock is RC32
                                switch_to_xtal_safe();
                                sysclk = sys_clk_next;

                                sys_clk_next = tmp_sys_clk;
                        }

                        if (sys_clk_next == sysclk_PLL96) {
                                if (hw_clk_is_pll_locked()) {
                                        switch_to_pll();
                                }
                                else {
                                        // System clock will be switched to PLL when PLL is locked
                                        enable_pll();
                                }
                        }
                        sysclk = sys_clk_next;
                } else {
                        // If the user uses RC32 as the system clock then there's nothing to be done!
                }

                if (ahbclk != ahb_div1) {
                        ahb_clk_next = ahbclk;

                        // fast --> slow clock switch
                        hw_clk_set_hclk_div(ahbclk);                 // cm_ahbclk is not altered!
                        adjust_otp_access_timings();                 // Adjust OTP timings
                }
                // else cm_ahbclk == ahb_div1 and nothing has to be done!

                if (apbclk != apb_div1) {
                        hw_clk_set_pclk_div(apbclk);
                }
                // else cm_apbclk == apb_div1 and nothing has to be done!
        }
}

void cm_sys_restore_sysclk(sys_clk_t prev_sysclk)
{
        ASSERT_ERROR(prev_sysclk == sysclk_PLL96);

        sys_enable_pll();
        sys_clk_next = prev_sysclk;
        switch_to_pll();
}

#ifdef OS_FREERTOS
__RETAINED_CODE void cm_sys_clk_wakeup(void)
{
        /*
         * Clear the "XTAL32_AVAILABLE" flag in the Event Group of the Clock Manager. It will be
         * set again to 1 when the XTAL32M has settled.
         * Note: this translates to a message in a queue that unblocks the Timer task in order to
         * service it. This will be done when the OS scheduler is resumed. Even if the
         * XTAL32M_RDY_IRQn hits while still in this function (pm_sys_wakeup_mode_is_XTAL32 is true), this
         * will result to a second message being added to the same queue. When the OS scheduler is
         * resumed, the first task that will be executed is the Timer task. This will first process
         * the first message of the queue (clear Event Group bits) and then the second (set Event
         * Group bits), which is the desired operation.
         */

        /* Timer task must have the highest priority so that it runs first
         * as soon as the OS scheduler is unblocked.
         * See caller (system_wake_up()) */
        ASSERT_WARNING(configTIMER_TASK_PRIORITY == (configMAX_PRIORITIES - 1));

        xtal32m_settled_notification = false;
        xtal32m_settled = hw_clk_is_xtalm_started();
        if (!xtal32m_settled) {
                OS_EVENT_GROUP_CLEAR_BITS_FROM_ISR(xEventGroupCM_xtal, XTAL32_AVAILABLE);
        }

        pll_locked = hw_clk_is_pll_locked();
        if (!pll_locked) {
                OS_EVENT_GROUP_CLEAR_BITS_FROM_ISR(xEventGroupCM_xtal, PLL_AVAILABLE);
        }
}

__RETAINED_CODE void cm_switch_to_xtalm_if_settled(void)
{
        if (xtal32m_settled) {
                GLOBAL_INT_DISABLE();
                // Restore system clocks
                cm_sys_clk_sleep(false);
                GLOBAL_INT_RESTORE();

                OS_BASE_TYPE xHigherPriorityTaskWoken;

                xtal32m_is_ready(&xHigherPriorityTaskWoken);
        }
}

#endif /* OS_FREERTOS */

#endif /* dg_configUSE_CLOCK_MGR */


/**
 \}
 \}
 \}
 */
