/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [11:0] _02_;
  wire [7:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [18:0] celloutsig_0_13z;
  wire [11:0] celloutsig_0_14z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [4:0] celloutsig_0_18z;
  wire [3:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [5:0] celloutsig_0_21z;
  wire [2:0] celloutsig_0_22z;
  wire [3:0] celloutsig_0_24z;
  wire [7:0] celloutsig_0_25z;
  wire celloutsig_0_27z;
  wire [18:0] celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [4:0] celloutsig_0_30z;
  wire [6:0] celloutsig_0_34z;
  wire celloutsig_0_37z;
  wire celloutsig_0_38z;
  wire [6:0] celloutsig_0_40z;
  wire celloutsig_0_44z;
  wire [13:0] celloutsig_0_45z;
  wire celloutsig_0_4z;
  wire [9:0] celloutsig_0_5z;
  wire [10:0] celloutsig_0_67z;
  wire [2:0] celloutsig_0_6z;
  wire [3:0] celloutsig_0_78z;
  wire celloutsig_0_79z;
  wire [7:0] celloutsig_0_7z;
  wire [15:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [14:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire [10:0] celloutsig_1_15z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [11:0] celloutsig_1_19z;
  wire [11:0] celloutsig_1_1z;
  wire [10:0] celloutsig_1_2z;
  wire [4:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [13:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_8z = !(in_data[161] ? celloutsig_1_6z[4] : in_data[104]);
  assign celloutsig_1_14z = !(celloutsig_1_0z ? celloutsig_1_4z : celloutsig_1_10z[11]);
  assign celloutsig_0_38z = ~((celloutsig_0_14z[10] | celloutsig_0_18z[3]) & 1'h0);
  assign celloutsig_1_12z = ~((celloutsig_1_7z | celloutsig_1_9z) & celloutsig_1_9z);
  assign celloutsig_1_18z = ~((celloutsig_1_4z | celloutsig_1_15z[6]) & in_data[112]);
  assign celloutsig_0_10z = ~((celloutsig_0_4z | _00_) & celloutsig_0_9z[12]);
  assign celloutsig_0_11z = ~((_01_ | celloutsig_0_0z[6]) & celloutsig_0_5z[5]);
  assign celloutsig_0_44z = celloutsig_0_27z ^ celloutsig_0_7z[1];
  assign celloutsig_1_4z = celloutsig_1_1z[0] ^ celloutsig_1_0z;
  assign celloutsig_1_9z = celloutsig_1_8z ^ celloutsig_1_5z;
  assign celloutsig_0_2z = in_data[50] ^ celloutsig_0_1z;
  assign celloutsig_0_20z = celloutsig_0_7z[7] ^ celloutsig_0_7z[0];
  reg [11:0] _15_;
  always_ff @(negedge celloutsig_1_19z[0], posedge clkin_data[0])
    if (clkin_data[0]) _15_ <= 12'h000;
    else _15_ <= { in_data[17:7], celloutsig_0_1z };
  assign { _01_, _02_[10:1], _00_ } = _15_;
  assign celloutsig_0_9z = { in_data[41:37], celloutsig_0_0z, celloutsig_0_6z } & { celloutsig_0_7z, celloutsig_0_7z };
  assign celloutsig_0_19z = { in_data[60:58], celloutsig_0_10z } & celloutsig_0_5z[3:0];
  assign celloutsig_1_5z = in_data[152:150] > celloutsig_1_3z[4:2];
  assign celloutsig_1_11z = { celloutsig_1_2z[9:8], celloutsig_1_1z, celloutsig_1_7z, celloutsig_1_9z, celloutsig_1_0z } > { celloutsig_1_10z[5:3], celloutsig_1_5z, celloutsig_1_7z, celloutsig_1_1z };
  assign celloutsig_0_4z = celloutsig_0_0z[0] & ~(celloutsig_0_0z[4]);
  assign celloutsig_1_7z = celloutsig_1_0z & ~(celloutsig_1_5z);
  assign celloutsig_0_0z = in_data[39:32] % { 1'h1, in_data[56:50] };
  assign celloutsig_1_10z = { celloutsig_1_6z[2:1], celloutsig_1_8z, celloutsig_1_3z, celloutsig_1_9z, celloutsig_1_5z, celloutsig_1_3z } % { 1'h1, celloutsig_1_6z[9:8], celloutsig_1_1z };
  assign celloutsig_0_18z = { celloutsig_0_6z[0], celloutsig_0_6z, celloutsig_0_17z } % { 1'h1, _02_[4:2], celloutsig_0_12z };
  assign celloutsig_0_5z = celloutsig_0_0z[1] ? { in_data[66], celloutsig_0_1z, celloutsig_0_0z[7:2], 1'h1, celloutsig_0_0z[0] } : { _01_, _02_[10:2] };
  assign celloutsig_0_7z = celloutsig_0_5z[4] ? { celloutsig_0_5z[7:5], 1'h1, celloutsig_0_5z[3:0] } : in_data[48:41];
  assign celloutsig_0_78z = celloutsig_0_37z ? celloutsig_0_67z[7:4] : in_data[17:14];
  assign celloutsig_1_1z = celloutsig_1_0z ? { in_data[165:155], 1'h1 } : in_data[174:163];
  assign celloutsig_0_21z = _02_[5] ? { celloutsig_0_9z[7:6], celloutsig_0_1z, celloutsig_0_20z, celloutsig_0_1z, celloutsig_0_2z } : { _02_[10:6], celloutsig_0_11z };
  assign celloutsig_0_30z = celloutsig_0_28z[9] ? { celloutsig_0_28z[13:10], 1'h1 } : { celloutsig_0_1z, celloutsig_0_24z };
  assign celloutsig_0_34z = ~ celloutsig_0_25z[6:0];
  assign celloutsig_0_40z = ~ { in_data[90:88], celloutsig_0_19z };
  assign celloutsig_0_6z = ~ in_data[45:43];
  assign celloutsig_0_67z = ~ { celloutsig_0_45z[10:6], celloutsig_0_1z, celloutsig_0_30z };
  assign celloutsig_1_6z = ~ { celloutsig_1_2z[9:2], celloutsig_1_3z, celloutsig_1_5z };
  assign celloutsig_1_17z = | celloutsig_1_6z[13:1];
  assign celloutsig_0_29z = | celloutsig_0_13z[16:13];
  assign celloutsig_1_0z = in_data[178] & in_data[130];
  assign celloutsig_0_79z = | { celloutsig_0_44z, celloutsig_0_34z, celloutsig_0_28z[12], celloutsig_0_19z, celloutsig_0_13z };
  assign celloutsig_0_1z = | celloutsig_0_0z[5:2];
  assign celloutsig_0_12z = | _02_[4:1];
  assign celloutsig_0_17z = | in_data[89:82];
  assign celloutsig_0_45z = celloutsig_0_28z[14:1] << { celloutsig_0_40z[6:2], celloutsig_0_7z, celloutsig_0_38z };
  assign celloutsig_1_3z = celloutsig_1_2z[4:0] << { celloutsig_1_1z[8:5], celloutsig_1_0z };
  assign celloutsig_1_15z = { celloutsig_1_6z[11:2], celloutsig_1_13z } << { celloutsig_1_2z[10:2], celloutsig_1_14z, celloutsig_1_11z };
  assign celloutsig_0_13z = { celloutsig_0_6z, celloutsig_0_9z } << { celloutsig_0_9z[1:0], celloutsig_0_12z, celloutsig_0_9z };
  assign celloutsig_0_14z = { celloutsig_0_5z[8:5], celloutsig_0_0z } << { celloutsig_0_13z[14:11], celloutsig_0_7z };
  assign celloutsig_0_28z = { celloutsig_0_13z[9:0], celloutsig_0_16z, celloutsig_0_7z } << { in_data[18:4], celloutsig_0_27z, celloutsig_0_22z };
  assign celloutsig_0_24z = celloutsig_0_14z[10:7] >>> { celloutsig_0_19z[3:2], celloutsig_0_1z, celloutsig_0_2z };
  assign celloutsig_1_2z = celloutsig_1_1z[10:0] ~^ in_data[175:165];
  assign celloutsig_1_19z = { in_data[153:145], celloutsig_1_13z, celloutsig_1_8z, celloutsig_1_0z } ~^ { in_data[185:178], celloutsig_1_17z, celloutsig_1_9z, celloutsig_1_12z, celloutsig_1_14z };
  assign celloutsig_0_25z = celloutsig_0_14z[7:0] ~^ celloutsig_0_9z[14:7];
  assign celloutsig_0_22z = celloutsig_0_19z[2:0] ^ celloutsig_0_21z[2:0];
  assign celloutsig_0_37z = ~((celloutsig_0_22z[0] & celloutsig_0_10z) | (celloutsig_0_29z & celloutsig_0_10z));
  assign celloutsig_1_13z = ~((celloutsig_1_9z & celloutsig_1_10z[9]) | (celloutsig_1_10z[10] & celloutsig_1_10z[5]));
  assign celloutsig_0_16z = ~((celloutsig_0_7z[2] & celloutsig_0_7z[5]) | (celloutsig_0_5z[2] & celloutsig_0_6z[1]));
  assign celloutsig_0_27z = ~((celloutsig_0_24z[0] & celloutsig_0_20z) | (celloutsig_0_18z[3] & celloutsig_0_12z));
  assign { _02_[11], _02_[0] } = { _01_, _00_ };
  assign { out_data[128], out_data[107:96], out_data[35:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_78z, celloutsig_0_79z };
endmodule
